
ISKBoard_20250602.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000240f0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000032cc  08024280  08024280  00025280  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0802754c  0802754c  00029240  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0802754c  0802754c  0002854c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08027554  08027554  00029240  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08027554  08027554  00028554  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08027558  08027558  00028558  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000240  20000000  0802755c  00029000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001b14  20000240  0802779c  00029240  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001d54  0802779c  00029d54  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00029240  2**0
                  CONTENTS, READONLY
 12 .debug_info   000504c1  00000000  00000000  00029270  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000a0e8  00000000  00000000  00079731  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00003128  00000000  00000000  00083820  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000025ee  00000000  00000000  00086948  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00036c34  00000000  00000000  00088f36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000601e4  00000000  00000000  000bfb6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011d8a1  00000000  00000000  0011fd4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0023d5ef  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000da40  00000000  00000000  0023d634  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  0024b074  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000240 	.word	0x20000240
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08024268 	.word	0x08024268

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000244 	.word	0x20000244
 80001cc:	08024268 	.word	0x08024268

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b988 	b.w	8000f70 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	468e      	mov	lr, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	4688      	mov	r8, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4617      	mov	r7, r2
 8000c8c:	d962      	bls.n	8000d54 <__udivmoddi4+0xdc>
 8000c8e:	fab2 f682 	clz	r6, r2
 8000c92:	b14e      	cbz	r6, 8000ca8 <__udivmoddi4+0x30>
 8000c94:	f1c6 0320 	rsb	r3, r6, #32
 8000c98:	fa01 f806 	lsl.w	r8, r1, r6
 8000c9c:	fa20 f303 	lsr.w	r3, r0, r3
 8000ca0:	40b7      	lsls	r7, r6
 8000ca2:	ea43 0808 	orr.w	r8, r3, r8
 8000ca6:	40b4      	lsls	r4, r6
 8000ca8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cac:	fa1f fc87 	uxth.w	ip, r7
 8000cb0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cb4:	0c23      	lsrs	r3, r4, #16
 8000cb6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbe:	fb01 f20c 	mul.w	r2, r1, ip
 8000cc2:	429a      	cmp	r2, r3
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc6:	18fb      	adds	r3, r7, r3
 8000cc8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ccc:	f080 80ea 	bcs.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	f240 80e7 	bls.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	443b      	add	r3, r7
 8000cda:	1a9a      	subs	r2, r3, r2
 8000cdc:	b2a3      	uxth	r3, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cea:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cee:	459c      	cmp	ip, r3
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x8e>
 8000cf2:	18fb      	adds	r3, r7, r3
 8000cf4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cf8:	f080 80d6 	bcs.w	8000ea8 <__udivmoddi4+0x230>
 8000cfc:	459c      	cmp	ip, r3
 8000cfe:	f240 80d3 	bls.w	8000ea8 <__udivmoddi4+0x230>
 8000d02:	443b      	add	r3, r7
 8000d04:	3802      	subs	r0, #2
 8000d06:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0a:	eba3 030c 	sub.w	r3, r3, ip
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11d      	cbz	r5, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40f3      	lsrs	r3, r6
 8000d14:	2200      	movs	r2, #0
 8000d16:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d905      	bls.n	8000d2e <__udivmoddi4+0xb6>
 8000d22:	b10d      	cbz	r5, 8000d28 <__udivmoddi4+0xb0>
 8000d24:	e9c5 0100 	strd	r0, r1, [r5]
 8000d28:	2100      	movs	r1, #0
 8000d2a:	4608      	mov	r0, r1
 8000d2c:	e7f5      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d2e:	fab3 f183 	clz	r1, r3
 8000d32:	2900      	cmp	r1, #0
 8000d34:	d146      	bne.n	8000dc4 <__udivmoddi4+0x14c>
 8000d36:	4573      	cmp	r3, lr
 8000d38:	d302      	bcc.n	8000d40 <__udivmoddi4+0xc8>
 8000d3a:	4282      	cmp	r2, r0
 8000d3c:	f200 8105 	bhi.w	8000f4a <__udivmoddi4+0x2d2>
 8000d40:	1a84      	subs	r4, r0, r2
 8000d42:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d46:	2001      	movs	r0, #1
 8000d48:	4690      	mov	r8, r2
 8000d4a:	2d00      	cmp	r5, #0
 8000d4c:	d0e5      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d4e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d52:	e7e2      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	2a00      	cmp	r2, #0
 8000d56:	f000 8090 	beq.w	8000e7a <__udivmoddi4+0x202>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	2e00      	cmp	r6, #0
 8000d60:	f040 80a4 	bne.w	8000eac <__udivmoddi4+0x234>
 8000d64:	1a8a      	subs	r2, r1, r2
 8000d66:	0c03      	lsrs	r3, r0, #16
 8000d68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d6c:	b280      	uxth	r0, r0
 8000d6e:	b2bc      	uxth	r4, r7
 8000d70:	2101      	movs	r1, #1
 8000d72:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d76:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d7e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d82:	429a      	cmp	r2, r3
 8000d84:	d907      	bls.n	8000d96 <__udivmoddi4+0x11e>
 8000d86:	18fb      	adds	r3, r7, r3
 8000d88:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d8c:	d202      	bcs.n	8000d94 <__udivmoddi4+0x11c>
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	f200 80e0 	bhi.w	8000f54 <__udivmoddi4+0x2dc>
 8000d94:	46c4      	mov	ip, r8
 8000d96:	1a9b      	subs	r3, r3, r2
 8000d98:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d9c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000da0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000da4:	fb02 f404 	mul.w	r4, r2, r4
 8000da8:	429c      	cmp	r4, r3
 8000daa:	d907      	bls.n	8000dbc <__udivmoddi4+0x144>
 8000dac:	18fb      	adds	r3, r7, r3
 8000dae:	f102 30ff 	add.w	r0, r2, #4294967295
 8000db2:	d202      	bcs.n	8000dba <__udivmoddi4+0x142>
 8000db4:	429c      	cmp	r4, r3
 8000db6:	f200 80ca 	bhi.w	8000f4e <__udivmoddi4+0x2d6>
 8000dba:	4602      	mov	r2, r0
 8000dbc:	1b1b      	subs	r3, r3, r4
 8000dbe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dc2:	e7a5      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dc4:	f1c1 0620 	rsb	r6, r1, #32
 8000dc8:	408b      	lsls	r3, r1
 8000dca:	fa22 f706 	lsr.w	r7, r2, r6
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	fa0e f401 	lsl.w	r4, lr, r1
 8000dd4:	fa20 f306 	lsr.w	r3, r0, r6
 8000dd8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ddc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000de0:	4323      	orrs	r3, r4
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	fa1f fc87 	uxth.w	ip, r7
 8000dea:	fbbe f0f9 	udiv	r0, lr, r9
 8000dee:	0c1c      	lsrs	r4, r3, #16
 8000df0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000df4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000df8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dfc:	45a6      	cmp	lr, r4
 8000dfe:	fa02 f201 	lsl.w	r2, r2, r1
 8000e02:	d909      	bls.n	8000e18 <__udivmoddi4+0x1a0>
 8000e04:	193c      	adds	r4, r7, r4
 8000e06:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e0a:	f080 809c 	bcs.w	8000f46 <__udivmoddi4+0x2ce>
 8000e0e:	45a6      	cmp	lr, r4
 8000e10:	f240 8099 	bls.w	8000f46 <__udivmoddi4+0x2ce>
 8000e14:	3802      	subs	r0, #2
 8000e16:	443c      	add	r4, r7
 8000e18:	eba4 040e 	sub.w	r4, r4, lr
 8000e1c:	fa1f fe83 	uxth.w	lr, r3
 8000e20:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e24:	fb09 4413 	mls	r4, r9, r3, r4
 8000e28:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e2c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e30:	45a4      	cmp	ip, r4
 8000e32:	d908      	bls.n	8000e46 <__udivmoddi4+0x1ce>
 8000e34:	193c      	adds	r4, r7, r4
 8000e36:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e3a:	f080 8082 	bcs.w	8000f42 <__udivmoddi4+0x2ca>
 8000e3e:	45a4      	cmp	ip, r4
 8000e40:	d97f      	bls.n	8000f42 <__udivmoddi4+0x2ca>
 8000e42:	3b02      	subs	r3, #2
 8000e44:	443c      	add	r4, r7
 8000e46:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e4a:	eba4 040c 	sub.w	r4, r4, ip
 8000e4e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e52:	4564      	cmp	r4, ip
 8000e54:	4673      	mov	r3, lr
 8000e56:	46e1      	mov	r9, ip
 8000e58:	d362      	bcc.n	8000f20 <__udivmoddi4+0x2a8>
 8000e5a:	d05f      	beq.n	8000f1c <__udivmoddi4+0x2a4>
 8000e5c:	b15d      	cbz	r5, 8000e76 <__udivmoddi4+0x1fe>
 8000e5e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e62:	eb64 0409 	sbc.w	r4, r4, r9
 8000e66:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e6e:	431e      	orrs	r6, r3
 8000e70:	40cc      	lsrs	r4, r1
 8000e72:	e9c5 6400 	strd	r6, r4, [r5]
 8000e76:	2100      	movs	r1, #0
 8000e78:	e74f      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000e7a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e7e:	0c01      	lsrs	r1, r0, #16
 8000e80:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e84:	b280      	uxth	r0, r0
 8000e86:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e8a:	463b      	mov	r3, r7
 8000e8c:	4638      	mov	r0, r7
 8000e8e:	463c      	mov	r4, r7
 8000e90:	46b8      	mov	r8, r7
 8000e92:	46be      	mov	lr, r7
 8000e94:	2620      	movs	r6, #32
 8000e96:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e9a:	eba2 0208 	sub.w	r2, r2, r8
 8000e9e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ea2:	e766      	b.n	8000d72 <__udivmoddi4+0xfa>
 8000ea4:	4601      	mov	r1, r0
 8000ea6:	e718      	b.n	8000cda <__udivmoddi4+0x62>
 8000ea8:	4610      	mov	r0, r2
 8000eaa:	e72c      	b.n	8000d06 <__udivmoddi4+0x8e>
 8000eac:	f1c6 0220 	rsb	r2, r6, #32
 8000eb0:	fa2e f302 	lsr.w	r3, lr, r2
 8000eb4:	40b7      	lsls	r7, r6
 8000eb6:	40b1      	lsls	r1, r6
 8000eb8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ebc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ec0:	430a      	orrs	r2, r1
 8000ec2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ec6:	b2bc      	uxth	r4, r7
 8000ec8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ecc:	0c11      	lsrs	r1, r2, #16
 8000ece:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed2:	fb08 f904 	mul.w	r9, r8, r4
 8000ed6:	40b0      	lsls	r0, r6
 8000ed8:	4589      	cmp	r9, r1
 8000eda:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ede:	b280      	uxth	r0, r0
 8000ee0:	d93e      	bls.n	8000f60 <__udivmoddi4+0x2e8>
 8000ee2:	1879      	adds	r1, r7, r1
 8000ee4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ee8:	d201      	bcs.n	8000eee <__udivmoddi4+0x276>
 8000eea:	4589      	cmp	r9, r1
 8000eec:	d81f      	bhi.n	8000f2e <__udivmoddi4+0x2b6>
 8000eee:	eba1 0109 	sub.w	r1, r1, r9
 8000ef2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ef6:	fb09 f804 	mul.w	r8, r9, r4
 8000efa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000efe:	b292      	uxth	r2, r2
 8000f00:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f04:	4542      	cmp	r2, r8
 8000f06:	d229      	bcs.n	8000f5c <__udivmoddi4+0x2e4>
 8000f08:	18ba      	adds	r2, r7, r2
 8000f0a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f0e:	d2c4      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f10:	4542      	cmp	r2, r8
 8000f12:	d2c2      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f14:	f1a9 0102 	sub.w	r1, r9, #2
 8000f18:	443a      	add	r2, r7
 8000f1a:	e7be      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f1c:	45f0      	cmp	r8, lr
 8000f1e:	d29d      	bcs.n	8000e5c <__udivmoddi4+0x1e4>
 8000f20:	ebbe 0302 	subs.w	r3, lr, r2
 8000f24:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f28:	3801      	subs	r0, #1
 8000f2a:	46e1      	mov	r9, ip
 8000f2c:	e796      	b.n	8000e5c <__udivmoddi4+0x1e4>
 8000f2e:	eba7 0909 	sub.w	r9, r7, r9
 8000f32:	4449      	add	r1, r9
 8000f34:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f38:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f3c:	fb09 f804 	mul.w	r8, r9, r4
 8000f40:	e7db      	b.n	8000efa <__udivmoddi4+0x282>
 8000f42:	4673      	mov	r3, lr
 8000f44:	e77f      	b.n	8000e46 <__udivmoddi4+0x1ce>
 8000f46:	4650      	mov	r0, sl
 8000f48:	e766      	b.n	8000e18 <__udivmoddi4+0x1a0>
 8000f4a:	4608      	mov	r0, r1
 8000f4c:	e6fd      	b.n	8000d4a <__udivmoddi4+0xd2>
 8000f4e:	443b      	add	r3, r7
 8000f50:	3a02      	subs	r2, #2
 8000f52:	e733      	b.n	8000dbc <__udivmoddi4+0x144>
 8000f54:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f58:	443b      	add	r3, r7
 8000f5a:	e71c      	b.n	8000d96 <__udivmoddi4+0x11e>
 8000f5c:	4649      	mov	r1, r9
 8000f5e:	e79c      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f60:	eba1 0109 	sub.w	r1, r1, r9
 8000f64:	46c4      	mov	ip, r8
 8000f66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f6a:	fb09 f804 	mul.w	r8, r9, r4
 8000f6e:	e7c4      	b.n	8000efa <__udivmoddi4+0x282>

08000f70 <__aeabi_idiv0>:
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop

08000f74 <EMV_Payment_Initialize>:
 */
EMV_Result_t EMV_Payment_Initialize(EMV_Payment_Context_t *context,
                                   void *pDataParams,
                                   uint32_t amount,
                                   uint16_t currency_code)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b084      	sub	sp, #16
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	60f8      	str	r0, [r7, #12]
 8000f7c:	60b9      	str	r1, [r7, #8]
 8000f7e:	607a      	str	r2, [r7, #4]
 8000f80:	807b      	strh	r3, [r7, #2]
    memset(context, 0, sizeof(EMV_Payment_Context_t));
 8000f82:	f241 0244 	movw	r2, #4164	@ 0x1044
 8000f86:	2100      	movs	r1, #0
 8000f88:	68f8      	ldr	r0, [r7, #12]
 8000f8a:	f021 fb53 	bl	8022634 <memset>

    /* Set transaction parameters */
    context->card_data.amount = amount;
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	687a      	ldr	r2, [r7, #4]
 8000f92:	f8c3 2d2c 	str.w	r2, [r3, #3372]	@ 0xd2c
    context->card_data.currency_code = currency_code;
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	887a      	ldrh	r2, [r7, #2]
 8000f9a:	f8a3 2d30 	strh.w	r2, [r3, #3376]	@ 0xd30
    context->card_data.transaction_type = 0x00; /* Purchase */
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	f883 2d32 	strb.w	r2, [r3, #3378]	@ 0xd32

    /* Initial state */
    context->current_state = EMV_STATE_APP_SELECTION;
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	2201      	movs	r2, #1
 8000faa:	f883 2d34 	strb.w	r2, [r3, #3380]	@ 0xd34
    context->next_state = EMV_STATE_APP_SELECTION;
 8000fae:	68fb      	ldr	r3, [r7, #12]
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	f883 2d35 	strb.w	r2, [r3, #3381]	@ 0xd35

    DEBUG_PRINTF("=== EMV Payment Flow Initialized ===\r\n");
 8000fb6:	4813      	ldr	r0, [pc, #76]	@ (8001004 <EMV_Payment_Initialize+0x90>)
 8000fb8:	f021 fa4c 	bl	8022454 <puts>
 8000fbc:	4b12      	ldr	r3, [pc, #72]	@ (8001008 <EMV_Payment_Initialize+0x94>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	689b      	ldr	r3, [r3, #8]
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f021 f900 	bl	80221c8 <fflush>
    DEBUG_PRINTF("Amount: %lu.%02lu, Currency: 0x%04X\r\n",
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	4a10      	ldr	r2, [pc, #64]	@ (800100c <EMV_Payment_Initialize+0x98>)
 8000fcc:	fba2 2303 	umull	r2, r3, r2, r3
 8000fd0:	0959      	lsrs	r1, r3, #5
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	4a0d      	ldr	r2, [pc, #52]	@ (800100c <EMV_Payment_Initialize+0x98>)
 8000fd6:	fba2 0203 	umull	r0, r2, r2, r3
 8000fda:	0952      	lsrs	r2, r2, #5
 8000fdc:	2064      	movs	r0, #100	@ 0x64
 8000fde:	fb00 f202 	mul.w	r2, r0, r2
 8000fe2:	1a9a      	subs	r2, r3, r2
 8000fe4:	887b      	ldrh	r3, [r7, #2]
 8000fe6:	480a      	ldr	r0, [pc, #40]	@ (8001010 <EMV_Payment_Initialize+0x9c>)
 8000fe8:	f021 f9c4 	bl	8022374 <iprintf>
 8000fec:	4b06      	ldr	r3, [pc, #24]	@ (8001008 <EMV_Payment_Initialize+0x94>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	689b      	ldr	r3, [r3, #8]
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f021 f8e8 	bl	80221c8 <fflush>
                amount/100, amount%100, currency_code);

    return EMV_SUCCESS;
 8000ff8:	2300      	movs	r3, #0
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	3710      	adds	r7, #16
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	08024280 	.word	0x08024280
 8001008:	20000084 	.word	0x20000084
 800100c:	51eb851f 	.word	0x51eb851f
 8001010:	080242a8 	.word	0x080242a8

08001014 <EMV_Payment_GetStateDescription>:

/**
 * Get state description
 */
const char* EMV_Payment_GetStateDescription(EMV_Payment_State_t state)
{
 8001014:	b480      	push	{r7}
 8001016:	b083      	sub	sp, #12
 8001018:	af00      	add	r7, sp, #0
 800101a:	4603      	mov	r3, r0
 800101c:	71fb      	strb	r3, [r7, #7]
    switch(state) {
 800101e:	79fb      	ldrb	r3, [r7, #7]
 8001020:	2b0f      	cmp	r3, #15
 8001022:	d843      	bhi.n	80010ac <EMV_Payment_GetStateDescription+0x98>
 8001024:	a201      	add	r2, pc, #4	@ (adr r2, 800102c <EMV_Payment_GetStateDescription+0x18>)
 8001026:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800102a:	bf00      	nop
 800102c:	0800106d 	.word	0x0800106d
 8001030:	08001071 	.word	0x08001071
 8001034:	08001075 	.word	0x08001075
 8001038:	08001079 	.word	0x08001079
 800103c:	0800107d 	.word	0x0800107d
 8001040:	08001081 	.word	0x08001081
 8001044:	08001085 	.word	0x08001085
 8001048:	08001089 	.word	0x08001089
 800104c:	0800108d 	.word	0x0800108d
 8001050:	08001091 	.word	0x08001091
 8001054:	08001095 	.word	0x08001095
 8001058:	08001099 	.word	0x08001099
 800105c:	0800109d 	.word	0x0800109d
 8001060:	080010a1 	.word	0x080010a1
 8001064:	080010a5 	.word	0x080010a5
 8001068:	080010a9 	.word	0x080010a9
        case EMV_STATE_IDLE: return "Idle";
 800106c:	4b13      	ldr	r3, [pc, #76]	@ (80010bc <EMV_Payment_GetStateDescription+0xa8>)
 800106e:	e01e      	b.n	80010ae <EMV_Payment_GetStateDescription+0x9a>
        case EMV_STATE_APP_SELECTION: return "Application Selection";
 8001070:	4b13      	ldr	r3, [pc, #76]	@ (80010c0 <EMV_Payment_GetStateDescription+0xac>)
 8001072:	e01c      	b.n	80010ae <EMV_Payment_GetStateDescription+0x9a>
        case EMV_STATE_APP_INITIALIZATION: return "Application Initialization";
 8001074:	4b13      	ldr	r3, [pc, #76]	@ (80010c4 <EMV_Payment_GetStateDescription+0xb0>)
 8001076:	e01a      	b.n	80010ae <EMV_Payment_GetStateDescription+0x9a>
        case EMV_STATE_READ_APP_DATA: return "Read Application Data";
 8001078:	4b13      	ldr	r3, [pc, #76]	@ (80010c8 <EMV_Payment_GetStateDescription+0xb4>)
 800107a:	e018      	b.n	80010ae <EMV_Payment_GetStateDescription+0x9a>
        case EMV_STATE_OFFLINE_DATA_AUTH: return "Offline Data Authentication";
 800107c:	4b13      	ldr	r3, [pc, #76]	@ (80010cc <EMV_Payment_GetStateDescription+0xb8>)
 800107e:	e016      	b.n	80010ae <EMV_Payment_GetStateDescription+0x9a>
        case EMV_STATE_PROCESSING_RESTRICTIONS: return "Processing Restrictions";
 8001080:	4b13      	ldr	r3, [pc, #76]	@ (80010d0 <EMV_Payment_GetStateDescription+0xbc>)
 8001082:	e014      	b.n	80010ae <EMV_Payment_GetStateDescription+0x9a>
        case EMV_STATE_CARDHOLDER_VERIFICATION: return "Cardholder Verification";
 8001084:	4b13      	ldr	r3, [pc, #76]	@ (80010d4 <EMV_Payment_GetStateDescription+0xc0>)
 8001086:	e012      	b.n	80010ae <EMV_Payment_GetStateDescription+0x9a>
        case EMV_STATE_TERMINAL_RISK_MANAGEMENT: return "Terminal Risk Management";
 8001088:	4b13      	ldr	r3, [pc, #76]	@ (80010d8 <EMV_Payment_GetStateDescription+0xc4>)
 800108a:	e010      	b.n	80010ae <EMV_Payment_GetStateDescription+0x9a>
        case EMV_STATE_TERMINAL_ACTION_ANALYSIS: return "Terminal Action Analysis";
 800108c:	4b13      	ldr	r3, [pc, #76]	@ (80010dc <EMV_Payment_GetStateDescription+0xc8>)
 800108e:	e00e      	b.n	80010ae <EMV_Payment_GetStateDescription+0x9a>
        case EMV_STATE_ONLINE_DECISION: return "Online Transaction Decision";
 8001090:	4b13      	ldr	r3, [pc, #76]	@ (80010e0 <EMV_Payment_GetStateDescription+0xcc>)
 8001092:	e00c      	b.n	80010ae <EMV_Payment_GetStateDescription+0x9a>
        case EMV_STATE_ONLINE_PROCESSING: return "Online Processing";
 8001094:	4b13      	ldr	r3, [pc, #76]	@ (80010e4 <EMV_Payment_GetStateDescription+0xd0>)
 8001096:	e00a      	b.n	80010ae <EMV_Payment_GetStateDescription+0x9a>
        case EMV_STATE_ISSUER_AUTH: return "Issuer Authentication";
 8001098:	4b13      	ldr	r3, [pc, #76]	@ (80010e8 <EMV_Payment_GetStateDescription+0xd4>)
 800109a:	e008      	b.n	80010ae <EMV_Payment_GetStateDescription+0x9a>
        case EMV_STATE_COMPLETION: return "Completion Processing";
 800109c:	4b13      	ldr	r3, [pc, #76]	@ (80010ec <EMV_Payment_GetStateDescription+0xd8>)
 800109e:	e006      	b.n	80010ae <EMV_Payment_GetStateDescription+0x9a>
        case EMV_STATE_SCRIPT_PROCESSING: return "Issuer Script Processing";
 80010a0:	4b13      	ldr	r3, [pc, #76]	@ (80010f0 <EMV_Payment_GetStateDescription+0xdc>)
 80010a2:	e004      	b.n	80010ae <EMV_Payment_GetStateDescription+0x9a>
        case EMV_STATE_SUCCESS: return "Transaction Success";
 80010a4:	4b13      	ldr	r3, [pc, #76]	@ (80010f4 <EMV_Payment_GetStateDescription+0xe0>)
 80010a6:	e002      	b.n	80010ae <EMV_Payment_GetStateDescription+0x9a>
        case EMV_STATE_FAILED: return "Transaction Failed";
 80010a8:	4b13      	ldr	r3, [pc, #76]	@ (80010f8 <EMV_Payment_GetStateDescription+0xe4>)
 80010aa:	e000      	b.n	80010ae <EMV_Payment_GetStateDescription+0x9a>
        default: return "Unknown State";
 80010ac:	4b13      	ldr	r3, [pc, #76]	@ (80010fc <EMV_Payment_GetStateDescription+0xe8>)
    }
}
 80010ae:	4618      	mov	r0, r3
 80010b0:	370c      	adds	r7, #12
 80010b2:	46bd      	mov	sp, r7
 80010b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b8:	4770      	bx	lr
 80010ba:	bf00      	nop
 80010bc:	080242d0 	.word	0x080242d0
 80010c0:	080242d8 	.word	0x080242d8
 80010c4:	080242f0 	.word	0x080242f0
 80010c8:	0802430c 	.word	0x0802430c
 80010cc:	08024324 	.word	0x08024324
 80010d0:	08024340 	.word	0x08024340
 80010d4:	08024358 	.word	0x08024358
 80010d8:	08024370 	.word	0x08024370
 80010dc:	0802438c 	.word	0x0802438c
 80010e0:	080243a8 	.word	0x080243a8
 80010e4:	080243c4 	.word	0x080243c4
 80010e8:	080243d8 	.word	0x080243d8
 80010ec:	080243f0 	.word	0x080243f0
 80010f0:	08024408 	.word	0x08024408
 80010f4:	08024424 	.word	0x08024424
 80010f8:	08024438 	.word	0x08024438
 80010fc:	0802444c 	.word	0x0802444c

08001100 <EMV_Payment_ProcessStateMachine>:

/**
 * Main state machine processing function
 */
EMV_Result_t EMV_Payment_ProcessStateMachine(EMV_Payment_Context_t *context)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b084      	sub	sp, #16
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
    EMV_Result_t result = EMV_SUCCESS;
 8001108:	2300      	movs	r3, #0
 800110a:	73fb      	strb	r3, [r7, #15]

    DEBUG_PRINTF("\r\n>>> Current State: %s\r\n",
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	f893 3d34 	ldrb.w	r3, [r3, #3380]	@ 0xd34
 8001112:	4618      	mov	r0, r3
 8001114:	f7ff ff7e 	bl	8001014 <EMV_Payment_GetStateDescription>
 8001118:	4603      	mov	r3, r0
 800111a:	4619      	mov	r1, r3
 800111c:	48b0      	ldr	r0, [pc, #704]	@ (80013e0 <EMV_Payment_ProcessStateMachine+0x2e0>)
 800111e:	f021 f929 	bl	8022374 <iprintf>
 8001122:	4bb0      	ldr	r3, [pc, #704]	@ (80013e4 <EMV_Payment_ProcessStateMachine+0x2e4>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	689b      	ldr	r3, [r3, #8]
 8001128:	4618      	mov	r0, r3
 800112a:	f021 f84d 	bl	80221c8 <fflush>
                EMV_Payment_GetStateDescription(context->current_state));

    switch(context->current_state) {
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	f893 3d34 	ldrb.w	r3, [r3, #3380]	@ 0xd34
 8001134:	3b01      	subs	r3, #1
 8001136:	2b0e      	cmp	r3, #14
 8001138:	f200 80f3 	bhi.w	8001322 <EMV_Payment_ProcessStateMachine+0x222>
 800113c:	a201      	add	r2, pc, #4	@ (adr r2, 8001144 <EMV_Payment_ProcessStateMachine+0x44>)
 800113e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001142:	bf00      	nop
 8001144:	08001181 	.word	0x08001181
 8001148:	0800119d 	.word	0x0800119d
 800114c:	080011b9 	.word	0x080011b9
 8001150:	080011d5 	.word	0x080011d5
 8001154:	080011f1 	.word	0x080011f1
 8001158:	0800120d 	.word	0x0800120d
 800115c:	08001229 	.word	0x08001229
 8001160:	08001245 	.word	0x08001245
 8001164:	08001261 	.word	0x08001261
 8001168:	0800128f 	.word	0x0800128f
 800116c:	080012a9 	.word	0x080012a9
 8001170:	080012c3 	.word	0x080012c3
 8001174:	080012dd 	.word	0x080012dd
 8001178:	080012f7 	.word	0x080012f7
 800117c:	0800130d 	.word	0x0800130d
        case EMV_STATE_APP_SELECTION:
            result = EMV_State_ApplicationSelection(context);
 8001180:	6878      	ldr	r0, [r7, #4]
 8001182:	f000 f93b 	bl	80013fc <EMV_State_ApplicationSelection>
 8001186:	4603      	mov	r3, r0
 8001188:	73fb      	strb	r3, [r7, #15]
            if(result == EMV_SUCCESS) {
 800118a:	7bfb      	ldrb	r3, [r7, #15]
 800118c:	2b00      	cmp	r3, #0
 800118e:	f040 80d8 	bne.w	8001342 <EMV_Payment_ProcessStateMachine+0x242>
                context->next_state = EMV_STATE_APP_INITIALIZATION;
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	2202      	movs	r2, #2
 8001196:	f883 2d35 	strb.w	r2, [r3, #3381]	@ 0xd35
            }
            break;
 800119a:	e0d2      	b.n	8001342 <EMV_Payment_ProcessStateMachine+0x242>

        case EMV_STATE_APP_INITIALIZATION:
            result = EMV_State_ApplicationInitialization(context);
 800119c:	6878      	ldr	r0, [r7, #4]
 800119e:	f000 f97b 	bl	8001498 <EMV_State_ApplicationInitialization>
 80011a2:	4603      	mov	r3, r0
 80011a4:	73fb      	strb	r3, [r7, #15]
            if(result == EMV_SUCCESS) {
 80011a6:	7bfb      	ldrb	r3, [r7, #15]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	f040 80cc 	bne.w	8001346 <EMV_Payment_ProcessStateMachine+0x246>
                context->next_state = EMV_STATE_READ_APP_DATA;
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	2203      	movs	r2, #3
 80011b2:	f883 2d35 	strb.w	r2, [r3, #3381]	@ 0xd35
            }
            break;
 80011b6:	e0c6      	b.n	8001346 <EMV_Payment_ProcessStateMachine+0x246>

        case EMV_STATE_READ_APP_DATA:
            result = EMV_State_ReadApplicationData(context);
 80011b8:	6878      	ldr	r0, [r7, #4]
 80011ba:	f000 f9a5 	bl	8001508 <EMV_State_ReadApplicationData>
 80011be:	4603      	mov	r3, r0
 80011c0:	73fb      	strb	r3, [r7, #15]
            if(result == EMV_SUCCESS) {
 80011c2:	7bfb      	ldrb	r3, [r7, #15]
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	f040 80c0 	bne.w	800134a <EMV_Payment_ProcessStateMachine+0x24a>
                context->next_state = EMV_STATE_OFFLINE_DATA_AUTH;
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	2204      	movs	r2, #4
 80011ce:	f883 2d35 	strb.w	r2, [r3, #3381]	@ 0xd35
            }
            break;
 80011d2:	e0ba      	b.n	800134a <EMV_Payment_ProcessStateMachine+0x24a>

        case EMV_STATE_OFFLINE_DATA_AUTH:
            result = EMV_State_OfflineDataAuthentication(context);
 80011d4:	6878      	ldr	r0, [r7, #4]
 80011d6:	f000 f9d3 	bl	8001580 <EMV_State_OfflineDataAuthentication>
 80011da:	4603      	mov	r3, r0
 80011dc:	73fb      	strb	r3, [r7, #15]
            if(result == EMV_SUCCESS) {
 80011de:	7bfb      	ldrb	r3, [r7, #15]
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	f040 80b4 	bne.w	800134e <EMV_Payment_ProcessStateMachine+0x24e>
                context->next_state = EMV_STATE_PROCESSING_RESTRICTIONS;
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	2205      	movs	r2, #5
 80011ea:	f883 2d35 	strb.w	r2, [r3, #3381]	@ 0xd35
            }
            break;
 80011ee:	e0ae      	b.n	800134e <EMV_Payment_ProcessStateMachine+0x24e>

        case EMV_STATE_PROCESSING_RESTRICTIONS:
            result = EMV_State_ProcessingRestrictions(context);
 80011f0:	6878      	ldr	r0, [r7, #4]
 80011f2:	f000 fa47 	bl	8001684 <EMV_State_ProcessingRestrictions>
 80011f6:	4603      	mov	r3, r0
 80011f8:	73fb      	strb	r3, [r7, #15]
            if(result == EMV_SUCCESS) {
 80011fa:	7bfb      	ldrb	r3, [r7, #15]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	f040 80a8 	bne.w	8001352 <EMV_Payment_ProcessStateMachine+0x252>
                context->next_state = EMV_STATE_CARDHOLDER_VERIFICATION;
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	2206      	movs	r2, #6
 8001206:	f883 2d35 	strb.w	r2, [r3, #3381]	@ 0xd35
            }
            break;
 800120a:	e0a2      	b.n	8001352 <EMV_Payment_ProcessStateMachine+0x252>

        case EMV_STATE_CARDHOLDER_VERIFICATION:
            result = EMV_State_CardholderVerification(context);
 800120c:	6878      	ldr	r0, [r7, #4]
 800120e:	f000 fa89 	bl	8001724 <EMV_State_CardholderVerification>
 8001212:	4603      	mov	r3, r0
 8001214:	73fb      	strb	r3, [r7, #15]
            if(result == EMV_SUCCESS) {
 8001216:	7bfb      	ldrb	r3, [r7, #15]
 8001218:	2b00      	cmp	r3, #0
 800121a:	f040 809c 	bne.w	8001356 <EMV_Payment_ProcessStateMachine+0x256>
                context->next_state = EMV_STATE_TERMINAL_RISK_MANAGEMENT;
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	2207      	movs	r2, #7
 8001222:	f883 2d35 	strb.w	r2, [r3, #3381]	@ 0xd35
            }
            break;
 8001226:	e096      	b.n	8001356 <EMV_Payment_ProcessStateMachine+0x256>

        case EMV_STATE_TERMINAL_RISK_MANAGEMENT:
            result = EMV_State_TerminalRiskManagement(context);
 8001228:	6878      	ldr	r0, [r7, #4]
 800122a:	f000 faab 	bl	8001784 <EMV_State_TerminalRiskManagement>
 800122e:	4603      	mov	r3, r0
 8001230:	73fb      	strb	r3, [r7, #15]
            if(result == EMV_SUCCESS) {
 8001232:	7bfb      	ldrb	r3, [r7, #15]
 8001234:	2b00      	cmp	r3, #0
 8001236:	f040 8090 	bne.w	800135a <EMV_Payment_ProcessStateMachine+0x25a>
                context->next_state = EMV_STATE_TERMINAL_ACTION_ANALYSIS;
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	2208      	movs	r2, #8
 800123e:	f883 2d35 	strb.w	r2, [r3, #3381]	@ 0xd35
            }
            break;
 8001242:	e08a      	b.n	800135a <EMV_Payment_ProcessStateMachine+0x25a>

        case EMV_STATE_TERMINAL_ACTION_ANALYSIS:
            result = EMV_State_TerminalActionAnalysis(context);
 8001244:	6878      	ldr	r0, [r7, #4]
 8001246:	f000 fb09 	bl	800185c <EMV_State_TerminalActionAnalysis>
 800124a:	4603      	mov	r3, r0
 800124c:	73fb      	strb	r3, [r7, #15]
            if(result == EMV_SUCCESS) {
 800124e:	7bfb      	ldrb	r3, [r7, #15]
 8001250:	2b00      	cmp	r3, #0
 8001252:	f040 8084 	bne.w	800135e <EMV_Payment_ProcessStateMachine+0x25e>
                context->next_state = EMV_STATE_ONLINE_DECISION;
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	2209      	movs	r2, #9
 800125a:	f883 2d35 	strb.w	r2, [r3, #3381]	@ 0xd35
            }
            break;
 800125e:	e07e      	b.n	800135e <EMV_Payment_ProcessStateMachine+0x25e>

        case EMV_STATE_ONLINE_DECISION:
            result = EMV_State_OnlineDecision(context);
 8001260:	6878      	ldr	r0, [r7, #4]
 8001262:	f000 fb67 	bl	8001934 <EMV_State_OnlineDecision>
 8001266:	4603      	mov	r3, r0
 8001268:	73fb      	strb	r3, [r7, #15]
            if(result == EMV_SUCCESS) {
 800126a:	7bfb      	ldrb	r3, [r7, #15]
 800126c:	2b00      	cmp	r3, #0
 800126e:	d178      	bne.n	8001362 <EMV_Payment_ProcessStateMachine+0x262>
                if(context->online_decision) {
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	f893 3d3b 	ldrb.w	r3, [r3, #3387]	@ 0xd3b
 8001276:	2b00      	cmp	r3, #0
 8001278:	d004      	beq.n	8001284 <EMV_Payment_ProcessStateMachine+0x184>
                    context->next_state = EMV_STATE_ONLINE_PROCESSING;
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	220a      	movs	r2, #10
 800127e:	f883 2d35 	strb.w	r2, [r3, #3381]	@ 0xd35
                } else {
                    context->next_state = EMV_STATE_COMPLETION;
                }
            }
            break;
 8001282:	e06e      	b.n	8001362 <EMV_Payment_ProcessStateMachine+0x262>
                    context->next_state = EMV_STATE_COMPLETION;
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	220c      	movs	r2, #12
 8001288:	f883 2d35 	strb.w	r2, [r3, #3381]	@ 0xd35
            break;
 800128c:	e069      	b.n	8001362 <EMV_Payment_ProcessStateMachine+0x262>

        case EMV_STATE_ONLINE_PROCESSING:
            result = EMV_State_OnlineProcessing(context);
 800128e:	6878      	ldr	r0, [r7, #4]
 8001290:	f000 fb90 	bl	80019b4 <EMV_State_OnlineProcessing>
 8001294:	4603      	mov	r3, r0
 8001296:	73fb      	strb	r3, [r7, #15]
            if(result == EMV_SUCCESS) {
 8001298:	7bfb      	ldrb	r3, [r7, #15]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d163      	bne.n	8001366 <EMV_Payment_ProcessStateMachine+0x266>
                context->next_state = EMV_STATE_ISSUER_AUTH;
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	220b      	movs	r2, #11
 80012a2:	f883 2d35 	strb.w	r2, [r3, #3381]	@ 0xd35
            }
            break;
 80012a6:	e05e      	b.n	8001366 <EMV_Payment_ProcessStateMachine+0x266>

        case EMV_STATE_ISSUER_AUTH:
            result = EMV_State_IssuerAuthentication(context);
 80012a8:	6878      	ldr	r0, [r7, #4]
 80012aa:	f000 fbcb 	bl	8001a44 <EMV_State_IssuerAuthentication>
 80012ae:	4603      	mov	r3, r0
 80012b0:	73fb      	strb	r3, [r7, #15]
            if(result == EMV_SUCCESS) {
 80012b2:	7bfb      	ldrb	r3, [r7, #15]
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d158      	bne.n	800136a <EMV_Payment_ProcessStateMachine+0x26a>
                context->next_state = EMV_STATE_COMPLETION;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	220c      	movs	r2, #12
 80012bc:	f883 2d35 	strb.w	r2, [r3, #3381]	@ 0xd35
            }
            break;
 80012c0:	e053      	b.n	800136a <EMV_Payment_ProcessStateMachine+0x26a>

        case EMV_STATE_COMPLETION:
            result = EMV_State_Completion(context);
 80012c2:	6878      	ldr	r0, [r7, #4]
 80012c4:	f000 fc06 	bl	8001ad4 <EMV_State_Completion>
 80012c8:	4603      	mov	r3, r0
 80012ca:	73fb      	strb	r3, [r7, #15]
            if(result == EMV_SUCCESS) {
 80012cc:	7bfb      	ldrb	r3, [r7, #15]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d14d      	bne.n	800136e <EMV_Payment_ProcessStateMachine+0x26e>
                context->next_state = EMV_STATE_SCRIPT_PROCESSING;
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	220d      	movs	r2, #13
 80012d6:	f883 2d35 	strb.w	r2, [r3, #3381]	@ 0xd35
            }
            break;
 80012da:	e048      	b.n	800136e <EMV_Payment_ProcessStateMachine+0x26e>

        case EMV_STATE_SCRIPT_PROCESSING:
            result = EMV_State_ScriptProcessing(context);
 80012dc:	6878      	ldr	r0, [r7, #4]
 80012de:	f000 fc61 	bl	8001ba4 <EMV_State_ScriptProcessing>
 80012e2:	4603      	mov	r3, r0
 80012e4:	73fb      	strb	r3, [r7, #15]
            if(result == EMV_SUCCESS) {
 80012e6:	7bfb      	ldrb	r3, [r7, #15]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d142      	bne.n	8001372 <EMV_Payment_ProcessStateMachine+0x272>
                context->next_state = EMV_STATE_SUCCESS;
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	220e      	movs	r2, #14
 80012f0:	f883 2d35 	strb.w	r2, [r3, #3381]	@ 0xd35
            }
            break;
 80012f4:	e03d      	b.n	8001372 <EMV_Payment_ProcessStateMachine+0x272>

        case EMV_STATE_SUCCESS:
            DEBUG_PRINTF("=== Transaction Flow Completed Successfully ===\r\n");
 80012f6:	483c      	ldr	r0, [pc, #240]	@ (80013e8 <EMV_Payment_ProcessStateMachine+0x2e8>)
 80012f8:	f021 f8ac 	bl	8022454 <puts>
 80012fc:	4b39      	ldr	r3, [pc, #228]	@ (80013e4 <EMV_Payment_ProcessStateMachine+0x2e4>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	689b      	ldr	r3, [r3, #8]
 8001302:	4618      	mov	r0, r3
 8001304:	f020 ff60 	bl	80221c8 <fflush>
            return EMV_SUCCESS;
 8001308:	2300      	movs	r3, #0
 800130a:	e065      	b.n	80013d8 <EMV_Payment_ProcessStateMachine+0x2d8>

        case EMV_STATE_FAILED:
            DEBUG_PRINTF("=== Transaction Flow Failed ===\r\n");
 800130c:	4837      	ldr	r0, [pc, #220]	@ (80013ec <EMV_Payment_ProcessStateMachine+0x2ec>)
 800130e:	f021 f8a1 	bl	8022454 <puts>
 8001312:	4b34      	ldr	r3, [pc, #208]	@ (80013e4 <EMV_Payment_ProcessStateMachine+0x2e4>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	689b      	ldr	r3, [r3, #8]
 8001318:	4618      	mov	r0, r3
 800131a:	f020 ff55 	bl	80221c8 <fflush>
            return EMV_ERROR_TRANSACTION_DECLINED;
 800131e:	2307      	movs	r3, #7
 8001320:	e05a      	b.n	80013d8 <EMV_Payment_ProcessStateMachine+0x2d8>

        default:
            DEBUG_PRINTF("Unknown state: %d\r\n", context->current_state);
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	f893 3d34 	ldrb.w	r3, [r3, #3380]	@ 0xd34
 8001328:	4619      	mov	r1, r3
 800132a:	4831      	ldr	r0, [pc, #196]	@ (80013f0 <EMV_Payment_ProcessStateMachine+0x2f0>)
 800132c:	f021 f822 	bl	8022374 <iprintf>
 8001330:	4b2c      	ldr	r3, [pc, #176]	@ (80013e4 <EMV_Payment_ProcessStateMachine+0x2e4>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	689b      	ldr	r3, [r3, #8]
 8001336:	4618      	mov	r0, r3
 8001338:	f020 ff46 	bl	80221c8 <fflush>
            result = EMV_ERROR_COMMUNICATION;
 800133c:	2306      	movs	r3, #6
 800133e:	73fb      	strb	r3, [r7, #15]
            break;
 8001340:	e018      	b.n	8001374 <EMV_Payment_ProcessStateMachine+0x274>
            break;
 8001342:	bf00      	nop
 8001344:	e016      	b.n	8001374 <EMV_Payment_ProcessStateMachine+0x274>
            break;
 8001346:	bf00      	nop
 8001348:	e014      	b.n	8001374 <EMV_Payment_ProcessStateMachine+0x274>
            break;
 800134a:	bf00      	nop
 800134c:	e012      	b.n	8001374 <EMV_Payment_ProcessStateMachine+0x274>
            break;
 800134e:	bf00      	nop
 8001350:	e010      	b.n	8001374 <EMV_Payment_ProcessStateMachine+0x274>
            break;
 8001352:	bf00      	nop
 8001354:	e00e      	b.n	8001374 <EMV_Payment_ProcessStateMachine+0x274>
            break;
 8001356:	bf00      	nop
 8001358:	e00c      	b.n	8001374 <EMV_Payment_ProcessStateMachine+0x274>
            break;
 800135a:	bf00      	nop
 800135c:	e00a      	b.n	8001374 <EMV_Payment_ProcessStateMachine+0x274>
            break;
 800135e:	bf00      	nop
 8001360:	e008      	b.n	8001374 <EMV_Payment_ProcessStateMachine+0x274>
            break;
 8001362:	bf00      	nop
 8001364:	e006      	b.n	8001374 <EMV_Payment_ProcessStateMachine+0x274>
            break;
 8001366:	bf00      	nop
 8001368:	e004      	b.n	8001374 <EMV_Payment_ProcessStateMachine+0x274>
            break;
 800136a:	bf00      	nop
 800136c:	e002      	b.n	8001374 <EMV_Payment_ProcessStateMachine+0x274>
            break;
 800136e:	bf00      	nop
 8001370:	e000      	b.n	8001374 <EMV_Payment_ProcessStateMachine+0x274>
            break;
 8001372:	bf00      	nop
    }

    /* State transition */
    if(result == EMV_SUCCESS) {
 8001374:	7bfb      	ldrb	r3, [r7, #15]
 8001376:	2b00      	cmp	r3, #0
 8001378:	d117      	bne.n	80013aa <EMV_Payment_ProcessStateMachine+0x2aa>
        context->current_state = context->next_state;
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	f893 2d35 	ldrb.w	r2, [r3, #3381]	@ 0xd35
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	f883 2d34 	strb.w	r2, [r3, #3380]	@ 0xd34
        DEBUG_PRINTF("<<< Transition to: %s\r\n",
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	f893 3d35 	ldrb.w	r3, [r3, #3381]	@ 0xd35
 800138c:	4618      	mov	r0, r3
 800138e:	f7ff fe41 	bl	8001014 <EMV_Payment_GetStateDescription>
 8001392:	4603      	mov	r3, r0
 8001394:	4619      	mov	r1, r3
 8001396:	4817      	ldr	r0, [pc, #92]	@ (80013f4 <EMV_Payment_ProcessStateMachine+0x2f4>)
 8001398:	f020 ffec 	bl	8022374 <iprintf>
 800139c:	4b11      	ldr	r3, [pc, #68]	@ (80013e4 <EMV_Payment_ProcessStateMachine+0x2e4>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	689b      	ldr	r3, [r3, #8]
 80013a2:	4618      	mov	r0, r3
 80013a4:	f020 ff10 	bl	80221c8 <fflush>
 80013a8:	e015      	b.n	80013d6 <EMV_Payment_ProcessStateMachine+0x2d6>
                    EMV_Payment_GetStateDescription(context->next_state));
    } else {
        context->current_state = EMV_STATE_FAILED;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	220f      	movs	r2, #15
 80013ae:	f883 2d34 	strb.w	r2, [r3, #3380]	@ 0xd34
        context->last_error = result;
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80013b8:	461a      	mov	r2, r3
 80013ba:	7bfb      	ldrb	r3, [r7, #15]
 80013bc:	f882 3040 	strb.w	r3, [r2, #64]	@ 0x40
        DEBUG_PRINTF("<<< State processing failed, error code: %d\r\n", result);
 80013c0:	7bfb      	ldrb	r3, [r7, #15]
 80013c2:	4619      	mov	r1, r3
 80013c4:	480c      	ldr	r0, [pc, #48]	@ (80013f8 <EMV_Payment_ProcessStateMachine+0x2f8>)
 80013c6:	f020 ffd5 	bl	8022374 <iprintf>
 80013ca:	4b06      	ldr	r3, [pc, #24]	@ (80013e4 <EMV_Payment_ProcessStateMachine+0x2e4>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	689b      	ldr	r3, [r3, #8]
 80013d0:	4618      	mov	r0, r3
 80013d2:	f020 fef9 	bl	80221c8 <fflush>
    }

    return result;
 80013d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80013d8:	4618      	mov	r0, r3
 80013da:	3710      	adds	r7, #16
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	0802445c 	.word	0x0802445c
 80013e4:	20000084 	.word	0x20000084
 80013e8:	08024478 	.word	0x08024478
 80013ec:	080244ac 	.word	0x080244ac
 80013f0:	080244d0 	.word	0x080244d0
 80013f4:	080244e4 	.word	0x080244e4
 80013f8:	080244fc 	.word	0x080244fc

080013fc <EMV_State_ApplicationSelection>:

/**
 * State 1: Application Selection
 */
EMV_Result_t EMV_State_ApplicationSelection(EMV_Payment_Context_t *context)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b084      	sub	sp, #16
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
    DEBUG_PRINTF("Executing Application Selection...\r\n");
 8001404:	481f      	ldr	r0, [pc, #124]	@ (8001484 <EMV_State_ApplicationSelection+0x88>)
 8001406:	f021 f825 	bl	8022454 <puts>
 800140a:	4b1f      	ldr	r3, [pc, #124]	@ (8001488 <EMV_State_ApplicationSelection+0x8c>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	689b      	ldr	r3, [r3, #8]
 8001410:	4618      	mov	r0, r3
 8001412:	f020 fed9 	bl	80221c8 <fflush>

    /* Reuse existing PPSE selection logic */
    EMV_Result_t result = EMV_CollectPPSEInfo(&context->card_data);
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	4618      	mov	r0, r3
 800141a:	f003 f923 	bl	8004664 <EMV_CollectPPSEInfo>
 800141e:	4603      	mov	r3, r0
 8001420:	73fb      	strb	r3, [r7, #15]
    if(result != EMV_SUCCESS) {
 8001422:	7bfb      	ldrb	r3, [r7, #15]
 8001424:	2b00      	cmp	r3, #0
 8001426:	d00a      	beq.n	800143e <EMV_State_ApplicationSelection+0x42>
        DEBUG_PRINTF("PPSE selection failed\r\n");
 8001428:	4818      	ldr	r0, [pc, #96]	@ (800148c <EMV_State_ApplicationSelection+0x90>)
 800142a:	f021 f813 	bl	8022454 <puts>
 800142e:	4b16      	ldr	r3, [pc, #88]	@ (8001488 <EMV_State_ApplicationSelection+0x8c>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	689b      	ldr	r3, [r3, #8]
 8001434:	4618      	mov	r0, r3
 8001436:	f020 fec7 	bl	80221c8 <fflush>
        return result;
 800143a:	7bfb      	ldrb	r3, [r7, #15]
 800143c:	e01d      	b.n	800147a <EMV_State_ApplicationSelection+0x7e>
    }

    /* Application selection */
    result = EMV_CollectApplicationInfo(&context->card_data);
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	4618      	mov	r0, r3
 8001442:	f003 f97d 	bl	8004740 <EMV_CollectApplicationInfo>
 8001446:	4603      	mov	r3, r0
 8001448:	73fb      	strb	r3, [r7, #15]
    if(result != EMV_SUCCESS) {
 800144a:	7bfb      	ldrb	r3, [r7, #15]
 800144c:	2b00      	cmp	r3, #0
 800144e:	d00a      	beq.n	8001466 <EMV_State_ApplicationSelection+0x6a>
        DEBUG_PRINTF("Application selection failed\r\n");
 8001450:	480f      	ldr	r0, [pc, #60]	@ (8001490 <EMV_State_ApplicationSelection+0x94>)
 8001452:	f020 ffff 	bl	8022454 <puts>
 8001456:	4b0c      	ldr	r3, [pc, #48]	@ (8001488 <EMV_State_ApplicationSelection+0x8c>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	689b      	ldr	r3, [r3, #8]
 800145c:	4618      	mov	r0, r3
 800145e:	f020 feb3 	bl	80221c8 <fflush>
        return result;
 8001462:	7bfb      	ldrb	r3, [r7, #15]
 8001464:	e009      	b.n	800147a <EMV_State_ApplicationSelection+0x7e>
    }

    DEBUG_PRINTF("Application selection completed\r\n");
 8001466:	480b      	ldr	r0, [pc, #44]	@ (8001494 <EMV_State_ApplicationSelection+0x98>)
 8001468:	f020 fff4 	bl	8022454 <puts>
 800146c:	4b06      	ldr	r3, [pc, #24]	@ (8001488 <EMV_State_ApplicationSelection+0x8c>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	689b      	ldr	r3, [r3, #8]
 8001472:	4618      	mov	r0, r3
 8001474:	f020 fea8 	bl	80221c8 <fflush>
    return EMV_SUCCESS;
 8001478:	2300      	movs	r3, #0
}
 800147a:	4618      	mov	r0, r3
 800147c:	3710      	adds	r7, #16
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop
 8001484:	0802452c 	.word	0x0802452c
 8001488:	20000084 	.word	0x20000084
 800148c:	08024550 	.word	0x08024550
 8001490:	08024568 	.word	0x08024568
 8001494:	08024588 	.word	0x08024588

08001498 <EMV_State_ApplicationInitialization>:

/**
 * State 2: Application Initialization
 */
EMV_Result_t EMV_State_ApplicationInitialization(EMV_Payment_Context_t *context)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b084      	sub	sp, #16
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
    DEBUG_PRINTF("Executing Application Initialization...\r\n");
 80014a0:	4815      	ldr	r0, [pc, #84]	@ (80014f8 <EMV_State_ApplicationInitialization+0x60>)
 80014a2:	f020 ffd7 	bl	8022454 <puts>
 80014a6:	4b15      	ldr	r3, [pc, #84]	@ (80014fc <EMV_State_ApplicationInitialization+0x64>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	689b      	ldr	r3, [r3, #8]
 80014ac:	4618      	mov	r0, r3
 80014ae:	f020 fe8b 	bl	80221c8 <fflush>

    /* Reuse existing GPO logic */
    EMV_Result_t result = EMV_CollectGPOInfo(&context->card_data);
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	4618      	mov	r0, r3
 80014b6:	f003 fa43 	bl	8004940 <EMV_CollectGPOInfo>
 80014ba:	4603      	mov	r3, r0
 80014bc:	73fb      	strb	r3, [r7, #15]
    if(result != EMV_SUCCESS) {
 80014be:	7bfb      	ldrb	r3, [r7, #15]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d00a      	beq.n	80014da <EMV_State_ApplicationInitialization+0x42>
        DEBUG_PRINTF("GPO failed\r\n");
 80014c4:	480e      	ldr	r0, [pc, #56]	@ (8001500 <EMV_State_ApplicationInitialization+0x68>)
 80014c6:	f020 ffc5 	bl	8022454 <puts>
 80014ca:	4b0c      	ldr	r3, [pc, #48]	@ (80014fc <EMV_State_ApplicationInitialization+0x64>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	689b      	ldr	r3, [r3, #8]
 80014d0:	4618      	mov	r0, r3
 80014d2:	f020 fe79 	bl	80221c8 <fflush>
        return result;
 80014d6:	7bfb      	ldrb	r3, [r7, #15]
 80014d8:	e009      	b.n	80014ee <EMV_State_ApplicationInitialization+0x56>
    }

    DEBUG_PRINTF("Application initialization completed\r\n");
 80014da:	480a      	ldr	r0, [pc, #40]	@ (8001504 <EMV_State_ApplicationInitialization+0x6c>)
 80014dc:	f020 ffba 	bl	8022454 <puts>
 80014e0:	4b06      	ldr	r3, [pc, #24]	@ (80014fc <EMV_State_ApplicationInitialization+0x64>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	689b      	ldr	r3, [r3, #8]
 80014e6:	4618      	mov	r0, r3
 80014e8:	f020 fe6e 	bl	80221c8 <fflush>
    return EMV_SUCCESS;
 80014ec:	2300      	movs	r3, #0
}
 80014ee:	4618      	mov	r0, r3
 80014f0:	3710      	adds	r7, #16
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	080245ac 	.word	0x080245ac
 80014fc:	20000084 	.word	0x20000084
 8001500:	080245d8 	.word	0x080245d8
 8001504:	080245e4 	.word	0x080245e4

08001508 <EMV_State_ReadApplicationData>:

/**
 * State 3: Read Application Data
 */
EMV_Result_t EMV_State_ReadApplicationData(EMV_Payment_Context_t *context)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b084      	sub	sp, #16
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
    DEBUG_PRINTF("Reading Application Data...\r\n");
 8001510:	4817      	ldr	r0, [pc, #92]	@ (8001570 <EMV_State_ReadApplicationData+0x68>)
 8001512:	f020 ff9f 	bl	8022454 <puts>
 8001516:	4b17      	ldr	r3, [pc, #92]	@ (8001574 <EMV_State_ReadApplicationData+0x6c>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	689b      	ldr	r3, [r3, #8]
 800151c:	4618      	mov	r0, r3
 800151e:	f020 fe53 	bl	80221c8 <fflush>

    /* Reuse existing record reading logic */
    EMV_Result_t result = EMV_CollectAllRecords(&context->card_data);
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	4618      	mov	r0, r3
 8001526:	f003 fa67 	bl	80049f8 <EMV_CollectAllRecords>
 800152a:	4603      	mov	r3, r0
 800152c:	73fb      	strb	r3, [r7, #15]
    if(result != EMV_SUCCESS) {
 800152e:	7bfb      	ldrb	r3, [r7, #15]
 8001530:	2b00      	cmp	r3, #0
 8001532:	d00a      	beq.n	800154a <EMV_State_ReadApplicationData+0x42>
        DEBUG_PRINTF("Read application data failed\r\n");
 8001534:	4810      	ldr	r0, [pc, #64]	@ (8001578 <EMV_State_ReadApplicationData+0x70>)
 8001536:	f020 ff8d 	bl	8022454 <puts>
 800153a:	4b0e      	ldr	r3, [pc, #56]	@ (8001574 <EMV_State_ReadApplicationData+0x6c>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	689b      	ldr	r3, [r3, #8]
 8001540:	4618      	mov	r0, r3
 8001542:	f020 fe41 	bl	80221c8 <fflush>
        return result;
 8001546:	7bfb      	ldrb	r3, [r7, #15]
 8001548:	e00d      	b.n	8001566 <EMV_State_ReadApplicationData+0x5e>
    }

    DEBUG_PRINTF("Application data reading completed, %d records\r\n",
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	f893 3d28 	ldrb.w	r3, [r3, #3368]	@ 0xd28
 8001550:	4619      	mov	r1, r3
 8001552:	480a      	ldr	r0, [pc, #40]	@ (800157c <EMV_State_ReadApplicationData+0x74>)
 8001554:	f020 ff0e 	bl	8022374 <iprintf>
 8001558:	4b06      	ldr	r3, [pc, #24]	@ (8001574 <EMV_State_ReadApplicationData+0x6c>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	689b      	ldr	r3, [r3, #8]
 800155e:	4618      	mov	r0, r3
 8001560:	f020 fe32 	bl	80221c8 <fflush>
                context->card_data.sfi_record_count);
    return EMV_SUCCESS;
 8001564:	2300      	movs	r3, #0
}
 8001566:	4618      	mov	r0, r3
 8001568:	3710      	adds	r7, #16
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	0802460c 	.word	0x0802460c
 8001574:	20000084 	.word	0x20000084
 8001578:	0802462c 	.word	0x0802462c
 800157c:	0802464c 	.word	0x0802464c

08001580 <EMV_State_OfflineDataAuthentication>:

/**
 * State 4: Offline Data Authentication
 */
EMV_Result_t EMV_State_OfflineDataAuthentication(EMV_Payment_Context_t *context)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b0c6      	sub	sp, #280	@ 0x118
 8001584:	af00      	add	r7, sp, #0
 8001586:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800158a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800158e:	6018      	str	r0, [r3, #0]
    DEBUG_PRINTF("Executing Offline Data Authentication...\r\n");
 8001590:	4835      	ldr	r0, [pc, #212]	@ (8001668 <EMV_State_OfflineDataAuthentication+0xe8>)
 8001592:	f020 ff5f 	bl	8022454 <puts>
 8001596:	4b35      	ldr	r3, [pc, #212]	@ (800166c <EMV_State_OfflineDataAuthentication+0xec>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	689b      	ldr	r3, [r3, #8]
 800159c:	4618      	mov	r0, r3
 800159e:	f020 fe13 	bl	80221c8 <fflush>

    uint8_t auth_data[] = {0xEF, 0x08, 0x3F, 0x1A};
 80015a2:	4b33      	ldr	r3, [pc, #204]	@ (8001670 <EMV_State_OfflineDataAuthentication+0xf0>)
 80015a4:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    uint8_t internal_auth_response[256];
    uint16_t internal_auth_len = 0;
 80015a8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80015ac:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 80015b0:	2200      	movs	r2, #0
 80015b2:	801a      	strh	r2, [r3, #0]

    DEBUG_PRINTF("SEND INTERNAL AUTHENTICATE CMD...\r\n");
 80015b4:	482f      	ldr	r0, [pc, #188]	@ (8001674 <EMV_State_OfflineDataAuthentication+0xf4>)
 80015b6:	f020 ff4d 	bl	8022454 <puts>
 80015ba:	4b2c      	ldr	r3, [pc, #176]	@ (800166c <EMV_State_OfflineDataAuthentication+0xec>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	689b      	ldr	r3, [r3, #8]
 80015c0:	4618      	mov	r0, r3
 80015c2:	f020 fe01 	bl	80221c8 <fflush>
    EMV_InternalAuthenticate(auth_data, sizeof(auth_data),
 80015c6:	f107 030e 	add.w	r3, r7, #14
 80015ca:	f107 0210 	add.w	r2, r7, #16
 80015ce:	f507 7088 	add.w	r0, r7, #272	@ 0x110
 80015d2:	2104      	movs	r1, #4
 80015d4:	f000 fe0e 	bl	80021f4 <EMV_InternalAuthenticate>
                            internal_auth_response, &internal_auth_len);

    /* Send certificate data to Linux for verification */
    Linux_Response_t response = EMV_FormatAndSendLinuxCommand(
 80015d8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80015dc:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80015e0:	6819      	ldr	r1, [r3, #0]
 80015e2:	2010      	movs	r0, #16
 80015e4:	f000 fb38 	bl	8001c58 <EMV_FormatAndSendLinuxCommand>
 80015e8:	4603      	mov	r3, r0
 80015ea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        LINUX_CMD_OFFLINE_DATA_AUTH, context);

    switch(response) {
 80015ee:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d002      	beq.n	80015fc <EMV_State_OfflineDataAuthentication+0x7c>
 80015f6:	2b02      	cmp	r3, #2
 80015f8:	d013      	beq.n	8001622 <EMV_State_OfflineDataAuthentication+0xa2>
 80015fa:	e025      	b.n	8001648 <EMV_State_OfflineDataAuthentication+0xc8>
        case LINUX_RESP_SUCCESS:
            context->offline_auth_result = 1; /* Authentication successful */
 80015fc:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001600:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	2201      	movs	r2, #1
 8001608:	f883 2d36 	strb.w	r2, [r3, #3382]	@ 0xd36
            DEBUG_PRINTF("Offline data authentication successful\r\n");
 800160c:	481a      	ldr	r0, [pc, #104]	@ (8001678 <EMV_State_OfflineDataAuthentication+0xf8>)
 800160e:	f020 ff21 	bl	8022454 <puts>
 8001612:	4b16      	ldr	r3, [pc, #88]	@ (800166c <EMV_State_OfflineDataAuthentication+0xec>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	689b      	ldr	r3, [r3, #8]
 8001618:	4618      	mov	r0, r3
 800161a:	f020 fdd5 	bl	80221c8 <fflush>
            return EMV_SUCCESS;
 800161e:	2300      	movs	r3, #0
 8001620:	e01c      	b.n	800165c <EMV_State_OfflineDataAuthentication+0xdc>

        case LINUX_RESP_DECLINED:
            context->offline_auth_result = 0; /* Authentication failed */
 8001622:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001626:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	2200      	movs	r2, #0
 800162e:	f883 2d36 	strb.w	r2, [r3, #3382]	@ 0xd36
            DEBUG_PRINTF("Offline data authentication failed\r\n");
 8001632:	4812      	ldr	r0, [pc, #72]	@ (800167c <EMV_State_OfflineDataAuthentication+0xfc>)
 8001634:	f020 ff0e 	bl	8022454 <puts>
 8001638:	4b0c      	ldr	r3, [pc, #48]	@ (800166c <EMV_State_OfflineDataAuthentication+0xec>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	689b      	ldr	r3, [r3, #8]
 800163e:	4618      	mov	r0, r3
 8001640:	f020 fdc2 	bl	80221c8 <fflush>
            return EMV_ERROR_TRANSACTION_DECLINED;
 8001644:	2307      	movs	r3, #7
 8001646:	e009      	b.n	800165c <EMV_State_OfflineDataAuthentication+0xdc>

        default:
            DEBUG_PRINTF("Linux communication failed\r\n");
 8001648:	480d      	ldr	r0, [pc, #52]	@ (8001680 <EMV_State_OfflineDataAuthentication+0x100>)
 800164a:	f020 ff03 	bl	8022454 <puts>
 800164e:	4b07      	ldr	r3, [pc, #28]	@ (800166c <EMV_State_OfflineDataAuthentication+0xec>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	689b      	ldr	r3, [r3, #8]
 8001654:	4618      	mov	r0, r3
 8001656:	f020 fdb7 	bl	80221c8 <fflush>
            return EMV_ERROR_COMMUNICATION;
 800165a:	2306      	movs	r3, #6
    }
}
 800165c:	4618      	mov	r0, r3
 800165e:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	08024680 	.word	0x08024680
 800166c:	20000084 	.word	0x20000084
 8001670:	1a3f08ef 	.word	0x1a3f08ef
 8001674:	080246ac 	.word	0x080246ac
 8001678:	080246d0 	.word	0x080246d0
 800167c:	080246f8 	.word	0x080246f8
 8001680:	0802471c 	.word	0x0802471c

08001684 <EMV_State_ProcessingRestrictions>:

/**
 * State 5: Processing Restrictions
 */
EMV_Result_t EMV_State_ProcessingRestrictions(EMV_Payment_Context_t *context)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b084      	sub	sp, #16
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
    DEBUG_PRINTF("Checking Processing Restrictions...\r\n");
 800168c:	4820      	ldr	r0, [pc, #128]	@ (8001710 <EMV_State_ProcessingRestrictions+0x8c>)
 800168e:	f020 fee1 	bl	8022454 <puts>
 8001692:	4b20      	ldr	r3, [pc, #128]	@ (8001714 <EMV_State_ProcessingRestrictions+0x90>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	689b      	ldr	r3, [r3, #8]
 8001698:	4618      	mov	r0, r3
 800169a:	f020 fd95 	bl	80221c8 <fflush>

    /* Send transaction amount and restriction info to Linux for checking */
    Linux_Response_t response = EMV_FormatAndSendLinuxCommand(
 800169e:	6879      	ldr	r1, [r7, #4]
 80016a0:	2011      	movs	r0, #17
 80016a2:	f000 fad9 	bl	8001c58 <EMV_FormatAndSendLinuxCommand>
 80016a6:	4603      	mov	r3, r0
 80016a8:	73fb      	strb	r3, [r7, #15]
        LINUX_CMD_PROCESS_RESTRICTIONS, context);

    switch(response) {
 80016aa:	7bfb      	ldrb	r3, [r7, #15]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d002      	beq.n	80016b6 <EMV_State_ProcessingRestrictions+0x32>
 80016b0:	2b02      	cmp	r3, #2
 80016b2:	d00f      	beq.n	80016d4 <EMV_State_ProcessingRestrictions+0x50>
 80016b4:	e01d      	b.n	80016f2 <EMV_State_ProcessingRestrictions+0x6e>
        case LINUX_RESP_SUCCESS:
            context->restrictions_result = 1; /* Passed restriction check */
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	2201      	movs	r2, #1
 80016ba:	f883 2d37 	strb.w	r2, [r3, #3383]	@ 0xd37
            DEBUG_PRINTF("Processing restrictions check passed\r\n");
 80016be:	4816      	ldr	r0, [pc, #88]	@ (8001718 <EMV_State_ProcessingRestrictions+0x94>)
 80016c0:	f020 fec8 	bl	8022454 <puts>
 80016c4:	4b13      	ldr	r3, [pc, #76]	@ (8001714 <EMV_State_ProcessingRestrictions+0x90>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	689b      	ldr	r3, [r3, #8]
 80016ca:	4618      	mov	r0, r3
 80016cc:	f020 fd7c 	bl	80221c8 <fflush>
            return EMV_SUCCESS;
 80016d0:	2300      	movs	r3, #0
 80016d2:	e018      	b.n	8001706 <EMV_State_ProcessingRestrictions+0x82>

        case LINUX_RESP_DECLINED:
            context->restrictions_result = 0; /* Failed restriction check */
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	2200      	movs	r2, #0
 80016d8:	f883 2d37 	strb.w	r2, [r3, #3383]	@ 0xd37
            DEBUG_PRINTF("Processing restrictions check failed\r\n");
 80016dc:	480f      	ldr	r0, [pc, #60]	@ (800171c <EMV_State_ProcessingRestrictions+0x98>)
 80016de:	f020 feb9 	bl	8022454 <puts>
 80016e2:	4b0c      	ldr	r3, [pc, #48]	@ (8001714 <EMV_State_ProcessingRestrictions+0x90>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	689b      	ldr	r3, [r3, #8]
 80016e8:	4618      	mov	r0, r3
 80016ea:	f020 fd6d 	bl	80221c8 <fflush>
            return EMV_ERROR_TRANSACTION_DECLINED;
 80016ee:	2307      	movs	r3, #7
 80016f0:	e009      	b.n	8001706 <EMV_State_ProcessingRestrictions+0x82>

        default:
            DEBUG_PRINTF("Linux communication failed\r\n");
 80016f2:	480b      	ldr	r0, [pc, #44]	@ (8001720 <EMV_State_ProcessingRestrictions+0x9c>)
 80016f4:	f020 feae 	bl	8022454 <puts>
 80016f8:	4b06      	ldr	r3, [pc, #24]	@ (8001714 <EMV_State_ProcessingRestrictions+0x90>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	689b      	ldr	r3, [r3, #8]
 80016fe:	4618      	mov	r0, r3
 8001700:	f020 fd62 	bl	80221c8 <fflush>
            return EMV_ERROR_COMMUNICATION;
 8001704:	2306      	movs	r3, #6
    }
}
 8001706:	4618      	mov	r0, r3
 8001708:	3710      	adds	r7, #16
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	08024738 	.word	0x08024738
 8001714:	20000084 	.word	0x20000084
 8001718:	08024760 	.word	0x08024760
 800171c:	08024788 	.word	0x08024788
 8001720:	0802471c 	.word	0x0802471c

08001724 <EMV_State_CardholderVerification>:

/**
 * State 6: Cardholder Verification
 */
EMV_Result_t EMV_State_CardholderVerification(EMV_Payment_Context_t *context)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b082      	sub	sp, #8
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
    DEBUG_PRINTF("Executing Cardholder Verification...\r\n");
 800172c:	4811      	ldr	r0, [pc, #68]	@ (8001774 <EMV_State_CardholderVerification+0x50>)
 800172e:	f020 fe91 	bl	8022454 <puts>
 8001732:	4b11      	ldr	r3, [pc, #68]	@ (8001778 <EMV_State_CardholderVerification+0x54>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	689b      	ldr	r3, [r3, #8]
 8001738:	4618      	mov	r0, r3
 800173a:	f020 fd45 	bl	80221c8 <fflush>

    /* Simulate PIN input process */
    DEBUG_PRINTF("Please enter PIN...\r\n");
 800173e:	480f      	ldr	r0, [pc, #60]	@ (800177c <EMV_State_CardholderVerification+0x58>)
 8001740:	f020 fe88 	bl	8022454 <puts>
 8001744:	4b0c      	ldr	r3, [pc, #48]	@ (8001778 <EMV_State_CardholderVerification+0x54>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	689b      	ldr	r3, [r3, #8]
 800174a:	4618      	mov	r0, r3
 800174c:	f020 fd3c 	bl	80221c8 <fflush>

    /* In actual implementation, this would have PIN input interface */
    /* Simplified to automatic pass for now */
    context->cardholder_verification = 1;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	2201      	movs	r2, #1
 8001754:	f883 2d38 	strb.w	r2, [r3, #3384]	@ 0xd38

    DEBUG_PRINTF("Cardholder verification successful\r\n");
 8001758:	4809      	ldr	r0, [pc, #36]	@ (8001780 <EMV_State_CardholderVerification+0x5c>)
 800175a:	f020 fe7b 	bl	8022454 <puts>
 800175e:	4b06      	ldr	r3, [pc, #24]	@ (8001778 <EMV_State_CardholderVerification+0x54>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	689b      	ldr	r3, [r3, #8]
 8001764:	4618      	mov	r0, r3
 8001766:	f020 fd2f 	bl	80221c8 <fflush>
    return EMV_SUCCESS;
 800176a:	2300      	movs	r3, #0
}
 800176c:	4618      	mov	r0, r3
 800176e:	3708      	adds	r7, #8
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}
 8001774:	080247b0 	.word	0x080247b0
 8001778:	20000084 	.word	0x20000084
 800177c:	080247d8 	.word	0x080247d8
 8001780:	080247f0 	.word	0x080247f0

08001784 <EMV_State_TerminalRiskManagement>:

/**
 * State 7: Terminal Risk Management
 */
EMV_Result_t EMV_State_TerminalRiskManagement(EMV_Payment_Context_t *context)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b084      	sub	sp, #16
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
    DEBUG_PRINTF("Executing Terminal Risk Management...\r\n");
 800178c:	482d      	ldr	r0, [pc, #180]	@ (8001844 <EMV_State_TerminalRiskManagement+0xc0>)
 800178e:	f020 fe61 	bl	8022454 <puts>
 8001792:	4b2d      	ldr	r3, [pc, #180]	@ (8001848 <EMV_State_TerminalRiskManagement+0xc4>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	689b      	ldr	r3, [r3, #8]
 8001798:	4618      	mov	r0, r3
 800179a:	f020 fd15 	bl	80221c8 <fflush>

    /* Send transaction data to Linux for risk assessment */
    Linux_Response_t response = EMV_FormatAndSendLinuxCommand(
 800179e:	6879      	ldr	r1, [r7, #4]
 80017a0:	2012      	movs	r0, #18
 80017a2:	f000 fa59 	bl	8001c58 <EMV_FormatAndSendLinuxCommand>
 80017a6:	4603      	mov	r3, r0
 80017a8:	73fb      	strb	r3, [r7, #15]
        LINUX_CMD_TERMINAL_RISK_MGMT, context);

    switch(response) {
 80017aa:	7bfb      	ldrb	r3, [r7, #15]
 80017ac:	2b04      	cmp	r3, #4
 80017ae:	d83a      	bhi.n	8001826 <EMV_State_TerminalRiskManagement+0xa2>
 80017b0:	a201      	add	r2, pc, #4	@ (adr r2, 80017b8 <EMV_State_TerminalRiskManagement+0x34>)
 80017b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017b6:	bf00      	nop
 80017b8:	080017cd 	.word	0x080017cd
 80017bc:	08001827 	.word	0x08001827
 80017c0:	08001809 	.word	0x08001809
 80017c4:	080017eb 	.word	0x080017eb
 80017c8:	080017cd 	.word	0x080017cd
        case LINUX_RESP_SUCCESS:
        case LINUX_RESP_OFFLINE_APPROVED:
            context->risk_management_result = 1; /* Risk acceptable */
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	2201      	movs	r2, #1
 80017d0:	f883 2d39 	strb.w	r2, [r3, #3385]	@ 0xd39
            DEBUG_PRINTF("Terminal risk management passed\r\n");
 80017d4:	481d      	ldr	r0, [pc, #116]	@ (800184c <EMV_State_TerminalRiskManagement+0xc8>)
 80017d6:	f020 fe3d 	bl	8022454 <puts>
 80017da:	4b1b      	ldr	r3, [pc, #108]	@ (8001848 <EMV_State_TerminalRiskManagement+0xc4>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	689b      	ldr	r3, [r3, #8]
 80017e0:	4618      	mov	r0, r3
 80017e2:	f020 fcf1 	bl	80221c8 <fflush>
            return EMV_SUCCESS;
 80017e6:	2300      	movs	r3, #0
 80017e8:	e027      	b.n	800183a <EMV_State_TerminalRiskManagement+0xb6>

        case LINUX_RESP_ONLINE_REQUIRED:
            context->risk_management_result = 2; /* Online required */
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	2202      	movs	r2, #2
 80017ee:	f883 2d39 	strb.w	r2, [r3, #3385]	@ 0xd39
            DEBUG_PRINTF("Terminal risk management requires online processing\r\n");
 80017f2:	4817      	ldr	r0, [pc, #92]	@ (8001850 <EMV_State_TerminalRiskManagement+0xcc>)
 80017f4:	f020 fe2e 	bl	8022454 <puts>
 80017f8:	4b13      	ldr	r3, [pc, #76]	@ (8001848 <EMV_State_TerminalRiskManagement+0xc4>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	689b      	ldr	r3, [r3, #8]
 80017fe:	4618      	mov	r0, r3
 8001800:	f020 fce2 	bl	80221c8 <fflush>
            return EMV_SUCCESS;
 8001804:	2300      	movs	r3, #0
 8001806:	e018      	b.n	800183a <EMV_State_TerminalRiskManagement+0xb6>

        case LINUX_RESP_DECLINED:
            context->risk_management_result = 0; /* Risk too high */
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	2200      	movs	r2, #0
 800180c:	f883 2d39 	strb.w	r2, [r3, #3385]	@ 0xd39
            DEBUG_PRINTF("Terminal risk management declined transaction\r\n");
 8001810:	4810      	ldr	r0, [pc, #64]	@ (8001854 <EMV_State_TerminalRiskManagement+0xd0>)
 8001812:	f020 fe1f 	bl	8022454 <puts>
 8001816:	4b0c      	ldr	r3, [pc, #48]	@ (8001848 <EMV_State_TerminalRiskManagement+0xc4>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	689b      	ldr	r3, [r3, #8]
 800181c:	4618      	mov	r0, r3
 800181e:	f020 fcd3 	bl	80221c8 <fflush>
            return EMV_ERROR_TRANSACTION_DECLINED;
 8001822:	2307      	movs	r3, #7
 8001824:	e009      	b.n	800183a <EMV_State_TerminalRiskManagement+0xb6>

        default:
            DEBUG_PRINTF("Linux communication failed\r\n");
 8001826:	480c      	ldr	r0, [pc, #48]	@ (8001858 <EMV_State_TerminalRiskManagement+0xd4>)
 8001828:	f020 fe14 	bl	8022454 <puts>
 800182c:	4b06      	ldr	r3, [pc, #24]	@ (8001848 <EMV_State_TerminalRiskManagement+0xc4>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	689b      	ldr	r3, [r3, #8]
 8001832:	4618      	mov	r0, r3
 8001834:	f020 fcc8 	bl	80221c8 <fflush>
            return EMV_ERROR_COMMUNICATION;
 8001838:	2306      	movs	r3, #6
    }
}
 800183a:	4618      	mov	r0, r3
 800183c:	3710      	adds	r7, #16
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	08024814 	.word	0x08024814
 8001848:	20000084 	.word	0x20000084
 800184c:	0802483c 	.word	0x0802483c
 8001850:	08024860 	.word	0x08024860
 8001854:	08024898 	.word	0x08024898
 8001858:	0802471c 	.word	0x0802471c

0800185c <EMV_State_TerminalActionAnalysis>:

/**
 * State 8: Terminal Action Analysis
 */
EMV_Result_t EMV_State_TerminalActionAnalysis(EMV_Payment_Context_t *context)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b084      	sub	sp, #16
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
    DEBUG_PRINTF("Executing Terminal Action Analysis...\r\n");
 8001864:	482d      	ldr	r0, [pc, #180]	@ (800191c <EMV_State_TerminalActionAnalysis+0xc0>)
 8001866:	f020 fdf5 	bl	8022454 <puts>
 800186a:	4b2d      	ldr	r3, [pc, #180]	@ (8001920 <EMV_State_TerminalActionAnalysis+0xc4>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	689b      	ldr	r3, [r3, #8]
 8001870:	4618      	mov	r0, r3
 8001872:	f020 fca9 	bl	80221c8 <fflush>

    /* Send historical transaction data to Linux for behavior analysis */
    Linux_Response_t response = EMV_FormatAndSendLinuxCommand(
 8001876:	6879      	ldr	r1, [r7, #4]
 8001878:	2013      	movs	r0, #19
 800187a:	f000 f9ed 	bl	8001c58 <EMV_FormatAndSendLinuxCommand>
 800187e:	4603      	mov	r3, r0
 8001880:	73fb      	strb	r3, [r7, #15]
        LINUX_CMD_TERMINAL_ACTION_ANALYSIS, context);

    switch(response) {
 8001882:	7bfb      	ldrb	r3, [r7, #15]
 8001884:	2b04      	cmp	r3, #4
 8001886:	d83a      	bhi.n	80018fe <EMV_State_TerminalActionAnalysis+0xa2>
 8001888:	a201      	add	r2, pc, #4	@ (adr r2, 8001890 <EMV_State_TerminalActionAnalysis+0x34>)
 800188a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800188e:	bf00      	nop
 8001890:	080018a5 	.word	0x080018a5
 8001894:	080018ff 	.word	0x080018ff
 8001898:	080018e1 	.word	0x080018e1
 800189c:	080018c3 	.word	0x080018c3
 80018a0:	080018a5 	.word	0x080018a5
        case LINUX_RESP_SUCCESS:
        case LINUX_RESP_OFFLINE_APPROVED:
            context->terminal_action_result = 1; /* Behavior normal */
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	2201      	movs	r2, #1
 80018a8:	f883 2d3a 	strb.w	r2, [r3, #3386]	@ 0xd3a
            DEBUG_PRINTF("Terminal action analysis passed\r\n");
 80018ac:	481d      	ldr	r0, [pc, #116]	@ (8001924 <EMV_State_TerminalActionAnalysis+0xc8>)
 80018ae:	f020 fdd1 	bl	8022454 <puts>
 80018b2:	4b1b      	ldr	r3, [pc, #108]	@ (8001920 <EMV_State_TerminalActionAnalysis+0xc4>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	689b      	ldr	r3, [r3, #8]
 80018b8:	4618      	mov	r0, r3
 80018ba:	f020 fc85 	bl	80221c8 <fflush>
            return EMV_SUCCESS;
 80018be:	2300      	movs	r3, #0
 80018c0:	e027      	b.n	8001912 <EMV_State_TerminalActionAnalysis+0xb6>

        case LINUX_RESP_ONLINE_REQUIRED:
            context->terminal_action_result = 2; /* Online confirmation required */
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	2202      	movs	r2, #2
 80018c6:	f883 2d3a 	strb.w	r2, [r3, #3386]	@ 0xd3a
            DEBUG_PRINTF("Terminal action analysis requires online confirmation\r\n");
 80018ca:	4817      	ldr	r0, [pc, #92]	@ (8001928 <EMV_State_TerminalActionAnalysis+0xcc>)
 80018cc:	f020 fdc2 	bl	8022454 <puts>
 80018d0:	4b13      	ldr	r3, [pc, #76]	@ (8001920 <EMV_State_TerminalActionAnalysis+0xc4>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	689b      	ldr	r3, [r3, #8]
 80018d6:	4618      	mov	r0, r3
 80018d8:	f020 fc76 	bl	80221c8 <fflush>
            return EMV_SUCCESS;
 80018dc:	2300      	movs	r3, #0
 80018de:	e018      	b.n	8001912 <EMV_State_TerminalActionAnalysis+0xb6>

        case LINUX_RESP_DECLINED:
            context->terminal_action_result = 0; /* Abnormal behavior */
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	2200      	movs	r2, #0
 80018e4:	f883 2d3a 	strb.w	r2, [r3, #3386]	@ 0xd3a
            DEBUG_PRINTF("Terminal action analysis detected abnormal behavior\r\n");
 80018e8:	4810      	ldr	r0, [pc, #64]	@ (800192c <EMV_State_TerminalActionAnalysis+0xd0>)
 80018ea:	f020 fdb3 	bl	8022454 <puts>
 80018ee:	4b0c      	ldr	r3, [pc, #48]	@ (8001920 <EMV_State_TerminalActionAnalysis+0xc4>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	689b      	ldr	r3, [r3, #8]
 80018f4:	4618      	mov	r0, r3
 80018f6:	f020 fc67 	bl	80221c8 <fflush>
            return EMV_ERROR_TRANSACTION_DECLINED;
 80018fa:	2307      	movs	r3, #7
 80018fc:	e009      	b.n	8001912 <EMV_State_TerminalActionAnalysis+0xb6>

        default:
            DEBUG_PRINTF("Linux communication failed\r\n");
 80018fe:	480c      	ldr	r0, [pc, #48]	@ (8001930 <EMV_State_TerminalActionAnalysis+0xd4>)
 8001900:	f020 fda8 	bl	8022454 <puts>
 8001904:	4b06      	ldr	r3, [pc, #24]	@ (8001920 <EMV_State_TerminalActionAnalysis+0xc4>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	689b      	ldr	r3, [r3, #8]
 800190a:	4618      	mov	r0, r3
 800190c:	f020 fc5c 	bl	80221c8 <fflush>
            return EMV_ERROR_COMMUNICATION;
 8001910:	2306      	movs	r3, #6
    }
}
 8001912:	4618      	mov	r0, r3
 8001914:	3710      	adds	r7, #16
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	080248c8 	.word	0x080248c8
 8001920:	20000084 	.word	0x20000084
 8001924:	080248f0 	.word	0x080248f0
 8001928:	08024914 	.word	0x08024914
 800192c:	0802494c 	.word	0x0802494c
 8001930:	0802471c 	.word	0x0802471c

08001934 <EMV_State_OnlineDecision>:

/**
 * State 9: Online Transaction Decision
 */
EMV_Result_t EMV_State_OnlineDecision(EMV_Payment_Context_t *context)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b082      	sub	sp, #8
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
    DEBUG_PRINTF("Making Online Transaction Decision...\r\n");
 800193c:	4819      	ldr	r0, [pc, #100]	@ (80019a4 <EMV_State_OnlineDecision+0x70>)
 800193e:	f020 fd89 	bl	8022454 <puts>
 8001942:	4b19      	ldr	r3, [pc, #100]	@ (80019a8 <EMV_State_OnlineDecision+0x74>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	689b      	ldr	r3, [r3, #8]
 8001948:	4618      	mov	r0, r3
 800194a:	f020 fc3d 	bl	80221c8 <fflush>

    /* Decide whether online processing is needed based on previous analysis results */
    if(context->risk_management_result == 2 ||
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	f893 3d39 	ldrb.w	r3, [r3, #3385]	@ 0xd39
 8001954:	2b02      	cmp	r3, #2
 8001956:	d004      	beq.n	8001962 <EMV_State_OnlineDecision+0x2e>
       context->terminal_action_result == 2) {
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	f893 3d3a 	ldrb.w	r3, [r3, #3386]	@ 0xd3a
    if(context->risk_management_result == 2 ||
 800195e:	2b02      	cmp	r3, #2
 8001960:	d10d      	bne.n	800197e <EMV_State_OnlineDecision+0x4a>
        context->online_decision = 1; /* Online required */
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	2201      	movs	r2, #1
 8001966:	f883 2d3b 	strb.w	r2, [r3, #3387]	@ 0xd3b
        DEBUG_PRINTF("Decision result: Online processing required\r\n");
 800196a:	4810      	ldr	r0, [pc, #64]	@ (80019ac <EMV_State_OnlineDecision+0x78>)
 800196c:	f020 fd72 	bl	8022454 <puts>
 8001970:	4b0d      	ldr	r3, [pc, #52]	@ (80019a8 <EMV_State_OnlineDecision+0x74>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	689b      	ldr	r3, [r3, #8]
 8001976:	4618      	mov	r0, r3
 8001978:	f020 fc26 	bl	80221c8 <fflush>
 800197c:	e00c      	b.n	8001998 <EMV_State_OnlineDecision+0x64>
    } else {
        context->online_decision = 0; /* Can process offline */
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	2200      	movs	r2, #0
 8001982:	f883 2d3b 	strb.w	r2, [r3, #3387]	@ 0xd3b
        DEBUG_PRINTF("Decision result: Can process offline\r\n");
 8001986:	480a      	ldr	r0, [pc, #40]	@ (80019b0 <EMV_State_OnlineDecision+0x7c>)
 8001988:	f020 fd64 	bl	8022454 <puts>
 800198c:	4b06      	ldr	r3, [pc, #24]	@ (80019a8 <EMV_State_OnlineDecision+0x74>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	689b      	ldr	r3, [r3, #8]
 8001992:	4618      	mov	r0, r3
 8001994:	f020 fc18 	bl	80221c8 <fflush>
    }

    return EMV_SUCCESS;
 8001998:	2300      	movs	r3, #0
}
 800199a:	4618      	mov	r0, r3
 800199c:	3708      	adds	r7, #8
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	08024984 	.word	0x08024984
 80019a8:	20000084 	.word	0x20000084
 80019ac:	080249ac 	.word	0x080249ac
 80019b0:	080249dc 	.word	0x080249dc

080019b4 <EMV_State_OnlineProcessing>:

/**
 * State 10: Online Processing
 */
EMV_Result_t EMV_State_OnlineProcessing(EMV_Payment_Context_t *context)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b084      	sub	sp, #16
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
    DEBUG_PRINTF("Executing Online Processing...\r\n");
 80019bc:	481c      	ldr	r0, [pc, #112]	@ (8001a30 <EMV_State_OnlineProcessing+0x7c>)
 80019be:	f020 fd49 	bl	8022454 <puts>
 80019c2:	4b1c      	ldr	r3, [pc, #112]	@ (8001a34 <EMV_State_OnlineProcessing+0x80>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	689b      	ldr	r3, [r3, #8]
 80019c8:	4618      	mov	r0, r3
 80019ca:	f020 fbfd 	bl	80221c8 <fflush>

    /* Send transaction request to Linux for online authorization */
    Linux_Response_t response = EMV_FormatAndSendLinuxCommand(
 80019ce:	6879      	ldr	r1, [r7, #4]
 80019d0:	2014      	movs	r0, #20
 80019d2:	f000 f941 	bl	8001c58 <EMV_FormatAndSendLinuxCommand>
 80019d6:	4603      	mov	r3, r0
 80019d8:	73fb      	strb	r3, [r7, #15]
        LINUX_CMD_ONLINE_PROCESSING, context);

    switch(response) {
 80019da:	7bfb      	ldrb	r3, [r7, #15]
 80019dc:	2b01      	cmp	r3, #1
 80019de:	d002      	beq.n	80019e6 <EMV_State_OnlineProcessing+0x32>
 80019e0:	2b02      	cmp	r3, #2
 80019e2:	d00b      	beq.n	80019fc <EMV_State_OnlineProcessing+0x48>
 80019e4:	e015      	b.n	8001a12 <EMV_State_OnlineProcessing+0x5e>
        case LINUX_RESP_APPROVED:
            DEBUG_PRINTF("Online authorization successful\r\n");
 80019e6:	4814      	ldr	r0, [pc, #80]	@ (8001a38 <EMV_State_OnlineProcessing+0x84>)
 80019e8:	f020 fd34 	bl	8022454 <puts>
 80019ec:	4b11      	ldr	r3, [pc, #68]	@ (8001a34 <EMV_State_OnlineProcessing+0x80>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	689b      	ldr	r3, [r3, #8]
 80019f2:	4618      	mov	r0, r3
 80019f4:	f020 fbe8 	bl	80221c8 <fflush>
            return EMV_SUCCESS;
 80019f8:	2300      	movs	r3, #0
 80019fa:	e014      	b.n	8001a26 <EMV_State_OnlineProcessing+0x72>

        case LINUX_RESP_DECLINED:
            DEBUG_PRINTF("Online authorization declined\r\n");
 80019fc:	480f      	ldr	r0, [pc, #60]	@ (8001a3c <EMV_State_OnlineProcessing+0x88>)
 80019fe:	f020 fd29 	bl	8022454 <puts>
 8001a02:	4b0c      	ldr	r3, [pc, #48]	@ (8001a34 <EMV_State_OnlineProcessing+0x80>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	689b      	ldr	r3, [r3, #8]
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f020 fbdd 	bl	80221c8 <fflush>
            return EMV_ERROR_TRANSACTION_DECLINED;
 8001a0e:	2307      	movs	r3, #7
 8001a10:	e009      	b.n	8001a26 <EMV_State_OnlineProcessing+0x72>

        default:
            DEBUG_PRINTF("Online processing failed\r\n");
 8001a12:	480b      	ldr	r0, [pc, #44]	@ (8001a40 <EMV_State_OnlineProcessing+0x8c>)
 8001a14:	f020 fd1e 	bl	8022454 <puts>
 8001a18:	4b06      	ldr	r3, [pc, #24]	@ (8001a34 <EMV_State_OnlineProcessing+0x80>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	689b      	ldr	r3, [r3, #8]
 8001a1e:	4618      	mov	r0, r3
 8001a20:	f020 fbd2 	bl	80221c8 <fflush>
            return EMV_ERROR_ONLINE_AUTH;
 8001a24:	2308      	movs	r3, #8
    }
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	3710      	adds	r7, #16
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	08024a04 	.word	0x08024a04
 8001a34:	20000084 	.word	0x20000084
 8001a38:	08024a24 	.word	0x08024a24
 8001a3c:	08024a48 	.word	0x08024a48
 8001a40:	08024a68 	.word	0x08024a68

08001a44 <EMV_State_IssuerAuthentication>:

/**
 * State 11: Issuer Authentication
 */
EMV_Result_t EMV_State_IssuerAuthentication(EMV_Payment_Context_t *context)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b084      	sub	sp, #16
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
    DEBUG_PRINTF("Executing Issuer Authentication...\r\n");
 8001a4c:	481c      	ldr	r0, [pc, #112]	@ (8001ac0 <EMV_State_IssuerAuthentication+0x7c>)
 8001a4e:	f020 fd01 	bl	8022454 <puts>
 8001a52:	4b1c      	ldr	r3, [pc, #112]	@ (8001ac4 <EMV_State_IssuerAuthentication+0x80>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	689b      	ldr	r3, [r3, #8]
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f020 fbb5 	bl	80221c8 <fflush>

    /* Send ARPC for issuer authentication */
    Linux_Response_t response = EMV_FormatAndSendLinuxCommand(
 8001a5e:	6879      	ldr	r1, [r7, #4]
 8001a60:	2015      	movs	r0, #21
 8001a62:	f000 f8f9 	bl	8001c58 <EMV_FormatAndSendLinuxCommand>
 8001a66:	4603      	mov	r3, r0
 8001a68:	73fb      	strb	r3, [r7, #15]
        LINUX_CMD_ISSUER_AUTH, context);

    switch(response) {
 8001a6a:	7bfb      	ldrb	r3, [r7, #15]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d002      	beq.n	8001a76 <EMV_State_IssuerAuthentication+0x32>
 8001a70:	2b02      	cmp	r3, #2
 8001a72:	d00b      	beq.n	8001a8c <EMV_State_IssuerAuthentication+0x48>
 8001a74:	e015      	b.n	8001aa2 <EMV_State_IssuerAuthentication+0x5e>
        case LINUX_RESP_SUCCESS:
            DEBUG_PRINTF("Issuer authentication successful\r\n");
 8001a76:	4814      	ldr	r0, [pc, #80]	@ (8001ac8 <EMV_State_IssuerAuthentication+0x84>)
 8001a78:	f020 fcec 	bl	8022454 <puts>
 8001a7c:	4b11      	ldr	r3, [pc, #68]	@ (8001ac4 <EMV_State_IssuerAuthentication+0x80>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	689b      	ldr	r3, [r3, #8]
 8001a82:	4618      	mov	r0, r3
 8001a84:	f020 fba0 	bl	80221c8 <fflush>
            return EMV_SUCCESS;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	e014      	b.n	8001ab6 <EMV_State_IssuerAuthentication+0x72>

        case LINUX_RESP_DECLINED:
            DEBUG_PRINTF("Issuer authentication failed\r\n");
 8001a8c:	480f      	ldr	r0, [pc, #60]	@ (8001acc <EMV_State_IssuerAuthentication+0x88>)
 8001a8e:	f020 fce1 	bl	8022454 <puts>
 8001a92:	4b0c      	ldr	r3, [pc, #48]	@ (8001ac4 <EMV_State_IssuerAuthentication+0x80>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	689b      	ldr	r3, [r3, #8]
 8001a98:	4618      	mov	r0, r3
 8001a9a:	f020 fb95 	bl	80221c8 <fflush>
            return EMV_ERROR_TRANSACTION_DECLINED;
 8001a9e:	2307      	movs	r3, #7
 8001aa0:	e009      	b.n	8001ab6 <EMV_State_IssuerAuthentication+0x72>

        default:
            DEBUG_PRINTF("Issuer authentication communication failed\r\n");
 8001aa2:	480b      	ldr	r0, [pc, #44]	@ (8001ad0 <EMV_State_IssuerAuthentication+0x8c>)
 8001aa4:	f020 fcd6 	bl	8022454 <puts>
 8001aa8:	4b06      	ldr	r3, [pc, #24]	@ (8001ac4 <EMV_State_IssuerAuthentication+0x80>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	689b      	ldr	r3, [r3, #8]
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f020 fb8a 	bl	80221c8 <fflush>
            return EMV_ERROR_COMMUNICATION;
 8001ab4:	2306      	movs	r3, #6
    }
}
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	3710      	adds	r7, #16
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	08024a84 	.word	0x08024a84
 8001ac4:	20000084 	.word	0x20000084
 8001ac8:	08024aa8 	.word	0x08024aa8
 8001acc:	08024acc 	.word	0x08024acc
 8001ad0:	08024aec 	.word	0x08024aec

08001ad4 <EMV_State_Completion>:

/**
 * State 12: Completion Processing
 */
EMV_Result_t EMV_State_Completion(EMV_Payment_Context_t *context)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b086      	sub	sp, #24
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
    DEBUG_PRINTF("Executing Completion Processing...\r\n");
 8001adc:	4829      	ldr	r0, [pc, #164]	@ (8001b84 <EMV_State_Completion+0xb0>)
 8001ade:	f020 fcb9 	bl	8022454 <puts>
 8001ae2:	4b29      	ldr	r3, [pc, #164]	@ (8001b88 <EMV_State_Completion+0xb4>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	689b      	ldr	r3, [r3, #8]
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f020 fb6d 	bl	80221c8 <fflush>

    /* Generate Transaction Certificate (TC) */
    DEBUG_PRINTF("Generating Transaction Certificate (TC)...\r\n");
 8001aee:	4827      	ldr	r0, [pc, #156]	@ (8001b8c <EMV_State_Completion+0xb8>)
 8001af0:	f020 fcb0 	bl	8022454 <puts>
 8001af4:	4b24      	ldr	r3, [pc, #144]	@ (8001b88 <EMV_State_Completion+0xb4>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	689b      	ldr	r3, [r3, #8]
 8001afa:	4618      	mov	r0, r3
 8001afc:	f020 fb64 	bl	80221c8 <fflush>

    /* This should generate TC according to EMV specification */
    /* Simplified implementation */
    uint8_t tc[] = {0x9F, 0x26, 0x08, 0x12, 0x34, 0x56, 0x78, 0x9A, 0xBC, 0xDE, 0xF0};
 8001b00:	4a23      	ldr	r2, [pc, #140]	@ (8001b90 <EMV_State_Completion+0xbc>)
 8001b02:	f107 0308 	add.w	r3, r7, #8
 8001b06:	ca07      	ldmia	r2, {r0, r1, r2}
 8001b08:	c303      	stmia	r3!, {r0, r1}
 8001b0a:	801a      	strh	r2, [r3, #0]
 8001b0c:	3302      	adds	r3, #2
 8001b0e:	0c12      	lsrs	r2, r2, #16
 8001b10:	701a      	strb	r2, [r3, #0]

    DEBUG_PRINTF("Transaction certificate generation completed\r\n");
 8001b12:	4820      	ldr	r0, [pc, #128]	@ (8001b94 <EMV_State_Completion+0xc0>)
 8001b14:	f020 fc9e 	bl	8022454 <puts>
 8001b18:	4b1b      	ldr	r3, [pc, #108]	@ (8001b88 <EMV_State_Completion+0xb4>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	689b      	ldr	r3, [r3, #8]
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f020 fb52 	bl	80221c8 <fflush>
    DEBUG_PRINTF("TC: ");
 8001b24:	481c      	ldr	r0, [pc, #112]	@ (8001b98 <EMV_State_Completion+0xc4>)
 8001b26:	f020 fc25 	bl	8022374 <iprintf>
 8001b2a:	4b17      	ldr	r3, [pc, #92]	@ (8001b88 <EMV_State_Completion+0xb4>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	689b      	ldr	r3, [r3, #8]
 8001b30:	4618      	mov	r0, r3
 8001b32:	f020 fb49 	bl	80221c8 <fflush>
    for(int i = 0; i < sizeof(tc); i++) {
 8001b36:	2300      	movs	r3, #0
 8001b38:	617b      	str	r3, [r7, #20]
 8001b3a:	e011      	b.n	8001b60 <EMV_State_Completion+0x8c>
        DEBUG_PRINTF("%02X ", tc[i]);
 8001b3c:	f107 0208 	add.w	r2, r7, #8
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	4413      	add	r3, r2
 8001b44:	781b      	ldrb	r3, [r3, #0]
 8001b46:	4619      	mov	r1, r3
 8001b48:	4814      	ldr	r0, [pc, #80]	@ (8001b9c <EMV_State_Completion+0xc8>)
 8001b4a:	f020 fc13 	bl	8022374 <iprintf>
 8001b4e:	4b0e      	ldr	r3, [pc, #56]	@ (8001b88 <EMV_State_Completion+0xb4>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	689b      	ldr	r3, [r3, #8]
 8001b54:	4618      	mov	r0, r3
 8001b56:	f020 fb37 	bl	80221c8 <fflush>
    for(int i = 0; i < sizeof(tc); i++) {
 8001b5a:	697b      	ldr	r3, [r7, #20]
 8001b5c:	3301      	adds	r3, #1
 8001b5e:	617b      	str	r3, [r7, #20]
 8001b60:	697b      	ldr	r3, [r7, #20]
 8001b62:	2b0a      	cmp	r3, #10
 8001b64:	d9ea      	bls.n	8001b3c <EMV_State_Completion+0x68>
    }
    DEBUG_PRINTF("\r\n");
 8001b66:	480e      	ldr	r0, [pc, #56]	@ (8001ba0 <EMV_State_Completion+0xcc>)
 8001b68:	f020 fc74 	bl	8022454 <puts>
 8001b6c:	4b06      	ldr	r3, [pc, #24]	@ (8001b88 <EMV_State_Completion+0xb4>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	689b      	ldr	r3, [r3, #8]
 8001b72:	4618      	mov	r0, r3
 8001b74:	f020 fb28 	bl	80221c8 <fflush>

    return EMV_SUCCESS;
 8001b78:	2300      	movs	r3, #0
}
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	3718      	adds	r7, #24
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	bf00      	nop
 8001b84:	08024b18 	.word	0x08024b18
 8001b88:	20000084 	.word	0x20000084
 8001b8c:	08024b3c 	.word	0x08024b3c
 8001b90:	08024bac 	.word	0x08024bac
 8001b94:	08024b68 	.word	0x08024b68
 8001b98:	08024b98 	.word	0x08024b98
 8001b9c:	08024ba0 	.word	0x08024ba0
 8001ba0:	08024ba8 	.word	0x08024ba8

08001ba4 <EMV_State_ScriptProcessing>:

/**
 * State 13: Issuer Script Processing
 */
EMV_Result_t EMV_State_ScriptProcessing(EMV_Payment_Context_t *context)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b084      	sub	sp, #16
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
    DEBUG_PRINTF("Processing Issuer Scripts...\r\n");
 8001bac:	4824      	ldr	r0, [pc, #144]	@ (8001c40 <EMV_State_ScriptProcessing+0x9c>)
 8001bae:	f020 fc51 	bl	8022454 <puts>
 8001bb2:	4b24      	ldr	r3, [pc, #144]	@ (8001c44 <EMV_State_ScriptProcessing+0xa0>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	689b      	ldr	r3, [r3, #8]
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f020 fb05 	bl	80221c8 <fflush>

    /* Check if there are issuer scripts to execute */
    if(context->script_len > 0) {
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001bc4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d02b      	beq.n	8001c22 <EMV_State_ScriptProcessing+0x7e>
        DEBUG_PRINTF("Executing issuer scripts (%d bytes)...\r\n", context->script_len);
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001bd0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001bd2:	4619      	mov	r1, r3
 8001bd4:	481c      	ldr	r0, [pc, #112]	@ (8001c48 <EMV_State_ScriptProcessing+0xa4>)
 8001bd6:	f020 fbcd 	bl	8022374 <iprintf>
 8001bda:	4b1a      	ldr	r3, [pc, #104]	@ (8001c44 <EMV_State_ScriptProcessing+0xa0>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	689b      	ldr	r3, [r3, #8]
 8001be0:	4618      	mov	r0, r3
 8001be2:	f020 faf1 	bl	80221c8 <fflush>

        /* Send scripts to Linux for processing */
        Linux_Response_t response = EMV_FormatAndSendLinuxCommand(
 8001be6:	6879      	ldr	r1, [r7, #4]
 8001be8:	2016      	movs	r0, #22
 8001bea:	f000 f835 	bl	8001c58 <EMV_FormatAndSendLinuxCommand>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	73fb      	strb	r3, [r7, #15]
            LINUX_CMD_SCRIPT_PROCESSING, context);

        if(response != LINUX_RESP_SUCCESS) {
 8001bf2:	7bfb      	ldrb	r3, [r7, #15]
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d00a      	beq.n	8001c0e <EMV_State_ScriptProcessing+0x6a>
            DEBUG_PRINTF("Script execution failed\r\n");
 8001bf8:	4814      	ldr	r0, [pc, #80]	@ (8001c4c <EMV_State_ScriptProcessing+0xa8>)
 8001bfa:	f020 fc2b 	bl	8022454 <puts>
 8001bfe:	4b11      	ldr	r3, [pc, #68]	@ (8001c44 <EMV_State_ScriptProcessing+0xa0>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	689b      	ldr	r3, [r3, #8]
 8001c04:	4618      	mov	r0, r3
 8001c06:	f020 fadf 	bl	80221c8 <fflush>
            return EMV_ERROR_COMMUNICATION;
 8001c0a:	2306      	movs	r3, #6
 8001c0c:	e013      	b.n	8001c36 <EMV_State_ScriptProcessing+0x92>
        }

        DEBUG_PRINTF("Issuer script execution completed\r\n");
 8001c0e:	4810      	ldr	r0, [pc, #64]	@ (8001c50 <EMV_State_ScriptProcessing+0xac>)
 8001c10:	f020 fc20 	bl	8022454 <puts>
 8001c14:	4b0b      	ldr	r3, [pc, #44]	@ (8001c44 <EMV_State_ScriptProcessing+0xa0>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	689b      	ldr	r3, [r3, #8]
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	f020 fad4 	bl	80221c8 <fflush>
 8001c20:	e008      	b.n	8001c34 <EMV_State_ScriptProcessing+0x90>
    } else {
        DEBUG_PRINTF("No issuer scripts to process\r\n");
 8001c22:	480c      	ldr	r0, [pc, #48]	@ (8001c54 <EMV_State_ScriptProcessing+0xb0>)
 8001c24:	f020 fc16 	bl	8022454 <puts>
 8001c28:	4b06      	ldr	r3, [pc, #24]	@ (8001c44 <EMV_State_ScriptProcessing+0xa0>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	689b      	ldr	r3, [r3, #8]
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f020 faca 	bl	80221c8 <fflush>
    }

    return EMV_SUCCESS;
 8001c34:	2300      	movs	r3, #0
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	3710      	adds	r7, #16
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	08024bb8 	.word	0x08024bb8
 8001c44:	20000084 	.word	0x20000084
 8001c48:	08024bd8 	.word	0x08024bd8
 8001c4c:	08024c04 	.word	0x08024c04
 8001c50:	08024c20 	.word	0x08024c20
 8001c54:	08024c44 	.word	0x08024c44

08001c58 <EMV_FormatAndSendLinuxCommand>:

/**
 * Format and send Linux command (SIMULATION MODE)
 */
Linux_Response_t EMV_FormatAndSendLinuxCommand(Linux_Command_t cmd, EMV_Payment_Context_t *context)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b082      	sub	sp, #8
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	4603      	mov	r3, r0
 8001c60:	6039      	str	r1, [r7, #0]
 8001c62:	71fb      	strb	r3, [r7, #7]
    DEBUG_PRINTF("\r\n=== LINUX INTERFACE REQUEST ===\r\n");
 8001c64:	4891      	ldr	r0, [pc, #580]	@ (8001eac <EMV_FormatAndSendLinuxCommand+0x254>)
 8001c66:	f020 fbf5 	bl	8022454 <puts>
 8001c6a:	4b91      	ldr	r3, [pc, #580]	@ (8001eb0 <EMV_FormatAndSendLinuxCommand+0x258>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	689b      	ldr	r3, [r3, #8]
 8001c70:	4618      	mov	r0, r3
 8001c72:	f020 faa9 	bl	80221c8 <fflush>

    switch(cmd) {
 8001c76:	79fb      	ldrb	r3, [r7, #7]
 8001c78:	3b10      	subs	r3, #16
 8001c7a:	2b06      	cmp	r3, #6
 8001c7c:	f200 8178 	bhi.w	8001f70 <EMV_FormatAndSendLinuxCommand+0x318>
 8001c80:	a201      	add	r2, pc, #4	@ (adr r2, 8001c88 <EMV_FormatAndSendLinuxCommand+0x30>)
 8001c82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c86:	bf00      	nop
 8001c88:	08001ca5 	.word	0x08001ca5
 8001c8c:	08001cfb 	.word	0x08001cfb
 8001c90:	08001d73 	.word	0x08001d73
 8001c94:	08001dc1 	.word	0x08001dc1
 8001c98:	08001e0f 	.word	0x08001e0f
 8001c9c:	08001e5d 	.word	0x08001e5d
 8001ca0:	08001f19 	.word	0x08001f19
        case LINUX_CMD_OFFLINE_DATA_AUTH:
            DEBUG_PRINTF("Command: 0x%02X - Offline Data Authentication\r\n", cmd);
 8001ca4:	79fb      	ldrb	r3, [r7, #7]
 8001ca6:	4619      	mov	r1, r3
 8001ca8:	4882      	ldr	r0, [pc, #520]	@ (8001eb4 <EMV_FormatAndSendLinuxCommand+0x25c>)
 8001caa:	f020 fb63 	bl	8022374 <iprintf>
 8001cae:	4b80      	ldr	r3, [pc, #512]	@ (8001eb0 <EMV_FormatAndSendLinuxCommand+0x258>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	689b      	ldr	r3, [r3, #8]
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	f020 fa87 	bl	80221c8 <fflush>
            DEBUG_PRINTF("Data: Application Select Response (%d bytes)\r\n", context->card_data.app_select_len);
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	f8b3 3210 	ldrh.w	r3, [r3, #528]	@ 0x210
 8001cc0:	4619      	mov	r1, r3
 8001cc2:	487d      	ldr	r0, [pc, #500]	@ (8001eb8 <EMV_FormatAndSendLinuxCommand+0x260>)
 8001cc4:	f020 fb56 	bl	8022374 <iprintf>
 8001cc8:	4b79      	ldr	r3, [pc, #484]	@ (8001eb0 <EMV_FormatAndSendLinuxCommand+0x258>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	689b      	ldr	r3, [r3, #8]
 8001cce:	4618      	mov	r0, r3
 8001cd0:	f020 fa7a 	bl	80221c8 <fflush>
            DEBUG_PRINTF("Expected: Verify certificates and signatures\r\n");
 8001cd4:	4879      	ldr	r0, [pc, #484]	@ (8001ebc <EMV_FormatAndSendLinuxCommand+0x264>)
 8001cd6:	f020 fbbd 	bl	8022454 <puts>
 8001cda:	4b75      	ldr	r3, [pc, #468]	@ (8001eb0 <EMV_FormatAndSendLinuxCommand+0x258>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	689b      	ldr	r3, [r3, #8]
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f020 fa71 	bl	80221c8 <fflush>
            DEBUG_PRINTF("Action: Extract cert -> Verify chain -> Validate signatures\r\n");
 8001ce6:	4876      	ldr	r0, [pc, #472]	@ (8001ec0 <EMV_FormatAndSendLinuxCommand+0x268>)
 8001ce8:	f020 fbb4 	bl	8022454 <puts>
 8001cec:	4b70      	ldr	r3, [pc, #448]	@ (8001eb0 <EMV_FormatAndSendLinuxCommand+0x258>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	689b      	ldr	r3, [r3, #8]
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f020 fa68 	bl	80221c8 <fflush>
            break;
 8001cf8:	e13a      	b.n	8001f70 <EMV_FormatAndSendLinuxCommand+0x318>

        case LINUX_CMD_PROCESS_RESTRICTIONS:
            DEBUG_PRINTF("Command: 0x%02X - Processing Restrictions Check\r\n", cmd);
 8001cfa:	79fb      	ldrb	r3, [r7, #7]
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	4871      	ldr	r0, [pc, #452]	@ (8001ec4 <EMV_FormatAndSendLinuxCommand+0x26c>)
 8001d00:	f020 fb38 	bl	8022374 <iprintf>
 8001d04:	4b6a      	ldr	r3, [pc, #424]	@ (8001eb0 <EMV_FormatAndSendLinuxCommand+0x258>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	689b      	ldr	r3, [r3, #8]
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f020 fa5c 	bl	80221c8 <fflush>
            DEBUG_PRINTF("Data: Amount=%lu.%02lu, Currency=0x%04X\r\n",
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	f8d3 3d2c 	ldr.w	r3, [r3, #3372]	@ 0xd2c
 8001d16:	4a6c      	ldr	r2, [pc, #432]	@ (8001ec8 <EMV_FormatAndSendLinuxCommand+0x270>)
 8001d18:	fba2 2303 	umull	r2, r3, r2, r3
 8001d1c:	0959      	lsrs	r1, r3, #5
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	f8d3 3d2c 	ldr.w	r3, [r3, #3372]	@ 0xd2c
 8001d24:	4a68      	ldr	r2, [pc, #416]	@ (8001ec8 <EMV_FormatAndSendLinuxCommand+0x270>)
 8001d26:	fba2 0203 	umull	r0, r2, r2, r3
 8001d2a:	0952      	lsrs	r2, r2, #5
 8001d2c:	2064      	movs	r0, #100	@ 0x64
 8001d2e:	fb00 f202 	mul.w	r2, r0, r2
 8001d32:	1a9a      	subs	r2, r3, r2
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	f8b3 3d30 	ldrh.w	r3, [r3, #3376]	@ 0xd30
 8001d3a:	4864      	ldr	r0, [pc, #400]	@ (8001ecc <EMV_FormatAndSendLinuxCommand+0x274>)
 8001d3c:	f020 fb1a 	bl	8022374 <iprintf>
 8001d40:	4b5b      	ldr	r3, [pc, #364]	@ (8001eb0 <EMV_FormatAndSendLinuxCommand+0x258>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	689b      	ldr	r3, [r3, #8]
 8001d46:	4618      	mov	r0, r3
 8001d48:	f020 fa3e 	bl	80221c8 <fflush>
                        context->card_data.amount/100, context->card_data.amount%100, context->card_data.currency_code);
            DEBUG_PRINTF("Expected: Check amount and usage limits\r\n");
 8001d4c:	4860      	ldr	r0, [pc, #384]	@ (8001ed0 <EMV_FormatAndSendLinuxCommand+0x278>)
 8001d4e:	f020 fb81 	bl	8022454 <puts>
 8001d52:	4b57      	ldr	r3, [pc, #348]	@ (8001eb0 <EMV_FormatAndSendLinuxCommand+0x258>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	689b      	ldr	r3, [r3, #8]
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f020 fa35 	bl	80221c8 <fflush>
            DEBUG_PRINTF("Action: Verify limits -> Check restrictions -> Validate usage\r\n");
 8001d5e:	485d      	ldr	r0, [pc, #372]	@ (8001ed4 <EMV_FormatAndSendLinuxCommand+0x27c>)
 8001d60:	f020 fb78 	bl	8022454 <puts>
 8001d64:	4b52      	ldr	r3, [pc, #328]	@ (8001eb0 <EMV_FormatAndSendLinuxCommand+0x258>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	689b      	ldr	r3, [r3, #8]
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f020 fa2c 	bl	80221c8 <fflush>
            break;
 8001d70:	e0fe      	b.n	8001f70 <EMV_FormatAndSendLinuxCommand+0x318>

        case LINUX_CMD_TERMINAL_RISK_MGMT:
            DEBUG_PRINTF("Command: 0x%02X - Terminal Risk Management\r\n", cmd);
 8001d72:	79fb      	ldrb	r3, [r7, #7]
 8001d74:	4619      	mov	r1, r3
 8001d76:	4858      	ldr	r0, [pc, #352]	@ (8001ed8 <EMV_FormatAndSendLinuxCommand+0x280>)
 8001d78:	f020 fafc 	bl	8022374 <iprintf>
 8001d7c:	4b4c      	ldr	r3, [pc, #304]	@ (8001eb0 <EMV_FormatAndSendLinuxCommand+0x258>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	689b      	ldr	r3, [r3, #8]
 8001d82:	4618      	mov	r0, r3
 8001d84:	f020 fa20 	bl	80221c8 <fflush>
            DEBUG_PRINTF("Data: Card UID, Transaction data, Records\r\n");
 8001d88:	4854      	ldr	r0, [pc, #336]	@ (8001edc <EMV_FormatAndSendLinuxCommand+0x284>)
 8001d8a:	f020 fb63 	bl	8022454 <puts>
 8001d8e:	4b48      	ldr	r3, [pc, #288]	@ (8001eb0 <EMV_FormatAndSendLinuxCommand+0x258>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	689b      	ldr	r3, [r3, #8]
 8001d94:	4618      	mov	r0, r3
 8001d96:	f020 fa17 	bl	80221c8 <fflush>
            DEBUG_PRINTF("Expected: Analyze transaction risk factors\r\n");
 8001d9a:	4851      	ldr	r0, [pc, #324]	@ (8001ee0 <EMV_FormatAndSendLinuxCommand+0x288>)
 8001d9c:	f020 fb5a 	bl	8022454 <puts>
 8001da0:	4b43      	ldr	r3, [pc, #268]	@ (8001eb0 <EMV_FormatAndSendLinuxCommand+0x258>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	689b      	ldr	r3, [r3, #8]
 8001da6:	4618      	mov	r0, r3
 8001da8:	f020 fa0e 	bl	80221c8 <fflush>
            DEBUG_PRINTF("Action: Risk scoring -> Blacklist check -> Pattern analysis\r\n");
 8001dac:	484d      	ldr	r0, [pc, #308]	@ (8001ee4 <EMV_FormatAndSendLinuxCommand+0x28c>)
 8001dae:	f020 fb51 	bl	8022454 <puts>
 8001db2:	4b3f      	ldr	r3, [pc, #252]	@ (8001eb0 <EMV_FormatAndSendLinuxCommand+0x258>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	689b      	ldr	r3, [r3, #8]
 8001db8:	4618      	mov	r0, r3
 8001dba:	f020 fa05 	bl	80221c8 <fflush>
            break;
 8001dbe:	e0d7      	b.n	8001f70 <EMV_FormatAndSendLinuxCommand+0x318>

        case LINUX_CMD_TERMINAL_ACTION_ANALYSIS:
            DEBUG_PRINTF("Command: 0x%02X - Terminal Action Analysis\r\n", cmd);
 8001dc0:	79fb      	ldrb	r3, [r7, #7]
 8001dc2:	4619      	mov	r1, r3
 8001dc4:	4848      	ldr	r0, [pc, #288]	@ (8001ee8 <EMV_FormatAndSendLinuxCommand+0x290>)
 8001dc6:	f020 fad5 	bl	8022374 <iprintf>
 8001dca:	4b39      	ldr	r3, [pc, #228]	@ (8001eb0 <EMV_FormatAndSendLinuxCommand+0x258>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	689b      	ldr	r3, [r3, #8]
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f020 f9f9 	bl	80221c8 <fflush>
            DEBUG_PRINTF("Data: Historical transaction patterns\r\n");
 8001dd6:	4845      	ldr	r0, [pc, #276]	@ (8001eec <EMV_FormatAndSendLinuxCommand+0x294>)
 8001dd8:	f020 fb3c 	bl	8022454 <puts>
 8001ddc:	4b34      	ldr	r3, [pc, #208]	@ (8001eb0 <EMV_FormatAndSendLinuxCommand+0x258>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	689b      	ldr	r3, [r3, #8]
 8001de2:	4618      	mov	r0, r3
 8001de4:	f020 f9f0 	bl	80221c8 <fflush>
            DEBUG_PRINTF("Expected: Analyze cardholder behavior\r\n");
 8001de8:	4841      	ldr	r0, [pc, #260]	@ (8001ef0 <EMV_FormatAndSendLinuxCommand+0x298>)
 8001dea:	f020 fb33 	bl	8022454 <puts>
 8001dee:	4b30      	ldr	r3, [pc, #192]	@ (8001eb0 <EMV_FormatAndSendLinuxCommand+0x258>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	689b      	ldr	r3, [r3, #8]
 8001df4:	4618      	mov	r0, r3
 8001df6:	f020 f9e7 	bl	80221c8 <fflush>
            DEBUG_PRINTF("Action: Behavior analysis -> Anomaly detection -> ML scoring\r\n");
 8001dfa:	483e      	ldr	r0, [pc, #248]	@ (8001ef4 <EMV_FormatAndSendLinuxCommand+0x29c>)
 8001dfc:	f020 fb2a 	bl	8022454 <puts>
 8001e00:	4b2b      	ldr	r3, [pc, #172]	@ (8001eb0 <EMV_FormatAndSendLinuxCommand+0x258>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	689b      	ldr	r3, [r3, #8]
 8001e06:	4618      	mov	r0, r3
 8001e08:	f020 f9de 	bl	80221c8 <fflush>
            break;
 8001e0c:	e0b0      	b.n	8001f70 <EMV_FormatAndSendLinuxCommand+0x318>

        case LINUX_CMD_ONLINE_PROCESSING:
            DEBUG_PRINTF("Command: 0x%02X - Online Processing\r\n", cmd);
 8001e0e:	79fb      	ldrb	r3, [r7, #7]
 8001e10:	4619      	mov	r1, r3
 8001e12:	4839      	ldr	r0, [pc, #228]	@ (8001ef8 <EMV_FormatAndSendLinuxCommand+0x2a0>)
 8001e14:	f020 faae 	bl	8022374 <iprintf>
 8001e18:	4b25      	ldr	r3, [pc, #148]	@ (8001eb0 <EMV_FormatAndSendLinuxCommand+0x258>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	689b      	ldr	r3, [r3, #8]
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f020 f9d2 	bl	80221c8 <fflush>
            DEBUG_PRINTF("Data: Card UID, Authorization request\r\n");
 8001e24:	4835      	ldr	r0, [pc, #212]	@ (8001efc <EMV_FormatAndSendLinuxCommand+0x2a4>)
 8001e26:	f020 fb15 	bl	8022454 <puts>
 8001e2a:	4b21      	ldr	r3, [pc, #132]	@ (8001eb0 <EMV_FormatAndSendLinuxCommand+0x258>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	689b      	ldr	r3, [r3, #8]
 8001e30:	4618      	mov	r0, r3
 8001e32:	f020 f9c9 	bl	80221c8 <fflush>
            DEBUG_PRINTF("Expected: Communicate with issuing bank\r\n");
 8001e36:	4832      	ldr	r0, [pc, #200]	@ (8001f00 <EMV_FormatAndSendLinuxCommand+0x2a8>)
 8001e38:	f020 fb0c 	bl	8022454 <puts>
 8001e3c:	4b1c      	ldr	r3, [pc, #112]	@ (8001eb0 <EMV_FormatAndSendLinuxCommand+0x258>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	689b      	ldr	r3, [r3, #8]
 8001e42:	4618      	mov	r0, r3
 8001e44:	f020 f9c0 	bl	80221c8 <fflush>
            DEBUG_PRINTF("Action: Format ISO8583 -> Bank communication -> Parse response\r\n");
 8001e48:	482e      	ldr	r0, [pc, #184]	@ (8001f04 <EMV_FormatAndSendLinuxCommand+0x2ac>)
 8001e4a:	f020 fb03 	bl	8022454 <puts>
 8001e4e:	4b18      	ldr	r3, [pc, #96]	@ (8001eb0 <EMV_FormatAndSendLinuxCommand+0x258>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	689b      	ldr	r3, [r3, #8]
 8001e54:	4618      	mov	r0, r3
 8001e56:	f020 f9b7 	bl	80221c8 <fflush>
            break;
 8001e5a:	e089      	b.n	8001f70 <EMV_FormatAndSendLinuxCommand+0x318>

        case LINUX_CMD_ISSUER_AUTH:
            DEBUG_PRINTF("Command: 0x%02X - Issuer Authentication\r\n", cmd);
 8001e5c:	79fb      	ldrb	r3, [r7, #7]
 8001e5e:	4619      	mov	r1, r3
 8001e60:	4829      	ldr	r0, [pc, #164]	@ (8001f08 <EMV_FormatAndSendLinuxCommand+0x2b0>)
 8001e62:	f020 fa87 	bl	8022374 <iprintf>
 8001e66:	4b12      	ldr	r3, [pc, #72]	@ (8001eb0 <EMV_FormatAndSendLinuxCommand+0x258>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	689b      	ldr	r3, [r3, #8]
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f020 f9ab 	bl	80221c8 <fflush>
            DEBUG_PRINTF("Data: ARPC verification data\r\n");
 8001e72:	4826      	ldr	r0, [pc, #152]	@ (8001f0c <EMV_FormatAndSendLinuxCommand+0x2b4>)
 8001e74:	f020 faee 	bl	8022454 <puts>
 8001e78:	4b0d      	ldr	r3, [pc, #52]	@ (8001eb0 <EMV_FormatAndSendLinuxCommand+0x258>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	689b      	ldr	r3, [r3, #8]
 8001e7e:	4618      	mov	r0, r3
 8001e80:	f020 f9a2 	bl	80221c8 <fflush>
            DEBUG_PRINTF("Expected: Verify issuer cryptographic response\r\n");
 8001e84:	4822      	ldr	r0, [pc, #136]	@ (8001f10 <EMV_FormatAndSendLinuxCommand+0x2b8>)
 8001e86:	f020 fae5 	bl	8022454 <puts>
 8001e8a:	4b09      	ldr	r3, [pc, #36]	@ (8001eb0 <EMV_FormatAndSendLinuxCommand+0x258>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	689b      	ldr	r3, [r3, #8]
 8001e90:	4618      	mov	r0, r3
 8001e92:	f020 f999 	bl	80221c8 <fflush>
            DEBUG_PRINTF("Action: Verify ARPC -> Validate auth -> Check integrity\r\n");
 8001e96:	481f      	ldr	r0, [pc, #124]	@ (8001f14 <EMV_FormatAndSendLinuxCommand+0x2bc>)
 8001e98:	f020 fadc 	bl	8022454 <puts>
 8001e9c:	4b04      	ldr	r3, [pc, #16]	@ (8001eb0 <EMV_FormatAndSendLinuxCommand+0x258>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	689b      	ldr	r3, [r3, #8]
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	f020 f990 	bl	80221c8 <fflush>
            break;
 8001ea8:	e062      	b.n	8001f70 <EMV_FormatAndSendLinuxCommand+0x318>
 8001eaa:	bf00      	nop
 8001eac:	08024d58 	.word	0x08024d58
 8001eb0:	20000084 	.word	0x20000084
 8001eb4:	08024d7c 	.word	0x08024d7c
 8001eb8:	08024dac 	.word	0x08024dac
 8001ebc:	08024ddc 	.word	0x08024ddc
 8001ec0:	08024e0c 	.word	0x08024e0c
 8001ec4:	08024e4c 	.word	0x08024e4c
 8001ec8:	51eb851f 	.word	0x51eb851f
 8001ecc:	08024e80 	.word	0x08024e80
 8001ed0:	08024eac 	.word	0x08024eac
 8001ed4:	08024ed8 	.word	0x08024ed8
 8001ed8:	08024f18 	.word	0x08024f18
 8001edc:	08024f48 	.word	0x08024f48
 8001ee0:	08024f74 	.word	0x08024f74
 8001ee4:	08024fa0 	.word	0x08024fa0
 8001ee8:	08024fe0 	.word	0x08024fe0
 8001eec:	08025010 	.word	0x08025010
 8001ef0:	08025038 	.word	0x08025038
 8001ef4:	08025060 	.word	0x08025060
 8001ef8:	080250a0 	.word	0x080250a0
 8001efc:	080250c8 	.word	0x080250c8
 8001f00:	080250f0 	.word	0x080250f0
 8001f04:	0802511c 	.word	0x0802511c
 8001f08:	0802515c 	.word	0x0802515c
 8001f0c:	08025188 	.word	0x08025188
 8001f10:	080251a8 	.word	0x080251a8
 8001f14:	080251d8 	.word	0x080251d8

        case LINUX_CMD_SCRIPT_PROCESSING:
            DEBUG_PRINTF("Command: 0x%02X - Issuer Script Processing\r\n", cmd);
 8001f18:	79fb      	ldrb	r3, [r7, #7]
 8001f1a:	4619      	mov	r1, r3
 8001f1c:	4838      	ldr	r0, [pc, #224]	@ (8002000 <EMV_FormatAndSendLinuxCommand+0x3a8>)
 8001f1e:	f020 fa29 	bl	8022374 <iprintf>
 8001f22:	4b38      	ldr	r3, [pc, #224]	@ (8002004 <EMV_FormatAndSendLinuxCommand+0x3ac>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	689b      	ldr	r3, [r3, #8]
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f020 f94d 	bl	80221c8 <fflush>
            DEBUG_PRINTF("Data: Issuer scripts (%d bytes)\r\n", context->script_len);
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001f34:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001f36:	4619      	mov	r1, r3
 8001f38:	4833      	ldr	r0, [pc, #204]	@ (8002008 <EMV_FormatAndSendLinuxCommand+0x3b0>)
 8001f3a:	f020 fa1b 	bl	8022374 <iprintf>
 8001f3e:	4b31      	ldr	r3, [pc, #196]	@ (8002004 <EMV_FormatAndSendLinuxCommand+0x3ac>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	689b      	ldr	r3, [r3, #8]
 8001f44:	4618      	mov	r0, r3
 8001f46:	f020 f93f 	bl	80221c8 <fflush>
            DEBUG_PRINTF("Expected: Process post-transaction commands\r\n");
 8001f4a:	4830      	ldr	r0, [pc, #192]	@ (800200c <EMV_FormatAndSendLinuxCommand+0x3b4>)
 8001f4c:	f020 fa82 	bl	8022454 <puts>
 8001f50:	4b2c      	ldr	r3, [pc, #176]	@ (8002004 <EMV_FormatAndSendLinuxCommand+0x3ac>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	689b      	ldr	r3, [r3, #8]
 8001f56:	4618      	mov	r0, r3
 8001f58:	f020 f936 	bl	80221c8 <fflush>
            DEBUG_PRINTF("Action: Parse scripts -> Execute updates -> Log results\r\n");
 8001f5c:	482c      	ldr	r0, [pc, #176]	@ (8002010 <EMV_FormatAndSendLinuxCommand+0x3b8>)
 8001f5e:	f020 fa79 	bl	8022454 <puts>
 8001f62:	4b28      	ldr	r3, [pc, #160]	@ (8002004 <EMV_FormatAndSendLinuxCommand+0x3ac>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	689b      	ldr	r3, [r3, #8]
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f020 f92d 	bl	80221c8 <fflush>
            break;
 8001f6e:	bf00      	nop
    }

    DEBUG_PRINTF("=== ASSUMING SUCCESS, CONTINUE ===\r\n\r\n");
 8001f70:	4828      	ldr	r0, [pc, #160]	@ (8002014 <EMV_FormatAndSendLinuxCommand+0x3bc>)
 8001f72:	f020 fa6f 	bl	8022454 <puts>
 8001f76:	4b23      	ldr	r3, [pc, #140]	@ (8002004 <EMV_FormatAndSendLinuxCommand+0x3ac>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	689b      	ldr	r3, [r3, #8]
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	f020 f923 	bl	80221c8 <fflush>

    /* Simulate processing delay */
    HAL_Delay(200);
 8001f82:	20c8      	movs	r0, #200	@ 0xc8
 8001f84:	f01a fbca 	bl	801c71c <HAL_Delay>

    /* Return appropriate success responses */
    switch(cmd) {
 8001f88:	79fb      	ldrb	r3, [r7, #7]
 8001f8a:	3b10      	subs	r3, #16
 8001f8c:	2b06      	cmp	r3, #6
 8001f8e:	d832      	bhi.n	8001ff6 <EMV_FormatAndSendLinuxCommand+0x39e>
 8001f90:	a201      	add	r2, pc, #4	@ (adr r2, 8001f98 <EMV_FormatAndSendLinuxCommand+0x340>)
 8001f92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f96:	bf00      	nop
 8001f98:	08001fb5 	.word	0x08001fb5
 8001f9c:	08001fb5 	.word	0x08001fb5
 8001fa0:	08001fcb 	.word	0x08001fcb
 8001fa4:	08001fcb 	.word	0x08001fcb
 8001fa8:	08001fe1 	.word	0x08001fe1
 8001fac:	08001fb5 	.word	0x08001fb5
 8001fb0:	08001fb5 	.word	0x08001fb5
        case LINUX_CMD_OFFLINE_DATA_AUTH:
        case LINUX_CMD_PROCESS_RESTRICTIONS:
        case LINUX_CMD_ISSUER_AUTH:
        case LINUX_CMD_SCRIPT_PROCESSING:
            DEBUG_PRINTF("Simulated Response: SUCCESS\r\n");
 8001fb4:	4818      	ldr	r0, [pc, #96]	@ (8002018 <EMV_FormatAndSendLinuxCommand+0x3c0>)
 8001fb6:	f020 fa4d 	bl	8022454 <puts>
 8001fba:	4b12      	ldr	r3, [pc, #72]	@ (8002004 <EMV_FormatAndSendLinuxCommand+0x3ac>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	689b      	ldr	r3, [r3, #8]
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	f020 f901 	bl	80221c8 <fflush>
            return LINUX_RESP_SUCCESS;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	e016      	b.n	8001ff8 <EMV_FormatAndSendLinuxCommand+0x3a0>

        case LINUX_CMD_TERMINAL_RISK_MGMT:
        case LINUX_CMD_TERMINAL_ACTION_ANALYSIS:
            DEBUG_PRINTF("Simulated Response: OFFLINE_APPROVED\r\n");
 8001fca:	4814      	ldr	r0, [pc, #80]	@ (800201c <EMV_FormatAndSendLinuxCommand+0x3c4>)
 8001fcc:	f020 fa42 	bl	8022454 <puts>
 8001fd0:	4b0c      	ldr	r3, [pc, #48]	@ (8002004 <EMV_FormatAndSendLinuxCommand+0x3ac>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	689b      	ldr	r3, [r3, #8]
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f020 f8f6 	bl	80221c8 <fflush>
            return LINUX_RESP_OFFLINE_APPROVED;
 8001fdc:	2304      	movs	r3, #4
 8001fde:	e00b      	b.n	8001ff8 <EMV_FormatAndSendLinuxCommand+0x3a0>

        case LINUX_CMD_ONLINE_PROCESSING:
            DEBUG_PRINTF("Simulated Response: APPROVED\r\n");
 8001fe0:	480f      	ldr	r0, [pc, #60]	@ (8002020 <EMV_FormatAndSendLinuxCommand+0x3c8>)
 8001fe2:	f020 fa37 	bl	8022454 <puts>
 8001fe6:	4b07      	ldr	r3, [pc, #28]	@ (8002004 <EMV_FormatAndSendLinuxCommand+0x3ac>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	689b      	ldr	r3, [r3, #8]
 8001fec:	4618      	mov	r0, r3
 8001fee:	f020 f8eb 	bl	80221c8 <fflush>
            return LINUX_RESP_APPROVED;
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	e000      	b.n	8001ff8 <EMV_FormatAndSendLinuxCommand+0x3a0>

        default:
            return LINUX_RESP_ERROR;
 8001ff6:	23ff      	movs	r3, #255	@ 0xff
    }
}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	3708      	adds	r7, #8
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	08025214 	.word	0x08025214
 8002004:	20000084 	.word	0x20000084
 8002008:	08025244 	.word	0x08025244
 800200c:	08025268 	.word	0x08025268
 8002010:	08025298 	.word	0x08025298
 8002014:	080252d4 	.word	0x080252d4
 8002018:	080252fc 	.word	0x080252fc
 800201c:	0802531c 	.word	0x0802531c
 8002020:	08025344 	.word	0x08025344

08002024 <EMV_ProcessPaymentFlow>:

/**
 * Main EMV payment flow entry function - replaces EMV_ProcessTransaction_Enhanced
 */
EMV_Result_t EMV_ProcessPaymentFlow(void *pDataParams, uint32_t amount, uint16_t currency_code)
{
 8002024:	b590      	push	{r4, r7, lr}
 8002026:	f5ad 5d82 	sub.w	sp, sp, #4160	@ 0x1040
 800202a:	b087      	sub	sp, #28
 800202c:	af00      	add	r7, sp, #0
 800202e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002032:	f843 0c4c 	str.w	r0, [r3, #-76]
 8002036:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800203a:	f843 1c50 	str.w	r1, [r3, #-80]
 800203e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002042:	f823 2c52 	strh.w	r2, [r3, #-82]
    EMV_Payment_Context_t payment_context;
    EMV_Result_t result;

    /* 1. Initialize payment flow */
    result = EMV_Payment_Initialize(&payment_context, pDataParams, amount, currency_code);
 8002046:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800204a:	f833 3c52 	ldrh.w	r3, [r3, #-82]
 800204e:	f107 0258 	add.w	r2, r7, #88	@ 0x58
 8002052:	f107 0158 	add.w	r1, r7, #88	@ 0x58
 8002056:	f107 0018 	add.w	r0, r7, #24
 800205a:	3808      	subs	r0, #8
 800205c:	f852 2c50 	ldr.w	r2, [r2, #-80]
 8002060:	f851 1c4c 	ldr.w	r1, [r1, #-76]
 8002064:	f7fe ff86 	bl	8000f74 <EMV_Payment_Initialize>
 8002068:	4603      	mov	r3, r0
 800206a:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 800206e:	f102 0217 	add.w	r2, r2, #23
 8002072:	7013      	strb	r3, [r2, #0]
    if(result != EMV_SUCCESS) {
 8002074:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8002078:	f103 0317 	add.w	r3, r3, #23
 800207c:	781b      	ldrb	r3, [r3, #0]
 800207e:	2b00      	cmp	r3, #0
 8002080:	d00e      	beq.n	80020a0 <EMV_ProcessPaymentFlow+0x7c>
        DEBUG_PRINTF("Payment flow initialization failed\r\n");
 8002082:	4855      	ldr	r0, [pc, #340]	@ (80021d8 <EMV_ProcessPaymentFlow+0x1b4>)
 8002084:	f020 f9e6 	bl	8022454 <puts>
 8002088:	4b54      	ldr	r3, [pc, #336]	@ (80021dc <EMV_ProcessPaymentFlow+0x1b8>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	689b      	ldr	r3, [r3, #8]
 800208e:	4618      	mov	r0, r3
 8002090:	f020 f89a 	bl	80221c8 <fflush>
        return result;
 8002094:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8002098:	f103 0317 	add.w	r3, r3, #23
 800209c:	781b      	ldrb	r3, [r3, #0]
 800209e:	e095      	b.n	80021cc <EMV_ProcessPaymentFlow+0x1a8>
    }

    /* 2. Collect basic card information first */
    result = EMV_CollectCardBasicInfo((phacDiscLoop_Sw_DataParams_t*)pDataParams, &payment_context.card_data);
 80020a0:	f107 0318 	add.w	r3, r7, #24
 80020a4:	3b08      	subs	r3, #8
 80020a6:	f107 0258 	add.w	r2, r7, #88	@ 0x58
 80020aa:	4619      	mov	r1, r3
 80020ac:	f852 0c4c 	ldr.w	r0, [r2, #-76]
 80020b0:	f002 fa72 	bl	8004598 <EMV_CollectCardBasicInfo>
 80020b4:	4603      	mov	r3, r0
 80020b6:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 80020ba:	f102 0217 	add.w	r2, r2, #23
 80020be:	7013      	strb	r3, [r2, #0]
    if(result != EMV_SUCCESS) {
 80020c0:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 80020c4:	f103 0317 	add.w	r3, r3, #23
 80020c8:	781b      	ldrb	r3, [r3, #0]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d038      	beq.n	8002140 <EMV_ProcessPaymentFlow+0x11c>
        DEBUG_PRINTF("Card basic information collection failed\r\n");
 80020ce:	4844      	ldr	r0, [pc, #272]	@ (80021e0 <EMV_ProcessPaymentFlow+0x1bc>)
 80020d0:	f020 f9c0 	bl	8022454 <puts>
 80020d4:	4b41      	ldr	r3, [pc, #260]	@ (80021dc <EMV_ProcessPaymentFlow+0x1b8>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	689b      	ldr	r3, [r3, #8]
 80020da:	4618      	mov	r0, r3
 80020dc:	f020 f874 	bl	80221c8 <fflush>
        return result;
 80020e0:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 80020e4:	f103 0317 	add.w	r3, r3, #23
 80020e8:	781b      	ldrb	r3, [r3, #0]
 80020ea:	e06f      	b.n	80021cc <EMV_ProcessPaymentFlow+0x1a8>

    /* 3. Execute state machine until completion or failure */
    while(payment_context.current_state != EMV_STATE_SUCCESS &&
          payment_context.current_state != EMV_STATE_FAILED) {

        result = EMV_Payment_ProcessStateMachine(&payment_context);
 80020ec:	f107 0318 	add.w	r3, r7, #24
 80020f0:	3b08      	subs	r3, #8
 80020f2:	4618      	mov	r0, r3
 80020f4:	f7ff f804 	bl	8001100 <EMV_Payment_ProcessStateMachine>
 80020f8:	4603      	mov	r3, r0
 80020fa:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 80020fe:	f102 0217 	add.w	r2, r2, #23
 8002102:	7013      	strb	r3, [r2, #0]

        if(result != EMV_SUCCESS) {
 8002104:	f507 5382 	add.w	r3, r7, #4160	@ 0x1040
 8002108:	f103 0317 	add.w	r3, r3, #23
 800210c:	781b      	ldrb	r3, [r3, #0]
 800210e:	2b00      	cmp	r3, #0
 8002110:	d012      	beq.n	8002138 <EMV_ProcessPaymentFlow+0x114>
            DEBUG_PRINTF("State machine processing failed: %s\r\n",
 8002112:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002116:	f893 3cec 	ldrb.w	r3, [r3, #3308]	@ 0xcec
 800211a:	4618      	mov	r0, r3
 800211c:	f7fe ff7a 	bl	8001014 <EMV_Payment_GetStateDescription>
 8002120:	4603      	mov	r3, r0
 8002122:	4619      	mov	r1, r3
 8002124:	482f      	ldr	r0, [pc, #188]	@ (80021e4 <EMV_ProcessPaymentFlow+0x1c0>)
 8002126:	f020 f925 	bl	8022374 <iprintf>
 800212a:	4b2c      	ldr	r3, [pc, #176]	@ (80021dc <EMV_ProcessPaymentFlow+0x1b8>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	689b      	ldr	r3, [r3, #8]
 8002130:	4618      	mov	r0, r3
 8002132:	f020 f849 	bl	80221c8 <fflush>
                        EMV_Payment_GetStateDescription(payment_context.current_state));
            break;
 8002136:	e00f      	b.n	8002158 <EMV_ProcessPaymentFlow+0x134>
        }

        /* Add small delay for process observation */
        HAL_Delay(500);
 8002138:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800213c:	f01a faee 	bl	801c71c <HAL_Delay>
    while(payment_context.current_state != EMV_STATE_SUCCESS &&
 8002140:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002144:	f893 3cec 	ldrb.w	r3, [r3, #3308]	@ 0xcec
 8002148:	2b0e      	cmp	r3, #14
 800214a:	d005      	beq.n	8002158 <EMV_ProcessPaymentFlow+0x134>
          payment_context.current_state != EMV_STATE_FAILED) {
 800214c:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002150:	f893 3cec 	ldrb.w	r3, [r3, #3308]	@ 0xcec
    while(payment_context.current_state != EMV_STATE_SUCCESS &&
 8002154:	2b0f      	cmp	r3, #15
 8002156:	d1c9      	bne.n	80020ec <EMV_ProcessPaymentFlow+0xc8>
    }

    /* 4. Display final result */
    if(payment_context.current_state == EMV_STATE_SUCCESS) {
 8002158:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800215c:	f893 3cec 	ldrb.w	r3, [r3, #3308]	@ 0xcec
 8002160:	2b0e      	cmp	r3, #14
 8002162:	d10c      	bne.n	800217e <EMV_ProcessPaymentFlow+0x15a>
        DEBUG_PRINTF("\r\n=== EMV Payment Flow Completed Successfully ===\r\n");
 8002164:	4820      	ldr	r0, [pc, #128]	@ (80021e8 <EMV_ProcessPaymentFlow+0x1c4>)
 8002166:	f020 f975 	bl	8022454 <puts>
 800216a:	4b1c      	ldr	r3, [pc, #112]	@ (80021dc <EMV_ProcessPaymentFlow+0x1b8>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	689b      	ldr	r3, [r3, #8]
 8002170:	4618      	mov	r0, r3
 8002172:	f020 f829 	bl	80221c8 <fflush>
        EMV_ShowSuccessIndication();
 8002176:	f002 fd01 	bl	8004b7c <EMV_ShowSuccessIndication>
        return EMV_SUCCESS;
 800217a:	2300      	movs	r3, #0
 800217c:	e026      	b.n	80021cc <EMV_ProcessPaymentFlow+0x1a8>
    } else {
        DEBUG_PRINTF("\r\n=== EMV Payment Flow Failed ===\r\n");
 800217e:	481b      	ldr	r0, [pc, #108]	@ (80021ec <EMV_ProcessPaymentFlow+0x1c8>)
 8002180:	f020 f968 	bl	8022454 <puts>
 8002184:	4b15      	ldr	r3, [pc, #84]	@ (80021dc <EMV_ProcessPaymentFlow+0x1b8>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	689b      	ldr	r3, [r3, #8]
 800218a:	4618      	mov	r0, r3
 800218c:	f020 f81c 	bl	80221c8 <fflush>
        DEBUG_PRINTF("Last error: %d, Failed state: %s\r\n",
 8002190:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002194:	f893 3ff8 	ldrb.w	r3, [r3, #4088]	@ 0xff8
 8002198:	461c      	mov	r4, r3
 800219a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800219e:	f893 3cec 	ldrb.w	r3, [r3, #3308]	@ 0xcec
 80021a2:	4618      	mov	r0, r3
 80021a4:	f7fe ff36 	bl	8001014 <EMV_Payment_GetStateDescription>
 80021a8:	4603      	mov	r3, r0
 80021aa:	461a      	mov	r2, r3
 80021ac:	4621      	mov	r1, r4
 80021ae:	4810      	ldr	r0, [pc, #64]	@ (80021f0 <EMV_ProcessPaymentFlow+0x1cc>)
 80021b0:	f020 f8e0 	bl	8022374 <iprintf>
 80021b4:	4b09      	ldr	r3, [pc, #36]	@ (80021dc <EMV_ProcessPaymentFlow+0x1b8>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	689b      	ldr	r3, [r3, #8]
 80021ba:	4618      	mov	r0, r3
 80021bc:	f020 f804 	bl	80221c8 <fflush>
                    payment_context.last_error,
                    EMV_Payment_GetStateDescription(payment_context.current_state));
        EMV_ShowFailureIndication();
 80021c0:	f002 fcee 	bl	8004ba0 <EMV_ShowFailureIndication>
        return payment_context.last_error;
 80021c4:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80021c8:	f893 3ff8 	ldrb.w	r3, [r3, #4088]	@ 0xff8
    }
}
 80021cc:	4618      	mov	r0, r3
 80021ce:	f507 5782 	add.w	r7, r7, #4160	@ 0x1040
 80021d2:	371c      	adds	r7, #28
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bd90      	pop	{r4, r7, pc}
 80021d8:	08025364 	.word	0x08025364
 80021dc:	20000084 	.word	0x20000084
 80021e0:	08025388 	.word	0x08025388
 80021e4:	080253b4 	.word	0x080253b4
 80021e8:	080253dc 	.word	0x080253dc
 80021ec:	08025410 	.word	0x08025410
 80021f0:	08025434 	.word	0x08025434

080021f4 <EMV_InternalAuthenticate>:

EMV_Result_t EMV_InternalAuthenticate(uint8_t *auth_data, uint16_t auth_data_len,
                                     uint8_t *response, uint16_t *response_len)
{
 80021f4:	b590      	push	{r4, r7, lr}
 80021f6:	b0cf      	sub	sp, #316	@ 0x13c
 80021f8:	af02      	add	r7, sp, #8
 80021fa:	f507 7498 	add.w	r4, r7, #304	@ 0x130
 80021fe:	f5a4 7492 	sub.w	r4, r4, #292	@ 0x124
 8002202:	6020      	str	r0, [r4, #0]
 8002204:	4608      	mov	r0, r1
 8002206:	f507 7198 	add.w	r1, r7, #304	@ 0x130
 800220a:	f5a1 7196 	sub.w	r1, r1, #300	@ 0x12c
 800220e:	600a      	str	r2, [r1, #0]
 8002210:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8002214:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 8002218:	6013      	str	r3, [r2, #0]
 800221a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800221e:	f5a3 7393 	sub.w	r3, r3, #294	@ 0x126
 8002222:	4602      	mov	r2, r0
 8002224:	801a      	strh	r2, [r3, #0]
    // APDU: 00 88 00 00 Lc [Data] Le
    uint8_t apdu[261];
    uint16_t apdu_len = 0;
 8002226:	2300      	movs	r3, #0
 8002228:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126

    apdu[apdu_len++] = 0x00;  // CLA
 800222c:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8002230:	1c5a      	adds	r2, r3, #1
 8002232:	f8a7 2126 	strh.w	r2, [r7, #294]	@ 0x126
 8002236:	461a      	mov	r2, r3
 8002238:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800223c:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002240:	2100      	movs	r1, #0
 8002242:	5499      	strb	r1, [r3, r2]
    apdu[apdu_len++] = 0x88;  // INS: INTERNAL AUTHENTICATE
 8002244:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8002248:	1c5a      	adds	r2, r3, #1
 800224a:	f8a7 2126 	strh.w	r2, [r7, #294]	@ 0x126
 800224e:	461a      	mov	r2, r3
 8002250:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002254:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002258:	2188      	movs	r1, #136	@ 0x88
 800225a:	5499      	strb	r1, [r3, r2]
    apdu[apdu_len++] = 0x00;  // P1
 800225c:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8002260:	1c5a      	adds	r2, r3, #1
 8002262:	f8a7 2126 	strh.w	r2, [r7, #294]	@ 0x126
 8002266:	461a      	mov	r2, r3
 8002268:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800226c:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002270:	2100      	movs	r1, #0
 8002272:	5499      	strb	r1, [r3, r2]
    apdu[apdu_len++] = 0x00;  // P2
 8002274:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8002278:	1c5a      	adds	r2, r3, #1
 800227a:	f8a7 2126 	strh.w	r2, [r7, #294]	@ 0x126
 800227e:	461a      	mov	r2, r3
 8002280:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002284:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002288:	2100      	movs	r1, #0
 800228a:	5499      	strb	r1, [r3, r2]
    apdu[apdu_len++] = auth_data_len;  // Lc
 800228c:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8002290:	1c5a      	adds	r2, r3, #1
 8002292:	f8a7 2126 	strh.w	r2, [r7, #294]	@ 0x126
 8002296:	461a      	mov	r2, r3
 8002298:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800229c:	f5a3 7393 	sub.w	r3, r3, #294	@ 0x126
 80022a0:	881b      	ldrh	r3, [r3, #0]
 80022a2:	b2d9      	uxtb	r1, r3
 80022a4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80022a8:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80022ac:	5499      	strb	r1, [r3, r2]

    memcpy(&apdu[apdu_len], auth_data, auth_data_len);
 80022ae:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 80022b2:	f107 021c 	add.w	r2, r7, #28
 80022b6:	18d0      	adds	r0, r2, r3
 80022b8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80022bc:	f5a3 7393 	sub.w	r3, r3, #294	@ 0x126
 80022c0:	881a      	ldrh	r2, [r3, #0]
 80022c2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80022c6:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80022ca:	6819      	ldr	r1, [r3, #0]
 80022cc:	f020 fa31 	bl	8022732 <memcpy>
    apdu_len += auth_data_len;
 80022d0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80022d4:	f5a3 7393 	sub.w	r3, r3, #294	@ 0x126
 80022d8:	f8b7 2126 	ldrh.w	r2, [r7, #294]	@ 0x126
 80022dc:	881b      	ldrh	r3, [r3, #0]
 80022de:	4413      	add	r3, r2
 80022e0:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126
    apdu[apdu_len++] = 0x00;  // Le
 80022e4:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 80022e8:	1c5a      	adds	r2, r3, #1
 80022ea:	f8a7 2126 	strh.w	r2, [r7, #294]	@ 0x126
 80022ee:	461a      	mov	r2, r3
 80022f0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80022f4:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80022f8:	2100      	movs	r1, #0
 80022fa:	5499      	strb	r1, [r3, r2]

    DEBUG_PRINTF("C-APDU: ");
 80022fc:	487d      	ldr	r0, [pc, #500]	@ (80024f4 <EMV_InternalAuthenticate+0x300>)
 80022fe:	f020 f839 	bl	8022374 <iprintf>
 8002302:	4b7d      	ldr	r3, [pc, #500]	@ (80024f8 <EMV_InternalAuthenticate+0x304>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	689b      	ldr	r3, [r3, #8]
 8002308:	4618      	mov	r0, r3
 800230a:	f01f ff5d 	bl	80221c8 <fflush>
    for (int i = 0; i < apdu_len; i++) {
 800230e:	2300      	movs	r3, #0
 8002310:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8002314:	e016      	b.n	8002344 <EMV_InternalAuthenticate+0x150>
        DEBUG_PRINTF("%02X ", apdu[i]);
 8002316:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800231a:	f5a3 728a 	sub.w	r2, r3, #276	@ 0x114
 800231e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002322:	4413      	add	r3, r2
 8002324:	781b      	ldrb	r3, [r3, #0]
 8002326:	4619      	mov	r1, r3
 8002328:	4874      	ldr	r0, [pc, #464]	@ (80024fc <EMV_InternalAuthenticate+0x308>)
 800232a:	f020 f823 	bl	8022374 <iprintf>
 800232e:	4b72      	ldr	r3, [pc, #456]	@ (80024f8 <EMV_InternalAuthenticate+0x304>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	689b      	ldr	r3, [r3, #8]
 8002334:	4618      	mov	r0, r3
 8002336:	f01f ff47 	bl	80221c8 <fflush>
    for (int i = 0; i < apdu_len; i++) {
 800233a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800233e:	3301      	adds	r3, #1
 8002340:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8002344:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8002348:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 800234c:	429a      	cmp	r2, r3
 800234e:	dbe2      	blt.n	8002316 <EMV_InternalAuthenticate+0x122>
    }
    DEBUG_PRINTF("\r\n");
 8002350:	486b      	ldr	r0, [pc, #428]	@ (8002500 <EMV_InternalAuthenticate+0x30c>)
 8002352:	f020 f87f 	bl	8022454 <puts>
 8002356:	4b68      	ldr	r3, [pc, #416]	@ (80024f8 <EMV_InternalAuthenticate+0x304>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	689b      	ldr	r3, [r3, #8]
 800235c:	4618      	mov	r0, r3
 800235e:	f01f ff33 	bl	80221c8 <fflush>

    // APDU
    phStatus_t status;
    uint8_t *rx_buffer;
    uint16_t rx_len = 0;
 8002362:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002366:	f5a3 738d 	sub.w	r3, r3, #282	@ 0x11a
 800236a:	2200      	movs	r2, #0
 800236c:	801a      	strh	r2, [r3, #0]

    status = phpalI14443p4_Exchange(
 800236e:	f44f 60c0 	mov.w	r0, #1536	@ 0x600
 8002372:	f006 fff9 	bl	8009368 <phNfcLib_GetDataParams>
 8002376:	f8b7 1126 	ldrh.w	r1, [r7, #294]	@ 0x126
 800237a:	f107 021c 	add.w	r2, r7, #28
 800237e:	f107 0316 	add.w	r3, r7, #22
 8002382:	9301      	str	r3, [sp, #4]
 8002384:	f107 0318 	add.w	r3, r7, #24
 8002388:	9300      	str	r3, [sp, #0]
 800238a:	460b      	mov	r3, r1
 800238c:	2100      	movs	r1, #0
 800238e:	f015 fc43 	bl	8017c18 <phpalI14443p4_Sw_Exchange>
 8002392:	4603      	mov	r3, r0
 8002394:	f8a7 3124 	strh.w	r3, [r7, #292]	@ 0x124
        phNfcLib_GetDataParams(PH_COMP_PAL_ISO14443P4),
        PH_EXCHANGE_DEFAULT, apdu, apdu_len, &rx_buffer, &rx_len);

    if (status == PH_ERR_SUCCESS && rx_len >= 2) {
 8002398:	f8b7 3124 	ldrh.w	r3, [r7, #292]	@ 0x124
 800239c:	2b00      	cmp	r3, #0
 800239e:	f040 80a2 	bne.w	80024e6 <EMV_InternalAuthenticate+0x2f2>
 80023a2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80023a6:	f5a3 738d 	sub.w	r3, r3, #282	@ 0x11a
 80023aa:	881b      	ldrh	r3, [r3, #0]
 80023ac:	2b01      	cmp	r3, #1
 80023ae:	f240 809a 	bls.w	80024e6 <EMV_InternalAuthenticate+0x2f2>
        uint8_t sw1 = rx_buffer[rx_len-2];
 80023b2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80023b6:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80023ba:	681a      	ldr	r2, [r3, #0]
 80023bc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80023c0:	f5a3 738d 	sub.w	r3, r3, #282	@ 0x11a
 80023c4:	881b      	ldrh	r3, [r3, #0]
 80023c6:	3b02      	subs	r3, #2
 80023c8:	4413      	add	r3, r2
 80023ca:	781b      	ldrb	r3, [r3, #0]
 80023cc:	f887 3123 	strb.w	r3, [r7, #291]	@ 0x123
        uint8_t sw2 = rx_buffer[rx_len-1];
 80023d0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80023d4:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80023d8:	681a      	ldr	r2, [r3, #0]
 80023da:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80023de:	f5a3 738d 	sub.w	r3, r3, #282	@ 0x11a
 80023e2:	881b      	ldrh	r3, [r3, #0]
 80023e4:	3b01      	subs	r3, #1
 80023e6:	4413      	add	r3, r2
 80023e8:	781b      	ldrb	r3, [r3, #0]
 80023ea:	f887 3122 	strb.w	r3, [r7, #290]	@ 0x122

        DEBUG_PRINTF("R-SW: %02X-%02X, Len: %d\r\n", sw1, sw2, rx_len-2);
 80023ee:	f897 1123 	ldrb.w	r1, [r7, #291]	@ 0x123
 80023f2:	f897 2122 	ldrb.w	r2, [r7, #290]	@ 0x122
 80023f6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80023fa:	f5a3 738d 	sub.w	r3, r3, #282	@ 0x11a
 80023fe:	881b      	ldrh	r3, [r3, #0]
 8002400:	3b02      	subs	r3, #2
 8002402:	4840      	ldr	r0, [pc, #256]	@ (8002504 <EMV_InternalAuthenticate+0x310>)
 8002404:	f01f ffb6 	bl	8022374 <iprintf>
 8002408:	4b3b      	ldr	r3, [pc, #236]	@ (80024f8 <EMV_InternalAuthenticate+0x304>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	689b      	ldr	r3, [r3, #8]
 800240e:	4618      	mov	r0, r3
 8002410:	f01f feda 	bl	80221c8 <fflush>

        if (sw1 == 0x90 && sw2 == 0x00) {
 8002414:	f897 3123 	ldrb.w	r3, [r7, #291]	@ 0x123
 8002418:	2b90      	cmp	r3, #144	@ 0x90
 800241a:	d164      	bne.n	80024e6 <EMV_InternalAuthenticate+0x2f2>
 800241c:	f897 3122 	ldrb.w	r3, [r7, #290]	@ 0x122
 8002420:	2b00      	cmp	r3, #0
 8002422:	d160      	bne.n	80024e6 <EMV_InternalAuthenticate+0x2f2>
            *response_len = rx_len - 2;
 8002424:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002428:	f5a3 738d 	sub.w	r3, r3, #282	@ 0x11a
 800242c:	881b      	ldrh	r3, [r3, #0]
 800242e:	3b02      	subs	r3, #2
 8002430:	b29a      	uxth	r2, r3
 8002432:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002436:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	801a      	strh	r2, [r3, #0]
            memcpy(response, rx_buffer, *response_len);
 800243e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002442:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002446:	6819      	ldr	r1, [r3, #0]
 8002448:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800244c:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	881b      	ldrh	r3, [r3, #0]
 8002454:	461a      	mov	r2, r3
 8002456:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800245a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800245e:	6818      	ldr	r0, [r3, #0]
 8002460:	f020 f967 	bl	8022732 <memcpy>

            for (int i = 0; i < *response_len; i++) {
 8002464:	2300      	movs	r3, #0
 8002466:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 800246a:	e026      	b.n	80024ba <EMV_InternalAuthenticate+0x2c6>
                if (i % 16 == 0) DEBUG_PRINTF("\r\n");
 800246c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002470:	f003 030f 	and.w	r3, r3, #15
 8002474:	2b00      	cmp	r3, #0
 8002476:	d102      	bne.n	800247e <EMV_InternalAuthenticate+0x28a>
 8002478:	4821      	ldr	r0, [pc, #132]	@ (8002500 <EMV_InternalAuthenticate+0x30c>)
 800247a:	f01f ffeb 	bl	8022454 <puts>
 800247e:	4b1e      	ldr	r3, [pc, #120]	@ (80024f8 <EMV_InternalAuthenticate+0x304>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	689b      	ldr	r3, [r3, #8]
 8002484:	4618      	mov	r0, r3
 8002486:	f01f fe9f 	bl	80221c8 <fflush>
                DEBUG_PRINTF("%02X ", rx_buffer[i]);
 800248a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800248e:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002492:	681a      	ldr	r2, [r3, #0]
 8002494:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002498:	4413      	add	r3, r2
 800249a:	781b      	ldrb	r3, [r3, #0]
 800249c:	4619      	mov	r1, r3
 800249e:	4817      	ldr	r0, [pc, #92]	@ (80024fc <EMV_InternalAuthenticate+0x308>)
 80024a0:	f01f ff68 	bl	8022374 <iprintf>
 80024a4:	4b14      	ldr	r3, [pc, #80]	@ (80024f8 <EMV_InternalAuthenticate+0x304>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	689b      	ldr	r3, [r3, #8]
 80024aa:	4618      	mov	r0, r3
 80024ac:	f01f fe8c 	bl	80221c8 <fflush>
            for (int i = 0; i < *response_len; i++) {
 80024b0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80024b4:	3301      	adds	r3, #1
 80024b6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 80024ba:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80024be:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	881b      	ldrh	r3, [r3, #0]
 80024c6:	461a      	mov	r2, r3
 80024c8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80024cc:	4293      	cmp	r3, r2
 80024ce:	dbcd      	blt.n	800246c <EMV_InternalAuthenticate+0x278>
            }
            DEBUG_PRINTF("\r\n");
 80024d0:	480b      	ldr	r0, [pc, #44]	@ (8002500 <EMV_InternalAuthenticate+0x30c>)
 80024d2:	f01f ffbf 	bl	8022454 <puts>
 80024d6:	4b08      	ldr	r3, [pc, #32]	@ (80024f8 <EMV_InternalAuthenticate+0x304>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	689b      	ldr	r3, [r3, #8]
 80024dc:	4618      	mov	r0, r3
 80024de:	f01f fe73 	bl	80221c8 <fflush>
            return EMV_SUCCESS;
 80024e2:	2300      	movs	r3, #0
 80024e4:	e000      	b.n	80024e8 <EMV_InternalAuthenticate+0x2f4>
        }
    }
    return EMV_ERROR_COMMUNICATION;
 80024e6:	2306      	movs	r3, #6
}
 80024e8:	4618      	mov	r0, r3
 80024ea:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd90      	pop	{r4, r7, pc}
 80024f2:	bf00      	nop
 80024f4:	08025458 	.word	0x08025458
 80024f8:	20000084 	.word	0x20000084
 80024fc:	08024ba0 	.word	0x08024ba0
 8002500:	08024ba8 	.word	0x08024ba8
 8002504:	08025464 	.word	0x08025464

08002508 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b08a      	sub	sp, #40	@ 0x28
 800250c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800250e:	f107 0314 	add.w	r3, r7, #20
 8002512:	2200      	movs	r2, #0
 8002514:	601a      	str	r2, [r3, #0]
 8002516:	605a      	str	r2, [r3, #4]
 8002518:	609a      	str	r2, [r3, #8]
 800251a:	60da      	str	r2, [r3, #12]
 800251c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800251e:	4b40      	ldr	r3, [pc, #256]	@ (8002620 <MX_GPIO_Init+0x118>)
 8002520:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002522:	4a3f      	ldr	r2, [pc, #252]	@ (8002620 <MX_GPIO_Init+0x118>)
 8002524:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002528:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800252a:	4b3d      	ldr	r3, [pc, #244]	@ (8002620 <MX_GPIO_Init+0x118>)
 800252c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800252e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002532:	613b      	str	r3, [r7, #16]
 8002534:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002536:	4b3a      	ldr	r3, [pc, #232]	@ (8002620 <MX_GPIO_Init+0x118>)
 8002538:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800253a:	4a39      	ldr	r2, [pc, #228]	@ (8002620 <MX_GPIO_Init+0x118>)
 800253c:	f043 0301 	orr.w	r3, r3, #1
 8002540:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002542:	4b37      	ldr	r3, [pc, #220]	@ (8002620 <MX_GPIO_Init+0x118>)
 8002544:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002546:	f003 0301 	and.w	r3, r3, #1
 800254a:	60fb      	str	r3, [r7, #12]
 800254c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800254e:	4b34      	ldr	r3, [pc, #208]	@ (8002620 <MX_GPIO_Init+0x118>)
 8002550:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002552:	4a33      	ldr	r2, [pc, #204]	@ (8002620 <MX_GPIO_Init+0x118>)
 8002554:	f043 0304 	orr.w	r3, r3, #4
 8002558:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800255a:	4b31      	ldr	r3, [pc, #196]	@ (8002620 <MX_GPIO_Init+0x118>)
 800255c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800255e:	f003 0304 	and.w	r3, r3, #4
 8002562:	60bb      	str	r3, [r7, #8]
 8002564:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002566:	4b2e      	ldr	r3, [pc, #184]	@ (8002620 <MX_GPIO_Init+0x118>)
 8002568:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800256a:	4a2d      	ldr	r2, [pc, #180]	@ (8002620 <MX_GPIO_Init+0x118>)
 800256c:	f043 0302 	orr.w	r3, r3, #2
 8002570:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002572:	4b2b      	ldr	r3, [pc, #172]	@ (8002620 <MX_GPIO_Init+0x118>)
 8002574:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002576:	f003 0302 	and.w	r3, r3, #2
 800257a:	607b      	str	r3, [r7, #4]
 800257c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PN5180_NSS_GPIO_Port, PN5180_NSS_Pin, GPIO_PIN_SET);
 800257e:	2201      	movs	r2, #1
 8002580:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002584:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002588:	f01a fce8 	bl	801cf5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PN5180_RST_GPIO_Port, PN5180_RST_Pin, GPIO_PIN_SET);
 800258c:	2201      	movs	r2, #1
 800258e:	2120      	movs	r1, #32
 8002590:	4824      	ldr	r0, [pc, #144]	@ (8002624 <MX_GPIO_Init+0x11c>)
 8002592:	f01a fce3 	bl	801cf5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PN5180_BUSY_Pin */
  GPIO_InitStruct.Pin = PN5180_BUSY_Pin;
 8002596:	2302      	movs	r3, #2
 8002598:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800259a:	2300      	movs	r3, #0
 800259c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800259e:	2301      	movs	r3, #1
 80025a0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PN5180_BUSY_GPIO_Port, &GPIO_InitStruct);
 80025a2:	f107 0314 	add.w	r3, r7, #20
 80025a6:	4619      	mov	r1, r3
 80025a8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80025ac:	f01a fa6a 	bl	801ca84 <HAL_GPIO_Init>

  /*Configure GPIO pin : PN5180_NSS_Pin */
  GPIO_InitStruct.Pin = PN5180_NSS_Pin;
 80025b0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80025b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025b6:	2301      	movs	r3, #1
 80025b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ba:	2300      	movs	r3, #0
 80025bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80025be:	2302      	movs	r3, #2
 80025c0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PN5180_NSS_GPIO_Port, &GPIO_InitStruct);
 80025c2:	f107 0314 	add.w	r3, r7, #20
 80025c6:	4619      	mov	r1, r3
 80025c8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80025cc:	f01a fa5a 	bl	801ca84 <HAL_GPIO_Init>

  /*Configure GPIO pin : PN5180_IRQ_Pin */
  GPIO_InitStruct.Pin = PN5180_IRQ_Pin;
 80025d0:	2310      	movs	r3, #16
 80025d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80025d4:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80025d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80025da:	2301      	movs	r3, #1
 80025dc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PN5180_IRQ_GPIO_Port, &GPIO_InitStruct);
 80025de:	f107 0314 	add.w	r3, r7, #20
 80025e2:	4619      	mov	r1, r3
 80025e4:	480f      	ldr	r0, [pc, #60]	@ (8002624 <MX_GPIO_Init+0x11c>)
 80025e6:	f01a fa4d 	bl	801ca84 <HAL_GPIO_Init>

  /*Configure GPIO pin : PN5180_RST_Pin */
  GPIO_InitStruct.Pin = PN5180_RST_Pin;
 80025ea:	2320      	movs	r3, #32
 80025ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025ee:	2301      	movs	r3, #1
 80025f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025f2:	2300      	movs	r3, #0
 80025f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025f6:	2300      	movs	r3, #0
 80025f8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PN5180_RST_GPIO_Port, &GPIO_InitStruct);
 80025fa:	f107 0314 	add.w	r3, r7, #20
 80025fe:	4619      	mov	r1, r3
 8002600:	4808      	ldr	r0, [pc, #32]	@ (8002624 <MX_GPIO_Init+0x11c>)
 8002602:	f01a fa3f 	bl	801ca84 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8002606:	2200      	movs	r2, #0
 8002608:	2105      	movs	r1, #5
 800260a:	200a      	movs	r0, #10
 800260c:	f01a f985 	bl	801c91a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8002610:	200a      	movs	r0, #10
 8002612:	f01a f99e 	bl	801c952 <HAL_NVIC_EnableIRQ>

}
 8002616:	bf00      	nop
 8002618:	3728      	adds	r7, #40	@ 0x28
 800261a:	46bd      	mov	sp, r7
 800261c:	bd80      	pop	{r7, pc}
 800261e:	bf00      	nop
 8002620:	40021000 	.word	0x40021000
 8002624:	48000400 	.word	0x48000400

08002628 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800262c:	f01a f802 	bl	801c634 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002630:	f000 f81a 	bl	8002668 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002634:	f7ff ff68 	bl	8002508 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8002638:	f000 fc2e 	bl	8002e98 <MX_USART1_UART_Init>
  MX_TIM6_Init();
 800263c:	f000 fb0e 	bl	8002c5c <MX_TIM6_Init>
  MX_TIM1_Init();
 8002640:	f000 fa30 	bl	8002aa4 <MX_TIM1_Init>
  MX_SPI3_Init();
 8002644:	f000 f866 	bl	8002714 <MX_SPI3_Init>
  MX_TIM2_Init();
 8002648:	f000 faba 	bl	8002bc0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  printf("Start Iskboard NFC Program v1.0\r\n");
 800264c:	4805      	ldr	r0, [pc, #20]	@ (8002664 <main+0x3c>)
 800264e:	f01f ff01 	bl	8022454 <puts>

  beep_start(1, 300); 	/* 1 */
 8002652:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 8002656:	2001      	movs	r0, #1
 8002658:	f000 fbee 	bl	8002e38 <beep_start>

  /* NFC Discovery*/
  nfc_discovery_main();
 800265c:	f000 fd1c 	bl	8003098 <nfc_discovery_main>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002660:	bf00      	nop
 8002662:	e7fd      	b.n	8002660 <main+0x38>
 8002664:	08025480 	.word	0x08025480

08002668 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b096      	sub	sp, #88	@ 0x58
 800266c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800266e:	f107 0314 	add.w	r3, r7, #20
 8002672:	2244      	movs	r2, #68	@ 0x44
 8002674:	2100      	movs	r1, #0
 8002676:	4618      	mov	r0, r3
 8002678:	f01f ffdc 	bl	8022634 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800267c:	463b      	mov	r3, r7
 800267e:	2200      	movs	r2, #0
 8002680:	601a      	str	r2, [r3, #0]
 8002682:	605a      	str	r2, [r3, #4]
 8002684:	609a      	str	r2, [r3, #8]
 8002686:	60da      	str	r2, [r3, #12]
 8002688:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800268a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800268e:	f01a fcaf 	bl	801cff0 <HAL_PWREx_ControlVoltageScaling>
 8002692:	4603      	mov	r3, r0
 8002694:	2b00      	cmp	r3, #0
 8002696:	d001      	beq.n	800269c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8002698:	f000 f835 	bl	8002706 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800269c:	2301      	movs	r3, #1
 800269e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80026a0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80026a4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80026a6:	2302      	movs	r3, #2
 80026a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80026aa:	2303      	movs	r3, #3
 80026ac:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80026ae:	2301      	movs	r3, #1
 80026b0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 20;
 80026b2:	2314      	movs	r3, #20
 80026b4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80026b6:	2307      	movs	r3, #7
 80026b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80026ba:	2302      	movs	r3, #2
 80026bc:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80026be:	2302      	movs	r3, #2
 80026c0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80026c2:	f107 0314 	add.w	r3, r7, #20
 80026c6:	4618      	mov	r0, r3
 80026c8:	f01a fce8 	bl	801d09c <HAL_RCC_OscConfig>
 80026cc:	4603      	mov	r3, r0
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d001      	beq.n	80026d6 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80026d2:	f000 f818 	bl	8002706 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80026d6:	230f      	movs	r3, #15
 80026d8:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80026da:	2303      	movs	r3, #3
 80026dc:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80026de:	2300      	movs	r3, #0
 80026e0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80026e2:	2300      	movs	r3, #0
 80026e4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80026e6:	2300      	movs	r3, #0
 80026e8:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80026ea:	463b      	mov	r3, r7
 80026ec:	2104      	movs	r1, #4
 80026ee:	4618      	mov	r0, r3
 80026f0:	f01b f8e8 	bl	801d8c4 <HAL_RCC_ClockConfig>
 80026f4:	4603      	mov	r3, r0
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d001      	beq.n	80026fe <SystemClock_Config+0x96>
  {
    Error_Handler();
 80026fa:	f000 f804 	bl	8002706 <Error_Handler>
  }
}
 80026fe:	bf00      	nop
 8002700:	3758      	adds	r7, #88	@ 0x58
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}

08002706 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002706:	b480      	push	{r7}
 8002708:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800270a:	b672      	cpsid	i
}
 800270c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800270e:	bf00      	nop
 8002710:	e7fd      	b.n	800270e <Error_Handler+0x8>
	...

08002714 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8002718:	4b1b      	ldr	r3, [pc, #108]	@ (8002788 <MX_SPI3_Init+0x74>)
 800271a:	4a1c      	ldr	r2, [pc, #112]	@ (800278c <MX_SPI3_Init+0x78>)
 800271c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800271e:	4b1a      	ldr	r3, [pc, #104]	@ (8002788 <MX_SPI3_Init+0x74>)
 8002720:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002724:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8002726:	4b18      	ldr	r3, [pc, #96]	@ (8002788 <MX_SPI3_Init+0x74>)
 8002728:	2200      	movs	r2, #0
 800272a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800272c:	4b16      	ldr	r3, [pc, #88]	@ (8002788 <MX_SPI3_Init+0x74>)
 800272e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002732:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002734:	4b14      	ldr	r3, [pc, #80]	@ (8002788 <MX_SPI3_Init+0x74>)
 8002736:	2200      	movs	r2, #0
 8002738:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800273a:	4b13      	ldr	r3, [pc, #76]	@ (8002788 <MX_SPI3_Init+0x74>)
 800273c:	2200      	movs	r2, #0
 800273e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002740:	4b11      	ldr	r3, [pc, #68]	@ (8002788 <MX_SPI3_Init+0x74>)
 8002742:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002746:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002748:	4b0f      	ldr	r3, [pc, #60]	@ (8002788 <MX_SPI3_Init+0x74>)
 800274a:	2218      	movs	r2, #24
 800274c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800274e:	4b0e      	ldr	r3, [pc, #56]	@ (8002788 <MX_SPI3_Init+0x74>)
 8002750:	2200      	movs	r2, #0
 8002752:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002754:	4b0c      	ldr	r3, [pc, #48]	@ (8002788 <MX_SPI3_Init+0x74>)
 8002756:	2200      	movs	r2, #0
 8002758:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800275a:	4b0b      	ldr	r3, [pc, #44]	@ (8002788 <MX_SPI3_Init+0x74>)
 800275c:	2200      	movs	r2, #0
 800275e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8002760:	4b09      	ldr	r3, [pc, #36]	@ (8002788 <MX_SPI3_Init+0x74>)
 8002762:	2207      	movs	r2, #7
 8002764:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002766:	4b08      	ldr	r3, [pc, #32]	@ (8002788 <MX_SPI3_Init+0x74>)
 8002768:	2200      	movs	r2, #0
 800276a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800276c:	4b06      	ldr	r3, [pc, #24]	@ (8002788 <MX_SPI3_Init+0x74>)
 800276e:	2200      	movs	r2, #0
 8002770:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002772:	4805      	ldr	r0, [pc, #20]	@ (8002788 <MX_SPI3_Init+0x74>)
 8002774:	f01b fdd4 	bl	801e320 <HAL_SPI_Init>
 8002778:	4603      	mov	r3, r0
 800277a:	2b00      	cmp	r3, #0
 800277c:	d001      	beq.n	8002782 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800277e:	f7ff ffc2 	bl	8002706 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002782:	bf00      	nop
 8002784:	bd80      	pop	{r7, pc}
 8002786:	bf00      	nop
 8002788:	2000025c 	.word	0x2000025c
 800278c:	40003c00 	.word	0x40003c00

08002790 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b08a      	sub	sp, #40	@ 0x28
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002798:	f107 0314 	add.w	r3, r7, #20
 800279c:	2200      	movs	r2, #0
 800279e:	601a      	str	r2, [r3, #0]
 80027a0:	605a      	str	r2, [r3, #4]
 80027a2:	609a      	str	r2, [r3, #8]
 80027a4:	60da      	str	r2, [r3, #12]
 80027a6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	4a17      	ldr	r2, [pc, #92]	@ (800280c <HAL_SPI_MspInit+0x7c>)
 80027ae:	4293      	cmp	r3, r2
 80027b0:	d128      	bne.n	8002804 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80027b2:	4b17      	ldr	r3, [pc, #92]	@ (8002810 <HAL_SPI_MspInit+0x80>)
 80027b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027b6:	4a16      	ldr	r2, [pc, #88]	@ (8002810 <HAL_SPI_MspInit+0x80>)
 80027b8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80027bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80027be:	4b14      	ldr	r3, [pc, #80]	@ (8002810 <HAL_SPI_MspInit+0x80>)
 80027c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027c2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80027c6:	613b      	str	r3, [r7, #16]
 80027c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80027ca:	4b11      	ldr	r3, [pc, #68]	@ (8002810 <HAL_SPI_MspInit+0x80>)
 80027cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027ce:	4a10      	ldr	r2, [pc, #64]	@ (8002810 <HAL_SPI_MspInit+0x80>)
 80027d0:	f043 0304 	orr.w	r3, r3, #4
 80027d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80027d6:	4b0e      	ldr	r3, [pc, #56]	@ (8002810 <HAL_SPI_MspInit+0x80>)
 80027d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027da:	f003 0304 	and.w	r3, r3, #4
 80027de:	60fb      	str	r3, [r7, #12]
 80027e0:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = PN5180_SCK_Pin|PN5180_MISO_Pin|PN5180_MOSI_Pin;
 80027e2:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80027e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027e8:	2302      	movs	r3, #2
 80027ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ec:	2300      	movs	r3, #0
 80027ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027f0:	2303      	movs	r3, #3
 80027f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80027f4:	2306      	movs	r3, #6
 80027f6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027f8:	f107 0314 	add.w	r3, r7, #20
 80027fc:	4619      	mov	r1, r3
 80027fe:	4805      	ldr	r0, [pc, #20]	@ (8002814 <HAL_SPI_MspInit+0x84>)
 8002800:	f01a f940 	bl	801ca84 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8002804:	bf00      	nop
 8002806:	3728      	adds	r7, #40	@ 0x28
 8002808:	46bd      	mov	sp, r7
 800280a:	bd80      	pop	{r7, pc}
 800280c:	40003c00 	.word	0x40003c00
 8002810:	40021000 	.word	0x40021000
 8002814:	48000800 	.word	0x48000800

08002818 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002818:	b480      	push	{r7}
 800281a:	b083      	sub	sp, #12
 800281c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800281e:	4b0f      	ldr	r3, [pc, #60]	@ (800285c <HAL_MspInit+0x44>)
 8002820:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002822:	4a0e      	ldr	r2, [pc, #56]	@ (800285c <HAL_MspInit+0x44>)
 8002824:	f043 0301 	orr.w	r3, r3, #1
 8002828:	6613      	str	r3, [r2, #96]	@ 0x60
 800282a:	4b0c      	ldr	r3, [pc, #48]	@ (800285c <HAL_MspInit+0x44>)
 800282c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800282e:	f003 0301 	and.w	r3, r3, #1
 8002832:	607b      	str	r3, [r7, #4]
 8002834:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002836:	4b09      	ldr	r3, [pc, #36]	@ (800285c <HAL_MspInit+0x44>)
 8002838:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800283a:	4a08      	ldr	r2, [pc, #32]	@ (800285c <HAL_MspInit+0x44>)
 800283c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002840:	6593      	str	r3, [r2, #88]	@ 0x58
 8002842:	4b06      	ldr	r3, [pc, #24]	@ (800285c <HAL_MspInit+0x44>)
 8002844:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002846:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800284a:	603b      	str	r3, [r7, #0]
 800284c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800284e:	bf00      	nop
 8002850:	370c      	adds	r7, #12
 8002852:	46bd      	mov	sp, r7
 8002854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002858:	4770      	bx	lr
 800285a:	bf00      	nop
 800285c:	40021000 	.word	0x40021000

08002860 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002860:	b480      	push	{r7}
 8002862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002864:	bf00      	nop
 8002866:	e7fd      	b.n	8002864 <NMI_Handler+0x4>

08002868 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002868:	b480      	push	{r7}
 800286a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800286c:	bf00      	nop
 800286e:	e7fd      	b.n	800286c <HardFault_Handler+0x4>

08002870 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002870:	b480      	push	{r7}
 8002872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002874:	bf00      	nop
 8002876:	e7fd      	b.n	8002874 <MemManage_Handler+0x4>

08002878 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002878:	b480      	push	{r7}
 800287a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800287c:	bf00      	nop
 800287e:	e7fd      	b.n	800287c <BusFault_Handler+0x4>

08002880 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002880:	b480      	push	{r7}
 8002882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002884:	bf00      	nop
 8002886:	e7fd      	b.n	8002884 <UsageFault_Handler+0x4>

08002888 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002888:	b480      	push	{r7}
 800288a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800288c:	bf00      	nop
 800288e:	46bd      	mov	sp, r7
 8002890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002894:	4770      	bx	lr

08002896 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002896:	b480      	push	{r7}
 8002898:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800289a:	bf00      	nop
 800289c:	46bd      	mov	sp, r7
 800289e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a2:	4770      	bx	lr

080028a4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80028a4:	b480      	push	{r7}
 80028a6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80028a8:	bf00      	nop
 80028aa:	46bd      	mov	sp, r7
 80028ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b0:	4770      	bx	lr

080028b2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80028b2:	b580      	push	{r7, lr}
 80028b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80028b6:	f019 ff11 	bl	801c6dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80028ba:	bf00      	nop
 80028bc:	bd80      	pop	{r7, pc}

080028be <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80028be:	b580      	push	{r7, lr}
 80028c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PN5180_IRQ_Pin);
 80028c2:	2010      	movs	r0, #16
 80028c4:	f01a fb62 	bl	801cf8c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80028c8:	bf00      	nop
 80028ca:	bd80      	pop	{r7, pc}

080028cc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80028d0:	4802      	ldr	r0, [pc, #8]	@ (80028dc <TIM2_IRQHandler+0x10>)
 80028d2:	f01c fc29 	bl	801f128 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80028d6:	bf00      	nop
 80028d8:	bd80      	pop	{r7, pc}
 80028da:	bf00      	nop
 80028dc:	20000310 	.word	0x20000310

080028e0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80028e4:	4802      	ldr	r0, [pc, #8]	@ (80028f0 <USART1_IRQHandler+0x10>)
 80028e6:	f01d fd05 	bl	80202f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80028ea:	bf00      	nop
 80028ec:	bd80      	pop	{r7, pc}
 80028ee:	bf00      	nop
 80028f0:	200004b0 	.word	0x200004b0

080028f4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80028f4:	b480      	push	{r7}
 80028f6:	af00      	add	r7, sp, #0
  return 1;
 80028f8:	2301      	movs	r3, #1
}
 80028fa:	4618      	mov	r0, r3
 80028fc:	46bd      	mov	sp, r7
 80028fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002902:	4770      	bx	lr

08002904 <_kill>:

int _kill(int pid, int sig)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b082      	sub	sp, #8
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
 800290c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800290e:	f01f fee3 	bl	80226d8 <__errno>
 8002912:	4603      	mov	r3, r0
 8002914:	2216      	movs	r2, #22
 8002916:	601a      	str	r2, [r3, #0]
  return -1;
 8002918:	f04f 33ff 	mov.w	r3, #4294967295
}
 800291c:	4618      	mov	r0, r3
 800291e:	3708      	adds	r7, #8
 8002920:	46bd      	mov	sp, r7
 8002922:	bd80      	pop	{r7, pc}

08002924 <_exit>:

void _exit (int status)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b082      	sub	sp, #8
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800292c:	f04f 31ff 	mov.w	r1, #4294967295
 8002930:	6878      	ldr	r0, [r7, #4]
 8002932:	f7ff ffe7 	bl	8002904 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002936:	bf00      	nop
 8002938:	e7fd      	b.n	8002936 <_exit+0x12>

0800293a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800293a:	b580      	push	{r7, lr}
 800293c:	b086      	sub	sp, #24
 800293e:	af00      	add	r7, sp, #0
 8002940:	60f8      	str	r0, [r7, #12]
 8002942:	60b9      	str	r1, [r7, #8]
 8002944:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002946:	2300      	movs	r3, #0
 8002948:	617b      	str	r3, [r7, #20]
 800294a:	e00a      	b.n	8002962 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800294c:	f3af 8000 	nop.w
 8002950:	4601      	mov	r1, r0
 8002952:	68bb      	ldr	r3, [r7, #8]
 8002954:	1c5a      	adds	r2, r3, #1
 8002956:	60ba      	str	r2, [r7, #8]
 8002958:	b2ca      	uxtb	r2, r1
 800295a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800295c:	697b      	ldr	r3, [r7, #20]
 800295e:	3301      	adds	r3, #1
 8002960:	617b      	str	r3, [r7, #20]
 8002962:	697a      	ldr	r2, [r7, #20]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	429a      	cmp	r2, r3
 8002968:	dbf0      	blt.n	800294c <_read+0x12>
  }

  return len;
 800296a:	687b      	ldr	r3, [r7, #4]
}
 800296c:	4618      	mov	r0, r3
 800296e:	3718      	adds	r7, #24
 8002970:	46bd      	mov	sp, r7
 8002972:	bd80      	pop	{r7, pc}

08002974 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b086      	sub	sp, #24
 8002978:	af00      	add	r7, sp, #0
 800297a:	60f8      	str	r0, [r7, #12]
 800297c:	60b9      	str	r1, [r7, #8]
 800297e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002980:	2300      	movs	r3, #0
 8002982:	617b      	str	r3, [r7, #20]
 8002984:	e009      	b.n	800299a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002986:	68bb      	ldr	r3, [r7, #8]
 8002988:	1c5a      	adds	r2, r3, #1
 800298a:	60ba      	str	r2, [r7, #8]
 800298c:	781b      	ldrb	r3, [r3, #0]
 800298e:	4618      	mov	r0, r3
 8002990:	f000 fb18 	bl	8002fc4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002994:	697b      	ldr	r3, [r7, #20]
 8002996:	3301      	adds	r3, #1
 8002998:	617b      	str	r3, [r7, #20]
 800299a:	697a      	ldr	r2, [r7, #20]
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	429a      	cmp	r2, r3
 80029a0:	dbf1      	blt.n	8002986 <_write+0x12>
  }
  return len;
 80029a2:	687b      	ldr	r3, [r7, #4]
}
 80029a4:	4618      	mov	r0, r3
 80029a6:	3718      	adds	r7, #24
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bd80      	pop	{r7, pc}

080029ac <_close>:

int _close(int file)
{
 80029ac:	b480      	push	{r7}
 80029ae:	b083      	sub	sp, #12
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80029b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80029b8:	4618      	mov	r0, r3
 80029ba:	370c      	adds	r7, #12
 80029bc:	46bd      	mov	sp, r7
 80029be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c2:	4770      	bx	lr

080029c4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80029c4:	b480      	push	{r7}
 80029c6:	b083      	sub	sp, #12
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
 80029cc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80029d4:	605a      	str	r2, [r3, #4]
  return 0;
 80029d6:	2300      	movs	r3, #0
}
 80029d8:	4618      	mov	r0, r3
 80029da:	370c      	adds	r7, #12
 80029dc:	46bd      	mov	sp, r7
 80029de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e2:	4770      	bx	lr

080029e4 <_isatty>:

int _isatty(int file)
{
 80029e4:	b480      	push	{r7}
 80029e6:	b083      	sub	sp, #12
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80029ec:	2301      	movs	r3, #1
}
 80029ee:	4618      	mov	r0, r3
 80029f0:	370c      	adds	r7, #12
 80029f2:	46bd      	mov	sp, r7
 80029f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f8:	4770      	bx	lr

080029fa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80029fa:	b480      	push	{r7}
 80029fc:	b085      	sub	sp, #20
 80029fe:	af00      	add	r7, sp, #0
 8002a00:	60f8      	str	r0, [r7, #12]
 8002a02:	60b9      	str	r1, [r7, #8]
 8002a04:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002a06:	2300      	movs	r3, #0
}
 8002a08:	4618      	mov	r0, r3
 8002a0a:	3714      	adds	r7, #20
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a12:	4770      	bx	lr

08002a14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b086      	sub	sp, #24
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002a1c:	4a14      	ldr	r2, [pc, #80]	@ (8002a70 <_sbrk+0x5c>)
 8002a1e:	4b15      	ldr	r3, [pc, #84]	@ (8002a74 <_sbrk+0x60>)
 8002a20:	1ad3      	subs	r3, r2, r3
 8002a22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002a24:	697b      	ldr	r3, [r7, #20]
 8002a26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002a28:	4b13      	ldr	r3, [pc, #76]	@ (8002a78 <_sbrk+0x64>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d102      	bne.n	8002a36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002a30:	4b11      	ldr	r3, [pc, #68]	@ (8002a78 <_sbrk+0x64>)
 8002a32:	4a12      	ldr	r2, [pc, #72]	@ (8002a7c <_sbrk+0x68>)
 8002a34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002a36:	4b10      	ldr	r3, [pc, #64]	@ (8002a78 <_sbrk+0x64>)
 8002a38:	681a      	ldr	r2, [r3, #0]
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	4413      	add	r3, r2
 8002a3e:	693a      	ldr	r2, [r7, #16]
 8002a40:	429a      	cmp	r2, r3
 8002a42:	d207      	bcs.n	8002a54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002a44:	f01f fe48 	bl	80226d8 <__errno>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	220c      	movs	r2, #12
 8002a4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002a4e:	f04f 33ff 	mov.w	r3, #4294967295
 8002a52:	e009      	b.n	8002a68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002a54:	4b08      	ldr	r3, [pc, #32]	@ (8002a78 <_sbrk+0x64>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002a5a:	4b07      	ldr	r3, [pc, #28]	@ (8002a78 <_sbrk+0x64>)
 8002a5c:	681a      	ldr	r2, [r3, #0]
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	4413      	add	r3, r2
 8002a62:	4a05      	ldr	r2, [pc, #20]	@ (8002a78 <_sbrk+0x64>)
 8002a64:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002a66:	68fb      	ldr	r3, [r7, #12]
}
 8002a68:	4618      	mov	r0, r3
 8002a6a:	3718      	adds	r7, #24
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bd80      	pop	{r7, pc}
 8002a70:	2000c000 	.word	0x2000c000
 8002a74:	00000400 	.word	0x00000400
 8002a78:	200002c0 	.word	0x200002c0
 8002a7c:	20001d58 	.word	0x20001d58

08002a80 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002a80:	b480      	push	{r7}
 8002a82:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002a84:	4b06      	ldr	r3, [pc, #24]	@ (8002aa0 <SystemInit+0x20>)
 8002a86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a8a:	4a05      	ldr	r2, [pc, #20]	@ (8002aa0 <SystemInit+0x20>)
 8002a8c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002a90:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002a94:	bf00      	nop
 8002a96:	46bd      	mov	sp, r7
 8002a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9c:	4770      	bx	lr
 8002a9e:	bf00      	nop
 8002aa0:	e000ed00 	.word	0xe000ed00

08002aa4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim6;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b096      	sub	sp, #88	@ 0x58
 8002aa8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002aaa:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002aae:	2200      	movs	r2, #0
 8002ab0:	601a      	str	r2, [r3, #0]
 8002ab2:	605a      	str	r2, [r3, #4]
 8002ab4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002ab6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002aba:	2200      	movs	r2, #0
 8002abc:	601a      	str	r2, [r3, #0]
 8002abe:	605a      	str	r2, [r3, #4]
 8002ac0:	609a      	str	r2, [r3, #8]
 8002ac2:	60da      	str	r2, [r3, #12]
 8002ac4:	611a      	str	r2, [r3, #16]
 8002ac6:	615a      	str	r2, [r3, #20]
 8002ac8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002aca:	1d3b      	adds	r3, r7, #4
 8002acc:	222c      	movs	r2, #44	@ 0x2c
 8002ace:	2100      	movs	r1, #0
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	f01f fdaf 	bl	8022634 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002ad6:	4b38      	ldr	r3, [pc, #224]	@ (8002bb8 <MX_TIM1_Init+0x114>)
 8002ad8:	4a38      	ldr	r2, [pc, #224]	@ (8002bbc <MX_TIM1_Init+0x118>)
 8002ada:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 80-1;
 8002adc:	4b36      	ldr	r3, [pc, #216]	@ (8002bb8 <MX_TIM1_Init+0x114>)
 8002ade:	224f      	movs	r2, #79	@ 0x4f
 8002ae0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ae2:	4b35      	ldr	r3, [pc, #212]	@ (8002bb8 <MX_TIM1_Init+0x114>)
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 370-1;
 8002ae8:	4b33      	ldr	r3, [pc, #204]	@ (8002bb8 <MX_TIM1_Init+0x114>)
 8002aea:	f240 1271 	movw	r2, #369	@ 0x171
 8002aee:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002af0:	4b31      	ldr	r3, [pc, #196]	@ (8002bb8 <MX_TIM1_Init+0x114>)
 8002af2:	2200      	movs	r2, #0
 8002af4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002af6:	4b30      	ldr	r3, [pc, #192]	@ (8002bb8 <MX_TIM1_Init+0x114>)
 8002af8:	2200      	movs	r2, #0
 8002afa:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002afc:	4b2e      	ldr	r3, [pc, #184]	@ (8002bb8 <MX_TIM1_Init+0x114>)
 8002afe:	2200      	movs	r2, #0
 8002b00:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002b02:	482d      	ldr	r0, [pc, #180]	@ (8002bb8 <MX_TIM1_Init+0x114>)
 8002b04:	f01c f952 	bl	801edac <HAL_TIM_PWM_Init>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d001      	beq.n	8002b12 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8002b0e:	f7ff fdfa 	bl	8002706 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b12:	2300      	movs	r3, #0
 8002b14:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002b16:	2300      	movs	r3, #0
 8002b18:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002b1e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002b22:	4619      	mov	r1, r3
 8002b24:	4824      	ldr	r0, [pc, #144]	@ (8002bb8 <MX_TIM1_Init+0x114>)
 8002b26:	f01d f9c5 	bl	801feb4 <HAL_TIMEx_MasterConfigSynchronization>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d001      	beq.n	8002b34 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8002b30:	f7ff fde9 	bl	8002706 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002b34:	2360      	movs	r3, #96	@ 0x60
 8002b36:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 185;
 8002b38:	23b9      	movs	r3, #185	@ 0xb9
 8002b3a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002b40:	2300      	movs	r3, #0
 8002b42:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002b44:	2300      	movs	r3, #0
 8002b46:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002b4c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002b50:	220c      	movs	r2, #12
 8002b52:	4619      	mov	r1, r3
 8002b54:	4818      	ldr	r0, [pc, #96]	@ (8002bb8 <MX_TIM1_Init+0x114>)
 8002b56:	f01c fbef 	bl	801f338 <HAL_TIM_PWM_ConfigChannel>
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d001      	beq.n	8002b64 <MX_TIM1_Init+0xc0>
  {
    Error_Handler();
 8002b60:	f7ff fdd1 	bl	8002706 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002b64:	2300      	movs	r3, #0
 8002b66:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002b68:	2300      	movs	r3, #0
 8002b6a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002b70:	2300      	movs	r3, #0
 8002b72:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002b74:	2300      	movs	r3, #0
 8002b76:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002b78:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002b7c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002b82:	2300      	movs	r3, #0
 8002b84:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002b86:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002b8a:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002b90:	2300      	movs	r3, #0
 8002b92:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002b94:	1d3b      	adds	r3, r7, #4
 8002b96:	4619      	mov	r1, r3
 8002b98:	4807      	ldr	r0, [pc, #28]	@ (8002bb8 <MX_TIM1_Init+0x114>)
 8002b9a:	f01d f9f1 	bl	801ff80 <HAL_TIMEx_ConfigBreakDeadTime>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d001      	beq.n	8002ba8 <MX_TIM1_Init+0x104>
  {
    Error_Handler();
 8002ba4:	f7ff fdaf 	bl	8002706 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002ba8:	4803      	ldr	r0, [pc, #12]	@ (8002bb8 <MX_TIM1_Init+0x114>)
 8002baa:	f000 f8e5 	bl	8002d78 <HAL_TIM_MspPostInit>

}
 8002bae:	bf00      	nop
 8002bb0:	3758      	adds	r7, #88	@ 0x58
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bd80      	pop	{r7, pc}
 8002bb6:	bf00      	nop
 8002bb8:	200002c4 	.word	0x200002c4
 8002bbc:	40012c00 	.word	0x40012c00

08002bc0 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b088      	sub	sp, #32
 8002bc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002bc6:	f107 0310 	add.w	r3, r7, #16
 8002bca:	2200      	movs	r2, #0
 8002bcc:	601a      	str	r2, [r3, #0]
 8002bce:	605a      	str	r2, [r3, #4]
 8002bd0:	609a      	str	r2, [r3, #8]
 8002bd2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002bd4:	1d3b      	adds	r3, r7, #4
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	601a      	str	r2, [r3, #0]
 8002bda:	605a      	str	r2, [r3, #4]
 8002bdc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002bde:	4b1e      	ldr	r3, [pc, #120]	@ (8002c58 <MX_TIM2_Init+0x98>)
 8002be0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002be4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 79;
 8002be6:	4b1c      	ldr	r3, [pc, #112]	@ (8002c58 <MX_TIM2_Init+0x98>)
 8002be8:	224f      	movs	r2, #79	@ 0x4f
 8002bea:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002bec:	4b1a      	ldr	r3, [pc, #104]	@ (8002c58 <MX_TIM2_Init+0x98>)
 8002bee:	2200      	movs	r2, #0
 8002bf0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8002bf2:	4b19      	ldr	r3, [pc, #100]	@ (8002c58 <MX_TIM2_Init+0x98>)
 8002bf4:	f04f 32ff 	mov.w	r2, #4294967295
 8002bf8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002bfa:	4b17      	ldr	r3, [pc, #92]	@ (8002c58 <MX_TIM2_Init+0x98>)
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002c00:	4b15      	ldr	r3, [pc, #84]	@ (8002c58 <MX_TIM2_Init+0x98>)
 8002c02:	2280      	movs	r2, #128	@ 0x80
 8002c04:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002c06:	4814      	ldr	r0, [pc, #80]	@ (8002c58 <MX_TIM2_Init+0x98>)
 8002c08:	f01b ffb0 	bl	801eb6c <HAL_TIM_Base_Init>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d001      	beq.n	8002c16 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8002c12:	f7ff fd78 	bl	8002706 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002c16:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002c1a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002c1c:	f107 0310 	add.w	r3, r7, #16
 8002c20:	4619      	mov	r1, r3
 8002c22:	480d      	ldr	r0, [pc, #52]	@ (8002c58 <MX_TIM2_Init+0x98>)
 8002c24:	f01c fc9c 	bl	801f560 <HAL_TIM_ConfigClockSource>
 8002c28:	4603      	mov	r3, r0
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d001      	beq.n	8002c32 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8002c2e:	f7ff fd6a 	bl	8002706 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c32:	2300      	movs	r3, #0
 8002c34:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c36:	2300      	movs	r3, #0
 8002c38:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002c3a:	1d3b      	adds	r3, r7, #4
 8002c3c:	4619      	mov	r1, r3
 8002c3e:	4806      	ldr	r0, [pc, #24]	@ (8002c58 <MX_TIM2_Init+0x98>)
 8002c40:	f01d f938 	bl	801feb4 <HAL_TIMEx_MasterConfigSynchronization>
 8002c44:	4603      	mov	r3, r0
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d001      	beq.n	8002c4e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8002c4a:	f7ff fd5c 	bl	8002706 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002c4e:	bf00      	nop
 8002c50:	3720      	adds	r7, #32
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd80      	pop	{r7, pc}
 8002c56:	bf00      	nop
 8002c58:	20000310 	.word	0x20000310

08002c5c <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b084      	sub	sp, #16
 8002c60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c62:	1d3b      	adds	r3, r7, #4
 8002c64:	2200      	movs	r2, #0
 8002c66:	601a      	str	r2, [r3, #0]
 8002c68:	605a      	str	r2, [r3, #4]
 8002c6a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002c6c:	4b14      	ldr	r3, [pc, #80]	@ (8002cc0 <MX_TIM6_Init+0x64>)
 8002c6e:	4a15      	ldr	r2, [pc, #84]	@ (8002cc4 <MX_TIM6_Init+0x68>)
 8002c70:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 79;
 8002c72:	4b13      	ldr	r3, [pc, #76]	@ (8002cc0 <MX_TIM6_Init+0x64>)
 8002c74:	224f      	movs	r2, #79	@ 0x4f
 8002c76:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c78:	4b11      	ldr	r3, [pc, #68]	@ (8002cc0 <MX_TIM6_Init+0x64>)
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1;
 8002c7e:	4b10      	ldr	r3, [pc, #64]	@ (8002cc0 <MX_TIM6_Init+0x64>)
 8002c80:	2201      	movs	r2, #1
 8002c82:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c84:	4b0e      	ldr	r3, [pc, #56]	@ (8002cc0 <MX_TIM6_Init+0x64>)
 8002c86:	2200      	movs	r2, #0
 8002c88:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002c8a:	480d      	ldr	r0, [pc, #52]	@ (8002cc0 <MX_TIM6_Init+0x64>)
 8002c8c:	f01b ff6e 	bl	801eb6c <HAL_TIM_Base_Init>
 8002c90:	4603      	mov	r3, r0
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d001      	beq.n	8002c9a <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8002c96:	f7ff fd36 	bl	8002706 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002ca2:	1d3b      	adds	r3, r7, #4
 8002ca4:	4619      	mov	r1, r3
 8002ca6:	4806      	ldr	r0, [pc, #24]	@ (8002cc0 <MX_TIM6_Init+0x64>)
 8002ca8:	f01d f904 	bl	801feb4 <HAL_TIMEx_MasterConfigSynchronization>
 8002cac:	4603      	mov	r3, r0
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d001      	beq.n	8002cb6 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8002cb2:	f7ff fd28 	bl	8002706 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002cb6:	bf00      	nop
 8002cb8:	3710      	adds	r7, #16
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}
 8002cbe:	bf00      	nop
 8002cc0:	2000035c 	.word	0x2000035c
 8002cc4:	40001000 	.word	0x40001000

08002cc8 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b085      	sub	sp, #20
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a0a      	ldr	r2, [pc, #40]	@ (8002d00 <HAL_TIM_PWM_MspInit+0x38>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d10b      	bne.n	8002cf2 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002cda:	4b0a      	ldr	r3, [pc, #40]	@ (8002d04 <HAL_TIM_PWM_MspInit+0x3c>)
 8002cdc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cde:	4a09      	ldr	r2, [pc, #36]	@ (8002d04 <HAL_TIM_PWM_MspInit+0x3c>)
 8002ce0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002ce4:	6613      	str	r3, [r2, #96]	@ 0x60
 8002ce6:	4b07      	ldr	r3, [pc, #28]	@ (8002d04 <HAL_TIM_PWM_MspInit+0x3c>)
 8002ce8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002cee:	60fb      	str	r3, [r7, #12]
 8002cf0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8002cf2:	bf00      	nop
 8002cf4:	3714      	adds	r7, #20
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfc:	4770      	bx	lr
 8002cfe:	bf00      	nop
 8002d00:	40012c00 	.word	0x40012c00
 8002d04:	40021000 	.word	0x40021000

08002d08 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b084      	sub	sp, #16
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d18:	d114      	bne.n	8002d44 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002d1a:	4b15      	ldr	r3, [pc, #84]	@ (8002d70 <HAL_TIM_Base_MspInit+0x68>)
 8002d1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d1e:	4a14      	ldr	r2, [pc, #80]	@ (8002d70 <HAL_TIM_Base_MspInit+0x68>)
 8002d20:	f043 0301 	orr.w	r3, r3, #1
 8002d24:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d26:	4b12      	ldr	r3, [pc, #72]	@ (8002d70 <HAL_TIM_Base_MspInit+0x68>)
 8002d28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d2a:	f003 0301 	and.w	r3, r3, #1
 8002d2e:	60fb      	str	r3, [r7, #12]
 8002d30:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8002d32:	2200      	movs	r2, #0
 8002d34:	2105      	movs	r1, #5
 8002d36:	201c      	movs	r0, #28
 8002d38:	f019 fdef 	bl	801c91a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002d3c:	201c      	movs	r0, #28
 8002d3e:	f019 fe08 	bl	801c952 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM6_CLK_ENABLE();
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8002d42:	e010      	b.n	8002d66 <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM6)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4a0a      	ldr	r2, [pc, #40]	@ (8002d74 <HAL_TIM_Base_MspInit+0x6c>)
 8002d4a:	4293      	cmp	r3, r2
 8002d4c:	d10b      	bne.n	8002d66 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002d4e:	4b08      	ldr	r3, [pc, #32]	@ (8002d70 <HAL_TIM_Base_MspInit+0x68>)
 8002d50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d52:	4a07      	ldr	r2, [pc, #28]	@ (8002d70 <HAL_TIM_Base_MspInit+0x68>)
 8002d54:	f043 0310 	orr.w	r3, r3, #16
 8002d58:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d5a:	4b05      	ldr	r3, [pc, #20]	@ (8002d70 <HAL_TIM_Base_MspInit+0x68>)
 8002d5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d5e:	f003 0310 	and.w	r3, r3, #16
 8002d62:	60bb      	str	r3, [r7, #8]
 8002d64:	68bb      	ldr	r3, [r7, #8]
}
 8002d66:	bf00      	nop
 8002d68:	3710      	adds	r7, #16
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bd80      	pop	{r7, pc}
 8002d6e:	bf00      	nop
 8002d70:	40021000 	.word	0x40021000
 8002d74:	40001000 	.word	0x40001000

08002d78 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b088      	sub	sp, #32
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d80:	f107 030c 	add.w	r3, r7, #12
 8002d84:	2200      	movs	r2, #0
 8002d86:	601a      	str	r2, [r3, #0]
 8002d88:	605a      	str	r2, [r3, #4]
 8002d8a:	609a      	str	r2, [r3, #8]
 8002d8c:	60da      	str	r2, [r3, #12]
 8002d8e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a12      	ldr	r2, [pc, #72]	@ (8002de0 <HAL_TIM_MspPostInit+0x68>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d11d      	bne.n	8002dd6 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d9a:	4b12      	ldr	r3, [pc, #72]	@ (8002de4 <HAL_TIM_MspPostInit+0x6c>)
 8002d9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d9e:	4a11      	ldr	r2, [pc, #68]	@ (8002de4 <HAL_TIM_MspPostInit+0x6c>)
 8002da0:	f043 0301 	orr.w	r3, r3, #1
 8002da4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002da6:	4b0f      	ldr	r3, [pc, #60]	@ (8002de4 <HAL_TIM_MspPostInit+0x6c>)
 8002da8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002daa:	f003 0301 	and.w	r3, r3, #1
 8002dae:	60bb      	str	r3, [r7, #8]
 8002db0:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = Beep_Pin;
 8002db2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002db6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002db8:	2302      	movs	r3, #2
 8002dba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002dbc:	2302      	movs	r3, #2
 8002dbe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Beep_GPIO_Port, &GPIO_InitStruct);
 8002dc8:	f107 030c 	add.w	r3, r7, #12
 8002dcc:	4619      	mov	r1, r3
 8002dce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002dd2:	f019 fe57 	bl	801ca84 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002dd6:	bf00      	nop
 8002dd8:	3720      	adds	r7, #32
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bd80      	pop	{r7, pc}
 8002dde:	bf00      	nop
 8002de0:	40012c00 	.word	0x40012c00
 8002de4:	40021000 	.word	0x40021000

08002de8 <delay_us>:
}

/* USER CODE BEGIN 1 */
/* TIM6 1665535us60000 */
void delay_us(uint16_t us)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b084      	sub	sp, #16
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	4603      	mov	r3, r0
 8002df0:	80fb      	strh	r3, [r7, #6]
	uint16_t differ = 60000-us;
 8002df2:	88fb      	ldrh	r3, [r7, #6]
 8002df4:	f1c3 437f 	rsb	r3, r3, #4278190080	@ 0xff000000
 8002df8:	f503 037f 	add.w	r3, r3, #16711680	@ 0xff0000
 8002dfc:	f503 436a 	add.w	r3, r3, #59904	@ 0xea00
 8002e00:	3360      	adds	r3, #96	@ 0x60
 8002e02:	81fb      	strh	r3, [r7, #14]

	// 
	HAL_TIM_Base_Start(&htim6);
 8002e04:	480b      	ldr	r0, [pc, #44]	@ (8002e34 <delay_us+0x4c>)
 8002e06:	f01b ff09 	bl	801ec1c <HAL_TIM_Base_Start>

	// CNT
	__HAL_TIM_SET_COUNTER(&htim6, differ);
 8002e0a:	4b0a      	ldr	r3, [pc, #40]	@ (8002e34 <delay_us+0x4c>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	89fa      	ldrh	r2, [r7, #14]
 8002e10:	625a      	str	r2, [r3, #36]	@ 0x24

	while( differ < 60000 )
 8002e12:	e003      	b.n	8002e1c <delay_us+0x34>
	{
		// CNTus
		differ = __HAL_TIM_GET_COUNTER(&htim6);
 8002e14:	4b07      	ldr	r3, [pc, #28]	@ (8002e34 <delay_us+0x4c>)
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e1a:	81fb      	strh	r3, [r7, #14]
	while( differ < 60000 )
 8002e1c:	89fb      	ldrh	r3, [r7, #14]
 8002e1e:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d9f6      	bls.n	8002e14 <delay_us+0x2c>
	}

	// 
	HAL_TIM_Base_Stop(&htim6);
 8002e26:	4803      	ldr	r0, [pc, #12]	@ (8002e34 <delay_us+0x4c>)
 8002e28:	f01b ff44 	bl	801ecb4 <HAL_TIM_Base_Stop>
}
 8002e2c:	bf00      	nop
 8002e2e:	3710      	adds	r7, #16
 8002e30:	46bd      	mov	sp, r7
 8002e32:	bd80      	pop	{r7, pc}
 8002e34:	2000035c 	.word	0x2000035c

08002e38 <beep_start>:

/*  times  interval */
void beep_start(uint8_t times, uint16_t interval)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b082      	sub	sp, #8
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	4603      	mov	r3, r0
 8002e40:	460a      	mov	r2, r1
 8002e42:	71fb      	strb	r3, [r7, #7]
 8002e44:	4613      	mov	r3, r2
 8002e46:	80bb      	strh	r3, [r7, #4]
	while( times -- )
 8002e48:	e019      	b.n	8002e7e <beep_start+0x46>
	{
		/* Start buzzer:  TIM1  4TIM_CHANNEL_4  PWM  */
		if( HAL_TIM_PWM_Start( &htim1, TIM_CHANNEL_4) != HAL_OK )
 8002e4a:	210c      	movs	r1, #12
 8002e4c:	4811      	ldr	r0, [pc, #68]	@ (8002e94 <beep_start+0x5c>)
 8002e4e:	f01c f805 	bl	801ee5c <HAL_TIM_PWM_Start>
 8002e52:	4603      	mov	r3, r0
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d001      	beq.n	8002e5c <beep_start+0x24>
		{
			/* Start Error */
			Error_Handler();
 8002e58:	f7ff fc55 	bl	8002706 <Error_Handler>
		}
		/*   interval  */
		HAL_Delay( interval);
 8002e5c:	88bb      	ldrh	r3, [r7, #4]
 8002e5e:	4618      	mov	r0, r3
 8002e60:	f019 fc5c 	bl	801c71c <HAL_Delay>

		/* Stop buzzer */
		if( HAL_TIM_PWM_Stop( &htim1, TIM_CHANNEL_4 ) != HAL_OK )
 8002e64:	210c      	movs	r1, #12
 8002e66:	480b      	ldr	r0, [pc, #44]	@ (8002e94 <beep_start+0x5c>)
 8002e68:	f01c f8d6 	bl	801f018 <HAL_TIM_PWM_Stop>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d001      	beq.n	8002e76 <beep_start+0x3e>
		{
			/* Start Error */
			Error_Handler();
 8002e72:	f7ff fc48 	bl	8002706 <Error_Handler>
		}
		HAL_Delay(interval);
 8002e76:	88bb      	ldrh	r3, [r7, #4]
 8002e78:	4618      	mov	r0, r3
 8002e7a:	f019 fc4f 	bl	801c71c <HAL_Delay>
	while( times -- )
 8002e7e:	79fb      	ldrb	r3, [r7, #7]
 8002e80:	1e5a      	subs	r2, r3, #1
 8002e82:	71fa      	strb	r2, [r7, #7]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d1e0      	bne.n	8002e4a <beep_start+0x12>
	}
}
 8002e88:	bf00      	nop
 8002e8a:	bf00      	nop
 8002e8c:	3708      	adds	r7, #8
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}
 8002e92:	bf00      	nop
 8002e94:	200002c4 	.word	0x200002c4

08002e98 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002e9c:	4b16      	ldr	r3, [pc, #88]	@ (8002ef8 <MX_USART1_UART_Init+0x60>)
 8002e9e:	4a17      	ldr	r2, [pc, #92]	@ (8002efc <MX_USART1_UART_Init+0x64>)
 8002ea0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002ea2:	4b15      	ldr	r3, [pc, #84]	@ (8002ef8 <MX_USART1_UART_Init+0x60>)
 8002ea4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002ea8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002eaa:	4b13      	ldr	r3, [pc, #76]	@ (8002ef8 <MX_USART1_UART_Init+0x60>)
 8002eac:	2200      	movs	r2, #0
 8002eae:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002eb0:	4b11      	ldr	r3, [pc, #68]	@ (8002ef8 <MX_USART1_UART_Init+0x60>)
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002eb6:	4b10      	ldr	r3, [pc, #64]	@ (8002ef8 <MX_USART1_UART_Init+0x60>)
 8002eb8:	2200      	movs	r2, #0
 8002eba:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002ebc:	4b0e      	ldr	r3, [pc, #56]	@ (8002ef8 <MX_USART1_UART_Init+0x60>)
 8002ebe:	220c      	movs	r2, #12
 8002ec0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ec2:	4b0d      	ldr	r3, [pc, #52]	@ (8002ef8 <MX_USART1_UART_Init+0x60>)
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ec8:	4b0b      	ldr	r3, [pc, #44]	@ (8002ef8 <MX_USART1_UART_Init+0x60>)
 8002eca:	2200      	movs	r2, #0
 8002ecc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002ece:	4b0a      	ldr	r3, [pc, #40]	@ (8002ef8 <MX_USART1_UART_Init+0x60>)
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002ed4:	4b08      	ldr	r3, [pc, #32]	@ (8002ef8 <MX_USART1_UART_Init+0x60>)
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002eda:	4807      	ldr	r0, [pc, #28]	@ (8002ef8 <MX_USART1_UART_Init+0x60>)
 8002edc:	f01d f8e6 	bl	80200ac <HAL_UART_Init>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d001      	beq.n	8002eea <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8002ee6:	f7ff fc0e 	bl	8002706 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  HAL_UART_Receive_IT(&huart1, &s_uart1_rxch, 1);
 8002eea:	2201      	movs	r2, #1
 8002eec:	4904      	ldr	r1, [pc, #16]	@ (8002f00 <MX_USART1_UART_Init+0x68>)
 8002eee:	4802      	ldr	r0, [pc, #8]	@ (8002ef8 <MX_USART1_UART_Init+0x60>)
 8002ef0:	f01d f9b4 	bl	802025c <HAL_UART_Receive_IT>
  /* USER CODE END USART1_Init 2 */

}
 8002ef4:	bf00      	nop
 8002ef6:	bd80      	pop	{r7, pc}
 8002ef8:	200004b0 	.word	0x200004b0
 8002efc:	40013800 	.word	0x40013800
 8002f00:	200003a8 	.word	0x200003a8

08002f04 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b0a0      	sub	sp, #128	@ 0x80
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f0c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002f10:	2200      	movs	r2, #0
 8002f12:	601a      	str	r2, [r3, #0]
 8002f14:	605a      	str	r2, [r3, #4]
 8002f16:	609a      	str	r2, [r3, #8]
 8002f18:	60da      	str	r2, [r3, #12]
 8002f1a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002f1c:	f107 0310 	add.w	r3, r7, #16
 8002f20:	225c      	movs	r2, #92	@ 0x5c
 8002f22:	2100      	movs	r1, #0
 8002f24:	4618      	mov	r0, r3
 8002f26:	f01f fb85 	bl	8022634 <memset>
  if(uartHandle->Instance==USART1)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	4a23      	ldr	r2, [pc, #140]	@ (8002fbc <HAL_UART_MspInit+0xb8>)
 8002f30:	4293      	cmp	r3, r2
 8002f32:	d13f      	bne.n	8002fb4 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002f34:	2301      	movs	r3, #1
 8002f36:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002f38:	2300      	movs	r3, #0
 8002f3a:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002f3c:	f107 0310 	add.w	r3, r7, #16
 8002f40:	4618      	mov	r0, r3
 8002f42:	f01a fee3 	bl	801dd0c <HAL_RCCEx_PeriphCLKConfig>
 8002f46:	4603      	mov	r3, r0
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d001      	beq.n	8002f50 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002f4c:	f7ff fbdb 	bl	8002706 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002f50:	4b1b      	ldr	r3, [pc, #108]	@ (8002fc0 <HAL_UART_MspInit+0xbc>)
 8002f52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f54:	4a1a      	ldr	r2, [pc, #104]	@ (8002fc0 <HAL_UART_MspInit+0xbc>)
 8002f56:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f5a:	6613      	str	r3, [r2, #96]	@ 0x60
 8002f5c:	4b18      	ldr	r3, [pc, #96]	@ (8002fc0 <HAL_UART_MspInit+0xbc>)
 8002f5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f60:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f64:	60fb      	str	r3, [r7, #12]
 8002f66:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f68:	4b15      	ldr	r3, [pc, #84]	@ (8002fc0 <HAL_UART_MspInit+0xbc>)
 8002f6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f6c:	4a14      	ldr	r2, [pc, #80]	@ (8002fc0 <HAL_UART_MspInit+0xbc>)
 8002f6e:	f043 0301 	orr.w	r3, r3, #1
 8002f72:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002f74:	4b12      	ldr	r3, [pc, #72]	@ (8002fc0 <HAL_UART_MspInit+0xbc>)
 8002f76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f78:	f003 0301 	and.w	r3, r3, #1
 8002f7c:	60bb      	str	r3, [r7, #8]
 8002f7e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002f80:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002f84:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f86:	2302      	movs	r3, #2
 8002f88:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f8e:	2303      	movs	r3, #3
 8002f90:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002f92:	2307      	movs	r3, #7
 8002f94:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f96:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002f9a:	4619      	mov	r1, r3
 8002f9c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002fa0:	f019 fd70 	bl	801ca84 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	2100      	movs	r1, #0
 8002fa8:	2025      	movs	r0, #37	@ 0x25
 8002faa:	f019 fcb6 	bl	801c91a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002fae:	2025      	movs	r0, #37	@ 0x25
 8002fb0:	f019 fccf 	bl	801c952 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002fb4:	bf00      	nop
 8002fb6:	3780      	adds	r7, #128	@ 0x80
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	bd80      	pop	{r7, pc}
 8002fbc:	40013800 	.word	0x40013800
 8002fc0:	40021000 	.word	0x40021000

08002fc4 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define	PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif
PUTCHAR_PROTOTYPE
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b082      	sub	sp, #8
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 8002fcc:	1d39      	adds	r1, r7, #4
 8002fce:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002fd2:	2201      	movs	r2, #1
 8002fd4:	4803      	ldr	r0, [pc, #12]	@ (8002fe4 <__io_putchar+0x20>)
 8002fd6:	f01d f8b7 	bl	8020148 <HAL_UART_Transmit>
	return ch;
 8002fda:	687b      	ldr	r3, [r7, #4]
}
 8002fdc:	4618      	mov	r0, r3
 8002fde:	3708      	adds	r7, #8
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	bd80      	pop	{r7, pc}
 8002fe4:	200004b0 	.word	0x200004b0

08002fe8 <HAL_UART_RxCpltCallback>:

/* ->cpu g_uart1_rxbuf 1 s_uart1_rxch  g_uart1_rxbuf +1 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b082      	sub	sp, #8
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
	if( huart->Instance == USART1 )
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4a0d      	ldr	r2, [pc, #52]	@ (800302c <HAL_UART_RxCpltCallback+0x44>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d113      	bne.n	8003022 <HAL_UART_RxCpltCallback+0x3a>
	{
		 printf("UART1 received: %s\r\n", g_uart1_rxbuf); // 
 8002ffa:	490d      	ldr	r1, [pc, #52]	@ (8003030 <HAL_UART_RxCpltCallback+0x48>)
 8002ffc:	480d      	ldr	r0, [pc, #52]	@ (8003034 <HAL_UART_RxCpltCallback+0x4c>)
 8002ffe:	f01f f9b9 	bl	8022374 <iprintf>
		/* buf  */
		if( g_uart1_bytes < sizeof(g_uart1_rxbuf) )
		{
			g_uart1_rxbuf[g_uart1_bytes++] = s_uart1_rxch;
 8003002:	4b0d      	ldr	r3, [pc, #52]	@ (8003038 <HAL_UART_RxCpltCallback+0x50>)
 8003004:	781b      	ldrb	r3, [r3, #0]
 8003006:	1c5a      	adds	r2, r3, #1
 8003008:	b2d1      	uxtb	r1, r2
 800300a:	4a0b      	ldr	r2, [pc, #44]	@ (8003038 <HAL_UART_RxCpltCallback+0x50>)
 800300c:	7011      	strb	r1, [r2, #0]
 800300e:	461a      	mov	r2, r3
 8003010:	4b0a      	ldr	r3, [pc, #40]	@ (800303c <HAL_UART_RxCpltCallback+0x54>)
 8003012:	7819      	ldrb	r1, [r3, #0]
 8003014:	4b06      	ldr	r3, [pc, #24]	@ (8003030 <HAL_UART_RxCpltCallback+0x48>)
 8003016:	5499      	strb	r1, [r3, r2]
		}
		/*  */
		HAL_UART_Receive_IT(&huart1, &s_uart1_rxch, 1);
 8003018:	2201      	movs	r2, #1
 800301a:	4908      	ldr	r1, [pc, #32]	@ (800303c <HAL_UART_RxCpltCallback+0x54>)
 800301c:	4808      	ldr	r0, [pc, #32]	@ (8003040 <HAL_UART_RxCpltCallback+0x58>)
 800301e:	f01d f91d 	bl	802025c <HAL_UART_Receive_IT>
	}
}
 8003022:	bf00      	nop
 8003024:	3708      	adds	r7, #8
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}
 800302a:	bf00      	nop
 800302c:	40013800 	.word	0x40013800
 8003030:	200003ac 	.word	0x200003ac
 8003034:	080254a4 	.word	0x080254a4
 8003038:	200004ac 	.word	0x200004ac
 800303c:	200003a8 	.word	0x200003a8
 8003040:	200004b0 	.word	0x200004b0

08003044 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003044:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800307c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003048:	f7ff fd1a 	bl	8002a80 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800304c:	480c      	ldr	r0, [pc, #48]	@ (8003080 <LoopForever+0x6>)
  ldr r1, =_edata
 800304e:	490d      	ldr	r1, [pc, #52]	@ (8003084 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003050:	4a0d      	ldr	r2, [pc, #52]	@ (8003088 <LoopForever+0xe>)
  movs r3, #0
 8003052:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003054:	e002      	b.n	800305c <LoopCopyDataInit>

08003056 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003056:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003058:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800305a:	3304      	adds	r3, #4

0800305c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800305c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800305e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003060:	d3f9      	bcc.n	8003056 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003062:	4a0a      	ldr	r2, [pc, #40]	@ (800308c <LoopForever+0x12>)
  ldr r4, =_ebss
 8003064:	4c0a      	ldr	r4, [pc, #40]	@ (8003090 <LoopForever+0x16>)
  movs r3, #0
 8003066:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003068:	e001      	b.n	800306e <LoopFillZerobss>

0800306a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800306a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800306c:	3204      	adds	r2, #4

0800306e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800306e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003070:	d3fb      	bcc.n	800306a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003072:	f01f fb37 	bl	80226e4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003076:	f7ff fad7 	bl	8002628 <main>

0800307a <LoopForever>:

LoopForever:
    b LoopForever
 800307a:	e7fe      	b.n	800307a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800307c:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8003080:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003084:	20000240 	.word	0x20000240
  ldr r2, =_sidata
 8003088:	0802755c 	.word	0x0802755c
  ldr r2, =_sbss
 800308c:	20000240 	.word	0x20000240
  ldr r4, =_ebss
 8003090:	20001d54 	.word	0x20001d54

08003094 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003094:	e7fe      	b.n	8003094 <ADC1_IRQHandler>
	...

08003098 <nfc_discovery_main>:
/*******************************************************************************
**   Code
*******************************************************************************/

int nfc_discovery_main(void)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b086      	sub	sp, #24
 800309c:	af00      	add	r7, sp, #0
    do
    {
        phStatus_t status = PH_ERR_INTERNAL_ERROR;
 800309e:	237f      	movs	r3, #127	@ 0x7f
 80030a0:	82fb      	strh	r3, [r7, #22]
        phNfcLib_Status_t     dwStatus;
#ifdef PH_PLATFORM_HAS_ICFRONTEND
        phNfcLib_AppContext_t AppContext = {0};
 80030a2:	1d3b      	adds	r3, r7, #4
 80030a4:	2200      	movs	r2, #0
 80030a6:	601a      	str	r2, [r3, #0]
 80030a8:	605a      	str	r2, [r3, #4]
 80030aa:	609a      	str	r2, [r3, #8]
#ifndef PH_OSAL_NULLOS
        phOsal_ThreadObj_t DiscLoop;
#endif /* PH_OSAL_NULLOS */

        /* 1.CPUPerform Controller specific initialization. */
        phApp_CPU_Init();
 80030ac:	f002 fa4a 	bl	8005544 <phApp_CPU_Init>

        /* Perform OSAL Initialization. */
//        (void)phOsal_Init(); // STM32HAL_Ini()SystickHAL_InitTick()OSAL

        DEBUG_PRINTF("\n[DiscoveryLoop]: \n");
 80030b0:	484c      	ldr	r0, [pc, #304]	@ (80031e4 <nfc_discovery_main+0x14c>)
 80030b2:	f01f f9cf 	bl	8022454 <puts>
 80030b6:	4b4c      	ldr	r3, [pc, #304]	@ (80031e8 <nfc_discovery_main+0x150>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	689b      	ldr	r3, [r3, #8]
 80030bc:	4618      	mov	r0, r3
 80030be:	f01f f883 	bl	80221c8 <fflush>

        /* 3.IC */
#ifdef PH_PLATFORM_HAS_ICFRONTEND
        status = phbalReg_Init(&sBalParams, sizeof(phbalReg_Type_t));
 80030c2:	2104      	movs	r1, #4
 80030c4:	4849      	ldr	r0, [pc, #292]	@ (80031ec <nfc_discovery_main+0x154>)
 80030c6:	f019 f86d 	bl	801c1a4 <phbalReg_Init>
 80030ca:	4603      	mov	r3, r0
 80030cc:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 80030ce:	8afb      	ldrh	r3, [r7, #22]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d00b      	beq.n	80030ec <nfc_discovery_main+0x54>
 80030d4:	8afb      	ldrh	r3, [r7, #22]
 80030d6:	461a      	mov	r2, r3
 80030d8:	2190      	movs	r1, #144	@ 0x90
 80030da:	4845      	ldr	r0, [pc, #276]	@ (80031f0 <nfc_discovery_main+0x158>)
 80030dc:	f01f f94a 	bl	8022374 <iprintf>
 80030e0:	4b41      	ldr	r3, [pc, #260]	@ (80031e8 <nfc_discovery_main+0x150>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	689b      	ldr	r3, [r3, #8]
 80030e6:	4618      	mov	r0, r3
 80030e8:	f01f f86e 	bl	80221c8 <fflush>

        AppContext.pBalDataparams = &sBalParams;
 80030ec:	4b3f      	ldr	r3, [pc, #252]	@ (80031ec <nfc_discovery_main+0x154>)
 80030ee:	607b      	str	r3, [r7, #4]
        dwStatus = phNfcLib_SetContext(&AppContext);
 80030f0:	1d3b      	adds	r3, r7, #4
 80030f2:	4618      	mov	r0, r3
 80030f4:	f005 fdea 	bl	8008ccc <phNfcLib_SetContext>
 80030f8:	6138      	str	r0, [r7, #16]
        CHECK_NFCLIB_STATUS(dwStatus);
 80030fa:	693b      	ldr	r3, [r7, #16]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d00a      	beq.n	8003116 <nfc_discovery_main+0x7e>
 8003100:	693a      	ldr	r2, [r7, #16]
 8003102:	2194      	movs	r1, #148	@ 0x94
 8003104:	483b      	ldr	r0, [pc, #236]	@ (80031f4 <nfc_discovery_main+0x15c>)
 8003106:	f01f f935 	bl	8022374 <iprintf>
 800310a:	4b37      	ldr	r3, [pc, #220]	@ (80031e8 <nfc_discovery_main+0x150>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	689b      	ldr	r3, [r3, #8]
 8003110:	4618      	mov	r0, r3
 8003112:	f01f f859 	bl	80221c8 <fflush>
#endif

        /* 4.NFCInitialize library */
        dwStatus = phNfcLib_Init();
 8003116:	f006 f863 	bl	80091e0 <phNfcLib_Init>
 800311a:	6138      	str	r0, [r7, #16]
        CHECK_NFCLIB_STATUS(dwStatus);
 800311c:	693b      	ldr	r3, [r7, #16]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d00a      	beq.n	8003138 <nfc_discovery_main+0xa0>
 8003122:	693a      	ldr	r2, [r7, #16]
 8003124:	2199      	movs	r1, #153	@ 0x99
 8003126:	4833      	ldr	r0, [pc, #204]	@ (80031f4 <nfc_discovery_main+0x15c>)
 8003128:	f01f f924 	bl	8022374 <iprintf>
 800312c:	4b2e      	ldr	r3, [pc, #184]	@ (80031e8 <nfc_discovery_main+0x150>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	689b      	ldr	r3, [r3, #8]
 8003132:	4618      	mov	r0, r3
 8003134:	f01f f848 	bl	80221c8 <fflush>
        if(dwStatus != PH_NFCLIB_STATUS_SUCCESS) break;
 8003138:	693b      	ldr	r3, [r7, #16]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d142      	bne.n	80031c4 <nfc_discovery_main+0x12c>

        /* 5. Set the generic pointer */
        pHal = phNfcLib_GetDataParams(PH_COMP_HAL);			// 
 800313e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8003142:	f006 f911 	bl	8009368 <phNfcLib_GetDataParams>
 8003146:	4603      	mov	r3, r0
 8003148:	4a2b      	ldr	r2, [pc, #172]	@ (80031f8 <nfc_discovery_main+0x160>)
 800314a:	6013      	str	r3, [r2, #0]
        pDiscLoop = phNfcLib_GetDataParams(PH_COMP_AC_DISCLOOP);	// Discovery Loop 
 800314c:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8003150:	f006 f90a 	bl	8009368 <phNfcLib_GetDataParams>
 8003154:	4603      	mov	r3, r0
 8003156:	4a29      	ldr	r2, [pc, #164]	@ (80031fc <nfc_discovery_main+0x164>)
 8003158:	6013      	str	r3, [r2, #0]

        /* 6.Initialize other components that are not initialized by NFCLIB and configure Discovery Loop. */
        status = phApp_Comp_Init(pDiscLoop);
 800315a:	4b28      	ldr	r3, [pc, #160]	@ (80031fc <nfc_discovery_main+0x164>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	4618      	mov	r0, r3
 8003160:	f002 fa02 	bl	8005568 <phApp_Comp_Init>
 8003164:	4603      	mov	r3, r0
 8003166:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8003168:	8afb      	ldrh	r3, [r7, #22]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d00b      	beq.n	8003186 <nfc_discovery_main+0xee>
 800316e:	8afb      	ldrh	r3, [r7, #22]
 8003170:	461a      	mov	r2, r3
 8003172:	21a2      	movs	r1, #162	@ 0xa2
 8003174:	481e      	ldr	r0, [pc, #120]	@ (80031f0 <nfc_discovery_main+0x158>)
 8003176:	f01f f8fd 	bl	8022374 <iprintf>
 800317a:	4b1b      	ldr	r3, [pc, #108]	@ (80031e8 <nfc_discovery_main+0x150>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	689b      	ldr	r3, [r3, #8]
 8003180:	4618      	mov	r0, r3
 8003182:	f01f f821 	bl	80221c8 <fflush>
        if(status != PH_ERR_SUCCESS) break;
 8003186:	8afb      	ldrh	r3, [r7, #22]
 8003188:	2b00      	cmp	r3, #0
 800318a:	d11d      	bne.n	80031c8 <nfc_discovery_main+0x130>

        /* 7.Perform Platform Init */
        status = phApp_Configure_IRQ();
 800318c:	f002 fa1e 	bl	80055cc <phApp_Configure_IRQ>
 8003190:	4603      	mov	r3, r0
 8003192:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8003194:	8afb      	ldrh	r3, [r7, #22]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d00b      	beq.n	80031b2 <nfc_discovery_main+0x11a>
 800319a:	8afb      	ldrh	r3, [r7, #22]
 800319c:	461a      	mov	r2, r3
 800319e:	21a7      	movs	r1, #167	@ 0xa7
 80031a0:	4813      	ldr	r0, [pc, #76]	@ (80031f0 <nfc_discovery_main+0x158>)
 80031a2:	f01f f8e7 	bl	8022374 <iprintf>
 80031a6:	4b10      	ldr	r3, [pc, #64]	@ (80031e8 <nfc_discovery_main+0x150>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	689b      	ldr	r3, [r3, #8]
 80031ac:	4618      	mov	r0, r3
 80031ae:	f01f f80b 	bl	80221c8 <fflush>
        if(status != PH_ERR_SUCCESS) break;
 80031b2:	8afb      	ldrh	r3, [r7, #22]
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d109      	bne.n	80031cc <nfc_discovery_main+0x134>
        phOsal_StartScheduler();

        DEBUG_PRINTF("RTOS Error : Scheduler exited. \n");
#else
        /* 8.DiscoveryLoop */
        (void)DiscoveryLoop_Demo(pDiscLoop);
 80031b8:	4b10      	ldr	r3, [pc, #64]	@ (80031fc <nfc_discovery_main+0x164>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4618      	mov	r0, r3
 80031be:	f000 f821 	bl	8003204 <DiscoveryLoop_Demo>
 80031c2:	e004      	b.n	80031ce <nfc_discovery_main+0x136>
        if(dwStatus != PH_NFCLIB_STATUS_SUCCESS) break;
 80031c4:	bf00      	nop
 80031c6:	e002      	b.n	80031ce <nfc_discovery_main+0x136>
        if(status != PH_ERR_SUCCESS) break;
 80031c8:	bf00      	nop
 80031ca:	e000      	b.n	80031ce <nfc_discovery_main+0x136>
        if(status != PH_ERR_SUCCESS) break;
 80031cc:	bf00      	nop
#endif
    } while(0);

    while(bInfLoop); /* Comes here if initialization failure or scheduler exit due to error */
 80031ce:	bf00      	nop
 80031d0:	4b0b      	ldr	r3, [pc, #44]	@ (8003200 <nfc_discovery_main+0x168>)
 80031d2:	781b      	ldrb	r3, [r3, #0]
 80031d4:	b2db      	uxtb	r3, r3
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d1fa      	bne.n	80031d0 <nfc_discovery_main+0x138>

    return 0;
 80031da:	2300      	movs	r3, #0
}
 80031dc:	4618      	mov	r0, r3
 80031de:	3718      	adds	r7, #24
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bd80      	pop	{r7, pc}
 80031e4:	080254bc 	.word	0x080254bc
 80031e8:	20000084 	.word	0x20000084
 80031ec:	200008dc 	.word	0x200008dc
 80031f0:	080254d0 	.word	0x080254d0
 80031f4:	08025538 	.word	0x08025538
 80031f8:	200008e0 	.word	0x200008e0
 80031fc:	20000538 	.word	0x20000538
 8003200:	20000022 	.word	0x20000022

08003204 <DiscoveryLoop_Demo>:
* NFCNFC
* \param   pDataParams      The discovery loop data parameters
* \note    This function will never return
*/
void DiscoveryLoop_Demo(void  *pDataParams)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b086      	sub	sp, #24
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
    phStatus_t    status, statustmp;
    uint16_t      wEntryPoint;
    phacDiscLoop_Profile_t bProfile = PHAC_DISCLOOP_PROFILE_UNKNOWN;
 800320c:	2300      	movs	r3, #0
 800320e:	757b      	strb	r3, [r7, #21]
    /* This call shall allocate secure context before calling any secure function,
     * when FreeRtos trust zone is enabled.
     * */
//    phOsal_ThreadSecureStack( 512 ); // FreeRTOS Trust Zone

    DEBUG_PRINTF("Entering Discovery Loop Demo...\r\n");
 8003210:	489b      	ldr	r0, [pc, #620]	@ (8003480 <DiscoveryLoop_Demo+0x27c>)
 8003212:	f01f f91f 	bl	8022454 <puts>
 8003216:	4b9b      	ldr	r3, [pc, #620]	@ (8003484 <DiscoveryLoop_Demo+0x280>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	689b      	ldr	r3, [r3, #8]
 800321c:	4618      	mov	r0, r3
 800321e:	f01e ffd3 	bl	80221c8 <fflush>
#ifdef ENABLE_DISC_CONFIG

#ifndef ENABLE_EMVCO_PROF
    bProfile = PHAC_DISCLOOP_PROFILE_NFC;
#else
    bProfile = PHAC_DISCLOOP_PROFILE_EMVCO;
 8003222:	2302      	movs	r3, #2
 8003224:	757b      	strb	r3, [r7, #21]
#endif
    /* Load selected profile for Discovery loop */
    LoadProfile(bProfile);
 8003226:	7d7b      	ldrb	r3, [r7, #21]
 8003228:	4618      	mov	r0, r3
 800322a:	f000 fc57 	bl	8003adc <LoadProfile>
#endif /* ENABLE_DISC_CONFIG */

/* PN5180 */
#ifdef NXPBUILD__PHHAL_HW_TARGET	// HAL(PN5180)
    /* Initialize the setting for Listen Mode */
    status = phApp_HALConfigAutoColl();
 800322e:	f002 f9e3 	bl	80055f8 <phApp_HALConfigAutoColl>
 8003232:	4603      	mov	r3, r0
 8003234:	827b      	strh	r3, [r7, #18]
    CHECK_STATUS(status);
 8003236:	8a7b      	ldrh	r3, [r7, #18]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d00b      	beq.n	8003254 <DiscoveryLoop_Demo+0x50>
 800323c:	8a7b      	ldrh	r3, [r7, #18]
 800323e:	461a      	mov	r2, r3
 8003240:	21e5      	movs	r1, #229	@ 0xe5
 8003242:	4891      	ldr	r0, [pc, #580]	@ (8003488 <DiscoveryLoop_Demo+0x284>)
 8003244:	f01f f896 	bl	8022374 <iprintf>
 8003248:	4b8e      	ldr	r3, [pc, #568]	@ (8003484 <DiscoveryLoop_Demo+0x280>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	689b      	ldr	r3, [r3, #8]
 800324e:	4618      	mov	r0, r3
 8003250:	f01e ffba 	bl	80221c8 <fflush>
#endif /* NXPBUILD__PHHAL_HW_TARGET */

    /* 2.14443A15693Get Poll Configuration */
    status = phacDiscLoop_GetConfig(pDataParams, PHAC_DISCLOOP_CONFIG_PAS_POLL_TECH_CFG, &bSavePollTechCfg);
 8003254:	4a8d      	ldr	r2, [pc, #564]	@ (800348c <DiscoveryLoop_Demo+0x288>)
 8003256:	218c      	movs	r1, #140	@ 0x8c
 8003258:	6878      	ldr	r0, [r7, #4]
 800325a:	f007 fb09 	bl	800a870 <phacDiscLoop_Sw_GetConfig>
 800325e:	4603      	mov	r3, r0
 8003260:	827b      	strh	r3, [r7, #18]
    CHECK_STATUS(status);
 8003262:	8a7b      	ldrh	r3, [r7, #18]
 8003264:	2b00      	cmp	r3, #0
 8003266:	d00b      	beq.n	8003280 <DiscoveryLoop_Demo+0x7c>
 8003268:	8a7b      	ldrh	r3, [r7, #18]
 800326a:	461a      	mov	r2, r3
 800326c:	21ea      	movs	r1, #234	@ 0xea
 800326e:	4886      	ldr	r0, [pc, #536]	@ (8003488 <DiscoveryLoop_Demo+0x284>)
 8003270:	f01f f880 	bl	8022374 <iprintf>
 8003274:	4b83      	ldr	r3, [pc, #524]	@ (8003484 <DiscoveryLoop_Demo+0x280>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	689b      	ldr	r3, [r3, #8]
 800327a:	4618      	mov	r0, r3
 800327c:	f01e ffa4 	bl	80221c8 <fflush>

    /* 3. Start in poll mode */
    wEntryPoint = PHAC_DISCLOOP_ENTRY_POINT_POLL;
 8003280:	2300      	movs	r3, #0
 8003282:	82fb      	strh	r3, [r7, #22]
    status = PHAC_DISCLOOP_LPCD_NO_TECH_DETECTED;
 8003284:	2386      	movs	r3, #134	@ 0x86
 8003286:	827b      	strh	r3, [r7, #18]

    /* 4. Switch off RF field */
    statustmp = phhalHw_FieldOff(pHal);
 8003288:	4b81      	ldr	r3, [pc, #516]	@ (8003490 <DiscoveryLoop_Demo+0x28c>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	4618      	mov	r0, r3
 800328e:	f00d f873 	bl	8010378 <phhalHw_Pn5180_FieldOff>
 8003292:	4603      	mov	r3, r0
 8003294:	823b      	strh	r3, [r7, #16]
    CHECK_STATUS(statustmp);
 8003296:	8a3b      	ldrh	r3, [r7, #16]
 8003298:	2b00      	cmp	r3, #0
 800329a:	d00b      	beq.n	80032b4 <DiscoveryLoop_Demo+0xb0>
 800329c:	8a3b      	ldrh	r3, [r7, #16]
 800329e:	461a      	mov	r2, r3
 80032a0:	21f2      	movs	r1, #242	@ 0xf2
 80032a2:	4879      	ldr	r0, [pc, #484]	@ (8003488 <DiscoveryLoop_Demo+0x284>)
 80032a4:	f01f f866 	bl	8022374 <iprintf>
 80032a8:	4b76      	ldr	r3, [pc, #472]	@ (8003484 <DiscoveryLoop_Demo+0x280>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	689b      	ldr	r3, [r3, #8]
 80032ae:	4618      	mov	r0, r3
 80032b0:	f01e ff8a 	bl	80221c8 <fflush>

//1    TestRFField();

    while(1)
    {
    	DEBUG_PRINTF("Poll cycle start...\r\n");
 80032b4:	4877      	ldr	r0, [pc, #476]	@ (8003494 <DiscoveryLoop_Demo+0x290>)
 80032b6:	f01f f8cd 	bl	8022454 <puts>
 80032ba:	4b72      	ldr	r3, [pc, #456]	@ (8003484 <DiscoveryLoop_Demo+0x280>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	689b      	ldr	r3, [r3, #8]
 80032c0:	4618      	mov	r0, r3
 80032c2:	f01e ff81 	bl	80221c8 <fflush>

        /* """removal"
         * Before polling set Discovery Poll State to Detection , as later in the code it can be changed to e.g. PHAC_DISCLOOP_POLL_STATE_REMOVAL*/
        statustmp = phacDiscLoop_SetConfig(pDataParams, PHAC_DISCLOOP_CONFIG_NEXT_POLL_STATE, PHAC_DISCLOOP_POLL_STATE_DETECTION);
 80032c6:	2201      	movs	r2, #1
 80032c8:	2184      	movs	r1, #132	@ 0x84
 80032ca:	6878      	ldr	r0, [r7, #4]
 80032cc:	f006 fe52 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 80032d0:	4603      	mov	r3, r0
 80032d2:	823b      	strh	r3, [r7, #16]
        CHECK_STATUS(statustmp);
 80032d4:	8a3b      	ldrh	r3, [r7, #16]
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d00b      	beq.n	80032f2 <DiscoveryLoop_Demo+0xee>
 80032da:	8a3b      	ldrh	r3, [r7, #16]
 80032dc:	461a      	mov	r2, r3
 80032de:	21fe      	movs	r1, #254	@ 0xfe
 80032e0:	4869      	ldr	r0, [pc, #420]	@ (8003488 <DiscoveryLoop_Demo+0x284>)
 80032e2:	f01f f847 	bl	8022374 <iprintf>
 80032e6:	4b67      	ldr	r3, [pc, #412]	@ (8003484 <DiscoveryLoop_Demo+0x280>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	689b      	ldr	r3, [r3, #8]
 80032ec:	4618      	mov	r0, r3
 80032ee:	f01e ff6b 	bl	80221c8 <fflush>
#endif /* PH_EXAMPLE1_LPCD_ENABLE*/

        /* 
         * Start discovery loop */
        /* PROGRAM BLOCK HERE at first, problem is solved */
        status = phacDiscLoop_Run(pDataParams, wEntryPoint);
 80032f2:	8afb      	ldrh	r3, [r7, #22]
 80032f4:	b2db      	uxtb	r3, r3
 80032f6:	4619      	mov	r1, r3
 80032f8:	6878      	ldr	r0, [r7, #4]
 80032fa:	f006 fd69 	bl	8009dd0 <phacDiscLoop_Sw_Run>
 80032fe:	4603      	mov	r3, r0
 8003300:	827b      	strh	r3, [r7, #18]
        /* 0x4080    0x4083, ? 0x408B */
        DEBUG_PRINTF("Discovery result: 0x%04X\r\n", status);
 8003302:	8a7b      	ldrh	r3, [r7, #18]
 8003304:	4619      	mov	r1, r3
 8003306:	4864      	ldr	r0, [pc, #400]	@ (8003498 <DiscoveryLoop_Demo+0x294>)
 8003308:	f01f f834 	bl	8022374 <iprintf>
 800330c:	4b5d      	ldr	r3, [pc, #372]	@ (8003484 <DiscoveryLoop_Demo+0x280>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	689b      	ldr	r3, [r3, #8]
 8003312:	4618      	mov	r0, r3
 8003314:	f01e ff58 	bl	80221c8 <fflush>

        /* ========== EMV ========== */
        if((status & PH_ERR_MASK) == PHAC_DISCLOOP_DEVICE_ACTIVATED)
 8003318:	8a7b      	ldrh	r3, [r7, #18]
 800331a:	b2db      	uxtb	r3, r3
 800331c:	2b8b      	cmp	r3, #139	@ 0x8b
 800331e:	d145      	bne.n	80033ac <DiscoveryLoop_Demo+0x1a8>
        {
            DEBUG_PRINTF("Card activated, checking EMV compatibility\r\n");
 8003320:	485e      	ldr	r0, [pc, #376]	@ (800349c <DiscoveryLoop_Demo+0x298>)
 8003322:	f01f f897 	bl	8022454 <puts>
 8003326:	4b57      	ldr	r3, [pc, #348]	@ (8003484 <DiscoveryLoop_Demo+0x280>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	689b      	ldr	r3, [r3, #8]
 800332c:	4618      	mov	r0, r3
 800332e:	f01e ff4b 	bl	80221c8 <fflush>

            /* EMV */
            if (EMV_IsEMVCompatibleCard(pDataParams))
 8003332:	6878      	ldr	r0, [r7, #4]
 8003334:	f001 f896 	bl	8004464 <EMV_IsEMVCompatibleCard>
 8003338:	4603      	mov	r3, r0
 800333a:	2b00      	cmp	r3, #0
 800333c:	d02d      	beq.n	800339a <DiscoveryLoop_Demo+0x196>
            {
                DEBUG_PRINTF("=== EMV Compatible Card Detected, Starting Transaction ===\r\n");
 800333e:	4858      	ldr	r0, [pc, #352]	@ (80034a0 <DiscoveryLoop_Demo+0x29c>)
 8003340:	f01f f888 	bl	8022454 <puts>
 8003344:	4b4f      	ldr	r3, [pc, #316]	@ (8003484 <DiscoveryLoop_Demo+0x280>)
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	689b      	ldr	r3, [r3, #8]
 800334a:	4618      	mov	r0, r3
 800334c:	f01e ff3c 	bl	80221c8 <fflush>

                /* EMV */
                EMV_Result_t emv_result = EMV_ProcessPaymentFlow(pDataParams, 1000, 0x0156); // 10
 8003350:	f44f 72ab 	mov.w	r2, #342	@ 0x156
 8003354:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003358:	6878      	ldr	r0, [r7, #4]
 800335a:	f7fe fe63 	bl	8002024 <EMV_ProcessPaymentFlow>
 800335e:	4603      	mov	r3, r0
 8003360:	73fb      	strb	r3, [r7, #15]

                if (emv_result == EMV_SUCCESS) {
 8003362:	7bfb      	ldrb	r3, [r7, #15]
 8003364:	2b00      	cmp	r3, #0
 8003366:	d109      	bne.n	800337c <DiscoveryLoop_Demo+0x178>
                    DEBUG_PRINTF("=== EMV Payment Flow Complete Successfully ===\r\n");
 8003368:	484e      	ldr	r0, [pc, #312]	@ (80034a4 <DiscoveryLoop_Demo+0x2a0>)
 800336a:	f01f f873 	bl	8022454 <puts>
 800336e:	4b45      	ldr	r3, [pc, #276]	@ (8003484 <DiscoveryLoop_Demo+0x280>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	689b      	ldr	r3, [r3, #8]
 8003374:	4618      	mov	r0, r3
 8003376:	f01e ff27 	bl	80221c8 <fflush>
 800337a:	e00a      	b.n	8003392 <DiscoveryLoop_Demo+0x18e>
                } else {
                    DEBUG_PRINTF("=== EMV Payment Flow Failed, Error Code: %d ===\r\n", emv_result);
 800337c:	7bfb      	ldrb	r3, [r7, #15]
 800337e:	4619      	mov	r1, r3
 8003380:	4849      	ldr	r0, [pc, #292]	@ (80034a8 <DiscoveryLoop_Demo+0x2a4>)
 8003382:	f01e fff7 	bl	8022374 <iprintf>
 8003386:	4b3f      	ldr	r3, [pc, #252]	@ (8003484 <DiscoveryLoop_Demo+0x280>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	689b      	ldr	r3, [r3, #8]
 800338c:	4618      	mov	r0, r3
 800338e:	f01e ff1b 	bl	80221c8 <fflush>
                }

                /*  */
                EMV_WaitForCardRemoval(pDataParams);
 8003392:	6878      	ldr	r0, [r7, #4]
 8003394:	f001 f8b2 	bl	80044fc <EMV_WaitForCardRemoval>

                /*  */
                continue;
 8003398:	e070      	b.n	800347c <DiscoveryLoop_Demo+0x278>
            }
            else
            {
                DEBUG_PRINTF("Non-EMV card, using original processing flow\r\n");
 800339a:	4844      	ldr	r0, [pc, #272]	@ (80034ac <DiscoveryLoop_Demo+0x2a8>)
 800339c:	f01f f85a 	bl	8022454 <puts>
 80033a0:	4b38      	ldr	r3, [pc, #224]	@ (8003484 <DiscoveryLoop_Demo+0x280>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	689b      	ldr	r3, [r3, #8]
 80033a6:	4618      	mov	r0, r3
 80033a8:	f01e ff0e 	bl	80221c8 <fflush>
            }
        }
        /* ========== EMV ========== */

        if(bProfile == PHAC_DISCLOOP_PROFILE_EMVCO)
 80033ac:	7d7b      	ldrb	r3, [r7, #21]
 80033ae:	2b02      	cmp	r3, #2
 80033b0:	d105      	bne.n	80033be <DiscoveryLoop_Demo+0x1ba>
        {
#if defined(ENABLE_EMVCO_PROF)
            EmvcoProfileProcess(pDataParams, status);
 80033b2:	8a7b      	ldrh	r3, [r7, #18]
 80033b4:	4619      	mov	r1, r3
 80033b6:	6878      	ldr	r0, [r7, #4]
 80033b8:	f001 fc04 	bl	8004bc4 <EmvcoProfileProcess>
 80033bc:	e77a      	b.n	80032b4 <DiscoveryLoop_Demo+0xb0>
#endif /* ENABLE_EMVCO_PROF */
        }
        else
        {
            wEntryPoint = NFCForumProcess(wEntryPoint, status);
 80033be:	8a7a      	ldrh	r2, [r7, #18]
 80033c0:	8afb      	ldrh	r3, [r7, #22]
 80033c2:	4611      	mov	r1, r2
 80033c4:	4618      	mov	r0, r3
 80033c6:	f000 f875 	bl	80034b4 <NFCForumProcess>
 80033ca:	4603      	mov	r3, r0
 80033cc:	82fb      	strh	r3, [r7, #22]

            /*  Set Poll Configuration */
            statustmp = phacDiscLoop_SetConfig(pDataParams, PHAC_DISCLOOP_CONFIG_PAS_POLL_TECH_CFG, bSavePollTechCfg);
 80033ce:	4b2f      	ldr	r3, [pc, #188]	@ (800348c <DiscoveryLoop_Demo+0x288>)
 80033d0:	881b      	ldrh	r3, [r3, #0]
 80033d2:	461a      	mov	r2, r3
 80033d4:	218c      	movs	r1, #140	@ 0x8c
 80033d6:	6878      	ldr	r0, [r7, #4]
 80033d8:	f006 fdcc 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 80033dc:	4603      	mov	r3, r0
 80033de:	823b      	strh	r3, [r7, #16]
            CHECK_STATUS(statustmp);
 80033e0:	8a3b      	ldrh	r3, [r7, #16]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d00c      	beq.n	8003400 <DiscoveryLoop_Demo+0x1fc>
 80033e6:	8a3b      	ldrh	r3, [r7, #16]
 80033e8:	461a      	mov	r2, r3
 80033ea:	f44f 71a3 	mov.w	r1, #326	@ 0x146
 80033ee:	4826      	ldr	r0, [pc, #152]	@ (8003488 <DiscoveryLoop_Demo+0x284>)
 80033f0:	f01e ffc0 	bl	8022374 <iprintf>
 80033f4:	4b23      	ldr	r3, [pc, #140]	@ (8003484 <DiscoveryLoop_Demo+0x280>)
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	689b      	ldr	r3, [r3, #8]
 80033fa:	4618      	mov	r0, r3
 80033fc:	f01e fee4 	bl	80221c8 <fflush>

            /* RF Switch off RF field */
            statustmp = phhalHw_FieldOff(pHal);
 8003400:	4b23      	ldr	r3, [pc, #140]	@ (8003490 <DiscoveryLoop_Demo+0x28c>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4618      	mov	r0, r3
 8003406:	f00c ffb7 	bl	8010378 <phhalHw_Pn5180_FieldOff>
 800340a:	4603      	mov	r3, r0
 800340c:	823b      	strh	r3, [r7, #16]
            CHECK_STATUS(statustmp);
 800340e:	8a3b      	ldrh	r3, [r7, #16]
 8003410:	2b00      	cmp	r3, #0
 8003412:	d00c      	beq.n	800342e <DiscoveryLoop_Demo+0x22a>
 8003414:	8a3b      	ldrh	r3, [r7, #16]
 8003416:	461a      	mov	r2, r3
 8003418:	f44f 71a5 	mov.w	r1, #330	@ 0x14a
 800341c:	481a      	ldr	r0, [pc, #104]	@ (8003488 <DiscoveryLoop_Demo+0x284>)
 800341e:	f01e ffa9 	bl	8022374 <iprintf>
 8003422:	4b18      	ldr	r3, [pc, #96]	@ (8003484 <DiscoveryLoop_Demo+0x280>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	689b      	ldr	r3, [r3, #8]
 8003428:	4618      	mov	r0, r3
 800342a:	f01e fecd 	bl	80221c8 <fflush>

            /*  Wait for field-off time-out */
            statustmp = phhalHw_Wait(pHal, PHHAL_HW_TIME_MICROSECONDS, 5100);
 800342e:	4b18      	ldr	r3, [pc, #96]	@ (8003490 <DiscoveryLoop_Demo+0x28c>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f241 32ec 	movw	r2, #5100	@ 0x13ec
 8003436:	2100      	movs	r1, #0
 8003438:	4618      	mov	r0, r3
 800343a:	f00c ffc1 	bl	80103c0 <phhalHw_Pn5180_Wait>
 800343e:	4603      	mov	r3, r0
 8003440:	823b      	strh	r3, [r7, #16]
            CHECK_STATUS(statustmp);	// error
 8003442:	8a3b      	ldrh	r3, [r7, #16]
 8003444:	2b00      	cmp	r3, #0
 8003446:	d00c      	beq.n	8003462 <DiscoveryLoop_Demo+0x25e>
 8003448:	8a3b      	ldrh	r3, [r7, #16]
 800344a:	461a      	mov	r2, r3
 800344c:	f44f 71a7 	mov.w	r1, #334	@ 0x14e
 8003450:	480d      	ldr	r0, [pc, #52]	@ (8003488 <DiscoveryLoop_Demo+0x284>)
 8003452:	f01e ff8f 	bl	8022374 <iprintf>
 8003456:	4b0b      	ldr	r3, [pc, #44]	@ (8003484 <DiscoveryLoop_Demo+0x280>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	4618      	mov	r0, r3
 800345e:	f01e feb3 	bl	80221c8 <fflush>

            DEBUG_PRINTF("Poll cycle complete, waiting...\r\n");
 8003462:	4813      	ldr	r0, [pc, #76]	@ (80034b0 <DiscoveryLoop_Demo+0x2ac>)
 8003464:	f01e fff6 	bl	8022454 <puts>
 8003468:	4b06      	ldr	r3, [pc, #24]	@ (8003484 <DiscoveryLoop_Demo+0x280>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	689b      	ldr	r3, [r3, #8]
 800346e:	4618      	mov	r0, r3
 8003470:	f01e feaa 	bl	80221c8 <fflush>
            HAL_Delay(1000);  // 1
 8003474:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003478:	f019 f950 	bl	801c71c <HAL_Delay>
    	DEBUG_PRINTF("Poll cycle start...\r\n");
 800347c:	e71a      	b.n	80032b4 <DiscoveryLoop_Demo+0xb0>
 800347e:	bf00      	nop
 8003480:	08025570 	.word	0x08025570
 8003484:	20000084 	.word	0x20000084
 8003488:	080254d0 	.word	0x080254d0
 800348c:	2000053c 	.word	0x2000053c
 8003490:	200008e0 	.word	0x200008e0
 8003494:	08025594 	.word	0x08025594
 8003498:	080255ac 	.word	0x080255ac
 800349c:	080255c8 	.word	0x080255c8
 80034a0:	080255f4 	.word	0x080255f4
 80034a4:	08025630 	.word	0x08025630
 80034a8:	08025660 	.word	0x08025660
 80034ac:	08025694 	.word	0x08025694
 80034b0:	080256c4 	.word	0x080256c4

080034b4 <NFCForumProcess>:
 * 1.
 * 2.
 * 3.Poll  Listen
 */
uint16_t NFCForumProcess(uint16_t wEntryPoint, phStatus_t DiscLoopStatus)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b086      	sub	sp, #24
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	4603      	mov	r3, r0
 80034bc:	460a      	mov	r2, r1
 80034be:	80fb      	strh	r3, [r7, #6]
 80034c0:	4613      	mov	r3, r2
 80034c2:	80bb      	strh	r3, [r7, #4]
    phStatus_t    status;
    uint16_t      wTechDetected = 0;
 80034c4:	2300      	movs	r3, #0
 80034c6:	823b      	strh	r3, [r7, #16]
    uint16_t      wNumberOfTags = 0;
 80034c8:	2300      	movs	r3, #0
 80034ca:	81fb      	strh	r3, [r7, #14]
    uint16_t      wValue;
    uint8_t       bIndex;
    uint16_t      wReturnEntryPoint;

    // POLL
    if(wEntryPoint == PHAC_DISCLOOP_ENTRY_POINT_POLL)
 80034cc:	88fb      	ldrh	r3, [r7, #6]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	f040 826e 	bne.w	80039b0 <NFCForumProcess+0x4fc>
    {
    	/* 1.POLL */
        if((DiscLoopStatus & PH_ERR_MASK) == PHAC_DISCLOOP_MULTI_TECH_DETECTED)
 80034d4:	88bb      	ldrh	r3, [r7, #4]
 80034d6:	b2db      	uxtb	r3, r3
 80034d8:	2b88      	cmp	r3, #136	@ 0x88
 80034da:	f040 80c6 	bne.w	800366a <NFCForumProcess+0x1b6>
        {
            DEBUG_PRINTF (" \n Multiple technology detected: \n");
 80034de:	489a      	ldr	r0, [pc, #616]	@ (8003748 <NFCForumProcess+0x294>)
 80034e0:	f01e ffb8 	bl	8022454 <puts>
 80034e4:	4b99      	ldr	r3, [pc, #612]	@ (800374c <NFCForumProcess+0x298>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	689b      	ldr	r3, [r3, #8]
 80034ea:	4618      	mov	r0, r3
 80034ec:	f01e fe6c 	bl	80221c8 <fflush>

            status = phacDiscLoop_GetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_TECH_DETECTED, &wTechDetected);
 80034f0:	4b97      	ldr	r3, [pc, #604]	@ (8003750 <NFCForumProcess+0x29c>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f107 0210 	add.w	r2, r7, #16
 80034f8:	2187      	movs	r1, #135	@ 0x87
 80034fa:	4618      	mov	r0, r3
 80034fc:	f007 f9b8 	bl	800a870 <phacDiscLoop_Sw_GetConfig>
 8003500:	4603      	mov	r3, r0
 8003502:	82fb      	strh	r3, [r7, #22]
            CHECK_STATUS(status);
 8003504:	8afb      	ldrh	r3, [r7, #22]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d00c      	beq.n	8003524 <NFCForumProcess+0x70>
 800350a:	8afb      	ldrh	r3, [r7, #22]
 800350c:	461a      	mov	r2, r3
 800350e:	f240 116d 	movw	r1, #365	@ 0x16d
 8003512:	4890      	ldr	r0, [pc, #576]	@ (8003754 <NFCForumProcess+0x2a0>)
 8003514:	f01e ff2e 	bl	8022374 <iprintf>
 8003518:	4b8c      	ldr	r3, [pc, #560]	@ (800374c <NFCForumProcess+0x298>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	689b      	ldr	r3, [r3, #8]
 800351e:	4618      	mov	r0, r3
 8003520:	f01e fe52 	bl	80221c8 <fflush>

            if(PHAC_DISCLOOP_CHECK_ANDMASK(wTechDetected, PHAC_DISCLOOP_POS_BIT_MASK_A))
 8003524:	8a3b      	ldrh	r3, [r7, #16]
 8003526:	f003 0301 	and.w	r3, r3, #1
 800352a:	2b00      	cmp	r3, #0
 800352c:	d008      	beq.n	8003540 <NFCForumProcess+0x8c>
            {
                DEBUG_PRINTF (" \tType A detected... \n");
 800352e:	488a      	ldr	r0, [pc, #552]	@ (8003758 <NFCForumProcess+0x2a4>)
 8003530:	f01e ff90 	bl	8022454 <puts>
 8003534:	4b85      	ldr	r3, [pc, #532]	@ (800374c <NFCForumProcess+0x298>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	689b      	ldr	r3, [r3, #8]
 800353a:	4618      	mov	r0, r3
 800353c:	f01e fe44 	bl	80221c8 <fflush>
            }
            if(PHAC_DISCLOOP_CHECK_ANDMASK(wTechDetected, PHAC_DISCLOOP_POS_BIT_MASK_B))
 8003540:	8a3b      	ldrh	r3, [r7, #16]
 8003542:	f003 0302 	and.w	r3, r3, #2
 8003546:	2b00      	cmp	r3, #0
 8003548:	d008      	beq.n	800355c <NFCForumProcess+0xa8>
            {
                DEBUG_PRINTF (" \tType B detected... \n");
 800354a:	4884      	ldr	r0, [pc, #528]	@ (800375c <NFCForumProcess+0x2a8>)
 800354c:	f01e ff82 	bl	8022454 <puts>
 8003550:	4b7e      	ldr	r3, [pc, #504]	@ (800374c <NFCForumProcess+0x298>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	689b      	ldr	r3, [r3, #8]
 8003556:	4618      	mov	r0, r3
 8003558:	f01e fe36 	bl	80221c8 <fflush>
            }
            if(PHAC_DISCLOOP_CHECK_ANDMASK(wTechDetected, PHAC_DISCLOOP_POS_BIT_MASK_F212))
 800355c:	8a3b      	ldrh	r3, [r7, #16]
 800355e:	f003 0304 	and.w	r3, r3, #4
 8003562:	2b00      	cmp	r3, #0
 8003564:	d008      	beq.n	8003578 <NFCForumProcess+0xc4>
            {
                DEBUG_PRINTF (" \tType F detected with baud rate 212... \n");
 8003566:	487e      	ldr	r0, [pc, #504]	@ (8003760 <NFCForumProcess+0x2ac>)
 8003568:	f01e ff74 	bl	8022454 <puts>
 800356c:	4b77      	ldr	r3, [pc, #476]	@ (800374c <NFCForumProcess+0x298>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	689b      	ldr	r3, [r3, #8]
 8003572:	4618      	mov	r0, r3
 8003574:	f01e fe28 	bl	80221c8 <fflush>
            }
            if(PHAC_DISCLOOP_CHECK_ANDMASK(wTechDetected, PHAC_DISCLOOP_POS_BIT_MASK_F424))
 8003578:	8a3b      	ldrh	r3, [r7, #16]
 800357a:	f003 0308 	and.w	r3, r3, #8
 800357e:	2b00      	cmp	r3, #0
 8003580:	d008      	beq.n	8003594 <NFCForumProcess+0xe0>
            {
                DEBUG_PRINTF (" \tType F detected with baud rate 424... \n");
 8003582:	4878      	ldr	r0, [pc, #480]	@ (8003764 <NFCForumProcess+0x2b0>)
 8003584:	f01e ff66 	bl	8022454 <puts>
 8003588:	4b70      	ldr	r3, [pc, #448]	@ (800374c <NFCForumProcess+0x298>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	689b      	ldr	r3, [r3, #8]
 800358e:	4618      	mov	r0, r3
 8003590:	f01e fe1a 	bl	80221c8 <fflush>
            }
            if(PHAC_DISCLOOP_CHECK_ANDMASK(wTechDetected, PHAC_DISCLOOP_POS_BIT_MASK_V))
 8003594:	8a3b      	ldrh	r3, [r7, #16]
 8003596:	f003 0310 	and.w	r3, r3, #16
 800359a:	2b00      	cmp	r3, #0
 800359c:	d008      	beq.n	80035b0 <NFCForumProcess+0xfc>
            {
                DEBUG_PRINTF(" \tType V / ISO 15693 / T5T detected... \n");
 800359e:	4872      	ldr	r0, [pc, #456]	@ (8003768 <NFCForumProcess+0x2b4>)
 80035a0:	f01e ff58 	bl	8022454 <puts>
 80035a4:	4b69      	ldr	r3, [pc, #420]	@ (800374c <NFCForumProcess+0x298>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	689b      	ldr	r3, [r3, #8]
 80035aa:	4618      	mov	r0, r3
 80035ac:	f01e fe0c 	bl	80221c8 <fflush>
            }

            /* Select 1st Detected Technology to Resolve*/
            for(bIndex = 0; bIndex < PHAC_DISCLOOP_PASS_POLL_MAX_TECHS_SUPPORTED; bIndex++)
 80035b0:	2300      	movs	r3, #0
 80035b2:	757b      	strb	r3, [r7, #21]
 80035b4:	e029      	b.n	800360a <NFCForumProcess+0x156>
            {
                if(PHAC_DISCLOOP_CHECK_ANDMASK(wTechDetected, (1 << bIndex)))
 80035b6:	8a3b      	ldrh	r3, [r7, #16]
 80035b8:	461a      	mov	r2, r3
 80035ba:	7d7b      	ldrb	r3, [r7, #21]
 80035bc:	fa42 f303 	asr.w	r3, r2, r3
 80035c0:	f003 0301 	and.w	r3, r3, #1
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d01d      	beq.n	8003604 <NFCForumProcess+0x150>
                {
                    /* Configure for one of the detected technology */
                    status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_PAS_POLL_TECH_CFG, (1 << bIndex));
 80035c8:	4b61      	ldr	r3, [pc, #388]	@ (8003750 <NFCForumProcess+0x29c>)
 80035ca:	6818      	ldr	r0, [r3, #0]
 80035cc:	7d7b      	ldrb	r3, [r7, #21]
 80035ce:	2201      	movs	r2, #1
 80035d0:	fa02 f303 	lsl.w	r3, r2, r3
 80035d4:	b29b      	uxth	r3, r3
 80035d6:	461a      	mov	r2, r3
 80035d8:	218c      	movs	r1, #140	@ 0x8c
 80035da:	f006 fccb 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 80035de:	4603      	mov	r3, r0
 80035e0:	82fb      	strh	r3, [r7, #22]
                    CHECK_STATUS(status);
 80035e2:	8afb      	ldrh	r3, [r7, #22]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d014      	beq.n	8003612 <NFCForumProcess+0x15e>
 80035e8:	8afb      	ldrh	r3, [r7, #22]
 80035ea:	461a      	mov	r2, r3
 80035ec:	f240 118b 	movw	r1, #395	@ 0x18b
 80035f0:	4858      	ldr	r0, [pc, #352]	@ (8003754 <NFCForumProcess+0x2a0>)
 80035f2:	f01e febf 	bl	8022374 <iprintf>
 80035f6:	4b55      	ldr	r3, [pc, #340]	@ (800374c <NFCForumProcess+0x298>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	689b      	ldr	r3, [r3, #8]
 80035fc:	4618      	mov	r0, r3
 80035fe:	f01e fde3 	bl	80221c8 <fflush>
                    break;
 8003602:	e006      	b.n	8003612 <NFCForumProcess+0x15e>
            for(bIndex = 0; bIndex < PHAC_DISCLOOP_PASS_POLL_MAX_TECHS_SUPPORTED; bIndex++)
 8003604:	7d7b      	ldrb	r3, [r7, #21]
 8003606:	3301      	adds	r3, #1
 8003608:	757b      	strb	r3, [r7, #21]
 800360a:	7d7b      	ldrb	r3, [r7, #21]
 800360c:	2b05      	cmp	r3, #5
 800360e:	d9d2      	bls.n	80035b6 <NFCForumProcess+0x102>
 8003610:	e000      	b.n	8003614 <NFCForumProcess+0x160>
                    break;
 8003612:	bf00      	nop
                }
            }

            /* Print the technology resolved */
            phApp_PrintTech((1 << bIndex));
 8003614:	7d7b      	ldrb	r3, [r7, #21]
 8003616:	2201      	movs	r2, #1
 8003618:	fa02 f303 	lsl.w	r3, r2, r3
 800361c:	b2db      	uxtb	r3, r3
 800361e:	4618      	mov	r0, r3
 8003620:	f001 fc7a 	bl	8004f18 <phApp_PrintTech>

            /* Set Discovery Poll State to collision resolution */
            status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_NEXT_POLL_STATE, PHAC_DISCLOOP_POLL_STATE_COLLISION_RESOLUTION);
 8003624:	4b4a      	ldr	r3, [pc, #296]	@ (8003750 <NFCForumProcess+0x29c>)
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	2202      	movs	r2, #2
 800362a:	2184      	movs	r1, #132	@ 0x84
 800362c:	4618      	mov	r0, r3
 800362e:	f006 fca1 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 8003632:	4603      	mov	r3, r0
 8003634:	82fb      	strh	r3, [r7, #22]
            CHECK_STATUS(status);
 8003636:	8afb      	ldrh	r3, [r7, #22]
 8003638:	2b00      	cmp	r3, #0
 800363a:	d00c      	beq.n	8003656 <NFCForumProcess+0x1a2>
 800363c:	8afb      	ldrh	r3, [r7, #22]
 800363e:	461a      	mov	r2, r3
 8003640:	f240 1195 	movw	r1, #405	@ 0x195
 8003644:	4843      	ldr	r0, [pc, #268]	@ (8003754 <NFCForumProcess+0x2a0>)
 8003646:	f01e fe95 	bl	8022374 <iprintf>
 800364a:	4b40      	ldr	r3, [pc, #256]	@ (800374c <NFCForumProcess+0x298>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	689b      	ldr	r3, [r3, #8]
 8003650:	4618      	mov	r0, r3
 8003652:	f01e fdb9 	bl	80221c8 <fflush>

            /* Restart discovery loop in poll mode from collision resolution phase */
            DiscLoopStatus = phacDiscLoop_Run(pDiscLoop, wEntryPoint);
 8003656:	4b3e      	ldr	r3, [pc, #248]	@ (8003750 <NFCForumProcess+0x29c>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	88fa      	ldrh	r2, [r7, #6]
 800365c:	b2d2      	uxtb	r2, r2
 800365e:	4611      	mov	r1, r2
 8003660:	4618      	mov	r0, r3
 8003662:	f006 fbb5 	bl	8009dd0 <phacDiscLoop_Sw_Run>
 8003666:	4603      	mov	r3, r0
 8003668:	80bb      	strh	r3, [r7, #4]
        }

        /* 2. tag */
        if((DiscLoopStatus & PH_ERR_MASK) == PHAC_DISCLOOP_MULTI_DEVICES_RESOLVED)
 800366a:	88bb      	ldrh	r3, [r7, #4]
 800366c:	b2db      	uxtb	r3, r3
 800366e:	2b8a      	cmp	r3, #138	@ 0x8a
 8003670:	f040 80b5 	bne.w	80037de <NFCForumProcess+0x32a>
        {
            /* Get Detected Technology Type */
            status = phacDiscLoop_GetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_TECH_DETECTED, &wTechDetected);
 8003674:	4b36      	ldr	r3, [pc, #216]	@ (8003750 <NFCForumProcess+0x29c>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f107 0210 	add.w	r2, r7, #16
 800367c:	2187      	movs	r1, #135	@ 0x87
 800367e:	4618      	mov	r0, r3
 8003680:	f007 f8f6 	bl	800a870 <phacDiscLoop_Sw_GetConfig>
 8003684:	4603      	mov	r3, r0
 8003686:	82fb      	strh	r3, [r7, #22]
            CHECK_STATUS(status);
 8003688:	8afb      	ldrh	r3, [r7, #22]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d00c      	beq.n	80036a8 <NFCForumProcess+0x1f4>
 800368e:	8afb      	ldrh	r3, [r7, #22]
 8003690:	461a      	mov	r2, r3
 8003692:	f44f 71d0 	mov.w	r1, #416	@ 0x1a0
 8003696:	482f      	ldr	r0, [pc, #188]	@ (8003754 <NFCForumProcess+0x2a0>)
 8003698:	f01e fe6c 	bl	8022374 <iprintf>
 800369c:	4b2b      	ldr	r3, [pc, #172]	@ (800374c <NFCForumProcess+0x298>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	689b      	ldr	r3, [r3, #8]
 80036a2:	4618      	mov	r0, r3
 80036a4:	f01e fd90 	bl	80221c8 <fflush>

            /* Get number of tags detected */
            status = phacDiscLoop_GetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_NR_TAGS_FOUND, &wNumberOfTags);
 80036a8:	4b29      	ldr	r3, [pc, #164]	@ (8003750 <NFCForumProcess+0x29c>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f107 020e 	add.w	r2, r7, #14
 80036b0:	2181      	movs	r1, #129	@ 0x81
 80036b2:	4618      	mov	r0, r3
 80036b4:	f007 f8dc 	bl	800a870 <phacDiscLoop_Sw_GetConfig>
 80036b8:	4603      	mov	r3, r0
 80036ba:	82fb      	strh	r3, [r7, #22]
            CHECK_STATUS(status);
 80036bc:	8afb      	ldrh	r3, [r7, #22]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d00c      	beq.n	80036dc <NFCForumProcess+0x228>
 80036c2:	8afb      	ldrh	r3, [r7, #22]
 80036c4:	461a      	mov	r2, r3
 80036c6:	f44f 71d2 	mov.w	r1, #420	@ 0x1a4
 80036ca:	4822      	ldr	r0, [pc, #136]	@ (8003754 <NFCForumProcess+0x2a0>)
 80036cc:	f01e fe52 	bl	8022374 <iprintf>
 80036d0:	4b1e      	ldr	r3, [pc, #120]	@ (800374c <NFCForumProcess+0x298>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	689b      	ldr	r3, [r3, #8]
 80036d6:	4618      	mov	r0, r3
 80036d8:	f01e fd76 	bl	80221c8 <fflush>

            DEBUG_PRINTF (" \n Multiple cards resolved: %d cards \n",wNumberOfTags);
 80036dc:	89fb      	ldrh	r3, [r7, #14]
 80036de:	4619      	mov	r1, r3
 80036e0:	4822      	ldr	r0, [pc, #136]	@ (800376c <NFCForumProcess+0x2b8>)
 80036e2:	f01e fe47 	bl	8022374 <iprintf>
 80036e6:	4b19      	ldr	r3, [pc, #100]	@ (800374c <NFCForumProcess+0x298>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	689b      	ldr	r3, [r3, #8]
 80036ec:	4618      	mov	r0, r3
 80036ee:	f01e fd6b 	bl	80221c8 <fflush>
            phApp_PrintTagInfo(pDiscLoop, wNumberOfTags, wTechDetected);
 80036f2:	4b17      	ldr	r3, [pc, #92]	@ (8003750 <NFCForumProcess+0x29c>)
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	89f9      	ldrh	r1, [r7, #14]
 80036f8:	8a3a      	ldrh	r2, [r7, #16]
 80036fa:	4618      	mov	r0, r3
 80036fc:	f001 fca4 	bl	8005048 <phApp_PrintTagInfo>

            if(wNumberOfTags > 1)
 8003700:	89fb      	ldrh	r3, [r7, #14]
 8003702:	2b01      	cmp	r3, #1
 8003704:	f240 8151 	bls.w	80039aa <NFCForumProcess+0x4f6>
            {
                /* Get 1st Detected Technology and Activate device at index 0 */
                for(bIndex = 0; bIndex < PHAC_DISCLOOP_PASS_POLL_MAX_TECHS_SUPPORTED; bIndex++)
 8003708:	2300      	movs	r3, #0
 800370a:	757b      	strb	r3, [r7, #21]
 800370c:	e035      	b.n	800377a <NFCForumProcess+0x2c6>
                {
                    if(PHAC_DISCLOOP_CHECK_ANDMASK(wTechDetected, (1 << bIndex)))
 800370e:	8a3b      	ldrh	r3, [r7, #16]
 8003710:	461a      	mov	r2, r3
 8003712:	7d7b      	ldrb	r3, [r7, #21]
 8003714:	fa42 f303 	asr.w	r3, r2, r3
 8003718:	f003 0301 	and.w	r3, r3, #1
 800371c:	2b00      	cmp	r3, #0
 800371e:	d029      	beq.n	8003774 <NFCForumProcess+0x2c0>
                    {
                        DEBUG_PRINTF("\t Activating one card...\n");
 8003720:	4813      	ldr	r0, [pc, #76]	@ (8003770 <NFCForumProcess+0x2bc>)
 8003722:	f01e fe97 	bl	8022454 <puts>
 8003726:	4b09      	ldr	r3, [pc, #36]	@ (800374c <NFCForumProcess+0x298>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	689b      	ldr	r3, [r3, #8]
 800372c:	4618      	mov	r0, r3
 800372e:	f01e fd4b 	bl	80221c8 <fflush>
                        status = phacDiscLoop_ActivateCard(pDiscLoop, bIndex, 0);
 8003732:	4b07      	ldr	r3, [pc, #28]	@ (8003750 <NFCForumProcess+0x29c>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	7d79      	ldrb	r1, [r7, #21]
 8003738:	2200      	movs	r2, #0
 800373a:	4618      	mov	r0, r3
 800373c:	f007 fb54 	bl	800ade8 <phacDiscLoop_Sw_ActivateCard>
 8003740:	4603      	mov	r3, r0
 8003742:	82fb      	strh	r3, [r7, #22]
                        break;
 8003744:	e01c      	b.n	8003780 <NFCForumProcess+0x2cc>
 8003746:	bf00      	nop
 8003748:	080256e8 	.word	0x080256e8
 800374c:	20000084 	.word	0x20000084
 8003750:	20000538 	.word	0x20000538
 8003754:	080254d0 	.word	0x080254d0
 8003758:	0802570c 	.word	0x0802570c
 800375c:	08025724 	.word	0x08025724
 8003760:	0802573c 	.word	0x0802573c
 8003764:	08025768 	.word	0x08025768
 8003768:	08025794 	.word	0x08025794
 800376c:	080257bc 	.word	0x080257bc
 8003770:	080257e4 	.word	0x080257e4
                for(bIndex = 0; bIndex < PHAC_DISCLOOP_PASS_POLL_MAX_TECHS_SUPPORTED; bIndex++)
 8003774:	7d7b      	ldrb	r3, [r7, #21]
 8003776:	3301      	adds	r3, #1
 8003778:	757b      	strb	r3, [r7, #21]
 800377a:	7d7b      	ldrb	r3, [r7, #21]
 800377c:	2b05      	cmp	r3, #5
 800377e:	d9c6      	bls.n	800370e <NFCForumProcess+0x25a>
                    }
                }

                if(((status & PH_ERR_MASK) == PHAC_DISCLOOP_DEVICE_ACTIVATED) ||
 8003780:	8afb      	ldrh	r3, [r7, #22]
 8003782:	b2db      	uxtb	r3, r3
 8003784:	2b8b      	cmp	r3, #139	@ 0x8b
 8003786:	d008      	beq.n	800379a <NFCForumProcess+0x2e6>
                        ((status & PH_ERR_MASK) == PHAC_DISCLOOP_PASSIVE_TARGET_ACTIVATED) ||
 8003788:	8afb      	ldrh	r3, [r7, #22]
 800378a:	b2db      	uxtb	r3, r3
                if(((status & PH_ERR_MASK) == PHAC_DISCLOOP_DEVICE_ACTIVATED) ||
 800378c:	2b8d      	cmp	r3, #141	@ 0x8d
 800378e:	d004      	beq.n	800379a <NFCForumProcess+0x2e6>
                        ((status & PH_ERR_MASK) == PHAC_DISCLOOP_MERGED_SEL_RES_FOUND))
 8003790:	8afb      	ldrh	r3, [r7, #22]
 8003792:	b2db      	uxtb	r3, r3
                        ((status & PH_ERR_MASK) == PHAC_DISCLOOP_PASSIVE_TARGET_ACTIVATED) ||
 8003794:	2b8e      	cmp	r3, #142	@ 0x8e
 8003796:	f040 8108 	bne.w	80039aa <NFCForumProcess+0x4f6>
                {
                    /* Get Detected Technology Type */
                    status = phacDiscLoop_GetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_TECH_DETECTED, &wTechDetected);
 800379a:	4ba7      	ldr	r3, [pc, #668]	@ (8003a38 <NFCForumProcess+0x584>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f107 0210 	add.w	r2, r7, #16
 80037a2:	2187      	movs	r1, #135	@ 0x87
 80037a4:	4618      	mov	r0, r3
 80037a6:	f007 f863 	bl	800a870 <phacDiscLoop_Sw_GetConfig>
 80037aa:	4603      	mov	r3, r0
 80037ac:	82fb      	strh	r3, [r7, #22]
                    CHECK_STATUS(status);
 80037ae:	8afb      	ldrh	r3, [r7, #22]
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d00c      	beq.n	80037ce <NFCForumProcess+0x31a>
 80037b4:	8afb      	ldrh	r3, [r7, #22]
 80037b6:	461a      	mov	r2, r3
 80037b8:	f44f 71de 	mov.w	r1, #444	@ 0x1bc
 80037bc:	489f      	ldr	r0, [pc, #636]	@ (8003a3c <NFCForumProcess+0x588>)
 80037be:	f01e fdd9 	bl	8022374 <iprintf>
 80037c2:	4b9f      	ldr	r3, [pc, #636]	@ (8003a40 <NFCForumProcess+0x58c>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	689b      	ldr	r3, [r3, #8]
 80037c8:	4618      	mov	r0, r3
 80037ca:	f01e fcfd 	bl	80221c8 <fflush>

                    phApp_PrintTagInfo(pDiscLoop, 0x01, wTechDetected);
 80037ce:	4b9a      	ldr	r3, [pc, #616]	@ (8003a38 <NFCForumProcess+0x584>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	8a3a      	ldrh	r2, [r7, #16]
 80037d4:	2101      	movs	r1, #1
 80037d6:	4618      	mov	r0, r3
 80037d8:	f001 fc36 	bl	8005048 <phApp_PrintTagInfo>
 80037dc:	e0e5      	b.n	80039aa <NFCForumProcess+0x4f6>
                    PRINT_INFO("\t\tCard activation failed...\n");
                }
            }
            /* Switch to LISTEN mode after POLL mode */
        }
        else if (((DiscLoopStatus & PH_ERR_MASK) == PHAC_DISCLOOP_NO_TECH_DETECTED) ||
 80037de:	88bb      	ldrh	r3, [r7, #4]
 80037e0:	b2db      	uxtb	r3, r3
 80037e2:	2b84      	cmp	r3, #132	@ 0x84
 80037e4:	f000 80e1 	beq.w	80039aa <NFCForumProcess+0x4f6>
                ((DiscLoopStatus & PH_ERR_MASK) == PHAC_DISCLOOP_NO_DEVICE_RESOLVED))
 80037e8:	88bb      	ldrh	r3, [r7, #4]
 80037ea:	b2db      	uxtb	r3, r3
        else if (((DiscLoopStatus & PH_ERR_MASK) == PHAC_DISCLOOP_NO_TECH_DETECTED) ||
 80037ec:	2b85      	cmp	r3, #133	@ 0x85
 80037ee:	f000 80dc 	beq.w	80039aa <NFCForumProcess+0x4f6>
        {
            /* Switch to LISTEN mode after POLL mode */
        }
        else if((DiscLoopStatus & PH_ERR_MASK) == PHAC_DISCLOOP_EXTERNAL_RFON)
 80037f2:	88bb      	ldrh	r3, [r7, #4]
 80037f4:	b2db      	uxtb	r3, r3
 80037f6:	2b82      	cmp	r3, #130	@ 0x82
 80037f8:	f000 80d7 	beq.w	80039aa <NFCForumProcess+0x4f6>
            /*
             * If external RF is detected during POLL, return back so that the application
             * can restart the loop in LISTEN mode
             */
        }
        else if((DiscLoopStatus & PH_ERR_MASK) == PHAC_DISCLOOP_MERGED_SEL_RES_FOUND)
 80037fc:	88bb      	ldrh	r3, [r7, #4]
 80037fe:	b2db      	uxtb	r3, r3
 8003800:	2b8e      	cmp	r3, #142	@ 0x8e
 8003802:	d12a      	bne.n	800385a <NFCForumProcess+0x3a6>
        {
            DEBUG_PRINTF (" \n Device having T4T and NFC-DEP support detected... \n");
 8003804:	488f      	ldr	r0, [pc, #572]	@ (8003a44 <NFCForumProcess+0x590>)
 8003806:	f01e fe25 	bl	8022454 <puts>
 800380a:	4b8d      	ldr	r3, [pc, #564]	@ (8003a40 <NFCForumProcess+0x58c>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	689b      	ldr	r3, [r3, #8]
 8003810:	4618      	mov	r0, r3
 8003812:	f01e fcd9 	bl	80221c8 <fflush>

            /* Get Detected Technology Type */
            status = phacDiscLoop_GetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_TECH_DETECTED, &wTechDetected);
 8003816:	4b88      	ldr	r3, [pc, #544]	@ (8003a38 <NFCForumProcess+0x584>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f107 0210 	add.w	r2, r7, #16
 800381e:	2187      	movs	r1, #135	@ 0x87
 8003820:	4618      	mov	r0, r3
 8003822:	f007 f825 	bl	800a870 <phacDiscLoop_Sw_GetConfig>
 8003826:	4603      	mov	r3, r0
 8003828:	82fb      	strh	r3, [r7, #22]
            CHECK_STATUS(status);
 800382a:	8afb      	ldrh	r3, [r7, #22]
 800382c:	2b00      	cmp	r3, #0
 800382e:	d00c      	beq.n	800384a <NFCForumProcess+0x396>
 8003830:	8afb      	ldrh	r3, [r7, #22]
 8003832:	461a      	mov	r2, r3
 8003834:	f240 11d9 	movw	r1, #473	@ 0x1d9
 8003838:	4880      	ldr	r0, [pc, #512]	@ (8003a3c <NFCForumProcess+0x588>)
 800383a:	f01e fd9b 	bl	8022374 <iprintf>
 800383e:	4b80      	ldr	r3, [pc, #512]	@ (8003a40 <NFCForumProcess+0x58c>)
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	689b      	ldr	r3, [r3, #8]
 8003844:	4618      	mov	r0, r3
 8003846:	f01e fcbf 	bl	80221c8 <fflush>

            phApp_PrintTagInfo(pDiscLoop, 1, wTechDetected);
 800384a:	4b7b      	ldr	r3, [pc, #492]	@ (8003a38 <NFCForumProcess+0x584>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	8a3a      	ldrh	r2, [r7, #16]
 8003850:	2101      	movs	r1, #1
 8003852:	4618      	mov	r0, r3
 8003854:	f001 fbf8 	bl	8005048 <phApp_PrintTagInfo>
 8003858:	e0a7      	b.n	80039aa <NFCForumProcess+0x4f6>

        /* Switch to LISTEN mode after POLL mode */
        }
        else if((DiscLoopStatus & PH_ERR_MASK) == PHAC_DISCLOOP_DEVICE_ACTIVATED)
 800385a:	88bb      	ldrh	r3, [r7, #4]
 800385c:	b2db      	uxtb	r3, r3
 800385e:	2b8b      	cmp	r3, #139	@ 0x8b
 8003860:	d144      	bne.n	80038ec <NFCForumProcess+0x438>
        {
            DEBUG_PRINTF (" \n Card detected and activated successfully... \n");
 8003862:	4879      	ldr	r0, [pc, #484]	@ (8003a48 <NFCForumProcess+0x594>)
 8003864:	f01e fdf6 	bl	8022454 <puts>
 8003868:	4b75      	ldr	r3, [pc, #468]	@ (8003a40 <NFCForumProcess+0x58c>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	689b      	ldr	r3, [r3, #8]
 800386e:	4618      	mov	r0, r3
 8003870:	f01e fcaa 	bl	80221c8 <fflush>
            status = phacDiscLoop_GetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_NR_TAGS_FOUND, &wNumberOfTags);
 8003874:	4b70      	ldr	r3, [pc, #448]	@ (8003a38 <NFCForumProcess+0x584>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f107 020e 	add.w	r2, r7, #14
 800387c:	2181      	movs	r1, #129	@ 0x81
 800387e:	4618      	mov	r0, r3
 8003880:	f006 fff6 	bl	800a870 <phacDiscLoop_Sw_GetConfig>
 8003884:	4603      	mov	r3, r0
 8003886:	82fb      	strh	r3, [r7, #22]
            CHECK_STATUS(status);
 8003888:	8afb      	ldrh	r3, [r7, #22]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d00c      	beq.n	80038a8 <NFCForumProcess+0x3f4>
 800388e:	8afb      	ldrh	r3, [r7, #22]
 8003890:	461a      	mov	r2, r3
 8003892:	f240 11e3 	movw	r1, #483	@ 0x1e3
 8003896:	4869      	ldr	r0, [pc, #420]	@ (8003a3c <NFCForumProcess+0x588>)
 8003898:	f01e fd6c 	bl	8022374 <iprintf>
 800389c:	4b68      	ldr	r3, [pc, #416]	@ (8003a40 <NFCForumProcess+0x58c>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	689b      	ldr	r3, [r3, #8]
 80038a2:	4618      	mov	r0, r3
 80038a4:	f01e fc90 	bl	80221c8 <fflush>

            /* Get Detected Technology Type */
            status = phacDiscLoop_GetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_TECH_DETECTED, &wTechDetected);
 80038a8:	4b63      	ldr	r3, [pc, #396]	@ (8003a38 <NFCForumProcess+0x584>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f107 0210 	add.w	r2, r7, #16
 80038b0:	2187      	movs	r1, #135	@ 0x87
 80038b2:	4618      	mov	r0, r3
 80038b4:	f006 ffdc 	bl	800a870 <phacDiscLoop_Sw_GetConfig>
 80038b8:	4603      	mov	r3, r0
 80038ba:	82fb      	strh	r3, [r7, #22]
            CHECK_STATUS(status);
 80038bc:	8afb      	ldrh	r3, [r7, #22]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d00c      	beq.n	80038dc <NFCForumProcess+0x428>
 80038c2:	8afb      	ldrh	r3, [r7, #22]
 80038c4:	461a      	mov	r2, r3
 80038c6:	f240 11e7 	movw	r1, #487	@ 0x1e7
 80038ca:	485c      	ldr	r0, [pc, #368]	@ (8003a3c <NFCForumProcess+0x588>)
 80038cc:	f01e fd52 	bl	8022374 <iprintf>
 80038d0:	4b5b      	ldr	r3, [pc, #364]	@ (8003a40 <NFCForumProcess+0x58c>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	689b      	ldr	r3, [r3, #8]
 80038d6:	4618      	mov	r0, r3
 80038d8:	f01e fc76 	bl	80221c8 <fflush>

            phApp_PrintTagInfo(pDiscLoop, wNumberOfTags, wTechDetected);
 80038dc:	4b56      	ldr	r3, [pc, #344]	@ (8003a38 <NFCForumProcess+0x584>)
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	89f9      	ldrh	r1, [r7, #14]
 80038e2:	8a3a      	ldrh	r2, [r7, #16]
 80038e4:	4618      	mov	r0, r3
 80038e6:	f001 fbaf 	bl	8005048 <phApp_PrintTagInfo>
 80038ea:	e05e      	b.n	80039aa <NFCForumProcess+0x4f6>

            /* Switch to LISTEN mode after POLL mode */
        }
        else if((DiscLoopStatus & PH_ERR_MASK) == PHAC_DISCLOOP_ACTIVE_TARGET_ACTIVATED)
 80038ec:	88bb      	ldrh	r3, [r7, #4]
 80038ee:	b2db      	uxtb	r3, r3
 80038f0:	2b8c      	cmp	r3, #140	@ 0x8c
 80038f2:	d109      	bne.n	8003908 <NFCForumProcess+0x454>
        {
            DEBUG_PRINTF (" \n Active target detected... \n");
 80038f4:	4855      	ldr	r0, [pc, #340]	@ (8003a4c <NFCForumProcess+0x598>)
 80038f6:	f01e fdad 	bl	8022454 <puts>
 80038fa:	4b51      	ldr	r3, [pc, #324]	@ (8003a40 <NFCForumProcess+0x58c>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	689b      	ldr	r3, [r3, #8]
 8003900:	4618      	mov	r0, r3
 8003902:	f01e fc61 	bl	80221c8 <fflush>
 8003906:	e050      	b.n	80039aa <NFCForumProcess+0x4f6>

            /* Switch to LISTEN mode after POLL mode */
        }
        else if((DiscLoopStatus & PH_ERR_MASK) == PHAC_DISCLOOP_PASSIVE_TARGET_ACTIVATED)
 8003908:	88bb      	ldrh	r3, [r7, #4]
 800390a:	b2db      	uxtb	r3, r3
 800390c:	2b8d      	cmp	r3, #141	@ 0x8d
 800390e:	d12a      	bne.n	8003966 <NFCForumProcess+0x4b2>
        {
            DEBUG_PRINTF (" \n Passive target detected... \n");
 8003910:	484f      	ldr	r0, [pc, #316]	@ (8003a50 <NFCForumProcess+0x59c>)
 8003912:	f01e fd9f 	bl	8022454 <puts>
 8003916:	4b4a      	ldr	r3, [pc, #296]	@ (8003a40 <NFCForumProcess+0x58c>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	689b      	ldr	r3, [r3, #8]
 800391c:	4618      	mov	r0, r3
 800391e:	f01e fc53 	bl	80221c8 <fflush>

            /* Get Detected Technology Type */
            status = phacDiscLoop_GetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_TECH_DETECTED, &wTechDetected);
 8003922:	4b45      	ldr	r3, [pc, #276]	@ (8003a38 <NFCForumProcess+0x584>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f107 0210 	add.w	r2, r7, #16
 800392a:	2187      	movs	r1, #135	@ 0x87
 800392c:	4618      	mov	r0, r3
 800392e:	f006 ff9f 	bl	800a870 <phacDiscLoop_Sw_GetConfig>
 8003932:	4603      	mov	r3, r0
 8003934:	82fb      	strh	r3, [r7, #22]
            CHECK_STATUS(status);
 8003936:	8afb      	ldrh	r3, [r7, #22]
 8003938:	2b00      	cmp	r3, #0
 800393a:	d00c      	beq.n	8003956 <NFCForumProcess+0x4a2>
 800393c:	8afb      	ldrh	r3, [r7, #22]
 800393e:	461a      	mov	r2, r3
 8003940:	f240 11f9 	movw	r1, #505	@ 0x1f9
 8003944:	483d      	ldr	r0, [pc, #244]	@ (8003a3c <NFCForumProcess+0x588>)
 8003946:	f01e fd15 	bl	8022374 <iprintf>
 800394a:	4b3d      	ldr	r3, [pc, #244]	@ (8003a40 <NFCForumProcess+0x58c>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	689b      	ldr	r3, [r3, #8]
 8003950:	4618      	mov	r0, r3
 8003952:	f01e fc39 	bl	80221c8 <fflush>

            phApp_PrintTagInfo(pDiscLoop, 1, wTechDetected);
 8003956:	4b38      	ldr	r3, [pc, #224]	@ (8003a38 <NFCForumProcess+0x584>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	8a3a      	ldrh	r2, [r7, #16]
 800395c:	2101      	movs	r1, #1
 800395e:	4618      	mov	r0, r3
 8003960:	f001 fb72 	bl	8005048 <phApp_PrintTagInfo>
 8003964:	e021      	b.n	80039aa <NFCForumProcess+0x4f6>

            /* Switch to LISTEN mode after POLL mode */
        }
        else if ((DiscLoopStatus & PH_ERR_MASK) == PHAC_DISCLOOP_LPCD_NO_TECH_DETECTED)
 8003966:	88bb      	ldrh	r3, [r7, #4]
 8003968:	b2db      	uxtb	r3, r3
 800396a:	2b86      	cmp	r3, #134	@ 0x86
 800396c:	d01d      	beq.n	80039aa <NFCForumProcess+0x4f6>
        {
            /* LPCD is succeed but no tag is detected. */
        }
        else
        {
            if((DiscLoopStatus & PH_ERR_MASK) == PHAC_DISCLOOP_FAILURE)
 800396e:	88bb      	ldrh	r3, [r7, #4]
 8003970:	b2db      	uxtb	r3, r3
 8003972:	2b80      	cmp	r3, #128	@ 0x80
 8003974:	d119      	bne.n	80039aa <NFCForumProcess+0x4f6>
            {
                status = phacDiscLoop_GetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_ADDITIONAL_INFO, &wValue);
 8003976:	4b30      	ldr	r3, [pc, #192]	@ (8003a38 <NFCForumProcess+0x584>)
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f107 020c 	add.w	r2, r7, #12
 800397e:	2185      	movs	r1, #133	@ 0x85
 8003980:	4618      	mov	r0, r3
 8003982:	f006 ff75 	bl	800a870 <phacDiscLoop_Sw_GetConfig>
 8003986:	4603      	mov	r3, r0
 8003988:	82fb      	strh	r3, [r7, #22]
                CHECK_STATUS(status);
 800398a:	8afb      	ldrh	r3, [r7, #22]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d00c      	beq.n	80039aa <NFCForumProcess+0x4f6>
 8003990:	8afb      	ldrh	r3, [r7, #22]
 8003992:	461a      	mov	r2, r3
 8003994:	f44f 7102 	mov.w	r1, #520	@ 0x208
 8003998:	4828      	ldr	r0, [pc, #160]	@ (8003a3c <NFCForumProcess+0x588>)
 800399a:	f01e fceb 	bl	8022374 <iprintf>
 800399e:	4b28      	ldr	r3, [pc, #160]	@ (8003a40 <NFCForumProcess+0x58c>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	689b      	ldr	r3, [r3, #8]
 80039a4:	4618      	mov	r0, r3
 80039a6:	f01e fc0f 	bl	80221c8 <fflush>
                DEBUG_ERROR_PRINT(PrintErrorInfo(status));
            }
        }

        /* Update the Entry point to LISTEN mode. */
        wReturnEntryPoint = PHAC_DISCLOOP_ENTRY_POINT_LISTEN;
 80039aa:	2301      	movs	r3, #1
 80039ac:	827b      	strh	r3, [r7, #18]
 80039ae:	e088      	b.n	8003ac2 <NFCForumProcess+0x60e>

    }
    else
    {
        if((DiscLoopStatus & PH_ERR_MASK) == PHAC_DISCLOOP_EXTERNAL_RFOFF)
 80039b0:	88bb      	ldrh	r3, [r7, #4]
 80039b2:	b2db      	uxtb	r3, r3
 80039b4:	2b83      	cmp	r3, #131	@ 0x83
 80039b6:	d152      	bne.n	8003a5e <NFCForumProcess+0x5aa>
            /*
             * Enters here if in the target/card mode and external RF is not available
             * Wait for LISTEN timeout till an external RF is detected.
             * Application may choose to go into standby at this point.
             */
            status = phhalHw_EventConsume(pHal);
 80039b8:	4b26      	ldr	r3, [pc, #152]	@ (8003a54 <NFCForumProcess+0x5a0>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4618      	mov	r0, r3
 80039be:	f00f fba3 	bl	8013108 <phhalHw_Pn5180_EventConsume>
 80039c2:	4603      	mov	r3, r0
 80039c4:	82fb      	strh	r3, [r7, #22]
            CHECK_STATUS(status);
 80039c6:	8afb      	ldrh	r3, [r7, #22]
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d00c      	beq.n	80039e6 <NFCForumProcess+0x532>
 80039cc:	8afb      	ldrh	r3, [r7, #22]
 80039ce:	461a      	mov	r2, r3
 80039d0:	f240 211f 	movw	r1, #543	@ 0x21f
 80039d4:	4819      	ldr	r0, [pc, #100]	@ (8003a3c <NFCForumProcess+0x588>)
 80039d6:	f01e fccd 	bl	8022374 <iprintf>
 80039da:	4b19      	ldr	r3, [pc, #100]	@ (8003a40 <NFCForumProcess+0x58c>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	689b      	ldr	r3, [r3, #8]
 80039e0:	4618      	mov	r0, r3
 80039e2:	f01e fbf1 	bl	80221c8 <fflush>

            status = phhalHw_SetConfig(pHal, PHHAL_HW_CONFIG_RFON_INTERRUPT, PH_ON);
 80039e6:	4b1b      	ldr	r3, [pc, #108]	@ (8003a54 <NFCForumProcess+0x5a0>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	2201      	movs	r2, #1
 80039ec:	2157      	movs	r1, #87	@ 0x57
 80039ee:	4618      	mov	r0, r3
 80039f0:	f00c fda2 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 80039f4:	4603      	mov	r3, r0
 80039f6:	82fb      	strh	r3, [r7, #22]
            CHECK_STATUS(status);
 80039f8:	8afb      	ldrh	r3, [r7, #22]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d00c      	beq.n	8003a18 <NFCForumProcess+0x564>
 80039fe:	8afb      	ldrh	r3, [r7, #22]
 8003a00:	461a      	mov	r2, r3
 8003a02:	f240 2122 	movw	r1, #546	@ 0x222
 8003a06:	480d      	ldr	r0, [pc, #52]	@ (8003a3c <NFCForumProcess+0x588>)
 8003a08:	f01e fcb4 	bl	8022374 <iprintf>
 8003a0c:	4b0c      	ldr	r3, [pc, #48]	@ (8003a40 <NFCForumProcess+0x58c>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	689b      	ldr	r3, [r3, #8]
 8003a12:	4618      	mov	r0, r3
 8003a14:	f01e fbd8 	bl	80221c8 <fflush>

            status = phhalHw_EventWait(pHal, LISTEN_PHASE_TIME_MS);
 8003a18:	4b0e      	ldr	r3, [pc, #56]	@ (8003a54 <NFCForumProcess+0x5a0>)
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 8003a20:	4618      	mov	r0, r3
 8003a22:	f00f fb57 	bl	80130d4 <phhalHw_Pn5180_EventWait>
 8003a26:	4603      	mov	r3, r0
 8003a28:	82fb      	strh	r3, [r7, #22]
            if((status & PH_ERR_MASK) == PH_ERR_IO_TIMEOUT)
 8003a2a:	8afb      	ldrh	r3, [r7, #22]
 8003a2c:	b2db      	uxtb	r3, r3
 8003a2e:	2b01      	cmp	r3, #1
 8003a30:	d112      	bne.n	8003a58 <NFCForumProcess+0x5a4>
            {
                wReturnEntryPoint = PHAC_DISCLOOP_ENTRY_POINT_POLL;
 8003a32:	2300      	movs	r3, #0
 8003a34:	827b      	strh	r3, [r7, #18]
 8003a36:	e044      	b.n	8003ac2 <NFCForumProcess+0x60e>
 8003a38:	20000538 	.word	0x20000538
 8003a3c:	080254d0 	.word	0x080254d0
 8003a40:	20000084 	.word	0x20000084
 8003a44:	08025800 	.word	0x08025800
 8003a48:	08025838 	.word	0x08025838
 8003a4c:	08025868 	.word	0x08025868
 8003a50:	08025888 	.word	0x08025888
 8003a54:	200008e0 	.word	0x200008e0
            }
            else
            {
                wReturnEntryPoint = PHAC_DISCLOOP_ENTRY_POINT_LISTEN;
 8003a58:	2301      	movs	r3, #1
 8003a5a:	827b      	strh	r3, [r7, #18]
 8003a5c:	e031      	b.n	8003ac2 <NFCForumProcess+0x60e>
            }
        }
        else
        {
            if((DiscLoopStatus & PH_ERR_MASK) == PHAC_DISCLOOP_ACTIVATED_BY_PEER)
 8003a5e:	88bb      	ldrh	r3, [r7, #4]
 8003a60:	b2db      	uxtb	r3, r3
 8003a62:	2b8f      	cmp	r3, #143	@ 0x8f
 8003a64:	d109      	bne.n	8003a7a <NFCForumProcess+0x5c6>
            {
                DEBUG_PRINTF (" \n Device activated in listen mode... \n");
 8003a66:	4819      	ldr	r0, [pc, #100]	@ (8003acc <NFCForumProcess+0x618>)
 8003a68:	f01e fcf4 	bl	8022454 <puts>
 8003a6c:	4b18      	ldr	r3, [pc, #96]	@ (8003ad0 <NFCForumProcess+0x61c>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	689b      	ldr	r3, [r3, #8]
 8003a72:	4618      	mov	r0, r3
 8003a74:	f01e fba8 	bl	80221c8 <fflush>
 8003a78:	e021      	b.n	8003abe <NFCForumProcess+0x60a>
            }
            else if ((DiscLoopStatus & PH_ERR_MASK) == PH_ERR_INVALID_PARAMETER)
 8003a7a:	88bb      	ldrh	r3, [r7, #4]
 8003a7c:	b2db      	uxtb	r3, r3
 8003a7e:	2b21      	cmp	r3, #33	@ 0x21
 8003a80:	d01d      	beq.n	8003abe <NFCForumProcess+0x60a>
                /* In case of Front end used is RC663, then listen mode is not supported.
                 * Switch from listen mode to poll mode. */
            }
            else
            {
                if((DiscLoopStatus & PH_ERR_MASK) == PHAC_DISCLOOP_FAILURE)
 8003a82:	88bb      	ldrh	r3, [r7, #4]
 8003a84:	b2db      	uxtb	r3, r3
 8003a86:	2b80      	cmp	r3, #128	@ 0x80
 8003a88:	d119      	bne.n	8003abe <NFCForumProcess+0x60a>
                {
                    status = phacDiscLoop_GetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_ADDITIONAL_INFO, &wValue);
 8003a8a:	4b12      	ldr	r3, [pc, #72]	@ (8003ad4 <NFCForumProcess+0x620>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f107 020c 	add.w	r2, r7, #12
 8003a92:	2185      	movs	r1, #133	@ 0x85
 8003a94:	4618      	mov	r0, r3
 8003a96:	f006 feeb 	bl	800a870 <phacDiscLoop_Sw_GetConfig>
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	82fb      	strh	r3, [r7, #22]
                    CHECK_STATUS(status);
 8003a9e:	8afb      	ldrh	r3, [r7, #22]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d00c      	beq.n	8003abe <NFCForumProcess+0x60a>
 8003aa4:	8afb      	ldrh	r3, [r7, #22]
 8003aa6:	461a      	mov	r2, r3
 8003aa8:	f240 213e 	movw	r1, #574	@ 0x23e
 8003aac:	480a      	ldr	r0, [pc, #40]	@ (8003ad8 <NFCForumProcess+0x624>)
 8003aae:	f01e fc61 	bl	8022374 <iprintf>
 8003ab2:	4b07      	ldr	r3, [pc, #28]	@ (8003ad0 <NFCForumProcess+0x61c>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	689b      	ldr	r3, [r3, #8]
 8003ab8:	4618      	mov	r0, r3
 8003aba:	f01e fb85 	bl	80221c8 <fflush>
                    DEBUG_ERROR_PRINT(PrintErrorInfo(status));
                }
            }

            /* On successful activated by Peer, switch to LISTEN mode */
            wReturnEntryPoint = PHAC_DISCLOOP_ENTRY_POINT_POLL;
 8003abe:	2300      	movs	r3, #0
 8003ac0:	827b      	strh	r3, [r7, #18]
        }
    }
    return wReturnEntryPoint;
 8003ac2:	8a7b      	ldrh	r3, [r7, #18]
}
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	3718      	adds	r7, #24
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	bd80      	pop	{r7, pc}
 8003acc:	080258a8 	.word	0x080258a8
 8003ad0:	20000084 	.word	0x20000084
 8003ad4:	20000538 	.word	0x20000538
 8003ad8:	080254d0 	.word	0x080254d0

08003adc <LoadProfile>:
* NFC  profile NFC Forum  EMVCo Discovery Loop 
* \param   bProfile      Reader Library Profile
* \note    Values used below are default and is for demonstration purpose.
*/
static phStatus_t LoadProfile(phacDiscLoop_Profile_t bProfile)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b086      	sub	sp, #24
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	4603      	mov	r3, r0
 8003ae4:	71fb      	strb	r3, [r7, #7]
    phStatus_t status = PH_ERR_SUCCESS;
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	82fb      	strh	r3, [r7, #22]
    uint16_t   wPasPollConfig = 0;	// TypeA/B/F/V
 8003aea:	2300      	movs	r3, #0
 8003aec:	82bb      	strh	r3, [r7, #20]
    uint16_t   wActPollConfig = 0;	// P2P 106/212/424kbps
 8003aee:	2300      	movs	r3, #0
 8003af0:	827b      	strh	r3, [r7, #18]
    uint16_t   wPasLisConfig = 0;	// Tag
 8003af2:	2300      	movs	r3, #0
 8003af4:	823b      	strh	r3, [r7, #16]
    uint16_t   wActLisConfig = 0;	// P2P
 8003af6:	2300      	movs	r3, #0
 8003af8:	81fb      	strh	r3, [r7, #14]

/* 1.#ifdef, . , bit1 */
/* 1.1  */
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEA_TAGS
    wPasPollConfig |= PHAC_DISCLOOP_POS_BIT_MASK_A;
 8003afa:	8abb      	ldrh	r3, [r7, #20]
 8003afc:	f043 0301 	orr.w	r3, r3, #1
 8003b00:	82bb      	strh	r3, [r7, #20]
#endif
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEB_TAGS
    wPasPollConfig |= PHAC_DISCLOOP_POS_BIT_MASK_B;
 8003b02:	8abb      	ldrh	r3, [r7, #20]
 8003b04:	f043 0302 	orr.w	r3, r3, #2
 8003b08:	82bb      	strh	r3, [r7, #20]
#endif
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS
    wPasPollConfig |= (PHAC_DISCLOOP_POS_BIT_MASK_F212 | PHAC_DISCLOOP_POS_BIT_MASK_F424);
 8003b0a:	8abb      	ldrh	r3, [r7, #20]
 8003b0c:	f043 030c 	orr.w	r3, r3, #12
 8003b10:	82bb      	strh	r3, [r7, #20]
#endif
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEV_TAGS
    wPasPollConfig |= PHAC_DISCLOOP_POS_BIT_MASK_V;
 8003b12:	8abb      	ldrh	r3, [r7, #20]
 8003b14:	f043 0310 	orr.w	r3, r3, #16
 8003b18:	82bb      	strh	r3, [r7, #20]
#endif
#ifdef NXPBUILD__PHAC_DISCLOOP_I18000P3M3_TAGS
    wPasPollConfig |= PHAC_DISCLOOP_POS_BIT_MASK_18000P3M3;
 8003b1a:	8abb      	ldrh	r3, [r7, #20]
 8003b1c:	f043 0320 	orr.w	r3, r3, #32
 8003b20:	82bb      	strh	r3, [r7, #20]
#endif

/* 1.2  */
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEA_P2P_ACTIVE
    wActPollConfig |= PHAC_DISCLOOP_ACT_POS_BIT_MASK_106;
 8003b22:	8a7b      	ldrh	r3, [r7, #18]
 8003b24:	f043 0301 	orr.w	r3, r3, #1
 8003b28:	827b      	strh	r3, [r7, #18]
#endif
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF212_P2P_ACTIVE
    wActPollConfig |= PHAC_DISCLOOP_ACT_POS_BIT_MASK_212;
 8003b2a:	8a7b      	ldrh	r3, [r7, #18]
 8003b2c:	f043 0302 	orr.w	r3, r3, #2
 8003b30:	827b      	strh	r3, [r7, #18]
#endif
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF424_P2P_ACTIVE
    wActPollConfig |= PHAC_DISCLOOP_ACT_POS_BIT_MASK_424;
 8003b32:	8a7b      	ldrh	r3, [r7, #18]
 8003b34:	f043 0304 	orr.w	r3, r3, #4
 8003b38:	827b      	strh	r3, [r7, #18]
#endif

/* 1.3  */
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEA_TARGET_PASSIVE
    wPasLisConfig |= PHAC_DISCLOOP_POS_BIT_MASK_A;
 8003b3a:	8a3b      	ldrh	r3, [r7, #16]
 8003b3c:	f043 0301 	orr.w	r3, r3, #1
 8003b40:	823b      	strh	r3, [r7, #16]
#endif
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF212_TARGET_PASSIVE
    wPasLisConfig |= PHAC_DISCLOOP_POS_BIT_MASK_F212;
 8003b42:	8a3b      	ldrh	r3, [r7, #16]
 8003b44:	f043 0304 	orr.w	r3, r3, #4
 8003b48:	823b      	strh	r3, [r7, #16]
#endif
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF424_TARGET_PASSIVE
    wPasLisConfig |= PHAC_DISCLOOP_POS_BIT_MASK_F424;
 8003b4a:	8a3b      	ldrh	r3, [r7, #16]
 8003b4c:	f043 0308 	orr.w	r3, r3, #8
 8003b50:	823b      	strh	r3, [r7, #16]
#endif

/* 1.4  */
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEA_TARGET_ACTIVE
    wActLisConfig |= PHAC_DISCLOOP_POS_BIT_MASK_A;
 8003b52:	89fb      	ldrh	r3, [r7, #14]
 8003b54:	f043 0301 	orr.w	r3, r3, #1
 8003b58:	81fb      	strh	r3, [r7, #14]
#endif
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF212_TARGET_ACTIVE
    wActLisConfig |= PHAC_DISCLOOP_POS_BIT_MASK_F212;
 8003b5a:	89fb      	ldrh	r3, [r7, #14]
 8003b5c:	f043 0304 	orr.w	r3, r3, #4
 8003b60:	81fb      	strh	r3, [r7, #14]
#endif
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF424_TARGET_ACTIVE
    wActLisConfig |= PHAC_DISCLOOP_POS_BIT_MASK_F424;
 8003b62:	89fb      	ldrh	r3, [r7, #14]
 8003b64:	f043 0308 	orr.w	r3, r3, #8
 8003b68:	81fb      	strh	r3, [r7, #14]
#endif

/* 2.  Profile  */
    if(bProfile == PHAC_DISCLOOP_PROFILE_NFC)
 8003b6a:	79fb      	ldrb	r3, [r7, #7]
 8003b6c:	2b01      	cmp	r3, #1
 8003b6e:	f040 8209 	bne.w	8003f84 <LoadProfile+0x4a8>
    {
        /* passive Bailout bitmap config. */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_BAIL_OUT, 0x00);
 8003b72:	4baf      	ldr	r3, [pc, #700]	@ (8003e30 <LoadProfile+0x354>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	2200      	movs	r2, #0
 8003b78:	2186      	movs	r1, #134	@ 0x86
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	f006 f9fa 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 8003b80:	4603      	mov	r3, r0
 8003b82:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8003b84:	8afb      	ldrh	r3, [r7, #22]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d00c      	beq.n	8003ba4 <LoadProfile+0xc8>
 8003b8a:	8afb      	ldrh	r3, [r7, #22]
 8003b8c:	461a      	mov	r2, r3
 8003b8e:	f240 2196 	movw	r1, #662	@ 0x296
 8003b92:	48a8      	ldr	r0, [pc, #672]	@ (8003e34 <LoadProfile+0x358>)
 8003b94:	f01e fbee 	bl	8022374 <iprintf>
 8003b98:	4ba7      	ldr	r3, [pc, #668]	@ (8003e38 <LoadProfile+0x35c>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	689b      	ldr	r3, [r3, #8]
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	f01e fb12 	bl	80221c8 <fflush>

        /* Set Passive poll bitmap config. */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_PAS_POLL_TECH_CFG, wPasPollConfig);
 8003ba4:	4ba2      	ldr	r3, [pc, #648]	@ (8003e30 <LoadProfile+0x354>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	8aba      	ldrh	r2, [r7, #20]
 8003baa:	218c      	movs	r1, #140	@ 0x8c
 8003bac:	4618      	mov	r0, r3
 8003bae:	f006 f9e1 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 8003bb2:	4603      	mov	r3, r0
 8003bb4:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8003bb6:	8afb      	ldrh	r3, [r7, #22]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d00c      	beq.n	8003bd6 <LoadProfile+0xfa>
 8003bbc:	8afb      	ldrh	r3, [r7, #22]
 8003bbe:	461a      	mov	r2, r3
 8003bc0:	f240 219a 	movw	r1, #666	@ 0x29a
 8003bc4:	489b      	ldr	r0, [pc, #620]	@ (8003e34 <LoadProfile+0x358>)
 8003bc6:	f01e fbd5 	bl	8022374 <iprintf>
 8003bca:	4b9b      	ldr	r3, [pc, #620]	@ (8003e38 <LoadProfile+0x35c>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	689b      	ldr	r3, [r3, #8]
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	f01e faf9 	bl	80221c8 <fflush>

        /* Set Active poll bitmap config. */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_ACT_POLL_TECH_CFG, wActPollConfig);
 8003bd6:	4b96      	ldr	r3, [pc, #600]	@ (8003e30 <LoadProfile+0x354>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	8a7a      	ldrh	r2, [r7, #18]
 8003bdc:	218a      	movs	r1, #138	@ 0x8a
 8003bde:	4618      	mov	r0, r3
 8003be0:	f006 f9c8 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 8003be4:	4603      	mov	r3, r0
 8003be6:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8003be8:	8afb      	ldrh	r3, [r7, #22]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d00c      	beq.n	8003c08 <LoadProfile+0x12c>
 8003bee:	8afb      	ldrh	r3, [r7, #22]
 8003bf0:	461a      	mov	r2, r3
 8003bf2:	f240 219e 	movw	r1, #670	@ 0x29e
 8003bf6:	488f      	ldr	r0, [pc, #572]	@ (8003e34 <LoadProfile+0x358>)
 8003bf8:	f01e fbbc 	bl	8022374 <iprintf>
 8003bfc:	4b8e      	ldr	r3, [pc, #568]	@ (8003e38 <LoadProfile+0x35c>)
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	689b      	ldr	r3, [r3, #8]
 8003c02:	4618      	mov	r0, r3
 8003c04:	f01e fae0 	bl	80221c8 <fflush>

        /* Set Passive listen bitmap config. */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_PAS_LIS_TECH_CFG, wPasLisConfig);
 8003c08:	4b89      	ldr	r3, [pc, #548]	@ (8003e30 <LoadProfile+0x354>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	8a3a      	ldrh	r2, [r7, #16]
 8003c0e:	218b      	movs	r1, #139	@ 0x8b
 8003c10:	4618      	mov	r0, r3
 8003c12:	f006 f9af 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 8003c16:	4603      	mov	r3, r0
 8003c18:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8003c1a:	8afb      	ldrh	r3, [r7, #22]
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d00c      	beq.n	8003c3a <LoadProfile+0x15e>
 8003c20:	8afb      	ldrh	r3, [r7, #22]
 8003c22:	461a      	mov	r2, r3
 8003c24:	f240 21a2 	movw	r1, #674	@ 0x2a2
 8003c28:	4882      	ldr	r0, [pc, #520]	@ (8003e34 <LoadProfile+0x358>)
 8003c2a:	f01e fba3 	bl	8022374 <iprintf>
 8003c2e:	4b82      	ldr	r3, [pc, #520]	@ (8003e38 <LoadProfile+0x35c>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	689b      	ldr	r3, [r3, #8]
 8003c34:	4618      	mov	r0, r3
 8003c36:	f01e fac7 	bl	80221c8 <fflush>

        /* Set Active listen bitmap config. */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_ACT_LIS_TECH_CFG, wActLisConfig);
 8003c3a:	4b7d      	ldr	r3, [pc, #500]	@ (8003e30 <LoadProfile+0x354>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	89fa      	ldrh	r2, [r7, #14]
 8003c40:	2189      	movs	r1, #137	@ 0x89
 8003c42:	4618      	mov	r0, r3
 8003c44:	f006 f996 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 8003c48:	4603      	mov	r3, r0
 8003c4a:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8003c4c:	8afb      	ldrh	r3, [r7, #22]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d00c      	beq.n	8003c6c <LoadProfile+0x190>
 8003c52:	8afb      	ldrh	r3, [r7, #22]
 8003c54:	461a      	mov	r2, r3
 8003c56:	f240 21a6 	movw	r1, #678	@ 0x2a6
 8003c5a:	4876      	ldr	r0, [pc, #472]	@ (8003e34 <LoadProfile+0x358>)
 8003c5c:	f01e fb8a 	bl	8022374 <iprintf>
 8003c60:	4b75      	ldr	r3, [pc, #468]	@ (8003e38 <LoadProfile+0x35c>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	689b      	ldr	r3, [r3, #8]
 8003c66:	4618      	mov	r0, r3
 8003c68:	f01e faae 	bl	80221c8 <fflush>

        /* reset collision Pending */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_COLLISION_PENDING, PH_OFF);
 8003c6c:	4b70      	ldr	r3, [pc, #448]	@ (8003e30 <LoadProfile+0x354>)
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	2200      	movs	r2, #0
 8003c72:	2183      	movs	r1, #131	@ 0x83
 8003c74:	4618      	mov	r0, r3
 8003c76:	f006 f97d 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 8003c7a:	4603      	mov	r3, r0
 8003c7c:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8003c7e:	8afb      	ldrh	r3, [r7, #22]
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d00c      	beq.n	8003c9e <LoadProfile+0x1c2>
 8003c84:	8afb      	ldrh	r3, [r7, #22]
 8003c86:	461a      	mov	r2, r3
 8003c88:	f240 21aa 	movw	r1, #682	@ 0x2aa
 8003c8c:	4869      	ldr	r0, [pc, #420]	@ (8003e34 <LoadProfile+0x358>)
 8003c8e:	f01e fb71 	bl	8022374 <iprintf>
 8003c92:	4b69      	ldr	r3, [pc, #420]	@ (8003e38 <LoadProfile+0x35c>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	689b      	ldr	r3, [r3, #8]
 8003c98:	4618      	mov	r0, r3
 8003c9a:	f01e fa95 	bl	80221c8 <fflush>

        /* whether anti-collision is supported or not. */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_ANTI_COLL, PH_ON);
 8003c9e:	4b64      	ldr	r3, [pc, #400]	@ (8003e30 <LoadProfile+0x354>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	2201      	movs	r2, #1
 8003ca4:	2188      	movs	r1, #136	@ 0x88
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	f006 f964 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 8003cac:	4603      	mov	r3, r0
 8003cae:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8003cb0:	8afb      	ldrh	r3, [r7, #22]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d00c      	beq.n	8003cd0 <LoadProfile+0x1f4>
 8003cb6:	8afb      	ldrh	r3, [r7, #22]
 8003cb8:	461a      	mov	r2, r3
 8003cba:	f240 21ae 	movw	r1, #686	@ 0x2ae
 8003cbe:	485d      	ldr	r0, [pc, #372]	@ (8003e34 <LoadProfile+0x358>)
 8003cc0:	f01e fb58 	bl	8022374 <iprintf>
 8003cc4:	4b5c      	ldr	r3, [pc, #368]	@ (8003e38 <LoadProfile+0x35c>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	689b      	ldr	r3, [r3, #8]
 8003cca:	4618      	mov	r0, r3
 8003ccc:	f01e fa7c 	bl	80221c8 <fflush>

        /* Poll Mode default state*/
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_NEXT_POLL_STATE, PHAC_DISCLOOP_POLL_STATE_DETECTION);
 8003cd0:	4b57      	ldr	r3, [pc, #348]	@ (8003e30 <LoadProfile+0x354>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	2201      	movs	r2, #1
 8003cd6:	2184      	movs	r1, #132	@ 0x84
 8003cd8:	4618      	mov	r0, r3
 8003cda:	f006 f94b 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 8003cde:	4603      	mov	r3, r0
 8003ce0:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8003ce2:	8afb      	ldrh	r3, [r7, #22]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d00c      	beq.n	8003d02 <LoadProfile+0x226>
 8003ce8:	8afb      	ldrh	r3, [r7, #22]
 8003cea:	461a      	mov	r2, r3
 8003cec:	f240 21b2 	movw	r1, #690	@ 0x2b2
 8003cf0:	4850      	ldr	r0, [pc, #320]	@ (8003e34 <LoadProfile+0x358>)
 8003cf2:	f01e fb3f 	bl	8022374 <iprintf>
 8003cf6:	4b50      	ldr	r3, [pc, #320]	@ (8003e38 <LoadProfile+0x35c>)
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	689b      	ldr	r3, [r3, #8]
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	f01e fa63 	bl	80221c8 <fflush>

#ifdef  NXPBUILD__PHAC_DISCLOOP_TYPEA_TAGS
        /* Device limit for Type A */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_TYPEA_DEVICE_LIMIT, 1);
 8003d02:	4b4b      	ldr	r3, [pc, #300]	@ (8003e30 <LoadProfile+0x354>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	2201      	movs	r2, #1
 8003d08:	2110      	movs	r1, #16
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	f006 f932 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 8003d10:	4603      	mov	r3, r0
 8003d12:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8003d14:	8afb      	ldrh	r3, [r7, #22]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d00c      	beq.n	8003d34 <LoadProfile+0x258>
 8003d1a:	8afb      	ldrh	r3, [r7, #22]
 8003d1c:	461a      	mov	r2, r3
 8003d1e:	f240 21b7 	movw	r1, #695	@ 0x2b7
 8003d22:	4844      	ldr	r0, [pc, #272]	@ (8003e34 <LoadProfile+0x358>)
 8003d24:	f01e fb26 	bl	8022374 <iprintf>
 8003d28:	4b43      	ldr	r3, [pc, #268]	@ (8003e38 <LoadProfile+0x35c>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	689b      	ldr	r3, [r3, #8]
 8003d2e:	4618      	mov	r0, r3
 8003d30:	f01e fa4a 	bl	80221c8 <fflush>

        /* Passive polling Tx Guard times in micro seconds. */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_GTA_VALUE_US, 5100);
 8003d34:	4b3e      	ldr	r3, [pc, #248]	@ (8003e30 <LoadProfile+0x354>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f241 32ec 	movw	r2, #5100	@ 0x13ec
 8003d3c:	2100      	movs	r1, #0
 8003d3e:	4618      	mov	r0, r3
 8003d40:	f006 f918 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 8003d44:	4603      	mov	r3, r0
 8003d46:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8003d48:	8afb      	ldrh	r3, [r7, #22]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d00c      	beq.n	8003d68 <LoadProfile+0x28c>
 8003d4e:	8afb      	ldrh	r3, [r7, #22]
 8003d50:	461a      	mov	r2, r3
 8003d52:	f240 21bb 	movw	r1, #699	@ 0x2bb
 8003d56:	4837      	ldr	r0, [pc, #220]	@ (8003e34 <LoadProfile+0x358>)
 8003d58:	f01e fb0c 	bl	8022374 <iprintf>
 8003d5c:	4b36      	ldr	r3, [pc, #216]	@ (8003e38 <LoadProfile+0x35c>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	689b      	ldr	r3, [r3, #8]
 8003d62:	4618      	mov	r0, r3
 8003d64:	f01e fa30 	bl	80221c8 <fflush>
#endif

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEB_TAGS
        /* Device limit for Type B */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_TYPEB_DEVICE_LIMIT, 1);
 8003d68:	4b31      	ldr	r3, [pc, #196]	@ (8003e30 <LoadProfile+0x354>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	2201      	movs	r2, #1
 8003d6e:	2111      	movs	r1, #17
 8003d70:	4618      	mov	r0, r3
 8003d72:	f006 f8ff 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 8003d76:	4603      	mov	r3, r0
 8003d78:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8003d7a:	8afb      	ldrh	r3, [r7, #22]
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d00c      	beq.n	8003d9a <LoadProfile+0x2be>
 8003d80:	8afb      	ldrh	r3, [r7, #22]
 8003d82:	461a      	mov	r2, r3
 8003d84:	f240 21c1 	movw	r1, #705	@ 0x2c1
 8003d88:	482a      	ldr	r0, [pc, #168]	@ (8003e34 <LoadProfile+0x358>)
 8003d8a:	f01e faf3 	bl	8022374 <iprintf>
 8003d8e:	4b2a      	ldr	r3, [pc, #168]	@ (8003e38 <LoadProfile+0x35c>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	689b      	ldr	r3, [r3, #8]
 8003d94:	4618      	mov	r0, r3
 8003d96:	f01e fa17 	bl	80221c8 <fflush>

        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_GTB_VALUE_US, 5100);
 8003d9a:	4b25      	ldr	r3, [pc, #148]	@ (8003e30 <LoadProfile+0x354>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f241 32ec 	movw	r2, #5100	@ 0x13ec
 8003da2:	2101      	movs	r1, #1
 8003da4:	4618      	mov	r0, r3
 8003da6:	f006 f8e5 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 8003daa:	4603      	mov	r3, r0
 8003dac:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8003dae:	8afb      	ldrh	r3, [r7, #22]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d00c      	beq.n	8003dce <LoadProfile+0x2f2>
 8003db4:	8afb      	ldrh	r3, [r7, #22]
 8003db6:	461a      	mov	r2, r3
 8003db8:	f44f 7131 	mov.w	r1, #708	@ 0x2c4
 8003dbc:	481d      	ldr	r0, [pc, #116]	@ (8003e34 <LoadProfile+0x358>)
 8003dbe:	f01e fad9 	bl	8022374 <iprintf>
 8003dc2:	4b1d      	ldr	r3, [pc, #116]	@ (8003e38 <LoadProfile+0x35c>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	689b      	ldr	r3, [r3, #8]
 8003dc8:	4618      	mov	r0, r3
 8003dca:	f01e f9fd 	bl	80221c8 <fflush>
#endif

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS
        /* Device limit for Type F */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_TYPEF_DEVICE_LIMIT, 1);
 8003dce:	4b18      	ldr	r3, [pc, #96]	@ (8003e30 <LoadProfile+0x354>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	2201      	movs	r2, #1
 8003dd4:	2112      	movs	r1, #18
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	f006 f8cc 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 8003ddc:	4603      	mov	r3, r0
 8003dde:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8003de0:	8afb      	ldrh	r3, [r7, #22]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d00c      	beq.n	8003e00 <LoadProfile+0x324>
 8003de6:	8afb      	ldrh	r3, [r7, #22]
 8003de8:	461a      	mov	r2, r3
 8003dea:	f240 21ca 	movw	r1, #714	@ 0x2ca
 8003dee:	4811      	ldr	r0, [pc, #68]	@ (8003e34 <LoadProfile+0x358>)
 8003df0:	f01e fac0 	bl	8022374 <iprintf>
 8003df4:	4b10      	ldr	r3, [pc, #64]	@ (8003e38 <LoadProfile+0x35c>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	689b      	ldr	r3, [r3, #8]
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	f01e f9e4 	bl	80221c8 <fflush>

        /* Guard time for Type F. This guard time is applied when Type F poll before Type B */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_GTFB_VALUE_US, 20400);
 8003e00:	4b0b      	ldr	r3, [pc, #44]	@ (8003e30 <LoadProfile+0x354>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f644 72b0 	movw	r2, #20400	@ 0x4fb0
 8003e08:	2102      	movs	r1, #2
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	f006 f8b2 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 8003e10:	4603      	mov	r3, r0
 8003e12:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8003e14:	8afb      	ldrh	r3, [r7, #22]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d013      	beq.n	8003e42 <LoadProfile+0x366>
 8003e1a:	8afb      	ldrh	r3, [r7, #22]
 8003e1c:	461a      	mov	r2, r3
 8003e1e:	f240 21ce 	movw	r1, #718	@ 0x2ce
 8003e22:	4804      	ldr	r0, [pc, #16]	@ (8003e34 <LoadProfile+0x358>)
 8003e24:	f01e faa6 	bl	8022374 <iprintf>
 8003e28:	4b03      	ldr	r3, [pc, #12]	@ (8003e38 <LoadProfile+0x35c>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	689b      	ldr	r3, [r3, #8]
 8003e2e:	e005      	b.n	8003e3c <LoadProfile+0x360>
 8003e30:	20000538 	.word	0x20000538
 8003e34:	080254d0 	.word	0x080254d0
 8003e38:	20000084 	.word	0x20000084
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	f01e f9c3 	bl	80221c8 <fflush>

        /* Guard time for Type F. This guard time is applied when Type B poll before Type F */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_GTBF_VALUE_US, 15300);
 8003e42:	4b4d      	ldr	r3, [pc, #308]	@ (8003f78 <LoadProfile+0x49c>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f643 32c4 	movw	r2, #15300	@ 0x3bc4
 8003e4a:	2103      	movs	r1, #3
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	f006 f891 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 8003e52:	4603      	mov	r3, r0
 8003e54:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8003e56:	8afb      	ldrh	r3, [r7, #22]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d00c      	beq.n	8003e76 <LoadProfile+0x39a>
 8003e5c:	8afb      	ldrh	r3, [r7, #22]
 8003e5e:	461a      	mov	r2, r3
 8003e60:	f240 21d2 	movw	r1, #722	@ 0x2d2
 8003e64:	4845      	ldr	r0, [pc, #276]	@ (8003f7c <LoadProfile+0x4a0>)
 8003e66:	f01e fa85 	bl	8022374 <iprintf>
 8003e6a:	4b45      	ldr	r3, [pc, #276]	@ (8003f80 <LoadProfile+0x4a4>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	689b      	ldr	r3, [r3, #8]
 8003e70:	4618      	mov	r0, r3
 8003e72:	f01e f9a9 	bl	80221c8 <fflush>
#endif

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEV_TAGS
        /* Device limit for Type V (ISO 15693) */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_TYPEV_DEVICE_LIMIT, 1);
 8003e76:	4b40      	ldr	r3, [pc, #256]	@ (8003f78 <LoadProfile+0x49c>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	2201      	movs	r2, #1
 8003e7c:	2113      	movs	r1, #19
 8003e7e:	4618      	mov	r0, r3
 8003e80:	f006 f878 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 8003e84:	4603      	mov	r3, r0
 8003e86:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8003e88:	8afb      	ldrh	r3, [r7, #22]
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d00c      	beq.n	8003ea8 <LoadProfile+0x3cc>
 8003e8e:	8afb      	ldrh	r3, [r7, #22]
 8003e90:	461a      	mov	r2, r3
 8003e92:	f44f 7136 	mov.w	r1, #728	@ 0x2d8
 8003e96:	4839      	ldr	r0, [pc, #228]	@ (8003f7c <LoadProfile+0x4a0>)
 8003e98:	f01e fa6c 	bl	8022374 <iprintf>
 8003e9c:	4b38      	ldr	r3, [pc, #224]	@ (8003f80 <LoadProfile+0x4a4>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	689b      	ldr	r3, [r3, #8]
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	f01e f990 	bl	80221c8 <fflush>

        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_GTV_VALUE_US, 5200);
 8003ea8:	4b33      	ldr	r3, [pc, #204]	@ (8003f78 <LoadProfile+0x49c>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f241 4250 	movw	r2, #5200	@ 0x1450
 8003eb0:	2104      	movs	r1, #4
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	f006 f85e 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 8003eb8:	4603      	mov	r3, r0
 8003eba:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8003ebc:	8afb      	ldrh	r3, [r7, #22]
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d00c      	beq.n	8003edc <LoadProfile+0x400>
 8003ec2:	8afb      	ldrh	r3, [r7, #22]
 8003ec4:	461a      	mov	r2, r3
 8003ec6:	f240 21db 	movw	r1, #731	@ 0x2db
 8003eca:	482c      	ldr	r0, [pc, #176]	@ (8003f7c <LoadProfile+0x4a0>)
 8003ecc:	f01e fa52 	bl	8022374 <iprintf>
 8003ed0:	4b2b      	ldr	r3, [pc, #172]	@ (8003f80 <LoadProfile+0x4a4>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	689b      	ldr	r3, [r3, #8]
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	f01e f976 	bl	80221c8 <fflush>
#endif

#ifdef NXPBUILD__PHAC_DISCLOOP_I18000P3M3_TAGS
        /* Device limit for 18000P3M3 */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_18000P3M3_DEVICE_LIMIT, 1);
 8003edc:	4b26      	ldr	r3, [pc, #152]	@ (8003f78 <LoadProfile+0x49c>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	2201      	movs	r2, #1
 8003ee2:	2114      	movs	r1, #20
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	f006 f845 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 8003eea:	4603      	mov	r3, r0
 8003eec:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8003eee:	8afb      	ldrh	r3, [r7, #22]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d00c      	beq.n	8003f0e <LoadProfile+0x432>
 8003ef4:	8afb      	ldrh	r3, [r7, #22]
 8003ef6:	461a      	mov	r2, r3
 8003ef8:	f240 21e1 	movw	r1, #737	@ 0x2e1
 8003efc:	481f      	ldr	r0, [pc, #124]	@ (8003f7c <LoadProfile+0x4a0>)
 8003efe:	f01e fa39 	bl	8022374 <iprintf>
 8003f02:	4b1f      	ldr	r3, [pc, #124]	@ (8003f80 <LoadProfile+0x4a4>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	689b      	ldr	r3, [r3, #8]
 8003f08:	4618      	mov	r0, r3
 8003f0a:	f01e f95d 	bl	80221c8 <fflush>

        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_GT18000P3M3_VALUE_US, 10000);
 8003f0e:	4b1a      	ldr	r3, [pc, #104]	@ (8003f78 <LoadProfile+0x49c>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f242 7210 	movw	r2, #10000	@ 0x2710
 8003f16:	2105      	movs	r1, #5
 8003f18:	4618      	mov	r0, r3
 8003f1a:	f006 f82b 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 8003f1e:	4603      	mov	r3, r0
 8003f20:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8003f22:	8afb      	ldrh	r3, [r7, #22]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d00c      	beq.n	8003f42 <LoadProfile+0x466>
 8003f28:	8afb      	ldrh	r3, [r7, #22]
 8003f2a:	461a      	mov	r2, r3
 8003f2c:	f44f 7139 	mov.w	r1, #740	@ 0x2e4
 8003f30:	4812      	ldr	r0, [pc, #72]	@ (8003f7c <LoadProfile+0x4a0>)
 8003f32:	f01e fa1f 	bl	8022374 <iprintf>
 8003f36:	4b12      	ldr	r3, [pc, #72]	@ (8003f80 <LoadProfile+0x4a4>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	689b      	ldr	r3, [r3, #8]
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	f01e f943 	bl	80221c8 <fflush>
#endif

        /* Discovery loop Operation mode */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_OPE_MODE, RD_LIB_MODE_NFC);
 8003f42:	4b0d      	ldr	r3, [pc, #52]	@ (8003f78 <LoadProfile+0x49c>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	2202      	movs	r2, #2
 8003f48:	2182      	movs	r1, #130	@ 0x82
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	f006 f812 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 8003f50:	4603      	mov	r3, r0
 8003f52:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8003f54:	8afb      	ldrh	r3, [r7, #22]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	f000 8279 	beq.w	800444e <LoadProfile+0x972>
 8003f5c:	8afb      	ldrh	r3, [r7, #22]
 8003f5e:	461a      	mov	r2, r3
 8003f60:	f240 21e9 	movw	r1, #745	@ 0x2e9
 8003f64:	4805      	ldr	r0, [pc, #20]	@ (8003f7c <LoadProfile+0x4a0>)
 8003f66:	f01e fa05 	bl	8022374 <iprintf>
 8003f6a:	4b05      	ldr	r3, [pc, #20]	@ (8003f80 <LoadProfile+0x4a4>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	689b      	ldr	r3, [r3, #8]
 8003f70:	4618      	mov	r0, r3
 8003f72:	f01e f929 	bl	80221c8 <fflush>
 8003f76:	e26a      	b.n	800444e <LoadProfile+0x972>
 8003f78:	20000538 	.word	0x20000538
 8003f7c:	080254d0 	.word	0x080254d0
 8003f80:	20000084 	.word	0x20000084
    }
    /* EMVCo, POS, , Type A/B, P2P */
    else if(bProfile == PHAC_DISCLOOP_PROFILE_EMVCO)
 8003f84:	79fb      	ldrb	r3, [r7, #7]
 8003f86:	2b02      	cmp	r3, #2
 8003f88:	f040 8261 	bne.w	800444e <LoadProfile+0x972>
    {
        /* EMVCO */
        /* passive Bailout bitmap config. */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_BAIL_OUT, 0x00);
 8003f8c:	4baf      	ldr	r3, [pc, #700]	@ (800424c <LoadProfile+0x770>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	2200      	movs	r2, #0
 8003f92:	2186      	movs	r1, #134	@ 0x86
 8003f94:	4618      	mov	r0, r3
 8003f96:	f005 ffed 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 8003f9a:	4603      	mov	r3, r0
 8003f9c:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8003f9e:	8afb      	ldrh	r3, [r7, #22]
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d00c      	beq.n	8003fbe <LoadProfile+0x4e2>
 8003fa4:	8afb      	ldrh	r3, [r7, #22]
 8003fa6:	461a      	mov	r2, r3
 8003fa8:	f240 21f1 	movw	r1, #753	@ 0x2f1
 8003fac:	48a8      	ldr	r0, [pc, #672]	@ (8004250 <LoadProfile+0x774>)
 8003fae:	f01e f9e1 	bl	8022374 <iprintf>
 8003fb2:	4ba8      	ldr	r3, [pc, #672]	@ (8004254 <LoadProfile+0x778>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	689b      	ldr	r3, [r3, #8]
 8003fb8:	4618      	mov	r0, r3
 8003fba:	f01e f905 	bl	80221c8 <fflush>

        /* passive poll bitmap config.TypeA/B */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_PAS_POLL_TECH_CFG, (PHAC_DISCLOOP_POS_BIT_MASK_A | PHAC_DISCLOOP_POS_BIT_MASK_B));
 8003fbe:	4ba3      	ldr	r3, [pc, #652]	@ (800424c <LoadProfile+0x770>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	2203      	movs	r2, #3
 8003fc4:	218c      	movs	r1, #140	@ 0x8c
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	f005 ffd4 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 8003fcc:	4603      	mov	r3, r0
 8003fce:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8003fd0:	8afb      	ldrh	r3, [r7, #22]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d00c      	beq.n	8003ff0 <LoadProfile+0x514>
 8003fd6:	8afb      	ldrh	r3, [r7, #22]
 8003fd8:	461a      	mov	r2, r3
 8003fda:	f240 21f5 	movw	r1, #757	@ 0x2f5
 8003fde:	489c      	ldr	r0, [pc, #624]	@ (8004250 <LoadProfile+0x774>)
 8003fe0:	f01e f9c8 	bl	8022374 <iprintf>
 8003fe4:	4b9b      	ldr	r3, [pc, #620]	@ (8004254 <LoadProfile+0x778>)
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	689b      	ldr	r3, [r3, #8]
 8003fea:	4618      	mov	r0, r3
 8003fec:	f01e f8ec 	bl	80221c8 <fflush>

        /* Active Listen bitmap config. */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_PAS_LIS_TECH_CFG, 0x00);
 8003ff0:	4b96      	ldr	r3, [pc, #600]	@ (800424c <LoadProfile+0x770>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	218b      	movs	r1, #139	@ 0x8b
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	f005 ffbb 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 8003ffe:	4603      	mov	r3, r0
 8004000:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8004002:	8afb      	ldrh	r3, [r7, #22]
 8004004:	2b00      	cmp	r3, #0
 8004006:	d00c      	beq.n	8004022 <LoadProfile+0x546>
 8004008:	8afb      	ldrh	r3, [r7, #22]
 800400a:	461a      	mov	r2, r3
 800400c:	f240 21f9 	movw	r1, #761	@ 0x2f9
 8004010:	488f      	ldr	r0, [pc, #572]	@ (8004250 <LoadProfile+0x774>)
 8004012:	f01e f9af 	bl	8022374 <iprintf>
 8004016:	4b8f      	ldr	r3, [pc, #572]	@ (8004254 <LoadProfile+0x778>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	689b      	ldr	r3, [r3, #8]
 800401c:	4618      	mov	r0, r3
 800401e:	f01e f8d3 	bl	80221c8 <fflush>

        /* Active Listen bitmap config. */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_ACT_LIS_TECH_CFG, 0x00);
 8004022:	4b8a      	ldr	r3, [pc, #552]	@ (800424c <LoadProfile+0x770>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	2200      	movs	r2, #0
 8004028:	2189      	movs	r1, #137	@ 0x89
 800402a:	4618      	mov	r0, r3
 800402c:	f005 ffa2 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 8004030:	4603      	mov	r3, r0
 8004032:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8004034:	8afb      	ldrh	r3, [r7, #22]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d00c      	beq.n	8004054 <LoadProfile+0x578>
 800403a:	8afb      	ldrh	r3, [r7, #22]
 800403c:	461a      	mov	r2, r3
 800403e:	f240 21fd 	movw	r1, #765	@ 0x2fd
 8004042:	4883      	ldr	r0, [pc, #524]	@ (8004250 <LoadProfile+0x774>)
 8004044:	f01e f996 	bl	8022374 <iprintf>
 8004048:	4b82      	ldr	r3, [pc, #520]	@ (8004254 <LoadProfile+0x778>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	689b      	ldr	r3, [r3, #8]
 800404e:	4618      	mov	r0, r3
 8004050:	f01e f8ba 	bl	80221c8 <fflush>

        /* Active Poll bitmap config. */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_ACT_POLL_TECH_CFG, 0x00);
 8004054:	4b7d      	ldr	r3, [pc, #500]	@ (800424c <LoadProfile+0x770>)
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	2200      	movs	r2, #0
 800405a:	218a      	movs	r1, #138	@ 0x8a
 800405c:	4618      	mov	r0, r3
 800405e:	f005 ff89 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 8004062:	4603      	mov	r3, r0
 8004064:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8004066:	8afb      	ldrh	r3, [r7, #22]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d00c      	beq.n	8004086 <LoadProfile+0x5aa>
 800406c:	8afb      	ldrh	r3, [r7, #22]
 800406e:	461a      	mov	r2, r3
 8004070:	f240 3101 	movw	r1, #769	@ 0x301
 8004074:	4876      	ldr	r0, [pc, #472]	@ (8004250 <LoadProfile+0x774>)
 8004076:	f01e f97d 	bl	8022374 <iprintf>
 800407a:	4b76      	ldr	r3, [pc, #472]	@ (8004254 <LoadProfile+0x778>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	689b      	ldr	r3, [r3, #8]
 8004080:	4618      	mov	r0, r3
 8004082:	f01e f8a1 	bl	80221c8 <fflush>

        /* Bool to enable LPCD feature.  */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_ENABLE_LPCD, PH_OFF);
 8004086:	4b71      	ldr	r3, [pc, #452]	@ (800424c <LoadProfile+0x770>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	2200      	movs	r2, #0
 800408c:	2180      	movs	r1, #128	@ 0x80
 800408e:	4618      	mov	r0, r3
 8004090:	f005 ff70 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 8004094:	4603      	mov	r3, r0
 8004096:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8004098:	8afb      	ldrh	r3, [r7, #22]
 800409a:	2b00      	cmp	r3, #0
 800409c:	d00c      	beq.n	80040b8 <LoadProfile+0x5dc>
 800409e:	8afb      	ldrh	r3, [r7, #22]
 80040a0:	461a      	mov	r2, r3
 80040a2:	f240 3105 	movw	r1, #773	@ 0x305
 80040a6:	486a      	ldr	r0, [pc, #424]	@ (8004250 <LoadProfile+0x774>)
 80040a8:	f01e f964 	bl	8022374 <iprintf>
 80040ac:	4b69      	ldr	r3, [pc, #420]	@ (8004254 <LoadProfile+0x778>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	689b      	ldr	r3, [r3, #8]
 80040b2:	4618      	mov	r0, r3
 80040b4:	f01e f888 	bl	80221c8 <fflush>

        /* reset collision Pending */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_COLLISION_PENDING, PH_OFF);
 80040b8:	4b64      	ldr	r3, [pc, #400]	@ (800424c <LoadProfile+0x770>)
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	2200      	movs	r2, #0
 80040be:	2183      	movs	r1, #131	@ 0x83
 80040c0:	4618      	mov	r0, r3
 80040c2:	f005 ff57 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 80040c6:	4603      	mov	r3, r0
 80040c8:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 80040ca:	8afb      	ldrh	r3, [r7, #22]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d00c      	beq.n	80040ea <LoadProfile+0x60e>
 80040d0:	8afb      	ldrh	r3, [r7, #22]
 80040d2:	461a      	mov	r2, r3
 80040d4:	f240 3109 	movw	r1, #777	@ 0x309
 80040d8:	485d      	ldr	r0, [pc, #372]	@ (8004250 <LoadProfile+0x774>)
 80040da:	f01e f94b 	bl	8022374 <iprintf>
 80040de:	4b5d      	ldr	r3, [pc, #372]	@ (8004254 <LoadProfile+0x778>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	689b      	ldr	r3, [r3, #8]
 80040e4:	4618      	mov	r0, r3
 80040e6:	f01e f86f 	bl	80221c8 <fflush>

        /* whether anti-collision is supported or not. */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_ANTI_COLL, PH_ON);
 80040ea:	4b58      	ldr	r3, [pc, #352]	@ (800424c <LoadProfile+0x770>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	2201      	movs	r2, #1
 80040f0:	2188      	movs	r1, #136	@ 0x88
 80040f2:	4618      	mov	r0, r3
 80040f4:	f005 ff3e 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 80040f8:	4603      	mov	r3, r0
 80040fa:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 80040fc:	8afb      	ldrh	r3, [r7, #22]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d00c      	beq.n	800411c <LoadProfile+0x640>
 8004102:	8afb      	ldrh	r3, [r7, #22]
 8004104:	461a      	mov	r2, r3
 8004106:	f240 310d 	movw	r1, #781	@ 0x30d
 800410a:	4851      	ldr	r0, [pc, #324]	@ (8004250 <LoadProfile+0x774>)
 800410c:	f01e f932 	bl	8022374 <iprintf>
 8004110:	4b50      	ldr	r3, [pc, #320]	@ (8004254 <LoadProfile+0x778>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	689b      	ldr	r3, [r3, #8]
 8004116:	4618      	mov	r0, r3
 8004118:	f01e f856 	bl	80221c8 <fflush>

        /* Poll Mode default state*/
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_NEXT_POLL_STATE, PHAC_DISCLOOP_POLL_STATE_DETECTION);
 800411c:	4b4b      	ldr	r3, [pc, #300]	@ (800424c <LoadProfile+0x770>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	2201      	movs	r2, #1
 8004122:	2184      	movs	r1, #132	@ 0x84
 8004124:	4618      	mov	r0, r3
 8004126:	f005 ff25 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 800412a:	4603      	mov	r3, r0
 800412c:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 800412e:	8afb      	ldrh	r3, [r7, #22]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d00c      	beq.n	800414e <LoadProfile+0x672>
 8004134:	8afb      	ldrh	r3, [r7, #22]
 8004136:	461a      	mov	r2, r3
 8004138:	f240 3111 	movw	r1, #785	@ 0x311
 800413c:	4844      	ldr	r0, [pc, #272]	@ (8004250 <LoadProfile+0x774>)
 800413e:	f01e f919 	bl	8022374 <iprintf>
 8004142:	4b44      	ldr	r3, [pc, #272]	@ (8004254 <LoadProfile+0x778>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	689b      	ldr	r3, [r3, #8]
 8004148:	4618      	mov	r0, r3
 800414a:	f01e f83d 	bl	80221c8 <fflush>

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEA_TAGS
        /* Device limit for Type A */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_TYPEA_DEVICE_LIMIT, 1);
 800414e:	4b3f      	ldr	r3, [pc, #252]	@ (800424c <LoadProfile+0x770>)
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	2201      	movs	r2, #1
 8004154:	2110      	movs	r1, #16
 8004156:	4618      	mov	r0, r3
 8004158:	f005 ff0c 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 800415c:	4603      	mov	r3, r0
 800415e:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8004160:	8afb      	ldrh	r3, [r7, #22]
 8004162:	2b00      	cmp	r3, #0
 8004164:	d00c      	beq.n	8004180 <LoadProfile+0x6a4>
 8004166:	8afb      	ldrh	r3, [r7, #22]
 8004168:	461a      	mov	r2, r3
 800416a:	f240 3116 	movw	r1, #790	@ 0x316
 800416e:	4838      	ldr	r0, [pc, #224]	@ (8004250 <LoadProfile+0x774>)
 8004170:	f01e f900 	bl	8022374 <iprintf>
 8004174:	4b37      	ldr	r3, [pc, #220]	@ (8004254 <LoadProfile+0x778>)
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	689b      	ldr	r3, [r3, #8]
 800417a:	4618      	mov	r0, r3
 800417c:	f01e f824 	bl	80221c8 <fflush>

        /* Passive polling Tx Guard times in micro seconds. */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_GTA_VALUE_US, 5100);
 8004180:	4b32      	ldr	r3, [pc, #200]	@ (800424c <LoadProfile+0x770>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f241 32ec 	movw	r2, #5100	@ 0x13ec
 8004188:	2100      	movs	r1, #0
 800418a:	4618      	mov	r0, r3
 800418c:	f005 fef2 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 8004190:	4603      	mov	r3, r0
 8004192:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8004194:	8afb      	ldrh	r3, [r7, #22]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d00c      	beq.n	80041b4 <LoadProfile+0x6d8>
 800419a:	8afb      	ldrh	r3, [r7, #22]
 800419c:	461a      	mov	r2, r3
 800419e:	f240 311a 	movw	r1, #794	@ 0x31a
 80041a2:	482b      	ldr	r0, [pc, #172]	@ (8004250 <LoadProfile+0x774>)
 80041a4:	f01e f8e6 	bl	8022374 <iprintf>
 80041a8:	4b2a      	ldr	r3, [pc, #168]	@ (8004254 <LoadProfile+0x778>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	689b      	ldr	r3, [r3, #8]
 80041ae:	4618      	mov	r0, r3
 80041b0:	f01e f80a 	bl	80221c8 <fflush>

        /* Configure FSDI for the 14443P4A tags */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_TYPEA_I3P4_FSDI, 0x08);
 80041b4:	4b25      	ldr	r3, [pc, #148]	@ (800424c <LoadProfile+0x770>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	2208      	movs	r2, #8
 80041ba:	2140      	movs	r1, #64	@ 0x40
 80041bc:	4618      	mov	r0, r3
 80041be:	f005 fed9 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 80041c2:	4603      	mov	r3, r0
 80041c4:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 80041c6:	8afb      	ldrh	r3, [r7, #22]
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d00c      	beq.n	80041e6 <LoadProfile+0x70a>
 80041cc:	8afb      	ldrh	r3, [r7, #22]
 80041ce:	461a      	mov	r2, r3
 80041d0:	f240 311e 	movw	r1, #798	@ 0x31e
 80041d4:	481e      	ldr	r0, [pc, #120]	@ (8004250 <LoadProfile+0x774>)
 80041d6:	f01e f8cd 	bl	8022374 <iprintf>
 80041da:	4b1e      	ldr	r3, [pc, #120]	@ (8004254 <LoadProfile+0x778>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	689b      	ldr	r3, [r3, #8]
 80041e0:	4618      	mov	r0, r3
 80041e2:	f01d fff1 	bl	80221c8 <fflush>

        /* Configure CID for the 14443P4A tags */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_TYPEA_I3P4_CID, 0x00);
 80041e6:	4b19      	ldr	r3, [pc, #100]	@ (800424c <LoadProfile+0x770>)
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	2200      	movs	r2, #0
 80041ec:	2141      	movs	r1, #65	@ 0x41
 80041ee:	4618      	mov	r0, r3
 80041f0:	f005 fec0 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 80041f4:	4603      	mov	r3, r0
 80041f6:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 80041f8:	8afb      	ldrh	r3, [r7, #22]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d00c      	beq.n	8004218 <LoadProfile+0x73c>
 80041fe:	8afb      	ldrh	r3, [r7, #22]
 8004200:	461a      	mov	r2, r3
 8004202:	f240 3122 	movw	r1, #802	@ 0x322
 8004206:	4812      	ldr	r0, [pc, #72]	@ (8004250 <LoadProfile+0x774>)
 8004208:	f01e f8b4 	bl	8022374 <iprintf>
 800420c:	4b11      	ldr	r3, [pc, #68]	@ (8004254 <LoadProfile+0x778>)
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	689b      	ldr	r3, [r3, #8]
 8004212:	4618      	mov	r0, r3
 8004214:	f01d ffd8 	bl	80221c8 <fflush>

        /* Configure DRI for the 14443P4A tags */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_TYPEA_I3P4_DRI, 0x00);
 8004218:	4b0c      	ldr	r3, [pc, #48]	@ (800424c <LoadProfile+0x770>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	2200      	movs	r2, #0
 800421e:	2143      	movs	r1, #67	@ 0x43
 8004220:	4618      	mov	r0, r3
 8004222:	f005 fea7 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 8004226:	4603      	mov	r3, r0
 8004228:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 800422a:	8afb      	ldrh	r3, [r7, #22]
 800422c:	2b00      	cmp	r3, #0
 800422e:	d013      	beq.n	8004258 <LoadProfile+0x77c>
 8004230:	8afb      	ldrh	r3, [r7, #22]
 8004232:	461a      	mov	r2, r3
 8004234:	f240 3126 	movw	r1, #806	@ 0x326
 8004238:	4805      	ldr	r0, [pc, #20]	@ (8004250 <LoadProfile+0x774>)
 800423a:	f01e f89b 	bl	8022374 <iprintf>
 800423e:	4b05      	ldr	r3, [pc, #20]	@ (8004254 <LoadProfile+0x778>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	689b      	ldr	r3, [r3, #8]
 8004244:	4618      	mov	r0, r3
 8004246:	f01d ffbf 	bl	80221c8 <fflush>
 800424a:	e005      	b.n	8004258 <LoadProfile+0x77c>
 800424c:	20000538 	.word	0x20000538
 8004250:	080254d0 	.word	0x080254d0
 8004254:	20000084 	.word	0x20000084

        /* Configure DSI for the 14443P4A tags */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_TYPEA_I3P4_DSI, 0x00);
 8004258:	4b7f      	ldr	r3, [pc, #508]	@ (8004458 <LoadProfile+0x97c>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	2200      	movs	r2, #0
 800425e:	2144      	movs	r1, #68	@ 0x44
 8004260:	4618      	mov	r0, r3
 8004262:	f005 fe87 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 8004266:	4603      	mov	r3, r0
 8004268:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 800426a:	8afb      	ldrh	r3, [r7, #22]
 800426c:	2b00      	cmp	r3, #0
 800426e:	d00c      	beq.n	800428a <LoadProfile+0x7ae>
 8004270:	8afb      	ldrh	r3, [r7, #22]
 8004272:	461a      	mov	r2, r3
 8004274:	f240 312a 	movw	r1, #810	@ 0x32a
 8004278:	4878      	ldr	r0, [pc, #480]	@ (800445c <LoadProfile+0x980>)
 800427a:	f01e f87b 	bl	8022374 <iprintf>
 800427e:	4b78      	ldr	r3, [pc, #480]	@ (8004460 <LoadProfile+0x984>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	689b      	ldr	r3, [r3, #8]
 8004284:	4618      	mov	r0, r3
 8004286:	f01d ff9f 	bl	80221c8 <fflush>
#endif

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEB_TAGS
        /* Device limit for Type B */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_TYPEB_DEVICE_LIMIT, 1);
 800428a:	4b73      	ldr	r3, [pc, #460]	@ (8004458 <LoadProfile+0x97c>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	2201      	movs	r2, #1
 8004290:	2111      	movs	r1, #17
 8004292:	4618      	mov	r0, r3
 8004294:	f005 fe6e 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 8004298:	4603      	mov	r3, r0
 800429a:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 800429c:	8afb      	ldrh	r3, [r7, #22]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d00c      	beq.n	80042bc <LoadProfile+0x7e0>
 80042a2:	8afb      	ldrh	r3, [r7, #22]
 80042a4:	461a      	mov	r2, r3
 80042a6:	f44f 714c 	mov.w	r1, #816	@ 0x330
 80042aa:	486c      	ldr	r0, [pc, #432]	@ (800445c <LoadProfile+0x980>)
 80042ac:	f01e f862 	bl	8022374 <iprintf>
 80042b0:	4b6b      	ldr	r3, [pc, #428]	@ (8004460 <LoadProfile+0x984>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	689b      	ldr	r3, [r3, #8]
 80042b6:	4618      	mov	r0, r3
 80042b8:	f01d ff86 	bl	80221c8 <fflush>

        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_GTB_VALUE_US, 5100);
 80042bc:	4b66      	ldr	r3, [pc, #408]	@ (8004458 <LoadProfile+0x97c>)
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f241 32ec 	movw	r2, #5100	@ 0x13ec
 80042c4:	2101      	movs	r1, #1
 80042c6:	4618      	mov	r0, r3
 80042c8:	f005 fe54 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 80042cc:	4603      	mov	r3, r0
 80042ce:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 80042d0:	8afb      	ldrh	r3, [r7, #22]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d00c      	beq.n	80042f0 <LoadProfile+0x814>
 80042d6:	8afb      	ldrh	r3, [r7, #22]
 80042d8:	461a      	mov	r2, r3
 80042da:	f240 3133 	movw	r1, #819	@ 0x333
 80042de:	485f      	ldr	r0, [pc, #380]	@ (800445c <LoadProfile+0x980>)
 80042e0:	f01e f848 	bl	8022374 <iprintf>
 80042e4:	4b5e      	ldr	r3, [pc, #376]	@ (8004460 <LoadProfile+0x984>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	689b      	ldr	r3, [r3, #8]
 80042ea:	4618      	mov	r0, r3
 80042ec:	f01d ff6c 	bl	80221c8 <fflush>

        /* Configure AFI for the type B tags */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_TYPEB_AFI_REQ, 0x00);
 80042f0:	4b59      	ldr	r3, [pc, #356]	@ (8004458 <LoadProfile+0x97c>)
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	2200      	movs	r2, #0
 80042f6:	2130      	movs	r1, #48	@ 0x30
 80042f8:	4618      	mov	r0, r3
 80042fa:	f005 fe3b 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 80042fe:	4603      	mov	r3, r0
 8004300:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8004302:	8afb      	ldrh	r3, [r7, #22]
 8004304:	2b00      	cmp	r3, #0
 8004306:	d00c      	beq.n	8004322 <LoadProfile+0x846>
 8004308:	8afb      	ldrh	r3, [r7, #22]
 800430a:	461a      	mov	r2, r3
 800430c:	f240 3137 	movw	r1, #823	@ 0x337
 8004310:	4852      	ldr	r0, [pc, #328]	@ (800445c <LoadProfile+0x980>)
 8004312:	f01e f82f 	bl	8022374 <iprintf>
 8004316:	4b52      	ldr	r3, [pc, #328]	@ (8004460 <LoadProfile+0x984>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	689b      	ldr	r3, [r3, #8]
 800431c:	4618      	mov	r0, r3
 800431e:	f01d ff53 	bl	80221c8 <fflush>

        /* Configure FSDI for the type B tags */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_TYPEB_FSDI, 0x08);
 8004322:	4b4d      	ldr	r3, [pc, #308]	@ (8004458 <LoadProfile+0x97c>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	2208      	movs	r2, #8
 8004328:	2132      	movs	r1, #50	@ 0x32
 800432a:	4618      	mov	r0, r3
 800432c:	f005 fe22 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 8004330:	4603      	mov	r3, r0
 8004332:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8004334:	8afb      	ldrh	r3, [r7, #22]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d00c      	beq.n	8004354 <LoadProfile+0x878>
 800433a:	8afb      	ldrh	r3, [r7, #22]
 800433c:	461a      	mov	r2, r3
 800433e:	f240 313b 	movw	r1, #827	@ 0x33b
 8004342:	4846      	ldr	r0, [pc, #280]	@ (800445c <LoadProfile+0x980>)
 8004344:	f01e f816 	bl	8022374 <iprintf>
 8004348:	4b45      	ldr	r3, [pc, #276]	@ (8004460 <LoadProfile+0x984>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	689b      	ldr	r3, [r3, #8]
 800434e:	4618      	mov	r0, r3
 8004350:	f01d ff3a 	bl	80221c8 <fflush>

        /* Configure CID for the type B tags */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_TYPEB_CID, 0x00);
 8004354:	4b40      	ldr	r3, [pc, #256]	@ (8004458 <LoadProfile+0x97c>)
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	2200      	movs	r2, #0
 800435a:	2133      	movs	r1, #51	@ 0x33
 800435c:	4618      	mov	r0, r3
 800435e:	f005 fe09 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 8004362:	4603      	mov	r3, r0
 8004364:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8004366:	8afb      	ldrh	r3, [r7, #22]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d00c      	beq.n	8004386 <LoadProfile+0x8aa>
 800436c:	8afb      	ldrh	r3, [r7, #22]
 800436e:	461a      	mov	r2, r3
 8004370:	f240 313f 	movw	r1, #831	@ 0x33f
 8004374:	4839      	ldr	r0, [pc, #228]	@ (800445c <LoadProfile+0x980>)
 8004376:	f01d fffd 	bl	8022374 <iprintf>
 800437a:	4b39      	ldr	r3, [pc, #228]	@ (8004460 <LoadProfile+0x984>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	689b      	ldr	r3, [r3, #8]
 8004380:	4618      	mov	r0, r3
 8004382:	f01d ff21 	bl	80221c8 <fflush>

        /* Configure DRI for the type B tags */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_TYPEB_DRI, 0x00);
 8004386:	4b34      	ldr	r3, [pc, #208]	@ (8004458 <LoadProfile+0x97c>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	2200      	movs	r2, #0
 800438c:	2135      	movs	r1, #53	@ 0x35
 800438e:	4618      	mov	r0, r3
 8004390:	f005 fdf0 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 8004394:	4603      	mov	r3, r0
 8004396:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 8004398:	8afb      	ldrh	r3, [r7, #22]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d00c      	beq.n	80043b8 <LoadProfile+0x8dc>
 800439e:	8afb      	ldrh	r3, [r7, #22]
 80043a0:	461a      	mov	r2, r3
 80043a2:	f240 3143 	movw	r1, #835	@ 0x343
 80043a6:	482d      	ldr	r0, [pc, #180]	@ (800445c <LoadProfile+0x980>)
 80043a8:	f01d ffe4 	bl	8022374 <iprintf>
 80043ac:	4b2c      	ldr	r3, [pc, #176]	@ (8004460 <LoadProfile+0x984>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	689b      	ldr	r3, [r3, #8]
 80043b2:	4618      	mov	r0, r3
 80043b4:	f01d ff08 	bl	80221c8 <fflush>

        /* Configure DSI for the type B tags */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_TYPEB_DSI, 0x00);
 80043b8:	4b27      	ldr	r3, [pc, #156]	@ (8004458 <LoadProfile+0x97c>)
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	2200      	movs	r2, #0
 80043be:	2136      	movs	r1, #54	@ 0x36
 80043c0:	4618      	mov	r0, r3
 80043c2:	f005 fdd7 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 80043c6:	4603      	mov	r3, r0
 80043c8:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 80043ca:	8afb      	ldrh	r3, [r7, #22]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d00c      	beq.n	80043ea <LoadProfile+0x90e>
 80043d0:	8afb      	ldrh	r3, [r7, #22]
 80043d2:	461a      	mov	r2, r3
 80043d4:	f240 3147 	movw	r1, #839	@ 0x347
 80043d8:	4820      	ldr	r0, [pc, #128]	@ (800445c <LoadProfile+0x980>)
 80043da:	f01d ffcb 	bl	8022374 <iprintf>
 80043de:	4b20      	ldr	r3, [pc, #128]	@ (8004460 <LoadProfile+0x984>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	689b      	ldr	r3, [r3, #8]
 80043e4:	4618      	mov	r0, r3
 80043e6:	f01d feef 	bl	80221c8 <fflush>

        /* Configure Extended ATQB support for the type B tags */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_TYPEB_EXTATQB, 0x00);
 80043ea:	4b1b      	ldr	r3, [pc, #108]	@ (8004458 <LoadProfile+0x97c>)
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	2200      	movs	r2, #0
 80043f0:	2131      	movs	r1, #49	@ 0x31
 80043f2:	4618      	mov	r0, r3
 80043f4:	f005 fdbe 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 80043f8:	4603      	mov	r3, r0
 80043fa:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 80043fc:	8afb      	ldrh	r3, [r7, #22]
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d00c      	beq.n	800441c <LoadProfile+0x940>
 8004402:	8afb      	ldrh	r3, [r7, #22]
 8004404:	461a      	mov	r2, r3
 8004406:	f240 314b 	movw	r1, #843	@ 0x34b
 800440a:	4814      	ldr	r0, [pc, #80]	@ (800445c <LoadProfile+0x980>)
 800440c:	f01d ffb2 	bl	8022374 <iprintf>
 8004410:	4b13      	ldr	r3, [pc, #76]	@ (8004460 <LoadProfile+0x984>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	689b      	ldr	r3, [r3, #8]
 8004416:	4618      	mov	r0, r3
 8004418:	f01d fed6 	bl	80221c8 <fflush>
#endif
        /* Configure reader library mode */
        status = phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_OPE_MODE, RD_LIB_MODE_EMVCO);
 800441c:	4b0e      	ldr	r3, [pc, #56]	@ (8004458 <LoadProfile+0x97c>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	2201      	movs	r2, #1
 8004422:	2182      	movs	r1, #130	@ 0x82
 8004424:	4618      	mov	r0, r3
 8004426:	f005 fda5 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 800442a:	4603      	mov	r3, r0
 800442c:	82fb      	strh	r3, [r7, #22]
        CHECK_STATUS(status);
 800442e:	8afb      	ldrh	r3, [r7, #22]
 8004430:	2b00      	cmp	r3, #0
 8004432:	d00c      	beq.n	800444e <LoadProfile+0x972>
 8004434:	8afb      	ldrh	r3, [r7, #22]
 8004436:	461a      	mov	r2, r3
 8004438:	f240 314f 	movw	r1, #847	@ 0x34f
 800443c:	4807      	ldr	r0, [pc, #28]	@ (800445c <LoadProfile+0x980>)
 800443e:	f01d ff99 	bl	8022374 <iprintf>
 8004442:	4b07      	ldr	r3, [pc, #28]	@ (8004460 <LoadProfile+0x984>)
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	689b      	ldr	r3, [r3, #8]
 8004448:	4618      	mov	r0, r3
 800444a:	f01d febd 	bl	80221c8 <fflush>
    }
    else
    {
        /* Do Nothing */
    }
    return status;
 800444e:	8afb      	ldrh	r3, [r7, #22]
}
 8004450:	4618      	mov	r0, r3
 8004452:	3718      	adds	r7, #24
 8004454:	46bd      	mov	sp, r7
 8004456:	bd80      	pop	{r7, pc}
 8004458:	20000538 	.word	0x20000538
 800445c:	080254d0 	.word	0x080254d0
 8004460:	20000084 	.word	0x20000084

08004464 <EMV_IsEMVCompatibleCard>:

/**
 * EMV
 */
uint8_t EMV_IsEMVCompatibleCard(void *pDataParams)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b086      	sub	sp, #24
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
    phacDiscLoop_Sw_DataParams_t *pDiscLoop = (phacDiscLoop_Sw_DataParams_t *)pDataParams;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	617b      	str	r3, [r7, #20]

    // 
    uint16_t wTechDetected = 0;
 8004470:	2300      	movs	r3, #0
 8004472:	81fb      	strh	r3, [r7, #14]
    phStatus_t status = phacDiscLoop_GetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_TECH_DETECTED, &wTechDetected);
 8004474:	f107 030e 	add.w	r3, r7, #14
 8004478:	461a      	mov	r2, r3
 800447a:	2187      	movs	r1, #135	@ 0x87
 800447c:	6978      	ldr	r0, [r7, #20]
 800447e:	f006 f9f7 	bl	800a870 <phacDiscLoop_Sw_GetConfig>
 8004482:	4603      	mov	r3, r0
 8004484:	827b      	strh	r3, [r7, #18]

    if (status != PH_ERR_SUCCESS) {
 8004486:	8a7b      	ldrh	r3, [r7, #18]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d001      	beq.n	8004490 <EMV_IsEMVCompatibleCard+0x2c>
        return 0;
 800448c:	2300      	movs	r3, #0
 800448e:	e02b      	b.n	80044e8 <EMV_IsEMVCompatibleCard+0x84>
    }

    // Type A
    if (PHAC_DISCLOOP_CHECK_ANDMASK(wTechDetected, PHAC_DISCLOOP_POS_BIT_MASK_A)) {
 8004490:	89fb      	ldrh	r3, [r7, #14]
 8004492:	f003 0301 	and.w	r3, r3, #1
 8004496:	2b00      	cmp	r3, #0
 8004498:	d015      	beq.n	80044c6 <EMV_IsEMVCompatibleCard+0x62>
        // ISO14443-4 (Type 4A)
        uint8_t sak = pDiscLoop->sTypeATargetInfo.aTypeA_I3P3[0].aSak;
 800449a:	697b      	ldr	r3, [r7, #20]
 800449c:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
 80044a0:	747b      	strb	r3, [r7, #17]

        // SAK bit 5 = 1 ISO14443-4 (EMV)
        if ((sak & 0x20) != 0) {
 80044a2:	7c7b      	ldrb	r3, [r7, #17]
 80044a4:	f003 0320 	and.w	r3, r3, #32
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d00c      	beq.n	80044c6 <EMV_IsEMVCompatibleCard+0x62>
        	DEBUG_PRINTF("Type A ISO14443-4 compatible card detected (SAK: 0x%02X)\r\n", sak);
 80044ac:	7c7b      	ldrb	r3, [r7, #17]
 80044ae:	4619      	mov	r1, r3
 80044b0:	480f      	ldr	r0, [pc, #60]	@ (80044f0 <EMV_IsEMVCompatibleCard+0x8c>)
 80044b2:	f01d ff5f 	bl	8022374 <iprintf>
 80044b6:	4b0f      	ldr	r3, [pc, #60]	@ (80044f4 <EMV_IsEMVCompatibleCard+0x90>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	689b      	ldr	r3, [r3, #8]
 80044bc:	4618      	mov	r0, r3
 80044be:	f01d fe83 	bl	80221c8 <fflush>
            return 1;
 80044c2:	2301      	movs	r3, #1
 80044c4:	e010      	b.n	80044e8 <EMV_IsEMVCompatibleCard+0x84>
        }
    }

    // Type B (EMV)
    if (PHAC_DISCLOOP_CHECK_ANDMASK(wTechDetected, PHAC_DISCLOOP_POS_BIT_MASK_B)) {
 80044c6:	89fb      	ldrh	r3, [r7, #14]
 80044c8:	f003 0302 	and.w	r3, r3, #2
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d00a      	beq.n	80044e6 <EMV_IsEMVCompatibleCard+0x82>
        DEBUG_PRINTF("Type B card detected\r\n");
 80044d0:	4809      	ldr	r0, [pc, #36]	@ (80044f8 <EMV_IsEMVCompatibleCard+0x94>)
 80044d2:	f01d ffbf 	bl	8022454 <puts>
 80044d6:	4b07      	ldr	r3, [pc, #28]	@ (80044f4 <EMV_IsEMVCompatibleCard+0x90>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	689b      	ldr	r3, [r3, #8]
 80044dc:	4618      	mov	r0, r3
 80044de:	f01d fe73 	bl	80221c8 <fflush>
        return 1; // Type BISO14443-4
 80044e2:	2301      	movs	r3, #1
 80044e4:	e000      	b.n	80044e8 <EMV_IsEMVCompatibleCard+0x84>
    }

    return 0;
 80044e6:	2300      	movs	r3, #0
}
 80044e8:	4618      	mov	r0, r3
 80044ea:	3718      	adds	r7, #24
 80044ec:	46bd      	mov	sp, r7
 80044ee:	bd80      	pop	{r7, pc}
 80044f0:	0802599c 	.word	0x0802599c
 80044f4:	20000084 	.word	0x20000084
 80044f8:	080259d8 	.word	0x080259d8

080044fc <EMV_WaitForCardRemoval>:

/**
 * Wait for card removal
 */
void EMV_WaitForCardRemoval(void *pDataParams)
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	b086      	sub	sp, #24
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
    phacDiscLoop_Sw_DataParams_t *pDiscLoop = (phacDiscLoop_Sw_DataParams_t *)pDataParams;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	613b      	str	r3, [r7, #16]

    DEBUG_PRINTF("Please remove the card...\r\n");
 8004508:	481f      	ldr	r0, [pc, #124]	@ (8004588 <EMV_WaitForCardRemoval+0x8c>)
 800450a:	f01d ffa3 	bl	8022454 <puts>
 800450e:	4b1f      	ldr	r3, [pc, #124]	@ (800458c <EMV_WaitForCardRemoval+0x90>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	689b      	ldr	r3, [r3, #8]
 8004514:	4618      	mov	r0, r3
 8004516:	f01d fe57 	bl	80221c8 <fflush>

    // Set to card removal detection mode
    phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_NEXT_POLL_STATE, PHAC_DISCLOOP_POLL_STATE_REMOVAL);
 800451a:	2203      	movs	r2, #3
 800451c:	2184      	movs	r1, #132	@ 0x84
 800451e:	6938      	ldr	r0, [r7, #16]
 8004520:	f005 fd28 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>

    // Run removal detection
    phStatus_t status;
    int removal_attempts = 0;
 8004524:	2300      	movs	r3, #0
 8004526:	617b      	str	r3, [r7, #20]
    do {
        status = phacDiscLoop_Run(pDiscLoop, PHAC_DISCLOOP_ENTRY_POINT_POLL);
 8004528:	2100      	movs	r1, #0
 800452a:	6938      	ldr	r0, [r7, #16]
 800452c:	f005 fc50 	bl	8009dd0 <phacDiscLoop_Sw_Run>
 8004530:	4603      	mov	r3, r0
 8004532:	81fb      	strh	r3, [r7, #14]
        HAL_Delay(100);
 8004534:	2064      	movs	r0, #100	@ 0x64
 8004536:	f018 f8f1 	bl	801c71c <HAL_Delay>
        removal_attempts++;
 800453a:	697b      	ldr	r3, [r7, #20]
 800453c:	3301      	adds	r3, #1
 800453e:	617b      	str	r3, [r7, #20]

        // Avoid infinite waiting
        if (removal_attempts > 100) { // 10 seconds timeout
 8004540:	697b      	ldr	r3, [r7, #20]
 8004542:	2b64      	cmp	r3, #100	@ 0x64
 8004544:	dd09      	ble.n	800455a <EMV_WaitForCardRemoval+0x5e>
            DEBUG_PRINTF("Card removal detection timeout\r\n");
 8004546:	4812      	ldr	r0, [pc, #72]	@ (8004590 <EMV_WaitForCardRemoval+0x94>)
 8004548:	f01d ff84 	bl	8022454 <puts>
 800454c:	4b0f      	ldr	r3, [pc, #60]	@ (800458c <EMV_WaitForCardRemoval+0x90>)
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	689b      	ldr	r3, [r3, #8]
 8004552:	4618      	mov	r0, r3
 8004554:	f01d fe38 	bl	80221c8 <fflush>
            break;
 8004558:	e003      	b.n	8004562 <EMV_WaitForCardRemoval+0x66>
        }
    } while ((status & PH_ERR_MASK) != PHAC_DISCLOOP_NO_TECH_DETECTED);
 800455a:	89fb      	ldrh	r3, [r7, #14]
 800455c:	b2db      	uxtb	r3, r3
 800455e:	2b84      	cmp	r3, #132	@ 0x84
 8004560:	d1e2      	bne.n	8004528 <EMV_WaitForCardRemoval+0x2c>

    DEBUG_PRINTF("Card removed\r\n");
 8004562:	480c      	ldr	r0, [pc, #48]	@ (8004594 <EMV_WaitForCardRemoval+0x98>)
 8004564:	f01d ff76 	bl	8022454 <puts>
 8004568:	4b08      	ldr	r3, [pc, #32]	@ (800458c <EMV_WaitForCardRemoval+0x90>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	689b      	ldr	r3, [r3, #8]
 800456e:	4618      	mov	r0, r3
 8004570:	f01d fe2a 	bl	80221c8 <fflush>

    // Reset to detection mode, prepare for next polling
    phacDiscLoop_SetConfig(pDiscLoop, PHAC_DISCLOOP_CONFIG_NEXT_POLL_STATE, PHAC_DISCLOOP_POLL_STATE_DETECTION);
 8004574:	2201      	movs	r2, #1
 8004576:	2184      	movs	r1, #132	@ 0x84
 8004578:	6938      	ldr	r0, [r7, #16]
 800457a:	f005 fcfb 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
}
 800457e:	bf00      	nop
 8004580:	3718      	adds	r7, #24
 8004582:	46bd      	mov	sp, r7
 8004584:	bd80      	pop	{r7, pc}
 8004586:	bf00      	nop
 8004588:	08025bc4 	.word	0x08025bc4
 800458c:	20000084 	.word	0x20000084
 8004590:	08025be0 	.word	0x08025be0
 8004594:	08025c00 	.word	0x08025c00

08004598 <EMV_CollectCardBasicInfo>:

// ==================================================
// 1: 
// ==================================================
EMV_Result_t EMV_CollectCardBasicInfo(phacDiscLoop_Sw_DataParams_t *pDiscLoop, EMV_Complete_Card_Data_t *card_data)
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b084      	sub	sp, #16
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
 80045a0:	6039      	str	r1, [r7, #0]
    // UID
    if (pDiscLoop->sTypeATargetInfo.bTotalTagsFound > 0) {
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d04c      	beq.n	8004646 <EMV_CollectCardBasicInfo+0xae>
        card_data->card_uid_len = pDiscLoop->sTypeATargetInfo.aTypeA_I3P3[0].bUidSize;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	f893 206a 	ldrb.w	r2, [r3, #106]	@ 0x6a
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	729a      	strb	r2, [r3, #10]
        memcpy(card_data->card_uid,
 80045b6:	6838      	ldr	r0, [r7, #0]
               pDiscLoop->sTypeATargetInfo.aTypeA_I3P3[0].aUid,
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	f103 0160 	add.w	r1, r3, #96	@ 0x60
               card_data->card_uid_len);
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	7a9b      	ldrb	r3, [r3, #10]
        memcpy(card_data->card_uid,
 80045c2:	461a      	mov	r2, r3
 80045c4:	f01e f8b5 	bl	8022732 <memcpy>

        card_data->card_sak = pDiscLoop->sTypeATargetInfo.aTypeA_I3P3[0].aSak;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	f893 206b 	ldrb.w	r2, [r3, #107]	@ 0x6b
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	72da      	strb	r2, [r3, #11]
        memcpy(card_data->card_atqa,
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	330c      	adds	r3, #12
               pDiscLoop->sTypeATargetInfo.aTypeA_I3P3[0].aAtqa,
 80045d6:	687a      	ldr	r2, [r7, #4]
 80045d8:	325e      	adds	r2, #94	@ 0x5e
        memcpy(card_data->card_atqa,
 80045da:	8812      	ldrh	r2, [r2, #0]
 80045dc:	b292      	uxth	r2, r2
 80045de:	801a      	strh	r2, [r3, #0]
               2);

        DEBUG_PRINTF("Card UID: ");
 80045e0:	481b      	ldr	r0, [pc, #108]	@ (8004650 <EMV_CollectCardBasicInfo+0xb8>)
 80045e2:	f01d fec7 	bl	8022374 <iprintf>
 80045e6:	4b1b      	ldr	r3, [pc, #108]	@ (8004654 <EMV_CollectCardBasicInfo+0xbc>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	689b      	ldr	r3, [r3, #8]
 80045ec:	4618      	mov	r0, r3
 80045ee:	f01d fdeb 	bl	80221c8 <fflush>
        for (int i = 0; i < card_data->card_uid_len; i++) {
 80045f2:	2300      	movs	r3, #0
 80045f4:	60fb      	str	r3, [r7, #12]
 80045f6:	e00a      	b.n	800460e <EMV_CollectCardBasicInfo+0x76>
            printf("%02X ", card_data->card_uid[i]);
 80045f8:	683a      	ldr	r2, [r7, #0]
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	4413      	add	r3, r2
 80045fe:	781b      	ldrb	r3, [r3, #0]
 8004600:	4619      	mov	r1, r3
 8004602:	4815      	ldr	r0, [pc, #84]	@ (8004658 <EMV_CollectCardBasicInfo+0xc0>)
 8004604:	f01d feb6 	bl	8022374 <iprintf>
        for (int i = 0; i < card_data->card_uid_len; i++) {
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	3301      	adds	r3, #1
 800460c:	60fb      	str	r3, [r7, #12]
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	7a9b      	ldrb	r3, [r3, #10]
 8004612:	461a      	mov	r2, r3
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	4293      	cmp	r3, r2
 8004618:	dbee      	blt.n	80045f8 <EMV_CollectCardBasicInfo+0x60>
        }
        printf("\r\n");
 800461a:	4810      	ldr	r0, [pc, #64]	@ (800465c <EMV_CollectCardBasicInfo+0xc4>)
 800461c:	f01d ff1a 	bl	8022454 <puts>
        DEBUG_PRINTF("SAK: 0x%02X, ATQA: %02X %02X\r\n",
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	7adb      	ldrb	r3, [r3, #11]
 8004624:	4619      	mov	r1, r3
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	7b1b      	ldrb	r3, [r3, #12]
 800462a:	461a      	mov	r2, r3
 800462c:	683b      	ldr	r3, [r7, #0]
 800462e:	7b5b      	ldrb	r3, [r3, #13]
 8004630:	480b      	ldr	r0, [pc, #44]	@ (8004660 <EMV_CollectCardBasicInfo+0xc8>)
 8004632:	f01d fe9f 	bl	8022374 <iprintf>
 8004636:	4b07      	ldr	r3, [pc, #28]	@ (8004654 <EMV_CollectCardBasicInfo+0xbc>)
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	689b      	ldr	r3, [r3, #8]
 800463c:	4618      	mov	r0, r3
 800463e:	f01d fdc3 	bl	80221c8 <fflush>
                     card_data->card_sak, card_data->card_atqa[0], card_data->card_atqa[1]);

        return EMV_SUCCESS;
 8004642:	2300      	movs	r3, #0
 8004644:	e000      	b.n	8004648 <EMV_CollectCardBasicInfo+0xb0>
    }

    return EMV_ERROR_CARD_NOT_EMV;
 8004646:	2301      	movs	r3, #1
}
 8004648:	4618      	mov	r0, r3
 800464a:	3710      	adds	r7, #16
 800464c:	46bd      	mov	sp, r7
 800464e:	bd80      	pop	{r7, pc}
 8004650:	08025c10 	.word	0x08025c10
 8004654:	20000084 	.word	0x20000084
 8004658:	08025a38 	.word	0x08025a38
 800465c:	08025a40 	.word	0x08025a40
 8004660:	08025c1c 	.word	0x08025c1c

08004664 <EMV_CollectPPSEInfo>:

// ==================================================
// 2: PPSE
// ==================================================
EMV_Result_t EMV_CollectPPSEInfo(EMV_Complete_Card_Data_t *card_data)
{
 8004664:	b5b0      	push	{r4, r5, r7, lr}
 8004666:	b08c      	sub	sp, #48	@ 0x30
 8004668:	af02      	add	r7, sp, #8
 800466a:	6078      	str	r0, [r7, #4]
    uint8_t PPSE_SELECT_APDU[] = {
 800466c:	4b30      	ldr	r3, [pc, #192]	@ (8004730 <EMV_CollectPPSEInfo+0xcc>)
 800466e:	f107 0410 	add.w	r4, r7, #16
 8004672:	461d      	mov	r5, r3
 8004674:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004676:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004678:	682b      	ldr	r3, [r5, #0]
 800467a:	6023      	str	r3, [r4, #0]
        0x00
    };

    phStatus_t status;
    uint8_t *ppRxBuffer;
    uint16_t wRxLen = 0;
 800467c:	2300      	movs	r3, #0
 800467e:	817b      	strh	r3, [r7, #10]

    status = phpalI14443p4_Exchange(
 8004680:	f44f 60c0 	mov.w	r0, #1536	@ 0x600
 8004684:	f004 fe70 	bl	8009368 <phNfcLib_GetDataParams>
 8004688:	f107 0210 	add.w	r2, r7, #16
 800468c:	f107 030a 	add.w	r3, r7, #10
 8004690:	9301      	str	r3, [sp, #4]
 8004692:	f107 030c 	add.w	r3, r7, #12
 8004696:	9300      	str	r3, [sp, #0]
 8004698:	2314      	movs	r3, #20
 800469a:	2100      	movs	r1, #0
 800469c:	f013 fabc 	bl	8017c18 <phpalI14443p4_Sw_Exchange>
 80046a0:	4603      	mov	r3, r0
 80046a2:	84fb      	strh	r3, [r7, #38]	@ 0x26
        sizeof(PPSE_SELECT_APDU),
        &ppRxBuffer,
        &wRxLen
    );

    if (status == PH_ERR_SUCCESS && wRxLen >= 2) {
 80046a4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d130      	bne.n	800470c <EMV_CollectPPSEInfo+0xa8>
 80046aa:	897b      	ldrh	r3, [r7, #10]
 80046ac:	2b01      	cmp	r3, #1
 80046ae:	d92d      	bls.n	800470c <EMV_CollectPPSEInfo+0xa8>
        uint8_t sw1 = ppRxBuffer[wRxLen-2];
 80046b0:	68fa      	ldr	r2, [r7, #12]
 80046b2:	897b      	ldrh	r3, [r7, #10]
 80046b4:	3b02      	subs	r3, #2
 80046b6:	4413      	add	r3, r2
 80046b8:	781b      	ldrb	r3, [r3, #0]
 80046ba:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        uint8_t sw2 = ppRxBuffer[wRxLen-1];
 80046be:	68fa      	ldr	r2, [r7, #12]
 80046c0:	897b      	ldrh	r3, [r7, #10]
 80046c2:	3b01      	subs	r3, #1
 80046c4:	4413      	add	r3, r2
 80046c6:	781b      	ldrb	r3, [r3, #0]
 80046c8:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

        if (sw1 == 0x90 && sw2 == 0x00) {
 80046cc:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80046d0:	2b90      	cmp	r3, #144	@ 0x90
 80046d2:	d11b      	bne.n	800470c <EMV_CollectPPSEInfo+0xa8>
 80046d4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d117      	bne.n	800470c <EMV_CollectPPSEInfo+0xa8>
            // PPSE
            card_data->ppse_len = wRxLen;
 80046dc:	897a      	ldrh	r2, [r7, #10]
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	f8a3 210e 	strh.w	r2, [r3, #270]	@ 0x10e
            memcpy(card_data->ppse_data, ppRxBuffer, wRxLen);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	330e      	adds	r3, #14
 80046e8:	68f9      	ldr	r1, [r7, #12]
 80046ea:	897a      	ldrh	r2, [r7, #10]
 80046ec:	4618      	mov	r0, r3
 80046ee:	f01e f820 	bl	8022732 <memcpy>

            DEBUG_PRINTF("PPSE collected: %d bytes\r\n", wRxLen);
 80046f2:	897b      	ldrh	r3, [r7, #10]
 80046f4:	4619      	mov	r1, r3
 80046f6:	480f      	ldr	r0, [pc, #60]	@ (8004734 <EMV_CollectPPSEInfo+0xd0>)
 80046f8:	f01d fe3c 	bl	8022374 <iprintf>
 80046fc:	4b0e      	ldr	r3, [pc, #56]	@ (8004738 <EMV_CollectPPSEInfo+0xd4>)
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	689b      	ldr	r3, [r3, #8]
 8004702:	4618      	mov	r0, r3
 8004704:	f01d fd60 	bl	80221c8 <fflush>
            return EMV_SUCCESS;
 8004708:	2300      	movs	r3, #0
 800470a:	e00d      	b.n	8004728 <EMV_CollectPPSEInfo+0xc4>
        }
    }

    // PPSE
    DEBUG_PRINTF("PPSE not available, continuing...\r\n");
 800470c:	480b      	ldr	r0, [pc, #44]	@ (800473c <EMV_CollectPPSEInfo+0xd8>)
 800470e:	f01d fea1 	bl	8022454 <puts>
 8004712:	4b09      	ldr	r3, [pc, #36]	@ (8004738 <EMV_CollectPPSEInfo+0xd4>)
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	689b      	ldr	r3, [r3, #8]
 8004718:	4618      	mov	r0, r3
 800471a:	f01d fd55 	bl	80221c8 <fflush>
    card_data->ppse_len = 0;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2200      	movs	r2, #0
 8004722:	f8a3 210e 	strh.w	r2, [r3, #270]	@ 0x10e
    return EMV_SUCCESS;
 8004726:	2300      	movs	r3, #0
}
 8004728:	4618      	mov	r0, r3
 800472a:	3728      	adds	r7, #40	@ 0x28
 800472c:	46bd      	mov	sp, r7
 800472e:	bdb0      	pop	{r4, r5, r7, pc}
 8004730:	08025a88 	.word	0x08025a88
 8004734:	08025c3c 	.word	0x08025c3c
 8004738:	20000084 	.word	0x20000084
 800473c:	08025c58 	.word	0x08025c58

08004740 <EMV_CollectApplicationInfo>:

// ==================================================
// 3: 
// ==================================================
EMV_Result_t EMV_CollectApplicationInfo(EMV_Complete_Card_Data_t *card_data)
{
 8004740:	b5b0      	push	{r4, r5, r7, lr}
 8004742:	b0a2      	sub	sp, #136	@ 0x88
 8004744:	af02      	add	r7, sp, #8
 8004746:	6078      	str	r0, [r7, #4]
    // AID
    uint8_t aids[][16] = {
 8004748:	4b77      	ldr	r3, [pc, #476]	@ (8004928 <EMV_CollectApplicationInfo+0x1e8>)
 800474a:	f107 0444 	add.w	r4, r7, #68	@ 0x44
 800474e:	461d      	mov	r5, r3
 8004750:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004752:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004754:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004756:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004758:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800475c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        {0xA0, 0x00, 0x00, 0x00, 0x04, 0x10, 0x10}, // MasterCard (7)
        {0xA0, 0x00, 0x00, 0x00, 0x03, 0x10, 0x10}, // Visa (7)
        {0xA0, 0x00, 0x00, 0x03, 0x33, 0x01, 0x01}, // UnionPay (7)
    };
    uint8_t aid_lens[] = {7, 7, 7};
 8004760:	4a72      	ldr	r2, [pc, #456]	@ (800492c <EMV_CollectApplicationInfo+0x1ec>)
 8004762:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8004766:	6812      	ldr	r2, [r2, #0]
 8004768:	4611      	mov	r1, r2
 800476a:	8019      	strh	r1, [r3, #0]
 800476c:	3302      	adds	r3, #2
 800476e:	0c12      	lsrs	r2, r2, #16
 8004770:	701a      	strb	r2, [r3, #0]
    const char* aid_names[] = {"MasterCard", "Visa", "UnionPay"};
 8004772:	4a6f      	ldr	r2, [pc, #444]	@ (8004930 <EMV_CollectApplicationInfo+0x1f0>)
 8004774:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8004778:	ca07      	ldmia	r2, {r0, r1, r2}
 800477a:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    for (int i = 0; i < 3; i++) {
 800477e:	2300      	movs	r3, #0
 8004780:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004782:	e0c7      	b.n	8004914 <EMV_CollectApplicationInfo+0x1d4>
        DEBUG_PRINTF("Trying %s AID...\r\n", aid_names[i]);
 8004784:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004786:	009b      	lsls	r3, r3, #2
 8004788:	3380      	adds	r3, #128	@ 0x80
 800478a:	443b      	add	r3, r7
 800478c:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 8004790:	4619      	mov	r1, r3
 8004792:	4868      	ldr	r0, [pc, #416]	@ (8004934 <EMV_CollectApplicationInfo+0x1f4>)
 8004794:	f01d fdee 	bl	8022374 <iprintf>
 8004798:	4b67      	ldr	r3, [pc, #412]	@ (8004938 <EMV_CollectApplicationInfo+0x1f8>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	689b      	ldr	r3, [r3, #8]
 800479e:	4618      	mov	r0, r3
 80047a0:	f01d fd12 	bl	80221c8 <fflush>

        uint8_t select_apdu[32];
        uint8_t apdu_len = 0;
 80047a4:	2300      	movs	r3, #0
 80047a6:	f887 307b 	strb.w	r3, [r7, #123]	@ 0x7b

        select_apdu[apdu_len++] = 0x00;  // CLA
 80047aa:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 80047ae:	1c5a      	adds	r2, r3, #1
 80047b0:	f887 207b 	strb.w	r2, [r7, #123]	@ 0x7b
 80047b4:	3380      	adds	r3, #128	@ 0x80
 80047b6:	443b      	add	r3, r7
 80047b8:	2200      	movs	r2, #0
 80047ba:	f803 2c74 	strb.w	r2, [r3, #-116]
        select_apdu[apdu_len++] = 0xA4;  // INS
 80047be:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 80047c2:	1c5a      	adds	r2, r3, #1
 80047c4:	f887 207b 	strb.w	r2, [r7, #123]	@ 0x7b
 80047c8:	3380      	adds	r3, #128	@ 0x80
 80047ca:	443b      	add	r3, r7
 80047cc:	22a4      	movs	r2, #164	@ 0xa4
 80047ce:	f803 2c74 	strb.w	r2, [r3, #-116]
        select_apdu[apdu_len++] = 0x04;  // P1
 80047d2:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 80047d6:	1c5a      	adds	r2, r3, #1
 80047d8:	f887 207b 	strb.w	r2, [r7, #123]	@ 0x7b
 80047dc:	3380      	adds	r3, #128	@ 0x80
 80047de:	443b      	add	r3, r7
 80047e0:	2204      	movs	r2, #4
 80047e2:	f803 2c74 	strb.w	r2, [r3, #-116]
        select_apdu[apdu_len++] = 0x00;  // P2
 80047e6:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 80047ea:	1c5a      	adds	r2, r3, #1
 80047ec:	f887 207b 	strb.w	r2, [r7, #123]	@ 0x7b
 80047f0:	3380      	adds	r3, #128	@ 0x80
 80047f2:	443b      	add	r3, r7
 80047f4:	2200      	movs	r2, #0
 80047f6:	f803 2c74 	strb.w	r2, [r3, #-116]
        select_apdu[apdu_len++] = aid_lens[i]; // LC
 80047fa:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 80047fe:	1c5a      	adds	r2, r3, #1
 8004800:	f887 207b 	strb.w	r2, [r7, #123]	@ 0x7b
 8004804:	4619      	mov	r1, r3
 8004806:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 800480a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800480c:	4413      	add	r3, r2
 800480e:	781a      	ldrb	r2, [r3, #0]
 8004810:	f101 0380 	add.w	r3, r1, #128	@ 0x80
 8004814:	443b      	add	r3, r7
 8004816:	f803 2c74 	strb.w	r2, [r3, #-116]

        memcpy(&select_apdu[apdu_len], aids[i], aid_lens[i]);
 800481a:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 800481e:	f107 020c 	add.w	r2, r7, #12
 8004822:	18d0      	adds	r0, r2, r3
 8004824:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8004828:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800482a:	011b      	lsls	r3, r3, #4
 800482c:	18d1      	adds	r1, r2, r3
 800482e:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8004832:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004834:	4413      	add	r3, r2
 8004836:	781b      	ldrb	r3, [r3, #0]
 8004838:	461a      	mov	r2, r3
 800483a:	f01d ff7a 	bl	8022732 <memcpy>
        apdu_len += aid_lens[i];
 800483e:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8004842:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004844:	4413      	add	r3, r2
 8004846:	781a      	ldrb	r2, [r3, #0]
 8004848:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 800484c:	4413      	add	r3, r2
 800484e:	f887 307b 	strb.w	r3, [r7, #123]	@ 0x7b
        select_apdu[apdu_len++] = 0x00;  // LE
 8004852:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 8004856:	1c5a      	adds	r2, r3, #1
 8004858:	f887 207b 	strb.w	r2, [r7, #123]	@ 0x7b
 800485c:	3380      	adds	r3, #128	@ 0x80
 800485e:	443b      	add	r3, r7
 8004860:	2200      	movs	r2, #0
 8004862:	f803 2c74 	strb.w	r2, [r3, #-116]

        phStatus_t status;
        uint8_t *ppRxBuffer;
        uint16_t wRxLen = 0;
 8004866:	2300      	movs	r3, #0
 8004868:	85fb      	strh	r3, [r7, #46]	@ 0x2e

        status = phpalI14443p4_Exchange(
 800486a:	f44f 60c0 	mov.w	r0, #1536	@ 0x600
 800486e:	f004 fd7b 	bl	8009368 <phNfcLib_GetDataParams>
 8004872:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 8004876:	b299      	uxth	r1, r3
 8004878:	f107 020c 	add.w	r2, r7, #12
 800487c:	f107 032e 	add.w	r3, r7, #46	@ 0x2e
 8004880:	9301      	str	r3, [sp, #4]
 8004882:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004886:	9300      	str	r3, [sp, #0]
 8004888:	460b      	mov	r3, r1
 800488a:	2100      	movs	r1, #0
 800488c:	f013 f9c4 	bl	8017c18 <phpalI14443p4_Sw_Exchange>
 8004890:	4603      	mov	r3, r0
 8004892:	f8a7 3078 	strh.w	r3, [r7, #120]	@ 0x78
            PH_EXCHANGE_DEFAULT,
            select_apdu, apdu_len,
            &ppRxBuffer, &wRxLen
        );

        if (status == PH_ERR_SUCCESS && wRxLen >= 2) {
 8004896:	f8b7 3078 	ldrh.w	r3, [r7, #120]	@ 0x78
 800489a:	2b00      	cmp	r3, #0
 800489c:	d137      	bne.n	800490e <EMV_CollectApplicationInfo+0x1ce>
 800489e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80048a0:	2b01      	cmp	r3, #1
 80048a2:	d934      	bls.n	800490e <EMV_CollectApplicationInfo+0x1ce>
            uint8_t sw1 = ppRxBuffer[wRxLen-2];
 80048a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80048a6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80048a8:	3b02      	subs	r3, #2
 80048aa:	4413      	add	r3, r2
 80048ac:	781b      	ldrb	r3, [r3, #0]
 80048ae:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
            uint8_t sw2 = ppRxBuffer[wRxLen-1];
 80048b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80048b4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80048b6:	3b01      	subs	r3, #1
 80048b8:	4413      	add	r3, r2
 80048ba:	781b      	ldrb	r3, [r3, #0]
 80048bc:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76

            if (sw1 == 0x90 && sw2 == 0x00) {
 80048c0:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 80048c4:	2b90      	cmp	r3, #144	@ 0x90
 80048c6:	d122      	bne.n	800490e <EMV_CollectApplicationInfo+0x1ce>
 80048c8:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d11e      	bne.n	800490e <EMV_CollectApplicationInfo+0x1ce>
                // 
                card_data->app_select_len = wRxLen;
 80048d0:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	f8a3 2210 	strh.w	r2, [r3, #528]	@ 0x210
                memcpy(card_data->app_select_data, ppRxBuffer, wRxLen);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 80048de:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80048e0:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80048e2:	4618      	mov	r0, r3
 80048e4:	f01d ff25 	bl	8022732 <memcpy>

                DEBUG_PRINTF("%s application selected: %d bytes\r\n", aid_names[i], wRxLen);
 80048e8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80048ea:	009b      	lsls	r3, r3, #2
 80048ec:	3380      	adds	r3, #128	@ 0x80
 80048ee:	443b      	add	r3, r7
 80048f0:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 80048f4:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80048f6:	4619      	mov	r1, r3
 80048f8:	4810      	ldr	r0, [pc, #64]	@ (800493c <EMV_CollectApplicationInfo+0x1fc>)
 80048fa:	f01d fd3b 	bl	8022374 <iprintf>
 80048fe:	4b0e      	ldr	r3, [pc, #56]	@ (8004938 <EMV_CollectApplicationInfo+0x1f8>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	689b      	ldr	r3, [r3, #8]
 8004904:	4618      	mov	r0, r3
 8004906:	f01d fc5f 	bl	80221c8 <fflush>
                return EMV_SUCCESS;
 800490a:	2300      	movs	r3, #0
 800490c:	e007      	b.n	800491e <EMV_CollectApplicationInfo+0x1de>
    for (int i = 0; i < 3; i++) {
 800490e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004910:	3301      	adds	r3, #1
 8004912:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004914:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004916:	2b02      	cmp	r3, #2
 8004918:	f77f af34 	ble.w	8004784 <EMV_CollectApplicationInfo+0x44>
            }
        }
    }

    return EMV_ERROR_APP_SELECT;
 800491c:	2303      	movs	r3, #3
}
 800491e:	4618      	mov	r0, r3
 8004920:	3780      	adds	r7, #128	@ 0x80
 8004922:	46bd      	mov	sp, r7
 8004924:	bdb0      	pop	{r4, r5, r7, pc}
 8004926:	bf00      	nop
 8004928:	08025cb4 	.word	0x08025cb4
 800492c:	08025ce4 	.word	0x08025ce4
 8004930:	08025d08 	.word	0x08025d08
 8004934:	08025c7c 	.word	0x08025c7c
 8004938:	20000084 	.word	0x20000084
 800493c:	08025c90 	.word	0x08025c90

08004940 <EMV_CollectGPOInfo>:

// ==================================================
// 4: GPO
// ==================================================
EMV_Result_t EMV_CollectGPOInfo(EMV_Complete_Card_Data_t *card_data)
{
 8004940:	b580      	push	{r7, lr}
 8004942:	b08a      	sub	sp, #40	@ 0x28
 8004944:	af02      	add	r7, sp, #8
 8004946:	6078      	str	r0, [r7, #4]
    uint8_t gpo_apdu[] = {
 8004948:	4a28      	ldr	r2, [pc, #160]	@ (80049ec <EMV_CollectGPOInfo+0xac>)
 800494a:	f107 0314 	add.w	r3, r7, #20
 800494e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004952:	e883 0003 	stmia.w	r3, {r0, r1}
        0x80, 0xA8, 0x00, 0x00, 0x02, 0x83, 0x00, 0x00
    };

    phStatus_t status;
    uint8_t *ppRxBuffer;
    uint16_t wRxLen = 0;
 8004956:	2300      	movs	r3, #0
 8004958:	81fb      	strh	r3, [r7, #14]

    status = phpalI14443p4_Exchange(
 800495a:	f44f 60c0 	mov.w	r0, #1536	@ 0x600
 800495e:	f004 fd03 	bl	8009368 <phNfcLib_GetDataParams>
 8004962:	f107 0214 	add.w	r2, r7, #20
 8004966:	f107 030e 	add.w	r3, r7, #14
 800496a:	9301      	str	r3, [sp, #4]
 800496c:	f107 0310 	add.w	r3, r7, #16
 8004970:	9300      	str	r3, [sp, #0]
 8004972:	2308      	movs	r3, #8
 8004974:	2100      	movs	r1, #0
 8004976:	f013 f94f 	bl	8017c18 <phpalI14443p4_Sw_Exchange>
 800497a:	4603      	mov	r3, r0
 800497c:	83fb      	strh	r3, [r7, #30]
        PH_EXCHANGE_DEFAULT,
        gpo_apdu, sizeof(gpo_apdu),
        &ppRxBuffer, &wRxLen
    );

    if (status == PH_ERR_SUCCESS && wRxLen >= 2) {
 800497e:	8bfb      	ldrh	r3, [r7, #30]
 8004980:	2b00      	cmp	r3, #0
 8004982:	d12d      	bne.n	80049e0 <EMV_CollectGPOInfo+0xa0>
 8004984:	89fb      	ldrh	r3, [r7, #14]
 8004986:	2b01      	cmp	r3, #1
 8004988:	d92a      	bls.n	80049e0 <EMV_CollectGPOInfo+0xa0>
        uint8_t sw1 = ppRxBuffer[wRxLen-2];
 800498a:	693a      	ldr	r2, [r7, #16]
 800498c:	89fb      	ldrh	r3, [r7, #14]
 800498e:	3b02      	subs	r3, #2
 8004990:	4413      	add	r3, r2
 8004992:	781b      	ldrb	r3, [r3, #0]
 8004994:	777b      	strb	r3, [r7, #29]
        uint8_t sw2 = ppRxBuffer[wRxLen-1];
 8004996:	693a      	ldr	r2, [r7, #16]
 8004998:	89fb      	ldrh	r3, [r7, #14]
 800499a:	3b01      	subs	r3, #1
 800499c:	4413      	add	r3, r2
 800499e:	781b      	ldrb	r3, [r3, #0]
 80049a0:	773b      	strb	r3, [r7, #28]

        if (sw1 == 0x90 && sw2 == 0x00) {
 80049a2:	7f7b      	ldrb	r3, [r7, #29]
 80049a4:	2b90      	cmp	r3, #144	@ 0x90
 80049a6:	d11b      	bne.n	80049e0 <EMV_CollectGPOInfo+0xa0>
 80049a8:	7f3b      	ldrb	r3, [r7, #28]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d118      	bne.n	80049e0 <EMV_CollectGPOInfo+0xa0>
            card_data->gpo_len = wRxLen;
 80049ae:	89fa      	ldrh	r2, [r7, #14]
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	f8a3 2312 	strh.w	r2, [r3, #786]	@ 0x312
            memcpy(card_data->gpo_data, ppRxBuffer, wRxLen);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	f203 2312 	addw	r3, r3, #530	@ 0x212
 80049bc:	6939      	ldr	r1, [r7, #16]
 80049be:	89fa      	ldrh	r2, [r7, #14]
 80049c0:	4618      	mov	r0, r3
 80049c2:	f01d feb6 	bl	8022732 <memcpy>

            DEBUG_PRINTF("GPO collected: %d bytes\r\n", wRxLen);
 80049c6:	89fb      	ldrh	r3, [r7, #14]
 80049c8:	4619      	mov	r1, r3
 80049ca:	4809      	ldr	r0, [pc, #36]	@ (80049f0 <EMV_CollectGPOInfo+0xb0>)
 80049cc:	f01d fcd2 	bl	8022374 <iprintf>
 80049d0:	4b08      	ldr	r3, [pc, #32]	@ (80049f4 <EMV_CollectGPOInfo+0xb4>)
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	689b      	ldr	r3, [r3, #8]
 80049d6:	4618      	mov	r0, r3
 80049d8:	f01d fbf6 	bl	80221c8 <fflush>
            return EMV_SUCCESS;
 80049dc:	2300      	movs	r3, #0
 80049de:	e000      	b.n	80049e2 <EMV_CollectGPOInfo+0xa2>
        }
    }

    return EMV_ERROR_GPO;
 80049e0:	2304      	movs	r3, #4
}
 80049e2:	4618      	mov	r0, r3
 80049e4:	3720      	adds	r7, #32
 80049e6:	46bd      	mov	sp, r7
 80049e8:	bd80      	pop	{r7, pc}
 80049ea:	bf00      	nop
 80049ec:	08025d30 	.word	0x08025d30
 80049f0:	08025d14 	.word	0x08025d14
 80049f4:	20000084 	.word	0x20000084

080049f8 <EMV_CollectAllRecords>:

// ==================================================
// 5: 
// ==================================================
EMV_Result_t EMV_CollectAllRecords(EMV_Complete_Card_Data_t *card_data)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b08c      	sub	sp, #48	@ 0x30
 80049fc:	af02      	add	r7, sp, #8
 80049fe:	6078      	str	r0, [r7, #4]
    // SFI
    uint8_t sfi_list[] = {1, 2, 3, 4};
 8004a00:	4b5a      	ldr	r3, [pc, #360]	@ (8004b6c <EMV_CollectAllRecords+0x174>)
 8004a02:	61bb      	str	r3, [r7, #24]
    uint8_t max_records_per_sfi = 5;
 8004a04:	2305      	movs	r3, #5
 8004a06:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

    card_data->sfi_record_count = 0;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	f883 2d28 	strb.w	r2, [r3, #3368]	@ 0xd28

    for (int sfi_idx = 0; sfi_idx < sizeof(sfi_list); sfi_idx++) {
 8004a12:	2300      	movs	r3, #0
 8004a14:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a16:	e08b      	b.n	8004b30 <EMV_CollectAllRecords+0x138>
        uint8_t sfi = sfi_list[sfi_idx];
 8004a18:	f107 0218 	add.w	r2, r7, #24
 8004a1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a1e:	4413      	add	r3, r2
 8004a20:	781b      	ldrb	r3, [r3, #0]
 8004a22:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

        for (uint8_t record = 1; record <= max_records_per_sfi; record++) {
 8004a26:	2301      	movs	r3, #1
 8004a28:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a2c:	e077      	b.n	8004b1e <EMV_CollectAllRecords+0x126>
            uint8_t read_record_apdu[5] = {
 8004a2e:	2300      	movs	r3, #0
 8004a30:	743b      	strb	r3, [r7, #16]
 8004a32:	23b2      	movs	r3, #178	@ 0xb2
 8004a34:	747b      	strb	r3, [r7, #17]
 8004a36:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004a3a:	74bb      	strb	r3, [r7, #18]
                0x00, 0xB2, record, (sfi << 3) | 0x04, 0x00
 8004a3c:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 8004a40:	00db      	lsls	r3, r3, #3
 8004a42:	b25b      	sxtb	r3, r3
 8004a44:	f043 0304 	orr.w	r3, r3, #4
 8004a48:	b25b      	sxtb	r3, r3
 8004a4a:	b2db      	uxtb	r3, r3
            uint8_t read_record_apdu[5] = {
 8004a4c:	74fb      	strb	r3, [r7, #19]
 8004a4e:	2300      	movs	r3, #0
 8004a50:	753b      	strb	r3, [r7, #20]
            };

            phStatus_t status;
            uint8_t *ppRxBuffer;
            uint16_t wRxLen = 0;
 8004a52:	2300      	movs	r3, #0
 8004a54:	817b      	strh	r3, [r7, #10]

            status = phpalI14443p4_Exchange(
 8004a56:	f44f 60c0 	mov.w	r0, #1536	@ 0x600
 8004a5a:	f004 fc85 	bl	8009368 <phNfcLib_GetDataParams>
 8004a5e:	f107 0210 	add.w	r2, r7, #16
 8004a62:	f107 030a 	add.w	r3, r7, #10
 8004a66:	9301      	str	r3, [sp, #4]
 8004a68:	f107 030c 	add.w	r3, r7, #12
 8004a6c:	9300      	str	r3, [sp, #0]
 8004a6e:	2305      	movs	r3, #5
 8004a70:	2100      	movs	r1, #0
 8004a72:	f013 f8d1 	bl	8017c18 <phpalI14443p4_Sw_Exchange>
 8004a76:	4603      	mov	r3, r0
 8004a78:	83fb      	strh	r3, [r7, #30]
                PH_EXCHANGE_DEFAULT,
                read_record_apdu, sizeof(read_record_apdu),
                &ppRxBuffer, &wRxLen
            );

            if (status == PH_ERR_SUCCESS && wRxLen >= 2) {
 8004a7a:	8bfb      	ldrh	r3, [r7, #30]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d149      	bne.n	8004b14 <EMV_CollectAllRecords+0x11c>
 8004a80:	897b      	ldrh	r3, [r7, #10]
 8004a82:	2b01      	cmp	r3, #1
 8004a84:	d946      	bls.n	8004b14 <EMV_CollectAllRecords+0x11c>
                uint8_t sw1 = ppRxBuffer[wRxLen-2];
 8004a86:	68fa      	ldr	r2, [r7, #12]
 8004a88:	897b      	ldrh	r3, [r7, #10]
 8004a8a:	3b02      	subs	r3, #2
 8004a8c:	4413      	add	r3, r2
 8004a8e:	781b      	ldrb	r3, [r3, #0]
 8004a90:	777b      	strb	r3, [r7, #29]
                uint8_t sw2 = ppRxBuffer[wRxLen-1];
 8004a92:	68fa      	ldr	r2, [r7, #12]
 8004a94:	897b      	ldrh	r3, [r7, #10]
 8004a96:	3b01      	subs	r3, #1
 8004a98:	4413      	add	r3, r2
 8004a9a:	781b      	ldrb	r3, [r3, #0]
 8004a9c:	773b      	strb	r3, [r7, #28]

                if (sw1 == 0x90 && sw2 == 0x00) {
 8004a9e:	7f7b      	ldrb	r3, [r7, #29]
 8004aa0:	2b90      	cmp	r3, #144	@ 0x90
 8004aa2:	d142      	bne.n	8004b2a <EMV_CollectAllRecords+0x132>
 8004aa4:	7f3b      	ldrb	r3, [r7, #28]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d13f      	bne.n	8004b2a <EMV_CollectAllRecords+0x132>
                    // 
                    if (card_data->sfi_record_count < 10) {
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	f893 3d28 	ldrb.w	r3, [r3, #3368]	@ 0xd28
 8004ab0:	2b09      	cmp	r3, #9
 8004ab2:	d82f      	bhi.n	8004b14 <EMV_CollectAllRecords+0x11c>
                        card_data->sfi_record_lens[card_data->sfi_record_count] = wRxLen;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	f893 3d28 	ldrb.w	r3, [r3, #3368]	@ 0xd28
 8004aba:	8979      	ldrh	r1, [r7, #10]
 8004abc:	687a      	ldr	r2, [r7, #4]
 8004abe:	f503 63d1 	add.w	r3, r3, #1672	@ 0x688
 8004ac2:	005b      	lsls	r3, r3, #1
 8004ac4:	4413      	add	r3, r2
 8004ac6:	460a      	mov	r2, r1
 8004ac8:	809a      	strh	r2, [r3, #4]
                        memcpy(card_data->sfi_records[card_data->sfi_record_count],
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	f893 3d28 	ldrb.w	r3, [r3, #3368]	@ 0xd28
 8004ad0:	021b      	lsls	r3, r3, #8
 8004ad2:	f503 7344 	add.w	r3, r3, #784	@ 0x310
 8004ad6:	687a      	ldr	r2, [r7, #4]
 8004ad8:	4413      	add	r3, r2
 8004ada:	3304      	adds	r3, #4
 8004adc:	68f9      	ldr	r1, [r7, #12]
 8004ade:	897a      	ldrh	r2, [r7, #10]
 8004ae0:	4618      	mov	r0, r3
 8004ae2:	f01d fe26 	bl	8022732 <memcpy>
                               ppRxBuffer, wRxLen);
                        card_data->sfi_record_count++;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	f893 3d28 	ldrb.w	r3, [r3, #3368]	@ 0xd28
 8004aec:	3301      	adds	r3, #1
 8004aee:	b2da      	uxtb	r2, r3
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	f883 2d28 	strb.w	r2, [r3, #3368]	@ 0xd28

                        DEBUG_PRINTF("SFI %d Record %d: %d bytes\r\n", sfi, record, wRxLen-2);
 8004af6:	f897 1021 	ldrb.w	r1, [r7, #33]	@ 0x21
 8004afa:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8004afe:	897b      	ldrh	r3, [r7, #10]
 8004b00:	3b02      	subs	r3, #2
 8004b02:	481b      	ldr	r0, [pc, #108]	@ (8004b70 <EMV_CollectAllRecords+0x178>)
 8004b04:	f01d fc36 	bl	8022374 <iprintf>
 8004b08:	4b1a      	ldr	r3, [pc, #104]	@ (8004b74 <EMV_CollectAllRecords+0x17c>)
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	689b      	ldr	r3, [r3, #8]
 8004b0e:	4618      	mov	r0, r3
 8004b10:	f01d fb5a 	bl	80221c8 <fflush>
        for (uint8_t record = 1; record <= max_records_per_sfi; record++) {
 8004b14:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004b18:	3301      	adds	r3, #1
 8004b1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b1e:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8004b22:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8004b26:	429a      	cmp	r2, r3
 8004b28:	d981      	bls.n	8004a2e <EMV_CollectAllRecords+0x36>
    for (int sfi_idx = 0; sfi_idx < sizeof(sfi_list); sfi_idx++) {
 8004b2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b2c:	3301      	adds	r3, #1
 8004b2e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b32:	2b03      	cmp	r3, #3
 8004b34:	f67f af70 	bls.w	8004a18 <EMV_CollectAllRecords+0x20>
                }
            }
        }
    }

    if (card_data->sfi_record_count > 0) {
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	f893 3d28 	ldrb.w	r3, [r3, #3368]	@ 0xd28
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d00e      	beq.n	8004b60 <EMV_CollectAllRecords+0x168>
        DEBUG_PRINTF("Total records collected: %d\r\n", card_data->sfi_record_count);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	f893 3d28 	ldrb.w	r3, [r3, #3368]	@ 0xd28
 8004b48:	4619      	mov	r1, r3
 8004b4a:	480b      	ldr	r0, [pc, #44]	@ (8004b78 <EMV_CollectAllRecords+0x180>)
 8004b4c:	f01d fc12 	bl	8022374 <iprintf>
 8004b50:	4b08      	ldr	r3, [pc, #32]	@ (8004b74 <EMV_CollectAllRecords+0x17c>)
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	689b      	ldr	r3, [r3, #8]
 8004b56:	4618      	mov	r0, r3
 8004b58:	f01d fb36 	bl	80221c8 <fflush>
        return EMV_SUCCESS;
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	e000      	b.n	8004b62 <EMV_CollectAllRecords+0x16a>
    }

    return EMV_ERROR_READ_RECORD;
 8004b60:	2305      	movs	r3, #5
}
 8004b62:	4618      	mov	r0, r3
 8004b64:	3728      	adds	r7, #40	@ 0x28
 8004b66:	46bd      	mov	sp, r7
 8004b68:	bd80      	pop	{r7, pc}
 8004b6a:	bf00      	nop
 8004b6c:	04030201 	.word	0x04030201
 8004b70:	08025d38 	.word	0x08025d38
 8004b74:	20000084 	.word	0x20000084
 8004b78:	08025d58 	.word	0x08025d58

08004b7c <EMV_ShowSuccessIndication>:

// ==================================================
// 8: 
// ==================================================
void EMV_ShowSuccessIndication(void)
{
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	af00      	add	r7, sp, #0
    DEBUG_PRINTF("Transaction Successful!\r\n");
 8004b80:	4805      	ldr	r0, [pc, #20]	@ (8004b98 <EMV_ShowSuccessIndication+0x1c>)
 8004b82:	f01d fc67 	bl	8022454 <puts>
 8004b86:	4b05      	ldr	r3, [pc, #20]	@ (8004b9c <EMV_ShowSuccessIndication+0x20>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	689b      	ldr	r3, [r3, #8]
 8004b8c:	4618      	mov	r0, r3
 8004b8e:	f01d fb1b 	bl	80221c8 <fflush>
    // LED
    // beep_start(2, 200);  // 
}
 8004b92:	bf00      	nop
 8004b94:	bd80      	pop	{r7, pc}
 8004b96:	bf00      	nop
 8004b98:	08025f54 	.word	0x08025f54
 8004b9c:	20000084 	.word	0x20000084

08004ba0 <EMV_ShowFailureIndication>:

void EMV_ShowFailureIndication(void)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	af00      	add	r7, sp, #0
    DEBUG_PRINTF("Transaction Failed!\r\n");
 8004ba4:	4805      	ldr	r0, [pc, #20]	@ (8004bbc <EMV_ShowFailureIndication+0x1c>)
 8004ba6:	f01d fc55 	bl	8022454 <puts>
 8004baa:	4b05      	ldr	r3, [pc, #20]	@ (8004bc0 <EMV_ShowFailureIndication+0x20>)
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	689b      	ldr	r3, [r3, #8]
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	f01d fb09 	bl	80221c8 <fflush>
    // LED
    // beep_start(3, 100);  // 
}
 8004bb6:	bf00      	nop
 8004bb8:	bd80      	pop	{r7, pc}
 8004bba:	bf00      	nop
 8004bbc:	08025f70 	.word	0x08025f70
 8004bc0:	20000084 	.word	0x20000084

08004bc4 <EmvcoProfileProcess>:
static phStatus_t EmvcoDataExchange(uint8_t * com_buffer, uint8_t cmdsize, uint8_t ** resp_buffer, uint32_t * wRxLength);
static void EmvcoRfReset(phacDiscLoop_Sw_DataParams_t * pDataParams);
static phStatus_t EmvcoDataLoopBack(phacDiscLoop_Sw_DataParams_t * pDataParams);

void EmvcoProfileProcess (phacDiscLoop_Sw_DataParams_t * pDataParams,phStatus_t eDiscStatus)
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b084      	sub	sp, #16
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
 8004bcc:	460b      	mov	r3, r1
 8004bce:	807b      	strh	r3, [r7, #2]
	phStatus_t status = eDiscStatus;
 8004bd0:	887b      	ldrh	r3, [r7, #2]
 8004bd2:	81fb      	strh	r3, [r7, #14]

	if((status & PH_ERR_MASK) == PHAC_DISCLOOP_DEVICE_ACTIVATED)
 8004bd4:	89fb      	ldrh	r3, [r7, #14]
 8004bd6:	b2db      	uxtb	r3, r3
 8004bd8:	2b8b      	cmp	r3, #139	@ 0x8b
 8004bda:	d104      	bne.n	8004be6 <EmvcoProfileProcess+0x22>
	{
		status = EmvcoDataLoopBack(pDataParams);
 8004bdc:	6878      	ldr	r0, [r7, #4]
 8004bde:	f000 f861 	bl	8004ca4 <EmvcoDataLoopBack>
 8004be2:	4603      	mov	r3, r0
 8004be4:	81fb      	strh	r3, [r7, #14]
	}

	if((status & PH_ERR_MASK) != PHAC_DISCLOOP_NO_TECH_DETECTED)
 8004be6:	89fb      	ldrh	r3, [r7, #14]
 8004be8:	b2db      	uxtb	r3, r3
 8004bea:	2b84      	cmp	r3, #132	@ 0x84
 8004bec:	d002      	beq.n	8004bf4 <EmvcoProfileProcess+0x30>
	{
		/* Perform RF Reset */
		EmvcoRfReset(pDataParams);
 8004bee:	6878      	ldr	r0, [r7, #4]
 8004bf0:	f000 f804 	bl	8004bfc <EmvcoRfReset>
	}
}
 8004bf4:	bf00      	nop
 8004bf6:	3710      	adds	r7, #16
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	bd80      	pop	{r7, pc}

08004bfc <EmvcoRfReset>:
* \return Status code
* \retval #PH_ERR_SUCCESS Operation successful.
* \retval Other Depending on implementation and underlying component.
*/
static void EmvcoRfReset(phacDiscLoop_Sw_DataParams_t * pDataParams)
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b084      	sub	sp, #16
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
    phStatus_t status = PH_ERR_SUCCESS;
 8004c04:	2300      	movs	r3, #0
 8004c06:	81fb      	strh	r3, [r7, #14]

    /*RF Field OFF*/
    status = phhalHw_FieldOff(pDataParams->pHalDataParams);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	f00b fbb3 	bl	8010378 <phhalHw_Pn5180_FieldOff>
 8004c12:	4603      	mov	r3, r0
 8004c14:	81fb      	strh	r3, [r7, #14]
    CHECK_STATUS(status);
 8004c16:	89fb      	ldrh	r3, [r7, #14]
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d00b      	beq.n	8004c34 <EmvcoRfReset+0x38>
 8004c1c:	89fb      	ldrh	r3, [r7, #14]
 8004c1e:	461a      	mov	r2, r3
 8004c20:	2180      	movs	r1, #128	@ 0x80
 8004c22:	481e      	ldr	r0, [pc, #120]	@ (8004c9c <EmvcoRfReset+0xa0>)
 8004c24:	f01d fba6 	bl	8022374 <iprintf>
 8004c28:	4b1d      	ldr	r3, [pc, #116]	@ (8004ca0 <EmvcoRfReset+0xa4>)
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	689b      	ldr	r3, [r3, #8]
 8004c2e:	4618      	mov	r0, r3
 8004c30:	f01d faca 	bl	80221c8 <fflush>

    status = phhalHw_Wait(pDataParams->pHalDataParams,PHHAL_HW_TIME_MICROSECONDS, 5100);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c38:	f241 32ec 	movw	r2, #5100	@ 0x13ec
 8004c3c:	2100      	movs	r1, #0
 8004c3e:	4618      	mov	r0, r3
 8004c40:	f00b fbbe 	bl	80103c0 <phhalHw_Pn5180_Wait>
 8004c44:	4603      	mov	r3, r0
 8004c46:	81fb      	strh	r3, [r7, #14]
    CHECK_STATUS(status);
 8004c48:	89fb      	ldrh	r3, [r7, #14]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d00b      	beq.n	8004c66 <EmvcoRfReset+0x6a>
 8004c4e:	89fb      	ldrh	r3, [r7, #14]
 8004c50:	461a      	mov	r2, r3
 8004c52:	2183      	movs	r1, #131	@ 0x83
 8004c54:	4811      	ldr	r0, [pc, #68]	@ (8004c9c <EmvcoRfReset+0xa0>)
 8004c56:	f01d fb8d 	bl	8022374 <iprintf>
 8004c5a:	4b11      	ldr	r3, [pc, #68]	@ (8004ca0 <EmvcoRfReset+0xa4>)
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	689b      	ldr	r3, [r3, #8]
 8004c60:	4618      	mov	r0, r3
 8004c62:	f01d fab1 	bl	80221c8 <fflush>

    /*RF Field ON*/
    status = phhalHw_FieldOn(pDataParams->pHalDataParams);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	f00b fb2e 	bl	80102cc <phhalHw_Pn5180_FieldOn>
 8004c70:	4603      	mov	r3, r0
 8004c72:	81fb      	strh	r3, [r7, #14]
    CHECK_STATUS(status);
 8004c74:	89fb      	ldrh	r3, [r7, #14]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d00b      	beq.n	8004c92 <EmvcoRfReset+0x96>
 8004c7a:	89fb      	ldrh	r3, [r7, #14]
 8004c7c:	461a      	mov	r2, r3
 8004c7e:	2187      	movs	r1, #135	@ 0x87
 8004c80:	4806      	ldr	r0, [pc, #24]	@ (8004c9c <EmvcoRfReset+0xa0>)
 8004c82:	f01d fb77 	bl	8022374 <iprintf>
 8004c86:	4b06      	ldr	r3, [pc, #24]	@ (8004ca0 <EmvcoRfReset+0xa4>)
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	689b      	ldr	r3, [r3, #8]
 8004c8c:	4618      	mov	r0, r3
 8004c8e:	f01d fa9b 	bl	80221c8 <fflush>

}
 8004c92:	bf00      	nop
 8004c94:	3710      	adds	r7, #16
 8004c96:	46bd      	mov	sp, r7
 8004c98:	bd80      	pop	{r7, pc}
 8004c9a:	bf00      	nop
 8004c9c:	08025f88 	.word	0x08025f88
 8004ca0:	20000084 	.word	0x20000084

08004ca4 <EmvcoDataLoopBack>:
* \return Status code
* \retval #PH_ERR_SUCCESS Operation successful.
* \retval Other Depending on implementation and underlying component.
*/
static phStatus_t EmvcoDataLoopBack(phacDiscLoop_Sw_DataParams_t * pDataParams)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b086      	sub	sp, #24
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
    uint32_t cmdsize, respsize;
    phStatus_t status;
    uint8_t bEndOfLoopBack = 0;
 8004cac:	2300      	movs	r3, #0
 8004cae:	747b      	strb	r3, [r7, #17]
    uint8_t bRemovalProcedure = PH_OFF;
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	743b      	strb	r3, [r7, #16]
    cmdsize = sizeof(PPSE_SELECT_APDU);
 8004cb4:	2314      	movs	r3, #20
 8004cb6:	617b      	str	r3, [r7, #20]

    status = EmvcoDataExchange(PPSE_SELECT_APDU, cmdsize, &response_buffer, &respsize);
 8004cb8:	697b      	ldr	r3, [r7, #20]
 8004cba:	b2d9      	uxtb	r1, r3
 8004cbc:	f107 030c 	add.w	r3, r7, #12
 8004cc0:	4a5d      	ldr	r2, [pc, #372]	@ (8004e38 <EmvcoDataLoopBack+0x194>)
 8004cc2:	485e      	ldr	r0, [pc, #376]	@ (8004e3c <EmvcoDataLoopBack+0x198>)
 8004cc4:	f000 f8d0 	bl	8004e68 <EmvcoDataExchange>
 8004cc8:	4603      	mov	r3, r0
 8004cca:	827b      	strh	r3, [r7, #18]

#ifndef RUN_TEST_SUIT

    /*Check if P1 is 0x04 which means that the data field consists of DF name */
    if(PPSE_SELECT_APDU[2] == 0x04)
 8004ccc:	4b5b      	ldr	r3, [pc, #364]	@ (8004e3c <EmvcoDataLoopBack+0x198>)
 8004cce:	789b      	ldrb	r3, [r3, #2]
 8004cd0:	2b04      	cmp	r3, #4
 8004cd2:	d10e      	bne.n	8004cf2 <EmvcoDataLoopBack+0x4e>
    {
        DEBUG_PRINTF("\n DF Name: \n");
 8004cd4:	485a      	ldr	r0, [pc, #360]	@ (8004e40 <EmvcoDataLoopBack+0x19c>)
 8004cd6:	f01d fbbd 	bl	8022454 <puts>
 8004cda:	4b5a      	ldr	r3, [pc, #360]	@ (8004e44 <EmvcoDataLoopBack+0x1a0>)
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	689b      	ldr	r3, [r3, #8]
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	f01d fa71 	bl	80221c8 <fflush>
        /* DF Size = Total Command size - size of(PDU Header + Expected Len(Le))*/
        phApp_Print_Buff(&PPSE_SELECT_APDU[5], PPSE_SELECT_APDU[4]);
 8004ce6:	4b55      	ldr	r3, [pc, #340]	@ (8004e3c <EmvcoDataLoopBack+0x198>)
 8004ce8:	791b      	ldrb	r3, [r3, #4]
 8004cea:	4619      	mov	r1, r3
 8004cec:	4856      	ldr	r0, [pc, #344]	@ (8004e48 <EmvcoDataLoopBack+0x1a4>)
 8004cee:	f000 f983 	bl	8004ff8 <phApp_Print_Buff>
    }
    if (respsize > 0)
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d021      	beq.n	8004d3c <EmvcoDataLoopBack+0x98>
    {
        memcpy(&PPSE_response_buffer[0],response_buffer,respsize);
 8004cf8:	4b4f      	ldr	r3, [pc, #316]	@ (8004e38 <EmvcoDataLoopBack+0x194>)
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	68fa      	ldr	r2, [r7, #12]
 8004cfe:	4619      	mov	r1, r3
 8004d00:	4852      	ldr	r0, [pc, #328]	@ (8004e4c <EmvcoDataLoopBack+0x1a8>)
 8004d02:	f01d fd16 	bl	8022732 <memcpy>
        DEBUG_PRINTF("\n SELECT_PPSE Res:\n");
 8004d06:	4852      	ldr	r0, [pc, #328]	@ (8004e50 <EmvcoDataLoopBack+0x1ac>)
 8004d08:	f01d fba4 	bl	8022454 <puts>
 8004d0c:	4b4d      	ldr	r3, [pc, #308]	@ (8004e44 <EmvcoDataLoopBack+0x1a0>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	689b      	ldr	r3, [r3, #8]
 8004d12:	4618      	mov	r0, r3
 8004d14:	f01d fa58 	bl	80221c8 <fflush>
        /* Status word removed */
        phApp_Print_Buff(PPSE_response_buffer, (respsize - 2));
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	b2db      	uxtb	r3, r3
 8004d1c:	3b02      	subs	r3, #2
 8004d1e:	b2db      	uxtb	r3, r3
 8004d20:	4619      	mov	r1, r3
 8004d22:	484a      	ldr	r0, [pc, #296]	@ (8004e4c <EmvcoDataLoopBack+0x1a8>)
 8004d24:	f000 f968 	bl	8004ff8 <phApp_Print_Buff>
        DEBUG_PRINTF("\nTransaction Done Remove card\n");
 8004d28:	484a      	ldr	r0, [pc, #296]	@ (8004e54 <EmvcoDataLoopBack+0x1b0>)
 8004d2a:	f01d fb93 	bl	8022454 <puts>
 8004d2e:	4b45      	ldr	r3, [pc, #276]	@ (8004e44 <EmvcoDataLoopBack+0x1a0>)
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	689b      	ldr	r3, [r3, #8]
 8004d34:	4618      	mov	r0, r3
 8004d36:	f01d fa47 	bl	80221c8 <fflush>
 8004d3a:	e055      	b.n	8004de8 <EmvcoDataLoopBack+0x144>
    }
    else
    {
        DEBUG_PRINTF("\nFCI not recieved\n");
 8004d3c:	4846      	ldr	r0, [pc, #280]	@ (8004e58 <EmvcoDataLoopBack+0x1b4>)
 8004d3e:	f01d fb89 	bl	8022454 <puts>
 8004d42:	4b40      	ldr	r3, [pc, #256]	@ (8004e44 <EmvcoDataLoopBack+0x1a0>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	689b      	ldr	r3, [r3, #8]
 8004d48:	4618      	mov	r0, r3
 8004d4a:	f01d fa3d 	bl	80221c8 <fflush>
#ifdef PPSE_NO_LE
        DEBUG_PRINTF("Transaction Done Remove card\n");
#else
        DEBUG_PRINTF("Transaction Failed Replace the card\n");
 8004d4e:	4843      	ldr	r0, [pc, #268]	@ (8004e5c <EmvcoDataLoopBack+0x1b8>)
 8004d50:	f01d fb80 	bl	8022454 <puts>
 8004d54:	4b3b      	ldr	r3, [pc, #236]	@ (8004e44 <EmvcoDataLoopBack+0x1a0>)
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	689b      	ldr	r3, [r3, #8]
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	f01d fa34 	bl	80221c8 <fflush>
#endif
    }

#endif

    while (!bEndOfLoopBack)
 8004d60:	e042      	b.n	8004de8 <EmvcoDataLoopBack+0x144>
    {
        if (respsize > 0)
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d03d      	beq.n	8004de4 <EmvcoDataLoopBack+0x140>
        {
            if (respsize >= MiN_VALID_DATA_SIZE)
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	2b05      	cmp	r3, #5
 8004d6c:	d92a      	bls.n	8004dc4 <EmvcoDataLoopBack+0x120>
            {
                /* EOT (End Of Test) Command. Exit the loop */
                if (eEmdRes_EOT == response_buffer[1])
 8004d6e:	4b32      	ldr	r3, [pc, #200]	@ (8004e38 <EmvcoDataLoopBack+0x194>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	3301      	adds	r3, #1
 8004d74:	781b      	ldrb	r3, [r3, #0]
 8004d76:	2b70      	cmp	r3, #112	@ 0x70
 8004d78:	d104      	bne.n	8004d84 <EmvcoDataLoopBack+0xe0>
                {
                    /* Second byte = 0x70, stop the loopback */
                    bEndOfLoopBack = 1;
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	747b      	strb	r3, [r7, #17]
                    bRemovalProcedure = PH_ON;
 8004d7e:	2301      	movs	r3, #1
 8004d80:	743b      	strb	r3, [r7, #16]
 8004d82:	e031      	b.n	8004de8 <EmvcoDataLoopBack+0x144>
                }
                else if (eEmdRes_SW_0 == response_buffer[respsize - 2])
 8004d84:	4b2c      	ldr	r3, [pc, #176]	@ (8004e38 <EmvcoDataLoopBack+0x194>)
 8004d86:	681a      	ldr	r2, [r3, #0]
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	3b02      	subs	r3, #2
 8004d8c:	4413      	add	r3, r2
 8004d8e:	781b      	ldrb	r3, [r3, #0]
 8004d90:	2b90      	cmp	r3, #144	@ 0x90
 8004d92:	d114      	bne.n	8004dbe <EmvcoDataLoopBack+0x11a>
                {
                    /* Format the card response into a new command without the status word 0x90 0x00 */
                    cmdsize = respsize - 2;  /* To Remove two bytes of status word */
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	3b02      	subs	r3, #2
 8004d98:	617b      	str	r3, [r7, #20]
                    memcpy(command_buffer, response_buffer, cmdsize);
 8004d9a:	4b27      	ldr	r3, [pc, #156]	@ (8004e38 <EmvcoDataLoopBack+0x194>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	697a      	ldr	r2, [r7, #20]
 8004da0:	4619      	mov	r1, r3
 8004da2:	482f      	ldr	r0, [pc, #188]	@ (8004e60 <EmvcoDataLoopBack+0x1bc>)
 8004da4:	f01d fcc5 	bl	8022732 <memcpy>

                    /* Send back(Command) : Received Response - Status_Word */
                    status = EmvcoDataExchange(command_buffer, cmdsize, &response_buffer, &respsize);
 8004da8:	697b      	ldr	r3, [r7, #20]
 8004daa:	b2d9      	uxtb	r1, r3
 8004dac:	f107 030c 	add.w	r3, r7, #12
 8004db0:	4a21      	ldr	r2, [pc, #132]	@ (8004e38 <EmvcoDataLoopBack+0x194>)
 8004db2:	482b      	ldr	r0, [pc, #172]	@ (8004e60 <EmvcoDataLoopBack+0x1bc>)
 8004db4:	f000 f858 	bl	8004e68 <EmvcoDataExchange>
 8004db8:	4603      	mov	r3, r0
 8004dba:	827b      	strh	r3, [r7, #18]
 8004dbc:	e014      	b.n	8004de8 <EmvcoDataLoopBack+0x144>
                }
                else
                {
                    /* error Abort Loopback */
                    bEndOfLoopBack = 1;
 8004dbe:	2301      	movs	r3, #1
 8004dc0:	747b      	strb	r3, [r7, #17]
 8004dc2:	e011      	b.n	8004de8 <EmvcoDataLoopBack+0x144>
                }
            }
            else/*if (respsize <6)*/
            {
                /* re-send the select appli APDU */
                status = EmvcoDataExchange(PPSE_SELECT_APDU, cmdsize, &response_buffer, &respsize);
 8004dc4:	697b      	ldr	r3, [r7, #20]
 8004dc6:	b2d9      	uxtb	r1, r3
 8004dc8:	f107 030c 	add.w	r3, r7, #12
 8004dcc:	4a1a      	ldr	r2, [pc, #104]	@ (8004e38 <EmvcoDataLoopBack+0x194>)
 8004dce:	481b      	ldr	r0, [pc, #108]	@ (8004e3c <EmvcoDataLoopBack+0x198>)
 8004dd0:	f000 f84a 	bl	8004e68 <EmvcoDataExchange>
 8004dd4:	4603      	mov	r3, r0
 8004dd6:	827b      	strh	r3, [r7, #18]
                if (respsize == 0)
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d104      	bne.n	8004de8 <EmvcoDataLoopBack+0x144>
                {
                    bEndOfLoopBack = 1;
 8004dde:	2301      	movs	r3, #1
 8004de0:	747b      	strb	r3, [r7, #17]
 8004de2:	e001      	b.n	8004de8 <EmvcoDataLoopBack+0x144>
                }
            }
        }/*if(respsize > 0)*/
        else
        {
            bEndOfLoopBack = 1;
 8004de4:	2301      	movs	r3, #1
 8004de6:	747b      	strb	r3, [r7, #17]
    while (!bEndOfLoopBack)
 8004de8:	7c7b      	ldrb	r3, [r7, #17]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d0b9      	beq.n	8004d62 <EmvcoDataLoopBack+0xbe>
        }
    }/*while (!bEndOfLoopBack)*/

    if(bRemovalProcedure == PH_ON)
 8004dee:	7c3b      	ldrb	r3, [r7, #16]
 8004df0:	2b01      	cmp	r3, #1
 8004df2:	d11b      	bne.n	8004e2c <EmvcoDataLoopBack+0x188>
    {
        /* Set Poll state to perform Tag removal procedure*/
        status = phacDiscLoop_SetConfig(pDataParams, PHAC_DISCLOOP_CONFIG_NEXT_POLL_STATE, PHAC_DISCLOOP_POLL_STATE_REMOVAL);
 8004df4:	2203      	movs	r2, #3
 8004df6:	2184      	movs	r1, #132	@ 0x84
 8004df8:	6878      	ldr	r0, [r7, #4]
 8004dfa:	f005 f8bb 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 8004dfe:	4603      	mov	r3, r0
 8004e00:	827b      	strh	r3, [r7, #18]
        CHECK_STATUS(status);
 8004e02:	8a7b      	ldrh	r3, [r7, #18]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d00b      	beq.n	8004e20 <EmvcoDataLoopBack+0x17c>
 8004e08:	8a7b      	ldrh	r3, [r7, #18]
 8004e0a:	461a      	mov	r2, r3
 8004e0c:	21ec      	movs	r1, #236	@ 0xec
 8004e0e:	4815      	ldr	r0, [pc, #84]	@ (8004e64 <EmvcoDataLoopBack+0x1c0>)
 8004e10:	f01d fab0 	bl	8022374 <iprintf>
 8004e14:	4b0b      	ldr	r3, [pc, #44]	@ (8004e44 <EmvcoDataLoopBack+0x1a0>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	689b      	ldr	r3, [r3, #8]
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	f01d f9d4 	bl	80221c8 <fflush>

        status = phacDiscLoop_Run(pDataParams, PHAC_DISCLOOP_ENTRY_POINT_POLL);
 8004e20:	2100      	movs	r1, #0
 8004e22:	6878      	ldr	r0, [r7, #4]
 8004e24:	f004 ffd4 	bl	8009dd0 <phacDiscLoop_Sw_Run>
 8004e28:	4603      	mov	r3, r0
 8004e2a:	827b      	strh	r3, [r7, #18]
    }
    return status;
 8004e2c:	8a7b      	ldrh	r3, [r7, #18]
}
 8004e2e:	4618      	mov	r0, r3
 8004e30:	3718      	adds	r7, #24
 8004e32:	46bd      	mov	sp, r7
 8004e34:	bd80      	pop	{r7, pc}
 8004e36:	bf00      	nop
 8004e38:	20000898 	.word	0x20000898
 8004e3c:	20000024 	.word	0x20000024
 8004e40:	08025ff0 	.word	0x08025ff0
 8004e44:	20000084 	.word	0x20000084
 8004e48:	20000029 	.word	0x20000029
 8004e4c:	20000540 	.word	0x20000540
 8004e50:	08025ffc 	.word	0x08025ffc
 8004e54:	08026010 	.word	0x08026010
 8004e58:	08026030 	.word	0x08026030
 8004e5c:	08026044 	.word	0x08026044
 8004e60:	20000640 	.word	0x20000640
 8004e64:	08025f88 	.word	0x08025f88

08004e68 <EmvcoDataExchange>:
* \return Status code
* \retval #PH_ERR_SUCCESS Operation successful.
* \retval Other Depending on implementation and underlying component.
*/
static phStatus_t EmvcoDataExchange(uint8_t * com_buffer, uint8_t cmdsize, uint8_t ** resp_buffer, uint32_t * wRxLength)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b08a      	sub	sp, #40	@ 0x28
 8004e6c:	af02      	add	r7, sp, #8
 8004e6e:	60f8      	str	r0, [r7, #12]
 8004e70:	607a      	str	r2, [r7, #4]
 8004e72:	603b      	str	r3, [r7, #0]
 8004e74:	460b      	mov	r3, r1
 8004e76:	72fb      	strb	r3, [r7, #11]
    phStatus_t status;
    uint8_t *ppRxBuffer;
    uint16_t wRxLen = 0;
 8004e78:	2300      	movs	r3, #0
 8004e7a:	82fb      	strh	r3, [r7, #22]

    // C-APDU
    DEBUG_PRINTF("\n=== C-APDU SEND (%d bytes) ===\n", cmdsize);
 8004e7c:	7afb      	ldrb	r3, [r7, #11]
 8004e7e:	4619      	mov	r1, r3
 8004e80:	4822      	ldr	r0, [pc, #136]	@ (8004f0c <EmvcoDataExchange+0xa4>)
 8004e82:	f01d fa77 	bl	8022374 <iprintf>
 8004e86:	4b22      	ldr	r3, [pc, #136]	@ (8004f10 <EmvcoDataExchange+0xa8>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	689b      	ldr	r3, [r3, #8]
 8004e8c:	4618      	mov	r0, r3
 8004e8e:	f01d f99b 	bl	80221c8 <fflush>
    phApp_Print_Buff(com_buffer, cmdsize);
 8004e92:	7afb      	ldrb	r3, [r7, #11]
 8004e94:	4619      	mov	r1, r3
 8004e96:	68f8      	ldr	r0, [r7, #12]
 8004e98:	f000 f8ae 	bl	8004ff8 <phApp_Print_Buff>

    status = phpalI14443p4_Exchange(phNfcLib_GetDataParams(PH_COMP_PAL_ISO14443P4), PH_EXCHANGE_DEFAULT,
 8004e9c:	f44f 60c0 	mov.w	r0, #1536	@ 0x600
 8004ea0:	f004 fa62 	bl	8009368 <phNfcLib_GetDataParams>
 8004ea4:	7afb      	ldrb	r3, [r7, #11]
 8004ea6:	b29a      	uxth	r2, r3
 8004ea8:	f107 0316 	add.w	r3, r7, #22
 8004eac:	9301      	str	r3, [sp, #4]
 8004eae:	f107 0318 	add.w	r3, r7, #24
 8004eb2:	9300      	str	r3, [sp, #0]
 8004eb4:	4613      	mov	r3, r2
 8004eb6:	68fa      	ldr	r2, [r7, #12]
 8004eb8:	2100      	movs	r1, #0
 8004eba:	f012 fead 	bl	8017c18 <phpalI14443p4_Sw_Exchange>
 8004ebe:	4603      	mov	r3, r0
 8004ec0:	83fb      	strh	r3, [r7, #30]
    		com_buffer, cmdsize, &ppRxBuffer, &wRxLen);
    if (PH_ERR_SUCCESS == status)
 8004ec2:	8bfb      	ldrh	r3, [r7, #30]
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d115      	bne.n	8004ef4 <EmvcoDataExchange+0x8c>
    {
        /* set the pointer to the start of the R-APDU */
        *resp_buffer = &ppRxBuffer[0];
 8004ec8:	69ba      	ldr	r2, [r7, #24]
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	601a      	str	r2, [r3, #0]

        // R-APDU
        DEBUG_PRINTF("\n=== R-APDU RECV (%d bytes) ===\n", wRxLen);
 8004ece:	8afb      	ldrh	r3, [r7, #22]
 8004ed0:	4619      	mov	r1, r3
 8004ed2:	4810      	ldr	r0, [pc, #64]	@ (8004f14 <EmvcoDataExchange+0xac>)
 8004ed4:	f01d fa4e 	bl	8022374 <iprintf>
 8004ed8:	4b0d      	ldr	r3, [pc, #52]	@ (8004f10 <EmvcoDataExchange+0xa8>)
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	689b      	ldr	r3, [r3, #8]
 8004ede:	4618      	mov	r0, r3
 8004ee0:	f01d f972 	bl	80221c8 <fflush>
        phApp_Print_Buff(ppRxBuffer, wRxLen);
 8004ee4:	69bb      	ldr	r3, [r7, #24]
 8004ee6:	8afa      	ldrh	r2, [r7, #22]
 8004ee8:	b2d2      	uxtb	r2, r2
 8004eea:	4611      	mov	r1, r2
 8004eec:	4618      	mov	r0, r3
 8004eee:	f000 f883 	bl	8004ff8 <phApp_Print_Buff>
 8004ef2:	e001      	b.n	8004ef8 <EmvcoDataExchange+0x90>
    }
    else
    {
        /* Exchange not successful, reset the number of rxd bytes */
        wRxLen = 0x00;
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	82fb      	strh	r3, [r7, #22]
    }

    *wRxLength = wRxLen;
 8004ef8:	8afb      	ldrh	r3, [r7, #22]
 8004efa:	461a      	mov	r2, r3
 8004efc:	683b      	ldr	r3, [r7, #0]
 8004efe:	601a      	str	r2, [r3, #0]

    return status;
 8004f00:	8bfb      	ldrh	r3, [r7, #30]
}
 8004f02:	4618      	mov	r0, r3
 8004f04:	3720      	adds	r7, #32
 8004f06:	46bd      	mov	sp, r7
 8004f08:	bd80      	pop	{r7, pc}
 8004f0a:	bf00      	nop
 8004f0c:	08026068 	.word	0x08026068
 8004f10:	20000084 	.word	0x20000084
 8004f14:	0802608c 	.word	0x0802608c

08004f18 <phApp_PrintTech>:
/*******************************************************************************
**   Function Definitions
*******************************************************************************/
/* Print technology being resolved */
void phApp_PrintTech(uint8_t TechType)
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b082      	sub	sp, #8
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	4603      	mov	r3, r0
 8004f20:	71fb      	strb	r3, [r7, #7]
    switch(TechType)
 8004f22:	79fb      	ldrb	r3, [r7, #7]
 8004f24:	3b01      	subs	r3, #1
 8004f26:	2b0f      	cmp	r3, #15
 8004f28:	d854      	bhi.n	8004fd4 <phApp_PrintTech+0xbc>
 8004f2a:	a201      	add	r2, pc, #4	@ (adr r2, 8004f30 <phApp_PrintTech+0x18>)
 8004f2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f30:	08004f71 	.word	0x08004f71
 8004f34:	08004f85 	.word	0x08004f85
 8004f38:	08004fd5 	.word	0x08004fd5
 8004f3c:	08004f99 	.word	0x08004f99
 8004f40:	08004fd5 	.word	0x08004fd5
 8004f44:	08004fd5 	.word	0x08004fd5
 8004f48:	08004fd5 	.word	0x08004fd5
 8004f4c:	08004fad 	.word	0x08004fad
 8004f50:	08004fd5 	.word	0x08004fd5
 8004f54:	08004fd5 	.word	0x08004fd5
 8004f58:	08004fd5 	.word	0x08004fd5
 8004f5c:	08004fd5 	.word	0x08004fd5
 8004f60:	08004fd5 	.word	0x08004fd5
 8004f64:	08004fd5 	.word	0x08004fd5
 8004f68:	08004fd5 	.word	0x08004fd5
 8004f6c:	08004fc1 	.word	0x08004fc1
    {
    case PHAC_DISCLOOP_POS_BIT_MASK_A:
        DEBUG_PRINTF ("\tResolving Type A... \n");
 8004f70:	481b      	ldr	r0, [pc, #108]	@ (8004fe0 <phApp_PrintTech+0xc8>)
 8004f72:	f01d fa6f 	bl	8022454 <puts>
 8004f76:	4b1b      	ldr	r3, [pc, #108]	@ (8004fe4 <phApp_PrintTech+0xcc>)
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	689b      	ldr	r3, [r3, #8]
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	f01d f923 	bl	80221c8 <fflush>
        break;
 8004f82:	e028      	b.n	8004fd6 <phApp_PrintTech+0xbe>

    case PHAC_DISCLOOP_POS_BIT_MASK_B:
        DEBUG_PRINTF ("\tResolving Type B... \n");
 8004f84:	4818      	ldr	r0, [pc, #96]	@ (8004fe8 <phApp_PrintTech+0xd0>)
 8004f86:	f01d fa65 	bl	8022454 <puts>
 8004f8a:	4b16      	ldr	r3, [pc, #88]	@ (8004fe4 <phApp_PrintTech+0xcc>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	689b      	ldr	r3, [r3, #8]
 8004f90:	4618      	mov	r0, r3
 8004f92:	f01d f919 	bl	80221c8 <fflush>
        break;
 8004f96:	e01e      	b.n	8004fd6 <phApp_PrintTech+0xbe>

    case PHAC_DISCLOOP_POS_BIT_MASK_F212:
        DEBUG_PRINTF ("\tResolving Type F with baud rate 212... \n");
 8004f98:	4814      	ldr	r0, [pc, #80]	@ (8004fec <phApp_PrintTech+0xd4>)
 8004f9a:	f01d fa5b 	bl	8022454 <puts>
 8004f9e:	4b11      	ldr	r3, [pc, #68]	@ (8004fe4 <phApp_PrintTech+0xcc>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	689b      	ldr	r3, [r3, #8]
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	f01d f90f 	bl	80221c8 <fflush>
        break;
 8004faa:	e014      	b.n	8004fd6 <phApp_PrintTech+0xbe>

    case PHAC_DISCLOOP_POS_BIT_MASK_F424:
        DEBUG_PRINTF ("\tResolving Type F with baud rate 424... \n");
 8004fac:	4810      	ldr	r0, [pc, #64]	@ (8004ff0 <phApp_PrintTech+0xd8>)
 8004fae:	f01d fa51 	bl	8022454 <puts>
 8004fb2:	4b0c      	ldr	r3, [pc, #48]	@ (8004fe4 <phApp_PrintTech+0xcc>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	689b      	ldr	r3, [r3, #8]
 8004fb8:	4618      	mov	r0, r3
 8004fba:	f01d f905 	bl	80221c8 <fflush>
        break;
 8004fbe:	e00a      	b.n	8004fd6 <phApp_PrintTech+0xbe>

    case PHAC_DISCLOOP_POS_BIT_MASK_V:
        DEBUG_PRINTF ("\tResolving Type V... \n");
 8004fc0:	480c      	ldr	r0, [pc, #48]	@ (8004ff4 <phApp_PrintTech+0xdc>)
 8004fc2:	f01d fa47 	bl	8022454 <puts>
 8004fc6:	4b07      	ldr	r3, [pc, #28]	@ (8004fe4 <phApp_PrintTech+0xcc>)
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	689b      	ldr	r3, [r3, #8]
 8004fcc:	4618      	mov	r0, r3
 8004fce:	f01d f8fb 	bl	80221c8 <fflush>
        break;
 8004fd2:	e000      	b.n	8004fd6 <phApp_PrintTech+0xbe>

    default:
        break;
 8004fd4:	bf00      	nop
    }
}
 8004fd6:	bf00      	nop
 8004fd8:	3708      	adds	r7, #8
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	bd80      	pop	{r7, pc}
 8004fde:	bf00      	nop
 8004fe0:	080260b0 	.word	0x080260b0
 8004fe4:	20000084 	.word	0x20000084
 8004fe8:	080260c8 	.word	0x080260c8
 8004fec:	080260e0 	.word	0x080260e0
 8004ff0:	0802610c 	.word	0x0802610c
 8004ff4:	08026138 	.word	0x08026138

08004ff8 <phApp_Print_Buff>:
* This function will print buffer content
* \param   *pBuff   Buffer Reference
* \param   num      data size to be print
*/
void phApp_Print_Buff(uint8_t *pBuff, uint8_t num)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b084      	sub	sp, #16
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
 8005000:	460b      	mov	r3, r1
 8005002:	70fb      	strb	r3, [r7, #3]
    uint32_t    i;

    for(i = 0; i < num; i++)
 8005004:	2300      	movs	r3, #0
 8005006:	60fb      	str	r3, [r7, #12]
 8005008:	e010      	b.n	800502c <phApp_Print_Buff+0x34>
    {
        DEBUG_PRINTF(" %02X",pBuff[i]);
 800500a:	687a      	ldr	r2, [r7, #4]
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	4413      	add	r3, r2
 8005010:	781b      	ldrb	r3, [r3, #0]
 8005012:	4619      	mov	r1, r3
 8005014:	480a      	ldr	r0, [pc, #40]	@ (8005040 <phApp_Print_Buff+0x48>)
 8005016:	f01d f9ad 	bl	8022374 <iprintf>
 800501a:	4b0a      	ldr	r3, [pc, #40]	@ (8005044 <phApp_Print_Buff+0x4c>)
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	689b      	ldr	r3, [r3, #8]
 8005020:	4618      	mov	r0, r3
 8005022:	f01d f8d1 	bl	80221c8 <fflush>
    for(i = 0; i < num; i++)
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	3301      	adds	r3, #1
 800502a:	60fb      	str	r3, [r7, #12]
 800502c:	78fb      	ldrb	r3, [r7, #3]
 800502e:	68fa      	ldr	r2, [r7, #12]
 8005030:	429a      	cmp	r2, r3
 8005032:	d3ea      	bcc.n	800500a <phApp_Print_Buff+0x12>
    }
}
 8005034:	bf00      	nop
 8005036:	bf00      	nop
 8005038:	3710      	adds	r7, #16
 800503a:	46bd      	mov	sp, r7
 800503c:	bd80      	pop	{r7, pc}
 800503e:	bf00      	nop
 8005040:	08026150 	.word	0x08026150
 8005044:	20000084 	.word	0x20000084

08005048 <phApp_PrintTagInfo>:
* \param   pDataParams      The discovery loop data parameters
* \param   wNumberOfTags    Total number of tags detected
* \param   wTagsDetected    Technology Detected
*/
void phApp_PrintTagInfo(phacDiscLoop_Sw_DataParams_t *pDataParams, uint16_t wNumberOfTags, uint16_t wTagsDetected)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b084      	sub	sp, #16
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
 8005050:	460b      	mov	r3, r1
 8005052:	807b      	strh	r3, [r7, #2]
 8005054:	4613      	mov	r3, r2
 8005056:	803b      	strh	r3, [r7, #0]
#if defined(NXPBUILD__PHAC_DISCLOOP_TYPEA_TAGS) || defined(NXPBUILD__PHAC_DISCLOOP_TYPEA_P2P_ACTIVE)
    uint8_t bTagType;
#endif

#if defined(NXPBUILD__PHAC_DISCLOOP_TYPEA_TAGS) || defined(NXPBUILD__PHAC_DISCLOOP_TYPEA_P2P_ACTIVE)
    if (PHAC_DISCLOOP_CHECK_ANDMASK(wTagsDetected, PHAC_DISCLOOP_POS_BIT_MASK_A))
 8005058:	883b      	ldrh	r3, [r7, #0]
 800505a:	f003 0301 	and.w	r3, r3, #1
 800505e:	2b00      	cmp	r3, #0
 8005060:	f000 80da 	beq.w	8005218 <phApp_PrintTagInfo+0x1d0>
    {
        if(pDataParams->sTypeATargetInfo.bT1TFlag)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800506a:	2b00      	cmp	r3, #0
 800506c:	d032      	beq.n	80050d4 <phApp_PrintTagInfo+0x8c>
        {
            DEBUG_PRINTF("\tTechnology  : Type A");
 800506e:	4898      	ldr	r0, [pc, #608]	@ (80052d0 <phApp_PrintTagInfo+0x288>)
 8005070:	f01d f980 	bl	8022374 <iprintf>
 8005074:	4b97      	ldr	r3, [pc, #604]	@ (80052d4 <phApp_PrintTagInfo+0x28c>)
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	689b      	ldr	r3, [r3, #8]
 800507a:	4618      	mov	r0, r3
 800507c:	f01d f8a4 	bl	80221c8 <fflush>
            DEBUG_PRINTF ("\n\t\tUID :");
 8005080:	4895      	ldr	r0, [pc, #596]	@ (80052d8 <phApp_PrintTagInfo+0x290>)
 8005082:	f01d f977 	bl	8022374 <iprintf>
 8005086:	4b93      	ldr	r3, [pc, #588]	@ (80052d4 <phApp_PrintTagInfo+0x28c>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	689b      	ldr	r3, [r3, #8]
 800508c:	4618      	mov	r0, r3
 800508e:	f01d f89b 	bl	80221c8 <fflush>
            phApp_Print_Buff( pDataParams->sTypeATargetInfo.aTypeA_I3P3[0].aUid,
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	f103 0260 	add.w	r2, r3, #96	@ 0x60
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	f893 306a 	ldrb.w	r3, [r3, #106]	@ 0x6a
 800509e:	4619      	mov	r1, r3
 80050a0:	4610      	mov	r0, r2
 80050a2:	f7ff ffa9 	bl	8004ff8 <phApp_Print_Buff>
                        pDataParams->sTypeATargetInfo.aTypeA_I3P3[0].bUidSize);
            DEBUG_PRINTF ("\n\t\tSAK : 0x%02x",pDataParams->sTypeATargetInfo.aTypeA_I3P3[0].aSak);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
 80050ac:	4619      	mov	r1, r3
 80050ae:	488b      	ldr	r0, [pc, #556]	@ (80052dc <phApp_PrintTagInfo+0x294>)
 80050b0:	f01d f960 	bl	8022374 <iprintf>
 80050b4:	4b87      	ldr	r3, [pc, #540]	@ (80052d4 <phApp_PrintTagInfo+0x28c>)
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	689b      	ldr	r3, [r3, #8]
 80050ba:	4618      	mov	r0, r3
 80050bc:	f01d f884 	bl	80221c8 <fflush>
            DEBUG_PRINTF ("\n\t\tType: Type 1 Tag\n");
 80050c0:	4887      	ldr	r0, [pc, #540]	@ (80052e0 <phApp_PrintTagInfo+0x298>)
 80050c2:	f01d f9c7 	bl	8022454 <puts>
 80050c6:	4b83      	ldr	r3, [pc, #524]	@ (80052d4 <phApp_PrintTagInfo+0x28c>)
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	689b      	ldr	r3, [r3, #8]
 80050cc:	4618      	mov	r0, r3
 80050ce:	f01d f87b 	bl	80221c8 <fflush>
 80050d2:	e0a1      	b.n	8005218 <phApp_PrintTagInfo+0x1d0>
        }
        else
        {
            DEBUG_PRINTF("\tTechnology  : Type A");
 80050d4:	487e      	ldr	r0, [pc, #504]	@ (80052d0 <phApp_PrintTagInfo+0x288>)
 80050d6:	f01d f94d 	bl	8022374 <iprintf>
 80050da:	4b7e      	ldr	r3, [pc, #504]	@ (80052d4 <phApp_PrintTagInfo+0x28c>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	689b      	ldr	r3, [r3, #8]
 80050e0:	4618      	mov	r0, r3
 80050e2:	f01d f871 	bl	80221c8 <fflush>
            for(bIndex = 0; bIndex < wNumberOfTags; bIndex++)
 80050e6:	2300      	movs	r3, #0
 80050e8:	73fb      	strb	r3, [r7, #15]
 80050ea:	e08f      	b.n	800520c <phApp_PrintTagInfo+0x1c4>
            {
                DEBUG_PRINTF ("\n\t\tCard: %d",bIndex + 1);
 80050ec:	7bfb      	ldrb	r3, [r7, #15]
 80050ee:	3301      	adds	r3, #1
 80050f0:	4619      	mov	r1, r3
 80050f2:	487c      	ldr	r0, [pc, #496]	@ (80052e4 <phApp_PrintTagInfo+0x29c>)
 80050f4:	f01d f93e 	bl	8022374 <iprintf>
 80050f8:	4b76      	ldr	r3, [pc, #472]	@ (80052d4 <phApp_PrintTagInfo+0x28c>)
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	689b      	ldr	r3, [r3, #8]
 80050fe:	4618      	mov	r0, r3
 8005100:	f01d f862 	bl	80221c8 <fflush>
                DEBUG_PRINTF ("\n\t\tUID :");
 8005104:	4874      	ldr	r0, [pc, #464]	@ (80052d8 <phApp_PrintTagInfo+0x290>)
 8005106:	f01d f935 	bl	8022374 <iprintf>
 800510a:	4b72      	ldr	r3, [pc, #456]	@ (80052d4 <phApp_PrintTagInfo+0x28c>)
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	689b      	ldr	r3, [r3, #8]
 8005110:	4618      	mov	r0, r3
 8005112:	f01d f859 	bl	80221c8 <fflush>
                phApp_Print_Buff( pDataParams->sTypeATargetInfo.aTypeA_I3P3[bIndex].aUid,
 8005116:	7bfa      	ldrb	r2, [r7, #15]
 8005118:	4613      	mov	r3, r2
 800511a:	011b      	lsls	r3, r3, #4
 800511c:	1a9b      	subs	r3, r3, r2
 800511e:	3358      	adds	r3, #88	@ 0x58
 8005120:	687a      	ldr	r2, [r7, #4]
 8005122:	4413      	add	r3, r2
 8005124:	f103 0008 	add.w	r0, r3, #8
 8005128:	7bfa      	ldrb	r2, [r7, #15]
 800512a:	6879      	ldr	r1, [r7, #4]
 800512c:	4613      	mov	r3, r2
 800512e:	011b      	lsls	r3, r3, #4
 8005130:	1a9b      	subs	r3, r3, r2
 8005132:	440b      	add	r3, r1
 8005134:	336a      	adds	r3, #106	@ 0x6a
 8005136:	781b      	ldrb	r3, [r3, #0]
 8005138:	4619      	mov	r1, r3
 800513a:	f7ff ff5d 	bl	8004ff8 <phApp_Print_Buff>
                            pDataParams->sTypeATargetInfo.aTypeA_I3P3[bIndex].bUidSize);
                DEBUG_PRINTF ("\n\t\tSAK : 0x%02x",pDataParams->sTypeATargetInfo.aTypeA_I3P3[bIndex].aSak);
 800513e:	7bfa      	ldrb	r2, [r7, #15]
 8005140:	6879      	ldr	r1, [r7, #4]
 8005142:	4613      	mov	r3, r2
 8005144:	011b      	lsls	r3, r3, #4
 8005146:	1a9b      	subs	r3, r3, r2
 8005148:	440b      	add	r3, r1
 800514a:	336b      	adds	r3, #107	@ 0x6b
 800514c:	781b      	ldrb	r3, [r3, #0]
 800514e:	4619      	mov	r1, r3
 8005150:	4862      	ldr	r0, [pc, #392]	@ (80052dc <phApp_PrintTagInfo+0x294>)
 8005152:	f01d f90f 	bl	8022374 <iprintf>
 8005156:	4b5f      	ldr	r3, [pc, #380]	@ (80052d4 <phApp_PrintTagInfo+0x28c>)
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	689b      	ldr	r3, [r3, #8]
 800515c:	4618      	mov	r0, r3
 800515e:	f01d f833 	bl	80221c8 <fflush>

                if ((pDataParams->sTypeATargetInfo.aTypeA_I3P3[bIndex].aSak & (uint8_t) ~0xFB) == 0)
 8005162:	7bfa      	ldrb	r2, [r7, #15]
 8005164:	6879      	ldr	r1, [r7, #4]
 8005166:	4613      	mov	r3, r2
 8005168:	011b      	lsls	r3, r3, #4
 800516a:	1a9b      	subs	r3, r3, r2
 800516c:	440b      	add	r3, r1
 800516e:	336b      	adds	r3, #107	@ 0x6b
 8005170:	781b      	ldrb	r3, [r3, #0]
 8005172:	f003 0304 	and.w	r3, r3, #4
 8005176:	2b00      	cmp	r3, #0
 8005178:	d145      	bne.n	8005206 <phApp_PrintTagInfo+0x1be>
                {
                    /* Bit b3 is set to zero, [Digital] 4.8.2 */
                    /* Mask out all other bits except for b7 and b6 */
                    bTagType = (pDataParams->sTypeATargetInfo.aTypeA_I3P3[bIndex].aSak & 0x60);
 800517a:	7bfa      	ldrb	r2, [r7, #15]
 800517c:	6879      	ldr	r1, [r7, #4]
 800517e:	4613      	mov	r3, r2
 8005180:	011b      	lsls	r3, r3, #4
 8005182:	1a9b      	subs	r3, r3, r2
 8005184:	440b      	add	r3, r1
 8005186:	336b      	adds	r3, #107	@ 0x6b
 8005188:	781b      	ldrb	r3, [r3, #0]
 800518a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800518e:	73bb      	strb	r3, [r7, #14]
                    bTagType = bTagType >> 5;
 8005190:	7bbb      	ldrb	r3, [r7, #14]
 8005192:	095b      	lsrs	r3, r3, #5
 8005194:	73bb      	strb	r3, [r7, #14]

                    switch(bTagType)
 8005196:	7bbb      	ldrb	r3, [r7, #14]
 8005198:	2b03      	cmp	r3, #3
 800519a:	d833      	bhi.n	8005204 <phApp_PrintTagInfo+0x1bc>
 800519c:	a201      	add	r2, pc, #4	@ (adr r2, 80051a4 <phApp_PrintTagInfo+0x15c>)
 800519e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051a2:	bf00      	nop
 80051a4:	080051b5 	.word	0x080051b5
 80051a8:	080051c9 	.word	0x080051c9
 80051ac:	080051dd 	.word	0x080051dd
 80051b0:	080051f1 	.word	0x080051f1
                    {
                    case PHAC_DISCLOOP_TYPEA_TYPE2_TAG_CONFIG_MASK:
                        DEBUG_PRINTF ("\n\t\tType: Type 2 Tag\n");
 80051b4:	484c      	ldr	r0, [pc, #304]	@ (80052e8 <phApp_PrintTagInfo+0x2a0>)
 80051b6:	f01d f94d 	bl	8022454 <puts>
 80051ba:	4b46      	ldr	r3, [pc, #280]	@ (80052d4 <phApp_PrintTagInfo+0x28c>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	689b      	ldr	r3, [r3, #8]
 80051c0:	4618      	mov	r0, r3
 80051c2:	f01d f801 	bl	80221c8 <fflush>
                        break;
 80051c6:	e01e      	b.n	8005206 <phApp_PrintTagInfo+0x1be>
                    case PHAC_DISCLOOP_TYPEA_TYPE4A_TAG_CONFIG_MASK:
                        DEBUG_PRINTF ("\n\t\tType: Type 4A Tag\n");
 80051c8:	4848      	ldr	r0, [pc, #288]	@ (80052ec <phApp_PrintTagInfo+0x2a4>)
 80051ca:	f01d f943 	bl	8022454 <puts>
 80051ce:	4b41      	ldr	r3, [pc, #260]	@ (80052d4 <phApp_PrintTagInfo+0x28c>)
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	689b      	ldr	r3, [r3, #8]
 80051d4:	4618      	mov	r0, r3
 80051d6:	f01c fff7 	bl	80221c8 <fflush>
                        break;
 80051da:	e014      	b.n	8005206 <phApp_PrintTagInfo+0x1be>
                    case PHAC_DISCLOOP_TYPEA_TYPE_NFC_DEP_TAG_CONFIG_MASK:
                        DEBUG_PRINTF ("\n\t\tType: P2P\n");
 80051dc:	4844      	ldr	r0, [pc, #272]	@ (80052f0 <phApp_PrintTagInfo+0x2a8>)
 80051de:	f01d f939 	bl	8022454 <puts>
 80051e2:	4b3c      	ldr	r3, [pc, #240]	@ (80052d4 <phApp_PrintTagInfo+0x28c>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	689b      	ldr	r3, [r3, #8]
 80051e8:	4618      	mov	r0, r3
 80051ea:	f01c ffed 	bl	80221c8 <fflush>
                        break;
 80051ee:	e00a      	b.n	8005206 <phApp_PrintTagInfo+0x1be>
                    case PHAC_DISCLOOP_TYPEA_TYPE_NFC_DEP_TYPE4A_TAG_CONFIG_MASK:
                        DEBUG_PRINTF ("\n\t\tType: Type NFC_DEP and  4A Tag\n");
 80051f0:	4840      	ldr	r0, [pc, #256]	@ (80052f4 <phApp_PrintTagInfo+0x2ac>)
 80051f2:	f01d f92f 	bl	8022454 <puts>
 80051f6:	4b37      	ldr	r3, [pc, #220]	@ (80052d4 <phApp_PrintTagInfo+0x28c>)
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	689b      	ldr	r3, [r3, #8]
 80051fc:	4618      	mov	r0, r3
 80051fe:	f01c ffe3 	bl	80221c8 <fflush>
                        break;
 8005202:	e000      	b.n	8005206 <phApp_PrintTagInfo+0x1be>
                    default:
                        break;
 8005204:	bf00      	nop
            for(bIndex = 0; bIndex < wNumberOfTags; bIndex++)
 8005206:	7bfb      	ldrb	r3, [r7, #15]
 8005208:	3301      	adds	r3, #1
 800520a:	73fb      	strb	r3, [r7, #15]
 800520c:	7bfb      	ldrb	r3, [r7, #15]
 800520e:	b29b      	uxth	r3, r3
 8005210:	887a      	ldrh	r2, [r7, #2]
 8005212:	429a      	cmp	r2, r3
 8005214:	f63f af6a 	bhi.w	80050ec <phApp_PrintTagInfo+0xa4>
        }
    }
#endif

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEB_TAGS
    if (PHAC_DISCLOOP_CHECK_ANDMASK(wTagsDetected, PHAC_DISCLOOP_POS_BIT_MASK_B))
 8005218:	883b      	ldrh	r3, [r7, #0]
 800521a:	f003 0302 	and.w	r3, r3, #2
 800521e:	2b00      	cmp	r3, #0
 8005220:	d03e      	beq.n	80052a0 <phApp_PrintTagInfo+0x258>
    {
        DEBUG_PRINTF("\tTechnology  : Type B");
 8005222:	4835      	ldr	r0, [pc, #212]	@ (80052f8 <phApp_PrintTagInfo+0x2b0>)
 8005224:	f01d f8a6 	bl	8022374 <iprintf>
 8005228:	4b2a      	ldr	r3, [pc, #168]	@ (80052d4 <phApp_PrintTagInfo+0x28c>)
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	689b      	ldr	r3, [r3, #8]
 800522e:	4618      	mov	r0, r3
 8005230:	f01c ffca 	bl	80221c8 <fflush>
        /* Loop through all the Type B tags detected and print the Pupi */
        for (bIndex = 0; bIndex < wNumberOfTags; bIndex++)
 8005234:	2300      	movs	r3, #0
 8005236:	73fb      	strb	r3, [r7, #15]
 8005238:	e024      	b.n	8005284 <phApp_PrintTagInfo+0x23c>
        {
            DEBUG_PRINTF ("\n\t\tCard: %d",bIndex + 1);
 800523a:	7bfb      	ldrb	r3, [r7, #15]
 800523c:	3301      	adds	r3, #1
 800523e:	4619      	mov	r1, r3
 8005240:	4828      	ldr	r0, [pc, #160]	@ (80052e4 <phApp_PrintTagInfo+0x29c>)
 8005242:	f01d f897 	bl	8022374 <iprintf>
 8005246:	4b23      	ldr	r3, [pc, #140]	@ (80052d4 <phApp_PrintTagInfo+0x28c>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	689b      	ldr	r3, [r3, #8]
 800524c:	4618      	mov	r0, r3
 800524e:	f01c ffbb 	bl	80221c8 <fflush>
            DEBUG_PRINTF ("\n\t\tUID :");
 8005252:	4821      	ldr	r0, [pc, #132]	@ (80052d8 <phApp_PrintTagInfo+0x290>)
 8005254:	f01d f88e 	bl	8022374 <iprintf>
 8005258:	4b1e      	ldr	r3, [pc, #120]	@ (80052d4 <phApp_PrintTagInfo+0x28c>)
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	689b      	ldr	r3, [r3, #8]
 800525e:	4618      	mov	r0, r3
 8005260:	f01c ffb2 	bl	80221c8 <fflush>
            /* PUPI Length is always 4 bytes */
            phApp_Print_Buff( pDataParams->sTypeBTargetInfo.aTypeB_I3P3[bIndex].aPupi, 0x04);
 8005264:	7bfa      	ldrb	r2, [r7, #15]
 8005266:	4613      	mov	r3, r2
 8005268:	009b      	lsls	r3, r3, #2
 800526a:	4413      	add	r3, r2
 800526c:	009b      	lsls	r3, r3, #2
 800526e:	33c8      	adds	r3, #200	@ 0xc8
 8005270:	687a      	ldr	r2, [r7, #4]
 8005272:	4413      	add	r3, r2
 8005274:	3301      	adds	r3, #1
 8005276:	2104      	movs	r1, #4
 8005278:	4618      	mov	r0, r3
 800527a:	f7ff febd 	bl	8004ff8 <phApp_Print_Buff>
        for (bIndex = 0; bIndex < wNumberOfTags; bIndex++)
 800527e:	7bfb      	ldrb	r3, [r7, #15]
 8005280:	3301      	adds	r3, #1
 8005282:	73fb      	strb	r3, [r7, #15]
 8005284:	7bfb      	ldrb	r3, [r7, #15]
 8005286:	b29b      	uxth	r3, r3
 8005288:	887a      	ldrh	r2, [r7, #2]
 800528a:	429a      	cmp	r2, r3
 800528c:	d8d5      	bhi.n	800523a <phApp_PrintTagInfo+0x1f2>
        }
        DEBUG_PRINTF("\n");
 800528e:	200a      	movs	r0, #10
 8005290:	f01d f882 	bl	8022398 <putchar>
 8005294:	4b0f      	ldr	r3, [pc, #60]	@ (80052d4 <phApp_PrintTagInfo+0x28c>)
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	689b      	ldr	r3, [r3, #8]
 800529a:	4618      	mov	r0, r3
 800529c:	f01c ff94 	bl	80221c8 <fflush>
    }
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEB_TAGS */

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS
    if( PHAC_DISCLOOP_CHECK_ANDMASK(wTagsDetected, PHAC_DISCLOOP_POS_BIT_MASK_F212) ||
 80052a0:	883b      	ldrh	r3, [r7, #0]
 80052a2:	f003 0304 	and.w	r3, r3, #4
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d105      	bne.n	80052b6 <phApp_PrintTagInfo+0x26e>
        PHAC_DISCLOOP_CHECK_ANDMASK(wTagsDetected, PHAC_DISCLOOP_POS_BIT_MASK_F424))
 80052aa:	883b      	ldrh	r3, [r7, #0]
 80052ac:	f003 0308 	and.w	r3, r3, #8
    if( PHAC_DISCLOOP_CHECK_ANDMASK(wTagsDetected, PHAC_DISCLOOP_POS_BIT_MASK_F212) ||
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	f000 809b 	beq.w	80053ec <phApp_PrintTagInfo+0x3a4>
    {
        DEBUG_PRINTF("\tTechnology  : Type F");
 80052b6:	4811      	ldr	r0, [pc, #68]	@ (80052fc <phApp_PrintTagInfo+0x2b4>)
 80052b8:	f01d f85c 	bl	8022374 <iprintf>
 80052bc:	4b05      	ldr	r3, [pc, #20]	@ (80052d4 <phApp_PrintTagInfo+0x28c>)
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	689b      	ldr	r3, [r3, #8]
 80052c2:	4618      	mov	r0, r3
 80052c4:	f01c ff80 	bl	80221c8 <fflush>

        /* Loop through all the type F tags and print the IDm */
        for (bIndex = 0; bIndex < wNumberOfTags; bIndex++)
 80052c8:	2300      	movs	r3, #0
 80052ca:	73fb      	strb	r3, [r7, #15]
 80052cc:	e089      	b.n	80053e2 <phApp_PrintTagInfo+0x39a>
 80052ce:	bf00      	nop
 80052d0:	08026158 	.word	0x08026158
 80052d4:	20000084 	.word	0x20000084
 80052d8:	08026170 	.word	0x08026170
 80052dc:	0802617c 	.word	0x0802617c
 80052e0:	0802618c 	.word	0x0802618c
 80052e4:	080261a0 	.word	0x080261a0
 80052e8:	080261ac 	.word	0x080261ac
 80052ec:	080261c0 	.word	0x080261c0
 80052f0:	080261d8 	.word	0x080261d8
 80052f4:	080261e8 	.word	0x080261e8
 80052f8:	0802620c 	.word	0x0802620c
 80052fc:	08026224 	.word	0x08026224
        {
            DEBUG_PRINTF ("\n\t\tCard: %d",bIndex + 1);
 8005300:	7bfb      	ldrb	r3, [r7, #15]
 8005302:	3301      	adds	r3, #1
 8005304:	4619      	mov	r1, r3
 8005306:	4885      	ldr	r0, [pc, #532]	@ (800551c <phApp_PrintTagInfo+0x4d4>)
 8005308:	f01d f834 	bl	8022374 <iprintf>
 800530c:	4b84      	ldr	r3, [pc, #528]	@ (8005520 <phApp_PrintTagInfo+0x4d8>)
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	689b      	ldr	r3, [r3, #8]
 8005312:	4618      	mov	r0, r3
 8005314:	f01c ff58 	bl	80221c8 <fflush>
            DEBUG_PRINTF ("\n\t\tUID :");
 8005318:	4882      	ldr	r0, [pc, #520]	@ (8005524 <phApp_PrintTagInfo+0x4dc>)
 800531a:	f01d f82b 	bl	8022374 <iprintf>
 800531e:	4b80      	ldr	r3, [pc, #512]	@ (8005520 <phApp_PrintTagInfo+0x4d8>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	689b      	ldr	r3, [r3, #8]
 8005324:	4618      	mov	r0, r3
 8005326:	f01c ff4f 	bl	80221c8 <fflush>
            phApp_Print_Buff( pDataParams->sTypeFTargetInfo.aTypeFTag[bIndex].aIDmPMm,
 800532a:	7bfa      	ldrb	r2, [r7, #15]
 800532c:	4613      	mov	r3, r2
 800532e:	005b      	lsls	r3, r3, #1
 8005330:	4413      	add	r3, r2
 8005332:	00da      	lsls	r2, r3, #3
 8005334:	1ad2      	subs	r2, r2, r3
 8005336:	f102 0390 	add.w	r3, r2, #144	@ 0x90
 800533a:	687a      	ldr	r2, [r7, #4]
 800533c:	4413      	add	r3, r2
 800533e:	3304      	adds	r3, #4
 8005340:	2108      	movs	r1, #8
 8005342:	4618      	mov	r0, r3
 8005344:	f7ff fe58 	bl	8004ff8 <phApp_Print_Buff>
                        PHAC_DISCLOOP_FELICA_IDM_LENGTH );
            if ((pDataParams->sTypeFTargetInfo.aTypeFTag[bIndex].aIDmPMm[0] == 0x01) &&
 8005348:	7bfa      	ldrb	r2, [r7, #15]
 800534a:	6879      	ldr	r1, [r7, #4]
 800534c:	4613      	mov	r3, r2
 800534e:	005b      	lsls	r3, r3, #1
 8005350:	4413      	add	r3, r2
 8005352:	00da      	lsls	r2, r3, #3
 8005354:	1ad2      	subs	r2, r2, r3
 8005356:	188b      	adds	r3, r1, r2
 8005358:	3394      	adds	r3, #148	@ 0x94
 800535a:	781b      	ldrb	r3, [r3, #0]
 800535c:	2b01      	cmp	r3, #1
 800535e:	d115      	bne.n	800538c <phApp_PrintTagInfo+0x344>
                (pDataParams->sTypeFTargetInfo.aTypeFTag[bIndex].aIDmPMm[1] == 0xFE))
 8005360:	7bfa      	ldrb	r2, [r7, #15]
 8005362:	6879      	ldr	r1, [r7, #4]
 8005364:	4613      	mov	r3, r2
 8005366:	005b      	lsls	r3, r3, #1
 8005368:	4413      	add	r3, r2
 800536a:	00da      	lsls	r2, r3, #3
 800536c:	1ad2      	subs	r2, r2, r3
 800536e:	188b      	adds	r3, r1, r2
 8005370:	3395      	adds	r3, #149	@ 0x95
 8005372:	781b      	ldrb	r3, [r3, #0]
            if ((pDataParams->sTypeFTargetInfo.aTypeFTag[bIndex].aIDmPMm[0] == 0x01) &&
 8005374:	2bfe      	cmp	r3, #254	@ 0xfe
 8005376:	d109      	bne.n	800538c <phApp_PrintTagInfo+0x344>
            {
                /* This is Type F tag with P2P capabilities */
                DEBUG_PRINTF ("\n\t\tType: P2P");
 8005378:	486b      	ldr	r0, [pc, #428]	@ (8005528 <phApp_PrintTagInfo+0x4e0>)
 800537a:	f01c fffb 	bl	8022374 <iprintf>
 800537e:	4b68      	ldr	r3, [pc, #416]	@ (8005520 <phApp_PrintTagInfo+0x4d8>)
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	689b      	ldr	r3, [r3, #8]
 8005384:	4618      	mov	r0, r3
 8005386:	f01c ff1f 	bl	80221c8 <fflush>
 800538a:	e008      	b.n	800539e <phApp_PrintTagInfo+0x356>
            }
            else
            {
                /* This is Type F T3T tag */
                DEBUG_PRINTF ("\n\t\tType: Type 3 Tag");
 800538c:	4867      	ldr	r0, [pc, #412]	@ (800552c <phApp_PrintTagInfo+0x4e4>)
 800538e:	f01c fff1 	bl	8022374 <iprintf>
 8005392:	4b63      	ldr	r3, [pc, #396]	@ (8005520 <phApp_PrintTagInfo+0x4d8>)
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	689b      	ldr	r3, [r3, #8]
 8005398:	4618      	mov	r0, r3
 800539a:	f01c ff15 	bl	80221c8 <fflush>
            }

            if(pDataParams->sTypeFTargetInfo.aTypeFTag[bIndex].bBaud != PHAC_DISCLOOP_CON_BITR_212)
 800539e:	7bfa      	ldrb	r2, [r7, #15]
 80053a0:	6879      	ldr	r1, [r7, #4]
 80053a2:	4613      	mov	r3, r2
 80053a4:	005b      	lsls	r3, r3, #1
 80053a6:	4413      	add	r3, r2
 80053a8:	00da      	lsls	r2, r3, #3
 80053aa:	1ad2      	subs	r2, r2, r3
 80053ac:	188b      	adds	r3, r1, r2
 80053ae:	33a6      	adds	r3, #166	@ 0xa6
 80053b0:	781b      	ldrb	r3, [r3, #0]
 80053b2:	2b04      	cmp	r3, #4
 80053b4:	d009      	beq.n	80053ca <phApp_PrintTagInfo+0x382>
            {
                DEBUG_PRINTF ("\n\t\tBit Rate: 424\n");
 80053b6:	485e      	ldr	r0, [pc, #376]	@ (8005530 <phApp_PrintTagInfo+0x4e8>)
 80053b8:	f01d f84c 	bl	8022454 <puts>
 80053bc:	4b58      	ldr	r3, [pc, #352]	@ (8005520 <phApp_PrintTagInfo+0x4d8>)
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	689b      	ldr	r3, [r3, #8]
 80053c2:	4618      	mov	r0, r3
 80053c4:	f01c ff00 	bl	80221c8 <fflush>
 80053c8:	e008      	b.n	80053dc <phApp_PrintTagInfo+0x394>
            }
            else
            {
                DEBUG_PRINTF ("\n\t\tBit Rate: 212\n");
 80053ca:	485a      	ldr	r0, [pc, #360]	@ (8005534 <phApp_PrintTagInfo+0x4ec>)
 80053cc:	f01d f842 	bl	8022454 <puts>
 80053d0:	4b53      	ldr	r3, [pc, #332]	@ (8005520 <phApp_PrintTagInfo+0x4d8>)
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	689b      	ldr	r3, [r3, #8]
 80053d6:	4618      	mov	r0, r3
 80053d8:	f01c fef6 	bl	80221c8 <fflush>
        for (bIndex = 0; bIndex < wNumberOfTags; bIndex++)
 80053dc:	7bfb      	ldrb	r3, [r7, #15]
 80053de:	3301      	adds	r3, #1
 80053e0:	73fb      	strb	r3, [r7, #15]
 80053e2:	7bfb      	ldrb	r3, [r7, #15]
 80053e4:	b29b      	uxth	r3, r3
 80053e6:	887a      	ldrh	r2, [r7, #2]
 80053e8:	429a      	cmp	r2, r3
 80053ea:	d889      	bhi.n	8005300 <phApp_PrintTagInfo+0x2b8>
        }
    }
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS */

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEV_TAGS
    if (PHAC_DISCLOOP_CHECK_ANDMASK(wTagsDetected, PHAC_DISCLOOP_POS_BIT_MASK_V))
 80053ec:	883b      	ldrh	r3, [r7, #0]
 80053ee:	f003 0310 	and.w	r3, r3, #16
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d03d      	beq.n	8005472 <phApp_PrintTagInfo+0x42a>
    {
        DEBUG_PRINTF("\tTechnology  : Type V / ISO 15693 / T5T");
 80053f6:	4850      	ldr	r0, [pc, #320]	@ (8005538 <phApp_PrintTagInfo+0x4f0>)
 80053f8:	f01c ffbc 	bl	8022374 <iprintf>
 80053fc:	4b48      	ldr	r3, [pc, #288]	@ (8005520 <phApp_PrintTagInfo+0x4d8>)
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	689b      	ldr	r3, [r3, #8]
 8005402:	4618      	mov	r0, r3
 8005404:	f01c fee0 	bl	80221c8 <fflush>
        /* Loop through all the Type V tags detected and print the UIDs */
        for (bIndex = 0; bIndex < wNumberOfTags; bIndex++)
 8005408:	2300      	movs	r3, #0
 800540a:	73fb      	strb	r3, [r7, #15]
 800540c:	e023      	b.n	8005456 <phApp_PrintTagInfo+0x40e>
        {
            DEBUG_PRINTF ("\n\t\tCard: %d",bIndex + 1);
 800540e:	7bfb      	ldrb	r3, [r7, #15]
 8005410:	3301      	adds	r3, #1
 8005412:	4619      	mov	r1, r3
 8005414:	4841      	ldr	r0, [pc, #260]	@ (800551c <phApp_PrintTagInfo+0x4d4>)
 8005416:	f01c ffad 	bl	8022374 <iprintf>
 800541a:	4b41      	ldr	r3, [pc, #260]	@ (8005520 <phApp_PrintTagInfo+0x4d8>)
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	689b      	ldr	r3, [r3, #8]
 8005420:	4618      	mov	r0, r3
 8005422:	f01c fed1 	bl	80221c8 <fflush>
            DEBUG_PRINTF ("\n\t\tUID :");
 8005426:	483f      	ldr	r0, [pc, #252]	@ (8005524 <phApp_PrintTagInfo+0x4dc>)
 8005428:	f01c ffa4 	bl	8022374 <iprintf>
 800542c:	4b3c      	ldr	r3, [pc, #240]	@ (8005520 <phApp_PrintTagInfo+0x4d8>)
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	689b      	ldr	r3, [r3, #8]
 8005432:	4618      	mov	r0, r3
 8005434:	f01c fec8 	bl	80221c8 <fflush>
            phApp_Print_Buff( pDataParams->sTypeVTargetInfo.aTypeV[bIndex].aUid, 0x08);
 8005438:	7bfa      	ldrb	r2, [r7, #15]
 800543a:	4613      	mov	r3, r2
 800543c:	00db      	lsls	r3, r3, #3
 800543e:	4413      	add	r3, r2
 8005440:	33d8      	adds	r3, #216	@ 0xd8
 8005442:	687a      	ldr	r2, [r7, #4]
 8005444:	4413      	add	r3, r2
 8005446:	330b      	adds	r3, #11
 8005448:	2108      	movs	r1, #8
 800544a:	4618      	mov	r0, r3
 800544c:	f7ff fdd4 	bl	8004ff8 <phApp_Print_Buff>
        for (bIndex = 0; bIndex < wNumberOfTags; bIndex++)
 8005450:	7bfb      	ldrb	r3, [r7, #15]
 8005452:	3301      	adds	r3, #1
 8005454:	73fb      	strb	r3, [r7, #15]
 8005456:	7bfb      	ldrb	r3, [r7, #15]
 8005458:	b29b      	uxth	r3, r3
 800545a:	887a      	ldrh	r2, [r7, #2]
 800545c:	429a      	cmp	r2, r3
 800545e:	d8d6      	bhi.n	800540e <phApp_PrintTagInfo+0x3c6>
        }
        DEBUG_PRINTF("\n");
 8005460:	200a      	movs	r0, #10
 8005462:	f01c ff99 	bl	8022398 <putchar>
 8005466:	4b2e      	ldr	r3, [pc, #184]	@ (8005520 <phApp_PrintTagInfo+0x4d8>)
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	689b      	ldr	r3, [r3, #8]
 800546c:	4618      	mov	r0, r3
 800546e:	f01c feab 	bl	80221c8 <fflush>
    }
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEV_TAGS */

#ifdef NXPBUILD__PHAC_DISCLOOP_I18000P3M3_TAGS
    if (PHAC_DISCLOOP_CHECK_ANDMASK(wTagsDetected, PHAC_DISCLOOP_POS_BIT_MASK_18000P3M3))
 8005472:	883b      	ldrh	r3, [r7, #0]
 8005474:	f003 0320 	and.w	r3, r3, #32
 8005478:	2b00      	cmp	r3, #0
 800547a:	d04b      	beq.n	8005514 <phApp_PrintTagInfo+0x4cc>
    {
        DEBUG_PRINTF("\tTechnology  : ISO 18000p3m3 / EPC Gen2");
 800547c:	482f      	ldr	r0, [pc, #188]	@ (800553c <phApp_PrintTagInfo+0x4f4>)
 800547e:	f01c ff79 	bl	8022374 <iprintf>
 8005482:	4b27      	ldr	r3, [pc, #156]	@ (8005520 <phApp_PrintTagInfo+0x4d8>)
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	689b      	ldr	r3, [r3, #8]
 8005488:	4618      	mov	r0, r3
 800548a:	f01c fe9d 	bl	80221c8 <fflush>
        /* Loop through all the 18000p3m3 tags detected and print the UII */
        for (bIndex = 0; bIndex < wNumberOfTags; bIndex++)
 800548e:	2300      	movs	r3, #0
 8005490:	73fb      	strb	r3, [r7, #15]
 8005492:	e031      	b.n	80054f8 <phApp_PrintTagInfo+0x4b0>
        {
            DEBUG_PRINTF("\n\t\tCard: %d",bIndex + 1);
 8005494:	7bfb      	ldrb	r3, [r7, #15]
 8005496:	3301      	adds	r3, #1
 8005498:	4619      	mov	r1, r3
 800549a:	4820      	ldr	r0, [pc, #128]	@ (800551c <phApp_PrintTagInfo+0x4d4>)
 800549c:	f01c ff6a 	bl	8022374 <iprintf>
 80054a0:	4b1f      	ldr	r3, [pc, #124]	@ (8005520 <phApp_PrintTagInfo+0x4d8>)
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	689b      	ldr	r3, [r3, #8]
 80054a6:	4618      	mov	r0, r3
 80054a8:	f01c fe8e 	bl	80221c8 <fflush>
            DEBUG_PRINTF("\n\t\tUII :");
 80054ac:	4824      	ldr	r0, [pc, #144]	@ (8005540 <phApp_PrintTagInfo+0x4f8>)
 80054ae:	f01c ff61 	bl	8022374 <iprintf>
 80054b2:	4b1b      	ldr	r3, [pc, #108]	@ (8005520 <phApp_PrintTagInfo+0x4d8>)
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	689b      	ldr	r3, [r3, #8]
 80054b8:	4618      	mov	r0, r3
 80054ba:	f01c fe85 	bl	80221c8 <fflush>
            phApp_Print_Buff(
                pDataParams->sI18000p3m3TargetInfo.aI18000p3m3[bIndex].aUii,
 80054be:	7bfa      	ldrb	r2, [r7, #15]
 80054c0:	4613      	mov	r3, r2
 80054c2:	011b      	lsls	r3, r3, #4
 80054c4:	1a9b      	subs	r3, r3, r2
 80054c6:	009b      	lsls	r3, r3, #2
 80054c8:	33e8      	adds	r3, #232	@ 0xe8
 80054ca:	687a      	ldr	r2, [r7, #4]
 80054cc:	4413      	add	r3, r2
 80054ce:	f103 0008 	add.w	r0, r3, #8
                (pDataParams->sI18000p3m3TargetInfo.aI18000p3m3[bIndex].wUiiLength / 8));
 80054d2:	7bfa      	ldrb	r2, [r7, #15]
 80054d4:	6879      	ldr	r1, [r7, #4]
 80054d6:	4613      	mov	r3, r2
 80054d8:	011b      	lsls	r3, r3, #4
 80054da:	1a9b      	subs	r3, r3, r2
 80054dc:	009b      	lsls	r3, r3, #2
 80054de:	440b      	add	r3, r1
 80054e0:	f503 7395 	add.w	r3, r3, #298	@ 0x12a
 80054e4:	881b      	ldrh	r3, [r3, #0]
            phApp_Print_Buff(
 80054e6:	08db      	lsrs	r3, r3, #3
 80054e8:	b29b      	uxth	r3, r3
 80054ea:	b2db      	uxtb	r3, r3
 80054ec:	4619      	mov	r1, r3
 80054ee:	f7ff fd83 	bl	8004ff8 <phApp_Print_Buff>
        for (bIndex = 0; bIndex < wNumberOfTags; bIndex++)
 80054f2:	7bfb      	ldrb	r3, [r7, #15]
 80054f4:	3301      	adds	r3, #1
 80054f6:	73fb      	strb	r3, [r7, #15]
 80054f8:	7bfb      	ldrb	r3, [r7, #15]
 80054fa:	b29b      	uxth	r3, r3
 80054fc:	887a      	ldrh	r2, [r7, #2]
 80054fe:	429a      	cmp	r2, r3
 8005500:	d8c8      	bhi.n	8005494 <phApp_PrintTagInfo+0x44c>
        }
        DEBUG_PRINTF("\n");
 8005502:	200a      	movs	r0, #10
 8005504:	f01c ff48 	bl	8022398 <putchar>
 8005508:	4b05      	ldr	r3, [pc, #20]	@ (8005520 <phApp_PrintTagInfo+0x4d8>)
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	689b      	ldr	r3, [r3, #8]
 800550e:	4618      	mov	r0, r3
 8005510:	f01c fe5a 	bl	80221c8 <fflush>
    }
#endif /* NXPBUILD__PHAC_DISCLOOP_I18000P3M3_TAGS */
}
 8005514:	bf00      	nop
 8005516:	3710      	adds	r7, #16
 8005518:	46bd      	mov	sp, r7
 800551a:	bd80      	pop	{r7, pc}
 800551c:	080261a0 	.word	0x080261a0
 8005520:	20000084 	.word	0x20000084
 8005524:	08026170 	.word	0x08026170
 8005528:	080261d8 	.word	0x080261d8
 800552c:	0802623c 	.word	0x0802623c
 8005530:	08026250 	.word	0x08026250
 8005534:	08026264 	.word	0x08026264
 8005538:	08026278 	.word	0x08026278
 800553c:	080262a0 	.word	0x080262a0
 8005540:	080262c8 	.word	0x080262c8

08005544 <phApp_CPU_Init>:
* This function will initialize Host Controller interfaced with NXP Reader IC's.
* Any initialization which is not generic across Platforms, should be done here.
* Note: For NXP NFC Controllers HOST initialization is not required.
*/
void phApp_CPU_Init(void)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	af00      	add	r7, sp, #0
	DEBUG_PRINTF("STM32 CPU already initialized\r\n");
 8005548:	4805      	ldr	r0, [pc, #20]	@ (8005560 <phApp_CPU_Init+0x1c>)
 800554a:	f01c ff83 	bl	8022454 <puts>
 800554e:	4b05      	ldr	r3, [pc, #20]	@ (8005564 <phApp_CPU_Init+0x20>)
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	689b      	ldr	r3, [r3, #8]
 8005554:	4618      	mov	r0, r3
 8005556:	f01c fe37 	bl	80221c8 <fflush>
    }
#else
    /* In case of LPC series, startup file takes care of initializing clock and ports.
     * No initialization is required in Linux environment. */
#endif
}
 800555a:	bf00      	nop
 800555c:	bd80      	pop	{r7, pc}
 800555e:	bf00      	nop
 8005560:	08026664 	.word	0x08026664
 8005564:	20000084 	.word	0x20000084

08005568 <phApp_Comp_Init>:

/**
* This function will initialize Reader LIbrary Component
*/
phStatus_t phApp_Comp_Init(void * pDiscLoopParams)
{
 8005568:	b480      	push	{r7}
 800556a:	b085      	sub	sp, #20
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]
    phStatus_t wStatus = PH_ERR_SUCCESS;
 8005570:	2300      	movs	r3, #0
 8005572:	81fb      	strh	r3, [r7, #14]
#if defined(NXPBUILD__PHPAL_I18092MPI_SW) || defined(NXPBUILD__PHPAL_I18092MT_SW) || \
    defined(NXPBUILD__PHAC_DISCLOOP_TYPEA_P2P_TAGS) || defined(NXPBUILD__PHAC_DISCLOOP_TYPEA_P2P_ACTIVE) || \
    defined(NXPBUILD__PHAC_DISCLOOP_TYPEA_I3P4_TAGS) || defined(NXPBUILD__PHAC_DISCLOOP_TYPEF_P2P_TAGS) || \
    defined(NXPBUILD__PHAC_DISCLOOP_TYPEF212_P2P_ACTIVE) || defined(NXPBUILD__PHAC_DISCLOOP_TYPEF424_P2P_ACTIVE)

    phacDiscLoop_Sw_DataParams_t * pDiscLoop = (phacDiscLoop_Sw_DataParams_t *)pDiscLoopParams;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	60bb      	str	r3, [r7, #8]
#endif /* NXPBUILD__PHLN_LLCP_SW */

#ifdef NXPBUILD__PHAC_DISCLOOP_SW
#if defined(NXPBUILD__PHPAL_I18092MPI_SW) || defined(NXPBUILD__PHPAL_I18092MT_SW)
    /* Assign the GI for Type A */
    pDiscLoop->sTypeATargetInfo.sTypeA_P2P.pGi       = (uint8_t *)aLLCPGeneralBytes;
 8005578:	68bb      	ldr	r3, [r7, #8]
 800557a:	4a11      	ldr	r2, [pc, #68]	@ (80055c0 <phApp_Comp_Init+0x58>)
 800557c:	675a      	str	r2, [r3, #116]	@ 0x74
    pDiscLoop->sTypeATargetInfo.sTypeA_P2P.bGiLength = bLLCPGBLength;
 800557e:	4b11      	ldr	r3, [pc, #68]	@ (80055c4 <phApp_Comp_Init+0x5c>)
 8005580:	781a      	ldrb	r2, [r3, #0]
 8005582:	68bb      	ldr	r3, [r7, #8]
 8005584:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
    /* Assign the GI for Type F */
    pDiscLoop->sTypeFTargetInfo.sTypeF_P2P.pGi       = (uint8_t *)aLLCPGeneralBytes;
 8005588:	68bb      	ldr	r3, [r7, #8]
 800558a:	4a0d      	ldr	r2, [pc, #52]	@ (80055c0 <phApp_Comp_Init+0x58>)
 800558c:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
    pDiscLoop->sTypeFTargetInfo.sTypeF_P2P.bGiLength = bLLCPGBLength;
 8005590:	4b0c      	ldr	r3, [pc, #48]	@ (80055c4 <phApp_Comp_Init+0x5c>)
 8005592:	781a      	ldrb	r2, [r3, #0]
 8005594:	68bb      	ldr	r3, [r7, #8]
 8005596:	f883 20b4 	strb.w	r2, [r3, #180]	@ 0xb4
#endif

#if defined(NXPBUILD__PHAC_DISCLOOP_TYPEA_P2P_TAGS) || defined(NXPBUILD__PHAC_DISCLOOP_TYPEA_P2P_ACTIVE)
    /* Assign ATR response for Type A */
    pDiscLoop->sTypeATargetInfo.sTypeA_P2P.pAtrRes   = aResponseHolder;
 800559a:	68bb      	ldr	r3, [r7, #8]
 800559c:	4a0a      	ldr	r2, [pc, #40]	@ (80055c8 <phApp_Comp_Init+0x60>)
 800559e:	67da      	str	r2, [r3, #124]	@ 0x7c
#endif
#if defined(NXPBUILD__PHAC_DISCLOOP_TYPEF_P2P_TAGS) ||  defined(NXPBUILD__PHAC_DISCLOOP_TYPEF212_P2P_ACTIVE) || \
    defined(NXPBUILD__PHAC_DISCLOOP_TYPEF424_P2P_ACTIVE)
    /* Assign ATR response for Type F */
    pDiscLoop->sTypeFTargetInfo.sTypeF_P2P.pAtrRes   = aResponseHolder;
 80055a0:	68bb      	ldr	r3, [r7, #8]
 80055a2:	4a09      	ldr	r2, [pc, #36]	@ (80055c8 <phApp_Comp_Init+0x60>)
 80055a4:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
#endif
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEA_I3P4_TAGS
    /* Assign ATS buffer for Type A */
    pDiscLoop->sTypeATargetInfo.sTypeA_I3P4.pAts     = aResponseHolder;
 80055a8:	68bb      	ldr	r3, [r7, #8]
 80055aa:	4a07      	ldr	r2, [pc, #28]	@ (80055c8 <phApp_Comp_Init+0x60>)
 80055ac:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEA_I3P4_TAGS */
#endif /* NXPBUILD__PHAC_DISCLOOP_SW */
    return wStatus;
 80055b0:	89fb      	ldrh	r3, [r7, #14]
}
 80055b2:	4618      	mov	r0, r3
 80055b4:	3714      	adds	r7, #20
 80055b6:	46bd      	mov	sp, r7
 80055b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055bc:	4770      	bx	lr
 80055be:	bf00      	nop
 80055c0:	20000038 	.word	0x20000038
 80055c4:	2000005c 	.word	0x2000005c
 80055c8:	2000089c 	.word	0x2000089c

080055cc <phApp_Configure_IRQ>:

phStatus_t phApp_Configure_IRQ()
{
 80055cc:	b580      	push	{r7, lr}
 80055ce:	b082      	sub	sp, #8
 80055d0:	af00      	add	r7, sp, #0
#ifdef PH_PLATFORM_HAS_ICFRONTEND
    // LinuxPN5190IRQ
#if !(defined(PH_OSAL_LINUX) && defined(NXPBUILD__PHHAL_HW_PN5190))
    phDriver_Pin_Config_t pinCfg;

    pinCfg.bOutputLogic = PH_DRIVER_SET_LOW;		// 
 80055d2:	2300      	movs	r3, #0
 80055d4:	717b      	strb	r3, [r7, #5]
    pinCfg.bPullSelect = PHDRIVER_PIN_IRQ_PULL_CFG;	// 
 80055d6:	2301      	movs	r3, #1
 80055d8:	713b      	strb	r3, [r7, #4]
    pinCfg.eInterruptConfig = PIN_IRQ_TRIGGER_TYPE;	// 
 80055da:	2304      	movs	r3, #4
 80055dc:	71bb      	strb	r3, [r7, #6]

    phDriver_PinConfig(PHDRIVER_PIN_IRQ, PH_DRIVER_PINFUNC_INTERRUPT, &pinCfg);
 80055de:	1d3b      	adds	r3, r7, #4
 80055e0:	2204      	movs	r2, #4
 80055e2:	2110      	movs	r1, #16
 80055e4:	4803      	ldr	r0, [pc, #12]	@ (80055f4 <phApp_Configure_IRQ+0x28>)
 80055e6:	f016 fd19 	bl	801c01c <phDriver_PinConfig>
#endif /* PHDRIVER_KINETIS_K82 */

#endif /* #ifdef PH_PLATFORM_HAS_ICFRONTEND */

    // IRQ
    return PH_ERR_SUCCESS;
 80055ea:	2300      	movs	r3, #0
}
 80055ec:	4618      	mov	r0, r3
 80055ee:	3708      	adds	r7, #8
 80055f0:	46bd      	mov	sp, r7
 80055f2:	bd80      	pop	{r7, pc}
 80055f4:	48000400 	.word	0x48000400

080055f8 <phApp_HALConfigAutoColl>:
*******************************************************************************/
/**
* This function will initialize Hal Target Config
*/
phStatus_t phApp_HALConfigAutoColl(void)
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b08a      	sub	sp, #40	@ 0x28
 80055fc:	af02      	add	r7, sp, #8
#ifdef NXPBUILD__PHHAL_HW_TARGET
    phStatus_t wStatus;
    uint8_t baDynamicUidConfig[1U] = { 1U };
 80055fe:	2301      	movs	r3, #1
 8005600:	773b      	strb	r3, [r7, #28]
    uint8_t baReadEepromConfig[24U] = { 0U };
 8005602:	1d3b      	adds	r3, r7, #4
 8005604:	2200      	movs	r2, #0
 8005606:	601a      	str	r2, [r3, #0]
 8005608:	605a      	str	r2, [r3, #4]
 800560a:	609a      	str	r2, [r3, #8]
 800560c:	60da      	str	r2, [r3, #12]
 800560e:	611a      	str	r2, [r3, #16]
 8005610:	615a      	str	r2, [r3, #20]

    /* Read Set Listen Parameters data from EEPROM */
    wStatus = phhalHw_Pn5180_Instr_ReadE2Prom(
 8005612:	4b54      	ldr	r3, [pc, #336]	@ (8005764 <phApp_HALConfigAutoColl+0x16c>)
 8005614:	6818      	ldr	r0, [r3, #0]
 8005616:	1d3a      	adds	r2, r7, #4
 8005618:	2318      	movs	r3, #24
 800561a:	2140      	movs	r1, #64	@ 0x40
 800561c:	f00e f98e 	bl	801393c <phhalHw_Pn5180_Instr_ReadE2Prom>
 8005620:	4603      	mov	r3, r0
 8005622:	83fb      	strh	r3, [r7, #30]
        (phhalHw_Pn5180_DataParams_t *) pHal,
        PHHAL_HW_PN5180_SET_LISTEN_E2PROM_ADDR,
        baReadEepromConfig,
        24U
        );
    CHECK_SUCCESS(wStatus);
 8005624:	8bfb      	ldrh	r3, [r7, #30]
 8005626:	2b00      	cmp	r3, #0
 8005628:	d00d      	beq.n	8005646 <phApp_HALConfigAutoColl+0x4e>
 800562a:	8bfb      	ldrh	r3, [r7, #30]
 800562c:	461a      	mov	r2, r3
 800562e:	2152      	movs	r1, #82	@ 0x52
 8005630:	484d      	ldr	r0, [pc, #308]	@ (8005768 <phApp_HALConfigAutoColl+0x170>)
 8005632:	f01c fe9f 	bl	8022374 <iprintf>
 8005636:	4b4d      	ldr	r3, [pc, #308]	@ (800576c <phApp_HALConfigAutoColl+0x174>)
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	689b      	ldr	r3, [r3, #8]
 800563c:	4618      	mov	r0, r3
 800563e:	f01c fdc3 	bl	80221c8 <fflush>
 8005642:	8bfb      	ldrh	r3, [r7, #30]
 8005644:	e08a      	b.n	800575c <phApp_HALConfigAutoColl+0x164>

    /* Verify EEPROM data and configure Set Listen Parameters if EEPROM data is not correct. */
    if ((memcmp(&baReadEepromConfig[0U], sens_res, 2U) != 0x00)  ||
 8005646:	1d3b      	adds	r3, r7, #4
 8005648:	2202      	movs	r2, #2
 800564a:	4949      	ldr	r1, [pc, #292]	@ (8005770 <phApp_HALConfigAutoColl+0x178>)
 800564c:	4618      	mov	r0, r3
 800564e:	f01c ffe1 	bl	8022614 <memcmp>
 8005652:	4603      	mov	r3, r0
 8005654:	2b00      	cmp	r3, #0
 8005656:	d11a      	bne.n	800568e <phApp_HALConfigAutoColl+0x96>
        (memcmp(&baReadEepromConfig[2U], nfc_id1, 3U) != 0x00)   ||
 8005658:	1d3b      	adds	r3, r7, #4
 800565a:	3302      	adds	r3, #2
 800565c:	2203      	movs	r2, #3
 800565e:	4945      	ldr	r1, [pc, #276]	@ (8005774 <phApp_HALConfigAutoColl+0x17c>)
 8005660:	4618      	mov	r0, r3
 8005662:	f01c ffd7 	bl	8022614 <memcmp>
 8005666:	4603      	mov	r3, r0
    if ((memcmp(&baReadEepromConfig[0U], sens_res, 2U) != 0x00)  ||
 8005668:	2b00      	cmp	r3, #0
 800566a:	d110      	bne.n	800568e <phApp_HALConfigAutoColl+0x96>
        (memcmp(&baReadEepromConfig[5U], &sel_res, 1U) != 0x00)  ||
 800566c:	1d3b      	adds	r3, r7, #4
 800566e:	3305      	adds	r3, #5
 8005670:	781a      	ldrb	r2, [r3, #0]
 8005672:	4b41      	ldr	r3, [pc, #260]	@ (8005778 <phApp_HALConfigAutoColl+0x180>)
 8005674:	781b      	ldrb	r3, [r3, #0]
        (memcmp(&baReadEepromConfig[2U], nfc_id1, 3U) != 0x00)   ||
 8005676:	429a      	cmp	r2, r3
 8005678:	d109      	bne.n	800568e <phApp_HALConfigAutoColl+0x96>
        (memcmp(&baReadEepromConfig[6U], poll_res, 18U) != 0x00))
 800567a:	1d3b      	adds	r3, r7, #4
 800567c:	3306      	adds	r3, #6
 800567e:	2212      	movs	r2, #18
 8005680:	493e      	ldr	r1, [pc, #248]	@ (800577c <phApp_HALConfigAutoColl+0x184>)
 8005682:	4618      	mov	r0, r3
 8005684:	f01c ffc6 	bl	8022614 <memcmp>
 8005688:	4603      	mov	r3, r0
        (memcmp(&baReadEepromConfig[5U], &sel_res, 1U) != 0x00)  ||
 800568a:	2b00      	cmp	r3, #0
 800568c:	d020      	beq.n	80056d0 <phApp_HALConfigAutoColl+0xd8>
    {
        /* Configure Set Listen Parameters. */
        wStatus = phhalHw_Pn5180_SetListenParameters(
 800568e:	4b35      	ldr	r3, [pc, #212]	@ (8005764 <phApp_HALConfigAutoColl+0x16c>)
 8005690:	6818      	ldr	r0, [r3, #0]
 8005692:	4b39      	ldr	r3, [pc, #228]	@ (8005778 <phApp_HALConfigAutoColl+0x180>)
 8005694:	781a      	ldrb	r2, [r3, #0]
 8005696:	4b3a      	ldr	r3, [pc, #232]	@ (8005780 <phApp_HALConfigAutoColl+0x188>)
 8005698:	781b      	ldrb	r3, [r3, #0]
 800569a:	9301      	str	r3, [sp, #4]
 800569c:	4b37      	ldr	r3, [pc, #220]	@ (800577c <phApp_HALConfigAutoColl+0x184>)
 800569e:	9300      	str	r3, [sp, #0]
 80056a0:	4613      	mov	r3, r2
 80056a2:	4a34      	ldr	r2, [pc, #208]	@ (8005774 <phApp_HALConfigAutoColl+0x17c>)
 80056a4:	4932      	ldr	r1, [pc, #200]	@ (8005770 <phApp_HALConfigAutoColl+0x178>)
 80056a6:	f00d fab3 	bl	8012c10 <phhalHw_Pn5180_SetListenParameters>
 80056aa:	4603      	mov	r3, r0
 80056ac:	83fb      	strh	r3, [r7, #30]
            &nfc_id1[0],
            sel_res,
            &poll_res[0],
            nfc_id3
            );
        CHECK_SUCCESS(wStatus);
 80056ae:	8bfb      	ldrh	r3, [r7, #30]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d00d      	beq.n	80056d0 <phApp_HALConfigAutoColl+0xd8>
 80056b4:	8bfb      	ldrh	r3, [r7, #30]
 80056b6:	461a      	mov	r2, r3
 80056b8:	2163      	movs	r1, #99	@ 0x63
 80056ba:	482b      	ldr	r0, [pc, #172]	@ (8005768 <phApp_HALConfigAutoColl+0x170>)
 80056bc:	f01c fe5a 	bl	8022374 <iprintf>
 80056c0:	4b2a      	ldr	r3, [pc, #168]	@ (800576c <phApp_HALConfigAutoColl+0x174>)
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	689b      	ldr	r3, [r3, #8]
 80056c6:	4618      	mov	r0, r3
 80056c8:	f01c fd7e 	bl	80221c8 <fflush>
 80056cc:	8bfb      	ldrh	r3, [r7, #30]
 80056ce:	e045      	b.n	800575c <phApp_HALConfigAutoColl+0x164>
    }

    if (pHal->wFirmwareVer < 0x308U)
 80056d0:	4b24      	ldr	r3, [pc, #144]	@ (8005764 <phApp_HALConfigAutoColl+0x16c>)
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f8b3 3078 	ldrh.w	r3, [r3, #120]	@ 0x78
 80056d8:	f5b3 7f42 	cmp.w	r3, #776	@ 0x308
 80056dc:	d201      	bcs.n	80056e2 <phApp_HALConfigAutoColl+0xea>
    {
        /* With Pn5180 FW version < 3.8, only static UID is supported. */
        baDynamicUidConfig[0] = 0x00;
 80056de:	2300      	movs	r3, #0
 80056e0:	773b      	strb	r3, [r7, #28]
    }

    /* Read Dynamic UID configuration from EEPROM */
    wStatus = phhalHw_Pn5180_Instr_ReadE2Prom(
 80056e2:	4b20      	ldr	r3, [pc, #128]	@ (8005764 <phApp_HALConfigAutoColl+0x16c>)
 80056e4:	6818      	ldr	r0, [r3, #0]
 80056e6:	1d3a      	adds	r2, r7, #4
 80056e8:	2301      	movs	r3, #1
 80056ea:	2158      	movs	r1, #88	@ 0x58
 80056ec:	f00e f926 	bl	801393c <phhalHw_Pn5180_Instr_ReadE2Prom>
 80056f0:	4603      	mov	r3, r0
 80056f2:	83fb      	strh	r3, [r7, #30]
        (phhalHw_Pn5180_DataParams_t *) pHal,
        PHHAL_HW_PN5180_DYN_UID_CFG_E2PROM_ADDR,
        baReadEepromConfig,
        1U
        );
    CHECK_SUCCESS(wStatus);
 80056f4:	8bfb      	ldrh	r3, [r7, #30]
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d00d      	beq.n	8005716 <phApp_HALConfigAutoColl+0x11e>
 80056fa:	8bfb      	ldrh	r3, [r7, #30]
 80056fc:	461a      	mov	r2, r3
 80056fe:	2173      	movs	r1, #115	@ 0x73
 8005700:	4819      	ldr	r0, [pc, #100]	@ (8005768 <phApp_HALConfigAutoColl+0x170>)
 8005702:	f01c fe37 	bl	8022374 <iprintf>
 8005706:	4b19      	ldr	r3, [pc, #100]	@ (800576c <phApp_HALConfigAutoColl+0x174>)
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	689b      	ldr	r3, [r3, #8]
 800570c:	4618      	mov	r0, r3
 800570e:	f01c fd5b 	bl	80221c8 <fflush>
 8005712:	8bfb      	ldrh	r3, [r7, #30]
 8005714:	e022      	b.n	800575c <phApp_HALConfigAutoColl+0x164>

    /* Verify EEPROM data and perform Dynamic UID configuration if EEPROM data is not correct. */
    if (memcmp(baReadEepromConfig, baDynamicUidConfig, 1U) != 0x00)
 8005716:	1d3b      	adds	r3, r7, #4
 8005718:	781a      	ldrb	r2, [r3, #0]
 800571a:	f107 031c 	add.w	r3, r7, #28
 800571e:	781b      	ldrb	r3, [r3, #0]
 8005720:	429a      	cmp	r2, r3
 8005722:	d01a      	beq.n	800575a <phApp_HALConfigAutoColl+0x162>
    {
        /* Configure Dynamic UID */
        wStatus = phhalHw_Pn5180_Instr_WriteE2Prom(
 8005724:	4b0f      	ldr	r3, [pc, #60]	@ (8005764 <phApp_HALConfigAutoColl+0x16c>)
 8005726:	6818      	ldr	r0, [r3, #0]
 8005728:	f107 021c 	add.w	r2, r7, #28
 800572c:	2301      	movs	r3, #1
 800572e:	2158      	movs	r1, #88	@ 0x58
 8005730:	f00e f88c 	bl	801384c <phhalHw_Pn5180_Instr_WriteE2Prom>
 8005734:	4603      	mov	r3, r0
 8005736:	83fb      	strh	r3, [r7, #30]
            (phhalHw_Pn5180_DataParams_t *) pHal,
            PHHAL_HW_PN5180_DYN_UID_CFG_E2PROM_ADDR,
            baDynamicUidConfig,
            1U
            );
        CHECK_SUCCESS(wStatus);
 8005738:	8bfb      	ldrh	r3, [r7, #30]
 800573a:	2b00      	cmp	r3, #0
 800573c:	d00d      	beq.n	800575a <phApp_HALConfigAutoColl+0x162>
 800573e:	8bfb      	ldrh	r3, [r7, #30]
 8005740:	461a      	mov	r2, r3
 8005742:	217f      	movs	r1, #127	@ 0x7f
 8005744:	4808      	ldr	r0, [pc, #32]	@ (8005768 <phApp_HALConfigAutoColl+0x170>)
 8005746:	f01c fe15 	bl	8022374 <iprintf>
 800574a:	4b08      	ldr	r3, [pc, #32]	@ (800576c <phApp_HALConfigAutoColl+0x174>)
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	689b      	ldr	r3, [r3, #8]
 8005750:	4618      	mov	r0, r3
 8005752:	f01c fd39 	bl	80221c8 <fflush>
 8005756:	8bfb      	ldrh	r3, [r7, #30]
 8005758:	e000      	b.n	800575c <phApp_HALConfigAutoColl+0x164>
    }
#endif /* NXPBUILD__PHHAL_HW_TARGET */
    return PH_ERR_SUCCESS;
 800575a:	2300      	movs	r3, #0
}
 800575c:	4618      	mov	r0, r3
 800575e:	3720      	adds	r7, #32
 8005760:	46bd      	mov	sp, r7
 8005762:	bd80      	pop	{r7, pc}
 8005764:	200008e0 	.word	0x200008e0
 8005768:	08026684 	.word	0x08026684
 800576c:	20000084 	.word	0x20000084
 8005770:	20000004 	.word	0x20000004
 8005774:	20000008 	.word	0x20000008
 8005778:	2000000b 	.word	0x2000000b
 800577c:	20000010 	.word	0x20000010
 8005780:	2000000c 	.word	0x2000000c

08005784 <phCryptoRng_Sw_Init>:

static const uint8_t PH_CRYPTOSYM_SW_CONST_ROM phCryptoRng_Sw_BlockCipherDf_DefaultKey[PHCRYPTORNG_SW_KEYLEN] =
{0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08, 0x09, 0x0A, 0x0B, 0x0C, 0x0D, 0x0E, 0x0F};

phStatus_t phCryptoRng_Sw_Init(phCryptoRng_Sw_DataParams_t * pDataParams, uint16_t wSizeOfDataParams, void * pCryptoDataParams)
{
 8005784:	b580      	push	{r7, lr}
 8005786:	b084      	sub	sp, #16
 8005788:	af00      	add	r7, sp, #0
 800578a:	60f8      	str	r0, [r7, #12]
 800578c:	460b      	mov	r3, r1
 800578e:	607a      	str	r2, [r7, #4]
 8005790:	817b      	strh	r3, [r7, #10]
    if(sizeof(phCryptoRng_Sw_DataParams_t) != wSizeOfDataParams)
 8005792:	897b      	ldrh	r3, [r7, #10]
 8005794:	2b20      	cmp	r3, #32
 8005796:	d002      	beq.n	800579e <phCryptoRng_Sw_Init+0x1a>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_CRYPTORNG);
 8005798:	f24e 4320 	movw	r3, #58400	@ 0xe420
 800579c:	e01b      	b.n	80057d6 <phCryptoRng_Sw_Init+0x52>
    }
    PH_ASSERT_NULL (pDataParams);
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d101      	bne.n	80057a8 <phCryptoRng_Sw_Init+0x24>
 80057a4:	2321      	movs	r3, #33	@ 0x21
 80057a6:	e016      	b.n	80057d6 <phCryptoRng_Sw_Init+0x52>
    PH_ASSERT_NULL (pCryptoDataParams);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d101      	bne.n	80057b2 <phCryptoRng_Sw_Init+0x2e>
 80057ae:	2321      	movs	r3, #33	@ 0x21
 80057b0:	e011      	b.n	80057d6 <phCryptoRng_Sw_Init+0x52>

    /* Init. private data */
    pDataParams->wId = PH_COMP_CRYPTORNG | PH_CRYPTORNG_SW_ID;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	f24e 4201 	movw	r2, #58369	@ 0xe401
 80057b8:	801a      	strh	r2, [r3, #0]
    pDataParams->pCryptoDataParams = pCryptoDataParams;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	687a      	ldr	r2, [r7, #4]
 80057be:	605a      	str	r2, [r3, #4]
    (void) memset(pDataParams->V, 0, (size_t) sizeof(pDataParams->V));
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	3308      	adds	r3, #8
 80057c4:	2210      	movs	r2, #16
 80057c6:	2100      	movs	r1, #0
 80057c8:	4618      	mov	r0, r3
 80057ca:	f01c ff33 	bl	8022634 <memset>
    pDataParams->bState = PHCRYPTORNG_SW_STATE_INIT;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	2200      	movs	r2, #0
 80057d2:	771a      	strb	r2, [r3, #28]

    return PH_ERR_SUCCESS;
 80057d4:	2300      	movs	r3, #0
}
 80057d6:	4618      	mov	r0, r3
 80057d8:	3710      	adds	r7, #16
 80057da:	46bd      	mov	sp, r7
 80057dc:	bd80      	pop	{r7, pc}
	...

080057e0 <phCryptoRng_Sw_Seed>:

phStatus_t phCryptoRng_Sw_Seed(phCryptoRng_Sw_DataParams_t * pDataParams, uint8_t * pSeed, uint8_t bSeedLength)
{
 80057e0:	b5b0      	push	{r4, r5, r7, lr}
 80057e2:	b092      	sub	sp, #72	@ 0x48
 80057e4:	af04      	add	r7, sp, #16
 80057e6:	60f8      	str	r0, [r7, #12]
 80057e8:	60b9      	str	r1, [r7, #8]
 80057ea:	4613      	mov	r3, r2
 80057ec:	71fb      	strb	r3, [r7, #7]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_MEMLOC_REM aSeed[PHCRYPTORNG_SW_SEEDLEN];

    /* we do not set the seed to 0 as we like randomness in here... */

    if (bSeedLength > PHCRYPTORNG_SW_SEEDLEN)
 80057ee:	79fb      	ldrb	r3, [r7, #7]
 80057f0:	2b20      	cmp	r3, #32
 80057f2:	d90e      	bls.n	8005812 <phCryptoRng_Sw_Seed+0x32>
    {
        (void) memcpy(aSeed, pSeed, PHCRYPTORNG_SW_SEEDLEN);
 80057f4:	68bb      	ldr	r3, [r7, #8]
 80057f6:	f107 0414 	add.w	r4, r7, #20
 80057fa:	461d      	mov	r5, r3
 80057fc:	6828      	ldr	r0, [r5, #0]
 80057fe:	6869      	ldr	r1, [r5, #4]
 8005800:	68aa      	ldr	r2, [r5, #8]
 8005802:	68eb      	ldr	r3, [r5, #12]
 8005804:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005806:	6928      	ldr	r0, [r5, #16]
 8005808:	6969      	ldr	r1, [r5, #20]
 800580a:	69aa      	ldr	r2, [r5, #24]
 800580c:	69eb      	ldr	r3, [r5, #28]
 800580e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005810:	e006      	b.n	8005820 <phCryptoRng_Sw_Seed+0x40>
    }
    else
    {
        (void) memcpy(aSeed, pSeed, bSeedLength);
 8005812:	79fa      	ldrb	r2, [r7, #7]
 8005814:	f107 0314 	add.w	r3, r7, #20
 8005818:	68b9      	ldr	r1, [r7, #8]
 800581a:	4618      	mov	r0, r3
 800581c:	f01c ff89 	bl	8022732 <memcpy>
    }

    if (pDataParams->bState == PHCRYPTORNG_SW_STATE_INIT)
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	7f1b      	ldrb	r3, [r3, #28]
 8005824:	2b00      	cmp	r3, #0
 8005826:	d10f      	bne.n	8005848 <phCryptoRng_Sw_Seed+0x68>
    {
        statusTmp = phCryptoRng_Sw_Instantiate(
 8005828:	f107 0114 	add.w	r1, r7, #20
 800582c:	2300      	movs	r3, #0
 800582e:	9302      	str	r3, [sp, #8]
 8005830:	2300      	movs	r3, #0
 8005832:	9301      	str	r3, [sp, #4]
 8005834:	2300      	movs	r3, #0
 8005836:	9300      	str	r3, [sp, #0]
 8005838:	2300      	movs	r3, #0
 800583a:	2220      	movs	r2, #32
 800583c:	68f8      	ldr	r0, [r7, #12]
 800583e:	f000 f8a9 	bl	8005994 <phCryptoRng_Sw_Instantiate>
 8005842:	4603      	mov	r3, r0
 8005844:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8005846:	e00a      	b.n	800585e <phCryptoRng_Sw_Seed+0x7e>
            NULL,
            0);
    }
    else
    {
        statusTmp = phCryptoRng_Sw_Reseed(
 8005848:	f107 0114 	add.w	r1, r7, #20
 800584c:	2300      	movs	r3, #0
 800584e:	9300      	str	r3, [sp, #0]
 8005850:	2300      	movs	r3, #0
 8005852:	2220      	movs	r2, #32
 8005854:	68f8      	ldr	r0, [r7, #12]
 8005856:	f000 f914 	bl	8005a82 <phCryptoRng_Sw_Reseed>
 800585a:	4603      	mov	r3, r0
 800585c:	86fb      	strh	r3, [r7, #54]	@ 0x36
            (uint16_t)sizeof(aSeed),
            NULL,
            0);
    }

    return PH_ADD_COMPCODE(statusTmp, PH_COMP_CRYPTORNG);
 800585e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005860:	2b00      	cmp	r3, #0
 8005862:	d00b      	beq.n	800587c <phCryptoRng_Sw_Seed+0x9c>
 8005864:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005866:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800586a:	2b00      	cmp	r3, #0
 800586c:	d106      	bne.n	800587c <phCryptoRng_Sw_Seed+0x9c>
 800586e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005870:	b2db      	uxtb	r3, r3
 8005872:	b29a      	uxth	r2, r3
 8005874:	4b04      	ldr	r3, [pc, #16]	@ (8005888 <phCryptoRng_Sw_Seed+0xa8>)
 8005876:	4313      	orrs	r3, r2
 8005878:	b29b      	uxth	r3, r3
 800587a:	e000      	b.n	800587e <phCryptoRng_Sw_Seed+0x9e>
 800587c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
}
 800587e:	4618      	mov	r0, r3
 8005880:	3738      	adds	r7, #56	@ 0x38
 8005882:	46bd      	mov	sp, r7
 8005884:	bdb0      	pop	{r4, r5, r7, pc}
 8005886:	bf00      	nop
 8005888:	ffffe400 	.word	0xffffe400

0800588c <phCryptoRng_Sw_Update>:
        wNoOfRndBytes,
        pRnd);
}

phStatus_t phCryptoRng_Sw_Update(phCryptoRng_Sw_DataParams_t * pDataParams, uint8_t * pProvidedData)
{
 800588c:	b580      	push	{r7, lr}
 800588e:	b08a      	sub	sp, #40	@ 0x28
 8005890:	af02      	add	r7, sp, #8
 8005892:	6078      	str	r0, [r7, #4]
 8005894:	6039      	str	r1, [r7, #0]
    /* NOTE: as seedlen == 2*PH_CRYPTOSYN_AES_BLOCK_SIZE, the loop is unrolled in this implementation. */
    /* NOTE: First iteration: Generate new key, second iteration: Generate new V. */
    /* For further details refer to sec. 10.2.1.1. of NIST SP 800-90 */

    /* 2.1 V = (V + 1U) mod 2 exp outlen.*/
    phCryptoRng_Sw_IncrementV(pDataParams);
 8005896:	6878      	ldr	r0, [r7, #4]
 8005898:	f000 f9fa 	bl	8005c90 <phCryptoRng_Sw_IncrementV>

    /* 2.2 output_block = Block_Encrypt (Key, V). */
    /* 2.3 temp = temp || ouput_block. */
    /* Note: Encrypt V to get Key using ECB mode */
    PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Encrypt(pDataParams->pCryptoDataParams,
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	6858      	ldr	r0, [r3, #4]
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	f103 0208 	add.w	r2, r3, #8
 80058a6:	f107 030c 	add.w	r3, r7, #12
 80058aa:	9300      	str	r3, [sp, #0]
 80058ac:	2310      	movs	r3, #16
 80058ae:	2100      	movs	r1, #0
 80058b0:	f002 ff4e 	bl	8008750 <phCryptoSym_Encrypt>
 80058b4:	4603      	mov	r3, r0
 80058b6:	83bb      	strh	r3, [r7, #28]
 80058b8:	8bbb      	ldrh	r3, [r7, #28]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d001      	beq.n	80058c2 <phCryptoRng_Sw_Update+0x36>
 80058be:	8bbb      	ldrh	r3, [r7, #28]
 80058c0:	e064      	b.n	800598c <phCryptoRng_Sw_Update+0x100>
    /*  3. temp = Leftmost seedlen bits of temp. */
    /*  4 temp = temp xor provided_data. */
    /*  5. Key = Leftmost keylen bits of temp. */
    /* Note: Xor Key with provided data to get the key to be later used in the crypto unit. */
    /* Note: We must not load the key immediately, as the updated value of V shall be encrypted using the old key */
    if(pProvidedData != NULL)
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d018      	beq.n	80058fa <phCryptoRng_Sw_Update+0x6e>
    {
        for(bIndex = 0; bIndex < PHCRYPTORNG_SW_KEYLEN; ++bIndex)
 80058c8:	2300      	movs	r3, #0
 80058ca:	77fb      	strb	r3, [r7, #31]
 80058cc:	e012      	b.n	80058f4 <phCryptoRng_Sw_Update+0x68>
        {
            aKey[bIndex] ^= pProvidedData[bIndex];
 80058ce:	7ffb      	ldrb	r3, [r7, #31]
 80058d0:	3320      	adds	r3, #32
 80058d2:	443b      	add	r3, r7
 80058d4:	f813 1c14 	ldrb.w	r1, [r3, #-20]
 80058d8:	7ffb      	ldrb	r3, [r7, #31]
 80058da:	683a      	ldr	r2, [r7, #0]
 80058dc:	4413      	add	r3, r2
 80058de:	781a      	ldrb	r2, [r3, #0]
 80058e0:	7ffb      	ldrb	r3, [r7, #31]
 80058e2:	404a      	eors	r2, r1
 80058e4:	b2d2      	uxtb	r2, r2
 80058e6:	3320      	adds	r3, #32
 80058e8:	443b      	add	r3, r7
 80058ea:	f803 2c14 	strb.w	r2, [r3, #-20]
        for(bIndex = 0; bIndex < PHCRYPTORNG_SW_KEYLEN; ++bIndex)
 80058ee:	7ffb      	ldrb	r3, [r7, #31]
 80058f0:	3301      	adds	r3, #1
 80058f2:	77fb      	strb	r3, [r7, #31]
 80058f4:	7ffb      	ldrb	r3, [r7, #31]
 80058f6:	2b0f      	cmp	r3, #15
 80058f8:	d9e9      	bls.n	80058ce <phCryptoRng_Sw_Update+0x42>
        }
    }

    /* NOTE: Second iteration of the loop */
    /* 2.1 V = (V + 1U) mod 2 exp outlen.*/
    phCryptoRng_Sw_IncrementV(pDataParams);
 80058fa:	6878      	ldr	r0, [r7, #4]
 80058fc:	f000 f9c8 	bl	8005c90 <phCryptoRng_Sw_IncrementV>

    /* 2.2 output_block = Block_Encrypt (Key, V). */
    /* 2.3 temp = temp || ouput_block. */
    /* NOTE: Encrypt V to get V' using ECB mode */
    PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Encrypt(pDataParams->pCryptoDataParams,
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	6858      	ldr	r0, [r3, #4]
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	f103 0208 	add.w	r2, r3, #8
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	3308      	adds	r3, #8
 800590e:	9300      	str	r3, [sp, #0]
 8005910:	2310      	movs	r3, #16
 8005912:	2100      	movs	r1, #0
 8005914:	f002 ff1c 	bl	8008750 <phCryptoSym_Encrypt>
 8005918:	4603      	mov	r3, r0
 800591a:	83bb      	strh	r3, [r7, #28]
 800591c:	8bbb      	ldrh	r3, [r7, #28]
 800591e:	2b00      	cmp	r3, #0
 8005920:	d001      	beq.n	8005926 <phCryptoRng_Sw_Update+0x9a>
 8005922:	8bbb      	ldrh	r3, [r7, #28]
 8005924:	e032      	b.n	800598c <phCryptoRng_Sw_Update+0x100>

    /* 3. temp = Leftmost seedlen bits of temp. */
    /* 4 temp = temp xor provided_data. */
    /* 6. V = Rightmost outlen bits of temp. */
    /* NOTE: Xor V' with provided data */
    if(pProvidedData != NULL)
 8005926:	683b      	ldr	r3, [r7, #0]
 8005928:	2b00      	cmp	r3, #0
 800592a:	d018      	beq.n	800595e <phCryptoRng_Sw_Update+0xd2>
    {
        for(bIndex = 0; bIndex < PHCRYPTORNG_SW_OUTLEN; ++bIndex)
 800592c:	2300      	movs	r3, #0
 800592e:	77fb      	strb	r3, [r7, #31]
 8005930:	e012      	b.n	8005958 <phCryptoRng_Sw_Update+0xcc>
        {
            pDataParams->V[bIndex] ^= pProvidedData[bIndex + PHCRYPTORNG_SW_KEYLEN];
 8005932:	7ffb      	ldrb	r3, [r7, #31]
 8005934:	687a      	ldr	r2, [r7, #4]
 8005936:	4413      	add	r3, r2
 8005938:	7a19      	ldrb	r1, [r3, #8]
 800593a:	7ffb      	ldrb	r3, [r7, #31]
 800593c:	3310      	adds	r3, #16
 800593e:	683a      	ldr	r2, [r7, #0]
 8005940:	4413      	add	r3, r2
 8005942:	781a      	ldrb	r2, [r3, #0]
 8005944:	7ffb      	ldrb	r3, [r7, #31]
 8005946:	404a      	eors	r2, r1
 8005948:	b2d1      	uxtb	r1, r2
 800594a:	687a      	ldr	r2, [r7, #4]
 800594c:	4413      	add	r3, r2
 800594e:	460a      	mov	r2, r1
 8005950:	721a      	strb	r2, [r3, #8]
        for(bIndex = 0; bIndex < PHCRYPTORNG_SW_OUTLEN; ++bIndex)
 8005952:	7ffb      	ldrb	r3, [r7, #31]
 8005954:	3301      	adds	r3, #1
 8005956:	77fb      	strb	r3, [r7, #31]
 8005958:	7ffb      	ldrb	r3, [r7, #31]
 800595a:	2b0f      	cmp	r3, #15
 800595c:	d9e9      	bls.n	8005932 <phCryptoRng_Sw_Update+0xa6>

#ifndef PH_CRYPTOSYM_SW_AES
    #error "No valid cipher available"
#else
    /* Load the new key into the Crypto Data Params structure */
    PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_LoadKeyDirect(
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	685b      	ldr	r3, [r3, #4]
 8005962:	f107 010c 	add.w	r1, r7, #12
 8005966:	2200      	movs	r2, #0
 8005968:	4618      	mov	r0, r3
 800596a:	f002 ffb6 	bl	80088da <phCryptoSym_LoadKeyDirect>
 800596e:	4603      	mov	r3, r0
 8005970:	83bb      	strh	r3, [r7, #28]
 8005972:	8bbb      	ldrh	r3, [r7, #28]
 8005974:	2b00      	cmp	r3, #0
 8005976:	d001      	beq.n	800597c <phCryptoRng_Sw_Update+0xf0>
 8005978:	8bbb      	ldrh	r3, [r7, #28]
 800597a:	e007      	b.n	800598c <phCryptoRng_Sw_Update+0x100>
        aKey,
        PH_CRYPTOSYM_KEY_TYPE_AES128));
#endif /* PH_CRYPTOSYM_SW_AES */

    /* Clear aKey for security reasons */
    (void) memset(aKey, 0x00, (size_t) sizeof(aKey));
 800597c:	f107 030c 	add.w	r3, r7, #12
 8005980:	2210      	movs	r2, #16
 8005982:	2100      	movs	r1, #0
 8005984:	4618      	mov	r0, r3
 8005986:	f01c fe55 	bl	8022634 <memset>
    return PH_ERR_SUCCESS;
 800598a:	2300      	movs	r3, #0
}
 800598c:	4618      	mov	r0, r3
 800598e:	3720      	adds	r7, #32
 8005990:	46bd      	mov	sp, r7
 8005992:	bd80      	pop	{r7, pc}

08005994 <phCryptoRng_Sw_Instantiate>:

phStatus_t phCryptoRng_Sw_Instantiate(phCryptoRng_Sw_DataParams_t * pDataParams, uint8_t * pEntropyInput, uint16_t wEntropyInputLength,
    uint8_t * pNonce, uint8_t bNonceLength, uint8_t * pPersonalizationString, uint8_t bPersonalizationString)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b08e      	sub	sp, #56	@ 0x38
 8005998:	af00      	add	r7, sp, #0
 800599a:	60f8      	str	r0, [r7, #12]
 800599c:	60b9      	str	r1, [r7, #8]
 800599e:	603b      	str	r3, [r7, #0]
 80059a0:	4613      	mov	r3, r2
 80059a2:	80fb      	strh	r3, [r7, #6]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_MEMLOC_REM aSeedMaterial[PHCRYPTORNG_SW_SEEDLEN];

    /* Reset state to be init again. */
    pDataParams->bState = PHCRYPTORNG_SW_STATE_INIT;
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	2200      	movs	r2, #0
 80059a8:	771a      	strb	r2, [r3, #28]

    /* do we have a wrong input data length? */
    /* Comment: Ensure that the length of the seed_material is exactly seedlen bits. */
    if(PHCRYPTORNG_SW_SEEDLEN != (wEntropyInputLength + bNonceLength + bPersonalizationString))
 80059aa:	88fa      	ldrh	r2, [r7, #6]
 80059ac:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 80059b0:	441a      	add	r2, r3
 80059b2:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 80059b6:	4413      	add	r3, r2
 80059b8:	2b20      	cmp	r3, #32
 80059ba:	d002      	beq.n	80059c2 <phCryptoRng_Sw_Instantiate+0x2e>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_CRYPTORNG);
 80059bc:	f24e 4321 	movw	r3, #58401	@ 0xe421
 80059c0:	e05b      	b.n	8005a7a <phCryptoRng_Sw_Instantiate+0xe6>
    }

    /* NOTE: Prepare seed Material */
    /* 1. seed_material = entropy_input || nonce || personalization_string. */
    (void) memcpy(aSeedMaterial, pEntropyInput, wEntropyInputLength);
 80059c2:	88fa      	ldrh	r2, [r7, #6]
 80059c4:	f107 0314 	add.w	r3, r7, #20
 80059c8:	68b9      	ldr	r1, [r7, #8]
 80059ca:	4618      	mov	r0, r3
 80059cc:	f01c feb1 	bl	8022732 <memcpy>
    (void) memcpy(&aSeedMaterial[wEntropyInputLength], pNonce, bNonceLength);
 80059d0:	88fb      	ldrh	r3, [r7, #6]
 80059d2:	f107 0214 	add.w	r2, r7, #20
 80059d6:	4413      	add	r3, r2
 80059d8:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80059dc:	6839      	ldr	r1, [r7, #0]
 80059de:	4618      	mov	r0, r3
 80059e0:	f01c fea7 	bl	8022732 <memcpy>
    (void) memcpy(&aSeedMaterial[wEntropyInputLength + bNonceLength], pPersonalizationString, bPersonalizationString);
 80059e4:	88fa      	ldrh	r2, [r7, #6]
 80059e6:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 80059ea:	4413      	add	r3, r2
 80059ec:	f107 0214 	add.w	r2, r7, #20
 80059f0:	4413      	add	r3, r2
 80059f2:	f897 2048 	ldrb.w	r2, [r7, #72]	@ 0x48
 80059f6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80059f8:	4618      	mov	r0, r3
 80059fa:	f01c fe9a 	bl	8022732 <memcpy>

    /* Note: Encrypt the seed value */
    /* 2. seed_material = Block_Cipher_df (seed_material, seedlen). */
    PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoRng_Sw_BlockCipherDf(
 80059fe:	f107 0314 	add.w	r3, r7, #20
 8005a02:	4619      	mov	r1, r3
 8005a04:	68f8      	ldr	r0, [r7, #12]
 8005a06:	f000 f88f 	bl	8005b28 <phCryptoRng_Sw_BlockCipherDf>
 8005a0a:	4603      	mov	r3, r0
 8005a0c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8005a0e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d001      	beq.n	8005a18 <phCryptoRng_Sw_Instantiate+0x84>
 8005a14:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005a16:	e030      	b.n	8005a7a <phCryptoRng_Sw_Instantiate+0xe6>
        pDataParams,
        aSeedMaterial));

    /* Note: Reset the Key and the V-Value. */
    /* 4. V = 0 expoutlen. Comment: outlen bits of zeros. */
    (void) memset(pDataParams->V, 0, PHCRYPTORNG_SW_OUTLEN);
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	3308      	adds	r3, #8
 8005a1c:	2210      	movs	r2, #16
 8005a1e:	2100      	movs	r1, #0
 8005a20:	4618      	mov	r0, r3
 8005a22:	f01c fe07 	bl	8022634 <memset>
#ifndef PH_CRYPTOSYM_SW_AES
    #error "No valid cipher available"
#else
    /* 3. Key = 0 exp keylen. Comment: keylen bits of zeros. */
    /* Also reset the key, this can be done by loading V into the key register, as we set it to 0 before. */
    PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_LoadKeyDirect(
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	6858      	ldr	r0, [r3, #4]
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	3308      	adds	r3, #8
 8005a2e:	2200      	movs	r2, #0
 8005a30:	4619      	mov	r1, r3
 8005a32:	f002 ff52 	bl	80088da <phCryptoSym_LoadKeyDirect>
 8005a36:	4603      	mov	r3, r0
 8005a38:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8005a3a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d001      	beq.n	8005a44 <phCryptoRng_Sw_Instantiate+0xb0>
 8005a40:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005a42:	e01a      	b.n	8005a7a <phCryptoRng_Sw_Instantiate+0xe6>
        PH_CRYPTOSYM_KEY_TYPE_AES128));
#endif /* PH_CRYPTOSYM_SW_AES */

    /* Update using aSeedMaterial as the personalization string. */
    /* 5. (Key, V) = Update (seed_material, Key, V). */
    PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoRng_Sw_Update(pDataParams, aSeedMaterial));
 8005a44:	f107 0314 	add.w	r3, r7, #20
 8005a48:	4619      	mov	r1, r3
 8005a4a:	68f8      	ldr	r0, [r7, #12]
 8005a4c:	f7ff ff1e 	bl	800588c <phCryptoRng_Sw_Update>
 8005a50:	4603      	mov	r3, r0
 8005a52:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8005a54:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d001      	beq.n	8005a5e <phCryptoRng_Sw_Instantiate+0xca>
 8005a5a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005a5c:	e00d      	b.n	8005a7a <phCryptoRng_Sw_Instantiate+0xe6>

    /* Set the counter again to 1. */
    /* 6. reseed_counter = 1. */
    pDataParams->dwRequestCounter = 1;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	2201      	movs	r2, #1
 8005a62:	619a      	str	r2, [r3, #24]

    /* Set the correct state */
    /* 7. Return V, Key, and reseed_counter as the initial_working_state. */
    pDataParams->bState = PHCRYPTORNG_SW_STATE_WORKING;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	2201      	movs	r2, #1
 8005a68:	771a      	strb	r2, [r3, #28]

    /* Clear seed material for security reasons */
    (void) memset(aSeedMaterial, 0x00, (size_t) sizeof(aSeedMaterial));
 8005a6a:	f107 0314 	add.w	r3, r7, #20
 8005a6e:	2220      	movs	r2, #32
 8005a70:	2100      	movs	r1, #0
 8005a72:	4618      	mov	r0, r3
 8005a74:	f01c fdde 	bl	8022634 <memset>

    return PH_ERR_SUCCESS;
 8005a78:	2300      	movs	r3, #0
}
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	3738      	adds	r7, #56	@ 0x38
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	bd80      	pop	{r7, pc}

08005a82 <phCryptoRng_Sw_Reseed>:

phStatus_t phCryptoRng_Sw_Reseed(phCryptoRng_Sw_DataParams_t * pDataParams, uint8_t * pEntropyInput, uint16_t wEntropyInputLength,
    uint8_t * pAdditionalInput, uint8_t bAdditionalInputLength)
{
 8005a82:	b580      	push	{r7, lr}
 8005a84:	b08e      	sub	sp, #56	@ 0x38
 8005a86:	af00      	add	r7, sp, #0
 8005a88:	60f8      	str	r0, [r7, #12]
 8005a8a:	60b9      	str	r1, [r7, #8]
 8005a8c:	603b      	str	r3, [r7, #0]
 8005a8e:	4613      	mov	r3, r2
 8005a90:	80fb      	strh	r3, [r7, #6]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_MEMLOC_REM aSeedMaterial[PHCRYPTORNG_SW_SEEDLEN];

    /* Check for operational state */
    if(pDataParams->bState != PHCRYPTORNG_SW_STATE_WORKING)
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	7f1b      	ldrb	r3, [r3, #28]
 8005a96:	2b01      	cmp	r3, #1
 8005a98:	d002      	beq.n	8005aa0 <phCryptoRng_Sw_Reseed+0x1e>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_USE_CONDITION, PH_COMP_CRYPTORNG);
 8005a9a:	f24e 4325 	movw	r3, #58405	@ 0xe425
 8005a9e:	e03e      	b.n	8005b1e <phCryptoRng_Sw_Reseed+0x9c>
    }

    /* Comment: Ensure that the length of the seed_material is exactly seedlen bits. */
    if(PHCRYPTORNG_SW_SEEDLEN != (wEntropyInputLength + bAdditionalInputLength))
 8005aa0:	88fa      	ldrh	r2, [r7, #6]
 8005aa2:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8005aa6:	4413      	add	r3, r2
 8005aa8:	2b20      	cmp	r3, #32
 8005aaa:	d002      	beq.n	8005ab2 <phCryptoRng_Sw_Reseed+0x30>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_CRYPTORNG);
 8005aac:	f24e 4321 	movw	r3, #58401	@ 0xe421
 8005ab0:	e035      	b.n	8005b1e <phCryptoRng_Sw_Reseed+0x9c>
    }

    /* Prepare seed Material */
    /* 1. seed_material = entropy_input || additional_input. */
    (void) memcpy(aSeedMaterial, pEntropyInput, wEntropyInputLength);
 8005ab2:	88fa      	ldrh	r2, [r7, #6]
 8005ab4:	f107 0314 	add.w	r3, r7, #20
 8005ab8:	68b9      	ldr	r1, [r7, #8]
 8005aba:	4618      	mov	r0, r3
 8005abc:	f01c fe39 	bl	8022732 <memcpy>
    (void) memcpy(&aSeedMaterial[wEntropyInputLength], pAdditionalInput, bAdditionalInputLength);
 8005ac0:	88fb      	ldrh	r3, [r7, #6]
 8005ac2:	f107 0214 	add.w	r2, r7, #20
 8005ac6:	4413      	add	r3, r2
 8005ac8:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8005acc:	6839      	ldr	r1, [r7, #0]
 8005ace:	4618      	mov	r0, r3
 8005ad0:	f01c fe2f 	bl	8022732 <memcpy>

    /* Encrypt the seed value */
    /* 2. seed_material = Block_Cipher_df (seed_material, seedlen). */
    PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoRng_Sw_BlockCipherDf(
 8005ad4:	f107 0314 	add.w	r3, r7, #20
 8005ad8:	4619      	mov	r1, r3
 8005ada:	68f8      	ldr	r0, [r7, #12]
 8005adc:	f000 f824 	bl	8005b28 <phCryptoRng_Sw_BlockCipherDf>
 8005ae0:	4603      	mov	r3, r0
 8005ae2:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8005ae4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d001      	beq.n	8005aee <phCryptoRng_Sw_Reseed+0x6c>
 8005aea:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005aec:	e017      	b.n	8005b1e <phCryptoRng_Sw_Reseed+0x9c>
        pDataParams,
        aSeedMaterial));

    /* Update using aSeedMaterial as the personalization string. */
    /* 3. (Key, V) = Update (seed_material, Key, V). */
    PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoRng_Sw_Update(pDataParams, aSeedMaterial));
 8005aee:	f107 0314 	add.w	r3, r7, #20
 8005af2:	4619      	mov	r1, r3
 8005af4:	68f8      	ldr	r0, [r7, #12]
 8005af6:	f7ff fec9 	bl	800588c <phCryptoRng_Sw_Update>
 8005afa:	4603      	mov	r3, r0
 8005afc:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8005afe:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d001      	beq.n	8005b08 <phCryptoRng_Sw_Reseed+0x86>
 8005b04:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005b06:	e00a      	b.n	8005b1e <phCryptoRng_Sw_Reseed+0x9c>

    /* Set the counter again to 1. */
    /* 4. reseed_counter = 1. */
    pDataParams->dwRequestCounter = 1;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	2201      	movs	r2, #1
 8005b0c:	619a      	str	r2, [r3, #24]

    /* 5. Return V, Key, and reseed_counter as the new_working_state. */

    /* Clear seed material for security reasons */
    (void) memset(aSeedMaterial, 0x00, (size_t) sizeof(aSeedMaterial));
 8005b0e:	f107 0314 	add.w	r3, r7, #20
 8005b12:	2220      	movs	r2, #32
 8005b14:	2100      	movs	r1, #0
 8005b16:	4618      	mov	r0, r3
 8005b18:	f01c fd8c 	bl	8022634 <memset>

    return PH_ERR_SUCCESS;
 8005b1c:	2300      	movs	r3, #0
}
 8005b1e:	4618      	mov	r0, r3
 8005b20:	3738      	adds	r7, #56	@ 0x38
 8005b22:	46bd      	mov	sp, r7
 8005b24:	bd80      	pop	{r7, pc}
	...

08005b28 <phCryptoRng_Sw_BlockCipherDf>:
    /* 8. Return SUCCESS and returned_bits; also return Key, V, and reseed_counter as the new_working_state. */
    return PH_ERR_SUCCESS;
}

phStatus_t phCryptoRng_Sw_BlockCipherDf(phCryptoRng_Sw_DataParams_t * pDataParams, uint8_t * pIoString)
{
 8005b28:	b580      	push	{r7, lr}
 8005b2a:	b096      	sub	sp, #88	@ 0x58
 8005b2c:	af02      	add	r7, sp, #8
 8005b2e:	6078      	str	r0, [r7, #4]
 8005b30:	6039      	str	r1, [r7, #0]
#ifndef PH_CRYPTOSYM_SW_AES
    #error "No valid cipher available"
#else
    /* Then we load the default key */
    /* 8. K = Leftmost keylen bits of 0x00010203...1D1E1F. */
    PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_LoadKeyDirect(
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	685b      	ldr	r3, [r3, #4]
 8005b36:	2200      	movs	r2, #0
 8005b38:	4954      	ldr	r1, [pc, #336]	@ (8005c8c <phCryptoRng_Sw_BlockCipherDf+0x164>)
 8005b3a:	4618      	mov	r0, r3
 8005b3c:	f002 fecd 	bl	80088da <phCryptoSym_LoadKeyDirect>
 8005b40:	4603      	mov	r3, r0
 8005b42:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8005b46:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d002      	beq.n	8005b54 <phCryptoRng_Sw_BlockCipherDf+0x2c>
 8005b4e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8005b52:	e097      	b.n	8005c84 <phCryptoRng_Sw_BlockCipherDf+0x15c>
        phCryptoRng_Sw_BlockCipherDf_DefaultKey,
        PH_CRYPTOSYM_KEY_TYPE_AES128));
#endif /* PH_CRYPTOSYM_SW_AES */

    /* First clear the cipher buffer*/
    (void) memset(aCipher, 0x00, (size_t) sizeof(aCipher));
 8005b54:	f107 030c 	add.w	r3, r7, #12
 8005b58:	2240      	movs	r2, #64	@ 0x40
 8005b5a:	2100      	movs	r1, #0
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	f01c fd69 	bl	8022634 <memset>

    /* Prepare the cipher */
    /* We use the integers in LSB FIRST format - length is always 32 bits*/
    /* S = L || N || input_string || 0x80. */
    /* 2. L = len (input_string)/8. */
    aCipher[PHCRYPTORNG_SW_OUTLEN] = 0x20;
 8005b62:	2320      	movs	r3, #32
 8005b64:	773b      	strb	r3, [r7, #28]

    /* 3. N = number_of_bits_to_return/8. */
    aCipher[PHCRYPTORNG_SW_OUTLEN + 4U] = 0x20;
 8005b66:	2320      	movs	r3, #32
 8005b68:	f887 3020 	strb.w	r3, [r7, #32]

    /* 4. S = L || N || input_string || 0x80. */
    (void) memcpy(&aCipher[PHCRYPTORNG_SW_OUTLEN + 8U], pIoString, PHCRYPTORNG_SW_SEEDLEN);
 8005b6c:	f107 030c 	add.w	r3, r7, #12
 8005b70:	3318      	adds	r3, #24
 8005b72:	2220      	movs	r2, #32
 8005b74:	6839      	ldr	r1, [r7, #0]
 8005b76:	4618      	mov	r0, r3
 8005b78:	f01c fddb 	bl	8022732 <memcpy>

    /* Add Padding */
    aCipher[PHCRYPTORNG_SW_OUTLEN + 8U + PHCRYPTORNG_SW_SEEDLEN] = 0x80;
 8005b7c:	2380      	movs	r3, #128	@ 0x80
 8005b7e:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
    /* NOTE: For simplicity, the loop is unrolled. */
    /* 9. While len (temp) < keylen + outlen, do */

    /* Set IV to zero according to specification of BCC (note: at this moment, first part of aCipher is 0 (16 bytes) */
    /* 1. chaining_value = 0 exp outlen. Comment: Set the first chaining value to outlen zeros. */
    PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_LoadIv(pDataParams->pCryptoDataParams, aCipher, 16));
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	685b      	ldr	r3, [r3, #4]
 8005b86:	f107 010c 	add.w	r1, r7, #12
 8005b8a:	2210      	movs	r2, #16
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	f002 fe6e 	bl	800886e <phCryptoSym_LoadIv>
 8005b92:	4603      	mov	r3, r0
 8005b94:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8005b98:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d002      	beq.n	8005ba6 <phCryptoRng_Sw_BlockCipherDf+0x7e>
 8005ba0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8005ba4:	e06e      	b.n	8005c84 <phCryptoRng_Sw_BlockCipherDf+0x15c>
    /* 4.1 input_block = chaining_value xor block_i.  */
    /* 4.2 chaining_value = Block_Encrypt (Key, input_block).  */
    /* 5. output_block = chaining_value.  */
    /* Set the MAC mode to CBC mac which is equal to BCC*/

    PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_CalculateMac(
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6858      	ldr	r0, [r3, #4]
 8005baa:	f107 020c 	add.w	r2, r7, #12
 8005bae:	f107 030b 	add.w	r3, r7, #11
 8005bb2:	9301      	str	r3, [sp, #4]
 8005bb4:	683b      	ldr	r3, [r7, #0]
 8005bb6:	9300      	str	r3, [sp, #0]
 8005bb8:	2340      	movs	r3, #64	@ 0x40
 8005bba:	2101      	movs	r1, #1
 8005bbc:	f002 fe0a 	bl	80087d4 <phCryptoSym_CalculateMac>
 8005bc0:	4603      	mov	r3, r0
 8005bc2:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8005bc6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d002      	beq.n	8005bd4 <phCryptoRng_Sw_BlockCipherDf+0xac>
 8005bce:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8005bd2:	e057      	b.n	8005c84 <phCryptoRng_Sw_BlockCipherDf+0x15c>
    /* 4. For i = 1 to n do  */
    /* 4.1 input_block = chaining_value xor block_i.  */
    /* 4.2 chaining_value = Block_Encrypt (Key, input_block).  */
    /* 5. output_block = chaining_value.  */
    /* Set the MAC mode to CBC mac which is equal to BCC*/
    aCipher[0] = 0x01;
 8005bd4:	2301      	movs	r3, #1
 8005bd6:	733b      	strb	r3, [r7, #12]
    PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_CalculateMac(pDataParams->pCryptoDataParams,
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6858      	ldr	r0, [r3, #4]
 8005bdc:	7afb      	ldrb	r3, [r7, #11]
 8005bde:	461a      	mov	r2, r3
 8005be0:	683b      	ldr	r3, [r7, #0]
 8005be2:	4413      	add	r3, r2
 8005be4:	f107 010c 	add.w	r1, r7, #12
 8005be8:	f107 020b 	add.w	r2, r7, #11
 8005bec:	9201      	str	r2, [sp, #4]
 8005bee:	9300      	str	r3, [sp, #0]
 8005bf0:	2340      	movs	r3, #64	@ 0x40
 8005bf2:	460a      	mov	r2, r1
 8005bf4:	2101      	movs	r1, #1
 8005bf6:	f002 fded 	bl	80087d4 <phCryptoSym_CalculateMac>
 8005bfa:	4603      	mov	r3, r0
 8005bfc:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8005c00:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d002      	beq.n	8005c0e <phCryptoRng_Sw_BlockCipherDf+0xe6>
 8005c08:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8005c0c:	e03a      	b.n	8005c84 <phCryptoRng_Sw_BlockCipherDf+0x15c>
    /* 10. K = Leftmost keylen bits of temp. */
#ifndef PH_CRYPTOSYM_SW_AES
    #error "No valid cipher available"
#else
    /* We can load the newly created key */
    PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_LoadKeyDirect(
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	685b      	ldr	r3, [r3, #4]
 8005c12:	2200      	movs	r2, #0
 8005c14:	6839      	ldr	r1, [r7, #0]
 8005c16:	4618      	mov	r0, r3
 8005c18:	f002 fe5f 	bl	80088da <phCryptoSym_LoadKeyDirect>
 8005c1c:	4603      	mov	r3, r0
 8005c1e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8005c22:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d002      	beq.n	8005c30 <phCryptoRng_Sw_BlockCipherDf+0x108>
 8005c2a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8005c2e:	e029      	b.n	8005c84 <phCryptoRng_Sw_BlockCipherDf+0x15c>

    /* 11. X = Next outlen bits of temp. */
    /* 13.1 X = Block_Encrypt (K, X). */
    /* 13.2 temp = temp || X. */
    /* Encrypt X (which is upper part of pIoString) into lower part of pIoString. */
    PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Encrypt(pDataParams->pCryptoDataParams,
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	6858      	ldr	r0, [r3, #4]
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	f103 0210 	add.w	r2, r3, #16
 8005c3a:	683b      	ldr	r3, [r7, #0]
 8005c3c:	9300      	str	r3, [sp, #0]
 8005c3e:	2310      	movs	r3, #16
 8005c40:	2100      	movs	r1, #0
 8005c42:	f002 fd85 	bl	8008750 <phCryptoSym_Encrypt>
 8005c46:	4603      	mov	r3, r0
 8005c48:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8005c4c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d002      	beq.n	8005c5a <phCryptoRng_Sw_BlockCipherDf+0x132>
 8005c54:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8005c58:	e014      	b.n	8005c84 <phCryptoRng_Sw_BlockCipherDf+0x15c>

    /* 11. X = Next outlen bits of temp. */
    /* 13.1 X = Block_Encrypt (K, X). */
    /* 13.2 temp = temp || X. */
    /* Encrypt X (which is now lower part of pIoString) into upper part of pIoString. */
    PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Encrypt(pDataParams->pCryptoDataParams,
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	6858      	ldr	r0, [r3, #4]
 8005c5e:	683b      	ldr	r3, [r7, #0]
 8005c60:	3310      	adds	r3, #16
 8005c62:	9300      	str	r3, [sp, #0]
 8005c64:	2310      	movs	r3, #16
 8005c66:	683a      	ldr	r2, [r7, #0]
 8005c68:	2100      	movs	r1, #0
 8005c6a:	f002 fd71 	bl	8008750 <phCryptoSym_Encrypt>
 8005c6e:	4603      	mov	r3, r0
 8005c70:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8005c74:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d002      	beq.n	8005c82 <phCryptoRng_Sw_BlockCipherDf+0x15a>
 8005c7c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8005c80:	e000      	b.n	8005c84 <phCryptoRng_Sw_BlockCipherDf+0x15c>
        PH_CRYPTOSYM_CIPHER_MODE_ECB,
        pIoString,
        PHCRYPTORNG_SW_OUTLEN,
        &pIoString[PHCRYPTORNG_SW_KEYLEN]));

    return PH_ERR_SUCCESS;
 8005c82:	2300      	movs	r3, #0
}
 8005c84:	4618      	mov	r0, r3
 8005c86:	3750      	adds	r7, #80	@ 0x50
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	bd80      	pop	{r7, pc}
 8005c8c:	0802682c 	.word	0x0802682c

08005c90 <phCryptoRng_Sw_IncrementV>:

static void phCryptoRng_Sw_IncrementV(phCryptoRng_Sw_DataParams_t * pDataParams)
{
 8005c90:	b480      	push	{r7}
 8005c92:	b085      	sub	sp, #20
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
    uint8_t PH_MEMLOC_REM bIndex;

    /* Increment the V value of the pDataParams structure by 1 mod 2^128. Note: LSB is stored in position 0. */
    for(bIndex = 0; bIndex < PHCRYPTORNG_SW_OUTLEN; ++bIndex)
 8005c98:	2300      	movs	r3, #0
 8005c9a:	73fb      	strb	r3, [r7, #15]
 8005c9c:	e018      	b.n	8005cd0 <phCryptoRng_Sw_IncrementV+0x40>
    {
        if(pDataParams->V[bIndex] < 0xFFU)
 8005c9e:	7bfb      	ldrb	r3, [r7, #15]
 8005ca0:	687a      	ldr	r2, [r7, #4]
 8005ca2:	4413      	add	r3, r2
 8005ca4:	7a1b      	ldrb	r3, [r3, #8]
 8005ca6:	2bff      	cmp	r3, #255	@ 0xff
 8005ca8:	d00a      	beq.n	8005cc0 <phCryptoRng_Sw_IncrementV+0x30>
        {
            ++pDataParams->V[bIndex];
 8005caa:	7bfb      	ldrb	r3, [r7, #15]
 8005cac:	687a      	ldr	r2, [r7, #4]
 8005cae:	441a      	add	r2, r3
 8005cb0:	7a12      	ldrb	r2, [r2, #8]
 8005cb2:	3201      	adds	r2, #1
 8005cb4:	b2d1      	uxtb	r1, r2
 8005cb6:	687a      	ldr	r2, [r7, #4]
 8005cb8:	4413      	add	r3, r2
 8005cba:	460a      	mov	r2, r1
 8005cbc:	721a      	strb	r2, [r3, #8]
            break;
 8005cbe:	e00b      	b.n	8005cd8 <phCryptoRng_Sw_IncrementV+0x48>
        }
        else
        {
            pDataParams->V[bIndex] = 0x00;
 8005cc0:	7bfb      	ldrb	r3, [r7, #15]
 8005cc2:	687a      	ldr	r2, [r7, #4]
 8005cc4:	4413      	add	r3, r2
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	721a      	strb	r2, [r3, #8]
    for(bIndex = 0; bIndex < PHCRYPTORNG_SW_OUTLEN; ++bIndex)
 8005cca:	7bfb      	ldrb	r3, [r7, #15]
 8005ccc:	3301      	adds	r3, #1
 8005cce:	73fb      	strb	r3, [r7, #15]
 8005cd0:	7bfb      	ldrb	r3, [r7, #15]
 8005cd2:	2b0f      	cmp	r3, #15
 8005cd4:	d9e3      	bls.n	8005c9e <phCryptoRng_Sw_IncrementV+0xe>
        }
    }
}
 8005cd6:	bf00      	nop
 8005cd8:	bf00      	nop
 8005cda:	3714      	adds	r7, #20
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce2:	4770      	bx	lr

08005ce4 <phCryptoRng_Seed>:
#include "mBedTLS/phCryptoRng_mBedTLS.h"
#endif /*NXPBUILD__PH_CRYPTORNG_MBEDTLS */

#ifdef NXPBUILD__PH_CRYPTORNG
phStatus_t phCryptoRng_Seed(void * pDataParams, uint8_t * pSeed, uint8_t bSeedLength)
{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	b086      	sub	sp, #24
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	60f8      	str	r0, [r7, #12]
 8005cec:	60b9      	str	r1, [r7, #8]
 8005cee:	4613      	mov	r3, r2
 8005cf0:	71fb      	strb	r3, [r7, #7]
    PH_LOG_HELPER_ALLOCATE_PARAMNAME(pSeed);
    PH_LOG_HELPER_ALLOCATE_PARAMNAME(bSeedLength);
    PH_LOG_HELPER_ALLOCATE_PARAMNAME(status);

    /* Validate the parameters. */
    PH_ASSERT_NULL_DATA_PARAM(pDataParams, PH_COMP_CRYPTORNG);
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d102      	bne.n	8005cfe <phCryptoRng_Seed+0x1a>
 8005cf8:	f24e 4320 	movw	r3, #58400	@ 0xe420
 8005cfc:	e027      	b.n	8005d4e <phCryptoRng_Seed+0x6a>
    if(0U != bSeedLength) PH_ASSERT_NULL_PARAM(pSeed, PH_COMP_CRYPTORNG);
 8005cfe:	79fb      	ldrb	r3, [r7, #7]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d005      	beq.n	8005d10 <phCryptoRng_Seed+0x2c>
 8005d04:	68bb      	ldr	r3, [r7, #8]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d102      	bne.n	8005d10 <phCryptoRng_Seed+0x2c>
 8005d0a:	f24e 4321 	movw	r3, #58401	@ 0xe421
 8005d0e:	e01e      	b.n	8005d4e <phCryptoRng_Seed+0x6a>
    PH_LOG_HELPER_ADDPARAM_BUFFER(PH_LOG_LOGTYPE_DEBUG, PH_LOG_VAR(pSeed), pSeed, bSeedLength);
    PH_LOG_HELPER_ADDPARAM_UINT8(PH_LOG_LOGTYPE_DEBUG, PH_LOG_VAR(bSeedLength), &bSeedLength);
    PH_LOG_HELPER_EXECUTE(PH_LOG_OPTION_CATEGORY_ENTER);

    /* Component Code Validation */
    if(PH_GET_COMPCODE(pDataParams) != PH_COMP_CRYPTORNG)
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	881b      	ldrh	r3, [r3, #0]
 8005d14:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8005d18:	f5b3 4f64 	cmp.w	r3, #58368	@ 0xe400
 8005d1c:	d004      	beq.n	8005d28 <phCryptoRng_Seed+0x44>
    {
        status = PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_CRYPTORNG);
 8005d1e:	f24e 4320 	movw	r3, #58400	@ 0xe420
 8005d22:	82fb      	strh	r3, [r7, #22]

        PH_LOG_HELPER_ADDSTRING(PH_LOG_LOGTYPE_INFO, bFunctionName);
        PH_LOG_HELPER_ADDPARAM_UINT16(PH_LOG_LOGTYPE_INFO, PH_LOG_VAR(status), &status);
        PH_LOG_HELPER_EXECUTE(PH_LOG_OPTION_CATEGORY_LEAVE);

        return status;
 8005d24:	8afb      	ldrh	r3, [r7, #22]
 8005d26:	e012      	b.n	8005d4e <phCryptoRng_Seed+0x6a>
    }

    /* Perform operation on active layer. */
    switch(PH_GET_COMPID(pDataParams))
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	881b      	ldrh	r3, [r3, #0]
 8005d2c:	b2db      	uxtb	r3, r3
 8005d2e:	2b01      	cmp	r3, #1
 8005d30:	d108      	bne.n	8005d44 <phCryptoRng_Seed+0x60>
    {
#ifdef NXPBUILD__PH_CRYPTORNG_SW
        case PH_CRYPTORNG_SW_ID:
            status = phCryptoRng_Sw_Seed((phCryptoRng_Sw_DataParams_t *) pDataParams, pSeed, bSeedLength);
 8005d32:	79fb      	ldrb	r3, [r7, #7]
 8005d34:	461a      	mov	r2, r3
 8005d36:	68b9      	ldr	r1, [r7, #8]
 8005d38:	68f8      	ldr	r0, [r7, #12]
 8005d3a:	f7ff fd51 	bl	80057e0 <phCryptoRng_Sw_Seed>
 8005d3e:	4603      	mov	r3, r0
 8005d40:	82fb      	strh	r3, [r7, #22]
            break;
 8005d42:	e003      	b.n	8005d4c <phCryptoRng_Seed+0x68>
            status = phCryptoRng_mBedTLS_Seed((phCryptoRng_mBedTLS_DataParams_t *) pDataParams, pSeed, bSeedLength);
            break;
#endif /* NXPBUILD__PH_CRYPTORNG_MBEDTLS */

        default:
            status = PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_CRYPTORNG);
 8005d44:	f24e 4320 	movw	r3, #58400	@ 0xe420
 8005d48:	82fb      	strh	r3, [r7, #22]
            break;
 8005d4a:	bf00      	nop

    PH_LOG_HELPER_ADDSTRING(PH_LOG_LOGTYPE_INFO, bFunctionName);
    PH_LOG_HELPER_ADDPARAM_UINT16(PH_LOG_LOGTYPE_INFO, PH_LOG_VAR(status), &status);
    PH_LOG_HELPER_EXECUTE(PH_LOG_OPTION_CATEGORY_LEAVE);

    return status;
 8005d4c:	8afb      	ldrh	r3, [r7, #22]
}
 8005d4e:	4618      	mov	r0, r3
 8005d50:	3718      	adds	r7, #24
 8005d52:	46bd      	mov	sp, r7
 8005d54:	bd80      	pop	{r7, pc}

08005d56 <phCryptoSym_Sw_Init>:
#endif /* PH_CRYPTOSYM_SW_DES */

#include "phCryptoSym_Sw_Int.h"

phStatus_t phCryptoSym_Sw_Init(phCryptoSym_Sw_DataParams_t * pDataParams, uint16_t wSizeOfDataParams, void * pKeyStoreDataParams)
{
 8005d56:	b580      	push	{r7, lr}
 8005d58:	b086      	sub	sp, #24
 8005d5a:	af00      	add	r7, sp, #0
 8005d5c:	60f8      	str	r0, [r7, #12]
 8005d5e:	460b      	mov	r3, r1
 8005d60:	607a      	str	r2, [r7, #4]
 8005d62:	817b      	strh	r3, [r7, #10]
    phStatus_t wStatus = 0;
 8005d64:	2300      	movs	r3, #0
 8005d66:	82fb      	strh	r3, [r7, #22]
    if(sizeof(phCryptoSym_Sw_DataParams_t) != wSizeOfDataParams)
 8005d68:	897b      	ldrh	r3, [r7, #10]
 8005d6a:	2b40      	cmp	r3, #64	@ 0x40
 8005d6c:	d002      	beq.n	8005d74 <phCryptoSym_Sw_Init+0x1e>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_CRYPTOSYM);
 8005d6e:	f24e 1320 	movw	r3, #57632	@ 0xe120
 8005d72:	e016      	b.n	8005da2 <phCryptoSym_Sw_Init+0x4c>
    }
    PH_ASSERT_NULL (pDataParams);
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d101      	bne.n	8005d7e <phCryptoSym_Sw_Init+0x28>
 8005d7a:	2321      	movs	r3, #33	@ 0x21
 8005d7c:	e011      	b.n	8005da2 <phCryptoSym_Sw_Init+0x4c>

    /* Init. private data */
    pDataParams->wId = PH_COMP_CRYPTOSYM | PH_CRYPTOSYM_SW_ID;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	f24e 1201 	movw	r2, #57601	@ 0xe101
 8005d84:	801a      	strh	r2, [r3, #0]
    pDataParams->pKeyStoreDataParams = pKeyStoreDataParams;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	687a      	ldr	r2, [r7, #4]
 8005d8a:	605a      	str	r2, [r3, #4]

    /* Invalidate keys */
    PH_CHECK_SUCCESS_FCT(wStatus, phCryptoSym_Sw_InvalidateKey(pDataParams));
 8005d8c:	68f8      	ldr	r0, [r7, #12]
 8005d8e:	f000 f80c 	bl	8005daa <phCryptoSym_Sw_InvalidateKey>
 8005d92:	4603      	mov	r3, r0
 8005d94:	82fb      	strh	r3, [r7, #22]
 8005d96:	8afb      	ldrh	r3, [r7, #22]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d001      	beq.n	8005da0 <phCryptoSym_Sw_Init+0x4a>
 8005d9c:	8afb      	ldrh	r3, [r7, #22]
 8005d9e:	e000      	b.n	8005da2 <phCryptoSym_Sw_Init+0x4c>

    return PH_ERR_SUCCESS;
 8005da0:	2300      	movs	r3, #0
}
 8005da2:	4618      	mov	r0, r3
 8005da4:	3718      	adds	r7, #24
 8005da6:	46bd      	mov	sp, r7
 8005da8:	bd80      	pop	{r7, pc}

08005daa <phCryptoSym_Sw_InvalidateKey>:

phStatus_t phCryptoSym_Sw_InvalidateKey(phCryptoSym_Sw_DataParams_t * pDataParams)
{
 8005daa:	b580      	push	{r7, lr}
 8005dac:	b082      	sub	sp, #8
 8005dae:	af00      	add	r7, sp, #0
 8005db0:	6078      	str	r0, [r7, #4]
    /* Reset all the key storage */
    (void) memset(pDataParams->pKey, 0x00, (size_t) sizeof(pDataParams->pKey));
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	3308      	adds	r3, #8
 8005db6:	2220      	movs	r2, #32
 8005db8:	2100      	movs	r1, #0
 8005dba:	4618      	mov	r0, r3
 8005dbc:	f01c fc3a 	bl	8022634 <memset>
    (void) memset(pDataParams->pIV, 0x00, (size_t) sizeof(pDataParams->pIV));
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	3328      	adds	r3, #40	@ 0x28
 8005dc4:	2210      	movs	r2, #16
 8005dc6:	2100      	movs	r1, #0
 8005dc8:	4618      	mov	r0, r3
 8005dca:	f01c fc33 	bl	8022634 <memset>

    pDataParams->wKeyType = PH_CRYPTOSYM_KEY_TYPE_INVALID;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005dd4:	871a      	strh	r2, [r3, #56]	@ 0x38
    pDataParams->wKeepIV = PH_CRYPTOSYM_VALUE_KEEP_IV_OFF;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	2200      	movs	r2, #0
 8005dda:	875a      	strh	r2, [r3, #58]	@ 0x3a
    pDataParams->wAddInfo = 0x00;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	2200      	movs	r2, #0
 8005de0:	879a      	strh	r2, [r3, #60]	@ 0x3c
    pDataParams->bCMACSubKeysInitialized = PH_OFF;
    (void) memset(pDataParams->pCMACSubKey1, 0x00, (size_t) sizeof(pDataParams->pCMACSubKey1));
    (void) memset(pDataParams->pCMACSubKey2, 0x00, (size_t) sizeof(pDataParams->pCMACSubKey2));
#endif /* PH_CRYPTOSYM_SW_ONLINE_CMAC_SUBKEY_CALCULATION */

    return PH_ERR_SUCCESS;
 8005de2:	2300      	movs	r3, #0
}
 8005de4:	4618      	mov	r0, r3
 8005de6:	3708      	adds	r7, #8
 8005de8:	46bd      	mov	sp, r7
 8005dea:	bd80      	pop	{r7, pc}

08005dec <phCryptoSym_Sw_Encrypt>:

phStatus_t phCryptoSym_Sw_Encrypt(phCryptoSym_Sw_DataParams_t * pDataParams, uint16_t wOption, const uint8_t * pPlainBuff, uint16_t wBuffLen,
    uint8_t * pEncBuff)
{
 8005dec:	b580      	push	{r7, lr}
 8005dee:	b088      	sub	sp, #32
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	60f8      	str	r0, [r7, #12]
 8005df4:	607a      	str	r2, [r7, #4]
 8005df6:	461a      	mov	r2, r3
 8005df8:	460b      	mov	r3, r1
 8005dfa:	817b      	strh	r3, [r7, #10]
 8005dfc:	4613      	mov	r3, r2
 8005dfe:	813b      	strh	r3, [r7, #8]
    phStatus_t wStatus = 0;
 8005e00:	2300      	movs	r3, #0
 8005e02:	82fb      	strh	r3, [r7, #22]
    uint16_t wBlockSize = 0;
 8005e04:	2300      	movs	r3, #0
 8005e06:	82bb      	strh	r3, [r7, #20]
    uint16_t wIndex_Buff = 0;
 8005e08:	2300      	movs	r3, #0
 8005e0a:	83fb      	strh	r3, [r7, #30]
    uint8_t bIndex_BlockSize = 0;
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	777b      	strb	r3, [r7, #29]
    uint8_t * pIv = NULL;
 8005e10:	2300      	movs	r3, #0
 8005e12:	61bb      	str	r3, [r7, #24]
#ifdef PH_CRYPTOSYM_SW_USE_8051_DATA_STORAGE
    uint8_t PH_CRYTOSYM_SW_FAST_RAM pHelperBuffer[PH_CRYPTOSYM_SW_MAX_BLOCK_SIZE];
#endif /* PH_CRYPTOSYM_SW_USE_8051_DATA_STORAGE */

    /* Get the block size of the currently loaded key */
    PH_CHECK_SUCCESS_FCT(wStatus, phCryptoSym_Sw_GetConfig(pDataParams, PH_CRYPTOSYM_CONFIG_BLOCK_SIZE, &wBlockSize));
 8005e14:	f107 0314 	add.w	r3, r7, #20
 8005e18:	461a      	mov	r2, r3
 8005e1a:	2102      	movs	r1, #2
 8005e1c:	68f8      	ldr	r0, [r7, #12]
 8005e1e:	f000 fb13 	bl	8006448 <phCryptoSym_Sw_GetConfig>
 8005e22:	4603      	mov	r3, r0
 8005e24:	82fb      	strh	r3, [r7, #22]
 8005e26:	8afb      	ldrh	r3, [r7, #22]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d001      	beq.n	8005e30 <phCryptoSym_Sw_Encrypt+0x44>
 8005e2c:	8afb      	ldrh	r3, [r7, #22]
 8005e2e:	e097      	b.n	8005f60 <phCryptoSym_Sw_Encrypt+0x174>

    /* Check that the input buffer length is a multiple of the block size; */
    if (0U != (wBuffLen % wBlockSize))
 8005e30:	8aba      	ldrh	r2, [r7, #20]
 8005e32:	893b      	ldrh	r3, [r7, #8]
 8005e34:	fbb3 f1f2 	udiv	r1, r3, r2
 8005e38:	fb01 f202 	mul.w	r2, r1, r2
 8005e3c:	1a9b      	subs	r3, r3, r2
 8005e3e:	b29b      	uxth	r3, r3
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d002      	beq.n	8005e4a <phCryptoSym_Sw_Encrypt+0x5e>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_CRYPTOSYM);
 8005e44:	f24e 1321 	movw	r3, #57633	@ 0xe121
 8005e48:	e08a      	b.n	8005f60 <phCryptoSym_Sw_Encrypt+0x174>
    }

    /* Set the IV to the iv specified in the private data params */
    pIv = pDataParams->pIV;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	3328      	adds	r3, #40	@ 0x28
 8005e4e:	61bb      	str	r3, [r7, #24]

    /*Iterate over all blocks and perform the encryption*/
    wIndex_Buff = 0;
 8005e50:	2300      	movs	r3, #0
 8005e52:	83fb      	strh	r3, [r7, #30]
    while(wIndex_Buff < wBuffLen)
 8005e54:	e070      	b.n	8005f38 <phCryptoSym_Sw_Encrypt+0x14c>
    {
        /* Is the output array the same as the input array? Else we need to recopy the plaintext upfronjt */
        if(pPlainBuff != pEncBuff)
 8005e56:	687a      	ldr	r2, [r7, #4]
 8005e58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e5a:	429a      	cmp	r2, r3
 8005e5c:	d009      	beq.n	8005e72 <phCryptoSym_Sw_Encrypt+0x86>
        {
            (void) memcpy(&pEncBuff[wIndex_Buff], &pPlainBuff[wIndex_Buff], wBlockSize);
 8005e5e:	8bfb      	ldrh	r3, [r7, #30]
 8005e60:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005e62:	18d0      	adds	r0, r2, r3
 8005e64:	8bfb      	ldrh	r3, [r7, #30]
 8005e66:	687a      	ldr	r2, [r7, #4]
 8005e68:	4413      	add	r3, r2
 8005e6a:	8aba      	ldrh	r2, [r7, #20]
 8005e6c:	4619      	mov	r1, r3
 8005e6e:	f01c fc60 	bl	8022732 <memcpy>
        }

        /* In case of CBC mode, we need to perform the XOR with the previous cipher block */
        switch((uint8_t) (wOption))
 8005e72:	897b      	ldrh	r3, [r7, #10]
 8005e74:	b2db      	uxtb	r3, r3
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d027      	beq.n	8005eca <phCryptoSym_Sw_Encrypt+0xde>
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	db22      	blt.n	8005ec4 <phCryptoSym_Sw_Encrypt+0xd8>
 8005e7e:	3b01      	subs	r3, #1
 8005e80:	2b01      	cmp	r3, #1
 8005e82:	d81f      	bhi.n	8005ec4 <phCryptoSym_Sw_Encrypt+0xd8>
        {
            case PH_CRYPTOSYM_CIPHER_MODE_CBC:
            case PH_CRYPTOSYM_CIPHER_MODE_CBC_DF4:
                for(bIndex_BlockSize = 0; bIndex_BlockSize < wBlockSize; bIndex_BlockSize++)
 8005e84:	2300      	movs	r3, #0
 8005e86:	777b      	strb	r3, [r7, #29]
 8005e88:	e016      	b.n	8005eb8 <phCryptoSym_Sw_Encrypt+0xcc>
                {
                    pEncBuff[bIndex_BlockSize + wIndex_Buff] ^= pIv[bIndex_BlockSize];
 8005e8a:	7f7a      	ldrb	r2, [r7, #29]
 8005e8c:	8bfb      	ldrh	r3, [r7, #30]
 8005e8e:	4413      	add	r3, r2
 8005e90:	461a      	mov	r2, r3
 8005e92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e94:	4413      	add	r3, r2
 8005e96:	7819      	ldrb	r1, [r3, #0]
 8005e98:	7f7b      	ldrb	r3, [r7, #29]
 8005e9a:	69ba      	ldr	r2, [r7, #24]
 8005e9c:	4413      	add	r3, r2
 8005e9e:	781a      	ldrb	r2, [r3, #0]
 8005ea0:	7f78      	ldrb	r0, [r7, #29]
 8005ea2:	8bfb      	ldrh	r3, [r7, #30]
 8005ea4:	4403      	add	r3, r0
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005eaa:	4403      	add	r3, r0
 8005eac:	404a      	eors	r2, r1
 8005eae:	b2d2      	uxtb	r2, r2
 8005eb0:	701a      	strb	r2, [r3, #0]
                for(bIndex_BlockSize = 0; bIndex_BlockSize < wBlockSize; bIndex_BlockSize++)
 8005eb2:	7f7b      	ldrb	r3, [r7, #29]
 8005eb4:	3301      	adds	r3, #1
 8005eb6:	777b      	strb	r3, [r7, #29]
 8005eb8:	7f7b      	ldrb	r3, [r7, #29]
 8005eba:	b29a      	uxth	r2, r3
 8005ebc:	8abb      	ldrh	r3, [r7, #20]
 8005ebe:	429a      	cmp	r2, r3
 8005ec0:	d3e3      	bcc.n	8005e8a <phCryptoSym_Sw_Encrypt+0x9e>
                }
                break;
 8005ec2:	e003      	b.n	8005ecc <phCryptoSym_Sw_Encrypt+0xe0>
                /* Nothing to do here */
                break;

            default:
                /* Add additional Modes of operation in here! */
                return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_PARAMETER, PH_COMP_CRYPTOSYM);
 8005ec4:	f24e 1323 	movw	r3, #57635	@ 0xe123
 8005ec8:	e04a      	b.n	8005f60 <phCryptoSym_Sw_Encrypt+0x174>
                break;
 8005eca:	bf00      	nop
            PH_CHECK_SUCCESS_FCT(wStatus, phCryptoSym_Sw_EncryptBlock(pDataParams, pHelperBuffer));
        }

        (void) memcpy(&pEncBuff[wIndex_Buff], pHelperBuffer, wBlockSize);
#else
        if((uint8_t) wOption == PH_CRYPTOSYM_CIPHER_MODE_CBC_DF4)
 8005ecc:	897b      	ldrh	r3, [r7, #10]
 8005ece:	b2db      	uxtb	r3, r3
 8005ed0:	2b02      	cmp	r3, #2
 8005ed2:	d10d      	bne.n	8005ef0 <phCryptoSym_Sw_Encrypt+0x104>
        {
            PH_CHECK_SUCCESS_FCT(wStatus, phCryptoSym_Sw_DecryptBlock(pDataParams, &pEncBuff[wIndex_Buff]));
 8005ed4:	8bfb      	ldrh	r3, [r7, #30]
 8005ed6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005ed8:	4413      	add	r3, r2
 8005eda:	4619      	mov	r1, r3
 8005edc:	68f8      	ldr	r0, [r7, #12]
 8005ede:	f002 fb91 	bl	8008604 <phCryptoSym_Sw_DecryptBlock>
 8005ee2:	4603      	mov	r3, r0
 8005ee4:	82fb      	strh	r3, [r7, #22]
 8005ee6:	8afb      	ldrh	r3, [r7, #22]
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d00f      	beq.n	8005f0c <phCryptoSym_Sw_Encrypt+0x120>
 8005eec:	8afb      	ldrh	r3, [r7, #22]
 8005eee:	e037      	b.n	8005f60 <phCryptoSym_Sw_Encrypt+0x174>
        }
        else
        {
            PH_CHECK_SUCCESS_FCT(wStatus, phCryptoSym_Sw_EncryptBlock(pDataParams, &pEncBuff[wIndex_Buff]));
 8005ef0:	8bfb      	ldrh	r3, [r7, #30]
 8005ef2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005ef4:	4413      	add	r3, r2
 8005ef6:	4619      	mov	r1, r3
 8005ef8:	68f8      	ldr	r0, [r7, #12]
 8005efa:	f002 fadd 	bl	80084b8 <phCryptoSym_Sw_EncryptBlock>
 8005efe:	4603      	mov	r3, r0
 8005f00:	82fb      	strh	r3, [r7, #22]
 8005f02:	8afb      	ldrh	r3, [r7, #22]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d001      	beq.n	8005f0c <phCryptoSym_Sw_Encrypt+0x120>
 8005f08:	8afb      	ldrh	r3, [r7, #22]
 8005f0a:	e029      	b.n	8005f60 <phCryptoSym_Sw_Encrypt+0x174>
        }

#endif /* PH_CRYPTOSYM_SW_USE_8051_DATA_STORAGE */

        /* do the loop dependent post processing of the data according to the used mode of operation */
        switch((uint8_t) (wOption))
 8005f0c:	897b      	ldrh	r3, [r7, #10]
 8005f0e:	b2db      	uxtb	r3, r3
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d00c      	beq.n	8005f2e <phCryptoSym_Sw_Encrypt+0x142>
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	db07      	blt.n	8005f28 <phCryptoSym_Sw_Encrypt+0x13c>
 8005f18:	3b01      	subs	r3, #1
 8005f1a:	2b01      	cmp	r3, #1
 8005f1c:	d804      	bhi.n	8005f28 <phCryptoSym_Sw_Encrypt+0x13c>
        {
            case PH_CRYPTOSYM_CIPHER_MODE_CBC:
            case PH_CRYPTOSYM_CIPHER_MODE_CBC_DF4:
                /* we should set the IV now to the old ciphertext... */
                pIv = &pEncBuff[wIndex_Buff];
 8005f1e:	8bfb      	ldrh	r3, [r7, #30]
 8005f20:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005f22:	4413      	add	r3, r2
 8005f24:	61bb      	str	r3, [r7, #24]
                break;
 8005f26:	e003      	b.n	8005f30 <phCryptoSym_Sw_Encrypt+0x144>
                /* Nothing to do here */
                break;

            default:
                /* Add additional Modes of operation in here! */
                return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_PARAMETER, PH_COMP_CRYPTOSYM);
 8005f28:	f24e 1323 	movw	r3, #57635	@ 0xe123
 8005f2c:	e018      	b.n	8005f60 <phCryptoSym_Sw_Encrypt+0x174>
                break;
 8005f2e:	bf00      	nop
        }

        /* update the loop counter */
        wIndex_Buff = wBlockSize + wIndex_Buff;
 8005f30:	8aba      	ldrh	r2, [r7, #20]
 8005f32:	8bfb      	ldrh	r3, [r7, #30]
 8005f34:	4413      	add	r3, r2
 8005f36:	83fb      	strh	r3, [r7, #30]
    while(wIndex_Buff < wBuffLen)
 8005f38:	8bfa      	ldrh	r2, [r7, #30]
 8005f3a:	893b      	ldrh	r3, [r7, #8]
 8005f3c:	429a      	cmp	r2, r3
 8005f3e:	d38a      	bcc.n	8005e56 <phCryptoSym_Sw_Encrypt+0x6a>
    } /* end of loop over all data blocks */

    /* do the final update of the IV according to the keep IV setting. */
    if((pDataParams->wKeepIV == PH_CRYPTOSYM_VALUE_KEEP_IV_ON) || (0U != (wOption & PH_EXCHANGE_BUFFERED_BIT)))
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 8005f44:	2b01      	cmp	r3, #1
 8005f46:	d003      	beq.n	8005f50 <phCryptoSym_Sw_Encrypt+0x164>
 8005f48:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	da06      	bge.n	8005f5e <phCryptoSym_Sw_Encrypt+0x172>
    {
        (void) memcpy(pDataParams->pIV, pIv, wBlockSize);
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	3328      	adds	r3, #40	@ 0x28
 8005f54:	8aba      	ldrh	r2, [r7, #20]
 8005f56:	69b9      	ldr	r1, [r7, #24]
 8005f58:	4618      	mov	r0, r3
 8005f5a:	f01c fbea 	bl	8022732 <memcpy>
    }

    return PH_ERR_SUCCESS;
 8005f5e:	2300      	movs	r3, #0
}
 8005f60:	4618      	mov	r0, r3
 8005f62:	3720      	adds	r7, #32
 8005f64:	46bd      	mov	sp, r7
 8005f66:	bd80      	pop	{r7, pc}

08005f68 <phCryptoSym_Sw_CalculateMac>:
    return PH_ERR_SUCCESS;
}

phStatus_t phCryptoSym_Sw_CalculateMac(phCryptoSym_Sw_DataParams_t * pDataParams, uint16_t wOption, const uint8_t * pData, uint16_t wDataLen,
    uint8_t * pMac, uint8_t * pMacLen)
{
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	b094      	sub	sp, #80	@ 0x50
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	60f8      	str	r0, [r7, #12]
 8005f70:	607a      	str	r2, [r7, #4]
 8005f72:	461a      	mov	r2, r3
 8005f74:	460b      	mov	r3, r1
 8005f76:	817b      	strh	r3, [r7, #10]
 8005f78:	4613      	mov	r3, r2
 8005f7a:	813b      	strh	r3, [r7, #8]
    phStatus_t wStatus = 0;
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    uint16_t wBlockSize = 0;
 8005f82:	2300      	movs	r3, #0
 8005f84:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    uint16_t wIndex_Buff = 0;
 8005f88:	2300      	movs	r3, #0
 8005f8a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
    uint8_t bIndex_BlockSize = 0;
 8005f8e:	2300      	movs	r3, #0
 8005f90:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
    uint8_t bPaddingLen = 0;
 8005f94:	2300      	movs	r3, #0
 8005f96:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
    uint8_t bLastBlock[16];
    uint8_t * pIv = NULL;
 8005f9a:	2300      	movs	r3, #0
 8005f9c:	64bb      	str	r3, [r7, #72]	@ 0x48
    uint8_t * pSubKey2 = pDataParams->pCMACSubKey2;
#else
    uint8_t pSubKey1[PH_CRYPTOSYM_SW_MAX_BLOCK_SIZE];
    uint8_t pSubKey2[PH_CRYPTOSYM_SW_MAX_BLOCK_SIZE];

    (void) memset(pSubKey1, 0x00, (size_t) sizeof(pSubKey1));
 8005f9e:	f107 0320 	add.w	r3, r7, #32
 8005fa2:	2210      	movs	r2, #16
 8005fa4:	2100      	movs	r1, #0
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	f01c fb44 	bl	8022634 <memset>
    (void) memset(pSubKey2, 0x00, (size_t) sizeof(pSubKey2));
 8005fac:	f107 0310 	add.w	r3, r7, #16
 8005fb0:	2210      	movs	r2, #16
 8005fb2:	2100      	movs	r1, #0
 8005fb4:	4618      	mov	r0, r3
 8005fb6:	f01c fb3d 	bl	8022634 <memset>
#endif /* PH_CRYPTOSYM_SW_ONLINE_CMAC_SUBKEY_CALCULATION */

    /* Clear MAC length */
    *pMacLen = 0;
 8005fba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	701a      	strb	r2, [r3, #0]

    /* Clear the last block array */
    (void) memset(bLastBlock, 0, (size_t) sizeof(bLastBlock));
 8005fc0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005fc4:	2210      	movs	r2, #16
 8005fc6:	2100      	movs	r1, #0
 8005fc8:	4618      	mov	r0, r3
 8005fca:	f01c fb33 	bl	8022634 <memset>

    /* Get the block size of the currently loaded key */
    PH_CHECK_SUCCESS_FCT(wStatus, phCryptoSym_Sw_GetConfig(pDataParams, PH_CRYPTOSYM_CONFIG_BLOCK_SIZE, &wBlockSize));
 8005fce:	f107 0342 	add.w	r3, r7, #66	@ 0x42
 8005fd2:	461a      	mov	r2, r3
 8005fd4:	2102      	movs	r1, #2
 8005fd6:	68f8      	ldr	r0, [r7, #12]
 8005fd8:	f000 fa36 	bl	8006448 <phCryptoSym_Sw_GetConfig>
 8005fdc:	4603      	mov	r3, r0
 8005fde:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8005fe2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d002      	beq.n	8005ff0 <phCryptoSym_Sw_CalculateMac+0x88>
 8005fea:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8005fee:	e175      	b.n	80062dc <phCryptoSym_Sw_CalculateMac+0x374>

    /* In case of a first block and in case of KEEP_IV is not set, the IV has to be cleared. */
    if((0U != (wOption & PH_EXCHANGE_LEAVE_BUFFER_BIT)) ||
 8005ff0:	897b      	ldrh	r3, [r7, #10]
 8005ff2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d10b      	bne.n	8006012 <phCryptoSym_Sw_CalculateMac+0xaa>
        (pDataParams->wKeepIV == PH_CRYPTOSYM_VALUE_KEEP_IV_ON))
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
    if((0U != (wOption & PH_EXCHANGE_LEAVE_BUFFER_BIT)) ||
 8005ffe:	2b01      	cmp	r3, #1
 8006000:	d007      	beq.n	8006012 <phCryptoSym_Sw_CalculateMac+0xaa>
    {
        /* better leave the IV */
    }
    else
    {
        (void) memset(pDataParams->pIV, 0x00, wBlockSize);
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	3328      	adds	r3, #40	@ 0x28
 8006006:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800600a:	2100      	movs	r1, #0
 800600c:	4618      	mov	r0, r3
 800600e:	f01c fb11 	bl	8022634 <memset>
    }

    /* Now we may start with  MAC calculation */

    /*Let's find out whether we should complete the MAC or if this is just an intermediate MAC calculation */
    if (0U != (wOption & PH_EXCHANGE_BUFFERED_BIT))
 8006012:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8006016:	2b00      	cmp	r3, #0
 8006018:	da0e      	bge.n	8006038 <phCryptoSym_Sw_CalculateMac+0xd0>
    {
        /* This is just an intermediate MAC */

        /* In this case we do not allow incomplete blocks. */
        if (0U != (wDataLen % wBlockSize))
 800601a:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800601e:	893b      	ldrh	r3, [r7, #8]
 8006020:	fbb3 f1f2 	udiv	r1, r3, r2
 8006024:	fb01 f202 	mul.w	r2, r1, r2
 8006028:	1a9b      	subs	r3, r3, r2
 800602a:	b29b      	uxth	r3, r3
 800602c:	2b00      	cmp	r3, #0
 800602e:	f000 80ac 	beq.w	800618a <phCryptoSym_Sw_CalculateMac+0x222>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_CRYPTOSYM);
 8006032:	f24e 1321 	movw	r3, #57633	@ 0xe121
 8006036:	e151      	b.n	80062dc <phCryptoSym_Sw_CalculateMac+0x374>
        }
    }
    else
    {
        switch((uint8_t) (wOption))
 8006038:	897b      	ldrh	r3, [r7, #10]
 800603a:	b2db      	uxtb	r3, r3
 800603c:	2b00      	cmp	r3, #0
 800603e:	d002      	beq.n	8006046 <phCryptoSym_Sw_CalculateMac+0xde>
 8006040:	2b01      	cmp	r3, #1
 8006042:	d015      	beq.n	8006070 <phCryptoSym_Sw_CalculateMac+0x108>
 8006044:	e011      	b.n	800606a <phCryptoSym_Sw_CalculateMac+0x102>
                    PH_CHECK_SUCCESS_FCT(wStatus, phCryptoSym_Sw_CMAC_GenerateK1K2(pDataParams, pSubKey1, pSubKey2));

                }
#else
                /* Always perform with sub key generation */
                PH_CHECK_SUCCESS_FCT(wStatus, phCryptoSym_Sw_CMAC_GenerateK1K2(pDataParams, pSubKey1, pSubKey2));
 8006046:	f107 0210 	add.w	r2, r7, #16
 800604a:	f107 0320 	add.w	r3, r7, #32
 800604e:	4619      	mov	r1, r3
 8006050:	68f8      	ldr	r0, [r7, #12]
 8006052:	f002 f987 	bl	8008364 <phCryptoSym_Sw_CMAC_GenerateK1K2>
 8006056:	4603      	mov	r3, r0
 8006058:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800605c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006060:	2b00      	cmp	r3, #0
 8006062:	d007      	beq.n	8006074 <phCryptoSym_Sw_CalculateMac+0x10c>
 8006064:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006068:	e138      	b.n	80062dc <phCryptoSym_Sw_CalculateMac+0x374>
                /* Nothing to do! */
                break;

            default:
                /* Add additional Modes of operation in here! */
                return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_PARAMETER, PH_COMP_CRYPTOSYM);
 800606a:	f24e 1323 	movw	r3, #57635	@ 0xe123
 800606e:	e135      	b.n	80062dc <phCryptoSym_Sw_CalculateMac+0x374>
                break;
 8006070:	bf00      	nop
 8006072:	e000      	b.n	8006076 <phCryptoSym_Sw_CalculateMac+0x10e>
                break;
 8006074:	bf00      	nop
        }

        /* Get number of bytes in last block */
        bPaddingLen = (uint8_t) (wDataLen % wBlockSize);
 8006076:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800607a:	893b      	ldrh	r3, [r7, #8]
 800607c:	fbb3 f1f2 	udiv	r1, r3, r2
 8006080:	fb01 f202 	mul.w	r2, r1, r2
 8006084:	1a9b      	subs	r3, r3, r2
 8006086:	b29b      	uxth	r3, r3
 8006088:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45

        /* do we have incomplete blocks? */
        if((0U != bPaddingLen) || (wDataLen == 0x0000U))
 800608c:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8006090:	2b00      	cmp	r3, #0
 8006092:	d102      	bne.n	800609a <phCryptoSym_Sw_CalculateMac+0x132>
 8006094:	893b      	ldrh	r3, [r7, #8]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d13f      	bne.n	800611a <phCryptoSym_Sw_CalculateMac+0x1b2>
        {
            /* Update wDataLen, last block is in other array */
            wDataLen = (uint16_t) (wDataLen - bPaddingLen);
 800609a:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800609e:	b29b      	uxth	r3, r3
 80060a0:	893a      	ldrh	r2, [r7, #8]
 80060a2:	1ad3      	subs	r3, r2, r3
 80060a4:	813b      	strh	r3, [r7, #8]

            (void) memcpy(bLastBlock, &pData[wDataLen], bPaddingLen);
 80060a6:	893b      	ldrh	r3, [r7, #8]
 80060a8:	687a      	ldr	r2, [r7, #4]
 80060aa:	18d1      	adds	r1, r2, r3
 80060ac:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80060b0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80060b4:	4618      	mov	r0, r3
 80060b6:	f01c fb3c 	bl	8022732 <memcpy>

            /* Apply padding byte*/
            bLastBlock[bPaddingLen] = 0x80;
 80060ba:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 80060be:	3350      	adds	r3, #80	@ 0x50
 80060c0:	443b      	add	r3, r7
 80060c2:	2280      	movs	r2, #128	@ 0x80
 80060c4:	f803 2c20 	strb.w	r2, [r3, #-32]
            /* pad with zeros not necessary, memset done upfront*/

            if((uint8_t) wOption == PH_CRYPTOSYM_MAC_MODE_CMAC)
 80060c8:	897b      	ldrh	r3, [r7, #10]
 80060ca:	b2db      	uxtb	r3, r3
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d15c      	bne.n	800618a <phCryptoSym_Sw_CalculateMac+0x222>
            {
                /* XOR with K2, as we have an icomplete block */
                for(bIndex_BlockSize = 0; bIndex_BlockSize < wBlockSize; bIndex_BlockSize++)
 80060d0:	2300      	movs	r3, #0
 80060d2:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 80060d6:	e018      	b.n	800610a <phCryptoSym_Sw_CalculateMac+0x1a2>
                {
                    bLastBlock[bIndex_BlockSize] ^= pSubKey2[bIndex_BlockSize];
 80060d8:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80060dc:	3350      	adds	r3, #80	@ 0x50
 80060de:	443b      	add	r3, r7
 80060e0:	f813 1c20 	ldrb.w	r1, [r3, #-32]
 80060e4:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80060e8:	3350      	adds	r3, #80	@ 0x50
 80060ea:	443b      	add	r3, r7
 80060ec:	f813 2c40 	ldrb.w	r2, [r3, #-64]
 80060f0:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80060f4:	404a      	eors	r2, r1
 80060f6:	b2d2      	uxtb	r2, r2
 80060f8:	3350      	adds	r3, #80	@ 0x50
 80060fa:	443b      	add	r3, r7
 80060fc:	f803 2c20 	strb.w	r2, [r3, #-32]
                for(bIndex_BlockSize = 0; bIndex_BlockSize < wBlockSize; bIndex_BlockSize++)
 8006100:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8006104:	3301      	adds	r3, #1
 8006106:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 800610a:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800610e:	b29a      	uxth	r2, r3
 8006110:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8006114:	429a      	cmp	r2, r3
 8006116:	d3df      	bcc.n	80060d8 <phCryptoSym_Sw_CalculateMac+0x170>
            if((uint8_t) wOption == PH_CRYPTOSYM_MAC_MODE_CMAC)
 8006118:	e037      	b.n	800618a <phCryptoSym_Sw_CalculateMac+0x222>
            }
        }
        else
        {
            /* Update wDataLen, last block is in other array */
            wDataLen = wDataLen - wBlockSize;
 800611a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800611e:	893a      	ldrh	r2, [r7, #8]
 8006120:	1ad3      	subs	r3, r2, r3
 8006122:	813b      	strh	r3, [r7, #8]

            /* Copy whole block into bLastBlock */
            (void) memcpy(bLastBlock, &pData[wDataLen], wBlockSize);
 8006124:	893b      	ldrh	r3, [r7, #8]
 8006126:	687a      	ldr	r2, [r7, #4]
 8006128:	18d1      	adds	r1, r2, r3
 800612a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800612e:	461a      	mov	r2, r3
 8006130:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8006134:	4618      	mov	r0, r3
 8006136:	f01c fafc 	bl	8022732 <memcpy>

            if((uint8_t) wOption == PH_CRYPTOSYM_MAC_MODE_CMAC)
 800613a:	897b      	ldrh	r3, [r7, #10]
 800613c:	b2db      	uxtb	r3, r3
 800613e:	2b00      	cmp	r3, #0
 8006140:	d123      	bne.n	800618a <phCryptoSym_Sw_CalculateMac+0x222>
            {
                /* XOR with K1, as we have a complete block */
                for(bIndex_BlockSize = 0; bIndex_BlockSize < wBlockSize; bIndex_BlockSize++)
 8006142:	2300      	movs	r3, #0
 8006144:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 8006148:	e018      	b.n	800617c <phCryptoSym_Sw_CalculateMac+0x214>
                {
                    bLastBlock[bIndex_BlockSize] ^= pSubKey1[bIndex_BlockSize];
 800614a:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800614e:	3350      	adds	r3, #80	@ 0x50
 8006150:	443b      	add	r3, r7
 8006152:	f813 1c20 	ldrb.w	r1, [r3, #-32]
 8006156:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800615a:	3350      	adds	r3, #80	@ 0x50
 800615c:	443b      	add	r3, r7
 800615e:	f813 2c30 	ldrb.w	r2, [r3, #-48]
 8006162:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8006166:	404a      	eors	r2, r1
 8006168:	b2d2      	uxtb	r2, r2
 800616a:	3350      	adds	r3, #80	@ 0x50
 800616c:	443b      	add	r3, r7
 800616e:	f803 2c20 	strb.w	r2, [r3, #-32]
                for(bIndex_BlockSize = 0; bIndex_BlockSize < wBlockSize; bIndex_BlockSize++)
 8006172:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8006176:	3301      	adds	r3, #1
 8006178:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 800617c:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8006180:	b29a      	uxth	r2, r3
 8006182:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8006186:	429a      	cmp	r2, r3
 8006188:	d3df      	bcc.n	800614a <phCryptoSym_Sw_CalculateMac+0x1e2>
            }
        }
    }

    /* Set the IV to the iv specified in the private data params */
    pIv = pDataParams->pIV;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	3328      	adds	r3, #40	@ 0x28
 800618e:	64bb      	str	r3, [r7, #72]	@ 0x48

    /*Iterate over all blocks and perform the CBC encryption*/
    wIndex_Buff = 0;
 8006190:	2300      	movs	r3, #0
 8006192:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
    while(wIndex_Buff < wDataLen)
 8006196:	e03b      	b.n	8006210 <phCryptoSym_Sw_CalculateMac+0x2a8>
    {
        /* perform the XOR with the previous cipher block */
        for(bIndex_BlockSize = 0; bIndex_BlockSize < wBlockSize; bIndex_BlockSize++)
 8006198:	2300      	movs	r3, #0
 800619a:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 800619e:	e019      	b.n	80061d4 <phCryptoSym_Sw_CalculateMac+0x26c>
        {
            /* Note: after one round pIv == pMac */
#ifdef PH_CRYPTOSYM_SW_USE_8051_DATA_STORAGE
            pHelperBuffer[bIndex_BlockSize] = pIv[bIndex_BlockSize] ^ pData[wIndex_Buff + bIndex_BlockSize];
#else
            pMac[bIndex_BlockSize] = pIv[bIndex_BlockSize] ^ pData[wIndex_Buff + bIndex_BlockSize];
 80061a0:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80061a4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80061a6:	4413      	add	r3, r2
 80061a8:	7819      	ldrb	r1, [r3, #0]
 80061aa:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 80061ae:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80061b2:	4413      	add	r3, r2
 80061b4:	461a      	mov	r2, r3
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	4413      	add	r3, r2
 80061ba:	781a      	ldrb	r2, [r3, #0]
 80061bc:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80061c0:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80061c2:	4403      	add	r3, r0
 80061c4:	404a      	eors	r2, r1
 80061c6:	b2d2      	uxtb	r2, r2
 80061c8:	701a      	strb	r2, [r3, #0]
        for(bIndex_BlockSize = 0; bIndex_BlockSize < wBlockSize; bIndex_BlockSize++)
 80061ca:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80061ce:	3301      	adds	r3, #1
 80061d0:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 80061d4:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80061d8:	b29a      	uxth	r2, r3
 80061da:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80061de:	429a      	cmp	r2, r3
 80061e0:	d3de      	bcc.n	80061a0 <phCryptoSym_Sw_CalculateMac+0x238>

#ifdef PH_CRYPTOSYM_SW_USE_8051_DATA_STORAGE
        PH_CHECK_SUCCESS_FCT(wStatus, phCryptoSym_Sw_EncryptBlock(pDataParams, pHelperBuffer));
        (void) memcpy(pMac, pHelperBuffer, wBlockSize);
#else
        PH_CHECK_SUCCESS_FCT(wStatus, phCryptoSym_Sw_EncryptBlock(pDataParams, pMac));
 80061e2:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80061e4:	68f8      	ldr	r0, [r7, #12]
 80061e6:	f002 f967 	bl	80084b8 <phCryptoSym_Sw_EncryptBlock>
 80061ea:	4603      	mov	r3, r0
 80061ec:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80061f0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d002      	beq.n	80061fe <phCryptoSym_Sw_CalculateMac+0x296>
 80061f8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80061fc:	e06e      	b.n	80062dc <phCryptoSym_Sw_CalculateMac+0x374>
#endif

        /* set pIv to last cipher block*/
        pIv = pMac;
 80061fe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006200:	64bb      	str	r3, [r7, #72]	@ 0x48

        /* update the loop counter */
        wIndex_Buff = wBlockSize + wIndex_Buff;
 8006202:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8006206:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800620a:	4413      	add	r3, r2
 800620c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
    while(wIndex_Buff < wDataLen)
 8006210:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8006214:	893b      	ldrh	r3, [r7, #8]
 8006216:	429a      	cmp	r2, r3
 8006218:	d3be      	bcc.n	8006198 <phCryptoSym_Sw_CalculateMac+0x230>
    } /* end of loop over all data blocks */

    /* If we have a complete MAC, lets encrypt the last block */
    if(0U == (wOption & PH_EXCHANGE_BUFFERED_BIT))
 800621a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800621e:	2b00      	cmp	r3, #0
 8006220:	db2f      	blt.n	8006282 <phCryptoSym_Sw_CalculateMac+0x31a>
    {
        /* Encrypt last block. */
        /* perform the XOR with the previous cipher block */
        for(bIndex_BlockSize = 0; bIndex_BlockSize < wBlockSize; bIndex_BlockSize++)
 8006222:	2300      	movs	r3, #0
 8006224:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 8006228:	e016      	b.n	8006258 <phCryptoSym_Sw_CalculateMac+0x2f0>
        {
            /* Note: after one round pIv == pMac */
#ifdef PH_CRYPTOSYM_SW_USE_8051_DATA_STORAGE
            pHelperBuffer[bIndex_BlockSize] = pIv[bIndex_BlockSize] ^ bLastBlock[bIndex_BlockSize];
#else
            pMac[bIndex_BlockSize] = pIv[bIndex_BlockSize] ^ bLastBlock[bIndex_BlockSize];
 800622a:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800622e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006230:	4413      	add	r3, r2
 8006232:	7819      	ldrb	r1, [r3, #0]
 8006234:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8006238:	3350      	adds	r3, #80	@ 0x50
 800623a:	443b      	add	r3, r7
 800623c:	f813 2c20 	ldrb.w	r2, [r3, #-32]
 8006240:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8006244:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8006246:	4403      	add	r3, r0
 8006248:	404a      	eors	r2, r1
 800624a:	b2d2      	uxtb	r2, r2
 800624c:	701a      	strb	r2, [r3, #0]
        for(bIndex_BlockSize = 0; bIndex_BlockSize < wBlockSize; bIndex_BlockSize++)
 800624e:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8006252:	3301      	adds	r3, #1
 8006254:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 8006258:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800625c:	b29a      	uxth	r2, r3
 800625e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8006262:	429a      	cmp	r2, r3
 8006264:	d3e1      	bcc.n	800622a <phCryptoSym_Sw_CalculateMac+0x2c2>
        }
#ifdef PH_CRYPTOSYM_SW_USE_8051_DATA_STORAGE
        PH_CHECK_SUCCESS_FCT(wStatus, phCryptoSym_Sw_EncryptBlock(pDataParams, pHelperBuffer));
        (void) memcpy(pMac, pHelperBuffer, wBlockSize);
#else
        PH_CHECK_SUCCESS_FCT(wStatus, phCryptoSym_Sw_EncryptBlock(pDataParams, pMac));
 8006266:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8006268:	68f8      	ldr	r0, [r7, #12]
 800626a:	f002 f925 	bl	80084b8 <phCryptoSym_Sw_EncryptBlock>
 800626e:	4603      	mov	r3, r0
 8006270:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8006274:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006278:	2b00      	cmp	r3, #0
 800627a:	d002      	beq.n	8006282 <phCryptoSym_Sw_CalculateMac+0x31a>
 800627c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006280:	e02c      	b.n	80062dc <phCryptoSym_Sw_CalculateMac+0x374>
#endif

    }

    /* do the final update of the IV according to the settings */
    if((pDataParams->wKeepIV == PH_CRYPTOSYM_VALUE_KEEP_IV_ON) || (0U != (wOption & PH_EXCHANGE_BUFFERED_BIT)))
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 8006286:	2b01      	cmp	r3, #1
 8006288:	d003      	beq.n	8006292 <phCryptoSym_Sw_CalculateMac+0x32a>
 800628a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800628e:	2b00      	cmp	r3, #0
 8006290:	da08      	bge.n	80062a4 <phCryptoSym_Sw_CalculateMac+0x33c>
    {
        (void) memcpy(pDataParams->pIV, pMac, wBlockSize);
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	3328      	adds	r3, #40	@ 0x28
 8006296:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800629a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800629c:	4618      	mov	r0, r3
 800629e:	f01c fa48 	bl	8022732 <memcpy>
 80062a2:	e007      	b.n	80062b4 <phCryptoSym_Sw_CalculateMac+0x34c>
    }
    else
    {
        /* Clear the IV for security reasons */
        (void) memset(pDataParams->pIV, 0, wBlockSize);
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	3328      	adds	r3, #40	@ 0x28
 80062a8:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80062ac:	2100      	movs	r1, #0
 80062ae:	4618      	mov	r0, r3
 80062b0:	f01c f9c0 	bl	8022634 <memset>
    }

#ifdef PH_CRYPTOSYM_SW_ONLINE_CMAC_SUBKEY_CALCULATION
    /* Clear key arrays */
    (void) memset(pSubKey1, 0x00, (size_t) sizeof(pSubKey1));
 80062b4:	f107 0320 	add.w	r3, r7, #32
 80062b8:	2210      	movs	r2, #16
 80062ba:	2100      	movs	r1, #0
 80062bc:	4618      	mov	r0, r3
 80062be:	f01c f9b9 	bl	8022634 <memset>
    (void) memset(pSubKey2, 0x00, (size_t) sizeof(pSubKey2));
 80062c2:	f107 0310 	add.w	r3, r7, #16
 80062c6:	2210      	movs	r2, #16
 80062c8:	2100      	movs	r1, #0
 80062ca:	4618      	mov	r0, r3
 80062cc:	f01c f9b2 	bl	8022634 <memset>
#endif

    *pMacLen = (uint8_t) wBlockSize;
 80062d0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80062d4:	b2da      	uxtb	r2, r3
 80062d6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80062d8:	701a      	strb	r2, [r3, #0]
    return PH_ERR_SUCCESS;
 80062da:	2300      	movs	r3, #0
}
 80062dc:	4618      	mov	r0, r3
 80062de:	3750      	adds	r7, #80	@ 0x50
 80062e0:	46bd      	mov	sp, r7
 80062e2:	bd80      	pop	{r7, pc}

080062e4 <phCryptoSym_Sw_LoadIv>:

phStatus_t phCryptoSym_Sw_LoadIv(phCryptoSym_Sw_DataParams_t * pDataParams, const uint8_t * pIV, uint8_t bIVLen)
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b086      	sub	sp, #24
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	60f8      	str	r0, [r7, #12]
 80062ec:	60b9      	str	r1, [r7, #8]
 80062ee:	4613      	mov	r3, r2
 80062f0:	71fb      	strb	r3, [r7, #7]
    phStatus_t  PH_MEMLOC_REM wStatus = 0;
 80062f2:	2300      	movs	r3, #0
 80062f4:	82fb      	strh	r3, [r7, #22]
    uint16_t    PH_MEMLOC_REM wBlockSize = 0;
 80062f6:	2300      	movs	r3, #0
 80062f8:	82bb      	strh	r3, [r7, #20]

    /* Get the block size of the currently loaded key */
    PH_CHECK_SUCCESS_FCT(wStatus, phCryptoSym_Sw_GetConfig(pDataParams, PH_CRYPTOSYM_CONFIG_BLOCK_SIZE, &wBlockSize));
 80062fa:	f107 0314 	add.w	r3, r7, #20
 80062fe:	461a      	mov	r2, r3
 8006300:	2102      	movs	r1, #2
 8006302:	68f8      	ldr	r0, [r7, #12]
 8006304:	f000 f8a0 	bl	8006448 <phCryptoSym_Sw_GetConfig>
 8006308:	4603      	mov	r3, r0
 800630a:	82fb      	strh	r3, [r7, #22]
 800630c:	8afb      	ldrh	r3, [r7, #22]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d001      	beq.n	8006316 <phCryptoSym_Sw_LoadIv+0x32>
 8006312:	8afb      	ldrh	r3, [r7, #22]
 8006314:	e00f      	b.n	8006336 <phCryptoSym_Sw_LoadIv+0x52>

    /* Check block-size */
    if(bIVLen != wBlockSize)
 8006316:	79fb      	ldrb	r3, [r7, #7]
 8006318:	b29a      	uxth	r2, r3
 800631a:	8abb      	ldrh	r3, [r7, #20]
 800631c:	429a      	cmp	r2, r3
 800631e:	d002      	beq.n	8006326 <phCryptoSym_Sw_LoadIv+0x42>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_CRYPTOSYM);
 8006320:	f24e 1321 	movw	r3, #57633	@ 0xe121
 8006324:	e007      	b.n	8006336 <phCryptoSym_Sw_LoadIv+0x52>
    }

    /* Update IV */
    (void) memcpy(pDataParams->pIV, pIV, wBlockSize);
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	3328      	adds	r3, #40	@ 0x28
 800632a:	8aba      	ldrh	r2, [r7, #20]
 800632c:	68b9      	ldr	r1, [r7, #8]
 800632e:	4618      	mov	r0, r3
 8006330:	f01c f9ff 	bl	8022732 <memcpy>

    return PH_ERR_SUCCESS;
 8006334:	2300      	movs	r3, #0
}
 8006336:	4618      	mov	r0, r3
 8006338:	3718      	adds	r7, #24
 800633a:	46bd      	mov	sp, r7
 800633c:	bd80      	pop	{r7, pc}
	...

08006340 <phCryptoSym_Sw_LoadKeyDirect>:
    return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_COMMAND, PH_COMP_CRYPTOSYM);
#endif /* NXPBUILD__PH_KEYSTORE */
}

phStatus_t phCryptoSym_Sw_LoadKeyDirect(phCryptoSym_Sw_DataParams_t * pDataParams, const uint8_t * pKey, uint16_t wKeyType)
{
 8006340:	b580      	push	{r7, lr}
 8006342:	b086      	sub	sp, #24
 8006344:	af00      	add	r7, sp, #0
 8006346:	60f8      	str	r0, [r7, #12]
 8006348:	60b9      	str	r1, [r7, #8]
 800634a:	4613      	mov	r3, r2
 800634c:	80fb      	strh	r3, [r7, #6]
    phStatus_t  PH_MEMLOC_REM wStatus = 0;
 800634e:	2300      	movs	r3, #0
 8006350:	82fb      	strh	r3, [r7, #22]

    /* Clear existing key */
    (void) memset(pDataParams->pKey, 0x00, (size_t) sizeof(pDataParams->pKey));
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	3308      	adds	r3, #8
 8006356:	2220      	movs	r2, #32
 8006358:	2100      	movs	r1, #0
 800635a:	4618      	mov	r0, r3
 800635c:	f01c f96a 	bl	8022634 <memset>
#ifndef PH_CRYPTOSYM_SW_ONLINE_CMAC_SUBKEY_CALCULATION
        /* Disable the CMAC calculated Flag */
        pDataParams->bCMACSubKeysInitialized = PH_OFF;
#endif /* PH_CRYPTOSYM_SW_ONLINE_CMAC_SUBKEY_CALCULATION */

        switch(wKeyType)
 8006360:	88fb      	ldrh	r3, [r7, #6]
 8006362:	2b05      	cmp	r3, #5
 8006364:	d859      	bhi.n	800641a <phCryptoSym_Sw_LoadKeyDirect+0xda>
 8006366:	a201      	add	r2, pc, #4	@ (adr r2, 800636c <phCryptoSym_Sw_LoadKeyDirect+0x2c>)
 8006368:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800636c:	08006385 	.word	0x08006385
 8006370:	0800639f 	.word	0x0800639f
 8006374:	080063b9 	.word	0x080063b9
 8006378:	080063d3 	.word	0x080063d3
 800637c:	080063eb 	.word	0x080063eb
 8006380:	08006403 	.word	0x08006403
        {
#ifdef PH_CRYPTOSYM_SW_AES
            case PH_CRYPTOSYM_KEY_TYPE_AES128:
                PH_CHECK_SUCCESS_FCT(wStatus, phCryptoSym_Sw_Aes_KeyExpansion(
 8006384:	232c      	movs	r3, #44	@ 0x2c
 8006386:	2204      	movs	r2, #4
 8006388:	68b9      	ldr	r1, [r7, #8]
 800638a:	68f8      	ldr	r0, [r7, #12]
 800638c:	f000 f8d8 	bl	8006540 <phCryptoSym_Sw_Aes_KeyExpansion>
 8006390:	4603      	mov	r3, r0
 8006392:	82fb      	strh	r3, [r7, #22]
 8006394:	8afb      	ldrh	r3, [r7, #22]
 8006396:	2b00      	cmp	r3, #0
 8006398:	d042      	beq.n	8006420 <phCryptoSym_Sw_LoadKeyDirect+0xe0>
 800639a:	8afb      	ldrh	r3, [r7, #22]
 800639c:	e04f      	b.n	800643e <phCryptoSym_Sw_LoadKeyDirect+0xfe>
                    PH_CRYPTOSYM_AES128_KEY_SIZE >> 2U,
                    (PH_CRYPTOSYM_SW_NUM_AES_ROUNDS_128 + 1U) << 2U));
                break;

            case PH_CRYPTOSYM_KEY_TYPE_AES192:
                PH_CHECK_SUCCESS_FCT(wStatus, phCryptoSym_Sw_Aes_KeyExpansion(
 800639e:	2334      	movs	r3, #52	@ 0x34
 80063a0:	2206      	movs	r2, #6
 80063a2:	68b9      	ldr	r1, [r7, #8]
 80063a4:	68f8      	ldr	r0, [r7, #12]
 80063a6:	f000 f8cb 	bl	8006540 <phCryptoSym_Sw_Aes_KeyExpansion>
 80063aa:	4603      	mov	r3, r0
 80063ac:	82fb      	strh	r3, [r7, #22]
 80063ae:	8afb      	ldrh	r3, [r7, #22]
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d037      	beq.n	8006424 <phCryptoSym_Sw_LoadKeyDirect+0xe4>
 80063b4:	8afb      	ldrh	r3, [r7, #22]
 80063b6:	e042      	b.n	800643e <phCryptoSym_Sw_LoadKeyDirect+0xfe>
                    PH_CRYPTOSYM_AES192_KEY_SIZE >> 2U,
                    (PH_CRYPTOSYM_SW_NUM_AES_ROUNDS_192 + 1U) << 2U));
                break;

            case PH_CRYPTOSYM_KEY_TYPE_AES256:
                PH_CHECK_SUCCESS_FCT(wStatus, phCryptoSym_Sw_Aes_KeyExpansion(
 80063b8:	233c      	movs	r3, #60	@ 0x3c
 80063ba:	2208      	movs	r2, #8
 80063bc:	68b9      	ldr	r1, [r7, #8]
 80063be:	68f8      	ldr	r0, [r7, #12]
 80063c0:	f000 f8be 	bl	8006540 <phCryptoSym_Sw_Aes_KeyExpansion>
 80063c4:	4603      	mov	r3, r0
 80063c6:	82fb      	strh	r3, [r7, #22]
 80063c8:	8afb      	ldrh	r3, [r7, #22]
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d02c      	beq.n	8006428 <phCryptoSym_Sw_LoadKeyDirect+0xe8>
 80063ce:	8afb      	ldrh	r3, [r7, #22]
 80063d0:	e035      	b.n	800643e <phCryptoSym_Sw_LoadKeyDirect+0xfe>
                break;
#endif /* PH_CRYPTOSYM_SW_AES */

#ifdef PH_CRYPTOSYM_SW_DES
            case PH_CRYPTOSYM_KEY_TYPE_DES:
                PH_CHECK_SUCCESS_FCT(wStatus, phCryptoSym_Sw_Des_KeyInit(pDataParams, pKey, 1));
 80063d2:	2201      	movs	r2, #1
 80063d4:	68b9      	ldr	r1, [r7, #8]
 80063d6:	68f8      	ldr	r0, [r7, #12]
 80063d8:	f000 fe62 	bl	80070a0 <phCryptoSym_Sw_Des_KeyInit>
 80063dc:	4603      	mov	r3, r0
 80063de:	82fb      	strh	r3, [r7, #22]
 80063e0:	8afb      	ldrh	r3, [r7, #22]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d022      	beq.n	800642c <phCryptoSym_Sw_LoadKeyDirect+0xec>
 80063e6:	8afb      	ldrh	r3, [r7, #22]
 80063e8:	e029      	b.n	800643e <phCryptoSym_Sw_LoadKeyDirect+0xfe>
                break;

            case PH_CRYPTOSYM_KEY_TYPE_2K3DES:
                PH_CHECK_SUCCESS_FCT(wStatus, phCryptoSym_Sw_Des_KeyInit(pDataParams, pKey, 2));
 80063ea:	2202      	movs	r2, #2
 80063ec:	68b9      	ldr	r1, [r7, #8]
 80063ee:	68f8      	ldr	r0, [r7, #12]
 80063f0:	f000 fe56 	bl	80070a0 <phCryptoSym_Sw_Des_KeyInit>
 80063f4:	4603      	mov	r3, r0
 80063f6:	82fb      	strh	r3, [r7, #22]
 80063f8:	8afb      	ldrh	r3, [r7, #22]
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d018      	beq.n	8006430 <phCryptoSym_Sw_LoadKeyDirect+0xf0>
 80063fe:	8afb      	ldrh	r3, [r7, #22]
 8006400:	e01d      	b.n	800643e <phCryptoSym_Sw_LoadKeyDirect+0xfe>
                break;

            case PH_CRYPTOSYM_KEY_TYPE_3K3DES:
                PH_CHECK_SUCCESS_FCT(wStatus, phCryptoSym_Sw_Des_KeyInit(pDataParams, pKey, 3));
 8006402:	2203      	movs	r2, #3
 8006404:	68b9      	ldr	r1, [r7, #8]
 8006406:	68f8      	ldr	r0, [r7, #12]
 8006408:	f000 fe4a 	bl	80070a0 <phCryptoSym_Sw_Des_KeyInit>
 800640c:	4603      	mov	r3, r0
 800640e:	82fb      	strh	r3, [r7, #22]
 8006410:	8afb      	ldrh	r3, [r7, #22]
 8006412:	2b00      	cmp	r3, #0
 8006414:	d00e      	beq.n	8006434 <phCryptoSym_Sw_LoadKeyDirect+0xf4>
 8006416:	8afb      	ldrh	r3, [r7, #22]
 8006418:	e011      	b.n	800643e <phCryptoSym_Sw_LoadKeyDirect+0xfe>
                break;
#endif /* PH_CRYPTOSYM_SW_DES */

        default:
            return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_PARAMETER, PH_COMP_CRYPTOSYM);
 800641a:	f24e 1323 	movw	r3, #57635	@ 0xe123
 800641e:	e00e      	b.n	800643e <phCryptoSym_Sw_LoadKeyDirect+0xfe>
                break;
 8006420:	bf00      	nop
 8006422:	e008      	b.n	8006436 <phCryptoSym_Sw_LoadKeyDirect+0xf6>
                break;
 8006424:	bf00      	nop
 8006426:	e006      	b.n	8006436 <phCryptoSym_Sw_LoadKeyDirect+0xf6>
                break;
 8006428:	bf00      	nop
 800642a:	e004      	b.n	8006436 <phCryptoSym_Sw_LoadKeyDirect+0xf6>
                break;
 800642c:	bf00      	nop
 800642e:	e002      	b.n	8006436 <phCryptoSym_Sw_LoadKeyDirect+0xf6>
                break;
 8006430:	bf00      	nop
 8006432:	e000      	b.n	8006436 <phCryptoSym_Sw_LoadKeyDirect+0xf6>
                break;
 8006434:	bf00      	nop
        }
    }
    /* Update global KeyType */
    pDataParams->wKeyType = wKeyType;
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	88fa      	ldrh	r2, [r7, #6]
 800643a:	871a      	strh	r2, [r3, #56]	@ 0x38

    return PH_ERR_SUCCESS;
 800643c:	2300      	movs	r3, #0
}
 800643e:	4618      	mov	r0, r3
 8006440:	3718      	adds	r7, #24
 8006442:	46bd      	mov	sp, r7
 8006444:	bd80      	pop	{r7, pc}
 8006446:	bf00      	nop

08006448 <phCryptoSym_Sw_GetConfig>:

    return PH_ERR_SUCCESS;
}

phStatus_t phCryptoSym_Sw_GetConfig(phCryptoSym_Sw_DataParams_t * pDataParams, uint16_t wConfig, uint16_t * pValue)
{
 8006448:	b480      	push	{r7}
 800644a:	b085      	sub	sp, #20
 800644c:	af00      	add	r7, sp, #0
 800644e:	60f8      	str	r0, [r7, #12]
 8006450:	460b      	mov	r3, r1
 8006452:	607a      	str	r2, [r7, #4]
 8006454:	817b      	strh	r3, [r7, #10]
    switch(wConfig)
 8006456:	897b      	ldrh	r3, [r7, #10]
 8006458:	2b06      	cmp	r3, #6
 800645a:	d867      	bhi.n	800652c <phCryptoSym_Sw_GetConfig+0xe4>
 800645c:	a201      	add	r2, pc, #4	@ (adr r2, 8006464 <phCryptoSym_Sw_GetConfig+0x1c>)
 800645e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006462:	bf00      	nop
 8006464:	0800650f 	.word	0x0800650f
 8006468:	08006481 	.word	0x08006481
 800646c:	080064e1 	.word	0x080064e1
 8006470:	08006519 	.word	0x08006519
 8006474:	0800652d 	.word	0x0800652d
 8006478:	0800652d 	.word	0x0800652d
 800647c:	08006523 	.word	0x08006523
    {
        case PH_CRYPTOSYM_CONFIG_KEY_SIZE:
            switch(pDataParams->wKeyType)
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 8006484:	2b05      	cmp	r3, #5
 8006486:	d827      	bhi.n	80064d8 <phCryptoSym_Sw_GetConfig+0x90>
 8006488:	a201      	add	r2, pc, #4	@ (adr r2, 8006490 <phCryptoSym_Sw_GetConfig+0x48>)
 800648a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800648e:	bf00      	nop
 8006490:	080064a9 	.word	0x080064a9
 8006494:	080064b1 	.word	0x080064b1
 8006498:	080064b9 	.word	0x080064b9
 800649c:	080064c1 	.word	0x080064c1
 80064a0:	080064c9 	.word	0x080064c9
 80064a4:	080064d1 	.word	0x080064d1
            {
#ifdef PH_CRYPTOSYM_SW_AES
                case PH_CRYPTOSYM_KEY_TYPE_AES128:
                    *pValue = PH_CRYPTOSYM_AES128_KEY_SIZE;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2210      	movs	r2, #16
 80064ac:	801a      	strh	r2, [r3, #0]
                    break;
 80064ae:	e016      	b.n	80064de <phCryptoSym_Sw_GetConfig+0x96>

                case PH_CRYPTOSYM_KEY_TYPE_AES192:
                    *pValue = PH_CRYPTOSYM_AES192_KEY_SIZE;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2218      	movs	r2, #24
 80064b4:	801a      	strh	r2, [r3, #0]
                    break;
 80064b6:	e012      	b.n	80064de <phCryptoSym_Sw_GetConfig+0x96>

                case PH_CRYPTOSYM_KEY_TYPE_AES256:
                    *pValue = PH_CRYPTOSYM_AES256_KEY_SIZE;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2220      	movs	r2, #32
 80064bc:	801a      	strh	r2, [r3, #0]
                    break;
 80064be:	e00e      	b.n	80064de <phCryptoSym_Sw_GetConfig+0x96>
#endif /* PH_CRYPTOSYM_SW_AES */

#ifdef PH_CRYPTOSYM_SW_DES
                case PH_CRYPTOSYM_KEY_TYPE_DES:
                    *pValue = PH_CRYPTOSYM_DES_KEY_SIZE;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2208      	movs	r2, #8
 80064c4:	801a      	strh	r2, [r3, #0]
                    break;
 80064c6:	e00a      	b.n	80064de <phCryptoSym_Sw_GetConfig+0x96>

                case PH_CRYPTOSYM_KEY_TYPE_2K3DES:
                    *pValue = PH_CRYPTOSYM_2K3DES_KEY_SIZE;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2210      	movs	r2, #16
 80064cc:	801a      	strh	r2, [r3, #0]
                    break;
 80064ce:	e006      	b.n	80064de <phCryptoSym_Sw_GetConfig+0x96>

                case PH_CRYPTOSYM_KEY_TYPE_3K3DES:
                    *pValue = PH_CRYPTOSYM_3K3DES_KEY_SIZE;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2218      	movs	r2, #24
 80064d4:	801a      	strh	r2, [r3, #0]
                    break;
 80064d6:	e002      	b.n	80064de <phCryptoSym_Sw_GetConfig+0x96>
#endif /* PH_CRYPTOSYM_SW_DES */

                default:
                    return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_CRYPTOSYM);
 80064d8:	f24e 1321 	movw	r3, #57633	@ 0xe121
 80064dc:	e02a      	b.n	8006534 <phCryptoSym_Sw_GetConfig+0xec>
            }
            break;
 80064de:	e028      	b.n	8006532 <phCryptoSym_Sw_GetConfig+0xea>

        case PH_CRYPTOSYM_CONFIG_BLOCK_SIZE:
            switch(pDataParams->wKeyType)
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 80064e4:	2b02      	cmp	r3, #2
 80064e6:	dc02      	bgt.n	80064ee <phCryptoSym_Sw_GetConfig+0xa6>
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	da04      	bge.n	80064f6 <phCryptoSym_Sw_GetConfig+0xae>
 80064ec:	e00b      	b.n	8006506 <phCryptoSym_Sw_GetConfig+0xbe>
 80064ee:	3b03      	subs	r3, #3
 80064f0:	2b02      	cmp	r3, #2
 80064f2:	d808      	bhi.n	8006506 <phCryptoSym_Sw_GetConfig+0xbe>
 80064f4:	e003      	b.n	80064fe <phCryptoSym_Sw_GetConfig+0xb6>
            {
#ifdef PH_CRYPTOSYM_SW_AES
                case PH_CRYPTOSYM_KEY_TYPE_AES128:
                case PH_CRYPTOSYM_KEY_TYPE_AES192:
                case PH_CRYPTOSYM_KEY_TYPE_AES256:
                    *pValue = PH_CRYPTOSYM_AES_BLOCK_SIZE;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	2210      	movs	r2, #16
 80064fa:	801a      	strh	r2, [r3, #0]
                    break;
 80064fc:	e006      	b.n	800650c <phCryptoSym_Sw_GetConfig+0xc4>

#ifdef PH_CRYPTOSYM_SW_DES
                case PH_CRYPTOSYM_KEY_TYPE_DES:
                case PH_CRYPTOSYM_KEY_TYPE_2K3DES:
                case PH_CRYPTOSYM_KEY_TYPE_3K3DES:
                    *pValue = PH_CRYPTOSYM_DES_BLOCK_SIZE;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	2208      	movs	r2, #8
 8006502:	801a      	strh	r2, [r3, #0]
                    break;
 8006504:	e002      	b.n	800650c <phCryptoSym_Sw_GetConfig+0xc4>
#endif /* PH_CRYPTOSYM_SW_DES */

                default:
                    return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_CRYPTOSYM);
 8006506:	f24e 1321 	movw	r3, #57633	@ 0xe121
 800650a:	e013      	b.n	8006534 <phCryptoSym_Sw_GetConfig+0xec>
            }
            break;
 800650c:	e011      	b.n	8006532 <phCryptoSym_Sw_GetConfig+0xea>

        case PH_CRYPTOSYM_CONFIG_KEY_TYPE:
            *pValue = pDataParams->wKeyType;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	8f1a      	ldrh	r2, [r3, #56]	@ 0x38
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	801a      	strh	r2, [r3, #0]
            break;
 8006516:	e00c      	b.n	8006532 <phCryptoSym_Sw_GetConfig+0xea>

        case PH_CRYPTOSYM_CONFIG_KEEP_IV:
            *pValue = pDataParams->wKeepIV;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	8f5a      	ldrh	r2, [r3, #58]	@ 0x3a
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	801a      	strh	r2, [r3, #0]
            break;
 8006520:	e007      	b.n	8006532 <phCryptoSym_Sw_GetConfig+0xea>

        case PH_CRYPTOSYM_CONFIG_ADDITIONAL_INFO:
            *pValue = pDataParams->wAddInfo;
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	8f9a      	ldrh	r2, [r3, #60]	@ 0x3c
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	801a      	strh	r2, [r3, #0]
            break;
 800652a:	e002      	b.n	8006532 <phCryptoSym_Sw_GetConfig+0xea>

        default:
            return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_PARAMETER, PH_COMP_CRYPTOSYM);
 800652c:	f24e 1323 	movw	r3, #57635	@ 0xe123
 8006530:	e000      	b.n	8006534 <phCryptoSym_Sw_GetConfig+0xec>
    }

    return PH_ERR_SUCCESS;
 8006532:	2300      	movs	r3, #0
}
 8006534:	4618      	mov	r0, r3
 8006536:	3714      	adds	r7, #20
 8006538:	46bd      	mov	sp, r7
 800653a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653e:	4770      	bx	lr

08006540 <phCryptoSym_Sw_Aes_KeyExpansion>:
    phCryptoSym_Sw_DataParams_t * pDataParams,
    const uint8_t * pKey,
    uint8_t bNkCurrent,
    uint8_t bNkMax
    )
{
 8006540:	b580      	push	{r7, lr}
 8006542:	b084      	sub	sp, #16
 8006544:	af00      	add	r7, sp, #0
 8006546:	60f8      	str	r0, [r7, #12]
 8006548:	60b9      	str	r1, [r7, #8]
 800654a:	4611      	mov	r1, r2
 800654c:	461a      	mov	r2, r3
 800654e:	460b      	mov	r3, r1
 8006550:	71fb      	strb	r3, [r7, #7]
 8006552:	4613      	mov	r3, r2
 8006554:	71bb      	strb	r3, [r7, #6]
    {
        /* Noting to do */;
    }

    /* We only need to copy the key provided... */
    (void)memcpy(pDataParams->pKey, pKey, (size_t)(((uint32_t)bNkCurrent) << 2U));
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	f103 0008 	add.w	r0, r3, #8
 800655c:	79fb      	ldrb	r3, [r7, #7]
 800655e:	009b      	lsls	r3, r3, #2
 8006560:	461a      	mov	r2, r3
 8006562:	68b9      	ldr	r1, [r7, #8]
 8006564:	f01c f8e5 	bl	8022732 <memcpy>
#endif /* PH_CRYPTOSYM_SW_ONLINE_KEYSCHEDULING */
    return PH_ERR_SUCCESS;
 8006568:	2300      	movs	r3, #0
}
 800656a:	4618      	mov	r0, r3
 800656c:	3710      	adds	r7, #16
 800656e:	46bd      	mov	sp, r7
 8006570:	bd80      	pop	{r7, pc}

08006572 <phCryptoSym_Sw_Aes_EncryptBlock>:
phStatus_t phCryptoSym_Sw_Aes_EncryptBlock(
    phCryptoSym_Sw_DataParams_t * pDataParams,
    uint8_t PH_CRYTOSYM_SW_FAST_RAM * pBlock,
    uint8_t bNumRounds
    )
{
 8006572:	b580      	push	{r7, lr}
 8006574:	b090      	sub	sp, #64	@ 0x40
 8006576:	af02      	add	r7, sp, #8
 8006578:	60f8      	str	r0, [r7, #12]
 800657a:	60b9      	str	r1, [r7, #8]
 800657c:	4613      	mov	r3, r2
 800657e:	71fb      	strb	r3, [r7, #7]
    /* AddRoundKey(state, w[0, Nb-1])  See Sec. 5.1.4*/
    phCryptoSym_Sw_Aes_AddRoundKey(pBlock, pDataParams->pKey, 0);
#else
    uint8_t i;
    uint8_t bNk;
    uint8_t bCurrentNk = 0;
 8006580:	2300      	movs	r3, #0
 8006582:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    uint8_t PH_CRYTOSYM_SW_FAST_RAM bTmpKey[PH_CRYPTOSYM_AES256_KEY_SIZE];

    /* In case of online key scheduling, the key needs to be copied into a temporary array and the bNk as well as the
    bCurrentNk have to be provided to the add round key function */
    switch(pDataParams->wKeyType)
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 800658a:	2b02      	cmp	r3, #2
 800658c:	d00e      	beq.n	80065ac <phCryptoSym_Sw_Aes_EncryptBlock+0x3a>
 800658e:	2b02      	cmp	r3, #2
 8006590:	dc10      	bgt.n	80065b4 <phCryptoSym_Sw_Aes_EncryptBlock+0x42>
 8006592:	2b00      	cmp	r3, #0
 8006594:	d002      	beq.n	800659c <phCryptoSym_Sw_Aes_EncryptBlock+0x2a>
 8006596:	2b01      	cmp	r3, #1
 8006598:	d004      	beq.n	80065a4 <phCryptoSym_Sw_Aes_EncryptBlock+0x32>
 800659a:	e00b      	b.n	80065b4 <phCryptoSym_Sw_Aes_EncryptBlock+0x42>
    {
    case PH_CRYPTOSYM_KEY_TYPE_AES128:
        bNk = 4;
 800659c:	2304      	movs	r3, #4
 800659e:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
        break;
 80065a2:	e00a      	b.n	80065ba <phCryptoSym_Sw_Aes_EncryptBlock+0x48>
    case PH_CRYPTOSYM_KEY_TYPE_AES192:
        bNk = 6;
 80065a4:	2306      	movs	r3, #6
 80065a6:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
        break;
 80065aa:	e006      	b.n	80065ba <phCryptoSym_Sw_Aes_EncryptBlock+0x48>
    case PH_CRYPTOSYM_KEY_TYPE_AES256:
        bNk = 8;
 80065ac:	2308      	movs	r3, #8
 80065ae:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
        break;
 80065b2:	e002      	b.n	80065ba <phCryptoSym_Sw_Aes_EncryptBlock+0x48>
    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INTERNAL_ERROR, PH_COMP_CRYPTOSYM);
 80065b4:	f24e 137f 	movw	r3, #57727	@ 0xe17f
 80065b8:	e04a      	b.n	8006650 <phCryptoSym_Sw_Aes_EncryptBlock+0xde>
    }
    /* Recopy the key */
    (void)memcpy(bTmpKey, pDataParams->pKey, (size_t)(((uint32_t)bNk) << 2U));
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	f103 0108 	add.w	r1, r3, #8
 80065c0:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80065c4:	009a      	lsls	r2, r3, #2
 80065c6:	f107 0314 	add.w	r3, r7, #20
 80065ca:	4618      	mov	r0, r3
 80065cc:	f01c f8b1 	bl	8022732 <memcpy>

    /* AddRoundKey(state, w[0, Nb-1])  See Sec. 5.1.4*/
    phCryptoSym_Sw_Aes_AddRoundKey(pBlock, bTmpKey, &bCurrentNk, bNk, PH_CRYPTOSYM_KEYSCHEDULE_ENCRYPTION);
 80065d0:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80065d4:	f107 0235 	add.w	r2, r7, #53	@ 0x35
 80065d8:	f107 0114 	add.w	r1, r7, #20
 80065dc:	200f      	movs	r0, #15
 80065de:	9000      	str	r0, [sp, #0]
 80065e0:	68b8      	ldr	r0, [r7, #8]
 80065e2:	f000 fba9 	bl	8006d38 <phCryptoSym_Sw_Aes_AddRoundKey>
#endif /* PH_CRYPTOSYM_SW_ONLINE_KEYSCHEDULING */

    /* for round = 1 step 1 to Nr-1 */
    for (i=1; i< bNumRounds; i++)
 80065e6:	2301      	movs	r3, #1
 80065e8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80065ec:	e015      	b.n	800661a <phCryptoSym_Sw_Aes_EncryptBlock+0xa8>
    {
        /* SubBytes(state)  See Sec. 5.1.1 */
        /* ShiftRows(state)  See Sec. 5.1.2*/
        phCryptoSym_Sw_Aes_SubBytesShiftRows(pBlock);
 80065ee:	68b8      	ldr	r0, [r7, #8]
 80065f0:	f000 f8c8 	bl	8006784 <phCryptoSym_Sw_Aes_SubBytesShiftRows>
        /* MixColumns(state)  See Sec. 5.1.3 */
        phCryptoSym_Sw_Aes_MixColumns(pBlock);
 80065f4:	68b8      	ldr	r0, [r7, #8]
 80065f6:	f000 fa09 	bl	8006a0c <phCryptoSym_Sw_Aes_MixColumns>
#ifndef PH_CRYPTOSYM_SW_ONLINE_KEYSCHEDULING
        /* AddRoundKey(state, w[round*Nb, (round+1U)*Nb-1]) */
        phCryptoSym_Sw_Aes_AddRoundKey(pBlock, pDataParams->pKey, i);
#else
        /* AddRoundKey(state, w[round*Nb, (round+1U)*Nb-1]) */
        phCryptoSym_Sw_Aes_AddRoundKey(pBlock, bTmpKey, &bCurrentNk, bNk, PH_CRYPTOSYM_KEYSCHEDULE_ENCRYPTION);
 80065fa:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80065fe:	f107 0235 	add.w	r2, r7, #53	@ 0x35
 8006602:	f107 0114 	add.w	r1, r7, #20
 8006606:	200f      	movs	r0, #15
 8006608:	9000      	str	r0, [sp, #0]
 800660a:	68b8      	ldr	r0, [r7, #8]
 800660c:	f000 fb94 	bl	8006d38 <phCryptoSym_Sw_Aes_AddRoundKey>
    for (i=1; i< bNumRounds; i++)
 8006610:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006614:	3301      	adds	r3, #1
 8006616:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800661a:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800661e:	79fb      	ldrb	r3, [r7, #7]
 8006620:	429a      	cmp	r2, r3
 8006622:	d3e4      	bcc.n	80065ee <phCryptoSym_Sw_Aes_EncryptBlock+0x7c>
#endif /* PH_CRYPTOSYM_SW_ONLINE_KEYSCHEDULING */
    } /* end for */

    /* SubBytes(state) */
    /* ShiftRows(state) */
    phCryptoSym_Sw_Aes_SubBytesShiftRows(pBlock);
 8006624:	68b8      	ldr	r0, [r7, #8]
 8006626:	f000 f8ad 	bl	8006784 <phCryptoSym_Sw_Aes_SubBytesShiftRows>
#ifndef PH_CRYPTOSYM_SW_ONLINE_KEYSCHEDULING
    /* AddRoundKey(state, w[Nr*Nb, (Nr+1U)*Nb-1]) */
    phCryptoSym_Sw_Aes_AddRoundKey(pBlock, pDataParams->pKey, i);
#else
    /* AddRoundKey(state, w[Nr*Nb, (Nr+1U)*Nb-1]) */
    phCryptoSym_Sw_Aes_AddRoundKey(pBlock, bTmpKey, &bCurrentNk, bNk, PH_CRYPTOSYM_KEYSCHEDULE_ENCRYPTION);
 800662a:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800662e:	f107 0235 	add.w	r2, r7, #53	@ 0x35
 8006632:	f107 0114 	add.w	r1, r7, #20
 8006636:	200f      	movs	r0, #15
 8006638:	9000      	str	r0, [sp, #0]
 800663a:	68b8      	ldr	r0, [r7, #8]
 800663c:	f000 fb7c 	bl	8006d38 <phCryptoSym_Sw_Aes_AddRoundKey>

    /* Clear TmpKey */
    (void)memset(bTmpKey, 0x00, (size_t)sizeof(bTmpKey));
 8006640:	f107 0314 	add.w	r3, r7, #20
 8006644:	2220      	movs	r2, #32
 8006646:	2100      	movs	r1, #0
 8006648:	4618      	mov	r0, r3
 800664a:	f01b fff3 	bl	8022634 <memset>
#endif /* PH_CRYPTOSYM_SW_ONLINE_KEYSCHEDULING */

    return PH_ERR_SUCCESS;
 800664e:	2300      	movs	r3, #0
}
 8006650:	4618      	mov	r0, r3
 8006652:	3738      	adds	r7, #56	@ 0x38
 8006654:	46bd      	mov	sp, r7
 8006656:	bd80      	pop	{r7, pc}

08006658 <phCryptoSym_Sw_Aes_DecryptBlock>:
phStatus_t phCryptoSym_Sw_Aes_DecryptBlock(
    phCryptoSym_Sw_DataParams_t * pDataParams,
    uint8_t PH_CRYTOSYM_SW_FAST_RAM * pBlock,
    uint8_t bNumRounds
    )
{
 8006658:	b580      	push	{r7, lr}
 800665a:	b090      	sub	sp, #64	@ 0x40
 800665c:	af02      	add	r7, sp, #8
 800665e:	60f8      	str	r0, [r7, #12]
 8006660:	60b9      	str	r1, [r7, #8]
 8006662:	4613      	mov	r3, r2
 8006664:	71fb      	strb	r3, [r7, #7]

    /* In case of online key scheduling, the key needs to be copied into a temporary array and the bNk as well as the
    bCurrentNk have to be provided to the add round key function. In addition, the complete key expansion has to be
    performed upfront because the first round key needed is the one corresponding to round 10/12/14. */

    switch(pDataParams->wKeyType)
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 800666a:	2b02      	cmp	r3, #2
 800666c:	d014      	beq.n	8006698 <phCryptoSym_Sw_Aes_DecryptBlock+0x40>
 800666e:	2b02      	cmp	r3, #2
 8006670:	dc19      	bgt.n	80066a6 <phCryptoSym_Sw_Aes_DecryptBlock+0x4e>
 8006672:	2b00      	cmp	r3, #0
 8006674:	d002      	beq.n	800667c <phCryptoSym_Sw_Aes_DecryptBlock+0x24>
 8006676:	2b01      	cmp	r3, #1
 8006678:	d007      	beq.n	800668a <phCryptoSym_Sw_Aes_DecryptBlock+0x32>
 800667a:	e014      	b.n	80066a6 <phCryptoSym_Sw_Aes_DecryptBlock+0x4e>
    {
    case PH_CRYPTOSYM_KEY_TYPE_AES128:
        bNk = 4;
 800667c:	2304      	movs	r3, #4
 800667e:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
        bCurrentNk = 43;
 8006682:	232b      	movs	r3, #43	@ 0x2b
 8006684:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
        break;
 8006688:	e010      	b.n	80066ac <phCryptoSym_Sw_Aes_DecryptBlock+0x54>
    case PH_CRYPTOSYM_KEY_TYPE_AES192:
        bNk = 6;
 800668a:	2306      	movs	r3, #6
 800668c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
        bCurrentNk = 51;
 8006690:	2333      	movs	r3, #51	@ 0x33
 8006692:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
        break;
 8006696:	e009      	b.n	80066ac <phCryptoSym_Sw_Aes_DecryptBlock+0x54>
    case PH_CRYPTOSYM_KEY_TYPE_AES256:
        bNk = 8;
 8006698:	2308      	movs	r3, #8
 800669a:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
        bCurrentNk = 59;
 800669e:	233b      	movs	r3, #59	@ 0x3b
 80066a0:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
        break;
 80066a4:	e002      	b.n	80066ac <phCryptoSym_Sw_Aes_DecryptBlock+0x54>
    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INTERNAL_ERROR, PH_COMP_CRYPTOSYM);
 80066a6:	f24e 137f 	movw	r3, #57727	@ 0xe17f
 80066aa:	e066      	b.n	800677a <phCryptoSym_Sw_Aes_DecryptBlock+0x122>
    }

    /* Recopy the key */
    (void)memcpy(bTmpKey, pDataParams->pKey, (size_t)(((uint32_t)bNk) << 2U));
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	f103 0108 	add.w	r1, r3, #8
 80066b2:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80066b6:	009a      	lsls	r2, r3, #2
 80066b8:	f107 0314 	add.w	r3, r7, #20
 80066bc:	4618      	mov	r0, r3
 80066be:	f01c f838 	bl	8022732 <memcpy>

    /* Perform complete key expansion upfront. */
    bTmp = 0;
 80066c2:	2300      	movs	r3, #0
 80066c4:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    for (i=0;i<=bNumRounds;i++)
 80066c8:	2300      	movs	r3, #0
 80066ca:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80066ce:	e00f      	b.n	80066f0 <phCryptoSym_Sw_Aes_DecryptBlock+0x98>
    {
        phCryptoSym_Sw_Aes_AddRoundKey(pBlock, bTmpKey, &bTmp, bNk, PH_CRYPTOSYM_KEYSCHEDULE_DECRYPTION_PREPARE);
 80066d0:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80066d4:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 80066d8:	f107 0114 	add.w	r1, r7, #20
 80066dc:	2030      	movs	r0, #48	@ 0x30
 80066de:	9000      	str	r0, [sp, #0]
 80066e0:	68b8      	ldr	r0, [r7, #8]
 80066e2:	f000 fb29 	bl	8006d38 <phCryptoSym_Sw_Aes_AddRoundKey>
    for (i=0;i<=bNumRounds;i++)
 80066e6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80066ea:	3301      	adds	r3, #1
 80066ec:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80066f0:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 80066f4:	79fb      	ldrb	r3, [r7, #7]
 80066f6:	429a      	cmp	r2, r3
 80066f8:	d9ea      	bls.n	80066d0 <phCryptoSym_Sw_Aes_DecryptBlock+0x78>
    }
    /* Now, bTmpKey contains the last round key. */

    /* AddRoundKey(state, w[Nr*Nb, (Nr+1U)*Nb-1])  See Sec. 5.1.4 */
    phCryptoSym_Sw_Aes_AddRoundKey(pBlock, bTmpKey, &bCurrentNk, bNk, PH_CRYPTOSYM_KEYSCHEDULE_DECRYPTION);
 80066fa:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80066fe:	f107 0235 	add.w	r2, r7, #53	@ 0x35
 8006702:	f107 0114 	add.w	r1, r7, #20
 8006706:	20c0      	movs	r0, #192	@ 0xc0
 8006708:	9000      	str	r0, [sp, #0]
 800670a:	68b8      	ldr	r0, [r7, #8]
 800670c:	f000 fb14 	bl	8006d38 <phCryptoSym_Sw_Aes_AddRoundKey>
#endif /* PH_CRYPTOSYM_SW_ONLINE_KEYSCHEDULING */

    /* for round = Nr-1 step -1 downto 1 */
    for (i=bNumRounds - 1U; i > 0U; i--)
 8006710:	79fb      	ldrb	r3, [r7, #7]
 8006712:	3b01      	subs	r3, #1
 8006714:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8006718:	e015      	b.n	8006746 <phCryptoSym_Sw_Aes_DecryptBlock+0xee>
    {
        /* InvShiftRows(state)  See Sec. 5.3.1 */
        /* InvSubBytes(state)  See Sec. 5.3.2  */
        phCryptoSym_Sw_Aes_InvSubBytesShiftRows(pBlock);
 800671a:	68b8      	ldr	r0, [r7, #8]
 800671c:	f000 f8d4 	bl	80068c8 <phCryptoSym_Sw_Aes_InvSubBytesShiftRows>
#ifndef PH_CRYPTOSYM_SW_ONLINE_KEYSCHEDULING
        /* AddRoundKey(state, w[round*Nb, (round+1U)*Nb-1]) */
        phCryptoSym_Sw_Aes_AddRoundKey(pBlock, pDataParams->pKey, i);
#else
        /* AddRoundKey(state, w[round*Nb, (round+1U)*Nb-1]) */
        phCryptoSym_Sw_Aes_AddRoundKey(pBlock, bTmpKey, &bCurrentNk, bNk, PH_CRYPTOSYM_KEYSCHEDULE_DECRYPTION);
 8006720:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8006724:	f107 0235 	add.w	r2, r7, #53	@ 0x35
 8006728:	f107 0114 	add.w	r1, r7, #20
 800672c:	20c0      	movs	r0, #192	@ 0xc0
 800672e:	9000      	str	r0, [sp, #0]
 8006730:	68b8      	ldr	r0, [r7, #8]
 8006732:	f000 fb01 	bl	8006d38 <phCryptoSym_Sw_Aes_AddRoundKey>
#endif /* PH_CRYPTOSYM_SW_ONLINE_KEYSCHEDULING */
        /* InvMixColumns(state)  See Sec. 5.3.3 */
        phCryptoSym_Sw_Aes_InvMixColumns(pBlock);
 8006736:	68b8      	ldr	r0, [r7, #8]
 8006738:	f000 fa06 	bl	8006b48 <phCryptoSym_Sw_Aes_InvMixColumns>
    for (i=bNumRounds - 1U; i > 0U; i--)
 800673c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006740:	3b01      	subs	r3, #1
 8006742:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8006746:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800674a:	2b00      	cmp	r3, #0
 800674c:	d1e5      	bne.n	800671a <phCryptoSym_Sw_Aes_DecryptBlock+0xc2>
    } /* end for */

    /* InvShiftRows(state) */
    /* InvSubBytes(state)  */
    phCryptoSym_Sw_Aes_InvSubBytesShiftRows(pBlock);
 800674e:	68b8      	ldr	r0, [r7, #8]
 8006750:	f000 f8ba 	bl	80068c8 <phCryptoSym_Sw_Aes_InvSubBytesShiftRows>
#ifndef PH_CRYPTOSYM_SW_ONLINE_KEYSCHEDULING
    /* AddRoundKey(state, w[0, Nb-1]) */
    phCryptoSym_Sw_Aes_AddRoundKey(pBlock, pDataParams->pKey, i);
#else
    /* AddRoundKey(state, w[0, Nb-1]) */
    phCryptoSym_Sw_Aes_AddRoundKey(pBlock, bTmpKey, &bCurrentNk, bNk, PH_CRYPTOSYM_KEYSCHEDULE_DECRYPTION);
 8006754:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8006758:	f107 0235 	add.w	r2, r7, #53	@ 0x35
 800675c:	f107 0114 	add.w	r1, r7, #20
 8006760:	20c0      	movs	r0, #192	@ 0xc0
 8006762:	9000      	str	r0, [sp, #0]
 8006764:	68b8      	ldr	r0, [r7, #8]
 8006766:	f000 fae7 	bl	8006d38 <phCryptoSym_Sw_Aes_AddRoundKey>
    /* Clear TmpKey */
    (void)memset(bTmpKey, 0x00, (size_t)sizeof(bTmpKey));
 800676a:	f107 0314 	add.w	r3, r7, #20
 800676e:	2220      	movs	r2, #32
 8006770:	2100      	movs	r1, #0
 8006772:	4618      	mov	r0, r3
 8006774:	f01b ff5e 	bl	8022634 <memset>
#endif /* PH_CRYPTOSYM_SW_ONLINE_KEYSCHEDULING */
    return PH_ERR_SUCCESS;
 8006778:	2300      	movs	r3, #0
}
 800677a:	4618      	mov	r0, r3
 800677c:	3738      	adds	r7, #56	@ 0x38
 800677e:	46bd      	mov	sp, r7
 8006780:	bd80      	pop	{r7, pc}
	...

08006784 <phCryptoSym_Sw_Aes_SubBytesShiftRows>:

void phCryptoSym_Sw_Aes_SubBytesShiftRows(uint8_t PH_CRYTOSYM_SW_FAST_RAM * pState)
{
 8006784:	b480      	push	{r7}
 8006786:	b085      	sub	sp, #20
 8006788:	af00      	add	r7, sp, #0
 800678a:	6078      	str	r0, [r7, #4]
    uint8_t PH_CRYTOSYM_SW_FAST_RAM tmp;
    /* For details, see section Sec. 5.1.1 and See Sec. 5.1.2 in FIPS-197 */

    pState[0] = phCryptoSym_Sw_Aes_sboxTable[pState[0]];    /* Row 1: No shift */
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	781b      	ldrb	r3, [r3, #0]
 8006790:	461a      	mov	r2, r3
 8006792:	4b4c      	ldr	r3, [pc, #304]	@ (80068c4 <phCryptoSym_Sw_Aes_SubBytesShiftRows+0x140>)
 8006794:	5c9a      	ldrb	r2, [r3, r2]
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	701a      	strb	r2, [r3, #0]
    pState[4] = phCryptoSym_Sw_Aes_sboxTable[pState[4]];    /* Row 1: No shift */
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	3304      	adds	r3, #4
 800679e:	781b      	ldrb	r3, [r3, #0]
 80067a0:	4619      	mov	r1, r3
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	3304      	adds	r3, #4
 80067a6:	4a47      	ldr	r2, [pc, #284]	@ (80068c4 <phCryptoSym_Sw_Aes_SubBytesShiftRows+0x140>)
 80067a8:	5c52      	ldrb	r2, [r2, r1]
 80067aa:	701a      	strb	r2, [r3, #0]
    pState[8] = phCryptoSym_Sw_Aes_sboxTable[pState[8]];    /* Row 1: No shift */
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	3308      	adds	r3, #8
 80067b0:	781b      	ldrb	r3, [r3, #0]
 80067b2:	4619      	mov	r1, r3
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	3308      	adds	r3, #8
 80067b8:	4a42      	ldr	r2, [pc, #264]	@ (80068c4 <phCryptoSym_Sw_Aes_SubBytesShiftRows+0x140>)
 80067ba:	5c52      	ldrb	r2, [r2, r1]
 80067bc:	701a      	strb	r2, [r3, #0]
    pState[12] = phCryptoSym_Sw_Aes_sboxTable[pState[12]];  /* Row 1: No shift */
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	330c      	adds	r3, #12
 80067c2:	781b      	ldrb	r3, [r3, #0]
 80067c4:	4619      	mov	r1, r3
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	330c      	adds	r3, #12
 80067ca:	4a3e      	ldr	r2, [pc, #248]	@ (80068c4 <phCryptoSym_Sw_Aes_SubBytesShiftRows+0x140>)
 80067cc:	5c52      	ldrb	r2, [r2, r1]
 80067ce:	701a      	strb	r2, [r3, #0]

    tmp = phCryptoSym_Sw_Aes_sboxTable[pState[1]];          /* Row 2: Shift 1 Position to the left */
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	3301      	adds	r3, #1
 80067d4:	781b      	ldrb	r3, [r3, #0]
 80067d6:	461a      	mov	r2, r3
 80067d8:	4b3a      	ldr	r3, [pc, #232]	@ (80068c4 <phCryptoSym_Sw_Aes_SubBytesShiftRows+0x140>)
 80067da:	5c9b      	ldrb	r3, [r3, r2]
 80067dc:	73fb      	strb	r3, [r7, #15]
    pState[1] = phCryptoSym_Sw_Aes_sboxTable[pState[5]];    /* Row 2: Shift 1 Position to the left */
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	3305      	adds	r3, #5
 80067e2:	781b      	ldrb	r3, [r3, #0]
 80067e4:	4619      	mov	r1, r3
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	3301      	adds	r3, #1
 80067ea:	4a36      	ldr	r2, [pc, #216]	@ (80068c4 <phCryptoSym_Sw_Aes_SubBytesShiftRows+0x140>)
 80067ec:	5c52      	ldrb	r2, [r2, r1]
 80067ee:	701a      	strb	r2, [r3, #0]
    pState[5] = phCryptoSym_Sw_Aes_sboxTable[pState[9]];    /* Row 2: Shift 1 Position to the left */
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	3309      	adds	r3, #9
 80067f4:	781b      	ldrb	r3, [r3, #0]
 80067f6:	4619      	mov	r1, r3
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	3305      	adds	r3, #5
 80067fc:	4a31      	ldr	r2, [pc, #196]	@ (80068c4 <phCryptoSym_Sw_Aes_SubBytesShiftRows+0x140>)
 80067fe:	5c52      	ldrb	r2, [r2, r1]
 8006800:	701a      	strb	r2, [r3, #0]
    pState[9] = phCryptoSym_Sw_Aes_sboxTable[pState[13]];   /* Row 2: Shift 1 Position to the left */
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	330d      	adds	r3, #13
 8006806:	781b      	ldrb	r3, [r3, #0]
 8006808:	4619      	mov	r1, r3
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	3309      	adds	r3, #9
 800680e:	4a2d      	ldr	r2, [pc, #180]	@ (80068c4 <phCryptoSym_Sw_Aes_SubBytesShiftRows+0x140>)
 8006810:	5c52      	ldrb	r2, [r2, r1]
 8006812:	701a      	strb	r2, [r3, #0]
    pState[13] = tmp;                                       /* Row 2: Shift 1 Position to the left */
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	330d      	adds	r3, #13
 8006818:	7bfa      	ldrb	r2, [r7, #15]
 800681a:	701a      	strb	r2, [r3, #0]

    tmp = phCryptoSym_Sw_Aes_sboxTable[pState[2]];          /* Row 3: Shift 2 Position to the left */
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	3302      	adds	r3, #2
 8006820:	781b      	ldrb	r3, [r3, #0]
 8006822:	461a      	mov	r2, r3
 8006824:	4b27      	ldr	r3, [pc, #156]	@ (80068c4 <phCryptoSym_Sw_Aes_SubBytesShiftRows+0x140>)
 8006826:	5c9b      	ldrb	r3, [r3, r2]
 8006828:	73fb      	strb	r3, [r7, #15]
    pState[2] = phCryptoSym_Sw_Aes_sboxTable[pState[10]];   /* Row 3: Shift 2 Position to the left */
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	330a      	adds	r3, #10
 800682e:	781b      	ldrb	r3, [r3, #0]
 8006830:	4619      	mov	r1, r3
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	3302      	adds	r3, #2
 8006836:	4a23      	ldr	r2, [pc, #140]	@ (80068c4 <phCryptoSym_Sw_Aes_SubBytesShiftRows+0x140>)
 8006838:	5c52      	ldrb	r2, [r2, r1]
 800683a:	701a      	strb	r2, [r3, #0]
    pState[10] = tmp;                                       /* Row 3: Shift 2 Position to the left */
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	330a      	adds	r3, #10
 8006840:	7bfa      	ldrb	r2, [r7, #15]
 8006842:	701a      	strb	r2, [r3, #0]
    tmp = phCryptoSym_Sw_Aes_sboxTable[pState[6]];          /* Row 3: Shift 2 Position to the left */
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	3306      	adds	r3, #6
 8006848:	781b      	ldrb	r3, [r3, #0]
 800684a:	461a      	mov	r2, r3
 800684c:	4b1d      	ldr	r3, [pc, #116]	@ (80068c4 <phCryptoSym_Sw_Aes_SubBytesShiftRows+0x140>)
 800684e:	5c9b      	ldrb	r3, [r3, r2]
 8006850:	73fb      	strb	r3, [r7, #15]
    pState[6] = phCryptoSym_Sw_Aes_sboxTable[pState[14]];   /* Row 3: Shift 2 Position to the left */
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	330e      	adds	r3, #14
 8006856:	781b      	ldrb	r3, [r3, #0]
 8006858:	4619      	mov	r1, r3
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	3306      	adds	r3, #6
 800685e:	4a19      	ldr	r2, [pc, #100]	@ (80068c4 <phCryptoSym_Sw_Aes_SubBytesShiftRows+0x140>)
 8006860:	5c52      	ldrb	r2, [r2, r1]
 8006862:	701a      	strb	r2, [r3, #0]
    pState[14] = tmp;                                       /* Row 3: Shift 2 Position to the left */
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	330e      	adds	r3, #14
 8006868:	7bfa      	ldrb	r2, [r7, #15]
 800686a:	701a      	strb	r2, [r3, #0]

    tmp = phCryptoSym_Sw_Aes_sboxTable[pState[15]];         /* Row 4: Shift 3 Position to the left */
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	330f      	adds	r3, #15
 8006870:	781b      	ldrb	r3, [r3, #0]
 8006872:	461a      	mov	r2, r3
 8006874:	4b13      	ldr	r3, [pc, #76]	@ (80068c4 <phCryptoSym_Sw_Aes_SubBytesShiftRows+0x140>)
 8006876:	5c9b      	ldrb	r3, [r3, r2]
 8006878:	73fb      	strb	r3, [r7, #15]
    pState[15] = phCryptoSym_Sw_Aes_sboxTable[pState[11]];  /* Row 4: Shift 3 Position to the left */
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	330b      	adds	r3, #11
 800687e:	781b      	ldrb	r3, [r3, #0]
 8006880:	4619      	mov	r1, r3
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	330f      	adds	r3, #15
 8006886:	4a0f      	ldr	r2, [pc, #60]	@ (80068c4 <phCryptoSym_Sw_Aes_SubBytesShiftRows+0x140>)
 8006888:	5c52      	ldrb	r2, [r2, r1]
 800688a:	701a      	strb	r2, [r3, #0]
    pState[11] = phCryptoSym_Sw_Aes_sboxTable[pState[7]];   /* Row 4: Shift 3 Position to the left */
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	3307      	adds	r3, #7
 8006890:	781b      	ldrb	r3, [r3, #0]
 8006892:	4619      	mov	r1, r3
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	330b      	adds	r3, #11
 8006898:	4a0a      	ldr	r2, [pc, #40]	@ (80068c4 <phCryptoSym_Sw_Aes_SubBytesShiftRows+0x140>)
 800689a:	5c52      	ldrb	r2, [r2, r1]
 800689c:	701a      	strb	r2, [r3, #0]
    pState[7] = phCryptoSym_Sw_Aes_sboxTable[pState[3]];    /* Row 4: Shift 3 Position to the left */
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	3303      	adds	r3, #3
 80068a2:	781b      	ldrb	r3, [r3, #0]
 80068a4:	4619      	mov	r1, r3
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	3307      	adds	r3, #7
 80068aa:	4a06      	ldr	r2, [pc, #24]	@ (80068c4 <phCryptoSym_Sw_Aes_SubBytesShiftRows+0x140>)
 80068ac:	5c52      	ldrb	r2, [r2, r1]
 80068ae:	701a      	strb	r2, [r3, #0]
    pState[3] = tmp;                                        /* Row 4: Shift 3 Position to the left */
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	3303      	adds	r3, #3
 80068b4:	7bfa      	ldrb	r2, [r7, #15]
 80068b6:	701a      	strb	r2, [r3, #0]
}
 80068b8:	bf00      	nop
 80068ba:	3714      	adds	r7, #20
 80068bc:	46bd      	mov	sp, r7
 80068be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c2:	4770      	bx	lr
 80068c4:	0802683c 	.word	0x0802683c

080068c8 <phCryptoSym_Sw_Aes_InvSubBytesShiftRows>:

void phCryptoSym_Sw_Aes_InvSubBytesShiftRows(uint8_t PH_CRYTOSYM_SW_FAST_RAM * pState)
{
 80068c8:	b480      	push	{r7}
 80068ca:	b085      	sub	sp, #20
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	6078      	str	r0, [r7, #4]
    uint8_t PH_CRYTOSYM_SW_FAST_RAM tmp;

    /* For details, see section Sec. 5.3.1 and See Sec. 5.3.2 in FIPS-197 */
    pState[0] = phCryptoSym_Sw_Aes_invSboxTable[pState[0]];        /* Row 1: No shift */
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	781b      	ldrb	r3, [r3, #0]
 80068d4:	461a      	mov	r2, r3
 80068d6:	4b4c      	ldr	r3, [pc, #304]	@ (8006a08 <phCryptoSym_Sw_Aes_InvSubBytesShiftRows+0x140>)
 80068d8:	5c9a      	ldrb	r2, [r3, r2]
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	701a      	strb	r2, [r3, #0]
    pState[4] = phCryptoSym_Sw_Aes_invSboxTable[pState[4]];     /* Row 1: No shift */
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	3304      	adds	r3, #4
 80068e2:	781b      	ldrb	r3, [r3, #0]
 80068e4:	4619      	mov	r1, r3
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	3304      	adds	r3, #4
 80068ea:	4a47      	ldr	r2, [pc, #284]	@ (8006a08 <phCryptoSym_Sw_Aes_InvSubBytesShiftRows+0x140>)
 80068ec:	5c52      	ldrb	r2, [r2, r1]
 80068ee:	701a      	strb	r2, [r3, #0]
    pState[8] = phCryptoSym_Sw_Aes_invSboxTable[pState[8]];     /* Row 1: No shift */
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	3308      	adds	r3, #8
 80068f4:	781b      	ldrb	r3, [r3, #0]
 80068f6:	4619      	mov	r1, r3
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	3308      	adds	r3, #8
 80068fc:	4a42      	ldr	r2, [pc, #264]	@ (8006a08 <phCryptoSym_Sw_Aes_InvSubBytesShiftRows+0x140>)
 80068fe:	5c52      	ldrb	r2, [r2, r1]
 8006900:	701a      	strb	r2, [r3, #0]
    pState[12] = phCryptoSym_Sw_Aes_invSboxTable[pState[12]];   /* Row 1: No shift */
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	330c      	adds	r3, #12
 8006906:	781b      	ldrb	r3, [r3, #0]
 8006908:	4619      	mov	r1, r3
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	330c      	adds	r3, #12
 800690e:	4a3e      	ldr	r2, [pc, #248]	@ (8006a08 <phCryptoSym_Sw_Aes_InvSubBytesShiftRows+0x140>)
 8006910:	5c52      	ldrb	r2, [r2, r1]
 8006912:	701a      	strb	r2, [r3, #0]

    tmp = phCryptoSym_Sw_Aes_invSboxTable[pState[13]];          /* Row 2: Shift 1 Position to the right */
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	330d      	adds	r3, #13
 8006918:	781b      	ldrb	r3, [r3, #0]
 800691a:	461a      	mov	r2, r3
 800691c:	4b3a      	ldr	r3, [pc, #232]	@ (8006a08 <phCryptoSym_Sw_Aes_InvSubBytesShiftRows+0x140>)
 800691e:	5c9b      	ldrb	r3, [r3, r2]
 8006920:	73fb      	strb	r3, [r7, #15]
    pState[13] = phCryptoSym_Sw_Aes_invSboxTable[pState[9]];    /* Row 2: Shift 1 Position to the right */
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	3309      	adds	r3, #9
 8006926:	781b      	ldrb	r3, [r3, #0]
 8006928:	4619      	mov	r1, r3
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	330d      	adds	r3, #13
 800692e:	4a36      	ldr	r2, [pc, #216]	@ (8006a08 <phCryptoSym_Sw_Aes_InvSubBytesShiftRows+0x140>)
 8006930:	5c52      	ldrb	r2, [r2, r1]
 8006932:	701a      	strb	r2, [r3, #0]
    pState[9] = phCryptoSym_Sw_Aes_invSboxTable[pState[5]];     /* Row 2: Shift 1 Position to the right */
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	3305      	adds	r3, #5
 8006938:	781b      	ldrb	r3, [r3, #0]
 800693a:	4619      	mov	r1, r3
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	3309      	adds	r3, #9
 8006940:	4a31      	ldr	r2, [pc, #196]	@ (8006a08 <phCryptoSym_Sw_Aes_InvSubBytesShiftRows+0x140>)
 8006942:	5c52      	ldrb	r2, [r2, r1]
 8006944:	701a      	strb	r2, [r3, #0]
    pState[5] = phCryptoSym_Sw_Aes_invSboxTable[pState[1]];     /* Row 2: Shift 1 Position to the right */
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	3301      	adds	r3, #1
 800694a:	781b      	ldrb	r3, [r3, #0]
 800694c:	4619      	mov	r1, r3
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	3305      	adds	r3, #5
 8006952:	4a2d      	ldr	r2, [pc, #180]	@ (8006a08 <phCryptoSym_Sw_Aes_InvSubBytesShiftRows+0x140>)
 8006954:	5c52      	ldrb	r2, [r2, r1]
 8006956:	701a      	strb	r2, [r3, #0]
    pState[1] = tmp;                                            /* Row 2: Shift 1 Position to the right */
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	3301      	adds	r3, #1
 800695c:	7bfa      	ldrb	r2, [r7, #15]
 800695e:	701a      	strb	r2, [r3, #0]

    tmp = phCryptoSym_Sw_Aes_invSboxTable[pState[2]];           /* Row 3: Shift 2 Position to the right */
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	3302      	adds	r3, #2
 8006964:	781b      	ldrb	r3, [r3, #0]
 8006966:	461a      	mov	r2, r3
 8006968:	4b27      	ldr	r3, [pc, #156]	@ (8006a08 <phCryptoSym_Sw_Aes_InvSubBytesShiftRows+0x140>)
 800696a:	5c9b      	ldrb	r3, [r3, r2]
 800696c:	73fb      	strb	r3, [r7, #15]
    pState[2] = phCryptoSym_Sw_Aes_invSboxTable[pState[10]];    /* Row 3: Shift 2 Position to the right */
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	330a      	adds	r3, #10
 8006972:	781b      	ldrb	r3, [r3, #0]
 8006974:	4619      	mov	r1, r3
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	3302      	adds	r3, #2
 800697a:	4a23      	ldr	r2, [pc, #140]	@ (8006a08 <phCryptoSym_Sw_Aes_InvSubBytesShiftRows+0x140>)
 800697c:	5c52      	ldrb	r2, [r2, r1]
 800697e:	701a      	strb	r2, [r3, #0]
    pState[10] = tmp;                                           /* Row 3: Shift 2 Position to the right */
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	330a      	adds	r3, #10
 8006984:	7bfa      	ldrb	r2, [r7, #15]
 8006986:	701a      	strb	r2, [r3, #0]
    tmp = phCryptoSym_Sw_Aes_invSboxTable[pState[6]];           /* Row 3: Shift 2 Position to the right */
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	3306      	adds	r3, #6
 800698c:	781b      	ldrb	r3, [r3, #0]
 800698e:	461a      	mov	r2, r3
 8006990:	4b1d      	ldr	r3, [pc, #116]	@ (8006a08 <phCryptoSym_Sw_Aes_InvSubBytesShiftRows+0x140>)
 8006992:	5c9b      	ldrb	r3, [r3, r2]
 8006994:	73fb      	strb	r3, [r7, #15]
    pState[6] = phCryptoSym_Sw_Aes_invSboxTable[pState[14]];    /* Row 3: Shift 2 Position to the right */
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	330e      	adds	r3, #14
 800699a:	781b      	ldrb	r3, [r3, #0]
 800699c:	4619      	mov	r1, r3
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	3306      	adds	r3, #6
 80069a2:	4a19      	ldr	r2, [pc, #100]	@ (8006a08 <phCryptoSym_Sw_Aes_InvSubBytesShiftRows+0x140>)
 80069a4:	5c52      	ldrb	r2, [r2, r1]
 80069a6:	701a      	strb	r2, [r3, #0]
    pState[14] = tmp;                                           /* Row 3: Shift 2 Position to the right */
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	330e      	adds	r3, #14
 80069ac:	7bfa      	ldrb	r2, [r7, #15]
 80069ae:	701a      	strb	r2, [r3, #0]

    tmp = phCryptoSym_Sw_Aes_invSboxTable[pState[3]];           /* Row 4: Shift 3 Position to the right */
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	3303      	adds	r3, #3
 80069b4:	781b      	ldrb	r3, [r3, #0]
 80069b6:	461a      	mov	r2, r3
 80069b8:	4b13      	ldr	r3, [pc, #76]	@ (8006a08 <phCryptoSym_Sw_Aes_InvSubBytesShiftRows+0x140>)
 80069ba:	5c9b      	ldrb	r3, [r3, r2]
 80069bc:	73fb      	strb	r3, [r7, #15]
    pState[3] = phCryptoSym_Sw_Aes_invSboxTable[pState[7]];     /* Row 4: Shift 3 Position to the right */
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	3307      	adds	r3, #7
 80069c2:	781b      	ldrb	r3, [r3, #0]
 80069c4:	4619      	mov	r1, r3
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	3303      	adds	r3, #3
 80069ca:	4a0f      	ldr	r2, [pc, #60]	@ (8006a08 <phCryptoSym_Sw_Aes_InvSubBytesShiftRows+0x140>)
 80069cc:	5c52      	ldrb	r2, [r2, r1]
 80069ce:	701a      	strb	r2, [r3, #0]
    pState[7] = phCryptoSym_Sw_Aes_invSboxTable[pState[11]];    /* Row 4: Shift 3 Position to the right */
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	330b      	adds	r3, #11
 80069d4:	781b      	ldrb	r3, [r3, #0]
 80069d6:	4619      	mov	r1, r3
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	3307      	adds	r3, #7
 80069dc:	4a0a      	ldr	r2, [pc, #40]	@ (8006a08 <phCryptoSym_Sw_Aes_InvSubBytesShiftRows+0x140>)
 80069de:	5c52      	ldrb	r2, [r2, r1]
 80069e0:	701a      	strb	r2, [r3, #0]
    pState[11] = phCryptoSym_Sw_Aes_invSboxTable[pState[15]];   /* Row 4: Shift 3 Position to the right */
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	330f      	adds	r3, #15
 80069e6:	781b      	ldrb	r3, [r3, #0]
 80069e8:	4619      	mov	r1, r3
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	330b      	adds	r3, #11
 80069ee:	4a06      	ldr	r2, [pc, #24]	@ (8006a08 <phCryptoSym_Sw_Aes_InvSubBytesShiftRows+0x140>)
 80069f0:	5c52      	ldrb	r2, [r2, r1]
 80069f2:	701a      	strb	r2, [r3, #0]
    pState[15] = tmp;                                           /* Row 4: Shift 3 Position to the right */
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	330f      	adds	r3, #15
 80069f8:	7bfa      	ldrb	r2, [r7, #15]
 80069fa:	701a      	strb	r2, [r3, #0]
}
 80069fc:	bf00      	nop
 80069fe:	3714      	adds	r7, #20
 8006a00:	46bd      	mov	sp, r7
 8006a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a06:	4770      	bx	lr
 8006a08:	0802693c 	.word	0x0802693c

08006a0c <phCryptoSym_Sw_Aes_MixColumns>:

void phCryptoSym_Sw_Aes_MixColumns(uint8_t PH_CRYTOSYM_SW_FAST_RAM * pState)
{
 8006a0c:	b480      	push	{r7}
 8006a0e:	b085      	sub	sp, #20
 8006a10:	af00      	add	r7, sp, #0
 8006a12:	6078      	str	r0, [r7, #4]
    /* For details, see section Sec. 5.1.3 in FIPS-197 */

    /* Generally, the calculation speed is increased by operating with lookup tables. */
    /* in case of ROM_OPTIMIZATION enabled, the following equation is calculated online: */
    /* times3 = times2 xor times1 */
    for (i=0;i<4U;i++)
 8006a14:	2300      	movs	r3, #0
 8006a16:	73fb      	strb	r3, [r7, #15]
 8006a18:	e089      	b.n	8006b2e <phCryptoSym_Sw_Aes_MixColumns+0x122>
        tmp[0] = phCryptoSym_Sw_Aes_times2[pState[0]] ^ phCryptoSym_Sw_Aes_times3[pState[1]] ^ pState[2] ^ pState[3];
        tmp[1] = pState[0] ^ phCryptoSym_Sw_Aes_times2[pState[1]] ^ phCryptoSym_Sw_Aes_times3[pState[2]] ^ pState[3];
        tmp[2] = pState[0] ^ pState[1] ^ phCryptoSym_Sw_Aes_times2[pState[2]] ^ phCryptoSym_Sw_Aes_times3[pState[3]];
        tmp[3] = phCryptoSym_Sw_Aes_times3[pState[0]] ^ pState[1] ^ pState[2] ^ phCryptoSym_Sw_Aes_times2[pState[3]];
#else
        tmp[0] = phCryptoSym_Sw_Aes_times2[pState[0]] ^ (phCryptoSym_Sw_Aes_times2[pState[1]] ^ pState[1]) ^ pState[2] ^ pState[3];
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	781b      	ldrb	r3, [r3, #0]
 8006a1e:	461a      	mov	r2, r3
 8006a20:	4b48      	ldr	r3, [pc, #288]	@ (8006b44 <phCryptoSym_Sw_Aes_MixColumns+0x138>)
 8006a22:	5c9a      	ldrb	r2, [r3, r2]
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	3301      	adds	r3, #1
 8006a28:	781b      	ldrb	r3, [r3, #0]
 8006a2a:	4619      	mov	r1, r3
 8006a2c:	4b45      	ldr	r3, [pc, #276]	@ (8006b44 <phCryptoSym_Sw_Aes_MixColumns+0x138>)
 8006a2e:	5c59      	ldrb	r1, [r3, r1]
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	3301      	adds	r3, #1
 8006a34:	781b      	ldrb	r3, [r3, #0]
 8006a36:	404b      	eors	r3, r1
 8006a38:	b2db      	uxtb	r3, r3
 8006a3a:	4053      	eors	r3, r2
 8006a3c:	b2da      	uxtb	r2, r3
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	3302      	adds	r3, #2
 8006a42:	781b      	ldrb	r3, [r3, #0]
 8006a44:	4053      	eors	r3, r2
 8006a46:	b2da      	uxtb	r2, r3
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	3303      	adds	r3, #3
 8006a4c:	781b      	ldrb	r3, [r3, #0]
 8006a4e:	4053      	eors	r3, r2
 8006a50:	b2db      	uxtb	r3, r3
 8006a52:	723b      	strb	r3, [r7, #8]
        tmp[1] = pState[0] ^ phCryptoSym_Sw_Aes_times2[pState[1]] ^ (phCryptoSym_Sw_Aes_times2[pState[2]] ^ pState[2]) ^ pState[3];
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	781a      	ldrb	r2, [r3, #0]
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	3301      	adds	r3, #1
 8006a5c:	781b      	ldrb	r3, [r3, #0]
 8006a5e:	4619      	mov	r1, r3
 8006a60:	4b38      	ldr	r3, [pc, #224]	@ (8006b44 <phCryptoSym_Sw_Aes_MixColumns+0x138>)
 8006a62:	5c5b      	ldrb	r3, [r3, r1]
 8006a64:	4053      	eors	r3, r2
 8006a66:	b2da      	uxtb	r2, r3
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	3302      	adds	r3, #2
 8006a6c:	781b      	ldrb	r3, [r3, #0]
 8006a6e:	4619      	mov	r1, r3
 8006a70:	4b34      	ldr	r3, [pc, #208]	@ (8006b44 <phCryptoSym_Sw_Aes_MixColumns+0x138>)
 8006a72:	5c59      	ldrb	r1, [r3, r1]
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	3302      	adds	r3, #2
 8006a78:	781b      	ldrb	r3, [r3, #0]
 8006a7a:	404b      	eors	r3, r1
 8006a7c:	b2db      	uxtb	r3, r3
 8006a7e:	4053      	eors	r3, r2
 8006a80:	b2da      	uxtb	r2, r3
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	3303      	adds	r3, #3
 8006a86:	781b      	ldrb	r3, [r3, #0]
 8006a88:	4053      	eors	r3, r2
 8006a8a:	b2db      	uxtb	r3, r3
 8006a8c:	727b      	strb	r3, [r7, #9]
        tmp[2] = pState[0] ^ pState[1] ^ phCryptoSym_Sw_Aes_times2[pState[2]] ^ (phCryptoSym_Sw_Aes_times2[pState[3]] ^ pState[3]);
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	781a      	ldrb	r2, [r3, #0]
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	3301      	adds	r3, #1
 8006a96:	781b      	ldrb	r3, [r3, #0]
 8006a98:	4053      	eors	r3, r2
 8006a9a:	b2da      	uxtb	r2, r3
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	3302      	adds	r3, #2
 8006aa0:	781b      	ldrb	r3, [r3, #0]
 8006aa2:	4619      	mov	r1, r3
 8006aa4:	4b27      	ldr	r3, [pc, #156]	@ (8006b44 <phCryptoSym_Sw_Aes_MixColumns+0x138>)
 8006aa6:	5c5b      	ldrb	r3, [r3, r1]
 8006aa8:	4053      	eors	r3, r2
 8006aaa:	b2da      	uxtb	r2, r3
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	3303      	adds	r3, #3
 8006ab0:	781b      	ldrb	r3, [r3, #0]
 8006ab2:	4619      	mov	r1, r3
 8006ab4:	4b23      	ldr	r3, [pc, #140]	@ (8006b44 <phCryptoSym_Sw_Aes_MixColumns+0x138>)
 8006ab6:	5c59      	ldrb	r1, [r3, r1]
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	3303      	adds	r3, #3
 8006abc:	781b      	ldrb	r3, [r3, #0]
 8006abe:	404b      	eors	r3, r1
 8006ac0:	b2db      	uxtb	r3, r3
 8006ac2:	4053      	eors	r3, r2
 8006ac4:	b2db      	uxtb	r3, r3
 8006ac6:	72bb      	strb	r3, [r7, #10]
        tmp[3] = (phCryptoSym_Sw_Aes_times2[pState[0]] ^ pState[0]) ^ pState[1] ^ pState[2] ^ phCryptoSym_Sw_Aes_times2[pState[3]];
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	781b      	ldrb	r3, [r3, #0]
 8006acc:	461a      	mov	r2, r3
 8006ace:	4b1d      	ldr	r3, [pc, #116]	@ (8006b44 <phCryptoSym_Sw_Aes_MixColumns+0x138>)
 8006ad0:	5c9a      	ldrb	r2, [r3, r2]
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	781b      	ldrb	r3, [r3, #0]
 8006ad6:	4053      	eors	r3, r2
 8006ad8:	b2da      	uxtb	r2, r3
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	3301      	adds	r3, #1
 8006ade:	781b      	ldrb	r3, [r3, #0]
 8006ae0:	4053      	eors	r3, r2
 8006ae2:	b2da      	uxtb	r2, r3
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	3302      	adds	r3, #2
 8006ae8:	781b      	ldrb	r3, [r3, #0]
 8006aea:	4053      	eors	r3, r2
 8006aec:	b2da      	uxtb	r2, r3
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	3303      	adds	r3, #3
 8006af2:	781b      	ldrb	r3, [r3, #0]
 8006af4:	4619      	mov	r1, r3
 8006af6:	4b13      	ldr	r3, [pc, #76]	@ (8006b44 <phCryptoSym_Sw_Aes_MixColumns+0x138>)
 8006af8:	5c5b      	ldrb	r3, [r3, r1]
 8006afa:	4053      	eors	r3, r2
 8006afc:	b2db      	uxtb	r3, r3
 8006afe:	72fb      	strb	r3, [r7, #11]
#endif /* PH_CRYPTOSYM_SW_ROM_OPTIMIZATION */
        *pState++ = tmp[0];
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	1c5a      	adds	r2, r3, #1
 8006b04:	607a      	str	r2, [r7, #4]
 8006b06:	7a3a      	ldrb	r2, [r7, #8]
 8006b08:	701a      	strb	r2, [r3, #0]
        *pState++ = tmp[1];
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	1c5a      	adds	r2, r3, #1
 8006b0e:	607a      	str	r2, [r7, #4]
 8006b10:	7a7a      	ldrb	r2, [r7, #9]
 8006b12:	701a      	strb	r2, [r3, #0]
        *pState++ = tmp[2];
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	1c5a      	adds	r2, r3, #1
 8006b18:	607a      	str	r2, [r7, #4]
 8006b1a:	7aba      	ldrb	r2, [r7, #10]
 8006b1c:	701a      	strb	r2, [r3, #0]
        *pState++ = tmp[3];
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	1c5a      	adds	r2, r3, #1
 8006b22:	607a      	str	r2, [r7, #4]
 8006b24:	7afa      	ldrb	r2, [r7, #11]
 8006b26:	701a      	strb	r2, [r3, #0]
    for (i=0;i<4U;i++)
 8006b28:	7bfb      	ldrb	r3, [r7, #15]
 8006b2a:	3301      	adds	r3, #1
 8006b2c:	73fb      	strb	r3, [r7, #15]
 8006b2e:	7bfb      	ldrb	r3, [r7, #15]
 8006b30:	2b03      	cmp	r3, #3
 8006b32:	f67f af72 	bls.w	8006a1a <phCryptoSym_Sw_Aes_MixColumns+0xe>
    }
}
 8006b36:	bf00      	nop
 8006b38:	bf00      	nop
 8006b3a:	3714      	adds	r7, #20
 8006b3c:	46bd      	mov	sp, r7
 8006b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b42:	4770      	bx	lr
 8006b44:	08026a3c 	.word	0x08026a3c

08006b48 <phCryptoSym_Sw_Aes_InvMixColumns>:

void phCryptoSym_Sw_Aes_InvMixColumns(uint8_t PH_CRYTOSYM_SW_FAST_RAM * pState)
{
 8006b48:	b480      	push	{r7}
 8006b4a:	b085      	sub	sp, #20
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]
    /* Generally, the calculation speed is increased by operating with lookup tables. */
    /* in case of ROM_OPTIMIZATION enabled, the following equation is calculated online: */
    /* timesB = times9 xor times2 */
    /* timesD = timesC xor times1 */
    /* timesE = timesC xor times2 */
    for (i=0;i<4U;i++)
 8006b50:	2300      	movs	r3, #0
 8006b52:	73fb      	strb	r3, [r7, #15]
 8006b54:	e0df      	b.n	8006d16 <phCryptoSym_Sw_Aes_InvMixColumns+0x1ce>
        tmp[0] = phCryptoSym_Sw_Aes_timesE[pState[0]] ^ phCryptoSym_Sw_Aes_timesB[pState[1]] ^ phCryptoSym_Sw_Aes_timesD[pState[2]] ^ phCryptoSym_Sw_Aes_times9[pState[3]];
        tmp[1] = phCryptoSym_Sw_Aes_times9[pState[0]] ^ phCryptoSym_Sw_Aes_timesE[pState[1]] ^ phCryptoSym_Sw_Aes_timesB[pState[2]] ^ phCryptoSym_Sw_Aes_timesD[pState[3]];
        tmp[2] = phCryptoSym_Sw_Aes_timesD[pState[0]] ^ phCryptoSym_Sw_Aes_times9[pState[1]] ^ phCryptoSym_Sw_Aes_timesE[pState[2]] ^ phCryptoSym_Sw_Aes_timesB[pState[3]];
        tmp[3] = phCryptoSym_Sw_Aes_timesB[pState[0]] ^ phCryptoSym_Sw_Aes_timesD[pState[1]] ^ phCryptoSym_Sw_Aes_times9[pState[2]] ^ phCryptoSym_Sw_Aes_timesE[pState[3]];
#else
        tmp[0] = (phCryptoSym_Sw_Aes_timesC[pState[0]] ^ phCryptoSym_Sw_Aes_times2[pState[0]]) ^ (phCryptoSym_Sw_Aes_times9[pState[1]] ^ phCryptoSym_Sw_Aes_times2[pState[1]]) ^ (phCryptoSym_Sw_Aes_timesC[pState[2]] ^ pState[2]) ^ phCryptoSym_Sw_Aes_times9[pState[3]];
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	781b      	ldrb	r3, [r3, #0]
 8006b5a:	461a      	mov	r2, r3
 8006b5c:	4b73      	ldr	r3, [pc, #460]	@ (8006d2c <phCryptoSym_Sw_Aes_InvMixColumns+0x1e4>)
 8006b5e:	5c9a      	ldrb	r2, [r3, r2]
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	781b      	ldrb	r3, [r3, #0]
 8006b64:	4619      	mov	r1, r3
 8006b66:	4b72      	ldr	r3, [pc, #456]	@ (8006d30 <phCryptoSym_Sw_Aes_InvMixColumns+0x1e8>)
 8006b68:	5c5b      	ldrb	r3, [r3, r1]
 8006b6a:	4053      	eors	r3, r2
 8006b6c:	b2da      	uxtb	r2, r3
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	3301      	adds	r3, #1
 8006b72:	781b      	ldrb	r3, [r3, #0]
 8006b74:	4619      	mov	r1, r3
 8006b76:	4b6f      	ldr	r3, [pc, #444]	@ (8006d34 <phCryptoSym_Sw_Aes_InvMixColumns+0x1ec>)
 8006b78:	5c59      	ldrb	r1, [r3, r1]
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	3301      	adds	r3, #1
 8006b7e:	781b      	ldrb	r3, [r3, #0]
 8006b80:	4618      	mov	r0, r3
 8006b82:	4b6b      	ldr	r3, [pc, #428]	@ (8006d30 <phCryptoSym_Sw_Aes_InvMixColumns+0x1e8>)
 8006b84:	5c1b      	ldrb	r3, [r3, r0]
 8006b86:	404b      	eors	r3, r1
 8006b88:	b2db      	uxtb	r3, r3
 8006b8a:	4053      	eors	r3, r2
 8006b8c:	b2da      	uxtb	r2, r3
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	3302      	adds	r3, #2
 8006b92:	781b      	ldrb	r3, [r3, #0]
 8006b94:	4619      	mov	r1, r3
 8006b96:	4b65      	ldr	r3, [pc, #404]	@ (8006d2c <phCryptoSym_Sw_Aes_InvMixColumns+0x1e4>)
 8006b98:	5c59      	ldrb	r1, [r3, r1]
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	3302      	adds	r3, #2
 8006b9e:	781b      	ldrb	r3, [r3, #0]
 8006ba0:	404b      	eors	r3, r1
 8006ba2:	b2db      	uxtb	r3, r3
 8006ba4:	4053      	eors	r3, r2
 8006ba6:	b2da      	uxtb	r2, r3
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	3303      	adds	r3, #3
 8006bac:	781b      	ldrb	r3, [r3, #0]
 8006bae:	4619      	mov	r1, r3
 8006bb0:	4b60      	ldr	r3, [pc, #384]	@ (8006d34 <phCryptoSym_Sw_Aes_InvMixColumns+0x1ec>)
 8006bb2:	5c5b      	ldrb	r3, [r3, r1]
 8006bb4:	4053      	eors	r3, r2
 8006bb6:	b2db      	uxtb	r3, r3
 8006bb8:	723b      	strb	r3, [r7, #8]
        tmp[1] = phCryptoSym_Sw_Aes_times9[pState[0]] ^ (phCryptoSym_Sw_Aes_timesC[pState[1]] ^ phCryptoSym_Sw_Aes_times2[pState[1]]) ^ (phCryptoSym_Sw_Aes_times9[pState[2]] ^ phCryptoSym_Sw_Aes_times2[pState[2]]) ^ (phCryptoSym_Sw_Aes_timesC[pState[3]] ^ pState[3]);
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	781b      	ldrb	r3, [r3, #0]
 8006bbe:	461a      	mov	r2, r3
 8006bc0:	4b5c      	ldr	r3, [pc, #368]	@ (8006d34 <phCryptoSym_Sw_Aes_InvMixColumns+0x1ec>)
 8006bc2:	5c9a      	ldrb	r2, [r3, r2]
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	3301      	adds	r3, #1
 8006bc8:	781b      	ldrb	r3, [r3, #0]
 8006bca:	4619      	mov	r1, r3
 8006bcc:	4b57      	ldr	r3, [pc, #348]	@ (8006d2c <phCryptoSym_Sw_Aes_InvMixColumns+0x1e4>)
 8006bce:	5c59      	ldrb	r1, [r3, r1]
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	3301      	adds	r3, #1
 8006bd4:	781b      	ldrb	r3, [r3, #0]
 8006bd6:	4618      	mov	r0, r3
 8006bd8:	4b55      	ldr	r3, [pc, #340]	@ (8006d30 <phCryptoSym_Sw_Aes_InvMixColumns+0x1e8>)
 8006bda:	5c1b      	ldrb	r3, [r3, r0]
 8006bdc:	404b      	eors	r3, r1
 8006bde:	b2db      	uxtb	r3, r3
 8006be0:	4053      	eors	r3, r2
 8006be2:	b2da      	uxtb	r2, r3
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	3302      	adds	r3, #2
 8006be8:	781b      	ldrb	r3, [r3, #0]
 8006bea:	4619      	mov	r1, r3
 8006bec:	4b51      	ldr	r3, [pc, #324]	@ (8006d34 <phCryptoSym_Sw_Aes_InvMixColumns+0x1ec>)
 8006bee:	5c59      	ldrb	r1, [r3, r1]
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	3302      	adds	r3, #2
 8006bf4:	781b      	ldrb	r3, [r3, #0]
 8006bf6:	4618      	mov	r0, r3
 8006bf8:	4b4d      	ldr	r3, [pc, #308]	@ (8006d30 <phCryptoSym_Sw_Aes_InvMixColumns+0x1e8>)
 8006bfa:	5c1b      	ldrb	r3, [r3, r0]
 8006bfc:	404b      	eors	r3, r1
 8006bfe:	b2db      	uxtb	r3, r3
 8006c00:	4053      	eors	r3, r2
 8006c02:	b2da      	uxtb	r2, r3
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	3303      	adds	r3, #3
 8006c08:	781b      	ldrb	r3, [r3, #0]
 8006c0a:	4619      	mov	r1, r3
 8006c0c:	4b47      	ldr	r3, [pc, #284]	@ (8006d2c <phCryptoSym_Sw_Aes_InvMixColumns+0x1e4>)
 8006c0e:	5c59      	ldrb	r1, [r3, r1]
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	3303      	adds	r3, #3
 8006c14:	781b      	ldrb	r3, [r3, #0]
 8006c16:	404b      	eors	r3, r1
 8006c18:	b2db      	uxtb	r3, r3
 8006c1a:	4053      	eors	r3, r2
 8006c1c:	b2db      	uxtb	r3, r3
 8006c1e:	727b      	strb	r3, [r7, #9]
        tmp[2] = (phCryptoSym_Sw_Aes_timesC[pState[0]] ^ pState[0])^ phCryptoSym_Sw_Aes_times9[pState[1]] ^ (phCryptoSym_Sw_Aes_timesC[pState[2]] ^ phCryptoSym_Sw_Aes_times2[pState[2]]) ^ (phCryptoSym_Sw_Aes_times9[pState[3]] ^ phCryptoSym_Sw_Aes_times2[pState[3]]);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	781b      	ldrb	r3, [r3, #0]
 8006c24:	461a      	mov	r2, r3
 8006c26:	4b41      	ldr	r3, [pc, #260]	@ (8006d2c <phCryptoSym_Sw_Aes_InvMixColumns+0x1e4>)
 8006c28:	5c9a      	ldrb	r2, [r3, r2]
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	781b      	ldrb	r3, [r3, #0]
 8006c2e:	4053      	eors	r3, r2
 8006c30:	b2da      	uxtb	r2, r3
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	3301      	adds	r3, #1
 8006c36:	781b      	ldrb	r3, [r3, #0]
 8006c38:	4619      	mov	r1, r3
 8006c3a:	4b3e      	ldr	r3, [pc, #248]	@ (8006d34 <phCryptoSym_Sw_Aes_InvMixColumns+0x1ec>)
 8006c3c:	5c5b      	ldrb	r3, [r3, r1]
 8006c3e:	4053      	eors	r3, r2
 8006c40:	b2da      	uxtb	r2, r3
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	3302      	adds	r3, #2
 8006c46:	781b      	ldrb	r3, [r3, #0]
 8006c48:	4619      	mov	r1, r3
 8006c4a:	4b38      	ldr	r3, [pc, #224]	@ (8006d2c <phCryptoSym_Sw_Aes_InvMixColumns+0x1e4>)
 8006c4c:	5c59      	ldrb	r1, [r3, r1]
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	3302      	adds	r3, #2
 8006c52:	781b      	ldrb	r3, [r3, #0]
 8006c54:	4618      	mov	r0, r3
 8006c56:	4b36      	ldr	r3, [pc, #216]	@ (8006d30 <phCryptoSym_Sw_Aes_InvMixColumns+0x1e8>)
 8006c58:	5c1b      	ldrb	r3, [r3, r0]
 8006c5a:	404b      	eors	r3, r1
 8006c5c:	b2db      	uxtb	r3, r3
 8006c5e:	4053      	eors	r3, r2
 8006c60:	b2da      	uxtb	r2, r3
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	3303      	adds	r3, #3
 8006c66:	781b      	ldrb	r3, [r3, #0]
 8006c68:	4619      	mov	r1, r3
 8006c6a:	4b32      	ldr	r3, [pc, #200]	@ (8006d34 <phCryptoSym_Sw_Aes_InvMixColumns+0x1ec>)
 8006c6c:	5c59      	ldrb	r1, [r3, r1]
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	3303      	adds	r3, #3
 8006c72:	781b      	ldrb	r3, [r3, #0]
 8006c74:	4618      	mov	r0, r3
 8006c76:	4b2e      	ldr	r3, [pc, #184]	@ (8006d30 <phCryptoSym_Sw_Aes_InvMixColumns+0x1e8>)
 8006c78:	5c1b      	ldrb	r3, [r3, r0]
 8006c7a:	404b      	eors	r3, r1
 8006c7c:	b2db      	uxtb	r3, r3
 8006c7e:	4053      	eors	r3, r2
 8006c80:	b2db      	uxtb	r3, r3
 8006c82:	72bb      	strb	r3, [r7, #10]
        tmp[3] = (phCryptoSym_Sw_Aes_times9[pState[0]] ^ phCryptoSym_Sw_Aes_times2[pState[0]]) ^ (phCryptoSym_Sw_Aes_timesC[pState[1]] ^ pState[1]) ^ phCryptoSym_Sw_Aes_times9[pState[2]] ^ (phCryptoSym_Sw_Aes_timesC[pState[3]] ^ phCryptoSym_Sw_Aes_times2[pState[3]]);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	781b      	ldrb	r3, [r3, #0]
 8006c88:	461a      	mov	r2, r3
 8006c8a:	4b2a      	ldr	r3, [pc, #168]	@ (8006d34 <phCryptoSym_Sw_Aes_InvMixColumns+0x1ec>)
 8006c8c:	5c9a      	ldrb	r2, [r3, r2]
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	781b      	ldrb	r3, [r3, #0]
 8006c92:	4619      	mov	r1, r3
 8006c94:	4b26      	ldr	r3, [pc, #152]	@ (8006d30 <phCryptoSym_Sw_Aes_InvMixColumns+0x1e8>)
 8006c96:	5c5b      	ldrb	r3, [r3, r1]
 8006c98:	4053      	eors	r3, r2
 8006c9a:	b2da      	uxtb	r2, r3
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	3301      	adds	r3, #1
 8006ca0:	781b      	ldrb	r3, [r3, #0]
 8006ca2:	4619      	mov	r1, r3
 8006ca4:	4b21      	ldr	r3, [pc, #132]	@ (8006d2c <phCryptoSym_Sw_Aes_InvMixColumns+0x1e4>)
 8006ca6:	5c59      	ldrb	r1, [r3, r1]
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	3301      	adds	r3, #1
 8006cac:	781b      	ldrb	r3, [r3, #0]
 8006cae:	404b      	eors	r3, r1
 8006cb0:	b2db      	uxtb	r3, r3
 8006cb2:	4053      	eors	r3, r2
 8006cb4:	b2da      	uxtb	r2, r3
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	3302      	adds	r3, #2
 8006cba:	781b      	ldrb	r3, [r3, #0]
 8006cbc:	4619      	mov	r1, r3
 8006cbe:	4b1d      	ldr	r3, [pc, #116]	@ (8006d34 <phCryptoSym_Sw_Aes_InvMixColumns+0x1ec>)
 8006cc0:	5c5b      	ldrb	r3, [r3, r1]
 8006cc2:	4053      	eors	r3, r2
 8006cc4:	b2da      	uxtb	r2, r3
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	3303      	adds	r3, #3
 8006cca:	781b      	ldrb	r3, [r3, #0]
 8006ccc:	4619      	mov	r1, r3
 8006cce:	4b17      	ldr	r3, [pc, #92]	@ (8006d2c <phCryptoSym_Sw_Aes_InvMixColumns+0x1e4>)
 8006cd0:	5c59      	ldrb	r1, [r3, r1]
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	3303      	adds	r3, #3
 8006cd6:	781b      	ldrb	r3, [r3, #0]
 8006cd8:	4618      	mov	r0, r3
 8006cda:	4b15      	ldr	r3, [pc, #84]	@ (8006d30 <phCryptoSym_Sw_Aes_InvMixColumns+0x1e8>)
 8006cdc:	5c1b      	ldrb	r3, [r3, r0]
 8006cde:	404b      	eors	r3, r1
 8006ce0:	b2db      	uxtb	r3, r3
 8006ce2:	4053      	eors	r3, r2
 8006ce4:	b2db      	uxtb	r3, r3
 8006ce6:	72fb      	strb	r3, [r7, #11]
#endif /* PH_CRYPTOSYM_SW_ROM_OPTIMIZATION */
        *pState++ = tmp[0];
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	1c5a      	adds	r2, r3, #1
 8006cec:	607a      	str	r2, [r7, #4]
 8006cee:	7a3a      	ldrb	r2, [r7, #8]
 8006cf0:	701a      	strb	r2, [r3, #0]
        *pState++ = tmp[1];
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	1c5a      	adds	r2, r3, #1
 8006cf6:	607a      	str	r2, [r7, #4]
 8006cf8:	7a7a      	ldrb	r2, [r7, #9]
 8006cfa:	701a      	strb	r2, [r3, #0]
        *pState++ = tmp[2];
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	1c5a      	adds	r2, r3, #1
 8006d00:	607a      	str	r2, [r7, #4]
 8006d02:	7aba      	ldrb	r2, [r7, #10]
 8006d04:	701a      	strb	r2, [r3, #0]
        *pState++ = tmp[3];
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	1c5a      	adds	r2, r3, #1
 8006d0a:	607a      	str	r2, [r7, #4]
 8006d0c:	7afa      	ldrb	r2, [r7, #11]
 8006d0e:	701a      	strb	r2, [r3, #0]
    for (i=0;i<4U;i++)
 8006d10:	7bfb      	ldrb	r3, [r7, #15]
 8006d12:	3301      	adds	r3, #1
 8006d14:	73fb      	strb	r3, [r7, #15]
 8006d16:	7bfb      	ldrb	r3, [r7, #15]
 8006d18:	2b03      	cmp	r3, #3
 8006d1a:	f67f af1c 	bls.w	8006b56 <phCryptoSym_Sw_Aes_InvMixColumns+0xe>
    }
}
 8006d1e:	bf00      	nop
 8006d20:	bf00      	nop
 8006d22:	3714      	adds	r7, #20
 8006d24:	46bd      	mov	sp, r7
 8006d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2a:	4770      	bx	lr
 8006d2c:	08026c3c 	.word	0x08026c3c
 8006d30:	08026a3c 	.word	0x08026a3c
 8006d34:	08026b3c 	.word	0x08026b3c

08006d38 <phCryptoSym_Sw_Aes_AddRoundKey>:
#ifdef PH_CRYPTOSYM_SW_ONLINE_KEYSCHEDULING
void phCryptoSym_Sw_Aes_AddRoundKey(uint8_t PH_CRYTOSYM_SW_FAST_RAM * pState, uint8_t PH_CRYTOSYM_SW_FAST_RAM * pKey, uint8_t * pNkCurrent, uint8_t bNk, uint8_t bMode)
{
 8006d38:	b480      	push	{r7}
 8006d3a:	b089      	sub	sp, #36	@ 0x24
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	60f8      	str	r0, [r7, #12]
 8006d40:	60b9      	str	r1, [r7, #8]
 8006d42:	607a      	str	r2, [r7, #4]
 8006d44:	70fb      	strb	r3, [r7, #3]
    uint8_t i = 0;
 8006d46:	2300      	movs	r3, #0
 8006d48:	77fb      	strb	r3, [r7, #31]
    uint8_t PH_CRYTOSYM_SW_FAST_RAM bOffset;
    uint8_t PH_CRYTOSYM_SW_FAST_RAM bModulus;

    /* NOTE: As pKey is an array of size bNk, the byte of the last round w[i-nk]is always in the same position as the byte currently operated on. */
    /* For each call of the function, 16 bytes of round key need to be calculated */
    for (i=0;i<4U;i++)
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	77fb      	strb	r3, [r7, #31]
 8006d4e:	e197      	b.n	8007080 <phCryptoSym_Sw_Aes_AddRoundKey+0x348>
    {
        /* Find out, if we are in a "first" column, a "special" column or a "standard" column. */
        bModulus = *pNkCurrent % bNk;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	781b      	ldrb	r3, [r3, #0]
 8006d54:	78fa      	ldrb	r2, [r7, #3]
 8006d56:	fbb3 f1f2 	udiv	r1, r3, r2
 8006d5a:	fb01 f202 	mul.w	r2, r1, r2
 8006d5e:	1a9b      	subs	r3, r3, r2
 8006d60:	75fb      	strb	r3, [r7, #23]

        /* Generally the pCurKeyPtr can be calculated directly out of the bModulus */
        pCurKeyPtr = &pKey[bModulus << 2U];
 8006d62:	7dfb      	ldrb	r3, [r7, #23]
 8006d64:	009b      	lsls	r3, r3, #2
 8006d66:	68ba      	ldr	r2, [r7, #8]
 8006d68:	4413      	add	r3, r2
 8006d6a:	61bb      	str	r3, [r7, #24]

        /* In case of decryption, xoring has to be done upfront. */
        if (bMode == PH_CRYPTOSYM_KEYSCHEDULE_DECRYPTION)
 8006d6c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006d70:	2bc0      	cmp	r3, #192	@ 0xc0
 8006d72:	d150      	bne.n	8006e16 <phCryptoSym_Sw_Aes_AddRoundKey+0xde>
        {
            pState[((3U-i)*4U)] ^= *(pCurKeyPtr + 0U);
 8006d74:	7ffb      	ldrb	r3, [r7, #31]
 8006d76:	f1c3 0303 	rsb	r3, r3, #3
 8006d7a:	009b      	lsls	r3, r3, #2
 8006d7c:	68fa      	ldr	r2, [r7, #12]
 8006d7e:	4413      	add	r3, r2
 8006d80:	7819      	ldrb	r1, [r3, #0]
 8006d82:	69bb      	ldr	r3, [r7, #24]
 8006d84:	781a      	ldrb	r2, [r3, #0]
 8006d86:	7ffb      	ldrb	r3, [r7, #31]
 8006d88:	f1c3 0303 	rsb	r3, r3, #3
 8006d8c:	009b      	lsls	r3, r3, #2
 8006d8e:	68f8      	ldr	r0, [r7, #12]
 8006d90:	4403      	add	r3, r0
 8006d92:	404a      	eors	r2, r1
 8006d94:	b2d2      	uxtb	r2, r2
 8006d96:	701a      	strb	r2, [r3, #0]
            pState[((3U-i)*4U)+1U] ^= *(pCurKeyPtr + 1U);
 8006d98:	7ffb      	ldrb	r3, [r7, #31]
 8006d9a:	f1c3 0303 	rsb	r3, r3, #3
 8006d9e:	009b      	lsls	r3, r3, #2
 8006da0:	3301      	adds	r3, #1
 8006da2:	68fa      	ldr	r2, [r7, #12]
 8006da4:	4413      	add	r3, r2
 8006da6:	7819      	ldrb	r1, [r3, #0]
 8006da8:	69bb      	ldr	r3, [r7, #24]
 8006daa:	3301      	adds	r3, #1
 8006dac:	781a      	ldrb	r2, [r3, #0]
 8006dae:	7ffb      	ldrb	r3, [r7, #31]
 8006db0:	f1c3 0303 	rsb	r3, r3, #3
 8006db4:	009b      	lsls	r3, r3, #2
 8006db6:	3301      	adds	r3, #1
 8006db8:	68f8      	ldr	r0, [r7, #12]
 8006dba:	4403      	add	r3, r0
 8006dbc:	404a      	eors	r2, r1
 8006dbe:	b2d2      	uxtb	r2, r2
 8006dc0:	701a      	strb	r2, [r3, #0]
            pState[((3U-i)*4U)+2U] ^= *(pCurKeyPtr + 2U);
 8006dc2:	7ffb      	ldrb	r3, [r7, #31]
 8006dc4:	f1c3 0303 	rsb	r3, r3, #3
 8006dc8:	009b      	lsls	r3, r3, #2
 8006dca:	3302      	adds	r3, #2
 8006dcc:	68fa      	ldr	r2, [r7, #12]
 8006dce:	4413      	add	r3, r2
 8006dd0:	7819      	ldrb	r1, [r3, #0]
 8006dd2:	69bb      	ldr	r3, [r7, #24]
 8006dd4:	3302      	adds	r3, #2
 8006dd6:	781a      	ldrb	r2, [r3, #0]
 8006dd8:	7ffb      	ldrb	r3, [r7, #31]
 8006dda:	f1c3 0303 	rsb	r3, r3, #3
 8006dde:	009b      	lsls	r3, r3, #2
 8006de0:	3302      	adds	r3, #2
 8006de2:	68f8      	ldr	r0, [r7, #12]
 8006de4:	4403      	add	r3, r0
 8006de6:	404a      	eors	r2, r1
 8006de8:	b2d2      	uxtb	r2, r2
 8006dea:	701a      	strb	r2, [r3, #0]
            pState[((3U-i)*4U)+3U] ^= *(pCurKeyPtr + 3U);
 8006dec:	7ffb      	ldrb	r3, [r7, #31]
 8006dee:	f1c3 0303 	rsb	r3, r3, #3
 8006df2:	009b      	lsls	r3, r3, #2
 8006df4:	3303      	adds	r3, #3
 8006df6:	68fa      	ldr	r2, [r7, #12]
 8006df8:	4413      	add	r3, r2
 8006dfa:	7819      	ldrb	r1, [r3, #0]
 8006dfc:	69bb      	ldr	r3, [r7, #24]
 8006dfe:	3303      	adds	r3, #3
 8006e00:	781a      	ldrb	r2, [r3, #0]
 8006e02:	7ffb      	ldrb	r3, [r7, #31]
 8006e04:	f1c3 0303 	rsb	r3, r3, #3
 8006e08:	009b      	lsls	r3, r3, #2
 8006e0a:	3303      	adds	r3, #3
 8006e0c:	68f8      	ldr	r0, [r7, #12]
 8006e0e:	4403      	add	r3, r0
 8006e10:	404a      	eors	r2, r1
 8006e12:	b2d2      	uxtb	r2, r2
 8006e14:	701a      	strb	r2, [r3, #0]
        }

        if (*pNkCurrent < bNk)
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	781b      	ldrb	r3, [r3, #0]
 8006e1a:	78fa      	ldrb	r2, [r7, #3]
 8006e1c:	429a      	cmp	r2, r3
 8006e1e:	d903      	bls.n	8006e28 <phCryptoSym_Sw_Aes_AddRoundKey+0xf0>
        {
            /* w[i] = word(key[4U*i], key[4U*i+1U], key[4U*i+2U], key[4U*i+3U]) */
            /* Just increment the current key pointer, as the key is already stored internally...*/
            pCurKeyPtr += 4U;
 8006e20:	69bb      	ldr	r3, [r7, #24]
 8006e22:	3304      	adds	r3, #4
 8006e24:	61bb      	str	r3, [r7, #24]
 8006e26:	e0d1      	b.n	8006fcc <phCryptoSym_Sw_Aes_AddRoundKey+0x294>
        }else
        {
            if ( bModulus == 0U)
 8006e28:	7dfb      	ldrb	r3, [r7, #23]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d153      	bne.n	8006ed6 <phCryptoSym_Sw_Aes_AddRoundKey+0x19e>
            {
                /* First find the offset to w[i-1] */
                bOffset = (uint8_t)(((uint8_t)((uint8_t)bNk-1U)<<2U) + 1U);
 8006e2e:	78fb      	ldrb	r3, [r7, #3]
 8006e30:	3b01      	subs	r3, #1
 8006e32:	b2db      	uxtb	r3, r3
 8006e34:	009b      	lsls	r3, r3, #2
 8006e36:	b2db      	uxtb	r3, r3
 8006e38:	3301      	adds	r3, #1
 8006e3a:	75bb      	strb	r3, [r7, #22]
                /* now calculate the following calculation: */
                /* w[i] = w[i-Nk] xor SubWord(RotWord(w[i-1])) xor Rcon[i/Nk] */
                *pCurKeyPtr ^= phCryptoSym_Sw_Aes_sboxTable[*(pCurKeyPtr+bOffset)] ^ phCryptoSym_Sw_Aes_Rcon[(*pNkCurrent)/bNk - 1U];
 8006e3c:	69bb      	ldr	r3, [r7, #24]
 8006e3e:	781a      	ldrb	r2, [r3, #0]
 8006e40:	7dbb      	ldrb	r3, [r7, #22]
 8006e42:	69b9      	ldr	r1, [r7, #24]
 8006e44:	440b      	add	r3, r1
 8006e46:	781b      	ldrb	r3, [r3, #0]
 8006e48:	4619      	mov	r1, r3
 8006e4a:	4b93      	ldr	r3, [pc, #588]	@ (8007098 <phCryptoSym_Sw_Aes_AddRoundKey+0x360>)
 8006e4c:	5c59      	ldrb	r1, [r3, r1]
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	7818      	ldrb	r0, [r3, #0]
 8006e52:	78fb      	ldrb	r3, [r7, #3]
 8006e54:	fbb0 f3f3 	udiv	r3, r0, r3
 8006e58:	b2db      	uxtb	r3, r3
 8006e5a:	3b01      	subs	r3, #1
 8006e5c:	488f      	ldr	r0, [pc, #572]	@ (800709c <phCryptoSym_Sw_Aes_AddRoundKey+0x364>)
 8006e5e:	5cc3      	ldrb	r3, [r0, r3]
 8006e60:	404b      	eors	r3, r1
 8006e62:	b2db      	uxtb	r3, r3
 8006e64:	4053      	eors	r3, r2
 8006e66:	b2da      	uxtb	r2, r3
 8006e68:	69bb      	ldr	r3, [r7, #24]
 8006e6a:	701a      	strb	r2, [r3, #0]
                pCurKeyPtr++;
 8006e6c:	69bb      	ldr	r3, [r7, #24]
 8006e6e:	3301      	adds	r3, #1
 8006e70:	61bb      	str	r3, [r7, #24]
                *pCurKeyPtr ^= phCryptoSym_Sw_Aes_sboxTable[*(pCurKeyPtr+bOffset)];
 8006e72:	69bb      	ldr	r3, [r7, #24]
 8006e74:	781a      	ldrb	r2, [r3, #0]
 8006e76:	7dbb      	ldrb	r3, [r7, #22]
 8006e78:	69b9      	ldr	r1, [r7, #24]
 8006e7a:	440b      	add	r3, r1
 8006e7c:	781b      	ldrb	r3, [r3, #0]
 8006e7e:	4619      	mov	r1, r3
 8006e80:	4b85      	ldr	r3, [pc, #532]	@ (8007098 <phCryptoSym_Sw_Aes_AddRoundKey+0x360>)
 8006e82:	5c5b      	ldrb	r3, [r3, r1]
 8006e84:	4053      	eors	r3, r2
 8006e86:	b2da      	uxtb	r2, r3
 8006e88:	69bb      	ldr	r3, [r7, #24]
 8006e8a:	701a      	strb	r2, [r3, #0]
                pCurKeyPtr++;
 8006e8c:	69bb      	ldr	r3, [r7, #24]
 8006e8e:	3301      	adds	r3, #1
 8006e90:	61bb      	str	r3, [r7, #24]
                *pCurKeyPtr ^= phCryptoSym_Sw_Aes_sboxTable[*(pCurKeyPtr+bOffset)];
 8006e92:	69bb      	ldr	r3, [r7, #24]
 8006e94:	781a      	ldrb	r2, [r3, #0]
 8006e96:	7dbb      	ldrb	r3, [r7, #22]
 8006e98:	69b9      	ldr	r1, [r7, #24]
 8006e9a:	440b      	add	r3, r1
 8006e9c:	781b      	ldrb	r3, [r3, #0]
 8006e9e:	4619      	mov	r1, r3
 8006ea0:	4b7d      	ldr	r3, [pc, #500]	@ (8007098 <phCryptoSym_Sw_Aes_AddRoundKey+0x360>)
 8006ea2:	5c5b      	ldrb	r3, [r3, r1]
 8006ea4:	4053      	eors	r3, r2
 8006ea6:	b2da      	uxtb	r2, r3
 8006ea8:	69bb      	ldr	r3, [r7, #24]
 8006eaa:	701a      	strb	r2, [r3, #0]
                pCurKeyPtr++;
 8006eac:	69bb      	ldr	r3, [r7, #24]
 8006eae:	3301      	adds	r3, #1
 8006eb0:	61bb      	str	r3, [r7, #24]
                *pCurKeyPtr ^= phCryptoSym_Sw_Aes_sboxTable[*(pCurKeyPtr+bOffset - 4U)];
 8006eb2:	69bb      	ldr	r3, [r7, #24]
 8006eb4:	781a      	ldrb	r2, [r3, #0]
 8006eb6:	7dbb      	ldrb	r3, [r7, #22]
 8006eb8:	3b04      	subs	r3, #4
 8006eba:	69b9      	ldr	r1, [r7, #24]
 8006ebc:	440b      	add	r3, r1
 8006ebe:	781b      	ldrb	r3, [r3, #0]
 8006ec0:	4619      	mov	r1, r3
 8006ec2:	4b75      	ldr	r3, [pc, #468]	@ (8007098 <phCryptoSym_Sw_Aes_AddRoundKey+0x360>)
 8006ec4:	5c5b      	ldrb	r3, [r3, r1]
 8006ec6:	4053      	eors	r3, r2
 8006ec8:	b2da      	uxtb	r2, r3
 8006eca:	69bb      	ldr	r3, [r7, #24]
 8006ecc:	701a      	strb	r2, [r3, #0]
                pCurKeyPtr++;
 8006ece:	69bb      	ldr	r3, [r7, #24]
 8006ed0:	3301      	adds	r3, #1
 8006ed2:	61bb      	str	r3, [r7, #24]
 8006ed4:	e07a      	b.n	8006fcc <phCryptoSym_Sw_Aes_AddRoundKey+0x294>
            }else if ((bNk == 8U) && ((*pNkCurrent % bNk) == 4U))
 8006ed6:	78fb      	ldrb	r3, [r7, #3]
 8006ed8:	2b08      	cmp	r3, #8
 8006eda:	d147      	bne.n	8006f6c <phCryptoSym_Sw_Aes_AddRoundKey+0x234>
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	781b      	ldrb	r3, [r3, #0]
 8006ee0:	78fa      	ldrb	r2, [r7, #3]
 8006ee2:	fbb3 f1f2 	udiv	r1, r3, r2
 8006ee6:	fb01 f202 	mul.w	r2, r1, r2
 8006eea:	1a9b      	subs	r3, r3, r2
 8006eec:	b2db      	uxtb	r3, r3
 8006eee:	2b04      	cmp	r3, #4
 8006ef0:	d13c      	bne.n	8006f6c <phCryptoSym_Sw_Aes_AddRoundKey+0x234>
            {
                /* w[i] = w[i-Nk] xor SubWord(w[i-1]) */
                *pCurKeyPtr ^= phCryptoSym_Sw_Aes_sboxTable[*(pCurKeyPtr-4U)];
 8006ef2:	69bb      	ldr	r3, [r7, #24]
 8006ef4:	781a      	ldrb	r2, [r3, #0]
 8006ef6:	69bb      	ldr	r3, [r7, #24]
 8006ef8:	3b04      	subs	r3, #4
 8006efa:	781b      	ldrb	r3, [r3, #0]
 8006efc:	4619      	mov	r1, r3
 8006efe:	4b66      	ldr	r3, [pc, #408]	@ (8007098 <phCryptoSym_Sw_Aes_AddRoundKey+0x360>)
 8006f00:	5c5b      	ldrb	r3, [r3, r1]
 8006f02:	4053      	eors	r3, r2
 8006f04:	b2da      	uxtb	r2, r3
 8006f06:	69bb      	ldr	r3, [r7, #24]
 8006f08:	701a      	strb	r2, [r3, #0]
                pCurKeyPtr++;
 8006f0a:	69bb      	ldr	r3, [r7, #24]
 8006f0c:	3301      	adds	r3, #1
 8006f0e:	61bb      	str	r3, [r7, #24]
                *pCurKeyPtr ^= phCryptoSym_Sw_Aes_sboxTable[*(pCurKeyPtr-4U)];
 8006f10:	69bb      	ldr	r3, [r7, #24]
 8006f12:	781a      	ldrb	r2, [r3, #0]
 8006f14:	69bb      	ldr	r3, [r7, #24]
 8006f16:	3b04      	subs	r3, #4
 8006f18:	781b      	ldrb	r3, [r3, #0]
 8006f1a:	4619      	mov	r1, r3
 8006f1c:	4b5e      	ldr	r3, [pc, #376]	@ (8007098 <phCryptoSym_Sw_Aes_AddRoundKey+0x360>)
 8006f1e:	5c5b      	ldrb	r3, [r3, r1]
 8006f20:	4053      	eors	r3, r2
 8006f22:	b2da      	uxtb	r2, r3
 8006f24:	69bb      	ldr	r3, [r7, #24]
 8006f26:	701a      	strb	r2, [r3, #0]
                pCurKeyPtr++;
 8006f28:	69bb      	ldr	r3, [r7, #24]
 8006f2a:	3301      	adds	r3, #1
 8006f2c:	61bb      	str	r3, [r7, #24]
                *pCurKeyPtr ^= phCryptoSym_Sw_Aes_sboxTable[*(pCurKeyPtr-4U)];
 8006f2e:	69bb      	ldr	r3, [r7, #24]
 8006f30:	781a      	ldrb	r2, [r3, #0]
 8006f32:	69bb      	ldr	r3, [r7, #24]
 8006f34:	3b04      	subs	r3, #4
 8006f36:	781b      	ldrb	r3, [r3, #0]
 8006f38:	4619      	mov	r1, r3
 8006f3a:	4b57      	ldr	r3, [pc, #348]	@ (8007098 <phCryptoSym_Sw_Aes_AddRoundKey+0x360>)
 8006f3c:	5c5b      	ldrb	r3, [r3, r1]
 8006f3e:	4053      	eors	r3, r2
 8006f40:	b2da      	uxtb	r2, r3
 8006f42:	69bb      	ldr	r3, [r7, #24]
 8006f44:	701a      	strb	r2, [r3, #0]
                pCurKeyPtr++;
 8006f46:	69bb      	ldr	r3, [r7, #24]
 8006f48:	3301      	adds	r3, #1
 8006f4a:	61bb      	str	r3, [r7, #24]
                *pCurKeyPtr ^= phCryptoSym_Sw_Aes_sboxTable[*(pCurKeyPtr-4U)];
 8006f4c:	69bb      	ldr	r3, [r7, #24]
 8006f4e:	781a      	ldrb	r2, [r3, #0]
 8006f50:	69bb      	ldr	r3, [r7, #24]
 8006f52:	3b04      	subs	r3, #4
 8006f54:	781b      	ldrb	r3, [r3, #0]
 8006f56:	4619      	mov	r1, r3
 8006f58:	4b4f      	ldr	r3, [pc, #316]	@ (8007098 <phCryptoSym_Sw_Aes_AddRoundKey+0x360>)
 8006f5a:	5c5b      	ldrb	r3, [r3, r1]
 8006f5c:	4053      	eors	r3, r2
 8006f5e:	b2da      	uxtb	r2, r3
 8006f60:	69bb      	ldr	r3, [r7, #24]
 8006f62:	701a      	strb	r2, [r3, #0]
                pCurKeyPtr++;
 8006f64:	69bb      	ldr	r3, [r7, #24]
 8006f66:	3301      	adds	r3, #1
 8006f68:	61bb      	str	r3, [r7, #24]
 8006f6a:	e02f      	b.n	8006fcc <phCryptoSym_Sw_Aes_AddRoundKey+0x294>
            }else
            {
                /* w[i] = w[i-Nk] xor w[i-1] */
                *pCurKeyPtr ^= *(pCurKeyPtr-4U);
 8006f6c:	69bb      	ldr	r3, [r7, #24]
 8006f6e:	781a      	ldrb	r2, [r3, #0]
 8006f70:	69bb      	ldr	r3, [r7, #24]
 8006f72:	3b04      	subs	r3, #4
 8006f74:	781b      	ldrb	r3, [r3, #0]
 8006f76:	4053      	eors	r3, r2
 8006f78:	b2da      	uxtb	r2, r3
 8006f7a:	69bb      	ldr	r3, [r7, #24]
 8006f7c:	701a      	strb	r2, [r3, #0]
                pCurKeyPtr++;
 8006f7e:	69bb      	ldr	r3, [r7, #24]
 8006f80:	3301      	adds	r3, #1
 8006f82:	61bb      	str	r3, [r7, #24]
                *pCurKeyPtr ^= *(pCurKeyPtr-4U);
 8006f84:	69bb      	ldr	r3, [r7, #24]
 8006f86:	781a      	ldrb	r2, [r3, #0]
 8006f88:	69bb      	ldr	r3, [r7, #24]
 8006f8a:	3b04      	subs	r3, #4
 8006f8c:	781b      	ldrb	r3, [r3, #0]
 8006f8e:	4053      	eors	r3, r2
 8006f90:	b2da      	uxtb	r2, r3
 8006f92:	69bb      	ldr	r3, [r7, #24]
 8006f94:	701a      	strb	r2, [r3, #0]
                pCurKeyPtr++;
 8006f96:	69bb      	ldr	r3, [r7, #24]
 8006f98:	3301      	adds	r3, #1
 8006f9a:	61bb      	str	r3, [r7, #24]
                *pCurKeyPtr ^= *(pCurKeyPtr-4U);
 8006f9c:	69bb      	ldr	r3, [r7, #24]
 8006f9e:	781a      	ldrb	r2, [r3, #0]
 8006fa0:	69bb      	ldr	r3, [r7, #24]
 8006fa2:	3b04      	subs	r3, #4
 8006fa4:	781b      	ldrb	r3, [r3, #0]
 8006fa6:	4053      	eors	r3, r2
 8006fa8:	b2da      	uxtb	r2, r3
 8006faa:	69bb      	ldr	r3, [r7, #24]
 8006fac:	701a      	strb	r2, [r3, #0]
                pCurKeyPtr++;
 8006fae:	69bb      	ldr	r3, [r7, #24]
 8006fb0:	3301      	adds	r3, #1
 8006fb2:	61bb      	str	r3, [r7, #24]
                *pCurKeyPtr ^= *(pCurKeyPtr-4U);
 8006fb4:	69bb      	ldr	r3, [r7, #24]
 8006fb6:	781a      	ldrb	r2, [r3, #0]
 8006fb8:	69bb      	ldr	r3, [r7, #24]
 8006fba:	3b04      	subs	r3, #4
 8006fbc:	781b      	ldrb	r3, [r3, #0]
 8006fbe:	4053      	eors	r3, r2
 8006fc0:	b2da      	uxtb	r2, r3
 8006fc2:	69bb      	ldr	r3, [r7, #24]
 8006fc4:	701a      	strb	r2, [r3, #0]
                pCurKeyPtr++;
 8006fc6:	69bb      	ldr	r3, [r7, #24]
 8006fc8:	3301      	adds	r3, #1
 8006fca:	61bb      	str	r3, [r7, #24]
            }
        }

        /* In case of encryption and key initialization for decryption, we have to increment, else we have to decrement NkCurrent */
        if (bMode != PH_CRYPTOSYM_KEYSCHEDULE_DECRYPTION)
 8006fcc:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006fd0:	2bc0      	cmp	r3, #192	@ 0xc0
 8006fd2:	d006      	beq.n	8006fe2 <phCryptoSym_Sw_Aes_AddRoundKey+0x2aa>
        {
            (*pNkCurrent)++;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	781b      	ldrb	r3, [r3, #0]
 8006fd8:	3301      	adds	r3, #1
 8006fda:	b2da      	uxtb	r2, r3
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	701a      	strb	r2, [r3, #0]
 8006fe0:	e005      	b.n	8006fee <phCryptoSym_Sw_Aes_AddRoundKey+0x2b6>
        }else
        {
            (*pNkCurrent)--;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	781b      	ldrb	r3, [r3, #0]
 8006fe6:	3b01      	subs	r3, #1
 8006fe8:	b2da      	uxtb	r2, r3
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	701a      	strb	r2, [r3, #0]
        }

        /* In case of encryption, xoring has to be done at the end. */
        if (bMode == PH_CRYPTOSYM_KEYSCHEDULE_ENCRYPTION)
 8006fee:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006ff2:	2b0f      	cmp	r3, #15
 8006ff4:	d141      	bne.n	800707a <phCryptoSym_Sw_Aes_AddRoundKey+0x342>
        {
            pState[(i*4U)] ^= *(pCurKeyPtr - 4U);
 8006ff6:	7ffb      	ldrb	r3, [r7, #31]
 8006ff8:	009b      	lsls	r3, r3, #2
 8006ffa:	68fa      	ldr	r2, [r7, #12]
 8006ffc:	4413      	add	r3, r2
 8006ffe:	7819      	ldrb	r1, [r3, #0]
 8007000:	69bb      	ldr	r3, [r7, #24]
 8007002:	3b04      	subs	r3, #4
 8007004:	781a      	ldrb	r2, [r3, #0]
 8007006:	7ffb      	ldrb	r3, [r7, #31]
 8007008:	009b      	lsls	r3, r3, #2
 800700a:	68f8      	ldr	r0, [r7, #12]
 800700c:	4403      	add	r3, r0
 800700e:	404a      	eors	r2, r1
 8007010:	b2d2      	uxtb	r2, r2
 8007012:	701a      	strb	r2, [r3, #0]
            pState[(i*4U)+1U] ^= *(pCurKeyPtr - 3U);
 8007014:	7ffb      	ldrb	r3, [r7, #31]
 8007016:	009b      	lsls	r3, r3, #2
 8007018:	3301      	adds	r3, #1
 800701a:	68fa      	ldr	r2, [r7, #12]
 800701c:	4413      	add	r3, r2
 800701e:	7819      	ldrb	r1, [r3, #0]
 8007020:	69bb      	ldr	r3, [r7, #24]
 8007022:	3b03      	subs	r3, #3
 8007024:	781a      	ldrb	r2, [r3, #0]
 8007026:	7ffb      	ldrb	r3, [r7, #31]
 8007028:	009b      	lsls	r3, r3, #2
 800702a:	3301      	adds	r3, #1
 800702c:	68f8      	ldr	r0, [r7, #12]
 800702e:	4403      	add	r3, r0
 8007030:	404a      	eors	r2, r1
 8007032:	b2d2      	uxtb	r2, r2
 8007034:	701a      	strb	r2, [r3, #0]
            pState[(i*4U)+2U] ^= *(pCurKeyPtr - 2U);
 8007036:	7ffb      	ldrb	r3, [r7, #31]
 8007038:	009b      	lsls	r3, r3, #2
 800703a:	3302      	adds	r3, #2
 800703c:	68fa      	ldr	r2, [r7, #12]
 800703e:	4413      	add	r3, r2
 8007040:	7819      	ldrb	r1, [r3, #0]
 8007042:	69bb      	ldr	r3, [r7, #24]
 8007044:	3b02      	subs	r3, #2
 8007046:	781a      	ldrb	r2, [r3, #0]
 8007048:	7ffb      	ldrb	r3, [r7, #31]
 800704a:	009b      	lsls	r3, r3, #2
 800704c:	3302      	adds	r3, #2
 800704e:	68f8      	ldr	r0, [r7, #12]
 8007050:	4403      	add	r3, r0
 8007052:	404a      	eors	r2, r1
 8007054:	b2d2      	uxtb	r2, r2
 8007056:	701a      	strb	r2, [r3, #0]
            pState[(i*4U)+3U] ^= *(pCurKeyPtr - 1U);
 8007058:	7ffb      	ldrb	r3, [r7, #31]
 800705a:	009b      	lsls	r3, r3, #2
 800705c:	3303      	adds	r3, #3
 800705e:	68fa      	ldr	r2, [r7, #12]
 8007060:	4413      	add	r3, r2
 8007062:	7819      	ldrb	r1, [r3, #0]
 8007064:	69bb      	ldr	r3, [r7, #24]
 8007066:	3b01      	subs	r3, #1
 8007068:	781a      	ldrb	r2, [r3, #0]
 800706a:	7ffb      	ldrb	r3, [r7, #31]
 800706c:	009b      	lsls	r3, r3, #2
 800706e:	3303      	adds	r3, #3
 8007070:	68f8      	ldr	r0, [r7, #12]
 8007072:	4403      	add	r3, r0
 8007074:	404a      	eors	r2, r1
 8007076:	b2d2      	uxtb	r2, r2
 8007078:	701a      	strb	r2, [r3, #0]
    for (i=0;i<4U;i++)
 800707a:	7ffb      	ldrb	r3, [r7, #31]
 800707c:	3301      	adds	r3, #1
 800707e:	77fb      	strb	r3, [r7, #31]
 8007080:	7ffb      	ldrb	r3, [r7, #31]
 8007082:	2b03      	cmp	r3, #3
 8007084:	f67f ae64 	bls.w	8006d50 <phCryptoSym_Sw_Aes_AddRoundKey+0x18>
        }
    }
}
 8007088:	bf00      	nop
 800708a:	bf00      	nop
 800708c:	3724      	adds	r7, #36	@ 0x24
 800708e:	46bd      	mov	sp, r7
 8007090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007094:	4770      	bx	lr
 8007096:	bf00      	nop
 8007098:	0802683c 	.word	0x0802683c
 800709c:	08026d3c 	.word	0x08026d3c

080070a0 <phCryptoSym_Sw_Des_KeyInit>:
phStatus_t  phCryptoSym_Sw_Des_KeyInit(
                                       phCryptoSym_Sw_DataParams_t * pDataParams,
                                       const uint8_t * pKey,
                                       uint8_t bNumKeys
                                       )
{
 80070a0:	b580      	push	{r7, lr}
 80070a2:	b084      	sub	sp, #16
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	60f8      	str	r0, [r7, #12]
 80070a8:	60b9      	str	r1, [r7, #8]
 80070aa:	4613      	mov	r3, r2
 80070ac:	71fb      	strb	r3, [r7, #7]
#ifdef PH_CRYPTOSYM_SW_USE_8051_DATA_STORAGE
    uint8_t PH_CRYTOSYM_SW_FAST_RAM bTmpKey[PH_CRYPTOSYM_DES_KEY_SIZE];
#endif /* PH_CRYPTOSYM_SW_USE_8051_DATA_STORAGE */

    /* In case of online key expansion we only calculate P1 in this step*/
    while(0u != bNumKeys--)
 80070ae:	e00b      	b.n	80070c8 <phCryptoSym_Sw_Des_KeyInit+0x28>
        /* take the key, starting with the last one and write the result to the internal keybuffer. */
#ifdef PH_CRYPTOSYM_SW_USE_8051_DATA_STORAGE
        phCryptoSym_Sw_Des_PC1_Permutation(&pKey[bNumKeys << 3U], bTmpKey);
        (void)memcpy(&pDataParams->pKey[bNumKeys << 3U], bTmpKey, PH_CRYPTOSYM_DES_KEY_SIZE);
#else
        phCryptoSym_Sw_Des_PC1_Permutation(&pKey[bNumKeys << 3U], &pDataParams->pKey[bNumKeys << 3U]);
 80070b0:	79fb      	ldrb	r3, [r7, #7]
 80070b2:	00db      	lsls	r3, r3, #3
 80070b4:	68ba      	ldr	r2, [r7, #8]
 80070b6:	18d0      	adds	r0, r2, r3
 80070b8:	79fb      	ldrb	r3, [r7, #7]
 80070ba:	00db      	lsls	r3, r3, #3
 80070bc:	3308      	adds	r3, #8
 80070be:	68fa      	ldr	r2, [r7, #12]
 80070c0:	4413      	add	r3, r2
 80070c2:	4619      	mov	r1, r3
 80070c4:	f000 f9f0 	bl	80074a8 <phCryptoSym_Sw_Des_PC1_Permutation>
    while(0u != bNumKeys--)
 80070c8:	79fb      	ldrb	r3, [r7, #7]
 80070ca:	1e5a      	subs	r2, r3, #1
 80070cc:	71fa      	strb	r2, [r7, #7]
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d1ee      	bne.n	80070b0 <phCryptoSym_Sw_Des_KeyInit+0x10>
    /* Clear TmpKey */
    (void)memset(bTmpKey, 0x00, (size_t)sizeof(bTmpKey));
#endif /* PH_CRYPTOSYM_SW_USE_8051_DATA_STORAGE */
#endif /* PH_CRYPTOSYM_SW_ONLINE_KEYSCHEDULING */

    return PH_ERR_SUCCESS;
 80070d2:	2300      	movs	r3, #0
}
 80070d4:	4618      	mov	r0, r3
 80070d6:	3710      	adds	r7, #16
 80070d8:	46bd      	mov	sp, r7
 80070da:	bd80      	pop	{r7, pc}

080070dc <phCryptoSym_Sw_Des_EncryptBlock>:
phStatus_t  phCryptoSym_Sw_Des_EncryptBlock(
    phCryptoSym_Sw_DataParams_t * pDataParams,
    uint8_t PH_CRYTOSYM_SW_FAST_RAM * pBlock,
    uint8_t bKeyNumber
    )
{
 80070dc:	b580      	push	{r7, lr}
 80070de:	b088      	sub	sp, #32
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	60f8      	str	r0, [r7, #12]
 80070e4:	60b9      	str	r1, [r7, #8]
 80070e6:	4613      	mov	r3, r2
 80070e8:	71fb      	strb	r3, [r7, #7]
#else
#ifdef PH_CRYPTOSYM_SW_USE_8051_DATA_STORAGE
    (void)memcpy(pTmpKey, &pDataParams->pKey[(bKeyNumber << 3U)], PH_CRYPTOSYM_DES_KEY_SIZE);
    pKey = pTmpKey;
#else
    pKey = &pDataParams->pKey[(bKeyNumber << 3U)];
 80070ea:	79fb      	ldrb	r3, [r7, #7]
 80070ec:	00db      	lsls	r3, r3, #3
 80070ee:	3308      	adds	r3, #8
 80070f0:	68fa      	ldr	r2, [r7, #12]
 80070f2:	4413      	add	r3, r2
 80070f4:	61bb      	str	r3, [r7, #24]
#endif /* PH_CRYPTOSYM_SW_USE_8051_DATA_STORAGE */
#endif /* PH_CRYPTOSYM_SW_ONLINE_KEYSCHEDULING */

    phCryptoSym_Sw_Des_Permutate_IP(pBlock, pTmp);
 80070f6:	f107 0310 	add.w	r3, r7, #16
 80070fa:	4619      	mov	r1, r3
 80070fc:	68b8      	ldr	r0, [r7, #8]
 80070fe:	f000 f887 	bl	8007210 <phCryptoSym_Sw_Des_Permutate_IP>

    for (i = 0; i < 16U; i++)
 8007102:	2300      	movs	r3, #0
 8007104:	77fb      	strb	r3, [r7, #31]
 8007106:	e021      	b.n	800714c <phCryptoSym_Sw_Des_EncryptBlock+0x70>
    {
#ifdef  PH_CRYPTOSYM_SW_ONLINE_KEYSCHEDULING
        phCryptoSym_Sw_Des_RotateLeft28(pKey, key_rotation[i]);
 8007108:	7ffb      	ldrb	r3, [r7, #31]
 800710a:	4a1a      	ldr	r2, [pc, #104]	@ (8007174 <phCryptoSym_Sw_Des_EncryptBlock+0x98>)
 800710c:	5cd3      	ldrb	r3, [r2, r3]
 800710e:	4619      	mov	r1, r3
 8007110:	69b8      	ldr	r0, [r7, #24]
 8007112:	f000 fd8f 	bl	8007c34 <phCryptoSym_Sw_Des_RotateLeft28>
        phCryptoSym_Sw_Des_RotateLeft28(&pKey[4], key_rotation[i]);
 8007116:	69bb      	ldr	r3, [r7, #24]
 8007118:	1d1a      	adds	r2, r3, #4
 800711a:	7ffb      	ldrb	r3, [r7, #31]
 800711c:	4915      	ldr	r1, [pc, #84]	@ (8007174 <phCryptoSym_Sw_Des_EncryptBlock+0x98>)
 800711e:	5ccb      	ldrb	r3, [r1, r3]
 8007120:	4619      	mov	r1, r3
 8007122:	4610      	mov	r0, r2
 8007124:	f000 fd86 	bl	8007c34 <phCryptoSym_Sw_Des_RotateLeft28>
        phCryptoSym_Sw_Des_PC2_Permutation(pKey , &pDataParams->pKey[PH_CRYPTOSYM_3K3DES_KEY_SIZE]);
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	3320      	adds	r3, #32
 800712c:	4619      	mov	r1, r3
 800712e:	69b8      	ldr	r0, [r7, #24]
 8007130:	f000 fa3f 	bl	80075b2 <phCryptoSym_Sw_Des_PC2_Permutation>
        phCryptoSym_Sw_Des_ComputeRound(pTmp, &pDataParams->pKey[PH_CRYPTOSYM_3K3DES_KEY_SIZE]);
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	f103 0220 	add.w	r2, r3, #32
 800713a:	f107 0310 	add.w	r3, r7, #16
 800713e:	4611      	mov	r1, r2
 8007140:	4618      	mov	r0, r3
 8007142:	f000 fdc2 	bl	8007cca <phCryptoSym_Sw_Des_ComputeRound>
    for (i = 0; i < 16U; i++)
 8007146:	7ffb      	ldrb	r3, [r7, #31]
 8007148:	3301      	adds	r3, #1
 800714a:	77fb      	strb	r3, [r7, #31]
 800714c:	7ffb      	ldrb	r3, [r7, #31]
 800714e:	2b0f      	cmp	r3, #15
 8007150:	d9da      	bls.n	8007108 <phCryptoSym_Sw_Des_EncryptBlock+0x2c>
#else
        phCryptoSym_Sw_Des_ComputeRound(pTmp, &pKey[i << 3U]);
#endif /* PH_CRYPTOSYM_SW_ONLINE_KEYSCHEDULING */
    }

    phCryptoSym_Sw_Des_Swap(pTmp);
 8007152:	f107 0310 	add.w	r3, r7, #16
 8007156:	4618      	mov	r0, r3
 8007158:	f000 fdf3 	bl	8007d42 <phCryptoSym_Sw_Des_Swap>

    phCryptoSym_Sw_Des_Permutate_IP_Inv(pTmp, pBlock);
 800715c:	f107 0310 	add.w	r3, r7, #16
 8007160:	68b9      	ldr	r1, [r7, #8]
 8007162:	4618      	mov	r0, r3
 8007164:	f000 f8f3 	bl	800734e <phCryptoSym_Sw_Des_Permutate_IP_Inv>
#ifdef PH_CRYPTOSYM_SW_USE_8051_DATA_STORAGE
    /* Clear TmpKey */
    (void)memset(pTmpKey, 0x00, (size_t)sizeof(pTmpKey));
#endif /* PH_CRYPTOSYM_SW_USE_8051_DATA_STORAGE */
#endif /* PH_CRYPTOSYM_SW_ONLINE_KEYSCHEDULING */
    return PH_ERR_SUCCESS;
 8007168:	2300      	movs	r3, #0
}
 800716a:	4618      	mov	r0, r3
 800716c:	3720      	adds	r7, #32
 800716e:	46bd      	mov	sp, r7
 8007170:	bd80      	pop	{r7, pc}
 8007172:	bf00      	nop
 8007174:	08026d48 	.word	0x08026d48

08007178 <phCryptoSym_Sw_Des_DecryptBlock>:
phStatus_t  phCryptoSym_Sw_Des_DecryptBlock(
    phCryptoSym_Sw_DataParams_t * pDataParams,
    uint8_t PH_CRYTOSYM_SW_FAST_RAM * pBlock,
    uint8_t bKeyNumber
    )
{
 8007178:	b580      	push	{r7, lr}
 800717a:	b088      	sub	sp, #32
 800717c:	af00      	add	r7, sp, #0
 800717e:	60f8      	str	r0, [r7, #12]
 8007180:	60b9      	str	r1, [r7, #8]
 8007182:	4613      	mov	r3, r2
 8007184:	71fb      	strb	r3, [r7, #7]
#else
#ifdef PH_CRYPTOSYM_SW_USE_8051_DATA_STORAGE
    (void)memcpy(pTmpKey, &pDataParams->pKey[(bKeyNumber << 3U)], PH_CRYPTOSYM_DES_KEY_SIZE);
    pKey = pTmpKey;
#else
    pKey = &pDataParams->pKey[(bKeyNumber << 3U)];
 8007186:	79fb      	ldrb	r3, [r7, #7]
 8007188:	00db      	lsls	r3, r3, #3
 800718a:	3308      	adds	r3, #8
 800718c:	68fa      	ldr	r2, [r7, #12]
 800718e:	4413      	add	r3, r2
 8007190:	61bb      	str	r3, [r7, #24]
#endif /* PH_CRYPTOSYM_SW_USE_8051_DATA_STORAGE */
#endif /* PH_CRYPTOSYM_SW_ONLINE_KEYSCHEDULING */

    phCryptoSym_Sw_Des_Permutate_IP(pBlock, pTmpBlock);
 8007192:	f107 0310 	add.w	r3, r7, #16
 8007196:	4619      	mov	r1, r3
 8007198:	68b8      	ldr	r0, [r7, #8]
 800719a:	f000 f839 	bl	8007210 <phCryptoSym_Sw_Des_Permutate_IP>

    i = 15;
 800719e:	230f      	movs	r3, #15
 80071a0:	77fb      	strb	r3, [r7, #31]
    do
    {
#ifdef  PH_CRYPTOSYM_SW_ONLINE_KEYSCHEDULING
        phCryptoSym_Sw_Des_PC2_Permutation(pKey , &pDataParams->pKey[PH_CRYPTOSYM_3K3DES_KEY_SIZE]);
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	3320      	adds	r3, #32
 80071a6:	4619      	mov	r1, r3
 80071a8:	69b8      	ldr	r0, [r7, #24]
 80071aa:	f000 fa02 	bl	80075b2 <phCryptoSym_Sw_Des_PC2_Permutation>
        phCryptoSym_Sw_Des_RotateRight28(pKey, key_rotation[i]);
 80071ae:	7ffb      	ldrb	r3, [r7, #31]
 80071b0:	4a16      	ldr	r2, [pc, #88]	@ (800720c <phCryptoSym_Sw_Des_DecryptBlock+0x94>)
 80071b2:	5cd3      	ldrb	r3, [r2, r3]
 80071b4:	4619      	mov	r1, r3
 80071b6:	69b8      	ldr	r0, [r7, #24]
 80071b8:	f000 fce5 	bl	8007b86 <phCryptoSym_Sw_Des_RotateRight28>
        phCryptoSym_Sw_Des_RotateRight28(&pKey[4], key_rotation[i]);
 80071bc:	69bb      	ldr	r3, [r7, #24]
 80071be:	1d1a      	adds	r2, r3, #4
 80071c0:	7ffb      	ldrb	r3, [r7, #31]
 80071c2:	4912      	ldr	r1, [pc, #72]	@ (800720c <phCryptoSym_Sw_Des_DecryptBlock+0x94>)
 80071c4:	5ccb      	ldrb	r3, [r1, r3]
 80071c6:	4619      	mov	r1, r3
 80071c8:	4610      	mov	r0, r2
 80071ca:	f000 fcdc 	bl	8007b86 <phCryptoSym_Sw_Des_RotateRight28>
        phCryptoSym_Sw_Des_ComputeRound(pTmpBlock, &pDataParams->pKey[PH_CRYPTOSYM_3K3DES_KEY_SIZE]);
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	f103 0220 	add.w	r2, r3, #32
 80071d4:	f107 0310 	add.w	r3, r7, #16
 80071d8:	4611      	mov	r1, r2
 80071da:	4618      	mov	r0, r3
 80071dc:	f000 fd75 	bl	8007cca <phCryptoSym_Sw_Des_ComputeRound>
#else
        phCryptoSym_Sw_Des_ComputeRound(pTmpBlock, &pKey[i << 3U]);
#endif /* PH_CRYPTOSYM_SW_ONLINE_KEYSCHEDULING */
    }while(i-- > 0U);
 80071e0:	7ffb      	ldrb	r3, [r7, #31]
 80071e2:	1e5a      	subs	r2, r3, #1
 80071e4:	77fa      	strb	r2, [r7, #31]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d1db      	bne.n	80071a2 <phCryptoSym_Sw_Des_DecryptBlock+0x2a>

    phCryptoSym_Sw_Des_Swap(pTmpBlock);
 80071ea:	f107 0310 	add.w	r3, r7, #16
 80071ee:	4618      	mov	r0, r3
 80071f0:	f000 fda7 	bl	8007d42 <phCryptoSym_Sw_Des_Swap>

    phCryptoSym_Sw_Des_Permutate_IP_Inv(pTmpBlock, pBlock);
 80071f4:	f107 0310 	add.w	r3, r7, #16
 80071f8:	68b9      	ldr	r1, [r7, #8]
 80071fa:	4618      	mov	r0, r3
 80071fc:	f000 f8a7 	bl	800734e <phCryptoSym_Sw_Des_Permutate_IP_Inv>

    return PH_ERR_SUCCESS;
 8007200:	2300      	movs	r3, #0
}
 8007202:	4618      	mov	r0, r3
 8007204:	3720      	adds	r7, #32
 8007206:	46bd      	mov	sp, r7
 8007208:	bd80      	pop	{r7, pc}
 800720a:	bf00      	nop
 800720c:	08026d48 	.word	0x08026d48

08007210 <phCryptoSym_Sw_Des_Permutate_IP>:

void  phCryptoSym_Sw_Des_Permutate_IP(
                                      uint8_t PH_CRYTOSYM_SW_FAST_RAM * pStateIn,
                                      uint8_t PH_CRYTOSYM_SW_FAST_RAM * pStateOut
                                      )
{
 8007210:	b480      	push	{r7}
 8007212:	b085      	sub	sp, #20
 8007214:	af00      	add	r7, sp, #0
 8007216:	6078      	str	r0, [r7, #4]
 8007218:	6039      	str	r1, [r7, #0]
    /* round 3: pStateOut[7]: 63 55 47 39 31 23 15 7 */
    /* round 3: pStateOut[3]: 64 56 48 40 32 24 16 8 */

    uint8_t PH_CRYTOSYM_SW_FAST_RAM i;
    uint8_t PH_CRYTOSYM_SW_FAST_RAM j;
    uint8_t PH_CRYTOSYM_SW_FAST_RAM* outTmp = pStateOut;
 800721a:	683b      	ldr	r3, [r7, #0]
 800721c:	60bb      	str	r3, [r7, #8]

    /* Outer loop to iterate over output byte pairs 4,0, 5,1, 6,2, 7,2 */
    for (i=0;i<4U;i++)
 800721e:	2300      	movs	r3, #0
 8007220:	73fb      	strb	r3, [r7, #15]
 8007222:	e089      	b.n	8007338 <phCryptoSym_Sw_Des_Permutate_IP+0x128>
    {
        /* Set output bytes to 0x00 to be able to OR in the loop */
        outTmp[0]=0x00;
 8007224:	68bb      	ldr	r3, [r7, #8]
 8007226:	2200      	movs	r2, #0
 8007228:	701a      	strb	r2, [r3, #0]
        outTmp[4]=0x00;
 800722a:	68bb      	ldr	r3, [r7, #8]
 800722c:	3304      	adds	r3, #4
 800722e:	2200      	movs	r2, #0
 8007230:	701a      	strb	r2, [r3, #0]

        /* Inner loop to iterate over input bytes */
        for (j=0;j<7U;j++)
 8007232:	2300      	movs	r3, #0
 8007234:	73bb      	strb	r3, [r7, #14]
 8007236:	e046      	b.n	80072c6 <phCryptoSym_Sw_Des_Permutate_IP+0xb6>
        {
            /* Take MSBit of input, shift output to right to make space for next input bit
            and input to left to get next bit at the bit position 7.*/
            outTmp[4] |= (uint8_t)(pStateIn[j] & 0x80U);
 8007238:	68bb      	ldr	r3, [r7, #8]
 800723a:	3304      	adds	r3, #4
 800723c:	781b      	ldrb	r3, [r3, #0]
 800723e:	b25a      	sxtb	r2, r3
 8007240:	7bbb      	ldrb	r3, [r7, #14]
 8007242:	6879      	ldr	r1, [r7, #4]
 8007244:	440b      	add	r3, r1
 8007246:	781b      	ldrb	r3, [r3, #0]
 8007248:	b25b      	sxtb	r3, r3
 800724a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800724e:	b25b      	sxtb	r3, r3
 8007250:	4313      	orrs	r3, r2
 8007252:	b25a      	sxtb	r2, r3
 8007254:	68bb      	ldr	r3, [r7, #8]
 8007256:	3304      	adds	r3, #4
 8007258:	b2d2      	uxtb	r2, r2
 800725a:	701a      	strb	r2, [r3, #0]
            outTmp[4] >>= 1U;
 800725c:	68bb      	ldr	r3, [r7, #8]
 800725e:	3304      	adds	r3, #4
 8007260:	781a      	ldrb	r2, [r3, #0]
 8007262:	68bb      	ldr	r3, [r7, #8]
 8007264:	3304      	adds	r3, #4
 8007266:	0852      	lsrs	r2, r2, #1
 8007268:	b2d2      	uxtb	r2, r2
 800726a:	701a      	strb	r2, [r3, #0]
            pStateIn[j] <<= 1U;
 800726c:	7bbb      	ldrb	r3, [r7, #14]
 800726e:	687a      	ldr	r2, [r7, #4]
 8007270:	4413      	add	r3, r2
 8007272:	781a      	ldrb	r2, [r3, #0]
 8007274:	7bbb      	ldrb	r3, [r7, #14]
 8007276:	6879      	ldr	r1, [r7, #4]
 8007278:	440b      	add	r3, r1
 800727a:	0052      	lsls	r2, r2, #1
 800727c:	b2d2      	uxtb	r2, r2
 800727e:	701a      	strb	r2, [r3, #0]
            /* Take MSBit of input, shift output to right to make space for next input bit
            and input to left to get next bit at the bit position 7.*/
            outTmp[0] |= (uint8_t)(pStateIn[j] & 0x80U);
 8007280:	68bb      	ldr	r3, [r7, #8]
 8007282:	781b      	ldrb	r3, [r3, #0]
 8007284:	b25a      	sxtb	r2, r3
 8007286:	7bbb      	ldrb	r3, [r7, #14]
 8007288:	6879      	ldr	r1, [r7, #4]
 800728a:	440b      	add	r3, r1
 800728c:	781b      	ldrb	r3, [r3, #0]
 800728e:	b25b      	sxtb	r3, r3
 8007290:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007294:	b25b      	sxtb	r3, r3
 8007296:	4313      	orrs	r3, r2
 8007298:	b25b      	sxtb	r3, r3
 800729a:	b2da      	uxtb	r2, r3
 800729c:	68bb      	ldr	r3, [r7, #8]
 800729e:	701a      	strb	r2, [r3, #0]
            outTmp[0] >>= 1U;
 80072a0:	68bb      	ldr	r3, [r7, #8]
 80072a2:	781b      	ldrb	r3, [r3, #0]
 80072a4:	085b      	lsrs	r3, r3, #1
 80072a6:	b2da      	uxtb	r2, r3
 80072a8:	68bb      	ldr	r3, [r7, #8]
 80072aa:	701a      	strb	r2, [r3, #0]
            pStateIn[j] <<= 1U;
 80072ac:	7bbb      	ldrb	r3, [r7, #14]
 80072ae:	687a      	ldr	r2, [r7, #4]
 80072b0:	4413      	add	r3, r2
 80072b2:	781a      	ldrb	r2, [r3, #0]
 80072b4:	7bbb      	ldrb	r3, [r7, #14]
 80072b6:	6879      	ldr	r1, [r7, #4]
 80072b8:	440b      	add	r3, r1
 80072ba:	0052      	lsls	r2, r2, #1
 80072bc:	b2d2      	uxtb	r2, r2
 80072be:	701a      	strb	r2, [r3, #0]
        for (j=0;j<7U;j++)
 80072c0:	7bbb      	ldrb	r3, [r7, #14]
 80072c2:	3301      	adds	r3, #1
 80072c4:	73bb      	strb	r3, [r7, #14]
 80072c6:	7bbb      	ldrb	r3, [r7, #14]
 80072c8:	2b06      	cmp	r3, #6
 80072ca:	d9b5      	bls.n	8007238 <phCryptoSym_Sw_Des_Permutate_IP+0x28>
        }
        /* Take MSBit of input, do not shift output, as the byte is already full.
        and input to left to get next bit at the bit position 7.*/
        outTmp[4] |= (uint8_t)(pStateIn[7] & 0x80U);
 80072cc:	68bb      	ldr	r3, [r7, #8]
 80072ce:	3304      	adds	r3, #4
 80072d0:	781b      	ldrb	r3, [r3, #0]
 80072d2:	b25a      	sxtb	r2, r3
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	3307      	adds	r3, #7
 80072d8:	781b      	ldrb	r3, [r3, #0]
 80072da:	b25b      	sxtb	r3, r3
 80072dc:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80072e0:	b25b      	sxtb	r3, r3
 80072e2:	4313      	orrs	r3, r2
 80072e4:	b25a      	sxtb	r2, r3
 80072e6:	68bb      	ldr	r3, [r7, #8]
 80072e8:	3304      	adds	r3, #4
 80072ea:	b2d2      	uxtb	r2, r2
 80072ec:	701a      	strb	r2, [r3, #0]
        pStateIn[7] <<= 1U;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	3307      	adds	r3, #7
 80072f2:	781a      	ldrb	r2, [r3, #0]
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	3307      	adds	r3, #7
 80072f8:	0052      	lsls	r2, r2, #1
 80072fa:	b2d2      	uxtb	r2, r2
 80072fc:	701a      	strb	r2, [r3, #0]
        outTmp[0] |= (uint8_t)(pStateIn[7] & 0x80U);
 80072fe:	68bb      	ldr	r3, [r7, #8]
 8007300:	781b      	ldrb	r3, [r3, #0]
 8007302:	b25a      	sxtb	r2, r3
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	3307      	adds	r3, #7
 8007308:	781b      	ldrb	r3, [r3, #0]
 800730a:	b25b      	sxtb	r3, r3
 800730c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007310:	b25b      	sxtb	r3, r3
 8007312:	4313      	orrs	r3, r2
 8007314:	b25b      	sxtb	r3, r3
 8007316:	b2da      	uxtb	r2, r3
 8007318:	68bb      	ldr	r3, [r7, #8]
 800731a:	701a      	strb	r2, [r3, #0]
        pStateIn[7] <<= 1U;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	3307      	adds	r3, #7
 8007320:	781a      	ldrb	r2, [r3, #0]
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	3307      	adds	r3, #7
 8007326:	0052      	lsls	r2, r2, #1
 8007328:	b2d2      	uxtb	r2, r2
 800732a:	701a      	strb	r2, [r3, #0]
        /* Increment base pointer to get next output byte pair. */
        outTmp++;
 800732c:	68bb      	ldr	r3, [r7, #8]
 800732e:	3301      	adds	r3, #1
 8007330:	60bb      	str	r3, [r7, #8]
    for (i=0;i<4U;i++)
 8007332:	7bfb      	ldrb	r3, [r7, #15]
 8007334:	3301      	adds	r3, #1
 8007336:	73fb      	strb	r3, [r7, #15]
 8007338:	7bfb      	ldrb	r3, [r7, #15]
 800733a:	2b03      	cmp	r3, #3
 800733c:	f67f af72 	bls.w	8007224 <phCryptoSym_Sw_Des_Permutate_IP+0x14>
    }
}
 8007340:	bf00      	nop
 8007342:	bf00      	nop
 8007344:	3714      	adds	r7, #20
 8007346:	46bd      	mov	sp, r7
 8007348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734c:	4770      	bx	lr

0800734e <phCryptoSym_Sw_Des_Permutate_IP_Inv>:

void  phCryptoSym_Sw_Des_Permutate_IP_Inv(
    uint8_t PH_CRYTOSYM_SW_FAST_RAM * pStateIn,
    uint8_t PH_CRYTOSYM_SW_FAST_RAM * pStateOut
    )
{
 800734e:	b480      	push	{r7}
 8007350:	b085      	sub	sp, #20
 8007352:	af00      	add	r7, sp, #0
 8007354:	6078      	str	r0, [r7, #4]
 8007356:	6039      	str	r1, [r7, #0]
    uint8_t PH_CRYTOSYM_SW_FAST_RAM * inTmp;
    uint8_t PH_CRYTOSYM_SW_FAST_RAM i;
    uint8_t PH_CRYTOSYM_SW_FAST_RAM j;

    /* Outer loop to iterate over all output bytes */
    for (i=0;i<8U;i++)
 8007358:	2300      	movs	r3, #0
 800735a:	72fb      	strb	r3, [r7, #11]
 800735c:	e099      	b.n	8007492 <phCryptoSym_Sw_Des_Permutate_IP_Inv+0x144>
    {
        pStateOut[i]=0x00;
 800735e:	7afb      	ldrb	r3, [r7, #11]
 8007360:	683a      	ldr	r2, [r7, #0]
 8007362:	4413      	add	r3, r2
 8007364:	2200      	movs	r2, #0
 8007366:	701a      	strb	r2, [r3, #0]
        inTmp = pStateIn;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	60fb      	str	r3, [r7, #12]
        /* Inner loop to iterate over input byte pairs 4,0, 5,1, 6,2, */
        for (j=0;j<3U;j++)
 800736c:	2300      	movs	r3, #0
 800736e:	72bb      	strb	r3, [r7, #10]
 8007370:	e04c      	b.n	800740c <phCryptoSym_Sw_Des_Permutate_IP_Inv+0xbe>
        {
            /* Take LSBit of input bytes base[4] and base[0], shift output to left
            to make space for next input bit and input to rigth to get next bit at
            the bit position 1.*/
            pStateOut[i] |= (uint8_t)(inTmp[4] & 0x01U);
 8007372:	7afb      	ldrb	r3, [r7, #11]
 8007374:	683a      	ldr	r2, [r7, #0]
 8007376:	4413      	add	r3, r2
 8007378:	781b      	ldrb	r3, [r3, #0]
 800737a:	b25a      	sxtb	r2, r3
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	3304      	adds	r3, #4
 8007380:	781b      	ldrb	r3, [r3, #0]
 8007382:	b25b      	sxtb	r3, r3
 8007384:	f003 0301 	and.w	r3, r3, #1
 8007388:	b25b      	sxtb	r3, r3
 800738a:	4313      	orrs	r3, r2
 800738c:	b259      	sxtb	r1, r3
 800738e:	7afb      	ldrb	r3, [r7, #11]
 8007390:	683a      	ldr	r2, [r7, #0]
 8007392:	4413      	add	r3, r2
 8007394:	b2ca      	uxtb	r2, r1
 8007396:	701a      	strb	r2, [r3, #0]
            pStateOut[i] <<= 1U;
 8007398:	7afb      	ldrb	r3, [r7, #11]
 800739a:	683a      	ldr	r2, [r7, #0]
 800739c:	4413      	add	r3, r2
 800739e:	781a      	ldrb	r2, [r3, #0]
 80073a0:	7afb      	ldrb	r3, [r7, #11]
 80073a2:	6839      	ldr	r1, [r7, #0]
 80073a4:	440b      	add	r3, r1
 80073a6:	0052      	lsls	r2, r2, #1
 80073a8:	b2d2      	uxtb	r2, r2
 80073aa:	701a      	strb	r2, [r3, #0]
            pStateOut[i] |= (uint8_t)(inTmp[0] & 0x01U);
 80073ac:	7afb      	ldrb	r3, [r7, #11]
 80073ae:	683a      	ldr	r2, [r7, #0]
 80073b0:	4413      	add	r3, r2
 80073b2:	781b      	ldrb	r3, [r3, #0]
 80073b4:	b25a      	sxtb	r2, r3
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	781b      	ldrb	r3, [r3, #0]
 80073ba:	b25b      	sxtb	r3, r3
 80073bc:	f003 0301 	and.w	r3, r3, #1
 80073c0:	b25b      	sxtb	r3, r3
 80073c2:	4313      	orrs	r3, r2
 80073c4:	b259      	sxtb	r1, r3
 80073c6:	7afb      	ldrb	r3, [r7, #11]
 80073c8:	683a      	ldr	r2, [r7, #0]
 80073ca:	4413      	add	r3, r2
 80073cc:	b2ca      	uxtb	r2, r1
 80073ce:	701a      	strb	r2, [r3, #0]
            pStateOut[i] <<= 1U;
 80073d0:	7afb      	ldrb	r3, [r7, #11]
 80073d2:	683a      	ldr	r2, [r7, #0]
 80073d4:	4413      	add	r3, r2
 80073d6:	781a      	ldrb	r2, [r3, #0]
 80073d8:	7afb      	ldrb	r3, [r7, #11]
 80073da:	6839      	ldr	r1, [r7, #0]
 80073dc:	440b      	add	r3, r1
 80073de:	0052      	lsls	r2, r2, #1
 80073e0:	b2d2      	uxtb	r2, r2
 80073e2:	701a      	strb	r2, [r3, #0]
            inTmp[0] >>= 1U;
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	781b      	ldrb	r3, [r3, #0]
 80073e8:	085b      	lsrs	r3, r3, #1
 80073ea:	b2da      	uxtb	r2, r3
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	701a      	strb	r2, [r3, #0]
            inTmp[4] >>= 1U;
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	3304      	adds	r3, #4
 80073f4:	781a      	ldrb	r2, [r3, #0]
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	3304      	adds	r3, #4
 80073fa:	0852      	lsrs	r2, r2, #1
 80073fc:	b2d2      	uxtb	r2, r2
 80073fe:	701a      	strb	r2, [r3, #0]
            inTmp++;
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	3301      	adds	r3, #1
 8007404:	60fb      	str	r3, [r7, #12]
        for (j=0;j<3U;j++)
 8007406:	7abb      	ldrb	r3, [r7, #10]
 8007408:	3301      	adds	r3, #1
 800740a:	72bb      	strb	r3, [r7, #10]
 800740c:	7abb      	ldrb	r3, [r7, #10]
 800740e:	2b02      	cmp	r3, #2
 8007410:	d9af      	bls.n	8007372 <phCryptoSym_Sw_Des_Permutate_IP_Inv+0x24>
        }
        /* Use input byte pair 7,2 without shifting the output byte in the final iteration
        as it is already complete */
        pStateOut[i] |= (uint8_t)(inTmp[4] & 0x01U);
 8007412:	7afb      	ldrb	r3, [r7, #11]
 8007414:	683a      	ldr	r2, [r7, #0]
 8007416:	4413      	add	r3, r2
 8007418:	781b      	ldrb	r3, [r3, #0]
 800741a:	b25a      	sxtb	r2, r3
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	3304      	adds	r3, #4
 8007420:	781b      	ldrb	r3, [r3, #0]
 8007422:	b25b      	sxtb	r3, r3
 8007424:	f003 0301 	and.w	r3, r3, #1
 8007428:	b25b      	sxtb	r3, r3
 800742a:	4313      	orrs	r3, r2
 800742c:	b259      	sxtb	r1, r3
 800742e:	7afb      	ldrb	r3, [r7, #11]
 8007430:	683a      	ldr	r2, [r7, #0]
 8007432:	4413      	add	r3, r2
 8007434:	b2ca      	uxtb	r2, r1
 8007436:	701a      	strb	r2, [r3, #0]
        pStateOut[i] <<= 1U;
 8007438:	7afb      	ldrb	r3, [r7, #11]
 800743a:	683a      	ldr	r2, [r7, #0]
 800743c:	4413      	add	r3, r2
 800743e:	781a      	ldrb	r2, [r3, #0]
 8007440:	7afb      	ldrb	r3, [r7, #11]
 8007442:	6839      	ldr	r1, [r7, #0]
 8007444:	440b      	add	r3, r1
 8007446:	0052      	lsls	r2, r2, #1
 8007448:	b2d2      	uxtb	r2, r2
 800744a:	701a      	strb	r2, [r3, #0]
        pStateOut[i] |= (uint8_t)(inTmp[0] & 0x01U);
 800744c:	7afb      	ldrb	r3, [r7, #11]
 800744e:	683a      	ldr	r2, [r7, #0]
 8007450:	4413      	add	r3, r2
 8007452:	781b      	ldrb	r3, [r3, #0]
 8007454:	b25a      	sxtb	r2, r3
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	781b      	ldrb	r3, [r3, #0]
 800745a:	b25b      	sxtb	r3, r3
 800745c:	f003 0301 	and.w	r3, r3, #1
 8007460:	b25b      	sxtb	r3, r3
 8007462:	4313      	orrs	r3, r2
 8007464:	b259      	sxtb	r1, r3
 8007466:	7afb      	ldrb	r3, [r7, #11]
 8007468:	683a      	ldr	r2, [r7, #0]
 800746a:	4413      	add	r3, r2
 800746c:	b2ca      	uxtb	r2, r1
 800746e:	701a      	strb	r2, [r3, #0]
        inTmp[0] >>= 1U;
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	781b      	ldrb	r3, [r3, #0]
 8007474:	085b      	lsrs	r3, r3, #1
 8007476:	b2da      	uxtb	r2, r3
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	701a      	strb	r2, [r3, #0]
        inTmp[4] >>= 1U;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	3304      	adds	r3, #4
 8007480:	781a      	ldrb	r2, [r3, #0]
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	3304      	adds	r3, #4
 8007486:	0852      	lsrs	r2, r2, #1
 8007488:	b2d2      	uxtb	r2, r2
 800748a:	701a      	strb	r2, [r3, #0]
    for (i=0;i<8U;i++)
 800748c:	7afb      	ldrb	r3, [r7, #11]
 800748e:	3301      	adds	r3, #1
 8007490:	72fb      	strb	r3, [r7, #11]
 8007492:	7afb      	ldrb	r3, [r7, #11]
 8007494:	2b07      	cmp	r3, #7
 8007496:	f67f af62 	bls.w	800735e <phCryptoSym_Sw_Des_Permutate_IP_Inv+0x10>
    }
}
 800749a:	bf00      	nop
 800749c:	bf00      	nop
 800749e:	3714      	adds	r7, #20
 80074a0:	46bd      	mov	sp, r7
 80074a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a6:	4770      	bx	lr

080074a8 <phCryptoSym_Sw_Des_PC1_Permutation>:

void  phCryptoSym_Sw_Des_PC1_Permutation(
    const uint8_t * pKeyIn,
    uint8_t PH_CRYTOSYM_SW_FAST_RAM * pKeyOut
    )
{
 80074a8:	b480      	push	{r7}
 80074aa:	b087      	sub	sp, #28
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]
 80074b0:	6039      	str	r1, [r7, #0]
    uint8_t PH_CRYTOSYM_SW_FAST_RAM i;
    uint8_t PH_CRYTOSYM_SW_FAST_RAM j;
    uint8_t PH_CRYTOSYM_SW_FAST_RAM pKeyInTmp[PH_CRYPTOSYM_DES_KEY_SIZE];

    /* Recopy the key */
    (void)memcpy(pKeyInTmp, pKeyIn, PH_CRYPTOSYM_DES_KEY_SIZE);
 80074b2:	687a      	ldr	r2, [r7, #4]
 80074b4:	f107 030c 	add.w	r3, r7, #12
 80074b8:	6810      	ldr	r0, [r2, #0]
 80074ba:	6851      	ldr	r1, [r2, #4]
 80074bc:	c303      	stmia	r3!, {r0, r1}
    /* round 2: 3, 11, 19, 27, 35, 43, 51, 59 */
    /* round 3: 4, 12, 20, 28, 36, 44, 52, 60 */
    /* round 4: 5, 13, 21, 29, 37, 45, 53, 61 */
    /* round 5: 6, 14, 22, 30, 38, 46, 54, 62 */
    /* round 6: 7, 15, 23, 31, 39, 47, 55, 63 */
    for (i=0;i<7U;i++)
 80074be:	2300      	movs	r3, #0
 80074c0:	75fb      	strb	r3, [r7, #23]
 80074c2:	e050      	b.n	8007566 <phCryptoSym_Sw_Des_PC1_Permutation+0xbe>
    {
        pKeyOut[i] = 0x00;
 80074c4:	7dfb      	ldrb	r3, [r7, #23]
 80074c6:	683a      	ldr	r2, [r7, #0]
 80074c8:	4413      	add	r3, r2
 80074ca:	2200      	movs	r2, #0
 80074cc:	701a      	strb	r2, [r3, #0]
        for (j = 0; j<7U; j++)
 80074ce:	2300      	movs	r3, #0
 80074d0:	75bb      	strb	r3, [r7, #22]
 80074d2:	e02d      	b.n	8007530 <phCryptoSym_Sw_Des_PC1_Permutation+0x88>
        {
            pKeyOut[i] |= (uint8_t)(pKeyInTmp[j] & 0x80U);
 80074d4:	7dfb      	ldrb	r3, [r7, #23]
 80074d6:	683a      	ldr	r2, [r7, #0]
 80074d8:	4413      	add	r3, r2
 80074da:	781b      	ldrb	r3, [r3, #0]
 80074dc:	b25a      	sxtb	r2, r3
 80074de:	7dbb      	ldrb	r3, [r7, #22]
 80074e0:	3318      	adds	r3, #24
 80074e2:	443b      	add	r3, r7
 80074e4:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80074e8:	b25b      	sxtb	r3, r3
 80074ea:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80074ee:	b25b      	sxtb	r3, r3
 80074f0:	4313      	orrs	r3, r2
 80074f2:	b259      	sxtb	r1, r3
 80074f4:	7dfb      	ldrb	r3, [r7, #23]
 80074f6:	683a      	ldr	r2, [r7, #0]
 80074f8:	4413      	add	r3, r2
 80074fa:	b2ca      	uxtb	r2, r1
 80074fc:	701a      	strb	r2, [r3, #0]
            pKeyOut[i] >>= 1U;
 80074fe:	7dfb      	ldrb	r3, [r7, #23]
 8007500:	683a      	ldr	r2, [r7, #0]
 8007502:	4413      	add	r3, r2
 8007504:	781a      	ldrb	r2, [r3, #0]
 8007506:	7dfb      	ldrb	r3, [r7, #23]
 8007508:	6839      	ldr	r1, [r7, #0]
 800750a:	440b      	add	r3, r1
 800750c:	0852      	lsrs	r2, r2, #1
 800750e:	b2d2      	uxtb	r2, r2
 8007510:	701a      	strb	r2, [r3, #0]
            pKeyInTmp[j] <<= 1U;
 8007512:	7dbb      	ldrb	r3, [r7, #22]
 8007514:	3318      	adds	r3, #24
 8007516:	443b      	add	r3, r7
 8007518:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 800751c:	7dbb      	ldrb	r3, [r7, #22]
 800751e:	0052      	lsls	r2, r2, #1
 8007520:	b2d2      	uxtb	r2, r2
 8007522:	3318      	adds	r3, #24
 8007524:	443b      	add	r3, r7
 8007526:	f803 2c0c 	strb.w	r2, [r3, #-12]
        for (j = 0; j<7U; j++)
 800752a:	7dbb      	ldrb	r3, [r7, #22]
 800752c:	3301      	adds	r3, #1
 800752e:	75bb      	strb	r3, [r7, #22]
 8007530:	7dbb      	ldrb	r3, [r7, #22]
 8007532:	2b06      	cmp	r3, #6
 8007534:	d9ce      	bls.n	80074d4 <phCryptoSym_Sw_Des_PC1_Permutation+0x2c>
        }
        pKeyOut[i] |= (uint8_t)(pKeyInTmp[7] & 0x80U);
 8007536:	7dfb      	ldrb	r3, [r7, #23]
 8007538:	683a      	ldr	r2, [r7, #0]
 800753a:	4413      	add	r3, r2
 800753c:	781b      	ldrb	r3, [r3, #0]
 800753e:	b25a      	sxtb	r2, r3
 8007540:	7cfb      	ldrb	r3, [r7, #19]
 8007542:	b25b      	sxtb	r3, r3
 8007544:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007548:	b25b      	sxtb	r3, r3
 800754a:	4313      	orrs	r3, r2
 800754c:	b259      	sxtb	r1, r3
 800754e:	7dfb      	ldrb	r3, [r7, #23]
 8007550:	683a      	ldr	r2, [r7, #0]
 8007552:	4413      	add	r3, r2
 8007554:	b2ca      	uxtb	r2, r1
 8007556:	701a      	strb	r2, [r3, #0]
        pKeyInTmp[7] <<= 1U;
 8007558:	7cfb      	ldrb	r3, [r7, #19]
 800755a:	005b      	lsls	r3, r3, #1
 800755c:	b2db      	uxtb	r3, r3
 800755e:	74fb      	strb	r3, [r7, #19]
    for (i=0;i<7U;i++)
 8007560:	7dfb      	ldrb	r3, [r7, #23]
 8007562:	3301      	adds	r3, #1
 8007564:	75fb      	strb	r3, [r7, #23]
 8007566:	7dfb      	ldrb	r3, [r7, #23]
 8007568:	2b06      	cmp	r3, #6
 800756a:	d9ab      	bls.n	80074c4 <phCryptoSym_Sw_Des_PC1_Permutation+0x1c>
    }

    /* Now the output bytes 3 and 7 are calculated by taking the correct subsets of the pKeyOut[3] byte */
    pKeyOut[7] = pKeyOut[3] <<4U;
 800756c:	683b      	ldr	r3, [r7, #0]
 800756e:	3303      	adds	r3, #3
 8007570:	781a      	ldrb	r2, [r3, #0]
 8007572:	683b      	ldr	r3, [r7, #0]
 8007574:	3307      	adds	r3, #7
 8007576:	0112      	lsls	r2, r2, #4
 8007578:	b2d2      	uxtb	r2, r2
 800757a:	701a      	strb	r2, [r3, #0]
    pKeyOut[3] &= 0xF0U;
 800757c:	683b      	ldr	r3, [r7, #0]
 800757e:	3303      	adds	r3, #3
 8007580:	781a      	ldrb	r2, [r3, #0]
 8007582:	683b      	ldr	r3, [r7, #0]
 8007584:	3303      	adds	r3, #3
 8007586:	f022 020f 	bic.w	r2, r2, #15
 800758a:	b2d2      	uxtb	r2, r2
 800758c:	701a      	strb	r2, [r3, #0]

    /* Also byte 4 and 6 need to change the position. */
    i = pKeyOut[6];
 800758e:	683b      	ldr	r3, [r7, #0]
 8007590:	799b      	ldrb	r3, [r3, #6]
 8007592:	75fb      	strb	r3, [r7, #23]
    pKeyOut[6] = pKeyOut[4];
 8007594:	683b      	ldr	r3, [r7, #0]
 8007596:	3306      	adds	r3, #6
 8007598:	683a      	ldr	r2, [r7, #0]
 800759a:	7912      	ldrb	r2, [r2, #4]
 800759c:	701a      	strb	r2, [r3, #0]
    pKeyOut[4] = i;
 800759e:	683b      	ldr	r3, [r7, #0]
 80075a0:	3304      	adds	r3, #4
 80075a2:	7dfa      	ldrb	r2, [r7, #23]
 80075a4:	701a      	strb	r2, [r3, #0]

}
 80075a6:	bf00      	nop
 80075a8:	371c      	adds	r7, #28
 80075aa:	46bd      	mov	sp, r7
 80075ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b0:	4770      	bx	lr

080075b2 <phCryptoSym_Sw_Des_PC2_Permutation>:

void phCryptoSym_Sw_Des_PC2_Permutation(
                                        uint8_t PH_CRYTOSYM_SW_FAST_RAM * pKeyIn,
                                        uint8_t * pKeyOut
                                        )
{
 80075b2:	b480      	push	{r7}
 80075b4:	b083      	sub	sp, #12
 80075b6:	af00      	add	r7, sp, #0
 80075b8:	6078      	str	r0, [r7, #4]
 80075ba:	6039      	str	r1, [r7, #0]
    /* As the input bit sequence can not be mapped easily to the output bits,
    the implementation simply extracts the required bit out of the input and shifts it
    into the correct position of the output. */

    pKeyOut[0] = (uint8_t)((pKeyIn[1] & 0x04U) << 3U); /* Input bit 14 */
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	3301      	adds	r3, #1
 80075c0:	781b      	ldrb	r3, [r3, #0]
 80075c2:	00db      	lsls	r3, r3, #3
 80075c4:	b2db      	uxtb	r3, r3
 80075c6:	f003 0320 	and.w	r3, r3, #32
 80075ca:	b2da      	uxtb	r2, r3
 80075cc:	683b      	ldr	r3, [r7, #0]
 80075ce:	701a      	strb	r2, [r3, #0]
    pKeyOut[0] |= (uint8_t)((pKeyIn[2] & 0x80U) >> 3U); /* Input bit 17 */
 80075d0:	683b      	ldr	r3, [r7, #0]
 80075d2:	781a      	ldrb	r2, [r3, #0]
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	3302      	adds	r3, #2
 80075d8:	781b      	ldrb	r3, [r3, #0]
 80075da:	08db      	lsrs	r3, r3, #3
 80075dc:	b2db      	uxtb	r3, r3
 80075de:	f003 0310 	and.w	r3, r3, #16
 80075e2:	b2db      	uxtb	r3, r3
 80075e4:	4313      	orrs	r3, r2
 80075e6:	b2da      	uxtb	r2, r3
 80075e8:	683b      	ldr	r3, [r7, #0]
 80075ea:	701a      	strb	r2, [r3, #0]
    pKeyOut[0] |= (uint8_t)((pKeyIn[1] & 0x20U) >> 2U); /* Input bit 11 */
 80075ec:	683b      	ldr	r3, [r7, #0]
 80075ee:	781a      	ldrb	r2, [r3, #0]
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	3301      	adds	r3, #1
 80075f4:	781b      	ldrb	r3, [r3, #0]
 80075f6:	089b      	lsrs	r3, r3, #2
 80075f8:	b2db      	uxtb	r3, r3
 80075fa:	f003 0308 	and.w	r3, r3, #8
 80075fe:	b2db      	uxtb	r3, r3
 8007600:	4313      	orrs	r3, r2
 8007602:	b2da      	uxtb	r2, r3
 8007604:	683b      	ldr	r3, [r7, #0]
 8007606:	701a      	strb	r2, [r3, #0]
    pKeyOut[0] |= (uint8_t)((pKeyIn[2] & 0x01U) << 2U); /* Input bit 24 */
 8007608:	683b      	ldr	r3, [r7, #0]
 800760a:	781b      	ldrb	r3, [r3, #0]
 800760c:	b25a      	sxtb	r2, r3
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	3302      	adds	r3, #2
 8007612:	781b      	ldrb	r3, [r3, #0]
 8007614:	b25b      	sxtb	r3, r3
 8007616:	009b      	lsls	r3, r3, #2
 8007618:	b25b      	sxtb	r3, r3
 800761a:	f003 0304 	and.w	r3, r3, #4
 800761e:	b25b      	sxtb	r3, r3
 8007620:	4313      	orrs	r3, r2
 8007622:	b25b      	sxtb	r3, r3
 8007624:	b2da      	uxtb	r2, r3
 8007626:	683b      	ldr	r3, [r7, #0]
 8007628:	701a      	strb	r2, [r3, #0]
    pKeyOut[0] |= (uint8_t)((pKeyIn[0] & 0x80U) >> 6U); /* Input bit 1 */
 800762a:	683b      	ldr	r3, [r7, #0]
 800762c:	781a      	ldrb	r2, [r3, #0]
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	781b      	ldrb	r3, [r3, #0]
 8007632:	099b      	lsrs	r3, r3, #6
 8007634:	b2db      	uxtb	r3, r3
 8007636:	f003 0302 	and.w	r3, r3, #2
 800763a:	b2db      	uxtb	r3, r3
 800763c:	4313      	orrs	r3, r2
 800763e:	b2da      	uxtb	r2, r3
 8007640:	683b      	ldr	r3, [r7, #0]
 8007642:	701a      	strb	r2, [r3, #0]
    pKeyOut[0] |= (uint8_t)((pKeyIn[0] & 0x08U) >> 3U); /* Input bit 5 */
 8007644:	683b      	ldr	r3, [r7, #0]
 8007646:	781a      	ldrb	r2, [r3, #0]
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	781b      	ldrb	r3, [r3, #0]
 800764c:	08db      	lsrs	r3, r3, #3
 800764e:	b2db      	uxtb	r3, r3
 8007650:	f003 0301 	and.w	r3, r3, #1
 8007654:	b2db      	uxtb	r3, r3
 8007656:	4313      	orrs	r3, r2
 8007658:	b2da      	uxtb	r2, r3
 800765a:	683b      	ldr	r3, [r7, #0]
 800765c:	701a      	strb	r2, [r3, #0]

    pKeyOut[1] = (uint8_t)((pKeyIn[0] & 0x20U)); /* Input bit 3 */
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	781a      	ldrb	r2, [r3, #0]
 8007662:	683b      	ldr	r3, [r7, #0]
 8007664:	3301      	adds	r3, #1
 8007666:	f002 0220 	and.w	r2, r2, #32
 800766a:	b2d2      	uxtb	r2, r2
 800766c:	701a      	strb	r2, [r3, #0]
    pKeyOut[1] |= (uint8_t)((pKeyIn[3] & 0x10U)); /* Input bit 28 */
 800766e:	683b      	ldr	r3, [r7, #0]
 8007670:	3301      	adds	r3, #1
 8007672:	781b      	ldrb	r3, [r3, #0]
 8007674:	b25a      	sxtb	r2, r3
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	3303      	adds	r3, #3
 800767a:	781b      	ldrb	r3, [r3, #0]
 800767c:	b25b      	sxtb	r3, r3
 800767e:	f003 0310 	and.w	r3, r3, #16
 8007682:	b25b      	sxtb	r3, r3
 8007684:	4313      	orrs	r3, r2
 8007686:	b25a      	sxtb	r2, r3
 8007688:	683b      	ldr	r3, [r7, #0]
 800768a:	3301      	adds	r3, #1
 800768c:	b2d2      	uxtb	r2, r2
 800768e:	701a      	strb	r2, [r3, #0]
    pKeyOut[1] |= (uint8_t)((pKeyIn[1] & 0x02U) << 2U); /* Input bit 15 */
 8007690:	683b      	ldr	r3, [r7, #0]
 8007692:	3301      	adds	r3, #1
 8007694:	781b      	ldrb	r3, [r3, #0]
 8007696:	b25a      	sxtb	r2, r3
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	3301      	adds	r3, #1
 800769c:	781b      	ldrb	r3, [r3, #0]
 800769e:	b25b      	sxtb	r3, r3
 80076a0:	009b      	lsls	r3, r3, #2
 80076a2:	b25b      	sxtb	r3, r3
 80076a4:	f003 0308 	and.w	r3, r3, #8
 80076a8:	b25b      	sxtb	r3, r3
 80076aa:	4313      	orrs	r3, r2
 80076ac:	b25a      	sxtb	r2, r3
 80076ae:	683b      	ldr	r3, [r7, #0]
 80076b0:	3301      	adds	r3, #1
 80076b2:	b2d2      	uxtb	r2, r2
 80076b4:	701a      	strb	r2, [r3, #0]
    pKeyOut[1] |= (uint8_t)((pKeyIn[0] & 0x04U)); /* Input bit 6 */
 80076b6:	683b      	ldr	r3, [r7, #0]
 80076b8:	3301      	adds	r3, #1
 80076ba:	781b      	ldrb	r3, [r3, #0]
 80076bc:	b25a      	sxtb	r2, r3
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	781b      	ldrb	r3, [r3, #0]
 80076c2:	b25b      	sxtb	r3, r3
 80076c4:	f003 0304 	and.w	r3, r3, #4
 80076c8:	b25b      	sxtb	r3, r3
 80076ca:	4313      	orrs	r3, r2
 80076cc:	b25a      	sxtb	r2, r3
 80076ce:	683b      	ldr	r3, [r7, #0]
 80076d0:	3301      	adds	r3, #1
 80076d2:	b2d2      	uxtb	r2, r2
 80076d4:	701a      	strb	r2, [r3, #0]
    pKeyOut[1] |= (uint8_t)((pKeyIn[2] & 0x08U) >> 2U); /* Input bit 21 */
 80076d6:	683b      	ldr	r3, [r7, #0]
 80076d8:	3301      	adds	r3, #1
 80076da:	7819      	ldrb	r1, [r3, #0]
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	3302      	adds	r3, #2
 80076e0:	781b      	ldrb	r3, [r3, #0]
 80076e2:	089b      	lsrs	r3, r3, #2
 80076e4:	b2db      	uxtb	r3, r3
 80076e6:	f003 0302 	and.w	r3, r3, #2
 80076ea:	b2da      	uxtb	r2, r3
 80076ec:	683b      	ldr	r3, [r7, #0]
 80076ee:	3301      	adds	r3, #1
 80076f0:	430a      	orrs	r2, r1
 80076f2:	b2d2      	uxtb	r2, r2
 80076f4:	701a      	strb	r2, [r3, #0]
    pKeyOut[1] |= (uint8_t)((pKeyIn[1] & 0x40U) >> 6U); /* Input bit 10 */
 80076f6:	683b      	ldr	r3, [r7, #0]
 80076f8:	3301      	adds	r3, #1
 80076fa:	7819      	ldrb	r1, [r3, #0]
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	3301      	adds	r3, #1
 8007700:	781b      	ldrb	r3, [r3, #0]
 8007702:	099b      	lsrs	r3, r3, #6
 8007704:	b2db      	uxtb	r3, r3
 8007706:	f003 0301 	and.w	r3, r3, #1
 800770a:	b2da      	uxtb	r2, r3
 800770c:	683b      	ldr	r3, [r7, #0]
 800770e:	3301      	adds	r3, #1
 8007710:	430a      	orrs	r2, r1
 8007712:	b2d2      	uxtb	r2, r2
 8007714:	701a      	strb	r2, [r3, #0]

    pKeyOut[2] = (uint8_t)((pKeyIn[2] & 0x02U) << 4U); /* Input bit 23 */
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	3302      	adds	r3, #2
 800771a:	781b      	ldrb	r3, [r3, #0]
 800771c:	011b      	lsls	r3, r3, #4
 800771e:	b2da      	uxtb	r2, r3
 8007720:	683b      	ldr	r3, [r7, #0]
 8007722:	3302      	adds	r3, #2
 8007724:	f002 0220 	and.w	r2, r2, #32
 8007728:	b2d2      	uxtb	r2, r2
 800772a:	701a      	strb	r2, [r3, #0]
    pKeyOut[2] |= (uint8_t)((pKeyIn[2] & 0x20U) >> 1U); /* Input bit 19 */
 800772c:	683b      	ldr	r3, [r7, #0]
 800772e:	3302      	adds	r3, #2
 8007730:	7819      	ldrb	r1, [r3, #0]
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	3302      	adds	r3, #2
 8007736:	781b      	ldrb	r3, [r3, #0]
 8007738:	085b      	lsrs	r3, r3, #1
 800773a:	b2db      	uxtb	r3, r3
 800773c:	f003 0310 	and.w	r3, r3, #16
 8007740:	b2da      	uxtb	r2, r3
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	3302      	adds	r3, #2
 8007746:	430a      	orrs	r2, r1
 8007748:	b2d2      	uxtb	r2, r2
 800774a:	701a      	strb	r2, [r3, #0]
    pKeyOut[2] |= (uint8_t)((pKeyIn[1] & 0x10U) >> 1U); /* Input bit 12 */
 800774c:	683b      	ldr	r3, [r7, #0]
 800774e:	3302      	adds	r3, #2
 8007750:	7819      	ldrb	r1, [r3, #0]
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	3301      	adds	r3, #1
 8007756:	781b      	ldrb	r3, [r3, #0]
 8007758:	085b      	lsrs	r3, r3, #1
 800775a:	b2db      	uxtb	r3, r3
 800775c:	f003 0308 	and.w	r3, r3, #8
 8007760:	b2da      	uxtb	r2, r3
 8007762:	683b      	ldr	r3, [r7, #0]
 8007764:	3302      	adds	r3, #2
 8007766:	430a      	orrs	r2, r1
 8007768:	b2d2      	uxtb	r2, r2
 800776a:	701a      	strb	r2, [r3, #0]
    pKeyOut[2] |= (uint8_t)((pKeyIn[0] & 0x10U) >> 2U); /* Input bit 4 */
 800776c:	683b      	ldr	r3, [r7, #0]
 800776e:	3302      	adds	r3, #2
 8007770:	7819      	ldrb	r1, [r3, #0]
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	781b      	ldrb	r3, [r3, #0]
 8007776:	089b      	lsrs	r3, r3, #2
 8007778:	b2db      	uxtb	r3, r3
 800777a:	f003 0304 	and.w	r3, r3, #4
 800777e:	b2da      	uxtb	r2, r3
 8007780:	683b      	ldr	r3, [r7, #0]
 8007782:	3302      	adds	r3, #2
 8007784:	430a      	orrs	r2, r1
 8007786:	b2d2      	uxtb	r2, r2
 8007788:	701a      	strb	r2, [r3, #0]
    pKeyOut[2] |= (uint8_t)((pKeyIn[3] & 0x40U) >> 5U); /* Input bit 26 */
 800778a:	683b      	ldr	r3, [r7, #0]
 800778c:	3302      	adds	r3, #2
 800778e:	7819      	ldrb	r1, [r3, #0]
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	3303      	adds	r3, #3
 8007794:	781b      	ldrb	r3, [r3, #0]
 8007796:	095b      	lsrs	r3, r3, #5
 8007798:	b2db      	uxtb	r3, r3
 800779a:	f003 0302 	and.w	r3, r3, #2
 800779e:	b2da      	uxtb	r2, r3
 80077a0:	683b      	ldr	r3, [r7, #0]
 80077a2:	3302      	adds	r3, #2
 80077a4:	430a      	orrs	r2, r1
 80077a6:	b2d2      	uxtb	r2, r2
 80077a8:	701a      	strb	r2, [r3, #0]
    pKeyOut[2] |= (uint8_t)((pKeyIn[0] & 0x01U)); /* Input bit 8 */
 80077aa:	683b      	ldr	r3, [r7, #0]
 80077ac:	3302      	adds	r3, #2
 80077ae:	781b      	ldrb	r3, [r3, #0]
 80077b0:	b25a      	sxtb	r2, r3
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	781b      	ldrb	r3, [r3, #0]
 80077b6:	b25b      	sxtb	r3, r3
 80077b8:	f003 0301 	and.w	r3, r3, #1
 80077bc:	b25b      	sxtb	r3, r3
 80077be:	4313      	orrs	r3, r2
 80077c0:	b25a      	sxtb	r2, r3
 80077c2:	683b      	ldr	r3, [r7, #0]
 80077c4:	3302      	adds	r3, #2
 80077c6:	b2d2      	uxtb	r2, r2
 80077c8:	701a      	strb	r2, [r3, #0]

    pKeyOut[3] = (uint8_t)((pKeyIn[1] & 0x01U) << 5U); /* Input bit 16 */
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	3301      	adds	r3, #1
 80077ce:	781b      	ldrb	r3, [r3, #0]
 80077d0:	015b      	lsls	r3, r3, #5
 80077d2:	b2da      	uxtb	r2, r3
 80077d4:	683b      	ldr	r3, [r7, #0]
 80077d6:	3303      	adds	r3, #3
 80077d8:	f002 0220 	and.w	r2, r2, #32
 80077dc:	b2d2      	uxtb	r2, r2
 80077de:	701a      	strb	r2, [r3, #0]
    pKeyOut[3] |= (uint8_t)((pKeyIn[0] & 0x02U) << 3U); /* Input bit 7 */
 80077e0:	683b      	ldr	r3, [r7, #0]
 80077e2:	3303      	adds	r3, #3
 80077e4:	781b      	ldrb	r3, [r3, #0]
 80077e6:	b25a      	sxtb	r2, r3
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	781b      	ldrb	r3, [r3, #0]
 80077ec:	b25b      	sxtb	r3, r3
 80077ee:	00db      	lsls	r3, r3, #3
 80077f0:	b25b      	sxtb	r3, r3
 80077f2:	f003 0310 	and.w	r3, r3, #16
 80077f6:	b25b      	sxtb	r3, r3
 80077f8:	4313      	orrs	r3, r2
 80077fa:	b25a      	sxtb	r2, r3
 80077fc:	683b      	ldr	r3, [r7, #0]
 80077fe:	3303      	adds	r3, #3
 8007800:	b2d2      	uxtb	r2, r2
 8007802:	701a      	strb	r2, [r3, #0]
    pKeyOut[3] |= (uint8_t)((pKeyIn[3] & 0x20U) >> 2U); /* Input bit 27 */
 8007804:	683b      	ldr	r3, [r7, #0]
 8007806:	3303      	adds	r3, #3
 8007808:	7819      	ldrb	r1, [r3, #0]
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	3303      	adds	r3, #3
 800780e:	781b      	ldrb	r3, [r3, #0]
 8007810:	089b      	lsrs	r3, r3, #2
 8007812:	b2db      	uxtb	r3, r3
 8007814:	f003 0308 	and.w	r3, r3, #8
 8007818:	b2da      	uxtb	r2, r3
 800781a:	683b      	ldr	r3, [r7, #0]
 800781c:	3303      	adds	r3, #3
 800781e:	430a      	orrs	r2, r1
 8007820:	b2d2      	uxtb	r2, r2
 8007822:	701a      	strb	r2, [r3, #0]
    pKeyOut[3] |= (uint8_t)((pKeyIn[2] & 0x10U) >> 2U); /* Input bit 20 */
 8007824:	683b      	ldr	r3, [r7, #0]
 8007826:	3303      	adds	r3, #3
 8007828:	7819      	ldrb	r1, [r3, #0]
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	3302      	adds	r3, #2
 800782e:	781b      	ldrb	r3, [r3, #0]
 8007830:	089b      	lsrs	r3, r3, #2
 8007832:	b2db      	uxtb	r3, r3
 8007834:	f003 0304 	and.w	r3, r3, #4
 8007838:	b2da      	uxtb	r2, r3
 800783a:	683b      	ldr	r3, [r7, #0]
 800783c:	3303      	adds	r3, #3
 800783e:	430a      	orrs	r2, r1
 8007840:	b2d2      	uxtb	r2, r2
 8007842:	701a      	strb	r2, [r3, #0]
    pKeyOut[3] |= (uint8_t)((pKeyIn[1] & 0x08U) >> 2U); /* Input bit 13 */
 8007844:	683b      	ldr	r3, [r7, #0]
 8007846:	3303      	adds	r3, #3
 8007848:	7819      	ldrb	r1, [r3, #0]
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	3301      	adds	r3, #1
 800784e:	781b      	ldrb	r3, [r3, #0]
 8007850:	089b      	lsrs	r3, r3, #2
 8007852:	b2db      	uxtb	r3, r3
 8007854:	f003 0302 	and.w	r3, r3, #2
 8007858:	b2da      	uxtb	r2, r3
 800785a:	683b      	ldr	r3, [r7, #0]
 800785c:	3303      	adds	r3, #3
 800785e:	430a      	orrs	r2, r1
 8007860:	b2d2      	uxtb	r2, r2
 8007862:	701a      	strb	r2, [r3, #0]
    pKeyOut[3] |= (uint8_t)((pKeyIn[0] & 0x40U) >> 6U); /* Input bit 2 */
 8007864:	683b      	ldr	r3, [r7, #0]
 8007866:	3303      	adds	r3, #3
 8007868:	7819      	ldrb	r1, [r3, #0]
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	781b      	ldrb	r3, [r3, #0]
 800786e:	099b      	lsrs	r3, r3, #6
 8007870:	b2db      	uxtb	r3, r3
 8007872:	f003 0301 	and.w	r3, r3, #1
 8007876:	b2da      	uxtb	r2, r3
 8007878:	683b      	ldr	r3, [r7, #0]
 800787a:	3303      	adds	r3, #3
 800787c:	430a      	orrs	r2, r1
 800787e:	b2d2      	uxtb	r2, r2
 8007880:	701a      	strb	r2, [r3, #0]

    pKeyOut[4] = (uint8_t)((pKeyIn[5] & 0x08U) << 2U); /* Input bit 41 */
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	3305      	adds	r3, #5
 8007886:	781b      	ldrb	r3, [r3, #0]
 8007888:	009b      	lsls	r3, r3, #2
 800788a:	b2da      	uxtb	r2, r3
 800788c:	683b      	ldr	r3, [r7, #0]
 800788e:	3304      	adds	r3, #4
 8007890:	f002 0220 	and.w	r2, r2, #32
 8007894:	b2d2      	uxtb	r2, r2
 8007896:	701a      	strb	r2, [r3, #0]
    pKeyOut[4] |= (uint8_t)((pKeyIn[6] & 0x01U) << 4U); /* Input bit 52 */
 8007898:	683b      	ldr	r3, [r7, #0]
 800789a:	3304      	adds	r3, #4
 800789c:	781b      	ldrb	r3, [r3, #0]
 800789e:	b25a      	sxtb	r2, r3
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	3306      	adds	r3, #6
 80078a4:	781b      	ldrb	r3, [r3, #0]
 80078a6:	b25b      	sxtb	r3, r3
 80078a8:	011b      	lsls	r3, r3, #4
 80078aa:	b25b      	sxtb	r3, r3
 80078ac:	f003 0310 	and.w	r3, r3, #16
 80078b0:	b25b      	sxtb	r3, r3
 80078b2:	4313      	orrs	r3, r2
 80078b4:	b25a      	sxtb	r2, r3
 80078b6:	683b      	ldr	r3, [r7, #0]
 80078b8:	3304      	adds	r3, #4
 80078ba:	b2d2      	uxtb	r2, r2
 80078bc:	701a      	strb	r2, [r3, #0]
    pKeyOut[4] |= (uint8_t)((pKeyIn[4] & 0x20U) >> 2U); /* Input bit 31 */
 80078be:	683b      	ldr	r3, [r7, #0]
 80078c0:	3304      	adds	r3, #4
 80078c2:	7819      	ldrb	r1, [r3, #0]
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	3304      	adds	r3, #4
 80078c8:	781b      	ldrb	r3, [r3, #0]
 80078ca:	089b      	lsrs	r3, r3, #2
 80078cc:	b2db      	uxtb	r3, r3
 80078ce:	f003 0308 	and.w	r3, r3, #8
 80078d2:	b2da      	uxtb	r2, r3
 80078d4:	683b      	ldr	r3, [r7, #0]
 80078d6:	3304      	adds	r3, #4
 80078d8:	430a      	orrs	r2, r1
 80078da:	b2d2      	uxtb	r2, r2
 80078dc:	701a      	strb	r2, [r3, #0]
    pKeyOut[4] |= (uint8_t)((pKeyIn[5] & 0x80U) >> 5U); /* Input bit 37 */
 80078de:	683b      	ldr	r3, [r7, #0]
 80078e0:	3304      	adds	r3, #4
 80078e2:	7819      	ldrb	r1, [r3, #0]
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	3305      	adds	r3, #5
 80078e8:	781b      	ldrb	r3, [r3, #0]
 80078ea:	095b      	lsrs	r3, r3, #5
 80078ec:	b2db      	uxtb	r3, r3
 80078ee:	f003 0304 	and.w	r3, r3, #4
 80078f2:	b2da      	uxtb	r2, r3
 80078f4:	683b      	ldr	r3, [r7, #0]
 80078f6:	3304      	adds	r3, #4
 80078f8:	430a      	orrs	r2, r1
 80078fa:	b2d2      	uxtb	r2, r2
 80078fc:	701a      	strb	r2, [r3, #0]
    pKeyOut[4] |= (uint8_t)((pKeyIn[6] & 0x20U) >> 4U); /* Input bit 47 */
 80078fe:	683b      	ldr	r3, [r7, #0]
 8007900:	3304      	adds	r3, #4
 8007902:	7819      	ldrb	r1, [r3, #0]
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	3306      	adds	r3, #6
 8007908:	781b      	ldrb	r3, [r3, #0]
 800790a:	091b      	lsrs	r3, r3, #4
 800790c:	b2db      	uxtb	r3, r3
 800790e:	f003 0302 	and.w	r3, r3, #2
 8007912:	b2da      	uxtb	r2, r3
 8007914:	683b      	ldr	r3, [r7, #0]
 8007916:	3304      	adds	r3, #4
 8007918:	430a      	orrs	r2, r1
 800791a:	b2d2      	uxtb	r2, r2
 800791c:	701a      	strb	r2, [r3, #0]
    pKeyOut[4] |= (uint8_t)((pKeyIn[7] & 0x20U) >> 5U); /* Input bit 55 */
 800791e:	683b      	ldr	r3, [r7, #0]
 8007920:	3304      	adds	r3, #4
 8007922:	7819      	ldrb	r1, [r3, #0]
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	3307      	adds	r3, #7
 8007928:	781b      	ldrb	r3, [r3, #0]
 800792a:	095b      	lsrs	r3, r3, #5
 800792c:	b2db      	uxtb	r3, r3
 800792e:	f003 0301 	and.w	r3, r3, #1
 8007932:	b2da      	uxtb	r2, r3
 8007934:	683b      	ldr	r3, [r7, #0]
 8007936:	3304      	adds	r3, #4
 8007938:	430a      	orrs	r2, r1
 800793a:	b2d2      	uxtb	r2, r2
 800793c:	701a      	strb	r2, [r3, #0]

    pKeyOut[5] = (uint8_t)((pKeyIn[4] & 0x40U) >> 1U); /* Input bit 30 */
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	3304      	adds	r3, #4
 8007942:	781b      	ldrb	r3, [r3, #0]
 8007944:	085b      	lsrs	r3, r3, #1
 8007946:	b2da      	uxtb	r2, r3
 8007948:	683b      	ldr	r3, [r7, #0]
 800794a:	3305      	adds	r3, #5
 800794c:	f002 0220 	and.w	r2, r2, #32
 8007950:	b2d2      	uxtb	r2, r2
 8007952:	701a      	strb	r2, [r3, #0]
    pKeyOut[5] |= (uint8_t)((pKeyIn[5] & 0x10U)); /* Input bit 40 */
 8007954:	683b      	ldr	r3, [r7, #0]
 8007956:	3305      	adds	r3, #5
 8007958:	781b      	ldrb	r3, [r3, #0]
 800795a:	b25a      	sxtb	r2, r3
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	3305      	adds	r3, #5
 8007960:	781b      	ldrb	r3, [r3, #0]
 8007962:	b25b      	sxtb	r3, r3
 8007964:	f003 0310 	and.w	r3, r3, #16
 8007968:	b25b      	sxtb	r3, r3
 800796a:	4313      	orrs	r3, r2
 800796c:	b25a      	sxtb	r2, r3
 800796e:	683b      	ldr	r3, [r7, #0]
 8007970:	3305      	adds	r3, #5
 8007972:	b2d2      	uxtb	r2, r2
 8007974:	701a      	strb	r2, [r3, #0]
    pKeyOut[5] |= (uint8_t)((pKeyIn[6] & 0x02U) << 2U); /* Input bit 51 */
 8007976:	683b      	ldr	r3, [r7, #0]
 8007978:	3305      	adds	r3, #5
 800797a:	781b      	ldrb	r3, [r3, #0]
 800797c:	b25a      	sxtb	r2, r3
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	3306      	adds	r3, #6
 8007982:	781b      	ldrb	r3, [r3, #0]
 8007984:	b25b      	sxtb	r3, r3
 8007986:	009b      	lsls	r3, r3, #2
 8007988:	b25b      	sxtb	r3, r3
 800798a:	f003 0308 	and.w	r3, r3, #8
 800798e:	b25b      	sxtb	r3, r3
 8007990:	4313      	orrs	r3, r2
 8007992:	b25a      	sxtb	r2, r3
 8007994:	683b      	ldr	r3, [r7, #0]
 8007996:	3305      	adds	r3, #5
 8007998:	b2d2      	uxtb	r2, r2
 800799a:	701a      	strb	r2, [r3, #0]
    pKeyOut[5] |= (uint8_t)((pKeyIn[6] & 0x80U) >> 5U); /* Input bit 45 */
 800799c:	683b      	ldr	r3, [r7, #0]
 800799e:	3305      	adds	r3, #5
 80079a0:	7819      	ldrb	r1, [r3, #0]
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	3306      	adds	r3, #6
 80079a6:	781b      	ldrb	r3, [r3, #0]
 80079a8:	095b      	lsrs	r3, r3, #5
 80079aa:	b2db      	uxtb	r3, r3
 80079ac:	f003 0304 	and.w	r3, r3, #4
 80079b0:	b2da      	uxtb	r2, r3
 80079b2:	683b      	ldr	r3, [r7, #0]
 80079b4:	3305      	adds	r3, #5
 80079b6:	430a      	orrs	r2, r1
 80079b8:	b2d2      	uxtb	r2, r2
 80079ba:	701a      	strb	r2, [r3, #0]
    pKeyOut[5] |= (uint8_t)((pKeyIn[4] & 0x08U) >> 2U); /* Input bit 33 */
 80079bc:	683b      	ldr	r3, [r7, #0]
 80079be:	3305      	adds	r3, #5
 80079c0:	7819      	ldrb	r1, [r3, #0]
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	3304      	adds	r3, #4
 80079c6:	781b      	ldrb	r3, [r3, #0]
 80079c8:	089b      	lsrs	r3, r3, #2
 80079ca:	b2db      	uxtb	r3, r3
 80079cc:	f003 0302 	and.w	r3, r3, #2
 80079d0:	b2da      	uxtb	r2, r3
 80079d2:	683b      	ldr	r3, [r7, #0]
 80079d4:	3305      	adds	r3, #5
 80079d6:	430a      	orrs	r2, r1
 80079d8:	b2d2      	uxtb	r2, r2
 80079da:	701a      	strb	r2, [r3, #0]
    pKeyOut[5] |= (uint8_t)((pKeyIn[6] & 0x10U) >> 4U); /* Input bit 48 */
 80079dc:	683b      	ldr	r3, [r7, #0]
 80079de:	3305      	adds	r3, #5
 80079e0:	7819      	ldrb	r1, [r3, #0]
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	3306      	adds	r3, #6
 80079e6:	781b      	ldrb	r3, [r3, #0]
 80079e8:	091b      	lsrs	r3, r3, #4
 80079ea:	b2db      	uxtb	r3, r3
 80079ec:	f003 0301 	and.w	r3, r3, #1
 80079f0:	b2da      	uxtb	r2, r3
 80079f2:	683b      	ldr	r3, [r7, #0]
 80079f4:	3305      	adds	r3, #5
 80079f6:	430a      	orrs	r2, r1
 80079f8:	b2d2      	uxtb	r2, r2
 80079fa:	701a      	strb	r2, [r3, #0]

    pKeyOut[6] = (uint8_t)((pKeyIn[5] & 0x01U) << 5U); /* Input bit 44 */
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	3305      	adds	r3, #5
 8007a00:	781b      	ldrb	r3, [r3, #0]
 8007a02:	015b      	lsls	r3, r3, #5
 8007a04:	b2da      	uxtb	r2, r3
 8007a06:	683b      	ldr	r3, [r7, #0]
 8007a08:	3306      	adds	r3, #6
 8007a0a:	f002 0220 	and.w	r2, r2, #32
 8007a0e:	b2d2      	uxtb	r2, r2
 8007a10:	701a      	strb	r2, [r3, #0]
    pKeyOut[6] |= (uint8_t)((pKeyIn[6] & 0x08U) << 1U); /* Input bit 49 */
 8007a12:	683b      	ldr	r3, [r7, #0]
 8007a14:	3306      	adds	r3, #6
 8007a16:	781b      	ldrb	r3, [r3, #0]
 8007a18:	b25a      	sxtb	r2, r3
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	3306      	adds	r3, #6
 8007a1e:	781b      	ldrb	r3, [r3, #0]
 8007a20:	b25b      	sxtb	r3, r3
 8007a22:	005b      	lsls	r3, r3, #1
 8007a24:	b25b      	sxtb	r3, r3
 8007a26:	f003 0310 	and.w	r3, r3, #16
 8007a2a:	b25b      	sxtb	r3, r3
 8007a2c:	4313      	orrs	r3, r2
 8007a2e:	b25a      	sxtb	r2, r3
 8007a30:	683b      	ldr	r3, [r7, #0]
 8007a32:	3306      	adds	r3, #6
 8007a34:	b2d2      	uxtb	r2, r2
 8007a36:	701a      	strb	r2, [r3, #0]
    pKeyOut[6] |= (uint8_t)((pKeyIn[5] & 0x20U) >> 2U); /* Input bit 39 */
 8007a38:	683b      	ldr	r3, [r7, #0]
 8007a3a:	3306      	adds	r3, #6
 8007a3c:	7819      	ldrb	r1, [r3, #0]
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	3305      	adds	r3, #5
 8007a42:	781b      	ldrb	r3, [r3, #0]
 8007a44:	089b      	lsrs	r3, r3, #2
 8007a46:	b2db      	uxtb	r3, r3
 8007a48:	f003 0308 	and.w	r3, r3, #8
 8007a4c:	b2da      	uxtb	r2, r3
 8007a4e:	683b      	ldr	r3, [r7, #0]
 8007a50:	3306      	adds	r3, #6
 8007a52:	430a      	orrs	r2, r1
 8007a54:	b2d2      	uxtb	r2, r2
 8007a56:	701a      	strb	r2, [r3, #0]
    pKeyOut[6] |= (uint8_t)((pKeyIn[7] & 0x10U) >> 2U); /* Input bit 56 */
 8007a58:	683b      	ldr	r3, [r7, #0]
 8007a5a:	3306      	adds	r3, #6
 8007a5c:	7819      	ldrb	r1, [r3, #0]
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	3307      	adds	r3, #7
 8007a62:	781b      	ldrb	r3, [r3, #0]
 8007a64:	089b      	lsrs	r3, r3, #2
 8007a66:	b2db      	uxtb	r3, r3
 8007a68:	f003 0304 	and.w	r3, r3, #4
 8007a6c:	b2da      	uxtb	r2, r3
 8007a6e:	683b      	ldr	r3, [r7, #0]
 8007a70:	3306      	adds	r3, #6
 8007a72:	430a      	orrs	r2, r1
 8007a74:	b2d2      	uxtb	r2, r2
 8007a76:	701a      	strb	r2, [r3, #0]
    pKeyOut[6] |= (uint8_t)((pKeyIn[4] & 0x04U) >> 1U); /* Input bit 34 */
 8007a78:	683b      	ldr	r3, [r7, #0]
 8007a7a:	3306      	adds	r3, #6
 8007a7c:	7819      	ldrb	r1, [r3, #0]
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	3304      	adds	r3, #4
 8007a82:	781b      	ldrb	r3, [r3, #0]
 8007a84:	085b      	lsrs	r3, r3, #1
 8007a86:	b2db      	uxtb	r3, r3
 8007a88:	f003 0302 	and.w	r3, r3, #2
 8007a8c:	b2da      	uxtb	r2, r3
 8007a8e:	683b      	ldr	r3, [r7, #0]
 8007a90:	3306      	adds	r3, #6
 8007a92:	430a      	orrs	r2, r1
 8007a94:	b2d2      	uxtb	r2, r2
 8007a96:	701a      	strb	r2, [r3, #0]
    pKeyOut[6] |= (uint8_t)((pKeyIn[7] & 0x80U) >> 7U); /* Input bit 53 */
 8007a98:	683b      	ldr	r3, [r7, #0]
 8007a9a:	3306      	adds	r3, #6
 8007a9c:	7819      	ldrb	r1, [r3, #0]
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	3307      	adds	r3, #7
 8007aa2:	781b      	ldrb	r3, [r3, #0]
 8007aa4:	09db      	lsrs	r3, r3, #7
 8007aa6:	b2da      	uxtb	r2, r3
 8007aa8:	683b      	ldr	r3, [r7, #0]
 8007aaa:	3306      	adds	r3, #6
 8007aac:	430a      	orrs	r2, r1
 8007aae:	b2d2      	uxtb	r2, r2
 8007ab0:	701a      	strb	r2, [r3, #0]

    pKeyOut[7] = (uint8_t)((pKeyIn[6] & 0x40U) >> 1U); /* Input bit 46 */
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	3306      	adds	r3, #6
 8007ab6:	781b      	ldrb	r3, [r3, #0]
 8007ab8:	085b      	lsrs	r3, r3, #1
 8007aba:	b2da      	uxtb	r2, r3
 8007abc:	683b      	ldr	r3, [r7, #0]
 8007abe:	3307      	adds	r3, #7
 8007ac0:	f002 0220 	and.w	r2, r2, #32
 8007ac4:	b2d2      	uxtb	r2, r2
 8007ac6:	701a      	strb	r2, [r3, #0]
    pKeyOut[7] |= (uint8_t)((pKeyIn[5] & 0x04U) << 2U); /* Input bit 42 */
 8007ac8:	683b      	ldr	r3, [r7, #0]
 8007aca:	3307      	adds	r3, #7
 8007acc:	781b      	ldrb	r3, [r3, #0]
 8007ace:	b25a      	sxtb	r2, r3
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	3305      	adds	r3, #5
 8007ad4:	781b      	ldrb	r3, [r3, #0]
 8007ad6:	b25b      	sxtb	r3, r3
 8007ad8:	009b      	lsls	r3, r3, #2
 8007ada:	b25b      	sxtb	r3, r3
 8007adc:	f003 0310 	and.w	r3, r3, #16
 8007ae0:	b25b      	sxtb	r3, r3
 8007ae2:	4313      	orrs	r3, r2
 8007ae4:	b25a      	sxtb	r2, r3
 8007ae6:	683b      	ldr	r3, [r7, #0]
 8007ae8:	3307      	adds	r3, #7
 8007aea:	b2d2      	uxtb	r2, r2
 8007aec:	701a      	strb	r2, [r3, #0]
    pKeyOut[7] |= (uint8_t)((pKeyIn[6] & 0x04U) << 1U); /* Input bit 50 */
 8007aee:	683b      	ldr	r3, [r7, #0]
 8007af0:	3307      	adds	r3, #7
 8007af2:	781b      	ldrb	r3, [r3, #0]
 8007af4:	b25a      	sxtb	r2, r3
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	3306      	adds	r3, #6
 8007afa:	781b      	ldrb	r3, [r3, #0]
 8007afc:	b25b      	sxtb	r3, r3
 8007afe:	005b      	lsls	r3, r3, #1
 8007b00:	b25b      	sxtb	r3, r3
 8007b02:	f003 0308 	and.w	r3, r3, #8
 8007b06:	b25b      	sxtb	r3, r3
 8007b08:	4313      	orrs	r3, r2
 8007b0a:	b25a      	sxtb	r2, r3
 8007b0c:	683b      	ldr	r3, [r7, #0]
 8007b0e:	3307      	adds	r3, #7
 8007b10:	b2d2      	uxtb	r2, r2
 8007b12:	701a      	strb	r2, [r3, #0]
    pKeyOut[7] |= (uint8_t)((pKeyIn[4] & 0x01U) << 2U); /* Input bit 36 */
 8007b14:	683b      	ldr	r3, [r7, #0]
 8007b16:	3307      	adds	r3, #7
 8007b18:	781b      	ldrb	r3, [r3, #0]
 8007b1a:	b25a      	sxtb	r2, r3
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	3304      	adds	r3, #4
 8007b20:	781b      	ldrb	r3, [r3, #0]
 8007b22:	b25b      	sxtb	r3, r3
 8007b24:	009b      	lsls	r3, r3, #2
 8007b26:	b25b      	sxtb	r3, r3
 8007b28:	f003 0304 	and.w	r3, r3, #4
 8007b2c:	b25b      	sxtb	r3, r3
 8007b2e:	4313      	orrs	r3, r2
 8007b30:	b25a      	sxtb	r2, r3
 8007b32:	683b      	ldr	r3, [r7, #0]
 8007b34:	3307      	adds	r3, #7
 8007b36:	b2d2      	uxtb	r2, r2
 8007b38:	701a      	strb	r2, [r3, #0]
    pKeyOut[7] |= (uint8_t)((pKeyIn[4] & 0x80U)>> 6U); /* Input bit 29 */
 8007b3a:	683b      	ldr	r3, [r7, #0]
 8007b3c:	3307      	adds	r3, #7
 8007b3e:	7819      	ldrb	r1, [r3, #0]
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	3304      	adds	r3, #4
 8007b44:	781b      	ldrb	r3, [r3, #0]
 8007b46:	099b      	lsrs	r3, r3, #6
 8007b48:	b2db      	uxtb	r3, r3
 8007b4a:	f003 0302 	and.w	r3, r3, #2
 8007b4e:	b2da      	uxtb	r2, r3
 8007b50:	683b      	ldr	r3, [r7, #0]
 8007b52:	3307      	adds	r3, #7
 8007b54:	430a      	orrs	r2, r1
 8007b56:	b2d2      	uxtb	r2, r2
 8007b58:	701a      	strb	r2, [r3, #0]
    pKeyOut[7] |= (uint8_t)((pKeyIn[4] & 0x10U) >> 4U); /* Input bit 32 */
 8007b5a:	683b      	ldr	r3, [r7, #0]
 8007b5c:	3307      	adds	r3, #7
 8007b5e:	7819      	ldrb	r1, [r3, #0]
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	3304      	adds	r3, #4
 8007b64:	781b      	ldrb	r3, [r3, #0]
 8007b66:	091b      	lsrs	r3, r3, #4
 8007b68:	b2db      	uxtb	r3, r3
 8007b6a:	f003 0301 	and.w	r3, r3, #1
 8007b6e:	b2da      	uxtb	r2, r3
 8007b70:	683b      	ldr	r3, [r7, #0]
 8007b72:	3307      	adds	r3, #7
 8007b74:	430a      	orrs	r2, r1
 8007b76:	b2d2      	uxtb	r2, r2
 8007b78:	701a      	strb	r2, [r3, #0]
}
 8007b7a:	bf00      	nop
 8007b7c:	370c      	adds	r7, #12
 8007b7e:	46bd      	mov	sp, r7
 8007b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b84:	4770      	bx	lr

08007b86 <phCryptoSym_Sw_Des_RotateRight28>:
#ifdef  PH_CRYPTOSYM_SW_ONLINE_KEYSCHEDULING
void  phCryptoSym_Sw_Des_RotateRight28(
                                       uint8_t PH_CRYTOSYM_SW_FAST_RAM * pArray,
                                       uint8_t bNumPos
                                       )
{
 8007b86:	b480      	push	{r7}
 8007b88:	b085      	sub	sp, #20
 8007b8a:	af00      	add	r7, sp, #0
 8007b8c:	6078      	str	r0, [r7, #4]
 8007b8e:	460b      	mov	r3, r1
 8007b90:	70fb      	strb	r3, [r7, #3]
    uint8_t PH_CRYTOSYM_SW_FAST_RAM i;
    uint8_t bOverflow = 0;
 8007b92:	2300      	movs	r3, #0
 8007b94:	73bb      	strb	r3, [r7, #14]
    uint8_t bOverflowNew = 0;
 8007b96:	2300      	movs	r3, #0
 8007b98:	737b      	strb	r3, [r7, #13]

    /* Iterate over all positions in outer loop */
    while(0U != bNumPos)
 8007b9a:	e041      	b.n	8007c20 <phCryptoSym_Sw_Des_RotateRight28+0x9a>
    {
        /* Start at lowest index because we need to rotate to right */
        for (i=0;i<4U;i++)
 8007b9c:	2300      	movs	r3, #0
 8007b9e:	73fb      	strb	r3, [r7, #15]
 8007ba0:	e01f      	b.n	8007be2 <phCryptoSym_Sw_Des_RotateRight28+0x5c>
        {
            /* Calculate, if there is an overflow generated by the currently shifted byte */
            bOverflowNew = (uint8_t) (((pArray[i] & 0x01U) != 0U) ? 0x80U : 0x00U);
 8007ba2:	7bfb      	ldrb	r3, [r7, #15]
 8007ba4:	687a      	ldr	r2, [r7, #4]
 8007ba6:	4413      	add	r3, r2
 8007ba8:	781b      	ldrb	r3, [r3, #0]
 8007baa:	01db      	lsls	r3, r3, #7
 8007bac:	737b      	strb	r3, [r7, #13]
            /* Shift the byte */
            pArray[i] = pArray[i] >> 1U;
 8007bae:	7bfb      	ldrb	r3, [r7, #15]
 8007bb0:	687a      	ldr	r2, [r7, #4]
 8007bb2:	4413      	add	r3, r2
 8007bb4:	781a      	ldrb	r2, [r3, #0]
 8007bb6:	7bfb      	ldrb	r3, [r7, #15]
 8007bb8:	6879      	ldr	r1, [r7, #4]
 8007bba:	440b      	add	r3, r1
 8007bbc:	0852      	lsrs	r2, r2, #1
 8007bbe:	b2d2      	uxtb	r2, r2
 8007bc0:	701a      	strb	r2, [r3, #0]
            /* Mask the overflow of the previous byte into the current byte */
            pArray[i] |= bOverflow;
 8007bc2:	7bfb      	ldrb	r3, [r7, #15]
 8007bc4:	687a      	ldr	r2, [r7, #4]
 8007bc6:	4413      	add	r3, r2
 8007bc8:	7819      	ldrb	r1, [r3, #0]
 8007bca:	7bfb      	ldrb	r3, [r7, #15]
 8007bcc:	687a      	ldr	r2, [r7, #4]
 8007bce:	4413      	add	r3, r2
 8007bd0:	7bba      	ldrb	r2, [r7, #14]
 8007bd2:	430a      	orrs	r2, r1
 8007bd4:	b2d2      	uxtb	r2, r2
 8007bd6:	701a      	strb	r2, [r3, #0]
            /* Remember current overflow */
            bOverflow = bOverflowNew;
 8007bd8:	7b7b      	ldrb	r3, [r7, #13]
 8007bda:	73bb      	strb	r3, [r7, #14]
        for (i=0;i<4U;i++)
 8007bdc:	7bfb      	ldrb	r3, [r7, #15]
 8007bde:	3301      	adds	r3, #1
 8007be0:	73fb      	strb	r3, [r7, #15]
 8007be2:	7bfb      	ldrb	r3, [r7, #15]
 8007be4:	2b03      	cmp	r3, #3
 8007be6:	d9dc      	bls.n	8007ba2 <phCryptoSym_Sw_Des_RotateRight28+0x1c>
        }

        /* In case of overflow of the highest byte, the bit needs to be fed in back at position 0 of the array */
        if (0U != (pArray[3] & 0x08U))
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	3303      	adds	r3, #3
 8007bec:	781b      	ldrb	r3, [r3, #0]
 8007bee:	f003 0308 	and.w	r3, r3, #8
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d00f      	beq.n	8007c16 <phCryptoSym_Sw_Des_RotateRight28+0x90>
        {
            pArray[0] |= 0x80U;
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	781b      	ldrb	r3, [r3, #0]
 8007bfa:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007bfe:	b2da      	uxtb	r2, r3
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	701a      	strb	r2, [r3, #0]
            pArray[3] &= 0xF0U;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	3303      	adds	r3, #3
 8007c08:	781a      	ldrb	r2, [r3, #0]
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	3303      	adds	r3, #3
 8007c0e:	f022 020f 	bic.w	r2, r2, #15
 8007c12:	b2d2      	uxtb	r2, r2
 8007c14:	701a      	strb	r2, [r3, #0]
        }
        bOverflow = 0;
 8007c16:	2300      	movs	r3, #0
 8007c18:	73bb      	strb	r3, [r7, #14]
        bNumPos--;
 8007c1a:	78fb      	ldrb	r3, [r7, #3]
 8007c1c:	3b01      	subs	r3, #1
 8007c1e:	70fb      	strb	r3, [r7, #3]
    while(0U != bNumPos)
 8007c20:	78fb      	ldrb	r3, [r7, #3]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d1ba      	bne.n	8007b9c <phCryptoSym_Sw_Des_RotateRight28+0x16>
    }
}
 8007c26:	bf00      	nop
 8007c28:	bf00      	nop
 8007c2a:	3714      	adds	r7, #20
 8007c2c:	46bd      	mov	sp, r7
 8007c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c32:	4770      	bx	lr

08007c34 <phCryptoSym_Sw_Des_RotateLeft28>:

void  phCryptoSym_Sw_Des_RotateLeft28(
                                      uint8_t PH_CRYTOSYM_SW_FAST_RAM * pArray,
                                      uint8_t bNumPos
                                      )
{
 8007c34:	b480      	push	{r7}
 8007c36:	b085      	sub	sp, #20
 8007c38:	af00      	add	r7, sp, #0
 8007c3a:	6078      	str	r0, [r7, #4]
 8007c3c:	460b      	mov	r3, r1
 8007c3e:	70fb      	strb	r3, [r7, #3]
    uint8_t PH_CRYTOSYM_SW_FAST_RAM i;
    uint8_t bOverflow = 0;
 8007c40:	2300      	movs	r3, #0
 8007c42:	73bb      	strb	r3, [r7, #14]
    uint8_t bOverflowNew = 0;
 8007c44:	2300      	movs	r3, #0
 8007c46:	737b      	strb	r3, [r7, #13]

    /* Iterate over all positions in outer loop */
    while(0U != (bNumPos))
 8007c48:	e035      	b.n	8007cb6 <phCryptoSym_Sw_Des_RotateLeft28+0x82>
    {
        /* Start at highest index because we need to rotate to left */
        i = 4;
 8007c4a:	2304      	movs	r3, #4
 8007c4c:	73fb      	strb	r3, [r7, #15]
        do
        {
            i--;
 8007c4e:	7bfb      	ldrb	r3, [r7, #15]
 8007c50:	3b01      	subs	r3, #1
 8007c52:	73fb      	strb	r3, [r7, #15]
            /* Calculate, if there is an overflow generated by the currently shifted byte */
            bOverflowNew = (uint8_t) (((pArray[i] & 0x80U) != 0U) ? 0x01U : 0x00U);
 8007c54:	7bfb      	ldrb	r3, [r7, #15]
 8007c56:	687a      	ldr	r2, [r7, #4]
 8007c58:	4413      	add	r3, r2
 8007c5a:	781b      	ldrb	r3, [r3, #0]
 8007c5c:	09db      	lsrs	r3, r3, #7
 8007c5e:	737b      	strb	r3, [r7, #13]
            /* Shift the byte */
            pArray[i] = pArray[i] << 1U;
 8007c60:	7bfb      	ldrb	r3, [r7, #15]
 8007c62:	687a      	ldr	r2, [r7, #4]
 8007c64:	4413      	add	r3, r2
 8007c66:	781a      	ldrb	r2, [r3, #0]
 8007c68:	7bfb      	ldrb	r3, [r7, #15]
 8007c6a:	6879      	ldr	r1, [r7, #4]
 8007c6c:	440b      	add	r3, r1
 8007c6e:	0052      	lsls	r2, r2, #1
 8007c70:	b2d2      	uxtb	r2, r2
 8007c72:	701a      	strb	r2, [r3, #0]
            /* Mask the overflow of the previous byte into the current byte */
            pArray[i] |= bOverflow;
 8007c74:	7bfb      	ldrb	r3, [r7, #15]
 8007c76:	687a      	ldr	r2, [r7, #4]
 8007c78:	4413      	add	r3, r2
 8007c7a:	7819      	ldrb	r1, [r3, #0]
 8007c7c:	7bfb      	ldrb	r3, [r7, #15]
 8007c7e:	687a      	ldr	r2, [r7, #4]
 8007c80:	4413      	add	r3, r2
 8007c82:	7bba      	ldrb	r2, [r7, #14]
 8007c84:	430a      	orrs	r2, r1
 8007c86:	b2d2      	uxtb	r2, r2
 8007c88:	701a      	strb	r2, [r3, #0]
            /* Remember current overflow */
            bOverflow = bOverflowNew;
 8007c8a:	7b7b      	ldrb	r3, [r7, #13]
 8007c8c:	73bb      	strb	r3, [r7, #14]
        }while(0U != i);
 8007c8e:	7bfb      	ldrb	r3, [r7, #15]
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d1dc      	bne.n	8007c4e <phCryptoSym_Sw_Des_RotateLeft28+0x1a>

        /* In case of overflow of the first byte, the bit needs to be fed in back at position 28 of the array */
        if (0U != (bOverflow))
 8007c94:	7bbb      	ldrb	r3, [r7, #14]
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d008      	beq.n	8007cac <phCryptoSym_Sw_Des_RotateLeft28+0x78>
        {
            pArray[3] |= 0x10U;
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	3303      	adds	r3, #3
 8007c9e:	781a      	ldrb	r2, [r3, #0]
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	3303      	adds	r3, #3
 8007ca4:	f042 0210 	orr.w	r2, r2, #16
 8007ca8:	b2d2      	uxtb	r2, r2
 8007caa:	701a      	strb	r2, [r3, #0]
        }
        bOverflow = 0;
 8007cac:	2300      	movs	r3, #0
 8007cae:	73bb      	strb	r3, [r7, #14]
        bNumPos--;
 8007cb0:	78fb      	ldrb	r3, [r7, #3]
 8007cb2:	3b01      	subs	r3, #1
 8007cb4:	70fb      	strb	r3, [r7, #3]
    while(0U != (bNumPos))
 8007cb6:	78fb      	ldrb	r3, [r7, #3]
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d1c6      	bne.n	8007c4a <phCryptoSym_Sw_Des_RotateLeft28+0x16>
    }
}
 8007cbc:	bf00      	nop
 8007cbe:	bf00      	nop
 8007cc0:	3714      	adds	r7, #20
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc8:	4770      	bx	lr

08007cca <phCryptoSym_Sw_Des_ComputeRound>:

void phCryptoSym_Sw_Des_ComputeRound(
                                     uint8_t PH_CRYTOSYM_SW_FAST_RAM * pState,
                                     uint8_t * pRoundKey
                                     )
{
 8007cca:	b580      	push	{r7, lr}
 8007ccc:	b084      	sub	sp, #16
 8007cce:	af00      	add	r7, sp, #0
 8007cd0:	6078      	str	r0, [r7, #4]
 8007cd2:	6039      	str	r1, [r7, #0]
    uint8_t temp[4];
    (void)memcpy(temp, pState, 4);
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	60fb      	str	r3, [r7, #12]
    (void)memcpy(pState, &pState[4], 4);
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	3304      	adds	r3, #4
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	461a      	mov	r2, r3
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	601a      	str	r2, [r3, #0]
    phCryptoSym_Sw_Des_F(&pState[4], pRoundKey);
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	3304      	adds	r3, #4
 8007cea:	6839      	ldr	r1, [r7, #0]
 8007cec:	4618      	mov	r0, r3
 8007cee:	f000 f83f 	bl	8007d70 <phCryptoSym_Sw_Des_F>
    pState[4] ^= temp[0] ;
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	3304      	adds	r3, #4
 8007cf6:	7819      	ldrb	r1, [r3, #0]
 8007cf8:	7b3a      	ldrb	r2, [r7, #12]
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	3304      	adds	r3, #4
 8007cfe:	404a      	eors	r2, r1
 8007d00:	b2d2      	uxtb	r2, r2
 8007d02:	701a      	strb	r2, [r3, #0]
    pState[5] ^= temp[1];
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	3305      	adds	r3, #5
 8007d08:	7819      	ldrb	r1, [r3, #0]
 8007d0a:	7b7a      	ldrb	r2, [r7, #13]
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	3305      	adds	r3, #5
 8007d10:	404a      	eors	r2, r1
 8007d12:	b2d2      	uxtb	r2, r2
 8007d14:	701a      	strb	r2, [r3, #0]
    pState[6] ^= temp[2];
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	3306      	adds	r3, #6
 8007d1a:	7819      	ldrb	r1, [r3, #0]
 8007d1c:	7bba      	ldrb	r2, [r7, #14]
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	3306      	adds	r3, #6
 8007d22:	404a      	eors	r2, r1
 8007d24:	b2d2      	uxtb	r2, r2
 8007d26:	701a      	strb	r2, [r3, #0]
    pState[7] ^= temp[3];
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	3307      	adds	r3, #7
 8007d2c:	7819      	ldrb	r1, [r3, #0]
 8007d2e:	7bfa      	ldrb	r2, [r7, #15]
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	3307      	adds	r3, #7
 8007d34:	404a      	eors	r2, r1
 8007d36:	b2d2      	uxtb	r2, r2
 8007d38:	701a      	strb	r2, [r3, #0]
}
 8007d3a:	bf00      	nop
 8007d3c:	3710      	adds	r7, #16
 8007d3e:	46bd      	mov	sp, r7
 8007d40:	bd80      	pop	{r7, pc}

08007d42 <phCryptoSym_Sw_Des_Swap>:

void phCryptoSym_Sw_Des_Swap(uint8_t PH_CRYTOSYM_SW_FAST_RAM * bState)
{
 8007d42:	b480      	push	{r7}
 8007d44:	b085      	sub	sp, #20
 8007d46:	af00      	add	r7, sp, #0
 8007d48:	6078      	str	r0, [r7, #4]
    uint8_t PH_CRYTOSYM_SW_FAST_RAM tmp[4];

    (void)memcpy(tmp, bState, 4);
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	60fb      	str	r3, [r7, #12]
    (void)memcpy(bState, &bState[4], 4);
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	3304      	adds	r3, #4
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	461a      	mov	r2, r3
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	601a      	str	r2, [r3, #0]
    (void)memcpy(&bState[4], tmp, 4);
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	3304      	adds	r3, #4
 8007d60:	68fa      	ldr	r2, [r7, #12]
 8007d62:	601a      	str	r2, [r3, #0]
}
 8007d64:	bf00      	nop
 8007d66:	3714      	adds	r7, #20
 8007d68:	46bd      	mov	sp, r7
 8007d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d6e:	4770      	bx	lr

08007d70 <phCryptoSym_Sw_Des_F>:

void phCryptoSym_Sw_Des_F(
                          uint8_t PH_CRYTOSYM_SW_FAST_RAM * pR,
                          uint8_t * pRoundKey
                          )
{
 8007d70:	b580      	push	{r7, lr}
 8007d72:	b086      	sub	sp, #24
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	6078      	str	r0, [r7, #4]
 8007d78:	6039      	str	r1, [r7, #0]
    uint8_t   j;
    uint8_t  rc;
    uint8_t PH_CRYTOSYM_SW_FAST_RAM bArray[PH_CRYPTOSYM_DES_BLOCK_SIZE];

    /* First expand the input array pR such that an 8 byte output array containing 6 bits in each byte is generated */
    phCryptoSym_Sw_Des_Expand(pR, bArray);
 8007d7a:	f107 030c 	add.w	r3, r7, #12
 8007d7e:	4619      	mov	r1, r3
 8007d80:	6878      	ldr	r0, [r7, #4]
 8007d82:	f000 fa4d 	bl	8008220 <phCryptoSym_Sw_Des_Expand>

    /* Iterate over all 8 bytes */
    for (j = 0; j < 4U; j++)
 8007d86:	2300      	movs	r3, #0
 8007d88:	75fb      	strb	r3, [r7, #23]
 8007d8a:	e06d      	b.n	8007e68 <phCryptoSym_Sw_Des_F+0xf8>
    {
        /* Calculate the XORing of the key and the input to find the correct SBOX lookup index. */
        rc = bArray[(2U*j)] ^ pRoundKey[(2U*j)];
 8007d8c:	7dfb      	ldrb	r3, [r7, #23]
 8007d8e:	005b      	lsls	r3, r3, #1
 8007d90:	3318      	adds	r3, #24
 8007d92:	443b      	add	r3, r7
 8007d94:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 8007d98:	7dfb      	ldrb	r3, [r7, #23]
 8007d9a:	005b      	lsls	r3, r3, #1
 8007d9c:	6839      	ldr	r1, [r7, #0]
 8007d9e:	440b      	add	r3, r1
 8007da0:	781b      	ldrb	r3, [r3, #0]
 8007da2:	4053      	eors	r3, r2
 8007da4:	75bb      	strb	r3, [r7, #22]
        rc = (uint8_t)((rc & 0x20U) | ((rc << 4U) & 0x10U) | ((rc >> 1U) & 0x0FU));
 8007da6:	7dbb      	ldrb	r3, [r7, #22]
 8007da8:	f003 0320 	and.w	r3, r3, #32
 8007dac:	b2da      	uxtb	r2, r3
 8007dae:	7dbb      	ldrb	r3, [r7, #22]
 8007db0:	011b      	lsls	r3, r3, #4
 8007db2:	b2db      	uxtb	r3, r3
 8007db4:	f003 0310 	and.w	r3, r3, #16
 8007db8:	b2db      	uxtb	r3, r3
 8007dba:	4313      	orrs	r3, r2
 8007dbc:	b2da      	uxtb	r2, r3
 8007dbe:	7dbb      	ldrb	r3, [r7, #22]
 8007dc0:	085b      	lsrs	r3, r3, #1
 8007dc2:	b2db      	uxtb	r3, r3
 8007dc4:	f003 030f 	and.w	r3, r3, #15
 8007dc8:	b2db      	uxtb	r3, r3
 8007dca:	4313      	orrs	r3, r2
 8007dcc:	75bb      	strb	r3, [r7, #22]
        /* Lookup the result in the SBOX and write back. */
        bArray[j] = (uint8_t)(SBOX[2U*j][rc] << 4U);
 8007dce:	7dfb      	ldrb	r3, [r7, #23]
 8007dd0:	005a      	lsls	r2, r3, #1
 8007dd2:	7dbb      	ldrb	r3, [r7, #22]
 8007dd4:	4923      	ldr	r1, [pc, #140]	@ (8007e64 <phCryptoSym_Sw_Des_F+0xf4>)
 8007dd6:	0192      	lsls	r2, r2, #6
 8007dd8:	440a      	add	r2, r1
 8007dda:	4413      	add	r3, r2
 8007ddc:	781a      	ldrb	r2, [r3, #0]
 8007dde:	7dfb      	ldrb	r3, [r7, #23]
 8007de0:	0112      	lsls	r2, r2, #4
 8007de2:	b2d2      	uxtb	r2, r2
 8007de4:	3318      	adds	r3, #24
 8007de6:	443b      	add	r3, r7
 8007de8:	f803 2c0c 	strb.w	r2, [r3, #-12]
        /* Calculate the XORing of the key and the input to find the correct SBOX lookup index for the next byte. */
        rc = bArray[(2U*j) + 1U] ^ pRoundKey[(2U*j) + 1U];
 8007dec:	7dfb      	ldrb	r3, [r7, #23]
 8007dee:	005b      	lsls	r3, r3, #1
 8007df0:	3301      	adds	r3, #1
 8007df2:	3318      	adds	r3, #24
 8007df4:	443b      	add	r3, r7
 8007df6:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 8007dfa:	7dfb      	ldrb	r3, [r7, #23]
 8007dfc:	005b      	lsls	r3, r3, #1
 8007dfe:	3301      	adds	r3, #1
 8007e00:	6839      	ldr	r1, [r7, #0]
 8007e02:	440b      	add	r3, r1
 8007e04:	781b      	ldrb	r3, [r3, #0]
 8007e06:	4053      	eors	r3, r2
 8007e08:	75bb      	strb	r3, [r7, #22]
        rc = (uint8_t)((rc & 0x20U) | ((rc << 4U) & 0x10U) | ((rc >> 1U) & 0x0FU));
 8007e0a:	7dbb      	ldrb	r3, [r7, #22]
 8007e0c:	f003 0320 	and.w	r3, r3, #32
 8007e10:	b2da      	uxtb	r2, r3
 8007e12:	7dbb      	ldrb	r3, [r7, #22]
 8007e14:	011b      	lsls	r3, r3, #4
 8007e16:	b2db      	uxtb	r3, r3
 8007e18:	f003 0310 	and.w	r3, r3, #16
 8007e1c:	b2db      	uxtb	r3, r3
 8007e1e:	4313      	orrs	r3, r2
 8007e20:	b2da      	uxtb	r2, r3
 8007e22:	7dbb      	ldrb	r3, [r7, #22]
 8007e24:	085b      	lsrs	r3, r3, #1
 8007e26:	b2db      	uxtb	r3, r3
 8007e28:	f003 030f 	and.w	r3, r3, #15
 8007e2c:	b2db      	uxtb	r3, r3
 8007e2e:	4313      	orrs	r3, r2
 8007e30:	75bb      	strb	r3, [r7, #22]
        /* Lookup the result in the SBOX and OR it to the result of the previous byte. */
        bArray[j] |= (uint8_t)(SBOX[(2U*j)+1U][rc]);
 8007e32:	7dfb      	ldrb	r3, [r7, #23]
 8007e34:	3318      	adds	r3, #24
 8007e36:	443b      	add	r3, r7
 8007e38:	f813 1c0c 	ldrb.w	r1, [r3, #-12]
 8007e3c:	7dfb      	ldrb	r3, [r7, #23]
 8007e3e:	005b      	lsls	r3, r3, #1
 8007e40:	1c5a      	adds	r2, r3, #1
 8007e42:	7dbb      	ldrb	r3, [r7, #22]
 8007e44:	4807      	ldr	r0, [pc, #28]	@ (8007e64 <phCryptoSym_Sw_Des_F+0xf4>)
 8007e46:	0192      	lsls	r2, r2, #6
 8007e48:	4402      	add	r2, r0
 8007e4a:	4413      	add	r3, r2
 8007e4c:	781a      	ldrb	r2, [r3, #0]
 8007e4e:	7dfb      	ldrb	r3, [r7, #23]
 8007e50:	430a      	orrs	r2, r1
 8007e52:	b2d2      	uxtb	r2, r2
 8007e54:	3318      	adds	r3, #24
 8007e56:	443b      	add	r3, r7
 8007e58:	f803 2c0c 	strb.w	r2, [r3, #-12]
    for (j = 0; j < 4U; j++)
 8007e5c:	7dfb      	ldrb	r3, [r7, #23]
 8007e5e:	3301      	adds	r3, #1
 8007e60:	75fb      	strb	r3, [r7, #23]
 8007e62:	e001      	b.n	8007e68 <phCryptoSym_Sw_Des_F+0xf8>
 8007e64:	08026d58 	.word	0x08026d58
 8007e68:	7dfb      	ldrb	r3, [r7, #23]
 8007e6a:	2b03      	cmp	r3, #3
 8007e6c:	d98e      	bls.n	8007d8c <phCryptoSym_Sw_Des_F+0x1c>
    }

    /* Finally perform the permutation P.
    As there is no regular mapping from input to output the relevant input bits are looked up in bArray and written back to pR.
    When designing this function, the goal was to minimize the shift operations. */
    pR[1] = (uint8_t)((bArray[0] & 0x88U));        /* Input bits 1, 5 */
 8007e6e:	7b3a      	ldrb	r2, [r7, #12]
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	3301      	adds	r3, #1
 8007e74:	f022 0277 	bic.w	r2, r2, #119	@ 0x77
 8007e78:	b2d2      	uxtb	r2, r2
 8007e7a:	701a      	strb	r2, [r3, #0]
    bArray[0] <<=1U;
 8007e7c:	7b3b      	ldrb	r3, [r7, #12]
 8007e7e:	005b      	lsls	r3, r3, #1
 8007e80:	b2db      	uxtb	r3, r3
 8007e82:	733b      	strb	r3, [r7, #12]
    pR[2] = (uint8_t)(bArray[0] & 0x80U);          /* Input bit 2 */
 8007e84:	7b3a      	ldrb	r2, [r7, #12]
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	3302      	adds	r3, #2
 8007e8a:	f022 027f 	bic.w	r2, r2, #127	@ 0x7f
 8007e8e:	b2d2      	uxtb	r2, r2
 8007e90:	701a      	strb	r2, [r3, #0]
    pR[2] |= (uint8_t)((bArray[0]& 0x02U ) << 5U);  /* Input bit 8 */
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	3302      	adds	r3, #2
 8007e96:	781b      	ldrb	r3, [r3, #0]
 8007e98:	b25a      	sxtb	r2, r3
 8007e9a:	7b3b      	ldrb	r3, [r7, #12]
 8007e9c:	b25b      	sxtb	r3, r3
 8007e9e:	015b      	lsls	r3, r3, #5
 8007ea0:	b25b      	sxtb	r3, r3
 8007ea2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ea6:	b25b      	sxtb	r3, r3
 8007ea8:	4313      	orrs	r3, r2
 8007eaa:	b25a      	sxtb	r2, r3
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	3302      	adds	r3, #2
 8007eb0:	b2d2      	uxtb	r2, r2
 8007eb2:	701a      	strb	r2, [r3, #0]
    pR[0] = (uint8_t)((bArray[0]& 0x04U ) << 4U);   /* Input bit 7 */
 8007eb4:	7b3b      	ldrb	r3, [r7, #12]
 8007eb6:	011b      	lsls	r3, r3, #4
 8007eb8:	b2db      	uxtb	r3, r3
 8007eba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ebe:	b2da      	uxtb	r2, r3
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	701a      	strb	r2, [r3, #0]
    pR[3] = (uint8_t)((bArray[0] & 0x08U) << 1U);   /* Input bit 6 */
 8007ec4:	7b3b      	ldrb	r3, [r7, #12]
 8007ec6:	005b      	lsls	r3, r3, #1
 8007ec8:	b2da      	uxtb	r2, r3
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	3303      	adds	r3, #3
 8007ece:	f002 0210 	and.w	r2, r2, #16
 8007ed2:	b2d2      	uxtb	r2, r2
 8007ed4:	701a      	strb	r2, [r3, #0]
    bArray[0] >>= 4U;
 8007ed6:	7b3b      	ldrb	r3, [r7, #12]
 8007ed8:	091b      	lsrs	r3, r3, #4
 8007eda:	b2db      	uxtb	r3, r3
 8007edc:	733b      	strb	r3, [r7, #12]
    pR[3] |= (uint8_t)(bArray[0] & 0x02U);         /* Input bit 4 */
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	3303      	adds	r3, #3
 8007ee2:	781b      	ldrb	r3, [r3, #0]
 8007ee4:	b25a      	sxtb	r2, r3
 8007ee6:	7b3b      	ldrb	r3, [r7, #12]
 8007ee8:	b25b      	sxtb	r3, r3
 8007eea:	f003 0302 	and.w	r3, r3, #2
 8007eee:	b25b      	sxtb	r3, r3
 8007ef0:	4313      	orrs	r3, r2
 8007ef2:	b25a      	sxtb	r2, r3
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	3303      	adds	r3, #3
 8007ef8:	b2d2      	uxtb	r2, r2
 8007efa:	701a      	strb	r2, [r3, #0]
    bArray[0] >>= 1U;
 8007efc:	7b3b      	ldrb	r3, [r7, #12]
 8007efe:	085b      	lsrs	r3, r3, #1
 8007f00:	b2db      	uxtb	r3, r3
 8007f02:	733b      	strb	r3, [r7, #12]
    pR[2] |= (uint8_t)(bArray[0] & 0x02U);         /* Input bit 3 */
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	3302      	adds	r3, #2
 8007f08:	781b      	ldrb	r3, [r3, #0]
 8007f0a:	b25a      	sxtb	r2, r3
 8007f0c:	7b3b      	ldrb	r3, [r7, #12]
 8007f0e:	b25b      	sxtb	r3, r3
 8007f10:	f003 0302 	and.w	r3, r3, #2
 8007f14:	b25b      	sxtb	r3, r3
 8007f16:	4313      	orrs	r3, r2
 8007f18:	b25a      	sxtb	r2, r3
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	3302      	adds	r3, #2
 8007f1e:	b2d2      	uxtb	r2, r2
 8007f20:	701a      	strb	r2, [r3, #0]
    pR[0]|= (uint8_t)((bArray[1] & 0x01U) << 7U);   /* Input bit 16 */
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	781a      	ldrb	r2, [r3, #0]
 8007f26:	7b7b      	ldrb	r3, [r7, #13]
 8007f28:	01db      	lsls	r3, r3, #7
 8007f2a:	b2db      	uxtb	r3, r3
 8007f2c:	4313      	orrs	r3, r2
 8007f2e:	b2da      	uxtb	r2, r3
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	701a      	strb	r2, [r3, #0]
    pR[1]|= (uint8_t)((bArray[1] & 0x02U) << 5U);   /* Input bit 15 */
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	3301      	adds	r3, #1
 8007f38:	781b      	ldrb	r3, [r3, #0]
 8007f3a:	b25a      	sxtb	r2, r3
 8007f3c:	7b7b      	ldrb	r3, [r7, #13]
 8007f3e:	b25b      	sxtb	r3, r3
 8007f40:	015b      	lsls	r3, r3, #5
 8007f42:	b25b      	sxtb	r3, r3
 8007f44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f48:	b25b      	sxtb	r3, r3
 8007f4a:	4313      	orrs	r3, r2
 8007f4c:	b25a      	sxtb	r2, r3
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	3301      	adds	r3, #1
 8007f52:	b2d2      	uxtb	r2, r2
 8007f54:	701a      	strb	r2, [r3, #0]
    pR[2]|= (uint8_t)((bArray[1] & 0x04U) << 2U);   /* Input bit 14 */
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	3302      	adds	r3, #2
 8007f5a:	781b      	ldrb	r3, [r3, #0]
 8007f5c:	b25a      	sxtb	r2, r3
 8007f5e:	7b7b      	ldrb	r3, [r7, #13]
 8007f60:	b25b      	sxtb	r3, r3
 8007f62:	009b      	lsls	r3, r3, #2
 8007f64:	b25b      	sxtb	r3, r3
 8007f66:	f003 0310 	and.w	r3, r3, #16
 8007f6a:	b25b      	sxtb	r3, r3
 8007f6c:	4313      	orrs	r3, r2
 8007f6e:	b25a      	sxtb	r2, r3
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	3302      	adds	r3, #2
 8007f74:	b2d2      	uxtb	r2, r2
 8007f76:	701a      	strb	r2, [r3, #0]
    pR[3]|= (uint8_t)((bArray[1] & 0x08U) << 3U);   /* Input bit 13 */
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	3303      	adds	r3, #3
 8007f7c:	781b      	ldrb	r3, [r3, #0]
 8007f7e:	b25a      	sxtb	r2, r3
 8007f80:	7b7b      	ldrb	r3, [r7, #13]
 8007f82:	b25b      	sxtb	r3, r3
 8007f84:	00db      	lsls	r3, r3, #3
 8007f86:	b25b      	sxtb	r3, r3
 8007f88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f8c:	b25b      	sxtb	r3, r3
 8007f8e:	4313      	orrs	r3, r2
 8007f90:	b25a      	sxtb	r2, r3
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	3303      	adds	r3, #3
 8007f96:	b2d2      	uxtb	r2, r2
 8007f98:	701a      	strb	r2, [r3, #0]
    bArray[1] >>= 2U;
 8007f9a:	7b7b      	ldrb	r3, [r7, #13]
 8007f9c:	089b      	lsrs	r3, r3, #2
 8007f9e:	b2db      	uxtb	r3, r3
 8007fa0:	737b      	strb	r3, [r7, #13]
    pR[0] |= (uint8_t)(bArray[1]& 0x04U);          /* Input bit 12 */
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	781b      	ldrb	r3, [r3, #0]
 8007fa6:	b25a      	sxtb	r2, r3
 8007fa8:	7b7b      	ldrb	r3, [r7, #13]
 8007faa:	b25b      	sxtb	r3, r3
 8007fac:	f003 0304 	and.w	r3, r3, #4
 8007fb0:	b25b      	sxtb	r3, r3
 8007fb2:	4313      	orrs	r3, r2
 8007fb4:	b25b      	sxtb	r3, r3
 8007fb6:	b2da      	uxtb	r2, r3
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	701a      	strb	r2, [r3, #0]
    bArray[1] >>= 1U;
 8007fbc:	7b7b      	ldrb	r3, [r7, #13]
 8007fbe:	085b      	lsrs	r3, r3, #1
 8007fc0:	b2db      	uxtb	r3, r3
 8007fc2:	737b      	strb	r3, [r7, #13]
    pR[3] |= (uint8_t)(bArray[1]& 0x04U);          /* Input bit 11 */
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	3303      	adds	r3, #3
 8007fc8:	781b      	ldrb	r3, [r3, #0]
 8007fca:	b25a      	sxtb	r2, r3
 8007fcc:	7b7b      	ldrb	r3, [r7, #13]
 8007fce:	b25b      	sxtb	r3, r3
 8007fd0:	f003 0304 	and.w	r3, r3, #4
 8007fd4:	b25b      	sxtb	r3, r3
 8007fd6:	4313      	orrs	r3, r2
 8007fd8:	b25a      	sxtb	r2, r3
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	3303      	adds	r3, #3
 8007fde:	b2d2      	uxtb	r2, r2
 8007fe0:	701a      	strb	r2, [r3, #0]
    bArray[1] >>= 3U;
 8007fe2:	7b7b      	ldrb	r3, [r7, #13]
 8007fe4:	08db      	lsrs	r3, r3, #3
 8007fe6:	b2db      	uxtb	r3, r3
 8007fe8:	737b      	strb	r3, [r7, #13]
    pR[1] |= (uint8_t)(bArray[1]& 0x01U);          /* Input bit 10 */
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	3301      	adds	r3, #1
 8007fee:	781b      	ldrb	r3, [r3, #0]
 8007ff0:	b25a      	sxtb	r2, r3
 8007ff2:	7b7b      	ldrb	r3, [r7, #13]
 8007ff4:	b25b      	sxtb	r3, r3
 8007ff6:	f003 0301 	and.w	r3, r3, #1
 8007ffa:	b25b      	sxtb	r3, r3
 8007ffc:	4313      	orrs	r3, r2
 8007ffe:	b25a      	sxtb	r2, r3
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	3301      	adds	r3, #1
 8008004:	b2d2      	uxtb	r2, r2
 8008006:	701a      	strb	r2, [r3, #0]
    bArray[1] >>= 1U;
 8008008:	7b7b      	ldrb	r3, [r7, #13]
 800800a:	085b      	lsrs	r3, r3, #1
 800800c:	b2db      	uxtb	r3, r3
 800800e:	737b      	strb	r3, [r7, #13]
    pR[2] |= (uint8_t)(bArray[1]& 0x01U);          /* Input bit 9 */
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	3302      	adds	r3, #2
 8008014:	781b      	ldrb	r3, [r3, #0]
 8008016:	b25a      	sxtb	r2, r3
 8008018:	7b7b      	ldrb	r3, [r7, #13]
 800801a:	b25b      	sxtb	r3, r3
 800801c:	f003 0301 	and.w	r3, r3, #1
 8008020:	b25b      	sxtb	r3, r3
 8008022:	4313      	orrs	r3, r2
 8008024:	b25a      	sxtb	r2, r3
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	3302      	adds	r3, #2
 800802a:	b2d2      	uxtb	r2, r2
 800802c:	701a      	strb	r2, [r3, #0]

    pR[0] |= (uint8_t)((bArray[2] & 0x80U) >> 7U);  /* Input bit 17  */
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	781a      	ldrb	r2, [r3, #0]
 8008032:	7bbb      	ldrb	r3, [r7, #14]
 8008034:	09db      	lsrs	r3, r3, #7
 8008036:	b2db      	uxtb	r3, r3
 8008038:	4313      	orrs	r3, r2
 800803a:	b2da      	uxtb	r2, r3
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	701a      	strb	r2, [r3, #0]
    pR[1] |= (uint8_t)((bArray[2] & 0x40U) >> 4U);  /* Input bit 18 */
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	3301      	adds	r3, #1
 8008044:	7819      	ldrb	r1, [r3, #0]
 8008046:	7bbb      	ldrb	r3, [r7, #14]
 8008048:	091b      	lsrs	r3, r3, #4
 800804a:	b2db      	uxtb	r3, r3
 800804c:	f003 0304 	and.w	r3, r3, #4
 8008050:	b2da      	uxtb	r2, r3
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	3301      	adds	r3, #1
 8008056:	430a      	orrs	r2, r1
 8008058:	b2d2      	uxtb	r2, r2
 800805a:	701a      	strb	r2, [r3, #0]
    pR[3] |= (uint8_t)((bArray[2] & 0x20U) << 2U);  /* Input bit 19 */
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	3303      	adds	r3, #3
 8008060:	781b      	ldrb	r3, [r3, #0]
 8008062:	b25a      	sxtb	r2, r3
 8008064:	7bbb      	ldrb	r3, [r7, #14]
 8008066:	b25b      	sxtb	r3, r3
 8008068:	009b      	lsls	r3, r3, #2
 800806a:	b25b      	sxtb	r3, r3
 800806c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008070:	b25b      	sxtb	r3, r3
 8008072:	4313      	orrs	r3, r2
 8008074:	b25a      	sxtb	r2, r3
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	3303      	adds	r3, #3
 800807a:	b2d2      	uxtb	r2, r2
 800807c:	701a      	strb	r2, [r3, #0]
    bArray[2]<<=1U;
 800807e:	7bbb      	ldrb	r3, [r7, #14]
 8008080:	005b      	lsls	r3, r3, #1
 8008082:	b2db      	uxtb	r3, r3
 8008084:	73bb      	strb	r3, [r7, #14]
    pR[0] |= (uint8_t)(bArray[2] & 0x20U);         /* Input bit 20 */
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	781b      	ldrb	r3, [r3, #0]
 800808a:	b25a      	sxtb	r2, r3
 800808c:	7bbb      	ldrb	r3, [r7, #14]
 800808e:	b25b      	sxtb	r3, r3
 8008090:	f003 0320 	and.w	r3, r3, #32
 8008094:	b25b      	sxtb	r3, r3
 8008096:	4313      	orrs	r3, r2
 8008098:	b25b      	sxtb	r3, r3
 800809a:	b2da      	uxtb	r2, r3
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	701a      	strb	r2, [r3, #0]
    pR[0] |= (uint8_t)(bArray[2] & 0x10U);         /* Input bit 21 */
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	781b      	ldrb	r3, [r3, #0]
 80080a4:	b25a      	sxtb	r2, r3
 80080a6:	7bbb      	ldrb	r3, [r7, #14]
 80080a8:	b25b      	sxtb	r3, r3
 80080aa:	f003 0310 	and.w	r3, r3, #16
 80080ae:	b25b      	sxtb	r3, r3
 80080b0:	4313      	orrs	r3, r2
 80080b2:	b25b      	sxtb	r3, r3
 80080b4:	b2da      	uxtb	r2, r3
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	701a      	strb	r2, [r3, #0]
    pR[3] |= (uint8_t)(bArray[2] & 0x08U);         /* Input bit 22 */
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	3303      	adds	r3, #3
 80080be:	781b      	ldrb	r3, [r3, #0]
 80080c0:	b25a      	sxtb	r2, r3
 80080c2:	7bbb      	ldrb	r3, [r7, #14]
 80080c4:	b25b      	sxtb	r3, r3
 80080c6:	f003 0308 	and.w	r3, r3, #8
 80080ca:	b25b      	sxtb	r3, r3
 80080cc:	4313      	orrs	r3, r2
 80080ce:	b25a      	sxtb	r2, r3
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	3303      	adds	r3, #3
 80080d4:	b2d2      	uxtb	r2, r2
 80080d6:	701a      	strb	r2, [r3, #0]
    bArray[2]<<=3U;
 80080d8:	7bbb      	ldrb	r3, [r7, #14]
 80080da:	00db      	lsls	r3, r3, #3
 80080dc:	b2db      	uxtb	r3, r3
 80080de:	73bb      	strb	r3, [r7, #14]
    pR[1]|= (uint8_t)(bArray[2] & 0x20U);          /* Input bit 23 */
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	3301      	adds	r3, #1
 80080e4:	781b      	ldrb	r3, [r3, #0]
 80080e6:	b25a      	sxtb	r2, r3
 80080e8:	7bbb      	ldrb	r3, [r7, #14]
 80080ea:	b25b      	sxtb	r3, r3
 80080ec:	f003 0320 	and.w	r3, r3, #32
 80080f0:	b25b      	sxtb	r3, r3
 80080f2:	4313      	orrs	r3, r2
 80080f4:	b25a      	sxtb	r2, r3
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	3301      	adds	r3, #1
 80080fa:	b2d2      	uxtb	r2, r2
 80080fc:	701a      	strb	r2, [r3, #0]
    pR[2]|= (uint8_t)((bArray[2] & 0x10U) << 1U);   /* Input bit 24 */
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	3302      	adds	r3, #2
 8008102:	781b      	ldrb	r3, [r3, #0]
 8008104:	b25a      	sxtb	r2, r3
 8008106:	7bbb      	ldrb	r3, [r7, #14]
 8008108:	b25b      	sxtb	r3, r3
 800810a:	005b      	lsls	r3, r3, #1
 800810c:	b25b      	sxtb	r3, r3
 800810e:	f003 0320 	and.w	r3, r3, #32
 8008112:	b25b      	sxtb	r3, r3
 8008114:	4313      	orrs	r3, r2
 8008116:	b25a      	sxtb	r2, r3
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	3302      	adds	r3, #2
 800811c:	b2d2      	uxtb	r2, r2
 800811e:	701a      	strb	r2, [r3, #0]

    pR[0] |= (uint8_t)(bArray[3] & 0x08U);         /* Input bit 29 */
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	781b      	ldrb	r3, [r3, #0]
 8008124:	b25a      	sxtb	r2, r3
 8008126:	7bfb      	ldrb	r3, [r7, #15]
 8008128:	b25b      	sxtb	r3, r3
 800812a:	f003 0308 	and.w	r3, r3, #8
 800812e:	b25b      	sxtb	r3, r3
 8008130:	4313      	orrs	r3, r2
 8008132:	b25b      	sxtb	r3, r3
 8008134:	b2da      	uxtb	r2, r3
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	701a      	strb	r2, [r3, #0]
    pR[1] |= (uint8_t)(bArray[3] & 0x02U);         /* Input bit 31 */
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	3301      	adds	r3, #1
 800813e:	781b      	ldrb	r3, [r3, #0]
 8008140:	b25a      	sxtb	r2, r3
 8008142:	7bfb      	ldrb	r3, [r7, #15]
 8008144:	b25b      	sxtb	r3, r3
 8008146:	f003 0302 	and.w	r3, r3, #2
 800814a:	b25b      	sxtb	r3, r3
 800814c:	4313      	orrs	r3, r2
 800814e:	b25a      	sxtb	r2, r3
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	3301      	adds	r3, #1
 8008154:	b2d2      	uxtb	r2, r2
 8008156:	701a      	strb	r2, [r3, #0]
    pR[3] |= (uint8_t)((bArray[3] & 0x80U) >> 7U);  /* Input bit 25 */
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	3303      	adds	r3, #3
 800815c:	7819      	ldrb	r1, [r3, #0]
 800815e:	7bfb      	ldrb	r3, [r7, #15]
 8008160:	09db      	lsrs	r3, r3, #7
 8008162:	b2da      	uxtb	r2, r3
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	3303      	adds	r3, #3
 8008168:	430a      	orrs	r2, r1
 800816a:	b2d2      	uxtb	r2, r2
 800816c:	701a      	strb	r2, [r3, #0]
    pR[2] |= (uint8_t)((bArray[3] & 0x01U) << 3U);  /* Input bit 32 */
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	3302      	adds	r3, #2
 8008172:	781b      	ldrb	r3, [r3, #0]
 8008174:	b25a      	sxtb	r2, r3
 8008176:	7bfb      	ldrb	r3, [r7, #15]
 8008178:	b25b      	sxtb	r3, r3
 800817a:	00db      	lsls	r3, r3, #3
 800817c:	b25b      	sxtb	r3, r3
 800817e:	f003 0308 	and.w	r3, r3, #8
 8008182:	b25b      	sxtb	r3, r3
 8008184:	4313      	orrs	r3, r2
 8008186:	b25a      	sxtb	r2, r3
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	3302      	adds	r3, #2
 800818c:	b2d2      	uxtb	r2, r2
 800818e:	701a      	strb	r2, [r3, #0]
    pR[3] |= (uint8_t)((bArray[3] & 0x04U) << 3U);  /* Input bit 30 */
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	3303      	adds	r3, #3
 8008194:	781b      	ldrb	r3, [r3, #0]
 8008196:	b25a      	sxtb	r2, r3
 8008198:	7bfb      	ldrb	r3, [r7, #15]
 800819a:	b25b      	sxtb	r3, r3
 800819c:	00db      	lsls	r3, r3, #3
 800819e:	b25b      	sxtb	r3, r3
 80081a0:	f003 0320 	and.w	r3, r3, #32
 80081a4:	b25b      	sxtb	r3, r3
 80081a6:	4313      	orrs	r3, r2
 80081a8:	b25a      	sxtb	r2, r3
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	3303      	adds	r3, #3
 80081ae:	b2d2      	uxtb	r2, r2
 80081b0:	701a      	strb	r2, [r3, #0]
    bArray[3]>>=2U;
 80081b2:	7bfb      	ldrb	r3, [r7, #15]
 80081b4:	089b      	lsrs	r3, r3, #2
 80081b6:	b2db      	uxtb	r3, r3
 80081b8:	73fb      	strb	r3, [r7, #15]
    pR[1] |= (uint8_t)((bArray[3] & 0x10U));       /* Input bit 26 */
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	3301      	adds	r3, #1
 80081be:	781b      	ldrb	r3, [r3, #0]
 80081c0:	b25a      	sxtb	r2, r3
 80081c2:	7bfb      	ldrb	r3, [r7, #15]
 80081c4:	b25b      	sxtb	r3, r3
 80081c6:	f003 0310 	and.w	r3, r3, #16
 80081ca:	b25b      	sxtb	r3, r3
 80081cc:	4313      	orrs	r3, r2
 80081ce:	b25a      	sxtb	r2, r3
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	3301      	adds	r3, #1
 80081d4:	b2d2      	uxtb	r2, r2
 80081d6:	701a      	strb	r2, [r3, #0]
    bArray[3]>>=1U;
 80081d8:	7bfb      	ldrb	r3, [r7, #15]
 80081da:	085b      	lsrs	r3, r3, #1
 80081dc:	b2db      	uxtb	r3, r3
 80081de:	73fb      	strb	r3, [r7, #15]
    pR[2] |= (uint8_t)((bArray[3] & 0x04U));       /* Input bit 27 */
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	3302      	adds	r3, #2
 80081e4:	781b      	ldrb	r3, [r3, #0]
 80081e6:	b25a      	sxtb	r2, r3
 80081e8:	7bfb      	ldrb	r3, [r7, #15]
 80081ea:	b25b      	sxtb	r3, r3
 80081ec:	f003 0304 	and.w	r3, r3, #4
 80081f0:	b25b      	sxtb	r3, r3
 80081f2:	4313      	orrs	r3, r2
 80081f4:	b25a      	sxtb	r2, r3
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	3302      	adds	r3, #2
 80081fa:	b2d2      	uxtb	r2, r2
 80081fc:	701a      	strb	r2, [r3, #0]
    pR[0] |= (uint8_t)((bArray[3] & 0x02U));       /* Input bit 28 */
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	781b      	ldrb	r3, [r3, #0]
 8008202:	b25a      	sxtb	r2, r3
 8008204:	7bfb      	ldrb	r3, [r7, #15]
 8008206:	b25b      	sxtb	r3, r3
 8008208:	f003 0302 	and.w	r3, r3, #2
 800820c:	b25b      	sxtb	r3, r3
 800820e:	4313      	orrs	r3, r2
 8008210:	b25b      	sxtb	r3, r3
 8008212:	b2da      	uxtb	r2, r3
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	701a      	strb	r2, [r3, #0]

}
 8008218:	bf00      	nop
 800821a:	3718      	adds	r7, #24
 800821c:	46bd      	mov	sp, r7
 800821e:	bd80      	pop	{r7, pc}

08008220 <phCryptoSym_Sw_Des_Expand>:

void phCryptoSym_Sw_Des_Expand(
                               uint8_t PH_CRYTOSYM_SW_FAST_RAM * pR,
                               uint8_t PH_CRYTOSYM_SW_FAST_RAM * pRexp
                               )
{
 8008220:	b480      	push	{r7}
 8008222:	b083      	sub	sp, #12
 8008224:	af00      	add	r7, sp, #0
 8008226:	6078      	str	r0, [r7, #4]
 8008228:	6039      	str	r1, [r7, #0]
    pRexp[0] = (uint8_t)((uint8_t)(((pR[3] & 0x01U) << 5U) | (pR[0] >> 3U)) & MASK6); /* Input bits 32 1 2 3 4 5 */
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	3303      	adds	r3, #3
 800822e:	781b      	ldrb	r3, [r3, #0]
 8008230:	015b      	lsls	r3, r3, #5
 8008232:	b2db      	uxtb	r3, r3
 8008234:	f003 0320 	and.w	r3, r3, #32
 8008238:	b2da      	uxtb	r2, r3
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	781b      	ldrb	r3, [r3, #0]
 800823e:	08db      	lsrs	r3, r3, #3
 8008240:	b2db      	uxtb	r3, r3
 8008242:	4313      	orrs	r3, r2
 8008244:	b2db      	uxtb	r3, r3
 8008246:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800824a:	b2da      	uxtb	r2, r3
 800824c:	683b      	ldr	r3, [r7, #0]
 800824e:	701a      	strb	r2, [r3, #0]
    pRexp[1] = (uint8_t)((uint8_t)((pR[0] << 1U) | ((pR[1] & 0x80U) >> 7U)) & MASK6); /* Input bits 4 5 6 7 8 9 */
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	781b      	ldrb	r3, [r3, #0]
 8008254:	005b      	lsls	r3, r3, #1
 8008256:	b2da      	uxtb	r2, r3
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	3301      	adds	r3, #1
 800825c:	781b      	ldrb	r3, [r3, #0]
 800825e:	09db      	lsrs	r3, r3, #7
 8008260:	b2db      	uxtb	r3, r3
 8008262:	4313      	orrs	r3, r2
 8008264:	b2da      	uxtb	r2, r3
 8008266:	683b      	ldr	r3, [r7, #0]
 8008268:	3301      	adds	r3, #1
 800826a:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800826e:	b2d2      	uxtb	r2, r2
 8008270:	701a      	strb	r2, [r3, #0]
    pRexp[2] = (uint8_t)((uint8_t)(((pR[0] & 0x01U) << 5U) | (pR[1] >> 3U)) & MASK6); /* Input bits 8 9 10 11 12 13 */
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	781b      	ldrb	r3, [r3, #0]
 8008276:	015b      	lsls	r3, r3, #5
 8008278:	b2db      	uxtb	r3, r3
 800827a:	f003 0320 	and.w	r3, r3, #32
 800827e:	b2da      	uxtb	r2, r3
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	3301      	adds	r3, #1
 8008284:	781b      	ldrb	r3, [r3, #0]
 8008286:	08db      	lsrs	r3, r3, #3
 8008288:	b2db      	uxtb	r3, r3
 800828a:	4313      	orrs	r3, r2
 800828c:	b2da      	uxtb	r2, r3
 800828e:	683b      	ldr	r3, [r7, #0]
 8008290:	3302      	adds	r3, #2
 8008292:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8008296:	b2d2      	uxtb	r2, r2
 8008298:	701a      	strb	r2, [r3, #0]
    pRexp[3] = (uint8_t)((uint8_t)((pR[1] << 1U) | ((pR[2] & 0x80U) >> 7U)) & MASK6); /* Input bits 12 13 14 15 16 17 */
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	3301      	adds	r3, #1
 800829e:	781b      	ldrb	r3, [r3, #0]
 80082a0:	005b      	lsls	r3, r3, #1
 80082a2:	b2da      	uxtb	r2, r3
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	3302      	adds	r3, #2
 80082a8:	781b      	ldrb	r3, [r3, #0]
 80082aa:	09db      	lsrs	r3, r3, #7
 80082ac:	b2db      	uxtb	r3, r3
 80082ae:	4313      	orrs	r3, r2
 80082b0:	b2da      	uxtb	r2, r3
 80082b2:	683b      	ldr	r3, [r7, #0]
 80082b4:	3303      	adds	r3, #3
 80082b6:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80082ba:	b2d2      	uxtb	r2, r2
 80082bc:	701a      	strb	r2, [r3, #0]
    pRexp[4] = (uint8_t)((uint8_t)(((pR[1] & 0x01U) << 5U) | (pR[2] >> 3U)) & MASK6); /* Input bits 16 17 18 19 20 21 */
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	3301      	adds	r3, #1
 80082c2:	781b      	ldrb	r3, [r3, #0]
 80082c4:	015b      	lsls	r3, r3, #5
 80082c6:	b2db      	uxtb	r3, r3
 80082c8:	f003 0320 	and.w	r3, r3, #32
 80082cc:	b2da      	uxtb	r2, r3
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	3302      	adds	r3, #2
 80082d2:	781b      	ldrb	r3, [r3, #0]
 80082d4:	08db      	lsrs	r3, r3, #3
 80082d6:	b2db      	uxtb	r3, r3
 80082d8:	4313      	orrs	r3, r2
 80082da:	b2da      	uxtb	r2, r3
 80082dc:	683b      	ldr	r3, [r7, #0]
 80082de:	3304      	adds	r3, #4
 80082e0:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80082e4:	b2d2      	uxtb	r2, r2
 80082e6:	701a      	strb	r2, [r3, #0]
    pRexp[5] = (uint8_t)((uint8_t)((pR[2] << 1U) | ((pR[3] & 0x80U) >> 7U)) & MASK6); /* Input bits 20 21 22 23 24 25*/
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	3302      	adds	r3, #2
 80082ec:	781b      	ldrb	r3, [r3, #0]
 80082ee:	005b      	lsls	r3, r3, #1
 80082f0:	b2da      	uxtb	r2, r3
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	3303      	adds	r3, #3
 80082f6:	781b      	ldrb	r3, [r3, #0]
 80082f8:	09db      	lsrs	r3, r3, #7
 80082fa:	b2db      	uxtb	r3, r3
 80082fc:	4313      	orrs	r3, r2
 80082fe:	b2da      	uxtb	r2, r3
 8008300:	683b      	ldr	r3, [r7, #0]
 8008302:	3305      	adds	r3, #5
 8008304:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8008308:	b2d2      	uxtb	r2, r2
 800830a:	701a      	strb	r2, [r3, #0]
    pRexp[6] = (uint8_t)((uint8_t)(((pR[2] & 0x01U) << 5U) | (pR[3] >> 3U)) & MASK6); /* Input bits 24 25 26 27 28 29*/
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	3302      	adds	r3, #2
 8008310:	781b      	ldrb	r3, [r3, #0]
 8008312:	015b      	lsls	r3, r3, #5
 8008314:	b2db      	uxtb	r3, r3
 8008316:	f003 0320 	and.w	r3, r3, #32
 800831a:	b2da      	uxtb	r2, r3
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	3303      	adds	r3, #3
 8008320:	781b      	ldrb	r3, [r3, #0]
 8008322:	08db      	lsrs	r3, r3, #3
 8008324:	b2db      	uxtb	r3, r3
 8008326:	4313      	orrs	r3, r2
 8008328:	b2da      	uxtb	r2, r3
 800832a:	683b      	ldr	r3, [r7, #0]
 800832c:	3306      	adds	r3, #6
 800832e:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8008332:	b2d2      	uxtb	r2, r2
 8008334:	701a      	strb	r2, [r3, #0]
    pRexp[7] = (uint8_t)((uint8_t)((pR[3] << 1U) | ((pR[0] & 0x80U) >> 7U)) & MASK6); /* Input bits 28 29 30 31 32 1 */
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	3303      	adds	r3, #3
 800833a:	781b      	ldrb	r3, [r3, #0]
 800833c:	005b      	lsls	r3, r3, #1
 800833e:	b2da      	uxtb	r2, r3
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	781b      	ldrb	r3, [r3, #0]
 8008344:	09db      	lsrs	r3, r3, #7
 8008346:	b2db      	uxtb	r3, r3
 8008348:	4313      	orrs	r3, r2
 800834a:	b2da      	uxtb	r2, r3
 800834c:	683b      	ldr	r3, [r7, #0]
 800834e:	3307      	adds	r3, #7
 8008350:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8008354:	b2d2      	uxtb	r2, r2
 8008356:	701a      	strb	r2, [r3, #0]
}
 8008358:	bf00      	nop
 800835a:	370c      	adds	r7, #12
 800835c:	46bd      	mov	sp, r7
 800835e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008362:	4770      	bx	lr

08008364 <phCryptoSym_Sw_CMAC_GenerateK1K2>:
phStatus_t phCryptoSym_Sw_CMAC_GenerateK1K2(
    phCryptoSym_Sw_DataParams_t * pDataParams,
    uint8_t * pSubKey1,
    uint8_t * pSubKey2
    )
{
 8008364:	b580      	push	{r7, lr}
 8008366:	b08a      	sub	sp, #40	@ 0x28
 8008368:	af00      	add	r7, sp, #0
 800836a:	60f8      	str	r0, [r7, #12]
 800836c:	60b9      	str	r1, [r7, #8]
 800836e:	607a      	str	r2, [r7, #4]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_CRYTOSYM_SW_FAST_RAM aBuffer[PH_CRYPTOSYM_SW_MAX_BLOCK_SIZE];
    uint16_t    PH_MEMLOC_REM wBlockSize;
    uint8_t     PH_MEMLOC_REM bR_b;

    (void)memset(aBuffer, 0x00, (size_t)sizeof(aBuffer));
 8008370:	f107 0314 	add.w	r3, r7, #20
 8008374:	2210      	movs	r2, #16
 8008376:	2100      	movs	r1, #0
 8008378:	4618      	mov	r0, r3
 800837a:	f01a f95b 	bl	8022634 <memset>

    PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Sw_GetConfig(pDataParams, PH_CRYPTOSYM_CONFIG_BLOCK_SIZE, &wBlockSize));
 800837e:	f107 0312 	add.w	r3, r7, #18
 8008382:	461a      	mov	r2, r3
 8008384:	2102      	movs	r1, #2
 8008386:	68f8      	ldr	r0, [r7, #12]
 8008388:	f7fe f85e 	bl	8006448 <phCryptoSym_Sw_GetConfig>
 800838c:	4603      	mov	r3, r0
 800838e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8008390:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008392:	2b00      	cmp	r3, #0
 8008394:	d001      	beq.n	800839a <phCryptoSym_Sw_CMAC_GenerateK1K2+0x36>
 8008396:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008398:	e058      	b.n	800844c <phCryptoSym_Sw_CMAC_GenerateK1K2+0xe8>

    /* Calculate xor value according to Seq. 5.3 of SP_800-38B */
    /* R128 = 0exp(120) || 10000111, and R64 = 0exp(59) || 11011. */
    switch (wBlockSize)
 800839a:	8a7b      	ldrh	r3, [r7, #18]
 800839c:	2b08      	cmp	r3, #8
 800839e:	d005      	beq.n	80083ac <phCryptoSym_Sw_CMAC_GenerateK1K2+0x48>
 80083a0:	2b10      	cmp	r3, #16
 80083a2:	d107      	bne.n	80083b4 <phCryptoSym_Sw_CMAC_GenerateK1K2+0x50>
    {
    case PH_CRYPTOSYM_AES_BLOCK_SIZE:
        bR_b = 0x87U;
 80083a4:	2387      	movs	r3, #135	@ 0x87
 80083a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        break;
 80083aa:	e006      	b.n	80083ba <phCryptoSym_Sw_CMAC_GenerateK1K2+0x56>
    case PH_CRYPTOSYM_DES_BLOCK_SIZE:
        bR_b = 0x1BU;
 80083ac:	231b      	movs	r3, #27
 80083ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        break;
 80083b2:	e002      	b.n	80083ba <phCryptoSym_Sw_CMAC_GenerateK1K2+0x56>
    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INTERNAL_ERROR, PH_COMP_CRYPTOSYM);
 80083b4:	f24e 137f 	movw	r3, #57727	@ 0xe17f
 80083b8:	e048      	b.n	800844c <phCryptoSym_Sw_CMAC_GenerateK1K2+0xe8>
    }

    /* Encrypt zero block*/
    /* 1. Let L = CIPHK(0 exp b). */
    PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Sw_EncryptBlock(pDataParams, aBuffer));
 80083ba:	f107 0314 	add.w	r3, r7, #20
 80083be:	4619      	mov	r1, r3
 80083c0:	68f8      	ldr	r0, [r7, #12]
 80083c2:	f000 f879 	bl	80084b8 <phCryptoSym_Sw_EncryptBlock>
 80083c6:	4603      	mov	r3, r0
 80083c8:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80083ca:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d001      	beq.n	80083d4 <phCryptoSym_Sw_CMAC_GenerateK1K2+0x70>
 80083d0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80083d2:	e03b      	b.n	800844c <phCryptoSym_Sw_CMAC_GenerateK1K2+0xe8>

    /* Shift the pSubKey array according to NIST SP_800-38B */
    /* 2. If MSB1(L) = 0, then K1 = L << 1U; */
    /* Else K1 = (L << 1U) xor Rb; see Sec. 5.3 for the definition of Rb. */
    phCryptoSym_Sw_CMAC_LeftShift(aBuffer, (uint8_t)wBlockSize, pSubKey1);
 80083d4:	8a7b      	ldrh	r3, [r7, #18]
 80083d6:	b2d9      	uxtb	r1, r3
 80083d8:	f107 0314 	add.w	r3, r7, #20
 80083dc:	68ba      	ldr	r2, [r7, #8]
 80083de:	4618      	mov	r0, r3
 80083e0:	f000 f838 	bl	8008454 <phCryptoSym_Sw_CMAC_LeftShift>
    if (0U != (aBuffer[0] & 0x80U))
 80083e4:	7d3b      	ldrb	r3, [r7, #20]
 80083e6:	b25b      	sxtb	r3, r3
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	da0d      	bge.n	8008408 <phCryptoSym_Sw_CMAC_GenerateK1K2+0xa4>
    {
        /* We need to perform the XOR operation with the R_b array */
        pSubKey1[wBlockSize - 1U ]  ^= bR_b;
 80083ec:	8a7b      	ldrh	r3, [r7, #18]
 80083ee:	3b01      	subs	r3, #1
 80083f0:	68ba      	ldr	r2, [r7, #8]
 80083f2:	4413      	add	r3, r2
 80083f4:	7819      	ldrb	r1, [r3, #0]
 80083f6:	8a7b      	ldrh	r3, [r7, #18]
 80083f8:	3b01      	subs	r3, #1
 80083fa:	68ba      	ldr	r2, [r7, #8]
 80083fc:	4413      	add	r3, r2
 80083fe:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8008402:	404a      	eors	r2, r1
 8008404:	b2d2      	uxtb	r2, r2
 8008406:	701a      	strb	r2, [r3, #0]

    /* Now let's continue with Key 2 */
    /* Shift the pSubKey array according to NIST SP_800-38B*/
    /* 3. If MSB1(K1) = 0, then K2 = K1 << 1U; */
    /* Else K2 = (K1 << 1U) xor Rb. */
    phCryptoSym_Sw_CMAC_LeftShift(pSubKey1, (uint8_t)wBlockSize, pSubKey2);
 8008408:	8a7b      	ldrh	r3, [r7, #18]
 800840a:	b2db      	uxtb	r3, r3
 800840c:	687a      	ldr	r2, [r7, #4]
 800840e:	4619      	mov	r1, r3
 8008410:	68b8      	ldr	r0, [r7, #8]
 8008412:	f000 f81f 	bl	8008454 <phCryptoSym_Sw_CMAC_LeftShift>

    if (0U != (pSubKey1[0] & 0x80U))
 8008416:	68bb      	ldr	r3, [r7, #8]
 8008418:	781b      	ldrb	r3, [r3, #0]
 800841a:	b25b      	sxtb	r3, r3
 800841c:	2b00      	cmp	r3, #0
 800841e:	da0d      	bge.n	800843c <phCryptoSym_Sw_CMAC_GenerateK1K2+0xd8>
    {
        /* We need to perform the XOR operation with the R_b array */
        pSubKey2[wBlockSize - 1U ]  ^= bR_b;
 8008420:	8a7b      	ldrh	r3, [r7, #18]
 8008422:	3b01      	subs	r3, #1
 8008424:	687a      	ldr	r2, [r7, #4]
 8008426:	4413      	add	r3, r2
 8008428:	7819      	ldrb	r1, [r3, #0]
 800842a:	8a7b      	ldrh	r3, [r7, #18]
 800842c:	3b01      	subs	r3, #1
 800842e:	687a      	ldr	r2, [r7, #4]
 8008430:	4413      	add	r3, r2
 8008432:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8008436:	404a      	eors	r2, r1
 8008438:	b2d2      	uxtb	r2, r2
 800843a:	701a      	strb	r2, [r3, #0]
#ifndef PH_CRYPTOSYM_SW_ONLINE_CMAC_SUBKEY_CALCULATION
    pDataParams->bCMACSubKeysInitialized    = PH_ON;
#endif /* PH_CRYPTOSYM_SW_ONLINE_CMAC_SUBKEY_CALCULATION */

    /* Clear buffer for security reasons */
    (void)memset(aBuffer, 0x00, (size_t)sizeof(aBuffer));
 800843c:	f107 0314 	add.w	r3, r7, #20
 8008440:	2210      	movs	r2, #16
 8008442:	2100      	movs	r1, #0
 8008444:	4618      	mov	r0, r3
 8008446:	f01a f8f5 	bl	8022634 <memset>

    return PH_ERR_SUCCESS;
 800844a:	2300      	movs	r3, #0
}
 800844c:	4618      	mov	r0, r3
 800844e:	3728      	adds	r7, #40	@ 0x28
 8008450:	46bd      	mov	sp, r7
 8008452:	bd80      	pop	{r7, pc}

08008454 <phCryptoSym_Sw_CMAC_LeftShift>:
void phCryptoSym_Sw_CMAC_LeftShift(
                                   const uint8_t * pInBuffer,
                                   uint8_t bInputLen,
                                   uint8_t * pOutBuffer
                                   )
{
 8008454:	b480      	push	{r7}
 8008456:	b087      	sub	sp, #28
 8008458:	af00      	add	r7, sp, #0
 800845a:	60f8      	str	r0, [r7, #12]
 800845c:	460b      	mov	r3, r1
 800845e:	607a      	str	r2, [r7, #4]
 8008460:	72fb      	strb	r3, [r7, #11]
    uint8_t PH_MEMLOC_REM bOverflow = 0;
 8008462:	2300      	movs	r3, #0
 8008464:	75fb      	strb	r3, [r7, #23]

    do
    {
        bInputLen--;
 8008466:	7afb      	ldrb	r3, [r7, #11]
 8008468:	3b01      	subs	r3, #1
 800846a:	72fb      	strb	r3, [r7, #11]
        pOutBuffer[bInputLen] = pInBuffer[bInputLen] << 1U;
 800846c:	7afb      	ldrb	r3, [r7, #11]
 800846e:	68fa      	ldr	r2, [r7, #12]
 8008470:	4413      	add	r3, r2
 8008472:	781a      	ldrb	r2, [r3, #0]
 8008474:	7afb      	ldrb	r3, [r7, #11]
 8008476:	6879      	ldr	r1, [r7, #4]
 8008478:	440b      	add	r3, r1
 800847a:	0052      	lsls	r2, r2, #1
 800847c:	b2d2      	uxtb	r2, r2
 800847e:	701a      	strb	r2, [r3, #0]
        pOutBuffer[bInputLen] |= bOverflow;
 8008480:	7afb      	ldrb	r3, [r7, #11]
 8008482:	687a      	ldr	r2, [r7, #4]
 8008484:	4413      	add	r3, r2
 8008486:	7819      	ldrb	r1, [r3, #0]
 8008488:	7afb      	ldrb	r3, [r7, #11]
 800848a:	687a      	ldr	r2, [r7, #4]
 800848c:	4413      	add	r3, r2
 800848e:	7dfa      	ldrb	r2, [r7, #23]
 8008490:	430a      	orrs	r2, r1
 8008492:	b2d2      	uxtb	r2, r2
 8008494:	701a      	strb	r2, [r3, #0]
        bOverflow = (uint8_t) (((pInBuffer[bInputLen] & 0x80U) != 0U) ? 0x01U : 0x00U);
 8008496:	7afb      	ldrb	r3, [r7, #11]
 8008498:	68fa      	ldr	r2, [r7, #12]
 800849a:	4413      	add	r3, r2
 800849c:	781b      	ldrb	r3, [r3, #0]
 800849e:	09db      	lsrs	r3, r3, #7
 80084a0:	75fb      	strb	r3, [r7, #23]
    }
    while(0U != bInputLen);
 80084a2:	7afb      	ldrb	r3, [r7, #11]
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d1de      	bne.n	8008466 <phCryptoSym_Sw_CMAC_LeftShift+0x12>
}
 80084a8:	bf00      	nop
 80084aa:	bf00      	nop
 80084ac:	371c      	adds	r7, #28
 80084ae:	46bd      	mov	sp, r7
 80084b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b4:	4770      	bx	lr
	...

080084b8 <phCryptoSym_Sw_EncryptBlock>:

phStatus_t phCryptoSym_Sw_EncryptBlock(
                                       phCryptoSym_Sw_DataParams_t * pDataParams,
                                       uint8_t PH_CRYTOSYM_SW_FAST_RAM * pBlock
                                       )
{
 80084b8:	b580      	push	{r7, lr}
 80084ba:	b084      	sub	sp, #16
 80084bc:	af00      	add	r7, sp, #0
 80084be:	6078      	str	r0, [r7, #4]
 80084c0:	6039      	str	r1, [r7, #0]
    phStatus_t PH_MEMLOC_REM statusTmp;

    switch (pDataParams->wKeyType)
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 80084c6:	2b05      	cmp	r3, #5
 80084c8:	f200 8088 	bhi.w	80085dc <phCryptoSym_Sw_EncryptBlock+0x124>
 80084cc:	a201      	add	r2, pc, #4	@ (adr r2, 80084d4 <phCryptoSym_Sw_EncryptBlock+0x1c>)
 80084ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084d2:	bf00      	nop
 80084d4:	080084ed 	.word	0x080084ed
 80084d8:	08008505 	.word	0x08008505
 80084dc:	0800851d 	.word	0x0800851d
 80084e0:	08008535 	.word	0x08008535
 80084e4:	0800854d 	.word	0x0800854d
 80084e8:	08008595 	.word	0x08008595
    {
#ifdef PH_CRYPTOSYM_SW_AES
    case PH_CRYPTOSYM_KEY_TYPE_AES128:
        PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Sw_Aes_EncryptBlock(
 80084ec:	220a      	movs	r2, #10
 80084ee:	6839      	ldr	r1, [r7, #0]
 80084f0:	6878      	ldr	r0, [r7, #4]
 80084f2:	f7fe f83e 	bl	8006572 <phCryptoSym_Sw_Aes_EncryptBlock>
 80084f6:	4603      	mov	r3, r0
 80084f8:	81fb      	strh	r3, [r7, #14]
 80084fa:	89fb      	ldrh	r3, [r7, #14]
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d070      	beq.n	80085e2 <phCryptoSym_Sw_EncryptBlock+0x12a>
 8008500:	89fb      	ldrh	r3, [r7, #14]
 8008502:	e07a      	b.n	80085fa <phCryptoSym_Sw_EncryptBlock+0x142>
            pDataParams,
            pBlock,
            PH_CRYPTOSYM_SW_NUM_AES_ROUNDS_128));
        break;
    case PH_CRYPTOSYM_KEY_TYPE_AES192:
        PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Sw_Aes_EncryptBlock(
 8008504:	220c      	movs	r2, #12
 8008506:	6839      	ldr	r1, [r7, #0]
 8008508:	6878      	ldr	r0, [r7, #4]
 800850a:	f7fe f832 	bl	8006572 <phCryptoSym_Sw_Aes_EncryptBlock>
 800850e:	4603      	mov	r3, r0
 8008510:	81fb      	strh	r3, [r7, #14]
 8008512:	89fb      	ldrh	r3, [r7, #14]
 8008514:	2b00      	cmp	r3, #0
 8008516:	d066      	beq.n	80085e6 <phCryptoSym_Sw_EncryptBlock+0x12e>
 8008518:	89fb      	ldrh	r3, [r7, #14]
 800851a:	e06e      	b.n	80085fa <phCryptoSym_Sw_EncryptBlock+0x142>
            pDataParams,
            pBlock,
            PH_CRYPTOSYM_SW_NUM_AES_ROUNDS_192));
        break;
    case PH_CRYPTOSYM_KEY_TYPE_AES256:
        PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Sw_Aes_EncryptBlock(
 800851c:	220e      	movs	r2, #14
 800851e:	6839      	ldr	r1, [r7, #0]
 8008520:	6878      	ldr	r0, [r7, #4]
 8008522:	f7fe f826 	bl	8006572 <phCryptoSym_Sw_Aes_EncryptBlock>
 8008526:	4603      	mov	r3, r0
 8008528:	81fb      	strh	r3, [r7, #14]
 800852a:	89fb      	ldrh	r3, [r7, #14]
 800852c:	2b00      	cmp	r3, #0
 800852e:	d05c      	beq.n	80085ea <phCryptoSym_Sw_EncryptBlock+0x132>
 8008530:	89fb      	ldrh	r3, [r7, #14]
 8008532:	e062      	b.n	80085fa <phCryptoSym_Sw_EncryptBlock+0x142>
            PH_CRYPTOSYM_SW_NUM_AES_ROUNDS_256));
        break;
#endif /* PH_CRYPTOSYM_SW_AES */
#ifdef PH_CRYPTOSYM_SW_DES
    case PH_CRYPTOSYM_KEY_TYPE_DES:
        PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Sw_Des_EncryptBlock(
 8008534:	2200      	movs	r2, #0
 8008536:	6839      	ldr	r1, [r7, #0]
 8008538:	6878      	ldr	r0, [r7, #4]
 800853a:	f7fe fdcf 	bl	80070dc <phCryptoSym_Sw_Des_EncryptBlock>
 800853e:	4603      	mov	r3, r0
 8008540:	81fb      	strh	r3, [r7, #14]
 8008542:	89fb      	ldrh	r3, [r7, #14]
 8008544:	2b00      	cmp	r3, #0
 8008546:	d052      	beq.n	80085ee <phCryptoSym_Sw_EncryptBlock+0x136>
 8008548:	89fb      	ldrh	r3, [r7, #14]
 800854a:	e056      	b.n	80085fa <phCryptoSym_Sw_EncryptBlock+0x142>
            pDataParams,
            pBlock,
            0));
        break;
    case PH_CRYPTOSYM_KEY_TYPE_2K3DES:
        PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Sw_Des_EncryptBlock(
 800854c:	2200      	movs	r2, #0
 800854e:	6839      	ldr	r1, [r7, #0]
 8008550:	6878      	ldr	r0, [r7, #4]
 8008552:	f7fe fdc3 	bl	80070dc <phCryptoSym_Sw_Des_EncryptBlock>
 8008556:	4603      	mov	r3, r0
 8008558:	81fb      	strh	r3, [r7, #14]
 800855a:	89fb      	ldrh	r3, [r7, #14]
 800855c:	2b00      	cmp	r3, #0
 800855e:	d001      	beq.n	8008564 <phCryptoSym_Sw_EncryptBlock+0xac>
 8008560:	89fb      	ldrh	r3, [r7, #14]
 8008562:	e04a      	b.n	80085fa <phCryptoSym_Sw_EncryptBlock+0x142>
            pDataParams,
            pBlock,
            0));
        PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Sw_Des_DecryptBlock(
 8008564:	2201      	movs	r2, #1
 8008566:	6839      	ldr	r1, [r7, #0]
 8008568:	6878      	ldr	r0, [r7, #4]
 800856a:	f7fe fe05 	bl	8007178 <phCryptoSym_Sw_Des_DecryptBlock>
 800856e:	4603      	mov	r3, r0
 8008570:	81fb      	strh	r3, [r7, #14]
 8008572:	89fb      	ldrh	r3, [r7, #14]
 8008574:	2b00      	cmp	r3, #0
 8008576:	d001      	beq.n	800857c <phCryptoSym_Sw_EncryptBlock+0xc4>
 8008578:	89fb      	ldrh	r3, [r7, #14]
 800857a:	e03e      	b.n	80085fa <phCryptoSym_Sw_EncryptBlock+0x142>
            pDataParams,
            pBlock,
            1));
        PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Sw_Des_EncryptBlock(
 800857c:	2200      	movs	r2, #0
 800857e:	6839      	ldr	r1, [r7, #0]
 8008580:	6878      	ldr	r0, [r7, #4]
 8008582:	f7fe fdab 	bl	80070dc <phCryptoSym_Sw_Des_EncryptBlock>
 8008586:	4603      	mov	r3, r0
 8008588:	81fb      	strh	r3, [r7, #14]
 800858a:	89fb      	ldrh	r3, [r7, #14]
 800858c:	2b00      	cmp	r3, #0
 800858e:	d030      	beq.n	80085f2 <phCryptoSym_Sw_EncryptBlock+0x13a>
 8008590:	89fb      	ldrh	r3, [r7, #14]
 8008592:	e032      	b.n	80085fa <phCryptoSym_Sw_EncryptBlock+0x142>
            pDataParams,
            pBlock,
            0));
        break;
    case PH_CRYPTOSYM_KEY_TYPE_3K3DES:
        PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Sw_Des_EncryptBlock(
 8008594:	2200      	movs	r2, #0
 8008596:	6839      	ldr	r1, [r7, #0]
 8008598:	6878      	ldr	r0, [r7, #4]
 800859a:	f7fe fd9f 	bl	80070dc <phCryptoSym_Sw_Des_EncryptBlock>
 800859e:	4603      	mov	r3, r0
 80085a0:	81fb      	strh	r3, [r7, #14]
 80085a2:	89fb      	ldrh	r3, [r7, #14]
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d001      	beq.n	80085ac <phCryptoSym_Sw_EncryptBlock+0xf4>
 80085a8:	89fb      	ldrh	r3, [r7, #14]
 80085aa:	e026      	b.n	80085fa <phCryptoSym_Sw_EncryptBlock+0x142>
            pDataParams,
            pBlock,
            0));
        PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Sw_Des_DecryptBlock(
 80085ac:	2201      	movs	r2, #1
 80085ae:	6839      	ldr	r1, [r7, #0]
 80085b0:	6878      	ldr	r0, [r7, #4]
 80085b2:	f7fe fde1 	bl	8007178 <phCryptoSym_Sw_Des_DecryptBlock>
 80085b6:	4603      	mov	r3, r0
 80085b8:	81fb      	strh	r3, [r7, #14]
 80085ba:	89fb      	ldrh	r3, [r7, #14]
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d001      	beq.n	80085c4 <phCryptoSym_Sw_EncryptBlock+0x10c>
 80085c0:	89fb      	ldrh	r3, [r7, #14]
 80085c2:	e01a      	b.n	80085fa <phCryptoSym_Sw_EncryptBlock+0x142>
            pDataParams,
            pBlock,
            1));
        PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Sw_Des_EncryptBlock(
 80085c4:	2202      	movs	r2, #2
 80085c6:	6839      	ldr	r1, [r7, #0]
 80085c8:	6878      	ldr	r0, [r7, #4]
 80085ca:	f7fe fd87 	bl	80070dc <phCryptoSym_Sw_Des_EncryptBlock>
 80085ce:	4603      	mov	r3, r0
 80085d0:	81fb      	strh	r3, [r7, #14]
 80085d2:	89fb      	ldrh	r3, [r7, #14]
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d00e      	beq.n	80085f6 <phCryptoSym_Sw_EncryptBlock+0x13e>
 80085d8:	89fb      	ldrh	r3, [r7, #14]
 80085da:	e00e      	b.n	80085fa <phCryptoSym_Sw_EncryptBlock+0x142>
            pBlock,
            2));
        break;
#endif /* PH_CRYPTOSYM_SW_DES */
    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_CRYPTOSYM);
 80085dc:	f24e 1321 	movw	r3, #57633	@ 0xe121
 80085e0:	e00b      	b.n	80085fa <phCryptoSym_Sw_EncryptBlock+0x142>
        break;
 80085e2:	bf00      	nop
 80085e4:	e008      	b.n	80085f8 <phCryptoSym_Sw_EncryptBlock+0x140>
        break;
 80085e6:	bf00      	nop
 80085e8:	e006      	b.n	80085f8 <phCryptoSym_Sw_EncryptBlock+0x140>
        break;
 80085ea:	bf00      	nop
 80085ec:	e004      	b.n	80085f8 <phCryptoSym_Sw_EncryptBlock+0x140>
        break;
 80085ee:	bf00      	nop
 80085f0:	e002      	b.n	80085f8 <phCryptoSym_Sw_EncryptBlock+0x140>
        break;
 80085f2:	bf00      	nop
 80085f4:	e000      	b.n	80085f8 <phCryptoSym_Sw_EncryptBlock+0x140>
        break;
 80085f6:	bf00      	nop
    }

    return PH_ERR_SUCCESS;
 80085f8:	2300      	movs	r3, #0
}
 80085fa:	4618      	mov	r0, r3
 80085fc:	3710      	adds	r7, #16
 80085fe:	46bd      	mov	sp, r7
 8008600:	bd80      	pop	{r7, pc}
 8008602:	bf00      	nop

08008604 <phCryptoSym_Sw_DecryptBlock>:

phStatus_t phCryptoSym_Sw_DecryptBlock(
                                       phCryptoSym_Sw_DataParams_t * pDataParams,
                                       uint8_t PH_CRYTOSYM_SW_FAST_RAM * pBlock
                                       )
{
 8008604:	b580      	push	{r7, lr}
 8008606:	b084      	sub	sp, #16
 8008608:	af00      	add	r7, sp, #0
 800860a:	6078      	str	r0, [r7, #4]
 800860c:	6039      	str	r1, [r7, #0]
    phStatus_t PH_MEMLOC_REM statusTmp;

    switch (pDataParams->wKeyType)
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 8008612:	2b05      	cmp	r3, #5
 8008614:	f200 8088 	bhi.w	8008728 <phCryptoSym_Sw_DecryptBlock+0x124>
 8008618:	a201      	add	r2, pc, #4	@ (adr r2, 8008620 <phCryptoSym_Sw_DecryptBlock+0x1c>)
 800861a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800861e:	bf00      	nop
 8008620:	08008639 	.word	0x08008639
 8008624:	08008651 	.word	0x08008651
 8008628:	08008669 	.word	0x08008669
 800862c:	08008681 	.word	0x08008681
 8008630:	08008699 	.word	0x08008699
 8008634:	080086e1 	.word	0x080086e1
    {
#ifdef PH_CRYPTOSYM_SW_AES
    case PH_CRYPTOSYM_KEY_TYPE_AES128:
        PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Sw_Aes_DecryptBlock(
 8008638:	220a      	movs	r2, #10
 800863a:	6839      	ldr	r1, [r7, #0]
 800863c:	6878      	ldr	r0, [r7, #4]
 800863e:	f7fe f80b 	bl	8006658 <phCryptoSym_Sw_Aes_DecryptBlock>
 8008642:	4603      	mov	r3, r0
 8008644:	81fb      	strh	r3, [r7, #14]
 8008646:	89fb      	ldrh	r3, [r7, #14]
 8008648:	2b00      	cmp	r3, #0
 800864a:	d070      	beq.n	800872e <phCryptoSym_Sw_DecryptBlock+0x12a>
 800864c:	89fb      	ldrh	r3, [r7, #14]
 800864e:	e07a      	b.n	8008746 <phCryptoSym_Sw_DecryptBlock+0x142>
            pDataParams,
            pBlock,
            PH_CRYPTOSYM_SW_NUM_AES_ROUNDS_128));
        break;
    case PH_CRYPTOSYM_KEY_TYPE_AES192:
        PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Sw_Aes_DecryptBlock(
 8008650:	220c      	movs	r2, #12
 8008652:	6839      	ldr	r1, [r7, #0]
 8008654:	6878      	ldr	r0, [r7, #4]
 8008656:	f7fd ffff 	bl	8006658 <phCryptoSym_Sw_Aes_DecryptBlock>
 800865a:	4603      	mov	r3, r0
 800865c:	81fb      	strh	r3, [r7, #14]
 800865e:	89fb      	ldrh	r3, [r7, #14]
 8008660:	2b00      	cmp	r3, #0
 8008662:	d066      	beq.n	8008732 <phCryptoSym_Sw_DecryptBlock+0x12e>
 8008664:	89fb      	ldrh	r3, [r7, #14]
 8008666:	e06e      	b.n	8008746 <phCryptoSym_Sw_DecryptBlock+0x142>
            pDataParams,
            pBlock,
            PH_CRYPTOSYM_SW_NUM_AES_ROUNDS_192));
        break;
    case PH_CRYPTOSYM_KEY_TYPE_AES256:
        PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Sw_Aes_DecryptBlock(
 8008668:	220e      	movs	r2, #14
 800866a:	6839      	ldr	r1, [r7, #0]
 800866c:	6878      	ldr	r0, [r7, #4]
 800866e:	f7fd fff3 	bl	8006658 <phCryptoSym_Sw_Aes_DecryptBlock>
 8008672:	4603      	mov	r3, r0
 8008674:	81fb      	strh	r3, [r7, #14]
 8008676:	89fb      	ldrh	r3, [r7, #14]
 8008678:	2b00      	cmp	r3, #0
 800867a:	d05c      	beq.n	8008736 <phCryptoSym_Sw_DecryptBlock+0x132>
 800867c:	89fb      	ldrh	r3, [r7, #14]
 800867e:	e062      	b.n	8008746 <phCryptoSym_Sw_DecryptBlock+0x142>
            PH_CRYPTOSYM_SW_NUM_AES_ROUNDS_256));
        break;
#endif /* PH_CRYPTOSYM_SW_AES */
#ifdef PH_CRYPTOSYM_SW_DES
    case PH_CRYPTOSYM_KEY_TYPE_DES:
        PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Sw_Des_DecryptBlock(
 8008680:	2200      	movs	r2, #0
 8008682:	6839      	ldr	r1, [r7, #0]
 8008684:	6878      	ldr	r0, [r7, #4]
 8008686:	f7fe fd77 	bl	8007178 <phCryptoSym_Sw_Des_DecryptBlock>
 800868a:	4603      	mov	r3, r0
 800868c:	81fb      	strh	r3, [r7, #14]
 800868e:	89fb      	ldrh	r3, [r7, #14]
 8008690:	2b00      	cmp	r3, #0
 8008692:	d052      	beq.n	800873a <phCryptoSym_Sw_DecryptBlock+0x136>
 8008694:	89fb      	ldrh	r3, [r7, #14]
 8008696:	e056      	b.n	8008746 <phCryptoSym_Sw_DecryptBlock+0x142>
            pDataParams,
            pBlock,
            0));
        break;
    case PH_CRYPTOSYM_KEY_TYPE_2K3DES:
        PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Sw_Des_DecryptBlock(
 8008698:	2200      	movs	r2, #0
 800869a:	6839      	ldr	r1, [r7, #0]
 800869c:	6878      	ldr	r0, [r7, #4]
 800869e:	f7fe fd6b 	bl	8007178 <phCryptoSym_Sw_Des_DecryptBlock>
 80086a2:	4603      	mov	r3, r0
 80086a4:	81fb      	strh	r3, [r7, #14]
 80086a6:	89fb      	ldrh	r3, [r7, #14]
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d001      	beq.n	80086b0 <phCryptoSym_Sw_DecryptBlock+0xac>
 80086ac:	89fb      	ldrh	r3, [r7, #14]
 80086ae:	e04a      	b.n	8008746 <phCryptoSym_Sw_DecryptBlock+0x142>
            pDataParams,
            pBlock,
            0));
        PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Sw_Des_EncryptBlock(
 80086b0:	2201      	movs	r2, #1
 80086b2:	6839      	ldr	r1, [r7, #0]
 80086b4:	6878      	ldr	r0, [r7, #4]
 80086b6:	f7fe fd11 	bl	80070dc <phCryptoSym_Sw_Des_EncryptBlock>
 80086ba:	4603      	mov	r3, r0
 80086bc:	81fb      	strh	r3, [r7, #14]
 80086be:	89fb      	ldrh	r3, [r7, #14]
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d001      	beq.n	80086c8 <phCryptoSym_Sw_DecryptBlock+0xc4>
 80086c4:	89fb      	ldrh	r3, [r7, #14]
 80086c6:	e03e      	b.n	8008746 <phCryptoSym_Sw_DecryptBlock+0x142>
            pDataParams,
            pBlock,
            1));
        PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Sw_Des_DecryptBlock(
 80086c8:	2200      	movs	r2, #0
 80086ca:	6839      	ldr	r1, [r7, #0]
 80086cc:	6878      	ldr	r0, [r7, #4]
 80086ce:	f7fe fd53 	bl	8007178 <phCryptoSym_Sw_Des_DecryptBlock>
 80086d2:	4603      	mov	r3, r0
 80086d4:	81fb      	strh	r3, [r7, #14]
 80086d6:	89fb      	ldrh	r3, [r7, #14]
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d030      	beq.n	800873e <phCryptoSym_Sw_DecryptBlock+0x13a>
 80086dc:	89fb      	ldrh	r3, [r7, #14]
 80086de:	e032      	b.n	8008746 <phCryptoSym_Sw_DecryptBlock+0x142>
            pDataParams,
            pBlock,
            0));
        break;
    case PH_CRYPTOSYM_KEY_TYPE_3K3DES:
        PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Sw_Des_DecryptBlock(
 80086e0:	2202      	movs	r2, #2
 80086e2:	6839      	ldr	r1, [r7, #0]
 80086e4:	6878      	ldr	r0, [r7, #4]
 80086e6:	f7fe fd47 	bl	8007178 <phCryptoSym_Sw_Des_DecryptBlock>
 80086ea:	4603      	mov	r3, r0
 80086ec:	81fb      	strh	r3, [r7, #14]
 80086ee:	89fb      	ldrh	r3, [r7, #14]
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d001      	beq.n	80086f8 <phCryptoSym_Sw_DecryptBlock+0xf4>
 80086f4:	89fb      	ldrh	r3, [r7, #14]
 80086f6:	e026      	b.n	8008746 <phCryptoSym_Sw_DecryptBlock+0x142>
            pDataParams,
            pBlock,
            2));
        PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Sw_Des_EncryptBlock(
 80086f8:	2201      	movs	r2, #1
 80086fa:	6839      	ldr	r1, [r7, #0]
 80086fc:	6878      	ldr	r0, [r7, #4]
 80086fe:	f7fe fced 	bl	80070dc <phCryptoSym_Sw_Des_EncryptBlock>
 8008702:	4603      	mov	r3, r0
 8008704:	81fb      	strh	r3, [r7, #14]
 8008706:	89fb      	ldrh	r3, [r7, #14]
 8008708:	2b00      	cmp	r3, #0
 800870a:	d001      	beq.n	8008710 <phCryptoSym_Sw_DecryptBlock+0x10c>
 800870c:	89fb      	ldrh	r3, [r7, #14]
 800870e:	e01a      	b.n	8008746 <phCryptoSym_Sw_DecryptBlock+0x142>
            pDataParams,
            pBlock,
            1));
        PH_CHECK_SUCCESS_FCT(statusTmp, phCryptoSym_Sw_Des_DecryptBlock(
 8008710:	2200      	movs	r2, #0
 8008712:	6839      	ldr	r1, [r7, #0]
 8008714:	6878      	ldr	r0, [r7, #4]
 8008716:	f7fe fd2f 	bl	8007178 <phCryptoSym_Sw_Des_DecryptBlock>
 800871a:	4603      	mov	r3, r0
 800871c:	81fb      	strh	r3, [r7, #14]
 800871e:	89fb      	ldrh	r3, [r7, #14]
 8008720:	2b00      	cmp	r3, #0
 8008722:	d00e      	beq.n	8008742 <phCryptoSym_Sw_DecryptBlock+0x13e>
 8008724:	89fb      	ldrh	r3, [r7, #14]
 8008726:	e00e      	b.n	8008746 <phCryptoSym_Sw_DecryptBlock+0x142>
            pBlock,
            0));
        break;
#endif /* PH_CRYPTOSYM_SW_DES */
    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_CRYPTOSYM);
 8008728:	f24e 1321 	movw	r3, #57633	@ 0xe121
 800872c:	e00b      	b.n	8008746 <phCryptoSym_Sw_DecryptBlock+0x142>
        break;
 800872e:	bf00      	nop
 8008730:	e008      	b.n	8008744 <phCryptoSym_Sw_DecryptBlock+0x140>
        break;
 8008732:	bf00      	nop
 8008734:	e006      	b.n	8008744 <phCryptoSym_Sw_DecryptBlock+0x140>
        break;
 8008736:	bf00      	nop
 8008738:	e004      	b.n	8008744 <phCryptoSym_Sw_DecryptBlock+0x140>
        break;
 800873a:	bf00      	nop
 800873c:	e002      	b.n	8008744 <phCryptoSym_Sw_DecryptBlock+0x140>
        break;
 800873e:	bf00      	nop
 8008740:	e000      	b.n	8008744 <phCryptoSym_Sw_DecryptBlock+0x140>
        break;
 8008742:	bf00      	nop
    }
    return PH_ERR_SUCCESS;
 8008744:	2300      	movs	r3, #0
}
 8008746:	4618      	mov	r0, r3
 8008748:	3710      	adds	r7, #16
 800874a:	46bd      	mov	sp, r7
 800874c:	bd80      	pop	{r7, pc}
 800874e:	bf00      	nop

08008750 <phCryptoSym_Encrypt>:
    return status;
}

phStatus_t phCryptoSym_Encrypt(void * pDataParams, uint16_t wOption, const uint8_t * pPlainBuffer, uint16_t wBufferLength,
    uint8_t * pEncryptedBuffer)
{
 8008750:	b580      	push	{r7, lr}
 8008752:	b088      	sub	sp, #32
 8008754:	af02      	add	r7, sp, #8
 8008756:	60f8      	str	r0, [r7, #12]
 8008758:	607a      	str	r2, [r7, #4]
 800875a:	461a      	mov	r2, r3
 800875c:	460b      	mov	r3, r1
 800875e:	817b      	strh	r3, [r7, #10]
 8008760:	4613      	mov	r3, r2
 8008762:	813b      	strh	r3, [r7, #8]
    PH_LOG_HELPER_ALLOCATE_PARAMNAME(wBufferLength);
    PH_LOG_HELPER_ALLOCATE_PARAMNAME(pEncryptedBuffer);
    PH_LOG_HELPER_ALLOCATE_PARAMNAME(status);

    /* Validate the parameters. */
    PH_ASSERT_NULL_DATA_PARAM(pDataParams, PH_COMP_CRYPTOSYM);
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	2b00      	cmp	r3, #0
 8008768:	d102      	bne.n	8008770 <phCryptoSym_Encrypt+0x20>
 800876a:	f24e 1320 	movw	r3, #57632	@ 0xe120
 800876e:	e02d      	b.n	80087cc <phCryptoSym_Encrypt+0x7c>
    PH_ASSERT_NULL_PARAM(pPlainBuffer, PH_COMP_CRYPTOSYM);
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	2b00      	cmp	r3, #0
 8008774:	d102      	bne.n	800877c <phCryptoSym_Encrypt+0x2c>
 8008776:	f24e 1321 	movw	r3, #57633	@ 0xe121
 800877a:	e027      	b.n	80087cc <phCryptoSym_Encrypt+0x7c>
    PH_ASSERT_NULL_PARAM(pEncryptedBuffer, PH_COMP_CRYPTOSYM);
 800877c:	6a3b      	ldr	r3, [r7, #32]
 800877e:	2b00      	cmp	r3, #0
 8008780:	d102      	bne.n	8008788 <phCryptoSym_Encrypt+0x38>
 8008782:	f24e 1321 	movw	r3, #57633	@ 0xe121
 8008786:	e021      	b.n	80087cc <phCryptoSym_Encrypt+0x7c>
    PH_LOG_HELPER_ADDPARAM_UINT16(PH_LOG_LOGTYPE_DEBUG, PH_LOG_VAR(wBufferLength), &wBufferLength);
    PH_LOG_HELPER_ADDPARAM_BUFFER(PH_LOG_LOGTYPE_DEBUG, PH_LOG_VAR(pPlainBuffer), pPlainBuffer, wBufferLength);
    PH_LOG_HELPER_EXECUTE(PH_LOG_OPTION_CATEGORY_ENTER);

    /* Component Code Validation */
    if(PH_GET_COMPCODE(pDataParams) != PH_COMP_CRYPTOSYM)
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	881b      	ldrh	r3, [r3, #0]
 800878c:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8008790:	f5b3 4f61 	cmp.w	r3, #57600	@ 0xe100
 8008794:	d004      	beq.n	80087a0 <phCryptoSym_Encrypt+0x50>
    {
        status = PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_CRYPTOSYM);
 8008796:	f24e 1320 	movw	r3, #57632	@ 0xe120
 800879a:	82fb      	strh	r3, [r7, #22]

        PH_LOG_HELPER_ADDSTRING(PH_LOG_LOGTYPE_INFO, bFunctionName);
        PH_LOG_HELPER_ADDPARAM_UINT16(PH_LOG_LOGTYPE_INFO, PH_LOG_VAR(status), &status);
        PH_LOG_HELPER_EXECUTE(PH_LOG_OPTION_CATEGORY_LEAVE);

        return status;
 800879c:	8afb      	ldrh	r3, [r7, #22]
 800879e:	e015      	b.n	80087cc <phCryptoSym_Encrypt+0x7c>
    }

    /* Perform operation on active layer. */
    switch(PH_GET_COMPID(pDataParams))
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	881b      	ldrh	r3, [r3, #0]
 80087a4:	b2db      	uxtb	r3, r3
 80087a6:	2b01      	cmp	r3, #1
 80087a8:	d10b      	bne.n	80087c2 <phCryptoSym_Encrypt+0x72>
    {
#ifdef NXPBUILD__PH_CRYPTOSYM_SW
        case PH_CRYPTOSYM_SW_ID:
            status = phCryptoSym_Sw_Encrypt((phCryptoSym_Sw_DataParams_t *) pDataParams, wOption, pPlainBuffer, wBufferLength,
 80087aa:	893a      	ldrh	r2, [r7, #8]
 80087ac:	8979      	ldrh	r1, [r7, #10]
 80087ae:	6a3b      	ldr	r3, [r7, #32]
 80087b0:	9300      	str	r3, [sp, #0]
 80087b2:	4613      	mov	r3, r2
 80087b4:	687a      	ldr	r2, [r7, #4]
 80087b6:	68f8      	ldr	r0, [r7, #12]
 80087b8:	f7fd fb18 	bl	8005dec <phCryptoSym_Sw_Encrypt>
 80087bc:	4603      	mov	r3, r0
 80087be:	82fb      	strh	r3, [r7, #22]
                pEncryptedBuffer);
            break;
 80087c0:	e003      	b.n	80087ca <phCryptoSym_Encrypt+0x7a>
                pEncryptedBuffer);
            break;
#endif /* NXPBUILD__PH_CRYPTOSYM_MBEDTLS */

        default:
            status = PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_CRYPTOSYM);
 80087c2:	f24e 1320 	movw	r3, #57632	@ 0xe120
 80087c6:	82fb      	strh	r3, [r7, #22]
            break;
 80087c8:	bf00      	nop
    }
#endif /* NXPBUILD__PH_LOG */
    PH_LOG_HELPER_ADDPARAM_UINT16(PH_LOG_LOGTYPE_INFO, PH_LOG_VAR(status), &status);
    PH_LOG_HELPER_EXECUTE(PH_LOG_OPTION_CATEGORY_LEAVE);

    return status;
 80087ca:	8afb      	ldrh	r3, [r7, #22]
}
 80087cc:	4618      	mov	r0, r3
 80087ce:	3718      	adds	r7, #24
 80087d0:	46bd      	mov	sp, r7
 80087d2:	bd80      	pop	{r7, pc}

080087d4 <phCryptoSym_CalculateMac>:
    return status;
}

phStatus_t phCryptoSym_CalculateMac(void * pDataParams, uint16_t wOption, const uint8_t* pData, uint16_t wDataLength,
    uint8_t * pMac, uint8_t * pMacLength)
{
 80087d4:	b580      	push	{r7, lr}
 80087d6:	b088      	sub	sp, #32
 80087d8:	af02      	add	r7, sp, #8
 80087da:	60f8      	str	r0, [r7, #12]
 80087dc:	607a      	str	r2, [r7, #4]
 80087de:	461a      	mov	r2, r3
 80087e0:	460b      	mov	r3, r1
 80087e2:	817b      	strh	r3, [r7, #10]
 80087e4:	4613      	mov	r3, r2
 80087e6:	813b      	strh	r3, [r7, #8]
    PH_LOG_HELPER_ALLOCATE_PARAMNAME(pMac);
    PH_LOG_HELPER_ALLOCATE_PARAMNAME(pMacLength);
    PH_LOG_HELPER_ALLOCATE_PARAMNAME(status);

    /* Validate the parameters. */
    PH_ASSERT_NULL_DATA_PARAM(pDataParams, PH_COMP_CRYPTOSYM);
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d102      	bne.n	80087f4 <phCryptoSym_CalculateMac+0x20>
 80087ee:	f24e 1320 	movw	r3, #57632	@ 0xe120
 80087f2:	e038      	b.n	8008866 <phCryptoSym_CalculateMac+0x92>
    if(wDataLength != 0)
 80087f4:	893b      	ldrh	r3, [r7, #8]
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d005      	beq.n	8008806 <phCryptoSym_CalculateMac+0x32>
    {
        PH_ASSERT_NULL_PARAM(pData, PH_COMP_CRYPTOSYM);
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d102      	bne.n	8008806 <phCryptoSym_CalculateMac+0x32>
 8008800:	f24e 1321 	movw	r3, #57633	@ 0xe121
 8008804:	e02f      	b.n	8008866 <phCryptoSym_CalculateMac+0x92>
    }
    PH_ASSERT_NULL_PARAM(pMac, PH_COMP_CRYPTOSYM);
 8008806:	6a3b      	ldr	r3, [r7, #32]
 8008808:	2b00      	cmp	r3, #0
 800880a:	d102      	bne.n	8008812 <phCryptoSym_CalculateMac+0x3e>
 800880c:	f24e 1321 	movw	r3, #57633	@ 0xe121
 8008810:	e029      	b.n	8008866 <phCryptoSym_CalculateMac+0x92>
    PH_ASSERT_NULL_PARAM(pMacLength, PH_COMP_CRYPTOSYM);
 8008812:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008814:	2b00      	cmp	r3, #0
 8008816:	d102      	bne.n	800881e <phCryptoSym_CalculateMac+0x4a>
 8008818:	f24e 1321 	movw	r3, #57633	@ 0xe121
 800881c:	e023      	b.n	8008866 <phCryptoSym_CalculateMac+0x92>
    PH_LOG_HELPER_ADDPARAM_BUFFER(PH_LOG_LOGTYPE_DEBUG, PH_LOG_VAR(pData), pData, wDataLength);
    PH_LOG_HELPER_ADDPARAM_UINT16(PH_LOG_LOGTYPE_DEBUG, PH_LOG_VAR(wDataLength), &wDataLength);
    PH_LOG_HELPER_EXECUTE(PH_LOG_OPTION_CATEGORY_ENTER);

    /* Component Code Validation */
    if(PH_GET_COMPCODE(pDataParams) != PH_COMP_CRYPTOSYM)
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	881b      	ldrh	r3, [r3, #0]
 8008822:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8008826:	f5b3 4f61 	cmp.w	r3, #57600	@ 0xe100
 800882a:	d004      	beq.n	8008836 <phCryptoSym_CalculateMac+0x62>
    {
        status = PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_CRYPTOSYM);
 800882c:	f24e 1320 	movw	r3, #57632	@ 0xe120
 8008830:	82fb      	strh	r3, [r7, #22]

        PH_LOG_HELPER_ADDSTRING(PH_LOG_LOGTYPE_INFO, bFunctionName);
        PH_LOG_HELPER_ADDPARAM_UINT16(PH_LOG_LOGTYPE_INFO, PH_LOG_VAR(status), &status);
        PH_LOG_HELPER_EXECUTE(PH_LOG_OPTION_CATEGORY_LEAVE);

        return status;
 8008832:	8afb      	ldrh	r3, [r7, #22]
 8008834:	e017      	b.n	8008866 <phCryptoSym_CalculateMac+0x92>
    }

    /* Perform operation on active layer. */
    switch(PH_GET_COMPID(pDataParams))
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	881b      	ldrh	r3, [r3, #0]
 800883a:	b2db      	uxtb	r3, r3
 800883c:	2b01      	cmp	r3, #1
 800883e:	d10d      	bne.n	800885c <phCryptoSym_CalculateMac+0x88>
    {
#ifdef NXPBUILD__PH_CRYPTOSYM_SW
        case PH_CRYPTOSYM_SW_ID:
            status = phCryptoSym_Sw_CalculateMac((phCryptoSym_Sw_DataParams_t *) pDataParams, wOption, pData, wDataLength,
 8008840:	893a      	ldrh	r2, [r7, #8]
 8008842:	8979      	ldrh	r1, [r7, #10]
 8008844:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008846:	9301      	str	r3, [sp, #4]
 8008848:	6a3b      	ldr	r3, [r7, #32]
 800884a:	9300      	str	r3, [sp, #0]
 800884c:	4613      	mov	r3, r2
 800884e:	687a      	ldr	r2, [r7, #4]
 8008850:	68f8      	ldr	r0, [r7, #12]
 8008852:	f7fd fb89 	bl	8005f68 <phCryptoSym_Sw_CalculateMac>
 8008856:	4603      	mov	r3, r0
 8008858:	82fb      	strh	r3, [r7, #22]
                pMac, pMacLength);
            break;
 800885a:	e003      	b.n	8008864 <phCryptoSym_CalculateMac+0x90>
                pMac, pMacLength);
            break;
#endif /* NXPBUILD__PH_CRYPTOSYM_MBEDTLS */

        default:
            status = PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_CRYPTOSYM);
 800885c:	f24e 1320 	movw	r3, #57632	@ 0xe120
 8008860:	82fb      	strh	r3, [r7, #22]
            break;
 8008862:	bf00      	nop
    }
#endif /* NXPBUILD__PH_LOG */
    PH_LOG_HELPER_ADDPARAM_UINT16(PH_LOG_LOGTYPE_INFO, PH_LOG_VAR(status), &status);
    PH_LOG_HELPER_EXECUTE(PH_LOG_OPTION_CATEGORY_LEAVE);

    return status;
 8008864:	8afb      	ldrh	r3, [r7, #22]
}
 8008866:	4618      	mov	r0, r3
 8008868:	3718      	adds	r7, #24
 800886a:	46bd      	mov	sp, r7
 800886c:	bd80      	pop	{r7, pc}

0800886e <phCryptoSym_LoadIv>:

phStatus_t phCryptoSym_LoadIv(void * pDataParams, const uint8_t * pIV, uint8_t bIVLength)
{
 800886e:	b580      	push	{r7, lr}
 8008870:	b086      	sub	sp, #24
 8008872:	af00      	add	r7, sp, #0
 8008874:	60f8      	str	r0, [r7, #12]
 8008876:	60b9      	str	r1, [r7, #8]
 8008878:	4613      	mov	r3, r2
 800887a:	71fb      	strb	r3, [r7, #7]
    PH_LOG_HELPER_ALLOCATE_PARAMNAME(pIV);
    PH_LOG_HELPER_ALLOCATE_PARAMNAME(bIVLength);
    PH_LOG_HELPER_ALLOCATE_PARAMNAME(status);

    /* Validate the parameters. */
    PH_ASSERT_NULL_DATA_PARAM(pDataParams, PH_COMP_CRYPTOSYM);
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	2b00      	cmp	r3, #0
 8008880:	d102      	bne.n	8008888 <phCryptoSym_LoadIv+0x1a>
 8008882:	f24e 1320 	movw	r3, #57632	@ 0xe120
 8008886:	e024      	b.n	80088d2 <phCryptoSym_LoadIv+0x64>
    PH_ASSERT_NULL_PARAM(pIV, PH_COMP_CRYPTOSYM);
 8008888:	68bb      	ldr	r3, [r7, #8]
 800888a:	2b00      	cmp	r3, #0
 800888c:	d102      	bne.n	8008894 <phCryptoSym_LoadIv+0x26>
 800888e:	f24e 1321 	movw	r3, #57633	@ 0xe121
 8008892:	e01e      	b.n	80088d2 <phCryptoSym_LoadIv+0x64>
    PH_LOG_HELPER_ADDPARAM_BUFFER(PH_LOG_LOGTYPE_DEBUG, PH_LOG_VAR(pIV), pIV, bIVLength);
    PH_LOG_HELPER_ADDPARAM_UINT8(PH_LOG_LOGTYPE_DEBUG, PH_LOG_VAR(bIVLength), &bIVLength);
    PH_LOG_HELPER_EXECUTE(PH_LOG_OPTION_CATEGORY_ENTER);

    /* Component Code Validation */
    if(PH_GET_COMPCODE(pDataParams) != PH_COMP_CRYPTOSYM)
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	881b      	ldrh	r3, [r3, #0]
 8008898:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800889c:	f5b3 4f61 	cmp.w	r3, #57600	@ 0xe100
 80088a0:	d004      	beq.n	80088ac <phCryptoSym_LoadIv+0x3e>
    {
        status = PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_CRYPTOSYM);
 80088a2:	f24e 1320 	movw	r3, #57632	@ 0xe120
 80088a6:	82fb      	strh	r3, [r7, #22]

        PH_LOG_HELPER_ADDSTRING(PH_LOG_LOGTYPE_INFO, bFunctionName);
        PH_LOG_HELPER_ADDPARAM_UINT16(PH_LOG_LOGTYPE_INFO, PH_LOG_VAR(status), &status);
        PH_LOG_HELPER_EXECUTE(PH_LOG_OPTION_CATEGORY_LEAVE);

        return status;
 80088a8:	8afb      	ldrh	r3, [r7, #22]
 80088aa:	e012      	b.n	80088d2 <phCryptoSym_LoadIv+0x64>
    }

    /* Perform operation on active layer. */
    switch(PH_GET_COMPID(pDataParams))
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	881b      	ldrh	r3, [r3, #0]
 80088b0:	b2db      	uxtb	r3, r3
 80088b2:	2b01      	cmp	r3, #1
 80088b4:	d108      	bne.n	80088c8 <phCryptoSym_LoadIv+0x5a>
    {
#ifdef NXPBUILD__PH_CRYPTOSYM_SW
        case PH_CRYPTOSYM_SW_ID:
            status = phCryptoSym_Sw_LoadIv((phCryptoSym_Sw_DataParams_t *) pDataParams, pIV, bIVLength);
 80088b6:	79fb      	ldrb	r3, [r7, #7]
 80088b8:	461a      	mov	r2, r3
 80088ba:	68b9      	ldr	r1, [r7, #8]
 80088bc:	68f8      	ldr	r0, [r7, #12]
 80088be:	f7fd fd11 	bl	80062e4 <phCryptoSym_Sw_LoadIv>
 80088c2:	4603      	mov	r3, r0
 80088c4:	82fb      	strh	r3, [r7, #22]
            break;
 80088c6:	e003      	b.n	80088d0 <phCryptoSym_LoadIv+0x62>
            status = phCryptoSym_mBedTLS_LoadIv((phCryptoSym_mBedTLS_DataParams_t *) pDataParams, pIV, bIVLength);
            break;
#endif /* NXPBUILD__PH_CRYPTOSYM_MBEDTLS */

        default:
            status = PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_CRYPTOSYM);
 80088c8:	f24e 1320 	movw	r3, #57632	@ 0xe120
 80088cc:	82fb      	strh	r3, [r7, #22]
            break;
 80088ce:	bf00      	nop

    PH_LOG_HELPER_ADDSTRING(PH_LOG_LOGTYPE_INFO, bFunctionName);
    PH_LOG_HELPER_ADDPARAM_UINT16(PH_LOG_LOGTYPE_INFO, PH_LOG_VAR(status), &status);
    PH_LOG_HELPER_EXECUTE(PH_LOG_OPTION_CATEGORY_LEAVE);

    return status;
 80088d0:	8afb      	ldrh	r3, [r7, #22]
}
 80088d2:	4618      	mov	r0, r3
 80088d4:	3718      	adds	r7, #24
 80088d6:	46bd      	mov	sp, r7
 80088d8:	bd80      	pop	{r7, pc}

080088da <phCryptoSym_LoadKeyDirect>:

    return status;
}

phStatus_t phCryptoSym_LoadKeyDirect(void * pDataParams, const uint8_t * pKey, uint16_t wKeyType)
{
 80088da:	b580      	push	{r7, lr}
 80088dc:	b086      	sub	sp, #24
 80088de:	af00      	add	r7, sp, #0
 80088e0:	60f8      	str	r0, [r7, #12]
 80088e2:	60b9      	str	r1, [r7, #8]
 80088e4:	4613      	mov	r3, r2
 80088e6:	80fb      	strh	r3, [r7, #6]
    PH_LOG_HELPER_ALLOCATE_PARAMNAME(pKey);
    PH_LOG_HELPER_ALLOCATE_PARAMNAME(wKeyType);
    PH_LOG_HELPER_ALLOCATE_PARAMNAME(status);

    /* Validate the parameters. */
    PH_ASSERT_NULL_DATA_PARAM(pDataParams, PH_COMP_CRYPTOSYM);
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d102      	bne.n	80088f4 <phCryptoSym_LoadKeyDirect+0x1a>
 80088ee:	f24e 1320 	movw	r3, #57632	@ 0xe120
 80088f2:	e024      	b.n	800893e <phCryptoSym_LoadKeyDirect+0x64>
    PH_ASSERT_NULL_PARAM(pKey, PH_COMP_CRYPTOSYM);
 80088f4:	68bb      	ldr	r3, [r7, #8]
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d102      	bne.n	8008900 <phCryptoSym_LoadKeyDirect+0x26>
 80088fa:	f24e 1321 	movw	r3, #57633	@ 0xe121
 80088fe:	e01e      	b.n	800893e <phCryptoSym_LoadKeyDirect+0x64>
    PH_LOG_HELPER_ADDPARAM_BUFFER(PH_LOG_LOGTYPE_DEBUG, PH_LOG_VAR(pKey), pKey, phCryptoSym_GetKeySize(wKeyType));
    PH_LOG_HELPER_ADDPARAM_UINT16(PH_LOG_LOGTYPE_DEBUG, PH_LOG_VAR(wKeyType), &wKeyType);
    PH_LOG_HELPER_EXECUTE(PH_LOG_OPTION_CATEGORY_ENTER);

    /* Component Code Validation */
    if(PH_GET_COMPCODE(pDataParams) != PH_COMP_CRYPTOSYM)
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	881b      	ldrh	r3, [r3, #0]
 8008904:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8008908:	f5b3 4f61 	cmp.w	r3, #57600	@ 0xe100
 800890c:	d004      	beq.n	8008918 <phCryptoSym_LoadKeyDirect+0x3e>
    {
        status = PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_CRYPTOSYM);
 800890e:	f24e 1320 	movw	r3, #57632	@ 0xe120
 8008912:	82fb      	strh	r3, [r7, #22]

        PH_LOG_HELPER_ADDSTRING(PH_LOG_LOGTYPE_INFO, bFunctionName);
        PH_LOG_HELPER_ADDPARAM_UINT16(PH_LOG_LOGTYPE_INFO, PH_LOG_VAR(status), &status);
        PH_LOG_HELPER_EXECUTE(PH_LOG_OPTION_CATEGORY_LEAVE);

        return status;
 8008914:	8afb      	ldrh	r3, [r7, #22]
 8008916:	e012      	b.n	800893e <phCryptoSym_LoadKeyDirect+0x64>
    }

    /* Perform operation on active layer. */
    switch(PH_GET_COMPID(pDataParams))
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	881b      	ldrh	r3, [r3, #0]
 800891c:	b2db      	uxtb	r3, r3
 800891e:	2b01      	cmp	r3, #1
 8008920:	d108      	bne.n	8008934 <phCryptoSym_LoadKeyDirect+0x5a>
    {
#ifdef NXPBUILD__PH_CRYPTOSYM_SW
        case PH_CRYPTOSYM_SW_ID:
            status = phCryptoSym_Sw_LoadKeyDirect((phCryptoSym_Sw_DataParams_t *) pDataParams, pKey, wKeyType);
 8008922:	88fb      	ldrh	r3, [r7, #6]
 8008924:	461a      	mov	r2, r3
 8008926:	68b9      	ldr	r1, [r7, #8]
 8008928:	68f8      	ldr	r0, [r7, #12]
 800892a:	f7fd fd09 	bl	8006340 <phCryptoSym_Sw_LoadKeyDirect>
 800892e:	4603      	mov	r3, r0
 8008930:	82fb      	strh	r3, [r7, #22]
            break;
 8008932:	e003      	b.n	800893c <phCryptoSym_LoadKeyDirect+0x62>
            status = phCryptoSym_mBedTLS_LoadKeyDirect((phCryptoSym_mBedTLS_DataParams_t *) pDataParams, pKey, wKeyType);
            break;
#endif /* NXPBUILD__PH_CRYPTOSYM_MBEDTLS */

        default:
            status = PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_CRYPTOSYM);
 8008934:	f24e 1320 	movw	r3, #57632	@ 0xe120
 8008938:	82fb      	strh	r3, [r7, #22]
            break;
 800893a:	bf00      	nop

    PH_LOG_HELPER_ADDSTRING(PH_LOG_LOGTYPE_INFO, bFunctionName);
    PH_LOG_HELPER_ADDPARAM_UINT16(PH_LOG_LOGTYPE_INFO, PH_LOG_VAR(status), &status);
    PH_LOG_HELPER_EXECUTE(PH_LOG_OPTION_CATEGORY_LEAVE);

    return status;
 800893c:	8afb      	ldrh	r3, [r7, #22]
}
 800893e:	4618      	mov	r0, r3
 8008940:	3718      	adds	r7, #24
 8008942:	46bd      	mov	sp, r7
 8008944:	bd80      	pop	{r7, pc}

08008946 <phKeyStore_Sw_Init>:
#include "phKeyStore_Sw_Int.h"

phStatus_t phKeyStore_Sw_Init(phKeyStore_Sw_DataParams_t * pDataParams, uint16_t wSizeOfDataParams, phKeyStore_Sw_KeyEntry_t * pKeyEntries,
    uint16_t wNoOfKeyEntries, phKeyStore_Sw_KeyVersionPair_t * pKeyVersionPairs, uint16_t wNoOfVersionPairs, phKeyStore_Sw_KUCEntry_t * pKUCEntries,
    uint16_t wNoOfKUCEntries)
{
 8008946:	b580      	push	{r7, lr}
 8008948:	b088      	sub	sp, #32
 800894a:	af00      	add	r7, sp, #0
 800894c:	60f8      	str	r0, [r7, #12]
 800894e:	607a      	str	r2, [r7, #4]
 8008950:	461a      	mov	r2, r3
 8008952:	460b      	mov	r3, r1
 8008954:	817b      	strh	r3, [r7, #10]
 8008956:	4613      	mov	r3, r2
 8008958:	813b      	strh	r3, [r7, #8]
    uint16_t wEntryIndex;
    uint16_t wPos;
    phStatus_t wStatus;
    phKeyStore_Sw_KeyVersionPair_t * pKeyVersion;

    if(sizeof(phKeyStore_Sw_DataParams_t) != wSizeOfDataParams)
 800895a:	897b      	ldrh	r3, [r7, #10]
 800895c:	2b18      	cmp	r3, #24
 800895e:	d002      	beq.n	8008966 <phKeyStore_Sw_Init+0x20>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_KEYSTORE);
 8008960:	f24e 2320 	movw	r3, #57888	@ 0xe220
 8008964:	e07b      	b.n	8008a5e <phKeyStore_Sw_Init+0x118>
    }
    PH_ASSERT_NULL(pDataParams);
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	2b00      	cmp	r3, #0
 800896a:	d101      	bne.n	8008970 <phKeyStore_Sw_Init+0x2a>
 800896c:	2321      	movs	r3, #33	@ 0x21
 800896e:	e076      	b.n	8008a5e <phKeyStore_Sw_Init+0x118>
    PH_ASSERT_NULL(pKeyEntries);
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	2b00      	cmp	r3, #0
 8008974:	d101      	bne.n	800897a <phKeyStore_Sw_Init+0x34>
 8008976:	2321      	movs	r3, #33	@ 0x21
 8008978:	e071      	b.n	8008a5e <phKeyStore_Sw_Init+0x118>
    PH_ASSERT_NULL(pKeyVersionPairs);
 800897a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800897c:	2b00      	cmp	r3, #0
 800897e:	d101      	bne.n	8008984 <phKeyStore_Sw_Init+0x3e>
 8008980:	2321      	movs	r3, #33	@ 0x21
 8008982:	e06c      	b.n	8008a5e <phKeyStore_Sw_Init+0x118>
    PH_ASSERT_NULL(pKUCEntries);
 8008984:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008986:	2b00      	cmp	r3, #0
 8008988:	d101      	bne.n	800898e <phKeyStore_Sw_Init+0x48>
 800898a:	2321      	movs	r3, #33	@ 0x21
 800898c:	e067      	b.n	8008a5e <phKeyStore_Sw_Init+0x118>

    /* Init private data */
    pDataParams->wId = PH_COMP_KEYSTORE | PH_KEYSTORE_SW_ID;
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	f24e 2201 	movw	r2, #57857	@ 0xe201
 8008994:	801a      	strh	r2, [r3, #0]
    pDataParams->pKeyEntries = pKeyEntries;
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	687a      	ldr	r2, [r7, #4]
 800899a:	605a      	str	r2, [r3, #4]
    pDataParams->pKeyVersionPairs = pKeyVersionPairs;
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80089a0:	609a      	str	r2, [r3, #8]
    pDataParams->wNoOfKeyEntries = wNoOfKeyEntries;
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	893a      	ldrh	r2, [r7, #8]
 80089a6:	819a      	strh	r2, [r3, #12]
    pDataParams->wNoOfVersions = wNoOfVersionPairs;
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 80089ac:	81da      	strh	r2, [r3, #14]
    pDataParams->pKUCEntries = pKUCEntries;
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80089b2:	611a      	str	r2, [r3, #16]
    pDataParams->wNoOfKUCEntries = wNoOfKUCEntries;
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80089b8:	829a      	strh	r2, [r3, #20]

    for(wEntryIndex = 0; wEntryIndex < pDataParams->wNoOfKeyEntries; wEntryIndex++)
 80089ba:	2300      	movs	r3, #0
 80089bc:	83fb      	strh	r3, [r7, #30]
 80089be:	e02e      	b.n	8008a1e <phKeyStore_Sw_Init+0xd8>
    {
        pDataParams->pKeyEntries[wEntryIndex].wKeyType = PH_KEYSTORE_INVALID_ID;
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	685a      	ldr	r2, [r3, #4]
 80089c4:	8bfb      	ldrh	r3, [r7, #30]
 80089c6:	009b      	lsls	r3, r3, #2
 80089c8:	4413      	add	r3, r2
 80089ca:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80089ce:	801a      	strh	r2, [r3, #0]
        pDataParams->pKeyEntries[wEntryIndex].wRefNoKUC = PH_KEYSTORE_INVALID_ID;
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	685a      	ldr	r2, [r3, #4]
 80089d4:	8bfb      	ldrh	r3, [r7, #30]
 80089d6:	009b      	lsls	r3, r3, #2
 80089d8:	4413      	add	r3, r2
 80089da:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80089de:	805a      	strh	r2, [r3, #2]

        for(wPos = 0; wPos < pDataParams->wNoOfVersions; wPos++)
 80089e0:	2300      	movs	r3, #0
 80089e2:	83bb      	strh	r3, [r7, #28]
 80089e4:	e013      	b.n	8008a0e <phKeyStore_Sw_Init+0xc8>
        {
            PH_CHECK_SUCCESS_FCT(wStatus, phKeyStore_Sw_GetKeyValuePtrPos(pDataParams, wEntryIndex, wPos, &pKeyVersion));
 80089e6:	f107 0314 	add.w	r3, r7, #20
 80089ea:	8bba      	ldrh	r2, [r7, #28]
 80089ec:	8bf9      	ldrh	r1, [r7, #30]
 80089ee:	68f8      	ldr	r0, [r7, #12]
 80089f0:	f000 f90a 	bl	8008c08 <phKeyStore_Sw_GetKeyValuePtrPos>
 80089f4:	4603      	mov	r3, r0
 80089f6:	837b      	strh	r3, [r7, #26]
 80089f8:	8b7b      	ldrh	r3, [r7, #26]
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d001      	beq.n	8008a02 <phKeyStore_Sw_Init+0xbc>
 80089fe:	8b7b      	ldrh	r3, [r7, #26]
 8008a00:	e02d      	b.n	8008a5e <phKeyStore_Sw_Init+0x118>
            pKeyVersion->wVersion = PH_KEYSTORE_DEFAULT_ID;
 8008a02:	697b      	ldr	r3, [r7, #20]
 8008a04:	2200      	movs	r2, #0
 8008a06:	841a      	strh	r2, [r3, #32]
        for(wPos = 0; wPos < pDataParams->wNoOfVersions; wPos++)
 8008a08:	8bbb      	ldrh	r3, [r7, #28]
 8008a0a:	3301      	adds	r3, #1
 8008a0c:	83bb      	strh	r3, [r7, #28]
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	89db      	ldrh	r3, [r3, #14]
 8008a12:	8bba      	ldrh	r2, [r7, #28]
 8008a14:	429a      	cmp	r2, r3
 8008a16:	d3e6      	bcc.n	80089e6 <phKeyStore_Sw_Init+0xa0>
    for(wEntryIndex = 0; wEntryIndex < pDataParams->wNoOfKeyEntries; wEntryIndex++)
 8008a18:	8bfb      	ldrh	r3, [r7, #30]
 8008a1a:	3301      	adds	r3, #1
 8008a1c:	83fb      	strh	r3, [r7, #30]
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	899b      	ldrh	r3, [r3, #12]
 8008a22:	8bfa      	ldrh	r2, [r7, #30]
 8008a24:	429a      	cmp	r2, r3
 8008a26:	d3cb      	bcc.n	80089c0 <phKeyStore_Sw_Init+0x7a>
#endif /* NXPBUILD__PH_KEYSTORE_ASYM */

        }
    }

    for(wEntryIndex = 0; wEntryIndex < pDataParams->wNoOfKUCEntries; wEntryIndex++)
 8008a28:	2300      	movs	r3, #0
 8008a2a:	83fb      	strh	r3, [r7, #30]
 8008a2c:	e011      	b.n	8008a52 <phKeyStore_Sw_Init+0x10c>
    {
        pDataParams->pKUCEntries[wEntryIndex].dwLimit = 0xFFFFFFFFU;
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	691a      	ldr	r2, [r3, #16]
 8008a32:	8bfb      	ldrh	r3, [r7, #30]
 8008a34:	00db      	lsls	r3, r3, #3
 8008a36:	4413      	add	r3, r2
 8008a38:	f04f 32ff 	mov.w	r2, #4294967295
 8008a3c:	601a      	str	r2, [r3, #0]
        pDataParams->pKUCEntries[wEntryIndex].dwCurVal = 0;
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	691a      	ldr	r2, [r3, #16]
 8008a42:	8bfb      	ldrh	r3, [r7, #30]
 8008a44:	00db      	lsls	r3, r3, #3
 8008a46:	4413      	add	r3, r2
 8008a48:	2200      	movs	r2, #0
 8008a4a:	605a      	str	r2, [r3, #4]
    for(wEntryIndex = 0; wEntryIndex < pDataParams->wNoOfKUCEntries; wEntryIndex++)
 8008a4c:	8bfb      	ldrh	r3, [r7, #30]
 8008a4e:	3301      	adds	r3, #1
 8008a50:	83fb      	strh	r3, [r7, #30]
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	8a9b      	ldrh	r3, [r3, #20]
 8008a56:	8bfa      	ldrh	r2, [r7, #30]
 8008a58:	429a      	cmp	r2, r3
 8008a5a:	d3e8      	bcc.n	8008a2e <phKeyStore_Sw_Init+0xe8>
    }

    return PH_ERR_SUCCESS;
 8008a5c:	2300      	movs	r3, #0
}
 8008a5e:	4618      	mov	r0, r3
 8008a60:	3720      	adds	r7, #32
 8008a62:	46bd      	mov	sp, r7
 8008a64:	bd80      	pop	{r7, pc}

08008a66 <phKeyStore_Sw_FormatKeyEntry>:

/* Common Interfaces ------------------------------------------------------------------------------------------------------------------- */
phStatus_t phKeyStore_Sw_FormatKeyEntry(phKeyStore_Sw_DataParams_t * pDataParams, uint16_t wKeyNo, uint16_t wNewKeyType)
{
 8008a66:	b580      	push	{r7, lr}
 8008a68:	b084      	sub	sp, #16
 8008a6a:	af00      	add	r7, sp, #0
 8008a6c:	6078      	str	r0, [r7, #4]
 8008a6e:	460b      	mov	r3, r1
 8008a70:	807b      	strh	r3, [r7, #2]
 8008a72:	4613      	mov	r3, r2
 8008a74:	803b      	strh	r3, [r7, #0]
    phStatus_t wStatus;
    uint16_t   wPos;
    phKeyStore_Sw_KeyVersionPair_t * pKeyPair;
    /* Overflow checks */
    if(wKeyNo >= pDataParams->wNoOfKeyEntries)
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	899b      	ldrh	r3, [r3, #12]
 8008a7a:	887a      	ldrh	r2, [r7, #2]
 8008a7c:	429a      	cmp	r2, r3
 8008a7e:	d302      	bcc.n	8008a86 <phKeyStore_Sw_FormatKeyEntry+0x20>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_KEYSTORE);
 8008a80:	f24e 2321 	movw	r3, #57889	@ 0xe221
 8008a84:	e038      	b.n	8008af8 <phKeyStore_Sw_FormatKeyEntry+0x92>
    }

    switch(wNewKeyType)
 8008a86:	883b      	ldrh	r3, [r7, #0]
 8008a88:	2b06      	cmp	r3, #6
 8008a8a:	d902      	bls.n	8008a92 <phKeyStore_Sw_FormatKeyEntry+0x2c>
        case PH_KEYSTORE_KEY_TYPE_ECC:
            break;
#endif /* NXPBUILD__PH_KEYSTORE_ASYM */

        default:
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_KEYSTORE);
 8008a8c:	f24e 2321 	movw	r3, #57889	@ 0xe221
 8008a90:	e032      	b.n	8008af8 <phKeyStore_Sw_FormatKeyEntry+0x92>
            break;
 8008a92:	bf00      	nop
    }

    pDataParams->pKeyEntries[wKeyNo].wKeyType = wNewKeyType;
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	685a      	ldr	r2, [r3, #4]
 8008a98:	887b      	ldrh	r3, [r7, #2]
 8008a9a:	009b      	lsls	r3, r3, #2
 8008a9c:	4413      	add	r3, r2
 8008a9e:	883a      	ldrh	r2, [r7, #0]
 8008aa0:	801a      	strh	r2, [r3, #0]

    /* Reset CEK to master Key */
    pDataParams->pKeyEntries[wKeyNo].wRefNoKUC = PH_KEYSTORE_INVALID_ID;
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	685a      	ldr	r2, [r3, #4]
 8008aa6:	887b      	ldrh	r3, [r7, #2]
 8008aa8:	009b      	lsls	r3, r3, #2
 8008aaa:	4413      	add	r3, r2
 8008aac:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008ab0:	805a      	strh	r2, [r3, #2]

    /* Reset all keys to 0x00*/
    for(wPos = 0; wPos < pDataParams->wNoOfVersions; ++wPos)
 8008ab2:	2300      	movs	r3, #0
 8008ab4:	81fb      	strh	r3, [r7, #14]
 8008ab6:	e019      	b.n	8008aec <phKeyStore_Sw_FormatKeyEntry+0x86>
    {
        PH_CHECK_SUCCESS_FCT(wStatus, phKeyStore_Sw_GetKeyValuePtrPos(pDataParams, wKeyNo, wPos, &pKeyPair));
 8008ab8:	f107 0308 	add.w	r3, r7, #8
 8008abc:	89fa      	ldrh	r2, [r7, #14]
 8008abe:	8879      	ldrh	r1, [r7, #2]
 8008ac0:	6878      	ldr	r0, [r7, #4]
 8008ac2:	f000 f8a1 	bl	8008c08 <phKeyStore_Sw_GetKeyValuePtrPos>
 8008ac6:	4603      	mov	r3, r0
 8008ac8:	81bb      	strh	r3, [r7, #12]
 8008aca:	89bb      	ldrh	r3, [r7, #12]
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d001      	beq.n	8008ad4 <phKeyStore_Sw_FormatKeyEntry+0x6e>
 8008ad0:	89bb      	ldrh	r3, [r7, #12]
 8008ad2:	e011      	b.n	8008af8 <phKeyStore_Sw_FormatKeyEntry+0x92>
        pKeyPair->wVersion = 0;
 8008ad4:	68bb      	ldr	r3, [r7, #8]
 8008ad6:	2200      	movs	r2, #0
 8008ad8:	841a      	strh	r2, [r3, #32]

        (void) memset(pKeyPair->pKey, 0x00, PH_KEYSTORE_MAX_KEY_SIZE);
 8008ada:	68bb      	ldr	r3, [r7, #8]
 8008adc:	2220      	movs	r2, #32
 8008ade:	2100      	movs	r1, #0
 8008ae0:	4618      	mov	r0, r3
 8008ae2:	f019 fda7 	bl	8022634 <memset>
    for(wPos = 0; wPos < pDataParams->wNoOfVersions; ++wPos)
 8008ae6:	89fb      	ldrh	r3, [r7, #14]
 8008ae8:	3301      	adds	r3, #1
 8008aea:	81fb      	strh	r3, [r7, #14]
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	89db      	ldrh	r3, [r3, #14]
 8008af0:	89fa      	ldrh	r2, [r7, #14]
 8008af2:	429a      	cmp	r2, r3
 8008af4:	d3e0      	bcc.n	8008ab8 <phKeyStore_Sw_FormatKeyEntry+0x52>
        pKeyPair->wKeyPairType = PH_KEYSTORE_KEY_PAIR_INVALID;
        (void) memset(pKeyPair->pPubKey, 0x00, sizeof(pKeyPair->pPubKey));
#endif /* NXPBUILD__PH_KEYSTORE_ASYM */
    }

    return PH_ERR_SUCCESS;
 8008af6:	2300      	movs	r3, #0
}
 8008af8:	4618      	mov	r0, r3
 8008afa:	3710      	adds	r7, #16
 8008afc:	46bd      	mov	sp, r7
 8008afe:	bd80      	pop	{r7, pc}

08008b00 <phKeyStore_Sw_SetKey>:
}

/* Interfaces for Symmetric Keys ------------------------------------------------------------------------------------------------------- */
phStatus_t phKeyStore_Sw_SetKey(phKeyStore_Sw_DataParams_t * pDataParams, uint16_t wKeyNo, uint16_t wKeyVer,
    uint16_t wKeyType, uint8_t * pNewKey, uint16_t wNewKeyVer)
{
 8008b00:	b590      	push	{r4, r7, lr}
 8008b02:	b087      	sub	sp, #28
 8008b04:	af00      	add	r7, sp, #0
 8008b06:	60f8      	str	r0, [r7, #12]
 8008b08:	4608      	mov	r0, r1
 8008b0a:	4611      	mov	r1, r2
 8008b0c:	461a      	mov	r2, r3
 8008b0e:	4603      	mov	r3, r0
 8008b10:	817b      	strh	r3, [r7, #10]
 8008b12:	460b      	mov	r3, r1
 8008b14:	813b      	strh	r3, [r7, #8]
 8008b16:	4613      	mov	r3, r2
 8008b18:	80fb      	strh	r3, [r7, #6]
    phStatus_t wStatus;
    phKeyStore_Sw_KeyVersionPair_t * pKeyVer;
    PH_CHECK_SUCCESS_FCT(wStatus, phKeyStore_Sw_GetKeyValuePtrVersion(pDataParams, wKeyNo, wKeyVer, &pKeyVer));
 8008b1a:	f107 0310 	add.w	r3, r7, #16
 8008b1e:	893a      	ldrh	r2, [r7, #8]
 8008b20:	8979      	ldrh	r1, [r7, #10]
 8008b22:	68f8      	ldr	r0, [r7, #12]
 8008b24:	f000 f827 	bl	8008b76 <phKeyStore_Sw_GetKeyValuePtrVersion>
 8008b28:	4603      	mov	r3, r0
 8008b2a:	82fb      	strh	r3, [r7, #22]
 8008b2c:	8afb      	ldrh	r3, [r7, #22]
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d001      	beq.n	8008b36 <phKeyStore_Sw_SetKey+0x36>
 8008b32:	8afb      	ldrh	r3, [r7, #22]
 8008b34:	e01b      	b.n	8008b6e <phKeyStore_Sw_SetKey+0x6e>

    /* Check that Key type matches with current Key Type format */
    if(pDataParams->pKeyEntries[wKeyNo].wKeyType != wKeyType)
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	685a      	ldr	r2, [r3, #4]
 8008b3a:	897b      	ldrh	r3, [r7, #10]
 8008b3c:	009b      	lsls	r3, r3, #2
 8008b3e:	4413      	add	r3, r2
 8008b40:	881b      	ldrh	r3, [r3, #0]
 8008b42:	88fa      	ldrh	r2, [r7, #6]
 8008b44:	429a      	cmp	r2, r3
 8008b46:	d002      	beq.n	8008b4e <phKeyStore_Sw_SetKey+0x4e>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_KEYSTORE);
 8008b48:	f24e 2321 	movw	r3, #57889	@ 0xe221
 8008b4c:	e00f      	b.n	8008b6e <phKeyStore_Sw_SetKey+0x6e>
    }

    /* copy the key and version */
    (void) memcpy(pKeyVer->pKey, pNewKey, phKeyStore_GetKeySize(wKeyType));
 8008b4e:	693b      	ldr	r3, [r7, #16]
 8008b50:	461c      	mov	r4, r3
 8008b52:	88fb      	ldrh	r3, [r7, #6]
 8008b54:	4618      	mov	r0, r3
 8008b56:	f000 f88d 	bl	8008c74 <phKeyStore_GetKeySize>
 8008b5a:	4603      	mov	r3, r0
 8008b5c:	461a      	mov	r2, r3
 8008b5e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008b60:	4620      	mov	r0, r4
 8008b62:	f019 fde6 	bl	8022732 <memcpy>
    pKeyVer->wVersion = wNewKeyVer;
 8008b66:	693b      	ldr	r3, [r7, #16]
 8008b68:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8008b6a:	841a      	strh	r2, [r3, #32]

    return PH_ERR_SUCCESS;
 8008b6c:	2300      	movs	r3, #0
}
 8008b6e:	4618      	mov	r0, r3
 8008b70:	371c      	adds	r7, #28
 8008b72:	46bd      	mov	sp, r7
 8008b74:	bd90      	pop	{r4, r7, pc}

08008b76 <phKeyStore_Sw_GetKeyValuePtrVersion>:
    return PH_ERR_SUCCESS;
}

phStatus_t phKeyStore_Sw_GetKeyValuePtrVersion(phKeyStore_Sw_DataParams_t * pDataParams, uint16_t wKeyNo, uint16_t wKeyVer,
    phKeyStore_Sw_KeyVersionPair_t ** pKeyVer)
{
 8008b76:	b480      	push	{r7}
 8008b78:	b087      	sub	sp, #28
 8008b7a:	af00      	add	r7, sp, #0
 8008b7c:	60f8      	str	r0, [r7, #12]
 8008b7e:	607b      	str	r3, [r7, #4]
 8008b80:	460b      	mov	r3, r1
 8008b82:	817b      	strh	r3, [r7, #10]
 8008b84:	4613      	mov	r3, r2
 8008b86:	813b      	strh	r3, [r7, #8]
    uint16_t bPos;
    *pKeyVer = NULL;
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	2200      	movs	r2, #0
 8008b8c:	601a      	str	r2, [r3, #0]
    /* Overflow checks */
    if(wKeyNo >= pDataParams->wNoOfKeyEntries)
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	899b      	ldrh	r3, [r3, #12]
 8008b92:	897a      	ldrh	r2, [r7, #10]
 8008b94:	429a      	cmp	r2, r3
 8008b96:	d302      	bcc.n	8008b9e <phKeyStore_Sw_GetKeyValuePtrVersion+0x28>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_KEYSTORE);
 8008b98:	f24e 2321 	movw	r3, #57889	@ 0xe221
 8008b9c:	e02e      	b.n	8008bfc <phKeyStore_Sw_GetKeyValuePtrVersion+0x86>
    }

    for(bPos = 0; bPos < pDataParams->wNoOfVersions; bPos++)
 8008b9e:	2300      	movs	r3, #0
 8008ba0:	82fb      	strh	r3, [r7, #22]
 8008ba2:	e01b      	b.n	8008bdc <phKeyStore_Sw_GetKeyValuePtrVersion+0x66>
    {
        *pKeyVer = &pDataParams->pKeyVersionPairs[(((uint16_t)(((uint32_t)wKeyNo * pDataParams->wNoOfVersions)) & 0xFFFF) + bPos)];
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	689a      	ldr	r2, [r3, #8]
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	89db      	ldrh	r3, [r3, #14]
 8008bac:	8979      	ldrh	r1, [r7, #10]
 8008bae:	fb11 f303 	smulbb	r3, r1, r3
 8008bb2:	b29b      	uxth	r3, r3
 8008bb4:	4619      	mov	r1, r3
 8008bb6:	8afb      	ldrh	r3, [r7, #22]
 8008bb8:	440b      	add	r3, r1
 8008bba:	4619      	mov	r1, r3
 8008bbc:	460b      	mov	r3, r1
 8008bbe:	011b      	lsls	r3, r3, #4
 8008bc0:	440b      	add	r3, r1
 8008bc2:	005b      	lsls	r3, r3, #1
 8008bc4:	441a      	add	r2, r3
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	601a      	str	r2, [r3, #0]
        if((*pKeyVer)->wVersion == wKeyVer)
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	8c1b      	ldrh	r3, [r3, #32]
 8008bd0:	893a      	ldrh	r2, [r7, #8]
 8008bd2:	429a      	cmp	r2, r3
 8008bd4:	d008      	beq.n	8008be8 <phKeyStore_Sw_GetKeyValuePtrVersion+0x72>
    for(bPos = 0; bPos < pDataParams->wNoOfVersions; bPos++)
 8008bd6:	8afb      	ldrh	r3, [r7, #22]
 8008bd8:	3301      	adds	r3, #1
 8008bda:	82fb      	strh	r3, [r7, #22]
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	89db      	ldrh	r3, [r3, #14]
 8008be0:	8afa      	ldrh	r2, [r7, #22]
 8008be2:	429a      	cmp	r2, r3
 8008be4:	d3de      	bcc.n	8008ba4 <phKeyStore_Sw_GetKeyValuePtrVersion+0x2e>
 8008be6:	e000      	b.n	8008bea <phKeyStore_Sw_GetKeyValuePtrVersion+0x74>
        {
            break;
 8008be8:	bf00      	nop
        }
    }
    /* No entry found */
    if(bPos == pDataParams->wNoOfVersions)
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	89db      	ldrh	r3, [r3, #14]
 8008bee:	8afa      	ldrh	r2, [r7, #22]
 8008bf0:	429a      	cmp	r2, r3
 8008bf2:	d102      	bne.n	8008bfa <phKeyStore_Sw_GetKeyValuePtrVersion+0x84>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_KEYSTORE);
 8008bf4:	f24e 2321 	movw	r3, #57889	@ 0xe221
 8008bf8:	e000      	b.n	8008bfc <phKeyStore_Sw_GetKeyValuePtrVersion+0x86>
    }
    return PH_ERR_SUCCESS;
 8008bfa:	2300      	movs	r3, #0
}
 8008bfc:	4618      	mov	r0, r3
 8008bfe:	371c      	adds	r7, #28
 8008c00:	46bd      	mov	sp, r7
 8008c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c06:	4770      	bx	lr

08008c08 <phKeyStore_Sw_GetKeyValuePtrPos>:
}
#endif /* NXPBUILD__PH_KEYSTORE_ASYM */

phStatus_t phKeyStore_Sw_GetKeyValuePtrPos(phKeyStore_Sw_DataParams_t * pDataParams, uint16_t wKeyNo, uint16_t wPos,
    phKeyStore_Sw_KeyVersionPair_t ** pKeyVersion)
{
 8008c08:	b480      	push	{r7}
 8008c0a:	b085      	sub	sp, #20
 8008c0c:	af00      	add	r7, sp, #0
 8008c0e:	60f8      	str	r0, [r7, #12]
 8008c10:	607b      	str	r3, [r7, #4]
 8008c12:	460b      	mov	r3, r1
 8008c14:	817b      	strh	r3, [r7, #10]
 8008c16:	4613      	mov	r3, r2
 8008c18:	813b      	strh	r3, [r7, #8]
    *pKeyVersion = NULL;
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	2200      	movs	r2, #0
 8008c1e:	601a      	str	r2, [r3, #0]
    /* Overflow checks */
    if(wKeyNo >= pDataParams->wNoOfKeyEntries)
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	899b      	ldrh	r3, [r3, #12]
 8008c24:	897a      	ldrh	r2, [r7, #10]
 8008c26:	429a      	cmp	r2, r3
 8008c28:	d302      	bcc.n	8008c30 <phKeyStore_Sw_GetKeyValuePtrPos+0x28>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_KEYSTORE);
 8008c2a:	f24e 2321 	movw	r3, #57889	@ 0xe221
 8008c2e:	e01b      	b.n	8008c68 <phKeyStore_Sw_GetKeyValuePtrPos+0x60>
    }

    /* Overflow checks */
    if(wPos >= pDataParams->wNoOfVersions)
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	89db      	ldrh	r3, [r3, #14]
 8008c34:	893a      	ldrh	r2, [r7, #8]
 8008c36:	429a      	cmp	r2, r3
 8008c38:	d302      	bcc.n	8008c40 <phKeyStore_Sw_GetKeyValuePtrPos+0x38>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_KEYSTORE);
 8008c3a:	f24e 2321 	movw	r3, #57889	@ 0xe221
 8008c3e:	e013      	b.n	8008c68 <phKeyStore_Sw_GetKeyValuePtrPos+0x60>
    }

    *pKeyVersion = &pDataParams->pKeyVersionPairs[(((uint16_t)(((uint32_t)wKeyNo * pDataParams->wNoOfVersions)) & 0xFFFF) + wPos)];
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	689a      	ldr	r2, [r3, #8]
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	89db      	ldrh	r3, [r3, #14]
 8008c48:	8979      	ldrh	r1, [r7, #10]
 8008c4a:	fb11 f303 	smulbb	r3, r1, r3
 8008c4e:	b29b      	uxth	r3, r3
 8008c50:	4619      	mov	r1, r3
 8008c52:	893b      	ldrh	r3, [r7, #8]
 8008c54:	440b      	add	r3, r1
 8008c56:	4619      	mov	r1, r3
 8008c58:	460b      	mov	r3, r1
 8008c5a:	011b      	lsls	r3, r3, #4
 8008c5c:	440b      	add	r3, r1
 8008c5e:	005b      	lsls	r3, r3, #1
 8008c60:	441a      	add	r2, r3
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	601a      	str	r2, [r3, #0]

    return PH_ERR_SUCCESS;
 8008c66:	2300      	movs	r3, #0
}
 8008c68:	4618      	mov	r0, r3
 8008c6a:	3714      	adds	r7, #20
 8008c6c:	46bd      	mov	sp, r7
 8008c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c72:	4770      	bx	lr

08008c74 <phKeyStore_GetKeySize>:
#endif /* NXPBUILD__PH_KEYSTORE_ASYM */
#endif /* NXPRDLIB_REM_GEN_INTFS  */

/* Utility Interfaces ------------------------------------------------------------------------------------------------------------------ */
uint8_t phKeyStore_GetKeySize(uint16_t wKeyType)
{
 8008c74:	b480      	push	{r7}
 8008c76:	b083      	sub	sp, #12
 8008c78:	af00      	add	r7, sp, #0
 8008c7a:	4603      	mov	r3, r0
 8008c7c:	80fb      	strh	r3, [r7, #6]
    switch(wKeyType)
 8008c7e:	88fb      	ldrh	r3, [r7, #6]
 8008c80:	2b06      	cmp	r3, #6
 8008c82:	d81b      	bhi.n	8008cbc <phKeyStore_GetKeySize+0x48>
 8008c84:	a201      	add	r2, pc, #4	@ (adr r2, 8008c8c <phKeyStore_GetKeySize+0x18>)
 8008c86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c8a:	bf00      	nop
 8008c8c:	08008cb1 	.word	0x08008cb1
 8008c90:	08008cb5 	.word	0x08008cb5
 8008c94:	08008cb9 	.word	0x08008cb9
 8008c98:	08008cad 	.word	0x08008cad
 8008c9c:	08008cb1 	.word	0x08008cb1
 8008ca0:	08008cb5 	.word	0x08008cb5
 8008ca4:	08008ca9 	.word	0x08008ca9
    {
        case PH_KEYSTORE_KEY_TYPE_MIFARE:
            /* 6 bytes for key A + 6 bytes for key B */
            return 12;
 8008ca8:	230c      	movs	r3, #12
 8008caa:	e008      	b.n	8008cbe <phKeyStore_GetKeySize+0x4a>

        case PH_KEYSTORE_KEY_TYPE_DES:
            return 8;
 8008cac:	2308      	movs	r3, #8
 8008cae:	e006      	b.n	8008cbe <phKeyStore_GetKeySize+0x4a>

        case PH_KEYSTORE_KEY_TYPE_2K3DES:
        case PH_KEYSTORE_KEY_TYPE_AES128:
            return 16;
 8008cb0:	2310      	movs	r3, #16
 8008cb2:	e004      	b.n	8008cbe <phKeyStore_GetKeySize+0x4a>

        case PH_KEYSTORE_KEY_TYPE_3K3DES:
        case PH_KEYSTORE_KEY_TYPE_AES192:
            return 24;
 8008cb4:	2318      	movs	r3, #24
 8008cb6:	e002      	b.n	8008cbe <phKeyStore_GetKeySize+0x4a>

        case PH_KEYSTORE_KEY_TYPE_AES256:
            return 32;
 8008cb8:	2320      	movs	r3, #32
 8008cba:	e000      	b.n	8008cbe <phKeyStore_GetKeySize+0x4a>

        default:
            return 0;
 8008cbc:	2300      	movs	r3, #0
    }
}
 8008cbe:	4618      	mov	r0, r3
 8008cc0:	370c      	adds	r7, #12
 8008cc2:	46bd      	mov	sp, r7
 8008cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc8:	4770      	bx	lr
 8008cca:	bf00      	nop

08008ccc <phNfcLib_SetContext>:

/*******************************************************************************
**   Function Definitions
*******************************************************************************/
phNfcLib_Status_t phNfcLib_SetContext(phNfcLib_AppContext_t * pAppContext)
{
 8008ccc:	b480      	push	{r7}
 8008cce:	b083      	sub	sp, #12
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	6078      	str	r0, [r7, #4]
    if (pAppContext == NULL)
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d101      	bne.n	8008cde <phNfcLib_SetContext+0x12>
    {
        return PH_NFCLIB_STATUS_INVALID_PARAMETER;
 8008cda:	2302      	movs	r3, #2
 8008cdc:	e010      	b.n	8008d00 <phNfcLib_SetContext+0x34>
    }

    gphNfcLib_Params.pBal = pAppContext->pBalDataparams;
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	4a0a      	ldr	r2, [pc, #40]	@ (8008d0c <phNfcLib_SetContext+0x40>)
 8008ce4:	6053      	str	r3, [r2, #4]
#ifdef NXPBUILD__PHPAL_I14443P4MC_SW
    gphNfcLib_Params.pWtxCallback = (pWtxTimerCallback)pAppContext->pWtxCallback;
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	685b      	ldr	r3, [r3, #4]
 8008cea:	461a      	mov	r2, r3
 8008cec:	4b07      	ldr	r3, [pc, #28]	@ (8008d0c <phNfcLib_SetContext+0x40>)
 8008cee:	f8c3 2314 	str.w	r2, [r3, #788]	@ 0x314
#endif /* NXPBUILD__PHPAL_I14443P4MC_SW */

#ifdef NXPBUILD__PHPAL_I18092MT_SW
    gphNfcLib_Params.pRtoxCallback = (pRtoxTimerCallback)pAppContext->pRtoxCallback;
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	689b      	ldr	r3, [r3, #8]
 8008cf6:	461a      	mov	r2, r3
 8008cf8:	4b04      	ldr	r3, [pc, #16]	@ (8008d0c <phNfcLib_SetContext+0x40>)
 8008cfa:	f8c3 22dc 	str.w	r2, [r3, #732]	@ 0x2dc
#endif /* NXPBUILD__PHPAL_I18092MT_SW */

    return PH_NFCLIB_STATUS_SUCCESS;
 8008cfe:	2300      	movs	r3, #0
}
 8008d00:	4618      	mov	r0, r3
 8008d02:	370c      	adds	r7, #12
 8008d04:	46bd      	mov	sp, r7
 8008d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d0a:	4770      	bx	lr
 8008d0c:	200008e4 	.word	0x200008e4

08008d10 <phNfcLib_CommonLayer_Init>:

/**
* This function will initialize Reader Library Common Layer Components
*/
static phStatus_t phNfcLib_CommonLayer_Init(void)
{
 8008d10:	b580      	push	{r7, lr}
 8008d12:	b086      	sub	sp, #24
 8008d14:	af04      	add	r7, sp, #16
    phStatus_t wStatus = PH_ERR_SUCCESS;
 8008d16:	2300      	movs	r3, #0
 8008d18:	80fb      	strh	r3, [r7, #6]
    do
    {
#ifdef NXPBUILD__PH_KEYSTORE_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phKeyStore_Sw_Init(
 8008d1a:	2301      	movs	r3, #1
 8008d1c:	9303      	str	r3, [sp, #12]
 8008d1e:	4b3c      	ldr	r3, [pc, #240]	@ (8008e10 <phNfcLib_CommonLayer_Init+0x100>)
 8008d20:	9302      	str	r3, [sp, #8]
 8008d22:	2302      	movs	r3, #2
 8008d24:	9301      	str	r3, [sp, #4]
 8008d26:	4b3b      	ldr	r3, [pc, #236]	@ (8008e14 <phNfcLib_CommonLayer_Init+0x104>)
 8008d28:	9300      	str	r3, [sp, #0]
 8008d2a:	2308      	movs	r3, #8
 8008d2c:	4a3a      	ldr	r2, [pc, #232]	@ (8008e18 <phNfcLib_CommonLayer_Init+0x108>)
 8008d2e:	2118      	movs	r1, #24
 8008d30:	483a      	ldr	r0, [pc, #232]	@ (8008e1c <phNfcLib_CommonLayer_Init+0x10c>)
 8008d32:	f7ff fe08 	bl	8008946 <phKeyStore_Sw_Init>
 8008d36:	4603      	mov	r3, r0
 8008d38:	80fb      	strh	r3, [r7, #6]
 8008d3a:	88fb      	ldrh	r3, [r7, #6]
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d162      	bne.n	8008e06 <phNfcLib_CommonLayer_Init+0xf6>
            NUMBER_OF_KUCENTRIES));

        /* load a Key to the Store */
        /* Note: If You use Key number 0x00, be aware that in SAM
                this Key is the 'Host authentication key' !!! */
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phKeyStore_FormatKeyEntry(PTR_sKeyStore, 1, 0x6));
 8008d40:	2206      	movs	r2, #6
 8008d42:	2101      	movs	r1, #1
 8008d44:	4835      	ldr	r0, [pc, #212]	@ (8008e1c <phNfcLib_CommonLayer_Init+0x10c>)
 8008d46:	f7ff fe8e 	bl	8008a66 <phKeyStore_Sw_FormatKeyEntry>
 8008d4a:	4603      	mov	r3, r0
 8008d4c:	80fb      	strh	r3, [r7, #6]
 8008d4e:	88fb      	ldrh	r3, [r7, #6]
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d158      	bne.n	8008e06 <phNfcLib_CommonLayer_Init+0xf6>

        /* Set Key Store */
        PH_CHECK_NFCLIB_INIT_FCT(wStatus,  phKeyStore_SetKey(PTR_sKeyStore, 1, 0, 0x6, &gphNfcLib_Key[0], 0));
 8008d54:	2300      	movs	r3, #0
 8008d56:	9301      	str	r3, [sp, #4]
 8008d58:	4b31      	ldr	r3, [pc, #196]	@ (8008e20 <phNfcLib_CommonLayer_Init+0x110>)
 8008d5a:	9300      	str	r3, [sp, #0]
 8008d5c:	2306      	movs	r3, #6
 8008d5e:	2200      	movs	r2, #0
 8008d60:	2101      	movs	r1, #1
 8008d62:	482e      	ldr	r0, [pc, #184]	@ (8008e1c <phNfcLib_CommonLayer_Init+0x10c>)
 8008d64:	f7ff fecc 	bl	8008b00 <phKeyStore_Sw_SetKey>
 8008d68:	4603      	mov	r3, r0
 8008d6a:	80fb      	strh	r3, [r7, #6]
 8008d6c:	88fb      	ldrh	r3, [r7, #6]
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d149      	bne.n	8008e06 <phNfcLib_CommonLayer_Init+0xf6>
#if defined(NXPBUILD__PHAL_MFDFEVX_SW) || defined(NXPBUILD__PHAL_MFPEVX_SW) ||         \
    defined(NXPBUILD__PHAL_MFNTAG42XDNA_SW) || defined(NXPBUILD__PHAL_MFDFLIGHT_SW) || \
    defined(NXPBUILD__PHAL_MFDUOX_SW) || defined(NXPBUILD__PHAL_NTAGXDNA_SW)
#ifdef NXPBUILD__PH_CRYPTOSYM_SW
        /* init. crypto */
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phCryptoSym_Sw_Init(
 8008d72:	4a2a      	ldr	r2, [pc, #168]	@ (8008e1c <phNfcLib_CommonLayer_Init+0x10c>)
 8008d74:	2140      	movs	r1, #64	@ 0x40
 8008d76:	482b      	ldr	r0, [pc, #172]	@ (8008e24 <phNfcLib_CommonLayer_Init+0x114>)
 8008d78:	f7fc ffed 	bl	8005d56 <phCryptoSym_Sw_Init>
 8008d7c:	4603      	mov	r3, r0
 8008d7e:	80fb      	strh	r3, [r7, #6]
 8008d80:	88fb      	ldrh	r3, [r7, #6]
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d13f      	bne.n	8008e06 <phNfcLib_CommonLayer_Init+0xf6>
            PTR_aAddData_Buffer,
            PRS_INT_BUFFER_SIZE));
#endif /* NXPBUILD__PH_CRYPTOSYM_MBEDTLS */

#ifdef NXPBUILD__PH_CRYPTOSYM_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phCryptoSym_Sw_Init(
 8008d86:	4a25      	ldr	r2, [pc, #148]	@ (8008e1c <phNfcLib_CommonLayer_Init+0x10c>)
 8008d88:	2140      	movs	r1, #64	@ 0x40
 8008d8a:	4827      	ldr	r0, [pc, #156]	@ (8008e28 <phNfcLib_CommonLayer_Init+0x118>)
 8008d8c:	f7fc ffe3 	bl	8005d56 <phCryptoSym_Sw_Init>
 8008d90:	4603      	mov	r3, r0
 8008d92:	80fb      	strh	r3, [r7, #6]
 8008d94:	88fb      	ldrh	r3, [r7, #6]
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d135      	bne.n	8008e06 <phNfcLib_CommonLayer_Init+0xf6>
#endif /* NXPBUILD__PH_CRYPTOASYM_MBEDTLS */

#ifdef NXPBUILD__PHAL_MFPEVX_SW
#ifdef NXPBUILD__PH_CRYPTOSYM_SW
        /* Initialize CryptoSym for key diversification. */
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phCryptoSym_Sw_Init(
 8008d9a:	4a20      	ldr	r2, [pc, #128]	@ (8008e1c <phNfcLib_CommonLayer_Init+0x10c>)
 8008d9c:	2140      	movs	r1, #64	@ 0x40
 8008d9e:	4823      	ldr	r0, [pc, #140]	@ (8008e2c <phNfcLib_CommonLayer_Init+0x11c>)
 8008da0:	f7fc ffd9 	bl	8005d56 <phCryptoSym_Sw_Init>
 8008da4:	4603      	mov	r3, r0
 8008da6:	80fb      	strh	r3, [r7, #6]
 8008da8:	88fb      	ldrh	r3, [r7, #6]
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d12b      	bne.n	8008e06 <phNfcLib_CommonLayer_Init+0xf6>
#endif /* NXPBUILD__PHAL_MFPEVX_SW */

#if defined(NXPBUILD__PHAL_MFDFEVX_SW) || defined(NXPBUILD__PHAL_MFPEVX_SW) || \
    defined(NXPBUILD__PHAL_MFDFLIGHT_SW) || defined(NXPBUILD__PHAL_MFDUOX_SW)
        /* Initialize TMI utility. */
        memset ( &aTmi_Buffer[0], 0x00, sizeof(aTmi_Buffer));
 8008dae:	22ff      	movs	r2, #255	@ 0xff
 8008db0:	2100      	movs	r1, #0
 8008db2:	481f      	ldr	r0, [pc, #124]	@ (8008e30 <phNfcLib_CommonLayer_Init+0x120>)
 8008db4:	f019 fc3e 	bl	8022634 <memset>
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phTMIUtils_Init(
 8008db8:	22ff      	movs	r2, #255	@ 0xff
 8008dba:	491d      	ldr	r1, [pc, #116]	@ (8008e30 <phNfcLib_CommonLayer_Init+0x120>)
 8008dbc:	481d      	ldr	r0, [pc, #116]	@ (8008e34 <phNfcLib_CommonLayer_Init+0x124>)
 8008dbe:	f000 fc49 	bl	8009654 <phTMIUtils_Init>
 8008dc2:	4603      	mov	r3, r0
 8008dc4:	80fb      	strh	r3, [r7, #6]
 8008dc6:	88fb      	ldrh	r3, [r7, #6]
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d11c      	bne.n	8008e06 <phNfcLib_CommonLayer_Init+0xf6>
#endif /* defined(NXPBUILD__PHAL_MFDFEVX_SW) || defined(NXPBUILD__PHAL_MFPEVX_SW) ||
          defined(NXPBUILD__PHAL_MFNTAG42XDNA_SW) || defined(NXPBUILD__PHAL_MFDFLIGHT_SW) ||
          defined(NXPBUILD__PHAL_MFDUOX_SW) || defined(NXPBUILD__PHAL_NTAGXDNA_SW) */

#ifdef NXPBUILD__PH_CRYPTORNG_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phCryptoSym_Sw_Init(
 8008dcc:	4a13      	ldr	r2, [pc, #76]	@ (8008e1c <phNfcLib_CommonLayer_Init+0x10c>)
 8008dce:	2140      	movs	r1, #64	@ 0x40
 8008dd0:	4819      	ldr	r0, [pc, #100]	@ (8008e38 <phNfcLib_CommonLayer_Init+0x128>)
 8008dd2:	f7fc ffc0 	bl	8005d56 <phCryptoSym_Sw_Init>
 8008dd6:	4603      	mov	r3, r0
 8008dd8:	80fb      	strh	r3, [r7, #6]
 8008dda:	88fb      	ldrh	r3, [r7, #6]
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d112      	bne.n	8008e06 <phNfcLib_CommonLayer_Init+0xf6>
            &sCryptoSymRng,
            sizeof(phCryptoSym_Sw_DataParams_t),
            PTR_sKeyStore));

        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phCryptoRng_Sw_Init(
 8008de0:	4a15      	ldr	r2, [pc, #84]	@ (8008e38 <phNfcLib_CommonLayer_Init+0x128>)
 8008de2:	2120      	movs	r1, #32
 8008de4:	4815      	ldr	r0, [pc, #84]	@ (8008e3c <phNfcLib_CommonLayer_Init+0x12c>)
 8008de6:	f7fc fccd 	bl	8005784 <phCryptoRng_Sw_Init>
 8008dea:	4603      	mov	r3, r0
 8008dec:	80fb      	strh	r3, [r7, #6]
 8008dee:	88fb      	ldrh	r3, [r7, #6]
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d108      	bne.n	8008e06 <phNfcLib_CommonLayer_Init+0xf6>
            PTR_sCryptoRng,
            sizeof(phCryptoRng_mBedTLS_DataParams_t)));
#endif /* NXPBUILD__PH_CRYPTORNG_MBEDTLS */

#ifdef NXPBUILD__PH_CRYPTORNG
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phCryptoRng_Seed(
 8008df4:	2208      	movs	r2, #8
 8008df6:	4912      	ldr	r1, [pc, #72]	@ (8008e40 <phNfcLib_CommonLayer_Init+0x130>)
 8008df8:	4810      	ldr	r0, [pc, #64]	@ (8008e3c <phNfcLib_CommonLayer_Init+0x12c>)
 8008dfa:	f7fc ff73 	bl	8005ce4 <phCryptoRng_Seed>
 8008dfe:	4603      	mov	r3, r0
 8008e00:	80fb      	strh	r3, [r7, #6]
 8008e02:	88fb      	ldrh	r3, [r7, #6]
 8008e04:	2b00      	cmp	r3, #0
            &aTmi_Buffer[0],
            TMI_BUFFER_SIZE));
#endif /* defined (NXPBUILD__PHAL_MFDFEVX_SAM_NONX) || defined (NXPBUILD__PHAL_MFPEVX_SAM_NONX) */
    }while(FALSE);

    return wStatus;
 8008e06:	88fb      	ldrh	r3, [r7, #6]
}
 8008e08:	4618      	mov	r0, r3
 8008e0a:	3708      	adds	r7, #8
 8008e0c:	46bd      	mov	sp, r7
 8008e0e:	bd80      	pop	{r7, pc}
 8008e10:	20001bd8 	.word	0x20001bd8
 8008e14:	200019b8 	.word	0x200019b8
 8008e18:	20001998 	.word	0x20001998
 8008e1c:	20000a80 	.word	0x20000a80
 8008e20:	20000064 	.word	0x20000064
 8008e24:	20001124 	.word	0x20001124
 8008e28:	20001164 	.word	0x20001164
 8008e2c:	200011a4 	.word	0x200011a4
 8008e30:	200015b4 	.word	0x200015b4
 8008e34:	20001944 	.word	0x20001944
 8008e38:	20001958 	.word	0x20001958
 8008e3c:	200011e4 	.word	0x200011e4
 8008e40:	200015ac 	.word	0x200015ac

08008e44 <phNfcLib_PAL_Init>:

/**
* This function will initialize Reader LIbrary PAL Components
*/
static phStatus_t phNfcLib_PAL_Init(void)
{
 8008e44:	b580      	push	{r7, lr}
 8008e46:	b082      	sub	sp, #8
 8008e48:	af00      	add	r7, sp, #0
    phStatus_t wStatus = PH_ERR_SUCCESS;
 8008e4a:	2300      	movs	r3, #0
 8008e4c:	80fb      	strh	r3, [r7, #6]

    do
    {
        /* Initialize the I14443-3A PAL layer */
#ifdef NXPBUILD__PHPAL_I14443P3A_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phpalI14443p3a_Sw_Init(
 8008e4e:	4a3c      	ldr	r2, [pc, #240]	@ (8008f40 <phNfcLib_PAL_Init+0xfc>)
 8008e50:	2118      	movs	r1, #24
 8008e52:	483c      	ldr	r0, [pc, #240]	@ (8008f44 <phNfcLib_PAL_Init+0x100>)
 8008e54:	f00d f92c 	bl	80160b0 <phpalI14443p3a_Sw_Init>
 8008e58:	4603      	mov	r3, r0
 8008e5a:	80fb      	strh	r3, [r7, #6]
 8008e5c:	88fb      	ldrh	r3, [r7, #6]
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d169      	bne.n	8008f36 <phNfcLib_PAL_Init+0xf2>
            &gphNfcLib_Params.sHal));
#endif /* NXPBUILD__PHPAL_I14443P3A_SW */

        /* Initialize the I14443-3B PAL  component */
#ifdef NXPBUILD__PHPAL_I14443P3B_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phpalI14443p3b_Sw_Init(
 8008e62:	4a37      	ldr	r2, [pc, #220]	@ (8008f40 <phNfcLib_PAL_Init+0xfc>)
 8008e64:	212c      	movs	r1, #44	@ 0x2c
 8008e66:	4838      	ldr	r0, [pc, #224]	@ (8008f48 <phNfcLib_PAL_Init+0x104>)
 8008e68:	f00d ff22 	bl	8016cb0 <phpalI14443p3b_Sw_Init>
 8008e6c:	4603      	mov	r3, r0
 8008e6e:	80fb      	strh	r3, [r7, #6]
 8008e70:	88fb      	ldrh	r3, [r7, #6]
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d15f      	bne.n	8008f36 <phNfcLib_PAL_Init+0xf2>
            &gphNfcLib_Params.sHal));
#endif /* NXPBUILD__PHPAL_I14443P3B_SW */

        /* Initialize the I14443-4A PAL component */
#ifdef NXPBUILD__PHPAL_I14443P4A_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phpalI14443p4a_Sw_Init(
 8008e76:	4a32      	ldr	r2, [pc, #200]	@ (8008f40 <phNfcLib_PAL_Init+0xfc>)
 8008e78:	2114      	movs	r1, #20
 8008e7a:	4834      	ldr	r0, [pc, #208]	@ (8008f4c <phNfcLib_PAL_Init+0x108>)
 8008e7c:	f010 f838 	bl	8018ef0 <phpalI14443p4a_Sw_Init>
 8008e80:	4603      	mov	r3, r0
 8008e82:	80fb      	strh	r3, [r7, #6]
 8008e84:	88fb      	ldrh	r3, [r7, #6]
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d155      	bne.n	8008f36 <phNfcLib_PAL_Init+0xf2>
            &gphNfcLib_Params.sHal));
#endif /* NXPBUILD__PHPAL_I14443P4A_SW */

        /* Initialize the I14443-4 PAL component */
#ifdef NXPBUILD__PHPAL_I14443P4_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phpalI14443p4_Sw_Init(
 8008e8a:	4a2d      	ldr	r2, [pc, #180]	@ (8008f40 <phNfcLib_PAL_Init+0xfc>)
 8008e8c:	2114      	movs	r1, #20
 8008e8e:	4830      	ldr	r0, [pc, #192]	@ (8008f50 <phNfcLib_PAL_Init+0x10c>)
 8008e90:	f00e fd82 	bl	8017998 <phpalI14443p4_Sw_Init>
 8008e94:	4603      	mov	r3, r0
 8008e96:	80fb      	strh	r3, [r7, #6]
 8008e98:	88fb      	ldrh	r3, [r7, #6]
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d14b      	bne.n	8008f36 <phNfcLib_PAL_Init+0xf2>
            &gphNfcLib_Params.sHal));
#endif /* NXPBUILD__PHPAL_I14443P4_SW */

        /* Initialize the MIFARE product PAL component */
#ifdef NXPBUILD__PHPAL_MIFARE_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phpalMifare_Sw_Init(
 8008e9e:	4b2c      	ldr	r3, [pc, #176]	@ (8008f50 <phNfcLib_PAL_Init+0x10c>)
 8008ea0:	4a27      	ldr	r2, [pc, #156]	@ (8008f40 <phNfcLib_PAL_Init+0xfc>)
 8008ea2:	210c      	movs	r1, #12
 8008ea4:	482b      	ldr	r0, [pc, #172]	@ (8008f54 <phNfcLib_PAL_Init+0x110>)
 8008ea6:	f011 fe1c 	bl	801aae2 <phpalMifare_Sw_Init>
 8008eaa:	4603      	mov	r3, r0
 8008eac:	80fb      	strh	r3, [r7, #6]
 8008eae:	88fb      	ldrh	r3, [r7, #6]
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d140      	bne.n	8008f36 <phNfcLib_PAL_Init+0xf2>
        ));
#endif /* NXPBUILD__PHPAL_MIFARE_SW */

        /* Initialize PAL FeliCa PAL component */
#ifdef NXPBUILD__PHPAL_FELICA_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phpalFelica_Sw_Init(
 8008eb4:	4a22      	ldr	r2, [pc, #136]	@ (8008f40 <phNfcLib_PAL_Init+0xfc>)
 8008eb6:	2120      	movs	r1, #32
 8008eb8:	4827      	ldr	r0, [pc, #156]	@ (8008f58 <phNfcLib_PAL_Init+0x114>)
 8008eba:	f00c fe9f 	bl	8015bfc <phpalFelica_Sw_Init>
 8008ebe:	4603      	mov	r3, r0
 8008ec0:	80fb      	strh	r3, [r7, #6]
 8008ec2:	88fb      	ldrh	r3, [r7, #6]
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d136      	bne.n	8008f36 <phNfcLib_PAL_Init+0xf2>
            &gphNfcLib_Params.sHal));
#endif /* NXPBUILD__PHPAL_FELICA_SW */

        /* Initialize the 15693 PAL component */
#ifdef NXPBUILD__PHPAL_SLI15693_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phpalSli15693_Sw_Init(
 8008ec8:	4a1d      	ldr	r2, [pc, #116]	@ (8008f40 <phNfcLib_PAL_Init+0xfc>)
 8008eca:	211c      	movs	r1, #28
 8008ecc:	4823      	ldr	r0, [pc, #140]	@ (8008f5c <phNfcLib_PAL_Init+0x118>)
 8008ece:	f011 fe31 	bl	801ab34 <phpalSli15693_Sw_Init>
 8008ed2:	4603      	mov	r3, r0
 8008ed4:	80fb      	strh	r3, [r7, #6]
 8008ed6:	88fb      	ldrh	r3, [r7, #6]
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d12c      	bne.n	8008f36 <phNfcLib_PAL_Init+0xf2>
            &gphNfcLib_Params.sHal));
#endif /* NXPBUILD__PHPAL_SLI15693_SW */

        /* Initialize the 1800p3m3 PAL component */
#ifdef NXPBUILD__PHPAL_I18000P3M3_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phpalI18000p3m3_Sw_Init(
 8008edc:	4a18      	ldr	r2, [pc, #96]	@ (8008f40 <phNfcLib_PAL_Init+0xfc>)
 8008ede:	210c      	movs	r1, #12
 8008ee0:	481f      	ldr	r0, [pc, #124]	@ (8008f60 <phNfcLib_PAL_Init+0x11c>)
 8008ee2:	f010 fdde 	bl	8019aa2 <phpalI18000p3m3_Sw_Init>
 8008ee6:	4603      	mov	r3, r0
 8008ee8:	80fb      	strh	r3, [r7, #6]
 8008eea:	88fb      	ldrh	r3, [r7, #6]
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d122      	bne.n	8008f36 <phNfcLib_PAL_Init+0xf2>
            &gphNfcLib_Params.sHal));
#endif /* NXPBUILD__PHPAL_EPCUID_SW */

        /* Initialize 18092 Initiator PAL component */
#ifdef NXPBUILD__PHPAL_I18092MPI_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus,phpalI18092mPI_Sw_Init(
 8008ef0:	4a13      	ldr	r2, [pc, #76]	@ (8008f40 <phNfcLib_PAL_Init+0xfc>)
 8008ef2:	2124      	movs	r1, #36	@ 0x24
 8008ef4:	481b      	ldr	r0, [pc, #108]	@ (8008f64 <phNfcLib_PAL_Init+0x120>)
 8008ef6:	f010 ffbb 	bl	8019e70 <phpalI18092mPI_Sw_Init>
 8008efa:	4603      	mov	r3, r0
 8008efc:	80fb      	strh	r3, [r7, #6]
 8008efe:	88fb      	ldrh	r3, [r7, #6]
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d118      	bne.n	8008f36 <phNfcLib_PAL_Init+0xf2>
            &gphNfcLib_Params.sHal));
#endif /* NXPBUILD__PHPAL_I18092MPI_SW */

        /* Initialize 14443-4mC Target PAL component */
#ifdef NXPBUILD__PHPAL_I14443P4MC_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus,phpalI14443p4mC_Sw_Init(
 8008f04:	4b18      	ldr	r3, [pc, #96]	@ (8008f68 <phNfcLib_PAL_Init+0x124>)
 8008f06:	f8d3 3314 	ldr.w	r3, [r3, #788]	@ 0x314
 8008f0a:	4a0d      	ldr	r2, [pc, #52]	@ (8008f40 <phNfcLib_PAL_Init+0xfc>)
 8008f0c:	2134      	movs	r1, #52	@ 0x34
 8008f0e:	4817      	ldr	r0, [pc, #92]	@ (8008f6c <phNfcLib_PAL_Init+0x128>)
 8008f10:	f010 fd20 	bl	8019954 <phpalI14443p4mC_Sw_Init>
 8008f14:	4603      	mov	r3, r0
 8008f16:	80fb      	strh	r3, [r7, #6]
 8008f18:	88fb      	ldrh	r3, [r7, #6]
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d10b      	bne.n	8008f36 <phNfcLib_PAL_Init+0xf2>
            ));
#endif /* NXPBUILD__PHPAL_I14443P4MC_SW */

        /* Initialize 18092 Target PAL component */
#ifdef NXPBUILD__PHPAL_I18092MT_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus,phpalI18092mT_Sw_Init(
 8008f1e:	4b12      	ldr	r3, [pc, #72]	@ (8008f68 <phNfcLib_PAL_Init+0x124>)
 8008f20:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 8008f24:	4a06      	ldr	r2, [pc, #24]	@ (8008f40 <phNfcLib_PAL_Init+0xfc>)
 8008f26:	214c      	movs	r1, #76	@ 0x4c
 8008f28:	4811      	ldr	r0, [pc, #68]	@ (8008f70 <phNfcLib_PAL_Init+0x12c>)
 8008f2a:	f011 fd29 	bl	801a980 <phpalI18092mT_Sw_Init>
 8008f2e:	4603      	mov	r3, r0
 8008f30:	80fb      	strh	r3, [r7, #6]
 8008f32:	88fb      	ldrh	r3, [r7, #6]
 8008f34:	2b00      	cmp	r3, #0
            ));
#endif /* NXPBUILD__PHPAL_I18092MT_SW */

    }while(FALSE);

    return wStatus;
 8008f36:	88fb      	ldrh	r3, [r7, #6]
}
 8008f38:	4618      	mov	r0, r3
 8008f3a:	3708      	adds	r7, #8
 8008f3c:	46bd      	mov	sp, r7
 8008f3e:	bd80      	pop	{r7, pc}
 8008f40:	200008ec 	.word	0x200008ec
 8008f44:	20000a9c 	.word	0x20000a9c
 8008f48:	20000ab4 	.word	0x20000ab4
 8008f4c:	20000ae0 	.word	0x20000ae0
 8008f50:	20000af4 	.word	0x20000af4
 8008f54:	20000bfc 	.word	0x20000bfc
 8008f58:	20000b30 	.word	0x20000b30
 8008f5c:	20000b08 	.word	0x20000b08
 8008f60:	20000b24 	.word	0x20000b24
 8008f64:	20000b50 	.word	0x20000b50
 8008f68:	200008e4 	.word	0x200008e4
 8008f6c:	20000bc4 	.word	0x20000bc4
 8008f70:	20000b74 	.word	0x20000b74

08008f74 <phNfcLib_AL_Init>:

/**
* This function will initialize the Reader Library AL Components
*/
static phStatus_t phNfcLib_AL_Init(void)
{
 8008f74:	b580      	push	{r7, lr}
 8008f76:	b088      	sub	sp, #32
 8008f78:	af06      	add	r7, sp, #24
    phStatus_t wStatus = PH_ERR_SUCCESS;
 8008f7a:	2300      	movs	r3, #0
 8008f7c:	80fb      	strh	r3, [r7, #6]

    do
    {
        /* Initialize AL FeliCa component */
#ifdef NXPBUILD__PHAL_FELICA_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phalFelica_Sw_Init(
 8008f7e:	4a7b      	ldr	r2, [pc, #492]	@ (800916c <phNfcLib_AL_Init+0x1f8>)
 8008f80:	210c      	movs	r1, #12
 8008f82:	487b      	ldr	r0, [pc, #492]	@ (8009170 <phNfcLib_AL_Init+0x1fc>)
 8008f84:	f005 fc14 	bl	800e7b0 <phalFelica_Sw_Init>
 8008f88:	4603      	mov	r3, r0
 8008f8a:	80fb      	strh	r3, [r7, #6]
 8008f8c:	88fb      	ldrh	r3, [r7, #6]
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	f040 80e6 	bne.w	8009160 <phNfcLib_AL_Init+0x1ec>
            &gphNfcLib_Params.spalFelica));
#endif /* NXPBUILD__PHAL_FELICA_SW */

        /* Initialize AL MIFARE Classic contactless IC component */
#ifdef NXPBUILD__PHAL_MFC_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phalMfc_Sw_Init(
 8008f94:	4b77      	ldr	r3, [pc, #476]	@ (8009174 <phNfcLib_AL_Init+0x200>)
 8008f96:	4a78      	ldr	r2, [pc, #480]	@ (8009178 <phNfcLib_AL_Init+0x204>)
 8008f98:	210c      	movs	r1, #12
 8008f9a:	4878      	ldr	r0, [pc, #480]	@ (800917c <phNfcLib_AL_Init+0x208>)
 8008f9c:	f005 fd60 	bl	800ea60 <phalMfc_Sw_Init>
 8008fa0:	4603      	mov	r3, r0
 8008fa2:	80fb      	strh	r3, [r7, #6]
 8008fa4:	88fb      	ldrh	r3, [r7, #6]
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	f040 80da 	bne.w	8009160 <phNfcLib_AL_Init+0x1ec>
            PTR_sKeyStore));
#endif /* NXPBUILD__PHAL_MFC_SW */

        /* Initialize AL MIFARE Ultralight contactless IC component */
#ifdef NXPBUILD__PHAL_MFUL_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phalMful_Sw_Init(
 8008fac:	4b74      	ldr	r3, [pc, #464]	@ (8009180 <phNfcLib_AL_Init+0x20c>)
 8008fae:	9301      	str	r3, [sp, #4]
 8008fb0:	2300      	movs	r3, #0
 8008fb2:	9300      	str	r3, [sp, #0]
 8008fb4:	4b6f      	ldr	r3, [pc, #444]	@ (8009174 <phNfcLib_AL_Init+0x200>)
 8008fb6:	4a70      	ldr	r2, [pc, #448]	@ (8009178 <phNfcLib_AL_Init+0x204>)
 8008fb8:	211c      	movs	r1, #28
 8008fba:	4872      	ldr	r0, [pc, #456]	@ (8009184 <phNfcLib_AL_Init+0x210>)
 8008fbc:	f006 f850 	bl	800f060 <phalMful_Sw_Init>
 8008fc0:	4603      	mov	r3, r0
 8008fc2:	80fb      	strh	r3, [r7, #6]
 8008fc4:	88fb      	ldrh	r3, [r7, #6]
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	f040 80ca 	bne.w	8009160 <phNfcLib_AL_Init+0x1ec>
            PTR_sCryptoRng));
#endif /* NXPBUILD__PHAL_MFUL_SW */

        /* Initialize AL MIFARE DESFire contactless IC component */
#ifdef NXPBUILD__PHAL_MFDF_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phalMfdf_Sw_Init(
 8008fcc:	4b6e      	ldr	r3, [pc, #440]	@ (8009188 <phNfcLib_AL_Init+0x214>)
 8008fce:	9302      	str	r3, [sp, #8]
 8008fd0:	4b6b      	ldr	r3, [pc, #428]	@ (8009180 <phNfcLib_AL_Init+0x20c>)
 8008fd2:	9301      	str	r3, [sp, #4]
 8008fd4:	2300      	movs	r3, #0
 8008fd6:	9300      	str	r3, [sp, #0]
 8008fd8:	4b66      	ldr	r3, [pc, #408]	@ (8009174 <phNfcLib_AL_Init+0x200>)
 8008fda:	4a67      	ldr	r2, [pc, #412]	@ (8009178 <phNfcLib_AL_Init+0x204>)
 8008fdc:	2168      	movs	r1, #104	@ 0x68
 8008fde:	486b      	ldr	r0, [pc, #428]	@ (800918c <phNfcLib_AL_Init+0x218>)
 8008fe0:	f005 fd67 	bl	800eab2 <phalMfdf_Sw_Init>
 8008fe4:	4603      	mov	r3, r0
 8008fe6:	80fb      	strh	r3, [r7, #6]
 8008fe8:	88fb      	ldrh	r3, [r7, #6]
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	f040 80b8 	bne.w	8009160 <phNfcLib_AL_Init+0x1ec>
            &gphNfcLib_Params.sHal));
#endif /* NXPBUILD__PHAL_MFDF_SW */

#ifdef NXPBUILD__PHAL_VCA_SW
        /* Initialize the VCA component */
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phalVca_Sw_Init(
 8008ff0:	4b67      	ldr	r3, [pc, #412]	@ (8009190 <phNfcLib_AL_Init+0x21c>)
 8008ff2:	881b      	ldrh	r3, [r3, #0]
 8008ff4:	4a67      	ldr	r2, [pc, #412]	@ (8009194 <phNfcLib_AL_Init+0x220>)
 8008ff6:	8812      	ldrh	r2, [r2, #0]
 8008ff8:	9205      	str	r2, [sp, #20]
 8008ffa:	4a67      	ldr	r2, [pc, #412]	@ (8009198 <phNfcLib_AL_Init+0x224>)
 8008ffc:	9204      	str	r2, [sp, #16]
 8008ffe:	9303      	str	r3, [sp, #12]
 8009000:	4b66      	ldr	r3, [pc, #408]	@ (800919c <phNfcLib_AL_Init+0x228>)
 8009002:	9302      	str	r3, [sp, #8]
 8009004:	4b5e      	ldr	r3, [pc, #376]	@ (8009180 <phNfcLib_AL_Init+0x20c>)
 8009006:	9301      	str	r3, [sp, #4]
 8009008:	4b65      	ldr	r3, [pc, #404]	@ (80091a0 <phNfcLib_AL_Init+0x22c>)
 800900a:	9300      	str	r3, [sp, #0]
 800900c:	4b59      	ldr	r3, [pc, #356]	@ (8009174 <phNfcLib_AL_Init+0x200>)
 800900e:	4a5a      	ldr	r2, [pc, #360]	@ (8009178 <phNfcLib_AL_Init+0x204>)
 8009010:	2154      	movs	r1, #84	@ 0x54
 8009012:	4864      	ldr	r0, [pc, #400]	@ (80091a4 <phNfcLib_AL_Init+0x230>)
 8009014:	f006 f959 	bl	800f2ca <phalVca_Sw_Init>
 8009018:	4603      	mov	r3, r0
 800901a:	80fb      	strh	r3, [r7, #6]
 800901c:	88fb      	ldrh	r3, [r7, #6]
 800901e:	2b00      	cmp	r3, #0
 8009020:	f040 809e 	bne.w	8009160 <phNfcLib_AL_Init+0x1ec>
            wNumCardTableStorageEntries));
#endif /* NXPBUILD__PHAL_VCA_SW */

        /* Initialize AL MIFARE DESFire EVx contactless IC component */
#ifdef NXPBUILD__PHAL_MFDFEVX_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phalMfdfEVx_Sw_Init(
 8009024:	4b58      	ldr	r3, [pc, #352]	@ (8009188 <phNfcLib_AL_Init+0x214>)
 8009026:	9305      	str	r3, [sp, #20]
 8009028:	4b5e      	ldr	r3, [pc, #376]	@ (80091a4 <phNfcLib_AL_Init+0x230>)
 800902a:	9304      	str	r3, [sp, #16]
 800902c:	4b5e      	ldr	r3, [pc, #376]	@ (80091a8 <phNfcLib_AL_Init+0x234>)
 800902e:	9303      	str	r3, [sp, #12]
 8009030:	4b53      	ldr	r3, [pc, #332]	@ (8009180 <phNfcLib_AL_Init+0x20c>)
 8009032:	9302      	str	r3, [sp, #8]
 8009034:	4b5d      	ldr	r3, [pc, #372]	@ (80091ac <phNfcLib_AL_Init+0x238>)
 8009036:	9301      	str	r3, [sp, #4]
 8009038:	4b59      	ldr	r3, [pc, #356]	@ (80091a0 <phNfcLib_AL_Init+0x22c>)
 800903a:	9300      	str	r3, [sp, #0]
 800903c:	4b4d      	ldr	r3, [pc, #308]	@ (8009174 <phNfcLib_AL_Init+0x200>)
 800903e:	4a4e      	ldr	r2, [pc, #312]	@ (8009178 <phNfcLib_AL_Init+0x204>)
 8009040:	21b4      	movs	r1, #180	@ 0xb4
 8009042:	485b      	ldr	r0, [pc, #364]	@ (80091b0 <phNfcLib_AL_Init+0x23c>)
 8009044:	f005 fd9f 	bl	800eb86 <phalMfdfEVx_Sw_Init>
 8009048:	4603      	mov	r3, r0
 800904a:	80fb      	strh	r3, [r7, #6]
 800904c:	88fb      	ldrh	r3, [r7, #6]
 800904e:	2b00      	cmp	r3, #0
 8009050:	f040 8086 	bne.w	8009160 <phNfcLib_AL_Init+0x1ec>
            &sTMI,
            &sVca,
            &gphNfcLib_Params.sHal));

#ifdef NXPBUILD__PHAL_VCA_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phalVca_SetApplicationType(
 8009054:	4956      	ldr	r1, [pc, #344]	@ (80091b0 <phNfcLib_AL_Init+0x23c>)
 8009056:	4853      	ldr	r0, [pc, #332]	@ (80091a4 <phNfcLib_AL_Init+0x230>)
 8009058:	f006 faad 	bl	800f5b6 <phalVca_SetApplicationType>
 800905c:	4603      	mov	r3, r0
 800905e:	80fb      	strh	r3, [r7, #6]
 8009060:	88fb      	ldrh	r3, [r7, #6]
 8009062:	2b00      	cmp	r3, #0
 8009064:	d17c      	bne.n	8009160 <phNfcLib_AL_Init+0x1ec>
#endif /* NXPBUILD__PHAL_VCA_SW */
#endif /* NXPBUILD__PHAL_MFDFEVX_SW */

        /* Initialize AL MIFARE DESFire Light contactless IC component */
#ifdef NXPBUILD__PHAL_MFDFLIGHT_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phalMfdfLight_Sw_Init(
 8009066:	4b48      	ldr	r3, [pc, #288]	@ (8009188 <phNfcLib_AL_Init+0x214>)
 8009068:	9304      	str	r3, [sp, #16]
 800906a:	4b4f      	ldr	r3, [pc, #316]	@ (80091a8 <phNfcLib_AL_Init+0x234>)
 800906c:	9303      	str	r3, [sp, #12]
 800906e:	4b44      	ldr	r3, [pc, #272]	@ (8009180 <phNfcLib_AL_Init+0x20c>)
 8009070:	9302      	str	r3, [sp, #8]
 8009072:	4b4e      	ldr	r3, [pc, #312]	@ (80091ac <phNfcLib_AL_Init+0x238>)
 8009074:	9301      	str	r3, [sp, #4]
 8009076:	4b4a      	ldr	r3, [pc, #296]	@ (80091a0 <phNfcLib_AL_Init+0x22c>)
 8009078:	9300      	str	r3, [sp, #0]
 800907a:	4b3e      	ldr	r3, [pc, #248]	@ (8009174 <phNfcLib_AL_Init+0x200>)
 800907c:	4a3e      	ldr	r2, [pc, #248]	@ (8009178 <phNfcLib_AL_Init+0x204>)
 800907e:	21ac      	movs	r1, #172	@ 0xac
 8009080:	484c      	ldr	r0, [pc, #304]	@ (80091b4 <phNfcLib_AL_Init+0x240>)
 8009082:	f005 fe32 	bl	800ecea <phalMfdfLight_Sw_Init>
 8009086:	4603      	mov	r3, r0
 8009088:	80fb      	strh	r3, [r7, #6]
 800908a:	88fb      	ldrh	r3, [r7, #6]
 800908c:	2b00      	cmp	r3, #0
 800908e:	d167      	bne.n	8009160 <phNfcLib_AL_Init+0x1ec>
            &gphNfcLib_Params.sHal));
#endif /* NXPBUILD__PHAL_MFDFLIGHT_SW */

        /* Initialize AL MIFARE Plus Ev1 contactless IC component */
#ifdef NXPBUILD__PHAL_MFPEVX_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phalMfpEVx_Sw_Init (
 8009090:	4b44      	ldr	r3, [pc, #272]	@ (80091a4 <phNfcLib_AL_Init+0x230>)
 8009092:	9305      	str	r3, [sp, #20]
 8009094:	4b44      	ldr	r3, [pc, #272]	@ (80091a8 <phNfcLib_AL_Init+0x234>)
 8009096:	9304      	str	r3, [sp, #16]
 8009098:	4b47      	ldr	r3, [pc, #284]	@ (80091b8 <phNfcLib_AL_Init+0x244>)
 800909a:	9303      	str	r3, [sp, #12]
 800909c:	4b38      	ldr	r3, [pc, #224]	@ (8009180 <phNfcLib_AL_Init+0x20c>)
 800909e:	9302      	str	r3, [sp, #8]
 80090a0:	4b42      	ldr	r3, [pc, #264]	@ (80091ac <phNfcLib_AL_Init+0x238>)
 80090a2:	9301      	str	r3, [sp, #4]
 80090a4:	4b3e      	ldr	r3, [pc, #248]	@ (80091a0 <phNfcLib_AL_Init+0x22c>)
 80090a6:	9300      	str	r3, [sp, #0]
 80090a8:	4b32      	ldr	r3, [pc, #200]	@ (8009174 <phNfcLib_AL_Init+0x200>)
 80090aa:	4a33      	ldr	r2, [pc, #204]	@ (8009178 <phNfcLib_AL_Init+0x204>)
 80090ac:	2184      	movs	r1, #132	@ 0x84
 80090ae:	4843      	ldr	r0, [pc, #268]	@ (80091bc <phNfcLib_AL_Init+0x248>)
 80090b0:	f005 fed9 	bl	800ee66 <phalMfpEVx_Sw_Init>
 80090b4:	4603      	mov	r3, r0
 80090b6:	80fb      	strh	r3, [r7, #6]
 80090b8:	88fb      	ldrh	r3, [r7, #6]
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d150      	bne.n	8009160 <phNfcLib_AL_Init+0x1ec>
            &sTMI,
            PH_NFCLIB_VCA_DATAPARAMS));

#ifdef NXPBUILD__PHAL_VCA
        /* Initialize the MIFARE Plus EV1 component */
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phalVca_SetApplicationType(
 80090be:	493f      	ldr	r1, [pc, #252]	@ (80091bc <phNfcLib_AL_Init+0x248>)
 80090c0:	4838      	ldr	r0, [pc, #224]	@ (80091a4 <phNfcLib_AL_Init+0x230>)
 80090c2:	f006 fa78 	bl	800f5b6 <phalVca_SetApplicationType>
 80090c6:	4603      	mov	r3, r0
 80090c8:	80fb      	strh	r3, [r7, #6]
 80090ca:	88fb      	ldrh	r3, [r7, #6]
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d147      	bne.n	8009160 <phNfcLib_AL_Init+0x1ec>
#endif /* NXPBUILD__PHAL_VCA */
#endif /* NXPBUILD__PHAL_MFPEVX_SW */

        /* Initialize AL MIFARE NTAG 42x DNA contactless IC component */
#ifdef NXPBUILD__PHAL_MFNTAG42XDNA_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phalMfNtag42XDna_Sw_Init(
 80090d0:	4b2d      	ldr	r3, [pc, #180]	@ (8009188 <phNfcLib_AL_Init+0x214>)
 80090d2:	9303      	str	r3, [sp, #12]
 80090d4:	4b2a      	ldr	r3, [pc, #168]	@ (8009180 <phNfcLib_AL_Init+0x20c>)
 80090d6:	9302      	str	r3, [sp, #8]
 80090d8:	4b34      	ldr	r3, [pc, #208]	@ (80091ac <phNfcLib_AL_Init+0x238>)
 80090da:	9301      	str	r3, [sp, #4]
 80090dc:	4b30      	ldr	r3, [pc, #192]	@ (80091a0 <phNfcLib_AL_Init+0x22c>)
 80090de:	9300      	str	r3, [sp, #0]
 80090e0:	4b24      	ldr	r3, [pc, #144]	@ (8009174 <phNfcLib_AL_Init+0x200>)
 80090e2:	4a25      	ldr	r2, [pc, #148]	@ (8009178 <phNfcLib_AL_Init+0x204>)
 80090e4:	21a8      	movs	r1, #168	@ 0xa8
 80090e6:	4836      	ldr	r0, [pc, #216]	@ (80091c0 <phNfcLib_AL_Init+0x24c>)
 80090e8:	f005 fc06 	bl	800e8f8 <phalMfNtag42XDna_Sw_Init>
 80090ec:	4603      	mov	r3, r0
 80090ee:	80fb      	strh	r3, [r7, #6]
 80090f0:	88fb      	ldrh	r3, [r7, #6]
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d134      	bne.n	8009160 <phNfcLib_AL_Init+0x1ec>
                PHAL_MFDUOX_PRS_BUFFER_SIZE_MINIMUM));
#endif /* NXPBUILD__PHAL_MFDUOX_SW */

        /* Initialize the T1T AL component */
#ifdef NXPBUILD__PHAL_T1T_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phalT1T_Sw_Init(
 80090f6:	4a33      	ldr	r2, [pc, #204]	@ (80091c4 <phNfcLib_AL_Init+0x250>)
 80090f8:	2110      	movs	r1, #16
 80090fa:	4833      	ldr	r0, [pc, #204]	@ (80091c8 <phNfcLib_AL_Init+0x254>)
 80090fc:	f005 ffeb 	bl	800f0d6 <phalT1T_Sw_Init>
 8009100:	4603      	mov	r3, r0
 8009102:	80fb      	strh	r3, [r7, #6]
 8009104:	88fb      	ldrh	r3, [r7, #6]
 8009106:	2b00      	cmp	r3, #0
 8009108:	d12a      	bne.n	8009160 <phNfcLib_AL_Init+0x1ec>
            &gphNfcLib_Params.spalI14443p3a));
#endif /* NXPBUILD__PHAL_T1T_SW */

        /* Initialize the ISO ICODE AL component */
#ifdef NXPBUILD__PHAL_ICODE_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phalICode_Sw_Init(
 800910a:	4b1a      	ldr	r3, [pc, #104]	@ (8009174 <phNfcLib_AL_Init+0x200>)
 800910c:	9301      	str	r3, [sp, #4]
 800910e:	4b1c      	ldr	r3, [pc, #112]	@ (8009180 <phNfcLib_AL_Init+0x20c>)
 8009110:	9300      	str	r3, [sp, #0]
 8009112:	2300      	movs	r3, #0
 8009114:	4a2d      	ldr	r2, [pc, #180]	@ (80091cc <phNfcLib_AL_Init+0x258>)
 8009116:	2120      	movs	r1, #32
 8009118:	482d      	ldr	r0, [pc, #180]	@ (80091d0 <phNfcLib_AL_Init+0x25c>)
 800911a:	f005 fbb4 	bl	800e886 <phalICode_Sw_Init>
 800911e:	4603      	mov	r3, r0
 8009120:	80fb      	strh	r3, [r7, #6]
 8009122:	88fb      	ldrh	r3, [r7, #6]
 8009124:	2b00      	cmp	r3, #0
 8009126:	d11b      	bne.n	8009160 <phNfcLib_AL_Init+0x1ec>
            PTR_sKeyStore));
#endif /* NXPBUILD__PHAL_ICODE_SW */

        /* Initialize the Tag operations component */
#ifdef NXPBUILD__PHAL_TOP_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phalTop_Sw_Init(
 8009128:	4b26      	ldr	r3, [pc, #152]	@ (80091c4 <phNfcLib_AL_Init+0x250>)
 800912a:	9303      	str	r3, [sp, #12]
 800912c:	4b28      	ldr	r3, [pc, #160]	@ (80091d0 <phNfcLib_AL_Init+0x25c>)
 800912e:	9302      	str	r3, [sp, #8]
 8009130:	4b11      	ldr	r3, [pc, #68]	@ (8009178 <phNfcLib_AL_Init+0x204>)
 8009132:	9301      	str	r3, [sp, #4]
 8009134:	4b0e      	ldr	r3, [pc, #56]	@ (8009170 <phNfcLib_AL_Init+0x1fc>)
 8009136:	9300      	str	r3, [sp, #0]
 8009138:	4b12      	ldr	r3, [pc, #72]	@ (8009184 <phNfcLib_AL_Init+0x210>)
 800913a:	4a23      	ldr	r2, [pc, #140]	@ (80091c8 <phNfcLib_AL_Init+0x254>)
 800913c:	2180      	movs	r1, #128	@ 0x80
 800913e:	4825      	ldr	r0, [pc, #148]	@ (80091d4 <phNfcLib_AL_Init+0x260>)
 8009140:	f006 f873 	bl	800f22a <phalTop_Sw_Init>
 8009144:	4603      	mov	r3, r0
 8009146:	80fb      	strh	r3, [r7, #6]
 8009148:	88fb      	ldrh	r3, [r7, #6]
 800914a:	2b00      	cmp	r3, #0
 800914c:	d108      	bne.n	8009160 <phNfcLib_AL_Init+0x1ec>
              PTR_spalI14443p3a));
#endif /* NXPBUILD__PHAL_TOP_SW */

        /* Initialize the 18000p3m3 AL component */
#ifdef NXPBUILD__PHAL_I18000P3M3_SW
        PH_CHECK_NFCLIB_INIT_FCT(wStatus, phalI18000p3m3_Sw_Init(
 800914e:	4a22      	ldr	r2, [pc, #136]	@ (80091d8 <phNfcLib_AL_Init+0x264>)
 8009150:	210c      	movs	r1, #12
 8009152:	4822      	ldr	r0, [pc, #136]	@ (80091dc <phNfcLib_AL_Init+0x268>)
 8009154:	f005 fb54 	bl	800e800 <phalI18000p3m3_Sw_Init>
 8009158:	4603      	mov	r3, r0
 800915a:	80fb      	strh	r3, [r7, #6]
 800915c:	88fb      	ldrh	r3, [r7, #6]
 800915e:	2b00      	cmp	r3, #0
            &gphNfcLib_Params.spalI18000p3m3));
#endif /* NXPBUILD__PHAL_I18000P3M3_SW */

    }while(FALSE);

    return wStatus;
 8009160:	88fb      	ldrh	r3, [r7, #6]
}
 8009162:	4618      	mov	r0, r3
 8009164:	3708      	adds	r7, #8
 8009166:	46bd      	mov	sp, r7
 8009168:	bd80      	pop	{r7, pc}
 800916a:	bf00      	nop
 800916c:	20000b30 	.word	0x20000b30
 8009170:	20000c14 	.word	0x20000c14
 8009174:	20000a80 	.word	0x20000a80
 8009178:	20000bfc 	.word	0x20000bfc
 800917c:	20000c40 	.word	0x20000c40
 8009180:	200011e4 	.word	0x200011e4
 8009184:	20000e98 	.word	0x20000e98
 8009188:	200008ec 	.word	0x200008ec
 800918c:	20000c4c 	.word	0x20000c4c
 8009190:	2000005e 	.word	0x2000005e
 8009194:	20000060 	.word	0x20000060
 8009198:	20001774 	.word	0x20001774
 800919c:	200016b4 	.word	0x200016b4
 80091a0:	20001124 	.word	0x20001124
 80091a4:	200018f0 	.word	0x200018f0
 80091a8:	20001944 	.word	0x20001944
 80091ac:	20001164 	.word	0x20001164
 80091b0:	20000cb4 	.word	0x20000cb4
 80091b4:	20000d68 	.word	0x20000d68
 80091b8:	200011a4 	.word	0x200011a4
 80091bc:	20000e14 	.word	0x20000e14
 80091c0:	20000eb4 	.word	0x20000eb4
 80091c4:	20000a9c 	.word	0x20000a9c
 80091c8:	20000f5c 	.word	0x20000f5c
 80091cc:	20000b08 	.word	0x20000b08
 80091d0:	20000c20 	.word	0x20000c20
 80091d4:	20000f6c 	.word	0x20000f6c
 80091d8:	20000b24 	.word	0x20000b24
 80091dc:	20000c08 	.word	0x20000c08

080091e0 <phNfcLib_Init>:

phNfcLib_Status_t phNfcLib_Init(void)
{
 80091e0:	b580      	push	{r7, lr}
 80091e2:	b086      	sub	sp, #24
 80091e4:	af04      	add	r7, sp, #16
    phStatus_t        wStatus  = PH_ERR_SUCCESS;
 80091e6:	2300      	movs	r3, #0
 80091e8:	80fb      	strh	r3, [r7, #6]
    phNfcLib_Status_t dwStatus = PH_NFCLIB_STATUS_INVALID_STATE;
 80091ea:	2301      	movs	r3, #1
 80091ec:	603b      	str	r3, [r7, #0]

    if (((phNfcLib_StateMachine_t)gphNfcLib_State.bNfcLibState) == eNfcLib_ResetState)
 80091ee:	4b4d      	ldr	r3, [pc, #308]	@ (8009324 <phNfcLib_Init+0x144>)
 80091f0:	781b      	ldrb	r3, [r3, #0]
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	f040 8091 	bne.w	800931a <phNfcLib_Init+0x13a>
    {
        do
        {
            /* Perform Reader Library Common Layer Initialization */
            PH_CHECK_NFCLIB_INIT_FCT(wStatus, phNfcLib_CommonLayer_Init());
 80091f8:	f7ff fd8a 	bl	8008d10 <phNfcLib_CommonLayer_Init>
 80091fc:	4603      	mov	r3, r0
 80091fe:	80fb      	strh	r3, [r7, #6]
 8009200:	88fb      	ldrh	r3, [r7, #6]
 8009202:	2b00      	cmp	r3, #0
 8009204:	d15d      	bne.n	80092c2 <phNfcLib_Init+0xe2>
                PH_NXPNFCRDLIB_CONFIG_HAL_RX_BUFFSIZE));
#endif /* NXPBUILD__PHHAL_HW_RC663 */

#ifdef NXPBUILD__PHHAL_HW_PN5180
            /* Initialize the Pn5180 HAL component */
            PH_CHECK_SUCCESS_FCT(wStatus, phhalHw_Pn5180_Init(
 8009206:	4b48      	ldr	r3, [pc, #288]	@ (8009328 <phNfcLib_Init+0x148>)
 8009208:	685a      	ldr	r2, [r3, #4]
 800920a:	f44f 7316 	mov.w	r3, #600	@ 0x258
 800920e:	9303      	str	r3, [sp, #12]
 8009210:	4b46      	ldr	r3, [pc, #280]	@ (800932c <phNfcLib_Init+0x14c>)
 8009212:	9302      	str	r3, [sp, #8]
 8009214:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8009218:	9301      	str	r3, [sp, #4]
 800921a:	4b45      	ldr	r3, [pc, #276]	@ (8009330 <phNfcLib_Init+0x150>)
 800921c:	9300      	str	r3, [sp, #0]
 800921e:	4b45      	ldr	r3, [pc, #276]	@ (8009334 <phNfcLib_Init+0x154>)
 8009220:	f44f 71ca 	mov.w	r1, #404	@ 0x194
 8009224:	4844      	ldr	r0, [pc, #272]	@ (8009338 <phNfcLib_Init+0x158>)
 8009226:	f006 fa23 	bl	800f670 <phhalHw_Pn5180_Init>
 800922a:	4603      	mov	r3, r0
 800922c:	80fb      	strh	r3, [r7, #6]
 800922e:	88fb      	ldrh	r3, [r7, #6]
 8009230:	2b00      	cmp	r3, #0
 8009232:	d001      	beq.n	8009238 <phNfcLib_Init+0x58>
 8009234:	88fb      	ldrh	r3, [r7, #6]
 8009236:	e071      	b.n	800931c <phNfcLib_Init+0x13c>
                gphNfcLib_State.bHalBufferRx,
                PH_NXPNFCRDLIB_CONFIG_HAL_RX_BUFFSIZE));
#endif /* NXPBUILD__PHHAL_HW_PN7462AU */

            /* Perform Reader Library PAL Initialization */
            PH_CHECK_NFCLIB_INIT_FCT(wStatus, phNfcLib_PAL_Init());
 8009238:	f7ff fe04 	bl	8008e44 <phNfcLib_PAL_Init>
 800923c:	4603      	mov	r3, r0
 800923e:	80fb      	strh	r3, [r7, #6]
 8009240:	88fb      	ldrh	r3, [r7, #6]
 8009242:	2b00      	cmp	r3, #0
 8009244:	d13d      	bne.n	80092c2 <phNfcLib_Init+0xe2>

            /* Perform Reader Library AL Initialization */
            PH_CHECK_NFCLIB_INIT_FCT(wStatus, phNfcLib_AL_Init());
 8009246:	f7ff fe95 	bl	8008f74 <phNfcLib_AL_Init>
 800924a:	4603      	mov	r3, r0
 800924c:	80fb      	strh	r3, [r7, #6]
 800924e:	88fb      	ldrh	r3, [r7, #6]
 8009250:	2b00      	cmp	r3, #0
 8009252:	d136      	bne.n	80092c2 <phNfcLib_Init+0xe2>
                PH_NXPNFCRDLIB_CONFIG_HCE_BUFF_LENGTH));
#endif /* NXPBUILD__PHCE_T4T_SW */

            /* Initialize the discover component */
#ifdef NXPBUILD__PHAC_DISCLOOP_SW
            PH_CHECK_NFCLIB_INIT_FCT(wStatus, phacDiscLoop_Sw_Init(
 8009254:	4a38      	ldr	r2, [pc, #224]	@ (8009338 <phNfcLib_Init+0x158>)
 8009256:	f44f 719c 	mov.w	r1, #312	@ 0x138
 800925a:	4838      	ldr	r0, [pc, #224]	@ (800933c <phNfcLib_Init+0x15c>)
 800925c:	f000 fc18 	bl	8009a90 <phacDiscLoop_Sw_Init>
 8009260:	4603      	mov	r3, r0
 8009262:	80fb      	strh	r3, [r7, #6]
 8009264:	88fb      	ldrh	r3, [r7, #6]
 8009266:	2b00      	cmp	r3, #0
 8009268:	d12b      	bne.n	80092c2 <phNfcLib_Init+0xe2>
                &gphNfcLib_Params.sDiscLoop,
                (uint16_t)(sizeof(phacDiscLoop_Sw_DataParams_t)),
                &gphNfcLib_Params.sHal));

            /* Assign other layer parameters in discovery loop */
            gphNfcLib_Params.sDiscLoop.pHalDataParams = &gphNfcLib_Params.sHal;
 800926a:	4b2f      	ldr	r3, [pc, #188]	@ (8009328 <phNfcLib_Init+0x148>)
 800926c:	4a32      	ldr	r2, [pc, #200]	@ (8009338 <phNfcLib_Init+0x158>)
 800926e:	f8c3 2730 	str.w	r2, [r3, #1840]	@ 0x730

#ifdef NXPBUILD__PHPAL_I14443P3A_SW
            gphNfcLib_Params.sDiscLoop.pPal1443p3aDataParams = &gphNfcLib_Params.spalI14443p3a;
 8009272:	4b2d      	ldr	r3, [pc, #180]	@ (8009328 <phNfcLib_Init+0x148>)
 8009274:	4a32      	ldr	r2, [pc, #200]	@ (8009340 <phNfcLib_Init+0x160>)
 8009276:	f8c3 2734 	str.w	r2, [r3, #1844]	@ 0x734
#endif /* NXPBUILD__PHPAL_I14443P3A_SW */

#ifdef NXPBUILD__PHPAL_I14443P3B_SW
            gphNfcLib_Params.sDiscLoop.pPal1443p3bDataParams = &gphNfcLib_Params.spalI14443p3b;
 800927a:	4b2b      	ldr	r3, [pc, #172]	@ (8009328 <phNfcLib_Init+0x148>)
 800927c:	4a31      	ldr	r2, [pc, #196]	@ (8009344 <phNfcLib_Init+0x164>)
 800927e:	f8c3 273c 	str.w	r2, [r3, #1852]	@ 0x73c
#endif /* NXPBUILD__PHPAL_I14443P3B_SW */

#ifdef NXPBUILD__PHPAL_I14443P4A_SW
            gphNfcLib_Params.sDiscLoop.pPal1443p4aDataParams = &gphNfcLib_Params.spalI14443p4a;
 8009282:	4b29      	ldr	r3, [pc, #164]	@ (8009328 <phNfcLib_Init+0x148>)
 8009284:	4a30      	ldr	r2, [pc, #192]	@ (8009348 <phNfcLib_Init+0x168>)
 8009286:	f8c3 2744 	str.w	r2, [r3, #1860]	@ 0x744
#endif /* NXPBUILD__PHPAL_I14443P4A_SW */

#ifdef NXPBUILD__PHPAL_I14443P4_SW
            gphNfcLib_Params.sDiscLoop.pPal14443p4DataParams = &gphNfcLib_Params.spalI14443p4;
 800928a:	4b27      	ldr	r3, [pc, #156]	@ (8009328 <phNfcLib_Init+0x148>)
 800928c:	4a2f      	ldr	r2, [pc, #188]	@ (800934c <phNfcLib_Init+0x16c>)
 800928e:	f8c3 2740 	str.w	r2, [r3, #1856]	@ 0x740
#endif /* NXPBUILD__PHPAL_I14443P4_SW */

#ifdef NXPBUILD__PHPAL_FELICA_SW
            gphNfcLib_Params.sDiscLoop.pPalFelicaDataParams = &gphNfcLib_Params.spalFelica;
 8009292:	4b25      	ldr	r3, [pc, #148]	@ (8009328 <phNfcLib_Init+0x148>)
 8009294:	4a2e      	ldr	r2, [pc, #184]	@ (8009350 <phNfcLib_Init+0x170>)
 8009296:	f8c3 2738 	str.w	r2, [r3, #1848]	@ 0x738
#endif /* NXPBUILD__PHPAL_FELICA_SW */

#ifdef NXPBUILD__PHPAL_SLI15693_SW
            gphNfcLib_Params.sDiscLoop.pPalSli15693DataParams = &gphNfcLib_Params.spalSli15693;
 800929a:	4b23      	ldr	r3, [pc, #140]	@ (8009328 <phNfcLib_Init+0x148>)
 800929c:	4a2d      	ldr	r2, [pc, #180]	@ (8009354 <phNfcLib_Init+0x174>)
 800929e:	f8c3 2748 	str.w	r2, [r3, #1864]	@ 0x748
#endif /* NXPBUILD__PHPAL_SLI15693_SW */

#ifdef NXPBUILD__PHPAL_I18092MPI_SW
            gphNfcLib_Params.sDiscLoop.pPal18092mPIDataParams = &gphNfcLib_Params.spalI18092mPI;
 80092a2:	4b21      	ldr	r3, [pc, #132]	@ (8009328 <phNfcLib_Init+0x148>)
 80092a4:	4a2c      	ldr	r2, [pc, #176]	@ (8009358 <phNfcLib_Init+0x178>)
 80092a6:	f8c3 2754 	str.w	r2, [r3, #1876]	@ 0x754
#endif /* NXPBUILD__PHPAL_I18092MPI_SW */

#ifdef NXPBUILD__PHPAL_I18000P3M3_SW
            gphNfcLib_Params.sDiscLoop.pPal18000p3m3DataParams = &gphNfcLib_Params.spalI18000p3m3;
 80092aa:	4b1f      	ldr	r3, [pc, #124]	@ (8009328 <phNfcLib_Init+0x148>)
 80092ac:	4a2b      	ldr	r2, [pc, #172]	@ (800935c <phNfcLib_Init+0x17c>)
 80092ae:	f8c3 274c 	str.w	r2, [r3, #1868]	@ 0x74c
#endif /* NXPBUILD__PHPAL_I18000P3M3_SW */

#ifdef NXPBUILD__PHAL_I18000P3M3_SW
            gphNfcLib_Params.sDiscLoop.pAl18000p3m3DataParams = &gphNfcLib_Params.salI18000p3m3;
 80092b2:	4b1d      	ldr	r3, [pc, #116]	@ (8009328 <phNfcLib_Init+0x148>)
 80092b4:	4a2a      	ldr	r2, [pc, #168]	@ (8009360 <phNfcLib_Init+0x180>)
 80092b6:	f8c3 2750 	str.w	r2, [r3, #1872]	@ 0x750
#endif /* NXPBUILD__PHAL_I18000P3M3_SW */

#ifdef NXPBUILD__PHAL_T1T_SW
            gphNfcLib_Params.sDiscLoop.pAlT1TDataParams = &gphNfcLib_Params.salT1T;
 80092ba:	4b1b      	ldr	r3, [pc, #108]	@ (8009328 <phNfcLib_Init+0x148>)
 80092bc:	4a29      	ldr	r2, [pc, #164]	@ (8009364 <phNfcLib_Init+0x184>)
 80092be:	f8c3 2758 	str.w	r2, [r3, #1880]	@ 0x758
#endif /* NXPBUILD__PHAL_T1T_SW */
#endif /* NXPBUILD__PHAC_DISCLOOP_SW */

        }while(FALSE);

        if(wStatus != PH_ERR_SUCCESS)
 80092c2:	88fb      	ldrh	r3, [r7, #6]
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d002      	beq.n	80092ce <phNfcLib_Init+0xee>
        {
            dwStatus = PH_NFCLIB_STATUS_INTERNAL_ERROR;
 80092c8:	2310      	movs	r3, #16
 80092ca:	603b      	str	r3, [r7, #0]
 80092cc:	e025      	b.n	800931a <phNfcLib_Init+0x13a>
        }
        else
        {
            gphNfcLib_State.bNfcLibState      = eNfcLib_InitializedState;
 80092ce:	4b15      	ldr	r3, [pc, #84]	@ (8009324 <phNfcLib_Init+0x144>)
 80092d0:	2201      	movs	r2, #1
 80092d2:	701a      	strb	r2, [r3, #0]
            gphNfcLib_State.bProfileSelected  = PH_NFCLIB_ACTIVATION_PROFILE_NFC;
 80092d4:	4b13      	ldr	r3, [pc, #76]	@ (8009324 <phNfcLib_Init+0x144>)
 80092d6:	2200      	movs	r2, #0
 80092d8:	705a      	strb	r2, [r3, #1]
            gphNfcLib_State.wConfiguredRFTech = PH_NFCLIB_TECHNOLOGY_DEFAULT;
 80092da:	4b12      	ldr	r3, [pc, #72]	@ (8009324 <phNfcLib_Init+0x144>)
 80092dc:	2200      	movs	r2, #0
 80092de:	811a      	strh	r2, [r3, #8]
            gphNfcLib_State.bActivateBlocking = PH_NFCLIB_ACTIVATION_BLOCKINGMODE_DEFAULT;
 80092e0:	4b10      	ldr	r3, [pc, #64]	@ (8009324 <phNfcLib_Init+0x144>)
 80092e2:	2201      	movs	r2, #1
 80092e4:	709a      	strb	r2, [r3, #2]
            gphNfcLib_State.bDeactBlocking    = PH_NFCLIB_DEACTIVATION_BLOCKINGMODE_DEFAULT;
 80092e6:	4b0f      	ldr	r3, [pc, #60]	@ (8009324 <phNfcLib_Init+0x144>)
 80092e8:	2201      	movs	r2, #1
 80092ea:	70da      	strb	r2, [r3, #3]
            gphNfcLib_State.bLPCDState        = PH_OFF;
 80092ec:	4b0d      	ldr	r3, [pc, #52]	@ (8009324 <phNfcLib_Init+0x144>)
 80092ee:	2200      	movs	r2, #0
 80092f0:	715a      	strb	r2, [r3, #5]
            gphNfcLib_State.bTxState          = PH_NFCLIB_INT_TRANSMIT_OFF;
 80092f2:	4b0c      	ldr	r3, [pc, #48]	@ (8009324 <phNfcLib_Init+0x144>)
 80092f4:	2200      	movs	r2, #0
 80092f6:	719a      	strb	r2, [r3, #6]
            gphNfcLib_State.bMergedSakPrio    = PH_NFCLIB_ACTIVATION_MERGED_SAK_PRIO_14443;
 80092f8:	4b0a      	ldr	r3, [pc, #40]	@ (8009324 <phNfcLib_Init+0x144>)
 80092fa:	2200      	movs	r2, #0
 80092fc:	711a      	strb	r2, [r3, #4]
            gphNfcLib_State.bAuthMode         = PH_NFCLIB_MFDF_NOT_AUTHENTICATED;
 80092fe:	4b09      	ldr	r3, [pc, #36]	@ (8009324 <phNfcLib_Init+0x144>)
 8009300:	22ff      	movs	r2, #255	@ 0xff
 8009302:	f883 239d 	strb.w	r2, [r3, #925]	@ 0x39d
            gphNfcLib_Params.pNfcLib_ErrCallbck = NULL;
 8009306:	4b08      	ldr	r3, [pc, #32]	@ (8009328 <phNfcLib_Init+0x148>)
 8009308:	2200      	movs	r2, #0
 800930a:	f8c3 21b4 	str.w	r2, [r3, #436]	@ 0x1b4
            gphNfcLib_State.bFsdi             = PH_NXPNFCRDLIB_CONFIG_FSDI_VALUE;
 800930e:	4b05      	ldr	r3, [pc, #20]	@ (8009324 <phNfcLib_Init+0x144>)
 8009310:	2208      	movs	r2, #8
 8009312:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4

            dwStatus = PH_NFCLIB_STATUS_SUCCESS;
 8009316:	2300      	movs	r3, #0
 8009318:	603b      	str	r3, [r7, #0]
        }
    }

    return dwStatus;
 800931a:	683b      	ldr	r3, [r7, #0]
}
 800931c:	4618      	mov	r0, r3
 800931e:	3708      	adds	r7, #8
 8009320:	46bd      	mov	sp, r7
 8009322:	bd80      	pop	{r7, pc}
 8009324:	20001204 	.word	0x20001204
 8009328:	200008e4 	.word	0x200008e4
 800932c:	20001348 	.word	0x20001348
 8009330:	2000121c 	.word	0x2000121c
 8009334:	20000a80 	.word	0x20000a80
 8009338:	200008ec 	.word	0x200008ec
 800933c:	20000fec 	.word	0x20000fec
 8009340:	20000a9c 	.word	0x20000a9c
 8009344:	20000ab4 	.word	0x20000ab4
 8009348:	20000ae0 	.word	0x20000ae0
 800934c:	20000af4 	.word	0x20000af4
 8009350:	20000b30 	.word	0x20000b30
 8009354:	20000b08 	.word	0x20000b08
 8009358:	20000b50 	.word	0x20000b50
 800935c:	20000b24 	.word	0x20000b24
 8009360:	20000c08 	.word	0x20000c08
 8009364:	20000f5c 	.word	0x20000f5c

08009368 <phNfcLib_GetDataParams>:
}

void* phNfcLib_GetDataParams(
                             uint16_t wComponent
                             )
{
 8009368:	b480      	push	{r7}
 800936a:	b085      	sub	sp, #20
 800936c:	af00      	add	r7, sp, #0
 800936e:	4603      	mov	r3, r0
 8009370:	80fb      	strh	r3, [r7, #6]
    void * pDataparam = NULL;
 8009372:	2300      	movs	r3, #0
 8009374:	60fb      	str	r3, [r7, #12]

    if (((phNfcLib_StateMachine_t)gphNfcLib_State.bNfcLibState) != eNfcLib_ResetState)
 8009376:	4b9a      	ldr	r3, [pc, #616]	@ (80095e0 <phNfcLib_GetDataParams+0x278>)
 8009378:	781b      	ldrb	r3, [r3, #0]
 800937a:	2b00      	cmp	r3, #0
 800937c:	f000 8129 	beq.w	80095d2 <phNfcLib_GetDataParams+0x26a>
    {
        switch(wComponent & PH_COMP_MASK)
 8009380:	88fb      	ldrh	r3, [r7, #6]
 8009382:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8009386:	f5b3 4f65 	cmp.w	r3, #58624	@ 0xe500
 800938a:	f000 811e 	beq.w	80095ca <phNfcLib_GetDataParams+0x262>
 800938e:	f5b3 4f65 	cmp.w	r3, #58624	@ 0xe500
 8009392:	f300 811d 	bgt.w	80095d0 <phNfcLib_GetDataParams+0x268>
 8009396:	f5b3 4f64 	cmp.w	r3, #58368	@ 0xe400
 800939a:	f000 8113 	beq.w	80095c4 <phNfcLib_GetDataParams+0x25c>
 800939e:	f5b3 4f64 	cmp.w	r3, #58368	@ 0xe400
 80093a2:	f300 8115 	bgt.w	80095d0 <phNfcLib_GetDataParams+0x268>
 80093a6:	f5b3 4f62 	cmp.w	r3, #57856	@ 0xe200
 80093aa:	f000 8105 	beq.w	80095b8 <phNfcLib_GetDataParams+0x250>
 80093ae:	f5b3 4f62 	cmp.w	r3, #57856	@ 0xe200
 80093b2:	f300 810d 	bgt.w	80095d0 <phNfcLib_GetDataParams+0x268>
 80093b6:	f5b3 4f61 	cmp.w	r3, #57600	@ 0xe100
 80093ba:	f000 8100 	beq.w	80095be <phNfcLib_GetDataParams+0x256>
 80093be:	f5b3 4f61 	cmp.w	r3, #57600	@ 0xe100
 80093c2:	f300 8105 	bgt.w	80095d0 <phNfcLib_GetDataParams+0x268>
 80093c6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80093ca:	f000 80f2 	beq.w	80095b2 <phNfcLib_GetDataParams+0x24a>
 80093ce:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80093d2:	f300 80fd 	bgt.w	80095d0 <phNfcLib_GetDataParams+0x268>
 80093d6:	f5b3 5f18 	cmp.w	r3, #9728	@ 0x2600
 80093da:	f000 80d5 	beq.w	8009588 <phNfcLib_GetDataParams+0x220>
 80093de:	f5b3 5f18 	cmp.w	r3, #9728	@ 0x2600
 80093e2:	f300 80f5 	bgt.w	80095d0 <phNfcLib_GetDataParams+0x268>
 80093e6:	f5b3 5f0c 	cmp.w	r3, #8960	@ 0x2300
 80093ea:	f000 80c7 	beq.w	800957c <phNfcLib_GetDataParams+0x214>
 80093ee:	f5b3 5f0c 	cmp.w	r3, #8960	@ 0x2300
 80093f2:	f300 80ed 	bgt.w	80095d0 <phNfcLib_GetDataParams+0x268>
 80093f6:	f5b3 5f04 	cmp.w	r3, #8448	@ 0x2100
 80093fa:	f000 80c2 	beq.w	8009582 <phNfcLib_GetDataParams+0x21a>
 80093fe:	f5b3 5f04 	cmp.w	r3, #8448	@ 0x2100
 8009402:	f300 80e5 	bgt.w	80095d0 <phNfcLib_GetDataParams+0x268>
 8009406:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800940a:	f000 80b4 	beq.w	8009576 <phNfcLib_GetDataParams+0x20e>
 800940e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009412:	f300 80dd 	bgt.w	80095d0 <phNfcLib_GetDataParams+0x268>
 8009416:	f5b3 5fe8 	cmp.w	r3, #7424	@ 0x1d00
 800941a:	f000 80c4 	beq.w	80095a6 <phNfcLib_GetDataParams+0x23e>
 800941e:	f5b3 5fe8 	cmp.w	r3, #7424	@ 0x1d00
 8009422:	f300 80d5 	bgt.w	80095d0 <phNfcLib_GetDataParams+0x268>
 8009426:	f5b3 5fe0 	cmp.w	r3, #7168	@ 0x1c00
 800942a:	f000 80b9 	beq.w	80095a0 <phNfcLib_GetDataParams+0x238>
 800942e:	f5b3 5fe0 	cmp.w	r3, #7168	@ 0x1c00
 8009432:	f300 80cd 	bgt.w	80095d0 <phNfcLib_GetDataParams+0x268>
 8009436:	f5b3 5fc8 	cmp.w	r3, #6400	@ 0x1900
 800943a:	f000 8099 	beq.w	8009570 <phNfcLib_GetDataParams+0x208>
 800943e:	f5b3 5fc8 	cmp.w	r3, #6400	@ 0x1900
 8009442:	f300 80c5 	bgt.w	80095d0 <phNfcLib_GetDataParams+0x268>
 8009446:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 800944a:	f000 80af 	beq.w	80095ac <phNfcLib_GetDataParams+0x244>
 800944e:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 8009452:	f300 80bd 	bgt.w	80095d0 <phNfcLib_GetDataParams+0x268>
 8009456:	f5b3 5fa8 	cmp.w	r3, #5376	@ 0x1500
 800945a:	f000 809e 	beq.w	800959a <phNfcLib_GetDataParams+0x232>
 800945e:	f5b3 5fa8 	cmp.w	r3, #5376	@ 0x1500
 8009462:	f300 80b5 	bgt.w	80095d0 <phNfcLib_GetDataParams+0x268>
 8009466:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800946a:	f000 8093 	beq.w	8009594 <phNfcLib_GetDataParams+0x22c>
 800946e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8009472:	f300 80ad 	bgt.w	80095d0 <phNfcLib_GetDataParams+0x268>
 8009476:	f5b3 5f88 	cmp.w	r3, #4352	@ 0x1100
 800947a:	f000 8088 	beq.w	800958e <phNfcLib_GetDataParams+0x226>
 800947e:	f5b3 5f88 	cmp.w	r3, #4352	@ 0x1100
 8009482:	f300 80a5 	bgt.w	80095d0 <phNfcLib_GetDataParams+0x268>
 8009486:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800948a:	d06e      	beq.n	800956a <phNfcLib_GetDataParams+0x202>
 800948c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009490:	f300 809e 	bgt.w	80095d0 <phNfcLib_GetDataParams+0x268>
 8009494:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8009498:	d064      	beq.n	8009564 <phNfcLib_GetDataParams+0x1fc>
 800949a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800949e:	f300 8097 	bgt.w	80095d0 <phNfcLib_GetDataParams+0x268>
 80094a2:	f5b3 6f50 	cmp.w	r3, #3328	@ 0xd00
 80094a6:	d05a      	beq.n	800955e <phNfcLib_GetDataParams+0x1f6>
 80094a8:	f5b3 6f50 	cmp.w	r3, #3328	@ 0xd00
 80094ac:	f300 8090 	bgt.w	80095d0 <phNfcLib_GetDataParams+0x268>
 80094b0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80094b4:	d04d      	beq.n	8009552 <phNfcLib_GetDataParams+0x1ea>
 80094b6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80094ba:	f300 8089 	bgt.w	80095d0 <phNfcLib_GetDataParams+0x268>
 80094be:	f5b3 6f30 	cmp.w	r3, #2816	@ 0xb00
 80094c2:	d043      	beq.n	800954c <phNfcLib_GetDataParams+0x1e4>
 80094c4:	f5b3 6f30 	cmp.w	r3, #2816	@ 0xb00
 80094c8:	f300 8082 	bgt.w	80095d0 <phNfcLib_GetDataParams+0x268>
 80094cc:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80094d0:	d039      	beq.n	8009546 <phNfcLib_GetDataParams+0x1de>
 80094d2:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80094d6:	dc7b      	bgt.n	80095d0 <phNfcLib_GetDataParams+0x268>
 80094d8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80094dc:	d03c      	beq.n	8009558 <phNfcLib_GetDataParams+0x1f0>
 80094de:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80094e2:	dc75      	bgt.n	80095d0 <phNfcLib_GetDataParams+0x268>
 80094e4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80094e8:	d02a      	beq.n	8009540 <phNfcLib_GetDataParams+0x1d8>
 80094ea:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80094ee:	dc6f      	bgt.n	80095d0 <phNfcLib_GetDataParams+0x268>
 80094f0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80094f4:	d021      	beq.n	800953a <phNfcLib_GetDataParams+0x1d2>
 80094f6:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80094fa:	dc69      	bgt.n	80095d0 <phNfcLib_GetDataParams+0x268>
 80094fc:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8009500:	d018      	beq.n	8009534 <phNfcLib_GetDataParams+0x1cc>
 8009502:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8009506:	dc63      	bgt.n	80095d0 <phNfcLib_GetDataParams+0x268>
 8009508:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800950c:	d00f      	beq.n	800952e <phNfcLib_GetDataParams+0x1c6>
 800950e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009512:	dc5d      	bgt.n	80095d0 <phNfcLib_GetDataParams+0x268>
 8009514:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009518:	d003      	beq.n	8009522 <phNfcLib_GetDataParams+0x1ba>
 800951a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800951e:	d003      	beq.n	8009528 <phNfcLib_GetDataParams+0x1c0>
#endif /* defined (NXPBUILD__PHAL_MFPEVX_SW) || defined (NXPBUILD__PHAL_MFDFEVX_SW) || defined(NXPBUILD__PHAL_MFDFLIGHT_SW) ||   \
    defined (NXPBUILD__PHAL_MFDFEVX_SAM_NONX) || defined (NXPBUILD__PHAL_MFPEVX_SAM_NONX) || defined(NXPBUILD__PHAL_MFDUOX_SW)*/

        default:
            /* Do nothing. pDataparam is already null. */
            break;
 8009520:	e056      	b.n	80095d0 <phNfcLib_GetDataParams+0x268>
            pDataparam = (void *) &gphNfcLib_Params.sHal;
 8009522:	4b30      	ldr	r3, [pc, #192]	@ (80095e4 <phNfcLib_GetDataParams+0x27c>)
 8009524:	60fb      	str	r3, [r7, #12]
            break;
 8009526:	e054      	b.n	80095d2 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) &gphNfcLib_Params.spalI14443p3a;
 8009528:	4b2f      	ldr	r3, [pc, #188]	@ (80095e8 <phNfcLib_GetDataParams+0x280>)
 800952a:	60fb      	str	r3, [r7, #12]
            break;
 800952c:	e051      	b.n	80095d2 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) &gphNfcLib_Params.spalI14443p3b;
 800952e:	4b2f      	ldr	r3, [pc, #188]	@ (80095ec <phNfcLib_GetDataParams+0x284>)
 8009530:	60fb      	str	r3, [r7, #12]
            break;
 8009532:	e04e      	b.n	80095d2 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) &gphNfcLib_Params.spalI14443p4a;
 8009534:	4b2e      	ldr	r3, [pc, #184]	@ (80095f0 <phNfcLib_GetDataParams+0x288>)
 8009536:	60fb      	str	r3, [r7, #12]
            break;
 8009538:	e04b      	b.n	80095d2 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) &gphNfcLib_Params.spalI14443p4;
 800953a:	4b2e      	ldr	r3, [pc, #184]	@ (80095f4 <phNfcLib_GetDataParams+0x28c>)
 800953c:	60fb      	str	r3, [r7, #12]
            break;
 800953e:	e048      	b.n	80095d2 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) &gphNfcLib_Params.spalMifare;
 8009540:	4b2d      	ldr	r3, [pc, #180]	@ (80095f8 <phNfcLib_GetDataParams+0x290>)
 8009542:	60fb      	str	r3, [r7, #12]
            break;
 8009544:	e045      	b.n	80095d2 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) &gphNfcLib_Params.spalSli15693;
 8009546:	4b2d      	ldr	r3, [pc, #180]	@ (80095fc <phNfcLib_GetDataParams+0x294>)
 8009548:	60fb      	str	r3, [r7, #12]
            break;
 800954a:	e042      	b.n	80095d2 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) &gphNfcLib_Params.spalI18000p3m3;
 800954c:	4b2c      	ldr	r3, [pc, #176]	@ (8009600 <phNfcLib_GetDataParams+0x298>)
 800954e:	60fb      	str	r3, [r7, #12]
            break;
 8009550:	e03f      	b.n	80095d2 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) &gphNfcLib_Params.spalI18092mPI;
 8009552:	4b2c      	ldr	r3, [pc, #176]	@ (8009604 <phNfcLib_GetDataParams+0x29c>)
 8009554:	60fb      	str	r3, [r7, #12]
            break;
 8009556:	e03c      	b.n	80095d2 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) &gphNfcLib_Params.spalFelica;
 8009558:	4b2b      	ldr	r3, [pc, #172]	@ (8009608 <phNfcLib_GetDataParams+0x2a0>)
 800955a:	60fb      	str	r3, [r7, #12]
            break;
 800955c:	e039      	b.n	80095d2 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) &gphNfcLib_Params.spalI18092mT;
 800955e:	4b2b      	ldr	r3, [pc, #172]	@ (800960c <phNfcLib_GetDataParams+0x2a4>)
 8009560:	60fb      	str	r3, [r7, #12]
            break;
 8009562:	e036      	b.n	80095d2 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) &gphNfcLib_Params.spalI14443p4mC;
 8009564:	4b2a      	ldr	r3, [pc, #168]	@ (8009610 <phNfcLib_GetDataParams+0x2a8>)
 8009566:	60fb      	str	r3, [r7, #12]
            break;
 8009568:	e033      	b.n	80095d2 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) &gphNfcLib_Params.salMFC;
 800956a:	4b2a      	ldr	r3, [pc, #168]	@ (8009614 <phNfcLib_GetDataParams+0x2ac>)
 800956c:	60fb      	str	r3, [r7, #12]
            break;
 800956e:	e030      	b.n	80095d2 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) &gphNfcLib_Params.salMFDF;
 8009570:	4b29      	ldr	r3, [pc, #164]	@ (8009618 <phNfcLib_GetDataParams+0x2b0>)
 8009572:	60fb      	str	r3, [r7, #12]
            break;
 8009574:	e02d      	b.n	80095d2 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) &gphNfcLib_Params.salMFDFEVx;
 8009576:	4b29      	ldr	r3, [pc, #164]	@ (800961c <phNfcLib_GetDataParams+0x2b4>)
 8009578:	60fb      	str	r3, [r7, #12]
            break;
 800957a:	e02a      	b.n	80095d2 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) &gphNfcLib_Params.salMFDFLight;
 800957c:	4b28      	ldr	r3, [pc, #160]	@ (8009620 <phNfcLib_GetDataParams+0x2b8>)
 800957e:	60fb      	str	r3, [r7, #12]
            break;
 8009580:	e027      	b.n	80095d2 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) &gphNfcLib_Params.salMFPEVx;
 8009582:	4b28      	ldr	r3, [pc, #160]	@ (8009624 <phNfcLib_GetDataParams+0x2bc>)
 8009584:	60fb      	str	r3, [r7, #12]
            break;
 8009586:	e024      	b.n	80095d2 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) &gphNfcLib_Params.salMFNtag42XDNA;
 8009588:	4b27      	ldr	r3, [pc, #156]	@ (8009628 <phNfcLib_GetDataParams+0x2c0>)
 800958a:	60fb      	str	r3, [r7, #12]
            break;
 800958c:	e021      	b.n	80095d2 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) &gphNfcLib_Params.salMFUL;
 800958e:	4b27      	ldr	r3, [pc, #156]	@ (800962c <phNfcLib_GetDataParams+0x2c4>)
 8009590:	60fb      	str	r3, [r7, #12]
            break;
 8009592:	e01e      	b.n	80095d2 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) &gphNfcLib_Params.salFelica;
 8009594:	4b26      	ldr	r3, [pc, #152]	@ (8009630 <phNfcLib_GetDataParams+0x2c8>)
 8009596:	60fb      	str	r3, [r7, #12]
            break;
 8009598:	e01b      	b.n	80095d2 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) &gphNfcLib_Params.salICode;
 800959a:	4b26      	ldr	r3, [pc, #152]	@ (8009634 <phNfcLib_GetDataParams+0x2cc>)
 800959c:	60fb      	str	r3, [r7, #12]
            break;
 800959e:	e018      	b.n	80095d2 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) &gphNfcLib_Params.salT1T;
 80095a0:	4b25      	ldr	r3, [pc, #148]	@ (8009638 <phNfcLib_GetDataParams+0x2d0>)
 80095a2:	60fb      	str	r3, [r7, #12]
            break;
 80095a4:	e015      	b.n	80095d2 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) &gphNfcLib_Params.salTop;
 80095a6:	4b25      	ldr	r3, [pc, #148]	@ (800963c <phNfcLib_GetDataParams+0x2d4>)
 80095a8:	60fb      	str	r3, [r7, #12]
            break;
 80095aa:	e012      	b.n	80095d2 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) &gphNfcLib_Params.salI18000p3m3;
 80095ac:	4b24      	ldr	r3, [pc, #144]	@ (8009640 <phNfcLib_GetDataParams+0x2d8>)
 80095ae:	60fb      	str	r3, [r7, #12]
            break;
 80095b0:	e00f      	b.n	80095d2 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) &gphNfcLib_Params.sDiscLoop;
 80095b2:	4b24      	ldr	r3, [pc, #144]	@ (8009644 <phNfcLib_GetDataParams+0x2dc>)
 80095b4:	60fb      	str	r3, [r7, #12]
            break;
 80095b6:	e00c      	b.n	80095d2 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) PTR_sKeyStore;
 80095b8:	4b23      	ldr	r3, [pc, #140]	@ (8009648 <phNfcLib_GetDataParams+0x2e0>)
 80095ba:	60fb      	str	r3, [r7, #12]
            break;
 80095bc:	e009      	b.n	80095d2 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) PTR_sCryptoSym;
 80095be:	2300      	movs	r3, #0
 80095c0:	60fb      	str	r3, [r7, #12]
            break;
 80095c2:	e006      	b.n	80095d2 <phNfcLib_GetDataParams+0x26a>
            pDataparam = (void *) PTR_sCryptoRng;
 80095c4:	4b21      	ldr	r3, [pc, #132]	@ (800964c <phNfcLib_GetDataParams+0x2e4>)
 80095c6:	60fb      	str	r3, [r7, #12]
            break;
 80095c8:	e003      	b.n	80095d2 <phNfcLib_GetDataParams+0x26a>
            pDataparam = &sTMI;
 80095ca:	4b21      	ldr	r3, [pc, #132]	@ (8009650 <phNfcLib_GetDataParams+0x2e8>)
 80095cc:	60fb      	str	r3, [r7, #12]
            break;
 80095ce:	e000      	b.n	80095d2 <phNfcLib_GetDataParams+0x26a>
            break;
 80095d0:	bf00      	nop
        }
    }
    return pDataparam;
 80095d2:	68fb      	ldr	r3, [r7, #12]
}
 80095d4:	4618      	mov	r0, r3
 80095d6:	3714      	adds	r7, #20
 80095d8:	46bd      	mov	sp, r7
 80095da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095de:	4770      	bx	lr
 80095e0:	20001204 	.word	0x20001204
 80095e4:	200008ec 	.word	0x200008ec
 80095e8:	20000a9c 	.word	0x20000a9c
 80095ec:	20000ab4 	.word	0x20000ab4
 80095f0:	20000ae0 	.word	0x20000ae0
 80095f4:	20000af4 	.word	0x20000af4
 80095f8:	20000bfc 	.word	0x20000bfc
 80095fc:	20000b08 	.word	0x20000b08
 8009600:	20000b24 	.word	0x20000b24
 8009604:	20000b50 	.word	0x20000b50
 8009608:	20000b30 	.word	0x20000b30
 800960c:	20000b74 	.word	0x20000b74
 8009610:	20000bc4 	.word	0x20000bc4
 8009614:	20000c40 	.word	0x20000c40
 8009618:	20000c4c 	.word	0x20000c4c
 800961c:	20000cb4 	.word	0x20000cb4
 8009620:	20000d68 	.word	0x20000d68
 8009624:	20000e14 	.word	0x20000e14
 8009628:	20000eb4 	.word	0x20000eb4
 800962c:	20000e98 	.word	0x20000e98
 8009630:	20000c14 	.word	0x20000c14
 8009634:	20000c20 	.word	0x20000c20
 8009638:	20000f5c 	.word	0x20000f5c
 800963c:	20000f6c 	.word	0x20000f6c
 8009640:	20000c08 	.word	0x20000c08
 8009644:	20000fec 	.word	0x20000fec
 8009648:	20000a80 	.word	0x20000a80
 800964c:	200011e4 	.word	0x200011e4
 8009650:	20001944 	.word	0x20001944

08009654 <phTMIUtils_Init>:
phStatus_t phTMIUtils_Init(
                           phTMIUtils_t * pDataParams,
                           uint8_t * pTMIBuffer,
                           uint32_t dwBufLen
                           )
{
 8009654:	b480      	push	{r7}
 8009656:	b085      	sub	sp, #20
 8009658:	af00      	add	r7, sp, #0
 800965a:	60f8      	str	r0, [r7, #12]
 800965c:	60b9      	str	r1, [r7, #8]
 800965e:	607a      	str	r2, [r7, #4]
    PH_ASSERT_NULL (pDataParams);
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	2b00      	cmp	r3, #0
 8009664:	d101      	bne.n	800966a <phTMIUtils_Init+0x16>
 8009666:	2321      	movs	r3, #33	@ 0x21
 8009668:	e018      	b.n	800969c <phTMIUtils_Init+0x48>
    /* Check parameters */
    if ((pTMIBuffer == NULL) || (dwBufLen == 0U))
 800966a:	68bb      	ldr	r3, [r7, #8]
 800966c:	2b00      	cmp	r3, #0
 800966e:	d002      	beq.n	8009676 <phTMIUtils_Init+0x22>
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	2b00      	cmp	r3, #0
 8009674:	d102      	bne.n	800967c <phTMIUtils_Init+0x28>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_TMIUTILS);
 8009676:	f24e 5321 	movw	r3, #58657	@ 0xe521
 800967a:	e00f      	b.n	800969c <phTMIUtils_Init+0x48>
    }
    pDataParams->pTMIBuffer = pTMIBuffer;
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	68ba      	ldr	r2, [r7, #8]
 8009680:	601a      	str	r2, [r3, #0]
    pDataParams->dwTMIBufLen = dwBufLen;
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	687a      	ldr	r2, [r7, #4]
 8009686:	605a      	str	r2, [r3, #4]
    pDataParams->dwTMIbufIndex = 0;
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	2200      	movs	r2, #0
 800968c:	609a      	str	r2, [r3, #8]
    pDataParams->bTMIStatus = PH_OFF;
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	2200      	movs	r2, #0
 8009692:	731a      	strb	r2, [r3, #12]
    pDataParams->dwOffsetInTMI = 0;
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	2200      	movs	r2, #0
 8009698:	611a      	str	r2, [r3, #16]

    return PH_ERR_SUCCESS;
 800969a:	2300      	movs	r3, #0
}
 800969c:	4618      	mov	r0, r3
 800969e:	3714      	adds	r7, #20
 80096a0:	46bd      	mov	sp, r7
 80096a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a6:	4770      	bx	lr

080096a8 <phTMIUtils_ActivateTMICollection>:

phStatus_t phTMIUtils_ActivateTMICollection(
    phTMIUtils_t *pDataParams,
    uint8_t bOption
    )
{
 80096a8:	b480      	push	{r7}
 80096aa:	b083      	sub	sp, #12
 80096ac:	af00      	add	r7, sp, #0
 80096ae:	6078      	str	r0, [r7, #4]
 80096b0:	460b      	mov	r3, r1
 80096b2:	70fb      	strb	r3, [r7, #3]
    if ((pDataParams == NULL) || (pDataParams->dwTMIBufLen == 0U))
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d003      	beq.n	80096c2 <phTMIUtils_ActivateTMICollection+0x1a>
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	685b      	ldr	r3, [r3, #4]
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d102      	bne.n	80096c8 <phTMIUtils_ActivateTMICollection+0x20>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_TMIUTILS);
 80096c2:	f24e 5321 	movw	r3, #58657	@ 0xe521
 80096c6:	e02c      	b.n	8009722 <phTMIUtils_ActivateTMICollection+0x7a>
    }

    switch (bOption)
 80096c8:	78fb      	ldrb	r3, [r7, #3]
 80096ca:	2b04      	cmp	r3, #4
 80096cc:	d825      	bhi.n	800971a <phTMIUtils_ActivateTMICollection+0x72>
 80096ce:	a201      	add	r2, pc, #4	@ (adr r2, 80096d4 <phTMIUtils_ActivateTMICollection+0x2c>)
 80096d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096d4:	080096e9 	.word	0x080096e9
 80096d8:	080096fd 	.word	0x080096fd
 80096dc:	08009705 	.word	0x08009705
 80096e0:	080096fd 	.word	0x080096fd
 80096e4:	0800970d 	.word	0x0800970d
    {
    case PH_TMIUTILS_DEACTIVATE_TMI:

        /* Deactivate TMI Collection */
        pDataParams->dwTMIBufLen = 0;
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	2200      	movs	r2, #0
 80096ec:	605a      	str	r2, [r3, #4]
        pDataParams->dwOffsetInTMI = 0;
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	2200      	movs	r2, #0
 80096f2:	611a      	str	r2, [r3, #16]
        pDataParams->bTMIStatus = PH_OFF;
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	2200      	movs	r2, #0
 80096f8:	731a      	strb	r2, [r3, #12]
        break;
 80096fa:	e011      	b.n	8009720 <phTMIUtils_ActivateTMICollection+0x78>

    case PH_TMIUTILS_ACTIVATE_TMI:
    case PH_TMIUTILS_RESUME_TMI:

        /* Activate/Resume TMI collection */
        pDataParams->bTMIStatus = PH_ON;
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	2201      	movs	r2, #1
 8009700:	731a      	strb	r2, [r3, #12]
        break;
 8009702:	e00d      	b.n	8009720 <phTMIUtils_ActivateTMICollection+0x78>

    case PH_TMIUTILS_PAUSE_TMI:

        /* Pause TMI collection */
        pDataParams->bTMIStatus = PH_OFF;
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	2200      	movs	r2, #0
 8009708:	731a      	strb	r2, [r3, #12]
        break;
 800970a:	e009      	b.n	8009720 <phTMIUtils_ActivateTMICollection+0x78>

    case PH_TMIUTILS_RESET_TMI:

        /* Reset TMI collection buffer index to 0 */
        pDataParams->dwTMIbufIndex = 0;
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	2200      	movs	r2, #0
 8009710:	609a      	str	r2, [r3, #8]
        pDataParams->dwOffsetInTMI = 0;
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	2200      	movs	r2, #0
 8009716:	611a      	str	r2, [r3, #16]
        break;
 8009718:	e002      	b.n	8009720 <phTMIUtils_ActivateTMICollection+0x78>

    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_TMIUTILS);
 800971a:	f24e 5321 	movw	r3, #58657	@ 0xe521
 800971e:	e000      	b.n	8009722 <phTMIUtils_ActivateTMICollection+0x7a>

    }
    return PH_ERR_SUCCESS;
 8009720:	2300      	movs	r3, #0
}
 8009722:	4618      	mov	r0, r3
 8009724:	370c      	adds	r7, #12
 8009726:	46bd      	mov	sp, r7
 8009728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800972c:	4770      	bx	lr
 800972e:	bf00      	nop

08009730 <phTools_DecodeParity>:
                                uint16_t wOutBufferSize,
                                uint8_t * pOutBuffer,
                                uint16_t * pOutBufferLength,
                                uint8_t * pOutBufferBits
                                )
{
 8009730:	b580      	push	{r7, lr}
 8009732:	b086      	sub	sp, #24
 8009734:	af00      	add	r7, sp, #0
 8009736:	6039      	str	r1, [r7, #0]
 8009738:	4611      	mov	r1, r2
 800973a:	461a      	mov	r2, r3
 800973c:	4603      	mov	r3, r0
 800973e:	71fb      	strb	r3, [r7, #7]
 8009740:	460b      	mov	r3, r1
 8009742:	80bb      	strh	r3, [r7, #4]
 8009744:	4613      	mov	r3, r2
 8009746:	71bb      	strb	r3, [r7, #6]
    uint16_t    PH_MEMLOC_REM wDiv;
    uint8_t     PH_MEMLOC_REM bMod;
    uint8_t     PH_MEMLOC_REM bParity;

    /* Parameter check */
    if (((bOption != PH_TOOLS_PARITY_OPTION_EVEN) && (bOption != PH_TOOLS_PARITY_OPTION_ODD)) || (bInBufferBits > 7U))
 8009748:	79fb      	ldrb	r3, [r7, #7]
 800974a:	2b00      	cmp	r3, #0
 800974c:	d002      	beq.n	8009754 <phTools_DecodeParity+0x24>
 800974e:	79fb      	ldrb	r3, [r7, #7]
 8009750:	2b01      	cmp	r3, #1
 8009752:	d102      	bne.n	800975a <phTools_DecodeParity+0x2a>
 8009754:	79bb      	ldrb	r3, [r7, #6]
 8009756:	2b07      	cmp	r3, #7
 8009758:	d902      	bls.n	8009760 <phTools_DecodeParity+0x30>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_TOOLS);
 800975a:	f24e 3321 	movw	r3, #58145	@ 0xe321
 800975e:	e0fa      	b.n	8009956 <phTools_DecodeParity+0x226>
    }

    /* Parameter check */
    if (wInBufferLength == 0U)
 8009760:	88bb      	ldrh	r3, [r7, #4]
 8009762:	2b00      	cmp	r3, #0
 8009764:	d10d      	bne.n	8009782 <phTools_DecodeParity+0x52>
    {
        /* Zero input length is simply passed through */
        if (bInBufferBits == 0U)
 8009766:	79bb      	ldrb	r3, [r7, #6]
 8009768:	2b00      	cmp	r3, #0
 800976a:	d107      	bne.n	800977c <phTools_DecodeParity+0x4c>
        {
            (*pOutBufferLength) = 0;
 800976c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800976e:	2200      	movs	r2, #0
 8009770:	801a      	strh	r2, [r3, #0]
            *pOutBufferBits = 0;
 8009772:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009774:	2200      	movs	r2, #0
 8009776:	701a      	strb	r2, [r3, #0]
            return PH_ERR_SUCCESS;
 8009778:	2300      	movs	r3, #0
 800977a:	e0ec      	b.n	8009956 <phTools_DecodeParity+0x226>
        }
        /* Invalid parameter */
        else
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_TOOLS);
 800977c:	f24e 3321 	movw	r3, #58145	@ 0xe321
 8009780:	e0e9      	b.n	8009956 <phTools_DecodeParity+0x226>
        }
    }

    /* Retrieve DIV and MOD */
    if (bInBufferBits == 0U)
 8009782:	79bb      	ldrb	r3, [r7, #6]
 8009784:	2b00      	cmp	r3, #0
 8009786:	d111      	bne.n	80097ac <phTools_DecodeParity+0x7c>
    {
        wDiv = (uint16_t)(wInBufferLength / 9U);
 8009788:	88bb      	ldrh	r3, [r7, #4]
 800978a:	4a75      	ldr	r2, [pc, #468]	@ (8009960 <phTools_DecodeParity+0x230>)
 800978c:	fba2 2303 	umull	r2, r3, r2, r3
 8009790:	085b      	lsrs	r3, r3, #1
 8009792:	823b      	strh	r3, [r7, #16]
        bMod = (uint8_t)(wInBufferLength % 9U);
 8009794:	88ba      	ldrh	r2, [r7, #4]
 8009796:	4b72      	ldr	r3, [pc, #456]	@ (8009960 <phTools_DecodeParity+0x230>)
 8009798:	fba3 1302 	umull	r1, r3, r3, r2
 800979c:	0859      	lsrs	r1, r3, #1
 800979e:	460b      	mov	r3, r1
 80097a0:	00db      	lsls	r3, r3, #3
 80097a2:	440b      	add	r3, r1
 80097a4:	1ad3      	subs	r3, r2, r3
 80097a6:	b29b      	uxth	r3, r3
 80097a8:	73fb      	strb	r3, [r7, #15]
 80097aa:	e012      	b.n	80097d2 <phTools_DecodeParity+0xa2>
    }
    else
    {
        wDiv = (uint16_t)((wInBufferLength - 1U) / 9U);
 80097ac:	88bb      	ldrh	r3, [r7, #4]
 80097ae:	3b01      	subs	r3, #1
 80097b0:	4a6b      	ldr	r2, [pc, #428]	@ (8009960 <phTools_DecodeParity+0x230>)
 80097b2:	fba2 2303 	umull	r2, r3, r2, r3
 80097b6:	085b      	lsrs	r3, r3, #1
 80097b8:	823b      	strh	r3, [r7, #16]
        bMod = (uint8_t)((wInBufferLength - 1U) % 9U);
 80097ba:	88bb      	ldrh	r3, [r7, #4]
 80097bc:	1e59      	subs	r1, r3, #1
 80097be:	4b68      	ldr	r3, [pc, #416]	@ (8009960 <phTools_DecodeParity+0x230>)
 80097c0:	fba3 2301 	umull	r2, r3, r3, r1
 80097c4:	085a      	lsrs	r2, r3, #1
 80097c6:	4613      	mov	r3, r2
 80097c8:	00db      	lsls	r3, r3, #3
 80097ca:	4413      	add	r3, r2
 80097cc:	1aca      	subs	r2, r1, r3
 80097ce:	4613      	mov	r3, r2
 80097d0:	73fb      	strb	r3, [r7, #15]
    }

    /* Calculate number of output bytes */
    (*pOutBufferLength) = (uint16_t)((wDiv << 3U) + bMod);
 80097d2:	8a3b      	ldrh	r3, [r7, #16]
 80097d4:	00db      	lsls	r3, r3, #3
 80097d6:	b29a      	uxth	r2, r3
 80097d8:	7bfb      	ldrb	r3, [r7, #15]
 80097da:	b29b      	uxth	r3, r3
 80097dc:	4413      	add	r3, r2
 80097de:	b29a      	uxth	r2, r3
 80097e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097e2:	801a      	strh	r2, [r3, #0]
    if (bMod > bInBufferBits)
 80097e4:	7bfa      	ldrb	r2, [r7, #15]
 80097e6:	79bb      	ldrb	r3, [r7, #6]
 80097e8:	429a      	cmp	r2, r3
 80097ea:	d905      	bls.n	80097f8 <phTools_DecodeParity+0xc8>
    {
        --(*pOutBufferLength);
 80097ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097ee:	881b      	ldrh	r3, [r3, #0]
 80097f0:	3b01      	subs	r3, #1
 80097f2:	b29a      	uxth	r2, r3
 80097f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097f6:	801a      	strh	r2, [r3, #0]
    }

    /* Calculate number of rest-bits of output */
    *pOutBufferBits = (uint8_t)((8U - (((8U + ((*pOutBufferLength) % 8U)) - bInBufferBits) % 8U)) % 8U);
 80097f8:	79bb      	ldrb	r3, [r7, #6]
 80097fa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80097fc:	8812      	ldrh	r2, [r2, #0]
 80097fe:	1a9b      	subs	r3, r3, r2
 8009800:	b2db      	uxtb	r3, r3
 8009802:	f003 0307 	and.w	r3, r3, #7
 8009806:	b2da      	uxtb	r2, r3
 8009808:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800980a:	701a      	strb	r2, [r3, #0]

    /* Increment output length in case of incomplete byte */
    if (*pOutBufferBits > 0U)
 800980c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800980e:	781b      	ldrb	r3, [r3, #0]
 8009810:	2b00      	cmp	r3, #0
 8009812:	d005      	beq.n	8009820 <phTools_DecodeParity+0xf0>
    {
        ++(*pOutBufferLength);
 8009814:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009816:	881b      	ldrh	r3, [r3, #0]
 8009818:	3301      	adds	r3, #1
 800981a:	b29a      	uxth	r2, r3
 800981c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800981e:	801a      	strh	r2, [r3, #0]
    }

    /* Buffer overflow check*/
    if (wOutBufferSize < (*pOutBufferLength))
 8009820:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009822:	881b      	ldrh	r3, [r3, #0]
 8009824:	8c3a      	ldrh	r2, [r7, #32]
 8009826:	429a      	cmp	r2, r3
 8009828:	d205      	bcs.n	8009836 <phTools_DecodeParity+0x106>
    {
        (*pOutBufferLength) = 0;
 800982a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800982c:	2200      	movs	r2, #0
 800982e:	801a      	strh	r2, [r3, #0]
        return PH_ADD_COMPCODE_FIXED(PH_ERR_BUFFER_OVERFLOW, PH_COMP_TOOLS);
 8009830:	f24e 3304 	movw	r3, #58116	@ 0xe304
 8009834:	e08f      	b.n	8009956 <phTools_DecodeParity+0x226>
    }

    /* Prepare loop vars */
    wByteIndexIn = 0U;
 8009836:	2300      	movs	r3, #0
 8009838:	82fb      	strh	r3, [r7, #22]
    wByteIndexOut = 0U;
 800983a:	2300      	movs	r3, #0
 800983c:	82bb      	strh	r3, [r7, #20]
    bBitPosition = 7U;
 800983e:	2307      	movs	r3, #7
 8009840:	74fb      	strb	r3, [r7, #19]

    /* Do for each byte */
    for (; wByteIndexOut < (*pOutBufferLength); ++wByteIndexOut, ++wByteIndexIn, --bBitPosition)
 8009842:	e068      	b.n	8009916 <phTools_DecodeParity+0x1e6>
    {
        /* Append source bits to output */
        pOutBuffer[wByteIndexOut] = (uint8_t)(pInBuffer[wByteIndexIn] >> (7U - bBitPosition));
 8009844:	8afb      	ldrh	r3, [r7, #22]
 8009846:	683a      	ldr	r2, [r7, #0]
 8009848:	4413      	add	r3, r2
 800984a:	781b      	ldrb	r3, [r3, #0]
 800984c:	461a      	mov	r2, r3
 800984e:	7cfb      	ldrb	r3, [r7, #19]
 8009850:	f1c3 0307 	rsb	r3, r3, #7
 8009854:	fa42 f103 	asr.w	r1, r2, r3
 8009858:	8abb      	ldrh	r3, [r7, #20]
 800985a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800985c:	4413      	add	r3, r2
 800985e:	b2ca      	uxtb	r2, r1
 8009860:	701a      	strb	r2, [r3, #0]

        /* If there is more data bits in the sourcebyte append it to next data byte */
        if ((wByteIndexIn + /* */ 1U) < wInBufferLength)
 8009862:	8afb      	ldrh	r3, [r7, #22]
 8009864:	1c5a      	adds	r2, r3, #1
 8009866:	88bb      	ldrh	r3, [r7, #4]
 8009868:	429a      	cmp	r2, r3
 800986a:	d243      	bcs.n	80098f4 <phTools_DecodeParity+0x1c4>
        {
            /* Append remaining bits to output */
            pOutBuffer[wByteIndexOut] |= (uint8_t)(pInBuffer[wByteIndexIn + 1U] << (1U + bBitPosition));
 800986c:	8abb      	ldrh	r3, [r7, #20]
 800986e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009870:	4413      	add	r3, r2
 8009872:	7819      	ldrb	r1, [r3, #0]
 8009874:	8afb      	ldrh	r3, [r7, #22]
 8009876:	3301      	adds	r3, #1
 8009878:	683a      	ldr	r2, [r7, #0]
 800987a:	4413      	add	r3, r2
 800987c:	781b      	ldrb	r3, [r3, #0]
 800987e:	461a      	mov	r2, r3
 8009880:	7cfb      	ldrb	r3, [r7, #19]
 8009882:	3301      	adds	r3, #1
 8009884:	fa02 f303 	lsl.w	r3, r2, r3
 8009888:	b2da      	uxtb	r2, r3
 800988a:	8abb      	ldrh	r3, [r7, #20]
 800988c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800988e:	4403      	add	r3, r0
 8009890:	430a      	orrs	r2, r1
 8009892:	b2d2      	uxtb	r2, r2
 8009894:	701a      	strb	r2, [r3, #0]

            /* Perform parity checking if this isn't an incomplete byte */
            if ((*pOutBufferBits == 0U)
 8009896:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009898:	781b      	ldrb	r3, [r3, #0]
 800989a:	2b00      	cmp	r3, #0
 800989c:	d005      	beq.n	80098aa <phTools_DecodeParity+0x17a>
                || ((wByteIndexOut + /* */ 1U) < (*pOutBufferLength)))
 800989e:	8abb      	ldrh	r3, [r7, #20]
 80098a0:	3301      	adds	r3, #1
 80098a2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80098a4:	8812      	ldrh	r2, [r2, #0]
 80098a6:	4293      	cmp	r3, r2
 80098a8:	d224      	bcs.n	80098f4 <phTools_DecodeParity+0x1c4>
            {
                bParity = phTools_CalcParity(pOutBuffer[wByteIndexOut], bOption);
 80098aa:	8abb      	ldrh	r3, [r7, #20]
 80098ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80098ae:	4413      	add	r3, r2
 80098b0:	781b      	ldrb	r3, [r3, #0]
 80098b2:	79fa      	ldrb	r2, [r7, #7]
 80098b4:	4611      	mov	r1, r2
 80098b6:	4618      	mov	r0, r3
 80098b8:	f000 f854 	bl	8009964 <phTools_CalcParity>
 80098bc:	4603      	mov	r3, r0
 80098be:	73bb      	strb	r3, [r7, #14]
                if ((pInBuffer[wByteIndexIn + 1U] & (uint8_t)(1U << (7U - bBitPosition))) != (bParity << (7U - bBitPosition)))
 80098c0:	8afb      	ldrh	r3, [r7, #22]
 80098c2:	3301      	adds	r3, #1
 80098c4:	683a      	ldr	r2, [r7, #0]
 80098c6:	4413      	add	r3, r2
 80098c8:	781a      	ldrb	r2, [r3, #0]
 80098ca:	7cfb      	ldrb	r3, [r7, #19]
 80098cc:	f1c3 0307 	rsb	r3, r3, #7
 80098d0:	2101      	movs	r1, #1
 80098d2:	fa01 f303 	lsl.w	r3, r1, r3
 80098d6:	b2db      	uxtb	r3, r3
 80098d8:	4013      	ands	r3, r2
 80098da:	b2db      	uxtb	r3, r3
 80098dc:	4619      	mov	r1, r3
 80098de:	7bba      	ldrb	r2, [r7, #14]
 80098e0:	7cfb      	ldrb	r3, [r7, #19]
 80098e2:	f1c3 0307 	rsb	r3, r3, #7
 80098e6:	fa02 f303 	lsl.w	r3, r2, r3
 80098ea:	4299      	cmp	r1, r3
 80098ec:	d002      	beq.n	80098f4 <phTools_DecodeParity+0x1c4>
                {
                    return PH_ADD_COMPCODE_FIXED(PH_ERR_INTEGRITY_ERROR, PH_COMP_TOOLS);
 80098ee:	f24e 3302 	movw	r3, #58114	@ 0xe302
 80098f2:	e030      	b.n	8009956 <phTools_DecodeParity+0x226>
                }
            }
        }

        /* We have reached the 8th parity bit, the input buffer index is now one ahead */
        if (bBitPosition == 0U)
 80098f4:	7cfb      	ldrb	r3, [r7, #19]
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d104      	bne.n	8009904 <phTools_DecodeParity+0x1d4>
        {
            bBitPosition = 8;
 80098fa:	2308      	movs	r3, #8
 80098fc:	74fb      	strb	r3, [r7, #19]
            ++wByteIndexIn;
 80098fe:	8afb      	ldrh	r3, [r7, #22]
 8009900:	3301      	adds	r3, #1
 8009902:	82fb      	strh	r3, [r7, #22]
    for (; wByteIndexOut < (*pOutBufferLength); ++wByteIndexOut, ++wByteIndexIn, --bBitPosition)
 8009904:	8abb      	ldrh	r3, [r7, #20]
 8009906:	3301      	adds	r3, #1
 8009908:	82bb      	strh	r3, [r7, #20]
 800990a:	8afb      	ldrh	r3, [r7, #22]
 800990c:	3301      	adds	r3, #1
 800990e:	82fb      	strh	r3, [r7, #22]
 8009910:	7cfb      	ldrb	r3, [r7, #19]
 8009912:	3b01      	subs	r3, #1
 8009914:	74fb      	strb	r3, [r7, #19]
 8009916:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009918:	881b      	ldrh	r3, [r3, #0]
 800991a:	8aba      	ldrh	r2, [r7, #20]
 800991c:	429a      	cmp	r2, r3
 800991e:	d391      	bcc.n	8009844 <phTools_DecodeParity+0x114>
        }
    }

    /* Mask out invalid bits of last byte */
    if (*pOutBufferBits > 0U)
 8009920:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009922:	781b      	ldrb	r3, [r3, #0]
 8009924:	2b00      	cmp	r3, #0
 8009926:	d015      	beq.n	8009954 <phTools_DecodeParity+0x224>
    {
        pOutBuffer[(*pOutBufferLength) - 1U] &= (uint8_t)(0xFFU >> (8U - *pOutBufferBits));
 8009928:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800992a:	881b      	ldrh	r3, [r3, #0]
 800992c:	3b01      	subs	r3, #1
 800992e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009930:	4413      	add	r3, r2
 8009932:	7819      	ldrb	r1, [r3, #0]
 8009934:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009936:	781b      	ldrb	r3, [r3, #0]
 8009938:	f1c3 0308 	rsb	r3, r3, #8
 800993c:	22ff      	movs	r2, #255	@ 0xff
 800993e:	fa22 f303 	lsr.w	r3, r2, r3
 8009942:	b2da      	uxtb	r2, r3
 8009944:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009946:	881b      	ldrh	r3, [r3, #0]
 8009948:	3b01      	subs	r3, #1
 800994a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800994c:	4403      	add	r3, r0
 800994e:	400a      	ands	r2, r1
 8009950:	b2d2      	uxtb	r2, r2
 8009952:	701a      	strb	r2, [r3, #0]
    }

    return PH_ERR_SUCCESS;
 8009954:	2300      	movs	r3, #0
}
 8009956:	4618      	mov	r0, r3
 8009958:	3718      	adds	r7, #24
 800995a:	46bd      	mov	sp, r7
 800995c:	bd80      	pop	{r7, pc}
 800995e:	bf00      	nop
 8009960:	38e38e39 	.word	0x38e38e39

08009964 <phTools_CalcParity>:

static uint8_t phTools_CalcParity(
                                  uint8_t bDataByte,
                                  uint8_t bOption
                                  )
{
 8009964:	b480      	push	{r7}
 8009966:	b085      	sub	sp, #20
 8009968:	af00      	add	r7, sp, #0
 800996a:	4603      	mov	r3, r0
 800996c:	460a      	mov	r2, r1
 800996e:	71fb      	strb	r3, [r7, #7]
 8009970:	4613      	mov	r3, r2
 8009972:	71bb      	strb	r3, [r7, #6]
    uint8_t PH_MEMLOC_REM bBit;
    uint8_t PH_MEMLOC_REM bParity;

    if (bOption == PH_TOOLS_PARITY_OPTION_EVEN)
 8009974:	79bb      	ldrb	r3, [r7, #6]
 8009976:	2b00      	cmp	r3, #0
 8009978:	d102      	bne.n	8009980 <phTools_CalcParity+0x1c>
    {
        bParity = 0x00;
 800997a:	2300      	movs	r3, #0
 800997c:	73bb      	strb	r3, [r7, #14]
 800997e:	e001      	b.n	8009984 <phTools_CalcParity+0x20>
    }
    else
    {
        bParity = 0x01;
 8009980:	2301      	movs	r3, #1
 8009982:	73bb      	strb	r3, [r7, #14]
    }

    for (bBit = 0; bBit < 8U; ++bBit)
 8009984:	2300      	movs	r3, #0
 8009986:	73fb      	strb	r3, [r7, #15]
 8009988:	e00f      	b.n	80099aa <phTools_CalcParity+0x46>
    {
        if (0U != (bDataByte & (uint8_t)(1U << bBit)))
 800998a:	7bfb      	ldrb	r3, [r7, #15]
 800998c:	2201      	movs	r2, #1
 800998e:	fa02 f303 	lsl.w	r3, r2, r3
 8009992:	b2da      	uxtb	r2, r3
 8009994:	79fb      	ldrb	r3, [r7, #7]
 8009996:	4013      	ands	r3, r2
 8009998:	b2db      	uxtb	r3, r3
 800999a:	2b00      	cmp	r3, #0
 800999c:	d002      	beq.n	80099a4 <phTools_CalcParity+0x40>
        {
            ++bParity;
 800999e:	7bbb      	ldrb	r3, [r7, #14]
 80099a0:	3301      	adds	r3, #1
 80099a2:	73bb      	strb	r3, [r7, #14]
    for (bBit = 0; bBit < 8U; ++bBit)
 80099a4:	7bfb      	ldrb	r3, [r7, #15]
 80099a6:	3301      	adds	r3, #1
 80099a8:	73fb      	strb	r3, [r7, #15]
 80099aa:	7bfb      	ldrb	r3, [r7, #15]
 80099ac:	2b07      	cmp	r3, #7
 80099ae:	d9ec      	bls.n	800998a <phTools_CalcParity+0x26>
        }
    }
    return bParity & 0x01U;
 80099b0:	7bbb      	ldrb	r3, [r7, #14]
 80099b2:	f003 0301 	and.w	r3, r3, #1
 80099b6:	b2db      	uxtb	r3, r3
}
 80099b8:	4618      	mov	r0, r3
 80099ba:	3714      	adds	r7, #20
 80099bc:	46bd      	mov	sp, r7
 80099be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c2:	4770      	bx	lr

080099c4 <phTools_UpdateCrc_B>:

static void phTools_UpdateCrc_B(uint8_t bCh, uint16_t *pLpwCrc)
{
 80099c4:	b480      	push	{r7}
 80099c6:	b083      	sub	sp, #12
 80099c8:	af00      	add	r7, sp, #0
 80099ca:	4603      	mov	r3, r0
 80099cc:	6039      	str	r1, [r7, #0]
 80099ce:	71fb      	strb	r3, [r7, #7]
    bCh = (bCh^(uint8_t)((*pLpwCrc)&0x00FFU));
 80099d0:	683b      	ldr	r3, [r7, #0]
 80099d2:	881b      	ldrh	r3, [r3, #0]
 80099d4:	b2da      	uxtb	r2, r3
 80099d6:	79fb      	ldrb	r3, [r7, #7]
 80099d8:	4053      	eors	r3, r2
 80099da:	71fb      	strb	r3, [r7, #7]
    bCh = (bCh ^ (bCh<<4U));
 80099dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80099e0:	011b      	lsls	r3, r3, #4
 80099e2:	b25a      	sxtb	r2, r3
 80099e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80099e8:	4053      	eors	r3, r2
 80099ea:	b25b      	sxtb	r3, r3
 80099ec:	71fb      	strb	r3, [r7, #7]
    *pLpwCrc = (*pLpwCrc >> 8U) ^ ((uint16_t)bCh << 8U) ^ ((uint16_t)bCh << 3U) ^ ((uint16_t)bCh>>4U);
 80099ee:	683b      	ldr	r3, [r7, #0]
 80099f0:	881b      	ldrh	r3, [r3, #0]
 80099f2:	0a1b      	lsrs	r3, r3, #8
 80099f4:	b29b      	uxth	r3, r3
 80099f6:	b21a      	sxth	r2, r3
 80099f8:	79fb      	ldrb	r3, [r7, #7]
 80099fa:	b21b      	sxth	r3, r3
 80099fc:	021b      	lsls	r3, r3, #8
 80099fe:	b21b      	sxth	r3, r3
 8009a00:	4053      	eors	r3, r2
 8009a02:	b21a      	sxth	r2, r3
 8009a04:	79fb      	ldrb	r3, [r7, #7]
 8009a06:	b21b      	sxth	r3, r3
 8009a08:	00db      	lsls	r3, r3, #3
 8009a0a:	b21b      	sxth	r3, r3
 8009a0c:	4053      	eors	r3, r2
 8009a0e:	b21a      	sxth	r2, r3
 8009a10:	79fb      	ldrb	r3, [r7, #7]
 8009a12:	091b      	lsrs	r3, r3, #4
 8009a14:	b2db      	uxtb	r3, r3
 8009a16:	b21b      	sxth	r3, r3
 8009a18:	4053      	eors	r3, r2
 8009a1a:	b21b      	sxth	r3, r3
 8009a1c:	b29a      	uxth	r2, r3
 8009a1e:	683b      	ldr	r3, [r7, #0]
 8009a20:	801a      	strh	r2, [r3, #0]
}
 8009a22:	bf00      	nop
 8009a24:	370c      	adds	r7, #12
 8009a26:	46bd      	mov	sp, r7
 8009a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a2c:	4770      	bx	lr

08009a2e <phTools_ComputeCrc_B>:

phStatus_t phTools_ComputeCrc_B(
                                uint8_t *pData,
                                uint32_t dwLength,
                                uint8_t *pCrc)
{
 8009a2e:	b580      	push	{r7, lr}
 8009a30:	b086      	sub	sp, #24
 8009a32:	af00      	add	r7, sp, #0
 8009a34:	60f8      	str	r0, [r7, #12]
 8009a36:	60b9      	str	r1, [r7, #8]
 8009a38:	607a      	str	r2, [r7, #4]
    uint8_t PH_MEMLOC_REM bChBlock = 0;
 8009a3a:	2300      	movs	r3, #0
 8009a3c:	75fb      	strb	r3, [r7, #23]
    uint16_t PH_MEMLOC_REM wCrc = 0xFFFF;
 8009a3e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009a42:	82bb      	strh	r3, [r7, #20]

    do
    {
        bChBlock = *pData++;
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	1c5a      	adds	r2, r3, #1
 8009a48:	60fa      	str	r2, [r7, #12]
 8009a4a:	781b      	ldrb	r3, [r3, #0]
 8009a4c:	75fb      	strb	r3, [r7, #23]
        phTools_UpdateCrc_B(bChBlock, &wCrc);
 8009a4e:	f107 0214 	add.w	r2, r7, #20
 8009a52:	7dfb      	ldrb	r3, [r7, #23]
 8009a54:	4611      	mov	r1, r2
 8009a56:	4618      	mov	r0, r3
 8009a58:	f7ff ffb4 	bl	80099c4 <phTools_UpdateCrc_B>
    } while (0u != (--dwLength));
 8009a5c:	68bb      	ldr	r3, [r7, #8]
 8009a5e:	3b01      	subs	r3, #1
 8009a60:	60bb      	str	r3, [r7, #8]
 8009a62:	68bb      	ldr	r3, [r7, #8]
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d1ed      	bne.n	8009a44 <phTools_ComputeCrc_B+0x16>

    wCrc = ~wCrc;
 8009a68:	8abb      	ldrh	r3, [r7, #20]
 8009a6a:	43db      	mvns	r3, r3
 8009a6c:	b29b      	uxth	r3, r3
 8009a6e:	82bb      	strh	r3, [r7, #20]

    pCrc[0] = (uint8_t) (wCrc & 0xFFU);
 8009a70:	8abb      	ldrh	r3, [r7, #20]
 8009a72:	b2da      	uxtb	r2, r3
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	701a      	strb	r2, [r3, #0]
    pCrc[1] = (uint8_t) ( (wCrc>>8U) & 0xFFU);
 8009a78:	8abb      	ldrh	r3, [r7, #20]
 8009a7a:	0a1b      	lsrs	r3, r3, #8
 8009a7c:	b29a      	uxth	r2, r3
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	3301      	adds	r3, #1
 8009a82:	b2d2      	uxtb	r2, r2
 8009a84:	701a      	strb	r2, [r3, #0]

    return PH_ERR_SUCCESS;
 8009a86:	2300      	movs	r3, #0
}
 8009a88:	4618      	mov	r0, r3
 8009a8a:	3718      	adds	r7, #24
 8009a8c:	46bd      	mov	sp, r7
 8009a8e:	bd80      	pop	{r7, pc}

08009a90 <phacDiscLoop_Sw_Init>:
phStatus_t phacDiscLoop_Sw_Init(
                                phacDiscLoop_Sw_DataParams_t * pDataParams,
                                uint16_t wSizeOfDataParams,
                                void * pHalDataParams
                                )
{
 8009a90:	b480      	push	{r7}
 8009a92:	b087      	sub	sp, #28
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	60f8      	str	r0, [r7, #12]
 8009a98:	460b      	mov	r3, r1
 8009a9a:	607a      	str	r2, [r7, #4]
 8009a9c:	817b      	strh	r3, [r7, #10]
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS
    uint8_t PH_MEMLOC_COUNT bCardIndex;
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS */

    if (sizeof(phacDiscLoop_Sw_DataParams_t) != wSizeOfDataParams)
 8009a9e:	897b      	ldrh	r3, [r7, #10]
 8009aa0:	f5b3 7f9c 	cmp.w	r3, #312	@ 0x138
 8009aa4:	d002      	beq.n	8009aac <phacDiscLoop_Sw_Init+0x1c>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_AC_DISCLOOP);
 8009aa6:	f244 0320 	movw	r3, #16416	@ 0x4020
 8009aaa:	e189      	b.n	8009dc0 <phacDiscLoop_Sw_Init+0x330>
    }

    PH_ASSERT_NULL(pDataParams);
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d101      	bne.n	8009ab6 <phacDiscLoop_Sw_Init+0x26>
 8009ab2:	2321      	movs	r3, #33	@ 0x21
 8009ab4:	e184      	b.n	8009dc0 <phacDiscLoop_Sw_Init+0x330>

    /* Initialize the private data */
    pDataParams->wId                      = PH_COMP_AC_DISCLOOP | PHAC_DISCLOOP_SW_ID;
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	f244 0201 	movw	r2, #16385	@ 0x4001
 8009abc:	801a      	strh	r2, [r3, #0]
    pDataParams->pHalDataParams           = pHalDataParams;
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	687a      	ldr	r2, [r7, #4]
 8009ac2:	629a      	str	r2, [r3, #40]	@ 0x28
    pDataParams->pPal1443p3aDataParams    = NULL;
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	2200      	movs	r2, #0
 8009ac8:	62da      	str	r2, [r3, #44]	@ 0x2c
    pDataParams->pPal1443p3bDataParams    = NULL;
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	2200      	movs	r2, #0
 8009ace:	635a      	str	r2, [r3, #52]	@ 0x34
    pDataParams->pPal14443p4DataParams    = NULL;
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	2200      	movs	r2, #0
 8009ad4:	639a      	str	r2, [r3, #56]	@ 0x38
    pDataParams->pPalFelicaDataParams     = NULL;
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	2200      	movs	r2, #0
 8009ada:	631a      	str	r2, [r3, #48]	@ 0x30
    pDataParams->pPal1443p4aDataParams    = NULL;
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	2200      	movs	r2, #0
 8009ae0:	63da      	str	r2, [r3, #60]	@ 0x3c
    pDataParams->pPalSli15693DataParams   = NULL;
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	2200      	movs	r2, #0
 8009ae6:	641a      	str	r2, [r3, #64]	@ 0x40
    pDataParams->pPal18000p3m3DataParams  = NULL;
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	2200      	movs	r2, #0
 8009aec:	645a      	str	r2, [r3, #68]	@ 0x44
    pDataParams->pAl18000p3m3DataParams   = NULL;
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	2200      	movs	r2, #0
 8009af2:	649a      	str	r2, [r3, #72]	@ 0x48
    pDataParams->pPal18092mPIDataParams   = NULL;
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	2200      	movs	r2, #0
 8009af8:	64da      	str	r2, [r3, #76]	@ 0x4c
    pDataParams->pAlT1TDataParams         = NULL;
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	2200      	movs	r2, #0
 8009afe:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Default Operation Mode is NFC */
    pDataParams->bOpeMode                 = RD_LIB_MODE_NFC;
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	2202      	movs	r2, #2
 8009b04:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    pDataParams->bNfcActivityVersion      = PHAC_DISCLOOP_NFC_ACTIVITY_VERSION_2_2;
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	2222      	movs	r2, #34	@ 0x22
 8009b0c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Default listen and poll mode technologies */
    pDataParams->bPollState               = PHAC_DISCLOOP_POLL_STATE_DETECTION;
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	2201      	movs	r2, #1
 8009b14:	811a      	strh	r2, [r3, #8]
    pDataParams->bPasPollTechCfg          = 0x00;
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	2200      	movs	r2, #0
 8009b1a:	709a      	strb	r2, [r3, #2]
    pDataParams->bPasLisTechCfg           = 0x00;
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	2200      	movs	r2, #0
 8009b20:	715a      	strb	r2, [r3, #5]
    pDataParams->bActPollTechCfg          = 0x00;
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	2200      	movs	r2, #0
 8009b26:	70da      	strb	r2, [r3, #3]
    pDataParams->bActLisTechCfg           = 0x00;
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	2200      	movs	r2, #0
 8009b2c:	719a      	strb	r2, [r3, #6]

    pDataParams->pPasTechPollSeq          = (uint8_t *)&gPasTechPollSeqMapTable;
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	4aa6      	ldr	r2, [pc, #664]	@ (8009dcc <phacDiscLoop_Sw_Init+0x33c>)
 8009b32:	655a      	str	r2, [r3, #84]	@ 0x54

    pDataParams->bUseAntiColl             = PH_ON;
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	2201      	movs	r2, #1
 8009b38:	f883 2020 	strb.w	r2, [r3, #32]
    pDataParams->bLpcdEnabled             = PH_OFF;
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	2200      	movs	r2, #0
 8009b40:	77da      	strb	r2, [r3, #31]

    pDataParams->bNumOfCards              = 0x00;
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	2200      	movs	r2, #0
 8009b46:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
    pDataParams->bDetectedTechs           = 0x00;
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	2200      	movs	r2, #0
 8009b4e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    pDataParams->bCollPend                = 0x00;
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	2200      	movs	r2, #0
 8009b56:	779a      	strb	r2, [r3, #30]
    pDataParams->wActPollGTimeUs          = PH_NXPNFCRDLIB_CONFIG_TYPEA_GT;
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	f241 32ec 	movw	r2, #5100	@ 0x13ec
 8009b5e:	839a      	strh	r2, [r3, #28]

    pDataParams->bPasPollBailOut          = 0x00;
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	2200      	movs	r2, #0
 8009b64:	711a      	strb	r2, [r3, #4]

    pDataParams->bFsciMax                 = PH_NXPNFCRDLIB_CONFIG_DEFAULT_FSCI_VALUE;
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	2208      	movs	r2, #8
 8009b6a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    pDataParams->bEMVCoPropOpRfFieldReset = PH_OFF;
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	2200      	movs	r2, #0
 8009b72:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEA_TAGS
    /* Poll device limits */
    pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_A]           = PHAC_DISCLOOP_TYPEA_DEFAULT_DEVICE_LIMIT;
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	2201      	movs	r2, #1
 8009b7a:	729a      	strb	r2, [r3, #10]
    /* Guard times */
    pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_A]         = PH_NXPNFCRDLIB_CONFIG_TYPEA_GT;
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	f241 32ec 	movw	r2, #5100	@ 0x13ec
 8009b82:	821a      	strh	r2, [r3, #16]
    pDataParams->bPasPollTechCfg                                     |= (PHAC_DISCLOOP_POS_BIT_MASK_A);
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	789b      	ldrb	r3, [r3, #2]
 8009b88:	f043 0301 	orr.w	r3, r3, #1
 8009b8c:	b2da      	uxtb	r2, r3
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	709a      	strb	r2, [r3, #2]
#endif

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEA_P2P_ACTIVE
    pDataParams->bActPollTechCfg                                     |= (PHAC_DISCLOOP_ACT_POS_BIT_MASK_106);
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	78db      	ldrb	r3, [r3, #3]
 8009b96:	f043 0301 	orr.w	r3, r3, #1
 8009b9a:	b2da      	uxtb	r2, r3
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	70da      	strb	r2, [r3, #3]
#endif  /* NXPBUILD__PHAC_DISCLOOP_TYPEA_P2P_ACTIVE */

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEA_TARGET_PASSIVE
    pDataParams->bPasLisTechCfg                                      |= PHAC_DISCLOOP_POS_BIT_MASK_A;
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	795b      	ldrb	r3, [r3, #5]
 8009ba4:	f043 0301 	orr.w	r3, r3, #1
 8009ba8:	b2da      	uxtb	r2, r3
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	715a      	strb	r2, [r3, #5]
#endif  /* NXPBUILD__PHAC_DISCLOOP_TYPEA_TARGET_PASSIVE */

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEA_TARGET_ACTIVE
    pDataParams->bActLisTechCfg                                      |= PHAC_DISCLOOP_POS_BIT_MASK_A;
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	799b      	ldrb	r3, [r3, #6]
 8009bb2:	f043 0301 	orr.w	r3, r3, #1
 8009bb6:	b2da      	uxtb	r2, r3
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	719a      	strb	r2, [r3, #6]
#endif  /* NXPBUILD__PHAC_DISCLOOP_TYPEA_TARGET_ACTIVE */

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEB_TAGS
    /* Poll device limits */
    pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_B]           = PHAC_DISCLOOP_TYPEB_DEFAULT_DEVICE_LIMIT;
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	2201      	movs	r2, #1
 8009bc0:	72da      	strb	r2, [r3, #11]
    /* Guard times */
    pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_B]         = PH_NXPNFCRDLIB_CONFIG_TYPEB_GT;
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	f241 32ec 	movw	r2, #5100	@ 0x13ec
 8009bc8:	825a      	strh	r2, [r3, #18]
    pDataParams->bPasPollTechCfg                                     |= (PHAC_DISCLOOP_POS_BIT_MASK_B);
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	789b      	ldrb	r3, [r3, #2]
 8009bce:	f043 0302 	orr.w	r3, r3, #2
 8009bd2:	b2da      	uxtb	r2, r3
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	709a      	strb	r2, [r3, #2]
#endif  /* NXPBUILD__PHAC_DISCLOOP_TYPEB_TAGS */

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS
    /* Poll device limits */
    pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_F212]        = PHAC_DISCLOOP_TYPEF_DEFAULT_DEVICE_LIMIT;
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	2201      	movs	r2, #1
 8009bdc:	731a      	strb	r2, [r3, #12]
    pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_F424]        = PHAC_DISCLOOP_TYPEF_DEFAULT_DEVICE_LIMIT;
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	2201      	movs	r2, #1
 8009be2:	735a      	strb	r2, [r3, #13]
    /* Guard time GTFB */
    pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_F212]      = PH_NXPNFCRDLIB_CONFIG_TYPEF_GT;
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	f644 72b0 	movw	r2, #20400	@ 0x4fb0
 8009bea:	829a      	strh	r2, [r3, #20]
    /* Guard time GTBF */
    pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_F424]      = PH_NXPNFCRDLIB_CONFIG_B_TO_F_GT;
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	f643 32c4 	movw	r2, #15300	@ 0x3bc4
 8009bf2:	82da      	strh	r2, [r3, #22]
    pDataParams->bPasPollTechCfg                                     |= (PHAC_DISCLOOP_POS_BIT_MASK_F212 | PHAC_DISCLOOP_POS_BIT_MASK_F424);
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	789b      	ldrb	r3, [r3, #2]
 8009bf8:	f043 030c 	orr.w	r3, r3, #12
 8009bfc:	b2da      	uxtb	r2, r3
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	709a      	strb	r2, [r3, #2]
#endif  /* NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS */

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF212_P2P_ACTIVE
    pDataParams->bActPollTechCfg                                     |= PHAC_DISCLOOP_ACT_POS_BIT_MASK_212 ;
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	78db      	ldrb	r3, [r3, #3]
 8009c06:	f043 0302 	orr.w	r3, r3, #2
 8009c0a:	b2da      	uxtb	r2, r3
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	70da      	strb	r2, [r3, #3]
#endif  /* NXPBUILD__PHAC_DISCLOOP_TYPEF212_P2P_ACTIVE */

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF424_P2P_ACTIVE
    pDataParams->bActPollTechCfg                                     |= PHAC_DISCLOOP_ACT_POS_BIT_MASK_424 ;
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	78db      	ldrb	r3, [r3, #3]
 8009c14:	f043 0304 	orr.w	r3, r3, #4
 8009c18:	b2da      	uxtb	r2, r3
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	70da      	strb	r2, [r3, #3]
#endif  /* NXPBUILD__PHAC_DISCLOOP_TYPEF424_P2P_ACTIVE */

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF212_TARGET_PASSIVE
    pDataParams->bPasLisTechCfg                                      |= PHAC_DISCLOOP_POS_BIT_MASK_F212;
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	795b      	ldrb	r3, [r3, #5]
 8009c22:	f043 0304 	orr.w	r3, r3, #4
 8009c26:	b2da      	uxtb	r2, r3
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	715a      	strb	r2, [r3, #5]
#endif  /* NXPBUILD__PHAC_DISCLOOP_TYPEF212_TARGET_PASSIVE */

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF424_TARGET_PASSIVE
    pDataParams->bPasLisTechCfg                                      |= PHAC_DISCLOOP_POS_BIT_MASK_F424;
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	795b      	ldrb	r3, [r3, #5]
 8009c30:	f043 0308 	orr.w	r3, r3, #8
 8009c34:	b2da      	uxtb	r2, r3
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	715a      	strb	r2, [r3, #5]
#endif  /* NXPBUILD__PHAC_DISCLOOP_TYPEF424_TARGET_PASSIVE */

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF212_TARGET_ACTIVE
    pDataParams->bActLisTechCfg                                      |= PHAC_DISCLOOP_POS_BIT_MASK_F212;
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	799b      	ldrb	r3, [r3, #6]
 8009c3e:	f043 0304 	orr.w	r3, r3, #4
 8009c42:	b2da      	uxtb	r2, r3
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	719a      	strb	r2, [r3, #6]
#endif  /* NXPBUILD__PHAC_DISCLOOP_TYPEF212_TARGET_ACTIVE */

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF424_TARGET_ACTIVE
    pDataParams->bActLisTechCfg                                      |= PHAC_DISCLOOP_POS_BIT_MASK_F424;
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	799b      	ldrb	r3, [r3, #6]
 8009c4c:	f043 0308 	orr.w	r3, r3, #8
 8009c50:	b2da      	uxtb	r2, r3
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	719a      	strb	r2, [r3, #6]
#endif  /* NXPBUILD__PHAC_DISCLOOP_TYPEF424_TARGET_ACTIVE */

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEV_TAGS
    /* Poll device limits */
    pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_V]      = PHAC_DISCLOOP_TYPEV_DEFAULT_DEVICE_LIMIT;
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	2201      	movs	r2, #1
 8009c5a:	739a      	strb	r2, [r3, #14]
    /* Guard times */
    pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_V]    = PH_NXPNFCRDLIB_CONFIG_TYPEV_GT;
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	f241 32ec 	movw	r2, #5100	@ 0x13ec
 8009c62:	831a      	strh	r2, [r3, #24]
    pDataParams->bPasPollTechCfg                                |= (PHAC_DISCLOOP_POS_BIT_MASK_V);
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	789b      	ldrb	r3, [r3, #2]
 8009c68:	f043 0310 	orr.w	r3, r3, #16
 8009c6c:	b2da      	uxtb	r2, r3
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	709a      	strb	r2, [r3, #2]
#endif  /* NXPBUILD__PHAC_DISCLOOP_TYPEV_TAGS */

#ifdef NXPBUILD__PHAC_DISCLOOP_I18000P3M3_TAGS
    /* Poll device limits */
    pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_18000P3M3]   = PHAC_DISCLOOP_I18000P3M3_DEFAULT_DEVICE_LIMIT;
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	2201      	movs	r2, #1
 8009c76:	73da      	strb	r2, [r3, #15]
    /* Guard times */
    pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_18000P3M3] = PH_NXPNFCRDLIB_CONFIG_I18000P3M3_GT;
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8009c7e:	835a      	strh	r2, [r3, #26]
    pDataParams->bPasPollTechCfg                                     |= (PHAC_DISCLOOP_POS_BIT_MASK_18000P3M3);
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	789b      	ldrb	r3, [r3, #2]
 8009c84:	f043 0320 	orr.w	r3, r3, #32
 8009c88:	b2da      	uxtb	r2, r3
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	709a      	strb	r2, [r3, #2]
#endif  /* NXPBUILD__PHAC_DISCLOOP_I18000P3M3_TAGS */

#if defined(NXPBUILD__PHAC_DISCLOOP_TYPEA_TAGS) || defined(NXPBUILD__PHAC_DISCLOOP_TYPEA_P2P_ACTIVE)
    pDataParams->sTypeATargetInfo.bTotalTagsFound   = 0;
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	2200      	movs	r2, #0
 8009c92:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    #if defined(NXPBUILD__PHAC_DISCLOOP_TYPEA_P2P_TAGS) || defined(NXPBUILD__PHAC_DISCLOOP_TYPEA_P2P_ACTIVE)
        pDataParams->sTypeATargetInfo.sTypeA_P2P.bDid        = 0;
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	2200      	movs	r2, #0
 8009c9a:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
        pDataParams->sTypeATargetInfo.sTypeA_P2P.bLri        = 0;
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	2200      	movs	r2, #0
 8009ca2:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
        pDataParams->sTypeATargetInfo.sTypeA_P2P.bNadEnable  = 0;
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	2200      	movs	r2, #0
 8009caa:	f883 2072 	strb.w	r2, [r3, #114]	@ 0x72
        pDataParams->sTypeATargetInfo.sTypeA_P2P.bNad        = 0;
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	2200      	movs	r2, #0
 8009cb2:	f883 2073 	strb.w	r2, [r3, #115]	@ 0x73
    #endif

    #ifdef NXPBUILD__PHAC_DISCLOOP_TYPEA_I3P4_TAGS
        pDataParams->sTypeATargetInfo.sTypeA_I3P4.bFsdi  = PHPAL_I14443P4A_NFC_FRAMESIZE_MAX;
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	2208      	movs	r2, #8
 8009cba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
        pDataParams->sTypeATargetInfo.sTypeA_I3P4.bCid   = 0x00;
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	2200      	movs	r2, #0
 8009cc2:	f883 2085 	strb.w	r2, [r3, #133]	@ 0x85
        pDataParams->sTypeATargetInfo.sTypeA_I3P4.bNad   = 0x00;
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	2200      	movs	r2, #0
 8009cca:	f883 2086 	strb.w	r2, [r3, #134]	@ 0x86
        pDataParams->sTypeATargetInfo.sTypeA_I3P4.bDri   = 0x00;
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	2200      	movs	r2, #0
 8009cd2:	f883 2087 	strb.w	r2, [r3, #135]	@ 0x87
        pDataParams->sTypeATargetInfo.sTypeA_I3P4.bDsi   = 0x00;
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	2200      	movs	r2, #0
 8009cda:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    #endif /* NXPBUILD__PHAC_DISCLOOP_TYPEA_I3P4_TAGS */
#endif

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEB_TAGS
    pDataParams->sTypeBTargetInfo.bTotalTagsFound   = 0x00;
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	2200      	movs	r2, #0
 8009ce2:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
    pDataParams->sTypeBTargetInfo.bAfiReq           = 0x00;
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	2200      	movs	r2, #0
 8009cea:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1
    pDataParams->sTypeBTargetInfo.bFsdi             = 0x08;
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	2208      	movs	r2, #8
 8009cf2:	f883 20c4 	strb.w	r2, [r3, #196]	@ 0xc4
    pDataParams->sTypeBTargetInfo.bCid              = 0x00;
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	2200      	movs	r2, #0
 8009cfa:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5
    pDataParams->sTypeBTargetInfo.bNad              = 0x00;
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	2200      	movs	r2, #0
 8009d02:	f883 20c6 	strb.w	r2, [r3, #198]	@ 0xc6
    pDataParams->sTypeBTargetInfo.bDri              = 0x00;
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	2200      	movs	r2, #0
 8009d0a:	f883 20c7 	strb.w	r2, [r3, #199]	@ 0xc7
    pDataParams->sTypeBTargetInfo.bDsi              = 0x00;
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	2200      	movs	r2, #0
 8009d12:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8
    pDataParams->sTypeBTargetInfo.bExtendedAtqBbit  = 0x00;
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	2200      	movs	r2, #0
 8009d1a:	f883 20c2 	strb.w	r2, [r3, #194]	@ 0xc2

#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEB_TAGS */

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS
    pDataParams->sTypeFTargetInfo.bTotalTagsFound  = 0x00;
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	2200      	movs	r2, #0
 8009d22:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
    pDataParams->sTypeFTargetInfo.aSystemCode[0]   = 0xFF;
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	22ff      	movs	r2, #255	@ 0xff
 8009d2a:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
    pDataParams->sTypeFTargetInfo.aSystemCode[1]   = 0xFF;
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	22ff      	movs	r2, #255	@ 0xff
 8009d32:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
    pDataParams->sTypeFTargetInfo.bTimeSlot        = PHPAL_FELICA_NUMSLOTS_4;
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	2203      	movs	r2, #3
 8009d3a:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93

    for(bCardIndex = 0; bCardIndex < PHAC_DISCLOOP_CFG_MAX_CARDS_SUPPORTED; bCardIndex++)
 8009d3e:	2300      	movs	r3, #0
 8009d40:	75fb      	strb	r3, [r7, #23]
 8009d42:	e00d      	b.n	8009d60 <phacDiscLoop_Sw_Init+0x2d0>
    {
        /* Clear SLEEP_AF State */
        pDataParams->sTypeFTargetInfo.aTypeFTag[bCardIndex].bSleepAFState = 0U;
 8009d44:	7dfa      	ldrb	r2, [r7, #23]
 8009d46:	68f9      	ldr	r1, [r7, #12]
 8009d48:	4613      	mov	r3, r2
 8009d4a:	005b      	lsls	r3, r3, #1
 8009d4c:	4413      	add	r3, r2
 8009d4e:	00da      	lsls	r2, r3, #3
 8009d50:	1ad2      	subs	r2, r2, r3
 8009d52:	188b      	adds	r3, r1, r2
 8009d54:	33a7      	adds	r3, #167	@ 0xa7
 8009d56:	2200      	movs	r2, #0
 8009d58:	701a      	strb	r2, [r3, #0]
    for(bCardIndex = 0; bCardIndex < PHAC_DISCLOOP_CFG_MAX_CARDS_SUPPORTED; bCardIndex++)
 8009d5a:	7dfb      	ldrb	r3, [r7, #23]
 8009d5c:	3301      	adds	r3, #1
 8009d5e:	75fb      	strb	r3, [r7, #23]
 8009d60:	7dfb      	ldrb	r3, [r7, #23]
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d0ee      	beq.n	8009d44 <phacDiscLoop_Sw_Init+0x2b4>
    }
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS */

#if defined(NXPBUILD__PHAC_DISCLOOP_TYPEF_P2P_TAGS)  || defined(NXPBUILD__PHAC_DISCLOOP_TYPEF212_P2P_ACTIVE) || defined(NXPBUILD__PHAC_DISCLOOP_TYPEF424_P2P_ACTIVE)
    pDataParams->sTypeFTargetInfo.sTypeF_P2P.bDid          = 0;
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	2200      	movs	r2, #0
 8009d6a:	f883 20ac 	strb.w	r2, [r3, #172]	@ 0xac
    pDataParams->sTypeFTargetInfo.sTypeF_P2P.bLri          = 0;
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	2200      	movs	r2, #0
 8009d72:	f883 20ad 	strb.w	r2, [r3, #173]	@ 0xad
    pDataParams->sTypeFTargetInfo.sTypeF_P2P.bNadEnable    = 0;
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	2200      	movs	r2, #0
 8009d7a:	f883 20ae 	strb.w	r2, [r3, #174]	@ 0xae
    pDataParams->sTypeFTargetInfo.sTypeF_P2P.bNad          = 0;
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	2200      	movs	r2, #0
 8009d82:	f883 20af 	strb.w	r2, [r3, #175]	@ 0xaf
#endif

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEV_TAGS
    pDataParams->sTypeVTargetInfo.bTotalTagsFound  = 0x00;
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	2200      	movs	r2, #0
 8009d8a:	f883 20df 	strb.w	r2, [r3, #223]	@ 0xdf
    pDataParams->sTypeVTargetInfo.bFlag            = PHPAL_SLI15693_FLAG_DATA_RATE;
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	2202      	movs	r2, #2
 8009d92:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
    pDataParams->sTypeVTargetInfo.bMode            = PHPAL_SLI15693_FLAG_ADDRESSED;
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	2220      	movs	r2, #32
 8009d9a:	f883 20e1 	strb.w	r2, [r3, #225]	@ 0xe1

#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEV_TAGS */

#ifdef NXPBUILD__PHAC_DISCLOOP_I18000P3M3_TAGS
    pDataParams->sI18000p3m3TargetInfo.bTotalTagsFound  = 0;
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	2200      	movs	r2, #0
 8009da2:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDataParams->sI18000p3m3TargetInfo.bM               = PHPAL_I18000P3M3_M_MANCHESTER_4;
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	2203      	movs	r2, #3
 8009daa:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
    pDataParams->sI18000p3m3TargetInfo.bDr              = PHPAL_I18000P3M3_LF_847KHZ;
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	2201      	movs	r2, #1
 8009db2:	f883 20ee 	strb.w	r2, [r3, #238]	@ 0xee

#endif /* NXPBUILD__PHAC_DISCLOOP_I18000P3M3_TAGS */

#ifdef NXPBUILD__PHAC_DISCLOOP_TARGET
    pDataParams->sTargetParams.bRetryCount = 0;
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	2200      	movs	r2, #0
 8009dba:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
#endif /* NXPBUILD__PHAC_DISCLOOP_TARGET */

    return PH_ERR_SUCCESS;
 8009dbe:	2300      	movs	r3, #0
}
 8009dc0:	4618      	mov	r0, r3
 8009dc2:	371c      	adds	r7, #28
 8009dc4:	46bd      	mov	sp, r7
 8009dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dca:	4770      	bx	lr
 8009dcc:	08026f58 	.word	0x08026f58

08009dd0 <phacDiscLoop_Sw_Run>:
// discoveryLoopPollListen
phStatus_t phacDiscLoop_Sw_Run(
                               phacDiscLoop_Sw_DataParams_t * pDataParams,
                               uint8_t bEntryPoint
                               )
{
 8009dd0:	b580      	push	{r7, lr}
 8009dd2:	b084      	sub	sp, #16
 8009dd4:	af00      	add	r7, sp, #0
 8009dd6:	6078      	str	r0, [r7, #4]
 8009dd8:	460b      	mov	r3, r1
 8009dda:	70fb      	strb	r3, [r7, #3]
    phStatus_t PH_MEMLOC_REM wDiscloopStatus;

    /*  Disable Emd Check */
    PH_CHECK_SUCCESS_FCT(wDiscloopStatus, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_SET_EMD, PH_OFF));
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009de0:	2200      	movs	r2, #0
 8009de2:	215e      	movs	r1, #94	@ 0x5e
 8009de4:	4618      	mov	r0, r3
 8009de6:	f006 fba7 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 8009dea:	4603      	mov	r3, r0
 8009dec:	81fb      	strh	r3, [r7, #14]
 8009dee:	89fb      	ldrh	r3, [r7, #14]
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d001      	beq.n	8009df8 <phacDiscLoop_Sw_Run+0x28>
 8009df4:	89fb      	ldrh	r3, [r7, #14]
 8009df6:	e0b9      	b.n	8009f6c <phacDiscLoop_Sw_Run+0x19c>

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEA_JEWEL_TAGS
    PH_CHECK_SUCCESS_FCT(wDiscloopStatus, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_JEWEL_MODE, PH_OFF));
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009dfc:	2200      	movs	r2, #0
 8009dfe:	2120      	movs	r1, #32
 8009e00:	4618      	mov	r0, r3
 8009e02:	f006 fb99 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 8009e06:	4603      	mov	r3, r0
 8009e08:	81fb      	strh	r3, [r7, #14]
 8009e0a:	89fb      	ldrh	r3, [r7, #14]
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d001      	beq.n	8009e14 <phacDiscLoop_Sw_Run+0x44>
 8009e10:	89fb      	ldrh	r3, [r7, #14]
 8009e12:	e0ab      	b.n	8009f6c <phacDiscLoop_Sw_Run+0x19c>
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEA_JEWEL_TAGS */

    switch (bEntryPoint)
 8009e14:	78fb      	ldrb	r3, [r7, #3]
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d002      	beq.n	8009e20 <phacDiscLoop_Sw_Run+0x50>
 8009e1a:	2b01      	cmp	r3, #1
 8009e1c:	d07a      	beq.n	8009f14 <phacDiscLoop_Sw_Run+0x144>
 8009e1e:	e0a3      	b.n	8009f68 <phacDiscLoop_Sw_Run+0x198>
    case ((uint8_t)PHAC_DISCLOOP_ENTRY_POINT_POLL):

		/* LPCD */
#ifdef NXPBUILD__PHAC_DISCLOOP_LPCD
        /* Perform LPCD if Enabled. */
        if ((0U != (pDataParams->bLpcdEnabled))
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	7fdb      	ldrb	r3, [r3, #31]
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d017      	beq.n	8009e58 <phacDiscLoop_Sw_Run+0x88>
            && (pDataParams->bPollState == PHAC_DISCLOOP_POLL_STATE_DETECTION))
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	891b      	ldrh	r3, [r3, #8]
 8009e2c:	2b01      	cmp	r3, #1
 8009e2e:	d113      	bne.n	8009e58 <phacDiscLoop_Sw_Run+0x88>
        {
            wDiscloopStatus = phhalHw_Lpcd(pDataParams->pHalDataParams);
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e34:	4618      	mov	r0, r3
 8009e36:	f008 fdfb 	bl	8012a30 <phhalHw_Pn5180_Lpcd>
 8009e3a:	4603      	mov	r3, r0
 8009e3c:	81fb      	strh	r3, [r7, #14]
            if ((wDiscloopStatus & PH_ERR_MASK) != PH_ERR_SUCCESS)
 8009e3e:	89fb      	ldrh	r3, [r7, #14]
 8009e40:	b2db      	uxtb	r3, r3
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d008      	beq.n	8009e58 <phacDiscLoop_Sw_Run+0x88>
            {
                if ((wDiscloopStatus & PH_ERR_MASK) == PH_ERR_IO_TIMEOUT)
 8009e46:	89fb      	ldrh	r3, [r7, #14]
 8009e48:	b2db      	uxtb	r3, r3
 8009e4a:	2b01      	cmp	r3, #1
 8009e4c:	d102      	bne.n	8009e54 <phacDiscLoop_Sw_Run+0x84>
                {
                    return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_NO_TECH_DETECTED, PH_COMP_AC_DISCLOOP); /* No card presence. */
 8009e4e:	f244 0384 	movw	r3, #16516	@ 0x4084
 8009e52:	e08b      	b.n	8009f6c <phacDiscLoop_Sw_Run+0x19c>
                }

                return wDiscloopStatus; /* Other error. */
 8009e54:	89fb      	ldrh	r3, [r7, #14]
 8009e56:	e089      	b.n	8009f6c <phacDiscLoop_Sw_Run+0x19c>
        }
#endif /* NXPBUILD__PHAC_DISCLOOP_LPCD */

        /* 1.1  Check for active poll configuration */
    	//  Active Polling 
        if((0U != (pDataParams->bActPollTechCfg))
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	78db      	ldrb	r3, [r3, #3]
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d037      	beq.n	8009ed0 <phacDiscLoop_Sw_Run+0x100>
           && (pDataParams->bPollState == PHAC_DISCLOOP_POLL_STATE_DETECTION))
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	891b      	ldrh	r3, [r3, #8]
 8009e64:	2b01      	cmp	r3, #1
 8009e66:	d133      	bne.n	8009ed0 <phacDiscLoop_Sw_Run+0x100>
        {
        	/* 106/212/424 kbpsNFC P2P
            *   RF  ->  ->  ->  ->  ATR 
			*	-> 
            */
            wDiscloopStatus = phacDiscLoop_Sw_Int_ActivePollMode(pDataParams);
 8009e68:	6878      	ldr	r0, [r7, #4]
 8009e6a:	f001 f931 	bl	800b0d0 <phacDiscLoop_Sw_Int_ActivePollMode>
 8009e6e:	4603      	mov	r3, r0
 8009e70:	81fb      	strh	r3, [r7, #14]
            /* Continue with passive polling, if no peer detected */
            if((wDiscloopStatus & PH_ERR_MASK) != PHAC_DISCLOOP_NO_TECH_DETECTED)
 8009e72:	89fb      	ldrh	r3, [r7, #14]
 8009e74:	b2db      	uxtb	r3, r3
 8009e76:	2b84      	cmp	r3, #132	@ 0x84
 8009e78:	d00f      	beq.n	8009e9a <phacDiscLoop_Sw_Run+0xca>
            {
            	// 
                if(((wDiscloopStatus & PH_ERR_MASK) != PHAC_DISCLOOP_ACTIVE_TARGET_ACTIVATED) &&
 8009e7a:	89fb      	ldrh	r3, [r7, #14]
 8009e7c:	b2db      	uxtb	r3, r3
 8009e7e:	2b8c      	cmp	r3, #140	@ 0x8c
 8009e80:	d009      	beq.n	8009e96 <phacDiscLoop_Sw_Run+0xc6>
                    ((wDiscloopStatus & PH_ERR_MASK) != PHAC_DISCLOOP_EXTERNAL_RFON))
 8009e82:	89fb      	ldrh	r3, [r7, #14]
 8009e84:	b2db      	uxtb	r3, r3
                if(((wDiscloopStatus & PH_ERR_MASK) != PHAC_DISCLOOP_ACTIVE_TARGET_ACTIVATED) &&
 8009e86:	2b82      	cmp	r3, #130	@ 0x82
 8009e88:	d005      	beq.n	8009e96 <phacDiscLoop_Sw_Run+0xc6>
                {
                    pDataParams->wErrorCode = wDiscloopStatus;
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	89fa      	ldrh	r2, [r7, #14]
 8009e8e:	84da      	strh	r2, [r3, #38]	@ 0x26
                    return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_FAILURE, PH_COMP_AC_DISCLOOP);
 8009e90:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 8009e94:	e06a      	b.n	8009f6c <phacDiscLoop_Sw_Run+0x19c>
                }
                // 
                return wDiscloopStatus;
 8009e96:	89fb      	ldrh	r3, [r7, #14]
 8009e98:	e068      	b.n	8009f6c <phacDiscLoop_Sw_Run+0x19c>
            }
            /* Field OFF after Active polling and wait for recovery time. */
            PH_CHECK_SUCCESS_FCT(wDiscloopStatus, phhalHw_FieldOff(pDataParams->pHalDataParams));
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e9e:	4618      	mov	r0, r3
 8009ea0:	f006 fa6a 	bl	8010378 <phhalHw_Pn5180_FieldOff>
 8009ea4:	4603      	mov	r3, r0
 8009ea6:	81fb      	strh	r3, [r7, #14]
 8009ea8:	89fb      	ldrh	r3, [r7, #14]
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d001      	beq.n	8009eb2 <phacDiscLoop_Sw_Run+0xe2>
 8009eae:	89fb      	ldrh	r3, [r7, #14]
 8009eb0:	e05c      	b.n	8009f6c <phacDiscLoop_Sw_Run+0x19c>
            PH_CHECK_SUCCESS_FCT(wDiscloopStatus, phhalHw_Wait(pDataParams->pHalDataParams, PHHAL_HW_TIME_MICROSECONDS, pDataParams->wActPollGTimeUs));
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	8b9b      	ldrh	r3, [r3, #28]
 8009eba:	461a      	mov	r2, r3
 8009ebc:	2100      	movs	r1, #0
 8009ebe:	f006 fa7f 	bl	80103c0 <phhalHw_Pn5180_Wait>
 8009ec2:	4603      	mov	r3, r0
 8009ec4:	81fb      	strh	r3, [r7, #14]
 8009ec6:	89fb      	ldrh	r3, [r7, #14]
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d001      	beq.n	8009ed0 <phacDiscLoop_Sw_Run+0x100>
 8009ecc:	89fb      	ldrh	r3, [r7, #14]
 8009ece:	e04d      	b.n	8009f6c <phacDiscLoop_Sw_Run+0x19c>
        }

        /* 1.2  Check for passive poll configuration */
        if(0U != (pDataParams->bPasPollTechCfg))
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	789b      	ldrb	r3, [r3, #2]
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	d012      	beq.n	8009efe <phacDiscLoop_Sw_Run+0x12e>
        {
            /* Perform the Poll operation and store the Status code. */
            wDiscloopStatus = phacDiscLoop_Sw_Int_PollMode(pDataParams);
 8009ed8:	6878      	ldr	r0, [r7, #4]
 8009eda:	f001 fa5a 	bl	800b392 <phacDiscLoop_Sw_Int_PollMode>
 8009ede:	4603      	mov	r3, r0
 8009ee0:	81fb      	strh	r3, [r7, #14]

            /* If error is from below layer, store it and return failure */
            if((wDiscloopStatus & PH_COMP_MASK) != PH_COMP_AC_DISCLOOP)
 8009ee2:	89fb      	ldrh	r3, [r7, #14]
 8009ee4:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8009ee8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009eec:	d005      	beq.n	8009efa <phacDiscLoop_Sw_Run+0x12a>
            {
                pDataParams->wErrorCode = wDiscloopStatus;
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	89fa      	ldrh	r2, [r7, #14]
 8009ef2:	84da      	strh	r2, [r3, #38]	@ 0x26
                return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_FAILURE, PH_COMP_AC_DISCLOOP);
 8009ef4:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 8009ef8:	e038      	b.n	8009f6c <phacDiscLoop_Sw_Run+0x19c>
            }
            return wDiscloopStatus;
 8009efa:	89fb      	ldrh	r3, [r7, #14]
 8009efc:	e036      	b.n	8009f6c <phacDiscLoop_Sw_Run+0x19c>
        }
        else
        {
            pDataParams->bDetectedTechs = 0x00;
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	2200      	movs	r2, #0
 8009f02:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
            pDataParams->bNumOfCards = 0x00;
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	2200      	movs	r2, #0
 8009f0a:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
            return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_NO_TECH_DETECTED, PH_COMP_AC_DISCLOOP);
 8009f0e:	f244 0384 	movw	r3, #16516	@ 0x4084
 8009f12:	e02b      	b.n	8009f6c <phacDiscLoop_Sw_Run+0x19c>
        }

    /* 2.  */
    case ((uint8_t)PHAC_DISCLOOP_ENTRY_POINT_LISTEN):
        /* Check for listen configurations */
        if ((0U != (pDataParams->bPasLisTechCfg)) || (0U != (pDataParams->bActLisTechCfg)))
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	795b      	ldrb	r3, [r3, #5]
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d103      	bne.n	8009f24 <phacDiscLoop_Sw_Run+0x154>
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	799b      	ldrb	r3, [r3, #6]
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d01e      	beq.n	8009f62 <phacDiscLoop_Sw_Run+0x192>
        {
            /* Turn OFF RF field if already on. */
            PH_CHECK_SUCCESS_FCT(wDiscloopStatus, phhalHw_FieldOff(pDataParams->pHalDataParams));
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f28:	4618      	mov	r0, r3
 8009f2a:	f006 fa25 	bl	8010378 <phhalHw_Pn5180_FieldOff>
 8009f2e:	4603      	mov	r3, r0
 8009f30:	81fb      	strh	r3, [r7, #14]
 8009f32:	89fb      	ldrh	r3, [r7, #14]
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d001      	beq.n	8009f3c <phacDiscLoop_Sw_Run+0x16c>
 8009f38:	89fb      	ldrh	r3, [r7, #14]
 8009f3a:	e017      	b.n	8009f6c <phacDiscLoop_Sw_Run+0x19c>

            /* Perform listen operation and store the Status code. */
            wDiscloopStatus = phacDiscLoop_Sw_Int_ListenMode(pDataParams);
 8009f3c:	6878      	ldr	r0, [r7, #4]
 8009f3e:	f001 f867 	bl	800b010 <phacDiscLoop_Sw_Int_ListenMode>
 8009f42:	4603      	mov	r3, r0
 8009f44:	81fb      	strh	r3, [r7, #14]

            /* If error is from below layer, store it and return failure */
            if((wDiscloopStatus & PH_COMP_MASK) != PH_COMP_AC_DISCLOOP)
 8009f46:	89fb      	ldrh	r3, [r7, #14]
 8009f48:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8009f4c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009f50:	d005      	beq.n	8009f5e <phacDiscLoop_Sw_Run+0x18e>
            {
                pDataParams->wErrorCode = wDiscloopStatus;
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	89fa      	ldrh	r2, [r7, #14]
 8009f56:	84da      	strh	r2, [r3, #38]	@ 0x26
                return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_FAILURE, PH_COMP_AC_DISCLOOP);
 8009f58:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 8009f5c:	e006      	b.n	8009f6c <phacDiscLoop_Sw_Run+0x19c>
            }
            return wDiscloopStatus;
 8009f5e:	89fb      	ldrh	r3, [r7, #14]
 8009f60:	e004      	b.n	8009f6c <phacDiscLoop_Sw_Run+0x19c>
        }
        else
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 8009f62:	f244 0321 	movw	r3, #16417	@ 0x4021
 8009f66:	e001      	b.n	8009f6c <phacDiscLoop_Sw_Run+0x19c>
        }

    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 8009f68:	f244 0321 	movw	r3, #16417	@ 0x4021
    }
}
 8009f6c:	4618      	mov	r0, r3
 8009f6e:	3710      	adds	r7, #16
 8009f70:	46bd      	mov	sp, r7
 8009f72:	bd80      	pop	{r7, pc}

08009f74 <phacDiscLoop_Sw_SetConfig>:
phStatus_t phacDiscLoop_Sw_SetConfig(
                                     phacDiscLoop_Sw_DataParams_t * pDataParams,
                                     uint16_t wConfig,
                                     uint16_t wValue
                                     )
{
 8009f74:	b580      	push	{r7, lr}
 8009f76:	b084      	sub	sp, #16
 8009f78:	af00      	add	r7, sp, #0
 8009f7a:	6078      	str	r0, [r7, #4]
 8009f7c:	460b      	mov	r3, r1
 8009f7e:	807b      	strh	r3, [r7, #2]
 8009f80:	4613      	mov	r3, r2
 8009f82:	803b      	strh	r3, [r7, #0]
    phStatus_t  PH_MEMLOC_REM status = PH_ERR_SUCCESS;
 8009f84:	2300      	movs	r3, #0
 8009f86:	81fb      	strh	r3, [r7, #14]
#if defined(NXPBUILD__PHAC_DISCLOOP_TYPEA_TAGS) || defined(NXPBUILD__PHAC_DISCLOOP_TYPEB_TAGS)
    uint8_t     PH_MEMLOC_REM bIndex;
#endif

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEV_TAGS
    uint16_t    PH_MEMLOC_REM wSliConfigFlags = 0U;
 8009f88:	2300      	movs	r3, #0
 8009f8a:	817b      	strh	r3, [r7, #10]
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEV_TAGS */

    switch(wConfig)
 8009f8c:	887b      	ldrh	r3, [r7, #2]
 8009f8e:	2b94      	cmp	r3, #148	@ 0x94
 8009f90:	f200 8463 	bhi.w	800a85a <phacDiscLoop_Sw_SetConfig+0x8e6>
 8009f94:	a201      	add	r2, pc, #4	@ (adr r2, 8009f9c <phacDiscLoop_Sw_SetConfig+0x28>)
 8009f96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f9a:	bf00      	nop
 8009f9c:	0800a259 	.word	0x0800a259
 8009fa0:	0800a261 	.word	0x0800a261
 8009fa4:	0800a269 	.word	0x0800a269
 8009fa8:	0800a281 	.word	0x0800a281
 8009fac:	0800a299 	.word	0x0800a299
 8009fb0:	0800a2a1 	.word	0x0800a2a1
 8009fb4:	0800a2d3 	.word	0x0800a2d3
 8009fb8:	0800a85b 	.word	0x0800a85b
 8009fbc:	0800a85b 	.word	0x0800a85b
 8009fc0:	0800a85b 	.word	0x0800a85b
 8009fc4:	0800a85b 	.word	0x0800a85b
 8009fc8:	0800a85b 	.word	0x0800a85b
 8009fcc:	0800a85b 	.word	0x0800a85b
 8009fd0:	0800a85b 	.word	0x0800a85b
 8009fd4:	0800a85b 	.word	0x0800a85b
 8009fd8:	0800a85b 	.word	0x0800a85b
 8009fdc:	0800a3e5 	.word	0x0800a3e5
 8009fe0:	0800a547 	.word	0x0800a547
 8009fe4:	0800a663 	.word	0x0800a663
 8009fe8:	0800a6e9 	.word	0x0800a6e9
 8009fec:	0800a7ed 	.word	0x0800a7ed
 8009ff0:	0800a85b 	.word	0x0800a85b
 8009ff4:	0800a85b 	.word	0x0800a85b
 8009ff8:	0800a85b 	.word	0x0800a85b
 8009ffc:	0800a85b 	.word	0x0800a85b
 800a000:	0800a85b 	.word	0x0800a85b
 800a004:	0800a85b 	.word	0x0800a85b
 800a008:	0800a85b 	.word	0x0800a85b
 800a00c:	0800a85b 	.word	0x0800a85b
 800a010:	0800a85b 	.word	0x0800a85b
 800a014:	0800a85b 	.word	0x0800a85b
 800a018:	0800a85b 	.word	0x0800a85b
 800a01c:	0800a85b 	.word	0x0800a85b
 800a020:	0800a85b 	.word	0x0800a85b
 800a024:	0800a85b 	.word	0x0800a85b
 800a028:	0800a85b 	.word	0x0800a85b
 800a02c:	0800a85b 	.word	0x0800a85b
 800a030:	0800a85b 	.word	0x0800a85b
 800a034:	0800a85b 	.word	0x0800a85b
 800a038:	0800a85b 	.word	0x0800a85b
 800a03c:	0800a85b 	.word	0x0800a85b
 800a040:	0800a85b 	.word	0x0800a85b
 800a044:	0800a85b 	.word	0x0800a85b
 800a048:	0800a85b 	.word	0x0800a85b
 800a04c:	0800a85b 	.word	0x0800a85b
 800a050:	0800a85b 	.word	0x0800a85b
 800a054:	0800a85b 	.word	0x0800a85b
 800a058:	0800a85b 	.word	0x0800a85b
 800a05c:	0800a561 	.word	0x0800a561
 800a060:	0800a56d 	.word	0x0800a56d
 800a064:	0800a587 	.word	0x0800a587
 800a068:	0800a59f 	.word	0x0800a59f
 800a06c:	0800a5b7 	.word	0x0800a5b7
 800a070:	0800a5c3 	.word	0x0800a5c3
 800a074:	0800a5eb 	.word	0x0800a5eb
 800a078:	0800a85b 	.word	0x0800a85b
 800a07c:	0800a85b 	.word	0x0800a85b
 800a080:	0800a85b 	.word	0x0800a85b
 800a084:	0800a85b 	.word	0x0800a85b
 800a088:	0800a85b 	.word	0x0800a85b
 800a08c:	0800a85b 	.word	0x0800a85b
 800a090:	0800a85b 	.word	0x0800a85b
 800a094:	0800a85b 	.word	0x0800a85b
 800a098:	0800a85b 	.word	0x0800a85b
 800a09c:	0800a441 	.word	0x0800a441
 800a0a0:	0800a459 	.word	0x0800a459
 800a0a4:	0800a471 	.word	0x0800a471
 800a0a8:	0800a47d 	.word	0x0800a47d
 800a0ac:	0800a4a5 	.word	0x0800a4a5
 800a0b0:	0800a4cd 	.word	0x0800a4cd
 800a0b4:	0800a4e5 	.word	0x0800a4e5
 800a0b8:	0800a4fd 	.word	0x0800a4fd
 800a0bc:	0800a517 	.word	0x0800a517
 800a0c0:	0800a52f 	.word	0x0800a52f
 800a0c4:	0800a85b 	.word	0x0800a85b
 800a0c8:	0800a85b 	.word	0x0800a85b
 800a0cc:	0800a85b 	.word	0x0800a85b
 800a0d0:	0800a85b 	.word	0x0800a85b
 800a0d4:	0800a85b 	.word	0x0800a85b
 800a0d8:	0800a85b 	.word	0x0800a85b
 800a0dc:	0800a85b 	.word	0x0800a85b
 800a0e0:	0800a67d 	.word	0x0800a67d
 800a0e4:	0800a695 	.word	0x0800a695
 800a0e8:	0800a6ad 	.word	0x0800a6ad
 800a0ec:	0800a6b9 	.word	0x0800a6b9
 800a0f0:	0800a6d1 	.word	0x0800a6d1
 800a0f4:	0800a85b 	.word	0x0800a85b
 800a0f8:	0800a657 	.word	0x0800a657
 800a0fc:	0800a85b 	.word	0x0800a85b
 800a100:	0800a85b 	.word	0x0800a85b
 800a104:	0800a85b 	.word	0x0800a85b
 800a108:	0800a85b 	.word	0x0800a85b
 800a10c:	0800a85b 	.word	0x0800a85b
 800a110:	0800a85b 	.word	0x0800a85b
 800a114:	0800a85b 	.word	0x0800a85b
 800a118:	0800a85b 	.word	0x0800a85b
 800a11c:	0800a703 	.word	0x0800a703
 800a120:	0800a743 	.word	0x0800a743
 800a124:	0800a85b 	.word	0x0800a85b
 800a128:	0800a85b 	.word	0x0800a85b
 800a12c:	0800a85b 	.word	0x0800a85b
 800a130:	0800a85b 	.word	0x0800a85b
 800a134:	0800a85b 	.word	0x0800a85b
 800a138:	0800a85b 	.word	0x0800a85b
 800a13c:	0800a85b 	.word	0x0800a85b
 800a140:	0800a85b 	.word	0x0800a85b
 800a144:	0800a85b 	.word	0x0800a85b
 800a148:	0800a85b 	.word	0x0800a85b
 800a14c:	0800a85b 	.word	0x0800a85b
 800a150:	0800a85b 	.word	0x0800a85b
 800a154:	0800a85b 	.word	0x0800a85b
 800a158:	0800a85b 	.word	0x0800a85b
 800a15c:	0800a807 	.word	0x0800a807
 800a160:	0800a825 	.word	0x0800a825
 800a164:	0800a85b 	.word	0x0800a85b
 800a168:	0800a85b 	.word	0x0800a85b
 800a16c:	0800a85b 	.word	0x0800a85b
 800a170:	0800a85b 	.word	0x0800a85b
 800a174:	0800a85b 	.word	0x0800a85b
 800a178:	0800a85b 	.word	0x0800a85b
 800a17c:	0800a85b 	.word	0x0800a85b
 800a180:	0800a85b 	.word	0x0800a85b
 800a184:	0800a85b 	.word	0x0800a85b
 800a188:	0800a85b 	.word	0x0800a85b
 800a18c:	0800a85b 	.word	0x0800a85b
 800a190:	0800a85b 	.word	0x0800a85b
 800a194:	0800a85b 	.word	0x0800a85b
 800a198:	0800a85b 	.word	0x0800a85b
 800a19c:	0800a3bd 	.word	0x0800a3bd
 800a1a0:	0800a85b 	.word	0x0800a85b
 800a1a4:	0800a2f1 	.word	0x0800a2f1
 800a1a8:	0800a20f 	.word	0x0800a20f
 800a1ac:	0800a219 	.word	0x0800a219
 800a1b0:	0800a85b 	.word	0x0800a85b
 800a1b4:	0800a2db 	.word	0x0800a2db
 800a1b8:	0800a85b 	.word	0x0800a85b
 800a1bc:	0800a24d 	.word	0x0800a24d
 800a1c0:	0800a1f1 	.word	0x0800a1f1
 800a1c4:	0800a1fb 	.word	0x0800a1fb
 800a1c8:	0800a205 	.word	0x0800a205
 800a1cc:	0800a243 	.word	0x0800a243
 800a1d0:	0800a85b 	.word	0x0800a85b
 800a1d4:	0800a85b 	.word	0x0800a85b
 800a1d8:	0800a85b 	.word	0x0800a85b
 800a1dc:	0800a843 	.word	0x0800a843
 800a1e0:	0800a3c7 	.word	0x0800a3c7
 800a1e4:	0800a2a9 	.word	0x0800a2a9
 800a1e8:	0800a3ff 	.word	0x0800a3ff
 800a1ec:	0800a613 	.word	0x0800a613
    {
    case PHAC_DISCLOOP_CONFIG_ACT_LIS_TECH_CFG:
        pDataParams->bActLisTechCfg = (uint8_t)wValue;
 800a1f0:	883b      	ldrh	r3, [r7, #0]
 800a1f2:	b2da      	uxtb	r2, r3
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	719a      	strb	r2, [r3, #6]
        break;
 800a1f8:	e334      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_ACT_POLL_TECH_CFG:
        pDataParams->bActPollTechCfg = (uint8_t)wValue;
 800a1fa:	883b      	ldrh	r3, [r7, #0]
 800a1fc:	b2da      	uxtb	r2, r3
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	70da      	strb	r2, [r3, #3]
        break;
 800a202:	e32f      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_PAS_LIS_TECH_CFG:
        pDataParams->bPasLisTechCfg = (uint8_t)wValue;
 800a204:	883b      	ldrh	r3, [r7, #0]
 800a206:	b2da      	uxtb	r2, r3
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	715a      	strb	r2, [r3, #5]
        break;
 800a20c:	e32a      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_COLLISION_PENDING:
        pDataParams->bCollPend = (uint8_t)wValue;
 800a20e:	883b      	ldrh	r3, [r7, #0]
 800a210:	b2da      	uxtb	r2, r3
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	779a      	strb	r2, [r3, #30]
        break;
 800a216:	e325      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_NEXT_POLL_STATE:
        if(!(((wValue & 0x00FFU) == PHAC_DISCLOOP_POLL_STATE_DETECTION) ||
 800a218:	883b      	ldrh	r3, [r7, #0]
 800a21a:	b2db      	uxtb	r3, r3
 800a21c:	2b01      	cmp	r3, #1
 800a21e:	d00a      	beq.n	800a236 <phacDiscLoop_Sw_SetConfig+0x2c2>
            ((wValue & 0x00FFU) == PHAC_DISCLOOP_POLL_STATE_COLLISION_RESOLUTION) ||
 800a220:	883b      	ldrh	r3, [r7, #0]
 800a222:	b2db      	uxtb	r3, r3
        if(!(((wValue & 0x00FFU) == PHAC_DISCLOOP_POLL_STATE_DETECTION) ||
 800a224:	2b02      	cmp	r3, #2
 800a226:	d006      	beq.n	800a236 <phacDiscLoop_Sw_SetConfig+0x2c2>
            ((wValue & 0x00FFU) == PHAC_DISCLOOP_POLL_STATE_REMOVAL)))
 800a228:	883b      	ldrh	r3, [r7, #0]
 800a22a:	b2db      	uxtb	r3, r3
        if(!(((wValue & 0x00FFU) == PHAC_DISCLOOP_POLL_STATE_DETECTION) ||
 800a22c:	2b03      	cmp	r3, #3
 800a22e:	d002      	beq.n	800a236 <phacDiscLoop_Sw_SetConfig+0x2c2>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800a230:	f244 0321 	movw	r3, #16417	@ 0x4021
 800a234:	e317      	b.n	800a866 <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->bPollState = (wValue & 0x00FFU);
 800a236:	883b      	ldrh	r3, [r7, #0]
 800a238:	b2db      	uxtb	r3, r3
 800a23a:	b29a      	uxth	r2, r3
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	811a      	strh	r2, [r3, #8]
        break;
 800a240:	e310      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_PAS_POLL_TECH_CFG:
        pDataParams->bPasPollTechCfg = (uint8_t)wValue;
 800a242:	883b      	ldrh	r3, [r7, #0]
 800a244:	b2da      	uxtb	r2, r3
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	709a      	strb	r2, [r3, #2]
        break;
 800a24a:	e30b      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_ANTI_COLL:
        pDataParams->bUseAntiColl = (uint8_t)wValue;
 800a24c:	883b      	ldrh	r3, [r7, #0]
 800a24e:	b2da      	uxtb	r2, r3
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	f883 2020 	strb.w	r2, [r3, #32]
        break;
 800a256:	e305      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_GTA_VALUE_US:
        pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_A] = wValue;
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	883a      	ldrh	r2, [r7, #0]
 800a25c:	821a      	strh	r2, [r3, #16]
        break;
 800a25e:	e301      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_GTB_VALUE_US:
        pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_B] = wValue;
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	883a      	ldrh	r2, [r7, #0]
 800a264:	825a      	strh	r2, [r3, #18]
        break;
 800a266:	e2fd      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_GTFB_VALUE_US:
        if(wValue < PH_NXPNFCRDLIB_CONFIG_TYPEF_GT)
 800a268:	883b      	ldrh	r3, [r7, #0]
 800a26a:	f644 72af 	movw	r2, #20399	@ 0x4faf
 800a26e:	4293      	cmp	r3, r2
 800a270:	d802      	bhi.n	800a278 <phacDiscLoop_Sw_SetConfig+0x304>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800a272:	f244 0321 	movw	r3, #16417	@ 0x4021
 800a276:	e2f6      	b.n	800a866 <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_F212] = wValue;
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	883a      	ldrh	r2, [r7, #0]
 800a27c:	829a      	strh	r2, [r3, #20]
        break;
 800a27e:	e2f1      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_GTBF_VALUE_US:
        if(wValue < PH_NXPNFCRDLIB_CONFIG_B_TO_F_GT)
 800a280:	883b      	ldrh	r3, [r7, #0]
 800a282:	f643 32c3 	movw	r2, #15299	@ 0x3bc3
 800a286:	4293      	cmp	r3, r2
 800a288:	d802      	bhi.n	800a290 <phacDiscLoop_Sw_SetConfig+0x31c>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800a28a:	f244 0321 	movw	r3, #16417	@ 0x4021
 800a28e:	e2ea      	b.n	800a866 <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_F424] = wValue;
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	883a      	ldrh	r2, [r7, #0]
 800a294:	82da      	strh	r2, [r3, #22]
        break;
 800a296:	e2e5      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_GTV_VALUE_US:
        pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_V] = wValue;
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	883a      	ldrh	r2, [r7, #0]
 800a29c:	831a      	strh	r2, [r3, #24]
        break;
 800a29e:	e2e1      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_GT18000P3M3_VALUE_US:
        pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_18000P3M3] = wValue;
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	883a      	ldrh	r2, [r7, #0]
 800a2a4:	835a      	strh	r2, [r3, #26]
        break;
 800a2a6:	e2dd      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_EMVCO_PROP_OP_RF_RESET:
        if ((((uint8_t)wValue & PHAC_DISCLOOP_POS_BIT_MASK_A) == PHAC_DISCLOOP_POS_BIT_MASK_A) ||
 800a2a8:	883b      	ldrh	r3, [r7, #0]
 800a2aa:	b2db      	uxtb	r3, r3
 800a2ac:	f003 0301 	and.w	r3, r3, #1
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d105      	bne.n	800a2c0 <phacDiscLoop_Sw_SetConfig+0x34c>
            (((uint8_t)wValue & PHAC_DISCLOOP_POS_BIT_MASK_B) == PHAC_DISCLOOP_POS_BIT_MASK_B)
 800a2b4:	883b      	ldrh	r3, [r7, #0]
 800a2b6:	b2db      	uxtb	r3, r3
 800a2b8:	f003 0302 	and.w	r3, r3, #2
        if ((((uint8_t)wValue & PHAC_DISCLOOP_POS_BIT_MASK_A) == PHAC_DISCLOOP_POS_BIT_MASK_A) ||
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d002      	beq.n	800a2c6 <phacDiscLoop_Sw_SetConfig+0x352>
            )
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_PARAMETER, PH_COMP_AC_DISCLOOP);
 800a2c0:	f244 0323 	movw	r3, #16419	@ 0x4023
 800a2c4:	e2cf      	b.n	800a866 <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->bEMVCoPropOpRfFieldReset = (uint8_t)wValue;
 800a2c6:	883b      	ldrh	r3, [r7, #0]
 800a2c8:	b2da      	uxtb	r2, r3
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
        break;
 800a2d0:	e2c8      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_GT_ACTIVE_US:
        pDataParams->wActPollGTimeUs = wValue;
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	883a      	ldrh	r2, [r7, #0]
 800a2d6:	839a      	strh	r2, [r3, #28]
        break;
 800a2d8:	e2c4      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_BAIL_OUT:
        if (0u != (wValue & ~(PHAC_DISCLOOP_POS_BIT_MASK_A |  PHAC_DISCLOOP_POS_BIT_MASK_B
 800a2da:	883b      	ldrh	r3, [r7, #0]
 800a2dc:	2b3f      	cmp	r3, #63	@ 0x3f
 800a2de:	d902      	bls.n	800a2e6 <phacDiscLoop_Sw_SetConfig+0x372>
            | PHAC_DISCLOOP_POS_BIT_MASK_F424 | PHAC_DISCLOOP_POS_BIT_MASK_F212
            | PHAC_DISCLOOP_POS_BIT_MASK_V | PHAC_DISCLOOP_POS_BIT_MASK_18000P3M3)))
        {
            /* Invalid bail out option set */
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800a2e0:	f244 0321 	movw	r3, #16417	@ 0x4021
 800a2e4:	e2bf      	b.n	800a866 <phacDiscLoop_Sw_SetConfig+0x8f2>
        }

        pDataParams->bPasPollBailOut = (uint8_t) wValue;
 800a2e6:	883b      	ldrh	r3, [r7, #0]
 800a2e8:	b2da      	uxtb	r2, r3
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	711a      	strb	r2, [r3, #4]
        break;
 800a2ee:	e2b9      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_OPE_MODE:
        if(!((wValue == RD_LIB_MODE_NFC) ||
 800a2f0:	883b      	ldrh	r3, [r7, #0]
 800a2f2:	2b02      	cmp	r3, #2
 800a2f4:	d008      	beq.n	800a308 <phacDiscLoop_Sw_SetConfig+0x394>
 800a2f6:	883b      	ldrh	r3, [r7, #0]
 800a2f8:	2b01      	cmp	r3, #1
 800a2fa:	d005      	beq.n	800a308 <phacDiscLoop_Sw_SetConfig+0x394>
 800a2fc:	883b      	ldrh	r3, [r7, #0]
 800a2fe:	2b03      	cmp	r3, #3
 800a300:	d002      	beq.n	800a308 <phacDiscLoop_Sw_SetConfig+0x394>
            (wValue == RD_LIB_MODE_EMVCO) ||
            (wValue == RD_LIB_MODE_ISO)))
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800a302:	f244 0321 	movw	r3, #16417	@ 0x4021
 800a306:	e2ae      	b.n	800a866 <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->bOpeMode = (uint8_t)wValue;
 800a308:	883b      	ldrh	r3, [r7, #0]
 800a30a:	b2da      	uxtb	r2, r3
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        PH_CHECK_SUCCESS_FCT(status, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_OPE_MODE, wValue));
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a316:	883a      	ldrh	r2, [r7, #0]
 800a318:	215a      	movs	r1, #90	@ 0x5a
 800a31a:	4618      	mov	r0, r3
 800a31c:	f006 f90c 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 800a320:	4603      	mov	r3, r0
 800a322:	81fb      	strh	r3, [r7, #14]
 800a324:	89fb      	ldrh	r3, [r7, #14]
 800a326:	2b00      	cmp	r3, #0
 800a328:	d001      	beq.n	800a32e <phacDiscLoop_Sw_SetConfig+0x3ba>
 800a32a:	89fb      	ldrh	r3, [r7, #14]
 800a32c:	e29b      	b.n	800a866 <phacDiscLoop_Sw_SetConfig+0x8f2>
#ifdef NXPBUILD__PHPAL_I14443P4_SW
        PH_CHECK_SUCCESS_FCT(status, phpalI14443p4_SetConfig(pDataParams->pPal14443p4DataParams, PHPAL_I14443P4_CONFIG_OPE_MODE, wValue));
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a332:	883a      	ldrh	r2, [r7, #0]
 800a334:	2106      	movs	r1, #6
 800a336:	4618      	mov	r0, r3
 800a338:	f00e fd4e 	bl	8018dd8 <phpalI14443p4_Sw_SetConfig>
 800a33c:	4603      	mov	r3, r0
 800a33e:	81fb      	strh	r3, [r7, #14]
 800a340:	89fb      	ldrh	r3, [r7, #14]
 800a342:	2b00      	cmp	r3, #0
 800a344:	d001      	beq.n	800a34a <phacDiscLoop_Sw_SetConfig+0x3d6>
 800a346:	89fb      	ldrh	r3, [r7, #14]
 800a348:	e28d      	b.n	800a866 <phacDiscLoop_Sw_SetConfig+0x8f2>
#endif /* NXPBUILD__PHPAL_I14443P4_SW */

#ifdef NXPBUILD__PHPAL_I14443P3B_SW
        PH_CHECK_SUCCESS_FCT(status, phpalI14443p3b_SetConfig(pDataParams->pPal1443p3bDataParams, PHPAL_I14443P3B_CONFIG_OPE_MODE, wValue));
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a34e:	883a      	ldrh	r2, [r7, #0]
 800a350:	2101      	movs	r1, #1
 800a352:	4618      	mov	r0, r3
 800a354:	f00c fd12 	bl	8016d7c <phpalI14443p3b_Sw_SetConfig>
 800a358:	4603      	mov	r3, r0
 800a35a:	81fb      	strh	r3, [r7, #14]
 800a35c:	89fb      	ldrh	r3, [r7, #14]
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d001      	beq.n	800a366 <phacDiscLoop_Sw_SetConfig+0x3f2>
 800a362:	89fb      	ldrh	r3, [r7, #14]
 800a364:	e27f      	b.n	800a866 <phacDiscLoop_Sw_SetConfig+0x8f2>
#endif /* NXPBUILD__PHPAL_I14443P3B_SW */

#ifdef NXPBUILD__PHPAL_I14443P3A_SW
        PH_CHECK_SUCCESS_FCT(status, phpalI14443p3a_SetConfig(pDataParams->pPal1443p3aDataParams, PHPAL_I14443P3A_CONFIG_OPE_MODE, wValue));
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a36a:	883a      	ldrh	r2, [r7, #0]
 800a36c:	2101      	movs	r1, #1
 800a36e:	4618      	mov	r0, r3
 800a370:	f00b fecf 	bl	8016112 <phpalI14443p3a_Sw_SetConfig>
 800a374:	4603      	mov	r3, r0
 800a376:	81fb      	strh	r3, [r7, #14]
 800a378:	89fb      	ldrh	r3, [r7, #14]
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	d001      	beq.n	800a382 <phacDiscLoop_Sw_SetConfig+0x40e>
 800a37e:	89fb      	ldrh	r3, [r7, #14]
 800a380:	e271      	b.n	800a866 <phacDiscLoop_Sw_SetConfig+0x8f2>
#endif /* NXPBUILD__PHPAL_I14443P3A_SW */

#ifdef NXPBUILD__PHPAL_I14443P4A_SW
        PH_CHECK_SUCCESS_FCT(status, phpalI14443p4a_SetConfig(pDataParams->pPal1443p4aDataParams, PHPAL_I14443P4A_CONFIG_OPE_MODE, wValue));
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a386:	883a      	ldrh	r2, [r7, #0]
 800a388:	2101      	movs	r1, #1
 800a38a:	4618      	mov	r0, r3
 800a38c:	f00e fdf6 	bl	8018f7c <phpalI14443p4a_Sw_SetConfig>
 800a390:	4603      	mov	r3, r0
 800a392:	81fb      	strh	r3, [r7, #14]
 800a394:	89fb      	ldrh	r3, [r7, #14]
 800a396:	2b00      	cmp	r3, #0
 800a398:	d001      	beq.n	800a39e <phacDiscLoop_Sw_SetConfig+0x42a>
 800a39a:	89fb      	ldrh	r3, [r7, #14]
 800a39c:	e263      	b.n	800a866 <phacDiscLoop_Sw_SetConfig+0x8f2>
#endif /* NXPBUILD__PHPAL_I14443P4A_SW */

#ifdef NXPBUILD__PHPAL_SLI15693_SW
        PH_CHECK_SUCCESS_FCT(status, phpalSli15693_SetConfig(pDataParams->pPalSli15693DataParams, PHPAL_SLI15693_CONFIG_OPE_MODE, wValue));
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a3a2:	883a      	ldrh	r2, [r7, #0]
 800a3a4:	210a      	movs	r1, #10
 800a3a6:	4618      	mov	r0, r3
 800a3a8:	f010 ff8a 	bl	801b2c0 <phpalSli15693_Sw_SetConfig>
 800a3ac:	4603      	mov	r3, r0
 800a3ae:	81fb      	strh	r3, [r7, #14]
 800a3b0:	89fb      	ldrh	r3, [r7, #14]
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	f000 8255 	beq.w	800a862 <phacDiscLoop_Sw_SetConfig+0x8ee>
 800a3b8:	89fb      	ldrh	r3, [r7, #14]
 800a3ba:	e254      	b.n	800a866 <phacDiscLoop_Sw_SetConfig+0x8f2>
#endif /* NXPBUILD__PHPAL_SLI15693_SW */
        break;

    case PHAC_DISCLOOP_CONFIG_ENABLE_LPCD:
        pDataParams->bLpcdEnabled = (uint8_t)wValue;
 800a3bc:	883b      	ldrh	r3, [r7, #0]
 800a3be:	b2da      	uxtb	r2, r3
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	77da      	strb	r2, [r3, #31]
        break;
 800a3c4:	e24e      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_EMVCO_PROF_FSCI_MAX:
        if ((wValue != 0x08) && (wValue != PH_NXPNFCRDLIB_CONFIG_DEFAULT_FSCI_VALUE))
 800a3c6:	883b      	ldrh	r3, [r7, #0]
 800a3c8:	2b08      	cmp	r3, #8
 800a3ca:	d005      	beq.n	800a3d8 <phacDiscLoop_Sw_SetConfig+0x464>
 800a3cc:	883b      	ldrh	r3, [r7, #0]
 800a3ce:	2b08      	cmp	r3, #8
 800a3d0:	d002      	beq.n	800a3d8 <phacDiscLoop_Sw_SetConfig+0x464>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800a3d2:	f244 0321 	movw	r3, #16417	@ 0x4021
 800a3d6:	e246      	b.n	800a866 <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->bFsciMax = (uint8_t)wValue;
 800a3d8:	883b      	ldrh	r3, [r7, #0]
 800a3da:	b2da      	uxtb	r2, r3
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
        break;
 800a3e2:	e23f      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEA_TAGS
    case PHAC_DISCLOOP_CONFIG_TYPEA_DEVICE_LIMIT:
        if ((wValue & 0xFFU) > PHAC_DISCLOOP_CFG_MAX_CARDS_SUPPORTED)
 800a3e4:	883b      	ldrh	r3, [r7, #0]
 800a3e6:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d002      	beq.n	800a3f4 <phacDiscLoop_Sw_SetConfig+0x480>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800a3ee:	f244 0321 	movw	r3, #16417	@ 0x4021
 800a3f2:	e238      	b.n	800a866 <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_A] = (uint8_t)wValue;
 800a3f4:	883b      	ldrh	r3, [r7, #0]
 800a3f6:	b2da      	uxtb	r2, r3
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	729a      	strb	r2, [r3, #10]
        break;
 800a3fc:	e232      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_TYPEA_SLEEP_STATE:
        if (((wValue & 0xFFU) != PH_ON) && ((wValue & 0xFFU) != PH_OFF))
 800a3fe:	883b      	ldrh	r3, [r7, #0]
 800a400:	b2db      	uxtb	r3, r3
 800a402:	2b01      	cmp	r3, #1
 800a404:	d006      	beq.n	800a414 <phacDiscLoop_Sw_SetConfig+0x4a0>
 800a406:	883b      	ldrh	r3, [r7, #0]
 800a408:	b2db      	uxtb	r3, r3
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d002      	beq.n	800a414 <phacDiscLoop_Sw_SetConfig+0x4a0>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800a40e:	f244 0321 	movw	r3, #16417	@ 0x4021
 800a412:	e228      	b.n	800a866 <phacDiscLoop_Sw_SetConfig+0x8f2>
        }

        bIndex = (uint8_t)((wValue & 0xFF00U) >> 8U);
 800a414:	883b      	ldrh	r3, [r7, #0]
 800a416:	0a1b      	lsrs	r3, r3, #8
 800a418:	b29b      	uxth	r3, r3
 800a41a:	737b      	strb	r3, [r7, #13]
        if (bIndex >= PHAC_DISCLOOP_CFG_MAX_CARDS_SUPPORTED)
 800a41c:	7b7b      	ldrb	r3, [r7, #13]
 800a41e:	2b00      	cmp	r3, #0
 800a420:	d002      	beq.n	800a428 <phacDiscLoop_Sw_SetConfig+0x4b4>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800a422:	f244 0321 	movw	r3, #16417	@ 0x4021
 800a426:	e21e      	b.n	800a866 <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->sTypeATargetInfo.aTypeA_I3P3[bIndex].bSleep = (uint8_t)(wValue & 0xFFU);
 800a428:	7b7a      	ldrb	r2, [r7, #13]
 800a42a:	883b      	ldrh	r3, [r7, #0]
 800a42c:	b2d8      	uxtb	r0, r3
 800a42e:	6879      	ldr	r1, [r7, #4]
 800a430:	4613      	mov	r3, r2
 800a432:	011b      	lsls	r3, r3, #4
 800a434:	1a9b      	subs	r3, r3, r2
 800a436:	440b      	add	r3, r1
 800a438:	336c      	adds	r3, #108	@ 0x6c
 800a43a:	4602      	mov	r2, r0
 800a43c:	701a      	strb	r2, [r3, #0]
        break;
 800a43e:	e211      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEA_I3P4_TAGS
    case PHAC_DISCLOOP_CONFIG_TYPEA_I3P4_FSDI:
        if (wValue > PHPAL_I14443P4_FRAMESIZE_MAX)
 800a440:	883b      	ldrh	r3, [r7, #0]
 800a442:	2b0c      	cmp	r3, #12
 800a444:	d902      	bls.n	800a44c <phacDiscLoop_Sw_SetConfig+0x4d8>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800a446:	f244 0321 	movw	r3, #16417	@ 0x4021
 800a44a:	e20c      	b.n	800a866 <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->sTypeATargetInfo.sTypeA_I3P4.bFsdi = (uint8_t)wValue;
 800a44c:	883b      	ldrh	r3, [r7, #0]
 800a44e:	b2da      	uxtb	r2, r3
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
        break;
 800a456:	e205      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_TYPEA_I3P4_CID:
        if (wValue > PHAC_DISCLOOP_SW_I3P4_MAX_CID)
 800a458:	883b      	ldrh	r3, [r7, #0]
 800a45a:	2b0e      	cmp	r3, #14
 800a45c:	d902      	bls.n	800a464 <phacDiscLoop_Sw_SetConfig+0x4f0>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800a45e:	f244 0321 	movw	r3, #16417	@ 0x4021
 800a462:	e200      	b.n	800a866 <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->sTypeATargetInfo.sTypeA_I3P4.bCid = (uint8_t)wValue;
 800a464:	883b      	ldrh	r3, [r7, #0]
 800a466:	b2da      	uxtb	r2, r3
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	f883 2085 	strb.w	r2, [r3, #133]	@ 0x85
        break;
 800a46e:	e1f9      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_TYPEA_I3P4_NAD:
        /* Valid NAD complaint with ISO/IEC 7816-3 shall be set by application. */
        pDataParams->sTypeATargetInfo.sTypeA_I3P4.bNad = (uint8_t)wValue;
 800a470:	883b      	ldrh	r3, [r7, #0]
 800a472:	b2da      	uxtb	r2, r3
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	f883 2086 	strb.w	r2, [r3, #134]	@ 0x86
        break;
 800a47a:	e1f3      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_TYPEA_I3P4_DRI:
        if ((wValue > PHAC_DISCLOOP_SW_I3P4_MAX_DRI) ||
 800a47c:	883b      	ldrh	r3, [r7, #0]
 800a47e:	2b03      	cmp	r3, #3
 800a480:	d807      	bhi.n	800a492 <phacDiscLoop_Sw_SetConfig+0x51e>
            ((pDataParams->bOpeMode == RD_LIB_MODE_EMVCO) && (wValue != PHPAL_I14443P4A_DATARATE_106)))
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
        if ((wValue > PHAC_DISCLOOP_SW_I3P4_MAX_DRI) ||
 800a488:	2b01      	cmp	r3, #1
 800a48a:	d105      	bne.n	800a498 <phacDiscLoop_Sw_SetConfig+0x524>
            ((pDataParams->bOpeMode == RD_LIB_MODE_EMVCO) && (wValue != PHPAL_I14443P4A_DATARATE_106)))
 800a48c:	883b      	ldrh	r3, [r7, #0]
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d002      	beq.n	800a498 <phacDiscLoop_Sw_SetConfig+0x524>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800a492:	f244 0321 	movw	r3, #16417	@ 0x4021
 800a496:	e1e6      	b.n	800a866 <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->sTypeATargetInfo.sTypeA_I3P4.bDri = (uint8_t)wValue;
 800a498:	883b      	ldrh	r3, [r7, #0]
 800a49a:	b2da      	uxtb	r2, r3
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	f883 2087 	strb.w	r2, [r3, #135]	@ 0x87
        break;
 800a4a2:	e1df      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_TYPEA_I3P4_DSI:
        if ((wValue > PHAC_DISCLOOP_SW_I3P4_MAX_DSI) ||
 800a4a4:	883b      	ldrh	r3, [r7, #0]
 800a4a6:	2b03      	cmp	r3, #3
 800a4a8:	d807      	bhi.n	800a4ba <phacDiscLoop_Sw_SetConfig+0x546>
            ((pDataParams->bOpeMode == RD_LIB_MODE_EMVCO) && (wValue != PHPAL_I14443P4A_DATARATE_106)))
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
        if ((wValue > PHAC_DISCLOOP_SW_I3P4_MAX_DSI) ||
 800a4b0:	2b01      	cmp	r3, #1
 800a4b2:	d105      	bne.n	800a4c0 <phacDiscLoop_Sw_SetConfig+0x54c>
            ((pDataParams->bOpeMode == RD_LIB_MODE_EMVCO) && (wValue != PHPAL_I14443P4A_DATARATE_106)))
 800a4b4:	883b      	ldrh	r3, [r7, #0]
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d002      	beq.n	800a4c0 <phacDiscLoop_Sw_SetConfig+0x54c>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800a4ba:	f244 0321 	movw	r3, #16417	@ 0x4021
 800a4be:	e1d2      	b.n	800a866 <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->sTypeATargetInfo.sTypeA_I3P4.bDsi = (uint8_t)wValue;
 800a4c0:	883b      	ldrh	r3, [r7, #0]
 800a4c2:	b2da      	uxtb	r2, r3
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        break;
 800a4ca:	e1cb      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEA_I3P4_TAGS */
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEA_TAGS */

#if defined(NXPBUILD__PHAC_DISCLOOP_TYPEA_P2P_TAGS) || defined(NXPBUILD__PHAC_DISCLOOP_TYPEA_P2P_ACTIVE)
    case PHAC_DISCLOOP_CONFIG_TYPEA_P2P_DID:
        if (wValue > PHPAL_I18092MPI_DID_MAX)
 800a4cc:	883b      	ldrh	r3, [r7, #0]
 800a4ce:	2b0e      	cmp	r3, #14
 800a4d0:	d902      	bls.n	800a4d8 <phacDiscLoop_Sw_SetConfig+0x564>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800a4d2:	f244 0321 	movw	r3, #16417	@ 0x4021
 800a4d6:	e1c6      	b.n	800a866 <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->sTypeATargetInfo.sTypeA_P2P.bDid = (uint8_t)wValue;
 800a4d8:	883b      	ldrh	r3, [r7, #0]
 800a4da:	b2da      	uxtb	r2, r3
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
        break;
 800a4e2:	e1bf      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_TYPEA_P2P_LRI:
        if (wValue > PHPAL_I18092MPI_FRAMESIZE_254)
 800a4e4:	883b      	ldrh	r3, [r7, #0]
 800a4e6:	2b03      	cmp	r3, #3
 800a4e8:	d902      	bls.n	800a4f0 <phacDiscLoop_Sw_SetConfig+0x57c>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800a4ea:	f244 0321 	movw	r3, #16417	@ 0x4021
 800a4ee:	e1ba      	b.n	800a866 <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->sTypeATargetInfo.sTypeA_P2P.bLri = (uint8_t)wValue;
 800a4f0:	883b      	ldrh	r3, [r7, #0]
 800a4f2:	b2da      	uxtb	r2, r3
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
        break;
 800a4fa:	e1b3      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_TYPEA_P2P_NAD_ENABLE:
        if (wValue == 0U)
 800a4fc:	883b      	ldrh	r3, [r7, #0]
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d104      	bne.n	800a50c <phacDiscLoop_Sw_SetConfig+0x598>
        {
            pDataParams->sTypeATargetInfo.sTypeA_P2P.bNadEnable = PH_OFF;
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	2200      	movs	r2, #0
 800a506:	f883 2072 	strb.w	r2, [r3, #114]	@ 0x72
        }
        else
        {
            pDataParams->sTypeATargetInfo.sTypeA_P2P.bNadEnable = PH_ON;
        }
        break;
 800a50a:	e1ab      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>
            pDataParams->sTypeATargetInfo.sTypeA_P2P.bNadEnable = PH_ON;
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	2201      	movs	r2, #1
 800a510:	f883 2072 	strb.w	r2, [r3, #114]	@ 0x72
        break;
 800a514:	e1a6      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_TYPEA_P2P_NAD:
        if (wValue > 255U)
 800a516:	883b      	ldrh	r3, [r7, #0]
 800a518:	2bff      	cmp	r3, #255	@ 0xff
 800a51a:	d902      	bls.n	800a522 <phacDiscLoop_Sw_SetConfig+0x5ae>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800a51c:	f244 0321 	movw	r3, #16417	@ 0x4021
 800a520:	e1a1      	b.n	800a866 <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->sTypeATargetInfo.sTypeA_P2P.bNad = (uint8_t)wValue;
 800a522:	883b      	ldrh	r3, [r7, #0]
 800a524:	b2da      	uxtb	r2, r3
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	f883 2073 	strb.w	r2, [r3, #115]	@ 0x73
        break;
 800a52c:	e19a      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_TYPEA_P2P_GI_LEN:
        if (wValue > PHPAL_I18092MPI_MAX_GI_LENGTH)
 800a52e:	883b      	ldrh	r3, [r7, #0]
 800a530:	2b30      	cmp	r3, #48	@ 0x30
 800a532:	d902      	bls.n	800a53a <phacDiscLoop_Sw_SetConfig+0x5c6>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800a534:	f244 0321 	movw	r3, #16417	@ 0x4021
 800a538:	e195      	b.n	800a866 <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->sTypeATargetInfo.sTypeA_P2P.bGiLength = (uint8_t)wValue;
 800a53a:	883b      	ldrh	r3, [r7, #0]
 800a53c:	b2da      	uxtb	r2, r3
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
        break;
 800a544:	e18e      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>
#endif

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEB_TAGS
    case PHAC_DISCLOOP_CONFIG_TYPEB_DEVICE_LIMIT:
    if ((wValue & 0xFFU) > PHAC_DISCLOOP_CFG_MAX_CARDS_SUPPORTED)
 800a546:	883b      	ldrh	r3, [r7, #0]
 800a548:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d002      	beq.n	800a556 <phacDiscLoop_Sw_SetConfig+0x5e2>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800a550:	f244 0321 	movw	r3, #16417	@ 0x4021
 800a554:	e187      	b.n	800a866 <phacDiscLoop_Sw_SetConfig+0x8f2>
    }
    pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_B] = (uint8_t)wValue;
 800a556:	883b      	ldrh	r3, [r7, #0]
 800a558:	b2da      	uxtb	r2, r3
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	72da      	strb	r2, [r3, #11]
    break;
 800a55e:	e181      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_TYPEB_AFI_REQ:
      pDataParams->sTypeBTargetInfo.bAfiReq = (uint8_t)wValue;
 800a560:	883b      	ldrh	r3, [r7, #0]
 800a562:	b2da      	uxtb	r2, r3
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1
      break;
 800a56a:	e17b      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_TYPEB_EXTATQB:
      if (wValue == 0U)
 800a56c:	883b      	ldrh	r3, [r7, #0]
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d104      	bne.n	800a57c <phacDiscLoop_Sw_SetConfig+0x608>
      {
          pDataParams->sTypeBTargetInfo.bExtendedAtqBbit = 0;
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	2200      	movs	r2, #0
 800a576:	f883 20c2 	strb.w	r2, [r3, #194]	@ 0xc2
      }
      else
      {
          pDataParams->sTypeBTargetInfo.bExtendedAtqBbit = 1;
      }
      break;
 800a57a:	e173      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>
          pDataParams->sTypeBTargetInfo.bExtendedAtqBbit = 1;
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	2201      	movs	r2, #1
 800a580:	f883 20c2 	strb.w	r2, [r3, #194]	@ 0xc2
      break;
 800a584:	e16e      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_TYPEB_FSDI:
      if (wValue > PHPAL_I14443P3B_FRAMESIZE_MAX)
 800a586:	883b      	ldrh	r3, [r7, #0]
 800a588:	2b0c      	cmp	r3, #12
 800a58a:	d902      	bls.n	800a592 <phacDiscLoop_Sw_SetConfig+0x61e>
      {
          return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800a58c:	f244 0321 	movw	r3, #16417	@ 0x4021
 800a590:	e169      	b.n	800a866 <phacDiscLoop_Sw_SetConfig+0x8f2>
      }
      pDataParams->sTypeBTargetInfo.bFsdi = (uint8_t)wValue;
 800a592:	883b      	ldrh	r3, [r7, #0]
 800a594:	b2da      	uxtb	r2, r3
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	f883 20c4 	strb.w	r2, [r3, #196]	@ 0xc4
      break;
 800a59c:	e162      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_TYPEB_CID:
      if (wValue > PHAC_DISCLOOP_SW_I3P4_MAX_CID)
 800a59e:	883b      	ldrh	r3, [r7, #0]
 800a5a0:	2b0e      	cmp	r3, #14
 800a5a2:	d902      	bls.n	800a5aa <phacDiscLoop_Sw_SetConfig+0x636>
      {
          return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800a5a4:	f244 0321 	movw	r3, #16417	@ 0x4021
 800a5a8:	e15d      	b.n	800a866 <phacDiscLoop_Sw_SetConfig+0x8f2>
      }
      pDataParams->sTypeBTargetInfo.bCid = (uint8_t)wValue;
 800a5aa:	883b      	ldrh	r3, [r7, #0]
 800a5ac:	b2da      	uxtb	r2, r3
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5
      break;
 800a5b4:	e156      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_TYPEB_NAD:
        /* Valid NAD complaint with ISO/IEC 7816-3 shall be set by application. */
        pDataParams->sTypeBTargetInfo.bNad = (uint8_t)wValue;
 800a5b6:	883b      	ldrh	r3, [r7, #0]
 800a5b8:	b2da      	uxtb	r2, r3
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	f883 20c6 	strb.w	r2, [r3, #198]	@ 0xc6
        break;
 800a5c0:	e150      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_TYPEB_DRI:
      if ((wValue > PHAC_DISCLOOP_SW_I3P4_MAX_DRI) ||
 800a5c2:	883b      	ldrh	r3, [r7, #0]
 800a5c4:	2b03      	cmp	r3, #3
 800a5c6:	d807      	bhi.n	800a5d8 <phacDiscLoop_Sw_SetConfig+0x664>
          ((pDataParams->bOpeMode == RD_LIB_MODE_EMVCO) && (wValue != PHPAL_I14443P3B_DATARATE_106)))
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
      if ((wValue > PHAC_DISCLOOP_SW_I3P4_MAX_DRI) ||
 800a5ce:	2b01      	cmp	r3, #1
 800a5d0:	d105      	bne.n	800a5de <phacDiscLoop_Sw_SetConfig+0x66a>
          ((pDataParams->bOpeMode == RD_LIB_MODE_EMVCO) && (wValue != PHPAL_I14443P3B_DATARATE_106)))
 800a5d2:	883b      	ldrh	r3, [r7, #0]
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d002      	beq.n	800a5de <phacDiscLoop_Sw_SetConfig+0x66a>
      {
          return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800a5d8:	f244 0321 	movw	r3, #16417	@ 0x4021
 800a5dc:	e143      	b.n	800a866 <phacDiscLoop_Sw_SetConfig+0x8f2>
      }
      pDataParams->sTypeBTargetInfo.bDri = (uint8_t)wValue;
 800a5de:	883b      	ldrh	r3, [r7, #0]
 800a5e0:	b2da      	uxtb	r2, r3
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	f883 20c7 	strb.w	r2, [r3, #199]	@ 0xc7
      break;
 800a5e8:	e13c      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_TYPEB_DSI:
      if ((wValue > PHAC_DISCLOOP_SW_I3P4_MAX_DSI) ||
 800a5ea:	883b      	ldrh	r3, [r7, #0]
 800a5ec:	2b03      	cmp	r3, #3
 800a5ee:	d807      	bhi.n	800a600 <phacDiscLoop_Sw_SetConfig+0x68c>
          ((pDataParams->bOpeMode == RD_LIB_MODE_EMVCO) && (wValue != PHPAL_I14443P3B_DATARATE_106)))
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
      if ((wValue > PHAC_DISCLOOP_SW_I3P4_MAX_DSI) ||
 800a5f6:	2b01      	cmp	r3, #1
 800a5f8:	d105      	bne.n	800a606 <phacDiscLoop_Sw_SetConfig+0x692>
          ((pDataParams->bOpeMode == RD_LIB_MODE_EMVCO) && (wValue != PHPAL_I14443P3B_DATARATE_106)))
 800a5fa:	883b      	ldrh	r3, [r7, #0]
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	d002      	beq.n	800a606 <phacDiscLoop_Sw_SetConfig+0x692>
      {
          return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800a600:	f244 0321 	movw	r3, #16417	@ 0x4021
 800a604:	e12f      	b.n	800a866 <phacDiscLoop_Sw_SetConfig+0x8f2>
      }
      pDataParams->sTypeBTargetInfo.bDsi = (uint8_t)wValue;
 800a606:	883b      	ldrh	r3, [r7, #0]
 800a608:	b2da      	uxtb	r2, r3
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8
      break;
 800a610:	e128      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_TYPEB_SLEEP_STATE:
        if (((wValue & 0xFFU) != PH_ON) && ((wValue & 0xFFU) != PH_OFF))
 800a612:	883b      	ldrh	r3, [r7, #0]
 800a614:	b2db      	uxtb	r3, r3
 800a616:	2b01      	cmp	r3, #1
 800a618:	d006      	beq.n	800a628 <phacDiscLoop_Sw_SetConfig+0x6b4>
 800a61a:	883b      	ldrh	r3, [r7, #0]
 800a61c:	b2db      	uxtb	r3, r3
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d002      	beq.n	800a628 <phacDiscLoop_Sw_SetConfig+0x6b4>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800a622:	f244 0321 	movw	r3, #16417	@ 0x4021
 800a626:	e11e      	b.n	800a866 <phacDiscLoop_Sw_SetConfig+0x8f2>
        }

        bIndex = (uint8_t)((wValue & 0xFF00U) >> 8U);
 800a628:	883b      	ldrh	r3, [r7, #0]
 800a62a:	0a1b      	lsrs	r3, r3, #8
 800a62c:	b29b      	uxth	r3, r3
 800a62e:	737b      	strb	r3, [r7, #13]
        if (bIndex >= PHAC_DISCLOOP_CFG_MAX_CARDS_SUPPORTED)
 800a630:	7b7b      	ldrb	r3, [r7, #13]
 800a632:	2b00      	cmp	r3, #0
 800a634:	d002      	beq.n	800a63c <phacDiscLoop_Sw_SetConfig+0x6c8>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800a636:	f244 0321 	movw	r3, #16417	@ 0x4021
 800a63a:	e114      	b.n	800a866 <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->sTypeBTargetInfo.aTypeB_I3P3[bIndex].bSleep = (uint8_t)(wValue & 0xFFU);
 800a63c:	7b7a      	ldrb	r2, [r7, #13]
 800a63e:	883b      	ldrh	r3, [r7, #0]
 800a640:	b2d8      	uxtb	r0, r3
 800a642:	6879      	ldr	r1, [r7, #4]
 800a644:	4613      	mov	r3, r2
 800a646:	009b      	lsls	r3, r3, #2
 800a648:	4413      	add	r3, r2
 800a64a:	009b      	lsls	r3, r3, #2
 800a64c:	440b      	add	r3, r1
 800a64e:	33dc      	adds	r3, #220	@ 0xdc
 800a650:	4602      	mov	r2, r0
 800a652:	701a      	strb	r2, [r3, #0]
        break;
 800a654:	e106      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEB_TAGS */

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS
    case PHAC_DISCLOOP_CONFIG_TYPEF_CUR_BAUD:
        pDataParams->bFelicaBaud = (uint8_t)wValue;
 800a656:	883b      	ldrh	r3, [r7, #0]
 800a658:	b2da      	uxtb	r2, r3
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
        break;
 800a660:	e100      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_TYPEF_DEVICE_LIMIT:
        if ((wValue & 0xFFU) > PHAC_DISCLOOP_CFG_MAX_CARDS_SUPPORTED)
 800a662:	883b      	ldrh	r3, [r7, #0]
 800a664:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d002      	beq.n	800a672 <phacDiscLoop_Sw_SetConfig+0x6fe>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800a66c:	f244 0321 	movw	r3, #16417	@ 0x4021
 800a670:	e0f9      	b.n	800a866 <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_F212] = (uint8_t)wValue;
 800a672:	883b      	ldrh	r3, [r7, #0]
 800a674:	b2da      	uxtb	r2, r3
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	731a      	strb	r2, [r3, #12]
        break;
 800a67a:	e0f3      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>

#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS */

#if defined(NXPBUILD__PHAC_DISCLOOP_TYPEF_P2P_TAGS)  || defined(NXPBUILD__PHAC_DISCLOOP_TYPEF212_P2P_ACTIVE) || defined(NXPBUILD__PHAC_DISCLOOP_TYPEF424_P2P_ACTIVE)
    case PHAC_DISCLOOP_CONFIG_TYPEF_P2P_DID:
        if (wValue > PHPAL_I18092MPI_DID_MAX)
 800a67c:	883b      	ldrh	r3, [r7, #0]
 800a67e:	2b0e      	cmp	r3, #14
 800a680:	d902      	bls.n	800a688 <phacDiscLoop_Sw_SetConfig+0x714>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800a682:	f244 0321 	movw	r3, #16417	@ 0x4021
 800a686:	e0ee      	b.n	800a866 <phacDiscLoop_Sw_SetConfig+0x8f2>
        }

        pDataParams->sTypeFTargetInfo.sTypeF_P2P.bDid = (uint8_t)wValue;
 800a688:	883b      	ldrh	r3, [r7, #0]
 800a68a:	b2da      	uxtb	r2, r3
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	f883 20ac 	strb.w	r2, [r3, #172]	@ 0xac
        break;
 800a692:	e0e7      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_TYPEF_P2P_LRI:
        if (wValue > PHPAL_I18092MPI_FRAMESIZE_254)
 800a694:	883b      	ldrh	r3, [r7, #0]
 800a696:	2b03      	cmp	r3, #3
 800a698:	d902      	bls.n	800a6a0 <phacDiscLoop_Sw_SetConfig+0x72c>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800a69a:	f244 0321 	movw	r3, #16417	@ 0x4021
 800a69e:	e0e2      	b.n	800a866 <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->sTypeFTargetInfo.sTypeF_P2P.bLri = (uint8_t)wValue;
 800a6a0:	883b      	ldrh	r3, [r7, #0]
 800a6a2:	b2da      	uxtb	r2, r3
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	f883 20ad 	strb.w	r2, [r3, #173]	@ 0xad
        break;
 800a6aa:	e0db      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_TYPEF_P2P_NAD_ENABLE:
        pDataParams->sTypeFTargetInfo.sTypeF_P2P.bNadEnable = (uint8_t)wValue;
 800a6ac:	883b      	ldrh	r3, [r7, #0]
 800a6ae:	b2da      	uxtb	r2, r3
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	f883 20ae 	strb.w	r2, [r3, #174]	@ 0xae
        break;
 800a6b6:	e0d5      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_TYPEF_P2P_NAD:
        if (wValue > 255U)
 800a6b8:	883b      	ldrh	r3, [r7, #0]
 800a6ba:	2bff      	cmp	r3, #255	@ 0xff
 800a6bc:	d902      	bls.n	800a6c4 <phacDiscLoop_Sw_SetConfig+0x750>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800a6be:	f244 0321 	movw	r3, #16417	@ 0x4021
 800a6c2:	e0d0      	b.n	800a866 <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->sTypeFTargetInfo.sTypeF_P2P.bNad = (uint8_t)wValue;
 800a6c4:	883b      	ldrh	r3, [r7, #0]
 800a6c6:	b2da      	uxtb	r2, r3
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	f883 20af 	strb.w	r2, [r3, #175]	@ 0xaf
        break;
 800a6ce:	e0c9      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_TYPEF_P2P_GI_LEN:
        if (wValue > PHPAL_I18092MPI_MAX_GI_LENGTH)
 800a6d0:	883b      	ldrh	r3, [r7, #0]
 800a6d2:	2b30      	cmp	r3, #48	@ 0x30
 800a6d4:	d902      	bls.n	800a6dc <phacDiscLoop_Sw_SetConfig+0x768>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800a6d6:	f244 0321 	movw	r3, #16417	@ 0x4021
 800a6da:	e0c4      	b.n	800a866 <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->sTypeFTargetInfo.sTypeF_P2P.bGiLength = (uint8_t)wValue;
 800a6dc:	883b      	ldrh	r3, [r7, #0]
 800a6de:	b2da      	uxtb	r2, r3
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	f883 20b4 	strb.w	r2, [r3, #180]	@ 0xb4
        break;
 800a6e6:	e0bd      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>
#endif

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEV_TAGS
    case PHAC_DISCLOOP_CONFIG_TYPEV_DEVICE_LIMIT:
        if ((wValue & 0xFFU) > PHAC_DISCLOOP_CFG_MAX_VICINITY_CARDS_SUPPORTED)
 800a6e8:	883b      	ldrh	r3, [r7, #0]
 800a6ea:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d002      	beq.n	800a6f8 <phacDiscLoop_Sw_SetConfig+0x784>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800a6f2:	f244 0321 	movw	r3, #16417	@ 0x4021
 800a6f6:	e0b6      	b.n	800a866 <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_V] = (uint8_t)wValue;
 800a6f8:	883b      	ldrh	r3, [r7, #0]
 800a6fa:	b2da      	uxtb	r2, r3
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	739a      	strb	r2, [r3, #14]
        break;
 800a700:	e0b0      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_TYPEV_RX_DATA_RATE:
        if((wValue != PHHAL_HW_RF_RX_DATARATE_HIGH)
 800a702:	883b      	ldrh	r3, [r7, #0]
 800a704:	2b0d      	cmp	r3, #13
 800a706:	d005      	beq.n	800a714 <phacDiscLoop_Sw_SetConfig+0x7a0>
           && (wValue != PHHAL_HW_RF_RX_DATARATE_LOW))
 800a708:	883b      	ldrh	r3, [r7, #0]
 800a70a:	2b0c      	cmp	r3, #12
 800a70c:	d002      	beq.n	800a714 <phacDiscLoop_Sw_SetConfig+0x7a0>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800a70e:	f244 0321 	movw	r3, #16417	@ 0x4021
 800a712:	e0a8      	b.n	800a866 <phacDiscLoop_Sw_SetConfig+0x8f2>
        }

        /* Set request flag to indicate high data rate */
        if(wValue == PHHAL_HW_RF_RX_DATARATE_HIGH)
 800a714:	883b      	ldrh	r3, [r7, #0]
 800a716:	2b0d      	cmp	r3, #13
 800a718:	d109      	bne.n	800a72e <phacDiscLoop_Sw_SetConfig+0x7ba>
        {
            pDataParams->sTypeVTargetInfo.bFlag |= PHPAL_SLI15693_FLAG_DATA_RATE;
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 800a720:	f043 0302 	orr.w	r3, r3, #2
 800a724:	b2da      	uxtb	r2, r3
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
        }
        else
        {
            pDataParams->sTypeVTargetInfo.bFlag &= ~((uint8_t)PHPAL_SLI15693_FLAG_DATA_RATE);
        }
        break;
 800a72c:	e09a      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>
            pDataParams->sTypeVTargetInfo.bFlag &= ~((uint8_t)PHPAL_SLI15693_FLAG_DATA_RATE);
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 800a734:	f023 0302 	bic.w	r3, r3, #2
 800a738:	b2da      	uxtb	r2, r3
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
        break;
 800a740:	e090      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_TYPEV_MODE:
        if((wValue != PHPAL_SLI15693_FLAG_ADDRESSED)
 800a742:	883b      	ldrh	r3, [r7, #0]
 800a744:	2b20      	cmp	r3, #32
 800a746:	d008      	beq.n	800a75a <phacDiscLoop_Sw_SetConfig+0x7e6>
           && (wValue != PHPAL_SLI15693_FLAG_SELECTED) && (wValue != PHPAL_SLI15693_FLAG_NON_ADDRESSED))
 800a748:	883b      	ldrh	r3, [r7, #0]
 800a74a:	2b10      	cmp	r3, #16
 800a74c:	d005      	beq.n	800a75a <phacDiscLoop_Sw_SetConfig+0x7e6>
 800a74e:	883b      	ldrh	r3, [r7, #0]
 800a750:	2b00      	cmp	r3, #0
 800a752:	d002      	beq.n	800a75a <phacDiscLoop_Sw_SetConfig+0x7e6>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800a754:	f244 0321 	movw	r3, #16417	@ 0x4021
 800a758:	e085      	b.n	800a866 <phacDiscLoop_Sw_SetConfig+0x8f2>
        }

        /* Save previous Flags value */
        PH_CHECK_SUCCESS_FCT(status, phpalSli15693_GetConfig(pDataParams->pPalSli15693DataParams, PHPAL_SLI15693_CONFIG_FLAGS, &wSliConfigFlags));
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a75e:	f107 020a 	add.w	r2, r7, #10
 800a762:	2100      	movs	r1, #0
 800a764:	4618      	mov	r0, r3
 800a766:	f010 ff81 	bl	801b66c <phpalSli15693_Sw_GetConfig>
 800a76a:	4603      	mov	r3, r0
 800a76c:	81fb      	strh	r3, [r7, #14]
 800a76e:	89fb      	ldrh	r3, [r7, #14]
 800a770:	2b00      	cmp	r3, #0
 800a772:	d001      	beq.n	800a778 <phacDiscLoop_Sw_SetConfig+0x804>
 800a774:	89fb      	ldrh	r3, [r7, #14]
 800a776:	e076      	b.n	800a866 <phacDiscLoop_Sw_SetConfig+0x8f2>

        if(wValue == PHPAL_SLI15693_FLAG_SELECTED)
 800a778:	883b      	ldrh	r3, [r7, #0]
 800a77a:	2b10      	cmp	r3, #16
 800a77c:	d10a      	bne.n	800a794 <phacDiscLoop_Sw_SetConfig+0x820>
        {
            /* Set the Select_flag and clear the Adress_flag */
            wSliConfigFlags |= PHPAL_SLI15693_FLAG_SELECTED;
 800a77e:	897b      	ldrh	r3, [r7, #10]
 800a780:	f043 0310 	orr.w	r3, r3, #16
 800a784:	b29b      	uxth	r3, r3
 800a786:	817b      	strh	r3, [r7, #10]
            wSliConfigFlags &= (uint8_t)~(uint8_t)PHPAL_SLI15693_FLAG_ADDRESSED;
 800a788:	897b      	ldrh	r3, [r7, #10]
 800a78a:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800a78e:	b29b      	uxth	r3, r3
 800a790:	817b      	strh	r3, [r7, #10]
 800a792:	e017      	b.n	800a7c4 <phacDiscLoop_Sw_SetConfig+0x850>
        }
        else if(wValue == PHPAL_SLI15693_FLAG_ADDRESSED)
 800a794:	883b      	ldrh	r3, [r7, #0]
 800a796:	2b20      	cmp	r3, #32
 800a798:	d10a      	bne.n	800a7b0 <phacDiscLoop_Sw_SetConfig+0x83c>
        {
            /* Set the Adress_flag and clear the Select_flag */
            wSliConfigFlags |= PHPAL_SLI15693_FLAG_ADDRESSED;
 800a79a:	897b      	ldrh	r3, [r7, #10]
 800a79c:	f043 0320 	orr.w	r3, r3, #32
 800a7a0:	b29b      	uxth	r3, r3
 800a7a2:	817b      	strh	r3, [r7, #10]
            wSliConfigFlags &= (uint8_t)~(uint8_t)PHPAL_SLI15693_FLAG_SELECTED;
 800a7a4:	897b      	ldrh	r3, [r7, #10]
 800a7a6:	f003 03ef 	and.w	r3, r3, #239	@ 0xef
 800a7aa:	b29b      	uxth	r3, r3
 800a7ac:	817b      	strh	r3, [r7, #10]
 800a7ae:	e009      	b.n	800a7c4 <phacDiscLoop_Sw_SetConfig+0x850>
        }
        else
        {
            /* Clear both Adress_flag and Select_flag */
            wSliConfigFlags &= (uint8_t)~(uint8_t)PHPAL_SLI15693_FLAG_ADDRESSED;
 800a7b0:	897b      	ldrh	r3, [r7, #10]
 800a7b2:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800a7b6:	b29b      	uxth	r3, r3
 800a7b8:	817b      	strh	r3, [r7, #10]
            wSliConfigFlags &= (uint8_t)~(uint8_t)PHPAL_SLI15693_FLAG_SELECTED;
 800a7ba:	897b      	ldrh	r3, [r7, #10]
 800a7bc:	f003 03ef 	and.w	r3, r3, #239	@ 0xef
 800a7c0:	b29b      	uxth	r3, r3
 800a7c2:	817b      	strh	r3, [r7, #10]
        }

        /* Update Flags value */
        PH_CHECK_SUCCESS_FCT(status, phpalSli15693_SetConfig(pDataParams->pPalSli15693DataParams, PHPAL_SLI15693_CONFIG_FLAGS, wSliConfigFlags));
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a7c8:	897a      	ldrh	r2, [r7, #10]
 800a7ca:	2100      	movs	r1, #0
 800a7cc:	4618      	mov	r0, r3
 800a7ce:	f010 fd77 	bl	801b2c0 <phpalSli15693_Sw_SetConfig>
 800a7d2:	4603      	mov	r3, r0
 800a7d4:	81fb      	strh	r3, [r7, #14]
 800a7d6:	89fb      	ldrh	r3, [r7, #14]
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d001      	beq.n	800a7e0 <phacDiscLoop_Sw_SetConfig+0x86c>
 800a7dc:	89fb      	ldrh	r3, [r7, #14]
 800a7de:	e042      	b.n	800a866 <phacDiscLoop_Sw_SetConfig+0x8f2>

        pDataParams->sTypeVTargetInfo.bMode = (uint8_t)wValue;
 800a7e0:	883b      	ldrh	r3, [r7, #0]
 800a7e2:	b2da      	uxtb	r2, r3
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	f883 20e1 	strb.w	r2, [r3, #225]	@ 0xe1
        break;
 800a7ea:	e03b      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>

#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEV_TAGS */

#ifdef NXPBUILD__PHAC_DISCLOOP_I18000P3M3_TAGS
    case PHAC_DISCLOOP_CONFIG_18000P3M3_DEVICE_LIMIT:
        if ((wValue & 0xFFU) > PHAC_DISCLOOP_CFG_MAX_VICINITY_CARDS_SUPPORTED)
 800a7ec:	883b      	ldrh	r3, [r7, #0]
 800a7ee:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d002      	beq.n	800a7fc <phacDiscLoop_Sw_SetConfig+0x888>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800a7f6:	f244 0321 	movw	r3, #16417	@ 0x4021
 800a7fa:	e034      	b.n	800a866 <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_18000P3M3] = (uint8_t)wValue;
 800a7fc:	883b      	ldrh	r3, [r7, #0]
 800a7fe:	b2da      	uxtb	r2, r3
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	73da      	strb	r2, [r3, #15]
        break;
 800a804:	e02e      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_I18000P3M3_MODULATION:
        if((wValue != PHPAL_I18000P3M3_M_MANCHESTER_2)
 800a806:	883b      	ldrh	r3, [r7, #0]
 800a808:	2b02      	cmp	r3, #2
 800a80a:	d005      	beq.n	800a818 <phacDiscLoop_Sw_SetConfig+0x8a4>
           && (wValue != PHPAL_I18000P3M3_M_MANCHESTER_4))
 800a80c:	883b      	ldrh	r3, [r7, #0]
 800a80e:	2b03      	cmp	r3, #3
 800a810:	d002      	beq.n	800a818 <phacDiscLoop_Sw_SetConfig+0x8a4>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800a812:	f244 0321 	movw	r3, #16417	@ 0x4021
 800a816:	e026      	b.n	800a866 <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->sI18000p3m3TargetInfo.bM = (uint8_t)wValue;
 800a818:	883b      	ldrh	r3, [r7, #0]
 800a81a:	b2da      	uxtb	r2, r3
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
        break;
 800a822:	e01f      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>

    case PHAC_DISCLOOP_CONFIG_I18000P3M3_FREQUENCY:
        if((wValue != PHPAL_I18000P3M3_LF_423KHZ)
 800a824:	883b      	ldrh	r3, [r7, #0]
 800a826:	2b00      	cmp	r3, #0
 800a828:	d005      	beq.n	800a836 <phacDiscLoop_Sw_SetConfig+0x8c2>
           && (wValue != PHPAL_I18000P3M3_LF_847KHZ))
 800a82a:	883b      	ldrh	r3, [r7, #0]
 800a82c:	2b01      	cmp	r3, #1
 800a82e:	d002      	beq.n	800a836 <phacDiscLoop_Sw_SetConfig+0x8c2>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800a830:	f244 0321 	movw	r3, #16417	@ 0x4021
 800a834:	e017      	b.n	800a866 <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->sI18000p3m3TargetInfo.bDr = (uint8_t)wValue;
 800a836:	883b      	ldrh	r3, [r7, #0]
 800a838:	b2da      	uxtb	r2, r3
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	f883 20ee 	strb.w	r2, [r3, #238]	@ 0xee
        break;
 800a840:	e010      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>

#endif /* NXPBUILD__PHAC_DISCLOOP_I18000P3M3_TAGS */

#ifdef NXPBUILD__PHAC_DISCLOOP_TARGET
    case PHAC_DISCLOOP_CONFIG_TARGET_RETRY_COUNT:
        if (wValue > 255U)
 800a842:	883b      	ldrh	r3, [r7, #0]
 800a844:	2bff      	cmp	r3, #255	@ 0xff
 800a846:	d902      	bls.n	800a84e <phacDiscLoop_Sw_SetConfig+0x8da>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800a848:	f244 0321 	movw	r3, #16417	@ 0x4021
 800a84c:	e00b      	b.n	800a866 <phacDiscLoop_Sw_SetConfig+0x8f2>
        }
        pDataParams->sTargetParams.bRetryCount = (uint8_t)wValue;
 800a84e:	883b      	ldrh	r3, [r7, #0]
 800a850:	b2da      	uxtb	r2, r3
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
        break;
 800a858:	e004      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>
#endif /* NXPBUILD__PHAC_DISCLOOP_TARGET */

    default:
        status = PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800a85a:	f244 0321 	movw	r3, #16417	@ 0x4021
 800a85e:	81fb      	strh	r3, [r7, #14]
 800a860:	e000      	b.n	800a864 <phacDiscLoop_Sw_SetConfig+0x8f0>
        break;
 800a862:	bf00      	nop
    }

    return status;
 800a864:	89fb      	ldrh	r3, [r7, #14]
}
 800a866:	4618      	mov	r0, r3
 800a868:	3710      	adds	r7, #16
 800a86a:	46bd      	mov	sp, r7
 800a86c:	bd80      	pop	{r7, pc}
 800a86e:	bf00      	nop

0800a870 <phacDiscLoop_Sw_GetConfig>:
phStatus_t phacDiscLoop_Sw_GetConfig(
                                     phacDiscLoop_Sw_DataParams_t * pDataParams,
                                     uint16_t wConfig,
                                     uint16_t * pValue
                                     )
{
 800a870:	b480      	push	{r7}
 800a872:	b087      	sub	sp, #28
 800a874:	af00      	add	r7, sp, #0
 800a876:	60f8      	str	r0, [r7, #12]
 800a878:	460b      	mov	r3, r1
 800a87a:	607a      	str	r2, [r7, #4]
 800a87c:	817b      	strh	r3, [r7, #10]
    phStatus_t  PH_MEMLOC_REM status = PH_ERR_SUCCESS;
 800a87e:	2300      	movs	r3, #0
 800a880:	82fb      	strh	r3, [r7, #22]

    switch(wConfig)
 800a882:	897b      	ldrh	r3, [r7, #10]
 800a884:	2b92      	cmp	r3, #146	@ 0x92
 800a886:	f200 82a4 	bhi.w	800add2 <phacDiscLoop_Sw_GetConfig+0x562>
 800a88a:	a201      	add	r2, pc, #4	@ (adr r2, 800a890 <phacDiscLoop_Sw_GetConfig+0x20>)
 800a88c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a890:	0800ab99 	.word	0x0800ab99
 800a894:	0800ac57 	.word	0x0800ac57
 800a898:	0800aca5 	.word	0x0800aca5
 800a89c:	0800acaf 	.word	0x0800acaf
 800a8a0:	0800ad35 	.word	0x0800ad35
 800a8a4:	0800ad85 	.word	0x0800ad85
 800a8a8:	0800ab73 	.word	0x0800ab73
 800a8ac:	0800add3 	.word	0x0800add3
 800a8b0:	0800add3 	.word	0x0800add3
 800a8b4:	0800add3 	.word	0x0800add3
 800a8b8:	0800add3 	.word	0x0800add3
 800a8bc:	0800add3 	.word	0x0800add3
 800a8c0:	0800add3 	.word	0x0800add3
 800a8c4:	0800add3 	.word	0x0800add3
 800a8c8:	0800add3 	.word	0x0800add3
 800a8cc:	0800add3 	.word	0x0800add3
 800a8d0:	0800abb1 	.word	0x0800abb1
 800a8d4:	0800ac6f 	.word	0x0800ac6f
 800a8d8:	0800acc7 	.word	0x0800acc7
 800a8dc:	0800ad3f 	.word	0x0800ad3f
 800a8e0:	0800ad8f 	.word	0x0800ad8f
 800a8e4:	0800add3 	.word	0x0800add3
 800a8e8:	0800add3 	.word	0x0800add3
 800a8ec:	0800add3 	.word	0x0800add3
 800a8f0:	0800add3 	.word	0x0800add3
 800a8f4:	0800add3 	.word	0x0800add3
 800a8f8:	0800add3 	.word	0x0800add3
 800a8fc:	0800add3 	.word	0x0800add3
 800a900:	0800add3 	.word	0x0800add3
 800a904:	0800add3 	.word	0x0800add3
 800a908:	0800add3 	.word	0x0800add3
 800a90c:	0800add3 	.word	0x0800add3
 800a910:	0800aba3 	.word	0x0800aba3
 800a914:	0800ac61 	.word	0x0800ac61
 800a918:	0800acb9 	.word	0x0800acb9
 800a91c:	0800ad4b 	.word	0x0800ad4b
 800a920:	0800ad9b 	.word	0x0800ad9b
 800a924:	0800ac7b 	.word	0x0800ac7b
 800a928:	0800add3 	.word	0x0800add3
 800a92c:	0800add3 	.word	0x0800add3
 800a930:	0800add3 	.word	0x0800add3
 800a934:	0800add3 	.word	0x0800add3
 800a938:	0800add3 	.word	0x0800add3
 800a93c:	0800add3 	.word	0x0800add3
 800a940:	0800add3 	.word	0x0800add3
 800a944:	0800add3 	.word	0x0800add3
 800a948:	0800add3 	.word	0x0800add3
 800a94c:	0800add3 	.word	0x0800add3
 800a950:	0800add3 	.word	0x0800add3
 800a954:	0800add3 	.word	0x0800add3
 800a958:	0800add3 	.word	0x0800add3
 800a95c:	0800add3 	.word	0x0800add3
 800a960:	0800add3 	.word	0x0800add3
 800a964:	0800ac89 	.word	0x0800ac89
 800a968:	0800ac97 	.word	0x0800ac97
 800a96c:	0800add3 	.word	0x0800add3
 800a970:	0800add3 	.word	0x0800add3
 800a974:	0800add3 	.word	0x0800add3
 800a978:	0800add3 	.word	0x0800add3
 800a97c:	0800add3 	.word	0x0800add3
 800a980:	0800add3 	.word	0x0800add3
 800a984:	0800add3 	.word	0x0800add3
 800a988:	0800add3 	.word	0x0800add3
 800a98c:	0800add3 	.word	0x0800add3
 800a990:	0800abbd 	.word	0x0800abbd
 800a994:	0800abcb 	.word	0x0800abcb
 800a998:	0800abd9 	.word	0x0800abd9
 800a99c:	0800abf5 	.word	0x0800abf5
 800a9a0:	0800abe7 	.word	0x0800abe7
 800a9a4:	0800ac03 	.word	0x0800ac03
 800a9a8:	0800ac11 	.word	0x0800ac11
 800a9ac:	0800ac1f 	.word	0x0800ac1f
 800a9b0:	0800ac2d 	.word	0x0800ac2d
 800a9b4:	0800ac3b 	.word	0x0800ac3b
 800a9b8:	0800add3 	.word	0x0800add3
 800a9bc:	0800add3 	.word	0x0800add3
 800a9c0:	0800add3 	.word	0x0800add3
 800a9c4:	0800add3 	.word	0x0800add3
 800a9c8:	0800add3 	.word	0x0800add3
 800a9cc:	0800add3 	.word	0x0800add3
 800a9d0:	0800ac49 	.word	0x0800ac49
 800a9d4:	0800ace1 	.word	0x0800ace1
 800a9d8:	0800acef 	.word	0x0800acef
 800a9dc:	0800acfd 	.word	0x0800acfd
 800a9e0:	0800ad0b 	.word	0x0800ad0b
 800a9e4:	0800ad19 	.word	0x0800ad19
 800a9e8:	0800ad27 	.word	0x0800ad27
 800a9ec:	0800acd3 	.word	0x0800acd3
 800a9f0:	0800add3 	.word	0x0800add3
 800a9f4:	0800add3 	.word	0x0800add3
 800a9f8:	0800add3 	.word	0x0800add3
 800a9fc:	0800add3 	.word	0x0800add3
 800aa00:	0800add3 	.word	0x0800add3
 800aa04:	0800add3 	.word	0x0800add3
 800aa08:	0800add3 	.word	0x0800add3
 800aa0c:	0800add3 	.word	0x0800add3
 800aa10:	0800ad59 	.word	0x0800ad59
 800aa14:	0800ad77 	.word	0x0800ad77
 800aa18:	0800add3 	.word	0x0800add3
 800aa1c:	0800add3 	.word	0x0800add3
 800aa20:	0800add3 	.word	0x0800add3
 800aa24:	0800add3 	.word	0x0800add3
 800aa28:	0800add3 	.word	0x0800add3
 800aa2c:	0800add3 	.word	0x0800add3
 800aa30:	0800add3 	.word	0x0800add3
 800aa34:	0800add3 	.word	0x0800add3
 800aa38:	0800add3 	.word	0x0800add3
 800aa3c:	0800add3 	.word	0x0800add3
 800aa40:	0800add3 	.word	0x0800add3
 800aa44:	0800add3 	.word	0x0800add3
 800aa48:	0800add3 	.word	0x0800add3
 800aa4c:	0800add3 	.word	0x0800add3
 800aa50:	0800ada9 	.word	0x0800ada9
 800aa54:	0800adb7 	.word	0x0800adb7
 800aa58:	0800add3 	.word	0x0800add3
 800aa5c:	0800add3 	.word	0x0800add3
 800aa60:	0800add3 	.word	0x0800add3
 800aa64:	0800add3 	.word	0x0800add3
 800aa68:	0800add3 	.word	0x0800add3
 800aa6c:	0800add3 	.word	0x0800add3
 800aa70:	0800add3 	.word	0x0800add3
 800aa74:	0800add3 	.word	0x0800add3
 800aa78:	0800add3 	.word	0x0800add3
 800aa7c:	0800add3 	.word	0x0800add3
 800aa80:	0800add3 	.word	0x0800add3
 800aa84:	0800add3 	.word	0x0800add3
 800aa88:	0800add3 	.word	0x0800add3
 800aa8c:	0800add3 	.word	0x0800add3
 800aa90:	0800ab5d 	.word	0x0800ab5d
 800aa94:	0800ab37 	.word	0x0800ab37
 800aa98:	0800add3 	.word	0x0800add3
 800aa9c:	0800ab01 	.word	0x0800ab01
 800aaa0:	0800ab0d 	.word	0x0800ab0d
 800aaa4:	0800ab69 	.word	0x0800ab69
 800aaa8:	0800ab45 	.word	0x0800ab45
 800aaac:	0800ab29 	.word	0x0800ab29
 800aab0:	0800ab1b 	.word	0x0800ab1b
 800aab4:	0800aae9 	.word	0x0800aae9
 800aab8:	0800aaf5 	.word	0x0800aaf5
 800aabc:	0800aadd 	.word	0x0800aadd
 800aac0:	0800ab51 	.word	0x0800ab51
 800aac4:	0800add3 	.word	0x0800add3
 800aac8:	0800add3 	.word	0x0800add3
 800aacc:	0800add3 	.word	0x0800add3
 800aad0:	0800adc5 	.word	0x0800adc5
 800aad4:	0800ab7d 	.word	0x0800ab7d
 800aad8:	0800ab8b 	.word	0x0800ab8b
    {
    case PHAC_DISCLOOP_CONFIG_PAS_LIS_TECH_CFG:
        *pValue = pDataParams->bPasLisTechCfg;
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	795b      	ldrb	r3, [r3, #5]
 800aae0:	461a      	mov	r2, r3
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	801a      	strh	r2, [r3, #0]
        break;
 800aae6:	e177      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_ACT_LIS_TECH_CFG:
        *pValue = pDataParams->bActLisTechCfg;
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	799b      	ldrb	r3, [r3, #6]
 800aaec:	461a      	mov	r2, r3
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	801a      	strh	r2, [r3, #0]
        break;
 800aaf2:	e171      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_ACT_POLL_TECH_CFG:
        *pValue = pDataParams->bActPollTechCfg;
 800aaf4:	68fb      	ldr	r3, [r7, #12]
 800aaf6:	78db      	ldrb	r3, [r3, #3]
 800aaf8:	461a      	mov	r2, r3
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	801a      	strh	r2, [r3, #0]
        break;
 800aafe:	e16b      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_COLLISION_PENDING:
        *pValue = pDataParams->bCollPend;
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	7f9b      	ldrb	r3, [r3, #30]
 800ab04:	461a      	mov	r2, r3
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	801a      	strh	r2, [r3, #0]
        break;
 800ab0a:	e165      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_NEXT_POLL_STATE:
        *pValue = (uint8_t)pDataParams->bPollState;
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	891b      	ldrh	r3, [r3, #8]
 800ab10:	b2db      	uxtb	r3, r3
 800ab12:	461a      	mov	r2, r3
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	801a      	strh	r2, [r3, #0]
        break;
 800ab18:	e15e      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_ANTI_COLL:
        *pValue = pDataParams->bUseAntiColl;
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ab20:	461a      	mov	r2, r3
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	801a      	strh	r2, [r3, #0]
        break;
 800ab26:	e157      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TECH_DETECTED:
        *pValue = pDataParams->bDetectedTechs;
 800ab28:	68fb      	ldr	r3, [r7, #12]
 800ab2a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800ab2e:	461a      	mov	r2, r3
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	801a      	strh	r2, [r3, #0]
        break;
 800ab34:	e150      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_NR_TAGS_FOUND:
        *pValue = pDataParams->bNumOfCards;
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 800ab3c:	461a      	mov	r2, r3
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	801a      	strh	r2, [r3, #0]
         break;
 800ab42:	e149      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_BAIL_OUT:
        *pValue = pDataParams->bPasPollBailOut;
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	791b      	ldrb	r3, [r3, #4]
 800ab48:	461a      	mov	r2, r3
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	801a      	strh	r2, [r3, #0]
        break;
 800ab4e:	e143      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_PAS_POLL_TECH_CFG:
        *pValue = pDataParams->bPasPollTechCfg;
 800ab50:	68fb      	ldr	r3, [r7, #12]
 800ab52:	789b      	ldrb	r3, [r3, #2]
 800ab54:	461a      	mov	r2, r3
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	801a      	strh	r2, [r3, #0]
        break;
 800ab5a:	e13d      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_ENABLE_LPCD:
        *pValue = pDataParams->bLpcdEnabled;
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	7fdb      	ldrb	r3, [r3, #31]
 800ab60:	461a      	mov	r2, r3
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	801a      	strh	r2, [r3, #0]
        break;
 800ab66:	e137      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_ADDITIONAL_INFO:
        *pValue = pDataParams->wErrorCode;
 800ab68:	68fb      	ldr	r3, [r7, #12]
 800ab6a:	8cda      	ldrh	r2, [r3, #38]	@ 0x26
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	801a      	strh	r2, [r3, #0]
        break;
 800ab70:	e132      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_GT_ACTIVE_US:
        *pValue = pDataParams->wActPollGTimeUs;
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	8b9a      	ldrh	r2, [r3, #28]
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	801a      	strh	r2, [r3, #0]
        break;
 800ab7a:	e12d      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_EMVCO_PROF_FSCI_MAX:
        *pValue = pDataParams->bFsciMax;
 800ab7c:	68fb      	ldr	r3, [r7, #12]
 800ab7e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800ab82:	461a      	mov	r2, r3
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	801a      	strh	r2, [r3, #0]
        break;
 800ab88:	e126      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_EMVCO_PROP_OP_RF_RESET:
        *pValue = pDataParams->bEMVCoPropOpRfFieldReset;
 800ab8a:	68fb      	ldr	r3, [r7, #12]
 800ab8c:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800ab90:	461a      	mov	r2, r3
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	801a      	strh	r2, [r3, #0]
        break;
 800ab96:	e11f      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEA_TAGS
    case PHAC_DISCLOOP_CONFIG_GTA_VALUE_US:
        *pValue = pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_A];
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	8a1a      	ldrh	r2, [r3, #16]
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	801a      	strh	r2, [r3, #0]
        break;
 800aba0:	e11a      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEA_TAGS_FOUND:
        *pValue = pDataParams->sTypeATargetInfo.bTotalTagsFound;
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800aba8:	461a      	mov	r2, r3
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	801a      	strh	r2, [r3, #0]
        break;
 800abae:	e113      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEA_DEVICE_LIMIT:
        *pValue = pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_A];
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	7a9b      	ldrb	r3, [r3, #10]
 800abb4:	461a      	mov	r2, r3
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	801a      	strh	r2, [r3, #0]
        break;
 800abba:	e10d      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEA_I3P4_TAGS
    case PHAC_DISCLOOP_CONFIG_TYPEA_I3P4_FSDI:
        *pValue = pDataParams->sTypeATargetInfo.sTypeA_I3P4.bFsdi;
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800abc2:	461a      	mov	r2, r3
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	801a      	strh	r2, [r3, #0]
        break;
 800abc8:	e106      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEA_I3P4_CID:
        *pValue = pDataParams->sTypeATargetInfo.sTypeA_I3P4.bCid;
 800abca:	68fb      	ldr	r3, [r7, #12]
 800abcc:	f893 3085 	ldrb.w	r3, [r3, #133]	@ 0x85
 800abd0:	461a      	mov	r2, r3
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	801a      	strh	r2, [r3, #0]
        break;
 800abd6:	e0ff      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEA_I3P4_NAD:
        *pValue = pDataParams->sTypeATargetInfo.sTypeA_I3P4.bNad;
 800abd8:	68fb      	ldr	r3, [r7, #12]
 800abda:	f893 3086 	ldrb.w	r3, [r3, #134]	@ 0x86
 800abde:	461a      	mov	r2, r3
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	801a      	strh	r2, [r3, #0]
        break;
 800abe4:	e0f8      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEA_I3P4_DSI:
        *pValue = pDataParams->sTypeATargetInfo.sTypeA_I3P4.bDsi;
 800abe6:	68fb      	ldr	r3, [r7, #12]
 800abe8:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800abec:	461a      	mov	r2, r3
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	801a      	strh	r2, [r3, #0]
        break;
 800abf2:	e0f1      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEA_I3P4_DRI:
        *pValue = pDataParams->sTypeATargetInfo.sTypeA_I3P4.bDri;
 800abf4:	68fb      	ldr	r3, [r7, #12]
 800abf6:	f893 3087 	ldrb.w	r3, [r3, #135]	@ 0x87
 800abfa:	461a      	mov	r2, r3
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	801a      	strh	r2, [r3, #0]
        break;
 800ac00:	e0ea      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEA_I3P4_TAGS */
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEA_TAGS */

#if defined(NXPBUILD__PHAC_DISCLOOP_TYPEA_P2P_TAGS) || defined(NXPBUILD__PHAC_DISCLOOP_TYPEA_P2P_ACTIVE)
    case PHAC_DISCLOOP_CONFIG_TYPEA_P2P_DID:
        *pValue = pDataParams->sTypeATargetInfo.sTypeA_P2P.bDid;
 800ac02:	68fb      	ldr	r3, [r7, #12]
 800ac04:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800ac08:	461a      	mov	r2, r3
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	801a      	strh	r2, [r3, #0]
        break;
 800ac0e:	e0e3      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEA_P2P_LRI:
        *pValue = pDataParams->sTypeATargetInfo.sTypeA_P2P.bLri;
 800ac10:	68fb      	ldr	r3, [r7, #12]
 800ac12:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 800ac16:	461a      	mov	r2, r3
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	801a      	strh	r2, [r3, #0]
        break;
 800ac1c:	e0dc      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEA_P2P_NAD_ENABLE:
        *pValue = pDataParams->sTypeATargetInfo.sTypeA_P2P.bNadEnable;
 800ac1e:	68fb      	ldr	r3, [r7, #12]
 800ac20:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 800ac24:	461a      	mov	r2, r3
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	801a      	strh	r2, [r3, #0]
        break;
 800ac2a:	e0d5      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEA_P2P_NAD:
        *pValue = pDataParams->sTypeATargetInfo.sTypeA_P2P.bNad;
 800ac2c:	68fb      	ldr	r3, [r7, #12]
 800ac2e:	f893 3073 	ldrb.w	r3, [r3, #115]	@ 0x73
 800ac32:	461a      	mov	r2, r3
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	801a      	strh	r2, [r3, #0]
        break;
 800ac38:	e0ce      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEA_P2P_GI_LEN:
        *pValue = pDataParams->sTypeATargetInfo.sTypeA_P2P.bGiLength;
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
 800ac40:	461a      	mov	r2, r3
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	801a      	strh	r2, [r3, #0]
        break;
 800ac46:	e0c7      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEA_P2P_ATR_RES_LEN:
        *pValue = pDataParams->sTypeATargetInfo.sTypeA_P2P.bAtrResLength;
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800ac4e:	461a      	mov	r2, r3
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	801a      	strh	r2, [r3, #0]
        break;
 800ac54:	e0c0      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>
#endif

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEB_TAGS
    case PHAC_DISCLOOP_CONFIG_GTB_VALUE_US:
        *pValue = pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_B];
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	8a5a      	ldrh	r2, [r3, #18]
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	801a      	strh	r2, [r3, #0]
        break;
 800ac5e:	e0bb      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>

     case PHAC_DISCLOOP_CONFIG_TYPEB_TAGS_FOUND:
        *pValue = pDataParams->sTypeBTargetInfo.bTotalTagsFound;
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 800ac66:	461a      	mov	r2, r3
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	801a      	strh	r2, [r3, #0]
        break;
 800ac6c:	e0b4      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>

     case PHAC_DISCLOOP_CONFIG_TYPEB_DEVICE_LIMIT:
        *pValue = pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_B];
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	7adb      	ldrb	r3, [r3, #11]
 800ac72:	461a      	mov	r2, r3
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	801a      	strh	r2, [r3, #0]
        break;
 800ac78:	e0ae      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEB_SUPPORT_TYPE4B:
        *pValue = pDataParams->sTypeBTargetInfo.aTypeB_I3P3[0].bSupportType4B;
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 800ac80:	461a      	mov	r2, r3
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	801a      	strh	r2, [r3, #0]
        break;
 800ac86:	e0a7      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEB_DRI:
        *pValue = pDataParams->sTypeBTargetInfo.bDri;
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	f893 30c7 	ldrb.w	r3, [r3, #199]	@ 0xc7
 800ac8e:	461a      	mov	r2, r3
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	801a      	strh	r2, [r3, #0]
        break;
 800ac94:	e0a0      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEB_DSI:
        *pValue = pDataParams->sTypeBTargetInfo.bDsi;
 800ac96:	68fb      	ldr	r3, [r7, #12]
 800ac98:	f893 30c8 	ldrb.w	r3, [r3, #200]	@ 0xc8
 800ac9c:	461a      	mov	r2, r3
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	801a      	strh	r2, [r3, #0]
        break;
 800aca2:	e099      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEB_TAGS */

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS
    case PHAC_DISCLOOP_CONFIG_GTFB_VALUE_US:
         *pValue = pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_F212];
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	8a9a      	ldrh	r2, [r3, #20]
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	801a      	strh	r2, [r3, #0]
         break;
 800acac:	e094      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_GTBF_VALUE_US:
         *pValue = pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_F424];
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	8ada      	ldrh	r2, [r3, #22]
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	801a      	strh	r2, [r3, #0]
         break;
 800acb6:	e08f      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEF_TAGS_FOUND:
        *pValue = pDataParams->sTypeFTargetInfo.bTotalTagsFound;
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800acbe:	461a      	mov	r2, r3
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	801a      	strh	r2, [r3, #0]
        break;
 800acc4:	e088      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEF_DEVICE_LIMIT:
        *pValue = pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_F212];
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	7b1b      	ldrb	r3, [r3, #12]
 800acca:	461a      	mov	r2, r3
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	801a      	strh	r2, [r3, #0]
        break;
 800acd0:	e082      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEF_CUR_BAUD:
         *pValue = pDataParams->bFelicaBaud;
 800acd2:	68fb      	ldr	r3, [r7, #12]
 800acd4:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 800acd8:	461a      	mov	r2, r3
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	801a      	strh	r2, [r3, #0]
         break;
 800acde:	e07b      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS */

#if defined(NXPBUILD__PHAC_DISCLOOP_TYPEF_P2P_TAGS)  || defined(NXPBUILD__PHAC_DISCLOOP_TYPEF212_P2P_ACTIVE) || defined(NXPBUILD__PHAC_DISCLOOP_TYPEF424_P2P_ACTIVE)
    case PHAC_DISCLOOP_CONFIG_TYPEF_P2P_DID:
        *pValue = pDataParams->sTypeFTargetInfo.sTypeF_P2P.bDid;
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	f893 30ac 	ldrb.w	r3, [r3, #172]	@ 0xac
 800ace6:	461a      	mov	r2, r3
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	801a      	strh	r2, [r3, #0]
        break;
 800acec:	e074      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEF_P2P_LRI:
        *pValue = pDataParams->sTypeFTargetInfo.sTypeF_P2P.bLri;
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	f893 30ad 	ldrb.w	r3, [r3, #173]	@ 0xad
 800acf4:	461a      	mov	r2, r3
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	801a      	strh	r2, [r3, #0]
        break;
 800acfa:	e06d      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEF_P2P_NAD_ENABLE:
        *pValue = pDataParams->sTypeFTargetInfo.sTypeF_P2P.bNadEnable;
 800acfc:	68fb      	ldr	r3, [r7, #12]
 800acfe:	f893 30ae 	ldrb.w	r3, [r3, #174]	@ 0xae
 800ad02:	461a      	mov	r2, r3
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	801a      	strh	r2, [r3, #0]
        break;
 800ad08:	e066      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEF_P2P_NAD:
        *pValue = pDataParams->sTypeFTargetInfo.sTypeF_P2P.bNad;
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	f893 30af 	ldrb.w	r3, [r3, #175]	@ 0xaf
 800ad10:	461a      	mov	r2, r3
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	801a      	strh	r2, [r3, #0]
        break;
 800ad16:	e05f      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEF_P2P_GI_LEN:
        *pValue = pDataParams->sTypeFTargetInfo.sTypeF_P2P.bGiLength;
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	f893 30b4 	ldrb.w	r3, [r3, #180]	@ 0xb4
 800ad1e:	461a      	mov	r2, r3
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	801a      	strh	r2, [r3, #0]
        break;
 800ad24:	e058      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEF_P2P_ATR_RES_LEN:
        *pValue = pDataParams->sTypeFTargetInfo.sTypeF_P2P.bAtrResLength;
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	f893 30bc 	ldrb.w	r3, [r3, #188]	@ 0xbc
 800ad2c:	461a      	mov	r2, r3
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	801a      	strh	r2, [r3, #0]
        break;
 800ad32:	e051      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>
#endif

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEV_TAGS
    case PHAC_DISCLOOP_CONFIG_GTV_VALUE_US:
        *pValue = pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_V];
 800ad34:	68fb      	ldr	r3, [r7, #12]
 800ad36:	8b1a      	ldrh	r2, [r3, #24]
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	801a      	strh	r2, [r3, #0]
        break;
 800ad3c:	e04c      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEV_DEVICE_LIMIT:
        *pValue = pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_V];
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	7b9b      	ldrb	r3, [r3, #14]
 800ad42:	461a      	mov	r2, r3
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	801a      	strh	r2, [r3, #0]
        break;
 800ad48:	e046      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEV_TAGS_FOUND:
        *pValue = pDataParams->sTypeVTargetInfo.bTotalTagsFound;
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	f893 30df 	ldrb.w	r3, [r3, #223]	@ 0xdf
 800ad50:	461a      	mov	r2, r3
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	801a      	strh	r2, [r3, #0]
        break;
 800ad56:	e03f      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEV_RX_DATA_RATE:
        if(0U != (pDataParams->sTypeVTargetInfo.bFlag & PHPAL_SLI15693_FLAG_DATA_RATE))
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 800ad5e:	f003 0302 	and.w	r3, r3, #2
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d003      	beq.n	800ad6e <phacDiscLoop_Sw_GetConfig+0x4fe>
        {
            *pValue = PHHAL_HW_RF_RX_DATARATE_HIGH;
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	220d      	movs	r2, #13
 800ad6a:	801a      	strh	r2, [r3, #0]
        }
        else
        {
            *pValue = PHHAL_HW_RF_RX_DATARATE_LOW;
        }
        break;
 800ad6c:	e034      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>
            *pValue = PHHAL_HW_RF_RX_DATARATE_LOW;
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	220c      	movs	r2, #12
 800ad72:	801a      	strh	r2, [r3, #0]
        break;
 800ad74:	e030      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_TYPEV_MODE:
        *pValue = pDataParams->sTypeVTargetInfo.bMode;
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	f893 30e1 	ldrb.w	r3, [r3, #225]	@ 0xe1
 800ad7c:	461a      	mov	r2, r3
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	801a      	strh	r2, [r3, #0]
        break;
 800ad82:	e029      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEV_TAGS */

#ifdef NXPBUILD__PHAC_DISCLOOP_I18000P3M3_TAGS
    case PHAC_DISCLOOP_CONFIG_GT18000P3M3_VALUE_US:
        *pValue = pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_18000P3M3];
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	8b5a      	ldrh	r2, [r3, #26]
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	801a      	strh	r2, [r3, #0]
        break;
 800ad8c:	e024      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_18000P3M3_DEVICE_LIMIT:
        *pValue = pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_18000P3M3];
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	7bdb      	ldrb	r3, [r3, #15]
 800ad92:	461a      	mov	r2, r3
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	801a      	strh	r2, [r3, #0]
        break;
 800ad98:	e01e      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_18000P3M3_TAGS_FOUND:
        *pValue = pDataParams->sI18000p3m3TargetInfo.bTotalTagsFound;
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	f893 30ec 	ldrb.w	r3, [r3, #236]	@ 0xec
 800ada0:	461a      	mov	r2, r3
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	801a      	strh	r2, [r3, #0]
        break;
 800ada6:	e017      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_I18000P3M3_MODULATION:
        *pValue = pDataParams->sI18000p3m3TargetInfo.bM;
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	f893 30ed 	ldrb.w	r3, [r3, #237]	@ 0xed
 800adae:	461a      	mov	r2, r3
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	801a      	strh	r2, [r3, #0]
        break;
 800adb4:	e010      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>

    case PHAC_DISCLOOP_CONFIG_I18000P3M3_FREQUENCY:
        *pValue = pDataParams->sI18000p3m3TargetInfo.bDr;
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	f893 30ee 	ldrb.w	r3, [r3, #238]	@ 0xee
 800adbc:	461a      	mov	r2, r3
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	801a      	strh	r2, [r3, #0]
        break;
 800adc2:	e009      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>

#endif /* NXPBUILD__PHAC_DISCLOOP_I18000P3M3_TAGS */

#ifdef NXPBUILD__PHAC_DISCLOOP_TARGET
    case PHAC_DISCLOOP_CONFIG_TARGET_RETRY_COUNT:
        *pValue = pDataParams->sTargetParams.bRetryCount;
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	f893 3134 	ldrb.w	r3, [r3, #308]	@ 0x134
 800adca:	461a      	mov	r2, r3
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	801a      	strh	r2, [r3, #0]
        break;
 800add0:	e002      	b.n	800add8 <phacDiscLoop_Sw_GetConfig+0x568>
#endif /* NXPBUILD__PHAC_DISCLOOP_TARGET */

    default:
        status = PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800add2:	f244 0321 	movw	r3, #16417	@ 0x4021
 800add6:	82fb      	strh	r3, [r7, #22]
    }

    return status;
 800add8:	8afb      	ldrh	r3, [r7, #22]
}
 800adda:	4618      	mov	r0, r3
 800addc:	371c      	adds	r7, #28
 800adde:	46bd      	mov	sp, r7
 800ade0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ade4:	4770      	bx	lr
 800ade6:	bf00      	nop

0800ade8 <phacDiscLoop_Sw_ActivateCard>:
phStatus_t phacDiscLoop_Sw_ActivateCard(
                                        phacDiscLoop_Sw_DataParams_t * pDataParams,
                                        uint8_t bTechType,
                                        uint8_t bTagIndex
                                        )
{
 800ade8:	b580      	push	{r7, lr}
 800adea:	b082      	sub	sp, #8
 800adec:	af00      	add	r7, sp, #0
 800adee:	6078      	str	r0, [r7, #4]
 800adf0:	460b      	mov	r3, r1
 800adf2:	70fb      	strb	r3, [r7, #3]
 800adf4:	4613      	mov	r3, r2
 800adf6:	70bb      	strb	r3, [r7, #2]
    return phacDiscLoop_Sw_Int_ActivateDevice(pDataParams, bTechType, bTagIndex);
 800adf8:	78ba      	ldrb	r2, [r7, #2]
 800adfa:	78fb      	ldrb	r3, [r7, #3]
 800adfc:	4619      	mov	r1, r3
 800adfe:	6878      	ldr	r0, [r7, #4]
 800ae00:	f000 ff40 	bl	800bc84 <phacDiscLoop_Sw_Int_ActivateDevice>
 800ae04:	4603      	mov	r3, r0
}
 800ae06:	4618      	mov	r0, r3
 800ae08:	3708      	adds	r7, #8
 800ae0a:	46bd      	mov	sp, r7
 800ae0c:	bd80      	pop	{r7, pc}
	...

0800ae10 <phacDiscLoop_Sw_Int_Apply_PTGT>:
 * ***************************************************************************************************************** */

static phStatus_t phacDiscLoop_Sw_Int_Apply_PTGT(
        phacDiscLoop_Sw_DataParams_t *pDataParams
        )
{
 800ae10:	b580      	push	{r7, lr}
 800ae12:	b084      	sub	sp, #16
 800ae14:	af00      	add	r7, sp, #0
 800ae16:	6078      	str	r0, [r7, #4]
    phStatus_t PH_MEMLOC_REM   status = PH_ERR_SUCCESS;
 800ae18:	2300      	movs	r3, #0
 800ae1a:	81fb      	strh	r3, [r7, #14]
    uint8_t    PH_MEMLOC_COUNT bTechLoopIndex;
    uint8_t    PH_MEMLOC_COUNT bPollTech;
    uint8_t    PH_MEMLOC_COUNT bTechIndex;
    uint16_t   PH_MEMLOC_COUNT wPTGT = 0U;
 800ae1c:	2300      	movs	r3, #0
 800ae1e:	813b      	strh	r3, [r7, #8]

    /* Check for Proprietary technology and apply Proprietary Technology Guard Time(PTGT) based on preceding technology */
    for (bTechLoopIndex = 1U; bTechLoopIndex < PHAC_DISCLOOP_PASS_POLL_MAX_TECHS_SUPPORTED; bTechLoopIndex++)
 800ae20:	2301      	movs	r3, #1
 800ae22:	737b      	strb	r3, [r7, #13]
 800ae24:	e0ba      	b.n	800af9c <phacDiscLoop_Sw_Int_Apply_PTGT+0x18c>
    {
        bPollTech = pDataParams->pPasTechPollSeq[bTechLoopIndex];
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800ae2a:	7b7b      	ldrb	r3, [r7, #13]
 800ae2c:	4413      	add	r3, r2
 800ae2e:	781b      	ldrb	r3, [r3, #0]
 800ae30:	733b      	strb	r3, [r7, #12]

        if (bPollTech > PHAC_DISCLOOP_TECH_TYPE_V)
 800ae32:	7b3b      	ldrb	r3, [r7, #12]
 800ae34:	2b04      	cmp	r3, #4
 800ae36:	f240 80ae 	bls.w	800af96 <phacDiscLoop_Sw_Int_Apply_PTGT+0x186>
        {
            if(((bPollTech == PHAC_DISCLOOP_TECH_TYPE_18000P3M3) &&
 800ae3a:	7b3b      	ldrb	r3, [r7, #12]
 800ae3c:	2b05      	cmp	r3, #5
 800ae3e:	d106      	bne.n	800ae4e <phacDiscLoop_Sw_Int_Apply_PTGT+0x3e>
                ((pDataParams->bPasPollTechCfg & PHAC_DISCLOOP_POS_BIT_MASK_18000P3M3) != PHAC_DISCLOOP_POS_BIT_MASK_18000P3M3))
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	789b      	ldrb	r3, [r3, #2]
 800ae44:	f003 0320 	and.w	r3, r3, #32
            if(((bPollTech == PHAC_DISCLOOP_TECH_TYPE_18000P3M3) &&
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	f000 80a3 	beq.w	800af94 <phacDiscLoop_Sw_Int_Apply_PTGT+0x184>
                /* continue to check next technology if present technology is not enabled in Polling loop */
                continue;
            }

            /* Only one technology(ISO18000p3m3) enabled */
            if((bPollTech == PHAC_DISCLOOP_TECH_TYPE_18000P3M3) &&
 800ae4e:	7b3b      	ldrb	r3, [r7, #12]
 800ae50:	2b05      	cmp	r3, #5
 800ae52:	d115      	bne.n	800ae80 <phacDiscLoop_Sw_Int_Apply_PTGT+0x70>
                (pDataParams->bPasPollTechCfg == PHAC_DISCLOOP_POS_BIT_MASK_18000P3M3))
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	789b      	ldrb	r3, [r3, #2]
            if((bPollTech == PHAC_DISCLOOP_TECH_TYPE_18000P3M3) &&
 800ae58:	2b20      	cmp	r3, #32
 800ae5a:	d111      	bne.n	800ae80 <phacDiscLoop_Sw_Int_Apply_PTGT+0x70>
            {
                wPTGT = PH_NXPNFCRDLIB_CONFIG_PRE_PTGT;
 800ae5c:	f241 33ec 	movw	r3, #5100	@ 0x13ec
 800ae60:	813b      	strh	r3, [r7, #8]
                PH_CHECK_SUCCESS_FCT(status, phacDiscLoop_Sw_SetConfig(pDataParams, PHAC_DISCLOOP_CONFIG_GT18000P3M3_VALUE_US, wPTGT));
 800ae62:	893b      	ldrh	r3, [r7, #8]
 800ae64:	461a      	mov	r2, r3
 800ae66:	2105      	movs	r1, #5
 800ae68:	6878      	ldr	r0, [r7, #4]
 800ae6a:	f7ff f883 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 800ae6e:	4603      	mov	r3, r0
 800ae70:	81fb      	strh	r3, [r7, #14]
 800ae72:	89fb      	ldrh	r3, [r7, #14]
 800ae74:	2b00      	cmp	r3, #0
 800ae76:	d001      	beq.n	800ae7c <phacDiscLoop_Sw_Int_Apply_PTGT+0x6c>
 800ae78:	89fb      	ldrh	r3, [r7, #14]
 800ae7a:	e094      	b.n	800afa6 <phacDiscLoop_Sw_Int_Apply_PTGT+0x196>
                return status;
 800ae7c:	89fb      	ldrh	r3, [r7, #14]
 800ae7e:	e092      	b.n	800afa6 <phacDiscLoop_Sw_Int_Apply_PTGT+0x196>
            }

            /* Identify preceding technology which is enabled in the Polling loop */
            bTechIndex = bTechLoopIndex;
 800ae80:	7b7b      	ldrb	r3, [r7, #13]
 800ae82:	72fb      	strb	r3, [r7, #11]
            do
            {
                bTechIndex--;
 800ae84:	7afb      	ldrb	r3, [r7, #11]
 800ae86:	3b01      	subs	r3, #1
 800ae88:	72fb      	strb	r3, [r7, #11]

                /* Read preceding technology */
                bPollTech = pDataParams->pPasTechPollSeq[bTechIndex];
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800ae8e:	7afb      	ldrb	r3, [r7, #11]
 800ae90:	4413      	add	r3, r2
 800ae92:	781b      	ldrb	r3, [r3, #0]
 800ae94:	733b      	strb	r3, [r7, #12]

                if(((bPollTech == PHAC_DISCLOOP_TECH_TYPE_A) &&
 800ae96:	7b3b      	ldrb	r3, [r7, #12]
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d105      	bne.n	800aea8 <phacDiscLoop_Sw_Int_Apply_PTGT+0x98>
                        ((pDataParams->bPasPollTechCfg & PHAC_DISCLOOP_POS_BIT_MASK_A) == PHAC_DISCLOOP_POS_BIT_MASK_A)) ||
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	789b      	ldrb	r3, [r3, #2]
 800aea0:	f003 0301 	and.w	r3, r3, #1
                if(((bPollTech == PHAC_DISCLOOP_TECH_TYPE_A) &&
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	d134      	bne.n	800af12 <phacDiscLoop_Sw_Int_Apply_PTGT+0x102>
                        ((pDataParams->bPasPollTechCfg & PHAC_DISCLOOP_POS_BIT_MASK_A) == PHAC_DISCLOOP_POS_BIT_MASK_A)) ||
 800aea8:	7b3b      	ldrb	r3, [r7, #12]
 800aeaa:	2b01      	cmp	r3, #1
 800aeac:	d105      	bne.n	800aeba <phacDiscLoop_Sw_Int_Apply_PTGT+0xaa>
                    ((bPollTech == PHAC_DISCLOOP_TECH_TYPE_B) &&
                        ((pDataParams->bPasPollTechCfg & PHAC_DISCLOOP_POS_BIT_MASK_B) == PHAC_DISCLOOP_POS_BIT_MASK_B)) ||
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	789b      	ldrb	r3, [r3, #2]
 800aeb2:	f003 0302 	and.w	r3, r3, #2
                    ((bPollTech == PHAC_DISCLOOP_TECH_TYPE_B) &&
 800aeb6:	2b00      	cmp	r3, #0
 800aeb8:	d12b      	bne.n	800af12 <phacDiscLoop_Sw_Int_Apply_PTGT+0x102>
                        ((pDataParams->bPasPollTechCfg & PHAC_DISCLOOP_POS_BIT_MASK_B) == PHAC_DISCLOOP_POS_BIT_MASK_B)) ||
 800aeba:	7b3b      	ldrb	r3, [r7, #12]
 800aebc:	2b02      	cmp	r3, #2
 800aebe:	d105      	bne.n	800aecc <phacDiscLoop_Sw_Int_Apply_PTGT+0xbc>
                    ((bPollTech == PHAC_DISCLOOP_TECH_TYPE_F212) &&
                        ((pDataParams->bPasPollTechCfg & PHAC_DISCLOOP_POS_BIT_MASK_F212) == PHAC_DISCLOOP_POS_BIT_MASK_F212)) ||
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	789b      	ldrb	r3, [r3, #2]
 800aec4:	f003 0304 	and.w	r3, r3, #4
                    ((bPollTech == PHAC_DISCLOOP_TECH_TYPE_F212) &&
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	d122      	bne.n	800af12 <phacDiscLoop_Sw_Int_Apply_PTGT+0x102>
                        ((pDataParams->bPasPollTechCfg & PHAC_DISCLOOP_POS_BIT_MASK_F212) == PHAC_DISCLOOP_POS_BIT_MASK_F212)) ||
 800aecc:	7b3b      	ldrb	r3, [r7, #12]
 800aece:	2b03      	cmp	r3, #3
 800aed0:	d105      	bne.n	800aede <phacDiscLoop_Sw_Int_Apply_PTGT+0xce>
                    ((bPollTech == PHAC_DISCLOOP_TECH_TYPE_F424) &&
                        ((pDataParams->bPasPollTechCfg & PHAC_DISCLOOP_POS_BIT_MASK_F424) == PHAC_DISCLOOP_POS_BIT_MASK_F424)) ||
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	789b      	ldrb	r3, [r3, #2]
 800aed6:	f003 0308 	and.w	r3, r3, #8
                    ((bPollTech == PHAC_DISCLOOP_TECH_TYPE_F424) &&
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	d119      	bne.n	800af12 <phacDiscLoop_Sw_Int_Apply_PTGT+0x102>
                        ((pDataParams->bPasPollTechCfg & PHAC_DISCLOOP_POS_BIT_MASK_F424) == PHAC_DISCLOOP_POS_BIT_MASK_F424)) ||
 800aede:	7b3b      	ldrb	r3, [r7, #12]
 800aee0:	2b04      	cmp	r3, #4
 800aee2:	d105      	bne.n	800aef0 <phacDiscLoop_Sw_Int_Apply_PTGT+0xe0>
                    ((bPollTech == PHAC_DISCLOOP_TECH_TYPE_V) &&
                        ((pDataParams->bPasPollTechCfg & PHAC_DISCLOOP_POS_BIT_MASK_V) == PHAC_DISCLOOP_POS_BIT_MASK_V)) ||
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	789b      	ldrb	r3, [r3, #2]
 800aee8:	f003 0310 	and.w	r3, r3, #16
                    ((bPollTech == PHAC_DISCLOOP_TECH_TYPE_V) &&
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d110      	bne.n	800af12 <phacDiscLoop_Sw_Int_Apply_PTGT+0x102>
                        ((pDataParams->bPasPollTechCfg & PHAC_DISCLOOP_POS_BIT_MASK_V) == PHAC_DISCLOOP_POS_BIT_MASK_V)) ||
 800aef0:	7b3b      	ldrb	r3, [r7, #12]
 800aef2:	2b05      	cmp	r3, #5
 800aef4:	d105      	bne.n	800af02 <phacDiscLoop_Sw_Int_Apply_PTGT+0xf2>
                    ((bPollTech == PHAC_DISCLOOP_TECH_TYPE_18000P3M3) &&
                        ((pDataParams->bPasPollTechCfg & PHAC_DISCLOOP_POS_BIT_MASK_18000P3M3) == PHAC_DISCLOOP_POS_BIT_MASK_18000P3M3))
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	789b      	ldrb	r3, [r3, #2]
 800aefa:	f003 0320 	and.w	r3, r3, #32
                    ((bPollTech == PHAC_DISCLOOP_TECH_TYPE_18000P3M3) &&
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d107      	bne.n	800af12 <phacDiscLoop_Sw_Int_Apply_PTGT+0x102>
                    )
                {
                    break;
                }

                if(bTechIndex == 0U)
 800af02:	7afb      	ldrb	r3, [r7, #11]
 800af04:	2b00      	cmp	r3, #0
 800af06:	d101      	bne.n	800af0c <phacDiscLoop_Sw_Int_Apply_PTGT+0xfc>
                {
                    /* No Preceding Polling technology */
                    bPollTech = PHAC_DISCLOOP_TECH_TYPE_UNKNOWN;
 800af08:	2306      	movs	r3, #6
 800af0a:	733b      	strb	r3, [r7, #12]
                }
            }while(bTechIndex != 0U);
 800af0c:	7afb      	ldrb	r3, [r7, #11]
 800af0e:	2b00      	cmp	r3, #0
 800af10:	d1b8      	bne.n	800ae84 <phacDiscLoop_Sw_Int_Apply_PTGT+0x74>

            switch(bPollTech)
 800af12:	7b3b      	ldrb	r3, [r7, #12]
 800af14:	2b06      	cmp	r3, #6
 800af16:	d825      	bhi.n	800af64 <phacDiscLoop_Sw_Int_Apply_PTGT+0x154>
 800af18:	a201      	add	r2, pc, #4	@ (adr r2, 800af20 <phacDiscLoop_Sw_Int_Apply_PTGT+0x110>)
 800af1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af1e:	bf00      	nop
 800af20:	0800af3d 	.word	0x0800af3d
 800af24:	0800af45 	.word	0x0800af45
 800af28:	0800af4d 	.word	0x0800af4d
 800af2c:	0800af4d 	.word	0x0800af4d
 800af30:	0800af55 	.word	0x0800af55
 800af34:	0800af65 	.word	0x0800af65
 800af38:	0800af5d 	.word	0x0800af5d
            {
            case PHAC_DISCLOOP_TECH_TYPE_A:
                wPTGT = PH_NXPNFCRDLIB_CONFIG_PRE_PTGTA;
 800af3c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800af40:	813b      	strh	r3, [r7, #8]
                break;
 800af42:	e013      	b.n	800af6c <phacDiscLoop_Sw_Int_Apply_PTGT+0x15c>
            case PHAC_DISCLOOP_TECH_TYPE_B:
                wPTGT = PH_NXPNFCRDLIB_CONFIG_PRE_PTGTB;
 800af44:	f640 63d8 	movw	r3, #3800	@ 0xed8
 800af48:	813b      	strh	r3, [r7, #8]
                break;
 800af4a:	e00f      	b.n	800af6c <phacDiscLoop_Sw_Int_Apply_PTGT+0x15c>
            case PHAC_DISCLOOP_TECH_TYPE_F212:
            case PHAC_DISCLOOP_TECH_TYPE_F424:
                wPTGT = PH_NXPNFCRDLIB_CONFIG_PRE_PTGTF;
 800af4c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800af50:	813b      	strh	r3, [r7, #8]
                break;
 800af52:	e00b      	b.n	800af6c <phacDiscLoop_Sw_Int_Apply_PTGT+0x15c>
            case PHAC_DISCLOOP_TECH_TYPE_V:
                wPTGT = PH_NXPNFCRDLIB_CONFIG_PRE_PTGTV;
 800af54:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800af58:	813b      	strh	r3, [r7, #8]
                break;
 800af5a:	e007      	b.n	800af6c <phacDiscLoop_Sw_Int_Apply_PTGT+0x15c>
            case PHAC_DISCLOOP_TECH_TYPE_UNKNOWN:
                wPTGT = PH_NXPNFCRDLIB_CONFIG_PRE_PTGT;
 800af5c:	f241 33ec 	movw	r3, #5100	@ 0x13ec
 800af60:	813b      	strh	r3, [r7, #8]
                break;
 800af62:	e003      	b.n	800af6c <phacDiscLoop_Sw_Int_Apply_PTGT+0x15c>
            default: /* Preceding technology is Proprietary Technology !!! */
                wPTGT = PH_NXPNFCRDLIB_CONFIG_PRE_PTGTV;
 800af64:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800af68:	813b      	strh	r3, [r7, #8]
                break;
 800af6a:	bf00      	nop
            }

            if(pDataParams->pPasTechPollSeq[bTechLoopIndex] == PHAC_DISCLOOP_TECH_TYPE_18000P3M3)
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800af70:	7b7b      	ldrb	r3, [r7, #13]
 800af72:	4413      	add	r3, r2
 800af74:	781b      	ldrb	r3, [r3, #0]
 800af76:	2b05      	cmp	r3, #5
 800af78:	d10d      	bne.n	800af96 <phacDiscLoop_Sw_Int_Apply_PTGT+0x186>
            {
                PH_CHECK_SUCCESS_FCT(status, phacDiscLoop_Sw_SetConfig(pDataParams, PHAC_DISCLOOP_CONFIG_GT18000P3M3_VALUE_US, wPTGT));
 800af7a:	893b      	ldrh	r3, [r7, #8]
 800af7c:	461a      	mov	r2, r3
 800af7e:	2105      	movs	r1, #5
 800af80:	6878      	ldr	r0, [r7, #4]
 800af82:	f7fe fff7 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 800af86:	4603      	mov	r3, r0
 800af88:	81fb      	strh	r3, [r7, #14]
 800af8a:	89fb      	ldrh	r3, [r7, #14]
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	d002      	beq.n	800af96 <phacDiscLoop_Sw_Int_Apply_PTGT+0x186>
 800af90:	89fb      	ldrh	r3, [r7, #14]
 800af92:	e008      	b.n	800afa6 <phacDiscLoop_Sw_Int_Apply_PTGT+0x196>
                continue;
 800af94:	bf00      	nop
    for (bTechLoopIndex = 1U; bTechLoopIndex < PHAC_DISCLOOP_PASS_POLL_MAX_TECHS_SUPPORTED; bTechLoopIndex++)
 800af96:	7b7b      	ldrb	r3, [r7, #13]
 800af98:	3301      	adds	r3, #1
 800af9a:	737b      	strb	r3, [r7, #13]
 800af9c:	7b7b      	ldrb	r3, [r7, #13]
 800af9e:	2b05      	cmp	r3, #5
 800afa0:	f67f af41 	bls.w	800ae26 <phacDiscLoop_Sw_Int_Apply_PTGT+0x16>
            }
        }
    }

    return status;
 800afa4:	89fb      	ldrh	r3, [r7, #14]
}
 800afa6:	4618      	mov	r0, r3
 800afa8:	3710      	adds	r7, #16
 800afaa:	46bd      	mov	sp, r7
 800afac:	bd80      	pop	{r7, pc}
 800afae:	bf00      	nop

0800afb0 <phacDiscLoop_Sw_Int_EmvcoRfFieldReset>:

static phStatus_t phacDiscLoop_Sw_Int_EmvcoRfFieldReset(
                                                        phacDiscLoop_Sw_DataParams_t *pDataParams
                                                        )
{
 800afb0:	b580      	push	{r7, lr}
 800afb2:	b084      	sub	sp, #16
 800afb4:	af00      	add	r7, sp, #0
 800afb6:	6078      	str	r0, [r7, #4]
    phStatus_t PH_MEMLOC_REM status;

    PH_CHECK_SUCCESS_FCT(status, phhalHw_FieldOff(pDataParams->pHalDataParams));
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afbc:	4618      	mov	r0, r3
 800afbe:	f005 f9db 	bl	8010378 <phhalHw_Pn5180_FieldOff>
 800afc2:	4603      	mov	r3, r0
 800afc4:	81fb      	strh	r3, [r7, #14]
 800afc6:	89fb      	ldrh	r3, [r7, #14]
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d001      	beq.n	800afd0 <phacDiscLoop_Sw_Int_EmvcoRfFieldReset+0x20>
 800afcc:	89fb      	ldrh	r3, [r7, #14]
 800afce:	e01b      	b.n	800b008 <phacDiscLoop_Sw_Int_EmvcoRfFieldReset+0x58>

    PH_CHECK_SUCCESS_FCT(status, phhalHw_Wait(
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afd4:	f241 32ec 	movw	r2, #5100	@ 0x13ec
 800afd8:	2100      	movs	r1, #0
 800afda:	4618      	mov	r0, r3
 800afdc:	f005 f9f0 	bl	80103c0 <phhalHw_Pn5180_Wait>
 800afe0:	4603      	mov	r3, r0
 800afe2:	81fb      	strh	r3, [r7, #14]
 800afe4:	89fb      	ldrh	r3, [r7, #14]
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d001      	beq.n	800afee <phacDiscLoop_Sw_Int_EmvcoRfFieldReset+0x3e>
 800afea:	89fb      	ldrh	r3, [r7, #14]
 800afec:	e00c      	b.n	800b008 <phacDiscLoop_Sw_Int_EmvcoRfFieldReset+0x58>
        pDataParams->pHalDataParams,
        PHHAL_HW_TIME_MICROSECONDS,
        PH_NXPNFCRDLIB_CONFIG_EMVCO_PROP_TECH_POLL_RF_OFF_DELAY_US)
        );

    PH_CHECK_SUCCESS_FCT(status, phhalHw_FieldOn(pDataParams->pHalDataParams));
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aff2:	4618      	mov	r0, r3
 800aff4:	f005 f96a 	bl	80102cc <phhalHw_Pn5180_FieldOn>
 800aff8:	4603      	mov	r3, r0
 800affa:	81fb      	strh	r3, [r7, #14]
 800affc:	89fb      	ldrh	r3, [r7, #14]
 800affe:	2b00      	cmp	r3, #0
 800b000:	d001      	beq.n	800b006 <phacDiscLoop_Sw_Int_EmvcoRfFieldReset+0x56>
 800b002:	89fb      	ldrh	r3, [r7, #14]
 800b004:	e000      	b.n	800b008 <phacDiscLoop_Sw_Int_EmvcoRfFieldReset+0x58>

    return PH_ERR_SUCCESS;
 800b006:	2300      	movs	r3, #0
}
 800b008:	4618      	mov	r0, r3
 800b00a:	3710      	adds	r7, #16
 800b00c:	46bd      	mov	sp, r7
 800b00e:	bd80      	pop	{r7, pc}

0800b010 <phacDiscLoop_Sw_Int_ListenMode>:

phStatus_t phacDiscLoop_Sw_Int_ListenMode(
                                          phacDiscLoop_Sw_DataParams_t *pDataParams
                                          )
{
 800b010:	b590      	push	{r4, r7, lr}
 800b012:	b087      	sub	sp, #28
 800b014:	af02      	add	r7, sp, #8
 800b016:	6078      	str	r0, [r7, #4]
#ifdef NXPBUILD__PHAC_DISCLOOP_TARGET
    phStatus_t PH_MEMLOC_REM status = PH_ERR_INTERNAL_ERROR;
 800b018:	237f      	movs	r3, #127	@ 0x7f
 800b01a:	817b      	strh	r3, [r7, #10]
    uint8_t    PH_MEMLOC_REM bRetryCount = pDataParams->sTargetParams.bRetryCount;
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	f893 3134 	ldrb.w	r3, [r3, #308]	@ 0x134
 800b022:	73fb      	strb	r3, [r7, #15]
    uint16_t   PH_MEMLOC_REM wTempMode = 0x00;
 800b024:	2300      	movs	r3, #0
 800b026:	81bb      	strh	r3, [r7, #12]

    /* get active listen cfg except F424 */
    wTempMode = pDataParams->bActLisTechCfg & 0x07U;
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	799b      	ldrb	r3, [r3, #6]
 800b02c:	f003 0307 	and.w	r3, r3, #7
 800b030:	81bb      	strh	r3, [r7, #12]

    /* Map Active F424 configuration with Type F bit in Autocoll */
    if(0U != (pDataParams->bActLisTechCfg & PHAC_DISCLOOP_POS_BIT_MASK_F424))
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	799b      	ldrb	r3, [r3, #6]
 800b036:	f003 0308 	and.w	r3, r3, #8
 800b03a:	2b00      	cmp	r3, #0
 800b03c:	d003      	beq.n	800b046 <phacDiscLoop_Sw_Int_ListenMode+0x36>
    {
        wTempMode = wTempMode | PHAC_DISCLOOP_POS_BIT_MASK_F212;
 800b03e:	89bb      	ldrh	r3, [r7, #12]
 800b040:	f043 0304 	orr.w	r3, r3, #4
 800b044:	81bb      	strh	r3, [r7, #12]
    }

    wTempMode = (uint16_t) (wTempMode << 8U);
 800b046:	89bb      	ldrh	r3, [r7, #12]
 800b048:	021b      	lsls	r3, r3, #8
 800b04a:	81bb      	strh	r3, [r7, #12]

    /* get passive listen cfg except F424 */
    wTempMode = wTempMode | (pDataParams->bPasLisTechCfg & /* */ 0x07);
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	795b      	ldrb	r3, [r3, #5]
 800b050:	b21b      	sxth	r3, r3
 800b052:	f003 0307 	and.w	r3, r3, #7
 800b056:	b21a      	sxth	r2, r3
 800b058:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800b05c:	4313      	orrs	r3, r2
 800b05e:	b21b      	sxth	r3, r3
 800b060:	81bb      	strh	r3, [r7, #12]

    /* Map Passice F424 configuration with Type F bit in Autocoll */
    if(0U != (pDataParams->bPasLisTechCfg & PHAC_DISCLOOP_POS_BIT_MASK_F424))
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	795b      	ldrb	r3, [r3, #5]
 800b066:	f003 0308 	and.w	r3, r3, #8
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	d003      	beq.n	800b076 <phacDiscLoop_Sw_Int_ListenMode+0x66>
    {
        wTempMode = wTempMode | PHAC_DISCLOOP_POS_BIT_MASK_F212;
 800b06e:	89bb      	ldrh	r3, [r7, #12]
 800b070:	f043 0304 	orr.w	r3, r3, #4
 800b074:	81bb      	strh	r3, [r7, #12]
    }

    /* AUTOCOLL retry loop */
    do
    {
        status = phhalHw_Autocoll(
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	f503 7296 	add.w	r2, r3, #300	@ 0x12c
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	f503 7498 	add.w	r4, r3, #304	@ 0x130
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	f503 7399 	add.w	r3, r3, #306	@ 0x132
 800b08c:	89b9      	ldrh	r1, [r7, #12]
 800b08e:	9300      	str	r3, [sp, #0]
 800b090:	4623      	mov	r3, r4
 800b092:	f007 fa3d 	bl	8012510 <phhalHw_Pn5180_Autocoll>
 800b096:	4603      	mov	r3, r0
 800b098:	817b      	strh	r3, [r7, #10]
            pDataParams->pHalDataParams,
            wTempMode,
            &pDataParams->sTargetParams.pRxBuffer,
            &pDataParams->sTargetParams.wRxBufferLen,
            &pDataParams->sTargetParams.wProtParams);
    }while(((status & PH_ERR_MASK) != PH_ERR_SUCCESS) && (bRetryCount--));
 800b09a:	897b      	ldrh	r3, [r7, #10]
 800b09c:	b2db      	uxtb	r3, r3
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	d004      	beq.n	800b0ac <phacDiscLoop_Sw_Int_ListenMode+0x9c>
 800b0a2:	7bfb      	ldrb	r3, [r7, #15]
 800b0a4:	1e5a      	subs	r2, r3, #1
 800b0a6:	73fa      	strb	r2, [r7, #15]
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d1e4      	bne.n	800b076 <phacDiscLoop_Sw_Int_ListenMode+0x66>

    /* Return RF OFF error, if external RF is OFF */
    if((status & PH_ERR_MASK) == PH_ERR_EXT_RF_ERROR)
 800b0ac:	897b      	ldrh	r3, [r7, #10]
 800b0ae:	b2db      	uxtb	r3, r3
 800b0b0:	2b10      	cmp	r3, #16
 800b0b2:	d102      	bne.n	800b0ba <phacDiscLoop_Sw_Int_ListenMode+0xaa>
    {
        return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_EXTERNAL_RFOFF, PH_COMP_AC_DISCLOOP);
 800b0b4:	f244 0383 	movw	r3, #16515	@ 0x4083
 800b0b8:	e006      	b.n	800b0c8 <phacDiscLoop_Sw_Int_ListenMode+0xb8>
    }
    else
    {
        /* Return, if error */
        PH_CHECK_SUCCESS(status);
 800b0ba:	897b      	ldrh	r3, [r7, #10]
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	d001      	beq.n	800b0c4 <phacDiscLoop_Sw_Int_ListenMode+0xb4>
 800b0c0:	897b      	ldrh	r3, [r7, #10]
 800b0c2:	e001      	b.n	800b0c8 <phacDiscLoop_Sw_Int_ListenMode+0xb8>
    }

    return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_ACTIVATED_BY_PEER, PH_COMP_AC_DISCLOOP);
 800b0c4:	f244 038f 	movw	r3, #16527	@ 0x408f
#else /* NXPBUILD__PHAC_DISCLOOP_TARGET */
    PH_UNUSED_VARIABLE(pDataParams);
    return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_COMMAND, PH_COMP_AC_DISCLOOP);
#endif /* NXPBUILD__PHAC_DISCLOOP_TARGET */
}
 800b0c8:	4618      	mov	r0, r3
 800b0ca:	3714      	adds	r7, #20
 800b0cc:	46bd      	mov	sp, r7
 800b0ce:	bd90      	pop	{r4, r7, pc}

0800b0d0 <phacDiscLoop_Sw_Int_ActivePollMode>:

phStatus_t phacDiscLoop_Sw_Int_ActivePollMode(
                                              phacDiscLoop_Sw_DataParams_t *pDataParams
                                              )
{
 800b0d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b0d4:	b08c      	sub	sp, #48	@ 0x30
 800b0d6:	af06      	add	r7, sp, #24
 800b0d8:	6078      	str	r0, [r7, #4]
         defined (NXPBUILD__PHAC_DISCLOOP_TYPEF212_P2P_ACTIVE) || \
         defined (NXPBUILD__PHAC_DISCLOOP_TYPEF424_P2P_ACTIVE)
    phStatus_t PH_MEMLOC_REM   status;
#endif
#if defined(NXPBUILD__PHAC_DISCLOOP_TYPEA_P2P_ACTIVE)
    uint16_t   PH_MEMLOC_REM   wIntFieldStatus = PH_OFF;
 800b0da:	2300      	movs	r3, #0
 800b0dc:	827b      	strh	r3, [r7, #18]
#if defined (NXPBUILD__PHAC_DISCLOOP_TYPEF212_P2P_ACTIVE) || defined (NXPBUILD__PHAC_DISCLOOP_TYPEF424_P2P_ACTIVE)
    uint8_t    PH_MEMLOC_BUF   aNfcId3[10];
#endif

    /* Reset detected technologies */
    pDataParams->bDetectedTechs = 0x00;
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	2200      	movs	r2, #0
 800b0e2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Loop through all the supported active technologies */
    for (bIndex = 0; bIndex < PHAC_DISCLOOP_ACT_POLL_MAX_TECHS_SUPPORTED; bIndex++)
 800b0e6:	2300      	movs	r3, #0
 800b0e8:	757b      	strb	r3, [r7, #21]
 800b0ea:	e147      	b.n	800b37c <phacDiscLoop_Sw_Int_ActivePollMode+0x2ac>
    {
        switch(pDataParams->bActPollTechCfg & (PH_ON << bIndex))
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	78db      	ldrb	r3, [r3, #3]
 800b0f0:	4619      	mov	r1, r3
 800b0f2:	7d7b      	ldrb	r3, [r7, #21]
 800b0f4:	2201      	movs	r2, #1
 800b0f6:	fa02 f303 	lsl.w	r3, r2, r3
 800b0fa:	400b      	ands	r3, r1
 800b0fc:	2b04      	cmp	r3, #4
 800b0fe:	f000 8097 	beq.w	800b230 <phacDiscLoop_Sw_Int_ActivePollMode+0x160>
 800b102:	2b04      	cmp	r3, #4
 800b104:	f200 8132 	bhi.w	800b36c <phacDiscLoop_Sw_Int_ActivePollMode+0x29c>
 800b108:	2b01      	cmp	r3, #1
 800b10a:	d003      	beq.n	800b114 <phacDiscLoop_Sw_Int_ActivePollMode+0x44>
 800b10c:	2b02      	cmp	r3, #2
 800b10e:	f000 808f 	beq.w	800b230 <phacDiscLoop_Sw_Int_ActivePollMode+0x160>
                }
#endif
                break;

            default:
                break;
 800b112:	e12b      	b.n	800b36c <phacDiscLoop_Sw_Int_ActivePollMode+0x29c>
                status = phhalHw_GetConfig(
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b118:	f107 0212 	add.w	r2, r7, #18
 800b11c:	215f      	movs	r1, #95	@ 0x5f
 800b11e:	4618      	mov	r0, r3
 800b120:	f006 fe58 	bl	8011dd4 <phhalHw_Pn5180_GetConfig>
 800b124:	4603      	mov	r3, r0
 800b126:	82fb      	strh	r3, [r7, #22]
                PH_CHECK_SUCCESS(status);
 800b128:	8afb      	ldrh	r3, [r7, #22]
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	d001      	beq.n	800b132 <phacDiscLoop_Sw_Int_ActivePollMode+0x62>
 800b12e:	8afb      	ldrh	r3, [r7, #22]
 800b130:	e12a      	b.n	800b388 <phacDiscLoop_Sw_Int_ActivePollMode+0x2b8>
                if (wIntFieldStatus == PH_ON)
 800b132:	8a7b      	ldrh	r3, [r7, #18]
 800b134:	2b01      	cmp	r3, #1
 800b136:	d10e      	bne.n	800b156 <phacDiscLoop_Sw_Int_ActivePollMode+0x86>
                    PH_CHECK_SUCCESS_FCT(status, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_POLL_GUARD_TIME_US,
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	8b9b      	ldrh	r3, [r3, #28]
 800b140:	461a      	mov	r2, r3
 800b142:	2135      	movs	r1, #53	@ 0x35
 800b144:	f005 f9f8 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 800b148:	4603      	mov	r3, r0
 800b14a:	82fb      	strh	r3, [r7, #22]
 800b14c:	8afb      	ldrh	r3, [r7, #22]
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d001      	beq.n	800b156 <phacDiscLoop_Sw_Int_ActivePollMode+0x86>
 800b152:	8afb      	ldrh	r3, [r7, #22]
 800b154:	e118      	b.n	800b388 <phacDiscLoop_Sw_Int_ActivePollMode+0x2b8>
                status = phhalHw_ApplyProtocolSettings(
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b15a:	2107      	movs	r1, #7
 800b15c:	4618      	mov	r0, r3
 800b15e:	f004 fc6d 	bl	800fa3c <phhalHw_Pn5180_ApplyProtocolSettings>
 800b162:	4603      	mov	r3, r0
 800b164:	82fb      	strh	r3, [r7, #22]
                PH_CHECK_SUCCESS(status);
 800b166:	8afb      	ldrh	r3, [r7, #22]
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d001      	beq.n	800b170 <phacDiscLoop_Sw_Int_ActivePollMode+0xa0>
 800b16c:	8afb      	ldrh	r3, [r7, #22]
 800b16e:	e10b      	b.n	800b388 <phacDiscLoop_Sw_Int_ActivePollMode+0x2b8>
                PH_CHECK_SUCCESS_FCT(status, phacDiscLoop_Sw_Int_FieldOn(pDataParams));
 800b170:	6878      	ldr	r0, [r7, #4]
 800b172:	f000 fdef 	bl	800bd54 <phacDiscLoop_Sw_Int_FieldOn>
 800b176:	4603      	mov	r3, r0
 800b178:	82fb      	strh	r3, [r7, #22]
 800b17a:	8afb      	ldrh	r3, [r7, #22]
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d001      	beq.n	800b184 <phacDiscLoop_Sw_Int_ActivePollMode+0xb4>
 800b180:	8afb      	ldrh	r3, [r7, #22]
 800b182:	e101      	b.n	800b388 <phacDiscLoop_Sw_Int_ActivePollMode+0x2b8>
                if (wIntFieldStatus == PH_OFF)
 800b184:	8a7b      	ldrh	r3, [r7, #18]
 800b186:	2b00      	cmp	r3, #0
 800b188:	d10e      	bne.n	800b1a8 <phacDiscLoop_Sw_Int_ActivePollMode+0xd8>
                    PH_CHECK_SUCCESS_FCT(status, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_POLL_GUARD_TIME_US,
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	8b9b      	ldrh	r3, [r3, #28]
 800b192:	461a      	mov	r2, r3
 800b194:	2135      	movs	r1, #53	@ 0x35
 800b196:	f005 f9cf 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 800b19a:	4603      	mov	r3, r0
 800b19c:	82fb      	strh	r3, [r7, #22]
 800b19e:	8afb      	ldrh	r3, [r7, #22]
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	d001      	beq.n	800b1a8 <phacDiscLoop_Sw_Int_ActivePollMode+0xd8>
 800b1a4:	8afb      	ldrh	r3, [r7, #22]
 800b1a6:	e0ef      	b.n	800b388 <phacDiscLoop_Sw_Int_ActivePollMode+0x2b8>
                status = phpalI18092mPI_Atr(
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	6cde      	ldr	r6, [r3, #76]	@ 0x4c
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	f103 0c60 	add.w	ip, r3, #96	@ 0x60
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	f893 e070 	ldrb.w	lr, [r3, #112]	@ 0x70
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	f893 8071 	ldrb.w	r8, [r3, #113]	@ 0x71
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 800b1c4:	687a      	ldr	r2, [r7, #4]
 800b1c6:	f892 2073 	ldrb.w	r2, [r2, #115]	@ 0x73
 800b1ca:	6879      	ldr	r1, [r7, #4]
 800b1cc:	6f49      	ldr	r1, [r1, #116]	@ 0x74
 800b1ce:	6878      	ldr	r0, [r7, #4]
 800b1d0:	f890 0078 	ldrb.w	r0, [r0, #120]	@ 0x78
 800b1d4:	687c      	ldr	r4, [r7, #4]
 800b1d6:	6fe4      	ldr	r4, [r4, #124]	@ 0x7c
 800b1d8:	687d      	ldr	r5, [r7, #4]
 800b1da:	3580      	adds	r5, #128	@ 0x80
 800b1dc:	9505      	str	r5, [sp, #20]
 800b1de:	9404      	str	r4, [sp, #16]
 800b1e0:	9003      	str	r0, [sp, #12]
 800b1e2:	9102      	str	r1, [sp, #8]
 800b1e4:	9201      	str	r2, [sp, #4]
 800b1e6:	9300      	str	r3, [sp, #0]
 800b1e8:	4643      	mov	r3, r8
 800b1ea:	4672      	mov	r2, lr
 800b1ec:	4661      	mov	r1, ip
 800b1ee:	4630      	mov	r0, r6
 800b1f0:	f00e fea6 	bl	8019f40 <phpalI18092mPI_Sw_Atr>
 800b1f4:	4603      	mov	r3, r0
 800b1f6:	82fb      	strh	r3, [r7, #22]
                if((status & PH_ERR_MASK) == PH_ERR_SUCCESS)
 800b1f8:	8afb      	ldrh	r3, [r7, #22]
 800b1fa:	b2db      	uxtb	r3, r3
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	d10f      	bne.n	800b220 <phacDiscLoop_Sw_Int_ActivePollMode+0x150>
                    pDataParams->bDetectedTechs |= PH_ON << bIndex;
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
 800b206:	7d7b      	ldrb	r3, [r7, #21]
 800b208:	2101      	movs	r1, #1
 800b20a:	fa01 f303 	lsl.w	r3, r1, r3
 800b20e:	b2db      	uxtb	r3, r3
 800b210:	4313      	orrs	r3, r2
 800b212:	b2da      	uxtb	r2, r3
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
                    return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_ACTIVE_TARGET_ACTIVATED, PH_COMP_AC_DISCLOOP);
 800b21a:	f244 038c 	movw	r3, #16524	@ 0x408c
 800b21e:	e0b3      	b.n	800b388 <phacDiscLoop_Sw_Int_ActivePollMode+0x2b8>
                if ((status & PH_ERR_MASK) == PH_ERR_INTEGRITY_ERROR)
 800b220:	8afb      	ldrh	r3, [r7, #22]
 800b222:	b2db      	uxtb	r3, r3
 800b224:	2b02      	cmp	r3, #2
 800b226:	f040 80a3 	bne.w	800b370 <phacDiscLoop_Sw_Int_ActivePollMode+0x2a0>
                    return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_NO_TECH_DETECTED, PH_COMP_AC_DISCLOOP);
 800b22a:	f244 0384 	movw	r3, #16516	@ 0x4084
 800b22e:	e0ab      	b.n	800b388 <phacDiscLoop_Sw_Int_ActivePollMode+0x2b8>
                PH_CHECK_SUCCESS_FCT(status, phhalHw_FieldOff(pDataParams->pHalDataParams));
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b234:	4618      	mov	r0, r3
 800b236:	f005 f89f 	bl	8010378 <phhalHw_Pn5180_FieldOff>
 800b23a:	4603      	mov	r3, r0
 800b23c:	82fb      	strh	r3, [r7, #22]
 800b23e:	8afb      	ldrh	r3, [r7, #22]
 800b240:	2b00      	cmp	r3, #0
 800b242:	d001      	beq.n	800b248 <phacDiscLoop_Sw_Int_ActivePollMode+0x178>
 800b244:	8afb      	ldrh	r3, [r7, #22]
 800b246:	e09f      	b.n	800b388 <phacDiscLoop_Sw_Int_ActivePollMode+0x2b8>
                PH_CHECK_SUCCESS_FCT(status, phhalHw_Wait(pDataParams->pHalDataParams, PHHAL_HW_TIME_MICROSECONDS, pDataParams->wActPollGTimeUs));
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	8b9b      	ldrh	r3, [r3, #28]
 800b250:	461a      	mov	r2, r3
 800b252:	2100      	movs	r1, #0
 800b254:	f005 f8b4 	bl	80103c0 <phhalHw_Pn5180_Wait>
 800b258:	4603      	mov	r3, r0
 800b25a:	82fb      	strh	r3, [r7, #22]
 800b25c:	8afb      	ldrh	r3, [r7, #22]
 800b25e:	2b00      	cmp	r3, #0
 800b260:	d001      	beq.n	800b266 <phacDiscLoop_Sw_Int_ActivePollMode+0x196>
 800b262:	8afb      	ldrh	r3, [r7, #22]
 800b264:	e090      	b.n	800b388 <phacDiscLoop_Sw_Int_ActivePollMode+0x2b8>
                if((PH_ON << bIndex) == PHAC_DISCLOOP_ACT_POS_BIT_MASK_212)
 800b266:	7d7b      	ldrb	r3, [r7, #21]
 800b268:	2b01      	cmp	r3, #1
 800b26a:	d108      	bne.n	800b27e <phacDiscLoop_Sw_Int_ActivePollMode+0x1ae>
                    status = phhalHw_ApplyProtocolSettings(
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b270:	2108      	movs	r1, #8
 800b272:	4618      	mov	r0, r3
 800b274:	f004 fbe2 	bl	800fa3c <phhalHw_Pn5180_ApplyProtocolSettings>
 800b278:	4603      	mov	r3, r0
 800b27a:	82fb      	strh	r3, [r7, #22]
 800b27c:	e007      	b.n	800b28e <phacDiscLoop_Sw_Int_ActivePollMode+0x1be>
                    status = phhalHw_ApplyProtocolSettings(
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b282:	2109      	movs	r1, #9
 800b284:	4618      	mov	r0, r3
 800b286:	f004 fbd9 	bl	800fa3c <phhalHw_Pn5180_ApplyProtocolSettings>
 800b28a:	4603      	mov	r3, r0
 800b28c:	82fb      	strh	r3, [r7, #22]
                PH_CHECK_SUCCESS(status);
 800b28e:	8afb      	ldrh	r3, [r7, #22]
 800b290:	2b00      	cmp	r3, #0
 800b292:	d001      	beq.n	800b298 <phacDiscLoop_Sw_Int_ActivePollMode+0x1c8>
 800b294:	8afb      	ldrh	r3, [r7, #22]
 800b296:	e077      	b.n	800b388 <phacDiscLoop_Sw_Int_ActivePollMode+0x2b8>
                PH_CHECK_SUCCESS_FCT(status, phacDiscLoop_Sw_Int_FieldOn(pDataParams));
 800b298:	6878      	ldr	r0, [r7, #4]
 800b29a:	f000 fd5b 	bl	800bd54 <phacDiscLoop_Sw_Int_FieldOn>
 800b29e:	4603      	mov	r3, r0
 800b2a0:	82fb      	strh	r3, [r7, #22]
 800b2a2:	8afb      	ldrh	r3, [r7, #22]
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	d001      	beq.n	800b2ac <phacDiscLoop_Sw_Int_ActivePollMode+0x1dc>
 800b2a8:	8afb      	ldrh	r3, [r7, #22]
 800b2aa:	e06d      	b.n	800b388 <phacDiscLoop_Sw_Int_ActivePollMode+0x2b8>
                PH_CHECK_SUCCESS_FCT(status, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_POLL_GUARD_TIME_US,
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	8b9b      	ldrh	r3, [r3, #28]
 800b2b4:	461a      	mov	r2, r3
 800b2b6:	2135      	movs	r1, #53	@ 0x35
 800b2b8:	f005 f93e 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 800b2bc:	4603      	mov	r3, r0
 800b2be:	82fb      	strh	r3, [r7, #22]
 800b2c0:	8afb      	ldrh	r3, [r7, #22]
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d001      	beq.n	800b2ca <phacDiscLoop_Sw_Int_ActivePollMode+0x1fa>
 800b2c6:	8afb      	ldrh	r3, [r7, #22]
 800b2c8:	e05e      	b.n	800b388 <phacDiscLoop_Sw_Int_ActivePollMode+0x2b8>
                (void)memcpy(aNfcId3, pDataParams->sTypeFTargetInfo.aTypeFTag[0].aIDmPMm, PHAC_DISCLOOP_FELICA_IDM_LENGTH);
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	f103 0194 	add.w	r1, r3, #148	@ 0x94
 800b2d0:	f107 0308 	add.w	r3, r7, #8
 800b2d4:	2208      	movs	r2, #8
 800b2d6:	4618      	mov	r0, r3
 800b2d8:	f017 fa2b 	bl	8022732 <memcpy>
                aNfcId3[8] = 0x00;
 800b2dc:	2300      	movs	r3, #0
 800b2de:	743b      	strb	r3, [r7, #16]
                aNfcId3[9] = 0x00;
 800b2e0:	2300      	movs	r3, #0
 800b2e2:	747b      	strb	r3, [r7, #17]
                status = phpalI18092mPI_Atr(
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	6cde      	ldr	r6, [r3, #76]	@ 0x4c
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	f893 e0ac 	ldrb.w	lr, [r3, #172]	@ 0xac
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	f893 80ad 	ldrb.w	r8, [r3, #173]	@ 0xad
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	f893 30ae 	ldrb.w	r3, [r3, #174]	@ 0xae
 800b2fa:	687a      	ldr	r2, [r7, #4]
 800b2fc:	f892 20af 	ldrb.w	r2, [r2, #175]	@ 0xaf
 800b300:	6879      	ldr	r1, [r7, #4]
 800b302:	f8d1 10b0 	ldr.w	r1, [r1, #176]	@ 0xb0
 800b306:	6878      	ldr	r0, [r7, #4]
 800b308:	f890 00b4 	ldrb.w	r0, [r0, #180]	@ 0xb4
 800b30c:	687c      	ldr	r4, [r7, #4]
 800b30e:	f8d4 40b8 	ldr.w	r4, [r4, #184]	@ 0xb8
 800b312:	687d      	ldr	r5, [r7, #4]
 800b314:	35bc      	adds	r5, #188	@ 0xbc
 800b316:	f107 0c08 	add.w	ip, r7, #8
 800b31a:	9505      	str	r5, [sp, #20]
 800b31c:	9404      	str	r4, [sp, #16]
 800b31e:	9003      	str	r0, [sp, #12]
 800b320:	9102      	str	r1, [sp, #8]
 800b322:	9201      	str	r2, [sp, #4]
 800b324:	9300      	str	r3, [sp, #0]
 800b326:	4643      	mov	r3, r8
 800b328:	4672      	mov	r2, lr
 800b32a:	4661      	mov	r1, ip
 800b32c:	4630      	mov	r0, r6
 800b32e:	f00e fe07 	bl	8019f40 <phpalI18092mPI_Sw_Atr>
 800b332:	4603      	mov	r3, r0
 800b334:	82fb      	strh	r3, [r7, #22]
                if ((status & PH_ERR_MASK) == PH_ERR_SUCCESS)
 800b336:	8afb      	ldrh	r3, [r7, #22]
 800b338:	b2db      	uxtb	r3, r3
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d10f      	bne.n	800b35e <phacDiscLoop_Sw_Int_ActivePollMode+0x28e>
                    pDataParams->bDetectedTechs |= PH_ON << bIndex;
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
 800b344:	7d7b      	ldrb	r3, [r7, #21]
 800b346:	2101      	movs	r1, #1
 800b348:	fa01 f303 	lsl.w	r3, r1, r3
 800b34c:	b2db      	uxtb	r3, r3
 800b34e:	4313      	orrs	r3, r2
 800b350:	b2da      	uxtb	r2, r3
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
                    return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_ACTIVE_TARGET_ACTIVATED, PH_COMP_AC_DISCLOOP);
 800b358:	f244 038c 	movw	r3, #16524	@ 0x408c
 800b35c:	e014      	b.n	800b388 <phacDiscLoop_Sw_Int_ActivePollMode+0x2b8>
                if ((status & PH_ERR_MASK) == PH_ERR_INTEGRITY_ERROR)
 800b35e:	8afb      	ldrh	r3, [r7, #22]
 800b360:	b2db      	uxtb	r3, r3
 800b362:	2b02      	cmp	r3, #2
 800b364:	d106      	bne.n	800b374 <phacDiscLoop_Sw_Int_ActivePollMode+0x2a4>
                    return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_NO_TECH_DETECTED, PH_COMP_AC_DISCLOOP);
 800b366:	f244 0384 	movw	r3, #16516	@ 0x4084
 800b36a:	e00d      	b.n	800b388 <phacDiscLoop_Sw_Int_ActivePollMode+0x2b8>
                break;
 800b36c:	bf00      	nop
 800b36e:	e002      	b.n	800b376 <phacDiscLoop_Sw_Int_ActivePollMode+0x2a6>
                break;
 800b370:	bf00      	nop
 800b372:	e000      	b.n	800b376 <phacDiscLoop_Sw_Int_ActivePollMode+0x2a6>
                break;
 800b374:	bf00      	nop
    for (bIndex = 0; bIndex < PHAC_DISCLOOP_ACT_POLL_MAX_TECHS_SUPPORTED; bIndex++)
 800b376:	7d7b      	ldrb	r3, [r7, #21]
 800b378:	3301      	adds	r3, #1
 800b37a:	757b      	strb	r3, [r7, #21]
 800b37c:	7d7b      	ldrb	r3, [r7, #21]
 800b37e:	2b02      	cmp	r3, #2
 800b380:	f67f aeb4 	bls.w	800b0ec <phacDiscLoop_Sw_Int_ActivePollMode+0x1c>
        }
    }

    /* No Target present. */
    return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_NO_TECH_DETECTED, PH_COMP_AC_DISCLOOP);
 800b384:	f244 0384 	movw	r3, #16516	@ 0x4084
}
 800b388:	4618      	mov	r0, r3
 800b38a:	3718      	adds	r7, #24
 800b38c:	46bd      	mov	sp, r7
 800b38e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800b392 <phacDiscLoop_Sw_Int_PollMode>:

phStatus_t phacDiscLoop_Sw_Int_PollMode(
                                        phacDiscLoop_Sw_DataParams_t *pDataParams
                                       )
{
 800b392:	b580      	push	{r7, lr}
 800b394:	b084      	sub	sp, #16
 800b396:	af00      	add	r7, sp, #0
 800b398:	6078      	str	r0, [r7, #4]
    phStatus_t PH_MEMLOC_REM status;
    uint8_t    PH_MEMLOC_REM bResolveTech;
    uint8_t    PH_MEMLOC_REM bTechType;
    uint8_t    PH_MEMLOC_REM bNumOfTechsFound = 0;
 800b39a:	2300      	movs	r3, #0
 800b39c:	72fb      	strb	r3, [r7, #11]

    status = PH_ERR_INVALID_PARAMETER;
 800b39e:	2321      	movs	r3, #33	@ 0x21
 800b3a0:	81fb      	strh	r3, [r7, #14]

    /*  */
    if(pDataParams->bPollState == PHAC_DISCLOOP_POLL_STATE_DETECTION)
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	891b      	ldrh	r3, [r3, #8]
 800b3a6:	2b01      	cmp	r3, #1
 800b3a8:	d145      	bne.n	800b436 <phacDiscLoop_Sw_Int_PollMode+0xa4>
    {
        if((pDataParams->bOpeMode == RD_LIB_MODE_NFC) ||
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800b3b0:	2b02      	cmp	r3, #2
 800b3b2:	d004      	beq.n	800b3be <phacDiscLoop_Sw_Int_PollMode+0x2c>
           (pDataParams->bOpeMode == RD_LIB_MODE_ISO))
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
        if((pDataParams->bOpeMode == RD_LIB_MODE_NFC) ||
 800b3ba:	2b03      	cmp	r3, #3
 800b3bc:	d110      	bne.n	800b3e0 <phacDiscLoop_Sw_Int_PollMode+0x4e>
        {
            /* Perform Technology detection Activity */
            status = phacDiscLoop_Sw_Int_TechDetectActivity(
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	7919      	ldrb	r1, [r3, #4]
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	789a      	ldrb	r2, [r3, #2]
 800b3c6:	f107 030b 	add.w	r3, r7, #11
 800b3ca:	6878      	ldr	r0, [r7, #4]
 800b3cc:	f000 f976 	bl	800b6bc <phacDiscLoop_Sw_Int_TechDetectActivity>
 800b3d0:	4603      	mov	r3, r0
 800b3d2:	81fb      	strh	r3, [r7, #14]
                pDataParams,
                pDataParams->bPasPollBailOut,
                pDataParams->bPasPollTechCfg,
                &bNumOfTechsFound);
            /* Return if status is aborted. */
            PH_CHECK_ABORT(status);
 800b3d4:	89fb      	ldrh	r3, [r7, #14]
 800b3d6:	b2db      	uxtb	r3, r3
 800b3d8:	2b12      	cmp	r3, #18
 800b3da:	d116      	bne.n	800b40a <phacDiscLoop_Sw_Int_PollMode+0x78>
 800b3dc:	89fb      	ldrh	r3, [r7, #14]
 800b3de:	e092      	b.n	800b506 <phacDiscLoop_Sw_Int_PollMode+0x174>
        }
        else if(pDataParams->bOpeMode == RD_LIB_MODE_EMVCO)
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800b3e6:	2b01      	cmp	r3, #1
 800b3e8:	d10f      	bne.n	800b40a <phacDiscLoop_Sw_Int_PollMode+0x78>
        {
            /* Perform Technology detection Activity */
            status = phacDiscLoop_Sw_Int_EmvcoTechDetectActivity(
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	789b      	ldrb	r3, [r3, #2]
 800b3ee:	f107 020b 	add.w	r2, r7, #11
 800b3f2:	4619      	mov	r1, r3
 800b3f4:	6878      	ldr	r0, [r7, #4]
 800b3f6:	f000 fa95 	bl	800b924 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity>
 800b3fa:	4603      	mov	r3, r0
 800b3fc:	81fb      	strh	r3, [r7, #14]
                pDataParams,
                pDataParams->bPasPollTechCfg,
                &bNumOfTechsFound);
            /* Return if status is aborted. */
            PH_CHECK_ABORT(status);
 800b3fe:	89fb      	ldrh	r3, [r7, #14]
 800b400:	b2db      	uxtb	r3, r3
 800b402:	2b12      	cmp	r3, #18
 800b404:	d101      	bne.n	800b40a <phacDiscLoop_Sw_Int_PollMode+0x78>
 800b406:	89fb      	ldrh	r3, [r7, #14]
 800b408:	e07d      	b.n	800b506 <phacDiscLoop_Sw_Int_PollMode+0x174>
        else
        {
            ;/* Do Nothing */
        }

        if ((0U != (pDataParams->bLpcdEnabled)) &&
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	7fdb      	ldrb	r3, [r3, #31]
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d00a      	beq.n	800b428 <phacDiscLoop_Sw_Int_PollMode+0x96>
           (0U != (pDataParams->bPasPollTechCfg)) &&
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	789b      	ldrb	r3, [r3, #2]
        if ((0U != (pDataParams->bLpcdEnabled)) &&
 800b416:	2b00      	cmp	r3, #0
 800b418:	d006      	beq.n	800b428 <phacDiscLoop_Sw_Int_PollMode+0x96>
           ((status & PH_ERR_MASK) == PHAC_DISCLOOP_NO_TECH_DETECTED))
 800b41a:	89fb      	ldrh	r3, [r7, #14]
 800b41c:	b2db      	uxtb	r3, r3
           (0U != (pDataParams->bPasPollTechCfg)) &&
 800b41e:	2b84      	cmp	r3, #132	@ 0x84
 800b420:	d102      	bne.n	800b428 <phacDiscLoop_Sw_Int_PollMode+0x96>
        {
            /* LPCD is success but card presence does not exist/errors */
            return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_LPCD_NO_TECH_DETECTED, PH_COMP_AC_DISCLOOP);
 800b422:	f244 0386 	movw	r3, #16518	@ 0x4086
 800b426:	e06e      	b.n	800b506 <phacDiscLoop_Sw_Int_PollMode+0x174>
        }

        if((status & PH_ERR_MASK) == PHAC_DISCLOOP_TECH_DETECTED)
 800b428:	89fb      	ldrh	r3, [r7, #14]
 800b42a:	b2db      	uxtb	r3, r3
 800b42c:	2b87      	cmp	r3, #135	@ 0x87
 800b42e:	d102      	bne.n	800b436 <phacDiscLoop_Sw_Int_PollMode+0xa4>
        {
            pDataParams->bPollState = PHAC_DISCLOOP_POLL_STATE_COLLISION_RESOLUTION;
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	2202      	movs	r2, #2
 800b434:	811a      	strh	r2, [r3, #8]
        }
    }

    /*  Go for collision resolution if single tech found */
    if(pDataParams->bPollState == PHAC_DISCLOOP_POLL_STATE_COLLISION_RESOLUTION)
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	891b      	ldrh	r3, [r3, #8]
 800b43a:	2b02      	cmp	r3, #2
 800b43c:	d145      	bne.n	800b4ca <phacDiscLoop_Sw_Int_PollMode+0x138>
    {
        /* Get Technology to be resolved */
        bResolveTech = pDataParams->bDetectedTechs & pDataParams->bPasPollTechCfg;
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	789b      	ldrb	r3, [r3, #2]
 800b448:	4013      	ands	r3, r2
 800b44a:	737b      	strb	r3, [r7, #13]
        if(0U != (bResolveTech))
 800b44c:	7b7b      	ldrb	r3, [r7, #13]
 800b44e:	2b00      	cmp	r3, #0
 800b450:	d00a      	beq.n	800b468 <phacDiscLoop_Sw_Int_PollMode+0xd6>
        {
            if(0U != (bResolveTech & (uint8_t)(bResolveTech - 1U)))
 800b452:	7b7b      	ldrb	r3, [r7, #13]
 800b454:	3b01      	subs	r3, #1
 800b456:	b2da      	uxtb	r2, r3
 800b458:	7b7b      	ldrb	r3, [r7, #13]
 800b45a:	4013      	ands	r3, r2
 800b45c:	b2db      	uxtb	r3, r3
 800b45e:	2b00      	cmp	r3, #0
 800b460:	d005      	beq.n	800b46e <phacDiscLoop_Sw_Int_PollMode+0xdc>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800b462:	f244 0321 	movw	r3, #16417	@ 0x4021
 800b466:	e04e      	b.n	800b506 <phacDiscLoop_Sw_Int_PollMode+0x174>
            }
        }
        else
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800b468:	f244 0321 	movw	r3, #16417	@ 0x4021
 800b46c:	e04b      	b.n	800b506 <phacDiscLoop_Sw_Int_PollMode+0x174>
        }

        PHAC_DISCLOOP_GET_BIT_POS(bResolveTech, bTechType);
 800b46e:	2300      	movs	r3, #0
 800b470:	733b      	strb	r3, [r7, #12]
 800b472:	e005      	b.n	800b480 <phacDiscLoop_Sw_Int_PollMode+0xee>
 800b474:	7b7b      	ldrb	r3, [r7, #13]
 800b476:	085b      	lsrs	r3, r3, #1
 800b478:	737b      	strb	r3, [r7, #13]
 800b47a:	7b3b      	ldrb	r3, [r7, #12]
 800b47c:	3301      	adds	r3, #1
 800b47e:	733b      	strb	r3, [r7, #12]
 800b480:	7b7b      	ldrb	r3, [r7, #13]
 800b482:	2b00      	cmp	r3, #0
 800b484:	d1f6      	bne.n	800b474 <phacDiscLoop_Sw_Int_PollMode+0xe2>
 800b486:	7b3b      	ldrb	r3, [r7, #12]
 800b488:	2b00      	cmp	r3, #0
 800b48a:	d101      	bne.n	800b490 <phacDiscLoop_Sw_Int_PollMode+0xfe>
 800b48c:	237f      	movs	r3, #127	@ 0x7f
 800b48e:	e03a      	b.n	800b506 <phacDiscLoop_Sw_Int_PollMode+0x174>

        status = phacDiscLoop_Sw_Int_ColsnReslnActivity(pDataParams, (bTechType -  (uint8_t)1U));
 800b490:	7b3b      	ldrb	r3, [r7, #12]
 800b492:	3b01      	subs	r3, #1
 800b494:	b2db      	uxtb	r3, r3
 800b496:	4619      	mov	r1, r3
 800b498:	6878      	ldr	r0, [r7, #4]
 800b49a:	f000 fbb7 	bl	800bc0c <phacDiscLoop_Sw_Int_ColsnReslnActivity>
 800b49e:	4603      	mov	r3, r0
 800b4a0:	81fb      	strh	r3, [r7, #14]
        if((status & PH_ERR_MASK) == PHAC_DISCLOOP_DEVICE_RESOLVED)
 800b4a2:	89fb      	ldrh	r3, [r7, #14]
 800b4a4:	b2db      	uxtb	r3, r3
 800b4a6:	2b89      	cmp	r3, #137	@ 0x89
 800b4a8:	d109      	bne.n	800b4be <phacDiscLoop_Sw_Int_PollMode+0x12c>
        {
                /* Activation */
                status = phacDiscLoop_Sw_Int_ActivateDevice(pDataParams, (bTechType - (uint8_t)1U), (uint8_t)0x00U);
 800b4aa:	7b3b      	ldrb	r3, [r7, #12]
 800b4ac:	3b01      	subs	r3, #1
 800b4ae:	b2db      	uxtb	r3, r3
 800b4b0:	2200      	movs	r2, #0
 800b4b2:	4619      	mov	r1, r3
 800b4b4:	6878      	ldr	r0, [r7, #4]
 800b4b6:	f000 fbe5 	bl	800bc84 <phacDiscLoop_Sw_Int_ActivateDevice>
 800b4ba:	4603      	mov	r3, r0
 800b4bc:	81fb      	strh	r3, [r7, #14]
        }
        /* Return if status is aborted. */
        PH_CHECK_ABORT(status);
 800b4be:	89fb      	ldrh	r3, [r7, #14]
 800b4c0:	b2db      	uxtb	r3, r3
 800b4c2:	2b12      	cmp	r3, #18
 800b4c4:	d101      	bne.n	800b4ca <phacDiscLoop_Sw_Int_PollMode+0x138>
 800b4c6:	89fb      	ldrh	r3, [r7, #14]
 800b4c8:	e01d      	b.n	800b506 <phacDiscLoop_Sw_Int_PollMode+0x174>
    }

    /*  */
    if(pDataParams->bPollState == PHAC_DISCLOOP_POLL_STATE_REMOVAL)
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	891b      	ldrh	r3, [r3, #8]
 800b4ce:	2b03      	cmp	r3, #3
 800b4d0:	d109      	bne.n	800b4e6 <phacDiscLoop_Sw_Int_PollMode+0x154>
    {
        if(pDataParams->bOpeMode == RD_LIB_MODE_EMVCO)
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800b4d8:	2b01      	cmp	r3, #1
 800b4da:	d104      	bne.n	800b4e6 <phacDiscLoop_Sw_Int_PollMode+0x154>
        {
            status = phacDiscLoop_Sw_Int_EmvcoRemovalProcedure(pDataParams);
 800b4dc:	6878      	ldr	r0, [r7, #4]
 800b4de:	f000 f816 	bl	800b50e <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure>
 800b4e2:	4603      	mov	r3, r0
 800b4e4:	81fb      	strh	r3, [r7, #14]
        }
    }
    return PH_ADD_COMPCODE(status, PH_COMP_AC_DISCLOOP);
 800b4e6:	89fb      	ldrh	r3, [r7, #14]
 800b4e8:	2b00      	cmp	r3, #0
 800b4ea:	d00b      	beq.n	800b504 <phacDiscLoop_Sw_Int_PollMode+0x172>
 800b4ec:	89fb      	ldrh	r3, [r7, #14]
 800b4ee:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d106      	bne.n	800b504 <phacDiscLoop_Sw_Int_PollMode+0x172>
 800b4f6:	89fb      	ldrh	r3, [r7, #14]
 800b4f8:	b2db      	uxtb	r3, r3
 800b4fa:	b29b      	uxth	r3, r3
 800b4fc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b500:	b29b      	uxth	r3, r3
 800b502:	e000      	b.n	800b506 <phacDiscLoop_Sw_Int_PollMode+0x174>
 800b504:	89fb      	ldrh	r3, [r7, #14]
}
 800b506:	4618      	mov	r0, r3
 800b508:	3710      	adds	r7, #16
 800b50a:	46bd      	mov	sp, r7
 800b50c:	bd80      	pop	{r7, pc}

0800b50e <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure>:

phStatus_t phacDiscLoop_Sw_Int_EmvcoRemovalProcedure(
                                                     phacDiscLoop_Sw_DataParams_t * pDataParams
                                                     )
{
 800b50e:	b580      	push	{r7, lr}
 800b510:	b086      	sub	sp, #24
 800b512:	af02      	add	r7, sp, #8
 800b514:	6078      	str	r0, [r7, #4]
#if (defined NXPBUILD__PHAC_DISCLOOP_TYPEB_I3P4B_TAGS) && (defined NXPBUILD__PHAC_DISCLOOP_TYPEA_I3P4_TAGS)

    phStatus_t PH_MEMLOC_REM   status;
    uint8_t    PH_MEMLOC_COUNT bPollingCount = 0;
 800b516:	2300      	movs	r3, #0
 800b518:	737b      	strb	r3, [r7, #13]

    PH_CHECK_SUCCESS_FCT(status, phhalHw_FieldOff(pDataParams->pHalDataParams));
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b51e:	4618      	mov	r0, r3
 800b520:	f004 ff2a 	bl	8010378 <phhalHw_Pn5180_FieldOff>
 800b524:	4603      	mov	r3, r0
 800b526:	81fb      	strh	r3, [r7, #14]
 800b528:	89fb      	ldrh	r3, [r7, #14]
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	d001      	beq.n	800b532 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0x24>
 800b52e:	89fb      	ldrh	r3, [r7, #14]
 800b530:	e0bf      	b.n	800b6b2 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0x1a4>

    PH_CHECK_SUCCESS_FCT(status, phhalHw_Wait(
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b536:	f241 32ec 	movw	r2, #5100	@ 0x13ec
 800b53a:	2100      	movs	r1, #0
 800b53c:	4618      	mov	r0, r3
 800b53e:	f004 ff3f 	bl	80103c0 <phhalHw_Pn5180_Wait>
 800b542:	4603      	mov	r3, r0
 800b544:	81fb      	strh	r3, [r7, #14]
 800b546:	89fb      	ldrh	r3, [r7, #14]
 800b548:	2b00      	cmp	r3, #0
 800b54a:	d001      	beq.n	800b550 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0x42>
 800b54c:	89fb      	ldrh	r3, [r7, #14]
 800b54e:	e0b0      	b.n	800b6b2 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0x1a4>
        PHHAL_HW_TIME_MICROSECONDS,
        PH_NXPNFCRDLIB_CONFIG_EMVCO_FIELD_OFF_DELAY_US)
        );

    /* Set poll state to Detection */
    pDataParams->bPollState = PHAC_DISCLOOP_POLL_STATE_DETECTION;
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	2201      	movs	r2, #1
 800b554:	811a      	strh	r2, [r3, #8]

    if(PHAC_DISCLOOP_CHECK_ANDMASK(pDataParams->bDetectedTechs, PHAC_DISCLOOP_POS_BIT_MASK_A))
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800b55c:	f003 0301 	and.w	r3, r3, #1
 800b560:	2b00      	cmp	r3, #0
 800b562:	d054      	beq.n	800b60e <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0x100>
    {
        pDataParams->bDetectedTechs = 0x00;
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	2200      	movs	r2, #0
 800b568:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

        PH_CHECK_SUCCESS_FCT(status, phhalHw_ApplyProtocolSettings(
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b570:	2101      	movs	r1, #1
 800b572:	4618      	mov	r0, r3
 800b574:	f004 fa62 	bl	800fa3c <phhalHw_Pn5180_ApplyProtocolSettings>
 800b578:	4603      	mov	r3, r0
 800b57a:	81fb      	strh	r3, [r7, #14]
 800b57c:	89fb      	ldrh	r3, [r7, #14]
 800b57e:	2b00      	cmp	r3, #0
 800b580:	d001      	beq.n	800b586 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0x78>
 800b582:	89fb      	ldrh	r3, [r7, #14]
 800b584:	e095      	b.n	800b6b2 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0x1a4>
            pDataParams->pHalDataParams,
            PHHAL_HW_CARDTYPE_ISO14443A)
            );

        /* Perform Field ON after Apply protocol settings. */
        PH_CHECK_SUCCESS_FCT(status, phacDiscLoop_Sw_Int_RfcaOff_FieldOn(pDataParams));
 800b586:	6878      	ldr	r0, [r7, #4]
 800b588:	f000 fbba 	bl	800bd00 <phacDiscLoop_Sw_Int_RfcaOff_FieldOn>
 800b58c:	4603      	mov	r3, r0
 800b58e:	81fb      	strh	r3, [r7, #14]
 800b590:	89fb      	ldrh	r3, [r7, #14]
 800b592:	2b00      	cmp	r3, #0
 800b594:	d037      	beq.n	800b606 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0xf8>
 800b596:	89fb      	ldrh	r3, [r7, #14]
 800b598:	e08b      	b.n	800b6b2 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0x1a4>

        while(bPollingCount < PH_NXPNFCRDLIB_CONFIG_EMVCO_REMOVAL_RETRY_COUNT)
        {
            /* Apply Guard time. */
            PH_CHECK_SUCCESS_FCT(status, phhalHw_SetConfig(
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	8a1b      	ldrh	r3, [r3, #16]
 800b5a2:	461a      	mov	r2, r3
 800b5a4:	2135      	movs	r1, #53	@ 0x35
 800b5a6:	f004 ffc7 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 800b5aa:	4603      	mov	r3, r0
 800b5ac:	81fb      	strh	r3, [r7, #14]
 800b5ae:	89fb      	ldrh	r3, [r7, #14]
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	d001      	beq.n	800b5b8 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0xaa>
 800b5b4:	89fb      	ldrh	r3, [r7, #14]
 800b5b6:	e07c      	b.n	800b6b2 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0x1a4>
                pDataParams->pHalDataParams,
                PHHAL_HW_CONFIG_POLL_GUARD_TIME_US,
                pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_A]));

            status = phpalI14443p3a_WakeUpA(
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	335e      	adds	r3, #94	@ 0x5e
 800b5c0:	4619      	mov	r1, r3
 800b5c2:	4610      	mov	r0, r2
 800b5c4:	f00a fde7 	bl	8016196 <phpalI14443p3a_Sw_WakeUpA>
 800b5c8:	4603      	mov	r3, r0
 800b5ca:	81fb      	strh	r3, [r7, #14]
                pDataParams->pPal1443p3aDataParams,
                pDataParams->sTypeATargetInfo.aTypeA_I3P3[0].aAtqa);
            if ((status & PH_ERR_MASK) != PH_ERR_IO_TIMEOUT)
 800b5cc:	89fb      	ldrh	r3, [r7, #14]
 800b5ce:	b2db      	uxtb	r3, r3
 800b5d0:	2b01      	cmp	r3, #1
 800b5d2:	d015      	beq.n	800b600 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0xf2>
            {
                /* Return if status is aborted. */
                PH_CHECK_ABORT(status);
 800b5d4:	89fb      	ldrh	r3, [r7, #14]
 800b5d6:	b2db      	uxtb	r3, r3
 800b5d8:	2b12      	cmp	r3, #18
 800b5da:	d101      	bne.n	800b5e0 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0xd2>
 800b5dc:	89fb      	ldrh	r3, [r7, #14]
 800b5de:	e068      	b.n	800b6b2 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0x1a4>

                PH_CHECK_ABORT_FCT(status, phpalI14443p3a_HaltA(pDataParams->pPal1443p3aDataParams));
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5e4:	4618      	mov	r0, r3
 800b5e6:	f00a fde5 	bl	80161b4 <phpalI14443p3a_Sw_HaltA>
 800b5ea:	4603      	mov	r3, r0
 800b5ec:	81fb      	strh	r3, [r7, #14]
 800b5ee:	89fb      	ldrh	r3, [r7, #14]
 800b5f0:	b2db      	uxtb	r3, r3
 800b5f2:	2b12      	cmp	r3, #18
 800b5f4:	d101      	bne.n	800b5fa <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0xec>
 800b5f6:	89fb      	ldrh	r3, [r7, #14]
 800b5f8:	e05b      	b.n	800b6b2 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0x1a4>
                bPollingCount = 0;
 800b5fa:	2300      	movs	r3, #0
 800b5fc:	737b      	strb	r3, [r7, #13]
 800b5fe:	e002      	b.n	800b606 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0xf8>
            }
            else
            {
                bPollingCount++;
 800b600:	7b7b      	ldrb	r3, [r7, #13]
 800b602:	3301      	adds	r3, #1
 800b604:	737b      	strb	r3, [r7, #13]
        while(bPollingCount < PH_NXPNFCRDLIB_CONFIG_EMVCO_REMOVAL_RETRY_COUNT)
 800b606:	7b7b      	ldrb	r3, [r7, #13]
 800b608:	2b02      	cmp	r3, #2
 800b60a:	d9c6      	bls.n	800b59a <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0x8c>
 800b60c:	e04a      	b.n	800b6a4 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0x196>
            }
        }/* while(bPollingCount < Max_Retry_Count) */
    }
    else
    {
        pDataParams->bDetectedTechs = 0x00;
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	2200      	movs	r2, #0
 800b612:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

        PH_CHECK_SUCCESS_FCT(status, phhalHw_ApplyProtocolSettings(
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b61a:	2102      	movs	r1, #2
 800b61c:	4618      	mov	r0, r3
 800b61e:	f004 fa0d 	bl	800fa3c <phhalHw_Pn5180_ApplyProtocolSettings>
 800b622:	4603      	mov	r3, r0
 800b624:	81fb      	strh	r3, [r7, #14]
 800b626:	89fb      	ldrh	r3, [r7, #14]
 800b628:	2b00      	cmp	r3, #0
 800b62a:	d001      	beq.n	800b630 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0x122>
 800b62c:	89fb      	ldrh	r3, [r7, #14]
 800b62e:	e040      	b.n	800b6b2 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0x1a4>
            pDataParams->pHalDataParams,
            PHHAL_HW_CARDTYPE_ISO14443B)
            );

        /* Perform Field ON after Apply protocol settings. */
        PH_CHECK_SUCCESS_FCT(status, phacDiscLoop_Sw_Int_RfcaOff_FieldOn(pDataParams));
 800b630:	6878      	ldr	r0, [r7, #4]
 800b632:	f000 fb65 	bl	800bd00 <phacDiscLoop_Sw_Int_RfcaOff_FieldOn>
 800b636:	4603      	mov	r3, r0
 800b638:	81fb      	strh	r3, [r7, #14]
 800b63a:	89fb      	ldrh	r3, [r7, #14]
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d02e      	beq.n	800b69e <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0x190>
 800b640:	89fb      	ldrh	r3, [r7, #14]
 800b642:	e036      	b.n	800b6b2 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0x1a4>

        while(bPollingCount < PH_NXPNFCRDLIB_CONFIG_EMVCO_REMOVAL_RETRY_COUNT)
        {
            /* Apply Guard time. */
            PH_CHECK_SUCCESS_FCT(status, phhalHw_SetConfig(
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	8a5b      	ldrh	r3, [r3, #18]
 800b64c:	461a      	mov	r2, r3
 800b64e:	2135      	movs	r1, #53	@ 0x35
 800b650:	f004 ff72 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 800b654:	4603      	mov	r3, r0
 800b656:	81fb      	strh	r3, [r7, #14]
 800b658:	89fb      	ldrh	r3, [r7, #14]
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	d001      	beq.n	800b662 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0x154>
 800b65e:	89fb      	ldrh	r3, [r7, #14]
 800b660:	e027      	b.n	800b6b2 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0x1a4>
                pDataParams->pHalDataParams,
                PHHAL_HW_CONFIG_POLL_GUARD_TIME_US,
                pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_B]));

            status = phpalI14443p3b_WakeUpB(
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	33cd      	adds	r3, #205	@ 0xcd
 800b66a:	687a      	ldr	r2, [r7, #4]
 800b66c:	32da      	adds	r2, #218	@ 0xda
 800b66e:	9201      	str	r2, [sp, #4]
 800b670:	9300      	str	r3, [sp, #0]
 800b672:	2300      	movs	r3, #0
 800b674:	2200      	movs	r2, #0
 800b676:	2100      	movs	r1, #0
 800b678:	f00b fc1f 	bl	8016eba <phpalI14443p3b_Sw_WakeUpB>
 800b67c:	4603      	mov	r3, r0
 800b67e:	81fb      	strh	r3, [r7, #14]
                0,
                0,
                0,
                pDataParams->sTypeBTargetInfo.aTypeB_I3P3[0].aAtqB,
                &pDataParams->sTypeBTargetInfo.aTypeB_I3P3[0].bAtqBLength);
            if ((status & PH_ERR_MASK) != PH_ERR_IO_TIMEOUT)
 800b680:	89fb      	ldrh	r3, [r7, #14]
 800b682:	b2db      	uxtb	r3, r3
 800b684:	2b01      	cmp	r3, #1
 800b686:	d007      	beq.n	800b698 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0x18a>
            {
                bPollingCount = 0;
 800b688:	2300      	movs	r3, #0
 800b68a:	737b      	strb	r3, [r7, #13]

                /* Return if status is aborted. */
                PH_CHECK_ABORT(status);
 800b68c:	89fb      	ldrh	r3, [r7, #14]
 800b68e:	b2db      	uxtb	r3, r3
 800b690:	2b12      	cmp	r3, #18
 800b692:	d104      	bne.n	800b69e <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0x190>
 800b694:	89fb      	ldrh	r3, [r7, #14]
 800b696:	e00c      	b.n	800b6b2 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0x1a4>
            }
            else
            {
                bPollingCount++;
 800b698:	7b7b      	ldrb	r3, [r7, #13]
 800b69a:	3301      	adds	r3, #1
 800b69c:	737b      	strb	r3, [r7, #13]
        while(bPollingCount < PH_NXPNFCRDLIB_CONFIG_EMVCO_REMOVAL_RETRY_COUNT)
 800b69e:	7b7b      	ldrb	r3, [r7, #13]
 800b6a0:	2b02      	cmp	r3, #2
 800b6a2:	d9cf      	bls.n	800b644 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0x136>
            }
        }/* while(bPollingCount < Max_Retry_Count) */
    }/* else */
    if ((status & PH_ERR_MASK) != PH_ERR_IO_TIMEOUT)
 800b6a4:	89fb      	ldrh	r3, [r7, #14]
 800b6a6:	b2db      	uxtb	r3, r3
 800b6a8:	2b01      	cmp	r3, #1
 800b6aa:	d001      	beq.n	800b6b0 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0x1a2>
    {
        return status;
 800b6ac:	89fb      	ldrh	r3, [r7, #14]
 800b6ae:	e000      	b.n	800b6b2 <phacDiscLoop_Sw_Int_EmvcoRemovalProcedure+0x1a4>
    }
    return PH_ERR_SUCCESS;
 800b6b0:	2300      	movs	r3, #0
#else
    return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_COMMAND, PH_COMP_AC_DISCLOOP);
#endif
}
 800b6b2:	4618      	mov	r0, r3
 800b6b4:	3710      	adds	r7, #16
 800b6b6:	46bd      	mov	sp, r7
 800b6b8:	bd80      	pop	{r7, pc}
	...

0800b6bc <phacDiscLoop_Sw_Int_TechDetectActivity>:
                                                  phacDiscLoop_Sw_DataParams_t *pDataParams,
                                                  uint8_t bPasPollBailOut,
                                                  uint8_t bDetectConfig,
                                                  uint8_t* pNumOfTechsDetect
                                                  )
{
 800b6bc:	b580      	push	{r7, lr}
 800b6be:	b086      	sub	sp, #24
 800b6c0:	af00      	add	r7, sp, #0
 800b6c2:	60f8      	str	r0, [r7, #12]
 800b6c4:	607b      	str	r3, [r7, #4]
 800b6c6:	460b      	mov	r3, r1
 800b6c8:	72fb      	strb	r3, [r7, #11]
 800b6ca:	4613      	mov	r3, r2
 800b6cc:	72bb      	strb	r3, [r7, #10]
    phStatus_t PH_MEMLOC_REM   status = PHAC_DISCLOOP_NO_TECH_DETECTED;
 800b6ce:	2384      	movs	r3, #132	@ 0x84
 800b6d0:	82fb      	strh	r3, [r7, #22]
    uint8_t    PH_MEMLOC_COUNT bTechLoopIndex;
    uint8_t    PH_MEMLOC_COUNT bTechIndex;
    uint8_t    PH_MEMLOC_REM   bNumOfTechsFound = 0;
 800b6d2:	2300      	movs	r3, #0
 800b6d4:	753b      	strb	r3, [r7, #20]
    uint8_t    PH_MEMLOC_REM   bTechTypeF_Detected = PH_OFF;
 800b6d6:	2300      	movs	r3, #0
 800b6d8:	74fb      	strb	r3, [r7, #19]
    uint16_t   PH_MEMLOC_REM   wIntFieldStatus;

    pDataParams->bDetectedTechs = 0x00;
 800b6da:	68fb      	ldr	r3, [r7, #12]
 800b6dc:	2200      	movs	r2, #0
 800b6de:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    pDataParams->bNumOfCards = 0x00;
 800b6e2:	68fb      	ldr	r3, [r7, #12]
 800b6e4:	2200      	movs	r2, #0
 800b6e6:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

    /* Apply Proprietary Technology Guard Time(PTGT) if Proprietary Technology Poll enabled */
    status = phacDiscLoop_Sw_Int_Apply_PTGT(pDataParams);
 800b6ea:	68f8      	ldr	r0, [r7, #12]
 800b6ec:	f7ff fb90 	bl	800ae10 <phacDiscLoop_Sw_Int_Apply_PTGT>
 800b6f0:	4603      	mov	r3, r0
 800b6f2:	82fb      	strh	r3, [r7, #22]
    PH_CHECK_SUCCESS(status);
 800b6f4:	8afb      	ldrh	r3, [r7, #22]
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d001      	beq.n	800b6fe <phacDiscLoop_Sw_Int_TechDetectActivity+0x42>
 800b6fa:	8afb      	ldrh	r3, [r7, #22]
 800b6fc:	e109      	b.n	800b912 <phacDiscLoop_Sw_Int_TechDetectActivity+0x256>

    /* Poll for requested NFC-Tech Type presence. */
    for (bTechLoopIndex = 0; bTechLoopIndex < PHAC_DISCLOOP_PASS_POLL_MAX_TECHS_SUPPORTED; bTechLoopIndex++)
 800b6fe:	2300      	movs	r3, #0
 800b700:	757b      	strb	r3, [r7, #21]
 800b702:	e0e6      	b.n	800b8d2 <phacDiscLoop_Sw_Int_TechDetectActivity+0x216>
    {
        /* In NFC mode, poll proprietary technologies only if NFC technologies are not detected */
        if((pDataParams->bOpeMode == RD_LIB_MODE_NFC) && (0U != bNumOfTechsFound)
 800b704:	68fb      	ldr	r3, [r7, #12]
 800b706:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800b70a:	2b02      	cmp	r3, #2
 800b70c:	d106      	bne.n	800b71c <phacDiscLoop_Sw_Int_TechDetectActivity+0x60>
 800b70e:	7d3b      	ldrb	r3, [r7, #20]
 800b710:	2b00      	cmp	r3, #0
 800b712:	d003      	beq.n	800b71c <phacDiscLoop_Sw_Int_TechDetectActivity+0x60>
           && (bTechLoopIndex == PHAC_DISCLOOP_POLL_MAX_NFC_TECHS_SUPPORTED))
 800b714:	7d7b      	ldrb	r3, [r7, #21]
 800b716:	2b05      	cmp	r3, #5
 800b718:	f000 80e0 	beq.w	800b8dc <phacDiscLoop_Sw_Int_TechDetectActivity+0x220>
        {
            break;
        }

        bTechIndex = pDataParams->pPasTechPollSeq[bTechLoopIndex];
 800b71c:	68fb      	ldr	r3, [r7, #12]
 800b71e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b720:	7d7b      	ldrb	r3, [r7, #21]
 800b722:	4413      	add	r3, r2
 800b724:	781b      	ldrb	r3, [r3, #0]
 800b726:	74bb      	strb	r3, [r7, #18]

        if (((bTechIndex == PHAC_DISCLOOP_TECH_TYPE_F212) || (bTechIndex == PHAC_DISCLOOP_TECH_TYPE_F424))
 800b728:	7cbb      	ldrb	r3, [r7, #18]
 800b72a:	2b02      	cmp	r3, #2
 800b72c:	d002      	beq.n	800b734 <phacDiscLoop_Sw_Int_TechDetectActivity+0x78>
 800b72e:	7cbb      	ldrb	r3, [r7, #18]
 800b730:	2b03      	cmp	r3, #3
 800b732:	d103      	bne.n	800b73c <phacDiscLoop_Sw_Int_TechDetectActivity+0x80>
            && (bTechTypeF_Detected == PH_ON))
 800b734:	7cfb      	ldrb	r3, [r7, #19]
 800b736:	2b01      	cmp	r3, #1
 800b738:	f000 80c7 	beq.w	800b8ca <phacDiscLoop_Sw_Int_TechDetectActivity+0x20e>
        {
            continue;
        }

        if (0U != (bDetectConfig & (PH_ON << bTechIndex)))
 800b73c:	7aba      	ldrb	r2, [r7, #10]
 800b73e:	7cbb      	ldrb	r3, [r7, #18]
 800b740:	fa22 f303 	lsr.w	r3, r2, r3
 800b744:	f003 0301 	and.w	r3, r3, #1
 800b748:	2b00      	cmp	r3, #0
 800b74a:	f000 80bf 	beq.w	800b8cc <phacDiscLoop_Sw_Int_TechDetectActivity+0x210>
        {
            /* Get Config to check the internal Field On. */
            status = phhalHw_GetConfig(
 800b74e:	68fb      	ldr	r3, [r7, #12]
 800b750:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b752:	f107 0210 	add.w	r2, r7, #16
 800b756:	215f      	movs	r1, #95	@ 0x5f
 800b758:	4618      	mov	r0, r3
 800b75a:	f006 fb3b 	bl	8011dd4 <phhalHw_Pn5180_GetConfig>
 800b75e:	4603      	mov	r3, r0
 800b760:	82fb      	strh	r3, [r7, #22]
                pDataParams->pHalDataParams,
                PHHAL_HW_CONFIG_INT_RF_ON,
                &wIntFieldStatus);
            PH_CHECK_SUCCESS(status);
 800b762:	8afb      	ldrh	r3, [r7, #22]
 800b764:	2b00      	cmp	r3, #0
 800b766:	d001      	beq.n	800b76c <phacDiscLoop_Sw_Int_TechDetectActivity+0xb0>
 800b768:	8afb      	ldrh	r3, [r7, #22]
 800b76a:	e0d2      	b.n	800b912 <phacDiscLoop_Sw_Int_TechDetectActivity+0x256>

            if (wIntFieldStatus == PH_ON)
 800b76c:	8a3b      	ldrh	r3, [r7, #16]
 800b76e:	2b01      	cmp	r3, #1
 800b770:	d123      	bne.n	800b7ba <phacDiscLoop_Sw_Int_TechDetectActivity+0xfe>
            {
                if (((uint8_t)PHAC_DISCLOOP_TECH_TYPE_F212 == bTechIndex) ||
 800b772:	7cbb      	ldrb	r3, [r7, #18]
 800b774:	2b02      	cmp	r3, #2
 800b776:	d002      	beq.n	800b77e <phacDiscLoop_Sw_Int_TechDetectActivity+0xc2>
 800b778:	7cbb      	ldrb	r3, [r7, #18]
 800b77a:	2b03      	cmp	r3, #3
 800b77c:	d10b      	bne.n	800b796 <phacDiscLoop_Sw_Int_TechDetectActivity+0xda>
                    ((uint8_t)PHAC_DISCLOOP_TECH_TYPE_F424 ==  bTechIndex))
                {
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS
                    PH_CHECK_SUCCESS_FCT(status, phacDiscLoop_Sw_Int_Config_GTF(pDataParams, bTechIndex));
 800b77e:	7cbb      	ldrb	r3, [r7, #18]
 800b780:	4619      	mov	r1, r3
 800b782:	68f8      	ldr	r0, [r7, #12]
 800b784:	f002 f8f0 	bl	800d968 <phacDiscLoop_Sw_Int_Config_GTF>
 800b788:	4603      	mov	r3, r0
 800b78a:	82fb      	strh	r3, [r7, #22]
 800b78c:	8afb      	ldrh	r3, [r7, #22]
 800b78e:	2b00      	cmp	r3, #0
 800b790:	d013      	beq.n	800b7ba <phacDiscLoop_Sw_Int_TechDetectActivity+0xfe>
 800b792:	8afb      	ldrh	r3, [r7, #22]
 800b794:	e0bd      	b.n	800b912 <phacDiscLoop_Sw_Int_TechDetectActivity+0x256>
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS */
                }
                else
                {
                    /* Apply Guard time. */
                    PH_CHECK_SUCCESS_FCT(status, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_POLL_GUARD_TIME_US,
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800b79a:	7cba      	ldrb	r2, [r7, #18]
 800b79c:	68fb      	ldr	r3, [r7, #12]
 800b79e:	3208      	adds	r2, #8
 800b7a0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800b7a4:	461a      	mov	r2, r3
 800b7a6:	2135      	movs	r1, #53	@ 0x35
 800b7a8:	f004 fec6 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 800b7ac:	4603      	mov	r3, r0
 800b7ae:	82fb      	strh	r3, [r7, #22]
 800b7b0:	8afb      	ldrh	r3, [r7, #22]
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	d001      	beq.n	800b7ba <phacDiscLoop_Sw_Int_TechDetectActivity+0xfe>
 800b7b6:	8afb      	ldrh	r3, [r7, #22]
 800b7b8:	e0ab      	b.n	800b912 <phacDiscLoop_Sw_Int_TechDetectActivity+0x256>
                        pDataParams->waPasPollGTimeUs[bTechIndex]));
                }
            }

            /* Apply Protocol Setting for Selected Tech  */
            PH_CHECK_SUCCESS_FCT(status, phhalHw_ApplyProtocolSettings(pDataParams->pHalDataParams,
 800b7ba:	68fb      	ldr	r3, [r7, #12]
 800b7bc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b7be:	7cbb      	ldrb	r3, [r7, #18]
 800b7c0:	4956      	ldr	r1, [pc, #344]	@ (800b91c <phacDiscLoop_Sw_Int_TechDetectActivity+0x260>)
 800b7c2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800b7c6:	b2db      	uxtb	r3, r3
 800b7c8:	4619      	mov	r1, r3
 800b7ca:	4610      	mov	r0, r2
 800b7cc:	f004 f936 	bl	800fa3c <phhalHw_Pn5180_ApplyProtocolSettings>
 800b7d0:	4603      	mov	r3, r0
 800b7d2:	82fb      	strh	r3, [r7, #22]
 800b7d4:	8afb      	ldrh	r3, [r7, #22]
 800b7d6:	2b00      	cmp	r3, #0
 800b7d8:	d001      	beq.n	800b7de <phacDiscLoop_Sw_Int_TechDetectActivity+0x122>
 800b7da:	8afb      	ldrh	r3, [r7, #22]
 800b7dc:	e099      	b.n	800b912 <phacDiscLoop_Sw_Int_TechDetectActivity+0x256>
                (uint8_t)(gPasTechTypeMapTable[bTechIndex] & 0xFFU)));

            /* Perform I-RFCA and Switch on RF Field after Apply protocol settings, if in NFC and ISO mode. */
            PH_CHECK_SUCCESS_FCT(status, phacDiscLoop_Sw_Int_FieldOn(pDataParams));
 800b7de:	68f8      	ldr	r0, [r7, #12]
 800b7e0:	f000 fab8 	bl	800bd54 <phacDiscLoop_Sw_Int_FieldOn>
 800b7e4:	4603      	mov	r3, r0
 800b7e6:	82fb      	strh	r3, [r7, #22]
 800b7e8:	8afb      	ldrh	r3, [r7, #22]
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	d001      	beq.n	800b7f2 <phacDiscLoop_Sw_Int_TechDetectActivity+0x136>
 800b7ee:	8afb      	ldrh	r3, [r7, #22]
 800b7f0:	e08f      	b.n	800b912 <phacDiscLoop_Sw_Int_TechDetectActivity+0x256>

            if (wIntFieldStatus == PH_OFF)
 800b7f2:	8a3b      	ldrh	r3, [r7, #16]
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	d123      	bne.n	800b840 <phacDiscLoop_Sw_Int_TechDetectActivity+0x184>
            {
                if (((uint8_t) PHAC_DISCLOOP_TECH_TYPE_F212 ==  bTechIndex) ||
 800b7f8:	7cbb      	ldrb	r3, [r7, #18]
 800b7fa:	2b02      	cmp	r3, #2
 800b7fc:	d002      	beq.n	800b804 <phacDiscLoop_Sw_Int_TechDetectActivity+0x148>
 800b7fe:	7cbb      	ldrb	r3, [r7, #18]
 800b800:	2b03      	cmp	r3, #3
 800b802:	d10b      	bne.n	800b81c <phacDiscLoop_Sw_Int_TechDetectActivity+0x160>
                    ((uint8_t) PHAC_DISCLOOP_TECH_TYPE_F424 ==  bTechIndex))
                {
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS
                    PH_CHECK_SUCCESS_FCT(status, phacDiscLoop_Sw_Int_Config_GTF(pDataParams, bTechIndex));
 800b804:	7cbb      	ldrb	r3, [r7, #18]
 800b806:	4619      	mov	r1, r3
 800b808:	68f8      	ldr	r0, [r7, #12]
 800b80a:	f002 f8ad 	bl	800d968 <phacDiscLoop_Sw_Int_Config_GTF>
 800b80e:	4603      	mov	r3, r0
 800b810:	82fb      	strh	r3, [r7, #22]
 800b812:	8afb      	ldrh	r3, [r7, #22]
 800b814:	2b00      	cmp	r3, #0
 800b816:	d013      	beq.n	800b840 <phacDiscLoop_Sw_Int_TechDetectActivity+0x184>
 800b818:	8afb      	ldrh	r3, [r7, #22]
 800b81a:	e07a      	b.n	800b912 <phacDiscLoop_Sw_Int_TechDetectActivity+0x256>
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS */
                }
                else
                {
                    /* Apply Guard time. */
                    PH_CHECK_SUCCESS_FCT(status, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_POLL_GUARD_TIME_US,
 800b81c:	68fb      	ldr	r3, [r7, #12]
 800b81e:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800b820:	7cba      	ldrb	r2, [r7, #18]
 800b822:	68fb      	ldr	r3, [r7, #12]
 800b824:	3208      	adds	r2, #8
 800b826:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800b82a:	461a      	mov	r2, r3
 800b82c:	2135      	movs	r1, #53	@ 0x35
 800b82e:	f004 fe83 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 800b832:	4603      	mov	r3, r0
 800b834:	82fb      	strh	r3, [r7, #22]
 800b836:	8afb      	ldrh	r3, [r7, #22]
 800b838:	2b00      	cmp	r3, #0
 800b83a:	d001      	beq.n	800b840 <phacDiscLoop_Sw_Int_TechDetectActivity+0x184>
 800b83c:	8afb      	ldrh	r3, [r7, #22]
 800b83e:	e068      	b.n	800b912 <phacDiscLoop_Sw_Int_TechDetectActivity+0x256>
                        pDataParams->waPasPollGTimeUs[bTechIndex]));
                }
            }

            /* Perform Tech detection. */
            status = pfDetTechs[bTechIndex](pDataParams);
 800b840:	7cbb      	ldrb	r3, [r7, #18]
 800b842:	4a37      	ldr	r2, [pc, #220]	@ (800b920 <phacDiscLoop_Sw_Int_TechDetectActivity+0x264>)
 800b844:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b848:	68f8      	ldr	r0, [r7, #12]
 800b84a:	4798      	blx	r3
 800b84c:	4603      	mov	r3, r0
 800b84e:	82fb      	strh	r3, [r7, #22]

            if ((status & PH_ERR_MASK) == PHAC_DISCLOOP_TECH_DETECTED)
 800b850:	8afb      	ldrh	r3, [r7, #22]
 800b852:	b2db      	uxtb	r3, r3
 800b854:	2b87      	cmp	r3, #135	@ 0x87
 800b856:	d123      	bne.n	800b8a0 <phacDiscLoop_Sw_Int_TechDetectActivity+0x1e4>
            {
                /*Set the corresponding detected bit. */
                pDataParams->bDetectedTechs |= PH_ON << bTechIndex;
 800b858:	68fb      	ldr	r3, [r7, #12]
 800b85a:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
 800b85e:	7cbb      	ldrb	r3, [r7, #18]
 800b860:	2101      	movs	r1, #1
 800b862:	fa01 f303 	lsl.w	r3, r1, r3
 800b866:	b2db      	uxtb	r3, r3
 800b868:	4313      	orrs	r3, r2
 800b86a:	b2da      	uxtb	r2, r3
 800b86c:	68fb      	ldr	r3, [r7, #12]
 800b86e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
                bNumOfTechsFound++;
 800b872:	7d3b      	ldrb	r3, [r7, #20]
 800b874:	3301      	adds	r3, #1
 800b876:	753b      	strb	r3, [r7, #20]
                /* Since Device detected at 212 Baud, Skip polling at 424 */
                if((0U != ((pDataParams->bDetectedTechs & PHAC_DISCLOOP_POS_BIT_MASK_F212)))
 800b878:	68fb      	ldr	r3, [r7, #12]
 800b87a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800b87e:	f003 0304 	and.w	r3, r3, #4
 800b882:	2b00      	cmp	r3, #0
 800b884:	d106      	bne.n	800b894 <phacDiscLoop_Sw_Int_TechDetectActivity+0x1d8>
                        || (0U != ((pDataParams->bDetectedTechs & PHAC_DISCLOOP_POS_BIT_MASK_F424))))
 800b886:	68fb      	ldr	r3, [r7, #12]
 800b888:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800b88c:	f003 0308 	and.w	r3, r3, #8
 800b890:	2b00      	cmp	r3, #0
 800b892:	d00b      	beq.n	800b8ac <phacDiscLoop_Sw_Int_TechDetectActivity+0x1f0>
                {
                    *pNumOfTechsDetect = bNumOfTechsFound;
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	7d3a      	ldrb	r2, [r7, #20]
 800b898:	701a      	strb	r2, [r3, #0]
                    bTechTypeF_Detected = PH_ON;
 800b89a:	2301      	movs	r3, #1
 800b89c:	74fb      	strb	r3, [r7, #19]
 800b89e:	e005      	b.n	800b8ac <phacDiscLoop_Sw_Int_TechDetectActivity+0x1f0>
                }
            }
            else
            {
                PH_CHECK_ABORT(status);
 800b8a0:	8afb      	ldrh	r3, [r7, #22]
 800b8a2:	b2db      	uxtb	r3, r3
 800b8a4:	2b12      	cmp	r3, #18
 800b8a6:	d101      	bne.n	800b8ac <phacDiscLoop_Sw_Int_TechDetectActivity+0x1f0>
 800b8a8:	8afb      	ldrh	r3, [r7, #22]
 800b8aa:	e032      	b.n	800b912 <phacDiscLoop_Sw_Int_TechDetectActivity+0x256>
            }

            if((0U != (bPasPollBailOut & (PH_ON << bTechIndex))) && (0U != bNumOfTechsFound))
 800b8ac:	7afa      	ldrb	r2, [r7, #11]
 800b8ae:	7cbb      	ldrb	r3, [r7, #18]
 800b8b0:	fa22 f303 	lsr.w	r3, r2, r3
 800b8b4:	f003 0301 	and.w	r3, r3, #1
 800b8b8:	2b00      	cmp	r3, #0
 800b8ba:	d007      	beq.n	800b8cc <phacDiscLoop_Sw_Int_TechDetectActivity+0x210>
 800b8bc:	7d3b      	ldrb	r3, [r7, #20]
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	d004      	beq.n	800b8cc <phacDiscLoop_Sw_Int_TechDetectActivity+0x210>
            {
                /* Bailout set, Returning to application */
                *pNumOfTechsDetect = bNumOfTechsFound;
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	7d3a      	ldrb	r2, [r7, #20]
 800b8c6:	701a      	strb	r2, [r3, #0]
                break;
 800b8c8:	e009      	b.n	800b8de <phacDiscLoop_Sw_Int_TechDetectActivity+0x222>
            continue;
 800b8ca:	bf00      	nop
    for (bTechLoopIndex = 0; bTechLoopIndex < PHAC_DISCLOOP_PASS_POLL_MAX_TECHS_SUPPORTED; bTechLoopIndex++)
 800b8cc:	7d7b      	ldrb	r3, [r7, #21]
 800b8ce:	3301      	adds	r3, #1
 800b8d0:	757b      	strb	r3, [r7, #21]
 800b8d2:	7d7b      	ldrb	r3, [r7, #21]
 800b8d4:	2b05      	cmp	r3, #5
 800b8d6:	f67f af15 	bls.w	800b704 <phacDiscLoop_Sw_Int_TechDetectActivity+0x48>
 800b8da:	e000      	b.n	800b8de <phacDiscLoop_Sw_Int_TechDetectActivity+0x222>
            break;
 800b8dc:	bf00      	nop
            }
        }
    }

    if (bNumOfTechsFound == 1U)
 800b8de:	7d3b      	ldrb	r3, [r7, #20]
 800b8e0:	2b01      	cmp	r3, #1
 800b8e2:	d105      	bne.n	800b8f0 <phacDiscLoop_Sw_Int_TechDetectActivity+0x234>
    {
        *pNumOfTechsDetect = bNumOfTechsFound;
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	7d3a      	ldrb	r2, [r7, #20]
 800b8e8:	701a      	strb	r2, [r3, #0]
        return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_TECH_DETECTED, PH_COMP_AC_DISCLOOP);
 800b8ea:	f244 0387 	movw	r3, #16519	@ 0x4087
 800b8ee:	e010      	b.n	800b912 <phacDiscLoop_Sw_Int_TechDetectActivity+0x256>
    }
    else if(bNumOfTechsFound > 1U)
 800b8f0:	7d3b      	ldrb	r3, [r7, #20]
 800b8f2:	2b01      	cmp	r3, #1
 800b8f4:	d905      	bls.n	800b902 <phacDiscLoop_Sw_Int_TechDetectActivity+0x246>
    {
        *pNumOfTechsDetect = bNumOfTechsFound;
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	7d3a      	ldrb	r2, [r7, #20]
 800b8fa:	701a      	strb	r2, [r3, #0]
        return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_MULTI_TECH_DETECTED, PH_COMP_AC_DISCLOOP);
 800b8fc:	f244 0388 	movw	r3, #16520	@ 0x4088
 800b900:	e007      	b.n	800b912 <phacDiscLoop_Sw_Int_TechDetectActivity+0x256>
    }
    else if(PH_ERR_IO_TIMEOUT == (status & PH_ERR_MASK))
 800b902:	8afb      	ldrh	r3, [r7, #22]
 800b904:	b2db      	uxtb	r3, r3
 800b906:	2b01      	cmp	r3, #1
 800b908:	d102      	bne.n	800b910 <phacDiscLoop_Sw_Int_TechDetectActivity+0x254>
    {
        return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_NO_TECH_DETECTED, PH_COMP_AC_DISCLOOP);
 800b90a:	f244 0384 	movw	r3, #16516	@ 0x4084
 800b90e:	e000      	b.n	800b912 <phacDiscLoop_Sw_Int_TechDetectActivity+0x256>
    }
    else
    {
        return status; /* Other Failure */
 800b910:	8afb      	ldrh	r3, [r7, #22]
    }
}
 800b912:	4618      	mov	r0, r3
 800b914:	3718      	adds	r7, #24
 800b916:	46bd      	mov	sp, r7
 800b918:	bd80      	pop	{r7, pc}
 800b91a:	bf00      	nop
 800b91c:	08026f60 	.word	0x08026f60
 800b920:	08026f90 	.word	0x08026f90

0800b924 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity>:
phStatus_t phacDiscLoop_Sw_Int_EmvcoTechDetectActivity(
                                                       phacDiscLoop_Sw_DataParams_t *pDataParams,
                                                       uint8_t bDetectConfig,
                                                       uint8_t* pNumOfTechsDetect
                                                       )
{
 800b924:	b580      	push	{r7, lr}
 800b926:	b088      	sub	sp, #32
 800b928:	af00      	add	r7, sp, #0
 800b92a:	60f8      	str	r0, [r7, #12]
 800b92c:	460b      	mov	r3, r1
 800b92e:	607a      	str	r2, [r7, #4]
 800b930:	72fb      	strb	r3, [r7, #11]
    phStatus_t PH_MEMLOC_REM status = PHAC_DISCLOOP_NO_TECH_DETECTED;
 800b932:	2384      	movs	r3, #132	@ 0x84
 800b934:	83fb      	strh	r3, [r7, #30]
    uint8_t    PH_MEMLOC_REM bNumOfTechsFound = 0;
 800b936:	2300      	movs	r3, #0
 800b938:	777b      	strb	r3, [r7, #29]
    uint8_t    PH_MEMLOC_REM bCurrentPollTech = 0;
 800b93a:	2300      	movs	r3, #0
 800b93c:	757b      	strb	r3, [r7, #21]
    uint8_t    PH_MEMLOC_COUNT bTechLoopIndex = 0;
 800b93e:	2300      	movs	r3, #0
 800b940:	773b      	strb	r3, [r7, #28]
    uint8_t    PH_MEMLOC_COUNT bTechIndex = 0;
 800b942:	2300      	movs	r3, #0
 800b944:	753b      	strb	r3, [r7, #20]
    uint8_t    PH_MEMLOC_COUNT bSkipRfReset = PH_OFF;
 800b946:	2300      	movs	r3, #0
 800b948:	76fb      	strb	r3, [r7, #27]
    uint8_t    PH_MEMLOC_REM bPropPollTechEn = PH_OFF;
 800b94a:	2300      	movs	r3, #0
 800b94c:	76bb      	strb	r3, [r7, #26]
    uint8_t    PH_MEMLOC_REM bStopTechDetection = PH_OFF;
 800b94e:	2300      	movs	r3, #0
 800b950:	767b      	strb	r3, [r7, #25]
    uint16_t   PH_MEMLOC_REM wIntFieldStatus;
    uint16_t   PH_MEMLOC_REM wPasBGTimeUs;

    /* EMVCo Polling procedure section 9.2, Symbol 1 */
    pDataParams->bDetectedTechs = 0x00;
 800b952:	68fb      	ldr	r3, [r7, #12]
 800b954:	2200      	movs	r2, #0
 800b956:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Verify Type A and Type B polling sequence.
     * Note: As per the EMVCo specification,
     * 1st polling technology should be Type A and 2nd polling technology should be Type B.
     * */
    if ((pDataParams->pPasTechPollSeq[0] != PHAC_DISCLOOP_TECH_TYPE_A) ||
 800b95a:	68fb      	ldr	r3, [r7, #12]
 800b95c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b95e:	781b      	ldrb	r3, [r3, #0]
 800b960:	2b00      	cmp	r3, #0
 800b962:	d105      	bne.n	800b970 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x4c>
        (pDataParams->pPasTechPollSeq[1] != PHAC_DISCLOOP_TECH_TYPE_B))
 800b964:	68fb      	ldr	r3, [r7, #12]
 800b966:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b968:	3301      	adds	r3, #1
 800b96a:	781b      	ldrb	r3, [r3, #0]
    if ((pDataParams->pPasTechPollSeq[0] != PHAC_DISCLOOP_TECH_TYPE_A) ||
 800b96c:	2b01      	cmp	r3, #1
 800b96e:	d002      	beq.n	800b976 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x52>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_USE_CONDITION, PH_COMP_AC_DISCLOOP);
 800b970:	f244 0325 	movw	r3, #16421	@ 0x4025
 800b974:	e142      	b.n	800bbfc <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x2d8>
    }

    /* Get Config to check the internal Field On. */
    status = phhalHw_GetConfig(
 800b976:	68fb      	ldr	r3, [r7, #12]
 800b978:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b97a:	f107 0212 	add.w	r2, r7, #18
 800b97e:	215f      	movs	r1, #95	@ 0x5f
 800b980:	4618      	mov	r0, r3
 800b982:	f006 fa27 	bl	8011dd4 <phhalHw_Pn5180_GetConfig>
 800b986:	4603      	mov	r3, r0
 800b988:	83fb      	strh	r3, [r7, #30]
        pDataParams->pHalDataParams,
        PHHAL_HW_CONFIG_INT_RF_ON,
        &wIntFieldStatus);
    PH_CHECK_SUCCESS(status);
 800b98a:	8bfb      	ldrh	r3, [r7, #30]
 800b98c:	2b00      	cmp	r3, #0
 800b98e:	d001      	beq.n	800b994 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x70>
 800b990:	8bfb      	ldrh	r3, [r7, #30]
 800b992:	e133      	b.n	800bbfc <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x2d8>

    if (wIntFieldStatus == PH_OFF)
 800b994:	8a7b      	ldrh	r3, [r7, #18]
 800b996:	2b00      	cmp	r3, #0
 800b998:	f040 8104 	bne.w	800bba4 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x280>
    {
        /* Apply Protocol Setting */
        PH_CHECK_SUCCESS_FCT(status, phhalHw_ApplyProtocolSettings(
 800b99c:	68fb      	ldr	r3, [r7, #12]
 800b99e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b9a0:	2201      	movs	r2, #1
 800b9a2:	b2d2      	uxtb	r2, r2
 800b9a4:	4611      	mov	r1, r2
 800b9a6:	4618      	mov	r0, r3
 800b9a8:	f004 f848 	bl	800fa3c <phhalHw_Pn5180_ApplyProtocolSettings>
 800b9ac:	4603      	mov	r3, r0
 800b9ae:	83fb      	strh	r3, [r7, #30]
 800b9b0:	8bfb      	ldrh	r3, [r7, #30]
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	d001      	beq.n	800b9ba <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x96>
 800b9b6:	8bfb      	ldrh	r3, [r7, #30]
 800b9b8:	e120      	b.n	800bbfc <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x2d8>
            pDataParams->pHalDataParams,
            (uint8_t)(gPasTechTypeMapTable[0] & 0xFFU)));

        /* Disable RFCA and switch on RF, if in EMV mode. */
        PH_CHECK_SUCCESS_FCT(status, phacDiscLoop_Sw_Int_RfcaOff_FieldOn(pDataParams));
 800b9ba:	68f8      	ldr	r0, [r7, #12]
 800b9bc:	f000 f9a0 	bl	800bd00 <phacDiscLoop_Sw_Int_RfcaOff_FieldOn>
 800b9c0:	4603      	mov	r3, r0
 800b9c2:	83fb      	strh	r3, [r7, #30]
 800b9c4:	8bfb      	ldrh	r3, [r7, #30]
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	d001      	beq.n	800b9ce <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0xaa>
 800b9ca:	8bfb      	ldrh	r3, [r7, #30]
 800b9cc:	e116      	b.n	800bbfc <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x2d8>

        /* Get Config to check the internal Field On. */
        status = phhalHw_GetConfig(
 800b9ce:	68fb      	ldr	r3, [r7, #12]
 800b9d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b9d2:	f107 0212 	add.w	r2, r7, #18
 800b9d6:	215f      	movs	r1, #95	@ 0x5f
 800b9d8:	4618      	mov	r0, r3
 800b9da:	f006 f9fb 	bl	8011dd4 <phhalHw_Pn5180_GetConfig>
 800b9de:	4603      	mov	r3, r0
 800b9e0:	83fb      	strh	r3, [r7, #30]
            pDataParams->pHalDataParams,
            PHHAL_HW_CONFIG_INT_RF_ON,
            &wIntFieldStatus);
        PH_CHECK_SUCCESS(status);
 800b9e2:	8bfb      	ldrh	r3, [r7, #30]
 800b9e4:	2b00      	cmp	r3, #0
 800b9e6:	d001      	beq.n	800b9ec <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0xc8>
 800b9e8:	8bfb      	ldrh	r3, [r7, #30]
 800b9ea:	e107      	b.n	800bbfc <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x2d8>

        if (wIntFieldStatus != PH_ON)
 800b9ec:	8a7b      	ldrh	r3, [r7, #18]
 800b9ee:	2b01      	cmp	r3, #1
 800b9f0:	f000 80d8 	beq.w	800bba4 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x280>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_RF_ERROR, PH_COMP_AC_DISCLOOP);
 800b9f4:	f244 030a 	movw	r3, #16394	@ 0x400a
 800b9f8:	e100      	b.n	800bbfc <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x2d8>
    }
    /* EMVCo: Run until a tag is discovered */
    while(0U == bStopTechDetection )
    {
        /* Poll for all requested technologies  */
        for (bTechLoopIndex = 0; bTechLoopIndex < PHAC_DISCLOOP_PASS_POLL_MAX_TECHS_SUPPORTED; bTechLoopIndex++)
 800b9fa:	2300      	movs	r3, #0
 800b9fc:	773b      	strb	r3, [r7, #28]
 800b9fe:	e0bf      	b.n	800bb80 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x25c>
        {
            bTechIndex = pDataParams->pPasTechPollSeq[bTechLoopIndex];
 800ba00:	68fb      	ldr	r3, [r7, #12]
 800ba02:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800ba04:	7f3b      	ldrb	r3, [r7, #28]
 800ba06:	4413      	add	r3, r2
 800ba08:	781b      	ldrb	r3, [r3, #0]
 800ba0a:	753b      	strb	r3, [r7, #20]
            bCurrentPollTech = (PH_ON << bTechIndex);
 800ba0c:	7d3b      	ldrb	r3, [r7, #20]
 800ba0e:	2201      	movs	r2, #1
 800ba10:	fa02 f303 	lsl.w	r3, r2, r3
 800ba14:	757b      	strb	r3, [r7, #21]

            /* Symbol 2 (8 and 13) */
            if ((0U != (bDetectConfig & bCurrentPollTech)) && (bStopTechDetection == 0U))
 800ba16:	7afa      	ldrb	r2, [r7, #11]
 800ba18:	7d7b      	ldrb	r3, [r7, #21]
 800ba1a:	4013      	ands	r3, r2
 800ba1c:	b2db      	uxtb	r3, r3
 800ba1e:	2b00      	cmp	r3, #0
 800ba20:	f000 80ab 	beq.w	800bb7a <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x256>
 800ba24:	7e7b      	ldrb	r3, [r7, #25]
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	f040 80a7 	bne.w	800bb7a <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x256>
            {
                if((0U == ((pDataParams->bDetectedTechs & bCurrentPollTech))))
 800ba2c:	68fb      	ldr	r3, [r7, #12]
 800ba2e:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
 800ba32:	7d7b      	ldrb	r3, [r7, #21]
 800ba34:	4013      	ands	r3, r2
 800ba36:	b2db      	uxtb	r3, r3
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	f040 809c 	bne.w	800bb76 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x252>
                {

                    if (bCurrentPollTech & (uint8_t)(~(PHAC_DISCLOOP_POS_BIT_MASK_A | PHAC_DISCLOOP_POS_BIT_MASK_B)))
 800ba3e:	7d7b      	ldrb	r3, [r7, #21]
 800ba40:	f003 03fc 	and.w	r3, r3, #252	@ 0xfc
 800ba44:	2b00      	cmp	r3, #0
 800ba46:	d001      	beq.n	800ba4c <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x128>

                    {
                        bPropPollTechEn = PH_ON;
 800ba48:	2301      	movs	r3, #1
 800ba4a:	76bb      	strb	r3, [r7, #26]
                    }

                    /* Optional Field Reset in case of Proprietary technologies polling */
                    if ((pDataParams->bEMVCoPropOpRfFieldReset & bCurrentPollTech) && (bPropPollTechEn == PH_ON))
 800ba4c:	68fb      	ldr	r3, [r7, #12]
 800ba4e:	f893 2059 	ldrb.w	r2, [r3, #89]	@ 0x59
 800ba52:	7d7b      	ldrb	r3, [r7, #21]
 800ba54:	4013      	ands	r3, r2
 800ba56:	b2db      	uxtb	r3, r3
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	d005      	beq.n	800ba68 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x144>
 800ba5c:	7ebb      	ldrb	r3, [r7, #26]
 800ba5e:	2b01      	cmp	r3, #1
 800ba60:	d102      	bne.n	800ba68 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x144>
                    {
                        /* Symbol 14 */
                        phacDiscLoop_Sw_Int_EmvcoRfFieldReset(pDataParams);
 800ba62:	68f8      	ldr	r0, [r7, #12]
 800ba64:	f7ff faa4 	bl	800afb0 <phacDiscLoop_Sw_Int_EmvcoRfFieldReset>
                    }

                    if(bCurrentPollTech == PHAC_DISCLOOP_POS_BIT_MASK_B)
 800ba68:	7d7b      	ldrb	r3, [r7, #21]
 800ba6a:	2b02      	cmp	r3, #2
 800ba6c:	d12c      	bne.n	800bac8 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x1a4>
                    {
                        if((0U != ((pDataParams->bDetectedTechs & PHAC_DISCLOOP_POS_BIT_MASK_A))) &&
 800ba6e:	68fb      	ldr	r3, [r7, #12]
 800ba70:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800ba74:	f003 0301 	and.w	r3, r3, #1
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d011      	beq.n	800baa0 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x17c>
                                (pDataParams->waPasPollGTimeUs[bTechIndex] > PHAC_DISCLOOP_HALTA_TIMOUT_US))
 800ba7c:	7d3a      	ldrb	r2, [r7, #20]
 800ba7e:	68fb      	ldr	r3, [r7, #12]
 800ba80:	3208      	adds	r2, #8
 800ba82:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
                        if((0U != ((pDataParams->bDetectedTechs & PHAC_DISCLOOP_POS_BIT_MASK_A))) &&
 800ba86:	f240 424c 	movw	r2, #1100	@ 0x44c
 800ba8a:	4293      	cmp	r3, r2
 800ba8c:	d908      	bls.n	800baa0 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x17c>
                        {
                            wPasBGTimeUs = pDataParams->waPasPollGTimeUs[bTechIndex] - PHAC_DISCLOOP_HALTA_TIMOUT_US;
 800ba8e:	7d3a      	ldrb	r2, [r7, #20]
 800ba90:	68fb      	ldr	r3, [r7, #12]
 800ba92:	3208      	adds	r2, #8
 800ba94:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800ba98:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
 800ba9c:	82fb      	strh	r3, [r7, #22]
 800ba9e:	e005      	b.n	800baac <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x188>
                        }
                        else
                        {
                            wPasBGTimeUs = pDataParams->waPasPollGTimeUs[bTechIndex];
 800baa0:	7d3a      	ldrb	r2, [r7, #20]
 800baa2:	68fb      	ldr	r3, [r7, #12]
 800baa4:	3208      	adds	r2, #8
 800baa6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800baaa:	82fb      	strh	r3, [r7, #22]
                        }
                        /* Apply Guard time. Symbol 3 (9 and 15) */
                        PH_CHECK_SUCCESS_FCT(status, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_POLL_GUARD_TIME_US,
 800baac:	68fb      	ldr	r3, [r7, #12]
 800baae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bab0:	8afa      	ldrh	r2, [r7, #22]
 800bab2:	2135      	movs	r1, #53	@ 0x35
 800bab4:	4618      	mov	r0, r3
 800bab6:	f004 fd3f 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 800baba:	4603      	mov	r3, r0
 800babc:	83fb      	strh	r3, [r7, #30]
 800babe:	8bfb      	ldrh	r3, [r7, #30]
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d013      	beq.n	800baec <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x1c8>
 800bac4:	8bfb      	ldrh	r3, [r7, #30]
 800bac6:	e099      	b.n	800bbfc <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x2d8>
                            wPasBGTimeUs));
                    }
                    else
                    {
                        /* Apply Guard time. Symbol 3 (9 and 15) */
                        PH_CHECK_SUCCESS_FCT(status, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_POLL_GUARD_TIME_US,
 800bac8:	68fb      	ldr	r3, [r7, #12]
 800baca:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800bacc:	7d3a      	ldrb	r2, [r7, #20]
 800bace:	68fb      	ldr	r3, [r7, #12]
 800bad0:	3208      	adds	r2, #8
 800bad2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800bad6:	461a      	mov	r2, r3
 800bad8:	2135      	movs	r1, #53	@ 0x35
 800bada:	f004 fd2d 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 800bade:	4603      	mov	r3, r0
 800bae0:	83fb      	strh	r3, [r7, #30]
 800bae2:	8bfb      	ldrh	r3, [r7, #30]
 800bae4:	2b00      	cmp	r3, #0
 800bae6:	d001      	beq.n	800baec <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x1c8>
 800bae8:	8bfb      	ldrh	r3, [r7, #30]
 800baea:	e087      	b.n	800bbfc <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x2d8>
                            pDataParams->waPasPollGTimeUs[bTechIndex]));
                    }

                    /* Apply Protocol Setting for Selected Technology  */
                    PH_CHECK_SUCCESS_FCT(status, phhalHw_ApplyProtocolSettings(
 800baec:	68fb      	ldr	r3, [r7, #12]
 800baee:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800baf0:	7d3b      	ldrb	r3, [r7, #20]
 800baf2:	4944      	ldr	r1, [pc, #272]	@ (800bc04 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x2e0>)
 800baf4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800baf8:	b2db      	uxtb	r3, r3
 800bafa:	4619      	mov	r1, r3
 800bafc:	4610      	mov	r0, r2
 800bafe:	f003 ff9d 	bl	800fa3c <phhalHw_Pn5180_ApplyProtocolSettings>
 800bb02:	4603      	mov	r3, r0
 800bb04:	83fb      	strh	r3, [r7, #30]
 800bb06:	8bfb      	ldrh	r3, [r7, #30]
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d001      	beq.n	800bb10 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x1ec>
 800bb0c:	8bfb      	ldrh	r3, [r7, #30]
 800bb0e:	e075      	b.n	800bbfc <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x2d8>
                        pDataParams->pHalDataParams,
                        (uint8_t)(gPasTechTypeMapTable[bTechIndex] & 0xFFU)));

                    /* Perform Tech detection. Symbol 4 (10 and 16) */
                    status = pfDetTechs[bTechIndex](pDataParams);
 800bb10:	7d3b      	ldrb	r3, [r7, #20]
 800bb12:	4a3d      	ldr	r2, [pc, #244]	@ (800bc08 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x2e4>)
 800bb14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bb18:	68f8      	ldr	r0, [r7, #12]
 800bb1a:	4798      	blx	r3
 800bb1c:	4603      	mov	r3, r0
 800bb1e:	83fb      	strh	r3, [r7, #30]

                    if ((status & PH_ERR_MASK) == PHAC_DISCLOOP_TECH_DETECTED)
 800bb20:	8bfb      	ldrh	r3, [r7, #30]
 800bb22:	b2db      	uxtb	r3, r3
 800bb24:	2b87      	cmp	r3, #135	@ 0x87
 800bb26:	d10c      	bne.n	800bb42 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x21e>
                    {
                        /* Set the corresponding detected bit. Symbol 6 (12 and 18) */
                        pDataParams->bDetectedTechs |= bCurrentPollTech;
 800bb28:	68fb      	ldr	r3, [r7, #12]
 800bb2a:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
 800bb2e:	7d7b      	ldrb	r3, [r7, #21]
 800bb30:	4313      	orrs	r3, r2
 800bb32:	b2da      	uxtb	r2, r3
 800bb34:	68fb      	ldr	r3, [r7, #12]
 800bb36:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
                        bNumOfTechsFound++;
 800bb3a:	7f7b      	ldrb	r3, [r7, #29]
 800bb3c:	3301      	adds	r3, #1
 800bb3e:	777b      	strb	r3, [r7, #29]
 800bb40:	e005      	b.n	800bb4e <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x22a>
                    }
                    else
                    {
                        PH_CHECK_ABORT(status);
 800bb42:	8bfb      	ldrh	r3, [r7, #30]
 800bb44:	b2db      	uxtb	r3, r3
 800bb46:	2b12      	cmp	r3, #18
 800bb48:	d101      	bne.n	800bb4e <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x22a>
 800bb4a:	8bfb      	ldrh	r3, [r7, #30]
 800bb4c:	e056      	b.n	800bbfc <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x2d8>
                    }

                    /* Optional Field Reset in case of Proprietary technologies polling. */
                    if ((pDataParams->bEMVCoPropOpRfFieldReset & bCurrentPollTech) && (bPropPollTechEn == PH_ON))
 800bb4e:	68fb      	ldr	r3, [r7, #12]
 800bb50:	f893 2059 	ldrb.w	r2, [r3, #89]	@ 0x59
 800bb54:	7d7b      	ldrb	r3, [r7, #21]
 800bb56:	4013      	ands	r3, r2
 800bb58:	b2db      	uxtb	r3, r3
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	d008      	beq.n	800bb70 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x24c>
 800bb5e:	7ebb      	ldrb	r3, [r7, #26]
 800bb60:	2b01      	cmp	r3, #1
 800bb62:	d105      	bne.n	800bb70 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x24c>
                    {
                        /* Symbol 19 */
                        phacDiscLoop_Sw_Int_EmvcoRfFieldReset(pDataParams);
 800bb64:	68f8      	ldr	r0, [r7, #12]
 800bb66:	f7ff fa23 	bl	800afb0 <phacDiscLoop_Sw_Int_EmvcoRfFieldReset>
                        bSkipRfReset = PH_ON;
 800bb6a:	2301      	movs	r3, #1
 800bb6c:	76fb      	strb	r3, [r7, #27]
 800bb6e:	e004      	b.n	800bb7a <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x256>
                    }
                    else
                    {
                        bSkipRfReset = PH_OFF;
 800bb70:	2300      	movs	r3, #0
 800bb72:	76fb      	strb	r3, [r7, #27]
 800bb74:	e001      	b.n	800bb7a <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x256>
                    }
                }
                else
                {
                    bStopTechDetection = PH_ON;
 800bb76:	2301      	movs	r3, #1
 800bb78:	767b      	strb	r3, [r7, #25]
        for (bTechLoopIndex = 0; bTechLoopIndex < PHAC_DISCLOOP_PASS_POLL_MAX_TECHS_SUPPORTED; bTechLoopIndex++)
 800bb7a:	7f3b      	ldrb	r3, [r7, #28]
 800bb7c:	3301      	adds	r3, #1
 800bb7e:	773b      	strb	r3, [r7, #28]
 800bb80:	7f3b      	ldrb	r3, [r7, #28]
 800bb82:	2b05      	cmp	r3, #5
 800bb84:	f67f af3c 	bls.w	800ba00 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0xdc>
                }
            }
        }

        if(bNumOfTechsFound == 0U)
 800bb88:	7f7b      	ldrb	r3, [r7, #29]
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	d101      	bne.n	800bb92 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x26e>
        {
            bStopTechDetection = PH_ON;
 800bb8e:	2301      	movs	r3, #1
 800bb90:	767b      	strb	r3, [r7, #25]
        }

        if((bPropPollTechEn == PH_ON) && (bSkipRfReset == PH_OFF))
 800bb92:	7ebb      	ldrb	r3, [r7, #26]
 800bb94:	2b01      	cmp	r3, #1
 800bb96:	d105      	bne.n	800bba4 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x280>
 800bb98:	7efb      	ldrb	r3, [r7, #27]
 800bb9a:	2b00      	cmp	r3, #0
 800bb9c:	d102      	bne.n	800bba4 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x280>
        {
            /* Symbol 20 */
            phacDiscLoop_Sw_Int_EmvcoRfFieldReset(pDataParams);
 800bb9e:	68f8      	ldr	r0, [r7, #12]
 800bba0:	f7ff fa06 	bl	800afb0 <phacDiscLoop_Sw_Int_EmvcoRfFieldReset>
    while(0U == bStopTechDetection )
 800bba4:	7e7b      	ldrb	r3, [r7, #25]
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	f43f af27 	beq.w	800b9fa <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0xd6>
        }
    } /* End of while(!bStopTechDetection ) */

    if (bNumOfTechsFound == 1U)
 800bbac:	7f7b      	ldrb	r3, [r7, #29]
 800bbae:	2b01      	cmp	r3, #1
 800bbb0:	d105      	bne.n	800bbbe <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x29a>
    {
        *pNumOfTechsDetect = bNumOfTechsFound;
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	7f7a      	ldrb	r2, [r7, #29]
 800bbb6:	701a      	strb	r2, [r3, #0]
        status = PHAC_DISCLOOP_TECH_DETECTED;
 800bbb8:	2387      	movs	r3, #135	@ 0x87
 800bbba:	83fb      	strh	r3, [r7, #30]
 800bbbc:	e00e      	b.n	800bbdc <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x2b8>
    }
    else if(bNumOfTechsFound > 1U)
 800bbbe:	7f7b      	ldrb	r3, [r7, #29]
 800bbc0:	2b01      	cmp	r3, #1
 800bbc2:	d905      	bls.n	800bbd0 <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x2ac>
    {
        *pNumOfTechsDetect = bNumOfTechsFound;
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	7f7a      	ldrb	r2, [r7, #29]
 800bbc8:	701a      	strb	r2, [r3, #0]
        status = PHAC_DISCLOOP_MULTI_TECH_DETECTED;
 800bbca:	2388      	movs	r3, #136	@ 0x88
 800bbcc:	83fb      	strh	r3, [r7, #30]
 800bbce:	e005      	b.n	800bbdc <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x2b8>
    }
    else if(PH_ERR_IO_TIMEOUT == (status & PH_ERR_MASK))
 800bbd0:	8bfb      	ldrh	r3, [r7, #30]
 800bbd2:	b2db      	uxtb	r3, r3
 800bbd4:	2b01      	cmp	r3, #1
 800bbd6:	d101      	bne.n	800bbdc <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x2b8>
    {
        status = PHAC_DISCLOOP_NO_TECH_DETECTED;
 800bbd8:	2384      	movs	r3, #132	@ 0x84
 800bbda:	83fb      	strh	r3, [r7, #30]
    }
    else
    {
        ; /* Do Nothing */
    }
    return PH_ADD_COMPCODE(status, PH_COMP_AC_DISCLOOP);
 800bbdc:	8bfb      	ldrh	r3, [r7, #30]
 800bbde:	2b00      	cmp	r3, #0
 800bbe0:	d00b      	beq.n	800bbfa <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x2d6>
 800bbe2:	8bfb      	ldrh	r3, [r7, #30]
 800bbe4:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800bbe8:	2b00      	cmp	r3, #0
 800bbea:	d106      	bne.n	800bbfa <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x2d6>
 800bbec:	8bfb      	ldrh	r3, [r7, #30]
 800bbee:	b2db      	uxtb	r3, r3
 800bbf0:	b29b      	uxth	r3, r3
 800bbf2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800bbf6:	b29b      	uxth	r3, r3
 800bbf8:	e000      	b.n	800bbfc <phacDiscLoop_Sw_Int_EmvcoTechDetectActivity+0x2d8>
 800bbfa:	8bfb      	ldrh	r3, [r7, #30]
}
 800bbfc:	4618      	mov	r0, r3
 800bbfe:	3720      	adds	r7, #32
 800bc00:	46bd      	mov	sp, r7
 800bc02:	bd80      	pop	{r7, pc}
 800bc04:	08026f60 	.word	0x08026f60
 800bc08:	08026f90 	.word	0x08026f90

0800bc0c <phacDiscLoop_Sw_Int_ColsnReslnActivity>:

phStatus_t phacDiscLoop_Sw_Int_ColsnReslnActivity(
                                                  phacDiscLoop_Sw_DataParams_t *pDataParams,
                                                  uint8_t bTechType
                                                  )
{
 800bc0c:	b580      	push	{r7, lr}
 800bc0e:	b084      	sub	sp, #16
 800bc10:	af00      	add	r7, sp, #0
 800bc12:	6078      	str	r0, [r7, #4]
 800bc14:	460b      	mov	r3, r1
 800bc16:	70fb      	strb	r3, [r7, #3]
    phStatus_t PH_MEMLOC_REM wStatus;

    /* Since we are interested in one Technology, Reset DetectedTechs information */
    pDataParams->bDetectedTechs = 0x00;
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	2200      	movs	r2, #0
 800bc1c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /*Re-set number of card*/
    pDataParams->bNumOfCards = 0x00;
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	2200      	movs	r2, #0
 800bc24:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

    /* Call the selected collision resolution function */
    wStatus = pfColnRelsns[bTechType](pDataParams);
 800bc28:	78fb      	ldrb	r3, [r7, #3]
 800bc2a:	4a15      	ldr	r2, [pc, #84]	@ (800bc80 <phacDiscLoop_Sw_Int_ColsnReslnActivity+0x74>)
 800bc2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bc30:	6878      	ldr	r0, [r7, #4]
 800bc32:	4798      	blx	r3
 800bc34:	4603      	mov	r3, r0
 800bc36:	81fb      	strh	r3, [r7, #14]

    if((wStatus & PH_ERR_MASK) == PH_ERR_SUCCESS)
 800bc38:	89fb      	ldrh	r3, [r7, #14]
 800bc3a:	b2db      	uxtb	r3, r3
 800bc3c:	2b00      	cmp	r3, #0
 800bc3e:	d112      	bne.n	800bc66 <phacDiscLoop_Sw_Int_ColsnReslnActivity+0x5a>
    {
        /* Collision Resolution activity is successful, update Detected Technology */
        pDataParams->bDetectedTechs = (PH_ON << bTechType);
 800bc40:	78fb      	ldrb	r3, [r7, #3]
 800bc42:	2201      	movs	r2, #1
 800bc44:	fa02 f303 	lsl.w	r3, r2, r3
 800bc48:	b2da      	uxtb	r2, r3
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

        if(pDataParams->bNumOfCards > 1U)
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 800bc56:	2b01      	cmp	r3, #1
 800bc58:	d902      	bls.n	800bc60 <phacDiscLoop_Sw_Int_ColsnReslnActivity+0x54>
        {
            return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_MULTI_DEVICES_RESOLVED, PH_COMP_AC_DISCLOOP);
 800bc5a:	f244 038a 	movw	r3, #16522	@ 0x408a
 800bc5e:	e00a      	b.n	800bc76 <phacDiscLoop_Sw_Int_ColsnReslnActivity+0x6a>
        }
        else
        {
            return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_DEVICE_RESOLVED, PH_COMP_AC_DISCLOOP);
 800bc60:	f244 0389 	movw	r3, #16521	@ 0x4089
 800bc64:	e007      	b.n	800bc76 <phacDiscLoop_Sw_Int_ColsnReslnActivity+0x6a>
        }
    }

    if((wStatus & PH_ERR_MASK) == PH_ERR_IO_TIMEOUT)
 800bc66:	89fb      	ldrh	r3, [r7, #14]
 800bc68:	b2db      	uxtb	r3, r3
 800bc6a:	2b01      	cmp	r3, #1
 800bc6c:	d102      	bne.n	800bc74 <phacDiscLoop_Sw_Int_ColsnReslnActivity+0x68>
    {
        return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_NO_DEVICE_RESOLVED, PH_COMP_AC_DISCLOOP);
 800bc6e:	f244 0385 	movw	r3, #16517	@ 0x4085
 800bc72:	e000      	b.n	800bc76 <phacDiscLoop_Sw_Int_ColsnReslnActivity+0x6a>
    }

    return wStatus;
 800bc74:	89fb      	ldrh	r3, [r7, #14]
}
 800bc76:	4618      	mov	r0, r3
 800bc78:	3710      	adds	r7, #16
 800bc7a:	46bd      	mov	sp, r7
 800bc7c:	bd80      	pop	{r7, pc}
 800bc7e:	bf00      	nop
 800bc80:	08026f78 	.word	0x08026f78

0800bc84 <phacDiscLoop_Sw_Int_ActivateDevice>:
phStatus_t phacDiscLoop_Sw_Int_ActivateDevice(
                                              phacDiscLoop_Sw_DataParams_t * pDataParams,
                                              uint8_t bTechType,
                                              uint8_t bTagIndex
                                              )
{
 800bc84:	b580      	push	{r7, lr}
 800bc86:	b084      	sub	sp, #16
 800bc88:	af00      	add	r7, sp, #0
 800bc8a:	6078      	str	r0, [r7, #4]
 800bc8c:	460b      	mov	r3, r1
 800bc8e:	70fb      	strb	r3, [r7, #3]
 800bc90:	4613      	mov	r3, r2
 800bc92:	70bb      	strb	r3, [r7, #2]
    phStatus_t PH_MEMLOC_REM status;

    /* Since we are interested in one Technology, Reset DetectedTechs information */
    pDataParams->bDetectedTechs = 0x00;
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	2200      	movs	r2, #0
 800bc98:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Activate selected tag */
    status = pfDeviceActivate[bTechType](pDataParams, bTagIndex);
 800bc9c:	78fb      	ldrb	r3, [r7, #3]
 800bc9e:	4a17      	ldr	r2, [pc, #92]	@ (800bcfc <phacDiscLoop_Sw_Int_ActivateDevice+0x78>)
 800bca0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bca4:	78ba      	ldrb	r2, [r7, #2]
 800bca6:	4611      	mov	r1, r2
 800bca8:	6878      	ldr	r0, [r7, #4]
 800bcaa:	4798      	blx	r3
 800bcac:	4603      	mov	r3, r0
 800bcae:	81fb      	strh	r3, [r7, #14]
    if((status & PH_ERR_MASK) == PH_ERR_SUCCESS)
 800bcb0:	89fb      	ldrh	r3, [r7, #14]
 800bcb2:	b2db      	uxtb	r3, r3
 800bcb4:	2b00      	cmp	r3, #0
 800bcb6:	d10a      	bne.n	800bcce <phacDiscLoop_Sw_Int_ActivateDevice+0x4a>
    {
        /* Set Corresponding Tech Bit Position */
        pDataParams->bDetectedTechs = PH_ON << bTechType;
 800bcb8:	78fb      	ldrb	r3, [r7, #3]
 800bcba:	2201      	movs	r2, #1
 800bcbc:	fa02 f303 	lsl.w	r3, r2, r3
 800bcc0:	b2da      	uxtb	r2, r3
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
        return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_DEVICE_ACTIVATED, PH_COMP_AC_DISCLOOP);
 800bcc8:	f244 038b 	movw	r3, #16523	@ 0x408b
 800bccc:	e012      	b.n	800bcf4 <phacDiscLoop_Sw_Int_ActivateDevice+0x70>
    }
    else if(((status & PH_ERR_MASK) == PHAC_DISCLOOP_MERGED_SEL_RES_FOUND)
 800bcce:	89fb      	ldrh	r3, [r7, #14]
 800bcd0:	b2db      	uxtb	r3, r3
 800bcd2:	2b8e      	cmp	r3, #142	@ 0x8e
 800bcd4:	d003      	beq.n	800bcde <phacDiscLoop_Sw_Int_ActivateDevice+0x5a>
       || ((status & PH_ERR_MASK) == PHAC_DISCLOOP_PASSIVE_TARGET_ACTIVATED))
 800bcd6:	89fb      	ldrh	r3, [r7, #14]
 800bcd8:	b2db      	uxtb	r3, r3
 800bcda:	2b8d      	cmp	r3, #141	@ 0x8d
 800bcdc:	d109      	bne.n	800bcf2 <phacDiscLoop_Sw_Int_ActivateDevice+0x6e>
    {
        /* Set Corresponding Tech Bit Position */
        pDataParams->bDetectedTechs = PH_ON << bTechType;
 800bcde:	78fb      	ldrb	r3, [r7, #3]
 800bce0:	2201      	movs	r2, #1
 800bce2:	fa02 f303 	lsl.w	r3, r2, r3
 800bce6:	b2da      	uxtb	r2, r3
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    else
    {
        return status;
    }
    return status;
 800bcee:	89fb      	ldrh	r3, [r7, #14]
 800bcf0:	e000      	b.n	800bcf4 <phacDiscLoop_Sw_Int_ActivateDevice+0x70>
        return status;
 800bcf2:	89fb      	ldrh	r3, [r7, #14]
}
 800bcf4:	4618      	mov	r0, r3
 800bcf6:	3710      	adds	r7, #16
 800bcf8:	46bd      	mov	sp, r7
 800bcfa:	bd80      	pop	{r7, pc}
 800bcfc:	08026fa8 	.word	0x08026fa8

0800bd00 <phacDiscLoop_Sw_Int_RfcaOff_FieldOn>:

phStatus_t phacDiscLoop_Sw_Int_RfcaOff_FieldOn(
                                               phacDiscLoop_Sw_DataParams_t * pDataParams
                                               )
{
 800bd00:	b580      	push	{r7, lr}
 800bd02:	b084      	sub	sp, #16
 800bd04:	af00      	add	r7, sp, #0
 800bd06:	6078      	str	r0, [r7, #4]
    phStatus_t PH_MEMLOC_REM status = PH_ERR_SUCCESS;
 800bd08:	2300      	movs	r3, #0
 800bd0a:	81fb      	strh	r3, [r7, #14]

    /* Disable RFCA (if supported) */
    status = phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_RFCA, PH_OFF);
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd10:	2200      	movs	r2, #0
 800bd12:	2156      	movs	r1, #86	@ 0x56
 800bd14:	4618      	mov	r0, r3
 800bd16:	f004 fc0f 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 800bd1a:	4603      	mov	r3, r0
 800bd1c:	81fb      	strh	r3, [r7, #14]
    if (((status & PH_ERR_MASK) != PH_ERR_UNSUPPORTED_PARAMETER) && ((status & PH_ERR_MASK) != PH_ERR_SUCCESS))
 800bd1e:	89fb      	ldrh	r3, [r7, #14]
 800bd20:	b2db      	uxtb	r3, r3
 800bd22:	2b23      	cmp	r3, #35	@ 0x23
 800bd24:	d005      	beq.n	800bd32 <phacDiscLoop_Sw_Int_RfcaOff_FieldOn+0x32>
 800bd26:	89fb      	ldrh	r3, [r7, #14]
 800bd28:	b2db      	uxtb	r3, r3
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d001      	beq.n	800bd32 <phacDiscLoop_Sw_Int_RfcaOff_FieldOn+0x32>
    {
        return status;
 800bd2e:	89fb      	ldrh	r3, [r7, #14]
 800bd30:	e00c      	b.n	800bd4c <phacDiscLoop_Sw_Int_RfcaOff_FieldOn+0x4c>
    }

    /* Switch on RF without performing I-RFCA. */
    PH_CHECK_SUCCESS_FCT(status, phhalHw_FieldOn(pDataParams->pHalDataParams));
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd36:	4618      	mov	r0, r3
 800bd38:	f004 fac8 	bl	80102cc <phhalHw_Pn5180_FieldOn>
 800bd3c:	4603      	mov	r3, r0
 800bd3e:	81fb      	strh	r3, [r7, #14]
 800bd40:	89fb      	ldrh	r3, [r7, #14]
 800bd42:	2b00      	cmp	r3, #0
 800bd44:	d001      	beq.n	800bd4a <phacDiscLoop_Sw_Int_RfcaOff_FieldOn+0x4a>
 800bd46:	89fb      	ldrh	r3, [r7, #14]
 800bd48:	e000      	b.n	800bd4c <phacDiscLoop_Sw_Int_RfcaOff_FieldOn+0x4c>

    return status;
 800bd4a:	89fb      	ldrh	r3, [r7, #14]
}
 800bd4c:	4618      	mov	r0, r3
 800bd4e:	3710      	adds	r7, #16
 800bd50:	46bd      	mov	sp, r7
 800bd52:	bd80      	pop	{r7, pc}

0800bd54 <phacDiscLoop_Sw_Int_FieldOn>:

phStatus_t phacDiscLoop_Sw_Int_FieldOn(
                                       phacDiscLoop_Sw_DataParams_t * pDataParams
                                       )
{
 800bd54:	b580      	push	{r7, lr}
 800bd56:	b084      	sub	sp, #16
 800bd58:	af00      	add	r7, sp, #0
 800bd5a:	6078      	str	r0, [r7, #4]
    phStatus_t PH_MEMLOC_REM status = PH_ERR_SUCCESS;
 800bd5c:	2300      	movs	r3, #0
 800bd5e:	81fb      	strh	r3, [r7, #14]

    /* Enable RFCA (if supported) */
    status = phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_RFCA, PH_ON);
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd64:	2201      	movs	r2, #1
 800bd66:	2156      	movs	r1, #86	@ 0x56
 800bd68:	4618      	mov	r0, r3
 800bd6a:	f004 fbe5 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 800bd6e:	4603      	mov	r3, r0
 800bd70:	81fb      	strh	r3, [r7, #14]
    if(((status & PH_ERR_MASK) != PH_ERR_UNSUPPORTED_PARAMETER) && ((status & PH_ERR_MASK) != PH_ERR_SUCCESS))
 800bd72:	89fb      	ldrh	r3, [r7, #14]
 800bd74:	b2db      	uxtb	r3, r3
 800bd76:	2b23      	cmp	r3, #35	@ 0x23
 800bd78:	d005      	beq.n	800bd86 <phacDiscLoop_Sw_Int_FieldOn+0x32>
 800bd7a:	89fb      	ldrh	r3, [r7, #14]
 800bd7c:	b2db      	uxtb	r3, r3
 800bd7e:	2b00      	cmp	r3, #0
 800bd80:	d001      	beq.n	800bd86 <phacDiscLoop_Sw_Int_FieldOn+0x32>
    {
        return status;
 800bd82:	89fb      	ldrh	r3, [r7, #14]
 800bd84:	e01d      	b.n	800bdc2 <phacDiscLoop_Sw_Int_FieldOn+0x6e>
    }

    /* Perform I-RFCA and Switch on RF Field. */
    status = phhalHw_FieldOn(pDataParams->pHalDataParams);
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd8a:	4618      	mov	r0, r3
 800bd8c:	f004 fa9e 	bl	80102cc <phhalHw_Pn5180_FieldOn>
 800bd90:	4603      	mov	r3, r0
 800bd92:	81fb      	strh	r3, [r7, #14]
    if((status & PH_ERR_MASK) == PH_ERR_RF_ERROR)
 800bd94:	89fb      	ldrh	r3, [r7, #14]
 800bd96:	b2db      	uxtb	r3, r3
 800bd98:	2b0a      	cmp	r3, #10
 800bd9a:	d102      	bne.n	800bda2 <phacDiscLoop_Sw_Int_FieldOn+0x4e>
    {
        /* External RF is ON */
        return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_EXTERNAL_RFON, PH_COMP_AC_DISCLOOP);
 800bd9c:	f244 0382 	movw	r3, #16514	@ 0x4082
 800bda0:	e00f      	b.n	800bdc2 <phacDiscLoop_Sw_Int_FieldOn+0x6e>
    }
    else
    {
        return PH_ADD_COMPCODE(status, PH_COMP_AC_DISCLOOP);
 800bda2:	89fb      	ldrh	r3, [r7, #14]
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	d00b      	beq.n	800bdc0 <phacDiscLoop_Sw_Int_FieldOn+0x6c>
 800bda8:	89fb      	ldrh	r3, [r7, #14]
 800bdaa:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	d106      	bne.n	800bdc0 <phacDiscLoop_Sw_Int_FieldOn+0x6c>
 800bdb2:	89fb      	ldrh	r3, [r7, #14]
 800bdb4:	b2db      	uxtb	r3, r3
 800bdb6:	b29b      	uxth	r3, r3
 800bdb8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800bdbc:	b29b      	uxth	r3, r3
 800bdbe:	e000      	b.n	800bdc2 <phacDiscLoop_Sw_Int_FieldOn+0x6e>
 800bdc0:	89fb      	ldrh	r3, [r7, #14]
    }
}
 800bdc2:	4618      	mov	r0, r3
 800bdc4:	3710      	adds	r7, #16
 800bdc6:	46bd      	mov	sp, r7
 800bdc8:	bd80      	pop	{r7, pc}

0800bdca <phacDiscLoop_Sw_Int_IsValidPollStatus>:

uint8_t phacDiscLoop_Sw_Int_IsValidPollStatus(
                                              phStatus_t wStatus
                                              )
{
 800bdca:	b480      	push	{r7}
 800bdcc:	b083      	sub	sp, #12
 800bdce:	af00      	add	r7, sp, #0
 800bdd0:	4603      	mov	r3, r0
 800bdd2:	80fb      	strh	r3, [r7, #6]
    if((((wStatus) & PH_ERR_MASK) == PH_ERR_SUCCESS)         ||
 800bdd4:	88fb      	ldrh	r3, [r7, #6]
 800bdd6:	b2db      	uxtb	r3, r3
 800bdd8:	2b00      	cmp	r3, #0
 800bdda:	d00f      	beq.n	800bdfc <phacDiscLoop_Sw_Int_IsValidPollStatus+0x32>
       (((wStatus) & PH_ERR_MASK) == PH_ERR_COLLISION_ERROR) ||
 800bddc:	88fb      	ldrh	r3, [r7, #6]
 800bdde:	b2db      	uxtb	r3, r3
    if((((wStatus) & PH_ERR_MASK) == PH_ERR_SUCCESS)         ||
 800bde0:	2b03      	cmp	r3, #3
 800bde2:	d00b      	beq.n	800bdfc <phacDiscLoop_Sw_Int_IsValidPollStatus+0x32>
       (((wStatus) & PH_ERR_MASK) == PH_ERR_FRAMING_ERROR)   ||
 800bde4:	88fb      	ldrh	r3, [r7, #6]
 800bde6:	b2db      	uxtb	r3, r3
       (((wStatus) & PH_ERR_MASK) == PH_ERR_COLLISION_ERROR) ||
 800bde8:	2b05      	cmp	r3, #5
 800bdea:	d007      	beq.n	800bdfc <phacDiscLoop_Sw_Int_IsValidPollStatus+0x32>
       (((wStatus) & PH_ERR_MASK) == PH_ERR_INTEGRITY_ERROR) ||
 800bdec:	88fb      	ldrh	r3, [r7, #6]
 800bdee:	b2db      	uxtb	r3, r3
       (((wStatus) & PH_ERR_MASK) == PH_ERR_FRAMING_ERROR)   ||
 800bdf0:	2b02      	cmp	r3, #2
 800bdf2:	d003      	beq.n	800bdfc <phacDiscLoop_Sw_Int_IsValidPollStatus+0x32>
       (((wStatus) & PH_ERR_MASK) == PH_ERR_PROTOCOL_ERROR)
 800bdf4:	88fb      	ldrh	r3, [r7, #6]
 800bdf6:	b2db      	uxtb	r3, r3
       (((wStatus) & PH_ERR_MASK) == PH_ERR_INTEGRITY_ERROR) ||
 800bdf8:	2b06      	cmp	r3, #6
 800bdfa:	d101      	bne.n	800be00 <phacDiscLoop_Sw_Int_IsValidPollStatus+0x36>
       )
    {
        return PH_ON;
 800bdfc:	2301      	movs	r3, #1
 800bdfe:	e000      	b.n	800be02 <phacDiscLoop_Sw_Int_IsValidPollStatus+0x38>
    }
    else
    {
        return PH_OFF;
 800be00:	2300      	movs	r3, #0
    }
}
 800be02:	4618      	mov	r0, r3
 800be04:	370c      	adds	r7, #12
 800be06:	46bd      	mov	sp, r7
 800be08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be0c:	4770      	bx	lr

0800be0e <phacDiscLoop_Sw_DetTechTypeA>:
 * Internal Definitions
 * ***************************************************************************************************************** */
phStatus_t phacDiscLoop_Sw_DetTechTypeA(
                                        phacDiscLoop_Sw_DataParams_t *pDataParams
                                        )
{
 800be0e:	b580      	push	{r7, lr}
 800be10:	b084      	sub	sp, #16
 800be12:	af00      	add	r7, sp, #0
 800be14:	6078      	str	r0, [r7, #4]
#if defined (NXPBUILD__PHAC_DISCLOOP_TYPEA_TAGS)
    uint8_t    PH_MEMLOC_COUNT bIndex;
    phStatus_t PH_MEMLOC_REM   wStatus;

    /* Reset total tags found */
    pDataParams->sTypeATargetInfo.bTotalTagsFound = 0;
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	2200      	movs	r2, #0
 800be1a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Reset Collision Bit for Type A*/
    pDataParams->bCollPend &= (uint8_t)~(uint8_t)PHAC_DISCLOOP_POS_BIT_MASK_A;
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	7f9b      	ldrb	r3, [r3, #30]
 800be22:	f023 0301 	bic.w	r3, r3, #1
 800be26:	b2da      	uxtb	r2, r3
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	779a      	strb	r2, [r3, #30]
    /* Reset the Sleep flag for Type 3 activation status */
    for(bIndex = 0U; bIndex < PHAC_DISCLOOP_CFG_MAX_CARDS_SUPPORTED; bIndex++)
 800be2c:	2300      	movs	r3, #0
 800be2e:	73fb      	strb	r3, [r7, #15]
 800be30:	e014      	b.n	800be5c <phacDiscLoop_Sw_DetTechTypeA+0x4e>
    {
        /* Device is not in HLTA state */
        pDataParams->sTypeATargetInfo.aTypeA_I3P3[bIndex].bSleep = 0U;
 800be32:	7bfa      	ldrb	r2, [r7, #15]
 800be34:	6879      	ldr	r1, [r7, #4]
 800be36:	4613      	mov	r3, r2
 800be38:	011b      	lsls	r3, r3, #4
 800be3a:	1a9b      	subs	r3, r3, r2
 800be3c:	440b      	add	r3, r1
 800be3e:	336c      	adds	r3, #108	@ 0x6c
 800be40:	2200      	movs	r2, #0
 800be42:	701a      	strb	r2, [r3, #0]
        pDataParams->sTypeATargetInfo.aTypeA_I3P3[bIndex].bUidSize = 0U;
 800be44:	7bfa      	ldrb	r2, [r7, #15]
 800be46:	6879      	ldr	r1, [r7, #4]
 800be48:	4613      	mov	r3, r2
 800be4a:	011b      	lsls	r3, r3, #4
 800be4c:	1a9b      	subs	r3, r3, r2
 800be4e:	440b      	add	r3, r1
 800be50:	336a      	adds	r3, #106	@ 0x6a
 800be52:	2200      	movs	r2, #0
 800be54:	701a      	strb	r2, [r3, #0]
    for(bIndex = 0U; bIndex < PHAC_DISCLOOP_CFG_MAX_CARDS_SUPPORTED; bIndex++)
 800be56:	7bfb      	ldrb	r3, [r7, #15]
 800be58:	3301      	adds	r3, #1
 800be5a:	73fb      	strb	r3, [r7, #15]
 800be5c:	7bfb      	ldrb	r3, [r7, #15]
 800be5e:	2b00      	cmp	r3, #0
 800be60:	d0e7      	beq.n	800be32 <phacDiscLoop_Sw_DetTechTypeA+0x24>
    }

    /* sending the WakeUpA */
    wStatus = phpalI14443p3a_WakeUpA(
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	335e      	adds	r3, #94	@ 0x5e
 800be6a:	4619      	mov	r1, r3
 800be6c:	4610      	mov	r0, r2
 800be6e:	f00a f992 	bl	8016196 <phpalI14443p3a_Sw_WakeUpA>
 800be72:	4603      	mov	r3, r0
 800be74:	81bb      	strh	r3, [r7, #12]
        pDataParams->pPal1443p3aDataParams,
        pDataParams->sTypeATargetInfo.aTypeA_I3P3[0].aAtqa);

    if(0u != (phacDiscLoop_Sw_Int_IsValidPollStatus(wStatus)))
 800be76:	89bb      	ldrh	r3, [r7, #12]
 800be78:	4618      	mov	r0, r3
 800be7a:	f7ff ffa6 	bl	800bdca <phacDiscLoop_Sw_Int_IsValidPollStatus>
 800be7e:	4603      	mov	r3, r0
 800be80:	2b00      	cmp	r3, #0
 800be82:	d02d      	beq.n	800bee0 <phacDiscLoop_Sw_DetTechTypeA+0xd2>
    {
        if((wStatus & PH_ERR_MASK) == PH_ERR_COLLISION_ERROR)
 800be84:	89bb      	ldrh	r3, [r7, #12]
 800be86:	b2db      	uxtb	r3, r3
 800be88:	2b03      	cmp	r3, #3
 800be8a:	d106      	bne.n	800be9a <phacDiscLoop_Sw_DetTechTypeA+0x8c>
        {
            pDataParams->bCollPend |= PHAC_DISCLOOP_POS_BIT_MASK_A;
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	7f9b      	ldrb	r3, [r3, #30]
 800be90:	f043 0301 	orr.w	r3, r3, #1
 800be94:	b2da      	uxtb	r2, r3
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	779a      	strb	r2, [r3, #30]
        }

        PH_CHECK_SUCCESS_FCT(wStatus, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_TXWAIT_US, 500));
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be9e:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800bea2:	2107      	movs	r1, #7
 800bea4:	4618      	mov	r0, r3
 800bea6:	f004 fb47 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 800beaa:	4603      	mov	r3, r0
 800beac:	81bb      	strh	r3, [r7, #12]
 800beae:	89bb      	ldrh	r3, [r7, #12]
 800beb0:	2b00      	cmp	r3, #0
 800beb2:	d001      	beq.n	800beb8 <phacDiscLoop_Sw_DetTechTypeA+0xaa>
 800beb4:	89bb      	ldrh	r3, [r7, #12]
 800beb6:	e014      	b.n	800bee2 <phacDiscLoop_Sw_DetTechTypeA+0xd4>

        /* Halt the detected cards. */
        PH_CHECK_ABORT_FCT(wStatus, phpalI14443p3a_HaltA(pDataParams->pPal1443p3aDataParams));
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bebc:	4618      	mov	r0, r3
 800bebe:	f00a f979 	bl	80161b4 <phpalI14443p3a_Sw_HaltA>
 800bec2:	4603      	mov	r3, r0
 800bec4:	81bb      	strh	r3, [r7, #12]
 800bec6:	89bb      	ldrh	r3, [r7, #12]
 800bec8:	b2db      	uxtb	r3, r3
 800beca:	2b12      	cmp	r3, #18
 800becc:	d101      	bne.n	800bed2 <phacDiscLoop_Sw_DetTechTypeA+0xc4>
 800bece:	89bb      	ldrh	r3, [r7, #12]
 800bed0:	e007      	b.n	800bee2 <phacDiscLoop_Sw_DetTechTypeA+0xd4>

        pDataParams->sTypeATargetInfo.bTotalTagsFound = 1;
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	2201      	movs	r2, #1
 800bed6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    else
    {
        return wStatus;
    }

    return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_TECH_DETECTED, PH_COMP_AC_DISCLOOP);
 800beda:	f244 0387 	movw	r3, #16519	@ 0x4087
 800bede:	e000      	b.n	800bee2 <phacDiscLoop_Sw_DetTechTypeA+0xd4>
        return wStatus;
 800bee0:	89bb      	ldrh	r3, [r7, #12]
#else /* NXPBUILD__PHAC_DISCLOOP_TYPEA_TAGS */
    return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_COMMAND, PH_COMP_AC_DISCLOOP);
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEA_TAGS */
}
 800bee2:	4618      	mov	r0, r3
 800bee4:	3710      	adds	r7, #16
 800bee6:	46bd      	mov	sp, r7
 800bee8:	bd80      	pop	{r7, pc}
	...

0800beec <phacDiscLoop_Sw_Int_CollisionResolutionA>:

phStatus_t phacDiscLoop_Sw_Int_CollisionResolutionA(
                                                    phacDiscLoop_Sw_DataParams_t * pDataParams
                                                    )
{
 800beec:	b590      	push	{r4, r7, lr}
 800beee:	b08b      	sub	sp, #44	@ 0x2c
 800bef0:	af02      	add	r7, sp, #8
 800bef2:	6078      	str	r0, [r7, #4]
#if defined (NXPBUILD__PHAC_DISCLOOP_TYPEA_TAGS)
    phStatus_t PH_MEMLOC_REM   status = PH_ERR_SUCCESS;
 800bef4:	2300      	movs	r3, #0
 800bef6:	83fb      	strh	r3, [r7, #30]
    uint8_t    PH_MEMLOC_REM   bTypeANvbUid;
    uint8_t    PH_MEMLOC_COUNT bDeviceCount;
    uint8_t    PH_MEMLOC_COUNT bTypeATagIdx;
    uint8_t    PH_MEMLOC_COUNT bCascadeCodeIdx;
    uint8_t    PH_MEMLOC_BUF   aTypeAUid[7] = {0};
 800bef8:	f107 030c 	add.w	r3, r7, #12
 800befc:	2200      	movs	r2, #0
 800befe:	601a      	str	r2, [r3, #0]
 800bf00:	f8c3 2003 	str.w	r2, [r3, #3]
    uint8_t    PH_MEMLOC_REM   bCollDetected;
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEA_JEWEL_TAGS
    uint16_t   *pUIDLen;
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEA_JEWEL_TAGS */

    bRetryCount = 0;
 800bf04:	2300      	movs	r3, #0
 800bf06:	76bb      	strb	r3, [r7, #26]
    bDeviceCount = 0;
 800bf08:	2300      	movs	r3, #0
 800bf0a:	777b      	strb	r3, [r7, #29]
    bTypeATagIdx = 0;
 800bf0c:	2300      	movs	r3, #0
 800bf0e:	773b      	strb	r3, [r7, #28]
    bCollDetected = PH_OFF;
 800bf10:	2300      	movs	r3, #0
 800bf12:	767b      	strb	r3, [r7, #25]

    /* Collision_Pending = 1 and Device limit  = 0 */
    if((0U != ((pDataParams->bCollPend & PHAC_DISCLOOP_POS_BIT_MASK_A))) && ((pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_A] == 0x00U)))
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	7f9b      	ldrb	r3, [r3, #30]
 800bf18:	f003 0301 	and.w	r3, r3, #1
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	d00a      	beq.n	800bf36 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x4a>
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	7a9b      	ldrb	r3, [r3, #10]
 800bf24:	2b00      	cmp	r3, #0
 800bf26:	d106      	bne.n	800bf36 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x4a>
    {
        pDataParams->sTypeATargetInfo.bTotalTagsFound = 0;
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	2200      	movs	r2, #0
 800bf2c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_NO_DEVICE_RESOLVED, PH_COMP_AC_DISCLOOP);
 800bf30:	f244 0385 	movw	r3, #16517	@ 0x4085
 800bf34:	e2d9      	b.n	800c4ea <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fe>
    }

    /*Symbol 0*/
    /* Apply Guard time. */
    PH_CHECK_SUCCESS_FCT(status, phhalHw_SetConfig(
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	8a1b      	ldrh	r3, [r3, #16]
 800bf3e:	461a      	mov	r2, r3
 800bf40:	2135      	movs	r1, #53	@ 0x35
 800bf42:	f004 faf9 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 800bf46:	4603      	mov	r3, r0
 800bf48:	83fb      	strh	r3, [r7, #30]
 800bf4a:	8bfb      	ldrh	r3, [r7, #30]
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	d001      	beq.n	800bf54 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x68>
 800bf50:	8bfb      	ldrh	r3, [r7, #30]
 800bf52:	e2ca      	b.n	800c4ea <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fe>
        pDataParams->pHalDataParams,
        PHHAL_HW_CONFIG_POLL_GUARD_TIME_US,
        pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_A]));

    /* Configure HW for the TypeA technology */
    PH_CHECK_SUCCESS_FCT(status, phhalHw_ApplyProtocolSettings(
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf58:	2101      	movs	r1, #1
 800bf5a:	4618      	mov	r0, r3
 800bf5c:	f003 fd6e 	bl	800fa3c <phhalHw_Pn5180_ApplyProtocolSettings>
 800bf60:	4603      	mov	r3, r0
 800bf62:	83fb      	strh	r3, [r7, #30]
 800bf64:	8bfb      	ldrh	r3, [r7, #30]
 800bf66:	2b00      	cmp	r3, #0
 800bf68:	d001      	beq.n	800bf6e <phacDiscLoop_Sw_Int_CollisionResolutionA+0x82>
 800bf6a:	8bfb      	ldrh	r3, [r7, #30]
 800bf6c:	e2bd      	b.n	800c4ea <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fe>
        pDataParams->pHalDataParams,
        PHHAL_HW_CARDTYPE_ISO14443A));

    /* Send WakeUpA */
    status = phpalI14443p3a_WakeUpA(
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	335e      	adds	r3, #94	@ 0x5e
 800bf76:	4619      	mov	r1, r3
 800bf78:	4610      	mov	r0, r2
 800bf7a:	f00a f90c 	bl	8016196 <phpalI14443p3a_Sw_WakeUpA>
 800bf7e:	4603      	mov	r3, r0
 800bf80:	83fb      	strh	r3, [r7, #30]
        pDataParams->pPal1443p3aDataParams,
        pDataParams->sTypeATargetInfo.aTypeA_I3P3[0].aAtqa);
    if ((status & PH_ERR_MASK) == PH_ERR_COLLISION_ERROR)
 800bf82:	8bfb      	ldrh	r3, [r7, #30]
 800bf84:	b2db      	uxtb	r3, r3
 800bf86:	2b03      	cmp	r3, #3
 800bf88:	d109      	bne.n	800bf9e <phacDiscLoop_Sw_Int_CollisionResolutionA+0xb2>
    {
        /* In case of EMVCo, return Collision Pending status. */
        if(pDataParams->bOpeMode == RD_LIB_MODE_EMVCO)
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800bf90:	2b01      	cmp	r3, #1
 800bf92:	d102      	bne.n	800bf9a <phacDiscLoop_Sw_Int_CollisionResolutionA+0xae>
        {
            /* Report Error to Application and Application will perform PICC Reset */
            return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_COLLISION_PENDING, PH_COMP_AC_DISCLOOP);
 800bf94:	f244 0381 	movw	r3, #16513	@ 0x4081
 800bf98:	e2a7      	b.n	800c4ea <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fe>
        }
        bCollDetected = PH_ON;
 800bf9a:	2301      	movs	r3, #1
 800bf9c:	767b      	strb	r3, [r7, #25]
    }

    /* Reset card detected count */
    pDataParams->sTypeATargetInfo.bT1TFlag = 0;
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	2200      	movs	r2, #0
 800bfa2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    pDataParams->sTypeATargetInfo.bTotalTagsFound = 0;
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	2200      	movs	r2, #0
 800bfaa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    /*Symbol 1*/
    if ((status & PH_ERR_MASK) == PH_ERR_SUCCESS)
 800bfae:	8bfb      	ldrh	r3, [r7, #30]
 800bfb0:	b2db      	uxtb	r3, r3
 800bfb2:	2b00      	cmp	r3, #0
 800bfb4:	d14a      	bne.n	800c04c <phacDiscLoop_Sw_Int_CollisionResolutionA+0x160>
    {
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEA_JEWEL_TAGS
        /*Symbol 2*/
        /* Check for T1T Tag*/
        if(pDataParams->sTypeATargetInfo.aTypeA_I3P3[0].aAtqa[0] == 0x00U)
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	f893 305e 	ldrb.w	r3, [r3, #94]	@ 0x5e
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	f040 809e 	bne.w	800c0fe <phacDiscLoop_Sw_Int_CollisionResolutionA+0x212>
        {
            /* Enable Jewel Mode */
            PH_CHECK_SUCCESS_FCT(status, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_JEWEL_MODE, PH_ON));
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bfc6:	2201      	movs	r2, #1
 800bfc8:	2120      	movs	r1, #32
 800bfca:	4618      	mov	r0, r3
 800bfcc:	f004 fab4 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 800bfd0:	4603      	mov	r3, r0
 800bfd2:	83fb      	strh	r3, [r7, #30]
 800bfd4:	8bfb      	ldrh	r3, [r7, #30]
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	d001      	beq.n	800bfde <phacDiscLoop_Sw_Int_CollisionResolutionA+0xf2>
 800bfda:	8bfb      	ldrh	r3, [r7, #30]
 800bfdc:	e285      	b.n	800c4ea <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fe>

            pUIDLen = (uint16_t *)&(pDataParams->sTypeATargetInfo.aTypeA_I3P3[0].bUidSize);
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	336a      	adds	r3, #106	@ 0x6a
 800bfe2:	617b      	str	r3, [r7, #20]
            /*Symbol 23*/
            status = phalT1T_ReadUID(
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	3360      	adds	r3, #96	@ 0x60
 800bfec:	697a      	ldr	r2, [r7, #20]
 800bfee:	4619      	mov	r1, r3
 800bff0:	f003 f896 	bl	800f120 <phalT1T_Sw_ReadUID>
 800bff4:	4603      	mov	r3, r0
 800bff6:	83fb      	strh	r3, [r7, #30]
                pDataParams->pAlT1TDataParams,
                pDataParams->sTypeATargetInfo.aTypeA_I3P3[0].aUid,
                pUIDLen);

            if ((status & PH_ERR_MASK) == PH_ERR_SUCCESS)
 800bff8:	8bfb      	ldrh	r3, [r7, #30]
 800bffa:	b2db      	uxtb	r3, r3
 800bffc:	2b00      	cmp	r3, #0
 800bffe:	d115      	bne.n	800c02c <phacDiscLoop_Sw_Int_CollisionResolutionA+0x140>
            {
                /*Symbol 27*/
                /* indicates T1T card*/
                pDataParams->sTypeATargetInfo.bT1TFlag = 1;
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	2201      	movs	r2, #1
 800c004:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
                pDataParams->sTypeATargetInfo.bTotalTagsFound = 1;
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	2201      	movs	r2, #1
 800c00c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
                pDataParams->bNumOfCards = 1;
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	2201      	movs	r2, #1
 800c014:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
                /* Symbol 26 */
                pDataParams->bCollPend &= (uint8_t)~(uint8_t)PHAC_DISCLOOP_POS_BIT_MASK_A;
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	7f9b      	ldrb	r3, [r3, #30]
 800c01c:	f023 0301 	bic.w	r3, r3, #1
 800c020:	b2da      	uxtb	r2, r3
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	779a      	strb	r2, [r3, #30]

                return PH_ADD_COMPCODE(PH_COMP_AC_DISCLOOP, PH_ERR_SUCCESS);
 800c026:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800c02a:	e25e      	b.n	800c4ea <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fe>
            }
            else
            {
                /*Symbol 24*/
                if ((status & PH_ERR_MASK) == PH_ERR_COLLISION_ERROR)
 800c02c:	8bfb      	ldrh	r3, [r7, #30]
 800c02e:	b2db      	uxtb	r3, r3
 800c030:	2b03      	cmp	r3, #3
 800c032:	d109      	bne.n	800c048 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x15c>
                {
                    /* Symbol 25 */
                    pDataParams->bCollPend |= PHAC_DISCLOOP_POS_BIT_MASK_A;
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	7f9b      	ldrb	r3, [r3, #30]
 800c038:	f043 0301 	orr.w	r3, r3, #1
 800c03c:	b2da      	uxtb	r2, r3
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	779a      	strb	r2, [r3, #30]
                    return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_COLLISION_PENDING, PH_COMP_AC_DISCLOOP);
 800c042:	f244 0381 	movw	r3, #16513	@ 0x4081
 800c046:	e250      	b.n	800c4ea <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fe>
                }
                return status;
 800c048:	8bfb      	ldrh	r3, [r7, #30]
 800c04a:	e24e      	b.n	800c4ea <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fe>
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEA_JEWEL_TAGS */
    }
    else
    {
        /* Device count = 0 and any Error */
        if(((status & PH_ERR_MASK) != PH_ERR_SUCCESS)
 800c04c:	8bfb      	ldrh	r3, [r7, #30]
 800c04e:	b2db      	uxtb	r3, r3
 800c050:	2b00      	cmp	r3, #0
 800c052:	d010      	beq.n	800c076 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x18a>
          && (pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_A] == 0x00U))
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	7a9b      	ldrb	r3, [r3, #10]
 800c058:	2b00      	cmp	r3, #0
 800c05a:	d10c      	bne.n	800c076 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x18a>
        {
            pDataParams->sTypeATargetInfo.bTotalTagsFound = 0;
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	2200      	movs	r2, #0
 800c060:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
            pDataParams->bCollPend |= PHAC_DISCLOOP_POS_BIT_MASK_A;
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	7f9b      	ldrb	r3, [r3, #30]
 800c068:	f043 0301 	orr.w	r3, r3, #1
 800c06c:	b2da      	uxtb	r2, r3
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	779a      	strb	r2, [r3, #30]
            return status;
 800c072:	8bfb      	ldrh	r3, [r7, #30]
 800c074:	e239      	b.n	800c4ea <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fe>
        }

        /* As per EMVCo 3.1, wait for at least Tmin retransmission in case of timeout error. */
        if (pDataParams->bOpeMode == RD_LIB_MODE_EMVCO)
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800c07c:	2b01      	cmp	r3, #1
 800c07e:	d131      	bne.n	800c0e4 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x1f8>
        {
            bRetryCount = 0;
 800c080:	2300      	movs	r3, #0
 800c082:	76bb      	strb	r3, [r7, #26]
            while (((status & PH_ERR_MASK) == PH_ERR_IO_TIMEOUT) && (bRetryCount < PH_NXPNFCRDLIB_CONFIG_EMVCO_RETRYCOUNT))
 800c084:	e01b      	b.n	800c0be <phacDiscLoop_Sw_Int_CollisionResolutionA+0x1d2>
            {
                bRetryCount++;
 800c086:	7ebb      	ldrb	r3, [r7, #26]
 800c088:	3301      	adds	r3, #1
 800c08a:	76bb      	strb	r3, [r7, #26]
                /* Wait for at least Tmin retransmission delay. */
                PH_CHECK_SUCCESS_FCT(status, phhalHw_Wait(
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c090:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 800c094:	2100      	movs	r1, #0
 800c096:	4618      	mov	r0, r3
 800c098:	f004 f992 	bl	80103c0 <phhalHw_Pn5180_Wait>
 800c09c:	4603      	mov	r3, r0
 800c09e:	83fb      	strh	r3, [r7, #30]
 800c0a0:	8bfb      	ldrh	r3, [r7, #30]
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	d001      	beq.n	800c0aa <phacDiscLoop_Sw_Int_CollisionResolutionA+0x1be>
 800c0a6:	8bfb      	ldrh	r3, [r7, #30]
 800c0a8:	e21f      	b.n	800c4ea <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fe>
                    pDataParams->pHalDataParams,
                    PHHAL_HW_TIME_MICROSECONDS,
                    PH_NXPNFCRDLIB_CONFIG_EMVCO_DEFAULT_RETRANSMISSION));

                status = phpalI14443p3a_WakeUpA(
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	335e      	adds	r3, #94	@ 0x5e
 800c0b2:	4619      	mov	r1, r3
 800c0b4:	4610      	mov	r0, r2
 800c0b6:	f00a f86e 	bl	8016196 <phpalI14443p3a_Sw_WakeUpA>
 800c0ba:	4603      	mov	r3, r0
 800c0bc:	83fb      	strh	r3, [r7, #30]
            while (((status & PH_ERR_MASK) == PH_ERR_IO_TIMEOUT) && (bRetryCount < PH_NXPNFCRDLIB_CONFIG_EMVCO_RETRYCOUNT))
 800c0be:	8bfb      	ldrh	r3, [r7, #30]
 800c0c0:	b2db      	uxtb	r3, r3
 800c0c2:	2b01      	cmp	r3, #1
 800c0c4:	d102      	bne.n	800c0cc <phacDiscLoop_Sw_Int_CollisionResolutionA+0x1e0>
 800c0c6:	7ebb      	ldrb	r3, [r7, #26]
 800c0c8:	2b01      	cmp	r3, #1
 800c0ca:	d9dc      	bls.n	800c086 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x19a>
                    pDataParams->pPal1443p3aDataParams,
                    pDataParams->sTypeATargetInfo.aTypeA_I3P3[0].aAtqa);
            }

            /* Collision error may happen */
            pDataParams->bCollPend &= (uint8_t)~(uint8_t)PHAC_DISCLOOP_POS_BIT_MASK_A;
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	7f9b      	ldrb	r3, [r3, #30]
 800c0d0:	f023 0301 	bic.w	r3, r3, #1
 800c0d4:	b2da      	uxtb	r2, r3
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	779a      	strb	r2, [r3, #30]

            /* Some error that can't be handled */
            PH_CHECK_SUCCESS(status);
 800c0da:	8bfb      	ldrh	r3, [r7, #30]
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	d00e      	beq.n	800c0fe <phacDiscLoop_Sw_Int_CollisionResolutionA+0x212>
 800c0e0:	8bfb      	ldrh	r3, [r7, #30]
 800c0e2:	e202      	b.n	800c4ea <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fe>
        }
        else
        {
            /*Symbol 1*/
            if ((status & PH_ERR_MASK) != PH_ERR_COLLISION_ERROR)
 800c0e4:	8bfb      	ldrh	r3, [r7, #30]
 800c0e6:	b2db      	uxtb	r3, r3
 800c0e8:	2b03      	cmp	r3, #3
 800c0ea:	d008      	beq.n	800c0fe <phacDiscLoop_Sw_Int_CollisionResolutionA+0x212>
            {
                pDataParams->bCollPend &= (uint8_t)~(uint8_t)PHAC_DISCLOOP_POS_BIT_MASK_A;
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	7f9b      	ldrb	r3, [r3, #30]
 800c0f0:	f023 0301 	bic.w	r3, r3, #1
 800c0f4:	b2da      	uxtb	r2, r3
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	779a      	strb	r2, [r3, #30]
                return status;
 800c0fa:	8bfb      	ldrh	r3, [r7, #30]
 800c0fc:	e1f5      	b.n	800c4ea <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fe>
            }
        }
    }

    /*Symbol 2*/
    if(0U == (pDataParams->bUseAntiColl))
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c104:	2b00      	cmp	r3, #0
 800c106:	f040 81d9 	bne.w	800c4bc <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5d0>
    {
        /*Symbol 23*/
        pDataParams->bCollPend |= (uint8_t)PHAC_DISCLOOP_POS_BIT_MASK_A;
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	7f9b      	ldrb	r3, [r3, #30]
 800c10e:	f043 0301 	orr.w	r3, r3, #1
 800c112:	b2da      	uxtb	r2, r3
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	779a      	strb	r2, [r3, #30]
        return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_COLLISION_PENDING, PH_COMP_AC_DISCLOOP);
 800c118:	f244 0381 	movw	r3, #16513	@ 0x4081
 800c11c:	e1e5      	b.n	800c4ea <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fe>
    }

    while (bDeviceCount <= pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_A])
    {
        if (bTypeATagIdx <= pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_A])
 800c11e:	687b      	ldr	r3, [r7, #4]
 800c120:	7a9b      	ldrb	r3, [r3, #10]
 800c122:	7f3a      	ldrb	r2, [r7, #28]
 800c124:	429a      	cmp	r2, r3
 800c126:	f200 81c6 	bhi.w	800c4b6 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5ca>
        {
            /*Symbol 4*/
            pDataParams->bCollPend &= (uint8_t)~(uint8_t)PHAC_DISCLOOP_POS_BIT_MASK_A;
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	7f9b      	ldrb	r3, [r3, #30]
 800c12e:	f023 0301 	bic.w	r3, r3, #1
 800c132:	b2da      	uxtb	r2, r3
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	779a      	strb	r2, [r3, #30]

            /*Symbol 4, 16*/
            for (bCascadeCodeIdx=0; bCascadeCodeIdx<3U; bCascadeCodeIdx++)
 800c138:	2300      	movs	r3, #0
 800c13a:	76fb      	strb	r3, [r7, #27]
 800c13c:	e13f      	b.n	800c3be <phacDiscLoop_Sw_Int_CollisionResolutionA+0x4d2>
            {
                bTypeANvbUid = 0;
 800c13e:	2300      	movs	r3, #0
 800c140:	74fb      	strb	r3, [r7, #19]

                /* Anti-collision loop */
                while (bTypeANvbUid != 0x40U)
 800c142:	e0a8      	b.n	800c296 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x3aa>
                {
                    /*Symbol 5,6,7*/
                    status = phpalI14443p3a_Anticollision(
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800c148:	7efb      	ldrb	r3, [r7, #27]
 800c14a:	4a9a      	ldr	r2, [pc, #616]	@ (800c3b4 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x4c8>)
 800c14c:	5cd1      	ldrb	r1, [r2, r3]
 800c14e:	7cfc      	ldrb	r4, [r7, #19]
 800c150:	f107 020c 	add.w	r2, r7, #12
 800c154:	f107 0313 	add.w	r3, r7, #19
 800c158:	9301      	str	r3, [sp, #4]
 800c15a:	f107 030c 	add.w	r3, r7, #12
 800c15e:	9300      	str	r3, [sp, #0]
 800c160:	4623      	mov	r3, r4
 800c162:	f00a f87e 	bl	8016262 <phpalI14443p3a_Sw_Anticollision>
 800c166:	4603      	mov	r3, r0
 800c168:	83fb      	strh	r3, [r7, #30]
                        bTypeANvbUid,                        /* UID len = 0 */
                        aTypeAUid,                           /* UID out */
                        &bTypeANvbUid);                      /* UID out size */

                    /* As per EMVCo 3.1, wait for at least Tmin retransmission in case of timeout error. */
                    if (pDataParams->bOpeMode == RD_LIB_MODE_EMVCO)
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800c170:	2b01      	cmp	r3, #1
 800c172:	d12e      	bne.n	800c1d2 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x2e6>
                    {
                        bRetryCount = 0;
 800c174:	2300      	movs	r3, #0
 800c176:	76bb      	strb	r3, [r7, #26]
                        while (((status & PH_ERR_MASK) == PH_ERR_IO_TIMEOUT) && (bRetryCount < PH_NXPNFCRDLIB_CONFIG_EMVCO_RETRYCOUNT))
 800c178:	e024      	b.n	800c1c4 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x2d8>
                        {
                            bRetryCount++;
 800c17a:	7ebb      	ldrb	r3, [r7, #26]
 800c17c:	3301      	adds	r3, #1
 800c17e:	76bb      	strb	r3, [r7, #26]
                            /* Wait for at least Tmin retransmission delay. */
                            PH_CHECK_SUCCESS_FCT(status, phhalHw_Wait(
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c184:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 800c188:	2100      	movs	r1, #0
 800c18a:	4618      	mov	r0, r3
 800c18c:	f004 f918 	bl	80103c0 <phhalHw_Pn5180_Wait>
 800c190:	4603      	mov	r3, r0
 800c192:	83fb      	strh	r3, [r7, #30]
 800c194:	8bfb      	ldrh	r3, [r7, #30]
 800c196:	2b00      	cmp	r3, #0
 800c198:	d001      	beq.n	800c19e <phacDiscLoop_Sw_Int_CollisionResolutionA+0x2b2>
 800c19a:	8bfb      	ldrh	r3, [r7, #30]
 800c19c:	e1a5      	b.n	800c4ea <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fe>
                                pDataParams->pHalDataParams,
                                PHHAL_HW_TIME_MICROSECONDS,
                                PH_NXPNFCRDLIB_CONFIG_EMVCO_DEFAULT_RETRANSMISSION));

                            status = phpalI14443p3a_Anticollision(
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800c1a2:	7efb      	ldrb	r3, [r7, #27]
 800c1a4:	4a83      	ldr	r2, [pc, #524]	@ (800c3b4 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x4c8>)
 800c1a6:	5cd1      	ldrb	r1, [r2, r3]
 800c1a8:	7cfc      	ldrb	r4, [r7, #19]
 800c1aa:	f107 020c 	add.w	r2, r7, #12
 800c1ae:	f107 0313 	add.w	r3, r7, #19
 800c1b2:	9301      	str	r3, [sp, #4]
 800c1b4:	f107 030c 	add.w	r3, r7, #12
 800c1b8:	9300      	str	r3, [sp, #0]
 800c1ba:	4623      	mov	r3, r4
 800c1bc:	f00a f851 	bl	8016262 <phpalI14443p3a_Sw_Anticollision>
 800c1c0:	4603      	mov	r3, r0
 800c1c2:	83fb      	strh	r3, [r7, #30]
                        while (((status & PH_ERR_MASK) == PH_ERR_IO_TIMEOUT) && (bRetryCount < PH_NXPNFCRDLIB_CONFIG_EMVCO_RETRYCOUNT))
 800c1c4:	8bfb      	ldrh	r3, [r7, #30]
 800c1c6:	b2db      	uxtb	r3, r3
 800c1c8:	2b01      	cmp	r3, #1
 800c1ca:	d102      	bne.n	800c1d2 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x2e6>
 800c1cc:	7ebb      	ldrb	r3, [r7, #26]
 800c1ce:	2b01      	cmp	r3, #1
 800c1d0:	d9d3      	bls.n	800c17a <phacDiscLoop_Sw_Int_CollisionResolutionA+0x28e>
                                &bTypeANvbUid);                      /* UID out size */
                        }
                    }

                    /*Symbol 8, 13*/
                    if ((status & PH_ERR_MASK) == PH_ERR_COLLISION_ERROR)
 800c1d2:	8bfb      	ldrh	r3, [r7, #30]
 800c1d4:	b2db      	uxtb	r3, r3
 800c1d6:	2b03      	cmp	r3, #3
 800c1d8:	d158      	bne.n	800c28c <phacDiscLoop_Sw_Int_CollisionResolutionA+0x3a0>
                    {
                        /* Emvco: case_id TA302_00 */
                        if(pDataParams->bOpeMode == RD_LIB_MODE_EMVCO)
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800c1e0:	2b01      	cmp	r3, #1
 800c1e2:	d102      	bne.n	800c1ea <phacDiscLoop_Sw_Int_CollisionResolutionA+0x2fe>
                        {
                            /* Report Error to Application and Application will perform PICC Reset */
                            return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_COLLISION_PENDING, PH_COMP_AC_DISCLOOP);
 800c1e4:	f244 0381 	movw	r3, #16513	@ 0x4081
 800c1e8:	e17f      	b.n	800c4ea <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fe>
                        }

                        /*Symbol 9*/
                        pDataParams->bCollPend |= PHAC_DISCLOOP_POS_BIT_MASK_A;
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	7f9b      	ldrb	r3, [r3, #30]
 800c1ee:	f043 0301 	orr.w	r3, r3, #1
 800c1f2:	b2da      	uxtb	r2, r3
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	779a      	strb	r2, [r3, #30]
                        if(bTypeATagIdx >= pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_A])
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	7a9b      	ldrb	r3, [r3, #10]
 800c1fc:	7f3a      	ldrb	r2, [r7, #28]
 800c1fe:	429a      	cmp	r2, r3
 800c200:	d301      	bcc.n	800c206 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x31a>
                        {
                            /*Symbol 10*/
                            return PH_ERR_SUCCESS;
 800c202:	2300      	movs	r3, #0
 800c204:	e171      	b.n	800c4ea <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fe>
                        }

                        /* Increment the number of valid bits and set the collision bit to one and handle based on Byte and Bit boundaries. */
                        if ((bTypeANvbUid & ((uint8_t)0x07U)) <  (uint8_t)7U)
 800c206:	7cfb      	ldrb	r3, [r7, #19]
 800c208:	f003 0307 	and.w	r3, r3, #7
 800c20c:	2b06      	cmp	r3, #6
 800c20e:	dc1d      	bgt.n	800c24c <phacDiscLoop_Sw_Int_CollisionResolutionA+0x360>
                        {
                            bTypeANvbUid++;
 800c210:	7cfb      	ldrb	r3, [r7, #19]
 800c212:	3301      	adds	r3, #1
 800c214:	b2db      	uxtb	r3, r3
 800c216:	74fb      	strb	r3, [r7, #19]

                            /* Set collision bit to 1 to resolve tag with highest UID */
                            aTypeAUid[(uint8_t)((bTypeANvbUid & 0xF0U) >> 4U)] |= (uint8_t)(0x01 << ((bTypeANvbUid & ((uint8_t)0x07U)) - 1U));
 800c218:	7cfb      	ldrb	r3, [r7, #19]
 800c21a:	091b      	lsrs	r3, r3, #4
 800c21c:	b2db      	uxtb	r3, r3
 800c21e:	3320      	adds	r3, #32
 800c220:	443b      	add	r3, r7
 800c222:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 800c226:	7cfb      	ldrb	r3, [r7, #19]
 800c228:	f003 0307 	and.w	r3, r3, #7
 800c22c:	3b01      	subs	r3, #1
 800c22e:	2101      	movs	r1, #1
 800c230:	fa01 f303 	lsl.w	r3, r1, r3
 800c234:	b2db      	uxtb	r3, r3
 800c236:	7cf9      	ldrb	r1, [r7, #19]
 800c238:	0909      	lsrs	r1, r1, #4
 800c23a:	b2c9      	uxtb	r1, r1
 800c23c:	4313      	orrs	r3, r2
 800c23e:	b2da      	uxtb	r2, r3
 800c240:	f101 0320 	add.w	r3, r1, #32
 800c244:	443b      	add	r3, r7
 800c246:	f803 2c14 	strb.w	r2, [r3, #-20]
 800c24a:	e024      	b.n	800c296 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x3aa>
                        }
                        else
                        {
                            bTypeANvbUid = (uint8_t)((((bTypeANvbUid & 0xF0U) >> 4U) + 1U) << 4U);
 800c24c:	7cfb      	ldrb	r3, [r7, #19]
 800c24e:	091b      	lsrs	r3, r3, #4
 800c250:	b2db      	uxtb	r3, r3
 800c252:	3301      	adds	r3, #1
 800c254:	b2db      	uxtb	r3, r3
 800c256:	011b      	lsls	r3, r3, #4
 800c258:	b2db      	uxtb	r3, r3
 800c25a:	74fb      	strb	r3, [r7, #19]

                            /* Set collision bit to 1 to resolve tag with highest UID */
                            aTypeAUid[(uint8_t)(((bTypeANvbUid & 0xF0U) >> 4U) - 1U)] |= (uint8_t)(0x80U);
 800c25c:	7cfb      	ldrb	r3, [r7, #19]
 800c25e:	091b      	lsrs	r3, r3, #4
 800c260:	b2db      	uxtb	r3, r3
 800c262:	3b01      	subs	r3, #1
 800c264:	b2db      	uxtb	r3, r3
 800c266:	3320      	adds	r3, #32
 800c268:	443b      	add	r3, r7
 800c26a:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 800c26e:	7cfa      	ldrb	r2, [r7, #19]
 800c270:	0912      	lsrs	r2, r2, #4
 800c272:	b2d2      	uxtb	r2, r2
 800c274:	3a01      	subs	r2, #1
 800c276:	b2d2      	uxtb	r2, r2
 800c278:	4611      	mov	r1, r2
 800c27a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c27e:	b2da      	uxtb	r2, r3
 800c280:	f101 0320 	add.w	r3, r1, #32
 800c284:	443b      	add	r3, r7
 800c286:	f803 2c14 	strb.w	r2, [r3, #-20]
 800c28a:	e004      	b.n	800c296 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x3aa>
                    }
                    else
                    {
                        /* Check success */
                        /* Some error that can't be handled */
                        PH_CHECK_SUCCESS(status); /* TA302_01*/
 800c28c:	8bfb      	ldrh	r3, [r7, #30]
 800c28e:	2b00      	cmp	r3, #0
 800c290:	d001      	beq.n	800c296 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x3aa>
 800c292:	8bfb      	ldrh	r3, [r7, #30]
 800c294:	e129      	b.n	800c4ea <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fe>
                while (bTypeANvbUid != 0x40U)
 800c296:	7cfb      	ldrb	r3, [r7, #19]
 800c298:	2b40      	cmp	r3, #64	@ 0x40
 800c29a:	f47f af53 	bne.w	800c144 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x258>
                    }
                } /*End of while (bTypeANvbUid != 0x40U)*/

                /* Atqa(which indicates NFCID1 size) is invalid since collision is encountered while receiving Atqa */
                if (bCollDetected == PH_OFF)
 800c29e:	7e7b      	ldrb	r3, [r7, #25]
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	d12d      	bne.n	800c300 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x414>
                    * ISO14443-3 Article 6.5.2.1
                    * EMVCo article 5.4.2
                    * So For Single UID Size The NFC Forum Device MUST set nfcid10 of a single-size NFCID1 and nfcid13
                    * of a double-size NFCID1 to a value different from 88h.
                    */
                    if(((0U == ((pDataParams->bCollPend & PHAC_DISCLOOP_POS_BIT_MASK_A))))
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	7f9b      	ldrb	r3, [r3, #30]
 800c2a8:	f003 0301 	and.w	r3, r3, #1
 800c2ac:	2b00      	cmp	r3, #0
 800c2ae:	d127      	bne.n	800c300 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x414>
                       && ((((pDataParams->sTypeATargetInfo.aTypeA_I3P3[bTypeATagIdx].aAtqa[0] & 0xC0U) == 0x00U)
 800c2b0:	7f3a      	ldrb	r2, [r7, #28]
 800c2b2:	6879      	ldr	r1, [r7, #4]
 800c2b4:	4613      	mov	r3, r2
 800c2b6:	011b      	lsls	r3, r3, #4
 800c2b8:	1a9b      	subs	r3, r3, r2
 800c2ba:	440b      	add	r3, r1
 800c2bc:	335e      	adds	r3, #94	@ 0x5e
 800c2be:	781b      	ldrb	r3, [r3, #0]
 800c2c0:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800c2c4:	2b00      	cmp	r3, #0
 800c2c6:	d104      	bne.n	800c2d2 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x3e6>
                       && (aCascadeCodes[bCascadeCodeIdx] == PHPAL_I14443P3A_CASCADE_LEVEL_1))
 800c2c8:	7efb      	ldrb	r3, [r7, #27]
 800c2ca:	4a3a      	ldr	r2, [pc, #232]	@ (800c3b4 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x4c8>)
 800c2cc:	5cd3      	ldrb	r3, [r2, r3]
 800c2ce:	2b93      	cmp	r3, #147	@ 0x93
 800c2d0:	d010      	beq.n	800c2f4 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x408>
                       || (((pDataParams->sTypeATargetInfo.aTypeA_I3P3[bTypeATagIdx].aAtqa[0] & 0xC0U) == 0x40U)
 800c2d2:	7f3a      	ldrb	r2, [r7, #28]
 800c2d4:	6879      	ldr	r1, [r7, #4]
 800c2d6:	4613      	mov	r3, r2
 800c2d8:	011b      	lsls	r3, r3, #4
 800c2da:	1a9b      	subs	r3, r3, r2
 800c2dc:	440b      	add	r3, r1
 800c2de:	335e      	adds	r3, #94	@ 0x5e
 800c2e0:	781b      	ldrb	r3, [r3, #0]
 800c2e2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800c2e6:	2b40      	cmp	r3, #64	@ 0x40
 800c2e8:	d10a      	bne.n	800c300 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x414>
                       && (aCascadeCodes[bCascadeCodeIdx] == PHPAL_I14443P3A_CASCADE_LEVEL_2)))
 800c2ea:	7efb      	ldrb	r3, [r7, #27]
 800c2ec:	4a31      	ldr	r2, [pc, #196]	@ (800c3b4 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x4c8>)
 800c2ee:	5cd3      	ldrb	r3, [r2, r3]
 800c2f0:	2b95      	cmp	r3, #149	@ 0x95
 800c2f2:	d105      	bne.n	800c300 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x414>
                       && (aTypeAUid[0] == 0x88U))
 800c2f4:	7b3b      	ldrb	r3, [r7, #12]
 800c2f6:	2b88      	cmp	r3, #136	@ 0x88
 800c2f8:	d102      	bne.n	800c300 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x414>
                    {
                        return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_AC_DISCLOOP);
 800c2fa:	f244 0306 	movw	r3, #16390	@ 0x4006
 800c2fe:	e0f4      	b.n	800c4ea <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fe>
                    }
                }

                /*symbol 14*/
                status = phpalI14443p3a_Select(
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800c304:	7efb      	ldrb	r3, [r7, #27]
 800c306:	4a2b      	ldr	r2, [pc, #172]	@ (800c3b4 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x4c8>)
 800c308:	5cd1      	ldrb	r1, [r2, r3]
 800c30a:	7f3a      	ldrb	r2, [r7, #28]
 800c30c:	4613      	mov	r3, r2
 800c30e:	011b      	lsls	r3, r3, #4
 800c310:	1a9b      	subs	r3, r3, r2
 800c312:	3360      	adds	r3, #96	@ 0x60
 800c314:	687a      	ldr	r2, [r7, #4]
 800c316:	4413      	add	r3, r2
 800c318:	330b      	adds	r3, #11
 800c31a:	f107 020c 	add.w	r2, r7, #12
 800c31e:	f00a f9d7 	bl	80166d0 <phpalI14443p3a_Sw_Select>
 800c322:	4603      	mov	r3, r0
 800c324:	83fb      	strh	r3, [r7, #30]
                    aCascadeCodes[bCascadeCodeIdx],
                    aTypeAUid,
                    &pDataParams->sTypeATargetInfo.aTypeA_I3P3[bTypeATagIdx].aSak);

                /* As per EMVCo 3.1, wait for at least Tmin retransmission in case of timeout error. */
                if (pDataParams->bOpeMode == RD_LIB_MODE_EMVCO)
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800c32c:	2b01      	cmp	r3, #1
 800c32e:	d12e      	bne.n	800c38e <phacDiscLoop_Sw_Int_CollisionResolutionA+0x4a2>
                {
                    bRetryCount = 0;
 800c330:	2300      	movs	r3, #0
 800c332:	76bb      	strb	r3, [r7, #26]
                    while (((status & PH_ERR_MASK) == PH_ERR_IO_TIMEOUT) && (bRetryCount < PH_NXPNFCRDLIB_CONFIG_EMVCO_RETRYCOUNT))
 800c334:	e024      	b.n	800c380 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x494>
                    {
                        bRetryCount++;
 800c336:	7ebb      	ldrb	r3, [r7, #26]
 800c338:	3301      	adds	r3, #1
 800c33a:	76bb      	strb	r3, [r7, #26]
                        /* Wait for at least Tmin retransmission delay. */
                        PH_CHECK_SUCCESS_FCT(status, phhalHw_Wait(
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c340:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 800c344:	2100      	movs	r1, #0
 800c346:	4618      	mov	r0, r3
 800c348:	f004 f83a 	bl	80103c0 <phhalHw_Pn5180_Wait>
 800c34c:	4603      	mov	r3, r0
 800c34e:	83fb      	strh	r3, [r7, #30]
 800c350:	8bfb      	ldrh	r3, [r7, #30]
 800c352:	2b00      	cmp	r3, #0
 800c354:	d001      	beq.n	800c35a <phacDiscLoop_Sw_Int_CollisionResolutionA+0x46e>
 800c356:	8bfb      	ldrh	r3, [r7, #30]
 800c358:	e0c7      	b.n	800c4ea <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fe>
                            pDataParams->pHalDataParams,
                            PHHAL_HW_TIME_MICROSECONDS,
                            PH_NXPNFCRDLIB_CONFIG_EMVCO_DEFAULT_RETRANSMISSION));

                        status = phpalI14443p3a_Select(
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800c35e:	7efb      	ldrb	r3, [r7, #27]
 800c360:	4a14      	ldr	r2, [pc, #80]	@ (800c3b4 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x4c8>)
 800c362:	5cd1      	ldrb	r1, [r2, r3]
 800c364:	7f3a      	ldrb	r2, [r7, #28]
 800c366:	4613      	mov	r3, r2
 800c368:	011b      	lsls	r3, r3, #4
 800c36a:	1a9b      	subs	r3, r3, r2
 800c36c:	3360      	adds	r3, #96	@ 0x60
 800c36e:	687a      	ldr	r2, [r7, #4]
 800c370:	4413      	add	r3, r2
 800c372:	330b      	adds	r3, #11
 800c374:	f107 020c 	add.w	r2, r7, #12
 800c378:	f00a f9aa 	bl	80166d0 <phpalI14443p3a_Sw_Select>
 800c37c:	4603      	mov	r3, r0
 800c37e:	83fb      	strh	r3, [r7, #30]
                    while (((status & PH_ERR_MASK) == PH_ERR_IO_TIMEOUT) && (bRetryCount < PH_NXPNFCRDLIB_CONFIG_EMVCO_RETRYCOUNT))
 800c380:	8bfb      	ldrh	r3, [r7, #30]
 800c382:	b2db      	uxtb	r3, r3
 800c384:	2b01      	cmp	r3, #1
 800c386:	d102      	bne.n	800c38e <phacDiscLoop_Sw_Int_CollisionResolutionA+0x4a2>
 800c388:	7ebb      	ldrb	r3, [r7, #26]
 800c38a:	2b01      	cmp	r3, #1
 800c38c:	d9d3      	bls.n	800c336 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x44a>
                            aTypeAUid,
                            &pDataParams->sTypeATargetInfo.aTypeA_I3P3[bTypeATagIdx].aSak);
                    }
                }

                if ((status & PH_ERR_MASK) == PH_ERR_SUCCESS)
 800c38e:	8bfb      	ldrh	r3, [r7, #30]
 800c390:	b2db      	uxtb	r3, r3
 800c392:	2b00      	cmp	r3, #0
 800c394:	d10c      	bne.n	800c3b0 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x4c4>
                {
                    /*Symbol 15*/
                    if ((0U == (pDataParams->sTypeATargetInfo.aTypeA_I3P3[bTypeATagIdx].aSak & 0x04U)))
 800c396:	7f3a      	ldrb	r2, [r7, #28]
 800c398:	6879      	ldr	r1, [r7, #4]
 800c39a:	4613      	mov	r3, r2
 800c39c:	011b      	lsls	r3, r3, #4
 800c39e:	1a9b      	subs	r3, r3, r2
 800c3a0:	440b      	add	r3, r1
 800c3a2:	336b      	adds	r3, #107	@ 0x6b
 800c3a4:	781b      	ldrb	r3, [r3, #0]
 800c3a6:	f003 0304 	and.w	r3, r3, #4
 800c3aa:	2b00      	cmp	r3, #0
 800c3ac:	d104      	bne.n	800c3b8 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x4cc>
                    {
                        /*UID Complete*/
                        break;
 800c3ae:	e00a      	b.n	800c3c6 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x4da>
                    }
                }
                else
                {
                    return status;
 800c3b0:	8bfb      	ldrh	r3, [r7, #30]
 800c3b2:	e09a      	b.n	800c4ea <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fe>
 800c3b4:	08026fc0 	.word	0x08026fc0
            for (bCascadeCodeIdx=0; bCascadeCodeIdx<3U; bCascadeCodeIdx++)
 800c3b8:	7efb      	ldrb	r3, [r7, #27]
 800c3ba:	3301      	adds	r3, #1
 800c3bc:	76fb      	strb	r3, [r7, #27]
 800c3be:	7efb      	ldrb	r3, [r7, #27]
 800c3c0:	2b02      	cmp	r3, #2
 800c3c2:	f67f aebc 	bls.w	800c13e <phacDiscLoop_Sw_Int_CollisionResolutionA+0x252>
                }

            } /*for()*/

            /* If select was successful */
            if (status == PH_ERR_SUCCESS)
 800c3c6:	8bfb      	ldrh	r3, [r7, #30]
 800c3c8:	2b00      	cmp	r3, #0
 800c3ca:	d174      	bne.n	800c4b6 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5ca>
            {
                /*Symbol 18*/
                status = phpalI14443p3a_GetSerialNo(
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800c3d0:	7f3a      	ldrb	r2, [r7, #28]
 800c3d2:	4613      	mov	r3, r2
 800c3d4:	011b      	lsls	r3, r3, #4
 800c3d6:	1a9b      	subs	r3, r3, r2
 800c3d8:	3358      	adds	r3, #88	@ 0x58
 800c3da:	687a      	ldr	r2, [r7, #4]
 800c3dc:	4413      	add	r3, r2
 800c3de:	f103 0108 	add.w	r1, r3, #8
 800c3e2:	7f3a      	ldrb	r2, [r7, #28]
 800c3e4:	4613      	mov	r3, r2
 800c3e6:	011b      	lsls	r3, r3, #4
 800c3e8:	1a9b      	subs	r3, r3, r2
 800c3ea:	3360      	adds	r3, #96	@ 0x60
 800c3ec:	687a      	ldr	r2, [r7, #4]
 800c3ee:	4413      	add	r3, r2
 800c3f0:	330a      	adds	r3, #10
 800c3f2:	461a      	mov	r2, r3
 800c3f4:	f00a fc3d 	bl	8016c72 <phpalI14443p3a_Sw_GetSerialNo>
 800c3f8:	4603      	mov	r3, r0
 800c3fa:	83fb      	strh	r3, [r7, #30]
                    pDataParams->pPal1443p3aDataParams,
                    &pDataParams->sTypeATargetInfo.aTypeA_I3P3[bTypeATagIdx].aUid[0],
                    &pDataParams->sTypeATargetInfo.aTypeA_I3P3[bTypeATagIdx].bUidSize);

                PH_CHECK_SUCCESS(status);
 800c3fc:	8bfb      	ldrh	r3, [r7, #30]
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	d001      	beq.n	800c406 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x51a>
 800c402:	8bfb      	ldrh	r3, [r7, #30]
 800c404:	e071      	b.n	800c4ea <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fe>

                /*Symbol 17*/
                bTypeATagIdx++;
 800c406:	7f3b      	ldrb	r3, [r7, #28]
 800c408:	3301      	adds	r3, #1
 800c40a:	773b      	strb	r3, [r7, #28]

                /*Symbol 19*/
                if((0U != ((pDataParams->bCollPend & PHAC_DISCLOOP_POS_BIT_MASK_A))) && (bTypeATagIdx < pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_A]))
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	7f9b      	ldrb	r3, [r3, #30]
 800c410:	f003 0301 	and.w	r3, r3, #1
 800c414:	2b00      	cmp	r3, #0
 800c416:	d057      	beq.n	800c4c8 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5dc>
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	7a9b      	ldrb	r3, [r3, #10]
 800c41c:	7f3a      	ldrb	r2, [r7, #28]
 800c41e:	429a      	cmp	r2, r3
 800c420:	d252      	bcs.n	800c4c8 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5dc>
                {
                    /* Symbol 20 */
                    status = phpalI14443p3a_HaltA(pDataParams->pPal1443p3aDataParams);
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c426:	4618      	mov	r0, r3
 800c428:	f009 fec4 	bl	80161b4 <phpalI14443p3a_Sw_HaltA>
 800c42c:	4603      	mov	r3, r0
 800c42e:	83fb      	strh	r3, [r7, #30]
                    if (status != PH_ERR_SUCCESS)
 800c430:	8bfb      	ldrh	r3, [r7, #30]
 800c432:	2b00      	cmp	r3, #0
 800c434:	d001      	beq.n	800c43a <phacDiscLoop_Sw_Int_CollisionResolutionA+0x54e>
                    {
                        /* Halt A has failed, can't count this as detected tag */
                        return status;
 800c436:	8bfb      	ldrh	r3, [r7, #30]
 800c438:	e057      	b.n	800c4ea <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fe>
                    }

                    /* Update the corresponding Layer 3 dataparam to indicate the Tag is in HALT State. */
                    (pDataParams->sTypeATargetInfo).aTypeA_I3P3[bTypeATagIdx - (uint8_t)1U].bSleep = (uint8_t)1U;
 800c43a:	7f3b      	ldrb	r3, [r7, #28]
 800c43c:	1e5a      	subs	r2, r3, #1
 800c43e:	6879      	ldr	r1, [r7, #4]
 800c440:	4613      	mov	r3, r2
 800c442:	011b      	lsls	r3, r3, #4
 800c444:	1a9b      	subs	r3, r3, r2
 800c446:	440b      	add	r3, r1
 800c448:	336c      	adds	r3, #108	@ 0x6c
 800c44a:	2201      	movs	r2, #1
 800c44c:	701a      	strb	r2, [r3, #0]

                    /* Symbol 21 */
                    status = phpalI14443p3a_RequestA(
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800c452:	7f3a      	ldrb	r2, [r7, #28]
 800c454:	4613      	mov	r3, r2
 800c456:	011b      	lsls	r3, r3, #4
 800c458:	1a9b      	subs	r3, r3, r2
 800c45a:	3358      	adds	r3, #88	@ 0x58
 800c45c:	687a      	ldr	r2, [r7, #4]
 800c45e:	4413      	add	r3, r2
 800c460:	3306      	adds	r3, #6
 800c462:	4619      	mov	r1, r3
 800c464:	f009 fe88 	bl	8016178 <phpalI14443p3a_Sw_RequestA>
 800c468:	4603      	mov	r3, r0
 800c46a:	83fb      	strh	r3, [r7, #30]
                        pDataParams->pPal1443p3aDataParams,
                        pDataParams->sTypeATargetInfo.aTypeA_I3P3[bTypeATagIdx].aAtqa);

                    if((status & PH_ERR_MASK) == PH_ERR_SUCCESS)
 800c46c:	8bfb      	ldrh	r3, [r7, #30]
 800c46e:	b2db      	uxtb	r3, r3
 800c470:	2b00      	cmp	r3, #0
 800c472:	d112      	bne.n	800c49a <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5ae>
                    {
                        /*Symbol 3*/
                        if(pDataParams->sTypeATargetInfo.aTypeA_I3P3[bTypeATagIdx].aAtqa[0] == 0x00U)
 800c474:	7f3a      	ldrb	r2, [r7, #28]
 800c476:	6879      	ldr	r1, [r7, #4]
 800c478:	4613      	mov	r3, r2
 800c47a:	011b      	lsls	r3, r3, #4
 800c47c:	1a9b      	subs	r3, r3, r2
 800c47e:	440b      	add	r3, r1
 800c480:	335e      	adds	r3, #94	@ 0x5e
 800c482:	781b      	ldrb	r3, [r3, #0]
 800c484:	2b00      	cmp	r3, #0
 800c486:	d116      	bne.n	800c4b6 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5ca>
                        {
                            /*Symbol 23*/
                            pDataParams->bCollPend |= PHAC_DISCLOOP_POS_BIT_MASK_A;
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	7f9b      	ldrb	r3, [r3, #30]
 800c48c:	f043 0301 	orr.w	r3, r3, #1
 800c490:	b2da      	uxtb	r2, r3
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	779a      	strb	r2, [r3, #30]
                            return PH_ERR_SUCCESS;
 800c496:	2300      	movs	r3, #0
 800c498:	e027      	b.n	800c4ea <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fe>
                        }
                    }
                    else if((status & PH_ERR_MASK) == PH_ERR_COLLISION_ERROR)
 800c49a:	8bfb      	ldrh	r3, [r7, #30]
 800c49c:	b2db      	uxtb	r3, r3
 800c49e:	2b03      	cmp	r3, #3
 800c4a0:	d107      	bne.n	800c4b2 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5c6>
                    {
                        /* More device to resolve */
                        pDataParams->bCollPend |= PHAC_DISCLOOP_POS_BIT_MASK_A;
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	7f9b      	ldrb	r3, [r3, #30]
 800c4a6:	f043 0301 	orr.w	r3, r3, #1
 800c4aa:	b2da      	uxtb	r2, r3
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	779a      	strb	r2, [r3, #30]
 800c4b0:	e001      	b.n	800c4b6 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5ca>
                    }
                    else
                    {
                        return status;
 800c4b2:	8bfb      	ldrh	r3, [r7, #30]
 800c4b4:	e019      	b.n	800c4ea <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fe>
                {
                    break;
                }
            }
        }
        bDeviceCount++;
 800c4b6:	7f7b      	ldrb	r3, [r7, #29]
 800c4b8:	3301      	adds	r3, #1
 800c4ba:	777b      	strb	r3, [r7, #29]
    while (bDeviceCount <= pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_A])
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	7a9b      	ldrb	r3, [r3, #10]
 800c4c0:	7f7a      	ldrb	r2, [r7, #29]
 800c4c2:	429a      	cmp	r2, r3
 800c4c4:	f67f ae2b 	bls.w	800c11e <phacDiscLoop_Sw_Int_CollisionResolutionA+0x232>
    } /* End of while(bDeviceCount < pDataParams->baPasConDevLim[0]) */

    pDataParams->sTypeATargetInfo.bTotalTagsFound = bTypeATagIdx;
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	7f3a      	ldrb	r2, [r7, #28]
 800c4cc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    pDataParams->bNumOfCards = bTypeATagIdx;
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	7f3a      	ldrb	r2, [r7, #28]
 800c4d4:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

    if(pDataParams->sTypeATargetInfo.bTotalTagsFound == 0U)
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800c4de:	2b00      	cmp	r3, #0
 800c4e0:	d102      	bne.n	800c4e8 <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fc>
    {
        return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_NO_DEVICE_RESOLVED, PH_COMP_AC_DISCLOOP);
 800c4e2:	f244 0385 	movw	r3, #16517	@ 0x4085
 800c4e6:	e000      	b.n	800c4ea <phacDiscLoop_Sw_Int_CollisionResolutionA+0x5fe>
    }

    return PH_ERR_SUCCESS;
 800c4e8:	2300      	movs	r3, #0
#else /* NXPBUILD__PHAC_DISCLOOP_TYPEA_TAGS */
    return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_COMMAND, PH_COMP_AC_DISCLOOP);
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEA_TAGS */
}
 800c4ea:	4618      	mov	r0, r3
 800c4ec:	3724      	adds	r7, #36	@ 0x24
 800c4ee:	46bd      	mov	sp, r7
 800c4f0:	bd90      	pop	{r4, r7, pc}
 800c4f2:	bf00      	nop

0800c4f4 <phacDiscLoop_Sw_Int_ActivateA>:

phStatus_t phacDiscLoop_Sw_Int_ActivateA(
                                         phacDiscLoop_Sw_DataParams_t * pDataParams,
                                         uint8_t bTypeATagIdx
                                         )
{
 800c4f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c4f8:	b090      	sub	sp, #64	@ 0x40
 800c4fa:	af06      	add	r7, sp, #24
 800c4fc:	6078      	str	r0, [r7, #4]
 800c4fe:	460b      	mov	r3, r1
 800c500:	70fb      	strb	r3, [r7, #3]
#if defined (NXPBUILD__PHAC_DISCLOOP_TYPEA_TAGS)
    phStatus_t   PH_MEMLOC_REM status = PH_ERR_SUCCESS;
 800c502:	2300      	movs	r3, #0
 800c504:	84bb      	strh	r3, [r7, #36]	@ 0x24
    uint8_t      PH_MEMLOC_BUF aUid[10];
    uint8_t      PH_MEMLOC_REM bUidLen;
    uint8_t      PH_MEMLOC_REM bMoreCardsAvailable;
    uint8_t      PH_MEMLOC_REM bTagType;
    uint8_t      PH_MEMLOC_REM bIndex;
    uint8_t      PH_MEMLOC_REM bActiveDevice = 0;
 800c506:	2300      	movs	r3, #0
 800c508:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    uint8_t      PH_MEMLOC_REM bFsdi;
    uint8_t      PH_MEMLOC_REM bFsci;
    uint16_t     PH_MEMLOC_REM wDataRate;
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEA_I3P4_TAGS */

    if ((bTypeATagIdx >= pDataParams->sTypeATargetInfo.bTotalTagsFound) || ( bTypeATagIdx >= PHAC_DISCLOOP_CFG_MAX_CARDS_SUPPORTED ))
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800c512:	78fa      	ldrb	r2, [r7, #3]
 800c514:	429a      	cmp	r2, r3
 800c516:	d202      	bcs.n	800c51e <phacDiscLoop_Sw_Int_ActivateA+0x2a>
 800c518:	78fb      	ldrb	r3, [r7, #3]
 800c51a:	2b00      	cmp	r3, #0
 800c51c:	d002      	beq.n	800c524 <phacDiscLoop_Sw_Int_ActivateA+0x30>
    {
        /* Out of range or no such card found yet */
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800c51e:	f244 0321 	movw	r3, #16417	@ 0x4021
 800c522:	e206      	b.n	800c932 <phacDiscLoop_Sw_Int_ActivateA+0x43e>
    }

    if(pDataParams->sTypeATargetInfo.bTotalTagsFound > PHAC_DISCLOOP_CFG_MAX_CARDS_SUPPORTED)
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800c52a:	2b01      	cmp	r3, #1
 800c52c:	d902      	bls.n	800c534 <phacDiscLoop_Sw_Int_ActivateA+0x40>
    {
        /* To fix coverity issue */
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INTERNAL_ERROR, PH_COMP_AC_DISCLOOP);
 800c52e:	f244 037f 	movw	r3, #16511	@ 0x407f
 800c532:	e1fe      	b.n	800c932 <phacDiscLoop_Sw_Int_ActivateA+0x43e>
    }

    /* If it is Single device or selected device is at last position, In both case device is already active */
    if(pDataParams->sTypeATargetInfo.aTypeA_I3P3[bTypeATagIdx].bSleep == 1U) /* Step 0 */
 800c534:	78fa      	ldrb	r2, [r7, #3]
 800c536:	6879      	ldr	r1, [r7, #4]
 800c538:	4613      	mov	r3, r2
 800c53a:	011b      	lsls	r3, r3, #4
 800c53c:	1a9b      	subs	r3, r3, r2
 800c53e:	440b      	add	r3, r1
 800c540:	336c      	adds	r3, #108	@ 0x6c
 800c542:	781b      	ldrb	r3, [r3, #0]
 800c544:	2b01      	cmp	r3, #1
 800c546:	d175      	bne.n	800c634 <phacDiscLoop_Sw_Int_ActivateA+0x140>
    {
        for (bIndex = 0; bIndex < pDataParams->sTypeATargetInfo.bTotalTagsFound; bIndex++)
 800c548:	2300      	movs	r3, #0
 800c54a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c54e:	e021      	b.n	800c594 <phacDiscLoop_Sw_Int_ActivateA+0xa0>
        {
            /* Step 1 */
            if ((pDataParams->sTypeATargetInfo.aTypeA_I3P3[bIndex].bSleep == 0U) && (bIndex != bTypeATagIdx))
 800c550:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800c554:	6879      	ldr	r1, [r7, #4]
 800c556:	4613      	mov	r3, r2
 800c558:	011b      	lsls	r3, r3, #4
 800c55a:	1a9b      	subs	r3, r3, r2
 800c55c:	440b      	add	r3, r1
 800c55e:	336c      	adds	r3, #108	@ 0x6c
 800c560:	781b      	ldrb	r3, [r3, #0]
 800c562:	2b00      	cmp	r3, #0
 800c564:	d111      	bne.n	800c58a <phacDiscLoop_Sw_Int_ActivateA+0x96>
 800c566:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800c56a:	78fb      	ldrb	r3, [r7, #3]
 800c56c:	429a      	cmp	r2, r3
 800c56e:	d00c      	beq.n	800c58a <phacDiscLoop_Sw_Int_ActivateA+0x96>
            {
                bActiveDevice = 1;
 800c570:	2301      	movs	r3, #1
 800c572:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
                /* Update dataparam to indicate that the tag will now be moved to IDLE state. */
                pDataParams->sTypeATargetInfo.aTypeA_I3P3[bIndex].bSleep = 1U;
 800c576:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800c57a:	6879      	ldr	r1, [r7, #4]
 800c57c:	4613      	mov	r3, r2
 800c57e:	011b      	lsls	r3, r3, #4
 800c580:	1a9b      	subs	r3, r3, r2
 800c582:	440b      	add	r3, r1
 800c584:	336c      	adds	r3, #108	@ 0x6c
 800c586:	2201      	movs	r2, #1
 800c588:	701a      	strb	r2, [r3, #0]
        for (bIndex = 0; bIndex < pDataParams->sTypeATargetInfo.bTotalTagsFound; bIndex++)
 800c58a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c58e:	3301      	adds	r3, #1
 800c590:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800c59a:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800c59e:	429a      	cmp	r2, r3
 800c5a0:	d3d6      	bcc.n	800c550 <phacDiscLoop_Sw_Int_ActivateA+0x5c>
            }
        }
        if (bActiveDevice != 0U)
 800c5a2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c5a6:	2b00      	cmp	r3, #0
 800c5a8:	d00b      	beq.n	800c5c2 <phacDiscLoop_Sw_Int_ActivateA+0xce>
        {
            /* Step 2 of Activation flow */
            status = phpalI14443p3a_HaltA(pDataParams->pPal1443p3aDataParams);
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c5ae:	4618      	mov	r0, r3
 800c5b0:	f009 fe00 	bl	80161b4 <phpalI14443p3a_Sw_HaltA>
 800c5b4:	4603      	mov	r3, r0
 800c5b6:	84bb      	strh	r3, [r7, #36]	@ 0x24
            if (status != PH_ERR_SUCCESS)
 800c5b8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c5ba:	2b00      	cmp	r3, #0
 800c5bc:	d001      	beq.n	800c5c2 <phacDiscLoop_Sw_Int_ActivateA+0xce>
            {
                /* Halt A has failed, can't count this as detected tag */
                return status;
 800c5be:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c5c0:	e1b7      	b.n	800c932 <phacDiscLoop_Sw_Int_ActivateA+0x43e>
            }
        }

        /* Activate the card in sleep with given UID */
        PH_CHECK_SUCCESS_FCT(status, phpalI14443p3a_ActivateCard(
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800c5c6:	78fa      	ldrb	r2, [r7, #3]
 800c5c8:	4613      	mov	r3, r2
 800c5ca:	011b      	lsls	r3, r3, #4
 800c5cc:	1a9b      	subs	r3, r3, r2
 800c5ce:	3358      	adds	r3, #88	@ 0x58
 800c5d0:	687a      	ldr	r2, [r7, #4]
 800c5d2:	4413      	add	r3, r2
 800c5d4:	f103 0408 	add.w	r4, r3, #8
 800c5d8:	78fa      	ldrb	r2, [r7, #3]
 800c5da:	6879      	ldr	r1, [r7, #4]
 800c5dc:	4613      	mov	r3, r2
 800c5de:	011b      	lsls	r3, r3, #4
 800c5e0:	1a9b      	subs	r3, r3, r2
 800c5e2:	440b      	add	r3, r1
 800c5e4:	336a      	adds	r3, #106	@ 0x6a
 800c5e6:	7819      	ldrb	r1, [r3, #0]
 800c5e8:	78fa      	ldrb	r2, [r7, #3]
 800c5ea:	4613      	mov	r3, r2
 800c5ec:	011b      	lsls	r3, r3, #4
 800c5ee:	1a9b      	subs	r3, r3, r2
 800c5f0:	3360      	adds	r3, #96	@ 0x60
 800c5f2:	687a      	ldr	r2, [r7, #4]
 800c5f4:	4413      	add	r3, r2
 800c5f6:	330b      	adds	r3, #11
 800c5f8:	f107 0518 	add.w	r5, r7, #24
 800c5fc:	f107 0216 	add.w	r2, r7, #22
 800c600:	9202      	str	r2, [sp, #8]
 800c602:	9301      	str	r3, [sp, #4]
 800c604:	f107 0317 	add.w	r3, r7, #23
 800c608:	9300      	str	r3, [sp, #0]
 800c60a:	462b      	mov	r3, r5
 800c60c:	460a      	mov	r2, r1
 800c60e:	4621      	mov	r1, r4
 800c610:	f00a f876 	bl	8016700 <phpalI14443p3a_Sw_ActivateCard>
 800c614:	4603      	mov	r3, r0
 800c616:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800c618:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	d001      	beq.n	800c622 <phacDiscLoop_Sw_Int_ActivateA+0x12e>
 800c61e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c620:	e187      	b.n	800c932 <phacDiscLoop_Sw_Int_ActivateA+0x43e>
            aUid,
            &bUidLen,
            &(((pDataParams->sTypeATargetInfo).aTypeA_I3P3[bTypeATagIdx]).aSak),
            &bMoreCardsAvailable));

        pDataParams->sTypeATargetInfo.aTypeA_I3P3[bTypeATagIdx].bSleep = 0U;
 800c622:	78fa      	ldrb	r2, [r7, #3]
 800c624:	6879      	ldr	r1, [r7, #4]
 800c626:	4613      	mov	r3, r2
 800c628:	011b      	lsls	r3, r3, #4
 800c62a:	1a9b      	subs	r3, r3, r2
 800c62c:	440b      	add	r3, r1
 800c62e:	336c      	adds	r3, #108	@ 0x6c
 800c630:	2200      	movs	r2, #0
 800c632:	701a      	strb	r2, [r3, #0]

    }

    bTagType = (pDataParams->sTypeATargetInfo.aTypeA_I3P3[bTypeATagIdx].aSak & 0x60U);
 800c634:	78fa      	ldrb	r2, [r7, #3]
 800c636:	6879      	ldr	r1, [r7, #4]
 800c638:	4613      	mov	r3, r2
 800c63a:	011b      	lsls	r3, r3, #4
 800c63c:	1a9b      	subs	r3, r3, r2
 800c63e:	440b      	add	r3, r1
 800c640:	336b      	adds	r3, #107	@ 0x6b
 800c642:	781b      	ldrb	r3, [r3, #0]
 800c644:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c648:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    bTagType = bTagType >> 5U;
 800c64c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800c650:	095b      	lsrs	r3, r3, #5
 800c652:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

    /* Type 4A */
    if(bTagType == PHAC_DISCLOOP_TYPEA_TYPE4A_TAG_CONFIG_MASK)
 800c656:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800c65a:	2b01      	cmp	r3, #1
 800c65c:	f040 80a0 	bne.w	800c7a0 <phacDiscLoop_Sw_Int_ActivateA+0x2ac>
    {
#if defined (NXPBUILD__PHAC_DISCLOOP_TYPEA_I3P4_TAGS)
        /* Enable Emd Check */
        PH_CHECK_SUCCESS_FCT(status, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_SET_EMD, PH_ON));
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c664:	2201      	movs	r2, #1
 800c666:	215e      	movs	r1, #94	@ 0x5e
 800c668:	4618      	mov	r0, r3
 800c66a:	f003 ff65 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 800c66e:	4603      	mov	r3, r0
 800c670:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800c672:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c674:	2b00      	cmp	r3, #0
 800c676:	d001      	beq.n	800c67c <phacDiscLoop_Sw_Int_ActivateA+0x188>
 800c678:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c67a:	e15a      	b.n	800c932 <phacDiscLoop_Sw_Int_ActivateA+0x43e>

        PH_CHECK_SUCCESS_FCT(status, phpalI14443p4a_ActivateCard(
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	f893 1084 	ldrb.w	r1, [r3, #132]	@ 0x84
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	f893 4085 	ldrb.w	r4, [r3, #133]	@ 0x85
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	f893 5087 	ldrb.w	r5, [r3, #135]	@ 0x87
 800c692:	687b      	ldr	r3, [r7, #4]
 800c694:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800c698:	687a      	ldr	r2, [r7, #4]
 800c69a:	f8d2 208c 	ldr.w	r2, [r2, #140]	@ 0x8c
 800c69e:	9201      	str	r2, [sp, #4]
 800c6a0:	9300      	str	r3, [sp, #0]
 800c6a2:	462b      	mov	r3, r5
 800c6a4:	4622      	mov	r2, r4
 800c6a6:	f00d f877 	bl	8019798 <phpalI14443p4a_Sw_ActivateCard>
 800c6aa:	4603      	mov	r3, r0
 800c6ac:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800c6ae:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c6b0:	2b00      	cmp	r3, #0
 800c6b2:	d001      	beq.n	800c6b8 <phacDiscLoop_Sw_Int_ActivateA+0x1c4>
 800c6b4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c6b6:	e13c      	b.n	800c932 <phacDiscLoop_Sw_Int_ActivateA+0x43e>
            pDataParams->sTypeATargetInfo.sTypeA_I3P4.bCid,
            pDataParams->sTypeATargetInfo.sTypeA_I3P4.bDri,
            pDataParams->sTypeATargetInfo.sTypeA_I3P4.bDsi,
            pDataParams->sTypeATargetInfo.sTypeA_I3P4.pAts));

        if (pDataParams->bOpeMode != RD_LIB_MODE_EMVCO)
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800c6be:	2b01      	cmp	r3, #1
 800c6c0:	d027      	beq.n	800c712 <phacDiscLoop_Sw_Int_ActivateA+0x21e>
        {
            /* Update Dri and Dsi parameters with currently applied values. */
            PH_CHECK_SUCCESS_FCT(status, phpalI14443p4a_GetConfig(
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c6c6:	f107 020e 	add.w	r2, r7, #14
 800c6ca:	2103      	movs	r1, #3
 800c6cc:	4618      	mov	r0, r3
 800c6ce:	f00c fc83 	bl	8018fd8 <phpalI14443p4a_Sw_GetConfig>
 800c6d2:	4603      	mov	r3, r0
 800c6d4:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800c6d6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c6d8:	2b00      	cmp	r3, #0
 800c6da:	d001      	beq.n	800c6e0 <phacDiscLoop_Sw_Int_ActivateA+0x1ec>
 800c6dc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c6de:	e128      	b.n	800c932 <phacDiscLoop_Sw_Int_ActivateA+0x43e>
                pDataParams->pPal1443p4aDataParams,
                PHPAL_I14443P4A_CONFIG_DRI,
                &wDataRate));
            pDataParams->sTypeATargetInfo.sTypeA_I3P4.bDri = (uint8_t)wDataRate;
 800c6e0:	89fb      	ldrh	r3, [r7, #14]
 800c6e2:	b2da      	uxtb	r2, r3
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	f883 2087 	strb.w	r2, [r3, #135]	@ 0x87

            PH_CHECK_SUCCESS_FCT(status, phpalI14443p4a_GetConfig(
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c6ee:	f107 020e 	add.w	r2, r7, #14
 800c6f2:	2104      	movs	r1, #4
 800c6f4:	4618      	mov	r0, r3
 800c6f6:	f00c fc6f 	bl	8018fd8 <phpalI14443p4a_Sw_GetConfig>
 800c6fa:	4603      	mov	r3, r0
 800c6fc:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800c6fe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c700:	2b00      	cmp	r3, #0
 800c702:	d001      	beq.n	800c708 <phacDiscLoop_Sw_Int_ActivateA+0x214>
 800c704:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c706:	e114      	b.n	800c932 <phacDiscLoop_Sw_Int_ActivateA+0x43e>
                pDataParams->pPal1443p4aDataParams,
                PHPAL_I14443P4A_CONFIG_DSI,
                &wDataRate));
            pDataParams->sTypeATargetInfo.sTypeA_I3P4.bDsi = (uint8_t)wDataRate;
 800c708:	89fb      	ldrh	r3, [r7, #14]
 800c70a:	b2da      	uxtb	r2, r3
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        }

        /* Retrieve 14443-4A protocol parameter */
        PH_CHECK_SUCCESS_FCT(status, phpalI14443p4a_GetProtocolParams(
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800c716:	f107 0413 	add.w	r4, r7, #19
 800c71a:	f107 0214 	add.w	r2, r7, #20
 800c71e:	f107 0115 	add.w	r1, r7, #21
 800c722:	f107 0310 	add.w	r3, r7, #16
 800c726:	9302      	str	r3, [sp, #8]
 800c728:	f107 0311 	add.w	r3, r7, #17
 800c72c:	9301      	str	r3, [sp, #4]
 800c72e:	f107 0312 	add.w	r3, r7, #18
 800c732:	9300      	str	r3, [sp, #0]
 800c734:	4623      	mov	r3, r4
 800c736:	f00d f8e7 	bl	8019908 <phpalI14443p4a_Sw_GetProtocolParams>
 800c73a:	4603      	mov	r3, r0
 800c73c:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800c73e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c740:	2b00      	cmp	r3, #0
 800c742:	d001      	beq.n	800c748 <phacDiscLoop_Sw_Int_ActivateA+0x254>
 800c744:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c746:	e0f4      	b.n	800c932 <phacDiscLoop_Sw_Int_ActivateA+0x43e>
            &bFwi,
            &bFsdi,
            &bFsci));

        /* EMVCo v3.1: Limit the FSCI value to be used based on the RdLib execution environment. */
        if (pDataParams->bOpeMode == RD_LIB_MODE_EMVCO)
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800c74e:	2b01      	cmp	r3, #1
 800c750:	d109      	bne.n	800c766 <phacDiscLoop_Sw_Int_ActivateA+0x272>
        {
            if (bFsci > pDataParams->bFsciMax)
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	f893 2058 	ldrb.w	r2, [r3, #88]	@ 0x58
 800c758:	7c3b      	ldrb	r3, [r7, #16]
 800c75a:	429a      	cmp	r2, r3
 800c75c:	d203      	bcs.n	800c766 <phacDiscLoop_Sw_Int_ActivateA+0x272>
            {
                bFsci = pDataParams->bFsciMax;
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800c764:	743b      	strb	r3, [r7, #16]
            }
        }

        /* Set 14443-4 protocol parameter */
        PH_CHECK_SUCCESS_FCT(status, phpalI14443p4_SetProtocol(
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 800c76a:	7d7d      	ldrb	r5, [r7, #21]
 800c76c:	7d3e      	ldrb	r6, [r7, #20]
 800c76e:	f897 c013 	ldrb.w	ip, [r7, #19]
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	f893 3086 	ldrb.w	r3, [r3, #134]	@ 0x86
 800c778:	7cba      	ldrb	r2, [r7, #18]
 800c77a:	7c79      	ldrb	r1, [r7, #17]
 800c77c:	7c38      	ldrb	r0, [r7, #16]
 800c77e:	9003      	str	r0, [sp, #12]
 800c780:	9102      	str	r1, [sp, #8]
 800c782:	9201      	str	r2, [sp, #4]
 800c784:	9300      	str	r3, [sp, #0]
 800c786:	4663      	mov	r3, ip
 800c788:	4632      	mov	r2, r6
 800c78a:	4629      	mov	r1, r5
 800c78c:	4620      	mov	r0, r4
 800c78e:	f00b f92c 	bl	80179ea <phpalI14443p4_Sw_SetProtocol>
 800c792:	4603      	mov	r3, r0
 800c794:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800c796:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c798:	2b00      	cmp	r3, #0
 800c79a:	d001      	beq.n	800c7a0 <phacDiscLoop_Sw_Int_ActivateA+0x2ac>
 800c79c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c79e:	e0c8      	b.n	800c932 <phacDiscLoop_Sw_Int_ActivateA+0x43e>
#else /* NXPBUILD__PHAC_DISCLOOP_TYPEA_I3P4_TAGS */
        return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_NO_DEVICE_RESOLVED, PH_COMP_AC_DISCLOOP);
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEA_I3P4_TAGS */
    }

    if (bTagType == PHAC_DISCLOOP_TYPEA_TYPE_NFC_DEP_TAG_CONFIG_MASK)
 800c7a0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800c7a4:	2b02      	cmp	r3, #2
 800c7a6:	d13d      	bne.n	800c824 <phacDiscLoop_Sw_Int_ActivateA+0x330>
    {
        /* In case of EMVCo Profile and P2P tag is detected. */
        if (pDataParams->bOpeMode == RD_LIB_MODE_EMVCO)
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800c7ae:	2b01      	cmp	r3, #1
 800c7b0:	d102      	bne.n	800c7b8 <phacDiscLoop_Sw_Int_ActivateA+0x2c4>
        {
            /* Return to application with No device resolved; In EMVCo mode only Type-A ISO 14443-4 compliant cards should be activated. */
            return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_NO_DEVICE_RESOLVED, PH_COMP_AC_DISCLOOP);
 800c7b2:	f244 0385 	movw	r3, #16517	@ 0x4085
 800c7b6:	e0bc      	b.n	800c932 <phacDiscLoop_Sw_Int_ActivateA+0x43e>
        }

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEA_P2P_TAGS
        /* Send ATR_REQ and PSL_REQ */
        PH_CHECK_SUCCESS_FCT(status, phpalI18092mPI_Atr(
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	6cde      	ldr	r6, [r3, #76]	@ 0x4c
 800c7bc:	78fa      	ldrb	r2, [r7, #3]
 800c7be:	4613      	mov	r3, r2
 800c7c0:	011b      	lsls	r3, r3, #4
 800c7c2:	1a9b      	subs	r3, r3, r2
 800c7c4:	3358      	adds	r3, #88	@ 0x58
 800c7c6:	687a      	ldr	r2, [r7, #4]
 800c7c8:	4413      	add	r3, r2
 800c7ca:	f103 0c08 	add.w	ip, r3, #8
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	f893 e070 	ldrb.w	lr, [r3, #112]	@ 0x70
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	f893 8071 	ldrb.w	r8, [r3, #113]	@ 0x71
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 800c7e0:	687a      	ldr	r2, [r7, #4]
 800c7e2:	f892 2073 	ldrb.w	r2, [r2, #115]	@ 0x73
 800c7e6:	6879      	ldr	r1, [r7, #4]
 800c7e8:	6f49      	ldr	r1, [r1, #116]	@ 0x74
 800c7ea:	6878      	ldr	r0, [r7, #4]
 800c7ec:	f890 0078 	ldrb.w	r0, [r0, #120]	@ 0x78
 800c7f0:	687c      	ldr	r4, [r7, #4]
 800c7f2:	6fe4      	ldr	r4, [r4, #124]	@ 0x7c
 800c7f4:	687d      	ldr	r5, [r7, #4]
 800c7f6:	3580      	adds	r5, #128	@ 0x80
 800c7f8:	9505      	str	r5, [sp, #20]
 800c7fa:	9404      	str	r4, [sp, #16]
 800c7fc:	9003      	str	r0, [sp, #12]
 800c7fe:	9102      	str	r1, [sp, #8]
 800c800:	9201      	str	r2, [sp, #4]
 800c802:	9300      	str	r3, [sp, #0]
 800c804:	4643      	mov	r3, r8
 800c806:	4672      	mov	r2, lr
 800c808:	4661      	mov	r1, ip
 800c80a:	4630      	mov	r0, r6
 800c80c:	f00d fb98 	bl	8019f40 <phpalI18092mPI_Sw_Atr>
 800c810:	4603      	mov	r3, r0
 800c812:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800c814:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c816:	2b00      	cmp	r3, #0
 800c818:	d001      	beq.n	800c81e <phacDiscLoop_Sw_Int_ActivateA+0x32a>
 800c81a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c81c:	e089      	b.n	800c932 <phacDiscLoop_Sw_Int_ActivateA+0x43e>
            pDataParams->sTypeATargetInfo.sTypeA_P2P.pGi,
            pDataParams->sTypeATargetInfo.sTypeA_P2P.bGiLength,
            pDataParams->sTypeATargetInfo.sTypeA_P2P.pAtrRes,
            &(pDataParams->sTypeATargetInfo.sTypeA_P2P.bAtrResLength)));

        return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_PASSIVE_TARGET_ACTIVATED, PH_COMP_AC_DISCLOOP);
 800c81e:	f244 038d 	movw	r3, #16525	@ 0x408d
 800c822:	e086      	b.n	800c932 <phacDiscLoop_Sw_Int_ActivateA+0x43e>
        return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_NO_DEVICE_RESOLVED, PH_COMP_AC_DISCLOOP);
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEA_P2P_TAGS */
    }

    /* Support for both Type 4A and NFC-DEP (Merged SAK) */
    if (bTagType == PHAC_DISCLOOP_TYPEA_TYPE_NFC_DEP_TYPE4A_TAG_CONFIG_MASK)
 800c824:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800c828:	2b03      	cmp	r3, #3
 800c82a:	d175      	bne.n	800c918 <phacDiscLoop_Sw_Int_ActivateA+0x424>
    {
#ifdef  NXPBUILD__PHAC_DISCLOOP_TYPEA_I3P4_TAGS
        if(pDataParams->bOpeMode == RD_LIB_MODE_EMVCO)
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800c832:	2b01      	cmp	r3, #1
 800c834:	d16d      	bne.n	800c912 <phacDiscLoop_Sw_Int_ActivateA+0x41e>
        {
            /* Enable Emd Check in Emvco mode */
            PH_CHECK_SUCCESS_FCT(status, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_SET_EMD, PH_ON));
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c83a:	2201      	movs	r2, #1
 800c83c:	215e      	movs	r1, #94	@ 0x5e
 800c83e:	4618      	mov	r0, r3
 800c840:	f003 fe7a 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 800c844:	4603      	mov	r3, r0
 800c846:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800c848:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c84a:	2b00      	cmp	r3, #0
 800c84c:	d001      	beq.n	800c852 <phacDiscLoop_Sw_Int_ActivateA+0x35e>
 800c84e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c850:	e06f      	b.n	800c932 <phacDiscLoop_Sw_Int_ActivateA+0x43e>

            PH_CHECK_SUCCESS_FCT(status, phpalI14443p4a_ActivateCard(
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	f893 1084 	ldrb.w	r1, [r3, #132]	@ 0x84
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	f893 4085 	ldrb.w	r4, [r3, #133]	@ 0x85
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	f893 5087 	ldrb.w	r5, [r3, #135]	@ 0x87
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800c86e:	687a      	ldr	r2, [r7, #4]
 800c870:	f8d2 208c 	ldr.w	r2, [r2, #140]	@ 0x8c
 800c874:	9201      	str	r2, [sp, #4]
 800c876:	9300      	str	r3, [sp, #0]
 800c878:	462b      	mov	r3, r5
 800c87a:	4622      	mov	r2, r4
 800c87c:	f00c ff8c 	bl	8019798 <phpalI14443p4a_Sw_ActivateCard>
 800c880:	4603      	mov	r3, r0
 800c882:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800c884:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c886:	2b00      	cmp	r3, #0
 800c888:	d001      	beq.n	800c88e <phacDiscLoop_Sw_Int_ActivateA+0x39a>
 800c88a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c88c:	e051      	b.n	800c932 <phacDiscLoop_Sw_Int_ActivateA+0x43e>
                pDataParams->sTypeATargetInfo.sTypeA_I3P4.bDri,
                pDataParams->sTypeATargetInfo.sTypeA_I3P4.bDsi,
                pDataParams->sTypeATargetInfo.sTypeA_I3P4.pAts));

            /* Retrieve 14443-4A protocol parameter */
            PH_CHECK_SUCCESS_FCT(status, phpalI14443p4a_GetProtocolParams(
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800c892:	f107 0413 	add.w	r4, r7, #19
 800c896:	f107 0214 	add.w	r2, r7, #20
 800c89a:	f107 0115 	add.w	r1, r7, #21
 800c89e:	f107 0310 	add.w	r3, r7, #16
 800c8a2:	9302      	str	r3, [sp, #8]
 800c8a4:	f107 0311 	add.w	r3, r7, #17
 800c8a8:	9301      	str	r3, [sp, #4]
 800c8aa:	f107 0312 	add.w	r3, r7, #18
 800c8ae:	9300      	str	r3, [sp, #0]
 800c8b0:	4623      	mov	r3, r4
 800c8b2:	f00d f829 	bl	8019908 <phpalI14443p4a_Sw_GetProtocolParams>
 800c8b6:	4603      	mov	r3, r0
 800c8b8:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800c8ba:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c8bc:	2b00      	cmp	r3, #0
 800c8be:	d001      	beq.n	800c8c4 <phacDiscLoop_Sw_Int_ActivateA+0x3d0>
 800c8c0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c8c2:	e036      	b.n	800c932 <phacDiscLoop_Sw_Int_ActivateA+0x43e>
                &bFwi,
                &bFsdi,
                &bFsci));

            /* EMVCo v3.1: Limit the FSCI value to be used based on the RdLib execution environment. */
            if (bFsci > pDataParams->bFsciMax)
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	f893 2058 	ldrb.w	r2, [r3, #88]	@ 0x58
 800c8ca:	7c3b      	ldrb	r3, [r7, #16]
 800c8cc:	429a      	cmp	r2, r3
 800c8ce:	d203      	bcs.n	800c8d8 <phacDiscLoop_Sw_Int_ActivateA+0x3e4>
            {
                bFsci = pDataParams->bFsciMax;
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800c8d6:	743b      	strb	r3, [r7, #16]
            }

            /* Set 14443-4 protocol parameter */
            PH_CHECK_SUCCESS_FCT(status, phpalI14443p4_SetProtocol(
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 800c8dc:	7d7d      	ldrb	r5, [r7, #21]
 800c8de:	7d3e      	ldrb	r6, [r7, #20]
 800c8e0:	f897 c013 	ldrb.w	ip, [r7, #19]
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	f893 3086 	ldrb.w	r3, [r3, #134]	@ 0x86
 800c8ea:	7cba      	ldrb	r2, [r7, #18]
 800c8ec:	7c79      	ldrb	r1, [r7, #17]
 800c8ee:	7c38      	ldrb	r0, [r7, #16]
 800c8f0:	9003      	str	r0, [sp, #12]
 800c8f2:	9102      	str	r1, [sp, #8]
 800c8f4:	9201      	str	r2, [sp, #4]
 800c8f6:	9300      	str	r3, [sp, #0]
 800c8f8:	4663      	mov	r3, ip
 800c8fa:	4632      	mov	r2, r6
 800c8fc:	4629      	mov	r1, r5
 800c8fe:	4620      	mov	r0, r4
 800c900:	f00b f873 	bl	80179ea <phpalI14443p4_Sw_SetProtocol>
 800c904:	4603      	mov	r3, r0
 800c906:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800c908:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c90a:	2b00      	cmp	r3, #0
 800c90c:	d004      	beq.n	800c918 <phacDiscLoop_Sw_Int_ActivateA+0x424>
 800c90e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c910:	e00f      	b.n	800c932 <phacDiscLoop_Sw_Int_ActivateA+0x43e>
        }
        else
#endif /*  NXPBUILD__PHAC_DISCLOOP_TYPEA_I3P4_TAGS */
        {
            /* Return to application; application can decide what to send RATS or ATR */
            return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_MERGED_SEL_RES_FOUND, PH_COMP_AC_DISCLOOP);
 800c912:	f244 038e 	movw	r3, #16526	@ 0x408e
 800c916:	e00c      	b.n	800c932 <phacDiscLoop_Sw_Int_ActivateA+0x43e>
        }
    }

    /* Case of EMVCo Profile and type 2 tag */
    if ((bTagType == PHAC_DISCLOOP_TYPEA_TYPE2_TAG_CONFIG_MASK) && (pDataParams->bOpeMode == RD_LIB_MODE_EMVCO))
 800c918:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800c91c:	2b00      	cmp	r3, #0
 800c91e:	d107      	bne.n	800c930 <phacDiscLoop_Sw_Int_ActivateA+0x43c>
 800c920:	687b      	ldr	r3, [r7, #4]
 800c922:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800c926:	2b01      	cmp	r3, #1
 800c928:	d102      	bne.n	800c930 <phacDiscLoop_Sw_Int_ActivateA+0x43c>
    {
        /* Return to application with No device resolved; In EMVCo mode only Type-A ISO 14443-4 compliant cards should be activated. */
        return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_NO_DEVICE_RESOLVED, PH_COMP_AC_DISCLOOP);
 800c92a:	f244 0385 	movw	r3, #16517	@ 0x4085
 800c92e:	e000      	b.n	800c932 <phacDiscLoop_Sw_Int_ActivateA+0x43e>
    }

    return PH_ERR_SUCCESS;
 800c930:	2300      	movs	r3, #0
#else /* NXPBUILD__PHAC_DISCLOOP_TYPEA_TAGS */
    return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_COMMAND, PH_COMP_AC_DISCLOOP);
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEA_TAGS */
}
 800c932:	4618      	mov	r0, r3
 800c934:	3728      	adds	r7, #40	@ 0x28
 800c936:	46bd      	mov	sp, r7
 800c938:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800c93c <phacDiscLoop_Sw_DetTechTypeB>:
 * Internal Definitions
 * ***************************************************************************************************************** */
phStatus_t phacDiscLoop_Sw_DetTechTypeB(
                                        phacDiscLoop_Sw_DataParams_t *pDataParams
                                        )
{
 800c93c:	b590      	push	{r4, r7, lr}
 800c93e:	b087      	sub	sp, #28
 800c940:	af02      	add	r7, sp, #8
 800c942:	6078      	str	r0, [r7, #4]
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEB_TAGS
    uint8_t    PH_MEMLOC_COUNT bIndex;

    phStatus_t PH_MEMLOC_REM wStatus;

    pDataParams->sTypeBTargetInfo.bAfiReq = 0x00;
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	2200      	movs	r2, #0
 800c948:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1
    pDataParams->sTypeBTargetInfo.bTotalTagsFound = 0;
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	2200      	movs	r2, #0
 800c950:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
    pDataParams->bCollPend &= (uint8_t)~(uint8_t)PHAC_DISCLOOP_POS_BIT_MASK_B;
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	7f9b      	ldrb	r3, [r3, #30]
 800c958:	f023 0302 	bic.w	r3, r3, #2
 800c95c:	b2da      	uxtb	r2, r3
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	779a      	strb	r2, [r3, #30]

    for(bIndex = 0U; bIndex < PHAC_DISCLOOP_CFG_MAX_CARDS_SUPPORTED; bIndex++)
 800c962:	2300      	movs	r3, #0
 800c964:	73fb      	strb	r3, [r7, #15]
 800c966:	e00c      	b.n	800c982 <phacDiscLoop_Sw_DetTechTypeB+0x46>
    {
        /* Device is not in HLTB state */
        pDataParams->sTypeBTargetInfo.aTypeB_I3P3[bIndex].bSleep = 0U;
 800c968:	7bfa      	ldrb	r2, [r7, #15]
 800c96a:	6879      	ldr	r1, [r7, #4]
 800c96c:	4613      	mov	r3, r2
 800c96e:	009b      	lsls	r3, r3, #2
 800c970:	4413      	add	r3, r2
 800c972:	009b      	lsls	r3, r3, #2
 800c974:	440b      	add	r3, r1
 800c976:	33dc      	adds	r3, #220	@ 0xdc
 800c978:	2200      	movs	r2, #0
 800c97a:	701a      	strb	r2, [r3, #0]
    for(bIndex = 0U; bIndex < PHAC_DISCLOOP_CFG_MAX_CARDS_SUPPORTED; bIndex++)
 800c97c:	7bfb      	ldrb	r3, [r7, #15]
 800c97e:	3301      	adds	r3, #1
 800c980:	73fb      	strb	r3, [r7, #15]
 800c982:	7bfb      	ldrb	r3, [r7, #15]
 800c984:	2b00      	cmp	r3, #0
 800c986:	d0ef      	beq.n	800c968 <phacDiscLoop_Sw_DetTechTypeB+0x2c>
    }

    /* WakeupB with number of slot as 0 */
    wStatus = phpalI14443p3b_WakeUpB(
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	f893 10c1 	ldrb.w	r1, [r3, #193]	@ 0xc1
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	f893 40c2 	ldrb.w	r4, [r3, #194]	@ 0xc2
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	33cd      	adds	r3, #205	@ 0xcd
 800c99c:	687a      	ldr	r2, [r7, #4]
 800c99e:	32da      	adds	r2, #218	@ 0xda
 800c9a0:	9201      	str	r2, [sp, #4]
 800c9a2:	9300      	str	r3, [sp, #0]
 800c9a4:	4623      	mov	r3, r4
 800c9a6:	460a      	mov	r2, r1
 800c9a8:	2100      	movs	r1, #0
 800c9aa:	f00a fa86 	bl	8016eba <phpalI14443p3b_Sw_WakeUpB>
 800c9ae:	4603      	mov	r3, r0
 800c9b0:	81bb      	strh	r3, [r7, #12]
        pDataParams->sTypeBTargetInfo.bAfiReq,
        pDataParams->sTypeBTargetInfo.bExtendedAtqBbit,
        pDataParams->sTypeBTargetInfo.aTypeB_I3P3[0].aAtqB,
        &pDataParams->sTypeBTargetInfo.aTypeB_I3P3[0].bAtqBLength);

    if(0u != (phacDiscLoop_Sw_Int_IsValidPollStatus(wStatus)))
 800c9b2:	89bb      	ldrh	r3, [r7, #12]
 800c9b4:	4618      	mov	r0, r3
 800c9b6:	f7ff fa08 	bl	800bdca <phacDiscLoop_Sw_Int_IsValidPollStatus>
 800c9ba:	4603      	mov	r3, r0
 800c9bc:	2b00      	cmp	r3, #0
 800c9be:	d015      	beq.n	800c9ec <phacDiscLoop_Sw_DetTechTypeB+0xb0>
    {
        if((wStatus & PH_ERR_MASK) != PH_ERR_SUCCESS)
 800c9c0:	89bb      	ldrh	r3, [r7, #12]
 800c9c2:	b2db      	uxtb	r3, r3
 800c9c4:	2b00      	cmp	r3, #0
 800c9c6:	d006      	beq.n	800c9d6 <phacDiscLoop_Sw_DetTechTypeB+0x9a>
        {
            pDataParams->bCollPend |= PHAC_DISCLOOP_POS_BIT_MASK_B;
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	7f9b      	ldrb	r3, [r3, #30]
 800c9cc:	f043 0302 	orr.w	r3, r3, #2
 800c9d0:	b2da      	uxtb	r2, r3
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	779a      	strb	r2, [r3, #30]
        }
        pDataParams->sTypeBTargetInfo.bTotalTagsFound++;
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 800c9dc:	3301      	adds	r3, #1
 800c9de:	b2da      	uxtb	r2, r3
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
    else
    {
        return wStatus;
    }

    return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_TECH_DETECTED, PH_COMP_AC_DISCLOOP);
 800c9e6:	f244 0387 	movw	r3, #16519	@ 0x4087
 800c9ea:	e000      	b.n	800c9ee <phacDiscLoop_Sw_DetTechTypeB+0xb2>
        return wStatus;
 800c9ec:	89bb      	ldrh	r3, [r7, #12]
#else
    return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_COMMAND, PH_COMP_AC_DISCLOOP);
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEB_TAGS */
}
 800c9ee:	4618      	mov	r0, r3
 800c9f0:	3714      	adds	r7, #20
 800c9f2:	46bd      	mov	sp, r7
 800c9f4:	bd90      	pop	{r4, r7, pc}

0800c9f6 <phacDiscLoop_Sw_Int_CollisionResolutionB>:

phStatus_t phacDiscLoop_Sw_Int_CollisionResolutionB(
                                                    phacDiscLoop_Sw_DataParams_t * pDataParams
                                                    )
{
 800c9f6:	b5b0      	push	{r4, r5, r7, lr}
 800c9f8:	b086      	sub	sp, #24
 800c9fa:	af02      	add	r7, sp, #8
 800c9fc:	6078      	str	r0, [r7, #4]
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEB_TAGS
    phStatus_t PH_MEMLOC_REM   status = PH_ERR_SUCCESS;
 800c9fe:	2300      	movs	r3, #0
 800ca00:	81fb      	strh	r3, [r7, #14]
    uint8_t    PH_MEMLOC_REM   bLastSlotReached;
    uint8_t    PH_MEMLOC_COUNT bNumOfSlots;
    uint8_t    PH_MEMLOC_COUNT bRetryCount;

    /* Collision_Pending = 1 and Device limit  = 0 */
    if((0U != ((pDataParams->bCollPend & PHAC_DISCLOOP_POS_BIT_MASK_B))) && ((pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_B] == 0x00U)))
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	7f9b      	ldrb	r3, [r3, #30]
 800ca06:	f003 0302 	and.w	r3, r3, #2
 800ca0a:	2b00      	cmp	r3, #0
 800ca0c:	d00a      	beq.n	800ca24 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x2e>
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	7adb      	ldrb	r3, [r3, #11]
 800ca12:	2b00      	cmp	r3, #0
 800ca14:	d106      	bne.n	800ca24 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x2e>
    {
        pDataParams->sTypeBTargetInfo.bTotalTagsFound = 0;
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	2200      	movs	r2, #0
 800ca1a:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
        return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_NO_DEVICE_RESOLVED, PH_COMP_AC_DISCLOOP);
 800ca1e:	f244 0385 	movw	r3, #16517	@ 0x4085
 800ca22:	e1e1      	b.n	800cde8 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3f2>
    }

    bRetryCount = 0;
 800ca24:	2300      	movs	r3, #0
 800ca26:	727b      	strb	r3, [r7, #9]
    /* Symbol 0 */
    bNumOfSlots = 0;
 800ca28:	2300      	movs	r3, #0
 800ca2a:	72bb      	strb	r3, [r7, #10]

    /* Apply Guard time. */
    PH_CHECK_SUCCESS_FCT(status, phhalHw_SetConfig(
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	8a5b      	ldrh	r3, [r3, #18]
 800ca34:	461a      	mov	r2, r3
 800ca36:	2135      	movs	r1, #53	@ 0x35
 800ca38:	f003 fd7e 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 800ca3c:	4603      	mov	r3, r0
 800ca3e:	81fb      	strh	r3, [r7, #14]
 800ca40:	89fb      	ldrh	r3, [r7, #14]
 800ca42:	2b00      	cmp	r3, #0
 800ca44:	d001      	beq.n	800ca4a <phacDiscLoop_Sw_Int_CollisionResolutionB+0x54>
 800ca46:	89fb      	ldrh	r3, [r7, #14]
 800ca48:	e1ce      	b.n	800cde8 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3f2>
        pDataParams->pHalDataParams,
        PHHAL_HW_CONFIG_POLL_GUARD_TIME_US,
        pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_B]));

    /* Configure HW for the TypeB technology */
    PH_CHECK_SUCCESS_FCT(status, phhalHw_ApplyProtocolSettings(
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ca4e:	2102      	movs	r1, #2
 800ca50:	4618      	mov	r0, r3
 800ca52:	f002 fff3 	bl	800fa3c <phhalHw_Pn5180_ApplyProtocolSettings>
 800ca56:	4603      	mov	r3, r0
 800ca58:	81fb      	strh	r3, [r7, #14]
 800ca5a:	89fb      	ldrh	r3, [r7, #14]
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	d001      	beq.n	800ca64 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x6e>
 800ca60:	89fb      	ldrh	r3, [r7, #14]
 800ca62:	e1c1      	b.n	800cde8 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3f2>
        pDataParams->pHalDataParams,
        PHHAL_HW_CARDTYPE_ISO14443B));

    /* WakeupB with number of slot as 0 */
    status = phpalI14443p3b_WakeUpB(
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	f893 40c1 	ldrb.w	r4, [r3, #193]	@ 0xc1
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	f893 50c2 	ldrb.w	r5, [r3, #194]	@ 0xc2
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	33cd      	adds	r3, #205	@ 0xcd
 800ca78:	687a      	ldr	r2, [r7, #4]
 800ca7a:	32da      	adds	r2, #218	@ 0xda
 800ca7c:	7ab9      	ldrb	r1, [r7, #10]
 800ca7e:	9201      	str	r2, [sp, #4]
 800ca80:	9300      	str	r3, [sp, #0]
 800ca82:	462b      	mov	r3, r5
 800ca84:	4622      	mov	r2, r4
 800ca86:	f00a fa18 	bl	8016eba <phpalI14443p3b_Sw_WakeUpB>
 800ca8a:	4603      	mov	r3, r0
 800ca8c:	81fb      	strh	r3, [r7, #14]
        pDataParams->sTypeBTargetInfo.bAfiReq,
        pDataParams->sTypeBTargetInfo.bExtendedAtqBbit,
        pDataParams->sTypeBTargetInfo.aTypeB_I3P3[0].aAtqB,
        &pDataParams->sTypeBTargetInfo.aTypeB_I3P3[0].bAtqBLength);

    if(PH_ERR_SUCCESS != (status & PH_ERR_MASK))
 800ca8e:	89fb      	ldrh	r3, [r7, #14]
 800ca90:	b2db      	uxtb	r3, r3
 800ca92:	2b00      	cmp	r3, #0
 800ca94:	f000 8195 	beq.w	800cdc2 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3cc>
    {
        /* As per EMVCo 3.1, wait for at least Tmin retransmission in case of timeout error. */
        if (pDataParams->bOpeMode == RD_LIB_MODE_EMVCO)
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800ca9e:	2b01      	cmp	r3, #1
 800caa0:	d148      	bne.n	800cb34 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x13e>
        {
            if ((status & PH_ERR_MASK) == PH_ERR_COLLISION_ERROR)
 800caa2:	89fb      	ldrh	r3, [r7, #14]
 800caa4:	b2db      	uxtb	r3, r3
 800caa6:	2b03      	cmp	r3, #3
 800caa8:	d130      	bne.n	800cb0c <phacDiscLoop_Sw_Int_CollisionResolutionB+0x116>
            {
                pDataParams->bCollPend &= (uint8_t)~(uint8_t)PHAC_DISCLOOP_POS_BIT_MASK_B;
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	7f9b      	ldrb	r3, [r3, #30]
 800caae:	f023 0302 	bic.w	r3, r3, #2
 800cab2:	b2da      	uxtb	r2, r3
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	779a      	strb	r2, [r3, #30]

                /* Report Error to Application and Application will perform PICC Reset */
                return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_COLLISION_PENDING, PH_COMP_AC_DISCLOOP);
 800cab8:	f244 0381 	movw	r3, #16513	@ 0x4081
 800cabc:	e194      	b.n	800cde8 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3f2>
            }

            while (((status & PH_ERR_MASK) == PH_ERR_IO_TIMEOUT) && (bRetryCount < PH_NXPNFCRDLIB_CONFIG_EMVCO_RETRYCOUNT))
            {
                bRetryCount++;
 800cabe:	7a7b      	ldrb	r3, [r7, #9]
 800cac0:	3301      	adds	r3, #1
 800cac2:	727b      	strb	r3, [r7, #9]
                /* Wait for at least Tmin retransmission delay. */
                PH_CHECK_SUCCESS_FCT(status, phhalHw_Wait(
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cac8:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 800cacc:	2100      	movs	r1, #0
 800cace:	4618      	mov	r0, r3
 800cad0:	f003 fc76 	bl	80103c0 <phhalHw_Pn5180_Wait>
 800cad4:	4603      	mov	r3, r0
 800cad6:	81fb      	strh	r3, [r7, #14]
 800cad8:	89fb      	ldrh	r3, [r7, #14]
 800cada:	2b00      	cmp	r3, #0
 800cadc:	d001      	beq.n	800cae2 <phacDiscLoop_Sw_Int_CollisionResolutionB+0xec>
 800cade:	89fb      	ldrh	r3, [r7, #14]
 800cae0:	e182      	b.n	800cde8 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3f2>
                    pDataParams->pHalDataParams,
                    PHHAL_HW_TIME_MICROSECONDS,
                    PH_NXPNFCRDLIB_CONFIG_EMVCO_DEFAULT_RETRANSMISSION));

                status = phpalI14443p3b_WakeUpB(pDataParams->pPal1443p3bDataParams,
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 800cae6:	687b      	ldr	r3, [r7, #4]
 800cae8:	f893 40c1 	ldrb.w	r4, [r3, #193]	@ 0xc1
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	f893 50c2 	ldrb.w	r5, [r3, #194]	@ 0xc2
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	33cd      	adds	r3, #205	@ 0xcd
 800caf6:	687a      	ldr	r2, [r7, #4]
 800caf8:	32da      	adds	r2, #218	@ 0xda
 800cafa:	7ab9      	ldrb	r1, [r7, #10]
 800cafc:	9201      	str	r2, [sp, #4]
 800cafe:	9300      	str	r3, [sp, #0]
 800cb00:	462b      	mov	r3, r5
 800cb02:	4622      	mov	r2, r4
 800cb04:	f00a f9d9 	bl	8016eba <phpalI14443p3b_Sw_WakeUpB>
 800cb08:	4603      	mov	r3, r0
 800cb0a:	81fb      	strh	r3, [r7, #14]
            while (((status & PH_ERR_MASK) == PH_ERR_IO_TIMEOUT) && (bRetryCount < PH_NXPNFCRDLIB_CONFIG_EMVCO_RETRYCOUNT))
 800cb0c:	89fb      	ldrh	r3, [r7, #14]
 800cb0e:	b2db      	uxtb	r3, r3
 800cb10:	2b01      	cmp	r3, #1
 800cb12:	d102      	bne.n	800cb1a <phacDiscLoop_Sw_Int_CollisionResolutionB+0x124>
 800cb14:	7a7b      	ldrb	r3, [r7, #9]
 800cb16:	2b01      	cmp	r3, #1
 800cb18:	d9d1      	bls.n	800cabe <phacDiscLoop_Sw_Int_CollisionResolutionB+0xc8>
                    pDataParams->sTypeBTargetInfo.bExtendedAtqBbit,
                    pDataParams->sTypeBTargetInfo.aTypeB_I3P3[0].aAtqB,
                    &pDataParams->sTypeBTargetInfo.aTypeB_I3P3[0].bAtqBLength);
            }

            pDataParams->bCollPend &= (uint8_t)~(uint8_t)PHAC_DISCLOOP_POS_BIT_MASK_B;
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	7f9b      	ldrb	r3, [r3, #30]
 800cb1e:	f023 0302 	bic.w	r3, r3, #2
 800cb22:	b2da      	uxtb	r2, r3
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	779a      	strb	r2, [r3, #30]
            /* Some error that can't be handled */
            PH_CHECK_SUCCESS(status);
 800cb28:	89fb      	ldrh	r3, [r7, #14]
 800cb2a:	2b00      	cmp	r3, #0
 800cb2c:	f000 8149 	beq.w	800cdc2 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3cc>
 800cb30:	89fb      	ldrh	r3, [r7, #14]
 800cb32:	e159      	b.n	800cde8 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3f2>
        }
        else
        {
            /* Symbol 2 */
            /* No Response */
            if((status & PH_ERR_MASK) == PH_ERR_IO_TIMEOUT)
 800cb34:	89fb      	ldrh	r3, [r7, #14]
 800cb36:	b2db      	uxtb	r3, r3
 800cb38:	2b01      	cmp	r3, #1
 800cb3a:	d101      	bne.n	800cb40 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x14a>
            {
                return status;
 800cb3c:	89fb      	ldrh	r3, [r7, #14]
 800cb3e:	e153      	b.n	800cde8 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3f2>
            }
            else
            { /* Symbol 3 */
                if (pDataParams->baPasConDevLim[1] == 0x00U)
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	7adb      	ldrb	r3, [r3, #11]
 800cb44:	2b00      	cmp	r3, #0
 800cb46:	f040 813c 	bne.w	800cdc2 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3cc>
                {
                    pDataParams->sTypeBTargetInfo.bTotalTagsFound = 0;
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	2200      	movs	r2, #0
 800cb4e:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
                    /* Symbol 4 */
                    pDataParams->bCollPend |= PHAC_DISCLOOP_POS_BIT_MASK_B;
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	7f9b      	ldrb	r3, [r3, #30]
 800cb56:	f043 0302 	orr.w	r3, r3, #2
 800cb5a:	b2da      	uxtb	r2, r3
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	779a      	strb	r2, [r3, #30]
                    return status;
 800cb60:	89fb      	ldrh	r3, [r7, #14]
 800cb62:	e141      	b.n	800cde8 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3f2>
    }

    while(bNumOfSlots <= PHAC_DISCLOOP_TYPEB_MAX_SLOT_NUM)
    {
        /* Symbol 5 */
        bCurrentSlotNum = 0;
 800cb64:	2300      	movs	r3, #0
 800cb66:	737b      	strb	r3, [r7, #13]
        bCurrentDeviceCount = 0;
 800cb68:	2300      	movs	r3, #0
 800cb6a:	733b      	strb	r3, [r7, #12]
        bLastSlotReached = 0;
 800cb6c:	2300      	movs	r3, #0
 800cb6e:	72fb      	strb	r3, [r7, #11]
        pDataParams->sTypeBTargetInfo.bTotalTagsFound = 0;
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	2200      	movs	r2, #0
 800cb74:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
        pDataParams->bCollPend &= (uint8_t)~(uint8_t)PHAC_DISCLOOP_POS_BIT_MASK_B;
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	7f9b      	ldrb	r3, [r3, #30]
 800cb7c:	f023 0302 	bic.w	r3, r3, #2
 800cb80:	b2da      	uxtb	r2, r3
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	779a      	strb	r2, [r3, #30]

        while(0U == bLastSlotReached)
 800cb86:	e118      	b.n	800cdba <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3c4>
        {
            /* Symbol 6: Slot is Empty */
            if((status & PH_ERR_MASK) != PH_ERR_IO_TIMEOUT)
 800cb88:	89fb      	ldrh	r3, [r7, #14]
 800cb8a:	b2db      	uxtb	r3, r3
 800cb8c:	2b01      	cmp	r3, #1
 800cb8e:	d060      	beq.n	800cc52 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x25c>
            {
                /* Symbol 7: Validate SENSB_RES */
                if (status == PH_ERR_SUCCESS)
 800cb90:	89fb      	ldrh	r3, [r7, #14]
 800cb92:	2b00      	cmp	r3, #0
 800cb94:	d156      	bne.n	800cc44 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x24e>
                {
                    /* Symbol 9 */
                    if(bCurrentDeviceCount > 0U)
 800cb96:	7b3b      	ldrb	r3, [r7, #12]
 800cb98:	2b00      	cmp	r3, #0
 800cb9a:	d01f      	beq.n	800cbdc <phacDiscLoop_Sw_Int_CollisionResolutionB+0x1e6>
                    {
                        /* Symbol 10 */
                        status = phpalI14443p3b_SetSerialNo(
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 800cba6:	1e5a      	subs	r2, r3, #1
 800cba8:	4613      	mov	r3, r2
 800cbaa:	009b      	lsls	r3, r3, #2
 800cbac:	4413      	add	r3, r2
 800cbae:	009b      	lsls	r3, r3, #2
 800cbb0:	33c8      	adds	r3, #200	@ 0xc8
 800cbb2:	687a      	ldr	r2, [r7, #4]
 800cbb4:	4413      	add	r3, r2
 800cbb6:	3301      	adds	r3, #1
 800cbb8:	4619      	mov	r1, r3
 800cbba:	f00a fed9 	bl	8017970 <phpalI14443p3b_Sw_SetSerialNo>
 800cbbe:	4603      	mov	r3, r0
 800cbc0:	81fb      	strh	r3, [r7, #14]
                                    pDataParams->pPal1443p3bDataParams,
                                    pDataParams->sTypeBTargetInfo.aTypeB_I3P3[pDataParams->sTypeBTargetInfo.bTotalTagsFound - (uint8_t)1U].aPupi
                                    );

                        PH_CHECK_ABORT_FCT(status, phpalI14443p3b_HaltB(pDataParams->pPal1443p3bDataParams));
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cbc6:	4618      	mov	r0, r3
 800cbc8:	f00a f9d6 	bl	8016f78 <phpalI14443p3b_Sw_HaltB>
 800cbcc:	4603      	mov	r3, r0
 800cbce:	81fb      	strh	r3, [r7, #14]
 800cbd0:	89fb      	ldrh	r3, [r7, #14]
 800cbd2:	b2db      	uxtb	r3, r3
 800cbd4:	2b12      	cmp	r3, #18
 800cbd6:	d101      	bne.n	800cbdc <phacDiscLoop_Sw_Int_CollisionResolutionB+0x1e6>
 800cbd8:	89fb      	ldrh	r3, [r7, #14]
 800cbda:	e105      	b.n	800cde8 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3f2>
                    }

                    /* Symbol 12 */
                    (void)memcpy(pDataParams->sTypeBTargetInfo.aTypeB_I3P3[pDataParams->sTypeBTargetInfo.bTotalTagsFound].aPupi,
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 800cbe2:	461a      	mov	r2, r3
 800cbe4:	4613      	mov	r3, r2
 800cbe6:	009b      	lsls	r3, r3, #2
 800cbe8:	4413      	add	r3, r2
 800cbea:	009b      	lsls	r3, r3, #2
 800cbec:	33c8      	adds	r3, #200	@ 0xc8
 800cbee:	687a      	ldr	r2, [r7, #4]
 800cbf0:	4413      	add	r3, r2
 800cbf2:	1c5a      	adds	r2, r3, #1
                        &pDataParams->sTypeBTargetInfo.aTypeB_I3P3[pDataParams->sTypeBTargetInfo.bTotalTagsFound].aAtqB[1],
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 800cbfa:	4619      	mov	r1, r3
 800cbfc:	460b      	mov	r3, r1
 800cbfe:	009b      	lsls	r3, r3, #2
 800cc00:	440b      	add	r3, r1
 800cc02:	009b      	lsls	r3, r3, #2
 800cc04:	33c9      	adds	r3, #201	@ 0xc9
 800cc06:	6879      	ldr	r1, [r7, #4]
 800cc08:	440b      	add	r3, r1
 800cc0a:	3305      	adds	r3, #5
                    (void)memcpy(pDataParams->sTypeBTargetInfo.aTypeB_I3P3[pDataParams->sTypeBTargetInfo.bTotalTagsFound].aPupi,
 800cc0c:	681b      	ldr	r3, [r3, #0]
 800cc0e:	6013      	str	r3, [r2, #0]
                        PHAC_DISCLOOP_I3P3B_PUPI_LENGTH);

                    /* Symbol 11 */
                    pDataParams->sTypeBTargetInfo.bTotalTagsFound++;
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 800cc16:	3301      	adds	r3, #1
 800cc18:	b2da      	uxtb	r2, r3
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
                    bCurrentDeviceCount++;
 800cc20:	7b3b      	ldrb	r3, [r7, #12]
 800cc22:	3301      	adds	r3, #1
 800cc24:	733b      	strb	r3, [r7, #12]

                    /* Symbol 13 */
                    if (pDataParams->sTypeBTargetInfo.bTotalTagsFound >= pDataParams->baPasConDevLim[1])
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	f893 20c0 	ldrb.w	r2, [r3, #192]	@ 0xc0
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	7adb      	ldrb	r3, [r3, #11]
 800cc30:	429a      	cmp	r2, r3
 800cc32:	d30e      	bcc.n	800cc52 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x25c>
                    {
                        pDataParams->bNumOfCards = pDataParams->sTypeBTargetInfo.bTotalTagsFound;
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	f893 20c0 	ldrb.w	r2, [r3, #192]	@ 0xc0
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

                        return PH_ERR_SUCCESS;
 800cc40:	2300      	movs	r3, #0
 800cc42:	e0d1      	b.n	800cde8 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3f2>
                    }
                }
                else
                {
                    /* Symbol 8 CollisionPend: 1*/
                    pDataParams->bCollPend |= PHAC_DISCLOOP_POS_BIT_MASK_B;
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	7f9b      	ldrb	r3, [r3, #30]
 800cc48:	f043 0302 	orr.w	r3, r3, #2
 800cc4c:	b2da      	uxtb	r2, r3
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	779a      	strb	r2, [r3, #30]
                }
            }

            /* Symbol 14 */
            bCurrentSlotNum++;
 800cc52:	7b7b      	ldrb	r3, [r7, #13]
 800cc54:	3301      	adds	r3, #1
 800cc56:	737b      	strb	r3, [r7, #13]

            /* Symbol 15 */
            if(bCurrentSlotNum < ((uint8_t)1U  << bNumOfSlots))
 800cc58:	7b7a      	ldrb	r2, [r7, #13]
 800cc5a:	7abb      	ldrb	r3, [r7, #10]
 800cc5c:	2101      	movs	r1, #1
 800cc5e:	fa01 f303 	lsl.w	r3, r1, r3
 800cc62:	429a      	cmp	r2, r3
 800cc64:	da28      	bge.n	800ccb8 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x2c2>
            {
                /* Symbol 25 */
                PH_CHECK_ABORT_FCT(status, phpalI14443p3b_SlotMarker(
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 800cc6a:	7b7b      	ldrb	r3, [r7, #13]
 800cc6c:	3301      	adds	r3, #1
 800cc6e:	b2d9      	uxtb	r1, r3
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 800cc76:	461a      	mov	r2, r3
 800cc78:	4613      	mov	r3, r2
 800cc7a:	009b      	lsls	r3, r3, #2
 800cc7c:	4413      	add	r3, r2
 800cc7e:	009b      	lsls	r3, r3, #2
 800cc80:	33c8      	adds	r3, #200	@ 0xc8
 800cc82:	687a      	ldr	r2, [r7, #4]
 800cc84:	4413      	add	r3, r2
 800cc86:	1d5c      	adds	r4, r3, #5
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 800cc8e:	461a      	mov	r2, r3
 800cc90:	4613      	mov	r3, r2
 800cc92:	009b      	lsls	r3, r3, #2
 800cc94:	4413      	add	r3, r2
 800cc96:	009b      	lsls	r3, r3, #2
 800cc98:	33d8      	adds	r3, #216	@ 0xd8
 800cc9a:	687a      	ldr	r2, [r7, #4]
 800cc9c:	4413      	add	r3, r2
 800cc9e:	3302      	adds	r3, #2
 800cca0:	4622      	mov	r2, r4
 800cca2:	f00a f929 	bl	8016ef8 <phpalI14443p3b_Sw_SlotMarker>
 800cca6:	4603      	mov	r3, r0
 800cca8:	81fb      	strh	r3, [r7, #14]
 800ccaa:	89fb      	ldrh	r3, [r7, #14]
 800ccac:	b2db      	uxtb	r3, r3
 800ccae:	2b12      	cmp	r3, #18
 800ccb0:	f040 8083 	bne.w	800cdba <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3c4>
 800ccb4:	89fb      	ldrh	r3, [r7, #14]
 800ccb6:	e097      	b.n	800cde8 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3f2>
                    pDataParams->sTypeBTargetInfo.aTypeB_I3P3[pDataParams->sTypeBTargetInfo.bTotalTagsFound].aAtqB,
                    &pDataParams->sTypeBTargetInfo.aTypeB_I3P3[pDataParams->sTypeBTargetInfo.bTotalTagsFound].bAtqBLength));
            }
            else
            {
                bLastSlotReached = 1;
 800ccb8:	2301      	movs	r3, #1
 800ccba:	72fb      	strb	r3, [r7, #11]
                /* Symbol 16 */
                if (0U != (pDataParams->bCollPend & PHAC_DISCLOOP_POS_BIT_MASK_B))
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	7f9b      	ldrb	r3, [r3, #30]
 800ccc0:	f003 0302 	and.w	r3, r3, #2
 800ccc4:	2b00      	cmp	r3, #0
 800ccc6:	d068      	beq.n	800cd9a <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3a4>
                {
                    /* Symbol 17 */
                    if (pDataParams->sTypeBTargetInfo.bTotalTagsFound > 0U)
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 800ccce:	2b00      	cmp	r3, #0
 800ccd0:	d00e      	beq.n	800ccf0 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x2fa>
                    {
                        /* Symbol 20 */
                        if (pDataParams->sTypeBTargetInfo.bTotalTagsFound >= pDataParams->baPasConDevLim[1])
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	f893 20c0 	ldrb.w	r2, [r3, #192]	@ 0xc0
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	7adb      	ldrb	r3, [r3, #11]
 800ccdc:	429a      	cmp	r2, r3
 800ccde:	d31d      	bcc.n	800cd1c <phacDiscLoop_Sw_Int_CollisionResolutionB+0x326>
                        {
                            pDataParams->bNumOfCards = pDataParams->sTypeBTargetInfo.bTotalTagsFound;
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	f893 20c0 	ldrb.w	r2, [r3, #192]	@ 0xc0
 800cce6:	687b      	ldr	r3, [r7, #4]
 800cce8:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

                            return PH_ERR_SUCCESS;
 800ccec:	2300      	movs	r3, #0
 800ccee:	e07b      	b.n	800cde8 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3f2>
                        }
                    }
                    else
                    {
                        /* Symbol 18 */
                        if (bNumOfSlots == PHAC_DISCLOOP_TYPEB_MAX_SLOT_NUM)
 800ccf0:	7abb      	ldrb	r3, [r7, #10]
 800ccf2:	2b04      	cmp	r3, #4
 800ccf4:	d10f      	bne.n	800cd16 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x320>
                        {
                            pDataParams->bNumOfCards = pDataParams->sTypeBTargetInfo.bTotalTagsFound;
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	f893 20c0 	ldrb.w	r2, [r3, #192]	@ 0xc0
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

                            if(pDataParams->sTypeBTargetInfo.bTotalTagsFound == 0U)
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 800cd08:	2b00      	cmp	r3, #0
 800cd0a:	d102      	bne.n	800cd12 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x31c>
                            {
                                return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_NO_DEVICE_RESOLVED, PH_COMP_AC_DISCLOOP);
 800cd0c:	f244 0385 	movw	r3, #16517	@ 0x4085
 800cd10:	e06a      	b.n	800cde8 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3f2>
                            }

                            return PH_ERR_SUCCESS;
 800cd12:	2300      	movs	r3, #0
 800cd14:	e068      	b.n	800cde8 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3f2>
                        }

                        /* Symbol 19 */
                        bNumOfSlots++;
 800cd16:	7abb      	ldrb	r3, [r7, #10]
 800cd18:	3301      	adds	r3, #1
 800cd1a:	72bb      	strb	r3, [r7, #10]
                    }

                    /* Symbol 21 */
                    if(bCurrentDeviceCount > 0U)
 800cd1c:	7b3b      	ldrb	r3, [r7, #12]
 800cd1e:	2b00      	cmp	r3, #0
 800cd20:	d00c      	beq.n	800cd3c <phacDiscLoop_Sw_Int_CollisionResolutionB+0x346>
                    {
                        /* Symbol 22 */
                        PH_CHECK_ABORT_FCT(status, phpalI14443p3b_HaltB(pDataParams->pPal1443p3bDataParams));
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cd26:	4618      	mov	r0, r3
 800cd28:	f00a f926 	bl	8016f78 <phpalI14443p3b_Sw_HaltB>
 800cd2c:	4603      	mov	r3, r0
 800cd2e:	81fb      	strh	r3, [r7, #14]
 800cd30:	89fb      	ldrh	r3, [r7, #14]
 800cd32:	b2db      	uxtb	r3, r3
 800cd34:	2b12      	cmp	r3, #18
 800cd36:	d101      	bne.n	800cd3c <phacDiscLoop_Sw_Int_CollisionResolutionB+0x346>
 800cd38:	89fb      	ldrh	r3, [r7, #14]
 800cd3a:	e055      	b.n	800cde8 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3f2>
                    }

                    /* Symbol 23 */
                    PH_CHECK_ABORT_FCT(status, phpalI14443p3b_RequestB(
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	f893 40c1 	ldrb.w	r4, [r3, #193]	@ 0xc1
 800cd46:	687b      	ldr	r3, [r7, #4]
 800cd48:	f893 50c2 	ldrb.w	r5, [r3, #194]	@ 0xc2
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 800cd52:	461a      	mov	r2, r3
 800cd54:	4613      	mov	r3, r2
 800cd56:	009b      	lsls	r3, r3, #2
 800cd58:	4413      	add	r3, r2
 800cd5a:	009b      	lsls	r3, r3, #2
 800cd5c:	33c8      	adds	r3, #200	@ 0xc8
 800cd5e:	687a      	ldr	r2, [r7, #4]
 800cd60:	4413      	add	r3, r2
 800cd62:	1d5a      	adds	r2, r3, #5
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 800cd6a:	4619      	mov	r1, r3
 800cd6c:	460b      	mov	r3, r1
 800cd6e:	009b      	lsls	r3, r3, #2
 800cd70:	440b      	add	r3, r1
 800cd72:	009b      	lsls	r3, r3, #2
 800cd74:	33d8      	adds	r3, #216	@ 0xd8
 800cd76:	6879      	ldr	r1, [r7, #4]
 800cd78:	440b      	add	r3, r1
 800cd7a:	3302      	adds	r3, #2
 800cd7c:	7ab9      	ldrb	r1, [r7, #10]
 800cd7e:	9301      	str	r3, [sp, #4]
 800cd80:	9200      	str	r2, [sp, #0]
 800cd82:	462b      	mov	r3, r5
 800cd84:	4622      	mov	r2, r4
 800cd86:	f00a f879 	bl	8016e7c <phpalI14443p3b_Sw_RequestB>
 800cd8a:	4603      	mov	r3, r0
 800cd8c:	81fb      	strh	r3, [r7, #14]
 800cd8e:	89fb      	ldrh	r3, [r7, #14]
 800cd90:	b2db      	uxtb	r3, r3
 800cd92:	2b12      	cmp	r3, #18
 800cd94:	d111      	bne.n	800cdba <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3c4>
 800cd96:	89fb      	ldrh	r3, [r7, #14]
 800cd98:	e026      	b.n	800cde8 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3f2>
                        pDataParams->sTypeBTargetInfo.aTypeB_I3P3[pDataParams->sTypeBTargetInfo.bTotalTagsFound].aAtqB,
                        &pDataParams->sTypeBTargetInfo.aTypeB_I3P3[pDataParams->sTypeBTargetInfo.bTotalTagsFound].bAtqBLength));
                }
                else
                {
                    pDataParams->bNumOfCards = pDataParams->sTypeBTargetInfo.bTotalTagsFound;
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	f893 20c0 	ldrb.w	r2, [r3, #192]	@ 0xc0
 800cda0:	687b      	ldr	r3, [r7, #4]
 800cda2:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

                    if(pDataParams->sTypeBTargetInfo.bTotalTagsFound == 0U)
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 800cdac:	2b00      	cmp	r3, #0
 800cdae:	d102      	bne.n	800cdb6 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3c0>
                    {
                        return (PHAC_DISCLOOP_NO_DEVICE_RESOLVED | PH_COMP_AC_DISCLOOP);
 800cdb0:	f244 0385 	movw	r3, #16517	@ 0x4085
 800cdb4:	e018      	b.n	800cde8 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3f2>
                    }
                    return PH_ERR_SUCCESS;
 800cdb6:	2300      	movs	r3, #0
 800cdb8:	e016      	b.n	800cde8 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3f2>
        while(0U == bLastSlotReached)
 800cdba:	7afb      	ldrb	r3, [r7, #11]
 800cdbc:	2b00      	cmp	r3, #0
 800cdbe:	f43f aee3 	beq.w	800cb88 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x192>
    while(bNumOfSlots <= PHAC_DISCLOOP_TYPEB_MAX_SLOT_NUM)
 800cdc2:	7abb      	ldrb	r3, [r7, #10]
 800cdc4:	2b04      	cmp	r3, #4
 800cdc6:	f67f aecd 	bls.w	800cb64 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x16e>
                }
            }
        } /* while(!bLastSlotReached) */
    }

    pDataParams->bNumOfCards = pDataParams->sTypeBTargetInfo.bTotalTagsFound;
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	f893 20c0 	ldrb.w	r2, [r3, #192]	@ 0xc0
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

    if(pDataParams->sTypeBTargetInfo.bTotalTagsFound == 0U)
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 800cddc:	2b00      	cmp	r3, #0
 800cdde:	d102      	bne.n	800cde6 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3f0>
    {
        return (PHAC_DISCLOOP_NO_DEVICE_RESOLVED | PH_COMP_AC_DISCLOOP);
 800cde0:	f244 0385 	movw	r3, #16517	@ 0x4085
 800cde4:	e000      	b.n	800cde8 <phacDiscLoop_Sw_Int_CollisionResolutionB+0x3f2>
    }

    return PH_ERR_SUCCESS;
 800cde6:	2300      	movs	r3, #0
#else
    return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_COMMAND, PH_COMP_AC_DISCLOOP);
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEB_TAGS */
}
 800cde8:	4618      	mov	r0, r3
 800cdea:	3710      	adds	r7, #16
 800cdec:	46bd      	mov	sp, r7
 800cdee:	bdb0      	pop	{r4, r5, r7, pc}

0800cdf0 <phacDiscLoop_Sw_Int_ActivateB>:

phStatus_t phacDiscLoop_Sw_Int_ActivateB(
                                         phacDiscLoop_Sw_DataParams_t * pDataParams,
                                         uint8_t bTypeBTagIdx
                                         )
{
 800cdf0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cdf2:	b08f      	sub	sp, #60	@ 0x3c
 800cdf4:	af04      	add	r7, sp, #16
 800cdf6:	6078      	str	r0, [r7, #4]
 800cdf8:	460b      	mov	r3, r1
 800cdfa:	70fb      	strb	r3, [r7, #3]
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEB_TAGS
    phStatus_t PH_MEMLOC_REM status = PH_ERR_SUCCESS;
 800cdfc:	2300      	movs	r3, #0
 800cdfe:	847b      	strh	r3, [r7, #34]	@ 0x22
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEB_I3P4B_TAGS */

    /* Only deviation form Device Activation Activity is
     * Device sleep state is not been check and always send WakeUpB Command
     */
    if (bTypeBTagIdx >= pDataParams->sTypeBTargetInfo.bTotalTagsFound)
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 800ce06:	78fa      	ldrb	r2, [r7, #3]
 800ce08:	429a      	cmp	r2, r3
 800ce0a:	d302      	bcc.n	800ce12 <phacDiscLoop_Sw_Int_ActivateB+0x22>
    {
        /* Out of range or no such card found yet */
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800ce0c:	f244 0321 	movw	r3, #16417	@ 0x4021
 800ce10:	e1ba      	b.n	800d188 <phacDiscLoop_Sw_Int_ActivateB+0x398>
    }

    /* Send WUPB for tags in sleep state (except the last detected tag all are
     * in sleep state) */
    if ( (bTypeBTagIdx < (pDataParams->sTypeBTargetInfo.bTotalTagsFound - (uint8_t)1U) ) ||
 800ce12:	78fa      	ldrb	r2, [r7, #3]
 800ce14:	687b      	ldr	r3, [r7, #4]
 800ce16:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 800ce1a:	3b01      	subs	r3, #1
 800ce1c:	429a      	cmp	r2, r3
 800ce1e:	db0a      	blt.n	800ce36 <phacDiscLoop_Sw_Int_ActivateB+0x46>
                (pDataParams->sTypeBTargetInfo.aTypeB_I3P3[bTypeBTagIdx].bSleep == 1U)
 800ce20:	78fa      	ldrb	r2, [r7, #3]
 800ce22:	6879      	ldr	r1, [r7, #4]
 800ce24:	4613      	mov	r3, r2
 800ce26:	009b      	lsls	r3, r3, #2
 800ce28:	4413      	add	r3, r2
 800ce2a:	009b      	lsls	r3, r3, #2
 800ce2c:	440b      	add	r3, r1
 800ce2e:	33dc      	adds	r3, #220	@ 0xdc
 800ce30:	781b      	ldrb	r3, [r3, #0]
    if ( (bTypeBTagIdx < (pDataParams->sTypeBTargetInfo.bTotalTagsFound - (uint8_t)1U) ) ||
 800ce32:	2b01      	cmp	r3, #1
 800ce34:	d119      	bne.n	800ce6a <phacDiscLoop_Sw_Int_ActivateB+0x7a>
                )
    {
        PH_CHECK_ABORT_FCT(status, phpalI14443p3b_WakeUpB(
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	f893 20c1 	ldrb.w	r2, [r3, #193]	@ 0xc1
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	f893 10c2 	ldrb.w	r1, [r3, #194]	@ 0xc2
 800ce46:	f107 0320 	add.w	r3, r7, #32
 800ce4a:	9301      	str	r3, [sp, #4]
 800ce4c:	f107 0310 	add.w	r3, r7, #16
 800ce50:	9300      	str	r3, [sp, #0]
 800ce52:	460b      	mov	r3, r1
 800ce54:	2100      	movs	r1, #0
 800ce56:	f00a f830 	bl	8016eba <phpalI14443p3b_Sw_WakeUpB>
 800ce5a:	4603      	mov	r3, r0
 800ce5c:	847b      	strh	r3, [r7, #34]	@ 0x22
 800ce5e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800ce60:	b2db      	uxtb	r3, r3
 800ce62:	2b12      	cmp	r3, #18
 800ce64:	d101      	bne.n	800ce6a <phacDiscLoop_Sw_Int_ActivateB+0x7a>
 800ce66:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800ce68:	e18e      	b.n	800d188 <phacDiscLoop_Sw_Int_ActivateB+0x398>

#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEB_I3P4B_TAGS
    /* AttriB: activate PICC */

    /* Enable Emd check */
    PH_CHECK_SUCCESS_FCT(status, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_SET_EMD, PH_ON));
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ce6e:	2201      	movs	r2, #1
 800ce70:	215e      	movs	r1, #94	@ 0x5e
 800ce72:	4618      	mov	r0, r3
 800ce74:	f003 fb60 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 800ce78:	4603      	mov	r3, r0
 800ce7a:	847b      	strh	r3, [r7, #34]	@ 0x22
 800ce7c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800ce7e:	2b00      	cmp	r3, #0
 800ce80:	d001      	beq.n	800ce86 <phacDiscLoop_Sw_Int_ActivateB+0x96>
 800ce82:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800ce84:	e180      	b.n	800d188 <phacDiscLoop_Sw_Int_ActivateB+0x398>

    pDataParams->sTypeBTargetInfo.aTypeB_I3P3[bTypeBTagIdx].bSupportType4B = PH_OFF;
 800ce86:	78fa      	ldrb	r2, [r7, #3]
 800ce88:	6879      	ldr	r1, [r7, #4]
 800ce8a:	4613      	mov	r3, r2
 800ce8c:	009b      	lsls	r3, r3, #2
 800ce8e:	4413      	add	r3, r2
 800ce90:	009b      	lsls	r3, r3, #2
 800ce92:	440b      	add	r3, r1
 800ce94:	33db      	adds	r3, #219	@ 0xdb
 800ce96:	2200      	movs	r2, #0
 800ce98:	701a      	strb	r2, [r3, #0]
    if (0u != ((pDataParams->sTypeBTargetInfo.aTypeB_I3P3[bTypeBTagIdx].aAtqB[PHAC_DISCLOOP_TYPEB_PROTOCOL_TYPE_OFFSET] & PHAC_DISCLOOP_TYPEB_MASK_PROTOCOL_TYPE)))
 800ce9a:	78fa      	ldrb	r2, [r7, #3]
 800ce9c:	6879      	ldr	r1, [r7, #4]
 800ce9e:	4613      	mov	r3, r2
 800cea0:	009b      	lsls	r3, r3, #2
 800cea2:	4413      	add	r3, r2
 800cea4:	009b      	lsls	r3, r3, #2
 800cea6:	440b      	add	r3, r1
 800cea8:	33d7      	adds	r3, #215	@ 0xd7
 800ceaa:	781b      	ldrb	r3, [r3, #0]
 800ceac:	f003 0301 	and.w	r3, r3, #1
 800ceb0:	2b00      	cmp	r3, #0
 800ceb2:	d009      	beq.n	800cec8 <phacDiscLoop_Sw_Int_ActivateB+0xd8>
    {
        pDataParams->sTypeBTargetInfo.aTypeB_I3P3[bTypeBTagIdx].bSupportType4B = PH_ON;
 800ceb4:	78fa      	ldrb	r2, [r7, #3]
 800ceb6:	6879      	ldr	r1, [r7, #4]
 800ceb8:	4613      	mov	r3, r2
 800ceba:	009b      	lsls	r3, r3, #2
 800cebc:	4413      	add	r3, r2
 800cebe:	009b      	lsls	r3, r3, #2
 800cec0:	440b      	add	r3, r1
 800cec2:	33db      	adds	r3, #219	@ 0xdb
 800cec4:	2201      	movs	r2, #1
 800cec6:	701a      	strb	r2, [r3, #0]
    }

    if (((pDataParams->bOpeMode == RD_LIB_MODE_ISO) || (pDataParams->bOpeMode == RD_LIB_MODE_NFC)) &&
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800cece:	2b03      	cmp	r3, #3
 800ced0:	d004      	beq.n	800cedc <phacDiscLoop_Sw_Int_ActivateB+0xec>
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800ced8:	2b02      	cmp	r3, #2
 800ceda:	d10c      	bne.n	800cef6 <phacDiscLoop_Sw_Int_ActivateB+0x106>
        (pDataParams->sTypeBTargetInfo.aTypeB_I3P3[bTypeBTagIdx].bSupportType4B == PH_OFF))
 800cedc:	78fa      	ldrb	r2, [r7, #3]
 800cede:	6879      	ldr	r1, [r7, #4]
 800cee0:	4613      	mov	r3, r2
 800cee2:	009b      	lsls	r3, r3, #2
 800cee4:	4413      	add	r3, r2
 800cee6:	009b      	lsls	r3, r3, #2
 800cee8:	440b      	add	r3, r1
 800ceea:	33db      	adds	r3, #219	@ 0xdb
 800ceec:	781b      	ldrb	r3, [r3, #0]
    if (((pDataParams->bOpeMode == RD_LIB_MODE_ISO) || (pDataParams->bOpeMode == RD_LIB_MODE_NFC)) &&
 800ceee:	2b00      	cmp	r3, #0
 800cef0:	d101      	bne.n	800cef6 <phacDiscLoop_Sw_Int_ActivateB+0x106>
    {
        return PH_ERR_SUCCESS;
 800cef2:	2300      	movs	r3, #0
 800cef4:	e148      	b.n	800d188 <phacDiscLoop_Sw_Int_ActivateB+0x398>
    }

    bBitRateCapability = pDataParams->sTypeBTargetInfo.aTypeB_I3P3[bTypeBTagIdx].aAtqB[9U];
 800cef6:	78fa      	ldrb	r2, [r7, #3]
 800cef8:	6879      	ldr	r1, [r7, #4]
 800cefa:	4613      	mov	r3, r2
 800cefc:	009b      	lsls	r3, r3, #2
 800cefe:	4413      	add	r3, r2
 800cf00:	009b      	lsls	r3, r3, #2
 800cf02:	440b      	add	r3, r1
 800cf04:	33d6      	adds	r3, #214	@ 0xd6
 800cf06:	781b      	ldrb	r3, [r3, #0]
 800cf08:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    bDsi = pDataParams->sTypeBTargetInfo.bDsi;
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	f893 30c8 	ldrb.w	r3, [r3, #200]	@ 0xc8
 800cf12:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    bDri = pDataParams->sTypeBTargetInfo.bDri;
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	f893 30c7 	ldrb.w	r3, [r3, #199]	@ 0xc7
 800cf1c:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    /* Check user parameter change request versus Card bit rate capabilities and update DR and DS if required. */
    if (((bDsi != PHPAL_I14443P3B_DATARATE_106) || (bDri != PHPAL_I14443P3B_DATARATE_106)) &&
 800cf20:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800cf24:	2b00      	cmp	r3, #0
 800cf26:	d104      	bne.n	800cf32 <phacDiscLoop_Sw_Int_ActivateB+0x142>
 800cf28:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800cf2c:	2b00      	cmp	r3, #0
 800cf2e:	f000 8081 	beq.w	800d034 <phacDiscLoop_Sw_Int_ActivateB+0x244>
        ((bBitRateCapability & 0x08U) == 0x00))
 800cf32:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800cf36:	f003 0308 	and.w	r3, r3, #8
    if (((bDsi != PHPAL_I14443P3B_DATARATE_106) || (bDri != PHPAL_I14443P3B_DATARATE_106)) &&
 800cf3a:	2b00      	cmp	r3, #0
 800cf3c:	d17a      	bne.n	800d034 <phacDiscLoop_Sw_Int_ActivateB+0x244>
    {
        if (bBitRateCapability & 0x40U)
 800cf3e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800cf42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cf46:	2b00      	cmp	r3, #0
 800cf48:	d003      	beq.n	800cf52 <phacDiscLoop_Sw_Int_ActivateB+0x162>
        {
            bAtqb_Dsi = PHPAL_I14443P3B_DATARATE_848;
 800cf4a:	2303      	movs	r3, #3
 800cf4c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800cf50:	e016      	b.n	800cf80 <phacDiscLoop_Sw_Int_ActivateB+0x190>
        }
        else if (bBitRateCapability & 0x20U)
 800cf52:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800cf56:	f003 0320 	and.w	r3, r3, #32
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	d003      	beq.n	800cf66 <phacDiscLoop_Sw_Int_ActivateB+0x176>
        {
            bAtqb_Dsi = PHPAL_I14443P3B_DATARATE_424;
 800cf5e:	2302      	movs	r3, #2
 800cf60:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800cf64:	e00c      	b.n	800cf80 <phacDiscLoop_Sw_Int_ActivateB+0x190>
        }
        else if (bBitRateCapability & 0x10U)
 800cf66:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800cf6a:	f003 0310 	and.w	r3, r3, #16
 800cf6e:	2b00      	cmp	r3, #0
 800cf70:	d003      	beq.n	800cf7a <phacDiscLoop_Sw_Int_ActivateB+0x18a>
        {
            bAtqb_Dsi = PHPAL_I14443P3B_DATARATE_212;
 800cf72:	2301      	movs	r3, #1
 800cf74:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800cf78:	e002      	b.n	800cf80 <phacDiscLoop_Sw_Int_ActivateB+0x190>
        }
        else
        {
            bAtqb_Dsi = PHPAL_I14443P3B_DATARATE_106;
 800cf7a:	2300      	movs	r3, #0
 800cf7c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }

        if (bBitRateCapability & 0x04U)
 800cf80:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800cf84:	f003 0304 	and.w	r3, r3, #4
 800cf88:	2b00      	cmp	r3, #0
 800cf8a:	d003      	beq.n	800cf94 <phacDiscLoop_Sw_Int_ActivateB+0x1a4>
        {
            bAtqb_Dri = PHPAL_I14443P3B_DATARATE_848;
 800cf8c:	2303      	movs	r3, #3
 800cf8e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800cf92:	e016      	b.n	800cfc2 <phacDiscLoop_Sw_Int_ActivateB+0x1d2>
        }
        else if (bBitRateCapability & 0x02U)
 800cf94:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800cf98:	f003 0302 	and.w	r3, r3, #2
 800cf9c:	2b00      	cmp	r3, #0
 800cf9e:	d003      	beq.n	800cfa8 <phacDiscLoop_Sw_Int_ActivateB+0x1b8>
        {
            bAtqb_Dri = PHPAL_I14443P3B_DATARATE_424;
 800cfa0:	2302      	movs	r3, #2
 800cfa2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800cfa6:	e00c      	b.n	800cfc2 <phacDiscLoop_Sw_Int_ActivateB+0x1d2>
        }
        else if (bBitRateCapability & 0x01U)
 800cfa8:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800cfac:	f003 0301 	and.w	r3, r3, #1
 800cfb0:	2b00      	cmp	r3, #0
 800cfb2:	d003      	beq.n	800cfbc <phacDiscLoop_Sw_Int_ActivateB+0x1cc>
        {
            bAtqb_Dri = PHPAL_I14443P3B_DATARATE_212;
 800cfb4:	2301      	movs	r3, #1
 800cfb6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800cfba:	e002      	b.n	800cfc2 <phacDiscLoop_Sw_Int_ActivateB+0x1d2>
        }
        else
        {
            bAtqb_Dri = PHPAL_I14443P3B_DATARATE_106;
 800cfbc:	2300      	movs	r3, #0
 800cfbe:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        }

        if ((bDsi != bAtqb_Dsi) && (bDsi > bAtqb_Dsi))
 800cfc2:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800cfc6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cfca:	429a      	cmp	r2, r3
 800cfcc:	d009      	beq.n	800cfe2 <phacDiscLoop_Sw_Int_ActivateB+0x1f2>
 800cfce:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800cfd2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cfd6:	429a      	cmp	r2, r3
 800cfd8:	d903      	bls.n	800cfe2 <phacDiscLoop_Sw_Int_ActivateB+0x1f2>
        {
            bDsi = bAtqb_Dsi;
 800cfda:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cfde:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        }

        if ((bDri != bAtqb_Dri) && (bDri > bAtqb_Dri))
 800cfe2:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800cfe6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800cfea:	429a      	cmp	r2, r3
 800cfec:	d009      	beq.n	800d002 <phacDiscLoop_Sw_Int_ActivateB+0x212>
 800cfee:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800cff2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800cff6:	429a      	cmp	r2, r3
 800cff8:	d903      	bls.n	800d002 <phacDiscLoop_Sw_Int_ActivateB+0x212>
        {
            bDri = bAtqb_Dri;
 800cffa:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800cffe:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        }

        if (bBitRateCapability & 0x80U)
 800d002:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 800d006:	2b00      	cmp	r3, #0
 800d008:	da14      	bge.n	800d034 <phacDiscLoop_Sw_Int_ActivateB+0x244>
        {
            /* Only same bit rate allowed in both directions. */
            if (bDsi != bDri)
 800d00a:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800d00e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800d012:	429a      	cmp	r2, r3
 800d014:	d00e      	beq.n	800d034 <phacDiscLoop_Sw_Int_ActivateB+0x244>
            {
                (bDsi < bDri) ? (bDri = bDsi) : (bDsi = bDri);
 800d016:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800d01a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800d01e:	429a      	cmp	r2, r3
 800d020:	d204      	bcs.n	800d02c <phacDiscLoop_Sw_Int_ActivateB+0x23c>
 800d022:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800d026:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 800d02a:	e003      	b.n	800d034 <phacDiscLoop_Sw_Int_ActivateB+0x244>
 800d02c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800d030:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
            }
        }
    }

    PH_CHECK_SUCCESS_FCT(status, phpalI14443p3b_Attrib(
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 800d038:	78fa      	ldrb	r2, [r7, #3]
 800d03a:	4613      	mov	r3, r2
 800d03c:	009b      	lsls	r3, r3, #2
 800d03e:	4413      	add	r3, r2
 800d040:	009b      	lsls	r3, r3, #2
 800d042:	33c8      	adds	r3, #200	@ 0xc8
 800d044:	687a      	ldr	r2, [r7, #4]
 800d046:	4413      	add	r3, r2
 800d048:	1d5c      	adds	r4, r3, #5
 800d04a:	78fa      	ldrb	r2, [r7, #3]
 800d04c:	6879      	ldr	r1, [r7, #4]
 800d04e:	4613      	mov	r3, r2
 800d050:	009b      	lsls	r3, r3, #2
 800d052:	4413      	add	r3, r2
 800d054:	009b      	lsls	r3, r3, #2
 800d056:	440b      	add	r3, r1
 800d058:	33da      	adds	r3, #218	@ 0xda
 800d05a:	7819      	ldrb	r1, [r3, #0]
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	f893 50c4 	ldrb.w	r5, [r3, #196]	@ 0xc4
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	f893 30c5 	ldrb.w	r3, [r3, #197]	@ 0xc5
 800d068:	687a      	ldr	r2, [r7, #4]
 800d06a:	32dd      	adds	r2, #221	@ 0xdd
 800d06c:	9203      	str	r2, [sp, #12]
 800d06e:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800d072:	9202      	str	r2, [sp, #8]
 800d074:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800d078:	9201      	str	r2, [sp, #4]
 800d07a:	9300      	str	r3, [sp, #0]
 800d07c:	462b      	mov	r3, r5
 800d07e:	460a      	mov	r2, r1
 800d080:	4621      	mov	r1, r4
 800d082:	f009 ffc1 	bl	8017008 <phpalI14443p3b_Sw_Attrib>
 800d086:	4603      	mov	r3, r0
 800d088:	847b      	strh	r3, [r7, #34]	@ 0x22
 800d08a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d08c:	2b00      	cmp	r3, #0
 800d08e:	d001      	beq.n	800d094 <phacDiscLoop_Sw_Int_ActivateB+0x2a4>
 800d090:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d092:	e079      	b.n	800d188 <phacDiscLoop_Sw_Int_ActivateB+0x398>
        pDataParams->sTypeBTargetInfo.bCid,
        bDri,
        bDsi,
        &pDataParams->sTypeBTargetInfo.sTypeB_I3P4.bMbli));

    if (pDataParams->bOpeMode != RD_LIB_MODE_EMVCO)
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800d09a:	2b01      	cmp	r3, #1
 800d09c:	d027      	beq.n	800d0ee <phacDiscLoop_Sw_Int_ActivateB+0x2fe>
    {
        /* Update Dri and Dsi parameters with currently applied values. */
        PH_CHECK_SUCCESS_FCT(status, phpalI14443p3b_GetConfig(
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d0a2:	f107 0208 	add.w	r2, r7, #8
 800d0a6:	2104      	movs	r1, #4
 800d0a8:	4618      	mov	r0, r3
 800d0aa:	f009 fea9 	bl	8016e00 <phpalI14443p3b_Sw_GetConfig>
 800d0ae:	4603      	mov	r3, r0
 800d0b0:	847b      	strh	r3, [r7, #34]	@ 0x22
 800d0b2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d0b4:	2b00      	cmp	r3, #0
 800d0b6:	d001      	beq.n	800d0bc <phacDiscLoop_Sw_Int_ActivateB+0x2cc>
 800d0b8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d0ba:	e065      	b.n	800d188 <phacDiscLoop_Sw_Int_ActivateB+0x398>
            pDataParams->pPal1443p3bDataParams,
            PHPAL_I14443P3B_CONFIG_DRI,
            &wDataRate));
        pDataParams->sTypeBTargetInfo.bDri = (uint8_t)wDataRate;
 800d0bc:	893b      	ldrh	r3, [r7, #8]
 800d0be:	b2da      	uxtb	r2, r3
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	f883 20c7 	strb.w	r2, [r3, #199]	@ 0xc7

        PH_CHECK_SUCCESS_FCT(status, phpalI14443p3b_GetConfig(
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d0ca:	f107 0208 	add.w	r2, r7, #8
 800d0ce:	2105      	movs	r1, #5
 800d0d0:	4618      	mov	r0, r3
 800d0d2:	f009 fe95 	bl	8016e00 <phpalI14443p3b_Sw_GetConfig>
 800d0d6:	4603      	mov	r3, r0
 800d0d8:	847b      	strh	r3, [r7, #34]	@ 0x22
 800d0da:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d0dc:	2b00      	cmp	r3, #0
 800d0de:	d001      	beq.n	800d0e4 <phacDiscLoop_Sw_Int_ActivateB+0x2f4>
 800d0e0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d0e2:	e051      	b.n	800d188 <phacDiscLoop_Sw_Int_ActivateB+0x398>
            pDataParams->pPal1443p3bDataParams,
            PHPAL_I14443P3B_CONFIG_DSI,
            &wDataRate));
        pDataParams->sTypeBTargetInfo.bDsi = (uint8_t)wDataRate;
 800d0e4:	893b      	ldrh	r3, [r7, #8]
 800d0e6:	b2da      	uxtb	r2, r3
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8
    }

    /* Retrieve 14443-3b protocol parameter */
    PH_CHECK_SUCCESS_FCT(status, phpalI14443p3b_GetProtocolParams(
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 800d0f2:	f107 040d 	add.w	r4, r7, #13
 800d0f6:	f107 020e 	add.w	r2, r7, #14
 800d0fa:	f107 010f 	add.w	r1, r7, #15
 800d0fe:	f107 030a 	add.w	r3, r7, #10
 800d102:	9302      	str	r3, [sp, #8]
 800d104:	f107 030b 	add.w	r3, r7, #11
 800d108:	9301      	str	r3, [sp, #4]
 800d10a:	f107 030c 	add.w	r3, r7, #12
 800d10e:	9300      	str	r3, [sp, #0]
 800d110:	4623      	mov	r3, r4
 800d112:	f00a fa37 	bl	8017584 <phpalI14443p3b_Sw_GetProtocolParams>
 800d116:	4603      	mov	r3, r0
 800d118:	847b      	strh	r3, [r7, #34]	@ 0x22
 800d11a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d11c:	2b00      	cmp	r3, #0
 800d11e:	d001      	beq.n	800d124 <phacDiscLoop_Sw_Int_ActivateB+0x334>
 800d120:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d122:	e031      	b.n	800d188 <phacDiscLoop_Sw_Int_ActivateB+0x398>
        &bFwi,
        &bFsdi,
        &bFsci));

    /* EMVCo v3.1: Limit the FSCI value to be used based on the RdLib execution environment. */
    if (pDataParams->bOpeMode == RD_LIB_MODE_EMVCO)
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800d12a:	2b01      	cmp	r3, #1
 800d12c:	d109      	bne.n	800d142 <phacDiscLoop_Sw_Int_ActivateB+0x352>
    {
        if (bFsci > pDataParams->bFsciMax)
 800d12e:	687b      	ldr	r3, [r7, #4]
 800d130:	f893 2058 	ldrb.w	r2, [r3, #88]	@ 0x58
 800d134:	7abb      	ldrb	r3, [r7, #10]
 800d136:	429a      	cmp	r2, r3
 800d138:	d203      	bcs.n	800d142 <phacDiscLoop_Sw_Int_ActivateB+0x352>
        {
            bFsci = pDataParams->bFsciMax;
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800d140:	72bb      	strb	r3, [r7, #10]
        }
    }

    /* Set 14443-4 protocol parameter */
    status = phpalI14443p4_SetProtocol(
 800d142:	687b      	ldr	r3, [r7, #4]
 800d144:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 800d146:	7bfd      	ldrb	r5, [r7, #15]
 800d148:	7bbe      	ldrb	r6, [r7, #14]
 800d14a:	f897 c00d 	ldrb.w	ip, [r7, #13]
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	f893 30c6 	ldrb.w	r3, [r3, #198]	@ 0xc6
 800d154:	7b3a      	ldrb	r2, [r7, #12]
 800d156:	7af9      	ldrb	r1, [r7, #11]
 800d158:	7ab8      	ldrb	r0, [r7, #10]
 800d15a:	9003      	str	r0, [sp, #12]
 800d15c:	9102      	str	r1, [sp, #8]
 800d15e:	9201      	str	r2, [sp, #4]
 800d160:	9300      	str	r3, [sp, #0]
 800d162:	4663      	mov	r3, ip
 800d164:	4632      	mov	r2, r6
 800d166:	4629      	mov	r1, r5
 800d168:	4620      	mov	r0, r4
 800d16a:	f00a fc3e 	bl	80179ea <phpalI14443p4_Sw_SetProtocol>
 800d16e:	4603      	mov	r3, r0
 800d170:	847b      	strh	r3, [r7, #34]	@ 0x22
        bFsdi,
        bFsci);

#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEB_I3P4B_TAGS */

    pDataParams->sTypeBTargetInfo.aTypeB_I3P3[bTypeBTagIdx].bSleep = 0U;
 800d172:	78fa      	ldrb	r2, [r7, #3]
 800d174:	6879      	ldr	r1, [r7, #4]
 800d176:	4613      	mov	r3, r2
 800d178:	009b      	lsls	r3, r3, #2
 800d17a:	4413      	add	r3, r2
 800d17c:	009b      	lsls	r3, r3, #2
 800d17e:	440b      	add	r3, r1
 800d180:	33dc      	adds	r3, #220	@ 0xdc
 800d182:	2200      	movs	r2, #0
 800d184:	701a      	strb	r2, [r3, #0]
    return status;
 800d186:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
#else
    return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_COMMAND, PH_COMP_AC_DISCLOOP);
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEB_TAGS */
}
 800d188:	4618      	mov	r0, r3
 800d18a:	372c      	adds	r7, #44	@ 0x2c
 800d18c:	46bd      	mov	sp, r7
 800d18e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800d190 <phacDiscLoop_Sw_Int_CheckForDuplication>:
static phStatus_t phacDiscLoop_Sw_Int_CheckForDuplication(
                                                          phacDiscLoop_Sw_DataParams_t * pDataParams,
                                                          uint8_t *pID,
                                                          uint8_t *pIsDuplicate
                                                          )
{
 800d190:	b580      	push	{r7, lr}
 800d192:	b086      	sub	sp, #24
 800d194:	af00      	add	r7, sp, #0
 800d196:	60f8      	str	r0, [r7, #12]
 800d198:	60b9      	str	r1, [r7, #8]
 800d19a:	607a      	str	r2, [r7, #4]
    uint8_t PH_MEMLOC_COUNT bIndex = 0x00;
 800d19c:	2300      	movs	r3, #0
 800d19e:	75fb      	strb	r3, [r7, #23]

    *pIsDuplicate = PH_OFF;
 800d1a0:	687b      	ldr	r3, [r7, #4]
 800d1a2:	2200      	movs	r2, #0
 800d1a4:	701a      	strb	r2, [r3, #0]

    for(bIndex = 0; bIndex < pDataParams->sTypeFTargetInfo.bTotalTagsFound; bIndex++)
 800d1a6:	2300      	movs	r3, #0
 800d1a8:	75fb      	strb	r3, [r7, #23]
 800d1aa:	e019      	b.n	800d1e0 <phacDiscLoop_Sw_Int_CheckForDuplication+0x50>
    {   /* Skip Identical Entry */
        if((memcmp(pID, pDataParams->sTypeFTargetInfo.aTypeFTag[bIndex].aIDmPMm, PHAC_DISCLOOP_FELICA_IDM_LENGTH + PHAC_DISCLOOP_FELICA_PMM_LENGTH )) == 0)
 800d1ac:	7dfa      	ldrb	r2, [r7, #23]
 800d1ae:	4613      	mov	r3, r2
 800d1b0:	005b      	lsls	r3, r3, #1
 800d1b2:	4413      	add	r3, r2
 800d1b4:	00da      	lsls	r2, r3, #3
 800d1b6:	1ad2      	subs	r2, r2, r3
 800d1b8:	f102 0390 	add.w	r3, r2, #144	@ 0x90
 800d1bc:	68fa      	ldr	r2, [r7, #12]
 800d1be:	4413      	add	r3, r2
 800d1c0:	3304      	adds	r3, #4
 800d1c2:	2210      	movs	r2, #16
 800d1c4:	4619      	mov	r1, r3
 800d1c6:	68b8      	ldr	r0, [r7, #8]
 800d1c8:	f015 fa24 	bl	8022614 <memcmp>
 800d1cc:	4603      	mov	r3, r0
 800d1ce:	2b00      	cmp	r3, #0
 800d1d0:	d103      	bne.n	800d1da <phacDiscLoop_Sw_Int_CheckForDuplication+0x4a>
        {
            *pIsDuplicate = PH_ON;
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	2201      	movs	r2, #1
 800d1d6:	701a      	strb	r2, [r3, #0]
            /* Update baud rate if device is detected with higher baud rate */
            break;
 800d1d8:	e008      	b.n	800d1ec <phacDiscLoop_Sw_Int_CheckForDuplication+0x5c>
    for(bIndex = 0; bIndex < pDataParams->sTypeFTargetInfo.bTotalTagsFound; bIndex++)
 800d1da:	7dfb      	ldrb	r3, [r7, #23]
 800d1dc:	3301      	adds	r3, #1
 800d1de:	75fb      	strb	r3, [r7, #23]
 800d1e0:	68fb      	ldr	r3, [r7, #12]
 800d1e2:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800d1e6:	7dfa      	ldrb	r2, [r7, #23]
 800d1e8:	429a      	cmp	r2, r3
 800d1ea:	d3df      	bcc.n	800d1ac <phacDiscLoop_Sw_Int_CheckForDuplication+0x1c>
        }
    }
    return PH_ERR_SUCCESS;
 800d1ec:	2300      	movs	r3, #0
}
 800d1ee:	4618      	mov	r0, r3
 800d1f0:	3718      	adds	r7, #24
 800d1f2:	46bd      	mov	sp, r7
 800d1f4:	bd80      	pop	{r7, pc}

0800d1f6 <phacDiscLoop_Sw_Int_UpdateSensFResp>:
                                                      phacDiscLoop_Sw_DataParams_t * pDataParams,
                                                      uint8_t *pID,
                                                      uint8_t bIdLen,
                                                      uint16_t wCurrentBaudBitPos
                                                      )
{
 800d1f6:	b580      	push	{r7, lr}
 800d1f8:	b086      	sub	sp, #24
 800d1fa:	af00      	add	r7, sp, #0
 800d1fc:	60f8      	str	r0, [r7, #12]
 800d1fe:	60b9      	str	r1, [r7, #8]
 800d200:	4611      	mov	r1, r2
 800d202:	461a      	mov	r2, r3
 800d204:	460b      	mov	r3, r1
 800d206:	71fb      	strb	r3, [r7, #7]
 800d208:	4613      	mov	r3, r2
 800d20a:	80bb      	strh	r3, [r7, #4]
    phStatus_t PH_MEMLOC_REM   wStatus = PH_ERR_SUCCESS;
 800d20c:	2300      	movs	r3, #0
 800d20e:	82bb      	strh	r3, [r7, #20]
    uint8_t    PH_MEMLOC_REM   bIsDuplicate;
    uint8_t    PH_MEMLOC_REM   bTotalTagsFound = 0x00;
 800d210:	2300      	movs	r3, #0
 800d212:	75fb      	strb	r3, [r7, #23]
    uint16_t   PH_MEMLOC_REM   wRequestCode;

    PH_CHECK_SUCCESS_FCT(wStatus, phacDiscLoop_Sw_Int_CheckForDuplication(pDataParams, &pID[0x00], &bIsDuplicate));
 800d214:	f107 0313 	add.w	r3, r7, #19
 800d218:	461a      	mov	r2, r3
 800d21a:	68b9      	ldr	r1, [r7, #8]
 800d21c:	68f8      	ldr	r0, [r7, #12]
 800d21e:	f7ff ffb7 	bl	800d190 <phacDiscLoop_Sw_Int_CheckForDuplication>
 800d222:	4603      	mov	r3, r0
 800d224:	82bb      	strh	r3, [r7, #20]
 800d226:	8abb      	ldrh	r3, [r7, #20]
 800d228:	2b00      	cmp	r3, #0
 800d22a:	d001      	beq.n	800d230 <phacDiscLoop_Sw_Int_UpdateSensFResp+0x3a>
 800d22c:	8abb      	ldrh	r3, [r7, #20]
 800d22e:	e086      	b.n	800d33e <phacDiscLoop_Sw_Int_UpdateSensFResp+0x148>
    if(0U == (bIsDuplicate))
 800d230:	7cfb      	ldrb	r3, [r7, #19]
 800d232:	2b00      	cmp	r3, #0
 800d234:	d179      	bne.n	800d32a <phacDiscLoop_Sw_Int_UpdateSensFResp+0x134>
    {
        /* get Request code is enable */
        PH_CHECK_SUCCESS_FCT(wStatus, phpalFelica_GetConfig(pDataParams->pPalFelicaDataParams, PHPAL_FELICA_CONFIG_RC, &wRequestCode));
 800d236:	68fb      	ldr	r3, [r7, #12]
 800d238:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d23a:	f107 0210 	add.w	r2, r7, #16
 800d23e:	2100      	movs	r1, #0
 800d240:	4618      	mov	r0, r3
 800d242:	f008 fef8 	bl	8016036 <phpalFelica_Sw_GetConfig>
 800d246:	4603      	mov	r3, r0
 800d248:	82bb      	strh	r3, [r7, #20]
 800d24a:	8abb      	ldrh	r3, [r7, #20]
 800d24c:	2b00      	cmp	r3, #0
 800d24e:	d001      	beq.n	800d254 <phacDiscLoop_Sw_Int_UpdateSensFResp+0x5e>
 800d250:	8abb      	ldrh	r3, [r7, #20]
 800d252:	e074      	b.n	800d33e <phacDiscLoop_Sw_Int_UpdateSensFResp+0x148>

        pDataParams->sTypeFTargetInfo.aTypeFTag[pDataParams->sTypeFTargetInfo.bTotalTagsFound + bTotalTagsFound].bLength = (uint8_t) bIdLen;
 800d254:	68fb      	ldr	r3, [r7, #12]
 800d256:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800d25a:	461a      	mov	r2, r3
 800d25c:	7dfb      	ldrb	r3, [r7, #23]
 800d25e:	441a      	add	r2, r3
 800d260:	68f9      	ldr	r1, [r7, #12]
 800d262:	4613      	mov	r3, r2
 800d264:	005b      	lsls	r3, r3, #1
 800d266:	4413      	add	r3, r2
 800d268:	00da      	lsls	r2, r3, #3
 800d26a:	1ad2      	subs	r2, r2, r3
 800d26c:	188b      	adds	r3, r1, r2
 800d26e:	33a8      	adds	r3, #168	@ 0xa8
 800d270:	79fa      	ldrb	r2, [r7, #7]
 800d272:	701a      	strb	r2, [r3, #0]

        /* Copy RD(Request Data) if received */
        if((wRequestCode != PH_OFF) && (bIdLen > (PHPAL_FELICA_IDM_LENGTH + PHPAL_FELICA_PMM_LENGTH)))
 800d274:	8a3b      	ldrh	r3, [r7, #16]
 800d276:	2b00      	cmp	r3, #0
 800d278:	d018      	beq.n	800d2ac <phacDiscLoop_Sw_Int_UpdateSensFResp+0xb6>
 800d27a:	79fb      	ldrb	r3, [r7, #7]
 800d27c:	2b10      	cmp	r3, #16
 800d27e:	d915      	bls.n	800d2ac <phacDiscLoop_Sw_Int_UpdateSensFResp+0xb6>
        {
            (void)memcpy((uint8_t *)&(pDataParams->sTypeFTargetInfo.aTypeFTag[pDataParams->sTypeFTargetInfo.bTotalTagsFound + bTotalTagsFound].aRD), &pID[PHPAL_FELICA_IDM_LENGTH + PHPAL_FELICA_PMM_LENGTH], PHPAL_FELICA_RD_LENGTH);
 800d280:	68fb      	ldr	r3, [r7, #12]
 800d282:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800d286:	461a      	mov	r2, r3
 800d288:	7dfb      	ldrb	r3, [r7, #23]
 800d28a:	441a      	add	r2, r3
 800d28c:	4613      	mov	r3, r2
 800d28e:	005b      	lsls	r3, r3, #1
 800d290:	4413      	add	r3, r2
 800d292:	00da      	lsls	r2, r3, #3
 800d294:	1ad2      	subs	r2, r2, r3
 800d296:	f102 03a0 	add.w	r3, r2, #160	@ 0xa0
 800d29a:	68fa      	ldr	r2, [r7, #12]
 800d29c:	4413      	add	r3, r2
 800d29e:	3304      	adds	r3, #4
 800d2a0:	68ba      	ldr	r2, [r7, #8]
 800d2a2:	3210      	adds	r2, #16
 800d2a4:	8812      	ldrh	r2, [r2, #0]
 800d2a6:	b292      	uxth	r2, r2
 800d2a8:	801a      	strh	r2, [r3, #0]
 800d2aa:	e014      	b.n	800d2d6 <phacDiscLoop_Sw_Int_UpdateSensFResp+0xe0>
        }
        else
        {
            (void)memset((uint8_t *)&(pDataParams->sTypeFTargetInfo.aTypeFTag[pDataParams->sTypeFTargetInfo.bTotalTagsFound + bTotalTagsFound].aRD), 0x00, PHPAL_FELICA_RD_LENGTH);
 800d2ac:	68fb      	ldr	r3, [r7, #12]
 800d2ae:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800d2b2:	461a      	mov	r2, r3
 800d2b4:	7dfb      	ldrb	r3, [r7, #23]
 800d2b6:	441a      	add	r2, r3
 800d2b8:	4613      	mov	r3, r2
 800d2ba:	005b      	lsls	r3, r3, #1
 800d2bc:	4413      	add	r3, r2
 800d2be:	00da      	lsls	r2, r3, #3
 800d2c0:	1ad2      	subs	r2, r2, r3
 800d2c2:	f102 03a0 	add.w	r3, r2, #160	@ 0xa0
 800d2c6:	68fa      	ldr	r2, [r7, #12]
 800d2c8:	4413      	add	r3, r2
 800d2ca:	3304      	adds	r3, #4
 800d2cc:	2202      	movs	r2, #2
 800d2ce:	2100      	movs	r1, #0
 800d2d0:	4618      	mov	r0, r3
 800d2d2:	f015 f9af 	bl	8022634 <memset>
        }

        /* Copy IDMmPMm */
        (void)memcpy( (uint8_t *)&(pDataParams->sTypeFTargetInfo.aTypeFTag[pDataParams->sTypeFTargetInfo.bTotalTagsFound + bTotalTagsFound].aIDmPMm), pID, (PHPAL_FELICA_IDM_LENGTH + PHPAL_FELICA_PMM_LENGTH));
 800d2d6:	68fb      	ldr	r3, [r7, #12]
 800d2d8:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800d2dc:	461a      	mov	r2, r3
 800d2de:	7dfb      	ldrb	r3, [r7, #23]
 800d2e0:	441a      	add	r2, r3
 800d2e2:	4613      	mov	r3, r2
 800d2e4:	005b      	lsls	r3, r3, #1
 800d2e6:	4413      	add	r3, r2
 800d2e8:	00da      	lsls	r2, r3, #3
 800d2ea:	1ad2      	subs	r2, r2, r3
 800d2ec:	f102 0390 	add.w	r3, r2, #144	@ 0x90
 800d2f0:	68fa      	ldr	r2, [r7, #12]
 800d2f2:	4413      	add	r3, r2
 800d2f4:	3304      	adds	r3, #4
 800d2f6:	2210      	movs	r2, #16
 800d2f8:	68b9      	ldr	r1, [r7, #8]
 800d2fa:	4618      	mov	r0, r3
 800d2fc:	f015 fa19 	bl	8022732 <memcpy>
        pDataParams->sTypeFTargetInfo.aTypeFTag[pDataParams->sTypeFTargetInfo.bTotalTagsFound + bTotalTagsFound].bBaud = (uint8_t)(wCurrentBaudBitPos & 0xFFU);
 800d300:	68fb      	ldr	r3, [r7, #12]
 800d302:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800d306:	461a      	mov	r2, r3
 800d308:	7dfb      	ldrb	r3, [r7, #23]
 800d30a:	441a      	add	r2, r3
 800d30c:	88bb      	ldrh	r3, [r7, #4]
 800d30e:	b2d8      	uxtb	r0, r3
 800d310:	68f9      	ldr	r1, [r7, #12]
 800d312:	4613      	mov	r3, r2
 800d314:	005b      	lsls	r3, r3, #1
 800d316:	4413      	add	r3, r2
 800d318:	00da      	lsls	r2, r3, #3
 800d31a:	1ad2      	subs	r2, r2, r3
 800d31c:	188b      	adds	r3, r1, r2
 800d31e:	33a6      	adds	r3, #166	@ 0xa6
 800d320:	4602      	mov	r2, r0
 800d322:	701a      	strb	r2, [r3, #0]

        /* Increment Tag count */
        bTotalTagsFound++;
 800d324:	7dfb      	ldrb	r3, [r7, #23]
 800d326:	3301      	adds	r3, #1
 800d328:	75fb      	strb	r3, [r7, #23]
    }

    pDataParams->sTypeFTargetInfo.bTotalTagsFound += bTotalTagsFound;
 800d32a:	68fb      	ldr	r3, [r7, #12]
 800d32c:	f893 2090 	ldrb.w	r2, [r3, #144]	@ 0x90
 800d330:	7dfb      	ldrb	r3, [r7, #23]
 800d332:	4413      	add	r3, r2
 800d334:	b2da      	uxtb	r2, r3
 800d336:	68fb      	ldr	r3, [r7, #12]
 800d338:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    return PH_ERR_SUCCESS;
 800d33c:	2300      	movs	r3, #0
}
 800d33e:	4618      	mov	r0, r3
 800d340:	3718      	adds	r7, #24
 800d342:	46bd      	mov	sp, r7
 800d344:	bd80      	pop	{r7, pc}

0800d346 <phacDiscLoop_Sw_Int_SendSensFReq>:

                                                      phacDiscLoop_Sw_DataParams_t * pDataParams,
                                                      uint8_t bNumTimeSlots,
                                                      uint16_t wCurrentBaudBitPos
                                                      )
{
 800d346:	b590      	push	{r4, r7, lr}
 800d348:	b08b      	sub	sp, #44	@ 0x2c
 800d34a:	af02      	add	r7, sp, #8
 800d34c:	6078      	str	r0, [r7, #4]
 800d34e:	460b      	mov	r3, r1
 800d350:	70fb      	strb	r3, [r7, #3]
 800d352:	4613      	mov	r3, r2
 800d354:	803b      	strh	r3, [r7, #0]
    phStatus_t PH_MEMLOC_REM wStatus = PH_ERR_INTERNAL_ERROR;
 800d356:	237f      	movs	r3, #127	@ 0x7f
 800d358:	83fb      	strh	r3, [r7, #30]
    uint8_t    PH_MEMLOC_BUF baSystemCode[2] = {PHPAL_FELICA_SYSTEM_CODE_BYTE_0,
 800d35a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d35e:	83bb      	strh	r3, [r7, #28]
                                                PHPAL_FELICA_SYSTEM_CODE_BYTE_1};
    uint16_t   PH_MEMLOC_REM wTemp = 0U;
 800d360:	2300      	movs	r3, #0
 800d362:	837b      	strh	r3, [r7, #26]
    uint8_t *  PH_MEMLOC_REM pId = NULL;
 800d364:	2300      	movs	r3, #0
 800d366:	617b      	str	r3, [r7, #20]
    uint8_t *  PH_MEMLOC_REM pRxBuff = NULL;
 800d368:	2300      	movs	r3, #0
 800d36a:	613b      	str	r3, [r7, #16]
    uint8_t    PH_MEMLOC_REM bIdLen;
    phStatus_t PH_MEMLOC_REM wFrameStatus;

    /* send ReqC command */
    wStatus = phpalFelica_ReqC(pDataParams->pPalFelicaDataParams, baSystemCode, bNumTimeSlots, &pRxBuff, &wTemp);
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800d370:	f107 0410 	add.w	r4, r7, #16
 800d374:	78fa      	ldrb	r2, [r7, #3]
 800d376:	f107 011c 	add.w	r1, r7, #28
 800d37a:	f107 031a 	add.w	r3, r7, #26
 800d37e:	9300      	str	r3, [sp, #0]
 800d380:	4623      	mov	r3, r4
 800d382:	f008 fc6d 	bl	8015c60 <phpalFelica_Sw_ReqC>
 800d386:	4603      	mov	r3, r0
 800d388:	83fb      	strh	r3, [r7, #30]

    if((wStatus & PH_ERR_MASK) == PH_ERR_SUCCESS)
 800d38a:	8bfb      	ldrh	r3, [r7, #30]
 800d38c:	b2db      	uxtb	r3, r3
 800d38e:	2b00      	cmp	r3, #0
 800d390:	d164      	bne.n	800d45c <phacDiscLoop_Sw_Int_SendSensFReq+0x116>
    {
        if(bNumTimeSlots > PHPAL_FELICA_NUMSLOTS_1)
 800d392:	78fb      	ldrb	r3, [r7, #3]
 800d394:	2b00      	cmp	r3, #0
 800d396:	d048      	beq.n	800d42a <phacDiscLoop_Sw_Int_SendSensFReq+0xe4>
        {
            /* get total number of response frame */
            PH_CHECK_SUCCESS_FCT(wStatus, phpalFelica_GetConfig(pDataParams->pPalFelicaDataParams, PH_PALFELICA_CONFIG_NUM_RESPONSE_FRAMES, &wTemp));
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d39c:	f107 021a 	add.w	r2, r7, #26
 800d3a0:	2101      	movs	r1, #1
 800d3a2:	4618      	mov	r0, r3
 800d3a4:	f008 fe47 	bl	8016036 <phpalFelica_Sw_GetConfig>
 800d3a8:	4603      	mov	r3, r0
 800d3aa:	83fb      	strh	r3, [r7, #30]
 800d3ac:	8bfb      	ldrh	r3, [r7, #30]
 800d3ae:	2b00      	cmp	r3, #0
 800d3b0:	d037      	beq.n	800d422 <phacDiscLoop_Sw_Int_SendSensFReq+0xdc>
 800d3b2:	8bfb      	ldrh	r3, [r7, #30]
 800d3b4:	e053      	b.n	800d45e <phacDiscLoop_Sw_Int_SendSensFReq+0x118>

            while(0U != wTemp)
            {
                bIdLen = 0x00;
 800d3b6:	2300      	movs	r3, #0
 800d3b8:	73fb      	strb	r3, [r7, #15]
                wFrameStatus = 0x00;
 800d3ba:	2300      	movs	r3, #0
 800d3bc:	81bb      	strh	r3, [r7, #12]
                /* retrieve IDmPMm one by one for all frames */
                PH_CHECK_SUCCESS_FCT(wStatus, phpalFelica_GetFrameInfo(
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800d3c2:	8b7b      	ldrh	r3, [r7, #26]
 800d3c4:	b2d9      	uxtb	r1, r3
 800d3c6:	693a      	ldr	r2, [r7, #16]
 800d3c8:	f107 040c 	add.w	r4, r7, #12
 800d3cc:	f107 030f 	add.w	r3, r7, #15
 800d3d0:	9301      	str	r3, [sp, #4]
 800d3d2:	f107 0314 	add.w	r3, r7, #20
 800d3d6:	9300      	str	r3, [sp, #0]
 800d3d8:	4623      	mov	r3, r4
 800d3da:	f008 fd57 	bl	8015e8c <phpalFelica_Sw_GetFrameInfo>
 800d3de:	4603      	mov	r3, r0
 800d3e0:	83fb      	strh	r3, [r7, #30]
 800d3e2:	8bfb      	ldrh	r3, [r7, #30]
 800d3e4:	2b00      	cmp	r3, #0
 800d3e6:	d001      	beq.n	800d3ec <phacDiscLoop_Sw_Int_SendSensFReq+0xa6>
 800d3e8:	8bfb      	ldrh	r3, [r7, #30]
 800d3ea:	e038      	b.n	800d45e <phacDiscLoop_Sw_Int_SendSensFReq+0x118>
                                                    pRxBuff,
                                                    &wFrameStatus,
                                                    &pId,
                                                    &bIdLen));

                if(wFrameStatus == PH_ERR_SUCCESS)
 800d3ec:	89bb      	ldrh	r3, [r7, #12]
 800d3ee:	2b00      	cmp	r3, #0
 800d3f0:	d10c      	bne.n	800d40c <phacDiscLoop_Sw_Int_SendSensFReq+0xc6>
                {
                    /* store received IDmPMm */
                    PH_CHECK_SUCCESS_FCT(wStatus, phacDiscLoop_Sw_Int_UpdateSensFResp(pDataParams, pId, bIdLen, wCurrentBaudBitPos));
 800d3f2:	6979      	ldr	r1, [r7, #20]
 800d3f4:	7bfa      	ldrb	r2, [r7, #15]
 800d3f6:	883b      	ldrh	r3, [r7, #0]
 800d3f8:	6878      	ldr	r0, [r7, #4]
 800d3fa:	f7ff fefc 	bl	800d1f6 <phacDiscLoop_Sw_Int_UpdateSensFResp>
 800d3fe:	4603      	mov	r3, r0
 800d400:	83fb      	strh	r3, [r7, #30]
 800d402:	8bfb      	ldrh	r3, [r7, #30]
 800d404:	2b00      	cmp	r3, #0
 800d406:	d001      	beq.n	800d40c <phacDiscLoop_Sw_Int_SendSensFReq+0xc6>
 800d408:	8bfb      	ldrh	r3, [r7, #30]
 800d40a:	e028      	b.n	800d45e <phacDiscLoop_Sw_Int_SendSensFReq+0x118>
                }
                wTemp--;
 800d40c:	8b7b      	ldrh	r3, [r7, #26]
 800d40e:	3b01      	subs	r3, #1
 800d410:	b29b      	uxth	r3, r3
 800d412:	837b      	strh	r3, [r7, #26]

                /* Check for device limit */
                if(pDataParams->sTypeFTargetInfo.bTotalTagsFound >= pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_F212])
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	f893 2090 	ldrb.w	r2, [r3, #144]	@ 0x90
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	7b1b      	ldrb	r3, [r3, #12]
 800d41e:	429a      	cmp	r2, r3
 800d420:	d211      	bcs.n	800d446 <phacDiscLoop_Sw_Int_SendSensFReq+0x100>
            while(0U != wTemp)
 800d422:	8b7b      	ldrh	r3, [r7, #26]
 800d424:	2b00      	cmp	r3, #0
 800d426:	d1c6      	bne.n	800d3b6 <phacDiscLoop_Sw_Int_SendSensFReq+0x70>
 800d428:	e00e      	b.n	800d448 <phacDiscLoop_Sw_Int_SendSensFReq+0x102>
            }
        }
        else
        {
            /* store received IDmPMm */
            PH_CHECK_SUCCESS_FCT(wStatus, phacDiscLoop_Sw_Int_UpdateSensFResp(pDataParams, pRxBuff, (uint8_t)wTemp, wCurrentBaudBitPos));
 800d42a:	6939      	ldr	r1, [r7, #16]
 800d42c:	8b7b      	ldrh	r3, [r7, #26]
 800d42e:	b2da      	uxtb	r2, r3
 800d430:	883b      	ldrh	r3, [r7, #0]
 800d432:	6878      	ldr	r0, [r7, #4]
 800d434:	f7ff fedf 	bl	800d1f6 <phacDiscLoop_Sw_Int_UpdateSensFResp>
 800d438:	4603      	mov	r3, r0
 800d43a:	83fb      	strh	r3, [r7, #30]
 800d43c:	8bfb      	ldrh	r3, [r7, #30]
 800d43e:	2b00      	cmp	r3, #0
 800d440:	d002      	beq.n	800d448 <phacDiscLoop_Sw_Int_SendSensFReq+0x102>
 800d442:	8bfb      	ldrh	r3, [r7, #30]
 800d444:	e00b      	b.n	800d45e <phacDiscLoop_Sw_Int_SendSensFReq+0x118>
                    break;
 800d446:	bf00      	nop
        }

        /*Response is success but no device found*/
        if(pDataParams->sTypeFTargetInfo.bTotalTagsFound == 0U)
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800d44e:	2b00      	cmp	r3, #0
 800d450:	d102      	bne.n	800d458 <phacDiscLoop_Sw_Int_SendSensFReq+0x112>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INTERNAL_ERROR, PH_COMP_AC_DISCLOOP);
 800d452:	f244 037f 	movw	r3, #16511	@ 0x407f
 800d456:	e002      	b.n	800d45e <phacDiscLoop_Sw_Int_SendSensFReq+0x118>
        }
        else
        {
            return PH_ERR_SUCCESS;
 800d458:	2300      	movs	r3, #0
 800d45a:	e000      	b.n	800d45e <phacDiscLoop_Sw_Int_SendSensFReq+0x118>
        }
    }

    return wStatus;
 800d45c:	8bfb      	ldrh	r3, [r7, #30]
}
 800d45e:	4618      	mov	r0, r3
 800d460:	3724      	adds	r7, #36	@ 0x24
 800d462:	46bd      	mov	sp, r7
 800d464:	bd90      	pop	{r4, r7, pc}

0800d466 <phacDiscLoop_Sw_DetTechTypeF>:
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS */

phStatus_t phacDiscLoop_Sw_DetTechTypeF(
                                        phacDiscLoop_Sw_DataParams_t *pDataParams
                                        )
{
 800d466:	b580      	push	{r7, lr}
 800d468:	b084      	sub	sp, #16
 800d46a:	af00      	add	r7, sp, #0
 800d46c:	6078      	str	r0, [r7, #4]
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS
    phStatus_t PH_MEMLOC_REM wStatus = PH_ERR_INTERNAL_ERROR;
 800d46e:	237f      	movs	r3, #127	@ 0x7f
 800d470:	81fb      	strh	r3, [r7, #14]
    uint16_t   PH_MEMLOC_REM wCurrentBaudBitPos;

    PH_CHECK_SUCCESS_FCT(wStatus,phpalFelica_SetConfig(pDataParams->pPalFelicaDataParams, PHPAL_FELICA_CONFIG_RC, PH_OFF));
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d476:	2200      	movs	r2, #0
 800d478:	2100      	movs	r1, #0
 800d47a:	4618      	mov	r0, r3
 800d47c:	f008 fda3 	bl	8015fc6 <phpalFelica_Sw_SetConfig>
 800d480:	4603      	mov	r3, r0
 800d482:	81fb      	strh	r3, [r7, #14]
 800d484:	89fb      	ldrh	r3, [r7, #14]
 800d486:	2b00      	cmp	r3, #0
 800d488:	d001      	beq.n	800d48e <phacDiscLoop_Sw_DetTechTypeF+0x28>
 800d48a:	89fb      	ldrh	r3, [r7, #14]
 800d48c:	e042      	b.n	800d514 <phacDiscLoop_Sw_DetTechTypeF+0xae>

    /* get current FeliCa baud rate */
    PH_CHECK_SUCCESS_FCT(wStatus, phacDiscLoop_GetConfig(pDataParams, PHAC_DISCLOOP_CONFIG_TYPEF_CUR_BAUD, &wCurrentBaudBitPos));
 800d48e:	f107 030c 	add.w	r3, r7, #12
 800d492:	461a      	mov	r2, r3
 800d494:	2157      	movs	r1, #87	@ 0x57
 800d496:	6878      	ldr	r0, [r7, #4]
 800d498:	f7fd f9ea 	bl	800a870 <phacDiscLoop_Sw_GetConfig>
 800d49c:	4603      	mov	r3, r0
 800d49e:	81fb      	strh	r3, [r7, #14]
 800d4a0:	89fb      	ldrh	r3, [r7, #14]
 800d4a2:	2b00      	cmp	r3, #0
 800d4a4:	d001      	beq.n	800d4aa <phacDiscLoop_Sw_DetTechTypeF+0x44>
 800d4a6:	89fb      	ldrh	r3, [r7, #14]
 800d4a8:	e034      	b.n	800d514 <phacDiscLoop_Sw_DetTechTypeF+0xae>

    /* if any tag has detected, do not reset the tag count */
    if(0U == (pDataParams->bDetectedTechs & (PHAC_DISCLOOP_POS_BIT_MASK_F424 | PHAC_DISCLOOP_POS_BIT_MASK_F212)))
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800d4b0:	f003 030c 	and.w	r3, r3, #12
 800d4b4:	2b00      	cmp	r3, #0
 800d4b6:	d103      	bne.n	800d4c0 <phacDiscLoop_Sw_DetTechTypeF+0x5a>
    {
        pDataParams->sTypeFTargetInfo.bTotalTagsFound = 0;
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	2200      	movs	r2, #0
 800d4bc:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
    }

    /* re-set Collision Pending bit */
    pDataParams->bCollPend &= (uint8_t)~(uint8_t)(wCurrentBaudBitPos & 0xFFU);
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	7f9a      	ldrb	r2, [r3, #30]
 800d4c4:	89bb      	ldrh	r3, [r7, #12]
 800d4c6:	b2db      	uxtb	r3, r3
 800d4c8:	43db      	mvns	r3, r3
 800d4ca:	b2db      	uxtb	r3, r3
 800d4cc:	4013      	ands	r3, r2
 800d4ce:	b2da      	uxtb	r2, r3
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	779a      	strb	r2, [r3, #30]
    wStatus = phacDiscLoop_Sw_Int_SendSensFReq(pDataParams, PHPAL_FELICA_NUMSLOTS_4, wCurrentBaudBitPos);
 800d4d4:	89bb      	ldrh	r3, [r7, #12]
 800d4d6:	461a      	mov	r2, r3
 800d4d8:	2103      	movs	r1, #3
 800d4da:	6878      	ldr	r0, [r7, #4]
 800d4dc:	f7ff ff33 	bl	800d346 <phacDiscLoop_Sw_Int_SendSensFReq>
 800d4e0:	4603      	mov	r3, r0
 800d4e2:	81fb      	strh	r3, [r7, #14]

    if(0u != (phacDiscLoop_Sw_Int_IsValidPollStatus(wStatus)))
 800d4e4:	89fb      	ldrh	r3, [r7, #14]
 800d4e6:	4618      	mov	r0, r3
 800d4e8:	f7fe fc6f 	bl	800bdca <phacDiscLoop_Sw_Int_IsValidPollStatus>
 800d4ec:	4603      	mov	r3, r0
 800d4ee:	2b00      	cmp	r3, #0
 800d4f0:	d00c      	beq.n	800d50c <phacDiscLoop_Sw_DetTechTypeF+0xa6>
    {
        if((wStatus & PH_ERR_MASK) == PH_ERR_COLLISION_ERROR)
 800d4f2:	89fb      	ldrh	r3, [r7, #14]
 800d4f4:	b2db      	uxtb	r3, r3
 800d4f6:	2b03      	cmp	r3, #3
 800d4f8:	d10a      	bne.n	800d510 <phacDiscLoop_Sw_DetTechTypeF+0xaa>
        {
            /* set Collision Pending bit */
            pDataParams->bCollPend |= (uint8_t)(wCurrentBaudBitPos & 0xFFU);
 800d4fa:	687b      	ldr	r3, [r7, #4]
 800d4fc:	7f9a      	ldrb	r2, [r3, #30]
 800d4fe:	89bb      	ldrh	r3, [r7, #12]
 800d500:	b2db      	uxtb	r3, r3
 800d502:	4313      	orrs	r3, r2
 800d504:	b2da      	uxtb	r2, r3
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	779a      	strb	r2, [r3, #30]
 800d50a:	e001      	b.n	800d510 <phacDiscLoop_Sw_DetTechTypeF+0xaa>
        }
    }
    else
    {
        return wStatus;
 800d50c:	89fb      	ldrh	r3, [r7, #14]
 800d50e:	e001      	b.n	800d514 <phacDiscLoop_Sw_DetTechTypeF+0xae>
    }

    return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_TECH_DETECTED, PH_COMP_AC_DISCLOOP);
 800d510:	f244 0387 	movw	r3, #16519	@ 0x4087

#else
    return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_COMMAND, PH_COMP_AC_DISCLOOP);
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS */
}
 800d514:	4618      	mov	r0, r3
 800d516:	3710      	adds	r7, #16
 800d518:	46bd      	mov	sp, r7
 800d51a:	bd80      	pop	{r7, pc}

0800d51c <phacDiscLoop_Sw_Int_CollisionResolutionF>:

phStatus_t phacDiscLoop_Sw_Int_CollisionResolutionF(
                                                    phacDiscLoop_Sw_DataParams_t * pDataParams
                                                    )
{
 800d51c:	b580      	push	{r7, lr}
 800d51e:	b084      	sub	sp, #16
 800d520:	af00      	add	r7, sp, #0
 800d522:	6078      	str	r0, [r7, #4]
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS
    phStatus_t PH_MEMLOC_REM   status;
    uint16_t   PH_MEMLOC_REM   wCurrentBaudBitPos;
    uint8_t    PH_MEMLOC_COUNT bIndex = 0;
 800d524:	2300      	movs	r3, #0
 800d526:	73fb      	strb	r3, [r7, #15]
    uint8_t    PH_MEMLOC_COUNT bCardIndex;

    PH_CHECK_SUCCESS_FCT(status, phacDiscLoop_GetConfig(pDataParams, PHAC_DISCLOOP_CONFIG_TYPEF_CUR_BAUD, &wCurrentBaudBitPos));
 800d528:	f107 030a 	add.w	r3, r7, #10
 800d52c:	461a      	mov	r2, r3
 800d52e:	2157      	movs	r1, #87	@ 0x57
 800d530:	6878      	ldr	r0, [r7, #4]
 800d532:	f7fd f99d 	bl	800a870 <phacDiscLoop_Sw_GetConfig>
 800d536:	4603      	mov	r3, r0
 800d538:	81bb      	strh	r3, [r7, #12]
 800d53a:	89bb      	ldrh	r3, [r7, #12]
 800d53c:	2b00      	cmp	r3, #0
 800d53e:	d001      	beq.n	800d544 <phacDiscLoop_Sw_Int_CollisionResolutionF+0x28>
 800d540:	89bb      	ldrh	r3, [r7, #12]
 800d542:	e0e3      	b.n	800d70c <phacDiscLoop_Sw_Int_CollisionResolutionF+0x1f0>

    /* Collision_Pending = 1 and Device limit  = 0 */
    if((0U != ((pDataParams->bCollPend & wCurrentBaudBitPos))) && ((pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_F212] == 0x00U)))
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	7f9b      	ldrb	r3, [r3, #30]
 800d548:	461a      	mov	r2, r3
 800d54a:	897b      	ldrh	r3, [r7, #10]
 800d54c:	4013      	ands	r3, r2
 800d54e:	2b00      	cmp	r3, #0
 800d550:	d00a      	beq.n	800d568 <phacDiscLoop_Sw_Int_CollisionResolutionF+0x4c>
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	7b1b      	ldrb	r3, [r3, #12]
 800d556:	2b00      	cmp	r3, #0
 800d558:	d106      	bne.n	800d568 <phacDiscLoop_Sw_Int_CollisionResolutionF+0x4c>
    {
        pDataParams->sTypeFTargetInfo.bTotalTagsFound = 0;
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	2200      	movs	r2, #0
 800d55e:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
        return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_NO_DEVICE_RESOLVED, PH_COMP_AC_DISCLOOP);
 800d562:	f244 0385 	movw	r3, #16517	@ 0x4085
 800d566:	e0d1      	b.n	800d70c <phacDiscLoop_Sw_Int_CollisionResolutionF+0x1f0>
    }

    for(bCardIndex = 0; bCardIndex < PHAC_DISCLOOP_CFG_MAX_CARDS_SUPPORTED; bCardIndex++)
 800d568:	2300      	movs	r3, #0
 800d56a:	73bb      	strb	r3, [r7, #14]
 800d56c:	e00d      	b.n	800d58a <phacDiscLoop_Sw_Int_CollisionResolutionF+0x6e>
    {
        /* Clear SLEEP_AF State */
        pDataParams->sTypeFTargetInfo.aTypeFTag[bCardIndex].bSleepAFState = 0U;
 800d56e:	7bba      	ldrb	r2, [r7, #14]
 800d570:	6879      	ldr	r1, [r7, #4]
 800d572:	4613      	mov	r3, r2
 800d574:	005b      	lsls	r3, r3, #1
 800d576:	4413      	add	r3, r2
 800d578:	00da      	lsls	r2, r3, #3
 800d57a:	1ad2      	subs	r2, r2, r3
 800d57c:	188b      	adds	r3, r1, r2
 800d57e:	33a7      	adds	r3, #167	@ 0xa7
 800d580:	2200      	movs	r2, #0
 800d582:	701a      	strb	r2, [r3, #0]
    for(bCardIndex = 0; bCardIndex < PHAC_DISCLOOP_CFG_MAX_CARDS_SUPPORTED; bCardIndex++)
 800d584:	7bbb      	ldrb	r3, [r7, #14]
 800d586:	3301      	adds	r3, #1
 800d588:	73bb      	strb	r3, [r7, #14]
 800d58a:	7bbb      	ldrb	r3, [r7, #14]
 800d58c:	2b00      	cmp	r3, #0
 800d58e:	d0ee      	beq.n	800d56e <phacDiscLoop_Sw_Int_CollisionResolutionF+0x52>
    }

    /* Symbol 1 */
    /* Symbol 2*/
    /* Device limit for F424 and F212 is same */
    if(pDataParams->sTypeFTargetInfo.bTotalTagsFound >= pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_F212])
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	f893 2090 	ldrb.w	r2, [r3, #144]	@ 0x90
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	7b1b      	ldrb	r3, [r3, #12]
 800d59a:	429a      	cmp	r2, r3
 800d59c:	d324      	bcc.n	800d5e8 <phacDiscLoop_Sw_Int_CollisionResolutionF+0xcc>
    {
        if (wCurrentBaudBitPos == PHAC_DISCLOOP_CON_BITR_212)
 800d59e:	897b      	ldrh	r3, [r7, #10]
 800d5a0:	2b04      	cmp	r3, #4
 800d5a2:	d10c      	bne.n	800d5be <phacDiscLoop_Sw_Int_CollisionResolutionF+0xa2>
        {
            /* Configure HW for the TypeF technology */
            PH_CHECK_SUCCESS_FCT(status, phhalHw_ApplyProtocolSettings(
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d5a8:	2103      	movs	r1, #3
 800d5aa:	4618      	mov	r0, r3
 800d5ac:	f002 fa46 	bl	800fa3c <phhalHw_Pn5180_ApplyProtocolSettings>
 800d5b0:	4603      	mov	r3, r0
 800d5b2:	81bb      	strh	r3, [r7, #12]
 800d5b4:	89bb      	ldrh	r3, [r7, #12]
 800d5b6:	2b00      	cmp	r3, #0
 800d5b8:	d00e      	beq.n	800d5d8 <phacDiscLoop_Sw_Int_CollisionResolutionF+0xbc>
 800d5ba:	89bb      	ldrh	r3, [r7, #12]
 800d5bc:	e0a6      	b.n	800d70c <phacDiscLoop_Sw_Int_CollisionResolutionF+0x1f0>
                PHHAL_HW_CARDTYPE_FELICA_212));
        }
        else
        {
            /* Configure HW for the TypeF technology */
            PH_CHECK_SUCCESS_FCT(status, phhalHw_ApplyProtocolSettings(
 800d5be:	687b      	ldr	r3, [r7, #4]
 800d5c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d5c2:	210a      	movs	r1, #10
 800d5c4:	4618      	mov	r0, r3
 800d5c6:	f002 fa39 	bl	800fa3c <phhalHw_Pn5180_ApplyProtocolSettings>
 800d5ca:	4603      	mov	r3, r0
 800d5cc:	81bb      	strh	r3, [r7, #12]
 800d5ce:	89bb      	ldrh	r3, [r7, #12]
 800d5d0:	2b00      	cmp	r3, #0
 800d5d2:	d001      	beq.n	800d5d8 <phacDiscLoop_Sw_Int_CollisionResolutionF+0xbc>
 800d5d4:	89bb      	ldrh	r3, [r7, #12]
 800d5d6:	e099      	b.n	800d70c <phacDiscLoop_Sw_Int_CollisionResolutionF+0x1f0>
                pDataParams->pHalDataParams,
                PHHAL_HW_CARDTYPE_FELICA_424));
        }

        /* Symbol 8 */
        pDataParams->bNumOfCards = pDataParams->sTypeFTargetInfo.bTotalTagsFound;
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	f893 2090 	ldrb.w	r2, [r3, #144]	@ 0x90
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
        return PH_ERR_SUCCESS;
 800d5e4:	2300      	movs	r3, #0
 800d5e6:	e091      	b.n	800d70c <phacDiscLoop_Sw_Int_CollisionResolutionF+0x1f0>
    }

    /* Re-set Collision Pending bit */
    pDataParams->bCollPend &= (uint8_t)~(uint8_t)(wCurrentBaudBitPos & 0xFFU);
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	7f9a      	ldrb	r2, [r3, #30]
 800d5ec:	897b      	ldrh	r3, [r7, #10]
 800d5ee:	b2db      	uxtb	r3, r3
 800d5f0:	43db      	mvns	r3, r3
 800d5f2:	b2db      	uxtb	r3, r3
 800d5f4:	4013      	ands	r3, r2
 800d5f6:	b2da      	uxtb	r2, r3
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	779a      	strb	r2, [r3, #30]

    /* Symbol 3 */
    /* SENSF_REQ with TSN := 0Fh, RC := 00h, SC := FFFFh */
    status = phpalFelica_SetConfig(pDataParams->pPalFelicaDataParams, PHPAL_FELICA_CONFIG_RC, 0);
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d600:	2200      	movs	r2, #0
 800d602:	2100      	movs	r1, #0
 800d604:	4618      	mov	r0, r3
 800d606:	f008 fcde 	bl	8015fc6 <phpalFelica_Sw_SetConfig>
 800d60a:	4603      	mov	r3, r0
 800d60c:	81bb      	strh	r3, [r7, #12]
    PH_CHECK_SUCCESS(status);
 800d60e:	89bb      	ldrh	r3, [r7, #12]
 800d610:	2b00      	cmp	r3, #0
 800d612:	d001      	beq.n	800d618 <phacDiscLoop_Sw_Int_CollisionResolutionF+0xfc>
 800d614:	89bb      	ldrh	r3, [r7, #12]
 800d616:	e079      	b.n	800d70c <phacDiscLoop_Sw_Int_CollisionResolutionF+0x1f0>

    /* Apply Guard time.(GTFB) */
    PH_CHECK_SUCCESS_FCT(status, phhalHw_SetConfig(
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	8a9b      	ldrh	r3, [r3, #20]
 800d620:	461a      	mov	r2, r3
 800d622:	2135      	movs	r1, #53	@ 0x35
 800d624:	f002 ff88 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 800d628:	4603      	mov	r3, r0
 800d62a:	81bb      	strh	r3, [r7, #12]
 800d62c:	89bb      	ldrh	r3, [r7, #12]
 800d62e:	2b00      	cmp	r3, #0
 800d630:	d001      	beq.n	800d636 <phacDiscLoop_Sw_Int_CollisionResolutionF+0x11a>
 800d632:	89bb      	ldrh	r3, [r7, #12]
 800d634:	e06a      	b.n	800d70c <phacDiscLoop_Sw_Int_CollisionResolutionF+0x1f0>
        pDataParams->pHalDataParams,
        PHHAL_HW_CONFIG_POLL_GUARD_TIME_US,
        pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_F212]));

    if (wCurrentBaudBitPos == PHAC_DISCLOOP_CON_BITR_212)
 800d636:	897b      	ldrh	r3, [r7, #10]
 800d638:	2b04      	cmp	r3, #4
 800d63a:	d10c      	bne.n	800d656 <phacDiscLoop_Sw_Int_CollisionResolutionF+0x13a>
    {
        /* Configure HW for the TypeF technology */
        PH_CHECK_SUCCESS_FCT(status, phhalHw_ApplyProtocolSettings(
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d640:	2103      	movs	r1, #3
 800d642:	4618      	mov	r0, r3
 800d644:	f002 f9fa 	bl	800fa3c <phhalHw_Pn5180_ApplyProtocolSettings>
 800d648:	4603      	mov	r3, r0
 800d64a:	81bb      	strh	r3, [r7, #12]
 800d64c:	89bb      	ldrh	r3, [r7, #12]
 800d64e:	2b00      	cmp	r3, #0
 800d650:	d00e      	beq.n	800d670 <phacDiscLoop_Sw_Int_CollisionResolutionF+0x154>
 800d652:	89bb      	ldrh	r3, [r7, #12]
 800d654:	e05a      	b.n	800d70c <phacDiscLoop_Sw_Int_CollisionResolutionF+0x1f0>
            PHHAL_HW_CARDTYPE_FELICA_212));
    }
    else
    {
        /* Configure HW for the TypeF technology */
        PH_CHECK_SUCCESS_FCT(status, phhalHw_ApplyProtocolSettings(
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d65a:	210a      	movs	r1, #10
 800d65c:	4618      	mov	r0, r3
 800d65e:	f002 f9ed 	bl	800fa3c <phhalHw_Pn5180_ApplyProtocolSettings>
 800d662:	4603      	mov	r3, r0
 800d664:	81bb      	strh	r3, [r7, #12]
 800d666:	89bb      	ldrh	r3, [r7, #12]
 800d668:	2b00      	cmp	r3, #0
 800d66a:	d001      	beq.n	800d670 <phacDiscLoop_Sw_Int_CollisionResolutionF+0x154>
 800d66c:	89bb      	ldrh	r3, [r7, #12]
 800d66e:	e04d      	b.n	800d70c <phacDiscLoop_Sw_Int_CollisionResolutionF+0x1f0>
            pDataParams->pHalDataParams,
            PHHAL_HW_CARDTYPE_FELICA_424));
    }

    status = phacDiscLoop_Sw_Int_SendSensFReq(pDataParams, PHPAL_FELICA_NUMSLOTS_16, wCurrentBaudBitPos);
 800d670:	897b      	ldrh	r3, [r7, #10]
 800d672:	461a      	mov	r2, r3
 800d674:	210f      	movs	r1, #15
 800d676:	6878      	ldr	r0, [r7, #4]
 800d678:	f7ff fe65 	bl	800d346 <phacDiscLoop_Sw_Int_SendSensFReq>
 800d67c:	4603      	mov	r3, r0
 800d67e:	81bb      	strh	r3, [r7, #12]
    PH_CHECK_SUCCESS(status);
 800d680:	89bb      	ldrh	r3, [r7, #12]
 800d682:	2b00      	cmp	r3, #0
 800d684:	d001      	beq.n	800d68a <phacDiscLoop_Sw_Int_CollisionResolutionF+0x16e>
 800d686:	89bb      	ldrh	r3, [r7, #12]
 800d688:	e040      	b.n	800d70c <phacDiscLoop_Sw_Int_CollisionResolutionF+0x1f0>

    /* Symbol 5 */
    /* Check for NFC-DEP Protocol presence within all received responses */
    bIndex = 0x00;
 800d68a:	2300      	movs	r3, #0
 800d68c:	73fb      	strb	r3, [r7, #15]
    while(bIndex < pDataParams->sTypeFTargetInfo.bTotalTagsFound)
 800d68e:	e030      	b.n	800d6f2 <phacDiscLoop_Sw_Int_CollisionResolutionF+0x1d6>
    {
        if ((pDataParams->sTypeFTargetInfo.aTypeFTag[bIndex].aIDmPMm[0] == 0x01U) &&
 800d690:	7bfa      	ldrb	r2, [r7, #15]
 800d692:	6879      	ldr	r1, [r7, #4]
 800d694:	4613      	mov	r3, r2
 800d696:	005b      	lsls	r3, r3, #1
 800d698:	4413      	add	r3, r2
 800d69a:	00da      	lsls	r2, r3, #3
 800d69c:	1ad2      	subs	r2, r2, r3
 800d69e:	188b      	adds	r3, r1, r2
 800d6a0:	3394      	adds	r3, #148	@ 0x94
 800d6a2:	781b      	ldrb	r3, [r3, #0]
 800d6a4:	2b01      	cmp	r3, #1
 800d6a6:	d121      	bne.n	800d6ec <phacDiscLoop_Sw_Int_CollisionResolutionF+0x1d0>
            (pDataParams->sTypeFTargetInfo.aTypeFTag[bIndex].aIDmPMm[1] == 0xFEU))
 800d6a8:	7bfa      	ldrb	r2, [r7, #15]
 800d6aa:	6879      	ldr	r1, [r7, #4]
 800d6ac:	4613      	mov	r3, r2
 800d6ae:	005b      	lsls	r3, r3, #1
 800d6b0:	4413      	add	r3, r2
 800d6b2:	00da      	lsls	r2, r3, #3
 800d6b4:	1ad2      	subs	r2, r2, r3
 800d6b6:	188b      	adds	r3, r1, r2
 800d6b8:	3395      	adds	r3, #149	@ 0x95
 800d6ba:	781b      	ldrb	r3, [r3, #0]
        if ((pDataParams->sTypeFTargetInfo.aTypeFTag[bIndex].aIDmPMm[0] == 0x01U) &&
 800d6bc:	2bfe      	cmp	r3, #254	@ 0xfe
 800d6be:	d115      	bne.n	800d6ec <phacDiscLoop_Sw_Int_CollisionResolutionF+0x1d0>
        {
            /* Symbol 6 */
            /* SENSF_REQ with TSN := 0Fh, RC := 01h, SC := FFFFh */
            status = phpalFelica_SetConfig(pDataParams->pPalFelicaDataParams, PHPAL_FELICA_CONFIG_RC, 0x01);
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d6c4:	2201      	movs	r2, #1
 800d6c6:	2100      	movs	r1, #0
 800d6c8:	4618      	mov	r0, r3
 800d6ca:	f008 fc7c 	bl	8015fc6 <phpalFelica_Sw_SetConfig>
 800d6ce:	4603      	mov	r3, r0
 800d6d0:	81bb      	strh	r3, [r7, #12]
            PH_CHECK_SUCCESS(status);
 800d6d2:	89bb      	ldrh	r3, [r7, #12]
 800d6d4:	2b00      	cmp	r3, #0
 800d6d6:	d001      	beq.n	800d6dc <phacDiscLoop_Sw_Int_CollisionResolutionF+0x1c0>
 800d6d8:	89bb      	ldrh	r3, [r7, #12]
 800d6da:	e017      	b.n	800d70c <phacDiscLoop_Sw_Int_CollisionResolutionF+0x1f0>

            status = phacDiscLoop_Sw_Int_SendSensFReq(pDataParams, PHPAL_FELICA_NUMSLOTS_16, wCurrentBaudBitPos);
 800d6dc:	897b      	ldrh	r3, [r7, #10]
 800d6de:	461a      	mov	r2, r3
 800d6e0:	210f      	movs	r1, #15
 800d6e2:	6878      	ldr	r0, [r7, #4]
 800d6e4:	f7ff fe2f 	bl	800d346 <phacDiscLoop_Sw_Int_SendSensFReq>
 800d6e8:	4603      	mov	r3, r0
 800d6ea:	81bb      	strh	r3, [r7, #12]
            /* Symbol 7 */
            /* The NFC Forum Device SHALL check for any Valid SENSF_RES Response(s) received during processing of Symbol 4
             * whether an identical entry already exists in GRE_SENSF_RES[], and if not, store the SENSF_RES in GRE_SENSF_RES[]
             */
         }
        bIndex++;
 800d6ec:	7bfb      	ldrb	r3, [r7, #15]
 800d6ee:	3301      	adds	r3, #1
 800d6f0:	73fb      	strb	r3, [r7, #15]
    while(bIndex < pDataParams->sTypeFTargetInfo.bTotalTagsFound)
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800d6f8:	7bfa      	ldrb	r2, [r7, #15]
 800d6fa:	429a      	cmp	r2, r3
 800d6fc:	d3c8      	bcc.n	800d690 <phacDiscLoop_Sw_Int_CollisionResolutionF+0x174>
    } /* while(bIndex < pDataParams->sTypeFTargetInfo.bTotalTagsFound) */

    pDataParams->bNumOfCards = pDataParams->sTypeFTargetInfo.bTotalTagsFound;
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	f893 2090 	ldrb.w	r2, [r3, #144]	@ 0x90
 800d704:	687b      	ldr	r3, [r7, #4]
 800d706:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
    return PH_ERR_SUCCESS;
 800d70a:	2300      	movs	r3, #0
#else
    return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_COMMAND, PH_COMP_AC_DISCLOOP);
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS */
}
 800d70c:	4618      	mov	r0, r3
 800d70e:	3710      	adds	r7, #16
 800d710:	46bd      	mov	sp, r7
 800d712:	bd80      	pop	{r7, pc}

0800d714 <phacDiscLoop_Sw_Int_ActivateF>:

phStatus_t phacDiscLoop_Sw_Int_ActivateF(
                                         phacDiscLoop_Sw_DataParams_t * pDataParams,
                                         uint8_t  bTypeFTagIdx
                                         )
{
 800d714:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d718:	b092      	sub	sp, #72	@ 0x48
 800d71a:	af06      	add	r7, sp, #24
 800d71c:	6078      	str	r0, [r7, #4]
 800d71e:	460b      	mov	r3, r1
 800d720:	70fb      	strb	r3, [r7, #3]
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS
    phStatus_t PH_MEMLOC_REM status = PH_ERR_SUCCESS;
 800d722:	2300      	movs	r3, #0
 800d724:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    uint8_t    PH_MEMLOC_REM bIsDuplicate = 0x00;
 800d726:	2300      	movs	r3, #0
 800d728:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    uint8_t    PH_MEMLOC_BUF baSystemCode[2] = {PHPAL_FELICA_SYSTEM_CODE_BYTE_0,
 800d72c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d730:	853b      	strh	r3, [r7, #40]	@ 0x28
                                                PHPAL_FELICA_SYSTEM_CODE_BYTE_1};
    uint8_t *  PH_MEMLOC_REM pRxBuff = NULL;
 800d732:	2300      	movs	r3, #0
 800d734:	627b      	str	r3, [r7, #36]	@ 0x24
    uint8_t *  PH_MEMLOC_REM pId = NULL;
 800d736:	2300      	movs	r3, #0
 800d738:	623b      	str	r3, [r7, #32]
    uint16_t   PH_MEMLOC_REM wFrameStatus;
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF_P2P_TAGS
    uint8_t    PH_MEMLOC_BUF aNfcId3[10];
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEF_P2P_TAGS */

    if ((bTypeFTagIdx >= pDataParams->sTypeFTargetInfo.bTotalTagsFound) || ( bTypeFTagIdx >= PHAC_DISCLOOP_CFG_MAX_CARDS_SUPPORTED ))
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800d740:	78fa      	ldrb	r2, [r7, #3]
 800d742:	429a      	cmp	r2, r3
 800d744:	d202      	bcs.n	800d74c <phacDiscLoop_Sw_Int_ActivateF+0x38>
 800d746:	78fb      	ldrb	r3, [r7, #3]
 800d748:	2b00      	cmp	r3, #0
 800d74a:	d002      	beq.n	800d752 <phacDiscLoop_Sw_Int_ActivateF+0x3e>
    {
        /* Out of range or no such card found yet */
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800d74c:	f244 0321 	movw	r3, #16417	@ 0x4021
 800d750:	e105      	b.n	800d95e <phacDiscLoop_Sw_Int_ActivateF+0x24a>
    }

    /* set given card ID to FeliCa data param */
    PH_CHECK_SUCCESS_FCT(status, phpalFelica_SetSerialNo(
 800d752:	687b      	ldr	r3, [r7, #4]
 800d754:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800d756:	78fa      	ldrb	r2, [r7, #3]
 800d758:	4613      	mov	r3, r2
 800d75a:	005b      	lsls	r3, r3, #1
 800d75c:	4413      	add	r3, r2
 800d75e:	00da      	lsls	r2, r3, #3
 800d760:	1ad2      	subs	r2, r2, r3
 800d762:	f102 0390 	add.w	r3, r2, #144	@ 0x90
 800d766:	687a      	ldr	r2, [r7, #4]
 800d768:	4413      	add	r3, r2
 800d76a:	3304      	adds	r3, #4
 800d76c:	4619      	mov	r1, r3
 800d76e:	f008 fc16 	bl	8015f9e <phpalFelica_Sw_SetSerialNo>
 800d772:	4603      	mov	r3, r0
 800d774:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800d776:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d778:	2b00      	cmp	r3, #0
 800d77a:	d001      	beq.n	800d780 <phacDiscLoop_Sw_Int_ActivateF+0x6c>
 800d77c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d77e:	e0ee      	b.n	800d95e <phacDiscLoop_Sw_Int_ActivateF+0x24a>
                                                         pDataParams->pPalFelicaDataParams,
                                                         pDataParams->sTypeFTargetInfo.aTypeFTag[bTypeFTagIdx].aIDmPMm)
                                                        );
    /* Symbol 0 */
    if ((pDataParams->sTypeFTargetInfo.aTypeFTag[bTypeFTagIdx].aIDmPMm[0] == 0x01U) &&
 800d780:	78fa      	ldrb	r2, [r7, #3]
 800d782:	6879      	ldr	r1, [r7, #4]
 800d784:	4613      	mov	r3, r2
 800d786:	005b      	lsls	r3, r3, #1
 800d788:	4413      	add	r3, r2
 800d78a:	00da      	lsls	r2, r3, #3
 800d78c:	1ad2      	subs	r2, r2, r3
 800d78e:	188b      	adds	r3, r1, r2
 800d790:	3394      	adds	r3, #148	@ 0x94
 800d792:	781b      	ldrb	r3, [r3, #0]
 800d794:	2b01      	cmp	r3, #1
 800d796:	f040 80d6 	bne.w	800d946 <phacDiscLoop_Sw_Int_ActivateF+0x232>
        (pDataParams->sTypeFTargetInfo.aTypeFTag[bTypeFTagIdx].aIDmPMm[1] == 0xFEU))
 800d79a:	78fa      	ldrb	r2, [r7, #3]
 800d79c:	6879      	ldr	r1, [r7, #4]
 800d79e:	4613      	mov	r3, r2
 800d7a0:	005b      	lsls	r3, r3, #1
 800d7a2:	4413      	add	r3, r2
 800d7a4:	00da      	lsls	r2, r3, #3
 800d7a6:	1ad2      	subs	r2, r2, r3
 800d7a8:	188b      	adds	r3, r1, r2
 800d7aa:	3395      	adds	r3, #149	@ 0x95
 800d7ac:	781b      	ldrb	r3, [r3, #0]
    if ((pDataParams->sTypeFTargetInfo.aTypeFTag[bTypeFTagIdx].aIDmPMm[0] == 0x01U) &&
 800d7ae:	2bfe      	cmp	r3, #254	@ 0xfe
 800d7b0:	f040 80c9 	bne.w	800d946 <phacDiscLoop_Sw_Int_ActivateF+0x232>
    {
        /* Single device is detected. Activation is already done during collision resolution */
        /* Symbol 1 */
        if (pDataParams->sTypeFTargetInfo.aTypeFTag[bTypeFTagIdx].bSleepAFState != 0U)
 800d7b4:	78fa      	ldrb	r2, [r7, #3]
 800d7b6:	6879      	ldr	r1, [r7, #4]
 800d7b8:	4613      	mov	r3, r2
 800d7ba:	005b      	lsls	r3, r3, #1
 800d7bc:	4413      	add	r3, r2
 800d7be:	00da      	lsls	r2, r3, #3
 800d7c0:	1ad2      	subs	r2, r2, r3
 800d7c2:	188b      	adds	r3, r1, r2
 800d7c4:	33a7      	adds	r3, #167	@ 0xa7
 800d7c6:	781b      	ldrb	r3, [r3, #0]
 800d7c8:	2b00      	cmp	r3, #0
 800d7ca:	d076      	beq.n	800d8ba <phacDiscLoop_Sw_Int_ActivateF+0x1a6>
        {
            /* Symbol 2 */
            /* SENSF_REQ with TSN := 03h, RC := 00h, SC := FFFFh */
            status = phpalFelica_SetConfig(pDataParams->pPalFelicaDataParams, PHPAL_FELICA_CONFIG_RC, 0);
 800d7cc:	687b      	ldr	r3, [r7, #4]
 800d7ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d7d0:	2200      	movs	r2, #0
 800d7d2:	2100      	movs	r1, #0
 800d7d4:	4618      	mov	r0, r3
 800d7d6:	f008 fbf6 	bl	8015fc6 <phpalFelica_Sw_SetConfig>
 800d7da:	4603      	mov	r3, r0
 800d7dc:	85fb      	strh	r3, [r7, #46]	@ 0x2e
            PH_CHECK_SUCCESS(status);
 800d7de:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d7e0:	2b00      	cmp	r3, #0
 800d7e2:	d001      	beq.n	800d7e8 <phacDiscLoop_Sw_Int_ActivateF+0xd4>
 800d7e4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d7e6:	e0ba      	b.n	800d95e <phacDiscLoop_Sw_Int_ActivateF+0x24a>

            status = phpalFelica_ReqC(pDataParams->pPalFelicaDataParams, baSystemCode, PHPAL_FELICA_NUMSLOTS_4, &pRxBuff, &wLen);
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800d7ec:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800d7f0:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 800d7f4:	f107 031e 	add.w	r3, r7, #30
 800d7f8:	9300      	str	r3, [sp, #0]
 800d7fa:	4613      	mov	r3, r2
 800d7fc:	2203      	movs	r2, #3
 800d7fe:	f008 fa2f 	bl	8015c60 <phpalFelica_Sw_ReqC>
 800d802:	4603      	mov	r3, r0
 800d804:	85fb      	strh	r3, [r7, #46]	@ 0x2e
            PH_CHECK_SUCCESS(status);
 800d806:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d808:	2b00      	cmp	r3, #0
 800d80a:	d001      	beq.n	800d810 <phacDiscLoop_Sw_Int_ActivateF+0xfc>
 800d80c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d80e:	e0a6      	b.n	800d95e <phacDiscLoop_Sw_Int_ActivateF+0x24a>

            /* Symbol 3 */
            pDataParams->sTypeFTargetInfo.aTypeFTag[bTypeFTagIdx].bSleepAFState = 0U;
 800d810:	78fa      	ldrb	r2, [r7, #3]
 800d812:	6879      	ldr	r1, [r7, #4]
 800d814:	4613      	mov	r3, r2
 800d816:	005b      	lsls	r3, r3, #1
 800d818:	4413      	add	r3, r2
 800d81a:	00da      	lsls	r2, r3, #3
 800d81c:	1ad2      	subs	r2, r2, r3
 800d81e:	188b      	adds	r3, r1, r2
 800d820:	33a7      	adds	r3, #167	@ 0xa7
 800d822:	2200      	movs	r2, #0
 800d824:	701a      	strb	r2, [r3, #0]

            PH_CHECK_SUCCESS_FCT(status, phpalFelica_GetConfig(pDataParams->pPalFelicaDataParams, PH_PALFELICA_CONFIG_NUM_RESPONSE_FRAMES, &wFrames));
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d82a:	f107 021c 	add.w	r2, r7, #28
 800d82e:	2101      	movs	r1, #1
 800d830:	4618      	mov	r0, r3
 800d832:	f008 fc00 	bl	8016036 <phpalFelica_Sw_GetConfig>
 800d836:	4603      	mov	r3, r0
 800d838:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800d83a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d83c:	2b00      	cmp	r3, #0
 800d83e:	d02e      	beq.n	800d89e <phacDiscLoop_Sw_Int_ActivateF+0x18a>
 800d840:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d842:	e08c      	b.n	800d95e <phacDiscLoop_Sw_Int_ActivateF+0x24a>

                while((0U != wFrames) && (0U == bIsDuplicate))
                {
                    IdLen = 0x00;
 800d844:	2300      	movs	r3, #0
 800d846:	76fb      	strb	r3, [r7, #27]
                    wFrameStatus = 0x00;
 800d848:	2300      	movs	r3, #0
 800d84a:	833b      	strh	r3, [r7, #24]

                    PH_CHECK_SUCCESS_FCT(status, phpalFelica_GetFrameInfo(
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800d850:	8bbb      	ldrh	r3, [r7, #28]
 800d852:	b2d9      	uxtb	r1, r3
 800d854:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d856:	f107 0418 	add.w	r4, r7, #24
 800d85a:	f107 031b 	add.w	r3, r7, #27
 800d85e:	9301      	str	r3, [sp, #4]
 800d860:	f107 0320 	add.w	r3, r7, #32
 800d864:	9300      	str	r3, [sp, #0]
 800d866:	4623      	mov	r3, r4
 800d868:	f008 fb10 	bl	8015e8c <phpalFelica_Sw_GetFrameInfo>
 800d86c:	4603      	mov	r3, r0
 800d86e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800d870:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d872:	2b00      	cmp	r3, #0
 800d874:	d001      	beq.n	800d87a <phacDiscLoop_Sw_Int_ActivateF+0x166>
 800d876:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d878:	e071      	b.n	800d95e <phacDiscLoop_Sw_Int_ActivateF+0x24a>
                        &pId,
                        &IdLen));

                    /* Check Device ID into greedy collection  */
                    /* Check Same response already present or not */
                    PH_CHECK_SUCCESS_FCT(status, phacDiscLoop_Sw_Int_CheckForDuplication(
 800d87a:	6a3b      	ldr	r3, [r7, #32]
 800d87c:	f107 022d 	add.w	r2, r7, #45	@ 0x2d
 800d880:	4619      	mov	r1, r3
 800d882:	6878      	ldr	r0, [r7, #4]
 800d884:	f7ff fc84 	bl	800d190 <phacDiscLoop_Sw_Int_CheckForDuplication>
 800d888:	4603      	mov	r3, r0
 800d88a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800d88c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d88e:	2b00      	cmp	r3, #0
 800d890:	d001      	beq.n	800d896 <phacDiscLoop_Sw_Int_ActivateF+0x182>
 800d892:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d894:	e063      	b.n	800d95e <phacDiscLoop_Sw_Int_ActivateF+0x24a>
                        pDataParams,
                        pId,
                        &bIsDuplicate));

                    wFrames--;
 800d896:	8bbb      	ldrh	r3, [r7, #28]
 800d898:	3b01      	subs	r3, #1
 800d89a:	b29b      	uxth	r3, r3
 800d89c:	83bb      	strh	r3, [r7, #28]
                while((0U != wFrames) && (0U == bIsDuplicate))
 800d89e:	8bbb      	ldrh	r3, [r7, #28]
 800d8a0:	2b00      	cmp	r3, #0
 800d8a2:	d003      	beq.n	800d8ac <phacDiscLoop_Sw_Int_ActivateF+0x198>
 800d8a4:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800d8a8:	2b00      	cmp	r3, #0
 800d8aa:	d0cb      	beq.n	800d844 <phacDiscLoop_Sw_Int_ActivateF+0x130>
                }

            /* If same response is not present means Device not present
             * or some other error has occurred
             * Report DiscLoop Failure in this case */
            if(0U == (bIsDuplicate))
 800d8ac:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800d8b0:	2b00      	cmp	r3, #0
 800d8b2:	d102      	bne.n	800d8ba <phacDiscLoop_Sw_Int_ActivateF+0x1a6>
            {
                return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_FAILURE, PH_COMP_AC_DISCLOOP);
 800d8b4:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 800d8b8:	e051      	b.n	800d95e <phacDiscLoop_Sw_Int_ActivateF+0x24a>
            }
        }
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF_P2P_TAGS
        /* Symbol 4 */
        (void)memcpy(aNfcId3, pDataParams->sTypeFTargetInfo.aTypeFTag[bTypeFTagIdx].aIDmPMm, PHAC_DISCLOOP_FELICA_IDM_LENGTH);
 800d8ba:	78fa      	ldrb	r2, [r7, #3]
 800d8bc:	4613      	mov	r3, r2
 800d8be:	005b      	lsls	r3, r3, #1
 800d8c0:	4413      	add	r3, r2
 800d8c2:	00da      	lsls	r2, r3, #3
 800d8c4:	1ad2      	subs	r2, r2, r3
 800d8c6:	f102 0390 	add.w	r3, r2, #144	@ 0x90
 800d8ca:	687a      	ldr	r2, [r7, #4]
 800d8cc:	4413      	add	r3, r2
 800d8ce:	1d19      	adds	r1, r3, #4
 800d8d0:	f107 030c 	add.w	r3, r7, #12
 800d8d4:	2208      	movs	r2, #8
 800d8d6:	4618      	mov	r0, r3
 800d8d8:	f014 ff2b 	bl	8022732 <memcpy>

        aNfcId3[8] = 0;
 800d8dc:	2300      	movs	r3, #0
 800d8de:	753b      	strb	r3, [r7, #20]
        aNfcId3[9] = 0;
 800d8e0:	2300      	movs	r3, #0
 800d8e2:	757b      	strb	r3, [r7, #21]

        /* Activate the P2P capable FeliCa card */
        PH_CHECK_SUCCESS_FCT(status, phpalI18092mPI_Atr(
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	6cde      	ldr	r6, [r3, #76]	@ 0x4c
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	f893 e0ac 	ldrb.w	lr, [r3, #172]	@ 0xac
 800d8ee:	687b      	ldr	r3, [r7, #4]
 800d8f0:	f893 80ad 	ldrb.w	r8, [r3, #173]	@ 0xad
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	f893 30ae 	ldrb.w	r3, [r3, #174]	@ 0xae
 800d8fa:	687a      	ldr	r2, [r7, #4]
 800d8fc:	f892 20af 	ldrb.w	r2, [r2, #175]	@ 0xaf
 800d900:	6879      	ldr	r1, [r7, #4]
 800d902:	f8d1 10b0 	ldr.w	r1, [r1, #176]	@ 0xb0
 800d906:	6878      	ldr	r0, [r7, #4]
 800d908:	f890 00b4 	ldrb.w	r0, [r0, #180]	@ 0xb4
 800d90c:	687c      	ldr	r4, [r7, #4]
 800d90e:	f8d4 40b8 	ldr.w	r4, [r4, #184]	@ 0xb8
 800d912:	687d      	ldr	r5, [r7, #4]
 800d914:	35bc      	adds	r5, #188	@ 0xbc
 800d916:	f107 0c0c 	add.w	ip, r7, #12
 800d91a:	9505      	str	r5, [sp, #20]
 800d91c:	9404      	str	r4, [sp, #16]
 800d91e:	9003      	str	r0, [sp, #12]
 800d920:	9102      	str	r1, [sp, #8]
 800d922:	9201      	str	r2, [sp, #4]
 800d924:	9300      	str	r3, [sp, #0]
 800d926:	4643      	mov	r3, r8
 800d928:	4672      	mov	r2, lr
 800d92a:	4661      	mov	r1, ip
 800d92c:	4630      	mov	r0, r6
 800d92e:	f00c fb07 	bl	8019f40 <phpalI18092mPI_Sw_Atr>
 800d932:	4603      	mov	r3, r0
 800d934:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800d936:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d938:	2b00      	cmp	r3, #0
 800d93a:	d001      	beq.n	800d940 <phacDiscLoop_Sw_Int_ActivateF+0x22c>
 800d93c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d93e:	e00e      	b.n	800d95e <phacDiscLoop_Sw_Int_ActivateF+0x24a>
            pDataParams->sTypeFTargetInfo.sTypeF_P2P.pGi,
            pDataParams->sTypeFTargetInfo.sTypeF_P2P.bGiLength,
            pDataParams->sTypeFTargetInfo.sTypeF_P2P.pAtrRes,
            &(pDataParams->sTypeFTargetInfo.sTypeF_P2P.bAtrResLength)));

        return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_PASSIVE_TARGET_ACTIVATED, PH_COMP_AC_DISCLOOP);
 800d940:	f244 038d 	movw	r3, #16525	@ 0x408d
 800d944:	e00b      	b.n	800d95e <phacDiscLoop_Sw_Int_ActivateF+0x24a>
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEF_P2P_TAGS */
    }
    else
    {
       /* Symbol 7 */
       pDataParams->sTypeFTargetInfo.aTypeFTag[bTypeFTagIdx].bSleepAFState = 0U;
 800d946:	78fa      	ldrb	r2, [r7, #3]
 800d948:	6879      	ldr	r1, [r7, #4]
 800d94a:	4613      	mov	r3, r2
 800d94c:	005b      	lsls	r3, r3, #1
 800d94e:	4413      	add	r3, r2
 800d950:	00da      	lsls	r2, r3, #3
 800d952:	1ad2      	subs	r2, r2, r3
 800d954:	188b      	adds	r3, r1, r2
 800d956:	33a7      	adds	r3, #167	@ 0xa7
 800d958:	2200      	movs	r2, #0
 800d95a:	701a      	strb	r2, [r3, #0]
    }
    return PH_ERR_SUCCESS;
 800d95c:	2300      	movs	r3, #0
#else
    return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_COMMAND, PH_COMP_AC_DISCLOOP);
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS */
}
 800d95e:	4618      	mov	r0, r3
 800d960:	3730      	adds	r7, #48	@ 0x30
 800d962:	46bd      	mov	sp, r7
 800d964:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800d968 <phacDiscLoop_Sw_Int_Config_GTF>:
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEF_TAGS
phStatus_t phacDiscLoop_Sw_Int_Config_GTF(
                                          phacDiscLoop_Sw_DataParams_t * pDataParams,
                                          uint8_t bTechIndex
                                          )
{
 800d968:	b580      	push	{r7, lr}
 800d96a:	b084      	sub	sp, #16
 800d96c:	af00      	add	r7, sp, #0
 800d96e:	6078      	str	r0, [r7, #4]
 800d970:	460b      	mov	r3, r1
 800d972:	70fb      	strb	r3, [r7, #3]
    phStatus_t PH_MEMLOC_REM wStatus = PH_ERR_INTERNAL_ERROR;
 800d974:	237f      	movs	r3, #127	@ 0x7f
 800d976:	81fb      	strh	r3, [r7, #14]
    /*
     * If either one of FeliCa 212 or FeliCa 424 is polled after Type B polling,
     * then GTbf is applied. Default value is 15.3 ms (PH_NXPNFCRDLIB_CONFIG_B_TO_F_GT).
     * In this case Type B poll is followed by FeliCa poll.
     */
    if((0U != ((pDataParams->bPasPollTechCfg & PHAC_DISCLOOP_POS_BIT_MASK_B))) &&
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	789b      	ldrb	r3, [r3, #2]
 800d97c:	f003 0302 	and.w	r3, r3, #2
 800d980:	2b00      	cmp	r3, #0
 800d982:	d01e      	beq.n	800d9c2 <phacDiscLoop_Sw_Int_Config_GTF+0x5a>
        ((pDataParams->bFelicaBaud == PHAC_DISCLOOP_CON_BITR_212) ||
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
    if((0U != ((pDataParams->bPasPollTechCfg & PHAC_DISCLOOP_POS_BIT_MASK_B))) &&
 800d98a:	2b04      	cmp	r3, #4
 800d98c:	d00a      	beq.n	800d9a4 <phacDiscLoop_Sw_Int_Config_GTF+0x3c>
        ((pDataParams->bFelicaBaud == PHAC_DISCLOOP_CON_BITR_424) &&
 800d98e:	687b      	ldr	r3, [r7, #4]
 800d990:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
        ((pDataParams->bFelicaBaud == PHAC_DISCLOOP_CON_BITR_212) ||
 800d994:	2b08      	cmp	r3, #8
 800d996:	d114      	bne.n	800d9c2 <phacDiscLoop_Sw_Int_Config_GTF+0x5a>
        (0U == ((pDataParams->bPasPollTechCfg & PHAC_DISCLOOP_POS_BIT_MASK_F212))))))
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	789b      	ldrb	r3, [r3, #2]
 800d99c:	f003 0304 	and.w	r3, r3, #4
        ((pDataParams->bFelicaBaud == PHAC_DISCLOOP_CON_BITR_424) &&
 800d9a0:	2b00      	cmp	r3, #0
 800d9a2:	d10e      	bne.n	800d9c2 <phacDiscLoop_Sw_Int_Config_GTF+0x5a>
    {
        /* apply guard time GTBF */
        PH_CHECK_SUCCESS_FCT(wStatus, phhalHw_SetConfig(
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	8adb      	ldrh	r3, [r3, #22]
 800d9ac:	461a      	mov	r2, r3
 800d9ae:	2135      	movs	r1, #53	@ 0x35
 800d9b0:	f002 fdc2 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 800d9b4:	4603      	mov	r3, r0
 800d9b6:	81fb      	strh	r3, [r7, #14]
 800d9b8:	89fb      	ldrh	r3, [r7, #14]
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	d010      	beq.n	800d9e0 <phacDiscLoop_Sw_Int_Config_GTF+0x78>
 800d9be:	89fb      	ldrh	r3, [r7, #14]
 800d9c0:	e02a      	b.n	800da18 <phacDiscLoop_Sw_Int_Config_GTF+0xb0>
        /*
         * If Type F polling is not preceded by a Type B poll apply guard time GTFB
         * Default value of GTFB is 20.4ms (PH_NXPNFCRDLIB_CONFIG_TYPEF_GT).
         *
         */
        PH_CHECK_SUCCESS_FCT(wStatus, phhalHw_SetConfig(
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800d9c6:	687b      	ldr	r3, [r7, #4]
 800d9c8:	8a9b      	ldrh	r3, [r3, #20]
 800d9ca:	461a      	mov	r2, r3
 800d9cc:	2135      	movs	r1, #53	@ 0x35
 800d9ce:	f002 fdb3 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 800d9d2:	4603      	mov	r3, r0
 800d9d4:	81fb      	strh	r3, [r7, #14]
 800d9d6:	89fb      	ldrh	r3, [r7, #14]
 800d9d8:	2b00      	cmp	r3, #0
 800d9da:	d001      	beq.n	800d9e0 <phacDiscLoop_Sw_Int_Config_GTF+0x78>
 800d9dc:	89fb      	ldrh	r3, [r7, #14]
 800d9de:	e01b      	b.n	800da18 <phacDiscLoop_Sw_Int_Config_GTF+0xb0>
            pDataParams->pHalDataParams,
            PHHAL_HW_CONFIG_POLL_GUARD_TIME_US,
            pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_F212]));
    }

    if ((uint8_t)PHAC_DISCLOOP_TECH_TYPE_F424 == bTechIndex)
 800d9e0:	78fb      	ldrb	r3, [r7, #3]
 800d9e2:	2b03      	cmp	r3, #3
 800d9e4:	d10b      	bne.n	800d9fe <phacDiscLoop_Sw_Int_Config_GTF+0x96>
    {
        PH_CHECK_SUCCESS_FCT(wStatus, phacDiscLoop_SetConfig(pDataParams, PHAC_DISCLOOP_CONFIG_TYPEF_CUR_BAUD, PHAC_DISCLOOP_CON_BITR_424));
 800d9e6:	2208      	movs	r2, #8
 800d9e8:	2157      	movs	r1, #87	@ 0x57
 800d9ea:	6878      	ldr	r0, [r7, #4]
 800d9ec:	f7fc fac2 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 800d9f0:	4603      	mov	r3, r0
 800d9f2:	81fb      	strh	r3, [r7, #14]
 800d9f4:	89fb      	ldrh	r3, [r7, #14]
 800d9f6:	2b00      	cmp	r3, #0
 800d9f8:	d00d      	beq.n	800da16 <phacDiscLoop_Sw_Int_Config_GTF+0xae>
 800d9fa:	89fb      	ldrh	r3, [r7, #14]
 800d9fc:	e00c      	b.n	800da18 <phacDiscLoop_Sw_Int_Config_GTF+0xb0>
    }
    else
    {
        PH_CHECK_SUCCESS_FCT(wStatus, phacDiscLoop_SetConfig(pDataParams, PHAC_DISCLOOP_CONFIG_TYPEF_CUR_BAUD, PHAC_DISCLOOP_CON_BITR_212));
 800d9fe:	2204      	movs	r2, #4
 800da00:	2157      	movs	r1, #87	@ 0x57
 800da02:	6878      	ldr	r0, [r7, #4]
 800da04:	f7fc fab6 	bl	8009f74 <phacDiscLoop_Sw_SetConfig>
 800da08:	4603      	mov	r3, r0
 800da0a:	81fb      	strh	r3, [r7, #14]
 800da0c:	89fb      	ldrh	r3, [r7, #14]
 800da0e:	2b00      	cmp	r3, #0
 800da10:	d001      	beq.n	800da16 <phacDiscLoop_Sw_Int_Config_GTF+0xae>
 800da12:	89fb      	ldrh	r3, [r7, #14]
 800da14:	e000      	b.n	800da18 <phacDiscLoop_Sw_Int_Config_GTF+0xb0>
    }

    return PH_ERR_SUCCESS;
 800da16:	2300      	movs	r3, #0
}
 800da18:	4618      	mov	r0, r3
 800da1a:	3710      	adds	r7, #16
 800da1c:	46bd      	mov	sp, r7
 800da1e:	bd80      	pop	{r7, pc}

0800da20 <phacDiscLoop_Sw_DetTechTypeI18000p3m3>:
 * Private Functions
 * ****************************************************************************/
phStatus_t phacDiscLoop_Sw_DetTechTypeI18000p3m3(
                                                 phacDiscLoop_Sw_DataParams_t *pDataParams
                                                 )
{
 800da20:	b590      	push	{r4, r7, lr}
 800da22:	b09b      	sub	sp, #108	@ 0x6c
 800da24:	af08      	add	r7, sp, #32
 800da26:	6078      	str	r0, [r7, #4]
#ifdef NXPBUILD__PHAC_DISCLOOP_I18000P3M3_TAGS
    phStatus_t PH_MEMLOC_REM status;
    uint8_t    PH_MEMLOC_BUF aSelectCmd[39] = {0};
 800da28:	f107 031c 	add.w	r3, r7, #28
 800da2c:	2227      	movs	r2, #39	@ 0x27
 800da2e:	2100      	movs	r1, #0
 800da30:	4618      	mov	r0, r3
 800da32:	f014 fdff 	bl	8022634 <memset>
    uint8_t    PH_MEMLOC_REM wSelectCmdLen;
    uint8_t    PH_MEMLOC_REM bSelectCmdValidBits;
    uint8_t    PH_MEMLOC_BUF aBeginRoundCmd[3] = {0};
 800da36:	f107 0314 	add.w	r3, r7, #20
 800da3a:	2100      	movs	r1, #0
 800da3c:	460a      	mov	r2, r1
 800da3e:	801a      	strh	r2, [r3, #0]
 800da40:	460a      	mov	r2, r1
 800da42:	709a      	strb	r2, [r3, #2]
    uint8_t    PH_MEMLOC_REM bEmptyPointer = 0;
 800da44:	2300      	movs	r3, #0
 800da46:	74fb      	strb	r3, [r7, #19]
    uint8_t    PH_MEMLOC_REM *pRxBuffer = NULL;
 800da48:	2300      	movs	r3, #0
 800da4a:	60fb      	str	r3, [r7, #12]
    uint16_t   PH_MEMLOC_REM wRxBufferLen = 0;
 800da4c:	2300      	movs	r3, #0
 800da4e:	817b      	strh	r3, [r7, #10]

    /* Create select command frame */
    PH_CHECK_SUCCESS_FCT(status, phpalI18000p3m3_CreateSelectCmd(
 800da50:	687b      	ldr	r3, [r7, #4]
 800da52:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 800da54:	f107 031a 	add.w	r3, r7, #26
 800da58:	9307      	str	r3, [sp, #28]
 800da5a:	f107 031b 	add.w	r3, r7, #27
 800da5e:	9306      	str	r3, [sp, #24]
 800da60:	f107 031c 	add.w	r3, r7, #28
 800da64:	9305      	str	r3, [sp, #20]
 800da66:	2300      	movs	r3, #0
 800da68:	9304      	str	r3, [sp, #16]
 800da6a:	2300      	movs	r3, #0
 800da6c:	9303      	str	r3, [sp, #12]
 800da6e:	2300      	movs	r3, #0
 800da70:	9302      	str	r3, [sp, #8]
 800da72:	2300      	movs	r3, #0
 800da74:	9301      	str	r3, [sp, #4]
 800da76:	f107 0313 	add.w	r3, r7, #19
 800da7a:	9300      	str	r3, [sp, #0]
 800da7c:	2301      	movs	r3, #1
 800da7e:	2200      	movs	r2, #0
 800da80:	2100      	movs	r1, #0
 800da82:	f00c f839 	bl	8019af8 <phpalI18000p3m3_Sw_CreateSelectCmd>
 800da86:	4603      	mov	r3, r0
 800da88:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800da8c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800da90:	2b00      	cmp	r3, #0
 800da92:	d002      	beq.n	800da9a <phacDiscLoop_Sw_DetTechTypeI18000p3m3+0x7a>
 800da94:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800da98:	e043      	b.n	800db22 <phacDiscLoop_Sw_DetTechTypeI18000p3m3+0x102>
        aSelectCmd,
        &wSelectCmdLen,
        &bSelectCmdValidBits));

    /* Create BeginRound command frame */
    PH_CHECK_SUCCESS_FCT(status, phpalI18000p3m3_CreateBeginRoundCmd(
 800da9a:	687b      	ldr	r3, [r7, #4]
 800da9c:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	f893 10ee 	ldrb.w	r1, [r3, #238]	@ 0xee
 800daa4:	687b      	ldr	r3, [r7, #4]
 800daa6:	f893 20ed 	ldrb.w	r2, [r3, #237]	@ 0xed
 800daaa:	f107 0314 	add.w	r3, r7, #20
 800daae:	9304      	str	r3, [sp, #16]
 800dab0:	2300      	movs	r3, #0
 800dab2:	9303      	str	r3, [sp, #12]
 800dab4:	2300      	movs	r3, #0
 800dab6:	9302      	str	r3, [sp, #8]
 800dab8:	2300      	movs	r3, #0
 800daba:	9301      	str	r3, [sp, #4]
 800dabc:	2300      	movs	r3, #0
 800dabe:	9300      	str	r3, [sp, #0]
 800dac0:	2300      	movs	r3, #0
 800dac2:	f00c f932 	bl	8019d2a <phpalI18000p3m3_Sw_CreateBeginRoundCmd>
 800dac6:	4603      	mov	r3, r0
 800dac8:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800dacc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800dad0:	2b00      	cmp	r3, #0
 800dad2:	d002      	beq.n	800dada <phacDiscLoop_Sw_DetTechTypeI18000p3m3+0xba>
 800dad4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800dad8:	e023      	b.n	800db22 <phacDiscLoop_Sw_DetTechTypeI18000p3m3+0x102>
        0,
        0,
        aBeginRoundCmd));

    /* Inventory with 1 slot */
    status = phhalHw_I18000p3m3Inventory(
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800dade:	7efa      	ldrb	r2, [r7, #27]
 800dae0:	7ebc      	ldrb	r4, [r7, #26]
 800dae2:	f107 011c 	add.w	r1, r7, #28
 800dae6:	f107 030a 	add.w	r3, r7, #10
 800daea:	9303      	str	r3, [sp, #12]
 800daec:	f107 030c 	add.w	r3, r7, #12
 800daf0:	9302      	str	r3, [sp, #8]
 800daf2:	2301      	movs	r3, #1
 800daf4:	9301      	str	r3, [sp, #4]
 800daf6:	f107 0314 	add.w	r3, r7, #20
 800dafa:	9300      	str	r3, [sp, #0]
 800dafc:	4623      	mov	r3, r4
 800dafe:	f005 f8bf 	bl	8012c80 <phhalHw_Pn5180_I18000p3m3Inventory>
 800db02:	4603      	mov	r3, r0
 800db04:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
        aBeginRoundCmd,
        PHHAL_HW_I18000P3M3_ONE_TS_ONLY,
        &pRxBuffer,
        &wRxBufferLen);

    if(0u != (phacDiscLoop_Sw_Int_IsValidPollStatus(status)))
 800db08:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800db0c:	4618      	mov	r0, r3
 800db0e:	f7fe f95c 	bl	800bdca <phacDiscLoop_Sw_Int_IsValidPollStatus>
 800db12:	4603      	mov	r3, r0
 800db14:	2b00      	cmp	r3, #0
 800db16:	d002      	beq.n	800db1e <phacDiscLoop_Sw_DetTechTypeI18000p3m3+0xfe>
    {
        return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_TECH_DETECTED, PH_COMP_AC_DISCLOOP);
 800db18:	f244 0387 	movw	r3, #16519	@ 0x4087
 800db1c:	e001      	b.n	800db22 <phacDiscLoop_Sw_DetTechTypeI18000p3m3+0x102>
    }
    else
    {
        return status;
 800db1e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
    }
#else
    return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_COMMAND, PH_COMP_AC_DISCLOOP);
#endif /* NXPBUILD__PHAC_DISCLOOP_I18000P3M3_TAGS */
}
 800db22:	4618      	mov	r0, r3
 800db24:	374c      	adds	r7, #76	@ 0x4c
 800db26:	46bd      	mov	sp, r7
 800db28:	bd90      	pop	{r4, r7, pc}

0800db2a <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3>:

phStatus_t phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3(
                                                             phacDiscLoop_Sw_DataParams_t *pDataParams
                                                             )
{
 800db2a:	b590      	push	{r4, r7, lr}
 800db2c:	b09b      	sub	sp, #108	@ 0x6c
 800db2e:	af08      	add	r7, sp, #32
 800db30:	6078      	str	r0, [r7, #4]
#ifdef NXPBUILD__PHAC_DISCLOOP_I18000P3M3_TAGS
    phStatus_t PH_MEMLOC_REM status;
    uint8_t    PH_MEMLOC_COUNT bQ = 4;
 800db32:	2304      	movs	r3, #4
 800db34:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
    uint8_t    PH_MEMLOC_BUF aSelectCmd[39] = {0};
 800db38:	f107 0318 	add.w	r3, r7, #24
 800db3c:	2227      	movs	r2, #39	@ 0x27
 800db3e:	2100      	movs	r1, #0
 800db40:	4618      	mov	r0, r3
 800db42:	f014 fd77 	bl	8022634 <memset>
    uint8_t   PH_MEMLOC_REM wSelectCmdLen;
    uint8_t    PH_MEMLOC_REM bSelectCmdValidBits;
    uint8_t    PH_MEMLOC_BUF aBeginRoundCmd[3] = {0};
 800db46:	f107 0310 	add.w	r3, r7, #16
 800db4a:	2100      	movs	r1, #0
 800db4c:	460a      	mov	r2, r1
 800db4e:	801a      	strh	r2, [r3, #0]
 800db50:	460a      	mov	r2, r1
 800db52:	709a      	strb	r2, [r3, #2]
    uint8_t    PH_MEMLOC_REM *pRxBuffer = NULL;
 800db54:	2300      	movs	r3, #0
 800db56:	60fb      	str	r3, [r7, #12]
    uint16_t   PH_MEMLOC_REM wRxBufferLen = 0;
 800db58:	2300      	movs	r3, #0
 800db5a:	817b      	strh	r3, [r7, #10]
    uint8_t    PH_MEMLOC_REM bEmptyPointer = 0;
 800db5c:	2300      	movs	r3, #0
 800db5e:	727b      	strb	r3, [r7, #9]
    uint8_t    PH_MEMLOC_REM bMoreCardsPresent;
    uint16_t   PH_MEMLOC_REM wIndex;
    uint8_t    PH_MEMLOC_REM bPcLength;
    uint8_t    PH_MEMLOC_REM bPacketCrcLen;

    wRxBufferLen = 0;
 800db60:	2300      	movs	r3, #0
 800db62:	817b      	strh	r3, [r7, #10]
    /* Reset collision pending flag */
    pDataParams->bCollPend &= (uint8_t)~(uint8_t)(PHAC_DISCLOOP_POS_BIT_MASK_18000P3M3);
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	7f9b      	ldrb	r3, [r3, #30]
 800db68:	f023 0320 	bic.w	r3, r3, #32
 800db6c:	b2da      	uxtb	r2, r3
 800db6e:	687b      	ldr	r3, [r7, #4]
 800db70:	779a      	strb	r2, [r3, #30]

    /* Reset detected tag count */
    pDataParams->sI18000p3m3TargetInfo.bTotalTagsFound = 0;
 800db72:	687b      	ldr	r3, [r7, #4]
 800db74:	2200      	movs	r2, #0
 800db76:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDataParams->bNumOfCards = 0;
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	2200      	movs	r2, #0
 800db7e:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

    /* Reset more card present flag */
    bMoreCardsPresent = PH_OFF;
 800db82:	2300      	movs	r3, #0
 800db84:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44

    /* Apply Guard time. */
    PH_CHECK_SUCCESS_FCT(status, phhalHw_SetConfig(
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	8b5b      	ldrh	r3, [r3, #26]
 800db90:	461a      	mov	r2, r3
 800db92:	2135      	movs	r1, #53	@ 0x35
 800db94:	f002 fcd0 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 800db98:	4603      	mov	r3, r0
 800db9a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800db9e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800dba2:	2b00      	cmp	r3, #0
 800dba4:	d002      	beq.n	800dbac <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x82>
 800dba6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800dbaa:	e1c5      	b.n	800df38 <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x40e>
        pDataParams->pHalDataParams,
        PHHAL_HW_CONFIG_POLL_GUARD_TIME_US,
        pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_18000P3M3]));

    /* Configure HW for the Type 18000p3m3 technology */
    PH_CHECK_SUCCESS_FCT(status, phhalHw_ApplyProtocolSettings(
 800dbac:	687b      	ldr	r3, [r7, #4]
 800dbae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dbb0:	2106      	movs	r1, #6
 800dbb2:	4618      	mov	r0, r3
 800dbb4:	f001 ff42 	bl	800fa3c <phhalHw_Pn5180_ApplyProtocolSettings>
 800dbb8:	4603      	mov	r3, r0
 800dbba:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800dbbe:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800dbc2:	2b00      	cmp	r3, #0
 800dbc4:	d002      	beq.n	800dbcc <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0xa2>
 800dbc6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800dbca:	e1b5      	b.n	800df38 <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x40e>
        pDataParams->pHalDataParams,
        PHHAL_HW_CARDTYPE_I18000P3M3));

    /* Reset detected tag count */
    pDataParams->sI18000p3m3TargetInfo.bTotalTagsFound = 0;
 800dbcc:	687b      	ldr	r3, [r7, #4]
 800dbce:	2200      	movs	r2, #0
 800dbd0:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    pDataParams->bNumOfCards = 0;
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	2200      	movs	r2, #0
 800dbd8:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

    /* Create select command frame */
    PH_CHECK_SUCCESS_FCT(status, phpalI18000p3m3_CreateSelectCmd(
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 800dbe0:	f107 0316 	add.w	r3, r7, #22
 800dbe4:	9307      	str	r3, [sp, #28]
 800dbe6:	f107 0317 	add.w	r3, r7, #23
 800dbea:	9306      	str	r3, [sp, #24]
 800dbec:	f107 0318 	add.w	r3, r7, #24
 800dbf0:	9305      	str	r3, [sp, #20]
 800dbf2:	2300      	movs	r3, #0
 800dbf4:	9304      	str	r3, [sp, #16]
 800dbf6:	2300      	movs	r3, #0
 800dbf8:	9303      	str	r3, [sp, #12]
 800dbfa:	2300      	movs	r3, #0
 800dbfc:	9302      	str	r3, [sp, #8]
 800dbfe:	2300      	movs	r3, #0
 800dc00:	9301      	str	r3, [sp, #4]
 800dc02:	f107 0309 	add.w	r3, r7, #9
 800dc06:	9300      	str	r3, [sp, #0]
 800dc08:	2301      	movs	r3, #1
 800dc0a:	2200      	movs	r2, #0
 800dc0c:	2100      	movs	r1, #0
 800dc0e:	f00b ff73 	bl	8019af8 <phpalI18000p3m3_Sw_CreateSelectCmd>
 800dc12:	4603      	mov	r3, r0
 800dc14:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800dc18:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800dc1c:	2b00      	cmp	r3, #0
 800dc1e:	d002      	beq.n	800dc26 <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0xfc>
 800dc20:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800dc24:	e188      	b.n	800df38 <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x40e>
        &wSelectCmdLen,
        &bSelectCmdValidBits));

    do
    {
        if((status & PH_ERR_MASK) == PH_ERR_SUCCESS_CHAINING)
 800dc26:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800dc2a:	b2db      	uxtb	r3, r3
 800dc2c:	2b71      	cmp	r3, #113	@ 0x71
 800dc2e:	d113      	bne.n	800dc58 <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x12e>
        {
            /* Resume Inventory */
            status = phhalHw_I18000p3m3ResumeInventory(
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dc34:	f107 020a 	add.w	r2, r7, #10
 800dc38:	f107 010c 	add.w	r1, r7, #12
 800dc3c:	4618      	mov	r0, r3
 800dc3e:	f005 f9b7 	bl	8012fb0 <phhalHw_Pn5180_18000p3m3ResumeInventory>
 800dc42:	4603      	mov	r3, r0
 800dc44:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                pDataParams->pHalDataParams,
                &pRxBuffer,
                &wRxBufferLen);
            /* Return if status is aborted. */
            PH_CHECK_ABORT(status);
 800dc48:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800dc4c:	b2db      	uxtb	r3, r3
 800dc4e:	2b12      	cmp	r3, #18
 800dc50:	d150      	bne.n	800dcf4 <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x1ca>
 800dc52:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800dc56:	e16f      	b.n	800df38 <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x40e>
        }
        else
        {
            /* Create BeginRound command frame with Q value */
            PH_CHECK_SUCCESS_FCT(status, phpalI18000p3m3_CreateBeginRoundCmd(
 800dc58:	687b      	ldr	r3, [r7, #4]
 800dc5a:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	f893 10ee 	ldrb.w	r1, [r3, #238]	@ 0xee
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	f893 40ed 	ldrb.w	r4, [r3, #237]	@ 0xed
 800dc68:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800dc6c:	1c5a      	adds	r2, r3, #1
 800dc6e:	f887 2045 	strb.w	r2, [r7, #69]	@ 0x45
 800dc72:	f107 0210 	add.w	r2, r7, #16
 800dc76:	9204      	str	r2, [sp, #16]
 800dc78:	9303      	str	r3, [sp, #12]
 800dc7a:	2300      	movs	r3, #0
 800dc7c:	9302      	str	r3, [sp, #8]
 800dc7e:	2300      	movs	r3, #0
 800dc80:	9301      	str	r3, [sp, #4]
 800dc82:	2300      	movs	r3, #0
 800dc84:	9300      	str	r3, [sp, #0]
 800dc86:	2300      	movs	r3, #0
 800dc88:	4622      	mov	r2, r4
 800dc8a:	f00c f84e 	bl	8019d2a <phpalI18000p3m3_Sw_CreateBeginRoundCmd>
 800dc8e:	4603      	mov	r3, r0
 800dc90:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800dc94:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800dc98:	2b00      	cmp	r3, #0
 800dc9a:	d002      	beq.n	800dca2 <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x178>
 800dc9c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800dca0:	e14a      	b.n	800df38 <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x40e>
                0,
                bQ++,
                aBeginRoundCmd));

            /* Inventory */
            status = phhalHw_I18000p3m3Inventory(
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800dca6:	7dfa      	ldrb	r2, [r7, #23]
 800dca8:	7dbc      	ldrb	r4, [r7, #22]
 800dcaa:	f107 0118 	add.w	r1, r7, #24
 800dcae:	f107 030a 	add.w	r3, r7, #10
 800dcb2:	9303      	str	r3, [sp, #12]
 800dcb4:	f107 030c 	add.w	r3, r7, #12
 800dcb8:	9302      	str	r3, [sp, #8]
 800dcba:	2300      	movs	r3, #0
 800dcbc:	9301      	str	r3, [sp, #4]
 800dcbe:	f107 0310 	add.w	r3, r7, #16
 800dcc2:	9300      	str	r3, [sp, #0]
 800dcc4:	4623      	mov	r3, r4
 800dcc6:	f004 ffdb 	bl	8012c80 <phhalHw_Pn5180_I18000p3m3Inventory>
 800dcca:	4603      	mov	r3, r0
 800dccc:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                aBeginRoundCmd,
                PHHAL_HW_I18000P3M3_GET_MAX_RESPS,
                &pRxBuffer,
                &wRxBufferLen);
            /* Return if status is aborted. */
            PH_CHECK_ABORT(status);
 800dcd0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800dcd4:	b2db      	uxtb	r3, r3
 800dcd6:	2b12      	cmp	r3, #18
 800dcd8:	d102      	bne.n	800dce0 <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x1b6>
 800dcda:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800dcde:	e12b      	b.n	800df38 <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x40e>

            /* Reset more card present flag */
            bMoreCardsPresent = PH_OFF;
 800dce0:	2300      	movs	r3, #0
 800dce2:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44

            /* Reset collision pending flag */
            pDataParams->bCollPend &= (uint8_t)~(uint8_t)(PHAC_DISCLOOP_POS_BIT_MASK_18000P3M3);
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	7f9b      	ldrb	r3, [r3, #30]
 800dcea:	f023 0320 	bic.w	r3, r3, #32
 800dcee:	b2da      	uxtb	r2, r3
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	779a      	strb	r2, [r3, #30]
        }

        /* Reset receive buffer index */
        wIndex = 0;
 800dcf4:	2300      	movs	r3, #0
 800dcf6:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

        while(wIndex < wRxBufferLen)
 800dcfa:	e0ff      	b.n	800defc <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x3d2>
        {
            if(pRxBuffer[wIndex] == 0U)
 800dcfc:	68fa      	ldr	r2, [r7, #12]
 800dcfe:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800dd02:	4413      	add	r3, r2
 800dd04:	781b      	ldrb	r3, [r3, #0]
 800dd06:	2b00      	cmp	r3, #0
 800dd08:	f040 80cb 	bne.w	800dea2 <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x378>
            {
                /* Partial bits shall be 0 as truncation is not set */
                if(pRxBuffer[wIndex + 2U] != 0U)
 800dd0c:	68fa      	ldr	r2, [r7, #12]
 800dd0e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800dd12:	3302      	adds	r3, #2
 800dd14:	4413      	add	r3, r2
 800dd16:	781b      	ldrb	r3, [r3, #0]
 800dd18:	2b00      	cmp	r3, #0
 800dd1a:	d002      	beq.n	800dd22 <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x1f8>
                {
                    return PH_ADD_COMPCODE_FIXED(PH_ERR_INTERNAL_ERROR, PH_COMP_AC_DISCLOOP);
 800dd1c:	f244 037f 	movw	r3, #16511	@ 0x407f
 800dd20:	e10a      	b.n	800df38 <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x40e>
                }

                /* StoredPC/PacketPC length */
                bPcLength = 2;
 800dd22:	2302      	movs	r3, #2
 800dd24:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41

                /* PacketCRC length */
                bPacketCrcLen = 0;
 800dd28:	2300      	movs	r3, #0
 800dd2a:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40

                /* Check for XPC Indicator (XI) */
                if(0u != (pRxBuffer[wIndex + 3U] & 0x02U))
 800dd2e:	68fa      	ldr	r2, [r7, #12]
 800dd30:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800dd34:	3303      	adds	r3, #3
 800dd36:	4413      	add	r3, r2
 800dd38:	781b      	ldrb	r3, [r3, #0]
 800dd3a:	f003 0302 	and.w	r3, r3, #2
 800dd3e:	2b00      	cmp	r3, #0
 800dd40:	d015      	beq.n	800dd6e <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x244>
                {
                    /* XPC_W1 length */
                    bPcLength = (uint8_t)(bPcLength + 2U);
 800dd42:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 800dd46:	3302      	adds	r3, #2
 800dd48:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41

                    /* PacketCRC length */
                    bPacketCrcLen = 2;
 800dd4c:	2302      	movs	r3, #2
 800dd4e:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40

                    /* Check for XPC Extension Bit (XEB) */
                    if(0u != (pRxBuffer[wIndex + 5U] & 0x80U))
 800dd52:	68fa      	ldr	r2, [r7, #12]
 800dd54:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800dd58:	3305      	adds	r3, #5
 800dd5a:	4413      	add	r3, r2
 800dd5c:	781b      	ldrb	r3, [r3, #0]
 800dd5e:	b25b      	sxtb	r3, r3
 800dd60:	2b00      	cmp	r3, #0
 800dd62:	da04      	bge.n	800dd6e <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x244>
                    {
                        /* XPC_W2 length */
                        bPcLength = (uint8_t)(bPcLength + 2U);
 800dd64:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 800dd68:	3302      	adds	r3, #2
 800dd6a:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41
                    }
                }

                if(pRxBuffer[wIndex + 1U] > (bPcLength + bPacketCrcLen))
 800dd6e:	68fa      	ldr	r2, [r7, #12]
 800dd70:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800dd74:	3301      	adds	r3, #1
 800dd76:	4413      	add	r3, r2
 800dd78:	781b      	ldrb	r3, [r3, #0]
 800dd7a:	4619      	mov	r1, r3
 800dd7c:	f897 2041 	ldrb.w	r2, [r7, #65]	@ 0x41
 800dd80:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800dd84:	4413      	add	r3, r2
 800dd86:	4299      	cmp	r1, r3
 800dd88:	dd55      	ble.n	800de36 <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x30c>
                {
                    /* To avoid case of corruption */
                    if((pRxBuffer[wIndex + 1U] - (bPcLength + bPacketCrcLen)) <= (uint8_t)sizeof(pDataParams->sI18000p3m3TargetInfo.aI18000p3m3[pDataParams->bNumOfCards].aUii))
 800dd8a:	68fa      	ldr	r2, [r7, #12]
 800dd8c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800dd90:	3301      	adds	r3, #1
 800dd92:	4413      	add	r3, r2
 800dd94:	781b      	ldrb	r3, [r3, #0]
 800dd96:	4619      	mov	r1, r3
 800dd98:	f897 2041 	ldrb.w	r2, [r7, #65]	@ 0x41
 800dd9c:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800dda0:	4413      	add	r3, r2
 800dda2:	1acb      	subs	r3, r1, r3
 800dda4:	2b3a      	cmp	r3, #58	@ 0x3a
 800dda6:	dc43      	bgt.n	800de30 <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x306>
                    {
                        /* Copy UII */
                        (void)memcpy(
                            pDataParams->sI18000p3m3TargetInfo.aI18000p3m3[pDataParams->bNumOfCards].aUii,
 800dda8:	687b      	ldr	r3, [r7, #4]
 800ddaa:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 800ddae:	461a      	mov	r2, r3
 800ddb0:	4613      	mov	r3, r2
 800ddb2:	011b      	lsls	r3, r3, #4
 800ddb4:	1a9b      	subs	r3, r3, r2
 800ddb6:	009b      	lsls	r3, r3, #2
 800ddb8:	33e8      	adds	r3, #232	@ 0xe8
 800ddba:	687a      	ldr	r2, [r7, #4]
 800ddbc:	4413      	add	r3, r2
 800ddbe:	f103 0008 	add.w	r0, r3, #8
                        (void)memcpy(
 800ddc2:	68fa      	ldr	r2, [r7, #12]
                            &pRxBuffer[wIndex + 3U + bPcLength],
 800ddc4:	f8b7 1042 	ldrh.w	r1, [r7, #66]	@ 0x42
 800ddc8:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 800ddcc:	440b      	add	r3, r1
 800ddce:	3303      	adds	r3, #3
 800ddd0:	18d1      	adds	r1, r2, r3
                            ((size_t)pRxBuffer[wIndex + 1U] - (bPcLength + bPacketCrcLen)));
 800ddd2:	68fa      	ldr	r2, [r7, #12]
 800ddd4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800ddd8:	3301      	adds	r3, #1
 800ddda:	4413      	add	r3, r2
 800dddc:	781b      	ldrb	r3, [r3, #0]
 800ddde:	461c      	mov	r4, r3
 800dde0:	f897 2041 	ldrb.w	r2, [r7, #65]	@ 0x41
 800dde4:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800dde8:	4413      	add	r3, r2
                        (void)memcpy(
 800ddea:	1ae3      	subs	r3, r4, r3
 800ddec:	461a      	mov	r2, r3
 800ddee:	f014 fca0 	bl	8022732 <memcpy>

                        /* Calculate UII length in bits */
                        pDataParams->sI18000p3m3TargetInfo.aI18000p3m3[pDataParams->bNumOfCards].wUiiLength =
                        		(uint16_t)(((uint16_t)pRxBuffer[wIndex + 1U] - ((uint16_t)bPcLength + (uint16_t)bPacketCrcLen)) * 8U);
 800ddf2:	68fa      	ldr	r2, [r7, #12]
 800ddf4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800ddf8:	3301      	adds	r3, #1
 800ddfa:	4413      	add	r3, r2
 800ddfc:	781b      	ldrb	r3, [r3, #0]
 800ddfe:	4619      	mov	r1, r3
 800de00:	f897 2041 	ldrb.w	r2, [r7, #65]	@ 0x41
 800de04:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800de08:	4413      	add	r3, r2
 800de0a:	1acb      	subs	r3, r1, r3
 800de0c:	b29b      	uxth	r3, r3
                        pDataParams->sI18000p3m3TargetInfo.aI18000p3m3[pDataParams->bNumOfCards].wUiiLength =
 800de0e:	687a      	ldr	r2, [r7, #4]
 800de10:	f892 2022 	ldrb.w	r2, [r2, #34]	@ 0x22
 800de14:	4611      	mov	r1, r2
                        		(uint16_t)(((uint16_t)pRxBuffer[wIndex + 1U] - ((uint16_t)bPcLength + (uint16_t)bPacketCrcLen)) * 8U);
 800de16:	00db      	lsls	r3, r3, #3
 800de18:	b298      	uxth	r0, r3
                        pDataParams->sI18000p3m3TargetInfo.aI18000p3m3[pDataParams->bNumOfCards].wUiiLength =
 800de1a:	687a      	ldr	r2, [r7, #4]
 800de1c:	460b      	mov	r3, r1
 800de1e:	011b      	lsls	r3, r3, #4
 800de20:	1a5b      	subs	r3, r3, r1
 800de22:	009b      	lsls	r3, r3, #2
 800de24:	4413      	add	r3, r2
 800de26:	f503 7395 	add.w	r3, r3, #298	@ 0x12a
 800de2a:	4602      	mov	r2, r0
 800de2c:	801a      	strh	r2, [r3, #0]
 800de2e:	e010      	b.n	800de52 <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x328>
                    }
                    else
                    {
                        /* In case of a compliant card this scenario should never come */
                        return PH_ADD_COMPCODE_FIXED(PH_ERR_INTERNAL_ERROR, PH_COMP_AC_DISCLOOP);
 800de30:	f244 037f 	movw	r3, #16511	@ 0x407f
 800de34:	e080      	b.n	800df38 <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x40e>
                    }
                }
                else
                {
                    pDataParams->sI18000p3m3TargetInfo.aI18000p3m3[pDataParams->bNumOfCards].wUiiLength = 0;
 800de36:	687b      	ldr	r3, [r7, #4]
 800de38:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 800de3c:	4619      	mov	r1, r3
 800de3e:	687a      	ldr	r2, [r7, #4]
 800de40:	460b      	mov	r3, r1
 800de42:	011b      	lsls	r3, r3, #4
 800de44:	1a5b      	subs	r3, r3, r1
 800de46:	009b      	lsls	r3, r3, #2
 800de48:	4413      	add	r3, r2
 800de4a:	f503 7395 	add.w	r3, r3, #298	@ 0x12a
 800de4e:	2200      	movs	r2, #0
 800de50:	801a      	strh	r2, [r3, #0]
                }

                /* Increment device count */
                pDataParams->sI18000p3m3TargetInfo.bTotalTagsFound++;
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	f893 30ec 	ldrb.w	r3, [r3, #236]	@ 0xec
 800de58:	3301      	adds	r3, #1
 800de5a:	b2da      	uxtb	r2, r3
 800de5c:	687b      	ldr	r3, [r7, #4]
 800de5e:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
                pDataParams->bNumOfCards++;
 800de62:	687b      	ldr	r3, [r7, #4]
 800de64:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 800de68:	3301      	adds	r3, #1
 800de6a:	b2da      	uxtb	r2, r3
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

                if(pDataParams->sI18000p3m3TargetInfo.bTotalTagsFound >=
 800de72:	687b      	ldr	r3, [r7, #4]
 800de74:	f893 20ec 	ldrb.w	r2, [r3, #236]	@ 0xec
                    pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_18000P3M3])
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	7bdb      	ldrb	r3, [r3, #15]
                if(pDataParams->sI18000p3m3TargetInfo.bTotalTagsFound >=
 800de7c:	429a      	cmp	r2, r3
 800de7e:	d301      	bcc.n	800de84 <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x35a>
                {
                    return PH_ERR_SUCCESS;
 800de80:	2300      	movs	r3, #0
 800de82:	e059      	b.n	800df38 <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x40e>
                }

                wIndex =  (uint16_t)(wIndex + pRxBuffer[wIndex + 1U] + 3U);
 800de84:	68fa      	ldr	r2, [r7, #12]
 800de86:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800de8a:	3301      	adds	r3, #1
 800de8c:	4413      	add	r3, r2
 800de8e:	781b      	ldrb	r3, [r3, #0]
 800de90:	461a      	mov	r2, r3
 800de92:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800de96:	4413      	add	r3, r2
 800de98:	b29b      	uxth	r3, r3
 800de9a:	3303      	adds	r3, #3
 800de9c:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 800dea0:	e02c      	b.n	800defc <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x3d2>
            }
            else if(pRxBuffer[wIndex] == 1U)
 800dea2:	68fa      	ldr	r2, [r7, #12]
 800dea4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800dea8:	4413      	add	r3, r2
 800deaa:	781b      	ldrb	r3, [r3, #0]
 800deac:	2b01      	cmp	r3, #1
 800deae:	d102      	bne.n	800deb6 <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x38c>
            {
                /* This should not come as ReqRN is not send */
                return PH_ADD_COMPCODE_FIXED(PH_ERR_INTERNAL_ERROR, PH_COMP_AC_DISCLOOP);
 800deb0:	f244 037f 	movw	r3, #16511	@ 0x407f
 800deb4:	e040      	b.n	800df38 <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x40e>
            }
            else if(pRxBuffer[wIndex] == 2U)
 800deb6:	68fa      	ldr	r2, [r7, #12]
 800deb8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800debc:	4413      	add	r3, r2
 800debe:	781b      	ldrb	r3, [r3, #0]
 800dec0:	2b02      	cmp	r3, #2
 800dec2:	d105      	bne.n	800ded0 <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x3a6>
            {
                /* Timeout */
                wIndex = (uint16_t)(wIndex + 3U);
 800dec4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800dec8:	3303      	adds	r3, #3
 800deca:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 800dece:	e015      	b.n	800defc <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x3d2>
            }
            else
            {
                /* Collision */
                wIndex = (uint16_t)(wIndex + 3U);
 800ded0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800ded4:	3303      	adds	r3, #3
 800ded6:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
                bMoreCardsPresent = PH_ON;
 800deda:	2301      	movs	r3, #1
 800dedc:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
                pDataParams->bCollPend |= PHAC_DISCLOOP_POS_BIT_MASK_18000P3M3;
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	7f9b      	ldrb	r3, [r3, #30]
 800dee4:	f043 0320 	orr.w	r3, r3, #32
 800dee8:	b2da      	uxtb	r2, r3
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	779a      	strb	r2, [r3, #30]

                /* Check for device count */
                if(pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_18000P3M3] == 0x00U)
 800deee:	687b      	ldr	r3, [r7, #4]
 800def0:	7bdb      	ldrb	r3, [r3, #15]
 800def2:	2b00      	cmp	r3, #0
 800def4:	d102      	bne.n	800defc <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x3d2>
                {
                    /* return collision error */
                    return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_COLLISION_PENDING, PH_COMP_AC_DISCLOOP);
 800def6:	f244 0381 	movw	r3, #16513	@ 0x4081
 800defa:	e01d      	b.n	800df38 <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x40e>
        while(wIndex < wRxBufferLen)
 800defc:	897b      	ldrh	r3, [r7, #10]
 800defe:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800df02:	429a      	cmp	r2, r3
 800df04:	f4ff aefa 	bcc.w	800dcfc <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x1d2>
                }
            }
        }
    }
    while(((bMoreCardsPresent != PH_OFF) && (bQ <= 0x0FU)) || ((status & PH_ERR_MASK) == PH_ERR_SUCCESS_CHAINING));
 800df08:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 800df0c:	2b00      	cmp	r3, #0
 800df0e:	d004      	beq.n	800df1a <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x3f0>
 800df10:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800df14:	2b0f      	cmp	r3, #15
 800df16:	f67f ae86 	bls.w	800dc26 <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0xfc>
 800df1a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800df1e:	b2db      	uxtb	r3, r3
 800df20:	2b71      	cmp	r3, #113	@ 0x71
 800df22:	f43f ae80 	beq.w	800dc26 <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0xfc>

    if(0U != (pDataParams->sI18000p3m3TargetInfo.bTotalTagsFound))
 800df26:	687b      	ldr	r3, [r7, #4]
 800df28:	f893 30ec 	ldrb.w	r3, [r3, #236]	@ 0xec
 800df2c:	2b00      	cmp	r3, #0
 800df2e:	d001      	beq.n	800df34 <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x40a>
    {
        return PH_ERR_SUCCESS;
 800df30:	2300      	movs	r3, #0
 800df32:	e001      	b.n	800df38 <phacDiscLoop_Sw_Int_CollisionResolutionI18000p3m3+0x40e>
    }
    else
    {
        return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_NO_DEVICE_RESOLVED, PH_COMP_AC_DISCLOOP);
 800df34:	f244 0385 	movw	r3, #16517	@ 0x4085
    }
#else
    return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_COMMAND, PH_COMP_AC_DISCLOOP);
#endif /* NXPBUILD__PHAC_DISCLOOP_I18000P3M3_TAGS */
}
 800df38:	4618      	mov	r0, r3
 800df3a:	374c      	adds	r7, #76	@ 0x4c
 800df3c:	46bd      	mov	sp, r7
 800df3e:	bd90      	pop	{r4, r7, pc}

0800df40 <phacDiscLoop_Sw_Int_ActivateI18000p3m3>:

phStatus_t phacDiscLoop_Sw_Int_ActivateI18000p3m3(
                                                  phacDiscLoop_Sw_DataParams_t * pDataParams,
                                                  uint8_t bI18000p3m3TagIdx
                                                  )
{
 800df40:	b590      	push	{r4, r7, lr}
 800df42:	b09b      	sub	sp, #108	@ 0x6c
 800df44:	af08      	add	r7, sp, #32
 800df46:	6078      	str	r0, [r7, #4]
 800df48:	460b      	mov	r3, r1
 800df4a:	70fb      	strb	r3, [r7, #3]
#ifdef NXPBUILD__PHAC_DISCLOOP_I18000P3M3_TAGS
    phStatus_t PH_MEMLOC_REM status;
    uint8_t    PH_MEMLOC_BUF aSelectCmd[39] = {0};
 800df4c:	f107 031c 	add.w	r3, r7, #28
 800df50:	2227      	movs	r2, #39	@ 0x27
 800df52:	2100      	movs	r1, #0
 800df54:	4618      	mov	r0, r3
 800df56:	f014 fb6d 	bl	8022634 <memset>
    uint8_t   PH_MEMLOC_REM wSelectCmdLen;
    uint8_t    PH_MEMLOC_REM bSelectCmdValidBits;
    uint8_t    PH_MEMLOC_BUF aBeginRoundCmd[3] = {0};
 800df5a:	f107 0314 	add.w	r3, r7, #20
 800df5e:	2100      	movs	r1, #0
 800df60:	460a      	mov	r2, r1
 800df62:	801a      	strh	r2, [r3, #0]
 800df64:	460a      	mov	r2, r1
 800df66:	709a      	strb	r2, [r3, #2]
    uint8_t    PH_MEMLOC_REM *pRxBuffer = NULL;
 800df68:	2300      	movs	r3, #0
 800df6a:	613b      	str	r3, [r7, #16]
    uint16_t   PH_MEMLOC_REM wRxBufferLen = 0;
 800df6c:	2300      	movs	r3, #0
 800df6e:	81fb      	strh	r3, [r7, #14]
    uint8_t    PH_MEMLOC_REM bUiiStartAddress = 0x20;
 800df70:	2320      	movs	r3, #32
 800df72:	737b      	strb	r3, [r7, #13]
    uint8_t    PH_MEMLOC_REM bMaskLength;

    /* Out of range check */
    if ((bI18000p3m3TagIdx >= pDataParams->sI18000p3m3TargetInfo.bTotalTagsFound) || ( bI18000p3m3TagIdx >= PHAC_DISCLOOP_CFG_MAX_VICINITY_CARDS_SUPPORTED ))
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	f893 30ec 	ldrb.w	r3, [r3, #236]	@ 0xec
 800df7a:	78fa      	ldrb	r2, [r7, #3]
 800df7c:	429a      	cmp	r2, r3
 800df7e:	d202      	bcs.n	800df86 <phacDiscLoop_Sw_Int_ActivateI18000p3m3+0x46>
 800df80:	78fb      	ldrb	r3, [r7, #3]
 800df82:	2b00      	cmp	r3, #0
 800df84:	d002      	beq.n	800df8c <phacDiscLoop_Sw_Int_ActivateI18000p3m3+0x4c>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800df86:	f244 0321 	movw	r3, #16417	@ 0x4021
 800df8a:	e09b      	b.n	800e0c4 <phacDiscLoop_Sw_Int_ActivateI18000p3m3+0x184>
    }

    /* Maximum mask length possible is 255 */
    if(pDataParams->sI18000p3m3TargetInfo.aI18000p3m3[bI18000p3m3TagIdx].wUiiLength > 255U)
 800df8c:	78fa      	ldrb	r2, [r7, #3]
 800df8e:	6879      	ldr	r1, [r7, #4]
 800df90:	4613      	mov	r3, r2
 800df92:	011b      	lsls	r3, r3, #4
 800df94:	1a9b      	subs	r3, r3, r2
 800df96:	009b      	lsls	r3, r3, #2
 800df98:	440b      	add	r3, r1
 800df9a:	f503 7395 	add.w	r3, r3, #298	@ 0x12a
 800df9e:	881b      	ldrh	r3, [r3, #0]
 800dfa0:	2bff      	cmp	r3, #255	@ 0xff
 800dfa2:	d903      	bls.n	800dfac <phacDiscLoop_Sw_Int_ActivateI18000p3m3+0x6c>
    {
        bMaskLength = 255;
 800dfa4:	23ff      	movs	r3, #255	@ 0xff
 800dfa6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800dfaa:	e00b      	b.n	800dfc4 <phacDiscLoop_Sw_Int_ActivateI18000p3m3+0x84>
    }
    else
    {
        bMaskLength = (uint8_t)pDataParams->sI18000p3m3TargetInfo.aI18000p3m3[bI18000p3m3TagIdx].wUiiLength;
 800dfac:	78fa      	ldrb	r2, [r7, #3]
 800dfae:	6879      	ldr	r1, [r7, #4]
 800dfb0:	4613      	mov	r3, r2
 800dfb2:	011b      	lsls	r3, r3, #4
 800dfb4:	1a9b      	subs	r3, r3, r2
 800dfb6:	009b      	lsls	r3, r3, #2
 800dfb8:	440b      	add	r3, r1
 800dfba:	f503 7395 	add.w	r3, r3, #298	@ 0x12a
 800dfbe:	881b      	ldrh	r3, [r3, #0]
 800dfc0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }

    /* Create select command frame (with selected UII in mask) */
    PH_CHECK_SUCCESS_FCT(status, phpalI18000p3m3_CreateSelectCmd(
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 800dfc8:	78fa      	ldrb	r2, [r7, #3]
 800dfca:	4613      	mov	r3, r2
 800dfcc:	011b      	lsls	r3, r3, #4
 800dfce:	1a9b      	subs	r3, r3, r2
 800dfd0:	009b      	lsls	r3, r3, #2
 800dfd2:	33e8      	adds	r3, #232	@ 0xe8
 800dfd4:	687a      	ldr	r2, [r7, #4]
 800dfd6:	4413      	add	r3, r2
 800dfd8:	3308      	adds	r3, #8
 800dfda:	f107 021a 	add.w	r2, r7, #26
 800dfde:	9207      	str	r2, [sp, #28]
 800dfe0:	f107 021b 	add.w	r2, r7, #27
 800dfe4:	9206      	str	r2, [sp, #24]
 800dfe6:	f107 021c 	add.w	r2, r7, #28
 800dfea:	9205      	str	r2, [sp, #20]
 800dfec:	2200      	movs	r2, #0
 800dfee:	9204      	str	r2, [sp, #16]
 800dff0:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 800dff4:	9203      	str	r2, [sp, #12]
 800dff6:	9302      	str	r3, [sp, #8]
 800dff8:	2300      	movs	r3, #0
 800dffa:	9301      	str	r3, [sp, #4]
 800dffc:	f107 030d 	add.w	r3, r7, #13
 800e000:	9300      	str	r3, [sp, #0]
 800e002:	2301      	movs	r3, #1
 800e004:	2200      	movs	r2, #0
 800e006:	2100      	movs	r1, #0
 800e008:	f00b fd76 	bl	8019af8 <phpalI18000p3m3_Sw_CreateSelectCmd>
 800e00c:	4603      	mov	r3, r0
 800e00e:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 800e012:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800e016:	2b00      	cmp	r3, #0
 800e018:	d002      	beq.n	800e020 <phacDiscLoop_Sw_Int_ActivateI18000p3m3+0xe0>
 800e01a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800e01e:	e051      	b.n	800e0c4 <phacDiscLoop_Sw_Int_ActivateI18000p3m3+0x184>
        aSelectCmd,
        &wSelectCmdLen,
        &bSelectCmdValidBits));

    /* Create BeginRound command frame */
    PH_CHECK_SUCCESS_FCT(status, phpalI18000p3m3_CreateBeginRoundCmd(
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 800e024:	687b      	ldr	r3, [r7, #4]
 800e026:	f893 10ee 	ldrb.w	r1, [r3, #238]	@ 0xee
 800e02a:	687b      	ldr	r3, [r7, #4]
 800e02c:	f893 20ed 	ldrb.w	r2, [r3, #237]	@ 0xed
 800e030:	f107 0314 	add.w	r3, r7, #20
 800e034:	9304      	str	r3, [sp, #16]
 800e036:	2300      	movs	r3, #0
 800e038:	9303      	str	r3, [sp, #12]
 800e03a:	2300      	movs	r3, #0
 800e03c:	9302      	str	r3, [sp, #8]
 800e03e:	2300      	movs	r3, #0
 800e040:	9301      	str	r3, [sp, #4]
 800e042:	2300      	movs	r3, #0
 800e044:	9300      	str	r3, [sp, #0]
 800e046:	2300      	movs	r3, #0
 800e048:	f00b fe6f 	bl	8019d2a <phpalI18000p3m3_Sw_CreateBeginRoundCmd>
 800e04c:	4603      	mov	r3, r0
 800e04e:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 800e052:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800e056:	2b00      	cmp	r3, #0
 800e058:	d002      	beq.n	800e060 <phacDiscLoop_Sw_Int_ActivateI18000p3m3+0x120>
 800e05a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800e05e:	e031      	b.n	800e0c4 <phacDiscLoop_Sw_Int_ActivateI18000p3m3+0x184>
        0,
        0,
        aBeginRoundCmd));

    /* Activate tag with specified UII */
    PH_CHECK_SUCCESS_FCT(status, phhalHw_I18000p3m3Inventory(
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800e064:	7efa      	ldrb	r2, [r7, #27]
 800e066:	7ebc      	ldrb	r4, [r7, #26]
 800e068:	f107 011c 	add.w	r1, r7, #28
 800e06c:	f107 030e 	add.w	r3, r7, #14
 800e070:	9303      	str	r3, [sp, #12]
 800e072:	f107 0310 	add.w	r3, r7, #16
 800e076:	9302      	str	r3, [sp, #8]
 800e078:	2302      	movs	r3, #2
 800e07a:	9301      	str	r3, [sp, #4]
 800e07c:	f107 0314 	add.w	r3, r7, #20
 800e080:	9300      	str	r3, [sp, #0]
 800e082:	4623      	mov	r3, r4
 800e084:	f004 fdfc 	bl	8012c80 <phhalHw_Pn5180_I18000p3m3Inventory>
 800e088:	4603      	mov	r3, r0
 800e08a:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 800e08e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800e092:	2b00      	cmp	r3, #0
 800e094:	d002      	beq.n	800e09c <phacDiscLoop_Sw_Int_ActivateI18000p3m3+0x15c>
 800e096:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800e09a:	e013      	b.n	800e0c4 <phacDiscLoop_Sw_Int_ActivateI18000p3m3+0x184>
        PHHAL_HW_I18000P3M3_GET_TAG_HANDLE,
        &pRxBuffer,
        &wRxBufferLen));

    /* Update handle */
    PH_CHECK_SUCCESS_FCT(status, phalI18000p3m3_SetHandle(
 800e09c:	687b      	ldr	r3, [r7, #4]
 800e09e:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 800e0a0:	693a      	ldr	r2, [r7, #16]
 800e0a2:	89fb      	ldrh	r3, [r7, #14]
 800e0a4:	3b02      	subs	r3, #2
 800e0a6:	4413      	add	r3, r2
 800e0a8:	4619      	mov	r1, r3
 800e0aa:	f000 fbd7 	bl	800e85c <phalI18000p3m3_Sw_SetHandle>
 800e0ae:	4603      	mov	r3, r0
 800e0b0:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 800e0b4:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800e0b8:	2b00      	cmp	r3, #0
 800e0ba:	d002      	beq.n	800e0c2 <phacDiscLoop_Sw_Int_ActivateI18000p3m3+0x182>
 800e0bc:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800e0c0:	e000      	b.n	800e0c4 <phacDiscLoop_Sw_Int_ActivateI18000p3m3+0x184>
        pDataParams->pAl18000p3m3DataParams,
        &pRxBuffer[wRxBufferLen - 2u]));

    return PH_ERR_SUCCESS;
 800e0c2:	2300      	movs	r3, #0
#else
    return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_COMMAND, PH_COMP_AC_DISCLOOP);
#endif /* NXPBUILD__PHAC_DISCLOOP_I18000P3M3_TAGS */
}
 800e0c4:	4618      	mov	r0, r3
 800e0c6:	374c      	adds	r7, #76	@ 0x4c
 800e0c8:	46bd      	mov	sp, r7
 800e0ca:	bd90      	pop	{r4, r7, pc}

0800e0cc <phacDiscLoop_Sw_DetTechTypeV>:
 * Private Functions
 * ***************************************************************************************************************** */
phStatus_t phacDiscLoop_Sw_DetTechTypeV(
        phacDiscLoop_Sw_DataParams_t *pDataParams
)
{
 800e0cc:	b580      	push	{r7, lr}
 800e0ce:	b088      	sub	sp, #32
 800e0d0:	af04      	add	r7, sp, #16
 800e0d2:	6078      	str	r0, [r7, #4]
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEV_TAGS
    phStatus_t PH_MEMLOC_REM status = PH_ERR_INTERNAL_ERROR;
 800e0d4:	237f      	movs	r3, #127	@ 0x7f
 800e0d6:	81fb      	strh	r3, [r7, #14]

    /* Inventory request with one slot */
    status = phpalSli15693_Inventory(
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 800e0e2:	f043 0324 	orr.w	r3, r3, #36	@ 0x24
 800e0e6:	b2d9      	uxtb	r1, r3
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	33e2      	adds	r3, #226	@ 0xe2
 800e0ec:	687a      	ldr	r2, [r7, #4]
 800e0ee:	32e3      	adds	r2, #227	@ 0xe3
 800e0f0:	9202      	str	r2, [sp, #8]
 800e0f2:	9301      	str	r3, [sp, #4]
 800e0f4:	2300      	movs	r3, #0
 800e0f6:	9300      	str	r3, [sp, #0]
 800e0f8:	2300      	movs	r3, #0
 800e0fa:	2200      	movs	r2, #0
 800e0fc:	f00c fd5a 	bl	801abb4 <phpalSli15693_Sw_Inventory>
 800e100:	4603      	mov	r3, r0
 800e102:	81fb      	strh	r3, [r7, #14]
            0,
            &pDataParams->sTypeVTargetInfo.aTypeV[0].bDsfid,
            pDataParams->sTypeVTargetInfo.aTypeV[0].aUid
    );

    if(0u != (phacDiscLoop_Sw_Int_IsValidPollStatus(status)))
 800e104:	89fb      	ldrh	r3, [r7, #14]
 800e106:	4618      	mov	r0, r3
 800e108:	f7fd fe5f 	bl	800bdca <phacDiscLoop_Sw_Int_IsValidPollStatus>
 800e10c:	4603      	mov	r3, r0
 800e10e:	2b00      	cmp	r3, #0
 800e110:	d002      	beq.n	800e118 <phacDiscLoop_Sw_DetTechTypeV+0x4c>
    {
        return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_TECH_DETECTED, PH_COMP_AC_DISCLOOP);
 800e112:	f244 0387 	movw	r3, #16519	@ 0x4087
 800e116:	e000      	b.n	800e11a <phacDiscLoop_Sw_DetTechTypeV+0x4e>
    }
    else
    {
        return status;
 800e118:	89fb      	ldrh	r3, [r7, #14]
    }
#else
    return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_COMMAND, PH_COMP_AC_DISCLOOP);
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEV_TAGS */
}
 800e11a:	4618      	mov	r0, r3
 800e11c:	3710      	adds	r7, #16
 800e11e:	46bd      	mov	sp, r7
 800e120:	bd80      	pop	{r7, pc}

0800e122 <phacDiscLoop_Sw_Int_CollisionResolutionV>:

phStatus_t phacDiscLoop_Sw_Int_CollisionResolutionV(
        phacDiscLoop_Sw_DataParams_t *pDataParams
)
{
 800e122:	b590      	push	{r4, r7, lr}
 800e124:	b09b      	sub	sp, #108	@ 0x6c
 800e126:	af04      	add	r7, sp, #16
 800e128:	6078      	str	r0, [r7, #4]
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEV_TAGS
    phStatus_t PH_MEMLOC_REM   status = PH_ERR_INTERNAL_ERROR;
 800e12a:	237f      	movs	r3, #127	@ 0x7f
 800e12c:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
    uint8_t    PH_MEMLOC_BUF   aMaskBuffer[PHPAL_SLI15693_UID_LENGTH];
    uint8_t    PH_MEMLOC_REM   bMaskBitLength = 0;
 800e130:	2300      	movs	r3, #0
 800e132:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
    uint8_t    PH_MEMLOC_REM   bUidLengthDummy;
    uint8_t    PH_MEMLOC_REM   bDataDummy[1];
    uint8_t    PH_MEMLOC_REM   bNextSlot = 1;
 800e136:	2301      	movs	r3, #1
 800e138:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
    uint16_t   PH_MEMLOC_REM   wDataLengthDummy;
    uint8_t    PH_MEMLOC_COUNT bSlot;
    uint8_t    PH_MEMLOC_REM   bSlotCount = 0;
 800e13c:	2300      	movs	r3, #0
 800e13e:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
    uint8_t    PH_MEMLOC_COUNT bLevel = 0;
 800e142:	2300      	movs	r3, #0
 800e144:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
    uint8_t    PH_MEMLOC_REM   bEnd = 0;
 800e148:	2300      	movs	r3, #0
 800e14a:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
    uint8_t    PH_MEMLOC_REM   bRepeat = 0;
 800e14e:	2300      	movs	r3, #0
 800e150:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    uint8_t    PH_MEMLOC_REM   bCount[16] = {0};
 800e154:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800e158:	2200      	movs	r2, #0
 800e15a:	601a      	str	r2, [r3, #0]
 800e15c:	605a      	str	r2, [r3, #4]
 800e15e:	609a      	str	r2, [r3, #8]
 800e160:	60da      	str	r2, [r3, #12]
    uint16_t   PH_MEMLOC_REM   wCollisionLogReg[16] = {0};
 800e162:	f107 030c 	add.w	r3, r7, #12
 800e166:	2220      	movs	r2, #32
 800e168:	2100      	movs	r1, #0
 800e16a:	4618      	mov	r0, r3
 800e16c:	f014 fa62 	bl	8022634 <memset>

    /* Symbol 0 */
    pDataParams->sTypeVTargetInfo.bTotalTagsFound = 0;
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	2200      	movs	r2, #0
 800e174:	f883 20df 	strb.w	r2, [r3, #223]	@ 0xdf
    pDataParams->bCollPend &= (uint8_t)~(uint8_t)(PHAC_DISCLOOP_POS_BIT_MASK_V);
 800e178:	687b      	ldr	r3, [r7, #4]
 800e17a:	7f9b      	ldrb	r3, [r3, #30]
 800e17c:	f023 0310 	bic.w	r3, r3, #16
 800e180:	b2da      	uxtb	r2, r3
 800e182:	687b      	ldr	r3, [r7, #4]
 800e184:	779a      	strb	r2, [r3, #30]

    /* Apply Guard time. */
    PH_CHECK_SUCCESS_FCT(status, phhalHw_SetConfig(
 800e186:	687b      	ldr	r3, [r7, #4]
 800e188:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800e18a:	687b      	ldr	r3, [r7, #4]
 800e18c:	8b1b      	ldrh	r3, [r3, #24]
 800e18e:	461a      	mov	r2, r3
 800e190:	2135      	movs	r1, #53	@ 0x35
 800e192:	f002 f9d1 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 800e196:	4603      	mov	r3, r0
 800e198:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800e19c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800e1a0:	2b00      	cmp	r3, #0
 800e1a2:	d002      	beq.n	800e1aa <phacDiscLoop_Sw_Int_CollisionResolutionV+0x88>
 800e1a4:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800e1a8:	e2bf      	b.n	800e72a <phacDiscLoop_Sw_Int_CollisionResolutionV+0x608>
        pDataParams->pHalDataParams,
        PHHAL_HW_CONFIG_POLL_GUARD_TIME_US,
        pDataParams->waPasPollGTimeUs[PHAC_DISCLOOP_TECH_TYPE_V]));

    /* Configure HW for the TypeV technology */
    PH_CHECK_SUCCESS_FCT(status, phhalHw_ApplyProtocolSettings(
 800e1aa:	687b      	ldr	r3, [r7, #4]
 800e1ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e1ae:	2104      	movs	r1, #4
 800e1b0:	4618      	mov	r0, r3
 800e1b2:	f001 fc43 	bl	800fa3c <phhalHw_Pn5180_ApplyProtocolSettings>
 800e1b6:	4603      	mov	r3, r0
 800e1b8:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800e1bc:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800e1c0:	2b00      	cmp	r3, #0
 800e1c2:	d002      	beq.n	800e1ca <phacDiscLoop_Sw_Int_CollisionResolutionV+0xa8>
 800e1c4:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800e1c8:	e2af      	b.n	800e72a <phacDiscLoop_Sw_Int_CollisionResolutionV+0x608>
        pDataParams->pHalDataParams,
        PHHAL_HW_CARDTYPE_ISO15693));

    /* Symbol 0 */
    status = phpalSli15693_Inventory(
 800e1ca:	687b      	ldr	r3, [r7, #4]
 800e1cc:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 800e1ce:	687b      	ldr	r3, [r7, #4]
 800e1d0:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 800e1d4:	f043 0324 	orr.w	r3, r3, #36	@ 0x24
 800e1d8:	b2d9      	uxtb	r1, r3
 800e1da:	687b      	ldr	r3, [r7, #4]
 800e1dc:	33e2      	adds	r3, #226	@ 0xe2
 800e1de:	687a      	ldr	r2, [r7, #4]
 800e1e0:	32e3      	adds	r2, #227	@ 0xe3
 800e1e2:	f107 0444 	add.w	r4, r7, #68	@ 0x44
 800e1e6:	9202      	str	r2, [sp, #8]
 800e1e8:	9301      	str	r3, [sp, #4]
 800e1ea:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 800e1ee:	9300      	str	r3, [sp, #0]
 800e1f0:	4623      	mov	r3, r4
 800e1f2:	2200      	movs	r2, #0
 800e1f4:	f00c fcde 	bl	801abb4 <phpalSli15693_Sw_Inventory>
 800e1f8:	4603      	mov	r3, r0
 800e1fa:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
            bMaskBitLength,
            &pDataParams->sTypeVTargetInfo.aTypeV[0].bDsfid,
            pDataParams->sTypeVTargetInfo.aTypeV[0].aUid);

    /* Symbol 1 */
    if((status & PH_ERR_MASK) == PH_ERR_IO_TIMEOUT)
 800e1fe:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800e202:	b2db      	uxtb	r3, r3
 800e204:	2b01      	cmp	r3, #1
 800e206:	d102      	bne.n	800e20e <phacDiscLoop_Sw_Int_CollisionResolutionV+0xec>
    {
        return status;
 800e208:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800e20c:	e28d      	b.n	800e72a <phacDiscLoop_Sw_Int_CollisionResolutionV+0x608>
    }
    else
    {
        /* Symbol 2 */
        if((status & PH_ERR_MASK) == PH_ERR_SUCCESS)
 800e20e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800e212:	b2db      	uxtb	r3, r3
 800e214:	2b00      	cmp	r3, #0
 800e216:	d111      	bne.n	800e23c <phacDiscLoop_Sw_Int_CollisionResolutionV+0x11a>
        {
            /* Symbol 18 */
            pDataParams->sTypeVTargetInfo.bTotalTagsFound++;
 800e218:	687b      	ldr	r3, [r7, #4]
 800e21a:	f893 30df 	ldrb.w	r3, [r3, #223]	@ 0xdf
 800e21e:	3301      	adds	r3, #1
 800e220:	b2da      	uxtb	r2, r3
 800e222:	687b      	ldr	r3, [r7, #4]
 800e224:	f883 20df 	strb.w	r2, [r3, #223]	@ 0xdf
            pDataParams->bNumOfCards++;
 800e228:	687b      	ldr	r3, [r7, #4]
 800e22a:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 800e22e:	3301      	adds	r3, #1
 800e230:	b2da      	uxtb	r2, r3
 800e232:	687b      	ldr	r3, [r7, #4]
 800e234:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
            return PH_ERR_SUCCESS;
 800e238:	2300      	movs	r3, #0
 800e23a:	e276      	b.n	800e72a <phacDiscLoop_Sw_Int_CollisionResolutionV+0x608>
        }
        else if(((status & PH_ERR_MASK) == PH_ERR_COLLISION_ERROR)
 800e23c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800e240:	b2db      	uxtb	r3, r3
 800e242:	2b03      	cmp	r3, #3
 800e244:	d005      	beq.n	800e252 <phacDiscLoop_Sw_Int_CollisionResolutionV+0x130>
                || ((status & PH_ERR_MASK) == PH_ERR_INTEGRITY_ERROR))
 800e246:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800e24a:	b2db      	uxtb	r3, r3
 800e24c:	2b02      	cmp	r3, #2
 800e24e:	f040 8260 	bne.w	800e712 <phacDiscLoop_Sw_Int_CollisionResolutionV+0x5f0>
        {
            /* Symbol 3 */
            pDataParams->bCollPend |= PHAC_DISCLOOP_POS_BIT_MASK_V;
 800e252:	687b      	ldr	r3, [r7, #4]
 800e254:	7f9b      	ldrb	r3, [r3, #30]
 800e256:	f043 0310 	orr.w	r3, r3, #16
 800e25a:	b2da      	uxtb	r2, r3
 800e25c:	687b      	ldr	r3, [r7, #4]
 800e25e:	779a      	strb	r2, [r3, #30]

            /* Symbol 4 */
            if(pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_V] == 0x00U)
 800e260:	687b      	ldr	r3, [r7, #4]
 800e262:	7b9b      	ldrb	r3, [r3, #14]
 800e264:	2b00      	cmp	r3, #0
 800e266:	f040 8245 	bne.w	800e6f4 <phacDiscLoop_Sw_Int_CollisionResolutionV+0x5d2>
            {
                return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_COLLISION_PENDING, PH_COMP_AC_DISCLOOP);
 800e26a:	f244 0381 	movw	r3, #16513	@ 0x4081
 800e26e:	e25c      	b.n	800e72a <phacDiscLoop_Sw_Int_CollisionResolutionV+0x608>
            do
            {
                while(pDataParams->sTypeVTargetInfo.bTotalTagsFound < pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_V])
                {
                    /* Symbol 6 */
                    bSlot = 0;
 800e270:	2300      	movs	r3, #0
 800e272:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53

                    /* Symbol 7 */
                    pDataParams->bCollPend &= (uint8_t)~(uint8_t)(PHAC_DISCLOOP_POS_BIT_MASK_V);
 800e276:	687b      	ldr	r3, [r7, #4]
 800e278:	7f9b      	ldrb	r3, [r3, #30]
 800e27a:	f023 0310 	bic.w	r3, r3, #16
 800e27e:	b2da      	uxtb	r2, r3
 800e280:	687b      	ldr	r3, [r7, #4]
 800e282:	779a      	strb	r2, [r3, #30]

                    /* Symbol 8 */
                    status = phpalSli15693_Inventory(
 800e284:	687b      	ldr	r3, [r7, #4]
 800e286:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 800e288:	687b      	ldr	r3, [r7, #4]
 800e28a:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 800e28e:	f043 0304 	orr.w	r3, r3, #4
 800e292:	b2dc      	uxtb	r4, r3
 800e294:	687b      	ldr	r3, [r7, #4]
 800e296:	f893 30df 	ldrb.w	r3, [r3, #223]	@ 0xdf
 800e29a:	461a      	mov	r2, r3
 800e29c:	4613      	mov	r3, r2
 800e29e:	00db      	lsls	r3, r3, #3
 800e2a0:	4413      	add	r3, r2
 800e2a2:	33d8      	adds	r3, #216	@ 0xd8
 800e2a4:	687a      	ldr	r2, [r7, #4]
 800e2a6:	4413      	add	r3, r2
 800e2a8:	f103 020a 	add.w	r2, r3, #10
 800e2ac:	687b      	ldr	r3, [r7, #4]
 800e2ae:	f893 30df 	ldrb.w	r3, [r3, #223]	@ 0xdf
 800e2b2:	4619      	mov	r1, r3
 800e2b4:	460b      	mov	r3, r1
 800e2b6:	00db      	lsls	r3, r3, #3
 800e2b8:	440b      	add	r3, r1
 800e2ba:	33d8      	adds	r3, #216	@ 0xd8
 800e2bc:	6879      	ldr	r1, [r7, #4]
 800e2be:	440b      	add	r3, r1
 800e2c0:	330b      	adds	r3, #11
 800e2c2:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 800e2c6:	9302      	str	r3, [sp, #8]
 800e2c8:	9201      	str	r2, [sp, #4]
 800e2ca:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 800e2ce:	9300      	str	r3, [sp, #0]
 800e2d0:	460b      	mov	r3, r1
 800e2d2:	2200      	movs	r2, #0
 800e2d4:	4621      	mov	r1, r4
 800e2d6:	f00c fc6d 	bl	801abb4 <phpalSli15693_Sw_Inventory>
 800e2da:	4603      	mov	r3, r0
 800e2dc:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
                    {
                        /* Symbol 9 */
                        /* Protocol error scenario is not described in Activity Spec v2.2,
                         * but based on DTA Test case treating Protocol error similar to Timeout.
                         * */
                        if(((status & PH_ERR_MASK) == PH_ERR_IO_TIMEOUT)
 800e2e0:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800e2e4:	b2db      	uxtb	r3, r3
 800e2e6:	2b01      	cmp	r3, #1
 800e2e8:	d04f      	beq.n	800e38a <phacDiscLoop_Sw_Int_CollisionResolutionV+0x268>
                            || ((status & PH_ERR_MASK) == PH_ERR_PROTOCOL_ERROR))
 800e2ea:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800e2ee:	b2db      	uxtb	r3, r3
 800e2f0:	2b06      	cmp	r3, #6
 800e2f2:	d04a      	beq.n	800e38a <phacDiscLoop_Sw_Int_CollisionResolutionV+0x268>
                        {
                            /* Continue with next slot */
                        }
                        /* Symbol 10 */
                        else if(((status & PH_ERR_MASK) == PH_ERR_COLLISION_ERROR)
 800e2f4:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800e2f8:	b2db      	uxtb	r3, r3
 800e2fa:	2b03      	cmp	r3, #3
 800e2fc:	d004      	beq.n	800e308 <phacDiscLoop_Sw_Int_CollisionResolutionV+0x1e6>
                                || ((status & PH_ERR_MASK) == PH_ERR_INTEGRITY_ERROR))
 800e2fe:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800e302:	b2db      	uxtb	r3, r3
 800e304:	2b02      	cmp	r3, #2
 800e306:	d11f      	bne.n	800e348 <phacDiscLoop_Sw_Int_CollisionResolutionV+0x226>
                        {
                            /* Symbol 16 */
                            pDataParams->bCollPend |= PHAC_DISCLOOP_POS_BIT_MASK_V;
 800e308:	687b      	ldr	r3, [r7, #4]
 800e30a:	7f9b      	ldrb	r3, [r3, #30]
 800e30c:	f043 0310 	orr.w	r3, r3, #16
 800e310:	b2da      	uxtb	r2, r3
 800e312:	687b      	ldr	r3, [r7, #4]
 800e314:	779a      	strb	r2, [r3, #30]
                            wCollisionLogReg[bLevel] |= ((uint16_t) 1U )<< bSlot;
 800e316:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800e31a:	005b      	lsls	r3, r3, #1
 800e31c:	3358      	adds	r3, #88	@ 0x58
 800e31e:	443b      	add	r3, r7
 800e320:	f833 3c4c 	ldrh.w	r3, [r3, #-76]
 800e324:	b21a      	sxth	r2, r3
 800e326:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800e32a:	2101      	movs	r1, #1
 800e32c:	fa01 f303 	lsl.w	r3, r1, r3
 800e330:	b21b      	sxth	r3, r3
 800e332:	4313      	orrs	r3, r2
 800e334:	b21a      	sxth	r2, r3
 800e336:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800e33a:	b292      	uxth	r2, r2
 800e33c:	005b      	lsls	r3, r3, #1
 800e33e:	3358      	adds	r3, #88	@ 0x58
 800e340:	443b      	add	r3, r7
 800e342:	f823 2c4c 	strh.w	r2, [r3, #-76]
 800e346:	e020      	b.n	800e38a <phacDiscLoop_Sw_Int_CollisionResolutionV+0x268>
                        }
                        else if((status & PH_ERR_MASK) == PH_ERR_SUCCESS)
 800e348:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800e34c:	b2db      	uxtb	r3, r3
 800e34e:	2b00      	cmp	r3, #0
 800e350:	d118      	bne.n	800e384 <phacDiscLoop_Sw_Int_CollisionResolutionV+0x262>
                        {
                            /* Symbol 11 */
                            pDataParams->sTypeVTargetInfo.bTotalTagsFound++;
 800e352:	687b      	ldr	r3, [r7, #4]
 800e354:	f893 30df 	ldrb.w	r3, [r3, #223]	@ 0xdf
 800e358:	3301      	adds	r3, #1
 800e35a:	b2da      	uxtb	r2, r3
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	f883 20df 	strb.w	r2, [r3, #223]	@ 0xdf
                            pDataParams->bNumOfCards++;
 800e362:	687b      	ldr	r3, [r7, #4]
 800e364:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 800e368:	3301      	adds	r3, #1
 800e36a:	b2da      	uxtb	r2, r3
 800e36c:	687b      	ldr	r3, [r7, #4]
 800e36e:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

                            /* Symbol 12 */
                            if(pDataParams->sTypeVTargetInfo.bTotalTagsFound >= pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_V])
 800e372:	687b      	ldr	r3, [r7, #4]
 800e374:	f893 20df 	ldrb.w	r2, [r3, #223]	@ 0xdf
 800e378:	687b      	ldr	r3, [r7, #4]
 800e37a:	7b9b      	ldrb	r3, [r3, #14]
 800e37c:	429a      	cmp	r2, r3
 800e37e:	d304      	bcc.n	800e38a <phacDiscLoop_Sw_Int_CollisionResolutionV+0x268>
                            {
                                return PH_ERR_SUCCESS;
 800e380:	2300      	movs	r3, #0
 800e382:	e1d2      	b.n	800e72a <phacDiscLoop_Sw_Int_CollisionResolutionV+0x608>
                            }
                        }
                        else
                        {
                            /* For all other error types, return error */
                            return status;
 800e384:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800e388:	e1cf      	b.n	800e72a <phacDiscLoop_Sw_Int_CollisionResolutionV+0x608>
                        }

                        /* Symbol 13, 14U */
                        if(++bSlot == 16U)
 800e38a:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800e38e:	3301      	adds	r3, #1
 800e390:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 800e394:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800e398:	2b10      	cmp	r3, #16
 800e39a:	d102      	bne.n	800e3a2 <phacDiscLoop_Sw_Int_CollisionResolutionV+0x280>
                        {
                            bNextSlot = 0;
 800e39c:	2300      	movs	r3, #0
 800e39e:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
                        }

                        if(0U != (bNextSlot))
 800e3a2:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 800e3a6:	2b00      	cmp	r3, #0
 800e3a8:	d032      	beq.n	800e410 <phacDiscLoop_Sw_Int_CollisionResolutionV+0x2ee>
                        {
                            /* Symbol 15 */
                            status = phpalSli15693_SendEof(
 800e3aa:	687b      	ldr	r3, [r7, #4]
 800e3ac:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 800e3ae:	687b      	ldr	r3, [r7, #4]
 800e3b0:	f893 30df 	ldrb.w	r3, [r3, #223]	@ 0xdf
 800e3b4:	461a      	mov	r2, r3
 800e3b6:	4613      	mov	r3, r2
 800e3b8:	00db      	lsls	r3, r3, #3
 800e3ba:	4413      	add	r3, r2
 800e3bc:	33d8      	adds	r3, #216	@ 0xd8
 800e3be:	687a      	ldr	r2, [r7, #4]
 800e3c0:	4413      	add	r3, r2
 800e3c2:	f103 010a 	add.w	r1, r3, #10
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	f893 30df 	ldrb.w	r3, [r3, #223]	@ 0xdf
 800e3cc:	461a      	mov	r2, r3
 800e3ce:	4613      	mov	r3, r2
 800e3d0:	00db      	lsls	r3, r3, #3
 800e3d2:	4413      	add	r3, r2
 800e3d4:	33d8      	adds	r3, #216	@ 0xd8
 800e3d6:	687a      	ldr	r2, [r7, #4]
 800e3d8:	4413      	add	r3, r2
 800e3da:	f103 020b 	add.w	r2, r3, #11
 800e3de:	f107 033e 	add.w	r3, r7, #62	@ 0x3e
 800e3e2:	9302      	str	r3, [sp, #8]
 800e3e4:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800e3e8:	9301      	str	r3, [sp, #4]
 800e3ea:	f107 0343 	add.w	r3, r7, #67	@ 0x43
 800e3ee:	9300      	str	r3, [sp, #0]
 800e3f0:	4613      	mov	r3, r2
 800e3f2:	460a      	mov	r2, r1
 800e3f4:	2100      	movs	r1, #0
 800e3f6:	f00c fc07 	bl	801ac08 <phpalSli15693_Sw_SendEof>
 800e3fa:	4603      	mov	r3, r0
 800e3fc:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
                                    pDataParams->sTypeVTargetInfo.aTypeV[pDataParams->sTypeVTargetInfo.bTotalTagsFound].aUid,
                                    &bUidLengthDummy,
                                    bDataDummy,
                                    &wDataLengthDummy);
                            /* Return if status is aborted. */
                            PH_CHECK_ABORT(status);
 800e400:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800e404:	b2db      	uxtb	r3, r3
 800e406:	2b12      	cmp	r3, #18
 800e408:	d102      	bne.n	800e410 <phacDiscLoop_Sw_Int_CollisionResolutionV+0x2ee>
 800e40a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800e40e:	e18c      	b.n	800e72a <phacDiscLoop_Sw_Int_CollisionResolutionV+0x608>
                        }
                    }
                    while(0U != bNextSlot);
 800e410:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 800e414:	2b00      	cmp	r3, #0
 800e416:	f47f af63 	bne.w	800e2e0 <phacDiscLoop_Sw_Int_CollisionResolutionV+0x1be>
                    bNextSlot = 1;
 800e41a:	2301      	movs	r3, #1
 800e41c:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54

                    do
                    {
                        bRepeat = 0;
 800e420:	2300      	movs	r3, #0
 800e422:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
                        if (0U != (wCollisionLogReg[bLevel]))
 800e426:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800e42a:	005b      	lsls	r3, r3, #1
 800e42c:	3358      	adds	r3, #88	@ 0x58
 800e42e:	443b      	add	r3, r7
 800e430:	f833 3c4c 	ldrh.w	r3, [r3, #-76]
 800e434:	2b00      	cmp	r3, #0
 800e436:	f000 8120 	beq.w	800e67a <phacDiscLoop_Sw_Int_CollisionResolutionV+0x558>
                        {
                            for (bSlotCount = bCount[bLevel]; bSlotCount < 16U; bSlotCount++)
 800e43a:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800e43e:	3358      	adds	r3, #88	@ 0x58
 800e440:	443b      	add	r3, r7
 800e442:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800e446:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
 800e44a:	e110      	b.n	800e66e <phacDiscLoop_Sw_Int_CollisionResolutionV+0x54c>
                            {
                                if (0U != (wCollisionLogReg[bLevel] & ((uint16_t)1U << bSlotCount)))
 800e44c:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800e450:	005b      	lsls	r3, r3, #1
 800e452:	3358      	adds	r3, #88	@ 0x58
 800e454:	443b      	add	r3, r7
 800e456:	f833 3c4c 	ldrh.w	r3, [r3, #-76]
 800e45a:	461a      	mov	r2, r3
 800e45c:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800e460:	fa42 f303 	asr.w	r3, r2, r3
 800e464:	f003 0301 	and.w	r3, r3, #1
 800e468:	2b00      	cmp	r3, #0
 800e46a:	f000 80c8 	beq.w	800e5fe <phacDiscLoop_Sw_Int_CollisionResolutionV+0x4dc>
                                {
                                    /* Get bit-length of last valid byte */
                                    bUidLengthDummy = bMaskBitLength % (uint8_t)8U;
 800e46e:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 800e472:	f003 0307 	and.w	r3, r3, #7
 800e476:	b2db      	uxtb	r3, r3
 800e478:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

                                    /* Whole byte is valid -> append slot number to next byte */
                                    if (bUidLengthDummy == 0U)
 800e47c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800e480:	2b00      	cmp	r3, #0
 800e482:	d10a      	bne.n	800e49a <phacDiscLoop_Sw_Int_CollisionResolutionV+0x378>
                                    {
                                        aMaskBuffer[bMaskBitLength >> 3U] = bSlotCount;
 800e484:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 800e488:	08db      	lsrs	r3, r3, #3
 800e48a:	b2db      	uxtb	r3, r3
 800e48c:	3358      	adds	r3, #88	@ 0x58
 800e48e:	443b      	add	r3, r7
 800e490:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 800e494:	f803 2c14 	strb.w	r2, [r3, #-20]
 800e498:	e047      	b.n	800e52a <phacDiscLoop_Sw_Int_CollisionResolutionV+0x408>
                                    }
                                    /* Partial byte is valid */
                                    else
                                    {
                                        /* Fill the invalid bits of the incomplete byte with the 4 bits slot number */
                                        aMaskBuffer[bMaskBitLength >> (uint8_t)3U] &= (uint8_t)((uint8_t)0xFF >> ((uint8_t)8U  - bUidLengthDummy));
 800e49a:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 800e49e:	08db      	lsrs	r3, r3, #3
 800e4a0:	b2db      	uxtb	r3, r3
 800e4a2:	3358      	adds	r3, #88	@ 0x58
 800e4a4:	443b      	add	r3, r7
 800e4a6:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 800e4aa:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800e4ae:	f1c3 0308 	rsb	r3, r3, #8
 800e4b2:	21ff      	movs	r1, #255	@ 0xff
 800e4b4:	fa41 f303 	asr.w	r3, r1, r3
 800e4b8:	b2db      	uxtb	r3, r3
 800e4ba:	f897 1055 	ldrb.w	r1, [r7, #85]	@ 0x55
 800e4be:	08c9      	lsrs	r1, r1, #3
 800e4c0:	b2c9      	uxtb	r1, r1
 800e4c2:	4013      	ands	r3, r2
 800e4c4:	b2da      	uxtb	r2, r3
 800e4c6:	f101 0358 	add.w	r3, r1, #88	@ 0x58
 800e4ca:	443b      	add	r3, r7
 800e4cc:	f803 2c14 	strb.w	r2, [r3, #-20]
                                        aMaskBuffer[bMaskBitLength >> (uint8_t)3U] |= (uint8_t)(bSlotCount << bUidLengthDummy);
 800e4d0:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 800e4d4:	08db      	lsrs	r3, r3, #3
 800e4d6:	b2db      	uxtb	r3, r3
 800e4d8:	3358      	adds	r3, #88	@ 0x58
 800e4da:	443b      	add	r3, r7
 800e4dc:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 800e4e0:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800e4e4:	f897 1043 	ldrb.w	r1, [r7, #67]	@ 0x43
 800e4e8:	408b      	lsls	r3, r1
 800e4ea:	b2db      	uxtb	r3, r3
 800e4ec:	f897 1055 	ldrb.w	r1, [r7, #85]	@ 0x55
 800e4f0:	08c9      	lsrs	r1, r1, #3
 800e4f2:	b2c9      	uxtb	r1, r1
 800e4f4:	4313      	orrs	r3, r2
 800e4f6:	b2da      	uxtb	r2, r3
 800e4f8:	f101 0358 	add.w	r3, r1, #88	@ 0x58
 800e4fc:	443b      	add	r3, r7
 800e4fe:	f803 2c14 	strb.w	r2, [r3, #-20]

                                        /* If not all 4 bits of the Slot number fit in the incomplete byte, put the rest in the next byte */
                                        if (bUidLengthDummy > 4U)
 800e502:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800e506:	2b04      	cmp	r3, #4
 800e508:	d90f      	bls.n	800e52a <phacDiscLoop_Sw_Int_CollisionResolutionV+0x408>
                                        {
                                            aMaskBuffer[(bMaskBitLength >> 3U) + 1U] = (uint8_t)(bSlotCount >> bUidLengthDummy);
 800e50a:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800e50e:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 800e512:	fa43 f202 	asr.w	r2, r3, r2
 800e516:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 800e51a:	08db      	lsrs	r3, r3, #3
 800e51c:	b2db      	uxtb	r3, r3
 800e51e:	3301      	adds	r3, #1
 800e520:	b2d2      	uxtb	r2, r2
 800e522:	3358      	adds	r3, #88	@ 0x58
 800e524:	443b      	add	r3, r7
 800e526:	f803 2c14 	strb.w	r2, [r3, #-20]
                                        }
                                    }

                                    /* Increment the bit length by the 4 bits slot number */
                                    bMaskBitLength = bMaskBitLength + 4U;
 800e52a:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 800e52e:	3304      	adds	r3, #4
 800e530:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
                                    pDataParams->bCollPend |= PHAC_DISCLOOP_POS_BIT_MASK_V;
 800e534:	687b      	ldr	r3, [r7, #4]
 800e536:	7f9b      	ldrb	r3, [r3, #30]
 800e538:	f043 0310 	orr.w	r3, r3, #16
 800e53c:	b2da      	uxtb	r2, r3
 800e53e:	687b      	ldr	r3, [r7, #4]
 800e540:	779a      	strb	r2, [r3, #30]
                                    wCollisionLogReg[bLevel] =  wCollisionLogReg[bLevel] & ~((uint16_t)1U  << bSlotCount);
 800e542:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800e546:	005b      	lsls	r3, r3, #1
 800e548:	3358      	adds	r3, #88	@ 0x58
 800e54a:	443b      	add	r3, r7
 800e54c:	f833 3c4c 	ldrh.w	r3, [r3, #-76]
 800e550:	b21a      	sxth	r2, r3
 800e552:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800e556:	2101      	movs	r1, #1
 800e558:	fa01 f303 	lsl.w	r3, r1, r3
 800e55c:	b21b      	sxth	r3, r3
 800e55e:	43db      	mvns	r3, r3
 800e560:	b21b      	sxth	r3, r3
 800e562:	4013      	ands	r3, r2
 800e564:	b21a      	sxth	r2, r3
 800e566:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800e56a:	b292      	uxth	r2, r2
 800e56c:	005b      	lsls	r3, r3, #1
 800e56e:	3358      	adds	r3, #88	@ 0x58
 800e570:	443b      	add	r3, r7
 800e572:	f823 2c4c 	strh.w	r2, [r3, #-76]

                                    if(bSlotCount == 0x0FU)
 800e576:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800e57a:	2b0f      	cmp	r3, #15
 800e57c:	d124      	bne.n	800e5c8 <phacDiscLoop_Sw_Int_CollisionResolutionV+0x4a6>
                                    {
                                        bCount[bLevel] = 0U;
 800e57e:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800e582:	3358      	adds	r3, #88	@ 0x58
 800e584:	443b      	add	r3, r7
 800e586:	2200      	movs	r2, #0
 800e588:	f803 2c2c 	strb.w	r2, [r3, #-44]
                                        wCollisionLogReg[bLevel] = 0U;
 800e58c:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800e590:	005b      	lsls	r3, r3, #1
 800e592:	3358      	adds	r3, #88	@ 0x58
 800e594:	443b      	add	r3, r7
 800e596:	2200      	movs	r2, #0
 800e598:	f823 2c4c 	strh.w	r2, [r3, #-76]
                                        if(bLevel == 0U)
 800e59c:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800e5a0:	2b00      	cmp	r3, #0
 800e5a2:	d103      	bne.n	800e5ac <phacDiscLoop_Sw_Int_CollisionResolutionV+0x48a>
                                        {
                                            bEnd = 1;
 800e5a4:	2301      	movs	r3, #1
 800e5a6:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
                                    {
                                        bCount[bLevel] = bSlotCount;
                                        bCount[bLevel]++;
                                        bLevel++;
                                    }
                                    break;
 800e5aa:	e098      	b.n	800e6de <phacDiscLoop_Sw_Int_CollisionResolutionV+0x5bc>
                                            bCount[bLevel] = bSlotCount;
 800e5ac:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800e5b0:	3358      	adds	r3, #88	@ 0x58
 800e5b2:	443b      	add	r3, r7
 800e5b4:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 800e5b8:	f803 2c2c 	strb.w	r2, [r3, #-44]
                                            bLevel++;
 800e5bc:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800e5c0:	3301      	adds	r3, #1
 800e5c2:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
                                    break;
 800e5c6:	e08a      	b.n	800e6de <phacDiscLoop_Sw_Int_CollisionResolutionV+0x5bc>
                                        bCount[bLevel] = bSlotCount;
 800e5c8:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800e5cc:	3358      	adds	r3, #88	@ 0x58
 800e5ce:	443b      	add	r3, r7
 800e5d0:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 800e5d4:	f803 2c2c 	strb.w	r2, [r3, #-44]
                                        bCount[bLevel]++;
 800e5d8:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800e5dc:	f103 0258 	add.w	r2, r3, #88	@ 0x58
 800e5e0:	443a      	add	r2, r7
 800e5e2:	f812 2c2c 	ldrb.w	r2, [r2, #-44]
 800e5e6:	3201      	adds	r2, #1
 800e5e8:	b2d2      	uxtb	r2, r2
 800e5ea:	3358      	adds	r3, #88	@ 0x58
 800e5ec:	443b      	add	r3, r7
 800e5ee:	f803 2c2c 	strb.w	r2, [r3, #-44]
                                        bLevel++;
 800e5f2:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800e5f6:	3301      	adds	r3, #1
 800e5f8:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
                                    break;
 800e5fc:	e06f      	b.n	800e6de <phacDiscLoop_Sw_Int_CollisionResolutionV+0x5bc>
                                }
                                else
                                {
                                    if(bSlotCount == 0x0FU)
 800e5fe:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800e602:	2b0f      	cmp	r3, #15
 800e604:	d12e      	bne.n	800e664 <phacDiscLoop_Sw_Int_CollisionResolutionV+0x542>
                                    {
                                        if(bLevel == 0U)
 800e606:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800e60a:	2b00      	cmp	r3, #0
 800e60c:	d10a      	bne.n	800e624 <phacDiscLoop_Sw_Int_CollisionResolutionV+0x502>
                                        {
                                            bEnd = 1;
 800e60e:	2301      	movs	r3, #1
 800e610:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
                                            pDataParams->bCollPend &= (uint8_t)~(uint8_t)(PHAC_DISCLOOP_POS_BIT_MASK_V);
 800e614:	687b      	ldr	r3, [r7, #4]
 800e616:	7f9b      	ldrb	r3, [r3, #30]
 800e618:	f023 0310 	bic.w	r3, r3, #16
 800e61c:	b2da      	uxtb	r2, r3
 800e61e:	687b      	ldr	r3, [r7, #4]
 800e620:	779a      	strb	r2, [r3, #30]
 800e622:	e01f      	b.n	800e664 <phacDiscLoop_Sw_Int_CollisionResolutionV+0x542>
                                        }
                                        else
                                        {
                                            /* Decrement the bit length by the 4 bits slot number */
                                            pDataParams->bCollPend &= (uint8_t)~(uint8_t)(PHAC_DISCLOOP_POS_BIT_MASK_V);
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	7f9b      	ldrb	r3, [r3, #30]
 800e628:	f023 0310 	bic.w	r3, r3, #16
 800e62c:	b2da      	uxtb	r2, r3
 800e62e:	687b      	ldr	r3, [r7, #4]
 800e630:	779a      	strb	r2, [r3, #30]
                                            bMaskBitLength = bMaskBitLength - 4u;
 800e632:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 800e636:	3b04      	subs	r3, #4
 800e638:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
                                            wCollisionLogReg[bLevel] = 0;
 800e63c:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800e640:	005b      	lsls	r3, r3, #1
 800e642:	3358      	adds	r3, #88	@ 0x58
 800e644:	443b      	add	r3, r7
 800e646:	2200      	movs	r2, #0
 800e648:	f823 2c4c 	strh.w	r2, [r3, #-76]
                                            bCount[bLevel] = 0;
 800e64c:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800e650:	3358      	adds	r3, #88	@ 0x58
 800e652:	443b      	add	r3, r7
 800e654:	2200      	movs	r2, #0
 800e656:	f803 2c2c 	strb.w	r2, [r3, #-44]
                                            bLevel--;
 800e65a:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800e65e:	3b01      	subs	r3, #1
 800e660:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
                            for (bSlotCount = bCount[bLevel]; bSlotCount < 16U; bSlotCount++)
 800e664:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800e668:	3301      	adds	r3, #1
 800e66a:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
 800e66e:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800e672:	2b0f      	cmp	r3, #15
 800e674:	f67f aeea 	bls.w	800e44c <phacDiscLoop_Sw_Int_CollisionResolutionV+0x32a>
 800e678:	e031      	b.n	800e6de <phacDiscLoop_Sw_Int_CollisionResolutionV+0x5bc>
                                }
                            }
                        }
                        else
                        {
                            if(bLevel == 0U)
 800e67a:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800e67e:	2b00      	cmp	r3, #0
 800e680:	d10a      	bne.n	800e698 <phacDiscLoop_Sw_Int_CollisionResolutionV+0x576>
                            {
                                pDataParams->bCollPend &= (uint8_t)~(uint8_t)(PHAC_DISCLOOP_POS_BIT_MASK_V);
 800e682:	687b      	ldr	r3, [r7, #4]
 800e684:	7f9b      	ldrb	r3, [r3, #30]
 800e686:	f023 0310 	bic.w	r3, r3, #16
 800e68a:	b2da      	uxtb	r2, r3
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	779a      	strb	r2, [r3, #30]
                                bEnd = 1;
 800e690:	2301      	movs	r3, #1
 800e692:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
 800e696:	e022      	b.n	800e6de <phacDiscLoop_Sw_Int_CollisionResolutionV+0x5bc>
                            }
                            else
                            {
                                /* Decrement the bit length by the 4 bits slot number */
                                pDataParams->bCollPend &= (uint8_t)~(uint8_t)(PHAC_DISCLOOP_POS_BIT_MASK_V);
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	7f9b      	ldrb	r3, [r3, #30]
 800e69c:	f023 0310 	bic.w	r3, r3, #16
 800e6a0:	b2da      	uxtb	r2, r3
 800e6a2:	687b      	ldr	r3, [r7, #4]
 800e6a4:	779a      	strb	r2, [r3, #30]
                                bMaskBitLength = bMaskBitLength - 4u;
 800e6a6:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 800e6aa:	3b04      	subs	r3, #4
 800e6ac:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
                                wCollisionLogReg[bLevel] = 0;
 800e6b0:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800e6b4:	005b      	lsls	r3, r3, #1
 800e6b6:	3358      	adds	r3, #88	@ 0x58
 800e6b8:	443b      	add	r3, r7
 800e6ba:	2200      	movs	r2, #0
 800e6bc:	f823 2c4c 	strh.w	r2, [r3, #-76]
                                bCount[bLevel] = 0;
 800e6c0:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800e6c4:	3358      	adds	r3, #88	@ 0x58
 800e6c6:	443b      	add	r3, r7
 800e6c8:	2200      	movs	r2, #0
 800e6ca:	f803 2c2c 	strb.w	r2, [r3, #-44]
                                bLevel--;
 800e6ce:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800e6d2:	3b01      	subs	r3, #1
 800e6d4:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
                                bRepeat = 1;
 800e6d8:	2301      	movs	r3, #1
 800e6da:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
                            }
                        }
                    }while(0U != bRepeat);
 800e6de:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800e6e2:	2b00      	cmp	r3, #0
 800e6e4:	f47f ae9c 	bne.w	800e420 <phacDiscLoop_Sw_Int_CollisionResolutionV+0x2fe>

                    /* Symbol 17 */
                    if((0U == ((pDataParams->bCollPend & PHAC_DISCLOOP_POS_BIT_MASK_V))))
 800e6e8:	687b      	ldr	r3, [r7, #4]
 800e6ea:	7f9b      	ldrb	r3, [r3, #30]
 800e6ec:	f003 0310 	and.w	r3, r3, #16
 800e6f0:	2b00      	cmp	r3, #0
 800e6f2:	d008      	beq.n	800e706 <phacDiscLoop_Sw_Int_CollisionResolutionV+0x5e4>
                while(pDataParams->sTypeVTargetInfo.bTotalTagsFound < pDataParams->baPasConDevLim[PHAC_DISCLOOP_TECH_TYPE_V])
 800e6f4:	687b      	ldr	r3, [r7, #4]
 800e6f6:	f893 20df 	ldrb.w	r2, [r3, #223]	@ 0xdf
 800e6fa:	687b      	ldr	r3, [r7, #4]
 800e6fc:	7b9b      	ldrb	r3, [r3, #14]
 800e6fe:	429a      	cmp	r2, r3
 800e700:	f4ff adb6 	bcc.w	800e270 <phacDiscLoop_Sw_Int_CollisionResolutionV+0x14e>
 800e704:	e000      	b.n	800e708 <phacDiscLoop_Sw_Int_CollisionResolutionV+0x5e6>
                    {
                        break;
 800e706:	bf00      	nop
                    }
                }
            }while(0U == bEnd);
 800e708:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 800e70c:	2b00      	cmp	r3, #0
 800e70e:	d0f1      	beq.n	800e6f4 <phacDiscLoop_Sw_Int_CollisionResolutionV+0x5d2>
        else if(((status & PH_ERR_MASK) == PH_ERR_COLLISION_ERROR)
 800e710:	e002      	b.n	800e718 <phacDiscLoop_Sw_Int_CollisionResolutionV+0x5f6>
        }
        else
        {
            /* For all other error types, return error */
            return status;
 800e712:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800e716:	e008      	b.n	800e72a <phacDiscLoop_Sw_Int_CollisionResolutionV+0x608>
        }
    }

    if(0U != (pDataParams->sTypeVTargetInfo.bTotalTagsFound))
 800e718:	687b      	ldr	r3, [r7, #4]
 800e71a:	f893 30df 	ldrb.w	r3, [r3, #223]	@ 0xdf
 800e71e:	2b00      	cmp	r3, #0
 800e720:	d001      	beq.n	800e726 <phacDiscLoop_Sw_Int_CollisionResolutionV+0x604>
    {
        return PH_ERR_SUCCESS;
 800e722:	2300      	movs	r3, #0
 800e724:	e001      	b.n	800e72a <phacDiscLoop_Sw_Int_CollisionResolutionV+0x608>
    }

    return PH_ADD_COMPCODE_FIXED(PHAC_DISCLOOP_NO_DEVICE_RESOLVED, PH_COMP_AC_DISCLOOP);
 800e726:	f244 0385 	movw	r3, #16517	@ 0x4085
#else
    return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_COMMAND, PH_COMP_AC_DISCLOOP);
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEV_TAGS */
}
 800e72a:	4618      	mov	r0, r3
 800e72c:	375c      	adds	r7, #92	@ 0x5c
 800e72e:	46bd      	mov	sp, r7
 800e730:	bd90      	pop	{r4, r7, pc}

0800e732 <phacDiscLoop_Sw_Int_ActivateV>:

phStatus_t phacDiscLoop_Sw_Int_ActivateV(
        phacDiscLoop_Sw_DataParams_t * pDataParams,
        uint8_t bTypeVTagIdx
)
{
 800e732:	b580      	push	{r7, lr}
 800e734:	b084      	sub	sp, #16
 800e736:	af00      	add	r7, sp, #0
 800e738:	6078      	str	r0, [r7, #4]
 800e73a:	460b      	mov	r3, r1
 800e73c:	70fb      	strb	r3, [r7, #3]
#ifdef NXPBUILD__PHAC_DISCLOOP_TYPEV_TAGS
    phStatus_t PH_MEMLOC_REM status = PH_ERR_INTERNAL_ERROR;
 800e73e:	237f      	movs	r3, #127	@ 0x7f
 800e740:	81fb      	strh	r3, [r7, #14]

    if ((bTypeVTagIdx >= pDataParams->sTypeVTargetInfo.bTotalTagsFound) || ( bTypeVTagIdx >= PHAC_DISCLOOP_CFG_MAX_VICINITY_CARDS_SUPPORTED ))
 800e742:	687b      	ldr	r3, [r7, #4]
 800e744:	f893 30df 	ldrb.w	r3, [r3, #223]	@ 0xdf
 800e748:	78fa      	ldrb	r2, [r7, #3]
 800e74a:	429a      	cmp	r2, r3
 800e74c:	d202      	bcs.n	800e754 <phacDiscLoop_Sw_Int_ActivateV+0x22>
 800e74e:	78fb      	ldrb	r3, [r7, #3]
 800e750:	2b00      	cmp	r3, #0
 800e752:	d002      	beq.n	800e75a <phacDiscLoop_Sw_Int_ActivateV+0x28>
    {
        /* Out of range */
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_AC_DISCLOOP);
 800e754:	f244 0321 	movw	r3, #16417	@ 0x4021
 800e758:	e026      	b.n	800e7a8 <phacDiscLoop_Sw_Int_ActivateV+0x76>
    }

    /* Set the UID to be selected and the UID length into PAL */
    PH_CHECK_SUCCESS_FCT(status, phpalSli15693_SetSerialNo(
 800e75a:	687b      	ldr	r3, [r7, #4]
 800e75c:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 800e75e:	78fa      	ldrb	r2, [r7, #3]
 800e760:	4613      	mov	r3, r2
 800e762:	00db      	lsls	r3, r3, #3
 800e764:	4413      	add	r3, r2
 800e766:	33d8      	adds	r3, #216	@ 0xd8
 800e768:	687a      	ldr	r2, [r7, #4]
 800e76a:	4413      	add	r3, r2
 800e76c:	330b      	adds	r3, #11
 800e76e:	2208      	movs	r2, #8
 800e770:	4619      	mov	r1, r3
 800e772:	f00c fd89 	bl	801b288 <phpalSli15693_Sw_SetSerialNo>
 800e776:	4603      	mov	r3, r0
 800e778:	81fb      	strh	r3, [r7, #14]
 800e77a:	89fb      	ldrh	r3, [r7, #14]
 800e77c:	2b00      	cmp	r3, #0
 800e77e:	d001      	beq.n	800e784 <phacDiscLoop_Sw_Int_ActivateV+0x52>
 800e780:	89fb      	ldrh	r3, [r7, #14]
 800e782:	e011      	b.n	800e7a8 <phacDiscLoop_Sw_Int_ActivateV+0x76>
            pDataParams->pPalSli15693DataParams,
            pDataParams->sTypeVTargetInfo.aTypeV[bTypeVTagIdx].aUid,
            PHPAL_SLI15693_UID_LENGTH));

    /* Skip Select command as per Activity specification v2.2, section 9.4.7.1 Symbol 0 */
    if (pDataParams->sTypeVTargetInfo.bMode == PHPAL_SLI15693_FLAG_SELECTED)
 800e784:	687b      	ldr	r3, [r7, #4]
 800e786:	f893 30e1 	ldrb.w	r3, [r3, #225]	@ 0xe1
 800e78a:	2b10      	cmp	r3, #16
 800e78c:	d10b      	bne.n	800e7a6 <phacDiscLoop_Sw_Int_ActivateV+0x74>
    {
        /* Move the tag to selected state */
        PH_CHECK_SUCCESS_FCT(status, phpalSli15693_Select(pDataParams->pPalSli15693DataParams));
 800e78e:	687b      	ldr	r3, [r7, #4]
 800e790:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e792:	4618      	mov	r0, r3
 800e794:	f00c fc10 	bl	801afb8 <phpalSli15693_Sw_Select>
 800e798:	4603      	mov	r3, r0
 800e79a:	81fb      	strh	r3, [r7, #14]
 800e79c:	89fb      	ldrh	r3, [r7, #14]
 800e79e:	2b00      	cmp	r3, #0
 800e7a0:	d001      	beq.n	800e7a6 <phacDiscLoop_Sw_Int_ActivateV+0x74>
 800e7a2:	89fb      	ldrh	r3, [r7, #14]
 800e7a4:	e000      	b.n	800e7a8 <phacDiscLoop_Sw_Int_ActivateV+0x76>
    }

    return PH_ERR_SUCCESS;
 800e7a6:	2300      	movs	r3, #0
#else
    return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_COMMAND, PH_COMP_AC_DISCLOOP);
#endif /* NXPBUILD__PHAC_DISCLOOP_TYPEV_TAGS */
}
 800e7a8:	4618      	mov	r0, r3
 800e7aa:	3710      	adds	r7, #16
 800e7ac:	46bd      	mov	sp, r7
 800e7ae:	bd80      	pop	{r7, pc}

0800e7b0 <phalFelica_Sw_Init>:
phStatus_t phalFelica_Sw_Init(
                              phalFelica_Sw_DataParams_t * pDataParams,
                              uint16_t wSizeOfDataParams,
                              void * pPalFelica_DataParams
                              )
{
 800e7b0:	b480      	push	{r7}
 800e7b2:	b085      	sub	sp, #20
 800e7b4:	af00      	add	r7, sp, #0
 800e7b6:	60f8      	str	r0, [r7, #12]
 800e7b8:	460b      	mov	r3, r1
 800e7ba:	607a      	str	r2, [r7, #4]
 800e7bc:	817b      	strh	r3, [r7, #10]
    /* parameter structure length check */
    if (sizeof(phalFelica_Sw_DataParams_t) != wSizeOfDataParams)
 800e7be:	897b      	ldrh	r3, [r7, #10]
 800e7c0:	2b0c      	cmp	r3, #12
 800e7c2:	d002      	beq.n	800e7ca <phalFelica_Sw_Init+0x1a>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_AL_FELICA);
 800e7c4:	f44f 53a1 	mov.w	r3, #5152	@ 0x1420
 800e7c8:	e014      	b.n	800e7f4 <phalFelica_Sw_Init+0x44>
    }
    PH_ASSERT_NULL (pDataParams);
 800e7ca:	68fb      	ldr	r3, [r7, #12]
 800e7cc:	2b00      	cmp	r3, #0
 800e7ce:	d101      	bne.n	800e7d4 <phalFelica_Sw_Init+0x24>
 800e7d0:	2321      	movs	r3, #33	@ 0x21
 800e7d2:	e00f      	b.n	800e7f4 <phalFelica_Sw_Init+0x44>
    PH_ASSERT_NULL (pPalFelica_DataParams);
 800e7d4:	687b      	ldr	r3, [r7, #4]
 800e7d6:	2b00      	cmp	r3, #0
 800e7d8:	d101      	bne.n	800e7de <phalFelica_Sw_Init+0x2e>
 800e7da:	2321      	movs	r3, #33	@ 0x21
 800e7dc:	e00a      	b.n	800e7f4 <phalFelica_Sw_Init+0x44>

    /* init private data */
    pDataParams->wId                    = PH_COMP_AL_FELICA | PHAL_FELICA_SW_ID;
 800e7de:	68fb      	ldr	r3, [r7, #12]
 800e7e0:	f241 4201 	movw	r2, #5121	@ 0x1401
 800e7e4:	801a      	strh	r2, [r3, #0]
    pDataParams->pPalFelicaDataParams   = pPalFelica_DataParams;
 800e7e6:	68fb      	ldr	r3, [r7, #12]
 800e7e8:	687a      	ldr	r2, [r7, #4]
 800e7ea:	605a      	str	r2, [r3, #4]
    pDataParams->wAdditionalInfo        = 0x0000;
 800e7ec:	68fb      	ldr	r3, [r7, #12]
 800e7ee:	2200      	movs	r2, #0
 800e7f0:	811a      	strh	r2, [r3, #8]

    return PH_ERR_SUCCESS;
 800e7f2:	2300      	movs	r3, #0
}
 800e7f4:	4618      	mov	r0, r3
 800e7f6:	3714      	adds	r7, #20
 800e7f8:	46bd      	mov	sp, r7
 800e7fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7fe:	4770      	bx	lr

0800e800 <phalI18000p3m3_Sw_Init>:
phStatus_t phalI18000p3m3_Sw_Init(
                                  phalI18000p3m3_Sw_DataParams_t * pDataParams,
                                  uint16_t wSizeOfDataParams,
                                  void * pPalI18000p3m3DataParams
                                  )
{
 800e800:	b480      	push	{r7}
 800e802:	b085      	sub	sp, #20
 800e804:	af00      	add	r7, sp, #0
 800e806:	60f8      	str	r0, [r7, #12]
 800e808:	460b      	mov	r3, r1
 800e80a:	607a      	str	r2, [r7, #4]
 800e80c:	817b      	strh	r3, [r7, #10]
    if (sizeof(phalI18000p3m3_Sw_DataParams_t) != wSizeOfDataParams)
 800e80e:	897b      	ldrh	r3, [r7, #10]
 800e810:	2b0c      	cmp	r3, #12
 800e812:	d002      	beq.n	800e81a <phalI18000p3m3_Sw_Init+0x1a>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_AL_I18000P3M3);
 800e814:	f44f 53c1 	mov.w	r3, #6176	@ 0x1820
 800e818:	e01a      	b.n	800e850 <phalI18000p3m3_Sw_Init+0x50>
    }
    PH_ASSERT_NULL (pDataParams);
 800e81a:	68fb      	ldr	r3, [r7, #12]
 800e81c:	2b00      	cmp	r3, #0
 800e81e:	d101      	bne.n	800e824 <phalI18000p3m3_Sw_Init+0x24>
 800e820:	2321      	movs	r3, #33	@ 0x21
 800e822:	e015      	b.n	800e850 <phalI18000p3m3_Sw_Init+0x50>
    PH_ASSERT_NULL (pPalI18000p3m3DataParams);
 800e824:	687b      	ldr	r3, [r7, #4]
 800e826:	2b00      	cmp	r3, #0
 800e828:	d101      	bne.n	800e82e <phalI18000p3m3_Sw_Init+0x2e>
 800e82a:	2321      	movs	r3, #33	@ 0x21
 800e82c:	e010      	b.n	800e850 <phalI18000p3m3_Sw_Init+0x50>

    pDataParams->wId                        = PH_COMP_AL_I18000P3M3 | PHAL_I18000P3M3_SW_ID;
 800e82e:	68fb      	ldr	r3, [r7, #12]
 800e830:	f641 0201 	movw	r2, #6145	@ 0x1801
 800e834:	801a      	strh	r2, [r3, #0]
    pDataParams->pPalI18000p3m3DataParams   = pPalI18000p3m3DataParams;
 800e836:	68fb      	ldr	r3, [r7, #12]
 800e838:	687a      	ldr	r2, [r7, #4]
 800e83a:	605a      	str	r2, [r3, #4]
    pDataParams->bHandleValid               = PH_OFF;
 800e83c:	68fb      	ldr	r3, [r7, #12]
 800e83e:	2200      	movs	r2, #0
 800e840:	729a      	strb	r2, [r3, #10]
    pDataParams->abHandle[0]                = PH_OFF;
 800e842:	68fb      	ldr	r3, [r7, #12]
 800e844:	2200      	movs	r2, #0
 800e846:	721a      	strb	r2, [r3, #8]
    pDataParams->abHandle[1]                = PH_OFF;
 800e848:	68fb      	ldr	r3, [r7, #12]
 800e84a:	2200      	movs	r2, #0
 800e84c:	725a      	strb	r2, [r3, #9]

    return PH_ERR_SUCCESS;
 800e84e:	2300      	movs	r3, #0
}
 800e850:	4618      	mov	r0, r3
 800e852:	3714      	adds	r7, #20
 800e854:	46bd      	mov	sp, r7
 800e856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e85a:	4770      	bx	lr

0800e85c <phalI18000p3m3_Sw_SetHandle>:

phStatus_t phalI18000p3m3_Sw_SetHandle(
                                       phalI18000p3m3_Sw_DataParams_t * pDataParams,
                                       uint8_t* pHandle
                                       )
{
 800e85c:	b480      	push	{r7}
 800e85e:	b083      	sub	sp, #12
 800e860:	af00      	add	r7, sp, #0
 800e862:	6078      	str	r0, [r7, #4]
 800e864:	6039      	str	r1, [r7, #0]
    (void)memcpy(pDataParams->abHandle, pHandle, 2);
 800e866:	687b      	ldr	r3, [r7, #4]
 800e868:	3308      	adds	r3, #8
 800e86a:	683a      	ldr	r2, [r7, #0]
 800e86c:	8812      	ldrh	r2, [r2, #0]
 800e86e:	b292      	uxth	r2, r2
 800e870:	801a      	strh	r2, [r3, #0]
    pDataParams->bHandleValid = PH_ON;
 800e872:	687b      	ldr	r3, [r7, #4]
 800e874:	2201      	movs	r2, #1
 800e876:	729a      	strb	r2, [r3, #10]
    return PH_ERR_SUCCESS;
 800e878:	2300      	movs	r3, #0
}
 800e87a:	4618      	mov	r0, r3
 800e87c:	370c      	adds	r7, #12
 800e87e:	46bd      	mov	sp, r7
 800e880:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e884:	4770      	bx	lr

0800e886 <phalICode_Sw_Init>:
 *          PH_ERR_SUCCESS for successfull operation.
 *          Other Depending on implementation and underlaying component.
 */
phStatus_t phalICode_Sw_Init(phalICode_Sw_DataParams_t * pDataParams, uint16_t wSizeOfDataParams, void * pPalSli15693DataParams, void * pCryptoDataParams,
        void * pCryptoRngDataParams, void * pKeyStoreDataParams)
{
 800e886:	b580      	push	{r7, lr}
 800e888:	b084      	sub	sp, #16
 800e88a:	af00      	add	r7, sp, #0
 800e88c:	60f8      	str	r0, [r7, #12]
 800e88e:	607a      	str	r2, [r7, #4]
 800e890:	603b      	str	r3, [r7, #0]
 800e892:	460b      	mov	r3, r1
 800e894:	817b      	strh	r3, [r7, #10]
    /* Validate the parameters. */
    PH_ASSERT_NULL_DATA_PARAM(pDataParams, PH_COMP_AL_ICODE);
 800e896:	68fb      	ldr	r3, [r7, #12]
 800e898:	2b00      	cmp	r3, #0
 800e89a:	d102      	bne.n	800e8a2 <phalICode_Sw_Init+0x1c>
 800e89c:	f44f 53a9 	mov.w	r3, #5408	@ 0x1520
 800e8a0:	e026      	b.n	800e8f0 <phalICode_Sw_Init+0x6a>
    PH_ASSERT_NULL_PARAM(pPalSli15693DataParams, PH_COMP_AL_ICODE);
 800e8a2:	687b      	ldr	r3, [r7, #4]
 800e8a4:	2b00      	cmp	r3, #0
 800e8a6:	d102      	bne.n	800e8ae <phalICode_Sw_Init+0x28>
 800e8a8:	f241 5321 	movw	r3, #5409	@ 0x1521
 800e8ac:	e020      	b.n	800e8f0 <phalICode_Sw_Init+0x6a>

    /* Check the size. */
    if (sizeof(phalICode_Sw_DataParams_t) != wSizeOfDataParams)
 800e8ae:	897b      	ldrh	r3, [r7, #10]
 800e8b0:	2b20      	cmp	r3, #32
 800e8b2:	d002      	beq.n	800e8ba <phalICode_Sw_Init+0x34>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_AL_ICODE);
 800e8b4:	f44f 53a9 	mov.w	r3, #5408	@ 0x1520
 800e8b8:	e01a      	b.n	800e8f0 <phalICode_Sw_Init+0x6a>
    }

    /* Initialize the structure members. */
    pDataParams->wId                    = PH_COMP_AL_ICODE | PHAL_ICODE_SW_ID;
 800e8ba:	68fb      	ldr	r3, [r7, #12]
 800e8bc:	f241 5201 	movw	r2, #5377	@ 0x1501
 800e8c0:	801a      	strh	r2, [r3, #0]
    pDataParams->pPalSli15693DataParams = pPalSli15693DataParams;
 800e8c2:	68fb      	ldr	r3, [r7, #12]
 800e8c4:	687a      	ldr	r2, [r7, #4]
 800e8c6:	605a      	str	r2, [r3, #4]
    pDataParams->pCryptoDataParams      = pCryptoDataParams;
 800e8c8:	68fb      	ldr	r3, [r7, #12]
 800e8ca:	683a      	ldr	r2, [r7, #0]
 800e8cc:	609a      	str	r2, [r3, #8]
    pDataParams->pCryptoRngDataParams   = pCryptoRngDataParams;
 800e8ce:	68fb      	ldr	r3, [r7, #12]
 800e8d0:	69ba      	ldr	r2, [r7, #24]
 800e8d2:	60da      	str	r2, [r3, #12]
    pDataParams->pKeyStoreDataParams    = pKeyStoreDataParams;
 800e8d4:	68fb      	ldr	r3, [r7, #12]
 800e8d6:	69fa      	ldr	r2, [r7, #28]
 800e8d8:	611a      	str	r2, [r3, #16]
    pDataParams->bBuffering             = PH_ON;
 800e8da:	68fb      	ldr	r3, [r7, #12]
 800e8dc:	2201      	movs	r2, #1
 800e8de:	779a      	strb	r2, [r3, #30]

    /* Reset the random number buffer. */
    (void)memset(pDataParams->aRnd_Challenge, 0x00, PHAL_ICODE_RANDOM_NUMBER_SIZE);
 800e8e0:	68fb      	ldr	r3, [r7, #12]
 800e8e2:	3314      	adds	r3, #20
 800e8e4:	220a      	movs	r2, #10
 800e8e6:	2100      	movs	r1, #0
 800e8e8:	4618      	mov	r0, r3
 800e8ea:	f013 fea3 	bl	8022634 <memset>

    return PH_ERR_SUCCESS;
 800e8ee:	2300      	movs	r3, #0
}
 800e8f0:	4618      	mov	r0, r3
 800e8f2:	3710      	adds	r7, #16
 800e8f4:	46bd      	mov	sp, r7
 800e8f6:	bd80      	pop	{r7, pc}

0800e8f8 <phalMfNtag42XDna_Sw_Init>:
/* VC keys are invalid after 0x23. */
 #define IS_INVALID_VC_KEY(keyNo)	(((keyNo) & 0x7FU) > 0x23U)

phStatus_t phalMfNtag42XDna_Sw_Init(phalMfNtag42XDna_Sw_DataParams_t * pDataParams, uint16_t wSizeOfDataParams, void * pPalMifareDataParams,
    void * pKeyStoreDataParams, void * pCryptoDataParamsEnc, void * pCryptoDataParamsMac, void * pCryptoRngDataParams, void * pHalDataParams)
{
 800e8f8:	b580      	push	{r7, lr}
 800e8fa:	b084      	sub	sp, #16
 800e8fc:	af00      	add	r7, sp, #0
 800e8fe:	60f8      	str	r0, [r7, #12]
 800e900:	607a      	str	r2, [r7, #4]
 800e902:	603b      	str	r3, [r7, #0]
 800e904:	460b      	mov	r3, r1
 800e906:	817b      	strh	r3, [r7, #10]
    /* data param check */
    if (sizeof(phalMfNtag42XDna_Sw_DataParams_t) != wSizeOfDataParams)
 800e908:	897b      	ldrh	r3, [r7, #10]
 800e90a:	2ba8      	cmp	r3, #168	@ 0xa8
 800e90c:	d002      	beq.n	800e914 <phalMfNtag42XDna_Sw_Init+0x1c>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_AL_MFNTAG42XDNA);
 800e90e:	f242 6320 	movw	r3, #9760	@ 0x2620
 800e912:	e0a1      	b.n	800ea58 <phalMfNtag42XDna_Sw_Init+0x160>
    }

    PH_ASSERT_NULL_DATA_PARAM(pDataParams,PH_COMP_AL_MFNTAG42XDNA);
 800e914:	68fb      	ldr	r3, [r7, #12]
 800e916:	2b00      	cmp	r3, #0
 800e918:	d102      	bne.n	800e920 <phalMfNtag42XDna_Sw_Init+0x28>
 800e91a:	f242 6320 	movw	r3, #9760	@ 0x2620
 800e91e:	e09b      	b.n	800ea58 <phalMfNtag42XDna_Sw_Init+0x160>
    PH_ASSERT_NULL_PARAM (pPalMifareDataParams,PH_COMP_AL_MFNTAG42XDNA);
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	2b00      	cmp	r3, #0
 800e924:	d102      	bne.n	800e92c <phalMfNtag42XDna_Sw_Init+0x34>
 800e926:	f242 6321 	movw	r3, #9761	@ 0x2621
 800e92a:	e095      	b.n	800ea58 <phalMfNtag42XDna_Sw_Init+0x160>
#ifdef NXPBUILD__PH_CRYPTOSYM
    PH_ASSERT_NULL_PARAM (pKeyStoreDataParams,PH_COMP_AL_MFNTAG42XDNA);
 800e92c:	683b      	ldr	r3, [r7, #0]
 800e92e:	2b00      	cmp	r3, #0
 800e930:	d102      	bne.n	800e938 <phalMfNtag42XDna_Sw_Init+0x40>
 800e932:	f242 6321 	movw	r3, #9761	@ 0x2621
 800e936:	e08f      	b.n	800ea58 <phalMfNtag42XDna_Sw_Init+0x160>
    PH_ASSERT_NULL_PARAM (pCryptoDataParamsEnc,PH_COMP_AL_MFNTAG42XDNA);
 800e938:	69bb      	ldr	r3, [r7, #24]
 800e93a:	2b00      	cmp	r3, #0
 800e93c:	d102      	bne.n	800e944 <phalMfNtag42XDna_Sw_Init+0x4c>
 800e93e:	f242 6321 	movw	r3, #9761	@ 0x2621
 800e942:	e089      	b.n	800ea58 <phalMfNtag42XDna_Sw_Init+0x160>
    PH_ASSERT_NULL_PARAM (pCryptoDataParamsMac,PH_COMP_AL_MFNTAG42XDNA);
 800e944:	69fb      	ldr	r3, [r7, #28]
 800e946:	2b00      	cmp	r3, #0
 800e948:	d102      	bne.n	800e950 <phalMfNtag42XDna_Sw_Init+0x58>
 800e94a:	f242 6321 	movw	r3, #9761	@ 0x2621
 800e94e:	e083      	b.n	800ea58 <phalMfNtag42XDna_Sw_Init+0x160>
    PH_ASSERT_NULL_PARAM (pCryptoRngDataParams,PH_COMP_AL_MFNTAG42XDNA);
 800e950:	6a3b      	ldr	r3, [r7, #32]
 800e952:	2b00      	cmp	r3, #0
 800e954:	d102      	bne.n	800e95c <phalMfNtag42XDna_Sw_Init+0x64>
 800e956:	f242 6321 	movw	r3, #9761	@ 0x2621
 800e95a:	e07d      	b.n	800ea58 <phalMfNtag42XDna_Sw_Init+0x160>
#endif /* NXPBUILD__PH_CRYPTOSYM */
    PH_ASSERT_NULL_PARAM (pHalDataParams,PH_COMP_AL_MFNTAG42XDNA);
 800e95c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e95e:	2b00      	cmp	r3, #0
 800e960:	d102      	bne.n	800e968 <phalMfNtag42XDna_Sw_Init+0x70>
 800e962:	f242 6321 	movw	r3, #9761	@ 0x2621
 800e966:	e077      	b.n	800ea58 <phalMfNtag42XDna_Sw_Init+0x160>

    /* init private data */
    pDataParams->wId                    = PH_COMP_AL_MFNTAG42XDNA | PHAL_MFNTAG42XDNA_SW_ID;
 800e968:	68fb      	ldr	r3, [r7, #12]
 800e96a:	f242 6201 	movw	r2, #9729	@ 0x2601
 800e96e:	801a      	strh	r2, [r3, #0]
    pDataParams->pPalMifareDataParams   = pPalMifareDataParams;
 800e970:	68fb      	ldr	r3, [r7, #12]
 800e972:	687a      	ldr	r2, [r7, #4]
 800e974:	605a      	str	r2, [r3, #4]
    pDataParams->pKeyStoreDataParams    = pKeyStoreDataParams;
 800e976:	68fb      	ldr	r3, [r7, #12]
 800e978:	683a      	ldr	r2, [r7, #0]
 800e97a:	609a      	str	r2, [r3, #8]
    pDataParams->pCryptoDataParamsEnc   = pCryptoDataParamsEnc;
 800e97c:	68fb      	ldr	r3, [r7, #12]
 800e97e:	69ba      	ldr	r2, [r7, #24]
 800e980:	60da      	str	r2, [r3, #12]
    pDataParams->pCryptoDataParamsMac   = pCryptoDataParamsMac;
 800e982:	68fb      	ldr	r3, [r7, #12]
 800e984:	69fa      	ldr	r2, [r7, #28]
 800e986:	611a      	str	r2, [r3, #16]
    pDataParams->pCryptoRngDataParams   = pCryptoRngDataParams;
 800e988:	68fb      	ldr	r3, [r7, #12]
 800e98a:	6a3a      	ldr	r2, [r7, #32]
 800e98c:	615a      	str	r2, [r3, #20]
    pDataParams->pHalDataParams         = pHalDataParams;
 800e98e:	68fb      	ldr	r3, [r7, #12]
 800e990:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e992:	619a      	str	r2, [r3, #24]
    /* 2 Byte CRC initial value in Authenticate mode. */
    pDataParams->wCrc = PH_TOOLS_CRC16_PRESET_ISO14443A;
 800e994:	68fb      	ldr	r3, [r7, #12]
 800e996:	f246 3263 	movw	r2, #25443	@ 0x6363
 800e99a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

    /* 4 Byte CRC initial value in 0x1A, 0xAA mode. */
    pDataParams->dwCrc = PH_TOOLS_CRC32_PRESET_DF8;
 800e99e:	68fb      	ldr	r3, [r7, #12]
 800e9a0:	f04f 32ff 	mov.w	r2, #4294967295
 800e9a4:	651a      	str	r2, [r3, #80]	@ 0x50

    memset(pDataParams->bSesAuthENCKey, 0x00, 24);  /* PRQA S 3200 */
 800e9a6:	68fb      	ldr	r3, [r7, #12]
 800e9a8:	331c      	adds	r3, #28
 800e9aa:	2218      	movs	r2, #24
 800e9ac:	2100      	movs	r1, #0
 800e9ae:	4618      	mov	r0, r3
 800e9b0:	f013 fe40 	bl	8022634 <memset>
    pDataParams->bKeyNo = 0xFF; /* Set to invalid */
 800e9b4:	68fb      	ldr	r3, [r7, #12]
 800e9b6:	22ff      	movs	r2, #255	@ 0xff
 800e9b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    memset(pDataParams->bIv, 0x00, 16); /* PRQA S 3200 */
 800e9bc:	68fb      	ldr	r3, [r7, #12]
 800e9be:	3335      	adds	r3, #53	@ 0x35
 800e9c0:	2210      	movs	r2, #16
 800e9c2:	2100      	movs	r1, #0
 800e9c4:	4618      	mov	r0, r3
 800e9c6:	f013 fe35 	bl	8022634 <memset>
    memset(pDataParams->pAid, 0x00, 3);  /* PRQA S 3200 */
 800e9ca:	68fb      	ldr	r3, [r7, #12]
 800e9cc:	3346      	adds	r3, #70	@ 0x46
 800e9ce:	2203      	movs	r2, #3
 800e9d0:	2100      	movs	r1, #0
 800e9d2:	4618      	mov	r0, r3
 800e9d4:	f013 fe2e 	bl	8022634 <memset>
    pDataParams->bAuthMode = PHAL_MFNTAG42XDNA_NOT_AUTHENTICATED; /* Set to invalid */
 800e9d8:	68fb      	ldr	r3, [r7, #12]
 800e9da:	22ff      	movs	r2, #255	@ 0xff
 800e9dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    pDataParams->bWrappedMode = 0x01U; /* Set to true */
 800e9e0:	68fb      	ldr	r3, [r7, #12]
 800e9e2:	2201      	movs	r2, #1
 800e9e4:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
    pDataParams->bCryptoMethod = 0xFFU; /* No crypto just after init */
 800e9e8:	68fb      	ldr	r3, [r7, #12]
 800e9ea:	22ff      	movs	r2, #255	@ 0xff
 800e9ec:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
    pDataParams->wAdditionalInfo = 0x0000;
 800e9f0:	68fb      	ldr	r3, [r7, #12]
 800e9f2:	2200      	movs	r2, #0
 800e9f4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    pDataParams->bShortLenApdu = 0x01U; /* Since Prime variant supports only Short Length APDU, setting this to 0x01 always */
 800e9f8:	68fb      	ldr	r3, [r7, #12]
 800e9fa:	2201      	movs	r2, #1
 800e9fc:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
    pDataParams->dwPayLoadLen = 0;
 800ea00:	68fb      	ldr	r3, [r7, #12]
 800ea02:	2200      	movs	r2, #0
 800ea04:	659a      	str	r2, [r3, #88]	@ 0x58
    pDataParams->wCmdCtr = 0;
 800ea06:	68fb      	ldr	r3, [r7, #12]
 800ea08:	2200      	movs	r2, #0
 800ea0a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    memset(pDataParams->bTi, 0x00, PHAL_MFNTAG42XDNA_SIZE_TI);  /* PRQA S 3200 */
 800ea0e:	68fb      	ldr	r3, [r7, #12]
 800ea10:	335e      	adds	r3, #94	@ 0x5e
 800ea12:	2204      	movs	r2, #4
 800ea14:	2100      	movs	r1, #0
 800ea16:	4618      	mov	r0, r3
 800ea18:	f013 fe0c 	bl	8022634 <memset>
    memset(pDataParams->bSesAuthMACKey, 0x00, 16);  /* PRQA S 3200 */
 800ea1c:	68fb      	ldr	r3, [r7, #12]
 800ea1e:	3362      	adds	r3, #98	@ 0x62
 800ea20:	2210      	movs	r2, #16
 800ea22:	2100      	movs	r1, #0
 800ea24:	4618      	mov	r0, r3
 800ea26:	f013 fe05 	bl	8022634 <memset>
    memset(pDataParams->pUnprocByteBuff, 0x00, PHAL_MFNTAG42XDNA_SIZE_MAC);  /* PRQA S 3200 */
 800ea2a:	68fb      	ldr	r3, [r7, #12]
 800ea2c:	3382      	adds	r3, #130	@ 0x82
 800ea2e:	2210      	movs	r2, #16
 800ea30:	2100      	movs	r1, #0
 800ea32:	4618      	mov	r0, r3
 800ea34:	f013 fdfe 	bl	8022634 <memset>
    pDataParams->bNoUnprocBytes = 0;
 800ea38:	68fb      	ldr	r3, [r7, #12]
 800ea3a:	2200      	movs	r2, #0
 800ea3c:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
    memset(pDataParams->bLastBlockBuffer, 0x00, 16);  /* PRQA S 3200 */
 800ea40:	68fb      	ldr	r3, [r7, #12]
 800ea42:	3393      	adds	r3, #147	@ 0x93
 800ea44:	2210      	movs	r2, #16
 800ea46:	2100      	movs	r1, #0
 800ea48:	4618      	mov	r0, r3
 800ea4a:	f013 fdf3 	bl	8022634 <memset>
    pDataParams->bLastBlockIndex = 0;
 800ea4e:	68fb      	ldr	r3, [r7, #12]
 800ea50:	2200      	movs	r2, #0
 800ea52:	f883 20a3 	strb.w	r2, [r3, #163]	@ 0xa3

    return PH_ERR_SUCCESS;
 800ea56:	2300      	movs	r3, #0
}
 800ea58:	4618      	mov	r0, r3
 800ea5a:	3710      	adds	r7, #16
 800ea5c:	46bd      	mov	sp, r7
 800ea5e:	bd80      	pop	{r7, pc}

0800ea60 <phalMfc_Sw_Init>:
                           phalMfc_Sw_DataParams_t * pDataParams,
                           uint16_t wSizeOfDataParams,
                           void * pPalMifareDataParams,
                           void * pKeyStoreDataParams
                           )
{
 800ea60:	b480      	push	{r7}
 800ea62:	b085      	sub	sp, #20
 800ea64:	af00      	add	r7, sp, #0
 800ea66:	60f8      	str	r0, [r7, #12]
 800ea68:	607a      	str	r2, [r7, #4]
 800ea6a:	603b      	str	r3, [r7, #0]
 800ea6c:	460b      	mov	r3, r1
 800ea6e:	817b      	strh	r3, [r7, #10]
    if (sizeof(phalMfc_Sw_DataParams_t) != wSizeOfDataParams)
 800ea70:	897b      	ldrh	r3, [r7, #10]
 800ea72:	2b0c      	cmp	r3, #12
 800ea74:	d002      	beq.n	800ea7c <phalMfc_Sw_Init+0x1c>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_AL_MFC);
 800ea76:	f44f 5381 	mov.w	r3, #4128	@ 0x1020
 800ea7a:	e014      	b.n	800eaa6 <phalMfc_Sw_Init+0x46>
    }
    PH_ASSERT_NULL (pDataParams);
 800ea7c:	68fb      	ldr	r3, [r7, #12]
 800ea7e:	2b00      	cmp	r3, #0
 800ea80:	d101      	bne.n	800ea86 <phalMfc_Sw_Init+0x26>
 800ea82:	2321      	movs	r3, #33	@ 0x21
 800ea84:	e00f      	b.n	800eaa6 <phalMfc_Sw_Init+0x46>
    PH_ASSERT_NULL (pPalMifareDataParams);
 800ea86:	687b      	ldr	r3, [r7, #4]
 800ea88:	2b00      	cmp	r3, #0
 800ea8a:	d101      	bne.n	800ea90 <phalMfc_Sw_Init+0x30>
 800ea8c:	2321      	movs	r3, #33	@ 0x21
 800ea8e:	e00a      	b.n	800eaa6 <phalMfc_Sw_Init+0x46>

    /* init private data */
    pDataParams->wId                    = PH_COMP_AL_MFC | PHAL_MFC_SW_ID;
 800ea90:	68fb      	ldr	r3, [r7, #12]
 800ea92:	f241 0201 	movw	r2, #4097	@ 0x1001
 800ea96:	801a      	strh	r2, [r3, #0]
    pDataParams->pPalMifareDataParams   = pPalMifareDataParams;
 800ea98:	68fb      	ldr	r3, [r7, #12]
 800ea9a:	687a      	ldr	r2, [r7, #4]
 800ea9c:	605a      	str	r2, [r3, #4]
    pDataParams->pKeyStoreDataParams    = pKeyStoreDataParams;
 800ea9e:	68fb      	ldr	r3, [r7, #12]
 800eaa0:	683a      	ldr	r2, [r7, #0]
 800eaa2:	609a      	str	r2, [r3, #8]

    return PH_ERR_SUCCESS;
 800eaa4:	2300      	movs	r3, #0
}
 800eaa6:	4618      	mov	r0, r3
 800eaa8:	3714      	adds	r7, #20
 800eaaa:	46bd      	mov	sp, r7
 800eaac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eab0:	4770      	bx	lr

0800eab2 <phalMfdf_Sw_Init>:
                            void * pKeyStoreDataParams,
                            void * pCryptoDataParamsEnc,
                            void * pCryptoRngDataParams,
                            void * pHalDataParams
                            )
{
 800eab2:	b580      	push	{r7, lr}
 800eab4:	b084      	sub	sp, #16
 800eab6:	af00      	add	r7, sp, #0
 800eab8:	60f8      	str	r0, [r7, #12]
 800eaba:	607a      	str	r2, [r7, #4]
 800eabc:	603b      	str	r3, [r7, #0]
 800eabe:	460b      	mov	r3, r1
 800eac0:	817b      	strh	r3, [r7, #10]
    /* data param check */
    if (sizeof(phalMfdf_Sw_DataParams_t) != wSizeOfDataParams)
 800eac2:	897b      	ldrh	r3, [r7, #10]
 800eac4:	2b68      	cmp	r3, #104	@ 0x68
 800eac6:	d002      	beq.n	800eace <phalMfdf_Sw_Init+0x1c>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_AL_MFDF);
 800eac8:	f44f 53c9 	mov.w	r3, #6432	@ 0x1920
 800eacc:	e057      	b.n	800eb7e <phalMfdf_Sw_Init+0xcc>
    }
    PH_ASSERT_NULL (pDataParams);
 800eace:	68fb      	ldr	r3, [r7, #12]
 800ead0:	2b00      	cmp	r3, #0
 800ead2:	d101      	bne.n	800ead8 <phalMfdf_Sw_Init+0x26>
 800ead4:	2321      	movs	r3, #33	@ 0x21
 800ead6:	e052      	b.n	800eb7e <phalMfdf_Sw_Init+0xcc>
    PH_ASSERT_NULL (pPalMifareDataParams);
 800ead8:	687b      	ldr	r3, [r7, #4]
 800eada:	2b00      	cmp	r3, #0
 800eadc:	d101      	bne.n	800eae2 <phalMfdf_Sw_Init+0x30>
 800eade:	2321      	movs	r3, #33	@ 0x21
 800eae0:	e04d      	b.n	800eb7e <phalMfdf_Sw_Init+0xcc>

    /* init private data */
    pDataParams->wId                    = PH_COMP_AL_MFDF | PHAL_MFDF_SW_ID;
 800eae2:	68fb      	ldr	r3, [r7, #12]
 800eae4:	f641 1201 	movw	r2, #6401	@ 0x1901
 800eae8:	801a      	strh	r2, [r3, #0]
    pDataParams->pPalMifareDataParams   = pPalMifareDataParams;
 800eaea:	68fb      	ldr	r3, [r7, #12]
 800eaec:	687a      	ldr	r2, [r7, #4]
 800eaee:	605a      	str	r2, [r3, #4]
    pDataParams->pKeyStoreDataParams    = pKeyStoreDataParams;
 800eaf0:	68fb      	ldr	r3, [r7, #12]
 800eaf2:	683a      	ldr	r2, [r7, #0]
 800eaf4:	609a      	str	r2, [r3, #8]
    pDataParams->pCryptoDataParamsEnc   = pCryptoDataParamsEnc;
 800eaf6:	68fb      	ldr	r3, [r7, #12]
 800eaf8:	69ba      	ldr	r2, [r7, #24]
 800eafa:	60da      	str	r2, [r3, #12]
    pDataParams->pCryptoRngDataParams   = pCryptoRngDataParams;
 800eafc:	68fb      	ldr	r3, [r7, #12]
 800eafe:	69fa      	ldr	r2, [r7, #28]
 800eb00:	611a      	str	r2, [r3, #16]
    pDataParams->bLastBlockIndex        = 0;
 800eb02:	68fb      	ldr	r3, [r7, #12]
 800eb04:	2200      	movs	r2, #0
 800eb06:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
    pDataParams->pHalDataParams  = pHalDataParams;
 800eb0a:	68fb      	ldr	r3, [r7, #12]
 800eb0c:	6a3a      	ldr	r2, [r7, #32]
 800eb0e:	615a      	str	r2, [r3, #20]
    /* 2 Byte CRC initial value in Authenticate mode. */
    pDataParams->wCrc = PH_TOOLS_CRC16_PRESET_ISO14443A;
 800eb10:	68fb      	ldr	r3, [r7, #12]
 800eb12:	f246 3263 	movw	r2, #25443	@ 0x6363
 800eb16:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48

    /* 4 Byte CRC initial value in 0x1A, 0xAA mode. */
    pDataParams->dwCrc = PH_TOOLS_CRC32_PRESET_DF8;
 800eb1a:	68fb      	ldr	r3, [r7, #12]
 800eb1c:	f04f 32ff 	mov.w	r2, #4294967295
 800eb20:	64da      	str	r2, [r3, #76]	@ 0x4c

    (void)memset(pDataParams->bSessionKey, 0x00, 24);
 800eb22:	68fb      	ldr	r3, [r7, #12]
 800eb24:	3318      	adds	r3, #24
 800eb26:	2218      	movs	r2, #24
 800eb28:	2100      	movs	r1, #0
 800eb2a:	4618      	mov	r0, r3
 800eb2c:	f013 fd82 	bl	8022634 <memset>
    pDataParams->bKeyNo = 0xFF; /* Set to invalid */
 800eb30:	68fb      	ldr	r3, [r7, #12]
 800eb32:	22ff      	movs	r2, #255	@ 0xff
 800eb34:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    (void)memset(pDataParams->bIv, 0x00, 16);
 800eb38:	68fb      	ldr	r3, [r7, #12]
 800eb3a:	3331      	adds	r3, #49	@ 0x31
 800eb3c:	2210      	movs	r2, #16
 800eb3e:	2100      	movs	r1, #0
 800eb40:	4618      	mov	r0, r3
 800eb42:	f013 fd77 	bl	8022634 <memset>
    (void)memset(pDataParams->pAid, 0x00, 3);
 800eb46:	68fb      	ldr	r3, [r7, #12]
 800eb48:	3342      	adds	r3, #66	@ 0x42
 800eb4a:	2203      	movs	r2, #3
 800eb4c:	2100      	movs	r1, #0
 800eb4e:	4618      	mov	r0, r3
 800eb50:	f013 fd70 	bl	8022634 <memset>
    pDataParams->bAuthMode = PHAL_MFDF_NOT_AUTHENTICATED; /* Set to invalid */
 800eb54:	68fb      	ldr	r3, [r7, #12]
 800eb56:	22ff      	movs	r2, #255	@ 0xff
 800eb58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    pDataParams->bWrappedMode = 0x00; /* Set to FALSE */
 800eb5c:	68fb      	ldr	r3, [r7, #12]
 800eb5e:	2200      	movs	r2, #0
 800eb60:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
    pDataParams->bCryptoMethod = 0xFF; /* No crypto just after init */
 800eb64:	68fb      	ldr	r3, [r7, #12]
 800eb66:	22ff      	movs	r2, #255	@ 0xff
 800eb68:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    pDataParams->wAdditionalInfo = 0x0000;
 800eb6c:	68fb      	ldr	r3, [r7, #12]
 800eb6e:	2200      	movs	r2, #0
 800eb70:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    pDataParams->wPayLoadLen = 0;
 800eb74:	68fb      	ldr	r3, [r7, #12]
 800eb76:	2200      	movs	r2, #0
 800eb78:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    return PH_ERR_SUCCESS;
 800eb7c:	2300      	movs	r3, #0
}
 800eb7e:	4618      	mov	r0, r3
 800eb80:	3710      	adds	r7, #16
 800eb82:	46bd      	mov	sp, r7
 800eb84:	bd80      	pop	{r7, pc}

0800eb86 <phalMfdfEVx_Sw_Init>:
 #define IS_INVALID_VC_KEY(keyNo)   (((keyNo) & 0x7fU) > 0x23U)

phStatus_t phalMfdfEVx_Sw_Init(phalMfdfEVx_Sw_DataParams_t * pDataParams, uint16_t wSizeOfDataParams, void * pPalMifareDataParams,
    void * pKeyStoreDataParams, void * pCryptoDataParamsEnc, void * pCryptoDataParamsMac, void * pCryptoRngDataParams,
    void * pTMIDataParams, void * pVCADataParams, void * pHalDataParams)
{
 800eb86:	b580      	push	{r7, lr}
 800eb88:	b084      	sub	sp, #16
 800eb8a:	af00      	add	r7, sp, #0
 800eb8c:	60f8      	str	r0, [r7, #12]
 800eb8e:	607a      	str	r2, [r7, #4]
 800eb90:	603b      	str	r3, [r7, #0]
 800eb92:	460b      	mov	r3, r1
 800eb94:	817b      	strh	r3, [r7, #10]
    /* data param check */
    if (sizeof(phalMfdfEVx_Sw_DataParams_t) != wSizeOfDataParams)
 800eb96:	897b      	ldrh	r3, [r7, #10]
 800eb98:	2bb4      	cmp	r3, #180	@ 0xb4
 800eb9a:	d002      	beq.n	800eba2 <phalMfdfEVx_Sw_Init+0x1c>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_AL_MFDFEVX);
 800eb9c:	f242 0320 	movw	r3, #8224	@ 0x2020
 800eba0:	e09f      	b.n	800ece2 <phalMfdfEVx_Sw_Init+0x15c>
    }
    PH_ASSERT_NULL_DATA_PARAM(pDataParams, PH_COMP_AL_MFDFEVX);
 800eba2:	68fb      	ldr	r3, [r7, #12]
 800eba4:	2b00      	cmp	r3, #0
 800eba6:	d102      	bne.n	800ebae <phalMfdfEVx_Sw_Init+0x28>
 800eba8:	f242 0320 	movw	r3, #8224	@ 0x2020
 800ebac:	e099      	b.n	800ece2 <phalMfdfEVx_Sw_Init+0x15c>
    PH_ASSERT_NULL_PARAM(pPalMifareDataParams, PH_COMP_AL_MFDFEVX);
 800ebae:	687b      	ldr	r3, [r7, #4]
 800ebb0:	2b00      	cmp	r3, #0
 800ebb2:	d102      	bne.n	800ebba <phalMfdfEVx_Sw_Init+0x34>
 800ebb4:	f242 0321 	movw	r3, #8225	@ 0x2021
 800ebb8:	e093      	b.n	800ece2 <phalMfdfEVx_Sw_Init+0x15c>
    PH_ASSERT_NULL_PARAM(pTMIDataParams, PH_COMP_AL_MFDFEVX);
 800ebba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ebbc:	2b00      	cmp	r3, #0
 800ebbe:	d102      	bne.n	800ebc6 <phalMfdfEVx_Sw_Init+0x40>
 800ebc0:	f242 0321 	movw	r3, #8225	@ 0x2021
 800ebc4:	e08d      	b.n	800ece2 <phalMfdfEVx_Sw_Init+0x15c>
    PH_ASSERT_NULL_PARAM(pVCADataParams, PH_COMP_AL_MFDFEVX);
 800ebc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ebc8:	2b00      	cmp	r3, #0
 800ebca:	d102      	bne.n	800ebd2 <phalMfdfEVx_Sw_Init+0x4c>
 800ebcc:	f242 0321 	movw	r3, #8225	@ 0x2021
 800ebd0:	e087      	b.n	800ece2 <phalMfdfEVx_Sw_Init+0x15c>

    /* init private data */
    pDataParams->wId = PH_COMP_AL_MFDFEVX | PHAL_MFDFEVX_SW_ID;
 800ebd2:	68fb      	ldr	r3, [r7, #12]
 800ebd4:	f242 0201 	movw	r2, #8193	@ 0x2001
 800ebd8:	801a      	strh	r2, [r3, #0]
    pDataParams->pPalMifareDataParams = pPalMifareDataParams;
 800ebda:	68fb      	ldr	r3, [r7, #12]
 800ebdc:	687a      	ldr	r2, [r7, #4]
 800ebde:	605a      	str	r2, [r3, #4]
    pDataParams->pKeyStoreDataParams = pKeyStoreDataParams;
 800ebe0:	68fb      	ldr	r3, [r7, #12]
 800ebe2:	683a      	ldr	r2, [r7, #0]
 800ebe4:	609a      	str	r2, [r3, #8]
    pDataParams->pCryptoDataParamsEnc = pCryptoDataParamsEnc;
 800ebe6:	68fb      	ldr	r3, [r7, #12]
 800ebe8:	69ba      	ldr	r2, [r7, #24]
 800ebea:	60da      	str	r2, [r3, #12]
    pDataParams->pCryptoDataParamsMac = pCryptoDataParamsMac;
 800ebec:	68fb      	ldr	r3, [r7, #12]
 800ebee:	69fa      	ldr	r2, [r7, #28]
 800ebf0:	611a      	str	r2, [r3, #16]
    pDataParams->pCryptoRngDataParams = pCryptoRngDataParams;
 800ebf2:	68fb      	ldr	r3, [r7, #12]
 800ebf4:	6a3a      	ldr	r2, [r7, #32]
 800ebf6:	615a      	str	r2, [r3, #20]
    pDataParams->pTMIDataParams = pTMIDataParams;
 800ebf8:	68fb      	ldr	r3, [r7, #12]
 800ebfa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ebfc:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    pDataParams->pVCADataParams = pVCADataParams;
 800ec00:	68fb      	ldr	r3, [r7, #12]
 800ec02:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ec04:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    pDataParams->pHalDataParams = pHalDataParams;
 800ec08:	68fb      	ldr	r3, [r7, #12]
 800ec0a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ec0c:	619a      	str	r2, [r3, #24]
    /* 2 Byte CRC initial value in Authenticate mode. */
    pDataParams->wCrc = PH_TOOLS_CRC16_PRESET_ISO14443A;
 800ec0e:	68fb      	ldr	r3, [r7, #12]
 800ec10:	f246 3263 	movw	r2, #25443	@ 0x6363
 800ec14:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

    /* 4 Byte CRC initial value in 0x1A, 0xAA mode. */
    pDataParams->dwCrc = PH_TOOLS_CRC32_PRESET_DF8;
 800ec18:	68fb      	ldr	r3, [r7, #12]
 800ec1a:	f04f 32ff 	mov.w	r2, #4294967295
 800ec1e:	651a      	str	r2, [r3, #80]	@ 0x50

    (void)memset(pDataParams->bSesAuthENCKey, 0x00, 24);
 800ec20:	68fb      	ldr	r3, [r7, #12]
 800ec22:	331c      	adds	r3, #28
 800ec24:	2218      	movs	r2, #24
 800ec26:	2100      	movs	r1, #0
 800ec28:	4618      	mov	r0, r3
 800ec2a:	f013 fd03 	bl	8022634 <memset>
    pDataParams->bKeyNo = 0xFF; /* Set to invalid */
 800ec2e:	68fb      	ldr	r3, [r7, #12]
 800ec30:	22ff      	movs	r2, #255	@ 0xff
 800ec32:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    (void)memset(pDataParams->bIv, 0x00, 16);
 800ec36:	68fb      	ldr	r3, [r7, #12]
 800ec38:	3335      	adds	r3, #53	@ 0x35
 800ec3a:	2210      	movs	r2, #16
 800ec3c:	2100      	movs	r1, #0
 800ec3e:	4618      	mov	r0, r3
 800ec40:	f013 fcf8 	bl	8022634 <memset>
    (void)memset(pDataParams->pAid, 0x00, 3);
 800ec44:	68fb      	ldr	r3, [r7, #12]
 800ec46:	3347      	adds	r3, #71	@ 0x47
 800ec48:	2203      	movs	r2, #3
 800ec4a:	2100      	movs	r1, #0
 800ec4c:	4618      	mov	r0, r3
 800ec4e:	f013 fcf1 	bl	8022634 <memset>
    pDataParams->bAuthMode = PHAL_MFDFEVX_NOT_AUTHENTICATED; /* Set to invalid */
 800ec52:	68fb      	ldr	r3, [r7, #12]
 800ec54:	22ff      	movs	r2, #255	@ 0xff
 800ec56:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    pDataParams->bWrappedMode = 0x00; /* Set to false */
 800ec5a:	68fb      	ldr	r3, [r7, #12]
 800ec5c:	2200      	movs	r2, #0
 800ec5e:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
    pDataParams->bCryptoMethod = 0xFF; /* No crypto just after init */
 800ec62:	68fb      	ldr	r3, [r7, #12]
 800ec64:	22ff      	movs	r2, #255	@ 0xff
 800ec66:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
    pDataParams->wAdditionalInfo = 0x0000;
 800ec6a:	68fb      	ldr	r3, [r7, #12]
 800ec6c:	2200      	movs	r2, #0
 800ec6e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    pDataParams->bShortLenApdu = 0x00; /* By default, extended length APDU format is used for BIG ISO Read */
 800ec72:	68fb      	ldr	r3, [r7, #12]
 800ec74:	2200      	movs	r2, #0
 800ec76:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
    pDataParams->dwPayLoadLen = 0;
 800ec7a:	68fb      	ldr	r3, [r7, #12]
 800ec7c:	2200      	movs	r2, #0
 800ec7e:	659a      	str	r2, [r3, #88]	@ 0x58
    pDataParams->wCmdCtr = 0;
 800ec80:	68fb      	ldr	r3, [r7, #12]
 800ec82:	2200      	movs	r2, #0
 800ec84:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    (void)memset(pDataParams->bTi, 0x00, PHAL_MFDFEVX_SIZE_TI);
 800ec88:	68fb      	ldr	r3, [r7, #12]
 800ec8a:	335e      	adds	r3, #94	@ 0x5e
 800ec8c:	2204      	movs	r2, #4
 800ec8e:	2100      	movs	r1, #0
 800ec90:	4618      	mov	r0, r3
 800ec92:	f013 fccf 	bl	8022634 <memset>
    (void)memset(pDataParams->bSesAuthMACKey, 0x00, 16);
 800ec96:	68fb      	ldr	r3, [r7, #12]
 800ec98:	3362      	adds	r3, #98	@ 0x62
 800ec9a:	2210      	movs	r2, #16
 800ec9c:	2100      	movs	r1, #0
 800ec9e:	4618      	mov	r0, r3
 800eca0:	f013 fcc8 	bl	8022634 <memset>
    (void)memset(pDataParams->pUnprocByteBuff, 0x00, PHAL_MFDFEVX_SIZE_MAC);
 800eca4:	68fb      	ldr	r3, [r7, #12]
 800eca6:	3372      	adds	r3, #114	@ 0x72
 800eca8:	2210      	movs	r2, #16
 800ecaa:	2100      	movs	r1, #0
 800ecac:	4618      	mov	r0, r3
 800ecae:	f013 fcc1 	bl	8022634 <memset>
    pDataParams->bNoUnprocBytes = 0;
 800ecb2:	68fb      	ldr	r3, [r7, #12]
 800ecb4:	2200      	movs	r2, #0
 800ecb6:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82
    (void)memset(pDataParams->bLastBlockBuffer, 0x00, 16);
 800ecba:	68fb      	ldr	r3, [r7, #12]
 800ecbc:	3383      	adds	r3, #131	@ 0x83
 800ecbe:	2210      	movs	r2, #16
 800ecc0:	2100      	movs	r1, #0
 800ecc2:	4618      	mov	r0, r3
 800ecc4:	f013 fcb6 	bl	8022634 <memset>
    pDataParams->bLastBlockIndex = 0;
 800ecc8:	68fb      	ldr	r3, [r7, #12]
 800ecca:	2200      	movs	r2, #0
 800eccc:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
    pDataParams->bCmdCode = PHAL_MFDFEVX_CMD_INVALID;
 800ecd0:	68fb      	ldr	r3, [r7, #12]
 800ecd2:	22ff      	movs	r2, #255	@ 0xff
 800ecd4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
    pDataParams->bReturn_FabID = PH_OFF;
 800ecd8:	68fb      	ldr	r3, [r7, #12]
 800ecda:	2200      	movs	r2, #0
 800ecdc:	f883 20b1 	strb.w	r2, [r3, #177]	@ 0xb1

    return PH_ERR_SUCCESS;
 800ece0:	2300      	movs	r3, #0
}
 800ece2:	4618      	mov	r0, r3
 800ece4:	3710      	adds	r7, #16
 800ece6:	46bd      	mov	sp, r7
 800ece8:	bd80      	pop	{r7, pc}

0800ecea <phalMfdfLight_Sw_Init>:
/* VC keys are invalid after 0x23. */
 #define IS_INVALID_VC_KEY(keyNo)   (((keyNo) & 0x7FU) > 0x23U)

phStatus_t phalMfdfLight_Sw_Init(phalMfdfLight_Sw_DataParams_t * pDataParams, uint16_t wSizeOfDataParams, void * pPalMifareDataParams, void * pKeyStoreDataParams,
    void * pCryptoDataParamsEnc, void * pCryptoDataParamsMac, void * pCryptoRngDataParams, void * pTMIDataParams, void * pHalDataParams)
{
 800ecea:	b580      	push	{r7, lr}
 800ecec:	b084      	sub	sp, #16
 800ecee:	af00      	add	r7, sp, #0
 800ecf0:	60f8      	str	r0, [r7, #12]
 800ecf2:	607a      	str	r2, [r7, #4]
 800ecf4:	603b      	str	r3, [r7, #0]
 800ecf6:	460b      	mov	r3, r1
 800ecf8:	817b      	strh	r3, [r7, #10]
    /* data param check */
    if (sizeof(phalMfdfLight_Sw_DataParams_t) != wSizeOfDataParams)
 800ecfa:	897b      	ldrh	r3, [r7, #10]
 800ecfc:	2bac      	cmp	r3, #172	@ 0xac
 800ecfe:	d002      	beq.n	800ed06 <phalMfdfLight_Sw_Init+0x1c>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_AL_MFDFLIGHT);
 800ed00:	f242 3320 	movw	r3, #8992	@ 0x2320
 800ed04:	e0ab      	b.n	800ee5e <phalMfdfLight_Sw_Init+0x174>
    }

    PH_ASSERT_NULL_DATA_PARAM(pDataParams,PH_COMP_AL_MFDFLIGHT);
 800ed06:	68fb      	ldr	r3, [r7, #12]
 800ed08:	2b00      	cmp	r3, #0
 800ed0a:	d102      	bne.n	800ed12 <phalMfdfLight_Sw_Init+0x28>
 800ed0c:	f242 3320 	movw	r3, #8992	@ 0x2320
 800ed10:	e0a5      	b.n	800ee5e <phalMfdfLight_Sw_Init+0x174>
    PH_ASSERT_NULL_PARAM (pPalMifareDataParams,PH_COMP_AL_MFDFLIGHT);
 800ed12:	687b      	ldr	r3, [r7, #4]
 800ed14:	2b00      	cmp	r3, #0
 800ed16:	d102      	bne.n	800ed1e <phalMfdfLight_Sw_Init+0x34>
 800ed18:	f242 3321 	movw	r3, #8993	@ 0x2321
 800ed1c:	e09f      	b.n	800ee5e <phalMfdfLight_Sw_Init+0x174>
#ifdef NXPBUILD__PH_CRYPTOSYM
    PH_ASSERT_NULL_PARAM (pKeyStoreDataParams,PH_COMP_AL_MFDFLIGHT);
 800ed1e:	683b      	ldr	r3, [r7, #0]
 800ed20:	2b00      	cmp	r3, #0
 800ed22:	d102      	bne.n	800ed2a <phalMfdfLight_Sw_Init+0x40>
 800ed24:	f242 3321 	movw	r3, #8993	@ 0x2321
 800ed28:	e099      	b.n	800ee5e <phalMfdfLight_Sw_Init+0x174>
    PH_ASSERT_NULL_PARAM (pCryptoDataParamsEnc,PH_COMP_AL_MFDFLIGHT);
 800ed2a:	69bb      	ldr	r3, [r7, #24]
 800ed2c:	2b00      	cmp	r3, #0
 800ed2e:	d102      	bne.n	800ed36 <phalMfdfLight_Sw_Init+0x4c>
 800ed30:	f242 3321 	movw	r3, #8993	@ 0x2321
 800ed34:	e093      	b.n	800ee5e <phalMfdfLight_Sw_Init+0x174>
    PH_ASSERT_NULL_PARAM (pCryptoDataParamsMac,PH_COMP_AL_MFDFLIGHT);
 800ed36:	69fb      	ldr	r3, [r7, #28]
 800ed38:	2b00      	cmp	r3, #0
 800ed3a:	d102      	bne.n	800ed42 <phalMfdfLight_Sw_Init+0x58>
 800ed3c:	f242 3321 	movw	r3, #8993	@ 0x2321
 800ed40:	e08d      	b.n	800ee5e <phalMfdfLight_Sw_Init+0x174>
    PH_ASSERT_NULL_PARAM (pCryptoRngDataParams,PH_COMP_AL_MFDFLIGHT);
 800ed42:	6a3b      	ldr	r3, [r7, #32]
 800ed44:	2b00      	cmp	r3, #0
 800ed46:	d102      	bne.n	800ed4e <phalMfdfLight_Sw_Init+0x64>
 800ed48:	f242 3321 	movw	r3, #8993	@ 0x2321
 800ed4c:	e087      	b.n	800ee5e <phalMfdfLight_Sw_Init+0x174>
#endif /* NXPBUILD__PH_CRYPTOSYM */
    PH_ASSERT_NULL_PARAM (pTMIDataParams,PH_COMP_AL_MFDFLIGHT);
 800ed4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed50:	2b00      	cmp	r3, #0
 800ed52:	d102      	bne.n	800ed5a <phalMfdfLight_Sw_Init+0x70>
 800ed54:	f242 3321 	movw	r3, #8993	@ 0x2321
 800ed58:	e081      	b.n	800ee5e <phalMfdfLight_Sw_Init+0x174>
    PH_ASSERT_NULL_PARAM (pHalDataParams,PH_COMP_AL_MFDFLIGHT);
 800ed5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed5c:	2b00      	cmp	r3, #0
 800ed5e:	d102      	bne.n	800ed66 <phalMfdfLight_Sw_Init+0x7c>
 800ed60:	f242 3321 	movw	r3, #8993	@ 0x2321
 800ed64:	e07b      	b.n	800ee5e <phalMfdfLight_Sw_Init+0x174>

    /* init private data */
    pDataParams->wId                    = PH_COMP_AL_MFDFLIGHT | PHAL_MFDFLIGHT_SW_ID;
 800ed66:	68fb      	ldr	r3, [r7, #12]
 800ed68:	f242 3201 	movw	r2, #8961	@ 0x2301
 800ed6c:	801a      	strh	r2, [r3, #0]
    pDataParams->pPalMifareDataParams   = pPalMifareDataParams;
 800ed6e:	68fb      	ldr	r3, [r7, #12]
 800ed70:	687a      	ldr	r2, [r7, #4]
 800ed72:	605a      	str	r2, [r3, #4]
    pDataParams->pKeyStoreDataParams    = pKeyStoreDataParams;
 800ed74:	68fb      	ldr	r3, [r7, #12]
 800ed76:	683a      	ldr	r2, [r7, #0]
 800ed78:	609a      	str	r2, [r3, #8]
    pDataParams->pCryptoDataParamsEnc   = pCryptoDataParamsEnc;
 800ed7a:	68fb      	ldr	r3, [r7, #12]
 800ed7c:	69ba      	ldr	r2, [r7, #24]
 800ed7e:	60da      	str	r2, [r3, #12]
    pDataParams->pCryptoDataParamsMac   = pCryptoDataParamsMac;
 800ed80:	68fb      	ldr	r3, [r7, #12]
 800ed82:	69fa      	ldr	r2, [r7, #28]
 800ed84:	611a      	str	r2, [r3, #16]
    pDataParams->pCryptoRngDataParams   = pCryptoRngDataParams;
 800ed86:	68fb      	ldr	r3, [r7, #12]
 800ed88:	6a3a      	ldr	r2, [r7, #32]
 800ed8a:	615a      	str	r2, [r3, #20]
    pDataParams->pTMIDataParams         = pTMIDataParams;
 800ed8c:	68fb      	ldr	r3, [r7, #12]
 800ed8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ed90:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
    pDataParams->pHalDataParams         = pHalDataParams;
 800ed94:	68fb      	ldr	r3, [r7, #12]
 800ed96:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ed98:	619a      	str	r2, [r3, #24]
    /* 2 Byte CRC initial value in Authenticate mode. */
    pDataParams->wCrc = PH_TOOLS_CRC16_PRESET_ISO14443A;
 800ed9a:	68fb      	ldr	r3, [r7, #12]
 800ed9c:	f246 3263 	movw	r2, #25443	@ 0x6363
 800eda0:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

    /* 4 Byte CRC initial value in 0x1A, 0xAA mode. */
    pDataParams->dwCrc = PH_TOOLS_CRC32_PRESET_DF8;
 800eda4:	68fb      	ldr	r3, [r7, #12]
 800eda6:	f04f 32ff 	mov.w	r2, #4294967295
 800edaa:	651a      	str	r2, [r3, #80]	@ 0x50

    memset(pDataParams->bSesAuthENCKey, 0x00, 24U);  /* PRQA S 3200 */
 800edac:	68fb      	ldr	r3, [r7, #12]
 800edae:	331c      	adds	r3, #28
 800edb0:	2218      	movs	r2, #24
 800edb2:	2100      	movs	r1, #0
 800edb4:	4618      	mov	r0, r3
 800edb6:	f013 fc3d 	bl	8022634 <memset>
    pDataParams->bKeyNo = 0xFFU; /* Set to invalid */
 800edba:	68fb      	ldr	r3, [r7, #12]
 800edbc:	22ff      	movs	r2, #255	@ 0xff
 800edbe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    memset(pDataParams->bIv, 0x00, 16U); /* PRQA S 3200 */
 800edc2:	68fb      	ldr	r3, [r7, #12]
 800edc4:	3335      	adds	r3, #53	@ 0x35
 800edc6:	2210      	movs	r2, #16
 800edc8:	2100      	movs	r1, #0
 800edca:	4618      	mov	r0, r3
 800edcc:	f013 fc32 	bl	8022634 <memset>
    memset(pDataParams->pAid, 0x00, 3U);  /* PRQA S 3200 */
 800edd0:	68fb      	ldr	r3, [r7, #12]
 800edd2:	3346      	adds	r3, #70	@ 0x46
 800edd4:	2203      	movs	r2, #3
 800edd6:	2100      	movs	r1, #0
 800edd8:	4618      	mov	r0, r3
 800edda:	f013 fc2b 	bl	8022634 <memset>
    pDataParams->bAuthMode = PHAL_MFDFLIGHT_NOT_AUTHENTICATED; /* Set to invalid */
 800edde:	68fb      	ldr	r3, [r7, #12]
 800ede0:	22ff      	movs	r2, #255	@ 0xff
 800ede2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    pDataParams->bWrappedMode = 0x01U; /* Set to true */
 800ede6:	68fb      	ldr	r3, [r7, #12]
 800ede8:	2201      	movs	r2, #1
 800edea:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
    pDataParams->bCryptoMethod = 0xFFU; /* No crypto just after init */
 800edee:	68fb      	ldr	r3, [r7, #12]
 800edf0:	22ff      	movs	r2, #255	@ 0xff
 800edf2:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
    pDataParams->wAdditionalInfo = 0x0000;
 800edf6:	68fb      	ldr	r3, [r7, #12]
 800edf8:	2200      	movs	r2, #0
 800edfa:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    pDataParams->bShortLenApdu = 0x01U; /* Since Prime variant supports only Short Length APDU, setting this to 0x01 always */
 800edfe:	68fb      	ldr	r3, [r7, #12]
 800ee00:	2201      	movs	r2, #1
 800ee02:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
    pDataParams->dwPayLoadLen = 0;
 800ee06:	68fb      	ldr	r3, [r7, #12]
 800ee08:	2200      	movs	r2, #0
 800ee0a:	659a      	str	r2, [r3, #88]	@ 0x58
    pDataParams->wCmdCtr = 0;
 800ee0c:	68fb      	ldr	r3, [r7, #12]
 800ee0e:	2200      	movs	r2, #0
 800ee10:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    memset(pDataParams->bTi, 0x00, PHAL_MFDFLIGHT_SIZE_TI);  /* PRQA S 3200 */
 800ee14:	68fb      	ldr	r3, [r7, #12]
 800ee16:	335e      	adds	r3, #94	@ 0x5e
 800ee18:	2204      	movs	r2, #4
 800ee1a:	2100      	movs	r1, #0
 800ee1c:	4618      	mov	r0, r3
 800ee1e:	f013 fc09 	bl	8022634 <memset>
    memset(pDataParams->bSesAuthMACKey, 0x00, 16U);  /* PRQA S 3200 */
 800ee22:	68fb      	ldr	r3, [r7, #12]
 800ee24:	3362      	adds	r3, #98	@ 0x62
 800ee26:	2210      	movs	r2, #16
 800ee28:	2100      	movs	r1, #0
 800ee2a:	4618      	mov	r0, r3
 800ee2c:	f013 fc02 	bl	8022634 <memset>
    memset(pDataParams->pUnprocByteBuff, 0x00, PHAL_MFDFLIGHT_SIZE_MAC);  /* PRQA S 3200 */
 800ee30:	68fb      	ldr	r3, [r7, #12]
 800ee32:	3382      	adds	r3, #130	@ 0x82
 800ee34:	2210      	movs	r2, #16
 800ee36:	2100      	movs	r1, #0
 800ee38:	4618      	mov	r0, r3
 800ee3a:	f013 fbfb 	bl	8022634 <memset>
    pDataParams->bNoUnprocBytes = 0;
 800ee3e:	68fb      	ldr	r3, [r7, #12]
 800ee40:	2200      	movs	r2, #0
 800ee42:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
    memset(pDataParams->bLastBlockBuffer, 0x00, 16U);  /* PRQA S 3200 */
 800ee46:	68fb      	ldr	r3, [r7, #12]
 800ee48:	3393      	adds	r3, #147	@ 0x93
 800ee4a:	2210      	movs	r2, #16
 800ee4c:	2100      	movs	r1, #0
 800ee4e:	4618      	mov	r0, r3
 800ee50:	f013 fbf0 	bl	8022634 <memset>
    pDataParams->bLastBlockIndex = 0;
 800ee54:	68fb      	ldr	r3, [r7, #12]
 800ee56:	2200      	movs	r2, #0
 800ee58:	f883 20a3 	strb.w	r2, [r3, #163]	@ 0xa3

    return PH_ERR_SUCCESS;
 800ee5c:	2300      	movs	r3, #0
}
 800ee5e:	4618      	mov	r0, r3
 800ee60:	3710      	adds	r7, #16
 800ee62:	46bd      	mov	sp, r7
 800ee64:	bd80      	pop	{r7, pc}

0800ee66 <phalMfpEVx_Sw_Init>:
#include "phalMfpEVx_Sw.h"

phStatus_t phalMfpEVx_Sw_Init(phalMfpEVx_Sw_DataParams_t * pDataParams, uint16_t wSizeOfDataParams, void * pPalMifareDataParams,
    void * pKeyStoreDataParams, void * pCryptoDataParamsEnc, void * pCryptoDataParamsMac, void * pCryptoRngDataParams,
    void * pCryptoDiversifyDataParams, void * pTMIDataParams, void * pVCADataParams)
{
 800ee66:	b580      	push	{r7, lr}
 800ee68:	b086      	sub	sp, #24
 800ee6a:	af00      	add	r7, sp, #0
 800ee6c:	60f8      	str	r0, [r7, #12]
 800ee6e:	607a      	str	r2, [r7, #4]
 800ee70:	603b      	str	r3, [r7, #0]
 800ee72:	460b      	mov	r3, r1
 800ee74:	817b      	strh	r3, [r7, #10]
    phStatus_t PH_MEMLOC_REM wStatus = 0;
 800ee76:	2300      	movs	r3, #0
 800ee78:	82fb      	strh	r3, [r7, #22]

    /* data param check */
    if(sizeof(phalMfpEVx_Sw_DataParams_t) != wSizeOfDataParams)
 800ee7a:	897b      	ldrh	r3, [r7, #10]
 800ee7c:	2b84      	cmp	r3, #132	@ 0x84
 800ee7e:	d002      	beq.n	800ee86 <phalMfpEVx_Sw_Init+0x20>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_AL_MFPEVX);
 800ee80:	f242 1320 	movw	r3, #8480	@ 0x2120
 800ee84:	e063      	b.n	800ef4e <phalMfpEVx_Sw_Init+0xe8>
    }
    PH_ASSERT_NULL_DATA_PARAM(pDataParams, PH_COMP_AL_MFPEVX);
 800ee86:	68fb      	ldr	r3, [r7, #12]
 800ee88:	2b00      	cmp	r3, #0
 800ee8a:	d102      	bne.n	800ee92 <phalMfpEVx_Sw_Init+0x2c>
 800ee8c:	f242 1320 	movw	r3, #8480	@ 0x2120
 800ee90:	e05d      	b.n	800ef4e <phalMfpEVx_Sw_Init+0xe8>
    PH_ASSERT_NULL_PARAM(pPalMifareDataParams, PH_COMP_AL_MFPEVX);
 800ee92:	687b      	ldr	r3, [r7, #4]
 800ee94:	2b00      	cmp	r3, #0
 800ee96:	d102      	bne.n	800ee9e <phalMfpEVx_Sw_Init+0x38>
 800ee98:	f242 1321 	movw	r3, #8481	@ 0x2121
 800ee9c:	e057      	b.n	800ef4e <phalMfpEVx_Sw_Init+0xe8>

    PH_ASSERT_NULL_PARAM(pTMIDataParams, PH_COMP_AL_MFPEVX);
 800ee9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eea0:	2b00      	cmp	r3, #0
 800eea2:	d102      	bne.n	800eeaa <phalMfpEVx_Sw_Init+0x44>
 800eea4:	f242 1321 	movw	r3, #8481	@ 0x2121
 800eea8:	e051      	b.n	800ef4e <phalMfpEVx_Sw_Init+0xe8>

#ifdef NXPBUILD__PHAL_VCA
    PH_ASSERT_NULL_PARAM(pVCADataParams, PH_COMP_AL_MFPEVX);
 800eeaa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eeac:	2b00      	cmp	r3, #0
 800eeae:	d102      	bne.n	800eeb6 <phalMfpEVx_Sw_Init+0x50>
 800eeb0:	f242 1321 	movw	r3, #8481	@ 0x2121
 800eeb4:	e04b      	b.n	800ef4e <phalMfpEVx_Sw_Init+0xe8>
#endif /* NXPBUILD__PHAL_VCA */

    /* init private data */
    pDataParams->wId = PH_COMP_AL_MFPEVX | PHAL_MFPEVX_SW_ID;
 800eeb6:	68fb      	ldr	r3, [r7, #12]
 800eeb8:	f242 1201 	movw	r2, #8449	@ 0x2101
 800eebc:	801a      	strh	r2, [r3, #0]
    pDataParams->pPalMifareDataParams = pPalMifareDataParams;
 800eebe:	68fb      	ldr	r3, [r7, #12]
 800eec0:	687a      	ldr	r2, [r7, #4]
 800eec2:	605a      	str	r2, [r3, #4]
    pDataParams->pKeyStoreDataParams = pKeyStoreDataParams;
 800eec4:	68fb      	ldr	r3, [r7, #12]
 800eec6:	683a      	ldr	r2, [r7, #0]
 800eec8:	609a      	str	r2, [r3, #8]
    pDataParams->pCryptoDataParamsEnc = pCryptoDataParamsEnc;
 800eeca:	68fb      	ldr	r3, [r7, #12]
 800eecc:	6a3a      	ldr	r2, [r7, #32]
 800eece:	60da      	str	r2, [r3, #12]
    pDataParams->pCryptoDataParamsMac = pCryptoDataParamsMac;
 800eed0:	68fb      	ldr	r3, [r7, #12]
 800eed2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800eed4:	611a      	str	r2, [r3, #16]
    pDataParams->pCryptoRngDataParams = pCryptoRngDataParams;
 800eed6:	68fb      	ldr	r3, [r7, #12]
 800eed8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800eeda:	615a      	str	r2, [r3, #20]
    pDataParams->pCryptoDiversifyDataParams = pCryptoDiversifyDataParams;
 800eedc:	68fb      	ldr	r3, [r7, #12]
 800eede:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800eee0:	619a      	str	r2, [r3, #24]
    pDataParams->pTMIDataParams = pTMIDataParams;
 800eee2:	68fb      	ldr	r3, [r7, #12]
 800eee4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800eee6:	61da      	str	r2, [r3, #28]
    pDataParams->bWrappedMode = 0x00;       /* Use native mode by default */
 800eee8:	68fb      	ldr	r3, [r7, #12]
 800eeea:	2200      	movs	r2, #0
 800eeec:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    pDataParams->bExtendedLenApdu = 0x00;       /* Use short length APDU by default */
 800eef0:	68fb      	ldr	r3, [r7, #12]
 800eef2:	2200      	movs	r2, #0
 800eef4:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
    pDataParams->pVCADataParams = pVCADataParams;
 800eef8:	68fb      	ldr	r3, [r7, #12]
 800eefa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800eefc:	621a      	str	r2, [r3, #32]
    pDataParams->bAuthMode = (uint8_t) PHAL_MFPEVX_NOTAUTHENTICATED;
 800eefe:	68fb      	ldr	r3, [r7, #12]
 800ef00:	2200      	movs	r2, #0
 800ef02:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    pDataParams->bSMMode = (uint8_t) PHAL_MFPEVX_SECURE_MESSAGE_EV0;
 800ef06:	68fb      	ldr	r3, [r7, #12]
 800ef08:	2200      	movs	r2, #0
 800ef0a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

    (void) memset(pDataParams->bSesAuthENCKey, 0x00, 16);
 800ef0e:	68fb      	ldr	r3, [r7, #12]
 800ef10:	3360      	adds	r3, #96	@ 0x60
 800ef12:	2210      	movs	r2, #16
 800ef14:	2100      	movs	r1, #0
 800ef16:	4618      	mov	r0, r3
 800ef18:	f013 fb8c 	bl	8022634 <memset>
    (void) memset(pDataParams->bSesAuthMACKey, 0x00, 16);
 800ef1c:	68fb      	ldr	r3, [r7, #12]
 800ef1e:	3370      	adds	r3, #112	@ 0x70
 800ef20:	2210      	movs	r2, #16
 800ef22:	2100      	movs	r1, #0
 800ef24:	4618      	mov	r0, r3
 800ef26:	f013 fb85 	bl	8022634 <memset>
    (void) memset(pDataParams->bIv, 0x00, 16);
 800ef2a:	68fb      	ldr	r3, [r7, #12]
 800ef2c:	3350      	adds	r3, #80	@ 0x50
 800ef2e:	2210      	movs	r2, #16
 800ef30:	2100      	movs	r1, #0
 800ef32:	4618      	mov	r0, r3
 800ef34:	f013 fb7e 	bl	8022634 <memset>

    /* clear the secure messaging state */
    PH_CHECK_SUCCESS_FCT(wStatus, phalMfpEVx_Sw_ResetSecMsgState(pDataParams));
 800ef38:	68f8      	ldr	r0, [r7, #12]
 800ef3a:	f000 f80c 	bl	800ef56 <phalMfpEVx_Sw_ResetSecMsgState>
 800ef3e:	4603      	mov	r3, r0
 800ef40:	82fb      	strh	r3, [r7, #22]
 800ef42:	8afb      	ldrh	r3, [r7, #22]
 800ef44:	2b00      	cmp	r3, #0
 800ef46:	d001      	beq.n	800ef4c <phalMfpEVx_Sw_Init+0xe6>
 800ef48:	8afb      	ldrh	r3, [r7, #22]
 800ef4a:	e000      	b.n	800ef4e <phalMfpEVx_Sw_Init+0xe8>

    return PH_ERR_SUCCESS;
 800ef4c:	2300      	movs	r3, #0
}
 800ef4e:	4618      	mov	r0, r3
 800ef50:	3718      	adds	r7, #24
 800ef52:	46bd      	mov	sp, r7
 800ef54:	bd80      	pop	{r7, pc}

0800ef56 <phalMfpEVx_Sw_ResetSecMsgState>:

/***************************************************************************************************************************************/
/* Mifare Plus EVx Software command for utility operations.                                                                            */
/***************************************************************************************************************************************/
phStatus_t phalMfpEVx_Sw_ResetSecMsgState(phalMfpEVx_Sw_DataParams_t * pDataParams)
{
 800ef56:	b580      	push	{r7, lr}
 800ef58:	b084      	sub	sp, #16
 800ef5a:	af00      	add	r7, sp, #0
 800ef5c:	6078      	str	r0, [r7, #4]
    phStatus_t wStatus = 0;
 800ef5e:	2300      	movs	r3, #0
 800ef60:	81fb      	strh	r3, [r7, #14]

    pDataParams->wRCtr = 0;
 800ef62:	687b      	ldr	r3, [r7, #4]
 800ef64:	2200      	movs	r2, #0
 800ef66:	849a      	strh	r2, [r3, #36]	@ 0x24
    pDataParams->wWCtr = 0;
 800ef68:	687b      	ldr	r3, [r7, #4]
 800ef6a:	2200      	movs	r2, #0
 800ef6c:	84da      	strh	r2, [r3, #38]	@ 0x26
    pDataParams->bNumUnprocessedReadMacBytes = 0;
 800ef6e:	687b      	ldr	r3, [r7, #4]
 800ef70:	2200      	movs	r2, #0
 800ef72:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
    pDataParams->bFirstRead = 1;
 800ef76:	687b      	ldr	r3, [r7, #4]
 800ef78:	2201      	movs	r2, #1
 800ef7a:	f883 204f 	strb.w	r2, [r3, #79]	@ 0x4f
    pDataParams->bSMMode = (uint8_t) PHAL_MFPEVX_SECURE_MESSAGE_EV0;
 800ef7e:	687b      	ldr	r3, [r7, #4]
 800ef80:	2200      	movs	r2, #0
 800ef82:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

    /* State machine should be handled in a way where L3 activation or L4 activation shouldnot be lost */
    if((pDataParams->bAuthMode == PHAL_MFPEVX_SL3_MFP_AUTHENTICATED) ||
 800ef86:	687b      	ldr	r3, [r7, #4]
 800ef88:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800ef8c:	2b03      	cmp	r3, #3
 800ef8e:	d009      	beq.n	800efa4 <phalMfpEVx_Sw_ResetSecMsgState+0x4e>
        (pDataParams->bAuthMode == PHAL_MFPEVX_SL1_MFP_AUTHENTICATED) ||
 800ef90:	687b      	ldr	r3, [r7, #4]
 800ef92:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
    if((pDataParams->bAuthMode == PHAL_MFPEVX_SL3_MFP_AUTHENTICATED) ||
 800ef96:	2b02      	cmp	r3, #2
 800ef98:	d004      	beq.n	800efa4 <phalMfpEVx_Sw_ResetSecMsgState+0x4e>
        (pDataParams->bAuthMode == PHAL_MFPEVX_NOT_AUTHENTICATED_L4))
 800ef9a:	687b      	ldr	r3, [r7, #4]
 800ef9c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
        (pDataParams->bAuthMode == PHAL_MFPEVX_SL1_MFP_AUTHENTICATED) ||
 800efa0:	2b05      	cmp	r3, #5
 800efa2:	d104      	bne.n	800efae <phalMfpEVx_Sw_ResetSecMsgState+0x58>
    {
        pDataParams->bAuthMode = PHAL_MFPEVX_NOT_AUTHENTICATED_L4;
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	2205      	movs	r2, #5
 800efa8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
 800efac:	e012      	b.n	800efd4 <phalMfpEVx_Sw_ResetSecMsgState+0x7e>
    }
    else if((pDataParams->bAuthMode == PHAL_MFPEVX_NOT_AUTHENTICATED_L3) ||
 800efae:	687b      	ldr	r3, [r7, #4]
 800efb0:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800efb4:	2b04      	cmp	r3, #4
 800efb6:	d004      	beq.n	800efc2 <phalMfpEVx_Sw_ResetSecMsgState+0x6c>
        (pDataParams->bAuthMode == PHAL_MFPEVX_SL1_MIFARE_AUTHENTICATED))
 800efb8:	687b      	ldr	r3, [r7, #4]
 800efba:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
    else if((pDataParams->bAuthMode == PHAL_MFPEVX_NOT_AUTHENTICATED_L3) ||
 800efbe:	2b01      	cmp	r3, #1
 800efc0:	d104      	bne.n	800efcc <phalMfpEVx_Sw_ResetSecMsgState+0x76>
    {
        pDataParams->bAuthMode = PHAL_MFPEVX_NOT_AUTHENTICATED_L3;
 800efc2:	687b      	ldr	r3, [r7, #4]
 800efc4:	2204      	movs	r2, #4
 800efc6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
 800efca:	e003      	b.n	800efd4 <phalMfpEVx_Sw_ResetSecMsgState+0x7e>
    }
    else
    {
        pDataParams->bAuthMode = PHAL_MFPEVX_NOTAUTHENTICATED;
 800efcc:	687b      	ldr	r3, [r7, #4]
 800efce:	2200      	movs	r2, #0
 800efd0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    }

    (void) memset(pDataParams->bIv, 0x00, (size_t) sizeof(pDataParams->bIv));
 800efd4:	687b      	ldr	r3, [r7, #4]
 800efd6:	3350      	adds	r3, #80	@ 0x50
 800efd8:	2210      	movs	r2, #16
 800efda:	2100      	movs	r1, #0
 800efdc:	4618      	mov	r0, r3
 800efde:	f013 fb29 	bl	8022634 <memset>
    (void) memset(pDataParams->bSesAuthENCKey, 0x00, (size_t) sizeof(pDataParams->bSesAuthENCKey));
 800efe2:	687b      	ldr	r3, [r7, #4]
 800efe4:	3360      	adds	r3, #96	@ 0x60
 800efe6:	2210      	movs	r2, #16
 800efe8:	2100      	movs	r1, #0
 800efea:	4618      	mov	r0, r3
 800efec:	f013 fb22 	bl	8022634 <memset>
    (void) memset(pDataParams->bSesAuthMACKey, 0x00, (size_t) sizeof(pDataParams->bSesAuthMACKey));
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	3370      	adds	r3, #112	@ 0x70
 800eff4:	2210      	movs	r2, #16
 800eff6:	2100      	movs	r1, #0
 800eff8:	4618      	mov	r0, r3
 800effa:	f013 fb1b 	bl	8022634 <memset>

    (void) memset(pDataParams->bTi, 0x00, PHAL_MFPEVX_SIZE_TI);
 800effe:	687b      	ldr	r3, [r7, #4]
 800f000:	332a      	adds	r3, #42	@ 0x2a
 800f002:	2204      	movs	r2, #4
 800f004:	2100      	movs	r1, #0
 800f006:	4618      	mov	r0, r3
 800f008:	f013 fb14 	bl	8022634 <memset>

    wStatus = phTMIUtils_ActivateTMICollection((phTMIUtils_t *) pDataParams->pTMIDataParams, PH_TMIUTILS_RESET_TMI);
 800f00c:	687b      	ldr	r3, [r7, #4]
 800f00e:	69db      	ldr	r3, [r3, #28]
 800f010:	2104      	movs	r1, #4
 800f012:	4618      	mov	r0, r3
 800f014:	f7fa fb48 	bl	80096a8 <phTMIUtils_ActivateTMICollection>
 800f018:	4603      	mov	r3, r0
 800f01a:	81fb      	strh	r3, [r7, #14]

#ifdef NXPBUILD__PHAL_VCA
    /* Update the authentication state if VCA PC feature is required by the application. */
    if(pDataParams->pVCADataParams != NULL)
 800f01c:	687b      	ldr	r3, [r7, #4]
 800f01e:	6a1b      	ldr	r3, [r3, #32]
 800f020:	2b00      	cmp	r3, #0
 800f022:	d009      	beq.n	800f038 <phalMfpEVx_Sw_ResetSecMsgState+0xe2>
    {
        wStatus = phalVca_SetSessionKeyUtility(pDataParams->pVCADataParams, pDataParams->bSesAuthMACKey,
 800f024:	687b      	ldr	r3, [r7, #4]
 800f026:	6a18      	ldr	r0, [r3, #32]
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	3370      	adds	r3, #112	@ 0x70
 800f02c:	2200      	movs	r2, #0
 800f02e:	4619      	mov	r1, r3
 800f030:	f000 fa8b 	bl	800f54a <phalVca_SetSessionKeyUtility>
 800f034:	4603      	mov	r3, r0
 800f036:	81fb      	strh	r3, [r7, #14]
            PHAL_MFPEVX_NOTAUTHENTICATED);
    }
#endif /* NXPBUILD__PHAL_VCA */

    return PH_ADD_COMPCODE(wStatus, PH_COMP_AL_MFPEVX);
 800f038:	89fb      	ldrh	r3, [r7, #14]
 800f03a:	2b00      	cmp	r3, #0
 800f03c:	d00b      	beq.n	800f056 <phalMfpEVx_Sw_ResetSecMsgState+0x100>
 800f03e:	89fb      	ldrh	r3, [r7, #14]
 800f040:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800f044:	2b00      	cmp	r3, #0
 800f046:	d106      	bne.n	800f056 <phalMfpEVx_Sw_ResetSecMsgState+0x100>
 800f048:	89fb      	ldrh	r3, [r7, #14]
 800f04a:	b2db      	uxtb	r3, r3
 800f04c:	b29b      	uxth	r3, r3
 800f04e:	f443 5304 	orr.w	r3, r3, #8448	@ 0x2100
 800f052:	b29b      	uxth	r3, r3
 800f054:	e000      	b.n	800f058 <phalMfpEVx_Sw_ResetSecMsgState+0x102>
 800f056:	89fb      	ldrh	r3, [r7, #14]
}
 800f058:	4618      	mov	r0, r3
 800f05a:	3710      	adds	r7, #16
 800f05c:	46bd      	mov	sp, r7
 800f05e:	bd80      	pop	{r7, pc}

0800f060 <phalMful_Sw_Init>:
                            void * pPalMifareDataParams,
                            void * pKeyStoreDataParams,
                            void * pCryptoDataParams,
                            void * pCryptoRngDataParams
                            )
{
 800f060:	b480      	push	{r7}
 800f062:	b085      	sub	sp, #20
 800f064:	af00      	add	r7, sp, #0
 800f066:	60f8      	str	r0, [r7, #12]
 800f068:	607a      	str	r2, [r7, #4]
 800f06a:	603b      	str	r3, [r7, #0]
 800f06c:	460b      	mov	r3, r1
 800f06e:	817b      	strh	r3, [r7, #10]
    if (sizeof(phalMful_Sw_DataParams_t) != wSizeOfDataParams)
 800f070:	897b      	ldrh	r3, [r7, #10]
 800f072:	2b1c      	cmp	r3, #28
 800f074:	d002      	beq.n	800f07c <phalMful_Sw_Init+0x1c>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_AL_MFUL);
 800f076:	f44f 5389 	mov.w	r3, #4384	@ 0x1120
 800f07a:	e026      	b.n	800f0ca <phalMful_Sw_Init+0x6a>
    }
    PH_ASSERT_NULL (pDataParams);
 800f07c:	68fb      	ldr	r3, [r7, #12]
 800f07e:	2b00      	cmp	r3, #0
 800f080:	d101      	bne.n	800f086 <phalMful_Sw_Init+0x26>
 800f082:	2321      	movs	r3, #33	@ 0x21
 800f084:	e021      	b.n	800f0ca <phalMful_Sw_Init+0x6a>
    PH_ASSERT_NULL (pPalMifareDataParams);
 800f086:	687b      	ldr	r3, [r7, #4]
 800f088:	2b00      	cmp	r3, #0
 800f08a:	d101      	bne.n	800f090 <phalMful_Sw_Init+0x30>
 800f08c:	2321      	movs	r3, #33	@ 0x21
 800f08e:	e01c      	b.n	800f0ca <phalMful_Sw_Init+0x6a>

    /* init private data */
    pDataParams->wId                    = PH_COMP_AL_MFUL | PHAL_MFUL_SW_ID;
 800f090:	68fb      	ldr	r3, [r7, #12]
 800f092:	f241 1201 	movw	r2, #4353	@ 0x1101
 800f096:	801a      	strh	r2, [r3, #0]
    pDataParams->pPalMifareDataParams   = pPalMifareDataParams;
 800f098:	68fb      	ldr	r3, [r7, #12]
 800f09a:	687a      	ldr	r2, [r7, #4]
 800f09c:	605a      	str	r2, [r3, #4]
    pDataParams->pKeyStoreDataParams    = pKeyStoreDataParams;
 800f09e:	68fb      	ldr	r3, [r7, #12]
 800f0a0:	683a      	ldr	r2, [r7, #0]
 800f0a2:	609a      	str	r2, [r3, #8]
    pDataParams->pCryptoDataParams      = pCryptoDataParams;
 800f0a4:	68fb      	ldr	r3, [r7, #12]
 800f0a6:	69ba      	ldr	r2, [r7, #24]
 800f0a8:	60da      	str	r2, [r3, #12]
    pDataParams->pCryptoRngDataParams   = pCryptoRngDataParams;
 800f0aa:	68fb      	ldr	r3, [r7, #12]
 800f0ac:	69fa      	ldr	r2, [r7, #28]
 800f0ae:	611a      	str	r2, [r3, #16]
    pDataParams->bAuthMode              = PHAL_MFUL_NOT_AUTHENTICATED;
 800f0b0:	68fb      	ldr	r3, [r7, #12]
 800f0b2:	22ff      	movs	r2, #255	@ 0xff
 800f0b4:	761a      	strb	r2, [r3, #24]
    pDataParams->bCMACReq               = PH_OFF;
 800f0b6:	68fb      	ldr	r3, [r7, #12]
 800f0b8:	2200      	movs	r2, #0
 800f0ba:	751a      	strb	r2, [r3, #20]
    pDataParams->wCmdCtr                = 0x00U;
 800f0bc:	68fb      	ldr	r3, [r7, #12]
 800f0be:	2200      	movs	r2, #0
 800f0c0:	82da      	strh	r2, [r3, #22]
    pDataParams->bAdditionalInfo        = 0x00U;
 800f0c2:	68fb      	ldr	r3, [r7, #12]
 800f0c4:	2200      	movs	r2, #0
 800f0c6:	765a      	strb	r2, [r3, #25]
    return PH_ERR_SUCCESS;
 800f0c8:	2300      	movs	r3, #0
}
 800f0ca:	4618      	mov	r0, r3
 800f0cc:	3714      	adds	r7, #20
 800f0ce:	46bd      	mov	sp, r7
 800f0d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0d4:	4770      	bx	lr

0800f0d6 <phalT1T_Sw_Init>:
phStatus_t phalT1T_Sw_Init(
                           phalT1T_Sw_DataParams_t * pDataParams,
                           uint16_t wSizeOfDataParams,
                           void * pPalI14443p3aDataParams
                           )
{
 800f0d6:	b480      	push	{r7}
 800f0d8:	b085      	sub	sp, #20
 800f0da:	af00      	add	r7, sp, #0
 800f0dc:	60f8      	str	r0, [r7, #12]
 800f0de:	460b      	mov	r3, r1
 800f0e0:	607a      	str	r2, [r7, #4]
 800f0e2:	817b      	strh	r3, [r7, #10]
    if (sizeof(phalT1T_Sw_DataParams_t) != wSizeOfDataParams)
 800f0e4:	897b      	ldrh	r3, [r7, #10]
 800f0e6:	2b10      	cmp	r3, #16
 800f0e8:	d002      	beq.n	800f0f0 <phalT1T_Sw_Init+0x1a>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_AL_T1T);
 800f0ea:	f44f 53e1 	mov.w	r3, #7200	@ 0x1c20
 800f0ee:	e011      	b.n	800f114 <phalT1T_Sw_Init+0x3e>
    }

    PH_ASSERT_NULL (pDataParams);
 800f0f0:	68fb      	ldr	r3, [r7, #12]
 800f0f2:	2b00      	cmp	r3, #0
 800f0f4:	d101      	bne.n	800f0fa <phalT1T_Sw_Init+0x24>
 800f0f6:	2321      	movs	r3, #33	@ 0x21
 800f0f8:	e00c      	b.n	800f114 <phalT1T_Sw_Init+0x3e>
    PH_ASSERT_NULL (pPalI14443p3aDataParams);
 800f0fa:	687b      	ldr	r3, [r7, #4]
 800f0fc:	2b00      	cmp	r3, #0
 800f0fe:	d101      	bne.n	800f104 <phalT1T_Sw_Init+0x2e>
 800f100:	2321      	movs	r3, #33	@ 0x21
 800f102:	e007      	b.n	800f114 <phalT1T_Sw_Init+0x3e>

    /* Initialize private data */
    pDataParams->wId = PH_COMP_AL_T1T | PHAL_T1T_SW_ID;
 800f104:	68fb      	ldr	r3, [r7, #12]
 800f106:	f641 4201 	movw	r2, #7169	@ 0x1c01
 800f10a:	801a      	strh	r2, [r3, #0]
    pDataParams->pPalI14443p3aDataParams = pPalI14443p3aDataParams;
 800f10c:	68fb      	ldr	r3, [r7, #12]
 800f10e:	687a      	ldr	r2, [r7, #4]
 800f110:	605a      	str	r2, [r3, #4]

    return PH_ERR_SUCCESS;
 800f112:	2300      	movs	r3, #0
}
 800f114:	4618      	mov	r0, r3
 800f116:	3714      	adds	r7, #20
 800f118:	46bd      	mov	sp, r7
 800f11a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f11e:	4770      	bx	lr

0800f120 <phalT1T_Sw_ReadUID>:
phStatus_t phalT1T_Sw_ReadUID(
                              phalT1T_Sw_DataParams_t * pDataParams,
                              uint8_t * pUid,
                              uint16_t * pLength
                              )
{
 800f120:	b580      	push	{r7, lr}
 800f122:	b08c      	sub	sp, #48	@ 0x30
 800f124:	af02      	add	r7, sp, #8
 800f126:	60f8      	str	r0, [r7, #12]
 800f128:	60b9      	str	r1, [r7, #8]
 800f12a:	607a      	str	r2, [r7, #4]
    phStatus_t PH_MEMLOC_REM statusTmp;
    uint8_t    PH_MEMLOC_REM bCountLoop;
    uint8_t *  PH_MEMLOC_REM pRxBuffer = NULL;
 800f12c:	2300      	movs	r3, #0
 800f12e:	61fb      	str	r3, [r7, #28]
    uint16_t   PH_MEMLOC_REM wTxLength = 7;
 800f130:	2307      	movs	r3, #7
 800f132:	84bb      	strh	r3, [r7, #36]	@ 0x24
    uint16_t   PH_MEMLOC_REM wUIDLength = 4;
 800f134:	2304      	movs	r3, #4
 800f136:	847b      	strh	r3, [r7, #34]	@ 0x22
    uint8_t    PH_MEMLOC_REM abTxBuffer[] = {PHAL_T1T_CMD_READUID, 0x00,
 800f138:	2378      	movs	r3, #120	@ 0x78
 800f13a:	617b      	str	r3, [r7, #20]
 800f13c:	f107 0318 	add.w	r3, r7, #24
 800f140:	2100      	movs	r1, #0
 800f142:	460a      	mov	r2, r1
 800f144:	801a      	strh	r2, [r3, #0]
 800f146:	460a      	mov	r2, r1
 800f148:	709a      	strb	r2, [r3, #2]
                                             0x00, 0x00, 0x00, 0x00, 0x00};

    /* Set command timeout */
    PH_CHECK_SUCCESS_FCT(statusTmp, phpalI14443p3a_SetConfig(
 800f14a:	68fb      	ldr	r3, [r7, #12]
 800f14c:	685b      	ldr	r3, [r3, #4]
 800f14e:	f240 1223 	movw	r2, #291	@ 0x123
 800f152:	2103      	movs	r1, #3
 800f154:	4618      	mov	r0, r3
 800f156:	f006 ffdc 	bl	8016112 <phpalI14443p3a_Sw_SetConfig>
 800f15a:	4603      	mov	r3, r0
 800f15c:	843b      	strh	r3, [r7, #32]
 800f15e:	8c3b      	ldrh	r3, [r7, #32]
 800f160:	2b00      	cmp	r3, #0
 800f162:	d001      	beq.n	800f168 <phalT1T_Sw_ReadUID+0x48>
 800f164:	8c3b      	ldrh	r3, [r7, #32]
 800f166:	e05c      	b.n	800f222 <phalT1T_Sw_ReadUID+0x102>
        pDataParams->pPalI14443p3aDataParams,
        PHPAL_I14443P3A_CONFIG_TIMEOUT_VALUE_US,
        PHAL_T1T_SW_READ_TIME_US + PHAL_T1T_SW_EXT_TIME_US));

    /* Send and receive the data */
    PH_CHECK_SUCCESS_FCT(statusTmp, phpalI14443p3a_Exchange(
 800f168:	68fb      	ldr	r3, [r7, #12]
 800f16a:	6858      	ldr	r0, [r3, #4]
 800f16c:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 800f16e:	f107 0214 	add.w	r2, r7, #20
 800f172:	687b      	ldr	r3, [r7, #4]
 800f174:	9301      	str	r3, [sp, #4]
 800f176:	f107 031c 	add.w	r3, r7, #28
 800f17a:	9300      	str	r3, [sp, #0]
 800f17c:	460b      	mov	r3, r1
 800f17e:	2100      	movs	r1, #0
 800f180:	f007 fc72 	bl	8016a68 <phpalI14443p3a_Sw_Exchange>
 800f184:	4603      	mov	r3, r0
 800f186:	843b      	strh	r3, [r7, #32]
 800f188:	8c3b      	ldrh	r3, [r7, #32]
 800f18a:	2b00      	cmp	r3, #0
 800f18c:	d001      	beq.n	800f192 <phalT1T_Sw_ReadUID+0x72>
 800f18e:	8c3b      	ldrh	r3, [r7, #32]
 800f190:	e047      	b.n	800f222 <phalT1T_Sw_ReadUID+0x102>
        &abTxBuffer[0],
        wTxLength,
        &pRxBuffer,
        pLength));

    if(((phpalI14443p3a_Sw_DataParams_t*)(pDataParams->pPalI14443p3aDataParams))->bOpeMode == RD_LIB_MODE_NFC)
 800f192:	68fb      	ldr	r3, [r7, #12]
 800f194:	685b      	ldr	r3, [r3, #4]
 800f196:	7d1b      	ldrb	r3, [r3, #20]
 800f198:	2b02      	cmp	r3, #2
 800f19a:	d10c      	bne.n	800f1b6 <phalT1T_Sw_ReadUID+0x96>
    {
        /* Check received length. NFC Digital Protocol 1.1-10.6.2.1 */
        if ((*pLength != PHAL_T1T_READUID_RESP_LEN) ||
 800f19c:	687b      	ldr	r3, [r7, #4]
 800f19e:	881b      	ldrh	r3, [r3, #0]
 800f1a0:	2b06      	cmp	r3, #6
 800f1a2:	d105      	bne.n	800f1b0 <phalT1T_Sw_ReadUID+0x90>
            ((pRxBuffer[0] & PHAL_T1T_HEADER_ROM0) != PHAL_T1T_HEADER_ROM0))
 800f1a4:	69fb      	ldr	r3, [r7, #28]
 800f1a6:	781b      	ldrb	r3, [r3, #0]
 800f1a8:	f003 0310 	and.w	r3, r3, #16
        if ((*pLength != PHAL_T1T_READUID_RESP_LEN) ||
 800f1ac:	2b00      	cmp	r3, #0
 800f1ae:	d109      	bne.n	800f1c4 <phalT1T_Sw_ReadUID+0xa4>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_AL_T1T);
 800f1b0:	f641 4306 	movw	r3, #7174	@ 0x1c06
 800f1b4:	e035      	b.n	800f222 <phalT1T_Sw_ReadUID+0x102>
        }
    }
    else
    {
        if (*pLength != PHAL_T1T_READUID_RESP_LEN)
 800f1b6:	687b      	ldr	r3, [r7, #4]
 800f1b8:	881b      	ldrh	r3, [r3, #0]
 800f1ba:	2b06      	cmp	r3, #6
 800f1bc:	d002      	beq.n	800f1c4 <phalT1T_Sw_ReadUID+0xa4>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_AL_T1T);
 800f1be:	f641 4306 	movw	r3, #7174	@ 0x1c06
 800f1c2:	e02e      	b.n	800f222 <phalT1T_Sw_ReadUID+0x102>
        }
    }

    /* Update the Header ROM bytes */
    pDataParams->abHR[0] = pRxBuffer[0];
 800f1c4:	69fb      	ldr	r3, [r7, #28]
 800f1c6:	781a      	ldrb	r2, [r3, #0]
 800f1c8:	68fb      	ldr	r3, [r7, #12]
 800f1ca:	721a      	strb	r2, [r3, #8]
    pDataParams->abHR[1] = pRxBuffer[1];
 800f1cc:	69fb      	ldr	r3, [r7, #28]
 800f1ce:	785a      	ldrb	r2, [r3, #1]
 800f1d0:	68fb      	ldr	r3, [r7, #12]
 800f1d2:	725a      	strb	r2, [r3, #9]

    /* Update the UID */
    for(bCountLoop = 0; bCountLoop < 4U; bCountLoop++)
 800f1d4:	2300      	movs	r3, #0
 800f1d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800f1da:	e01a      	b.n	800f212 <phalT1T_Sw_ReadUID+0xf2>
    {
        pDataParams->abUid[bCountLoop] = pRxBuffer[bCountLoop+2U];
 800f1dc:	69fa      	ldr	r2, [r7, #28]
 800f1de:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f1e2:	3302      	adds	r3, #2
 800f1e4:	441a      	add	r2, r3
 800f1e6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f1ea:	7811      	ldrb	r1, [r2, #0]
 800f1ec:	68fa      	ldr	r2, [r7, #12]
 800f1ee:	4413      	add	r3, r2
 800f1f0:	460a      	mov	r2, r1
 800f1f2:	729a      	strb	r2, [r3, #10]
        pUid[bCountLoop] = pDataParams->abUid[bCountLoop];
 800f1f4:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800f1f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f1fc:	68b9      	ldr	r1, [r7, #8]
 800f1fe:	440b      	add	r3, r1
 800f200:	68f9      	ldr	r1, [r7, #12]
 800f202:	440a      	add	r2, r1
 800f204:	7a92      	ldrb	r2, [r2, #10]
 800f206:	701a      	strb	r2, [r3, #0]
    for(bCountLoop = 0; bCountLoop < 4U; bCountLoop++)
 800f208:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f20c:	3301      	adds	r3, #1
 800f20e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800f212:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f216:	2b03      	cmp	r3, #3
 800f218:	d9e0      	bls.n	800f1dc <phalT1T_Sw_ReadUID+0xbc>
    }

    (*pLength) = wUIDLength;   /* UID length */
 800f21a:	687b      	ldr	r3, [r7, #4]
 800f21c:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800f21e:	801a      	strh	r2, [r3, #0]

    return PH_ERR_SUCCESS;
 800f220:	2300      	movs	r3, #0
}
 800f222:	4618      	mov	r0, r3
 800f224:	3728      	adds	r7, #40	@ 0x28
 800f226:	46bd      	mov	sp, r7
 800f228:	bd80      	pop	{r7, pc}

0800f22a <phalTop_Sw_Init>:
                           void * pAlFelica,
                           void * pPalMifareDataParams,
                           void * pAl15693,
                           void * pPalI14443paDataParams
                           )
{
 800f22a:	b580      	push	{r7, lr}
 800f22c:	b084      	sub	sp, #16
 800f22e:	af00      	add	r7, sp, #0
 800f230:	60f8      	str	r0, [r7, #12]
 800f232:	607a      	str	r2, [r7, #4]
 800f234:	603b      	str	r3, [r7, #0]
 800f236:	460b      	mov	r3, r1
 800f238:	817b      	strh	r3, [r7, #10]
    if (sizeof(phalTop_Sw_DataParams_t) != wSizeOfDataParams)
 800f23a:	897b      	ldrh	r3, [r7, #10]
 800f23c:	2b80      	cmp	r3, #128	@ 0x80
 800f23e:	d002      	beq.n	800f246 <phalTop_Sw_Init+0x1c>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_AL_TOP);
 800f240:	f44f 53e9 	mov.w	r3, #7456	@ 0x1d20
 800f244:	e01e      	b.n	800f284 <phalTop_Sw_Init+0x5a>
    }

    PH_ASSERT_NULL (pDataParams);
 800f246:	68fb      	ldr	r3, [r7, #12]
 800f248:	2b00      	cmp	r3, #0
 800f24a:	d101      	bne.n	800f250 <phalTop_Sw_Init+0x26>
 800f24c:	2321      	movs	r3, #33	@ 0x21
 800f24e:	e019      	b.n	800f284 <phalTop_Sw_Init+0x5a>

    pDataParams->wId = PH_COMP_AL_TOP | PHAL_TOP_SW_ID;
 800f250:	68fb      	ldr	r3, [r7, #12]
 800f252:	f641 5201 	movw	r2, #7425	@ 0x1d01
 800f256:	801a      	strh	r2, [r3, #0]
    pDataParams->pTopTagsDataParams[0] = pAlT1T;
 800f258:	68fb      	ldr	r3, [r7, #12]
 800f25a:	687a      	ldr	r2, [r7, #4]
 800f25c:	611a      	str	r2, [r3, #16]
    pDataParams->pTopTagsDataParams[1] = pAlMful;
 800f25e:	68fb      	ldr	r3, [r7, #12]
 800f260:	683a      	ldr	r2, [r7, #0]
 800f262:	615a      	str	r2, [r3, #20]
    pDataParams->pTopTagsDataParams[2] = pAlFelica;
 800f264:	68fb      	ldr	r3, [r7, #12]
 800f266:	69ba      	ldr	r2, [r7, #24]
 800f268:	619a      	str	r2, [r3, #24]
    pDataParams->pTopTagsDataParams[3] = pPalMifareDataParams;
 800f26a:	68fb      	ldr	r3, [r7, #12]
 800f26c:	69fa      	ldr	r2, [r7, #28]
 800f26e:	61da      	str	r2, [r3, #28]
    pDataParams->pTopTagsDataParams[4] = pAl15693;
 800f270:	68fb      	ldr	r3, [r7, #12]
 800f272:	6a3a      	ldr	r2, [r7, #32]
 800f274:	621a      	str	r2, [r3, #32]
    pDataParams->pTopTagsDataParams[5] = pPalI14443paDataParams;
 800f276:	68fb      	ldr	r3, [r7, #12]
 800f278:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f27a:	625a      	str	r2, [r3, #36]	@ 0x24

    return phalTop_Sw_Reset(pDataParams);
 800f27c:	68f8      	ldr	r0, [r7, #12]
 800f27e:	f000 f805 	bl	800f28c <phalTop_Sw_Reset>
 800f282:	4603      	mov	r3, r0
}
 800f284:	4618      	mov	r0, r3
 800f286:	3710      	adds	r7, #16
 800f288:	46bd      	mov	sp, r7
 800f28a:	bd80      	pop	{r7, pc}

0800f28c <phalTop_Sw_Reset>:
}

phStatus_t phalTop_Sw_Reset(
                            phalTop_Sw_DataParams_t * pDataParams
                            )
{
 800f28c:	b580      	push	{r7, lr}
 800f28e:	b082      	sub	sp, #8
 800f290:	af00      	add	r7, sp, #0
 800f292:	6078      	str	r0, [r7, #4]

    /* Reset common variables */
    pDataParams->bTagState = 0;
 800f294:	687b      	ldr	r3, [r7, #4]
 800f296:	2200      	movs	r2, #0
 800f298:	711a      	strb	r2, [r3, #4]
    pDataParams->bTagType = 0;
 800f29a:	687b      	ldr	r3, [r7, #4]
 800f29c:	2200      	movs	r2, #0
 800f29e:	709a      	strb	r2, [r3, #2]
    pDataParams->bVno = 0;
 800f2a0:	687b      	ldr	r3, [r7, #4]
 800f2a2:	2200      	movs	r2, #0
 800f2a4:	70da      	strb	r2, [r3, #3]
    pDataParams->dwNdefLength = 0;
 800f2a6:	687b      	ldr	r3, [r7, #4]
 800f2a8:	2200      	movs	r2, #0
 800f2aa:	609a      	str	r2, [r3, #8]
    pDataParams->dwMaxNdefLength = 0;
 800f2ac:	687b      	ldr	r3, [r7, #4]
 800f2ae:	2200      	movs	r2, #0
 800f2b0:	60da      	str	r2, [r3, #12]

    (void)memset(&pDataParams->ualTop, 0x00, (size_t)(sizeof(pDataParams->ualTop)));
 800f2b2:	687b      	ldr	r3, [r7, #4]
 800f2b4:	3328      	adds	r3, #40	@ 0x28
 800f2b6:	2258      	movs	r2, #88	@ 0x58
 800f2b8:	2100      	movs	r1, #0
 800f2ba:	4618      	mov	r0, r3
 800f2bc:	f013 f9ba 	bl	8022634 <memset>

    return PH_ERR_SUCCESS;
 800f2c0:	2300      	movs	r3, #0
}
 800f2c2:	4618      	mov	r0, r3
 800f2c4:	3708      	adds	r7, #8
 800f2c6:	46bd      	mov	sp, r7
 800f2c8:	bd80      	pop	{r7, pc}

0800f2ca <phalVca_Sw_Init>:
#endif /* NXPBUILD__PH_CRYPTOSYM */

phStatus_t phalVca_Sw_Init(phalVca_Sw_DataParams_t * pDataParams, uint16_t wSizeOfDataParams,  void * pPalMifareDataParams, void * pKeyStoreDataParams,
    void * pCryptoDataParams, void * pCryptoRngDataParams, phalVca_Sw_IidTableEntry_t * pIidTableStorage, uint16_t wNumIidTableStorageEntries,
    phalVca_Sw_CardTableEntry_t * pCardTableStorage, uint16_t wNumCardTableStorageEntries)
{
 800f2ca:	b480      	push	{r7}
 800f2cc:	b085      	sub	sp, #20
 800f2ce:	af00      	add	r7, sp, #0
 800f2d0:	60f8      	str	r0, [r7, #12]
 800f2d2:	607a      	str	r2, [r7, #4]
 800f2d4:	603b      	str	r3, [r7, #0]
 800f2d6:	460b      	mov	r3, r1
 800f2d8:	817b      	strh	r3, [r7, #10]
    if (sizeof(phalVca_Sw_DataParams_t) != wSizeOfDataParams)
 800f2da:	897b      	ldrh	r3, [r7, #10]
 800f2dc:	2b54      	cmp	r3, #84	@ 0x54
 800f2de:	d002      	beq.n	800f2e6 <phalVca_Sw_Init+0x1c>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_AL_VCA);
 800f2e0:	f44f 5399 	mov.w	r3, #4896	@ 0x1320
 800f2e4:	e06d      	b.n	800f3c2 <phalVca_Sw_Init+0xf8>
    }

    PH_ASSERT_NULL_DATA_PARAM (pDataParams, PH_COMP_AL_VCA);
 800f2e6:	68fb      	ldr	r3, [r7, #12]
 800f2e8:	2b00      	cmp	r3, #0
 800f2ea:	d102      	bne.n	800f2f2 <phalVca_Sw_Init+0x28>
 800f2ec:	f44f 5399 	mov.w	r3, #4896	@ 0x1320
 800f2f0:	e067      	b.n	800f3c2 <phalVca_Sw_Init+0xf8>
    PH_ASSERT_NULL_PARAM (pPalMifareDataParams, PH_COMP_AL_VCA);
 800f2f2:	687b      	ldr	r3, [r7, #4]
 800f2f4:	2b00      	cmp	r3, #0
 800f2f6:	d102      	bne.n	800f2fe <phalVca_Sw_Init+0x34>
 800f2f8:	f241 3321 	movw	r3, #4897	@ 0x1321
 800f2fc:	e061      	b.n	800f3c2 <phalVca_Sw_Init+0xf8>

#ifdef NXPBUILD__PH_CRYPTOSYM
    PH_ASSERT_NULL_PARAM (pKeyStoreDataParams, PH_COMP_AL_VCA);
 800f2fe:	683b      	ldr	r3, [r7, #0]
 800f300:	2b00      	cmp	r3, #0
 800f302:	d102      	bne.n	800f30a <phalVca_Sw_Init+0x40>
 800f304:	f241 3321 	movw	r3, #4897	@ 0x1321
 800f308:	e05b      	b.n	800f3c2 <phalVca_Sw_Init+0xf8>
    PH_ASSERT_NULL_PARAM (pCryptoDataParams, PH_COMP_AL_VCA);
 800f30a:	69bb      	ldr	r3, [r7, #24]
 800f30c:	2b00      	cmp	r3, #0
 800f30e:	d102      	bne.n	800f316 <phalVca_Sw_Init+0x4c>
 800f310:	f241 3321 	movw	r3, #4897	@ 0x1321
 800f314:	e055      	b.n	800f3c2 <phalVca_Sw_Init+0xf8>
    PH_ASSERT_NULL_PARAM (pCryptoRngDataParams, PH_COMP_AL_VCA);
 800f316:	69fb      	ldr	r3, [r7, #28]
 800f318:	2b00      	cmp	r3, #0
 800f31a:	d102      	bne.n	800f322 <phalVca_Sw_Init+0x58>
 800f31c:	f241 3321 	movw	r3, #4897	@ 0x1321
 800f320:	e04f      	b.n	800f3c2 <phalVca_Sw_Init+0xf8>
#endif /* NXPBUILD__PH_CRYPTOSYM */

    if (0U != (wNumIidTableStorageEntries)) PH_ASSERT_NULL_PARAM (pIidTableStorage, PH_COMP_AL_VCA);
 800f322:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f324:	2b00      	cmp	r3, #0
 800f326:	d005      	beq.n	800f334 <phalVca_Sw_Init+0x6a>
 800f328:	6a3b      	ldr	r3, [r7, #32]
 800f32a:	2b00      	cmp	r3, #0
 800f32c:	d102      	bne.n	800f334 <phalVca_Sw_Init+0x6a>
 800f32e:	f241 3321 	movw	r3, #4897	@ 0x1321
 800f332:	e046      	b.n	800f3c2 <phalVca_Sw_Init+0xf8>
    if (0U != (wNumCardTableStorageEntries)) PH_ASSERT_NULL_PARAM (pCardTableStorage, PH_COMP_AL_VCA);
 800f334:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800f336:	2b00      	cmp	r3, #0
 800f338:	d005      	beq.n	800f346 <phalVca_Sw_Init+0x7c>
 800f33a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f33c:	2b00      	cmp	r3, #0
 800f33e:	d102      	bne.n	800f346 <phalVca_Sw_Init+0x7c>
 800f340:	f241 3321 	movw	r3, #4897	@ 0x1321
 800f344:	e03d      	b.n	800f3c2 <phalVca_Sw_Init+0xf8>

    /* init private data */
    pDataParams->wId                    = PH_COMP_AL_VCA | PHAL_VCA_SW_ID;
 800f346:	68fb      	ldr	r3, [r7, #12]
 800f348:	f241 3201 	movw	r2, #4865	@ 0x1301
 800f34c:	801a      	strh	r2, [r3, #0]
    pDataParams->pPalMifareDataParams   = pPalMifareDataParams;
 800f34e:	68fb      	ldr	r3, [r7, #12]
 800f350:	687a      	ldr	r2, [r7, #4]
 800f352:	605a      	str	r2, [r3, #4]
    pDataParams->pKeyStoreDataParams    = pKeyStoreDataParams;
 800f354:	68fb      	ldr	r3, [r7, #12]
 800f356:	683a      	ldr	r2, [r7, #0]
 800f358:	609a      	str	r2, [r3, #8]
    pDataParams->pCryptoDataParams      = pCryptoDataParams;
 800f35a:	68fb      	ldr	r3, [r7, #12]
 800f35c:	69ba      	ldr	r2, [r7, #24]
 800f35e:	60da      	str	r2, [r3, #12]
    pDataParams->wCurrentCardTablePos   = 0;
 800f360:	68fb      	ldr	r3, [r7, #12]
 800f362:	2200      	movs	r2, #0
 800f364:	839a      	strh	r2, [r3, #28]
    pDataParams->pCardTable             = pCardTableStorage;
 800f366:	68fb      	ldr	r3, [r7, #12]
 800f368:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f36a:	615a      	str	r2, [r3, #20]
    pDataParams->wNumCardTableEntries   = wNumCardTableStorageEntries;
 800f36c:	68fb      	ldr	r3, [r7, #12]
 800f36e:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800f370:	83da      	strh	r2, [r3, #30]
    pDataParams->pIidTable              = pIidTableStorage;
 800f372:	68fb      	ldr	r3, [r7, #12]
 800f374:	6a3a      	ldr	r2, [r7, #32]
 800f376:	619a      	str	r2, [r3, #24]
    pDataParams->wCurrentIidTablePos    = 0;
 800f378:	68fb      	ldr	r3, [r7, #12]
 800f37a:	2200      	movs	r2, #0
 800f37c:	849a      	strh	r2, [r3, #36]	@ 0x24
    pDataParams->wNumIidTableEntries    = wNumIidTableStorageEntries;
 800f37e:	68fb      	ldr	r3, [r7, #12]
 800f380:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800f382:	841a      	strh	r2, [r3, #32]
    pDataParams->pCryptoRngDataParams   = pCryptoRngDataParams;
 800f384:	68fb      	ldr	r3, [r7, #12]
 800f386:	69fa      	ldr	r2, [r7, #28]
 800f388:	611a      	str	r2, [r3, #16]
    pDataParams->wAdditionalInfo        = PH_ERR_SUCCESS;
 800f38a:	68fb      	ldr	r3, [r7, #12]
 800f38c:	2200      	movs	r2, #0
 800f38e:	84da      	strh	r2, [r3, #38]	@ 0x26
    pDataParams->eVCState               = VC_NOT_SELECTED;
 800f390:	68fb      	ldr	r3, [r7, #12]
 800f392:	2200      	movs	r2, #0
 800f394:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
    pDataParams->ePCState               = PC_NO_PCHK_IN_PROGRESS;
 800f398:	68fb      	ldr	r3, [r7, #12]
 800f39a:	2200      	movs	r2, #0
 800f39c:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
    pDataParams->bWrappedMode           = 0;
 800f3a0:	68fb      	ldr	r3, [r7, #12]
 800f3a2:	2200      	movs	r2, #0
 800f3a4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    pDataParams->bExtendedLenApdu       = 0;
 800f3a8:	68fb      	ldr	r3, [r7, #12]
 800f3aa:	2200      	movs	r2, #0
 800f3ac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    pDataParams->bOption                = 1;
 800f3b0:	68fb      	ldr	r3, [r7, #12]
 800f3b2:	2201      	movs	r2, #1
 800f3b4:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
    pDataParams->bLowerBoundThreshold   = 0;
 800f3b8:	68fb      	ldr	r3, [r7, #12]
 800f3ba:	2200      	movs	r2, #0
 800f3bc:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53

    return PH_ERR_SUCCESS;
 800f3c0:	2300      	movs	r3, #0
}
 800f3c2:	4618      	mov	r0, r3
 800f3c4:	3714      	adds	r7, #20
 800f3c6:	46bd      	mov	sp, r7
 800f3c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3cc:	4770      	bx	lr
	...

0800f3d0 <phalVca_Sw_SetSessionKeyUtility>:

    return PH_ERR_SUCCESS;
}

phStatus_t phalVca_Sw_SetSessionKeyUtility(phalVca_Sw_DataParams_t * pDataParams, uint8_t * pSessionKey, uint8_t bAuthMode)
{
 800f3d0:	b580      	push	{r7, lr}
 800f3d2:	b084      	sub	sp, #16
 800f3d4:	af00      	add	r7, sp, #0
 800f3d6:	60f8      	str	r0, [r7, #12]
 800f3d8:	60b9      	str	r1, [r7, #8]
 800f3da:	4613      	mov	r3, r2
 800f3dc:	71fb      	strb	r3, [r7, #7]
     * case-1: VCState = Authenticated, Session keys from DesfireEV2 should be used for MAC calculations
     * case-2: VCState = Proximity Check or Not Authenticated, VC Proximity Key should be used for MAC calculations
     * case-3: VCState = No VC Selected, DummyMACKey of type AES 128 should be used for MAC calculations.
     */
    /* Handling Case-1. First need to get the card auth type(AES, DES, ISO, EV2) and set the VC state based on the Auth Mode */
    switch(bAuthMode)
 800f3de:	79fb      	ldrb	r3, [r7, #7]
 800f3e0:	2bff      	cmp	r3, #255	@ 0xff
 800f3e2:	d07d      	beq.n	800f4e0 <phalVca_Sw_SetSessionKeyUtility+0x110>
 800f3e4:	2bff      	cmp	r3, #255	@ 0xff
 800f3e6:	f300 808c 	bgt.w	800f502 <phalVca_Sw_SetSessionKeyUtility+0x132>
 800f3ea:	2baa      	cmp	r3, #170	@ 0xaa
 800f3ec:	d04f      	beq.n	800f48e <phalVca_Sw_SetSessionKeyUtility+0xbe>
 800f3ee:	2baa      	cmp	r3, #170	@ 0xaa
 800f3f0:	f300 8087 	bgt.w	800f502 <phalVca_Sw_SetSessionKeyUtility+0x132>
 800f3f4:	2b1a      	cmp	r3, #26
 800f3f6:	dc3d      	bgt.n	800f474 <phalVca_Sw_SetSessionKeyUtility+0xa4>
 800f3f8:	2b00      	cmp	r3, #0
 800f3fa:	f2c0 8082 	blt.w	800f502 <phalVca_Sw_SetSessionKeyUtility+0x132>
 800f3fe:	2b1a      	cmp	r3, #26
 800f400:	d87f      	bhi.n	800f502 <phalVca_Sw_SetSessionKeyUtility+0x132>
 800f402:	a201      	add	r2, pc, #4	@ (adr r2, 800f408 <phalVca_Sw_SetSessionKeyUtility+0x38>)
 800f404:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f408:	0800f4d7 	.word	0x0800f4d7
 800f40c:	0800f503 	.word	0x0800f503
 800f410:	0800f4a7 	.word	0x0800f4a7
 800f414:	0800f4bf 	.word	0x0800f4bf
 800f418:	0800f4d7 	.word	0x0800f4d7
 800f41c:	0800f4d7 	.word	0x0800f4d7
 800f420:	0800f503 	.word	0x0800f503
 800f424:	0800f503 	.word	0x0800f503
 800f428:	0800f503 	.word	0x0800f503
 800f42c:	0800f503 	.word	0x0800f503
 800f430:	0800f47b 	.word	0x0800f47b
 800f434:	0800f503 	.word	0x0800f503
 800f438:	0800f503 	.word	0x0800f503
 800f43c:	0800f503 	.word	0x0800f503
 800f440:	0800f503 	.word	0x0800f503
 800f444:	0800f503 	.word	0x0800f503
 800f448:	0800f503 	.word	0x0800f503
 800f44c:	0800f503 	.word	0x0800f503
 800f450:	0800f503 	.word	0x0800f503
 800f454:	0800f503 	.word	0x0800f503
 800f458:	0800f503 	.word	0x0800f503
 800f45c:	0800f503 	.word	0x0800f503
 800f460:	0800f503 	.word	0x0800f503
 800f464:	0800f503 	.word	0x0800f503
 800f468:	0800f503 	.word	0x0800f503
 800f46c:	0800f503 	.word	0x0800f503
 800f470:	0800f485 	.word	0x0800f485
 800f474:	2b71      	cmp	r3, #113	@ 0x71
 800f476:	d038      	beq.n	800f4ea <phalVca_Sw_SetSessionKeyUtility+0x11a>
 800f478:	e043      	b.n	800f502 <phalVca_Sw_SetSessionKeyUtility+0x132>
    {
#ifdef NXPBUILD__PHAL_MFDFEVX_SW
    case PHAL_MFDFEVX_AUTHENTICATE:
        pDataParams->eVCState = VC_DF_AUTH_D40;
 800f47a:	68fb      	ldr	r3, [r7, #12]
 800f47c:	2204      	movs	r2, #4
 800f47e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
        break;
 800f482:	e043      	b.n	800f50c <phalVca_Sw_SetSessionKeyUtility+0x13c>

    case PHAL_MFDFEVX_AUTHENTICATEISO:
        pDataParams->eVCState = VC_DF_AUTH_ISO;
 800f484:	68fb      	ldr	r3, [r7, #12]
 800f486:	2205      	movs	r2, #5
 800f488:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
        break;
 800f48c:	e03e      	b.n	800f50c <phalVca_Sw_SetSessionKeyUtility+0x13c>

    case PHAL_MFDFEVX_AUTHENTICATEAES:
        pDataParams->eVCState = VC_DF_AUTH_AES;
 800f48e:	68fb      	ldr	r3, [r7, #12]
 800f490:	2207      	movs	r2, #7
 800f492:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

        /* Set the session key (since session key is AES) to the VCA structure parameter */
        (void)memcpy(pDataParams->bSessionAuthMACKey, pSessionKey, sizeof(pDataParams->bSessionAuthMACKey));
 800f496:	68fb      	ldr	r3, [r7, #12]
 800f498:	3328      	adds	r3, #40	@ 0x28
 800f49a:	2220      	movs	r2, #32
 800f49c:	68b9      	ldr	r1, [r7, #8]
 800f49e:	4618      	mov	r0, r3
 800f4a0:	f013 f947 	bl	8022732 <memcpy>
        break;
 800f4a4:	e032      	b.n	800f50c <phalVca_Sw_SetSessionKeyUtility+0x13c>
#endif /* NXPBUILD__PHAL_MFDFEVX_SW */
#ifdef NXPBUILD__PHAL_MFPEVX_SW
    case PHAL_MFPEVX_SL1_MFP_AUTHENTICATED:
        pDataParams->eVCState = VC_MFP_AUTH_AES_SL1;
 800f4a6:	68fb      	ldr	r3, [r7, #12]
 800f4a8:	2208      	movs	r2, #8
 800f4aa:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

        /* Set the session key (since session key is AES) to the VCA structure parameter */
        (void)memcpy(pDataParams->bSessionAuthMACKey, pSessionKey, sizeof(pDataParams->bSessionAuthMACKey));
 800f4ae:	68fb      	ldr	r3, [r7, #12]
 800f4b0:	3328      	adds	r3, #40	@ 0x28
 800f4b2:	2220      	movs	r2, #32
 800f4b4:	68b9      	ldr	r1, [r7, #8]
 800f4b6:	4618      	mov	r0, r3
 800f4b8:	f013 f93b 	bl	8022732 <memcpy>
        break;
 800f4bc:	e026      	b.n	800f50c <phalVca_Sw_SetSessionKeyUtility+0x13c>

    case PHAL_MFPEVX_SL3_MFP_AUTHENTICATED:
        pDataParams->eVCState = VC_MFP_AUTH_AES_SL3;
 800f4be:	68fb      	ldr	r3, [r7, #12]
 800f4c0:	2209      	movs	r2, #9
 800f4c2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

        /* Set the session key (since session key is AES) to the VCA structure parameter */
        (void)memcpy(pDataParams->bSessionAuthMACKey, pSessionKey, sizeof(pDataParams->bSessionAuthMACKey));
 800f4c6:	68fb      	ldr	r3, [r7, #12]
 800f4c8:	3328      	adds	r3, #40	@ 0x28
 800f4ca:	2220      	movs	r2, #32
 800f4cc:	68b9      	ldr	r1, [r7, #8]
 800f4ce:	4618      	mov	r0, r3
 800f4d0:	f013 f92f 	bl	8022732 <memcpy>
        break;
 800f4d4:	e01a      	b.n	800f50c <phalVca_Sw_SetSessionKeyUtility+0x13c>

    case PHAL_MFPEVX_NOTAUTHENTICATED:
    case PHAL_MFPEVX_NOT_AUTHENTICATED_L3:
    case PHAL_MFPEVX_NOT_AUTHENTICATED_L4:
        pDataParams->eVCState = VC_DF_NOT_AUTH;
 800f4d6:	68fb      	ldr	r3, [r7, #12]
 800f4d8:	2203      	movs	r2, #3
 800f4da:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
        break;
 800f4de:	e015      	b.n	800f50c <phalVca_Sw_SetSessionKeyUtility+0x13c>
#endif /* NXPBUILD__PHAL_MFPEVX_SW */
#if defined(NXPBUILD__PHAL_MFDFEVX_SW) || defined(NXPBUILD__PHAL_MFDUOX_SW)
    case 0xFFU :  /* Not Authenticate state for DESFire and DUOX PICC */
        pDataParams->eVCState = VC_DF_NOT_AUTH;
 800f4e0:	68fb      	ldr	r3, [r7, #12]
 800f4e2:	2203      	movs	r2, #3
 800f4e4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
        break;
 800f4e8:	e010      	b.n	800f50c <phalVca_Sw_SetSessionKeyUtility+0x13c>

    case 0x71U:  /* EV2 Authenticate state for DESFire and DUOX PICC */
        pDataParams->eVCState = VC_DF_AUTH_EV2;
 800f4ea:	68fb      	ldr	r3, [r7, #12]
 800f4ec:	2206      	movs	r2, #6
 800f4ee:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

        /* Set the session key (since session key is AES) to the VCA structure parameter */
        (void)memcpy(pDataParams->bSessionAuthMACKey, pSessionKey, sizeof(pDataParams->bSessionAuthMACKey));
 800f4f2:	68fb      	ldr	r3, [r7, #12]
 800f4f4:	3328      	adds	r3, #40	@ 0x28
 800f4f6:	2220      	movs	r2, #32
 800f4f8:	68b9      	ldr	r1, [r7, #8]
 800f4fa:	4618      	mov	r0, r3
 800f4fc:	f013 f919 	bl	8022732 <memcpy>
        break;
 800f500:	e004      	b.n	800f50c <phalVca_Sw_SetSessionKeyUtility+0x13c>
        (void)memcpy(pDataParams->bSessionAuthMACKey, pSessionKey, sizeof(pDataParams->bSessionAuthMACKey));
        break;
#endif /* NXPBUILD__PHAL_MFDUOX_SW */

    default:
        pDataParams->eVCState = VC_NOT_SELECTED;
 800f502:	68fb      	ldr	r3, [r7, #12]
 800f504:	2200      	movs	r2, #0
 800f506:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
        break;
 800f50a:	bf00      	nop
    }

    return PH_ERR_SUCCESS;
 800f50c:	2300      	movs	r3, #0
}
 800f50e:	4618      	mov	r0, r3
 800f510:	3710      	adds	r7, #16
 800f512:	46bd      	mov	sp, r7
 800f514:	bd80      	pop	{r7, pc}
 800f516:	bf00      	nop

0800f518 <phalVca_Sw_SetApplicationType>:

phStatus_t phalVca_Sw_SetApplicationType(phalVca_Sw_DataParams_t * pDataParams, void * pAlDataParams)
{
 800f518:	b480      	push	{r7}
 800f51a:	b083      	sub	sp, #12
 800f51c:	af00      	add	r7, sp, #0
 800f51e:	6078      	str	r0, [r7, #4]
 800f520:	6039      	str	r1, [r7, #0]
    PH_ASSERT_NULL (pDataParams);
 800f522:	687b      	ldr	r3, [r7, #4]
 800f524:	2b00      	cmp	r3, #0
 800f526:	d101      	bne.n	800f52c <phalVca_Sw_SetApplicationType+0x14>
 800f528:	2321      	movs	r3, #33	@ 0x21
 800f52a:	e008      	b.n	800f53e <phalVca_Sw_SetApplicationType+0x26>
    PH_ASSERT_NULL (pAlDataParams);
 800f52c:	683b      	ldr	r3, [r7, #0]
 800f52e:	2b00      	cmp	r3, #0
 800f530:	d101      	bne.n	800f536 <phalVca_Sw_SetApplicationType+0x1e>
 800f532:	2321      	movs	r3, #33	@ 0x21
 800f534:	e003      	b.n	800f53e <phalVca_Sw_SetApplicationType+0x26>

    pDataParams->pAlDataParams = pAlDataParams;
 800f536:	687b      	ldr	r3, [r7, #4]
 800f538:	683a      	ldr	r2, [r7, #0]
 800f53a:	64da      	str	r2, [r3, #76]	@ 0x4c

    return PH_ERR_SUCCESS;
 800f53c:	2300      	movs	r3, #0
}
 800f53e:	4618      	mov	r0, r3
 800f540:	370c      	adds	r7, #12
 800f542:	46bd      	mov	sp, r7
 800f544:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f548:	4770      	bx	lr

0800f54a <phalVca_SetSessionKeyUtility>:
    PH_LOG_HELPER_EXECUTE(PH_LOG_OPTION_CATEGORY_LEAVE);
    return status;
}

phStatus_t phalVca_SetSessionKeyUtility(void * pDataParams, uint8_t * pSessionKey, uint8_t bAuthMode)
{
 800f54a:	b580      	push	{r7, lr}
 800f54c:	b086      	sub	sp, #24
 800f54e:	af00      	add	r7, sp, #0
 800f550:	60f8      	str	r0, [r7, #12]
 800f552:	60b9      	str	r1, [r7, #8]
 800f554:	4613      	mov	r3, r2
 800f556:	71fb      	strb	r3, [r7, #7]
    PH_LOG_HELPER_ADDPARAM_UINT8(PH_LOG_LOGTYPE_DEBUG, bAuthMode_log, &bAuthMode);
    PH_LOG_HELPER_ADDPARAM_BUFFER(PH_LOG_LOGTYPE_DEBUG, pSessionKey_log, pSessionKey, 16);
    PH_LOG_HELPER_EXECUTE(PH_LOG_OPTION_CATEGORY_ENTER);

    /* Validate the parameters */
    PH_ASSERT_NULL_DATA_PARAM(pDataParams, PH_COMP_AL_VCA);
 800f558:	68fb      	ldr	r3, [r7, #12]
 800f55a:	2b00      	cmp	r3, #0
 800f55c:	d102      	bne.n	800f564 <phalVca_SetSessionKeyUtility+0x1a>
 800f55e:	f44f 5399 	mov.w	r3, #4896	@ 0x1320
 800f562:	e024      	b.n	800f5ae <phalVca_SetSessionKeyUtility+0x64>
    PH_ASSERT_NULL_PARAM(pSessionKey, PH_COMP_AL_VCA);
 800f564:	68bb      	ldr	r3, [r7, #8]
 800f566:	2b00      	cmp	r3, #0
 800f568:	d102      	bne.n	800f570 <phalVca_SetSessionKeyUtility+0x26>
 800f56a:	f241 3321 	movw	r3, #4897	@ 0x1321
 800f56e:	e01e      	b.n	800f5ae <phalVca_SetSessionKeyUtility+0x64>

    /* Check data parameters */
    if(PH_GET_COMPCODE(pDataParams) != PH_COMP_AL_VCA)
 800f570:	68fb      	ldr	r3, [r7, #12]
 800f572:	881b      	ldrh	r3, [r3, #0]
 800f574:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800f578:	f5b3 5f98 	cmp.w	r3, #4864	@ 0x1300
 800f57c:	d004      	beq.n	800f588 <phalVca_SetSessionKeyUtility+0x3e>
    {
        status = PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_AL_VCA);
 800f57e:	f44f 5399 	mov.w	r3, #4896	@ 0x1320
 800f582:	82fb      	strh	r3, [r7, #22]
        PH_LOG_HELPER_ADDSTRING(PH_LOG_LOGTYPE_INFO, bFunctionName);
        PH_LOG_HELPER_ADDPARAM_UINT16(PH_LOG_LOGTYPE_INFO, status_log, &status);
        PH_LOG_HELPER_EXECUTE(PH_LOG_OPTION_CATEGORY_LEAVE);
        return status;
 800f584:	8afb      	ldrh	r3, [r7, #22]
 800f586:	e012      	b.n	800f5ae <phalVca_SetSessionKeyUtility+0x64>
    }

    /* Perform operation on active layer */
    switch(PH_GET_COMPID(pDataParams))
 800f588:	68fb      	ldr	r3, [r7, #12]
 800f58a:	881b      	ldrh	r3, [r3, #0]
 800f58c:	b2db      	uxtb	r3, r3
 800f58e:	2b01      	cmp	r3, #1
 800f590:	d108      	bne.n	800f5a4 <phalVca_SetSessionKeyUtility+0x5a>
    {
#ifdef NXPBUILD__PHAL_VCA_SW
        case PHAL_VCA_SW_ID:
            status = phalVca_Sw_SetSessionKeyUtility((phalVca_Sw_DataParams_t *) pDataParams, pSessionKey, bAuthMode);
 800f592:	79fb      	ldrb	r3, [r7, #7]
 800f594:	461a      	mov	r2, r3
 800f596:	68b9      	ldr	r1, [r7, #8]
 800f598:	68f8      	ldr	r0, [r7, #12]
 800f59a:	f7ff ff19 	bl	800f3d0 <phalVca_Sw_SetSessionKeyUtility>
 800f59e:	4603      	mov	r3, r0
 800f5a0:	82fb      	strh	r3, [r7, #22]
            break;
 800f5a2:	e003      	b.n	800f5ac <phalVca_SetSessionKeyUtility+0x62>
#endif /* NXPBUILD__PHAL_VCA_SW */

        default:
            status = PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_AL_VCA);
 800f5a4:	f44f 5399 	mov.w	r3, #4896	@ 0x1320
 800f5a8:	82fb      	strh	r3, [r7, #22]
            break;
 800f5aa:	bf00      	nop
    }

    PH_LOG_HELPER_ADDSTRING(PH_LOG_LOGTYPE_INFO, bFunctionName);
    PH_LOG_HELPER_ADDPARAM_UINT16(PH_LOG_LOGTYPE_INFO, status_log, &status);
    PH_LOG_HELPER_EXECUTE(PH_LOG_OPTION_CATEGORY_LEAVE);
    return status;
 800f5ac:	8afb      	ldrh	r3, [r7, #22]
}
 800f5ae:	4618      	mov	r0, r3
 800f5b0:	3718      	adds	r7, #24
 800f5b2:	46bd      	mov	sp, r7
 800f5b4:	bd80      	pop	{r7, pc}

0800f5b6 <phalVca_SetApplicationType>:

phStatus_t phalVca_SetApplicationType(void * pDataParams, void * pAlDataParams)
{
 800f5b6:	b580      	push	{r7, lr}
 800f5b8:	b084      	sub	sp, #16
 800f5ba:	af00      	add	r7, sp, #0
 800f5bc:	6078      	str	r0, [r7, #4]
 800f5be:	6039      	str	r1, [r7, #0]

    PH_LOG_HELPER_ADDSTRING(PH_LOG_LOGTYPE_INFO, bFunctionName);
    PH_LOG_HELPER_EXECUTE(PH_LOG_OPTION_CATEGORY_ENTER);

    /* Validate the parameters */
    PH_ASSERT_NULL_DATA_PARAM(pDataParams, PH_COMP_AL_VCA);
 800f5c0:	687b      	ldr	r3, [r7, #4]
 800f5c2:	2b00      	cmp	r3, #0
 800f5c4:	d102      	bne.n	800f5cc <phalVca_SetApplicationType+0x16>
 800f5c6:	f44f 5399 	mov.w	r3, #4896	@ 0x1320
 800f5ca:	e022      	b.n	800f612 <phalVca_SetApplicationType+0x5c>
    PH_ASSERT_NULL_PARAM(pAlDataParams, PH_COMP_AL_VCA);
 800f5cc:	683b      	ldr	r3, [r7, #0]
 800f5ce:	2b00      	cmp	r3, #0
 800f5d0:	d102      	bne.n	800f5d8 <phalVca_SetApplicationType+0x22>
 800f5d2:	f241 3321 	movw	r3, #4897	@ 0x1321
 800f5d6:	e01c      	b.n	800f612 <phalVca_SetApplicationType+0x5c>

    /* Check data parameters */
    if(PH_GET_COMPCODE(pDataParams) != PH_COMP_AL_VCA)
 800f5d8:	687b      	ldr	r3, [r7, #4]
 800f5da:	881b      	ldrh	r3, [r3, #0]
 800f5dc:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800f5e0:	f5b3 5f98 	cmp.w	r3, #4864	@ 0x1300
 800f5e4:	d004      	beq.n	800f5f0 <phalVca_SetApplicationType+0x3a>
    {
        status = PH_ADD_COMPCODE(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_AL_VCA);
 800f5e6:	f44f 5399 	mov.w	r3, #4896	@ 0x1320
 800f5ea:	81fb      	strh	r3, [r7, #14]
        PH_LOG_HELPER_ADDSTRING(PH_LOG_LOGTYPE_INFO, bFunctionName);
        PH_LOG_HELPER_ADDPARAM_UINT16(PH_LOG_LOGTYPE_INFO, status_log, &status);
        PH_LOG_HELPER_EXECUTE(PH_LOG_OPTION_CATEGORY_LEAVE);
        return status;
 800f5ec:	89fb      	ldrh	r3, [r7, #14]
 800f5ee:	e010      	b.n	800f612 <phalVca_SetApplicationType+0x5c>
    }

    /* Perform operation on active layer */
    switch(PH_GET_COMPID(pDataParams))
 800f5f0:	687b      	ldr	r3, [r7, #4]
 800f5f2:	881b      	ldrh	r3, [r3, #0]
 800f5f4:	b2db      	uxtb	r3, r3
 800f5f6:	2b01      	cmp	r3, #1
 800f5f8:	d106      	bne.n	800f608 <phalVca_SetApplicationType+0x52>
    {
#ifdef NXPBUILD__PHAL_VCA_SW
        case PHAL_VCA_SW_ID:
            status = phalVca_Sw_SetApplicationType((phalVca_Sw_DataParams_t *) pDataParams, pAlDataParams);
 800f5fa:	6839      	ldr	r1, [r7, #0]
 800f5fc:	6878      	ldr	r0, [r7, #4]
 800f5fe:	f7ff ff8b 	bl	800f518 <phalVca_Sw_SetApplicationType>
 800f602:	4603      	mov	r3, r0
 800f604:	81fb      	strh	r3, [r7, #14]
            break;
 800f606:	e003      	b.n	800f610 <phalVca_SetApplicationType+0x5a>
#endif /* NXPBUILD__PHAL_VCA_SW */

        default:
            status = PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_AL_VCA);
 800f608:	f44f 5399 	mov.w	r3, #4896	@ 0x1320
 800f60c:	81fb      	strh	r3, [r7, #14]
            break;
 800f60e:	bf00      	nop
    }

    PH_LOG_HELPER_ADDSTRING(PH_LOG_LOGTYPE_INFO, bFunctionName);
    PH_LOG_HELPER_ADDPARAM_UINT16(PH_LOG_LOGTYPE_INFO, status_log, &status);
    PH_LOG_HELPER_EXECUTE(PH_LOG_OPTION_CATEGORY_LEAVE);
    return status;
 800f610:	89fb      	ldrh	r3, [r7, #14]
}
 800f612:	4618      	mov	r0, r3
 800f614:	3710      	adds	r7, #16
 800f616:	46bd      	mov	sp, r7
 800f618:	bd80      	pop	{r7, pc}

0800f61a <phhalHw_Pn5180_EventCallback>:
}

#endif

static void phhalHw_Pn5180_EventCallback(void * pDataParams)
{
 800f61a:	b580      	push	{r7, lr}
 800f61c:	b084      	sub	sp, #16
 800f61e:	af00      	add	r7, sp, #0
 800f620:	6078      	str	r0, [r7, #4]
    phhalHw_Pn5180_DataParams_t * pPn5180DataParams = NULL;
 800f622:	2300      	movs	r3, #0
 800f624:	60fb      	str	r3, [r7, #12]

    pPn5180DataParams = (phhalHw_Pn5180_DataParams_t*) pDataParams;
 800f626:	687b      	ldr	r3, [r7, #4]
 800f628:	60fb      	str	r3, [r7, #12]
    /* Post Abort Event. */
    (void)phOsal_EventPost(&pPn5180DataParams->HwEventObj.EventHandle, E_OS_EVENT_OPT_POST_ISR, E_PH_OSAL_EVT_RF, NULL);
 800f62a:	68fb      	ldr	r3, [r7, #12]
 800f62c:	f503 70c2 	add.w	r0, r3, #388	@ 0x184
 800f630:	2300      	movs	r3, #0
 800f632:	2201      	movs	r2, #1
 800f634:	2108      	movs	r1, #8
 800f636:	f00c ff51 	bl	801c4dc <phOsal_EventPost>
}
 800f63a:	bf00      	nop
 800f63c:	3710      	adds	r7, #16
 800f63e:	46bd      	mov	sp, r7
 800f640:	bd80      	pop	{r7, pc}
	...

0800f644 <phhalHw_Pn5180_GuardTimeCallBck>:

static void phhalHw_Pn5180_GuardTimeCallBck(void)
{
 800f644:	b580      	push	{r7, lr}
 800f646:	af00      	add	r7, sp, #0
	printf("GT Callback\r\n");  // 
 800f648:	4807      	ldr	r0, [pc, #28]	@ (800f668 <phhalHw_Pn5180_GuardTimeCallBck+0x24>)
 800f64a:	f012 ff03 	bl	8022454 <puts>
    if(xEventHandle != NULL)
 800f64e:	4b07      	ldr	r3, [pc, #28]	@ (800f66c <phhalHw_Pn5180_GuardTimeCallBck+0x28>)
 800f650:	681b      	ldr	r3, [r3, #0]
 800f652:	2b00      	cmp	r3, #0
 800f654:	d005      	beq.n	800f662 <phhalHw_Pn5180_GuardTimeCallBck+0x1e>
    {
        (void)phOsal_EventPost(&xEventHandle, E_OS_EVENT_OPT_POST_ISR, E_PH_OSAL_EVT_GT_EXP, NULL);
 800f656:	2300      	movs	r3, #0
 800f658:	2202      	movs	r2, #2
 800f65a:	2108      	movs	r1, #8
 800f65c:	4803      	ldr	r0, [pc, #12]	@ (800f66c <phhalHw_Pn5180_GuardTimeCallBck+0x28>)
 800f65e:	f00c ff3d 	bl	801c4dc <phOsal_EventPost>
    }
}
 800f662:	bf00      	nop
 800f664:	bd80      	pop	{r7, pc}
 800f666:	bf00      	nop
 800f668:	08026708 	.word	0x08026708
 800f66c:	20001be0 	.word	0x20001be0

0800f670 <phhalHw_Pn5180_Init>:
    uint8_t * pTxBuffer,
    uint16_t wTxBufSize,
    uint8_t * pRxBuffer,
    uint16_t wRxBufSize
    )
{
 800f670:	b580      	push	{r7, lr}
 800f672:	b088      	sub	sp, #32
 800f674:	af00      	add	r7, sp, #0
 800f676:	60f8      	str	r0, [r7, #12]
 800f678:	607a      	str	r2, [r7, #4]
 800f67a:	603b      	str	r3, [r7, #0]
 800f67c:	460b      	mov	r3, r1
 800f67e:	817b      	strh	r3, [r7, #10]
    phStatus_t PH_MEMLOC_REM statusTmp;
    uint8_t    PH_MEMLOC_REM bFirmwareVer[2];
//    uint8_t    PH_MEMLOC_REM bPowerStatus[16];
    uint8_t PH_MEMLOC_BUF bDigitalDelayCfg;
    uint8_t    InitGearSize = 0x01;  // 1
 800f680:	2301      	movs	r3, #1
 800f682:	76bb      	strb	r3, [r7, #26]
#ifndef _WIN32
    phDriver_Pin_Config_t pinCfg;
#endif

    if(sizeof(phhalHw_Pn5180_DataParams_t) != wSizeOfDataParams)
 800f684:	897b      	ldrh	r3, [r7, #10]
 800f686:	f5b3 7fca 	cmp.w	r3, #404	@ 0x194
 800f68a:	d002      	beq.n	800f692 <phhalHw_Pn5180_Init+0x22>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_HAL);
 800f68c:	f44f 7308 	mov.w	r3, #544	@ 0x220
 800f690:	e1a2      	b.n	800f9d8 <phhalHw_Pn5180_Init+0x368>
    }
    /* The working buffers cannot be zero */
    if (wTxBufSize == 0U || wRxBufSize == 0U)
 800f692:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800f694:	2b00      	cmp	r3, #0
 800f696:	d002      	beq.n	800f69e <phhalHw_Pn5180_Init+0x2e>
 800f698:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800f69a:	2b00      	cmp	r3, #0
 800f69c:	d102      	bne.n	800f6a4 <phhalHw_Pn5180_Init+0x34>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 800f69e:	f240 2321 	movw	r3, #545	@ 0x221
 800f6a2:	e199      	b.n	800f9d8 <phhalHw_Pn5180_Init+0x368>
    }

    /* Check whether all the pointers supplied are non NULL */
    PH_ASSERT_NULL(pDataParams);
 800f6a4:	68fb      	ldr	r3, [r7, #12]
 800f6a6:	2b00      	cmp	r3, #0
 800f6a8:	d101      	bne.n	800f6ae <phhalHw_Pn5180_Init+0x3e>
 800f6aa:	2321      	movs	r3, #33	@ 0x21
 800f6ac:	e194      	b.n	800f9d8 <phhalHw_Pn5180_Init+0x368>
    PH_ASSERT_NULL(pBalDataParams);
 800f6ae:	687b      	ldr	r3, [r7, #4]
 800f6b0:	2b00      	cmp	r3, #0
 800f6b2:	d101      	bne.n	800f6b8 <phhalHw_Pn5180_Init+0x48>
 800f6b4:	2321      	movs	r3, #33	@ 0x21
 800f6b6:	e18f      	b.n	800f9d8 <phhalHw_Pn5180_Init+0x368>
    PH_ASSERT_NULL(pTxBuffer);
 800f6b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f6ba:	2b00      	cmp	r3, #0
 800f6bc:	d101      	bne.n	800f6c2 <phhalHw_Pn5180_Init+0x52>
 800f6be:	2321      	movs	r3, #33	@ 0x21
 800f6c0:	e18a      	b.n	800f9d8 <phhalHw_Pn5180_Init+0x368>
    PH_ASSERT_NULL(pRxBuffer);
 800f6c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f6c4:	2b00      	cmp	r3, #0
 800f6c6:	d101      	bne.n	800f6cc <phhalHw_Pn5180_Init+0x5c>
 800f6c8:	2321      	movs	r3, #33	@ 0x21
 800f6ca:	e185      	b.n	800f9d8 <phhalHw_Pn5180_Init+0x368>

    /* The first bytes are reserved for the SPI commands */
    pDataParams->pTxBuffer          = &pTxBuffer[1];
 800f6cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f6ce:	1c5a      	adds	r2, r3, #1
 800f6d0:	68fb      	ldr	r3, [r7, #12]
 800f6d2:	60da      	str	r2, [r3, #12]
    pDataParams->wTxBufSize         = wTxBufSize - 1U;
 800f6d4:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800f6d6:	3b01      	subs	r3, #1
 800f6d8:	b29a      	uxth	r2, r3
 800f6da:	68fb      	ldr	r3, [r7, #12]
 800f6dc:	821a      	strh	r2, [r3, #16]
    pDataParams->pRxBuffer          = &pRxBuffer[2];
 800f6de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f6e0:	1c9a      	adds	r2, r3, #2
 800f6e2:	68fb      	ldr	r3, [r7, #12]
 800f6e4:	615a      	str	r2, [r3, #20]
    pDataParams->wRxBufSize         = wRxBufSize - 2U;
 800f6e6:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800f6e8:	3b02      	subs	r3, #2
 800f6ea:	b29a      	uxth	r2, r3
 800f6ec:	68fb      	ldr	r3, [r7, #12]
 800f6ee:	831a      	strh	r2, [r3, #24]

    /* This is the constructor for the Pn5180 HAL, let's initialize the private data */
    pDataParams->wId                    = PH_COMP_HAL | PHHAL_HW_PN5180_ID;
 800f6f0:	68fb      	ldr	r3, [r7, #12]
 800f6f2:	f240 220e 	movw	r2, #526	@ 0x20e
 800f6f6:	801a      	strh	r2, [r3, #0]
    pDataParams->pBalDataParams         = pBalDataParams;
 800f6f8:	68fb      	ldr	r3, [r7, #12]
 800f6fa:	687a      	ldr	r2, [r7, #4]
 800f6fc:	605a      	str	r2, [r3, #4]
    pDataParams->pKeyStoreDataParams    = pKeyStoreDataParams;
 800f6fe:	68fb      	ldr	r3, [r7, #12]
 800f700:	683a      	ldr	r2, [r7, #0]
 800f702:	609a      	str	r2, [r3, #8]

    pDataParams->wRxBufLen              = 0U;
 800f704:	68fb      	ldr	r3, [r7, #12]
 800f706:	2200      	movs	r2, #0
 800f708:	835a      	strh	r2, [r3, #26]
    pDataParams->wRxBufStartPos         = 0U;
 800f70a:	68fb      	ldr	r3, [r7, #12]
 800f70c:	2200      	movs	r2, #0
 800f70e:	83da      	strh	r2, [r3, #30]

    pDataParams->wTxBufLen              = 0U;
 800f710:	68fb      	ldr	r3, [r7, #12]
 800f712:	2200      	movs	r2, #0
 800f714:	825a      	strh	r2, [r3, #18]
    pDataParams->wTxBufStartPos         = 0U;
 800f716:	68fb      	ldr	r3, [r7, #12]
 800f718:	2200      	movs	r2, #0
 800f71a:	839a      	strh	r2, [r3, #28]

    pDataParams->bActiveMode            = PH_OFF;
 800f71c:	68fb      	ldr	r3, [r7, #12]
 800f71e:	2200      	movs	r2, #0
 800f720:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    pDataParams->wTimingMode            = PHHAL_HW_TIMING_MODE_OFF;
 800f724:	68fb      	ldr	r3, [r7, #12]
 800f726:	2200      	movs	r2, #0
 800f728:	851a      	strh	r2, [r3, #40]	@ 0x28
    pDataParams->bCardType              = PHHAL_HW_CARDTYPE_ISO14443A;
 800f72a:	68fb      	ldr	r3, [r7, #12]
 800f72c:	2201      	movs	r2, #1
 800f72e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    pDataParams->bTimeoutUnit           = PHHAL_HW_TIME_MICROSECONDS;
 800f732:	68fb      	ldr	r3, [r7, #12]
 800f734:	2200      	movs	r2, #0
 800f736:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    pDataParams->dwTimingUs             = 0U;
 800f73a:	68fb      	ldr	r3, [r7, #12]
 800f73c:	2200      	movs	r2, #0
 800f73e:	621a      	str	r2, [r3, #32]
    pDataParams->wFieldOffTime          = PHHAL_HW_FIELD_OFF_DEFAULT;
 800f740:	68fb      	ldr	r3, [r7, #12]
 800f742:	2205      	movs	r2, #5
 800f744:	859a      	strh	r2, [r3, #44]	@ 0x2c
    pDataParams->wFieldRecoveryTime     = PHHAL_HW_FIELD_RECOVERY_DEFAULT;
 800f746:	68fb      	ldr	r3, [r7, #12]
 800f748:	2205      	movs	r2, #5
 800f74a:	85da      	strh	r2, [r3, #46]	@ 0x2e
    pDataParams->bSymbolStart           = PH_OFF;
 800f74c:	68fb      	ldr	r3, [r7, #12]
 800f74e:	2200      	movs	r2, #0
 800f750:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
    pDataParams->bSymbolEnd             = PH_OFF;
 800f754:	68fb      	ldr	r3, [r7, #12]
 800f756:	2200      	movs	r2, #0
 800f758:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
    pDataParams->wAdditionalInfo        = 0U;
 800f75c:	68fb      	ldr	r3, [r7, #12]
 800f75e:	2200      	movs	r2, #0
 800f760:	861a      	strh	r2, [r3, #48]	@ 0x30

    pDataParams->bRfResetAfterTo        = PH_OFF;
 800f762:	68fb      	ldr	r3, [r7, #12]
 800f764:	2200      	movs	r2, #0
 800f766:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    pDataParams->bOpeMode               = RD_LIB_MODE_NFC;
 800f76a:	68fb      	ldr	r3, [r7, #12]
 800f76c:	2202      	movs	r2, #2
 800f76e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    pDataParams->dwFelicaEmdReg         = 0U;
 800f772:	68fb      	ldr	r3, [r7, #12]
 800f774:	2200      	movs	r2, #0
 800f776:	655a      	str	r2, [r3, #84]	@ 0x54
    pDataParams->bRxMultiple            = PH_OFF;
 800f778:	68fb      	ldr	r3, [r7, #12]
 800f77a:	2200      	movs	r2, #0
 800f77c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    pDataParams->bNfcipMode             = PH_OFF;
 800f780:	68fb      	ldr	r3, [r7, #12]
 800f782:	2200      	movs	r2, #0
 800f784:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
    pDataParams->bJewelActivated        = PH_OFF;
 800f788:	68fb      	ldr	r3, [r7, #12]
 800f78a:	2200      	movs	r2, #0
 800f78c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    pDataParams->bLpcdMode              = PHHAL_HW_PN5180_LPCD_MODE_DEFAULT;
 800f790:	68fb      	ldr	r3, [r7, #12]
 800f792:	2200      	movs	r2, #0
 800f794:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
    pDataParams->wWakeupCounterInMs     = 3U;
 800f798:	68fb      	ldr	r3, [r7, #12]
 800f79a:	2203      	movs	r2, #3
 800f79c:	869a      	strh	r2, [r3, #52]	@ 0x34
    pDataParams->bRfca                  = PH_ON;
 800f79e:	68fb      	ldr	r3, [r7, #12]
 800f7a0:	2201      	movs	r2, #1
 800f7a2:	70da      	strb	r2, [r3, #3]
    pDataParams->wTargetMode            = PH_OFF;
 800f7a4:	68fb      	ldr	r3, [r7, #12]
 800f7a6:	2200      	movs	r2, #0
 800f7a8:	865a      	strh	r2, [r3, #50]	@ 0x32
    pDataParams->dwTxWaitMs             = 0U;
 800f7aa:	68fb      	ldr	r3, [r7, #12]
 800f7ac:	2200      	movs	r2, #0
 800f7ae:	625a      	str	r2, [r3, #36]	@ 0x24
    pDataParams->bSkipSend              = PH_OFF;
 800f7b0:	68fb      	ldr	r3, [r7, #12]
 800f7b2:	2200      	movs	r2, #0
 800f7b4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    pDataParams->bTransmited            = PH_OFF;
 800f7b8:	68fb      	ldr	r3, [r7, #12]
 800f7ba:	2200      	movs	r2, #0
 800f7bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    pDataParams->bMfcCryptoEnabled      = PH_OFF;
 800f7c0:	68fb      	ldr	r3, [r7, #12]
 800f7c2:	2200      	movs	r2, #0
 800f7c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    pDataParams->bCardMode              = PH_OFF;
 800f7c8:	68fb      	ldr	r3, [r7, #12]
 800f7ca:	2200      	movs	r2, #0
 800f7cc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
    pDataParams->bBalConnectionType     = PHHAL_HW_BAL_CONNECTION_SPI;
 800f7d0:	68fb      	ldr	r3, [r7, #12]
 800f7d2:	2201      	movs	r2, #1
 800f7d4:	709a      	strb	r2, [r3, #2]
    pDataParams->pRFISRCallback         = &phhalHw_Pn5180_EventCallback;
 800f7d6:	68fb      	ldr	r3, [r7, #12]
 800f7d8:	4a81      	ldr	r2, [pc, #516]	@ (800f9e0 <phhalHw_Pn5180_Init+0x370>)
 800f7da:	649a      	str	r2, [r3, #72]	@ 0x48
    pDataParams->pTimerISRCallBack      = &phhalHw_Pn5180_GuardTimeCallBck;
 800f7dc:	68fb      	ldr	r3, [r7, #12]
 800f7de:	4a81      	ldr	r2, [pc, #516]	@ (800f9e4 <phhalHw_Pn5180_Init+0x374>)
 800f7e0:	64da      	str	r2, [r3, #76]	@ 0x4c
    pDataParams->bPollGuardTimeFlag     = PH_OFF;
 800f7e2:	68fb      	ldr	r3, [r7, #12]
 800f7e4:	2200      	movs	r2, #0
 800f7e6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    pDataParams->bIsTestBusEnabled      = PH_OFF;
 800f7ea:	68fb      	ldr	r3, [r7, #12]
 800f7ec:	2200      	movs	r2, #0
 800f7ee:	f883 2180 	strb.w	r2, [r3, #384]	@ 0x180
        pinCfg.bPullSelect = PHDRIVER_PIN_BUSY_PULL_CFG;
        PH_CHECK_SUCCESS_FCT(statusTmp, phDriver_PinConfig(PHDRIVER_PIN_BUSY, PH_DRIVER_PINFUNC_INPUT, &pinCfg));
    }
#endif
    /* Reset Pn5180 Front-end. */
    phhalHw_Pn5180_Reset();
 800f7f2:	f003 fc9b 	bl	801312c <phhalHw_Pn5180_Reset>

    if(((phbalReg_Type_t *)pBalDataParams)->bBalType == PHBAL_REG_TYPE_SPI)
 800f7f6:	687b      	ldr	r3, [r7, #4]
 800f7f8:	789b      	ldrb	r3, [r3, #2]
 800f7fa:	2b01      	cmp	r3, #1
 800f7fc:	d11a      	bne.n	800f834 <phhalHw_Pn5180_Init+0x1c4>
    {

        /* Before performing first SPI operation try checking if TestBus is enabled or not
         * by pulling NSS pin down and wait for some time and check for Busy pin to go high. */
        phhalHw_Pn5180_WriteSSEL(pBalDataParams, PH_DRIVER_SET_LOW);
 800f7fe:	2100      	movs	r1, #0
 800f800:	6878      	ldr	r0, [r7, #4]
 800f802:	f003 fcbb 	bl	801317c <phhalHw_Pn5180_WriteSSEL>

        /* delay of ~2 ms */
        phDriver_TimerStart(PH_DRIVER_TIMER_MILLI_SECS, PHHAL_HW_PN5180_DELAY_TO_CHECK_TESTBUS, NULL);
 800f806:	2200      	movs	r2, #0
 800f808:	2102      	movs	r1, #2
 800f80a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800f80e:	f00c fc77 	bl	801c100 <phDriver_TimerStart>

        if (phDriver_PinRead(PHDRIVER_PIN_BUSY, PH_DRIVER_PINFUNC_INPUT) == PH_ON)
 800f812:	2201      	movs	r2, #1
 800f814:	2102      	movs	r1, #2
 800f816:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800f81a:	f00c fc4d 	bl	801c0b8 <phDriver_PinRead>
 800f81e:	4603      	mov	r3, r0
 800f820:	2b01      	cmp	r3, #1
 800f822:	d103      	bne.n	800f82c <phhalHw_Pn5180_Init+0x1bc>
        {

            pDataParams->bIsTestBusEnabled = PH_ON;
 800f824:	68fb      	ldr	r3, [r7, #12]
 800f826:	2201      	movs	r2, #1
 800f828:	f883 2180 	strb.w	r2, [r3, #384]	@ 0x180
        }

        /* De-assert NSS pin. */
        phhalHw_Pn5180_WriteSSEL(pBalDataParams, PH_DRIVER_SET_HIGH);
 800f82c:	2101      	movs	r1, #1
 800f82e:	6878      	ldr	r0, [r7, #4]
 800f830:	f003 fca4 	bl	801317c <phhalHw_Pn5180_WriteSSEL>
    }

#endif
    HAL_Delay(1000);
 800f834:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800f838:	f00c ff70 	bl	801c71c <HAL_Delay>
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_ReadE2Prom(pDataParams, PHHAL_HW_PN5180_FIRMWARE_VERSION_ADDR, bFirmwareVer, 2U));
 800f83c:	f107 021c 	add.w	r2, r7, #28
 800f840:	2302      	movs	r3, #2
 800f842:	2112      	movs	r1, #18
 800f844:	68f8      	ldr	r0, [r7, #12]
 800f846:	f004 f879 	bl	801393c <phhalHw_Pn5180_Instr_ReadE2Prom>
 800f84a:	4603      	mov	r3, r0
 800f84c:	83fb      	strh	r3, [r7, #30]
 800f84e:	8bfb      	ldrh	r3, [r7, #30]
 800f850:	2b00      	cmp	r3, #0
 800f852:	d001      	beq.n	800f858 <phhalHw_Pn5180_Init+0x1e8>
 800f854:	8bfb      	ldrh	r3, [r7, #30]
 800f856:	e0bf      	b.n	800f9d8 <phhalHw_Pn5180_Init+0x368>
    printf("PN-Firmware = %02X %02X\n", bFirmwareVer[1], bFirmwareVer[0]);	// PN-Firmware = 04 00
 800f858:	7f7b      	ldrb	r3, [r7, #29]
 800f85a:	4619      	mov	r1, r3
 800f85c:	7f3b      	ldrb	r3, [r7, #28]
 800f85e:	461a      	mov	r2, r3
 800f860:	4861      	ldr	r0, [pc, #388]	@ (800f9e8 <phhalHw_Pn5180_Init+0x378>)
 800f862:	f012 fd87 	bl	8022374 <iprintf>
    HAL_Delay(1000);
 800f866:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800f86a:	f00c ff57 	bl	801c71c <HAL_Delay>
    if ( (0xFFU == bFirmwareVer[0]) && (0xFFU == bFirmwareVer[1]) )
 800f86e:	7f3b      	ldrb	r3, [r7, #28]
 800f870:	2bff      	cmp	r3, #255	@ 0xff
 800f872:	d105      	bne.n	800f880 <phhalHw_Pn5180_Init+0x210>
 800f874:	7f7b      	ldrb	r3, [r7, #29]
 800f876:	2bff      	cmp	r3, #255	@ 0xff
 800f878:	d102      	bne.n	800f880 <phhalHw_Pn5180_Init+0x210>
    {
        /* SPI Read problem... it is returing all FFFFs..
         * Version can never be 0xFF-0xFF */
        return PH_ERR_IO_TIMEOUT | PH_COMP_BAL;
 800f87a:	f240 1301 	movw	r3, #257	@ 0x101
 800f87e:	e0ab      	b.n	800f9d8 <phhalHw_Pn5180_Init+0x368>
    }

    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_ReadE2Prom(pDataParams, PHHAL_HW_PN5180_TESTBUS_ENABLE_ADDR, &pDataParams->bIsTestBusEnabled, 1U));
 800f880:	68fb      	ldr	r3, [r7, #12]
 800f882:	f503 72c0 	add.w	r2, r3, #384	@ 0x180
 800f886:	2301      	movs	r3, #1
 800f888:	2117      	movs	r1, #23
 800f88a:	68f8      	ldr	r0, [r7, #12]
 800f88c:	f004 f856 	bl	801393c <phhalHw_Pn5180_Instr_ReadE2Prom>
 800f890:	4603      	mov	r3, r0
 800f892:	83fb      	strh	r3, [r7, #30]
 800f894:	8bfb      	ldrh	r3, [r7, #30]
 800f896:	2b00      	cmp	r3, #0
 800f898:	d001      	beq.n	800f89e <phhalHw_Pn5180_Init+0x22e>
 800f89a:	8bfb      	ldrh	r3, [r7, #30]
 800f89c:	e09c      	b.n	800f9d8 <phhalHw_Pn5180_Init+0x368>
    if (0U != (pDataParams->bIsTestBusEnabled & 0x80U))
 800f89e:	68fb      	ldr	r3, [r7, #12]
 800f8a0:	f893 3180 	ldrb.w	r3, [r3, #384]	@ 0x180
 800f8a4:	b25b      	sxtb	r3, r3
 800f8a6:	2b00      	cmp	r3, #0
 800f8a8:	da04      	bge.n	800f8b4 <phhalHw_Pn5180_Init+0x244>
    {
        pDataParams->bIsTestBusEnabled = PH_ON;
 800f8aa:	68fb      	ldr	r3, [r7, #12]
 800f8ac:	2201      	movs	r2, #1
 800f8ae:	f883 2180 	strb.w	r2, [r3, #384]	@ 0x180
 800f8b2:	e003      	b.n	800f8bc <phhalHw_Pn5180_Init+0x24c>
    }
    else
    {
        pDataParams->bIsTestBusEnabled = PH_OFF;
 800f8b4:	68fb      	ldr	r3, [r7, #12]
 800f8b6:	2200      	movs	r2, #0
 800f8b8:	f883 2180 	strb.w	r2, [r3, #384]	@ 0x180
    }

    /* add func Set Power Gear Size*/
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteE2Prom(pDataParams, 0x81, &InitGearSize, 1U));
 800f8bc:	f107 021a 	add.w	r2, r7, #26
 800f8c0:	2301      	movs	r3, #1
 800f8c2:	2181      	movs	r1, #129	@ 0x81
 800f8c4:	68f8      	ldr	r0, [r7, #12]
 800f8c6:	f003 ffc1 	bl	801384c <phhalHw_Pn5180_Instr_WriteE2Prom>
 800f8ca:	4603      	mov	r3, r0
 800f8cc:	83fb      	strh	r3, [r7, #30]
 800f8ce:	8bfb      	ldrh	r3, [r7, #30]
 800f8d0:	2b00      	cmp	r3, #0
 800f8d2:	d001      	beq.n	800f8d8 <phhalHw_Pn5180_Init+0x268>
 800f8d4:	8bfb      	ldrh	r3, [r7, #30]
 800f8d6:	e07f      	b.n	800f9d8 <phhalHw_Pn5180_Init+0x368>

    /* Disable Idle IRQ */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterAndMask(pDataParams, IRQ_ENABLE, (uint32_t)~IRQ_SET_CLEAR_IDLE_IRQ_CLR_MASK));
 800f8d8:	f06f 0204 	mvn.w	r2, #4
 800f8dc:	2101      	movs	r1, #1
 800f8de:	68f8      	ldr	r0, [r7, #12]
 800f8e0:	f003 fd84 	bl	80133ec <phhalHw_Pn5180_Instr_WriteRegisterAndMask>
 800f8e4:	4603      	mov	r3, r0
 800f8e6:	83fb      	strh	r3, [r7, #30]
 800f8e8:	8bfb      	ldrh	r3, [r7, #30]
 800f8ea:	2b00      	cmp	r3, #0
 800f8ec:	d001      	beq.n	800f8f2 <phhalHw_Pn5180_Init+0x282>
 800f8ee:	8bfb      	ldrh	r3, [r7, #30]
 800f8f0:	e072      	b.n	800f9d8 <phhalHw_Pn5180_Init+0x368>

    /* Clear all IRQs  */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegister(pDataParams, IRQ_SET_CLEAR, PHHAL_HW_PN5180_IRQ_SET_CLEAR_ALL_MASK));
 800f8f2:	4a3e      	ldr	r2, [pc, #248]	@ (800f9ec <phhalHw_Pn5180_Init+0x37c>)
 800f8f4:	2103      	movs	r1, #3
 800f8f6:	68f8      	ldr	r0, [r7, #12]
 800f8f8:	f003 fc8c 	bl	8013214 <phhalHw_Pn5180_Instr_WriteRegister>
 800f8fc:	4603      	mov	r3, r0
 800f8fe:	83fb      	strh	r3, [r7, #30]
 800f900:	8bfb      	ldrh	r3, [r7, #30]
 800f902:	2b00      	cmp	r3, #0
 800f904:	d001      	beq.n	800f90a <phhalHw_Pn5180_Init+0x29a>
 800f906:	8bfb      	ldrh	r3, [r7, #30]
 800f908:	e066      	b.n	800f9d8 <phhalHw_Pn5180_Init+0x368>

    /* Create the event. */
//    pDataParams->HwEventObj.pEvtName = (uint8_t *)bHalEventName;  // 1
    pDataParams->HwEventObj.intialValue = 0U;
 800f90a:	68fb      	ldr	r3, [r7, #12]
 800f90c:	2200      	movs	r2, #0
 800f90e:	f8c3 218c 	str.w	r2, [r3, #396]	@ 0x18c
    PH_CHECK_SUCCESS_FCT(statusTmp, phOsal_EventCreate(&pDataParams->HwEventObj.EventHandle, &pDataParams->HwEventObj));
 800f912:	68fb      	ldr	r3, [r7, #12]
 800f914:	f503 72c2 	add.w	r2, r3, #388	@ 0x184
 800f918:	68fb      	ldr	r3, [r7, #12]
 800f91a:	f503 73c2 	add.w	r3, r3, #388	@ 0x184
 800f91e:	4619      	mov	r1, r3
 800f920:	4610      	mov	r0, r2
 800f922:	f00c fd45 	bl	801c3b0 <phOsal_EventCreate>
 800f926:	4603      	mov	r3, r0
 800f928:	83fb      	strh	r3, [r7, #30]
 800f92a:	8bfb      	ldrh	r3, [r7, #30]
 800f92c:	2b00      	cmp	r3, #0
 800f92e:	d001      	beq.n	800f934 <phhalHw_Pn5180_Init+0x2c4>
 800f930:	8bfb      	ldrh	r3, [r7, #30]
 800f932:	e051      	b.n	800f9d8 <phhalHw_Pn5180_Init+0x368>

    /*clear previously occurred unwanted events*/
    (void)phOsal_EventClear(&pDataParams->HwEventObj.EventHandle, E_OS_EVENT_OPT_NONE, E_PH_OSAL_EVT_RF, NULL);
 800f934:	68fb      	ldr	r3, [r7, #12]
 800f936:	f503 70c2 	add.w	r0, r3, #388	@ 0x184
 800f93a:	2300      	movs	r3, #0
 800f93c:	2201      	movs	r2, #1
 800f93e:	2100      	movs	r1, #0
 800f940:	f00c fe04 	bl	801c54c <phOsal_EventClear>
    xEventHandle = pDataParams->HwEventObj.EventHandle;
 800f944:	68fb      	ldr	r3, [r7, #12]
 800f946:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
 800f94a:	4a29      	ldr	r2, [pc, #164]	@ (800f9f0 <phhalHw_Pn5180_Init+0x380>)
 800f94c:	6013      	str	r3, [r2, #0]

    /* firmware version was already read earlier (to check if SPI is working).  Store it in dataparams.  */
    pDataParams->wFirmwareVer = bFirmwareVer[1];
 800f94e:	7f7b      	ldrb	r3, [r7, #29]
 800f950:	461a      	mov	r2, r3
 800f952:	68fb      	ldr	r3, [r7, #12]
 800f954:	f8a3 2078 	strh.w	r2, [r3, #120]	@ 0x78
    pDataParams->wFirmwareVer = (pDataParams->wFirmwareVer << 8U) | bFirmwareVer[0];
 800f958:	68fb      	ldr	r3, [r7, #12]
 800f95a:	f8b3 3078 	ldrh.w	r3, [r3, #120]	@ 0x78
 800f95e:	b21b      	sxth	r3, r3
 800f960:	021b      	lsls	r3, r3, #8
 800f962:	b21a      	sxth	r2, r3
 800f964:	7f3b      	ldrb	r3, [r7, #28]
 800f966:	b21b      	sxth	r3, r3
 800f968:	4313      	orrs	r3, r2
 800f96a:	b21b      	sxth	r3, r3
 800f96c:	b29a      	uxth	r2, r3
 800f96e:	68fb      	ldr	r3, [r7, #12]
 800f970:	f8a3 2078 	strh.w	r2, [r3, #120]	@ 0x78

    /* Check if Firmware version is above 3.4, which also verifies Pn5180 is initialized. */
    if (pDataParams->wFirmwareVer < 0x304U)
 800f974:	68fb      	ldr	r3, [r7, #12]
 800f976:	f8b3 3078 	ldrh.w	r3, [r3, #120]	@ 0x78
 800f97a:	f5b3 7f41 	cmp.w	r3, #772	@ 0x304
 800f97e:	d202      	bcs.n	800f986 <phhalHw_Pn5180_Init+0x316>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INTERFACE_ERROR, PH_COMP_HAL);
 800f980:	f240 230b 	movw	r3, #523	@ 0x20b
 800f984:	e028      	b.n	800f9d8 <phhalHw_Pn5180_Init+0x368>
    }
    else
    {
        /* Apply HAL Digital delay when pn5180 FW version is less than 3.8. */
        if (pDataParams->wFirmwareVer >= 0x308U)
 800f986:	68fb      	ldr	r3, [r7, #12]
 800f988:	f8b3 3078 	ldrh.w	r3, [r3, #120]	@ 0x78
 800f98c:	f5b3 7f42 	cmp.w	r3, #776	@ 0x308
 800f990:	d321      	bcc.n	800f9d6 <phhalHw_Pn5180_Init+0x366>
        {
            /* Read MISC_CONFIG value */
            phhalHw_Pn5180_Instr_ReadE2Prom(
 800f992:	f107 021b 	add.w	r2, r7, #27
 800f996:	2301      	movs	r3, #1
 800f998:	21e8      	movs	r1, #232	@ 0xe8
 800f99a:	68f8      	ldr	r0, [r7, #12]
 800f99c:	f003 ffce 	bl	801393c <phhalHw_Pn5180_Instr_ReadE2Prom>
                &bDigitalDelayCfg,
                PHHAL_HW_PN5180_DIGITAL_DELAY_CONFIG_LEN);

            /* Apply FW Digital delay and enable timer 1 for the use of FDT/FWT for FW version 3.8 onwards. */

            if (((0U == ((bDigitalDelayCfg & PHHAL_HW_PN5180_DIGITAL_DELAY_ENABLE)))) ||
 800f9a0:	7efb      	ldrb	r3, [r7, #27]
 800f9a2:	f003 0301 	and.w	r3, r3, #1
 800f9a6:	2b00      	cmp	r3, #0
 800f9a8:	d004      	beq.n	800f9b4 <phhalHw_Pn5180_Init+0x344>
                (!((bDigitalDelayCfg & PHHAL_HW_PN5180_FDT_TIMER_USED_MASK) == ((PHHAL_HW_PN5180_FDT_TIMER_USED) << 1U))))
 800f9aa:	7efb      	ldrb	r3, [r7, #27]
 800f9ac:	f003 0306 	and.w	r3, r3, #6
            if (((0U == ((bDigitalDelayCfg & PHHAL_HW_PN5180_DIGITAL_DELAY_ENABLE)))) ||
 800f9b0:	2b02      	cmp	r3, #2
 800f9b2:	d010      	beq.n	800f9d6 <phhalHw_Pn5180_Init+0x366>
            {
                /* Clear timer bits. */
                bDigitalDelayCfg &= (uint8_t)~(PHHAL_HW_PN5180_FDT_TIMER_USED_MASK);
 800f9b4:	7efb      	ldrb	r3, [r7, #27]
 800f9b6:	f023 0306 	bic.w	r3, r3, #6
 800f9ba:	b2db      	uxtb	r3, r3
 800f9bc:	76fb      	strb	r3, [r7, #27]

                /* Enable FW digital delay and timer 1 for FDT/FWT. */
                bDigitalDelayCfg |= (uint8_t)(PHHAL_HW_PN5180_DIGITAL_DELAY_ENABLE | ((PHHAL_HW_PN5180_FDT_TIMER_USED) << 1U));
 800f9be:	7efb      	ldrb	r3, [r7, #27]
 800f9c0:	f043 0303 	orr.w	r3, r3, #3
 800f9c4:	b2db      	uxtb	r3, r3
 800f9c6:	76fb      	strb	r3, [r7, #27]

                /* Write back MISC_CONFIG value */
                phhalHw_Pn5180_Instr_WriteE2Prom(
 800f9c8:	f107 021b 	add.w	r2, r7, #27
 800f9cc:	2301      	movs	r3, #1
 800f9ce:	21e8      	movs	r1, #232	@ 0xe8
 800f9d0:	68f8      	ldr	r0, [r7, #12]
 800f9d2:	f003 ff3b 	bl	801384c <phhalHw_Pn5180_Instr_WriteE2Prom>
                    &bDigitalDelayCfg,
                    PHHAL_HW_PN5180_DIGITAL_DELAY_CONFIG_LEN);
            }
        }
    }
    return PH_ERR_SUCCESS;
 800f9d6:	2300      	movs	r3, #0
}
 800f9d8:	4618      	mov	r0, r3
 800f9da:	3720      	adds	r7, #32
 800f9dc:	46bd      	mov	sp, r7
 800f9de:	bd80      	pop	{r7, pc}
 800f9e0:	0800f61b 	.word	0x0800f61b
 800f9e4:	0800f645 	.word	0x0800f645
 800f9e8:	08026718 	.word	0x08026718
 800f9ec:	000fffff 	.word	0x000fffff
 800f9f0:	20001be0 	.word	0x20001be0

0800f9f4 <phhalHw_Pn5180_WriteRegister>:
phStatus_t phhalHw_Pn5180_WriteRegister(
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint8_t  bAddress,
    uint32_t dwValue
    )
{
 800f9f4:	b580      	push	{r7, lr}
 800f9f6:	b084      	sub	sp, #16
 800f9f8:	af00      	add	r7, sp, #0
 800f9fa:	60f8      	str	r0, [r7, #12]
 800f9fc:	460b      	mov	r3, r1
 800f9fe:	607a      	str	r2, [r7, #4]
 800fa00:	72fb      	strb	r3, [r7, #11]
    return phhalHw_Pn5180_Instr_WriteRegister(  \
 800fa02:	7afb      	ldrb	r3, [r7, #11]
 800fa04:	687a      	ldr	r2, [r7, #4]
 800fa06:	4619      	mov	r1, r3
 800fa08:	68f8      	ldr	r0, [r7, #12]
 800fa0a:	f003 fc03 	bl	8013214 <phhalHw_Pn5180_Instr_WriteRegister>
 800fa0e:	4603      	mov	r3, r0
        pDataParams,  \
        bAddress,  \
        dwValue);
}
 800fa10:	4618      	mov	r0, r3
 800fa12:	3710      	adds	r7, #16
 800fa14:	46bd      	mov	sp, r7
 800fa16:	bd80      	pop	{r7, pc}

0800fa18 <phhalHw_Pn5180_ReadRegister>:

phStatus_t phhalHw_Pn5180_ReadRegister(
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint8_t bAddress,
    uint32_t * pValue)
{
 800fa18:	b580      	push	{r7, lr}
 800fa1a:	b084      	sub	sp, #16
 800fa1c:	af00      	add	r7, sp, #0
 800fa1e:	60f8      	str	r0, [r7, #12]
 800fa20:	460b      	mov	r3, r1
 800fa22:	607a      	str	r2, [r7, #4]
 800fa24:	72fb      	strb	r3, [r7, #11]
    return phhalHw_Pn5180_Instr_ReadRegister(   \
 800fa26:	7afb      	ldrb	r3, [r7, #11]
 800fa28:	687a      	ldr	r2, [r7, #4]
 800fa2a:	4619      	mov	r1, r3
 800fa2c:	68f8      	ldr	r0, [r7, #12]
 800fa2e:	f003 fe05 	bl	801363c <phhalHw_Pn5180_Instr_ReadRegister>
 800fa32:	4603      	mov	r3, r0
        pDataParams,  \
        bAddress,  \
        pValue);   \

}
 800fa34:	4618      	mov	r0, r3
 800fa36:	3710      	adds	r7, #16
 800fa38:	46bd      	mov	sp, r7
 800fa3a:	bd80      	pop	{r7, pc}

0800fa3c <phhalHw_Pn5180_ApplyProtocolSettings>:

phStatus_t phhalHw_Pn5180_ApplyProtocolSettings(
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint8_t bCardType)
{
 800fa3c:	b580      	push	{r7, lr}
 800fa3e:	b088      	sub	sp, #32
 800fa40:	af00      	add	r7, sp, #0
 800fa42:	6078      	str	r0, [r7, #4]
 800fa44:	460b      	mov	r3, r1
 800fa46:	70fb      	strb	r3, [r7, #3]
    uint16_t   PH_MEMLOC_REM wConfig;
    uint16_t   PH_MEMLOC_REM wTxDatarate;
    uint16_t   PH_MEMLOC_REM wRxDatarate;

    /* Disable the EMD. */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_SetConfig(pDataParams, PHHAL_HW_CONFIG_SET_EMD, PH_OFF));
 800fa48:	2200      	movs	r2, #0
 800fa4a:	215e      	movs	r1, #94	@ 0x5e
 800fa4c:	6878      	ldr	r0, [r7, #4]
 800fa4e:	f000 fd73 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 800fa52:	4603      	mov	r3, r0
 800fa54:	823b      	strh	r3, [r7, #16]
 800fa56:	8a3b      	ldrh	r3, [r7, #16]
 800fa58:	2b00      	cmp	r3, #0
 800fa5a:	d001      	beq.n	800fa60 <phhalHw_Pn5180_ApplyProtocolSettings+0x24>
 800fa5c:	8a3b      	ldrh	r3, [r7, #16]
 800fa5e:	e1af      	b.n	800fdc0 <phhalHw_Pn5180_ApplyProtocolSettings+0x384>

    /* Store new card type */
    if (bCardType != PHHAL_HW_CARDTYPE_CURRENT)
 800fa60:	78fb      	ldrb	r3, [r7, #3]
 800fa62:	2b00      	cmp	r3, #0
 800fa64:	d00a      	beq.n	800fa7c <phhalHw_Pn5180_ApplyProtocolSettings+0x40>
    {
        pDataParams->bCardType = bCardType;
 800fa66:	687b      	ldr	r3, [r7, #4]
 800fa68:	78fa      	ldrb	r2, [r7, #3]
 800fa6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        pDataParams->bTimeoutUnit = PHHAL_HW_TIME_MICROSECONDS;
 800fa6e:	687b      	ldr	r3, [r7, #4]
 800fa70:	2200      	movs	r2, #0
 800fa72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        bUseDefaultShadow = 1U;
 800fa76:	2301      	movs	r3, #1
 800fa78:	767b      	strb	r3, [r7, #25]
 800fa7a:	e001      	b.n	800fa80 <phhalHw_Pn5180_ApplyProtocolSettings+0x44>
    }
    else
    {
        bUseDefaultShadow = 0U;
 800fa7c:	2300      	movs	r3, #0
 800fa7e:	767b      	strb	r3, [r7, #25]
    }

    pDataParams->bActiveMode       = PH_OFF;
 800fa80:	687b      	ldr	r3, [r7, #4]
 800fa82:	2200      	movs	r2, #0
 800fa84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    pDataParams->wTargetMode       = PH_OFF;
 800fa88:	687b      	ldr	r3, [r7, #4]
 800fa8a:	2200      	movs	r2, #0
 800fa8c:	865a      	strh	r2, [r3, #50]	@ 0x32
    pDataParams->bJewelActivated   = PH_OFF;
 800fa8e:	687b      	ldr	r3, [r7, #4]
 800fa90:	2200      	movs	r2, #0
 800fa92:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    pDataParams->bNfcipMode        = PH_OFF;
 800fa96:	687b      	ldr	r3, [r7, #4]
 800fa98:	2200      	movs	r2, #0
 800fa9a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
    pDataParams->bSkipSend         = PH_OFF;
 800fa9e:	687b      	ldr	r3, [r7, #4]
 800faa0:	2200      	movs	r2, #0
 800faa2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

    /* configure reader IC for current card */
    switch (pDataParams->bCardType)
 800faa6:	687b      	ldr	r3, [r7, #4]
 800faa8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800faac:	3b01      	subs	r3, #1
 800faae:	2b09      	cmp	r3, #9
 800fab0:	f200 8104 	bhi.w	800fcbc <phhalHw_Pn5180_ApplyProtocolSettings+0x280>
 800fab4:	a201      	add	r2, pc, #4	@ (adr r2, 800fabc <phhalHw_Pn5180_ApplyProtocolSettings+0x80>)
 800fab6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800faba:	bf00      	nop
 800fabc:	0800fae5 	.word	0x0800fae5
 800fac0:	0800fb0f 	.word	0x0800fb0f
 800fac4:	0800fb39 	.word	0x0800fb39
 800fac8:	0800fc53 	.word	0x0800fc53
 800facc:	0800fcbd 	.word	0x0800fcbd
 800fad0:	0800fc7d 	.word	0x0800fc7d
 800fad4:	0800fbb5 	.word	0x0800fbb5
 800fad8:	0800fbef 	.word	0x0800fbef
 800fadc:	0800fc21 	.word	0x0800fc21
 800fae0:	0800fb77 	.word	0x0800fb77
    {
        /* configure hardware for ISO 14443A */
    case PHHAL_HW_CARDTYPE_ISO14443A:
        /* Use 14443a default shadow */
        PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_Instr_LoadRfConfiguration(pDataParams, PHHAL_HW_PN5180_RF_TX_ISO14443A_106_MILLER, PHHAL_HW_PN5180_RF_RX_ISO14443A_106_MANCH_SUBC));  /* Masking RxDataRate with Minimum Configuration Index */
 800fae4:	2280      	movs	r2, #128	@ 0x80
 800fae6:	2100      	movs	r1, #0
 800fae8:	6878      	ldr	r0, [r7, #4]
 800faea:	f004 fa8d 	bl	8014008 <phhalHw_Pn5180_Instr_LoadRfConfiguration>
 800faee:	4603      	mov	r3, r0
 800faf0:	823b      	strh	r3, [r7, #16]
 800faf2:	8a3b      	ldrh	r3, [r7, #16]
 800faf4:	2b00      	cmp	r3, #0
 800faf6:	d001      	beq.n	800fafc <phhalHw_Pn5180_ApplyProtocolSettings+0xc0>
 800faf8:	8a3b      	ldrh	r3, [r7, #16]
 800fafa:	e161      	b.n	800fdc0 <phhalHw_Pn5180_ApplyProtocolSettings+0x384>
        SET_PN5180_SHADOW(wPn5180_DefaultShadow_I14443a);
 800fafc:	4b99      	ldr	r3, [pc, #612]	@ (800fd64 <phhalHw_Pn5180_ApplyProtocolSettings+0x328>)
 800fafe:	61fb      	str	r3, [r7, #28]
 800fb00:	230a      	movs	r3, #10
 800fb02:	837b      	strh	r3, [r7, #26]
        /* Update Datarate in shadow for parity setting */
        wTxDatarate = PHHAL_HW_RF_DATARATE_106;
 800fb04:	2300      	movs	r3, #0
 800fb06:	82bb      	strh	r3, [r7, #20]
        wRxDatarate = PHHAL_HW_RF_DATARATE_106;
 800fb08:	2300      	movs	r3, #0
 800fb0a:	827b      	strh	r3, [r7, #18]
        break;
 800fb0c:	e0de      	b.n	800fccc <phhalHw_Pn5180_ApplyProtocolSettings+0x290>

    case PHHAL_HW_CARDTYPE_ISO14443B:
        /* Use 14443b shadow */
        PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_Instr_LoadRfConfiguration(pDataParams, PHHAL_HW_PN5180_RF_TX_ISO14443B_106_NRZ, PHHAL_HW_PN5180_RF_RX_ISO14443B_106_BPSK));  /* Masking RxDataRate with Minimum Configuration Index */
 800fb0e:	2284      	movs	r2, #132	@ 0x84
 800fb10:	2104      	movs	r1, #4
 800fb12:	6878      	ldr	r0, [r7, #4]
 800fb14:	f004 fa78 	bl	8014008 <phhalHw_Pn5180_Instr_LoadRfConfiguration>
 800fb18:	4603      	mov	r3, r0
 800fb1a:	823b      	strh	r3, [r7, #16]
 800fb1c:	8a3b      	ldrh	r3, [r7, #16]
 800fb1e:	2b00      	cmp	r3, #0
 800fb20:	d001      	beq.n	800fb26 <phhalHw_Pn5180_ApplyProtocolSettings+0xea>
 800fb22:	8a3b      	ldrh	r3, [r7, #16]
 800fb24:	e14c      	b.n	800fdc0 <phhalHw_Pn5180_ApplyProtocolSettings+0x384>
        SET_PN5180_SHADOW(wPn5180_DefaultShadow_I14443b);
 800fb26:	4b90      	ldr	r3, [pc, #576]	@ (800fd68 <phhalHw_Pn5180_ApplyProtocolSettings+0x32c>)
 800fb28:	61fb      	str	r3, [r7, #28]
 800fb2a:	230b      	movs	r3, #11
 800fb2c:	837b      	strh	r3, [r7, #26]
        /* Update Datarate in shadow for parity setting */
        wTxDatarate = PHHAL_HW_RF_DATARATE_106;
 800fb2e:	2300      	movs	r3, #0
 800fb30:	82bb      	strh	r3, [r7, #20]
        wRxDatarate = PHHAL_HW_RF_DATARATE_106;
 800fb32:	2300      	movs	r3, #0
 800fb34:	827b      	strh	r3, [r7, #18]
        break;
 800fb36:	e0c9      	b.n	800fccc <phhalHw_Pn5180_ApplyProtocolSettings+0x290>

    case PHHAL_HW_CARDTYPE_FELICA_212:
        /* Use FeliCa shadow */
        PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_Instr_LoadRfConfiguration(pDataParams, PHHAL_HW_PN5180_RF_TX_FELICA_212, PHHAL_HW_PN5180_RF_RX_FELICA_212));  /* Masking RxDataRate with Minimum Configuration Index */
 800fb38:	2288      	movs	r2, #136	@ 0x88
 800fb3a:	2108      	movs	r1, #8
 800fb3c:	6878      	ldr	r0, [r7, #4]
 800fb3e:	f004 fa63 	bl	8014008 <phhalHw_Pn5180_Instr_LoadRfConfiguration>
 800fb42:	4603      	mov	r3, r0
 800fb44:	823b      	strh	r3, [r7, #16]
 800fb46:	8a3b      	ldrh	r3, [r7, #16]
 800fb48:	2b00      	cmp	r3, #0
 800fb4a:	d001      	beq.n	800fb50 <phhalHw_Pn5180_ApplyProtocolSettings+0x114>
 800fb4c:	8a3b      	ldrh	r3, [r7, #16]
 800fb4e:	e137      	b.n	800fdc0 <phhalHw_Pn5180_ApplyProtocolSettings+0x384>
        SET_PN5180_SHADOW(wPn5180_DefaultShadow_Felica);
 800fb50:	4b86      	ldr	r3, [pc, #536]	@ (800fd6c <phhalHw_Pn5180_ApplyProtocolSettings+0x330>)
 800fb52:	61fb      	str	r3, [r7, #28]
 800fb54:	230b      	movs	r3, #11
 800fb56:	837b      	strh	r3, [r7, #26]
        wTxDatarate = PHHAL_HW_RF_DATARATE_212;
 800fb58:	2301      	movs	r3, #1
 800fb5a:	82bb      	strh	r3, [r7, #20]
        wRxDatarate = PHHAL_HW_RF_DATARATE_212;
 800fb5c:	2301      	movs	r3, #1
 800fb5e:	827b      	strh	r3, [r7, #18]

        /* Configure FeliCa EMD Control Register */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_SetConfig_FelicaEmdReg(pDataParams));
 800fb60:	6878      	ldr	r0, [r7, #4]
 800fb62:	f004 fef3 	bl	801494c <phhalHw_Pn5180_SetConfig_FelicaEmdReg>
 800fb66:	4603      	mov	r3, r0
 800fb68:	823b      	strh	r3, [r7, #16]
 800fb6a:	8a3b      	ldrh	r3, [r7, #16]
 800fb6c:	2b00      	cmp	r3, #0
 800fb6e:	f000 80a8 	beq.w	800fcc2 <phhalHw_Pn5180_ApplyProtocolSettings+0x286>
 800fb72:	8a3b      	ldrh	r3, [r7, #16]
 800fb74:	e124      	b.n	800fdc0 <phhalHw_Pn5180_ApplyProtocolSettings+0x384>
        break;

    case PHHAL_HW_CARDTYPE_FELICA_424:
        /* Use FeliCa shadow for 424*/
        PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_Instr_LoadRfConfiguration(pDataParams, PHHAL_HW_PN5180_RF_TX_FELICA_424, PHHAL_HW_PN5180_RF_RX_FELICA_424));  /* Masking RxDataRate with Minimum Configuration Index */
 800fb76:	2289      	movs	r2, #137	@ 0x89
 800fb78:	2109      	movs	r1, #9
 800fb7a:	6878      	ldr	r0, [r7, #4]
 800fb7c:	f004 fa44 	bl	8014008 <phhalHw_Pn5180_Instr_LoadRfConfiguration>
 800fb80:	4603      	mov	r3, r0
 800fb82:	823b      	strh	r3, [r7, #16]
 800fb84:	8a3b      	ldrh	r3, [r7, #16]
 800fb86:	2b00      	cmp	r3, #0
 800fb88:	d001      	beq.n	800fb8e <phhalHw_Pn5180_ApplyProtocolSettings+0x152>
 800fb8a:	8a3b      	ldrh	r3, [r7, #16]
 800fb8c:	e118      	b.n	800fdc0 <phhalHw_Pn5180_ApplyProtocolSettings+0x384>

        SET_PN5180_SHADOW(wPn5180_DefaultShadow_Felica_424);
 800fb8e:	4b78      	ldr	r3, [pc, #480]	@ (800fd70 <phhalHw_Pn5180_ApplyProtocolSettings+0x334>)
 800fb90:	61fb      	str	r3, [r7, #28]
 800fb92:	230b      	movs	r3, #11
 800fb94:	837b      	strh	r3, [r7, #26]
        wTxDatarate = PHHAL_HW_RF_DATARATE_424;
 800fb96:	2302      	movs	r3, #2
 800fb98:	82bb      	strh	r3, [r7, #20]
        wRxDatarate = PHHAL_HW_RF_DATARATE_424;
 800fb9a:	2302      	movs	r3, #2
 800fb9c:	827b      	strh	r3, [r7, #18]

        /* Configure FeliCa EMD Control Register */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_SetConfig_FelicaEmdReg(pDataParams));
 800fb9e:	6878      	ldr	r0, [r7, #4]
 800fba0:	f004 fed4 	bl	801494c <phhalHw_Pn5180_SetConfig_FelicaEmdReg>
 800fba4:	4603      	mov	r3, r0
 800fba6:	823b      	strh	r3, [r7, #16]
 800fba8:	8a3b      	ldrh	r3, [r7, #16]
 800fbaa:	2b00      	cmp	r3, #0
 800fbac:	f000 808b 	beq.w	800fcc6 <phhalHw_Pn5180_ApplyProtocolSettings+0x28a>
 800fbb0:	8a3b      	ldrh	r3, [r7, #16]
 800fbb2:	e105      	b.n	800fdc0 <phhalHw_Pn5180_ApplyProtocolSettings+0x384>
        break;

    case PHHAL_HW_CARDTYPE_I18092M_ACTIVE_106:
        /* Use I18092m_Active shadow */
        PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_Instr_LoadRfConfiguration(pDataParams, PHHAL_HW_PN5180_RF_TX_NFC_AI_106_106, PHHAL_HW_PN5180_RF_RX_NFC_AI_106));  /* Masking RxDataRate with Minimum Configuration Index */
 800fbb4:	228a      	movs	r2, #138	@ 0x8a
 800fbb6:	210a      	movs	r1, #10
 800fbb8:	6878      	ldr	r0, [r7, #4]
 800fbba:	f004 fa25 	bl	8014008 <phhalHw_Pn5180_Instr_LoadRfConfiguration>
 800fbbe:	4603      	mov	r3, r0
 800fbc0:	823b      	strh	r3, [r7, #16]
 800fbc2:	8a3b      	ldrh	r3, [r7, #16]
 800fbc4:	2b00      	cmp	r3, #0
 800fbc6:	d001      	beq.n	800fbcc <phhalHw_Pn5180_ApplyProtocolSettings+0x190>
 800fbc8:	8a3b      	ldrh	r3, [r7, #16]
 800fbca:	e0f9      	b.n	800fdc0 <phhalHw_Pn5180_ApplyProtocolSettings+0x384>
        SET_PN5180_SHADOW(wPn5180_DefShadow_I18092m_Active);
 800fbcc:	4b69      	ldr	r3, [pc, #420]	@ (800fd74 <phhalHw_Pn5180_ApplyProtocolSettings+0x338>)
 800fbce:	61fb      	str	r3, [r7, #28]
 800fbd0:	230b      	movs	r3, #11
 800fbd2:	837b      	strh	r3, [r7, #26]
        wTxDatarate = PHHAL_HW_RF_DATARATE_106;
 800fbd4:	2300      	movs	r3, #0
 800fbd6:	82bb      	strh	r3, [r7, #20]
        wRxDatarate = PHHAL_HW_RF_DATARATE_106;
 800fbd8:	2300      	movs	r3, #0
 800fbda:	827b      	strh	r3, [r7, #18]
        /* Enable active mode */
        pDataParams->bActiveMode = PH_ON;
 800fbdc:	687b      	ldr	r3, [r7, #4]
 800fbde:	2201      	movs	r2, #1
 800fbe0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        pDataParams->bNfcipMode = PH_ON;
 800fbe4:	687b      	ldr	r3, [r7, #4]
 800fbe6:	2201      	movs	r2, #1
 800fbe8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
        break;
 800fbec:	e06e      	b.n	800fccc <phhalHw_Pn5180_ApplyProtocolSettings+0x290>

    case PHHAL_HW_CARDTYPE_I18092M_ACTIVE_212:
        /* Use I18092m_Active_212 shadow */
        PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_Instr_LoadRfConfiguration(pDataParams, PHHAL_HW_PN5180_RF_TX_NFC_AI_212_212, PHHAL_HW_PN5180_RF_RX_NFC_AI_212));  /* Masking RxDataRate with Minimum Configuration Index */
 800fbee:	228b      	movs	r2, #139	@ 0x8b
 800fbf0:	210b      	movs	r1, #11
 800fbf2:	6878      	ldr	r0, [r7, #4]
 800fbf4:	f004 fa08 	bl	8014008 <phhalHw_Pn5180_Instr_LoadRfConfiguration>
 800fbf8:	4603      	mov	r3, r0
 800fbfa:	823b      	strh	r3, [r7, #16]
 800fbfc:	8a3b      	ldrh	r3, [r7, #16]
 800fbfe:	2b00      	cmp	r3, #0
 800fc00:	d001      	beq.n	800fc06 <phhalHw_Pn5180_ApplyProtocolSettings+0x1ca>
 800fc02:	8a3b      	ldrh	r3, [r7, #16]
 800fc04:	e0dc      	b.n	800fdc0 <phhalHw_Pn5180_ApplyProtocolSettings+0x384>
        SET_PN5180_SHADOW(wPn5180_DefShadow_I18092m_212_Active);
 800fc06:	4b5c      	ldr	r3, [pc, #368]	@ (800fd78 <phhalHw_Pn5180_ApplyProtocolSettings+0x33c>)
 800fc08:	61fb      	str	r3, [r7, #28]
 800fc0a:	230b      	movs	r3, #11
 800fc0c:	837b      	strh	r3, [r7, #26]
        wTxDatarate = PHHAL_HW_RF_DATARATE_212;
 800fc0e:	2301      	movs	r3, #1
 800fc10:	82bb      	strh	r3, [r7, #20]
        wRxDatarate = PHHAL_HW_RF_DATARATE_212;
 800fc12:	2301      	movs	r3, #1
 800fc14:	827b      	strh	r3, [r7, #18]
        /* Enable active mode */
        pDataParams->bActiveMode = PH_ON;
 800fc16:	687b      	ldr	r3, [r7, #4]
 800fc18:	2201      	movs	r2, #1
 800fc1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        break;
 800fc1e:	e055      	b.n	800fccc <phhalHw_Pn5180_ApplyProtocolSettings+0x290>

    case PHHAL_HW_CARDTYPE_I18092M_ACTIVE_424:
        /* Use I18092m_Active_424 shadow */
        PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_Instr_LoadRfConfiguration(pDataParams, PHHAL_HW_PN5180_RF_TX_NFC_AI_424_424, PHHAL_HW_PN5180_RF_RX_NFC_AI_424));  /* Masking RxDataRate with Minimum Configuration Index */
 800fc20:	228c      	movs	r2, #140	@ 0x8c
 800fc22:	210c      	movs	r1, #12
 800fc24:	6878      	ldr	r0, [r7, #4]
 800fc26:	f004 f9ef 	bl	8014008 <phhalHw_Pn5180_Instr_LoadRfConfiguration>
 800fc2a:	4603      	mov	r3, r0
 800fc2c:	823b      	strh	r3, [r7, #16]
 800fc2e:	8a3b      	ldrh	r3, [r7, #16]
 800fc30:	2b00      	cmp	r3, #0
 800fc32:	d001      	beq.n	800fc38 <phhalHw_Pn5180_ApplyProtocolSettings+0x1fc>
 800fc34:	8a3b      	ldrh	r3, [r7, #16]
 800fc36:	e0c3      	b.n	800fdc0 <phhalHw_Pn5180_ApplyProtocolSettings+0x384>

        SET_PN5180_SHADOW(wPn5180_DefShadow_I18092m_424_Active);
 800fc38:	4b50      	ldr	r3, [pc, #320]	@ (800fd7c <phhalHw_Pn5180_ApplyProtocolSettings+0x340>)
 800fc3a:	61fb      	str	r3, [r7, #28]
 800fc3c:	230b      	movs	r3, #11
 800fc3e:	837b      	strh	r3, [r7, #26]
        wTxDatarate = PHHAL_HW_RF_DATARATE_424;
 800fc40:	2302      	movs	r3, #2
 800fc42:	82bb      	strh	r3, [r7, #20]
        wRxDatarate = PHHAL_HW_RF_DATARATE_424;
 800fc44:	2302      	movs	r3, #2
 800fc46:	827b      	strh	r3, [r7, #18]
        /* Enable active mode */
        pDataParams->bActiveMode = PH_ON;
 800fc48:	687b      	ldr	r3, [r7, #4]
 800fc4a:	2201      	movs	r2, #1
 800fc4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        break;
 800fc50:	e03c      	b.n	800fccc <phhalHw_Pn5180_ApplyProtocolSettings+0x290>

    case PHHAL_HW_CARDTYPE_ISO15693:
        /* Use 15693 shadow */
        PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_Instr_LoadRfConfiguration(pDataParams, PHHAL_HW_PN5180_RF_TX_ISO15693_26_1OF4_ASK100, PHHAL_HW_PN5180_RF_RX_ISO15693_26_1OF4_SC));  /* Masking RxDataRate with Minimum Configuration Index */
 800fc52:	228d      	movs	r2, #141	@ 0x8d
 800fc54:	210d      	movs	r1, #13
 800fc56:	6878      	ldr	r0, [r7, #4]
 800fc58:	f004 f9d6 	bl	8014008 <phhalHw_Pn5180_Instr_LoadRfConfiguration>
 800fc5c:	4603      	mov	r3, r0
 800fc5e:	823b      	strh	r3, [r7, #16]
 800fc60:	8a3b      	ldrh	r3, [r7, #16]
 800fc62:	2b00      	cmp	r3, #0
 800fc64:	d001      	beq.n	800fc6a <phhalHw_Pn5180_ApplyProtocolSettings+0x22e>
 800fc66:	8a3b      	ldrh	r3, [r7, #16]
 800fc68:	e0aa      	b.n	800fdc0 <phhalHw_Pn5180_ApplyProtocolSettings+0x384>
        SET_PN5180_SHADOW(wPn5180_DefaultShadow_I15693);
 800fc6a:	4b45      	ldr	r3, [pc, #276]	@ (800fd80 <phhalHw_Pn5180_ApplyProtocolSettings+0x344>)
 800fc6c:	61fb      	str	r3, [r7, #28]
 800fc6e:	230c      	movs	r3, #12
 800fc70:	837b      	strh	r3, [r7, #26]
        wTxDatarate = PHHAL_HW_RF_TX_DATARATE_1_OUT_OF_4;
 800fc72:	230b      	movs	r3, #11
 800fc74:	82bb      	strh	r3, [r7, #20]
        wRxDatarate = PHHAL_HW_RF_RX_DATARATE_HIGH;
 800fc76:	230d      	movs	r3, #13
 800fc78:	827b      	strh	r3, [r7, #18]

        break;
 800fc7a:	e027      	b.n	800fccc <phhalHw_Pn5180_ApplyProtocolSettings+0x290>

    case PHHAL_HW_CARDTYPE_I18000P3M3:
        /* Use 18000p3m3 shadow */
        PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_Instr_LoadRfConfiguration(pDataParams, PHHAL_HW_PN5180_RF_TX_ISO180003M3_TARI_9_44_ASK, PHHAL_HW_PN5180_RF_RX_ISO180003M3_MANCH424_2_PERIOD));  /* Masking RxDataRate with Minimum Configuration Index */
 800fc7c:	2290      	movs	r2, #144	@ 0x90
 800fc7e:	2110      	movs	r1, #16
 800fc80:	6878      	ldr	r0, [r7, #4]
 800fc82:	f004 f9c1 	bl	8014008 <phhalHw_Pn5180_Instr_LoadRfConfiguration>
 800fc86:	4603      	mov	r3, r0
 800fc88:	823b      	strh	r3, [r7, #16]
 800fc8a:	8a3b      	ldrh	r3, [r7, #16]
 800fc8c:	2b00      	cmp	r3, #0
 800fc8e:	d001      	beq.n	800fc94 <phhalHw_Pn5180_ApplyProtocolSettings+0x258>
 800fc90:	8a3b      	ldrh	r3, [r7, #16]
 800fc92:	e095      	b.n	800fdc0 <phhalHw_Pn5180_ApplyProtocolSettings+0x384>

        SET_PN5180_SHADOW(wPn5180_DefaultShadow_I18000p3m3);
 800fc94:	4b3b      	ldr	r3, [pc, #236]	@ (800fd84 <phhalHw_Pn5180_ApplyProtocolSettings+0x348>)
 800fc96:	61fb      	str	r3, [r7, #28]
 800fc98:	230c      	movs	r3, #12
 800fc9a:	837b      	strh	r3, [r7, #26]
        wTxDatarate = PHHAL_HW_RF_TX_DATARATE_I18000P3M3;
 800fc9c:	2311      	movs	r3, #17
 800fc9e:	82bb      	strh	r3, [r7, #20]
        wRxDatarate = PHHAL_HW_RX_I18000P3M3_FL_423_MAN2;
 800fca0:	2313      	movs	r3, #19
 800fca2:	827b      	strh	r3, [r7, #18]
        /*A Timeout of 5 ms has been added*/
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams, PHHAL_HW_CONFIG_TIMEOUT_VALUE_MS, 5U));
 800fca4:	2205      	movs	r2, #5
 800fca6:	210e      	movs	r1, #14
 800fca8:	6878      	ldr	r0, [r7, #4]
 800fcaa:	f000 fc45 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 800fcae:	4603      	mov	r3, r0
 800fcb0:	823b      	strh	r3, [r7, #16]
 800fcb2:	8a3b      	ldrh	r3, [r7, #16]
 800fcb4:	2b00      	cmp	r3, #0
 800fcb6:	d008      	beq.n	800fcca <phhalHw_Pn5180_ApplyProtocolSettings+0x28e>
 800fcb8:	8a3b      	ldrh	r3, [r7, #16]
 800fcba:	e081      	b.n	800fdc0 <phhalHw_Pn5180_ApplyProtocolSettings+0x384>
        break;

    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 800fcbc:	f240 2321 	movw	r3, #545	@ 0x221
 800fcc0:	e07e      	b.n	800fdc0 <phhalHw_Pn5180_ApplyProtocolSettings+0x384>
        break;
 800fcc2:	bf00      	nop
 800fcc4:	e002      	b.n	800fccc <phhalHw_Pn5180_ApplyProtocolSettings+0x290>
        break;
 800fcc6:	bf00      	nop
 800fcc8:	e000      	b.n	800fccc <phhalHw_Pn5180_ApplyProtocolSettings+0x290>
        break;
 800fcca:	bf00      	nop
    }

    /* Copy over default shadow contents into current shadow. */
    if (0U != bUseDefaultShadow)
 800fccc:	7e7b      	ldrb	r3, [r7, #25]
 800fcce:	2b00      	cmp	r3, #0
 800fcd0:	d069      	beq.n	800fda6 <phhalHw_Pn5180_ApplyProtocolSettings+0x36a>
    {
        if(pShadowDefault == NULL)
 800fcd2:	69fb      	ldr	r3, [r7, #28]
 800fcd4:	2b00      	cmp	r3, #0
 800fcd6:	d102      	bne.n	800fcde <phhalHw_Pn5180_ApplyProtocolSettings+0x2a2>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_HAL);
 800fcd8:	f44f 7308 	mov.w	r3, #544	@ 0x220
 800fcdc:	e070      	b.n	800fdc0 <phhalHw_Pn5180_ApplyProtocolSettings+0x384>
        }
        /* Initialize config shadow */
        (void)memset(pDataParams->wCfgShadow, 0x00U, PHHAL_HW_PN5180_SHADOW_COUNT * sizeof(pDataParams->wCfgShadow[0]));
 800fcde:	687b      	ldr	r3, [r7, #4]
 800fce0:	3358      	adds	r3, #88	@ 0x58
 800fce2:	2220      	movs	r2, #32
 800fce4:	2100      	movs	r1, #0
 800fce6:	4618      	mov	r0, r3
 800fce8:	f012 fca4 	bl	8022634 <memset>

        for (wIndex = 0U; wIndex < wShadowCount; ++wIndex)
 800fcec:	2300      	movs	r3, #0
 800fcee:	82fb      	strh	r3, [r7, #22]
 800fcf0:	e04d      	b.n	800fd8e <phhalHw_Pn5180_ApplyProtocolSettings+0x352>
        {
            wConfig = pShadowDefault[wIndex << 1U];
 800fcf2:	8afb      	ldrh	r3, [r7, #22]
 800fcf4:	009b      	lsls	r3, r3, #2
 800fcf6:	69fa      	ldr	r2, [r7, #28]
 800fcf8:	4413      	add	r3, r2
 800fcfa:	881b      	ldrh	r3, [r3, #0]
 800fcfc:	81fb      	strh	r3, [r7, #14]
            pDataParams->wCfgShadow[wConfig] = pShadowDefault[(wIndex << 1U) + 1U];
 800fcfe:	8afb      	ldrh	r3, [r7, #22]
 800fd00:	009b      	lsls	r3, r3, #2
 800fd02:	3302      	adds	r3, #2
 800fd04:	69fa      	ldr	r2, [r7, #28]
 800fd06:	4413      	add	r3, r2
 800fd08:	89fa      	ldrh	r2, [r7, #14]
 800fd0a:	8819      	ldrh	r1, [r3, #0]
 800fd0c:	687b      	ldr	r3, [r7, #4]
 800fd0e:	322c      	adds	r2, #44	@ 0x2c
 800fd10:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            if((wConfig == PHHAL_HW_CONFIG_TXWAIT_US) &&
 800fd14:	89fb      	ldrh	r3, [r7, #14]
 800fd16:	2b07      	cmp	r3, #7
 800fd18:	d136      	bne.n	800fd88 <phhalHw_Pn5180_ApplyProtocolSettings+0x34c>
                ((pDataParams->bActiveMode) || (pDataParams->bCardType == PHHAL_HW_CARDTYPE_FELICA_212) || (pDataParams->bCardType == PHHAL_HW_CARDTYPE_FELICA_424)) &&
 800fd1a:	687b      	ldr	r3, [r7, #4]
 800fd1c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
            if((wConfig == PHHAL_HW_CONFIG_TXWAIT_US) &&
 800fd20:	2b00      	cmp	r3, #0
 800fd22:	d109      	bne.n	800fd38 <phhalHw_Pn5180_ApplyProtocolSettings+0x2fc>
                ((pDataParams->bActiveMode) || (pDataParams->bCardType == PHHAL_HW_CARDTYPE_FELICA_212) || (pDataParams->bCardType == PHHAL_HW_CARDTYPE_FELICA_424)) &&
 800fd24:	687b      	ldr	r3, [r7, #4]
 800fd26:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800fd2a:	2b03      	cmp	r3, #3
 800fd2c:	d004      	beq.n	800fd38 <phhalHw_Pn5180_ApplyProtocolSettings+0x2fc>
 800fd2e:	687b      	ldr	r3, [r7, #4]
 800fd30:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800fd34:	2b0a      	cmp	r3, #10
 800fd36:	d127      	bne.n	800fd88 <phhalHw_Pn5180_ApplyProtocolSettings+0x34c>
                (pDataParams->wTargetMode == PH_OFF))
 800fd38:	687b      	ldr	r3, [r7, #4]
 800fd3a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
                ((pDataParams->bActiveMode) || (pDataParams->bCardType == PHHAL_HW_CARDTYPE_FELICA_212) || (pDataParams->bCardType == PHHAL_HW_CARDTYPE_FELICA_424)) &&
 800fd3c:	2b00      	cmp	r3, #0
 800fd3e:	d123      	bne.n	800fd88 <phhalHw_Pn5180_ApplyProtocolSettings+0x34c>
            {
                PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_SetConfig(pDataParams, wConfig, pDataParams->wCfgShadow[wConfig]));
 800fd40:	89fa      	ldrh	r2, [r7, #14]
 800fd42:	687b      	ldr	r3, [r7, #4]
 800fd44:	322c      	adds	r2, #44	@ 0x2c
 800fd46:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 800fd4a:	89fb      	ldrh	r3, [r7, #14]
 800fd4c:	4619      	mov	r1, r3
 800fd4e:	6878      	ldr	r0, [r7, #4]
 800fd50:	f000 fbf2 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 800fd54:	4603      	mov	r3, r0
 800fd56:	823b      	strh	r3, [r7, #16]
 800fd58:	8a3b      	ldrh	r3, [r7, #16]
 800fd5a:	2b00      	cmp	r3, #0
 800fd5c:	d014      	beq.n	800fd88 <phhalHw_Pn5180_ApplyProtocolSettings+0x34c>
 800fd5e:	8a3b      	ldrh	r3, [r7, #16]
 800fd60:	e02e      	b.n	800fdc0 <phhalHw_Pn5180_ApplyProtocolSettings+0x384>
 800fd62:	bf00      	nop
 800fd64:	08026fc4 	.word	0x08026fc4
 800fd68:	08026fec 	.word	0x08026fec
 800fd6c:	08027018 	.word	0x08027018
 800fd70:	08027044 	.word	0x08027044
 800fd74:	080270d0 	.word	0x080270d0
 800fd78:	080270fc 	.word	0x080270fc
 800fd7c:	08027128 	.word	0x08027128
 800fd80:	08027070 	.word	0x08027070
 800fd84:	080270a0 	.word	0x080270a0
        for (wIndex = 0U; wIndex < wShadowCount; ++wIndex)
 800fd88:	8afb      	ldrh	r3, [r7, #22]
 800fd8a:	3301      	adds	r3, #1
 800fd8c:	82fb      	strh	r3, [r7, #22]
 800fd8e:	8afa      	ldrh	r2, [r7, #22]
 800fd90:	8b7b      	ldrh	r3, [r7, #26]
 800fd92:	429a      	cmp	r2, r3
 800fd94:	d3ad      	bcc.n	800fcf2 <phhalHw_Pn5180_ApplyProtocolSettings+0x2b6>
            }
        }

        pDataParams->wCfgShadow[PHHAL_HW_CONFIG_TXDATARATE_FRAMING] = wTxDatarate;
 800fd96:	687b      	ldr	r3, [r7, #4]
 800fd98:	8aba      	ldrh	r2, [r7, #20]
 800fd9a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
        pDataParams->wCfgShadow[PHHAL_HW_CONFIG_RXDATARATE_FRAMING] = wRxDatarate;
 800fd9e:	687b      	ldr	r3, [r7, #4]
 800fda0:	8a7a      	ldrh	r2, [r7, #18]
 800fda2:	f8a3 206c 	strh.w	r2, [r3, #108]	@ 0x6c

    }

    /* MIFARE Classic contactless IC Crypto 1 state is disabled by default */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams, PHHAL_HW_CONFIG_DISABLE_MF_CRYPTO1, PH_ON));
 800fda6:	2201      	movs	r2, #1
 800fda8:	212e      	movs	r1, #46	@ 0x2e
 800fdaa:	6878      	ldr	r0, [r7, #4]
 800fdac:	f000 fbc4 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 800fdb0:	4603      	mov	r3, r0
 800fdb2:	823b      	strh	r3, [r7, #16]
 800fdb4:	8a3b      	ldrh	r3, [r7, #16]
 800fdb6:	2b00      	cmp	r3, #0
 800fdb8:	d001      	beq.n	800fdbe <phhalHw_Pn5180_ApplyProtocolSettings+0x382>
 800fdba:	8a3b      	ldrh	r3, [r7, #16]
 800fdbc:	e000      	b.n	800fdc0 <phhalHw_Pn5180_ApplyProtocolSettings+0x384>

    return PH_ERR_SUCCESS;
 800fdbe:	2300      	movs	r3, #0
}
 800fdc0:	4618      	mov	r0, r3
 800fdc2:	3720      	adds	r7, #32
 800fdc4:	46bd      	mov	sp, r7
 800fdc6:	bd80      	pop	{r7, pc}

0800fdc8 <phhalHw_Pn5180_Exchange>:
    uint8_t * pTxBuffer,
    uint16_t wTxLength,
    uint8_t ** ppRxBuffer,
    uint16_t * pRxLength
    )
{
 800fdc8:	b580      	push	{r7, lr}
 800fdca:	b090      	sub	sp, #64	@ 0x40
 800fdcc:	af02      	add	r7, sp, #8
 800fdce:	60f8      	str	r0, [r7, #12]
 800fdd0:	607a      	str	r2, [r7, #4]
 800fdd2:	461a      	mov	r2, r3
 800fdd4:	460b      	mov	r3, r1
 800fdd6:	817b      	strh	r3, [r7, #10]
 800fdd8:	4613      	mov	r3, r2
 800fdda:	813b      	strh	r3, [r7, #8]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    phStatus_t  PH_MEMLOC_REM status = PH_ERR_SUCCESS;
 800fddc:	2300      	movs	r3, #0
 800fdde:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    uint8_t *   PH_MEMLOC_REM pTmpBuffer = NULL;
 800fde0:	2300      	movs	r3, #0
 800fde2:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint16_t    PH_MEMLOC_REM wTmpBufferLen = 0U;
 800fde4:	2300      	movs	r3, #0
 800fde6:	84fb      	strh	r3, [r7, #38]	@ 0x26
    uint16_t    PH_MEMLOC_REM wTmpBufferSize = 0U;
 800fde8:	2300      	movs	r3, #0
 800fdea:	84bb      	strh	r3, [r7, #36]	@ 0x24
    uint32_t    PH_MEMLOC_REM dwIrqWaitFor = 0U;
 800fdec:	2300      	movs	r3, #0
 800fdee:	633b      	str	r3, [r7, #48]	@ 0x30
    uint32_t    PH_MEMLOC_REM dwValue;
    uint16_t    PH_MEMLOC_REM bNumExpBytes;
    uint8_t     PH_MEMLOC_REM pReceivedData[1];
    uint16_t    PH_MEMLOC_REM wDataLenTmp;
    uint8_t     PH_MEMLOC_REM aCrc[2] = {0,0};
 800fdf0:	2300      	movs	r3, #0
 800fdf2:	833b      	strh	r3, [r7, #24]
    phOsal_EventBits_t PH_MEMLOC_REM dwEventFlags;
    uint32_t    PH_MEMLOC_REM dwRegister = 0;
 800fdf4:	2300      	movs	r3, #0
 800fdf6:	613b      	str	r3, [r7, #16]

    /* Check all the pointers */
    if (0U != (wTxLength)) PH_ASSERT_NULL_PARAM(pTxBuffer, PH_COMP_HAL);
 800fdf8:	893b      	ldrh	r3, [r7, #8]
 800fdfa:	2b00      	cmp	r3, #0
 800fdfc:	d005      	beq.n	800fe0a <phhalHw_Pn5180_Exchange+0x42>
 800fdfe:	687b      	ldr	r3, [r7, #4]
 800fe00:	2b00      	cmp	r3, #0
 800fe02:	d102      	bne.n	800fe0a <phhalHw_Pn5180_Exchange+0x42>
 800fe04:	f240 2321 	movw	r3, #545	@ 0x221
 800fe08:	e253      	b.n	80102b2 <phhalHw_Pn5180_Exchange+0x4ea>

    /*bTransmited is a flag which is used to identify if a transmit is followed by a receive.
    If any other api follows a transmit, then it should be reset */
    pDataParams->bTransmited = PH_OFF;
 800fe0a:	68fb      	ldr	r3, [r7, #12]
 800fe0c:	2200      	movs	r2, #0
 800fe0e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

    do
    {
        if (pDataParams->wTargetMode != PH_OFF)
 800fe12:	68fb      	ldr	r3, [r7, #12]
 800fe14:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800fe16:	2b00      	cmp	r3, #0
 800fe18:	d003      	beq.n	800fe22 <phhalHw_Pn5180_Exchange+0x5a>
        {
            /* If wTargetMode is changed then Target is activated and Exchange should not be used to perform Tx Operation. */
            statusTmp = (PH_ERR_USE_CONDITION | PH_COMP_HAL);
 800fe1a:	f240 2325 	movw	r3, #549	@ 0x225
 800fe1e:	86fb      	strh	r3, [r7, #54]	@ 0x36
            break;
 800fe20:	e1cf      	b.n	80101c2 <phhalHw_Pn5180_Exchange+0x3fa>
        }
        /* Check options */
        if (0U != (wOption & (uint16_t)~(uint16_t)(PH_EXCHANGE_BUFFERED_BIT | PH_EXCHANGE_LEAVE_BUFFER_BIT)))
 800fe22:	897b      	ldrh	r3, [r7, #10]
 800fe24:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800fe28:	2b00      	cmp	r3, #0
 800fe2a:	d003      	beq.n	800fe34 <phhalHw_Pn5180_Exchange+0x6c>
        {
            statusTmp = (PH_ERR_INVALID_PARAMETER | PH_COMP_HAL);
 800fe2c:	f240 2321 	movw	r3, #545	@ 0x221
 800fe30:	86fb      	strh	r3, [r7, #54]	@ 0x36
            break;
 800fe32:	e1c6      	b.n	80101c2 <phhalHw_Pn5180_Exchange+0x3fa>
        }

        /* Validate input parameters. */
        if (((ppRxBuffer == NULL) || (pRxLength == NULL)) && ((wOption & PH_EXCHANGE_BUFFERED_BIT) == 0U))
 800fe34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fe36:	2b00      	cmp	r3, #0
 800fe38:	d002      	beq.n	800fe40 <phhalHw_Pn5180_Exchange+0x78>
 800fe3a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fe3c:	2b00      	cmp	r3, #0
 800fe3e:	d107      	bne.n	800fe50 <phhalHw_Pn5180_Exchange+0x88>
 800fe40:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800fe44:	2b00      	cmp	r3, #0
 800fe46:	db03      	blt.n	800fe50 <phhalHw_Pn5180_Exchange+0x88>
        {
            statusTmp = (PH_ERR_INVALID_PARAMETER | PH_COMP_HAL);
 800fe48:	f240 2321 	movw	r3, #545	@ 0x221
 800fe4c:	86fb      	strh	r3, [r7, #54]	@ 0x36
            break;
 800fe4e:	e1b8      	b.n	80101c2 <phhalHw_Pn5180_Exchange+0x3fa>
        }

        if (pDataParams->bActiveMode == PH_OFF)
 800fe50:	68fb      	ldr	r3, [r7, #12]
 800fe52:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800fe56:	2b00      	cmp	r3, #0
 800fe58:	d115      	bne.n	800fe86 <phhalHw_Pn5180_Exchange+0xbe>
        {
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_ReadRegister(pDataParams, RF_STATUS, &dwRegister));
 800fe5a:	f107 0310 	add.w	r3, r7, #16
 800fe5e:	461a      	mov	r2, r3
 800fe60:	211d      	movs	r1, #29
 800fe62:	68f8      	ldr	r0, [r7, #12]
 800fe64:	f003 fbea 	bl	801363c <phhalHw_Pn5180_Instr_ReadRegister>
 800fe68:	4603      	mov	r3, r0
 800fe6a:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800fe6c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800fe6e:	2b00      	cmp	r3, #0
 800fe70:	d001      	beq.n	800fe76 <phhalHw_Pn5180_Exchange+0xae>
 800fe72:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800fe74:	e21d      	b.n	80102b2 <phhalHw_Pn5180_Exchange+0x4ea>

            if((dwRegister & RF_STATUS_TX_RF_STATUS_MASK ) == 0U)
 800fe76:	693b      	ldr	r3, [r7, #16]
 800fe78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800fe7c:	2b00      	cmp	r3, #0
 800fe7e:	d102      	bne.n	800fe86 <phhalHw_Pn5180_Exchange+0xbe>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_RF_ERROR, PH_COMP_HAL);
 800fe80:	f240 230a 	movw	r3, #522	@ 0x20a
 800fe84:	e215      	b.n	80102b2 <phhalHw_Pn5180_Exchange+0x4ea>
            }
        }

        /* retrieve transmit buffer */
        PH_CHECK_FAILURE_FCT(statusTmp, phhalHw_Pn5180_GetTxBuffer(pDataParams, PH_ON, &pTmpBuffer, &wTmpBufferLen, &wTmpBufferSize));
 800fe86:	f107 0126 	add.w	r1, r7, #38	@ 0x26
 800fe8a:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 800fe8e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800fe92:	9300      	str	r3, [sp, #0]
 800fe94:	460b      	mov	r3, r1
 800fe96:	2101      	movs	r1, #1
 800fe98:	68f8      	ldr	r0, [r7, #12]
 800fe9a:	f004 f98c 	bl	80141b6 <phhalHw_Pn5180_GetTxBuffer>
 800fe9e:	4603      	mov	r3, r0
 800fea0:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800fea2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800fea4:	2b00      	cmp	r3, #0
 800fea6:	f040 818c 	bne.w	80101c2 <phhalHw_Pn5180_Exchange+0x3fa>

        /* clear internal buffer if requested */
        if ((0U == ((wOption & PH_EXCHANGE_LEAVE_BUFFER_BIT))))
 800feaa:	897b      	ldrh	r3, [r7, #10]
 800feac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800feb0:	2b00      	cmp	r3, #0
 800feb2:	d105      	bne.n	800fec0 <phhalHw_Pn5180_Exchange+0xf8>
        {
            pDataParams->wTxBufLen = 0U;
 800feb4:	68fb      	ldr	r3, [r7, #12]
 800feb6:	2200      	movs	r2, #0
 800feb8:	825a      	strh	r2, [r3, #18]
            pDataParams->wTxBufStartPos = 0U;
 800feba:	68fb      	ldr	r3, [r7, #12]
 800febc:	2200      	movs	r2, #0
 800febe:	839a      	strh	r2, [r3, #28]
        }

        /* Validate received parameter */
        if (pRxLength != NULL)
 800fec0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fec2:	2b00      	cmp	r3, #0
 800fec4:	d002      	beq.n	800fecc <phhalHw_Pn5180_Exchange+0x104>
        {
            *pRxLength = 0U;
 800fec6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fec8:	2200      	movs	r2, #0
 800feca:	801a      	strh	r2, [r3, #0]
        }

        if(pDataParams->bJewelActivated == PH_ON)
 800fecc:	68fb      	ldr	r3, [r7, #12]
 800fece:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800fed2:	2b01      	cmp	r3, #1
 800fed4:	d150      	bne.n	800ff78 <phhalHw_Pn5180_Exchange+0x1b0>
        {
            wOption = PH_EXCHANGE_DEFAULT;
 800fed6:	2300      	movs	r3, #0
 800fed8:	817b      	strh	r3, [r7, #10]

            /*Enable Crc_B for the data to be transmitted */
            /*PH_CHECK_FAILURE_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterOrMask( pDataParams, CRC_TX_CONFIG, CRC_TX_CONFIG_TX_CRC_BYTE2_ENABLE_MASK));*/

            /*Compute Crc_B for the data to be transmitted */
            PH_CHECK_FAILURE_FCT(statusTmp, phTools_ComputeCrc_B(pTxBuffer, wTxLength, aCrc));
 800feda:	893b      	ldrh	r3, [r7, #8]
 800fedc:	f107 0218 	add.w	r2, r7, #24
 800fee0:	4619      	mov	r1, r3
 800fee2:	6878      	ldr	r0, [r7, #4]
 800fee4:	f7f9 fda3 	bl	8009a2e <phTools_ComputeCrc_B>
 800fee8:	4603      	mov	r3, r0
 800feea:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800feec:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800feee:	2b00      	cmp	r3, #0
 800fef0:	f040 8167 	bne.w	80101c2 <phhalHw_Pn5180_Exchange+0x3fa>
            /* Turn OFF the parity, by default shadow it is ON */
            PH_CHECK_FAILURE_FCT(statusTmp, phhalHw_Pn5180_SetConfig(pDataParams, PHHAL_HW_CONFIG_PARITY, PH_OFF));
 800fef4:	2200      	movs	r2, #0
 800fef6:	2100      	movs	r1, #0
 800fef8:	68f8      	ldr	r0, [r7, #12]
 800fefa:	f000 fb1d 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 800fefe:	4603      	mov	r3, r0
 800ff00:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800ff02:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ff04:	2b00      	cmp	r3, #0
 800ff06:	f040 815c 	bne.w	80101c2 <phhalHw_Pn5180_Exchange+0x3fa>

            /* Make sure CRC is OFF */
            PH_CHECK_FAILURE_FCT(statusTmp, phhalHw_Pn5180_SetConfig(pDataParams, PHHAL_HW_CONFIG_TXCRC, PH_OFF));
 800ff0a:	2200      	movs	r2, #0
 800ff0c:	2101      	movs	r1, #1
 800ff0e:	68f8      	ldr	r0, [r7, #12]
 800ff10:	f000 fb12 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 800ff14:	4603      	mov	r3, r0
 800ff16:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800ff18:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ff1a:	2b00      	cmp	r3, #0
 800ff1c:	f040 8151 	bne.w	80101c2 <phhalHw_Pn5180_Exchange+0x3fa>
            PH_CHECK_FAILURE_FCT(statusTmp, phhalHw_Pn5180_SetConfig(pDataParams, PHHAL_HW_CONFIG_RXCRC, PH_OFF));
 800ff20:	2200      	movs	r2, #0
 800ff22:	2102      	movs	r1, #2
 800ff24:	68f8      	ldr	r0, [r7, #12]
 800ff26:	f000 fb07 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 800ff2a:	4603      	mov	r3, r0
 800ff2c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800ff2e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ff30:	2b00      	cmp	r3, #0
 800ff32:	f040 8146 	bne.w	80101c2 <phhalHw_Pn5180_Exchange+0x3fa>
            PH_CHECK_FAILURE_FCT(statusTmp, phhalHw_Pn5180_SetConfig(pDataParams, PHHAL_HW_CONFIG_TXLASTBITS, 7U));
 800ff36:	2207      	movs	r2, #7
 800ff38:	2103      	movs	r1, #3
 800ff3a:	68f8      	ldr	r0, [r7, #12]
 800ff3c:	f000 fafc 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 800ff40:	4603      	mov	r3, r0
 800ff42:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800ff44:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ff46:	2b00      	cmp	r3, #0
 800ff48:	f040 813b 	bne.w	80101c2 <phhalHw_Pn5180_Exchange+0x3fa>

            PH_CHECK_FAILURE_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterOrMask( pDataParams, TRANSCEIVER_CONFIG, TRANSCEIVER_CONFIG_TX_FRAMESTEP_ENABLE_MASK));
 800ff4c:	2204      	movs	r2, #4
 800ff4e:	2104      	movs	r1, #4
 800ff50:	68f8      	ldr	r0, [r7, #12]
 800ff52:	f003 f9d5 	bl	8013300 <phhalHw_Pn5180_Instr_WriteRegisterOrMask>
 800ff56:	4603      	mov	r3, r0
 800ff58:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800ff5a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ff5c:	2b00      	cmp	r3, #0
 800ff5e:	f040 8130 	bne.w	80101c2 <phhalHw_Pn5180_Exchange+0x3fa>
            PH_CHECK_FAILURE_FCT(statusTmp, phhalHw_Pn5180_SetConfig(pDataParams, PHHAL_HW_CONFIG_TXWAIT_US,29));
 800ff62:	221d      	movs	r2, #29
 800ff64:	2107      	movs	r1, #7
 800ff66:	68f8      	ldr	r0, [r7, #12]
 800ff68:	f000 fae6 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 800ff6c:	4603      	mov	r3, r0
 800ff6e:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800ff70:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ff72:	2b00      	cmp	r3, #0
 800ff74:	f040 8125 	bne.w	80101c2 <phhalHw_Pn5180_Exchange+0x3fa>
        }

        if ((pDataParams->wTxBufStartPos == 0U))
 800ff78:	68fb      	ldr	r3, [r7, #12]
 800ff7a:	8b9b      	ldrh	r3, [r3, #28]
 800ff7c:	2b00      	cmp	r3, #0
 800ff7e:	d122      	bne.n	800ffc6 <phhalHw_Pn5180_Exchange+0x1fe>
        {
            pTmpBuffer[pDataParams->wTxBufStartPos++] = PHHAL_HW_PN5180_SET_INSTR_SEND_DATA; /* Reserved 0th Location of buffer for Command code */
 800ff80:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ff82:	68fb      	ldr	r3, [r7, #12]
 800ff84:	8b9b      	ldrh	r3, [r3, #28]
 800ff86:	1c59      	adds	r1, r3, #1
 800ff88:	b288      	uxth	r0, r1
 800ff8a:	68f9      	ldr	r1, [r7, #12]
 800ff8c:	8388      	strh	r0, [r1, #28]
 800ff8e:	4413      	add	r3, r2
 800ff90:	2209      	movs	r2, #9
 800ff92:	701a      	strb	r2, [r3, #0]
            pTmpBuffer[pDataParams->wTxBufStartPos++] = 0U; /* Reserved 1st Location of buffer for Command code */
 800ff94:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ff96:	68fb      	ldr	r3, [r7, #12]
 800ff98:	8b9b      	ldrh	r3, [r3, #28]
 800ff9a:	1c59      	adds	r1, r3, #1
 800ff9c:	b288      	uxth	r0, r1
 800ff9e:	68f9      	ldr	r1, [r7, #12]
 800ffa0:	8388      	strh	r0, [r1, #28]
 800ffa2:	4413      	add	r3, r2
 800ffa4:	2200      	movs	r2, #0
 800ffa6:	701a      	strb	r2, [r3, #0]

            /* Prepend Start Byte (0xF0U) in Passive 106kbps during NFCIP exchange. */
#ifndef PN5180_P2P_HW_SYNC_BYTE
            if (pDataParams->bNfcipMode == PH_ON)
 800ffa8:	68fb      	ldr	r3, [r7, #12]
 800ffaa:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800ffae:	2b01      	cmp	r3, #1
 800ffb0:	d109      	bne.n	800ffc6 <phhalHw_Pn5180_Exchange+0x1fe>
            {
                /* Prepend Start Byte 0xF0U in case of Passive Communication at 106kbps BaudRate */
                pTmpBuffer[pDataParams->wTxBufStartPos++] = 0xF0U;
 800ffb2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ffb4:	68fb      	ldr	r3, [r7, #12]
 800ffb6:	8b9b      	ldrh	r3, [r3, #28]
 800ffb8:	1c59      	adds	r1, r3, #1
 800ffba:	b288      	uxth	r0, r1
 800ffbc:	68f9      	ldr	r1, [r7, #12]
 800ffbe:	8388      	strh	r0, [r1, #28]
 800ffc0:	4413      	add	r3, r2
 800ffc2:	22f0      	movs	r2, #240	@ 0xf0
 800ffc4:	701a      	strb	r2, [r3, #0]
            }
#endif
        }

        if (wTxLength != 0U)
 800ffc6:	893b      	ldrh	r3, [r7, #8]
 800ffc8:	2b00      	cmp	r3, #0
 800ffca:	d03d      	beq.n	8010048 <phhalHw_Pn5180_Exchange+0x280>
        {
            /* check wTmpBufferSize fill all the required data to be transmitted */
            if (wTmpBufferSize < (wTxLength + pDataParams->wTxBufLen + pDataParams->wTxBufStartPos))
 800ffcc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ffce:	4619      	mov	r1, r3
 800ffd0:	893b      	ldrh	r3, [r7, #8]
 800ffd2:	68fa      	ldr	r2, [r7, #12]
 800ffd4:	8a52      	ldrh	r2, [r2, #18]
 800ffd6:	4413      	add	r3, r2
 800ffd8:	68fa      	ldr	r2, [r7, #12]
 800ffda:	8b92      	ldrh	r2, [r2, #28]
 800ffdc:	4413      	add	r3, r2
 800ffde:	4299      	cmp	r1, r3
 800ffe0:	da09      	bge.n	800fff6 <phhalHw_Pn5180_Exchange+0x22e>
            {
                /* Can't fit in the HAL buffer what we are trying to send */
                pDataParams->wTxBufLen = 0U;
 800ffe2:	68fb      	ldr	r3, [r7, #12]
 800ffe4:	2200      	movs	r2, #0
 800ffe6:	825a      	strh	r2, [r3, #18]
                pDataParams->wTxBufStartPos = 0U;
 800ffe8:	68fb      	ldr	r3, [r7, #12]
 800ffea:	2200      	movs	r2, #0
 800ffec:	839a      	strh	r2, [r3, #28]
                statusTmp = (PH_ERR_BUFFER_OVERFLOW | PH_COMP_HAL);
 800ffee:	f44f 7301 	mov.w	r3, #516	@ 0x204
 800fff2:	86fb      	strh	r3, [r7, #54]	@ 0x36
                break;
 800fff4:	e0e5      	b.n	80101c2 <phhalHw_Pn5180_Exchange+0x3fa>
            }

            /* copy data */
            (void)memcpy(&pTmpBuffer[pDataParams->wTxBufStartPos + pDataParams->wTxBufLen], pTxBuffer, wTxLength);
 800fff6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fff8:	68fa      	ldr	r2, [r7, #12]
 800fffa:	8b92      	ldrh	r2, [r2, #28]
 800fffc:	4611      	mov	r1, r2
 800fffe:	68fa      	ldr	r2, [r7, #12]
 8010000:	8a52      	ldrh	r2, [r2, #18]
 8010002:	440a      	add	r2, r1
 8010004:	4413      	add	r3, r2
 8010006:	893a      	ldrh	r2, [r7, #8]
 8010008:	6879      	ldr	r1, [r7, #4]
 801000a:	4618      	mov	r0, r3
 801000c:	f012 fb91 	bl	8022732 <memcpy>
            pDataParams->wTxBufLen += wTxLength;
 8010010:	68fb      	ldr	r3, [r7, #12]
 8010012:	8a5a      	ldrh	r2, [r3, #18]
 8010014:	893b      	ldrh	r3, [r7, #8]
 8010016:	4413      	add	r3, r2
 8010018:	b29a      	uxth	r2, r3
 801001a:	68fb      	ldr	r3, [r7, #12]
 801001c:	825a      	strh	r2, [r3, #18]

            if(pDataParams->bJewelActivated == PH_ON)
 801001e:	68fb      	ldr	r3, [r7, #12]
 8010020:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8010024:	2b01      	cmp	r3, #1
 8010026:	d10f      	bne.n	8010048 <phhalHw_Pn5180_Exchange+0x280>
            {
                (void)memcpy(&pTmpBuffer[pDataParams->wTxBufStartPos + pDataParams->wTxBufLen], aCrc, 2U);
 8010028:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801002a:	68fa      	ldr	r2, [r7, #12]
 801002c:	8b92      	ldrh	r2, [r2, #28]
 801002e:	4611      	mov	r1, r2
 8010030:	68fa      	ldr	r2, [r7, #12]
 8010032:	8a52      	ldrh	r2, [r2, #18]
 8010034:	440a      	add	r2, r1
 8010036:	4413      	add	r3, r2
 8010038:	8b3a      	ldrh	r2, [r7, #24]
 801003a:	801a      	strh	r2, [r3, #0]
                pDataParams->wTxBufLen += 2U;
 801003c:	68fb      	ldr	r3, [r7, #12]
 801003e:	8a5b      	ldrh	r3, [r3, #18]
 8010040:	3302      	adds	r3, #2
 8010042:	b29a      	uxth	r2, r3
 8010044:	68fb      	ldr	r3, [r7, #12]
 8010046:	825a      	strh	r2, [r3, #18]
            }
        }

        wTxLength = 0U;
 8010048:	2300      	movs	r3, #0
 801004a:	813b      	strh	r3, [r7, #8]

        if (0U != (wOption & PH_EXCHANGE_BUFFERED_BIT ))
 801004c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8010050:	2b00      	cmp	r3, #0
 8010052:	da01      	bge.n	8010058 <phhalHw_Pn5180_Exchange+0x290>
        {
            return PH_ERR_SUCCESS;
 8010054:	2300      	movs	r3, #0
 8010056:	e12c      	b.n	80102b2 <phhalHw_Pn5180_Exchange+0x4ea>
        }

        pDataParams->wTxBufLen += pDataParams->wTxBufStartPos;
 8010058:	68fb      	ldr	r3, [r7, #12]
 801005a:	8a5a      	ldrh	r2, [r3, #18]
 801005c:	68fb      	ldr	r3, [r7, #12]
 801005e:	8b9b      	ldrh	r3, [r3, #28]
 8010060:	4413      	add	r3, r2
 8010062:	b29a      	uxth	r2, r3
 8010064:	68fb      	ldr	r3, [r7, #12]
 8010066:	825a      	strh	r2, [r3, #18]

        /* Check for maximum bytes that can be sent to IC */
        if(pDataParams->wTxBufLen > 0x106U)
 8010068:	68fb      	ldr	r3, [r7, #12]
 801006a:	8a5b      	ldrh	r3, [r3, #18]
 801006c:	f5b3 7f83 	cmp.w	r3, #262	@ 0x106
 8010070:	d903      	bls.n	801007a <phhalHw_Pn5180_Exchange+0x2b2>
        {
            /*PN5180 TxBuffer is 262 bytes including 2 byte command header*/
            statusTmp = (PH_ERR_BUFFER_OVERFLOW | PH_COMP_HAL);
 8010072:	f44f 7301 	mov.w	r3, #516	@ 0x204
 8010076:	86fb      	strh	r3, [r7, #54]	@ 0x36
            break;
 8010078:	e0a3      	b.n	80101c2 <phhalHw_Pn5180_Exchange+0x3fa>
        }

        /*Execute the Tranceive Command*/
        PH_CHECK_FAILURE_FCT(statusTmp, phhalHw_Pn5180_Int_LoadCommand(pDataParams, PHHAL_HW_PN5180_SYSTEM_TRANSEIVE_CMD));
 801007a:	2103      	movs	r1, #3
 801007c:	68f8      	ldr	r0, [r7, #12]
 801007e:	f005 fccf 	bl	8015a20 <phhalHw_Pn5180_Int_LoadCommand>
 8010082:	4603      	mov	r3, r0
 8010084:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8010086:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8010088:	2b00      	cmp	r3, #0
 801008a:	f040 809a 	bne.w	80101c2 <phhalHw_Pn5180_Exchange+0x3fa>

        /*Set wait IRQ */
        if(pDataParams->bRxMultiple == PH_ON)
 801008e:	68fb      	ldr	r3, [r7, #12]
 8010090:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8010094:	2b01      	cmp	r3, #1
 8010096:	d103      	bne.n	80100a0 <phhalHw_Pn5180_Exchange+0x2d8>
        {
            dwIrqWaitFor =  IRQ_STATUS_TIMER1_IRQ_MASK | IRQ_STATUS_GENERAL_ERROR_IRQ_MASK;
 8010098:	f44f 3304 	mov.w	r3, #135168	@ 0x21000
 801009c:	633b      	str	r3, [r7, #48]	@ 0x30
 801009e:	e001      	b.n	80100a4 <phhalHw_Pn5180_Exchange+0x2dc>
        }
        else
        {
            dwIrqWaitFor =  IRQ_STATUS_RX_IRQ_MASK | IRQ_STATUS_TIMER1_IRQ_MASK | IRQ_STATUS_GENERAL_ERROR_IRQ_MASK;
 80100a0:	4b86      	ldr	r3, [pc, #536]	@ (80102bc <phhalHw_Pn5180_Exchange+0x4f4>)
 80100a2:	633b      	str	r3, [r7, #48]	@ 0x30
        }

        if (pDataParams->bActiveMode == PH_ON)
 80100a4:	68fb      	ldr	r3, [r7, #12]
 80100a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80100aa:	2b01      	cmp	r3, #1
 80100ac:	d103      	bne.n	80100b6 <phhalHw_Pn5180_Exchange+0x2ee>
        {
            dwIrqWaitFor |= IRQ_STATUS_RF_ACTIVE_ERROR_IRQ_MASK | IRQ_STATUS_RFOFF_DET_IRQ_MASK;
 80100ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80100b0:	f443 6388 	orr.w	r3, r3, #1088	@ 0x440
 80100b4:	633b      	str	r3, [r7, #48]	@ 0x30
        }

        /* Clear Interrupts  */
        PH_CHECK_FAILURE_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegister(pDataParams, IRQ_SET_CLEAR, PHHAL_HW_PN5180_IRQ_SET_CLEAR_ALL_MASK));
 80100b6:	4a82      	ldr	r2, [pc, #520]	@ (80102c0 <phhalHw_Pn5180_Exchange+0x4f8>)
 80100b8:	2103      	movs	r1, #3
 80100ba:	68f8      	ldr	r0, [r7, #12]
 80100bc:	f003 f8aa 	bl	8013214 <phhalHw_Pn5180_Instr_WriteRegister>
 80100c0:	4603      	mov	r3, r0
 80100c2:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80100c4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80100c6:	2b00      	cmp	r3, #0
 80100c8:	d17b      	bne.n	80101c2 <phhalHw_Pn5180_Exchange+0x3fa>

        (void)phOsal_EventClear(&pDataParams->HwEventObj.EventHandle, E_OS_EVENT_OPT_NONE, E_PH_OSAL_EVT_RF, NULL);
 80100ca:	68fb      	ldr	r3, [r7, #12]
 80100cc:	f503 70c2 	add.w	r0, r3, #388	@ 0x184
 80100d0:	2300      	movs	r3, #0
 80100d2:	2201      	movs	r2, #1
 80100d4:	2100      	movs	r1, #0
 80100d6:	f00c fa39 	bl	801c54c <phOsal_EventClear>

        /* Enable IRQ sources */
        PH_CHECK_FAILURE_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegister(pDataParams, IRQ_ENABLE, dwIrqWaitFor));
 80100da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80100dc:	2101      	movs	r1, #1
 80100de:	68f8      	ldr	r0, [r7, #12]
 80100e0:	f003 f898 	bl	8013214 <phhalHw_Pn5180_Instr_WriteRegister>
 80100e4:	4603      	mov	r3, r0
 80100e6:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80100e8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80100ea:	2b00      	cmp	r3, #0
 80100ec:	d169      	bne.n	80101c2 <phhalHw_Pn5180_Exchange+0x3fa>

        /* Configure T1 */
        if(pDataParams->bRxMultiple == PH_ON)
 80100ee:	68fb      	ldr	r3, [r7, #12]
 80100f0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80100f4:	2b01      	cmp	r3, #1
 80100f6:	d116      	bne.n	8010126 <phhalHw_Pn5180_Exchange+0x35e>
        {
            dwValue = (TIMER1_CONFIG_T1_START_ON_TX_ENDED_MASK | TIMER1_CONFIG_T1_ENABLE_MASK);
 80100f8:	f640 0301 	movw	r3, #2049	@ 0x801
 80100fc:	623b      	str	r3, [r7, #32]
            if(pDataParams->bTimeoutUnit == PHHAL_HW_TIME_MILLISECONDS)
 80100fe:	68fb      	ldr	r3, [r7, #12]
 8010100:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8010104:	2b01      	cmp	r3, #1
 8010106:	d103      	bne.n	8010110 <phhalHw_Pn5180_Exchange+0x348>
            {
                dwValue |=PHHAL_HW_PN5180_MS_TIMEOUT_PRESCALAR;
 8010108:	6a3b      	ldr	r3, [r7, #32]
 801010a:	f043 033c 	orr.w	r3, r3, #60	@ 0x3c
 801010e:	623b      	str	r3, [r7, #32]
            }
            PH_CHECK_FAILURE_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegister(pDataParams, TIMER1_CONFIG, dwValue));
 8010110:	6a3b      	ldr	r3, [r7, #32]
 8010112:	461a      	mov	r2, r3
 8010114:	210f      	movs	r1, #15
 8010116:	68f8      	ldr	r0, [r7, #12]
 8010118:	f003 f87c 	bl	8013214 <phhalHw_Pn5180_Instr_WriteRegister>
 801011c:	4603      	mov	r3, r0
 801011e:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8010120:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8010122:	2b00      	cmp	r3, #0
 8010124:	d14d      	bne.n	80101c2 <phhalHw_Pn5180_Exchange+0x3fa>
        }
        if ((pDataParams->bOpeMode != RD_LIB_MODE_EMVCO) && (pDataParams->bRxMultiple == PH_OFF))
 8010126:	68fb      	ldr	r3, [r7, #12]
 8010128:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 801012c:	2b01      	cmp	r3, #1
 801012e:	d01a      	beq.n	8010166 <phhalHw_Pn5180_Exchange+0x39e>
 8010130:	68fb      	ldr	r3, [r7, #12]
 8010132:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8010136:	2b00      	cmp	r3, #0
 8010138:	d115      	bne.n	8010166 <phhalHw_Pn5180_Exchange+0x39e>
        {
            dwValue = (TIMER1_CONFIG_T1_START_ON_TX_ENDED_MASK | TIMER1_CONFIG_T1_STOP_ON_RX_STARTED_MASK | TIMER1_CONFIG_T1_ENABLE_MASK);
 801013a:	4b62      	ldr	r3, [pc, #392]	@ (80102c4 <phhalHw_Pn5180_Exchange+0x4fc>)
 801013c:	623b      	str	r3, [r7, #32]
            if(pDataParams->bTimeoutUnit == PHHAL_HW_TIME_MILLISECONDS)
 801013e:	68fb      	ldr	r3, [r7, #12]
 8010140:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8010144:	2b01      	cmp	r3, #1
 8010146:	d103      	bne.n	8010150 <phhalHw_Pn5180_Exchange+0x388>
            {
                dwValue |=PHHAL_HW_PN5180_MS_TIMEOUT_PRESCALAR;
 8010148:	6a3b      	ldr	r3, [r7, #32]
 801014a:	f043 033c 	orr.w	r3, r3, #60	@ 0x3c
 801014e:	623b      	str	r3, [r7, #32]
            }
            PH_CHECK_FAILURE_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegister(pDataParams, TIMER1_CONFIG, dwValue ));
 8010150:	6a3b      	ldr	r3, [r7, #32]
 8010152:	461a      	mov	r2, r3
 8010154:	210f      	movs	r1, #15
 8010156:	68f8      	ldr	r0, [r7, #12]
 8010158:	f003 f85c 	bl	8013214 <phhalHw_Pn5180_Instr_WriteRegister>
 801015c:	4603      	mov	r3, r0
 801015e:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8010160:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8010162:	2b00      	cmp	r3, #0
 8010164:	d12d      	bne.n	80101c2 <phhalHw_Pn5180_Exchange+0x3fa>
        }

        *(pTmpBuffer+1U) = (uint8_t)pDataParams->wCfgShadow[PHHAL_HW_CONFIG_TXLASTBITS];
 8010166:	68fb      	ldr	r3, [r7, #12]
 8010168:	f8b3 205e 	ldrh.w	r2, [r3, #94]	@ 0x5e
 801016c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801016e:	3301      	adds	r3, #1
 8010170:	b2d2      	uxtb	r2, r2
 8010172:	701a      	strb	r2, [r3, #0]

        /* No Response expected*/
        bNumExpBytes = 0U;
 8010174:	2300      	movs	r3, #0
 8010176:	85fb      	strh	r3, [r7, #46]	@ 0x2e

        /* During Active Communication mode if internal RF Field is not ON before transmit then Switch ON the RF Field. */
        if (pDataParams->bActiveMode)
 8010178:	68fb      	ldr	r3, [r7, #12]
 801017a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 801017e:	2b00      	cmp	r3, #0
 8010180:	d01f      	beq.n	80101c2 <phhalHw_Pn5180_Exchange+0x3fa>
        {
            PH_CHECK_FAILURE_FCT(statusTmp, phhalHw_Pn5180_Instr_ReadRegister(pDataParams, RF_STATUS, &dwValue));
 8010182:	f107 0320 	add.w	r3, r7, #32
 8010186:	461a      	mov	r2, r3
 8010188:	211d      	movs	r1, #29
 801018a:	68f8      	ldr	r0, [r7, #12]
 801018c:	f003 fa56 	bl	801363c <phhalHw_Pn5180_Instr_ReadRegister>
 8010190:	4603      	mov	r3, r0
 8010192:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8010194:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8010196:	2b00      	cmp	r3, #0
 8010198:	d113      	bne.n	80101c2 <phhalHw_Pn5180_Exchange+0x3fa>
            if ((0U == ((dwValue & RF_STATUS_TX_RF_STATUS_MASK))))
 801019a:	6a3b      	ldr	r3, [r7, #32]
 801019c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80101a0:	2b00      	cmp	r3, #0
 80101a2:	d10e      	bne.n	80101c2 <phhalHw_Pn5180_Exchange+0x3fa>
            {
                /* field is turned ON */
                PH_CHECK_FAILURE_FCT(statusTmp, phhalHw_Pn5180_FieldOff(pDataParams));
 80101a4:	68f8      	ldr	r0, [r7, #12]
 80101a6:	f000 f8e7 	bl	8010378 <phhalHw_Pn5180_FieldOff>
 80101aa:	4603      	mov	r3, r0
 80101ac:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80101ae:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80101b0:	2b00      	cmp	r3, #0
 80101b2:	d106      	bne.n	80101c2 <phhalHw_Pn5180_Exchange+0x3fa>
                PH_CHECK_FAILURE_FCT(statusTmp, phhalHw_Pn5180_FieldOn(pDataParams));
 80101b4:	68f8      	ldr	r0, [r7, #12]
 80101b6:	f000 f889 	bl	80102cc <phhalHw_Pn5180_FieldOn>
 80101ba:	4603      	mov	r3, r0
 80101bc:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80101be:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80101c0:	2b00      	cmp	r3, #0
            }
        }
    }while(FALSE);

    if (pDataParams->bPollGuardTimeFlag == PH_ON)
 80101c2:	68fb      	ldr	r3, [r7, #12]
 80101c4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80101c8:	2b01      	cmp	r3, #1
 80101ca:	d120      	bne.n	801020e <phhalHw_Pn5180_Exchange+0x446>
    {
        pDataParams->bPollGuardTimeFlag = PH_OFF;
 80101cc:	68fb      	ldr	r3, [r7, #12]
 80101ce:	2200      	movs	r2, #0
 80101d0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        /* When there is no errors in preconditions wait till timer expire. */
        if (statusTmp == PH_ERR_SUCCESS)
 80101d4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80101d6:	2b00      	cmp	r3, #0
 80101d8:	d110      	bne.n	80101fc <phhalHw_Pn5180_Exchange+0x434>
        {
            /* Wait infinitely for the Poll Guard Time to Expire. */
            (void)phOsal_EventPend(&xEventHandle, (phOsal_EventOpt_t)(E_OS_EVENT_OPT_PEND_SET_ANY | E_OS_EVENT_OPT_PEND_CLEAR_ON_EXIT),
 80101da:	f107 0314 	add.w	r3, r7, #20
 80101de:	9300      	str	r3, [sp, #0]
 80101e0:	2322      	movs	r3, #34	@ 0x22
 80101e2:	f04f 32ff 	mov.w	r2, #4294967295
 80101e6:	2105      	movs	r1, #5
 80101e8:	4837      	ldr	r0, [pc, #220]	@ (80102c8 <phhalHw_Pn5180_Exchange+0x500>)
 80101ea:	f00c f92d 	bl	801c448 <phOsal_EventPend>
                    PHOSAL_MAX_DELAY, E_PH_OSAL_EVT_GT_EXP | E_PH_OSAL_EVT_ABORT, &dwEventFlags);
            if(0U != (dwEventFlags & E_PH_OSAL_EVT_ABORT))
 80101ee:	697b      	ldr	r3, [r7, #20]
 80101f0:	f003 0320 	and.w	r3, r3, #32
 80101f4:	2b00      	cmp	r3, #0
 80101f6:	d001      	beq.n	80101fc <phhalHw_Pn5180_Exchange+0x434>
            {
                statusTmp = PH_ERR_ABORTED;
 80101f8:	2312      	movs	r3, #18
 80101fa:	86fb      	strh	r3, [r7, #54]	@ 0x36
            }
        }

        /* Disable Timer */
        PH_CHECK_SUCCESS_FCT(status, phDriver_TimerStop());
 80101fc:	f00b ffca 	bl	801c194 <phDriver_TimerStop>
 8010200:	4603      	mov	r3, r0
 8010202:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8010204:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8010206:	2b00      	cmp	r3, #0
 8010208:	d001      	beq.n	801020e <phhalHw_Pn5180_Exchange+0x446>
 801020a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 801020c:	e051      	b.n	80102b2 <phhalHw_Pn5180_Exchange+0x4ea>
    }

    if (statusTmp != PH_ERR_SUCCESS)
 801020e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8010210:	2b00      	cmp	r3, #0
 8010212:	d001      	beq.n	8010218 <phhalHw_Pn5180_Exchange+0x450>
    {
        return statusTmp;
 8010214:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8010216:	e04c      	b.n	80102b2 <phhalHw_Pn5180_Exchange+0x4ea>
    }

    /* Send it to the chip */
    PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_BalExchange(
 8010218:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801021a:	68fb      	ldr	r3, [r7, #12]
 801021c:	8a5a      	ldrh	r2, [r3, #18]
 801021e:	8df8      	ldrh	r0, [r7, #46]	@ 0x2e
 8010220:	f107 031a 	add.w	r3, r7, #26
 8010224:	9301      	str	r3, [sp, #4]
 8010226:	f107 031c 	add.w	r3, r7, #28
 801022a:	9300      	str	r3, [sp, #0]
 801022c:	4603      	mov	r3, r0
 801022e:	68f8      	ldr	r0, [r7, #12]
 8010230:	f002 f8d2 	bl	80123d8 <phhalHw_Pn5180_BalExchange>
 8010234:	4603      	mov	r3, r0
 8010236:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8010238:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801023a:	2b00      	cmp	r3, #0
 801023c:	d001      	beq.n	8010242 <phhalHw_Pn5180_Exchange+0x47a>
 801023e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8010240:	e037      	b.n	80102b2 <phhalHw_Pn5180_Exchange+0x4ea>
        bNumExpBytes,
        pReceivedData,
        &wDataLenTmp));

    /* Reset for the next transaction */
    pDataParams->wTxBufStartPos = 0U;
 8010242:	68fb      	ldr	r3, [r7, #12]
 8010244:	2200      	movs	r2, #0
 8010246:	839a      	strh	r2, [r3, #28]
    pDataParams->wTxBufLen = 0U;
 8010248:	68fb      	ldr	r3, [r7, #12]
 801024a:	2200      	movs	r2, #0
 801024c:	825a      	strh	r2, [r3, #18]

    /* Reset TxLastBits */
    if (pDataParams->wCfgShadow[PHHAL_HW_CONFIG_TXLASTBITS] != 0U)
 801024e:	68fb      	ldr	r3, [r7, #12]
 8010250:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010254:	2b00      	cmp	r3, #0
 8010256:	d00b      	beq.n	8010270 <phhalHw_Pn5180_Exchange+0x4a8>
    {
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_SetConfig(pDataParams, PHHAL_HW_CONFIG_TXLASTBITS, 0x00U));
 8010258:	2200      	movs	r2, #0
 801025a:	2103      	movs	r1, #3
 801025c:	68f8      	ldr	r0, [r7, #12]
 801025e:	f000 f96b 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 8010262:	4603      	mov	r3, r0
 8010264:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8010266:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8010268:	2b00      	cmp	r3, #0
 801026a:	d001      	beq.n	8010270 <phhalHw_Pn5180_Exchange+0x4a8>
 801026c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801026e:	e020      	b.n	80102b2 <phhalHw_Pn5180_Exchange+0x4ea>
    }

    status  = phhalHw_Pn5180_Receive_Int(pDataParams,dwIrqWaitFor,ppRxBuffer,pRxLength,PH_ON);
 8010270:	2301      	movs	r3, #1
 8010272:	9300      	str	r3, [sp, #0]
 8010274:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010276:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010278:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801027a:	68f8      	ldr	r0, [r7, #12]
 801027c:	f005 f94e 	bl	801551c <phhalHw_Pn5180_Receive_Int>
 8010280:	4603      	mov	r3, r0
 8010282:	85bb      	strh	r3, [r7, #44]	@ 0x2c

    if( (status & PH_ERR_MASK) != PH_ERR_SUCCESS)
 8010284:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8010286:	b2db      	uxtb	r3, r3
 8010288:	2b00      	cmp	r3, #0
 801028a:	d004      	beq.n	8010296 <phhalHw_Pn5180_Exchange+0x4ce>
    {
        /*load idle command*/
        statusTmp = phhalHw_Pn5180_Int_IdleCommand(pDataParams);
 801028c:	68f8      	ldr	r0, [r7, #12]
 801028e:	f005 fba5 	bl	80159dc <phhalHw_Pn5180_Int_IdleCommand>
 8010292:	4603      	mov	r3, r0
 8010294:	86fb      	strh	r3, [r7, #54]	@ 0x36
    }

    if (pDataParams->bOpeMode != RD_LIB_MODE_EMVCO)
 8010296:	68fb      	ldr	r3, [r7, #12]
 8010298:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 801029c:	2b01      	cmp	r3, #1
 801029e:	d007      	beq.n	80102b0 <phhalHw_Pn5180_Exchange+0x4e8>
    {
        statusTmp = phhalHw_Pn5180_Instr_WriteRegisterAndMask(pDataParams, TIMER1_CONFIG, (uint32_t)(~TIMER1_CONFIG_T1_ENABLE_MASK));
 80102a0:	f06f 0201 	mvn.w	r2, #1
 80102a4:	210f      	movs	r1, #15
 80102a6:	68f8      	ldr	r0, [r7, #12]
 80102a8:	f003 f8a0 	bl	80133ec <phhalHw_Pn5180_Instr_WriteRegisterAndMask>
 80102ac:	4603      	mov	r3, r0
 80102ae:	86fb      	strh	r3, [r7, #54]	@ 0x36
    }

    return status;
 80102b0:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
}
 80102b2:	4618      	mov	r0, r3
 80102b4:	3738      	adds	r7, #56	@ 0x38
 80102b6:	46bd      	mov	sp, r7
 80102b8:	bd80      	pop	{r7, pc}
 80102ba:	bf00      	nop
 80102bc:	00021001 	.word	0x00021001
 80102c0:	000fffff 	.word	0x000fffff
 80102c4:	00100801 	.word	0x00100801
 80102c8:	20001be0 	.word	0x20001be0

080102cc <phhalHw_Pn5180_FieldOn>:

phStatus_t phhalHw_Pn5180_FieldOn(
    phhalHw_Pn5180_DataParams_t * pDataParams
    )
{
 80102cc:	b580      	push	{r7, lr}
 80102ce:	b084      	sub	sp, #16
 80102d0:	af00      	add	r7, sp, #0
 80102d2:	6078      	str	r0, [r7, #4]
    uint32_t   PH_MEMLOC_REM dwRegister;		// 
    phStatus_t PH_MEMLOC_REM statusTmp;			// 
    uint8_t    PH_MEMLOC_REM  bRFONconfig = 0U;	//  RF_ON bit0=RFCAbit1=ActiveMode
 80102d4:	2300      	movs	r3, #0
 80102d6:	73fb      	strb	r3, [r7, #15]

    //  RF RFCA bit0 = 1
    if(pDataParams->bRfca == PH_OFF)
 80102d8:	687b      	ldr	r3, [r7, #4]
 80102da:	78db      	ldrb	r3, [r3, #3]
 80102dc:	2b00      	cmp	r3, #0
 80102de:	d103      	bne.n	80102e8 <phhalHw_Pn5180_FieldOn+0x1c>
    {
        bRFONconfig |= 0x01U;
 80102e0:	7bfb      	ldrb	r3, [r7, #15]
 80102e2:	f043 0301 	orr.w	r3, r3, #1
 80102e6:	73fb      	strb	r3, [r7, #15]
    }
    //  bit1 = 1
    if(pDataParams->bActiveMode == PH_ON)
 80102e8:	687b      	ldr	r3, [r7, #4]
 80102ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80102ee:	2b01      	cmp	r3, #1
 80102f0:	d103      	bne.n	80102fa <phhalHw_Pn5180_FieldOn+0x2e>
    {
        bRFONconfig |= 0x02U;
 80102f2:	7bfb      	ldrb	r3, [r7, #15]
 80102f4:	f043 0302 	orr.w	r3, r3, #2
 80102f8:	73fb      	strb	r3, [r7, #15]
    }
    // 
    dwRegister = (IRQ_SET_CLEAR_RF_ACTIVE_ERROR_IRQ_CLR_MASK    \
 80102fa:	f44f 63f8 	mov.w	r3, #1984	@ 0x7c0
 80102fe:	60bb      	str	r3, [r7, #8]
        | IRQ_SET_CLEAR_TX_RFOFF_IRQ_CLR_MASK    \
        | IRQ_SET_CLEAR_RFON_DET_IRQ_CLR_MASK    \
        | IRQ_SET_CLEAR_RFOFF_DET_IRQ_CLR_MASK);

    // 
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterOrMask(pDataParams, IRQ_SET_CLEAR, dwRegister));
 8010300:	68bb      	ldr	r3, [r7, #8]
 8010302:	461a      	mov	r2, r3
 8010304:	2103      	movs	r1, #3
 8010306:	6878      	ldr	r0, [r7, #4]
 8010308:	f002 fffa 	bl	8013300 <phhalHw_Pn5180_Instr_WriteRegisterOrMask>
 801030c:	4603      	mov	r3, r0
 801030e:	81bb      	strh	r3, [r7, #12]
 8010310:	89bb      	ldrh	r3, [r7, #12]
 8010312:	2b00      	cmp	r3, #0
 8010314:	d001      	beq.n	801031a <phhalHw_Pn5180_FieldOn+0x4e>
 8010316:	89bb      	ldrh	r3, [r7, #12]
 8010318:	e02a      	b.n	8010370 <phhalHw_Pn5180_FieldOn+0xa4>

    //  RF_ON  RFCA  ActiveMode
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_RfOn(pDataParams, bRFONconfig));      /* Field ON using Collision Avoidance option */
 801031a:	7bfb      	ldrb	r3, [r7, #15]
 801031c:	4619      	mov	r1, r3
 801031e:	6878      	ldr	r0, [r7, #4]
 8010320:	f003 fed0 	bl	80140c4 <phhalHw_Pn5180_Instr_RfOn>
 8010324:	4603      	mov	r3, r0
 8010326:	81bb      	strh	r3, [r7, #12]
 8010328:	89bb      	ldrh	r3, [r7, #12]
 801032a:	2b00      	cmp	r3, #0
 801032c:	d001      	beq.n	8010332 <phhalHw_Pn5180_FieldOn+0x66>
 801032e:	89bb      	ldrh	r3, [r7, #12]
 8010330:	e01e      	b.n	8010370 <phhalHw_Pn5180_FieldOn+0xa4>

    //  RF  RF 
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_ReadRegister(pDataParams, RF_STATUS, &dwRegister));
 8010332:	f107 0308 	add.w	r3, r7, #8
 8010336:	461a      	mov	r2, r3
 8010338:	211d      	movs	r1, #29
 801033a:	6878      	ldr	r0, [r7, #4]
 801033c:	f003 f97e 	bl	801363c <phhalHw_Pn5180_Instr_ReadRegister>
 8010340:	4603      	mov	r3, r0
 8010342:	81bb      	strh	r3, [r7, #12]
 8010344:	89bb      	ldrh	r3, [r7, #12]
 8010346:	2b00      	cmp	r3, #0
 8010348:	d001      	beq.n	801034e <phhalHw_Pn5180_FieldOn+0x82>
 801034a:	89bb      	ldrh	r3, [r7, #12]
 801034c:	e010      	b.n	8010370 <phhalHw_Pn5180_FieldOn+0xa4>
    //  TX_RF_STATUS  RF
    if((dwRegister & RF_STATUS_TX_RF_STATUS_MASK ) == 0U)
 801034e:	68bb      	ldr	r3, [r7, #8]
 8010350:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010354:	2b00      	cmp	r3, #0
 8010356:	d10a      	bne.n	801036e <phhalHw_Pn5180_FieldOn+0xa2>
    {
    	//  RF  RF 
        if(0U != (dwRegister & IRQ_STATUS_RF_ACTIVE_ERROR_IRQ_MASK ))
 8010358:	68bb      	ldr	r3, [r7, #8]
 801035a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801035e:	2b00      	cmp	r3, #0
 8010360:	d002      	beq.n	8010368 <phhalHw_Pn5180_FieldOn+0x9c>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_EXT_RF_ERROR, PH_COMP_HAL);
 8010362:	f44f 7304 	mov.w	r3, #528	@ 0x210
 8010366:	e003      	b.n	8010370 <phhalHw_Pn5180_FieldOn+0xa4>
        }
        //  RF 
        return PH_ADD_COMPCODE_FIXED(PH_ERR_RF_ERROR, PH_COMP_HAL);
 8010368:	f240 230a 	movw	r3, #522	@ 0x20a
 801036c:	e000      	b.n	8010370 <phhalHw_Pn5180_FieldOn+0xa4>
    }
    // RF 
    return PH_ERR_SUCCESS;
 801036e:	2300      	movs	r3, #0
}
 8010370:	4618      	mov	r0, r3
 8010372:	3710      	adds	r7, #16
 8010374:	46bd      	mov	sp, r7
 8010376:	bd80      	pop	{r7, pc}

08010378 <phhalHw_Pn5180_FieldOff>:

phStatus_t phhalHw_Pn5180_FieldOff(
    phhalHw_Pn5180_DataParams_t * pDataParams
    )
{
 8010378:	b580      	push	{r7, lr}
 801037a:	b084      	sub	sp, #16
 801037c:	af00      	add	r7, sp, #0
 801037e:	6078      	str	r0, [r7, #4]
    phStatus_t PH_MEMLOC_REM statusTmp;

    /*bTransmited is a flag which is used to identify if a transmit is followed by a receive.
    If any other api follows a transmit, then it should be reset */
    pDataParams->bTransmited = PH_OFF;
 8010380:	687b      	ldr	r3, [r7, #4]
 8010382:	2200      	movs	r2, #0
 8010384:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

    /* Disable the EMD. */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_SetConfig(pDataParams, PHHAL_HW_CONFIG_SET_EMD, PH_OFF));
 8010388:	2200      	movs	r2, #0
 801038a:	215e      	movs	r1, #94	@ 0x5e
 801038c:	6878      	ldr	r0, [r7, #4]
 801038e:	f000 f8d3 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 8010392:	4603      	mov	r3, r0
 8010394:	81fb      	strh	r3, [r7, #14]
 8010396:	89fb      	ldrh	r3, [r7, #14]
 8010398:	2b00      	cmp	r3, #0
 801039a:	d001      	beq.n	80103a0 <phhalHw_Pn5180_FieldOff+0x28>
 801039c:	89fb      	ldrh	r3, [r7, #14]
 801039e:	e00a      	b.n	80103b6 <phhalHw_Pn5180_FieldOff+0x3e>

    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_RfOff(pDataParams));
 80103a0:	6878      	ldr	r0, [r7, #4]
 80103a2:	f003 fece 	bl	8014142 <phhalHw_Pn5180_Instr_RfOff>
 80103a6:	4603      	mov	r3, r0
 80103a8:	81fb      	strh	r3, [r7, #14]
 80103aa:	89fb      	ldrh	r3, [r7, #14]
 80103ac:	2b00      	cmp	r3, #0
 80103ae:	d001      	beq.n	80103b4 <phhalHw_Pn5180_FieldOff+0x3c>
 80103b0:	89fb      	ldrh	r3, [r7, #14]
 80103b2:	e000      	b.n	80103b6 <phhalHw_Pn5180_FieldOff+0x3e>
    return PH_ERR_SUCCESS;
 80103b4:	2300      	movs	r3, #0
}
 80103b6:	4618      	mov	r0, r3
 80103b8:	3710      	adds	r7, #16
 80103ba:	46bd      	mov	sp, r7
 80103bc:	bd80      	pop	{r7, pc}
	...

080103c0 <phhalHw_Pn5180_Wait>:
phStatus_t phhalHw_Pn5180_Wait(
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint8_t bUnit,
    uint16_t wTimeout		// 
    )
{
 80103c0:	b580      	push	{r7, lr}
 80103c2:	b086      	sub	sp, #24
 80103c4:	af00      	add	r7, sp, #0
 80103c6:	6078      	str	r0, [r7, #4]
 80103c8:	460b      	mov	r3, r1
 80103ca:	70fb      	strb	r3, [r7, #3]
 80103cc:	4613      	mov	r3, r2
 80103ce:	803b      	strh	r3, [r7, #0]
    uint32_t    PH_MEMLOC_REM dwLoadValue;	// 
    uint32_t    PH_MEMLOC_REM wPrescaler;	// 
    uint32_t    PH_MEMLOC_REM wFreq;		// 

    /* Parameter check: only ms or us is accepted */
    if ((bUnit != PHHAL_HW_TIME_MICROSECONDS) && (bUnit != PHHAL_HW_TIME_MILLISECONDS))
 80103d0:	78fb      	ldrb	r3, [r7, #3]
 80103d2:	2b00      	cmp	r3, #0
 80103d4:	d005      	beq.n	80103e2 <phhalHw_Pn5180_Wait+0x22>
 80103d6:	78fb      	ldrb	r3, [r7, #3]
 80103d8:	2b01      	cmp	r3, #1
 80103da:	d002      	beq.n	80103e2 <phhalHw_Pn5180_Wait+0x22>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 80103dc:	f240 2321 	movw	r3, #545	@ 0x221
 80103e0:	e062      	b.n	80104a8 <phhalHw_Pn5180_Wait+0xe8>
    }

    /* When time-out value is zero, there is no wait needed */
    if (wTimeout == 0U)
 80103e2:	883b      	ldrh	r3, [r7, #0]
 80103e4:	2b00      	cmp	r3, #0
 80103e6:	d101      	bne.n	80103ec <phhalHw_Pn5180_Wait+0x2c>
    {
        return PH_ERR_SUCCESS;
 80103e8:	2300      	movs	r3, #0
 80103ea:	e05d      	b.n	80104a8 <phhalHw_Pn5180_Wait+0xe8>
    }

    /* Setting the Prescaler frequency according to wTimeout */
    if (bUnit == PHHAL_HW_TIME_MILLISECONDS)
 80103ec:	78fb      	ldrb	r3, [r7, #3]
 80103ee:	2b01      	cmp	r3, #1
 80103f0:	d13a      	bne.n	8010468 <phhalHw_Pn5180_Wait+0xa8>
    {
        wFreq = PHHAL_HW_PN5180_MIN_FREQ;			// 53000U
 80103f2:	f64c 7308 	movw	r3, #53000	@ 0xcf08
 80103f6:	617b      	str	r3, [r7, #20]
        wPrescaler = 0x3CU;							// 60
 80103f8:	233c      	movs	r3, #60	@ 0x3c
 80103fa:	613b      	str	r3, [r7, #16]

        /*  -  */
        while(wTimeout > PHHAL_HW_PN5180_MAX_TIME_DELAY_MS)  // 19784U
 80103fc:	e01a      	b.n	8010434 <phhalHw_Pn5180_Wait+0x74>
        {
            wTimeout -= PHHAL_HW_PN5180_MAX_TIME_DELAY_MS;
 80103fe:	883b      	ldrh	r3, [r7, #0]
 8010400:	f5a3 439a 	sub.w	r3, r3, #19712	@ 0x4d00
 8010404:	3b48      	subs	r3, #72	@ 0x48
 8010406:	803b      	strh	r3, [r7, #0]
            /* Calculating the load value */
            dwLoadValue =(uint32_t) (  PHHAL_HW_PN5180_MAX_TIME_DELAY_MS * ( wFreq  / PHHAL_HW_PN5180_CONVERSION_MS_SEC) );
 8010408:	697b      	ldr	r3, [r7, #20]
 801040a:	4a29      	ldr	r2, [pc, #164]	@ (80104b0 <phhalHw_Pn5180_Wait+0xf0>)
 801040c:	fba2 2303 	umull	r2, r3, r2, r3
 8010410:	099b      	lsrs	r3, r3, #6
 8010412:	f644 5248 	movw	r2, #19784	@ 0x4d48
 8010416:	fb02 f303 	mul.w	r3, r2, r3
 801041a:	60fb      	str	r3, [r7, #12]
            /*  */
            PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_Int_Wait( pDataParams, dwLoadValue,  wPrescaler));
 801041c:	693a      	ldr	r2, [r7, #16]
 801041e:	68f9      	ldr	r1, [r7, #12]
 8010420:	6878      	ldr	r0, [r7, #4]
 8010422:	f004 feaf 	bl	8015184 <phhalHw_Pn5180_Int_Wait>
 8010426:	4603      	mov	r3, r0
 8010428:	817b      	strh	r3, [r7, #10]
 801042a:	897b      	ldrh	r3, [r7, #10]
 801042c:	2b00      	cmp	r3, #0
 801042e:	d001      	beq.n	8010434 <phhalHw_Pn5180_Wait+0x74>
 8010430:	897b      	ldrh	r3, [r7, #10]
 8010432:	e039      	b.n	80104a8 <phhalHw_Pn5180_Wait+0xe8>
        while(wTimeout > PHHAL_HW_PN5180_MAX_TIME_DELAY_MS)  // 19784U
 8010434:	883b      	ldrh	r3, [r7, #0]
 8010436:	f644 5248 	movw	r2, #19784	@ 0x4d48
 801043a:	4293      	cmp	r3, r2
 801043c:	d8df      	bhi.n	80103fe <phhalHw_Pn5180_Wait+0x3e>
        }

        dwLoadValue =(uint32_t) (  wTimeout * ( wFreq  / PHHAL_HW_PN5180_CONVERSION_MS_SEC) );
 801043e:	883b      	ldrh	r3, [r7, #0]
 8010440:	697a      	ldr	r2, [r7, #20]
 8010442:	491b      	ldr	r1, [pc, #108]	@ (80104b0 <phhalHw_Pn5180_Wait+0xf0>)
 8010444:	fba1 1202 	umull	r1, r2, r1, r2
 8010448:	0992      	lsrs	r2, r2, #6
 801044a:	fb02 f303 	mul.w	r3, r2, r3
 801044e:	60fb      	str	r3, [r7, #12]
        PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_Int_Wait( pDataParams, dwLoadValue,  wPrescaler));
 8010450:	693a      	ldr	r2, [r7, #16]
 8010452:	68f9      	ldr	r1, [r7, #12]
 8010454:	6878      	ldr	r0, [r7, #4]
 8010456:	f004 fe95 	bl	8015184 <phhalHw_Pn5180_Int_Wait>
 801045a:	4603      	mov	r3, r0
 801045c:	817b      	strh	r3, [r7, #10]
 801045e:	897b      	ldrh	r3, [r7, #10]
 8010460:	2b00      	cmp	r3, #0
 8010462:	d020      	beq.n	80104a6 <phhalHw_Pn5180_Wait+0xe6>
 8010464:	897b      	ldrh	r3, [r7, #10]
 8010466:	e01f      	b.n	80104a8 <phhalHw_Pn5180_Wait+0xe8>
    }
    else
    {
        /* here wTimeout will be in uS and not be Zero */
        wFreq = PHHAL_HW_PN5180_MAX_FREQ;
 8010468:	4b12      	ldr	r3, [pc, #72]	@ (80104b4 <phhalHw_Pn5180_Wait+0xf4>)
 801046a:	617b      	str	r3, [r7, #20]
        wPrescaler = 0x00U;
 801046c:	2300      	movs	r3, #0
 801046e:	613b      	str	r3, [r7, #16]
        /*Reducing the division by 2 digits to retain the 2 digit decimal places which were getting wiped out*/
        dwLoadValue =(uint32_t) ( wFreq / (PHHAL_HW_PN5180_CONVERSION_US_SEC/100));
 8010470:	697b      	ldr	r3, [r7, #20]
 8010472:	4a11      	ldr	r2, [pc, #68]	@ (80104b8 <phhalHw_Pn5180_Wait+0xf8>)
 8010474:	fba2 2303 	umull	r2, r3, r2, r3
 8010478:	0b5b      	lsrs	r3, r3, #13
 801047a:	60fb      	str	r3, [r7, #12]
        /*Restoring the division done in the earlier step*/
        dwLoadValue =(uint32_t) ((wTimeout * dwLoadValue)/100);
 801047c:	883b      	ldrh	r3, [r7, #0]
 801047e:	68fa      	ldr	r2, [r7, #12]
 8010480:	fb02 f303 	mul.w	r3, r2, r3
 8010484:	4a0d      	ldr	r2, [pc, #52]	@ (80104bc <phhalHw_Pn5180_Wait+0xfc>)
 8010486:	fba2 2303 	umull	r2, r3, r2, r3
 801048a:	095b      	lsrs	r3, r3, #5
 801048c:	60fb      	str	r3, [r7, #12]
        PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_Int_Wait( pDataParams, dwLoadValue,  wPrescaler));
 801048e:	693a      	ldr	r2, [r7, #16]
 8010490:	68f9      	ldr	r1, [r7, #12]
 8010492:	6878      	ldr	r0, [r7, #4]
 8010494:	f004 fe76 	bl	8015184 <phhalHw_Pn5180_Int_Wait>
 8010498:	4603      	mov	r3, r0
 801049a:	817b      	strh	r3, [r7, #10]
 801049c:	897b      	ldrh	r3, [r7, #10]
 801049e:	2b00      	cmp	r3, #0
 80104a0:	d001      	beq.n	80104a6 <phhalHw_Pn5180_Wait+0xe6>
 80104a2:	897b      	ldrh	r3, [r7, #10]
 80104a4:	e000      	b.n	80104a8 <phhalHw_Pn5180_Wait+0xe8>
    }

    return PH_ERR_SUCCESS;
 80104a6:	2300      	movs	r3, #0
}
 80104a8:	4618      	mov	r0, r3
 80104aa:	3718      	adds	r7, #24
 80104ac:	46bd      	mov	sp, r7
 80104ae:	bd80      	pop	{r7, pc}
 80104b0:	10624dd3 	.word	0x10624dd3
 80104b4:	00cee8c0 	.word	0x00cee8c0
 80104b8:	d1b71759 	.word	0xd1b71759
 80104bc:	51eb851f 	.word	0x51eb851f

080104c0 <phhalHw_Pn5180_FieldReset>:

phStatus_t phhalHw_Pn5180_FieldReset(
    phhalHw_Pn5180_DataParams_t * pDataParams
    )
{
 80104c0:	b580      	push	{r7, lr}
 80104c2:	b084      	sub	sp, #16
 80104c4:	af00      	add	r7, sp, #0
 80104c6:	6078      	str	r0, [r7, #4]
    phStatus_t  PH_MEMLOC_REM statusTmp;

    /* Switch off the field */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_FieldOff(pDataParams));
 80104c8:	6878      	ldr	r0, [r7, #4]
 80104ca:	f7ff ff55 	bl	8010378 <phhalHw_Pn5180_FieldOff>
 80104ce:	4603      	mov	r3, r0
 80104d0:	81fb      	strh	r3, [r7, #14]
 80104d2:	89fb      	ldrh	r3, [r7, #14]
 80104d4:	2b00      	cmp	r3, #0
 80104d6:	d001      	beq.n	80104dc <phhalHw_Pn5180_FieldReset+0x1c>
 80104d8:	89fb      	ldrh	r3, [r7, #14]
 80104da:	e026      	b.n	801052a <phhalHw_Pn5180_FieldReset+0x6a>

    /* wait for field-off time-out */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Wait(
 80104dc:	687b      	ldr	r3, [r7, #4]
 80104de:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80104e0:	461a      	mov	r2, r3
 80104e2:	2101      	movs	r1, #1
 80104e4:	6878      	ldr	r0, [r7, #4]
 80104e6:	f7ff ff6b 	bl	80103c0 <phhalHw_Pn5180_Wait>
 80104ea:	4603      	mov	r3, r0
 80104ec:	81fb      	strh	r3, [r7, #14]
 80104ee:	89fb      	ldrh	r3, [r7, #14]
 80104f0:	2b00      	cmp	r3, #0
 80104f2:	d001      	beq.n	80104f8 <phhalHw_Pn5180_FieldReset+0x38>
 80104f4:	89fb      	ldrh	r3, [r7, #14]
 80104f6:	e018      	b.n	801052a <phhalHw_Pn5180_FieldReset+0x6a>
        pDataParams,
        PHHAL_HW_TIME_MILLISECONDS,
        (pDataParams->wFieldOffTime)));

    /* switch on the field again */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_FieldOn(pDataParams));
 80104f8:	6878      	ldr	r0, [r7, #4]
 80104fa:	f7ff fee7 	bl	80102cc <phhalHw_Pn5180_FieldOn>
 80104fe:	4603      	mov	r3, r0
 8010500:	81fb      	strh	r3, [r7, #14]
 8010502:	89fb      	ldrh	r3, [r7, #14]
 8010504:	2b00      	cmp	r3, #0
 8010506:	d001      	beq.n	801050c <phhalHw_Pn5180_FieldReset+0x4c>
 8010508:	89fb      	ldrh	r3, [r7, #14]
 801050a:	e00e      	b.n	801052a <phhalHw_Pn5180_FieldReset+0x6a>

    /* wait for field-recovery time-out */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Wait(
 801050c:	687b      	ldr	r3, [r7, #4]
 801050e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8010510:	461a      	mov	r2, r3
 8010512:	2101      	movs	r1, #1
 8010514:	6878      	ldr	r0, [r7, #4]
 8010516:	f7ff ff53 	bl	80103c0 <phhalHw_Pn5180_Wait>
 801051a:	4603      	mov	r3, r0
 801051c:	81fb      	strh	r3, [r7, #14]
 801051e:	89fb      	ldrh	r3, [r7, #14]
 8010520:	2b00      	cmp	r3, #0
 8010522:	d001      	beq.n	8010528 <phhalHw_Pn5180_FieldReset+0x68>
 8010524:	89fb      	ldrh	r3, [r7, #14]
 8010526:	e000      	b.n	801052a <phhalHw_Pn5180_FieldReset+0x6a>
        pDataParams,
        PHHAL_HW_TIME_MILLISECONDS,
        (pDataParams->wFieldRecoveryTime)));

    return PH_ERR_SUCCESS;
 8010528:	2300      	movs	r3, #0
}
 801052a:	4618      	mov	r0, r3
 801052c:	3710      	adds	r7, #16
 801052e:	46bd      	mov	sp, r7
 8010530:	bd80      	pop	{r7, pc}
 8010532:	0000      	movs	r0, r0
 8010534:	0000      	movs	r0, r0
	...

08010538 <phhalHw_Pn5180_SetConfig>:
phStatus_t phhalHw_Pn5180_SetConfig(
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint16_t wConfig,
    uint16_t wValue
    )
{
 8010538:	b5b0      	push	{r4, r5, r7, lr}
 801053a:	b090      	sub	sp, #64	@ 0x40
 801053c:	af02      	add	r7, sp, #8
 801053e:	6078      	str	r0, [r7, #4]
 8010540:	460b      	mov	r3, r1
 8010542:	807b      	strh	r3, [r7, #2]
 8010544:	4613      	mov	r3, r2
 8010546:	803b      	strh	r3, [r7, #0]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint32_t    PH_MEMLOC_REM dwRegister;
    uint32_t    PH_MEMLOC_REM dwValue;
    uint8_t *   PH_MEMLOC_REM pBuffer = NULL;
 8010548:	2300      	movs	r3, #0
 801054a:	61fb      	str	r3, [r7, #28]
    uint16_t    PH_MEMLOC_REM wBufferSize;
    uint16_t    PH_MEMLOC_REM wBufferLen = 0U;
 801054c:	2300      	movs	r3, #0
 801054e:	833b      	strh	r3, [r7, #24]
    uint16_t    PH_MEMLOC_REM wFraming;

    uint8_t     PH_MEMLOC_BUF wRegTypeValueSets[12];
    uint16_t    PH_MEMLOC_REM wSizeOfRegTypeValueSets;
    uint32_t    PH_MEMLOC_REM dwTemp;
    float32_t   PH_MEMLOC_REM fTime=0.0;
 8010550:	f04f 0300 	mov.w	r3, #0
 8010554:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint16_t    PH_MEMLOC_REM wTmpValue = 0xFFU;
 8010556:	23ff      	movs	r3, #255	@ 0xff
 8010558:	85fb      	strh	r3, [r7, #46]	@ 0x2e

    switch(wConfig)
 801055a:	887b      	ldrh	r3, [r7, #2]
 801055c:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 8010560:	3b25      	subs	r3, #37	@ 0x25
 8010562:	2b07      	cmp	r3, #7
 8010564:	d809      	bhi.n	801057a <phhalHw_Pn5180_SetConfig+0x42>
    case PHHAL_HW_PN5180_CONFIG_SET_FELICA_EMD_INTEGRITY_ERR_CHECK:
    case PHHAL_HW_PN5180_CONFIG_SET_FELICA_EMD_LEN_BYTE_MIN:
    case PHHAL_HW_PN5180_CONFIG_SET_FELICA_EMD_LEN_BYTE_MAX:
    case PHHAL_HW_PN5180_CONFIG_SET_FELICA_EMD_RC_BYTE_VAL:
        /* Check if Firmware version is below 4.1, and return with PH_ERR_INVALID_PARAMETER. */
        if (pDataParams->wFirmwareVer < 0x401U)
 8010566:	687b      	ldr	r3, [r7, #4]
 8010568:	f8b3 3078 	ldrh.w	r3, [r3, #120]	@ 0x78
 801056c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8010570:	d805      	bhi.n	801057e <phhalHw_Pn5180_SetConfig+0x46>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_USE_CONDITION, PH_COMP_HAL);
 8010572:	f240 2325 	movw	r3, #549	@ 0x225
 8010576:	f001 bc22 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
        }
        break;

    default:
        break;
 801057a:	bf00      	nop
 801057c:	e000      	b.n	8010580 <phhalHw_Pn5180_SetConfig+0x48>
        break;
 801057e:	bf00      	nop
    }

    switch(wConfig)
 8010580:	887b      	ldrh	r3, [r7, #2]
 8010582:	2b5e      	cmp	r3, #94	@ 0x5e
 8010584:	f300 8154 	bgt.w	8010830 <phhalHw_Pn5180_SetConfig+0x2f8>
 8010588:	2b00      	cmp	r3, #0
 801058a:	f280 808d 	bge.w	80106a8 <phhalHw_Pn5180_SetConfig+0x170>
 801058e:	f001 bbd3 	b.w	8011d38 <phhalHw_Pn5180_SetConfig+0x1800>
 8010592:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 8010596:	3b10      	subs	r3, #16
 8010598:	2b40      	cmp	r3, #64	@ 0x40
 801059a:	f201 83cd 	bhi.w	8011d38 <phhalHw_Pn5180_SetConfig+0x1800>
 801059e:	a201      	add	r2, pc, #4	@ (adr r2, 80105a4 <phhalHw_Pn5180_SetConfig+0x6c>)
 80105a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80105a4:	08011429 	.word	0x08011429
 80105a8:	08011d39 	.word	0x08011d39
 80105ac:	08011d39 	.word	0x08011d39
 80105b0:	08011d39 	.word	0x08011d39
 80105b4:	08011d39 	.word	0x08011d39
 80105b8:	08011d39 	.word	0x08011d39
 80105bc:	08011d39 	.word	0x08011d39
 80105c0:	08011d39 	.word	0x08011d39
 80105c4:	08011d39 	.word	0x08011d39
 80105c8:	08011d39 	.word	0x08011d39
 80105cc:	08011d39 	.word	0x08011d39
 80105d0:	08011d39 	.word	0x08011d39
 80105d4:	08011d39 	.word	0x08011d39
 80105d8:	08011d39 	.word	0x08011d39
 80105dc:	08011d39 	.word	0x08011d39
 80105e0:	08011d39 	.word	0x08011d39
 80105e4:	08011d39 	.word	0x08011d39
 80105e8:	08011d39 	.word	0x08011d39
 80105ec:	08011d39 	.word	0x08011d39
 80105f0:	08011d39 	.word	0x08011d39
 80105f4:	08011d39 	.word	0x08011d39
 80105f8:	08011c49 	.word	0x08011c49
 80105fc:	08011c7b 	.word	0x08011c7b
 8010600:	08011c97 	.word	0x08011c97
 8010604:	08011cb1 	.word	0x08011cb1
 8010608:	08011ccb 	.word	0x08011ccb
 801060c:	08011ce5 	.word	0x08011ce5
 8010610:	08011d01 	.word	0x08011d01
 8010614:	08011d1d 	.word	0x08011d1d
 8010618:	08011d39 	.word	0x08011d39
 801061c:	08011d39 	.word	0x08011d39
 8010620:	08011d39 	.word	0x08011d39
 8010624:	08011d39 	.word	0x08011d39
 8010628:	08011d39 	.word	0x08011d39
 801062c:	08011d39 	.word	0x08011d39
 8010630:	08011d39 	.word	0x08011d39
 8010634:	08011d39 	.word	0x08011d39
 8010638:	08011d39 	.word	0x08011d39
 801063c:	08011d39 	.word	0x08011d39
 8010640:	08011d39 	.word	0x08011d39
 8010644:	08011d39 	.word	0x08011d39
 8010648:	08011d39 	.word	0x08011d39
 801064c:	08011d39 	.word	0x08011d39
 8010650:	08011d39 	.word	0x08011d39
 8010654:	08011d39 	.word	0x08011d39
 8010658:	08011d39 	.word	0x08011d39
 801065c:	08011d39 	.word	0x08011d39
 8010660:	08011d39 	.word	0x08011d39
 8010664:	08011d39 	.word	0x08011d39
 8010668:	08011d39 	.word	0x08011d39
 801066c:	08011d39 	.word	0x08011d39
 8010670:	08011d39 	.word	0x08011d39
 8010674:	08011d39 	.word	0x08011d39
 8010678:	08011d39 	.word	0x08011d39
 801067c:	08011d39 	.word	0x08011d39
 8010680:	08011d39 	.word	0x08011d39
 8010684:	08011d39 	.word	0x08011d39
 8010688:	08011d39 	.word	0x08011d39
 801068c:	08011d39 	.word	0x08011d39
 8010690:	08011d39 	.word	0x08011d39
 8010694:	08011d39 	.word	0x08011d39
 8010698:	08011d39 	.word	0x08011d39
 801069c:	08011d39 	.word	0x08011d39
 80106a0:	08011d39 	.word	0x08011d39
 80106a4:	080114cb 	.word	0x080114cb
 80106a8:	2b5e      	cmp	r3, #94	@ 0x5e
 80106aa:	f201 8345 	bhi.w	8011d38 <phhalHw_Pn5180_SetConfig+0x1800>
 80106ae:	a201      	add	r2, pc, #4	@ (adr r2, 80106b4 <phhalHw_Pn5180_SetConfig+0x17c>)
 80106b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80106b4:	08010849 	.word	0x08010849
 80106b8:	080108c1 	.word	0x080108c1
 80106bc:	080108c1 	.word	0x080108c1
 80106c0:	08010887 	.word	0x08010887
 80106c4:	08011d39 	.word	0x08011d39
 80106c8:	08010909 	.word	0x08010909
 80106cc:	08010b89 	.word	0x08010b89
 80106d0:	08010c63 	.word	0x08010c63
 80106d4:	08010a51 	.word	0x08010a51
 80106d8:	08010fc3 	.word	0x08010fc3
 80106dc:	080111a3 	.word	0x080111a3
 80106e0:	08010d43 	.word	0x08010d43
 80106e4:	08010849 	.word	0x08010849
 80106e8:	080112f5 	.word	0x080112f5
 80106ec:	0801134f 	.word	0x0801134f
 80106f0:	080113a9 	.word	0x080113a9
 80106f4:	08011d39 	.word	0x08011d39
 80106f8:	08011d39 	.word	0x08011d39
 80106fc:	08011d39 	.word	0x08011d39
 8010700:	08011479 	.word	0x08011479
 8010704:	08011491 	.word	0x08011491
 8010708:	080116bb 	.word	0x080116bb
 801070c:	080118cd 	.word	0x080118cd
 8010710:	08011a05 	.word	0x08011a05
 8010714:	08010ab1 	.word	0x08010ab1
 8010718:	08011d39 	.word	0x08011d39
 801071c:	08011d39 	.word	0x08011d39
 8010720:	08011d39 	.word	0x08011d39
 8010724:	08011d39 	.word	0x08011d39
 8010728:	08011d39 	.word	0x08011d39
 801072c:	08011d39 	.word	0x08011d39
 8010730:	08011d39 	.word	0x08011d39
 8010734:	0801149b 	.word	0x0801149b
 8010738:	08011d39 	.word	0x08011d39
 801073c:	08011d39 	.word	0x08011d39
 8010740:	08011d39 	.word	0x08011d39
 8010744:	08011d39 	.word	0x08011d39
 8010748:	08011d39 	.word	0x08011d39
 801074c:	08011d39 	.word	0x08011d39
 8010750:	08011d39 	.word	0x08011d39
 8010754:	08011d39 	.word	0x08011d39
 8010758:	08011d39 	.word	0x08011d39
 801075c:	08011d39 	.word	0x08011d39
 8010760:	08011d39 	.word	0x08011d39
 8010764:	08011d39 	.word	0x08011d39
 8010768:	08011d39 	.word	0x08011d39
 801076c:	08010e8b 	.word	0x08010e8b
 8010770:	08010ec7 	.word	0x08010ec7
 8010774:	08010eed 	.word	0x08010eed
 8010778:	08011d39 	.word	0x08011d39
 801077c:	08011d39 	.word	0x08011d39
 8010780:	08010f31 	.word	0x08010f31
 8010784:	08010f75 	.word	0x08010f75
 8010788:	08011c0f 	.word	0x08011c0f
 801078c:	08011d39 	.word	0x08011d39
 8010790:	08011d39 	.word	0x08011d39
 8010794:	08011d39 	.word	0x08011d39
 8010798:	08011d39 	.word	0x08011d39
 801079c:	08011d39 	.word	0x08011d39
 80107a0:	08011d39 	.word	0x08011d39
 80107a4:	08011d39 	.word	0x08011d39
 80107a8:	08011d39 	.word	0x08011d39
 80107ac:	08011d39 	.word	0x08011d39
 80107b0:	08011d39 	.word	0x08011d39
 80107b4:	08011d39 	.word	0x08011d39
 80107b8:	08011d39 	.word	0x08011d39
 80107bc:	08011d39 	.word	0x08011d39
 80107c0:	08011d39 	.word	0x08011d39
 80107c4:	08011d39 	.word	0x08011d39
 80107c8:	08011d39 	.word	0x08011d39
 80107cc:	08011d39 	.word	0x08011d39
 80107d0:	08011d39 	.word	0x08011d39
 80107d4:	08011d39 	.word	0x08011d39
 80107d8:	08011d39 	.word	0x08011d39
 80107dc:	08011d39 	.word	0x08011d39
 80107e0:	08011d39 	.word	0x08011d39
 80107e4:	08011d39 	.word	0x08011d39
 80107e8:	08011d39 	.word	0x08011d39
 80107ec:	08011d39 	.word	0x08011d39
 80107f0:	08011d39 	.word	0x08011d39
 80107f4:	08011d39 	.word	0x08011d39
 80107f8:	0801156b 	.word	0x0801156b
 80107fc:	08011d39 	.word	0x08011d39
 8010800:	08011587 	.word	0x08011587
 8010804:	08011d39 	.word	0x08011d39
 8010808:	08011baf 	.word	0x08011baf
 801080c:	080115d5 	.word	0x080115d5
 8010810:	080115f1 	.word	0x080115f1
 8010814:	08011d39 	.word	0x08011d39
 8010818:	08011d39 	.word	0x08011d39
 801081c:	080114e9 	.word	0x080114e9
 8010820:	08011d39 	.word	0x08011d39
 8010824:	0801164d 	.word	0x0801164d
 8010828:	0801166b 	.word	0x0801166b
 801082c:	080114f7 	.word	0x080114f7
 8010830:	f248 0250 	movw	r2, #32848	@ 0x8050
 8010834:	4293      	cmp	r3, r2
 8010836:	f301 827f 	bgt.w	8011d38 <phhalHw_Pn5180_SetConfig+0x1800>
 801083a:	f248 0210 	movw	r2, #32784	@ 0x8010
 801083e:	4293      	cmp	r3, r2
 8010840:	f6bf aea7 	bge.w	8010592 <phhalHw_Pn5180_SetConfig+0x5a>
 8010844:	f001 ba78 	b.w	8011d38 <phhalHw_Pn5180_SetConfig+0x1800>
    {
    case PHHAL_HW_CONFIG_PARITY:
    case PHHAL_HW_CONFIG_ASK100:

        if( pDataParams->wCfgShadow[wConfig] != wValue)
 8010848:	887a      	ldrh	r2, [r7, #2]
 801084a:	687b      	ldr	r3, [r7, #4]
 801084c:	322c      	adds	r2, #44	@ 0x2c
 801084e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8010852:	883a      	ldrh	r2, [r7, #0]
 8010854:	429a      	cmp	r2, r3
 8010856:	f001 8272 	beq.w	8011d3e <phhalHw_Pn5180_SetConfig+0x1806>
        {
            /* Use internal set config */
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_SetConfig_Int(pDataParams, wConfig, wValue));
 801085a:	883a      	ldrh	r2, [r7, #0]
 801085c:	887b      	ldrh	r3, [r7, #2]
 801085e:	4619      	mov	r1, r3
 8010860:	6878      	ldr	r0, [r7, #4]
 8010862:	f003 feab 	bl	80145bc <phhalHw_Pn5180_SetConfig_Int>
 8010866:	4603      	mov	r3, r0
 8010868:	84fb      	strh	r3, [r7, #38]	@ 0x26
 801086a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801086c:	2b00      	cmp	r3, #0
 801086e:	d002      	beq.n	8010876 <phhalHw_Pn5180_SetConfig+0x33e>
 8010870:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8010872:	f001 baa4 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>

            /* Write config data into shadow */
            pDataParams->wCfgShadow[wConfig] = wValue;
 8010876:	887a      	ldrh	r2, [r7, #2]
 8010878:	687b      	ldr	r3, [r7, #4]
 801087a:	322c      	adds	r2, #44	@ 0x2c
 801087c:	8839      	ldrh	r1, [r7, #0]
 801087e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        }
        break;
 8010882:	f001 ba5c 	b.w	8011d3e <phhalHw_Pn5180_SetConfig+0x1806>

    case PHHAL_HW_CONFIG_TXLASTBITS:

        if ((pDataParams->wCfgShadow[wConfig] != wValue) || (pDataParams->bOpeMode != RD_LIB_MODE_EMVCO))
 8010886:	887a      	ldrh	r2, [r7, #2]
 8010888:	687b      	ldr	r3, [r7, #4]
 801088a:	322c      	adds	r2, #44	@ 0x2c
 801088c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8010890:	883a      	ldrh	r2, [r7, #0]
 8010892:	429a      	cmp	r2, r3
 8010894:	d105      	bne.n	80108a2 <phhalHw_Pn5180_SetConfig+0x36a>
 8010896:	687b      	ldr	r3, [r7, #4]
 8010898:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 801089c:	2b01      	cmp	r3, #1
 801089e:	f001 8250 	beq.w	8011d42 <phhalHw_Pn5180_SetConfig+0x180a>
        {
            /* Check parameter */
            if (wValue > MASK_TX_LASTBITS)
 80108a2:	883b      	ldrh	r3, [r7, #0]
 80108a4:	2b07      	cmp	r3, #7
 80108a6:	d903      	bls.n	80108b0 <phhalHw_Pn5180_SetConfig+0x378>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 80108a8:	f240 2321 	movw	r3, #545	@ 0x221
 80108ac:	f001 ba87 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
            }

            /* Write config data into shadow */
            pDataParams->wCfgShadow[wConfig] = wValue;
 80108b0:	887a      	ldrh	r2, [r7, #2]
 80108b2:	687b      	ldr	r3, [r7, #4]
 80108b4:	322c      	adds	r2, #44	@ 0x2c
 80108b6:	8839      	ldrh	r1, [r7, #0]
 80108b8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        }
        break;
 80108bc:	f001 ba41 	b.w	8011d42 <phhalHw_Pn5180_SetConfig+0x180a>

    case PHHAL_HW_CONFIG_TXCRC:
    case PHHAL_HW_CONFIG_RXCRC:
        if ((pDataParams->wCfgShadow[wConfig] != wValue) || (pDataParams->bOpeMode != RD_LIB_MODE_EMVCO))
 80108c0:	887a      	ldrh	r2, [r7, #2]
 80108c2:	687b      	ldr	r3, [r7, #4]
 80108c4:	322c      	adds	r2, #44	@ 0x2c
 80108c6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80108ca:	883a      	ldrh	r2, [r7, #0]
 80108cc:	429a      	cmp	r2, r3
 80108ce:	d105      	bne.n	80108dc <phhalHw_Pn5180_SetConfig+0x3a4>
 80108d0:	687b      	ldr	r3, [r7, #4]
 80108d2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80108d6:	2b01      	cmp	r3, #1
 80108d8:	f001 8235 	beq.w	8011d46 <phhalHw_Pn5180_SetConfig+0x180e>
        {
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_SetConfig_Int(pDataParams, wConfig, wValue));
 80108dc:	883a      	ldrh	r2, [r7, #0]
 80108de:	887b      	ldrh	r3, [r7, #2]
 80108e0:	4619      	mov	r1, r3
 80108e2:	6878      	ldr	r0, [r7, #4]
 80108e4:	f003 fe6a 	bl	80145bc <phhalHw_Pn5180_SetConfig_Int>
 80108e8:	4603      	mov	r3, r0
 80108ea:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80108ec:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80108ee:	2b00      	cmp	r3, #0
 80108f0:	d002      	beq.n	80108f8 <phhalHw_Pn5180_SetConfig+0x3c0>
 80108f2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80108f4:	f001 ba63 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
            /* Write config data into shadow */
            pDataParams->wCfgShadow[wConfig] = wValue;
 80108f8:	887a      	ldrh	r2, [r7, #2]
 80108fa:	687b      	ldr	r3, [r7, #4]
 80108fc:	322c      	adds	r2, #44	@ 0x2c
 80108fe:	8839      	ldrh	r1, [r7, #0]
 8010900:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        }

        break;
 8010904:	f001 ba1f 	b.w	8011d46 <phhalHw_Pn5180_SetConfig+0x180e>

    case PHHAL_HW_CONFIG_RXALIGN:
        if ((pDataParams->wCfgShadow[wConfig] != wValue) || (pDataParams->bOpeMode != RD_LIB_MODE_EMVCO))
 8010908:	887a      	ldrh	r2, [r7, #2]
 801090a:	687b      	ldr	r3, [r7, #4]
 801090c:	322c      	adds	r2, #44	@ 0x2c
 801090e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8010912:	883a      	ldrh	r2, [r7, #0]
 8010914:	429a      	cmp	r2, r3
 8010916:	d105      	bne.n	8010924 <phhalHw_Pn5180_SetConfig+0x3ec>
 8010918:	687b      	ldr	r3, [r7, #4]
 801091a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 801091e:	2b01      	cmp	r3, #1
 8010920:	f001 8213 	beq.w	8011d4a <phhalHw_Pn5180_SetConfig+0x1812>
        {
            /* Check the parameter */
            if (wValue >  MASK_RX_LASTBITS)
 8010924:	883b      	ldrh	r3, [r7, #0]
 8010926:	2b07      	cmp	r3, #7
 8010928:	d903      	bls.n	8010932 <phhalHw_Pn5180_SetConfig+0x3fa>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 801092a:	f240 2321 	movw	r3, #545	@ 0x221
 801092e:	f001 ba46 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
            }

            wSizeOfRegTypeValueSets = 0U;
 8010932:	2300      	movs	r3, #0
 8010934:	84bb      	strh	r3, [r7, #36]	@ 0x24

            /*Clear the Bits of CRC_RX_CONFIG_RX_BIT_ALIGN_MASK*/
            dwTemp = (uint32_t) ~( CRC_RX_CONFIG_RX_BIT_ALIGN_MASK );
 8010936:	f46f 73e0 	mvn.w	r3, #448	@ 0x1c0
 801093a:	60bb      	str	r3, [r7, #8]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = CRC_RX_CONFIG;
 801093c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801093e:	1c5a      	adds	r2, r3, #1
 8010940:	84ba      	strh	r2, [r7, #36]	@ 0x24
 8010942:	3338      	adds	r3, #56	@ 0x38
 8010944:	443b      	add	r3, r7
 8010946:	2212      	movs	r2, #18
 8010948:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = PHHAL_HW_PN5180_WRITE_MULTIPLE_TYPE_WRITE_AND_MASK;
 801094c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801094e:	1c5a      	adds	r2, r3, #1
 8010950:	84ba      	strh	r2, [r7, #36]	@ 0x24
 8010952:	3338      	adds	r3, #56	@ 0x38
 8010954:	443b      	add	r3, r7
 8010956:	2203      	movs	r2, #3
 8010958:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp);
 801095c:	68ba      	ldr	r2, [r7, #8]
 801095e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010960:	1c59      	adds	r1, r3, #1
 8010962:	84b9      	strh	r1, [r7, #36]	@ 0x24
 8010964:	b2d2      	uxtb	r2, r2
 8010966:	3338      	adds	r3, #56	@ 0x38
 8010968:	443b      	add	r3, r7
 801096a:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>8U);
 801096e:	68bb      	ldr	r3, [r7, #8]
 8010970:	0a1a      	lsrs	r2, r3, #8
 8010972:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010974:	1c59      	adds	r1, r3, #1
 8010976:	84b9      	strh	r1, [r7, #36]	@ 0x24
 8010978:	b2d2      	uxtb	r2, r2
 801097a:	3338      	adds	r3, #56	@ 0x38
 801097c:	443b      	add	r3, r7
 801097e:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>16U);
 8010982:	68bb      	ldr	r3, [r7, #8]
 8010984:	0c1a      	lsrs	r2, r3, #16
 8010986:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010988:	1c59      	adds	r1, r3, #1
 801098a:	84b9      	strh	r1, [r7, #36]	@ 0x24
 801098c:	b2d2      	uxtb	r2, r2
 801098e:	3338      	adds	r3, #56	@ 0x38
 8010990:	443b      	add	r3, r7
 8010992:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>24U);
 8010996:	68bb      	ldr	r3, [r7, #8]
 8010998:	0e1a      	lsrs	r2, r3, #24
 801099a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801099c:	1c59      	adds	r1, r3, #1
 801099e:	84b9      	strh	r1, [r7, #36]	@ 0x24
 80109a0:	b2d2      	uxtb	r2, r2
 80109a2:	3338      	adds	r3, #56	@ 0x38
 80109a4:	443b      	add	r3, r7
 80109a6:	f803 2c2c 	strb.w	r2, [r3, #-44]

            /*Set the new value  of RX_BIT_ALIGN*/
            dwTemp = (uint32_t)((wValue << CRC_RX_CONFIG_RX_BIT_ALIGN_POS) & CRC_RX_CONFIG_RX_BIT_ALIGN_MASK);
 80109aa:	883b      	ldrh	r3, [r7, #0]
 80109ac:	019b      	lsls	r3, r3, #6
 80109ae:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 80109b2:	60bb      	str	r3, [r7, #8]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = CRC_RX_CONFIG;
 80109b4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80109b6:	1c5a      	adds	r2, r3, #1
 80109b8:	84ba      	strh	r2, [r7, #36]	@ 0x24
 80109ba:	3338      	adds	r3, #56	@ 0x38
 80109bc:	443b      	add	r3, r7
 80109be:	2212      	movs	r2, #18
 80109c0:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = PHHAL_HW_PN5180_WRITE_MULTIPLE_TYPE_WRITE_OR_MASK;
 80109c4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80109c6:	1c5a      	adds	r2, r3, #1
 80109c8:	84ba      	strh	r2, [r7, #36]	@ 0x24
 80109ca:	3338      	adds	r3, #56	@ 0x38
 80109cc:	443b      	add	r3, r7
 80109ce:	2202      	movs	r2, #2
 80109d0:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp);
 80109d4:	68ba      	ldr	r2, [r7, #8]
 80109d6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80109d8:	1c59      	adds	r1, r3, #1
 80109da:	84b9      	strh	r1, [r7, #36]	@ 0x24
 80109dc:	b2d2      	uxtb	r2, r2
 80109de:	3338      	adds	r3, #56	@ 0x38
 80109e0:	443b      	add	r3, r7
 80109e2:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>8U);
 80109e6:	68bb      	ldr	r3, [r7, #8]
 80109e8:	0a1a      	lsrs	r2, r3, #8
 80109ea:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80109ec:	1c59      	adds	r1, r3, #1
 80109ee:	84b9      	strh	r1, [r7, #36]	@ 0x24
 80109f0:	b2d2      	uxtb	r2, r2
 80109f2:	3338      	adds	r3, #56	@ 0x38
 80109f4:	443b      	add	r3, r7
 80109f6:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>16U);
 80109fa:	68bb      	ldr	r3, [r7, #8]
 80109fc:	0c1a      	lsrs	r2, r3, #16
 80109fe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010a00:	1c59      	adds	r1, r3, #1
 8010a02:	84b9      	strh	r1, [r7, #36]	@ 0x24
 8010a04:	b2d2      	uxtb	r2, r2
 8010a06:	3338      	adds	r3, #56	@ 0x38
 8010a08:	443b      	add	r3, r7
 8010a0a:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>24U);
 8010a0e:	68bb      	ldr	r3, [r7, #8]
 8010a10:	0e1a      	lsrs	r2, r3, #24
 8010a12:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010a14:	1c59      	adds	r1, r3, #1
 8010a16:	84b9      	strh	r1, [r7, #36]	@ 0x24
 8010a18:	b2d2      	uxtb	r2, r2
 8010a1a:	3338      	adds	r3, #56	@ 0x38
 8010a1c:	443b      	add	r3, r7
 8010a1e:	f803 2c2c 	strb.w	r2, [r3, #-44]

            /*Send the array to the IC*/
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterMultiple(pDataParams, wRegTypeValueSets, wSizeOfRegTypeValueSets));
 8010a22:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8010a24:	f107 030c 	add.w	r3, r7, #12
 8010a28:	4619      	mov	r1, r3
 8010a2a:	6878      	ldr	r0, [r7, #4]
 8010a2c:	f002 fd54 	bl	80134d8 <phhalHw_Pn5180_Instr_WriteRegisterMultiple>
 8010a30:	4603      	mov	r3, r0
 8010a32:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8010a34:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8010a36:	2b00      	cmp	r3, #0
 8010a38:	d002      	beq.n	8010a40 <phhalHw_Pn5180_SetConfig+0x508>
 8010a3a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8010a3c:	f001 b9bf 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>

            /* Write config data into shadow */
            pDataParams->wCfgShadow[wConfig] = wValue;
 8010a40:	887a      	ldrh	r2, [r7, #2]
 8010a42:	687b      	ldr	r3, [r7, #4]
 8010a44:	322c      	adds	r2, #44	@ 0x2c
 8010a46:	8839      	ldrh	r1, [r7, #0]
 8010a48:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        }
        break;
 8010a4c:	f001 b97d 	b.w	8011d4a <phhalHw_Pn5180_SetConfig+0x1812>

    case PHHAL_HW_CONFIG_CLEARBITSAFTERCOLL:

        if (pDataParams->wCfgShadow[wConfig] != wValue)
 8010a50:	887a      	ldrh	r2, [r7, #2]
 8010a52:	687b      	ldr	r3, [r7, #4]
 8010a54:	322c      	adds	r2, #44	@ 0x2c
 8010a56:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8010a5a:	883a      	ldrh	r2, [r7, #0]
 8010a5c:	429a      	cmp	r2, r3
 8010a5e:	f001 8176 	beq.w	8011d4e <phhalHw_Pn5180_SetConfig+0x1816>
        {
            /* Disbale */
            if (wValue == PH_OFF)
 8010a62:	883b      	ldrh	r3, [r7, #0]
 8010a64:	2b00      	cmp	r3, #0
 8010a66:	d10d      	bne.n	8010a84 <phhalHw_Pn5180_SetConfig+0x54c>
            {
                PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterOrMask(pDataParams, CRC_RX_CONFIG, CRC_RX_CONFIG_VALUES_AFTER_COLLISION_MASK));
 8010a68:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010a6c:	2112      	movs	r1, #18
 8010a6e:	6878      	ldr	r0, [r7, #4]
 8010a70:	f002 fc46 	bl	8013300 <phhalHw_Pn5180_Instr_WriteRegisterOrMask>
 8010a74:	4603      	mov	r3, r0
 8010a76:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8010a78:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8010a7a:	2b00      	cmp	r3, #0
 8010a7c:	d010      	beq.n	8010aa0 <phhalHw_Pn5180_SetConfig+0x568>
 8010a7e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8010a80:	f001 b99d 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
            }
            else
            {
                PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterAndMask(pDataParams, CRC_RX_CONFIG, (0xFFFFFFFFU^CRC_RX_CONFIG_VALUES_AFTER_COLLISION_MASK)));
 8010a84:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8010a88:	2112      	movs	r1, #18
 8010a8a:	6878      	ldr	r0, [r7, #4]
 8010a8c:	f002 fcae 	bl	80133ec <phhalHw_Pn5180_Instr_WriteRegisterAndMask>
 8010a90:	4603      	mov	r3, r0
 8010a92:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8010a94:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8010a96:	2b00      	cmp	r3, #0
 8010a98:	d002      	beq.n	8010aa0 <phhalHw_Pn5180_SetConfig+0x568>
 8010a9a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8010a9c:	f001 b98f 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
            }
            pDataParams->wCfgShadow[wConfig] = wValue;
 8010aa0:	887a      	ldrh	r2, [r7, #2]
 8010aa2:	687b      	ldr	r3, [r7, #4]
 8010aa4:	322c      	adds	r2, #44	@ 0x2c
 8010aa6:	8839      	ldrh	r1, [r7, #0]
 8010aa8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        }
        break;
 8010aac:	f001 b94f 	b.w	8011d4e <phhalHw_Pn5180_SetConfig+0x1816>

    case PHHAL_HW_CONFIG_TXWAIT_MS:
        /* Parameter checking */
        if (wValue > 650U) /* To set Max value for wValue in uS i.e, 0xFFFFU )*/
 8010ab0:	883b      	ldrh	r3, [r7, #0]
 8010ab2:	f240 228a 	movw	r2, #650	@ 0x28a
 8010ab6:	4293      	cmp	r3, r2
 8010ab8:	d903      	bls.n	8010ac2 <phhalHw_Pn5180_SetConfig+0x58a>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8010aba:	f240 2321 	movw	r3, #545	@ 0x221
 8010abe:	f001 b97e 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
        }
        /* Store the value in terms of uS in shadow table*/
        pDataParams->dwTxWaitMs =  wValue;
 8010ac2:	883a      	ldrh	r2, [r7, #0]
 8010ac4:	687b      	ldr	r3, [r7, #4]
 8010ac6:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Set TxWait */
        fTime = 0.0;
 8010ac8:	f04f 0300 	mov.w	r3, #0
 8010acc:	62bb      	str	r3, [r7, #40]	@ 0x28
        dwValue = PHHAL_HW_PN5180_TR_RX_PRESCALAR;
 8010ace:	237f      	movs	r3, #127	@ 0x7f
 8010ad0:	633b      	str	r3, [r7, #48]	@ 0x30
        dwTemp = wValue*1000U;
 8010ad2:	883b      	ldrh	r3, [r7, #0]
 8010ad4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8010ad8:	fb02 f303 	mul.w	r3, r2, r3
 8010adc:	60bb      	str	r3, [r7, #8]
        if(0U != dwTemp)
 8010ade:	68bb      	ldr	r3, [r7, #8]
 8010ae0:	2b00      	cmp	r3, #0
 8010ae2:	d043      	beq.n	8010b6c <phhalHw_Pn5180_SetConfig+0x634>
        {
            fTime = (float32_t)(((float32_t)dwTemp * 13.56) / (float32_t)(dwValue));
 8010ae4:	68bb      	ldr	r3, [r7, #8]
 8010ae6:	ee07 3a90 	vmov	s15, r3
 8010aea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010aee:	ee17 0a90 	vmov	r0, s15
 8010af2:	f7ef fd29 	bl	8000548 <__aeabi_f2d>
 8010af6:	f60f 3310 	addw	r3, pc, #2832	@ 0xb10
 8010afa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010afe:	f7ef fd7b 	bl	80005f8 <__aeabi_dmul>
 8010b02:	4602      	mov	r2, r0
 8010b04:	460b      	mov	r3, r1
 8010b06:	4614      	mov	r4, r2
 8010b08:	461d      	mov	r5, r3
 8010b0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b0c:	ee07 3a90 	vmov	s15, r3
 8010b10:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010b14:	ee17 0a90 	vmov	r0, s15
 8010b18:	f7ef fd16 	bl	8000548 <__aeabi_f2d>
 8010b1c:	4602      	mov	r2, r0
 8010b1e:	460b      	mov	r3, r1
 8010b20:	4620      	mov	r0, r4
 8010b22:	4629      	mov	r1, r5
 8010b24:	f7ef fe92 	bl	800084c <__aeabi_ddiv>
 8010b28:	4602      	mov	r2, r0
 8010b2a:	460b      	mov	r3, r1
 8010b2c:	4610      	mov	r0, r2
 8010b2e:	4619      	mov	r1, r3
 8010b30:	f7f0 f83a 	bl	8000ba8 <__aeabi_d2f>
 8010b34:	4603      	mov	r3, r0
 8010b36:	62bb      	str	r3, [r7, #40]	@ 0x28
            dwTemp = (uint32_t)fTime;
 8010b38:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8010b3c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8010b40:	ee17 3a90 	vmov	r3, s15
 8010b44:	60bb      	str	r3, [r7, #8]
            dwValue |= (uint32_t)((dwTemp ) << TX_WAIT_CONFIG_TX_WAIT_VALUE_POS);
 8010b46:	68bb      	ldr	r3, [r7, #8]
 8010b48:	021b      	lsls	r3, r3, #8
 8010b4a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010b4c:	4313      	orrs	r3, r2
 8010b4e:	633b      	str	r3, [r7, #48]	@ 0x30
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_WriteRegister(pDataParams, TX_WAIT_CONFIG, dwValue));
 8010b50:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010b52:	2117      	movs	r1, #23
 8010b54:	6878      	ldr	r0, [r7, #4]
 8010b56:	f7fe ff4d 	bl	800f9f4 <phhalHw_Pn5180_WriteRegister>
 8010b5a:	4603      	mov	r3, r0
 8010b5c:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8010b5e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8010b60:	2b00      	cmp	r3, #0
 8010b62:	f001 80f6 	beq.w	8011d52 <phhalHw_Pn5180_SetConfig+0x181a>
 8010b66:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8010b68:	f001 b929 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
        }
        else
        {
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_WriteRegister(pDataParams, TX_WAIT_CONFIG, dwValue));
 8010b6c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010b6e:	2117      	movs	r1, #23
 8010b70:	6878      	ldr	r0, [r7, #4]
 8010b72:	f7fe ff3f 	bl	800f9f4 <phhalHw_Pn5180_WriteRegister>
 8010b76:	4603      	mov	r3, r0
 8010b78:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8010b7a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8010b7c:	2b00      	cmp	r3, #0
 8010b7e:	f001 80e8 	beq.w	8011d52 <phhalHw_Pn5180_SetConfig+0x181a>
 8010b82:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8010b84:	f001 b91b 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
        }
        break;

    case PHHAL_HW_CONFIG_RXWAIT_US:

        if ((pDataParams->wCfgShadow[wConfig] != wValue) || (pDataParams->bOpeMode != RD_LIB_MODE_EMVCO))
 8010b88:	887a      	ldrh	r2, [r7, #2]
 8010b8a:	687b      	ldr	r3, [r7, #4]
 8010b8c:	322c      	adds	r2, #44	@ 0x2c
 8010b8e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8010b92:	883a      	ldrh	r2, [r7, #0]
 8010b94:	429a      	cmp	r2, r3
 8010b96:	d105      	bne.n	8010ba4 <phhalHw_Pn5180_SetConfig+0x66c>
 8010b98:	687b      	ldr	r3, [r7, #4]
 8010b9a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8010b9e:	2b01      	cmp	r3, #1
 8010ba0:	f001 80d9 	beq.w	8011d56 <phhalHw_Pn5180_SetConfig+0x181e>
        {
            /* Write config data into shadow */
            pDataParams->wCfgShadow[wConfig] = wValue;
 8010ba4:	887a      	ldrh	r2, [r7, #2]
 8010ba6:	687b      	ldr	r3, [r7, #4]
 8010ba8:	322c      	adds	r2, #44	@ 0x2c
 8010baa:	8839      	ldrh	r1, [r7, #0]
 8010bac:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

            /* Set Rx Wait(deaf) bits */
            dwValue = PHHAL_HW_PN5180_TR_RX_PRESCALAR;
 8010bb0:	237f      	movs	r3, #127	@ 0x7f
 8010bb2:	633b      	str	r3, [r7, #48]	@ 0x30
            dwTemp = wValue;
 8010bb4:	883b      	ldrh	r3, [r7, #0]
 8010bb6:	60bb      	str	r3, [r7, #8]
            if(0U != dwTemp)
 8010bb8:	68bb      	ldr	r3, [r7, #8]
 8010bba:	2b00      	cmp	r3, #0
 8010bbc:	d043      	beq.n	8010c46 <phhalHw_Pn5180_SetConfig+0x70e>
            {
                fTime = (float32_t)(((float32_t)dwTemp * 13.56) / (float32_t)(dwValue));
 8010bbe:	68bb      	ldr	r3, [r7, #8]
 8010bc0:	ee07 3a90 	vmov	s15, r3
 8010bc4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010bc8:	ee17 0a90 	vmov	r0, s15
 8010bcc:	f7ef fcbc 	bl	8000548 <__aeabi_f2d>
 8010bd0:	f60f 2334 	addw	r3, pc, #2612	@ 0xa34
 8010bd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010bd8:	f7ef fd0e 	bl	80005f8 <__aeabi_dmul>
 8010bdc:	4602      	mov	r2, r0
 8010bde:	460b      	mov	r3, r1
 8010be0:	4614      	mov	r4, r2
 8010be2:	461d      	mov	r5, r3
 8010be4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010be6:	ee07 3a90 	vmov	s15, r3
 8010bea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010bee:	ee17 0a90 	vmov	r0, s15
 8010bf2:	f7ef fca9 	bl	8000548 <__aeabi_f2d>
 8010bf6:	4602      	mov	r2, r0
 8010bf8:	460b      	mov	r3, r1
 8010bfa:	4620      	mov	r0, r4
 8010bfc:	4629      	mov	r1, r5
 8010bfe:	f7ef fe25 	bl	800084c <__aeabi_ddiv>
 8010c02:	4602      	mov	r2, r0
 8010c04:	460b      	mov	r3, r1
 8010c06:	4610      	mov	r0, r2
 8010c08:	4619      	mov	r1, r3
 8010c0a:	f7ef ffcd 	bl	8000ba8 <__aeabi_d2f>
 8010c0e:	4603      	mov	r3, r0
 8010c10:	62bb      	str	r3, [r7, #40]	@ 0x28
                dwTemp = (uint32_t)fTime;
 8010c12:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8010c16:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8010c1a:	ee17 3a90 	vmov	r3, s15
 8010c1e:	60bb      	str	r3, [r7, #8]
                dwValue |= (uint32_t)dwTemp << RX_WAIT_CONFIG_RX_WAIT_VALUE_POS;
 8010c20:	68bb      	ldr	r3, [r7, #8]
 8010c22:	021b      	lsls	r3, r3, #8
 8010c24:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010c26:	4313      	orrs	r3, r2
 8010c28:	633b      	str	r3, [r7, #48]	@ 0x30
                PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegister(pDataParams, RX_WAIT_CONFIG, dwValue ));
 8010c2a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010c2c:	2111      	movs	r1, #17
 8010c2e:	6878      	ldr	r0, [r7, #4]
 8010c30:	f002 faf0 	bl	8013214 <phhalHw_Pn5180_Instr_WriteRegister>
 8010c34:	4603      	mov	r3, r0
 8010c36:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8010c38:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8010c3a:	2b00      	cmp	r3, #0
 8010c3c:	f001 808b 	beq.w	8011d56 <phhalHw_Pn5180_SetConfig+0x181e>
 8010c40:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8010c42:	f001 b8bc 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
            }
            else
            {
                PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegister(pDataParams, RX_WAIT_CONFIG, dwValue ));
 8010c46:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010c48:	2111      	movs	r1, #17
 8010c4a:	6878      	ldr	r0, [r7, #4]
 8010c4c:	f002 fae2 	bl	8013214 <phhalHw_Pn5180_Instr_WriteRegister>
 8010c50:	4603      	mov	r3, r0
 8010c52:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8010c54:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8010c56:	2b00      	cmp	r3, #0
 8010c58:	f001 807d 	beq.w	8011d56 <phhalHw_Pn5180_SetConfig+0x181e>
 8010c5c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8010c5e:	f001 b8ae 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
        }
        break;

    case PHHAL_HW_CONFIG_TXWAIT_US:

        if ((pDataParams->wCfgShadow[wConfig] != wValue) || (pDataParams->bOpeMode != RD_LIB_MODE_EMVCO))
 8010c62:	887a      	ldrh	r2, [r7, #2]
 8010c64:	687b      	ldr	r3, [r7, #4]
 8010c66:	322c      	adds	r2, #44	@ 0x2c
 8010c68:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8010c6c:	883a      	ldrh	r2, [r7, #0]
 8010c6e:	429a      	cmp	r2, r3
 8010c70:	d105      	bne.n	8010c7e <phhalHw_Pn5180_SetConfig+0x746>
 8010c72:	687b      	ldr	r3, [r7, #4]
 8010c74:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8010c78:	2b01      	cmp	r3, #1
 8010c7a:	f001 806e 	beq.w	8011d5a <phhalHw_Pn5180_SetConfig+0x1822>
        {
            /* Write configuration data into shadow */
            pDataParams->wCfgShadow[wConfig] = wValue;
 8010c7e:	887a      	ldrh	r2, [r7, #2]
 8010c80:	687b      	ldr	r3, [r7, #4]
 8010c82:	322c      	adds	r2, #44	@ 0x2c
 8010c84:	8839      	ldrh	r1, [r7, #0]
 8010c86:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

            /* Set TxWait */
            fTime = 0.0;
 8010c8a:	f04f 0300 	mov.w	r3, #0
 8010c8e:	62bb      	str	r3, [r7, #40]	@ 0x28
            dwValue = PHHAL_HW_PN5180_TR_RX_PRESCALAR;
 8010c90:	237f      	movs	r3, #127	@ 0x7f
 8010c92:	633b      	str	r3, [r7, #48]	@ 0x30
            dwTemp = wValue;
 8010c94:	883b      	ldrh	r3, [r7, #0]
 8010c96:	60bb      	str	r3, [r7, #8]

            if(0U != dwTemp)
 8010c98:	68bb      	ldr	r3, [r7, #8]
 8010c9a:	2b00      	cmp	r3, #0
 8010c9c:	d043      	beq.n	8010d26 <phhalHw_Pn5180_SetConfig+0x7ee>
            {
                fTime = (float32_t)(((float32_t)dwTemp * 13.56) / (float32_t)(dwValue));
 8010c9e:	68bb      	ldr	r3, [r7, #8]
 8010ca0:	ee07 3a90 	vmov	s15, r3
 8010ca4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010ca8:	ee17 0a90 	vmov	r0, s15
 8010cac:	f7ef fc4c 	bl	8000548 <__aeabi_f2d>
 8010cb0:	f60f 1354 	addw	r3, pc, #2388	@ 0x954
 8010cb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010cb8:	f7ef fc9e 	bl	80005f8 <__aeabi_dmul>
 8010cbc:	4602      	mov	r2, r0
 8010cbe:	460b      	mov	r3, r1
 8010cc0:	4614      	mov	r4, r2
 8010cc2:	461d      	mov	r5, r3
 8010cc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010cc6:	ee07 3a90 	vmov	s15, r3
 8010cca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010cce:	ee17 0a90 	vmov	r0, s15
 8010cd2:	f7ef fc39 	bl	8000548 <__aeabi_f2d>
 8010cd6:	4602      	mov	r2, r0
 8010cd8:	460b      	mov	r3, r1
 8010cda:	4620      	mov	r0, r4
 8010cdc:	4629      	mov	r1, r5
 8010cde:	f7ef fdb5 	bl	800084c <__aeabi_ddiv>
 8010ce2:	4602      	mov	r2, r0
 8010ce4:	460b      	mov	r3, r1
 8010ce6:	4610      	mov	r0, r2
 8010ce8:	4619      	mov	r1, r3
 8010cea:	f7ef ff5d 	bl	8000ba8 <__aeabi_d2f>
 8010cee:	4603      	mov	r3, r0
 8010cf0:	62bb      	str	r3, [r7, #40]	@ 0x28
                dwTemp = (uint32_t)fTime;
 8010cf2:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8010cf6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8010cfa:	ee17 3a90 	vmov	r3, s15
 8010cfe:	60bb      	str	r3, [r7, #8]
                dwValue |= (uint32_t)((dwTemp ) << TX_WAIT_CONFIG_TX_WAIT_VALUE_POS);
 8010d00:	68bb      	ldr	r3, [r7, #8]
 8010d02:	021b      	lsls	r3, r3, #8
 8010d04:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010d06:	4313      	orrs	r3, r2
 8010d08:	633b      	str	r3, [r7, #48]	@ 0x30
                PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_WriteRegister(pDataParams, TX_WAIT_CONFIG, dwValue));
 8010d0a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010d0c:	2117      	movs	r1, #23
 8010d0e:	6878      	ldr	r0, [r7, #4]
 8010d10:	f7fe fe70 	bl	800f9f4 <phhalHw_Pn5180_WriteRegister>
 8010d14:	4603      	mov	r3, r0
 8010d16:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8010d18:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8010d1a:	2b00      	cmp	r3, #0
 8010d1c:	f001 801d 	beq.w	8011d5a <phhalHw_Pn5180_SetConfig+0x1822>
 8010d20:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8010d22:	f001 b84c 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
            }
            else
            {
                PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_WriteRegister(pDataParams, TX_WAIT_CONFIG, dwValue));
 8010d26:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010d28:	2117      	movs	r1, #23
 8010d2a:	6878      	ldr	r0, [r7, #4]
 8010d2c:	f7fe fe62 	bl	800f9f4 <phhalHw_Pn5180_WriteRegister>
 8010d30:	4603      	mov	r3, r0
 8010d32:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8010d34:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8010d36:	2b00      	cmp	r3, #0
 8010d38:	f001 800f 	beq.w	8011d5a <phhalHw_Pn5180_SetConfig+0x1822>
 8010d3c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8010d3e:	f001 b83e 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
        }
        break;

    case PHHAL_HW_CONFIG_MODINDEX:

        if ((pDataParams->wCfgShadow[wConfig] != wValue) || (pDataParams->bOpeMode != RD_LIB_MODE_EMVCO))
 8010d42:	887a      	ldrh	r2, [r7, #2]
 8010d44:	687b      	ldr	r3, [r7, #4]
 8010d46:	322c      	adds	r2, #44	@ 0x2c
 8010d48:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8010d4c:	883a      	ldrh	r2, [r7, #0]
 8010d4e:	429a      	cmp	r2, r3
 8010d50:	d105      	bne.n	8010d5e <phhalHw_Pn5180_SetConfig+0x826>
 8010d52:	687b      	ldr	r3, [r7, #4]
 8010d54:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8010d58:	2b01      	cmp	r3, #1
 8010d5a:	f001 8000 	beq.w	8011d5e <phhalHw_Pn5180_SetConfig+0x1826>
        {
            /* Parameter checking */
            if (wValue > 0x1FU)
 8010d5e:	883b      	ldrh	r3, [r7, #0]
 8010d60:	2b1f      	cmp	r3, #31
 8010d62:	d903      	bls.n	8010d6c <phhalHw_Pn5180_SetConfig+0x834>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8010d64:	f240 2321 	movw	r3, #545	@ 0x221
 8010d68:	f001 b829 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
            }

            wSizeOfRegTypeValueSets = 0U;
 8010d6c:	2300      	movs	r3, #0
 8010d6e:	84bb      	strh	r3, [r7, #36]	@ 0x24

            /*Clear the Bits of ANA_RF_CONTROL_TX_TX_RESIDUAL_CARRIER_MASK*/
            dwTemp = (uint32_t) ~( ANA_RF_CONTROL_TX_TX_RESIDUAL_CARRIER_MASK );
 8010d70:	f46f 3378 	mvn.w	r3, #253952	@ 0x3e000
 8010d74:	60bb      	str	r3, [r7, #8]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = ANA_RF_CONTROL_TX;
 8010d76:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010d78:	1c5a      	adds	r2, r3, #1
 8010d7a:	84ba      	strh	r2, [r7, #36]	@ 0x24
 8010d7c:	3338      	adds	r3, #56	@ 0x38
 8010d7e:	443b      	add	r3, r7
 8010d80:	2220      	movs	r2, #32
 8010d82:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = PHHAL_HW_PN5180_WRITE_MULTIPLE_TYPE_WRITE_AND_MASK;
 8010d86:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010d88:	1c5a      	adds	r2, r3, #1
 8010d8a:	84ba      	strh	r2, [r7, #36]	@ 0x24
 8010d8c:	3338      	adds	r3, #56	@ 0x38
 8010d8e:	443b      	add	r3, r7
 8010d90:	2203      	movs	r2, #3
 8010d92:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp);
 8010d96:	68ba      	ldr	r2, [r7, #8]
 8010d98:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010d9a:	1c59      	adds	r1, r3, #1
 8010d9c:	84b9      	strh	r1, [r7, #36]	@ 0x24
 8010d9e:	b2d2      	uxtb	r2, r2
 8010da0:	3338      	adds	r3, #56	@ 0x38
 8010da2:	443b      	add	r3, r7
 8010da4:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>8U);
 8010da8:	68bb      	ldr	r3, [r7, #8]
 8010daa:	0a1a      	lsrs	r2, r3, #8
 8010dac:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010dae:	1c59      	adds	r1, r3, #1
 8010db0:	84b9      	strh	r1, [r7, #36]	@ 0x24
 8010db2:	b2d2      	uxtb	r2, r2
 8010db4:	3338      	adds	r3, #56	@ 0x38
 8010db6:	443b      	add	r3, r7
 8010db8:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>16U);
 8010dbc:	68bb      	ldr	r3, [r7, #8]
 8010dbe:	0c1a      	lsrs	r2, r3, #16
 8010dc0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010dc2:	1c59      	adds	r1, r3, #1
 8010dc4:	84b9      	strh	r1, [r7, #36]	@ 0x24
 8010dc6:	b2d2      	uxtb	r2, r2
 8010dc8:	3338      	adds	r3, #56	@ 0x38
 8010dca:	443b      	add	r3, r7
 8010dcc:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>24U);
 8010dd0:	68bb      	ldr	r3, [r7, #8]
 8010dd2:	0e1a      	lsrs	r2, r3, #24
 8010dd4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010dd6:	1c59      	adds	r1, r3, #1
 8010dd8:	84b9      	strh	r1, [r7, #36]	@ 0x24
 8010dda:	b2d2      	uxtb	r2, r2
 8010ddc:	3338      	adds	r3, #56	@ 0x38
 8010dde:	443b      	add	r3, r7
 8010de0:	f803 2c2c 	strb.w	r2, [r3, #-44]

            /*Set the new value  */
            dwTemp = (uint32_t)((wValue << ANA_RF_CONTROL_TX_TX_RESIDUAL_CARRIER_POS) & ANA_RF_CONTROL_TX_TX_RESIDUAL_CARRIER_MASK);
 8010de4:	883b      	ldrh	r3, [r7, #0]
 8010de6:	035b      	lsls	r3, r3, #13
 8010de8:	f403 3378 	and.w	r3, r3, #253952	@ 0x3e000
 8010dec:	60bb      	str	r3, [r7, #8]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = ANA_RF_CONTROL_TX;
 8010dee:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010df0:	1c5a      	adds	r2, r3, #1
 8010df2:	84ba      	strh	r2, [r7, #36]	@ 0x24
 8010df4:	3338      	adds	r3, #56	@ 0x38
 8010df6:	443b      	add	r3, r7
 8010df8:	2220      	movs	r2, #32
 8010dfa:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = PHHAL_HW_PN5180_WRITE_MULTIPLE_TYPE_WRITE_OR_MASK;
 8010dfe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010e00:	1c5a      	adds	r2, r3, #1
 8010e02:	84ba      	strh	r2, [r7, #36]	@ 0x24
 8010e04:	3338      	adds	r3, #56	@ 0x38
 8010e06:	443b      	add	r3, r7
 8010e08:	2202      	movs	r2, #2
 8010e0a:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp);
 8010e0e:	68ba      	ldr	r2, [r7, #8]
 8010e10:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010e12:	1c59      	adds	r1, r3, #1
 8010e14:	84b9      	strh	r1, [r7, #36]	@ 0x24
 8010e16:	b2d2      	uxtb	r2, r2
 8010e18:	3338      	adds	r3, #56	@ 0x38
 8010e1a:	443b      	add	r3, r7
 8010e1c:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>8U);
 8010e20:	68bb      	ldr	r3, [r7, #8]
 8010e22:	0a1a      	lsrs	r2, r3, #8
 8010e24:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010e26:	1c59      	adds	r1, r3, #1
 8010e28:	84b9      	strh	r1, [r7, #36]	@ 0x24
 8010e2a:	b2d2      	uxtb	r2, r2
 8010e2c:	3338      	adds	r3, #56	@ 0x38
 8010e2e:	443b      	add	r3, r7
 8010e30:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>16U);
 8010e34:	68bb      	ldr	r3, [r7, #8]
 8010e36:	0c1a      	lsrs	r2, r3, #16
 8010e38:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010e3a:	1c59      	adds	r1, r3, #1
 8010e3c:	84b9      	strh	r1, [r7, #36]	@ 0x24
 8010e3e:	b2d2      	uxtb	r2, r2
 8010e40:	3338      	adds	r3, #56	@ 0x38
 8010e42:	443b      	add	r3, r7
 8010e44:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>24U);
 8010e48:	68bb      	ldr	r3, [r7, #8]
 8010e4a:	0e1a      	lsrs	r2, r3, #24
 8010e4c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010e4e:	1c59      	adds	r1, r3, #1
 8010e50:	84b9      	strh	r1, [r7, #36]	@ 0x24
 8010e52:	b2d2      	uxtb	r2, r2
 8010e54:	3338      	adds	r3, #56	@ 0x38
 8010e56:	443b      	add	r3, r7
 8010e58:	f803 2c2c 	strb.w	r2, [r3, #-44]

            /*Send the array to the IC*/
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterMultiple(pDataParams,  wRegTypeValueSets, wSizeOfRegTypeValueSets));
 8010e5c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8010e5e:	f107 030c 	add.w	r3, r7, #12
 8010e62:	4619      	mov	r1, r3
 8010e64:	6878      	ldr	r0, [r7, #4]
 8010e66:	f002 fb37 	bl	80134d8 <phhalHw_Pn5180_Instr_WriteRegisterMultiple>
 8010e6a:	4603      	mov	r3, r0
 8010e6c:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8010e6e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8010e70:	2b00      	cmp	r3, #0
 8010e72:	d002      	beq.n	8010e7a <phhalHw_Pn5180_SetConfig+0x942>
 8010e74:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8010e76:	f000 bfa2 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>

            /* Write config data into shadow */
            pDataParams->wCfgShadow[wConfig] = wValue;
 8010e7a:	887a      	ldrh	r2, [r7, #2]
 8010e7c:	687b      	ldr	r3, [r7, #4]
 8010e7e:	322c      	adds	r2, #44	@ 0x2c
 8010e80:	8839      	ldrh	r1, [r7, #0]
 8010e82:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        }
        break;
 8010e86:	f000 bf6a 	b.w	8011d5e <phhalHw_Pn5180_SetConfig+0x1826>

    case PHHAL_HW_CONFIG_DISABLE_MF_CRYPTO1:
        /* Disable crypto, enabling is not supported */
        if ((wValue != PH_OFF) && ( pDataParams->bMfcCryptoEnabled == PH_ON))
 8010e8a:	883b      	ldrh	r3, [r7, #0]
 8010e8c:	2b00      	cmp	r3, #0
 8010e8e:	f000 8768 	beq.w	8011d62 <phhalHw_Pn5180_SetConfig+0x182a>
 8010e92:	687b      	ldr	r3, [r7, #4]
 8010e94:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010e98:	2b01      	cmp	r3, #1
 8010e9a:	f040 8762 	bne.w	8011d62 <phhalHw_Pn5180_SetConfig+0x182a>
        {
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterAndMask(pDataParams, SYSTEM_CONFIG, (uint32_t)(~(SYSTEM_CONFIG_MFC_CRYPTO_ON_MASK))));
 8010e9e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8010ea2:	2100      	movs	r1, #0
 8010ea4:	6878      	ldr	r0, [r7, #4]
 8010ea6:	f002 faa1 	bl	80133ec <phhalHw_Pn5180_Instr_WriteRegisterAndMask>
 8010eaa:	4603      	mov	r3, r0
 8010eac:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8010eae:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8010eb0:	2b00      	cmp	r3, #0
 8010eb2:	d002      	beq.n	8010eba <phhalHw_Pn5180_SetConfig+0x982>
 8010eb4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8010eb6:	f000 bf82 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
            pDataParams->bMfcCryptoEnabled = PH_OFF;
 8010eba:	687b      	ldr	r3, [r7, #4]
 8010ebc:	2200      	movs	r2, #0
 8010ebe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
        }
        break;
 8010ec2:	f000 bf4e 	b.w	8011d62 <phhalHw_Pn5180_SetConfig+0x182a>

    case PHHAL_HW_CONFIG_TXBUFFER_OFFSET:

        /* Modify additional info parameter */
        pDataParams->wAdditionalInfo = wValue + PHHAL_HW_PN5180_EXCHANGE_HEADER_SIZE;
 8010ec6:	883b      	ldrh	r3, [r7, #0]
 8010ec8:	3302      	adds	r3, #2
 8010eca:	b29a      	uxth	r2, r3
 8010ecc:	687b      	ldr	r3, [r7, #4]
 8010ece:	861a      	strh	r2, [r3, #48]	@ 0x30
#ifndef PN5180_P2P_HW_SYNC_BYTE
        if(pDataParams->bNfcipMode == PH_ON)
 8010ed0:	687b      	ldr	r3, [r7, #4]
 8010ed2:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8010ed6:	2b01      	cmp	r3, #1
 8010ed8:	f040 8745 	bne.w	8011d66 <phhalHw_Pn5180_SetConfig+0x182e>
        {
             pDataParams->wAdditionalInfo += 1U;
 8010edc:	687b      	ldr	r3, [r7, #4]
 8010ede:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8010ee0:	3301      	adds	r3, #1
 8010ee2:	b29a      	uxth	r2, r3
 8010ee4:	687b      	ldr	r3, [r7, #4]
 8010ee6:	861a      	strh	r2, [r3, #48]	@ 0x30
        }
#endif
        break;
 8010ee8:	f000 bf3d 	b.w	8011d66 <phhalHw_Pn5180_SetConfig+0x182e>

    case PHHAL_HW_CONFIG_RXBUFFER_STARTPOS:

        /* Retrieve RxBuffer parameters */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_GetRxBuffer(pDataParams, PH_ON, &pBuffer, &wBufferLen, &wBufferSize));
 8010eec:	f107 0118 	add.w	r1, r7, #24
 8010ef0:	f107 021c 	add.w	r2, r7, #28
 8010ef4:	f107 031a 	add.w	r3, r7, #26
 8010ef8:	9300      	str	r3, [sp, #0]
 8010efa:	460b      	mov	r3, r1
 8010efc:	2101      	movs	r1, #1
 8010efe:	6878      	ldr	r0, [r7, #4]
 8010f00:	f003 f995 	bl	801422e <phhalHw_Pn5180_GetRxBuffer>
 8010f04:	4603      	mov	r3, r0
 8010f06:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8010f08:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8010f0a:	2b00      	cmp	r3, #0
 8010f0c:	d002      	beq.n	8010f14 <phhalHw_Pn5180_SetConfig+0x9dc>
 8010f0e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8010f10:	f000 bf55 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>

        /* Boundary check */
        if (wValue >= pDataParams->wRxBufSize)
 8010f14:	687b      	ldr	r3, [r7, #4]
 8010f16:	8b1b      	ldrh	r3, [r3, #24]
 8010f18:	883a      	ldrh	r2, [r7, #0]
 8010f1a:	429a      	cmp	r2, r3
 8010f1c:	d303      	bcc.n	8010f26 <phhalHw_Pn5180_SetConfig+0x9ee>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_BUFFER_OVERFLOW, PH_COMP_HAL);
 8010f1e:	f44f 7301 	mov.w	r3, #516	@ 0x204
 8010f22:	f000 bf4c 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
        }

        /* Set start position */
        pDataParams->wRxBufStartPos = wValue;
 8010f26:	687b      	ldr	r3, [r7, #4]
 8010f28:	883a      	ldrh	r2, [r7, #0]
 8010f2a:	83da      	strh	r2, [r3, #30]
        break;
 8010f2c:	f000 bf46 	b.w	8011dbc <phhalHw_Pn5180_SetConfig+0x1884>

    case PHHAL_HW_CONFIG_TXBUFFER_LENGTH:

        /* Retrieve TxBuffer parameters */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_GetTxBuffer(pDataParams, PH_ON, &pBuffer, &wBufferLen, &wBufferSize));
 8010f30:	f107 0118 	add.w	r1, r7, #24
 8010f34:	f107 021c 	add.w	r2, r7, #28
 8010f38:	f107 031a 	add.w	r3, r7, #26
 8010f3c:	9300      	str	r3, [sp, #0]
 8010f3e:	460b      	mov	r3, r1
 8010f40:	2101      	movs	r1, #1
 8010f42:	6878      	ldr	r0, [r7, #4]
 8010f44:	f003 f937 	bl	80141b6 <phhalHw_Pn5180_GetTxBuffer>
 8010f48:	4603      	mov	r3, r0
 8010f4a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8010f4c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8010f4e:	2b00      	cmp	r3, #0
 8010f50:	d002      	beq.n	8010f58 <phhalHw_Pn5180_SetConfig+0xa20>
 8010f52:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8010f54:	f000 bf33 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>

        /* Check parameter, must not exceed TxBufferSize */
        if (wValue > pDataParams->wTxBufSize)
 8010f58:	687b      	ldr	r3, [r7, #4]
 8010f5a:	8a1b      	ldrh	r3, [r3, #16]
 8010f5c:	883a      	ldrh	r2, [r7, #0]
 8010f5e:	429a      	cmp	r2, r3
 8010f60:	d903      	bls.n	8010f6a <phhalHw_Pn5180_SetConfig+0xa32>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_BUFFER_OVERFLOW, PH_COMP_HAL);
 8010f62:	f44f 7301 	mov.w	r3, #516	@ 0x204
 8010f66:	f000 bf2a 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
        }

        /* set buffer length */
        pDataParams->wTxBufLen = wValue;
 8010f6a:	687b      	ldr	r3, [r7, #4]
 8010f6c:	883a      	ldrh	r2, [r7, #0]
 8010f6e:	825a      	strh	r2, [r3, #18]
        break;
 8010f70:	f000 bf24 	b.w	8011dbc <phhalHw_Pn5180_SetConfig+0x1884>

    case PHHAL_HW_CONFIG_TXBUFFER:

        /* Retrieve TxBuffer parameters */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_GetTxBuffer(pDataParams, PH_ON, &pBuffer, &wBufferLen, &wBufferSize));
 8010f74:	f107 0118 	add.w	r1, r7, #24
 8010f78:	f107 021c 	add.w	r2, r7, #28
 8010f7c:	f107 031a 	add.w	r3, r7, #26
 8010f80:	9300      	str	r3, [sp, #0]
 8010f82:	460b      	mov	r3, r1
 8010f84:	2101      	movs	r1, #1
 8010f86:	6878      	ldr	r0, [r7, #4]
 8010f88:	f003 f915 	bl	80141b6 <phhalHw_Pn5180_GetTxBuffer>
 8010f8c:	4603      	mov	r3, r0
 8010f8e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8010f90:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8010f92:	2b00      	cmp	r3, #0
 8010f94:	d002      	beq.n	8010f9c <phhalHw_Pn5180_SetConfig+0xa64>
 8010f96:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8010f98:	f000 bf11 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>

        /* Check parameter, must not exceed TxBufferSize */
        if (pDataParams->wAdditionalInfo >= pDataParams->wTxBufSize)
 8010f9c:	687b      	ldr	r3, [r7, #4]
 8010f9e:	8e1a      	ldrh	r2, [r3, #48]	@ 0x30
 8010fa0:	687b      	ldr	r3, [r7, #4]
 8010fa2:	8a1b      	ldrh	r3, [r3, #16]
 8010fa4:	429a      	cmp	r2, r3
 8010fa6:	d303      	bcc.n	8010fb0 <phhalHw_Pn5180_SetConfig+0xa78>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_BUFFER_OVERFLOW, PH_COMP_HAL);
 8010fa8:	f44f 7301 	mov.w	r3, #516	@ 0x204
 8010fac:	f000 bf07 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
        }

        /* Modify TxBuffer byte */
        pBuffer[pDataParams->wAdditionalInfo] = (uint8_t)wValue;
 8010fb0:	69fb      	ldr	r3, [r7, #28]
 8010fb2:	687a      	ldr	r2, [r7, #4]
 8010fb4:	8e12      	ldrh	r2, [r2, #48]	@ 0x30
 8010fb6:	4413      	add	r3, r2
 8010fb8:	883a      	ldrh	r2, [r7, #0]
 8010fba:	b2d2      	uxtb	r2, r2
 8010fbc:	701a      	strb	r2, [r3, #0]
        break;
 8010fbe:	f000 befd 	b.w	8011dbc <phhalHw_Pn5180_SetConfig+0x1884>

    case PHHAL_HW_CONFIG_TXDATARATE_FRAMING:

        if ((pDataParams->wCfgShadow[wConfig] != wValue) || (pDataParams->bOpeMode != RD_LIB_MODE_EMVCO))
 8010fc2:	887a      	ldrh	r2, [r7, #2]
 8010fc4:	687b      	ldr	r3, [r7, #4]
 8010fc6:	322c      	adds	r2, #44	@ 0x2c
 8010fc8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8010fcc:	883a      	ldrh	r2, [r7, #0]
 8010fce:	429a      	cmp	r2, r3
 8010fd0:	d105      	bne.n	8010fde <phhalHw_Pn5180_SetConfig+0xaa6>
 8010fd2:	687b      	ldr	r3, [r7, #4]
 8010fd4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8010fd8:	2b01      	cmp	r3, #1
 8010fda:	f000 86c6 	beq.w	8011d6a <phhalHw_Pn5180_SetConfig+0x1832>
        {
            /* Update the framing, based on the Higher byte */
            wFraming = wValue & PHHAL_HW_RF_FRAMING_OPTION_MASK;
 8010fde:	883b      	ldrh	r3, [r7, #0]
 8010fe0:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8010fe4:	847b      	strh	r3, [r7, #34]	@ 0x22
            wFraming = wFraming >> 0x08U;
 8010fe6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8010fe8:	0a1b      	lsrs	r3, r3, #8
 8010fea:	847b      	strh	r3, [r7, #34]	@ 0x22

            if((wFraming != PHHAL_HW_CARDTYPE_CURRENT) && (wFraming != pDataParams->bCardType))
 8010fec:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8010fee:	2b00      	cmp	r3, #0
 8010ff0:	d011      	beq.n	8011016 <phhalHw_Pn5180_SetConfig+0xade>
 8010ff2:	687b      	ldr	r3, [r7, #4]
 8010ff4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8010ff8:	461a      	mov	r2, r3
 8010ffa:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8010ffc:	4293      	cmp	r3, r2
 8010ffe:	d00a      	beq.n	8011016 <phhalHw_Pn5180_SetConfig+0xade>
            {
                if((wValue & PHHAL_HW_RF_FRAMING_OPTION_MASK) != PHHAL_HW_RF_TYPE_ACTIVE_FRAMING)
 8011000:	883b      	ldrh	r3, [r7, #0]
 8011002:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8011006:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801100a:	d004      	beq.n	8011016 <phhalHw_Pn5180_SetConfig+0xade>
                {
                    pDataParams->bCardType = (uint8_t)wFraming;
 801100c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801100e:	b2da      	uxtb	r2, r3
 8011010:	687b      	ldr	r3, [r7, #4]
 8011012:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                }
            }

            /* Update the Baudrate based on the lower byte */
            wValue = wValue & PHHAL_HW_RF_DATARATE_OPTION_MASK;
 8011016:	883b      	ldrh	r3, [r7, #0]
 8011018:	b2db      	uxtb	r3, r3
 801101a:	803b      	strh	r3, [r7, #0]

            if(pDataParams->bCardType == PHHAL_HW_CARDTYPE_ISO15693)
 801101c:	687b      	ldr	r3, [r7, #4]
 801101e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011022:	2b04      	cmp	r3, #4
 8011024:	d104      	bne.n	8011030 <phhalHw_Pn5180_SetConfig+0xaf8>
            {
                wTmpValue = wValue;
 8011026:	883b      	ldrh	r3, [r7, #0]
 8011028:	85fb      	strh	r3, [r7, #46]	@ 0x2e
                wValue = PHHAL_HW_RF_TX_DATARATE_1_OUT_OF_4;
 801102a:	230b      	movs	r3, #11
 801102c:	803b      	strh	r3, [r7, #0]
 801102e:	e00f      	b.n	8011050 <phhalHw_Pn5180_SetConfig+0xb18>
            }
            else
            {
                /* Evaluate hardware settings */
                PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_SetCardMode(
 8011030:	687b      	ldr	r3, [r7, #4]
 8011032:	f8b3 3076 	ldrh.w	r3, [r3, #118]	@ 0x76
 8011036:	8839      	ldrh	r1, [r7, #0]
 8011038:	22ff      	movs	r2, #255	@ 0xff
 801103a:	6878      	ldr	r0, [r7, #4]
 801103c:	f003 fd40 	bl	8014ac0 <phhalHw_Pn5180_SetCardMode>
 8011040:	4603      	mov	r3, r0
 8011042:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8011044:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011046:	2b00      	cmp	r3, #0
 8011048:	d002      	beq.n	8011050 <phhalHw_Pn5180_SetConfig+0xb18>
 801104a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801104c:	f000 beb7 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
                    PHHAL_HW_RF_DATARATE_NO_CHANGE,
                    pDataParams->wCfgShadow[PHHAL_HW_CONFIG_SUBCARRIER]));
            }

            /* Write config data into shadow */
            pDataParams->wCfgShadow[wConfig] = wValue;
 8011050:	887a      	ldrh	r2, [r7, #2]
 8011052:	687b      	ldr	r3, [r7, #4]
 8011054:	322c      	adds	r2, #44	@ 0x2c
 8011056:	8839      	ldrh	r1, [r7, #0]
 8011058:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

            if((pDataParams->bCardType == PHHAL_HW_CARDTYPE_ISO15693) && (wTmpValue == PHHAL_HW_RF_TX_DATARATE_1_OUT_OF_4))
 801105c:	687b      	ldr	r3, [r7, #4]
 801105e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011062:	2b04      	cmp	r3, #4
 8011064:	d11d      	bne.n	80110a2 <phhalHw_Pn5180_SetConfig+0xb6a>
 8011066:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8011068:	2b0b      	cmp	r3, #11
 801106a:	d11a      	bne.n	80110a2 <phhalHw_Pn5180_SetConfig+0xb6a>
            {
                PH_CHECK_SUCCESS_FCT(statusTmp,  phhalHw_Pn5180_Instr_WriteRegister(pDataParams, TX_SYMBOL23_MOD_RFU, (uint32_t)PHHAL_HW_15693_TX26_SYMBOL23));
 801106c:	2204      	movs	r2, #4
 801106e:	2142      	movs	r1, #66	@ 0x42
 8011070:	6878      	ldr	r0, [r7, #4]
 8011072:	f002 f8cf 	bl	8013214 <phhalHw_Pn5180_Instr_WriteRegister>
 8011076:	4603      	mov	r3, r0
 8011078:	84fb      	strh	r3, [r7, #38]	@ 0x26
 801107a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801107c:	2b00      	cmp	r3, #0
 801107e:	d002      	beq.n	8011086 <phhalHw_Pn5180_SetConfig+0xb4e>
 8011080:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011082:	f000 be9c 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
                PH_CHECK_SUCCESS_FCT(statusTmp,  phhalHw_Pn5180_Instr_WriteRegister(pDataParams, TX_DATA_MOD_RFU, (uint32_t)PHHAL_HW_15693_TX26_DATA_MOD));
 8011086:	2243      	movs	r2, #67	@ 0x43
 8011088:	213b      	movs	r1, #59	@ 0x3b
 801108a:	6878      	ldr	r0, [r7, #4]
 801108c:	f002 f8c2 	bl	8013214 <phhalHw_Pn5180_Instr_WriteRegister>
 8011090:	4603      	mov	r3, r0
 8011092:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8011094:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011096:	2b00      	cmp	r3, #0
 8011098:	f000 8081 	beq.w	801119e <phhalHw_Pn5180_SetConfig+0xc66>
 801109c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801109e:	f000 be8e 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
            }
            else if((pDataParams->bCardType == PHHAL_HW_CARDTYPE_ISO15693) && (wTmpValue == PHHAL_HW_RF_I15693_53KBPS_DATARATE))
 80110a2:	687b      	ldr	r3, [r7, #4]
 80110a4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80110a8:	2b04      	cmp	r3, #4
 80110aa:	d123      	bne.n	80110f4 <phhalHw_Pn5180_SetConfig+0xbbc>
 80110ac:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80110ae:	2b1b      	cmp	r3, #27
 80110b0:	d120      	bne.n	80110f4 <phhalHw_Pn5180_SetConfig+0xbbc>
            {
                PH_CHECK_SUCCESS_FCT(statusTmp,  phhalHw_Pn5180_Instr_WriteRegister(pDataParams, TX_SYMBOL23_MOD_RFU, (uint32_t)PHHAL_HW_15693_TX53_SYMBOL23));
 80110b2:	2205      	movs	r2, #5
 80110b4:	2142      	movs	r1, #66	@ 0x42
 80110b6:	6878      	ldr	r0, [r7, #4]
 80110b8:	f002 f8ac 	bl	8013214 <phhalHw_Pn5180_Instr_WriteRegister>
 80110bc:	4603      	mov	r3, r0
 80110be:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80110c0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80110c2:	2b00      	cmp	r3, #0
 80110c4:	d002      	beq.n	80110cc <phhalHw_Pn5180_SetConfig+0xb94>
 80110c6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80110c8:	f000 be79 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
                PH_CHECK_SUCCESS_FCT(statusTmp,  phhalHw_Pn5180_Instr_WriteRegister(pDataParams, TX_DATA_MOD_RFU, (uint32_t)PHHAL_HW_15693_TX53_DATA_MOD));
 80110cc:	2244      	movs	r2, #68	@ 0x44
 80110ce:	213b      	movs	r1, #59	@ 0x3b
 80110d0:	6878      	ldr	r0, [r7, #4]
 80110d2:	f002 f89f 	bl	8013214 <phhalHw_Pn5180_Instr_WriteRegister>
 80110d6:	4603      	mov	r3, r0
 80110d8:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80110da:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80110dc:	2b00      	cmp	r3, #0
 80110de:	d002      	beq.n	80110e6 <phhalHw_Pn5180_SetConfig+0xbae>
 80110e0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80110e2:	f000 be6c 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
                pDataParams->wCfgShadow[wConfig] = wTmpValue;
 80110e6:	887a      	ldrh	r2, [r7, #2]
 80110e8:	687b      	ldr	r3, [r7, #4]
 80110ea:	322c      	adds	r2, #44	@ 0x2c
 80110ec:	8df9      	ldrh	r1, [r7, #46]	@ 0x2e
 80110ee:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 80110f2:	e054      	b.n	801119e <phhalHw_Pn5180_SetConfig+0xc66>
            }
            else if((pDataParams->bCardType == PHHAL_HW_CARDTYPE_ISO15693) && (wTmpValue == PHHAL_HW_RF_DATARATE_106))
 80110f4:	687b      	ldr	r3, [r7, #4]
 80110f6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80110fa:	2b04      	cmp	r3, #4
 80110fc:	d123      	bne.n	8011146 <phhalHw_Pn5180_SetConfig+0xc0e>
 80110fe:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8011100:	2b00      	cmp	r3, #0
 8011102:	d120      	bne.n	8011146 <phhalHw_Pn5180_SetConfig+0xc0e>
            {
                PH_CHECK_SUCCESS_FCT(statusTmp,  phhalHw_Pn5180_Instr_WriteRegister(pDataParams, TX_SYMBOL23_MOD_RFU, (uint32_t)PHHAL_HW_15693_TX106_SYMBOL23));
 8011104:	2206      	movs	r2, #6
 8011106:	2142      	movs	r1, #66	@ 0x42
 8011108:	6878      	ldr	r0, [r7, #4]
 801110a:	f002 f883 	bl	8013214 <phhalHw_Pn5180_Instr_WriteRegister>
 801110e:	4603      	mov	r3, r0
 8011110:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8011112:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011114:	2b00      	cmp	r3, #0
 8011116:	d002      	beq.n	801111e <phhalHw_Pn5180_SetConfig+0xbe6>
 8011118:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801111a:	f000 be50 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
                PH_CHECK_SUCCESS_FCT(statusTmp,  phhalHw_Pn5180_Instr_WriteRegister(pDataParams, TX_DATA_MOD_RFU, (uint32_t)PHHAL_HW_15693_TX106_DATA_MOD));
 801111e:	2245      	movs	r2, #69	@ 0x45
 8011120:	213b      	movs	r1, #59	@ 0x3b
 8011122:	6878      	ldr	r0, [r7, #4]
 8011124:	f002 f876 	bl	8013214 <phhalHw_Pn5180_Instr_WriteRegister>
 8011128:	4603      	mov	r3, r0
 801112a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 801112c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801112e:	2b00      	cmp	r3, #0
 8011130:	d002      	beq.n	8011138 <phhalHw_Pn5180_SetConfig+0xc00>
 8011132:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011134:	f000 be43 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
                pDataParams->wCfgShadow[wConfig] = wTmpValue;
 8011138:	887a      	ldrh	r2, [r7, #2]
 801113a:	687b      	ldr	r3, [r7, #4]
 801113c:	322c      	adds	r2, #44	@ 0x2c
 801113e:	8df9      	ldrh	r1, [r7, #46]	@ 0x2e
 8011140:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 8011144:	e02b      	b.n	801119e <phhalHw_Pn5180_SetConfig+0xc66>
            }
            else if((pDataParams->bCardType == PHHAL_HW_CARDTYPE_ISO15693) && (wTmpValue == PHHAL_HW_RF_DATARATE_212))
 8011146:	687b      	ldr	r3, [r7, #4]
 8011148:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 801114c:	2b04      	cmp	r3, #4
 801114e:	f040 860c 	bne.w	8011d6a <phhalHw_Pn5180_SetConfig+0x1832>
 8011152:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8011154:	2b01      	cmp	r3, #1
 8011156:	f040 8608 	bne.w	8011d6a <phhalHw_Pn5180_SetConfig+0x1832>
            {
                PH_CHECK_SUCCESS_FCT(statusTmp,  phhalHw_Pn5180_Instr_WriteRegister(pDataParams, TX_SYMBOL23_MOD_RFU, (uint32_t)PHHAL_HW_15693_TX212_SYMBOL23));
 801115a:	2207      	movs	r2, #7
 801115c:	2142      	movs	r1, #66	@ 0x42
 801115e:	6878      	ldr	r0, [r7, #4]
 8011160:	f002 f858 	bl	8013214 <phhalHw_Pn5180_Instr_WriteRegister>
 8011164:	4603      	mov	r3, r0
 8011166:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8011168:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801116a:	2b00      	cmp	r3, #0
 801116c:	d002      	beq.n	8011174 <phhalHw_Pn5180_SetConfig+0xc3c>
 801116e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011170:	f000 be25 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
                PH_CHECK_SUCCESS_FCT(statusTmp,  phhalHw_Pn5180_Instr_WriteRegister(pDataParams, TX_DATA_MOD_RFU, (uint32_t)PHHAL_HW_15693_TX212_DATA_MOD));
 8011174:	2246      	movs	r2, #70	@ 0x46
 8011176:	213b      	movs	r1, #59	@ 0x3b
 8011178:	6878      	ldr	r0, [r7, #4]
 801117a:	f002 f84b 	bl	8013214 <phhalHw_Pn5180_Instr_WriteRegister>
 801117e:	4603      	mov	r3, r0
 8011180:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8011182:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011184:	2b00      	cmp	r3, #0
 8011186:	d002      	beq.n	801118e <phhalHw_Pn5180_SetConfig+0xc56>
 8011188:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801118a:	f000 be18 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
                pDataParams->wCfgShadow[wConfig] = wTmpValue;
 801118e:	887a      	ldrh	r2, [r7, #2]
 8011190:	687b      	ldr	r3, [r7, #4]
 8011192:	322c      	adds	r2, #44	@ 0x2c
 8011194:	8df9      	ldrh	r1, [r7, #46]	@ 0x2e
 8011196:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            else
            {
                /* To avoid the warning */
            }
        }
        break;
 801119a:	f000 bde6 	b.w	8011d6a <phhalHw_Pn5180_SetConfig+0x1832>
 801119e:	f000 bde4 	b.w	8011d6a <phhalHw_Pn5180_SetConfig+0x1832>

    case PHHAL_HW_CONFIG_RXDATARATE_FRAMING:

        if ((pDataParams->wCfgShadow[wConfig] != wValue) || (pDataParams->bOpeMode != RD_LIB_MODE_EMVCO))
 80111a2:	887a      	ldrh	r2, [r7, #2]
 80111a4:	687b      	ldr	r3, [r7, #4]
 80111a6:	322c      	adds	r2, #44	@ 0x2c
 80111a8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80111ac:	883a      	ldrh	r2, [r7, #0]
 80111ae:	429a      	cmp	r2, r3
 80111b0:	d105      	bne.n	80111be <phhalHw_Pn5180_SetConfig+0xc86>
 80111b2:	687b      	ldr	r3, [r7, #4]
 80111b4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80111b8:	2b01      	cmp	r3, #1
 80111ba:	f000 85d8 	beq.w	8011d6e <phhalHw_Pn5180_SetConfig+0x1836>
        {
            /* Update teh framing, based on the Higher byte */
            wFraming = wValue & PHHAL_HW_RF_FRAMING_OPTION_MASK;
 80111be:	883b      	ldrh	r3, [r7, #0]
 80111c0:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80111c4:	847b      	strh	r3, [r7, #34]	@ 0x22
            wFraming = wFraming >> 0x08U;
 80111c6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80111c8:	0a1b      	lsrs	r3, r3, #8
 80111ca:	847b      	strh	r3, [r7, #34]	@ 0x22

            if((wFraming != PHHAL_HW_CARDTYPE_CURRENT) && (wFraming != pDataParams->bCardType))
 80111cc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80111ce:	2b00      	cmp	r3, #0
 80111d0:	d011      	beq.n	80111f6 <phhalHw_Pn5180_SetConfig+0xcbe>
 80111d2:	687b      	ldr	r3, [r7, #4]
 80111d4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80111d8:	461a      	mov	r2, r3
 80111da:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80111dc:	4293      	cmp	r3, r2
 80111de:	d00a      	beq.n	80111f6 <phhalHw_Pn5180_SetConfig+0xcbe>
            {
                if((wValue & PHHAL_HW_RF_FRAMING_OPTION_MASK) != PHHAL_HW_RF_TYPE_ACTIVE_FRAMING)
 80111e0:	883b      	ldrh	r3, [r7, #0]
 80111e2:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80111e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80111ea:	d004      	beq.n	80111f6 <phhalHw_Pn5180_SetConfig+0xcbe>
                {
                    pDataParams->bCardType = (uint8_t)wFraming;
 80111ec:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80111ee:	b2da      	uxtb	r2, r3
 80111f0:	687b      	ldr	r3, [r7, #4]
 80111f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                }
            }

            /* Update the Baudrate based on the lower byte */
            wValue = wValue & PHHAL_HW_RF_DATARATE_OPTION_MASK;
 80111f6:	883b      	ldrh	r3, [r7, #0]
 80111f8:	b2db      	uxtb	r3, r3
 80111fa:	803b      	strh	r3, [r7, #0]

            if((pDataParams->bCardType == PHHAL_HW_CARDTYPE_ISO15693) && (wValue == PHHAL_HW_RF_DATARATE_106))
 80111fc:	687b      	ldr	r3, [r7, #4]
 80111fe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011202:	2b04      	cmp	r3, #4
 8011204:	d106      	bne.n	8011214 <phhalHw_Pn5180_SetConfig+0xcdc>
 8011206:	883b      	ldrh	r3, [r7, #0]
 8011208:	2b00      	cmp	r3, #0
 801120a:	d103      	bne.n	8011214 <phhalHw_Pn5180_SetConfig+0xcdc>
            {
                wTmpValue = wValue;
 801120c:	883b      	ldrh	r3, [r7, #0]
 801120e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
                wValue = PHHAL_HW_RF_RX_DATARATE_FAST_HIGH;
 8011210:	230f      	movs	r3, #15
 8011212:	803b      	strh	r3, [r7, #0]
            }

            /* Evaluate hardware settings */
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_SetCardMode(
 8011214:	687b      	ldr	r3, [r7, #4]
 8011216:	f8b3 3076 	ldrh.w	r3, [r3, #118]	@ 0x76
 801121a:	883a      	ldrh	r2, [r7, #0]
 801121c:	21ff      	movs	r1, #255	@ 0xff
 801121e:	6878      	ldr	r0, [r7, #4]
 8011220:	f003 fc4e 	bl	8014ac0 <phhalHw_Pn5180_SetCardMode>
 8011224:	4603      	mov	r3, r0
 8011226:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8011228:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801122a:	2b00      	cmp	r3, #0
 801122c:	d002      	beq.n	8011234 <phhalHw_Pn5180_SetConfig+0xcfc>
 801122e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011230:	f000 bdc5 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
                PHHAL_HW_RF_DATARATE_NO_CHANGE,
                wValue,
                pDataParams->wCfgShadow[PHHAL_HW_CONFIG_SUBCARRIER]));

            /* Write config data into shadow */
            pDataParams->wCfgShadow[wConfig] = wValue;
 8011234:	887a      	ldrh	r2, [r7, #2]
 8011236:	687b      	ldr	r3, [r7, #4]
 8011238:	322c      	adds	r2, #44	@ 0x2c
 801123a:	8839      	ldrh	r1, [r7, #0]
 801123c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

            if((pDataParams->bCardType == PHHAL_HW_CARDTYPE_ISO15693) && (wTmpValue == PHHAL_HW_RF_DATARATE_106))
 8011240:	687b      	ldr	r3, [r7, #4]
 8011242:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011246:	2b04      	cmp	r3, #4
 8011248:	f040 8591 	bne.w	8011d6e <phhalHw_Pn5180_SetConfig+0x1836>
 801124c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801124e:	2b00      	cmp	r3, #0
 8011250:	f040 858d 	bne.w	8011d6e <phhalHw_Pn5180_SetConfig+0x1836>
            {
                PH_CHECK_SUCCESS_FCT(statusTmp,  phhalHw_Pn5180_Instr_ReadRegister(pDataParams, SIGPRO_CONFIG, &dwTemp));
 8011254:	f107 0308 	add.w	r3, r7, #8
 8011258:	461a      	mov	r2, r3
 801125a:	211a      	movs	r1, #26
 801125c:	6878      	ldr	r0, [r7, #4]
 801125e:	f002 f9ed 	bl	801363c <phhalHw_Pn5180_Instr_ReadRegister>
 8011262:	4603      	mov	r3, r0
 8011264:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8011266:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011268:	2b00      	cmp	r3, #0
 801126a:	d002      	beq.n	8011272 <phhalHw_Pn5180_SetConfig+0xd3a>
 801126c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801126e:	f000 bda6 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
                dwTemp = dwTemp & PHHAL_HW_15693_RX106_BAUDRATE_MASK;
 8011272:	68ba      	ldr	r2, [r7, #8]
 8011274:	f64f 73f8 	movw	r3, #65528	@ 0xfff8
 8011278:	4013      	ands	r3, r2
 801127a:	60bb      	str	r3, [r7, #8]
                dwTemp = dwTemp | PHHAL_HW_15693_RX106_BAUDRATE_VALUE;
 801127c:	68bb      	ldr	r3, [r7, #8]
 801127e:	f043 0304 	orr.w	r3, r3, #4
 8011282:	60bb      	str	r3, [r7, #8]
                PH_CHECK_SUCCESS_FCT(statusTmp,  phhalHw_Pn5180_Instr_WriteRegister(pDataParams, SIGPRO_CONFIG, (uint32_t)dwTemp));
 8011284:	68bb      	ldr	r3, [r7, #8]
 8011286:	461a      	mov	r2, r3
 8011288:	211a      	movs	r1, #26
 801128a:	6878      	ldr	r0, [r7, #4]
 801128c:	f001 ffc2 	bl	8013214 <phhalHw_Pn5180_Instr_WriteRegister>
 8011290:	4603      	mov	r3, r0
 8011292:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8011294:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011296:	2b00      	cmp	r3, #0
 8011298:	d002      	beq.n	80112a0 <phhalHw_Pn5180_SetConfig+0xd68>
 801129a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801129c:	f000 bd8f 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>

                PH_CHECK_SUCCESS_FCT(statusTmp,  phhalHw_Pn5180_Instr_ReadRegister(pDataParams, SIGPRO_RM_CONFIG, &dwTemp));
 80112a0:	f107 0308 	add.w	r3, r7, #8
 80112a4:	461a      	mov	r2, r3
 80112a6:	211c      	movs	r1, #28
 80112a8:	6878      	ldr	r0, [r7, #4]
 80112aa:	f002 f9c7 	bl	801363c <phhalHw_Pn5180_Instr_ReadRegister>
 80112ae:	4603      	mov	r3, r0
 80112b0:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80112b2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80112b4:	2b00      	cmp	r3, #0
 80112b6:	d002      	beq.n	80112be <phhalHw_Pn5180_SetConfig+0xd86>
 80112b8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80112ba:	f000 bd80 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
                dwTemp = dwTemp & PHHAL_HW_15693_RX106_CORRSPEED;
 80112be:	68ba      	ldr	r2, [r7, #8]
 80112c0:	f64f 73cf 	movw	r3, #65487	@ 0xffcf
 80112c4:	4013      	ands	r3, r2
 80112c6:	60bb      	str	r3, [r7, #8]
                PH_CHECK_SUCCESS_FCT(statusTmp,  phhalHw_Pn5180_Instr_WriteRegister(pDataParams, SIGPRO_RM_CONFIG, (uint32_t)dwTemp));
 80112c8:	68bb      	ldr	r3, [r7, #8]
 80112ca:	461a      	mov	r2, r3
 80112cc:	211c      	movs	r1, #28
 80112ce:	6878      	ldr	r0, [r7, #4]
 80112d0:	f001 ffa0 	bl	8013214 <phhalHw_Pn5180_Instr_WriteRegister>
 80112d4:	4603      	mov	r3, r0
 80112d6:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80112d8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80112da:	2b00      	cmp	r3, #0
 80112dc:	d002      	beq.n	80112e4 <phhalHw_Pn5180_SetConfig+0xdac>
 80112de:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80112e0:	f000 bd6d 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>

                /* Write config data into shadow */
                pDataParams->wCfgShadow[wConfig] = wTmpValue;
 80112e4:	887a      	ldrh	r2, [r7, #2]
 80112e6:	687b      	ldr	r3, [r7, #4]
 80112e8:	322c      	adds	r2, #44	@ 0x2c
 80112ea:	8df9      	ldrh	r1, [r7, #46]	@ 0x2e
 80112ec:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            }
        }
        break;
 80112f0:	f000 bd3d 	b.w	8011d6e <phhalHw_Pn5180_SetConfig+0x1836>

    case PHHAL_HW_CONFIG_TIMEOUT_VALUE_US:

        if ((pDataParams->wCfgShadow[wConfig] != wValue) || (pDataParams->bTimeoutUnit != PHHAL_HW_TIME_MICROSECONDS) || (pDataParams->bOpeMode != RD_LIB_MODE_EMVCO))
 80112f4:	887a      	ldrh	r2, [r7, #2]
 80112f6:	687b      	ldr	r3, [r7, #4]
 80112f8:	322c      	adds	r2, #44	@ 0x2c
 80112fa:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80112fe:	883a      	ldrh	r2, [r7, #0]
 8011300:	429a      	cmp	r2, r3
 8011302:	d10a      	bne.n	801131a <phhalHw_Pn5180_SetConfig+0xde2>
 8011304:	687b      	ldr	r3, [r7, #4]
 8011306:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 801130a:	2b00      	cmp	r3, #0
 801130c:	d105      	bne.n	801131a <phhalHw_Pn5180_SetConfig+0xde2>
 801130e:	687b      	ldr	r3, [r7, #4]
 8011310:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8011314:	2b01      	cmp	r3, #1
 8011316:	f000 852c 	beq.w	8011d72 <phhalHw_Pn5180_SetConfig+0x183a>
        {
            PH_CHECK_SUCCESS_FCT(statusTmp,
 801131a:	883b      	ldrh	r3, [r7, #0]
 801131c:	2200      	movs	r2, #0
 801131e:	4619      	mov	r1, r3
 8011320:	6878      	ldr	r0, [r7, #4]
 8011322:	f003 fec3 	bl	80150ac <phhalHw_Pn5180_SetTmo>
 8011326:	4603      	mov	r3, r0
 8011328:	84fb      	strh	r3, [r7, #38]	@ 0x26
 801132a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801132c:	2b00      	cmp	r3, #0
 801132e:	d002      	beq.n	8011336 <phhalHw_Pn5180_SetConfig+0xdfe>
 8011330:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011332:	f000 bd44 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
                                 phhalHw_Pn5180_SetTmo(
                                         pDataParams,
                                         wValue,
                                         PHHAL_HW_TIME_MICROSECONDS));
            /* Write config data into shadow */
            pDataParams->wCfgShadow[wConfig] = wValue;
 8011336:	887a      	ldrh	r2, [r7, #2]
 8011338:	687b      	ldr	r3, [r7, #4]
 801133a:	322c      	adds	r2, #44	@ 0x2c
 801133c:	8839      	ldrh	r1, [r7, #0]
 801133e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            pDataParams->bTimeoutUnit = PHHAL_HW_TIME_MICROSECONDS;
 8011342:	687b      	ldr	r3, [r7, #4]
 8011344:	2200      	movs	r2, #0
 8011346:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        }
        break;
 801134a:	f000 bd12 	b.w	8011d72 <phhalHw_Pn5180_SetConfig+0x183a>

    case PHHAL_HW_CONFIG_TIMEOUT_VALUE_MS:

        if ((pDataParams->wCfgShadow[wConfig] != wValue) || (pDataParams->bTimeoutUnit != PHHAL_HW_TIME_MILLISECONDS) || (pDataParams->bOpeMode != RD_LIB_MODE_EMVCO))
 801134e:	887a      	ldrh	r2, [r7, #2]
 8011350:	687b      	ldr	r3, [r7, #4]
 8011352:	322c      	adds	r2, #44	@ 0x2c
 8011354:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8011358:	883a      	ldrh	r2, [r7, #0]
 801135a:	429a      	cmp	r2, r3
 801135c:	d10a      	bne.n	8011374 <phhalHw_Pn5180_SetConfig+0xe3c>
 801135e:	687b      	ldr	r3, [r7, #4]
 8011360:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8011364:	2b01      	cmp	r3, #1
 8011366:	d105      	bne.n	8011374 <phhalHw_Pn5180_SetConfig+0xe3c>
 8011368:	687b      	ldr	r3, [r7, #4]
 801136a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 801136e:	2b01      	cmp	r3, #1
 8011370:	f000 8501 	beq.w	8011d76 <phhalHw_Pn5180_SetConfig+0x183e>
        {
            PH_CHECK_SUCCESS_FCT(statusTmp,
 8011374:	883b      	ldrh	r3, [r7, #0]
 8011376:	2201      	movs	r2, #1
 8011378:	4619      	mov	r1, r3
 801137a:	6878      	ldr	r0, [r7, #4]
 801137c:	f003 fe96 	bl	80150ac <phhalHw_Pn5180_SetTmo>
 8011380:	4603      	mov	r3, r0
 8011382:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8011384:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011386:	2b00      	cmp	r3, #0
 8011388:	d002      	beq.n	8011390 <phhalHw_Pn5180_SetConfig+0xe58>
 801138a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801138c:	f000 bd17 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
                                 phhalHw_Pn5180_SetTmo(
                                         pDataParams,
                                         wValue,
                                         PHHAL_HW_TIME_MILLISECONDS));
            /* Write config data into shadow */
            pDataParams->wCfgShadow[wConfig] = wValue;
 8011390:	887a      	ldrh	r2, [r7, #2]
 8011392:	687b      	ldr	r3, [r7, #4]
 8011394:	322c      	adds	r2, #44	@ 0x2c
 8011396:	8839      	ldrh	r1, [r7, #0]
 8011398:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            pDataParams->bTimeoutUnit = PHHAL_HW_TIME_MILLISECONDS;
 801139c:	687b      	ldr	r3, [r7, #4]
 801139e:	2201      	movs	r2, #1
 80113a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        }
        break;
 80113a4:	f000 bce7 	b.w	8011d76 <phhalHw_Pn5180_SetConfig+0x183e>

    case PHHAL_HW_CONFIG_SUBCARRIER:

        if ((pDataParams->wCfgShadow[wConfig] != wValue) || (pDataParams->bOpeMode != RD_LIB_MODE_EMVCO))
 80113a8:	887a      	ldrh	r2, [r7, #2]
 80113aa:	687b      	ldr	r3, [r7, #4]
 80113ac:	322c      	adds	r2, #44	@ 0x2c
 80113ae:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80113b2:	883a      	ldrh	r2, [r7, #0]
 80113b4:	429a      	cmp	r2, r3
 80113b6:	d105      	bne.n	80113c4 <phhalHw_Pn5180_SetConfig+0xe8c>
 80113b8:	687b      	ldr	r3, [r7, #4]
 80113ba:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80113be:	2b01      	cmp	r3, #1
 80113c0:	f000 84db 	beq.w	8011d7a <phhalHw_Pn5180_SetConfig+0x1842>
        {
            /* Parameter check */
            if ((pDataParams->bCardType != PHHAL_HW_CARDTYPE_ISO15693) &&
 80113c4:	687b      	ldr	r3, [r7, #4]
 80113c6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80113ca:	2b04      	cmp	r3, #4
 80113cc:	d008      	beq.n	80113e0 <phhalHw_Pn5180_SetConfig+0xea8>
                    (pDataParams->bCardType != PHHAL_HW_CARDTYPE_I18000P3M3))
 80113ce:	687b      	ldr	r3, [r7, #4]
 80113d0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
            if ((pDataParams->bCardType != PHHAL_HW_CARDTYPE_ISO15693) &&
 80113d4:	2b06      	cmp	r3, #6
 80113d6:	d003      	beq.n	80113e0 <phhalHw_Pn5180_SetConfig+0xea8>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_USE_CONDITION, PH_COMP_HAL);
 80113d8:	f240 2325 	movw	r3, #549	@ 0x225
 80113dc:	f000 bcef 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
            }

            /* only single subcarrier to be used while reception by ISO15693 */
            if ((pDataParams->bCardType == PHHAL_HW_CARDTYPE_ISO15693) && (wValue != PHHAL_HW_SUBCARRIER_SINGLE))
 80113e0:	687b      	ldr	r3, [r7, #4]
 80113e2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80113e6:	2b04      	cmp	r3, #4
 80113e8:	d106      	bne.n	80113f8 <phhalHw_Pn5180_SetConfig+0xec0>
 80113ea:	883b      	ldrh	r3, [r7, #0]
 80113ec:	2b00      	cmp	r3, #0
 80113ee:	d003      	beq.n	80113f8 <phhalHw_Pn5180_SetConfig+0xec0>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_PARAMETER, PH_COMP_HAL);
 80113f0:	f240 2323 	movw	r3, #547	@ 0x223
 80113f4:	f000 bce3 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
            }

            /* Evaluate hardware settings */
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_SetCardMode(
 80113f8:	687b      	ldr	r3, [r7, #4]
 80113fa:	f8b3 106a 	ldrh.w	r1, [r3, #106]	@ 0x6a
 80113fe:	687b      	ldr	r3, [r7, #4]
 8011400:	f8b3 206c 	ldrh.w	r2, [r3, #108]	@ 0x6c
 8011404:	883b      	ldrh	r3, [r7, #0]
 8011406:	6878      	ldr	r0, [r7, #4]
 8011408:	f003 fb5a 	bl	8014ac0 <phhalHw_Pn5180_SetCardMode>
 801140c:	4603      	mov	r3, r0
 801140e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8011410:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011412:	2b00      	cmp	r3, #0
 8011414:	d002      	beq.n	801141c <phhalHw_Pn5180_SetConfig+0xee4>
 8011416:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011418:	f000 bcd1 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
                    pDataParams->wCfgShadow[PHHAL_HW_CONFIG_TXDATARATE_FRAMING],
                    pDataParams->wCfgShadow[PHHAL_HW_CONFIG_RXDATARATE_FRAMING],
                    wValue));

            /* Update Subcarrier setting */
            pDataParams->wCfgShadow[PHHAL_HW_CONFIG_SUBCARRIER] = wValue;
 801141c:	687b      	ldr	r3, [r7, #4]
 801141e:	883a      	ldrh	r2, [r7, #0]
 8011420:	f8a3 2076 	strh.w	r2, [r3, #118]	@ 0x76
        }

        break;
 8011424:	f000 bca9 	b.w	8011d7a <phhalHw_Pn5180_SetConfig+0x1842>

    case PHHAL_HW_CONFIG_TIMING_MODE:

        /* Check supported option bits */
        switch (wValue & PHHAL_HW_TIMING_MODE_OPTION_MASK)
 8011428:	883b      	ldrh	r3, [r7, #0]
 801142a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 801142e:	2b00      	cmp	r3, #0
 8011430:	d006      	beq.n	8011440 <phhalHw_Pn5180_SetConfig+0xf08>
 8011432:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011436:	d003      	beq.n	8011440 <phhalHw_Pn5180_SetConfig+0xf08>
        {
        case PHHAL_HW_TIMING_MODE_OPTION_DEFAULT:
        case PHHAL_HW_TIMING_MODE_OPTION_AUTOCLEAR:
            break;
        default:
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8011438:	f240 2321 	movw	r3, #545	@ 0x221
 801143c:	f000 bcbf 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
            break;
 8011440:	bf00      	nop
        }

        /* Check supported timing modes */
        switch (wValue & (uint16_t)~(uint16_t)PHHAL_HW_TIMING_MODE_OPTION_MASK)
 8011442:	883b      	ldrh	r3, [r7, #0]
 8011444:	b2db      	uxtb	r3, r3
 8011446:	2b01      	cmp	r3, #1
 8011448:	dc02      	bgt.n	8011450 <phhalHw_Pn5180_SetConfig+0xf18>
 801144a:	2b00      	cmp	r3, #0
 801144c:	da03      	bge.n	8011456 <phhalHw_Pn5180_SetConfig+0xf1e>
 801144e:	e00f      	b.n	8011470 <phhalHw_Pn5180_SetConfig+0xf38>
 8011450:	2b02      	cmp	r3, #2
 8011452:	d009      	beq.n	8011468 <phhalHw_Pn5180_SetConfig+0xf30>
 8011454:	e00c      	b.n	8011470 <phhalHw_Pn5180_SetConfig+0xf38>
        {
        case PHHAL_HW_TIMING_MODE_OFF:
        case PHHAL_HW_TIMING_MODE_FDT:
            pDataParams->dwTimingUs = 0U;
 8011456:	687b      	ldr	r3, [r7, #4]
 8011458:	2200      	movs	r2, #0
 801145a:	621a      	str	r2, [r3, #32]
            pDataParams->wTimingMode = wValue;
 801145c:	687b      	ldr	r3, [r7, #4]
 801145e:	883a      	ldrh	r2, [r7, #0]
 8011460:	851a      	strh	r2, [r3, #40]	@ 0x28
            break;
 8011462:	bf00      	nop
            return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_PARAMETER, PH_COMP_HAL);
        default:
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
        }

        break;
 8011464:	f000 bcaa 	b.w	8011dbc <phhalHw_Pn5180_SetConfig+0x1884>
            return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_PARAMETER, PH_COMP_HAL);
 8011468:	f240 2323 	movw	r3, #547	@ 0x223
 801146c:	f000 bca7 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8011470:	f240 2321 	movw	r3, #545	@ 0x221
 8011474:	f000 bca3 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>

    case PHHAL_HW_CONFIG_FIELD_OFF_TIME:

        /* Parameter Check */
        if (wValue == 0U)
 8011478:	883b      	ldrh	r3, [r7, #0]
 801147a:	2b00      	cmp	r3, #0
 801147c:	d103      	bne.n	8011486 <phhalHw_Pn5180_SetConfig+0xf4e>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 801147e:	f240 2321 	movw	r3, #545	@ 0x221
 8011482:	f000 bc9c 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
        }

        /* Store config data */
        pDataParams->wFieldOffTime = wValue;
 8011486:	687b      	ldr	r3, [r7, #4]
 8011488:	883a      	ldrh	r2, [r7, #0]
 801148a:	859a      	strh	r2, [r3, #44]	@ 0x2c
        break;
 801148c:	f000 bc96 	b.w	8011dbc <phhalHw_Pn5180_SetConfig+0x1884>

    case PHHAL_HW_CONFIG_FIELD_RECOVERY_TIME:

        /* Store config data */
        pDataParams->wFieldRecoveryTime = wValue;
 8011490:	687b      	ldr	r3, [r7, #4]
 8011492:	883a      	ldrh	r2, [r7, #0]
 8011494:	85da      	strh	r2, [r3, #46]	@ 0x2e
        break;
 8011496:	f000 bc91 	b.w	8011dbc <phhalHw_Pn5180_SetConfig+0x1884>

    case PHHAL_HW_CONFIG_JEWEL_MODE:

        if (wValue == PH_ON)
 801149a:	883b      	ldrh	r3, [r7, #0]
 801149c:	2b01      	cmp	r3, #1
 801149e:	d106      	bne.n	80114ae <phhalHw_Pn5180_SetConfig+0xf76>
        {
            pDataParams->bJewelActivated = (uint8_t)wValue;
 80114a0:	883b      	ldrh	r3, [r7, #0]
 80114a2:	b2da      	uxtb	r2, r3
 80114a4:	687b      	ldr	r3, [r7, #4]
 80114a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        }
        else
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
        }
        break;
 80114aa:	f000 bc87 	b.w	8011dbc <phhalHw_Pn5180_SetConfig+0x1884>
        else if (wValue == PH_OFF)
 80114ae:	883b      	ldrh	r3, [r7, #0]
 80114b0:	2b00      	cmp	r3, #0
 80114b2:	d106      	bne.n	80114c2 <phhalHw_Pn5180_SetConfig+0xf8a>
            pDataParams->bJewelActivated = (uint8_t)wValue;
 80114b4:	883b      	ldrh	r3, [r7, #0]
 80114b6:	b2da      	uxtb	r2, r3
 80114b8:	687b      	ldr	r3, [r7, #4]
 80114ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        break;
 80114be:	f000 bc7d 	b.w	8011dbc <phhalHw_Pn5180_SetConfig+0x1884>
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 80114c2:	f240 2321 	movw	r3, #545	@ 0x221
 80114c6:	f000 bc7a 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>

    case PHHAL_HW_CONFIG_RFRESET_ON_TIMEOUT:

        if (wValue == PH_OFF)
 80114ca:	883b      	ldrh	r3, [r7, #0]
 80114cc:	2b00      	cmp	r3, #0
 80114ce:	d105      	bne.n	80114dc <phhalHw_Pn5180_SetConfig+0xfa4>
        {
            pDataParams->bRfResetAfterTo = PH_OFF;
 80114d0:	687b      	ldr	r3, [r7, #4]
 80114d2:	2200      	movs	r2, #0
 80114d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        }
        else
        {
            pDataParams->bRfResetAfterTo = PH_ON;
        }
        break;
 80114d8:	f000 bc70 	b.w	8011dbc <phhalHw_Pn5180_SetConfig+0x1884>
            pDataParams->bRfResetAfterTo = PH_ON;
 80114dc:	687b      	ldr	r3, [r7, #4]
 80114de:	2201      	movs	r2, #1
 80114e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        break;
 80114e4:	f000 bc6a 	b.w	8011dbc <phhalHw_Pn5180_SetConfig+0x1884>

    case PHHAL_HW_CONFIG_OPE_MODE:

        pDataParams->bOpeMode = (uint8_t)wValue;
 80114e8:	883b      	ldrh	r3, [r7, #0]
 80114ea:	b2da      	uxtb	r2, r3
 80114ec:	687b      	ldr	r3, [r7, #4]
 80114ee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        break;
 80114f2:	f000 bc63 	b.w	8011dbc <phhalHw_Pn5180_SetConfig+0x1884>

    case PHHAL_HW_CONFIG_SET_EMD:
        pDataParams->bEmdFlag = (uint8_t)wValue;
 80114f6:	883b      	ldrh	r3, [r7, #0]
 80114f8:	b2da      	uxtb	r2, r3
 80114fa:	687b      	ldr	r3, [r7, #4]
 80114fc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        if(wValue == 0x1U)
 8011500:	883b      	ldrh	r3, [r7, #0]
 8011502:	2b01      	cmp	r3, #1
 8011504:	d122      	bne.n	801154c <phhalHw_Pn5180_SetConfig+0x1014>
        {
            if(pDataParams->bOpeMode != RD_LIB_MODE_ISO)
 8011506:	687b      	ldr	r3, [r7, #4]
 8011508:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 801150c:	2b03      	cmp	r3, #3
 801150e:	d00e      	beq.n	801152e <phhalHw_Pn5180_SetConfig+0xff6>
            {
                PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_WriteRegister(pDataParams, EMD_CONTROL, PHHAL_HW_PN5180_EMVCO_NFC_EMD));
 8011510:	f240 1207 	movw	r2, #263	@ 0x107
 8011514:	2128      	movs	r1, #40	@ 0x28
 8011516:	6878      	ldr	r0, [r7, #4]
 8011518:	f7fe fa6c 	bl	800f9f4 <phhalHw_Pn5180_WriteRegister>
 801151c:	4603      	mov	r3, r0
 801151e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8011520:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011522:	2b00      	cmp	r3, #0
 8011524:	f000 842b 	beq.w	8011d7e <phhalHw_Pn5180_SetConfig+0x1846>
 8011528:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801152a:	f000 bc48 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
            }
            else
            {
                PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_WriteRegister(pDataParams, EMD_CONTROL, PHHAL_HW_PN5180_ISO_EMD));
 801152e:	f240 1203 	movw	r2, #259	@ 0x103
 8011532:	2128      	movs	r1, #40	@ 0x28
 8011534:	6878      	ldr	r0, [r7, #4]
 8011536:	f7fe fa5d 	bl	800f9f4 <phhalHw_Pn5180_WriteRegister>
 801153a:	4603      	mov	r3, r0
 801153c:	84fb      	strh	r3, [r7, #38]	@ 0x26
 801153e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011540:	2b00      	cmp	r3, #0
 8011542:	f000 841c 	beq.w	8011d7e <phhalHw_Pn5180_SetConfig+0x1846>
 8011546:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011548:	f000 bc39 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
            }
        }
        else
        {
            /* Clear EMD Enable bit in EMD Control Register */
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterAndMask(pDataParams, EMD_CONTROL, (uint32_t)~EMD_CONTROL_EMD_ENABLE_MASK));
 801154c:	f06f 0201 	mvn.w	r2, #1
 8011550:	2128      	movs	r1, #40	@ 0x28
 8011552:	6878      	ldr	r0, [r7, #4]
 8011554:	f001 ff4a 	bl	80133ec <phhalHw_Pn5180_Instr_WriteRegisterAndMask>
 8011558:	4603      	mov	r3, r0
 801155a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 801155c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801155e:	2b00      	cmp	r3, #0
 8011560:	f000 840d 	beq.w	8011d7e <phhalHw_Pn5180_SetConfig+0x1846>
 8011564:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011566:	f000 bc2a 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
        }
        break;

    case PHHAL_HW_CONFIG_SETMINFDT:

        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_SetMinFDT(pDataParams, wValue));
 801156a:	883b      	ldrh	r3, [r7, #0]
 801156c:	4619      	mov	r1, r3
 801156e:	6878      	ldr	r0, [r7, #4]
 8011570:	f000 fec6 	bl	8012300 <phhalHw_Pn5180_SetMinFDT>
 8011574:	4603      	mov	r3, r0
 8011576:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8011578:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801157a:	2b00      	cmp	r3, #0
 801157c:	f000 8401 	beq.w	8011d82 <phhalHw_Pn5180_SetConfig+0x184a>
 8011580:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011582:	f000 bc1c 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
        break;

    case PHHAL_HW_CONFIG_RXMULTIPLE:

        if (wValue == PH_ON)
 8011586:	883b      	ldrh	r3, [r7, #0]
 8011588:	2b01      	cmp	r3, #1
 801158a:	d111      	bne.n	80115b0 <phhalHw_Pn5180_SetConfig+0x1078>
        {
            pDataParams->bRxMultiple = PH_ON;
 801158c:	687b      	ldr	r3, [r7, #4]
 801158e:	2201      	movs	r2, #1
 8011590:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterOrMask( pDataParams, TRANSCEIVER_CONFIG, TRANSCEIVER_CONFIG_RX_MULTIPLE_ENABLE_MASK ));
 8011594:	2202      	movs	r2, #2
 8011596:	2104      	movs	r1, #4
 8011598:	6878      	ldr	r0, [r7, #4]
 801159a:	f001 feb1 	bl	8013300 <phhalHw_Pn5180_Instr_WriteRegisterOrMask>
 801159e:	4603      	mov	r3, r0
 80115a0:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80115a2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80115a4:	2b00      	cmp	r3, #0
 80115a6:	f000 83ee 	beq.w	8011d86 <phhalHw_Pn5180_SetConfig+0x184e>
 80115aa:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80115ac:	f000 bc07 	b.w	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
        }
        else
        {
            pDataParams->bRxMultiple = PH_OFF;
 80115b0:	687b      	ldr	r3, [r7, #4]
 80115b2:	2200      	movs	r2, #0
 80115b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterAndMask( pDataParams, TRANSCEIVER_CONFIG, (uint32_t )~(TRANSCEIVER_CONFIG_RX_MULTIPLE_ENABLE_MASK) ));
 80115b8:	f06f 0202 	mvn.w	r2, #2
 80115bc:	2104      	movs	r1, #4
 80115be:	6878      	ldr	r0, [r7, #4]
 80115c0:	f001 ff14 	bl	80133ec <phhalHw_Pn5180_Instr_WriteRegisterAndMask>
 80115c4:	4603      	mov	r3, r0
 80115c6:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80115c8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80115ca:	2b00      	cmp	r3, #0
 80115cc:	f000 83db 	beq.w	8011d86 <phhalHw_Pn5180_SetConfig+0x184e>
 80115d0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80115d2:	e3f4      	b.n	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
        }
        break;

    case PHHAL_HW_CONFIG_RFCA:
        if((wValue != PH_ON) && (wValue != PH_OFF))
 80115d4:	883b      	ldrh	r3, [r7, #0]
 80115d6:	2b01      	cmp	r3, #1
 80115d8:	d005      	beq.n	80115e6 <phhalHw_Pn5180_SetConfig+0x10ae>
 80115da:	883b      	ldrh	r3, [r7, #0]
 80115dc:	2b00      	cmp	r3, #0
 80115de:	d002      	beq.n	80115e6 <phhalHw_Pn5180_SetConfig+0x10ae>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 80115e0:	f240 2321 	movw	r3, #545	@ 0x221
 80115e4:	e3eb      	b.n	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
        }
        pDataParams->bRfca = (uint8_t)wValue;
 80115e6:	883b      	ldrh	r3, [r7, #0]
 80115e8:	b2da      	uxtb	r2, r3
 80115ea:	687b      	ldr	r3, [r7, #4]
 80115ec:	70da      	strb	r2, [r3, #3]
        break;
 80115ee:	e3e5      	b.n	8011dbc <phhalHw_Pn5180_SetConfig+0x1884>

    case PHHAL_HW_CONFIG_RFON_INTERRUPT:
        if((wValue != PH_ON) && (wValue != PH_OFF))
 80115f0:	883b      	ldrh	r3, [r7, #0]
 80115f2:	2b01      	cmp	r3, #1
 80115f4:	d00c      	beq.n	8011610 <phhalHw_Pn5180_SetConfig+0x10d8>
 80115f6:	883b      	ldrh	r3, [r7, #0]
 80115f8:	2b00      	cmp	r3, #0
 80115fa:	d009      	beq.n	8011610 <phhalHw_Pn5180_SetConfig+0x10d8>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 80115fc:	f240 2321 	movw	r3, #545	@ 0x221
 8011600:	e3dd      	b.n	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
 8011602:	bf00      	nop
 8011604:	f3af 8000 	nop.w
 8011608:	51eb851f 	.word	0x51eb851f
 801160c:	402b1eb8 	.word	0x402b1eb8
        }

        if(wValue == PH_ON)
 8011610:	883b      	ldrh	r3, [r7, #0]
 8011612:	2b01      	cmp	r3, #1
 8011614:	d10c      	bne.n	8011630 <phhalHw_Pn5180_SetConfig+0x10f8>
        {
            /* Enable RF-ON Interrupt*/
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegister(pDataParams, IRQ_ENABLE, IRQ_ENABLE_RFON_DET_IRQ_SET_ENABLE_MASK));
 8011616:	2280      	movs	r2, #128	@ 0x80
 8011618:	2101      	movs	r1, #1
 801161a:	6878      	ldr	r0, [r7, #4]
 801161c:	f001 fdfa 	bl	8013214 <phhalHw_Pn5180_Instr_WriteRegister>
 8011620:	4603      	mov	r3, r0
 8011622:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8011624:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011626:	2b00      	cmp	r3, #0
 8011628:	f000 83af 	beq.w	8011d8a <phhalHw_Pn5180_SetConfig+0x1852>
 801162c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801162e:	e3c6      	b.n	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
        }
        else
        {
            /* Disable RF-ON Interrupt*/
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterAndMask(pDataParams, IRQ_ENABLE,  ~(uint32_t)IRQ_ENABLE_RFON_DET_IRQ_SET_ENABLE_MASK));
 8011630:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8011634:	2101      	movs	r1, #1
 8011636:	6878      	ldr	r0, [r7, #4]
 8011638:	f001 fed8 	bl	80133ec <phhalHw_Pn5180_Instr_WriteRegisterAndMask>
 801163c:	4603      	mov	r3, r0
 801163e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8011640:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011642:	2b00      	cmp	r3, #0
 8011644:	f000 83a1 	beq.w	8011d8a <phhalHw_Pn5180_SetConfig+0x1852>
 8011648:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801164a:	e3b8      	b.n	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
        }
        break;

    case PHHAL_HW_CONFIG_NFCIP_STARTBYTE:
        if((wValue != PH_ON) && (wValue != PH_OFF))
 801164c:	883b      	ldrh	r3, [r7, #0]
 801164e:	2b01      	cmp	r3, #1
 8011650:	d005      	beq.n	801165e <phhalHw_Pn5180_SetConfig+0x1126>
 8011652:	883b      	ldrh	r3, [r7, #0]
 8011654:	2b00      	cmp	r3, #0
 8011656:	d002      	beq.n	801165e <phhalHw_Pn5180_SetConfig+0x1126>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8011658:	f240 2321 	movw	r3, #545	@ 0x221
 801165c:	e3af      	b.n	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
        }
        pDataParams->bNfcipMode = (uint8_t)wValue;
 801165e:	883b      	ldrh	r3, [r7, #0]
 8011660:	b2da      	uxtb	r2, r3
 8011662:	687b      	ldr	r3, [r7, #4]
 8011664:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
        if (pDataParams->bNfcipMode == PH_ON)
        {
            phhalHw_Pn5180_AutoSyncByte(pDataParams);
        }
#endif
        break;
 8011668:	e3a8      	b.n	8011dbc <phhalHw_Pn5180_SetConfig+0x1884>

    case PHHAL_HW_CONFIG_SET_SYMBOL_SEND:

        /* check parameter */
        if ((wValue != PH_ON) && (wValue != PH_OFF))
 801166a:	883b      	ldrh	r3, [r7, #0]
 801166c:	2b01      	cmp	r3, #1
 801166e:	d005      	beq.n	801167c <phhalHw_Pn5180_SetConfig+0x1144>
 8011670:	883b      	ldrh	r3, [r7, #0]
 8011672:	2b00      	cmp	r3, #0
 8011674:	d002      	beq.n	801167c <phhalHw_Pn5180_SetConfig+0x1144>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8011676:	f240 2321 	movw	r3, #545	@ 0x221
 801167a:	e3a0      	b.n	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
        }

        /* PH_ON implies Clearing Bit-3 (DataEn Bit in TxDataNum). */
        if (wValue == PH_ON)
 801167c:	883b      	ldrh	r3, [r7, #0]
 801167e:	2b01      	cmp	r3, #1
 8011680:	d10d      	bne.n	801169e <phhalHw_Pn5180_SetConfig+0x1166>
        {
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterAndMask(pDataParams, TX_CONFIG,  ~(uint32_t)TX_CONFIG_TX_DATA_ENABLE_MASK));
 8011682:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8011686:	2118      	movs	r1, #24
 8011688:	6878      	ldr	r0, [r7, #4]
 801168a:	f001 feaf 	bl	80133ec <phhalHw_Pn5180_Instr_WriteRegisterAndMask>
 801168e:	4603      	mov	r3, r0
 8011690:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8011692:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011694:	2b00      	cmp	r3, #0
 8011696:	f000 837a 	beq.w	8011d8e <phhalHw_Pn5180_SetConfig+0x1856>
 801169a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801169c:	e38f      	b.n	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
        }
        /* PH_OFF implies Setting Bit-3 (DataEn Bit in TxDataNum). */
        else
        {
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterOrMask(pDataParams, TX_CONFIG, TX_CONFIG_TX_DATA_ENABLE_MASK));
 801169e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80116a2:	2118      	movs	r1, #24
 80116a4:	6878      	ldr	r0, [r7, #4]
 80116a6:	f001 fe2b 	bl	8013300 <phhalHw_Pn5180_Instr_WriteRegisterOrMask>
 80116aa:	4603      	mov	r3, r0
 80116ac:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80116ae:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80116b0:	2b00      	cmp	r3, #0
 80116b2:	f000 836c 	beq.w	8011d8e <phhalHw_Pn5180_SetConfig+0x1856>
 80116b6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80116b8:	e381      	b.n	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
        break;

    case PHHAL_HW_CONFIG_SYMBOL_START:

        /* Parameter check */
        if ((pDataParams->bCardType != PHHAL_HW_CARDTYPE_ICODEEPCUID) &&
 80116ba:	687b      	ldr	r3, [r7, #4]
 80116bc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80116c0:	2b05      	cmp	r3, #5
 80116c2:	d00c      	beq.n	80116de <phhalHw_Pn5180_SetConfig+0x11a6>
            (pDataParams->bCardType != PHHAL_HW_CARDTYPE_ISO15693) &&
 80116c4:	687b      	ldr	r3, [r7, #4]
 80116c6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
        if ((pDataParams->bCardType != PHHAL_HW_CARDTYPE_ICODEEPCUID) &&
 80116ca:	2b04      	cmp	r3, #4
 80116cc:	d007      	beq.n	80116de <phhalHw_Pn5180_SetConfig+0x11a6>
            (pDataParams->bCardType != PHHAL_HW_CARDTYPE_I18000P3M3))
 80116ce:	687b      	ldr	r3, [r7, #4]
 80116d0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
            (pDataParams->bCardType != PHHAL_HW_CARDTYPE_ISO15693) &&
 80116d4:	2b06      	cmp	r3, #6
 80116d6:	d002      	beq.n	80116de <phhalHw_Pn5180_SetConfig+0x11a6>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_USE_CONDITION, PH_COMP_HAL);
 80116d8:	f240 2325 	movw	r3, #549	@ 0x225
 80116dc:	e36f      	b.n	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
        }

        /* Parameter check #2 */
        switch (wValue)
 80116de:	883b      	ldrh	r3, [r7, #0]
 80116e0:	2b07      	cmp	r3, #7
 80116e2:	d82b      	bhi.n	801173c <phhalHw_Pn5180_SetConfig+0x1204>
 80116e4:	a201      	add	r2, pc, #4	@ (adr r2, 80116ec <phhalHw_Pn5180_SetConfig+0x11b4>)
 80116e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80116ea:	bf00      	nop
 80116ec:	08011743 	.word	0x08011743
 80116f0:	0801170d 	.word	0x0801170d
 80116f4:	0801170d 	.word	0x0801170d
 80116f8:	0801173d 	.word	0x0801173d
 80116fc:	0801170d 	.word	0x0801170d
 8011700:	0801171d 	.word	0x0801171d
 8011704:	0801172d 	.word	0x0801172d
 8011708:	0801172d 	.word	0x0801172d
        {
        case PHHAL_HW_SYMBOL_ICODEEPCUID_SSOF:
        case PHHAL_HW_SYMBOL_ICODEEPCUID_LSOF:
        case PHHAL_HW_SYMBOL_ICODEEPCUID_CS:
            if (pDataParams->bCardType != PHHAL_HW_CARDTYPE_ICODEEPCUID)
 801170c:	687b      	ldr	r3, [r7, #4]
 801170e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011712:	2b05      	cmp	r3, #5
 8011714:	d017      	beq.n	8011746 <phhalHw_Pn5180_SetConfig+0x120e>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8011716:	f240 2321 	movw	r3, #545	@ 0x221
 801171a:	e350      	b.n	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
            }
            break;
        case PHHAL_HW_SYMBOL_I15693_SOF:
            if (pDataParams->bCardType != PHHAL_HW_CARDTYPE_ISO15693)
 801171c:	687b      	ldr	r3, [r7, #4]
 801171e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011722:	2b04      	cmp	r3, #4
 8011724:	d011      	beq.n	801174a <phhalHw_Pn5180_SetConfig+0x1212>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8011726:	f240 2321 	movw	r3, #545	@ 0x221
 801172a:	e348      	b.n	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
            }
            break;
        case PHHAL_HW_SYMBOL_I18000P3M3_PREAMBLE:
        case PHHAL_HW_SYMBOL_I18000P3M3_FSYNC:
            if (pDataParams->bCardType != PHHAL_HW_CARDTYPE_I18000P3M3)
 801172c:	687b      	ldr	r3, [r7, #4]
 801172e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011732:	2b06      	cmp	r3, #6
 8011734:	d00b      	beq.n	801174e <phhalHw_Pn5180_SetConfig+0x1216>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8011736:	f240 2321 	movw	r3, #545	@ 0x221
 801173a:	e340      	b.n	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
            }
            break;
        case PH_OFF:
            break;
        default:
            return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_PARAMETER, PH_COMP_HAL);
 801173c:	f240 2323 	movw	r3, #547	@ 0x223
 8011740:	e33d      	b.n	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
            break;
 8011742:	bf00      	nop
 8011744:	e004      	b.n	8011750 <phhalHw_Pn5180_SetConfig+0x1218>
            break;
 8011746:	bf00      	nop
 8011748:	e002      	b.n	8011750 <phhalHw_Pn5180_SetConfig+0x1218>
            break;
 801174a:	bf00      	nop
 801174c:	e000      	b.n	8011750 <phhalHw_Pn5180_SetConfig+0x1218>
            break;
 801174e:	bf00      	nop
        }

        wSizeOfRegTypeValueSets = 0U;
 8011750:	2300      	movs	r3, #0
 8011752:	84bb      	strh	r3, [r7, #36]	@ 0x24

        /*Clear the Bits of TX_CONFIG_TX_START_SYMBOL_MASK & DATA_ENABLE*/
        if(wValue == PH_OFF)
 8011754:	883b      	ldrh	r3, [r7, #0]
 8011756:	2b00      	cmp	r3, #0
 8011758:	d103      	bne.n	8011762 <phhalHw_Pn5180_SetConfig+0x122a>
        {
            dwTemp = (uint32_t) ~( TX_CONFIG_TX_START_SYMBOL_MASK | TX_CONFIG_TX_DATA_ENABLE_MASK);
 801175a:	f46f 6398 	mvn.w	r3, #1216	@ 0x4c0
 801175e:	60bb      	str	r3, [r7, #8]
 8011760:	e002      	b.n	8011768 <phhalHw_Pn5180_SetConfig+0x1230>
        }
        else
        {
            dwTemp = (uint32_t) ~( TX_CONFIG_TX_START_SYMBOL_MASK);
 8011762:	f06f 03c0 	mvn.w	r3, #192	@ 0xc0
 8011766:	60bb      	str	r3, [r7, #8]
        }

        wRegTypeValueSets[wSizeOfRegTypeValueSets++] = TX_CONFIG;
 8011768:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801176a:	1c5a      	adds	r2, r3, #1
 801176c:	84ba      	strh	r2, [r7, #36]	@ 0x24
 801176e:	3338      	adds	r3, #56	@ 0x38
 8011770:	443b      	add	r3, r7
 8011772:	2218      	movs	r2, #24
 8011774:	f803 2c2c 	strb.w	r2, [r3, #-44]
        wRegTypeValueSets[wSizeOfRegTypeValueSets++] = PHHAL_HW_PN5180_WRITE_MULTIPLE_TYPE_WRITE_AND_MASK;
 8011778:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801177a:	1c5a      	adds	r2, r3, #1
 801177c:	84ba      	strh	r2, [r7, #36]	@ 0x24
 801177e:	3338      	adds	r3, #56	@ 0x38
 8011780:	443b      	add	r3, r7
 8011782:	2203      	movs	r2, #3
 8011784:	f803 2c2c 	strb.w	r2, [r3, #-44]
        wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp);
 8011788:	68ba      	ldr	r2, [r7, #8]
 801178a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801178c:	1c59      	adds	r1, r3, #1
 801178e:	84b9      	strh	r1, [r7, #36]	@ 0x24
 8011790:	b2d2      	uxtb	r2, r2
 8011792:	3338      	adds	r3, #56	@ 0x38
 8011794:	443b      	add	r3, r7
 8011796:	f803 2c2c 	strb.w	r2, [r3, #-44]
        wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>8U);
 801179a:	68bb      	ldr	r3, [r7, #8]
 801179c:	0a1a      	lsrs	r2, r3, #8
 801179e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80117a0:	1c59      	adds	r1, r3, #1
 80117a2:	84b9      	strh	r1, [r7, #36]	@ 0x24
 80117a4:	b2d2      	uxtb	r2, r2
 80117a6:	3338      	adds	r3, #56	@ 0x38
 80117a8:	443b      	add	r3, r7
 80117aa:	f803 2c2c 	strb.w	r2, [r3, #-44]
        wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>16U);
 80117ae:	68bb      	ldr	r3, [r7, #8]
 80117b0:	0c1a      	lsrs	r2, r3, #16
 80117b2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80117b4:	1c59      	adds	r1, r3, #1
 80117b6:	84b9      	strh	r1, [r7, #36]	@ 0x24
 80117b8:	b2d2      	uxtb	r2, r2
 80117ba:	3338      	adds	r3, #56	@ 0x38
 80117bc:	443b      	add	r3, r7
 80117be:	f803 2c2c 	strb.w	r2, [r3, #-44]
        wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>24U);
 80117c2:	68bb      	ldr	r3, [r7, #8]
 80117c4:	0e1a      	lsrs	r2, r3, #24
 80117c6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80117c8:	1c59      	adds	r1, r3, #1
 80117ca:	84b9      	strh	r1, [r7, #36]	@ 0x24
 80117cc:	b2d2      	uxtb	r2, r2
 80117ce:	3338      	adds	r3, #56	@ 0x38
 80117d0:	443b      	add	r3, r7
 80117d2:	f803 2c2c 	strb.w	r2, [r3, #-44]

        dwValue = 0U;
 80117d6:	2300      	movs	r3, #0
 80117d8:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Set new symbol */
        switch (wValue)
 80117da:	883b      	ldrh	r3, [r7, #0]
 80117dc:	3b01      	subs	r3, #1
 80117de:	2b06      	cmp	r3, #6
 80117e0:	d822      	bhi.n	8011828 <phhalHw_Pn5180_SetConfig+0x12f0>
 80117e2:	a201      	add	r2, pc, #4	@ (adr r2, 80117e8 <phhalHw_Pn5180_SetConfig+0x12b0>)
 80117e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80117e8:	08011805 	.word	0x08011805
 80117ec:	0801180b 	.word	0x0801180b
 80117f0:	08011829 	.word	0x08011829
 80117f4:	08011811 	.word	0x08011811
 80117f8:	08011817 	.word	0x08011817
 80117fc:	0801181d 	.word	0x0801181d
 8011800:	08011823 	.word	0x08011823
        {
        case PHHAL_HW_SYMBOL_ICODEEPCUID_SSOF:
            dwValue = 0x3U;
 8011804:	2303      	movs	r3, #3
 8011806:	633b      	str	r3, [r7, #48]	@ 0x30
            break;
 8011808:	e00f      	b.n	801182a <phhalHw_Pn5180_SetConfig+0x12f2>
        case PHHAL_HW_SYMBOL_ICODEEPCUID_LSOF:
            dwValue = 0x1U;
 801180a:	2301      	movs	r3, #1
 801180c:	633b      	str	r3, [r7, #48]	@ 0x30
            break;
 801180e:	e00c      	b.n	801182a <phhalHw_Pn5180_SetConfig+0x12f2>
        case PHHAL_HW_SYMBOL_ICODEEPCUID_CS:
            dwValue = 0x2U;
 8011810:	2302      	movs	r3, #2
 8011812:	633b      	str	r3, [r7, #48]	@ 0x30
            break;
 8011814:	e009      	b.n	801182a <phhalHw_Pn5180_SetConfig+0x12f2>
        case PHHAL_HW_SYMBOL_I15693_SOF:
            dwValue = 0x3U;
 8011816:	2303      	movs	r3, #3
 8011818:	633b      	str	r3, [r7, #48]	@ 0x30
            break;
 801181a:	e006      	b.n	801182a <phhalHw_Pn5180_SetConfig+0x12f2>
        case PHHAL_HW_SYMBOL_I18000P3M3_PREAMBLE:
            dwValue = 0x1U;
 801181c:	2301      	movs	r3, #1
 801181e:	633b      	str	r3, [r7, #48]	@ 0x30
            break;
 8011820:	e003      	b.n	801182a <phhalHw_Pn5180_SetConfig+0x12f2>
        case PHHAL_HW_SYMBOL_I18000P3M3_FSYNC:
            dwValue = 0x2U;
 8011822:	2302      	movs	r3, #2
 8011824:	633b      	str	r3, [r7, #48]	@ 0x30
            break;
 8011826:	e000      	b.n	801182a <phhalHw_Pn5180_SetConfig+0x12f2>
        default:
            break;
 8011828:	bf00      	nop
        }

        /*Set the new value  */
        dwTemp = (uint32_t)((dwValue << TX_CONFIG_TX_START_SYMBOL_POS) & TX_CONFIG_TX_START_SYMBOL_MASK);
 801182a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801182c:	019b      	lsls	r3, r3, #6
 801182e:	b2db      	uxtb	r3, r3
 8011830:	60bb      	str	r3, [r7, #8]
        dwTemp |= (uint32_t)((dwValue << TX_CONFIG_TX_DATA_ENABLE_POS) & TX_CONFIG_TX_DATA_ENABLE_MASK);
 8011832:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011834:	029b      	lsls	r3, r3, #10
 8011836:	f403 6280 	and.w	r2, r3, #1024	@ 0x400
 801183a:	68bb      	ldr	r3, [r7, #8]
 801183c:	4313      	orrs	r3, r2
 801183e:	60bb      	str	r3, [r7, #8]
        wRegTypeValueSets[wSizeOfRegTypeValueSets++] = TX_CONFIG;
 8011840:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011842:	1c5a      	adds	r2, r3, #1
 8011844:	84ba      	strh	r2, [r7, #36]	@ 0x24
 8011846:	3338      	adds	r3, #56	@ 0x38
 8011848:	443b      	add	r3, r7
 801184a:	2218      	movs	r2, #24
 801184c:	f803 2c2c 	strb.w	r2, [r3, #-44]
        wRegTypeValueSets[wSizeOfRegTypeValueSets++] = PHHAL_HW_PN5180_WRITE_MULTIPLE_TYPE_WRITE_OR_MASK;
 8011850:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011852:	1c5a      	adds	r2, r3, #1
 8011854:	84ba      	strh	r2, [r7, #36]	@ 0x24
 8011856:	3338      	adds	r3, #56	@ 0x38
 8011858:	443b      	add	r3, r7
 801185a:	2202      	movs	r2, #2
 801185c:	f803 2c2c 	strb.w	r2, [r3, #-44]
        wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp);
 8011860:	68ba      	ldr	r2, [r7, #8]
 8011862:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011864:	1c59      	adds	r1, r3, #1
 8011866:	84b9      	strh	r1, [r7, #36]	@ 0x24
 8011868:	b2d2      	uxtb	r2, r2
 801186a:	3338      	adds	r3, #56	@ 0x38
 801186c:	443b      	add	r3, r7
 801186e:	f803 2c2c 	strb.w	r2, [r3, #-44]
        wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>8U);
 8011872:	68bb      	ldr	r3, [r7, #8]
 8011874:	0a1a      	lsrs	r2, r3, #8
 8011876:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011878:	1c59      	adds	r1, r3, #1
 801187a:	84b9      	strh	r1, [r7, #36]	@ 0x24
 801187c:	b2d2      	uxtb	r2, r2
 801187e:	3338      	adds	r3, #56	@ 0x38
 8011880:	443b      	add	r3, r7
 8011882:	f803 2c2c 	strb.w	r2, [r3, #-44]
        wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>16U);
 8011886:	68bb      	ldr	r3, [r7, #8]
 8011888:	0c1a      	lsrs	r2, r3, #16
 801188a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801188c:	1c59      	adds	r1, r3, #1
 801188e:	84b9      	strh	r1, [r7, #36]	@ 0x24
 8011890:	b2d2      	uxtb	r2, r2
 8011892:	3338      	adds	r3, #56	@ 0x38
 8011894:	443b      	add	r3, r7
 8011896:	f803 2c2c 	strb.w	r2, [r3, #-44]
        wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>24U);
 801189a:	68bb      	ldr	r3, [r7, #8]
 801189c:	0e1a      	lsrs	r2, r3, #24
 801189e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80118a0:	1c59      	adds	r1, r3, #1
 80118a2:	84b9      	strh	r1, [r7, #36]	@ 0x24
 80118a4:	b2d2      	uxtb	r2, r2
 80118a6:	3338      	adds	r3, #56	@ 0x38
 80118a8:	443b      	add	r3, r7
 80118aa:	f803 2c2c 	strb.w	r2, [r3, #-44]

        /*Send the array to the IC*/
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterMultiple(pDataParams,  wRegTypeValueSets, wSizeOfRegTypeValueSets));
 80118ae:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80118b0:	f107 030c 	add.w	r3, r7, #12
 80118b4:	4619      	mov	r1, r3
 80118b6:	6878      	ldr	r0, [r7, #4]
 80118b8:	f001 fe0e 	bl	80134d8 <phhalHw_Pn5180_Instr_WriteRegisterMultiple>
 80118bc:	4603      	mov	r3, r0
 80118be:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80118c0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80118c2:	2b00      	cmp	r3, #0
 80118c4:	f000 8265 	beq.w	8011d92 <phhalHw_Pn5180_SetConfig+0x185a>
 80118c8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80118ca:	e278      	b.n	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
        break;

    case PHHAL_HW_CONFIG_SYMBOL_END:

        /* Parameter check */
        if (pDataParams->bCardType != PHHAL_HW_CARDTYPE_ICODEEPCUID)
 80118cc:	687b      	ldr	r3, [r7, #4]
 80118ce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80118d2:	2b05      	cmp	r3, #5
 80118d4:	d002      	beq.n	80118dc <phhalHw_Pn5180_SetConfig+0x13a4>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_USE_CONDITION, PH_COMP_HAL);
 80118d6:	f240 2325 	movw	r3, #549	@ 0x225
 80118da:	e270      	b.n	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
        }

        /* Parameter check #2 */
        switch (wValue)
 80118dc:	883b      	ldrh	r3, [r7, #0]
 80118de:	2b00      	cmp	r3, #0
 80118e0:	d004      	beq.n	80118ec <phhalHw_Pn5180_SetConfig+0x13b4>
 80118e2:	2b03      	cmp	r3, #3
 80118e4:	d002      	beq.n	80118ec <phhalHw_Pn5180_SetConfig+0x13b4>
        {
        case PHHAL_HW_SYMBOL_ICODEEPCUID_CEOF:
        case PH_OFF:
            break;
        default:
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 80118e6:	f240 2321 	movw	r3, #545	@ 0x221
 80118ea:	e268      	b.n	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
            break;
 80118ec:	bf00      	nop
        }

        /* Read out TxFrameCon register */

        /* Set new symbol */
        switch (wValue)
 80118ee:	883b      	ldrh	r3, [r7, #0]
 80118f0:	2b03      	cmp	r3, #3
 80118f2:	f040 8083 	bne.w	80119fc <phhalHw_Pn5180_SetConfig+0x14c4>
        {
        case PHHAL_HW_SYMBOL_ICODEEPCUID_CEOF:
            wSizeOfRegTypeValueSets = 0U;
 80118f6:	2300      	movs	r3, #0
 80118f8:	84bb      	strh	r3, [r7, #36]	@ 0x24

            /*Clear the Bits of TX_CONFIG_TX_STOP_SYMBOL_MASK*/
            dwTemp = (uint32_t) ~( TX_CONFIG_TX_STOP_SYMBOL_MASK );
 80118fa:	f46f 7340 	mvn.w	r3, #768	@ 0x300
 80118fe:	60bb      	str	r3, [r7, #8]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = TX_CONFIG;
 8011900:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011902:	1c5a      	adds	r2, r3, #1
 8011904:	84ba      	strh	r2, [r7, #36]	@ 0x24
 8011906:	3338      	adds	r3, #56	@ 0x38
 8011908:	443b      	add	r3, r7
 801190a:	2218      	movs	r2, #24
 801190c:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = PHHAL_HW_PN5180_WRITE_MULTIPLE_TYPE_WRITE_AND_MASK;
 8011910:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011912:	1c5a      	adds	r2, r3, #1
 8011914:	84ba      	strh	r2, [r7, #36]	@ 0x24
 8011916:	3338      	adds	r3, #56	@ 0x38
 8011918:	443b      	add	r3, r7
 801191a:	2203      	movs	r2, #3
 801191c:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp);
 8011920:	68ba      	ldr	r2, [r7, #8]
 8011922:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011924:	1c59      	adds	r1, r3, #1
 8011926:	84b9      	strh	r1, [r7, #36]	@ 0x24
 8011928:	b2d2      	uxtb	r2, r2
 801192a:	3338      	adds	r3, #56	@ 0x38
 801192c:	443b      	add	r3, r7
 801192e:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>8U);
 8011932:	68bb      	ldr	r3, [r7, #8]
 8011934:	0a1a      	lsrs	r2, r3, #8
 8011936:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011938:	1c59      	adds	r1, r3, #1
 801193a:	84b9      	strh	r1, [r7, #36]	@ 0x24
 801193c:	b2d2      	uxtb	r2, r2
 801193e:	3338      	adds	r3, #56	@ 0x38
 8011940:	443b      	add	r3, r7
 8011942:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>16U);
 8011946:	68bb      	ldr	r3, [r7, #8]
 8011948:	0c1a      	lsrs	r2, r3, #16
 801194a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801194c:	1c59      	adds	r1, r3, #1
 801194e:	84b9      	strh	r1, [r7, #36]	@ 0x24
 8011950:	b2d2      	uxtb	r2, r2
 8011952:	3338      	adds	r3, #56	@ 0x38
 8011954:	443b      	add	r3, r7
 8011956:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>24U);
 801195a:	68bb      	ldr	r3, [r7, #8]
 801195c:	0e1a      	lsrs	r2, r3, #24
 801195e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011960:	1c59      	adds	r1, r3, #1
 8011962:	84b9      	strh	r1, [r7, #36]	@ 0x24
 8011964:	b2d2      	uxtb	r2, r2
 8011966:	3338      	adds	r3, #56	@ 0x38
 8011968:	443b      	add	r3, r7
 801196a:	f803 2c2c 	strb.w	r2, [r3, #-44]

            /*Set the new value  */
            dwTemp = (uint32_t)((0x0CU << TX_CONFIG_TX_STOP_SYMBOL_POS) & TX_CONFIG_TX_STOP_SYMBOL_MASK);
 801196e:	2300      	movs	r3, #0
 8011970:	60bb      	str	r3, [r7, #8]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = TX_CONFIG;
 8011972:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011974:	1c5a      	adds	r2, r3, #1
 8011976:	84ba      	strh	r2, [r7, #36]	@ 0x24
 8011978:	3338      	adds	r3, #56	@ 0x38
 801197a:	443b      	add	r3, r7
 801197c:	2218      	movs	r2, #24
 801197e:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = PHHAL_HW_PN5180_WRITE_MULTIPLE_TYPE_WRITE_OR_MASK;
 8011982:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011984:	1c5a      	adds	r2, r3, #1
 8011986:	84ba      	strh	r2, [r7, #36]	@ 0x24
 8011988:	3338      	adds	r3, #56	@ 0x38
 801198a:	443b      	add	r3, r7
 801198c:	2202      	movs	r2, #2
 801198e:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp);
 8011992:	68ba      	ldr	r2, [r7, #8]
 8011994:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011996:	1c59      	adds	r1, r3, #1
 8011998:	84b9      	strh	r1, [r7, #36]	@ 0x24
 801199a:	b2d2      	uxtb	r2, r2
 801199c:	3338      	adds	r3, #56	@ 0x38
 801199e:	443b      	add	r3, r7
 80119a0:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>8U);
 80119a4:	68bb      	ldr	r3, [r7, #8]
 80119a6:	0a1a      	lsrs	r2, r3, #8
 80119a8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80119aa:	1c59      	adds	r1, r3, #1
 80119ac:	84b9      	strh	r1, [r7, #36]	@ 0x24
 80119ae:	b2d2      	uxtb	r2, r2
 80119b0:	3338      	adds	r3, #56	@ 0x38
 80119b2:	443b      	add	r3, r7
 80119b4:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>16U);
 80119b8:	68bb      	ldr	r3, [r7, #8]
 80119ba:	0c1a      	lsrs	r2, r3, #16
 80119bc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80119be:	1c59      	adds	r1, r3, #1
 80119c0:	84b9      	strh	r1, [r7, #36]	@ 0x24
 80119c2:	b2d2      	uxtb	r2, r2
 80119c4:	3338      	adds	r3, #56	@ 0x38
 80119c6:	443b      	add	r3, r7
 80119c8:	f803 2c2c 	strb.w	r2, [r3, #-44]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>24U);
 80119cc:	68bb      	ldr	r3, [r7, #8]
 80119ce:	0e1a      	lsrs	r2, r3, #24
 80119d0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80119d2:	1c59      	adds	r1, r3, #1
 80119d4:	84b9      	strh	r1, [r7, #36]	@ 0x24
 80119d6:	b2d2      	uxtb	r2, r2
 80119d8:	3338      	adds	r3, #56	@ 0x38
 80119da:	443b      	add	r3, r7
 80119dc:	f803 2c2c 	strb.w	r2, [r3, #-44]

            /*Send the array to the IC*/
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterMultiple(pDataParams,  wRegTypeValueSets, wSizeOfRegTypeValueSets));
 80119e0:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80119e2:	f107 030c 	add.w	r3, r7, #12
 80119e6:	4619      	mov	r1, r3
 80119e8:	6878      	ldr	r0, [r7, #4]
 80119ea:	f001 fd75 	bl	80134d8 <phhalHw_Pn5180_Instr_WriteRegisterMultiple>
 80119ee:	4603      	mov	r3, r0
 80119f0:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80119f2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80119f4:	2b00      	cmp	r3, #0
 80119f6:	d003      	beq.n	8011a00 <phhalHw_Pn5180_SetConfig+0x14c8>
 80119f8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80119fa:	e1e0      	b.n	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
            break;
        default:
            break;
 80119fc:	bf00      	nop
 80119fe:	e1dd      	b.n	8011dbc <phhalHw_Pn5180_SetConfig+0x1884>
            break;
 8011a00:	bf00      	nop
        }

        break;
 8011a02:	e1db      	b.n	8011dbc <phhalHw_Pn5180_SetConfig+0x1884>

    case PHHAL_HW_CONFIG_CRCTYPE:

        if(!(wValue & (PHHAL_HW_CRCTYPE_CRC5 | PHHAL_HW_CRCTYPE_CRC16 | PHHAL_HW_CRCOPTION_INVERTED)))
 8011a04:	883a      	ldrh	r2, [r7, #0]
 8011a06:	f240 1303 	movw	r3, #259	@ 0x103
 8011a0a:	4013      	ands	r3, r2
 8011a0c:	2b00      	cmp	r3, #0
 8011a0e:	d102      	bne.n	8011a16 <phhalHw_Pn5180_SetConfig+0x14de>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8011a10:	f240 2321 	movw	r3, #545	@ 0x221
 8011a14:	e1d3      	b.n	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>

        /* in case of 18000P3M3 for CRC5 calculation we need preset value of 9 which is not supported by
        * So flag is enable to perform software calculation of CRC5 in Pn5180 HAL
        */

        dwValue = 0U;
 8011a16:	2300      	movs	r3, #0
 8011a18:	633b      	str	r3, [r7, #48]	@ 0x30
        /*dwRegister will contain all the bits that need to be zeroed out*/
        dwRegister = 0U;
 8011a1a:	2300      	movs	r3, #0
 8011a1c:	637b      	str	r3, [r7, #52]	@ 0x34

        if((0U != ((wValue & PHHAL_HW_CRCTYPE_CRC5))) && (pDataParams->bCardType == PHHAL_HW_CARDTYPE_I18000P3M3))
 8011a1e:	883b      	ldrh	r3, [r7, #0]
 8011a20:	f003 0301 	and.w	r3, r3, #1
 8011a24:	2b00      	cmp	r3, #0
 8011a26:	d015      	beq.n	8011a54 <phhalHw_Pn5180_SetConfig+0x151c>
 8011a28:	687b      	ldr	r3, [r7, #4]
 8011a2a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011a2e:	2b06      	cmp	r3, #6
 8011a30:	d110      	bne.n	8011a54 <phhalHw_Pn5180_SetConfig+0x151c>
        {
            dwValue |= CRC_TX_CONFIG_TX_CRC_TYPE_MASK;
 8011a32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011a34:	f043 0304 	orr.w	r3, r3, #4
 8011a38:	633b      	str	r3, [r7, #48]	@ 0x30
            dwRegister |= CRC_TX_CONFIG_TX_CRC_INV_MASK;
 8011a3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011a3c:	f043 0302 	orr.w	r3, r3, #2
 8011a40:	637b      	str	r3, [r7, #52]	@ 0x34
            dwRegister |= CRC_TX_CONFIG_TX_CRC_PRESET_SEL_MASK;
 8011a42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011a44:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 8011a48:	637b      	str	r3, [r7, #52]	@ 0x34
            dwValue |= (0x5U << CRC_TX_CONFIG_TX_CRC_PRESET_SEL_POS);
 8011a4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011a4c:	f043 0328 	orr.w	r3, r3, #40	@ 0x28
 8011a50:	633b      	str	r3, [r7, #48]	@ 0x30
 8011a52:	e008      	b.n	8011a66 <phhalHw_Pn5180_SetConfig+0x152e>
        }
        else if(0U != (wValue & PHHAL_HW_CRCTYPE_CRC16))
 8011a54:	883b      	ldrh	r3, [r7, #0]
 8011a56:	f003 0302 	and.w	r3, r3, #2
 8011a5a:	2b00      	cmp	r3, #0
 8011a5c:	d003      	beq.n	8011a66 <phhalHw_Pn5180_SetConfig+0x152e>
        {
            dwRegister |= CRC_TX_CONFIG_TX_CRC_TYPE_MASK;
 8011a5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011a60:	f043 0304 	orr.w	r3, r3, #4
 8011a64:	637b      	str	r3, [r7, #52]	@ 0x34
        else
        {
            /* QAC */
        }

        if(0U != (wValue & PHHAL_HW_CRCOPTION_INVERTED))
 8011a66:	883b      	ldrh	r3, [r7, #0]
 8011a68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011a6c:	2b00      	cmp	r3, #0
 8011a6e:	d004      	beq.n	8011a7a <phhalHw_Pn5180_SetConfig+0x1542>
        {
            dwValue |= CRC_TX_CONFIG_TX_CRC_INV_MASK;
 8011a70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011a72:	f043 0302 	orr.w	r3, r3, #2
 8011a76:	633b      	str	r3, [r7, #48]	@ 0x30
 8011a78:	e003      	b.n	8011a82 <phhalHw_Pn5180_SetConfig+0x154a>
        }
        else
        {
            dwRegister |= CRC_TX_CONFIG_TX_CRC_INV_MASK;
 8011a7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011a7c:	f043 0302 	orr.w	r3, r3, #2
 8011a80:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        if ((pDataParams->bCardType == PHHAL_HW_CARDTYPE_I18000P3M3) && (0U != ((wValue & PHHAL_HW_CRCTYPE_CRC16))))
 8011a82:	687b      	ldr	r3, [r7, #4]
 8011a84:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011a88:	2b06      	cmp	r3, #6
 8011a8a:	d10c      	bne.n	8011aa6 <phhalHw_Pn5180_SetConfig+0x156e>
 8011a8c:	883b      	ldrh	r3, [r7, #0]
 8011a8e:	f003 0302 	and.w	r3, r3, #2
 8011a92:	2b00      	cmp	r3, #0
 8011a94:	d007      	beq.n	8011aa6 <phhalHw_Pn5180_SetConfig+0x156e>
        {
            dwRegister |= CRC_TX_CONFIG_TX_CRC_PRESET_SEL_MASK;
 8011a96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011a98:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 8011a9c:	637b      	str	r3, [r7, #52]	@ 0x34
            dwValue |= (0x3U << CRC_TX_CONFIG_TX_CRC_PRESET_SEL_POS);
 8011a9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011aa0:	f043 0318 	orr.w	r3, r3, #24
 8011aa4:	633b      	str	r3, [r7, #48]	@ 0x30
        }

        wSizeOfRegTypeValueSets = 0U;
 8011aa6:	2300      	movs	r3, #0
 8011aa8:	84bb      	strh	r3, [r7, #36]	@ 0x24

        /*Clear the Bits */
        dwTemp = (uint32_t) ~( dwRegister );
 8011aaa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011aac:	43db      	mvns	r3, r3
 8011aae:	60bb      	str	r3, [r7, #8]
        wRegTypeValueSets[wSizeOfRegTypeValueSets++] = CRC_TX_CONFIG;
 8011ab0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011ab2:	1c5a      	adds	r2, r3, #1
 8011ab4:	84ba      	strh	r2, [r7, #36]	@ 0x24
 8011ab6:	3338      	adds	r3, #56	@ 0x38
 8011ab8:	443b      	add	r3, r7
 8011aba:	2219      	movs	r2, #25
 8011abc:	f803 2c2c 	strb.w	r2, [r3, #-44]
        wRegTypeValueSets[wSizeOfRegTypeValueSets++] = PHHAL_HW_PN5180_WRITE_MULTIPLE_TYPE_WRITE_AND_MASK;
 8011ac0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011ac2:	1c5a      	adds	r2, r3, #1
 8011ac4:	84ba      	strh	r2, [r7, #36]	@ 0x24
 8011ac6:	3338      	adds	r3, #56	@ 0x38
 8011ac8:	443b      	add	r3, r7
 8011aca:	2203      	movs	r2, #3
 8011acc:	f803 2c2c 	strb.w	r2, [r3, #-44]
        wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp);
 8011ad0:	68ba      	ldr	r2, [r7, #8]
 8011ad2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011ad4:	1c59      	adds	r1, r3, #1
 8011ad6:	84b9      	strh	r1, [r7, #36]	@ 0x24
 8011ad8:	b2d2      	uxtb	r2, r2
 8011ada:	3338      	adds	r3, #56	@ 0x38
 8011adc:	443b      	add	r3, r7
 8011ade:	f803 2c2c 	strb.w	r2, [r3, #-44]
        wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>8U);
 8011ae2:	68bb      	ldr	r3, [r7, #8]
 8011ae4:	0a1a      	lsrs	r2, r3, #8
 8011ae6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011ae8:	1c59      	adds	r1, r3, #1
 8011aea:	84b9      	strh	r1, [r7, #36]	@ 0x24
 8011aec:	b2d2      	uxtb	r2, r2
 8011aee:	3338      	adds	r3, #56	@ 0x38
 8011af0:	443b      	add	r3, r7
 8011af2:	f803 2c2c 	strb.w	r2, [r3, #-44]
        wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>16U);
 8011af6:	68bb      	ldr	r3, [r7, #8]
 8011af8:	0c1a      	lsrs	r2, r3, #16
 8011afa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011afc:	1c59      	adds	r1, r3, #1
 8011afe:	84b9      	strh	r1, [r7, #36]	@ 0x24
 8011b00:	b2d2      	uxtb	r2, r2
 8011b02:	3338      	adds	r3, #56	@ 0x38
 8011b04:	443b      	add	r3, r7
 8011b06:	f803 2c2c 	strb.w	r2, [r3, #-44]
        wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>24U);
 8011b0a:	68bb      	ldr	r3, [r7, #8]
 8011b0c:	0e1a      	lsrs	r2, r3, #24
 8011b0e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011b10:	1c59      	adds	r1, r3, #1
 8011b12:	84b9      	strh	r1, [r7, #36]	@ 0x24
 8011b14:	b2d2      	uxtb	r2, r2
 8011b16:	3338      	adds	r3, #56	@ 0x38
 8011b18:	443b      	add	r3, r7
 8011b1a:	f803 2c2c 	strb.w	r2, [r3, #-44]

        /*Set the new value  */
        dwTemp = dwValue;
 8011b1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011b20:	60bb      	str	r3, [r7, #8]
        wRegTypeValueSets[wSizeOfRegTypeValueSets++] = CRC_TX_CONFIG;
 8011b22:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011b24:	1c5a      	adds	r2, r3, #1
 8011b26:	84ba      	strh	r2, [r7, #36]	@ 0x24
 8011b28:	3338      	adds	r3, #56	@ 0x38
 8011b2a:	443b      	add	r3, r7
 8011b2c:	2219      	movs	r2, #25
 8011b2e:	f803 2c2c 	strb.w	r2, [r3, #-44]
        wRegTypeValueSets[wSizeOfRegTypeValueSets++] = PHHAL_HW_PN5180_WRITE_MULTIPLE_TYPE_WRITE_OR_MASK;
 8011b32:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011b34:	1c5a      	adds	r2, r3, #1
 8011b36:	84ba      	strh	r2, [r7, #36]	@ 0x24
 8011b38:	3338      	adds	r3, #56	@ 0x38
 8011b3a:	443b      	add	r3, r7
 8011b3c:	2202      	movs	r2, #2
 8011b3e:	f803 2c2c 	strb.w	r2, [r3, #-44]
        wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp);
 8011b42:	68ba      	ldr	r2, [r7, #8]
 8011b44:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011b46:	1c59      	adds	r1, r3, #1
 8011b48:	84b9      	strh	r1, [r7, #36]	@ 0x24
 8011b4a:	b2d2      	uxtb	r2, r2
 8011b4c:	3338      	adds	r3, #56	@ 0x38
 8011b4e:	443b      	add	r3, r7
 8011b50:	f803 2c2c 	strb.w	r2, [r3, #-44]
        wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>8U);
 8011b54:	68bb      	ldr	r3, [r7, #8]
 8011b56:	0a1a      	lsrs	r2, r3, #8
 8011b58:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011b5a:	1c59      	adds	r1, r3, #1
 8011b5c:	84b9      	strh	r1, [r7, #36]	@ 0x24
 8011b5e:	b2d2      	uxtb	r2, r2
 8011b60:	3338      	adds	r3, #56	@ 0x38
 8011b62:	443b      	add	r3, r7
 8011b64:	f803 2c2c 	strb.w	r2, [r3, #-44]
        wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>16U);
 8011b68:	68bb      	ldr	r3, [r7, #8]
 8011b6a:	0c1a      	lsrs	r2, r3, #16
 8011b6c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011b6e:	1c59      	adds	r1, r3, #1
 8011b70:	84b9      	strh	r1, [r7, #36]	@ 0x24
 8011b72:	b2d2      	uxtb	r2, r2
 8011b74:	3338      	adds	r3, #56	@ 0x38
 8011b76:	443b      	add	r3, r7
 8011b78:	f803 2c2c 	strb.w	r2, [r3, #-44]
        wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>24U);
 8011b7c:	68bb      	ldr	r3, [r7, #8]
 8011b7e:	0e1a      	lsrs	r2, r3, #24
 8011b80:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011b82:	1c59      	adds	r1, r3, #1
 8011b84:	84b9      	strh	r1, [r7, #36]	@ 0x24
 8011b86:	b2d2      	uxtb	r2, r2
 8011b88:	3338      	adds	r3, #56	@ 0x38
 8011b8a:	443b      	add	r3, r7
 8011b8c:	f803 2c2c 	strb.w	r2, [r3, #-44]

        /*Send the array to the IC*/
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterMultiple(pDataParams,  wRegTypeValueSets, wSizeOfRegTypeValueSets));
 8011b90:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8011b92:	f107 030c 	add.w	r3, r7, #12
 8011b96:	4619      	mov	r1, r3
 8011b98:	6878      	ldr	r0, [r7, #4]
 8011b9a:	f001 fc9d 	bl	80134d8 <phhalHw_Pn5180_Instr_WriteRegisterMultiple>
 8011b9e:	4603      	mov	r3, r0
 8011ba0:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8011ba2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011ba4:	2b00      	cmp	r3, #0
 8011ba6:	f000 80f6 	beq.w	8011d96 <phhalHw_Pn5180_SetConfig+0x185e>
 8011baa:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011bac:	e107      	b.n	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>

        break;

    case PHHAL_HW_CONFIG_MFHALTED:
        if((wValue != PH_ON) && (wValue != PH_OFF))
 8011bae:	883b      	ldrh	r3, [r7, #0]
 8011bb0:	2b01      	cmp	r3, #1
 8011bb2:	d005      	beq.n	8011bc0 <phhalHw_Pn5180_SetConfig+0x1688>
 8011bb4:	883b      	ldrh	r3, [r7, #0]
 8011bb6:	2b00      	cmp	r3, #0
 8011bb8:	d002      	beq.n	8011bc0 <phhalHw_Pn5180_SetConfig+0x1688>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8011bba:	f240 2321 	movw	r3, #545	@ 0x221
 8011bbe:	e0fe      	b.n	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
        }
        if(wValue == PH_ON)
 8011bc0:	883b      	ldrh	r3, [r7, #0]
 8011bc2:	2b01      	cmp	r3, #1
 8011bc4:	d111      	bne.n	8011bea <phhalHw_Pn5180_SetConfig+0x16b2>
        {
            PH_CHECK_SUCCESS_FCT(statusTmp,
 8011bc6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8011bca:	2100      	movs	r1, #0
 8011bcc:	6878      	ldr	r0, [r7, #4]
 8011bce:	f001 fb97 	bl	8013300 <phhalHw_Pn5180_Instr_WriteRegisterOrMask>
 8011bd2:	4603      	mov	r3, r0
 8011bd4:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8011bd6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011bd8:	2b00      	cmp	r3, #0
 8011bda:	d001      	beq.n	8011be0 <phhalHw_Pn5180_SetConfig+0x16a8>
 8011bdc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011bde:	e0ee      	b.n	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
                phhalHw_Pn5180_Instr_WriteRegisterOrMask(pDataParams, SYSTEM_CONFIG, SYSTEM_CONFIG_AUTOCOLL_STATE_A_MASK));
           pDataParams->bCardMode  = PH_ON;
 8011be0:	687b      	ldr	r3, [r7, #4]
 8011be2:	2201      	movs	r2, #1
 8011be4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
            PH_CHECK_SUCCESS_FCT(statusTmp,
                phhalHw_Pn5180_Instr_WriteRegisterAndMask(pDataParams, SYSTEM_CONFIG, (uint32_t)~SYSTEM_CONFIG_AUTOCOLL_STATE_A_MASK));
            pDataParams->bCardMode  = PH_OFF;

        }
        break;
 8011be8:	e0e8      	b.n	8011dbc <phhalHw_Pn5180_SetConfig+0x1884>
            PH_CHECK_SUCCESS_FCT(statusTmp,
 8011bea:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8011bee:	2100      	movs	r1, #0
 8011bf0:	6878      	ldr	r0, [r7, #4]
 8011bf2:	f001 fbfb 	bl	80133ec <phhalHw_Pn5180_Instr_WriteRegisterAndMask>
 8011bf6:	4603      	mov	r3, r0
 8011bf8:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8011bfa:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011bfc:	2b00      	cmp	r3, #0
 8011bfe:	d001      	beq.n	8011c04 <phhalHw_Pn5180_SetConfig+0x16cc>
 8011c00:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011c02:	e0dc      	b.n	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
            pDataParams->bCardMode  = PH_OFF;
 8011c04:	687b      	ldr	r3, [r7, #4]
 8011c06:	2200      	movs	r2, #0
 8011c08:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
        break;
 8011c0c:	e0d6      	b.n	8011dbc <phhalHw_Pn5180_SetConfig+0x1884>

    case PHHAL_HW_CONFIG_POLL_GUARD_TIME_US:
        /* Disable Poll guard time. */
        if (wValue == 0x00U)
 8011c0e:	883b      	ldrh	r3, [r7, #0]
 8011c10:	2b00      	cmp	r3, #0
 8011c12:	d101      	bne.n	8011c18 <phhalHw_Pn5180_SetConfig+0x16e0>
        {
            return PH_ERR_SUCCESS;
 8011c14:	2300      	movs	r3, #0
 8011c16:	e0d2      	b.n	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
        }
        pDataParams->bPollGuardTimeFlag = PH_ON;
 8011c18:	687b      	ldr	r3, [r7, #4]
 8011c1a:	2201      	movs	r2, #1
 8011c1c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        phOsal_EventClear(&xEventHandle, E_OS_EVENT_OPT_NONE, E_PH_OSAL_EVT_GT_EXP, NULL);
 8011c20:	2300      	movs	r3, #0
 8011c22:	2202      	movs	r2, #2
 8011c24:	2100      	movs	r1, #0
 8011c26:	4868      	ldr	r0, [pc, #416]	@ (8011dc8 <phhalHw_Pn5180_SetConfig+0x1890>)
 8011c28:	f00a fc90 	bl	801c54c <phOsal_EventClear>
        PH_CHECK_SUCCESS_FCT(statusTmp, phDriver_TimerStart(PH_DRIVER_TIMER_MICRO_SECS, wValue,
 8011c2c:	883b      	ldrh	r3, [r7, #0]
 8011c2e:	4a67      	ldr	r2, [pc, #412]	@ (8011dcc <phhalHw_Pn5180_SetConfig+0x1894>)
 8011c30:	4619      	mov	r1, r3
 8011c32:	4867      	ldr	r0, [pc, #412]	@ (8011dd0 <phhalHw_Pn5180_SetConfig+0x1898>)
 8011c34:	f00a fa64 	bl	801c100 <phDriver_TimerStart>
 8011c38:	4603      	mov	r3, r0
 8011c3a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8011c3c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011c3e:	2b00      	cmp	r3, #0
 8011c40:	f000 80ab 	beq.w	8011d9a <phhalHw_Pn5180_SetConfig+0x1862>
 8011c44:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011c46:	e0ba      	b.n	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
                phhalHw_Pn5180_GuardTimeCallBck));
        break;

    case PHHAL_HW_PN5180_CONFIG_SET_FELICA_EMD:
        if ((wValue == PH_ON) && (pDataParams->bOpeMode != RD_LIB_MODE_FELICA))
 8011c48:	883b      	ldrh	r3, [r7, #0]
 8011c4a:	2b01      	cmp	r3, #1
 8011c4c:	d107      	bne.n	8011c5e <phhalHw_Pn5180_SetConfig+0x1726>
 8011c4e:	687b      	ldr	r3, [r7, #4]
 8011c50:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8011c54:	2b04      	cmp	r3, #4
 8011c56:	d002      	beq.n	8011c5e <phhalHw_Pn5180_SetConfig+0x1726>
        {
            /* Before Setting FELICA_EMD bit, OpeMode need to be configured to RD_LIB_MODE_FELICA */
            return PH_ADD_COMPCODE_FIXED(PH_ERR_USE_CONDITION, PH_COMP_HAL);
 8011c58:	f240 2325 	movw	r3, #549	@ 0x225
 8011c5c:	e0af      	b.n	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
        }

        /* Configure FeliCa EMD enable bit in FELICA_EMD_CONTROL Register and shadow register */
        PH_CHECK_SUCCESS_FCT(statusTmp,
 8011c5e:	883b      	ldrh	r3, [r7, #0]
 8011c60:	2201      	movs	r2, #1
 8011c62:	4619      	mov	r1, r3
 8011c64:	6878      	ldr	r0, [r7, #4]
 8011c66:	f002 fea1 	bl	80149ac <phhalHw_Pn5180_SetConfig_FelicaEmdRegBit>
 8011c6a:	4603      	mov	r3, r0
 8011c6c:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8011c6e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011c70:	2b00      	cmp	r3, #0
 8011c72:	f000 8094 	beq.w	8011d9e <phhalHw_Pn5180_SetConfig+0x1866>
 8011c76:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011c78:	e0a1      	b.n	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
            phhalHw_Pn5180_SetConfig_FelicaEmdRegBit(pDataParams, wValue, (uint32_t)FELICA_EMD_CONTROL_FELICA_EMD_ENABLE_MASK));
        break;

    case PHHAL_HW_PN5180_CONFIG_SET_FELICA_EMD_LEN_CHECK:
        /* Configure EMD length byte check enable bit in FELICA_EMD_CONTROL Register and shadow register */
        PH_CHECK_SUCCESS_FCT(statusTmp,
 8011c7a:	883b      	ldrh	r3, [r7, #0]
 8011c7c:	2202      	movs	r2, #2
 8011c7e:	4619      	mov	r1, r3
 8011c80:	6878      	ldr	r0, [r7, #4]
 8011c82:	f002 fe93 	bl	80149ac <phhalHw_Pn5180_SetConfig_FelicaEmdRegBit>
 8011c86:	4603      	mov	r3, r0
 8011c88:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8011c8a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011c8c:	2b00      	cmp	r3, #0
 8011c8e:	f000 8088 	beq.w	8011da2 <phhalHw_Pn5180_SetConfig+0x186a>
 8011c92:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011c94:	e093      	b.n	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
            phhalHw_Pn5180_SetConfig_FelicaEmdRegBit(pDataParams, wValue, (uint32_t)FELICA_EMD_CONTROL_FELICA_EMD_LEN_CHECK_ENABLE_MASK));
        break;

    case PHHAL_HW_PN5180_CONFIG_SET_FELICA_EMD_RC_CHECK:
        /* Configure RC byte check enable bit in FELICA_EMD_CONTROL Register and shadow register */
        PH_CHECK_SUCCESS_FCT(statusTmp,
 8011c96:	883b      	ldrh	r3, [r7, #0]
 8011c98:	2204      	movs	r2, #4
 8011c9a:	4619      	mov	r1, r3
 8011c9c:	6878      	ldr	r0, [r7, #4]
 8011c9e:	f002 fe85 	bl	80149ac <phhalHw_Pn5180_SetConfig_FelicaEmdRegBit>
 8011ca2:	4603      	mov	r3, r0
 8011ca4:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8011ca6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011ca8:	2b00      	cmp	r3, #0
 8011caa:	d07c      	beq.n	8011da6 <phhalHw_Pn5180_SetConfig+0x186e>
 8011cac:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011cae:	e086      	b.n	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
            phhalHw_Pn5180_SetConfig_FelicaEmdRegBit(pDataParams, wValue, (uint32_t)FELICA_EMD_CONTROL_FELICA_EMD_RC_CHECK_ENABLE_MASK));
        break;

    case PHHAL_HW_PN5180_CONFIG_SET_FELICA_EMD_PROTOCOL_ERR_CHECK:
        /* Configure Protocol error check enable bit in FELICA_EMD_CONTROL Register and shadow register */
        PH_CHECK_SUCCESS_FCT(statusTmp,
 8011cb0:	883b      	ldrh	r3, [r7, #0]
 8011cb2:	2208      	movs	r2, #8
 8011cb4:	4619      	mov	r1, r3
 8011cb6:	6878      	ldr	r0, [r7, #4]
 8011cb8:	f002 fe78 	bl	80149ac <phhalHw_Pn5180_SetConfig_FelicaEmdRegBit>
 8011cbc:	4603      	mov	r3, r0
 8011cbe:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8011cc0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011cc2:	2b00      	cmp	r3, #0
 8011cc4:	d071      	beq.n	8011daa <phhalHw_Pn5180_SetConfig+0x1872>
 8011cc6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011cc8:	e079      	b.n	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
            phhalHw_Pn5180_SetConfig_FelicaEmdRegBit(pDataParams, wValue, (uint32_t)FELICA_EMD_CONTROL_FELICA_EMD_PROTOCOL_ERR_CHECK_ENABLE_MASK));
        break;

    case PHHAL_HW_PN5180_CONFIG_SET_FELICA_EMD_INTEGRITY_ERR_CHECK:
        /* Configure Integrity error check enable bit in FELICA_EMD_CONTROL Register and shadow register */
        PH_CHECK_SUCCESS_FCT(statusTmp,
 8011cca:	883b      	ldrh	r3, [r7, #0]
 8011ccc:	2210      	movs	r2, #16
 8011cce:	4619      	mov	r1, r3
 8011cd0:	6878      	ldr	r0, [r7, #4]
 8011cd2:	f002 fe6b 	bl	80149ac <phhalHw_Pn5180_SetConfig_FelicaEmdRegBit>
 8011cd6:	4603      	mov	r3, r0
 8011cd8:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8011cda:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011cdc:	2b00      	cmp	r3, #0
 8011cde:	d066      	beq.n	8011dae <phhalHw_Pn5180_SetConfig+0x1876>
 8011ce0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011ce2:	e06c      	b.n	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
            phhalHw_Pn5180_SetConfig_FelicaEmdRegBit(pDataParams, wValue, (uint32_t)FELICA_EMD_CONTROL_FELICA_EMD_INTEGRITY_ERR_CHECK_ENABLE_MASK));
        break;

    case PHHAL_HW_PN5180_CONFIG_SET_FELICA_EMD_LEN_BYTE_MIN:
        /* Configure min length byte value in FELICA_EMD_CONTROL Register and shadow register */
        PH_CHECK_SUCCESS_FCT(statusTmp,
 8011ce4:	8839      	ldrh	r1, [r7, #0]
 8011ce6:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 8011cea:	2208      	movs	r2, #8
 8011cec:	6878      	ldr	r0, [r7, #4]
 8011cee:	f002 fea9 	bl	8014a44 <phhalHw_Pn5180_SetConfig_FelicaEmdRegByte>
 8011cf2:	4603      	mov	r3, r0
 8011cf4:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8011cf6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011cf8:	2b00      	cmp	r3, #0
 8011cfa:	d05a      	beq.n	8011db2 <phhalHw_Pn5180_SetConfig+0x187a>
 8011cfc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011cfe:	e05e      	b.n	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
                (uint32_t)FELICA_EMD_CONTROL_FELICA_EMD_LENGTH_BYTE_MIN_MASK));
        break;

    case PHHAL_HW_PN5180_CONFIG_SET_FELICA_EMD_LEN_BYTE_MAX:
        /* Configure max length byte value in FELICA_EMD_CONTROL Register and shadow register */
        PH_CHECK_SUCCESS_FCT(statusTmp,
 8011d00:	8839      	ldrh	r1, [r7, #0]
 8011d02:	f44f 037f 	mov.w	r3, #16711680	@ 0xff0000
 8011d06:	2210      	movs	r2, #16
 8011d08:	6878      	ldr	r0, [r7, #4]
 8011d0a:	f002 fe9b 	bl	8014a44 <phhalHw_Pn5180_SetConfig_FelicaEmdRegByte>
 8011d0e:	4603      	mov	r3, r0
 8011d10:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8011d12:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011d14:	2b00      	cmp	r3, #0
 8011d16:	d04e      	beq.n	8011db6 <phhalHw_Pn5180_SetConfig+0x187e>
 8011d18:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011d1a:	e050      	b.n	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
                (uint32_t)FELICA_EMD_CONTROL_FELICA_EMD_LENGTH_BYTE_MAX_MASK));
        break;

    case PHHAL_HW_PN5180_CONFIG_SET_FELICA_EMD_RC_BYTE_VAL:
        /* Configure RC byte value in FELICA_EMD_CONTROL Register and shadow register */
        PH_CHECK_SUCCESS_FCT(statusTmp,
 8011d1c:	8839      	ldrh	r1, [r7, #0]
 8011d1e:	f04f 437f 	mov.w	r3, #4278190080	@ 0xff000000
 8011d22:	2218      	movs	r2, #24
 8011d24:	6878      	ldr	r0, [r7, #4]
 8011d26:	f002 fe8d 	bl	8014a44 <phhalHw_Pn5180_SetConfig_FelicaEmdRegByte>
 8011d2a:	4603      	mov	r3, r0
 8011d2c:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8011d2e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011d30:	2b00      	cmp	r3, #0
 8011d32:	d042      	beq.n	8011dba <phhalHw_Pn5180_SetConfig+0x1882>
 8011d34:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011d36:	e042      	b.n	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
                (uint8_t)FELICA_EMD_CONTROL_FELICA_EMD_RC_BYTE_VALUE_POS,
                (uint32_t)FELICA_EMD_CONTROL_FELICA_EMD_RC_BYTE_VALUE_MASK));
        break;

    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_PARAMETER, PH_COMP_HAL);
 8011d38:	f240 2323 	movw	r3, #547	@ 0x223
 8011d3c:	e03f      	b.n	8011dbe <phhalHw_Pn5180_SetConfig+0x1886>
        break;
 8011d3e:	bf00      	nop
 8011d40:	e03c      	b.n	8011dbc <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 8011d42:	bf00      	nop
 8011d44:	e03a      	b.n	8011dbc <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 8011d46:	bf00      	nop
 8011d48:	e038      	b.n	8011dbc <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 8011d4a:	bf00      	nop
 8011d4c:	e036      	b.n	8011dbc <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 8011d4e:	bf00      	nop
 8011d50:	e034      	b.n	8011dbc <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 8011d52:	bf00      	nop
 8011d54:	e032      	b.n	8011dbc <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 8011d56:	bf00      	nop
 8011d58:	e030      	b.n	8011dbc <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 8011d5a:	bf00      	nop
 8011d5c:	e02e      	b.n	8011dbc <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 8011d5e:	bf00      	nop
 8011d60:	e02c      	b.n	8011dbc <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 8011d62:	bf00      	nop
 8011d64:	e02a      	b.n	8011dbc <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 8011d66:	bf00      	nop
 8011d68:	e028      	b.n	8011dbc <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 8011d6a:	bf00      	nop
 8011d6c:	e026      	b.n	8011dbc <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 8011d6e:	bf00      	nop
 8011d70:	e024      	b.n	8011dbc <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 8011d72:	bf00      	nop
 8011d74:	e022      	b.n	8011dbc <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 8011d76:	bf00      	nop
 8011d78:	e020      	b.n	8011dbc <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 8011d7a:	bf00      	nop
 8011d7c:	e01e      	b.n	8011dbc <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 8011d7e:	bf00      	nop
 8011d80:	e01c      	b.n	8011dbc <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 8011d82:	bf00      	nop
 8011d84:	e01a      	b.n	8011dbc <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 8011d86:	bf00      	nop
 8011d88:	e018      	b.n	8011dbc <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 8011d8a:	bf00      	nop
 8011d8c:	e016      	b.n	8011dbc <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 8011d8e:	bf00      	nop
 8011d90:	e014      	b.n	8011dbc <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 8011d92:	bf00      	nop
 8011d94:	e012      	b.n	8011dbc <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 8011d96:	bf00      	nop
 8011d98:	e010      	b.n	8011dbc <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 8011d9a:	bf00      	nop
 8011d9c:	e00e      	b.n	8011dbc <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 8011d9e:	bf00      	nop
 8011da0:	e00c      	b.n	8011dbc <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 8011da2:	bf00      	nop
 8011da4:	e00a      	b.n	8011dbc <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 8011da6:	bf00      	nop
 8011da8:	e008      	b.n	8011dbc <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 8011daa:	bf00      	nop
 8011dac:	e006      	b.n	8011dbc <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 8011dae:	bf00      	nop
 8011db0:	e004      	b.n	8011dbc <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 8011db2:	bf00      	nop
 8011db4:	e002      	b.n	8011dbc <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 8011db6:	bf00      	nop
 8011db8:	e000      	b.n	8011dbc <phhalHw_Pn5180_SetConfig+0x1884>
        break;
 8011dba:	bf00      	nop
    }

    return PH_ERR_SUCCESS;
 8011dbc:	2300      	movs	r3, #0
}
 8011dbe:	4618      	mov	r0, r3
 8011dc0:	3738      	adds	r7, #56	@ 0x38
 8011dc2:	46bd      	mov	sp, r7
 8011dc4:	bdb0      	pop	{r4, r5, r7, pc}
 8011dc6:	bf00      	nop
 8011dc8:	20001be0 	.word	0x20001be0
 8011dcc:	0800f645 	.word	0x0800f645
 8011dd0:	000f4240 	.word	0x000f4240

08011dd4 <phhalHw_Pn5180_GetConfig>:
phStatus_t phhalHw_Pn5180_GetConfig(
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint16_t wConfig,
    uint16_t * pValue
    )
{
 8011dd4:	b580      	push	{r7, lr}
 8011dd6:	b08a      	sub	sp, #40	@ 0x28
 8011dd8:	af02      	add	r7, sp, #8
 8011dda:	60f8      	str	r0, [r7, #12]
 8011ddc:	460b      	mov	r3, r1
 8011dde:	607a      	str	r2, [r7, #4]
 8011de0:	817b      	strh	r3, [r7, #10]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t *   PH_MEMLOC_REM pBuffer = NULL;
 8011de2:	2300      	movs	r3, #0
 8011de4:	61bb      	str	r3, [r7, #24]
    uint16_t    PH_MEMLOC_REM wBufferLen = 0;
 8011de6:	2300      	movs	r3, #0
 8011de8:	82fb      	strh	r3, [r7, #22]
    uint16_t    PH_MEMLOC_REM wBufferSize;
    uint32_t    PH_MEMLOC_REM dwRegister;

    /* Check all the pointers */
    PH_ASSERT_NULL(pValue);
 8011dea:	687b      	ldr	r3, [r7, #4]
 8011dec:	2b00      	cmp	r3, #0
 8011dee:	d101      	bne.n	8011df4 <phhalHw_Pn5180_GetConfig+0x20>
 8011df0:	2321      	movs	r3, #33	@ 0x21
 8011df2:	e281      	b.n	80122f8 <phhalHw_Pn5180_GetConfig+0x524>

    switch(wConfig)
 8011df4:	897b      	ldrh	r3, [r7, #10]
 8011df6:	f248 0250 	movw	r2, #32848	@ 0x8050
 8011dfa:	4293      	cmp	r3, r2
 8011dfc:	f000 817f 	beq.w	80120fe <phhalHw_Pn5180_GetConfig+0x32a>
 8011e00:	f248 0250 	movw	r2, #32848	@ 0x8050
 8011e04:	4293      	cmp	r3, r2
 8011e06:	f300 8273 	bgt.w	80122f0 <phhalHw_Pn5180_GetConfig+0x51c>
 8011e0a:	f248 0212 	movw	r2, #32786	@ 0x8012
 8011e0e:	4293      	cmp	r3, r2
 8011e10:	f000 814c 	beq.w	80120ac <phhalHw_Pn5180_GetConfig+0x2d8>
 8011e14:	f248 0212 	movw	r2, #32786	@ 0x8012
 8011e18:	4293      	cmp	r3, r2
 8011e1a:	f300 8269 	bgt.w	80122f0 <phhalHw_Pn5180_GetConfig+0x51c>
 8011e1e:	f248 0211 	movw	r2, #32785	@ 0x8011
 8011e22:	4293      	cmp	r3, r2
 8011e24:	f000 8131 	beq.w	801208a <phhalHw_Pn5180_GetConfig+0x2b6>
 8011e28:	f248 0211 	movw	r2, #32785	@ 0x8011
 8011e2c:	4293      	cmp	r3, r2
 8011e2e:	f300 825f 	bgt.w	80122f0 <phhalHw_Pn5180_GetConfig+0x51c>
 8011e32:	2b5f      	cmp	r3, #95	@ 0x5f
 8011e34:	f300 80ca 	bgt.w	8011fcc <phhalHw_Pn5180_GetConfig+0x1f8>
 8011e38:	2b00      	cmp	r3, #0
 8011e3a:	f2c0 8259 	blt.w	80122f0 <phhalHw_Pn5180_GetConfig+0x51c>
 8011e3e:	2b5f      	cmp	r3, #95	@ 0x5f
 8011e40:	f200 8256 	bhi.w	80122f0 <phhalHw_Pn5180_GetConfig+0x51c>
 8011e44:	a201      	add	r2, pc, #4	@ (adr r2, 8011e4c <phhalHw_Pn5180_GetConfig+0x78>)
 8011e46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011e4a:	bf00      	nop
 8011e4c:	08011ff3 	.word	0x08011ff3
 8011e50:	08011ff3 	.word	0x08011ff3
 8011e54:	08011ff3 	.word	0x08011ff3
 8011e58:	08011ff3 	.word	0x08011ff3
 8011e5c:	08012003 	.word	0x08012003
 8011e60:	080122f1 	.word	0x080122f1
 8011e64:	08011ff3 	.word	0x08011ff3
 8011e68:	08011ff3 	.word	0x08011ff3
 8011e6c:	08011ff3 	.word	0x08011ff3
 8011e70:	08011ff3 	.word	0x08011ff3
 8011e74:	08011ff3 	.word	0x08011ff3
 8011e78:	08011ff3 	.word	0x08011ff3
 8011e7c:	08011ff3 	.word	0x08011ff3
 8011e80:	0801200d 	.word	0x0801200d
 8011e84:	08012051 	.word	0x08012051
 8011e88:	08011ff3 	.word	0x08011ff3
 8011e8c:	080122f1 	.word	0x080122f1
 8011e90:	080122f1 	.word	0x080122f1
 8011e94:	080122f1 	.word	0x080122f1
 8011e98:	080120dd 	.word	0x080120dd
 8011e9c:	080120e7 	.word	0x080120e7
 8011ea0:	080122f1 	.word	0x080122f1
 8011ea4:	080122f1 	.word	0x080122f1
 8011ea8:	080122f1 	.word	0x080122f1
 8011eac:	080122f1 	.word	0x080122f1
 8011eb0:	080122f1 	.word	0x080122f1
 8011eb4:	080122f1 	.word	0x080122f1
 8011eb8:	080122f1 	.word	0x080122f1
 8011ebc:	080122f1 	.word	0x080122f1
 8011ec0:	080122f1 	.word	0x080122f1
 8011ec4:	080122f1 	.word	0x080122f1
 8011ec8:	080122f1 	.word	0x080122f1
 8011ecc:	080120f1 	.word	0x080120f1
 8011ed0:	080122a5 	.word	0x080122a5
 8011ed4:	080122f1 	.word	0x080122f1
 8011ed8:	080122f1 	.word	0x080122f1
 8011edc:	080122f1 	.word	0x080122f1
 8011ee0:	080122f1 	.word	0x080122f1
 8011ee4:	080122f1 	.word	0x080122f1
 8011ee8:	080122f1 	.word	0x080122f1
 8011eec:	080122f1 	.word	0x080122f1
 8011ef0:	080122f1 	.word	0x080122f1
 8011ef4:	080122f1 	.word	0x080122f1
 8011ef8:	080122f1 	.word	0x080122f1
 8011efc:	080122f1 	.word	0x080122f1
 8011f00:	080122f1 	.word	0x080122f1
 8011f04:	0801210d 	.word	0x0801210d
 8011f08:	08012003 	.word	0x08012003
 8011f0c:	08012127 	.word	0x08012127
 8011f10:	08012131 	.word	0x08012131
 8011f14:	0801215f 	.word	0x0801215f
 8011f18:	0801218d 	.word	0x0801218d
 8011f1c:	080121bb 	.word	0x080121bb
 8011f20:	080122f1 	.word	0x080122f1
 8011f24:	080122f1 	.word	0x080122f1
 8011f28:	080122f1 	.word	0x080122f1
 8011f2c:	080122f1 	.word	0x080122f1
 8011f30:	080122f1 	.word	0x080122f1
 8011f34:	080122f1 	.word	0x080122f1
 8011f38:	080122f1 	.word	0x080122f1
 8011f3c:	080122f1 	.word	0x080122f1
 8011f40:	080122f1 	.word	0x080122f1
 8011f44:	080122f1 	.word	0x080122f1
 8011f48:	080122f1 	.word	0x080122f1
 8011f4c:	080122f1 	.word	0x080122f1
 8011f50:	080122f1 	.word	0x080122f1
 8011f54:	080122f1 	.word	0x080122f1
 8011f58:	080122f1 	.word	0x080122f1
 8011f5c:	080122f1 	.word	0x080122f1
 8011f60:	080122f1 	.word	0x080122f1
 8011f64:	080122f1 	.word	0x080122f1
 8011f68:	080122f1 	.word	0x080122f1
 8011f6c:	080122f1 	.word	0x080122f1
 8011f70:	080122f1 	.word	0x080122f1
 8011f74:	080122f1 	.word	0x080122f1
 8011f78:	080122f1 	.word	0x080122f1
 8011f7c:	080122f1 	.word	0x080122f1
 8011f80:	080122f1 	.word	0x080122f1
 8011f84:	080122f1 	.word	0x080122f1
 8011f88:	080122f1 	.word	0x080122f1
 8011f8c:	080122f1 	.word	0x080122f1
 8011f90:	080122f1 	.word	0x080122f1
 8011f94:	08012239 	.word	0x08012239
 8011f98:	08012205 	.word	0x08012205
 8011f9c:	0801222b 	.word	0x0801222b
 8011fa0:	0801226f 	.word	0x0801226f
 8011fa4:	080122f1 	.word	0x080122f1
 8011fa8:	080122f1 	.word	0x080122f1
 8011fac:	080122f1 	.word	0x080122f1
 8011fb0:	08012221 	.word	0x08012221
 8011fb4:	08011fd7 	.word	0x08011fd7
 8011fb8:	080122f1 	.word	0x080122f1
 8011fbc:	08012213 	.word	0x08012213
 8011fc0:	080122f1 	.word	0x080122f1
 8011fc4:	08011fe5 	.word	0x08011fe5
 8011fc8:	080122b3 	.word	0x080122b3
 8011fcc:	f248 0210 	movw	r2, #32784	@ 0x8010
 8011fd0:	4293      	cmp	r3, r2
 8011fd2:	d055      	beq.n	8012080 <phhalHw_Pn5180_GetConfig+0x2ac>
 8011fd4:	e18c      	b.n	80122f0 <phhalHw_Pn5180_GetConfig+0x51c>
    {

    case PHHAL_HW_CONFIG_OPE_MODE:
        *pValue = pDataParams->bOpeMode;
 8011fd6:	68fb      	ldr	r3, [r7, #12]
 8011fd8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8011fdc:	461a      	mov	r2, r3
 8011fde:	687b      	ldr	r3, [r7, #4]
 8011fe0:	801a      	strh	r2, [r3, #0]
        break;
 8011fe2:	e188      	b.n	80122f6 <phhalHw_Pn5180_GetConfig+0x522>

    case PHHAL_HW_CONFIG_SET_EMD:
        *pValue = pDataParams->bEmdFlag;
 8011fe4:	68fb      	ldr	r3, [r7, #12]
 8011fe6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8011fea:	461a      	mov	r2, r3
 8011fec:	687b      	ldr	r3, [r7, #4]
 8011fee:	801a      	strh	r2, [r3, #0]
        break;
 8011ff0:	e181      	b.n	80122f6 <phhalHw_Pn5180_GetConfig+0x522>
    case PHHAL_HW_CONFIG_SUBCARRIER:
    case PHHAL_HW_CONFIG_TXWAIT_US:
    case PHHAL_HW_CONFIG_RXWAIT_US:

        /* Read config from shadow */
        *pValue = pDataParams->wCfgShadow[wConfig];
 8011ff2:	897a      	ldrh	r2, [r7, #10]
 8011ff4:	68fb      	ldr	r3, [r7, #12]
 8011ff6:	322c      	adds	r2, #44	@ 0x2c
 8011ff8:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8011ffc:	687b      	ldr	r3, [r7, #4]
 8011ffe:	801a      	strh	r2, [r3, #0]
        break;
 8012000:	e179      	b.n	80122f6 <phhalHw_Pn5180_GetConfig+0x522>

    case PHHAL_HW_CONFIG_TXBUFFER_OFFSET:
    case PHHAL_HW_CONFIG_RXLASTBITS:

        *pValue = pDataParams->wAdditionalInfo;
 8012002:	68fb      	ldr	r3, [r7, #12]
 8012004:	8e1a      	ldrh	r2, [r3, #48]	@ 0x30
 8012006:	687b      	ldr	r3, [r7, #4]
 8012008:	801a      	strh	r2, [r3, #0]
        break;
 801200a:	e174      	b.n	80122f6 <phhalHw_Pn5180_GetConfig+0x522>

    case PHHAL_HW_CONFIG_TIMEOUT_VALUE_US:

        if (pDataParams->bTimeoutUnit == PHHAL_HW_TIME_MICROSECONDS)
 801200c:	68fb      	ldr	r3, [r7, #12]
 801200e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8012012:	2b00      	cmp	r3, #0
 8012014:	d107      	bne.n	8012026 <phhalHw_Pn5180_GetConfig+0x252>
        {
            *pValue = pDataParams->wCfgShadow[wConfig];
 8012016:	897a      	ldrh	r2, [r7, #10]
 8012018:	68fb      	ldr	r3, [r7, #12]
 801201a:	322c      	adds	r2, #44	@ 0x2c
 801201c:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8012020:	687b      	ldr	r3, [r7, #4]
 8012022:	801a      	strh	r2, [r3, #0]
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_PARAMETER_OVERFLOW, PH_COMP_HAL);
            }
            *pValue = pDataParams->wCfgShadow[PHHAL_HW_CONFIG_TIMEOUT_VALUE_MS] * 1000U;
        }
        break;
 8012024:	e167      	b.n	80122f6 <phhalHw_Pn5180_GetConfig+0x522>
            if (pDataParams->wCfgShadow[PHHAL_HW_CONFIG_TIMEOUT_VALUE_MS] > (0xFFFFU / 1000U))
 8012026:	68fb      	ldr	r3, [r7, #12]
 8012028:	f8b3 3074 	ldrh.w	r3, [r3, #116]	@ 0x74
 801202c:	2b41      	cmp	r3, #65	@ 0x41
 801202e:	d902      	bls.n	8012036 <phhalHw_Pn5180_GetConfig+0x262>
                return PH_ADD_COMPCODE_FIXED(PH_ERR_PARAMETER_OVERFLOW, PH_COMP_HAL);
 8012030:	f240 2322 	movw	r3, #546	@ 0x222
 8012034:	e160      	b.n	80122f8 <phhalHw_Pn5180_GetConfig+0x524>
            *pValue = pDataParams->wCfgShadow[PHHAL_HW_CONFIG_TIMEOUT_VALUE_MS] * 1000U;
 8012036:	68fb      	ldr	r3, [r7, #12]
 8012038:	f8b3 3074 	ldrh.w	r3, [r3, #116]	@ 0x74
 801203c:	461a      	mov	r2, r3
 801203e:	0152      	lsls	r2, r2, #5
 8012040:	1ad2      	subs	r2, r2, r3
 8012042:	0092      	lsls	r2, r2, #2
 8012044:	4413      	add	r3, r2
 8012046:	00db      	lsls	r3, r3, #3
 8012048:	b29a      	uxth	r2, r3
 801204a:	687b      	ldr	r3, [r7, #4]
 801204c:	801a      	strh	r2, [r3, #0]
        break;
 801204e:	e152      	b.n	80122f6 <phhalHw_Pn5180_GetConfig+0x522>

    case PHHAL_HW_CONFIG_TIMEOUT_VALUE_MS:

        if (pDataParams->bTimeoutUnit == PHHAL_HW_TIME_MILLISECONDS)
 8012050:	68fb      	ldr	r3, [r7, #12]
 8012052:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8012056:	2b01      	cmp	r3, #1
 8012058:	d107      	bne.n	801206a <phhalHw_Pn5180_GetConfig+0x296>
        {
            *pValue = pDataParams->wCfgShadow[wConfig];
 801205a:	897a      	ldrh	r2, [r7, #10]
 801205c:	68fb      	ldr	r3, [r7, #12]
 801205e:	322c      	adds	r2, #44	@ 0x2c
 8012060:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8012064:	687b      	ldr	r3, [r7, #4]
 8012066:	801a      	strh	r2, [r3, #0]
        }
        else
        {
            *pValue = pDataParams->wCfgShadow[PHHAL_HW_CONFIG_TIMEOUT_VALUE_US] / 1000U;
        }
        break;
 8012068:	e145      	b.n	80122f6 <phhalHw_Pn5180_GetConfig+0x522>
            *pValue = pDataParams->wCfgShadow[PHHAL_HW_CONFIG_TIMEOUT_VALUE_US] / 1000U;
 801206a:	68fb      	ldr	r3, [r7, #12]
 801206c:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8012070:	4a9b      	ldr	r2, [pc, #620]	@ (80122e0 <phhalHw_Pn5180_GetConfig+0x50c>)
 8012072:	fba2 2303 	umull	r2, r3, r2, r3
 8012076:	099b      	lsrs	r3, r3, #6
 8012078:	b29a      	uxth	r2, r3
 801207a:	687b      	ldr	r3, [r7, #4]
 801207c:	801a      	strh	r2, [r3, #0]
        break;
 801207e:	e13a      	b.n	80122f6 <phhalHw_Pn5180_GetConfig+0x522>

    case PHHAL_HW_CONFIG_TIMING_MODE:

        *pValue = pDataParams->wTimingMode;
 8012080:	68fb      	ldr	r3, [r7, #12]
 8012082:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8012084:	687b      	ldr	r3, [r7, #4]
 8012086:	801a      	strh	r2, [r3, #0]
        break;
 8012088:	e135      	b.n	80122f6 <phhalHw_Pn5180_GetConfig+0x522>

    case PHHAL_HW_CONFIG_TIMING_US:

        if (pDataParams->dwTimingUs > 0xFFFFU)
 801208a:	68fb      	ldr	r3, [r7, #12]
 801208c:	6a1b      	ldr	r3, [r3, #32]
 801208e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8012092:	d302      	bcc.n	801209a <phhalHw_Pn5180_GetConfig+0x2c6>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_PARAMETER_OVERFLOW, PH_COMP_HAL);
 8012094:	f240 2322 	movw	r3, #546	@ 0x222
 8012098:	e12e      	b.n	80122f8 <phhalHw_Pn5180_GetConfig+0x524>
        }

        *pValue = (uint16_t)pDataParams->dwTimingUs;
 801209a:	68fb      	ldr	r3, [r7, #12]
 801209c:	6a1b      	ldr	r3, [r3, #32]
 801209e:	b29a      	uxth	r2, r3
 80120a0:	687b      	ldr	r3, [r7, #4]
 80120a2:	801a      	strh	r2, [r3, #0]
        pDataParams->dwTimingUs = 0U;
 80120a4:	68fb      	ldr	r3, [r7, #12]
 80120a6:	2200      	movs	r2, #0
 80120a8:	621a      	str	r2, [r3, #32]
        break;
 80120aa:	e124      	b.n	80122f6 <phhalHw_Pn5180_GetConfig+0x522>

    case PHHAL_HW_CONFIG_TIMING_MS:

        if (pDataParams->dwTimingUs > (0xFFFFU * 1000U))
 80120ac:	68fb      	ldr	r3, [r7, #12]
 80120ae:	6a1b      	ldr	r3, [r3, #32]
 80120b0:	4a8c      	ldr	r2, [pc, #560]	@ (80122e4 <phhalHw_Pn5180_GetConfig+0x510>)
 80120b2:	4293      	cmp	r3, r2
 80120b4:	d905      	bls.n	80120c2 <phhalHw_Pn5180_GetConfig+0x2ee>
        {
            pDataParams->dwTimingUs = 0U;
 80120b6:	68fb      	ldr	r3, [r7, #12]
 80120b8:	2200      	movs	r2, #0
 80120ba:	621a      	str	r2, [r3, #32]
            return PH_ADD_COMPCODE_FIXED(PH_ERR_PARAMETER_OVERFLOW, PH_COMP_HAL);
 80120bc:	f240 2322 	movw	r3, #546	@ 0x222
 80120c0:	e11a      	b.n	80122f8 <phhalHw_Pn5180_GetConfig+0x524>
        }

        *pValue = (uint16_t)(pDataParams->dwTimingUs / 1000U);
 80120c2:	68fb      	ldr	r3, [r7, #12]
 80120c4:	6a1b      	ldr	r3, [r3, #32]
 80120c6:	4a86      	ldr	r2, [pc, #536]	@ (80122e0 <phhalHw_Pn5180_GetConfig+0x50c>)
 80120c8:	fba2 2303 	umull	r2, r3, r2, r3
 80120cc:	099b      	lsrs	r3, r3, #6
 80120ce:	b29a      	uxth	r2, r3
 80120d0:	687b      	ldr	r3, [r7, #4]
 80120d2:	801a      	strh	r2, [r3, #0]
        pDataParams->dwTimingUs = 0U;
 80120d4:	68fb      	ldr	r3, [r7, #12]
 80120d6:	2200      	movs	r2, #0
 80120d8:	621a      	str	r2, [r3, #32]
        break;
 80120da:	e10c      	b.n	80122f6 <phhalHw_Pn5180_GetConfig+0x522>

    case PHHAL_HW_CONFIG_FIELD_OFF_TIME:

        *pValue = pDataParams->wFieldOffTime;
 80120dc:	68fb      	ldr	r3, [r7, #12]
 80120de:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80120e0:	687b      	ldr	r3, [r7, #4]
 80120e2:	801a      	strh	r2, [r3, #0]
        break;
 80120e4:	e107      	b.n	80122f6 <phhalHw_Pn5180_GetConfig+0x522>

    case PHHAL_HW_CONFIG_FIELD_RECOVERY_TIME:

        *pValue = pDataParams->wFieldRecoveryTime;
 80120e6:	68fb      	ldr	r3, [r7, #12]
 80120e8:	8dda      	ldrh	r2, [r3, #46]	@ 0x2e
 80120ea:	687b      	ldr	r3, [r7, #4]
 80120ec:	801a      	strh	r2, [r3, #0]
        break;
 80120ee:	e102      	b.n	80122f6 <phhalHw_Pn5180_GetConfig+0x522>

    case PHHAL_HW_CONFIG_JEWEL_MODE:

        /* Write configuration data into shadow */
        *pValue = pDataParams->bJewelActivated;
 80120f0:	68fb      	ldr	r3, [r7, #12]
 80120f2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80120f6:	461a      	mov	r2, r3
 80120f8:	687b      	ldr	r3, [r7, #4]
 80120fa:	801a      	strh	r2, [r3, #0]
        break;
 80120fc:	e0fb      	b.n	80122f6 <phhalHw_Pn5180_GetConfig+0x522>

    case PHHAL_HW_CONFIG_RFRESET_ON_TIMEOUT:

        *pValue = pDataParams->bRfResetAfterTo;
 80120fe:	68fb      	ldr	r3, [r7, #12]
 8012100:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8012104:	461a      	mov	r2, r3
 8012106:	687b      	ldr	r3, [r7, #4]
 8012108:	801a      	strh	r2, [r3, #0]
        break;
 801210a:	e0f4      	b.n	80122f6 <phhalHw_Pn5180_GetConfig+0x522>

    case PHHAL_HW_CONFIG_DISABLE_MF_CRYPTO1:

        /* Check Crypto1On Status */
        if ( pDataParams->bMfcCryptoEnabled == PH_ON)
 801210c:	68fb      	ldr	r3, [r7, #12]
 801210e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8012112:	2b01      	cmp	r3, #1
 8012114:	d103      	bne.n	801211e <phhalHw_Pn5180_GetConfig+0x34a>
        {
            *pValue = PH_OFF; /* OFF in this case means "Crypto1 not disabled --> enabled" */
 8012116:	687b      	ldr	r3, [r7, #4]
 8012118:	2200      	movs	r2, #0
 801211a:	801a      	strh	r2, [r3, #0]
        }
        else
        {
            *pValue = PH_ON; /* ON in this case means "Crypto1 is disabled" */
        }
        break;
 801211c:	e0eb      	b.n	80122f6 <phhalHw_Pn5180_GetConfig+0x522>
            *pValue = PH_ON; /* ON in this case means "Crypto1 is disabled" */
 801211e:	687b      	ldr	r3, [r7, #4]
 8012120:	2201      	movs	r2, #1
 8012122:	801a      	strh	r2, [r3, #0]
        break;
 8012124:	e0e7      	b.n	80122f6 <phhalHw_Pn5180_GetConfig+0x522>

    case PHHAL_HW_CONFIG_RXBUFFER_STARTPOS:

        /* Return parameter */
        *pValue = pDataParams->wRxBufStartPos;
 8012126:	68fb      	ldr	r3, [r7, #12]
 8012128:	8bda      	ldrh	r2, [r3, #30]
 801212a:	687b      	ldr	r3, [r7, #4]
 801212c:	801a      	strh	r2, [r3, #0]
        break;
 801212e:	e0e2      	b.n	80122f6 <phhalHw_Pn5180_GetConfig+0x522>

    case PHHAL_HW_CONFIG_RXBUFFER_BUFSIZE:

        /* Retrieve RxBuffer parameters */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_GetRxBuffer(pDataParams, PH_ON, &pBuffer, &wBufferLen, &wBufferSize));
 8012130:	f107 0116 	add.w	r1, r7, #22
 8012134:	f107 0218 	add.w	r2, r7, #24
 8012138:	f107 0314 	add.w	r3, r7, #20
 801213c:	9300      	str	r3, [sp, #0]
 801213e:	460b      	mov	r3, r1
 8012140:	2101      	movs	r1, #1
 8012142:	68f8      	ldr	r0, [r7, #12]
 8012144:	f002 f873 	bl	801422e <phhalHw_Pn5180_GetRxBuffer>
 8012148:	4603      	mov	r3, r0
 801214a:	83fb      	strh	r3, [r7, #30]
 801214c:	8bfb      	ldrh	r3, [r7, #30]
 801214e:	2b00      	cmp	r3, #0
 8012150:	d001      	beq.n	8012156 <phhalHw_Pn5180_GetConfig+0x382>
 8012152:	8bfb      	ldrh	r3, [r7, #30]
 8012154:	e0d0      	b.n	80122f8 <phhalHw_Pn5180_GetConfig+0x524>

        /* Return parameter */
        *pValue = wBufferSize;
 8012156:	8aba      	ldrh	r2, [r7, #20]
 8012158:	687b      	ldr	r3, [r7, #4]
 801215a:	801a      	strh	r2, [r3, #0]
        break;
 801215c:	e0cb      	b.n	80122f6 <phhalHw_Pn5180_GetConfig+0x522>

    case PHHAL_HW_CONFIG_TXBUFFER_BUFSIZE:

        /* Retrieve TxBuffer parameters */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_GetTxBuffer(pDataParams, PH_ON, &pBuffer, &wBufferLen, &wBufferSize));
 801215e:	f107 0116 	add.w	r1, r7, #22
 8012162:	f107 0218 	add.w	r2, r7, #24
 8012166:	f107 0314 	add.w	r3, r7, #20
 801216a:	9300      	str	r3, [sp, #0]
 801216c:	460b      	mov	r3, r1
 801216e:	2101      	movs	r1, #1
 8012170:	68f8      	ldr	r0, [r7, #12]
 8012172:	f002 f820 	bl	80141b6 <phhalHw_Pn5180_GetTxBuffer>
 8012176:	4603      	mov	r3, r0
 8012178:	83fb      	strh	r3, [r7, #30]
 801217a:	8bfb      	ldrh	r3, [r7, #30]
 801217c:	2b00      	cmp	r3, #0
 801217e:	d001      	beq.n	8012184 <phhalHw_Pn5180_GetConfig+0x3b0>
 8012180:	8bfb      	ldrh	r3, [r7, #30]
 8012182:	e0b9      	b.n	80122f8 <phhalHw_Pn5180_GetConfig+0x524>

        /* Return parameter */
        *pValue = wBufferSize;
 8012184:	8aba      	ldrh	r2, [r7, #20]
 8012186:	687b      	ldr	r3, [r7, #4]
 8012188:	801a      	strh	r2, [r3, #0]
        break;
 801218a:	e0b4      	b.n	80122f6 <phhalHw_Pn5180_GetConfig+0x522>

    case PHHAL_HW_CONFIG_TXBUFFER_LENGTH:

        /* Retrieve TxBuffer parameters */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_GetTxBuffer(pDataParams, PH_ON, &pBuffer, &wBufferLen, &wBufferSize));
 801218c:	f107 0116 	add.w	r1, r7, #22
 8012190:	f107 0218 	add.w	r2, r7, #24
 8012194:	f107 0314 	add.w	r3, r7, #20
 8012198:	9300      	str	r3, [sp, #0]
 801219a:	460b      	mov	r3, r1
 801219c:	2101      	movs	r1, #1
 801219e:	68f8      	ldr	r0, [r7, #12]
 80121a0:	f002 f809 	bl	80141b6 <phhalHw_Pn5180_GetTxBuffer>
 80121a4:	4603      	mov	r3, r0
 80121a6:	83fb      	strh	r3, [r7, #30]
 80121a8:	8bfb      	ldrh	r3, [r7, #30]
 80121aa:	2b00      	cmp	r3, #0
 80121ac:	d001      	beq.n	80121b2 <phhalHw_Pn5180_GetConfig+0x3de>
 80121ae:	8bfb      	ldrh	r3, [r7, #30]
 80121b0:	e0a2      	b.n	80122f8 <phhalHw_Pn5180_GetConfig+0x524>

        /* Return parameter */
        *pValue = wBufferLen;
 80121b2:	8afa      	ldrh	r2, [r7, #22]
 80121b4:	687b      	ldr	r3, [r7, #4]
 80121b6:	801a      	strh	r2, [r3, #0]
        break;
 80121b8:	e09d      	b.n	80122f6 <phhalHw_Pn5180_GetConfig+0x522>

    case PHHAL_HW_CONFIG_TXBUFFER:

        /* Retrieve TxBuffer parameters */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_GetTxBuffer(pDataParams, PH_ON, &pBuffer, &wBufferLen, &wBufferSize));
 80121ba:	f107 0116 	add.w	r1, r7, #22
 80121be:	f107 0218 	add.w	r2, r7, #24
 80121c2:	f107 0314 	add.w	r3, r7, #20
 80121c6:	9300      	str	r3, [sp, #0]
 80121c8:	460b      	mov	r3, r1
 80121ca:	2101      	movs	r1, #1
 80121cc:	68f8      	ldr	r0, [r7, #12]
 80121ce:	f001 fff2 	bl	80141b6 <phhalHw_Pn5180_GetTxBuffer>
 80121d2:	4603      	mov	r3, r0
 80121d4:	83fb      	strh	r3, [r7, #30]
 80121d6:	8bfb      	ldrh	r3, [r7, #30]
 80121d8:	2b00      	cmp	r3, #0
 80121da:	d001      	beq.n	80121e0 <phhalHw_Pn5180_GetConfig+0x40c>
 80121dc:	8bfb      	ldrh	r3, [r7, #30]
 80121de:	e08b      	b.n	80122f8 <phhalHw_Pn5180_GetConfig+0x524>

        /* Check additional info parameter */
        if (pDataParams->wAdditionalInfo >= pDataParams->wTxBufSize)
 80121e0:	68fb      	ldr	r3, [r7, #12]
 80121e2:	8e1a      	ldrh	r2, [r3, #48]	@ 0x30
 80121e4:	68fb      	ldr	r3, [r7, #12]
 80121e6:	8a1b      	ldrh	r3, [r3, #16]
 80121e8:	429a      	cmp	r2, r3
 80121ea:	d302      	bcc.n	80121f2 <phhalHw_Pn5180_GetConfig+0x41e>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_BUFFER_OVERFLOW, PH_COMP_HAL);
 80121ec:	f44f 7301 	mov.w	r3, #516	@ 0x204
 80121f0:	e082      	b.n	80122f8 <phhalHw_Pn5180_GetConfig+0x524>
        }

        /* Retrieve TxBuffer byte */
        *pValue = (uint16_t)pBuffer[pDataParams->wAdditionalInfo];
 80121f2:	69bb      	ldr	r3, [r7, #24]
 80121f4:	68fa      	ldr	r2, [r7, #12]
 80121f6:	8e12      	ldrh	r2, [r2, #48]	@ 0x30
 80121f8:	4413      	add	r3, r2
 80121fa:	781b      	ldrb	r3, [r3, #0]
 80121fc:	461a      	mov	r2, r3
 80121fe:	687b      	ldr	r3, [r7, #4]
 8012200:	801a      	strh	r2, [r3, #0]
        break;
 8012202:	e078      	b.n	80122f6 <phhalHw_Pn5180_GetConfig+0x522>

    case PHHAL_HW_CONFIG_RXMULTIPLE:
        *pValue =  pDataParams->bRxMultiple;
 8012204:	68fb      	ldr	r3, [r7, #12]
 8012206:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801220a:	461a      	mov	r2, r3
 801220c:	687b      	ldr	r3, [r7, #4]
 801220e:	801a      	strh	r2, [r3, #0]
        break;
 8012210:	e071      	b.n	80122f6 <phhalHw_Pn5180_GetConfig+0x522>

    case PHHAL_HW_CONFIG_NFCIP_STARTBYTE:
        *pValue = pDataParams->bNfcipMode;
 8012212:	68fb      	ldr	r3, [r7, #12]
 8012214:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8012218:	461a      	mov	r2, r3
 801221a:	687b      	ldr	r3, [r7, #4]
 801221c:	801a      	strh	r2, [r3, #0]
        break;
 801221e:	e06a      	b.n	80122f6 <phhalHw_Pn5180_GetConfig+0x522>

    case PHHAL_HW_CONFIG_TARGET_DATARATE_FRAMING:
        *pValue = pDataParams->wTargetMode;
 8012220:	68fb      	ldr	r3, [r7, #12]
 8012222:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 8012224:	687b      	ldr	r3, [r7, #4]
 8012226:	801a      	strh	r2, [r3, #0]
        break;
 8012228:	e065      	b.n	80122f6 <phhalHw_Pn5180_GetConfig+0x522>

    case PHHAL_HW_CONFIG_ACTIVEMODE:
        /* Return parameter */
        *pValue = (uint16_t)pDataParams->bActiveMode;
 801222a:	68fb      	ldr	r3, [r7, #12]
 801222c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8012230:	461a      	mov	r2, r3
 8012232:	687b      	ldr	r3, [r7, #4]
 8012234:	801a      	strh	r2, [r3, #0]
        break;
 8012236:	e05e      	b.n	80122f6 <phhalHw_Pn5180_GetConfig+0x522>

    case PHHAL_HW_CONFIG_EXT_RF_ON:
        /* Retrieve Status register */
        PH_CHECK_SUCCESS_FCT(statusTmp,
 8012238:	f107 0310 	add.w	r3, r7, #16
 801223c:	461a      	mov	r2, r3
 801223e:	211d      	movs	r1, #29
 8012240:	68f8      	ldr	r0, [r7, #12]
 8012242:	f001 f9fb 	bl	801363c <phhalHw_Pn5180_Instr_ReadRegister>
 8012246:	4603      	mov	r3, r0
 8012248:	83fb      	strh	r3, [r7, #30]
 801224a:	8bfb      	ldrh	r3, [r7, #30]
 801224c:	2b00      	cmp	r3, #0
 801224e:	d001      	beq.n	8012254 <phhalHw_Pn5180_GetConfig+0x480>
 8012250:	8bfb      	ldrh	r3, [r7, #30]
 8012252:	e051      	b.n	80122f8 <phhalHw_Pn5180_GetConfig+0x524>
            phhalHw_Pn5180_Instr_ReadRegister(pDataParams, RF_STATUS, &dwRegister));

        /* Check EXT_RF_ON bit */
        if (0U != (dwRegister & RF_STATUS_RF_DET_STATUS_MASK))
 8012254:	693b      	ldr	r3, [r7, #16]
 8012256:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 801225a:	2b00      	cmp	r3, #0
 801225c:	d003      	beq.n	8012266 <phhalHw_Pn5180_GetConfig+0x492>
        {
            *pValue = PH_ON; /* ON if external RF field is detected */
 801225e:	687b      	ldr	r3, [r7, #4]
 8012260:	2201      	movs	r2, #1
 8012262:	801a      	strh	r2, [r3, #0]
        }
        else
        {
            *pValue = PH_OFF; /* OFF if no external RF field is detected */
        }
        break;
 8012264:	e047      	b.n	80122f6 <phhalHw_Pn5180_GetConfig+0x522>
            *pValue = PH_OFF; /* OFF if no external RF field is detected */
 8012266:	687b      	ldr	r3, [r7, #4]
 8012268:	2200      	movs	r2, #0
 801226a:	801a      	strh	r2, [r3, #0]
        break;
 801226c:	e043      	b.n	80122f6 <phhalHw_Pn5180_GetConfig+0x522>
    case PHHAL_HW_CONFIG_MFHALTED:
    {
        PH_CHECK_SUCCESS_FCT(statusTmp,
 801226e:	f107 0310 	add.w	r3, r7, #16
 8012272:	461a      	mov	r2, r3
 8012274:	2100      	movs	r1, #0
 8012276:	68f8      	ldr	r0, [r7, #12]
 8012278:	f001 f9e0 	bl	801363c <phhalHw_Pn5180_Instr_ReadRegister>
 801227c:	4603      	mov	r3, r0
 801227e:	83fb      	strh	r3, [r7, #30]
 8012280:	8bfb      	ldrh	r3, [r7, #30]
 8012282:	2b00      	cmp	r3, #0
 8012284:	d001      	beq.n	801228a <phhalHw_Pn5180_GetConfig+0x4b6>
 8012286:	8bfb      	ldrh	r3, [r7, #30]
 8012288:	e036      	b.n	80122f8 <phhalHw_Pn5180_GetConfig+0x524>
            phhalHw_Pn5180_Instr_ReadRegister(pDataParams, SYSTEM_CONFIG, &dwRegister));
        if(0U != (dwRegister & SYSTEM_CONFIG_AUTOCOLL_STATE_A_MASK))
 801228a:	693b      	ldr	r3, [r7, #16]
 801228c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8012290:	2b00      	cmp	r3, #0
 8012292:	d003      	beq.n	801229c <phhalHw_Pn5180_GetConfig+0x4c8>
        {
            *pValue = PH_ON;
 8012294:	687b      	ldr	r3, [r7, #4]
 8012296:	2201      	movs	r2, #1
 8012298:	801a      	strh	r2, [r3, #0]
        }
        else
        {
            *pValue = PH_OFF;
        }
        break;
 801229a:	e02c      	b.n	80122f6 <phhalHw_Pn5180_GetConfig+0x522>
            *pValue = PH_OFF;
 801229c:	687b      	ldr	r3, [r7, #4]
 801229e:	2200      	movs	r2, #0
 80122a0:	801a      	strh	r2, [r3, #0]
        break;
 80122a2:	e028      	b.n	80122f6 <phhalHw_Pn5180_GetConfig+0x522>
    }

    case PHHAL_HW_CONFIG_CARD_TYPE:
        *pValue = pDataParams->bCardType;
 80122a4:	68fb      	ldr	r3, [r7, #12]
 80122a6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80122aa:	461a      	mov	r2, r3
 80122ac:	687b      	ldr	r3, [r7, #4]
 80122ae:	801a      	strh	r2, [r3, #0]
        break;
 80122b0:	e021      	b.n	80122f6 <phhalHw_Pn5180_GetConfig+0x522>

    case PHHAL_HW_CONFIG_INT_RF_ON:
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_ReadRegister(pDataParams, RF_STATUS, &dwRegister));
 80122b2:	f107 0310 	add.w	r3, r7, #16
 80122b6:	461a      	mov	r2, r3
 80122b8:	211d      	movs	r1, #29
 80122ba:	68f8      	ldr	r0, [r7, #12]
 80122bc:	f001 f9be 	bl	801363c <phhalHw_Pn5180_Instr_ReadRegister>
 80122c0:	4603      	mov	r3, r0
 80122c2:	83fb      	strh	r3, [r7, #30]
 80122c4:	8bfb      	ldrh	r3, [r7, #30]
 80122c6:	2b00      	cmp	r3, #0
 80122c8:	d001      	beq.n	80122ce <phhalHw_Pn5180_GetConfig+0x4fa>
 80122ca:	8bfb      	ldrh	r3, [r7, #30]
 80122cc:	e014      	b.n	80122f8 <phhalHw_Pn5180_GetConfig+0x524>
        if((dwRegister & RF_STATUS_TX_RF_STATUS_MASK ) == RF_STATUS_TX_RF_STATUS_MASK)
 80122ce:	693b      	ldr	r3, [r7, #16]
 80122d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80122d4:	2b00      	cmp	r3, #0
 80122d6:	d007      	beq.n	80122e8 <phhalHw_Pn5180_GetConfig+0x514>
        {
            *pValue = PH_ON;
 80122d8:	687b      	ldr	r3, [r7, #4]
 80122da:	2201      	movs	r2, #1
 80122dc:	801a      	strh	r2, [r3, #0]
        }
        else
        {
            *pValue = PH_OFF;
        }
        break;
 80122de:	e00a      	b.n	80122f6 <phhalHw_Pn5180_GetConfig+0x522>
 80122e0:	10624dd3 	.word	0x10624dd3
 80122e4:	03e7fc18 	.word	0x03e7fc18
            *pValue = PH_OFF;
 80122e8:	687b      	ldr	r3, [r7, #4]
 80122ea:	2200      	movs	r2, #0
 80122ec:	801a      	strh	r2, [r3, #0]
        break;
 80122ee:	e002      	b.n	80122f6 <phhalHw_Pn5180_GetConfig+0x522>

    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_PARAMETER, PH_COMP_HAL);
 80122f0:	f240 2323 	movw	r3, #547	@ 0x223
 80122f4:	e000      	b.n	80122f8 <phhalHw_Pn5180_GetConfig+0x524>
    }

    return PH_ERR_SUCCESS;
 80122f6:	2300      	movs	r3, #0
}
 80122f8:	4618      	mov	r0, r3
 80122fa:	3720      	adds	r7, #32
 80122fc:	46bd      	mov	sp, r7
 80122fe:	bd80      	pop	{r7, pc}

08012300 <phhalHw_Pn5180_SetMinFDT>:

phStatus_t phhalHw_Pn5180_SetMinFDT(
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint16_t wValue
    )
{
 8012300:	b580      	push	{r7, lr}
 8012302:	b084      	sub	sp, #16
 8012304:	af00      	add	r7, sp, #0
 8012306:	6078      	str	r0, [r7, #4]
 8012308:	460b      	mov	r3, r1
 801230a:	807b      	strh	r3, [r7, #2]
    phStatus_t PH_MEMLOC_REM statusTmp = 0U;
 801230c:	2300      	movs	r3, #0
 801230e:	81fb      	strh	r3, [r7, #14]
    uint16_t   PH_MEMLOC_REM wTimer = 0U;
 8012310:	2300      	movs	r3, #0
 8012312:	81bb      	strh	r3, [r7, #12]
    uint16_t   PH_MEMLOC_REM wTxRate = 0U;
 8012314:	2300      	movs	r3, #0
 8012316:	817b      	strh	r3, [r7, #10]

    if (wValue == PH_ON)
 8012318:	887b      	ldrh	r3, [r7, #2]
 801231a:	2b01      	cmp	r3, #1
 801231c:	d146      	bne.n	80123ac <phhalHw_Pn5180_SetMinFDT+0xac>
    {
        /*Backup the old Timer values and set min FDT*/
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_GetConfig(pDataParams,
 801231e:	f107 030c 	add.w	r3, r7, #12
 8012322:	461a      	mov	r2, r3
 8012324:	210e      	movs	r1, #14
 8012326:	6878      	ldr	r0, [r7, #4]
 8012328:	f7ff fd54 	bl	8011dd4 <phhalHw_Pn5180_GetConfig>
 801232c:	4603      	mov	r3, r0
 801232e:	81fb      	strh	r3, [r7, #14]
 8012330:	89fb      	ldrh	r3, [r7, #14]
 8012332:	2b00      	cmp	r3, #0
 8012334:	d001      	beq.n	801233a <phhalHw_Pn5180_SetMinFDT+0x3a>
 8012336:	89fb      	ldrh	r3, [r7, #14]
 8012338:	e04a      	b.n	80123d0 <phhalHw_Pn5180_SetMinFDT+0xd0>
            PHHAL_HW_CONFIG_TIMEOUT_VALUE_MS, &wTimer));
        pDataParams->dwFdtPc = wTimer;
 801233a:	89ba      	ldrh	r2, [r7, #12]
 801233c:	687b      	ldr	r3, [r7, #4]
 801233e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        /* Calculate values for Microsecond values */
        /* Get the data rate */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_GetConfig(pDataParams,
 8012340:	f107 030a 	add.w	r3, r7, #10
 8012344:	461a      	mov	r2, r3
 8012346:	2109      	movs	r1, #9
 8012348:	6878      	ldr	r0, [r7, #4]
 801234a:	f7ff fd43 	bl	8011dd4 <phhalHw_Pn5180_GetConfig>
 801234e:	4603      	mov	r3, r0
 8012350:	81fb      	strh	r3, [r7, #14]
 8012352:	89fb      	ldrh	r3, [r7, #14]
 8012354:	2b00      	cmp	r3, #0
 8012356:	d001      	beq.n	801235c <phhalHw_Pn5180_SetMinFDT+0x5c>
 8012358:	89fb      	ldrh	r3, [r7, #14]
 801235a:	e039      	b.n	80123d0 <phhalHw_Pn5180_SetMinFDT+0xd0>
            PHHAL_HW_CONFIG_TXDATARATE_FRAMING, &wTxRate));
        switch(wTxRate)
 801235c:	897b      	ldrh	r3, [r7, #10]
 801235e:	2b03      	cmp	r3, #3
 8012360:	d816      	bhi.n	8012390 <phhalHw_Pn5180_SetMinFDT+0x90>
 8012362:	a201      	add	r2, pc, #4	@ (adr r2, 8012368 <phhalHw_Pn5180_SetMinFDT+0x68>)
 8012364:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012368:	08012379 	.word	0x08012379
 801236c:	0801237f 	.word	0x0801237f
 8012370:	08012385 	.word	0x08012385
 8012374:	0801238b 	.word	0x0801238b
        {
        case PHHAL_HW_RF_DATARATE_106:
            wTimer = PHHAL_HW_MINFDT_106_US;
 8012378:	2365      	movs	r3, #101	@ 0x65
 801237a:	81bb      	strh	r3, [r7, #12]
            break;
 801237c:	e009      	b.n	8012392 <phhalHw_Pn5180_SetMinFDT+0x92>
        case PHHAL_HW_RF_DATARATE_212:
            wTimer = PHHAL_HW_MINFDT_212_US;
 801237e:	237f      	movs	r3, #127	@ 0x7f
 8012380:	81bb      	strh	r3, [r7, #12]
            break;
 8012382:	e006      	b.n	8012392 <phhalHw_Pn5180_SetMinFDT+0x92>
        case PHHAL_HW_RF_DATARATE_424:
            wTimer = PHHAL_HW_MINFDT_424_US;
 8012384:	2377      	movs	r3, #119	@ 0x77
 8012386:	81bb      	strh	r3, [r7, #12]
            break;
 8012388:	e003      	b.n	8012392 <phhalHw_Pn5180_SetMinFDT+0x92>
        case PHHAL_HW_RF_DATARATE_848:
            wTimer = PHHAL_HW_MINFDT_848_US;
 801238a:	2380      	movs	r3, #128	@ 0x80
 801238c:	81bb      	strh	r3, [r7, #12]
            break;
 801238e:	e000      	b.n	8012392 <phhalHw_Pn5180_SetMinFDT+0x92>
        default:
            break;
 8012390:	bf00      	nop
        }
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_SetConfig(pDataParams,
 8012392:	89bb      	ldrh	r3, [r7, #12]
 8012394:	461a      	mov	r2, r3
 8012396:	210d      	movs	r1, #13
 8012398:	6878      	ldr	r0, [r7, #4]
 801239a:	f7fe f8cd 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 801239e:	4603      	mov	r3, r0
 80123a0:	81fb      	strh	r3, [r7, #14]
 80123a2:	89fb      	ldrh	r3, [r7, #14]
 80123a4:	2b00      	cmp	r3, #0
 80123a6:	d012      	beq.n	80123ce <phhalHw_Pn5180_SetMinFDT+0xce>
 80123a8:	89fb      	ldrh	r3, [r7, #14]
 80123aa:	e011      	b.n	80123d0 <phhalHw_Pn5180_SetMinFDT+0xd0>
            PHHAL_HW_CONFIG_TIMEOUT_VALUE_US, wTimer));
    }
    else if (wValue == PH_OFF)
 80123ac:	887b      	ldrh	r3, [r7, #2]
 80123ae:	2b00      	cmp	r3, #0
 80123b0:	d10d      	bne.n	80123ce <phhalHw_Pn5180_SetMinFDT+0xce>
    {
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_SetConfig(pDataParams,
 80123b2:	687b      	ldr	r3, [r7, #4]
 80123b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80123b6:	461a      	mov	r2, r3
 80123b8:	210e      	movs	r1, #14
 80123ba:	6878      	ldr	r0, [r7, #4]
 80123bc:	f7fe f8bc 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 80123c0:	4603      	mov	r3, r0
 80123c2:	81fb      	strh	r3, [r7, #14]
 80123c4:	89fb      	ldrh	r3, [r7, #14]
 80123c6:	2b00      	cmp	r3, #0
 80123c8:	d001      	beq.n	80123ce <phhalHw_Pn5180_SetMinFDT+0xce>
 80123ca:	89fb      	ldrh	r3, [r7, #14]
 80123cc:	e000      	b.n	80123d0 <phhalHw_Pn5180_SetMinFDT+0xd0>
    }
    else
    {
        /* Do nothing*/
    }
    return PH_ERR_SUCCESS;
 80123ce:	2300      	movs	r3, #0
}
 80123d0:	4618      	mov	r0, r3
 80123d2:	3710      	adds	r7, #16
 80123d4:	46bd      	mov	sp, r7
 80123d6:	bd80      	pop	{r7, pc}

080123d8 <phhalHw_Pn5180_BalExchange>:
                                      uint16_t wTxLength,
                                      uint16_t wRxBufSize,
                                      uint8_t * pRxBuffer,
                                      uint16_t * pRxLength
                                      )
{
 80123d8:	b580      	push	{r7, lr}
 80123da:	b08a      	sub	sp, #40	@ 0x28
 80123dc:	af04      	add	r7, sp, #16
 80123de:	60f8      	str	r0, [r7, #12]
 80123e0:	60b9      	str	r1, [r7, #8]
 80123e2:	4611      	mov	r1, r2
 80123e4:	461a      	mov	r2, r3
 80123e6:	460b      	mov	r3, r1
 80123e8:	80fb      	strh	r3, [r7, #6]
 80123ea:	4613      	mov	r3, r2
 80123ec:	80bb      	strh	r3, [r7, #4]
    phStatus_t  PH_MEMLOC_REM statusTmp;

    if (((phbalReg_Type_t *)(pDataParams->pBalDataParams))->bBalType == PHBAL_REG_TYPE_KERNEL_SPI)
 80123ee:	68fb      	ldr	r3, [r7, #12]
 80123f0:	685b      	ldr	r3, [r3, #4]
 80123f2:	789b      	ldrb	r3, [r3, #2]
 80123f4:	2b04      	cmp	r3, #4
 80123f6:	d10f      	bne.n	8012418 <phhalHw_Pn5180_BalExchange+0x40>
    {
        return phbalReg_Exchange(
 80123f8:	68fb      	ldr	r3, [r7, #12]
 80123fa:	6858      	ldr	r0, [r3, #4]
 80123fc:	88fa      	ldrh	r2, [r7, #6]
 80123fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012400:	9302      	str	r3, [sp, #8]
 8012402:	6a3b      	ldr	r3, [r7, #32]
 8012404:	9301      	str	r3, [sp, #4]
 8012406:	88bb      	ldrh	r3, [r7, #4]
 8012408:	9300      	str	r3, [sp, #0]
 801240a:	4613      	mov	r3, r2
 801240c:	68ba      	ldr	r2, [r7, #8]
 801240e:	2100      	movs	r1, #0
 8012410:	f009 fee6 	bl	801c1e0 <phbalReg_Exchange>
 8012414:	4603      	mov	r3, r0
 8012416:	e077      	b.n	8012508 <phhalHw_Pn5180_BalExchange+0x130>
    else
    {

#ifndef _WIN32
        /* Wait for the Busy to be low */
        while(phDriver_PinRead(PHDRIVER_PIN_BUSY, PH_DRIVER_PINFUNC_INPUT));
 8012418:	bf00      	nop
 801241a:	2201      	movs	r2, #1
 801241c:	2102      	movs	r1, #2
 801241e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8012422:	f009 fe49 	bl	801c0b8 <phDriver_PinRead>
 8012426:	4603      	mov	r3, r0
 8012428:	2b00      	cmp	r3, #0
 801242a:	d1f6      	bne.n	801241a <phhalHw_Pn5180_BalExchange+0x42>
                0U,
                NULL,
                NULL));
#else
        /* Enable chip select connected to reader IC by pulling NSS low. */
        phhalHw_Pn5180_WriteSSEL(pDataParams->pBalDataParams, PH_DRIVER_SET_LOW);
 801242c:	68fb      	ldr	r3, [r7, #12]
 801242e:	685b      	ldr	r3, [r3, #4]
 8012430:	2100      	movs	r1, #0
 8012432:	4618      	mov	r0, r3
 8012434:	f000 fea2 	bl	801317c <phhalHw_Pn5180_WriteSSEL>

        PH_CHECK_SUCCESS_FCT(statusTmp, phbalReg_Exchange(
 8012438:	68fb      	ldr	r3, [r7, #12]
 801243a:	6858      	ldr	r0, [r3, #4]
 801243c:	88fa      	ldrh	r2, [r7, #6]
 801243e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012440:	9302      	str	r3, [sp, #8]
 8012442:	2300      	movs	r3, #0
 8012444:	9301      	str	r3, [sp, #4]
 8012446:	88fb      	ldrh	r3, [r7, #6]
 8012448:	9300      	str	r3, [sp, #0]
 801244a:	4613      	mov	r3, r2
 801244c:	68ba      	ldr	r2, [r7, #8]
 801244e:	2100      	movs	r1, #0
 8012450:	f009 fec6 	bl	801c1e0 <phbalReg_Exchange>
 8012454:	4603      	mov	r3, r0
 8012456:	82fb      	strh	r3, [r7, #22]
 8012458:	8afb      	ldrh	r3, [r7, #22]
 801245a:	2b00      	cmp	r3, #0
 801245c:	d001      	beq.n	8012462 <phhalHw_Pn5180_BalExchange+0x8a>
 801245e:	8afb      	ldrh	r3, [r7, #22]
 8012460:	e052      	b.n	8012508 <phhalHw_Pn5180_BalExchange+0x130>
                wTxLength,
                wTxLength,
                NULL,
                pRxLength));

        if (pDataParams->bIsTestBusEnabled == PH_ON)
 8012462:	68fb      	ldr	r3, [r7, #12]
 8012464:	f893 3180 	ldrb.w	r3, [r3, #384]	@ 0x180
 8012468:	2b01      	cmp	r3, #1
 801246a:	d109      	bne.n	8012480 <phhalHw_Pn5180_BalExchange+0xa8>
        {
            /* Wait for the Busy Pin to go high when TestBus is enabled. */
            while(!phDriver_PinRead(PHDRIVER_PIN_BUSY, PH_DRIVER_PINFUNC_INPUT));
 801246c:	bf00      	nop
 801246e:	2201      	movs	r2, #1
 8012470:	2102      	movs	r1, #2
 8012472:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8012476:	f009 fe1f 	bl	801c0b8 <phDriver_PinRead>
 801247a:	4603      	mov	r3, r0
 801247c:	2b00      	cmp	r3, #0
 801247e:	d0f6      	beq.n	801246e <phhalHw_Pn5180_BalExchange+0x96>
        }

        /* Disable chip select connected to reader IC by pulling NSS high. */
        phhalHw_Pn5180_WriteSSEL(pDataParams->pBalDataParams, PH_DRIVER_SET_HIGH);
 8012480:	68fb      	ldr	r3, [r7, #12]
 8012482:	685b      	ldr	r3, [r3, #4]
 8012484:	2101      	movs	r1, #1
 8012486:	4618      	mov	r0, r3
 8012488:	f000 fe78 	bl	801317c <phhalHw_Pn5180_WriteSSEL>
#endif

        if (0U != wRxBufSize)
 801248c:	88bb      	ldrh	r3, [r7, #4]
 801248e:	2b00      	cmp	r3, #0
 8012490:	d039      	beq.n	8012506 <phhalHw_Pn5180_BalExchange+0x12e>
        {
#ifndef _WIN32
            while(phDriver_PinRead(PHDRIVER_PIN_BUSY, PH_DRIVER_PINFUNC_INPUT));
 8012492:	bf00      	nop
 8012494:	2201      	movs	r2, #1
 8012496:	2102      	movs	r1, #2
 8012498:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 801249c:	f009 fe0c 	bl	801c0b8 <phDriver_PinRead>
 80124a0:	4603      	mov	r3, r0
 80124a2:	2b00      	cmp	r3, #0
 80124a4:	d1f6      	bne.n	8012494 <phhalHw_Pn5180_BalExchange+0xbc>
                    wRxBufSize,
                    pRxBuffer,
                    pRxLength));
#else
            /* Enable chip select connected to reader IC by pulling NSS low. */
            phhalHw_Pn5180_WriteSSEL(pDataParams->pBalDataParams, PH_DRIVER_SET_LOW);
 80124a6:	68fb      	ldr	r3, [r7, #12]
 80124a8:	685b      	ldr	r3, [r3, #4]
 80124aa:	2100      	movs	r1, #0
 80124ac:	4618      	mov	r0, r3
 80124ae:	f000 fe65 	bl	801317c <phhalHw_Pn5180_WriteSSEL>

            PH_CHECK_SUCCESS_FCT(statusTmp, phbalReg_Exchange(
 80124b2:	68fb      	ldr	r3, [r7, #12]
 80124b4:	6858      	ldr	r0, [r3, #4]
 80124b6:	88ba      	ldrh	r2, [r7, #4]
 80124b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80124ba:	9302      	str	r3, [sp, #8]
 80124bc:	6a3b      	ldr	r3, [r7, #32]
 80124be:	9301      	str	r3, [sp, #4]
 80124c0:	88bb      	ldrh	r3, [r7, #4]
 80124c2:	9300      	str	r3, [sp, #0]
 80124c4:	4613      	mov	r3, r2
 80124c6:	2200      	movs	r2, #0
 80124c8:	2100      	movs	r1, #0
 80124ca:	f009 fe89 	bl	801c1e0 <phbalReg_Exchange>
 80124ce:	4603      	mov	r3, r0
 80124d0:	82fb      	strh	r3, [r7, #22]
 80124d2:	8afb      	ldrh	r3, [r7, #22]
 80124d4:	2b00      	cmp	r3, #0
 80124d6:	d001      	beq.n	80124dc <phhalHw_Pn5180_BalExchange+0x104>
 80124d8:	8afb      	ldrh	r3, [r7, #22]
 80124da:	e015      	b.n	8012508 <phhalHw_Pn5180_BalExchange+0x130>
                    wRxBufSize,
                    wRxBufSize,
                    pRxBuffer,
                    pRxLength));

            if (pDataParams->bIsTestBusEnabled == PH_ON)
 80124dc:	68fb      	ldr	r3, [r7, #12]
 80124de:	f893 3180 	ldrb.w	r3, [r3, #384]	@ 0x180
 80124e2:	2b01      	cmp	r3, #1
 80124e4:	d109      	bne.n	80124fa <phhalHw_Pn5180_BalExchange+0x122>
            {
                /* Wait for the Busy Pin to go high when TestBus is enabled. */
                while(!phDriver_PinRead(PHDRIVER_PIN_BUSY, PH_DRIVER_PINFUNC_INPUT));
 80124e6:	bf00      	nop
 80124e8:	2201      	movs	r2, #1
 80124ea:	2102      	movs	r1, #2
 80124ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80124f0:	f009 fde2 	bl	801c0b8 <phDriver_PinRead>
 80124f4:	4603      	mov	r3, r0
 80124f6:	2b00      	cmp	r3, #0
 80124f8:	d0f6      	beq.n	80124e8 <phhalHw_Pn5180_BalExchange+0x110>
            }

            /* Disable chip select connected to reader IC by pulling NSS high. */
            phhalHw_Pn5180_WriteSSEL(pDataParams->pBalDataParams, PH_DRIVER_SET_HIGH);
 80124fa:	68fb      	ldr	r3, [r7, #12]
 80124fc:	685b      	ldr	r3, [r3, #4]
 80124fe:	2101      	movs	r1, #1
 8012500:	4618      	mov	r0, r3
 8012502:	f000 fe3b 	bl	801317c <phhalHw_Pn5180_WriteSSEL>
#endif
        }

    }

    return PH_ERR_SUCCESS;
 8012506:	2300      	movs	r3, #0
}
 8012508:	4618      	mov	r0, r3
 801250a:	3718      	adds	r7, #24
 801250c:	46bd      	mov	sp, r7
 801250e:	bd80      	pop	{r7, pc}

08012510 <phhalHw_Pn5180_Autocoll>:
    uint16_t wMode,
    uint8_t ** ppRxBuffer,
    uint16_t * pRxLength,
    uint16_t * pProtParams
    )
{
 8012510:	b580      	push	{r7, lr}
 8012512:	b090      	sub	sp, #64	@ 0x40
 8012514:	af02      	add	r7, sp, #8
 8012516:	60f8      	str	r0, [r7, #12]
 8012518:	607a      	str	r2, [r7, #4]
 801251a:	603b      	str	r3, [r7, #0]
 801251c:	460b      	mov	r3, r1
 801251e:	817b      	strh	r3, [r7, #10]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    phStatus_t  PH_MEMLOC_REM status = PH_ERR_INTERNAL_ERROR;
 8012520:	237f      	movs	r3, #127	@ 0x7f
 8012522:	86fb      	strh	r3, [r7, #54]	@ 0x36
    uint32_t    PH_MEMLOC_REM dwIrqWaitFor;
    uint32_t    PH_MEMLOC_REM dwRegValue = 0U;
 8012524:	2300      	movs	r3, #0
 8012526:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint32_t    PH_MEMLOC_REM dwRfStatus;
    uint8_t     PH_MEMLOC_REM bRfTechnology = 0U;
 8012528:	2300      	movs	r3, #0
 801252a:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    uint8_t     PH_MEMLOC_REM offsetPos = 0U;
 801252e:	2300      	movs	r3, #0
 8012530:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    uint8_t     PH_MEMLOC_REM offsetLen = 0U;
 8012534:	2300      	movs	r3, #0
 8012536:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    uint8_t     PH_MEMLOC_REM bFraming = 0U;
 801253a:	2300      	movs	r3, #0
 801253c:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
    uint8_t     PH_MEMLOC_REM bSpeed = 0U;
 8012540:	2300      	movs	r3, #0
 8012542:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    uint8_t     PH_MEMLOC_REM pRegisters[4];
    uint8_t*    PH_MEMLOC_REM pTmpBuffer;

    /*Fixed for Autonomous mode not used, i.e. autocoll terminates when external RF field is not present*/
    uint8_t PH_MEMLOC_REM   bAutocollMode = 0U;
 8012546:	2300      	movs	r3, #0
 8012548:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    uint32_t PH_MEMLOC_REM  dwIrqReg = 0U;
 801254c:	2300      	movs	r3, #0
 801254e:	617b      	str	r3, [r7, #20]

    /* Disable the EMD. */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_SetConfig(pDataParams, PHHAL_HW_CONFIG_SET_EMD, PH_OFF));
 8012550:	2200      	movs	r2, #0
 8012552:	215e      	movs	r1, #94	@ 0x5e
 8012554:	68f8      	ldr	r0, [r7, #12]
 8012556:	f7fd ffef 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 801255a:	4603      	mov	r3, r0
 801255c:	853b      	strh	r3, [r7, #40]	@ 0x28
 801255e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8012560:	2b00      	cmp	r3, #0
 8012562:	d001      	beq.n	8012568 <phhalHw_Pn5180_Autocoll+0x58>
 8012564:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8012566:	e25e      	b.n	8012a26 <phhalHw_Pn5180_Autocoll+0x516>

    /*bTransmited is a flag which is used to identify if a transmit is followed by a receive.
    If any other api follows a transmit, then it should be reset */
    pDataParams->bTransmited = PH_OFF;
 8012568:	68fb      	ldr	r3, [r7, #12]
 801256a:	2200      	movs	r2, #0
 801256c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

    if ( (NULL == pDataParams) \
 8012570:	68fb      	ldr	r3, [r7, #12]
 8012572:	2b00      	cmp	r3, #0
 8012574:	d008      	beq.n	8012588 <phhalHw_Pn5180_Autocoll+0x78>
        || (NULL == ppRxBuffer)\
 8012576:	687b      	ldr	r3, [r7, #4]
 8012578:	2b00      	cmp	r3, #0
 801257a:	d005      	beq.n	8012588 <phhalHw_Pn5180_Autocoll+0x78>
        || (NULL == pRxLength) \
 801257c:	683b      	ldr	r3, [r7, #0]
 801257e:	2b00      	cmp	r3, #0
 8012580:	d002      	beq.n	8012588 <phhalHw_Pn5180_Autocoll+0x78>
        ||  (NULL == pProtParams) \
 8012582:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012584:	2b00      	cmp	r3, #0
 8012586:	d102      	bne.n	801258e <phhalHw_Pn5180_Autocoll+0x7e>
        )
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8012588:	f240 2321 	movw	r3, #545	@ 0x221
 801258c:	e24b      	b.n	8012a26 <phhalHw_Pn5180_Autocoll+0x516>
    }

    if(pDataParams->bCardMode == PH_ON)
 801258e:	68fb      	ldr	r3, [r7, #12]
 8012590:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8012594:	2b01      	cmp	r3, #1
 8012596:	d103      	bne.n	80125a0 <phhalHw_Pn5180_Autocoll+0x90>
    {
        bRfTechnology = PHHAL_HW_PN5180_AUTOCOLL_RF_TECHNOLOGY_MASK_NFC_A;
 8012598:	2301      	movs	r3, #1
 801259a:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 801259e:	e037      	b.n	8012610 <phhalHw_Pn5180_Autocoll+0x100>
    }
    else
    {
        /*RFTech A*/
        if((wMode & A_MODE) == A_MODE)
 80125a0:	897b      	ldrh	r3, [r7, #10]
 80125a2:	f003 0301 	and.w	r3, r3, #1
 80125a6:	2b00      	cmp	r3, #0
 80125a8:	d005      	beq.n	80125b6 <phhalHw_Pn5180_Autocoll+0xa6>
        {
            bRfTechnology |= PHHAL_HW_PN5180_AUTOCOLL_RF_TECHNOLOGY_MASK_NFC_A;
 80125aa:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80125ae:	f043 0301 	orr.w	r3, r3, #1
 80125b2:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
        }
        /*RFTech F*/
        if((wMode & F_MODE) == F_MODE)
 80125b6:	897b      	ldrh	r3, [r7, #10]
 80125b8:	f003 0304 	and.w	r3, r3, #4
 80125bc:	2b00      	cmp	r3, #0
 80125be:	d005      	beq.n	80125cc <phhalHw_Pn5180_Autocoll+0xbc>
        {
            bRfTechnology |= PHHAL_HW_PN5180_AUTOCOLL_RF_TECHNOLOGY_MASK_NFC_F;
 80125c0:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80125c4:	f043 0302 	orr.w	r3, r3, #2
 80125c8:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
        }
        /*RFTech Active A*/
        if((wMode & ACTIVE_A_MODE) == ACTIVE_A_MODE)
 80125cc:	897b      	ldrh	r3, [r7, #10]
 80125ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80125d2:	2b00      	cmp	r3, #0
 80125d4:	d005      	beq.n	80125e2 <phhalHw_Pn5180_Autocoll+0xd2>
        {
            bRfTechnology |= PHHAL_HW_PN5180_AUTOCOLL_RF_TECHNOLOGY_MASK_ISO18092_ACTIVE;
 80125d6:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80125da:	f043 0304 	orr.w	r3, r3, #4
 80125de:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
        }
        /*RFTech Active F*/
        if((wMode & ACTIVE_F_MODE) == ACTIVE_F_MODE)
 80125e2:	897b      	ldrh	r3, [r7, #10]
 80125e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80125e8:	2b00      	cmp	r3, #0
 80125ea:	d005      	beq.n	80125f8 <phhalHw_Pn5180_Autocoll+0xe8>
        {
            bRfTechnology |= PHHAL_HW_PN5180_AUTOCOLL_RF_TECHNOLOGY_MASK_NFC_F_ACTIVE;
 80125ec:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80125f0:	f043 0308 	orr.w	r3, r3, #8
 80125f4:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
        }
        /*RFTech B and Active B*/
        if(((wMode & B_MODE) == B_MODE)||((wMode & ACTIVE_B_MODE) == ACTIVE_B_MODE))
 80125f8:	897b      	ldrh	r3, [r7, #10]
 80125fa:	f003 0302 	and.w	r3, r3, #2
 80125fe:	2b00      	cmp	r3, #0
 8012600:	d104      	bne.n	801260c <phhalHw_Pn5180_Autocoll+0xfc>
 8012602:	897b      	ldrh	r3, [r7, #10]
 8012604:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8012608:	2b00      	cmp	r3, #0
 801260a:	d001      	beq.n	8012610 <phhalHw_Pn5180_Autocoll+0x100>
        {
            /* Do nothing, ignore -- NFCP576 -- as the NFC forum DTA application expects success for Listen B */
            return PH_ERR_SUCCESS;
 801260c:	2300      	movs	r3, #0
 801260e:	e20a      	b.n	8012a26 <phhalHw_Pn5180_Autocoll+0x516>
        }

    }

    /* set the receive length */
    *pRxLength = 0U;
 8012610:	683b      	ldr	r3, [r7, #0]
 8012612:	2200      	movs	r2, #0
 8012614:	801a      	strh	r2, [r3, #0]

    pDataParams->wRxBufLen = 0U;
 8012616:	68fb      	ldr	r3, [r7, #12]
 8012618:	2200      	movs	r2, #0
 801261a:	835a      	strh	r2, [r3, #26]

    /* Reset the Flag used to indicate if Passive Target is activated by ISO/IEC 18092 Frame */
    pDataParams->wTargetMode = PH_OFF;
 801261c:	68fb      	ldr	r3, [r7, #12]
 801261e:	2200      	movs	r2, #0
 8012620:	865a      	strh	r2, [r3, #50]	@ 0x32
    pDataParams->bActiveMode = PH_OFF;
 8012622:	68fb      	ldr	r3, [r7, #12]
 8012624:	2200      	movs	r2, #0
 8012626:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    pDataParams->bNfcipMode  = PH_OFF;
 801262a:	68fb      	ldr	r3, [r7, #12]
 801262c:	2200      	movs	r2, #0
 801262e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f

    /* Terminate a probably running command */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Int_IdleCommand(pDataParams));
 8012632:	68f8      	ldr	r0, [r7, #12]
 8012634:	f003 f9d2 	bl	80159dc <phhalHw_Pn5180_Int_IdleCommand>
 8012638:	4603      	mov	r3, r0
 801263a:	853b      	strh	r3, [r7, #40]	@ 0x28
 801263c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801263e:	2b00      	cmp	r3, #0
 8012640:	d001      	beq.n	8012646 <phhalHw_Pn5180_Autocoll+0x136>
 8012642:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8012644:	e1ef      	b.n	8012a26 <phhalHw_Pn5180_Autocoll+0x516>

    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_RfOff(pDataParams));
 8012646:	68f8      	ldr	r0, [r7, #12]
 8012648:	f001 fd7b 	bl	8014142 <phhalHw_Pn5180_Instr_RfOff>
 801264c:	4603      	mov	r3, r0
 801264e:	853b      	strh	r3, [r7, #40]	@ 0x28
 8012650:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8012652:	2b00      	cmp	r3, #0
 8012654:	d001      	beq.n	801265a <phhalHw_Pn5180_Autocoll+0x14a>
 8012656:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8012658:	e1e5      	b.n	8012a26 <phhalHw_Pn5180_Autocoll+0x516>

    /*Set wait IRQ */
    dwIrqWaitFor =  IRQ_STATUS_RX_IRQ_MASK | IRQ_STATUS_GENERAL_ERROR_IRQ_MASK | IRQ_STATUS_RFOFF_DET_IRQ_MASK;
 801265a:	4b9d      	ldr	r3, [pc, #628]	@ (80128d0 <phhalHw_Pn5180_Autocoll+0x3c0>)
 801265c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear all Interrupts for e.g Tx interrupt during receive */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegister(pDataParams, IRQ_SET_CLEAR, PHHAL_HW_PN5180_IRQ_SET_CLEAR_ALL_MASK));
 801265e:	4a9d      	ldr	r2, [pc, #628]	@ (80128d4 <phhalHw_Pn5180_Autocoll+0x3c4>)
 8012660:	2103      	movs	r1, #3
 8012662:	68f8      	ldr	r0, [r7, #12]
 8012664:	f000 fdd6 	bl	8013214 <phhalHw_Pn5180_Instr_WriteRegister>
 8012668:	4603      	mov	r3, r0
 801266a:	853b      	strh	r3, [r7, #40]	@ 0x28
 801266c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801266e:	2b00      	cmp	r3, #0
 8012670:	d001      	beq.n	8012676 <phhalHw_Pn5180_Autocoll+0x166>
 8012672:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8012674:	e1d7      	b.n	8012a26 <phhalHw_Pn5180_Autocoll+0x516>

    (void)phOsal_EventClear(&pDataParams->HwEventObj.EventHandle, E_OS_EVENT_OPT_NONE, E_PH_OSAL_EVT_RF, NULL);
 8012676:	68fb      	ldr	r3, [r7, #12]
 8012678:	f503 70c2 	add.w	r0, r3, #388	@ 0x184
 801267c:	2300      	movs	r3, #0
 801267e:	2201      	movs	r2, #1
 8012680:	2100      	movs	r1, #0
 8012682:	f009 ff63 	bl	801c54c <phOsal_EventClear>

    /* Enable IRQ sources */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegister(pDataParams, IRQ_ENABLE, dwIrqWaitFor));
 8012686:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012688:	2101      	movs	r1, #1
 801268a:	68f8      	ldr	r0, [r7, #12]
 801268c:	f000 fdc2 	bl	8013214 <phhalHw_Pn5180_Instr_WriteRegister>
 8012690:	4603      	mov	r3, r0
 8012692:	853b      	strh	r3, [r7, #40]	@ 0x28
 8012694:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8012696:	2b00      	cmp	r3, #0
 8012698:	d001      	beq.n	801269e <phhalHw_Pn5180_Autocoll+0x18e>
 801269a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801269c:	e1c3      	b.n	8012a26 <phhalHw_Pn5180_Autocoll+0x516>

    /*Go to autocoll mode*/
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_SwitchModeAutocoll(pDataParams, bRfTechnology, bAutocollMode ) );
 801269e:	f897 202a 	ldrb.w	r2, [r7, #42]	@ 0x2a
 80126a2:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80126a6:	4619      	mov	r1, r3
 80126a8:	68f8      	ldr	r0, [r7, #12]
 80126aa:	f001 fa9f 	bl	8013bec <phhalHw_Pn5180_Instr_SwitchModeAutocoll>
 80126ae:	4603      	mov	r3, r0
 80126b0:	853b      	strh	r3, [r7, #40]	@ 0x28
 80126b2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80126b4:	2b00      	cmp	r3, #0
 80126b6:	d001      	beq.n	80126bc <phhalHw_Pn5180_Autocoll+0x1ac>
 80126b8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80126ba:	e1b4      	b.n	8012a26 <phhalHw_Pn5180_Autocoll+0x516>

    /* Wait for Interrupt to occur */
    statusTmp =  phhalHw_Pn5180_WaitIrq( pDataParams, PH_ON, PH_OFF, dwIrqWaitFor, &dwIrqReg);
 80126bc:	f107 0314 	add.w	r3, r7, #20
 80126c0:	9300      	str	r3, [sp, #0]
 80126c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80126c4:	2200      	movs	r2, #0
 80126c6:	2101      	movs	r1, #1
 80126c8:	68f8      	ldr	r0, [r7, #12]
 80126ca:	f003 fa39 	bl	8015b40 <phhalHw_Pn5180_WaitIrq>
 80126ce:	4603      	mov	r3, r0
 80126d0:	853b      	strh	r3, [r7, #40]	@ 0x28

    if((statusTmp & PH_ERR_MASK) == PH_ERR_ABORTED)
 80126d2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80126d4:	b2db      	uxtb	r3, r3
 80126d6:	2b12      	cmp	r3, #18
 80126d8:	d10c      	bne.n	80126f4 <phhalHw_Pn5180_Autocoll+0x1e4>
    {
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_SwitchModeNormal(pDataParams) );
 80126da:	68f8      	ldr	r0, [r7, #12]
 80126dc:	f001 fadf 	bl	8013c9e <phhalHw_Pn5180_Instr_SwitchModeNormal>
 80126e0:	4603      	mov	r3, r0
 80126e2:	853b      	strh	r3, [r7, #40]	@ 0x28
 80126e4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80126e6:	2b00      	cmp	r3, #0
 80126e8:	d001      	beq.n	80126ee <phhalHw_Pn5180_Autocoll+0x1de>
 80126ea:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80126ec:	e19b      	b.n	8012a26 <phhalHw_Pn5180_Autocoll+0x516>
        return PH_ADD_COMPCODE_FIXED(PH_ERR_ABORTED, PH_COMP_HAL);
 80126ee:	f240 2312 	movw	r3, #530	@ 0x212
 80126f2:	e198      	b.n	8012a26 <phhalHw_Pn5180_Autocoll+0x516>
    }

    if(0U != (dwIrqReg & IRQ_STATUS_GENERAL_ERROR_IRQ_MASK))
 80126f4:	697b      	ldr	r3, [r7, #20]
 80126f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80126fa:	2b00      	cmp	r3, #0
 80126fc:	d00c      	beq.n	8012718 <phhalHw_Pn5180_Autocoll+0x208>
    {
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_SwitchModeNormal(pDataParams) );
 80126fe:	68f8      	ldr	r0, [r7, #12]
 8012700:	f001 facd 	bl	8013c9e <phhalHw_Pn5180_Instr_SwitchModeNormal>
 8012704:	4603      	mov	r3, r0
 8012706:	853b      	strh	r3, [r7, #40]	@ 0x28
 8012708:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801270a:	2b00      	cmp	r3, #0
 801270c:	d001      	beq.n	8012712 <phhalHw_Pn5180_Autocoll+0x202>
 801270e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8012710:	e189      	b.n	8012a26 <phhalHw_Pn5180_Autocoll+0x516>
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INTERNAL_ERROR, PH_COMP_HAL);
 8012712:	f240 237f 	movw	r3, #639	@ 0x27f
 8012716:	e186      	b.n	8012a26 <phhalHw_Pn5180_Autocoll+0x516>
    }
    else if (0U != (dwIrqReg & IRQ_STATUS_RX_IRQ_MASK))
 8012718:	697b      	ldr	r3, [r7, #20]
 801271a:	f003 0301 	and.w	r3, r3, #1
 801271e:	2b00      	cmp	r3, #0
 8012720:	f000 815d 	beq.w	80129de <phhalHw_Pn5180_Autocoll+0x4ce>
    {

        pRegisters[0] = SIGPRO_CM_CONFIG;
 8012724:	231b      	movs	r3, #27
 8012726:	773b      	strb	r3, [r7, #28]
        pRegisters[1] = SIGPRO_CONFIG;
 8012728:	231a      	movs	r3, #26
 801272a:	777b      	strb	r3, [r7, #29]
        pRegisters[2] = RX_STATUS;
 801272c:	2313      	movs	r3, #19
 801272e:	77bb      	strb	r3, [r7, #30]
        pRegisters[3] = RF_STATUS;
 8012730:	231d      	movs	r3, #29
 8012732:	77fb      	strb	r3, [r7, #31]

        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_ReadRegisterMultiple(pDataParams, pRegisters, 4U, &pTmpBuffer));
 8012734:	f107 0318 	add.w	r3, r7, #24
 8012738:	f107 011c 	add.w	r1, r7, #28
 801273c:	2204      	movs	r2, #4
 801273e:	68f8      	ldr	r0, [r7, #12]
 8012740:	f000 ffea 	bl	8013718 <phhalHw_Pn5180_Instr_ReadRegisterMultiple>
 8012744:	4603      	mov	r3, r0
 8012746:	853b      	strh	r3, [r7, #40]	@ 0x28
 8012748:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801274a:	2b00      	cmp	r3, #0
 801274c:	d001      	beq.n	8012752 <phhalHw_Pn5180_Autocoll+0x242>
 801274e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8012750:	e169      	b.n	8012a26 <phhalHw_Pn5180_Autocoll+0x516>

        dwRegValue = (uint32_t)pTmpBuffer[0];
 8012752:	69bb      	ldr	r3, [r7, #24]
 8012754:	781b      	ldrb	r3, [r3, #0]
 8012756:	62fb      	str	r3, [r7, #44]	@ 0x2c
        dwRegValue |= (uint32_t)pTmpBuffer[1]<<8U;
 8012758:	69bb      	ldr	r3, [r7, #24]
 801275a:	3301      	adds	r3, #1
 801275c:	781b      	ldrb	r3, [r3, #0]
 801275e:	021b      	lsls	r3, r3, #8
 8012760:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012762:	4313      	orrs	r3, r2
 8012764:	62fb      	str	r3, [r7, #44]	@ 0x2c
        dwRegValue |= (uint32_t)pTmpBuffer[2]<<16U;
 8012766:	69bb      	ldr	r3, [r7, #24]
 8012768:	3302      	adds	r3, #2
 801276a:	781b      	ldrb	r3, [r3, #0]
 801276c:	041b      	lsls	r3, r3, #16
 801276e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012770:	4313      	orrs	r3, r2
 8012772:	62fb      	str	r3, [r7, #44]	@ 0x2c
        dwRegValue |= (uint32_t)pTmpBuffer[3]<<24U;
 8012774:	69bb      	ldr	r3, [r7, #24]
 8012776:	3303      	adds	r3, #3
 8012778:	781b      	ldrb	r3, [r3, #0]
 801277a:	061b      	lsls	r3, r3, #24
 801277c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801277e:	4313      	orrs	r3, r2
 8012780:	62fb      	str	r3, [r7, #44]	@ 0x2c

        bFraming = (uint8_t)((dwRegValue & SIGPRO_CM_CONFIG_RX_FRAMING_MASK) >> SIGPRO_CM_CONFIG_RX_FRAMING_POS);
 8012782:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012784:	0f5b      	lsrs	r3, r3, #29
 8012786:	b2db      	uxtb	r3, r3
 8012788:	f003 0303 	and.w	r3, r3, #3
 801278c:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32

        dwRegValue = (uint32_t)pTmpBuffer[4];
 8012790:	69bb      	ldr	r3, [r7, #24]
 8012792:	3304      	adds	r3, #4
 8012794:	781b      	ldrb	r3, [r3, #0]
 8012796:	62fb      	str	r3, [r7, #44]	@ 0x2c
        dwRegValue |= (uint32_t)pTmpBuffer[5]<<8U;
 8012798:	69bb      	ldr	r3, [r7, #24]
 801279a:	3305      	adds	r3, #5
 801279c:	781b      	ldrb	r3, [r3, #0]
 801279e:	021b      	lsls	r3, r3, #8
 80127a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80127a2:	4313      	orrs	r3, r2
 80127a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        dwRegValue |= (uint32_t)pTmpBuffer[6]<<16U;
 80127a6:	69bb      	ldr	r3, [r7, #24]
 80127a8:	3306      	adds	r3, #6
 80127aa:	781b      	ldrb	r3, [r3, #0]
 80127ac:	041b      	lsls	r3, r3, #16
 80127ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80127b0:	4313      	orrs	r3, r2
 80127b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        dwRegValue |= (uint32_t)pTmpBuffer[7]<<24U;
 80127b4:	69bb      	ldr	r3, [r7, #24]
 80127b6:	3307      	adds	r3, #7
 80127b8:	781b      	ldrb	r3, [r3, #0]
 80127ba:	061b      	lsls	r3, r3, #24
 80127bc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80127be:	4313      	orrs	r3, r2
 80127c0:	62fb      	str	r3, [r7, #44]	@ 0x2c

        bSpeed = (uint8_t)(dwRegValue & SIGPRO_CONFIG_BAUDRATE_MASK);
 80127c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80127c4:	b2db      	uxtb	r3, r3
 80127c6:	f003 0307 	and.w	r3, r3, #7
 80127ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        bSpeed -= PHHAL_HW_PN5180_SIGPRO_GENERAL_MAPPING;
 80127ce:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80127d2:	3b04      	subs	r3, #4
 80127d4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

        /* Read RX_STATUS_REG to know the status of reception */
        dwRegValue = (uint32_t)pTmpBuffer[8];
 80127d8:	69bb      	ldr	r3, [r7, #24]
 80127da:	3308      	adds	r3, #8
 80127dc:	781b      	ldrb	r3, [r3, #0]
 80127de:	62fb      	str	r3, [r7, #44]	@ 0x2c
        dwRegValue |= (uint32_t)pTmpBuffer[9]<<8U;
 80127e0:	69bb      	ldr	r3, [r7, #24]
 80127e2:	3309      	adds	r3, #9
 80127e4:	781b      	ldrb	r3, [r3, #0]
 80127e6:	021b      	lsls	r3, r3, #8
 80127e8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80127ea:	4313      	orrs	r3, r2
 80127ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
        dwRegValue |= (uint32_t)pTmpBuffer[10]<<16U;
 80127ee:	69bb      	ldr	r3, [r7, #24]
 80127f0:	330a      	adds	r3, #10
 80127f2:	781b      	ldrb	r3, [r3, #0]
 80127f4:	041b      	lsls	r3, r3, #16
 80127f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80127f8:	4313      	orrs	r3, r2
 80127fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
        dwRegValue |= (uint32_t)pTmpBuffer[11]<<24U;
 80127fc:	69bb      	ldr	r3, [r7, #24]
 80127fe:	330b      	adds	r3, #11
 8012800:	781b      	ldrb	r3, [r3, #0]
 8012802:	061b      	lsls	r3, r3, #24
 8012804:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012806:	4313      	orrs	r3, r2
 8012808:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Read RF_STATUS_REG to know the status of reception */
        dwRfStatus = (uint32_t)pTmpBuffer[12];
 801280a:	69bb      	ldr	r3, [r7, #24]
 801280c:	330c      	adds	r3, #12
 801280e:	781b      	ldrb	r3, [r3, #0]
 8012810:	623b      	str	r3, [r7, #32]
        dwRfStatus |= (uint32_t)pTmpBuffer[13]<<8U;
 8012812:	69bb      	ldr	r3, [r7, #24]
 8012814:	330d      	adds	r3, #13
 8012816:	781b      	ldrb	r3, [r3, #0]
 8012818:	021b      	lsls	r3, r3, #8
 801281a:	6a3a      	ldr	r2, [r7, #32]
 801281c:	4313      	orrs	r3, r2
 801281e:	623b      	str	r3, [r7, #32]
        dwRfStatus |= (uint32_t)pTmpBuffer[14]<<16U;
 8012820:	69bb      	ldr	r3, [r7, #24]
 8012822:	330e      	adds	r3, #14
 8012824:	781b      	ldrb	r3, [r3, #0]
 8012826:	041b      	lsls	r3, r3, #16
 8012828:	6a3a      	ldr	r2, [r7, #32]
 801282a:	4313      	orrs	r3, r2
 801282c:	623b      	str	r3, [r7, #32]
        dwRfStatus |= (uint32_t)pTmpBuffer[15]<<24U;
 801282e:	69bb      	ldr	r3, [r7, #24]
 8012830:	330f      	adds	r3, #15
 8012832:	781b      	ldrb	r3, [r3, #0]
 8012834:	061b      	lsls	r3, r3, #24
 8012836:	6a3a      	ldr	r2, [r7, #32]
 8012838:	4313      	orrs	r3, r2
 801283a:	623b      	str	r3, [r7, #32]

        if (0U != (dwRegValue & RX_STATUS_RX_DATA_INTEGRITY_ERROR_MASK))
 801283c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801283e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8012842:	2b00      	cmp	r3, #0
 8012844:	d00c      	beq.n	8012860 <phhalHw_Pn5180_Autocoll+0x350>
        {
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_SwitchModeNormal(pDataParams));
 8012846:	68f8      	ldr	r0, [r7, #12]
 8012848:	f001 fa29 	bl	8013c9e <phhalHw_Pn5180_Instr_SwitchModeNormal>
 801284c:	4603      	mov	r3, r0
 801284e:	853b      	strh	r3, [r7, #40]	@ 0x28
 8012850:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8012852:	2b00      	cmp	r3, #0
 8012854:	d001      	beq.n	801285a <phhalHw_Pn5180_Autocoll+0x34a>
 8012856:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8012858:	e0e5      	b.n	8012a26 <phhalHw_Pn5180_Autocoll+0x516>
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INTEGRITY_ERROR, PH_COMP_HAL);
 801285a:	f240 2302 	movw	r3, #514	@ 0x202
 801285e:	e0e2      	b.n	8012a26 <phhalHw_Pn5180_Autocoll+0x516>
        }

        PH_CHECK_SUCCESS_FCT(statusTmp,  phhalHw_Pn5180_ReadData(pDataParams, ppRxBuffer, pRxLength));
 8012860:	683a      	ldr	r2, [r7, #0]
 8012862:	6879      	ldr	r1, [r7, #4]
 8012864:	68f8      	ldr	r0, [r7, #12]
 8012866:	f001 fd6e 	bl	8014346 <phhalHw_Pn5180_ReadData>
 801286a:	4603      	mov	r3, r0
 801286c:	853b      	strh	r3, [r7, #40]	@ 0x28
 801286e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8012870:	2b00      	cmp	r3, #0
 8012872:	d001      	beq.n	8012878 <phhalHw_Pn5180_Autocoll+0x368>
 8012874:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8012876:	e0d6      	b.n	8012a26 <phhalHw_Pn5180_Autocoll+0x516>

        if(0U != (dwIrqReg & IRQ_STATUS_CARD_ACTIVATED_IRQ_MASK))
 8012878:	697b      	ldr	r3, [r7, #20]
 801287a:	f003 0310 	and.w	r3, r3, #16
 801287e:	2b00      	cmp	r3, #0
 8012880:	d02a      	beq.n	80128d8 <phhalHw_Pn5180_Autocoll+0x3c8>
        {
            /* In case External RF OFF also occurred then exit with RF Error. */
            if (0U != (dwIrqReg & IRQ_STATUS_RFOFF_DET_IRQ_MASK))
 8012882:	697b      	ldr	r3, [r7, #20]
 8012884:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012888:	2b00      	cmp	r3, #0
 801288a:	d00c      	beq.n	80128a6 <phhalHw_Pn5180_Autocoll+0x396>
            {
                /* Terminate Autocoll command before existing. */
                PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_SwitchModeNormal(pDataParams) );
 801288c:	68f8      	ldr	r0, [r7, #12]
 801288e:	f001 fa06 	bl	8013c9e <phhalHw_Pn5180_Instr_SwitchModeNormal>
 8012892:	4603      	mov	r3, r0
 8012894:	853b      	strh	r3, [r7, #40]	@ 0x28
 8012896:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8012898:	2b00      	cmp	r3, #0
 801289a:	d001      	beq.n	80128a0 <phhalHw_Pn5180_Autocoll+0x390>
 801289c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801289e:	e0c2      	b.n	8012a26 <phhalHw_Pn5180_Autocoll+0x516>
                return PH_ADD_COMPCODE_FIXED(PH_ERR_EXT_RF_ERROR, PH_COMP_HAL);
 80128a0:	f44f 7304 	mov.w	r3, #528	@ 0x210
 80128a4:	e0bf      	b.n	8012a26 <phhalHw_Pn5180_Autocoll+0x516>
            }
            /* Disable active mode */
            pDataParams->bActiveMode = PH_OFF;
 80128a6:	68fb      	ldr	r3, [r7, #12]
 80128a8:	2200      	movs	r2, #0
 80128aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
            if((bSpeed == PHHAL_HW_RF_DATARATE_106) && (**ppRxBuffer == PHHAL_HW_PN5180_I18092MT_START_BYTE))
 80128ae:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80128b2:	2b00      	cmp	r3, #0
 80128b4:	d134      	bne.n	8012920 <phhalHw_Pn5180_Autocoll+0x410>
 80128b6:	687b      	ldr	r3, [r7, #4]
 80128b8:	681b      	ldr	r3, [r3, #0]
 80128ba:	781b      	ldrb	r3, [r3, #0]
 80128bc:	2bf0      	cmp	r3, #240	@ 0xf0
 80128be:	d12f      	bne.n	8012920 <phhalHw_Pn5180_Autocoll+0x410>
            {
                /* Offset for StartByte as it included if Passive Communication in ISO/IEC 18092 */
                offsetPos = 1U;
 80128c0:	2301      	movs	r3, #1
 80128c2:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
                offsetLen = 1U;
 80128c6:	2301      	movs	r3, #1
 80128c8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80128cc:	e028      	b.n	8012920 <phhalHw_Pn5180_Autocoll+0x410>
 80128ce:	bf00      	nop
 80128d0:	00020041 	.word	0x00020041
 80128d4:	000fffff 	.word	0x000fffff
            }
        }
        else if ((dwRfStatus & RF_STATUS_RF_DET_STATUS_MASK) == 0U)
 80128d8:	6a3b      	ldr	r3, [r7, #32]
 80128da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80128de:	2b00      	cmp	r3, #0
 80128e0:	d111      	bne.n	8012906 <phhalHw_Pn5180_Autocoll+0x3f6>
        {
            /* Enable active mode */
            pDataParams->bActiveMode = PH_ON;
 80128e2:	68fb      	ldr	r3, [r7, #12]
 80128e4:	2201      	movs	r2, #1
 80128e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
            if(bSpeed == PHHAL_HW_RF_DATARATE_106)
 80128ea:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80128ee:	2b00      	cmp	r3, #0
 80128f0:	d105      	bne.n	80128fe <phhalHw_Pn5180_Autocoll+0x3ee>
            {
                /* Offset for StartByte and CRC as it is included if Active Communication in ISO/IEC 18092 */
                offsetPos = 1U;
 80128f2:	2301      	movs	r3, #1
 80128f4:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
                offsetLen = 3U;
 80128f8:	2303      	movs	r3, #3
 80128fa:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
            }
            bFraming = PHHAL_HW_PN5180_BIT_ISO18092;
 80128fe:	2301      	movs	r3, #1
 8012900:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 8012904:	e00c      	b.n	8012920 <phhalHw_Pn5180_Autocoll+0x410>
        }
        else
        {
            /* Terminate Autocoll command before existing. */
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_SwitchModeNormal(pDataParams) );
 8012906:	68f8      	ldr	r0, [r7, #12]
 8012908:	f001 f9c9 	bl	8013c9e <phhalHw_Pn5180_Instr_SwitchModeNormal>
 801290c:	4603      	mov	r3, r0
 801290e:	853b      	strh	r3, [r7, #40]	@ 0x28
 8012910:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8012912:	2b00      	cmp	r3, #0
 8012914:	d001      	beq.n	801291a <phhalHw_Pn5180_Autocoll+0x40a>
 8012916:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8012918:	e085      	b.n	8012a26 <phhalHw_Pn5180_Autocoll+0x516>
            return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_HAL);
 801291a:	f240 2306 	movw	r3, #518	@ 0x206
 801291e:	e082      	b.n	8012a26 <phhalHw_Pn5180_Autocoll+0x516>
        }
        if((pDataParams->bActiveMode == PH_ON) && ((wMode & ACTIVE_A_MODE) != ACTIVE_A_MODE) && (bSpeed == PHHAL_HW_RF_DATARATE_106))
 8012920:	68fb      	ldr	r3, [r7, #12]
 8012922:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8012926:	2b01      	cmp	r3, #1
 8012928:	d115      	bne.n	8012956 <phhalHw_Pn5180_Autocoll+0x446>
 801292a:	897b      	ldrh	r3, [r7, #10]
 801292c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8012930:	2b00      	cmp	r3, #0
 8012932:	d110      	bne.n	8012956 <phhalHw_Pn5180_Autocoll+0x446>
 8012934:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8012938:	2b00      	cmp	r3, #0
 801293a:	d10c      	bne.n	8012956 <phhalHw_Pn5180_Autocoll+0x446>
        {
            /* Terminate Autocoll command before existing. */
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_SwitchModeNormal(pDataParams) );
 801293c:	68f8      	ldr	r0, [r7, #12]
 801293e:	f001 f9ae 	bl	8013c9e <phhalHw_Pn5180_Instr_SwitchModeNormal>
 8012942:	4603      	mov	r3, r0
 8012944:	853b      	strh	r3, [r7, #40]	@ 0x28
 8012946:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8012948:	2b00      	cmp	r3, #0
 801294a:	d001      	beq.n	8012950 <phhalHw_Pn5180_Autocoll+0x440>
 801294c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801294e:	e06a      	b.n	8012a26 <phhalHw_Pn5180_Autocoll+0x516>
            return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_HAL);
 8012950:	f240 2306 	movw	r3, #518	@ 0x206
 8012954:	e067      	b.n	8012a26 <phhalHw_Pn5180_Autocoll+0x516>
        }

        if(bFraming == PHHAL_HW_PN5180_BIT_MIFARE)
 8012956:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 801295a:	2b00      	cmp	r3, #0
 801295c:	d108      	bne.n	8012970 <phhalHw_Pn5180_Autocoll+0x460>
        {
            *pProtParams = PHHAL_HW_RF_TYPE_A_FRAMING | bSpeed;
 801295e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8012962:	b29b      	uxth	r3, r3
 8012964:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8012968:	b29a      	uxth	r2, r3
 801296a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801296c:	801a      	strh	r2, [r3, #0]
 801296e:	e01b      	b.n	80129a8 <phhalHw_Pn5180_Autocoll+0x498>
        }
        else if(bFraming == PHHAL_HW_PN5180_BIT_ISO18092)
 8012970:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8012974:	2b01      	cmp	r3, #1
 8012976:	d108      	bne.n	801298a <phhalHw_Pn5180_Autocoll+0x47a>
        {
            *pProtParams = PHHAL_HW_RF_TYPE_ACTIVE_FRAMING | bSpeed;
 8012978:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 801297c:	b29b      	uxth	r3, r3
 801297e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8012982:	b29a      	uxth	r2, r3
 8012984:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012986:	801a      	strh	r2, [r3, #0]
 8012988:	e00e      	b.n	80129a8 <phhalHw_Pn5180_Autocoll+0x498>
        }
        else if(bFraming == PHHAL_HW_PN5180_BIT_FELICA)
 801298a:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 801298e:	2b02      	cmp	r3, #2
 8012990:	d108      	bne.n	80129a4 <phhalHw_Pn5180_Autocoll+0x494>
        {
            *pProtParams = PHHAL_HW_RF_TYPE_F_FRAMING | bSpeed;
 8012992:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8012996:	b29b      	uxth	r3, r3
 8012998:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 801299c:	b29a      	uxth	r2, r3
 801299e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80129a0:	801a      	strh	r2, [r3, #0]
 80129a2:	e001      	b.n	80129a8 <phhalHw_Pn5180_Autocoll+0x498>
        }
        else
        {
            /* Invalid Framing as PN5180 will not emulate other than Type-A, Type-F and Active Frame */
            status = PH_ERR_FRAMING_ERROR;
 80129a4:	2305      	movs	r3, #5
 80129a6:	86fb      	strh	r3, [r7, #54]	@ 0x36
        }

        /* Store received data length in dataparams */
        pDataParams->wRxBufLen = *pRxLength;
 80129a8:	683b      	ldr	r3, [r7, #0]
 80129aa:	881a      	ldrh	r2, [r3, #0]
 80129ac:	68fb      	ldr	r3, [r7, #12]
 80129ae:	835a      	strh	r2, [r3, #26]

        /* Return RxBuffer pointer */
        /* Offset "F0" incase of Active communication */
        *ppRxBuffer = pDataParams->pRxBuffer + offsetPos;
 80129b0:	68fb      	ldr	r3, [r7, #12]
 80129b2:	695a      	ldr	r2, [r3, #20]
 80129b4:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80129b8:	441a      	add	r2, r3
 80129ba:	687b      	ldr	r3, [r7, #4]
 80129bc:	601a      	str	r2, [r3, #0]

        /* Return RxBuffer length */
        /* Offset "F0" + CRC incase of Active communication */
        *pRxLength = pDataParams->wRxBufLen - offsetLen;
 80129be:	68fb      	ldr	r3, [r7, #12]
 80129c0:	8b5a      	ldrh	r2, [r3, #26]
 80129c2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80129c6:	b29b      	uxth	r3, r3
 80129c8:	1ad3      	subs	r3, r2, r3
 80129ca:	b29a      	uxth	r2, r3
 80129cc:	683b      	ldr	r3, [r7, #0]
 80129ce:	801a      	strh	r2, [r3, #0]
        pDataParams->wTargetMode = *pProtParams;
 80129d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80129d2:	881a      	ldrh	r2, [r3, #0]
 80129d4:	68fb      	ldr	r3, [r7, #12]
 80129d6:	865a      	strh	r2, [r3, #50]	@ 0x32

        status = PH_ERR_SUCCESS;
 80129d8:	2300      	movs	r3, #0
 80129da:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80129dc:	e006      	b.n	80129ec <phhalHw_Pn5180_Autocoll+0x4dc>
    }
    else if(0U != (dwIrqReg & IRQ_STATUS_RFOFF_DET_IRQ_MASK))
 80129de:	697b      	ldr	r3, [r7, #20]
 80129e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80129e4:	2b00      	cmp	r3, #0
 80129e6:	d001      	beq.n	80129ec <phhalHw_Pn5180_Autocoll+0x4dc>
    {
        status = PH_ERR_EXT_RF_ERROR;
 80129e8:	2310      	movs	r3, #16
 80129ea:	86fb      	strh	r3, [r7, #54]	@ 0x36
    else
    {
        /* QAC */
    }

    if(status != PH_ERR_SUCCESS)
 80129ec:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80129ee:	2b00      	cmp	r3, #0
 80129f0:	d009      	beq.n	8012a06 <phhalHw_Pn5180_Autocoll+0x4f6>
    {
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_SwitchModeNormal(pDataParams) );
 80129f2:	68f8      	ldr	r0, [r7, #12]
 80129f4:	f001 f953 	bl	8013c9e <phhalHw_Pn5180_Instr_SwitchModeNormal>
 80129f8:	4603      	mov	r3, r0
 80129fa:	853b      	strh	r3, [r7, #40]	@ 0x28
 80129fc:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80129fe:	2b00      	cmp	r3, #0
 8012a00:	d001      	beq.n	8012a06 <phhalHw_Pn5180_Autocoll+0x4f6>
 8012a02:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8012a04:	e00f      	b.n	8012a26 <phhalHw_Pn5180_Autocoll+0x516>
    }

    return PH_ADD_COMPCODE(status, PH_COMP_HAL);
 8012a06:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8012a08:	2b00      	cmp	r3, #0
 8012a0a:	d00b      	beq.n	8012a24 <phhalHw_Pn5180_Autocoll+0x514>
 8012a0c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8012a0e:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8012a12:	2b00      	cmp	r3, #0
 8012a14:	d106      	bne.n	8012a24 <phhalHw_Pn5180_Autocoll+0x514>
 8012a16:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8012a18:	b2db      	uxtb	r3, r3
 8012a1a:	b29b      	uxth	r3, r3
 8012a1c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8012a20:	b29b      	uxth	r3, r3
 8012a22:	e000      	b.n	8012a26 <phhalHw_Pn5180_Autocoll+0x516>
 8012a24:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
}
 8012a26:	4618      	mov	r0, r3
 8012a28:	3738      	adds	r7, #56	@ 0x38
 8012a2a:	46bd      	mov	sp, r7
 8012a2c:	bd80      	pop	{r7, pc}
 8012a2e:	bf00      	nop

08012a30 <phhalHw_Pn5180_Lpcd>:

phStatus_t phhalHw_Pn5180_Lpcd(
    phhalHw_Pn5180_DataParams_t * pDataParams)
{
 8012a30:	b580      	push	{r7, lr}
 8012a32:	b090      	sub	sp, #64	@ 0x40
 8012a34:	af02      	add	r7, sp, #8
 8012a36:	6078      	str	r0, [r7, #4]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint32_t    PH_MEMLOC_REM dwRegister;
    uint32_t    PH_MEMLOC_REM dwIrqWaitFor= 0U;
 8012a38:	2300      	movs	r3, #0
 8012a3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint32_t    PH_MEMLOC_REM dwIrqReg;
    phStatus_t  PH_MEMLOC_REM status;
    uint8_t     PH_MEMLOC_REM bEPromData[5];
    uint32_t    PH_MEMLOC_REM dwAgcValVariation = 0U;
 8012a3c:	2300      	movs	r3, #0
 8012a3e:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint32_t    PH_MEMLOC_REM dwAgcRefVal = 0U;
 8012a40:	2300      	movs	r3, #0
 8012a42:	633b      	str	r3, [r7, #48]	@ 0x30
    uint32_t    PH_MEMLOC_REM dwLpcdThreshold = 0U;
 8012a44:	2300      	movs	r3, #0
 8012a46:	627b      	str	r3, [r7, #36]	@ 0x24
    uint8_t     PH_MEMLOC_REM bOcProtControl[1];

    switch (pDataParams->bLpcdMode)
 8012a48:	687b      	ldr	r3, [r7, #4]
 8012a4a:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8012a4e:	2b00      	cmp	r3, #0
 8012a50:	d002      	beq.n	8012a58 <phhalHw_Pn5180_Lpcd+0x28>
 8012a52:	2b01      	cmp	r3, #1
 8012a54:	d072      	beq.n	8012b3c <phhalHw_Pn5180_Lpcd+0x10c>
 8012a56:	e0c4      	b.n	8012be2 <phhalHw_Pn5180_Lpcd+0x1b2>
    {
    case PHHAL_HW_PN5180_LPCD_MODE_DEFAULT:

        /*Get the current AGC measurement*/
        PH_CHECK_SUCCESS_FCT(statusTmp,  phhalHw_Pn5180_Instr_ReadRegister( pDataParams, AGC_REF_CONFIG, &dwRegister));
 8012a58:	f107 031c 	add.w	r3, r7, #28
 8012a5c:	461a      	mov	r2, r3
 8012a5e:	2126      	movs	r1, #38	@ 0x26
 8012a60:	6878      	ldr	r0, [r7, #4]
 8012a62:	f000 fdeb 	bl	801363c <phhalHw_Pn5180_Instr_ReadRegister>
 8012a66:	4603      	mov	r3, r0
 8012a68:	847b      	strh	r3, [r7, #34]	@ 0x22
 8012a6a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8012a6c:	2b00      	cmp	r3, #0
 8012a6e:	d001      	beq.n	8012a74 <phhalHw_Pn5180_Lpcd+0x44>
 8012a70:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8012a72:	e0c9      	b.n	8012c08 <phhalHw_Pn5180_Lpcd+0x1d8>

        PH_CHECK_SUCCESS_FCT(statusTmp,  phhalHw_Pn5180_Instr_ReadE2Prom( pDataParams, PHHAL_HW_PN5180_LPCD_REFERENCE_VALUE_ADDR, bEPromData,  5U));
 8012a74:	f107 0210 	add.w	r2, r7, #16
 8012a78:	2305      	movs	r3, #5
 8012a7a:	2134      	movs	r1, #52	@ 0x34
 8012a7c:	6878      	ldr	r0, [r7, #4]
 8012a7e:	f000 ff5d 	bl	801393c <phhalHw_Pn5180_Instr_ReadE2Prom>
 8012a82:	4603      	mov	r3, r0
 8012a84:	847b      	strh	r3, [r7, #34]	@ 0x22
 8012a86:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8012a88:	2b00      	cmp	r3, #0
 8012a8a:	d001      	beq.n	8012a90 <phhalHw_Pn5180_Lpcd+0x60>
 8012a8c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8012a8e:	e0bb      	b.n	8012c08 <phhalHw_Pn5180_Lpcd+0x1d8>

        PH_CHECK_SUCCESS_FCT(statusTmp,  phhalHw_Pn5180_Instr_ReadE2Prom( pDataParams, PHHAL_HW_PN5180_OCPROT_CONTROL_ADDR, bOcProtControl,  1U));
 8012a90:	f107 020c 	add.w	r2, r7, #12
 8012a94:	2301      	movs	r3, #1
 8012a96:	2159      	movs	r1, #89	@ 0x59
 8012a98:	6878      	ldr	r0, [r7, #4]
 8012a9a:	f000 ff4f 	bl	801393c <phhalHw_Pn5180_Instr_ReadE2Prom>
 8012a9e:	4603      	mov	r3, r0
 8012aa0:	847b      	strh	r3, [r7, #34]	@ 0x22
 8012aa2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8012aa4:	2b00      	cmp	r3, #0
 8012aa6:	d001      	beq.n	8012aac <phhalHw_Pn5180_Lpcd+0x7c>
 8012aa8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8012aaa:	e0ad      	b.n	8012c08 <phhalHw_Pn5180_Lpcd+0x1d8>

        /*Use EEPROM Value for reference value*/
        if((bEPromData[4] & LPCD_REFVAL_CONTROL_MASK) == 0U )
 8012aac:	7d3b      	ldrb	r3, [r7, #20]
 8012aae:	f003 0303 	and.w	r3, r3, #3
 8012ab2:	2b00      	cmp	r3, #0
 8012ab4:	d109      	bne.n	8012aca <phhalHw_Pn5180_Lpcd+0x9a>
        {
            /*Get the AGC Ref Value from E2PROM*/
            dwAgcRefVal = (uint8_t)bEPromData[0];
 8012ab6:	7c3b      	ldrb	r3, [r7, #16]
 8012ab8:	633b      	str	r3, [r7, #48]	@ 0x30
            dwAgcRefVal |= (uint16_t)((uint16_t)bEPromData[1]<<8U);
 8012aba:	7c7b      	ldrb	r3, [r7, #17]
 8012abc:	021b      	lsls	r3, r3, #8
 8012abe:	b29b      	uxth	r3, r3
 8012ac0:	461a      	mov	r2, r3
 8012ac2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012ac4:	4313      	orrs	r3, r2
 8012ac6:	633b      	str	r3, [r7, #48]	@ 0x30
 8012ac8:	e002      	b.n	8012ad0 <phhalHw_Pn5180_Lpcd+0xa0>
        }

        else
        {
            /*used the stored reference value */
            dwAgcRefVal = pDataParams->wLpcdReference;
 8012aca:	687b      	ldr	r3, [r7, #4]
 8012acc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8012ace:	633b      	str	r3, [r7, #48]	@ 0x30
        }

        /*Get the AGV Variation threshold*/
        dwLpcdThreshold =(uint8_t)bEPromData[3];
 8012ad0:	7cfb      	ldrb	r3, [r7, #19]
 8012ad2:	627b      	str	r3, [r7, #36]	@ 0x24

        //Store the read AGC_REF_CONFIG reg value as reference for next comparison
        pDataParams->wLpcdReference = (uint16_t)(dwRegister &(AGC_REF_CONFIG_AGC_GEAR_MASK | AGC_REF_CONFIG_AGC_VALUE_MASK));
 8012ad4:	69fb      	ldr	r3, [r7, #28]
 8012ad6:	b29b      	uxth	r3, r3
 8012ad8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8012adc:	b29a      	uxth	r2, r3
 8012ade:	687b      	ldr	r3, [r7, #4]
 8012ae0:	86da      	strh	r2, [r3, #54]	@ 0x36

        /*If TXOCP is enabled, Then we need to compare gear*/
        if((bOcProtControl[0] & 0x01U) && (dwRegister & AGC_REF_CONFIG_AGC_GEAR_MASK)!= (dwAgcRefVal & AGC_REF_CONFIG_AGC_GEAR_MASK))
 8012ae2:	7b3b      	ldrb	r3, [r7, #12]
 8012ae4:	f003 0301 	and.w	r3, r3, #1
 8012ae8:	2b00      	cmp	r3, #0
 8012aea:	d009      	beq.n	8012b00 <phhalHw_Pn5180_Lpcd+0xd0>
 8012aec:	69fa      	ldr	r2, [r7, #28]
 8012aee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012af0:	4053      	eors	r3, r2
 8012af2:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8012af6:	2b00      	cmp	r3, #0
 8012af8:	d002      	beq.n	8012b00 <phhalHw_Pn5180_Lpcd+0xd0>
        {
            status = PH_ERR_SUCCESS;
 8012afa:	2300      	movs	r3, #0
 8012afc:	86fb      	strh	r3, [r7, #54]	@ 0x36
            {
                status = PH_ERR_IO_TIMEOUT;
            }
        }

        break;
 8012afe:	e073      	b.n	8012be8 <phhalHw_Pn5180_Lpcd+0x1b8>
            dwRegister &= AGC_REF_CONFIG_AGC_VALUE_MASK;
 8012b00:	69fb      	ldr	r3, [r7, #28]
 8012b02:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8012b06:	61fb      	str	r3, [r7, #28]
            dwAgcRefVal &= AGC_REF_CONFIG_AGC_VALUE_MASK;
 8012b08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b0a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8012b0e:	633b      	str	r3, [r7, #48]	@ 0x30
            dwAgcValVariation = ((dwRegister > dwAgcRefVal) ?
 8012b10:	69fb      	ldr	r3, [r7, #28]
                (dwRegister - dwAgcRefVal) : (dwAgcRefVal - dwRegister));
 8012b12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012b14:	429a      	cmp	r2, r3
 8012b16:	d203      	bcs.n	8012b20 <phhalHw_Pn5180_Lpcd+0xf0>
 8012b18:	69fa      	ldr	r2, [r7, #28]
 8012b1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b1c:	1ad3      	subs	r3, r2, r3
 8012b1e:	e002      	b.n	8012b26 <phhalHw_Pn5180_Lpcd+0xf6>
 8012b20:	69fb      	ldr	r3, [r7, #28]
 8012b22:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012b24:	1ad3      	subs	r3, r2, r3
            dwAgcValVariation = ((dwRegister > dwAgcRefVal) ?
 8012b26:	62bb      	str	r3, [r7, #40]	@ 0x28
            if (dwAgcValVariation > dwLpcdThreshold)
 8012b28:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012b2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b2c:	429a      	cmp	r2, r3
 8012b2e:	d902      	bls.n	8012b36 <phhalHw_Pn5180_Lpcd+0x106>
                status = PH_ERR_SUCCESS;
 8012b30:	2300      	movs	r3, #0
 8012b32:	86fb      	strh	r3, [r7, #54]	@ 0x36
        break;
 8012b34:	e058      	b.n	8012be8 <phhalHw_Pn5180_Lpcd+0x1b8>
                status = PH_ERR_IO_TIMEOUT;
 8012b36:	2301      	movs	r3, #1
 8012b38:	86fb      	strh	r3, [r7, #54]	@ 0x36
        break;
 8012b3a:	e055      	b.n	8012be8 <phhalHw_Pn5180_Lpcd+0x1b8>

    case PHHAL_HW_PN5180_LPCD_MODE_POWERDOWN:
        dwIrqWaitFor = (IRQ_STATUS_LPCD_IRQ_MASK | IRQ_STATUS_GENERAL_ERROR_IRQ_MASK);
 8012b3c:	f44f 2320 	mov.w	r3, #655360	@ 0xa0000
 8012b40:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Clear above Interrupts  */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegister(pDataParams, IRQ_SET_CLEAR, dwIrqWaitFor));
 8012b42:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012b44:	2103      	movs	r1, #3
 8012b46:	6878      	ldr	r0, [r7, #4]
 8012b48:	f000 fb64 	bl	8013214 <phhalHw_Pn5180_Instr_WriteRegister>
 8012b4c:	4603      	mov	r3, r0
 8012b4e:	847b      	strh	r3, [r7, #34]	@ 0x22
 8012b50:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8012b52:	2b00      	cmp	r3, #0
 8012b54:	d001      	beq.n	8012b5a <phhalHw_Pn5180_Lpcd+0x12a>
 8012b56:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8012b58:	e056      	b.n	8012c08 <phhalHw_Pn5180_Lpcd+0x1d8>
        (void)phOsal_EventClear(&pDataParams->HwEventObj.EventHandle, E_OS_EVENT_OPT_NONE, E_PH_OSAL_EVT_RF, NULL);
 8012b5a:	687b      	ldr	r3, [r7, #4]
 8012b5c:	f503 70c2 	add.w	r0, r3, #388	@ 0x184
 8012b60:	2300      	movs	r3, #0
 8012b62:	2201      	movs	r2, #1
 8012b64:	2100      	movs	r1, #0
 8012b66:	f009 fcf1 	bl	801c54c <phOsal_EventClear>

        /* Enable IRQ sources */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegister(pDataParams, IRQ_ENABLE, dwIrqWaitFor));
 8012b6a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012b6c:	2101      	movs	r1, #1
 8012b6e:	6878      	ldr	r0, [r7, #4]
 8012b70:	f000 fb50 	bl	8013214 <phhalHw_Pn5180_Instr_WriteRegister>
 8012b74:	4603      	mov	r3, r0
 8012b76:	847b      	strh	r3, [r7, #34]	@ 0x22
 8012b78:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8012b7a:	2b00      	cmp	r3, #0
 8012b7c:	d001      	beq.n	8012b82 <phhalHw_Pn5180_Lpcd+0x152>
 8012b7e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8012b80:	e042      	b.n	8012c08 <phhalHw_Pn5180_Lpcd+0x1d8>

        PH_CHECK_SUCCESS_FCT(statusTmp,  phhalHw_Pn5180_Instr_SwitchModeLpcd(
 8012b82:	687b      	ldr	r3, [r7, #4]
 8012b84:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8012b86:	4619      	mov	r1, r3
 8012b88:	6878      	ldr	r0, [r7, #4]
 8012b8a:	f000 ffd6 	bl	8013b3a <phhalHw_Pn5180_Instr_SwitchModeLpcd>
 8012b8e:	4603      	mov	r3, r0
 8012b90:	847b      	strh	r3, [r7, #34]	@ 0x22
 8012b92:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8012b94:	2b00      	cmp	r3, #0
 8012b96:	d001      	beq.n	8012b9c <phhalHw_Pn5180_Lpcd+0x16c>
 8012b98:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8012b9a:	e035      	b.n	8012c08 <phhalHw_Pn5180_Lpcd+0x1d8>
            pDataParams,
            (uint16_t)(pDataParams->wWakeupCounterInMs))
            );

        /* Now wait for the IRQ */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_WaitIrq(
 8012b9c:	f107 0318 	add.w	r3, r7, #24
 8012ba0:	9300      	str	r3, [sp, #0]
 8012ba2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012ba4:	2200      	movs	r2, #0
 8012ba6:	2101      	movs	r1, #1
 8012ba8:	6878      	ldr	r0, [r7, #4]
 8012baa:	f002 ffc9 	bl	8015b40 <phhalHw_Pn5180_WaitIrq>
 8012bae:	4603      	mov	r3, r0
 8012bb0:	847b      	strh	r3, [r7, #34]	@ 0x22
 8012bb2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8012bb4:	2b00      	cmp	r3, #0
 8012bb6:	d001      	beq.n	8012bbc <phhalHw_Pn5180_Lpcd+0x18c>
 8012bb8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8012bba:	e025      	b.n	8012c08 <phhalHw_Pn5180_Lpcd+0x1d8>
            PH_ON,
            PH_OFF,
            dwIrqWaitFor,
            &dwIrqReg));

        if(0U != (dwIrqReg & IRQ_STATUS_LPCD_IRQ_MASK))
 8012bbc:	69bb      	ldr	r3, [r7, #24]
 8012bbe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8012bc2:	2b00      	cmp	r3, #0
 8012bc4:	d002      	beq.n	8012bcc <phhalHw_Pn5180_Lpcd+0x19c>
        {
            status = PH_ERR_SUCCESS;
 8012bc6:	2300      	movs	r3, #0
 8012bc8:	86fb      	strh	r3, [r7, #54]	@ 0x36
        }
        else
        {
            status = PH_ERR_IO_TIMEOUT;
        }
        break;
 8012bca:	e00d      	b.n	8012be8 <phhalHw_Pn5180_Lpcd+0x1b8>
        else if (0U != (dwIrqReg & IRQ_STATUS_GENERAL_ERROR_IRQ_MASK))
 8012bcc:	69bb      	ldr	r3, [r7, #24]
 8012bce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8012bd2:	2b00      	cmp	r3, #0
 8012bd4:	d002      	beq.n	8012bdc <phhalHw_Pn5180_Lpcd+0x1ac>
            status = PH_ERR_INVALID_PARAMETER;
 8012bd6:	2321      	movs	r3, #33	@ 0x21
 8012bd8:	86fb      	strh	r3, [r7, #54]	@ 0x36
        break;
 8012bda:	e005      	b.n	8012be8 <phhalHw_Pn5180_Lpcd+0x1b8>
            status = PH_ERR_IO_TIMEOUT;
 8012bdc:	2301      	movs	r3, #1
 8012bde:	86fb      	strh	r3, [r7, #54]	@ 0x36
        break;
 8012be0:	e002      	b.n	8012be8 <phhalHw_Pn5180_Lpcd+0x1b8>
    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8012be2:	f240 2321 	movw	r3, #545	@ 0x221
 8012be6:	e00f      	b.n	8012c08 <phhalHw_Pn5180_Lpcd+0x1d8>
    }

    return PH_ADD_COMPCODE(status, PH_COMP_HAL);
 8012be8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8012bea:	2b00      	cmp	r3, #0
 8012bec:	d00b      	beq.n	8012c06 <phhalHw_Pn5180_Lpcd+0x1d6>
 8012bee:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8012bf0:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8012bf4:	2b00      	cmp	r3, #0
 8012bf6:	d106      	bne.n	8012c06 <phhalHw_Pn5180_Lpcd+0x1d6>
 8012bf8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8012bfa:	b2db      	uxtb	r3, r3
 8012bfc:	b29b      	uxth	r3, r3
 8012bfe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8012c02:	b29b      	uxth	r3, r3
 8012c04:	e000      	b.n	8012c08 <phhalHw_Pn5180_Lpcd+0x1d8>
 8012c06:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
}
 8012c08:	4618      	mov	r0, r3
 8012c0a:	3738      	adds	r7, #56	@ 0x38
 8012c0c:	46bd      	mov	sp, r7
 8012c0e:	bd80      	pop	{r7, pc}

08012c10 <phhalHw_Pn5180_SetListenParameters>:
    uint8_t * pNfcId1,
    uint8_t SelRes,
    uint8_t * pPollingResp,
    uint8_t bNfcId3
    )
{
 8012c10:	b580      	push	{r7, lr}
 8012c12:	b08a      	sub	sp, #40	@ 0x28
 8012c14:	af00      	add	r7, sp, #0
 8012c16:	60f8      	str	r0, [r7, #12]
 8012c18:	60b9      	str	r1, [r7, #8]
 8012c1a:	607a      	str	r2, [r7, #4]
 8012c1c:	70fb      	strb	r3, [r7, #3]
    /* Check all the pointers */
    PH_ASSERT_NULL(pSensRes);
 8012c1e:	68bb      	ldr	r3, [r7, #8]
 8012c20:	2b00      	cmp	r3, #0
 8012c22:	d101      	bne.n	8012c28 <phhalHw_Pn5180_SetListenParameters+0x18>
 8012c24:	2321      	movs	r3, #33	@ 0x21
 8012c26:	e027      	b.n	8012c78 <phhalHw_Pn5180_SetListenParameters+0x68>
    PH_ASSERT_NULL(pNfcId1);
 8012c28:	687b      	ldr	r3, [r7, #4]
 8012c2a:	2b00      	cmp	r3, #0
 8012c2c:	d101      	bne.n	8012c32 <phhalHw_Pn5180_SetListenParameters+0x22>
 8012c2e:	2321      	movs	r3, #33	@ 0x21
 8012c30:	e022      	b.n	8012c78 <phhalHw_Pn5180_SetListenParameters+0x68>
    PH_ASSERT_NULL(pPollingResp);
 8012c32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012c34:	2b00      	cmp	r3, #0
 8012c36:	d101      	bne.n	8012c3c <phhalHw_Pn5180_SetListenParameters+0x2c>
 8012c38:	2321      	movs	r3, #33	@ 0x21
 8012c3a:	e01d      	b.n	8012c78 <phhalHw_Pn5180_SetListenParameters+0x68>
    if(0U != bNfcId3)
    {
        /*Coverity*/;
    }

    (void)memcpy(&aCmd[0], pSensRes, PHHAL_HW_PN5180_SET_LISTEN_SENRES_LEN);
 8012c3c:	68bb      	ldr	r3, [r7, #8]
 8012c3e:	881b      	ldrh	r3, [r3, #0]
 8012c40:	b29b      	uxth	r3, r3
 8012c42:	823b      	strh	r3, [r7, #16]
    (void)memcpy(&aCmd[2], pNfcId1, PHHAL_HW_PN5180_SET_LISTEN_NFCID1_LEN);
 8012c44:	f107 0310 	add.w	r3, r7, #16
 8012c48:	3302      	adds	r3, #2
 8012c4a:	2203      	movs	r2, #3
 8012c4c:	6879      	ldr	r1, [r7, #4]
 8012c4e:	4618      	mov	r0, r3
 8012c50:	f00f fd6f 	bl	8022732 <memcpy>
    (void)memcpy(&aCmd[5], &SelRes, PHHAL_HW_PN5180_SET_LISTEN_SELRES_LEN);
 8012c54:	78fb      	ldrb	r3, [r7, #3]
 8012c56:	757b      	strb	r3, [r7, #21]
    (void)memcpy(&aCmd[6], pPollingResp, PHHAL_HW_PN5180_SET_LISTEN_POLLRES_LEN);
 8012c58:	f107 0310 	add.w	r3, r7, #16
 8012c5c:	3306      	adds	r3, #6
 8012c5e:	2212      	movs	r2, #18
 8012c60:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8012c62:	4618      	mov	r0, r3
 8012c64:	f00f fd65 	bl	8022732 <memcpy>

    return phhalHw_Pn5180_Instr_WriteE2Prom(pDataParams, PHHAL_HW_PN5180_SET_LISTEN_E2PROM_ADDR, aCmd, PHHAL_HW_PN5180_SET_LISTEN_LEN);
 8012c68:	f107 0210 	add.w	r2, r7, #16
 8012c6c:	2318      	movs	r3, #24
 8012c6e:	2140      	movs	r1, #64	@ 0x40
 8012c70:	68f8      	ldr	r0, [r7, #12]
 8012c72:	f000 fdeb 	bl	801384c <phhalHw_Pn5180_Instr_WriteE2Prom>
 8012c76:	4603      	mov	r3, r0
}
 8012c78:	4618      	mov	r0, r3
 8012c7a:	3728      	adds	r7, #40	@ 0x28
 8012c7c:	46bd      	mov	sp, r7
 8012c7e:	bd80      	pop	{r7, pc}

08012c80 <phhalHw_Pn5180_I18000p3m3Inventory>:
    uint8_t * pBeginRndCmd,             /**< [In] ISO 18000p3m3 BeginRound command frame. This is 17bits i.e., 3 bytes are expected. CRC5 should not be provided. */
    uint8_t bTSprocessing,              /**< [In] TimeSlot processing behavior. */
    uint8_t ** ppRxBuffer,              /**< [In] Pointer to HAL Rx Buffer containing response from single/multiple tags. */
    uint16_t * wRxBufferLen             /**< [In] Length of response in hal Rx Buffer. */
    )
{
 8012c80:	b580      	push	{r7, lr}
 8012c82:	b08e      	sub	sp, #56	@ 0x38
 8012c84:	af02      	add	r7, sp, #8
 8012c86:	60f8      	str	r0, [r7, #12]
 8012c88:	60b9      	str	r1, [r7, #8]
 8012c8a:	4611      	mov	r1, r2
 8012c8c:	461a      	mov	r2, r3
 8012c8e:	460b      	mov	r3, r1
 8012c90:	71fb      	strb	r3, [r7, #7]
 8012c92:	4613      	mov	r3, r2
 8012c94:	71bb      	strb	r3, [r7, #6]
    phStatus_t  PH_MEMLOC_REM statusTmp = PH_ERR_SUCCESS;
 8012c96:	2300      	movs	r3, #0
 8012c98:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    phStatus_t  PH_MEMLOC_REM status = PH_ERR_SUCCESS;
 8012c9a:	2300      	movs	r3, #0
 8012c9c:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    uint16_t  PH_MEMLOC_REM ResultSize;
    uint32_t  PH_MEMLOC_REM dwIrqWaitFor;
    uint8_t  PH_MEMLOC_REM bTarget = 0U;
 8012c9e:	2300      	movs	r3, #0
 8012ca0:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    uint8_t  PH_MEMLOC_REM bSession = 0U;
 8012ca4:	2300      	movs	r3, #0
 8012ca6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    uint32_t PH_MEMLOC_REM dwIrqReg;
    phOsal_EventBits_t PH_MEMLOC_REM dwEventFlags;
    uint8_t    PH_MEMLOC_COUNT bQ = 1;
 8012caa:	2301      	movs	r3, #1
 8012cac:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    uint8_t    PH_MEMLOC_REM bBuff1, bBuff2;
    uint16_t   PH_MEMLOC_REM index=0;
 8012cb0:	2300      	movs	r3, #0
 8012cb2:	857b      	strh	r3, [r7, #42]	@ 0x2a
    uint8_t    PH_MEMLOC_REM numOfSlots=0;
 8012cb4:	2300      	movs	r3, #0
 8012cb6:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29

    /* Check all the pointers */
    PH_ASSERT_NULL(pSelCmd);
 8012cba:	68bb      	ldr	r3, [r7, #8]
 8012cbc:	2b00      	cmp	r3, #0
 8012cbe:	d101      	bne.n	8012cc4 <phhalHw_Pn5180_I18000p3m3Inventory+0x44>
 8012cc0:	2321      	movs	r3, #33	@ 0x21
 8012cc2:	e16b      	b.n	8012f9c <phhalHw_Pn5180_I18000p3m3Inventory+0x31c>
    PH_ASSERT_NULL(pBeginRndCmd);
 8012cc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012cc6:	2b00      	cmp	r3, #0
 8012cc8:	d101      	bne.n	8012cce <phhalHw_Pn5180_I18000p3m3Inventory+0x4e>
 8012cca:	2321      	movs	r3, #33	@ 0x21
 8012ccc:	e166      	b.n	8012f9c <phhalHw_Pn5180_I18000p3m3Inventory+0x31c>
    PH_ASSERT_NULL(ppRxBuffer);
 8012cce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012cd0:	2b00      	cmp	r3, #0
 8012cd2:	d101      	bne.n	8012cd8 <phhalHw_Pn5180_I18000p3m3Inventory+0x58>
 8012cd4:	2321      	movs	r3, #33	@ 0x21
 8012cd6:	e161      	b.n	8012f9c <phhalHw_Pn5180_I18000p3m3Inventory+0x31c>
    PH_ASSERT_NULL(wRxBufferLen);
 8012cd8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012cda:	2b00      	cmp	r3, #0
 8012cdc:	d101      	bne.n	8012ce2 <phhalHw_Pn5180_I18000p3m3Inventory+0x62>
 8012cde:	2321      	movs	r3, #33	@ 0x21
 8012ce0:	e15c      	b.n	8012f9c <phhalHw_Pn5180_I18000p3m3Inventory+0x31c>

    if(bSelCmdLen > 0U)
 8012ce2:	79fb      	ldrb	r3, [r7, #7]
 8012ce4:	2b00      	cmp	r3, #0
 8012ce6:	d02f      	beq.n	8012d48 <phhalHw_Pn5180_I18000p3m3Inventory+0xc8>
    {
        bTarget = pSelCmd[0];
 8012ce8:	68bb      	ldr	r3, [r7, #8]
 8012cea:	781b      	ldrb	r3, [r3, #0]
 8012cec:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
        bTarget = bTarget>> 1U;
 8012cf0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8012cf4:	085b      	lsrs	r3, r3, #1
 8012cf6:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
        bTarget = bTarget&0x07U;
 8012cfa:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8012cfe:	f003 0307 	and.w	r3, r3, #7
 8012d02:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28

        bSession = pBeginRndCmd[1]>> 4U;
 8012d06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012d08:	3301      	adds	r3, #1
 8012d0a:	781b      	ldrb	r3, [r3, #0]
 8012d0c:	091b      	lsrs	r3, r3, #4
 8012d0e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        bSession &= 0x03U;
 8012d12:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012d16:	f003 0303 	and.w	r3, r3, #3
 8012d1a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        switch(bSession)
 8012d1e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012d22:	2b00      	cmp	r3, #0
 8012d24:	d001      	beq.n	8012d2a <phhalHw_Pn5180_I18000p3m3Inventory+0xaa>
 8012d26:	2b02      	cmp	r3, #2
 8012d28:	d109      	bne.n	8012d3e <phhalHw_Pn5180_I18000p3m3Inventory+0xbe>
        {
        case 0:
        case 2:
        {
            if(bSession != bTarget)
 8012d2a:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8012d2e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8012d32:	429a      	cmp	r2, r3
 8012d34:	d007      	beq.n	8012d46 <phhalHw_Pn5180_I18000p3m3Inventory+0xc6>
            {
                statusTmp = (PH_ERR_INVALID_PARAMETER | PH_COMP_HAL);
 8012d36:	f240 2321 	movw	r3, #545	@ 0x221
 8012d3a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
            }
            break;
 8012d3c:	e003      	b.n	8012d46 <phhalHw_Pn5180_I18000p3m3Inventory+0xc6>
        }
        default:
            statusTmp = (PH_ERR_INVALID_PARAMETER | PH_COMP_HAL);
 8012d3e:	f240 2321 	movw	r3, #545	@ 0x221
 8012d42:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8012d44:	e000      	b.n	8012d48 <phhalHw_Pn5180_I18000p3m3Inventory+0xc8>
            break;
 8012d46:	bf00      	nop
        }

    }

    if (pDataParams->bPollGuardTimeFlag == PH_ON)
 8012d48:	68fb      	ldr	r3, [r7, #12]
 8012d4a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8012d4e:	2b01      	cmp	r3, #1
 8012d50:	d120      	bne.n	8012d94 <phhalHw_Pn5180_I18000p3m3Inventory+0x114>
    {
        pDataParams->bPollGuardTimeFlag = PH_OFF;
 8012d52:	68fb      	ldr	r3, [r7, #12]
 8012d54:	2200      	movs	r2, #0
 8012d56:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        /* When there is no errors in preconditions wait till timer expire. */
        if (statusTmp == PH_ERR_SUCCESS)
 8012d5a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8012d5c:	2b00      	cmp	r3, #0
 8012d5e:	d110      	bne.n	8012d82 <phhalHw_Pn5180_I18000p3m3Inventory+0x102>
        {
            /* Wait for the Poll Guard Time to Expire. */
            (void)phOsal_EventPend(&xEventHandle, (phOsal_EventOpt_t)(E_OS_EVENT_OPT_PEND_SET_ANY | E_OS_EVENT_OPT_PEND_CLEAR_ON_EXIT),
 8012d60:	f107 0314 	add.w	r3, r7, #20
 8012d64:	9300      	str	r3, [sp, #0]
 8012d66:	2322      	movs	r3, #34	@ 0x22
 8012d68:	f04f 32ff 	mov.w	r2, #4294967295
 8012d6c:	2105      	movs	r1, #5
 8012d6e:	488d      	ldr	r0, [pc, #564]	@ (8012fa4 <phhalHw_Pn5180_I18000p3m3Inventory+0x324>)
 8012d70:	f009 fb6a 	bl	801c448 <phOsal_EventPend>
                    PHOSAL_MAX_DELAY, E_PH_OSAL_EVT_GT_EXP | E_PH_OSAL_EVT_ABORT, &dwEventFlags);
            if(0U != (dwEventFlags & E_PH_OSAL_EVT_ABORT))
 8012d74:	697b      	ldr	r3, [r7, #20]
 8012d76:	f003 0320 	and.w	r3, r3, #32
 8012d7a:	2b00      	cmp	r3, #0
 8012d7c:	d001      	beq.n	8012d82 <phhalHw_Pn5180_I18000p3m3Inventory+0x102>
            {
                statusTmp = PH_ERR_ABORTED;
 8012d7e:	2312      	movs	r3, #18
 8012d80:	85fb      	strh	r3, [r7, #46]	@ 0x2e
            }
        }

        /* Stop Timer */
        PH_CHECK_SUCCESS_FCT(status, phDriver_TimerStop());
 8012d82:	f009 fa07 	bl	801c194 <phDriver_TimerStop>
 8012d86:	4603      	mov	r3, r0
 8012d88:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8012d8a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8012d8c:	2b00      	cmp	r3, #0
 8012d8e:	d001      	beq.n	8012d94 <phhalHw_Pn5180_I18000p3m3Inventory+0x114>
 8012d90:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8012d92:	e103      	b.n	8012f9c <phhalHw_Pn5180_I18000p3m3Inventory+0x31c>
    }

    if (statusTmp != PH_ERR_SUCCESS)
 8012d94:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8012d96:	2b00      	cmp	r3, #0
 8012d98:	d001      	beq.n	8012d9e <phhalHw_Pn5180_I18000p3m3Inventory+0x11e>
    {
        return statusTmp;
 8012d9a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8012d9c:	e0fe      	b.n	8012f9c <phhalHw_Pn5180_I18000p3m3Inventory+0x31c>
    }

    dwIrqWaitFor = (IRQ_STATUS_RX_IRQ_MASK | IRQ_STATUS_GENERAL_ERROR_IRQ_MASK);
 8012d9e:	4b82      	ldr	r3, [pc, #520]	@ (8012fa8 <phhalHw_Pn5180_I18000p3m3Inventory+0x328>)
 8012da0:	623b      	str	r3, [r7, #32]

    /* Clear Interrupts  */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegister(pDataParams, IRQ_SET_CLEAR, PHHAL_HW_PN5180_IRQ_SET_CLEAR_ALL_MASK));
 8012da2:	4a82      	ldr	r2, [pc, #520]	@ (8012fac <phhalHw_Pn5180_I18000p3m3Inventory+0x32c>)
 8012da4:	2103      	movs	r1, #3
 8012da6:	68f8      	ldr	r0, [r7, #12]
 8012da8:	f000 fa34 	bl	8013214 <phhalHw_Pn5180_Instr_WriteRegister>
 8012dac:	4603      	mov	r3, r0
 8012dae:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8012db0:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8012db2:	2b00      	cmp	r3, #0
 8012db4:	d001      	beq.n	8012dba <phhalHw_Pn5180_I18000p3m3Inventory+0x13a>
 8012db6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8012db8:	e0f0      	b.n	8012f9c <phhalHw_Pn5180_I18000p3m3Inventory+0x31c>

    /* Clear the Rf Event. */
    PH_CHECK_SUCCESS_FCT(status, phOsal_EventClear(&pDataParams->HwEventObj.EventHandle, E_OS_EVENT_OPT_NONE, E_PH_OSAL_EVT_RF, NULL));
 8012dba:	68fb      	ldr	r3, [r7, #12]
 8012dbc:	f503 70c2 	add.w	r0, r3, #388	@ 0x184
 8012dc0:	2300      	movs	r3, #0
 8012dc2:	2201      	movs	r2, #1
 8012dc4:	2100      	movs	r1, #0
 8012dc6:	f009 fbc1 	bl	801c54c <phOsal_EventClear>
 8012dca:	4603      	mov	r3, r0
 8012dcc:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8012dce:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8012dd0:	2b00      	cmp	r3, #0
 8012dd2:	d001      	beq.n	8012dd8 <phhalHw_Pn5180_I18000p3m3Inventory+0x158>
 8012dd4:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8012dd6:	e0e1      	b.n	8012f9c <phhalHw_Pn5180_I18000p3m3Inventory+0x31c>

    /* Enable IRQ sources */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterOrMask(pDataParams, IRQ_ENABLE, dwIrqWaitFor));
 8012dd8:	6a3a      	ldr	r2, [r7, #32]
 8012dda:	2101      	movs	r1, #1
 8012ddc:	68f8      	ldr	r0, [r7, #12]
 8012dde:	f000 fa8f 	bl	8013300 <phhalHw_Pn5180_Instr_WriteRegisterOrMask>
 8012de2:	4603      	mov	r3, r0
 8012de4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8012de6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8012de8:	2b00      	cmp	r3, #0
 8012dea:	d001      	beq.n	8012df0 <phhalHw_Pn5180_I18000p3m3Inventory+0x170>
 8012dec:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8012dee:	e0d5      	b.n	8012f9c <phhalHw_Pn5180_I18000p3m3Inventory+0x31c>

    if (bTSprocessing == PHHAL_HW_I18000P3M3_GET_MAX_RESPS)
 8012df0:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8012df4:	2b00      	cmp	r3, #0
 8012df6:	d101      	bne.n	8012dfc <phhalHw_Pn5180_I18000p3m3Inventory+0x17c>
    {
        bSelCmdLen = 0U;
 8012df8:	2300      	movs	r3, #0
 8012dfa:	71fb      	strb	r3, [r7, #7]
    }

    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_EpcGen2Inventory(
 8012dfc:	79b9      	ldrb	r1, [r7, #6]
 8012dfe:	79fa      	ldrb	r2, [r7, #7]
 8012e00:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8012e04:	9301      	str	r3, [sp, #4]
 8012e06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012e08:	9300      	str	r3, [sp, #0]
 8012e0a:	460b      	mov	r3, r1
 8012e0c:	68b9      	ldr	r1, [r7, #8]
 8012e0e:	68f8      	ldr	r0, [r7, #12]
 8012e10:	f000 ff7a 	bl	8013d08 <phhalHw_Pn5180_Instr_EpcGen2Inventory>
 8012e14:	4603      	mov	r3, r0
 8012e16:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8012e18:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8012e1a:	2b00      	cmp	r3, #0
 8012e1c:	d001      	beq.n	8012e22 <phhalHw_Pn5180_I18000p3m3Inventory+0x1a2>
 8012e1e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8012e20:	e0bc      	b.n	8012f9c <phhalHw_Pn5180_I18000p3m3Inventory+0x31c>
        pBeginRndCmd,
        bTSprocessing
        ));

    /* Now wait for the IRQ */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_WaitIrq(
 8012e22:	f107 0318 	add.w	r3, r7, #24
 8012e26:	9300      	str	r3, [sp, #0]
 8012e28:	6a3b      	ldr	r3, [r7, #32]
 8012e2a:	2200      	movs	r2, #0
 8012e2c:	2101      	movs	r1, #1
 8012e2e:	68f8      	ldr	r0, [r7, #12]
 8012e30:	f002 fe86 	bl	8015b40 <phhalHw_Pn5180_WaitIrq>
 8012e34:	4603      	mov	r3, r0
 8012e36:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8012e38:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8012e3a:	2b00      	cmp	r3, #0
 8012e3c:	d001      	beq.n	8012e42 <phhalHw_Pn5180_I18000p3m3Inventory+0x1c2>
 8012e3e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8012e40:	e0ac      	b.n	8012f9c <phhalHw_Pn5180_I18000p3m3Inventory+0x31c>
        PH_OFF,
        dwIrqWaitFor,
        &dwIrqReg));

    /* Check if an error has occured */
    if (0U != (dwIrqReg & IRQ_STATUS_RX_IRQ_MASK))
 8012e42:	69bb      	ldr	r3, [r7, #24]
 8012e44:	f003 0301 	and.w	r3, r3, #1
 8012e48:	2b00      	cmp	r3, #0
 8012e4a:	f000 8095 	beq.w	8012f78 <phhalHw_Pn5180_I18000p3m3Inventory+0x2f8>
    {
        /*Retrieve the result size and result*/
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_EpcGen2RetrieveResultSize( pDataParams, &ResultSize));
 8012e4e:	f107 031c 	add.w	r3, r7, #28
 8012e52:	4619      	mov	r1, r3
 8012e54:	68f8      	ldr	r0, [r7, #12]
 8012e56:	f000 ffe6 	bl	8013e26 <phhalHw_Pn5180_Instr_EpcGen2RetrieveResultSize>
 8012e5a:	4603      	mov	r3, r0
 8012e5c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8012e5e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8012e60:	2b00      	cmp	r3, #0
 8012e62:	d001      	beq.n	8012e68 <phhalHw_Pn5180_I18000p3m3Inventory+0x1e8>
 8012e64:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8012e66:	e099      	b.n	8012f9c <phhalHw_Pn5180_I18000p3m3Inventory+0x31c>
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_EpcGen2RetrieveResult( pDataParams, ppRxBuffer, ResultSize));
 8012e68:	8bbb      	ldrh	r3, [r7, #28]
 8012e6a:	461a      	mov	r2, r3
 8012e6c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8012e6e:	68f8      	ldr	r0, [r7, #12]
 8012e70:	f001 f82f 	bl	8013ed2 <phhalHw_Pn5180_Instr_EpcGen2RetrieveResult>
 8012e74:	4603      	mov	r3, r0
 8012e76:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8012e78:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8012e7a:	2b00      	cmp	r3, #0
 8012e7c:	d001      	beq.n	8012e82 <phhalHw_Pn5180_I18000p3m3Inventory+0x202>
 8012e7e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8012e80:	e08c      	b.n	8012f9c <phhalHw_Pn5180_I18000p3m3Inventory+0x31c>

        *wRxBufferLen = ResultSize;
 8012e82:	8bba      	ldrh	r2, [r7, #28]
 8012e84:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012e86:	801a      	strh	r2, [r3, #0]
        if(ResultSize > 0U)
 8012e88:	8bbb      	ldrh	r3, [r7, #28]
 8012e8a:	2b00      	cmp	r3, #0
 8012e8c:	d071      	beq.n	8012f72 <phhalHw_Pn5180_I18000p3m3Inventory+0x2f2>
            /* Response length is 3bytes by default. With 1st byte indicating Response status.
             * If 1st Byte has value '2' it indicates there is no response in any Timeslot,
             * all other values indicate response availability.(As specified in PN5180 Instruction Layer document) */

            /* Extract bQ value from pBeginRndCmd */
            bBuff1 = *(pBeginRndCmd + 1) & (uint8_t)0x7;
 8012e8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012e90:	3301      	adds	r3, #1
 8012e92:	781b      	ldrb	r3, [r3, #0]
 8012e94:	f003 0307 	and.w	r3, r3, #7
 8012e98:	77fb      	strb	r3, [r7, #31]
            bBuff2 = *(pBeginRndCmd + 2) & (uint8_t)0x80;
 8012e9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012e9c:	3302      	adds	r3, #2
 8012e9e:	781b      	ldrb	r3, [r3, #0]
 8012ea0:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8012ea4:	77bb      	strb	r3, [r7, #30]

            bQ = (bBuff1 << 1) | (bBuff2 >> 7);
 8012ea6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8012eaa:	005b      	lsls	r3, r3, #1
 8012eac:	b25a      	sxtb	r2, r3
 8012eae:	7fbb      	ldrb	r3, [r7, #30]
 8012eb0:	09db      	lsrs	r3, r3, #7
 8012eb2:	b2db      	uxtb	r3, r3
 8012eb4:	b25b      	sxtb	r3, r3
 8012eb6:	4313      	orrs	r3, r2
 8012eb8:	b25b      	sxtb	r3, r3
 8012eba:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

            index=0;
 8012ebe:	2300      	movs	r3, #0
 8012ec0:	857b      	strh	r3, [r7, #42]	@ 0x2a
            numOfSlots= 1 << bQ;
 8012ec2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8012ec6:	2201      	movs	r2, #1
 8012ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8012ecc:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29

            while(numOfSlots)
 8012ed0:	e04a      	b.n	8012f68 <phhalHw_Pn5180_I18000p3m3Inventory+0x2e8>
            {
                if( ( (*ppRxBuffer)[index] == 2 )
 8012ed2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012ed4:	681a      	ldr	r2, [r3, #0]
 8012ed6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8012ed8:	4413      	add	r3, r2
 8012eda:	781b      	ldrb	r3, [r3, #0]
 8012edc:	2b02      	cmp	r3, #2
 8012ede:	d112      	bne.n	8012f06 <phhalHw_Pn5180_I18000p3m3Inventory+0x286>
                    && ( (*ppRxBuffer)[index + 1] == 0 )
 8012ee0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012ee2:	681a      	ldr	r2, [r3, #0]
 8012ee4:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8012ee6:	3301      	adds	r3, #1
 8012ee8:	4413      	add	r3, r2
 8012eea:	781b      	ldrb	r3, [r3, #0]
 8012eec:	2b00      	cmp	r3, #0
 8012eee:	d10a      	bne.n	8012f06 <phhalHw_Pn5180_I18000p3m3Inventory+0x286>
                    && ( (*ppRxBuffer)[index + 2] == 0 )
 8012ef0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012ef2:	681a      	ldr	r2, [r3, #0]
 8012ef4:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8012ef6:	3302      	adds	r3, #2
 8012ef8:	4413      	add	r3, r2
 8012efa:	781b      	ldrb	r3, [r3, #0]
 8012efc:	2b00      	cmp	r3, #0
 8012efe:	d102      	bne.n	8012f06 <phhalHw_Pn5180_I18000p3m3Inventory+0x286>
                    )
                {
                    status = PH_ERR_IO_TIMEOUT;
 8012f00:	2301      	movs	r3, #1
 8012f02:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8012f04:	e028      	b.n	8012f58 <phhalHw_Pn5180_I18000p3m3Inventory+0x2d8>
                }
                else if( ( (*ppRxBuffer)[index] == 3 )
 8012f06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012f08:	681a      	ldr	r2, [r3, #0]
 8012f0a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8012f0c:	4413      	add	r3, r2
 8012f0e:	781b      	ldrb	r3, [r3, #0]
 8012f10:	2b03      	cmp	r3, #3
 8012f12:	d11e      	bne.n	8012f52 <phhalHw_Pn5180_I18000p3m3Inventory+0x2d2>
                    && ( (*ppRxBuffer)[index + 1] == 0 )
 8012f14:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012f16:	681a      	ldr	r2, [r3, #0]
 8012f18:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8012f1a:	3301      	adds	r3, #1
 8012f1c:	4413      	add	r3, r2
 8012f1e:	781b      	ldrb	r3, [r3, #0]
 8012f20:	2b00      	cmp	r3, #0
 8012f22:	d116      	bne.n	8012f52 <phhalHw_Pn5180_I18000p3m3Inventory+0x2d2>
                    && ( (*ppRxBuffer)[index + 2] == 0 )
 8012f24:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012f26:	681a      	ldr	r2, [r3, #0]
 8012f28:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8012f2a:	3302      	adds	r3, #2
 8012f2c:	4413      	add	r3, r2
 8012f2e:	781b      	ldrb	r3, [r3, #0]
 8012f30:	2b00      	cmp	r3, #0
 8012f32:	d10e      	bne.n	8012f52 <phhalHw_Pn5180_I18000p3m3Inventory+0x2d2>
                    )
                {
                    status = PH_ERR_COLLISION_ERROR;
 8012f34:	2303      	movs	r3, #3
 8012f36:	85bb      	strh	r3, [r7, #44]	@ 0x2c
                    // If TimeSlot behaviour is ONE_TS_ONLY or GET_TAG_HANDLE
                    if(bTSprocessing & PHHAL_HW_I18000P3M3_ONE_TS_ONLY ||
 8012f38:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8012f3c:	f003 0301 	and.w	r3, r3, #1
 8012f40:	2b00      	cmp	r3, #0
 8012f42:	d11b      	bne.n	8012f7c <phhalHw_Pn5180_I18000p3m3Inventory+0x2fc>
                        bTSprocessing & PHHAL_HW_I18000P3M3_GET_TAG_HANDLE)
 8012f44:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8012f48:	f003 0302 	and.w	r3, r3, #2
                    if(bTSprocessing & PHHAL_HW_I18000P3M3_ONE_TS_ONLY ||
 8012f4c:	2b00      	cmp	r3, #0
 8012f4e:	d115      	bne.n	8012f7c <phhalHw_Pn5180_I18000p3m3Inventory+0x2fc>
 8012f50:	e002      	b.n	8012f58 <phhalHw_Pn5180_I18000p3m3Inventory+0x2d8>
                        break;
                    }
                }
                else
                {
                    status = PH_ERR_SUCCESS;
 8012f52:	2300      	movs	r3, #0
 8012f54:	85bb      	strh	r3, [r7, #44]	@ 0x2c
                    break;
 8012f56:	e011      	b.n	8012f7c <phhalHw_Pn5180_I18000p3m3Inventory+0x2fc>
                }
                index=index+3;
 8012f58:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8012f5a:	3303      	adds	r3, #3
 8012f5c:	857b      	strh	r3, [r7, #42]	@ 0x2a
                numOfSlots--;
 8012f5e:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8012f62:	3b01      	subs	r3, #1
 8012f64:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
            while(numOfSlots)
 8012f68:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8012f6c:	2b00      	cmp	r3, #0
 8012f6e:	d1b0      	bne.n	8012ed2 <phhalHw_Pn5180_I18000p3m3Inventory+0x252>
 8012f70:	e004      	b.n	8012f7c <phhalHw_Pn5180_I18000p3m3Inventory+0x2fc>
            }
        }
        else
        {
            status = PH_ERR_INTERNAL_ERROR;
 8012f72:	237f      	movs	r3, #127	@ 0x7f
 8012f74:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8012f76:	e001      	b.n	8012f7c <phhalHw_Pn5180_I18000p3m3Inventory+0x2fc>
        }
    }
    else
    {
        status = PH_ERR_IO_TIMEOUT;
 8012f78:	2301      	movs	r3, #1
 8012f7a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    }

    return PH_ADD_COMPCODE(status, PH_COMP_HAL);
 8012f7c:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8012f7e:	2b00      	cmp	r3, #0
 8012f80:	d00b      	beq.n	8012f9a <phhalHw_Pn5180_I18000p3m3Inventory+0x31a>
 8012f82:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8012f84:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8012f88:	2b00      	cmp	r3, #0
 8012f8a:	d106      	bne.n	8012f9a <phhalHw_Pn5180_I18000p3m3Inventory+0x31a>
 8012f8c:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8012f8e:	b2db      	uxtb	r3, r3
 8012f90:	b29b      	uxth	r3, r3
 8012f92:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8012f96:	b29b      	uxth	r3, r3
 8012f98:	e000      	b.n	8012f9c <phhalHw_Pn5180_I18000p3m3Inventory+0x31c>
 8012f9a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
}
 8012f9c:	4618      	mov	r0, r3
 8012f9e:	3730      	adds	r7, #48	@ 0x30
 8012fa0:	46bd      	mov	sp, r7
 8012fa2:	bd80      	pop	{r7, pc}
 8012fa4:	20001be0 	.word	0x20001be0
 8012fa8:	00020001 	.word	0x00020001
 8012fac:	000fffff 	.word	0x000fffff

08012fb0 <phhalHw_Pn5180_18000p3m3ResumeInventory>:
phStatus_t phhalHw_Pn5180_18000p3m3ResumeInventory(
    phhalHw_Pn5180_DataParams_t * pDataParams,  /**< [In] Pointer to this layer's parameter structure. */
    uint8_t ** ppRxBuffer,                      /**< [In] Pointer to HAL Rx Buffer containing response from single/multiple tags. */
    uint16_t * wRxBufferLen                     /**< [In] Length of response in hal Rx Buffer. */
    )
{
 8012fb0:	b580      	push	{r7, lr}
 8012fb2:	b08a      	sub	sp, #40	@ 0x28
 8012fb4:	af02      	add	r7, sp, #8
 8012fb6:	60f8      	str	r0, [r7, #12]
 8012fb8:	60b9      	str	r1, [r7, #8]
 8012fba:	607a      	str	r2, [r7, #4]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    phStatus_t  PH_MEMLOC_REM status = PH_ERR_SUCCESS;
 8012fbc:	2300      	movs	r3, #0
 8012fbe:	83fb      	strh	r3, [r7, #30]
    uint16_t  PH_MEMLOC_REM ResultSize;
    uint32_t  PH_MEMLOC_REM dwIrqWaitFor;
    uint32_t PH_MEMLOC_REM dwIrqReg;

    /* Check all the pointers */
    PH_ASSERT_NULL(ppRxBuffer);
 8012fc0:	68bb      	ldr	r3, [r7, #8]
 8012fc2:	2b00      	cmp	r3, #0
 8012fc4:	d101      	bne.n	8012fca <phhalHw_Pn5180_18000p3m3ResumeInventory+0x1a>
 8012fc6:	2321      	movs	r3, #33	@ 0x21
 8012fc8:	e07d      	b.n	80130c6 <phhalHw_Pn5180_18000p3m3ResumeInventory+0x116>
    PH_ASSERT_NULL(wRxBufferLen);
 8012fca:	687b      	ldr	r3, [r7, #4]
 8012fcc:	2b00      	cmp	r3, #0
 8012fce:	d101      	bne.n	8012fd4 <phhalHw_Pn5180_18000p3m3ResumeInventory+0x24>
 8012fd0:	2321      	movs	r3, #33	@ 0x21
 8012fd2:	e078      	b.n	80130c6 <phhalHw_Pn5180_18000p3m3ResumeInventory+0x116>

    dwIrqWaitFor =  (IRQ_STATUS_RX_IRQ_MASK| IRQ_STATUS_GENERAL_ERROR_IRQ_MASK);
 8012fd4:	4b3e      	ldr	r3, [pc, #248]	@ (80130d0 <phhalHw_Pn5180_18000p3m3ResumeInventory+0x120>)
 8012fd6:	61bb      	str	r3, [r7, #24]

    /* Clear Interrupts  */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegister(pDataParams, IRQ_SET_CLEAR, dwIrqWaitFor));
 8012fd8:	69ba      	ldr	r2, [r7, #24]
 8012fda:	2103      	movs	r1, #3
 8012fdc:	68f8      	ldr	r0, [r7, #12]
 8012fde:	f000 f919 	bl	8013214 <phhalHw_Pn5180_Instr_WriteRegister>
 8012fe2:	4603      	mov	r3, r0
 8012fe4:	82fb      	strh	r3, [r7, #22]
 8012fe6:	8afb      	ldrh	r3, [r7, #22]
 8012fe8:	2b00      	cmp	r3, #0
 8012fea:	d001      	beq.n	8012ff0 <phhalHw_Pn5180_18000p3m3ResumeInventory+0x40>
 8012fec:	8afb      	ldrh	r3, [r7, #22]
 8012fee:	e06a      	b.n	80130c6 <phhalHw_Pn5180_18000p3m3ResumeInventory+0x116>

    (void)phOsal_EventClear(&pDataParams->HwEventObj.EventHandle, E_OS_EVENT_OPT_NONE, E_PH_OSAL_EVT_RF, NULL);
 8012ff0:	68fb      	ldr	r3, [r7, #12]
 8012ff2:	f503 70c2 	add.w	r0, r3, #388	@ 0x184
 8012ff6:	2300      	movs	r3, #0
 8012ff8:	2201      	movs	r2, #1
 8012ffa:	2100      	movs	r1, #0
 8012ffc:	f009 faa6 	bl	801c54c <phOsal_EventClear>

    /* Enable IRQ sources */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterOrMask(pDataParams, IRQ_ENABLE, dwIrqWaitFor));
 8013000:	69ba      	ldr	r2, [r7, #24]
 8013002:	2101      	movs	r1, #1
 8013004:	68f8      	ldr	r0, [r7, #12]
 8013006:	f000 f97b 	bl	8013300 <phhalHw_Pn5180_Instr_WriteRegisterOrMask>
 801300a:	4603      	mov	r3, r0
 801300c:	82fb      	strh	r3, [r7, #22]
 801300e:	8afb      	ldrh	r3, [r7, #22]
 8013010:	2b00      	cmp	r3, #0
 8013012:	d001      	beq.n	8013018 <phhalHw_Pn5180_18000p3m3ResumeInventory+0x68>
 8013014:	8afb      	ldrh	r3, [r7, #22]
 8013016:	e056      	b.n	80130c6 <phhalHw_Pn5180_18000p3m3ResumeInventory+0x116>

    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_EpcGen2ResumeInventory(pDataParams));
 8013018:	68f8      	ldr	r0, [r7, #12]
 801301a:	f000 ffba 	bl	8013f92 <phhalHw_Pn5180_Instr_EpcGen2ResumeInventory>
 801301e:	4603      	mov	r3, r0
 8013020:	82fb      	strh	r3, [r7, #22]
 8013022:	8afb      	ldrh	r3, [r7, #22]
 8013024:	2b00      	cmp	r3, #0
 8013026:	d001      	beq.n	801302c <phhalHw_Pn5180_18000p3m3ResumeInventory+0x7c>
 8013028:	8afb      	ldrh	r3, [r7, #22]
 801302a:	e04c      	b.n	80130c6 <phhalHw_Pn5180_18000p3m3ResumeInventory+0x116>

    /* Now wait for the IRQ */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_WaitIrq(
 801302c:	f107 0310 	add.w	r3, r7, #16
 8013030:	9300      	str	r3, [sp, #0]
 8013032:	69bb      	ldr	r3, [r7, #24]
 8013034:	2200      	movs	r2, #0
 8013036:	2101      	movs	r1, #1
 8013038:	68f8      	ldr	r0, [r7, #12]
 801303a:	f002 fd81 	bl	8015b40 <phhalHw_Pn5180_WaitIrq>
 801303e:	4603      	mov	r3, r0
 8013040:	82fb      	strh	r3, [r7, #22]
 8013042:	8afb      	ldrh	r3, [r7, #22]
 8013044:	2b00      	cmp	r3, #0
 8013046:	d001      	beq.n	801304c <phhalHw_Pn5180_18000p3m3ResumeInventory+0x9c>
 8013048:	8afb      	ldrh	r3, [r7, #22]
 801304a:	e03c      	b.n	80130c6 <phhalHw_Pn5180_18000p3m3ResumeInventory+0x116>
        PH_OFF,
        dwIrqWaitFor,
        &dwIrqReg));

    /* Check if an error has occurred */
    if (0U != (dwIrqReg & IRQ_STATUS_RX_IRQ_MASK))
 801304c:	693b      	ldr	r3, [r7, #16]
 801304e:	f003 0301 	and.w	r3, r3, #1
 8013052:	2b00      	cmp	r3, #0
 8013054:	d025      	beq.n	80130a2 <phhalHw_Pn5180_18000p3m3ResumeInventory+0xf2>
    {
        /*Retrieve the result size and result*/
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_EpcGen2RetrieveResultSize( pDataParams, &ResultSize));
 8013056:	f107 0314 	add.w	r3, r7, #20
 801305a:	4619      	mov	r1, r3
 801305c:	68f8      	ldr	r0, [r7, #12]
 801305e:	f000 fee2 	bl	8013e26 <phhalHw_Pn5180_Instr_EpcGen2RetrieveResultSize>
 8013062:	4603      	mov	r3, r0
 8013064:	82fb      	strh	r3, [r7, #22]
 8013066:	8afb      	ldrh	r3, [r7, #22]
 8013068:	2b00      	cmp	r3, #0
 801306a:	d001      	beq.n	8013070 <phhalHw_Pn5180_18000p3m3ResumeInventory+0xc0>
 801306c:	8afb      	ldrh	r3, [r7, #22]
 801306e:	e02a      	b.n	80130c6 <phhalHw_Pn5180_18000p3m3ResumeInventory+0x116>

        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_EpcGen2RetrieveResult( pDataParams, ppRxBuffer, ResultSize));
 8013070:	8abb      	ldrh	r3, [r7, #20]
 8013072:	461a      	mov	r2, r3
 8013074:	68b9      	ldr	r1, [r7, #8]
 8013076:	68f8      	ldr	r0, [r7, #12]
 8013078:	f000 ff2b 	bl	8013ed2 <phhalHw_Pn5180_Instr_EpcGen2RetrieveResult>
 801307c:	4603      	mov	r3, r0
 801307e:	82fb      	strh	r3, [r7, #22]
 8013080:	8afb      	ldrh	r3, [r7, #22]
 8013082:	2b00      	cmp	r3, #0
 8013084:	d001      	beq.n	801308a <phhalHw_Pn5180_18000p3m3ResumeInventory+0xda>
 8013086:	8afb      	ldrh	r3, [r7, #22]
 8013088:	e01d      	b.n	80130c6 <phhalHw_Pn5180_18000p3m3ResumeInventory+0x116>

        *wRxBufferLen = ResultSize;
 801308a:	8aba      	ldrh	r2, [r7, #20]
 801308c:	687b      	ldr	r3, [r7, #4]
 801308e:	801a      	strh	r2, [r3, #0]

        if(ResultSize>0U)
 8013090:	8abb      	ldrh	r3, [r7, #20]
 8013092:	2b00      	cmp	r3, #0
 8013094:	d002      	beq.n	801309c <phhalHw_Pn5180_18000p3m3ResumeInventory+0xec>
        {
            status = PH_ERR_SUCCESS;
 8013096:	2300      	movs	r3, #0
 8013098:	83fb      	strh	r3, [r7, #30]
 801309a:	e004      	b.n	80130a6 <phhalHw_Pn5180_18000p3m3ResumeInventory+0xf6>
        }
        else
        {
            status = PH_ERR_INTERNAL_ERROR;
 801309c:	237f      	movs	r3, #127	@ 0x7f
 801309e:	83fb      	strh	r3, [r7, #30]
 80130a0:	e001      	b.n	80130a6 <phhalHw_Pn5180_18000p3m3ResumeInventory+0xf6>
        }
    }
    else
    {
        status = PH_ERR_IO_TIMEOUT;
 80130a2:	2301      	movs	r3, #1
 80130a4:	83fb      	strh	r3, [r7, #30]
    }

    return PH_ADD_COMPCODE(status, PH_COMP_HAL);
 80130a6:	8bfb      	ldrh	r3, [r7, #30]
 80130a8:	2b00      	cmp	r3, #0
 80130aa:	d00b      	beq.n	80130c4 <phhalHw_Pn5180_18000p3m3ResumeInventory+0x114>
 80130ac:	8bfb      	ldrh	r3, [r7, #30]
 80130ae:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80130b2:	2b00      	cmp	r3, #0
 80130b4:	d106      	bne.n	80130c4 <phhalHw_Pn5180_18000p3m3ResumeInventory+0x114>
 80130b6:	8bfb      	ldrh	r3, [r7, #30]
 80130b8:	b2db      	uxtb	r3, r3
 80130ba:	b29b      	uxth	r3, r3
 80130bc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80130c0:	b29b      	uxth	r3, r3
 80130c2:	e000      	b.n	80130c6 <phhalHw_Pn5180_18000p3m3ResumeInventory+0x116>
 80130c4:	8bfb      	ldrh	r3, [r7, #30]
}
 80130c6:	4618      	mov	r0, r3
 80130c8:	3720      	adds	r7, #32
 80130ca:	46bd      	mov	sp, r7
 80130cc:	bd80      	pop	{r7, pc}
 80130ce:	bf00      	nop
 80130d0:	00020001 	.word	0x00020001

080130d4 <phhalHw_Pn5180_EventWait>:

phStatus_t phhalHw_Pn5180_EventWait(phhalHw_Pn5180_DataParams_t * pDataParams, uint32_t dwEventTimeout)
{
 80130d4:	b580      	push	{r7, lr}
 80130d6:	b084      	sub	sp, #16
 80130d8:	af02      	add	r7, sp, #8
 80130da:	6078      	str	r0, [r7, #4]
 80130dc:	6039      	str	r1, [r7, #0]
	printf("phhalHw_Pn5180_EventWait:\r\n");
 80130de:	4809      	ldr	r0, [pc, #36]	@ (8013104 <phhalHw_Pn5180_EventWait+0x30>)
 80130e0:	f00f f9b8 	bl	8022454 <puts>
    return phOsal_EventPend((volatile phOsal_Event_t *)(&pDataParams->HwEventObj.EventHandle), E_OS_EVENT_OPT_PEND_SET_ANY, dwEventTimeout,
 80130e4:	687b      	ldr	r3, [r7, #4]
 80130e6:	f503 70c2 	add.w	r0, r3, #388	@ 0x184
 80130ea:	2300      	movs	r3, #0
 80130ec:	9300      	str	r3, [sp, #0]
 80130ee:	2321      	movs	r3, #33	@ 0x21
 80130f0:	683a      	ldr	r2, [r7, #0]
 80130f2:	2101      	movs	r1, #1
 80130f4:	f009 f9a8 	bl	801c448 <phOsal_EventPend>
 80130f8:	4603      	mov	r3, r0
        (E_PH_OSAL_EVT_RF | E_PH_OSAL_EVT_ABORT), NULL);
}
 80130fa:	4618      	mov	r0, r3
 80130fc:	3708      	adds	r7, #8
 80130fe:	46bd      	mov	sp, r7
 8013100:	bd80      	pop	{r7, pc}
 8013102:	bf00      	nop
 8013104:	08026750 	.word	0x08026750

08013108 <phhalHw_Pn5180_EventConsume>:

phStatus_t phhalHw_Pn5180_EventConsume(phhalHw_Pn5180_DataParams_t * pDataParams)
{
 8013108:	b580      	push	{r7, lr}
 801310a:	b082      	sub	sp, #8
 801310c:	af00      	add	r7, sp, #0
 801310e:	6078      	str	r0, [r7, #4]
    return phOsal_EventClear(&pDataParams->HwEventObj.EventHandle, E_OS_EVENT_OPT_NONE, (E_PH_OSAL_EVT_RF | E_PH_OSAL_EVT_ABORT), NULL);
 8013110:	687b      	ldr	r3, [r7, #4]
 8013112:	f503 70c2 	add.w	r0, r3, #388	@ 0x184
 8013116:	2300      	movs	r3, #0
 8013118:	2221      	movs	r2, #33	@ 0x21
 801311a:	2100      	movs	r1, #0
 801311c:	f009 fa16 	bl	801c54c <phOsal_EventClear>
 8013120:	4603      	mov	r3, r0
}
 8013122:	4618      	mov	r0, r3
 8013124:	3708      	adds	r7, #8
 8013126:	46bd      	mov	sp, r7
 8013128:	bd80      	pop	{r7, pc}
	...

0801312c <phhalHw_Pn5180_Reset>:
    /* Delete event */
    return phOsal_EventDelete(&pDataParams->HwEventObj.EventHandle);
}

static void phhalHw_Pn5180_Reset(void)
{
 801312c:	b580      	push	{r7, lr}
 801312e:	af00      	add	r7, sp, #0
    /* As per current design, phDriver will not be implemented on PC Host side */
#ifndef _WIN32
    /* Send the reset pulse to FE to reset. */
    phDriver_PinWrite(PHDRIVER_PIN_RESET, RESET_POWERUP_LEVEL);
 8013130:	2201      	movs	r2, #1
 8013132:	2120      	movs	r1, #32
 8013134:	4810      	ldr	r0, [pc, #64]	@ (8013178 <phhalHw_Pn5180_Reset+0x4c>)
 8013136:	f008 ffd1 	bl	801c0dc <phDriver_PinWrite>
    /* delay of ~2 ms */
    phDriver_TimerStart(PH_DRIVER_TIMER_MILLI_SECS, PHHAL_HW_PN5180_RESET_DELAY_MILLI_SECS, NULL);
 801313a:	2200      	movs	r2, #0
 801313c:	2102      	movs	r1, #2
 801313e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8013142:	f008 ffdd 	bl	801c100 <phDriver_TimerStart>

    phDriver_PinWrite(PHDRIVER_PIN_RESET, RESET_POWERDOWN_LEVEL);
 8013146:	2200      	movs	r2, #0
 8013148:	2120      	movs	r1, #32
 801314a:	480b      	ldr	r0, [pc, #44]	@ (8013178 <phhalHw_Pn5180_Reset+0x4c>)
 801314c:	f008 ffc6 	bl	801c0dc <phDriver_PinWrite>
    /* delay of ~2 ms */
    phDriver_TimerStart(PH_DRIVER_TIMER_MILLI_SECS, PHHAL_HW_PN5180_RESET_DELAY_MILLI_SECS, NULL);
 8013150:	2200      	movs	r2, #0
 8013152:	2102      	movs	r1, #2
 8013154:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8013158:	f008 ffd2 	bl	801c100 <phDriver_TimerStart>

    phDriver_PinWrite(PHDRIVER_PIN_RESET, RESET_POWERUP_LEVEL);
 801315c:	2201      	movs	r2, #1
 801315e:	2120      	movs	r1, #32
 8013160:	4805      	ldr	r0, [pc, #20]	@ (8013178 <phhalHw_Pn5180_Reset+0x4c>)
 8013162:	f008 ffbb 	bl	801c0dc <phDriver_PinWrite>
    /* delay of ~2 ms */
    phDriver_TimerStart(PH_DRIVER_TIMER_MILLI_SECS, PHHAL_HW_PN5180_RESET_DELAY_MILLI_SECS, NULL);
 8013166:	2200      	movs	r2, #0
 8013168:	2102      	movs	r1, #2
 801316a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 801316e:	f008 ffc7 	bl	801c100 <phDriver_TimerStart>
#endif /*_WIN32*/
}
 8013172:	bf00      	nop
 8013174:	bd80      	pop	{r7, pc}
 8013176:	bf00      	nop
 8013178:	48000400 	.word	0x48000400

0801317c <phhalHw_Pn5180_WriteSSEL>:

#ifndef _WIN32
static void phhalHw_Pn5180_WriteSSEL(phbalReg_Type_t *pBalDataParams, uint8_t bValue)
{
 801317c:	b580      	push	{r7, lr}
 801317e:	b082      	sub	sp, #8
 8013180:	af00      	add	r7, sp, #0
 8013182:	6078      	str	r0, [r7, #4]
 8013184:	460b      	mov	r3, r1
 8013186:	70fb      	strb	r3, [r7, #3]
    if (pBalDataParams->bBalType == PHBAL_REG_TYPE_SPI)
 8013188:	687b      	ldr	r3, [r7, #4]
 801318a:	789b      	ldrb	r3, [r3, #2]
 801318c:	2b01      	cmp	r3, #1
 801318e:	d107      	bne.n	80131a0 <phhalHw_Pn5180_WriteSSEL+0x24>
    {
        phDriver_PinWrite(PHDRIVER_PIN_SSEL, bValue);
 8013190:	78fb      	ldrb	r3, [r7, #3]
 8013192:	461a      	mov	r2, r3
 8013194:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8013198:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 801319c:	f008 ff9e 	bl	801c0dc <phDriver_PinWrite>
    }
}
 80131a0:	bf00      	nop
 80131a2:	3708      	adds	r7, #8
 80131a4:	46bd      	mov	sp, r7
 80131a6:	bd80      	pop	{r7, pc}

080131a8 <phhalHw_Pn5180_Instr_GetInstrBuffer>:
static void phhalHw_Pn5180_Instr_GetInstrBuffer(
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint8_t ** pTxBuffer,
    uint16_t * pTxBufferLen
    )
{
 80131a8:	b480      	push	{r7}
 80131aa:	b085      	sub	sp, #20
 80131ac:	af00      	add	r7, sp, #0
 80131ae:	60f8      	str	r0, [r7, #12]
 80131b0:	60b9      	str	r1, [r7, #8]
 80131b2:	607a      	str	r2, [r7, #4]
    /*Return Instr buffer*/
    *pTxBuffer =pDataParams->pInstrBuffer;
 80131b4:	68fb      	ldr	r3, [r7, #12]
 80131b6:	f103 027a 	add.w	r2, r3, #122	@ 0x7a
 80131ba:	68bb      	ldr	r3, [r7, #8]
 80131bc:	601a      	str	r2, [r3, #0]
    /* Return stored length */
    *pTxBufferLen = INSTR_BUFFER_SIZE;
 80131be:	687b      	ldr	r3, [r7, #4]
 80131c0:	f44f 7283 	mov.w	r2, #262	@ 0x106
 80131c4:	801a      	strh	r2, [r3, #0]
}
 80131c6:	bf00      	nop
 80131c8:	3714      	adds	r7, #20
 80131ca:	46bd      	mov	sp, r7
 80131cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131d0:	4770      	bx	lr
	...

080131d4 <phhalHw_Pn5180_Check_Reg_Readonly>:
}

static phStatus_t phhalHw_Pn5180_Check_Reg_Readonly(
    uint8_t bRegister
    )
{
 80131d4:	b480      	push	{r7}
 80131d6:	b085      	sub	sp, #20
 80131d8:	af00      	add	r7, sp, #0
 80131da:	4603      	mov	r3, r0
 80131dc:	71fb      	strb	r3, [r7, #7]
    uint8_t     PH_MEMLOC_REM bIndex;

    /* Validate the registers */
    for (bIndex = 0U; bIndex < sizeof(phhalHw_Pn5180_Instr_RO_Reg_Table); bIndex++)
 80131de:	2300      	movs	r3, #0
 80131e0:	73fb      	strb	r3, [r7, #15]
 80131e2:	e00b      	b.n	80131fc <phhalHw_Pn5180_Check_Reg_Readonly+0x28>
    {
        /* Check if the register is read-only */
        if (bRegister == phhalHw_Pn5180_Instr_RO_Reg_Table[bIndex])
 80131e4:	7bfb      	ldrb	r3, [r7, #15]
 80131e6:	4a0a      	ldr	r2, [pc, #40]	@ (8013210 <phhalHw_Pn5180_Check_Reg_Readonly+0x3c>)
 80131e8:	5cd3      	ldrb	r3, [r2, r3]
 80131ea:	79fa      	ldrb	r2, [r7, #7]
 80131ec:	429a      	cmp	r2, r3
 80131ee:	d102      	bne.n	80131f6 <phhalHw_Pn5180_Check_Reg_Readonly+0x22>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_READ_WRITE_ERROR, PH_COMP_HAL);
 80131f0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80131f4:	e006      	b.n	8013204 <phhalHw_Pn5180_Check_Reg_Readonly+0x30>
    for (bIndex = 0U; bIndex < sizeof(phhalHw_Pn5180_Instr_RO_Reg_Table); bIndex++)
 80131f6:	7bfb      	ldrb	r3, [r7, #15]
 80131f8:	3301      	adds	r3, #1
 80131fa:	73fb      	strb	r3, [r7, #15]
 80131fc:	7bfb      	ldrb	r3, [r7, #15]
 80131fe:	2b06      	cmp	r3, #6
 8013200:	d9f0      	bls.n	80131e4 <phhalHw_Pn5180_Check_Reg_Readonly+0x10>
        }
    }
    return PH_ERR_SUCCESS;
 8013202:	2300      	movs	r3, #0

}
 8013204:	4618      	mov	r0, r3
 8013206:	3714      	adds	r7, #20
 8013208:	46bd      	mov	sp, r7
 801320a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801320e:	4770      	bx	lr
 8013210:	08027154 	.word	0x08027154

08013214 <phhalHw_Pn5180_Instr_WriteRegister>:
phStatus_t phhalHw_Pn5180_Instr_WriteRegister(
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint8_t bRegister,
    uint32_t dwValue
    )
{
 8013214:	b580      	push	{r7, lr}
 8013216:	b08a      	sub	sp, #40	@ 0x28
 8013218:	af02      	add	r7, sp, #8
 801321a:	60f8      	str	r0, [r7, #12]
 801321c:	460b      	mov	r3, r1
 801321e:	607a      	str	r2, [r7, #4]
 8013220:	72fb      	strb	r3, [r7, #11]
    uint8_t     PH_MEMLOC_REM pData[1];

    /* Validate pDataParams
    * Check if the Register address is invalid
    * */
    if ( (NULL == pDataParams)\
 8013222:	68fb      	ldr	r3, [r7, #12]
 8013224:	2b00      	cmp	r3, #0
 8013226:	d006      	beq.n	8013236 <phhalHw_Pn5180_Instr_WriteRegister+0x22>
        ||((bRegister >= PHHAL_HW_PN5180_INVALID_REG_START_ADDRESS) \
 8013228:	7afb      	ldrb	r3, [r7, #11]
 801322a:	2b43      	cmp	r3, #67	@ 0x43
 801322c:	d906      	bls.n	801323c <phhalHw_Pn5180_Instr_WriteRegister+0x28>
        && (bRegister <= PHHAL_HW_PN5180_INVALID_REG_END_ADDRESS)) \
 801322e:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8013232:	2b00      	cmp	r3, #0
 8013234:	db02      	blt.n	801323c <phhalHw_Pn5180_Instr_WriteRegister+0x28>
        )
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8013236:	f240 2321 	movw	r3, #545	@ 0x221
 801323a:	e05d      	b.n	80132f8 <phhalHw_Pn5180_Instr_WriteRegister+0xe4>
    }

    /* Check for read-only registers */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Check_Reg_Readonly(bRegister));
 801323c:	7afb      	ldrb	r3, [r7, #11]
 801323e:	4618      	mov	r0, r3
 8013240:	f7ff ffc8 	bl	80131d4 <phhalHw_Pn5180_Check_Reg_Readonly>
 8013244:	4603      	mov	r3, r0
 8013246:	83fb      	strh	r3, [r7, #30]
 8013248:	8bfb      	ldrh	r3, [r7, #30]
 801324a:	2b00      	cmp	r3, #0
 801324c:	d001      	beq.n	8013252 <phhalHw_Pn5180_Instr_WriteRegister+0x3e>
 801324e:	8bfb      	ldrh	r3, [r7, #30]
 8013250:	e052      	b.n	80132f8 <phhalHw_Pn5180_Instr_WriteRegister+0xe4>

    /* Build the command frame */
    wBufferLength = 0U;
 8013252:	2300      	movs	r3, #0
 8013254:	777b      	strb	r3, [r7, #29]
    bDataBuffer[wBufferLength++] = PHHAL_HW_PN5180_SET_INSTR_WRITE_REGISTER;
 8013256:	7f7b      	ldrb	r3, [r7, #29]
 8013258:	1c5a      	adds	r2, r3, #1
 801325a:	777a      	strb	r2, [r7, #29]
 801325c:	3320      	adds	r3, #32
 801325e:	443b      	add	r3, r7
 8013260:	2200      	movs	r2, #0
 8013262:	f803 2c0c 	strb.w	r2, [r3, #-12]
    bDataBuffer[wBufferLength++] = bRegister;
 8013266:	7f7b      	ldrb	r3, [r7, #29]
 8013268:	1c5a      	adds	r2, r3, #1
 801326a:	777a      	strb	r2, [r7, #29]
 801326c:	3320      	adds	r3, #32
 801326e:	443b      	add	r3, r7
 8013270:	7afa      	ldrb	r2, [r7, #11]
 8013272:	f803 2c0c 	strb.w	r2, [r3, #-12]
    /* LSB1 */
    bDataBuffer[wBufferLength++] = (uint8_t)(dwValue & 0xFFU);
 8013276:	7f7b      	ldrb	r3, [r7, #29]
 8013278:	1c5a      	adds	r2, r3, #1
 801327a:	777a      	strb	r2, [r7, #29]
 801327c:	687a      	ldr	r2, [r7, #4]
 801327e:	b2d2      	uxtb	r2, r2
 8013280:	3320      	adds	r3, #32
 8013282:	443b      	add	r3, r7
 8013284:	f803 2c0c 	strb.w	r2, [r3, #-12]
    /* LSB2 */
    bDataBuffer[wBufferLength++] = (uint8_t)((dwValue >> 8U) & 0xFFU);
 8013288:	687b      	ldr	r3, [r7, #4]
 801328a:	0a1a      	lsrs	r2, r3, #8
 801328c:	7f7b      	ldrb	r3, [r7, #29]
 801328e:	1c59      	adds	r1, r3, #1
 8013290:	7779      	strb	r1, [r7, #29]
 8013292:	b2d2      	uxtb	r2, r2
 8013294:	3320      	adds	r3, #32
 8013296:	443b      	add	r3, r7
 8013298:	f803 2c0c 	strb.w	r2, [r3, #-12]
    /* MSB1 */
    bDataBuffer[wBufferLength++] = (uint8_t)((dwValue >> 16U) & 0xFFU);
 801329c:	687b      	ldr	r3, [r7, #4]
 801329e:	0c1a      	lsrs	r2, r3, #16
 80132a0:	7f7b      	ldrb	r3, [r7, #29]
 80132a2:	1c59      	adds	r1, r3, #1
 80132a4:	7779      	strb	r1, [r7, #29]
 80132a6:	b2d2      	uxtb	r2, r2
 80132a8:	3320      	adds	r3, #32
 80132aa:	443b      	add	r3, r7
 80132ac:	f803 2c0c 	strb.w	r2, [r3, #-12]
    /* MSB2 */
    bDataBuffer[wBufferLength++] = (uint8_t)((dwValue >> 24U) & 0xFFU);
 80132b0:	687b      	ldr	r3, [r7, #4]
 80132b2:	0e1a      	lsrs	r2, r3, #24
 80132b4:	7f7b      	ldrb	r3, [r7, #29]
 80132b6:	1c59      	adds	r1, r3, #1
 80132b8:	7779      	strb	r1, [r7, #29]
 80132ba:	b2d2      	uxtb	r2, r2
 80132bc:	3320      	adds	r3, #32
 80132be:	443b      	add	r3, r7
 80132c0:	f803 2c0c 	strb.w	r2, [r3, #-12]

    /* No Response expected*/
    bNumExpBytes = 0U;
 80132c4:	2300      	movs	r3, #0
 80132c6:	773b      	strb	r3, [r7, #28]

    /* Send it to the chip */
    PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_BalExchange(
 80132c8:	7f7b      	ldrb	r3, [r7, #29]
 80132ca:	b29a      	uxth	r2, r3
 80132cc:	7f3b      	ldrb	r3, [r7, #28]
 80132ce:	b298      	uxth	r0, r3
 80132d0:	f107 0114 	add.w	r1, r7, #20
 80132d4:	f107 031a 	add.w	r3, r7, #26
 80132d8:	9301      	str	r3, [sp, #4]
 80132da:	f107 0310 	add.w	r3, r7, #16
 80132de:	9300      	str	r3, [sp, #0]
 80132e0:	4603      	mov	r3, r0
 80132e2:	68f8      	ldr	r0, [r7, #12]
 80132e4:	f7ff f878 	bl	80123d8 <phhalHw_Pn5180_BalExchange>
 80132e8:	4603      	mov	r3, r0
 80132ea:	83fb      	strh	r3, [r7, #30]
 80132ec:	8bfb      	ldrh	r3, [r7, #30]
 80132ee:	2b00      	cmp	r3, #0
 80132f0:	d001      	beq.n	80132f6 <phhalHw_Pn5180_Instr_WriteRegister+0xe2>
 80132f2:	8bfb      	ldrh	r3, [r7, #30]
 80132f4:	e000      	b.n	80132f8 <phhalHw_Pn5180_Instr_WriteRegister+0xe4>
        wBufferLength,
        bNumExpBytes,
        pData,
        &wDataLenTmp));

    return PH_ERR_SUCCESS;
 80132f6:	2300      	movs	r3, #0
}
 80132f8:	4618      	mov	r0, r3
 80132fa:	3720      	adds	r7, #32
 80132fc:	46bd      	mov	sp, r7
 80132fe:	bd80      	pop	{r7, pc}

08013300 <phhalHw_Pn5180_Instr_WriteRegisterOrMask>:
phStatus_t phhalHw_Pn5180_Instr_WriteRegisterOrMask(
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint8_t bRegister,
    uint32_t dwMask
    )
{
 8013300:	b580      	push	{r7, lr}
 8013302:	b08a      	sub	sp, #40	@ 0x28
 8013304:	af02      	add	r7, sp, #8
 8013306:	60f8      	str	r0, [r7, #12]
 8013308:	460b      	mov	r3, r1
 801330a:	607a      	str	r2, [r7, #4]
 801330c:	72fb      	strb	r3, [r7, #11]
    uint8_t     PH_MEMLOC_REM pData[1];

    /* Validate pDataParams
    * Check if the Register address is invalid
    * */
    if ( (NULL == pDataParams)\
 801330e:	68fb      	ldr	r3, [r7, #12]
 8013310:	2b00      	cmp	r3, #0
 8013312:	d006      	beq.n	8013322 <phhalHw_Pn5180_Instr_WriteRegisterOrMask+0x22>
        ||((bRegister >= PHHAL_HW_PN5180_INVALID_REG_START_ADDRESS) \
 8013314:	7afb      	ldrb	r3, [r7, #11]
 8013316:	2b43      	cmp	r3, #67	@ 0x43
 8013318:	d906      	bls.n	8013328 <phhalHw_Pn5180_Instr_WriteRegisterOrMask+0x28>
        && (bRegister <= PHHAL_HW_PN5180_INVALID_REG_END_ADDRESS)) \
 801331a:	f997 300b 	ldrsb.w	r3, [r7, #11]
 801331e:	2b00      	cmp	r3, #0
 8013320:	db02      	blt.n	8013328 <phhalHw_Pn5180_Instr_WriteRegisterOrMask+0x28>
        )
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8013322:	f240 2321 	movw	r3, #545	@ 0x221
 8013326:	e05d      	b.n	80133e4 <phhalHw_Pn5180_Instr_WriteRegisterOrMask+0xe4>
    }

    /* Check for read-only registers */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Check_Reg_Readonly(bRegister));
 8013328:	7afb      	ldrb	r3, [r7, #11]
 801332a:	4618      	mov	r0, r3
 801332c:	f7ff ff52 	bl	80131d4 <phhalHw_Pn5180_Check_Reg_Readonly>
 8013330:	4603      	mov	r3, r0
 8013332:	83fb      	strh	r3, [r7, #30]
 8013334:	8bfb      	ldrh	r3, [r7, #30]
 8013336:	2b00      	cmp	r3, #0
 8013338:	d001      	beq.n	801333e <phhalHw_Pn5180_Instr_WriteRegisterOrMask+0x3e>
 801333a:	8bfb      	ldrh	r3, [r7, #30]
 801333c:	e052      	b.n	80133e4 <phhalHw_Pn5180_Instr_WriteRegisterOrMask+0xe4>

    /* Build the command frame */
    wBufferLength = 0U;
 801333e:	2300      	movs	r3, #0
 8013340:	777b      	strb	r3, [r7, #29]
    bDataBuffer[wBufferLength++] = PHHAL_HW_PN5180_SET_INSTR_WRITE_REGISTER_OR_MASK;
 8013342:	7f7b      	ldrb	r3, [r7, #29]
 8013344:	1c5a      	adds	r2, r3, #1
 8013346:	777a      	strb	r2, [r7, #29]
 8013348:	3320      	adds	r3, #32
 801334a:	443b      	add	r3, r7
 801334c:	2201      	movs	r2, #1
 801334e:	f803 2c0c 	strb.w	r2, [r3, #-12]
    bDataBuffer[wBufferLength++] = bRegister;
 8013352:	7f7b      	ldrb	r3, [r7, #29]
 8013354:	1c5a      	adds	r2, r3, #1
 8013356:	777a      	strb	r2, [r7, #29]
 8013358:	3320      	adds	r3, #32
 801335a:	443b      	add	r3, r7
 801335c:	7afa      	ldrb	r2, [r7, #11]
 801335e:	f803 2c0c 	strb.w	r2, [r3, #-12]
    /* LSB1 */
    bDataBuffer[wBufferLength++] = (uint8_t)(dwMask & 0xFFU);
 8013362:	7f7b      	ldrb	r3, [r7, #29]
 8013364:	1c5a      	adds	r2, r3, #1
 8013366:	777a      	strb	r2, [r7, #29]
 8013368:	687a      	ldr	r2, [r7, #4]
 801336a:	b2d2      	uxtb	r2, r2
 801336c:	3320      	adds	r3, #32
 801336e:	443b      	add	r3, r7
 8013370:	f803 2c0c 	strb.w	r2, [r3, #-12]
    /* LSB2 */
    bDataBuffer[wBufferLength++] = (uint8_t)((dwMask >> 8U) & 0xFFU);
 8013374:	687b      	ldr	r3, [r7, #4]
 8013376:	0a1a      	lsrs	r2, r3, #8
 8013378:	7f7b      	ldrb	r3, [r7, #29]
 801337a:	1c59      	adds	r1, r3, #1
 801337c:	7779      	strb	r1, [r7, #29]
 801337e:	b2d2      	uxtb	r2, r2
 8013380:	3320      	adds	r3, #32
 8013382:	443b      	add	r3, r7
 8013384:	f803 2c0c 	strb.w	r2, [r3, #-12]
    /* MSB1 */
    bDataBuffer[wBufferLength++] = (uint8_t)((dwMask >> 16U) & 0xFFU);
 8013388:	687b      	ldr	r3, [r7, #4]
 801338a:	0c1a      	lsrs	r2, r3, #16
 801338c:	7f7b      	ldrb	r3, [r7, #29]
 801338e:	1c59      	adds	r1, r3, #1
 8013390:	7779      	strb	r1, [r7, #29]
 8013392:	b2d2      	uxtb	r2, r2
 8013394:	3320      	adds	r3, #32
 8013396:	443b      	add	r3, r7
 8013398:	f803 2c0c 	strb.w	r2, [r3, #-12]
    /* MSB2 */
    bDataBuffer[wBufferLength++] = (uint8_t)((dwMask >> 24U) & 0xFFU);
 801339c:	687b      	ldr	r3, [r7, #4]
 801339e:	0e1a      	lsrs	r2, r3, #24
 80133a0:	7f7b      	ldrb	r3, [r7, #29]
 80133a2:	1c59      	adds	r1, r3, #1
 80133a4:	7779      	strb	r1, [r7, #29]
 80133a6:	b2d2      	uxtb	r2, r2
 80133a8:	3320      	adds	r3, #32
 80133aa:	443b      	add	r3, r7
 80133ac:	f803 2c0c 	strb.w	r2, [r3, #-12]

    /* No Response expected */
    bNumExpBytes = 0U;
 80133b0:	2300      	movs	r3, #0
 80133b2:	773b      	strb	r3, [r7, #28]

    /* Send it to the chip */
    PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_BalExchange(
 80133b4:	7f7b      	ldrb	r3, [r7, #29]
 80133b6:	b29a      	uxth	r2, r3
 80133b8:	7f3b      	ldrb	r3, [r7, #28]
 80133ba:	b298      	uxth	r0, r3
 80133bc:	f107 0114 	add.w	r1, r7, #20
 80133c0:	f107 031a 	add.w	r3, r7, #26
 80133c4:	9301      	str	r3, [sp, #4]
 80133c6:	f107 0310 	add.w	r3, r7, #16
 80133ca:	9300      	str	r3, [sp, #0]
 80133cc:	4603      	mov	r3, r0
 80133ce:	68f8      	ldr	r0, [r7, #12]
 80133d0:	f7ff f802 	bl	80123d8 <phhalHw_Pn5180_BalExchange>
 80133d4:	4603      	mov	r3, r0
 80133d6:	83fb      	strh	r3, [r7, #30]
 80133d8:	8bfb      	ldrh	r3, [r7, #30]
 80133da:	2b00      	cmp	r3, #0
 80133dc:	d001      	beq.n	80133e2 <phhalHw_Pn5180_Instr_WriteRegisterOrMask+0xe2>
 80133de:	8bfb      	ldrh	r3, [r7, #30]
 80133e0:	e000      	b.n	80133e4 <phhalHw_Pn5180_Instr_WriteRegisterOrMask+0xe4>
        wBufferLength,
        bNumExpBytes,
        pData,
        &wDataLenTmp));

    return PH_ERR_SUCCESS;
 80133e2:	2300      	movs	r3, #0
}
 80133e4:	4618      	mov	r0, r3
 80133e6:	3720      	adds	r7, #32
 80133e8:	46bd      	mov	sp, r7
 80133ea:	bd80      	pop	{r7, pc}

080133ec <phhalHw_Pn5180_Instr_WriteRegisterAndMask>:
phStatus_t phhalHw_Pn5180_Instr_WriteRegisterAndMask(
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint8_t bRegister,
    uint32_t dwMask
    )
{
 80133ec:	b580      	push	{r7, lr}
 80133ee:	b08a      	sub	sp, #40	@ 0x28
 80133f0:	af02      	add	r7, sp, #8
 80133f2:	60f8      	str	r0, [r7, #12]
 80133f4:	460b      	mov	r3, r1
 80133f6:	607a      	str	r2, [r7, #4]
 80133f8:	72fb      	strb	r3, [r7, #11]
    uint8_t     PH_MEMLOC_REM bDataBuffer[6];
    uint8_t     PH_MEMLOC_REM pData[1];

    /* Validate pDataParams
    *  Check if the Register address is invalid */
    if ( (NULL == pDataParams)\
 80133fa:	68fb      	ldr	r3, [r7, #12]
 80133fc:	2b00      	cmp	r3, #0
 80133fe:	d006      	beq.n	801340e <phhalHw_Pn5180_Instr_WriteRegisterAndMask+0x22>
        ||((bRegister >= PHHAL_HW_PN5180_INVALID_REG_START_ADDRESS) \
 8013400:	7afb      	ldrb	r3, [r7, #11]
 8013402:	2b43      	cmp	r3, #67	@ 0x43
 8013404:	d906      	bls.n	8013414 <phhalHw_Pn5180_Instr_WriteRegisterAndMask+0x28>
        && (bRegister <= PHHAL_HW_PN5180_INVALID_REG_END_ADDRESS)) \
 8013406:	f997 300b 	ldrsb.w	r3, [r7, #11]
 801340a:	2b00      	cmp	r3, #0
 801340c:	db02      	blt.n	8013414 <phhalHw_Pn5180_Instr_WriteRegisterAndMask+0x28>
        )
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 801340e:	f240 2321 	movw	r3, #545	@ 0x221
 8013412:	e05d      	b.n	80134d0 <phhalHw_Pn5180_Instr_WriteRegisterAndMask+0xe4>
    }

    /* Check for read-only registers */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Check_Reg_Readonly(bRegister));
 8013414:	7afb      	ldrb	r3, [r7, #11]
 8013416:	4618      	mov	r0, r3
 8013418:	f7ff fedc 	bl	80131d4 <phhalHw_Pn5180_Check_Reg_Readonly>
 801341c:	4603      	mov	r3, r0
 801341e:	83fb      	strh	r3, [r7, #30]
 8013420:	8bfb      	ldrh	r3, [r7, #30]
 8013422:	2b00      	cmp	r3, #0
 8013424:	d001      	beq.n	801342a <phhalHw_Pn5180_Instr_WriteRegisterAndMask+0x3e>
 8013426:	8bfb      	ldrh	r3, [r7, #30]
 8013428:	e052      	b.n	80134d0 <phhalHw_Pn5180_Instr_WriteRegisterAndMask+0xe4>

    /* Build the command frame */
    wBufferLength = 0U;
 801342a:	2300      	movs	r3, #0
 801342c:	777b      	strb	r3, [r7, #29]
    bDataBuffer[wBufferLength++] = PHHAL_HW_PN5180_SET_INSTR_WRITE_REGISTER_AND_MASK;
 801342e:	7f7b      	ldrb	r3, [r7, #29]
 8013430:	1c5a      	adds	r2, r3, #1
 8013432:	777a      	strb	r2, [r7, #29]
 8013434:	3320      	adds	r3, #32
 8013436:	443b      	add	r3, r7
 8013438:	2202      	movs	r2, #2
 801343a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    bDataBuffer[wBufferLength++] = bRegister;
 801343e:	7f7b      	ldrb	r3, [r7, #29]
 8013440:	1c5a      	adds	r2, r3, #1
 8013442:	777a      	strb	r2, [r7, #29]
 8013444:	3320      	adds	r3, #32
 8013446:	443b      	add	r3, r7
 8013448:	7afa      	ldrb	r2, [r7, #11]
 801344a:	f803 2c0c 	strb.w	r2, [r3, #-12]
    /* LSB1 */
    bDataBuffer[wBufferLength++] = (uint8_t)(dwMask & 0xFFU);
 801344e:	7f7b      	ldrb	r3, [r7, #29]
 8013450:	1c5a      	adds	r2, r3, #1
 8013452:	777a      	strb	r2, [r7, #29]
 8013454:	687a      	ldr	r2, [r7, #4]
 8013456:	b2d2      	uxtb	r2, r2
 8013458:	3320      	adds	r3, #32
 801345a:	443b      	add	r3, r7
 801345c:	f803 2c0c 	strb.w	r2, [r3, #-12]
    /* LSB2 */
    bDataBuffer[wBufferLength++] = (uint8_t)((dwMask >> 8U) & 0xFFU);
 8013460:	687b      	ldr	r3, [r7, #4]
 8013462:	0a1a      	lsrs	r2, r3, #8
 8013464:	7f7b      	ldrb	r3, [r7, #29]
 8013466:	1c59      	adds	r1, r3, #1
 8013468:	7779      	strb	r1, [r7, #29]
 801346a:	b2d2      	uxtb	r2, r2
 801346c:	3320      	adds	r3, #32
 801346e:	443b      	add	r3, r7
 8013470:	f803 2c0c 	strb.w	r2, [r3, #-12]
    /* MSB1 */
    bDataBuffer[wBufferLength++] = (uint8_t)((dwMask >> 16U) & 0xFFU);
 8013474:	687b      	ldr	r3, [r7, #4]
 8013476:	0c1a      	lsrs	r2, r3, #16
 8013478:	7f7b      	ldrb	r3, [r7, #29]
 801347a:	1c59      	adds	r1, r3, #1
 801347c:	7779      	strb	r1, [r7, #29]
 801347e:	b2d2      	uxtb	r2, r2
 8013480:	3320      	adds	r3, #32
 8013482:	443b      	add	r3, r7
 8013484:	f803 2c0c 	strb.w	r2, [r3, #-12]
    /* MSB2 */
    bDataBuffer[wBufferLength++] = (uint8_t)((dwMask >> 24U) & 0xFFU);
 8013488:	687b      	ldr	r3, [r7, #4]
 801348a:	0e1a      	lsrs	r2, r3, #24
 801348c:	7f7b      	ldrb	r3, [r7, #29]
 801348e:	1c59      	adds	r1, r3, #1
 8013490:	7779      	strb	r1, [r7, #29]
 8013492:	b2d2      	uxtb	r2, r2
 8013494:	3320      	adds	r3, #32
 8013496:	443b      	add	r3, r7
 8013498:	f803 2c0c 	strb.w	r2, [r3, #-12]

    /* No Response expected */
    bNumExpBytes = 0U;
 801349c:	2300      	movs	r3, #0
 801349e:	773b      	strb	r3, [r7, #28]

    /* Send it to the chip */
    PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_BalExchange(
 80134a0:	7f7b      	ldrb	r3, [r7, #29]
 80134a2:	b29a      	uxth	r2, r3
 80134a4:	7f3b      	ldrb	r3, [r7, #28]
 80134a6:	b298      	uxth	r0, r3
 80134a8:	f107 0114 	add.w	r1, r7, #20
 80134ac:	f107 031a 	add.w	r3, r7, #26
 80134b0:	9301      	str	r3, [sp, #4]
 80134b2:	f107 0310 	add.w	r3, r7, #16
 80134b6:	9300      	str	r3, [sp, #0]
 80134b8:	4603      	mov	r3, r0
 80134ba:	68f8      	ldr	r0, [r7, #12]
 80134bc:	f7fe ff8c 	bl	80123d8 <phhalHw_Pn5180_BalExchange>
 80134c0:	4603      	mov	r3, r0
 80134c2:	83fb      	strh	r3, [r7, #30]
 80134c4:	8bfb      	ldrh	r3, [r7, #30]
 80134c6:	2b00      	cmp	r3, #0
 80134c8:	d001      	beq.n	80134ce <phhalHw_Pn5180_Instr_WriteRegisterAndMask+0xe2>
 80134ca:	8bfb      	ldrh	r3, [r7, #30]
 80134cc:	e000      	b.n	80134d0 <phhalHw_Pn5180_Instr_WriteRegisterAndMask+0xe4>
        wBufferLength,
        bNumExpBytes,
        pData,
        &wDataLenTmp));

    return PH_ERR_SUCCESS;
 80134ce:	2300      	movs	r3, #0
}
 80134d0:	4618      	mov	r0, r3
 80134d2:	3720      	adds	r7, #32
 80134d4:	46bd      	mov	sp, r7
 80134d6:	bd80      	pop	{r7, pc}

080134d8 <phhalHw_Pn5180_Instr_WriteRegisterMultiple>:
phStatus_t phhalHw_Pn5180_Instr_WriteRegisterMultiple(
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint8_t * pRegTypeValueSets,
    uint16_t wSizeOfRegTypeValueSets
    )
{
 80134d8:	b580      	push	{r7, lr}
 80134da:	b08c      	sub	sp, #48	@ 0x30
 80134dc:	af02      	add	r7, sp, #8
 80134de:	60f8      	str	r0, [r7, #12]
 80134e0:	60b9      	str	r1, [r7, #8]
 80134e2:	4613      	mov	r3, r2
 80134e4:	80fb      	strh	r3, [r7, #6]
    uint8_t     PH_MEMLOC_REM bReg_offset;
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint16_t    PH_MEMLOC_REM wDataLenTmp;
    uint16_t    PH_MEMLOC_REM wBufferLength = 0;
 80134e6:	2300      	movs	r3, #0
 80134e8:	84bb      	strh	r3, [r7, #36]	@ 0x24
    uint8_t     PH_MEMLOC_REM bNumExpBytes;

    uint8_t*    PH_MEMLOC_REM pTmpBuffer;
    uint16_t    PH_MEMLOC_REM wTmpBufferLen = 0;
 80134ea:	2300      	movs	r3, #0
 80134ec:	82fb      	strh	r3, [r7, #22]
    * pDataParams
    * pRegTypeValueSets
    * wSizeOfRegTypeValueSets
    * wSizeOfRegTypeValueSets for modulus of 6. One set of write register is of 6 byte*/

    if ((NULL == pDataParams) \
 80134ee:	68fb      	ldr	r3, [r7, #12]
 80134f0:	2b00      	cmp	r3, #0
 80134f2:	d016      	beq.n	8013522 <phhalHw_Pn5180_Instr_WriteRegisterMultiple+0x4a>
        || (NULL == pRegTypeValueSets) \
 80134f4:	68bb      	ldr	r3, [r7, #8]
 80134f6:	2b00      	cmp	r3, #0
 80134f8:	d013      	beq.n	8013522 <phhalHw_Pn5180_Instr_WriteRegisterMultiple+0x4a>
        || (wSizeOfRegTypeValueSets > PHHAL_HW_PN5180_MAX_REGISTER_TYPE_VALUE_SET) \
 80134fa:	88fb      	ldrh	r3, [r7, #6]
 80134fc:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8013500:	d80f      	bhi.n	8013522 <phhalHw_Pn5180_Instr_WriteRegisterMultiple+0x4a>
        || (wSizeOfRegTypeValueSets < PHHAL_HW_PN5180_MIN_REGISTER_TYPE_VALUE_SET) \
 8013502:	88fb      	ldrh	r3, [r7, #6]
 8013504:	2b05      	cmp	r3, #5
 8013506:	d90c      	bls.n	8013522 <phhalHw_Pn5180_Instr_WriteRegisterMultiple+0x4a>
        || ( (wSizeOfRegTypeValueSets % PHHAL_HW_PN5180_MIN_REGISTER_TYPE_VALUE_SET) != 0U ) \
 8013508:	88fa      	ldrh	r2, [r7, #6]
 801350a:	4b4b      	ldr	r3, [pc, #300]	@ (8013638 <phhalHw_Pn5180_Instr_WriteRegisterMultiple+0x160>)
 801350c:	fba3 1302 	umull	r1, r3, r3, r2
 8013510:	0899      	lsrs	r1, r3, #2
 8013512:	460b      	mov	r3, r1
 8013514:	005b      	lsls	r3, r3, #1
 8013516:	440b      	add	r3, r1
 8013518:	005b      	lsls	r3, r3, #1
 801351a:	1ad3      	subs	r3, r2, r3
 801351c:	b29b      	uxth	r3, r3
 801351e:	2b00      	cmp	r3, #0
 8013520:	d002      	beq.n	8013528 <phhalHw_Pn5180_Instr_WriteRegisterMultiple+0x50>
        )
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8013522:	f240 2321 	movw	r3, #545	@ 0x221
 8013526:	e082      	b.n	801362e <phhalHw_Pn5180_Instr_WriteRegisterMultiple+0x156>
    }

    /* Validate if the register addresses given in pRegTypeValueSets buffer are not READ only and have valid addresses */
    for (bReg_offset = 0U; bReg_offset < wSizeOfRegTypeValueSets; bReg_offset += PHHAL_HW_PN5180_MIN_REGISTER_TYPE_VALUE_SET)
 8013528:	2300      	movs	r3, #0
 801352a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801352e:	e038      	b.n	80135a2 <phhalHw_Pn5180_Instr_WriteRegisterMultiple+0xca>
    {
        /* Check for read-only registers */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Check_Reg_Readonly(*(pRegTypeValueSets+bReg_offset)));
 8013530:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013534:	68ba      	ldr	r2, [r7, #8]
 8013536:	4413      	add	r3, r2
 8013538:	781b      	ldrb	r3, [r3, #0]
 801353a:	4618      	mov	r0, r3
 801353c:	f7ff fe4a 	bl	80131d4 <phhalHw_Pn5180_Check_Reg_Readonly>
 8013540:	4603      	mov	r3, r0
 8013542:	843b      	strh	r3, [r7, #32]
 8013544:	8c3b      	ldrh	r3, [r7, #32]
 8013546:	2b00      	cmp	r3, #0
 8013548:	d001      	beq.n	801354e <phhalHw_Pn5180_Instr_WriteRegisterMultiple+0x76>
 801354a:	8c3b      	ldrh	r3, [r7, #32]
 801354c:	e06f      	b.n	801362e <phhalHw_Pn5180_Instr_WriteRegisterMultiple+0x156>

        /* Check if the Register address is invalid */
        if((*(pRegTypeValueSets+bReg_offset) >= PHHAL_HW_PN5180_INVALID_REG_START_ADDRESS) \
 801354e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013552:	68ba      	ldr	r2, [r7, #8]
 8013554:	4413      	add	r3, r2
 8013556:	781b      	ldrb	r3, [r3, #0]
 8013558:	2b43      	cmp	r3, #67	@ 0x43
 801355a:	d90a      	bls.n	8013572 <phhalHw_Pn5180_Instr_WriteRegisterMultiple+0x9a>
            && (*(pRegTypeValueSets+bReg_offset) <= PHHAL_HW_PN5180_INVALID_REG_END_ADDRESS)) \
 801355c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013560:	68ba      	ldr	r2, [r7, #8]
 8013562:	4413      	add	r3, r2
 8013564:	781b      	ldrb	r3, [r3, #0]
 8013566:	b25b      	sxtb	r3, r3
 8013568:	2b00      	cmp	r3, #0
 801356a:	db02      	blt.n	8013572 <phhalHw_Pn5180_Instr_WriteRegisterMultiple+0x9a>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 801356c:	f240 2321 	movw	r3, #545	@ 0x221
 8013570:	e05d      	b.n	801362e <phhalHw_Pn5180_Instr_WriteRegisterMultiple+0x156>
        }

        /* Check if the operation TYPE are valid -  Type will be present after register address in every set */
        if ( ( *(pRegTypeValueSets+bReg_offset+1U) <  PHHAL_HW_PN5180_WRITE_MULTIPLE_TYPE_WRITE ) || \
 8013572:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013576:	3301      	adds	r3, #1
 8013578:	68ba      	ldr	r2, [r7, #8]
 801357a:	4413      	add	r3, r2
 801357c:	781b      	ldrb	r3, [r3, #0]
 801357e:	2b00      	cmp	r3, #0
 8013580:	d007      	beq.n	8013592 <phhalHw_Pn5180_Instr_WriteRegisterMultiple+0xba>
            ( *(pRegTypeValueSets+bReg_offset+1U) >  PHHAL_HW_PN5180_WRITE_MULTIPLE_TYPE_WRITE_AND_MASK) )
 8013582:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013586:	3301      	adds	r3, #1
 8013588:	68ba      	ldr	r2, [r7, #8]
 801358a:	4413      	add	r3, r2
 801358c:	781b      	ldrb	r3, [r3, #0]
        if ( ( *(pRegTypeValueSets+bReg_offset+1U) <  PHHAL_HW_PN5180_WRITE_MULTIPLE_TYPE_WRITE ) || \
 801358e:	2b03      	cmp	r3, #3
 8013590:	d902      	bls.n	8013598 <phhalHw_Pn5180_Instr_WriteRegisterMultiple+0xc0>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8013592:	f240 2321 	movw	r3, #545	@ 0x221
 8013596:	e04a      	b.n	801362e <phhalHw_Pn5180_Instr_WriteRegisterMultiple+0x156>
    for (bReg_offset = 0U; bReg_offset < wSizeOfRegTypeValueSets; bReg_offset += PHHAL_HW_PN5180_MIN_REGISTER_TYPE_VALUE_SET)
 8013598:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801359c:	3306      	adds	r3, #6
 801359e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80135a2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80135a6:	b29b      	uxth	r3, r3
 80135a8:	88fa      	ldrh	r2, [r7, #6]
 80135aa:	429a      	cmp	r2, r3
 80135ac:	d8c0      	bhi.n	8013530 <phhalHw_Pn5180_Instr_WriteRegisterMultiple+0x58>
        }
    }
    /* Get Buffer */

    phhalHw_Pn5180_Instr_GetInstrBuffer(pDataParams, &pTmpBuffer, &wTmpBufferLen);
 80135ae:	f107 0216 	add.w	r2, r7, #22
 80135b2:	f107 0318 	add.w	r3, r7, #24
 80135b6:	4619      	mov	r1, r3
 80135b8:	68f8      	ldr	r0, [r7, #12]
 80135ba:	f7ff fdf5 	bl	80131a8 <phhalHw_Pn5180_Instr_GetInstrBuffer>

    /* Check if the buffer size is sufficient*/
    if (wTmpBufferLen < (wSizeOfRegTypeValueSets + 1U))
 80135be:	8afb      	ldrh	r3, [r7, #22]
 80135c0:	461a      	mov	r2, r3
 80135c2:	88fb      	ldrh	r3, [r7, #6]
 80135c4:	3301      	adds	r3, #1
 80135c6:	429a      	cmp	r2, r3
 80135c8:	d202      	bcs.n	80135d0 <phhalHw_Pn5180_Instr_WriteRegisterMultiple+0xf8>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_BUFFER_OVERFLOW, PH_COMP_HAL);
 80135ca:	f44f 7301 	mov.w	r3, #516	@ 0x204
 80135ce:	e02e      	b.n	801362e <phhalHw_Pn5180_Instr_WriteRegisterMultiple+0x156>
    }

    /* Build the command frame */
    wBufferLength = 0U;
 80135d0:	2300      	movs	r3, #0
 80135d2:	84bb      	strh	r3, [r7, #36]	@ 0x24
    pTmpBuffer[wBufferLength++] = PHHAL_HW_PN5180_SET_INSTR_WRITE_REGISTER_MULTIPLE;
 80135d4:	69ba      	ldr	r2, [r7, #24]
 80135d6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80135d8:	1c59      	adds	r1, r3, #1
 80135da:	84b9      	strh	r1, [r7, #36]	@ 0x24
 80135dc:	4413      	add	r3, r2
 80135de:	2203      	movs	r2, #3
 80135e0:	701a      	strb	r2, [r3, #0]

    /* Copy the Instruction payload and update the buffer length*/
    (void)memcpy(&pTmpBuffer[wBufferLength], pRegTypeValueSets, wSizeOfRegTypeValueSets);
 80135e2:	69ba      	ldr	r2, [r7, #24]
 80135e4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80135e6:	4413      	add	r3, r2
 80135e8:	88fa      	ldrh	r2, [r7, #6]
 80135ea:	68b9      	ldr	r1, [r7, #8]
 80135ec:	4618      	mov	r0, r3
 80135ee:	f00f f8a0 	bl	8022732 <memcpy>
    wBufferLength+= wSizeOfRegTypeValueSets;
 80135f2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80135f4:	88fb      	ldrh	r3, [r7, #6]
 80135f6:	4413      	add	r3, r2
 80135f8:	84bb      	strh	r3, [r7, #36]	@ 0x24

    /* No Response expected */
    bNumExpBytes = 0U;
 80135fa:	2300      	movs	r3, #0
 80135fc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

    /* Send it to the chip */
    PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_BalExchange(
 8013600:	69b9      	ldr	r1, [r7, #24]
 8013602:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8013606:	b298      	uxth	r0, r3
 8013608:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801360a:	f107 031e 	add.w	r3, r7, #30
 801360e:	9301      	str	r3, [sp, #4]
 8013610:	f107 0314 	add.w	r3, r7, #20
 8013614:	9300      	str	r3, [sp, #0]
 8013616:	4603      	mov	r3, r0
 8013618:	68f8      	ldr	r0, [r7, #12]
 801361a:	f7fe fedd 	bl	80123d8 <phhalHw_Pn5180_BalExchange>
 801361e:	4603      	mov	r3, r0
 8013620:	843b      	strh	r3, [r7, #32]
 8013622:	8c3b      	ldrh	r3, [r7, #32]
 8013624:	2b00      	cmp	r3, #0
 8013626:	d001      	beq.n	801362c <phhalHw_Pn5180_Instr_WriteRegisterMultiple+0x154>
 8013628:	8c3b      	ldrh	r3, [r7, #32]
 801362a:	e000      	b.n	801362e <phhalHw_Pn5180_Instr_WriteRegisterMultiple+0x156>
        wBufferLength,
        bNumExpBytes,
        pReceivedData,
        &wDataLenTmp));

    return PH_ERR_SUCCESS;
 801362c:	2300      	movs	r3, #0
}
 801362e:	4618      	mov	r0, r3
 8013630:	3728      	adds	r7, #40	@ 0x28
 8013632:	46bd      	mov	sp, r7
 8013634:	bd80      	pop	{r7, pc}
 8013636:	bf00      	nop
 8013638:	aaaaaaab 	.word	0xaaaaaaab

0801363c <phhalHw_Pn5180_Instr_ReadRegister>:
phStatus_t phhalHw_Pn5180_Instr_ReadRegister(
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint8_t bRegister,
    uint32_t * pValue
    )
{
 801363c:	b580      	push	{r7, lr}
 801363e:	b08c      	sub	sp, #48	@ 0x30
 8013640:	af02      	add	r7, sp, #8
 8013642:	60f8      	str	r0, [r7, #12]
 8013644:	460b      	mov	r3, r1
 8013646:	607a      	str	r2, [r7, #4]
 8013648:	72fb      	strb	r3, [r7, #11]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_MEMLOC_REM wBufferLength;
    uint16_t    PH_MEMLOC_REM wTempRxDataLen = 0;
 801364a:	2300      	movs	r3, #0
 801364c:	843b      	strh	r3, [r7, #32]
    uint8_t     PH_MEMLOC_REM bDataBuffer[2];
    uint8_t     PH_MEMLOC_REM bRecBuffer[5];

    /* Validate pDataParams
    * Check if the Register address is invalid*/
    if ( (NULL == pDataParams ) \
 801364e:	68fb      	ldr	r3, [r7, #12]
 8013650:	2b00      	cmp	r3, #0
 8013652:	d009      	beq.n	8013668 <phhalHw_Pn5180_Instr_ReadRegister+0x2c>
        || (NULL == pValue) \
 8013654:	687b      	ldr	r3, [r7, #4]
 8013656:	2b00      	cmp	r3, #0
 8013658:	d006      	beq.n	8013668 <phhalHw_Pn5180_Instr_ReadRegister+0x2c>
        ||((bRegister >= PHHAL_HW_PN5180_INVALID_REG_START_ADDRESS) \
 801365a:	7afb      	ldrb	r3, [r7, #11]
 801365c:	2b43      	cmp	r3, #67	@ 0x43
 801365e:	d906      	bls.n	801366e <phhalHw_Pn5180_Instr_ReadRegister+0x32>
        && (bRegister <= PHHAL_HW_PN5180_INVALID_REG_END_ADDRESS)) \
 8013660:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8013664:	2b00      	cmp	r3, #0
 8013666:	db02      	blt.n	801366e <phhalHw_Pn5180_Instr_ReadRegister+0x32>
        )
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8013668:	f240 2321 	movw	r3, #545	@ 0x221
 801366c:	e050      	b.n	8013710 <phhalHw_Pn5180_Instr_ReadRegister+0xd4>
    }

    /* Build the command frame */
    wBufferLength = 0U;
 801366e:	2300      	movs	r3, #0
 8013670:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    bDataBuffer[wBufferLength++] = PHHAL_HW_PN5180_GET_INSTR_READ_REGISTER;
 8013674:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013678:	1c5a      	adds	r2, r3, #1
 801367a:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 801367e:	3328      	adds	r3, #40	@ 0x28
 8013680:	443b      	add	r3, r7
 8013682:	2204      	movs	r2, #4
 8013684:	f803 2c0c 	strb.w	r2, [r3, #-12]
    bDataBuffer[wBufferLength++] = bRegister;
 8013688:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801368c:	1c5a      	adds	r2, r3, #1
 801368e:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 8013692:	3328      	adds	r3, #40	@ 0x28
 8013694:	443b      	add	r3, r7
 8013696:	7afa      	ldrb	r2, [r7, #11]
 8013698:	f803 2c0c 	strb.w	r2, [r3, #-12]

    /* Expected number of bytes */
    bNumExpBytes = 4;
 801369c:	2304      	movs	r3, #4
 801369e:	84bb      	strh	r3, [r7, #36]	@ 0x24

    /* Send it to the chip */
    PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_BalExchange(
 80136a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80136a4:	b29a      	uxth	r2, r3
 80136a6:	8cb8      	ldrh	r0, [r7, #36]	@ 0x24
 80136a8:	f107 011c 	add.w	r1, r7, #28
 80136ac:	f107 0320 	add.w	r3, r7, #32
 80136b0:	9301      	str	r3, [sp, #4]
 80136b2:	f107 0314 	add.w	r3, r7, #20
 80136b6:	9300      	str	r3, [sp, #0]
 80136b8:	4603      	mov	r3, r0
 80136ba:	68f8      	ldr	r0, [r7, #12]
 80136bc:	f7fe fe8c 	bl	80123d8 <phhalHw_Pn5180_BalExchange>
 80136c0:	4603      	mov	r3, r0
 80136c2:	847b      	strh	r3, [r7, #34]	@ 0x22
 80136c4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80136c6:	2b00      	cmp	r3, #0
 80136c8:	d001      	beq.n	80136ce <phhalHw_Pn5180_Instr_ReadRegister+0x92>
 80136ca:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80136cc:	e020      	b.n	8013710 <phhalHw_Pn5180_Instr_ReadRegister+0xd4>
        wBufferLength,
        bNumExpBytes,
        bRecBuffer,
        &wTempRxDataLen));

    if (wTempRxDataLen != bNumExpBytes)
 80136ce:	8c3b      	ldrh	r3, [r7, #32]
 80136d0:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80136d2:	429a      	cmp	r2, r3
 80136d4:	d002      	beq.n	80136dc <phhalHw_Pn5180_Instr_ReadRegister+0xa0>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INTERNAL_ERROR, PH_COMP_HAL);
 80136d6:	f240 237f 	movw	r3, #639	@ 0x27f
 80136da:	e019      	b.n	8013710 <phhalHw_Pn5180_Instr_ReadRegister+0xd4>
    }

    /* Pack the data that was received */
    *pValue = bRecBuffer[0];
 80136dc:	7d3b      	ldrb	r3, [r7, #20]
 80136de:	461a      	mov	r2, r3
 80136e0:	687b      	ldr	r3, [r7, #4]
 80136e2:	601a      	str	r2, [r3, #0]
    *pValue |= (((uint32_t) bRecBuffer[1]) << 8U);
 80136e4:	687b      	ldr	r3, [r7, #4]
 80136e6:	681a      	ldr	r2, [r3, #0]
 80136e8:	7d7b      	ldrb	r3, [r7, #21]
 80136ea:	021b      	lsls	r3, r3, #8
 80136ec:	431a      	orrs	r2, r3
 80136ee:	687b      	ldr	r3, [r7, #4]
 80136f0:	601a      	str	r2, [r3, #0]
    *pValue |= (((uint32_t) bRecBuffer[2]) << 16U);
 80136f2:	687b      	ldr	r3, [r7, #4]
 80136f4:	681a      	ldr	r2, [r3, #0]
 80136f6:	7dbb      	ldrb	r3, [r7, #22]
 80136f8:	041b      	lsls	r3, r3, #16
 80136fa:	431a      	orrs	r2, r3
 80136fc:	687b      	ldr	r3, [r7, #4]
 80136fe:	601a      	str	r2, [r3, #0]
    *pValue |= (((uint32_t) bRecBuffer[3]) << 24U);
 8013700:	687b      	ldr	r3, [r7, #4]
 8013702:	681a      	ldr	r2, [r3, #0]
 8013704:	7dfb      	ldrb	r3, [r7, #23]
 8013706:	061b      	lsls	r3, r3, #24
 8013708:	431a      	orrs	r2, r3
 801370a:	687b      	ldr	r3, [r7, #4]
 801370c:	601a      	str	r2, [r3, #0]

    return PH_ERR_SUCCESS;
 801370e:	2300      	movs	r3, #0
}
 8013710:	4618      	mov	r0, r3
 8013712:	3728      	adds	r7, #40	@ 0x28
 8013714:	46bd      	mov	sp, r7
 8013716:	bd80      	pop	{r7, pc}

08013718 <phhalHw_Pn5180_Instr_ReadRegisterMultiple>:
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint8_t * pRegisters,
    uint8_t bNumOfRegisters,
    uint8_t ** ppValues
    )
{
 8013718:	b590      	push	{r4, r7, lr}
 801371a:	b091      	sub	sp, #68	@ 0x44
 801371c:	af02      	add	r7, sp, #8
 801371e:	60f8      	str	r0, [r7, #12]
 8013720:	60b9      	str	r1, [r7, #8]
 8013722:	603b      	str	r3, [r7, #0]
 8013724:	4613      	mov	r3, r2
 8013726:	71fb      	strb	r3, [r7, #7]
    uint8_t *   PH_MEMLOC_REM pTmpBuffer = NULL;
 8013728:	2300      	movs	r3, #0
 801372a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint16_t    PH_MEMLOC_REM wTmpBufferLen = 0;
 801372c:	2300      	movs	r3, #0
 801372e:	857b      	strh	r3, [r7, #42]	@ 0x2a
    /* Validate pDataParams
    * Validate pRegisters
    * Validate ppValues
    * Validate bNumOfRegisters
    * */
    if ( (NULL == pDataParams) || (NULL == pRegisters) || (NULL == ppValues) \
 8013730:	68fb      	ldr	r3, [r7, #12]
 8013732:	2b00      	cmp	r3, #0
 8013734:	d00b      	beq.n	801374e <phhalHw_Pn5180_Instr_ReadRegisterMultiple+0x36>
 8013736:	68bb      	ldr	r3, [r7, #8]
 8013738:	2b00      	cmp	r3, #0
 801373a:	d008      	beq.n	801374e <phhalHw_Pn5180_Instr_ReadRegisterMultiple+0x36>
 801373c:	683b      	ldr	r3, [r7, #0]
 801373e:	2b00      	cmp	r3, #0
 8013740:	d005      	beq.n	801374e <phhalHw_Pn5180_Instr_ReadRegisterMultiple+0x36>
        || (0U == bNumOfRegisters) \
 8013742:	79fb      	ldrb	r3, [r7, #7]
 8013744:	2b00      	cmp	r3, #0
 8013746:	d002      	beq.n	801374e <phhalHw_Pn5180_Instr_ReadRegisterMultiple+0x36>
        || (bNumOfRegisters > PHHAL_HW_PN5180_MAX_REGISTERS_READ_MULTIPLE) \
 8013748:	79fb      	ldrb	r3, [r7, #7]
 801374a:	2b12      	cmp	r3, #18
 801374c:	d902      	bls.n	8013754 <phhalHw_Pn5180_Instr_ReadRegisterMultiple+0x3c>
        )
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 801374e:	f240 2321 	movw	r3, #545	@ 0x221
 8013752:	e077      	b.n	8013844 <phhalHw_Pn5180_Instr_ReadRegisterMultiple+0x12c>
    }

    /* Check if all the register addresses are valid */
    for (regIndex = 0U; regIndex < bNumOfRegisters; regIndex++)
 8013754:	2300      	movs	r3, #0
 8013756:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 801375a:	e016      	b.n	801378a <phhalHw_Pn5180_Instr_ReadRegisterMultiple+0x72>
    {
        /* Check if the Register address is invalid */
        if((pRegisters[regIndex] >= PHHAL_HW_PN5180_INVALID_REG_START_ADDRESS) \
 801375c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8013760:	68ba      	ldr	r2, [r7, #8]
 8013762:	4413      	add	r3, r2
 8013764:	781b      	ldrb	r3, [r3, #0]
 8013766:	2b43      	cmp	r3, #67	@ 0x43
 8013768:	d90a      	bls.n	8013780 <phhalHw_Pn5180_Instr_ReadRegisterMultiple+0x68>
            && (pRegisters[regIndex] <= PHHAL_HW_PN5180_INVALID_REG_END_ADDRESS)) \
 801376a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801376e:	68ba      	ldr	r2, [r7, #8]
 8013770:	4413      	add	r3, r2
 8013772:	781b      	ldrb	r3, [r3, #0]
 8013774:	b25b      	sxtb	r3, r3
 8013776:	2b00      	cmp	r3, #0
 8013778:	db02      	blt.n	8013780 <phhalHw_Pn5180_Instr_ReadRegisterMultiple+0x68>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 801377a:	f240 2321 	movw	r3, #545	@ 0x221
 801377e:	e061      	b.n	8013844 <phhalHw_Pn5180_Instr_ReadRegisterMultiple+0x12c>
    for (regIndex = 0U; regIndex < bNumOfRegisters; regIndex++)
 8013780:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8013784:	3301      	adds	r3, #1
 8013786:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 801378a:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 801378e:	79fb      	ldrb	r3, [r7, #7]
 8013790:	429a      	cmp	r2, r3
 8013792:	d3e3      	bcc.n	801375c <phhalHw_Pn5180_Instr_ReadRegisterMultiple+0x44>
        }
    }

    /* Get Buffer*/
    phhalHw_Pn5180_Instr_GetInstrBuffer(pDataParams, &pTmpBuffer, &wTmpBufferLen);
 8013794:	f107 022a 	add.w	r2, r7, #42	@ 0x2a
 8013798:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801379c:	4619      	mov	r1, r3
 801379e:	68f8      	ldr	r0, [r7, #12]
 80137a0:	f7ff fd02 	bl	80131a8 <phhalHw_Pn5180_Instr_GetInstrBuffer>

    /* total number of expected bytes*/
    bNumExpBytes = (bNumOfRegisters * PHHAL_HW_PN5180_BYTES_PER_REGISTER);
 80137a4:	79fb      	ldrb	r3, [r7, #7]
 80137a6:	009b      	lsls	r3, r3, #2
 80137a8:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Check if the buffer size is sufficient*/
    if (wTmpBufferLen < bNumExpBytes)
 80137ac:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80137b0:	b29a      	uxth	r2, r3
 80137b2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80137b4:	429a      	cmp	r2, r3
 80137b6:	d902      	bls.n	80137be <phhalHw_Pn5180_Instr_ReadRegisterMultiple+0xa6>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_BUFFER_OVERFLOW, PH_COMP_HAL);
 80137b8:	f44f 7301 	mov.w	r3, #516	@ 0x204
 80137bc:	e042      	b.n	8013844 <phhalHw_Pn5180_Instr_ReadRegisterMultiple+0x12c>
    }
    /* Build the command frame */
    wBufferLength = 0U;
 80137be:	2300      	movs	r3, #0
 80137c0:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    bDataBuffer[wBufferLength++] = PHHAL_HW_PN5180_GET_INSTR_READ_REGISTER_MULTIPLE;
 80137c4:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80137c8:	1c5a      	adds	r2, r3, #1
 80137ca:	f887 2035 	strb.w	r2, [r7, #53]	@ 0x35
 80137ce:	3338      	adds	r3, #56	@ 0x38
 80137d0:	443b      	add	r3, r7
 80137d2:	2205      	movs	r2, #5
 80137d4:	f803 2c24 	strb.w	r2, [r3, #-36]

    /* Copy the Instruction payload and update the buffer length*/
    (void)memcpy(&bDataBuffer[wBufferLength], pRegisters, bNumOfRegisters);
 80137d8:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80137dc:	f107 0214 	add.w	r2, r7, #20
 80137e0:	4413      	add	r3, r2
 80137e2:	79fa      	ldrb	r2, [r7, #7]
 80137e4:	68b9      	ldr	r1, [r7, #8]
 80137e6:	4618      	mov	r0, r3
 80137e8:	f00e ffa3 	bl	8022732 <memcpy>
    wBufferLength+= bNumOfRegisters;
 80137ec:	f897 2035 	ldrb.w	r2, [r7, #53]	@ 0x35
 80137f0:	79fb      	ldrb	r3, [r7, #7]
 80137f2:	4413      	add	r3, r2
 80137f4:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

    /* Send it to the chip */
    PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_BalExchange(
 80137f8:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80137fc:	b298      	uxth	r0, r3
 80137fe:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8013802:	b29c      	uxth	r4, r3
 8013804:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013806:	f107 0114 	add.w	r1, r7, #20
 801380a:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 801380e:	9201      	str	r2, [sp, #4]
 8013810:	9300      	str	r3, [sp, #0]
 8013812:	4623      	mov	r3, r4
 8013814:	4602      	mov	r2, r0
 8013816:	68f8      	ldr	r0, [r7, #12]
 8013818:	f7fe fdde 	bl	80123d8 <phhalHw_Pn5180_BalExchange>
 801381c:	4603      	mov	r3, r0
 801381e:	867b      	strh	r3, [r7, #50]	@ 0x32
 8013820:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8013822:	2b00      	cmp	r3, #0
 8013824:	d001      	beq.n	801382a <phhalHw_Pn5180_Instr_ReadRegisterMultiple+0x112>
 8013826:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8013828:	e00c      	b.n	8013844 <phhalHw_Pn5180_Instr_ReadRegisterMultiple+0x12c>
        bNumExpBytes,
        pTmpBuffer,
        &wDataLenTmp));

    /* Validate the response length */
    if (wDataLenTmp  != bNumExpBytes)
 801382a:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 801382e:	b29a      	uxth	r2, r3
 8013830:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8013832:	429a      	cmp	r2, r3
 8013834:	d002      	beq.n	801383c <phhalHw_Pn5180_Instr_ReadRegisterMultiple+0x124>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INTERNAL_ERROR, PH_COMP_HAL);
 8013836:	f240 237f 	movw	r3, #639	@ 0x27f
 801383a:	e003      	b.n	8013844 <phhalHw_Pn5180_Instr_ReadRegisterMultiple+0x12c>
    }

    /* return the pointer to the buffer*/
    *ppValues = pTmpBuffer;
 801383c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801383e:	683b      	ldr	r3, [r7, #0]
 8013840:	601a      	str	r2, [r3, #0]

    return PH_ERR_SUCCESS;
 8013842:	2300      	movs	r3, #0
}
 8013844:	4618      	mov	r0, r3
 8013846:	373c      	adds	r7, #60	@ 0x3c
 8013848:	46bd      	mov	sp, r7
 801384a:	bd90      	pop	{r4, r7, pc}

0801384c <phhalHw_Pn5180_Instr_WriteE2Prom>:
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint8_t bE2PromAddress,
    uint8_t * pDataToWrite,
    uint8_t bDataLength
    )
{
 801384c:	b580      	push	{r7, lr}
 801384e:	b08a      	sub	sp, #40	@ 0x28
 8013850:	af02      	add	r7, sp, #8
 8013852:	60f8      	str	r0, [r7, #12]
 8013854:	607a      	str	r2, [r7, #4]
 8013856:	461a      	mov	r2, r3
 8013858:	460b      	mov	r3, r1
 801385a:	72fb      	strb	r3, [r7, #11]
 801385c:	4613      	mov	r3, r2
 801385e:	72bb      	strb	r3, [r7, #10]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint16_t    PH_MEMLOC_REM wDataLenTmp;
    uint8_t     PH_MEMLOC_REM wBufferLength;
    uint8_t     PH_MEMLOC_REM bNumExpBytes;

    uint8_t *   PH_MEMLOC_REM pTmpBuffer = NULL;
 8013860:	2300      	movs	r3, #0
 8013862:	617b      	str	r3, [r7, #20]
    uint16_t    PH_MEMLOC_REM wTmpBufferLen = 0;
 8013864:	2300      	movs	r3, #0
 8013866:	827b      	strh	r3, [r7, #18]
    uint8_t     PH_MEMLOC_REM pReceivedData[1];

    /* Validate pDataParams and pDataToWrite
    * Validate E2PROM address
    * Validate the data length */
    if ( (NULL == pDataParams) || (NULL == pDataToWrite) \
 8013868:	68fb      	ldr	r3, [r7, #12]
 801386a:	2b00      	cmp	r3, #0
 801386c:	d00b      	beq.n	8013886 <phhalHw_Pn5180_Instr_WriteE2Prom+0x3a>
 801386e:	687b      	ldr	r3, [r7, #4]
 8013870:	2b00      	cmp	r3, #0
 8013872:	d008      	beq.n	8013886 <phhalHw_Pn5180_Instr_WriteE2Prom+0x3a>
        || (bE2PromAddress > PHHAL_HW_PN5180_E2PROM_MAX_ADDESS) \
 8013874:	7afb      	ldrb	r3, [r7, #11]
 8013876:	2bfd      	cmp	r3, #253	@ 0xfd
 8013878:	d805      	bhi.n	8013886 <phhalHw_Pn5180_Instr_WriteE2Prom+0x3a>
        || (bE2PromAddress < PHHAL_HW_PN5180_E2PROM_MIN_ADDESS) \
 801387a:	7afb      	ldrb	r3, [r7, #11]
 801387c:	2b15      	cmp	r3, #21
 801387e:	d902      	bls.n	8013886 <phhalHw_Pn5180_Instr_WriteE2Prom+0x3a>
        || (0U == bDataLength) \
 8013880:	7abb      	ldrb	r3, [r7, #10]
 8013882:	2b00      	cmp	r3, #0
 8013884:	d102      	bne.n	801388c <phhalHw_Pn5180_Instr_WriteE2Prom+0x40>
        )
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8013886:	f240 2321 	movw	r3, #545	@ 0x221
 801388a:	e053      	b.n	8013934 <phhalHw_Pn5180_Instr_WriteE2Prom+0xe8>
    }

    /* Calculate maximum writable data from current address*/
    bE2PLength = (PHHAL_HW_PN5180_E2PROM_MAX_ADDESS - bE2PromAddress) + 1U;
 801388c:	7afb      	ldrb	r3, [r7, #11]
 801388e:	f1c3 23ff 	rsb	r3, r3, #4278255360	@ 0xff00ff00
 8013892:	f503 037f 	add.w	r3, r3, #16711680	@ 0xff0000
 8013896:	33fe      	adds	r3, #254	@ 0xfe
 8013898:	77fb      	strb	r3, [r7, #31]

    /* Validate The E2PROM minimum payload length of 1 byte */
    if (bE2PLength < bDataLength)
 801389a:	7ffa      	ldrb	r2, [r7, #31]
 801389c:	7abb      	ldrb	r3, [r7, #10]
 801389e:	429a      	cmp	r2, r3
 80138a0:	d202      	bcs.n	80138a8 <phhalHw_Pn5180_Instr_WriteE2Prom+0x5c>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PARAMETER_OVERFLOW, PH_COMP_HAL);
 80138a2:	f240 2322 	movw	r3, #546	@ 0x222
 80138a6:	e045      	b.n	8013934 <phhalHw_Pn5180_Instr_WriteE2Prom+0xe8>
    }

    /* Get Buffer */
    phhalHw_Pn5180_Instr_GetInstrBuffer(pDataParams, &pTmpBuffer, &wTmpBufferLen);
 80138a8:	f107 0212 	add.w	r2, r7, #18
 80138ac:	f107 0314 	add.w	r3, r7, #20
 80138b0:	4619      	mov	r1, r3
 80138b2:	68f8      	ldr	r0, [r7, #12]
 80138b4:	f7ff fc78 	bl	80131a8 <phhalHw_Pn5180_Instr_GetInstrBuffer>

    /* Check if the buffer size is sufficient*/
    if (wTmpBufferLen < (bDataLength + PHHAL_HW_PN5180_WRITE_E2PROM_FIXED_CMD_BYTES))
 80138b8:	8a7b      	ldrh	r3, [r7, #18]
 80138ba:	461a      	mov	r2, r3
 80138bc:	7abb      	ldrb	r3, [r7, #10]
 80138be:	3303      	adds	r3, #3
 80138c0:	429a      	cmp	r2, r3
 80138c2:	d202      	bcs.n	80138ca <phhalHw_Pn5180_Instr_WriteE2Prom+0x7e>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_BUFFER_OVERFLOW, PH_COMP_HAL);
 80138c4:	f44f 7301 	mov.w	r3, #516	@ 0x204
 80138c8:	e034      	b.n	8013934 <phhalHw_Pn5180_Instr_WriteE2Prom+0xe8>
    }

    /* Build the command frame */
    wBufferLength = 0U;
 80138ca:	2300      	movs	r3, #0
 80138cc:	77bb      	strb	r3, [r7, #30]
    pTmpBuffer[wBufferLength++] = PHHAL_HW_PN5180_SET_INSTR_WRITE_E2PROM;
 80138ce:	697a      	ldr	r2, [r7, #20]
 80138d0:	7fbb      	ldrb	r3, [r7, #30]
 80138d2:	1c59      	adds	r1, r3, #1
 80138d4:	77b9      	strb	r1, [r7, #30]
 80138d6:	4413      	add	r3, r2
 80138d8:	2206      	movs	r2, #6
 80138da:	701a      	strb	r2, [r3, #0]
    pTmpBuffer[wBufferLength++] = bE2PromAddress;
 80138dc:	697a      	ldr	r2, [r7, #20]
 80138de:	7fbb      	ldrb	r3, [r7, #30]
 80138e0:	1c59      	adds	r1, r3, #1
 80138e2:	77b9      	strb	r1, [r7, #30]
 80138e4:	4413      	add	r3, r2
 80138e6:	7afa      	ldrb	r2, [r7, #11]
 80138e8:	701a      	strb	r2, [r3, #0]

    /* Copy the Instruction payload and update the buffer length*/
    (void)memcpy(&pTmpBuffer[wBufferLength], pDataToWrite, bDataLength);
 80138ea:	697a      	ldr	r2, [r7, #20]
 80138ec:	7fbb      	ldrb	r3, [r7, #30]
 80138ee:	4413      	add	r3, r2
 80138f0:	7aba      	ldrb	r2, [r7, #10]
 80138f2:	6879      	ldr	r1, [r7, #4]
 80138f4:	4618      	mov	r0, r3
 80138f6:	f00e ff1c 	bl	8022732 <memcpy>
    wBufferLength += bDataLength;
 80138fa:	7fba      	ldrb	r2, [r7, #30]
 80138fc:	7abb      	ldrb	r3, [r7, #10]
 80138fe:	4413      	add	r3, r2
 8013900:	77bb      	strb	r3, [r7, #30]

    /* No Response expected*/
    bNumExpBytes = 0U;
 8013902:	2300      	movs	r3, #0
 8013904:	777b      	strb	r3, [r7, #29]

    /* Send it to the chip */
    PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_BalExchange(
 8013906:	6979      	ldr	r1, [r7, #20]
 8013908:	7fbb      	ldrb	r3, [r7, #30]
 801390a:	b29a      	uxth	r2, r3
 801390c:	7f7b      	ldrb	r3, [r7, #29]
 801390e:	b298      	uxth	r0, r3
 8013910:	f107 0318 	add.w	r3, r7, #24
 8013914:	9301      	str	r3, [sp, #4]
 8013916:	f107 0310 	add.w	r3, r7, #16
 801391a:	9300      	str	r3, [sp, #0]
 801391c:	4603      	mov	r3, r0
 801391e:	68f8      	ldr	r0, [r7, #12]
 8013920:	f7fe fd5a 	bl	80123d8 <phhalHw_Pn5180_BalExchange>
 8013924:	4603      	mov	r3, r0
 8013926:	837b      	strh	r3, [r7, #26]
 8013928:	8b7b      	ldrh	r3, [r7, #26]
 801392a:	2b00      	cmp	r3, #0
 801392c:	d001      	beq.n	8013932 <phhalHw_Pn5180_Instr_WriteE2Prom+0xe6>
 801392e:	8b7b      	ldrh	r3, [r7, #26]
 8013930:	e000      	b.n	8013934 <phhalHw_Pn5180_Instr_WriteE2Prom+0xe8>
        wBufferLength,
        bNumExpBytes,
        pReceivedData,
        &wDataLenTmp));

    return PH_ERR_SUCCESS;
 8013932:	2300      	movs	r3, #0
}
 8013934:	4618      	mov	r0, r3
 8013936:	3720      	adds	r7, #32
 8013938:	46bd      	mov	sp, r7
 801393a:	bd80      	pop	{r7, pc}

0801393c <phhalHw_Pn5180_Instr_ReadE2Prom>:
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint8_t bE2PromAddress,
    uint8_t * pReadData,
    uint8_t bDataLength
    )
{
 801393c:	b580      	push	{r7, lr}
 801393e:	b08a      	sub	sp, #40	@ 0x28
 8013940:	af02      	add	r7, sp, #8
 8013942:	60f8      	str	r0, [r7, #12]
 8013944:	607a      	str	r2, [r7, #4]
 8013946:	461a      	mov	r2, r3
 8013948:	460b      	mov	r3, r1
 801394a:	72fb      	strb	r3, [r7, #11]
 801394c:	4613      	mov	r3, r2
 801394e:	72bb      	strb	r3, [r7, #10]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint16_t    PH_MEMLOC_REM wDataLenTmp;
    uint8_t     PH_MEMLOC_REM wBufferLength;
    uint8_t     PH_MEMLOC_REM bDataBuffer[3];
    uint8_t     PH_MEMLOC_REM bE2PLength;
    bE2PLength = 0U;
 8013950:	2300      	movs	r3, #0
 8013952:	77fb      	strb	r3, [r7, #31]

    /* Validate pDataParams
    * Validate E2PROM maximum address value
    * Validate the datalength*/
    if ( (NULL == pDataParams) || (NULL == pReadData) \
 8013954:	68fb      	ldr	r3, [r7, #12]
 8013956:	2b00      	cmp	r3, #0
 8013958:	d008      	beq.n	801396c <phhalHw_Pn5180_Instr_ReadE2Prom+0x30>
 801395a:	687b      	ldr	r3, [r7, #4]
 801395c:	2b00      	cmp	r3, #0
 801395e:	d005      	beq.n	801396c <phhalHw_Pn5180_Instr_ReadE2Prom+0x30>
        || (bE2PromAddress > PHHAL_HW_PN5180_E2PROM_MAX_ADDESS) \
 8013960:	7afb      	ldrb	r3, [r7, #11]
 8013962:	2bfd      	cmp	r3, #253	@ 0xfd
 8013964:	d802      	bhi.n	801396c <phhalHw_Pn5180_Instr_ReadE2Prom+0x30>
        || (0U == bDataLength) \
 8013966:	7abb      	ldrb	r3, [r7, #10]
 8013968:	2b00      	cmp	r3, #0
 801396a:	d11f      	bne.n	80139ac <phhalHw_Pn5180_Instr_ReadE2Prom+0x70>
        )
    {
    	printf("Error: %s%s%s%s\n",
 801396c:	68fb      	ldr	r3, [r7, #12]
 801396e:	2b00      	cmp	r3, #0
 8013970:	d101      	bne.n	8013976 <phhalHw_Pn5180_Instr_ReadE2Prom+0x3a>
 8013972:	4934      	ldr	r1, [pc, #208]	@ (8013a44 <phhalHw_Pn5180_Instr_ReadE2Prom+0x108>)
 8013974:	e000      	b.n	8013978 <phhalHw_Pn5180_Instr_ReadE2Prom+0x3c>
 8013976:	4934      	ldr	r1, [pc, #208]	@ (8013a48 <phhalHw_Pn5180_Instr_ReadE2Prom+0x10c>)
 8013978:	687b      	ldr	r3, [r7, #4]
 801397a:	2b00      	cmp	r3, #0
 801397c:	d101      	bne.n	8013982 <phhalHw_Pn5180_Instr_ReadE2Prom+0x46>
 801397e:	4a33      	ldr	r2, [pc, #204]	@ (8013a4c <phhalHw_Pn5180_Instr_ReadE2Prom+0x110>)
 8013980:	e000      	b.n	8013984 <phhalHw_Pn5180_Instr_ReadE2Prom+0x48>
 8013982:	4a31      	ldr	r2, [pc, #196]	@ (8013a48 <phhalHw_Pn5180_Instr_ReadE2Prom+0x10c>)
 8013984:	7afb      	ldrb	r3, [r7, #11]
 8013986:	2bfd      	cmp	r3, #253	@ 0xfd
 8013988:	d901      	bls.n	801398e <phhalHw_Pn5180_Instr_ReadE2Prom+0x52>
 801398a:	4831      	ldr	r0, [pc, #196]	@ (8013a50 <phhalHw_Pn5180_Instr_ReadE2Prom+0x114>)
 801398c:	e000      	b.n	8013990 <phhalHw_Pn5180_Instr_ReadE2Prom+0x54>
 801398e:	482e      	ldr	r0, [pc, #184]	@ (8013a48 <phhalHw_Pn5180_Instr_ReadE2Prom+0x10c>)
 8013990:	7abb      	ldrb	r3, [r7, #10]
 8013992:	2b00      	cmp	r3, #0
 8013994:	d101      	bne.n	801399a <phhalHw_Pn5180_Instr_ReadE2Prom+0x5e>
 8013996:	4b2f      	ldr	r3, [pc, #188]	@ (8013a54 <phhalHw_Pn5180_Instr_ReadE2Prom+0x118>)
 8013998:	e000      	b.n	801399c <phhalHw_Pn5180_Instr_ReadE2Prom+0x60>
 801399a:	4b2b      	ldr	r3, [pc, #172]	@ (8013a48 <phhalHw_Pn5180_Instr_ReadE2Prom+0x10c>)
 801399c:	9300      	str	r3, [sp, #0]
 801399e:	4603      	mov	r3, r0
 80139a0:	482d      	ldr	r0, [pc, #180]	@ (8013a58 <phhalHw_Pn5180_Instr_ReadE2Prom+0x11c>)
 80139a2:	f00e fce7 	bl	8022374 <iprintf>
    	           (NULL == pDataParams) ? "pDataParams=NULL " : "",
    	           (NULL == pReadData) ? "pReadData=NULL " : "",
    	           (bE2PromAddress > PHHAL_HW_PN5180_E2PROM_MAX_ADDESS) ? "E2PromAddr>MAX " : "",
    	           (0U == bDataLength) ? "bDataLength=0 " : ""); //debug printf

        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 80139a6:	f240 2321 	movw	r3, #545	@ 0x221
 80139aa:	e046      	b.n	8013a3a <phhalHw_Pn5180_Instr_ReadE2Prom+0xfe>
    }

    /* Calculate maximum readable data from current address*/
    bE2PLength = (PHHAL_HW_PN5180_E2PROM_MAX_ADDESS - bE2PromAddress) + 1U;
 80139ac:	7afb      	ldrb	r3, [r7, #11]
 80139ae:	f1c3 23ff 	rsb	r3, r3, #4278255360	@ 0xff00ff00
 80139b2:	f503 037f 	add.w	r3, r3, #16711680	@ 0xff0000
 80139b6:	33fe      	adds	r3, #254	@ 0xfe
 80139b8:	77fb      	strb	r3, [r7, #31]

    /* Validate The E2PROM minimum payload length of 1 byte */
    if  (bE2PLength < bDataLength)
 80139ba:	7ffa      	ldrb	r2, [r7, #31]
 80139bc:	7abb      	ldrb	r3, [r7, #10]
 80139be:	429a      	cmp	r2, r3
 80139c0:	d202      	bcs.n	80139c8 <phhalHw_Pn5180_Instr_ReadE2Prom+0x8c>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PARAMETER_OVERFLOW, PH_COMP_HAL);
 80139c2:	f240 2322 	movw	r3, #546	@ 0x222
 80139c6:	e038      	b.n	8013a3a <phhalHw_Pn5180_Instr_ReadE2Prom+0xfe>
    }

    /* Build the command frame */
    wBufferLength = 0U;
 80139c8:	2300      	movs	r3, #0
 80139ca:	77bb      	strb	r3, [r7, #30]
    bDataBuffer[wBufferLength++] = PHHAL_HW_PN5180_GET_INSTR_READ_E2PROM;
 80139cc:	7fbb      	ldrb	r3, [r7, #30]
 80139ce:	1c5a      	adds	r2, r3, #1
 80139d0:	77ba      	strb	r2, [r7, #30]
 80139d2:	3320      	adds	r3, #32
 80139d4:	443b      	add	r3, r7
 80139d6:	2207      	movs	r2, #7
 80139d8:	f803 2c0c 	strb.w	r2, [r3, #-12]
    bDataBuffer[wBufferLength++] = bE2PromAddress;
 80139dc:	7fbb      	ldrb	r3, [r7, #30]
 80139de:	1c5a      	adds	r2, r3, #1
 80139e0:	77ba      	strb	r2, [r7, #30]
 80139e2:	3320      	adds	r3, #32
 80139e4:	443b      	add	r3, r7
 80139e6:	7afa      	ldrb	r2, [r7, #11]
 80139e8:	f803 2c0c 	strb.w	r2, [r3, #-12]
    bDataBuffer[wBufferLength++] = bDataLength;
 80139ec:	7fbb      	ldrb	r3, [r7, #30]
 80139ee:	1c5a      	adds	r2, r3, #1
 80139f0:	77ba      	strb	r2, [r7, #30]
 80139f2:	3320      	adds	r3, #32
 80139f4:	443b      	add	r3, r7
 80139f6:	7aba      	ldrb	r2, [r7, #10]
 80139f8:	f803 2c0c 	strb.w	r2, [r3, #-12]

    /* Send it to the chip */
    PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_BalExchange(
 80139fc:	7fbb      	ldrb	r3, [r7, #30]
 80139fe:	b29a      	uxth	r2, r3
 8013a00:	7abb      	ldrb	r3, [r7, #10]
 8013a02:	b298      	uxth	r0, r3
 8013a04:	f107 0114 	add.w	r1, r7, #20
 8013a08:	f107 031a 	add.w	r3, r7, #26
 8013a0c:	9301      	str	r3, [sp, #4]
 8013a0e:	687b      	ldr	r3, [r7, #4]
 8013a10:	9300      	str	r3, [sp, #0]
 8013a12:	4603      	mov	r3, r0
 8013a14:	68f8      	ldr	r0, [r7, #12]
 8013a16:	f7fe fcdf 	bl	80123d8 <phhalHw_Pn5180_BalExchange>
 8013a1a:	4603      	mov	r3, r0
 8013a1c:	83bb      	strh	r3, [r7, #28]
 8013a1e:	8bbb      	ldrh	r3, [r7, #28]
 8013a20:	2b00      	cmp	r3, #0
 8013a22:	d001      	beq.n	8013a28 <phhalHw_Pn5180_Instr_ReadE2Prom+0xec>
 8013a24:	8bbb      	ldrh	r3, [r7, #28]
 8013a26:	e008      	b.n	8013a3a <phhalHw_Pn5180_Instr_ReadE2Prom+0xfe>
        bDataLength,
        pReadData,
        &wDataLenTmp));

    /* Validate the response, if any */
    if (wDataLenTmp  != bDataLength)
 8013a28:	7abb      	ldrb	r3, [r7, #10]
 8013a2a:	b29a      	uxth	r2, r3
 8013a2c:	8b7b      	ldrh	r3, [r7, #26]
 8013a2e:	429a      	cmp	r2, r3
 8013a30:	d002      	beq.n	8013a38 <phhalHw_Pn5180_Instr_ReadE2Prom+0xfc>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INTERNAL_ERROR, PH_COMP_HAL);
 8013a32:	f240 237f 	movw	r3, #639	@ 0x27f
 8013a36:	e000      	b.n	8013a3a <phhalHw_Pn5180_Instr_ReadE2Prom+0xfe>
    }

    return PH_ERR_SUCCESS;
 8013a38:	2300      	movs	r3, #0
}
 8013a3a:	4618      	mov	r0, r3
 8013a3c:	3720      	adds	r7, #32
 8013a3e:	46bd      	mov	sp, r7
 8013a40:	bd80      	pop	{r7, pc}
 8013a42:	bf00      	nop
 8013a44:	0802676c 	.word	0x0802676c
 8013a48:	08026780 	.word	0x08026780
 8013a4c:	08026784 	.word	0x08026784
 8013a50:	08026794 	.word	0x08026794
 8013a54:	080267a4 	.word	0x080267a4
 8013a58:	080267b4 	.word	0x080267b4

08013a5c <phhalHw_Pn5180_Instr_RetrieveRxData>:
phStatus_t phhalHw_Pn5180_Instr_RetrieveRxData(
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint8_t ** pRxBuffer,
    uint16_t wExpectedRxDataLength
    )
{
 8013a5c:	b590      	push	{r4, r7, lr}
 8013a5e:	b08b      	sub	sp, #44	@ 0x2c
 8013a60:	af02      	add	r7, sp, #8
 8013a62:	60f8      	str	r0, [r7, #12]
 8013a64:	60b9      	str	r1, [r7, #8]
 8013a66:	4613      	mov	r3, r2
 8013a68:	80fb      	strh	r3, [r7, #6]
    uint8_t *   PH_MEMLOC_REM pTmpBuffer = NULL;
 8013a6a:	2300      	movs	r3, #0
 8013a6c:	61bb      	str	r3, [r7, #24]
    uint16_t    PH_MEMLOC_REM wTmpBufferLen = 0;
 8013a6e:	2300      	movs	r3, #0
 8013a70:	82fb      	strh	r3, [r7, #22]
    uint8_t     PH_MEMLOC_REM wBufferLength;
    uint8_t     PH_MEMLOC_REM bDataBuffer[2];

    /* Validate pDataParams
    * Validate reception buffer length*/
    if ( (NULL == pDataParams) || (NULL == pRxBuffer) )
 8013a72:	68fb      	ldr	r3, [r7, #12]
 8013a74:	2b00      	cmp	r3, #0
 8013a76:	d002      	beq.n	8013a7e <phhalHw_Pn5180_Instr_RetrieveRxData+0x22>
 8013a78:	68bb      	ldr	r3, [r7, #8]
 8013a7a:	2b00      	cmp	r3, #0
 8013a7c:	d102      	bne.n	8013a84 <phhalHw_Pn5180_Instr_RetrieveRxData+0x28>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8013a7e:	f240 2321 	movw	r3, #545	@ 0x221
 8013a82:	e056      	b.n	8013b32 <phhalHw_Pn5180_Instr_RetrieveRxData+0xd6>
    }

    /* Validate reception buffer length*/
    if ( (wExpectedRxDataLength > PHHAL_HW_PN5180_RX_DATA_MAX_LENGTH) \
 8013a84:	88fb      	ldrh	r3, [r7, #6]
 8013a86:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013a8a:	d802      	bhi.n	8013a92 <phhalHw_Pn5180_Instr_RetrieveRxData+0x36>
        || (wExpectedRxDataLength < PHHAL_HW_PN5180_RX_DATA_MIN_LENGTH) \
 8013a8c:	88fb      	ldrh	r3, [r7, #6]
 8013a8e:	2b00      	cmp	r3, #0
 8013a90:	d102      	bne.n	8013a98 <phhalHw_Pn5180_Instr_RetrieveRxData+0x3c>
        )
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_BUFFER_OVERFLOW, PH_COMP_HAL);
 8013a92:	f44f 7301 	mov.w	r3, #516	@ 0x204
 8013a96:	e04c      	b.n	8013b32 <phhalHw_Pn5180_Instr_RetrieveRxData+0xd6>
    }

    /* Get Buffer*/
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_GetRxBuffer(pDataParams, PH_ON, &pTmpBuffer, &wTmpBufferLen, &wTmpBufferSize));
 8013a98:	f107 0116 	add.w	r1, r7, #22
 8013a9c:	f107 0218 	add.w	r2, r7, #24
 8013aa0:	f107 0314 	add.w	r3, r7, #20
 8013aa4:	9300      	str	r3, [sp, #0]
 8013aa6:	460b      	mov	r3, r1
 8013aa8:	2101      	movs	r1, #1
 8013aaa:	68f8      	ldr	r0, [r7, #12]
 8013aac:	f000 fbbf 	bl	801422e <phhalHw_Pn5180_GetRxBuffer>
 8013ab0:	4603      	mov	r3, r0
 8013ab2:	83fb      	strh	r3, [r7, #30]
 8013ab4:	8bfb      	ldrh	r3, [r7, #30]
 8013ab6:	2b00      	cmp	r3, #0
 8013ab8:	d001      	beq.n	8013abe <phhalHw_Pn5180_Instr_RetrieveRxData+0x62>
 8013aba:	8bfb      	ldrh	r3, [r7, #30]
 8013abc:	e039      	b.n	8013b32 <phhalHw_Pn5180_Instr_RetrieveRxData+0xd6>

    /* Check if the buffer size is sufficient*/
    if (wTmpBufferSize < wExpectedRxDataLength)
 8013abe:	8abb      	ldrh	r3, [r7, #20]
 8013ac0:	88fa      	ldrh	r2, [r7, #6]
 8013ac2:	429a      	cmp	r2, r3
 8013ac4:	d902      	bls.n	8013acc <phhalHw_Pn5180_Instr_RetrieveRxData+0x70>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_BUFFER_OVERFLOW, PH_COMP_HAL);
 8013ac6:	f44f 7301 	mov.w	r3, #516	@ 0x204
 8013aca:	e032      	b.n	8013b32 <phhalHw_Pn5180_Instr_RetrieveRxData+0xd6>
    }

    /* Build the command frame */
    wBufferLength = 0U;
 8013acc:	2300      	movs	r3, #0
 8013ace:	777b      	strb	r3, [r7, #29]
    bDataBuffer[wBufferLength++] = PHHAL_HW_PN5180_GET_INSTR_RETRIEVE_RX_DATA;
 8013ad0:	7f7b      	ldrb	r3, [r7, #29]
 8013ad2:	1c5a      	adds	r2, r3, #1
 8013ad4:	777a      	strb	r2, [r7, #29]
 8013ad6:	3320      	adds	r3, #32
 8013ad8:	443b      	add	r3, r7
 8013ada:	220a      	movs	r2, #10
 8013adc:	f803 2c10 	strb.w	r2, [r3, #-16]
    /*bDataBuffer[wBufferLength++] = (uint8_t)wExpectedRxDataLength;*/ /* RFU */
    bDataBuffer[wBufferLength++] = 0U; /* RFU */
 8013ae0:	7f7b      	ldrb	r3, [r7, #29]
 8013ae2:	1c5a      	adds	r2, r3, #1
 8013ae4:	777a      	strb	r2, [r7, #29]
 8013ae6:	3320      	adds	r3, #32
 8013ae8:	443b      	add	r3, r7
 8013aea:	2200      	movs	r2, #0
 8013aec:	f803 2c10 	strb.w	r2, [r3, #-16]

    /* Send it to the chip */
    PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_BalExchange(
 8013af0:	7f7b      	ldrb	r3, [r7, #29]
 8013af2:	b298      	uxth	r0, r3
 8013af4:	69bb      	ldr	r3, [r7, #24]
 8013af6:	88fc      	ldrh	r4, [r7, #6]
 8013af8:	f107 0110 	add.w	r1, r7, #16
 8013afc:	f107 0212 	add.w	r2, r7, #18
 8013b00:	9201      	str	r2, [sp, #4]
 8013b02:	9300      	str	r3, [sp, #0]
 8013b04:	4623      	mov	r3, r4
 8013b06:	4602      	mov	r2, r0
 8013b08:	68f8      	ldr	r0, [r7, #12]
 8013b0a:	f7fe fc65 	bl	80123d8 <phhalHw_Pn5180_BalExchange>
 8013b0e:	4603      	mov	r3, r0
 8013b10:	83fb      	strh	r3, [r7, #30]
 8013b12:	8bfb      	ldrh	r3, [r7, #30]
 8013b14:	2b00      	cmp	r3, #0
 8013b16:	d001      	beq.n	8013b1c <phhalHw_Pn5180_Instr_RetrieveRxData+0xc0>
 8013b18:	8bfb      	ldrh	r3, [r7, #30]
 8013b1a:	e00a      	b.n	8013b32 <phhalHw_Pn5180_Instr_RetrieveRxData+0xd6>
        wExpectedRxDataLength,
        pTmpBuffer,
        &wDataLenTmp));

    /* Validate the response, if any */
    if (wDataLenTmp  != wExpectedRxDataLength)
 8013b1c:	8a7b      	ldrh	r3, [r7, #18]
 8013b1e:	88fa      	ldrh	r2, [r7, #6]
 8013b20:	429a      	cmp	r2, r3
 8013b22:	d002      	beq.n	8013b2a <phhalHw_Pn5180_Instr_RetrieveRxData+0xce>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INTERNAL_ERROR, PH_COMP_HAL);
 8013b24:	f240 237f 	movw	r3, #639	@ 0x27f
 8013b28:	e003      	b.n	8013b32 <phhalHw_Pn5180_Instr_RetrieveRxData+0xd6>
    }

    /* return the pointer to the buffer */
    *pRxBuffer = pTmpBuffer;
 8013b2a:	69ba      	ldr	r2, [r7, #24]
 8013b2c:	68bb      	ldr	r3, [r7, #8]
 8013b2e:	601a      	str	r2, [r3, #0]

    return PH_ERR_SUCCESS;
 8013b30:	2300      	movs	r3, #0
}
 8013b32:	4618      	mov	r0, r3
 8013b34:	3724      	adds	r7, #36	@ 0x24
 8013b36:	46bd      	mov	sp, r7
 8013b38:	bd90      	pop	{r4, r7, pc}

08013b3a <phhalHw_Pn5180_Instr_SwitchModeLpcd>:

phStatus_t phhalHw_Pn5180_Instr_SwitchModeLpcd(
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint16_t wWakeupCounterInMs
    )
{
 8013b3a:	b580      	push	{r7, lr}
 8013b3c:	b088      	sub	sp, #32
 8013b3e:	af02      	add	r7, sp, #8
 8013b40:	6078      	str	r0, [r7, #4]
 8013b42:	460b      	mov	r3, r1
 8013b44:	807b      	strh	r3, [r7, #2]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_MEMLOC_REM wBufferLength;
    uint16_t    PH_MEMLOC_REM wTempRxDataLen = 0;
 8013b46:	2300      	movs	r3, #0
 8013b48:	823b      	strh	r3, [r7, #16]

    /*
    Validate pDataParams
    Validate wWakeupCounterInMs
    */
    if ( (NULL == pDataParams) \
 8013b4a:	687b      	ldr	r3, [r7, #4]
 8013b4c:	2b00      	cmp	r3, #0
 8013b4e:	d007      	beq.n	8013b60 <phhalHw_Pn5180_Instr_SwitchModeLpcd+0x26>
        /* wWakeupCounterInMs is zero */
        || (wWakeupCounterInMs == 0U) \
 8013b50:	887b      	ldrh	r3, [r7, #2]
 8013b52:	2b00      	cmp	r3, #0
 8013b54:	d004      	beq.n	8013b60 <phhalHw_Pn5180_Instr_SwitchModeLpcd+0x26>
        /* wWakeupCounterInMs is more than the maximum value */
        || (wWakeupCounterInMs > PHHAL_HW_PN5180_MAX_WAKEUP_COUNTER)    \
 8013b56:	887b      	ldrh	r3, [r7, #2]
 8013b58:	f640 2282 	movw	r2, #2690	@ 0xa82
 8013b5c:	4293      	cmp	r3, r2
 8013b5e:	d902      	bls.n	8013b66 <phhalHw_Pn5180_Instr_SwitchModeLpcd+0x2c>
        )
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8013b60:	f240 2321 	movw	r3, #545	@ 0x221
 8013b64:	e03e      	b.n	8013be4 <phhalHw_Pn5180_Instr_SwitchModeLpcd+0xaa>
    }

    /* Build the command frame */
    wBufferLength = 0U;
 8013b66:	2300      	movs	r3, #0
 8013b68:	75fb      	strb	r3, [r7, #23]
    bDataBuffer[wBufferLength++] = PHHAL_HW_PN5180_SET_INSTR_SWITCH_MODE;
 8013b6a:	7dfb      	ldrb	r3, [r7, #23]
 8013b6c:	1c5a      	adds	r2, r3, #1
 8013b6e:	75fa      	strb	r2, [r7, #23]
 8013b70:	3318      	adds	r3, #24
 8013b72:	443b      	add	r3, r7
 8013b74:	220b      	movs	r2, #11
 8013b76:	f803 2c0c 	strb.w	r2, [r3, #-12]
    bDataBuffer[wBufferLength++] = PHHAL_HW_PN5180_SWITCH_MODE_LPCD;
 8013b7a:	7dfb      	ldrb	r3, [r7, #23]
 8013b7c:	1c5a      	adds	r2, r3, #1
 8013b7e:	75fa      	strb	r2, [r7, #23]
 8013b80:	3318      	adds	r3, #24
 8013b82:	443b      	add	r3, r7
 8013b84:	2201      	movs	r2, #1
 8013b86:	f803 2c0c 	strb.w	r2, [r3, #-12]

    /* wWakeupCounterInMs LSB */
    bDataBuffer[wBufferLength++] = (uint8_t)(wWakeupCounterInMs & 0xFFU);
 8013b8a:	7dfb      	ldrb	r3, [r7, #23]
 8013b8c:	1c5a      	adds	r2, r3, #1
 8013b8e:	75fa      	strb	r2, [r7, #23]
 8013b90:	887a      	ldrh	r2, [r7, #2]
 8013b92:	b2d2      	uxtb	r2, r2
 8013b94:	3318      	adds	r3, #24
 8013b96:	443b      	add	r3, r7
 8013b98:	f803 2c0c 	strb.w	r2, [r3, #-12]
    /* wWakeupCounterInMs MSB */
    bDataBuffer[wBufferLength++] = (uint8_t)((wWakeupCounterInMs >> 8U) & 0xFFU);
 8013b9c:	887b      	ldrh	r3, [r7, #2]
 8013b9e:	0a1b      	lsrs	r3, r3, #8
 8013ba0:	b29a      	uxth	r2, r3
 8013ba2:	7dfb      	ldrb	r3, [r7, #23]
 8013ba4:	1c59      	adds	r1, r3, #1
 8013ba6:	75f9      	strb	r1, [r7, #23]
 8013ba8:	b2d2      	uxtb	r2, r2
 8013baa:	3318      	adds	r3, #24
 8013bac:	443b      	add	r3, r7
 8013bae:	f803 2c0c 	strb.w	r2, [r3, #-12]

    /* Expected number of bytes */
    bNumExpBytes = 0U;
 8013bb2:	2300      	movs	r3, #0
 8013bb4:	82bb      	strh	r3, [r7, #20]

    /* Send it to the chip */
    PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_BalExchange(
 8013bb6:	7dfb      	ldrb	r3, [r7, #23]
 8013bb8:	b29a      	uxth	r2, r3
 8013bba:	8ab8      	ldrh	r0, [r7, #20]
 8013bbc:	f107 010c 	add.w	r1, r7, #12
 8013bc0:	f107 0310 	add.w	r3, r7, #16
 8013bc4:	9301      	str	r3, [sp, #4]
 8013bc6:	f107 0308 	add.w	r3, r7, #8
 8013bca:	9300      	str	r3, [sp, #0]
 8013bcc:	4603      	mov	r3, r0
 8013bce:	6878      	ldr	r0, [r7, #4]
 8013bd0:	f7fe fc02 	bl	80123d8 <phhalHw_Pn5180_BalExchange>
 8013bd4:	4603      	mov	r3, r0
 8013bd6:	827b      	strh	r3, [r7, #18]
 8013bd8:	8a7b      	ldrh	r3, [r7, #18]
 8013bda:	2b00      	cmp	r3, #0
 8013bdc:	d001      	beq.n	8013be2 <phhalHw_Pn5180_Instr_SwitchModeLpcd+0xa8>
 8013bde:	8a7b      	ldrh	r3, [r7, #18]
 8013be0:	e000      	b.n	8013be4 <phhalHw_Pn5180_Instr_SwitchModeLpcd+0xaa>
        wBufferLength,
        bNumExpBytes,
        bRecBuffer,
        &wTempRxDataLen));

    return PH_ERR_SUCCESS;
 8013be2:	2300      	movs	r3, #0
}
 8013be4:	4618      	mov	r0, r3
 8013be6:	3718      	adds	r7, #24
 8013be8:	46bd      	mov	sp, r7
 8013bea:	bd80      	pop	{r7, pc}

08013bec <phhalHw_Pn5180_Instr_SwitchModeAutocoll>:
phStatus_t phhalHw_Pn5180_Instr_SwitchModeAutocoll(
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint8_t bRfTechnology,
    uint8_t bAutocollMode
    )
{
 8013bec:	b580      	push	{r7, lr}
 8013bee:	b088      	sub	sp, #32
 8013bf0:	af02      	add	r7, sp, #8
 8013bf2:	6078      	str	r0, [r7, #4]
 8013bf4:	460b      	mov	r3, r1
 8013bf6:	70fb      	strb	r3, [r7, #3]
 8013bf8:	4613      	mov	r3, r2
 8013bfa:	70bb      	strb	r3, [r7, #2]

    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_MEMLOC_REM wBufferLength;
    uint16_t    PH_MEMLOC_REM wTempRxDataLen = 0;
 8013bfc:	2300      	movs	r3, #0
 8013bfe:	823b      	strh	r3, [r7, #16]
    uint16_t    PH_MEMLOC_REM bNumExpBytes;
    uint8_t     PH_MEMLOC_REM bDataBuffer[4];
    uint8_t     PH_MEMLOC_REM bRecBuffer[1];

    bRfTechnology &= PHHAL_HW_PN5180_AUTOCOLL_RF_TECHNOLOGY_MASK;
 8013c00:	78fb      	ldrb	r3, [r7, #3]
 8013c02:	f003 030f 	and.w	r3, r3, #15
 8013c06:	70fb      	strb	r3, [r7, #3]
    /* Validate pDataParams
    Validate bRfTechnologyMask
    Validate bAutocollMode
    */
    if ( (NULL == pDataParams)  \
 8013c08:	687b      	ldr	r3, [r7, #4]
 8013c0a:	2b00      	cmp	r3, #0
 8013c0c:	d005      	beq.n	8013c1a <phhalHw_Pn5180_Instr_SwitchModeAutocoll+0x2e>
        || (0U == bRfTechnology) \
 8013c0e:	78fb      	ldrb	r3, [r7, #3]
 8013c10:	2b00      	cmp	r3, #0
 8013c12:	d002      	beq.n	8013c1a <phhalHw_Pn5180_Instr_SwitchModeAutocoll+0x2e>
        || ( bAutocollMode > 2U) \
 8013c14:	78bb      	ldrb	r3, [r7, #2]
 8013c16:	2b02      	cmp	r3, #2
 8013c18:	d902      	bls.n	8013c20 <phhalHw_Pn5180_Instr_SwitchModeAutocoll+0x34>
        )
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8013c1a:	f240 2321 	movw	r3, #545	@ 0x221
 8013c1e:	e03a      	b.n	8013c96 <phhalHw_Pn5180_Instr_SwitchModeAutocoll+0xaa>
    }

    /* Build the command frame */
    wBufferLength = 0U;
 8013c20:	2300      	movs	r3, #0
 8013c22:	75fb      	strb	r3, [r7, #23]
    bDataBuffer[wBufferLength++] = PHHAL_HW_PN5180_SET_INSTR_SWITCH_MODE;
 8013c24:	7dfb      	ldrb	r3, [r7, #23]
 8013c26:	1c5a      	adds	r2, r3, #1
 8013c28:	75fa      	strb	r2, [r7, #23]
 8013c2a:	3318      	adds	r3, #24
 8013c2c:	443b      	add	r3, r7
 8013c2e:	220b      	movs	r2, #11
 8013c30:	f803 2c0c 	strb.w	r2, [r3, #-12]
    bDataBuffer[wBufferLength++] = PHHAL_HW_PN5180_SWITCH_MODE_AUTOCOLL;
 8013c34:	7dfb      	ldrb	r3, [r7, #23]
 8013c36:	1c5a      	adds	r2, r3, #1
 8013c38:	75fa      	strb	r2, [r7, #23]
 8013c3a:	3318      	adds	r3, #24
 8013c3c:	443b      	add	r3, r7
 8013c3e:	2202      	movs	r2, #2
 8013c40:	f803 2c0c 	strb.w	r2, [r3, #-12]

    /* RF technologies  */
    bDataBuffer[wBufferLength++] = bRfTechnology;
 8013c44:	7dfb      	ldrb	r3, [r7, #23]
 8013c46:	1c5a      	adds	r2, r3, #1
 8013c48:	75fa      	strb	r2, [r7, #23]
 8013c4a:	3318      	adds	r3, #24
 8013c4c:	443b      	add	r3, r7
 8013c4e:	78fa      	ldrb	r2, [r7, #3]
 8013c50:	f803 2c0c 	strb.w	r2, [r3, #-12]
    /* mode of autocoll*/
    bDataBuffer[wBufferLength++] = bAutocollMode;
 8013c54:	7dfb      	ldrb	r3, [r7, #23]
 8013c56:	1c5a      	adds	r2, r3, #1
 8013c58:	75fa      	strb	r2, [r7, #23]
 8013c5a:	3318      	adds	r3, #24
 8013c5c:	443b      	add	r3, r7
 8013c5e:	78ba      	ldrb	r2, [r7, #2]
 8013c60:	f803 2c0c 	strb.w	r2, [r3, #-12]

    /* Expected number of bytes */
    bNumExpBytes = 0U;
 8013c64:	2300      	movs	r3, #0
 8013c66:	82bb      	strh	r3, [r7, #20]

    /* Send it to the chip */
    PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_BalExchange(
 8013c68:	7dfb      	ldrb	r3, [r7, #23]
 8013c6a:	b29a      	uxth	r2, r3
 8013c6c:	8ab8      	ldrh	r0, [r7, #20]
 8013c6e:	f107 010c 	add.w	r1, r7, #12
 8013c72:	f107 0310 	add.w	r3, r7, #16
 8013c76:	9301      	str	r3, [sp, #4]
 8013c78:	f107 0308 	add.w	r3, r7, #8
 8013c7c:	9300      	str	r3, [sp, #0]
 8013c7e:	4603      	mov	r3, r0
 8013c80:	6878      	ldr	r0, [r7, #4]
 8013c82:	f7fe fba9 	bl	80123d8 <phhalHw_Pn5180_BalExchange>
 8013c86:	4603      	mov	r3, r0
 8013c88:	827b      	strh	r3, [r7, #18]
 8013c8a:	8a7b      	ldrh	r3, [r7, #18]
 8013c8c:	2b00      	cmp	r3, #0
 8013c8e:	d001      	beq.n	8013c94 <phhalHw_Pn5180_Instr_SwitchModeAutocoll+0xa8>
 8013c90:	8a7b      	ldrh	r3, [r7, #18]
 8013c92:	e000      	b.n	8013c96 <phhalHw_Pn5180_Instr_SwitchModeAutocoll+0xaa>
        wBufferLength,
        bNumExpBytes,
        bRecBuffer,
        &wTempRxDataLen));

    return PH_ERR_SUCCESS;
 8013c94:	2300      	movs	r3, #0
}
 8013c96:	4618      	mov	r0, r3
 8013c98:	3718      	adds	r7, #24
 8013c9a:	46bd      	mov	sp, r7
 8013c9c:	bd80      	pop	{r7, pc}

08013c9e <phhalHw_Pn5180_Instr_SwitchModeNormal>:

phStatus_t phhalHw_Pn5180_Instr_SwitchModeNormal(phhalHw_Pn5180_DataParams_t * pDataParams)
{
 8013c9e:	b580      	push	{r7, lr}
 8013ca0:	b088      	sub	sp, #32
 8013ca2:	af02      	add	r7, sp, #8
 8013ca4:	6078      	str	r0, [r7, #4]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_MEMLOC_REM wBufferLength;
    uint16_t    PH_MEMLOC_REM bNumExpBytes;
    uint8_t     PH_MEMLOC_REM bDataBuffer[2];
    uint8_t     PH_MEMLOC_REM bRecBuffer[1];
    uint16_t    PH_MEMLOC_REM wTempRxDataLen = 0;
 8013ca6:	2300      	movs	r3, #0
 8013ca8:	817b      	strh	r3, [r7, #10]
    /* Build the command frame */
    wBufferLength = 0U;
 8013caa:	2300      	movs	r3, #0
 8013cac:	75fb      	strb	r3, [r7, #23]
    bDataBuffer[wBufferLength++] = PHHAL_HW_PN5180_SET_INSTR_SWITCH_MODE;
 8013cae:	7dfb      	ldrb	r3, [r7, #23]
 8013cb0:	1c5a      	adds	r2, r3, #1
 8013cb2:	75fa      	strb	r2, [r7, #23]
 8013cb4:	3318      	adds	r3, #24
 8013cb6:	443b      	add	r3, r7
 8013cb8:	220b      	movs	r2, #11
 8013cba:	f803 2c08 	strb.w	r2, [r3, #-8]
    bDataBuffer[wBufferLength++] = PHHAL_HW_PN5180_SWITCH_MODE_NORMAL;
 8013cbe:	7dfb      	ldrb	r3, [r7, #23]
 8013cc0:	1c5a      	adds	r2, r3, #1
 8013cc2:	75fa      	strb	r2, [r7, #23]
 8013cc4:	3318      	adds	r3, #24
 8013cc6:	443b      	add	r3, r7
 8013cc8:	2203      	movs	r2, #3
 8013cca:	f803 2c08 	strb.w	r2, [r3, #-8]

    /* Expected number of bytes */
    bNumExpBytes = 0U;
 8013cce:	2300      	movs	r3, #0
 8013cd0:	82bb      	strh	r3, [r7, #20]

    /* Send it to the chip */
    PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_BalExchange(
 8013cd2:	7dfb      	ldrb	r3, [r7, #23]
 8013cd4:	b29a      	uxth	r2, r3
 8013cd6:	8ab8      	ldrh	r0, [r7, #20]
 8013cd8:	f107 0110 	add.w	r1, r7, #16
 8013cdc:	f107 030a 	add.w	r3, r7, #10
 8013ce0:	9301      	str	r3, [sp, #4]
 8013ce2:	f107 030c 	add.w	r3, r7, #12
 8013ce6:	9300      	str	r3, [sp, #0]
 8013ce8:	4603      	mov	r3, r0
 8013cea:	6878      	ldr	r0, [r7, #4]
 8013cec:	f7fe fb74 	bl	80123d8 <phhalHw_Pn5180_BalExchange>
 8013cf0:	4603      	mov	r3, r0
 8013cf2:	827b      	strh	r3, [r7, #18]
 8013cf4:	8a7b      	ldrh	r3, [r7, #18]
 8013cf6:	2b00      	cmp	r3, #0
 8013cf8:	d001      	beq.n	8013cfe <phhalHw_Pn5180_Instr_SwitchModeNormal+0x60>
 8013cfa:	8a7b      	ldrh	r3, [r7, #18]
 8013cfc:	e000      	b.n	8013d00 <phhalHw_Pn5180_Instr_SwitchModeNormal+0x62>
        wBufferLength,
        bNumExpBytes,
        bRecBuffer,
        &wTempRxDataLen));

    return PH_ERR_SUCCESS;
 8013cfe:	2300      	movs	r3, #0
}
 8013d00:	4618      	mov	r0, r3
 8013d02:	3718      	adds	r7, #24
 8013d04:	46bd      	mov	sp, r7
 8013d06:	bd80      	pop	{r7, pc}

08013d08 <phhalHw_Pn5180_Instr_EpcGen2Inventory>:
    uint8_t bSelectCommandLength,
    uint8_t bSelectCommandBitsInLastByte,
    uint8_t * pBeginRoundCommand,
    uint8_t bTimeslotProcessingBehavior
    )
{
 8013d08:	b580      	push	{r7, lr}
 8013d0a:	b08a      	sub	sp, #40	@ 0x28
 8013d0c:	af02      	add	r7, sp, #8
 8013d0e:	60f8      	str	r0, [r7, #12]
 8013d10:	60b9      	str	r1, [r7, #8]
 8013d12:	4611      	mov	r1, r2
 8013d14:	461a      	mov	r2, r3
 8013d16:	460b      	mov	r3, r1
 8013d18:	71fb      	strb	r3, [r7, #7]
 8013d1a:	4613      	mov	r3, r2
 8013d1c:	71bb      	strb	r3, [r7, #6]

    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint16_t    PH_MEMLOC_REM wDataLenTmp;
    uint16_t    PH_MEMLOC_REM wBufferLength = 0;
 8013d1e:	2300      	movs	r3, #0
 8013d20:	83fb      	strh	r3, [r7, #30]
    uint8_t     PH_MEMLOC_REM bNumExpBytes;

    uint8_t*    PH_MEMLOC_REM pTmpBuffer;
    uint16_t    PH_MEMLOC_REM wTmpBufferLen = 0;
 8013d22:	2300      	movs	r3, #0
 8013d24:	827b      	strh	r3, [r7, #18]

    /* Validate pDataParams
    Validate pBeginRoundCommand
    Validate bTimeslotProcessingBehavior */

    if ( (NULL == pDataParams) \
 8013d26:	68fb      	ldr	r3, [r7, #12]
 8013d28:	2b00      	cmp	r3, #0
 8013d2a:	d006      	beq.n	8013d3a <phhalHw_Pn5180_Instr_EpcGen2Inventory+0x32>
        || (NULL == pBeginRoundCommand)
 8013d2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013d2e:	2b00      	cmp	r3, #0
 8013d30:	d003      	beq.n	8013d3a <phhalHw_Pn5180_Instr_EpcGen2Inventory+0x32>
        || (bTimeslotProcessingBehavior > PHHAL_HW_PN5180_MAX_EPC_GEN2_TIMESLOT)
 8013d32:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8013d36:	2b02      	cmp	r3, #2
 8013d38:	d902      	bls.n	8013d40 <phhalHw_Pn5180_Instr_EpcGen2Inventory+0x38>
        )
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8013d3a:	f240 2321 	movw	r3, #545	@ 0x221
 8013d3e:	e06e      	b.n	8013e1e <phhalHw_Pn5180_Instr_EpcGen2Inventory+0x116>
    }

    /* Validate the parameters of Select command */
    if (0U != (bSelectCommandLength))
 8013d40:	79fb      	ldrb	r3, [r7, #7]
 8013d42:	2b00      	cmp	r3, #0
 8013d44:	d00b      	beq.n	8013d5e <phhalHw_Pn5180_Instr_EpcGen2Inventory+0x56>
    {
        /* Validate pSelectCommand
        Validate bSelectCommandLength
        Validate bSelectCommandBitsInLastByte */
        if (                            \
 8013d46:	68bb      	ldr	r3, [r7, #8]
 8013d48:	2b00      	cmp	r3, #0
 8013d4a:	d005      	beq.n	8013d58 <phhalHw_Pn5180_Instr_EpcGen2Inventory+0x50>
            (NULL == pSelectCommand)    \
            || (bSelectCommandLength > PHHAL_HW_PN5180_MAX_SELECT_COMMAND_LENGTH)    \
 8013d4c:	79fb      	ldrb	r3, [r7, #7]
 8013d4e:	2b27      	cmp	r3, #39	@ 0x27
 8013d50:	d802      	bhi.n	8013d58 <phhalHw_Pn5180_Instr_EpcGen2Inventory+0x50>
            ||  (bSelectCommandBitsInLastByte > PHHAL_HW_PN5180_MAX_NUM_OF_BITS_FOR_LAST_BYTE) \
 8013d52:	79bb      	ldrb	r3, [r7, #6]
 8013d54:	2b07      	cmp	r3, #7
 8013d56:	d902      	bls.n	8013d5e <phhalHw_Pn5180_Instr_EpcGen2Inventory+0x56>
            )
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8013d58:	f240 2321 	movw	r3, #545	@ 0x221
 8013d5c:	e05f      	b.n	8013e1e <phhalHw_Pn5180_Instr_EpcGen2Inventory+0x116>
        }
    }

    /* Get Buffer */
    phhalHw_Pn5180_Instr_GetInstrBuffer(pDataParams, &pTmpBuffer, &wTmpBufferLen);
 8013d5e:	f107 0212 	add.w	r2, r7, #18
 8013d62:	f107 0314 	add.w	r3, r7, #20
 8013d66:	4619      	mov	r1, r3
 8013d68:	68f8      	ldr	r0, [r7, #12]
 8013d6a:	f7ff fa1d 	bl	80131a8 <phhalHw_Pn5180_Instr_GetInstrBuffer>

    /* Check if the buffer size is sufficient*/
    if (wTmpBufferLen < 46U)
 8013d6e:	8a7b      	ldrh	r3, [r7, #18]
 8013d70:	2b2d      	cmp	r3, #45	@ 0x2d
 8013d72:	d802      	bhi.n	8013d7a <phhalHw_Pn5180_Instr_EpcGen2Inventory+0x72>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_BUFFER_OVERFLOW, PH_COMP_HAL);
 8013d74:	f44f 7301 	mov.w	r3, #516	@ 0x204
 8013d78:	e051      	b.n	8013e1e <phhalHw_Pn5180_Instr_EpcGen2Inventory+0x116>
    }

    /* Build the command frame */
    wBufferLength = 0U;
 8013d7a:	2300      	movs	r3, #0
 8013d7c:	83fb      	strh	r3, [r7, #30]
    pTmpBuffer[wBufferLength++] = PHHAL_HW_PN5180_SET_INSTR_EPC_GEN2_INVENTORY;
 8013d7e:	697a      	ldr	r2, [r7, #20]
 8013d80:	8bfb      	ldrh	r3, [r7, #30]
 8013d82:	1c59      	adds	r1, r3, #1
 8013d84:	83f9      	strh	r1, [r7, #30]
 8013d86:	4413      	add	r3, r2
 8013d88:	220d      	movs	r2, #13
 8013d8a:	701a      	strb	r2, [r3, #0]
    pTmpBuffer[wBufferLength++] = bSelectCommandLength;
 8013d8c:	697a      	ldr	r2, [r7, #20]
 8013d8e:	8bfb      	ldrh	r3, [r7, #30]
 8013d90:	1c59      	adds	r1, r3, #1
 8013d92:	83f9      	strh	r1, [r7, #30]
 8013d94:	4413      	add	r3, r2
 8013d96:	79fa      	ldrb	r2, [r7, #7]
 8013d98:	701a      	strb	r2, [r3, #0]

    /*
    No Select command is set prior to BeginRound command.
    'Valid Bits in last Byte' field and 'Select command' field shall not be present.
    */
    if(0U != (bSelectCommandLength))
 8013d9a:	79fb      	ldrb	r3, [r7, #7]
 8013d9c:	2b00      	cmp	r3, #0
 8013d9e:	d013      	beq.n	8013dc8 <phhalHw_Pn5180_Instr_EpcGen2Inventory+0xc0>
    {
        pTmpBuffer[wBufferLength++] = bSelectCommandBitsInLastByte;
 8013da0:	697a      	ldr	r2, [r7, #20]
 8013da2:	8bfb      	ldrh	r3, [r7, #30]
 8013da4:	1c59      	adds	r1, r3, #1
 8013da6:	83f9      	strh	r1, [r7, #30]
 8013da8:	4413      	add	r3, r2
 8013daa:	79ba      	ldrb	r2, [r7, #6]
 8013dac:	701a      	strb	r2, [r3, #0]

        /* Copy the Instruction payload and update the buffer length*/
        (void)memcpy(&pTmpBuffer[wBufferLength], pSelectCommand, bSelectCommandLength);
 8013dae:	697a      	ldr	r2, [r7, #20]
 8013db0:	8bfb      	ldrh	r3, [r7, #30]
 8013db2:	4413      	add	r3, r2
 8013db4:	79fa      	ldrb	r2, [r7, #7]
 8013db6:	68b9      	ldr	r1, [r7, #8]
 8013db8:	4618      	mov	r0, r3
 8013dba:	f00e fcba 	bl	8022732 <memcpy>
        wBufferLength+= bSelectCommandLength;
 8013dbe:	79fb      	ldrb	r3, [r7, #7]
 8013dc0:	b29a      	uxth	r2, r3
 8013dc2:	8bfb      	ldrh	r3, [r7, #30]
 8013dc4:	4413      	add	r3, r2
 8013dc6:	83fb      	strh	r3, [r7, #30]
    }
    /* Copy the Instruction payload and update the buffer length*/
    (void)memcpy(&pTmpBuffer[wBufferLength], pBeginRoundCommand, PHHAL_HW_PN5180_BEGIN_COMMAND_LENGTH);
 8013dc8:	697a      	ldr	r2, [r7, #20]
 8013dca:	8bfb      	ldrh	r3, [r7, #30]
 8013dcc:	4413      	add	r3, r2
 8013dce:	2203      	movs	r2, #3
 8013dd0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8013dd2:	4618      	mov	r0, r3
 8013dd4:	f00e fcad 	bl	8022732 <memcpy>
    wBufferLength+= PHHAL_HW_PN5180_BEGIN_COMMAND_LENGTH;
 8013dd8:	8bfb      	ldrh	r3, [r7, #30]
 8013dda:	3303      	adds	r3, #3
 8013ddc:	83fb      	strh	r3, [r7, #30]

    pTmpBuffer[wBufferLength++] = bTimeslotProcessingBehavior;
 8013dde:	697a      	ldr	r2, [r7, #20]
 8013de0:	8bfb      	ldrh	r3, [r7, #30]
 8013de2:	1c59      	adds	r1, r3, #1
 8013de4:	83f9      	strh	r1, [r7, #30]
 8013de6:	4413      	add	r3, r2
 8013de8:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8013dec:	701a      	strb	r2, [r3, #0]

    /* No Response expected */
    bNumExpBytes = 0U;
 8013dee:	2300      	movs	r3, #0
 8013df0:	777b      	strb	r3, [r7, #29]

    /* Send it to the chip */
    PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_BalExchange(
 8013df2:	6979      	ldr	r1, [r7, #20]
 8013df4:	7f7b      	ldrb	r3, [r7, #29]
 8013df6:	b298      	uxth	r0, r3
 8013df8:	8bfa      	ldrh	r2, [r7, #30]
 8013dfa:	f107 0318 	add.w	r3, r7, #24
 8013dfe:	9301      	str	r3, [sp, #4]
 8013e00:	f107 0310 	add.w	r3, r7, #16
 8013e04:	9300      	str	r3, [sp, #0]
 8013e06:	4603      	mov	r3, r0
 8013e08:	68f8      	ldr	r0, [r7, #12]
 8013e0a:	f7fe fae5 	bl	80123d8 <phhalHw_Pn5180_BalExchange>
 8013e0e:	4603      	mov	r3, r0
 8013e10:	837b      	strh	r3, [r7, #26]
 8013e12:	8b7b      	ldrh	r3, [r7, #26]
 8013e14:	2b00      	cmp	r3, #0
 8013e16:	d001      	beq.n	8013e1c <phhalHw_Pn5180_Instr_EpcGen2Inventory+0x114>
 8013e18:	8b7b      	ldrh	r3, [r7, #26]
 8013e1a:	e000      	b.n	8013e1e <phhalHw_Pn5180_Instr_EpcGen2Inventory+0x116>
        wBufferLength,
        bNumExpBytes,
        pReceivedData,
        &wDataLenTmp));

    return PH_ERR_SUCCESS;
 8013e1c:	2300      	movs	r3, #0
}
 8013e1e:	4618      	mov	r0, r3
 8013e20:	3720      	adds	r7, #32
 8013e22:	46bd      	mov	sp, r7
 8013e24:	bd80      	pop	{r7, pc}

08013e26 <phhalHw_Pn5180_Instr_EpcGen2RetrieveResultSize>:

phStatus_t phhalHw_Pn5180_Instr_EpcGen2RetrieveResultSize(
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint16_t * pResultSize
    )
{
 8013e26:	b580      	push	{r7, lr}
 8013e28:	b088      	sub	sp, #32
 8013e2a:	af02      	add	r7, sp, #8
 8013e2c:	6078      	str	r0, [r7, #4]
 8013e2e:	6039      	str	r1, [r7, #0]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_MEMLOC_REM wBufferLength;
    uint16_t    PH_MEMLOC_REM wTempRxDataLen = 0;
 8013e30:	2300      	movs	r3, #0
 8013e32:	823b      	strh	r3, [r7, #16]

    /*
    Validate pDataParams
    Validate pResultSize
    */
    if ( (NULL == pDataParams)    \
 8013e34:	687b      	ldr	r3, [r7, #4]
 8013e36:	2b00      	cmp	r3, #0
 8013e38:	d002      	beq.n	8013e40 <phhalHw_Pn5180_Instr_EpcGen2RetrieveResultSize+0x1a>
        || (NULL == pResultSize)    \
 8013e3a:	683b      	ldr	r3, [r7, #0]
 8013e3c:	2b00      	cmp	r3, #0
 8013e3e:	d102      	bne.n	8013e46 <phhalHw_Pn5180_Instr_EpcGen2RetrieveResultSize+0x20>
        )
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8013e40:	f240 2321 	movw	r3, #545	@ 0x221
 8013e44:	e041      	b.n	8013eca <phhalHw_Pn5180_Instr_EpcGen2RetrieveResultSize+0xa4>
    }

    /* Build the command frame */
    wBufferLength = 0U;
 8013e46:	2300      	movs	r3, #0
 8013e48:	75fb      	strb	r3, [r7, #23]
    bDataBuffer[wBufferLength++] = PHHAL_HW_PN5180_GET_INSTR_EPC_GEN2_RETRIEVE_INVENTORY_RESULT_SIZE;
 8013e4a:	7dfb      	ldrb	r3, [r7, #23]
 8013e4c:	1c5a      	adds	r2, r3, #1
 8013e4e:	75fa      	strb	r2, [r7, #23]
 8013e50:	3318      	adds	r3, #24
 8013e52:	443b      	add	r3, r7
 8013e54:	220f      	movs	r2, #15
 8013e56:	f803 2c0c 	strb.w	r2, [r3, #-12]
    bDataBuffer[wBufferLength++] = 0U;   /*RFU*/
 8013e5a:	7dfb      	ldrb	r3, [r7, #23]
 8013e5c:	1c5a      	adds	r2, r3, #1
 8013e5e:	75fa      	strb	r2, [r7, #23]
 8013e60:	3318      	adds	r3, #24
 8013e62:	443b      	add	r3, r7
 8013e64:	2200      	movs	r2, #0
 8013e66:	f803 2c0c 	strb.w	r2, [r3, #-12]

    /* Expected number of bytes */
    bNumExpBytes = 2;
 8013e6a:	2302      	movs	r3, #2
 8013e6c:	82bb      	strh	r3, [r7, #20]

    /* Send it to the chip */
    PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_BalExchange(
 8013e6e:	7dfb      	ldrb	r3, [r7, #23]
 8013e70:	b29a      	uxth	r2, r3
 8013e72:	8ab8      	ldrh	r0, [r7, #20]
 8013e74:	f107 010c 	add.w	r1, r7, #12
 8013e78:	f107 0310 	add.w	r3, r7, #16
 8013e7c:	9301      	str	r3, [sp, #4]
 8013e7e:	f107 0308 	add.w	r3, r7, #8
 8013e82:	9300      	str	r3, [sp, #0]
 8013e84:	4603      	mov	r3, r0
 8013e86:	6878      	ldr	r0, [r7, #4]
 8013e88:	f7fe faa6 	bl	80123d8 <phhalHw_Pn5180_BalExchange>
 8013e8c:	4603      	mov	r3, r0
 8013e8e:	827b      	strh	r3, [r7, #18]
 8013e90:	8a7b      	ldrh	r3, [r7, #18]
 8013e92:	2b00      	cmp	r3, #0
 8013e94:	d001      	beq.n	8013e9a <phhalHw_Pn5180_Instr_EpcGen2RetrieveResultSize+0x74>
 8013e96:	8a7b      	ldrh	r3, [r7, #18]
 8013e98:	e017      	b.n	8013eca <phhalHw_Pn5180_Instr_EpcGen2RetrieveResultSize+0xa4>
        bNumExpBytes,
        bRecBuffer,
        &wTempRxDataLen));

    /* Validate the response, if any */
    if (wTempRxDataLen != bNumExpBytes)
 8013e9a:	8a3b      	ldrh	r3, [r7, #16]
 8013e9c:	8aba      	ldrh	r2, [r7, #20]
 8013e9e:	429a      	cmp	r2, r3
 8013ea0:	d002      	beq.n	8013ea8 <phhalHw_Pn5180_Instr_EpcGen2RetrieveResultSize+0x82>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INTERNAL_ERROR, PH_COMP_HAL);
 8013ea2:	f240 237f 	movw	r3, #639	@ 0x27f
 8013ea6:	e010      	b.n	8013eca <phhalHw_Pn5180_Instr_EpcGen2RetrieveResultSize+0xa4>
    }

    /* Pack the data that was received */
    *pResultSize = bRecBuffer[0];
 8013ea8:	7a3b      	ldrb	r3, [r7, #8]
 8013eaa:	461a      	mov	r2, r3
 8013eac:	683b      	ldr	r3, [r7, #0]
 8013eae:	801a      	strh	r2, [r3, #0]
    *pResultSize |= (((uint16_t) bRecBuffer[1]) << 8U);
 8013eb0:	683b      	ldr	r3, [r7, #0]
 8013eb2:	881b      	ldrh	r3, [r3, #0]
 8013eb4:	b21a      	sxth	r2, r3
 8013eb6:	7a7b      	ldrb	r3, [r7, #9]
 8013eb8:	b21b      	sxth	r3, r3
 8013eba:	021b      	lsls	r3, r3, #8
 8013ebc:	b21b      	sxth	r3, r3
 8013ebe:	4313      	orrs	r3, r2
 8013ec0:	b21b      	sxth	r3, r3
 8013ec2:	b29a      	uxth	r2, r3
 8013ec4:	683b      	ldr	r3, [r7, #0]
 8013ec6:	801a      	strh	r2, [r3, #0]

    return PH_ERR_SUCCESS;
 8013ec8:	2300      	movs	r3, #0
}
 8013eca:	4618      	mov	r0, r3
 8013ecc:	3718      	adds	r7, #24
 8013ece:	46bd      	mov	sp, r7
 8013ed0:	bd80      	pop	{r7, pc}

08013ed2 <phhalHw_Pn5180_Instr_EpcGen2RetrieveResult>:
phStatus_t phhalHw_Pn5180_Instr_EpcGen2RetrieveResult(
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint8_t ** ppInventoryResult,
    uint16_t wResultSize
    )
{
 8013ed2:	b590      	push	{r4, r7, lr}
 8013ed4:	b08b      	sub	sp, #44	@ 0x2c
 8013ed6:	af02      	add	r7, sp, #8
 8013ed8:	60f8      	str	r0, [r7, #12]
 8013eda:	60b9      	str	r1, [r7, #8]
 8013edc:	4613      	mov	r3, r2
 8013ede:	80fb      	strh	r3, [r7, #6]
    uint8_t *   PH_MEMLOC_REM pTmpBuffer = NULL;
 8013ee0:	2300      	movs	r3, #0
 8013ee2:	61bb      	str	r3, [r7, #24]
    uint16_t    PH_MEMLOC_REM wTmpBufferLen = 0;
 8013ee4:	2300      	movs	r3, #0
 8013ee6:	82fb      	strh	r3, [r7, #22]
    uint8_t     PH_MEMLOC_REM wBufferLength;
    uint8_t     PH_MEMLOC_REM bDataBuffer[2];

    /* Validate pDataParams */
    /* Validate ppInventoryResult */
    if (                        \
 8013ee8:	68fb      	ldr	r3, [r7, #12]
 8013eea:	2b00      	cmp	r3, #0
 8013eec:	d002      	beq.n	8013ef4 <phhalHw_Pn5180_Instr_EpcGen2RetrieveResult+0x22>
        (NULL == pDataParams)   \
        || (NULL == ppInventoryResult)  \
 8013eee:	68bb      	ldr	r3, [r7, #8]
 8013ef0:	2b00      	cmp	r3, #0
 8013ef2:	d102      	bne.n	8013efa <phhalHw_Pn5180_Instr_EpcGen2RetrieveResult+0x28>
        )
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8013ef4:	f240 2321 	movw	r3, #545	@ 0x221
 8013ef8:	e047      	b.n	8013f8a <phhalHw_Pn5180_Instr_EpcGen2RetrieveResult+0xb8>
    }

    /* Validate wResultSize */
    if (0x00U == wResultSize)
 8013efa:	88fb      	ldrh	r3, [r7, #6]
 8013efc:	2b00      	cmp	r3, #0
 8013efe:	d102      	bne.n	8013f06 <phhalHw_Pn5180_Instr_EpcGen2RetrieveResult+0x34>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8013f00:	f240 2321 	movw	r3, #545	@ 0x221
 8013f04:	e041      	b.n	8013f8a <phhalHw_Pn5180_Instr_EpcGen2RetrieveResult+0xb8>
    }

    /* Build the command frame */
    wBufferLength = 0U;
 8013f06:	2300      	movs	r3, #0
 8013f08:	77fb      	strb	r3, [r7, #31]
    bDataBuffer[wBufferLength++] = PHHAL_HW_PN5180_GET_INSTR_EPC_GEN2_RETRIEVE_INVENTORY_RESULT;
 8013f0a:	7ffb      	ldrb	r3, [r7, #31]
 8013f0c:	1c5a      	adds	r2, r3, #1
 8013f0e:	77fa      	strb	r2, [r7, #31]
 8013f10:	3320      	adds	r3, #32
 8013f12:	443b      	add	r3, r7
 8013f14:	2210      	movs	r2, #16
 8013f16:	f803 2c10 	strb.w	r2, [r3, #-16]
    bDataBuffer[wBufferLength++] = 0U;   /*RFU*/
 8013f1a:	7ffb      	ldrb	r3, [r7, #31]
 8013f1c:	1c5a      	adds	r2, r3, #1
 8013f1e:	77fa      	strb	r2, [r7, #31]
 8013f20:	3320      	adds	r3, #32
 8013f22:	443b      	add	r3, r7
 8013f24:	2200      	movs	r2, #0
 8013f26:	f803 2c10 	strb.w	r2, [r3, #-16]

    /* Get Buffer*/
    phhalHw_Pn5180_Instr_GetInstrBuffer(pDataParams, &pTmpBuffer, &wTmpBufferLen);
 8013f2a:	f107 0216 	add.w	r2, r7, #22
 8013f2e:	f107 0318 	add.w	r3, r7, #24
 8013f32:	4619      	mov	r1, r3
 8013f34:	68f8      	ldr	r0, [r7, #12]
 8013f36:	f7ff f937 	bl	80131a8 <phhalHw_Pn5180_Instr_GetInstrBuffer>

    /* Check if the buffer size is sufficient*/
    if (wTmpBufferLen < wResultSize)
 8013f3a:	8afb      	ldrh	r3, [r7, #22]
 8013f3c:	88fa      	ldrh	r2, [r7, #6]
 8013f3e:	429a      	cmp	r2, r3
 8013f40:	d902      	bls.n	8013f48 <phhalHw_Pn5180_Instr_EpcGen2RetrieveResult+0x76>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_BUFFER_OVERFLOW, PH_COMP_HAL);
 8013f42:	f44f 7301 	mov.w	r3, #516	@ 0x204
 8013f46:	e020      	b.n	8013f8a <phhalHw_Pn5180_Instr_EpcGen2RetrieveResult+0xb8>
    }

    /* Send it to the chip */
    PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_BalExchange(
 8013f48:	7ffb      	ldrb	r3, [r7, #31]
 8013f4a:	b298      	uxth	r0, r3
 8013f4c:	69bb      	ldr	r3, [r7, #24]
 8013f4e:	88fc      	ldrh	r4, [r7, #6]
 8013f50:	f107 0110 	add.w	r1, r7, #16
 8013f54:	f107 0214 	add.w	r2, r7, #20
 8013f58:	9201      	str	r2, [sp, #4]
 8013f5a:	9300      	str	r3, [sp, #0]
 8013f5c:	4623      	mov	r3, r4
 8013f5e:	4602      	mov	r2, r0
 8013f60:	68f8      	ldr	r0, [r7, #12]
 8013f62:	f7fe fa39 	bl	80123d8 <phhalHw_Pn5180_BalExchange>
 8013f66:	4603      	mov	r3, r0
 8013f68:	83bb      	strh	r3, [r7, #28]
 8013f6a:	8bbb      	ldrh	r3, [r7, #28]
 8013f6c:	2b00      	cmp	r3, #0
 8013f6e:	d001      	beq.n	8013f74 <phhalHw_Pn5180_Instr_EpcGen2RetrieveResult+0xa2>
 8013f70:	8bbb      	ldrh	r3, [r7, #28]
 8013f72:	e00a      	b.n	8013f8a <phhalHw_Pn5180_Instr_EpcGen2RetrieveResult+0xb8>
        wResultSize,
        pTmpBuffer,
        &wDataLenTmp));

    /* Validate the response, if any */
    if (wDataLenTmp  != wResultSize)
 8013f74:	8abb      	ldrh	r3, [r7, #20]
 8013f76:	88fa      	ldrh	r2, [r7, #6]
 8013f78:	429a      	cmp	r2, r3
 8013f7a:	d002      	beq.n	8013f82 <phhalHw_Pn5180_Instr_EpcGen2RetrieveResult+0xb0>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INTERNAL_ERROR, PH_COMP_HAL);
 8013f7c:	f240 237f 	movw	r3, #639	@ 0x27f
 8013f80:	e003      	b.n	8013f8a <phhalHw_Pn5180_Instr_EpcGen2RetrieveResult+0xb8>
    }
    /* return the pointer to the buffer*/
    *ppInventoryResult = pTmpBuffer;
 8013f82:	69ba      	ldr	r2, [r7, #24]
 8013f84:	68bb      	ldr	r3, [r7, #8]
 8013f86:	601a      	str	r2, [r3, #0]

    return PH_ERR_SUCCESS;
 8013f88:	2300      	movs	r3, #0

}
 8013f8a:	4618      	mov	r0, r3
 8013f8c:	3724      	adds	r7, #36	@ 0x24
 8013f8e:	46bd      	mov	sp, r7
 8013f90:	bd90      	pop	{r4, r7, pc}

08013f92 <phhalHw_Pn5180_Instr_EpcGen2ResumeInventory>:

phStatus_t phhalHw_Pn5180_Instr_EpcGen2ResumeInventory(
    phhalHw_Pn5180_DataParams_t * pDataParams)
{
 8013f92:	b580      	push	{r7, lr}
 8013f94:	b088      	sub	sp, #32
 8013f96:	af02      	add	r7, sp, #8
 8013f98:	6078      	str	r0, [r7, #4]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_MEMLOC_REM wBufferLength;
    uint16_t    PH_MEMLOC_REM wTempRxDataLen = 0;
 8013f9a:	2300      	movs	r3, #0
 8013f9c:	823b      	strh	r3, [r7, #16]
    uint16_t    PH_MEMLOC_REM bNumExpBytes;
    uint8_t     PH_MEMLOC_REM bDataBuffer[2];
    uint8_t     PH_MEMLOC_REM bRecBuffer[1];

    /* Validate pDataParams */
    if (NULL == pDataParams)
 8013f9e:	687b      	ldr	r3, [r7, #4]
 8013fa0:	2b00      	cmp	r3, #0
 8013fa2:	d102      	bne.n	8013faa <phhalHw_Pn5180_Instr_EpcGen2ResumeInventory+0x18>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8013fa4:	f240 2321 	movw	r3, #545	@ 0x221
 8013fa8:	e02a      	b.n	8014000 <phhalHw_Pn5180_Instr_EpcGen2ResumeInventory+0x6e>
    }

    /* Build the command frame */
    wBufferLength = 0U;
 8013faa:	2300      	movs	r3, #0
 8013fac:	75fb      	strb	r3, [r7, #23]
    bDataBuffer[wBufferLength++] = PHHAL_HW_PN5180_SET_INSTR_EPC_GEN2_RESUME_INVENTORY;
 8013fae:	7dfb      	ldrb	r3, [r7, #23]
 8013fb0:	1c5a      	adds	r2, r3, #1
 8013fb2:	75fa      	strb	r2, [r7, #23]
 8013fb4:	3318      	adds	r3, #24
 8013fb6:	443b      	add	r3, r7
 8013fb8:	220e      	movs	r2, #14
 8013fba:	f803 2c0c 	strb.w	r2, [r3, #-12]
    bDataBuffer[wBufferLength++] = 0U;   /*RFU*/
 8013fbe:	7dfb      	ldrb	r3, [r7, #23]
 8013fc0:	1c5a      	adds	r2, r3, #1
 8013fc2:	75fa      	strb	r2, [r7, #23]
 8013fc4:	3318      	adds	r3, #24
 8013fc6:	443b      	add	r3, r7
 8013fc8:	2200      	movs	r2, #0
 8013fca:	f803 2c0c 	strb.w	r2, [r3, #-12]

    /* Expected number of bytes */
    bNumExpBytes = 0U;
 8013fce:	2300      	movs	r3, #0
 8013fd0:	82bb      	strh	r3, [r7, #20]

    /* Send it to the chip */
    PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_BalExchange(
 8013fd2:	7dfb      	ldrb	r3, [r7, #23]
 8013fd4:	b29a      	uxth	r2, r3
 8013fd6:	8ab8      	ldrh	r0, [r7, #20]
 8013fd8:	f107 010c 	add.w	r1, r7, #12
 8013fdc:	f107 0310 	add.w	r3, r7, #16
 8013fe0:	9301      	str	r3, [sp, #4]
 8013fe2:	f107 0308 	add.w	r3, r7, #8
 8013fe6:	9300      	str	r3, [sp, #0]
 8013fe8:	4603      	mov	r3, r0
 8013fea:	6878      	ldr	r0, [r7, #4]
 8013fec:	f7fe f9f4 	bl	80123d8 <phhalHw_Pn5180_BalExchange>
 8013ff0:	4603      	mov	r3, r0
 8013ff2:	827b      	strh	r3, [r7, #18]
 8013ff4:	8a7b      	ldrh	r3, [r7, #18]
 8013ff6:	2b00      	cmp	r3, #0
 8013ff8:	d001      	beq.n	8013ffe <phhalHw_Pn5180_Instr_EpcGen2ResumeInventory+0x6c>
 8013ffa:	8a7b      	ldrh	r3, [r7, #18]
 8013ffc:	e000      	b.n	8014000 <phhalHw_Pn5180_Instr_EpcGen2ResumeInventory+0x6e>
        wBufferLength,
        bNumExpBytes,
        bRecBuffer,
        &wTempRxDataLen));

    return PH_ERR_SUCCESS;
 8013ffe:	2300      	movs	r3, #0
}
 8014000:	4618      	mov	r0, r3
 8014002:	3718      	adds	r7, #24
 8014004:	46bd      	mov	sp, r7
 8014006:	bd80      	pop	{r7, pc}

08014008 <phhalHw_Pn5180_Instr_LoadRfConfiguration>:
phStatus_t phhalHw_Pn5180_Instr_LoadRfConfiguration(
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint8_t bRfTxConfiguration,
    uint8_t bRfRxConfiguration
    )
{
 8014008:	b580      	push	{r7, lr}
 801400a:	b088      	sub	sp, #32
 801400c:	af02      	add	r7, sp, #8
 801400e:	6078      	str	r0, [r7, #4]
 8014010:	460b      	mov	r3, r1
 8014012:	70fb      	strb	r3, [r7, #3]
 8014014:	4613      	mov	r3, r2
 8014016:	70bb      	strb	r3, [r7, #2]
    * bRfTxConfiguration is not the PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX
    * Validate bRfRxConfiguration
    * bRfRxConfiguration is lesser than the minimum RF RX configuration
    * bRfRxConfiguration is greater than the maximum RF RX configuration
    * and bRfRxConfiguration is not the PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX*/
    if ((NULL == pDataParams) \
 8014018:	687b      	ldr	r3, [r7, #4]
 801401a:	2b00      	cmp	r3, #0
 801401c:	d00f      	beq.n	801403e <phhalHw_Pn5180_Instr_LoadRfConfiguration+0x36>
        || ((bRfTxConfiguration > PHHAL_HW_PN5180_MAX_RF_TX_CONFIGURATION_INDEX) \
 801401e:	78fb      	ldrb	r3, [r7, #3]
 8014020:	2b1c      	cmp	r3, #28
 8014022:	d902      	bls.n	801402a <phhalHw_Pn5180_Instr_LoadRfConfiguration+0x22>
        && (bRfTxConfiguration != PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX)) \
 8014024:	78fb      	ldrb	r3, [r7, #3]
 8014026:	2bff      	cmp	r3, #255	@ 0xff
 8014028:	d109      	bne.n	801403e <phhalHw_Pn5180_Instr_LoadRfConfiguration+0x36>
        || (bRfRxConfiguration < PHHAL_HW_PN5180_MIN_RF_RX_CONFIGURATION_INDEX) \
 801402a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 801402e:	2b00      	cmp	r3, #0
 8014030:	da05      	bge.n	801403e <phhalHw_Pn5180_Instr_LoadRfConfiguration+0x36>
        || ((bRfRxConfiguration > PHHAL_HW_PN5180_MAX_RF_RX_CONFIGURATION_INDEX) \
 8014032:	78bb      	ldrb	r3, [r7, #2]
 8014034:	2b9d      	cmp	r3, #157	@ 0x9d
 8014036:	d905      	bls.n	8014044 <phhalHw_Pn5180_Instr_LoadRfConfiguration+0x3c>
        && (bRfRxConfiguration != PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX)) \
 8014038:	78bb      	ldrb	r3, [r7, #2]
 801403a:	2bff      	cmp	r3, #255	@ 0xff
 801403c:	d002      	beq.n	8014044 <phhalHw_Pn5180_Instr_LoadRfConfiguration+0x3c>
        )
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 801403e:	f240 2321 	movw	r3, #545	@ 0x221
 8014042:	e03b      	b.n	80140bc <phhalHw_Pn5180_Instr_LoadRfConfiguration+0xb4>
    }
    /*bRfTxConfiguration == bRfRxConfiguration == PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX then no change required*/
    if((bRfTxConfiguration & bRfRxConfiguration) == PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX)
 8014044:	78fa      	ldrb	r2, [r7, #3]
 8014046:	78bb      	ldrb	r3, [r7, #2]
 8014048:	4013      	ands	r3, r2
 801404a:	b2db      	uxtb	r3, r3
 801404c:	2bff      	cmp	r3, #255	@ 0xff
 801404e:	d101      	bne.n	8014054 <phhalHw_Pn5180_Instr_LoadRfConfiguration+0x4c>
    {
        return PH_ERR_SUCCESS;
 8014050:	2300      	movs	r3, #0
 8014052:	e033      	b.n	80140bc <phhalHw_Pn5180_Instr_LoadRfConfiguration+0xb4>
    }

    /* Build the command frame */
    wBufferLength = 0U;
 8014054:	2300      	movs	r3, #0
 8014056:	75fb      	strb	r3, [r7, #23]
    bDataBuffer[wBufferLength++] = PHHAL_HW_PN5180_SET_INSTR_LOAD_RF_CONFIGURATION;
 8014058:	7dfb      	ldrb	r3, [r7, #23]
 801405a:	1c5a      	adds	r2, r3, #1
 801405c:	75fa      	strb	r2, [r7, #23]
 801405e:	3318      	adds	r3, #24
 8014060:	443b      	add	r3, r7
 8014062:	2211      	movs	r2, #17
 8014064:	f803 2c0c 	strb.w	r2, [r3, #-12]
    bDataBuffer[wBufferLength++] = bRfTxConfiguration;
 8014068:	7dfb      	ldrb	r3, [r7, #23]
 801406a:	1c5a      	adds	r2, r3, #1
 801406c:	75fa      	strb	r2, [r7, #23]
 801406e:	3318      	adds	r3, #24
 8014070:	443b      	add	r3, r7
 8014072:	78fa      	ldrb	r2, [r7, #3]
 8014074:	f803 2c0c 	strb.w	r2, [r3, #-12]
    bDataBuffer[wBufferLength++] = bRfRxConfiguration;
 8014078:	7dfb      	ldrb	r3, [r7, #23]
 801407a:	1c5a      	adds	r2, r3, #1
 801407c:	75fa      	strb	r2, [r7, #23]
 801407e:	3318      	adds	r3, #24
 8014080:	443b      	add	r3, r7
 8014082:	78ba      	ldrb	r2, [r7, #2]
 8014084:	f803 2c0c 	strb.w	r2, [r3, #-12]

    /* No Response expected*/
    bNumExpBytes = 0U;
 8014088:	2300      	movs	r3, #0
 801408a:	75bb      	strb	r3, [r7, #22]

    /* Send it to the chip */
    PH_CHECK_SUCCESS_FCT(statusTmp,
 801408c:	7dfb      	ldrb	r3, [r7, #23]
 801408e:	b29a      	uxth	r2, r3
 8014090:	7dbb      	ldrb	r3, [r7, #22]
 8014092:	b298      	uxth	r0, r3
 8014094:	f107 010c 	add.w	r1, r7, #12
 8014098:	f107 0312 	add.w	r3, r7, #18
 801409c:	9301      	str	r3, [sp, #4]
 801409e:	f107 0308 	add.w	r3, r7, #8
 80140a2:	9300      	str	r3, [sp, #0]
 80140a4:	4603      	mov	r3, r0
 80140a6:	6878      	ldr	r0, [r7, #4]
 80140a8:	f7fe f996 	bl	80123d8 <phhalHw_Pn5180_BalExchange>
 80140ac:	4603      	mov	r3, r0
 80140ae:	82bb      	strh	r3, [r7, #20]
 80140b0:	8abb      	ldrh	r3, [r7, #20]
 80140b2:	2b00      	cmp	r3, #0
 80140b4:	d001      	beq.n	80140ba <phhalHw_Pn5180_Instr_LoadRfConfiguration+0xb2>
 80140b6:	8abb      	ldrh	r3, [r7, #20]
 80140b8:	e000      	b.n	80140bc <phhalHw_Pn5180_Instr_LoadRfConfiguration+0xb4>
        wBufferLength,
        bNumExpBytes,
        pData,
        &wDataLenTmp));

    return PH_ERR_SUCCESS;
 80140ba:	2300      	movs	r3, #0
}
 80140bc:	4618      	mov	r0, r3
 80140be:	3718      	adds	r7, #24
 80140c0:	46bd      	mov	sp, r7
 80140c2:	bd80      	pop	{r7, pc}

080140c4 <phhalHw_Pn5180_Instr_RfOn>:

phStatus_t phhalHw_Pn5180_Instr_RfOn(
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint8_t bRfOnConfig
    )
{
 80140c4:	b580      	push	{r7, lr}
 80140c6:	b088      	sub	sp, #32
 80140c8:	af02      	add	r7, sp, #8
 80140ca:	6078      	str	r0, [r7, #4]
 80140cc:	460b      	mov	r3, r1
 80140ce:	70fb      	strb	r3, [r7, #3]

    /* Validate pDataParams
    * Validate bRfOnConfig
    *
    * */
    if ( (NULL == pDataParams) \
 80140d0:	687b      	ldr	r3, [r7, #4]
 80140d2:	2b00      	cmp	r3, #0
 80140d4:	d002      	beq.n	80140dc <phhalHw_Pn5180_Instr_RfOn+0x18>
        || (bRfOnConfig > 3U) \
 80140d6:	78fb      	ldrb	r3, [r7, #3]
 80140d8:	2b03      	cmp	r3, #3
 80140da:	d902      	bls.n	80140e2 <phhalHw_Pn5180_Instr_RfOn+0x1e>
        )
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 80140dc:	f240 2321 	movw	r3, #545	@ 0x221
 80140e0:	e02b      	b.n	801413a <phhalHw_Pn5180_Instr_RfOn+0x76>
    }

    /* Build the command frame */

    wBufferLength = 0U;
 80140e2:	2300      	movs	r3, #0
 80140e4:	75fb      	strb	r3, [r7, #23]
    bDataBuffer[wBufferLength++] = PHHAL_HW_PN5180_GET_INSTR_FIELD_ON;
 80140e6:	7dfb      	ldrb	r3, [r7, #23]
 80140e8:	1c5a      	adds	r2, r3, #1
 80140ea:	75fa      	strb	r2, [r7, #23]
 80140ec:	3318      	adds	r3, #24
 80140ee:	443b      	add	r3, r7
 80140f0:	2216      	movs	r2, #22
 80140f2:	f803 2c08 	strb.w	r2, [r3, #-8]
    bDataBuffer[wBufferLength++] = bRfOnConfig;
 80140f6:	7dfb      	ldrb	r3, [r7, #23]
 80140f8:	1c5a      	adds	r2, r3, #1
 80140fa:	75fa      	strb	r2, [r7, #23]
 80140fc:	3318      	adds	r3, #24
 80140fe:	443b      	add	r3, r7
 8014100:	78fa      	ldrb	r2, [r7, #3]
 8014102:	f803 2c08 	strb.w	r2, [r3, #-8]

    /* No Response expected*/
    bNumExpBytes = 0U;
 8014106:	2300      	movs	r3, #0
 8014108:	75bb      	strb	r3, [r7, #22]

    /* Send it to the chip */
    PH_CHECK_SUCCESS_FCT(statusTmp,
 801410a:	7dfb      	ldrb	r3, [r7, #23]
 801410c:	b29a      	uxth	r2, r3
 801410e:	7dbb      	ldrb	r3, [r7, #22]
 8014110:	b298      	uxth	r0, r3
 8014112:	f107 0110 	add.w	r1, r7, #16
 8014116:	f107 0312 	add.w	r3, r7, #18
 801411a:	9301      	str	r3, [sp, #4]
 801411c:	f107 030c 	add.w	r3, r7, #12
 8014120:	9300      	str	r3, [sp, #0]
 8014122:	4603      	mov	r3, r0
 8014124:	6878      	ldr	r0, [r7, #4]
 8014126:	f7fe f957 	bl	80123d8 <phhalHw_Pn5180_BalExchange>
 801412a:	4603      	mov	r3, r0
 801412c:	82bb      	strh	r3, [r7, #20]
 801412e:	8abb      	ldrh	r3, [r7, #20]
 8014130:	2b00      	cmp	r3, #0
 8014132:	d001      	beq.n	8014138 <phhalHw_Pn5180_Instr_RfOn+0x74>
 8014134:	8abb      	ldrh	r3, [r7, #20]
 8014136:	e000      	b.n	801413a <phhalHw_Pn5180_Instr_RfOn+0x76>
        wBufferLength,
        bNumExpBytes,
        pData,
        &wDataLenTmp));

    return PH_ERR_SUCCESS;
 8014138:	2300      	movs	r3, #0

}
 801413a:	4618      	mov	r0, r3
 801413c:	3718      	adds	r7, #24
 801413e:	46bd      	mov	sp, r7
 8014140:	bd80      	pop	{r7, pc}

08014142 <phhalHw_Pn5180_Instr_RfOff>:

phStatus_t phhalHw_Pn5180_Instr_RfOff(
    phhalHw_Pn5180_DataParams_t * pDataParams
    )
{
 8014142:	b580      	push	{r7, lr}
 8014144:	b088      	sub	sp, #32
 8014146:	af02      	add	r7, sp, #8
 8014148:	6078      	str	r0, [r7, #4]
    uint8_t     PH_MEMLOC_REM bNumExpBytes;
    uint8_t     PH_MEMLOC_REM bDataBuffer[2];
    uint8_t     PH_MEMLOC_REM pData[1];

    /* Validate pDataParams */
    if (NULL == pDataParams)
 801414a:	687b      	ldr	r3, [r7, #4]
 801414c:	2b00      	cmp	r3, #0
 801414e:	d102      	bne.n	8014156 <phhalHw_Pn5180_Instr_RfOff+0x14>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8014150:	f240 2321 	movw	r3, #545	@ 0x221
 8014154:	e02b      	b.n	80141ae <phhalHw_Pn5180_Instr_RfOff+0x6c>
    }

    /* Build the command frame */
    wBufferLength = 0U;
 8014156:	2300      	movs	r3, #0
 8014158:	75fb      	strb	r3, [r7, #23]
    bDataBuffer[wBufferLength++] = PHHAL_HW_PN5180_GET_INSTR_FIELD_OFF;
 801415a:	7dfb      	ldrb	r3, [r7, #23]
 801415c:	1c5a      	adds	r2, r3, #1
 801415e:	75fa      	strb	r2, [r7, #23]
 8014160:	3318      	adds	r3, #24
 8014162:	443b      	add	r3, r7
 8014164:	2217      	movs	r2, #23
 8014166:	f803 2c08 	strb.w	r2, [r3, #-8]
    bDataBuffer[wBufferLength++] = 0U;
 801416a:	7dfb      	ldrb	r3, [r7, #23]
 801416c:	1c5a      	adds	r2, r3, #1
 801416e:	75fa      	strb	r2, [r7, #23]
 8014170:	3318      	adds	r3, #24
 8014172:	443b      	add	r3, r7
 8014174:	2200      	movs	r2, #0
 8014176:	f803 2c08 	strb.w	r2, [r3, #-8]

    /* No Response expected*/
    bNumExpBytes = 0U;
 801417a:	2300      	movs	r3, #0
 801417c:	75bb      	strb	r3, [r7, #22]

    /* Send it to the chip */
    PH_CHECK_SUCCESS_FCT(statusTmp,
 801417e:	7dfb      	ldrb	r3, [r7, #23]
 8014180:	b29a      	uxth	r2, r3
 8014182:	7dbb      	ldrb	r3, [r7, #22]
 8014184:	b298      	uxth	r0, r3
 8014186:	f107 0110 	add.w	r1, r7, #16
 801418a:	f107 0312 	add.w	r3, r7, #18
 801418e:	9301      	str	r3, [sp, #4]
 8014190:	f107 030c 	add.w	r3, r7, #12
 8014194:	9300      	str	r3, [sp, #0]
 8014196:	4603      	mov	r3, r0
 8014198:	6878      	ldr	r0, [r7, #4]
 801419a:	f7fe f91d 	bl	80123d8 <phhalHw_Pn5180_BalExchange>
 801419e:	4603      	mov	r3, r0
 80141a0:	82bb      	strh	r3, [r7, #20]
 80141a2:	8abb      	ldrh	r3, [r7, #20]
 80141a4:	2b00      	cmp	r3, #0
 80141a6:	d001      	beq.n	80141ac <phhalHw_Pn5180_Instr_RfOff+0x6a>
 80141a8:	8abb      	ldrh	r3, [r7, #20]
 80141aa:	e000      	b.n	80141ae <phhalHw_Pn5180_Instr_RfOff+0x6c>
        wBufferLength,
        bNumExpBytes,
        pData,
        &wDataLenTmp));

    return PH_ERR_SUCCESS;
 80141ac:	2300      	movs	r3, #0

}
 80141ae:	4618      	mov	r0, r3
 80141b0:	3718      	adds	r7, #24
 80141b2:	46bd      	mov	sp, r7
 80141b4:	bd80      	pop	{r7, pc}

080141b6 <phhalHw_Pn5180_GetTxBuffer>:
    uint8_t bIsExchange,
    uint8_t ** pTxBuffer,
    uint16_t * pTxBufferLen,
    uint16_t * pTxBufferSize
    )
{
 80141b6:	b580      	push	{r7, lr}
 80141b8:	b086      	sub	sp, #24
 80141ba:	af02      	add	r7, sp, #8
 80141bc:	60f8      	str	r0, [r7, #12]
 80141be:	607a      	str	r2, [r7, #4]
 80141c0:	603b      	str	r3, [r7, #0]
 80141c2:	460b      	mov	r3, r1
 80141c4:	72fb      	strb	r3, [r7, #11]
    /* Exchange command -> RxBuffer overwriting is allowed */
    if (bIsExchange != PH_OFF)
 80141c6:	7afb      	ldrb	r3, [r7, #11]
 80141c8:	2b00      	cmp	r3, #0
 80141ca:	d023      	beq.n	8014214 <phhalHw_Pn5180_GetTxBuffer+0x5e>
    {
        /* We need to watch that we do not overwrite content below the RxStartPos though */
        if (pDataParams->pTxBuffer == pDataParams->pRxBuffer)
 80141cc:	68fb      	ldr	r3, [r7, #12]
 80141ce:	68da      	ldr	r2, [r3, #12]
 80141d0:	68fb      	ldr	r3, [r7, #12]
 80141d2:	695b      	ldr	r3, [r3, #20]
 80141d4:	429a      	cmp	r2, r3
 80141d6:	d10f      	bne.n	80141f8 <phhalHw_Pn5180_GetTxBuffer+0x42>
        {
            *pTxBuffer = &pDataParams->pTxBuffer[pDataParams->wRxBufStartPos];
 80141d8:	68fb      	ldr	r3, [r7, #12]
 80141da:	68db      	ldr	r3, [r3, #12]
 80141dc:	68fa      	ldr	r2, [r7, #12]
 80141de:	8bd2      	ldrh	r2, [r2, #30]
 80141e0:	441a      	add	r2, r3
 80141e2:	687b      	ldr	r3, [r7, #4]
 80141e4:	601a      	str	r2, [r3, #0]
            *pTxBufferSize = pDataParams->wTxBufSize - pDataParams->wRxBufStartPos;
 80141e6:	68fb      	ldr	r3, [r7, #12]
 80141e8:	8a1a      	ldrh	r2, [r3, #16]
 80141ea:	68fb      	ldr	r3, [r7, #12]
 80141ec:	8bdb      	ldrh	r3, [r3, #30]
 80141ee:	1ad3      	subs	r3, r2, r3
 80141f0:	b29a      	uxth	r2, r3
 80141f2:	69bb      	ldr	r3, [r7, #24]
 80141f4:	801a      	strh	r2, [r3, #0]
 80141f6:	e007      	b.n	8014208 <phhalHw_Pn5180_GetTxBuffer+0x52>
        }
        /* Else just return the actual Buffer */
        else
        {
            *pTxBuffer = pDataParams->pTxBuffer;
 80141f8:	68fb      	ldr	r3, [r7, #12]
 80141fa:	68da      	ldr	r2, [r3, #12]
 80141fc:	687b      	ldr	r3, [r7, #4]
 80141fe:	601a      	str	r2, [r3, #0]
            *pTxBufferSize = pDataParams->wTxBufSize;
 8014200:	68fb      	ldr	r3, [r7, #12]
 8014202:	8a1a      	ldrh	r2, [r3, #16]
 8014204:	69bb      	ldr	r3, [r7, #24]
 8014206:	801a      	strh	r2, [r3, #0]
        }

        /* Return stored length */
        *pTxBufferLen = pDataParams->wTxBufLen;
 8014208:	68fb      	ldr	r3, [r7, #12]
 801420a:	8a5a      	ldrh	r2, [r3, #18]
 801420c:	683b      	ldr	r3, [r7, #0]
 801420e:	801a      	strh	r2, [r3, #0]
    {
        /* Redundant code */
        return phhalHw_Pn5180_GetRxBuffer(pDataParams, bIsExchange, pTxBuffer, pTxBufferLen, pTxBufferSize);
    }

    return PH_ERR_SUCCESS;
 8014210:	2300      	movs	r3, #0
 8014212:	e008      	b.n	8014226 <phhalHw_Pn5180_GetTxBuffer+0x70>
        return phhalHw_Pn5180_GetRxBuffer(pDataParams, bIsExchange, pTxBuffer, pTxBufferLen, pTxBufferSize);
 8014214:	7af9      	ldrb	r1, [r7, #11]
 8014216:	69bb      	ldr	r3, [r7, #24]
 8014218:	9300      	str	r3, [sp, #0]
 801421a:	683b      	ldr	r3, [r7, #0]
 801421c:	687a      	ldr	r2, [r7, #4]
 801421e:	68f8      	ldr	r0, [r7, #12]
 8014220:	f000 f805 	bl	801422e <phhalHw_Pn5180_GetRxBuffer>
 8014224:	4603      	mov	r3, r0
}
 8014226:	4618      	mov	r0, r3
 8014228:	3710      	adds	r7, #16
 801422a:	46bd      	mov	sp, r7
 801422c:	bd80      	pop	{r7, pc}

0801422e <phhalHw_Pn5180_GetRxBuffer>:
    uint8_t bIsExchange,
    uint8_t ** pRxBuffer,
    uint16_t * pRxBufferLen,
    uint16_t * pRxBufferSize
    )
{
 801422e:	b480      	push	{r7}
 8014230:	b087      	sub	sp, #28
 8014232:	af00      	add	r7, sp, #0
 8014234:	60f8      	str	r0, [r7, #12]
 8014236:	607a      	str	r2, [r7, #4]
 8014238:	603b      	str	r3, [r7, #0]
 801423a:	460b      	mov	r3, r1
 801423c:	72fb      	strb	r3, [r7, #11]
    uint8_t bOffset = 0U;
 801423e:	2300      	movs	r3, #0
 8014240:	75fb      	strb	r3, [r7, #23]

    /* Exchange command -> TxBuffer overwriting is allowed */
    if (bIsExchange != PH_OFF)
 8014242:	7afb      	ldrb	r3, [r7, #11]
 8014244:	2b00      	cmp	r3, #0
 8014246:	d021      	beq.n	801428c <phhalHw_Pn5180_GetRxBuffer+0x5e>
    {
#ifndef PN5180_P2P_HW_SYNC_BYTE
        if (pDataParams->bNfcipMode == PH_ON)
 8014248:	68fb      	ldr	r3, [r7, #12]
 801424a:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 801424e:	2b01      	cmp	r3, #1
 8014250:	d101      	bne.n	8014256 <phhalHw_Pn5180_GetRxBuffer+0x28>
        {
            bOffset = 1U;
 8014252:	2301      	movs	r3, #1
 8014254:	75fb      	strb	r3, [r7, #23]
        }
#endif
        *pRxBuffer = &pDataParams->pRxBuffer[pDataParams->wRxBufStartPos - bOffset];
 8014256:	68fb      	ldr	r3, [r7, #12]
 8014258:	695b      	ldr	r3, [r3, #20]
 801425a:	68fa      	ldr	r2, [r7, #12]
 801425c:	8bd2      	ldrh	r2, [r2, #30]
 801425e:	4611      	mov	r1, r2
 8014260:	7dfa      	ldrb	r2, [r7, #23]
 8014262:	1a8a      	subs	r2, r1, r2
 8014264:	441a      	add	r2, r3
 8014266:	687b      	ldr	r3, [r7, #4]
 8014268:	601a      	str	r2, [r3, #0]
        *pRxBufferSize = pDataParams->wRxBufSize - pDataParams->wRxBufStartPos - bOffset;
 801426a:	68fb      	ldr	r3, [r7, #12]
 801426c:	8b1a      	ldrh	r2, [r3, #24]
 801426e:	68fb      	ldr	r3, [r7, #12]
 8014270:	8bdb      	ldrh	r3, [r3, #30]
 8014272:	1ad3      	subs	r3, r2, r3
 8014274:	b29a      	uxth	r2, r3
 8014276:	7dfb      	ldrb	r3, [r7, #23]
 8014278:	b29b      	uxth	r3, r3
 801427a:	1ad3      	subs	r3, r2, r3
 801427c:	b29a      	uxth	r2, r3
 801427e:	6a3b      	ldr	r3, [r7, #32]
 8014280:	801a      	strh	r2, [r3, #0]
        *pRxBufferLen = pDataParams->wRxBufLen;
 8014282:	68fb      	ldr	r3, [r7, #12]
 8014284:	8b5a      	ldrh	r2, [r3, #26]
 8014286:	683b      	ldr	r3, [r7, #0]
 8014288:	801a      	strh	r2, [r3, #0]
 801428a:	e055      	b.n	8014338 <phhalHw_Pn5180_GetRxBuffer+0x10a>
    }
    /* Normal command -> do not overwrite Tx- and Rx-Contents */
    else
    {
        /* Command buffering is NOT supported by this HAL */
        *pRxBufferLen = 0U;
 801428c:	683b      	ldr	r3, [r7, #0]
 801428e:	2200      	movs	r2, #0
 8014290:	801a      	strh	r2, [r3, #0]

        /* TxBuffer equals RxBuffer */
        /* And the buffer contains something that needs to be preserved */
        if ((pDataParams->pTxBuffer == pDataParams->pRxBuffer) &&
 8014292:	68fb      	ldr	r3, [r7, #12]
 8014294:	68da      	ldr	r2, [r3, #12]
 8014296:	68fb      	ldr	r3, [r7, #12]
 8014298:	695b      	ldr	r3, [r3, #20]
 801429a:	429a      	cmp	r2, r3
 801429c:	d11f      	bne.n	80142de <phhalHw_Pn5180_GetRxBuffer+0xb0>
            ((pDataParams->wTxBufLen != 0U) || (pDataParams->wRxBufStartPos != 0U)))
 801429e:	68fb      	ldr	r3, [r7, #12]
 80142a0:	8a5b      	ldrh	r3, [r3, #18]
        if ((pDataParams->pTxBuffer == pDataParams->pRxBuffer) &&
 80142a2:	2b00      	cmp	r3, #0
 80142a4:	d103      	bne.n	80142ae <phhalHw_Pn5180_GetRxBuffer+0x80>
            ((pDataParams->wTxBufLen != 0U) || (pDataParams->wRxBufStartPos != 0U)))
 80142a6:	68fb      	ldr	r3, [r7, #12]
 80142a8:	8bdb      	ldrh	r3, [r3, #30]
 80142aa:	2b00      	cmp	r3, #0
 80142ac:	d017      	beq.n	80142de <phhalHw_Pn5180_GetRxBuffer+0xb0>
        {
            /* Start at TxLenght if neccessary */
            if ((pDataParams->wRxBufStartPos + pDataParams->wTxBufLen) >= pDataParams->wRxBufStartPos)
            {
                *pRxBuffer = &pDataParams->pTxBuffer[pDataParams->wRxBufStartPos + pDataParams->wTxBufLen];
 80142ae:	68fb      	ldr	r3, [r7, #12]
 80142b0:	68db      	ldr	r3, [r3, #12]
 80142b2:	68fa      	ldr	r2, [r7, #12]
 80142b4:	8bd2      	ldrh	r2, [r2, #30]
 80142b6:	4611      	mov	r1, r2
 80142b8:	68fa      	ldr	r2, [r7, #12]
 80142ba:	8a52      	ldrh	r2, [r2, #18]
 80142bc:	440a      	add	r2, r1
 80142be:	441a      	add	r2, r3
 80142c0:	687b      	ldr	r3, [r7, #4]
 80142c2:	601a      	str	r2, [r3, #0]
                *pRxBufferSize = pDataParams->wTxBufSize - (pDataParams->wRxBufStartPos + pDataParams->wTxBufLen);
 80142c4:	68fb      	ldr	r3, [r7, #12]
 80142c6:	8a1a      	ldrh	r2, [r3, #16]
 80142c8:	68fb      	ldr	r3, [r7, #12]
 80142ca:	8bd9      	ldrh	r1, [r3, #30]
 80142cc:	68fb      	ldr	r3, [r7, #12]
 80142ce:	8a5b      	ldrh	r3, [r3, #18]
 80142d0:	440b      	add	r3, r1
 80142d2:	b29b      	uxth	r3, r3
 80142d4:	1ad3      	subs	r3, r2, r3
 80142d6:	b29a      	uxth	r2, r3
 80142d8:	6a3b      	ldr	r3, [r7, #32]
 80142da:	801a      	strh	r2, [r3, #0]
            if ((pDataParams->wRxBufStartPos + pDataParams->wTxBufLen) >= pDataParams->wRxBufStartPos)
 80142dc:	e02c      	b.n	8014338 <phhalHw_Pn5180_GetRxBuffer+0x10a>
        }
        /* Buffers are different */
        else
        {
            /* Use TxBuffer if it has more space than RxBuffer */
            if ((pDataParams->wTxBufSize - pDataParams->wTxBufLen) >= (pDataParams->wRxBufSize - pDataParams->wRxBufStartPos))
 80142de:	68fb      	ldr	r3, [r7, #12]
 80142e0:	8a1b      	ldrh	r3, [r3, #16]
 80142e2:	461a      	mov	r2, r3
 80142e4:	68fb      	ldr	r3, [r7, #12]
 80142e6:	8a5b      	ldrh	r3, [r3, #18]
 80142e8:	1ad2      	subs	r2, r2, r3
 80142ea:	68fb      	ldr	r3, [r7, #12]
 80142ec:	8b1b      	ldrh	r3, [r3, #24]
 80142ee:	4619      	mov	r1, r3
 80142f0:	68fb      	ldr	r3, [r7, #12]
 80142f2:	8bdb      	ldrh	r3, [r3, #30]
 80142f4:	1acb      	subs	r3, r1, r3
 80142f6:	429a      	cmp	r2, r3
 80142f8:	db0f      	blt.n	801431a <phhalHw_Pn5180_GetRxBuffer+0xec>
            {
                *pRxBuffer = &pDataParams->pTxBuffer[pDataParams->wTxBufLen];
 80142fa:	68fb      	ldr	r3, [r7, #12]
 80142fc:	68db      	ldr	r3, [r3, #12]
 80142fe:	68fa      	ldr	r2, [r7, #12]
 8014300:	8a52      	ldrh	r2, [r2, #18]
 8014302:	441a      	add	r2, r3
 8014304:	687b      	ldr	r3, [r7, #4]
 8014306:	601a      	str	r2, [r3, #0]
                *pRxBufferSize = pDataParams->wTxBufSize - pDataParams->wTxBufLen;
 8014308:	68fb      	ldr	r3, [r7, #12]
 801430a:	8a1a      	ldrh	r2, [r3, #16]
 801430c:	68fb      	ldr	r3, [r7, #12]
 801430e:	8a5b      	ldrh	r3, [r3, #18]
 8014310:	1ad3      	subs	r3, r2, r3
 8014312:	b29a      	uxth	r2, r3
 8014314:	6a3b      	ldr	r3, [r7, #32]
 8014316:	801a      	strh	r2, [r3, #0]
 8014318:	e00e      	b.n	8014338 <phhalHw_Pn5180_GetRxBuffer+0x10a>
            }
            /* Else use RxBuffer */
            else
            {
                *pRxBuffer = &pDataParams->pRxBuffer[pDataParams->wRxBufStartPos];
 801431a:	68fb      	ldr	r3, [r7, #12]
 801431c:	695b      	ldr	r3, [r3, #20]
 801431e:	68fa      	ldr	r2, [r7, #12]
 8014320:	8bd2      	ldrh	r2, [r2, #30]
 8014322:	441a      	add	r2, r3
 8014324:	687b      	ldr	r3, [r7, #4]
 8014326:	601a      	str	r2, [r3, #0]
                *pRxBufferSize = pDataParams->wRxBufSize - pDataParams->wRxBufStartPos;
 8014328:	68fb      	ldr	r3, [r7, #12]
 801432a:	8b1a      	ldrh	r2, [r3, #24]
 801432c:	68fb      	ldr	r3, [r7, #12]
 801432e:	8bdb      	ldrh	r3, [r3, #30]
 8014330:	1ad3      	subs	r3, r2, r3
 8014332:	b29a      	uxth	r2, r3
 8014334:	6a3b      	ldr	r3, [r7, #32]
 8014336:	801a      	strh	r2, [r3, #0]
            }
        }
    }

    return PH_ERR_SUCCESS;
 8014338:	2300      	movs	r3, #0
}
 801433a:	4618      	mov	r0, r3
 801433c:	371c      	adds	r7, #28
 801433e:	46bd      	mov	sp, r7
 8014340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014344:	4770      	bx	lr

08014346 <phhalHw_Pn5180_ReadData>:
phStatus_t phhalHw_Pn5180_ReadData(
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint8_t ** ppData,
    uint16_t * pBytesRead
    )
{
 8014346:	b580      	push	{r7, lr}
 8014348:	b086      	sub	sp, #24
 801434a:	af00      	add	r7, sp, #0
 801434c:	60f8      	str	r0, [r7, #12]
 801434e:	60b9      	str	r1, [r7, #8]
 8014350:	607a      	str	r2, [r7, #4]
    phStatus_t  PH_MEMLOC_REM statusTmp = PH_ERR_SUCCESS;
 8014352:	2300      	movs	r3, #0
 8014354:	82bb      	strh	r3, [r7, #20]

    uint16_t    PH_MEMLOC_REM wNumExpBytes;
    uint32_t    PH_MEMLOC_REM dwValue;

    /* Read the RX_STATUS */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_ReadRegister(
 8014356:	f107 0310 	add.w	r3, r7, #16
 801435a:	461a      	mov	r2, r3
 801435c:	2113      	movs	r1, #19
 801435e:	68f8      	ldr	r0, [r7, #12]
 8014360:	f7fb fb5a 	bl	800fa18 <phhalHw_Pn5180_ReadRegister>
 8014364:	4603      	mov	r3, r0
 8014366:	82bb      	strh	r3, [r7, #20]
 8014368:	8abb      	ldrh	r3, [r7, #20]
 801436a:	2b00      	cmp	r3, #0
 801436c:	d001      	beq.n	8014372 <phhalHw_Pn5180_ReadData+0x2c>
 801436e:	8abb      	ldrh	r3, [r7, #20]
 8014370:	e02d      	b.n	80143ce <phhalHw_Pn5180_ReadData+0x88>
        pDataParams,
        RX_STATUS,
        &dwValue));

    if(pDataParams->bRxMultiple == PH_ON)
 8014372:	68fb      	ldr	r3, [r7, #12]
 8014374:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8014378:	2b01      	cmp	r3, #1
 801437a:	d10f      	bne.n	801439c <phhalHw_Pn5180_ReadData+0x56>
    {
        wNumExpBytes = (uint16_t)((dwValue & RX_STATUS_RX_NUM_BYTES_RECEIVED_MASK) |
 801437c:	693b      	ldr	r3, [r7, #16]
 801437e:	b29b      	uxth	r3, r3
 8014380:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014384:	b29a      	uxth	r2, r3
            (((dwValue & RX_STATUS_RX_NUM_FRAMES_RECEIVED_MASK) >>
 8014386:	693b      	ldr	r3, [r7, #16]
 8014388:	0a5b      	lsrs	r3, r3, #9
        wNumExpBytes = (uint16_t)((dwValue & RX_STATUS_RX_NUM_BYTES_RECEIVED_MASK) |
 801438a:	b29b      	uxth	r3, r3
 801438c:	f003 030f 	and.w	r3, r3, #15
 8014390:	b29b      	uxth	r3, r3
 8014392:	015b      	lsls	r3, r3, #5
 8014394:	b29b      	uxth	r3, r3
 8014396:	4313      	orrs	r3, r2
 8014398:	82fb      	strh	r3, [r7, #22]
 801439a:	e004      	b.n	80143a6 <phhalHw_Pn5180_ReadData+0x60>
            RX_STATUS_RX_NUM_FRAMES_RECEIVED_POS) * 32U));
    }
    else
    {
        wNumExpBytes = (uint16_t)(dwValue & RX_STATUS_RX_NUM_BYTES_RECEIVED_MASK);
 801439c:	693b      	ldr	r3, [r7, #16]
 801439e:	b29b      	uxth	r3, r3
 80143a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80143a4:	82fb      	strh	r3, [r7, #22]
    }

    if(wNumExpBytes != 0U)
 80143a6:	8afb      	ldrh	r3, [r7, #22]
 80143a8:	2b00      	cmp	r3, #0
 80143aa:	d00c      	beq.n	80143c6 <phhalHw_Pn5180_ReadData+0x80>
    {
        /* Prepare the command for reading the RX FIFO of the Pn5180 */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_RetrieveRxData(
 80143ac:	8afb      	ldrh	r3, [r7, #22]
 80143ae:	461a      	mov	r2, r3
 80143b0:	68b9      	ldr	r1, [r7, #8]
 80143b2:	68f8      	ldr	r0, [r7, #12]
 80143b4:	f7ff fb52 	bl	8013a5c <phhalHw_Pn5180_Instr_RetrieveRxData>
 80143b8:	4603      	mov	r3, r0
 80143ba:	82bb      	strh	r3, [r7, #20]
 80143bc:	8abb      	ldrh	r3, [r7, #20]
 80143be:	2b00      	cmp	r3, #0
 80143c0:	d001      	beq.n	80143c6 <phhalHw_Pn5180_ReadData+0x80>
 80143c2:	8abb      	ldrh	r3, [r7, #20]
 80143c4:	e003      	b.n	80143ce <phhalHw_Pn5180_ReadData+0x88>
            ppData,
            wNumExpBytes));
    }

    /* Update the actual number of bytes received */
    *pBytesRead = wNumExpBytes;
 80143c6:	687b      	ldr	r3, [r7, #4]
 80143c8:	8afa      	ldrh	r2, [r7, #22]
 80143ca:	801a      	strh	r2, [r3, #0]

    return PH_ERR_SUCCESS;
 80143cc:	2300      	movs	r3, #0
}
 80143ce:	4618      	mov	r0, r3
 80143d0:	3718      	adds	r7, #24
 80143d2:	46bd      	mov	sp, r7
 80143d4:	bd80      	pop	{r7, pc}

080143d6 <phhalHw_Pn5180_TimerStart>:
    uint32_t dwStartCond,
    uint32_t dwStopCond,
    uint32_t wPrescaler,
    uint32_t dwLoadValue
    )
{
 80143d6:	b580      	push	{r7, lr}
 80143d8:	b08e      	sub	sp, #56	@ 0x38
 80143da:	af00      	add	r7, sp, #0
 80143dc:	60f8      	str	r0, [r7, #12]
 80143de:	607a      	str	r2, [r7, #4]
 80143e0:	603b      	str	r3, [r7, #0]
 80143e2:	460b      	mov	r3, r1
 80143e4:	72fb      	strb	r3, [r7, #11]
    uint8_t     PH_MEMLOC_BUF wRegTypeValueSets[18];
    uint16_t    PH_MEMLOC_REM wSizeOfRegTypeValueSets;

    /* Populate the timer configure and reload registers */

    switch(bTimer)
 80143e6:	7afb      	ldrb	r3, [r7, #11]
 80143e8:	2b10      	cmp	r3, #16
 80143ea:	d018      	beq.n	801441e <phhalHw_Pn5180_TimerStart+0x48>
 80143ec:	2b10      	cmp	r3, #16
 80143ee:	dc1f      	bgt.n	8014430 <phhalHw_Pn5180_TimerStart+0x5a>
 80143f0:	2b0e      	cmp	r3, #14
 80143f2:	d002      	beq.n	80143fa <phhalHw_Pn5180_TimerStart+0x24>
 80143f4:	2b0f      	cmp	r3, #15
 80143f6:	d009      	beq.n	801440c <phhalHw_Pn5180_TimerStart+0x36>
 80143f8:	e01a      	b.n	8014430 <phhalHw_Pn5180_TimerStart+0x5a>
    {
    case TIMER0_CONFIG:
        bTmrConfigReg = TIMER0_CONFIG;
 80143fa:	230e      	movs	r3, #14
 80143fc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        bTmrRelaodReg = TIMER0_RELOAD;
 8014400:	230b      	movs	r3, #11
 8014402:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
        dwEnableMask = TIMER0_CONFIG_T0_ENABLE_MASK;
 8014406:	2301      	movs	r3, #1
 8014408:	633b      	str	r3, [r7, #48]	@ 0x30
        break;
 801440a:	e014      	b.n	8014436 <phhalHw_Pn5180_TimerStart+0x60>

    case TIMER1_CONFIG:
        bTmrConfigReg = TIMER1_CONFIG;
 801440c:	230f      	movs	r3, #15
 801440e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        bTmrRelaodReg = TIMER1_RELOAD;
 8014412:	230c      	movs	r3, #12
 8014414:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
        dwEnableMask = TIMER1_CONFIG_T1_ENABLE_MASK;
 8014418:	2301      	movs	r3, #1
 801441a:	633b      	str	r3, [r7, #48]	@ 0x30
        break;
 801441c:	e00b      	b.n	8014436 <phhalHw_Pn5180_TimerStart+0x60>

    case TIMER2_CONFIG:
        bTmrConfigReg = TIMER2_CONFIG;
 801441e:	2310      	movs	r3, #16
 8014420:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        bTmrRelaodReg = TIMER2_RELOAD;
 8014424:	230d      	movs	r3, #13
 8014426:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
        dwEnableMask = TIMER2_CONFIG_T2_ENABLE_MASK;
 801442a:	2301      	movs	r3, #1
 801442c:	633b      	str	r3, [r7, #48]	@ 0x30
        break;
 801442e:	e002      	b.n	8014436 <phhalHw_Pn5180_TimerStart+0x60>

    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8014430:	f240 2321 	movw	r3, #545	@ 0x221
 8014434:	e0bd      	b.n	80145b2 <phhalHw_Pn5180_TimerStart+0x1dc>
    }

    /*write 0 to stop timer*/
    wSizeOfRegTypeValueSets = 0U;
 8014436:	2300      	movs	r3, #0
 8014438:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = bTmrConfigReg;
 801443a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801443c:	1c5a      	adds	r2, r3, #1
 801443e:	85fa      	strh	r2, [r7, #46]	@ 0x2e
 8014440:	3338      	adds	r3, #56	@ 0x38
 8014442:	443b      	add	r3, r7
 8014444:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8014448:	f803 2c24 	strb.w	r2, [r3, #-36]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = PHHAL_HW_PN5180_WRITE_MULTIPLE_TYPE_WRITE;
 801444c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801444e:	1c5a      	adds	r2, r3, #1
 8014450:	85fa      	strh	r2, [r7, #46]	@ 0x2e
 8014452:	3338      	adds	r3, #56	@ 0x38
 8014454:	443b      	add	r3, r7
 8014456:	2201      	movs	r2, #1
 8014458:	f803 2c24 	strb.w	r2, [r3, #-36]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = 0x00U;
 801445c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801445e:	1c5a      	adds	r2, r3, #1
 8014460:	85fa      	strh	r2, [r7, #46]	@ 0x2e
 8014462:	3338      	adds	r3, #56	@ 0x38
 8014464:	443b      	add	r3, r7
 8014466:	2200      	movs	r2, #0
 8014468:	f803 2c24 	strb.w	r2, [r3, #-36]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = 0x00U;
 801446c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801446e:	1c5a      	adds	r2, r3, #1
 8014470:	85fa      	strh	r2, [r7, #46]	@ 0x2e
 8014472:	3338      	adds	r3, #56	@ 0x38
 8014474:	443b      	add	r3, r7
 8014476:	2200      	movs	r2, #0
 8014478:	f803 2c24 	strb.w	r2, [r3, #-36]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = 0x00U;
 801447c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801447e:	1c5a      	adds	r2, r3, #1
 8014480:	85fa      	strh	r2, [r7, #46]	@ 0x2e
 8014482:	3338      	adds	r3, #56	@ 0x38
 8014484:	443b      	add	r3, r7
 8014486:	2200      	movs	r2, #0
 8014488:	f803 2c24 	strb.w	r2, [r3, #-36]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = 0x00U;
 801448c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801448e:	1c5a      	adds	r2, r3, #1
 8014490:	85fa      	strh	r2, [r7, #46]	@ 0x2e
 8014492:	3338      	adds	r3, #56	@ 0x38
 8014494:	443b      	add	r3, r7
 8014496:	2200      	movs	r2, #0
 8014498:	f803 2c24 	strb.w	r2, [r3, #-36]

    /*load the timer  reload value*/
    dwTemp = (dwLoadValue & TMR_RELOAD_VALUE_MASK);
 801449c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801449e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80144a2:	62bb      	str	r3, [r7, #40]	@ 0x28
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = bTmrRelaodReg;
 80144a4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80144a6:	1c5a      	adds	r2, r3, #1
 80144a8:	85fa      	strh	r2, [r7, #46]	@ 0x2e
 80144aa:	3338      	adds	r3, #56	@ 0x38
 80144ac:	443b      	add	r3, r7
 80144ae:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 80144b2:	f803 2c24 	strb.w	r2, [r3, #-36]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = PHHAL_HW_PN5180_WRITE_MULTIPLE_TYPE_WRITE;
 80144b6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80144b8:	1c5a      	adds	r2, r3, #1
 80144ba:	85fa      	strh	r2, [r7, #46]	@ 0x2e
 80144bc:	3338      	adds	r3, #56	@ 0x38
 80144be:	443b      	add	r3, r7
 80144c0:	2201      	movs	r2, #1
 80144c2:	f803 2c24 	strb.w	r2, [r3, #-36]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp);
 80144c6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80144c8:	1c5a      	adds	r2, r3, #1
 80144ca:	85fa      	strh	r2, [r7, #46]	@ 0x2e
 80144cc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80144ce:	b2d2      	uxtb	r2, r2
 80144d0:	3338      	adds	r3, #56	@ 0x38
 80144d2:	443b      	add	r3, r7
 80144d4:	f803 2c24 	strb.w	r2, [r3, #-36]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>8U);
 80144d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80144da:	0a1a      	lsrs	r2, r3, #8
 80144dc:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80144de:	1c59      	adds	r1, r3, #1
 80144e0:	85f9      	strh	r1, [r7, #46]	@ 0x2e
 80144e2:	b2d2      	uxtb	r2, r2
 80144e4:	3338      	adds	r3, #56	@ 0x38
 80144e6:	443b      	add	r3, r7
 80144e8:	f803 2c24 	strb.w	r2, [r3, #-36]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>16U);
 80144ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80144ee:	0c1a      	lsrs	r2, r3, #16
 80144f0:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80144f2:	1c59      	adds	r1, r3, #1
 80144f4:	85f9      	strh	r1, [r7, #46]	@ 0x2e
 80144f6:	b2d2      	uxtb	r2, r2
 80144f8:	3338      	adds	r3, #56	@ 0x38
 80144fa:	443b      	add	r3, r7
 80144fc:	f803 2c24 	strb.w	r2, [r3, #-36]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>24U);
 8014500:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014502:	0e1a      	lsrs	r2, r3, #24
 8014504:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8014506:	1c59      	adds	r1, r3, #1
 8014508:	85f9      	strh	r1, [r7, #46]	@ 0x2e
 801450a:	b2d2      	uxtb	r2, r2
 801450c:	3338      	adds	r3, #56	@ 0x38
 801450e:	443b      	add	r3, r7
 8014510:	f803 2c24 	strb.w	r2, [r3, #-36]

    /* Timer MODE_SEL is defined by ePrescaler, 0x01U enables the timer */
    dwTemp = (dwStartCond | dwStopCond | wPrescaler | dwEnableMask );
 8014514:	687a      	ldr	r2, [r7, #4]
 8014516:	683b      	ldr	r3, [r7, #0]
 8014518:	431a      	orrs	r2, r3
 801451a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801451c:	4313      	orrs	r3, r2
 801451e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014520:	4313      	orrs	r3, r2
 8014522:	62bb      	str	r3, [r7, #40]	@ 0x28
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = bTmrConfigReg;
 8014524:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8014526:	1c5a      	adds	r2, r3, #1
 8014528:	85fa      	strh	r2, [r7, #46]	@ 0x2e
 801452a:	3338      	adds	r3, #56	@ 0x38
 801452c:	443b      	add	r3, r7
 801452e:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8014532:	f803 2c24 	strb.w	r2, [r3, #-36]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = PHHAL_HW_PN5180_WRITE_MULTIPLE_TYPE_WRITE;
 8014536:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8014538:	1c5a      	adds	r2, r3, #1
 801453a:	85fa      	strh	r2, [r7, #46]	@ 0x2e
 801453c:	3338      	adds	r3, #56	@ 0x38
 801453e:	443b      	add	r3, r7
 8014540:	2201      	movs	r2, #1
 8014542:	f803 2c24 	strb.w	r2, [r3, #-36]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp);
 8014546:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8014548:	1c5a      	adds	r2, r3, #1
 801454a:	85fa      	strh	r2, [r7, #46]	@ 0x2e
 801454c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801454e:	b2d2      	uxtb	r2, r2
 8014550:	3338      	adds	r3, #56	@ 0x38
 8014552:	443b      	add	r3, r7
 8014554:	f803 2c24 	strb.w	r2, [r3, #-36]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>8U);
 8014558:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801455a:	0a1a      	lsrs	r2, r3, #8
 801455c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801455e:	1c59      	adds	r1, r3, #1
 8014560:	85f9      	strh	r1, [r7, #46]	@ 0x2e
 8014562:	b2d2      	uxtb	r2, r2
 8014564:	3338      	adds	r3, #56	@ 0x38
 8014566:	443b      	add	r3, r7
 8014568:	f803 2c24 	strb.w	r2, [r3, #-36]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>16U);
 801456c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801456e:	0c1a      	lsrs	r2, r3, #16
 8014570:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8014572:	1c59      	adds	r1, r3, #1
 8014574:	85f9      	strh	r1, [r7, #46]	@ 0x2e
 8014576:	b2d2      	uxtb	r2, r2
 8014578:	3338      	adds	r3, #56	@ 0x38
 801457a:	443b      	add	r3, r7
 801457c:	f803 2c24 	strb.w	r2, [r3, #-36]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>>24U);
 8014580:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014582:	0e1a      	lsrs	r2, r3, #24
 8014584:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8014586:	1c59      	adds	r1, r3, #1
 8014588:	85f9      	strh	r1, [r7, #46]	@ 0x2e
 801458a:	b2d2      	uxtb	r2, r2
 801458c:	3338      	adds	r3, #56	@ 0x38
 801458e:	443b      	add	r3, r7
 8014590:	f803 2c24 	strb.w	r2, [r3, #-36]

    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterMultiple( pDataParams, wRegTypeValueSets, wSizeOfRegTypeValueSets));
 8014594:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8014596:	f107 0314 	add.w	r3, r7, #20
 801459a:	4619      	mov	r1, r3
 801459c:	68f8      	ldr	r0, [r7, #12]
 801459e:	f7fe ff9b 	bl	80134d8 <phhalHw_Pn5180_Instr_WriteRegisterMultiple>
 80145a2:	4603      	mov	r3, r0
 80145a4:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80145a6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80145a8:	2b00      	cmp	r3, #0
 80145aa:	d001      	beq.n	80145b0 <phhalHw_Pn5180_TimerStart+0x1da>
 80145ac:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80145ae:	e000      	b.n	80145b2 <phhalHw_Pn5180_TimerStart+0x1dc>

    return PH_ERR_SUCCESS;
 80145b0:	2300      	movs	r3, #0
}
 80145b2:	4618      	mov	r0, r3
 80145b4:	3738      	adds	r7, #56	@ 0x38
 80145b6:	46bd      	mov	sp, r7
 80145b8:	bd80      	pop	{r7, pc}
	...

080145bc <phhalHw_Pn5180_SetConfig_Int>:
phStatus_t phhalHw_Pn5180_SetConfig_Int(
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint16_t wConfig,
    uint16_t wValue
    )
{
 80145bc:	b580      	push	{r7, lr}
 80145be:	b088      	sub	sp, #32
 80145c0:	af00      	add	r7, sp, #0
 80145c2:	6078      	str	r0, [r7, #4]
 80145c4:	460b      	mov	r3, r1
 80145c6:	807b      	strh	r3, [r7, #2]
 80145c8:	4613      	mov	r3, r2
 80145ca:	803b      	strh	r3, [r7, #0]
    uint32_t    PH_MEMLOC_REM dwValue;
    uint8_t     PH_MEMLOC_BUF wRegTypeValueSets[12];
    uint16_t    PH_MEMLOC_REM wSizeOfRegTypeValueSets;
    uint32_t    PH_MEMLOC_REM dwTemp;

    switch(wConfig)
 80145cc:	887b      	ldrh	r3, [r7, #2]
 80145ce:	2b0c      	cmp	r3, #12
 80145d0:	f200 81ad 	bhi.w	801492e <phhalHw_Pn5180_SetConfig_Int+0x372>
 80145d4:	a201      	add	r2, pc, #4	@ (adr r2, 80145dc <phhalHw_Pn5180_SetConfig_Int+0x20>)
 80145d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80145da:	bf00      	nop
 80145dc:	08014611 	.word	0x08014611
 80145e0:	0801468b 	.word	0x0801468b
 80145e4:	080147cb 	.word	0x080147cb
 80145e8:	0801492f 	.word	0x0801492f
 80145ec:	0801492f 	.word	0x0801492f
 80145f0:	0801492f 	.word	0x0801492f
 80145f4:	0801492f 	.word	0x0801492f
 80145f8:	0801492f 	.word	0x0801492f
 80145fc:	0801492f 	.word	0x0801492f
 8014600:	0801492f 	.word	0x0801492f
 8014604:	0801492f 	.word	0x0801492f
 8014608:	0801492f 	.word	0x0801492f
 801460c:	08014909 	.word	0x08014909
    {
    case PHHAL_HW_CONFIG_PARITY:

        /* Tx-Parity,  Rx-Parity is OFF */
        if (wValue == PH_OFF)
 8014610:	883b      	ldrh	r3, [r7, #0]
 8014612:	2b00      	cmp	r3, #0
 8014614:	d11e      	bne.n	8014654 <phhalHw_Pn5180_SetConfig_Int+0x98>
        {
            dwValue = (uint32_t)~(uint32_t)TX_CONFIG_TX_PARITY_ENABLE_MASK;
 8014616:	f46f 6300 	mvn.w	r3, #2048	@ 0x800
 801461a:	617b      	str	r3, [r7, #20]
            /* Perform write */
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterAndMask(pDataParams, TX_CONFIG, dwValue));
 801461c:	697a      	ldr	r2, [r7, #20]
 801461e:	2118      	movs	r1, #24
 8014620:	6878      	ldr	r0, [r7, #4]
 8014622:	f7fe fee3 	bl	80133ec <phhalHw_Pn5180_Instr_WriteRegisterAndMask>
 8014626:	4603      	mov	r3, r0
 8014628:	837b      	strh	r3, [r7, #26]
 801462a:	8b7b      	ldrh	r3, [r7, #26]
 801462c:	2b00      	cmp	r3, #0
 801462e:	d001      	beq.n	8014634 <phhalHw_Pn5180_SetConfig_Int+0x78>
 8014630:	8b7b      	ldrh	r3, [r7, #26]
 8014632:	e187      	b.n	8014944 <phhalHw_Pn5180_SetConfig_Int+0x388>

            dwValue = (uint32_t)~(uint32_t)CRC_RX_CONFIG_RX_PARITY_ENABLE_MASK;
 8014634:	f46f 6380 	mvn.w	r3, #1024	@ 0x400
 8014638:	617b      	str	r3, [r7, #20]
            /* Perform write */
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterAndMask(pDataParams, CRC_RX_CONFIG, dwValue));
 801463a:	697a      	ldr	r2, [r7, #20]
 801463c:	2112      	movs	r1, #18
 801463e:	6878      	ldr	r0, [r7, #4]
 8014640:	f7fe fed4 	bl	80133ec <phhalHw_Pn5180_Instr_WriteRegisterAndMask>
 8014644:	4603      	mov	r3, r0
 8014646:	837b      	strh	r3, [r7, #26]
 8014648:	8b7b      	ldrh	r3, [r7, #26]
 801464a:	2b00      	cmp	r3, #0
 801464c:	f000 8172 	beq.w	8014934 <phhalHw_Pn5180_SetConfig_Int+0x378>
 8014650:	8b7b      	ldrh	r3, [r7, #26]
 8014652:	e177      	b.n	8014944 <phhalHw_Pn5180_SetConfig_Int+0x388>
        }
        else
        {
            /* Turn ON Tx-Parity */
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterOrMask(pDataParams, TX_CONFIG, TX_CONFIG_TX_PARITY_ENABLE_MASK));
 8014654:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8014658:	2118      	movs	r1, #24
 801465a:	6878      	ldr	r0, [r7, #4]
 801465c:	f7fe fe50 	bl	8013300 <phhalHw_Pn5180_Instr_WriteRegisterOrMask>
 8014660:	4603      	mov	r3, r0
 8014662:	837b      	strh	r3, [r7, #26]
 8014664:	8b7b      	ldrh	r3, [r7, #26]
 8014666:	2b00      	cmp	r3, #0
 8014668:	d001      	beq.n	801466e <phhalHw_Pn5180_SetConfig_Int+0xb2>
 801466a:	8b7b      	ldrh	r3, [r7, #26]
 801466c:	e16a      	b.n	8014944 <phhalHw_Pn5180_SetConfig_Int+0x388>

            /* Turn ON Rx-Parity */
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterOrMask(pDataParams, CRC_RX_CONFIG, CRC_RX_CONFIG_RX_PARITY_ENABLE_MASK));
 801466e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8014672:	2112      	movs	r1, #18
 8014674:	6878      	ldr	r0, [r7, #4]
 8014676:	f7fe fe43 	bl	8013300 <phhalHw_Pn5180_Instr_WriteRegisterOrMask>
 801467a:	4603      	mov	r3, r0
 801467c:	837b      	strh	r3, [r7, #26]
 801467e:	8b7b      	ldrh	r3, [r7, #26]
 8014680:	2b00      	cmp	r3, #0
 8014682:	f000 8157 	beq.w	8014934 <phhalHw_Pn5180_SetConfig_Int+0x378>
 8014686:	8b7b      	ldrh	r3, [r7, #26]
 8014688:	e15c      	b.n	8014944 <phhalHw_Pn5180_SetConfig_Int+0x388>

        break;

    case PHHAL_HW_CONFIG_TXCRC:

        if (wValue == PH_OFF)
 801468a:	883b      	ldrh	r3, [r7, #0]
 801468c:	2b00      	cmp	r3, #0
 801468e:	d10f      	bne.n	80146b0 <phhalHw_Pn5180_SetConfig_Int+0xf4>
        {
            /* CRC calculator, your services are not required */
            dwValue = (uint32_t)~(uint32_t)CRC_TX_CONFIG_TX_CRC_ENABLE_MASK;
 8014690:	f06f 0301 	mvn.w	r3, #1
 8014694:	617b      	str	r3, [r7, #20]

            /* Perform write */
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterAndMask(pDataParams, CRC_TX_CONFIG, dwValue));
 8014696:	697a      	ldr	r2, [r7, #20]
 8014698:	2119      	movs	r1, #25
 801469a:	6878      	ldr	r0, [r7, #4]
 801469c:	f7fe fea6 	bl	80133ec <phhalHw_Pn5180_Instr_WriteRegisterAndMask>
 80146a0:	4603      	mov	r3, r0
 80146a2:	837b      	strh	r3, [r7, #26]
 80146a4:	8b7b      	ldrh	r3, [r7, #26]
 80146a6:	2b00      	cmp	r3, #0
 80146a8:	f000 8146 	beq.w	8014938 <phhalHw_Pn5180_SetConfig_Int+0x37c>
 80146ac:	8b7b      	ldrh	r3, [r7, #26]
 80146ae:	e149      	b.n	8014944 <phhalHw_Pn5180_SetConfig_Int+0x388>
        }
        else
        {

            wSizeOfRegTypeValueSets = 0U;
 80146b0:	2300      	movs	r3, #0
 80146b2:	833b      	strh	r3, [r7, #24]

            /*Clear the Bits*/
            dwTemp = (uint32_t) ~( CRC_TX_CONFIG_TX_CRC_TYPE_MASK);
 80146b4:	f06f 0304 	mvn.w	r3, #4
 80146b8:	61fb      	str	r3, [r7, #28]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = CRC_TX_CONFIG;
 80146ba:	8b3b      	ldrh	r3, [r7, #24]
 80146bc:	1c5a      	adds	r2, r3, #1
 80146be:	833a      	strh	r2, [r7, #24]
 80146c0:	3320      	adds	r3, #32
 80146c2:	443b      	add	r3, r7
 80146c4:	2219      	movs	r2, #25
 80146c6:	f803 2c18 	strb.w	r2, [r3, #-24]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = PHHAL_HW_PN5180_WRITE_MULTIPLE_TYPE_WRITE_AND_MASK;
 80146ca:	8b3b      	ldrh	r3, [r7, #24]
 80146cc:	1c5a      	adds	r2, r3, #1
 80146ce:	833a      	strh	r2, [r7, #24]
 80146d0:	3320      	adds	r3, #32
 80146d2:	443b      	add	r3, r7
 80146d4:	2203      	movs	r2, #3
 80146d6:	f803 2c18 	strb.w	r2, [r3, #-24]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp);
 80146da:	8b3b      	ldrh	r3, [r7, #24]
 80146dc:	1c5a      	adds	r2, r3, #1
 80146de:	833a      	strh	r2, [r7, #24]
 80146e0:	69fa      	ldr	r2, [r7, #28]
 80146e2:	b2d2      	uxtb	r2, r2
 80146e4:	3320      	adds	r3, #32
 80146e6:	443b      	add	r3, r7
 80146e8:	f803 2c18 	strb.w	r2, [r3, #-24]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>> 8U);
 80146ec:	69fb      	ldr	r3, [r7, #28]
 80146ee:	0a1a      	lsrs	r2, r3, #8
 80146f0:	8b3b      	ldrh	r3, [r7, #24]
 80146f2:	1c59      	adds	r1, r3, #1
 80146f4:	8339      	strh	r1, [r7, #24]
 80146f6:	b2d2      	uxtb	r2, r2
 80146f8:	3320      	adds	r3, #32
 80146fa:	443b      	add	r3, r7
 80146fc:	f803 2c18 	strb.w	r2, [r3, #-24]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>> 16U);
 8014700:	69fb      	ldr	r3, [r7, #28]
 8014702:	0c1a      	lsrs	r2, r3, #16
 8014704:	8b3b      	ldrh	r3, [r7, #24]
 8014706:	1c59      	adds	r1, r3, #1
 8014708:	8339      	strh	r1, [r7, #24]
 801470a:	b2d2      	uxtb	r2, r2
 801470c:	3320      	adds	r3, #32
 801470e:	443b      	add	r3, r7
 8014710:	f803 2c18 	strb.w	r2, [r3, #-24]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>> 24U);
 8014714:	69fb      	ldr	r3, [r7, #28]
 8014716:	0e1a      	lsrs	r2, r3, #24
 8014718:	8b3b      	ldrh	r3, [r7, #24]
 801471a:	1c59      	adds	r1, r3, #1
 801471c:	8339      	strh	r1, [r7, #24]
 801471e:	b2d2      	uxtb	r2, r2
 8014720:	3320      	adds	r3, #32
 8014722:	443b      	add	r3, r7
 8014724:	f803 2c18 	strb.w	r2, [r3, #-24]

            /*Set the new value  */
            dwTemp = (uint32_t)(CRC_TX_CONFIG_TX_CRC_ENABLE_MASK);
 8014728:	2301      	movs	r3, #1
 801472a:	61fb      	str	r3, [r7, #28]
            /* If the card type is other than I18000p3m3, operate the CRC in 16-bit mode */
            if (pDataParams->bCardType == PHHAL_HW_CARDTYPE_I18000P3M3)
 801472c:	687b      	ldr	r3, [r7, #4]
 801472e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8014732:	2b06      	cmp	r3, #6
 8014734:	d103      	bne.n	801473e <phhalHw_Pn5180_SetConfig_Int+0x182>
            {
                /* Just set the bit for 5-bit mode operation */
                dwTemp |= (uint32_t)CRC_TX_CONFIG_TX_CRC_TYPE_MASK;
 8014736:	69fb      	ldr	r3, [r7, #28]
 8014738:	f043 0304 	orr.w	r3, r3, #4
 801473c:	61fb      	str	r3, [r7, #28]
            }

            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = CRC_TX_CONFIG;
 801473e:	8b3b      	ldrh	r3, [r7, #24]
 8014740:	1c5a      	adds	r2, r3, #1
 8014742:	833a      	strh	r2, [r7, #24]
 8014744:	3320      	adds	r3, #32
 8014746:	443b      	add	r3, r7
 8014748:	2219      	movs	r2, #25
 801474a:	f803 2c18 	strb.w	r2, [r3, #-24]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = PHHAL_HW_PN5180_WRITE_MULTIPLE_TYPE_WRITE_OR_MASK;
 801474e:	8b3b      	ldrh	r3, [r7, #24]
 8014750:	1c5a      	adds	r2, r3, #1
 8014752:	833a      	strh	r2, [r7, #24]
 8014754:	3320      	adds	r3, #32
 8014756:	443b      	add	r3, r7
 8014758:	2202      	movs	r2, #2
 801475a:	f803 2c18 	strb.w	r2, [r3, #-24]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp);
 801475e:	8b3b      	ldrh	r3, [r7, #24]
 8014760:	1c5a      	adds	r2, r3, #1
 8014762:	833a      	strh	r2, [r7, #24]
 8014764:	69fa      	ldr	r2, [r7, #28]
 8014766:	b2d2      	uxtb	r2, r2
 8014768:	3320      	adds	r3, #32
 801476a:	443b      	add	r3, r7
 801476c:	f803 2c18 	strb.w	r2, [r3, #-24]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>> 8U);
 8014770:	69fb      	ldr	r3, [r7, #28]
 8014772:	0a1a      	lsrs	r2, r3, #8
 8014774:	8b3b      	ldrh	r3, [r7, #24]
 8014776:	1c59      	adds	r1, r3, #1
 8014778:	8339      	strh	r1, [r7, #24]
 801477a:	b2d2      	uxtb	r2, r2
 801477c:	3320      	adds	r3, #32
 801477e:	443b      	add	r3, r7
 8014780:	f803 2c18 	strb.w	r2, [r3, #-24]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>> 16U);
 8014784:	69fb      	ldr	r3, [r7, #28]
 8014786:	0c1a      	lsrs	r2, r3, #16
 8014788:	8b3b      	ldrh	r3, [r7, #24]
 801478a:	1c59      	adds	r1, r3, #1
 801478c:	8339      	strh	r1, [r7, #24]
 801478e:	b2d2      	uxtb	r2, r2
 8014790:	3320      	adds	r3, #32
 8014792:	443b      	add	r3, r7
 8014794:	f803 2c18 	strb.w	r2, [r3, #-24]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>> 24U);
 8014798:	69fb      	ldr	r3, [r7, #28]
 801479a:	0e1a      	lsrs	r2, r3, #24
 801479c:	8b3b      	ldrh	r3, [r7, #24]
 801479e:	1c59      	adds	r1, r3, #1
 80147a0:	8339      	strh	r1, [r7, #24]
 80147a2:	b2d2      	uxtb	r2, r2
 80147a4:	3320      	adds	r3, #32
 80147a6:	443b      	add	r3, r7
 80147a8:	f803 2c18 	strb.w	r2, [r3, #-24]

            /*Send the array to the IC*/
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterMultiple(pDataParams,  wRegTypeValueSets, wSizeOfRegTypeValueSets));
 80147ac:	8b3a      	ldrh	r2, [r7, #24]
 80147ae:	f107 0308 	add.w	r3, r7, #8
 80147b2:	4619      	mov	r1, r3
 80147b4:	6878      	ldr	r0, [r7, #4]
 80147b6:	f7fe fe8f 	bl	80134d8 <phhalHw_Pn5180_Instr_WriteRegisterMultiple>
 80147ba:	4603      	mov	r3, r0
 80147bc:	837b      	strh	r3, [r7, #26]
 80147be:	8b7b      	ldrh	r3, [r7, #26]
 80147c0:	2b00      	cmp	r3, #0
 80147c2:	f000 80b9 	beq.w	8014938 <phhalHw_Pn5180_SetConfig_Int+0x37c>
 80147c6:	8b7b      	ldrh	r3, [r7, #26]
 80147c8:	e0bc      	b.n	8014944 <phhalHw_Pn5180_SetConfig_Int+0x388>
        }
        break;

    case PHHAL_HW_CONFIG_RXCRC:

        if (wValue == PH_OFF)
 80147ca:	883b      	ldrh	r3, [r7, #0]
 80147cc:	2b00      	cmp	r3, #0
 80147ce:	d10f      	bne.n	80147f0 <phhalHw_Pn5180_SetConfig_Int+0x234>
        {
            /* CRC calculator, your services are not required */
            dwValue = (uint32_t)~(uint32_t)CRC_RX_CONFIG_RX_CRC_ENABLE_MASK;
 80147d0:	f06f 0301 	mvn.w	r3, #1
 80147d4:	617b      	str	r3, [r7, #20]

            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterAndMask(pDataParams, CRC_RX_CONFIG, dwValue));
 80147d6:	697a      	ldr	r2, [r7, #20]
 80147d8:	2112      	movs	r1, #18
 80147da:	6878      	ldr	r0, [r7, #4]
 80147dc:	f7fe fe06 	bl	80133ec <phhalHw_Pn5180_Instr_WriteRegisterAndMask>
 80147e0:	4603      	mov	r3, r0
 80147e2:	837b      	strh	r3, [r7, #26]
 80147e4:	8b7b      	ldrh	r3, [r7, #26]
 80147e6:	2b00      	cmp	r3, #0
 80147e8:	f000 80a8 	beq.w	801493c <phhalHw_Pn5180_SetConfig_Int+0x380>
 80147ec:	8b7b      	ldrh	r3, [r7, #26]
 80147ee:	e0a9      	b.n	8014944 <phhalHw_Pn5180_SetConfig_Int+0x388>
        }
        else
        {

            wSizeOfRegTypeValueSets = 0U;
 80147f0:	2300      	movs	r3, #0
 80147f2:	833b      	strh	r3, [r7, #24]

            /*Clear the Bits */
            dwTemp = (uint32_t) ~( CRC_RX_CONFIG_RX_CRC_TYPE_MASK);
 80147f4:	f06f 0304 	mvn.w	r3, #4
 80147f8:	61fb      	str	r3, [r7, #28]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = CRC_RX_CONFIG;
 80147fa:	8b3b      	ldrh	r3, [r7, #24]
 80147fc:	1c5a      	adds	r2, r3, #1
 80147fe:	833a      	strh	r2, [r7, #24]
 8014800:	3320      	adds	r3, #32
 8014802:	443b      	add	r3, r7
 8014804:	2212      	movs	r2, #18
 8014806:	f803 2c18 	strb.w	r2, [r3, #-24]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = PHHAL_HW_PN5180_WRITE_MULTIPLE_TYPE_WRITE_AND_MASK;
 801480a:	8b3b      	ldrh	r3, [r7, #24]
 801480c:	1c5a      	adds	r2, r3, #1
 801480e:	833a      	strh	r2, [r7, #24]
 8014810:	3320      	adds	r3, #32
 8014812:	443b      	add	r3, r7
 8014814:	2203      	movs	r2, #3
 8014816:	f803 2c18 	strb.w	r2, [r3, #-24]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp);
 801481a:	8b3b      	ldrh	r3, [r7, #24]
 801481c:	1c5a      	adds	r2, r3, #1
 801481e:	833a      	strh	r2, [r7, #24]
 8014820:	69fa      	ldr	r2, [r7, #28]
 8014822:	b2d2      	uxtb	r2, r2
 8014824:	3320      	adds	r3, #32
 8014826:	443b      	add	r3, r7
 8014828:	f803 2c18 	strb.w	r2, [r3, #-24]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>> 8U);
 801482c:	69fb      	ldr	r3, [r7, #28]
 801482e:	0a1a      	lsrs	r2, r3, #8
 8014830:	8b3b      	ldrh	r3, [r7, #24]
 8014832:	1c59      	adds	r1, r3, #1
 8014834:	8339      	strh	r1, [r7, #24]
 8014836:	b2d2      	uxtb	r2, r2
 8014838:	3320      	adds	r3, #32
 801483a:	443b      	add	r3, r7
 801483c:	f803 2c18 	strb.w	r2, [r3, #-24]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>> 16U);
 8014840:	69fb      	ldr	r3, [r7, #28]
 8014842:	0c1a      	lsrs	r2, r3, #16
 8014844:	8b3b      	ldrh	r3, [r7, #24]
 8014846:	1c59      	adds	r1, r3, #1
 8014848:	8339      	strh	r1, [r7, #24]
 801484a:	b2d2      	uxtb	r2, r2
 801484c:	3320      	adds	r3, #32
 801484e:	443b      	add	r3, r7
 8014850:	f803 2c18 	strb.w	r2, [r3, #-24]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>> 24U);
 8014854:	69fb      	ldr	r3, [r7, #28]
 8014856:	0e1a      	lsrs	r2, r3, #24
 8014858:	8b3b      	ldrh	r3, [r7, #24]
 801485a:	1c59      	adds	r1, r3, #1
 801485c:	8339      	strh	r1, [r7, #24]
 801485e:	b2d2      	uxtb	r2, r2
 8014860:	3320      	adds	r3, #32
 8014862:	443b      	add	r3, r7
 8014864:	f803 2c18 	strb.w	r2, [r3, #-24]

            /*Set the new value  */
            dwTemp = (uint32_t)CRC_RX_CONFIG_RX_CRC_ENABLE_MASK;
 8014868:	2301      	movs	r3, #1
 801486a:	61fb      	str	r3, [r7, #28]
            /* If the card type is other than I18000p3m3, operate the CRC in 16-bit mode */
            if (pDataParams->bCardType == PHHAL_HW_CARDTYPE_I18000P3M3)
 801486c:	687b      	ldr	r3, [r7, #4]
 801486e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8014872:	2b06      	cmp	r3, #6
 8014874:	d103      	bne.n	801487e <phhalHw_Pn5180_SetConfig_Int+0x2c2>
            {
                /* Just set the bit for 5-bit mode operation */
                dwTemp |= (uint32_t)CRC_RX_CONFIG_RX_CRC_TYPE_MASK;
 8014876:	69fb      	ldr	r3, [r7, #28]
 8014878:	f043 0304 	orr.w	r3, r3, #4
 801487c:	61fb      	str	r3, [r7, #28]
            }

            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = CRC_RX_CONFIG;
 801487e:	8b3b      	ldrh	r3, [r7, #24]
 8014880:	1c5a      	adds	r2, r3, #1
 8014882:	833a      	strh	r2, [r7, #24]
 8014884:	3320      	adds	r3, #32
 8014886:	443b      	add	r3, r7
 8014888:	2212      	movs	r2, #18
 801488a:	f803 2c18 	strb.w	r2, [r3, #-24]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = PHHAL_HW_PN5180_WRITE_MULTIPLE_TYPE_WRITE_OR_MASK;
 801488e:	8b3b      	ldrh	r3, [r7, #24]
 8014890:	1c5a      	adds	r2, r3, #1
 8014892:	833a      	strh	r2, [r7, #24]
 8014894:	3320      	adds	r3, #32
 8014896:	443b      	add	r3, r7
 8014898:	2202      	movs	r2, #2
 801489a:	f803 2c18 	strb.w	r2, [r3, #-24]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp);
 801489e:	8b3b      	ldrh	r3, [r7, #24]
 80148a0:	1c5a      	adds	r2, r3, #1
 80148a2:	833a      	strh	r2, [r7, #24]
 80148a4:	69fa      	ldr	r2, [r7, #28]
 80148a6:	b2d2      	uxtb	r2, r2
 80148a8:	3320      	adds	r3, #32
 80148aa:	443b      	add	r3, r7
 80148ac:	f803 2c18 	strb.w	r2, [r3, #-24]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>> 8U);
 80148b0:	69fb      	ldr	r3, [r7, #28]
 80148b2:	0a1a      	lsrs	r2, r3, #8
 80148b4:	8b3b      	ldrh	r3, [r7, #24]
 80148b6:	1c59      	adds	r1, r3, #1
 80148b8:	8339      	strh	r1, [r7, #24]
 80148ba:	b2d2      	uxtb	r2, r2
 80148bc:	3320      	adds	r3, #32
 80148be:	443b      	add	r3, r7
 80148c0:	f803 2c18 	strb.w	r2, [r3, #-24]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>> 16U);
 80148c4:	69fb      	ldr	r3, [r7, #28]
 80148c6:	0c1a      	lsrs	r2, r3, #16
 80148c8:	8b3b      	ldrh	r3, [r7, #24]
 80148ca:	1c59      	adds	r1, r3, #1
 80148cc:	8339      	strh	r1, [r7, #24]
 80148ce:	b2d2      	uxtb	r2, r2
 80148d0:	3320      	adds	r3, #32
 80148d2:	443b      	add	r3, r7
 80148d4:	f803 2c18 	strb.w	r2, [r3, #-24]
            wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>> 24U);
 80148d8:	69fb      	ldr	r3, [r7, #28]
 80148da:	0e1a      	lsrs	r2, r3, #24
 80148dc:	8b3b      	ldrh	r3, [r7, #24]
 80148de:	1c59      	adds	r1, r3, #1
 80148e0:	8339      	strh	r1, [r7, #24]
 80148e2:	b2d2      	uxtb	r2, r2
 80148e4:	3320      	adds	r3, #32
 80148e6:	443b      	add	r3, r7
 80148e8:	f803 2c18 	strb.w	r2, [r3, #-24]

            /*Send the array to the IC*/
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterMultiple(pDataParams,  wRegTypeValueSets, wSizeOfRegTypeValueSets));
 80148ec:	8b3a      	ldrh	r2, [r7, #24]
 80148ee:	f107 0308 	add.w	r3, r7, #8
 80148f2:	4619      	mov	r1, r3
 80148f4:	6878      	ldr	r0, [r7, #4]
 80148f6:	f7fe fdef 	bl	80134d8 <phhalHw_Pn5180_Instr_WriteRegisterMultiple>
 80148fa:	4603      	mov	r3, r0
 80148fc:	837b      	strh	r3, [r7, #26]
 80148fe:	8b7b      	ldrh	r3, [r7, #26]
 8014900:	2b00      	cmp	r3, #0
 8014902:	d01b      	beq.n	801493c <phhalHw_Pn5180_SetConfig_Int+0x380>
 8014904:	8b7b      	ldrh	r3, [r7, #26]
 8014906:	e01d      	b.n	8014944 <phhalHw_Pn5180_SetConfig_Int+0x388>
        break;

    case PHHAL_HW_CONFIG_ASK100:

        /* switch off 100% ASK */
        if (wValue == PH_OFF)
 8014908:	883b      	ldrh	r3, [r7, #0]
 801490a:	2b00      	cmp	r3, #0
 801490c:	d102      	bne.n	8014914 <phhalHw_Pn5180_SetConfig_Int+0x358>
        {
            /* ASK 10  is not supported for all the combinations*/;
            return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_PARAMETER, PH_COMP_HAL);
 801490e:	f240 2323 	movw	r3, #547	@ 0x223
 8014912:	e017      	b.n	8014944 <phhalHw_Pn5180_SetConfig_Int+0x388>
        }
        /* switch on 100% ASK */
        else
        {
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterAndMask(pDataParams, ANA_RF_CONTROL_TX, ~(uint32_t)ANA_RF_CONTROL_TX_TX_RESIDUAL_CARRIER_MASK));
 8014914:	f46f 3278 	mvn.w	r2, #253952	@ 0x3e000
 8014918:	2120      	movs	r1, #32
 801491a:	6878      	ldr	r0, [r7, #4]
 801491c:	f7fe fd66 	bl	80133ec <phhalHw_Pn5180_Instr_WriteRegisterAndMask>
 8014920:	4603      	mov	r3, r0
 8014922:	837b      	strh	r3, [r7, #26]
 8014924:	8b7b      	ldrh	r3, [r7, #26]
 8014926:	2b00      	cmp	r3, #0
 8014928:	d00a      	beq.n	8014940 <phhalHw_Pn5180_SetConfig_Int+0x384>
 801492a:	8b7b      	ldrh	r3, [r7, #26]
 801492c:	e00a      	b.n	8014944 <phhalHw_Pn5180_SetConfig_Int+0x388>
        }

        break;

    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INTERNAL_ERROR, PH_COMP_HAL);
 801492e:	f240 237f 	movw	r3, #639	@ 0x27f
 8014932:	e007      	b.n	8014944 <phhalHw_Pn5180_SetConfig_Int+0x388>
        break;
 8014934:	bf00      	nop
 8014936:	e004      	b.n	8014942 <phhalHw_Pn5180_SetConfig_Int+0x386>
        break;
 8014938:	bf00      	nop
 801493a:	e002      	b.n	8014942 <phhalHw_Pn5180_SetConfig_Int+0x386>
        break;
 801493c:	bf00      	nop
 801493e:	e000      	b.n	8014942 <phhalHw_Pn5180_SetConfig_Int+0x386>
        break;
 8014940:	bf00      	nop
    }

    return PH_ERR_SUCCESS;
 8014942:	2300      	movs	r3, #0
}
 8014944:	4618      	mov	r0, r3
 8014946:	3720      	adds	r7, #32
 8014948:	46bd      	mov	sp, r7
 801494a:	bd80      	pop	{r7, pc}

0801494c <phhalHw_Pn5180_SetConfig_FelicaEmdReg>:

phStatus_t phhalHw_Pn5180_SetConfig_FelicaEmdReg(
    phhalHw_Pn5180_DataParams_t * pDataParams
    )
{
 801494c:	b580      	push	{r7, lr}
 801494e:	b084      	sub	sp, #16
 8014950:	af00      	add	r7, sp, #0
 8014952:	6078      	str	r0, [r7, #4]
    phStatus_t PH_MEMLOC_REM statusTmp;

    if (pDataParams->bOpeMode != RD_LIB_MODE_FELICA)
 8014954:	687b      	ldr	r3, [r7, #4]
 8014956:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 801495a:	2b04      	cmp	r3, #4
 801495c:	d00f      	beq.n	801497e <phhalHw_Pn5180_SetConfig_FelicaEmdReg+0x32>
    {
        /* Clear FeliCa EMD Control Register */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegister(pDataParams, FELICA_EMD_CONTROL, (uint32_t)0x0U));
 801495e:	2200      	movs	r2, #0
 8014960:	2143      	movs	r1, #67	@ 0x43
 8014962:	6878      	ldr	r0, [r7, #4]
 8014964:	f7fe fc56 	bl	8013214 <phhalHw_Pn5180_Instr_WriteRegister>
 8014968:	4603      	mov	r3, r0
 801496a:	81fb      	strh	r3, [r7, #14]
 801496c:	89fb      	ldrh	r3, [r7, #14]
 801496e:	2b00      	cmp	r3, #0
 8014970:	d001      	beq.n	8014976 <phhalHw_Pn5180_SetConfig_FelicaEmdReg+0x2a>
 8014972:	89fb      	ldrh	r3, [r7, #14]
 8014974:	e013      	b.n	801499e <phhalHw_Pn5180_SetConfig_FelicaEmdReg+0x52>
        /* Reset shadow register */
        pDataParams->dwFelicaEmdReg = (uint32_t)0x0U;
 8014976:	687b      	ldr	r3, [r7, #4]
 8014978:	2200      	movs	r2, #0
 801497a:	655a      	str	r2, [r3, #84]	@ 0x54
 801497c:	e00e      	b.n	801499c <phhalHw_Pn5180_SetConfig_FelicaEmdReg+0x50>
    }
    else
    {
        /* Configure FeliCa EMD Control Register with default value */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegister(pDataParams, FELICA_EMD_CONTROL, PHHAL_HW_PN5180_DEFAULT_FELICA_EMD_REGISTER));
 801497e:	4a0a      	ldr	r2, [pc, #40]	@ (80149a8 <phhalHw_Pn5180_SetConfig_FelicaEmdReg+0x5c>)
 8014980:	2143      	movs	r1, #67	@ 0x43
 8014982:	6878      	ldr	r0, [r7, #4]
 8014984:	f7fe fc46 	bl	8013214 <phhalHw_Pn5180_Instr_WriteRegister>
 8014988:	4603      	mov	r3, r0
 801498a:	81fb      	strh	r3, [r7, #14]
 801498c:	89fb      	ldrh	r3, [r7, #14]
 801498e:	2b00      	cmp	r3, #0
 8014990:	d001      	beq.n	8014996 <phhalHw_Pn5180_SetConfig_FelicaEmdReg+0x4a>
 8014992:	89fb      	ldrh	r3, [r7, #14]
 8014994:	e003      	b.n	801499e <phhalHw_Pn5180_SetConfig_FelicaEmdReg+0x52>
        /* Configure shadow register with default value */
        pDataParams->dwFelicaEmdReg = PHHAL_HW_PN5180_DEFAULT_FELICA_EMD_REGISTER;
 8014996:	687b      	ldr	r3, [r7, #4]
 8014998:	4a03      	ldr	r2, [pc, #12]	@ (80149a8 <phhalHw_Pn5180_SetConfig_FelicaEmdReg+0x5c>)
 801499a:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    return PH_ERR_SUCCESS;
 801499c:	2300      	movs	r3, #0
}
 801499e:	4618      	mov	r0, r3
 80149a0:	3710      	adds	r7, #16
 80149a2:	46bd      	mov	sp, r7
 80149a4:	bd80      	pop	{r7, pc}
 80149a6:	bf00      	nop
 80149a8:	00ff0019 	.word	0x00ff0019

080149ac <phhalHw_Pn5180_SetConfig_FelicaEmdRegBit>:
phStatus_t phhalHw_Pn5180_SetConfig_FelicaEmdRegBit(
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint16_t wValue,
    uint32_t dwMaskValue
    )
{
 80149ac:	b580      	push	{r7, lr}
 80149ae:	b086      	sub	sp, #24
 80149b0:	af00      	add	r7, sp, #0
 80149b2:	60f8      	str	r0, [r7, #12]
 80149b4:	460b      	mov	r3, r1
 80149b6:	607a      	str	r2, [r7, #4]
 80149b8:	817b      	strh	r3, [r7, #10]
    phStatus_t  PH_MEMLOC_REM statusTmp;

    if ((wValue != PH_ON) && (wValue != PH_OFF))
 80149ba:	897b      	ldrh	r3, [r7, #10]
 80149bc:	2b01      	cmp	r3, #1
 80149be:	d005      	beq.n	80149cc <phhalHw_Pn5180_SetConfig_FelicaEmdRegBit+0x20>
 80149c0:	897b      	ldrh	r3, [r7, #10]
 80149c2:	2b00      	cmp	r3, #0
 80149c4:	d002      	beq.n	80149cc <phhalHw_Pn5180_SetConfig_FelicaEmdRegBit+0x20>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 80149c6:	f240 2321 	movw	r3, #545	@ 0x221
 80149ca:	e037      	b.n	8014a3c <phhalHw_Pn5180_SetConfig_FelicaEmdRegBit+0x90>
    }

    if(wValue != PH_OFF)
 80149cc:	897b      	ldrh	r3, [r7, #10]
 80149ce:	2b00      	cmp	r3, #0
 80149d0:	d018      	beq.n	8014a04 <phhalHw_Pn5180_SetConfig_FelicaEmdRegBit+0x58>
    {
        if (!(pDataParams->dwFelicaEmdReg & dwMaskValue))
 80149d2:	68fb      	ldr	r3, [r7, #12]
 80149d4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80149d6:	687b      	ldr	r3, [r7, #4]
 80149d8:	4013      	ands	r3, r2
 80149da:	2b00      	cmp	r3, #0
 80149dc:	d12d      	bne.n	8014a3a <phhalHw_Pn5180_SetConfig_FelicaEmdRegBit+0x8e>
        {
            /* Update FELICA_EMD_CONTROL Register */
            PH_CHECK_SUCCESS_FCT(statusTmp,
 80149de:	687a      	ldr	r2, [r7, #4]
 80149e0:	2143      	movs	r1, #67	@ 0x43
 80149e2:	68f8      	ldr	r0, [r7, #12]
 80149e4:	f7fe fc8c 	bl	8013300 <phhalHw_Pn5180_Instr_WriteRegisterOrMask>
 80149e8:	4603      	mov	r3, r0
 80149ea:	82fb      	strh	r3, [r7, #22]
 80149ec:	8afb      	ldrh	r3, [r7, #22]
 80149ee:	2b00      	cmp	r3, #0
 80149f0:	d001      	beq.n	80149f6 <phhalHw_Pn5180_SetConfig_FelicaEmdRegBit+0x4a>
 80149f2:	8afb      	ldrh	r3, [r7, #22]
 80149f4:	e022      	b.n	8014a3c <phhalHw_Pn5180_SetConfig_FelicaEmdRegBit+0x90>
                phhalHw_Pn5180_Instr_WriteRegisterOrMask(pDataParams, FELICA_EMD_CONTROL, dwMaskValue));
            /* Update shadow register */
            pDataParams->dwFelicaEmdReg |= dwMaskValue;
 80149f6:	68fb      	ldr	r3, [r7, #12]
 80149f8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80149fa:	687b      	ldr	r3, [r7, #4]
 80149fc:	431a      	orrs	r2, r3
 80149fe:	68fb      	ldr	r3, [r7, #12]
 8014a00:	655a      	str	r2, [r3, #84]	@ 0x54
 8014a02:	e01a      	b.n	8014a3a <phhalHw_Pn5180_SetConfig_FelicaEmdRegBit+0x8e>
        }
    }
    else
    {
        if (pDataParams->dwFelicaEmdReg & dwMaskValue)
 8014a04:	68fb      	ldr	r3, [r7, #12]
 8014a06:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8014a08:	687b      	ldr	r3, [r7, #4]
 8014a0a:	4013      	ands	r3, r2
 8014a0c:	2b00      	cmp	r3, #0
 8014a0e:	d014      	beq.n	8014a3a <phhalHw_Pn5180_SetConfig_FelicaEmdRegBit+0x8e>
        {
            /* Update FELICA_EMD_CONTROL Register */
            PH_CHECK_SUCCESS_FCT(statusTmp,
 8014a10:	687b      	ldr	r3, [r7, #4]
 8014a12:	43db      	mvns	r3, r3
 8014a14:	461a      	mov	r2, r3
 8014a16:	2143      	movs	r1, #67	@ 0x43
 8014a18:	68f8      	ldr	r0, [r7, #12]
 8014a1a:	f7fe fce7 	bl	80133ec <phhalHw_Pn5180_Instr_WriteRegisterAndMask>
 8014a1e:	4603      	mov	r3, r0
 8014a20:	82fb      	strh	r3, [r7, #22]
 8014a22:	8afb      	ldrh	r3, [r7, #22]
 8014a24:	2b00      	cmp	r3, #0
 8014a26:	d001      	beq.n	8014a2c <phhalHw_Pn5180_SetConfig_FelicaEmdRegBit+0x80>
 8014a28:	8afb      	ldrh	r3, [r7, #22]
 8014a2a:	e007      	b.n	8014a3c <phhalHw_Pn5180_SetConfig_FelicaEmdRegBit+0x90>
                phhalHw_Pn5180_Instr_WriteRegisterAndMask(pDataParams, FELICA_EMD_CONTROL, (uint32_t)~dwMaskValue));
            /* Update shadow register */
            pDataParams->dwFelicaEmdReg &= (uint32_t)~dwMaskValue;
 8014a2c:	68fb      	ldr	r3, [r7, #12]
 8014a2e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8014a30:	687b      	ldr	r3, [r7, #4]
 8014a32:	43db      	mvns	r3, r3
 8014a34:	401a      	ands	r2, r3
 8014a36:	68fb      	ldr	r3, [r7, #12]
 8014a38:	655a      	str	r2, [r3, #84]	@ 0x54
        }
    }

    return PH_ERR_SUCCESS;
 8014a3a:	2300      	movs	r3, #0
}
 8014a3c:	4618      	mov	r0, r3
 8014a3e:	3718      	adds	r7, #24
 8014a40:	46bd      	mov	sp, r7
 8014a42:	bd80      	pop	{r7, pc}

08014a44 <phhalHw_Pn5180_SetConfig_FelicaEmdRegByte>:
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint16_t wValue,
    uint8_t bBytePos,
    uint32_t dwMaskValue
    )
{
 8014a44:	b580      	push	{r7, lr}
 8014a46:	b086      	sub	sp, #24
 8014a48:	af00      	add	r7, sp, #0
 8014a4a:	60f8      	str	r0, [r7, #12]
 8014a4c:	607b      	str	r3, [r7, #4]
 8014a4e:	460b      	mov	r3, r1
 8014a50:	817b      	strh	r3, [r7, #10]
 8014a52:	4613      	mov	r3, r2
 8014a54:	727b      	strb	r3, [r7, #9]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint32_t    PH_MEMLOC_REM dwValue;

    if (wValue & 0xFF00U)
 8014a56:	897b      	ldrh	r3, [r7, #10]
 8014a58:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8014a5c:	2b00      	cmp	r3, #0
 8014a5e:	d002      	beq.n	8014a66 <phhalHw_Pn5180_SetConfig_FelicaEmdRegByte+0x22>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8014a60:	f240 2321 	movw	r3, #545	@ 0x221
 8014a64:	e028      	b.n	8014ab8 <phhalHw_Pn5180_SetConfig_FelicaEmdRegByte+0x74>
    }

    if ((uint8_t)(pDataParams->dwFelicaEmdReg >> bBytePos) != (uint8_t)wValue)
 8014a66:	68fb      	ldr	r3, [r7, #12]
 8014a68:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8014a6a:	7a7b      	ldrb	r3, [r7, #9]
 8014a6c:	fa22 f303 	lsr.w	r3, r2, r3
 8014a70:	b2da      	uxtb	r2, r3
 8014a72:	897b      	ldrh	r3, [r7, #10]
 8014a74:	b2db      	uxtb	r3, r3
 8014a76:	429a      	cmp	r2, r3
 8014a78:	d01d      	beq.n	8014ab6 <phhalHw_Pn5180_SetConfig_FelicaEmdRegByte+0x72>
    {
        dwValue = pDataParams->dwFelicaEmdReg;
 8014a7a:	68fb      	ldr	r3, [r7, #12]
 8014a7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8014a7e:	617b      	str	r3, [r7, #20]
        dwValue &= ((uint32_t)~dwMaskValue);
 8014a80:	687b      	ldr	r3, [r7, #4]
 8014a82:	43db      	mvns	r3, r3
 8014a84:	697a      	ldr	r2, [r7, #20]
 8014a86:	4013      	ands	r3, r2
 8014a88:	617b      	str	r3, [r7, #20]
        dwValue |= ((uint32_t)wValue << bBytePos);
 8014a8a:	897a      	ldrh	r2, [r7, #10]
 8014a8c:	7a7b      	ldrb	r3, [r7, #9]
 8014a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8014a92:	697a      	ldr	r2, [r7, #20]
 8014a94:	4313      	orrs	r3, r2
 8014a96:	617b      	str	r3, [r7, #20]
        /* Update FELICA_EMD_CONTROL Register */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegister(pDataParams, FELICA_EMD_CONTROL, dwValue));
 8014a98:	697a      	ldr	r2, [r7, #20]
 8014a9a:	2143      	movs	r1, #67	@ 0x43
 8014a9c:	68f8      	ldr	r0, [r7, #12]
 8014a9e:	f7fe fbb9 	bl	8013214 <phhalHw_Pn5180_Instr_WriteRegister>
 8014aa2:	4603      	mov	r3, r0
 8014aa4:	827b      	strh	r3, [r7, #18]
 8014aa6:	8a7b      	ldrh	r3, [r7, #18]
 8014aa8:	2b00      	cmp	r3, #0
 8014aaa:	d001      	beq.n	8014ab0 <phhalHw_Pn5180_SetConfig_FelicaEmdRegByte+0x6c>
 8014aac:	8a7b      	ldrh	r3, [r7, #18]
 8014aae:	e003      	b.n	8014ab8 <phhalHw_Pn5180_SetConfig_FelicaEmdRegByte+0x74>
        /* Update shadow register */
        pDataParams->dwFelicaEmdReg = dwValue;
 8014ab0:	68fb      	ldr	r3, [r7, #12]
 8014ab2:	697a      	ldr	r2, [r7, #20]
 8014ab4:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    return PH_ERR_SUCCESS;
 8014ab6:	2300      	movs	r3, #0
}
 8014ab8:	4618      	mov	r0, r3
 8014aba:	3718      	adds	r7, #24
 8014abc:	46bd      	mov	sp, r7
 8014abe:	bd80      	pop	{r7, pc}

08014ac0 <phhalHw_Pn5180_SetCardMode>:
phStatus_t phhalHw_Pn5180_SetCardMode(
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint16_t wTxDataRate,
    uint16_t wRxDataRate,
    uint16_t wSubcarrier )
{
 8014ac0:	b580      	push	{r7, lr}
 8014ac2:	b086      	sub	sp, #24
 8014ac4:	af00      	add	r7, sp, #0
 8014ac6:	60f8      	str	r0, [r7, #12]
 8014ac8:	4608      	mov	r0, r1
 8014aca:	4611      	mov	r1, r2
 8014acc:	461a      	mov	r2, r3
 8014ace:	4603      	mov	r3, r0
 8014ad0:	817b      	strh	r3, [r7, #10]
 8014ad2:	460b      	mov	r3, r1
 8014ad4:	813b      	strh	r3, [r7, #8]
 8014ad6:	4613      	mov	r3, r2
 8014ad8:	80fb      	strh	r3, [r7, #6]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_MEMLOC_REM bTxConfig = 0U;
 8014ada:	2300      	movs	r3, #0
 8014adc:	75fb      	strb	r3, [r7, #23]
    uint8_t     PH_MEMLOC_REM bRxConfig = 0U;
 8014ade:	2300      	movs	r3, #0
 8014ae0:	75bb      	strb	r3, [r7, #22]

    if(pDataParams->wTargetMode == PH_OFF)
 8014ae2:	68fb      	ldr	r3, [r7, #12]
 8014ae4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8014ae6:	2b00      	cmp	r3, #0
 8014ae8:	d10f      	bne.n	8014b0a <phhalHw_Pn5180_SetCardMode+0x4a>
    {
        if(wTxDataRate == pDataParams->wCfgShadow[PHHAL_HW_CONFIG_TXDATARATE_FRAMING])
 8014aea:	68fb      	ldr	r3, [r7, #12]
 8014aec:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8014af0:	897a      	ldrh	r2, [r7, #10]
 8014af2:	429a      	cmp	r2, r3
 8014af4:	d101      	bne.n	8014afa <phhalHw_Pn5180_SetCardMode+0x3a>
        {
            wTxDataRate = PHHAL_HW_RF_DATARATE_NO_CHANGE;
 8014af6:	23ff      	movs	r3, #255	@ 0xff
 8014af8:	817b      	strh	r3, [r7, #10]
        }
        if(wRxDataRate == pDataParams->wCfgShadow[PHHAL_HW_CONFIG_RXDATARATE_FRAMING])
 8014afa:	68fb      	ldr	r3, [r7, #12]
 8014afc:	f8b3 306c 	ldrh.w	r3, [r3, #108]	@ 0x6c
 8014b00:	893a      	ldrh	r2, [r7, #8]
 8014b02:	429a      	cmp	r2, r3
 8014b04:	d101      	bne.n	8014b0a <phhalHw_Pn5180_SetCardMode+0x4a>
        {
            wRxDataRate = PHHAL_HW_RF_DATARATE_NO_CHANGE;
 8014b06:	23ff      	movs	r3, #255	@ 0xff
 8014b08:	813b      	strh	r3, [r7, #8]
        }
    }

    switch (pDataParams->bCardType)
 8014b0a:	68fb      	ldr	r3, [r7, #12]
 8014b0c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8014b10:	3b01      	subs	r3, #1
 8014b12:	2b09      	cmp	r3, #9
 8014b14:	f200 82a1 	bhi.w	801505a <phhalHw_Pn5180_SetCardMode+0x59a>
 8014b18:	a201      	add	r2, pc, #4	@ (adr r2, 8014b20 <phhalHw_Pn5180_SetCardMode+0x60>)
 8014b1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014b1e:	bf00      	nop
 8014b20:	08014b49 	.word	0x08014b49
 8014b24:	08014d11 	.word	0x08014d11
 8014b28:	08014db1 	.word	0x08014db1
 8014b2c:	08014ecd 	.word	0x08014ecd
 8014b30:	0801505b 	.word	0x0801505b
 8014b34:	08014f63 	.word	0x08014f63
 8014b38:	08014fe5 	.word	0x08014fe5
 8014b3c:	08014fe5 	.word	0x08014fe5
 8014b40:	08014fe5 	.word	0x08014fe5
 8014b44:	08014db1 	.word	0x08014db1
    {
    case PHHAL_HW_CARDTYPE_ISO14443A:

        /* Check if Target is activated and perform required change to switch BaudRate. */
        if (pDataParams->wTargetMode != PH_OFF)
 8014b48:	68fb      	ldr	r3, [r7, #12]
 8014b4a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8014b4c:	2b00      	cmp	r3, #0
 8014b4e:	f000 808e 	beq.w	8014c6e <phhalHw_Pn5180_SetCardMode+0x1ae>
        {
            if(pDataParams->bActiveMode == PH_OFF)
 8014b52:	68fb      	ldr	r3, [r7, #12]
 8014b54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8014b58:	2b00      	cmp	r3, #0
 8014b5a:	d14e      	bne.n	8014bfa <phhalHw_Pn5180_SetCardMode+0x13a>
            {
                switch (wTxDataRate)
 8014b5c:	897b      	ldrh	r3, [r7, #10]
 8014b5e:	2b03      	cmp	r3, #3
 8014b60:	dc0e      	bgt.n	8014b80 <phhalHw_Pn5180_SetCardMode+0xc0>
 8014b62:	2b00      	cmp	r3, #0
 8014b64:	db1e      	blt.n	8014ba4 <phhalHw_Pn5180_SetCardMode+0xe4>
 8014b66:	2b03      	cmp	r3, #3
 8014b68:	d81c      	bhi.n	8014ba4 <phhalHw_Pn5180_SetCardMode+0xe4>
 8014b6a:	a201      	add	r2, pc, #4	@ (adr r2, 8014b70 <phhalHw_Pn5180_SetCardMode+0xb0>)
 8014b6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014b70:	08014b87 	.word	0x08014b87
 8014b74:	08014b8d 	.word	0x08014b8d
 8014b78:	08014b93 	.word	0x08014b93
 8014b7c:	08014b99 	.word	0x08014b99
 8014b80:	2bff      	cmp	r3, #255	@ 0xff
 8014b82:	d00c      	beq.n	8014b9e <phhalHw_Pn5180_SetCardMode+0xde>
 8014b84:	e00e      	b.n	8014ba4 <phhalHw_Pn5180_SetCardMode+0xe4>
                {
                    case PHHAL_HW_RF_DATARATE_106:
                        bTxConfig = PHHAL_HW_PN5180_RF_TX_ISO14443A_PICC_106_MANCH_SUBC;
 8014b86:	2313      	movs	r3, #19
 8014b88:	75fb      	strb	r3, [r7, #23]
                        /*pTxRegisterSet = (const uint8_t*)gkphhalHw_Pn5180_I14443A_106;*/
                        break;
 8014b8a:	e00e      	b.n	8014baa <phhalHw_Pn5180_SetCardMode+0xea>
                    case PHHAL_HW_RF_DATARATE_212:
                        bTxConfig = PHHAL_HW_PN5180_RF_TX_ISO14443A_PICC_212_BPSK;
 8014b8c:	2314      	movs	r3, #20
 8014b8e:	75fb      	strb	r3, [r7, #23]
                        /*pTxRegisterSet = (const uint8_t*)gkphhalHw_Pn5180_I14443A_212;*/
                        break;
 8014b90:	e00b      	b.n	8014baa <phhalHw_Pn5180_SetCardMode+0xea>
                    case PHHAL_HW_RF_DATARATE_424:
                        bTxConfig = PHHAL_HW_PN5180_RF_TX_ISO14443A_PICC_424_BPSK;
 8014b92:	2315      	movs	r3, #21
 8014b94:	75fb      	strb	r3, [r7, #23]
                        /* pTxRegisterSet = (const uint8_t*)gkphhalHw_Pn5180_I14443A_424;*/
                        break;
 8014b96:	e008      	b.n	8014baa <phhalHw_Pn5180_SetCardMode+0xea>
                    case PHHAL_HW_RF_DATARATE_848:
                        bTxConfig = PHHAL_HW_PN5180_RF_TX_ISO14443A_PICC_848_BPSK;
 8014b98:	2316      	movs	r3, #22
 8014b9a:	75fb      	strb	r3, [r7, #23]
                        /* pTxRegisterSet = (const uint8_t*)gkphhalHw_Pn5180_I14443A_848;*/
                        break;
 8014b9c:	e005      	b.n	8014baa <phhalHw_Pn5180_SetCardMode+0xea>
                    case PHHAL_HW_RF_DATARATE_NO_CHANGE:
                        bTxConfig = PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX;
 8014b9e:	23ff      	movs	r3, #255	@ 0xff
 8014ba0:	75fb      	strb	r3, [r7, #23]
                        break;
 8014ba2:	e002      	b.n	8014baa <phhalHw_Pn5180_SetCardMode+0xea>
                    default:
                        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8014ba4:	f240 2321 	movw	r3, #545	@ 0x221
 8014ba8:	e27c      	b.n	80150a4 <phhalHw_Pn5180_SetCardMode+0x5e4>
                }

                switch (wRxDataRate)
 8014baa:	893b      	ldrh	r3, [r7, #8]
 8014bac:	2b03      	cmp	r3, #3
 8014bae:	dc0f      	bgt.n	8014bd0 <phhalHw_Pn5180_SetCardMode+0x110>
 8014bb0:	2b00      	cmp	r3, #0
 8014bb2:	db1f      	blt.n	8014bf4 <phhalHw_Pn5180_SetCardMode+0x134>
 8014bb4:	2b03      	cmp	r3, #3
 8014bb6:	d81d      	bhi.n	8014bf4 <phhalHw_Pn5180_SetCardMode+0x134>
 8014bb8:	a201      	add	r2, pc, #4	@ (adr r2, 8014bc0 <phhalHw_Pn5180_SetCardMode+0x100>)
 8014bba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014bbe:	bf00      	nop
 8014bc0:	08014bd7 	.word	0x08014bd7
 8014bc4:	08014bdd 	.word	0x08014bdd
 8014bc8:	08014be3 	.word	0x08014be3
 8014bcc:	08014be9 	.word	0x08014be9
 8014bd0:	2bff      	cmp	r3, #255	@ 0xff
 8014bd2:	d00c      	beq.n	8014bee <phhalHw_Pn5180_SetCardMode+0x12e>
 8014bd4:	e00e      	b.n	8014bf4 <phhalHw_Pn5180_SetCardMode+0x134>
                {
                    case PHHAL_HW_RF_DATARATE_106:
                        bRxConfig = PHHAL_HW_PN5180_RF_RX_ISO14443A_PICC_106_MILLER;
 8014bd6:	2393      	movs	r3, #147	@ 0x93
 8014bd8:	75bb      	strb	r3, [r7, #22]
                        /*pRxRegisterSet = (const uint8_t*)gkphhalHw_Pn5180_I14443A_106;*/
                        break;
 8014bda:	e098      	b.n	8014d0e <phhalHw_Pn5180_SetCardMode+0x24e>
                    case PHHAL_HW_RF_DATARATE_212:
                        bRxConfig = PHHAL_HW_PN5180_RF_RX_ISO14443A_PICC_212_MILLER;
 8014bdc:	2394      	movs	r3, #148	@ 0x94
 8014bde:	75bb      	strb	r3, [r7, #22]
                        /*pRxRegisterSet = (const uint8_t*)gkphhalHw_Pn5180_I14443A_212;*/
                        break;
 8014be0:	e095      	b.n	8014d0e <phhalHw_Pn5180_SetCardMode+0x24e>
                    case PHHAL_HW_RF_DATARATE_424:
                        bRxConfig = PHHAL_HW_PN5180_RF_RX_ISO14443A_PICC_424_MILLER;
 8014be2:	2395      	movs	r3, #149	@ 0x95
 8014be4:	75bb      	strb	r3, [r7, #22]
                        /* pRxRegisterSet = (const uint8_t*)gkphhalHw_Pn5180_I14443A_424;*/
                        break;
 8014be6:	e092      	b.n	8014d0e <phhalHw_Pn5180_SetCardMode+0x24e>
                    case PHHAL_HW_RF_DATARATE_848:
                        bRxConfig = PHHAL_HW_PN5180_RF_RX_ISO14443A_PICC_848_MILLER;
 8014be8:	2396      	movs	r3, #150	@ 0x96
 8014bea:	75bb      	strb	r3, [r7, #22]
                        /* pRxRegisterSet = (const uint8_t*)gkphhalHw_Pn5180_I14443A_848;*/
                        break;
 8014bec:	e08f      	b.n	8014d0e <phhalHw_Pn5180_SetCardMode+0x24e>
                    case PHHAL_HW_RF_DATARATE_NO_CHANGE:
                        bRxConfig = PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX;
 8014bee:	23ff      	movs	r3, #255	@ 0xff
 8014bf0:	75bb      	strb	r3, [r7, #22]
                        break;
 8014bf2:	e08c      	b.n	8014d0e <phhalHw_Pn5180_SetCardMode+0x24e>
                    default:
                        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8014bf4:	f240 2321 	movw	r3, #545	@ 0x221
 8014bf8:	e254      	b.n	80150a4 <phhalHw_Pn5180_SetCardMode+0x5e4>
                }
            }
            else
            {
                switch (wTxDataRate)
 8014bfa:	897b      	ldrh	r3, [r7, #10]
 8014bfc:	2bff      	cmp	r3, #255	@ 0xff
 8014bfe:	d013      	beq.n	8014c28 <phhalHw_Pn5180_SetCardMode+0x168>
 8014c00:	2bff      	cmp	r3, #255	@ 0xff
 8014c02:	dc14      	bgt.n	8014c2e <phhalHw_Pn5180_SetCardMode+0x16e>
 8014c04:	2b02      	cmp	r3, #2
 8014c06:	d00c      	beq.n	8014c22 <phhalHw_Pn5180_SetCardMode+0x162>
 8014c08:	2b02      	cmp	r3, #2
 8014c0a:	dc10      	bgt.n	8014c2e <phhalHw_Pn5180_SetCardMode+0x16e>
 8014c0c:	2b00      	cmp	r3, #0
 8014c0e:	d002      	beq.n	8014c16 <phhalHw_Pn5180_SetCardMode+0x156>
 8014c10:	2b01      	cmp	r3, #1
 8014c12:	d003      	beq.n	8014c1c <phhalHw_Pn5180_SetCardMode+0x15c>
 8014c14:	e00b      	b.n	8014c2e <phhalHw_Pn5180_SetCardMode+0x16e>
                {
                    case PHHAL_HW_RF_DATARATE_106:
                        bTxConfig = PHHAL_HW_PN5180_RF_TX_NFC_AT_106;
 8014c16:	2319      	movs	r3, #25
 8014c18:	75fb      	strb	r3, [r7, #23]
                        break;
 8014c1a:	e00b      	b.n	8014c34 <phhalHw_Pn5180_SetCardMode+0x174>
                    case PHHAL_HW_RF_DATARATE_212:
                        bTxConfig = PHHAL_HW_PN5180_RF_TX_NFC_AT_212;
 8014c1c:	231a      	movs	r3, #26
 8014c1e:	75fb      	strb	r3, [r7, #23]
                        break;
 8014c20:	e008      	b.n	8014c34 <phhalHw_Pn5180_SetCardMode+0x174>
                    case PHHAL_HW_RF_DATARATE_424:
                        bTxConfig = PHHAL_HW_PN5180_RF_TX_NFC_AT_424;
 8014c22:	231b      	movs	r3, #27
 8014c24:	75fb      	strb	r3, [r7, #23]
                        break;
 8014c26:	e005      	b.n	8014c34 <phhalHw_Pn5180_SetCardMode+0x174>
                    case PHHAL_HW_RF_DATARATE_NO_CHANGE:
                        bTxConfig = PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX;
 8014c28:	23ff      	movs	r3, #255	@ 0xff
 8014c2a:	75fb      	strb	r3, [r7, #23]
                        break;
 8014c2c:	e002      	b.n	8014c34 <phhalHw_Pn5180_SetCardMode+0x174>
                    default:
                        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8014c2e:	f240 2321 	movw	r3, #545	@ 0x221
 8014c32:	e237      	b.n	80150a4 <phhalHw_Pn5180_SetCardMode+0x5e4>
                }
                switch (wRxDataRate)
 8014c34:	893b      	ldrh	r3, [r7, #8]
 8014c36:	2bff      	cmp	r3, #255	@ 0xff
 8014c38:	d013      	beq.n	8014c62 <phhalHw_Pn5180_SetCardMode+0x1a2>
 8014c3a:	2bff      	cmp	r3, #255	@ 0xff
 8014c3c:	dc14      	bgt.n	8014c68 <phhalHw_Pn5180_SetCardMode+0x1a8>
 8014c3e:	2b02      	cmp	r3, #2
 8014c40:	d00c      	beq.n	8014c5c <phhalHw_Pn5180_SetCardMode+0x19c>
 8014c42:	2b02      	cmp	r3, #2
 8014c44:	dc10      	bgt.n	8014c68 <phhalHw_Pn5180_SetCardMode+0x1a8>
 8014c46:	2b00      	cmp	r3, #0
 8014c48:	d002      	beq.n	8014c50 <phhalHw_Pn5180_SetCardMode+0x190>
 8014c4a:	2b01      	cmp	r3, #1
 8014c4c:	d003      	beq.n	8014c56 <phhalHw_Pn5180_SetCardMode+0x196>
 8014c4e:	e00b      	b.n	8014c68 <phhalHw_Pn5180_SetCardMode+0x1a8>
                {
                    case PHHAL_HW_RF_DATARATE_106:
                        bRxConfig = PHHAL_HW_PN5180_RF_RX_NFC_AT_106;
 8014c50:	2399      	movs	r3, #153	@ 0x99
 8014c52:	75bb      	strb	r3, [r7, #22]
                        break;
 8014c54:	e05b      	b.n	8014d0e <phhalHw_Pn5180_SetCardMode+0x24e>
                    case PHHAL_HW_RF_DATARATE_212:
                        bRxConfig = PHHAL_HW_PN5180_RF_RX_NFC_AT_212;
 8014c56:	239a      	movs	r3, #154	@ 0x9a
 8014c58:	75bb      	strb	r3, [r7, #22]
                        break;
 8014c5a:	e058      	b.n	8014d0e <phhalHw_Pn5180_SetCardMode+0x24e>
                    case PHHAL_HW_RF_DATARATE_424:
                        bRxConfig = PHHAL_HW_PN5180_RF_RX_NFC_AT_424;
 8014c5c:	239b      	movs	r3, #155	@ 0x9b
 8014c5e:	75bb      	strb	r3, [r7, #22]
                        break;
 8014c60:	e055      	b.n	8014d0e <phhalHw_Pn5180_SetCardMode+0x24e>
                    case PHHAL_HW_RF_DATARATE_NO_CHANGE:
                        bRxConfig = PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX;
 8014c62:	23ff      	movs	r3, #255	@ 0xff
 8014c64:	75bb      	strb	r3, [r7, #22]
                        break;
 8014c66:	e052      	b.n	8014d0e <phhalHw_Pn5180_SetCardMode+0x24e>
                    default:
                        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8014c68:	f240 2321 	movw	r3, #545	@ 0x221
 8014c6c:	e21a      	b.n	80150a4 <phhalHw_Pn5180_SetCardMode+0x5e4>
            }

        }
        else
        {
            switch (wTxDataRate)
 8014c6e:	897b      	ldrh	r3, [r7, #10]
 8014c70:	2b03      	cmp	r3, #3
 8014c72:	dc0f      	bgt.n	8014c94 <phhalHw_Pn5180_SetCardMode+0x1d4>
 8014c74:	2b00      	cmp	r3, #0
 8014c76:	db1f      	blt.n	8014cb8 <phhalHw_Pn5180_SetCardMode+0x1f8>
 8014c78:	2b03      	cmp	r3, #3
 8014c7a:	d81d      	bhi.n	8014cb8 <phhalHw_Pn5180_SetCardMode+0x1f8>
 8014c7c:	a201      	add	r2, pc, #4	@ (adr r2, 8014c84 <phhalHw_Pn5180_SetCardMode+0x1c4>)
 8014c7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014c82:	bf00      	nop
 8014c84:	08014c9b 	.word	0x08014c9b
 8014c88:	08014ca1 	.word	0x08014ca1
 8014c8c:	08014ca7 	.word	0x08014ca7
 8014c90:	08014cad 	.word	0x08014cad
 8014c94:	2bff      	cmp	r3, #255	@ 0xff
 8014c96:	d00c      	beq.n	8014cb2 <phhalHw_Pn5180_SetCardMode+0x1f2>
 8014c98:	e00e      	b.n	8014cb8 <phhalHw_Pn5180_SetCardMode+0x1f8>
            {
                case PHHAL_HW_RF_DATARATE_106:
                    bTxConfig = PHHAL_HW_PN5180_RF_TX_ISO14443A_106_MILLER;
 8014c9a:	2300      	movs	r3, #0
 8014c9c:	75fb      	strb	r3, [r7, #23]
                    /*pTxRegisterSet = (const uint8_t*)gkphhalHw_Pn5180_I14443A_106;*/
                    break;
 8014c9e:	e00e      	b.n	8014cbe <phhalHw_Pn5180_SetCardMode+0x1fe>
                case PHHAL_HW_RF_DATARATE_212:
                    bTxConfig = PHHAL_HW_PN5180_RF_TX_ISO14443A_212_MILLER;
 8014ca0:	2301      	movs	r3, #1
 8014ca2:	75fb      	strb	r3, [r7, #23]
                    /*pTxRegisterSet = (const uint8_t*)gkphhalHw_Pn5180_I14443A_212;*/
                    break;
 8014ca4:	e00b      	b.n	8014cbe <phhalHw_Pn5180_SetCardMode+0x1fe>
                case PHHAL_HW_RF_DATARATE_424:
                    bTxConfig = PHHAL_HW_PN5180_RF_TX_ISO14443A_424_MILLER;
 8014ca6:	2302      	movs	r3, #2
 8014ca8:	75fb      	strb	r3, [r7, #23]
                    /* pTxRegisterSet = (const uint8_t*)gkphhalHw_Pn5180_I14443A_424;*/
                    break;
 8014caa:	e008      	b.n	8014cbe <phhalHw_Pn5180_SetCardMode+0x1fe>
                case PHHAL_HW_RF_DATARATE_848:
                    bTxConfig = PHHAL_HW_PN5180_RF_TX_ISO14443A_848_MILLER;
 8014cac:	2303      	movs	r3, #3
 8014cae:	75fb      	strb	r3, [r7, #23]
                    /* pTxRegisterSet = (const uint8_t*)gkphhalHw_Pn5180_I14443A_848;*/
                    break;
 8014cb0:	e005      	b.n	8014cbe <phhalHw_Pn5180_SetCardMode+0x1fe>
                case PHHAL_HW_RF_DATARATE_NO_CHANGE:
                    bTxConfig = PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX;
 8014cb2:	23ff      	movs	r3, #255	@ 0xff
 8014cb4:	75fb      	strb	r3, [r7, #23]
                    break;
 8014cb6:	e002      	b.n	8014cbe <phhalHw_Pn5180_SetCardMode+0x1fe>
                default:
                    return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8014cb8:	f240 2321 	movw	r3, #545	@ 0x221
 8014cbc:	e1f2      	b.n	80150a4 <phhalHw_Pn5180_SetCardMode+0x5e4>
            }
            switch (wRxDataRate)
 8014cbe:	893b      	ldrh	r3, [r7, #8]
 8014cc0:	2b03      	cmp	r3, #3
 8014cc2:	dc0f      	bgt.n	8014ce4 <phhalHw_Pn5180_SetCardMode+0x224>
 8014cc4:	2b00      	cmp	r3, #0
 8014cc6:	db1f      	blt.n	8014d08 <phhalHw_Pn5180_SetCardMode+0x248>
 8014cc8:	2b03      	cmp	r3, #3
 8014cca:	d81d      	bhi.n	8014d08 <phhalHw_Pn5180_SetCardMode+0x248>
 8014ccc:	a201      	add	r2, pc, #4	@ (adr r2, 8014cd4 <phhalHw_Pn5180_SetCardMode+0x214>)
 8014cce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014cd2:	bf00      	nop
 8014cd4:	08014ceb 	.word	0x08014ceb
 8014cd8:	08014cf1 	.word	0x08014cf1
 8014cdc:	08014cf7 	.word	0x08014cf7
 8014ce0:	08014cfd 	.word	0x08014cfd
 8014ce4:	2bff      	cmp	r3, #255	@ 0xff
 8014ce6:	d00c      	beq.n	8014d02 <phhalHw_Pn5180_SetCardMode+0x242>
 8014ce8:	e00e      	b.n	8014d08 <phhalHw_Pn5180_SetCardMode+0x248>
            {
                case PHHAL_HW_RF_DATARATE_106:
                    bRxConfig = PHHAL_HW_PN5180_RF_RX_ISO14443A_106_MANCH_SUBC;
 8014cea:	2380      	movs	r3, #128	@ 0x80
 8014cec:	75bb      	strb	r3, [r7, #22]
                    /*pRxRegisterSet = (const uint8_t*)gkphhalHw_Pn5180_I14443A_106;*/
                    break;
 8014cee:	e00e      	b.n	8014d0e <phhalHw_Pn5180_SetCardMode+0x24e>
                case PHHAL_HW_RF_DATARATE_212:
                    bRxConfig = PHHAL_HW_PN5180_RF_RX_ISO14443A_212_BPSK;
 8014cf0:	2381      	movs	r3, #129	@ 0x81
 8014cf2:	75bb      	strb	r3, [r7, #22]
                    /*pRxRegisterSet = (const uint8_t*)gkphhalHw_Pn5180_I14443A_212;*/
                    break;
 8014cf4:	e00b      	b.n	8014d0e <phhalHw_Pn5180_SetCardMode+0x24e>
                case PHHAL_HW_RF_DATARATE_424:
                    bRxConfig = PHHAL_HW_PN5180_RF_RX_ISO14443A_424_BPSK;
 8014cf6:	2382      	movs	r3, #130	@ 0x82
 8014cf8:	75bb      	strb	r3, [r7, #22]
                    /* pRxRegisterSet = (const uint8_t*)gkphhalHw_Pn5180_I14443A_424;*/
                    break;
 8014cfa:	e008      	b.n	8014d0e <phhalHw_Pn5180_SetCardMode+0x24e>
                case PHHAL_HW_RF_DATARATE_848:
                    bRxConfig = PHHAL_HW_PN5180_RF_RX_ISO14443A_848_BPSK;
 8014cfc:	2383      	movs	r3, #131	@ 0x83
 8014cfe:	75bb      	strb	r3, [r7, #22]
                    /* pRxRegisterSet = (const uint8_t*)gkphhalHw_Pn5180_I14443A_848;*/
                    break;
 8014d00:	e005      	b.n	8014d0e <phhalHw_Pn5180_SetCardMode+0x24e>
                case PHHAL_HW_RF_DATARATE_NO_CHANGE:
                    bRxConfig = PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX;
 8014d02:	23ff      	movs	r3, #255	@ 0xff
 8014d04:	75bb      	strb	r3, [r7, #22]
                    break;
 8014d06:	e002      	b.n	8014d0e <phhalHw_Pn5180_SetCardMode+0x24e>
                default:
                    return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8014d08:	f240 2321 	movw	r3, #545	@ 0x221
 8014d0c:	e1ca      	b.n	80150a4 <phhalHw_Pn5180_SetCardMode+0x5e4>
            }
        }
        break;
 8014d0e:	e1a7      	b.n	8015060 <phhalHw_Pn5180_SetCardMode+0x5a0>

    case PHHAL_HW_CARDTYPE_ISO14443B:

        switch (wTxDataRate)
 8014d10:	897b      	ldrh	r3, [r7, #10]
 8014d12:	2b03      	cmp	r3, #3
 8014d14:	dc0e      	bgt.n	8014d34 <phhalHw_Pn5180_SetCardMode+0x274>
 8014d16:	2b00      	cmp	r3, #0
 8014d18:	db1e      	blt.n	8014d58 <phhalHw_Pn5180_SetCardMode+0x298>
 8014d1a:	2b03      	cmp	r3, #3
 8014d1c:	d81c      	bhi.n	8014d58 <phhalHw_Pn5180_SetCardMode+0x298>
 8014d1e:	a201      	add	r2, pc, #4	@ (adr r2, 8014d24 <phhalHw_Pn5180_SetCardMode+0x264>)
 8014d20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014d24:	08014d3b 	.word	0x08014d3b
 8014d28:	08014d41 	.word	0x08014d41
 8014d2c:	08014d47 	.word	0x08014d47
 8014d30:	08014d4d 	.word	0x08014d4d
 8014d34:	2bff      	cmp	r3, #255	@ 0xff
 8014d36:	d00c      	beq.n	8014d52 <phhalHw_Pn5180_SetCardMode+0x292>
 8014d38:	e00e      	b.n	8014d58 <phhalHw_Pn5180_SetCardMode+0x298>
        {
            case PHHAL_HW_RF_DATARATE_106:
                bTxConfig = PHHAL_HW_PN5180_RF_TX_ISO14443B_106_NRZ;
 8014d3a:	2304      	movs	r3, #4
 8014d3c:	75fb      	strb	r3, [r7, #23]
                /* pTxRegisterSet = (const uint8_t*)gkphhalHw_Pn5180_I14443B_106;*/
                break;
 8014d3e:	e00e      	b.n	8014d5e <phhalHw_Pn5180_SetCardMode+0x29e>
            case PHHAL_HW_RF_DATARATE_212:
                bTxConfig = PHHAL_HW_PN5180_RF_TX_ISO14443B_212_NRZ;
 8014d40:	2305      	movs	r3, #5
 8014d42:	75fb      	strb	r3, [r7, #23]
                /* pTxRegisterSet = (const uint8_t*)gkphhalHw_Pn5180_I14443B_212;*/
                break;
 8014d44:	e00b      	b.n	8014d5e <phhalHw_Pn5180_SetCardMode+0x29e>
            case PHHAL_HW_RF_DATARATE_424:
                bTxConfig = PHHAL_HW_PN5180_RF_TX_ISO14443B_424_NRZ;
 8014d46:	2306      	movs	r3, #6
 8014d48:	75fb      	strb	r3, [r7, #23]
                /*pTxRegisterSet = (const uint8_t*)gkphhalHw_Pn5180_I14443B_424;*/
                break;
 8014d4a:	e008      	b.n	8014d5e <phhalHw_Pn5180_SetCardMode+0x29e>
            case PHHAL_HW_RF_DATARATE_848:
                bTxConfig = PHHAL_HW_PN5180_RF_TX_ISO14443B_848_NRZ;
 8014d4c:	2307      	movs	r3, #7
 8014d4e:	75fb      	strb	r3, [r7, #23]
                /*pTxRegisterSet = (const uint8_t*)gkphhalHw_Pn5180_I14443B_848;*/
                break;
 8014d50:	e005      	b.n	8014d5e <phhalHw_Pn5180_SetCardMode+0x29e>
            case PHHAL_HW_RF_DATARATE_NO_CHANGE:
                bTxConfig = PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX;
 8014d52:	23ff      	movs	r3, #255	@ 0xff
 8014d54:	75fb      	strb	r3, [r7, #23]
                break;
 8014d56:	e002      	b.n	8014d5e <phhalHw_Pn5180_SetCardMode+0x29e>
            default:
                return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8014d58:	f240 2321 	movw	r3, #545	@ 0x221
 8014d5c:	e1a2      	b.n	80150a4 <phhalHw_Pn5180_SetCardMode+0x5e4>
        }

        switch (wRxDataRate)
 8014d5e:	893b      	ldrh	r3, [r7, #8]
 8014d60:	2b03      	cmp	r3, #3
 8014d62:	dc0f      	bgt.n	8014d84 <phhalHw_Pn5180_SetCardMode+0x2c4>
 8014d64:	2b00      	cmp	r3, #0
 8014d66:	db1f      	blt.n	8014da8 <phhalHw_Pn5180_SetCardMode+0x2e8>
 8014d68:	2b03      	cmp	r3, #3
 8014d6a:	d81d      	bhi.n	8014da8 <phhalHw_Pn5180_SetCardMode+0x2e8>
 8014d6c:	a201      	add	r2, pc, #4	@ (adr r2, 8014d74 <phhalHw_Pn5180_SetCardMode+0x2b4>)
 8014d6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014d72:	bf00      	nop
 8014d74:	08014d8b 	.word	0x08014d8b
 8014d78:	08014d91 	.word	0x08014d91
 8014d7c:	08014d97 	.word	0x08014d97
 8014d80:	08014d9d 	.word	0x08014d9d
 8014d84:	2bff      	cmp	r3, #255	@ 0xff
 8014d86:	d00c      	beq.n	8014da2 <phhalHw_Pn5180_SetCardMode+0x2e2>
 8014d88:	e00e      	b.n	8014da8 <phhalHw_Pn5180_SetCardMode+0x2e8>
        {
            case PHHAL_HW_RF_DATARATE_106:
                bRxConfig = PHHAL_HW_PN5180_RF_RX_ISO14443B_106_BPSK;
 8014d8a:	2384      	movs	r3, #132	@ 0x84
 8014d8c:	75bb      	strb	r3, [r7, #22]
                /* pRxRegisterSet = (const uint8_t*)gkphhalHw_Pn5180_I14443B_106;*/
                break;
 8014d8e:	e00e      	b.n	8014dae <phhalHw_Pn5180_SetCardMode+0x2ee>
            case PHHAL_HW_RF_DATARATE_212:
                bRxConfig = PHHAL_HW_PN5180_RF_RX_ISO14443B_212_BPSK;
 8014d90:	2385      	movs	r3, #133	@ 0x85
 8014d92:	75bb      	strb	r3, [r7, #22]
                /*pRxRegisterSet = (const uint8_t*)gkphhalHw_Pn5180_I14443B_212;*/
                break;
 8014d94:	e00b      	b.n	8014dae <phhalHw_Pn5180_SetCardMode+0x2ee>
            case PHHAL_HW_RF_DATARATE_424:
                bRxConfig = PHHAL_HW_PN5180_RF_RX_ISO14443B_424_BPSK;
 8014d96:	2386      	movs	r3, #134	@ 0x86
 8014d98:	75bb      	strb	r3, [r7, #22]
                /* pRxRegisterSet = (const uint8_t*)gkphhalHw_Pn5180_I14443B_424;*/
                break;
 8014d9a:	e008      	b.n	8014dae <phhalHw_Pn5180_SetCardMode+0x2ee>
            case PHHAL_HW_RF_DATARATE_848:
                bRxConfig = PHHAL_HW_PN5180_RF_RX_ISO14443B_848_BPSK;
 8014d9c:	2387      	movs	r3, #135	@ 0x87
 8014d9e:	75bb      	strb	r3, [r7, #22]
                /*  pRxRegisterSet = (const uint8_t*)gkphhalHw_Pn5180_I14443B_848;*/
                break;
 8014da0:	e005      	b.n	8014dae <phhalHw_Pn5180_SetCardMode+0x2ee>
            case PHHAL_HW_RF_DATARATE_NO_CHANGE:
                bRxConfig = PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX;
 8014da2:	23ff      	movs	r3, #255	@ 0xff
 8014da4:	75bb      	strb	r3, [r7, #22]
                break;
 8014da6:	e002      	b.n	8014dae <phhalHw_Pn5180_SetCardMode+0x2ee>
            default:
                return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8014da8:	f240 2321 	movw	r3, #545	@ 0x221
 8014dac:	e17a      	b.n	80150a4 <phhalHw_Pn5180_SetCardMode+0x5e4>
        }
        break;
 8014dae:	e157      	b.n	8015060 <phhalHw_Pn5180_SetCardMode+0x5a0>

    case PHHAL_HW_CARDTYPE_FELICA_212:
    case PHHAL_HW_CARDTYPE_FELICA_424:

        if (pDataParams->wTargetMode != PH_OFF)
 8014db0:	68fb      	ldr	r3, [r7, #12]
 8014db2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8014db4:	2b00      	cmp	r3, #0
 8014db6:	d05c      	beq.n	8014e72 <phhalHw_Pn5180_SetCardMode+0x3b2>
        {
            if(pDataParams->bActiveMode == PH_OFF)
 8014db8:	68fb      	ldr	r3, [r7, #12]
 8014dba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8014dbe:	2b00      	cmp	r3, #0
 8014dc0:	d12b      	bne.n	8014e1a <phhalHw_Pn5180_SetCardMode+0x35a>
            {
                switch (wTxDataRate)
 8014dc2:	897b      	ldrh	r3, [r7, #10]
 8014dc4:	2bff      	cmp	r3, #255	@ 0xff
 8014dc6:	d00c      	beq.n	8014de2 <phhalHw_Pn5180_SetCardMode+0x322>
 8014dc8:	2bff      	cmp	r3, #255	@ 0xff
 8014dca:	dc0d      	bgt.n	8014de8 <phhalHw_Pn5180_SetCardMode+0x328>
 8014dcc:	2b01      	cmp	r3, #1
 8014dce:	d002      	beq.n	8014dd6 <phhalHw_Pn5180_SetCardMode+0x316>
 8014dd0:	2b02      	cmp	r3, #2
 8014dd2:	d003      	beq.n	8014ddc <phhalHw_Pn5180_SetCardMode+0x31c>
 8014dd4:	e008      	b.n	8014de8 <phhalHw_Pn5180_SetCardMode+0x328>
                {
                    case PHHAL_HW_RF_DATARATE_212:
                        bTxConfig = PHHAL_HW_PN5180_RF_TX_NFC_PT_212;
 8014dd6:	2317      	movs	r3, #23
 8014dd8:	75fb      	strb	r3, [r7, #23]
                        break;
 8014dda:	e008      	b.n	8014dee <phhalHw_Pn5180_SetCardMode+0x32e>

                    case PHHAL_HW_RF_DATARATE_424:
                        bTxConfig = PHHAL_HW_PN5180_RF_TX_NFC_PT_424;
 8014ddc:	2318      	movs	r3, #24
 8014dde:	75fb      	strb	r3, [r7, #23]
                        break;
 8014de0:	e005      	b.n	8014dee <phhalHw_Pn5180_SetCardMode+0x32e>
                    case PHHAL_HW_RF_DATARATE_NO_CHANGE:
                        bTxConfig = PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX;
 8014de2:	23ff      	movs	r3, #255	@ 0xff
 8014de4:	75fb      	strb	r3, [r7, #23]
                        break;
 8014de6:	e002      	b.n	8014dee <phhalHw_Pn5180_SetCardMode+0x32e>
                    default:
                        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8014de8:	f240 2321 	movw	r3, #545	@ 0x221
 8014dec:	e15a      	b.n	80150a4 <phhalHw_Pn5180_SetCardMode+0x5e4>
                }

                switch (wRxDataRate)
 8014dee:	893b      	ldrh	r3, [r7, #8]
 8014df0:	2bff      	cmp	r3, #255	@ 0xff
 8014df2:	d00c      	beq.n	8014e0e <phhalHw_Pn5180_SetCardMode+0x34e>
 8014df4:	2bff      	cmp	r3, #255	@ 0xff
 8014df6:	dc0d      	bgt.n	8014e14 <phhalHw_Pn5180_SetCardMode+0x354>
 8014df8:	2b01      	cmp	r3, #1
 8014dfa:	d002      	beq.n	8014e02 <phhalHw_Pn5180_SetCardMode+0x342>
 8014dfc:	2b02      	cmp	r3, #2
 8014dfe:	d003      	beq.n	8014e08 <phhalHw_Pn5180_SetCardMode+0x348>
 8014e00:	e008      	b.n	8014e14 <phhalHw_Pn5180_SetCardMode+0x354>
                {
                    case PHHAL_HW_RF_DATARATE_212:
                        bRxConfig = PHHAL_HW_PN5180_RF_RX_NFC_PT_212;
 8014e02:	2397      	movs	r3, #151	@ 0x97
 8014e04:	75bb      	strb	r3, [r7, #22]
                        break;
 8014e06:	e060      	b.n	8014eca <phhalHw_Pn5180_SetCardMode+0x40a>

                    case PHHAL_HW_RF_DATARATE_424:
                        bRxConfig = PHHAL_HW_PN5180_RF_RX_NFC_PT_424;
 8014e08:	2398      	movs	r3, #152	@ 0x98
 8014e0a:	75bb      	strb	r3, [r7, #22]
                        break;
 8014e0c:	e05d      	b.n	8014eca <phhalHw_Pn5180_SetCardMode+0x40a>
                    case PHHAL_HW_RF_DATARATE_NO_CHANGE:
                        bRxConfig = PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX;
 8014e0e:	23ff      	movs	r3, #255	@ 0xff
 8014e10:	75bb      	strb	r3, [r7, #22]
                        break;
 8014e12:	e05a      	b.n	8014eca <phhalHw_Pn5180_SetCardMode+0x40a>
                    default:
                        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8014e14:	f240 2321 	movw	r3, #545	@ 0x221
 8014e18:	e144      	b.n	80150a4 <phhalHw_Pn5180_SetCardMode+0x5e4>
                }
            }
            else
            {
                switch (wTxDataRate)
 8014e1a:	897b      	ldrh	r3, [r7, #10]
 8014e1c:	2bff      	cmp	r3, #255	@ 0xff
 8014e1e:	d00c      	beq.n	8014e3a <phhalHw_Pn5180_SetCardMode+0x37a>
 8014e20:	2bff      	cmp	r3, #255	@ 0xff
 8014e22:	dc0d      	bgt.n	8014e40 <phhalHw_Pn5180_SetCardMode+0x380>
 8014e24:	2b01      	cmp	r3, #1
 8014e26:	d002      	beq.n	8014e2e <phhalHw_Pn5180_SetCardMode+0x36e>
 8014e28:	2b02      	cmp	r3, #2
 8014e2a:	d003      	beq.n	8014e34 <phhalHw_Pn5180_SetCardMode+0x374>
 8014e2c:	e008      	b.n	8014e40 <phhalHw_Pn5180_SetCardMode+0x380>
                {
                    case PHHAL_HW_RF_DATARATE_212:
                        bTxConfig = PHHAL_HW_PN5180_RF_TX_NFC_AT_212;
 8014e2e:	231a      	movs	r3, #26
 8014e30:	75fb      	strb	r3, [r7, #23]
                        break;
 8014e32:	e008      	b.n	8014e46 <phhalHw_Pn5180_SetCardMode+0x386>
                    case PHHAL_HW_RF_DATARATE_424:
                        bTxConfig = PHHAL_HW_PN5180_RF_TX_NFC_AT_424;
 8014e34:	231b      	movs	r3, #27
 8014e36:	75fb      	strb	r3, [r7, #23]
                        break;
 8014e38:	e005      	b.n	8014e46 <phhalHw_Pn5180_SetCardMode+0x386>
                    case PHHAL_HW_RF_DATARATE_NO_CHANGE:
                        bTxConfig = PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX;
 8014e3a:	23ff      	movs	r3, #255	@ 0xff
 8014e3c:	75fb      	strb	r3, [r7, #23]
                        break;
 8014e3e:	e002      	b.n	8014e46 <phhalHw_Pn5180_SetCardMode+0x386>
                    default:
                        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8014e40:	f240 2321 	movw	r3, #545	@ 0x221
 8014e44:	e12e      	b.n	80150a4 <phhalHw_Pn5180_SetCardMode+0x5e4>
                }

                switch (wRxDataRate)
 8014e46:	893b      	ldrh	r3, [r7, #8]
 8014e48:	2bff      	cmp	r3, #255	@ 0xff
 8014e4a:	d00c      	beq.n	8014e66 <phhalHw_Pn5180_SetCardMode+0x3a6>
 8014e4c:	2bff      	cmp	r3, #255	@ 0xff
 8014e4e:	dc0d      	bgt.n	8014e6c <phhalHw_Pn5180_SetCardMode+0x3ac>
 8014e50:	2b01      	cmp	r3, #1
 8014e52:	d002      	beq.n	8014e5a <phhalHw_Pn5180_SetCardMode+0x39a>
 8014e54:	2b02      	cmp	r3, #2
 8014e56:	d003      	beq.n	8014e60 <phhalHw_Pn5180_SetCardMode+0x3a0>
 8014e58:	e008      	b.n	8014e6c <phhalHw_Pn5180_SetCardMode+0x3ac>
                {
                    case PHHAL_HW_RF_DATARATE_212:
                        bRxConfig = PHHAL_HW_PN5180_RF_RX_NFC_AT_212;
 8014e5a:	239a      	movs	r3, #154	@ 0x9a
 8014e5c:	75bb      	strb	r3, [r7, #22]
                        break;
 8014e5e:	e034      	b.n	8014eca <phhalHw_Pn5180_SetCardMode+0x40a>
                    case PHHAL_HW_RF_DATARATE_424:
                        bRxConfig = PHHAL_HW_PN5180_RF_RX_NFC_AT_424;
 8014e60:	239b      	movs	r3, #155	@ 0x9b
 8014e62:	75bb      	strb	r3, [r7, #22]
                        break;
 8014e64:	e031      	b.n	8014eca <phhalHw_Pn5180_SetCardMode+0x40a>
                    case PHHAL_HW_RF_DATARATE_NO_CHANGE:
                        bRxConfig = PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX;
 8014e66:	23ff      	movs	r3, #255	@ 0xff
 8014e68:	75bb      	strb	r3, [r7, #22]
                        break;
 8014e6a:	e02e      	b.n	8014eca <phhalHw_Pn5180_SetCardMode+0x40a>
                    default:
                        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8014e6c:	f240 2321 	movw	r3, #545	@ 0x221
 8014e70:	e118      	b.n	80150a4 <phhalHw_Pn5180_SetCardMode+0x5e4>
                }
            }
        }
        else
        {
            switch (wTxDataRate)
 8014e72:	897b      	ldrh	r3, [r7, #10]
 8014e74:	2bff      	cmp	r3, #255	@ 0xff
 8014e76:	d00c      	beq.n	8014e92 <phhalHw_Pn5180_SetCardMode+0x3d2>
 8014e78:	2bff      	cmp	r3, #255	@ 0xff
 8014e7a:	dc0d      	bgt.n	8014e98 <phhalHw_Pn5180_SetCardMode+0x3d8>
 8014e7c:	2b01      	cmp	r3, #1
 8014e7e:	d002      	beq.n	8014e86 <phhalHw_Pn5180_SetCardMode+0x3c6>
 8014e80:	2b02      	cmp	r3, #2
 8014e82:	d003      	beq.n	8014e8c <phhalHw_Pn5180_SetCardMode+0x3cc>
 8014e84:	e008      	b.n	8014e98 <phhalHw_Pn5180_SetCardMode+0x3d8>
            {
                case PHHAL_HW_RF_DATARATE_212:
                    bTxConfig = PHHAL_HW_PN5180_RF_TX_FELICA_212;
 8014e86:	2308      	movs	r3, #8
 8014e88:	75fb      	strb	r3, [r7, #23]
                    break;
 8014e8a:	e008      	b.n	8014e9e <phhalHw_Pn5180_SetCardMode+0x3de>

                case PHHAL_HW_RF_DATARATE_424:
                    bTxConfig = PHHAL_HW_PN5180_RF_TX_FELICA_424;
 8014e8c:	2309      	movs	r3, #9
 8014e8e:	75fb      	strb	r3, [r7, #23]
                    break;
 8014e90:	e005      	b.n	8014e9e <phhalHw_Pn5180_SetCardMode+0x3de>

                case PHHAL_HW_RF_DATARATE_NO_CHANGE:
                    bTxConfig = PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX;
 8014e92:	23ff      	movs	r3, #255	@ 0xff
 8014e94:	75fb      	strb	r3, [r7, #23]
                    break;
 8014e96:	e002      	b.n	8014e9e <phhalHw_Pn5180_SetCardMode+0x3de>

                default:
                    return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8014e98:	f240 2321 	movw	r3, #545	@ 0x221
 8014e9c:	e102      	b.n	80150a4 <phhalHw_Pn5180_SetCardMode+0x5e4>
            }

            switch (wRxDataRate)
 8014e9e:	893b      	ldrh	r3, [r7, #8]
 8014ea0:	2bff      	cmp	r3, #255	@ 0xff
 8014ea2:	d00c      	beq.n	8014ebe <phhalHw_Pn5180_SetCardMode+0x3fe>
 8014ea4:	2bff      	cmp	r3, #255	@ 0xff
 8014ea6:	dc0d      	bgt.n	8014ec4 <phhalHw_Pn5180_SetCardMode+0x404>
 8014ea8:	2b01      	cmp	r3, #1
 8014eaa:	d002      	beq.n	8014eb2 <phhalHw_Pn5180_SetCardMode+0x3f2>
 8014eac:	2b02      	cmp	r3, #2
 8014eae:	d003      	beq.n	8014eb8 <phhalHw_Pn5180_SetCardMode+0x3f8>
 8014eb0:	e008      	b.n	8014ec4 <phhalHw_Pn5180_SetCardMode+0x404>
            {
                case PHHAL_HW_RF_DATARATE_212:
                    bRxConfig = PHHAL_HW_PN5180_RF_RX_FELICA_212;
 8014eb2:	2388      	movs	r3, #136	@ 0x88
 8014eb4:	75bb      	strb	r3, [r7, #22]
                    break;
 8014eb6:	e008      	b.n	8014eca <phhalHw_Pn5180_SetCardMode+0x40a>

                case PHHAL_HW_RF_DATARATE_424:
                    bRxConfig = PHHAL_HW_PN5180_RF_RX_FELICA_424;
 8014eb8:	2389      	movs	r3, #137	@ 0x89
 8014eba:	75bb      	strb	r3, [r7, #22]
                    break;
 8014ebc:	e005      	b.n	8014eca <phhalHw_Pn5180_SetCardMode+0x40a>

                case PHHAL_HW_RF_DATARATE_NO_CHANGE:
                    bRxConfig = PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX;
 8014ebe:	23ff      	movs	r3, #255	@ 0xff
 8014ec0:	75bb      	strb	r3, [r7, #22]
                    break;
 8014ec2:	e002      	b.n	8014eca <phhalHw_Pn5180_SetCardMode+0x40a>

                default:
                    return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8014ec4:	f240 2321 	movw	r3, #545	@ 0x221
 8014ec8:	e0ec      	b.n	80150a4 <phhalHw_Pn5180_SetCardMode+0x5e4>
            }

        }
        break;
 8014eca:	e0c9      	b.n	8015060 <phhalHw_Pn5180_SetCardMode+0x5a0>

    case PHHAL_HW_CARDTYPE_ISO15693:

        switch (wTxDataRate)
 8014ecc:	897b      	ldrh	r3, [r7, #10]
 8014ece:	2b0b      	cmp	r3, #11
 8014ed0:	d002      	beq.n	8014ed8 <phhalHw_Pn5180_SetCardMode+0x418>
 8014ed2:	2bff      	cmp	r3, #255	@ 0xff
 8014ed4:	d003      	beq.n	8014ede <phhalHw_Pn5180_SetCardMode+0x41e>
 8014ed6:	e005      	b.n	8014ee4 <phhalHw_Pn5180_SetCardMode+0x424>
        {
            case PHHAL_HW_RF_TX_DATARATE_1_OUT_OF_4:
                bTxConfig = PHHAL_HW_PN5180_RF_TX_ISO15693_26_1OF4_ASK10;
 8014ed8:	230e      	movs	r3, #14
 8014eda:	75fb      	strb	r3, [r7, #23]
                break;
 8014edc:	e005      	b.n	8014eea <phhalHw_Pn5180_SetCardMode+0x42a>

            case PHHAL_HW_RF_DATARATE_NO_CHANGE:
                bTxConfig = PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX;
 8014ede:	23ff      	movs	r3, #255	@ 0xff
 8014ee0:	75fb      	strb	r3, [r7, #23]
                break;
 8014ee2:	e002      	b.n	8014eea <phhalHw_Pn5180_SetCardMode+0x42a>

            default:
                return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8014ee4:	f240 2321 	movw	r3, #545	@ 0x221
 8014ee8:	e0dc      	b.n	80150a4 <phhalHw_Pn5180_SetCardMode+0x5e4>
        }

        switch (wRxDataRate)
 8014eea:	893b      	ldrh	r3, [r7, #8]
 8014eec:	2b0f      	cmp	r3, #15
 8014eee:	dc25      	bgt.n	8014f3c <phhalHw_Pn5180_SetCardMode+0x47c>
 8014ef0:	2b00      	cmp	r3, #0
 8014ef2:	dd32      	ble.n	8014f5a <phhalHw_Pn5180_SetCardMode+0x49a>
 8014ef4:	3b01      	subs	r3, #1
 8014ef6:	2b0e      	cmp	r3, #14
 8014ef8:	d82f      	bhi.n	8014f5a <phhalHw_Pn5180_SetCardMode+0x49a>
 8014efa:	a201      	add	r2, pc, #4	@ (adr r2, 8014f00 <phhalHw_Pn5180_SetCardMode+0x440>)
 8014efc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014f00:	08014f4f 	.word	0x08014f4f
 8014f04:	08014f5b 	.word	0x08014f5b
 8014f08:	08014f5b 	.word	0x08014f5b
 8014f0c:	08014f5b 	.word	0x08014f5b
 8014f10:	08014f5b 	.word	0x08014f5b
 8014f14:	08014f5b 	.word	0x08014f5b
 8014f18:	08014f5b 	.word	0x08014f5b
 8014f1c:	08014f5b 	.word	0x08014f5b
 8014f20:	08014f5b 	.word	0x08014f5b
 8014f24:	08014f5b 	.word	0x08014f5b
 8014f28:	08014f5b 	.word	0x08014f5b
 8014f2c:	08014f4f 	.word	0x08014f4f
 8014f30:	08014f43 	.word	0x08014f43
 8014f34:	08014f4f 	.word	0x08014f4f
 8014f38:	08014f49 	.word	0x08014f49
 8014f3c:	2bff      	cmp	r3, #255	@ 0xff
 8014f3e:	d009      	beq.n	8014f54 <phhalHw_Pn5180_SetCardMode+0x494>
 8014f40:	e00b      	b.n	8014f5a <phhalHw_Pn5180_SetCardMode+0x49a>
        {
            case PHHAL_HW_RF_RX_DATARATE_HIGH:
                bRxConfig = PHHAL_HW_PN5180_RF_RX_ISO15693_26_1OF4_SC;
 8014f42:	238d      	movs	r3, #141	@ 0x8d
 8014f44:	75bb      	strb	r3, [r7, #22]
                break;
 8014f46:	e00b      	b.n	8014f60 <phhalHw_Pn5180_SetCardMode+0x4a0>

            case PHHAL_HW_RF_RX_DATARATE_FAST_HIGH:
                bRxConfig = PHHAL_HW_PN5180_RF_RX_ISO15693_53_1OF4_SC;
 8014f48:	238e      	movs	r3, #142	@ 0x8e
 8014f4a:	75bb      	strb	r3, [r7, #22]
                break;
 8014f4c:	e008      	b.n	8014f60 <phhalHw_Pn5180_SetCardMode+0x4a0>

            case PHHAL_HW_RF_RX_DATARATE_LOW:
            case PHHAL_HW_RF_RX_DATARATE_FAST_LOW:
            case PHHAL_HW_RF_DATARATE_212:
                return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_PARAMETER, PH_COMP_HAL);
 8014f4e:	f240 2323 	movw	r3, #547	@ 0x223
 8014f52:	e0a7      	b.n	80150a4 <phhalHw_Pn5180_SetCardMode+0x5e4>

            case PHHAL_HW_RF_DATARATE_NO_CHANGE:
                bRxConfig = PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX;
 8014f54:	23ff      	movs	r3, #255	@ 0xff
 8014f56:	75bb      	strb	r3, [r7, #22]
                break;
 8014f58:	e002      	b.n	8014f60 <phhalHw_Pn5180_SetCardMode+0x4a0>

            default:
                return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8014f5a:	f240 2321 	movw	r3, #545	@ 0x221
 8014f5e:	e0a1      	b.n	80150a4 <phhalHw_Pn5180_SetCardMode+0x5e4>
        }
        break;
 8014f60:	e07e      	b.n	8015060 <phhalHw_Pn5180_SetCardMode+0x5a0>

    case PHHAL_HW_CARDTYPE_I18000P3M3:

        switch (wTxDataRate)
 8014f62:	897b      	ldrh	r3, [r7, #10]
 8014f64:	2b11      	cmp	r3, #17
 8014f66:	d002      	beq.n	8014f6e <phhalHw_Pn5180_SetCardMode+0x4ae>
 8014f68:	2bff      	cmp	r3, #255	@ 0xff
 8014f6a:	d00c      	beq.n	8014f86 <phhalHw_Pn5180_SetCardMode+0x4c6>
 8014f6c:	e00e      	b.n	8014f8c <phhalHw_Pn5180_SetCardMode+0x4cc>
        {
            case PHHAL_HW_RF_TX_DATARATE_I18000P3M3:
                /* Subcarrier check */
                if ((wSubcarrier != PHHAL_HW_SUBCARRIER_DUAL) &&
 8014f6e:	88fb      	ldrh	r3, [r7, #6]
 8014f70:	2b01      	cmp	r3, #1
 8014f72:	d005      	beq.n	8014f80 <phhalHw_Pn5180_SetCardMode+0x4c0>
 8014f74:	88fb      	ldrh	r3, [r7, #6]
 8014f76:	2b02      	cmp	r3, #2
 8014f78:	d002      	beq.n	8014f80 <phhalHw_Pn5180_SetCardMode+0x4c0>
                    (wSubcarrier != PHHAL_HW_SUBCARRIER_QUAD))
                {
                    return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8014f7a:	f240 2321 	movw	r3, #545	@ 0x221
 8014f7e:	e091      	b.n	80150a4 <phhalHw_Pn5180_SetCardMode+0x5e4>
                }

                bTxConfig = PHHAL_HW_PN5180_RF_TX_ISO180003M3_TARI_9_44_ASK;
 8014f80:	2310      	movs	r3, #16
 8014f82:	75fb      	strb	r3, [r7, #23]
                break;
 8014f84:	e005      	b.n	8014f92 <phhalHw_Pn5180_SetCardMode+0x4d2>

            case PHHAL_HW_RF_DATARATE_NO_CHANGE:
                bTxConfig = PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX;
 8014f86:	23ff      	movs	r3, #255	@ 0xff
 8014f88:	75fb      	strb	r3, [r7, #23]
                break;
 8014f8a:	e002      	b.n	8014f92 <phhalHw_Pn5180_SetCardMode+0x4d2>

            default:
                return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8014f8c:	f240 2321 	movw	r3, #545	@ 0x221
 8014f90:	e088      	b.n	80150a4 <phhalHw_Pn5180_SetCardMode+0x5e4>
        }

        switch (wRxDataRate)
 8014f92:	893b      	ldrh	r3, [r7, #8]
 8014f94:	2b16      	cmp	r3, #22
 8014f96:	dc0f      	bgt.n	8014fb8 <phhalHw_Pn5180_SetCardMode+0x4f8>
 8014f98:	2b13      	cmp	r3, #19
 8014f9a:	db1f      	blt.n	8014fdc <phhalHw_Pn5180_SetCardMode+0x51c>
 8014f9c:	3b13      	subs	r3, #19
 8014f9e:	2b03      	cmp	r3, #3
 8014fa0:	d81c      	bhi.n	8014fdc <phhalHw_Pn5180_SetCardMode+0x51c>
 8014fa2:	a201      	add	r2, pc, #4	@ (adr r2, 8014fa8 <phhalHw_Pn5180_SetCardMode+0x4e8>)
 8014fa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014fa8:	08014fbf 	.word	0x08014fbf
 8014fac:	08014fcb 	.word	0x08014fcb
 8014fb0:	08014fc5 	.word	0x08014fc5
 8014fb4:	08014fd1 	.word	0x08014fd1
 8014fb8:	2bff      	cmp	r3, #255	@ 0xff
 8014fba:	d00c      	beq.n	8014fd6 <phhalHw_Pn5180_SetCardMode+0x516>
 8014fbc:	e00e      	b.n	8014fdc <phhalHw_Pn5180_SetCardMode+0x51c>
        {
            case PHHAL_HW_RX_I18000P3M3_FL_423_MAN2:
                bRxConfig = PHHAL_HW_PN5180_RF_RX_ISO180003M3_MANCH424_2_PERIOD;
 8014fbe:	2390      	movs	r3, #144	@ 0x90
 8014fc0:	75bb      	strb	r3, [r7, #22]
                break;
 8014fc2:	e00e      	b.n	8014fe2 <phhalHw_Pn5180_SetCardMode+0x522>
            case PHHAL_HW_RX_I18000P3M3_FL_423_MAN4:
                bRxConfig = PHHAL_HW_PN5180_RF_RX_ISO180003M3_MANCH424_4_PERIOD;
 8014fc4:	238f      	movs	r3, #143	@ 0x8f
 8014fc6:	75bb      	strb	r3, [r7, #22]
                break;
 8014fc8:	e00b      	b.n	8014fe2 <phhalHw_Pn5180_SetCardMode+0x522>
            case PHHAL_HW_RX_I18000P3M3_FL_847_MAN2:
                bRxConfig = PHHAL_HW_PN5180_RF_RX_ISO180003M3_MANCH848_2_PERIOD;
 8014fca:	2392      	movs	r3, #146	@ 0x92
 8014fcc:	75bb      	strb	r3, [r7, #22]
                break;
 8014fce:	e008      	b.n	8014fe2 <phhalHw_Pn5180_SetCardMode+0x522>
            case PHHAL_HW_RX_I18000P3M3_FL_847_MAN4:
                bRxConfig = PHHAL_HW_PN5180_RF_RX_ISO180003M3_MANCH848_4_PERIOD;
 8014fd0:	2391      	movs	r3, #145	@ 0x91
 8014fd2:	75bb      	strb	r3, [r7, #22]
                break;
 8014fd4:	e005      	b.n	8014fe2 <phhalHw_Pn5180_SetCardMode+0x522>
            case PHHAL_HW_RF_DATARATE_NO_CHANGE:
                bRxConfig = PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX;
 8014fd6:	23ff      	movs	r3, #255	@ 0xff
 8014fd8:	75bb      	strb	r3, [r7, #22]
                break;
 8014fda:	e002      	b.n	8014fe2 <phhalHw_Pn5180_SetCardMode+0x522>
            default:
                return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8014fdc:	f240 2321 	movw	r3, #545	@ 0x221
 8014fe0:	e060      	b.n	80150a4 <phhalHw_Pn5180_SetCardMode+0x5e4>
        }
        break;
 8014fe2:	e03d      	b.n	8015060 <phhalHw_Pn5180_SetCardMode+0x5a0>

    case PHHAL_HW_CARDTYPE_I18092M_ACTIVE_106:
    case PHHAL_HW_CARDTYPE_I18092M_ACTIVE_212:
    case PHHAL_HW_CARDTYPE_I18092M_ACTIVE_424:

        switch (wTxDataRate)
 8014fe4:	897b      	ldrh	r3, [r7, #10]
 8014fe6:	2bff      	cmp	r3, #255	@ 0xff
 8014fe8:	d013      	beq.n	8015012 <phhalHw_Pn5180_SetCardMode+0x552>
 8014fea:	2bff      	cmp	r3, #255	@ 0xff
 8014fec:	dc14      	bgt.n	8015018 <phhalHw_Pn5180_SetCardMode+0x558>
 8014fee:	2b02      	cmp	r3, #2
 8014ff0:	d00c      	beq.n	801500c <phhalHw_Pn5180_SetCardMode+0x54c>
 8014ff2:	2b02      	cmp	r3, #2
 8014ff4:	dc10      	bgt.n	8015018 <phhalHw_Pn5180_SetCardMode+0x558>
 8014ff6:	2b00      	cmp	r3, #0
 8014ff8:	d002      	beq.n	8015000 <phhalHw_Pn5180_SetCardMode+0x540>
 8014ffa:	2b01      	cmp	r3, #1
 8014ffc:	d003      	beq.n	8015006 <phhalHw_Pn5180_SetCardMode+0x546>
 8014ffe:	e00b      	b.n	8015018 <phhalHw_Pn5180_SetCardMode+0x558>
        {
            case PHHAL_HW_RF_DATARATE_106:
                bTxConfig = PHHAL_HW_PN5180_RF_TX_NFC_AI_106_106;
 8015000:	230a      	movs	r3, #10
 8015002:	75fb      	strb	r3, [r7, #23]
                break;
 8015004:	e00b      	b.n	801501e <phhalHw_Pn5180_SetCardMode+0x55e>

            case PHHAL_HW_RF_DATARATE_212:
                bTxConfig = PHHAL_HW_PN5180_RF_TX_NFC_AI_212_212;
 8015006:	230b      	movs	r3, #11
 8015008:	75fb      	strb	r3, [r7, #23]
            break;
 801500a:	e008      	b.n	801501e <phhalHw_Pn5180_SetCardMode+0x55e>

            case PHHAL_HW_RF_DATARATE_424:
                bTxConfig = PHHAL_HW_PN5180_RF_TX_NFC_AI_424_424;
 801500c:	230c      	movs	r3, #12
 801500e:	75fb      	strb	r3, [r7, #23]
                break;
 8015010:	e005      	b.n	801501e <phhalHw_Pn5180_SetCardMode+0x55e>

            case PHHAL_HW_RF_DATARATE_NO_CHANGE:
                bTxConfig = PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX;
 8015012:	23ff      	movs	r3, #255	@ 0xff
 8015014:	75fb      	strb	r3, [r7, #23]
                break;
 8015016:	e002      	b.n	801501e <phhalHw_Pn5180_SetCardMode+0x55e>

            default:
                return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8015018:	f240 2321 	movw	r3, #545	@ 0x221
 801501c:	e042      	b.n	80150a4 <phhalHw_Pn5180_SetCardMode+0x5e4>
        }

        switch (wRxDataRate)
 801501e:	893b      	ldrh	r3, [r7, #8]
 8015020:	2bff      	cmp	r3, #255	@ 0xff
 8015022:	d013      	beq.n	801504c <phhalHw_Pn5180_SetCardMode+0x58c>
 8015024:	2bff      	cmp	r3, #255	@ 0xff
 8015026:	dc14      	bgt.n	8015052 <phhalHw_Pn5180_SetCardMode+0x592>
 8015028:	2b02      	cmp	r3, #2
 801502a:	d00c      	beq.n	8015046 <phhalHw_Pn5180_SetCardMode+0x586>
 801502c:	2b02      	cmp	r3, #2
 801502e:	dc10      	bgt.n	8015052 <phhalHw_Pn5180_SetCardMode+0x592>
 8015030:	2b00      	cmp	r3, #0
 8015032:	d002      	beq.n	801503a <phhalHw_Pn5180_SetCardMode+0x57a>
 8015034:	2b01      	cmp	r3, #1
 8015036:	d003      	beq.n	8015040 <phhalHw_Pn5180_SetCardMode+0x580>
 8015038:	e00b      	b.n	8015052 <phhalHw_Pn5180_SetCardMode+0x592>
        {
            case PHHAL_HW_RF_DATARATE_106:
                bRxConfig = PHHAL_HW_PN5180_RF_RX_NFC_AI_106;
 801503a:	238a      	movs	r3, #138	@ 0x8a
 801503c:	75bb      	strb	r3, [r7, #22]
                break;
 801503e:	e00b      	b.n	8015058 <phhalHw_Pn5180_SetCardMode+0x598>

            case PHHAL_HW_RF_DATARATE_212:
                bRxConfig = PHHAL_HW_PN5180_RF_RX_NFC_AI_212;
 8015040:	238b      	movs	r3, #139	@ 0x8b
 8015042:	75bb      	strb	r3, [r7, #22]
            break;
 8015044:	e008      	b.n	8015058 <phhalHw_Pn5180_SetCardMode+0x598>

            case PHHAL_HW_RF_DATARATE_424:
                bRxConfig = PHHAL_HW_PN5180_RF_RX_NFC_AI_424;
 8015046:	238c      	movs	r3, #140	@ 0x8c
 8015048:	75bb      	strb	r3, [r7, #22]
                break;
 801504a:	e005      	b.n	8015058 <phhalHw_Pn5180_SetCardMode+0x598>

            case PHHAL_HW_RF_DATARATE_NO_CHANGE:
                bRxConfig = PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX;
 801504c:	23ff      	movs	r3, #255	@ 0xff
 801504e:	75bb      	strb	r3, [r7, #22]
                break;
 8015050:	e002      	b.n	8015058 <phhalHw_Pn5180_SetCardMode+0x598>

            default:
                return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 8015052:	f240 2321 	movw	r3, #545	@ 0x221
 8015056:	e025      	b.n	80150a4 <phhalHw_Pn5180_SetCardMode+0x5e4>
        }

        break;
 8015058:	e002      	b.n	8015060 <phhalHw_Pn5180_SetCardMode+0x5a0>

    case PHHAL_HW_CARDTYPE_ICODEEPCUID:
    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 801505a:	f240 2321 	movw	r3, #545	@ 0x221
 801505e:	e021      	b.n	80150a4 <phhalHw_Pn5180_SetCardMode+0x5e4>
    }

    if((PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX != bTxConfig) || (PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX != bRxConfig))
 8015060:	7dfb      	ldrb	r3, [r7, #23]
 8015062:	2bff      	cmp	r3, #255	@ 0xff
 8015064:	d102      	bne.n	801506c <phhalHw_Pn5180_SetCardMode+0x5ac>
 8015066:	7dbb      	ldrb	r3, [r7, #22]
 8015068:	2bff      	cmp	r3, #255	@ 0xff
 801506a:	d00c      	beq.n	8015086 <phhalHw_Pn5180_SetCardMode+0x5c6>
    {
        PH_CHECK_SUCCESS_FCT(statusTmp,
 801506c:	7dba      	ldrb	r2, [r7, #22]
 801506e:	7dfb      	ldrb	r3, [r7, #23]
 8015070:	4619      	mov	r1, r3
 8015072:	68f8      	ldr	r0, [r7, #12]
 8015074:	f7fe ffc8 	bl	8014008 <phhalHw_Pn5180_Instr_LoadRfConfiguration>
 8015078:	4603      	mov	r3, r0
 801507a:	82bb      	strh	r3, [r7, #20]
 801507c:	8abb      	ldrh	r3, [r7, #20]
 801507e:	2b00      	cmp	r3, #0
 8015080:	d001      	beq.n	8015086 <phhalHw_Pn5180_SetCardMode+0x5c6>
 8015082:	8abb      	ldrh	r3, [r7, #20]
 8015084:	e00e      	b.n	80150a4 <phhalHw_Pn5180_SetCardMode+0x5e4>
            (uint8_t) bTxConfig,
            (uint8_t) bRxConfig ));
    }

    /* If Datarate is changed, then Update Data-rate in shadow for parity setting */
    if(wTxDataRate != PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX)
 8015086:	897b      	ldrh	r3, [r7, #10]
 8015088:	2bff      	cmp	r3, #255	@ 0xff
 801508a:	d003      	beq.n	8015094 <phhalHw_Pn5180_SetCardMode+0x5d4>
    {
        pDataParams->wCfgShadow[PHHAL_HW_CONFIG_TXDATARATE_FRAMING] = wTxDataRate;
 801508c:	68fb      	ldr	r3, [r7, #12]
 801508e:	897a      	ldrh	r2, [r7, #10]
 8015090:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    }
    if(wRxDataRate != PHHAL_HW_PN5180_CURRENT_RF_CONFIGURATION_INDEX)
 8015094:	893b      	ldrh	r3, [r7, #8]
 8015096:	2bff      	cmp	r3, #255	@ 0xff
 8015098:	d003      	beq.n	80150a2 <phhalHw_Pn5180_SetCardMode+0x5e2>
    {
        pDataParams->wCfgShadow[PHHAL_HW_CONFIG_RXDATARATE_FRAMING] = wRxDataRate;
 801509a:	68fb      	ldr	r3, [r7, #12]
 801509c:	893a      	ldrh	r2, [r7, #8]
 801509e:	f8a3 206c 	strh.w	r2, [r3, #108]	@ 0x6c
    }

    return PH_ERR_SUCCESS;
 80150a2:	2300      	movs	r3, #0
}
 80150a4:	4618      	mov	r0, r3
 80150a6:	3718      	adds	r7, #24
 80150a8:	46bd      	mov	sp, r7
 80150aa:	bd80      	pop	{r7, pc}

080150ac <phhalHw_Pn5180_SetTmo>:
phStatus_t phhalHw_Pn5180_SetTmo(
    phhalHw_Pn5180_DataParams_t *pDataParams,
    uint16_t wTimeout,
    uint8_t  bUnit
    )
{
 80150ac:	b580      	push	{r7, lr}
 80150ae:	b088      	sub	sp, #32
 80150b0:	af02      	add	r7, sp, #8
 80150b2:	6078      	str	r0, [r7, #4]
 80150b4:	460b      	mov	r3, r1
 80150b6:	807b      	strh	r3, [r7, #2]
 80150b8:	4613      	mov	r3, r2
 80150ba:	707b      	strb	r3, [r7, #1]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint32_t    PH_MEMLOC_REM wPrescaler;
    uint32_t    PH_MEMLOC_REM dwLoadValue;
    uint16_t    PH_MEMLOC_REM wUDigitalDelay;

    wUDigitalDelay = 0U;
 80150bc:	2300      	movs	r3, #0
 80150be:	81bb      	strh	r3, [r7, #12]
    /* Parameter check */
    if ((bUnit != PHHAL_HW_TIME_MICROSECONDS) && (bUnit != PHHAL_HW_TIME_MILLISECONDS))
 80150c0:	787b      	ldrb	r3, [r7, #1]
 80150c2:	2b00      	cmp	r3, #0
 80150c4:	d005      	beq.n	80150d2 <phhalHw_Pn5180_SetTmo+0x26>
 80150c6:	787b      	ldrb	r3, [r7, #1]
 80150c8:	2b01      	cmp	r3, #1
 80150ca:	d002      	beq.n	80150d2 <phhalHw_Pn5180_SetTmo+0x26>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_HAL);
 80150cc:	f240 2321 	movw	r3, #545	@ 0x221
 80150d0:	e051      	b.n	8015176 <phhalHw_Pn5180_SetTmo+0xca>
    }

    if(wTimeout == 0U)
 80150d2:	887b      	ldrh	r3, [r7, #2]
 80150d4:	2b00      	cmp	r3, #0
 80150d6:	d101      	bne.n	80150dc <phhalHw_Pn5180_SetTmo+0x30>
    {
        return PH_ERR_SUCCESS;
 80150d8:	2300      	movs	r3, #0
 80150da:	e04c      	b.n	8015176 <phhalHw_Pn5180_SetTmo+0xca>
    }

    if (bUnit == PHHAL_HW_TIME_MICROSECONDS)
 80150dc:	787b      	ldrb	r3, [r7, #1]
 80150de:	2b00      	cmp	r3, #0
 80150e0:	d125      	bne.n	801512e <phhalHw_Pn5180_SetTmo+0x82>
    {
        if (pDataParams->wFirmwareVer < 0x308U)
 80150e2:	687b      	ldr	r3, [r7, #4]
 80150e4:	f8b3 3078 	ldrh.w	r3, [r3, #120]	@ 0x78
 80150e8:	f5b3 7f42 	cmp.w	r3, #776	@ 0x308
 80150ec:	d20d      	bcs.n	801510a <phhalHw_Pn5180_SetTmo+0x5e>
        {
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Int_GetDigiDelay(
 80150ee:	f107 030c 	add.w	r3, r7, #12
 80150f2:	461a      	mov	r2, r3
 80150f4:	2101      	movs	r1, #1
 80150f6:	6878      	ldr	r0, [r7, #4]
 80150f8:	f000 f966 	bl	80153c8 <phhalHw_Pn5180_Int_GetDigiDelay>
 80150fc:	4603      	mov	r3, r0
 80150fe:	81fb      	strh	r3, [r7, #14]
 8015100:	89fb      	ldrh	r3, [r7, #14]
 8015102:	2b00      	cmp	r3, #0
 8015104:	d001      	beq.n	801510a <phhalHw_Pn5180_SetTmo+0x5e>
 8015106:	89fb      	ldrh	r3, [r7, #14]
 8015108:	e035      	b.n	8015176 <phhalHw_Pn5180_SetTmo+0xca>
                PH_ON,
                &wUDigitalDelay));
        }

        /* here wTimeout will be in uS */
        wPrescaler = 0x00U;
 801510a:	2300      	movs	r3, #0
 801510c:	617b      	str	r3, [r7, #20]
        /*Reducing the division by 2 digits to retain the 2 digit decimal places which were getting wiped out*/
        dwLoadValue =(uint32_t) ( PHHAL_HW_PN5180_MAX_FREQ / (PHHAL_HW_PN5180_CONVERSION_US_SEC/100));
 801510e:	f240 534c 	movw	r3, #1356	@ 0x54c
 8015112:	613b      	str	r3, [r7, #16]
        /*Restoring the division done in the earlier step*/
        dwLoadValue =(uint32_t) (((wTimeout + wUDigitalDelay) * dwLoadValue)/100);
 8015114:	887b      	ldrh	r3, [r7, #2]
 8015116:	89ba      	ldrh	r2, [r7, #12]
 8015118:	4413      	add	r3, r2
 801511a:	461a      	mov	r2, r3
 801511c:	693b      	ldr	r3, [r7, #16]
 801511e:	fb02 f303 	mul.w	r3, r2, r3
 8015122:	4a17      	ldr	r2, [pc, #92]	@ (8015180 <phhalHw_Pn5180_SetTmo+0xd4>)
 8015124:	fba2 2303 	umull	r2, r3, r2, r3
 8015128:	095b      	lsrs	r3, r3, #5
 801512a:	613b      	str	r3, [r7, #16]
 801512c:	e00f      	b.n	801514e <phhalHw_Pn5180_SetTmo+0xa2>
    }
    else
    {
        wPrescaler = 0x3CU;
 801512e:	233c      	movs	r3, #60	@ 0x3c
 8015130:	617b      	str	r3, [r7, #20]
        if(wTimeout <= PHHAL_HW_PN5180_MAX_TIME_DELAY_MS)
 8015132:	887b      	ldrh	r3, [r7, #2]
 8015134:	f644 5248 	movw	r2, #19784	@ 0x4d48
 8015138:	4293      	cmp	r3, r2
 801513a:	d805      	bhi.n	8015148 <phhalHw_Pn5180_SetTmo+0x9c>
        {
            dwLoadValue =(uint32_t) (  wTimeout * ( PHHAL_HW_PN5180_MIN_FREQ  / PHHAL_HW_PN5180_CONVERSION_MS_SEC) );
 801513c:	887b      	ldrh	r3, [r7, #2]
 801513e:	2235      	movs	r2, #53	@ 0x35
 8015140:	fb02 f303 	mul.w	r3, r2, r3
 8015144:	613b      	str	r3, [r7, #16]
 8015146:	e002      	b.n	801514e <phhalHw_Pn5180_SetTmo+0xa2>
        }
        else
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_PARAMETER_OVERFLOW, PH_COMP_HAL);
 8015148:	f240 2322 	movw	r3, #546	@ 0x222
 801514c:	e013      	b.n	8015176 <phhalHw_Pn5180_SetTmo+0xca>
        }
    }

    PH_CHECK_SUCCESS_FCT(statusTmp,
 801514e:	693b      	ldr	r3, [r7, #16]
 8015150:	9301      	str	r3, [sp, #4]
 8015152:	697b      	ldr	r3, [r7, #20]
 8015154:	9300      	str	r3, [sp, #0]
 8015156:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 801515a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801515e:	210f      	movs	r1, #15
 8015160:	6878      	ldr	r0, [r7, #4]
 8015162:	f7ff f938 	bl	80143d6 <phhalHw_Pn5180_TimerStart>
 8015166:	4603      	mov	r3, r0
 8015168:	81fb      	strh	r3, [r7, #14]
 801516a:	89fb      	ldrh	r3, [r7, #14]
 801516c:	2b00      	cmp	r3, #0
 801516e:	d001      	beq.n	8015174 <phhalHw_Pn5180_SetTmo+0xc8>
 8015170:	89fb      	ldrh	r3, [r7, #14]
 8015172:	e000      	b.n	8015176 <phhalHw_Pn5180_SetTmo+0xca>
        TIMER1_CONFIG_T1_STOP_ON_RX_STARTED_MASK,
        wPrescaler,
        dwLoadValue
        ));

    return PH_ERR_SUCCESS;
 8015174:	2300      	movs	r3, #0
}
 8015176:	4618      	mov	r0, r3
 8015178:	3718      	adds	r7, #24
 801517a:	46bd      	mov	sp, r7
 801517c:	bd80      	pop	{r7, pc}
 801517e:	bf00      	nop
 8015180:	51eb851f 	.word	0x51eb851f

08015184 <phhalHw_Pn5180_Int_Wait>:

phStatus_t phhalHw_Pn5180_Int_Wait(
    phhalHw_Pn5180_DataParams_t * pDataParams,
    uint32_t dwLoadValue,
    uint32_t wPrescaler)
{
 8015184:	b580      	push	{r7, lr}
 8015186:	b094      	sub	sp, #80	@ 0x50
 8015188:	af02      	add	r7, sp, #8
 801518a:	60f8      	str	r0, [r7, #12]
 801518c:	60b9      	str	r1, [r7, #8]
 801518e:	607a      	str	r2, [r7, #4]
    uint8_t     PH_MEMLOC_BUF wRegTypeValueSets[18];
    uint16_t    PH_MEMLOC_REM wSizeOfRegTypeValueSets;
    uint32_t    PH_MEMLOC_REM dwIrqStatusReg;

    /* Setting Timer1 & Reload value Registers */
    bTmrConfigReg = TIMER0_CONFIG;
 8015190:	230e      	movs	r3, #14
 8015192:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    bTmrReloadReg = TIMER0_RELOAD;
 8015196:	230b      	movs	r3, #11
 8015198:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    dwEnableMask = TIMER0_CONFIG_T0_ENABLE_MASK;
 801519c:	2301      	movs	r3, #1
 801519e:	643b      	str	r3, [r7, #64]	@ 0x40

    /*write 0 to stop timer1*/
    wSizeOfRegTypeValueSets = 0U;
 80151a0:	2300      	movs	r3, #0
 80151a2:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = bTmrConfigReg;
 80151a4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80151a6:	1c5a      	adds	r2, r3, #1
 80151a8:	87fa      	strh	r2, [r7, #62]	@ 0x3e
 80151aa:	3348      	adds	r3, #72	@ 0x48
 80151ac:	443b      	add	r3, r7
 80151ae:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 80151b2:	f803 2c2c 	strb.w	r2, [r3, #-44]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = PHHAL_HW_PN5180_WRITE_MULTIPLE_TYPE_WRITE;
 80151b6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80151b8:	1c5a      	adds	r2, r3, #1
 80151ba:	87fa      	strh	r2, [r7, #62]	@ 0x3e
 80151bc:	3348      	adds	r3, #72	@ 0x48
 80151be:	443b      	add	r3, r7
 80151c0:	2201      	movs	r2, #1
 80151c2:	f803 2c2c 	strb.w	r2, [r3, #-44]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = 0x00U;
 80151c6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80151c8:	1c5a      	adds	r2, r3, #1
 80151ca:	87fa      	strh	r2, [r7, #62]	@ 0x3e
 80151cc:	3348      	adds	r3, #72	@ 0x48
 80151ce:	443b      	add	r3, r7
 80151d0:	2200      	movs	r2, #0
 80151d2:	f803 2c2c 	strb.w	r2, [r3, #-44]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = 0x00U;
 80151d6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80151d8:	1c5a      	adds	r2, r3, #1
 80151da:	87fa      	strh	r2, [r7, #62]	@ 0x3e
 80151dc:	3348      	adds	r3, #72	@ 0x48
 80151de:	443b      	add	r3, r7
 80151e0:	2200      	movs	r2, #0
 80151e2:	f803 2c2c 	strb.w	r2, [r3, #-44]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = 0x00U;
 80151e6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80151e8:	1c5a      	adds	r2, r3, #1
 80151ea:	87fa      	strh	r2, [r7, #62]	@ 0x3e
 80151ec:	3348      	adds	r3, #72	@ 0x48
 80151ee:	443b      	add	r3, r7
 80151f0:	2200      	movs	r2, #0
 80151f2:	f803 2c2c 	strb.w	r2, [r3, #-44]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = 0x00U;
 80151f6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80151f8:	1c5a      	adds	r2, r3, #1
 80151fa:	87fa      	strh	r2, [r7, #62]	@ 0x3e
 80151fc:	3348      	adds	r3, #72	@ 0x48
 80151fe:	443b      	add	r3, r7
 8015200:	2200      	movs	r2, #0
 8015202:	f803 2c2c 	strb.w	r2, [r3, #-44]

    /*load the timer 2 reload value*/
    dwTemp = (dwLoadValue & TMR_RELOAD_VALUE_MASK);
 8015206:	68bb      	ldr	r3, [r7, #8]
 8015208:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801520c:	63bb      	str	r3, [r7, #56]	@ 0x38
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = bTmrReloadReg;
 801520e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8015210:	1c5a      	adds	r2, r3, #1
 8015212:	87fa      	strh	r2, [r7, #62]	@ 0x3e
 8015214:	3348      	adds	r3, #72	@ 0x48
 8015216:	443b      	add	r3, r7
 8015218:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 801521c:	f803 2c2c 	strb.w	r2, [r3, #-44]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = PHHAL_HW_PN5180_WRITE_MULTIPLE_TYPE_WRITE;
 8015220:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8015222:	1c5a      	adds	r2, r3, #1
 8015224:	87fa      	strh	r2, [r7, #62]	@ 0x3e
 8015226:	3348      	adds	r3, #72	@ 0x48
 8015228:	443b      	add	r3, r7
 801522a:	2201      	movs	r2, #1
 801522c:	f803 2c2c 	strb.w	r2, [r3, #-44]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp);
 8015230:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8015232:	1c5a      	adds	r2, r3, #1
 8015234:	87fa      	strh	r2, [r7, #62]	@ 0x3e
 8015236:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015238:	b2d2      	uxtb	r2, r2
 801523a:	3348      	adds	r3, #72	@ 0x48
 801523c:	443b      	add	r3, r7
 801523e:	f803 2c2c 	strb.w	r2, [r3, #-44]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>> 8U);
 8015242:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015244:	0a1a      	lsrs	r2, r3, #8
 8015246:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8015248:	1c59      	adds	r1, r3, #1
 801524a:	87f9      	strh	r1, [r7, #62]	@ 0x3e
 801524c:	b2d2      	uxtb	r2, r2
 801524e:	3348      	adds	r3, #72	@ 0x48
 8015250:	443b      	add	r3, r7
 8015252:	f803 2c2c 	strb.w	r2, [r3, #-44]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>> 16U);
 8015256:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015258:	0c1a      	lsrs	r2, r3, #16
 801525a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801525c:	1c59      	adds	r1, r3, #1
 801525e:	87f9      	strh	r1, [r7, #62]	@ 0x3e
 8015260:	b2d2      	uxtb	r2, r2
 8015262:	3348      	adds	r3, #72	@ 0x48
 8015264:	443b      	add	r3, r7
 8015266:	f803 2c2c 	strb.w	r2, [r3, #-44]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>> 24U);
 801526a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801526c:	0e1a      	lsrs	r2, r3, #24
 801526e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8015270:	1c59      	adds	r1, r3, #1
 8015272:	87f9      	strh	r1, [r7, #62]	@ 0x3e
 8015274:	b2d2      	uxtb	r2, r2
 8015276:	3348      	adds	r3, #72	@ 0x48
 8015278:	443b      	add	r3, r7
 801527a:	f803 2c2c 	strb.w	r2, [r3, #-44]

    dwStartCond = TIMER0_CONFIG_T0_START_NOW_MASK;
 801527e:	2340      	movs	r3, #64	@ 0x40
 8015280:	637b      	str	r3, [r7, #52]	@ 0x34
    dwStopCond = 0x00U;
 8015282:	2300      	movs	r3, #0
 8015284:	633b      	str	r3, [r7, #48]	@ 0x30

    /* T2_MODE_SEL is defined by ePrescaler, 0x01U enables the timer */
    dwTemp = (dwStartCond | dwStopCond | wPrescaler | dwEnableMask);
 8015286:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8015288:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801528a:	431a      	orrs	r2, r3
 801528c:	687b      	ldr	r3, [r7, #4]
 801528e:	4313      	orrs	r3, r2
 8015290:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8015292:	4313      	orrs	r3, r2
 8015294:	63bb      	str	r3, [r7, #56]	@ 0x38

    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = bTmrConfigReg;
 8015296:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8015298:	1c5a      	adds	r2, r3, #1
 801529a:	87fa      	strh	r2, [r7, #62]	@ 0x3e
 801529c:	3348      	adds	r3, #72	@ 0x48
 801529e:	443b      	add	r3, r7
 80152a0:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 80152a4:	f803 2c2c 	strb.w	r2, [r3, #-44]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = PHHAL_HW_PN5180_WRITE_MULTIPLE_TYPE_WRITE;
 80152a8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80152aa:	1c5a      	adds	r2, r3, #1
 80152ac:	87fa      	strh	r2, [r7, #62]	@ 0x3e
 80152ae:	3348      	adds	r3, #72	@ 0x48
 80152b0:	443b      	add	r3, r7
 80152b2:	2201      	movs	r2, #1
 80152b4:	f803 2c2c 	strb.w	r2, [r3, #-44]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp);
 80152b8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80152ba:	1c5a      	adds	r2, r3, #1
 80152bc:	87fa      	strh	r2, [r7, #62]	@ 0x3e
 80152be:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80152c0:	b2d2      	uxtb	r2, r2
 80152c2:	3348      	adds	r3, #72	@ 0x48
 80152c4:	443b      	add	r3, r7
 80152c6:	f803 2c2c 	strb.w	r2, [r3, #-44]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>> 8U);
 80152ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80152cc:	0a1a      	lsrs	r2, r3, #8
 80152ce:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80152d0:	1c59      	adds	r1, r3, #1
 80152d2:	87f9      	strh	r1, [r7, #62]	@ 0x3e
 80152d4:	b2d2      	uxtb	r2, r2
 80152d6:	3348      	adds	r3, #72	@ 0x48
 80152d8:	443b      	add	r3, r7
 80152da:	f803 2c2c 	strb.w	r2, [r3, #-44]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>> 16U);
 80152de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80152e0:	0c1a      	lsrs	r2, r3, #16
 80152e2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80152e4:	1c59      	adds	r1, r3, #1
 80152e6:	87f9      	strh	r1, [r7, #62]	@ 0x3e
 80152e8:	b2d2      	uxtb	r2, r2
 80152ea:	3348      	adds	r3, #72	@ 0x48
 80152ec:	443b      	add	r3, r7
 80152ee:	f803 2c2c 	strb.w	r2, [r3, #-44]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>> 24U);
 80152f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80152f4:	0e1a      	lsrs	r2, r3, #24
 80152f6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80152f8:	1c59      	adds	r1, r3, #1
 80152fa:	87f9      	strh	r1, [r7, #62]	@ 0x3e
 80152fc:	b2d2      	uxtb	r2, r2
 80152fe:	3348      	adds	r3, #72	@ 0x48
 8015300:	443b      	add	r3, r7
 8015302:	f803 2c2c 	strb.w	r2, [r3, #-44]

    /* Clear Interrupt  */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegister(pDataParams, IRQ_SET_CLEAR, IRQ_SET_CLEAR_TIMER0_IRQ_CLR_MASK));
 8015306:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801530a:	2103      	movs	r1, #3
 801530c:	68f8      	ldr	r0, [r7, #12]
 801530e:	f7fd ff81 	bl	8013214 <phhalHw_Pn5180_Instr_WriteRegister>
 8015312:	4603      	mov	r3, r0
 8015314:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8015316:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8015318:	2b00      	cmp	r3, #0
 801531a:	d001      	beq.n	8015320 <phhalHw_Pn5180_Int_Wait+0x19c>
 801531c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801531e:	e04f      	b.n	80153c0 <phhalHw_Pn5180_Int_Wait+0x23c>
    phOsal_EventClear(&pDataParams->HwEventObj.EventHandle, E_OS_EVENT_OPT_NONE, E_PH_OSAL_EVT_RF, NULL);
 8015320:	68fb      	ldr	r3, [r7, #12]
 8015322:	f503 70c2 	add.w	r0, r3, #388	@ 0x184
 8015326:	2300      	movs	r3, #0
 8015328:	2201      	movs	r2, #1
 801532a:	2100      	movs	r1, #0
 801532c:	f007 f90e 	bl	801c54c <phOsal_EventClear>
    /* Enable IRQ source */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegister(pDataParams, IRQ_ENABLE, IRQ_ENABLE_TIMER0_IRQ_SET_ENABLE_MASK));
 8015330:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8015334:	2101      	movs	r1, #1
 8015336:	68f8      	ldr	r0, [r7, #12]
 8015338:	f7fd ff6c 	bl	8013214 <phhalHw_Pn5180_Instr_WriteRegister>
 801533c:	4603      	mov	r3, r0
 801533e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8015340:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8015342:	2b00      	cmp	r3, #0
 8015344:	d001      	beq.n	801534a <phhalHw_Pn5180_Int_Wait+0x1c6>
 8015346:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8015348:	e03a      	b.n	80153c0 <phhalHw_Pn5180_Int_Wait+0x23c>
    /*Start the timer*/
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterMultiple( pDataParams, wRegTypeValueSets, wSizeOfRegTypeValueSets));
 801534a:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 801534c:	f107 031c 	add.w	r3, r7, #28
 8015350:	4619      	mov	r1, r3
 8015352:	68f8      	ldr	r0, [r7, #12]
 8015354:	f7fe f8c0 	bl	80134d8 <phhalHw_Pn5180_Instr_WriteRegisterMultiple>
 8015358:	4603      	mov	r3, r0
 801535a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 801535c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801535e:	2b00      	cmp	r3, #0
 8015360:	d001      	beq.n	8015366 <phhalHw_Pn5180_Int_Wait+0x1e2>
 8015362:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8015364:	e02c      	b.n	80153c0 <phhalHw_Pn5180_Int_Wait+0x23c>

    uint32_t irqEnable;
    phhalHw_Pn5180_Instr_ReadRegister(pDataParams, IRQ_ENABLE, &irqEnable);
 8015366:	f107 0314 	add.w	r3, r7, #20
 801536a:	461a      	mov	r2, r3
 801536c:	2101      	movs	r1, #1
 801536e:	68f8      	ldr	r0, [r7, #12]
 8015370:	f7fe f964 	bl	801363c <phhalHw_Pn5180_Instr_ReadRegister>

    uint32_t irqStatus;
    phhalHw_Pn5180_Instr_ReadRegister(pDataParams, IRQ_STATUS, &irqStatus);
 8015374:	f107 0310 	add.w	r3, r7, #16
 8015378:	461a      	mov	r2, r3
 801537a:	2102      	movs	r1, #2
 801537c:	68f8      	ldr	r0, [r7, #12]
 801537e:	f7fe f95d 	bl	801363c <phhalHw_Pn5180_Instr_ReadRegister>

    /* Wait for the timer0 to expire. */
    PH_CHECK_SUCCESS_FCT(statusTmp,phhalHw_Pn5180_WaitIrq(pDataParams,PH_ON,PH_OFF,IRQ_STATUS_TIMER0_IRQ_MASK,&dwIrqStatusReg));
 8015382:	f107 0318 	add.w	r3, r7, #24
 8015386:	9300      	str	r3, [sp, #0]
 8015388:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801538c:	2200      	movs	r2, #0
 801538e:	2101      	movs	r1, #1
 8015390:	68f8      	ldr	r0, [r7, #12]
 8015392:	f000 fbd5 	bl	8015b40 <phhalHw_Pn5180_WaitIrq>
 8015396:	4603      	mov	r3, r0
 8015398:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 801539a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801539c:	2b00      	cmp	r3, #0
 801539e:	d001      	beq.n	80153a4 <phhalHw_Pn5180_Int_Wait+0x220>
 80153a0:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80153a2:	e00d      	b.n	80153c0 <phhalHw_Pn5180_Int_Wait+0x23c>

    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterAndMask(pDataParams,TIMER0_CONFIG, (uint32_t)(~TIMER0_CONFIG_T0_ENABLE_MASK)));
 80153a4:	f06f 0201 	mvn.w	r2, #1
 80153a8:	210e      	movs	r1, #14
 80153aa:	68f8      	ldr	r0, [r7, #12]
 80153ac:	f7fe f81e 	bl	80133ec <phhalHw_Pn5180_Instr_WriteRegisterAndMask>
 80153b0:	4603      	mov	r3, r0
 80153b2:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80153b4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80153b6:	2b00      	cmp	r3, #0
 80153b8:	d001      	beq.n	80153be <phhalHw_Pn5180_Int_Wait+0x23a>
 80153ba:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80153bc:	e000      	b.n	80153c0 <phhalHw_Pn5180_Int_Wait+0x23c>
    return PH_ERR_SUCCESS;
 80153be:	2300      	movs	r3, #0
}
 80153c0:	4618      	mov	r0, r3
 80153c2:	3748      	adds	r7, #72	@ 0x48
 80153c4:	46bd      	mov	sp, r7
 80153c6:	bd80      	pop	{r7, pc}

080153c8 <phhalHw_Pn5180_Int_GetDigiDelay>:
phStatus_t phhalHw_Pn5180_Int_GetDigiDelay(
                                      phhalHw_Pn5180_DataParams_t * pDataParams,
                                      uint8_t bIsTimeout,
                                      uint16_t * pDelayUs
                                      )
{
 80153c8:	b480      	push	{r7}
 80153ca:	b087      	sub	sp, #28
 80153cc:	af00      	add	r7, sp, #0
 80153ce:	60f8      	str	r0, [r7, #12]
 80153d0:	460b      	mov	r3, r1
 80153d2:	607a      	str	r2, [r7, #4]
 80153d4:	72fb      	strb	r3, [r7, #11]
    uint16_t    PH_MEMLOC_REM wDataRate;
    uint8_t     PH_MEMLOC_REM bIndex;

    wDataRate = pDataParams->wCfgShadow[PHHAL_HW_CONFIG_RXDATARATE_FRAMING];
 80153d6:	68fb      	ldr	r3, [r7, #12]
 80153d8:	f8b3 306c 	ldrh.w	r3, [r3, #108]	@ 0x6c
 80153dc:	82fb      	strh	r3, [r7, #22]
    bIndex = pDataParams->bCardType - 1U;
 80153de:	68fb      	ldr	r3, [r7, #12]
 80153e0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80153e4:	3b01      	subs	r3, #1
 80153e6:	757b      	strb	r3, [r7, #21]

    switch (pDataParams->bCardType)
 80153e8:	68fb      	ldr	r3, [r7, #12]
 80153ea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80153ee:	3b01      	subs	r3, #1
 80153f0:	2b09      	cmp	r3, #9
 80153f2:	f200 8086 	bhi.w	8015502 <phhalHw_Pn5180_Int_GetDigiDelay+0x13a>
 80153f6:	a201      	add	r2, pc, #4	@ (adr r2, 80153fc <phhalHw_Pn5180_Int_GetDigiDelay+0x34>)
 80153f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80153fc:	08015425 	.word	0x08015425
 8015400:	08015425 	.word	0x08015425
 8015404:	08015463 	.word	0x08015463
 8015408:	0801547b 	.word	0x0801547b
 801540c:	08015491 	.word	0x08015491
 8015410:	0801549f 	.word	0x0801549f
 8015414:	08015503 	.word	0x08015503
 8015418:	08015503 	.word	0x08015503
 801541c:	08015503 	.word	0x08015503
 8015420:	08015463 	.word	0x08015463
    {
    case PHHAL_HW_CARDTYPE_ISO14443A:
    case PHHAL_HW_CARDTYPE_ISO14443B:
        *pDelayUs = gkphhalHw_Pn5180_DigiDelays_Us[bIndex][wDataRate];
 8015424:	7d7a      	ldrb	r2, [r7, #21]
 8015426:	8afb      	ldrh	r3, [r7, #22]
 8015428:	493b      	ldr	r1, [pc, #236]	@ (8015518 <phhalHw_Pn5180_Int_GetDigiDelay+0x150>)
 801542a:	0092      	lsls	r2, r2, #2
 801542c:	4413      	add	r3, r2
 801542e:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8015432:	687b      	ldr	r3, [r7, #4]
 8015434:	801a      	strh	r2, [r3, #0]
        /* In a timeout case we have to add an additional delay */
        if (bIsTimeout != PH_OFF)
 8015436:	7afb      	ldrb	r3, [r7, #11]
 8015438:	2b00      	cmp	r3, #0
 801543a:	d005      	beq.n	8015448 <phhalHw_Pn5180_Int_GetDigiDelay+0x80>
        {
            *pDelayUs = *pDelayUs + PHHAL_HW_PN5180_I14443_ADD_DELAY_US;
 801543c:	687b      	ldr	r3, [r7, #4]
 801543e:	881b      	ldrh	r3, [r3, #0]
 8015440:	330f      	adds	r3, #15
 8015442:	b29a      	uxth	r2, r3
 8015444:	687b      	ldr	r3, [r7, #4]
 8015446:	801a      	strh	r2, [r3, #0]
        }

        if(pDataParams->bJewelActivated == PH_ON)
 8015448:	68fb      	ldr	r3, [r7, #12]
 801544a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 801544e:	2b01      	cmp	r3, #1
 8015450:	d15a      	bne.n	8015508 <phhalHw_Pn5180_Int_GetDigiDelay+0x140>
        {
            *pDelayUs += 2000U;
 8015452:	687b      	ldr	r3, [r7, #4]
 8015454:	881b      	ldrh	r3, [r3, #0]
 8015456:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 801545a:	b29a      	uxth	r2, r3
 801545c:	687b      	ldr	r3, [r7, #4]
 801545e:	801a      	strh	r2, [r3, #0]
        }
        break;
 8015460:	e052      	b.n	8015508 <phhalHw_Pn5180_Int_GetDigiDelay+0x140>
    case PHHAL_HW_CARDTYPE_FELICA_212:
    case PHHAL_HW_CARDTYPE_FELICA_424:
        bIndex = PHHAL_HW_CARDTYPE_FELICA_212 - 1U;
 8015462:	2302      	movs	r3, #2
 8015464:	757b      	strb	r3, [r7, #21]
        *pDelayUs = gkphhalHw_Pn5180_DigiDelays_Us[bIndex][wDataRate];
 8015466:	7d7a      	ldrb	r2, [r7, #21]
 8015468:	8afb      	ldrh	r3, [r7, #22]
 801546a:	492b      	ldr	r1, [pc, #172]	@ (8015518 <phhalHw_Pn5180_Int_GetDigiDelay+0x150>)
 801546c:	0092      	lsls	r2, r2, #2
 801546e:	4413      	add	r3, r2
 8015470:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8015474:	687b      	ldr	r3, [r7, #4]
 8015476:	801a      	strh	r2, [r3, #0]
        break;
 8015478:	e047      	b.n	801550a <phhalHw_Pn5180_Int_GetDigiDelay+0x142>
    case PHHAL_HW_CARDTYPE_ISO15693:
        *pDelayUs = gkphhalHw_Pn5180_DigiDelays_Us[bIndex][wDataRate - PHHAL_HW_RF_RX_DATARATE_LOW];
 801547a:	7d7a      	ldrb	r2, [r7, #21]
 801547c:	8afb      	ldrh	r3, [r7, #22]
 801547e:	3b0c      	subs	r3, #12
 8015480:	4925      	ldr	r1, [pc, #148]	@ (8015518 <phhalHw_Pn5180_Int_GetDigiDelay+0x150>)
 8015482:	0092      	lsls	r2, r2, #2
 8015484:	4413      	add	r3, r2
 8015486:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 801548a:	687b      	ldr	r3, [r7, #4]
 801548c:	801a      	strh	r2, [r3, #0]
        break;
 801548e:	e03c      	b.n	801550a <phhalHw_Pn5180_Int_GetDigiDelay+0x142>
    case PHHAL_HW_CARDTYPE_ICODEEPCUID:
        *pDelayUs = gkphhalHw_Pn5180_DigiDelays_Us[bIndex][0];
 8015490:	7d7b      	ldrb	r3, [r7, #21]
 8015492:	4a21      	ldr	r2, [pc, #132]	@ (8015518 <phhalHw_Pn5180_Int_GetDigiDelay+0x150>)
 8015494:	f832 2033 	ldrh.w	r2, [r2, r3, lsl #3]
 8015498:	687b      	ldr	r3, [r7, #4]
 801549a:	801a      	strh	r2, [r3, #0]
        break;
 801549c:	e035      	b.n	801550a <phhalHw_Pn5180_Int_GetDigiDelay+0x142>
    case PHHAL_HW_CARDTYPE_I18000P3M3:
        switch (wDataRate)
 801549e:	8afb      	ldrh	r3, [r7, #22]
 80154a0:	3b13      	subs	r3, #19
 80154a2:	2b03      	cmp	r3, #3
 80154a4:	d829      	bhi.n	80154fa <phhalHw_Pn5180_Int_GetDigiDelay+0x132>
 80154a6:	a201      	add	r2, pc, #4	@ (adr r2, 80154ac <phhalHw_Pn5180_Int_GetDigiDelay+0xe4>)
 80154a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80154ac:	080154bd 	.word	0x080154bd
 80154b0:	080154db 	.word	0x080154db
 80154b4:	080154cb 	.word	0x080154cb
 80154b8:	080154eb 	.word	0x080154eb
        {
            case PHHAL_HW_RX_I18000P3M3_FL_423_MAN2:
                *pDelayUs = gkphhalHw_Pn5180_DigiDelays_Us[bIndex][0];
 80154bc:	7d7b      	ldrb	r3, [r7, #21]
 80154be:	4a16      	ldr	r2, [pc, #88]	@ (8015518 <phhalHw_Pn5180_Int_GetDigiDelay+0x150>)
 80154c0:	f832 2033 	ldrh.w	r2, [r2, r3, lsl #3]
 80154c4:	687b      	ldr	r3, [r7, #4]
 80154c6:	801a      	strh	r2, [r3, #0]
                break;
 80154c8:	e01a      	b.n	8015500 <phhalHw_Pn5180_Int_GetDigiDelay+0x138>
            case PHHAL_HW_RX_I18000P3M3_FL_423_MAN4:
                *pDelayUs = gkphhalHw_Pn5180_DigiDelays_Us[bIndex][1];
 80154ca:	7d7b      	ldrb	r3, [r7, #21]
 80154cc:	4a12      	ldr	r2, [pc, #72]	@ (8015518 <phhalHw_Pn5180_Int_GetDigiDelay+0x150>)
 80154ce:	00db      	lsls	r3, r3, #3
 80154d0:	4413      	add	r3, r2
 80154d2:	885a      	ldrh	r2, [r3, #2]
 80154d4:	687b      	ldr	r3, [r7, #4]
 80154d6:	801a      	strh	r2, [r3, #0]
                break;
 80154d8:	e012      	b.n	8015500 <phhalHw_Pn5180_Int_GetDigiDelay+0x138>
            case PHHAL_HW_RX_I18000P3M3_FL_847_MAN2:
                *pDelayUs = gkphhalHw_Pn5180_DigiDelays_Us[bIndex][2];
 80154da:	7d7b      	ldrb	r3, [r7, #21]
 80154dc:	4a0e      	ldr	r2, [pc, #56]	@ (8015518 <phhalHw_Pn5180_Int_GetDigiDelay+0x150>)
 80154de:	00db      	lsls	r3, r3, #3
 80154e0:	4413      	add	r3, r2
 80154e2:	889a      	ldrh	r2, [r3, #4]
 80154e4:	687b      	ldr	r3, [r7, #4]
 80154e6:	801a      	strh	r2, [r3, #0]
                break;
 80154e8:	e00a      	b.n	8015500 <phhalHw_Pn5180_Int_GetDigiDelay+0x138>
            case PHHAL_HW_RX_I18000P3M3_FL_847_MAN4:
                *pDelayUs = gkphhalHw_Pn5180_DigiDelays_Us[bIndex][3];
 80154ea:	7d7b      	ldrb	r3, [r7, #21]
 80154ec:	4a0a      	ldr	r2, [pc, #40]	@ (8015518 <phhalHw_Pn5180_Int_GetDigiDelay+0x150>)
 80154ee:	00db      	lsls	r3, r3, #3
 80154f0:	4413      	add	r3, r2
 80154f2:	88da      	ldrh	r2, [r3, #6]
 80154f4:	687b      	ldr	r3, [r7, #4]
 80154f6:	801a      	strh	r2, [r3, #0]
                break;
 80154f8:	e002      	b.n	8015500 <phhalHw_Pn5180_Int_GetDigiDelay+0x138>
            default:
                return PH_ADD_COMPCODE_FIXED(PH_ERR_INTERNAL_ERROR, PH_COMP_HAL);
 80154fa:	f240 237f 	movw	r3, #639	@ 0x27f
 80154fe:	e005      	b.n	801550c <phhalHw_Pn5180_Int_GetDigiDelay+0x144>
        }
        break;
 8015500:	e003      	b.n	801550a <phhalHw_Pn5180_Int_GetDigiDelay+0x142>
    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INTERNAL_ERROR, PH_COMP_HAL);
 8015502:	f240 237f 	movw	r3, #639	@ 0x27f
 8015506:	e001      	b.n	801550c <phhalHw_Pn5180_Int_GetDigiDelay+0x144>
        break;
 8015508:	bf00      	nop
    }

    return PH_ERR_SUCCESS;
 801550a:	2300      	movs	r3, #0
}
 801550c:	4618      	mov	r0, r3
 801550e:	371c      	adds	r7, #28
 8015510:	46bd      	mov	sp, r7
 8015512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015516:	4770      	bx	lr
 8015518:	0802715c 	.word	0x0802715c

0801551c <phhalHw_Pn5180_Receive_Int>:
                                      uint32_t dwIrqWaitFor,
                                      uint8_t ** ppRxBuffer,
                                      uint16_t * pRxLength,
                                      uint8_t    bIrqEnable
                                      )
{
 801551c:	b5b0      	push	{r4, r5, r7, lr}
 801551e:	b094      	sub	sp, #80	@ 0x50
 8015520:	af04      	add	r7, sp, #16
 8015522:	60f8      	str	r0, [r7, #12]
 8015524:	60b9      	str	r1, [r7, #8]
 8015526:	607a      	str	r2, [r7, #4]
 8015528:	603b      	str	r3, [r7, #0]
    phStatus_t  PH_MEMLOC_REM status = PH_ERR_SUCCESS;
 801552a:	2300      	movs	r3, #0
 801552c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint32_t    PH_MEMLOC_REM dwIrqReg;
    uint8_t *   PH_MEMLOC_REM pTmpBuffer = NULL;
 801552e:	2300      	movs	r3, #0
 8015530:	627b      	str	r3, [r7, #36]	@ 0x24
    uint16_t    PH_MEMLOC_REM wTmpBufferLen = 0;
 8015532:	2300      	movs	r3, #0
 8015534:	847b      	strh	r3, [r7, #34]	@ 0x22
    uint16_t    PH_MEMLOC_REM wTmpBufferSize;
    uint32_t    PH_MEMLOC_REM dwValue;
    uint32_t    PH_MEMLOC_REM dwTemp;
    uint32_t    PH_MEMLOC_REM dwColPos = 0U;
 8015536:	2300      	movs	r3, #0
 8015538:	63bb      	str	r3, [r7, #56]	@ 0x38
    uint32_t    PH_MEMLOC_REM dwRegister;
    uint16_t    PH_MEMLOC_REM wIndex = 0U;
 801553a:	2300      	movs	r3, #0
 801553c:	86fb      	strh	r3, [r7, #54]	@ 0x36
    uint8_t     PH_MEMLOC_REM bBitlen;
    uint8_t     PH_MEMLOC_REM aCrc[2];
    uint8_t     PH_MEMLOC_REM bBackup = 0U;
 801553e:	2300      	movs	r3, #0
 8015540:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
    uint8_t     PH_MEMLOC_REM bRfActiveErrCause = 0U;
 8015544:	2300      	movs	r3, #0
 8015546:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

    /* Now wait for the IRQ */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_WaitIrq(
 801554a:	f897 1050 	ldrb.w	r1, [r7, #80]	@ 0x50
 801554e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8015552:	9300      	str	r3, [sp, #0]
 8015554:	68bb      	ldr	r3, [r7, #8]
 8015556:	2200      	movs	r2, #0
 8015558:	68f8      	ldr	r0, [r7, #12]
 801555a:	f000 faf1 	bl	8015b40 <phhalHw_Pn5180_WaitIrq>
 801555e:	4603      	mov	r3, r0
 8015560:	867b      	strh	r3, [r7, #50]	@ 0x32
 8015562:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8015564:	2b00      	cmp	r3, #0
 8015566:	d001      	beq.n	801556c <phhalHw_Pn5180_Receive_Int+0x50>
 8015568:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 801556a:	e233      	b.n	80159d4 <phhalHw_Pn5180_Receive_Int+0x4b8>
        PH_OFF,
        dwIrqWaitFor,
        &dwIrqReg));

    /* If in active mode, retrieve the content of the RF_STATUS register */
    if (pDataParams->bActiveMode == PH_ON)
 801556c:	68fb      	ldr	r3, [r7, #12]
 801556e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8015572:	2b01      	cmp	r3, #1
 8015574:	d10d      	bne.n	8015592 <phhalHw_Pn5180_Receive_Int+0x76>
    {
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_ReadRegister(pDataParams, RF_STATUS, &dwRegister));
 8015576:	f107 0318 	add.w	r3, r7, #24
 801557a:	461a      	mov	r2, r3
 801557c:	211d      	movs	r1, #29
 801557e:	68f8      	ldr	r0, [r7, #12]
 8015580:	f7fe f85c 	bl	801363c <phhalHw_Pn5180_Instr_ReadRegister>
 8015584:	4603      	mov	r3, r0
 8015586:	867b      	strh	r3, [r7, #50]	@ 0x32
 8015588:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 801558a:	2b00      	cmp	r3, #0
 801558c:	d001      	beq.n	8015592 <phhalHw_Pn5180_Receive_Int+0x76>
 801558e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8015590:	e220      	b.n	80159d4 <phhalHw_Pn5180_Receive_Int+0x4b8>
    }

    /* Check if an error has occurred */
    if (0U != (dwIrqReg & IRQ_STATUS_GENERAL_ERROR_IRQ_MASK))
 8015592:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015594:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8015598:	2b00      	cmp	r3, #0
 801559a:	d002      	beq.n	80155a2 <phhalHw_Pn5180_Receive_Int+0x86>
    {
        status = PH_ERR_INTERNAL_ERROR;
 801559c:	237f      	movs	r3, #127	@ 0x7f
 801559e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80155a0:	e089      	b.n	80156b6 <phhalHw_Pn5180_Receive_Int+0x19a>
    }
    else if((pDataParams->bRxMultiple == PH_ON) && (0U != ((dwIrqReg & IRQ_STATUS_TIMER1_IRQ_MASK))))
 80155a2:	68fb      	ldr	r3, [r7, #12]
 80155a4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80155a8:	2b01      	cmp	r3, #1
 80155aa:	d10f      	bne.n	80155cc <phhalHw_Pn5180_Receive_Int+0xb0>
 80155ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80155ae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80155b2:	2b00      	cmp	r3, #0
 80155b4:	d00a      	beq.n	80155cc <phhalHw_Pn5180_Receive_Int+0xb0>
    {
        if(0U != (dwIrqReg & IRQ_STATUS_RX_IRQ_MASK))
 80155b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80155b8:	f003 0301 	and.w	r3, r3, #1
 80155bc:	2b00      	cmp	r3, #0
 80155be:	d002      	beq.n	80155c6 <phhalHw_Pn5180_Receive_Int+0xaa>
        {
            status = PH_ERR_SUCCESS;
 80155c0:	2300      	movs	r3, #0
 80155c2:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        if(0U != (dwIrqReg & IRQ_STATUS_RX_IRQ_MASK))
 80155c4:	e077      	b.n	80156b6 <phhalHw_Pn5180_Receive_Int+0x19a>
        }
        else
        {
            status = PH_ERR_IO_TIMEOUT;
 80155c6:	2301      	movs	r3, #1
 80155c8:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        if(0U != (dwIrqReg & IRQ_STATUS_RX_IRQ_MASK))
 80155ca:	e074      	b.n	80156b6 <phhalHw_Pn5180_Receive_Int+0x19a>
        }
    }
    /* Timeout handling */
   else if ((dwIrqReg & IRQ_STATUS_TIMER1_IRQ_MASK))
 80155cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80155ce:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80155d2:	2b00      	cmp	r3, #0
 80155d4:	d02e      	beq.n	8015634 <phhalHw_Pn5180_Receive_Int+0x118>
   {
        /* Reset after timeout behavior */
        if (pDataParams->bRfResetAfterTo != PH_OFF)
 80155d6:	68fb      	ldr	r3, [r7, #12]
 80155d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80155dc:	2b00      	cmp	r3, #0
 80155de:	d009      	beq.n	80155f4 <phhalHw_Pn5180_Receive_Int+0xd8>
        {
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_FieldReset(pDataParams));
 80155e0:	68f8      	ldr	r0, [r7, #12]
 80155e2:	f7fa ff6d 	bl	80104c0 <phhalHw_Pn5180_FieldReset>
 80155e6:	4603      	mov	r3, r0
 80155e8:	867b      	strh	r3, [r7, #50]	@ 0x32
 80155ea:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80155ec:	2b00      	cmp	r3, #0
 80155ee:	d001      	beq.n	80155f4 <phhalHw_Pn5180_Receive_Int+0xd8>
 80155f0:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80155f2:	e1ef      	b.n	80159d4 <phhalHw_Pn5180_Receive_Int+0x4b8>
        }

        status = PH_ERR_IO_TIMEOUT;
 80155f4:	2301      	movs	r3, #1
 80155f6:	87fb      	strh	r3, [r7, #62]	@ 0x3e

        if ((pDataParams->bActiveMode == PH_ON) && (pDataParams->wTargetMode == PH_OFF))
 80155f8:	68fb      	ldr	r3, [r7, #12]
 80155fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80155fe:	2b01      	cmp	r3, #1
 8015600:	d159      	bne.n	80156b6 <phhalHw_Pn5180_Receive_Int+0x19a>
 8015602:	68fb      	ldr	r3, [r7, #12]
 8015604:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8015606:	2b00      	cmp	r3, #0
 8015608:	d155      	bne.n	80156b6 <phhalHw_Pn5180_Receive_Int+0x19a>
        {
            if (0U != (dwRegister & RF_STATUS_TX_RF_STATUS_MASK ))
 801560a:	69bb      	ldr	r3, [r7, #24]
 801560c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8015610:	2b00      	cmp	r3, #0
 8015612:	d007      	beq.n	8015624 <phhalHw_Pn5180_Receive_Int+0x108>
            {
                /* If External RF ON Event occurred and Internal Field is ON then Internal Error Should
                 * not be returned, otherwise Internal Error is returned */
                if ((0U == ((dwIrqReg & IRQ_STATUS_RFON_DET_IRQ_MASK))))
 8015614:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015616:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801561a:	2b00      	cmp	r3, #0
 801561c:	d14b      	bne.n	80156b6 <phhalHw_Pn5180_Receive_Int+0x19a>
                {
                    /* After RWT Timeout if Internal RF is ON (Stuck) then return Internal Error. */
                    status = PH_ERR_INTERNAL_ERROR;
 801561e:	237f      	movs	r3, #127	@ 0x7f
 8015620:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8015622:	e048      	b.n	80156b6 <phhalHw_Pn5180_Receive_Int+0x19a>
                }
            }
            else if (0U != (dwRegister & RF_STATUS_RF_DET_STATUS_MASK))
 8015624:	69bb      	ldr	r3, [r7, #24]
 8015626:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 801562a:	2b00      	cmp	r3, #0
 801562c:	d043      	beq.n	80156b6 <phhalHw_Pn5180_Receive_Int+0x19a>
            {
                /* If External RF Field is ON after FWT Timeout, then return External RF Error. */
                status = PH_ERR_EXT_RF_ERROR;
 801562e:	2310      	movs	r3, #16
 8015630:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8015632:	e040      	b.n	80156b6 <phhalHw_Pn5180_Receive_Int+0x19a>
                /* Do nothing */
            }
        }
    }
    /* Handle External RF error */
    else if ((pDataParams->bActiveMode == PH_ON) && (0U != ((dwIrqReg & IRQ_STATUS_RF_ACTIVE_ERROR_IRQ_MASK))))
 8015634:	68fb      	ldr	r3, [r7, #12]
 8015636:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 801563a:	2b01      	cmp	r3, #1
 801563c:	d123      	bne.n	8015686 <phhalHw_Pn5180_Receive_Int+0x16a>
 801563e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015640:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8015644:	2b00      	cmp	r3, #0
 8015646:	d01e      	beq.n	8015686 <phhalHw_Pn5180_Receive_Int+0x16a>
    {
        bRfActiveErrCause = (uint8_t)((dwRegister & RF_STATUS_RF_ACTIVE_ERROR_CAUSE_MASK) >> RF_STATUS_RF_ACTIVE_ERROR_CAUSE_POS);
 8015648:	69bb      	ldr	r3, [r7, #24]
 801564a:	0b5b      	lsrs	r3, r3, #13
 801564c:	b2db      	uxtb	r3, r3
 801564e:	f003 0307 	and.w	r3, r3, #7
 8015652:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

        if (pDataParams->wTargetMode != PH_OFF)
 8015656:	68fb      	ldr	r3, [r7, #12]
 8015658:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801565a:	2b00      	cmp	r3, #0
 801565c:	d009      	beq.n	8015672 <phhalHw_Pn5180_Receive_Int+0x156>
        {
            if(bRfActiveErrCause != 4U)
 801565e:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8015662:	2b04      	cmp	r3, #4
 8015664:	d002      	beq.n	801566c <phhalHw_Pn5180_Receive_Int+0x150>
            {
                status = PH_ERR_EXT_RF_ERROR;
 8015666:	2310      	movs	r3, #16
 8015668:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        if (pDataParams->wTargetMode != PH_OFF)
 801566a:	e024      	b.n	80156b6 <phhalHw_Pn5180_Receive_Int+0x19a>
            }
            else
            {
                status = PHHAL_HW_PN5180_ACTIVE_ERR_CAUSE4;
 801566c:	2344      	movs	r3, #68	@ 0x44
 801566e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        if (pDataParams->wTargetMode != PH_OFF)
 8015670:	e021      	b.n	80156b6 <phhalHw_Pn5180_Receive_Int+0x19a>
            }
        }
        else
        {
            if((bRfActiveErrCause == 4U))
 8015672:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8015676:	2b04      	cmp	r3, #4
 8015678:	d102      	bne.n	8015680 <phhalHw_Pn5180_Receive_Int+0x164>
            {
                status = PH_ERR_IO_TIMEOUT;
 801567a:	2301      	movs	r3, #1
 801567c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        if (pDataParams->wTargetMode != PH_OFF)
 801567e:	e01a      	b.n	80156b6 <phhalHw_Pn5180_Receive_Int+0x19a>

            }
            else
            {
                status = PH_ERR_EXT_RF_ERROR;
 8015680:	2310      	movs	r3, #16
 8015682:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        if (pDataParams->wTargetMode != PH_OFF)
 8015684:	e017      	b.n	80156b6 <phhalHw_Pn5180_Receive_Int+0x19a>
            }
        }
    }
    /* Passive mode */
    else if(0U != (dwIrqReg & IRQ_STATUS_RFOFF_DET_IRQ_MASK))
 8015686:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015688:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801568c:	2b00      	cmp	r3, #0
 801568e:	d012      	beq.n	80156b6 <phhalHw_Pn5180_Receive_Int+0x19a>
    {
        /* In case External RF OFF also occurred then exit with RF Error. */
        if ((pDataParams->bActiveMode == PH_OFF) && (pDataParams->wTargetMode))
 8015690:	68fb      	ldr	r3, [r7, #12]
 8015692:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8015696:	2b00      	cmp	r3, #0
 8015698:	d106      	bne.n	80156a8 <phhalHw_Pn5180_Receive_Int+0x18c>
 801569a:	68fb      	ldr	r3, [r7, #12]
 801569c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801569e:	2b00      	cmp	r3, #0
 80156a0:	d002      	beq.n	80156a8 <phhalHw_Pn5180_Receive_Int+0x18c>
        {
            /* Terminate with RF_ERROR*/
            status = PH_ERR_EXT_RF_ERROR;
 80156a2:	2310      	movs	r3, #16
 80156a4:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80156a6:	e006      	b.n	80156b6 <phhalHw_Pn5180_Receive_Int+0x19a>
        }
        else if((0U == ((dwIrqReg & IRQ_STATUS_RX_IRQ_MASK))))
 80156a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80156aa:	f003 0301 	and.w	r3, r3, #1
 80156ae:	2b00      	cmp	r3, #0
 80156b0:	d101      	bne.n	80156b6 <phhalHw_Pn5180_Receive_Int+0x19a>
        {
            status = PH_ERR_INTEGRITY_ERROR;
 80156b2:	2302      	movs	r3, #2
 80156b4:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    {
        /*QAC*/
    }

    /* Receive data */
    if ((0U != ((dwIrqReg & IRQ_STATUS_RX_IRQ_MASK))) && (status == PH_ERR_SUCCESS))
 80156b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80156b8:	f003 0301 	and.w	r3, r3, #1
 80156bc:	2b00      	cmp	r3, #0
 80156be:	f000 8174 	beq.w	80159aa <phhalHw_Pn5180_Receive_Int+0x48e>
 80156c2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80156c4:	2b00      	cmp	r3, #0
 80156c6:	f040 8170 	bne.w	80159aa <phhalHw_Pn5180_Receive_Int+0x48e>
    {
        pDataParams->wRxBufLen = 0U;
 80156ca:	68fb      	ldr	r3, [r7, #12]
 80156cc:	2200      	movs	r2, #0
 80156ce:	835a      	strh	r2, [r3, #26]

        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_GetRxBuffer(pDataParams, PH_ON, &pTmpBuffer, &wTmpBufferLen, &wTmpBufferSize));
 80156d0:	f107 0122 	add.w	r1, r7, #34	@ 0x22
 80156d4:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80156d8:	f107 0320 	add.w	r3, r7, #32
 80156dc:	9300      	str	r3, [sp, #0]
 80156de:	460b      	mov	r3, r1
 80156e0:	2101      	movs	r1, #1
 80156e2:	68f8      	ldr	r0, [r7, #12]
 80156e4:	f7fe fda3 	bl	801422e <phhalHw_Pn5180_GetRxBuffer>
 80156e8:	4603      	mov	r3, r0
 80156ea:	867b      	strh	r3, [r7, #50]	@ 0x32
 80156ec:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80156ee:	2b00      	cmp	r3, #0
 80156f0:	d001      	beq.n	80156f6 <phhalHw_Pn5180_Receive_Int+0x1da>
 80156f2:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80156f4:	e16e      	b.n	80159d4 <phhalHw_Pn5180_Receive_Int+0x4b8>

#ifndef PN5180_P2P_HW_SYNC_BYTE
        if (pDataParams->bNfcipMode == PH_ON)
 80156f6:	68fb      	ldr	r3, [r7, #12]
 80156f8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80156fc:	2b01      	cmp	r3, #1
 80156fe:	d103      	bne.n	8015708 <phhalHw_Pn5180_Receive_Int+0x1ec>
        {
            bBackup = pTmpBuffer[0];
 8015700:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015702:	781b      	ldrb	r3, [r3, #0]
 8015704:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
        }
#endif
        /* Read the RX_STATUS */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_ReadRegister(pDataParams, RX_STATUS, &dwValue));
 8015708:	f107 031c 	add.w	r3, r7, #28
 801570c:	461a      	mov	r2, r3
 801570e:	2113      	movs	r1, #19
 8015710:	68f8      	ldr	r0, [r7, #12]
 8015712:	f7fa f981 	bl	800fa18 <phhalHw_Pn5180_ReadRegister>
 8015716:	4603      	mov	r3, r0
 8015718:	867b      	strh	r3, [r7, #50]	@ 0x32
 801571a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 801571c:	2b00      	cmp	r3, #0
 801571e:	d001      	beq.n	8015724 <phhalHw_Pn5180_Receive_Int+0x208>
 8015720:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8015722:	e157      	b.n	80159d4 <phhalHw_Pn5180_Receive_Int+0x4b8>

        if(pDataParams->bRxMultiple == PH_ON)
 8015724:	68fb      	ldr	r3, [r7, #12]
 8015726:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801572a:	2b01      	cmp	r3, #1
 801572c:	d110      	bne.n	8015750 <phhalHw_Pn5180_Receive_Int+0x234>
        {
            wTmpBufferLen = (uint16_t)((dwValue & RX_STATUS_RX_NUM_BYTES_RECEIVED_MASK) |
 801572e:	69fb      	ldr	r3, [r7, #28]
 8015730:	b29b      	uxth	r3, r3
 8015732:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015736:	b29a      	uxth	r2, r3
                (((dwValue & RX_STATUS_RX_NUM_FRAMES_RECEIVED_MASK) >>
 8015738:	69fb      	ldr	r3, [r7, #28]
 801573a:	0a5b      	lsrs	r3, r3, #9
            wTmpBufferLen = (uint16_t)((dwValue & RX_STATUS_RX_NUM_BYTES_RECEIVED_MASK) |
 801573c:	b29b      	uxth	r3, r3
 801573e:	f003 030f 	and.w	r3, r3, #15
 8015742:	b29b      	uxth	r3, r3
 8015744:	015b      	lsls	r3, r3, #5
 8015746:	b29b      	uxth	r3, r3
 8015748:	4313      	orrs	r3, r2
 801574a:	b29b      	uxth	r3, r3
 801574c:	847b      	strh	r3, [r7, #34]	@ 0x22
 801574e:	e005      	b.n	801575c <phhalHw_Pn5180_Receive_Int+0x240>
                RX_STATUS_RX_NUM_FRAMES_RECEIVED_POS) * 32U));
        }
        else
        {
            wTmpBufferLen = (uint16_t)(dwValue & RX_STATUS_RX_NUM_BYTES_RECEIVED_MASK);
 8015750:	69fb      	ldr	r3, [r7, #28]
 8015752:	b29b      	uxth	r3, r3
 8015754:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015758:	b29b      	uxth	r3, r3
 801575a:	847b      	strh	r3, [r7, #34]	@ 0x22
        }

        if(wTmpBufferLen != 0U)
 801575c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801575e:	2b00      	cmp	r3, #0
 8015760:	d00c      	beq.n	801577c <phhalHw_Pn5180_Receive_Int+0x260>
        {
            /* Prepare the command for reading the RX FIFO of the Pn5180 */
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_RetrieveRxData(
 8015762:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8015764:	461a      	mov	r2, r3
 8015766:	6879      	ldr	r1, [r7, #4]
 8015768:	68f8      	ldr	r0, [r7, #12]
 801576a:	f7fe f977 	bl	8013a5c <phhalHw_Pn5180_Instr_RetrieveRxData>
 801576e:	4603      	mov	r3, r0
 8015770:	867b      	strh	r3, [r7, #50]	@ 0x32
 8015772:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8015774:	2b00      	cmp	r3, #0
 8015776:	d001      	beq.n	801577c <phhalHw_Pn5180_Receive_Int+0x260>
 8015778:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 801577a:	e12b      	b.n	80159d4 <phhalHw_Pn5180_Receive_Int+0x4b8>
                ppRxBuffer,
                wTmpBufferLen));
        }

        /* Extract RX last bits */
        dwTemp = dwValue & RX_STATUS_RX_NUM_LAST_BITS_MASK;
 801577c:	69fb      	ldr	r3, [r7, #28]
 801577e:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8015782:	62fb      	str	r3, [r7, #44]	@ 0x2c
        dwTemp = dwTemp >> RX_STATUS_RX_NUM_LAST_BITS_POS;
 8015784:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015786:	0b5b      	lsrs	r3, r3, #13
 8015788:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Set RX last bits */
        pDataParams->wAdditionalInfo = (uint16_t)dwTemp;
 801578a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801578c:	b29a      	uxth	r2, r3
 801578e:	68fb      	ldr	r3, [r7, #12]
 8015790:	861a      	strh	r2, [r3, #48]	@ 0x30

        if (0U != (dwValue & RX_STATUS_RX_COLLISION_DETECTED_MASK))
 8015792:	69fb      	ldr	r3, [r7, #28]
 8015794:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8015798:	2b00      	cmp	r3, #0
 801579a:	d044      	beq.n	8015826 <phhalHw_Pn5180_Receive_Int+0x30a>
        {
            if ((wTmpBufferLen == 0U) && ((dwValue & RX_STATUS_RX_COLL_POS_MASK) == 0U))
 801579c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801579e:	2b00      	cmp	r3, #0
 80157a0:	d107      	bne.n	80157b2 <phhalHw_Pn5180_Receive_Int+0x296>
 80157a2:	69fb      	ldr	r3, [r7, #28]
 80157a4:	f003 737e 	and.w	r3, r3, #66584576	@ 0x3f80000
 80157a8:	2b00      	cmp	r3, #0
 80157aa:	d102      	bne.n	80157b2 <phhalHw_Pn5180_Receive_Int+0x296>
            {
                /* No data received */
                status = PH_ERR_IO_TIMEOUT;
 80157ac:	2301      	movs	r3, #1
 80157ae:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80157b0:	e051      	b.n	8015856 <phhalHw_Pn5180_Receive_Int+0x33a>
            }
            else
            {
                status = PH_ERR_COLLISION_ERROR;
 80157b2:	2303      	movs	r3, #3
 80157b4:	87fb      	strh	r3, [r7, #62]	@ 0x3e

                /* Retrieve collision position */
                dwColPos = dwValue & RX_STATUS_RX_COLL_POS_MASK;
 80157b6:	69fb      	ldr	r3, [r7, #28]
 80157b8:	f003 737e 	and.w	r3, r3, #66584576	@ 0x3f80000
 80157bc:	63bb      	str	r3, [r7, #56]	@ 0x38
                dwColPos = dwColPos >> RX_STATUS_RX_COLL_POS_POS;
 80157be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80157c0:	0cdb      	lsrs	r3, r3, #19
 80157c2:	63bb      	str	r3, [r7, #56]	@ 0x38

                /* Restore RX buffer size */
                wTmpBufferSize = wTmpBufferSize + wTmpBufferLen;
 80157c4:	8c3a      	ldrh	r2, [r7, #32]
 80157c6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80157c8:	4413      	add	r3, r2
 80157ca:	b29b      	uxth	r3, r3
 80157cc:	843b      	strh	r3, [r7, #32]
                if (dwColPos > wTmpBufferSize)
 80157ce:	8c3b      	ldrh	r3, [r7, #32]
 80157d0:	461a      	mov	r2, r3
 80157d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80157d4:	4293      	cmp	r3, r2
 80157d6:	d904      	bls.n	80157e2 <phhalHw_Pn5180_Receive_Int+0x2c6>
                {
                    wTmpBufferLen = wTmpBufferSize;
 80157d8:	8c3b      	ldrh	r3, [r7, #32]
 80157da:	847b      	strh	r3, [r7, #34]	@ 0x22
                    status = PH_ERR_BUFFER_OVERFLOW;
 80157dc:	2304      	movs	r3, #4
 80157de:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80157e0:	e004      	b.n	80157ec <phhalHw_Pn5180_Receive_Int+0x2d0>
                }
                else
                {
                    wTmpBufferLen = ((uint16_t)dwColPos >> 3U);
 80157e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80157e4:	b29b      	uxth	r3, r3
 80157e6:	08db      	lsrs	r3, r3, #3
 80157e8:	b29b      	uxth	r3, r3
 80157ea:	847b      	strh	r3, [r7, #34]	@ 0x22
                }

                /* Extracting valid bits from Collision position */
                if(dwColPos >= 8U)
 80157ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80157ee:	2b07      	cmp	r3, #7
 80157f0:	d904      	bls.n	80157fc <phhalHw_Pn5180_Receive_Int+0x2e0>
                {
                    dwValue = dwColPos % 8U ;
 80157f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80157f4:	f003 0307 	and.w	r3, r3, #7
 80157f8:	61fb      	str	r3, [r7, #28]
 80157fa:	e001      	b.n	8015800 <phhalHw_Pn5180_Receive_Int+0x2e4>
                }
                else
                {
                    dwValue = dwColPos;
 80157fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80157fe:	61fb      	str	r3, [r7, #28]
                }

                if (0U != (dwValue))
 8015800:	69fb      	ldr	r3, [r7, #28]
 8015802:	2b00      	cmp	r3, #0
 8015804:	d00a      	beq.n	801581c <phhalHw_Pn5180_Receive_Int+0x300>
                {
                    /* If it is non zero, some valid bits are received */
                    if (wTmpBufferLen == wTmpBufferSize)
 8015806:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8015808:	8c3b      	ldrh	r3, [r7, #32]
 801580a:	429a      	cmp	r2, r3
 801580c:	d102      	bne.n	8015814 <phhalHw_Pn5180_Receive_Int+0x2f8>
                    {
                        status = PH_ERR_BUFFER_OVERFLOW;
 801580e:	2304      	movs	r3, #4
 8015810:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8015812:	e003      	b.n	801581c <phhalHw_Pn5180_Receive_Int+0x300>
                    }
                    else
                    {
                        ++wTmpBufferLen;
 8015814:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8015816:	3301      	adds	r3, #1
 8015818:	b29b      	uxth	r3, r3
 801581a:	847b      	strh	r3, [r7, #34]	@ 0x22
                    }
                }

                /* Store valid bits of last byte */
                pDataParams->wAdditionalInfo = (uint16_t)dwValue;
 801581c:	69fb      	ldr	r3, [r7, #28]
 801581e:	b29a      	uxth	r2, r3
 8015820:	68fb      	ldr	r3, [r7, #12]
 8015822:	861a      	strh	r2, [r3, #48]	@ 0x30
 8015824:	e017      	b.n	8015856 <phhalHw_Pn5180_Receive_Int+0x33a>
            }
        }
        else if (0U != (dwValue & RX_STATUS_RX_DATA_INTEGRITY_ERROR_MASK))
 8015826:	69fb      	ldr	r3, [r7, #28]
 8015828:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 801582c:	2b00      	cmp	r3, #0
 801582e:	d002      	beq.n	8015836 <phhalHw_Pn5180_Receive_Int+0x31a>
        {
            status = PH_ERR_INTEGRITY_ERROR;
 8015830:	2302      	movs	r3, #2
 8015832:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8015834:	e00f      	b.n	8015856 <phhalHw_Pn5180_Receive_Int+0x33a>
        }
        else if (0U != (dwValue & RX_STATUS_RX_PROTOCOL_ERROR_MASK))
 8015836:	69fb      	ldr	r3, [r7, #28]
 8015838:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801583c:	2b00      	cmp	r3, #0
 801583e:	d002      	beq.n	8015846 <phhalHw_Pn5180_Receive_Int+0x32a>
        {
            status = PH_ERR_PROTOCOL_ERROR;
 8015840:	2306      	movs	r3, #6
 8015842:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8015844:	e007      	b.n	8015856 <phhalHw_Pn5180_Receive_Int+0x33a>
        }
        else if (dwTemp != 0x00U && dwTemp != 0x08U)
 8015846:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015848:	2b00      	cmp	r3, #0
 801584a:	d004      	beq.n	8015856 <phhalHw_Pn5180_Receive_Int+0x33a>
 801584c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801584e:	2b08      	cmp	r3, #8
 8015850:	d001      	beq.n	8015856 <phhalHw_Pn5180_Receive_Int+0x33a>
        {
            /* Set incomplete byte status if applicable */
            status =  PH_ERR_SUCCESS_INCOMPLETE_BYTE;
 8015852:	2373      	movs	r3, #115	@ 0x73
 8015854:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        {
            /* For QAC */
        }

#ifndef PN5180_P2P_HW_SYNC_BYTE
        if ((pDataParams->bNfcipMode) == PH_ON && (wTmpBufferLen != 0U))
 8015856:	68fb      	ldr	r3, [r7, #12]
 8015858:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 801585c:	2b01      	cmp	r3, #1
 801585e:	d117      	bne.n	8015890 <phhalHw_Pn5180_Receive_Int+0x374>
 8015860:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8015862:	2b00      	cmp	r3, #0
 8015864:	d014      	beq.n	8015890 <phhalHw_Pn5180_Receive_Int+0x374>
        {
            if(*ppRxBuffer[0] != 0xF0U)
 8015866:	687b      	ldr	r3, [r7, #4]
 8015868:	681b      	ldr	r3, [r3, #0]
 801586a:	781b      	ldrb	r3, [r3, #0]
 801586c:	2bf0      	cmp	r3, #240	@ 0xf0
 801586e:	d002      	beq.n	8015876 <phhalHw_Pn5180_Receive_Int+0x35a>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_IO_TIMEOUT, PH_COMP_HAL);
 8015870:	f240 2301 	movw	r3, #513	@ 0x201
 8015874:	e0ae      	b.n	80159d4 <phhalHw_Pn5180_Receive_Int+0x4b8>
            }
            pTmpBuffer[0] = bBackup;
 8015876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015878:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 801587c:	701a      	strb	r2, [r3, #0]
            (*ppRxBuffer)++;
 801587e:	687b      	ldr	r3, [r7, #4]
 8015880:	681b      	ldr	r3, [r3, #0]
 8015882:	1c5a      	adds	r2, r3, #1
 8015884:	687b      	ldr	r3, [r7, #4]
 8015886:	601a      	str	r2, [r3, #0]
            wTmpBufferLen--;
 8015888:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801588a:	3b01      	subs	r3, #1
 801588c:	b29b      	uxth	r3, r3
 801588e:	847b      	strh	r3, [r7, #34]	@ 0x22
        }
#endif
        /* Store received data length in dataparams */
        pDataParams->wRxBufLen = pDataParams->wRxBufStartPos + wTmpBufferLen;
 8015890:	68fb      	ldr	r3, [r7, #12]
 8015892:	8bda      	ldrh	r2, [r3, #30]
 8015894:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8015896:	4413      	add	r3, r2
 8015898:	b29a      	uxth	r2, r3
 801589a:	68fb      	ldr	r3, [r7, #12]
 801589c:	835a      	strh	r2, [r3, #26]

        if (ppRxBuffer != NULL)
 801589e:	687b      	ldr	r3, [r7, #4]
 80158a0:	2b00      	cmp	r3, #0
 80158a2:	d005      	beq.n	80158b0 <phhalHw_Pn5180_Receive_Int+0x394>
        {
            *ppRxBuffer = pDataParams->pRxBuffer  + wIndex;;
 80158a4:	68fb      	ldr	r3, [r7, #12]
 80158a6:	695a      	ldr	r2, [r3, #20]
 80158a8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80158aa:	441a      	add	r2, r3
 80158ac:	687b      	ldr	r3, [r7, #4]
 80158ae:	601a      	str	r2, [r3, #0]
        }

        if (pRxLength != NULL)
 80158b0:	683b      	ldr	r3, [r7, #0]
 80158b2:	2b00      	cmp	r3, #0
 80158b4:	d003      	beq.n	80158be <phhalHw_Pn5180_Receive_Int+0x3a2>
        {
            *pRxLength = pDataParams->wRxBufLen;
 80158b6:	68fb      	ldr	r3, [r7, #12]
 80158b8:	8b5a      	ldrh	r2, [r3, #26]
 80158ba:	683b      	ldr	r3, [r7, #0]
 80158bc:	801a      	strh	r2, [r3, #0]
        }

        if(pDataParams->bJewelActivated == PH_ON && ((status == PH_ERR_SUCCESS) || ( status & PH_ERR_MASK) == PH_ERR_SUCCESS_INCOMPLETE_BYTE))
 80158be:	68fb      	ldr	r3, [r7, #12]
 80158c0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80158c4:	2b01      	cmp	r3, #1
 80158c6:	d169      	bne.n	801599c <phhalHw_Pn5180_Receive_Int+0x480>
 80158c8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80158ca:	2b00      	cmp	r3, #0
 80158cc:	d003      	beq.n	80158d6 <phhalHw_Pn5180_Receive_Int+0x3ba>
 80158ce:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80158d0:	b2db      	uxtb	r3, r3
 80158d2:	2b73      	cmp	r3, #115	@ 0x73
 80158d4:	d162      	bne.n	801599c <phhalHw_Pn5180_Receive_Int+0x480>
        {
            do
            {
                if ((ppRxBuffer != NULL) && (pRxLength != NULL))
 80158d6:	687b      	ldr	r3, [r7, #4]
 80158d8:	2b00      	cmp	r3, #0
 80158da:	d025      	beq.n	8015928 <phhalHw_Pn5180_Receive_Int+0x40c>
 80158dc:	683b      	ldr	r3, [r7, #0]
 80158de:	2b00      	cmp	r3, #0
 80158e0:	d022      	beq.n	8015928 <phhalHw_Pn5180_Receive_Int+0x40c>
                {
                    /*remove parity of the received data-as harware's parity is off*/
                    statusTmp = phTools_DecodeParity(
 80158e2:	687b      	ldr	r3, [r7, #4]
 80158e4:	6818      	ldr	r0, [r3, #0]
 80158e6:	683b      	ldr	r3, [r7, #0]
 80158e8:	881c      	ldrh	r4, [r3, #0]
                        PH_TOOLS_PARITY_OPTION_ODD ,
                        *ppRxBuffer,
                        *pRxLength,
                        (uint8_t)pDataParams->wAdditionalInfo,
 80158ea:	68fb      	ldr	r3, [r7, #12]
 80158ec:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
                    statusTmp = phTools_DecodeParity(
 80158ee:	b2dd      	uxtb	r5, r3
 80158f0:	683b      	ldr	r3, [r7, #0]
 80158f2:	881b      	ldrh	r3, [r3, #0]
 80158f4:	687a      	ldr	r2, [r7, #4]
 80158f6:	6812      	ldr	r2, [r2, #0]
 80158f8:	f107 0117 	add.w	r1, r7, #23
 80158fc:	9103      	str	r1, [sp, #12]
 80158fe:	f107 0122 	add.w	r1, r7, #34	@ 0x22
 8015902:	9102      	str	r1, [sp, #8]
 8015904:	9201      	str	r2, [sp, #4]
 8015906:	9300      	str	r3, [sp, #0]
 8015908:	462b      	mov	r3, r5
 801590a:	4622      	mov	r2, r4
 801590c:	4601      	mov	r1, r0
 801590e:	2001      	movs	r0, #1
 8015910:	f7f3 ff0e 	bl	8009730 <phTools_DecodeParity>
 8015914:	4603      	mov	r3, r0
 8015916:	867b      	strh	r3, [r7, #50]	@ 0x32
                        *ppRxBuffer,
                        &wTmpBufferLen,
                        &bBitlen);

                    /* Return error if there is a Parity error */
                    if ((statusTmp & PH_ERR_MASK) != PH_ERR_SUCCESS)
 8015918:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 801591a:	b2db      	uxtb	r3, r3
 801591c:	2b00      	cmp	r3, #0
 801591e:	d003      	beq.n	8015928 <phhalHw_Pn5180_Receive_Int+0x40c>
                    {
                        status = statusTmp & PH_ERR_MASK;
 8015920:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8015922:	b2db      	uxtb	r3, r3
 8015924:	87fb      	strh	r3, [r7, #62]	@ 0x3e
                        break;
 8015926:	e039      	b.n	801599c <phhalHw_Pn5180_Receive_Int+0x480>
                    }
                }
                /* Check for response length
                * For Type 1 tag, valid minimum response length is 4 */
                if((wTmpBufferLen >= 4U) && (ppRxBuffer != NULL) && (pRxLength != NULL))
 8015928:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801592a:	2b03      	cmp	r3, #3
 801592c:	d933      	bls.n	8015996 <phhalHw_Pn5180_Receive_Int+0x47a>
 801592e:	687b      	ldr	r3, [r7, #4]
 8015930:	2b00      	cmp	r3, #0
 8015932:	d030      	beq.n	8015996 <phhalHw_Pn5180_Receive_Int+0x47a>
 8015934:	683b      	ldr	r3, [r7, #0]
 8015936:	2b00      	cmp	r3, #0
 8015938:	d02d      	beq.n	8015996 <phhalHw_Pn5180_Receive_Int+0x47a>
                {
                    /*verify Crc_B for the received data*/
                    PH_CHECK_SUCCESS_FCT(statusTmp,phTools_ComputeCrc_B( *ppRxBuffer, wTmpBufferLen-2, aCrc));
 801593a:	687b      	ldr	r3, [r7, #4]
 801593c:	681b      	ldr	r3, [r3, #0]
 801593e:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8015940:	3a02      	subs	r2, #2
 8015942:	4611      	mov	r1, r2
 8015944:	f107 0214 	add.w	r2, r7, #20
 8015948:	4618      	mov	r0, r3
 801594a:	f7f4 f870 	bl	8009a2e <phTools_ComputeCrc_B>
 801594e:	4603      	mov	r3, r0
 8015950:	867b      	strh	r3, [r7, #50]	@ 0x32
 8015952:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8015954:	2b00      	cmp	r3, #0
 8015956:	d001      	beq.n	801595c <phhalHw_Pn5180_Receive_Int+0x440>
 8015958:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 801595a:	e03b      	b.n	80159d4 <phhalHw_Pn5180_Receive_Int+0x4b8>
                    if((aCrc[0] != ((*ppRxBuffer)[wTmpBufferLen - 2U])) || (aCrc[1] != ((*ppRxBuffer)[wTmpBufferLen - 1U])))
 801595c:	7d3a      	ldrb	r2, [r7, #20]
 801595e:	687b      	ldr	r3, [r7, #4]
 8015960:	6819      	ldr	r1, [r3, #0]
 8015962:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8015964:	3b02      	subs	r3, #2
 8015966:	440b      	add	r3, r1
 8015968:	781b      	ldrb	r3, [r3, #0]
 801596a:	429a      	cmp	r2, r3
 801596c:	d108      	bne.n	8015980 <phhalHw_Pn5180_Receive_Int+0x464>
 801596e:	7d7a      	ldrb	r2, [r7, #21]
 8015970:	687b      	ldr	r3, [r7, #4]
 8015972:	6819      	ldr	r1, [r3, #0]
 8015974:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8015976:	3b01      	subs	r3, #1
 8015978:	440b      	add	r3, r1
 801597a:	781b      	ldrb	r3, [r3, #0]
 801597c:	429a      	cmp	r2, r3
 801597e:	d002      	beq.n	8015986 <phhalHw_Pn5180_Receive_Int+0x46a>
                    {
                        status = PH_ERR_INTEGRITY_ERROR;
 8015980:	2302      	movs	r3, #2
 8015982:	87fb      	strh	r3, [r7, #62]	@ 0x3e
                        break;
 8015984:	e00a      	b.n	801599c <phhalHw_Pn5180_Receive_Int+0x480>
                    }
                    else
                    {
                        /* subtract CRC from Rx buffer */
                        *pRxLength = wTmpBufferLen - 2U;
 8015986:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8015988:	3b02      	subs	r3, #2
 801598a:	b29a      	uxth	r2, r3
 801598c:	683b      	ldr	r3, [r7, #0]
 801598e:	801a      	strh	r2, [r3, #0]
                        status = PH_ERR_SUCCESS;
 8015990:	2300      	movs	r3, #0
 8015992:	87fb      	strh	r3, [r7, #62]	@ 0x3e
                    if((aCrc[0] != ((*ppRxBuffer)[wTmpBufferLen - 2U])) || (aCrc[1] != ((*ppRxBuffer)[wTmpBufferLen - 1U])))
 8015994:	e002      	b.n	801599c <phhalHw_Pn5180_Receive_Int+0x480>
                    }
                }
                else
                {
                    status = PH_ERR_PROTOCOL_ERROR;
 8015996:	2306      	movs	r3, #6
 8015998:	87fb      	strh	r3, [r7, #62]	@ 0x3e
                    break;
 801599a:	bf00      	nop
                }
            }while (FALSE);
        }

        if (wTmpBufferLen > PHHAL_HW_PN5180_MAX_FSD)  // Frame Size > FSD
 801599c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801599e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80159a2:	d907      	bls.n	80159b4 <phhalHw_Pn5180_Receive_Int+0x498>
        {
            status = PH_ERR_BUFFER_OVERFLOW;
 80159a4:	2304      	movs	r3, #4
 80159a6:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        if (wTmpBufferLen > PHHAL_HW_PN5180_MAX_FSD)  // Frame Size > FSD
 80159a8:	e004      	b.n	80159b4 <phhalHw_Pn5180_Receive_Int+0x498>
        }
    }
    else
    {
        if(PH_ERR_SUCCESS == status)
 80159aa:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80159ac:	2b00      	cmp	r3, #0
 80159ae:	d101      	bne.n	80159b4 <phhalHw_Pn5180_Receive_Int+0x498>
        {
            status = PH_ERR_INTERNAL_ERROR;
 80159b0:	237f      	movs	r3, #127	@ 0x7f
 80159b2:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        }
    }

    return PH_ADD_COMPCODE(status, PH_COMP_HAL);
 80159b4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80159b6:	2b00      	cmp	r3, #0
 80159b8:	d00b      	beq.n	80159d2 <phhalHw_Pn5180_Receive_Int+0x4b6>
 80159ba:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80159bc:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80159c0:	2b00      	cmp	r3, #0
 80159c2:	d106      	bne.n	80159d2 <phhalHw_Pn5180_Receive_Int+0x4b6>
 80159c4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80159c6:	b2db      	uxtb	r3, r3
 80159c8:	b29b      	uxth	r3, r3
 80159ca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80159ce:	b29b      	uxth	r3, r3
 80159d0:	e000      	b.n	80159d4 <phhalHw_Pn5180_Receive_Int+0x4b8>
 80159d2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
}
 80159d4:	4618      	mov	r0, r3
 80159d6:	3740      	adds	r7, #64	@ 0x40
 80159d8:	46bd      	mov	sp, r7
 80159da:	bdb0      	pop	{r4, r5, r7, pc}

080159dc <phhalHw_Pn5180_Int_IdleCommand>:

phStatus_t phhalHw_Pn5180_Int_IdleCommand(phhalHw_Pn5180_DataParams_t * pDataParams)
{
 80159dc:	b580      	push	{r7, lr}
 80159de:	b084      	sub	sp, #16
 80159e0:	af00      	add	r7, sp, #0
 80159e2:	6078      	str	r0, [r7, #4]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterAndMask(
 80159e4:	f06f 0207 	mvn.w	r2, #7
 80159e8:	2100      	movs	r1, #0
 80159ea:	6878      	ldr	r0, [r7, #4]
 80159ec:	f7fd fcfe 	bl	80133ec <phhalHw_Pn5180_Instr_WriteRegisterAndMask>
 80159f0:	4603      	mov	r3, r0
 80159f2:	81fb      	strh	r3, [r7, #14]
 80159f4:	89fb      	ldrh	r3, [r7, #14]
 80159f6:	2b00      	cmp	r3, #0
 80159f8:	d001      	beq.n	80159fe <phhalHw_Pn5180_Int_IdleCommand+0x22>
 80159fa:	89fb      	ldrh	r3, [r7, #14]
 80159fc:	e00c      	b.n	8015a18 <phhalHw_Pn5180_Int_IdleCommand+0x3c>
        pDataParams,
        SYSTEM_CONFIG,
        (uint32_t)~(SYSTEM_CONFIG_COMMAND_MASK)));
#ifndef _WIN32
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegister(pDataParams, IRQ_SET_CLEAR, IRQ_SET_CLEAR_IDLE_IRQ_CLR_MASK));
 80159fe:	2204      	movs	r2, #4
 8015a00:	2103      	movs	r1, #3
 8015a02:	6878      	ldr	r0, [r7, #4]
 8015a04:	f7fd fc06 	bl	8013214 <phhalHw_Pn5180_Instr_WriteRegister>
 8015a08:	4603      	mov	r3, r0
 8015a0a:	81fb      	strh	r3, [r7, #14]
 8015a0c:	89fb      	ldrh	r3, [r7, #14]
 8015a0e:	2b00      	cmp	r3, #0
 8015a10:	d001      	beq.n	8015a16 <phhalHw_Pn5180_Int_IdleCommand+0x3a>
 8015a12:	89fb      	ldrh	r3, [r7, #14]
 8015a14:	e000      	b.n	8015a18 <phhalHw_Pn5180_Int_IdleCommand+0x3c>
#endif

    return PH_ERR_SUCCESS;
 8015a16:	2300      	movs	r3, #0
}
 8015a18:	4618      	mov	r0, r3
 8015a1a:	3710      	adds	r7, #16
 8015a1c:	46bd      	mov	sp, r7
 8015a1e:	bd80      	pop	{r7, pc}

08015a20 <phhalHw_Pn5180_Int_LoadCommand>:

phStatus_t phhalHw_Pn5180_Int_LoadCommand(phhalHw_Pn5180_DataParams_t * pDataParams, uint8_t bCmd)
{
 8015a20:	b580      	push	{r7, lr}
 8015a22:	b088      	sub	sp, #32
 8015a24:	af00      	add	r7, sp, #0
 8015a26:	6078      	str	r0, [r7, #4]
 8015a28:	460b      	mov	r3, r1
 8015a2a:	70fb      	strb	r3, [r7, #3]

    uint8_t     PH_MEMLOC_BUF wRegTypeValueSets[12];
    uint16_t    PH_MEMLOC_REM wSizeOfRegTypeValueSets;
    uint32_t    PH_MEMLOC_REM dwTemp;

    wSizeOfRegTypeValueSets = 0U;
 8015a2c:	2300      	movs	r3, #0
 8015a2e:	83fb      	strh	r3, [r7, #30]

    /*Clear the Bits of TX_CONFIG_TX_STOP_SYMBOL_MASK*/
    dwTemp = (uint32_t) ~( SYSTEM_CONFIG_COMMAND_MASK );
 8015a30:	f06f 0307 	mvn.w	r3, #7
 8015a34:	61bb      	str	r3, [r7, #24]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = SYSTEM_CONFIG;
 8015a36:	8bfb      	ldrh	r3, [r7, #30]
 8015a38:	1c5a      	adds	r2, r3, #1
 8015a3a:	83fa      	strh	r2, [r7, #30]
 8015a3c:	3320      	adds	r3, #32
 8015a3e:	443b      	add	r3, r7
 8015a40:	2200      	movs	r2, #0
 8015a42:	f803 2c18 	strb.w	r2, [r3, #-24]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = PHHAL_HW_PN5180_WRITE_MULTIPLE_TYPE_WRITE_AND_MASK;
 8015a46:	8bfb      	ldrh	r3, [r7, #30]
 8015a48:	1c5a      	adds	r2, r3, #1
 8015a4a:	83fa      	strh	r2, [r7, #30]
 8015a4c:	3320      	adds	r3, #32
 8015a4e:	443b      	add	r3, r7
 8015a50:	2203      	movs	r2, #3
 8015a52:	f803 2c18 	strb.w	r2, [r3, #-24]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp);
 8015a56:	8bfb      	ldrh	r3, [r7, #30]
 8015a58:	1c5a      	adds	r2, r3, #1
 8015a5a:	83fa      	strh	r2, [r7, #30]
 8015a5c:	69ba      	ldr	r2, [r7, #24]
 8015a5e:	b2d2      	uxtb	r2, r2
 8015a60:	3320      	adds	r3, #32
 8015a62:	443b      	add	r3, r7
 8015a64:	f803 2c18 	strb.w	r2, [r3, #-24]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>> 8U);
 8015a68:	69bb      	ldr	r3, [r7, #24]
 8015a6a:	0a1a      	lsrs	r2, r3, #8
 8015a6c:	8bfb      	ldrh	r3, [r7, #30]
 8015a6e:	1c59      	adds	r1, r3, #1
 8015a70:	83f9      	strh	r1, [r7, #30]
 8015a72:	b2d2      	uxtb	r2, r2
 8015a74:	3320      	adds	r3, #32
 8015a76:	443b      	add	r3, r7
 8015a78:	f803 2c18 	strb.w	r2, [r3, #-24]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>> 16U);
 8015a7c:	69bb      	ldr	r3, [r7, #24]
 8015a7e:	0c1a      	lsrs	r2, r3, #16
 8015a80:	8bfb      	ldrh	r3, [r7, #30]
 8015a82:	1c59      	adds	r1, r3, #1
 8015a84:	83f9      	strh	r1, [r7, #30]
 8015a86:	b2d2      	uxtb	r2, r2
 8015a88:	3320      	adds	r3, #32
 8015a8a:	443b      	add	r3, r7
 8015a8c:	f803 2c18 	strb.w	r2, [r3, #-24]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>> 24U);
 8015a90:	69bb      	ldr	r3, [r7, #24]
 8015a92:	0e1a      	lsrs	r2, r3, #24
 8015a94:	8bfb      	ldrh	r3, [r7, #30]
 8015a96:	1c59      	adds	r1, r3, #1
 8015a98:	83f9      	strh	r1, [r7, #30]
 8015a9a:	b2d2      	uxtb	r2, r2
 8015a9c:	3320      	adds	r3, #32
 8015a9e:	443b      	add	r3, r7
 8015aa0:	f803 2c18 	strb.w	r2, [r3, #-24]

    /*Set the new value  */
    dwTemp = ((uint32_t)bCmd & SYSTEM_CONFIG_COMMAND_MASK);
 8015aa4:	78fb      	ldrb	r3, [r7, #3]
 8015aa6:	f003 0307 	and.w	r3, r3, #7
 8015aaa:	61bb      	str	r3, [r7, #24]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = SYSTEM_CONFIG;
 8015aac:	8bfb      	ldrh	r3, [r7, #30]
 8015aae:	1c5a      	adds	r2, r3, #1
 8015ab0:	83fa      	strh	r2, [r7, #30]
 8015ab2:	3320      	adds	r3, #32
 8015ab4:	443b      	add	r3, r7
 8015ab6:	2200      	movs	r2, #0
 8015ab8:	f803 2c18 	strb.w	r2, [r3, #-24]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = PHHAL_HW_PN5180_WRITE_MULTIPLE_TYPE_WRITE_OR_MASK;
 8015abc:	8bfb      	ldrh	r3, [r7, #30]
 8015abe:	1c5a      	adds	r2, r3, #1
 8015ac0:	83fa      	strh	r2, [r7, #30]
 8015ac2:	3320      	adds	r3, #32
 8015ac4:	443b      	add	r3, r7
 8015ac6:	2202      	movs	r2, #2
 8015ac8:	f803 2c18 	strb.w	r2, [r3, #-24]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp);
 8015acc:	8bfb      	ldrh	r3, [r7, #30]
 8015ace:	1c5a      	adds	r2, r3, #1
 8015ad0:	83fa      	strh	r2, [r7, #30]
 8015ad2:	69ba      	ldr	r2, [r7, #24]
 8015ad4:	b2d2      	uxtb	r2, r2
 8015ad6:	3320      	adds	r3, #32
 8015ad8:	443b      	add	r3, r7
 8015ada:	f803 2c18 	strb.w	r2, [r3, #-24]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>> 8U);
 8015ade:	69bb      	ldr	r3, [r7, #24]
 8015ae0:	0a1a      	lsrs	r2, r3, #8
 8015ae2:	8bfb      	ldrh	r3, [r7, #30]
 8015ae4:	1c59      	adds	r1, r3, #1
 8015ae6:	83f9      	strh	r1, [r7, #30]
 8015ae8:	b2d2      	uxtb	r2, r2
 8015aea:	3320      	adds	r3, #32
 8015aec:	443b      	add	r3, r7
 8015aee:	f803 2c18 	strb.w	r2, [r3, #-24]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>> 16U);
 8015af2:	69bb      	ldr	r3, [r7, #24]
 8015af4:	0c1a      	lsrs	r2, r3, #16
 8015af6:	8bfb      	ldrh	r3, [r7, #30]
 8015af8:	1c59      	adds	r1, r3, #1
 8015afa:	83f9      	strh	r1, [r7, #30]
 8015afc:	b2d2      	uxtb	r2, r2
 8015afe:	3320      	adds	r3, #32
 8015b00:	443b      	add	r3, r7
 8015b02:	f803 2c18 	strb.w	r2, [r3, #-24]
    wRegTypeValueSets[wSizeOfRegTypeValueSets++] = (uint8_t)(dwTemp>> 24U);
 8015b06:	69bb      	ldr	r3, [r7, #24]
 8015b08:	0e1a      	lsrs	r2, r3, #24
 8015b0a:	8bfb      	ldrh	r3, [r7, #30]
 8015b0c:	1c59      	adds	r1, r3, #1
 8015b0e:	83f9      	strh	r1, [r7, #30]
 8015b10:	b2d2      	uxtb	r2, r2
 8015b12:	3320      	adds	r3, #32
 8015b14:	443b      	add	r3, r7
 8015b16:	f803 2c18 	strb.w	r2, [r3, #-24]

    /*Send the array to the IC*/
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegisterMultiple(pDataParams,  wRegTypeValueSets, wSizeOfRegTypeValueSets));
 8015b1a:	8bfa      	ldrh	r2, [r7, #30]
 8015b1c:	f107 0308 	add.w	r3, r7, #8
 8015b20:	4619      	mov	r1, r3
 8015b22:	6878      	ldr	r0, [r7, #4]
 8015b24:	f7fd fcd8 	bl	80134d8 <phhalHw_Pn5180_Instr_WriteRegisterMultiple>
 8015b28:	4603      	mov	r3, r0
 8015b2a:	82fb      	strh	r3, [r7, #22]
 8015b2c:	8afb      	ldrh	r3, [r7, #22]
 8015b2e:	2b00      	cmp	r3, #0
 8015b30:	d001      	beq.n	8015b36 <phhalHw_Pn5180_Int_LoadCommand+0x116>
 8015b32:	8afb      	ldrh	r3, [r7, #22]
 8015b34:	e000      	b.n	8015b38 <phhalHw_Pn5180_Int_LoadCommand+0x118>

    return PH_ERR_SUCCESS;
 8015b36:	2300      	movs	r3, #0

}
 8015b38:	4618      	mov	r0, r3
 8015b3a:	3720      	adds	r7, #32
 8015b3c:	46bd      	mov	sp, r7
 8015b3e:	bd80      	pop	{r7, pc}

08015b40 <phhalHw_Pn5180_WaitIrq>:
    uint8_t bEnableIrq,
    uint8_t bWaitUntilPowerUp,
    uint32_t dwIrqWaitFor,
    uint32_t * dwIrqReg
    )
{
 8015b40:	b580      	push	{r7, lr}
 8015b42:	b088      	sub	sp, #32
 8015b44:	af00      	add	r7, sp, #0
 8015b46:	60f8      	str	r0, [r7, #12]
 8015b48:	607b      	str	r3, [r7, #4]
 8015b4a:	460b      	mov	r3, r1
 8015b4c:	72fb      	strb	r3, [r7, #11]
 8015b4e:	4613      	mov	r3, r2
 8015b50:	72bb      	strb	r3, [r7, #10]
    phStatus_t PH_MEMLOC_REM statusTmp;
    uint32_t   PH_MEMLOC_REM dwRegister;
    phOsal_EventBits_t PH_MEMLOC_REM tReceivedEvents;

    /* Parameter check */
    if (0U == (dwIrqWaitFor))
 8015b52:	687b      	ldr	r3, [r7, #4]
 8015b54:	2b00      	cmp	r3, #0
 8015b56:	d102      	bne.n	8015b5e <phhalHw_Pn5180_WaitIrq+0x1e>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INTERNAL_ERROR, PH_COMP_HAL);
 8015b58:	f240 237f 	movw	r3, #639	@ 0x27f
 8015b5c:	e04a      	b.n	8015bf4 <phhalHw_Pn5180_WaitIrq+0xb4>
        /* Need to add power up behaviour */
    }

    /* If Test Bus is enabled, we should not relay on IRQ Pin
     * instead poll on IRQ Status register. */
    if ( pDataParams->bIsTestBusEnabled == PH_ON)
 8015b5e:	68fb      	ldr	r3, [r7, #12]
 8015b60:	f893 3180 	ldrb.w	r3, [r3, #384]	@ 0x180
 8015b64:	2b01      	cmp	r3, #1
 8015b66:	d103      	bne.n	8015b70 <phhalHw_Pn5180_WaitIrq+0x30>
    {
        /* Test Bus is enabled */
        bEnableIrq &= (uint8_t)~(uint8_t)PHHAL_HW_CHECK_IRQ_PIN_MASK;
 8015b68:	7afb      	ldrb	r3, [r7, #11]
 8015b6a:	f023 0301 	bic.w	r3, r3, #1
 8015b6e:	72fb      	strb	r3, [r7, #11]
        do
        {
#ifndef _WIN32
            /* If Test Bus is enabled, we should avoid polling on registers
             * continuously as we put SPI noise on RF. */
            if ( pDataParams->bIsTestBusEnabled == PH_ON)
 8015b70:	68fb      	ldr	r3, [r7, #12]
 8015b72:	f893 3180 	ldrb.w	r3, [r3, #384]	@ 0x180
 8015b76:	2b01      	cmp	r3, #1
 8015b78:	d114      	bne.n	8015ba4 <phhalHw_Pn5180_WaitIrq+0x64>
            {
                if (pDataParams->wWaitIRQDelayWithTestBus == 0x00U)
 8015b7a:	68fb      	ldr	r3, [r7, #12]
 8015b7c:	f8b3 3182 	ldrh.w	r3, [r3, #386]	@ 0x182
 8015b80:	2b00      	cmp	r3, #0
 8015b82:	d106      	bne.n	8015b92 <phhalHw_Pn5180_WaitIrq+0x52>
                {
                    /* Wait for atleast 1milli sec. */
                    phDriver_TimerStart(PH_DRIVER_TIMER_MILLI_SECS, 0x01U, NULL);
 8015b84:	2200      	movs	r2, #0
 8015b86:	2101      	movs	r1, #1
 8015b88:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8015b8c:	f006 fab8 	bl	801c100 <phDriver_TimerStart>
 8015b90:	e008      	b.n	8015ba4 <phhalHw_Pn5180_WaitIrq+0x64>
                }
                else
                {
                    phDriver_TimerStart(PH_DRIVER_TIMER_MILLI_SECS, pDataParams->wWaitIRQDelayWithTestBus, NULL);
 8015b92:	68fb      	ldr	r3, [r7, #12]
 8015b94:	f8b3 3182 	ldrh.w	r3, [r3, #386]	@ 0x182
 8015b98:	2200      	movs	r2, #0
 8015b9a:	4619      	mov	r1, r3
 8015b9c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8015ba0:	f006 faae 	bl	801c100 <phDriver_TimerStart>
                }
            }
#endif
            /* Read the IRQ register and check if the interrupt has occured */
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_ReadRegister(pDataParams, IRQ_STATUS, &dwRegister));
 8015ba4:	f107 0318 	add.w	r3, r7, #24
 8015ba8:	461a      	mov	r2, r3
 8015baa:	2102      	movs	r1, #2
 8015bac:	68f8      	ldr	r0, [r7, #12]
 8015bae:	f7fd fd45 	bl	801363c <phhalHw_Pn5180_Instr_ReadRegister>
 8015bb2:	4603      	mov	r3, r0
 8015bb4:	83fb      	strh	r3, [r7, #30]
 8015bb6:	8bfb      	ldrh	r3, [r7, #30]
 8015bb8:	2b00      	cmp	r3, #0
 8015bba:	d001      	beq.n	8015bc0 <phhalHw_Pn5180_WaitIrq+0x80>
 8015bbc:	8bfb      	ldrh	r3, [r7, #30]
 8015bbe:	e019      	b.n	8015bf4 <phhalHw_Pn5180_WaitIrq+0xb4>
        }while((0U == ((dwRegister & dwIrqWaitFor))));
 8015bc0:	69ba      	ldr	r2, [r7, #24]
 8015bc2:	687b      	ldr	r3, [r7, #4]
 8015bc4:	4013      	ands	r3, r2
 8015bc6:	2b00      	cmp	r3, #0
 8015bc8:	d0d2      	beq.n	8015b70 <phhalHw_Pn5180_WaitIrq+0x30>

        /* Store the state of status register */
        *dwIrqReg = dwRegister;
 8015bca:	69ba      	ldr	r2, [r7, #24]
 8015bcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015bce:	601a      	str	r2, [r3, #0]

        if ((bEnableIrq & PHHAL_HW_DISABLE_IRQ_CLEAR_MASK) == PH_OFF)
 8015bd0:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8015bd4:	2b00      	cmp	r3, #0
 8015bd6:	db0c      	blt.n	8015bf2 <phhalHw_Pn5180_WaitIrq+0xb2>
        {
            /* Clear all Interrupts for e.g Tx interrupt during receive */
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Pn5180_Instr_WriteRegister(pDataParams, IRQ_SET_CLEAR, dwRegister));
 8015bd8:	69bb      	ldr	r3, [r7, #24]
 8015bda:	461a      	mov	r2, r3
 8015bdc:	2103      	movs	r1, #3
 8015bde:	68f8      	ldr	r0, [r7, #12]
 8015be0:	f7fd fb18 	bl	8013214 <phhalHw_Pn5180_Instr_WriteRegister>
 8015be4:	4603      	mov	r3, r0
 8015be6:	83fb      	strh	r3, [r7, #30]
 8015be8:	8bfb      	ldrh	r3, [r7, #30]
 8015bea:	2b00      	cmp	r3, #0
 8015bec:	d001      	beq.n	8015bf2 <phhalHw_Pn5180_WaitIrq+0xb2>
 8015bee:	8bfb      	ldrh	r3, [r7, #30]
 8015bf0:	e000      	b.n	8015bf4 <phhalHw_Pn5180_WaitIrq+0xb4>
        }
    }

    return PH_ERR_SUCCESS;
 8015bf2:	2300      	movs	r3, #0

}
 8015bf4:	4618      	mov	r0, r3
 8015bf6:	3720      	adds	r7, #32
 8015bf8:	46bd      	mov	sp, r7
 8015bfa:	bd80      	pop	{r7, pc}

08015bfc <phpalFelica_Sw_Init>:
phStatus_t phpalFelica_Sw_Init(
                               phpalFelica_Sw_DataParams_t * pDataParams,
                               uint16_t wSizeOfDataParams,
                               void * pHalDataParams
                               )
{
 8015bfc:	b480      	push	{r7}
 8015bfe:	b085      	sub	sp, #20
 8015c00:	af00      	add	r7, sp, #0
 8015c02:	60f8      	str	r0, [r7, #12]
 8015c04:	460b      	mov	r3, r1
 8015c06:	607a      	str	r2, [r7, #4]
 8015c08:	817b      	strh	r3, [r7, #10]
    /* parameter structure length check */
    if (sizeof(phpalFelica_Sw_DataParams_t) != wSizeOfDataParams)
 8015c0a:	897b      	ldrh	r3, [r7, #10]
 8015c0c:	2b20      	cmp	r3, #32
 8015c0e:	d002      	beq.n	8015c16 <phpalFelica_Sw_Init+0x1a>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_PAL_FELICA);
 8015c10:	f44f 6302 	mov.w	r3, #2080	@ 0x820
 8015c14:	e01d      	b.n	8015c52 <phpalFelica_Sw_Init+0x56>
    }
    PH_ASSERT_NULL (pDataParams);
 8015c16:	68fb      	ldr	r3, [r7, #12]
 8015c18:	2b00      	cmp	r3, #0
 8015c1a:	d101      	bne.n	8015c20 <phpalFelica_Sw_Init+0x24>
 8015c1c:	2321      	movs	r3, #33	@ 0x21
 8015c1e:	e018      	b.n	8015c52 <phpalFelica_Sw_Init+0x56>
    PH_ASSERT_NULL (pHalDataParams);
 8015c20:	687b      	ldr	r3, [r7, #4]
 8015c22:	2b00      	cmp	r3, #0
 8015c24:	d101      	bne.n	8015c2a <phpalFelica_Sw_Init+0x2e>
 8015c26:	2321      	movs	r3, #33	@ 0x21
 8015c28:	e013      	b.n	8015c52 <phpalFelica_Sw_Init+0x56>

    /* init private data */
    pDataParams->wId            = PH_COMP_PAL_FELICA | PHPAL_FELICA_SW_ID;
 8015c2a:	68fb      	ldr	r3, [r7, #12]
 8015c2c:	f640 0201 	movw	r2, #2049	@ 0x801
 8015c30:	801a      	strh	r2, [r3, #0]
    pDataParams->pHalDataParams = pHalDataParams;
 8015c32:	68fb      	ldr	r3, [r7, #12]
 8015c34:	687a      	ldr	r2, [r7, #4]
 8015c36:	605a      	str	r2, [r3, #4]
    pDataParams->bIDmPMmValid   = PHPAL_FELICA_SW_IDMPMM_INVALID;
 8015c38:	68fb      	ldr	r3, [r7, #12]
 8015c3a:	2200      	movs	r2, #0
 8015c3c:	769a      	strb	r2, [r3, #26]
    pDataParams->bLength        = 0x00;
 8015c3e:	68fb      	ldr	r3, [r7, #12]
 8015c40:	2200      	movs	r2, #0
 8015c42:	76da      	strb	r2, [r3, #27]
    pDataParams->bRequestCode   = 0x00;
 8015c44:	68fb      	ldr	r3, [r7, #12]
 8015c46:	2200      	movs	r2, #0
 8015c48:	771a      	strb	r2, [r3, #28]
    pDataParams->bPreambleLen   = PHPAL_FELICA_PREAMBLE_LEN_48BITS;
 8015c4a:	68fb      	ldr	r3, [r7, #12]
 8015c4c:	2200      	movs	r2, #0
 8015c4e:	779a      	strb	r2, [r3, #30]

    return PH_ERR_SUCCESS;
 8015c50:	2300      	movs	r3, #0
}
 8015c52:	4618      	mov	r0, r3
 8015c54:	3714      	adds	r7, #20
 8015c56:	46bd      	mov	sp, r7
 8015c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c5c:	4770      	bx	lr
	...

08015c60 <phpalFelica_Sw_ReqC>:
                               uint8_t * pSystemCode,
                               uint8_t  bNumTimeSlots,
                               uint8_t ** ppRxBuffer,
                               uint16_t * pRxLength
                               )
{
 8015c60:	b580      	push	{r7, lr}
 8015c62:	b08c      	sub	sp, #48	@ 0x30
 8015c64:	af02      	add	r7, sp, #8
 8015c66:	60f8      	str	r0, [r7, #12]
 8015c68:	60b9      	str	r1, [r7, #8]
 8015c6a:	603b      	str	r3, [r7, #0]
 8015c6c:	4613      	mov	r3, r2
 8015c6e:	71fb      	strb	r3, [r7, #7]
    phStatus_t  PH_MEMLOC_REM status;
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_MEMLOC_REM aCmd[6];
    uint8_t *   PH_MEMLOC_REM pRxBufferTmp = NULL;
 8015c70:	2300      	movs	r3, #0
 8015c72:	617b      	str	r3, [r7, #20]
    uint16_t    PH_MEMLOC_REM wRxLengthTmp = 0;
 8015c74:	2300      	movs	r3, #0
 8015c76:	827b      	strh	r3, [r7, #18]
    uint16_t    PH_MEMLOC_REM wTimeOutUs;
    uint16_t    PH_MEMLOC_REM wCardType = 0;
 8015c78:	2300      	movs	r3, #0
 8015c7a:	823b      	strh	r3, [r7, #16]
    uint16_t    PH_MEMLOC_REM wTR1ValueUs;

    /* Reset IDm, PMm and RD data*/
    (void)memset(pDataParams->aIDmPMm, 0x00, (PHPAL_FELICA_IDM_LENGTH + PHPAL_FELICA_PMM_LENGTH + PHPAL_FELICA_RD_LENGTH));
 8015c7c:	68fb      	ldr	r3, [r7, #12]
 8015c7e:	3308      	adds	r3, #8
 8015c80:	2212      	movs	r2, #18
 8015c82:	2100      	movs	r1, #0
 8015c84:	4618      	mov	r0, r3
 8015c86:	f00c fcd5 	bl	8022634 <memset>
    /* Reset validity of stored card IDs */
    pDataParams->bIDmPMmValid = PHPAL_FELICA_SW_IDMPMM_INVALID;
 8015c8a:	68fb      	ldr	r3, [r7, #12]
 8015c8c:	2200      	movs	r2, #0
 8015c8e:	769a      	strb	r2, [r3, #26]

    /* Reset received frame count */
    pDataParams->bTotalFrames = 0;
 8015c90:	68fb      	ldr	r3, [r7, #12]
 8015c92:	2200      	movs	r2, #0
 8015c94:	775a      	strb	r2, [r3, #29]

    /* parameter check and timeout setting */
    if(!((bNumTimeSlots == PHPAL_FELICA_NUMSLOTS_1) ||
 8015c96:	79fb      	ldrb	r3, [r7, #7]
 8015c98:	2b00      	cmp	r3, #0
 8015c9a:	d00e      	beq.n	8015cba <phpalFelica_Sw_ReqC+0x5a>
 8015c9c:	79fb      	ldrb	r3, [r7, #7]
 8015c9e:	2b01      	cmp	r3, #1
 8015ca0:	d00b      	beq.n	8015cba <phpalFelica_Sw_ReqC+0x5a>
        (bNumTimeSlots == PHPAL_FELICA_NUMSLOTS_2) ||
 8015ca2:	79fb      	ldrb	r3, [r7, #7]
 8015ca4:	2b03      	cmp	r3, #3
 8015ca6:	d008      	beq.n	8015cba <phpalFelica_Sw_ReqC+0x5a>
        (bNumTimeSlots == PHPAL_FELICA_NUMSLOTS_4) ||
 8015ca8:	79fb      	ldrb	r3, [r7, #7]
 8015caa:	2b07      	cmp	r3, #7
 8015cac:	d005      	beq.n	8015cba <phpalFelica_Sw_ReqC+0x5a>
    if(!((bNumTimeSlots == PHPAL_FELICA_NUMSLOTS_1) ||
 8015cae:	79fb      	ldrb	r3, [r7, #7]
 8015cb0:	2b0f      	cmp	r3, #15
 8015cb2:	d002      	beq.n	8015cba <phpalFelica_Sw_ReqC+0x5a>
        (bNumTimeSlots == PHPAL_FELICA_NUMSLOTS_8) ||
        (bNumTimeSlots == PHPAL_FELICA_NUMSLOTS_16))
      )
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_FELICA);
 8015cb4:	f640 0321 	movw	r3, #2081	@ 0x821
 8015cb8:	e0e2      	b.n	8015e80 <phpalFelica_Sw_ReqC+0x220>
    }
    else
    {
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_GetConfig(
 8015cba:	68fb      	ldr	r3, [r7, #12]
 8015cbc:	685b      	ldr	r3, [r3, #4]
 8015cbe:	f107 0210 	add.w	r2, r7, #16
 8015cc2:	2121      	movs	r1, #33	@ 0x21
 8015cc4:	4618      	mov	r0, r3
 8015cc6:	f7fc f885 	bl	8011dd4 <phhalHw_Pn5180_GetConfig>
 8015cca:	4603      	mov	r3, r0
 8015ccc:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8015cce:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8015cd0:	2b00      	cmp	r3, #0
 8015cd2:	d001      	beq.n	8015cd8 <phpalFelica_Sw_ReqC+0x78>
 8015cd4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8015cd6:	e0d3      	b.n	8015e80 <phpalFelica_Sw_ReqC+0x220>
            PHHAL_HW_CONFIG_CARD_TYPE,
            &wCardType));
        /* NFC Forum Digital Protocol Technical Specification v2.3
         * 8.7.1.3 : wTimeOutUs = FDTF,LISTEN,SENSF_REQ(TSN+1U) - TR1 + (delta)TF,POLL
         * Using TR1 value @212kbps */
        if ((wCardType != PHHAL_HW_CARDTYPE_FELICA_212) && (wCardType != PHHAL_HW_CARDTYPE_FELICA_424))
 8015cd8:	8a3b      	ldrh	r3, [r7, #16]
 8015cda:	2b03      	cmp	r3, #3
 8015cdc:	d005      	beq.n	8015cea <phpalFelica_Sw_ReqC+0x8a>
 8015cde:	8a3b      	ldrh	r3, [r7, #16]
 8015ce0:	2b0a      	cmp	r3, #10
 8015ce2:	d002      	beq.n	8015cea <phpalFelica_Sw_ReqC+0x8a>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_USE_CONDITION, PH_COMP_PAL_FELICA);
 8015ce4:	f640 0325 	movw	r3, #2085	@ 0x825
 8015ce8:	e0ca      	b.n	8015e80 <phpalFelica_Sw_ReqC+0x220>
        }

        if (wCardType == PHHAL_HW_CARDTYPE_FELICA_212)
 8015cea:	8a3b      	ldrh	r3, [r7, #16]
 8015cec:	2b03      	cmp	r3, #3
 8015cee:	d107      	bne.n	8015d00 <phpalFelica_Sw_ReqC+0xa0>
        {
            wTR1ValueUs = aFelica_TR1_Value_Us[pDataParams->bPreambleLen][0];
 8015cf0:	68fb      	ldr	r3, [r7, #12]
 8015cf2:	7f9b      	ldrb	r3, [r3, #30]
 8015cf4:	461a      	mov	r2, r3
 8015cf6:	4b64      	ldr	r3, [pc, #400]	@ (8015e88 <phpalFelica_Sw_ReqC+0x228>)
 8015cf8:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
 8015cfc:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8015cfe:	e006      	b.n	8015d0e <phpalFelica_Sw_ReqC+0xae>
        }
        else
        {
            wTR1ValueUs = aFelica_TR1_Value_Us[pDataParams->bPreambleLen][1];
 8015d00:	68fb      	ldr	r3, [r7, #12]
 8015d02:	7f9b      	ldrb	r3, [r3, #30]
 8015d04:	4a60      	ldr	r2, [pc, #384]	@ (8015e88 <phpalFelica_Sw_ReqC+0x228>)
 8015d06:	009b      	lsls	r3, r3, #2
 8015d08:	4413      	add	r3, r2
 8015d0a:	885b      	ldrh	r3, [r3, #2]
 8015d0c:	84bb      	strh	r3, [r7, #36]	@ 0x24
        }

        wTimeOutUs = FDTF_LISTEN_SENSF_REQ((((uint16_t)bNumTimeSlots) + 1U), wTR1ValueUs) - wTR1ValueUs + PHPAL_FELICA_SW_T_DELTA_F_POLL_US;
 8015d0e:	79fb      	ldrb	r3, [r7, #7]
 8015d10:	b29b      	uxth	r3, r3
 8015d12:	461a      	mov	r2, r3
 8015d14:	0092      	lsls	r2, r2, #2
 8015d16:	441a      	add	r2, r3
 8015d18:	4611      	mov	r1, r2
 8015d1a:	0109      	lsls	r1, r1, #4
 8015d1c:	1a8a      	subs	r2, r1, r2
 8015d1e:	0052      	lsls	r2, r2, #1
 8015d20:	4413      	add	r3, r2
 8015d22:	00db      	lsls	r3, r3, #3
 8015d24:	b29b      	uxth	r3, r3
 8015d26:	f603 632a 	addw	r3, r3, #3626	@ 0xe2a
 8015d2a:	847b      	strh	r3, [r7, #34]	@ 0x22
    }

    /* build the command frame */
    aCmd[0] = 6;
 8015d2c:	2306      	movs	r3, #6
 8015d2e:	763b      	strb	r3, [r7, #24]
    aCmd[1] = PHPAL_FELICA_SW_CMD_REQC;
 8015d30:	2300      	movs	r3, #0
 8015d32:	767b      	strb	r3, [r7, #25]
    aCmd[2] = pSystemCode[0];
 8015d34:	68bb      	ldr	r3, [r7, #8]
 8015d36:	781b      	ldrb	r3, [r3, #0]
 8015d38:	76bb      	strb	r3, [r7, #26]
    aCmd[3] = pSystemCode[1];
 8015d3a:	68bb      	ldr	r3, [r7, #8]
 8015d3c:	785b      	ldrb	r3, [r3, #1]
 8015d3e:	76fb      	strb	r3, [r7, #27]
    aCmd[4] = pDataParams->bRequestCode;
 8015d40:	68fb      	ldr	r3, [r7, #12]
 8015d42:	7f1b      	ldrb	r3, [r3, #28]
 8015d44:	773b      	strb	r3, [r7, #28]
    aCmd[5] = bNumTimeSlots;
 8015d46:	79fb      	ldrb	r3, [r7, #7]
 8015d48:	777b      	strb	r3, [r7, #29]

    /* Set ReqC timeout according to the number of slots */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 8015d4a:	68fb      	ldr	r3, [r7, #12]
 8015d4c:	685b      	ldr	r3, [r3, #4]
 8015d4e:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8015d50:	210d      	movs	r1, #13
 8015d52:	4618      	mov	r0, r3
 8015d54:	f7fa fbf0 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 8015d58:	4603      	mov	r3, r0
 8015d5a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8015d5c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8015d5e:	2b00      	cmp	r3, #0
 8015d60:	d001      	beq.n	8015d66 <phpalFelica_Sw_ReqC+0x106>
 8015d62:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8015d64:	e08c      	b.n	8015e80 <phpalFelica_Sw_ReqC+0x220>
        pDataParams->pHalDataParams,
        PHHAL_HW_CONFIG_TIMEOUT_VALUE_US,
        wTimeOutUs));

    if(bNumTimeSlots > PHPAL_FELICA_NUMSLOTS_1)
 8015d66:	79fb      	ldrb	r3, [r7, #7]
 8015d68:	2b00      	cmp	r3, #0
 8015d6a:	d00d      	beq.n	8015d88 <phpalFelica_Sw_ReqC+0x128>
    {
        /* Set RX Multiple feature of HW */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 8015d6c:	68fb      	ldr	r3, [r7, #12]
 8015d6e:	685b      	ldr	r3, [r3, #4]
 8015d70:	2201      	movs	r2, #1
 8015d72:	2153      	movs	r1, #83	@ 0x53
 8015d74:	4618      	mov	r0, r3
 8015d76:	f7fa fbdf 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 8015d7a:	4603      	mov	r3, r0
 8015d7c:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8015d7e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8015d80:	2b00      	cmp	r3, #0
 8015d82:	d001      	beq.n	8015d88 <phpalFelica_Sw_ReqC+0x128>
 8015d84:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8015d86:	e07b      	b.n	8015e80 <phpalFelica_Sw_ReqC+0x220>
                PHHAL_HW_CONFIG_RXMULTIPLE,
                PH_ON));
    }

    /* Exchange command */
     status = phhalHw_Exchange(
 8015d88:	68fb      	ldr	r3, [r7, #12]
 8015d8a:	6858      	ldr	r0, [r3, #4]
 8015d8c:	f107 0218 	add.w	r2, r7, #24
 8015d90:	f107 0312 	add.w	r3, r7, #18
 8015d94:	9301      	str	r3, [sp, #4]
 8015d96:	f107 0314 	add.w	r3, r7, #20
 8015d9a:	9300      	str	r3, [sp, #0]
 8015d9c:	2306      	movs	r3, #6
 8015d9e:	2100      	movs	r1, #0
 8015da0:	f7fa f812 	bl	800fdc8 <phhalHw_Pn5180_Exchange>
 8015da4:	4603      	mov	r3, r0
 8015da6:	843b      	strh	r3, [r7, #32]
        aCmd,
        6,
        &pRxBufferTmp,
        &wRxLengthTmp);

    if(bNumTimeSlots > PHPAL_FELICA_NUMSLOTS_1)
 8015da8:	79fb      	ldrb	r3, [r7, #7]
 8015daa:	2b00      	cmp	r3, #0
 8015dac:	d00d      	beq.n	8015dca <phpalFelica_Sw_ReqC+0x16a>
    {
        /* Re-Set RX Multiple feature of HW */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 8015dae:	68fb      	ldr	r3, [r7, #12]
 8015db0:	685b      	ldr	r3, [r3, #4]
 8015db2:	2200      	movs	r2, #0
 8015db4:	2153      	movs	r1, #83	@ 0x53
 8015db6:	4618      	mov	r0, r3
 8015db8:	f7fa fbbe 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 8015dbc:	4603      	mov	r3, r0
 8015dbe:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8015dc0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8015dc2:	2b00      	cmp	r3, #0
 8015dc4:	d001      	beq.n	8015dca <phpalFelica_Sw_ReqC+0x16a>
 8015dc6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8015dc8:	e05a      	b.n	8015e80 <phpalFelica_Sw_ReqC+0x220>
                PHHAL_HW_CONFIG_RXMULTIPLE,
                PH_OFF));
    }

    /* Error check */
    PH_CHECK_SUCCESS(status);
 8015dca:	8c3b      	ldrh	r3, [r7, #32]
 8015dcc:	2b00      	cmp	r3, #0
 8015dce:	d001      	beq.n	8015dd4 <phpalFelica_Sw_ReqC+0x174>
 8015dd0:	8c3b      	ldrh	r3, [r7, #32]
 8015dd2:	e055      	b.n	8015e80 <phpalFelica_Sw_ReqC+0x220>

    /* Check length and update info*/
    if(bNumTimeSlots > PHPAL_FELICA_NUMSLOTS_1)
 8015dd4:	79fb      	ldrb	r3, [r7, #7]
 8015dd6:	2b00      	cmp	r3, #0
 8015dd8:	d015      	beq.n	8015e06 <phpalFelica_Sw_ReqC+0x1a6>
    {
        /* Rx Length should be multiple of response frame size */
        if(0U != (wRxLengthTmp % PHPAL_FELICA_SW_RESP_FRAME_SIZE))
 8015dda:	8a7b      	ldrh	r3, [r7, #18]
 8015ddc:	f003 031f 	and.w	r3, r3, #31
 8015de0:	b29b      	uxth	r3, r3
 8015de2:	2b00      	cmp	r3, #0
 8015de4:	d002      	beq.n	8015dec <phpalFelica_Sw_ReqC+0x18c>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_FELICA);
 8015de6:	f640 0306 	movw	r3, #2054	@ 0x806
 8015dea:	e049      	b.n	8015e80 <phpalFelica_Sw_ReqC+0x220>
        }
        /* assign and update IDm and PMm and length */
        *ppRxBuffer = pRxBufferTmp;
 8015dec:	697a      	ldr	r2, [r7, #20]
 8015dee:	683b      	ldr	r3, [r7, #0]
 8015df0:	601a      	str	r2, [r3, #0]
        *pRxLength = wRxLengthTmp;
 8015df2:	8a7a      	ldrh	r2, [r7, #18]
 8015df4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015df6:	801a      	strh	r2, [r3, #0]

        pDataParams->bTotalFrames = (uint8_t)(wRxLengthTmp / PHPAL_FELICA_SW_RESP_FRAME_SIZE);
 8015df8:	8a7b      	ldrh	r3, [r7, #18]
 8015dfa:	095b      	lsrs	r3, r3, #5
 8015dfc:	b29b      	uxth	r3, r3
 8015dfe:	b2da      	uxtb	r2, r3
 8015e00:	68fb      	ldr	r3, [r7, #12]
 8015e02:	775a      	strb	r2, [r3, #29]
 8015e04:	e038      	b.n	8015e78 <phpalFelica_Sw_ReqC+0x218>
    }
    else
    {
        if (((wRxLengthTmp != (PHPAL_FELICA_ATQC_LENGTH + 1U)) &&
 8015e06:	8a7b      	ldrh	r3, [r7, #18]
 8015e08:	2b12      	cmp	r3, #18
 8015e0a:	d002      	beq.n	8015e12 <phpalFelica_Sw_ReqC+0x1b2>
            (wRxLengthTmp != (PHPAL_FELICA_ATQC_LENGTH + PHPAL_FELICA_RD_LENGTH + 1U))) ||
 8015e0c:	8a7b      	ldrh	r3, [r7, #18]
        if (((wRxLengthTmp != (PHPAL_FELICA_ATQC_LENGTH + 1U)) &&
 8015e0e:	2b14      	cmp	r3, #20
 8015e10:	d10a      	bne.n	8015e28 <phpalFelica_Sw_ReqC+0x1c8>
            (pRxBufferTmp[0] != wRxLengthTmp) ||
 8015e12:	697b      	ldr	r3, [r7, #20]
 8015e14:	781b      	ldrb	r3, [r3, #0]
 8015e16:	461a      	mov	r2, r3
 8015e18:	8a7b      	ldrh	r3, [r7, #18]
            (wRxLengthTmp != (PHPAL_FELICA_ATQC_LENGTH + PHPAL_FELICA_RD_LENGTH + 1U))) ||
 8015e1a:	429a      	cmp	r2, r3
 8015e1c:	d104      	bne.n	8015e28 <phpalFelica_Sw_ReqC+0x1c8>
            (pRxBufferTmp[1] != PHPAL_FELICA_SW_RSP_REQC))
 8015e1e:	697b      	ldr	r3, [r7, #20]
 8015e20:	3301      	adds	r3, #1
 8015e22:	781b      	ldrb	r3, [r3, #0]
            (pRxBufferTmp[0] != wRxLengthTmp) ||
 8015e24:	2b01      	cmp	r3, #1
 8015e26:	d002      	beq.n	8015e2e <phpalFelica_Sw_ReqC+0x1ce>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_FELICA);
 8015e28:	f640 0306 	movw	r3, #2054	@ 0x806
 8015e2c:	e028      	b.n	8015e80 <phpalFelica_Sw_ReqC+0x220>
        }

        /* RC = 0 and card response with RD information */
        if((wRxLengthTmp == (PHPAL_FELICA_ATQC_LENGTH + PHPAL_FELICA_RD_LENGTH + 1U)) && (pDataParams->bRequestCode == 0U))
 8015e2e:	8a7b      	ldrh	r3, [r7, #18]
 8015e30:	2b14      	cmp	r3, #20
 8015e32:	d106      	bne.n	8015e42 <phpalFelica_Sw_ReqC+0x1e2>
 8015e34:	68fb      	ldr	r3, [r7, #12]
 8015e36:	7f1b      	ldrb	r3, [r3, #28]
 8015e38:	2b00      	cmp	r3, #0
 8015e3a:	d102      	bne.n	8015e42 <phpalFelica_Sw_ReqC+0x1e2>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_FELICA);
 8015e3c:	f640 0306 	movw	r3, #2054	@ 0x806
 8015e40:	e01e      	b.n	8015e80 <phpalFelica_Sw_ReqC+0x220>
        }
        /* Store IDm and PMm */
        (void)memcpy(pDataParams->aIDmPMm, &pRxBufferTmp[2], (((uint32_t)(pRxBufferTmp[0])) - 2U));
 8015e42:	68fb      	ldr	r3, [r7, #12]
 8015e44:	f103 0008 	add.w	r0, r3, #8
 8015e48:	697b      	ldr	r3, [r7, #20]
 8015e4a:	1c99      	adds	r1, r3, #2
 8015e4c:	697b      	ldr	r3, [r7, #20]
 8015e4e:	781b      	ldrb	r3, [r3, #0]
 8015e50:	3b02      	subs	r3, #2
 8015e52:	461a      	mov	r2, r3
 8015e54:	f00c fc6d 	bl	8022732 <memcpy>
        pDataParams->bIDmPMmValid = PHPAL_FELICA_SW_IDMPMM_VALID;
 8015e58:	68fb      	ldr	r3, [r7, #12]
 8015e5a:	2201      	movs	r2, #1
 8015e5c:	769a      	strb	r2, [r3, #26]

        /* Remove LEN Byte and Response Byte from response and assign start position of ID */
        *ppRxBuffer = &pRxBufferTmp[PHPAL_FELICA_SW_LEN_BYTE_SIZE + PHPAL_FELICA_SW_RESP_REQC_SIZE];
 8015e5e:	697b      	ldr	r3, [r7, #20]
 8015e60:	1c9a      	adds	r2, r3, #2
 8015e62:	683b      	ldr	r3, [r7, #0]
 8015e64:	601a      	str	r2, [r3, #0]
        *pRxLength = (uint16_t)(((uint16_t)pRxBufferTmp[0]) - (PHPAL_FELICA_SW_LEN_BYTE_SIZE + PHPAL_FELICA_SW_RESP_REQC_SIZE));
 8015e66:	697b      	ldr	r3, [r7, #20]
 8015e68:	781b      	ldrb	r3, [r3, #0]
 8015e6a:	3b02      	subs	r3, #2
 8015e6c:	b29a      	uxth	r2, r3
 8015e6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015e70:	801a      	strh	r2, [r3, #0]

        pDataParams->bTotalFrames = 1;
 8015e72:	68fb      	ldr	r3, [r7, #12]
 8015e74:	2201      	movs	r2, #1
 8015e76:	775a      	strb	r2, [r3, #29]
    }

    pDataParams->bIDmPMmValid = PHPAL_FELICA_SW_IDMPMM_VALID;
 8015e78:	68fb      	ldr	r3, [r7, #12]
 8015e7a:	2201      	movs	r2, #1
 8015e7c:	769a      	strb	r2, [r3, #26]

    return PH_ERR_SUCCESS;
 8015e7e:	2300      	movs	r3, #0
}
 8015e80:	4618      	mov	r0, r3
 8015e82:	3728      	adds	r7, #40	@ 0x28
 8015e84:	46bd      	mov	sp, r7
 8015e86:	bd80      	pop	{r7, pc}
 8015e88:	08027194 	.word	0x08027194

08015e8c <phpalFelica_Sw_GetFrameInfo>:
                                        uint8_t * pResponseBuffer,
                                        uint16_t *pwStatus,
                                        uint8_t** ppID,
                                        uint8_t * pLen
                                        )
{
 8015e8c:	b480      	push	{r7}
 8015e8e:	b087      	sub	sp, #28
 8015e90:	af00      	add	r7, sp, #0
 8015e92:	60f8      	str	r0, [r7, #12]
 8015e94:	607a      	str	r2, [r7, #4]
 8015e96:	603b      	str	r3, [r7, #0]
 8015e98:	460b      	mov	r3, r1
 8015e9a:	72fb      	strb	r3, [r7, #11]
    uint8_t PH_MEMLOC_REM       bError;
    uint8_t PH_MEMLOC_REM       bStartPos;

    /* check frame number */
    if((bFrameNum > pDataParams->bTotalFrames) || (bFrameNum == 0U))
 8015e9c:	68fb      	ldr	r3, [r7, #12]
 8015e9e:	7f5b      	ldrb	r3, [r3, #29]
 8015ea0:	7afa      	ldrb	r2, [r7, #11]
 8015ea2:	429a      	cmp	r2, r3
 8015ea4:	d802      	bhi.n	8015eac <phpalFelica_Sw_GetFrameInfo+0x20>
 8015ea6:	7afb      	ldrb	r3, [r7, #11]
 8015ea8:	2b00      	cmp	r3, #0
 8015eaa:	d102      	bne.n	8015eb2 <phpalFelica_Sw_GetFrameInfo+0x26>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_FELICA);
 8015eac:	f640 0321 	movw	r3, #2081	@ 0x821
 8015eb0:	e06f      	b.n	8015f92 <phpalFelica_Sw_GetFrameInfo+0x106>
    }

    *pwStatus = PH_ERR_SUCCESS;
 8015eb2:	683b      	ldr	r3, [r7, #0]
 8015eb4:	2200      	movs	r2, #0
 8015eb6:	801a      	strh	r2, [r3, #0]

    /* get start position of frame */
    bStartPos = (uint8_t)(PHPAL_FELICA_SW_RESP_FRAME_SIZE * (bFrameNum - 1U));
 8015eb8:	7afb      	ldrb	r3, [r7, #11]
 8015eba:	3b01      	subs	r3, #1
 8015ebc:	b2db      	uxtb	r3, r3
 8015ebe:	015b      	lsls	r3, r3, #5
 8015ec0:	75fb      	strb	r3, [r7, #23]

    /* Check length */
    if( ((pResponseBuffer[bStartPos + PHHAL_HW_STATUS_FRAME_LEN_BYTE_POS] != (PHPAL_FELICA_ATQC_LENGTH + PHPAL_FELICA_SW_LEN_BYTE_SIZE)) &&
 8015ec2:	7dfb      	ldrb	r3, [r7, #23]
 8015ec4:	331c      	adds	r3, #28
 8015ec6:	687a      	ldr	r2, [r7, #4]
 8015ec8:	4413      	add	r3, r2
 8015eca:	781b      	ldrb	r3, [r3, #0]
 8015ecc:	2b12      	cmp	r3, #18
 8015ece:	d006      	beq.n	8015ede <phpalFelica_Sw_GetFrameInfo+0x52>
        (pResponseBuffer[bStartPos + PHHAL_HW_STATUS_FRAME_LEN_BYTE_POS] != (PHPAL_FELICA_ATQC_LENGTH + PHPAL_FELICA_RD_LENGTH + PHPAL_FELICA_SW_LEN_BYTE_SIZE))) ||
 8015ed0:	7dfb      	ldrb	r3, [r7, #23]
 8015ed2:	331c      	adds	r3, #28
 8015ed4:	687a      	ldr	r2, [r7, #4]
 8015ed6:	4413      	add	r3, r2
 8015ed8:	781b      	ldrb	r3, [r3, #0]
    if( ((pResponseBuffer[bStartPos + PHHAL_HW_STATUS_FRAME_LEN_BYTE_POS] != (PHPAL_FELICA_ATQC_LENGTH + PHPAL_FELICA_SW_LEN_BYTE_SIZE)) &&
 8015eda:	2b14      	cmp	r3, #20
 8015edc:	d106      	bne.n	8015eec <phpalFelica_Sw_GetFrameInfo+0x60>
        (pResponseBuffer[bStartPos + 1U] != PHPAL_FELICA_SW_RSP_REQC))
 8015ede:	7dfb      	ldrb	r3, [r7, #23]
 8015ee0:	3301      	adds	r3, #1
 8015ee2:	687a      	ldr	r2, [r7, #4]
 8015ee4:	4413      	add	r3, r2
 8015ee6:	781b      	ldrb	r3, [r3, #0]
        (pResponseBuffer[bStartPos + PHHAL_HW_STATUS_FRAME_LEN_BYTE_POS] != (PHPAL_FELICA_ATQC_LENGTH + PHPAL_FELICA_RD_LENGTH + PHPAL_FELICA_SW_LEN_BYTE_SIZE))) ||
 8015ee8:	2b01      	cmp	r3, #1
 8015eea:	d002      	beq.n	8015ef2 <phpalFelica_Sw_GetFrameInfo+0x66>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_FELICA);
 8015eec:	f640 0306 	movw	r3, #2054	@ 0x806
 8015ef0:	e04f      	b.n	8015f92 <phpalFelica_Sw_GetFrameInfo+0x106>
    }

    /* RC = 0 and card response with RD information */
    if((pResponseBuffer[bStartPos + PHHAL_HW_STATUS_FRAME_LEN_BYTE_POS] == (PHPAL_FELICA_ATQC_LENGTH + PHPAL_FELICA_RD_LENGTH + PHPAL_FELICA_SW_LEN_BYTE_SIZE)) && (pDataParams->bRequestCode == 0U))
 8015ef2:	7dfb      	ldrb	r3, [r7, #23]
 8015ef4:	331c      	adds	r3, #28
 8015ef6:	687a      	ldr	r2, [r7, #4]
 8015ef8:	4413      	add	r3, r2
 8015efa:	781b      	ldrb	r3, [r3, #0]
 8015efc:	2b14      	cmp	r3, #20
 8015efe:	d106      	bne.n	8015f0e <phpalFelica_Sw_GetFrameInfo+0x82>
 8015f00:	68fb      	ldr	r3, [r7, #12]
 8015f02:	7f1b      	ldrb	r3, [r3, #28]
 8015f04:	2b00      	cmp	r3, #0
 8015f06:	d102      	bne.n	8015f0e <phpalFelica_Sw_GetFrameInfo+0x82>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_FELICA);
 8015f08:	f640 0306 	movw	r3, #2054	@ 0x806
 8015f0c:	e041      	b.n	8015f92 <phpalFelica_Sw_GetFrameInfo+0x106>
    }

    /* Extract error from Status byte */
    bError = pResponseBuffer[(bStartPos) + PHHAL_HW_STATUS_FRAME_ERR_BYTE_POS ] & PHHAL_HW_STATUS_FRAME_ERR_MASK;
 8015f0e:	7dfb      	ldrb	r3, [r7, #23]
 8015f10:	331d      	adds	r3, #29
 8015f12:	687a      	ldr	r2, [r7, #4]
 8015f14:	4413      	add	r3, r2
 8015f16:	781b      	ldrb	r3, [r3, #0]
 8015f18:	f003 031f 	and.w	r3, r3, #31
 8015f1c:	75bb      	strb	r3, [r7, #22]

    if(bError != 0x00U)
 8015f1e:	7dbb      	ldrb	r3, [r7, #22]
 8015f20:	2b00      	cmp	r3, #0
 8015f22:	d026      	beq.n	8015f72 <phpalFelica_Sw_GetFrameInfo+0xe6>
    {
        /* check for contact less error */
        if(0U != (bError & PHHAL_HW_STATUS_FRAME_CL_ERR_POS))
 8015f24:	7dbb      	ldrb	r3, [r7, #22]
 8015f26:	f003 0301 	and.w	r3, r3, #1
 8015f2a:	2b00      	cmp	r3, #0
 8015f2c:	d01d      	beq.n	8015f6a <phpalFelica_Sw_GetFrameInfo+0xde>
        {
            /* check for protocol error */
            if(0U != (bError & PHHAL_HW_STATUS_FRAME_PROT_ERR_POS))
 8015f2e:	7dbb      	ldrb	r3, [r7, #22]
 8015f30:	f003 0304 	and.w	r3, r3, #4
 8015f34:	2b00      	cmp	r3, #0
 8015f36:	d003      	beq.n	8015f40 <phpalFelica_Sw_GetFrameInfo+0xb4>
            {
                *pwStatus = PH_ERR_PROTOCOL_ERROR;
 8015f38:	683b      	ldr	r3, [r7, #0]
 8015f3a:	2206      	movs	r2, #6
 8015f3c:	801a      	strh	r2, [r3, #0]
 8015f3e:	e027      	b.n	8015f90 <phpalFelica_Sw_GetFrameInfo+0x104>
            }
            /* check for collision error */
            else if(0U != (bError & PHHAL_HW_STATUS_FRAME_COLL_ERR_POS))
 8015f40:	7dbb      	ldrb	r3, [r7, #22]
 8015f42:	f003 0308 	and.w	r3, r3, #8
 8015f46:	2b00      	cmp	r3, #0
 8015f48:	d003      	beq.n	8015f52 <phpalFelica_Sw_GetFrameInfo+0xc6>
            {
                *pwStatus = PH_ERR_COLLISION_ERROR;
 8015f4a:	683b      	ldr	r3, [r7, #0]
 8015f4c:	2203      	movs	r2, #3
 8015f4e:	801a      	strh	r2, [r3, #0]
 8015f50:	e01e      	b.n	8015f90 <phpalFelica_Sw_GetFrameInfo+0x104>
            }
            /* check for Integrity error */
            else if(0U != (bError & PHHAL_HW_STATUS_FRAME_DATA_ERR_POS))
 8015f52:	7dbb      	ldrb	r3, [r7, #22]
 8015f54:	f003 0302 	and.w	r3, r3, #2
 8015f58:	2b00      	cmp	r3, #0
 8015f5a:	d003      	beq.n	8015f64 <phpalFelica_Sw_GetFrameInfo+0xd8>
            {
                *pwStatus = PH_ERR_INTEGRITY_ERROR;
 8015f5c:	683b      	ldr	r3, [r7, #0]
 8015f5e:	2202      	movs	r2, #2
 8015f60:	801a      	strh	r2, [r3, #0]
 8015f62:	e015      	b.n	8015f90 <phpalFelica_Sw_GetFrameInfo+0x104>
            }
            else
            {
                /* If CL Error is set and no Protocol, Collision, Integrity flag is set */
                return (PH_ERR_PROTOCOL_ERROR | PH_COMP_PAL_FELICA);
 8015f64:	f640 0306 	movw	r3, #2054	@ 0x806
 8015f68:	e013      	b.n	8015f92 <phpalFelica_Sw_GetFrameInfo+0x106>
            }
        }
        else
        {   /* Length error */
            *pwStatus = PH_ERR_LENGTH_ERROR;
 8015f6a:	683b      	ldr	r3, [r7, #0]
 8015f6c:	220c      	movs	r2, #12
 8015f6e:	801a      	strh	r2, [r3, #0]
 8015f70:	e00e      	b.n	8015f90 <phpalFelica_Sw_GetFrameInfo+0x104>

    }
    else
    {
      /* Remove LEN Byte and Response Byte (0x01) from response and assign start position of ID */
      *ppID = &pResponseBuffer[bStartPos + (PHPAL_FELICA_SW_LEN_BYTE_SIZE + PHPAL_FELICA_SW_RESP_REQC_SIZE)];
 8015f72:	7dfb      	ldrb	r3, [r7, #23]
 8015f74:	3302      	adds	r3, #2
 8015f76:	687a      	ldr	r2, [r7, #4]
 8015f78:	441a      	add	r2, r3
 8015f7a:	6a3b      	ldr	r3, [r7, #32]
 8015f7c:	601a      	str	r2, [r3, #0]
      *pLen = pResponseBuffer[bStartPos + PHHAL_HW_STATUS_FRAME_LEN_BYTE_POS] - (PHPAL_FELICA_SW_LEN_BYTE_SIZE + PHPAL_FELICA_SW_RESP_REQC_SIZE);
 8015f7e:	7dfb      	ldrb	r3, [r7, #23]
 8015f80:	331c      	adds	r3, #28
 8015f82:	687a      	ldr	r2, [r7, #4]
 8015f84:	4413      	add	r3, r2
 8015f86:	781b      	ldrb	r3, [r3, #0]
 8015f88:	3b02      	subs	r3, #2
 8015f8a:	b2da      	uxtb	r2, r3
 8015f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015f8e:	701a      	strb	r2, [r3, #0]
    }

    return PH_ERR_SUCCESS;
 8015f90:	2300      	movs	r3, #0
}
 8015f92:	4618      	mov	r0, r3
 8015f94:	371c      	adds	r7, #28
 8015f96:	46bd      	mov	sp, r7
 8015f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f9c:	4770      	bx	lr

08015f9e <phpalFelica_Sw_SetSerialNo>:

phStatus_t phpalFelica_Sw_SetSerialNo(
                                      phpalFelica_Sw_DataParams_t * pDataParams,
                                      uint8_t * pIDmPMm
                                      )
{
 8015f9e:	b580      	push	{r7, lr}
 8015fa0:	b082      	sub	sp, #8
 8015fa2:	af00      	add	r7, sp, #0
 8015fa4:	6078      	str	r0, [r7, #4]
 8015fa6:	6039      	str	r1, [r7, #0]

    pDataParams->bIDmPMmValid = PHPAL_FELICA_SW_IDMPMM_VALID;
 8015fa8:	687b      	ldr	r3, [r7, #4]
 8015faa:	2201      	movs	r2, #1
 8015fac:	769a      	strb	r2, [r3, #26]
    /* copy IDm and PMm */
    (void)memcpy(pDataParams->aIDmPMm, pIDmPMm, (PHPAL_FELICA_IDM_LENGTH + PHPAL_FELICA_PMM_LENGTH));
 8015fae:	687b      	ldr	r3, [r7, #4]
 8015fb0:	3308      	adds	r3, #8
 8015fb2:	2210      	movs	r2, #16
 8015fb4:	6839      	ldr	r1, [r7, #0]
 8015fb6:	4618      	mov	r0, r3
 8015fb8:	f00c fbbb 	bl	8022732 <memcpy>

    return PH_ERR_SUCCESS;
 8015fbc:	2300      	movs	r3, #0

}
 8015fbe:	4618      	mov	r0, r3
 8015fc0:	3708      	adds	r7, #8
 8015fc2:	46bd      	mov	sp, r7
 8015fc4:	bd80      	pop	{r7, pc}

08015fc6 <phpalFelica_Sw_SetConfig>:
phStatus_t phpalFelica_Sw_SetConfig(
                                    phpalFelica_Sw_DataParams_t* pDataParams,
                                    uint16_t wConfig,
                                    uint16_t wValue
                                    )
{
 8015fc6:	b480      	push	{r7}
 8015fc8:	b083      	sub	sp, #12
 8015fca:	af00      	add	r7, sp, #0
 8015fcc:	6078      	str	r0, [r7, #4]
 8015fce:	460b      	mov	r3, r1
 8015fd0:	807b      	strh	r3, [r7, #2]
 8015fd2:	4613      	mov	r3, r2
 8015fd4:	803b      	strh	r3, [r7, #0]
    switch(wConfig)
 8015fd6:	887b      	ldrh	r3, [r7, #2]
 8015fd8:	2b00      	cmp	r3, #0
 8015fda:	d002      	beq.n	8015fe2 <phpalFelica_Sw_SetConfig+0x1c>
 8015fdc:	2b02      	cmp	r3, #2
 8015fde:	d00c      	beq.n	8015ffa <phpalFelica_Sw_SetConfig+0x34>
 8015fe0:	e01f      	b.n	8016022 <phpalFelica_Sw_SetConfig+0x5c>
    {
    case PHPAL_FELICA_CONFIG_RC:
        if ((uint8_t)wValue > 0x02U)
 8015fe2:	883b      	ldrh	r3, [r7, #0]
 8015fe4:	b2db      	uxtb	r3, r3
 8015fe6:	2b02      	cmp	r3, #2
 8015fe8:	d902      	bls.n	8015ff0 <phpalFelica_Sw_SetConfig+0x2a>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_FELICA);
 8015fea:	f640 0321 	movw	r3, #2081	@ 0x821
 8015fee:	e01c      	b.n	801602a <phpalFelica_Sw_SetConfig+0x64>
        }
        pDataParams->bRequestCode = (uint8_t)(wValue);
 8015ff0:	883b      	ldrh	r3, [r7, #0]
 8015ff2:	b2da      	uxtb	r2, r3
 8015ff4:	687b      	ldr	r3, [r7, #4]
 8015ff6:	771a      	strb	r2, [r3, #28]
        break;
 8015ff8:	e016      	b.n	8016028 <phpalFelica_Sw_SetConfig+0x62>

    case PHPAL_FELICA_PREAMBLE_LENGTH:
        if(!((wValue == PHPAL_FELICA_PREAMBLE_LEN_48BITS) ||
 8015ffa:	883b      	ldrh	r3, [r7, #0]
 8015ffc:	2b00      	cmp	r3, #0
 8015ffe:	d00b      	beq.n	8016018 <phpalFelica_Sw_SetConfig+0x52>
 8016000:	883b      	ldrh	r3, [r7, #0]
 8016002:	2b02      	cmp	r3, #2
 8016004:	d008      	beq.n	8016018 <phpalFelica_Sw_SetConfig+0x52>
            (wValue == PHPAL_FELICA_PREAMBLE_LEN_56BITS) ||
 8016006:	883b      	ldrh	r3, [r7, #0]
 8016008:	2b03      	cmp	r3, #3
 801600a:	d005      	beq.n	8016018 <phpalFelica_Sw_SetConfig+0x52>
        if(!((wValue == PHPAL_FELICA_PREAMBLE_LEN_48BITS) ||
 801600c:	883b      	ldrh	r3, [r7, #0]
 801600e:	2b04      	cmp	r3, #4
 8016010:	d002      	beq.n	8016018 <phpalFelica_Sw_SetConfig+0x52>
            (wValue == PHPAL_FELICA_PREAMBLE_LEN_64BITS) ||
            (wValue == PHPAL_FELICA_PREAMBLE_LEN_72BITS))
          )
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_FELICA);
 8016012:	f640 0321 	movw	r3, #2081	@ 0x821
 8016016:	e008      	b.n	801602a <phpalFelica_Sw_SetConfig+0x64>
        }
        pDataParams->bPreambleLen = (uint8_t)(wValue);
 8016018:	883b      	ldrh	r3, [r7, #0]
 801601a:	b2da      	uxtb	r2, r3
 801601c:	687b      	ldr	r3, [r7, #4]
 801601e:	779a      	strb	r2, [r3, #30]
        break;
 8016020:	e002      	b.n	8016028 <phpalFelica_Sw_SetConfig+0x62>

    default:
            return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_PARAMETER, PH_COMP_PAL_FELICA);
 8016022:	f640 0323 	movw	r3, #2083	@ 0x823
 8016026:	e000      	b.n	801602a <phpalFelica_Sw_SetConfig+0x64>
    }

    return PH_ERR_SUCCESS;
 8016028:	2300      	movs	r3, #0
}
 801602a:	4618      	mov	r0, r3
 801602c:	370c      	adds	r7, #12
 801602e:	46bd      	mov	sp, r7
 8016030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016034:	4770      	bx	lr

08016036 <phpalFelica_Sw_GetConfig>:
phStatus_t phpalFelica_Sw_GetConfig(
                                    phpalFelica_Sw_DataParams_t* pDataParams,
                                    uint16_t wConfig,
                                    uint16_t * pValue
                                    )
{
 8016036:	b480      	push	{r7}
 8016038:	b085      	sub	sp, #20
 801603a:	af00      	add	r7, sp, #0
 801603c:	60f8      	str	r0, [r7, #12]
 801603e:	460b      	mov	r3, r1
 8016040:	607a      	str	r2, [r7, #4]
 8016042:	817b      	strh	r3, [r7, #10]
    switch(wConfig)
 8016044:	897b      	ldrh	r3, [r7, #10]
 8016046:	2b03      	cmp	r3, #3
 8016048:	d012      	beq.n	8016070 <phpalFelica_Sw_GetConfig+0x3a>
 801604a:	2b03      	cmp	r3, #3
 801604c:	dc26      	bgt.n	801609c <phpalFelica_Sw_GetConfig+0x66>
 801604e:	2b00      	cmp	r3, #0
 8016050:	d002      	beq.n	8016058 <phpalFelica_Sw_GetConfig+0x22>
 8016052:	2b01      	cmp	r3, #1
 8016054:	d006      	beq.n	8016064 <phpalFelica_Sw_GetConfig+0x2e>
 8016056:	e021      	b.n	801609c <phpalFelica_Sw_GetConfig+0x66>
    {
    case PHPAL_FELICA_CONFIG_RC:
        *pValue = (uint16_t)pDataParams->bRequestCode;
 8016058:	68fb      	ldr	r3, [r7, #12]
 801605a:	7f1b      	ldrb	r3, [r3, #28]
 801605c:	461a      	mov	r2, r3
 801605e:	687b      	ldr	r3, [r7, #4]
 8016060:	801a      	strh	r2, [r3, #0]
        break;
 8016062:	e01e      	b.n	80160a2 <phpalFelica_Sw_GetConfig+0x6c>

    case PH_PALFELICA_CONFIG_NUM_RESPONSE_FRAMES:
        *pValue = (uint16_t)pDataParams->bTotalFrames;
 8016064:	68fb      	ldr	r3, [r7, #12]
 8016066:	7f5b      	ldrb	r3, [r3, #29]
 8016068:	461a      	mov	r2, r3
 801606a:	687b      	ldr	r3, [r7, #4]
 801606c:	801a      	strh	r2, [r3, #0]
        break;
 801606e:	e018      	b.n	80160a2 <phpalFelica_Sw_GetConfig+0x6c>

    case PHPAL_FELICA_RD:
        if(pDataParams->bIDmPMmValid == PHPAL_FELICA_SW_IDMPMM_VALID)
 8016070:	68fb      	ldr	r3, [r7, #12]
 8016072:	7e9b      	ldrb	r3, [r3, #26]
 8016074:	2b01      	cmp	r3, #1
 8016076:	d10d      	bne.n	8016094 <phpalFelica_Sw_GetConfig+0x5e>
        {
            *pValue = (((uint16_t)pDataParams->aIDmPMm[PHPAL_FELICA_IDM_LENGTH + PHPAL_FELICA_PMM_LENGTH ] << 8U) |
 8016078:	68fb      	ldr	r3, [r7, #12]
 801607a:	7e1b      	ldrb	r3, [r3, #24]
 801607c:	b21b      	sxth	r3, r3
 801607e:	021b      	lsls	r3, r3, #8
 8016080:	b21a      	sxth	r2, r3
                       ((uint16_t)pDataParams->aIDmPMm[PHPAL_FELICA_IDM_LENGTH + PHPAL_FELICA_PMM_LENGTH + 1U]));
 8016082:	68fb      	ldr	r3, [r7, #12]
 8016084:	7e5b      	ldrb	r3, [r3, #25]
 8016086:	b21b      	sxth	r3, r3
            *pValue = (((uint16_t)pDataParams->aIDmPMm[PHPAL_FELICA_IDM_LENGTH + PHPAL_FELICA_PMM_LENGTH ] << 8U) |
 8016088:	4313      	orrs	r3, r2
 801608a:	b21b      	sxth	r3, r3
 801608c:	b29a      	uxth	r2, r3
 801608e:	687b      	ldr	r3, [r7, #4]
 8016090:	801a      	strh	r2, [r3, #0]
        }
        else
        {
            *pValue = 0;
        }
        break;
 8016092:	e006      	b.n	80160a2 <phpalFelica_Sw_GetConfig+0x6c>
            *pValue = 0;
 8016094:	687b      	ldr	r3, [r7, #4]
 8016096:	2200      	movs	r2, #0
 8016098:	801a      	strh	r2, [r3, #0]
        break;
 801609a:	e002      	b.n	80160a2 <phpalFelica_Sw_GetConfig+0x6c>

    default:
            return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_PARAMETER, PH_COMP_PAL_FELICA);
 801609c:	f640 0323 	movw	r3, #2083	@ 0x823
 80160a0:	e000      	b.n	80160a4 <phpalFelica_Sw_GetConfig+0x6e>
    }

    return PH_ERR_SUCCESS;
 80160a2:	2300      	movs	r3, #0
}
 80160a4:	4618      	mov	r0, r3
 80160a6:	3714      	adds	r7, #20
 80160a8:	46bd      	mov	sp, r7
 80160aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80160ae:	4770      	bx	lr

080160b0 <phpalI14443p3a_Sw_Init>:
phStatus_t phpalI14443p3a_Sw_Init(
                                  phpalI14443p3a_Sw_DataParams_t * pDataParams,
                                  uint16_t wSizeOfDataParams,
                                  void * pHalDataParams
                                  )
{
 80160b0:	b480      	push	{r7}
 80160b2:	b085      	sub	sp, #20
 80160b4:	af00      	add	r7, sp, #0
 80160b6:	60f8      	str	r0, [r7, #12]
 80160b8:	460b      	mov	r3, r1
 80160ba:	607a      	str	r2, [r7, #4]
 80160bc:	817b      	strh	r3, [r7, #10]
    if (sizeof(phpalI14443p3a_Sw_DataParams_t) != wSizeOfDataParams)
 80160be:	897b      	ldrh	r3, [r7, #10]
 80160c0:	2b18      	cmp	r3, #24
 80160c2:	d002      	beq.n	80160ca <phpalI14443p3a_Sw_Init+0x1a>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_PAL_ISO14443P3A);
 80160c4:	f44f 7348 	mov.w	r3, #800	@ 0x320
 80160c8:	e01d      	b.n	8016106 <phpalI14443p3a_Sw_Init+0x56>
    }
    PH_ASSERT_NULL (pDataParams);
 80160ca:	68fb      	ldr	r3, [r7, #12]
 80160cc:	2b00      	cmp	r3, #0
 80160ce:	d101      	bne.n	80160d4 <phpalI14443p3a_Sw_Init+0x24>
 80160d0:	2321      	movs	r3, #33	@ 0x21
 80160d2:	e018      	b.n	8016106 <phpalI14443p3a_Sw_Init+0x56>
    PH_ASSERT_NULL (pHalDataParams);
 80160d4:	687b      	ldr	r3, [r7, #4]
 80160d6:	2b00      	cmp	r3, #0
 80160d8:	d101      	bne.n	80160de <phpalI14443p3a_Sw_Init+0x2e>
 80160da:	2321      	movs	r3, #33	@ 0x21
 80160dc:	e013      	b.n	8016106 <phpalI14443p3a_Sw_Init+0x56>

    /* init private data */
    pDataParams->wId            = PH_COMP_PAL_ISO14443P3A | PHPAL_I14443P3A_SW_ID;
 80160de:	68fb      	ldr	r3, [r7, #12]
 80160e0:	f240 3201 	movw	r2, #769	@ 0x301
 80160e4:	801a      	strh	r2, [r3, #0]
    pDataParams->pHalDataParams = pHalDataParams;
 80160e6:	68fb      	ldr	r3, [r7, #12]
 80160e8:	687a      	ldr	r2, [r7, #4]
 80160ea:	605a      	str	r2, [r3, #4]
    pDataParams->bUidLength     = 0;
 80160ec:	68fb      	ldr	r3, [r7, #12]
 80160ee:	2200      	movs	r2, #0
 80160f0:	749a      	strb	r2, [r3, #18]
    pDataParams->bUidComplete   = 0;
 80160f2:	68fb      	ldr	r3, [r7, #12]
 80160f4:	2200      	movs	r2, #0
 80160f6:	74da      	strb	r2, [r3, #19]
    pDataParams->bOpeMode       = RD_LIB_MODE_NFC;
 80160f8:	68fb      	ldr	r3, [r7, #12]
 80160fa:	2202      	movs	r2, #2
 80160fc:	751a      	strb	r2, [r3, #20]
    pDataParams->bPollCmd       = PHPAL_I14443P3A_USE_REQA;
 80160fe:	68fb      	ldr	r3, [r7, #12]
 8016100:	2200      	movs	r2, #0
 8016102:	755a      	strb	r2, [r3, #21]
    return PH_ERR_SUCCESS;
 8016104:	2300      	movs	r3, #0
}
 8016106:	4618      	mov	r0, r3
 8016108:	3714      	adds	r7, #20
 801610a:	46bd      	mov	sp, r7
 801610c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016110:	4770      	bx	lr

08016112 <phpalI14443p3a_Sw_SetConfig>:
phStatus_t phpalI14443p3a_Sw_SetConfig(
                                       phpalI14443p3a_Sw_DataParams_t * pDataParams,
                                       uint16_t wConfig,
                                       uint16_t wValue
                                     )
{
 8016112:	b580      	push	{r7, lr}
 8016114:	b084      	sub	sp, #16
 8016116:	af00      	add	r7, sp, #0
 8016118:	6078      	str	r0, [r7, #4]
 801611a:	460b      	mov	r3, r1
 801611c:	807b      	strh	r3, [r7, #2]
 801611e:	4613      	mov	r3, r2
 8016120:	803b      	strh	r3, [r7, #0]
    phStatus_t PH_MEMLOC_REM statusTmp;

    switch (wConfig)
 8016122:	887b      	ldrh	r3, [r7, #2]
 8016124:	2b03      	cmp	r3, #3
 8016126:	d010      	beq.n	801614a <phpalI14443p3a_Sw_SetConfig+0x38>
 8016128:	2b03      	cmp	r3, #3
 801612a:	dc1c      	bgt.n	8016166 <phpalI14443p3a_Sw_SetConfig+0x54>
 801612c:	2b01      	cmp	r3, #1
 801612e:	d002      	beq.n	8016136 <phpalI14443p3a_Sw_SetConfig+0x24>
 8016130:	2b02      	cmp	r3, #2
 8016132:	d005      	beq.n	8016140 <phpalI14443p3a_Sw_SetConfig+0x2e>
 8016134:	e017      	b.n	8016166 <phpalI14443p3a_Sw_SetConfig+0x54>
    {
    /* Emvco: To Define Running Mode for RdLib: Either Nfc, EMVCO, ISO */
    case PHPAL_I14443P3A_CONFIG_OPE_MODE:
    {
       pDataParams->bOpeMode = (uint8_t)wValue;
 8016136:	883b      	ldrh	r3, [r7, #0]
 8016138:	b2da      	uxtb	r2, r3
 801613a:	687b      	ldr	r3, [r7, #4]
 801613c:	751a      	strb	r2, [r3, #20]
       break;
 801613e:	e016      	b.n	801616e <phpalI14443p3a_Sw_SetConfig+0x5c>
    }

    case PHPAL_I14443P3A_CONFIG_POLL_CMD:
    {
       pDataParams->bPollCmd = (uint8_t)wValue;
 8016140:	883b      	ldrh	r3, [r7, #0]
 8016142:	b2da      	uxtb	r2, r3
 8016144:	687b      	ldr	r3, [r7, #4]
 8016146:	755a      	strb	r2, [r3, #21]
       break;
 8016148:	e011      	b.n	801616e <phpalI14443p3a_Sw_SetConfig+0x5c>
    }

    case PHPAL_I14443P3A_CONFIG_TIMEOUT_VALUE_US:
    {
       PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 801614a:	687b      	ldr	r3, [r7, #4]
 801614c:	685b      	ldr	r3, [r3, #4]
 801614e:	883a      	ldrh	r2, [r7, #0]
 8016150:	210d      	movs	r1, #13
 8016152:	4618      	mov	r0, r3
 8016154:	f7fa f9f0 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 8016158:	4603      	mov	r3, r0
 801615a:	81fb      	strh	r3, [r7, #14]
 801615c:	89fb      	ldrh	r3, [r7, #14]
 801615e:	2b00      	cmp	r3, #0
 8016160:	d004      	beq.n	801616c <phpalI14443p3a_Sw_SetConfig+0x5a>
 8016162:	89fb      	ldrh	r3, [r7, #14]
 8016164:	e004      	b.n	8016170 <phpalI14443p3a_Sw_SetConfig+0x5e>
                   wValue));
       break;
    }

    default:
       return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_PARAMETER, PH_COMP_PAL_ISO14443P3A);
 8016166:	f240 3323 	movw	r3, #803	@ 0x323
 801616a:	e001      	b.n	8016170 <phpalI14443p3a_Sw_SetConfig+0x5e>
       break;
 801616c:	bf00      	nop
    }

    return PH_ERR_SUCCESS;
 801616e:	2300      	movs	r3, #0

}
 8016170:	4618      	mov	r0, r3
 8016172:	3710      	adds	r7, #16
 8016174:	46bd      	mov	sp, r7
 8016176:	bd80      	pop	{r7, pc}

08016178 <phpalI14443p3a_Sw_RequestA>:

phStatus_t phpalI14443p3a_Sw_RequestA(
                                      phpalI14443p3a_Sw_DataParams_t * pDataParams,
                                      uint8_t * pAtqa
                                      )
{
 8016178:	b580      	push	{r7, lr}
 801617a:	b082      	sub	sp, #8
 801617c:	af00      	add	r7, sp, #0
 801617e:	6078      	str	r0, [r7, #4]
 8016180:	6039      	str	r1, [r7, #0]
    return phpalI14443p3a_Sw_RequestAEx(pDataParams, PHPAL_I14443P3A_REQUEST_CMD, pAtqa);
 8016182:	683a      	ldr	r2, [r7, #0]
 8016184:	2126      	movs	r1, #38	@ 0x26
 8016186:	6878      	ldr	r0, [r7, #4]
 8016188:	f000 fc89 	bl	8016a9e <phpalI14443p3a_Sw_RequestAEx>
 801618c:	4603      	mov	r3, r0
}
 801618e:	4618      	mov	r0, r3
 8016190:	3708      	adds	r7, #8
 8016192:	46bd      	mov	sp, r7
 8016194:	bd80      	pop	{r7, pc}

08016196 <phpalI14443p3a_Sw_WakeUpA>:

phStatus_t phpalI14443p3a_Sw_WakeUpA(
                                     phpalI14443p3a_Sw_DataParams_t * pDataParams,
                                     uint8_t * pAtqa
                                     )
{
 8016196:	b580      	push	{r7, lr}
 8016198:	b082      	sub	sp, #8
 801619a:	af00      	add	r7, sp, #0
 801619c:	6078      	str	r0, [r7, #4]
 801619e:	6039      	str	r1, [r7, #0]
    return phpalI14443p3a_Sw_RequestAEx(pDataParams, PHPAL_I14443P3A_WAKEUP_CMD, pAtqa);
 80161a0:	683a      	ldr	r2, [r7, #0]
 80161a2:	2152      	movs	r1, #82	@ 0x52
 80161a4:	6878      	ldr	r0, [r7, #4]
 80161a6:	f000 fc7a 	bl	8016a9e <phpalI14443p3a_Sw_RequestAEx>
 80161aa:	4603      	mov	r3, r0
}
 80161ac:	4618      	mov	r0, r3
 80161ae:	3708      	adds	r7, #8
 80161b0:	46bd      	mov	sp, r7
 80161b2:	bd80      	pop	{r7, pc}

080161b4 <phpalI14443p3a_Sw_HaltA>:

phStatus_t phpalI14443p3a_Sw_HaltA(
                                   phpalI14443p3a_Sw_DataParams_t * pDataParams
                                   )
{
 80161b4:	b580      	push	{r7, lr}
 80161b6:	b088      	sub	sp, #32
 80161b8:	af02      	add	r7, sp, #8
 80161ba:	6078      	str	r0, [r7, #4]
    phStatus_t  PH_MEMLOC_REM status;
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_MEMLOC_REM cmd[2];
    uint8_t *   PH_MEMLOC_REM pResp = NULL;
 80161bc:	2300      	movs	r3, #0
 80161be:	60fb      	str	r3, [r7, #12]
    uint16_t    PH_MEMLOC_REM wRespLength = 0;
 80161c0:	2300      	movs	r3, #0
 80161c2:	817b      	strh	r3, [r7, #10]

    /* Set halt timeout */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 80161c4:	687b      	ldr	r3, [r7, #4]
 80161c6:	685b      	ldr	r3, [r3, #4]
 80161c8:	f44f 6291 	mov.w	r2, #1160	@ 0x488
 80161cc:	210d      	movs	r1, #13
 80161ce:	4618      	mov	r0, r3
 80161d0:	f7fa f9b2 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 80161d4:	4603      	mov	r3, r0
 80161d6:	82fb      	strh	r3, [r7, #22]
 80161d8:	8afb      	ldrh	r3, [r7, #22]
 80161da:	2b00      	cmp	r3, #0
 80161dc:	d001      	beq.n	80161e2 <phpalI14443p3a_Sw_HaltA+0x2e>
 80161de:	8afb      	ldrh	r3, [r7, #22]
 80161e0:	e03b      	b.n	801625a <phpalI14443p3a_Sw_HaltA+0xa6>
        pDataParams->pHalDataParams,
        PHHAL_HW_CONFIG_TIMEOUT_VALUE_US,
        PHPAL_I14443P3A_HALT_TIME_US + PHPAL_I14443P3A_EXT_TIME_US));

    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_TXCRC, PH_ON));
 80161e2:	687b      	ldr	r3, [r7, #4]
 80161e4:	685b      	ldr	r3, [r3, #4]
 80161e6:	2201      	movs	r2, #1
 80161e8:	2101      	movs	r1, #1
 80161ea:	4618      	mov	r0, r3
 80161ec:	f7fa f9a4 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 80161f0:	4603      	mov	r3, r0
 80161f2:	82fb      	strh	r3, [r7, #22]
 80161f4:	8afb      	ldrh	r3, [r7, #22]
 80161f6:	2b00      	cmp	r3, #0
 80161f8:	d001      	beq.n	80161fe <phpalI14443p3a_Sw_HaltA+0x4a>
 80161fa:	8afb      	ldrh	r3, [r7, #22]
 80161fc:	e02d      	b.n	801625a <phpalI14443p3a_Sw_HaltA+0xa6>
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_RXCRC, PH_ON));
 80161fe:	687b      	ldr	r3, [r7, #4]
 8016200:	685b      	ldr	r3, [r3, #4]
 8016202:	2201      	movs	r2, #1
 8016204:	2102      	movs	r1, #2
 8016206:	4618      	mov	r0, r3
 8016208:	f7fa f996 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 801620c:	4603      	mov	r3, r0
 801620e:	82fb      	strh	r3, [r7, #22]
 8016210:	8afb      	ldrh	r3, [r7, #22]
 8016212:	2b00      	cmp	r3, #0
 8016214:	d001      	beq.n	801621a <phpalI14443p3a_Sw_HaltA+0x66>
 8016216:	8afb      	ldrh	r3, [r7, #22]
 8016218:	e01f      	b.n	801625a <phpalI14443p3a_Sw_HaltA+0xa6>

    /* Send HltA command */
    cmd[0] = PHPAL_I14443P3A_HALT_CMD;
 801621a:	2350      	movs	r3, #80	@ 0x50
 801621c:	743b      	strb	r3, [r7, #16]
    cmd[1] = 0x00;
 801621e:	2300      	movs	r3, #0
 8016220:	747b      	strb	r3, [r7, #17]

    status = phhalHw_Exchange(pDataParams->pHalDataParams, PH_EXCHANGE_DEFAULT, cmd, 2, &pResp, &wRespLength);
 8016222:	687b      	ldr	r3, [r7, #4]
 8016224:	6858      	ldr	r0, [r3, #4]
 8016226:	f107 0210 	add.w	r2, r7, #16
 801622a:	f107 030a 	add.w	r3, r7, #10
 801622e:	9301      	str	r3, [sp, #4]
 8016230:	f107 030c 	add.w	r3, r7, #12
 8016234:	9300      	str	r3, [sp, #0]
 8016236:	2302      	movs	r3, #2
 8016238:	2100      	movs	r1, #0
 801623a:	f7f9 fdc5 	bl	800fdc8 <phhalHw_Pn5180_Exchange>
 801623e:	4603      	mov	r3, r0
 8016240:	82bb      	strh	r3, [r7, #20]

    switch (status & PH_ERR_MASK)
 8016242:	8abb      	ldrh	r3, [r7, #20]
 8016244:	b2db      	uxtb	r3, r3
 8016246:	2b00      	cmp	r3, #0
 8016248:	d003      	beq.n	8016252 <phpalI14443p3a_Sw_HaltA+0x9e>
 801624a:	2b01      	cmp	r3, #1
 801624c:	d104      	bne.n	8016258 <phpalI14443p3a_Sw_HaltA+0xa4>
    {
        /* HltA command should timeout -> success */
    case PH_ERR_IO_TIMEOUT:
        return PH_ERR_SUCCESS;
 801624e:	2300      	movs	r3, #0
 8016250:	e003      	b.n	801625a <phpalI14443p3a_Sw_HaltA+0xa6>
        /* Return protocol error */
    case PH_ERR_SUCCESS:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P3A);
 8016252:	f240 3306 	movw	r3, #774	@ 0x306
 8016256:	e000      	b.n	801625a <phpalI14443p3a_Sw_HaltA+0xa6>
        /* Return other errors */
    default:
        return status;
 8016258:	8abb      	ldrh	r3, [r7, #20]
    }
}
 801625a:	4618      	mov	r0, r3
 801625c:	3718      	adds	r7, #24
 801625e:	46bd      	mov	sp, r7
 8016260:	bd80      	pop	{r7, pc}

08016262 <phpalI14443p3a_Sw_Anticollision>:
    uint8_t * pUidIn,
    uint8_t bNvbUidIn,
    uint8_t * pUidOut,
    uint8_t * pNvbUidOut
    )
{
 8016262:	b580      	push	{r7, lr}
 8016264:	b08e      	sub	sp, #56	@ 0x38
 8016266:	af02      	add	r7, sp, #8
 8016268:	60f8      	str	r0, [r7, #12]
 801626a:	607a      	str	r2, [r7, #4]
 801626c:	461a      	mov	r2, r3
 801626e:	460b      	mov	r3, r1
 8016270:	72fb      	strb	r3, [r7, #11]
 8016272:	4613      	mov	r3, r2
 8016274:	72bb      	strb	r3, [r7, #10]
    phStatus_t  PH_MEMLOC_REM status;
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_MEMLOC_REM bIsSelect;
    uint8_t     PH_MEMLOC_REM bCmdBuffer[10];
    uint8_t *   PH_MEMLOC_REM pRcvBuffer = NULL;
 8016276:	2300      	movs	r3, #0
 8016278:	617b      	str	r3, [r7, #20]
    uint16_t    PH_MEMLOC_REM wSndBytes;
    uint16_t    PH_MEMLOC_REM wRcvBytes = 0;
 801627a:	2300      	movs	r3, #0
 801627c:	827b      	strh	r3, [r7, #18]
    uint16_t    PH_MEMLOC_REM wRcvBits = 0;
 801627e:	2300      	movs	r3, #0
 8016280:	823b      	strh	r3, [r7, #16]
    uint8_t     PH_MEMLOC_REM bUidStartIndex;
    uint8_t     PH_MEMLOC_REM bBitCount;

    /* Check for invalid bNvbUidIn parameter */
    if ((bNvbUidIn > 0x40U) || ((bNvbUidIn & 0x0FU) > 0x07U))
 8016282:	7abb      	ldrb	r3, [r7, #10]
 8016284:	2b40      	cmp	r3, #64	@ 0x40
 8016286:	d804      	bhi.n	8016292 <phpalI14443p3a_Sw_Anticollision+0x30>
 8016288:	7abb      	ldrb	r3, [r7, #10]
 801628a:	f003 0308 	and.w	r3, r3, #8
 801628e:	2b00      	cmp	r3, #0
 8016290:	d002      	beq.n	8016298 <phpalI14443p3a_Sw_Anticollision+0x36>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_ISO14443P3A);
 8016292:	f240 3321 	movw	r3, #801	@ 0x321
 8016296:	e217      	b.n	80166c8 <phpalI14443p3a_Sw_Anticollision+0x466>
    }

    /* Check for invalid bCascadeIndex parameter */
    switch (bCascadeLevel)
 8016298:	7afb      	ldrb	r3, [r7, #11]
 801629a:	2b97      	cmp	r3, #151	@ 0x97
 801629c:	d00d      	beq.n	80162ba <phpalI14443p3a_Sw_Anticollision+0x58>
 801629e:	2b97      	cmp	r3, #151	@ 0x97
 80162a0:	dc08      	bgt.n	80162b4 <phpalI14443p3a_Sw_Anticollision+0x52>
 80162a2:	2b93      	cmp	r3, #147	@ 0x93
 80162a4:	d002      	beq.n	80162ac <phpalI14443p3a_Sw_Anticollision+0x4a>
 80162a6:	2b95      	cmp	r3, #149	@ 0x95
 80162a8:	d007      	beq.n	80162ba <phpalI14443p3a_Sw_Anticollision+0x58>
 80162aa:	e003      	b.n	80162b4 <phpalI14443p3a_Sw_Anticollision+0x52>
    {
    case PHPAL_I14443P3A_CASCADE_LEVEL_1:
        /* Reset UID length */
        pDataParams->bUidLength = 0;
 80162ac:	68fb      	ldr	r3, [r7, #12]
 80162ae:	2200      	movs	r2, #0
 80162b0:	749a      	strb	r2, [r3, #18]
    case PHPAL_I14443P3A_CASCADE_LEVEL_2:
    case PHPAL_I14443P3A_CASCADE_LEVEL_3:
        break;
 80162b2:	e002      	b.n	80162ba <phpalI14443p3a_Sw_Anticollision+0x58>
    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_ISO14443P3A);
 80162b4:	f240 3321 	movw	r3, #801	@ 0x321
 80162b8:	e206      	b.n	80166c8 <phpalI14443p3a_Sw_Anticollision+0x466>
        break;
 80162ba:	bf00      	nop
    }

    /* Reset UID complete flag */
    pDataParams->bUidComplete = 0;
 80162bc:	68fb      	ldr	r3, [r7, #12]
 80162be:	2200      	movs	r2, #0
 80162c0:	74da      	strb	r2, [r3, #19]

    /* ANTICOLLISION: Disable CRC */
    if (bNvbUidIn != 0x40U)
 80162c2:	7abb      	ldrb	r3, [r7, #10]
 80162c4:	2b40      	cmp	r3, #64	@ 0x40
 80162c6:	d01e      	beq.n	8016306 <phpalI14443p3a_Sw_Anticollision+0xa4>
    {
        bIsSelect = 0;
 80162c8:	2300      	movs	r3, #0
 80162ca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_TXCRC, PH_OFF));
 80162ce:	68fb      	ldr	r3, [r7, #12]
 80162d0:	685b      	ldr	r3, [r3, #4]
 80162d2:	2200      	movs	r2, #0
 80162d4:	2101      	movs	r1, #1
 80162d6:	4618      	mov	r0, r3
 80162d8:	f7fa f92e 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 80162dc:	4603      	mov	r3, r0
 80162de:	853b      	strh	r3, [r7, #40]	@ 0x28
 80162e0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80162e2:	2b00      	cmp	r3, #0
 80162e4:	d001      	beq.n	80162ea <phpalI14443p3a_Sw_Anticollision+0x88>
 80162e6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80162e8:	e1ee      	b.n	80166c8 <phpalI14443p3a_Sw_Anticollision+0x466>
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_RXCRC, PH_OFF));
 80162ea:	68fb      	ldr	r3, [r7, #12]
 80162ec:	685b      	ldr	r3, [r3, #4]
 80162ee:	2200      	movs	r2, #0
 80162f0:	2102      	movs	r1, #2
 80162f2:	4618      	mov	r0, r3
 80162f4:	f7fa f920 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 80162f8:	4603      	mov	r3, r0
 80162fa:	853b      	strh	r3, [r7, #40]	@ 0x28
 80162fc:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80162fe:	2b00      	cmp	r3, #0
 8016300:	d020      	beq.n	8016344 <phpalI14443p3a_Sw_Anticollision+0xe2>
 8016302:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8016304:	e1e0      	b.n	80166c8 <phpalI14443p3a_Sw_Anticollision+0x466>
    }
    /* SELECT: Enable CRC */
    else
    {
        bIsSelect = 1;
 8016306:	2301      	movs	r3, #1
 8016308:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_TXCRC, PH_ON));
 801630c:	68fb      	ldr	r3, [r7, #12]
 801630e:	685b      	ldr	r3, [r3, #4]
 8016310:	2201      	movs	r2, #1
 8016312:	2101      	movs	r1, #1
 8016314:	4618      	mov	r0, r3
 8016316:	f7fa f90f 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 801631a:	4603      	mov	r3, r0
 801631c:	853b      	strh	r3, [r7, #40]	@ 0x28
 801631e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8016320:	2b00      	cmp	r3, #0
 8016322:	d001      	beq.n	8016328 <phpalI14443p3a_Sw_Anticollision+0xc6>
 8016324:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8016326:	e1cf      	b.n	80166c8 <phpalI14443p3a_Sw_Anticollision+0x466>
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_RXCRC, PH_ON));
 8016328:	68fb      	ldr	r3, [r7, #12]
 801632a:	685b      	ldr	r3, [r3, #4]
 801632c:	2201      	movs	r2, #1
 801632e:	2102      	movs	r1, #2
 8016330:	4618      	mov	r0, r3
 8016332:	f7fa f901 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 8016336:	4603      	mov	r3, r0
 8016338:	853b      	strh	r3, [r7, #40]	@ 0x28
 801633a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801633c:	2b00      	cmp	r3, #0
 801633e:	d001      	beq.n	8016344 <phpalI14443p3a_Sw_Anticollision+0xe2>
 8016340:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8016342:	e1c1      	b.n	80166c8 <phpalI14443p3a_Sw_Anticollision+0x466>
    }

    /* Init. command buffer */
    bCmdBuffer[0] = bCascadeLevel;
 8016344:	7afb      	ldrb	r3, [r7, #11]
 8016346:	763b      	strb	r3, [r7, #24]
    (void)memset(&bCmdBuffer[2], 0x00, 5);
 8016348:	f107 0318 	add.w	r3, r7, #24
 801634c:	3302      	adds	r3, #2
 801634e:	2205      	movs	r2, #5
 8016350:	2100      	movs	r1, #0
 8016352:	4618      	mov	r0, r3
 8016354:	f00c f96e 	bl	8022634 <memset>

    /* Copy valid UID bits */
    wSndBytes = (uint16_t)(((((uint16_t)bNvbUidIn) & 0xF0U) >> 4U) + (((bNvbUidIn & 0x0FU) != 0U) ? 1U : 0U));
 8016358:	7abb      	ldrb	r3, [r7, #10]
 801635a:	091b      	lsrs	r3, r3, #4
 801635c:	b2db      	uxtb	r3, r3
 801635e:	461a      	mov	r2, r3
 8016360:	7abb      	ldrb	r3, [r7, #10]
 8016362:	f003 030f 	and.w	r3, r3, #15
 8016366:	2b00      	cmp	r3, #0
 8016368:	d001      	beq.n	801636e <phpalI14443p3a_Sw_Anticollision+0x10c>
 801636a:	2301      	movs	r3, #1
 801636c:	e000      	b.n	8016370 <phpalI14443p3a_Sw_Anticollision+0x10e>
 801636e:	2300      	movs	r3, #0
 8016370:	4413      	add	r3, r2
 8016372:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    (void)memcpy(&bCmdBuffer[2], pUidIn, (size_t)wSndBytes);
 8016374:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8016376:	f107 0318 	add.w	r3, r7, #24
 801637a:	3302      	adds	r3, #2
 801637c:	6879      	ldr	r1, [r7, #4]
 801637e:	4618      	mov	r0, r3
 8016380:	f00c f9d7 	bl	8022732 <memcpy>
    wSndBytes += 2U;
 8016384:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8016386:	3302      	adds	r3, #2
 8016388:	85bb      	strh	r3, [r7, #44]	@ 0x2c

    /* SELECT: Add BCC */
    if (0U != (bIsSelect))
 801638a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801638e:	2b00      	cmp	r3, #0
 8016390:	d016      	beq.n	80163c0 <phpalI14443p3a_Sw_Anticollision+0x15e>
    {
        bNvbUidIn = 0x50;
 8016392:	2350      	movs	r3, #80	@ 0x50
 8016394:	72bb      	strb	r3, [r7, #10]
        bCmdBuffer[6] = pUidIn[0] ^ pUidIn[1] ^ pUidIn[2] ^ pUidIn[3];
 8016396:	687b      	ldr	r3, [r7, #4]
 8016398:	781a      	ldrb	r2, [r3, #0]
 801639a:	687b      	ldr	r3, [r7, #4]
 801639c:	3301      	adds	r3, #1
 801639e:	781b      	ldrb	r3, [r3, #0]
 80163a0:	4053      	eors	r3, r2
 80163a2:	b2da      	uxtb	r2, r3
 80163a4:	687b      	ldr	r3, [r7, #4]
 80163a6:	3302      	adds	r3, #2
 80163a8:	781b      	ldrb	r3, [r3, #0]
 80163aa:	4053      	eors	r3, r2
 80163ac:	b2da      	uxtb	r2, r3
 80163ae:	687b      	ldr	r3, [r7, #4]
 80163b0:	3303      	adds	r3, #3
 80163b2:	781b      	ldrb	r3, [r3, #0]
 80163b4:	4053      	eors	r3, r2
 80163b6:	b2db      	uxtb	r3, r3
 80163b8:	77bb      	strb	r3, [r7, #30]
        ++wSndBytes;
 80163ba:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80163bc:	3301      	adds	r3, #1
 80163be:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    }

    /* Encode NVB */
    bCmdBuffer[1] = bNvbUidIn + 0x20U;
 80163c0:	7abb      	ldrb	r3, [r7, #10]
 80163c2:	3320      	adds	r3, #32
 80163c4:	b2db      	uxtb	r3, r3
 80163c6:	767b      	strb	r3, [r7, #25]

    /* Adjust Rx-Align */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_RXALIGN, (((uint16_t)bNvbUidIn) & 0x07U)));
 80163c8:	68fb      	ldr	r3, [r7, #12]
 80163ca:	6858      	ldr	r0, [r3, #4]
 80163cc:	7abb      	ldrb	r3, [r7, #10]
 80163ce:	b29b      	uxth	r3, r3
 80163d0:	f003 0307 	and.w	r3, r3, #7
 80163d4:	b29b      	uxth	r3, r3
 80163d6:	461a      	mov	r2, r3
 80163d8:	2105      	movs	r1, #5
 80163da:	f7fa f8ad 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 80163de:	4603      	mov	r3, r0
 80163e0:	853b      	strh	r3, [r7, #40]	@ 0x28
 80163e2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80163e4:	2b00      	cmp	r3, #0
 80163e6:	d001      	beq.n	80163ec <phpalI14443p3a_Sw_Anticollision+0x18a>
 80163e8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80163ea:	e16d      	b.n	80166c8 <phpalI14443p3a_Sw_Anticollision+0x466>

    /* Adjust TxBits */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_TXLASTBITS, (((uint16_t)bNvbUidIn) & 0x07U)));
 80163ec:	68fb      	ldr	r3, [r7, #12]
 80163ee:	6858      	ldr	r0, [r3, #4]
 80163f0:	7abb      	ldrb	r3, [r7, #10]
 80163f2:	b29b      	uxth	r3, r3
 80163f4:	f003 0307 	and.w	r3, r3, #7
 80163f8:	b29b      	uxth	r3, r3
 80163fa:	461a      	mov	r2, r3
 80163fc:	2103      	movs	r1, #3
 80163fe:	f7fa f89b 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 8016402:	4603      	mov	r3, r0
 8016404:	853b      	strh	r3, [r7, #40]	@ 0x28
 8016406:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8016408:	2b00      	cmp	r3, #0
 801640a:	d001      	beq.n	8016410 <phpalI14443p3a_Sw_Anticollision+0x1ae>
 801640c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801640e:	e15b      	b.n	80166c8 <phpalI14443p3a_Sw_Anticollision+0x466>

    /* Send the ANTICOLLISION command */
    status = phhalHw_Exchange(pDataParams->pHalDataParams, PH_EXCHANGE_DEFAULT, bCmdBuffer, wSndBytes, &pRcvBuffer, &wRcvBytes);
 8016410:	68fb      	ldr	r3, [r7, #12]
 8016412:	6858      	ldr	r0, [r3, #4]
 8016414:	8db9      	ldrh	r1, [r7, #44]	@ 0x2c
 8016416:	f107 0218 	add.w	r2, r7, #24
 801641a:	f107 0312 	add.w	r3, r7, #18
 801641e:	9301      	str	r3, [sp, #4]
 8016420:	f107 0314 	add.w	r3, r7, #20
 8016424:	9300      	str	r3, [sp, #0]
 8016426:	460b      	mov	r3, r1
 8016428:	2100      	movs	r1, #0
 801642a:	f7f9 fccd 	bl	800fdc8 <phhalHw_Pn5180_Exchange>
 801642e:	4603      	mov	r3, r0
 8016430:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /* Reset RxAlignment */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_RXALIGN, 0));
 8016432:	68fb      	ldr	r3, [r7, #12]
 8016434:	685b      	ldr	r3, [r3, #4]
 8016436:	2200      	movs	r2, #0
 8016438:	2105      	movs	r1, #5
 801643a:	4618      	mov	r0, r3
 801643c:	f7fa f87c 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 8016440:	4603      	mov	r3, r0
 8016442:	853b      	strh	r3, [r7, #40]	@ 0x28
 8016444:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8016446:	2b00      	cmp	r3, #0
 8016448:	d001      	beq.n	801644e <phpalI14443p3a_Sw_Anticollision+0x1ec>
 801644a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801644c:	e13c      	b.n	80166c8 <phpalI14443p3a_Sw_Anticollision+0x466>

    /* Check status, Collision is allowed for anti-collision command. */
    if ((bIsSelect == 0U) && ((status & PH_ERR_MASK) == PH_ERR_COLLISION_ERROR))
 801644e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8016452:	2b00      	cmp	r3, #0
 8016454:	d112      	bne.n	801647c <phpalI14443p3a_Sw_Anticollision+0x21a>
 8016456:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8016458:	b2db      	uxtb	r3, r3
 801645a:	2b03      	cmp	r3, #3
 801645c:	d10e      	bne.n	801647c <phpalI14443p3a_Sw_Anticollision+0x21a>
    {
        /* Retrieve number of valid bits of last byte */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_GetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_RXLASTBITS, &wRcvBits));
 801645e:	68fb      	ldr	r3, [r7, #12]
 8016460:	685b      	ldr	r3, [r3, #4]
 8016462:	f107 0210 	add.w	r2, r7, #16
 8016466:	2104      	movs	r1, #4
 8016468:	4618      	mov	r0, r3
 801646a:	f7fb fcb3 	bl	8011dd4 <phhalHw_Pn5180_GetConfig>
 801646e:	4603      	mov	r3, r0
 8016470:	853b      	strh	r3, [r7, #40]	@ 0x28
 8016472:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8016474:	2b00      	cmp	r3, #0
 8016476:	d00f      	beq.n	8016498 <phpalI14443p3a_Sw_Anticollision+0x236>
 8016478:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801647a:	e125      	b.n	80166c8 <phpalI14443p3a_Sw_Anticollision+0x466>
    }
    else
    {
        /* Check for protocol error */
        if ((status & PH_ERR_MASK) == PH_ERR_SUCCESS_INCOMPLETE_BYTE)
 801647c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801647e:	b2db      	uxtb	r3, r3
 8016480:	2b73      	cmp	r3, #115	@ 0x73
 8016482:	d102      	bne.n	801648a <phpalI14443p3a_Sw_Anticollision+0x228>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P3A);
 8016484:	f240 3306 	movw	r3, #774	@ 0x306
 8016488:	e11e      	b.n	80166c8 <phpalI14443p3a_Sw_Anticollision+0x466>
        }
        /* Return on other errors */
        else
        {
            PH_CHECK_SUCCESS(status);
 801648a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801648c:	2b00      	cmp	r3, #0
 801648e:	d001      	beq.n	8016494 <phpalI14443p3a_Sw_Anticollision+0x232>
 8016490:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8016492:	e119      	b.n	80166c8 <phpalI14443p3a_Sw_Anticollision+0x466>
        }

        /* whole byte valid */
        wRcvBits = 0;
 8016494:	2300      	movs	r3, #0
 8016496:	823b      	strh	r3, [r7, #16]
    }

    /* Add received data to UID */
    if (bIsSelect == 0U)
 8016498:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801649c:	2b00      	cmp	r3, #0
 801649e:	f040 80ae 	bne.w	80165fe <phpalI14443p3a_Sw_Anticollision+0x39c>
    {
        /* Retrieve byte-starting-index of received Uid */
        bUidStartIndex = (uint8_t)((bNvbUidIn & 0xF0U) >> 4U);
 80164a2:	7abb      	ldrb	r3, [r7, #10]
 80164a4:	091b      	lsrs	r3, r3, #4
 80164a6:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

        /* Add new bitcount */
        bBitCount = (uint8_t)(((((uint16_t)bNvbUidIn) >> 4U) << 3U) + (wRcvBytes << 3U) + wRcvBits);
 80164aa:	7abb      	ldrb	r3, [r7, #10]
 80164ac:	091b      	lsrs	r3, r3, #4
 80164ae:	b2da      	uxtb	r2, r3
 80164b0:	8a7b      	ldrh	r3, [r7, #18]
 80164b2:	b2db      	uxtb	r3, r3
 80164b4:	4413      	add	r3, r2
 80164b6:	b2db      	uxtb	r3, r3
 80164b8:	00db      	lsls	r3, r3, #3
 80164ba:	b2da      	uxtb	r2, r3
 80164bc:	8a3b      	ldrh	r3, [r7, #16]
 80164be:	b2db      	uxtb	r3, r3
 80164c0:	4413      	add	r3, r2
 80164c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

        /* Last incomplete byte is added to wRcvBytes, so remove that again */
        if (wRcvBits > 0U)
 80164c6:	8a3b      	ldrh	r3, [r7, #16]
 80164c8:	2b00      	cmp	r3, #0
 80164ca:	d004      	beq.n	80164d6 <phpalI14443p3a_Sw_Anticollision+0x274>
        {
            bBitCount -= 8U;
 80164cc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80164d0:	3b08      	subs	r3, #8
 80164d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        }

        /* Convert bitcount to NVB format */
        *pNvbUidOut = (uint8_t)(((bBitCount >> 3U) << 4U) + (bBitCount & 0x07U));
 80164d6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80164da:	08db      	lsrs	r3, r3, #3
 80164dc:	b2db      	uxtb	r3, r3
 80164de:	011b      	lsls	r3, r3, #4
 80164e0:	b2da      	uxtb	r2, r3
 80164e2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80164e6:	f003 0307 	and.w	r3, r3, #7
 80164ea:	b2db      	uxtb	r3, r3
 80164ec:	4413      	add	r3, r2
 80164ee:	b2da      	uxtb	r2, r3
 80164f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80164f2:	701a      	strb	r2, [r3, #0]

        /* We do not tolerate more than (5u * 8 =)40 bits because it would lead to buffer overflows */
        if (*pNvbUidOut > 0x50U)
 80164f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80164f6:	781b      	ldrb	r3, [r3, #0]
 80164f8:	2b50      	cmp	r3, #80	@ 0x50
 80164fa:	d902      	bls.n	8016502 <phpalI14443p3a_Sw_Anticollision+0x2a0>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P3A);
 80164fc:	f240 3306 	movw	r3, #774	@ 0x306
 8016500:	e0e2      	b.n	80166c8 <phpalI14443p3a_Sw_Anticollision+0x466>
        }

        /* After successfull reception, the UID must be exact 40 bits */
        if (((status & PH_ERR_MASK) == PH_ERR_SUCCESS) && (*pNvbUidOut != 0x50U))
 8016502:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8016504:	b2db      	uxtb	r3, r3
 8016506:	2b00      	cmp	r3, #0
 8016508:	d106      	bne.n	8016518 <phpalI14443p3a_Sw_Anticollision+0x2b6>
 801650a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801650c:	781b      	ldrb	r3, [r3, #0]
 801650e:	2b50      	cmp	r3, #80	@ 0x50
 8016510:	d002      	beq.n	8016518 <phpalI14443p3a_Sw_Anticollision+0x2b6>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P3A);
 8016512:	f240 3306 	movw	r3, #774	@ 0x306
 8016516:	e0d7      	b.n	80166c8 <phpalI14443p3a_Sw_Anticollision+0x466>
        }

        /* Copy received bytes to uid */
        if (wRcvBytes > 0U)
 8016518:	8a7b      	ldrh	r3, [r7, #18]
 801651a:	2b00      	cmp	r3, #0
 801651c:	d041      	beq.n	80165a2 <phpalI14443p3a_Sw_Anticollision+0x340>
        {
            /* Incomplete byte sent: Merge Rx-Aligned first byte */
            if (0U != (bNvbUidIn & 0x07U))
 801651e:	7abb      	ldrb	r3, [r7, #10]
 8016520:	f003 0307 	and.w	r3, r3, #7
 8016524:	2b00      	cmp	r3, #0
 8016526:	d026      	beq.n	8016576 <phpalI14443p3a_Sw_Anticollision+0x314>
            {
                bCmdBuffer[2U + bUidStartIndex] = (bCmdBuffer[2U + bUidStartIndex] & (uint8_t)((1U << (bNvbUidIn & 0x07U)) - 1U)) |
 8016528:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 801652c:	3302      	adds	r3, #2
 801652e:	3330      	adds	r3, #48	@ 0x30
 8016530:	443b      	add	r3, r7
 8016532:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 8016536:	7abb      	ldrb	r3, [r7, #10]
 8016538:	f003 0307 	and.w	r3, r3, #7
 801653c:	2101      	movs	r1, #1
 801653e:	fa01 f303 	lsl.w	r3, r1, r3
 8016542:	b2db      	uxtb	r3, r3
 8016544:	3b01      	subs	r3, #1
 8016546:	b2db      	uxtb	r3, r3
 8016548:	4013      	ands	r3, r2
 801654a:	b2d9      	uxtb	r1, r3
                                                 (pRcvBuffer[0] & (uint8_t)(0xFFU << (bNvbUidIn & 0x07U)));
 801654c:	697b      	ldr	r3, [r7, #20]
 801654e:	781a      	ldrb	r2, [r3, #0]
 8016550:	7abb      	ldrb	r3, [r7, #10]
 8016552:	f003 0307 	and.w	r3, r3, #7
 8016556:	20ff      	movs	r0, #255	@ 0xff
 8016558:	fa00 f303 	lsl.w	r3, r0, r3
 801655c:	b2db      	uxtb	r3, r3
                bCmdBuffer[2U + bUidStartIndex] = (bCmdBuffer[2U + bUidStartIndex] & (uint8_t)((1U << (bNvbUidIn & 0x07U)) - 1U)) |
 801655e:	4013      	ands	r3, r2
 8016560:	b2da      	uxtb	r2, r3
 8016562:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8016566:	3302      	adds	r3, #2
 8016568:	430a      	orrs	r2, r1
 801656a:	b2d2      	uxtb	r2, r2
 801656c:	3330      	adds	r3, #48	@ 0x30
 801656e:	443b      	add	r3, r7
 8016570:	f803 2c18 	strb.w	r2, [r3, #-24]
 8016574:	e008      	b.n	8016588 <phpalI14443p3a_Sw_Anticollision+0x326>
            }
            /* Else just copy the first byte */
            else
            {
                bCmdBuffer[2U + bUidStartIndex] = pRcvBuffer[0];
 8016576:	697a      	ldr	r2, [r7, #20]
 8016578:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 801657c:	3302      	adds	r3, #2
 801657e:	7812      	ldrb	r2, [r2, #0]
 8016580:	3330      	adds	r3, #48	@ 0x30
 8016582:	443b      	add	r3, r7
 8016584:	f803 2c18 	strb.w	r2, [r3, #-24]
            }

            /* Add the rest of the uid bytes */
            (void)memcpy(&bCmdBuffer[2U + bUidStartIndex + 1U], &pRcvBuffer[1], (size_t)(((uint32_t)wRcvBytes) - 1u));
 8016588:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 801658c:	3303      	adds	r3, #3
 801658e:	f107 0218 	add.w	r2, r7, #24
 8016592:	18d0      	adds	r0, r2, r3
 8016594:	697b      	ldr	r3, [r7, #20]
 8016596:	3301      	adds	r3, #1
 8016598:	8a7a      	ldrh	r2, [r7, #18]
 801659a:	3a01      	subs	r2, #1
 801659c:	4619      	mov	r1, r3
 801659e:	f00c f8c8 	bl	8022732 <memcpy>
        }

        /* Anticollision finished */
        if (*pNvbUidOut > 0x40U)
 80165a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80165a4:	781b      	ldrb	r3, [r3, #0]
 80165a6:	2b40      	cmp	r3, #64	@ 0x40
 80165a8:	d91d      	bls.n	80165e6 <phpalI14443p3a_Sw_Anticollision+0x384>
        {
            /* Collision in BCC byte can never happen */
            if (*pNvbUidOut < 0x50U)
 80165aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80165ac:	781b      	ldrb	r3, [r3, #0]
 80165ae:	2b4f      	cmp	r3, #79	@ 0x4f
 80165b0:	d802      	bhi.n	80165b8 <phpalI14443p3a_Sw_Anticollision+0x356>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_FRAMING_ERROR, PH_COMP_PAL_ISO14443P3A);
 80165b2:	f240 3305 	movw	r3, #773	@ 0x305
 80165b6:	e087      	b.n	80166c8 <phpalI14443p3a_Sw_Anticollision+0x466>
            }

            /* Remove BCC from NvbUidOut */
            *pNvbUidOut = 0x40;
 80165b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80165ba:	2240      	movs	r2, #64	@ 0x40
 80165bc:	701a      	strb	r2, [r3, #0]
            --wRcvBytes;
 80165be:	8a7b      	ldrh	r3, [r7, #18]
 80165c0:	3b01      	subs	r3, #1
 80165c2:	b29b      	uxth	r3, r3
 80165c4:	827b      	strh	r3, [r7, #18]

            /* BCC Check */
            if ((bCmdBuffer[2] ^ bCmdBuffer[3] ^ bCmdBuffer[4] ^ bCmdBuffer[5]) != bCmdBuffer[6])
 80165c6:	7eba      	ldrb	r2, [r7, #26]
 80165c8:	7efb      	ldrb	r3, [r7, #27]
 80165ca:	4053      	eors	r3, r2
 80165cc:	b2da      	uxtb	r2, r3
 80165ce:	7f3b      	ldrb	r3, [r7, #28]
 80165d0:	4053      	eors	r3, r2
 80165d2:	b2da      	uxtb	r2, r3
 80165d4:	7f7b      	ldrb	r3, [r7, #29]
 80165d6:	4053      	eors	r3, r2
 80165d8:	b2da      	uxtb	r2, r3
 80165da:	7fbb      	ldrb	r3, [r7, #30]
 80165dc:	429a      	cmp	r2, r3
 80165de:	d002      	beq.n	80165e6 <phpalI14443p3a_Sw_Anticollision+0x384>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_FRAMING_ERROR, PH_COMP_PAL_ISO14443P3A);
 80165e0:	f240 3305 	movw	r3, #773	@ 0x305
 80165e4:	e070      	b.n	80166c8 <phpalI14443p3a_Sw_Anticollision+0x466>
            }
        }

        /* Copy UID */
        (void)memcpy(pUidOut, &bCmdBuffer[2], (size_t)(bUidStartIndex + ((uint32_t)wRcvBytes)));
 80165e6:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80165ea:	8a7a      	ldrh	r2, [r7, #18]
 80165ec:	441a      	add	r2, r3
 80165ee:	f107 0318 	add.w	r3, r7, #24
 80165f2:	3302      	adds	r3, #2
 80165f4:	4619      	mov	r1, r3
 80165f6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80165f8:	f00c f89b 	bl	8022732 <memcpy>
 80165fc:	e054      	b.n	80166a8 <phpalI14443p3a_Sw_Anticollision+0x446>
    }
    /* Return SAK instead of the UID */
    else
    {
        /* only one byte allowed */
        if (wRcvBytes != 1U)
 80165fe:	8a7b      	ldrh	r3, [r7, #18]
 8016600:	2b01      	cmp	r3, #1
 8016602:	d002      	beq.n	801660a <phpalI14443p3a_Sw_Anticollision+0x3a8>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P3A);
 8016604:	f240 3306 	movw	r3, #774	@ 0x306
 8016608:	e05e      	b.n	80166c8 <phpalI14443p3a_Sw_Anticollision+0x466>
        }

        /* Cascade Bit is set */
        if (0U != (pRcvBuffer[0] & 0x04U))
 801660a:	697b      	ldr	r3, [r7, #20]
 801660c:	781b      	ldrb	r3, [r3, #0]
 801660e:	f003 0304 	and.w	r3, r3, #4
 8016612:	2b00      	cmp	r3, #0
 8016614:	d01e      	beq.n	8016654 <phpalI14443p3a_Sw_Anticollision+0x3f2>
        {
            /* If additional cascade levels are impossible -> protocol error */
            if (bCascadeLevel == PHPAL_I14443P3A_CASCADE_LEVEL_3)
 8016616:	7afb      	ldrb	r3, [r7, #11]
 8016618:	2b97      	cmp	r3, #151	@ 0x97
 801661a:	d102      	bne.n	8016622 <phpalI14443p3a_Sw_Anticollision+0x3c0>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P3A);
 801661c:	f240 3306 	movw	r3, #774	@ 0x306
 8016620:	e052      	b.n	80166c8 <phpalI14443p3a_Sw_Anticollision+0x466>
            }

            /* Cascade tag does not match -> protocol error */
            if (pUidIn[0] != PHPAL_I14443P3A_CASCADE_TAG)
 8016622:	687b      	ldr	r3, [r7, #4]
 8016624:	781b      	ldrb	r3, [r3, #0]
 8016626:	2b88      	cmp	r3, #136	@ 0x88
 8016628:	d002      	beq.n	8016630 <phpalI14443p3a_Sw_Anticollision+0x3ce>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P3A);
 801662a:	f240 3306 	movw	r3, #774	@ 0x306
 801662e:	e04b      	b.n	80166c8 <phpalI14443p3a_Sw_Anticollision+0x466>
            }

            /* Ignore Cascade Tag */
            (void)memcpy(&pDataParams->abUid[pDataParams->bUidLength], &pUidIn[1], 3);
 8016630:	68fb      	ldr	r3, [r7, #12]
 8016632:	7c9b      	ldrb	r3, [r3, #18]
 8016634:	3308      	adds	r3, #8
 8016636:	68fa      	ldr	r2, [r7, #12]
 8016638:	18d0      	adds	r0, r2, r3
 801663a:	687b      	ldr	r3, [r7, #4]
 801663c:	3301      	adds	r3, #1
 801663e:	2203      	movs	r2, #3
 8016640:	4619      	mov	r1, r3
 8016642:	f00c f876 	bl	8022732 <memcpy>

            /* Increment Uid length */
            pDataParams->bUidLength += 3U;
 8016646:	68fb      	ldr	r3, [r7, #12]
 8016648:	7c9b      	ldrb	r3, [r3, #18]
 801664a:	3303      	adds	r3, #3
 801664c:	b2da      	uxtb	r2, r3
 801664e:	68fb      	ldr	r3, [r7, #12]
 8016650:	749a      	strb	r2, [r3, #18]
 8016652:	e025      	b.n	80166a0 <phpalI14443p3a_Sw_Anticollision+0x43e>
        }
        /* Cascade Bit is cleared -> no further cascade levels */
        else
        {
            /* Cascade tag does not match -> protocol error */
            if (pUidIn[0] == PHPAL_I14443P3A_CASCADE_TAG)
 8016654:	687b      	ldr	r3, [r7, #4]
 8016656:	781b      	ldrb	r3, [r3, #0]
 8016658:	2b88      	cmp	r3, #136	@ 0x88
 801665a:	d102      	bne.n	8016662 <phpalI14443p3a_Sw_Anticollision+0x400>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P3A);
 801665c:	f240 3306 	movw	r3, #774	@ 0x306
 8016660:	e032      	b.n	80166c8 <phpalI14443p3a_Sw_Anticollision+0x466>
            }

            /* Copy all uid bytes except BCC */
            (void)memcpy(&pDataParams->abUid[pDataParams->bUidLength], &pUidIn[0], 4);
 8016662:	68fb      	ldr	r3, [r7, #12]
 8016664:	7c9b      	ldrb	r3, [r3, #18]
 8016666:	3308      	adds	r3, #8
 8016668:	68fa      	ldr	r2, [r7, #12]
 801666a:	4413      	add	r3, r2
 801666c:	687a      	ldr	r2, [r7, #4]
 801666e:	6812      	ldr	r2, [r2, #0]
 8016670:	601a      	str	r2, [r3, #0]

            /* Increment Uid length */
            pDataParams->bUidLength += 4U;
 8016672:	68fb      	ldr	r3, [r7, #12]
 8016674:	7c9b      	ldrb	r3, [r3, #18]
 8016676:	3304      	adds	r3, #4
 8016678:	b2da      	uxtb	r2, r3
 801667a:	68fb      	ldr	r3, [r7, #12]
 801667c:	749a      	strb	r2, [r3, #18]

            /* Set UID complete flag */
            pDataParams->bUidComplete = 1;
 801667e:	68fb      	ldr	r3, [r7, #12]
 8016680:	2201      	movs	r2, #1
 8016682:	74da      	strb	r2, [r3, #19]

            /* set default card timeout */
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 8016684:	68fb      	ldr	r3, [r7, #12]
 8016686:	685b      	ldr	r3, [r3, #4]
 8016688:	220a      	movs	r2, #10
 801668a:	210e      	movs	r1, #14
 801668c:	4618      	mov	r0, r3
 801668e:	f7f9 ff53 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 8016692:	4603      	mov	r3, r0
 8016694:	853b      	strh	r3, [r7, #40]	@ 0x28
 8016696:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8016698:	2b00      	cmp	r3, #0
 801669a:	d001      	beq.n	80166a0 <phpalI14443p3a_Sw_Anticollision+0x43e>
 801669c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801669e:	e013      	b.n	80166c8 <phpalI14443p3a_Sw_Anticollision+0x466>
                PHHAL_HW_CONFIG_TIMEOUT_VALUE_MS,
                PHPAL_I14443P3A_TIMEOUT_DEFAULT_MS));
        }

        /* Copy SAK */
        pUidOut[0] = pRcvBuffer[0];
 80166a0:	697b      	ldr	r3, [r7, #20]
 80166a2:	781a      	ldrb	r2, [r3, #0]
 80166a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80166a6:	701a      	strb	r2, [r3, #0]
    }

    return PH_ADD_COMPCODE(status, PH_COMP_PAL_ISO14443P3A);
 80166a8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80166aa:	2b00      	cmp	r3, #0
 80166ac:	d00b      	beq.n	80166c6 <phpalI14443p3a_Sw_Anticollision+0x464>
 80166ae:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80166b0:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80166b4:	2b00      	cmp	r3, #0
 80166b6:	d106      	bne.n	80166c6 <phpalI14443p3a_Sw_Anticollision+0x464>
 80166b8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80166ba:	b2db      	uxtb	r3, r3
 80166bc:	b29b      	uxth	r3, r3
 80166be:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80166c2:	b29b      	uxth	r3, r3
 80166c4:	e000      	b.n	80166c8 <phpalI14443p3a_Sw_Anticollision+0x466>
 80166c6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
}
 80166c8:	4618      	mov	r0, r3
 80166ca:	3730      	adds	r7, #48	@ 0x30
 80166cc:	46bd      	mov	sp, r7
 80166ce:	bd80      	pop	{r7, pc}

080166d0 <phpalI14443p3a_Sw_Select>:
                                    phpalI14443p3a_Sw_DataParams_t * pDataParams,
                                    uint8_t bCascadeLevel,
                                    uint8_t * pUidIn,
                                    uint8_t * pSak
                                    )
{
 80166d0:	b580      	push	{r7, lr}
 80166d2:	b088      	sub	sp, #32
 80166d4:	af02      	add	r7, sp, #8
 80166d6:	60f8      	str	r0, [r7, #12]
 80166d8:	607a      	str	r2, [r7, #4]
 80166da:	603b      	str	r3, [r7, #0]
 80166dc:	460b      	mov	r3, r1
 80166de:	72fb      	strb	r3, [r7, #11]
    uint8_t PH_MEMLOC_REM bDummy;
    return phpalI14443p3a_Sw_Anticollision(pDataParams, bCascadeLevel, pUidIn, 0x40, pSak, &bDummy);
 80166e0:	7af9      	ldrb	r1, [r7, #11]
 80166e2:	f107 0317 	add.w	r3, r7, #23
 80166e6:	9301      	str	r3, [sp, #4]
 80166e8:	683b      	ldr	r3, [r7, #0]
 80166ea:	9300      	str	r3, [sp, #0]
 80166ec:	2340      	movs	r3, #64	@ 0x40
 80166ee:	687a      	ldr	r2, [r7, #4]
 80166f0:	68f8      	ldr	r0, [r7, #12]
 80166f2:	f7ff fdb6 	bl	8016262 <phpalI14443p3a_Sw_Anticollision>
 80166f6:	4603      	mov	r3, r0
}
 80166f8:	4618      	mov	r0, r3
 80166fa:	3718      	adds	r7, #24
 80166fc:	46bd      	mov	sp, r7
 80166fe:	bd80      	pop	{r7, pc}

08016700 <phpalI14443p3a_Sw_ActivateCard>:
    uint8_t * pUidOut,
    uint8_t * pLenUidOut,
    uint8_t * pSak,
    uint8_t * pMoreCardsAvailable
    )
{
 8016700:	b580      	push	{r7, lr}
 8016702:	b08a      	sub	sp, #40	@ 0x28
 8016704:	af02      	add	r7, sp, #8
 8016706:	60f8      	str	r0, [r7, #12]
 8016708:	60b9      	str	r1, [r7, #8]
 801670a:	603b      	str	r3, [r7, #0]
 801670c:	4613      	mov	r3, r2
 801670e:	71fb      	strb	r3, [r7, #7]
    phStatus_t  PH_MEMLOC_REM status = PH_ERR_SUCCESS;
 8016710:	2300      	movs	r3, #0
 8016712:	83fb      	strh	r3, [r7, #30]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_MEMLOC_REM bCascadeLevel;
    uint8_t     PH_MEMLOC_COUNT bCascadeIndex;
    uint8_t     PH_MEMLOC_REM bUidIndex;
    uint8_t     PH_MEMLOC_REM bNvbUid;
    uint8_t     PH_MEMLOC_REM bAtqa[2] = {0};
 8016714:	2300      	movs	r3, #0
 8016716:	82bb      	strh	r3, [r7, #20]
    uint8_t     PH_MEMLOC_REM bUid[4];
    uint8_t     PH_MEMLOC_COUNT bRetryCount;
    uint8_t     PH_MEMLOC_REM bCollDetected = PH_OFF;
 8016718:	2300      	movs	r3, #0
 801671a:	75fb      	strb	r3, [r7, #23]

    bRetryCount = 0;
 801671c:	2300      	movs	r3, #0
 801671e:	763b      	strb	r3, [r7, #24]

    /* Parameter check */
    if ((bLenUidIn != 0U) &&
 8016720:	79fb      	ldrb	r3, [r7, #7]
 8016722:	2b00      	cmp	r3, #0
 8016724:	d00f      	beq.n	8016746 <phpalI14443p3a_Sw_ActivateCard+0x46>
 8016726:	79fb      	ldrb	r3, [r7, #7]
 8016728:	2b04      	cmp	r3, #4
 801672a:	d00c      	beq.n	8016746 <phpalI14443p3a_Sw_ActivateCard+0x46>
        (bLenUidIn != 4U) &&
 801672c:	79fb      	ldrb	r3, [r7, #7]
 801672e:	2b07      	cmp	r3, #7
 8016730:	d009      	beq.n	8016746 <phpalI14443p3a_Sw_ActivateCard+0x46>
        (bLenUidIn != 7U) &&
 8016732:	79fb      	ldrb	r3, [r7, #7]
 8016734:	2b0a      	cmp	r3, #10
 8016736:	d006      	beq.n	8016746 <phpalI14443p3a_Sw_ActivateCard+0x46>
        (bLenUidIn != 10U)&&
        (pDataParams->bPollCmd != PHPAL_I14443P3A_USE_WUPA))
 8016738:	68fb      	ldr	r3, [r7, #12]
 801673a:	7d5b      	ldrb	r3, [r3, #21]
        (bLenUidIn != 10U)&&
 801673c:	2b01      	cmp	r3, #1
 801673e:	d002      	beq.n	8016746 <phpalI14443p3a_Sw_ActivateCard+0x46>
    {
        /* Given UID length is invalid, return error */
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_ISO14443P3A);
 8016740:	f240 3321 	movw	r3, #801	@ 0x321
 8016744:	e18c      	b.n	8016a60 <phpalI14443p3a_Sw_ActivateCard+0x360>
    }
    /* initialise to zero, for VS studio warning */
    bCascadeLevel = 0;
 8016746:	2300      	movs	r3, #0
 8016748:	76fb      	strb	r3, [r7, #27]
    /* Clear Uid */
    (void)memset(bUid, 0x00, 4);
 801674a:	f107 0310 	add.w	r3, r7, #16
 801674e:	2204      	movs	r2, #4
 8016750:	2100      	movs	r1, #0
 8016752:	4618      	mov	r0, r3
 8016754:	f00b ff6e 	bl	8022634 <memset>

    /* Clear Uid lengths */
    bUidIndex = 0;
 8016758:	2300      	movs	r3, #0
 801675a:	767b      	strb	r3, [r7, #25]
    *pLenUidOut = 0;
 801675c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801675e:	2200      	movs	r2, #0
 8016760:	701a      	strb	r2, [r3, #0]

    /* Clear the more cards available flag */
    *pMoreCardsAvailable = PH_OFF;
 8016762:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016764:	2200      	movs	r2, #0
 8016766:	701a      	strb	r2, [r3, #0]

    if(pDataParams->bOpeMode == RD_LIB_MODE_EMVCO)
 8016768:	68fb      	ldr	r3, [r7, #12]
 801676a:	7d1b      	ldrb	r3, [r3, #20]
 801676c:	2b01      	cmp	r3, #1
 801676e:	d12a      	bne.n	80167c6 <phpalI14443p3a_Sw_ActivateCard+0xc6>
    {
        status = phpalI14443p3a_Sw_WakeUpA(pDataParams, bAtqa);
 8016770:	f107 0314 	add.w	r3, r7, #20
 8016774:	4619      	mov	r1, r3
 8016776:	68f8      	ldr	r0, [r7, #12]
 8016778:	f7ff fd0d 	bl	8016196 <phpalI14443p3a_Sw_WakeUpA>
 801677c:	4603      	mov	r3, r0
 801677e:	83fb      	strh	r3, [r7, #30]
        /* As per EMVCo 2.6 req 9.6.1.3, wait for at least Tmin retransmission in case of timeout error. */
        while (((status & PH_ERR_MASK) == PH_ERR_IO_TIMEOUT) && (bRetryCount < PH_NXPNFCRDLIB_CONFIG_EMVCO_RETRYCOUNT))
 8016780:	e019      	b.n	80167b6 <phpalI14443p3a_Sw_ActivateCard+0xb6>
        {
            bRetryCount++;
 8016782:	7e3b      	ldrb	r3, [r7, #24]
 8016784:	3301      	adds	r3, #1
 8016786:	763b      	strb	r3, [r7, #24]
            /* Wait for at least Tmin retransmission delay. */
            PH_CHECK_SUCCESS_FCT(status, phhalHw_Wait(
 8016788:	68fb      	ldr	r3, [r7, #12]
 801678a:	685b      	ldr	r3, [r3, #4]
 801678c:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8016790:	2100      	movs	r1, #0
 8016792:	4618      	mov	r0, r3
 8016794:	f7f9 fe14 	bl	80103c0 <phhalHw_Pn5180_Wait>
 8016798:	4603      	mov	r3, r0
 801679a:	83fb      	strh	r3, [r7, #30]
 801679c:	8bfb      	ldrh	r3, [r7, #30]
 801679e:	2b00      	cmp	r3, #0
 80167a0:	d001      	beq.n	80167a6 <phpalI14443p3a_Sw_ActivateCard+0xa6>
 80167a2:	8bfb      	ldrh	r3, [r7, #30]
 80167a4:	e15c      	b.n	8016a60 <phpalI14443p3a_Sw_ActivateCard+0x360>
                pDataParams->pHalDataParams,
                PHHAL_HW_TIME_MICROSECONDS,
                PH_NXPNFCRDLIB_CONFIG_EMVCO_DEFAULT_RETRANSMISSION));

            status = phpalI14443p3a_Sw_WakeUpA(pDataParams, bAtqa);
 80167a6:	f107 0314 	add.w	r3, r7, #20
 80167aa:	4619      	mov	r1, r3
 80167ac:	68f8      	ldr	r0, [r7, #12]
 80167ae:	f7ff fcf2 	bl	8016196 <phpalI14443p3a_Sw_WakeUpA>
 80167b2:	4603      	mov	r3, r0
 80167b4:	83fb      	strh	r3, [r7, #30]
        while (((status & PH_ERR_MASK) == PH_ERR_IO_TIMEOUT) && (bRetryCount < PH_NXPNFCRDLIB_CONFIG_EMVCO_RETRYCOUNT))
 80167b6:	8bfb      	ldrh	r3, [r7, #30]
 80167b8:	b2db      	uxtb	r3, r3
 80167ba:	2b01      	cmp	r3, #1
 80167bc:	d128      	bne.n	8016810 <phpalI14443p3a_Sw_ActivateCard+0x110>
 80167be:	7e3b      	ldrb	r3, [r7, #24]
 80167c0:	2b01      	cmp	r3, #1
 80167c2:	d9de      	bls.n	8016782 <phpalI14443p3a_Sw_ActivateCard+0x82>
 80167c4:	e024      	b.n	8016810 <phpalI14443p3a_Sw_ActivateCard+0x110>
        }
    }
    else
    {
        if( (pDataParams->bOpeMode == RD_LIB_MODE_ISO) && (pDataParams->bPollCmd == PHPAL_I14443P3A_USE_WUPA))
 80167c6:	68fb      	ldr	r3, [r7, #12]
 80167c8:	7d1b      	ldrb	r3, [r3, #20]
 80167ca:	2b03      	cmp	r3, #3
 80167cc:	d10c      	bne.n	80167e8 <phpalI14443p3a_Sw_ActivateCard+0xe8>
 80167ce:	68fb      	ldr	r3, [r7, #12]
 80167d0:	7d5b      	ldrb	r3, [r3, #21]
 80167d2:	2b01      	cmp	r3, #1
 80167d4:	d108      	bne.n	80167e8 <phpalI14443p3a_Sw_ActivateCard+0xe8>
        {
            status = phpalI14443p3a_Sw_WakeUpA(pDataParams, bAtqa);
 80167d6:	f107 0314 	add.w	r3, r7, #20
 80167da:	4619      	mov	r1, r3
 80167dc:	68f8      	ldr	r0, [r7, #12]
 80167de:	f7ff fcda 	bl	8016196 <phpalI14443p3a_Sw_WakeUpA>
 80167e2:	4603      	mov	r3, r0
 80167e4:	83fb      	strh	r3, [r7, #30]
 80167e6:	e013      	b.n	8016810 <phpalI14443p3a_Sw_ActivateCard+0x110>
        }
        else
        {
            if (bLenUidIn == 0U)
 80167e8:	79fb      	ldrb	r3, [r7, #7]
 80167ea:	2b00      	cmp	r3, #0
 80167ec:	d108      	bne.n	8016800 <phpalI14443p3a_Sw_ActivateCard+0x100>
            {
                status = phpalI14443p3a_Sw_RequestA(pDataParams, bAtqa);
 80167ee:	f107 0314 	add.w	r3, r7, #20
 80167f2:	4619      	mov	r1, r3
 80167f4:	68f8      	ldr	r0, [r7, #12]
 80167f6:	f7ff fcbf 	bl	8016178 <phpalI14443p3a_Sw_RequestA>
 80167fa:	4603      	mov	r3, r0
 80167fc:	83fb      	strh	r3, [r7, #30]
 80167fe:	e007      	b.n	8016810 <phpalI14443p3a_Sw_ActivateCard+0x110>
            }
            /* UidIn is given -> WupA */
            else
            {
                status = phpalI14443p3a_Sw_WakeUpA(pDataParams, bAtqa);
 8016800:	f107 0314 	add.w	r3, r7, #20
 8016804:	4619      	mov	r1, r3
 8016806:	68f8      	ldr	r0, [r7, #12]
 8016808:	f7ff fcc5 	bl	8016196 <phpalI14443p3a_Sw_WakeUpA>
 801680c:	4603      	mov	r3, r0
 801680e:	83fb      	strh	r3, [r7, #30]
            }
        }
    }

    /* Collision error may happen */
    if ((status & PH_ERR_MASK) == PH_ERR_COLLISION_ERROR)
 8016810:	8bfb      	ldrh	r3, [r7, #30]
 8016812:	b2db      	uxtb	r3, r3
 8016814:	2b03      	cmp	r3, #3
 8016816:	d10b      	bne.n	8016830 <phpalI14443p3a_Sw_ActivateCard+0x130>
    {
        /* Emvco: case_id TA304_XY */
        if(pDataParams->bOpeMode == RD_LIB_MODE_EMVCO)
 8016818:	68fb      	ldr	r3, [r7, #12]
 801681a:	7d1b      	ldrb	r3, [r3, #20]
 801681c:	2b01      	cmp	r3, #1
 801681e:	d101      	bne.n	8016824 <phpalI14443p3a_Sw_ActivateCard+0x124>
        {
            return status;
 8016820:	8bfb      	ldrh	r3, [r7, #30]
 8016822:	e11d      	b.n	8016a60 <phpalI14443p3a_Sw_ActivateCard+0x360>
        }
        bCollDetected = PH_ON;
 8016824:	2301      	movs	r3, #1
 8016826:	75fb      	strb	r3, [r7, #23]

        /* Set the more cards available flag */
        *pMoreCardsAvailable = PH_ON;
 8016828:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801682a:	2201      	movs	r2, #1
 801682c:	701a      	strb	r2, [r3, #0]
 801682e:	e004      	b.n	801683a <phpalI14443p3a_Sw_ActivateCard+0x13a>
    }
    /* Status check */
    else
    {
        PH_CHECK_SUCCESS(status);
 8016830:	8bfb      	ldrh	r3, [r7, #30]
 8016832:	2b00      	cmp	r3, #0
 8016834:	d001      	beq.n	801683a <phpalI14443p3a_Sw_ActivateCard+0x13a>
 8016836:	8bfb      	ldrh	r3, [r7, #30]
 8016838:	e112      	b.n	8016a60 <phpalI14443p3a_Sw_ActivateCard+0x360>
    }

    /* Go through all cascade levels */
    for (bCascadeIndex = 0; bCascadeIndex < 3U; bCascadeIndex++)
 801683a:	2300      	movs	r3, #0
 801683c:	76bb      	strb	r3, [r7, #26]
 801683e:	e0fb      	b.n	8016a38 <phpalI14443p3a_Sw_ActivateCard+0x338>
    {
        /* Set cascade level tags */
        switch (bCascadeIndex)
 8016840:	7ebb      	ldrb	r3, [r7, #26]
 8016842:	2b02      	cmp	r3, #2
 8016844:	d00c      	beq.n	8016860 <phpalI14443p3a_Sw_ActivateCard+0x160>
 8016846:	2b02      	cmp	r3, #2
 8016848:	dc0d      	bgt.n	8016866 <phpalI14443p3a_Sw_ActivateCard+0x166>
 801684a:	2b00      	cmp	r3, #0
 801684c:	d002      	beq.n	8016854 <phpalI14443p3a_Sw_ActivateCard+0x154>
 801684e:	2b01      	cmp	r3, #1
 8016850:	d003      	beq.n	801685a <phpalI14443p3a_Sw_ActivateCard+0x15a>
 8016852:	e008      	b.n	8016866 <phpalI14443p3a_Sw_ActivateCard+0x166>
        {
        case 0:
            bCascadeLevel = PHPAL_I14443P3A_CASCADE_LEVEL_1;
 8016854:	2393      	movs	r3, #147	@ 0x93
 8016856:	76fb      	strb	r3, [r7, #27]
            break;
 8016858:	e005      	b.n	8016866 <phpalI14443p3a_Sw_ActivateCard+0x166>
        case 1:
            bCascadeLevel = PHPAL_I14443P3A_CASCADE_LEVEL_2;
 801685a:	2395      	movs	r3, #149	@ 0x95
 801685c:	76fb      	strb	r3, [r7, #27]
            break;
 801685e:	e002      	b.n	8016866 <phpalI14443p3a_Sw_ActivateCard+0x166>
        case 2:
            bCascadeLevel = PHPAL_I14443P3A_CASCADE_LEVEL_3;
 8016860:	2397      	movs	r3, #151	@ 0x97
 8016862:	76fb      	strb	r3, [r7, #27]
            break;
 8016864:	bf00      	nop
        /* Default Case is not required as it will be a Dead Code due to the condition in for() loop statement. */
        } /* PRQA S 2002 */

        /* Copy know Uid part if neccessary */
        if (bLenUidIn == (bUidIndex + 4U))
 8016866:	79fa      	ldrb	r2, [r7, #7]
 8016868:	7e7b      	ldrb	r3, [r7, #25]
 801686a:	3304      	adds	r3, #4
 801686c:	429a      	cmp	r2, r3
 801686e:	d107      	bne.n	8016880 <phpalI14443p3a_Sw_ActivateCard+0x180>
        {
            /* Copy whole Uid if this is the only cascade level */
            (void)memcpy(&bUid[0], &pUidIn[bUidIndex], 4);
 8016870:	7e7b      	ldrb	r3, [r7, #25]
 8016872:	68ba      	ldr	r2, [r7, #8]
 8016874:	4413      	add	r3, r2
 8016876:	681b      	ldr	r3, [r3, #0]
 8016878:	613b      	str	r3, [r7, #16]

            /* [Incrementing Uid index would have no effect] */

            /* All bits except BCC are valid */
            bNvbUid = 0x40;
 801687a:	2340      	movs	r3, #64	@ 0x40
 801687c:	75bb      	strb	r3, [r7, #22]
 801687e:	e097      	b.n	80169b0 <phpalI14443p3a_Sw_ActivateCard+0x2b0>
        }
        else if (bLenUidIn > (bUidIndex + /* */ 4U))
 8016880:	79fa      	ldrb	r2, [r7, #7]
 8016882:	7e7b      	ldrb	r3, [r7, #25]
 8016884:	3304      	adds	r3, #4
 8016886:	429a      	cmp	r2, r3
 8016888:	d911      	bls.n	80168ae <phpalI14443p3a_Sw_ActivateCard+0x1ae>
        {
            /* Prepend cascade tag if we expect more cascade levels*/
            bUid[0] = PHPAL_I14443P3A_CASCADE_TAG;
 801688a:	2388      	movs	r3, #136	@ 0x88
 801688c:	743b      	strb	r3, [r7, #16]

            /* Only three more uid bytes are valid for this level */
            (void)memcpy(&bUid[1], &pUidIn[bUidIndex], 3);
 801688e:	7e7b      	ldrb	r3, [r7, #25]
 8016890:	68ba      	ldr	r2, [r7, #8]
 8016892:	18d1      	adds	r1, r2, r3
 8016894:	f107 0310 	add.w	r3, r7, #16
 8016898:	3301      	adds	r3, #1
 801689a:	2203      	movs	r2, #3
 801689c:	4618      	mov	r0, r3
 801689e:	f00b ff48 	bl	8022732 <memcpy>

            /* Increment Uid index */
            bUidIndex += 3U;
 80168a2:	7e7b      	ldrb	r3, [r7, #25]
 80168a4:	3303      	adds	r3, #3
 80168a6:	767b      	strb	r3, [r7, #25]

            /* All bits except BCC are valid */
            bNvbUid = 0x40;
 80168a8:	2340      	movs	r3, #64	@ 0x40
 80168aa:	75bb      	strb	r3, [r7, #22]
 80168ac:	e080      	b.n	80169b0 <phpalI14443p3a_Sw_ActivateCard+0x2b0>
        }
        else
        {
            /* No Uid given */
            bNvbUid = 0;
 80168ae:	2300      	movs	r3, #0
 80168b0:	75bb      	strb	r3, [r7, #22]
        }

        /* Anticollision Loop */
        while (bNvbUid != 0x40U)
 80168b2:	e07d      	b.n	80169b0 <phpalI14443p3a_Sw_ActivateCard+0x2b0>
        {
            /* Perform single anticollision command */
            status = phpalI14443p3a_Sw_Anticollision(pDataParams, bCascadeLevel, bUid, bNvbUid, bUid, &bNvbUid);
 80168b4:	7db8      	ldrb	r0, [r7, #22]
 80168b6:	f107 0210 	add.w	r2, r7, #16
 80168ba:	7ef9      	ldrb	r1, [r7, #27]
 80168bc:	f107 0316 	add.w	r3, r7, #22
 80168c0:	9301      	str	r3, [sp, #4]
 80168c2:	f107 0310 	add.w	r3, r7, #16
 80168c6:	9300      	str	r3, [sp, #0]
 80168c8:	4603      	mov	r3, r0
 80168ca:	68f8      	ldr	r0, [r7, #12]
 80168cc:	f7ff fcc9 	bl	8016262 <phpalI14443p3a_Sw_Anticollision>
 80168d0:	4603      	mov	r3, r0
 80168d2:	83fb      	strh	r3, [r7, #30]

            /* As per EMVCo 2.6 req 9.6.1.3, wait for at least Tmin retransmission in case of timeout error. */
            if (pDataParams->bOpeMode == RD_LIB_MODE_EMVCO)
 80168d4:	68fb      	ldr	r3, [r7, #12]
 80168d6:	7d1b      	ldrb	r3, [r3, #20]
 80168d8:	2b01      	cmp	r3, #1
 80168da:	d12b      	bne.n	8016934 <phpalI14443p3a_Sw_ActivateCard+0x234>
            {
                bRetryCount = 0;
 80168dc:	2300      	movs	r3, #0
 80168de:	763b      	strb	r3, [r7, #24]
                while (((status & PH_ERR_MASK) == PH_ERR_IO_TIMEOUT) && (bRetryCount < PH_NXPNFCRDLIB_CONFIG_EMVCO_RETRYCOUNT))
 80168e0:	e021      	b.n	8016926 <phpalI14443p3a_Sw_ActivateCard+0x226>
                {
                    bRetryCount++;
 80168e2:	7e3b      	ldrb	r3, [r7, #24]
 80168e4:	3301      	adds	r3, #1
 80168e6:	763b      	strb	r3, [r7, #24]
                    /* Wait for at least Tmin retransmission delay. */
                    PH_CHECK_SUCCESS_FCT(status, phhalHw_Wait(
 80168e8:	68fb      	ldr	r3, [r7, #12]
 80168ea:	685b      	ldr	r3, [r3, #4]
 80168ec:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80168f0:	2100      	movs	r1, #0
 80168f2:	4618      	mov	r0, r3
 80168f4:	f7f9 fd64 	bl	80103c0 <phhalHw_Pn5180_Wait>
 80168f8:	4603      	mov	r3, r0
 80168fa:	83fb      	strh	r3, [r7, #30]
 80168fc:	8bfb      	ldrh	r3, [r7, #30]
 80168fe:	2b00      	cmp	r3, #0
 8016900:	d001      	beq.n	8016906 <phpalI14443p3a_Sw_ActivateCard+0x206>
 8016902:	8bfb      	ldrh	r3, [r7, #30]
 8016904:	e0ac      	b.n	8016a60 <phpalI14443p3a_Sw_ActivateCard+0x360>
                        pDataParams->pHalDataParams,
                        PHHAL_HW_TIME_MICROSECONDS,
                        PH_NXPNFCRDLIB_CONFIG_EMVCO_DEFAULT_RETRANSMISSION));

                    status = phpalI14443p3a_Sw_Anticollision(pDataParams, bCascadeLevel, bUid, bNvbUid, bUid, &bNvbUid);
 8016906:	7db8      	ldrb	r0, [r7, #22]
 8016908:	f107 0210 	add.w	r2, r7, #16
 801690c:	7ef9      	ldrb	r1, [r7, #27]
 801690e:	f107 0316 	add.w	r3, r7, #22
 8016912:	9301      	str	r3, [sp, #4]
 8016914:	f107 0310 	add.w	r3, r7, #16
 8016918:	9300      	str	r3, [sp, #0]
 801691a:	4603      	mov	r3, r0
 801691c:	68f8      	ldr	r0, [r7, #12]
 801691e:	f7ff fca0 	bl	8016262 <phpalI14443p3a_Sw_Anticollision>
 8016922:	4603      	mov	r3, r0
 8016924:	83fb      	strh	r3, [r7, #30]
                while (((status & PH_ERR_MASK) == PH_ERR_IO_TIMEOUT) && (bRetryCount < PH_NXPNFCRDLIB_CONFIG_EMVCO_RETRYCOUNT))
 8016926:	8bfb      	ldrh	r3, [r7, #30]
 8016928:	b2db      	uxtb	r3, r3
 801692a:	2b01      	cmp	r3, #1
 801692c:	d102      	bne.n	8016934 <phpalI14443p3a_Sw_ActivateCard+0x234>
 801692e:	7e3b      	ldrb	r3, [r7, #24]
 8016930:	2b01      	cmp	r3, #1
 8016932:	d9d6      	bls.n	80168e2 <phpalI14443p3a_Sw_ActivateCard+0x1e2>
                }
            }
            /* Collision error occured, add one (zero-)bit to Uid */
            if ((status & PH_ERR_MASK) == PH_ERR_COLLISION_ERROR)
 8016934:	8bfb      	ldrh	r3, [r7, #30]
 8016936:	b2db      	uxtb	r3, r3
 8016938:	2b03      	cmp	r3, #3
 801693a:	d11b      	bne.n	8016974 <phpalI14443p3a_Sw_ActivateCard+0x274>
            {
                /* Emvco: case_id TA302_00 */
                if(pDataParams->bOpeMode == RD_LIB_MODE_EMVCO)
 801693c:	68fb      	ldr	r3, [r7, #12]
 801693e:	7d1b      	ldrb	r3, [r3, #20]
 8016940:	2b01      	cmp	r3, #1
 8016942:	d101      	bne.n	8016948 <phpalI14443p3a_Sw_ActivateCard+0x248>
                {
                    /* Report Error to Application and Application will perform PICC Reset */
                    return status;
 8016944:	8bfb      	ldrh	r3, [r7, #30]
 8016946:	e08b      	b.n	8016a60 <phpalI14443p3a_Sw_ActivateCard+0x360>
                }

                /* Set the more cards available flag */
                *pMoreCardsAvailable = PH_ON;
 8016948:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801694a:	2201      	movs	r2, #1
 801694c:	701a      	strb	r2, [r3, #0]

                /* Increment NvbUid by one bit */
                if ((bNvbUid & 0x07U) < 7U)
 801694e:	7dbb      	ldrb	r3, [r7, #22]
 8016950:	f003 0307 	and.w	r3, r3, #7
 8016954:	2b06      	cmp	r3, #6
 8016956:	d804      	bhi.n	8016962 <phpalI14443p3a_Sw_ActivateCard+0x262>
                {
                    bNvbUid++;
 8016958:	7dbb      	ldrb	r3, [r7, #22]
 801695a:	3301      	adds	r3, #1
 801695c:	b2db      	uxtb	r3, r3
 801695e:	75bb      	strb	r3, [r7, #22]
 8016960:	e00d      	b.n	801697e <phpalI14443p3a_Sw_ActivateCard+0x27e>
                }
                /* This is more difficult if we have to increment the bytecount */
                else
                {
                    bNvbUid = (uint8_t)((((bNvbUid & 0xF0U) >> 4U) + 1U) << 4U);
 8016962:	7dbb      	ldrb	r3, [r7, #22]
 8016964:	091b      	lsrs	r3, r3, #4
 8016966:	b2db      	uxtb	r3, r3
 8016968:	3301      	adds	r3, #1
 801696a:	b2db      	uxtb	r3, r3
 801696c:	011b      	lsls	r3, r3, #4
 801696e:	b2db      	uxtb	r3, r3
 8016970:	75bb      	strb	r3, [r7, #22]
 8016972:	e004      	b.n	801697e <phpalI14443p3a_Sw_ActivateCard+0x27e>
                }
            }
            else
            {
                /* Check success */
                PH_CHECK_SUCCESS(status);
 8016974:	8bfb      	ldrh	r3, [r7, #30]
 8016976:	2b00      	cmp	r3, #0
 8016978:	d001      	beq.n	801697e <phpalI14443p3a_Sw_ActivateCard+0x27e>
 801697a:	8bfb      	ldrh	r3, [r7, #30]
 801697c:	e070      	b.n	8016a60 <phpalI14443p3a_Sw_ActivateCard+0x360>
            }

            if(bCollDetected == PH_OFF)
 801697e:	7dfb      	ldrb	r3, [r7, #23]
 8016980:	2b00      	cmp	r3, #0
 8016982:	d115      	bne.n	80169b0 <phpalI14443p3a_Sw_ActivateCard+0x2b0>
                 * EMVCo article 5.4.2
                 * So For Single UID Size The NFC Forum Device MUST set nfcid10 of a single-size NFCID1 and nfcid13
                 * of a double-size NFCID1 to a value different from 88h.
                 */
                if(
                    ( (((bAtqa[0] & 0xC0U) == 0x00U) && (bCascadeLevel == PHPAL_I14443P3A_CASCADE_LEVEL_1))||
 8016984:	7d3b      	ldrb	r3, [r7, #20]
 8016986:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
                if(
 801698a:	2b00      	cmp	r3, #0
 801698c:	d102      	bne.n	8016994 <phpalI14443p3a_Sw_ActivateCard+0x294>
                    ( (((bAtqa[0] & 0xC0U) == 0x00U) && (bCascadeLevel == PHPAL_I14443P3A_CASCADE_LEVEL_1))||
 801698e:	7efb      	ldrb	r3, [r7, #27]
 8016990:	2b93      	cmp	r3, #147	@ 0x93
 8016992:	d007      	beq.n	80169a4 <phpalI14443p3a_Sw_ActivateCard+0x2a4>
                      (((bAtqa[0] & 0xC0U) == 0x40U) && (bCascadeLevel == PHPAL_I14443P3A_CASCADE_LEVEL_2)) ) &&
 8016994:	7d3b      	ldrb	r3, [r7, #20]
 8016996:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
                    ( (((bAtqa[0] & 0xC0U) == 0x00U) && (bCascadeLevel == PHPAL_I14443P3A_CASCADE_LEVEL_1))||
 801699a:	2b40      	cmp	r3, #64	@ 0x40
 801699c:	d108      	bne.n	80169b0 <phpalI14443p3a_Sw_ActivateCard+0x2b0>
                      (((bAtqa[0] & 0xC0U) == 0x40U) && (bCascadeLevel == PHPAL_I14443P3A_CASCADE_LEVEL_2)) ) &&
 801699e:	7efb      	ldrb	r3, [r7, #27]
 80169a0:	2b95      	cmp	r3, #149	@ 0x95
 80169a2:	d105      	bne.n	80169b0 <phpalI14443p3a_Sw_ActivateCard+0x2b0>
                      (bUid[0] == PHPAL_I14443P3A_CASCADE_TAG)
 80169a4:	7c3b      	ldrb	r3, [r7, #16]
                      (((bAtqa[0] & 0xC0U) == 0x40U) && (bCascadeLevel == PHPAL_I14443P3A_CASCADE_LEVEL_2)) ) &&
 80169a6:	2b88      	cmp	r3, #136	@ 0x88
 80169a8:	d102      	bne.n	80169b0 <phpalI14443p3a_Sw_ActivateCard+0x2b0>
                  )
                {
                    return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P3A);
 80169aa:	f240 3306 	movw	r3, #774	@ 0x306
 80169ae:	e057      	b.n	8016a60 <phpalI14443p3a_Sw_ActivateCard+0x360>
        while (bNvbUid != 0x40U)
 80169b0:	7dbb      	ldrb	r3, [r7, #22]
 80169b2:	2b40      	cmp	r3, #64	@ 0x40
 80169b4:	f47f af7e 	bne.w	80168b4 <phpalI14443p3a_Sw_ActivateCard+0x1b4>
                }
            }
        }

        statusTmp = phpalI14443p3a_Sw_Select(pDataParams, bCascadeLevel, bUid, pSak);
 80169b8:	f107 0210 	add.w	r2, r7, #16
 80169bc:	7ef9      	ldrb	r1, [r7, #27]
 80169be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80169c0:	68f8      	ldr	r0, [r7, #12]
 80169c2:	f7ff fe85 	bl	80166d0 <phpalI14443p3a_Sw_Select>
 80169c6:	4603      	mov	r3, r0
 80169c8:	83bb      	strh	r3, [r7, #28]

        /* As per EMVCo 2.6 req 9.6.1.3, wait for at least Tmin retransmission in case of timeout error. */
        if (pDataParams->bOpeMode == RD_LIB_MODE_EMVCO)
 80169ca:	68fb      	ldr	r3, [r7, #12]
 80169cc:	7d1b      	ldrb	r3, [r3, #20]
 80169ce:	2b01      	cmp	r3, #1
 80169d0:	d124      	bne.n	8016a1c <phpalI14443p3a_Sw_ActivateCard+0x31c>
        {
            bRetryCount = 0;
 80169d2:	2300      	movs	r3, #0
 80169d4:	763b      	strb	r3, [r7, #24]
            while (((statusTmp & PH_ERR_MASK) == PH_ERR_IO_TIMEOUT) && (bRetryCount < PH_NXPNFCRDLIB_CONFIG_EMVCO_RETRYCOUNT))
 80169d6:	e01a      	b.n	8016a0e <phpalI14443p3a_Sw_ActivateCard+0x30e>
            {
                bRetryCount++;
 80169d8:	7e3b      	ldrb	r3, [r7, #24]
 80169da:	3301      	adds	r3, #1
 80169dc:	763b      	strb	r3, [r7, #24]
                /* Wait for at least Tmin retransmission delay. */
                PH_CHECK_SUCCESS_FCT(status, phhalHw_Wait(
 80169de:	68fb      	ldr	r3, [r7, #12]
 80169e0:	685b      	ldr	r3, [r3, #4]
 80169e2:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80169e6:	2100      	movs	r1, #0
 80169e8:	4618      	mov	r0, r3
 80169ea:	f7f9 fce9 	bl	80103c0 <phhalHw_Pn5180_Wait>
 80169ee:	4603      	mov	r3, r0
 80169f0:	83fb      	strh	r3, [r7, #30]
 80169f2:	8bfb      	ldrh	r3, [r7, #30]
 80169f4:	2b00      	cmp	r3, #0
 80169f6:	d001      	beq.n	80169fc <phpalI14443p3a_Sw_ActivateCard+0x2fc>
 80169f8:	8bfb      	ldrh	r3, [r7, #30]
 80169fa:	e031      	b.n	8016a60 <phpalI14443p3a_Sw_ActivateCard+0x360>
                    pDataParams->pHalDataParams,
                    PHHAL_HW_TIME_MICROSECONDS,
                    PH_NXPNFCRDLIB_CONFIG_EMVCO_DEFAULT_RETRANSMISSION));

                statusTmp = phpalI14443p3a_Sw_Select(pDataParams, bCascadeLevel, bUid, pSak);
 80169fc:	f107 0210 	add.w	r2, r7, #16
 8016a00:	7ef9      	ldrb	r1, [r7, #27]
 8016a02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016a04:	68f8      	ldr	r0, [r7, #12]
 8016a06:	f7ff fe63 	bl	80166d0 <phpalI14443p3a_Sw_Select>
 8016a0a:	4603      	mov	r3, r0
 8016a0c:	83bb      	strh	r3, [r7, #28]
            while (((statusTmp & PH_ERR_MASK) == PH_ERR_IO_TIMEOUT) && (bRetryCount < PH_NXPNFCRDLIB_CONFIG_EMVCO_RETRYCOUNT))
 8016a0e:	8bbb      	ldrh	r3, [r7, #28]
 8016a10:	b2db      	uxtb	r3, r3
 8016a12:	2b01      	cmp	r3, #1
 8016a14:	d102      	bne.n	8016a1c <phpalI14443p3a_Sw_ActivateCard+0x31c>
 8016a16:	7e3b      	ldrb	r3, [r7, #24]
 8016a18:	2b01      	cmp	r3, #1
 8016a1a:	d9dd      	bls.n	80169d8 <phpalI14443p3a_Sw_ActivateCard+0x2d8>
            }
        }

        /* Emvco: Case_id TA305. EMVCo Req. 9.6.1.2 */
        PH_CHECK_SUCCESS(statusTmp);
 8016a1c:	8bbb      	ldrh	r3, [r7, #28]
 8016a1e:	2b00      	cmp	r3, #0
 8016a20:	d001      	beq.n	8016a26 <phpalI14443p3a_Sw_ActivateCard+0x326>
 8016a22:	8bbb      	ldrh	r3, [r7, #28]
 8016a24:	e01c      	b.n	8016a60 <phpalI14443p3a_Sw_ActivateCard+0x360>

        /* Cascade Bit is cleared -> no further cascade levels */
        if ((pSak[0] & 0x04U) == 0U)
 8016a26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016a28:	781b      	ldrb	r3, [r3, #0]
 8016a2a:	f003 0304 	and.w	r3, r3, #4
 8016a2e:	2b00      	cmp	r3, #0
 8016a30:	d007      	beq.n	8016a42 <phpalI14443p3a_Sw_ActivateCard+0x342>
    for (bCascadeIndex = 0; bCascadeIndex < 3U; bCascadeIndex++)
 8016a32:	7ebb      	ldrb	r3, [r7, #26]
 8016a34:	3301      	adds	r3, #1
 8016a36:	76bb      	strb	r3, [r7, #26]
 8016a38:	7ebb      	ldrb	r3, [r7, #26]
 8016a3a:	2b02      	cmp	r3, #2
 8016a3c:	f67f af00 	bls.w	8016840 <phpalI14443p3a_Sw_ActivateCard+0x140>
 8016a40:	e000      	b.n	8016a44 <phpalI14443p3a_Sw_ActivateCard+0x344>
        {
            break;
 8016a42:	bf00      	nop
        }
    }

    /* Return UID */
    (void)memcpy(pUidOut, pDataParams->abUid, pDataParams->bUidLength);
 8016a44:	68fb      	ldr	r3, [r7, #12]
 8016a46:	f103 0108 	add.w	r1, r3, #8
 8016a4a:	68fb      	ldr	r3, [r7, #12]
 8016a4c:	7c9b      	ldrb	r3, [r3, #18]
 8016a4e:	461a      	mov	r2, r3
 8016a50:	6838      	ldr	r0, [r7, #0]
 8016a52:	f00b fe6e 	bl	8022732 <memcpy>
    *pLenUidOut = pDataParams->bUidLength;
 8016a56:	68fb      	ldr	r3, [r7, #12]
 8016a58:	7c9a      	ldrb	r2, [r3, #18]
 8016a5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016a5c:	701a      	strb	r2, [r3, #0]

    return PH_ERR_SUCCESS;
 8016a5e:	2300      	movs	r3, #0
}
 8016a60:	4618      	mov	r0, r3
 8016a62:	3720      	adds	r7, #32
 8016a64:	46bd      	mov	sp, r7
 8016a66:	bd80      	pop	{r7, pc}

08016a68 <phpalI14443p3a_Sw_Exchange>:
                                      uint8_t * pTxBuffer,
                                      uint16_t wTxLength,
                                      uint8_t ** ppRxBuffer,
                                      uint16_t * pRxLength
                                      )
{
 8016a68:	b580      	push	{r7, lr}
 8016a6a:	b086      	sub	sp, #24
 8016a6c:	af02      	add	r7, sp, #8
 8016a6e:	60f8      	str	r0, [r7, #12]
 8016a70:	607a      	str	r2, [r7, #4]
 8016a72:	461a      	mov	r2, r3
 8016a74:	460b      	mov	r3, r1
 8016a76:	817b      	strh	r3, [r7, #10]
 8016a78:	4613      	mov	r3, r2
 8016a7a:	813b      	strh	r3, [r7, #8]
    /* direct mapping of HAL exchange function */
    return phhalHw_Exchange(
 8016a7c:	68fb      	ldr	r3, [r7, #12]
 8016a7e:	6858      	ldr	r0, [r3, #4]
 8016a80:	893a      	ldrh	r2, [r7, #8]
 8016a82:	8979      	ldrh	r1, [r7, #10]
 8016a84:	69fb      	ldr	r3, [r7, #28]
 8016a86:	9301      	str	r3, [sp, #4]
 8016a88:	69bb      	ldr	r3, [r7, #24]
 8016a8a:	9300      	str	r3, [sp, #0]
 8016a8c:	4613      	mov	r3, r2
 8016a8e:	687a      	ldr	r2, [r7, #4]
 8016a90:	f7f9 f99a 	bl	800fdc8 <phhalHw_Pn5180_Exchange>
 8016a94:	4603      	mov	r3, r0
        wOption,
        pTxBuffer,
        wTxLength,
        ppRxBuffer,
        pRxLength);
}
 8016a96:	4618      	mov	r0, r3
 8016a98:	3710      	adds	r7, #16
 8016a9a:	46bd      	mov	sp, r7
 8016a9c:	bd80      	pop	{r7, pc}

08016a9e <phpalI14443p3a_Sw_RequestAEx>:
phStatus_t phpalI14443p3a_Sw_RequestAEx(
                                        phpalI14443p3a_Sw_DataParams_t * pDataParams,
                                        uint8_t bReqCode,
                                        uint8_t * pAtqa
                                        )
{
 8016a9e:	b580      	push	{r7, lr}
 8016aa0:	b08a      	sub	sp, #40	@ 0x28
 8016aa2:	af02      	add	r7, sp, #8
 8016aa4:	60f8      	str	r0, [r7, #12]
 8016aa6:	460b      	mov	r3, r1
 8016aa8:	607a      	str	r2, [r7, #4]
 8016aaa:	72fb      	strb	r3, [r7, #11]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    phStatus_t  PH_MEMLOC_REM Status;
    uint8_t     PH_MEMLOC_REM cmd[1];
    uint8_t *   PH_MEMLOC_REM pResp = NULL;
 8016aac:	2300      	movs	r3, #0
 8016aae:	617b      	str	r3, [r7, #20]
    uint16_t    PH_MEMLOC_REM wRespLength = 0;
 8016ab0:	2300      	movs	r3, #0
 8016ab2:	827b      	strh	r3, [r7, #18]
    uint16_t    PH_MEMLOC_REM wRegister;

    /* Disable MIFARE Classic contactless IC Crypto1 */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 8016ab4:	68fb      	ldr	r3, [r7, #12]
 8016ab6:	685b      	ldr	r3, [r3, #4]
 8016ab8:	2201      	movs	r2, #1
 8016aba:	212e      	movs	r1, #46	@ 0x2e
 8016abc:	4618      	mov	r0, r3
 8016abe:	f7f9 fd3b 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 8016ac2:	4603      	mov	r3, r0
 8016ac4:	83fb      	strh	r3, [r7, #30]
 8016ac6:	8bfb      	ldrh	r3, [r7, #30]
 8016ac8:	2b00      	cmp	r3, #0
 8016aca:	d001      	beq.n	8016ad0 <phpalI14443p3a_Sw_RequestAEx+0x32>
 8016acc:	8bfb      	ldrh	r3, [r7, #30]
 8016ace:	e0cc      	b.n	8016c6a <phpalI14443p3a_Sw_RequestAEx+0x1cc>
        pDataParams->pHalDataParams,
        PHHAL_HW_CONFIG_DISABLE_MF_CRYPTO1,
        PH_ON));

    /* Reset default data rates */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 8016ad0:	68fb      	ldr	r3, [r7, #12]
 8016ad2:	685b      	ldr	r3, [r3, #4]
 8016ad4:	2200      	movs	r2, #0
 8016ad6:	2109      	movs	r1, #9
 8016ad8:	4618      	mov	r0, r3
 8016ada:	f7f9 fd2d 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 8016ade:	4603      	mov	r3, r0
 8016ae0:	83fb      	strh	r3, [r7, #30]
 8016ae2:	8bfb      	ldrh	r3, [r7, #30]
 8016ae4:	2b00      	cmp	r3, #0
 8016ae6:	d001      	beq.n	8016aec <phpalI14443p3a_Sw_RequestAEx+0x4e>
 8016ae8:	8bfb      	ldrh	r3, [r7, #30]
 8016aea:	e0be      	b.n	8016c6a <phpalI14443p3a_Sw_RequestAEx+0x1cc>
        pDataParams->pHalDataParams,
        PHHAL_HW_CONFIG_TXDATARATE_FRAMING,
        PHHAL_HW_RF_DATARATE_106));
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 8016aec:	68fb      	ldr	r3, [r7, #12]
 8016aee:	685b      	ldr	r3, [r3, #4]
 8016af0:	2200      	movs	r2, #0
 8016af2:	210a      	movs	r1, #10
 8016af4:	4618      	mov	r0, r3
 8016af6:	f7f9 fd1f 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 8016afa:	4603      	mov	r3, r0
 8016afc:	83fb      	strh	r3, [r7, #30]
 8016afe:	8bfb      	ldrh	r3, [r7, #30]
 8016b00:	2b00      	cmp	r3, #0
 8016b02:	d001      	beq.n	8016b08 <phpalI14443p3a_Sw_RequestAEx+0x6a>
 8016b04:	8bfb      	ldrh	r3, [r7, #30]
 8016b06:	e0b0      	b.n	8016c6a <phpalI14443p3a_Sw_RequestAEx+0x1cc>
        pDataParams->pHalDataParams,
        PHHAL_HW_CONFIG_RXDATARATE_FRAMING,
        PHHAL_HW_RF_DATARATE_106));

    /* Set selection timeout */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 8016b08:	68fb      	ldr	r3, [r7, #12]
 8016b0a:	685b      	ldr	r3, [r3, #4]
 8016b0c:	2291      	movs	r2, #145	@ 0x91
 8016b0e:	210d      	movs	r1, #13
 8016b10:	4618      	mov	r0, r3
 8016b12:	f7f9 fd11 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 8016b16:	4603      	mov	r3, r0
 8016b18:	83fb      	strh	r3, [r7, #30]
 8016b1a:	8bfb      	ldrh	r3, [r7, #30]
 8016b1c:	2b00      	cmp	r3, #0
 8016b1e:	d001      	beq.n	8016b24 <phpalI14443p3a_Sw_RequestAEx+0x86>
 8016b20:	8bfb      	ldrh	r3, [r7, #30]
 8016b22:	e0a2      	b.n	8016c6a <phpalI14443p3a_Sw_RequestAEx+0x1cc>
        pDataParams->pHalDataParams,
        PHHAL_HW_CONFIG_TIMEOUT_VALUE_US,
        PHPAL_I14443P3A_SELECTION_TIME_US + PHPAL_I14443P3A_EXT_TIME_US));

    /* Retrieve RxWaitTime */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_GetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_RXWAIT_US, &wRegister));
 8016b24:	68fb      	ldr	r3, [r7, #12]
 8016b26:	685b      	ldr	r3, [r3, #4]
 8016b28:	f107 0210 	add.w	r2, r7, #16
 8016b2c:	2106      	movs	r1, #6
 8016b2e:	4618      	mov	r0, r3
 8016b30:	f7fb f950 	bl	8011dd4 <phhalHw_Pn5180_GetConfig>
 8016b34:	4603      	mov	r3, r0
 8016b36:	83fb      	strh	r3, [r7, #30]
 8016b38:	8bfb      	ldrh	r3, [r7, #30]
 8016b3a:	2b00      	cmp	r3, #0
 8016b3c:	d001      	beq.n	8016b42 <phpalI14443p3a_Sw_RequestAEx+0xa4>
 8016b3e:	8bfb      	ldrh	r3, [r7, #30]
 8016b40:	e093      	b.n	8016c6a <phpalI14443p3a_Sw_RequestAEx+0x1cc>
    /* Set RxWaitTime to 76 microseconds equivalent to 8 Bits. */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_RXWAIT_US, 76));
 8016b42:	68fb      	ldr	r3, [r7, #12]
 8016b44:	685b      	ldr	r3, [r3, #4]
 8016b46:	224c      	movs	r2, #76	@ 0x4c
 8016b48:	2106      	movs	r1, #6
 8016b4a:	4618      	mov	r0, r3
 8016b4c:	f7f9 fcf4 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 8016b50:	4603      	mov	r3, r0
 8016b52:	83fb      	strh	r3, [r7, #30]
 8016b54:	8bfb      	ldrh	r3, [r7, #30]
 8016b56:	2b00      	cmp	r3, #0
 8016b58:	d001      	beq.n	8016b5e <phpalI14443p3a_Sw_RequestAEx+0xc0>
 8016b5a:	8bfb      	ldrh	r3, [r7, #30]
 8016b5c:	e085      	b.n	8016c6a <phpalI14443p3a_Sw_RequestAEx+0x1cc>

    /* Switch off CRC */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_TXCRC, PH_OFF));
 8016b5e:	68fb      	ldr	r3, [r7, #12]
 8016b60:	685b      	ldr	r3, [r3, #4]
 8016b62:	2200      	movs	r2, #0
 8016b64:	2101      	movs	r1, #1
 8016b66:	4618      	mov	r0, r3
 8016b68:	f7f9 fce6 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 8016b6c:	4603      	mov	r3, r0
 8016b6e:	83fb      	strh	r3, [r7, #30]
 8016b70:	8bfb      	ldrh	r3, [r7, #30]
 8016b72:	2b00      	cmp	r3, #0
 8016b74:	d001      	beq.n	8016b7a <phpalI14443p3a_Sw_RequestAEx+0xdc>
 8016b76:	8bfb      	ldrh	r3, [r7, #30]
 8016b78:	e077      	b.n	8016c6a <phpalI14443p3a_Sw_RequestAEx+0x1cc>
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_RXCRC, PH_OFF));
 8016b7a:	68fb      	ldr	r3, [r7, #12]
 8016b7c:	685b      	ldr	r3, [r3, #4]
 8016b7e:	2200      	movs	r2, #0
 8016b80:	2102      	movs	r1, #2
 8016b82:	4618      	mov	r0, r3
 8016b84:	f7f9 fcd8 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 8016b88:	4603      	mov	r3, r0
 8016b8a:	83fb      	strh	r3, [r7, #30]
 8016b8c:	8bfb      	ldrh	r3, [r7, #30]
 8016b8e:	2b00      	cmp	r3, #0
 8016b90:	d001      	beq.n	8016b96 <phpalI14443p3a_Sw_RequestAEx+0xf8>
 8016b92:	8bfb      	ldrh	r3, [r7, #30]
 8016b94:	e069      	b.n	8016c6a <phpalI14443p3a_Sw_RequestAEx+0x1cc>

    /* Only 7 bits are valid */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_TXLASTBITS, 7));
 8016b96:	68fb      	ldr	r3, [r7, #12]
 8016b98:	685b      	ldr	r3, [r3, #4]
 8016b9a:	2207      	movs	r2, #7
 8016b9c:	2103      	movs	r1, #3
 8016b9e:	4618      	mov	r0, r3
 8016ba0:	f7f9 fcca 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 8016ba4:	4603      	mov	r3, r0
 8016ba6:	83fb      	strh	r3, [r7, #30]
 8016ba8:	8bfb      	ldrh	r3, [r7, #30]
 8016baa:	2b00      	cmp	r3, #0
 8016bac:	d001      	beq.n	8016bb2 <phpalI14443p3a_Sw_RequestAEx+0x114>
 8016bae:	8bfb      	ldrh	r3, [r7, #30]
 8016bb0:	e05b      	b.n	8016c6a <phpalI14443p3a_Sw_RequestAEx+0x1cc>

    /* Send ReqA command */
    cmd[0] = bReqCode;
 8016bb2:	7afb      	ldrb	r3, [r7, #11]
 8016bb4:	763b      	strb	r3, [r7, #24]
    statusTmp = phhalHw_Exchange(pDataParams->pHalDataParams, PH_EXCHANGE_DEFAULT, cmd, 1, &pResp, &wRespLength);
 8016bb6:	68fb      	ldr	r3, [r7, #12]
 8016bb8:	6858      	ldr	r0, [r3, #4]
 8016bba:	f107 0218 	add.w	r2, r7, #24
 8016bbe:	f107 0312 	add.w	r3, r7, #18
 8016bc2:	9301      	str	r3, [sp, #4]
 8016bc4:	f107 0314 	add.w	r3, r7, #20
 8016bc8:	9300      	str	r3, [sp, #0]
 8016bca:	2301      	movs	r3, #1
 8016bcc:	2100      	movs	r1, #0
 8016bce:	f7f9 f8fb 	bl	800fdc8 <phhalHw_Pn5180_Exchange>
 8016bd2:	4603      	mov	r3, r0
 8016bd4:	83fb      	strh	r3, [r7, #30]

    /* Restore previous RxWaitTime */
    PH_CHECK_SUCCESS_FCT(Status, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_RXWAIT_US, wRegister));
 8016bd6:	68fb      	ldr	r3, [r7, #12]
 8016bd8:	685b      	ldr	r3, [r3, #4]
 8016bda:	8a3a      	ldrh	r2, [r7, #16]
 8016bdc:	2106      	movs	r1, #6
 8016bde:	4618      	mov	r0, r3
 8016be0:	f7f9 fcaa 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 8016be4:	4603      	mov	r3, r0
 8016be6:	83bb      	strh	r3, [r7, #28]
 8016be8:	8bbb      	ldrh	r3, [r7, #28]
 8016bea:	2b00      	cmp	r3, #0
 8016bec:	d001      	beq.n	8016bf2 <phpalI14443p3a_Sw_RequestAEx+0x154>
 8016bee:	8bbb      	ldrh	r3, [r7, #28]
 8016bf0:	e03b      	b.n	8016c6a <phpalI14443p3a_Sw_RequestAEx+0x1cc>

    PH_CHECK_SUCCESS(statusTmp);
 8016bf2:	8bfb      	ldrh	r3, [r7, #30]
 8016bf4:	2b00      	cmp	r3, #0
 8016bf6:	d001      	beq.n	8016bfc <phpalI14443p3a_Sw_RequestAEx+0x15e>
 8016bf8:	8bfb      	ldrh	r3, [r7, #30]
 8016bfa:	e036      	b.n	8016c6a <phpalI14443p3a_Sw_RequestAEx+0x1cc>
    /* Check and copy ATQA */
    if (wRespLength == PHPAL_I14443P3A_ATQA_LENGTH)
 8016bfc:	8a7b      	ldrh	r3, [r7, #18]
 8016bfe:	2b02      	cmp	r3, #2
 8016c00:	d12f      	bne.n	8016c62 <phpalI14443p3a_Sw_RequestAEx+0x1c4>
    {
        (void)memcpy(pAtqa, pResp, PHPAL_I14443P3A_ATQA_LENGTH);
 8016c02:	697b      	ldr	r3, [r7, #20]
 8016c04:	881b      	ldrh	r3, [r3, #0]
 8016c06:	b29a      	uxth	r2, r3
 8016c08:	687b      	ldr	r3, [r7, #4]
 8016c0a:	801a      	strh	r2, [r3, #0]
        /* Emvco: case_id: TA304_10, TA304_11, TA304_12 */
        if(pDataParams->bOpeMode == RD_LIB_MODE_EMVCO)
 8016c0c:	68fb      	ldr	r3, [r7, #12]
 8016c0e:	7d1b      	ldrb	r3, [r3, #20]
 8016c10:	2b01      	cmp	r3, #1
 8016c12:	d109      	bne.n	8016c28 <phpalI14443p3a_Sw_RequestAEx+0x18a>
        {
            /*5.3.2*/
            if(0U != (pAtqa[1] & 0xF0U))    /* Most significant nibble of byte 2 must be 0 */
 8016c14:	687b      	ldr	r3, [r7, #4]
 8016c16:	3301      	adds	r3, #1
 8016c18:	781b      	ldrb	r3, [r3, #0]
 8016c1a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8016c1e:	2b00      	cmp	r3, #0
 8016c20:	d022      	beq.n	8016c68 <phpalI14443p3a_Sw_RequestAEx+0x1ca>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P3A);
 8016c22:	f240 3306 	movw	r3, #774	@ 0x306
 8016c26:	e020      	b.n	8016c6a <phpalI14443p3a_Sw_RequestAEx+0x1cc>
            }
        }
        else
        {
            /* NFCForum-TS-DigitalProtocol-1.0, Requirement 18, Section 4.6.3.3 */
            if((((pAtqa[0] & 0x1FU) == 0x00U) && ((pAtqa[1] & 0x0FU) != 0x0CU)) || (((pAtqa[1] & 0x0FU) == 0x0CU) && ((pAtqa[0] & 0x1FU) != 0x00U)))
 8016c28:	687b      	ldr	r3, [r7, #4]
 8016c2a:	781b      	ldrb	r3, [r3, #0]
 8016c2c:	f003 031f 	and.w	r3, r3, #31
 8016c30:	2b00      	cmp	r3, #0
 8016c32:	d106      	bne.n	8016c42 <phpalI14443p3a_Sw_RequestAEx+0x1a4>
 8016c34:	687b      	ldr	r3, [r7, #4]
 8016c36:	3301      	adds	r3, #1
 8016c38:	781b      	ldrb	r3, [r3, #0]
 8016c3a:	f003 030f 	and.w	r3, r3, #15
 8016c3e:	2b0c      	cmp	r3, #12
 8016c40:	d10c      	bne.n	8016c5c <phpalI14443p3a_Sw_RequestAEx+0x1be>
 8016c42:	687b      	ldr	r3, [r7, #4]
 8016c44:	3301      	adds	r3, #1
 8016c46:	781b      	ldrb	r3, [r3, #0]
 8016c48:	f003 030f 	and.w	r3, r3, #15
 8016c4c:	2b0c      	cmp	r3, #12
 8016c4e:	d10b      	bne.n	8016c68 <phpalI14443p3a_Sw_RequestAEx+0x1ca>
 8016c50:	687b      	ldr	r3, [r7, #4]
 8016c52:	781b      	ldrb	r3, [r3, #0]
 8016c54:	f003 031f 	and.w	r3, r3, #31
 8016c58:	2b00      	cmp	r3, #0
 8016c5a:	d005      	beq.n	8016c68 <phpalI14443p3a_Sw_RequestAEx+0x1ca>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P3A);
 8016c5c:	f240 3306 	movw	r3, #774	@ 0x306
 8016c60:	e003      	b.n	8016c6a <phpalI14443p3a_Sw_RequestAEx+0x1cc>
            }
        }
    }
    else
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P3A);
 8016c62:	f240 3306 	movw	r3, #774	@ 0x306
 8016c66:	e000      	b.n	8016c6a <phpalI14443p3a_Sw_RequestAEx+0x1cc>
    }

    return PH_ERR_SUCCESS;
 8016c68:	2300      	movs	r3, #0
}
 8016c6a:	4618      	mov	r0, r3
 8016c6c:	3720      	adds	r7, #32
 8016c6e:	46bd      	mov	sp, r7
 8016c70:	bd80      	pop	{r7, pc}

08016c72 <phpalI14443p3a_Sw_GetSerialNo>:
phStatus_t phpalI14443p3a_Sw_GetSerialNo(
    phpalI14443p3a_Sw_DataParams_t * pDataParams,
    uint8_t * pUidOut,
    uint8_t * pLenUidOut
    )
{
 8016c72:	b580      	push	{r7, lr}
 8016c74:	b084      	sub	sp, #16
 8016c76:	af00      	add	r7, sp, #0
 8016c78:	60f8      	str	r0, [r7, #12]
 8016c7a:	60b9      	str	r1, [r7, #8]
 8016c7c:	607a      	str	r2, [r7, #4]
    /* Return an error if UID is not complete */
    if (0U == (pDataParams->bUidComplete))
 8016c7e:	68fb      	ldr	r3, [r7, #12]
 8016c80:	7cdb      	ldrb	r3, [r3, #19]
 8016c82:	2b00      	cmp	r3, #0
 8016c84:	d102      	bne.n	8016c8c <phpalI14443p3a_Sw_GetSerialNo+0x1a>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_USE_CONDITION, PH_COMP_PAL_ISO14443P3A);
 8016c86:	f240 3325 	movw	r3, #805	@ 0x325
 8016c8a:	e00d      	b.n	8016ca8 <phpalI14443p3a_Sw_GetSerialNo+0x36>
    }

    /* Copy UID */
    (void)memcpy(pUidOut, pDataParams->abUid, pDataParams->bUidLength);
 8016c8c:	68fb      	ldr	r3, [r7, #12]
 8016c8e:	f103 0108 	add.w	r1, r3, #8
 8016c92:	68fb      	ldr	r3, [r7, #12]
 8016c94:	7c9b      	ldrb	r3, [r3, #18]
 8016c96:	461a      	mov	r2, r3
 8016c98:	68b8      	ldr	r0, [r7, #8]
 8016c9a:	f00b fd4a 	bl	8022732 <memcpy>
    *pLenUidOut = pDataParams->bUidLength;
 8016c9e:	68fb      	ldr	r3, [r7, #12]
 8016ca0:	7c9a      	ldrb	r2, [r3, #18]
 8016ca2:	687b      	ldr	r3, [r7, #4]
 8016ca4:	701a      	strb	r2, [r3, #0]

    return PH_ERR_SUCCESS;
 8016ca6:	2300      	movs	r3, #0
}
 8016ca8:	4618      	mov	r0, r3
 8016caa:	3710      	adds	r7, #16
 8016cac:	46bd      	mov	sp, r7
 8016cae:	bd80      	pop	{r7, pc}

08016cb0 <phpalI14443p3b_Sw_Init>:
phStatus_t phpalI14443p3b_Sw_Init(
                                  phpalI14443p3b_Sw_DataParams_t * pDataParams,
                                  uint16_t wSizeOfDataParams,
                                  void * pHalDataParams
                                  )
{
 8016cb0:	b480      	push	{r7}
 8016cb2:	b085      	sub	sp, #20
 8016cb4:	af00      	add	r7, sp, #0
 8016cb6:	60f8      	str	r0, [r7, #12]
 8016cb8:	460b      	mov	r3, r1
 8016cba:	607a      	str	r2, [r7, #4]
 8016cbc:	817b      	strh	r3, [r7, #10]
    if (sizeof(phpalI14443p3b_Sw_DataParams_t) != wSizeOfDataParams)
 8016cbe:	897b      	ldrh	r3, [r7, #10]
 8016cc0:	2b2c      	cmp	r3, #44	@ 0x2c
 8016cc2:	d002      	beq.n	8016cca <phpalI14443p3b_Sw_Init+0x1a>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_PAL_ISO14443P3B);
 8016cc4:	f44f 6384 	mov.w	r3, #1056	@ 0x420
 8016cc8:	e051      	b.n	8016d6e <phpalI14443p3b_Sw_Init+0xbe>
    }
    PH_ASSERT_NULL (pDataParams);
 8016cca:	68fb      	ldr	r3, [r7, #12]
 8016ccc:	2b00      	cmp	r3, #0
 8016cce:	d101      	bne.n	8016cd4 <phpalI14443p3b_Sw_Init+0x24>
 8016cd0:	2321      	movs	r3, #33	@ 0x21
 8016cd2:	e04c      	b.n	8016d6e <phpalI14443p3b_Sw_Init+0xbe>
    PH_ASSERT_NULL (pHalDataParams);
 8016cd4:	687b      	ldr	r3, [r7, #4]
 8016cd6:	2b00      	cmp	r3, #0
 8016cd8:	d101      	bne.n	8016cde <phpalI14443p3b_Sw_Init+0x2e>
 8016cda:	2321      	movs	r3, #33	@ 0x21
 8016cdc:	e047      	b.n	8016d6e <phpalI14443p3b_Sw_Init+0xbe>

    /* init private data */
    pDataParams->wId                    = PH_COMP_PAL_ISO14443P3B | PHPAL_I14443P3B_SW_ID;
 8016cde:	68fb      	ldr	r3, [r7, #12]
 8016ce0:	f240 4201 	movw	r2, #1025	@ 0x401
 8016ce4:	801a      	strh	r2, [r3, #0]
    pDataParams->pHalDataParams         = pHalDataParams;
 8016ce6:	68fb      	ldr	r3, [r7, #12]
 8016ce8:	687a      	ldr	r2, [r7, #4]
 8016cea:	605a      	str	r2, [r3, #4]
    pDataParams->bExtAtqb               = PH_OFF;
 8016cec:	68fb      	ldr	r3, [r7, #12]
 8016cee:	2200      	movs	r2, #0
 8016cf0:	721a      	strb	r2, [r3, #8]
    pDataParams->bPupiValid             = PH_OFF;
 8016cf2:	68fb      	ldr	r3, [r7, #12]
 8016cf4:	2200      	movs	r2, #0
 8016cf6:	735a      	strb	r2, [r3, #13]
    pDataParams->bCidSupported          = 0;
 8016cf8:	68fb      	ldr	r3, [r7, #12]
 8016cfa:	2200      	movs	r2, #0
 8016cfc:	739a      	strb	r2, [r3, #14]
    pDataParams->bNadSupported          = 0;
 8016cfe:	68fb      	ldr	r3, [r7, #12]
 8016d00:	2200      	movs	r2, #0
 8016d02:	73da      	strb	r2, [r3, #15]
    pDataParams->bCid                   = 0;
 8016d04:	68fb      	ldr	r3, [r7, #12]
 8016d06:	2200      	movs	r2, #0
 8016d08:	741a      	strb	r2, [r3, #16]
    pDataParams->bFwi                   = PHPAL_I14443P3B_SW_FWI_DEFAULT;
 8016d0a:	68fb      	ldr	r3, [r7, #12]
 8016d0c:	2204      	movs	r2, #4
 8016d0e:	745a      	strb	r2, [r3, #17]
    pDataParams->bFsci                  = PHPAL_I14443P3B_SW_FSCI_DEFAULT;
 8016d10:	68fb      	ldr	r3, [r7, #12]
 8016d12:	2202      	movs	r2, #2
 8016d14:	749a      	strb	r2, [r3, #18]
    pDataParams->bFsdi                  = 0;
 8016d16:	68fb      	ldr	r3, [r7, #12]
 8016d18:	2200      	movs	r2, #0
 8016d1a:	74da      	strb	r2, [r3, #19]
    pDataParams->bDri                   = 0;
 8016d1c:	68fb      	ldr	r3, [r7, #12]
 8016d1e:	2200      	movs	r2, #0
 8016d20:	751a      	strb	r2, [r3, #20]
    pDataParams->bDsi                   = 0;
 8016d22:	68fb      	ldr	r3, [r7, #12]
 8016d24:	2200      	movs	r2, #0
 8016d26:	755a      	strb	r2, [r3, #21]
    pDataParams->bAttribParam1          = PHPAL_I14443P3B_SW_ATTRIB_PARAM1_DEFAULT;
 8016d28:	68fb      	ldr	r3, [r7, #12]
 8016d2a:	2200      	movs	r2, #0
 8016d2c:	759a      	strb	r2, [r3, #22]
    pDataParams->pHigherLayerInf        = NULL;
 8016d2e:	68fb      	ldr	r3, [r7, #12]
 8016d30:	2200      	movs	r2, #0
 8016d32:	619a      	str	r2, [r3, #24]
    pDataParams->wTxWait                = PHPAL_I14443P3B_SW_TXWAIT_US_DEFAULT;
 8016d34:	68fb      	ldr	r3, [r7, #12]
 8016d36:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8016d3a:	839a      	strh	r2, [r3, #28]
    pDataParams->wHigherLayerInfLen     = 0;
 8016d3c:	68fb      	ldr	r3, [r7, #12]
 8016d3e:	2200      	movs	r2, #0
 8016d40:	83da      	strh	r2, [r3, #30]
    pDataParams->pHigherLayerResp       = NULL;
 8016d42:	68fb      	ldr	r3, [r7, #12]
 8016d44:	2200      	movs	r2, #0
 8016d46:	621a      	str	r2, [r3, #32]
    pDataParams->wHigherLayerRespSize   = 0;
 8016d48:	68fb      	ldr	r3, [r7, #12]
 8016d4a:	2200      	movs	r2, #0
 8016d4c:	849a      	strh	r2, [r3, #36]	@ 0x24
    pDataParams->wHigherLayerRespLen    = 0;
 8016d4e:	68fb      	ldr	r3, [r7, #12]
 8016d50:	2200      	movs	r2, #0
 8016d52:	84da      	strh	r2, [r3, #38]	@ 0x26
    pDataParams->bOpeMode               = RD_LIB_MODE_NFC;
 8016d54:	68fb      	ldr	r3, [r7, #12]
 8016d56:	2202      	movs	r2, #2
 8016d58:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    pDataParams->bPollCmd               = PHPAL_I14443P3B_USE_REQB;
 8016d5c:	68fb      	ldr	r3, [r7, #12]
 8016d5e:	2200      	movs	r2, #0
 8016d60:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
    pDataParams->bRetryCount            = PHPAL_I14443P3B_ATTRIB_RETRY_MAX;
 8016d64:	68fb      	ldr	r3, [r7, #12]
 8016d66:	2201      	movs	r2, #1
 8016d68:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

    return PH_ERR_SUCCESS;
 8016d6c:	2300      	movs	r3, #0
}
 8016d6e:	4618      	mov	r0, r3
 8016d70:	3714      	adds	r7, #20
 8016d72:	46bd      	mov	sp, r7
 8016d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016d78:	4770      	bx	lr
	...

08016d7c <phpalI14443p3b_Sw_SetConfig>:
phStatus_t phpalI14443p3b_Sw_SetConfig(
                                       phpalI14443p3b_Sw_DataParams_t * pDataParams,
                                       uint16_t wConfig,
                                       uint16_t wValue
                                       )
{
 8016d7c:	b480      	push	{r7}
 8016d7e:	b083      	sub	sp, #12
 8016d80:	af00      	add	r7, sp, #0
 8016d82:	6078      	str	r0, [r7, #4]
 8016d84:	460b      	mov	r3, r1
 8016d86:	807b      	strh	r3, [r7, #2]
 8016d88:	4613      	mov	r3, r2
 8016d8a:	803b      	strh	r3, [r7, #0]
    switch (wConfig)
 8016d8c:	887b      	ldrh	r3, [r7, #2]
 8016d8e:	2b03      	cmp	r3, #3
 8016d90:	d82c      	bhi.n	8016dec <phpalI14443p3b_Sw_SetConfig+0x70>
 8016d92:	a201      	add	r2, pc, #4	@ (adr r2, 8016d98 <phpalI14443p3b_Sw_SetConfig+0x1c>)
 8016d94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016d98:	08016da9 	.word	0x08016da9
 8016d9c:	08016db3 	.word	0x08016db3
 8016da0:	08016dbf 	.word	0x08016dbf
 8016da4:	08016dcb 	.word	0x08016dcb
    {
    case PHPAL_I14443P3B_CONFIG_ATTRIB_PARAM1:
        pDataParams->bAttribParam1 = (uint8_t)wValue;
 8016da8:	883b      	ldrh	r3, [r7, #0]
 8016daa:	b2da      	uxtb	r2, r3
 8016dac:	687b      	ldr	r3, [r7, #4]
 8016dae:	759a      	strb	r2, [r3, #22]
        break;
 8016db0:	e01f      	b.n	8016df2 <phpalI14443p3b_Sw_SetConfig+0x76>

    /* Emvco: To Define Running Mode for RdLib: Either Normal, EMVCO, ISO */
    case PHPAL_I14443P3B_CONFIG_OPE_MODE:
      {
         pDataParams->bOpeMode = (uint8_t)wValue;
 8016db2:	883b      	ldrh	r3, [r7, #0]
 8016db4:	b2da      	uxtb	r2, r3
 8016db6:	687b      	ldr	r3, [r7, #4]
 8016db8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
         break;
 8016dbc:	e019      	b.n	8016df2 <phpalI14443p3b_Sw_SetConfig+0x76>
      }

    case PHPAL_I14443P3B_CONFIG_POLL_CMD:
    {
        pDataParams->bPollCmd = (uint8_t)wValue;
 8016dbe:	883b      	ldrh	r3, [r7, #0]
 8016dc0:	b2da      	uxtb	r2, r3
 8016dc2:	687b      	ldr	r3, [r7, #4]
 8016dc4:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
        break;
 8016dc8:	e013      	b.n	8016df2 <phpalI14443p3b_Sw_SetConfig+0x76>
    }

    case PHPAL_I14443P3B_CONFIG_ATTRIB_RETRY_COUNT:
    {
        if(!(((wValue & 0xFFU) == PHPAL_I14443P3B_ATTRIB_RETRY_MIN) ||
 8016dca:	883b      	ldrh	r3, [r7, #0]
 8016dcc:	b2db      	uxtb	r3, r3
 8016dce:	2b00      	cmp	r3, #0
 8016dd0:	d006      	beq.n	8016de0 <phpalI14443p3b_Sw_SetConfig+0x64>
             ((wValue & 0xFFU) == PHPAL_I14443P3B_ATTRIB_RETRY_MAX)))
 8016dd2:	883b      	ldrh	r3, [r7, #0]
 8016dd4:	b2db      	uxtb	r3, r3
        if(!(((wValue & 0xFFU) == PHPAL_I14443P3B_ATTRIB_RETRY_MIN) ||
 8016dd6:	2b01      	cmp	r3, #1
 8016dd8:	d002      	beq.n	8016de0 <phpalI14443p3b_Sw_SetConfig+0x64>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_ISO14443P3B);
 8016dda:	f240 4321 	movw	r3, #1057	@ 0x421
 8016dde:	e009      	b.n	8016df4 <phpalI14443p3b_Sw_SetConfig+0x78>
        }

        pDataParams->bRetryCount = (uint8_t)wValue;
 8016de0:	883b      	ldrh	r3, [r7, #0]
 8016de2:	b2da      	uxtb	r2, r3
 8016de4:	687b      	ldr	r3, [r7, #4]
 8016de6:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
        break;
 8016dea:	e002      	b.n	8016df2 <phpalI14443p3b_Sw_SetConfig+0x76>
    }
    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_PARAMETER, PH_COMP_PAL_ISO14443P3B);
 8016dec:	f240 4323 	movw	r3, #1059	@ 0x423
 8016df0:	e000      	b.n	8016df4 <phpalI14443p3b_Sw_SetConfig+0x78>
    }

    return PH_ERR_SUCCESS;
 8016df2:	2300      	movs	r3, #0
}
 8016df4:	4618      	mov	r0, r3
 8016df6:	370c      	adds	r7, #12
 8016df8:	46bd      	mov	sp, r7
 8016dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016dfe:	4770      	bx	lr

08016e00 <phpalI14443p3b_Sw_GetConfig>:
phStatus_t phpalI14443p3b_Sw_GetConfig(
                                       phpalI14443p3b_Sw_DataParams_t * pDataParams,
                                       uint16_t wConfig,
                                       uint16_t* pValue
                                       )
{
 8016e00:	b480      	push	{r7}
 8016e02:	b085      	sub	sp, #20
 8016e04:	af00      	add	r7, sp, #0
 8016e06:	60f8      	str	r0, [r7, #12]
 8016e08:	460b      	mov	r3, r1
 8016e0a:	607a      	str	r2, [r7, #4]
 8016e0c:	817b      	strh	r3, [r7, #10]
    switch (wConfig)
 8016e0e:	897b      	ldrh	r3, [r7, #10]
 8016e10:	2b05      	cmp	r3, #5
 8016e12:	d828      	bhi.n	8016e66 <phpalI14443p3b_Sw_GetConfig+0x66>
 8016e14:	a201      	add	r2, pc, #4	@ (adr r2, 8016e1c <phpalI14443p3b_Sw_GetConfig+0x1c>)
 8016e16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016e1a:	bf00      	nop
 8016e1c:	08016e35 	.word	0x08016e35
 8016e20:	08016e67 	.word	0x08016e67
 8016e24:	08016e67 	.word	0x08016e67
 8016e28:	08016e41 	.word	0x08016e41
 8016e2c:	08016e4f 	.word	0x08016e4f
 8016e30:	08016e5b 	.word	0x08016e5b
    {
    case PHPAL_I14443P3B_CONFIG_ATTRIB_PARAM1:
        *pValue = (uint16_t)pDataParams->bAttribParam1;
 8016e34:	68fb      	ldr	r3, [r7, #12]
 8016e36:	7d9b      	ldrb	r3, [r3, #22]
 8016e38:	461a      	mov	r2, r3
 8016e3a:	687b      	ldr	r3, [r7, #4]
 8016e3c:	801a      	strh	r2, [r3, #0]
        break;
 8016e3e:	e015      	b.n	8016e6c <phpalI14443p3b_Sw_GetConfig+0x6c>

    case PHPAL_I14443P3B_CONFIG_ATTRIB_RETRY_COUNT:
        *pValue = (uint16_t)pDataParams->bRetryCount;
 8016e40:	68fb      	ldr	r3, [r7, #12]
 8016e42:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8016e46:	461a      	mov	r2, r3
 8016e48:	687b      	ldr	r3, [r7, #4]
 8016e4a:	801a      	strh	r2, [r3, #0]
        break;
 8016e4c:	e00e      	b.n	8016e6c <phpalI14443p3b_Sw_GetConfig+0x6c>

    case PHPAL_I14443P3B_CONFIG_DRI:
        *pValue = (uint16_t)pDataParams->bDri;
 8016e4e:	68fb      	ldr	r3, [r7, #12]
 8016e50:	7d1b      	ldrb	r3, [r3, #20]
 8016e52:	461a      	mov	r2, r3
 8016e54:	687b      	ldr	r3, [r7, #4]
 8016e56:	801a      	strh	r2, [r3, #0]
        break;
 8016e58:	e008      	b.n	8016e6c <phpalI14443p3b_Sw_GetConfig+0x6c>

    case PHPAL_I14443P3B_CONFIG_DSI:
        *pValue = (uint16_t)pDataParams->bDsi;
 8016e5a:	68fb      	ldr	r3, [r7, #12]
 8016e5c:	7d5b      	ldrb	r3, [r3, #21]
 8016e5e:	461a      	mov	r2, r3
 8016e60:	687b      	ldr	r3, [r7, #4]
 8016e62:	801a      	strh	r2, [r3, #0]
        break;
 8016e64:	e002      	b.n	8016e6c <phpalI14443p3b_Sw_GetConfig+0x6c>

    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_PARAMETER, PH_COMP_PAL_ISO14443P3B);
 8016e66:	f240 4323 	movw	r3, #1059	@ 0x423
 8016e6a:	e000      	b.n	8016e6e <phpalI14443p3b_Sw_GetConfig+0x6e>
    }

    return PH_ERR_SUCCESS;
 8016e6c:	2300      	movs	r3, #0
}
 8016e6e:	4618      	mov	r0, r3
 8016e70:	3714      	adds	r7, #20
 8016e72:	46bd      	mov	sp, r7
 8016e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016e78:	4770      	bx	lr
 8016e7a:	bf00      	nop

08016e7c <phpalI14443p3b_Sw_RequestB>:
                                      uint8_t bAfi,
                                      uint8_t bExtAtqb,
                                      uint8_t * pAtqb,
                                      uint8_t * pAtqbLen
                                      )
{
 8016e7c:	b580      	push	{r7, lr}
 8016e7e:	b086      	sub	sp, #24
 8016e80:	af04      	add	r7, sp, #16
 8016e82:	6078      	str	r0, [r7, #4]
 8016e84:	4608      	mov	r0, r1
 8016e86:	4611      	mov	r1, r2
 8016e88:	461a      	mov	r2, r3
 8016e8a:	4603      	mov	r3, r0
 8016e8c:	70fb      	strb	r3, [r7, #3]
 8016e8e:	460b      	mov	r3, r1
 8016e90:	70bb      	strb	r3, [r7, #2]
 8016e92:	4613      	mov	r3, r2
 8016e94:	707b      	strb	r3, [r7, #1]
    return phpalI14443p3b_Sw_RequestBEx(pDataParams, 0, bNumSlots, bAfi, bExtAtqb, pAtqb, pAtqbLen);
 8016e96:	78b9      	ldrb	r1, [r7, #2]
 8016e98:	78fa      	ldrb	r2, [r7, #3]
 8016e9a:	697b      	ldr	r3, [r7, #20]
 8016e9c:	9302      	str	r3, [sp, #8]
 8016e9e:	693b      	ldr	r3, [r7, #16]
 8016ea0:	9301      	str	r3, [sp, #4]
 8016ea2:	787b      	ldrb	r3, [r7, #1]
 8016ea4:	9300      	str	r3, [sp, #0]
 8016ea6:	460b      	mov	r3, r1
 8016ea8:	2100      	movs	r1, #0
 8016eaa:	6878      	ldr	r0, [r7, #4]
 8016eac:	f000 fc54 	bl	8017758 <phpalI14443p3b_Sw_RequestBEx>
 8016eb0:	4603      	mov	r3, r0
}
 8016eb2:	4618      	mov	r0, r3
 8016eb4:	3708      	adds	r7, #8
 8016eb6:	46bd      	mov	sp, r7
 8016eb8:	bd80      	pop	{r7, pc}

08016eba <phpalI14443p3b_Sw_WakeUpB>:
                                     uint8_t bAfi,
                                     uint8_t bExtAtqb,
                                     uint8_t * pAtqb,
                                     uint8_t * pAtqbLen
                                     )
{
 8016eba:	b580      	push	{r7, lr}
 8016ebc:	b086      	sub	sp, #24
 8016ebe:	af04      	add	r7, sp, #16
 8016ec0:	6078      	str	r0, [r7, #4]
 8016ec2:	4608      	mov	r0, r1
 8016ec4:	4611      	mov	r1, r2
 8016ec6:	461a      	mov	r2, r3
 8016ec8:	4603      	mov	r3, r0
 8016eca:	70fb      	strb	r3, [r7, #3]
 8016ecc:	460b      	mov	r3, r1
 8016ece:	70bb      	strb	r3, [r7, #2]
 8016ed0:	4613      	mov	r3, r2
 8016ed2:	707b      	strb	r3, [r7, #1]
    return phpalI14443p3b_Sw_RequestBEx(pDataParams, 1, bNumSlots, bAfi, bExtAtqb, pAtqb, pAtqbLen);
 8016ed4:	78b9      	ldrb	r1, [r7, #2]
 8016ed6:	78fa      	ldrb	r2, [r7, #3]
 8016ed8:	697b      	ldr	r3, [r7, #20]
 8016eda:	9302      	str	r3, [sp, #8]
 8016edc:	693b      	ldr	r3, [r7, #16]
 8016ede:	9301      	str	r3, [sp, #4]
 8016ee0:	787b      	ldrb	r3, [r7, #1]
 8016ee2:	9300      	str	r3, [sp, #0]
 8016ee4:	460b      	mov	r3, r1
 8016ee6:	2101      	movs	r1, #1
 8016ee8:	6878      	ldr	r0, [r7, #4]
 8016eea:	f000 fc35 	bl	8017758 <phpalI14443p3b_Sw_RequestBEx>
 8016eee:	4603      	mov	r3, r0
}
 8016ef0:	4618      	mov	r0, r3
 8016ef2:	3708      	adds	r7, #8
 8016ef4:	46bd      	mov	sp, r7
 8016ef6:	bd80      	pop	{r7, pc}

08016ef8 <phpalI14443p3b_Sw_SlotMarker>:
                                        phpalI14443p3b_Sw_DataParams_t * pDataParams,
                                        uint8_t bSlotNumber,
                                        uint8_t * pAtqb,
                                        uint8_t * pAtqbLen
                                        )
{
 8016ef8:	b580      	push	{r7, lr}
 8016efa:	b08a      	sub	sp, #40	@ 0x28
 8016efc:	af02      	add	r7, sp, #8
 8016efe:	60f8      	str	r0, [r7, #12]
 8016f00:	607a      	str	r2, [r7, #4]
 8016f02:	603b      	str	r3, [r7, #0]
 8016f04:	460b      	mov	r3, r1
 8016f06:	72fb      	strb	r3, [r7, #11]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_MEMLOC_REM aCmd[1];
    uint8_t *   PH_MEMLOC_REM pResp = NULL;
 8016f08:	2300      	movs	r3, #0
 8016f0a:	61bb      	str	r3, [r7, #24]
    uint16_t    PH_MEMLOC_REM wRespLength = 0;
 8016f0c:	2300      	movs	r3, #0
 8016f0e:	82fb      	strh	r3, [r7, #22]

    /* Parameter check */
    if ((bSlotNumber < 2U) || (bSlotNumber > 16U))
 8016f10:	7afb      	ldrb	r3, [r7, #11]
 8016f12:	2b01      	cmp	r3, #1
 8016f14:	d902      	bls.n	8016f1c <phpalI14443p3b_Sw_SlotMarker+0x24>
 8016f16:	7afb      	ldrb	r3, [r7, #11]
 8016f18:	2b10      	cmp	r3, #16
 8016f1a:	d902      	bls.n	8016f22 <phpalI14443p3b_Sw_SlotMarker+0x2a>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_ISO14443P3B);
 8016f1c:	f240 4321 	movw	r3, #1057	@ 0x421
 8016f20:	e026      	b.n	8016f70 <phpalI14443p3b_Sw_SlotMarker+0x78>

    /* Note: No need to set time out and RxDeafTime since this is done in RequestB,
    which must be the previous command. */

    /* Build the command */
    aCmd[0] = (uint8_t)(((uint8_t)(bSlotNumber-1U) & 0x0FU) << 4U) | 0x05U;
 8016f22:	7afb      	ldrb	r3, [r7, #11]
 8016f24:	3b01      	subs	r3, #1
 8016f26:	b2db      	uxtb	r3, r3
 8016f28:	011b      	lsls	r3, r3, #4
 8016f2a:	b2db      	uxtb	r3, r3
 8016f2c:	f043 0305 	orr.w	r3, r3, #5
 8016f30:	b2db      	uxtb	r3, r3
 8016f32:	773b      	strb	r3, [r7, #28]

    /* Exchange command */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Exchange(
 8016f34:	68fb      	ldr	r3, [r7, #12]
 8016f36:	6858      	ldr	r0, [r3, #4]
 8016f38:	f107 021c 	add.w	r2, r7, #28
 8016f3c:	f107 0316 	add.w	r3, r7, #22
 8016f40:	9301      	str	r3, [sp, #4]
 8016f42:	f107 0318 	add.w	r3, r7, #24
 8016f46:	9300      	str	r3, [sp, #0]
 8016f48:	2301      	movs	r3, #1
 8016f4a:	2100      	movs	r1, #0
 8016f4c:	f7f8 ff3c 	bl	800fdc8 <phhalHw_Pn5180_Exchange>
 8016f50:	4603      	mov	r3, r0
 8016f52:	83fb      	strh	r3, [r7, #30]
 8016f54:	8bfb      	ldrh	r3, [r7, #30]
 8016f56:	2b00      	cmp	r3, #0
 8016f58:	d001      	beq.n	8016f5e <phpalI14443p3b_Sw_SlotMarker+0x66>
 8016f5a:	8bfb      	ldrh	r3, [r7, #30]
 8016f5c:	e008      	b.n	8016f70 <phpalI14443p3b_Sw_SlotMarker+0x78>
        aCmd,
        1,
        &pResp,
        &wRespLength));

    return phpalI14443p3b_Sw_CheckATQBEx( pDataParams,
 8016f5e:	69b9      	ldr	r1, [r7, #24]
 8016f60:	8afa      	ldrh	r2, [r7, #22]
 8016f62:	683b      	ldr	r3, [r7, #0]
 8016f64:	9300      	str	r3, [sp, #0]
 8016f66:	687b      	ldr	r3, [r7, #4]
 8016f68:	68f8      	ldr	r0, [r7, #12]
 8016f6a:	f000 fb31 	bl	80175d0 <phpalI14443p3b_Sw_CheckATQBEx>
 8016f6e:	4603      	mov	r3, r0
        pResp,
        wRespLength,
        pAtqb,
        pAtqbLen
        );
}
 8016f70:	4618      	mov	r0, r3
 8016f72:	3720      	adds	r7, #32
 8016f74:	46bd      	mov	sp, r7
 8016f76:	bd80      	pop	{r7, pc}

08016f78 <phpalI14443p3b_Sw_HaltB>:

phStatus_t phpalI14443p3b_Sw_HaltB(
                                   phpalI14443p3b_Sw_DataParams_t * pDataParams
                                   )
{
 8016f78:	b580      	push	{r7, lr}
 8016f7a:	b088      	sub	sp, #32
 8016f7c:	af02      	add	r7, sp, #8
 8016f7e:	6078      	str	r0, [r7, #4]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_MEMLOC_REM aCmd[5];
    uint8_t *   PH_MEMLOC_REM pResp = NULL;
 8016f80:	2300      	movs	r3, #0
 8016f82:	60fb      	str	r3, [r7, #12]
    uint16_t    PH_MEMLOC_REM wRespLength = 0;
 8016f84:	2300      	movs	r3, #0
 8016f86:	817b      	strh	r3, [r7, #10]

    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 8016f88:	687b      	ldr	r3, [r7, #4]
 8016f8a:	685b      	ldr	r3, [r3, #4]
 8016f8c:	f241 22ff 	movw	r2, #4863	@ 0x12ff
 8016f90:	210d      	movs	r1, #13
 8016f92:	4618      	mov	r0, r3
 8016f94:	f7f9 fad0 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 8016f98:	4603      	mov	r3, r0
 8016f9a:	82fb      	strh	r3, [r7, #22]
 8016f9c:	8afb      	ldrh	r3, [r7, #22]
 8016f9e:	2b00      	cmp	r3, #0
 8016fa0:	d001      	beq.n	8016fa6 <phpalI14443p3b_Sw_HaltB+0x2e>
 8016fa2:	8afb      	ldrh	r3, [r7, #22]
 8016fa4:	e029      	b.n	8016ffa <phpalI14443p3b_Sw_HaltB+0x82>
        pDataParams->pHalDataParams,
        PHHAL_HW_CONFIG_TIMEOUT_VALUE_US,
        PHPAL_I14443P3B_SW_ATTRIB_TIME_US + PHPAL_I14443P3B_SW_EXT_TIME_US));

    /* Build the command */
    aCmd[0] = PHPAL_I14443P3B_SW_HALT_CMD;
 8016fa6:	2350      	movs	r3, #80	@ 0x50
 8016fa8:	743b      	strb	r3, [r7, #16]
    (void)memcpy(&aCmd[1], pDataParams->pPupi, (uint32_t)(sizeof(pDataParams->pPupi)));
 8016faa:	687b      	ldr	r3, [r7, #4]
 8016fac:	3309      	adds	r3, #9
 8016fae:	681b      	ldr	r3, [r3, #0]
 8016fb0:	f8c7 3011 	str.w	r3, [r7, #17]

    /* Exchange command */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Exchange(
 8016fb4:	687b      	ldr	r3, [r7, #4]
 8016fb6:	6858      	ldr	r0, [r3, #4]
 8016fb8:	f107 0210 	add.w	r2, r7, #16
 8016fbc:	f107 030a 	add.w	r3, r7, #10
 8016fc0:	9301      	str	r3, [sp, #4]
 8016fc2:	f107 030c 	add.w	r3, r7, #12
 8016fc6:	9300      	str	r3, [sp, #0]
 8016fc8:	2305      	movs	r3, #5
 8016fca:	2100      	movs	r1, #0
 8016fcc:	f7f8 fefc 	bl	800fdc8 <phhalHw_Pn5180_Exchange>
 8016fd0:	4603      	mov	r3, r0
 8016fd2:	82fb      	strh	r3, [r7, #22]
 8016fd4:	8afb      	ldrh	r3, [r7, #22]
 8016fd6:	2b00      	cmp	r3, #0
 8016fd8:	d001      	beq.n	8016fde <phpalI14443p3b_Sw_HaltB+0x66>
 8016fda:	8afb      	ldrh	r3, [r7, #22]
 8016fdc:	e00d      	b.n	8016ffa <phpalI14443p3b_Sw_HaltB+0x82>
        5,
        &pResp,
        &wRespLength));

    /* Response check */
    if ((wRespLength != 1U) || (pResp[0] != PHPAL_I14443P3B_SW_HALT_RESP))
 8016fde:	897b      	ldrh	r3, [r7, #10]
 8016fe0:	2b01      	cmp	r3, #1
 8016fe2:	d103      	bne.n	8016fec <phpalI14443p3b_Sw_HaltB+0x74>
 8016fe4:	68fb      	ldr	r3, [r7, #12]
 8016fe6:	781b      	ldrb	r3, [r3, #0]
 8016fe8:	2b00      	cmp	r3, #0
 8016fea:	d002      	beq.n	8016ff2 <phpalI14443p3b_Sw_HaltB+0x7a>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P3B);
 8016fec:	f240 4306 	movw	r3, #1030	@ 0x406
 8016ff0:	e003      	b.n	8016ffa <phpalI14443p3b_Sw_HaltB+0x82>
    }

    /* PUPI is invalid */
    pDataParams->bPupiValid = PH_OFF;
 8016ff2:	687b      	ldr	r3, [r7, #4]
 8016ff4:	2200      	movs	r2, #0
 8016ff6:	735a      	strb	r2, [r3, #13]

    return PH_ERR_SUCCESS;
 8016ff8:	2300      	movs	r3, #0
}
 8016ffa:	4618      	mov	r0, r3
 8016ffc:	3718      	adds	r7, #24
 8016ffe:	46bd      	mov	sp, r7
 8017000:	bd80      	pop	{r7, pc}
 8017002:	0000      	movs	r0, r0
 8017004:	0000      	movs	r0, r0
	...

08017008 <phpalI14443p3b_Sw_Attrib>:
                                    uint8_t bCid,
                                    uint8_t bDri,
                                    uint8_t bDsi,
                                    uint8_t * pMbli
                                    )
{
 8017008:	b580      	push	{r7, lr}
 801700a:	b090      	sub	sp, #64	@ 0x40
 801700c:	af02      	add	r7, sp, #8
 801700e:	60f8      	str	r0, [r7, #12]
 8017010:	60b9      	str	r1, [r7, #8]
 8017012:	4611      	mov	r1, r2
 8017014:	461a      	mov	r2, r3
 8017016:	460b      	mov	r3, r1
 8017018:	71fb      	strb	r3, [r7, #7]
 801701a:	4613      	mov	r3, r2
 801701c:	71bb      	strb	r3, [r7, #6]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_MEMLOC_REM aCmd[9];
    uint8_t *   PH_MEMLOC_REM pResp = NULL;
 801701e:	2300      	movs	r3, #0
 8017020:	61bb      	str	r3, [r7, #24]
    uint16_t    PH_MEMLOC_REM wRespLength = 0;
 8017022:	2300      	movs	r3, #0
 8017024:	82fb      	strh	r3, [r7, #22]
    uint8_t     PH_MEMLOC_REM bTemp = 0;
 8017026:	2300      	movs	r3, #0
 8017028:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    uint32_t    PH_MEMLOC_REM dwSfgt = 0;
 801702c:	2300      	movs	r3, #0
 801702e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint32_t    PH_MEMLOC_REM dwFwt = 0;
 8017030:	2300      	movs	r3, #0
 8017032:	62bb      	str	r3, [r7, #40]	@ 0x28
    float32_t   PH_MEMLOC_REM fFwt = 0;
 8017034:	f04f 0300 	mov.w	r3, #0
 8017038:	633b      	str	r3, [r7, #48]	@ 0x30

    /* parameter check */
    /* ATQB length */
    if ((bAtqbLen != 12U) && (bAtqbLen != 13U))
 801703a:	79fb      	ldrb	r3, [r7, #7]
 801703c:	2b0c      	cmp	r3, #12
 801703e:	d005      	beq.n	801704c <phpalI14443p3b_Sw_Attrib+0x44>
 8017040:	79fb      	ldrb	r3, [r7, #7]
 8017042:	2b0d      	cmp	r3, #13
 8017044:	d002      	beq.n	801704c <phpalI14443p3b_Sw_Attrib+0x44>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_ISO14443P3B);
 8017046:	f240 4321 	movw	r3, #1057	@ 0x421
 801704a:	e295      	b.n	8017578 <phpalI14443p3b_Sw_Attrib+0x570>
    }

    /* check given DSI, DRI, FSDI */
    if ((bFsdi > PHPAL_I14443P3B_FRAMESIZE_MAX) || (bDri > 0x03U) || (bDsi > 0x03U))
 801704c:	79bb      	ldrb	r3, [r7, #6]
 801704e:	2b0c      	cmp	r3, #12
 8017050:	d807      	bhi.n	8017062 <phpalI14443p3b_Sw_Attrib+0x5a>
 8017052:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8017056:	2b03      	cmp	r3, #3
 8017058:	d803      	bhi.n	8017062 <phpalI14443p3b_Sw_Attrib+0x5a>
 801705a:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 801705e:	2b03      	cmp	r3, #3
 8017060:	d902      	bls.n	8017068 <phpalI14443p3b_Sw_Attrib+0x60>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_ISO14443P3B);
 8017062:	f240 4321 	movw	r3, #1057	@ 0x421
 8017066:	e287      	b.n	8017578 <phpalI14443p3b_Sw_Attrib+0x570>
    }

    if ((bFsdi < PHPAL_I14443P3B_EMVCO_FRAMESIZE_MIN) && (pDataParams->bOpeMode == RD_LIB_MODE_EMVCO))
 8017068:	79bb      	ldrb	r3, [r7, #6]
 801706a:	2b07      	cmp	r3, #7
 801706c:	d807      	bhi.n	801707e <phpalI14443p3b_Sw_Attrib+0x76>
 801706e:	68fb      	ldr	r3, [r7, #12]
 8017070:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8017074:	2b01      	cmp	r3, #1
 8017076:	d102      	bne.n	801707e <phpalI14443p3b_Sw_Attrib+0x76>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_ISO14443P3B);
 8017078:	f240 4321 	movw	r3, #1057	@ 0x421
 801707c:	e27c      	b.n	8017578 <phpalI14443p3b_Sw_Attrib+0x570>
    }

    /* build the command frame */
    aCmd[0] = PHPAL_I14443P3B_SW_ATTRIB_CMD;
 801707e:	231d      	movs	r3, #29
 8017080:	773b      	strb	r3, [r7, #28]

    /* copy PUPI to command frame */
    (void)memcpy(&aCmd[1], &pAtqb[1], 4);
 8017082:	68bb      	ldr	r3, [r7, #8]
 8017084:	3301      	adds	r3, #1
 8017086:	681b      	ldr	r3, [r3, #0]
 8017088:	f8c7 301d 	str.w	r3, [r7, #29]

    /* Param1: TR0, TR1, SOF/EOF suppression */
    aCmd[5] = pDataParams->bAttribParam1;
 801708c:	68fb      	ldr	r3, [r7, #12]
 801708e:	7d9b      	ldrb	r3, [r3, #22]
 8017090:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

    /* Param2: Dsi, Dri, FSDI */
    aCmd[6] = (bDsi << 6U) | (bDri << 4U) | bFsdi;
 8017094:	f997 3048 	ldrsb.w	r3, [r7, #72]	@ 0x48
 8017098:	019b      	lsls	r3, r3, #6
 801709a:	b25a      	sxtb	r2, r3
 801709c:	f997 3044 	ldrsb.w	r3, [r7, #68]	@ 0x44
 80170a0:	011b      	lsls	r3, r3, #4
 80170a2:	b25b      	sxtb	r3, r3
 80170a4:	4313      	orrs	r3, r2
 80170a6:	b25a      	sxtb	r2, r3
 80170a8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80170ac:	4313      	orrs	r3, r2
 80170ae:	b25b      	sxtb	r3, r3
 80170b0:	b2db      	uxtb	r3, r3
 80170b2:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

    /* Emvco: case_id TB107_X
     * PCD shall disregards the value of bits b4-b2 of Protocol_Type
     */
    if(pDataParams->bOpeMode == RD_LIB_MODE_EMVCO)
 80170b6:	68fb      	ldr	r3, [r7, #12]
 80170b8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80170bc:	2b01      	cmp	r3, #1
 80170be:	d108      	bne.n	80170d2 <phpalI14443p3b_Sw_Attrib+0xca>
    {
        aCmd[7] = pAtqb[10] & 0x01U;
 80170c0:	68bb      	ldr	r3, [r7, #8]
 80170c2:	330a      	adds	r3, #10
 80170c4:	781b      	ldrb	r3, [r3, #0]
 80170c6:	f003 0301 	and.w	r3, r3, #1
 80170ca:	b2db      	uxtb	r3, r3
 80170cc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80170d0:	e007      	b.n	80170e2 <phpalI14443p3b_Sw_Attrib+0xda>
    }
    else
    {
        /* Param3: confirmation of protocol info byte 2 (protocol type and minimum TR2) */
        aCmd[7] = pAtqb[10] & 0x07U;
 80170d2:	68bb      	ldr	r3, [r7, #8]
 80170d4:	330a      	adds	r3, #10
 80170d6:	781b      	ldrb	r3, [r3, #0]
 80170d8:	f003 0307 	and.w	r3, r3, #7
 80170dc:	b2db      	uxtb	r3, r3
 80170de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    }

    /* Param4: Cid */
    /* check if supported by PICC, check given value for < 0x0F */
    if (0U != (pAtqb[11] & 0x01U))
 80170e2:	68bb      	ldr	r3, [r7, #8]
 80170e4:	330b      	adds	r3, #11
 80170e6:	781b      	ldrb	r3, [r3, #0]
 80170e8:	f003 0301 	and.w	r3, r3, #1
 80170ec:	2b00      	cmp	r3, #0
 80170ee:	d006      	beq.n	80170fe <phpalI14443p3b_Sw_Attrib+0xf6>
    {
        if (bCid > 0x0EU)
 80170f0:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 80170f4:	2b0e      	cmp	r3, #14
 80170f6:	d905      	bls.n	8017104 <phpalI14443p3b_Sw_Attrib+0xfc>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_ISO14443P3B);
 80170f8:	f240 4321 	movw	r3, #1057	@ 0x421
 80170fc:	e23c      	b.n	8017578 <phpalI14443p3b_Sw_Attrib+0x570>
        }
    }
    else
    {
        bCid = 0x00;
 80170fe:	2300      	movs	r3, #0
 8017100:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
    }
    aCmd[8] = bCid;
 8017104:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8017108:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

    /* Calculate FWT timeout */
    /* get the Fwt, because we need it for the timeout. */
    pDataParams->bFwi = (uint8_t)(pAtqb[11] >> 4U);
 801710c:	68bb      	ldr	r3, [r7, #8]
 801710e:	330b      	adds	r3, #11
 8017110:	781b      	ldrb	r3, [r3, #0]
 8017112:	091b      	lsrs	r3, r3, #4
 8017114:	b2da      	uxtb	r2, r3
 8017116:	68fb      	ldr	r3, [r7, #12]
 8017118:	745a      	strb	r2, [r3, #17]
    if (pDataParams->bFwi == 0x0FU)
 801711a:	68fb      	ldr	r3, [r7, #12]
 801711c:	7c5b      	ldrb	r3, [r3, #17]
 801711e:	2b0f      	cmp	r3, #15
 8017120:	d102      	bne.n	8017128 <phpalI14443p3b_Sw_Attrib+0x120>
    {
        pDataParams->bFwi = PHPAL_I14443P3B_SW_FWI_DEFAULT;
 8017122:	68fb      	ldr	r3, [r7, #12]
 8017124:	2204      	movs	r2, #4
 8017126:	745a      	strb	r2, [r3, #17]
    }

    /* Calculate FWT timeout */
    fFwt = (PHPAL_I14443P3B_SW_FWT_MIN_US * ((uint32_t)1U << pDataParams->bFwi));
 8017128:	68fb      	ldr	r3, [r7, #12]
 801712a:	7c5b      	ldrb	r3, [r3, #17]
 801712c:	461a      	mov	r2, r3
 801712e:	2301      	movs	r3, #1
 8017130:	4093      	lsls	r3, r2
 8017132:	4618      	mov	r0, r3
 8017134:	f7e9 f9e6 	bl	8000504 <__aeabi_ui2d>
 8017138:	a3ab      	add	r3, pc, #684	@ (adr r3, 80173e8 <phpalI14443p3b_Sw_Attrib+0x3e0>)
 801713a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801713e:	f7e9 fa5b 	bl	80005f8 <__aeabi_dmul>
 8017142:	4602      	mov	r2, r0
 8017144:	460b      	mov	r3, r1
 8017146:	4610      	mov	r0, r2
 8017148:	4619      	mov	r1, r3
 801714a:	f7e9 fd2d 	bl	8000ba8 <__aeabi_d2f>
 801714e:	4603      	mov	r3, r0
 8017150:	633b      	str	r3, [r7, #48]	@ 0x30
    if(pDataParams->bOpeMode == RD_LIB_MODE_ISO)
 8017152:	68fb      	ldr	r3, [r7, #12]
 8017154:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8017158:	2b03      	cmp	r3, #3
 801715a:	d108      	bne.n	801716e <phpalI14443p3b_Sw_Attrib+0x166>
    {
        /* Add extension time */
        fFwt += PHPAL_I14443P3B_SW_EXT_TIME_US;
 801715c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8017160:	ed9f 7a9d 	vldr	s14, [pc, #628]	@ 80173d8 <phpalI14443p3b_Sw_Attrib+0x3d0>
 8017164:	ee77 7a87 	vadd.f32	s15, s15, s14
 8017168:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
 801716c:	e014      	b.n	8017198 <phpalI14443p3b_Sw_Attrib+0x190>
    }
    else
    {
        /* As per Digital Spec V1.1 req 7.9.1.3, NFC Forum Device SHALL wait at least FWT + delta FWTB for a Response */
        fFwt += PHPAL_I14443P3B_SW_DELTA_FWT_US;
 801716e:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8017172:	ed9f 7a9a 	vldr	s14, [pc, #616]	@ 80173dc <phpalI14443p3b_Sw_Attrib+0x3d4>
 8017176:	ee77 7a87 	vadd.f32	s15, s15, s14
 801717a:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
        if(pDataParams->bOpeMode == RD_LIB_MODE_EMVCO) {
 801717e:	68fb      	ldr	r3, [r7, #12]
 8017180:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8017184:	2b01      	cmp	r3, #1
 8017186:	d107      	bne.n	8017198 <phpalI14443p3b_Sw_Attrib+0x190>
            /* As per EMVCo, add delta Tpcd time along with delta FWT time */
            fFwt += PHPAL_I14443P3B_SW_DELTA_TPCD_US;
 8017188:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 801718c:	ed9f 7a94 	vldr	s14, [pc, #592]	@ 80173e0 <phpalI14443p3b_Sw_Attrib+0x3d8>
 8017190:	ee77 7a87 	vadd.f32	s15, s15, s14
 8017194:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
        }
    }
    dwFwt = (uint32_t)fFwt;
 8017198:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 801719c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80171a0:	ee17 3a90 	vmov	r3, s15
 80171a4:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* ISO IEC 14443-3, 7.9.4.3 FWI:
    In case of extended ATQB ...
    ... FWT applies after the Answer to ATTRIB and
    ... the waiting time for the Answer to ATTRIB is fixed to ~4,8 ms */

    if (bAtqbLen == 13U)
 80171a6:	79fb      	ldrb	r3, [r7, #7]
 80171a8:	2b0d      	cmp	r3, #13
 80171aa:	d10e      	bne.n	80171ca <phpalI14443p3b_Sw_Attrib+0x1c2>
    {
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 80171ac:	68fb      	ldr	r3, [r7, #12]
 80171ae:	685b      	ldr	r3, [r3, #4]
 80171b0:	f241 22ff 	movw	r2, #4863	@ 0x12ff
 80171b4:	210d      	movs	r1, #13
 80171b6:	4618      	mov	r0, r3
 80171b8:	f7f9 f9be 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 80171bc:	4603      	mov	r3, r0
 80171be:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80171c0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80171c2:	2b00      	cmp	r3, #0
 80171c4:	d029      	beq.n	801721a <phpalI14443p3b_Sw_Attrib+0x212>
 80171c6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80171c8:	e1d6      	b.n	8017578 <phpalI14443p3b_Sw_Attrib+0x570>
            PHPAL_I14443P3B_SW_ATTRIB_TIME_US + PHPAL_I14443P3B_SW_EXT_TIME_US));
    }
    else
    {
        /* Set FWT timeout */
        if (dwFwt > 0xFFFFU)
 80171ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80171cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80171d0:	d314      	bcc.n	80171fc <phpalI14443p3b_Sw_Attrib+0x1f4>
        {
            /* +1 is added to the timeout in millisecond to compensate the
             * fractional microseconds lost in division by 1000 */
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 80171d2:	68fb      	ldr	r3, [r7, #12]
 80171d4:	6858      	ldr	r0, [r3, #4]
 80171d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80171d8:	4a82      	ldr	r2, [pc, #520]	@ (80173e4 <phpalI14443p3b_Sw_Attrib+0x3dc>)
 80171da:	fba2 2303 	umull	r2, r3, r2, r3
 80171de:	099b      	lsrs	r3, r3, #6
 80171e0:	b29b      	uxth	r3, r3
 80171e2:	3301      	adds	r3, #1
 80171e4:	b29b      	uxth	r3, r3
 80171e6:	461a      	mov	r2, r3
 80171e8:	210e      	movs	r1, #14
 80171ea:	f7f9 f9a5 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 80171ee:	4603      	mov	r3, r0
 80171f0:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80171f2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80171f4:	2b00      	cmp	r3, #0
 80171f6:	d010      	beq.n	801721a <phpalI14443p3b_Sw_Attrib+0x212>
 80171f8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80171fa:	e1bd      	b.n	8017578 <phpalI14443p3b_Sw_Attrib+0x570>
                PHHAL_HW_CONFIG_TIMEOUT_VALUE_MS,
                (uint16_t)((dwFwt / 1000U) + 1U)));
        }
        else
        {
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 80171fc:	68fb      	ldr	r3, [r7, #12]
 80171fe:	685b      	ldr	r3, [r3, #4]
 8017200:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8017202:	b292      	uxth	r2, r2
 8017204:	210d      	movs	r1, #13
 8017206:	4618      	mov	r0, r3
 8017208:	f7f9 f996 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 801720c:	4603      	mov	r3, r0
 801720e:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8017210:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8017212:	2b00      	cmp	r3, #0
 8017214:	d001      	beq.n	801721a <phpalI14443p3b_Sw_Attrib+0x212>
 8017216:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8017218:	e1ae      	b.n	8017578 <phpalI14443p3b_Sw_Attrib+0x570>

        }
    }

    /* Exchange command */
    wRespLength = 0;
 801721a:	2300      	movs	r3, #0
 801721c:	82fb      	strh	r3, [r7, #22]
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Exchange(
 801721e:	68fb      	ldr	r3, [r7, #12]
 8017220:	6858      	ldr	r0, [r3, #4]
 8017222:	f107 021c 	add.w	r2, r7, #28
 8017226:	f107 0316 	add.w	r3, r7, #22
 801722a:	9301      	str	r3, [sp, #4]
 801722c:	f107 0318 	add.w	r3, r7, #24
 8017230:	9300      	str	r3, [sp, #0]
 8017232:	2309      	movs	r3, #9
 8017234:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8017238:	f7f8 fdc6 	bl	800fdc8 <phhalHw_Pn5180_Exchange>
 801723c:	4603      	mov	r3, r0
 801723e:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8017240:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8017242:	2b00      	cmp	r3, #0
 8017244:	d001      	beq.n	801724a <phpalI14443p3b_Sw_Attrib+0x242>
 8017246:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8017248:	e196      	b.n	8017578 <phpalI14443p3b_Sw_Attrib+0x570>
        9,
        &pResp,
        &wRespLength));

    /* the remaining part of the ATTRIB command frame holds the Higher Layer INF */
    statusTmp = phhalHw_Exchange(
 801724a:	68fb      	ldr	r3, [r7, #12]
 801724c:	6858      	ldr	r0, [r3, #4]
 801724e:	68fb      	ldr	r3, [r7, #12]
 8017250:	699a      	ldr	r2, [r3, #24]
 8017252:	68fb      	ldr	r3, [r7, #12]
 8017254:	8bd9      	ldrh	r1, [r3, #30]
 8017256:	f107 0316 	add.w	r3, r7, #22
 801725a:	9301      	str	r3, [sp, #4]
 801725c:	f107 0318 	add.w	r3, r7, #24
 8017260:	9300      	str	r3, [sp, #0]
 8017262:	460b      	mov	r3, r1
 8017264:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8017268:	f7f8 fdae 	bl	800fdc8 <phhalHw_Pn5180_Exchange>
 801726c:	4603      	mov	r3, r0
 801726e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        pDataParams->pHigherLayerInf,
        pDataParams->wHigherLayerInfLen,
        &pResp,
        &wRespLength);

    bTemp = pDataParams->bRetryCount;
 8017270:	68fb      	ldr	r3, [r7, #12]
 8017272:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8017276:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

    /* check and perform re-transmission of ATTRIB in case of Transmission or Timeout error
     * Nfc Digital Specification ver 1.1, Req 14.7.1.1
     */
    while((bTemp > 0U) && (PH_ERR_SUCCESS != (statusTmp & PH_ERR_MASK)))
 801727a:	e04d      	b.n	8017318 <phpalI14443p3b_Sw_Attrib+0x310>
    {
        /* Return error other than Timeout or Noise Error */
        if (pDataParams->bOpeMode == RD_LIB_MODE_EMVCO)
 801727c:	68fb      	ldr	r3, [r7, #12]
 801727e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8017282:	2b01      	cmp	r3, #1
 8017284:	d118      	bne.n	80172b8 <phpalI14443p3b_Sw_Attrib+0x2b0>
        {
            if((((statusTmp & PH_ERR_MASK) == PH_ERR_IO_TIMEOUT) || ((statusTmp & PH_ERR_MASK) == PH_ERR_NOISE_ERROR)))
 8017286:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8017288:	b2db      	uxtb	r3, r3
 801728a:	2b01      	cmp	r3, #1
 801728c:	d003      	beq.n	8017296 <phpalI14443p3b_Sw_Attrib+0x28e>
 801728e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8017290:	b2db      	uxtb	r3, r3
 8017292:	2b11      	cmp	r3, #17
 8017294:	d10e      	bne.n	80172b4 <phpalI14443p3b_Sw_Attrib+0x2ac>
            {
                /* Wait for at least Tmin retransmission delay. */
                PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Wait(
 8017296:	68fb      	ldr	r3, [r7, #12]
 8017298:	685b      	ldr	r3, [r3, #4]
 801729a:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 801729e:	2100      	movs	r1, #0
 80172a0:	4618      	mov	r0, r3
 80172a2:	f7f9 f88d 	bl	80103c0 <phhalHw_Pn5180_Wait>
 80172a6:	4603      	mov	r3, r0
 80172a8:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80172aa:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80172ac:	2b00      	cmp	r3, #0
 80172ae:	d003      	beq.n	80172b8 <phpalI14443p3b_Sw_Attrib+0x2b0>
 80172b0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80172b2:	e161      	b.n	8017578 <phpalI14443p3b_Sw_Attrib+0x570>
                    PHHAL_HW_TIME_MICROSECONDS,
                    PH_NXPNFCRDLIB_CONFIG_EMVCO_DEFAULT_RETRANSMISSION));
            }
            else
            {
                return statusTmp;
 80172b4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80172b6:	e15f      	b.n	8017578 <phpalI14443p3b_Sw_Attrib+0x570>
            }
        }

         /* Emvco:  case_id TB305_X  TB312_X and Req. 9.6.1.3 */
        wRespLength = 0;
 80172b8:	2300      	movs	r3, #0
 80172ba:	82fb      	strh	r3, [r7, #22]

        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Exchange(
 80172bc:	68fb      	ldr	r3, [r7, #12]
 80172be:	6858      	ldr	r0, [r3, #4]
 80172c0:	f107 021c 	add.w	r2, r7, #28
 80172c4:	f107 0316 	add.w	r3, r7, #22
 80172c8:	9301      	str	r3, [sp, #4]
 80172ca:	f107 0318 	add.w	r3, r7, #24
 80172ce:	9300      	str	r3, [sp, #0]
 80172d0:	2309      	movs	r3, #9
 80172d2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80172d6:	f7f8 fd77 	bl	800fdc8 <phhalHw_Pn5180_Exchange>
 80172da:	4603      	mov	r3, r0
 80172dc:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80172de:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80172e0:	2b00      	cmp	r3, #0
 80172e2:	d001      	beq.n	80172e8 <phpalI14443p3b_Sw_Attrib+0x2e0>
 80172e4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80172e6:	e147      	b.n	8017578 <phpalI14443p3b_Sw_Attrib+0x570>
            9,
            &pResp,
            &wRespLength));

        /* the remaining part of the ATTRIB command frame holds the Higher Layer INF */
        statusTmp = phhalHw_Exchange(
 80172e8:	68fb      	ldr	r3, [r7, #12]
 80172ea:	6858      	ldr	r0, [r3, #4]
 80172ec:	68fb      	ldr	r3, [r7, #12]
 80172ee:	699a      	ldr	r2, [r3, #24]
 80172f0:	68fb      	ldr	r3, [r7, #12]
 80172f2:	8bd9      	ldrh	r1, [r3, #30]
 80172f4:	f107 0316 	add.w	r3, r7, #22
 80172f8:	9301      	str	r3, [sp, #4]
 80172fa:	f107 0318 	add.w	r3, r7, #24
 80172fe:	9300      	str	r3, [sp, #0]
 8017300:	460b      	mov	r3, r1
 8017302:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8017306:	f7f8 fd5f 	bl	800fdc8 <phhalHw_Pn5180_Exchange>
 801730a:	4603      	mov	r3, r0
 801730c:	86fb      	strh	r3, [r7, #54]	@ 0x36
            pDataParams->pHigherLayerInf,
            pDataParams->wHigherLayerInfLen,
            &pResp,
            &wRespLength);

        bTemp--;
 801730e:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8017312:	3b01      	subs	r3, #1
 8017314:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    while((bTemp > 0U) && (PH_ERR_SUCCESS != (statusTmp & PH_ERR_MASK)))
 8017318:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 801731c:	2b00      	cmp	r3, #0
 801731e:	d003      	beq.n	8017328 <phpalI14443p3b_Sw_Attrib+0x320>
 8017320:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8017322:	b2db      	uxtb	r3, r3
 8017324:	2b00      	cmp	r3, #0
 8017326:	d1a9      	bne.n	801727c <phpalI14443p3b_Sw_Attrib+0x274>
    }

    PH_CHECK_SUCCESS(statusTmp);
 8017328:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801732a:	2b00      	cmp	r3, #0
 801732c:	d001      	beq.n	8017332 <phpalI14443p3b_Sw_Attrib+0x32a>
 801732e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8017330:	e122      	b.n	8017578 <phpalI14443p3b_Sw_Attrib+0x570>

    /* we hopefully received at least one byte */
    if (wRespLength < 1U)
 8017332:	8afb      	ldrh	r3, [r7, #22]
 8017334:	2b00      	cmp	r3, #0
 8017336:	d102      	bne.n	801733e <phpalI14443p3b_Sw_Attrib+0x336>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P3B);
 8017338:	f240 4306 	movw	r3, #1030	@ 0x406
 801733c:	e11c      	b.n	8017578 <phpalI14443p3b_Sw_Attrib+0x570>
    }

    /* we receive MBLI and CID in the first byte: */
    /* check the received cid: */
    if (((pAtqb[11] & 0x01U) != 0U) && ((pResp[0] & 0x0FU) != bCid))
 801733e:	68bb      	ldr	r3, [r7, #8]
 8017340:	330b      	adds	r3, #11
 8017342:	781b      	ldrb	r3, [r3, #0]
 8017344:	f003 0301 	and.w	r3, r3, #1
 8017348:	2b00      	cmp	r3, #0
 801734a:	d00a      	beq.n	8017362 <phpalI14443p3b_Sw_Attrib+0x35a>
 801734c:	69bb      	ldr	r3, [r7, #24]
 801734e:	781b      	ldrb	r3, [r3, #0]
 8017350:	f003 020f 	and.w	r2, r3, #15
 8017354:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8017358:	429a      	cmp	r2, r3
 801735a:	d002      	beq.n	8017362 <phpalI14443p3b_Sw_Attrib+0x35a>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P3B);
 801735c:	f240 4306 	movw	r3, #1030	@ 0x406
 8017360:	e10a      	b.n	8017578 <phpalI14443p3b_Sw_Attrib+0x570>
    }

    /* If the CID is not supported, PICC SHALL set the CID to 0 */
    /* PCD SHALL treat a CID field with a different value as Protocol Error */
    /* Digital Protocol 1.1, Requirements 166 and EMVCo 2.6, Requirements 6.24, 6.4.1.10 */
    if ((pDataParams->bOpeMode != RD_LIB_MODE_ISO) && (((pAtqb[11] & 0x01U) == 0U) && ((pResp[0] & 0x0FU) != 0x0U)))
 8017362:	68fb      	ldr	r3, [r7, #12]
 8017364:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8017368:	2b03      	cmp	r3, #3
 801736a:	d00f      	beq.n	801738c <phpalI14443p3b_Sw_Attrib+0x384>
 801736c:	68bb      	ldr	r3, [r7, #8]
 801736e:	330b      	adds	r3, #11
 8017370:	781b      	ldrb	r3, [r3, #0]
 8017372:	f003 0301 	and.w	r3, r3, #1
 8017376:	2b00      	cmp	r3, #0
 8017378:	d108      	bne.n	801738c <phpalI14443p3b_Sw_Attrib+0x384>
 801737a:	69bb      	ldr	r3, [r7, #24]
 801737c:	781b      	ldrb	r3, [r3, #0]
 801737e:	f003 030f 	and.w	r3, r3, #15
 8017382:	2b00      	cmp	r3, #0
 8017384:	d002      	beq.n	801738c <phpalI14443p3b_Sw_Attrib+0x384>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P3B);
 8017386:	f240 4306 	movw	r3, #1030	@ 0x406
 801738a:	e0f5      	b.n	8017578 <phpalI14443p3b_Sw_Attrib+0x570>
    }

    /* Note: ISO14443-3 7.11: The MBLI (maximum buffer size) gives information about
    the PICCs internal buffer */
    *pMbli = (uint8_t)(pResp[0] >> 4U);
 801738c:	69bb      	ldr	r3, [r7, #24]
 801738e:	781b      	ldrb	r3, [r3, #0]
 8017390:	091b      	lsrs	r3, r3, #4
 8017392:	b2da      	uxtb	r2, r3
 8017394:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017396:	701a      	strb	r2, [r3, #0]

    if (1U < wRespLength)
 8017398:	8afb      	ldrh	r3, [r7, #22]
 801739a:	2b01      	cmp	r3, #1
 801739c:	d931      	bls.n	8017402 <phpalI14443p3b_Sw_Attrib+0x3fa>
    {
        /* we received some Higher Layer INF bytes:
        ISO14443-3 TypeB, 7.11 Higher Response (optional 0 or "more" bytes) --> see page 46. */
        pDataParams->wHigherLayerRespLen = wRespLength - 1u;
 801739e:	8afb      	ldrh	r3, [r7, #22]
 80173a0:	3b01      	subs	r3, #1
 80173a2:	b29a      	uxth	r2, r3
 80173a4:	68fb      	ldr	r3, [r7, #12]
 80173a6:	84da      	strh	r2, [r3, #38]	@ 0x26

        /* should we have received it? */
        if ( pDataParams->wHigherLayerInfLen == 0U )
 80173a8:	68fb      	ldr	r3, [r7, #12]
 80173aa:	8bdb      	ldrh	r3, [r3, #30]
 80173ac:	2b00      	cmp	r3, #0
 80173ae:	d105      	bne.n	80173bc <phpalI14443p3b_Sw_Attrib+0x3b4>
        {
            pDataParams->wHigherLayerRespLen = 0;
 80173b0:	68fb      	ldr	r3, [r7, #12]
 80173b2:	2200      	movs	r2, #0
 80173b4:	84da      	strh	r2, [r3, #38]	@ 0x26
            return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P3B);
 80173b6:	f240 4306 	movw	r3, #1030	@ 0x406
 80173ba:	e0dd      	b.n	8017578 <phpalI14443p3b_Sw_Attrib+0x570>
        }

        if (pDataParams->wHigherLayerRespLen > pDataParams->wHigherLayerRespSize)
 80173bc:	68fb      	ldr	r3, [r7, #12]
 80173be:	8cda      	ldrh	r2, [r3, #38]	@ 0x26
 80173c0:	68fb      	ldr	r3, [r7, #12]
 80173c2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80173c4:	429a      	cmp	r2, r3
 80173c6:	d913      	bls.n	80173f0 <phpalI14443p3b_Sw_Attrib+0x3e8>
        {
            pDataParams->wHigherLayerRespLen = 0;
 80173c8:	68fb      	ldr	r3, [r7, #12]
 80173ca:	2200      	movs	r2, #0
 80173cc:	84da      	strh	r2, [r3, #38]	@ 0x26
            return PH_ADD_COMPCODE_FIXED(PH_ERR_BUFFER_OVERFLOW, PH_COMP_PAL_ISO14443P3B);
 80173ce:	f240 4304 	movw	r3, #1028	@ 0x404
 80173d2:	e0d1      	b.n	8017578 <phpalI14443p3b_Sw_Attrib+0x570>
 80173d4:	f3af 8000 	nop.w
 80173d8:	427c0000 	.word	0x427c0000
 80173dc:	4566a000 	.word	0x4566a000
 80173e0:	447a0000 	.word	0x447a0000
 80173e4:	10624dd3 	.word	0x10624dd3
 80173e8:	d12e109d 	.word	0xd12e109d
 80173ec:	4072e109 	.word	0x4072e109
        }
        (void)memcpy( pDataParams->pHigherLayerResp, &pResp[1], pDataParams->wHigherLayerRespLen );
 80173f0:	68fb      	ldr	r3, [r7, #12]
 80173f2:	6a18      	ldr	r0, [r3, #32]
 80173f4:	69bb      	ldr	r3, [r7, #24]
 80173f6:	1c59      	adds	r1, r3, #1
 80173f8:	68fb      	ldr	r3, [r7, #12]
 80173fa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80173fc:	461a      	mov	r2, r3
 80173fe:	f00b f998 	bl	8022732 <memcpy>
    }

    /* Now, that the PICC accepted our protocol settings, we can store them in the structure */
    if (pDataParams->bOpeMode != RD_LIB_MODE_ISO)
 8017402:	68fb      	ldr	r3, [r7, #12]
 8017404:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8017408:	2b03      	cmp	r3, #3
 801740a:	d006      	beq.n	801741a <phpalI14443p3b_Sw_Attrib+0x412>
    {
        pDataParams->bCidSupported = 0x00;
 801740c:	68fb      	ldr	r3, [r7, #12]
 801740e:	2200      	movs	r2, #0
 8017410:	739a      	strb	r2, [r3, #14]
        pDataParams->bNadSupported = 0x00;
 8017412:	68fb      	ldr	r3, [r7, #12]
 8017414:	2200      	movs	r2, #0
 8017416:	73da      	strb	r2, [r3, #15]
 8017418:	e011      	b.n	801743e <phpalI14443p3b_Sw_Attrib+0x436>
    }
    else
    {
        pDataParams->bCidSupported = pAtqb[11] & 0x01U;
 801741a:	68bb      	ldr	r3, [r7, #8]
 801741c:	330b      	adds	r3, #11
 801741e:	781b      	ldrb	r3, [r3, #0]
 8017420:	f003 0301 	and.w	r3, r3, #1
 8017424:	b2da      	uxtb	r2, r3
 8017426:	68fb      	ldr	r3, [r7, #12]
 8017428:	739a      	strb	r2, [r3, #14]
        pDataParams->bNadSupported = (pAtqb[11] & 0x02U) >> 1U;
 801742a:	68bb      	ldr	r3, [r7, #8]
 801742c:	330b      	adds	r3, #11
 801742e:	781b      	ldrb	r3, [r3, #0]
 8017430:	085b      	lsrs	r3, r3, #1
 8017432:	b2db      	uxtb	r3, r3
 8017434:	f003 0301 	and.w	r3, r3, #1
 8017438:	b2da      	uxtb	r2, r3
 801743a:	68fb      	ldr	r3, [r7, #12]
 801743c:	73da      	strb	r2, [r3, #15]
    }
    pDataParams->bCid = pResp[0] & 0x0FU;
 801743e:	69bb      	ldr	r3, [r7, #24]
 8017440:	781b      	ldrb	r3, [r3, #0]
 8017442:	f003 030f 	and.w	r3, r3, #15
 8017446:	b2da      	uxtb	r2, r3
 8017448:	68fb      	ldr	r3, [r7, #12]
 801744a:	741a      	strb	r2, [r3, #16]
    pDataParams->bFsci = (uint8_t)(pAtqb[10] >> 4U);
 801744c:	68bb      	ldr	r3, [r7, #8]
 801744e:	330a      	adds	r3, #10
 8017450:	781b      	ldrb	r3, [r3, #0]
 8017452:	091b      	lsrs	r3, r3, #4
 8017454:	b2da      	uxtb	r2, r3
 8017456:	68fb      	ldr	r3, [r7, #12]
 8017458:	749a      	strb	r2, [r3, #18]
    pDataParams->bFsdi = bFsdi;
 801745a:	68fb      	ldr	r3, [r7, #12]
 801745c:	79ba      	ldrb	r2, [r7, #6]
 801745e:	74da      	strb	r2, [r3, #19]
    pDataParams->bDri = bDri;
 8017460:	68fb      	ldr	r3, [r7, #12]
 8017462:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
 8017466:	751a      	strb	r2, [r3, #20]
    pDataParams->bDsi = bDsi;
 8017468:	68fb      	ldr	r3, [r7, #12]
 801746a:	f897 2048 	ldrb.w	r2, [r7, #72]	@ 0x48
 801746e:	755a      	strb	r2, [r3, #21]

    bTemp = 0;
 8017470:	2300      	movs	r3, #0
 8017472:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* If we had an extended ATQB, the timeout was set for the reception
    of the ATTRIB command (see line 280). */
    if (bAtqbLen == 13U)
 8017476:	79fb      	ldrb	r3, [r7, #7]
 8017478:	2b0d      	cmp	r3, #13
 801747a:	d125      	bne.n	80174c8 <phpalI14443p3b_Sw_Attrib+0x4c0>
    {
        /* Set FWT timeout */
        if (dwFwt > 0xFFFFU)
 801747c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801747e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8017482:	d312      	bcc.n	80174aa <phpalI14443p3b_Sw_Attrib+0x4a2>
        {
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 8017484:	68fb      	ldr	r3, [r7, #12]
 8017486:	6858      	ldr	r0, [r3, #4]
 8017488:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801748a:	4a3d      	ldr	r2, [pc, #244]	@ (8017580 <phpalI14443p3b_Sw_Attrib+0x578>)
 801748c:	fba2 2303 	umull	r2, r3, r2, r3
 8017490:	099b      	lsrs	r3, r3, #6
 8017492:	b29b      	uxth	r3, r3
 8017494:	461a      	mov	r2, r3
 8017496:	210e      	movs	r1, #14
 8017498:	f7f9 f84e 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 801749c:	4603      	mov	r3, r0
 801749e:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80174a0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80174a2:	2b00      	cmp	r3, #0
 80174a4:	d010      	beq.n	80174c8 <phpalI14443p3b_Sw_Attrib+0x4c0>
 80174a6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80174a8:	e066      	b.n	8017578 <phpalI14443p3b_Sw_Attrib+0x570>
                PHHAL_HW_CONFIG_TIMEOUT_VALUE_MS,
                (uint16_t)(dwFwt / 1000U)));
        }
        else
        {
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 80174aa:	68fb      	ldr	r3, [r7, #12]
 80174ac:	685b      	ldr	r3, [r3, #4]
 80174ae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80174b0:	b292      	uxth	r2, r2
 80174b2:	210d      	movs	r1, #13
 80174b4:	4618      	mov	r0, r3
 80174b6:	f7f9 f83f 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 80174ba:	4603      	mov	r3, r0
 80174bc:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80174be:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80174c0:	2b00      	cmp	r3, #0
 80174c2:	d001      	beq.n	80174c8 <phpalI14443p3b_Sw_Attrib+0x4c0>
 80174c4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80174c6:	e057      	b.n	8017578 <phpalI14443p3b_Sw_Attrib+0x570>
                (uint16_t)dwFwt));
        }
    }

    /* Set baud rate on Pcd */
    PH_CHECK_SUCCESS_FCT(statusTmp, phpalI14443p3b_Sw_SetReaderBaudRateEx(pDataParams));
 80174c8:	68f8      	ldr	r0, [r7, #12]
 80174ca:	f000 f9ef 	bl	80178ac <phpalI14443p3b_Sw_SetReaderBaudRateEx>
 80174ce:	4603      	mov	r3, r0
 80174d0:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80174d2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80174d4:	2b00      	cmp	r3, #0
 80174d6:	d001      	beq.n	80174dc <phpalI14443p3b_Sw_Attrib+0x4d4>
 80174d8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80174da:	e04d      	b.n	8017578 <phpalI14443p3b_Sw_Attrib+0x570>

    /* Applying Tx Wait saved according to the TR value of ATQb as setreaderbaudrateEx restores default */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 80174dc:	68fb      	ldr	r3, [r7, #12]
 80174de:	6858      	ldr	r0, [r3, #4]
 80174e0:	68fb      	ldr	r3, [r7, #12]
 80174e2:	8b9b      	ldrh	r3, [r3, #28]
 80174e4:	461a      	mov	r2, r3
 80174e6:	2107      	movs	r1, #7
 80174e8:	f7f9 f826 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 80174ec:	4603      	mov	r3, r0
 80174ee:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80174f0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80174f2:	2b00      	cmp	r3, #0
 80174f4:	d001      	beq.n	80174fa <phpalI14443p3b_Sw_Attrib+0x4f2>
 80174f6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80174f8:	e03e      	b.n	8017578 <phpalI14443p3b_Sw_Attrib+0x570>
        PHHAL_HW_CONFIG_TXWAIT_US,
        pDataParams->wTxWait));

    /* If we have had received an extended ATQB with an SFGT (startup frame guard time)
    we need to wait this time here. */
    if (bAtqbLen == 13U)
 80174fa:	79fb      	ldrb	r3, [r7, #7]
 80174fc:	2b0d      	cmp	r3, #13
 80174fe:	d13a      	bne.n	8017576 <phpalI14443p3b_Sw_Attrib+0x56e>
    {
        /* fetch sfgi value from response */
        bTemp = (uint8_t)(pAtqb[12] >> 4U);
 8017500:	68bb      	ldr	r3, [r7, #8]
 8017502:	330c      	adds	r3, #12
 8017504:	781b      	ldrb	r3, [r3, #0]
 8017506:	091b      	lsrs	r3, r3, #4
 8017508:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

        if (bTemp == 0x0FU)
 801750c:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8017510:	2b0f      	cmp	r3, #15
 8017512:	d102      	bne.n	801751a <phpalI14443p3b_Sw_Attrib+0x512>
        {
            bTemp = PHPAL_I14443P3B_SW_SFGI_DEFAULT;
 8017514:	2300      	movs	r3, #0
 8017516:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
        }
        /* Calculate SFGT in Microseconds */
        dwSfgt = ((uint32_t)(PHPAL_I14443P3B_SW_FWT_MIN_US) * ((uint32_t)1U << bTemp)) + PHPAL_I14443P3B_SW_EXT_TIME_US;
 801751a:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 801751e:	f44f 7297 	mov.w	r2, #302	@ 0x12e
 8017522:	fa02 f303 	lsl.w	r3, r2, r3
 8017526:	333f      	adds	r3, #63	@ 0x3f
 8017528:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Perform SFGT Wait */
        if (dwSfgt > 0xFFFFU)
 801752a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801752c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8017530:	d312      	bcc.n	8017558 <phpalI14443p3b_Sw_Attrib+0x550>
        {
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Wait(pDataParams->pHalDataParams, PHHAL_HW_TIME_MILLISECONDS, (uint16_t)(dwSfgt / 1000U)));
 8017532:	68fb      	ldr	r3, [r7, #12]
 8017534:	6858      	ldr	r0, [r3, #4]
 8017536:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017538:	4a11      	ldr	r2, [pc, #68]	@ (8017580 <phpalI14443p3b_Sw_Attrib+0x578>)
 801753a:	fba2 2303 	umull	r2, r3, r2, r3
 801753e:	099b      	lsrs	r3, r3, #6
 8017540:	b29b      	uxth	r3, r3
 8017542:	461a      	mov	r2, r3
 8017544:	2101      	movs	r1, #1
 8017546:	f7f8 ff3b 	bl	80103c0 <phhalHw_Pn5180_Wait>
 801754a:	4603      	mov	r3, r0
 801754c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 801754e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8017550:	2b00      	cmp	r3, #0
 8017552:	d010      	beq.n	8017576 <phpalI14443p3b_Sw_Attrib+0x56e>
 8017554:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8017556:	e00f      	b.n	8017578 <phpalI14443p3b_Sw_Attrib+0x570>
        }
        else
        {
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Wait(pDataParams->pHalDataParams, PHHAL_HW_TIME_MICROSECONDS, (uint16_t)dwSfgt));
 8017558:	68fb      	ldr	r3, [r7, #12]
 801755a:	685b      	ldr	r3, [r3, #4]
 801755c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801755e:	b292      	uxth	r2, r2
 8017560:	2100      	movs	r1, #0
 8017562:	4618      	mov	r0, r3
 8017564:	f7f8 ff2c 	bl	80103c0 <phhalHw_Pn5180_Wait>
 8017568:	4603      	mov	r3, r0
 801756a:	86fb      	strh	r3, [r7, #54]	@ 0x36
 801756c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801756e:	2b00      	cmp	r3, #0
 8017570:	d001      	beq.n	8017576 <phpalI14443p3b_Sw_Attrib+0x56e>
 8017572:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8017574:	e000      	b.n	8017578 <phpalI14443p3b_Sw_Attrib+0x570>
        }
    }

    return PH_ERR_SUCCESS;
 8017576:	2300      	movs	r3, #0
}
 8017578:	4618      	mov	r0, r3
 801757a:	3738      	adds	r7, #56	@ 0x38
 801757c:	46bd      	mov	sp, r7
 801757e:	bd80      	pop	{r7, pc}
 8017580:	10624dd3 	.word	0x10624dd3

08017584 <phpalI14443p3b_Sw_GetProtocolParams>:
    uint8_t * pNadSupported,
    uint8_t * pFwi,
    uint8_t * pFsdi,
    uint8_t * pFsci
    )
{
 8017584:	b480      	push	{r7}
 8017586:	b085      	sub	sp, #20
 8017588:	af00      	add	r7, sp, #0
 801758a:	60f8      	str	r0, [r7, #12]
 801758c:	60b9      	str	r1, [r7, #8]
 801758e:	607a      	str	r2, [r7, #4]
 8017590:	603b      	str	r3, [r7, #0]
    *pCidEnabled    = pDataParams->bCidSupported;
 8017592:	68fb      	ldr	r3, [r7, #12]
 8017594:	7b9a      	ldrb	r2, [r3, #14]
 8017596:	68bb      	ldr	r3, [r7, #8]
 8017598:	701a      	strb	r2, [r3, #0]
    *pCid           = pDataParams->bCid;
 801759a:	68fb      	ldr	r3, [r7, #12]
 801759c:	7c1a      	ldrb	r2, [r3, #16]
 801759e:	687b      	ldr	r3, [r7, #4]
 80175a0:	701a      	strb	r2, [r3, #0]
    *pNadSupported  = pDataParams->bNadSupported;
 80175a2:	68fb      	ldr	r3, [r7, #12]
 80175a4:	7bda      	ldrb	r2, [r3, #15]
 80175a6:	683b      	ldr	r3, [r7, #0]
 80175a8:	701a      	strb	r2, [r3, #0]
    *pFwi           = pDataParams->bFwi;
 80175aa:	68fb      	ldr	r3, [r7, #12]
 80175ac:	7c5a      	ldrb	r2, [r3, #17]
 80175ae:	69bb      	ldr	r3, [r7, #24]
 80175b0:	701a      	strb	r2, [r3, #0]
    *pFsdi          = pDataParams->bFsdi;
 80175b2:	68fb      	ldr	r3, [r7, #12]
 80175b4:	7cda      	ldrb	r2, [r3, #19]
 80175b6:	69fb      	ldr	r3, [r7, #28]
 80175b8:	701a      	strb	r2, [r3, #0]
    *pFsci          = pDataParams->bFsci;
 80175ba:	68fb      	ldr	r3, [r7, #12]
 80175bc:	7c9a      	ldrb	r2, [r3, #18]
 80175be:	6a3b      	ldr	r3, [r7, #32]
 80175c0:	701a      	strb	r2, [r3, #0]

    return PH_ERR_SUCCESS;
 80175c2:	2300      	movs	r3, #0
}
 80175c4:	4618      	mov	r0, r3
 80175c6:	3714      	adds	r7, #20
 80175c8:	46bd      	mov	sp, r7
 80175ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80175ce:	4770      	bx	lr

080175d0 <phpalI14443p3b_Sw_CheckATQBEx>:
    uint8_t * pResp,
    uint16_t wRespLength,
    uint8_t * pAtqb,
    uint8_t * pAtqbLen
    )
{
 80175d0:	b580      	push	{r7, lr}
 80175d2:	b086      	sub	sp, #24
 80175d4:	af00      	add	r7, sp, #0
 80175d6:	60f8      	str	r0, [r7, #12]
 80175d8:	60b9      	str	r1, [r7, #8]
 80175da:	603b      	str	r3, [r7, #0]
 80175dc:	4613      	mov	r3, r2
 80175de:	80fb      	strh	r3, [r7, #6]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_MEMLOC_REM bTR2;

    /* Response check */
    /* Digital Protocol Requirement 49, Section 5.6.1.5 */
    if ((wRespLength != 12U) && (wRespLength != 13U))
 80175e0:	88fb      	ldrh	r3, [r7, #6]
 80175e2:	2b0c      	cmp	r3, #12
 80175e4:	d005      	beq.n	80175f2 <phpalI14443p3b_Sw_CheckATQBEx+0x22>
 80175e6:	88fb      	ldrh	r3, [r7, #6]
 80175e8:	2b0d      	cmp	r3, #13
 80175ea:	d002      	beq.n	80175f2 <phpalI14443p3b_Sw_CheckATQBEx+0x22>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P3B);
 80175ec:	f240 4306 	movw	r3, #1030	@ 0x406
 80175f0:	e0ae      	b.n	8017750 <phpalI14443p3b_Sw_CheckATQBEx+0x180>
    }

    /* The ATQB should look like the following (see ISO14443-3 7.9.1): */
    /* [0x50][PUPI0][PUPI1][PUPI2][PUPI3][PInfo0][PInfo1][PInfo2]([PInfo3])[CRC][CRC] */

    if ( pResp[0] != 0x50U )    /* ATQB byte */
 80175f2:	68bb      	ldr	r3, [r7, #8]
 80175f4:	781b      	ldrb	r3, [r3, #0]
 80175f6:	2b50      	cmp	r3, #80	@ 0x50
 80175f8:	d002      	beq.n	8017600 <phpalI14443p3b_Sw_CheckATQBEx+0x30>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P3B);
 80175fa:	f240 4306 	movw	r3, #1030	@ 0x406
 80175fe:	e0a7      	b.n	8017750 <phpalI14443p3b_Sw_CheckATQBEx+0x180>
    }

    /* Copy received AtqB */
    (void)memcpy(pAtqb, pResp, wRespLength);
 8017600:	88fb      	ldrh	r3, [r7, #6]
 8017602:	461a      	mov	r2, r3
 8017604:	68b9      	ldr	r1, [r7, #8]
 8017606:	6838      	ldr	r0, [r7, #0]
 8017608:	f00b f893 	bl	8022732 <memcpy>
    *pAtqbLen = (uint8_t)wRespLength;
 801760c:	88fb      	ldrh	r3, [r7, #6]
 801760e:	b2da      	uxtb	r2, r3
 8017610:	6a3b      	ldr	r3, [r7, #32]
 8017612:	701a      	strb	r2, [r3, #0]

    if (pDataParams->bOpeMode != RD_LIB_MODE_NFC)
 8017614:	68fb      	ldr	r3, [r7, #12]
 8017616:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801761a:	2b02      	cmp	r3, #2
 801761c:	d013      	beq.n	8017646 <phpalI14443p3b_Sw_CheckATQBEx+0x76>
    {
        /* Max allowed frame size integer for ISO and EMVCo(v3.0) mode is less than or equals to 0x0C (4096 bytes) */
        if ((uint8_t)(pAtqb[10] & 0xF0U) > 0xC0U)
 801761e:	683b      	ldr	r3, [r7, #0]
 8017620:	330a      	adds	r3, #10
 8017622:	781b      	ldrb	r3, [r3, #0]
 8017624:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8017628:	2bc0      	cmp	r3, #192	@ 0xc0
 801762a:	d91f      	bls.n	801766c <phpalI14443p3b_Sw_CheckATQBEx+0x9c>
        {
            pAtqb[10] = (pAtqb[10] & 0x0FU) | 0xC0U;
 801762c:	683b      	ldr	r3, [r7, #0]
 801762e:	330a      	adds	r3, #10
 8017630:	781b      	ldrb	r3, [r3, #0]
 8017632:	f003 030f 	and.w	r3, r3, #15
 8017636:	b2da      	uxtb	r2, r3
 8017638:	683b      	ldr	r3, [r7, #0]
 801763a:	330a      	adds	r3, #10
 801763c:	f062 023f 	orn	r2, r2, #63	@ 0x3f
 8017640:	b2d2      	uxtb	r2, r2
 8017642:	701a      	strb	r2, [r3, #0]
 8017644:	e012      	b.n	801766c <phpalI14443p3b_Sw_CheckATQBEx+0x9c>
        }
    }
    else
    {
        /* Max allowed frame size integer for NFC(DP 1.1, Requirements 64) mode is less than or equals to 0x08 (256 bytes) */
        if ((uint8_t)(pAtqb[10] & 0xF0U) > 0x80U)
 8017646:	683b      	ldr	r3, [r7, #0]
 8017648:	330a      	adds	r3, #10
 801764a:	781b      	ldrb	r3, [r3, #0]
 801764c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8017650:	2b80      	cmp	r3, #128	@ 0x80
 8017652:	d90b      	bls.n	801766c <phpalI14443p3b_Sw_CheckATQBEx+0x9c>
        {
            pAtqb[10] = (pAtqb[10] & 0x0FU) | 0x80U;
 8017654:	683b      	ldr	r3, [r7, #0]
 8017656:	330a      	adds	r3, #10
 8017658:	781b      	ldrb	r3, [r3, #0]
 801765a:	f003 030f 	and.w	r3, r3, #15
 801765e:	b2da      	uxtb	r2, r3
 8017660:	683b      	ldr	r3, [r7, #0]
 8017662:	330a      	adds	r3, #10
 8017664:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8017668:	b2d2      	uxtb	r2, r2
 801766a:	701a      	strb	r2, [r3, #0]
/* Emvco: case_id 304_14
 * Conflict with TC304_14(added in 2.3.1a) and TC107_04
 * As per 6.3.2.8a in EMV Contactless Communication Protocol Specification Book D
 * Reset if b4 of Protocol Type set to (1)b
*/
    if (pDataParams->bOpeMode == RD_LIB_MODE_EMVCO)
 801766c:	68fb      	ldr	r3, [r7, #12]
 801766e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8017672:	2b01      	cmp	r3, #1
 8017674:	d109      	bne.n	801768a <phpalI14443p3b_Sw_CheckATQBEx+0xba>
    {
        if((uint8_t)(pAtqb[10]& 0x08U) ==0x08U)
 8017676:	683b      	ldr	r3, [r7, #0]
 8017678:	330a      	adds	r3, #10
 801767a:	781b      	ldrb	r3, [r3, #0]
 801767c:	f003 0308 	and.w	r3, r3, #8
 8017680:	2b00      	cmp	r3, #0
 8017682:	d002      	beq.n	801768a <phpalI14443p3b_Sw_CheckATQBEx+0xba>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P3B);
 8017684:	f240 4306 	movw	r3, #1030	@ 0x406
 8017688:	e062      	b.n	8017750 <phpalI14443p3b_Sw_CheckATQBEx+0x180>
        }
    }

    if (pDataParams->bOpeMode == RD_LIB_MODE_ISO)
 801768a:	68fb      	ldr	r3, [r7, #12]
 801768c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8017690:	2b03      	cmp	r3, #3
 8017692:	d132      	bne.n	80176fa <phpalI14443p3b_Sw_CheckATQBEx+0x12a>
    {
        /* Check TR2 value received in Atqb and set relevant TxWait as per ISO-IEC 14443-3. */
        bTR2 = (uint8_t)((pAtqb[10] & PHPAL_I14443P3B_SW_MINIMUM_TR2_MASK) >> PHPAL_I14443P3B_SW_MINIMUM_TR2_POS);
 8017694:	683b      	ldr	r3, [r7, #0]
 8017696:	330a      	adds	r3, #10
 8017698:	781b      	ldrb	r3, [r3, #0]
 801769a:	085b      	lsrs	r3, r3, #1
 801769c:	b2db      	uxtb	r3, r3
 801769e:	f003 0303 	and.w	r3, r3, #3
 80176a2:	757b      	strb	r3, [r7, #21]
        switch(bTR2)
 80176a4:	7d7b      	ldrb	r3, [r7, #21]
 80176a6:	2b02      	cmp	r3, #2
 80176a8:	d00e      	beq.n	80176c8 <phpalI14443p3b_Sw_CheckATQBEx+0xf8>
 80176aa:	2b02      	cmp	r3, #2
 80176ac:	dc11      	bgt.n	80176d2 <phpalI14443p3b_Sw_CheckATQBEx+0x102>
 80176ae:	2b00      	cmp	r3, #0
 80176b0:	d002      	beq.n	80176b8 <phpalI14443p3b_Sw_CheckATQBEx+0xe8>
 80176b2:	2b01      	cmp	r3, #1
 80176b4:	d004      	beq.n	80176c0 <phpalI14443p3b_Sw_CheckATQBEx+0xf0>
 80176b6:	e00c      	b.n	80176d2 <phpalI14443p3b_Sw_CheckATQBEx+0x102>
        {
        case PHPAL_I14443P3B_SW_MINIMUM_TR2_VALUE_0:
            pDataParams->wTxWait = (uint16_t)PHPAL_I14443P3B_SW_TXWAIT_US_TR2_0;
 80176b8:	68fb      	ldr	r3, [r7, #12]
 80176ba:	2285      	movs	r2, #133	@ 0x85
 80176bc:	839a      	strh	r2, [r3, #28]
            break;
 80176be:	e00d      	b.n	80176dc <phpalI14443p3b_Sw_CheckATQBEx+0x10c>
        case PHPAL_I14443P3B_SW_MINIMUM_TR2_VALUE_1:
            pDataParams->wTxWait = (uint16_t)PHPAL_I14443P3B_SW_TXWAIT_US_TR2_1;
 80176c0:	68fb      	ldr	r3, [r7, #12]
 80176c2:	22f6      	movs	r2, #246	@ 0xf6
 80176c4:	839a      	strh	r2, [r3, #28]
            break;
 80176c6:	e009      	b.n	80176dc <phpalI14443p3b_Sw_CheckATQBEx+0x10c>
        case PHPAL_I14443P3B_SW_MINIMUM_TR2_VALUE_2:
            pDataParams->wTxWait = (uint16_t)PHPAL_I14443P3B_SW_TXWAIT_US_TR2_2;
 80176c8:	68fb      	ldr	r3, [r7, #12]
 80176ca:	f240 128d 	movw	r2, #397	@ 0x18d
 80176ce:	839a      	strh	r2, [r3, #28]
            break;
 80176d0:	e004      	b.n	80176dc <phpalI14443p3b_Sw_CheckATQBEx+0x10c>
        default:
            pDataParams->wTxWait = (uint16_t)PHPAL_I14443P3B_SW_TXWAIT_US_TR2_3;
 80176d2:	68fb      	ldr	r3, [r7, #12]
 80176d4:	f240 22bb 	movw	r2, #699	@ 0x2bb
 80176d8:	839a      	strh	r2, [r3, #28]
            break;
 80176da:	bf00      	nop
        }

        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 80176dc:	68fb      	ldr	r3, [r7, #12]
 80176de:	6858      	ldr	r0, [r3, #4]
 80176e0:	68fb      	ldr	r3, [r7, #12]
 80176e2:	8b9b      	ldrh	r3, [r3, #28]
 80176e4:	461a      	mov	r2, r3
 80176e6:	2107      	movs	r1, #7
 80176e8:	f7f8 ff26 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 80176ec:	4603      	mov	r3, r0
 80176ee:	82fb      	strh	r3, [r7, #22]
 80176f0:	8afb      	ldrh	r3, [r7, #22]
 80176f2:	2b00      	cmp	r3, #0
 80176f4:	d022      	beq.n	801773c <phpalI14443p3b_Sw_CheckATQBEx+0x16c>
 80176f6:	8afb      	ldrh	r3, [r7, #22]
 80176f8:	e02a      	b.n	8017750 <phpalI14443p3b_Sw_CheckATQBEx+0x180>
            pDataParams->wTxWait));
    }
    else
    {
        /* If the TR2 value is (11)b then the default TxWait of 500us (6780/fc) has to changed to 699us (9472/fc). */
        if ((uint8_t)((pAtqb[10] & PHPAL_I14443P3B_SW_MINIMUM_TR2_MASK) >> PHPAL_I14443P3B_SW_MINIMUM_TR2_POS)
 80176fa:	683b      	ldr	r3, [r7, #0]
 80176fc:	330a      	adds	r3, #10
 80176fe:	781b      	ldrb	r3, [r3, #0]
 8017700:	085b      	lsrs	r3, r3, #1
 8017702:	b2db      	uxtb	r3, r3
 8017704:	f003 0303 	and.w	r3, r3, #3
 8017708:	b2db      	uxtb	r3, r3
 801770a:	2b03      	cmp	r3, #3
 801770c:	d112      	bne.n	8017734 <phpalI14443p3b_Sw_CheckATQBEx+0x164>
            == PHPAL_I14443P3B_SW_MINIMUM_TR2_VALUE_3)
        {
            pDataParams->wTxWait = (uint16_t)PHPAL_I14443P3B_SW_TXWAIT_US_TR2_3;
 801770e:	68fb      	ldr	r3, [r7, #12]
 8017710:	f240 22bb 	movw	r2, #699	@ 0x2bb
 8017714:	839a      	strh	r2, [r3, #28]
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 8017716:	68fb      	ldr	r3, [r7, #12]
 8017718:	685b      	ldr	r3, [r3, #4]
 801771a:	f240 22bb 	movw	r2, #699	@ 0x2bb
 801771e:	2107      	movs	r1, #7
 8017720:	4618      	mov	r0, r3
 8017722:	f7f8 ff09 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 8017726:	4603      	mov	r3, r0
 8017728:	82fb      	strh	r3, [r7, #22]
 801772a:	8afb      	ldrh	r3, [r7, #22]
 801772c:	2b00      	cmp	r3, #0
 801772e:	d005      	beq.n	801773c <phpalI14443p3b_Sw_CheckATQBEx+0x16c>
 8017730:	8afb      	ldrh	r3, [r7, #22]
 8017732:	e00d      	b.n	8017750 <phpalI14443p3b_Sw_CheckATQBEx+0x180>
                PHHAL_HW_CONFIG_TXWAIT_US,
                PHPAL_I14443P3B_SW_TXWAIT_US_TR2_3));
        }
        else
        {
            pDataParams->wTxWait = PHPAL_I14443P3B_SW_TXWAIT_US_DEFAULT;
 8017734:	68fb      	ldr	r3, [r7, #12]
 8017736:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 801773a:	839a      	strh	r2, [r3, #28]
        }
    }

    /* and also copy the PUPI into the protocol params structure to be available
    for a possible following HaltB command */
    (void)memcpy( pDataParams->pPupi, &pAtqb[1], (uint32_t)(sizeof(pDataParams->pPupi)) );
 801773c:	68fb      	ldr	r3, [r7, #12]
 801773e:	3309      	adds	r3, #9
 8017740:	683a      	ldr	r2, [r7, #0]
 8017742:	3201      	adds	r2, #1
 8017744:	6812      	ldr	r2, [r2, #0]
 8017746:	601a      	str	r2, [r3, #0]
    pDataParams->bPupiValid = PH_ON;
 8017748:	68fb      	ldr	r3, [r7, #12]
 801774a:	2201      	movs	r2, #1
 801774c:	735a      	strb	r2, [r3, #13]

    return PH_ERR_SUCCESS;
 801774e:	2300      	movs	r3, #0
}
 8017750:	4618      	mov	r0, r3
 8017752:	3718      	adds	r7, #24
 8017754:	46bd      	mov	sp, r7
 8017756:	bd80      	pop	{r7, pc}

08017758 <phpalI14443p3b_Sw_RequestBEx>:
                                        uint8_t bAfi,
                                        uint8_t bExtAtqb,
                                        uint8_t * pAtqb,
                                        uint8_t * pAtqbLen
                                        )
{
 8017758:	b580      	push	{r7, lr}
 801775a:	b088      	sub	sp, #32
 801775c:	af02      	add	r7, sp, #8
 801775e:	6078      	str	r0, [r7, #4]
 8017760:	4608      	mov	r0, r1
 8017762:	4611      	mov	r1, r2
 8017764:	461a      	mov	r2, r3
 8017766:	4603      	mov	r3, r0
 8017768:	70fb      	strb	r3, [r7, #3]
 801776a:	460b      	mov	r3, r1
 801776c:	70bb      	strb	r3, [r7, #2]
 801776e:	4613      	mov	r3, r2
 8017770:	707b      	strb	r3, [r7, #1]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_MEMLOC_REM aCmd[3];
    uint8_t *   PH_MEMLOC_REM pResp = NULL;
 8017772:	2300      	movs	r3, #0
 8017774:	60fb      	str	r3, [r7, #12]
    uint16_t    PH_MEMLOC_REM wRespLength = 0;
 8017776:	2300      	movs	r3, #0
 8017778:	817b      	strh	r3, [r7, #10]

    /* parameter check */
    if (bNumSlots > 4U)
 801777a:	78bb      	ldrb	r3, [r7, #2]
 801777c:	2b04      	cmp	r3, #4
 801777e:	d902      	bls.n	8017786 <phpalI14443p3b_Sw_RequestBEx+0x2e>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_ISO14443P3B);
 8017780:	f240 4321 	movw	r3, #1057	@ 0x421
 8017784:	e08d      	b.n	80178a2 <phpalI14443p3b_Sw_RequestBEx+0x14a>
    }

    /* Build the command */
    aCmd[0] = PHPAL_I14443P3B_SW_APF;
 8017786:	2305      	movs	r3, #5
 8017788:	743b      	strb	r3, [r7, #16]
    aCmd[1] = bAfi;
 801778a:	787b      	ldrb	r3, [r7, #1]
 801778c:	747b      	strb	r3, [r7, #17]
    aCmd[2] = bNumSlots;    /* N = 2^bNumSlots*/
 801778e:	78bb      	ldrb	r3, [r7, #2]
 8017790:	74bb      	strb	r3, [r7, #18]

    /* Set wakeup bit if necessary */
    if (0U != (bIsWakeUp))
 8017792:	78fb      	ldrb	r3, [r7, #3]
 8017794:	2b00      	cmp	r3, #0
 8017796:	d004      	beq.n	80177a2 <phpalI14443p3b_Sw_RequestBEx+0x4a>
    {
        aCmd[2] |= PHPAL_I14443P3B_SW_PARAM_WUP_BIT;
 8017798:	7cbb      	ldrb	r3, [r7, #18]
 801779a:	f043 0308 	orr.w	r3, r3, #8
 801779e:	b2db      	uxtb	r3, r3
 80177a0:	74bb      	strb	r3, [r7, #18]
    }

    /* Enable Extended ATQB if necessary */
    if (bExtAtqb != PH_OFF)
 80177a2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80177a6:	2b00      	cmp	r3, #0
 80177a8:	d004      	beq.n	80177b4 <phpalI14443p3b_Sw_RequestBEx+0x5c>
    {
        aCmd[2] |= PHPAL_I14443P3B_SW_PARAM_EXTATQB_BIT;
 80177aa:	7cbb      	ldrb	r3, [r7, #18]
 80177ac:	f043 0310 	orr.w	r3, r3, #16
 80177b0:	b2db      	uxtb	r3, r3
 80177b2:	74bb      	strb	r3, [r7, #18]
    }

    /* Store usage of Extended ATQB */
    pDataParams->bExtAtqb = bExtAtqb;
 80177b4:	687b      	ldr	r3, [r7, #4]
 80177b6:	f897 2020 	ldrb.w	r2, [r7, #32]
 80177ba:	721a      	strb	r2, [r3, #8]

    /* PUPI is invalid */
    pDataParams->bPupiValid = PH_OFF;
 80177bc:	687b      	ldr	r3, [r7, #4]
 80177be:	2200      	movs	r2, #0
 80177c0:	735a      	strb	r2, [r3, #13]

    /* Reset default data rates */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 80177c2:	687b      	ldr	r3, [r7, #4]
 80177c4:	685b      	ldr	r3, [r3, #4]
 80177c6:	2200      	movs	r2, #0
 80177c8:	2109      	movs	r1, #9
 80177ca:	4618      	mov	r0, r3
 80177cc:	f7f8 feb4 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 80177d0:	4603      	mov	r3, r0
 80177d2:	82fb      	strh	r3, [r7, #22]
 80177d4:	8afb      	ldrh	r3, [r7, #22]
 80177d6:	2b00      	cmp	r3, #0
 80177d8:	d001      	beq.n	80177de <phpalI14443p3b_Sw_RequestBEx+0x86>
 80177da:	8afb      	ldrh	r3, [r7, #22]
 80177dc:	e061      	b.n	80178a2 <phpalI14443p3b_Sw_RequestBEx+0x14a>
        pDataParams->pHalDataParams,
        PHHAL_HW_CONFIG_TXDATARATE_FRAMING,
        PHHAL_HW_RF_DATARATE_106));
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 80177de:	687b      	ldr	r3, [r7, #4]
 80177e0:	685b      	ldr	r3, [r3, #4]
 80177e2:	2200      	movs	r2, #0
 80177e4:	210a      	movs	r1, #10
 80177e6:	4618      	mov	r0, r3
 80177e8:	f7f8 fea6 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 80177ec:	4603      	mov	r3, r0
 80177ee:	82fb      	strh	r3, [r7, #22]
 80177f0:	8afb      	ldrh	r3, [r7, #22]
 80177f2:	2b00      	cmp	r3, #0
 80177f4:	d001      	beq.n	80177fa <phpalI14443p3b_Sw_RequestBEx+0xa2>
 80177f6:	8afb      	ldrh	r3, [r7, #22]
 80177f8:	e053      	b.n	80178a2 <phpalI14443p3b_Sw_RequestBEx+0x14a>
        pDataParams->pHalDataParams,
        PHHAL_HW_CONFIG_RXDATARATE_FRAMING,
        PHHAL_HW_RF_DATARATE_106));

    /* Set RequestB timeout */
    if(pDataParams->bOpeMode == RD_LIB_MODE_EMVCO)
 80177fa:	687b      	ldr	r3, [r7, #4]
 80177fc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8017800:	2b01      	cmp	r3, #1
 8017802:	d10e      	bne.n	8017822 <phpalI14443p3b_Sw_RequestBEx+0xca>
    {
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 8017804:	687b      	ldr	r3, [r7, #4]
 8017806:	685b      	ldr	r3, [r3, #4]
 8017808:	f240 22d6 	movw	r2, #726	@ 0x2d6
 801780c:	210d      	movs	r1, #13
 801780e:	4618      	mov	r0, r3
 8017810:	f7f8 fe92 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 8017814:	4603      	mov	r3, r0
 8017816:	82fb      	strh	r3, [r7, #22]
 8017818:	8afb      	ldrh	r3, [r7, #22]
 801781a:	2b00      	cmp	r3, #0
 801781c:	d023      	beq.n	8017866 <phpalI14443p3b_Sw_RequestBEx+0x10e>
 801781e:	8afb      	ldrh	r3, [r7, #22]
 8017820:	e03f      	b.n	80178a2 <phpalI14443p3b_Sw_RequestBEx+0x14a>
            pDataParams->pHalDataParams,
            PHHAL_HW_CONFIG_TIMEOUT_VALUE_US,
            PHPAL_I14443P3B_SW_ATQB_TIME_US + (PHPAL_I14443P3B_SW_EXT_TIME_US * 2U)));
    }
    else if(pDataParams->bOpeMode == RD_LIB_MODE_ISO)
 8017822:	687b      	ldr	r3, [r7, #4]
 8017824:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8017828:	2b03      	cmp	r3, #3
 801782a:	d10e      	bne.n	801784a <phpalI14443p3b_Sw_RequestBEx+0xf2>
    {
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 801782c:	687b      	ldr	r3, [r7, #4]
 801782e:	685b      	ldr	r3, [r3, #4]
 8017830:	f240 2297 	movw	r2, #663	@ 0x297
 8017834:	210d      	movs	r1, #13
 8017836:	4618      	mov	r0, r3
 8017838:	f7f8 fe7e 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 801783c:	4603      	mov	r3, r0
 801783e:	82fb      	strh	r3, [r7, #22]
 8017840:	8afb      	ldrh	r3, [r7, #22]
 8017842:	2b00      	cmp	r3, #0
 8017844:	d00f      	beq.n	8017866 <phpalI14443p3b_Sw_RequestBEx+0x10e>
 8017846:	8afb      	ldrh	r3, [r7, #22]
 8017848:	e02b      	b.n	80178a2 <phpalI14443p3b_Sw_RequestBEx+0x14a>
    else
    {
        /* As per Digital Protocol Ver1.1 Article 7.9.1.5
         * PCD should wait ~17ms (FWT(B,SENSB) + T(B,POLL)) * (566us + 16.4ms = ~17ms)
         */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 801784a:	687b      	ldr	r3, [r7, #4]
 801784c:	685b      	ldr	r3, [r3, #4]
 801784e:	2211      	movs	r2, #17
 8017850:	210e      	movs	r1, #14
 8017852:	4618      	mov	r0, r3
 8017854:	f7f8 fe70 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 8017858:	4603      	mov	r3, r0
 801785a:	82fb      	strh	r3, [r7, #22]
 801785c:	8afb      	ldrh	r3, [r7, #22]
 801785e:	2b00      	cmp	r3, #0
 8017860:	d001      	beq.n	8017866 <phpalI14443p3b_Sw_RequestBEx+0x10e>
 8017862:	8afb      	ldrh	r3, [r7, #22]
 8017864:	e01d      	b.n	80178a2 <phpalI14443p3b_Sw_RequestBEx+0x14a>
                    PHHAL_HW_CONFIG_TIMEOUT_VALUE_MS,
                    PHPAL_I14443P3B_SW_DELTA_POLL));
    }

    /* Exchange command */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Exchange(
 8017866:	687b      	ldr	r3, [r7, #4]
 8017868:	6858      	ldr	r0, [r3, #4]
 801786a:	f107 0210 	add.w	r2, r7, #16
 801786e:	f107 030a 	add.w	r3, r7, #10
 8017872:	9301      	str	r3, [sp, #4]
 8017874:	f107 030c 	add.w	r3, r7, #12
 8017878:	9300      	str	r3, [sp, #0]
 801787a:	2303      	movs	r3, #3
 801787c:	2100      	movs	r1, #0
 801787e:	f7f8 faa3 	bl	800fdc8 <phhalHw_Pn5180_Exchange>
 8017882:	4603      	mov	r3, r0
 8017884:	82fb      	strh	r3, [r7, #22]
 8017886:	8afb      	ldrh	r3, [r7, #22]
 8017888:	2b00      	cmp	r3, #0
 801788a:	d001      	beq.n	8017890 <phpalI14443p3b_Sw_RequestBEx+0x138>
 801788c:	8afb      	ldrh	r3, [r7, #22]
 801788e:	e008      	b.n	80178a2 <phpalI14443p3b_Sw_RequestBEx+0x14a>
        aCmd,
        3,
        &pResp,
        &wRespLength));

    return phpalI14443p3b_Sw_CheckATQBEx( pDataParams,
 8017890:	68f9      	ldr	r1, [r7, #12]
 8017892:	897a      	ldrh	r2, [r7, #10]
 8017894:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017896:	9300      	str	r3, [sp, #0]
 8017898:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801789a:	6878      	ldr	r0, [r7, #4]
 801789c:	f7ff fe98 	bl	80175d0 <phpalI14443p3b_Sw_CheckATQBEx>
 80178a0:	4603      	mov	r3, r0
        pResp,
        wRespLength,
        pAtqb,
        pAtqbLen
        );
}
 80178a2:	4618      	mov	r0, r3
 80178a4:	3718      	adds	r7, #24
 80178a6:	46bd      	mov	sp, r7
 80178a8:	bd80      	pop	{r7, pc}
	...

080178ac <phpalI14443p3b_Sw_SetReaderBaudRateEx>:

phStatus_t phpalI14443p3b_Sw_SetReaderBaudRateEx( phpalI14443p3b_Sw_DataParams_t * pDataParams )
{
 80178ac:	b580      	push	{r7, lr}
 80178ae:	b084      	sub	sp, #16
 80178b0:	af00      	add	r7, sp, #0
 80178b2:	6078      	str	r0, [r7, #4]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint16_t    PH_MEMLOC_REM wTxDataRate;
    uint16_t    PH_MEMLOC_REM wRxDataRate;

    /* Check and convert Dri value */
    switch (pDataParams->bDri)
 80178b4:	687b      	ldr	r3, [r7, #4]
 80178b6:	7d1b      	ldrb	r3, [r3, #20]
 80178b8:	2b03      	cmp	r3, #3
 80178ba:	d817      	bhi.n	80178ec <phpalI14443p3b_Sw_SetReaderBaudRateEx+0x40>
 80178bc:	a201      	add	r2, pc, #4	@ (adr r2, 80178c4 <phpalI14443p3b_Sw_SetReaderBaudRateEx+0x18>)
 80178be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80178c2:	bf00      	nop
 80178c4:	080178d5 	.word	0x080178d5
 80178c8:	080178db 	.word	0x080178db
 80178cc:	080178e1 	.word	0x080178e1
 80178d0:	080178e7 	.word	0x080178e7
    {
    case PHPAL_I14443P3B_DATARATE_106:
        wTxDataRate = PHHAL_HW_RF_DATARATE_106;
 80178d4:	2300      	movs	r3, #0
 80178d6:	81fb      	strh	r3, [r7, #14]
        break;
 80178d8:	e00b      	b.n	80178f2 <phpalI14443p3b_Sw_SetReaderBaudRateEx+0x46>
    case PHPAL_I14443P3B_DATARATE_212:
        wTxDataRate = PHHAL_HW_RF_DATARATE_212;
 80178da:	2301      	movs	r3, #1
 80178dc:	81fb      	strh	r3, [r7, #14]
        break;
 80178de:	e008      	b.n	80178f2 <phpalI14443p3b_Sw_SetReaderBaudRateEx+0x46>
    case PHPAL_I14443P3B_DATARATE_424:
        wTxDataRate = PHHAL_HW_RF_DATARATE_424;
 80178e0:	2302      	movs	r3, #2
 80178e2:	81fb      	strh	r3, [r7, #14]
        break;
 80178e4:	e005      	b.n	80178f2 <phpalI14443p3b_Sw_SetReaderBaudRateEx+0x46>
    case PHPAL_I14443P3B_DATARATE_848:
        wTxDataRate = PHHAL_HW_RF_DATARATE_848;
 80178e6:	2303      	movs	r3, #3
 80178e8:	81fb      	strh	r3, [r7, #14]
        break;
 80178ea:	e002      	b.n	80178f2 <phpalI14443p3b_Sw_SetReaderBaudRateEx+0x46>
    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_ISO14443P3B);
 80178ec:	f240 4321 	movw	r3, #1057	@ 0x421
 80178f0:	e03a      	b.n	8017968 <phpalI14443p3b_Sw_SetReaderBaudRateEx+0xbc>
    }

    /* Check and convert Dsi value */
    switch (pDataParams->bDsi)
 80178f2:	687b      	ldr	r3, [r7, #4]
 80178f4:	7d5b      	ldrb	r3, [r3, #21]
 80178f6:	2b03      	cmp	r3, #3
 80178f8:	d816      	bhi.n	8017928 <phpalI14443p3b_Sw_SetReaderBaudRateEx+0x7c>
 80178fa:	a201      	add	r2, pc, #4	@ (adr r2, 8017900 <phpalI14443p3b_Sw_SetReaderBaudRateEx+0x54>)
 80178fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017900:	08017911 	.word	0x08017911
 8017904:	08017917 	.word	0x08017917
 8017908:	0801791d 	.word	0x0801791d
 801790c:	08017923 	.word	0x08017923
    {
    case PHPAL_I14443P3B_DATARATE_106:
        wRxDataRate = PHHAL_HW_RF_DATARATE_106;
 8017910:	2300      	movs	r3, #0
 8017912:	81bb      	strh	r3, [r7, #12]
        break;
 8017914:	e00b      	b.n	801792e <phpalI14443p3b_Sw_SetReaderBaudRateEx+0x82>
    case PHPAL_I14443P3B_DATARATE_212:
        wRxDataRate = PHHAL_HW_RF_DATARATE_212;
 8017916:	2301      	movs	r3, #1
 8017918:	81bb      	strh	r3, [r7, #12]
        break;
 801791a:	e008      	b.n	801792e <phpalI14443p3b_Sw_SetReaderBaudRateEx+0x82>
    case PHPAL_I14443P3B_DATARATE_424:
        wRxDataRate = PHHAL_HW_RF_DATARATE_424;
 801791c:	2302      	movs	r3, #2
 801791e:	81bb      	strh	r3, [r7, #12]
        break;
 8017920:	e005      	b.n	801792e <phpalI14443p3b_Sw_SetReaderBaudRateEx+0x82>
    case PHPAL_I14443P3B_DATARATE_848:
        wRxDataRate = PHHAL_HW_RF_DATARATE_848;
 8017922:	2303      	movs	r3, #3
 8017924:	81bb      	strh	r3, [r7, #12]
        break;
 8017926:	e002      	b.n	801792e <phpalI14443p3b_Sw_SetReaderBaudRateEx+0x82>
    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_ISO14443P3B);
 8017928:	f240 4321 	movw	r3, #1057	@ 0x421
 801792c:	e01c      	b.n	8017968 <phpalI14443p3b_Sw_SetReaderBaudRateEx+0xbc>
    }

    /* Apply new data rates to Pcd */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_TXDATARATE_FRAMING, wTxDataRate));
 801792e:	687b      	ldr	r3, [r7, #4]
 8017930:	685b      	ldr	r3, [r3, #4]
 8017932:	89fa      	ldrh	r2, [r7, #14]
 8017934:	2109      	movs	r1, #9
 8017936:	4618      	mov	r0, r3
 8017938:	f7f8 fdfe 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 801793c:	4603      	mov	r3, r0
 801793e:	817b      	strh	r3, [r7, #10]
 8017940:	897b      	ldrh	r3, [r7, #10]
 8017942:	2b00      	cmp	r3, #0
 8017944:	d001      	beq.n	801794a <phpalI14443p3b_Sw_SetReaderBaudRateEx+0x9e>
 8017946:	897b      	ldrh	r3, [r7, #10]
 8017948:	e00e      	b.n	8017968 <phpalI14443p3b_Sw_SetReaderBaudRateEx+0xbc>
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_RXDATARATE_FRAMING, wRxDataRate));
 801794a:	687b      	ldr	r3, [r7, #4]
 801794c:	685b      	ldr	r3, [r3, #4]
 801794e:	89ba      	ldrh	r2, [r7, #12]
 8017950:	210a      	movs	r1, #10
 8017952:	4618      	mov	r0, r3
 8017954:	f7f8 fdf0 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 8017958:	4603      	mov	r3, r0
 801795a:	817b      	strh	r3, [r7, #10]
 801795c:	897b      	ldrh	r3, [r7, #10]
 801795e:	2b00      	cmp	r3, #0
 8017960:	d001      	beq.n	8017966 <phpalI14443p3b_Sw_SetReaderBaudRateEx+0xba>
 8017962:	897b      	ldrh	r3, [r7, #10]
 8017964:	e000      	b.n	8017968 <phpalI14443p3b_Sw_SetReaderBaudRateEx+0xbc>

    return PH_ERR_SUCCESS;
 8017966:	2300      	movs	r3, #0

}
 8017968:	4618      	mov	r0, r3
 801796a:	3710      	adds	r7, #16
 801796c:	46bd      	mov	sp, r7
 801796e:	bd80      	pop	{r7, pc}

08017970 <phpalI14443p3b_Sw_SetSerialNo>:

    return PH_ERR_SUCCESS;
}

phStatus_t phpalI14443p3b_Sw_SetSerialNo(phpalI14443p3b_Sw_DataParams_t * pDataParams, uint8_t *pPupi)
{
 8017970:	b480      	push	{r7}
 8017972:	b083      	sub	sp, #12
 8017974:	af00      	add	r7, sp, #0
 8017976:	6078      	str	r0, [r7, #4]
 8017978:	6039      	str	r1, [r7, #0]
    (void)memcpy(pDataParams->pPupi, pPupi, (uint32_t)(sizeof(pDataParams->pPupi)));
 801797a:	687b      	ldr	r3, [r7, #4]
 801797c:	3309      	adds	r3, #9
 801797e:	683a      	ldr	r2, [r7, #0]
 8017980:	6812      	ldr	r2, [r2, #0]
 8017982:	601a      	str	r2, [r3, #0]
    pDataParams->bPupiValid = PH_ON;
 8017984:	687b      	ldr	r3, [r7, #4]
 8017986:	2201      	movs	r2, #1
 8017988:	735a      	strb	r2, [r3, #13]

    return PH_ERR_SUCCESS;
 801798a:	2300      	movs	r3, #0
}
 801798c:	4618      	mov	r0, r3
 801798e:	370c      	adds	r7, #12
 8017990:	46bd      	mov	sp, r7
 8017992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017996:	4770      	bx	lr

08017998 <phpalI14443p4_Sw_Init>:
phStatus_t phpalI14443p4_Sw_Init(
                                 phpalI14443p4_Sw_DataParams_t * pDataParams,
                                 uint16_t wSizeOfDataParams,
                                 void * pHalDataParams
                                 )
{
 8017998:	b580      	push	{r7, lr}
 801799a:	b084      	sub	sp, #16
 801799c:	af00      	add	r7, sp, #0
 801799e:	60f8      	str	r0, [r7, #12]
 80179a0:	460b      	mov	r3, r1
 80179a2:	607a      	str	r2, [r7, #4]
 80179a4:	817b      	strh	r3, [r7, #10]
    if (sizeof(phpalI14443p4_Sw_DataParams_t) != wSizeOfDataParams)
 80179a6:	897b      	ldrh	r3, [r7, #10]
 80179a8:	2b14      	cmp	r3, #20
 80179aa:	d002      	beq.n	80179b2 <phpalI14443p4_Sw_Init+0x1a>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_PAL_ISO14443P4);
 80179ac:	f44f 63c4 	mov.w	r3, #1568	@ 0x620
 80179b0:	e017      	b.n	80179e2 <phpalI14443p4_Sw_Init+0x4a>
    }
    PH_ASSERT_NULL (pDataParams);
 80179b2:	68fb      	ldr	r3, [r7, #12]
 80179b4:	2b00      	cmp	r3, #0
 80179b6:	d101      	bne.n	80179bc <phpalI14443p4_Sw_Init+0x24>
 80179b8:	2321      	movs	r3, #33	@ 0x21
 80179ba:	e012      	b.n	80179e2 <phpalI14443p4_Sw_Init+0x4a>
    PH_ASSERT_NULL (pHalDataParams);
 80179bc:	687b      	ldr	r3, [r7, #4]
 80179be:	2b00      	cmp	r3, #0
 80179c0:	d101      	bne.n	80179c6 <phpalI14443p4_Sw_Init+0x2e>
 80179c2:	2321      	movs	r3, #33	@ 0x21
 80179c4:	e00d      	b.n	80179e2 <phpalI14443p4_Sw_Init+0x4a>

    /* Init private data */
    pDataParams->wId            = PH_COMP_PAL_ISO14443P4 | PHPAL_I14443P4_SW_ID;
 80179c6:	68fb      	ldr	r3, [r7, #12]
 80179c8:	f240 6201 	movw	r2, #1537	@ 0x601
 80179cc:	801a      	strh	r2, [r3, #0]
    pDataParams->pHalDataParams = pHalDataParams;
 80179ce:	68fb      	ldr	r3, [r7, #12]
 80179d0:	687a      	ldr	r2, [r7, #4]
 80179d2:	605a      	str	r2, [r3, #4]
    pDataParams->bOpeMode       = RD_LIB_MODE_NFC;
 80179d4:	68fb      	ldr	r3, [r7, #12]
 80179d6:	2202      	movs	r2, #2
 80179d8:	749a      	strb	r2, [r3, #18]

    /* Reset protocol to defaults */
    return phpalI14443p4_Sw_ResetProtocol(pDataParams);
 80179da:	68f8      	ldr	r0, [r7, #12]
 80179dc:	f000 f840 	bl	8017a60 <phpalI14443p4_Sw_ResetProtocol>
 80179e0:	4603      	mov	r3, r0
}
 80179e2:	4618      	mov	r0, r3
 80179e4:	3710      	adds	r7, #16
 80179e6:	46bd      	mov	sp, r7
 80179e8:	bd80      	pop	{r7, pc}

080179ea <phpalI14443p4_Sw_SetProtocol>:
                                        uint8_t   bNad,
                                        uint8_t   bFwi,
                                        uint8_t   bFsdi,
                                        uint8_t   bFsci
                                        )
{
 80179ea:	b480      	push	{r7}
 80179ec:	b083      	sub	sp, #12
 80179ee:	af00      	add	r7, sp, #0
 80179f0:	6078      	str	r0, [r7, #4]
 80179f2:	4608      	mov	r0, r1
 80179f4:	4611      	mov	r1, r2
 80179f6:	461a      	mov	r2, r3
 80179f8:	4603      	mov	r3, r0
 80179fa:	70fb      	strb	r3, [r7, #3]
 80179fc:	460b      	mov	r3, r1
 80179fe:	70bb      	strb	r3, [r7, #2]
 8017a00:	4613      	mov	r3, r2
 8017a02:	707b      	strb	r3, [r7, #1]
    /* Rule A, ISO/IEC 14443-4:2008(E), init. Blocknumber to zero */
    pDataParams->bPcbBlockNum = 0;
 8017a04:	687b      	ldr	r3, [r7, #4]
 8017a06:	2200      	movs	r2, #0
 8017a08:	741a      	strb	r2, [r3, #16]

    /* Check parameters */
    if ((bCid > PHPAL_I14443P4_CID_MAX) ||
 8017a0a:	78bb      	ldrb	r3, [r7, #2]
 8017a0c:	2b0e      	cmp	r3, #14
 8017a0e:	d808      	bhi.n	8017a22 <phpalI14443p4_Sw_SetProtocol+0x38>
 8017a10:	7d3b      	ldrb	r3, [r7, #20]
 8017a12:	2b0e      	cmp	r3, #14
 8017a14:	d805      	bhi.n	8017a22 <phpalI14443p4_Sw_SetProtocol+0x38>
        (bFwi > PHPAL_I14443P4_FWI_MAX) ||
 8017a16:	7e3b      	ldrb	r3, [r7, #24]
 8017a18:	2b0c      	cmp	r3, #12
 8017a1a:	d802      	bhi.n	8017a22 <phpalI14443p4_Sw_SetProtocol+0x38>
        (bFsdi > PHPAL_I14443P4_FRAMESIZE_MAX) ||
 8017a1c:	7f3b      	ldrb	r3, [r7, #28]
 8017a1e:	2b0c      	cmp	r3, #12
 8017a20:	d902      	bls.n	8017a28 <phpalI14443p4_Sw_SetProtocol+0x3e>
        (bFsci > PHPAL_I14443P4_FRAMESIZE_MAX))
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_ISO14443P4);
 8017a22:	f240 6321 	movw	r3, #1569	@ 0x621
 8017a26:	e015      	b.n	8017a54 <phpalI14443p4_Sw_SetProtocol+0x6a>
    }

    /* Apply parameters */
    pDataParams->bCidEnabled = bCidEnable;
 8017a28:	687b      	ldr	r3, [r7, #4]
 8017a2a:	78fa      	ldrb	r2, [r7, #3]
 8017a2c:	725a      	strb	r2, [r3, #9]
    pDataParams->bCid = bCid;
 8017a2e:	687b      	ldr	r3, [r7, #4]
 8017a30:	78ba      	ldrb	r2, [r7, #2]
 8017a32:	729a      	strb	r2, [r3, #10]
    pDataParams->bNadEnabled = bNadEnable;
 8017a34:	687b      	ldr	r3, [r7, #4]
 8017a36:	787a      	ldrb	r2, [r7, #1]
 8017a38:	72da      	strb	r2, [r3, #11]
    pDataParams->bNad = bNad;
 8017a3a:	687b      	ldr	r3, [r7, #4]
 8017a3c:	7c3a      	ldrb	r2, [r7, #16]
 8017a3e:	731a      	strb	r2, [r3, #12]
    pDataParams->bFwi = bFwi;
 8017a40:	687b      	ldr	r3, [r7, #4]
 8017a42:	7d3a      	ldrb	r2, [r7, #20]
 8017a44:	735a      	strb	r2, [r3, #13]
    pDataParams->bFsdi = bFsdi;
 8017a46:	687b      	ldr	r3, [r7, #4]
 8017a48:	7e3a      	ldrb	r2, [r7, #24]
 8017a4a:	739a      	strb	r2, [r3, #14]
    pDataParams->bFsci = bFsci;
 8017a4c:	687b      	ldr	r3, [r7, #4]
 8017a4e:	7f3a      	ldrb	r2, [r7, #28]
 8017a50:	73da      	strb	r2, [r3, #15]

    return PH_ERR_SUCCESS;
 8017a52:	2300      	movs	r3, #0
}
 8017a54:	4618      	mov	r0, r3
 8017a56:	370c      	adds	r7, #12
 8017a58:	46bd      	mov	sp, r7
 8017a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a5e:	4770      	bx	lr

08017a60 <phpalI14443p4_Sw_ResetProtocol>:

phStatus_t phpalI14443p4_Sw_ResetProtocol(
    phpalI14443p4_Sw_DataParams_t * pDataParams
    )
{
 8017a60:	b480      	push	{r7}
 8017a62:	b083      	sub	sp, #12
 8017a64:	af00      	add	r7, sp, #0
 8017a66:	6078      	str	r0, [r7, #4]
    /* Set default state */
    pDataParams->bStateNow = PHPAL_I14443P4_SW_STATE_I_BLOCK_TX;
 8017a68:	687b      	ldr	r3, [r7, #4]
 8017a6a:	2201      	movs	r2, #1
 8017a6c:	721a      	strb	r2, [r3, #8]

    /* Rule A, ISO/IEC 14443-4:2008(E), init. Blocknumber to zero */
    pDataParams->bPcbBlockNum = 0;
 8017a6e:	687b      	ldr	r3, [r7, #4]
 8017a70:	2200      	movs	r2, #0
 8017a72:	741a      	strb	r2, [r3, #16]

    /* Apply default parameters */
    pDataParams->bCidEnabled        = 0x00;
 8017a74:	687b      	ldr	r3, [r7, #4]
 8017a76:	2200      	movs	r2, #0
 8017a78:	725a      	strb	r2, [r3, #9]
    pDataParams->bCid               = 0x00;
 8017a7a:	687b      	ldr	r3, [r7, #4]
 8017a7c:	2200      	movs	r2, #0
 8017a7e:	729a      	strb	r2, [r3, #10]
    pDataParams->bNadEnabled        = 0x00;
 8017a80:	687b      	ldr	r3, [r7, #4]
 8017a82:	2200      	movs	r2, #0
 8017a84:	72da      	strb	r2, [r3, #11]
    pDataParams->bNad               = 0x00;
 8017a86:	687b      	ldr	r3, [r7, #4]
 8017a88:	2200      	movs	r2, #0
 8017a8a:	731a      	strb	r2, [r3, #12]
    pDataParams->bFwi               = PHPAL_I14443P4_SW_FWI_DEFAULT;
 8017a8c:	687b      	ldr	r3, [r7, #4]
 8017a8e:	2204      	movs	r2, #4
 8017a90:	735a      	strb	r2, [r3, #13]
    pDataParams->bFsdi              = 0x00;
 8017a92:	687b      	ldr	r3, [r7, #4]
 8017a94:	2200      	movs	r2, #0
 8017a96:	739a      	strb	r2, [r3, #14]
    pDataParams->bFsci              = PHPAL_I14443P4_SW_FSCI_DEFAULT;
 8017a98:	687b      	ldr	r3, [r7, #4]
 8017a9a:	2202      	movs	r2, #2
 8017a9c:	73da      	strb	r2, [r3, #15]
    pDataParams->bMaxRetryCount     = PHPAL_I14443P4_SW_MAX_RETRIES_DEFAULT;
 8017a9e:	687b      	ldr	r3, [r7, #4]
 8017aa0:	2202      	movs	r2, #2
 8017aa2:	745a      	strb	r2, [r3, #17]

    return PH_ERR_SUCCESS;
 8017aa4:	2300      	movs	r3, #0
}
 8017aa6:	4618      	mov	r0, r3
 8017aa8:	370c      	adds	r7, #12
 8017aaa:	46bd      	mov	sp, r7
 8017aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017ab0:	4770      	bx	lr

08017ab2 <phpalI14443p4_Sw_Deselect>:

phStatus_t phpalI14443p4_Sw_Deselect(
                                     phpalI14443p4_Sw_DataParams_t * pDataParams
                                     )
{
 8017ab2:	b580      	push	{r7, lr}
 8017ab4:	b08a      	sub	sp, #40	@ 0x28
 8017ab6:	af02      	add	r7, sp, #8
 8017ab8:	6078      	str	r0, [r7, #4]
    phStatus_t  PH_MEMLOC_REM status;
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_MEMLOC_REM bIsoFrame[3];
    uint16_t    PH_MEMLOC_REM wIsoFrameLen = 0;
 8017aba:	2300      	movs	r3, #0
 8017abc:	827b      	strh	r3, [r7, #18]
    uint8_t *   PH_MEMLOC_REM pResp = NULL;
 8017abe:	2300      	movs	r3, #0
 8017ac0:	60fb      	str	r3, [r7, #12]
    uint16_t    PH_MEMLOC_REM wRespLen = 0;
 8017ac2:	2300      	movs	r3, #0
 8017ac4:	817b      	strh	r3, [r7, #10]
    uint8_t     PH_MEMLOC_REM bInvalidBlock;
    uint8_t     PH_MEMLOC_REM bResponseReceived;
    uint16_t    PH_MEMLOC_REM wRetries;

    /* Build S(DESELECT) frame */
    PH_CHECK_SUCCESS_FCT(statusTmp, phpalI14443p4_Sw_BuildSBlock(
 8017ac6:	687b      	ldr	r3, [r7, #4]
 8017ac8:	7a58      	ldrb	r0, [r3, #9]
 8017aca:	687b      	ldr	r3, [r7, #4]
 8017acc:	7a99      	ldrb	r1, [r3, #10]
 8017ace:	f107 0312 	add.w	r3, r7, #18
 8017ad2:	9301      	str	r3, [sp, #4]
 8017ad4:	f107 0314 	add.w	r3, r7, #20
 8017ad8:	9300      	str	r3, [sp, #0]
 8017ada:	2300      	movs	r3, #0
 8017adc:	2200      	movs	r2, #0
 8017ade:	f001 f936 	bl	8018d4e <phpalI14443p4_Sw_BuildSBlock>
 8017ae2:	4603      	mov	r3, r0
 8017ae4:	833b      	strh	r3, [r7, #24]
 8017ae6:	8b3b      	ldrh	r3, [r7, #24]
 8017ae8:	2b00      	cmp	r3, #0
 8017aea:	d001      	beq.n	8017af0 <phpalI14443p4_Sw_Deselect+0x3e>
 8017aec:	8b3b      	ldrh	r3, [r7, #24]
 8017aee:	e08f      	b.n	8017c10 <phpalI14443p4_Sw_Deselect+0x15e>
        0,
        bIsoFrame,
        &wIsoFrameLen));

    /* Set DESELECT timeout */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 8017af0:	687b      	ldr	r3, [r7, #4]
 8017af2:	685b      	ldr	r3, [r3, #4]
 8017af4:	f241 42e2 	movw	r2, #5346	@ 0x14e2
 8017af8:	210d      	movs	r1, #13
 8017afa:	4618      	mov	r0, r3
 8017afc:	f7f8 fd1c 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 8017b00:	4603      	mov	r3, r0
 8017b02:	833b      	strh	r3, [r7, #24]
 8017b04:	8b3b      	ldrh	r3, [r7, #24]
 8017b06:	2b00      	cmp	r3, #0
 8017b08:	d001      	beq.n	8017b0e <phpalI14443p4_Sw_Deselect+0x5c>
 8017b0a:	8b3b      	ldrh	r3, [r7, #24]
 8017b0c:	e080      	b.n	8017c10 <phpalI14443p4_Sw_Deselect+0x15e>
        pDataParams->pHalDataParams,
        PHHAL_HW_CONFIG_TIMEOUT_VALUE_US,
        PHPAL_I14443P4_SW_FWT_DESELECT_US + PHPAL_I14443P4_EXT_TIME_US));

    /* Retrieve max. retry count */
    wRetries = (uint16_t)pDataParams->bMaxRetryCount + 1U;
 8017b0e:	687b      	ldr	r3, [r7, #4]
 8017b10:	7c5b      	ldrb	r3, [r3, #17]
 8017b12:	3301      	adds	r3, #1
 8017b14:	837b      	strh	r3, [r7, #26]

    /* Reset response received flag */
    bResponseReceived = 0;
 8017b16:	2300      	movs	r3, #0
 8017b18:	777b      	strb	r3, [r7, #29]
    /* Do as long as invalid responses are received
    and the retry counter has not reached zero.*/
    do
    {
        /* Send the S(DESELECT) request */
        status = phhalHw_Exchange(
 8017b1a:	687b      	ldr	r3, [r7, #4]
 8017b1c:	6858      	ldr	r0, [r3, #4]
 8017b1e:	8a79      	ldrh	r1, [r7, #18]
 8017b20:	f107 0214 	add.w	r2, r7, #20
 8017b24:	f107 030a 	add.w	r3, r7, #10
 8017b28:	9301      	str	r3, [sp, #4]
 8017b2a:	f107 030c 	add.w	r3, r7, #12
 8017b2e:	9300      	str	r3, [sp, #0]
 8017b30:	460b      	mov	r3, r1
 8017b32:	2100      	movs	r1, #0
 8017b34:	f7f8 f948 	bl	800fdc8 <phhalHw_Pn5180_Exchange>
 8017b38:	4603      	mov	r3, r0
 8017b3a:	83fb      	strh	r3, [r7, #30]
            wIsoFrameLen,
            &pResp,
            &wRespLen);

        /* Status --> InvalidBlock mapping */
        bInvalidBlock = (uint8_t)PHPAL_I14443P4_SW_DESELECT_IS_INVALID_BLOCK_STATUS(status);
 8017b3c:	8bfb      	ldrh	r3, [r7, #30]
 8017b3e:	b2db      	uxtb	r3, r3
 8017b40:	2b01      	cmp	r3, #1
 8017b42:	d013      	beq.n	8017b6c <phpalI14443p4_Sw_Deselect+0xba>
 8017b44:	8bfb      	ldrh	r3, [r7, #30]
 8017b46:	b2db      	uxtb	r3, r3
 8017b48:	2b02      	cmp	r3, #2
 8017b4a:	d00f      	beq.n	8017b6c <phpalI14443p4_Sw_Deselect+0xba>
 8017b4c:	8bfb      	ldrh	r3, [r7, #30]
 8017b4e:	b2db      	uxtb	r3, r3
 8017b50:	2b05      	cmp	r3, #5
 8017b52:	d00b      	beq.n	8017b6c <phpalI14443p4_Sw_Deselect+0xba>
 8017b54:	8bfb      	ldrh	r3, [r7, #30]
 8017b56:	b2db      	uxtb	r3, r3
 8017b58:	2b73      	cmp	r3, #115	@ 0x73
 8017b5a:	d007      	beq.n	8017b6c <phpalI14443p4_Sw_Deselect+0xba>
 8017b5c:	8bfb      	ldrh	r3, [r7, #30]
 8017b5e:	b2db      	uxtb	r3, r3
 8017b60:	2b06      	cmp	r3, #6
 8017b62:	d003      	beq.n	8017b6c <phpalI14443p4_Sw_Deselect+0xba>
 8017b64:	8bfb      	ldrh	r3, [r7, #30]
 8017b66:	b2db      	uxtb	r3, r3
 8017b68:	2b03      	cmp	r3, #3
 8017b6a:	d101      	bne.n	8017b70 <phpalI14443p4_Sw_Deselect+0xbe>
 8017b6c:	2301      	movs	r3, #1
 8017b6e:	e000      	b.n	8017b72 <phpalI14443p4_Sw_Deselect+0xc0>
 8017b70:	2300      	movs	r3, #0
 8017b72:	75fb      	strb	r3, [r7, #23]

        if (0U == (bInvalidBlock))
 8017b74:	7dfb      	ldrb	r3, [r7, #23]
 8017b76:	2b00      	cmp	r3, #0
 8017b78:	d12f      	bne.n	8017bda <phpalI14443p4_Sw_Deselect+0x128>
        {
            /* Check for other errors */
            PH_CHECK_SUCCESS(status);
 8017b7a:	8bfb      	ldrh	r3, [r7, #30]
 8017b7c:	2b00      	cmp	r3, #0
 8017b7e:	d001      	beq.n	8017b84 <phpalI14443p4_Sw_Deselect+0xd2>
 8017b80:	8bfb      	ldrh	r3, [r7, #30]
 8017b82:	e045      	b.n	8017c10 <phpalI14443p4_Sw_Deselect+0x15e>

            /* Signal that we've received something */
            bResponseReceived = 1;
 8017b84:	2301      	movs	r3, #1
 8017b86:	777b      	strb	r3, [r7, #29]

            /* Rule 8, ISO/IEC 14443-4:2008(E), "...the S(DESELECT) request may be re-transmitted..." */
            if ((wRespLen == wIsoFrameLen) && (wRespLen > 0U) && (wRespLen < 3U))
 8017b88:	897a      	ldrh	r2, [r7, #10]
 8017b8a:	8a7b      	ldrh	r3, [r7, #18]
 8017b8c:	429a      	cmp	r2, r3
 8017b8e:	d121      	bne.n	8017bd4 <phpalI14443p4_Sw_Deselect+0x122>
 8017b90:	897b      	ldrh	r3, [r7, #10]
 8017b92:	2b00      	cmp	r3, #0
 8017b94:	d01e      	beq.n	8017bd4 <phpalI14443p4_Sw_Deselect+0x122>
 8017b96:	897b      	ldrh	r3, [r7, #10]
 8017b98:	2b02      	cmp	r3, #2
 8017b9a:	d81b      	bhi.n	8017bd4 <phpalI14443p4_Sw_Deselect+0x122>
            {
                /* Mask out Power-Level-Indication */
                if (0U != (pDataParams->bCidEnabled))
 8017b9c:	687b      	ldr	r3, [r7, #4]
 8017b9e:	7a5b      	ldrb	r3, [r3, #9]
 8017ba0:	2b00      	cmp	r3, #0
 8017ba2:	d008      	beq.n	8017bb6 <phpalI14443p4_Sw_Deselect+0x104>
                {
                    pResp[1] &= 0x3FU;
 8017ba4:	68fb      	ldr	r3, [r7, #12]
 8017ba6:	3301      	adds	r3, #1
 8017ba8:	781a      	ldrb	r2, [r3, #0]
 8017baa:	68fb      	ldr	r3, [r7, #12]
 8017bac:	3301      	adds	r3, #1
 8017bae:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8017bb2:	b2d2      	uxtb	r2, r2
 8017bb4:	701a      	strb	r2, [r3, #0]
                }

                /* Verify S(DESELECT) Response */
                if (memcmp(bIsoFrame, pResp, wRespLen) != 0)
 8017bb6:	68f9      	ldr	r1, [r7, #12]
 8017bb8:	897b      	ldrh	r3, [r7, #10]
 8017bba:	461a      	mov	r2, r3
 8017bbc:	f107 0314 	add.w	r3, r7, #20
 8017bc0:	4618      	mov	r0, r3
 8017bc2:	f00a fd27 	bl	8022614 <memcmp>
 8017bc6:	4603      	mov	r3, r0
 8017bc8:	2b00      	cmp	r3, #0
 8017bca:	d006      	beq.n	8017bda <phpalI14443p4_Sw_Deselect+0x128>
                {
                    status = PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P4);
 8017bcc:	f240 6306 	movw	r3, #1542	@ 0x606
 8017bd0:	83fb      	strh	r3, [r7, #30]
                if (memcmp(bIsoFrame, pResp, wRespLen) != 0)
 8017bd2:	e002      	b.n	8017bda <phpalI14443p4_Sw_Deselect+0x128>
                }
            }
            else
            {
                status = PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P4);
 8017bd4:	f240 6306 	movw	r3, #1542	@ 0x606
 8017bd8:	83fb      	strh	r3, [r7, #30]
            }
        }
        --wRetries;
 8017bda:	8b7b      	ldrh	r3, [r7, #26]
 8017bdc:	3b01      	subs	r3, #1
 8017bde:	837b      	strh	r3, [r7, #26]
    }
    /* Retry as long as neccessary */
    while ((0U != bInvalidBlock) && (wRetries != 0U));
 8017be0:	7dfb      	ldrb	r3, [r7, #23]
 8017be2:	2b00      	cmp	r3, #0
 8017be4:	d002      	beq.n	8017bec <phpalI14443p4_Sw_Deselect+0x13a>
 8017be6:	8b7b      	ldrh	r3, [r7, #26]
 8017be8:	2b00      	cmp	r3, #0
 8017bea:	d196      	bne.n	8017b1a <phpalI14443p4_Sw_Deselect+0x68>

    /* Operation not successful */
    if ((status & PH_ERR_MASK) != PH_ERR_SUCCESS)
 8017bec:	8bfb      	ldrh	r3, [r7, #30]
 8017bee:	b2db      	uxtb	r3, r3
 8017bf0:	2b00      	cmp	r3, #0
 8017bf2:	d009      	beq.n	8017c08 <phpalI14443p4_Sw_Deselect+0x156>
    {
        /* Return ERR_RECOVERY_FAILED if some response has been received before (bMaxRetryCount = 0 suppresses the retry behaviour) */
        if ((pDataParams->bMaxRetryCount > 0U) && (bResponseReceived > 0U))
 8017bf4:	687b      	ldr	r3, [r7, #4]
 8017bf6:	7c5b      	ldrb	r3, [r3, #17]
 8017bf8:	2b00      	cmp	r3, #0
 8017bfa:	d005      	beq.n	8017c08 <phpalI14443p4_Sw_Deselect+0x156>
 8017bfc:	7f7b      	ldrb	r3, [r7, #29]
 8017bfe:	2b00      	cmp	r3, #0
 8017c00:	d002      	beq.n	8017c08 <phpalI14443p4_Sw_Deselect+0x156>
        {
            status = PH_ADD_COMPCODE_FIXED(PHPAL_I14443P4_ERR_RECOVERY_FAILED, PH_COMP_PAL_ISO14443P4);
 8017c02:	f44f 63d0 	mov.w	r3, #1664	@ 0x680
 8017c06:	83fb      	strh	r3, [r7, #30]
        }
    }

    /* Apply default parameters */
    (void) phpalI14443p4_Sw_ResetProtocol(pDataParams);
 8017c08:	6878      	ldr	r0, [r7, #4]
 8017c0a:	f7ff ff29 	bl	8017a60 <phpalI14443p4_Sw_ResetProtocol>

    return status;
 8017c0e:	8bfb      	ldrh	r3, [r7, #30]
}
 8017c10:	4618      	mov	r0, r3
 8017c12:	3720      	adds	r7, #32
 8017c14:	46bd      	mov	sp, r7
 8017c16:	bd80      	pop	{r7, pc}

08017c18 <phpalI14443p4_Sw_Exchange>:
                                     uint8_t * pTxBuffer,
                                     uint16_t wTxLength,
                                     uint8_t ** ppRxBuffer,
                                     uint16_t * pRxLength
                                     )
{
 8017c18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8017c1a:	b095      	sub	sp, #84	@ 0x54
 8017c1c:	af04      	add	r7, sp, #16
 8017c1e:	60f8      	str	r0, [r7, #12]
 8017c20:	607a      	str	r2, [r7, #4]
 8017c22:	461a      	mov	r2, r3
 8017c24:	460b      	mov	r3, r1
 8017c26:	817b      	strh	r3, [r7, #10]
 8017c28:	4613      	mov	r3, r2
 8017c2a:	813b      	strh	r3, [r7, #8]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_MEMLOC_REM bBufferOverflow;

    /* Used to build I/R/S block frames */
    uint8_t     PH_MEMLOC_REM bIsoFrame[3];
    uint16_t    PH_MEMLOC_REM wIsoFrameLen = 0;
 8017c2c:	2300      	movs	r3, #0
 8017c2e:	84fb      	strh	r3, [r7, #38]	@ 0x26
    uint8_t     PH_MEMLOC_REM bRxOverlapped[3];
    uint16_t    PH_MEMLOC_REM wRxOverlappedLen = 0;
 8017c30:	2300      	movs	r3, #0
 8017c32:	877b      	strh	r3, [r7, #58]	@ 0x3a
    uint16_t    PH_MEMLOC_REM wRxStartPos;
    uint8_t     PH_MEMLOC_REM bUseNad = 0;
 8017c34:	2300      	movs	r3, #0
 8017c36:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    uint8_t     PH_MEMLOC_REM bForceSend;

    /* Used for Transmission */
    uint16_t    PH_MEMLOC_REM wRxBufferSize;
    uint16_t    PH_MEMLOC_REM wTxBufferSize;
    uint16_t    PH_MEMLOC_REM wTxBufferLen = 0;
 8017c3a:	2300      	movs	r3, #0
 8017c3c:	837b      	strh	r3, [r7, #26]
    uint16_t    PH_MEMLOC_REM wInfLength = 0;
 8017c3e:	2300      	movs	r3, #0
 8017c40:	86bb      	strh	r3, [r7, #52]	@ 0x34
    uint16_t    PH_MEMLOC_REM wMaxPcdFrameSize;
    uint16_t    PH_MEMLOC_REM wMaxCardFrameSize;
    uint16_t    PH_MEMLOC_REM wPcb = 0;
 8017c42:	2300      	movs	r3, #0
 8017c44:	833b      	strh	r3, [r7, #24]
    uint8_t     PH_MEMLOC_REM bRetryCountRetransmit;

    /* Used for Reception */
    uint16_t    PH_MEMLOC_REM RxLength;
    uint8_t *   PH_MEMLOC_REM pRxBuffer = NULL;
 8017c46:	2300      	movs	r3, #0
 8017c48:	613b      	str	r3, [r7, #16]

    /* Option parameter check */
    if (0u != (wOption &  (uint16_t)~(uint16_t)
 8017c4a:	897a      	ldrh	r2, [r7, #10]
 8017c4c:	f643 73fc 	movw	r3, #16380	@ 0x3ffc
 8017c50:	4013      	ands	r3, r2
 8017c52:	2b00      	cmp	r3, #0
 8017c54:	d002      	beq.n	8017c5c <phpalI14443p4_Sw_Exchange+0x44>
        (
        PH_EXCHANGE_BUFFERED_BIT | PH_EXCHANGE_LEAVE_BUFFER_BIT |
        PH_EXCHANGE_TXCHAINING | PH_EXCHANGE_RXCHAINING | PH_EXCHANGE_RXCHAINING_BUFSIZE
        )))
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_ISO14443P4);
 8017c56:	f240 6321 	movw	r3, #1569	@ 0x621
 8017c5a:	e34b      	b.n	80182f4 <phpalI14443p4_Sw_Exchange+0x6dc>
    }

    /* Check if caller has provided valid RxBuffer */
    if (ppRxBuffer == NULL)
 8017c5c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8017c5e:	2b00      	cmp	r3, #0
 8017c60:	d102      	bne.n	8017c68 <phpalI14443p4_Sw_Exchange+0x50>
    {
        ppRxBuffer = &pRxBuffer;
 8017c62:	f107 0310 	add.w	r3, r7, #16
 8017c66:	65bb      	str	r3, [r7, #88]	@ 0x58
    }
    if (pRxLength == NULL)
 8017c68:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8017c6a:	2b00      	cmp	r3, #0
 8017c6c:	d102      	bne.n	8017c74 <phpalI14443p4_Sw_Exchange+0x5c>
    {
        pRxLength = &RxLength;
 8017c6e:	f107 0316 	add.w	r3, r7, #22
 8017c72:	65fb      	str	r3, [r7, #92]	@ 0x5c
    }

    /* Retrieve HAL buffer sizes */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_GetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_RXBUFFER_BUFSIZE, &wRxBufferSize));
 8017c74:	68fb      	ldr	r3, [r7, #12]
 8017c76:	685b      	ldr	r3, [r3, #4]
 8017c78:	f107 021e 	add.w	r2, r7, #30
 8017c7c:	2131      	movs	r1, #49	@ 0x31
 8017c7e:	4618      	mov	r0, r3
 8017c80:	f7fa f8a8 	bl	8011dd4 <phhalHw_Pn5180_GetConfig>
 8017c84:	4603      	mov	r3, r0
 8017c86:	863b      	strh	r3, [r7, #48]	@ 0x30
 8017c88:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8017c8a:	2b00      	cmp	r3, #0
 8017c8c:	d001      	beq.n	8017c92 <phpalI14443p4_Sw_Exchange+0x7a>
 8017c8e:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8017c90:	e330      	b.n	80182f4 <phpalI14443p4_Sw_Exchange+0x6dc>
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_GetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_TXBUFFER_BUFSIZE, &wTxBufferSize));
 8017c92:	68fb      	ldr	r3, [r7, #12]
 8017c94:	685b      	ldr	r3, [r3, #4]
 8017c96:	f107 021c 	add.w	r2, r7, #28
 8017c9a:	2132      	movs	r1, #50	@ 0x32
 8017c9c:	4618      	mov	r0, r3
 8017c9e:	f7fa f899 	bl	8011dd4 <phhalHw_Pn5180_GetConfig>
 8017ca2:	4603      	mov	r3, r0
 8017ca4:	863b      	strh	r3, [r7, #48]	@ 0x30
 8017ca6:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8017ca8:	2b00      	cmp	r3, #0
 8017caa:	d001      	beq.n	8017cb0 <phpalI14443p4_Sw_Exchange+0x98>
 8017cac:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8017cae:	e321      	b.n	80182f4 <phpalI14443p4_Sw_Exchange+0x6dc>

    /* Retrieve maximum frame sizes */
    wMaxPcdFrameSize = bI14443p4_FsTable[pDataParams->bFsdi] - (uint16_t)2U;
 8017cb0:	68fb      	ldr	r3, [r7, #12]
 8017cb2:	7b9b      	ldrb	r3, [r3, #14]
 8017cb4:	461a      	mov	r2, r3
 8017cb6:	4b98      	ldr	r3, [pc, #608]	@ (8017f18 <phpalI14443p4_Sw_Exchange+0x300>)
 8017cb8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8017cbc:	3b02      	subs	r3, #2
 8017cbe:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    wMaxCardFrameSize = bI14443p4_FsTable[pDataParams->bFsci] - (uint16_t)2U;
 8017cc0:	68fb      	ldr	r3, [r7, #12]
 8017cc2:	7bdb      	ldrb	r3, [r3, #15]
 8017cc4:	461a      	mov	r2, r3
 8017cc6:	4b94      	ldr	r3, [pc, #592]	@ (8017f18 <phpalI14443p4_Sw_Exchange+0x300>)
 8017cc8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8017ccc:	3b02      	subs	r3, #2
 8017cce:	85bb      	strh	r3, [r7, #44]	@ 0x2c

    /* R(ACK) transmission in case of Rx-Chaining */
    if (((wOption & PH_EXCHANGE_MODE_MASK) == PH_EXCHANGE_RXCHAINING) ||
 8017cd0:	897b      	ldrh	r3, [r7, #10]
 8017cd2:	f003 030f 	and.w	r3, r3, #15
 8017cd6:	2b02      	cmp	r3, #2
 8017cd8:	d004      	beq.n	8017ce4 <phpalI14443p4_Sw_Exchange+0xcc>
        ((wOption & PH_EXCHANGE_MODE_MASK) == PH_EXCHANGE_RXCHAINING_BUFSIZE))
 8017cda:	897b      	ldrh	r3, [r7, #10]
 8017cdc:	f003 030f 	and.w	r3, r3, #15
    if (((wOption & PH_EXCHANGE_MODE_MASK) == PH_EXCHANGE_RXCHAINING) ||
 8017ce0:	2b03      	cmp	r3, #3
 8017ce2:	d103      	bne.n	8017cec <phpalI14443p4_Sw_Exchange+0xd4>
    {
        pDataParams->bStateNow = PHPAL_I14443P4_SW_STATE_I_BLOCK_RX | PHPAL_I14443P4_SW_STATE_CHAINING_BIT;
 8017ce4:	68fb      	ldr	r3, [r7, #12]
 8017ce6:	2282      	movs	r2, #130	@ 0x82
 8017ce8:	721a      	strb	r2, [r3, #8]
 8017cea:	e008      	b.n	8017cfe <phpalI14443p4_Sw_Exchange+0xe6>
    }
    /* I-Block transmission */
    else
    {
        /* Reset to default state if not in Tx-Mode */
        if ((pDataParams->bStateNow & PH_EXCHANGE_MODE_MASK) != PHPAL_I14443P4_SW_STATE_I_BLOCK_TX)
 8017cec:	68fb      	ldr	r3, [r7, #12]
 8017cee:	7a1b      	ldrb	r3, [r3, #8]
 8017cf0:	f003 030f 	and.w	r3, r3, #15
 8017cf4:	2b01      	cmp	r3, #1
 8017cf6:	d002      	beq.n	8017cfe <phpalI14443p4_Sw_Exchange+0xe6>
        {
            pDataParams->bStateNow = PHPAL_I14443P4_SW_STATE_I_BLOCK_TX;
 8017cf8:	68fb      	ldr	r3, [r7, #12]
 8017cfa:	2201      	movs	r2, #1
 8017cfc:	721a      	strb	r2, [r3, #8]
        }
    }

    /* Reset receive length */
    *pRxLength = 0;
 8017cfe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8017d00:	2200      	movs	r2, #0
 8017d02:	801a      	strh	r2, [r3, #0]

    /* Reset RetryCount */
    bRetryCountRetransmit = 0;
 8017d04:	2300      	movs	r3, #0
 8017d06:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

    /* Reset BufferOverflow flag */
    bBufferOverflow = 0;
 8017d0a:	2300      	movs	r3, #0
 8017d0c:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
    /*     I-BLOCK TRANSMISSION LOOP    */
    /* ******************************** */
    do
    {
        /* Reset Preloaded bytes and ForceSend */
        wTxBufferLen = 0;
 8017d10:	2300      	movs	r3, #0
 8017d12:	837b      	strh	r3, [r7, #26]
        bForceSend = 0;
 8017d14:	2300      	movs	r3, #0
 8017d16:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

        switch (pDataParams->bStateNow & PHPAL_I14443P4_SW_STATE_MASK)
 8017d1a:	68fb      	ldr	r3, [r7, #12]
 8017d1c:	7a1b      	ldrb	r3, [r3, #8]
 8017d1e:	f003 030f 	and.w	r3, r3, #15
 8017d22:	2b01      	cmp	r3, #1
 8017d24:	d003      	beq.n	8017d2e <phpalI14443p4_Sw_Exchange+0x116>
 8017d26:	2b02      	cmp	r3, #2
 8017d28:	f000 8114 	beq.w	8017f54 <phpalI14443p4_Sw_Exchange+0x33c>
 8017d2c:	e143      	b.n	8017fb6 <phpalI14443p4_Sw_Exchange+0x39e>
        {
        case PHPAL_I14443P4_SW_STATE_I_BLOCK_TX:

            /* Retrieve Number of preloaded bytes */
            if (0U != (wOption & PH_EXCHANGE_LEAVE_BUFFER_BIT))
 8017d2e:	897b      	ldrh	r3, [r7, #10]
 8017d30:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8017d34:	2b00      	cmp	r3, #0
 8017d36:	d00e      	beq.n	8017d56 <phpalI14443p4_Sw_Exchange+0x13e>
            {
                PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_GetConfig(
 8017d38:	68fb      	ldr	r3, [r7, #12]
 8017d3a:	685b      	ldr	r3, [r3, #4]
 8017d3c:	f107 021a 	add.w	r2, r7, #26
 8017d40:	2133      	movs	r1, #51	@ 0x33
 8017d42:	4618      	mov	r0, r3
 8017d44:	f7fa f846 	bl	8011dd4 <phhalHw_Pn5180_GetConfig>
 8017d48:	4603      	mov	r3, r0
 8017d4a:	863b      	strh	r3, [r7, #48]	@ 0x30
 8017d4c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8017d4e:	2b00      	cmp	r3, #0
 8017d50:	d001      	beq.n	8017d56 <phpalI14443p4_Sw_Exchange+0x13e>
 8017d52:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8017d54:	e2ce      	b.n	80182f4 <phpalI14443p4_Sw_Exchange+0x6dc>
                    PHHAL_HW_CONFIG_TXBUFFER_LENGTH,
                    &wTxBufferLen));
            }

            /* Set initial INF length to (remaining) input data length */
            wInfLength = wTxLength;
 8017d56:	893b      	ldrh	r3, [r7, #8]
 8017d58:	86bb      	strh	r3, [r7, #52]	@ 0x34

            /* Frame has already been preloaded -> IsoFrameLen is zero */
            if (wTxBufferLen > 0U)
 8017d5a:	8b7b      	ldrh	r3, [r7, #26]
 8017d5c:	2b00      	cmp	r3, #0
 8017d5e:	d002      	beq.n	8017d66 <phpalI14443p4_Sw_Exchange+0x14e>
            {
                /* do not generate the iso frame */
                wIsoFrameLen = 0;
 8017d60:	2300      	movs	r3, #0
 8017d62:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8017d64:	e01e      	b.n	8017da4 <phpalI14443p4_Sw_Exchange+0x18c>
            }
            /* Else evaluate IsoFrameLen*/
            else
            {
                /* 7.1.1.3 c), ISO/IEC 14443-4:2008(E), "During chaining the NAD shall only be transmitted in the first block of chain." */
                if ((0U == ((pDataParams->bStateNow & PHPAL_I14443P4_SW_STATE_CHAINING_BIT))))
 8017d66:	68fb      	ldr	r3, [r7, #12]
 8017d68:	7a1b      	ldrb	r3, [r3, #8]
 8017d6a:	b25b      	sxtb	r3, r3
 8017d6c:	2b00      	cmp	r3, #0
 8017d6e:	db04      	blt.n	8017d7a <phpalI14443p4_Sw_Exchange+0x162>
                {
                    bUseNad = pDataParams->bNadEnabled;
 8017d70:	68fb      	ldr	r3, [r7, #12]
 8017d72:	7adb      	ldrb	r3, [r3, #11]
 8017d74:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8017d78:	e002      	b.n	8017d80 <phpalI14443p4_Sw_Exchange+0x168>
                }
                else
                {
                    bUseNad = 0;
 8017d7a:	2300      	movs	r3, #0
 8017d7c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                }

                /* Evaluate frame overhead */
                wIsoFrameLen = 1;
 8017d80:	2301      	movs	r3, #1
 8017d82:	84fb      	strh	r3, [r7, #38]	@ 0x26
                if (0U != (bUseNad))
 8017d84:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8017d88:	2b00      	cmp	r3, #0
 8017d8a:	d003      	beq.n	8017d94 <phpalI14443p4_Sw_Exchange+0x17c>
                {
                    ++wIsoFrameLen;
 8017d8c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8017d8e:	3301      	adds	r3, #1
 8017d90:	b29b      	uxth	r3, r3
 8017d92:	84fb      	strh	r3, [r7, #38]	@ 0x26
                }
                if (0U != (pDataParams->bCidEnabled))
 8017d94:	68fb      	ldr	r3, [r7, #12]
 8017d96:	7a5b      	ldrb	r3, [r3, #9]
 8017d98:	2b00      	cmp	r3, #0
 8017d9a:	d003      	beq.n	8017da4 <phpalI14443p4_Sw_Exchange+0x18c>
                {
                    ++wIsoFrameLen;
 8017d9c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8017d9e:	3301      	adds	r3, #1
 8017da0:	b29b      	uxth	r3, r3
 8017da2:	84fb      	strh	r3, [r7, #38]	@ 0x26
                }
            }

            /* Check if chaining is intended or not */
            if ((wOption & PH_EXCHANGE_MODE_MASK) == PH_EXCHANGE_TXCHAINING)
 8017da4:	897b      	ldrh	r3, [r7, #10]
 8017da6:	f003 030f 	and.w	r3, r3, #15
 8017daa:	2b01      	cmp	r3, #1
 8017dac:	d107      	bne.n	8017dbe <phpalI14443p4_Sw_Exchange+0x1a6>
            {
                pDataParams->bStateNow |= PHPAL_I14443P4_SW_STATE_CHAINING_BIT;
 8017dae:	68fb      	ldr	r3, [r7, #12]
 8017db0:	7a1b      	ldrb	r3, [r3, #8]
 8017db2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8017db6:	b2da      	uxtb	r2, r3
 8017db8:	68fb      	ldr	r3, [r7, #12]
 8017dba:	721a      	strb	r2, [r3, #8]
 8017dbc:	e006      	b.n	8017dcc <phpalI14443p4_Sw_Exchange+0x1b4>
            }
            else
            {
                pDataParams->bStateNow &= (uint8_t)~(uint8_t)PHPAL_I14443P4_SW_STATE_CHAINING_BIT;
 8017dbe:	68fb      	ldr	r3, [r7, #12]
 8017dc0:	7a1b      	ldrb	r3, [r3, #8]
 8017dc2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8017dc6:	b2da      	uxtb	r2, r3
 8017dc8:	68fb      	ldr	r3, [r7, #12]
 8017dca:	721a      	strb	r2, [r3, #8]
            }

            /* Force frame exchange if
            a) the maximum frame size of the card has been reached;
            */
            if ((wTxBufferLen + wIsoFrameLen + wInfLength) > wMaxCardFrameSize)
 8017dcc:	8b7b      	ldrh	r3, [r7, #26]
 8017dce:	461a      	mov	r2, r3
 8017dd0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8017dd2:	441a      	add	r2, r3
 8017dd4:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8017dd6:	441a      	add	r2, r3
 8017dd8:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8017dda:	429a      	cmp	r2, r3
 8017ddc:	dd10      	ble.n	8017e00 <phpalI14443p4_Sw_Exchange+0x1e8>
            {
                /* force frame exchange */
                bForceSend = 1;
 8017dde:	2301      	movs	r3, #1
 8017de0:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

                /* force chaining */
                pDataParams->bStateNow |= PHPAL_I14443P4_SW_STATE_CHAINING_BIT;
 8017de4:	68fb      	ldr	r3, [r7, #12]
 8017de6:	7a1b      	ldrb	r3, [r3, #8]
 8017de8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8017dec:	b2da      	uxtb	r2, r3
 8017dee:	68fb      	ldr	r3, [r7, #12]
 8017df0:	721a      	strb	r2, [r3, #8]

                /* limit number of bytes to send */
                wInfLength = wMaxCardFrameSize - wTxBufferLen - wIsoFrameLen;
 8017df2:	8b7b      	ldrh	r3, [r7, #26]
 8017df4:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8017df6:	1ad3      	subs	r3, r2, r3
 8017df8:	b29a      	uxth	r2, r3
 8017dfa:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8017dfc:	1ad3      	subs	r3, r2, r3
 8017dfe:	86bb      	strh	r3, [r7, #52]	@ 0x34
            }

            /* Force frame exchange if
            b) the TxBuffer is full;
            */
            if ((0U != ((wOption & PH_EXCHANGE_BUFFERED_BIT))) &&
 8017e00:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8017e04:	2b00      	cmp	r3, #0
 8017e06:	da12      	bge.n	8017e2e <phpalI14443p4_Sw_Exchange+0x216>
                ((wTxBufferLen + wIsoFrameLen + wInfLength) >= wTxBufferSize))
 8017e08:	8b7b      	ldrh	r3, [r7, #26]
 8017e0a:	461a      	mov	r2, r3
 8017e0c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8017e0e:	441a      	add	r2, r3
 8017e10:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8017e12:	4413      	add	r3, r2
 8017e14:	8bba      	ldrh	r2, [r7, #28]
            if ((0U != ((wOption & PH_EXCHANGE_BUFFERED_BIT))) &&
 8017e16:	4293      	cmp	r3, r2
 8017e18:	db09      	blt.n	8017e2e <phpalI14443p4_Sw_Exchange+0x216>
            {
                /* force frame exchange */
                bForceSend = 1;
 8017e1a:	2301      	movs	r3, #1
 8017e1c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

                /* force chaining */
                pDataParams->bStateNow |= PHPAL_I14443P4_SW_STATE_CHAINING_BIT;
 8017e20:	68fb      	ldr	r3, [r7, #12]
 8017e22:	7a1b      	ldrb	r3, [r3, #8]
 8017e24:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8017e28:	b2da      	uxtb	r2, r3
 8017e2a:	68fb      	ldr	r3, [r7, #12]
 8017e2c:	721a      	strb	r2, [r3, #8]
            }

            /* Generate / Buffer ISO frame */
            if (wIsoFrameLen > 0U)
 8017e2e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8017e30:	2b00      	cmp	r3, #0
 8017e32:	d039      	beq.n	8017ea8 <phpalI14443p4_Sw_Exchange+0x290>
            {
                /* Generate I-Block frame header */
                PH_CHECK_SUCCESS_FCT(statusTmp, phpalI14443p4_Sw_BuildIBlock(
 8017e34:	68fb      	ldr	r3, [r7, #12]
 8017e36:	7a58      	ldrb	r0, [r3, #9]
 8017e38:	68fb      	ldr	r3, [r7, #12]
 8017e3a:	7a9c      	ldrb	r4, [r3, #10]
 8017e3c:	68fb      	ldr	r3, [r7, #12]
 8017e3e:	7b1e      	ldrb	r6, [r3, #12]
 8017e40:	68fb      	ldr	r3, [r7, #12]
 8017e42:	7c1b      	ldrb	r3, [r3, #16]
 8017e44:	68fa      	ldr	r2, [r7, #12]
 8017e46:	7a12      	ldrb	r2, [r2, #8]
 8017e48:	09d2      	lsrs	r2, r2, #7
 8017e4a:	b2d2      	uxtb	r2, r2
 8017e4c:	f897 5037 	ldrb.w	r5, [r7, #55]	@ 0x37
 8017e50:	f107 0126 	add.w	r1, r7, #38	@ 0x26
 8017e54:	9103      	str	r1, [sp, #12]
 8017e56:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8017e5a:	9102      	str	r1, [sp, #8]
 8017e5c:	9201      	str	r2, [sp, #4]
 8017e5e:	9300      	str	r3, [sp, #0]
 8017e60:	4633      	mov	r3, r6
 8017e62:	462a      	mov	r2, r5
 8017e64:	4621      	mov	r1, r4
 8017e66:	f000 fee3 	bl	8018c30 <phpalI14443p4_Sw_BuildIBlock>
 8017e6a:	4603      	mov	r3, r0
 8017e6c:	863b      	strh	r3, [r7, #48]	@ 0x30
 8017e6e:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8017e70:	2b00      	cmp	r3, #0
 8017e72:	d001      	beq.n	8017e78 <phpalI14443p4_Sw_Exchange+0x260>
 8017e74:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8017e76:	e23d      	b.n	80182f4 <phpalI14443p4_Sw_Exchange+0x6dc>
                    (0U != (pDataParams->bStateNow & PHPAL_I14443P4_SW_STATE_CHAINING_BIT)) ? 1U : 0U,
                    bIsoFrame,
                    &wIsoFrameLen));

                /* Write Frame to HAL TxBuffer but do not preform Exchange */
                PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Exchange(
 8017e78:	68fb      	ldr	r3, [r7, #12]
 8017e7a:	6858      	ldr	r0, [r3, #4]
 8017e7c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8017e7e:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8017e82:	2100      	movs	r1, #0
 8017e84:	9101      	str	r1, [sp, #4]
 8017e86:	2100      	movs	r1, #0
 8017e88:	9100      	str	r1, [sp, #0]
 8017e8a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8017e8e:	f7f7 ff9b 	bl	800fdc8 <phhalHw_Pn5180_Exchange>
 8017e92:	4603      	mov	r3, r0
 8017e94:	863b      	strh	r3, [r7, #48]	@ 0x30
 8017e96:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8017e98:	2b00      	cmp	r3, #0
 8017e9a:	d001      	beq.n	8017ea0 <phpalI14443p4_Sw_Exchange+0x288>
 8017e9c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8017e9e:	e229      	b.n	80182f4 <phpalI14443p4_Sw_Exchange+0x6dc>
                    wIsoFrameLen,
                    NULL,
                    NULL));

                /* Retain the preloaded bytes from now on */
                wOption |= PH_EXCHANGE_LEAVE_BUFFER_BIT;
 8017ea0:	897b      	ldrh	r3, [r7, #10]
 8017ea2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8017ea6:	817b      	strh	r3, [r7, #10]
            }

            /* Tx-Buffering mode (and no forced exchange) */
            if ((0U == bForceSend) && (0U != (wOption & PH_EXCHANGE_BUFFERED_BIT)))
 8017ea8:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8017eac:	2b00      	cmp	r3, #0
 8017eae:	d113      	bne.n	8017ed8 <phpalI14443p4_Sw_Exchange+0x2c0>
 8017eb0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8017eb4:	2b00      	cmp	r3, #0
 8017eb6:	da0f      	bge.n	8017ed8 <phpalI14443p4_Sw_Exchange+0x2c0>
            {
                /* Preload the data into the TxBuffer */
                return phhalHw_Exchange(
 8017eb8:	68fb      	ldr	r3, [r7, #12]
 8017eba:	6858      	ldr	r0, [r3, #4]
 8017ebc:	897b      	ldrh	r3, [r7, #10]
 8017ebe:	f023 030f 	bic.w	r3, r3, #15
 8017ec2:	b299      	uxth	r1, r3
 8017ec4:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8017ec6:	2200      	movs	r2, #0
 8017ec8:	9201      	str	r2, [sp, #4]
 8017eca:	2200      	movs	r2, #0
 8017ecc:	9200      	str	r2, [sp, #0]
 8017ece:	687a      	ldr	r2, [r7, #4]
 8017ed0:	f7f7 ff7a 	bl	800fdc8 <phhalHw_Pn5180_Exchange>
 8017ed4:	4603      	mov	r3, r0
 8017ed6:	e20d      	b.n	80182f4 <phpalI14443p4_Sw_Exchange+0x6dc>
                    NULL,
                    NULL);
            }

            /* Content has been buffered before */
            if (wTxBufferLen > 0U)
 8017ed8:	8b7b      	ldrh	r3, [r7, #26]
 8017eda:	2b00      	cmp	r3, #0
 8017edc:	d06e      	beq.n	8017fbc <phpalI14443p4_Sw_Exchange+0x3a4>
            {
                /* retrieve PCB byte */
                PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_TXBUFFER_OFFSET, 0x00));
 8017ede:	68fb      	ldr	r3, [r7, #12]
 8017ee0:	685b      	ldr	r3, [r3, #4]
 8017ee2:	2200      	movs	r2, #0
 8017ee4:	212f      	movs	r1, #47	@ 0x2f
 8017ee6:	4618      	mov	r0, r3
 8017ee8:	f7f8 fb26 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 8017eec:	4603      	mov	r3, r0
 8017eee:	863b      	strh	r3, [r7, #48]	@ 0x30
 8017ef0:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8017ef2:	2b00      	cmp	r3, #0
 8017ef4:	d001      	beq.n	8017efa <phpalI14443p4_Sw_Exchange+0x2e2>
 8017ef6:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8017ef8:	e1fc      	b.n	80182f4 <phpalI14443p4_Sw_Exchange+0x6dc>
                PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_GetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_TXBUFFER, &wPcb));
 8017efa:	68fb      	ldr	r3, [r7, #12]
 8017efc:	685b      	ldr	r3, [r3, #4]
 8017efe:	f107 0218 	add.w	r2, r7, #24
 8017f02:	2134      	movs	r1, #52	@ 0x34
 8017f04:	4618      	mov	r0, r3
 8017f06:	f7f9 ff65 	bl	8011dd4 <phhalHw_Pn5180_GetConfig>
 8017f0a:	4603      	mov	r3, r0
 8017f0c:	863b      	strh	r3, [r7, #48]	@ 0x30
 8017f0e:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8017f10:	2b00      	cmp	r3, #0
 8017f12:	d003      	beq.n	8017f1c <phpalI14443p4_Sw_Exchange+0x304>
 8017f14:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8017f16:	e1ed      	b.n	80182f4 <phpalI14443p4_Sw_Exchange+0x6dc>
 8017f18:	080271a4 	.word	0x080271a4

                /* Preloaded Data or ForceSend -> Modify PCB byte if neccessary */
                if ((0U != bForceSend) || ((wOption & PH_EXCHANGE_MODE_MASK) == PH_EXCHANGE_TXCHAINING))
 8017f1c:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8017f20:	2b00      	cmp	r3, #0
 8017f22:	d104      	bne.n	8017f2e <phpalI14443p4_Sw_Exchange+0x316>
 8017f24:	897b      	ldrh	r3, [r7, #10]
 8017f26:	f003 030f 	and.w	r3, r3, #15
 8017f2a:	2b01      	cmp	r3, #1
 8017f2c:	d146      	bne.n	8017fbc <phpalI14443p4_Sw_Exchange+0x3a4>
                {
                    /* modify PCB byte */
                    wPcb |= PHPAL_I14443P4_SW_PCB_CHAINING;
 8017f2e:	8b3b      	ldrh	r3, [r7, #24]
 8017f30:	f043 0310 	orr.w	r3, r3, #16
 8017f34:	b29b      	uxth	r3, r3
 8017f36:	833b      	strh	r3, [r7, #24]
                    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_TXBUFFER, wPcb));
 8017f38:	68fb      	ldr	r3, [r7, #12]
 8017f3a:	685b      	ldr	r3, [r3, #4]
 8017f3c:	8b3a      	ldrh	r2, [r7, #24]
 8017f3e:	2134      	movs	r1, #52	@ 0x34
 8017f40:	4618      	mov	r0, r3
 8017f42:	f7f8 faf9 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 8017f46:	4603      	mov	r3, r0
 8017f48:	863b      	strh	r3, [r7, #48]	@ 0x30
 8017f4a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8017f4c:	2b00      	cmp	r3, #0
 8017f4e:	d035      	beq.n	8017fbc <phpalI14443p4_Sw_Exchange+0x3a4>
 8017f50:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8017f52:	e1cf      	b.n	80182f4 <phpalI14443p4_Sw_Exchange+0x6dc>
            break;

        case PHPAL_I14443P4_SW_STATE_I_BLOCK_RX:

            /* Build R(ACK) frame */
            PH_CHECK_SUCCESS_FCT(statusTmp, phpalI14443p4_Sw_BuildRBlock(
 8017f54:	68fb      	ldr	r3, [r7, #12]
 8017f56:	7a58      	ldrb	r0, [r3, #9]
 8017f58:	68fb      	ldr	r3, [r7, #12]
 8017f5a:	7a99      	ldrb	r1, [r3, #10]
 8017f5c:	68fb      	ldr	r3, [r7, #12]
 8017f5e:	7c1a      	ldrb	r2, [r3, #16]
 8017f60:	f107 0326 	add.w	r3, r7, #38	@ 0x26
 8017f64:	9301      	str	r3, [sp, #4]
 8017f66:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8017f6a:	9300      	str	r3, [sp, #0]
 8017f6c:	2301      	movs	r3, #1
 8017f6e:	f000 feb1 	bl	8018cd4 <phpalI14443p4_Sw_BuildRBlock>
 8017f72:	4603      	mov	r3, r0
 8017f74:	863b      	strh	r3, [r7, #48]	@ 0x30
 8017f76:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8017f78:	2b00      	cmp	r3, #0
 8017f7a:	d001      	beq.n	8017f80 <phpalI14443p4_Sw_Exchange+0x368>
 8017f7c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8017f7e:	e1b9      	b.n	80182f4 <phpalI14443p4_Sw_Exchange+0x6dc>
                1,
                bIsoFrame,
                &wIsoFrameLen));

            /* Write Frame to HAL TxBuffer but do not preform Exchange */
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Exchange(
 8017f80:	68fb      	ldr	r3, [r7, #12]
 8017f82:	6858      	ldr	r0, [r3, #4]
 8017f84:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8017f86:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8017f8a:	2100      	movs	r1, #0
 8017f8c:	9101      	str	r1, [sp, #4]
 8017f8e:	2100      	movs	r1, #0
 8017f90:	9100      	str	r1, [sp, #0]
 8017f92:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8017f96:	f7f7 ff17 	bl	800fdc8 <phhalHw_Pn5180_Exchange>
 8017f9a:	4603      	mov	r3, r0
 8017f9c:	863b      	strh	r3, [r7, #48]	@ 0x30
 8017f9e:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8017fa0:	2b00      	cmp	r3, #0
 8017fa2:	d001      	beq.n	8017fa8 <phpalI14443p4_Sw_Exchange+0x390>
 8017fa4:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8017fa6:	e1a5      	b.n	80182f4 <phpalI14443p4_Sw_Exchange+0x6dc>
                wIsoFrameLen,
                NULL,
                NULL));

            /* Retain the preloaded bytes from now on */
            wOption |= PH_EXCHANGE_LEAVE_BUFFER_BIT;
 8017fa8:	897b      	ldrh	r3, [r7, #10]
 8017faa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8017fae:	817b      	strh	r3, [r7, #10]

            /* do not append any data */
            wInfLength = 0;
 8017fb0:	2300      	movs	r3, #0
 8017fb2:	86bb      	strh	r3, [r7, #52]	@ 0x34
            break;
 8017fb4:	e003      	b.n	8017fbe <phpalI14443p4_Sw_Exchange+0x3a6>

            /* Should NEVER happen! */
        default:
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INTERNAL_ERROR, PH_COMP_PAL_ISO14443P4);
 8017fb6:	f240 637f 	movw	r3, #1663	@ 0x67f
 8017fba:	e19b      	b.n	80182f4 <phpalI14443p4_Sw_Exchange+0x6dc>
            break;
 8017fbc:	bf00      	nop
        }

        /* Perform Exchange using complete ISO handling */
        status = phpalI14443p4_Sw_IsoHandling(
 8017fbe:	897b      	ldrh	r3, [r7, #10]
 8017fc0:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8017fc4:	b299      	uxth	r1, r3
 8017fc6:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8017fca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8017fcc:	9302      	str	r3, [sp, #8]
 8017fce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8017fd0:	9301      	str	r3, [sp, #4]
 8017fd2:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8017fd4:	9300      	str	r3, [sp, #0]
 8017fd6:	687b      	ldr	r3, [r7, #4]
 8017fd8:	68f8      	ldr	r0, [r7, #12]
 8017fda:	f000 f98f 	bl	80182fc <phpalI14443p4_Sw_IsoHandling>
 8017fde:	4603      	mov	r3, r0
 8017fe0:	87fb      	strh	r3, [r7, #62]	@ 0x3e
            wInfLength,
            ppRxBuffer,
            pRxLength);

        /* Complete chaining if buffer is full */
        if (((status & PH_ERR_MASK) == PH_ERR_BUFFER_OVERFLOW) &&
 8017fe2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8017fe4:	b2db      	uxtb	r3, r3
 8017fe6:	2b04      	cmp	r3, #4
 8017fe8:	d10f      	bne.n	801800a <phpalI14443p4_Sw_Exchange+0x3f2>
            ((wOption & PH_EXCHANGE_MODE_MASK) == PH_EXCHANGE_RXCHAINING_BUFSIZE))
 8017fea:	897b      	ldrh	r3, [r7, #10]
 8017fec:	f003 030f 	and.w	r3, r3, #15
        if (((status & PH_ERR_MASK) == PH_ERR_BUFFER_OVERFLOW) &&
 8017ff0:	2b03      	cmp	r3, #3
 8017ff2:	d10a      	bne.n	801800a <phpalI14443p4_Sw_Exchange+0x3f2>
        {
            /* Indicate Buffer Overflow */
            bBufferOverflow = 1;
 8017ff4:	2301      	movs	r3, #1
 8017ff6:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d

            /* Toggle Blocknumber */
            pDataParams->bPcbBlockNum ^= PHPAL_I14443P4_SW_PCB_BLOCKNR;
 8017ffa:	68fb      	ldr	r3, [r7, #12]
 8017ffc:	7c1b      	ldrb	r3, [r3, #16]
 8017ffe:	f083 0301 	eor.w	r3, r3, #1
 8018002:	b2da      	uxtb	r2, r3
 8018004:	68fb      	ldr	r3, [r7, #12]
 8018006:	741a      	strb	r2, [r3, #16]
 8018008:	e004      	b.n	8018014 <phpalI14443p4_Sw_Exchange+0x3fc>
        }
        /* Else bail out on error */
        else
        {
            PH_CHECK_SUCCESS(status);
 801800a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801800c:	2b00      	cmp	r3, #0
 801800e:	d001      	beq.n	8018014 <phpalI14443p4_Sw_Exchange+0x3fc>
 8018010:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8018012:	e16f      	b.n	80182f4 <phpalI14443p4_Sw_Exchange+0x6dc>
        }

        /* Retransmission in progress */
        if (0U != (pDataParams->bStateNow & PHPAL_I14443P4_SW_STATE_RETRANSMIT_BIT))
 8018014:	68fb      	ldr	r3, [r7, #12]
 8018016:	7a1b      	ldrb	r3, [r3, #8]
 8018018:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801801c:	2b00      	cmp	r3, #0
 801801e:	d039      	beq.n	8018094 <phpalI14443p4_Sw_Exchange+0x47c>
        {
            /* Increment Retransmit RetryCount */
            ++bRetryCountRetransmit;
 8018020:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8018024:	3301      	adds	r3, #1
 8018026:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

            /* Restore internal TxBuffer. */
            /* Neccessary in case RxBuffer and TxBuffer are the same. */
            if (wTxBufferLen > 0U)
 801802a:	8b7b      	ldrh	r3, [r7, #26]
 801802c:	2b00      	cmp	r3, #0
 801802e:	d029      	beq.n	8018084 <phpalI14443p4_Sw_Exchange+0x46c>
            {
                /* restore PCB byte */
                PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_TXBUFFER_OFFSET, 0x00));
 8018030:	68fb      	ldr	r3, [r7, #12]
 8018032:	685b      	ldr	r3, [r3, #4]
 8018034:	2200      	movs	r2, #0
 8018036:	212f      	movs	r1, #47	@ 0x2f
 8018038:	4618      	mov	r0, r3
 801803a:	f7f8 fa7d 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 801803e:	4603      	mov	r3, r0
 8018040:	863b      	strh	r3, [r7, #48]	@ 0x30
 8018042:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8018044:	2b00      	cmp	r3, #0
 8018046:	d001      	beq.n	801804c <phpalI14443p4_Sw_Exchange+0x434>
 8018048:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 801804a:	e153      	b.n	80182f4 <phpalI14443p4_Sw_Exchange+0x6dc>
                PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_TXBUFFER, wPcb));
 801804c:	68fb      	ldr	r3, [r7, #12]
 801804e:	685b      	ldr	r3, [r3, #4]
 8018050:	8b3a      	ldrh	r2, [r7, #24]
 8018052:	2134      	movs	r1, #52	@ 0x34
 8018054:	4618      	mov	r0, r3
 8018056:	f7f8 fa6f 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 801805a:	4603      	mov	r3, r0
 801805c:	863b      	strh	r3, [r7, #48]	@ 0x30
 801805e:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8018060:	2b00      	cmp	r3, #0
 8018062:	d001      	beq.n	8018068 <phpalI14443p4_Sw_Exchange+0x450>
 8018064:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8018066:	e145      	b.n	80182f4 <phpalI14443p4_Sw_Exchange+0x6dc>

                /* restore TxBufferLen */
                PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 8018068:	68fb      	ldr	r3, [r7, #12]
 801806a:	685b      	ldr	r3, [r3, #4]
 801806c:	8b7a      	ldrh	r2, [r7, #26]
 801806e:	2133      	movs	r1, #51	@ 0x33
 8018070:	4618      	mov	r0, r3
 8018072:	f7f8 fa61 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 8018076:	4603      	mov	r3, r0
 8018078:	863b      	strh	r3, [r7, #48]	@ 0x30
 801807a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 801807c:	2b00      	cmp	r3, #0
 801807e:	d001      	beq.n	8018084 <phpalI14443p4_Sw_Exchange+0x46c>
 8018080:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8018082:	e137      	b.n	80182f4 <phpalI14443p4_Sw_Exchange+0x6dc>
                    PHHAL_HW_CONFIG_TXBUFFER_LENGTH,
                    wTxBufferLen));
            }

            /* Clear retransmission bit */
            pDataParams->bStateNow &= (uint8_t)~(uint8_t)PHPAL_I14443P4_SW_STATE_RETRANSMIT_BIT;
 8018084:	68fb      	ldr	r3, [r7, #12]
 8018086:	7a1b      	ldrb	r3, [r3, #8]
 8018088:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801808c:	b2da      	uxtb	r2, r3
 801808e:	68fb      	ldr	r3, [r7, #12]
 8018090:	721a      	strb	r2, [r3, #8]
 8018092:	e026      	b.n	80180e2 <phpalI14443p4_Sw_Exchange+0x4ca>
        }
        /* No retransmission in progress */
        else
        {
            /* Reset Retransmit RetryCount */
            bRetryCountRetransmit = 0;
 8018094:	2300      	movs	r3, #0
 8018096:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

            /* Chaining is active */
            if (pDataParams->bStateNow == (PHPAL_I14443P4_SW_STATE_I_BLOCK_TX | PHPAL_I14443P4_SW_STATE_CHAINING_BIT))
 801809a:	68fb      	ldr	r3, [r7, #12]
 801809c:	7a1b      	ldrb	r3, [r3, #8]
 801809e:	2b81      	cmp	r3, #129	@ 0x81
 80180a0:	d111      	bne.n	80180c6 <phpalI14443p4_Sw_Exchange+0x4ae>
            {
                /* Bytes to send cannot be less than sent bytes */
                if (wTxLength < wInfLength)
 80180a2:	893a      	ldrh	r2, [r7, #8]
 80180a4:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80180a6:	429a      	cmp	r2, r3
 80180a8:	d202      	bcs.n	80180b0 <phpalI14443p4_Sw_Exchange+0x498>
                {
                    return PH_ADD_COMPCODE_FIXED(PH_ERR_INTERNAL_ERROR, PH_COMP_PAL_ISO14443P4);
 80180aa:	f240 637f 	movw	r3, #1663	@ 0x67f
 80180ae:	e121      	b.n	80182f4 <phpalI14443p4_Sw_Exchange+0x6dc>
                }

                /* Remove sent bytes from TxBuffer */
                pTxBuffer = pTxBuffer + wInfLength;
 80180b0:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80180b2:	687a      	ldr	r2, [r7, #4]
 80180b4:	4413      	add	r3, r2
 80180b6:	607b      	str	r3, [r7, #4]

                /* below if condition is added to make QAC compliant  */
                if(wTxLength > 0U)
 80180b8:	893b      	ldrh	r3, [r7, #8]
 80180ba:	2b00      	cmp	r3, #0
 80180bc:	d003      	beq.n	80180c6 <phpalI14443p4_Sw_Exchange+0x4ae>
                {
                    wTxLength = wTxLength - wInfLength;
 80180be:	893a      	ldrh	r2, [r7, #8]
 80180c0:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80180c2:	1ad3      	subs	r3, r2, r3
 80180c4:	813b      	strh	r3, [r7, #8]
                }
            }

            /* Buffered / TxChaining mode -> finished after sending */
            if ((wTxLength == 0U) &&
 80180c6:	893b      	ldrh	r3, [r7, #8]
 80180c8:	2b00      	cmp	r3, #0
 80180ca:	d10a      	bne.n	80180e2 <phpalI14443p4_Sw_Exchange+0x4ca>
                (
                ((wOption & PH_EXCHANGE_BUFFERED_BIT) > 0U) ||
 80180cc:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
            if ((wTxLength == 0U) &&
 80180d0:	2b00      	cmp	r3, #0
 80180d2:	db04      	blt.n	80180de <phpalI14443p4_Sw_Exchange+0x4c6>
                ((wOption & PH_EXCHANGE_MODE_MASK) == PH_EXCHANGE_TXCHAINING)
 80180d4:	897b      	ldrh	r3, [r7, #10]
 80180d6:	f003 030f 	and.w	r3, r3, #15
                ((wOption & PH_EXCHANGE_BUFFERED_BIT) > 0U) ||
 80180da:	2b01      	cmp	r3, #1
 80180dc:	d101      	bne.n	80180e2 <phpalI14443p4_Sw_Exchange+0x4ca>
                ))
            {
                return PH_ERR_SUCCESS;
 80180de:	2300      	movs	r3, #0
 80180e0:	e108      	b.n	80182f4 <phpalI14443p4_Sw_Exchange+0x6dc>
            }
        }
    }
    /* Loop as long as the state does not transit to RX mode */
    while ((pDataParams->bStateNow & PHPAL_I14443P4_SW_STATE_MASK) != PHPAL_I14443P4_SW_STATE_I_BLOCK_RX);
 80180e2:	68fb      	ldr	r3, [r7, #12]
 80180e4:	7a1b      	ldrb	r3, [r3, #8]
 80180e6:	f003 030f 	and.w	r3, r3, #15
 80180ea:	2b02      	cmp	r3, #2
 80180ec:	f47f ae10 	bne.w	8017d10 <phpalI14443p4_Sw_Exchange+0xf8>

    /* Overlap PCB */
    wRxOverlappedLen = 1;
 80180f0:	2301      	movs	r3, #1
 80180f2:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* Overlap CID */
    if (0u != ((*ppRxBuffer)[PHPAL_I14443P4_SW_PCB_POS] & PHPAL_I14443P4_SW_PCB_CID_FOLLOWING))
 80180f4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80180f6:	681b      	ldr	r3, [r3, #0]
 80180f8:	781b      	ldrb	r3, [r3, #0]
 80180fa:	f003 0308 	and.w	r3, r3, #8
 80180fe:	2b00      	cmp	r3, #0
 8018100:	d002      	beq.n	8018108 <phpalI14443p4_Sw_Exchange+0x4f0>
    {
        wRxOverlappedLen++;
 8018102:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8018104:	3301      	adds	r3, #1
 8018106:	877b      	strh	r3, [r7, #58]	@ 0x3a
    }

    /* Overlap NAD */
    if (0u != ((*ppRxBuffer)[PHPAL_I14443P4_SW_PCB_POS] & PHPAL_I14443P4_SW_PCB_NAD_FOLLOWING))
 8018108:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801810a:	681b      	ldr	r3, [r3, #0]
 801810c:	781b      	ldrb	r3, [r3, #0]
 801810e:	f003 0304 	and.w	r3, r3, #4
 8018112:	2b00      	cmp	r3, #0
 8018114:	d002      	beq.n	801811c <phpalI14443p4_Sw_Exchange+0x504>
    {
        wRxOverlappedLen++;
 8018116:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8018118:	3301      	adds	r3, #1
 801811a:	877b      	strh	r3, [r7, #58]	@ 0x3a
    }

    /* Reset RxStartPos */
    wRxStartPos = 0;
 801811c:	2300      	movs	r3, #0
 801811e:	873b      	strh	r3, [r7, #56]	@ 0x38
    /*      I-BLOCK RECEPTION LOOP      */
    /* ******************************** */
    do
    {
        /* Only allow receive state at this point */
        if ((pDataParams->bStateNow & PHPAL_I14443P4_SW_STATE_MASK) != PHPAL_I14443P4_SW_STATE_I_BLOCK_RX)
 8018120:	68fb      	ldr	r3, [r7, #12]
 8018122:	7a1b      	ldrb	r3, [r3, #8]
 8018124:	f003 030f 	and.w	r3, r3, #15
 8018128:	2b02      	cmp	r3, #2
 801812a:	d002      	beq.n	8018132 <phpalI14443p4_Sw_Exchange+0x51a>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INTERNAL_ERROR, PH_COMP_PAL_ISO14443P4);
 801812c:	f240 637f 	movw	r3, #1663	@ 0x67f
 8018130:	e0e0      	b.n	80182f4 <phpalI14443p4_Sw_Exchange+0x6dc>
        }

        /* Rule 2, ISO/IEC 14443-4:2008(E), PICC chaining */
        if (0U != (pDataParams->bStateNow & PHPAL_I14443P4_SW_STATE_CHAINING_BIT))
 8018132:	68fb      	ldr	r3, [r7, #12]
 8018134:	7a1b      	ldrb	r3, [r3, #8]
 8018136:	b25b      	sxtb	r3, r3
 8018138:	2b00      	cmp	r3, #0
 801813a:	f280 80ae 	bge.w	801829a <phpalI14443p4_Sw_Exchange+0x682>
        {
            /* Skip overlapping / SUCCESS_CHAINING checks in case of BufferOverflow */
            if (0U == (bBufferOverflow))
 801813e:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8018142:	2b00      	cmp	r3, #0
 8018144:	d139      	bne.n	80181ba <phpalI14443p4_Sw_Exchange+0x5a2>
            {
                /* This is first chained response */
                if (wRxStartPos == 0U)
 8018146:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8018148:	2b00      	cmp	r3, #0
 801814a:	d106      	bne.n	801815a <phpalI14443p4_Sw_Exchange+0x542>
                {
                    /* Special NAD chaining handling */
                    /* 7.1.1.3 c), ISO/IEC 14443-4:2008(E), "During chaining the NAD shall only be transmitted in the first block of chain." */
                    if (0U != (pDataParams->bNadEnabled))
 801814c:	68fb      	ldr	r3, [r7, #12]
 801814e:	7adb      	ldrb	r3, [r3, #11]
 8018150:	2b00      	cmp	r3, #0
 8018152:	d002      	beq.n	801815a <phpalI14443p4_Sw_Exchange+0x542>
                    {
                        --wRxOverlappedLen;
 8018154:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8018156:	3b01      	subs	r3, #1
 8018158:	877b      	strh	r3, [r7, #58]	@ 0x3a
                    }
                }

                /* Backup overlapped bytes */
                (void)memcpy(bRxOverlapped, &(*ppRxBuffer)[((*pRxLength) - wRxOverlappedLen)], wRxOverlappedLen);
 801815a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801815c:	681b      	ldr	r3, [r3, #0]
 801815e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8018160:	8812      	ldrh	r2, [r2, #0]
 8018162:	4611      	mov	r1, r2
 8018164:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8018166:	1a8a      	subs	r2, r1, r2
 8018168:	1899      	adds	r1, r3, r2
 801816a:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 801816c:	f107 0320 	add.w	r3, r7, #32
 8018170:	4618      	mov	r0, r3
 8018172:	f00a fade 	bl	8022732 <memcpy>

                /* Calculate RxBuffer Start Position */
                wRxStartPos = (*pRxLength) - wRxOverlappedLen;
 8018176:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8018178:	881a      	ldrh	r2, [r3, #0]
 801817a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801817c:	1ad3      	subs	r3, r2, r3
 801817e:	873b      	strh	r3, [r7, #56]	@ 0x38

                /* Skip SUCCESS_CHAINING check for RXCHAINING_BUFSIZE mode */
                if ((wOption & PH_EXCHANGE_MODE_MASK) != PH_EXCHANGE_RXCHAINING_BUFSIZE)
 8018180:	897b      	ldrh	r3, [r7, #10]
 8018182:	f003 030f 	and.w	r3, r3, #15
 8018186:	2b03      	cmp	r3, #3
 8018188:	d017      	beq.n	80181ba <phpalI14443p4_Sw_Exchange+0x5a2>
                {
                    /* Return with chaining status if the next chain may not fit into our buffer */
                    if ((*pRxLength + wMaxPcdFrameSize) > wRxBufferSize)
 801818a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801818c:	881b      	ldrh	r3, [r3, #0]
 801818e:	461a      	mov	r2, r3
 8018190:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8018192:	4413      	add	r3, r2
 8018194:	8bfa      	ldrh	r2, [r7, #30]
 8018196:	4293      	cmp	r3, r2
 8018198:	dd0f      	ble.n	80181ba <phpalI14443p4_Sw_Exchange+0x5a2>
                    {
                        /* Adjust RxBuffer position */
                        (*ppRxBuffer) = (*ppRxBuffer) + wRxOverlappedLen;
 801819a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801819c:	681a      	ldr	r2, [r3, #0]
 801819e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80181a0:	441a      	add	r2, r3
 80181a2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80181a4:	601a      	str	r2, [r3, #0]
                        *pRxLength = *pRxLength - wRxOverlappedLen;
 80181a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80181a8:	881a      	ldrh	r2, [r3, #0]
 80181aa:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80181ac:	1ad3      	subs	r3, r2, r3
 80181ae:	b29a      	uxth	r2, r3
 80181b0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80181b2:	801a      	strh	r2, [r3, #0]

                        return PH_ADD_COMPCODE_FIXED(PH_ERR_SUCCESS_CHAINING, PH_COMP_PAL_ISO14443P4);
 80181b4:	f240 6371 	movw	r3, #1649	@ 0x671
 80181b8:	e09c      	b.n	80182f4 <phpalI14443p4_Sw_Exchange+0x6dc>
                    }
                }
            }

            /* Set RxBuffer Start Position */
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 80181ba:	68fb      	ldr	r3, [r7, #12]
 80181bc:	685b      	ldr	r3, [r3, #4]
 80181be:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 80181c0:	2130      	movs	r1, #48	@ 0x30
 80181c2:	4618      	mov	r0, r3
 80181c4:	f7f8 f9b8 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 80181c8:	4603      	mov	r3, r0
 80181ca:	863b      	strh	r3, [r7, #48]	@ 0x30
 80181cc:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80181ce:	2b00      	cmp	r3, #0
 80181d0:	d001      	beq.n	80181d6 <phpalI14443p4_Sw_Exchange+0x5be>
 80181d2:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80181d4:	e08e      	b.n	80182f4 <phpalI14443p4_Sw_Exchange+0x6dc>
                pDataParams->pHalDataParams,
                PHHAL_HW_CONFIG_RXBUFFER_STARTPOS,
                wRxStartPos));

            /* Prepare R(ACK) frame */
            PH_CHECK_SUCCESS_FCT(statusTmp, phpalI14443p4_Sw_BuildRBlock(
 80181d6:	68fb      	ldr	r3, [r7, #12]
 80181d8:	7a58      	ldrb	r0, [r3, #9]
 80181da:	68fb      	ldr	r3, [r7, #12]
 80181dc:	7a99      	ldrb	r1, [r3, #10]
 80181de:	68fb      	ldr	r3, [r7, #12]
 80181e0:	7c1a      	ldrb	r2, [r3, #16]
 80181e2:	f107 0326 	add.w	r3, r7, #38	@ 0x26
 80181e6:	9301      	str	r3, [sp, #4]
 80181e8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80181ec:	9300      	str	r3, [sp, #0]
 80181ee:	2301      	movs	r3, #1
 80181f0:	f000 fd70 	bl	8018cd4 <phpalI14443p4_Sw_BuildRBlock>
 80181f4:	4603      	mov	r3, r0
 80181f6:	863b      	strh	r3, [r7, #48]	@ 0x30
 80181f8:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80181fa:	2b00      	cmp	r3, #0
 80181fc:	d001      	beq.n	8018202 <phpalI14443p4_Sw_Exchange+0x5ea>
 80181fe:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8018200:	e078      	b.n	80182f4 <phpalI14443p4_Sw_Exchange+0x6dc>
                1,
                bIsoFrame,
                &wIsoFrameLen));

            /* Perform Exchange using complete ISO handling */
            status = phpalI14443p4_Sw_IsoHandling(
 8018202:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8018204:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8018208:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 801820a:	9202      	str	r2, [sp, #8]
 801820c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801820e:	9201      	str	r2, [sp, #4]
 8018210:	9300      	str	r3, [sp, #0]
 8018212:	460b      	mov	r3, r1
 8018214:	2200      	movs	r2, #0
 8018216:	2100      	movs	r1, #0
 8018218:	68f8      	ldr	r0, [r7, #12]
 801821a:	f000 f86f 	bl	80182fc <phpalI14443p4_Sw_IsoHandling>
 801821e:	4603      	mov	r3, r0
 8018220:	87fb      	strh	r3, [r7, #62]	@ 0x3e
                wIsoFrameLen,
                ppRxBuffer,
                pRxLength);

            /* Complete chaining if buffer is full */
            if (((status & PH_ERR_MASK) == PH_ERR_BUFFER_OVERFLOW) &&
 8018222:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8018224:	b2db      	uxtb	r3, r3
 8018226:	2b04      	cmp	r3, #4
 8018228:	d111      	bne.n	801824e <phpalI14443p4_Sw_Exchange+0x636>
                ((wOption & PH_EXCHANGE_MODE_MASK) == PH_EXCHANGE_RXCHAINING_BUFSIZE))
 801822a:	897b      	ldrh	r3, [r7, #10]
 801822c:	f003 030f 	and.w	r3, r3, #15
            if (((status & PH_ERR_MASK) == PH_ERR_BUFFER_OVERFLOW) &&
 8018230:	2b03      	cmp	r3, #3
 8018232:	d10c      	bne.n	801824e <phpalI14443p4_Sw_Exchange+0x636>
            {
                /* Reset wRxStartPos */
                wRxStartPos = 0;
 8018234:	2300      	movs	r3, #0
 8018236:	873b      	strh	r3, [r7, #56]	@ 0x38

                /* Indicate Buffer Overflow */
                bBufferOverflow = 1;
 8018238:	2301      	movs	r3, #1
 801823a:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d

                /* Toggle Blocknumber */
                pDataParams->bPcbBlockNum ^= PHPAL_I14443P4_SW_PCB_BLOCKNR;
 801823e:	68fb      	ldr	r3, [r7, #12]
 8018240:	7c1b      	ldrb	r3, [r3, #16]
 8018242:	f083 0301 	eor.w	r3, r3, #1
 8018246:	b2da      	uxtb	r2, r3
 8018248:	68fb      	ldr	r3, [r7, #12]
 801824a:	741a      	strb	r2, [r3, #16]
 801824c:	e04c      	b.n	80182e8 <phpalI14443p4_Sw_Exchange+0x6d0>
            }
            /* Default behaviour */
            else
            {
                /* In case of buffer overflow error from HAL, reset the HAL Rx Buffer Start position */
                if ((pDataParams->bOpeMode != RD_LIB_MODE_ISO) && ((status & PH_ERR_MASK) == PH_ERR_BUFFER_OVERFLOW))
 801824e:	68fb      	ldr	r3, [r7, #12]
 8018250:	7c9b      	ldrb	r3, [r3, #18]
 8018252:	2b03      	cmp	r3, #3
 8018254:	d011      	beq.n	801827a <phpalI14443p4_Sw_Exchange+0x662>
 8018256:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8018258:	b2db      	uxtb	r3, r3
 801825a:	2b04      	cmp	r3, #4
 801825c:	d10d      	bne.n	801827a <phpalI14443p4_Sw_Exchange+0x662>
                {
                    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_RXBUFFER_STARTPOS, 0));
 801825e:	68fb      	ldr	r3, [r7, #12]
 8018260:	685b      	ldr	r3, [r3, #4]
 8018262:	2200      	movs	r2, #0
 8018264:	2130      	movs	r1, #48	@ 0x30
 8018266:	4618      	mov	r0, r3
 8018268:	f7f8 f966 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 801826c:	4603      	mov	r3, r0
 801826e:	863b      	strh	r3, [r7, #48]	@ 0x30
 8018270:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8018272:	2b00      	cmp	r3, #0
 8018274:	d001      	beq.n	801827a <phpalI14443p4_Sw_Exchange+0x662>
 8018276:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8018278:	e03c      	b.n	80182f4 <phpalI14443p4_Sw_Exchange+0x6dc>
                }
                /* Bail out on error */
                PH_CHECK_SUCCESS(status);
 801827a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801827c:	2b00      	cmp	r3, #0
 801827e:	d001      	beq.n	8018284 <phpalI14443p4_Sw_Exchange+0x66c>
 8018280:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8018282:	e037      	b.n	80182f4 <phpalI14443p4_Sw_Exchange+0x6dc>

                /* Restore overlapped INF bytes */
                (void)memcpy(&(*ppRxBuffer)[wRxStartPos], bRxOverlapped, wRxOverlappedLen); /* PRQA S 3354 */
 8018284:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8018286:	681a      	ldr	r2, [r3, #0]
 8018288:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 801828a:	4413      	add	r3, r2
 801828c:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 801828e:	f107 0120 	add.w	r1, r7, #32
 8018292:	4618      	mov	r0, r3
 8018294:	f00a fa4d 	bl	8022732 <memcpy>
 8018298:	e026      	b.n	80182e8 <phpalI14443p4_Sw_Exchange+0x6d0>
        }
        /* No chaining -> reception finished */
        else
        {
            /* Return data */
            if (0U == (bBufferOverflow))
 801829a:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 801829e:	2b00      	cmp	r3, #0
 80182a0:	d119      	bne.n	80182d6 <phpalI14443p4_Sw_Exchange+0x6be>
            {
                /* Special NAD chaining handling */
                /* 7.1.1.3 c), ISO/IEC 14443-4:2008(E), "During chaining the NAD shall only be transmitted in the first block of chain." */
                if ((wRxStartPos > 0U) && (pDataParams->bNadEnabled > 0U))
 80182a2:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80182a4:	2b00      	cmp	r3, #0
 80182a6:	d006      	beq.n	80182b6 <phpalI14443p4_Sw_Exchange+0x69e>
 80182a8:	68fb      	ldr	r3, [r7, #12]
 80182aa:	7adb      	ldrb	r3, [r3, #11]
 80182ac:	2b00      	cmp	r3, #0
 80182ae:	d002      	beq.n	80182b6 <phpalI14443p4_Sw_Exchange+0x69e>
                {
                    ++wRxOverlappedLen;
 80182b0:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80182b2:	3301      	adds	r3, #1
 80182b4:	877b      	strh	r3, [r7, #58]	@ 0x3a
                }

                /* Do not return protocol bytes, advance to INF field */
                (*ppRxBuffer) = (*ppRxBuffer) + wRxOverlappedLen;
 80182b6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80182b8:	681a      	ldr	r2, [r3, #0]
 80182ba:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80182bc:	441a      	add	r2, r3
 80182be:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80182c0:	601a      	str	r2, [r3, #0]
                *pRxLength = *pRxLength - wRxOverlappedLen;
 80182c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80182c4:	881a      	ldrh	r2, [r3, #0]
 80182c6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80182c8:	1ad3      	subs	r3, r2, r3
 80182ca:	b29a      	uxth	r2, r3
 80182cc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80182ce:	801a      	strh	r2, [r3, #0]
                /* Reception successful */
                status = PH_ERR_SUCCESS;
 80182d0:	2300      	movs	r3, #0
 80182d2:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80182d4:	e005      	b.n	80182e2 <phpalI14443p4_Sw_Exchange+0x6ca>
            }
            /* do not return any data in case of Buffer Overflow */
            else
            {
                *pRxLength = 0;
 80182d6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80182d8:	2200      	movs	r2, #0
 80182da:	801a      	strh	r2, [r3, #0]
                status = PH_ADD_COMPCODE_FIXED(PH_ERR_BUFFER_OVERFLOW, PH_COMP_PAL_ISO14443P4);
 80182dc:	f240 6304 	movw	r3, #1540	@ 0x604
 80182e0:	87fb      	strh	r3, [r7, #62]	@ 0x3e
            }

            /* Reception finished */
            pDataParams->bStateNow = PHPAL_I14443P4_SW_STATE_FINISHED;
 80182e2:	68fb      	ldr	r3, [r7, #12]
 80182e4:	220f      	movs	r2, #15
 80182e6:	721a      	strb	r2, [r3, #8]
        }
    }
    while (pDataParams->bStateNow != PHPAL_I14443P4_SW_STATE_FINISHED);
 80182e8:	68fb      	ldr	r3, [r7, #12]
 80182ea:	7a1b      	ldrb	r3, [r3, #8]
 80182ec:	2b0f      	cmp	r3, #15
 80182ee:	f47f af17 	bne.w	8018120 <phpalI14443p4_Sw_Exchange+0x508>

    return status;
 80182f2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
}
 80182f4:	4618      	mov	r0, r3
 80182f6:	3744      	adds	r7, #68	@ 0x44
 80182f8:	46bd      	mov	sp, r7
 80182fa:	bdf0      	pop	{r4, r5, r6, r7, pc}

080182fc <phpalI14443p4_Sw_IsoHandling>:
                                        uint8_t * pTxBuffer,
                                        uint16_t wTxLength,
                                        uint8_t ** ppRxBuffer,
                                        uint16_t * pRxLength
                                        )
{
 80182fc:	b590      	push	{r4, r7, lr}
 80182fe:	b091      	sub	sp, #68	@ 0x44
 8018300:	af02      	add	r7, sp, #8
 8018302:	60f8      	str	r0, [r7, #12]
 8018304:	607b      	str	r3, [r7, #4]
 8018306:	460b      	mov	r3, r1
 8018308:	817b      	strh	r3, [r7, #10]
 801830a:	4613      	mov	r3, r2
 801830c:	727b      	strb	r3, [r7, #9]
    phStatus_t  PH_MEMLOC_REM status = PH_ERR_SUCCESS;
 801830e:	2300      	movs	r3, #0
 8018310:	86fb      	strh	r3, [r7, #54]	@ 0x36
    phStatus_t  PH_MEMLOC_REM statusBkUp = PH_ERR_SUCCESS;
 8018312:	2300      	movs	r3, #0
 8018314:	847b      	strh	r3, [r7, #34]	@ 0x22
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_MEMLOC_REM bIsoFrame[3];
    uint8_t *   PH_MEMLOC_REM pResp = NULL;
 8018316:	2300      	movs	r3, #0
 8018318:	61fb      	str	r3, [r7, #28]
    uint16_t    PH_MEMLOC_REM wRespLen = 0;
 801831a:	2300      	movs	r3, #0
 801831c:	837b      	strh	r3, [r7, #26]
    uint16_t    PH_MEMLOC_REM wRxBufferStartPos;
    uint8_t     PH_MEMLOC_REM bInvalidBlock;
    uint8_t     PH_MEMLOC_REM bResponseReceived;
    uint8_t     PH_MEMLOC_REM bWtxm = 0;
 801831e:	2300      	movs	r3, #0
 8018320:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    uint8_t     PH_MEMLOC_REM bCheckNad;
    uint32_t    PH_MEMLOC_REM dwTimeout;
    uint32_t    PH_MEMLOC_REM dwTimeoutMax = PHPAL_I14443P4_SW_FWT_MAX_US;
 8018324:	4b99      	ldr	r3, [pc, #612]	@ (801858c <phpalI14443p4_Sw_IsoHandling+0x290>)
 8018326:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint16_t    PH_MEMLOC_REM wTimeoutPrev = 0;
 8018328:	2300      	movs	r3, #0
 801832a:	823b      	strh	r3, [r7, #16]
    uint8_t     PH_MEMLOC_REM bTimeoutInMs = 0;
 801832c:	2300      	movs	r3, #0
 801832e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    uint8_t     bNAKCount = 0;
 8018332:	2300      	movs	r3, #0
 8018334:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    uint8_t     bACKCount = 0;
 8018338:	2300      	movs	r3, #0
 801833a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

    /* Buffered Exchange is not allowed here */
    if (0U != (wOption & PH_EXCHANGE_BUFFERED_BIT))
 801833e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8018342:	2b00      	cmp	r3, #0
 8018344:	da02      	bge.n	801834c <phpalI14443p4_Sw_IsoHandling+0x50>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INTERNAL_ERROR, PH_COMP_PAL_ISO14443P4);
 8018346:	f240 637f 	movw	r3, #1663	@ 0x67f
 801834a:	e362      	b.n	8018a12 <phpalI14443p4_Sw_IsoHandling+0x716>
    }

    /* Ignore custom modes */
    wOption &= (uint16_t)~(uint16_t)PH_EXCHANGE_MODE_MASK;
 801834c:	897b      	ldrh	r3, [r7, #10]
 801834e:	f023 030f 	bic.w	r3, r3, #15
 8018352:	817b      	strh	r3, [r7, #10]

    /* Reset response received flag */
    bResponseReceived = 0;
 8018354:	2300      	movs	r3, #0
 8018356:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Loops in case of an error */
    do
    {
        /* WTX Timeout - set temporary FWT */
        if (bWtxm > 0U)
 801835a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 801835e:	2b00      	cmp	r3, #0
 8018360:	f000 8081 	beq.w	8018466 <phpalI14443p4_Sw_IsoHandling+0x16a>
        {
            /* Retrieve current timeout */
            status = phhalHw_GetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_TIMEOUT_VALUE_US, &wTimeoutPrev);
 8018364:	68fb      	ldr	r3, [r7, #12]
 8018366:	685b      	ldr	r3, [r3, #4]
 8018368:	f107 0210 	add.w	r2, r7, #16
 801836c:	210d      	movs	r1, #13
 801836e:	4618      	mov	r0, r3
 8018370:	f7f9 fd30 	bl	8011dd4 <phhalHw_Pn5180_GetConfig>
 8018374:	4603      	mov	r3, r0
 8018376:	86fb      	strh	r3, [r7, #54]	@ 0x36

            /* Timeout is out of range, retrieve it in milliseconds */
            if ((status & PH_ERR_MASK) == PH_ERR_PARAMETER_OVERFLOW)
 8018378:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801837a:	b2db      	uxtb	r3, r3
 801837c:	2b22      	cmp	r3, #34	@ 0x22
 801837e:	d112      	bne.n	80183a6 <phpalI14443p4_Sw_IsoHandling+0xaa>
            {
                PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_GetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_TIMEOUT_VALUE_MS, &wTimeoutPrev));
 8018380:	68fb      	ldr	r3, [r7, #12]
 8018382:	685b      	ldr	r3, [r3, #4]
 8018384:	f107 0210 	add.w	r2, r7, #16
 8018388:	210e      	movs	r1, #14
 801838a:	4618      	mov	r0, r3
 801838c:	f7f9 fd22 	bl	8011dd4 <phhalHw_Pn5180_GetConfig>
 8018390:	4603      	mov	r3, r0
 8018392:	833b      	strh	r3, [r7, #24]
 8018394:	8b3b      	ldrh	r3, [r7, #24]
 8018396:	2b00      	cmp	r3, #0
 8018398:	d001      	beq.n	801839e <phpalI14443p4_Sw_IsoHandling+0xa2>
 801839a:	8b3b      	ldrh	r3, [r7, #24]
 801839c:	e339      	b.n	8018a12 <phpalI14443p4_Sw_IsoHandling+0x716>
                bTimeoutInMs = 1;
 801839e:	2301      	movs	r3, #1
 80183a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80183a4:	e007      	b.n	80183b6 <phpalI14443p4_Sw_IsoHandling+0xba>
            }
            else
            {
                PH_CHECK_SUCCESS(status);
 80183a6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80183a8:	2b00      	cmp	r3, #0
 80183aa:	d001      	beq.n	80183b0 <phpalI14443p4_Sw_IsoHandling+0xb4>
 80183ac:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80183ae:	e330      	b.n	8018a12 <phpalI14443p4_Sw_IsoHandling+0x716>
                bTimeoutInMs = 0;
 80183b0:	2300      	movs	r3, #0
 80183b2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }

            /* Calculate temporary WTX timeout */
            if(pDataParams->bOpeMode == RD_LIB_MODE_ISO)
 80183b6:	68fb      	ldr	r3, [r7, #12]
 80183b8:	7c9b      	ldrb	r3, [r3, #18]
 80183ba:	2b03      	cmp	r3, #3
 80183bc:	d10c      	bne.n	80183d8 <phpalI14443p4_Sw_IsoHandling+0xdc>
            {
                dwTimeout = (((uint32_t)PHPAL_I14443P4_SW_FWT_MIN_US * ((uint32_t)1U << pDataParams->bFwi)) * (uint32_t)bWtxm) +
 80183be:	68fb      	ldr	r3, [r7, #12]
 80183c0:	7b5b      	ldrb	r3, [r3, #13]
 80183c2:	461a      	mov	r2, r3
 80183c4:	f44f 7397 	mov.w	r3, #302	@ 0x12e
 80183c8:	4093      	lsls	r3, r2
 80183ca:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80183ce:	fb02 f303 	mul.w	r3, r2, r3
 80183d2:	333c      	adds	r3, #60	@ 0x3c
 80183d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80183d6:	e018      	b.n	801840a <phpalI14443p4_Sw_IsoHandling+0x10e>
                            (uint32_t)PHPAL_I14443P4_EXT_TIME_US;
            }
            else
            {
                /* As per Digital Spec V1.1 req 15.3.2.1, NFC Forum Device SHALL wait at least FWTtemp + delta FWTT4AT for a Response */
                dwTimeout = (((uint32_t)PHPAL_I14443P4_SW_FWT_MIN_US * ((uint32_t)1U << pDataParams->bFwi)) * (uint32_t)bWtxm) +
 80183d8:	68fb      	ldr	r3, [r7, #12]
 80183da:	7b5b      	ldrb	r3, [r3, #13]
 80183dc:	461a      	mov	r2, r3
 80183de:	f44f 7397 	mov.w	r3, #302	@ 0x12e
 80183e2:	4093      	lsls	r3, r2
 80183e4:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80183e8:	fb02 f303 	mul.w	r3, r2, r3
 80183ec:	f603 6329 	addw	r3, r3, #3625	@ 0xe29
 80183f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
                            (uint32_t)PHPAL_I14443P4_SW_DELTA_FWT_US;

                dwTimeoutMax = PHPAL_I14443P4_SW_NFC_FWT_MAX_US;
 80183f2:	4b67      	ldr	r3, [pc, #412]	@ (8018590 <phpalI14443p4_Sw_IsoHandling+0x294>)
 80183f4:	62bb      	str	r3, [r7, #40]	@ 0x28

                if(pDataParams->bOpeMode == RD_LIB_MODE_EMVCO)
 80183f6:	68fb      	ldr	r3, [r7, #12]
 80183f8:	7c9b      	ldrb	r3, [r3, #18]
 80183fa:	2b01      	cmp	r3, #1
 80183fc:	d105      	bne.n	801840a <phpalI14443p4_Sw_IsoHandling+0x10e>
                {
                    dwTimeout += (uint32_t)PHPAL_I14443P4_SW_DELTA_TPCD_US;
 80183fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018400:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8018404:	62fb      	str	r3, [r7, #44]	@ 0x2c

                    dwTimeoutMax = PHPAL_I14443P4_SW_EMVCO_FWT_MAX_US;
 8018406:	4b63      	ldr	r3, [pc, #396]	@ (8018594 <phpalI14443p4_Sw_IsoHandling+0x298>)
 8018408:	62bb      	str	r3, [r7, #40]	@ 0x28
                }
            }

            /* Limit timeout to FWT max */
            if (dwTimeout > dwTimeoutMax)
 801840a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801840c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801840e:	429a      	cmp	r2, r3
 8018410:	d901      	bls.n	8018416 <phpalI14443p4_Sw_IsoHandling+0x11a>
            {
                dwTimeout = dwTimeoutMax;
 8018412:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018414:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            /* Set temporary WTX timeout */
            if (dwTimeout > 0xFFFFU)
 8018416:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018418:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801841c:	d314      	bcc.n	8018448 <phpalI14443p4_Sw_IsoHandling+0x14c>
            {
                PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_TIMEOUT_VALUE_MS, (uint16_t)((dwTimeout / 1000U) + 1U)));
 801841e:	68fb      	ldr	r3, [r7, #12]
 8018420:	6858      	ldr	r0, [r3, #4]
 8018422:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018424:	4a5c      	ldr	r2, [pc, #368]	@ (8018598 <phpalI14443p4_Sw_IsoHandling+0x29c>)
 8018426:	fba2 2303 	umull	r2, r3, r2, r3
 801842a:	099b      	lsrs	r3, r3, #6
 801842c:	b29b      	uxth	r3, r3
 801842e:	3301      	adds	r3, #1
 8018430:	b29b      	uxth	r3, r3
 8018432:	461a      	mov	r2, r3
 8018434:	210e      	movs	r1, #14
 8018436:	f7f8 f87f 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 801843a:	4603      	mov	r3, r0
 801843c:	833b      	strh	r3, [r7, #24]
 801843e:	8b3b      	ldrh	r3, [r7, #24]
 8018440:	2b00      	cmp	r3, #0
 8018442:	d010      	beq.n	8018466 <phpalI14443p4_Sw_IsoHandling+0x16a>
 8018444:	8b3b      	ldrh	r3, [r7, #24]
 8018446:	e2e4      	b.n	8018a12 <phpalI14443p4_Sw_IsoHandling+0x716>
            }
            else
            {
                PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_TIMEOUT_VALUE_US, (uint16_t)dwTimeout));
 8018448:	68fb      	ldr	r3, [r7, #12]
 801844a:	685b      	ldr	r3, [r3, #4]
 801844c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801844e:	b292      	uxth	r2, r2
 8018450:	210d      	movs	r1, #13
 8018452:	4618      	mov	r0, r3
 8018454:	f7f8 f870 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 8018458:	4603      	mov	r3, r0
 801845a:	833b      	strh	r3, [r7, #24]
 801845c:	8b3b      	ldrh	r3, [r7, #24]
 801845e:	2b00      	cmp	r3, #0
 8018460:	d001      	beq.n	8018466 <phpalI14443p4_Sw_IsoHandling+0x16a>
 8018462:	8b3b      	ldrh	r3, [r7, #24]
 8018464:	e2d5      	b.n	8018a12 <phpalI14443p4_Sw_IsoHandling+0x716>
            }
        }

        /* Call HAL exchange function */
        status = phhalHw_Exchange(
 8018466:	68fb      	ldr	r3, [r7, #12]
 8018468:	6858      	ldr	r0, [r3, #4]
 801846a:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 801846e:	8979      	ldrh	r1, [r7, #10]
 8018470:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018472:	9301      	str	r3, [sp, #4]
 8018474:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018476:	9300      	str	r3, [sp, #0]
 8018478:	4613      	mov	r3, r2
 801847a:	687a      	ldr	r2, [r7, #4]
 801847c:	f7f7 fca4 	bl	800fdc8 <phhalHw_Pn5180_Exchange>
 8018480:	4603      	mov	r3, r0
 8018482:	86fb      	strh	r3, [r7, #54]	@ 0x36
            wOption,
            pTxBuffer,
            wTxLength,
            ppRxBuffer,
            pRxLength);
        statusBkUp = status;
 8018484:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8018486:	847b      	strh	r3, [r7, #34]	@ 0x22

        /* Reset Exchange Option */
        wOption = PH_EXCHANGE_DEFAULT;
 8018488:	2300      	movs	r3, #0
 801848a:	817b      	strh	r3, [r7, #10]

        /* Reset transmission length */
        wTxLength = 0;
 801848c:	2300      	movs	r3, #0
 801848e:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48

        /* Status --> InvalidBlock mapping */
        if(pDataParams->bOpeMode == RD_LIB_MODE_EMVCO)
 8018492:	68fb      	ldr	r3, [r7, #12]
 8018494:	7c9b      	ldrb	r3, [r3, #18]
 8018496:	2b01      	cmp	r3, #1
 8018498:	d11d      	bne.n	80184d6 <phpalI14443p4_Sw_IsoHandling+0x1da>
        {
            bInvalidBlock = (uint8_t)PHPAL_I14443P4_SW_EMVCO_IS_INVALID_BLOCK_STATUS(status);
 801849a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801849c:	b2db      	uxtb	r3, r3
 801849e:	2b01      	cmp	r3, #1
 80184a0:	d013      	beq.n	80184ca <phpalI14443p4_Sw_IsoHandling+0x1ce>
 80184a2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80184a4:	b2db      	uxtb	r3, r3
 80184a6:	2b02      	cmp	r3, #2
 80184a8:	d00f      	beq.n	80184ca <phpalI14443p4_Sw_IsoHandling+0x1ce>
 80184aa:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80184ac:	b2db      	uxtb	r3, r3
 80184ae:	2b11      	cmp	r3, #17
 80184b0:	d00b      	beq.n	80184ca <phpalI14443p4_Sw_IsoHandling+0x1ce>
 80184b2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80184b4:	b2db      	uxtb	r3, r3
 80184b6:	2b05      	cmp	r3, #5
 80184b8:	d007      	beq.n	80184ca <phpalI14443p4_Sw_IsoHandling+0x1ce>
 80184ba:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80184bc:	b2db      	uxtb	r3, r3
 80184be:	2b03      	cmp	r3, #3
 80184c0:	d003      	beq.n	80184ca <phpalI14443p4_Sw_IsoHandling+0x1ce>
 80184c2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80184c4:	b2db      	uxtb	r3, r3
 80184c6:	2b06      	cmp	r3, #6
 80184c8:	d101      	bne.n	80184ce <phpalI14443p4_Sw_IsoHandling+0x1d2>
 80184ca:	2301      	movs	r3, #1
 80184cc:	e000      	b.n	80184d0 <phpalI14443p4_Sw_IsoHandling+0x1d4>
 80184ce:	2300      	movs	r3, #0
 80184d0:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 80184d4:	e014      	b.n	8018500 <phpalI14443p4_Sw_IsoHandling+0x204>
        }
        else
        {
           bInvalidBlock = (uint8_t)PHPAL_I14443P4_SW_IS_INVALID_BLOCK_STATUS(status);
 80184d6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80184d8:	b2db      	uxtb	r3, r3
 80184da:	2b01      	cmp	r3, #1
 80184dc:	d00b      	beq.n	80184f6 <phpalI14443p4_Sw_IsoHandling+0x1fa>
 80184de:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80184e0:	b2db      	uxtb	r3, r3
 80184e2:	2b02      	cmp	r3, #2
 80184e4:	d007      	beq.n	80184f6 <phpalI14443p4_Sw_IsoHandling+0x1fa>
 80184e6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80184e8:	b2db      	uxtb	r3, r3
 80184ea:	2b05      	cmp	r3, #5
 80184ec:	d003      	beq.n	80184f6 <phpalI14443p4_Sw_IsoHandling+0x1fa>
 80184ee:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80184f0:	b2db      	uxtb	r3, r3
 80184f2:	2b03      	cmp	r3, #3
 80184f4:	d101      	bne.n	80184fa <phpalI14443p4_Sw_IsoHandling+0x1fe>
 80184f6:	2301      	movs	r3, #1
 80184f8:	e000      	b.n	80184fc <phpalI14443p4_Sw_IsoHandling+0x200>
 80184fa:	2300      	movs	r3, #0
 80184fc:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
        }
        if (0U == (bInvalidBlock))
 8018500:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8018504:	2b00      	cmp	r3, #0
 8018506:	d149      	bne.n	801859c <phpalI14443p4_Sw_IsoHandling+0x2a0>
        {
            /* MIFARE compliancy: force protocol error on NAK */
            if ((status & PH_ERR_MASK) == PH_ERR_SUCCESS_INCOMPLETE_BYTE)
 8018508:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801850a:	b2db      	uxtb	r3, r3
 801850c:	2b73      	cmp	r3, #115	@ 0x73
 801850e:	d113      	bne.n	8018538 <phpalI14443p4_Sw_IsoHandling+0x23c>
            {
                *pRxLength = 0;
 8018510:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018512:	2200      	movs	r2, #0
 8018514:	801a      	strh	r2, [r3, #0]
                PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_RXBUFFER_STARTPOS, 0));
 8018516:	68fb      	ldr	r3, [r7, #12]
 8018518:	685b      	ldr	r3, [r3, #4]
 801851a:	2200      	movs	r2, #0
 801851c:	2130      	movs	r1, #48	@ 0x30
 801851e:	4618      	mov	r0, r3
 8018520:	f7f8 f80a 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 8018524:	4603      	mov	r3, r0
 8018526:	833b      	strh	r3, [r7, #24]
 8018528:	8b3b      	ldrh	r3, [r7, #24]
 801852a:	2b00      	cmp	r3, #0
 801852c:	d001      	beq.n	8018532 <phpalI14443p4_Sw_IsoHandling+0x236>
 801852e:	8b3b      	ldrh	r3, [r7, #24]
 8018530:	e26f      	b.n	8018a12 <phpalI14443p4_Sw_IsoHandling+0x716>
                return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P4);
 8018532:	f240 6306 	movw	r3, #1542	@ 0x606
 8018536:	e26c      	b.n	8018a12 <phpalI14443p4_Sw_IsoHandling+0x716>
            }
            else
            {
                PH_CHECK_SUCCESS(status);
 8018538:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801853a:	2b00      	cmp	r3, #0
 801853c:	d001      	beq.n	8018542 <phpalI14443p4_Sw_IsoHandling+0x246>
 801853e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8018540:	e267      	b.n	8018a12 <phpalI14443p4_Sw_IsoHandling+0x716>

                /* WTX Timeout - restore previous value */
                if (bWtxm > 0U)
 8018542:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8018546:	2b00      	cmp	r3, #0
 8018548:	d028      	beq.n	801859c <phpalI14443p4_Sw_IsoHandling+0x2a0>
                {
                    /* Restore previous state and timeout after */
                    if (0U == (bTimeoutInMs))
 801854a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801854e:	2b00      	cmp	r3, #0
 8018550:	d10d      	bne.n	801856e <phpalI14443p4_Sw_IsoHandling+0x272>
                    {
                        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_TIMEOUT_VALUE_US, wTimeoutPrev));
 8018552:	68fb      	ldr	r3, [r7, #12]
 8018554:	685b      	ldr	r3, [r3, #4]
 8018556:	8a3a      	ldrh	r2, [r7, #16]
 8018558:	210d      	movs	r1, #13
 801855a:	4618      	mov	r0, r3
 801855c:	f7f7 ffec 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 8018560:	4603      	mov	r3, r0
 8018562:	833b      	strh	r3, [r7, #24]
 8018564:	8b3b      	ldrh	r3, [r7, #24]
 8018566:	2b00      	cmp	r3, #0
 8018568:	d018      	beq.n	801859c <phpalI14443p4_Sw_IsoHandling+0x2a0>
 801856a:	8b3b      	ldrh	r3, [r7, #24]
 801856c:	e251      	b.n	8018a12 <phpalI14443p4_Sw_IsoHandling+0x716>
                    }
                    else
                    {
                        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_TIMEOUT_VALUE_MS, wTimeoutPrev));
 801856e:	68fb      	ldr	r3, [r7, #12]
 8018570:	685b      	ldr	r3, [r3, #4]
 8018572:	8a3a      	ldrh	r2, [r7, #16]
 8018574:	210e      	movs	r1, #14
 8018576:	4618      	mov	r0, r3
 8018578:	f7f7 ffde 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 801857c:	4603      	mov	r3, r0
 801857e:	833b      	strh	r3, [r7, #24]
 8018580:	8b3b      	ldrh	r3, [r7, #24]
 8018582:	2b00      	cmp	r3, #0
 8018584:	d00a      	beq.n	801859c <phpalI14443p4_Sw_IsoHandling+0x2a0>
 8018586:	8b3b      	ldrh	r3, [r7, #24]
 8018588:	e243      	b.n	8018a12 <phpalI14443p4_Sw_IsoHandling+0x716>
 801858a:	bf00      	nop
 801858c:	004b8408 	.word	0x004b8408
 8018590:	004b93a8 	.word	0x004b93a8
 8018594:	004b9790 	.word	0x004b9790
 8018598:	10624dd3 	.word	0x10624dd3
                }
            }
        }

        /* Reset defaults */
        bWtxm = 0;
 801859c:	2300      	movs	r3, #0
 801859e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

        /* Emvco: case_id TA404_04, TA411_04, TB404_04, TB411_04 */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_GetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_RXBUFFER_STARTPOS, &wRxBufferStartPos));
 80185a2:	68fb      	ldr	r3, [r7, #12]
 80185a4:	685b      	ldr	r3, [r3, #4]
 80185a6:	f107 0212 	add.w	r2, r7, #18
 80185aa:	2130      	movs	r1, #48	@ 0x30
 80185ac:	4618      	mov	r0, r3
 80185ae:	f7f9 fc11 	bl	8011dd4 <phhalHw_Pn5180_GetConfig>
 80185b2:	4603      	mov	r3, r0
 80185b4:	833b      	strh	r3, [r7, #24]
 80185b6:	8b3b      	ldrh	r3, [r7, #24]
 80185b8:	2b00      	cmp	r3, #0
 80185ba:	d001      	beq.n	80185c0 <phpalI14443p4_Sw_IsoHandling+0x2c4>
 80185bc:	8b3b      	ldrh	r3, [r7, #24]
 80185be:	e228      	b.n	8018a12 <phpalI14443p4_Sw_IsoHandling+0x716>
        /* Check for FSD */
        if(((*pRxLength) - wRxBufferStartPos) > (bI14443p4_FsTable[pDataParams->bFsdi] - 2))
 80185c0:	68fb      	ldr	r3, [r7, #12]
 80185c2:	7b9b      	ldrb	r3, [r3, #14]
 80185c4:	461a      	mov	r2, r3
 80185c6:	4b9d      	ldr	r3, [pc, #628]	@ (801883c <phpalI14443p4_Sw_IsoHandling+0x540>)
 80185c8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80185cc:	1e5a      	subs	r2, r3, #1
 80185ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80185d0:	881b      	ldrh	r3, [r3, #0]
 80185d2:	4619      	mov	r1, r3
 80185d4:	8a7b      	ldrh	r3, [r7, #18]
 80185d6:	1acb      	subs	r3, r1, r3
 80185d8:	429a      	cmp	r2, r3
 80185da:	dc15      	bgt.n	8018608 <phpalI14443p4_Sw_IsoHandling+0x30c>
         {
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_RXBUFFER_STARTPOS, 0));
 80185dc:	68fb      	ldr	r3, [r7, #12]
 80185de:	685b      	ldr	r3, [r3, #4]
 80185e0:	2200      	movs	r2, #0
 80185e2:	2130      	movs	r1, #48	@ 0x30
 80185e4:	4618      	mov	r0, r3
 80185e6:	f7f7 ffa7 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 80185ea:	4603      	mov	r3, r0
 80185ec:	833b      	strh	r3, [r7, #24]
 80185ee:	8b3b      	ldrh	r3, [r7, #24]
 80185f0:	2b00      	cmp	r3, #0
 80185f2:	d001      	beq.n	80185f8 <phpalI14443p4_Sw_IsoHandling+0x2fc>
 80185f4:	8b3b      	ldrh	r3, [r7, #24]
 80185f6:	e20c      	b.n	8018a12 <phpalI14443p4_Sw_IsoHandling+0x716>
            status = PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P4);
 80185f8:	f240 6306 	movw	r3, #1542	@ 0x606
 80185fc:	86fb      	strh	r3, [r7, #54]	@ 0x36
            *pRxLength = 0;
 80185fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018600:	2200      	movs	r2, #0
 8018602:	801a      	strh	r2, [r3, #0]
            return status;
 8018604:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8018606:	e204      	b.n	8018a12 <phpalI14443p4_Sw_IsoHandling+0x716>
         }
        /* Do not enter if we received an invalid block */
        if (0U == (bInvalidBlock))
 8018608:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 801860c:	2b00      	cmp	r3, #0
 801860e:	f040 8138 	bne.w	8018882 <phpalI14443p4_Sw_IsoHandling+0x586>
        {
            /* Signal that we've received something */
            bResponseReceived = 1;
 8018612:	2301      	movs	r3, #1
 8018614:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

            /* Map receive buffer pointer to current data */
            pResp = *ppRxBuffer + wRxBufferStartPos;
 8018618:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801861a:	681b      	ldr	r3, [r3, #0]
 801861c:	8a7a      	ldrh	r2, [r7, #18]
 801861e:	4413      	add	r3, r2
 8018620:	61fb      	str	r3, [r7, #28]
            wRespLen = *pRxLength - wRxBufferStartPos;
 8018622:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018624:	881a      	ldrh	r2, [r3, #0]
 8018626:	8a7b      	ldrh	r3, [r7, #18]
 8018628:	1ad3      	subs	r3, r2, r3
 801862a:	837b      	strh	r3, [r7, #26]

            /* I-Block handling */
            if (0u != (PHPAL_I14443P4_SW_IS_I_BLOCK(pResp[PHPAL_I14443P4_SW_PCB_POS])))
 801862c:	69fb      	ldr	r3, [r7, #28]
 801862e:	781b      	ldrb	r3, [r3, #0]
 8018630:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8018634:	2b00      	cmp	r3, #0
 8018636:	d15e      	bne.n	80186f6 <phpalI14443p4_Sw_IsoHandling+0x3fa>
            {
                /* Rule 2/10, ISO/IEC 14443-4:2008(E) */
                if (pDataParams->bStateNow == (PHPAL_I14443P4_SW_STATE_I_BLOCK_TX | PHPAL_I14443P4_SW_STATE_CHAINING_BIT))
 8018638:	68fb      	ldr	r3, [r7, #12]
 801863a:	7a1b      	ldrb	r3, [r3, #8]
 801863c:	2b81      	cmp	r3, #129	@ 0x81
 801863e:	d103      	bne.n	8018648 <phpalI14443p4_Sw_IsoHandling+0x34c>
                {
                    /* Protocol violation */
                    bInvalidBlock = 1;
 8018640:	2301      	movs	r3, #1
 8018642:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8018646:	e104      	b.n	8018852 <phpalI14443p4_Sw_IsoHandling+0x556>
                }
                else
                {
                    /* Evaluate if NAD should be present */
                    /* 7.1.1.3 c), ISO/IEC 14443-4:2008(E), "During chaining the NAD shall only be transmitted in the first block of chain." */
                    if ((pDataParams->bNadEnabled > 0U) && (0U == ((pDataParams->bStateNow & PHPAL_I14443P4_SW_STATE_CHAINING_BIT))))
 8018648:	68fb      	ldr	r3, [r7, #12]
 801864a:	7adb      	ldrb	r3, [r3, #11]
 801864c:	2b00      	cmp	r3, #0
 801864e:	d008      	beq.n	8018662 <phpalI14443p4_Sw_IsoHandling+0x366>
 8018650:	68fb      	ldr	r3, [r7, #12]
 8018652:	7a1b      	ldrb	r3, [r3, #8]
 8018654:	b25b      	sxtb	r3, r3
 8018656:	2b00      	cmp	r3, #0
 8018658:	db03      	blt.n	8018662 <phpalI14443p4_Sw_IsoHandling+0x366>
                    {
                        bCheckNad = 1;
 801865a:	2301      	movs	r3, #1
 801865c:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 8018660:	e002      	b.n	8018668 <phpalI14443p4_Sw_IsoHandling+0x36c>
                    }
                    else
                    {
                        bCheckNad = 0;
 8018662:	2300      	movs	r3, #0
 8018664:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
                    }

                    /* Check if I-Block is valid */
                    status = phpalI14443p4_Sw_IsValidIBlock(
 8018668:	68fb      	ldr	r3, [r7, #12]
 801866a:	7a58      	ldrb	r0, [r3, #9]
 801866c:	68fb      	ldr	r3, [r7, #12]
 801866e:	7a99      	ldrb	r1, [r3, #10]
 8018670:	68fb      	ldr	r3, [r7, #12]
 8018672:	7b1c      	ldrb	r4, [r3, #12]
 8018674:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 8018678:	8b7b      	ldrh	r3, [r7, #26]
 801867a:	9301      	str	r3, [sp, #4]
 801867c:	69fb      	ldr	r3, [r7, #28]
 801867e:	9300      	str	r3, [sp, #0]
 8018680:	4623      	mov	r3, r4
 8018682:	f000 f9cb 	bl	8018a1c <phpalI14443p4_Sw_IsValidIBlock>
 8018686:	4603      	mov	r3, r0
 8018688:	86fb      	strh	r3, [r7, #54]	@ 0x36
                        pDataParams->bNad,
                        pResp,
                        wRespLen);

                    /* Blocknumber is equal, I-Block Rx mode is active */
                    if (((status & PH_ERR_MASK) == PH_ERR_SUCCESS) && (PHPAL_I14443P4_SW_IS_BLOCKNR_EQUAL(pResp[PHPAL_I14443P4_SW_PCB_POS]) > 0U))
 801868a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801868c:	b2db      	uxtb	r3, r3
 801868e:	2b00      	cmp	r3, #0
 8018690:	d12d      	bne.n	80186ee <phpalI14443p4_Sw_IsoHandling+0x3f2>
 8018692:	69fb      	ldr	r3, [r7, #28]
 8018694:	781b      	ldrb	r3, [r3, #0]
 8018696:	f003 0301 	and.w	r3, r3, #1
 801869a:	68fa      	ldr	r2, [r7, #12]
 801869c:	7c12      	ldrb	r2, [r2, #16]
 801869e:	4293      	cmp	r3, r2
 80186a0:	d125      	bne.n	80186ee <phpalI14443p4_Sw_IsoHandling+0x3f2>
                    {
                        /* Switch from Tx-Mode to Rx-Mode */
                        if ((pDataParams->bStateNow & PHPAL_I14443P4_SW_STATE_MASK) == PHPAL_I14443P4_SW_STATE_I_BLOCK_TX)
 80186a2:	68fb      	ldr	r3, [r7, #12]
 80186a4:	7a1b      	ldrb	r3, [r3, #8]
 80186a6:	f003 030f 	and.w	r3, r3, #15
 80186aa:	2b01      	cmp	r3, #1
 80186ac:	d102      	bne.n	80186b4 <phpalI14443p4_Sw_IsoHandling+0x3b8>
                        {
                            pDataParams->bStateNow = PHPAL_I14443P4_SW_STATE_I_BLOCK_RX;
 80186ae:	68fb      	ldr	r3, [r7, #12]
 80186b0:	2202      	movs	r2, #2
 80186b2:	721a      	strb	r2, [r3, #8]
                        }

                        /* Rule B, ISO/IEC 14443-4:2008(E), toggle Blocknumber */
                        pDataParams->bPcbBlockNum ^= PHPAL_I14443P4_SW_PCB_BLOCKNR;
 80186b4:	68fb      	ldr	r3, [r7, #12]
 80186b6:	7c1b      	ldrb	r3, [r3, #16]
 80186b8:	f083 0301 	eor.w	r3, r3, #1
 80186bc:	b2da      	uxtb	r2, r3
 80186be:	68fb      	ldr	r3, [r7, #12]
 80186c0:	741a      	strb	r2, [r3, #16]

                        /* Set chaining bit if card is chaining */
                        if (0u != (PHPAL_I14443P4_SW_IS_CHAINING(pResp[PHPAL_I14443P4_SW_PCB_POS])))
 80186c2:	69fb      	ldr	r3, [r7, #28]
 80186c4:	781b      	ldrb	r3, [r3, #0]
 80186c6:	f003 0310 	and.w	r3, r3, #16
 80186ca:	2b00      	cmp	r3, #0
 80186cc:	d007      	beq.n	80186de <phpalI14443p4_Sw_IsoHandling+0x3e2>
                        {
                            pDataParams->bStateNow |= PHPAL_I14443P4_SW_STATE_CHAINING_BIT;
 80186ce:	68fb      	ldr	r3, [r7, #12]
 80186d0:	7a1b      	ldrb	r3, [r3, #8]
 80186d2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80186d6:	b2da      	uxtb	r2, r3
 80186d8:	68fb      	ldr	r3, [r7, #12]
 80186da:	721a      	strb	r2, [r3, #8]
                        if (0u != (PHPAL_I14443P4_SW_IS_CHAINING(pResp[PHPAL_I14443P4_SW_PCB_POS])))
 80186dc:	e0b9      	b.n	8018852 <phpalI14443p4_Sw_IsoHandling+0x556>
                        }
                        /* Clear chaining bit otherwise */
                        else
                        {
                            pDataParams->bStateNow &= (uint8_t)~(uint8_t)PHPAL_I14443P4_SW_STATE_CHAINING_BIT;
 80186de:	68fb      	ldr	r3, [r7, #12]
 80186e0:	7a1b      	ldrb	r3, [r3, #8]
 80186e2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80186e6:	b2da      	uxtb	r2, r3
 80186e8:	68fb      	ldr	r3, [r7, #12]
 80186ea:	721a      	strb	r2, [r3, #8]
                        if (0u != (PHPAL_I14443P4_SW_IS_CHAINING(pResp[PHPAL_I14443P4_SW_PCB_POS])))
 80186ec:	e0b1      	b.n	8018852 <phpalI14443p4_Sw_IsoHandling+0x556>
                    }
                    /* We received an invalid block */
                    else
                    {
                        /* Protocol violation */
                        bInvalidBlock = 1;
 80186ee:	2301      	movs	r3, #1
 80186f0:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 80186f4:	e0ad      	b.n	8018852 <phpalI14443p4_Sw_IsoHandling+0x556>
                    }
                }
            }
            /* R(ACK) handling */
            else if ((PHPAL_I14443P4_SW_IS_R_BLOCK(pResp[PHPAL_I14443P4_SW_PCB_POS]) > 0U) && (PHPAL_I14443P4_SW_IS_ACK(pResp[PHPAL_I14443P4_SW_PCB_POS]) > 0U))
 80186f6:	69fb      	ldr	r3, [r7, #28]
 80186f8:	781b      	ldrb	r3, [r3, #0]
 80186fa:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80186fe:	2b80      	cmp	r3, #128	@ 0x80
 8018700:	d144      	bne.n	801878c <phpalI14443p4_Sw_IsoHandling+0x490>
 8018702:	69fb      	ldr	r3, [r7, #28]
 8018704:	781b      	ldrb	r3, [r3, #0]
 8018706:	f003 0310 	and.w	r3, r3, #16
 801870a:	2b00      	cmp	r3, #0
 801870c:	d13e      	bne.n	801878c <phpalI14443p4_Sw_IsoHandling+0x490>
            {
                /* Check if R-Block is valid */
                status = phpalI14443p4_Sw_IsValidRBlock(
 801870e:	68fb      	ldr	r3, [r7, #12]
 8018710:	7a58      	ldrb	r0, [r3, #9]
 8018712:	68fb      	ldr	r3, [r7, #12]
 8018714:	7a99      	ldrb	r1, [r3, #10]
 8018716:	8b7b      	ldrh	r3, [r7, #26]
 8018718:	69fa      	ldr	r2, [r7, #28]
 801871a:	f000 f9ee 	bl	8018afa <phpalI14443p4_Sw_IsValidRBlock>
 801871e:	4603      	mov	r3, r0
 8018720:	86fb      	strh	r3, [r7, #54]	@ 0x36
                    pDataParams->bCid,
                    pResp,
                    wRespLen);

                /* R-Block invalid or not in transmission mode */
                if ((status & PH_ERR_MASK) != PH_ERR_SUCCESS)
 8018722:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8018724:	b2db      	uxtb	r3, r3
 8018726:	2b00      	cmp	r3, #0
 8018728:	d003      	beq.n	8018732 <phpalI14443p4_Sw_IsoHandling+0x436>
                {
                    /* Protocol violation */
                    bInvalidBlock = 1;
 801872a:	2301      	movs	r3, #1
 801872c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
                if ((status & PH_ERR_MASK) != PH_ERR_SUCCESS)
 8018730:	e08f      	b.n	8018852 <phpalI14443p4_Sw_IsoHandling+0x556>
                }
                else
                {
                    /* Blocknumber is equal */
                    if (0u != (PHPAL_I14443P4_SW_IS_BLOCKNR_EQUAL(pResp[PHPAL_I14443P4_SW_PCB_POS])))
 8018732:	69fb      	ldr	r3, [r7, #28]
 8018734:	781b      	ldrb	r3, [r3, #0]
 8018736:	f003 0301 	and.w	r3, r3, #1
 801873a:	68fa      	ldr	r2, [r7, #12]
 801873c:	7c12      	ldrb	r2, [r2, #16]
 801873e:	4293      	cmp	r3, r2
 8018740:	d10f      	bne.n	8018762 <phpalI14443p4_Sw_IsoHandling+0x466>
                    {
                        /* Continue TX chaining */
                        if (pDataParams->bStateNow == (PHPAL_I14443P4_SW_STATE_I_BLOCK_TX | PHPAL_I14443P4_SW_STATE_CHAINING_BIT))
 8018742:	68fb      	ldr	r3, [r7, #12]
 8018744:	7a1b      	ldrb	r3, [r3, #8]
 8018746:	2b81      	cmp	r3, #129	@ 0x81
 8018748:	d107      	bne.n	801875a <phpalI14443p4_Sw_IsoHandling+0x45e>
                        {
                            /* Rule B, ISO/IEC 14443-4:2008(E), toggle Blocknumber */
                            pDataParams->bPcbBlockNum ^= PHPAL_I14443P4_SW_PCB_BLOCKNR;
 801874a:	68fb      	ldr	r3, [r7, #12]
 801874c:	7c1b      	ldrb	r3, [r3, #16]
 801874e:	f083 0301 	eor.w	r3, r3, #1
 8018752:	b2da      	uxtb	r2, r3
 8018754:	68fb      	ldr	r3, [r7, #12]
 8018756:	741a      	strb	r2, [r3, #16]
                if ((status & PH_ERR_MASK) != PH_ERR_SUCCESS)
 8018758:	e07b      	b.n	8018852 <phpalI14443p4_Sw_IsoHandling+0x556>
                        }
                        /* Not in chaining mode */
                        else
                        {
                            /* Protocol violation */
                            bInvalidBlock = 1;
 801875a:	2301      	movs	r3, #1
 801875c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
                if ((status & PH_ERR_MASK) != PH_ERR_SUCCESS)
 8018760:	e077      	b.n	8018852 <phpalI14443p4_Sw_IsoHandling+0x556>
                    }
                    /* Rule 6, ISO/IEC 14443-4:2008(E), unequal block number */
                    else
                    {
                        /* Limit this behaviour with bMaxRetryCount, bRetry count is set by the caller in this case */
                        if ((bRetryCount > pDataParams->bMaxRetryCount) || (pDataParams->bMaxRetryCount == 0U))
 8018762:	68fb      	ldr	r3, [r7, #12]
 8018764:	7c5b      	ldrb	r3, [r3, #17]
 8018766:	7a7a      	ldrb	r2, [r7, #9]
 8018768:	429a      	cmp	r2, r3
 801876a:	d803      	bhi.n	8018774 <phpalI14443p4_Sw_IsoHandling+0x478>
 801876c:	68fb      	ldr	r3, [r7, #12]
 801876e:	7c5b      	ldrb	r3, [r3, #17]
 8018770:	2b00      	cmp	r3, #0
 8018772:	d103      	bne.n	801877c <phpalI14443p4_Sw_IsoHandling+0x480>
                        {
                            /* Protocol violation */
                            bInvalidBlock = 1;
 8018774:	2301      	movs	r3, #1
 8018776:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
                if ((status & PH_ERR_MASK) != PH_ERR_SUCCESS)
 801877a:	e06a      	b.n	8018852 <phpalI14443p4_Sw_IsoHandling+0x556>
                        }
                        /* Send last I-Block again */
                        else
                        {
                            pDataParams->bStateNow |= PHPAL_I14443P4_SW_STATE_RETRANSMIT_BIT;
 801877c:	68fb      	ldr	r3, [r7, #12]
 801877e:	7a1b      	ldrb	r3, [r3, #8]
 8018780:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8018784:	b2da      	uxtb	r2, r3
 8018786:	68fb      	ldr	r3, [r7, #12]
 8018788:	721a      	strb	r2, [r3, #8]
                if ((status & PH_ERR_MASK) != PH_ERR_SUCCESS)
 801878a:	e062      	b.n	8018852 <phpalI14443p4_Sw_IsoHandling+0x556>
                        }
                    }
                }
            }
            /* S(WTX) handling */
            else if ((PHPAL_I14443P4_SW_IS_S_BLOCK(pResp[PHPAL_I14443P4_SW_PCB_POS]) > 0U) && (PHPAL_I14443P4_SW_IS_WTX(pResp[PHPAL_I14443P4_SW_PCB_POS]) > 0U))
 801878c:	69fb      	ldr	r3, [r7, #28]
 801878e:	781b      	ldrb	r3, [r3, #0]
 8018790:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8018794:	2bc0      	cmp	r3, #192	@ 0xc0
 8018796:	d157      	bne.n	8018848 <phpalI14443p4_Sw_IsoHandling+0x54c>
 8018798:	69fb      	ldr	r3, [r7, #28]
 801879a:	781b      	ldrb	r3, [r3, #0]
 801879c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80187a0:	2b30      	cmp	r3, #48	@ 0x30
 80187a2:	d151      	bne.n	8018848 <phpalI14443p4_Sw_IsoHandling+0x54c>
            {
                /* Check if S-Block is valid */
                status = phpalI14443p4_Sw_IsValidSBlock(
 80187a4:	68fb      	ldr	r3, [r7, #12]
 80187a6:	7a58      	ldrb	r0, [r3, #9]
 80187a8:	68fb      	ldr	r3, [r7, #12]
 80187aa:	7a99      	ldrb	r1, [r3, #10]
 80187ac:	8b7b      	ldrh	r3, [r7, #26]
 80187ae:	69fa      	ldr	r2, [r7, #28]
 80187b0:	f000 f9ec 	bl	8018b8c <phpalI14443p4_Sw_IsValidSBlock>
 80187b4:	4603      	mov	r3, r0
 80187b6:	86fb      	strh	r3, [r7, #54]	@ 0x36
                    pDataParams->bCid,
                    pResp,
                    wRespLen);

                /* Rule 3, ISO/IEC 14443-4:2008(E), S(WTX) handling */
                if ((status & PH_ERR_MASK) == PH_ERR_SUCCESS)
 80187b8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80187ba:	b2db      	uxtb	r3, r3
 80187bc:	2b00      	cmp	r3, #0
 80187be:	d13f      	bne.n	8018840 <phpalI14443p4_Sw_IsoHandling+0x544>
                {
                    /* Retrieve WTXM */
                    bWtxm = pResp[wRespLen-1u];
 80187c0:	8b7b      	ldrh	r3, [r7, #26]
 80187c2:	3b01      	subs	r3, #1
 80187c4:	69fa      	ldr	r2, [r7, #28]
 80187c6:	4413      	add	r3, r2
 80187c8:	781b      	ldrb	r3, [r3, #0]
 80187ca:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

                    /* EMV 2.5 */
                    if ((0U != ((bWtxm & PHPAL_I14443P4_SW_S_BLOCK_INF_PLI_MASK))) && (pDataParams->bOpeMode == RD_LIB_MODE_EMVCO))
 80187ce:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80187d2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80187d6:	2b00      	cmp	r3, #0
 80187d8:	d007      	beq.n	80187ea <phpalI14443p4_Sw_IsoHandling+0x4ee>
 80187da:	68fb      	ldr	r3, [r7, #12]
 80187dc:	7c9b      	ldrb	r3, [r3, #18]
 80187de:	2b01      	cmp	r3, #1
 80187e0:	d103      	bne.n	80187ea <phpalI14443p4_Sw_IsoHandling+0x4ee>
                    {
                        status =  PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P4);
 80187e2:	f240 6306 	movw	r3, #1542	@ 0x606
 80187e6:	86fb      	strh	r3, [r7, #54]	@ 0x36
                        break;
 80187e8:	e104      	b.n	80189f4 <phpalI14443p4_Sw_IsoHandling+0x6f8>
                    }

                    /* Ignore and clear the Power Level Indication */
                    bWtxm &= 0x3FU;
 80187ea:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80187ee:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80187f2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

                    /* Treat invalid WTXM value as protocol error, do not perform error correction. */
                    if ((bWtxm == 0U) || (bWtxm > 59U))
 80187f6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80187fa:	2b00      	cmp	r3, #0
 80187fc:	d003      	beq.n	8018806 <phpalI14443p4_Sw_IsoHandling+0x50a>
 80187fe:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8018802:	2b3b      	cmp	r3, #59	@ 0x3b
 8018804:	d903      	bls.n	801880e <phpalI14443p4_Sw_IsoHandling+0x512>
                    {
                        status = PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P4);
 8018806:	f240 6306 	movw	r3, #1542	@ 0x606
 801880a:	86fb      	strh	r3, [r7, #54]	@ 0x36
                        break;
 801880c:	e0f2      	b.n	80189f4 <phpalI14443p4_Sw_IsoHandling+0x6f8>
                    }

                    /* Generate S(WTX) frame */
                    PH_CHECK_SUCCESS_FCT(statusTmp, phpalI14443p4_Sw_BuildSBlock(
 801880e:	68fb      	ldr	r3, [r7, #12]
 8018810:	7a58      	ldrb	r0, [r3, #9]
 8018812:	68fb      	ldr	r3, [r7, #12]
 8018814:	7a99      	ldrb	r1, [r3, #10]
 8018816:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 801881a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 801881e:	9301      	str	r3, [sp, #4]
 8018820:	f107 0314 	add.w	r3, r7, #20
 8018824:	9300      	str	r3, [sp, #0]
 8018826:	4613      	mov	r3, r2
 8018828:	2201      	movs	r2, #1
 801882a:	f000 fa90 	bl	8018d4e <phpalI14443p4_Sw_BuildSBlock>
 801882e:	4603      	mov	r3, r0
 8018830:	833b      	strh	r3, [r7, #24]
 8018832:	8b3b      	ldrh	r3, [r7, #24]
 8018834:	2b00      	cmp	r3, #0
 8018836:	d00b      	beq.n	8018850 <phpalI14443p4_Sw_IsoHandling+0x554>
 8018838:	8b3b      	ldrh	r3, [r7, #24]
 801883a:	e0ea      	b.n	8018a12 <phpalI14443p4_Sw_IsoHandling+0x716>
 801883c:	080271a4 	.word	0x080271a4
                }
                /* We received an invalid block */
                else
                {
                    /* Protocol violation */
                    bInvalidBlock = 1;
 8018840:	2301      	movs	r3, #1
 8018842:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
                if ((status & PH_ERR_MASK) == PH_ERR_SUCCESS)
 8018846:	e003      	b.n	8018850 <phpalI14443p4_Sw_IsoHandling+0x554>
            }
            /* We received an invalid block */
            else
            {
                /* Protocol violation */
                bInvalidBlock = 1;
 8018848:	2301      	movs	r3, #1
 801884a:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 801884e:	e000      	b.n	8018852 <phpalI14443p4_Sw_IsoHandling+0x556>
                if ((status & PH_ERR_MASK) == PH_ERR_SUCCESS)
 8018850:	bf00      	nop
            }

            /* Protocol violation */
            if (0U != (bInvalidBlock))
 8018852:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8018856:	2b00      	cmp	r3, #0
 8018858:	d010      	beq.n	801887c <phpalI14443p4_Sw_IsoHandling+0x580>
            {
                /* Emvco:  case_id TA404_XY and TA401_15 */
                /* bMaxRetryCount = 0 suppresses the S(DESELECT) behaviour */
                if((pDataParams->bMaxRetryCount > 0U) && (pDataParams->bOpeMode != RD_LIB_MODE_EMVCO))
 801885a:	68fb      	ldr	r3, [r7, #12]
 801885c:	7c5b      	ldrb	r3, [r3, #17]
 801885e:	2b00      	cmp	r3, #0
 8018860:	d008      	beq.n	8018874 <phpalI14443p4_Sw_IsoHandling+0x578>
 8018862:	68fb      	ldr	r3, [r7, #12]
 8018864:	7c9b      	ldrb	r3, [r3, #18]
 8018866:	2b01      	cmp	r3, #1
 8018868:	d004      	beq.n	8018874 <phpalI14443p4_Sw_IsoHandling+0x578>
                {
                    /* send S(DESELECT) (ignore return code) */
                    statusTmp = phpalI14443p4_Sw_Deselect(pDataParams);
 801886a:	68f8      	ldr	r0, [r7, #12]
 801886c:	f7ff f921 	bl	8017ab2 <phpalI14443p4_Sw_Deselect>
 8018870:	4603      	mov	r3, r0
 8018872:	833b      	strh	r3, [r7, #24]
                }

                /* bail out with protocol error */
                status = PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P4);
 8018874:	f240 6306 	movw	r3, #1542	@ 0x606
 8018878:	86fb      	strh	r3, [r7, #54]	@ 0x36
                break;
 801887a:	e0bb      	b.n	80189f4 <phpalI14443p4_Sw_IsoHandling+0x6f8>
            }
            /* Reset retry counter on no error */
            else
            {
                bRetryCount = 0;
 801887c:	2300      	movs	r3, #0
 801887e:	727b      	strb	r3, [r7, #9]
 8018880:	e0a8      	b.n	80189d4 <phpalI14443p4_Sw_IsoHandling+0x6d8>
             * and For EMVCo: TA401_15 Article(10.3.4.4)
             * Says, After 2nd failed retry of I-block exchange. Send NAk
             */

            /* This is added to restrict retry count less than 1 for ISO mode */
            if( (bRetryCount >= pDataParams->bMaxRetryCount) && (pDataParams->bOpeMode == RD_LIB_MODE_ISO))
 8018882:	68fb      	ldr	r3, [r7, #12]
 8018884:	7c5b      	ldrb	r3, [r3, #17]
 8018886:	7a7a      	ldrb	r2, [r7, #9]
 8018888:	429a      	cmp	r2, r3
 801888a:	d31f      	bcc.n	80188cc <phpalI14443p4_Sw_IsoHandling+0x5d0>
 801888c:	68fb      	ldr	r3, [r7, #12]
 801888e:	7c9b      	ldrb	r3, [r3, #18]
 8018890:	2b03      	cmp	r3, #3
 8018892:	d11b      	bne.n	80188cc <phpalI14443p4_Sw_IsoHandling+0x5d0>
            {
                if (pDataParams->bMaxRetryCount > 0U)
 8018894:	68fb      	ldr	r3, [r7, #12]
 8018896:	7c5b      	ldrb	r3, [r3, #17]
 8018898:	2b00      	cmp	r3, #0
 801889a:	f000 80a4 	beq.w	80189e6 <phpalI14443p4_Sw_IsoHandling+0x6ea>
                {
                    /* backup retry count */
                    bRetryCount = pDataParams->bMaxRetryCount;
 801889e:	68fb      	ldr	r3, [r7, #12]
 80188a0:	7c5b      	ldrb	r3, [r3, #17]
 80188a2:	727b      	strb	r3, [r7, #9]

                    /* set retry count to zero to send only one S(DESELECT) */
                    pDataParams->bMaxRetryCount = 0;
 80188a4:	68fb      	ldr	r3, [r7, #12]
 80188a6:	2200      	movs	r2, #0
 80188a8:	745a      	strb	r2, [r3, #17]

                    /* send deselect (ignore return code) */
                    statusTmp = phpalI14443p4_Sw_Deselect(pDataParams);
 80188aa:	68f8      	ldr	r0, [r7, #12]
 80188ac:	f7ff f901 	bl	8017ab2 <phpalI14443p4_Sw_Deselect>
 80188b0:	4603      	mov	r3, r0
 80188b2:	833b      	strh	r3, [r7, #24]

                    /* restore retry count setting */
                    pDataParams->bMaxRetryCount = bRetryCount;
 80188b4:	68fb      	ldr	r3, [r7, #12]
 80188b6:	7a7a      	ldrb	r2, [r7, #9]
 80188b8:	745a      	strb	r2, [r3, #17]

                    /* Return ERR_RECOVERY_FAILED if some response has been received before */
                    if (0U != (bResponseReceived))
 80188ba:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80188be:	2b00      	cmp	r3, #0
 80188c0:	f000 8091 	beq.w	80189e6 <phpalI14443p4_Sw_IsoHandling+0x6ea>
                    {
                        status = PH_ADD_COMPCODE_FIXED(PHPAL_I14443P4_ERR_RECOVERY_FAILED, PH_COMP_PAL_ISO14443P4);
 80188c4:	f44f 63d0 	mov.w	r3, #1664	@ 0x680
 80188c8:	86fb      	strh	r3, [r7, #54]	@ 0x36
                    }
                }
                break;
 80188ca:	e08c      	b.n	80189e6 <phpalI14443p4_Sw_IsoHandling+0x6ea>
            }

            else if (bRetryCount <= pDataParams->bMaxRetryCount)
 80188cc:	68fb      	ldr	r3, [r7, #12]
 80188ce:	7c5b      	ldrb	r3, [r3, #17]
 80188d0:	7a7a      	ldrb	r2, [r7, #9]
 80188d2:	429a      	cmp	r2, r3
 80188d4:	d85d      	bhi.n	8018992 <phpalI14443p4_Sw_IsoHandling+0x696>
            {
                /* Rule 5, ISO/IEC 14443-4:2008(E) */
                if (pDataParams->bStateNow == (PHPAL_I14443P4_SW_STATE_I_BLOCK_RX | PHPAL_I14443P4_SW_STATE_CHAINING_BIT))
 80188d6:	68fb      	ldr	r3, [r7, #12]
 80188d8:	7a1b      	ldrb	r3, [r3, #8]
 80188da:	2b82      	cmp	r3, #130	@ 0x82
 80188dc:	d12c      	bne.n	8018938 <phpalI14443p4_Sw_IsoHandling+0x63c>
                {
                    /* Generate R(ACK) frame */
                    PH_CHECK_SUCCESS_FCT(statusTmp, phpalI14443p4_Sw_BuildRBlock(
 80188de:	68fb      	ldr	r3, [r7, #12]
 80188e0:	7a58      	ldrb	r0, [r3, #9]
 80188e2:	68fb      	ldr	r3, [r7, #12]
 80188e4:	7a99      	ldrb	r1, [r3, #10]
 80188e6:	68fb      	ldr	r3, [r7, #12]
 80188e8:	7c1a      	ldrb	r2, [r3, #16]
 80188ea:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80188ee:	9301      	str	r3, [sp, #4]
 80188f0:	f107 0314 	add.w	r3, r7, #20
 80188f4:	9300      	str	r3, [sp, #0]
 80188f6:	2301      	movs	r3, #1
 80188f8:	f000 f9ec 	bl	8018cd4 <phpalI14443p4_Sw_BuildRBlock>
 80188fc:	4603      	mov	r3, r0
 80188fe:	833b      	strh	r3, [r7, #24]
 8018900:	8b3b      	ldrh	r3, [r7, #24]
 8018902:	2b00      	cmp	r3, #0
 8018904:	d001      	beq.n	801890a <phpalI14443p4_Sw_IsoHandling+0x60e>
 8018906:	8b3b      	ldrh	r3, [r7, #24]
 8018908:	e083      	b.n	8018a12 <phpalI14443p4_Sw_IsoHandling+0x716>
                        pDataParams->bPcbBlockNum,
                        1,
                        bIsoFrame,
                        &wTxLength));

                    bNAKCount = 0;
 801890a:	2300      	movs	r3, #0
 801890c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

                    /* Emvco: case_id TA410 */
                    if(bACKCount >= pDataParams->bMaxRetryCount)
 8018910:	68fb      	ldr	r3, [r7, #12]
 8018912:	7c5b      	ldrb	r3, [r3, #17]
 8018914:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8018918:	429a      	cmp	r2, r3
 801891a:	d266      	bcs.n	80189ea <phpalI14443p4_Sw_IsoHandling+0x6ee>
                    {
                        break;
                    }

                    if((statusBkUp & PH_ERR_MASK) != PH_ERR_SUCCESS )
 801891c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801891e:	b2db      	uxtb	r3, r3
 8018920:	2b00      	cmp	r3, #0
 8018922:	d005      	beq.n	8018930 <phpalI14443p4_Sw_IsoHandling+0x634>
                    {
                        bACKCount++;
 8018924:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8018928:	3301      	adds	r3, #1
 801892a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 801892e:	e04e      	b.n	80189ce <phpalI14443p4_Sw_IsoHandling+0x6d2>
                    }
                    else
                    {
                        bACKCount = 0;
 8018930:	2300      	movs	r3, #0
 8018932:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8018936:	e04a      	b.n	80189ce <phpalI14443p4_Sw_IsoHandling+0x6d2>
                }
                /* Rule 4, ISO/IEC 14443-4:2008(E) */
                else
                {
                    /* Generate R(NAK) frame */
                    PH_CHECK_SUCCESS_FCT(statusTmp, phpalI14443p4_Sw_BuildRBlock(
 8018938:	68fb      	ldr	r3, [r7, #12]
 801893a:	7a58      	ldrb	r0, [r3, #9]
 801893c:	68fb      	ldr	r3, [r7, #12]
 801893e:	7a99      	ldrb	r1, [r3, #10]
 8018940:	68fb      	ldr	r3, [r7, #12]
 8018942:	7c1a      	ldrb	r2, [r3, #16]
 8018944:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8018948:	9301      	str	r3, [sp, #4]
 801894a:	f107 0314 	add.w	r3, r7, #20
 801894e:	9300      	str	r3, [sp, #0]
 8018950:	2300      	movs	r3, #0
 8018952:	f000 f9bf 	bl	8018cd4 <phpalI14443p4_Sw_BuildRBlock>
 8018956:	4603      	mov	r3, r0
 8018958:	833b      	strh	r3, [r7, #24]
 801895a:	8b3b      	ldrh	r3, [r7, #24]
 801895c:	2b00      	cmp	r3, #0
 801895e:	d001      	beq.n	8018964 <phpalI14443p4_Sw_IsoHandling+0x668>
 8018960:	8b3b      	ldrh	r3, [r7, #24]
 8018962:	e056      	b.n	8018a12 <phpalI14443p4_Sw_IsoHandling+0x716>
                        pDataParams->bCid,
                        pDataParams->bPcbBlockNum,
                        0,
                        bIsoFrame,
                        &wTxLength));
                    bACKCount = 0;
 8018964:	2300      	movs	r3, #0
 8018966:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

                    /* Emvco: case_id TA402 TA403 */
                    if(bNAKCount >= pDataParams->bMaxRetryCount)
 801896a:	68fb      	ldr	r3, [r7, #12]
 801896c:	7c5b      	ldrb	r3, [r3, #17]
 801896e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8018972:	429a      	cmp	r2, r3
 8018974:	d23b      	bcs.n	80189ee <phpalI14443p4_Sw_IsoHandling+0x6f2>
                    {
                        break;
                    }
                    /* Emvco: case_id: TA415_X */
                    if((statusBkUp & PH_ERR_MASK) != PH_ERR_SUCCESS )
 8018976:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8018978:	b2db      	uxtb	r3, r3
 801897a:	2b00      	cmp	r3, #0
 801897c:	d005      	beq.n	801898a <phpalI14443p4_Sw_IsoHandling+0x68e>
                    {
                        bNAKCount++;
 801897e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8018982:	3301      	adds	r3, #1
 8018984:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8018988:	e021      	b.n	80189ce <phpalI14443p4_Sw_IsoHandling+0x6d2>
                    }
                    else
                    {
                        bNAKCount = 0;
 801898a:	2300      	movs	r3, #0
 801898c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8018990:	e01d      	b.n	80189ce <phpalI14443p4_Sw_IsoHandling+0x6d2>
            }
            /* Bail out if the max. retry count is reached */
            else
            {
                /* Deselect card if behaviour is enabled */
                if (pDataParams->bMaxRetryCount > 0U)
 8018992:	68fb      	ldr	r3, [r7, #12]
 8018994:	7c5b      	ldrb	r3, [r3, #17]
 8018996:	2b00      	cmp	r3, #0
 8018998:	d02b      	beq.n	80189f2 <phpalI14443p4_Sw_IsoHandling+0x6f6>
                {
                    /* backup retry count */
                    bRetryCount = pDataParams->bMaxRetryCount;
 801899a:	68fb      	ldr	r3, [r7, #12]
 801899c:	7c5b      	ldrb	r3, [r3, #17]
 801899e:	727b      	strb	r3, [r7, #9]

                    /* set retry count to zero to send only one S(DESELECT) */
                    pDataParams->bMaxRetryCount = 0;
 80189a0:	68fb      	ldr	r3, [r7, #12]
 80189a2:	2200      	movs	r2, #0
 80189a4:	745a      	strb	r2, [r3, #17]

                    /* Emvco Doesnot expect DeSelect Command*/
                    if(pDataParams->bOpeMode != RD_LIB_MODE_EMVCO)
 80189a6:	68fb      	ldr	r3, [r7, #12]
 80189a8:	7c9b      	ldrb	r3, [r3, #18]
 80189aa:	2b01      	cmp	r3, #1
 80189ac:	d004      	beq.n	80189b8 <phpalI14443p4_Sw_IsoHandling+0x6bc>
                    {
                        /* send deselect (ignore return code) */
                        statusTmp = phpalI14443p4_Sw_Deselect(pDataParams);
 80189ae:	68f8      	ldr	r0, [r7, #12]
 80189b0:	f7ff f87f 	bl	8017ab2 <phpalI14443p4_Sw_Deselect>
 80189b4:	4603      	mov	r3, r0
 80189b6:	833b      	strh	r3, [r7, #24]
                    }
                    /* restore retry count setting */
                    pDataParams->bMaxRetryCount = bRetryCount;
 80189b8:	68fb      	ldr	r3, [r7, #12]
 80189ba:	7a7a      	ldrb	r2, [r7, #9]
 80189bc:	745a      	strb	r2, [r3, #17]

                    /* Return ERR_RECOVERY_FAILED if some response has been received before */
                    if (0U != (bResponseReceived)) {
 80189be:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80189c2:	2b00      	cmp	r3, #0
 80189c4:	d015      	beq.n	80189f2 <phpalI14443p4_Sw_IsoHandling+0x6f6>
                        status = PH_ADD_COMPCODE_FIXED(PHPAL_I14443P4_ERR_RECOVERY_FAILED, PH_COMP_PAL_ISO14443P4);
 80189c6:	f44f 63d0 	mov.w	r3, #1664	@ 0x680
 80189ca:	86fb      	strh	r3, [r7, #54]	@ 0x36
                    }
                }
                break;
 80189cc:	e011      	b.n	80189f2 <phpalI14443p4_Sw_IsoHandling+0x6f6>
            }

            /* Increment retry count */
            ++bRetryCount;
 80189ce:	7a7b      	ldrb	r3, [r7, #9]
 80189d0:	3301      	adds	r3, #1
 80189d2:	727b      	strb	r3, [r7, #9]
        }

        /* Map TxBuffer to ISO Frame buffer for next loop */
        pTxBuffer = bIsoFrame;
 80189d4:	f107 0314 	add.w	r3, r7, #20
 80189d8:	607b      	str	r3, [r7, #4]
    }
    /* Loop as long as we generate transmissions */
    while (0U != wTxLength);
 80189da:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80189de:	2b00      	cmp	r3, #0
 80189e0:	f47f acbb 	bne.w	801835a <phpalI14443p4_Sw_IsoHandling+0x5e>
 80189e4:	e006      	b.n	80189f4 <phpalI14443p4_Sw_IsoHandling+0x6f8>
                break;
 80189e6:	bf00      	nop
 80189e8:	e004      	b.n	80189f4 <phpalI14443p4_Sw_IsoHandling+0x6f8>
                        break;
 80189ea:	bf00      	nop
 80189ec:	e002      	b.n	80189f4 <phpalI14443p4_Sw_IsoHandling+0x6f8>
                        break;
 80189ee:	bf00      	nop
 80189f0:	e000      	b.n	80189f4 <phpalI14443p4_Sw_IsoHandling+0x6f8>
                break;
 80189f2:	bf00      	nop

    /* Reset RxBuffer Start Position */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_RXBUFFER_STARTPOS, 0));
 80189f4:	68fb      	ldr	r3, [r7, #12]
 80189f6:	685b      	ldr	r3, [r3, #4]
 80189f8:	2200      	movs	r2, #0
 80189fa:	2130      	movs	r1, #48	@ 0x30
 80189fc:	4618      	mov	r0, r3
 80189fe:	f7f7 fd9b 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 8018a02:	4603      	mov	r3, r0
 8018a04:	833b      	strh	r3, [r7, #24]
 8018a06:	8b3b      	ldrh	r3, [r7, #24]
 8018a08:	2b00      	cmp	r3, #0
 8018a0a:	d001      	beq.n	8018a10 <phpalI14443p4_Sw_IsoHandling+0x714>
 8018a0c:	8b3b      	ldrh	r3, [r7, #24]
 8018a0e:	e000      	b.n	8018a12 <phpalI14443p4_Sw_IsoHandling+0x716>

    return status;
 8018a10:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
}
 8018a12:	4618      	mov	r0, r3
 8018a14:	373c      	adds	r7, #60	@ 0x3c
 8018a16:	46bd      	mov	sp, r7
 8018a18:	bd90      	pop	{r4, r7, pc}
 8018a1a:	bf00      	nop

08018a1c <phpalI14443p4_Sw_IsValidIBlock>:
    uint8_t bCheckNad,
    uint8_t bNad,
    uint8_t * pRxBuffer,
    uint16_t wRxLength
    )
{
 8018a1c:	b490      	push	{r4, r7}
 8018a1e:	b084      	sub	sp, #16
 8018a20:	af00      	add	r7, sp, #0
 8018a22:	4604      	mov	r4, r0
 8018a24:	4608      	mov	r0, r1
 8018a26:	4611      	mov	r1, r2
 8018a28:	461a      	mov	r2, r3
 8018a2a:	4623      	mov	r3, r4
 8018a2c:	71fb      	strb	r3, [r7, #7]
 8018a2e:	4603      	mov	r3, r0
 8018a30:	71bb      	strb	r3, [r7, #6]
 8018a32:	460b      	mov	r3, r1
 8018a34:	717b      	strb	r3, [r7, #5]
 8018a36:	4613      	mov	r3, r2
 8018a38:	713b      	strb	r3, [r7, #4]
    uint16_t PH_MEMLOC_REM wExpRxLength = 0;
 8018a3a:	2300      	movs	r3, #0
 8018a3c:	81fb      	strh	r3, [r7, #14]

    /* Check RFU bits */
    if ((pRxBuffer[PHPAL_I14443P4_SW_PCB_POS] & PHPAL_I14443P4_SW_I_BLOCK_RFU_MASK) != PHPAL_I14443P4_SW_I_BLOCK_RFU_BITS)
 8018a3e:	69bb      	ldr	r3, [r7, #24]
 8018a40:	781b      	ldrb	r3, [r3, #0]
 8018a42:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 8018a46:	2b02      	cmp	r3, #2
 8018a48:	d002      	beq.n	8018a50 <phpalI14443p4_Sw_IsValidIBlock+0x34>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P4);
 8018a4a:	f240 6306 	movw	r3, #1542	@ 0x606
 8018a4e:	e04f      	b.n	8018af0 <phpalI14443p4_Sw_IsValidIBlock+0xd4>
    }

    /* We always expect the PCB byte to be present */
    wExpRxLength = 1;
 8018a50:	2301      	movs	r3, #1
 8018a52:	81fb      	strh	r3, [r7, #14]

    /* Enable CID checking if neccessary */
    if (0U != (bCheckCid))
 8018a54:	79fb      	ldrb	r3, [r7, #7]
 8018a56:	2b00      	cmp	r3, #0
 8018a58:	d002      	beq.n	8018a60 <phpalI14443p4_Sw_IsValidIBlock+0x44>
    {
        wExpRxLength++;
 8018a5a:	89fb      	ldrh	r3, [r7, #14]
 8018a5c:	3301      	adds	r3, #1
 8018a5e:	81fb      	strh	r3, [r7, #14]
    }

    /* Enable NAD checking if neccessary */
    if (0U != (bCheckNad))
 8018a60:	797b      	ldrb	r3, [r7, #5]
 8018a62:	2b00      	cmp	r3, #0
 8018a64:	d002      	beq.n	8018a6c <phpalI14443p4_Sw_IsValidIBlock+0x50>
    {
        wExpRxLength++;
 8018a66:	89fb      	ldrh	r3, [r7, #14]
 8018a68:	3301      	adds	r3, #1
 8018a6a:	81fb      	strh	r3, [r7, #14]
    }

    /* The frame should have the minimum frame length */
    if (wRxLength < wExpRxLength)
 8018a6c:	8bba      	ldrh	r2, [r7, #28]
 8018a6e:	89fb      	ldrh	r3, [r7, #14]
 8018a70:	429a      	cmp	r2, r3
 8018a72:	d202      	bcs.n	8018a7a <phpalI14443p4_Sw_IsValidIBlock+0x5e>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P4);
 8018a74:	f240 6306 	movw	r3, #1542	@ 0x606
 8018a78:	e03a      	b.n	8018af0 <phpalI14443p4_Sw_IsValidIBlock+0xd4>
    }

    /* CID presence check */
    if ((0u != bCheckCid) &&
 8018a7a:	79fb      	ldrb	r3, [r7, #7]
 8018a7c:	2b00      	cmp	r3, #0
 8018a7e:	d00d      	beq.n	8018a9c <phpalI14443p4_Sw_IsValidIBlock+0x80>
        ((pRxBuffer[PHPAL_I14443P4_SW_PCB_POS] & PHPAL_I14443P4_SW_PCB_CID_FOLLOWING) > 0U) &&
 8018a80:	69bb      	ldr	r3, [r7, #24]
 8018a82:	781b      	ldrb	r3, [r3, #0]
 8018a84:	f003 0308 	and.w	r3, r3, #8
    if ((0u != bCheckCid) &&
 8018a88:	2b00      	cmp	r3, #0
 8018a8a:	d007      	beq.n	8018a9c <phpalI14443p4_Sw_IsValidIBlock+0x80>
        ((pRxBuffer[PHPAL_I14443P4_SW_PCB_POS+1U] & PHPAL_I14443P4_SW_CID_MASK) == bCid)
 8018a8c:	69bb      	ldr	r3, [r7, #24]
 8018a8e:	3301      	adds	r3, #1
 8018a90:	781b      	ldrb	r3, [r3, #0]
 8018a92:	f003 020f 	and.w	r2, r3, #15
 8018a96:	79bb      	ldrb	r3, [r7, #6]
        ((pRxBuffer[PHPAL_I14443P4_SW_PCB_POS] & PHPAL_I14443P4_SW_PCB_CID_FOLLOWING) > 0U) &&
 8018a98:	429a      	cmp	r2, r3
 8018a9a:	d00b      	beq.n	8018ab4 <phpalI14443p4_Sw_IsValidIBlock+0x98>
        )
    {
        /* CHECK SUCCEEDED */
    }
    /* CID absence check */
    else if ((0u == bCheckCid) && (0u == (pRxBuffer[PHPAL_I14443P4_SW_PCB_POS] & PHPAL_I14443P4_SW_PCB_CID_FOLLOWING)))
 8018a9c:	79fb      	ldrb	r3, [r7, #7]
 8018a9e:	2b00      	cmp	r3, #0
 8018aa0:	d105      	bne.n	8018aae <phpalI14443p4_Sw_IsValidIBlock+0x92>
 8018aa2:	69bb      	ldr	r3, [r7, #24]
 8018aa4:	781b      	ldrb	r3, [r3, #0]
 8018aa6:	f003 0308 	and.w	r3, r3, #8
 8018aaa:	2b00      	cmp	r3, #0
 8018aac:	d002      	beq.n	8018ab4 <phpalI14443p4_Sw_IsValidIBlock+0x98>
        /* CHECK SUCCEEDED */
    }
    /* CID protocol error */
    else
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P4);
 8018aae:	f240 6306 	movw	r3, #1542	@ 0x606
 8018ab2:	e01d      	b.n	8018af0 <phpalI14443p4_Sw_IsValidIBlock+0xd4>
    }

    /* NAD presence check */
    if ((0u != bCheckNad) &&
 8018ab4:	797b      	ldrb	r3, [r7, #5]
 8018ab6:	2b00      	cmp	r3, #0
 8018ab8:	d00d      	beq.n	8018ad6 <phpalI14443p4_Sw_IsValidIBlock+0xba>
        (0U != (pRxBuffer[PHPAL_I14443P4_SW_PCB_POS] & PHPAL_I14443P4_SW_PCB_NAD_FOLLOWING)) &&
 8018aba:	69bb      	ldr	r3, [r7, #24]
 8018abc:	781b      	ldrb	r3, [r3, #0]
 8018abe:	f003 0304 	and.w	r3, r3, #4
    if ((0u != bCheckNad) &&
 8018ac2:	2b00      	cmp	r3, #0
 8018ac4:	d007      	beq.n	8018ad6 <phpalI14443p4_Sw_IsValidIBlock+0xba>
        (pRxBuffer[wExpRxLength-1u] == bNad)
 8018ac6:	89fb      	ldrh	r3, [r7, #14]
 8018ac8:	3b01      	subs	r3, #1
 8018aca:	69ba      	ldr	r2, [r7, #24]
 8018acc:	4413      	add	r3, r2
 8018ace:	781b      	ldrb	r3, [r3, #0]
        (0U != (pRxBuffer[PHPAL_I14443P4_SW_PCB_POS] & PHPAL_I14443P4_SW_PCB_NAD_FOLLOWING)) &&
 8018ad0:	793a      	ldrb	r2, [r7, #4]
 8018ad2:	429a      	cmp	r2, r3
 8018ad4:	d00b      	beq.n	8018aee <phpalI14443p4_Sw_IsValidIBlock+0xd2>
        )
    {
        /* CHECK SUCCEEDED */
    }
    /* NAD absence check */
    else if ((bCheckNad == 0U) && ((pRxBuffer[PHPAL_I14443P4_SW_PCB_POS] & PHPAL_I14443P4_SW_PCB_NAD_FOLLOWING) == 0U))
 8018ad6:	797b      	ldrb	r3, [r7, #5]
 8018ad8:	2b00      	cmp	r3, #0
 8018ada:	d105      	bne.n	8018ae8 <phpalI14443p4_Sw_IsValidIBlock+0xcc>
 8018adc:	69bb      	ldr	r3, [r7, #24]
 8018ade:	781b      	ldrb	r3, [r3, #0]
 8018ae0:	f003 0304 	and.w	r3, r3, #4
 8018ae4:	2b00      	cmp	r3, #0
 8018ae6:	d002      	beq.n	8018aee <phpalI14443p4_Sw_IsValidIBlock+0xd2>
        /* CHECK SUCCEEDED */
    }
    /* NAD protocol error */
    else
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P4);
 8018ae8:	f240 6306 	movw	r3, #1542	@ 0x606
 8018aec:	e000      	b.n	8018af0 <phpalI14443p4_Sw_IsValidIBlock+0xd4>
    }

    return PH_ERR_SUCCESS;
 8018aee:	2300      	movs	r3, #0
}
 8018af0:	4618      	mov	r0, r3
 8018af2:	3710      	adds	r7, #16
 8018af4:	46bd      	mov	sp, r7
 8018af6:	bc90      	pop	{r4, r7}
 8018af8:	4770      	bx	lr

08018afa <phpalI14443p4_Sw_IsValidRBlock>:
    uint8_t bCheckCid,
    uint8_t bCid,
    uint8_t * pRxBuffer,
    uint16_t wRxLength
    )
{
 8018afa:	b480      	push	{r7}
 8018afc:	b085      	sub	sp, #20
 8018afe:	af00      	add	r7, sp, #0
 8018b00:	603a      	str	r2, [r7, #0]
 8018b02:	461a      	mov	r2, r3
 8018b04:	4603      	mov	r3, r0
 8018b06:	71fb      	strb	r3, [r7, #7]
 8018b08:	460b      	mov	r3, r1
 8018b0a:	71bb      	strb	r3, [r7, #6]
 8018b0c:	4613      	mov	r3, r2
 8018b0e:	80bb      	strh	r3, [r7, #4]
    uint16_t PH_MEMLOC_REM wExpRxLength = 0;
 8018b10:	2300      	movs	r3, #0
 8018b12:	81fb      	strh	r3, [r7, #14]

    /* Check RFU bits */
    if ((pRxBuffer[PHPAL_I14443P4_SW_PCB_POS] & PHPAL_I14443P4_SW_R_BLOCK_RFU_MASK) != PHPAL_I14443P4_SW_R_BLOCK_RFU_BITS)
 8018b14:	683b      	ldr	r3, [r7, #0]
 8018b16:	781b      	ldrb	r3, [r3, #0]
 8018b18:	f003 0326 	and.w	r3, r3, #38	@ 0x26
 8018b1c:	2b22      	cmp	r3, #34	@ 0x22
 8018b1e:	d002      	beq.n	8018b26 <phpalI14443p4_Sw_IsValidRBlock+0x2c>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P4);
 8018b20:	f240 6306 	movw	r3, #1542	@ 0x606
 8018b24:	e02c      	b.n	8018b80 <phpalI14443p4_Sw_IsValidRBlock+0x86>
    }

    /* We always expect the PCB byte to be present */
    wExpRxLength = 1;
 8018b26:	2301      	movs	r3, #1
 8018b28:	81fb      	strh	r3, [r7, #14]

    /* If CID is enabled, we always expect it */
    if (0U != (bCheckCid))
 8018b2a:	79fb      	ldrb	r3, [r7, #7]
 8018b2c:	2b00      	cmp	r3, #0
 8018b2e:	d002      	beq.n	8018b36 <phpalI14443p4_Sw_IsValidRBlock+0x3c>
    {
        wExpRxLength++;
 8018b30:	89fb      	ldrh	r3, [r7, #14]
 8018b32:	3301      	adds	r3, #1
 8018b34:	81fb      	strh	r3, [r7, #14]
    }

    /* The frame should have the exact frame length */
    if (wRxLength != wExpRxLength)
 8018b36:	88ba      	ldrh	r2, [r7, #4]
 8018b38:	89fb      	ldrh	r3, [r7, #14]
 8018b3a:	429a      	cmp	r2, r3
 8018b3c:	d002      	beq.n	8018b44 <phpalI14443p4_Sw_IsValidRBlock+0x4a>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P4);
 8018b3e:	f240 6306 	movw	r3, #1542	@ 0x606
 8018b42:	e01d      	b.n	8018b80 <phpalI14443p4_Sw_IsValidRBlock+0x86>
    }

    /* CID presence check */
    if ((0U != bCheckCid) &&
 8018b44:	79fb      	ldrb	r3, [r7, #7]
 8018b46:	2b00      	cmp	r3, #0
 8018b48:	d00d      	beq.n	8018b66 <phpalI14443p4_Sw_IsValidRBlock+0x6c>
        (0U != (pRxBuffer[PHPAL_I14443P4_SW_PCB_POS] & PHPAL_I14443P4_SW_PCB_CID_FOLLOWING)) &&
 8018b4a:	683b      	ldr	r3, [r7, #0]
 8018b4c:	781b      	ldrb	r3, [r3, #0]
 8018b4e:	f003 0308 	and.w	r3, r3, #8
    if ((0U != bCheckCid) &&
 8018b52:	2b00      	cmp	r3, #0
 8018b54:	d007      	beq.n	8018b66 <phpalI14443p4_Sw_IsValidRBlock+0x6c>
        ((pRxBuffer[PHPAL_I14443P4_SW_PCB_POS+1U] & PHPAL_I14443P4_SW_CID_MASK) == bCid))
 8018b56:	683b      	ldr	r3, [r7, #0]
 8018b58:	3301      	adds	r3, #1
 8018b5a:	781b      	ldrb	r3, [r3, #0]
 8018b5c:	f003 020f 	and.w	r2, r3, #15
 8018b60:	79bb      	ldrb	r3, [r7, #6]
        (0U != (pRxBuffer[PHPAL_I14443P4_SW_PCB_POS] & PHPAL_I14443P4_SW_PCB_CID_FOLLOWING)) &&
 8018b62:	429a      	cmp	r2, r3
 8018b64:	d00b      	beq.n	8018b7e <phpalI14443p4_Sw_IsValidRBlock+0x84>
    {
        /* CHECK SUCCEEDED */
    }
    /* CID absence check */
    else if ((0u == bCheckCid) && (0u == (pRxBuffer[PHPAL_I14443P4_SW_PCB_POS] & PHPAL_I14443P4_SW_PCB_CID_FOLLOWING)))
 8018b66:	79fb      	ldrb	r3, [r7, #7]
 8018b68:	2b00      	cmp	r3, #0
 8018b6a:	d105      	bne.n	8018b78 <phpalI14443p4_Sw_IsValidRBlock+0x7e>
 8018b6c:	683b      	ldr	r3, [r7, #0]
 8018b6e:	781b      	ldrb	r3, [r3, #0]
 8018b70:	f003 0308 	and.w	r3, r3, #8
 8018b74:	2b00      	cmp	r3, #0
 8018b76:	d002      	beq.n	8018b7e <phpalI14443p4_Sw_IsValidRBlock+0x84>
        /* CHECK SUCCEEDED */
    }
    /* CID protocol error */
    else
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P4);
 8018b78:	f240 6306 	movw	r3, #1542	@ 0x606
 8018b7c:	e000      	b.n	8018b80 <phpalI14443p4_Sw_IsValidRBlock+0x86>
    }

    return PH_ERR_SUCCESS;
 8018b7e:	2300      	movs	r3, #0
}
 8018b80:	4618      	mov	r0, r3
 8018b82:	3714      	adds	r7, #20
 8018b84:	46bd      	mov	sp, r7
 8018b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018b8a:	4770      	bx	lr

08018b8c <phpalI14443p4_Sw_IsValidSBlock>:
    uint8_t bCheckCid,
    uint8_t bCid,
    uint8_t * pRxBuffer,
    uint16_t wRxLength
    )
{
 8018b8c:	b480      	push	{r7}
 8018b8e:	b085      	sub	sp, #20
 8018b90:	af00      	add	r7, sp, #0
 8018b92:	603a      	str	r2, [r7, #0]
 8018b94:	461a      	mov	r2, r3
 8018b96:	4603      	mov	r3, r0
 8018b98:	71fb      	strb	r3, [r7, #7]
 8018b9a:	460b      	mov	r3, r1
 8018b9c:	71bb      	strb	r3, [r7, #6]
 8018b9e:	4613      	mov	r3, r2
 8018ba0:	80bb      	strh	r3, [r7, #4]
    uint16_t PH_MEMLOC_REM wExpRxLength = 0;
 8018ba2:	2300      	movs	r3, #0
 8018ba4:	81fb      	strh	r3, [r7, #14]

    /* Check RFU bits, return with Protocol error if received PCB byte is not related to "Waiting time extension" */
    if ((pRxBuffer[PHPAL_I14443P4_SW_PCB_POS] & PHPAL_I14443P4_SW_S_BLOCK_RFU_MASK) != PHPAL_I14443P4_SW_S_BLOCK_RFU_BITS)
 8018ba6:	683b      	ldr	r3, [r7, #0]
 8018ba8:	781b      	ldrb	r3, [r3, #0]
 8018baa:	f003 0307 	and.w	r3, r3, #7
 8018bae:	2b02      	cmp	r3, #2
 8018bb0:	d002      	beq.n	8018bb8 <phpalI14443p4_Sw_IsValidSBlock+0x2c>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P4);
 8018bb2:	f240 6306 	movw	r3, #1542	@ 0x606
 8018bb6:	e035      	b.n	8018c24 <phpalI14443p4_Sw_IsValidSBlock+0x98>
    }

    /* We always expect the PCB byte to be present */
    wExpRxLength = 1;
 8018bb8:	2301      	movs	r3, #1
 8018bba:	81fb      	strh	r3, [r7, #14]

    /* If CID is enabled, we always expect it */
    if (0U != (bCheckCid))
 8018bbc:	79fb      	ldrb	r3, [r7, #7]
 8018bbe:	2b00      	cmp	r3, #0
 8018bc0:	d002      	beq.n	8018bc8 <phpalI14443p4_Sw_IsValidSBlock+0x3c>
    {
        wExpRxLength++;
 8018bc2:	89fb      	ldrh	r3, [r7, #14]
 8018bc4:	3301      	adds	r3, #1
 8018bc6:	81fb      	strh	r3, [r7, #14]
    }

    /* If this is a WTX request, we expect an additional INF byte */
    if (0u != (PHPAL_I14443P4_SW_IS_WTX(pRxBuffer[PHPAL_I14443P4_SW_PCB_POS])))
 8018bc8:	683b      	ldr	r3, [r7, #0]
 8018bca:	781b      	ldrb	r3, [r3, #0]
 8018bcc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8018bd0:	2b30      	cmp	r3, #48	@ 0x30
 8018bd2:	d102      	bne.n	8018bda <phpalI14443p4_Sw_IsValidSBlock+0x4e>
    {
        wExpRxLength++;
 8018bd4:	89fb      	ldrh	r3, [r7, #14]
 8018bd6:	3301      	adds	r3, #1
 8018bd8:	81fb      	strh	r3, [r7, #14]
    }

    /* The frame should have the exact frame length */
    if (wRxLength != wExpRxLength)
 8018bda:	88ba      	ldrh	r2, [r7, #4]
 8018bdc:	89fb      	ldrh	r3, [r7, #14]
 8018bde:	429a      	cmp	r2, r3
 8018be0:	d002      	beq.n	8018be8 <phpalI14443p4_Sw_IsValidSBlock+0x5c>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P4);
 8018be2:	f240 6306 	movw	r3, #1542	@ 0x606
 8018be6:	e01d      	b.n	8018c24 <phpalI14443p4_Sw_IsValidSBlock+0x98>
    }

    /* CID presence check */
    if ((0u != bCheckCid) &&
 8018be8:	79fb      	ldrb	r3, [r7, #7]
 8018bea:	2b00      	cmp	r3, #0
 8018bec:	d00d      	beq.n	8018c0a <phpalI14443p4_Sw_IsValidSBlock+0x7e>
        (0U != (pRxBuffer[PHPAL_I14443P4_SW_PCB_POS] & PHPAL_I14443P4_SW_PCB_CID_FOLLOWING)) &&
 8018bee:	683b      	ldr	r3, [r7, #0]
 8018bf0:	781b      	ldrb	r3, [r3, #0]
 8018bf2:	f003 0308 	and.w	r3, r3, #8
    if ((0u != bCheckCid) &&
 8018bf6:	2b00      	cmp	r3, #0
 8018bf8:	d007      	beq.n	8018c0a <phpalI14443p4_Sw_IsValidSBlock+0x7e>
        ((pRxBuffer[PHPAL_I14443P4_SW_PCB_POS+1U] & PHPAL_I14443P4_SW_CID_MASK) == bCid))
 8018bfa:	683b      	ldr	r3, [r7, #0]
 8018bfc:	3301      	adds	r3, #1
 8018bfe:	781b      	ldrb	r3, [r3, #0]
 8018c00:	f003 020f 	and.w	r2, r3, #15
 8018c04:	79bb      	ldrb	r3, [r7, #6]
        (0U != (pRxBuffer[PHPAL_I14443P4_SW_PCB_POS] & PHPAL_I14443P4_SW_PCB_CID_FOLLOWING)) &&
 8018c06:	429a      	cmp	r2, r3
 8018c08:	d00b      	beq.n	8018c22 <phpalI14443p4_Sw_IsValidSBlock+0x96>
    {
        /* CHECK SUCCEEDED */
    }
    /* CID absence check */
    else if ((0u == bCheckCid) && (0u == (pRxBuffer[PHPAL_I14443P4_SW_PCB_POS] & PHPAL_I14443P4_SW_PCB_CID_FOLLOWING)))
 8018c0a:	79fb      	ldrb	r3, [r7, #7]
 8018c0c:	2b00      	cmp	r3, #0
 8018c0e:	d105      	bne.n	8018c1c <phpalI14443p4_Sw_IsValidSBlock+0x90>
 8018c10:	683b      	ldr	r3, [r7, #0]
 8018c12:	781b      	ldrb	r3, [r3, #0]
 8018c14:	f003 0308 	and.w	r3, r3, #8
 8018c18:	2b00      	cmp	r3, #0
 8018c1a:	d002      	beq.n	8018c22 <phpalI14443p4_Sw_IsValidSBlock+0x96>
        /* CHECK SUCCEEDED */
    }
    /* CID protocol error */
    else
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P4);
 8018c1c:	f240 6306 	movw	r3, #1542	@ 0x606
 8018c20:	e000      	b.n	8018c24 <phpalI14443p4_Sw_IsValidSBlock+0x98>
    }

    return PH_ERR_SUCCESS;
 8018c22:	2300      	movs	r3, #0
}
 8018c24:	4618      	mov	r0, r3
 8018c26:	3714      	adds	r7, #20
 8018c28:	46bd      	mov	sp, r7
 8018c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018c2e:	4770      	bx	lr

08018c30 <phpalI14443p4_Sw_BuildIBlock>:
                                        uint8_t bPcbBlockNum,
                                        uint8_t bChaining,
                                        uint8_t * pTxBuffer,
                                        uint16_t * pTxLength
                                        )
{
 8018c30:	b490      	push	{r4, r7}
 8018c32:	b082      	sub	sp, #8
 8018c34:	af00      	add	r7, sp, #0
 8018c36:	4604      	mov	r4, r0
 8018c38:	4608      	mov	r0, r1
 8018c3a:	4611      	mov	r1, r2
 8018c3c:	461a      	mov	r2, r3
 8018c3e:	4623      	mov	r3, r4
 8018c40:	71fb      	strb	r3, [r7, #7]
 8018c42:	4603      	mov	r3, r0
 8018c44:	71bb      	strb	r3, [r7, #6]
 8018c46:	460b      	mov	r3, r1
 8018c48:	717b      	strb	r3, [r7, #5]
 8018c4a:	4613      	mov	r3, r2
 8018c4c:	713b      	strb	r3, [r7, #4]
    /* I-Block PCB */
    pTxBuffer[PHPAL_I14443P4_SW_PCB_POS] = PHPAL_I14443P4_SW_I_BLOCK | PHPAL_I14443P4_SW_I_BLOCK_RFU_BITS | bPcbBlockNum;
 8018c4e:	7c3b      	ldrb	r3, [r7, #16]
 8018c50:	f043 0302 	orr.w	r3, r3, #2
 8018c54:	b2da      	uxtb	r2, r3
 8018c56:	69bb      	ldr	r3, [r7, #24]
 8018c58:	701a      	strb	r2, [r3, #0]
    *pTxLength = 1;
 8018c5a:	69fb      	ldr	r3, [r7, #28]
 8018c5c:	2201      	movs	r2, #1
 8018c5e:	801a      	strh	r2, [r3, #0]

    /* Check if chaining is neccessary */
    if (0U != (bChaining))
 8018c60:	7d3b      	ldrb	r3, [r7, #20]
 8018c62:	2b00      	cmp	r3, #0
 8018c64:	d006      	beq.n	8018c74 <phpalI14443p4_Sw_BuildIBlock+0x44>
    {
        pTxBuffer[PHPAL_I14443P4_SW_PCB_POS] |= PHPAL_I14443P4_SW_PCB_CHAINING;
 8018c66:	69bb      	ldr	r3, [r7, #24]
 8018c68:	781b      	ldrb	r3, [r3, #0]
 8018c6a:	f043 0310 	orr.w	r3, r3, #16
 8018c6e:	b2da      	uxtb	r2, r3
 8018c70:	69bb      	ldr	r3, [r7, #24]
 8018c72:	701a      	strb	r2, [r3, #0]
    }

    /* Append CID if neccessary */
    if (0U != (bCidEnabled))
 8018c74:	79fb      	ldrb	r3, [r7, #7]
 8018c76:	2b00      	cmp	r3, #0
 8018c78:	d011      	beq.n	8018c9e <phpalI14443p4_Sw_BuildIBlock+0x6e>
    {
        pTxBuffer[PHPAL_I14443P4_SW_PCB_POS] |= PHPAL_I14443P4_SW_PCB_CID_FOLLOWING;
 8018c7a:	69bb      	ldr	r3, [r7, #24]
 8018c7c:	781b      	ldrb	r3, [r3, #0]
 8018c7e:	f043 0308 	orr.w	r3, r3, #8
 8018c82:	b2da      	uxtb	r2, r3
 8018c84:	69bb      	ldr	r3, [r7, #24]
 8018c86:	701a      	strb	r2, [r3, #0]
        pTxBuffer[(*pTxLength)++] = bCid;
 8018c88:	69fb      	ldr	r3, [r7, #28]
 8018c8a:	881b      	ldrh	r3, [r3, #0]
 8018c8c:	1c5a      	adds	r2, r3, #1
 8018c8e:	b291      	uxth	r1, r2
 8018c90:	69fa      	ldr	r2, [r7, #28]
 8018c92:	8011      	strh	r1, [r2, #0]
 8018c94:	461a      	mov	r2, r3
 8018c96:	69bb      	ldr	r3, [r7, #24]
 8018c98:	4413      	add	r3, r2
 8018c9a:	79ba      	ldrb	r2, [r7, #6]
 8018c9c:	701a      	strb	r2, [r3, #0]
    }

    /* Append NAD if neccessary */
    if (0U != (bNadEnabled))
 8018c9e:	797b      	ldrb	r3, [r7, #5]
 8018ca0:	2b00      	cmp	r3, #0
 8018ca2:	d011      	beq.n	8018cc8 <phpalI14443p4_Sw_BuildIBlock+0x98>
    {
        pTxBuffer[PHPAL_I14443P4_SW_PCB_POS] |= PHPAL_I14443P4_SW_PCB_NAD_FOLLOWING;
 8018ca4:	69bb      	ldr	r3, [r7, #24]
 8018ca6:	781b      	ldrb	r3, [r3, #0]
 8018ca8:	f043 0304 	orr.w	r3, r3, #4
 8018cac:	b2da      	uxtb	r2, r3
 8018cae:	69bb      	ldr	r3, [r7, #24]
 8018cb0:	701a      	strb	r2, [r3, #0]
        pTxBuffer[(*pTxLength)++] = bNad;
 8018cb2:	69fb      	ldr	r3, [r7, #28]
 8018cb4:	881b      	ldrh	r3, [r3, #0]
 8018cb6:	1c5a      	adds	r2, r3, #1
 8018cb8:	b291      	uxth	r1, r2
 8018cba:	69fa      	ldr	r2, [r7, #28]
 8018cbc:	8011      	strh	r1, [r2, #0]
 8018cbe:	461a      	mov	r2, r3
 8018cc0:	69bb      	ldr	r3, [r7, #24]
 8018cc2:	4413      	add	r3, r2
 8018cc4:	793a      	ldrb	r2, [r7, #4]
 8018cc6:	701a      	strb	r2, [r3, #0]
    }

    return PH_ERR_SUCCESS;
 8018cc8:	2300      	movs	r3, #0
}
 8018cca:	4618      	mov	r0, r3
 8018ccc:	3708      	adds	r7, #8
 8018cce:	46bd      	mov	sp, r7
 8018cd0:	bc90      	pop	{r4, r7}
 8018cd2:	4770      	bx	lr

08018cd4 <phpalI14443p4_Sw_BuildRBlock>:
                                        uint8_t bPcbBlockNum,
                                        uint8_t bIsAck,
                                        uint8_t * pTxBuffer,
                                        uint16_t * pTxLength
                                        )
{
 8018cd4:	b490      	push	{r4, r7}
 8018cd6:	b082      	sub	sp, #8
 8018cd8:	af00      	add	r7, sp, #0
 8018cda:	4604      	mov	r4, r0
 8018cdc:	4608      	mov	r0, r1
 8018cde:	4611      	mov	r1, r2
 8018ce0:	461a      	mov	r2, r3
 8018ce2:	4623      	mov	r3, r4
 8018ce4:	71fb      	strb	r3, [r7, #7]
 8018ce6:	4603      	mov	r3, r0
 8018ce8:	71bb      	strb	r3, [r7, #6]
 8018cea:	460b      	mov	r3, r1
 8018cec:	717b      	strb	r3, [r7, #5]
 8018cee:	4613      	mov	r3, r2
 8018cf0:	713b      	strb	r3, [r7, #4]
    /* R(ACK) PCB */
    pTxBuffer[PHPAL_I14443P4_SW_PCB_POS]  = PHPAL_I14443P4_SW_R_BLOCK | PHPAL_I14443P4_SW_R_BLOCK_RFU_BITS | bPcbBlockNum;
 8018cf2:	797b      	ldrb	r3, [r7, #5]
 8018cf4:	f063 035d 	orn	r3, r3, #93	@ 0x5d
 8018cf8:	b2da      	uxtb	r2, r3
 8018cfa:	693b      	ldr	r3, [r7, #16]
 8018cfc:	701a      	strb	r2, [r3, #0]
    *pTxLength = 1;
 8018cfe:	697b      	ldr	r3, [r7, #20]
 8018d00:	2201      	movs	r2, #1
 8018d02:	801a      	strh	r2, [r3, #0]

    /* Switch to R(NAK) if neccessary */
    if (0U == (bIsAck))
 8018d04:	793b      	ldrb	r3, [r7, #4]
 8018d06:	2b00      	cmp	r3, #0
 8018d08:	d106      	bne.n	8018d18 <phpalI14443p4_Sw_BuildRBlock+0x44>
    {
        pTxBuffer[PHPAL_I14443P4_SW_PCB_POS] |= PHPAL_I14443P4_SW_PCB_NAK;
 8018d0a:	693b      	ldr	r3, [r7, #16]
 8018d0c:	781b      	ldrb	r3, [r3, #0]
 8018d0e:	f043 0310 	orr.w	r3, r3, #16
 8018d12:	b2da      	uxtb	r2, r3
 8018d14:	693b      	ldr	r3, [r7, #16]
 8018d16:	701a      	strb	r2, [r3, #0]
    }

    /* Append CID if supported */
    if (bCidEnabled != 0U)
 8018d18:	79fb      	ldrb	r3, [r7, #7]
 8018d1a:	2b00      	cmp	r3, #0
 8018d1c:	d011      	beq.n	8018d42 <phpalI14443p4_Sw_BuildRBlock+0x6e>
    {
        pTxBuffer[PHPAL_I14443P4_SW_PCB_POS] |= PHPAL_I14443P4_SW_PCB_CID_FOLLOWING;
 8018d1e:	693b      	ldr	r3, [r7, #16]
 8018d20:	781b      	ldrb	r3, [r3, #0]
 8018d22:	f043 0308 	orr.w	r3, r3, #8
 8018d26:	b2da      	uxtb	r2, r3
 8018d28:	693b      	ldr	r3, [r7, #16]
 8018d2a:	701a      	strb	r2, [r3, #0]
        pTxBuffer[(*pTxLength)++] = bCid;
 8018d2c:	697b      	ldr	r3, [r7, #20]
 8018d2e:	881b      	ldrh	r3, [r3, #0]
 8018d30:	1c5a      	adds	r2, r3, #1
 8018d32:	b291      	uxth	r1, r2
 8018d34:	697a      	ldr	r2, [r7, #20]
 8018d36:	8011      	strh	r1, [r2, #0]
 8018d38:	461a      	mov	r2, r3
 8018d3a:	693b      	ldr	r3, [r7, #16]
 8018d3c:	4413      	add	r3, r2
 8018d3e:	79ba      	ldrb	r2, [r7, #6]
 8018d40:	701a      	strb	r2, [r3, #0]
    }

    return PH_ERR_SUCCESS;
 8018d42:	2300      	movs	r3, #0
}
 8018d44:	4618      	mov	r0, r3
 8018d46:	3708      	adds	r7, #8
 8018d48:	46bd      	mov	sp, r7
 8018d4a:	bc90      	pop	{r4, r7}
 8018d4c:	4770      	bx	lr

08018d4e <phpalI14443p4_Sw_BuildSBlock>:
                                        uint8_t bIsWtx,
                                        uint8_t bWtxm,
                                        uint8_t * pTxBuffer,
                                        uint16_t * pTxLength
                                        )
{
 8018d4e:	b490      	push	{r4, r7}
 8018d50:	b082      	sub	sp, #8
 8018d52:	af00      	add	r7, sp, #0
 8018d54:	4604      	mov	r4, r0
 8018d56:	4608      	mov	r0, r1
 8018d58:	4611      	mov	r1, r2
 8018d5a:	461a      	mov	r2, r3
 8018d5c:	4623      	mov	r3, r4
 8018d5e:	71fb      	strb	r3, [r7, #7]
 8018d60:	4603      	mov	r3, r0
 8018d62:	71bb      	strb	r3, [r7, #6]
 8018d64:	460b      	mov	r3, r1
 8018d66:	717b      	strb	r3, [r7, #5]
 8018d68:	4613      	mov	r3, r2
 8018d6a:	713b      	strb	r3, [r7, #4]
    /* S-Block PCB */
    pTxBuffer[PHPAL_I14443P4_SW_PCB_POS]  = PHPAL_I14443P4_SW_S_BLOCK | PHPAL_I14443P4_SW_S_BLOCK_RFU_BITS;
 8018d6c:	693b      	ldr	r3, [r7, #16]
 8018d6e:	22c2      	movs	r2, #194	@ 0xc2
 8018d70:	701a      	strb	r2, [r3, #0]
    *pTxLength = 1;
 8018d72:	697b      	ldr	r3, [r7, #20]
 8018d74:	2201      	movs	r2, #1
 8018d76:	801a      	strh	r2, [r3, #0]

    /* Append CID if supported */
    if (bCidEnabled != 0U)
 8018d78:	79fb      	ldrb	r3, [r7, #7]
 8018d7a:	2b00      	cmp	r3, #0
 8018d7c:	d011      	beq.n	8018da2 <phpalI14443p4_Sw_BuildSBlock+0x54>
    {
        pTxBuffer[PHPAL_I14443P4_SW_PCB_POS] |= PHPAL_I14443P4_SW_PCB_CID_FOLLOWING;
 8018d7e:	693b      	ldr	r3, [r7, #16]
 8018d80:	781b      	ldrb	r3, [r3, #0]
 8018d82:	f043 0308 	orr.w	r3, r3, #8
 8018d86:	b2da      	uxtb	r2, r3
 8018d88:	693b      	ldr	r3, [r7, #16]
 8018d8a:	701a      	strb	r2, [r3, #0]
        pTxBuffer[(*pTxLength)++] = bCid;
 8018d8c:	697b      	ldr	r3, [r7, #20]
 8018d8e:	881b      	ldrh	r3, [r3, #0]
 8018d90:	1c5a      	adds	r2, r3, #1
 8018d92:	b291      	uxth	r1, r2
 8018d94:	697a      	ldr	r2, [r7, #20]
 8018d96:	8011      	strh	r1, [r2, #0]
 8018d98:	461a      	mov	r2, r3
 8018d9a:	693b      	ldr	r3, [r7, #16]
 8018d9c:	4413      	add	r3, r2
 8018d9e:	79ba      	ldrb	r2, [r7, #6]
 8018da0:	701a      	strb	r2, [r3, #0]
    }

    /* By default, PCB byte(bit 5 and 6) is configured to DESELECT command.
     * Configure PCB byte to WTX(instead of DESELECT) and append WTXM based on bIsWtx input value.
     */
    if (0U != (bIsWtx))
 8018da2:	797b      	ldrb	r3, [r7, #5]
 8018da4:	2b00      	cmp	r3, #0
 8018da6:	d011      	beq.n	8018dcc <phpalI14443p4_Sw_BuildSBlock+0x7e>
    {
        pTxBuffer[PHPAL_I14443P4_SW_PCB_POS] |= PHPAL_I14443P4_SW_PCB_WTX;
 8018da8:	693b      	ldr	r3, [r7, #16]
 8018daa:	781b      	ldrb	r3, [r3, #0]
 8018dac:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8018db0:	b2da      	uxtb	r2, r3
 8018db2:	693b      	ldr	r3, [r7, #16]
 8018db4:	701a      	strb	r2, [r3, #0]
        pTxBuffer[(*pTxLength)++] = bWtxm;
 8018db6:	697b      	ldr	r3, [r7, #20]
 8018db8:	881b      	ldrh	r3, [r3, #0]
 8018dba:	1c5a      	adds	r2, r3, #1
 8018dbc:	b291      	uxth	r1, r2
 8018dbe:	697a      	ldr	r2, [r7, #20]
 8018dc0:	8011      	strh	r1, [r2, #0]
 8018dc2:	461a      	mov	r2, r3
 8018dc4:	693b      	ldr	r3, [r7, #16]
 8018dc6:	4413      	add	r3, r2
 8018dc8:	793a      	ldrb	r2, [r7, #4]
 8018dca:	701a      	strb	r2, [r3, #0]
    }

    return PH_ERR_SUCCESS;
 8018dcc:	2300      	movs	r3, #0
}
 8018dce:	4618      	mov	r0, r3
 8018dd0:	3708      	adds	r7, #8
 8018dd2:	46bd      	mov	sp, r7
 8018dd4:	bc90      	pop	{r4, r7}
 8018dd6:	4770      	bx	lr

08018dd8 <phpalI14443p4_Sw_SetConfig>:
phStatus_t phpalI14443p4_Sw_SetConfig(
                                      phpalI14443p4_Sw_DataParams_t * pDataParams,
                                      uint16_t wConfig,
                                      uint16_t wValue
                                      )
{
 8018dd8:	b480      	push	{r7}
 8018dda:	b083      	sub	sp, #12
 8018ddc:	af00      	add	r7, sp, #0
 8018dde:	6078      	str	r0, [r7, #4]
 8018de0:	460b      	mov	r3, r1
 8018de2:	807b      	strh	r3, [r7, #2]
 8018de4:	4613      	mov	r3, r2
 8018de6:	803b      	strh	r3, [r7, #0]
    switch (wConfig)
 8018de8:	887b      	ldrh	r3, [r7, #2]
 8018dea:	2b06      	cmp	r3, #6
 8018dec:	d876      	bhi.n	8018edc <phpalI14443p4_Sw_SetConfig+0x104>
 8018dee:	a201      	add	r2, pc, #4	@ (adr r2, 8018df4 <phpalI14443p4_Sw_SetConfig+0x1c>)
 8018df0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018df4:	08018e1b 	.word	0x08018e1b
 8018df8:	08018e31 	.word	0x08018e31
 8018dfc:	08018e67 	.word	0x08018e67
 8018e00:	08018e8f 	.word	0x08018e8f
 8018e04:	08018ea5 	.word	0x08018ea5
 8018e08:	08018ed3 	.word	0x08018ed3
 8018e0c:	08018e11 	.word	0x08018e11
    {
    case PHPAL_I14443P4_CONFIG_OPE_MODE:
        {
            pDataParams->bOpeMode = (uint8_t)wValue;
 8018e10:	883b      	ldrh	r3, [r7, #0]
 8018e12:	b2da      	uxtb	r2, r3
 8018e14:	687b      	ldr	r3, [r7, #4]
 8018e16:	749a      	strb	r2, [r3, #18]
            break;
 8018e18:	e063      	b.n	8018ee2 <phpalI14443p4_Sw_SetConfig+0x10a>
        }
    case PHPAL_I14443P4_CONFIG_BLOCKNO:
        {
            if (wValue == 0U)
 8018e1a:	883b      	ldrh	r3, [r7, #0]
 8018e1c:	2b00      	cmp	r3, #0
 8018e1e:	d103      	bne.n	8018e28 <phpalI14443p4_Sw_SetConfig+0x50>
            {
                pDataParams->bPcbBlockNum = 0;
 8018e20:	687b      	ldr	r3, [r7, #4]
 8018e22:	2200      	movs	r2, #0
 8018e24:	741a      	strb	r2, [r3, #16]
            else
            {
                pDataParams->bPcbBlockNum = 1;
            }

            break;
 8018e26:	e05c      	b.n	8018ee2 <phpalI14443p4_Sw_SetConfig+0x10a>
                pDataParams->bPcbBlockNum = 1;
 8018e28:	687b      	ldr	r3, [r7, #4]
 8018e2a:	2201      	movs	r2, #1
 8018e2c:	741a      	strb	r2, [r3, #16]
            break;
 8018e2e:	e058      	b.n	8018ee2 <phpalI14443p4_Sw_SetConfig+0x10a>
        }
    case PHPAL_I14443P4_CONFIG_CID:
        {
            if (0U != (wValue & 0xFF00U))
 8018e30:	883b      	ldrh	r3, [r7, #0]
 8018e32:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8018e36:	2b00      	cmp	r3, #0
 8018e38:	d00e      	beq.n	8018e58 <phpalI14443p4_Sw_SetConfig+0x80>
            {
                if ((wValue & 0x00FFU) > PHPAL_I14443P4_CID_MAX)
 8018e3a:	883b      	ldrh	r3, [r7, #0]
 8018e3c:	b2db      	uxtb	r3, r3
 8018e3e:	2b0e      	cmp	r3, #14
 8018e40:	d902      	bls.n	8018e48 <phpalI14443p4_Sw_SetConfig+0x70>
                {
                    return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_ISO14443P4);
 8018e42:	f240 6321 	movw	r3, #1569	@ 0x621
 8018e46:	e04d      	b.n	8018ee4 <phpalI14443p4_Sw_SetConfig+0x10c>
                }
                pDataParams->bCidEnabled = 1;
 8018e48:	687b      	ldr	r3, [r7, #4]
 8018e4a:	2201      	movs	r2, #1
 8018e4c:	725a      	strb	r2, [r3, #9]
                pDataParams->bCid = (uint8_t)(wValue);
 8018e4e:	883b      	ldrh	r3, [r7, #0]
 8018e50:	b2da      	uxtb	r2, r3
 8018e52:	687b      	ldr	r3, [r7, #4]
 8018e54:	729a      	strb	r2, [r3, #10]
            {
                pDataParams->bCidEnabled = 0;
                pDataParams->bCid = 0;
            }

            break;
 8018e56:	e044      	b.n	8018ee2 <phpalI14443p4_Sw_SetConfig+0x10a>
                pDataParams->bCidEnabled = 0;
 8018e58:	687b      	ldr	r3, [r7, #4]
 8018e5a:	2200      	movs	r2, #0
 8018e5c:	725a      	strb	r2, [r3, #9]
                pDataParams->bCid = 0;
 8018e5e:	687b      	ldr	r3, [r7, #4]
 8018e60:	2200      	movs	r2, #0
 8018e62:	729a      	strb	r2, [r3, #10]
            break;
 8018e64:	e03d      	b.n	8018ee2 <phpalI14443p4_Sw_SetConfig+0x10a>
        }
    case PHPAL_I14443P4_CONFIG_NAD:
        {
            if (0U != (wValue & 0xFF00U))
 8018e66:	883b      	ldrh	r3, [r7, #0]
 8018e68:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8018e6c:	2b00      	cmp	r3, #0
 8018e6e:	d007      	beq.n	8018e80 <phpalI14443p4_Sw_SetConfig+0xa8>
            {
                pDataParams->bNadEnabled = 1;
 8018e70:	687b      	ldr	r3, [r7, #4]
 8018e72:	2201      	movs	r2, #1
 8018e74:	72da      	strb	r2, [r3, #11]
                pDataParams->bNad = (uint8_t)(wValue);
 8018e76:	883b      	ldrh	r3, [r7, #0]
 8018e78:	b2da      	uxtb	r2, r3
 8018e7a:	687b      	ldr	r3, [r7, #4]
 8018e7c:	731a      	strb	r2, [r3, #12]
            {
                pDataParams->bNadEnabled = 0;
                pDataParams->bNad = 0;
            }

            break;
 8018e7e:	e030      	b.n	8018ee2 <phpalI14443p4_Sw_SetConfig+0x10a>
                pDataParams->bNadEnabled = 0;
 8018e80:	687b      	ldr	r3, [r7, #4]
 8018e82:	2200      	movs	r2, #0
 8018e84:	72da      	strb	r2, [r3, #11]
                pDataParams->bNad = 0;
 8018e86:	687b      	ldr	r3, [r7, #4]
 8018e88:	2200      	movs	r2, #0
 8018e8a:	731a      	strb	r2, [r3, #12]
            break;
 8018e8c:	e029      	b.n	8018ee2 <phpalI14443p4_Sw_SetConfig+0x10a>
        }
    case PHPAL_I14443P4_CONFIG_FWI:
        {
            if (wValue > PHPAL_I14443P4_FWI_MAX)
 8018e8e:	883b      	ldrh	r3, [r7, #0]
 8018e90:	2b0e      	cmp	r3, #14
 8018e92:	d902      	bls.n	8018e9a <phpalI14443p4_Sw_SetConfig+0xc2>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_ISO14443P4);
 8018e94:	f240 6321 	movw	r3, #1569	@ 0x621
 8018e98:	e024      	b.n	8018ee4 <phpalI14443p4_Sw_SetConfig+0x10c>
            }
            pDataParams->bFwi = (uint8_t)(wValue);
 8018e9a:	883b      	ldrh	r3, [r7, #0]
 8018e9c:	b2da      	uxtb	r2, r3
 8018e9e:	687b      	ldr	r3, [r7, #4]
 8018ea0:	735a      	strb	r2, [r3, #13]
            break;
 8018ea2:	e01e      	b.n	8018ee2 <phpalI14443p4_Sw_SetConfig+0x10a>
        }
    case PHPAL_I14443P4_CONFIG_FSI:
        {
            if (((wValue >> 8U) > PHPAL_I14443P4_FRAMESIZE_MAX) ||
 8018ea4:	883b      	ldrh	r3, [r7, #0]
 8018ea6:	0a1b      	lsrs	r3, r3, #8
 8018ea8:	b29b      	uxth	r3, r3
 8018eaa:	2b0c      	cmp	r3, #12
 8018eac:	d803      	bhi.n	8018eb6 <phpalI14443p4_Sw_SetConfig+0xde>
                ((wValue & 0xFFU) > PHPAL_I14443P4_FRAMESIZE_MAX))
 8018eae:	883b      	ldrh	r3, [r7, #0]
 8018eb0:	b2db      	uxtb	r3, r3
            if (((wValue >> 8U) > PHPAL_I14443P4_FRAMESIZE_MAX) ||
 8018eb2:	2b0c      	cmp	r3, #12
 8018eb4:	d902      	bls.n	8018ebc <phpalI14443p4_Sw_SetConfig+0xe4>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_ISO14443P4);
 8018eb6:	f240 6321 	movw	r3, #1569	@ 0x621
 8018eba:	e013      	b.n	8018ee4 <phpalI14443p4_Sw_SetConfig+0x10c>
            }

            pDataParams->bFsdi = (uint8_t)(wValue >> 8U);
 8018ebc:	883b      	ldrh	r3, [r7, #0]
 8018ebe:	0a1b      	lsrs	r3, r3, #8
 8018ec0:	b29b      	uxth	r3, r3
 8018ec2:	b2da      	uxtb	r2, r3
 8018ec4:	687b      	ldr	r3, [r7, #4]
 8018ec6:	739a      	strb	r2, [r3, #14]
            pDataParams->bFsci = (uint8_t)(wValue);
 8018ec8:	883b      	ldrh	r3, [r7, #0]
 8018eca:	b2da      	uxtb	r2, r3
 8018ecc:	687b      	ldr	r3, [r7, #4]
 8018ece:	73da      	strb	r2, [r3, #15]
            break;
 8018ed0:	e007      	b.n	8018ee2 <phpalI14443p4_Sw_SetConfig+0x10a>
        }
    case PHPAL_I14443P4_CONFIG_MAXRETRYCOUNT:
        {
            pDataParams->bMaxRetryCount = (uint8_t)(wValue);
 8018ed2:	883b      	ldrh	r3, [r7, #0]
 8018ed4:	b2da      	uxtb	r2, r3
 8018ed6:	687b      	ldr	r3, [r7, #4]
 8018ed8:	745a      	strb	r2, [r3, #17]
            break;
 8018eda:	e002      	b.n	8018ee2 <phpalI14443p4_Sw_SetConfig+0x10a>
        }
    default:
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_PARAMETER, PH_COMP_PAL_ISO14443P4);
 8018edc:	f240 6323 	movw	r3, #1571	@ 0x623
 8018ee0:	e000      	b.n	8018ee4 <phpalI14443p4_Sw_SetConfig+0x10c>
        }
    }

    return PH_ERR_SUCCESS;
 8018ee2:	2300      	movs	r3, #0
}
 8018ee4:	4618      	mov	r0, r3
 8018ee6:	370c      	adds	r7, #12
 8018ee8:	46bd      	mov	sp, r7
 8018eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018eee:	4770      	bx	lr

08018ef0 <phpalI14443p4a_Sw_Init>:
phStatus_t phpalI14443p4a_Sw_Init(
                                  phpalI14443p4a_Sw_DataParams_t * pDataParams,
                                  uint16_t wSizeOfDataParams,
                                  void * pHalDataParams
                                  )
{
 8018ef0:	b480      	push	{r7}
 8018ef2:	b085      	sub	sp, #20
 8018ef4:	af00      	add	r7, sp, #0
 8018ef6:	60f8      	str	r0, [r7, #12]
 8018ef8:	460b      	mov	r3, r1
 8018efa:	607a      	str	r2, [r7, #4]
 8018efc:	817b      	strh	r3, [r7, #10]
    if (sizeof(phpalI14443p4a_Sw_DataParams_t) != wSizeOfDataParams)
 8018efe:	897b      	ldrh	r3, [r7, #10]
 8018f00:	2b14      	cmp	r3, #20
 8018f02:	d002      	beq.n	8018f0a <phpalI14443p4a_Sw_Init+0x1a>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_PAL_ISO14443P4A);
 8018f04:	f44f 63a4 	mov.w	r3, #1312	@ 0x520
 8018f08:	e032      	b.n	8018f70 <phpalI14443p4a_Sw_Init+0x80>
    }
    PH_ASSERT_NULL (pDataParams);
 8018f0a:	68fb      	ldr	r3, [r7, #12]
 8018f0c:	2b00      	cmp	r3, #0
 8018f0e:	d101      	bne.n	8018f14 <phpalI14443p4a_Sw_Init+0x24>
 8018f10:	2321      	movs	r3, #33	@ 0x21
 8018f12:	e02d      	b.n	8018f70 <phpalI14443p4a_Sw_Init+0x80>
    PH_ASSERT_NULL (pHalDataParams);
 8018f14:	687b      	ldr	r3, [r7, #4]
 8018f16:	2b00      	cmp	r3, #0
 8018f18:	d101      	bne.n	8018f1e <phpalI14443p4a_Sw_Init+0x2e>
 8018f1a:	2321      	movs	r3, #33	@ 0x21
 8018f1c:	e028      	b.n	8018f70 <phpalI14443p4a_Sw_Init+0x80>

    /* init private data */
    pDataParams->wId            = PH_COMP_PAL_ISO14443P4A | PHPAL_I14443P4A_SW_ID;
 8018f1e:	68fb      	ldr	r3, [r7, #12]
 8018f20:	f240 5201 	movw	r2, #1281	@ 0x501
 8018f24:	801a      	strh	r2, [r3, #0]
    pDataParams->pHalDataParams = pHalDataParams;
 8018f26:	68fb      	ldr	r3, [r7, #12]
 8018f28:	687a      	ldr	r2, [r7, #4]
 8018f2a:	605a      	str	r2, [r3, #4]
    pDataParams->bCidSupported  = PH_OFF;
 8018f2c:	68fb      	ldr	r3, [r7, #12]
 8018f2e:	2200      	movs	r2, #0
 8018f30:	721a      	strb	r2, [r3, #8]
    pDataParams->bNadSupported  = PH_OFF;
 8018f32:	68fb      	ldr	r3, [r7, #12]
 8018f34:	2200      	movs	r2, #0
 8018f36:	725a      	strb	r2, [r3, #9]
    pDataParams->bCid           = 0x00;
 8018f38:	68fb      	ldr	r3, [r7, #12]
 8018f3a:	2200      	movs	r2, #0
 8018f3c:	729a      	strb	r2, [r3, #10]
    pDataParams->bBitRateCaps   = 0x00;
 8018f3e:	68fb      	ldr	r3, [r7, #12]
 8018f40:	2200      	movs	r2, #0
 8018f42:	72da      	strb	r2, [r3, #11]
    pDataParams->bFwi           = PHPAL_I14443P4A_SW_FWI_DEFAULT;
 8018f44:	68fb      	ldr	r3, [r7, #12]
 8018f46:	2204      	movs	r2, #4
 8018f48:	731a      	strb	r2, [r3, #12]
    pDataParams->bFsci          = PHPAL_I14443P4A_SW_FSCI_DEFAULT;
 8018f4a:	68fb      	ldr	r3, [r7, #12]
 8018f4c:	2202      	movs	r2, #2
 8018f4e:	735a      	strb	r2, [r3, #13]
    pDataParams->bFsdi          = 0x00;
 8018f50:	68fb      	ldr	r3, [r7, #12]
 8018f52:	2200      	movs	r2, #0
 8018f54:	739a      	strb	r2, [r3, #14]
    pDataParams->bDri           = 0x00;
 8018f56:	68fb      	ldr	r3, [r7, #12]
 8018f58:	2200      	movs	r2, #0
 8018f5a:	73da      	strb	r2, [r3, #15]
    pDataParams->bDsi           = 0x00;
 8018f5c:	68fb      	ldr	r3, [r7, #12]
 8018f5e:	2200      	movs	r2, #0
 8018f60:	741a      	strb	r2, [r3, #16]
    pDataParams->bOpeMode       = RD_LIB_MODE_NFC;
 8018f62:	68fb      	ldr	r3, [r7, #12]
 8018f64:	2202      	movs	r2, #2
 8018f66:	745a      	strb	r2, [r3, #17]
    pDataParams->bRetryCount    = PHPAL_I14443P4A_RATS_RETRY_MAX;
 8018f68:	68fb      	ldr	r3, [r7, #12]
 8018f6a:	2201      	movs	r2, #1
 8018f6c:	749a      	strb	r2, [r3, #18]

    return PH_ERR_SUCCESS;
 8018f6e:	2300      	movs	r3, #0
}
 8018f70:	4618      	mov	r0, r3
 8018f72:	3714      	adds	r7, #20
 8018f74:	46bd      	mov	sp, r7
 8018f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018f7a:	4770      	bx	lr

08018f7c <phpalI14443p4a_Sw_SetConfig>:
phStatus_t phpalI14443p4a_Sw_SetConfig(
                                       phpalI14443p4a_Sw_DataParams_t * pDataParams,
                                       uint16_t wConfig,
                                       uint16_t wValue
                                     )
{
 8018f7c:	b480      	push	{r7}
 8018f7e:	b083      	sub	sp, #12
 8018f80:	af00      	add	r7, sp, #0
 8018f82:	6078      	str	r0, [r7, #4]
 8018f84:	460b      	mov	r3, r1
 8018f86:	807b      	strh	r3, [r7, #2]
 8018f88:	4613      	mov	r3, r2
 8018f8a:	803b      	strh	r3, [r7, #0]
   switch (wConfig)
 8018f8c:	887b      	ldrh	r3, [r7, #2]
 8018f8e:	2b01      	cmp	r3, #1
 8018f90:	d002      	beq.n	8018f98 <phpalI14443p4a_Sw_SetConfig+0x1c>
 8018f92:	2b02      	cmp	r3, #2
 8018f94:	d005      	beq.n	8018fa2 <phpalI14443p4a_Sw_SetConfig+0x26>
 8018f96:	e014      	b.n	8018fc2 <phpalI14443p4a_Sw_SetConfig+0x46>
   {
   /* Emvco: To Define Running Mode for RdLib: Either NFC, EMVCO or ISO */
   case PHPAL_I14443P4A_CONFIG_OPE_MODE:
   {
      pDataParams->bOpeMode = (uint8_t)wValue;
 8018f98:	883b      	ldrh	r3, [r7, #0]
 8018f9a:	b2da      	uxtb	r2, r3
 8018f9c:	687b      	ldr	r3, [r7, #4]
 8018f9e:	745a      	strb	r2, [r3, #17]
      break;
 8018fa0:	e012      	b.n	8018fc8 <phpalI14443p4a_Sw_SetConfig+0x4c>
   }

   case PHPAL_I14443P4A_CONFIG_RATS_RETRY_COUNT:
   {
      if(!(((wValue & 0xFFU) == PHPAL_I14443P4A_RATS_RETRY_MIN) ||
 8018fa2:	883b      	ldrh	r3, [r7, #0]
 8018fa4:	b2db      	uxtb	r3, r3
 8018fa6:	2b00      	cmp	r3, #0
 8018fa8:	d006      	beq.n	8018fb8 <phpalI14443p4a_Sw_SetConfig+0x3c>
                  ((wValue & 0xFFU) == PHPAL_I14443P4A_RATS_RETRY_MAX)))
 8018faa:	883b      	ldrh	r3, [r7, #0]
 8018fac:	b2db      	uxtb	r3, r3
      if(!(((wValue & 0xFFU) == PHPAL_I14443P4A_RATS_RETRY_MIN) ||
 8018fae:	2b01      	cmp	r3, #1
 8018fb0:	d002      	beq.n	8018fb8 <phpalI14443p4a_Sw_SetConfig+0x3c>
      {
         return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_ISO14443P4A);
 8018fb2:	f240 5321 	movw	r3, #1313	@ 0x521
 8018fb6:	e008      	b.n	8018fca <phpalI14443p4a_Sw_SetConfig+0x4e>
      }

      pDataParams->bRetryCount = (uint8_t)wValue;
 8018fb8:	883b      	ldrh	r3, [r7, #0]
 8018fba:	b2da      	uxtb	r2, r3
 8018fbc:	687b      	ldr	r3, [r7, #4]
 8018fbe:	749a      	strb	r2, [r3, #18]
      break;
 8018fc0:	e002      	b.n	8018fc8 <phpalI14443p4a_Sw_SetConfig+0x4c>
   }

   default:
      return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_PARAMETER, PH_COMP_PAL_ISO14443P4A);
 8018fc2:	f240 5323 	movw	r3, #1315	@ 0x523
 8018fc6:	e000      	b.n	8018fca <phpalI14443p4a_Sw_SetConfig+0x4e>
   }

   return PH_ERR_SUCCESS;
 8018fc8:	2300      	movs	r3, #0
}
 8018fca:	4618      	mov	r0, r3
 8018fcc:	370c      	adds	r7, #12
 8018fce:	46bd      	mov	sp, r7
 8018fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018fd4:	4770      	bx	lr
	...

08018fd8 <phpalI14443p4a_Sw_GetConfig>:
phStatus_t phpalI14443p4a_Sw_GetConfig(
                                       phpalI14443p4a_Sw_DataParams_t * pDataParams,
                                       uint16_t wConfig,
                                       uint16_t *pValue
                                     )
{
 8018fd8:	b480      	push	{r7}
 8018fda:	b085      	sub	sp, #20
 8018fdc:	af00      	add	r7, sp, #0
 8018fde:	60f8      	str	r0, [r7, #12]
 8018fe0:	460b      	mov	r3, r1
 8018fe2:	607a      	str	r2, [r7, #4]
 8018fe4:	817b      	strh	r3, [r7, #10]
    switch (wConfig)
 8018fe6:	897b      	ldrh	r3, [r7, #10]
 8018fe8:	3b01      	subs	r3, #1
 8018fea:	2b03      	cmp	r3, #3
 8018fec:	d822      	bhi.n	8019034 <phpalI14443p4a_Sw_GetConfig+0x5c>
 8018fee:	a201      	add	r2, pc, #4	@ (adr r2, 8018ff4 <phpalI14443p4a_Sw_GetConfig+0x1c>)
 8018ff0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018ff4:	08019005 	.word	0x08019005
 8018ff8:	08019011 	.word	0x08019011
 8018ffc:	0801901d 	.word	0x0801901d
 8019000:	08019029 	.word	0x08019029
    {
    case PHPAL_I14443P4A_CONFIG_OPE_MODE:
        *pValue = (uint16_t)pDataParams->bOpeMode;
 8019004:	68fb      	ldr	r3, [r7, #12]
 8019006:	7c5b      	ldrb	r3, [r3, #17]
 8019008:	461a      	mov	r2, r3
 801900a:	687b      	ldr	r3, [r7, #4]
 801900c:	801a      	strh	r2, [r3, #0]
        break;
 801900e:	e014      	b.n	801903a <phpalI14443p4a_Sw_GetConfig+0x62>

    case PHPAL_I14443P4A_CONFIG_RATS_RETRY_COUNT:
        *pValue = (uint16_t)pDataParams->bRetryCount;
 8019010:	68fb      	ldr	r3, [r7, #12]
 8019012:	7c9b      	ldrb	r3, [r3, #18]
 8019014:	461a      	mov	r2, r3
 8019016:	687b      	ldr	r3, [r7, #4]
 8019018:	801a      	strh	r2, [r3, #0]
        break;
 801901a:	e00e      	b.n	801903a <phpalI14443p4a_Sw_GetConfig+0x62>

    case PHPAL_I14443P4A_CONFIG_DRI:
        *pValue = (uint16_t)pDataParams->bDri;
 801901c:	68fb      	ldr	r3, [r7, #12]
 801901e:	7bdb      	ldrb	r3, [r3, #15]
 8019020:	461a      	mov	r2, r3
 8019022:	687b      	ldr	r3, [r7, #4]
 8019024:	801a      	strh	r2, [r3, #0]
        break;
 8019026:	e008      	b.n	801903a <phpalI14443p4a_Sw_GetConfig+0x62>

    case PHPAL_I14443P4A_CONFIG_DSI:
        *pValue = (uint16_t)pDataParams->bDsi;
 8019028:	68fb      	ldr	r3, [r7, #12]
 801902a:	7c1b      	ldrb	r3, [r3, #16]
 801902c:	461a      	mov	r2, r3
 801902e:	687b      	ldr	r3, [r7, #4]
 8019030:	801a      	strh	r2, [r3, #0]
        break;
 8019032:	e002      	b.n	801903a <phpalI14443p4a_Sw_GetConfig+0x62>

    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_PARAMETER, PH_COMP_PAL_ISO14443P4A);
 8019034:	f240 5323 	movw	r3, #1315	@ 0x523
 8019038:	e000      	b.n	801903c <phpalI14443p4a_Sw_GetConfig+0x64>
    }

    return PH_ERR_SUCCESS;
 801903a:	2300      	movs	r3, #0
}
 801903c:	4618      	mov	r0, r3
 801903e:	3714      	adds	r7, #20
 8019040:	46bd      	mov	sp, r7
 8019042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019046:	4770      	bx	lr

08019048 <phpalI14443p4a_Sw_Rats>:
                                  phpalI14443p4a_Sw_DataParams_t * pDataParams,
                                  uint8_t bFsdi,
                                  uint8_t bCid,
                                  uint8_t * pAts
                                  )
{
 8019048:	b5b0      	push	{r4, r5, r7, lr}
 801904a:	b08e      	sub	sp, #56	@ 0x38
 801904c:	af02      	add	r7, sp, #8
 801904e:	60f8      	str	r0, [r7, #12]
 8019050:	607b      	str	r3, [r7, #4]
 8019052:	460b      	mov	r3, r1
 8019054:	72fb      	strb	r3, [r7, #11]
 8019056:	4613      	mov	r3, r2
 8019058:	72bb      	strb	r3, [r7, #10]
    phStatus_t  PH_MEMLOC_REM status;
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_MEMLOC_REM cmd[2];
    uint16_t    PH_MEMLOC_REM wCmdLength = 0;
 801905a:	2300      	movs	r3, #0
 801905c:	84fb      	strh	r3, [r7, #38]	@ 0x26
    uint8_t     PH_MEMLOC_REM bAtsIndex;
    uint8_t     PH_MEMLOC_REM bSfgi;
    uint32_t    PH_MEMLOC_REM dwSfgt;
    uint32_t    PH_MEMLOC_REM dwFwt;
    float32_t   PH_MEMLOC_REM fDelay;
    uint8_t *   PH_MEMLOC_REM pResp = NULL;
 801905e:	2300      	movs	r3, #0
 8019060:	617b      	str	r3, [r7, #20]
    uint16_t    PH_MEMLOC_REM wRespLength = 0;
 8019062:	2300      	movs	r3, #0
 8019064:	827b      	strh	r3, [r7, #18]

    /* Parameter check */
    if(pDataParams->bOpeMode != RD_LIB_MODE_NFC)
 8019066:	68fb      	ldr	r3, [r7, #12]
 8019068:	7c5b      	ldrb	r3, [r3, #17]
 801906a:	2b02      	cmp	r3, #2
 801906c:	d012      	beq.n	8019094 <phpalI14443p4a_Sw_Rats+0x4c>
    {
        if ((bFsdi > PHPAL_I14443P4A_FRAMESIZE_MAX) || (bCid > 14U))
 801906e:	7afb      	ldrb	r3, [r7, #11]
 8019070:	2b0c      	cmp	r3, #12
 8019072:	d802      	bhi.n	801907a <phpalI14443p4a_Sw_Rats+0x32>
 8019074:	7abb      	ldrb	r3, [r7, #10]
 8019076:	2b0e      	cmp	r3, #14
 8019078:	d902      	bls.n	8019080 <phpalI14443p4a_Sw_Rats+0x38>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_ISO14443P4A);
 801907a:	f240 5321 	movw	r3, #1313	@ 0x521
 801907e:	e2c5      	b.n	801960c <phpalI14443p4a_Sw_Rats+0x5c4>
        }
        if ((bFsdi < PHPAL_I14443P4A_EMVCO_FRAMESIZE_MIN) && (pDataParams->bOpeMode == RD_LIB_MODE_EMVCO))
 8019080:	7afb      	ldrb	r3, [r7, #11]
 8019082:	2b07      	cmp	r3, #7
 8019084:	d80f      	bhi.n	80190a6 <phpalI14443p4a_Sw_Rats+0x5e>
 8019086:	68fb      	ldr	r3, [r7, #12]
 8019088:	7c5b      	ldrb	r3, [r3, #17]
 801908a:	2b01      	cmp	r3, #1
 801908c:	d10b      	bne.n	80190a6 <phpalI14443p4a_Sw_Rats+0x5e>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_ISO14443P4A);
 801908e:	f240 5321 	movw	r3, #1313	@ 0x521
 8019092:	e2bb      	b.n	801960c <phpalI14443p4a_Sw_Rats+0x5c4>
        }
    }
    else
    {
        if ((bFsdi > PHPAL_I14443P4A_NFC_FRAMESIZE_MAX) || (bCid > 14U))
 8019094:	7afb      	ldrb	r3, [r7, #11]
 8019096:	2b08      	cmp	r3, #8
 8019098:	d802      	bhi.n	80190a0 <phpalI14443p4a_Sw_Rats+0x58>
 801909a:	7abb      	ldrb	r3, [r7, #10]
 801909c:	2b0e      	cmp	r3, #14
 801909e:	d902      	bls.n	80190a6 <phpalI14443p4a_Sw_Rats+0x5e>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_ISO14443P4A);
 80190a0:	f240 5321 	movw	r3, #1313	@ 0x521
 80190a4:	e2b2      	b.n	801960c <phpalI14443p4a_Sw_Rats+0x5c4>
        }
    }

    /* Set Activation timeout */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 80190a6:	68fb      	ldr	r3, [r7, #12]
 80190a8:	685b      	ldr	r3, [r3, #4]
 80190aa:	f241 42e2 	movw	r2, #5346	@ 0x14e2
 80190ae:	210d      	movs	r1, #13
 80190b0:	4618      	mov	r0, r3
 80190b2:	f7f7 fa41 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 80190b6:	4603      	mov	r3, r0
 80190b8:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80190ba:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80190bc:	2b00      	cmp	r3, #0
 80190be:	d001      	beq.n	80190c4 <phpalI14443p4a_Sw_Rats+0x7c>
 80190c0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80190c2:	e2a3      	b.n	801960c <phpalI14443p4a_Sw_Rats+0x5c4>
        pDataParams->pHalDataParams,
        PHHAL_HW_CONFIG_TIMEOUT_VALUE_US,
        PHPAL_I14443P4A_SW_FWT_ACTIVATION_US + PHPAL_I14443P4A_SW_EXT_TIME_US));

    /* Send Rats command */
    cmd[0] = PHPAL_I14443P4A_SW_RATS;
 80190c4:	23e0      	movs	r3, #224	@ 0xe0
 80190c6:	763b      	strb	r3, [r7, #24]
    cmd[1] = (uint8_t)(((bFsdi << 4U) & 0xF0U) | (bCid & 0x0FU));
 80190c8:	7afb      	ldrb	r3, [r7, #11]
 80190ca:	011b      	lsls	r3, r3, #4
 80190cc:	b2da      	uxtb	r2, r3
 80190ce:	7abb      	ldrb	r3, [r7, #10]
 80190d0:	f003 030f 	and.w	r3, r3, #15
 80190d4:	b2db      	uxtb	r3, r3
 80190d6:	4313      	orrs	r3, r2
 80190d8:	b2db      	uxtb	r3, r3
 80190da:	767b      	strb	r3, [r7, #25]

    status = phhalHw_Exchange(
 80190dc:	68fb      	ldr	r3, [r7, #12]
 80190de:	6858      	ldr	r0, [r3, #4]
 80190e0:	f107 0218 	add.w	r2, r7, #24
 80190e4:	f107 0312 	add.w	r3, r7, #18
 80190e8:	9301      	str	r3, [sp, #4]
 80190ea:	f107 0314 	add.w	r3, r7, #20
 80190ee:	9300      	str	r3, [sp, #0]
 80190f0:	2302      	movs	r3, #2
 80190f2:	2100      	movs	r1, #0
 80190f4:	f7f6 fe68 	bl	800fdc8 <phhalHw_Pn5180_Exchange>
 80190f8:	4603      	mov	r3, r0
 80190fa:	85fb      	strh	r3, [r7, #46]	@ 0x2e
        &wRespLength);

    /* check and perform re-transmission of RATS in case of Transmission or Timeout error
     * Nfc Digital Specification ver 1.1, Req 13.7.1.1
     */
    bAtsIndex = pDataParams->bRetryCount;
 80190fc:	68fb      	ldr	r3, [r7, #12]
 80190fe:	7c9b      	ldrb	r3, [r3, #18]
 8019100:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    while((bAtsIndex > 0U) && (PH_ERR_SUCCESS != (status & PH_ERR_MASK)))
 8019104:	e031      	b.n	801916a <phpalI14443p4a_Sw_Rats+0x122>
    {
        /* Return error other than Timeout or Noise Error */
        if (pDataParams->bOpeMode == RD_LIB_MODE_EMVCO)
 8019106:	68fb      	ldr	r3, [r7, #12]
 8019108:	7c5b      	ldrb	r3, [r3, #17]
 801910a:	2b01      	cmp	r3, #1
 801910c:	d118      	bne.n	8019140 <phpalI14443p4a_Sw_Rats+0xf8>
        {
            if((((status & PH_ERR_MASK) == PH_ERR_IO_TIMEOUT) || ((status & PH_ERR_MASK) == PH_ERR_NOISE_ERROR)))
 801910e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8019110:	b2db      	uxtb	r3, r3
 8019112:	2b01      	cmp	r3, #1
 8019114:	d003      	beq.n	801911e <phpalI14443p4a_Sw_Rats+0xd6>
 8019116:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8019118:	b2db      	uxtb	r3, r3
 801911a:	2b11      	cmp	r3, #17
 801911c:	d10e      	bne.n	801913c <phpalI14443p4a_Sw_Rats+0xf4>
            {
                /* Wait for at least Tmin retransmission delay. */
                PH_CHECK_SUCCESS_FCT(status, phhalHw_Wait(
 801911e:	68fb      	ldr	r3, [r7, #12]
 8019120:	685b      	ldr	r3, [r3, #4]
 8019122:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8019126:	2100      	movs	r1, #0
 8019128:	4618      	mov	r0, r3
 801912a:	f7f7 f949 	bl	80103c0 <phhalHw_Pn5180_Wait>
 801912e:	4603      	mov	r3, r0
 8019130:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8019132:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8019134:	2b00      	cmp	r3, #0
 8019136:	d003      	beq.n	8019140 <phpalI14443p4a_Sw_Rats+0xf8>
 8019138:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801913a:	e267      	b.n	801960c <phpalI14443p4a_Sw_Rats+0x5c4>
                    PHHAL_HW_TIME_MICROSECONDS,
                    PH_NXPNFCRDLIB_CONFIG_EMVCO_DEFAULT_RETRANSMISSION));
            }
            else
            {
                return status;
 801913c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801913e:	e265      	b.n	801960c <phpalI14443p4a_Sw_Rats+0x5c4>
            }
        }

        /* Emvco: case_id TA313, TA307_X, TA306_10-15, TA340_1 */
        status = phhalHw_Exchange(
 8019140:	68fb      	ldr	r3, [r7, #12]
 8019142:	6858      	ldr	r0, [r3, #4]
 8019144:	f107 0218 	add.w	r2, r7, #24
 8019148:	f107 0312 	add.w	r3, r7, #18
 801914c:	9301      	str	r3, [sp, #4]
 801914e:	f107 0314 	add.w	r3, r7, #20
 8019152:	9300      	str	r3, [sp, #0]
 8019154:	2302      	movs	r3, #2
 8019156:	2100      	movs	r1, #0
 8019158:	f7f6 fe36 	bl	800fdc8 <phhalHw_Pn5180_Exchange>
 801915c:	4603      	mov	r3, r0
 801915e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
            cmd,
            2,
            &pResp,
            &wRespLength);

        bAtsIndex--;
 8019160:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8019164:	3b01      	subs	r3, #1
 8019166:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    while((bAtsIndex > 0U) && (PH_ERR_SUCCESS != (status & PH_ERR_MASK)))
 801916a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 801916e:	2b00      	cmp	r3, #0
 8019170:	d003      	beq.n	801917a <phpalI14443p4a_Sw_Rats+0x132>
 8019172:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8019174:	b2db      	uxtb	r3, r3
 8019176:	2b00      	cmp	r3, #0
 8019178:	d1c5      	bne.n	8019106 <phpalI14443p4a_Sw_Rats+0xbe>
    }

    if ((status & PH_ERR_MASK) == PH_ERR_SUCCESS)
 801917a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801917c:	b2db      	uxtb	r3, r3
 801917e:	2b00      	cmp	r3, #0
 8019180:	f040 81c5 	bne.w	801950e <phpalI14443p4a_Sw_Rats+0x4c6>
    {
        /* Check for protocol error */
        if (((uint8_t)wRespLength != pResp[0]) || (wRespLength < 1U))
 8019184:	8a7b      	ldrh	r3, [r7, #18]
 8019186:	b2da      	uxtb	r2, r3
 8019188:	697b      	ldr	r3, [r7, #20]
 801918a:	781b      	ldrb	r3, [r3, #0]
 801918c:	429a      	cmp	r2, r3
 801918e:	d102      	bne.n	8019196 <phpalI14443p4a_Sw_Rats+0x14e>
 8019190:	8a7b      	ldrh	r3, [r7, #18]
 8019192:	2b00      	cmp	r3, #0
 8019194:	d102      	bne.n	801919c <phpalI14443p4a_Sw_Rats+0x154>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P4A);
 8019196:	f240 5306 	movw	r3, #1286	@ 0x506
 801919a:	e237      	b.n	801960c <phpalI14443p4a_Sw_Rats+0x5c4>
        }

        /* Copy ATS buffer */
        (void)memcpy(pAts, pResp, wRespLength);
 801919c:	697b      	ldr	r3, [r7, #20]
 801919e:	8a7a      	ldrh	r2, [r7, #18]
 80191a0:	4619      	mov	r1, r3
 80191a2:	6878      	ldr	r0, [r7, #4]
 80191a4:	f009 fac5 	bl	8022732 <memcpy>

        /* Set default values */
        if (pDataParams->bOpeMode != RD_LIB_MODE_ISO)
 80191a8:	68fb      	ldr	r3, [r7, #12]
 80191aa:	7c5b      	ldrb	r3, [r3, #17]
 80191ac:	2b03      	cmp	r3, #3
 80191ae:	d006      	beq.n	80191be <phpalI14443p4a_Sw_Rats+0x176>
        {
            pDataParams->bCidSupported = PH_OFF;
 80191b0:	68fb      	ldr	r3, [r7, #12]
 80191b2:	2200      	movs	r2, #0
 80191b4:	721a      	strb	r2, [r3, #8]
            pDataParams->bCid          = 0x00;
 80191b6:	68fb      	ldr	r3, [r7, #12]
 80191b8:	2200      	movs	r2, #0
 80191ba:	729a      	strb	r2, [r3, #10]
 80191bc:	e005      	b.n	80191ca <phpalI14443p4a_Sw_Rats+0x182>
        }
        else
        {
            pDataParams->bCidSupported  = PH_ON;
 80191be:	68fb      	ldr	r3, [r7, #12]
 80191c0:	2201      	movs	r2, #1
 80191c2:	721a      	strb	r2, [r3, #8]
            pDataParams->bCid           = bCid;
 80191c4:	68fb      	ldr	r3, [r7, #12]
 80191c6:	7aba      	ldrb	r2, [r7, #10]
 80191c8:	729a      	strb	r2, [r3, #10]
        }
        pDataParams->bNadSupported  = PH_OFF;
 80191ca:	68fb      	ldr	r3, [r7, #12]
 80191cc:	2200      	movs	r2, #0
 80191ce:	725a      	strb	r2, [r3, #9]
        pDataParams->bBitRateCaps   = 0x00;
 80191d0:	68fb      	ldr	r3, [r7, #12]
 80191d2:	2200      	movs	r2, #0
 80191d4:	72da      	strb	r2, [r3, #11]
        pDataParams->bFwi           = PHPAL_I14443P4A_SW_FWI_DEFAULT;
 80191d6:	68fb      	ldr	r3, [r7, #12]
 80191d8:	2204      	movs	r2, #4
 80191da:	731a      	strb	r2, [r3, #12]
        pDataParams->bFsdi          = bFsdi;
 80191dc:	68fb      	ldr	r3, [r7, #12]
 80191de:	7afa      	ldrb	r2, [r7, #11]
 80191e0:	739a      	strb	r2, [r3, #14]
        pDataParams->bFsci          = PHPAL_I14443P4A_SW_FSCI_DEFAULT;
 80191e2:	68fb      	ldr	r3, [r7, #12]
 80191e4:	2202      	movs	r2, #2
 80191e6:	735a      	strb	r2, [r3, #13]
        pDataParams->bDri           = 0x00;
 80191e8:	68fb      	ldr	r3, [r7, #12]
 80191ea:	2200      	movs	r2, #0
 80191ec:	73da      	strb	r2, [r3, #15]
        pDataParams->bDsi           = 0x00;
 80191ee:	68fb      	ldr	r3, [r7, #12]
 80191f0:	2200      	movs	r2, #0
 80191f2:	741a      	strb	r2, [r3, #16]
        bSfgi                       = PHPAL_I14443P4A_SW_SFGI_DEFAULT;
 80191f4:	2300      	movs	r3, #0
 80191f6:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c

        /* Retrieve ATS information */
        /* Start parsing with T0 byte */
        bAtsIndex = PHPAL_I14443P4A_SW_ATS_T0;
 80191fa:	2301      	movs	r3, #1
 80191fc:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

        /* Parse T0/TA/TB/TC */
        if (wRespLength > 1U)
 8019200:	8a7b      	ldrh	r3, [r7, #18]
 8019202:	2b01      	cmp	r3, #1
 8019204:	f240 80ba 	bls.w	801937c <phpalI14443p4a_Sw_Rats+0x334>
        {
            /* Parse T0 */
            pDataParams->bFsci = pAts[bAtsIndex] & 0x0FU;
 8019208:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 801920c:	687a      	ldr	r2, [r7, #4]
 801920e:	4413      	add	r3, r2
 8019210:	781b      	ldrb	r3, [r3, #0]
 8019212:	f003 030f 	and.w	r3, r3, #15
 8019216:	b2da      	uxtb	r2, r3
 8019218:	68fb      	ldr	r3, [r7, #12]
 801921a:	735a      	strb	r2, [r3, #13]
            if(pDataParams->bOpeMode != RD_LIB_MODE_NFC)
 801921c:	68fb      	ldr	r3, [r7, #12]
 801921e:	7c5b      	ldrb	r3, [r3, #17]
 8019220:	2b02      	cmp	r3, #2
 8019222:	d007      	beq.n	8019234 <phpalI14443p4a_Sw_Rats+0x1ec>
            {
                if (pDataParams->bFsci > PHPAL_I14443P4A_FRAMESIZE_MAX)
 8019224:	68fb      	ldr	r3, [r7, #12]
 8019226:	7b5b      	ldrb	r3, [r3, #13]
 8019228:	2b0c      	cmp	r3, #12
 801922a:	d90a      	bls.n	8019242 <phpalI14443p4a_Sw_Rats+0x1fa>
                {
                    pDataParams->bFsci = PHPAL_I14443P4A_FRAMESIZE_MAX;
 801922c:	68fb      	ldr	r3, [r7, #12]
 801922e:	220c      	movs	r2, #12
 8019230:	735a      	strb	r2, [r3, #13]
 8019232:	e006      	b.n	8019242 <phpalI14443p4a_Sw_Rats+0x1fa>
                }
            }
            else
            {   /* Nfc: Digital Specification Ver 1.1 Table 59 */
                if (pDataParams->bFsci > PHPAL_I14443P4A_NFC_FRAMESIZE_MAX)
 8019234:	68fb      	ldr	r3, [r7, #12]
 8019236:	7b5b      	ldrb	r3, [r3, #13]
 8019238:	2b08      	cmp	r3, #8
 801923a:	d902      	bls.n	8019242 <phpalI14443p4a_Sw_Rats+0x1fa>
                {
                    pDataParams->bFsci = PHPAL_I14443P4A_NFC_FRAMESIZE_MAX;
 801923c:	68fb      	ldr	r3, [r7, #12]
 801923e:	2208      	movs	r2, #8
 8019240:	735a      	strb	r2, [r3, #13]
                }
            }

            bAtsIndex++;
 8019242:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8019246:	3301      	adds	r3, #1
 8019248:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

            /* Parse TA(1) */
            if (0U != (pAts[PHPAL_I14443P4A_SW_ATS_T0] & PHPAL_I14443P4A_SW_ATS_TA1_PRESENT))
 801924c:	687b      	ldr	r3, [r7, #4]
 801924e:	3301      	adds	r3, #1
 8019250:	781b      	ldrb	r3, [r3, #0]
 8019252:	f003 0310 	and.w	r3, r3, #16
 8019256:	2b00      	cmp	r3, #0
 8019258:	d021      	beq.n	801929e <phpalI14443p4a_Sw_Rats+0x256>
            {
                /* Check for protocol error */
                if (wRespLength <= bAtsIndex)
 801925a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 801925e:	b29a      	uxth	r2, r3
 8019260:	8a7b      	ldrh	r3, [r7, #18]
 8019262:	429a      	cmp	r2, r3
 8019264:	d302      	bcc.n	801926c <phpalI14443p4a_Sw_Rats+0x224>
                {
                    return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P4A);
 8019266:	f240 5306 	movw	r3, #1286	@ 0x506
 801926a:	e1cf      	b.n	801960c <phpalI14443p4a_Sw_Rats+0x5c4>
                }

                /* Check for RFU bit b4 (b4 shall be 0; 1 is RFU) */
                if(0U != (pAts[bAtsIndex] & 0x08U))
 801926c:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8019270:	687a      	ldr	r2, [r7, #4]
 8019272:	4413      	add	r3, r2
 8019274:	781b      	ldrb	r3, [r3, #0]
 8019276:	f003 0308 	and.w	r3, r3, #8
 801927a:	2b00      	cmp	r3, #0
 801927c:	d003      	beq.n	8019286 <phpalI14443p4a_Sw_Rats+0x23e>
                {
                    /* Only 106 kbps in both direction */
                    pDataParams->bBitRateCaps = 0x00;
 801927e:	68fb      	ldr	r3, [r7, #12]
 8019280:	2200      	movs	r2, #0
 8019282:	72da      	strb	r2, [r3, #11]
 8019284:	e006      	b.n	8019294 <phpalI14443p4a_Sw_Rats+0x24c>
                }
                else
                {
                    /* Store Bit rate capabilities */
                    pDataParams->bBitRateCaps = pAts[bAtsIndex];
 8019286:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 801928a:	687a      	ldr	r2, [r7, #4]
 801928c:	4413      	add	r3, r2
 801928e:	781a      	ldrb	r2, [r3, #0]
 8019290:	68fb      	ldr	r3, [r7, #12]
 8019292:	72da      	strb	r2, [r3, #11]
                }

                bAtsIndex++;
 8019294:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8019298:	3301      	adds	r3, #1
 801929a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
            }

            /* Parse TB(1) */
            if (0U != (pAts[PHPAL_I14443P4A_SW_ATS_T0] & PHPAL_I14443P4A_SW_ATS_TB1_PRESENT))
 801929e:	687b      	ldr	r3, [r7, #4]
 80192a0:	3301      	adds	r3, #1
 80192a2:	781b      	ldrb	r3, [r3, #0]
 80192a4:	f003 0320 	and.w	r3, r3, #32
 80192a8:	2b00      	cmp	r3, #0
 80192aa:	d02d      	beq.n	8019308 <phpalI14443p4a_Sw_Rats+0x2c0>
            {
                /* Check for protocol error */
                if (wRespLength <= bAtsIndex)
 80192ac:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80192b0:	b29a      	uxth	r2, r3
 80192b2:	8a7b      	ldrh	r3, [r7, #18]
 80192b4:	429a      	cmp	r2, r3
 80192b6:	d302      	bcc.n	80192be <phpalI14443p4a_Sw_Rats+0x276>
                {
                    return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P4A);
 80192b8:	f240 5306 	movw	r3, #1286	@ 0x506
 80192bc:	e1a6      	b.n	801960c <phpalI14443p4a_Sw_Rats+0x5c4>
                }
                else
                {
                    /* Store Sfgi */
                    bSfgi = pAts[bAtsIndex] & 0x0FU;
 80192be:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80192c2:	687a      	ldr	r2, [r7, #4]
 80192c4:	4413      	add	r3, r2
 80192c6:	781b      	ldrb	r3, [r3, #0]
 80192c8:	f003 030f 	and.w	r3, r3, #15
 80192cc:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
                    if (bSfgi == 0x0FU)
 80192d0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80192d4:	2b0f      	cmp	r3, #15
 80192d6:	d102      	bne.n	80192de <phpalI14443p4a_Sw_Rats+0x296>
                    {
                        bSfgi = PHPAL_I14443P4A_SW_SFGI_DEFAULT;
 80192d8:	2300      	movs	r3, #0
 80192da:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
                    }

                    /* Store Fwi */
                    pDataParams->bFwi = (pAts[bAtsIndex] >> 4U) & 0x0FU;
 80192de:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80192e2:	687a      	ldr	r2, [r7, #4]
 80192e4:	4413      	add	r3, r2
 80192e6:	781b      	ldrb	r3, [r3, #0]
 80192e8:	091b      	lsrs	r3, r3, #4
 80192ea:	b2da      	uxtb	r2, r3
 80192ec:	68fb      	ldr	r3, [r7, #12]
 80192ee:	731a      	strb	r2, [r3, #12]
                    if (pDataParams->bFwi == 0x0FU)
 80192f0:	68fb      	ldr	r3, [r7, #12]
 80192f2:	7b1b      	ldrb	r3, [r3, #12]
 80192f4:	2b0f      	cmp	r3, #15
 80192f6:	d102      	bne.n	80192fe <phpalI14443p4a_Sw_Rats+0x2b6>
                    {
                        pDataParams->bFwi = PHPAL_I14443P4A_SW_FWI_DEFAULT;
 80192f8:	68fb      	ldr	r3, [r7, #12]
 80192fa:	2204      	movs	r2, #4
 80192fc:	731a      	strb	r2, [r3, #12]
                    }

                    bAtsIndex++;
 80192fe:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8019302:	3301      	adds	r3, #1
 8019304:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
                }
            }

            /* Parse TC(1) */
            if (0U != (pAts[PHPAL_I14443P4A_SW_ATS_T0] & PHPAL_I14443P4A_SW_ATS_TC1_PRESENT))
 8019308:	687b      	ldr	r3, [r7, #4]
 801930a:	3301      	adds	r3, #1
 801930c:	781b      	ldrb	r3, [r3, #0]
 801930e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8019312:	2b00      	cmp	r3, #0
 8019314:	d032      	beq.n	801937c <phpalI14443p4a_Sw_Rats+0x334>
            {
                /* Check for protocol error */
                if (wRespLength <= bAtsIndex)
 8019316:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 801931a:	b29a      	uxth	r2, r3
 801931c:	8a7b      	ldrh	r3, [r7, #18]
 801931e:	429a      	cmp	r2, r3
 8019320:	d302      	bcc.n	8019328 <phpalI14443p4a_Sw_Rats+0x2e0>
                {
                    return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P4A);
 8019322:	f240 5306 	movw	r3, #1286	@ 0x506
 8019326:	e171      	b.n	801960c <phpalI14443p4a_Sw_Rats+0x5c4>
                }
                else
                {
                    /* CID/NAD is not supported by EMVCo 2.5v specification. */
                    if (pDataParams->bOpeMode != RD_LIB_MODE_EMVCO)
 8019328:	68fb      	ldr	r3, [r7, #12]
 801932a:	7c5b      	ldrb	r3, [r3, #17]
 801932c:	2b01      	cmp	r3, #1
 801932e:	d025      	beq.n	801937c <phpalI14443p4a_Sw_Rats+0x334>
                    {
                        /* NAD is supported only in ISO/IEC 14443-4 specification. */
                        if (pDataParams->bOpeMode == RD_LIB_MODE_ISO)
 8019330:	68fb      	ldr	r3, [r7, #12]
 8019332:	7c5b      	ldrb	r3, [r3, #17]
 8019334:	2b03      	cmp	r3, #3
 8019336:	d10b      	bne.n	8019350 <phpalI14443p4a_Sw_Rats+0x308>
                        {
                            /* Check NAD Support */
                            if (0U != (pAts[bAtsIndex] & PHPAL_I14443P4A_SW_ATS_TC1_NAD_SUPPORT))
 8019338:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 801933c:	687a      	ldr	r2, [r7, #4]
 801933e:	4413      	add	r3, r2
 8019340:	781b      	ldrb	r3, [r3, #0]
 8019342:	f003 0301 	and.w	r3, r3, #1
 8019346:	2b00      	cmp	r3, #0
 8019348:	d002      	beq.n	8019350 <phpalI14443p4a_Sw_Rats+0x308>
                            {
                                pDataParams->bNadSupported = PH_ON;
 801934a:	68fb      	ldr	r3, [r7, #12]
 801934c:	2201      	movs	r2, #1
 801934e:	725a      	strb	r2, [r3, #9]
                            }
                        }

                        /* Check CID Support */
                        if ((pAts[bAtsIndex] & PHPAL_I14443P4A_SW_ATS_TC1_CID_SUPPORT) == 0U)
 8019350:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8019354:	687a      	ldr	r2, [r7, #4]
 8019356:	4413      	add	r3, r2
 8019358:	781b      	ldrb	r3, [r3, #0]
 801935a:	f003 0302 	and.w	r3, r3, #2
 801935e:	2b00      	cmp	r3, #0
 8019360:	d106      	bne.n	8019370 <phpalI14443p4a_Sw_Rats+0x328>
                        {
                            pDataParams->bCidSupported = PH_OFF;
 8019362:	68fb      	ldr	r3, [r7, #12]
 8019364:	2200      	movs	r2, #0
 8019366:	721a      	strb	r2, [r3, #8]
                            pDataParams->bCid = 0x00;
 8019368:	68fb      	ldr	r3, [r7, #12]
 801936a:	2200      	movs	r2, #0
 801936c:	729a      	strb	r2, [r3, #10]
 801936e:	e005      	b.n	801937c <phpalI14443p4a_Sw_Rats+0x334>
                        }
                        else
                        {
                            pDataParams->bCidSupported = PH_ON;
 8019370:	68fb      	ldr	r3, [r7, #12]
 8019372:	2201      	movs	r2, #1
 8019374:	721a      	strb	r2, [r3, #8]
                            pDataParams->bCid          = bCid;
 8019376:	68fb      	ldr	r3, [r7, #12]
 8019378:	7aba      	ldrb	r2, [r7, #10]
 801937a:	729a      	strb	r2, [r3, #10]
                }
            }
        }

        /* Calculate SFGT in Microseconds */
        fDelay = PHPAL_I14443P4A_SW_FWT_MIN_US * ((uint32_t)1U << bSfgi);
 801937c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8019380:	2201      	movs	r2, #1
 8019382:	fa02 f303 	lsl.w	r3, r2, r3
 8019386:	4618      	mov	r0, r3
 8019388:	f7e7 f8bc 	bl	8000504 <__aeabi_ui2d>
 801938c:	a3a7      	add	r3, pc, #668	@ (adr r3, 801962c <phpalI14443p4a_Sw_Rats+0x5e4>)
 801938e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019392:	f7e7 f931 	bl	80005f8 <__aeabi_dmul>
 8019396:	4602      	mov	r2, r0
 8019398:	460b      	mov	r3, r1
 801939a:	4610      	mov	r0, r2
 801939c:	4619      	mov	r1, r3
 801939e:	f7e7 fc03 	bl	8000ba8 <__aeabi_d2f>
 80193a2:	4603      	mov	r3, r0
 80193a4:	62bb      	str	r3, [r7, #40]	@ 0x28
        if(pDataParams->bOpeMode != RD_LIB_MODE_ISO)
 80193a6:	68fb      	ldr	r3, [r7, #12]
 80193a8:	7c5b      	ldrb	r3, [r3, #17]
 80193aa:	2b03      	cmp	r3, #3
 80193ac:	d01f      	beq.n	80193ee <phpalI14443p4a_Sw_Rats+0x3a6>
        {
            fDelay += (PHPAL_I14443P4A_DELTA_SFGT_US) * ((uint32_t)1U << bSfgi);
 80193ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80193b0:	f7e7 f8ca 	bl	8000548 <__aeabi_f2d>
 80193b4:	4604      	mov	r4, r0
 80193b6:	460d      	mov	r5, r1
 80193b8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80193bc:	2201      	movs	r2, #1
 80193be:	fa02 f303 	lsl.w	r3, r2, r3
 80193c2:	4618      	mov	r0, r3
 80193c4:	f7e7 f89e 	bl	8000504 <__aeabi_ui2d>
 80193c8:	a39a      	add	r3, pc, #616	@ (adr r3, 8019634 <phpalI14443p4a_Sw_Rats+0x5ec>)
 80193ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80193ce:	f7e7 f913 	bl	80005f8 <__aeabi_dmul>
 80193d2:	4602      	mov	r2, r0
 80193d4:	460b      	mov	r3, r1
 80193d6:	4620      	mov	r0, r4
 80193d8:	4629      	mov	r1, r5
 80193da:	f7e6 ff57 	bl	800028c <__adddf3>
 80193de:	4602      	mov	r2, r0
 80193e0:	460b      	mov	r3, r1
 80193e2:	4610      	mov	r0, r2
 80193e4:	4619      	mov	r1, r3
 80193e6:	f7e7 fbdf 	bl	8000ba8 <__aeabi_d2f>
 80193ea:	4603      	mov	r3, r0
 80193ec:	62bb      	str	r3, [r7, #40]	@ 0x28
        }
        dwSfgt = (uint32_t)fDelay;
 80193ee:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80193f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80193f6:	ee17 3a90 	vmov	r3, s15
 80193fa:	623b      	str	r3, [r7, #32]
        /* Perform SFGT Wait */
        if (dwSfgt > 0xFFFFU)
 80193fc:	6a3b      	ldr	r3, [r7, #32]
 80193fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8019402:	d314      	bcc.n	801942e <phpalI14443p4a_Sw_Rats+0x3e6>
        {
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Wait(
 8019404:	68fb      	ldr	r3, [r7, #12]
 8019406:	6858      	ldr	r0, [r3, #4]
 8019408:	6a3b      	ldr	r3, [r7, #32]
 801940a:	4a83      	ldr	r2, [pc, #524]	@ (8019618 <phpalI14443p4a_Sw_Rats+0x5d0>)
 801940c:	fba2 2303 	umull	r2, r3, r2, r3
 8019410:	099b      	lsrs	r3, r3, #6
 8019412:	b29b      	uxth	r3, r3
 8019414:	3301      	adds	r3, #1
 8019416:	b29b      	uxth	r3, r3
 8019418:	461a      	mov	r2, r3
 801941a:	2101      	movs	r1, #1
 801941c:	f7f6 ffd0 	bl	80103c0 <phhalHw_Pn5180_Wait>
 8019420:	4603      	mov	r3, r0
 8019422:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8019424:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8019426:	2b00      	cmp	r3, #0
 8019428:	d010      	beq.n	801944c <phpalI14443p4a_Sw_Rats+0x404>
 801942a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801942c:	e0ee      	b.n	801960c <phpalI14443p4a_Sw_Rats+0x5c4>
                PHHAL_HW_TIME_MILLISECONDS,
                (uint16_t)((dwSfgt / 1000U) + 1U)));
        }
        else
        {
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Wait(
 801942e:	68fb      	ldr	r3, [r7, #12]
 8019430:	685b      	ldr	r3, [r3, #4]
 8019432:	6a3a      	ldr	r2, [r7, #32]
 8019434:	b292      	uxth	r2, r2
 8019436:	2100      	movs	r1, #0
 8019438:	4618      	mov	r0, r3
 801943a:	f7f6 ffc1 	bl	80103c0 <phhalHw_Pn5180_Wait>
 801943e:	4603      	mov	r3, r0
 8019440:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8019442:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8019444:	2b00      	cmp	r3, #0
 8019446:	d001      	beq.n	801944c <phpalI14443p4a_Sw_Rats+0x404>
 8019448:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801944a:	e0df      	b.n	801960c <phpalI14443p4a_Sw_Rats+0x5c4>
                PHHAL_HW_TIME_MICROSECONDS,
                (uint16_t)dwSfgt));
        }

        /* Calculate FWT timeout */
        fDelay = PHPAL_I14443P4A_SW_FWT_MIN_US;
 801944c:	4b73      	ldr	r3, [pc, #460]	@ (801961c <phpalI14443p4a_Sw_Rats+0x5d4>)
 801944e:	62bb      	str	r3, [r7, #40]	@ 0x28
        fDelay = (fDelay * ((uint32_t)1U << pDataParams->bFwi));
 8019450:	68fb      	ldr	r3, [r7, #12]
 8019452:	7b1b      	ldrb	r3, [r3, #12]
 8019454:	461a      	mov	r2, r3
 8019456:	2301      	movs	r3, #1
 8019458:	4093      	lsls	r3, r2
 801945a:	ee07 3a90 	vmov	s15, r3
 801945e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8019462:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8019466:	ee67 7a27 	vmul.f32	s15, s14, s15
 801946a:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

        if(pDataParams->bOpeMode == RD_LIB_MODE_ISO)
 801946e:	68fb      	ldr	r3, [r7, #12]
 8019470:	7c5b      	ldrb	r3, [r3, #17]
 8019472:	2b03      	cmp	r3, #3
 8019474:	d108      	bne.n	8019488 <phpalI14443p4a_Sw_Rats+0x440>
        {
            /* Add extension time */
            fDelay = fDelay + PHPAL_I14443P4A_SW_EXT_TIME_US;
 8019476:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 801947a:	ed9f 7a69 	vldr	s14, [pc, #420]	@ 8019620 <phpalI14443p4a_Sw_Rats+0x5d8>
 801947e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8019482:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
 8019486:	e013      	b.n	80194b0 <phpalI14443p4a_Sw_Rats+0x468>
        }
        else
        {
            /* As per Digital Spec V1.1 req 13.8.1.3, NFC Forum Device SHALL wait at least FWT + delta FWTT4AT for a Response */
            fDelay = fDelay + PHPAL_I14443P4A_SW_DELTA_FWT_US;
 8019488:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 801948c:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 8019624 <phpalI14443p4a_Sw_Rats+0x5dc>
 8019490:	ee77 7a87 	vadd.f32	s15, s15, s14
 8019494:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

            if(pDataParams->bOpeMode == RD_LIB_MODE_EMVCO) {
 8019498:	68fb      	ldr	r3, [r7, #12]
 801949a:	7c5b      	ldrb	r3, [r3, #17]
 801949c:	2b01      	cmp	r3, #1
 801949e:	d107      	bne.n	80194b0 <phpalI14443p4a_Sw_Rats+0x468>
                /* As per EMVCo, add delta Tpcd time along with delta FWT time */
                fDelay += PHPAL_I14443P4A_SW_DELTA_TPCD_US;
 80194a0:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80194a4:	ed9f 7a60 	vldr	s14, [pc, #384]	@ 8019628 <phpalI14443p4a_Sw_Rats+0x5e0>
 80194a8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80194ac:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            }
        }
        dwFwt = (uint32_t)fDelay;
 80194b0:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80194b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80194b8:	ee17 3a90 	vmov	r3, s15
 80194bc:	61fb      	str	r3, [r7, #28]

        /* Set FWT timeout */
        if (dwFwt > 0xFFFFU)
 80194be:	69fb      	ldr	r3, [r7, #28]
 80194c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80194c4:	d314      	bcc.n	80194f0 <phpalI14443p4a_Sw_Rats+0x4a8>
        {
            /* +1 is added to the timeout in millisecond to compensate the
             * fractional microseconds lost in division by 1000 */
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 80194c6:	68fb      	ldr	r3, [r7, #12]
 80194c8:	6858      	ldr	r0, [r3, #4]
 80194ca:	69fb      	ldr	r3, [r7, #28]
 80194cc:	4a52      	ldr	r2, [pc, #328]	@ (8019618 <phpalI14443p4a_Sw_Rats+0x5d0>)
 80194ce:	fba2 2303 	umull	r2, r3, r2, r3
 80194d2:	099b      	lsrs	r3, r3, #6
 80194d4:	b29b      	uxth	r3, r3
 80194d6:	3301      	adds	r3, #1
 80194d8:	b29b      	uxth	r3, r3
 80194da:	461a      	mov	r2, r3
 80194dc:	210e      	movs	r1, #14
 80194de:	f7f7 f82b 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 80194e2:	4603      	mov	r3, r0
 80194e4:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80194e6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80194e8:	2b00      	cmp	r3, #0
 80194ea:	d07f      	beq.n	80195ec <phpalI14443p4a_Sw_Rats+0x5a4>
 80194ec:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80194ee:	e08d      	b.n	801960c <phpalI14443p4a_Sw_Rats+0x5c4>
                PHHAL_HW_CONFIG_TIMEOUT_VALUE_MS,
                (uint16_t)((dwFwt / 1000U) + 1U)));
        }
        else
        {
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 80194f0:	68fb      	ldr	r3, [r7, #12]
 80194f2:	685b      	ldr	r3, [r3, #4]
 80194f4:	69fa      	ldr	r2, [r7, #28]
 80194f6:	b292      	uxth	r2, r2
 80194f8:	210d      	movs	r1, #13
 80194fa:	4618      	mov	r0, r3
 80194fc:	f7f7 f81c 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 8019500:	4603      	mov	r3, r0
 8019502:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8019504:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8019506:	2b00      	cmp	r3, #0
 8019508:	d070      	beq.n	80195ec <phpalI14443p4a_Sw_Rats+0x5a4>
 801950a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801950c:	e07e      	b.n	801960c <phpalI14443p4a_Sw_Rats+0x5c4>
    }
    /* Perform protocol error handling */
    else
    {
        /* Emvco: case_id TA306_XY and TA307 */
        if(pDataParams->bOpeMode == RD_LIB_MODE_EMVCO)
 801950e:	68fb      	ldr	r3, [r7, #12]
 8019510:	7c5b      	ldrb	r3, [r3, #17]
 8019512:	2b01      	cmp	r3, #1
 8019514:	d101      	bne.n	801951a <phpalI14443p4a_Sw_Rats+0x4d2>
        {
            return status;
 8019516:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8019518:	e078      	b.n	801960c <phpalI14443p4a_Sw_Rats+0x5c4>
        }
        else
        {
            if (I14443P4A_SW_IS_INVALID_BLOCK_STATUS(status) == 0U)
 801951a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801951c:	b2db      	uxtb	r3, r3
 801951e:	2b01      	cmp	r3, #1
 8019520:	d00d      	beq.n	801953e <phpalI14443p4a_Sw_Rats+0x4f6>
 8019522:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8019524:	b2db      	uxtb	r3, r3
 8019526:	2b02      	cmp	r3, #2
 8019528:	d009      	beq.n	801953e <phpalI14443p4a_Sw_Rats+0x4f6>
 801952a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801952c:	b2db      	uxtb	r3, r3
 801952e:	2b05      	cmp	r3, #5
 8019530:	d005      	beq.n	801953e <phpalI14443p4a_Sw_Rats+0x4f6>
 8019532:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8019534:	b2db      	uxtb	r3, r3
 8019536:	2b03      	cmp	r3, #3
 8019538:	d001      	beq.n	801953e <phpalI14443p4a_Sw_Rats+0x4f6>
            {
                return status;
 801953a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801953c:	e066      	b.n	801960c <phpalI14443p4a_Sw_Rats+0x5c4>
            }

            /* Wait FWTmin after RATS */
            if ((status & PH_ERR_MASK) != PH_ERR_IO_TIMEOUT)
 801953e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8019540:	b2db      	uxtb	r3, r3
 8019542:	2b01      	cmp	r3, #1
 8019544:	d00e      	beq.n	8019564 <phpalI14443p4a_Sw_Rats+0x51c>
            {
                PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Wait(
 8019546:	68fb      	ldr	r3, [r7, #12]
 8019548:	685b      	ldr	r3, [r3, #4]
 801954a:	f44f 72b5 	mov.w	r2, #362	@ 0x16a
 801954e:	2100      	movs	r1, #0
 8019550:	4618      	mov	r0, r3
 8019552:	f7f6 ff35 	bl	80103c0 <phhalHw_Pn5180_Wait>
 8019556:	4603      	mov	r3, r0
 8019558:	84bb      	strh	r3, [r7, #36]	@ 0x24
 801955a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801955c:	2b00      	cmp	r3, #0
 801955e:	d001      	beq.n	8019564 <phpalI14443p4a_Sw_Rats+0x51c>
 8019560:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8019562:	e053      	b.n	801960c <phpalI14443p4a_Sw_Rats+0x5c4>
                    PHHAL_HW_TIME_MICROSECONDS,
                    (uint16_t)(PHPAL_I14443P4A_SW_FWT_MIN_US) + PHPAL_I14443P4A_SW_EXT_TIME_US));
            }

            /* Send S(DESELECT) command */
            cmd[0] = PHPAL_I14443P4A_SW_S_BLOCK | PHPAL_I14443P4A_SW_S_BLOCK_RFU_BITS | PHPAL_I14443P4A_SW_PCB_DESELECT;
 8019564:	23c2      	movs	r3, #194	@ 0xc2
 8019566:	763b      	strb	r3, [r7, #24]
            wCmdLength = 1;
 8019568:	2301      	movs	r3, #1
 801956a:	84fb      	strh	r3, [r7, #38]	@ 0x26

            statusTmp = phhalHw_Exchange(
 801956c:	68fb      	ldr	r3, [r7, #12]
 801956e:	6858      	ldr	r0, [r3, #4]
 8019570:	8cf9      	ldrh	r1, [r7, #38]	@ 0x26
 8019572:	f107 0218 	add.w	r2, r7, #24
 8019576:	f107 0312 	add.w	r3, r7, #18
 801957a:	9301      	str	r3, [sp, #4]
 801957c:	f107 0314 	add.w	r3, r7, #20
 8019580:	9300      	str	r3, [sp, #0]
 8019582:	460b      	mov	r3, r1
 8019584:	2100      	movs	r1, #0
 8019586:	f7f6 fc1f 	bl	800fdc8 <phhalHw_Pn5180_Exchange>
 801958a:	4603      	mov	r3, r0
 801958c:	84bb      	strh	r3, [r7, #36]	@ 0x24
                wCmdLength,
                &pResp,
                &wRespLength);

            /* S(DESELECT) failure */
            if (((statusTmp & PH_ERR_MASK) != PH_ERR_SUCCESS) || (wRespLength != 1U) || (pResp[0] != cmd[0]))
 801958e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8019590:	b2db      	uxtb	r3, r3
 8019592:	2b00      	cmp	r3, #0
 8019594:	d107      	bne.n	80195a6 <phpalI14443p4a_Sw_Rats+0x55e>
 8019596:	8a7b      	ldrh	r3, [r7, #18]
 8019598:	2b01      	cmp	r3, #1
 801959a:	d104      	bne.n	80195a6 <phpalI14443p4a_Sw_Rats+0x55e>
 801959c:	697b      	ldr	r3, [r7, #20]
 801959e:	781a      	ldrb	r2, [r3, #0]
 80195a0:	7e3b      	ldrb	r3, [r7, #24]
 80195a2:	429a      	cmp	r2, r3
 80195a4:	d022      	beq.n	80195ec <phpalI14443p4a_Sw_Rats+0x5a4>
            {
                /* Set HLTA timeout */
                PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 80195a6:	68fb      	ldr	r3, [r7, #12]
 80195a8:	685b      	ldr	r3, [r3, #4]
 80195aa:	f240 424c 	movw	r2, #1100	@ 0x44c
 80195ae:	210d      	movs	r1, #13
 80195b0:	4618      	mov	r0, r3
 80195b2:	f7f6 ffc1 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 80195b6:	4603      	mov	r3, r0
 80195b8:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80195ba:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80195bc:	2b00      	cmp	r3, #0
 80195be:	d001      	beq.n	80195c4 <phpalI14443p4a_Sw_Rats+0x57c>
 80195c0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80195c2:	e023      	b.n	801960c <phpalI14443p4a_Sw_Rats+0x5c4>
                    pDataParams->pHalDataParams,
                    PHHAL_HW_CONFIG_TIMEOUT_VALUE_US,
                    PHPAL_I14443P4A_SW_HALT_TIME_US));

                /* Send HLTA */
                cmd[0] = PHPAL_I14443P4A_SW_HALT_CMD;
 80195c4:	2350      	movs	r3, #80	@ 0x50
 80195c6:	763b      	strb	r3, [r7, #24]
                cmd[1] = 0x00;
 80195c8:	2300      	movs	r3, #0
 80195ca:	767b      	strb	r3, [r7, #25]

                statusTmp = phhalHw_Exchange(
 80195cc:	68fb      	ldr	r3, [r7, #12]
 80195ce:	6858      	ldr	r0, [r3, #4]
 80195d0:	f107 0218 	add.w	r2, r7, #24
 80195d4:	f107 0312 	add.w	r3, r7, #18
 80195d8:	9301      	str	r3, [sp, #4]
 80195da:	f107 0314 	add.w	r3, r7, #20
 80195de:	9300      	str	r3, [sp, #0]
 80195e0:	2302      	movs	r3, #2
 80195e2:	2100      	movs	r1, #0
 80195e4:	f7f6 fbf0 	bl	800fdc8 <phhalHw_Pn5180_Exchange>
 80195e8:	4603      	mov	r3, r0
 80195ea:	84bb      	strh	r3, [r7, #36]	@ 0x24
                    &wRespLength);
            }
        }
    }

    return PH_ADD_COMPCODE(status, PH_COMP_PAL_ISO14443P4A);
 80195ec:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80195ee:	2b00      	cmp	r3, #0
 80195f0:	d00b      	beq.n	801960a <phpalI14443p4a_Sw_Rats+0x5c2>
 80195f2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80195f4:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80195f8:	2b00      	cmp	r3, #0
 80195fa:	d106      	bne.n	801960a <phpalI14443p4a_Sw_Rats+0x5c2>
 80195fc:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80195fe:	b2db      	uxtb	r3, r3
 8019600:	b29b      	uxth	r3, r3
 8019602:	f443 63a0 	orr.w	r3, r3, #1280	@ 0x500
 8019606:	b29b      	uxth	r3, r3
 8019608:	e000      	b.n	801960c <phpalI14443p4a_Sw_Rats+0x5c4>
 801960a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
}
 801960c:	4618      	mov	r0, r3
 801960e:	3730      	adds	r7, #48	@ 0x30
 8019610:	46bd      	mov	sp, r7
 8019612:	bdb0      	pop	{r4, r5, r7, pc}
 8019614:	f3af 8000 	nop.w
 8019618:	10624dd3 	.word	0x10624dd3
 801961c:	4397084f 	.word	0x4397084f
 8019620:	42700000 	.word	0x42700000
 8019624:	45638000 	.word	0x45638000
 8019628:	447a0000 	.word	0x447a0000
 801962c:	d12e109d 	.word	0xd12e109d
 8019630:	4072e109 	.word	0x4072e109
 8019634:	b9c518eb 	.word	0xb9c518eb
 8019638:	403c518e 	.word	0x403c518e

0801963c <phpalI14443p4a_Sw_Pps>:
phStatus_t phpalI14443p4a_Sw_Pps(
                                 phpalI14443p4a_Sw_DataParams_t * pDataParams,
                                 uint8_t bDri,
                                 uint8_t bDsi
                                 )
{
 801963c:	b580      	push	{r7, lr}
 801963e:	b08a      	sub	sp, #40	@ 0x28
 8019640:	af02      	add	r7, sp, #8
 8019642:	6078      	str	r0, [r7, #4]
 8019644:	460b      	mov	r3, r1
 8019646:	70fb      	strb	r3, [r7, #3]
 8019648:	4613      	mov	r3, r2
 801964a:	70bb      	strb	r3, [r7, #2]
    phStatus_t  PH_MEMLOC_REM status;
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_MEMLOC_REM cmd[3];
    uint8_t *   PH_MEMLOC_REM pResp = NULL;
 801964c:	2300      	movs	r3, #0
 801964e:	613b      	str	r3, [r7, #16]
    uint16_t    PH_MEMLOC_REM wRespLength = 0;
 8019650:	2300      	movs	r3, #0
 8019652:	81fb      	strh	r3, [r7, #14]
    uint16_t    PH_MEMLOC_REM wTxDataRate;
    uint16_t    PH_MEMLOC_REM wRxDataRate;

    /* Check and convert Dri value */
    switch (bDri)
 8019654:	78fb      	ldrb	r3, [r7, #3]
 8019656:	2b03      	cmp	r3, #3
 8019658:	d816      	bhi.n	8019688 <phpalI14443p4a_Sw_Pps+0x4c>
 801965a:	a201      	add	r2, pc, #4	@ (adr r2, 8019660 <phpalI14443p4a_Sw_Pps+0x24>)
 801965c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019660:	08019671 	.word	0x08019671
 8019664:	08019677 	.word	0x08019677
 8019668:	0801967d 	.word	0x0801967d
 801966c:	08019683 	.word	0x08019683
    {
    case PHPAL_I14443P4A_DATARATE_106:
        wTxDataRate = PHHAL_HW_RF_DATARATE_106;
 8019670:	2300      	movs	r3, #0
 8019672:	83fb      	strh	r3, [r7, #30]
        break;
 8019674:	e00b      	b.n	801968e <phpalI14443p4a_Sw_Pps+0x52>
    case PHPAL_I14443P4A_DATARATE_212:
        wTxDataRate = PHHAL_HW_RF_DATARATE_212;
 8019676:	2301      	movs	r3, #1
 8019678:	83fb      	strh	r3, [r7, #30]
        break;
 801967a:	e008      	b.n	801968e <phpalI14443p4a_Sw_Pps+0x52>
    case PHPAL_I14443P4A_DATARATE_424:
        wTxDataRate = PHHAL_HW_RF_DATARATE_424;
 801967c:	2302      	movs	r3, #2
 801967e:	83fb      	strh	r3, [r7, #30]
        break;
 8019680:	e005      	b.n	801968e <phpalI14443p4a_Sw_Pps+0x52>
    case PHPAL_I14443P4A_DATARATE_848:
        wTxDataRate = PHHAL_HW_RF_DATARATE_848;
 8019682:	2303      	movs	r3, #3
 8019684:	83fb      	strh	r3, [r7, #30]
        break;
 8019686:	e002      	b.n	801968e <phpalI14443p4a_Sw_Pps+0x52>
    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_ISO14443P4A);
 8019688:	f240 5321 	movw	r3, #1313	@ 0x521
 801968c:	e080      	b.n	8019790 <phpalI14443p4a_Sw_Pps+0x154>
    }

    /* Check and convert Dsi value */
    switch (bDsi)
 801968e:	78bb      	ldrb	r3, [r7, #2]
 8019690:	2b03      	cmp	r3, #3
 8019692:	d817      	bhi.n	80196c4 <phpalI14443p4a_Sw_Pps+0x88>
 8019694:	a201      	add	r2, pc, #4	@ (adr r2, 801969c <phpalI14443p4a_Sw_Pps+0x60>)
 8019696:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801969a:	bf00      	nop
 801969c:	080196ad 	.word	0x080196ad
 80196a0:	080196b3 	.word	0x080196b3
 80196a4:	080196b9 	.word	0x080196b9
 80196a8:	080196bf 	.word	0x080196bf
    {
    case PHPAL_I14443P4A_DATARATE_106:
        wRxDataRate = PHHAL_HW_RF_DATARATE_106;
 80196ac:	2300      	movs	r3, #0
 80196ae:	83bb      	strh	r3, [r7, #28]
        break;
 80196b0:	e00b      	b.n	80196ca <phpalI14443p4a_Sw_Pps+0x8e>
    case PHPAL_I14443P4A_DATARATE_212:
        wRxDataRate = PHHAL_HW_RF_DATARATE_212;
 80196b2:	2301      	movs	r3, #1
 80196b4:	83bb      	strh	r3, [r7, #28]
        break;
 80196b6:	e008      	b.n	80196ca <phpalI14443p4a_Sw_Pps+0x8e>
    case PHPAL_I14443P4A_DATARATE_424:
        wRxDataRate = PHHAL_HW_RF_DATARATE_424;
 80196b8:	2302      	movs	r3, #2
 80196ba:	83bb      	strh	r3, [r7, #28]
        break;
 80196bc:	e005      	b.n	80196ca <phpalI14443p4a_Sw_Pps+0x8e>
    case PHPAL_I14443P4A_DATARATE_848:
        wRxDataRate = PHHAL_HW_RF_DATARATE_848;
 80196be:	2303      	movs	r3, #3
 80196c0:	83bb      	strh	r3, [r7, #28]
        break;
 80196c2:	e002      	b.n	80196ca <phpalI14443p4a_Sw_Pps+0x8e>
    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_ISO14443P4A);
 80196c4:	f240 5321 	movw	r3, #1313	@ 0x521
 80196c8:	e062      	b.n	8019790 <phpalI14443p4a_Sw_Pps+0x154>
    }

    /* Send Pps command */
    cmd[0] = PHPAL_I14443P4A_SW_PPSS | pDataParams->bCid;
 80196ca:	687b      	ldr	r3, [r7, #4]
 80196cc:	7a9b      	ldrb	r3, [r3, #10]
 80196ce:	f063 032f 	orn	r3, r3, #47	@ 0x2f
 80196d2:	b2db      	uxtb	r3, r3
 80196d4:	753b      	strb	r3, [r7, #20]
    cmd[1] = PHPAL_I14443P4A_SW_PPS0;
 80196d6:	2311      	movs	r3, #17
 80196d8:	757b      	strb	r3, [r7, #21]
    cmd[2] = ((bDsi << 2U) & 0x0CU) | (bDri & 0x03U);
 80196da:	78bb      	ldrb	r3, [r7, #2]
 80196dc:	009b      	lsls	r3, r3, #2
 80196de:	b2db      	uxtb	r3, r3
 80196e0:	f003 030c 	and.w	r3, r3, #12
 80196e4:	b2da      	uxtb	r2, r3
 80196e6:	78fb      	ldrb	r3, [r7, #3]
 80196e8:	f003 0303 	and.w	r3, r3, #3
 80196ec:	b2db      	uxtb	r3, r3
 80196ee:	4313      	orrs	r3, r2
 80196f0:	b2db      	uxtb	r3, r3
 80196f2:	75bb      	strb	r3, [r7, #22]
    status = phhalHw_Exchange(
 80196f4:	687b      	ldr	r3, [r7, #4]
 80196f6:	6858      	ldr	r0, [r3, #4]
 80196f8:	f107 0214 	add.w	r2, r7, #20
 80196fc:	f107 030e 	add.w	r3, r7, #14
 8019700:	9301      	str	r3, [sp, #4]
 8019702:	f107 0310 	add.w	r3, r7, #16
 8019706:	9300      	str	r3, [sp, #0]
 8019708:	2303      	movs	r3, #3
 801970a:	2100      	movs	r1, #0
 801970c:	f7f6 fb5c 	bl	800fdc8 <phhalHw_Pn5180_Exchange>
 8019710:	4603      	mov	r3, r0
 8019712:	837b      	strh	r3, [r7, #26]
        3,
        &pResp,
        &wRespLength);

    /* NAK means protocol error */
    if ((status & PH_ERR_MASK) == PH_ERR_SUCCESS_INCOMPLETE_BYTE)
 8019714:	8b7b      	ldrh	r3, [r7, #26]
 8019716:	b2db      	uxtb	r3, r3
 8019718:	2b73      	cmp	r3, #115	@ 0x73
 801971a:	d102      	bne.n	8019722 <phpalI14443p4a_Sw_Pps+0xe6>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P4A);
 801971c:	f240 5306 	movw	r3, #1286	@ 0x506
 8019720:	e036      	b.n	8019790 <phpalI14443p4a_Sw_Pps+0x154>
    }

    /* Success check */
    PH_CHECK_SUCCESS(status);
 8019722:	8b7b      	ldrh	r3, [r7, #26]
 8019724:	2b00      	cmp	r3, #0
 8019726:	d001      	beq.n	801972c <phpalI14443p4a_Sw_Pps+0xf0>
 8019728:	8b7b      	ldrh	r3, [r7, #26]
 801972a:	e031      	b.n	8019790 <phpalI14443p4a_Sw_Pps+0x154>

    /* Check length and start byte of PPS */
    if ((wRespLength != 1U) || (pResp[0] != (PHPAL_I14443P4A_SW_PPSS | pDataParams->bCid)))
 801972c:	89fb      	ldrh	r3, [r7, #14]
 801972e:	2b01      	cmp	r3, #1
 8019730:	d108      	bne.n	8019744 <phpalI14443p4a_Sw_Pps+0x108>
 8019732:	693b      	ldr	r3, [r7, #16]
 8019734:	781a      	ldrb	r2, [r3, #0]
 8019736:	687b      	ldr	r3, [r7, #4]
 8019738:	7a9b      	ldrb	r3, [r3, #10]
 801973a:	f063 032f 	orn	r3, r3, #47	@ 0x2f
 801973e:	b2db      	uxtb	r3, r3
 8019740:	429a      	cmp	r2, r3
 8019742:	d002      	beq.n	801974a <phpalI14443p4a_Sw_Pps+0x10e>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_ISO14443P4A);
 8019744:	f240 5306 	movw	r3, #1286	@ 0x506
 8019748:	e022      	b.n	8019790 <phpalI14443p4a_Sw_Pps+0x154>
    }

    /* Store data rates */
    pDataParams->bDri = bDri;
 801974a:	687b      	ldr	r3, [r7, #4]
 801974c:	78fa      	ldrb	r2, [r7, #3]
 801974e:	73da      	strb	r2, [r3, #15]
    pDataParams->bDsi = bDsi;
 8019750:	687b      	ldr	r3, [r7, #4]
 8019752:	78ba      	ldrb	r2, [r7, #2]
 8019754:	741a      	strb	r2, [r3, #16]

    /* Apply new data rates to Pcd */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_TXDATARATE_FRAMING, wTxDataRate));
 8019756:	687b      	ldr	r3, [r7, #4]
 8019758:	685b      	ldr	r3, [r3, #4]
 801975a:	8bfa      	ldrh	r2, [r7, #30]
 801975c:	2109      	movs	r1, #9
 801975e:	4618      	mov	r0, r3
 8019760:	f7f6 feea 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 8019764:	4603      	mov	r3, r0
 8019766:	833b      	strh	r3, [r7, #24]
 8019768:	8b3b      	ldrh	r3, [r7, #24]
 801976a:	2b00      	cmp	r3, #0
 801976c:	d001      	beq.n	8019772 <phpalI14443p4a_Sw_Pps+0x136>
 801976e:	8b3b      	ldrh	r3, [r7, #24]
 8019770:	e00e      	b.n	8019790 <phpalI14443p4a_Sw_Pps+0x154>
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_RXDATARATE_FRAMING, wRxDataRate));
 8019772:	687b      	ldr	r3, [r7, #4]
 8019774:	685b      	ldr	r3, [r3, #4]
 8019776:	8bba      	ldrh	r2, [r7, #28]
 8019778:	210a      	movs	r1, #10
 801977a:	4618      	mov	r0, r3
 801977c:	f7f6 fedc 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 8019780:	4603      	mov	r3, r0
 8019782:	833b      	strh	r3, [r7, #24]
 8019784:	8b3b      	ldrh	r3, [r7, #24]
 8019786:	2b00      	cmp	r3, #0
 8019788:	d001      	beq.n	801978e <phpalI14443p4a_Sw_Pps+0x152>
 801978a:	8b3b      	ldrh	r3, [r7, #24]
 801978c:	e000      	b.n	8019790 <phpalI14443p4a_Sw_Pps+0x154>

    return PH_ERR_SUCCESS;
 801978e:	2300      	movs	r3, #0
}
 8019790:	4618      	mov	r0, r3
 8019792:	3720      	adds	r7, #32
 8019794:	46bd      	mov	sp, r7
 8019796:	bd80      	pop	{r7, pc}

08019798 <phpalI14443p4a_Sw_ActivateCard>:
    uint8_t bCid,
    uint8_t bDri,
    uint8_t bDsi,
    uint8_t * pAts
    )
{
 8019798:	b580      	push	{r7, lr}
 801979a:	b084      	sub	sp, #16
 801979c:	af00      	add	r7, sp, #0
 801979e:	6078      	str	r0, [r7, #4]
 80197a0:	4608      	mov	r0, r1
 80197a2:	4611      	mov	r1, r2
 80197a4:	461a      	mov	r2, r3
 80197a6:	4603      	mov	r3, r0
 80197a8:	70fb      	strb	r3, [r7, #3]
 80197aa:	460b      	mov	r3, r1
 80197ac:	70bb      	strb	r3, [r7, #2]
 80197ae:	4613      	mov	r3, r2
 80197b0:	707b      	strb	r3, [r7, #1]
    phStatus_t PH_MEMLOC_REM statusTmp;
    uint8_t PH_MEMLOC_REM bAts_Dsi;
    uint8_t PH_MEMLOC_REM bAts_Dri;

    /* Check Dri value */
    switch (bDri)
 80197b2:	787b      	ldrb	r3, [r7, #1]
 80197b4:	2b03      	cmp	r3, #3
 80197b6:	d902      	bls.n	80197be <phpalI14443p4a_Sw_ActivateCard+0x26>
    case PHPAL_I14443P4A_DATARATE_424:
        /* fall through */
    case PHPAL_I14443P4A_DATARATE_848:
        break;
    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_ISO14443P4A);
 80197b8:	f240 5321 	movw	r3, #1313	@ 0x521
 80197bc:	e0a0      	b.n	8019900 <phpalI14443p4a_Sw_ActivateCard+0x168>
        break;
 80197be:	bf00      	nop
    }

    /* Check Dri value */
    switch (bDsi)
 80197c0:	7e3b      	ldrb	r3, [r7, #24]
 80197c2:	2b03      	cmp	r3, #3
 80197c4:	d902      	bls.n	80197cc <phpalI14443p4a_Sw_ActivateCard+0x34>
    case PHPAL_I14443P4A_DATARATE_424:
        /* fall through */
    case PHPAL_I14443P4A_DATARATE_848:
        break;
    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_ISO14443P4A);
 80197c6:	f240 5321 	movw	r3, #1313	@ 0x521
 80197ca:	e099      	b.n	8019900 <phpalI14443p4a_Sw_ActivateCard+0x168>
        break;
 80197cc:	bf00      	nop
    }

    /* Perform RATS */
    statusTmp = phpalI14443p4a_Sw_Rats(pDataParams, bFsdi, bCid, pAts);
 80197ce:	78ba      	ldrb	r2, [r7, #2]
 80197d0:	78f9      	ldrb	r1, [r7, #3]
 80197d2:	69fb      	ldr	r3, [r7, #28]
 80197d4:	6878      	ldr	r0, [r7, #4]
 80197d6:	f7ff fc37 	bl	8019048 <phpalI14443p4a_Sw_Rats>
 80197da:	4603      	mov	r3, r0
 80197dc:	81fb      	strh	r3, [r7, #14]
    if ((statusTmp & PH_ERR_MASK) == PH_ERR_SUCCESS)
 80197de:	89fb      	ldrh	r3, [r7, #14]
 80197e0:	b2db      	uxtb	r3, r3
 80197e2:	2b00      	cmp	r3, #0
 80197e4:	d17c      	bne.n	80198e0 <phpalI14443p4a_Sw_ActivateCard+0x148>
    {
        /* Check user parameter change request versus Card bit rate capabilities and send PPS if required. */
        if (((bDri != PHPAL_I14443P4A_DATARATE_106) || (bDsi != PHPAL_I14443P4A_DATARATE_106)) &&
 80197e6:	787b      	ldrb	r3, [r7, #1]
 80197e8:	2b00      	cmp	r3, #0
 80197ea:	d102      	bne.n	80197f2 <phpalI14443p4a_Sw_ActivateCard+0x5a>
 80197ec:	7e3b      	ldrb	r3, [r7, #24]
 80197ee:	2b00      	cmp	r3, #0
 80197f0:	d076      	beq.n	80198e0 <phpalI14443p4a_Sw_ActivateCard+0x148>
            (pDataParams->bBitRateCaps != 0x00))
 80197f2:	687b      	ldr	r3, [r7, #4]
 80197f4:	7adb      	ldrb	r3, [r3, #11]
        if (((bDri != PHPAL_I14443P4A_DATARATE_106) || (bDsi != PHPAL_I14443P4A_DATARATE_106)) &&
 80197f6:	2b00      	cmp	r3, #0
 80197f8:	d072      	beq.n	80198e0 <phpalI14443p4a_Sw_ActivateCard+0x148>
        {
            if (pDataParams->bBitRateCaps & 0x40U)
 80197fa:	687b      	ldr	r3, [r7, #4]
 80197fc:	7adb      	ldrb	r3, [r3, #11]
 80197fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8019802:	2b00      	cmp	r3, #0
 8019804:	d002      	beq.n	801980c <phpalI14443p4a_Sw_ActivateCard+0x74>
            {
                bAts_Dsi = PHPAL_I14443P4A_DATARATE_848;
 8019806:	2303      	movs	r3, #3
 8019808:	737b      	strb	r3, [r7, #13]
 801980a:	e013      	b.n	8019834 <phpalI14443p4a_Sw_ActivateCard+0x9c>
            }
            else if (pDataParams->bBitRateCaps & 0x20U)
 801980c:	687b      	ldr	r3, [r7, #4]
 801980e:	7adb      	ldrb	r3, [r3, #11]
 8019810:	f003 0320 	and.w	r3, r3, #32
 8019814:	2b00      	cmp	r3, #0
 8019816:	d002      	beq.n	801981e <phpalI14443p4a_Sw_ActivateCard+0x86>
            {
                bAts_Dsi = PHPAL_I14443P4A_DATARATE_424;
 8019818:	2302      	movs	r3, #2
 801981a:	737b      	strb	r3, [r7, #13]
 801981c:	e00a      	b.n	8019834 <phpalI14443p4a_Sw_ActivateCard+0x9c>
            }
            else if (pDataParams->bBitRateCaps & 0x10U)
 801981e:	687b      	ldr	r3, [r7, #4]
 8019820:	7adb      	ldrb	r3, [r3, #11]
 8019822:	f003 0310 	and.w	r3, r3, #16
 8019826:	2b00      	cmp	r3, #0
 8019828:	d002      	beq.n	8019830 <phpalI14443p4a_Sw_ActivateCard+0x98>
            {
                bAts_Dsi = PHPAL_I14443P4A_DATARATE_212;
 801982a:	2301      	movs	r3, #1
 801982c:	737b      	strb	r3, [r7, #13]
 801982e:	e001      	b.n	8019834 <phpalI14443p4a_Sw_ActivateCard+0x9c>
            }
            else
            {
                bAts_Dsi = PHPAL_I14443P4A_DATARATE_106;
 8019830:	2300      	movs	r3, #0
 8019832:	737b      	strb	r3, [r7, #13]
            }

            if (pDataParams->bBitRateCaps & 0x04U)
 8019834:	687b      	ldr	r3, [r7, #4]
 8019836:	7adb      	ldrb	r3, [r3, #11]
 8019838:	f003 0304 	and.w	r3, r3, #4
 801983c:	2b00      	cmp	r3, #0
 801983e:	d002      	beq.n	8019846 <phpalI14443p4a_Sw_ActivateCard+0xae>
            {
                bAts_Dri = PHPAL_I14443P4A_DATARATE_848;
 8019840:	2303      	movs	r3, #3
 8019842:	733b      	strb	r3, [r7, #12]
 8019844:	e013      	b.n	801986e <phpalI14443p4a_Sw_ActivateCard+0xd6>
            }
            else if (pDataParams->bBitRateCaps & 0x02U)
 8019846:	687b      	ldr	r3, [r7, #4]
 8019848:	7adb      	ldrb	r3, [r3, #11]
 801984a:	f003 0302 	and.w	r3, r3, #2
 801984e:	2b00      	cmp	r3, #0
 8019850:	d002      	beq.n	8019858 <phpalI14443p4a_Sw_ActivateCard+0xc0>
            {
                bAts_Dri = PHPAL_I14443P4A_DATARATE_424;
 8019852:	2302      	movs	r3, #2
 8019854:	733b      	strb	r3, [r7, #12]
 8019856:	e00a      	b.n	801986e <phpalI14443p4a_Sw_ActivateCard+0xd6>
            }
            else if (pDataParams->bBitRateCaps & 0x01U)
 8019858:	687b      	ldr	r3, [r7, #4]
 801985a:	7adb      	ldrb	r3, [r3, #11]
 801985c:	f003 0301 	and.w	r3, r3, #1
 8019860:	2b00      	cmp	r3, #0
 8019862:	d002      	beq.n	801986a <phpalI14443p4a_Sw_ActivateCard+0xd2>
            {
                bAts_Dri = PHPAL_I14443P4A_DATARATE_212;
 8019864:	2301      	movs	r3, #1
 8019866:	733b      	strb	r3, [r7, #12]
 8019868:	e001      	b.n	801986e <phpalI14443p4a_Sw_ActivateCard+0xd6>
            }
            else
            {
                bAts_Dri = PHPAL_I14443P4A_DATARATE_106;
 801986a:	2300      	movs	r3, #0
 801986c:	733b      	strb	r3, [r7, #12]
            }

            if ((bDsi != bAts_Dsi) && (bDsi > bAts_Dsi))
 801986e:	7e3a      	ldrb	r2, [r7, #24]
 8019870:	7b7b      	ldrb	r3, [r7, #13]
 8019872:	429a      	cmp	r2, r3
 8019874:	d005      	beq.n	8019882 <phpalI14443p4a_Sw_ActivateCard+0xea>
 8019876:	7e3a      	ldrb	r2, [r7, #24]
 8019878:	7b7b      	ldrb	r3, [r7, #13]
 801987a:	429a      	cmp	r2, r3
 801987c:	d901      	bls.n	8019882 <phpalI14443p4a_Sw_ActivateCard+0xea>
            {
                bDsi = bAts_Dsi;
 801987e:	7b7b      	ldrb	r3, [r7, #13]
 8019880:	763b      	strb	r3, [r7, #24]
            }

            if ((bDri != bAts_Dri) && (bDri > bAts_Dri))
 8019882:	787a      	ldrb	r2, [r7, #1]
 8019884:	7b3b      	ldrb	r3, [r7, #12]
 8019886:	429a      	cmp	r2, r3
 8019888:	d005      	beq.n	8019896 <phpalI14443p4a_Sw_ActivateCard+0xfe>
 801988a:	787a      	ldrb	r2, [r7, #1]
 801988c:	7b3b      	ldrb	r3, [r7, #12]
 801988e:	429a      	cmp	r2, r3
 8019890:	d901      	bls.n	8019896 <phpalI14443p4a_Sw_ActivateCard+0xfe>
            {
                bDri = bAts_Dri;
 8019892:	7b3b      	ldrb	r3, [r7, #12]
 8019894:	707b      	strb	r3, [r7, #1]
            }

            if (pDataParams->bBitRateCaps & 0x80U)
 8019896:	687b      	ldr	r3, [r7, #4]
 8019898:	7adb      	ldrb	r3, [r3, #11]
 801989a:	b25b      	sxtb	r3, r3
 801989c:	2b00      	cmp	r3, #0
 801989e:	da0c      	bge.n	80198ba <phpalI14443p4a_Sw_ActivateCard+0x122>
            {
                /* Only same bit rate allowed in both directions. */
                if (bDsi != bDri)
 80198a0:	7e3a      	ldrb	r2, [r7, #24]
 80198a2:	787b      	ldrb	r3, [r7, #1]
 80198a4:	429a      	cmp	r2, r3
 80198a6:	d008      	beq.n	80198ba <phpalI14443p4a_Sw_ActivateCard+0x122>
                {
                    (bDsi < bDri) ? (bDri = bDsi) : (bDsi = bDri);
 80198a8:	7e3a      	ldrb	r2, [r7, #24]
 80198aa:	787b      	ldrb	r3, [r7, #1]
 80198ac:	429a      	cmp	r2, r3
 80198ae:	d202      	bcs.n	80198b6 <phpalI14443p4a_Sw_ActivateCard+0x11e>
 80198b0:	7e3b      	ldrb	r3, [r7, #24]
 80198b2:	707b      	strb	r3, [r7, #1]
 80198b4:	e001      	b.n	80198ba <phpalI14443p4a_Sw_ActivateCard+0x122>
 80198b6:	787b      	ldrb	r3, [r7, #1]
 80198b8:	763b      	strb	r3, [r7, #24]
                }
            }

            if ((bDri != PHPAL_I14443P4A_DATARATE_106) || (bDsi != PHPAL_I14443P4A_DATARATE_106))
 80198ba:	787b      	ldrb	r3, [r7, #1]
 80198bc:	2b00      	cmp	r3, #0
 80198be:	d102      	bne.n	80198c6 <phpalI14443p4a_Sw_ActivateCard+0x12e>
 80198c0:	7e3b      	ldrb	r3, [r7, #24]
 80198c2:	2b00      	cmp	r3, #0
 80198c4:	d00c      	beq.n	80198e0 <phpalI14443p4a_Sw_ActivateCard+0x148>
            {
                /* Perform PPS */
                PH_CHECK_SUCCESS_FCT(statusTmp, phpalI14443p4a_Sw_Pps(pDataParams, bDri, bDsi));
 80198c6:	7e3a      	ldrb	r2, [r7, #24]
 80198c8:	787b      	ldrb	r3, [r7, #1]
 80198ca:	4619      	mov	r1, r3
 80198cc:	6878      	ldr	r0, [r7, #4]
 80198ce:	f7ff feb5 	bl	801963c <phpalI14443p4a_Sw_Pps>
 80198d2:	4603      	mov	r3, r0
 80198d4:	81fb      	strh	r3, [r7, #14]
 80198d6:	89fb      	ldrh	r3, [r7, #14]
 80198d8:	2b00      	cmp	r3, #0
 80198da:	d001      	beq.n	80198e0 <phpalI14443p4a_Sw_ActivateCard+0x148>
 80198dc:	89fb      	ldrh	r3, [r7, #14]
 80198de:	e00f      	b.n	8019900 <phpalI14443p4a_Sw_ActivateCard+0x168>
            }
        }
    }

    return PH_ADD_COMPCODE(statusTmp, PH_COMP_PAL_ISO14443P4A);
 80198e0:	89fb      	ldrh	r3, [r7, #14]
 80198e2:	2b00      	cmp	r3, #0
 80198e4:	d00b      	beq.n	80198fe <phpalI14443p4a_Sw_ActivateCard+0x166>
 80198e6:	89fb      	ldrh	r3, [r7, #14]
 80198e8:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80198ec:	2b00      	cmp	r3, #0
 80198ee:	d106      	bne.n	80198fe <phpalI14443p4a_Sw_ActivateCard+0x166>
 80198f0:	89fb      	ldrh	r3, [r7, #14]
 80198f2:	b2db      	uxtb	r3, r3
 80198f4:	b29b      	uxth	r3, r3
 80198f6:	f443 63a0 	orr.w	r3, r3, #1280	@ 0x500
 80198fa:	b29b      	uxth	r3, r3
 80198fc:	e000      	b.n	8019900 <phpalI14443p4a_Sw_ActivateCard+0x168>
 80198fe:	89fb      	ldrh	r3, [r7, #14]
}
 8019900:	4618      	mov	r0, r3
 8019902:	3710      	adds	r7, #16
 8019904:	46bd      	mov	sp, r7
 8019906:	bd80      	pop	{r7, pc}

08019908 <phpalI14443p4a_Sw_GetProtocolParams>:
    uint8_t * pNadSupported,
    uint8_t * pFwi,
    uint8_t * pFsdi,
    uint8_t * pFsci
    )
{
 8019908:	b480      	push	{r7}
 801990a:	b085      	sub	sp, #20
 801990c:	af00      	add	r7, sp, #0
 801990e:	60f8      	str	r0, [r7, #12]
 8019910:	60b9      	str	r1, [r7, #8]
 8019912:	607a      	str	r2, [r7, #4]
 8019914:	603b      	str	r3, [r7, #0]
    *pCidEnabled    = pDataParams->bCidSupported;
 8019916:	68fb      	ldr	r3, [r7, #12]
 8019918:	7a1a      	ldrb	r2, [r3, #8]
 801991a:	68bb      	ldr	r3, [r7, #8]
 801991c:	701a      	strb	r2, [r3, #0]
    *pCid           = pDataParams->bCid;
 801991e:	68fb      	ldr	r3, [r7, #12]
 8019920:	7a9a      	ldrb	r2, [r3, #10]
 8019922:	687b      	ldr	r3, [r7, #4]
 8019924:	701a      	strb	r2, [r3, #0]
    *pNadSupported  = pDataParams->bNadSupported;
 8019926:	68fb      	ldr	r3, [r7, #12]
 8019928:	7a5a      	ldrb	r2, [r3, #9]
 801992a:	683b      	ldr	r3, [r7, #0]
 801992c:	701a      	strb	r2, [r3, #0]
    *pFwi           = pDataParams->bFwi;
 801992e:	68fb      	ldr	r3, [r7, #12]
 8019930:	7b1a      	ldrb	r2, [r3, #12]
 8019932:	69bb      	ldr	r3, [r7, #24]
 8019934:	701a      	strb	r2, [r3, #0]
    *pFsdi          = pDataParams->bFsdi;
 8019936:	68fb      	ldr	r3, [r7, #12]
 8019938:	7b9a      	ldrb	r2, [r3, #14]
 801993a:	69fb      	ldr	r3, [r7, #28]
 801993c:	701a      	strb	r2, [r3, #0]
    *pFsci          = pDataParams->bFsci;
 801993e:	68fb      	ldr	r3, [r7, #12]
 8019940:	7b5a      	ldrb	r2, [r3, #13]
 8019942:	6a3b      	ldr	r3, [r7, #32]
 8019944:	701a      	strb	r2, [r3, #0]

    return PH_ERR_SUCCESS;
 8019946:	2300      	movs	r3, #0
}
 8019948:	4618      	mov	r0, r3
 801994a:	3714      	adds	r7, #20
 801994c:	46bd      	mov	sp, r7
 801994e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019952:	4770      	bx	lr

08019954 <phpalI14443p4mC_Sw_Init>:
                                   phpalI14443p4mC_Sw_DataParams_t * pDataParams,
                                   uint16_t wSizeOfDataParams,
                                   void * pHalDataParams,
                                   pWtxTimerCallback pWtxCallback
                                   )
{
 8019954:	b580      	push	{r7, lr}
 8019956:	b086      	sub	sp, #24
 8019958:	af00      	add	r7, sp, #0
 801995a:	60f8      	str	r0, [r7, #12]
 801995c:	607a      	str	r2, [r7, #4]
 801995e:	603b      	str	r3, [r7, #0]
 8019960:	460b      	mov	r3, r1
 8019962:	817b      	strh	r3, [r7, #10]
    phStatus_t wStatus = PH_ERR_SUCCESS;
 8019964:	2300      	movs	r3, #0
 8019966:	82fb      	strh	r3, [r7, #22]

    if (sizeof(phpalI14443p4mC_Sw_DataParams_t) != wSizeOfDataParams)
 8019968:	897b      	ldrh	r3, [r7, #10]
 801996a:	2b34      	cmp	r3, #52	@ 0x34
 801996c:	d002      	beq.n	8019974 <phpalI14443p4mC_Sw_Init+0x20>
    {
        return (PH_ERR_INVALID_DATA_PARAMS | PH_COMP_PAL_I14443P4MC);
 801996e:	f44f 6372 	mov.w	r3, #3872	@ 0xf20
 8019972:	e039      	b.n	80199e8 <phpalI14443p4mC_Sw_Init+0x94>
    }
    PH_ASSERT_NULL (pDataParams);
 8019974:	68fb      	ldr	r3, [r7, #12]
 8019976:	2b00      	cmp	r3, #0
 8019978:	d101      	bne.n	801997e <phpalI14443p4mC_Sw_Init+0x2a>
 801997a:	2321      	movs	r3, #33	@ 0x21
 801997c:	e034      	b.n	80199e8 <phpalI14443p4mC_Sw_Init+0x94>
    PH_ASSERT_NULL (pHalDataParams);
 801997e:	687b      	ldr	r3, [r7, #4]
 8019980:	2b00      	cmp	r3, #0
 8019982:	d101      	bne.n	8019988 <phpalI14443p4mC_Sw_Init+0x34>
 8019984:	2321      	movs	r3, #33	@ 0x21
 8019986:	e02f      	b.n	80199e8 <phpalI14443p4mC_Sw_Init+0x94>

    /* Initialize data parameters */
    pDataParams->wId                = PH_COMP_PAL_I14443P4MC | PHPAL_I14443P4MC_SW_ID;
 8019988:	68fb      	ldr	r3, [r7, #12]
 801998a:	f640 7201 	movw	r2, #3841	@ 0xf01
 801998e:	801a      	strh	r2, [r3, #0]
    pDataParams->pHalDataParams     = pHalDataParams;
 8019990:	68fb      	ldr	r3, [r7, #12]
 8019992:	687a      	ldr	r2, [r7, #4]
 8019994:	605a      	str	r2, [r3, #4]
    pDataParams->pWtxTimerCallback  = pWtxCallback;
 8019996:	68fb      	ldr	r3, [r7, #12]
 8019998:	683a      	ldr	r2, [r7, #0]
 801999a:	631a      	str	r2, [r3, #48]	@ 0x30

    pDataParams->bWtx               = PHPAL_I14443P4MC_SW_MIN_WTX_VALUE;
 801999c:	68fb      	ldr	r3, [r7, #12]
 801999e:	2201      	movs	r2, #1
 80199a0:	765a      	strb	r2, [r3, #25]
    pDataParams->bDisableWtx        = PH_OFF;
 80199a2:	68fb      	ldr	r3, [r7, #12]
 80199a4:	2200      	movs	r2, #0
 80199a6:	761a      	strb	r2, [r3, #24]
    /* Default operating mode is NFC */
    pDataParams->bOpMode            = RD_LIB_MODE_NFC;
 80199a8:	68fb      	ldr	r3, [r7, #12]
 80199aa:	2202      	movs	r2, #2
 80199ac:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
    /* By default delta time to be subtracted from WTX timer time is set to 0 */
    pDataParams->wWtDelta           = 0;
 80199b0:	68fb      	ldr	r3, [r7, #12]
 80199b2:	2200      	movs	r2, #0
 80199b4:	859a      	strh	r2, [r3, #44]	@ 0x2c
    /* Default percentage of actual time to be used in WTX timer is set to 75% */
    pDataParams->bWtPercentage      = 75;
 80199b6:	68fb      	ldr	r3, [r7, #12]
 80199b8:	224b      	movs	r2, #75	@ 0x4b
 80199ba:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e

    /* Reset protocol to defaults */
    (void)phpalI14443p4mC_Sw_ResetProtocol(pDataParams);
 80199be:	68f8      	ldr	r0, [r7, #12]
 80199c0:	f000 f818 	bl	80199f4 <phpalI14443p4mC_Sw_ResetProtocol>

    /* check whether event is already created. */
    pDataParams->mcEventObj.intialValue = 0;
 80199c4:	68fb      	ldr	r3, [r7, #12]
 80199c6:	2200      	movs	r2, #0
 80199c8:	611a      	str	r2, [r3, #16]
    pDataParams->mcEventObj.pEvtName = (uint8_t *)bmcEventName;
 80199ca:	68fb      	ldr	r3, [r7, #12]
 80199cc:	4a08      	ldr	r2, [pc, #32]	@ (80199f0 <phpalI14443p4mC_Sw_Init+0x9c>)
 80199ce:	60da      	str	r2, [r3, #12]
    wStatus = phOsal_EventCreate(&pDataParams->mcEventObj.EventHandle, &pDataParams->mcEventObj);
 80199d0:	68fb      	ldr	r3, [r7, #12]
 80199d2:	f103 0208 	add.w	r2, r3, #8
 80199d6:	68fb      	ldr	r3, [r7, #12]
 80199d8:	3308      	adds	r3, #8
 80199da:	4619      	mov	r1, r3
 80199dc:	4610      	mov	r0, r2
 80199de:	f002 fce7 	bl	801c3b0 <phOsal_EventCreate>
 80199e2:	4603      	mov	r3, r0
 80199e4:	82fb      	strh	r3, [r7, #22]

    return wStatus;
 80199e6:	8afb      	ldrh	r3, [r7, #22]
}
 80199e8:	4618      	mov	r0, r3
 80199ea:	3718      	adds	r7, #24
 80199ec:	46bd      	mov	sp, r7
 80199ee:	bd80      	pop	{r7, pc}
 80199f0:	080271c0 	.word	0x080271c0

080199f4 <phpalI14443p4mC_Sw_ResetProtocol>:
}

phStatus_t phpalI14443p4mC_Sw_ResetProtocol(
                                            phpalI14443p4mC_Sw_DataParams_t * pDataParams
                                            )
{
 80199f4:	b580      	push	{r7, lr}
 80199f6:	b084      	sub	sp, #16
 80199f8:	af00      	add	r7, sp, #0
 80199fa:	6078      	str	r0, [r7, #4]
    phStatus_t wStatus = PH_ERR_SUCCESS;
 80199fc:	2300      	movs	r3, #0
 80199fe:	81fb      	strh	r3, [r7, #14]
    pDataParams->bStateNow        = PHPAL_I14443P4MC_STATE_NONE;
 8019a00:	687b      	ldr	r3, [r7, #4]
 8019a02:	2200      	movs	r2, #0
 8019a04:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
    /* Default block number is 1. ISO14443-4 7.5.3.2. Rule C */
    pDataParams->bBlockNr         = 1;
 8019a08:	687b      	ldr	r3, [r7, #4]
 8019a0a:	2201      	movs	r2, #1
 8019a0c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    pDataParams->bFsdi            = 0;
 8019a10:	687b      	ldr	r3, [r7, #4]
 8019a12:	2200      	movs	r2, #0
 8019a14:	769a      	strb	r2, [r3, #26]
    /* Default FSCI value is 2 */
    pDataParams->bFsci            = PHPALI14443P4MC_FSCI_DEFAULT;
 8019a16:	687b      	ldr	r3, [r7, #4]
 8019a18:	2202      	movs	r2, #2
 8019a1a:	76da      	strb	r2, [r3, #27]
    pDataParams->bDr              = PHPAL_I14443P4MC_106;
 8019a1c:	687b      	ldr	r3, [r7, #4]
 8019a1e:	2200      	movs	r2, #0
 8019a20:	771a      	strb	r2, [r3, #28]
    pDataParams->bDs              = PHPAL_I14443P4MC_106;
 8019a22:	687b      	ldr	r3, [r7, #4]
 8019a24:	2200      	movs	r2, #0
 8019a26:	775a      	strb	r2, [r3, #29]
    pDataParams->bSameDSupport    = 0;
 8019a28:	687b      	ldr	r3, [r7, #4]
 8019a2a:	2200      	movs	r2, #0
 8019a2c:	779a      	strb	r2, [r3, #30]
    pDataParams->bFwi             = PHPALI14443P4MC_FWI_DEFAULT;
 8019a2e:	687b      	ldr	r3, [r7, #4]
 8019a30:	2204      	movs	r2, #4
 8019a32:	77da      	strb	r2, [r3, #31]
    pDataParams->bSfgi            = PHPALI14443P4MC_SFGI_DEFAULT;
 8019a34:	687b      	ldr	r3, [r7, #4]
 8019a36:	2200      	movs	r2, #0
 8019a38:	f883 2020 	strb.w	r2, [r3, #32]
    pDataParams->bCid             = 0;
 8019a3c:	687b      	ldr	r3, [r7, #4]
 8019a3e:	2200      	movs	r2, #0
 8019a40:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
    pDataParams->bNad             = 0;
 8019a44:	687b      	ldr	r3, [r7, #4]
 8019a46:	2200      	movs	r2, #0
 8019a48:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
    pDataParams->bChainingRx      = 0;
 8019a4c:	687b      	ldr	r3, [r7, #4]
 8019a4e:	2200      	movs	r2, #0
 8019a50:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
    pDataParams->bChainingTx      = 0;
 8019a54:	687b      	ldr	r3, [r7, #4]
 8019a56:	2200      	movs	r2, #0
 8019a58:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
    /* Default CID supported ISO14443-4 5.2.6 */
    pDataParams->bCidEnable       = PH_ON;
 8019a5c:	687b      	ldr	r3, [r7, #4]
 8019a5e:	2201      	movs	r2, #1
 8019a60:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    /* Default NAD not supported ISO14443-4 5.2.6 */
    pDataParams->bNadEnable       = PH_OFF;
 8019a64:	687b      	ldr	r3, [r7, #4]
 8019a66:	2200      	movs	r2, #0
 8019a68:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    pDataParams->bCidPresence     = FALSE;
 8019a6c:	687b      	ldr	r3, [r7, #4]
 8019a6e:	2200      	movs	r2, #0
 8019a70:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
    pDataParams->bNadPresence     = FALSE;
 8019a74:	687b      	ldr	r3, [r7, #4]
 8019a76:	2200      	movs	r2, #0
 8019a78:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Reset the position in case the PICC stopped abruptly due to RF OFF during chaining */
    PH_CHECK_SUCCESS_FCT(wStatus, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_RXBUFFER_STARTPOS, 0));
 8019a7c:	687b      	ldr	r3, [r7, #4]
 8019a7e:	685b      	ldr	r3, [r3, #4]
 8019a80:	2200      	movs	r2, #0
 8019a82:	2130      	movs	r1, #48	@ 0x30
 8019a84:	4618      	mov	r0, r3
 8019a86:	f7f6 fd57 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 8019a8a:	4603      	mov	r3, r0
 8019a8c:	81fb      	strh	r3, [r7, #14]
 8019a8e:	89fb      	ldrh	r3, [r7, #14]
 8019a90:	2b00      	cmp	r3, #0
 8019a92:	d001      	beq.n	8019a98 <phpalI14443p4mC_Sw_ResetProtocol+0xa4>
 8019a94:	89fb      	ldrh	r3, [r7, #14]
 8019a96:	e000      	b.n	8019a9a <phpalI14443p4mC_Sw_ResetProtocol+0xa6>

    return wStatus;
 8019a98:	89fb      	ldrh	r3, [r7, #14]
}
 8019a9a:	4618      	mov	r0, r3
 8019a9c:	3710      	adds	r7, #16
 8019a9e:	46bd      	mov	sp, r7
 8019aa0:	bd80      	pop	{r7, pc}

08019aa2 <phpalI18000p3m3_Sw_Init>:
phStatus_t phpalI18000p3m3_Sw_Init(
                                   phpalI18000p3m3_Sw_DataParams_t * pDataParams,
                                   uint16_t wSizeOfDataParams,
                                   void * pHalDataParams
                                   )
{
 8019aa2:	b480      	push	{r7}
 8019aa4:	b085      	sub	sp, #20
 8019aa6:	af00      	add	r7, sp, #0
 8019aa8:	60f8      	str	r0, [r7, #12]
 8019aaa:	460b      	mov	r3, r1
 8019aac:	607a      	str	r2, [r7, #4]
 8019aae:	817b      	strh	r3, [r7, #10]
    if (sizeof(phpalI18000p3m3_Sw_DataParams_t) != wSizeOfDataParams)
 8019ab0:	897b      	ldrh	r3, [r7, #10]
 8019ab2:	2b0c      	cmp	r3, #12
 8019ab4:	d002      	beq.n	8019abc <phpalI18000p3m3_Sw_Init+0x1a>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_PAL_I18000P3M3);
 8019ab6:	f44f 6332 	mov.w	r3, #2848	@ 0xb20
 8019aba:	e017      	b.n	8019aec <phpalI18000p3m3_Sw_Init+0x4a>
    }
    PH_ASSERT_NULL (pDataParams);
 8019abc:	68fb      	ldr	r3, [r7, #12]
 8019abe:	2b00      	cmp	r3, #0
 8019ac0:	d101      	bne.n	8019ac6 <phpalI18000p3m3_Sw_Init+0x24>
 8019ac2:	2321      	movs	r3, #33	@ 0x21
 8019ac4:	e012      	b.n	8019aec <phpalI18000p3m3_Sw_Init+0x4a>
    PH_ASSERT_NULL (pHalDataParams);
 8019ac6:	687b      	ldr	r3, [r7, #4]
 8019ac8:	2b00      	cmp	r3, #0
 8019aca:	d101      	bne.n	8019ad0 <phpalI18000p3m3_Sw_Init+0x2e>
 8019acc:	2321      	movs	r3, #33	@ 0x21
 8019ace:	e00d      	b.n	8019aec <phpalI18000p3m3_Sw_Init+0x4a>

    pDataParams->wId                = PH_COMP_PAL_I18000P3M3 | PHPAL_I18000P3M3_SW_ID;
 8019ad0:	68fb      	ldr	r3, [r7, #12]
 8019ad2:	f640 3201 	movw	r2, #2817	@ 0xb01
 8019ad6:	801a      	strh	r2, [r3, #0]
    pDataParams->pHalDataParams     = pHalDataParams;
 8019ad8:	68fb      	ldr	r3, [r7, #12]
 8019ada:	687a      	ldr	r2, [r7, #4]
 8019adc:	605a      	str	r2, [r3, #4]
    pDataParams->bSession           = PHPAL_I18000P3M3_SESSION_S0;
 8019ade:	68fb      	ldr	r3, [r7, #12]
 8019ae0:	2200      	movs	r2, #0
 8019ae2:	721a      	strb	r2, [r3, #8]
    pDataParams->bStoredCRCValid    = PH_OFF;
 8019ae4:	68fb      	ldr	r3, [r7, #12]
 8019ae6:	2200      	movs	r2, #0
 8019ae8:	72da      	strb	r2, [r3, #11]

    return PH_ERR_SUCCESS;
 8019aea:	2300      	movs	r3, #0
}
 8019aec:	4618      	mov	r0, r3
 8019aee:	3714      	adds	r7, #20
 8019af0:	46bd      	mov	sp, r7
 8019af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019af6:	4770      	bx	lr

08019af8 <phpalI18000p3m3_Sw_CreateSelectCmd>:
                                         uint8_t bTruncate,
                                         uint8_t * pSelectCmd,
                                         uint8_t * bLen,
                                         uint8_t * bValidBits
                                        )
{
 8019af8:	b480      	push	{r7}
 8019afa:	b085      	sub	sp, #20
 8019afc:	af00      	add	r7, sp, #0
 8019afe:	6078      	str	r0, [r7, #4]
 8019b00:	4608      	mov	r0, r1
 8019b02:	4611      	mov	r1, r2
 8019b04:	461a      	mov	r2, r3
 8019b06:	4603      	mov	r3, r0
 8019b08:	70fb      	strb	r3, [r7, #3]
 8019b0a:	460b      	mov	r3, r1
 8019b0c:	70bb      	strb	r3, [r7, #2]
 8019b0e:	4613      	mov	r3, r2
 8019b10:	707b      	strb	r3, [r7, #1]
    uint8_t     PH_MEMLOC_COUNT bIndex;
    uint8_t     PH_MEMLOC_REM bCmdLength;
    uint8_t     PH_MEMLOC_REM bTmp;
    uint8_t     PH_MEMLOC_REM bMaskByteLength;
    uint16_t    PH_MEMLOC_REM wCmdBitLength = 0;
 8019b12:	2300      	movs	r3, #0
 8019b14:	817b      	strh	r3, [r7, #10]
    PH_UNUSED_VARIABLE(pDataParams);
    /* Parameter check */
    if ((bTarget > 0x07U) || (bAction > 0x07U) || (bMemBank > 0x03U) || (bPointerLength > 3U) || (bTruncate > 1U))
 8019b16:	78fb      	ldrb	r3, [r7, #3]
 8019b18:	2b07      	cmp	r3, #7
 8019b1a:	d80c      	bhi.n	8019b36 <phpalI18000p3m3_Sw_CreateSelectCmd+0x3e>
 8019b1c:	78bb      	ldrb	r3, [r7, #2]
 8019b1e:	2b07      	cmp	r3, #7
 8019b20:	d809      	bhi.n	8019b36 <phpalI18000p3m3_Sw_CreateSelectCmd+0x3e>
 8019b22:	787b      	ldrb	r3, [r7, #1]
 8019b24:	2b03      	cmp	r3, #3
 8019b26:	d806      	bhi.n	8019b36 <phpalI18000p3m3_Sw_CreateSelectCmd+0x3e>
 8019b28:	7f3b      	ldrb	r3, [r7, #28]
 8019b2a:	2b03      	cmp	r3, #3
 8019b2c:	d803      	bhi.n	8019b36 <phpalI18000p3m3_Sw_CreateSelectCmd+0x3e>
 8019b2e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8019b32:	2b01      	cmp	r3, #1
 8019b34:	d902      	bls.n	8019b3c <phpalI18000p3m3_Sw_CreateSelectCmd+0x44>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_I18000P3M3);
 8019b36:	f640 3321 	movw	r3, #2849	@ 0xb21
 8019b3a:	e0f0      	b.n	8019d1e <phpalI18000p3m3_Sw_CreateSelectCmd+0x226>
    }

    /* Build Command frame */
    bCmdLength = 0;
 8019b3c:	2300      	movs	r3, #0
 8019b3e:	73bb      	strb	r3, [r7, #14]
    *(pSelectCmd + bCmdLength++) = (PHPAL_I18000P3M3_CMD_SELECT << 4U) | (bTarget << 1U) | (bAction >> 2U);  /* 0 bits left */
 8019b40:	78fb      	ldrb	r3, [r7, #3]
 8019b42:	005b      	lsls	r3, r3, #1
 8019b44:	b2da      	uxtb	r2, r3
 8019b46:	78bb      	ldrb	r3, [r7, #2]
 8019b48:	089b      	lsrs	r3, r3, #2
 8019b4a:	b2db      	uxtb	r3, r3
 8019b4c:	4313      	orrs	r3, r2
 8019b4e:	b2da      	uxtb	r2, r3
 8019b50:	7bbb      	ldrb	r3, [r7, #14]
 8019b52:	1c59      	adds	r1, r3, #1
 8019b54:	73b9      	strb	r1, [r7, #14]
 8019b56:	4619      	mov	r1, r3
 8019b58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019b5a:	440b      	add	r3, r1
 8019b5c:	f062 025f 	orn	r2, r2, #95	@ 0x5f
 8019b60:	b2d2      	uxtb	r2, r2
 8019b62:	701a      	strb	r2, [r3, #0]
    *(pSelectCmd + bCmdLength)   = (bAction << 6U) | (bMemBank <<  4U) | (bPointerLength << 2U);             /* 2 bits left */
 8019b64:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8019b68:	019b      	lsls	r3, r3, #6
 8019b6a:	b25a      	sxtb	r2, r3
 8019b6c:	f997 3001 	ldrsb.w	r3, [r7, #1]
 8019b70:	011b      	lsls	r3, r3, #4
 8019b72:	b25b      	sxtb	r3, r3
 8019b74:	4313      	orrs	r3, r2
 8019b76:	b25a      	sxtb	r2, r3
 8019b78:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8019b7c:	009b      	lsls	r3, r3, #2
 8019b7e:	b25b      	sxtb	r3, r3
 8019b80:	4313      	orrs	r3, r2
 8019b82:	b259      	sxtb	r1, r3
 8019b84:	7bbb      	ldrb	r3, [r7, #14]
 8019b86:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8019b88:	4413      	add	r3, r2
 8019b8a:	b2ca      	uxtb	r2, r1
 8019b8c:	701a      	strb	r2, [r3, #0]

    /* append pointer */
    for (bIndex = 0; bIndex < (bPointerLength + /* */ 1U); ++bIndex)
 8019b8e:	2300      	movs	r3, #0
 8019b90:	73fb      	strb	r3, [r7, #15]
 8019b92:	e01f      	b.n	8019bd4 <phpalI18000p3m3_Sw_CreateSelectCmd+0xdc>
    {
        *(pSelectCmd + bCmdLength++) |= (pPointer[bIndex]) >> 6U;
 8019b94:	7bbb      	ldrb	r3, [r7, #14]
 8019b96:	1c5a      	adds	r2, r3, #1
 8019b98:	73ba      	strb	r2, [r7, #14]
 8019b9a:	4619      	mov	r1, r3
 8019b9c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8019b9e:	440a      	add	r2, r1
 8019ba0:	7811      	ldrb	r1, [r2, #0]
 8019ba2:	7bfa      	ldrb	r2, [r7, #15]
 8019ba4:	69b8      	ldr	r0, [r7, #24]
 8019ba6:	4402      	add	r2, r0
 8019ba8:	7812      	ldrb	r2, [r2, #0]
 8019baa:	0992      	lsrs	r2, r2, #6
 8019bac:	b2d2      	uxtb	r2, r2
 8019bae:	4618      	mov	r0, r3
 8019bb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019bb2:	4403      	add	r3, r0
 8019bb4:	430a      	orrs	r2, r1
 8019bb6:	b2d2      	uxtb	r2, r2
 8019bb8:	701a      	strb	r2, [r3, #0]
        *(pSelectCmd + bCmdLength)    = (pPointer[bIndex]) << 2U;
 8019bba:	7bfb      	ldrb	r3, [r7, #15]
 8019bbc:	69ba      	ldr	r2, [r7, #24]
 8019bbe:	4413      	add	r3, r2
 8019bc0:	781a      	ldrb	r2, [r3, #0]
 8019bc2:	7bbb      	ldrb	r3, [r7, #14]
 8019bc4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8019bc6:	440b      	add	r3, r1
 8019bc8:	0092      	lsls	r2, r2, #2
 8019bca:	b2d2      	uxtb	r2, r2
 8019bcc:	701a      	strb	r2, [r3, #0]
    for (bIndex = 0; bIndex < (bPointerLength + /* */ 1U); ++bIndex)
 8019bce:	7bfb      	ldrb	r3, [r7, #15]
 8019bd0:	3301      	adds	r3, #1
 8019bd2:	73fb      	strb	r3, [r7, #15]
 8019bd4:	7bfa      	ldrb	r2, [r7, #15]
 8019bd6:	7f3b      	ldrb	r3, [r7, #28]
 8019bd8:	3301      	adds	r3, #1
 8019bda:	429a      	cmp	r2, r3
 8019bdc:	d3da      	bcc.n	8019b94 <phpalI18000p3m3_Sw_CreateSelectCmd+0x9c>
    }
    /* 2 bits left */

    *(pSelectCmd + bCmdLength++) |= bMaskBitLength >> 6U;
 8019bde:	7bbb      	ldrb	r3, [r7, #14]
 8019be0:	1c5a      	adds	r2, r3, #1
 8019be2:	73ba      	strb	r2, [r7, #14]
 8019be4:	4619      	mov	r1, r3
 8019be6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8019be8:	440a      	add	r2, r1
 8019bea:	7811      	ldrb	r1, [r2, #0]
 8019bec:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8019bf0:	0992      	lsrs	r2, r2, #6
 8019bf2:	b2d2      	uxtb	r2, r2
 8019bf4:	4618      	mov	r0, r3
 8019bf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019bf8:	4403      	add	r3, r0
 8019bfa:	430a      	orrs	r2, r1
 8019bfc:	b2d2      	uxtb	r2, r2
 8019bfe:	701a      	strb	r2, [r3, #0]
    *(pSelectCmd + bCmdLength)    = bMaskBitLength << 2U;  /* 2 bits left */
 8019c00:	7bbb      	ldrb	r3, [r7, #14]
 8019c02:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8019c04:	4413      	add	r3, r2
 8019c06:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8019c0a:	0092      	lsls	r2, r2, #2
 8019c0c:	b2d2      	uxtb	r2, r2
 8019c0e:	701a      	strb	r2, [r3, #0]

    /* calculate intermediate bitlength */
    wCmdBitLength = ((uint16_t)bCmdLength << 3U) + 6U;
 8019c10:	7bbb      	ldrb	r3, [r7, #14]
 8019c12:	b29b      	uxth	r3, r3
 8019c14:	00db      	lsls	r3, r3, #3
 8019c16:	b29b      	uxth	r3, r3
 8019c18:	3306      	adds	r3, #6
 8019c1a:	817b      	strh	r3, [r7, #10]

    /* get byte-length of mask */
    bMaskByteLength = bMaskBitLength >> 3U;
 8019c1c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8019c20:	08db      	lsrs	r3, r3, #3
 8019c22:	733b      	strb	r3, [r7, #12]
    if (0U != (bMaskBitLength & 0x07U))
 8019c24:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8019c28:	f003 0307 	and.w	r3, r3, #7
 8019c2c:	2b00      	cmp	r3, #0
 8019c2e:	d002      	beq.n	8019c36 <phpalI18000p3m3_Sw_CreateSelectCmd+0x13e>
    {
        ++bMaskByteLength;
 8019c30:	7b3b      	ldrb	r3, [r7, #12]
 8019c32:	3301      	adds	r3, #1
 8019c34:	733b      	strb	r3, [r7, #12]
    }

    /* append mask value */
    for (bIndex = 0; bIndex < bMaskByteLength; ++bIndex)
 8019c36:	2300      	movs	r3, #0
 8019c38:	73fb      	strb	r3, [r7, #15]
 8019c3a:	e036      	b.n	8019caa <phpalI18000p3m3_Sw_CreateSelectCmd+0x1b2>
    {
        bTmp = pMask[bIndex];
 8019c3c:	7bfb      	ldrb	r3, [r7, #15]
 8019c3e:	6a3a      	ldr	r2, [r7, #32]
 8019c40:	4413      	add	r3, r2
 8019c42:	781b      	ldrb	r3, [r3, #0]
 8019c44:	737b      	strb	r3, [r7, #13]

        /* Mask out invalid bits of last byte */
        if ((bIndex == (bMaskByteLength - 1U)) && ((bMaskBitLength & 0x07U) > 0U))
 8019c46:	7bfa      	ldrb	r2, [r7, #15]
 8019c48:	7b3b      	ldrb	r3, [r7, #12]
 8019c4a:	3b01      	subs	r3, #1
 8019c4c:	429a      	cmp	r2, r3
 8019c4e:	d112      	bne.n	8019c76 <phpalI18000p3m3_Sw_CreateSelectCmd+0x17e>
 8019c50:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8019c54:	f003 0307 	and.w	r3, r3, #7
 8019c58:	2b00      	cmp	r3, #0
 8019c5a:	d00c      	beq.n	8019c76 <phpalI18000p3m3_Sw_CreateSelectCmd+0x17e>
        {
            bTmp &= (uint8_t)(0xFFU << (8U - (bMaskBitLength & 0x07U)));
 8019c5c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8019c60:	f003 0307 	and.w	r3, r3, #7
 8019c64:	f1c3 0308 	rsb	r3, r3, #8
 8019c68:	22ff      	movs	r2, #255	@ 0xff
 8019c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8019c6e:	b2da      	uxtb	r2, r3
 8019c70:	7b7b      	ldrb	r3, [r7, #13]
 8019c72:	4013      	ands	r3, r2
 8019c74:	737b      	strb	r3, [r7, #13]
        }

        /* Append mask value */
        *(pSelectCmd + bCmdLength++) |= bTmp >> 6U;
 8019c76:	7bbb      	ldrb	r3, [r7, #14]
 8019c78:	1c5a      	adds	r2, r3, #1
 8019c7a:	73ba      	strb	r2, [r7, #14]
 8019c7c:	4619      	mov	r1, r3
 8019c7e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8019c80:	440a      	add	r2, r1
 8019c82:	7811      	ldrb	r1, [r2, #0]
 8019c84:	7b7a      	ldrb	r2, [r7, #13]
 8019c86:	0992      	lsrs	r2, r2, #6
 8019c88:	b2d2      	uxtb	r2, r2
 8019c8a:	4618      	mov	r0, r3
 8019c8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019c8e:	4403      	add	r3, r0
 8019c90:	430a      	orrs	r2, r1
 8019c92:	b2d2      	uxtb	r2, r2
 8019c94:	701a      	strb	r2, [r3, #0]
        *(pSelectCmd + bCmdLength)    = bTmp << 2U;
 8019c96:	7bbb      	ldrb	r3, [r7, #14]
 8019c98:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8019c9a:	4413      	add	r3, r2
 8019c9c:	7b7a      	ldrb	r2, [r7, #13]
 8019c9e:	0092      	lsls	r2, r2, #2
 8019ca0:	b2d2      	uxtb	r2, r2
 8019ca2:	701a      	strb	r2, [r3, #0]
    for (bIndex = 0; bIndex < bMaskByteLength; ++bIndex)
 8019ca4:	7bfb      	ldrb	r3, [r7, #15]
 8019ca6:	3301      	adds	r3, #1
 8019ca8:	73fb      	strb	r3, [r7, #15]
 8019caa:	7bfa      	ldrb	r2, [r7, #15]
 8019cac:	7b3b      	ldrb	r3, [r7, #12]
 8019cae:	429a      	cmp	r2, r3
 8019cb0:	d3c4      	bcc.n	8019c3c <phpalI18000p3m3_Sw_CreateSelectCmd+0x144>
    }
    /* calculate new bit length */
    wCmdBitLength = wCmdBitLength + bMaskBitLength;
 8019cb2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8019cb6:	b29a      	uxth	r2, r3
 8019cb8:	897b      	ldrh	r3, [r7, #10]
 8019cba:	4413      	add	r3, r2
 8019cbc:	817b      	strh	r3, [r7, #10]

    /* decrement length if we incremented too much */
    if ((wCmdBitLength >> 3U) != bCmdLength)
 8019cbe:	897b      	ldrh	r3, [r7, #10]
 8019cc0:	08db      	lsrs	r3, r3, #3
 8019cc2:	b29a      	uxth	r2, r3
 8019cc4:	7bbb      	ldrb	r3, [r7, #14]
 8019cc6:	b29b      	uxth	r3, r3
 8019cc8:	429a      	cmp	r2, r3
 8019cca:	d002      	beq.n	8019cd2 <phpalI18000p3m3_Sw_CreateSelectCmd+0x1da>
    {
        --bCmdLength;
 8019ccc:	7bbb      	ldrb	r3, [r7, #14]
 8019cce:	3b01      	subs	r3, #1
 8019cd0:	73bb      	strb	r3, [r7, #14]
    }

    /* append truncate bit */
    if (bTruncate != PH_OFF)
 8019cd2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8019cd6:	2b00      	cmp	r3, #0
 8019cd8:	d010      	beq.n	8019cfc <phpalI18000p3m3_Sw_CreateSelectCmd+0x204>
    {
        *(pSelectCmd + bCmdLength) |= (uint8_t)(0x80U >> (wCmdBitLength & 0x07U));
 8019cda:	7bbb      	ldrb	r3, [r7, #14]
 8019cdc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8019cde:	4413      	add	r3, r2
 8019ce0:	7819      	ldrb	r1, [r3, #0]
 8019ce2:	897b      	ldrh	r3, [r7, #10]
 8019ce4:	f003 0307 	and.w	r3, r3, #7
 8019ce8:	2280      	movs	r2, #128	@ 0x80
 8019cea:	fa22 f303 	lsr.w	r3, r2, r3
 8019cee:	b2da      	uxtb	r2, r3
 8019cf0:	7bbb      	ldrb	r3, [r7, #14]
 8019cf2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8019cf4:	4403      	add	r3, r0
 8019cf6:	430a      	orrs	r2, r1
 8019cf8:	b2d2      	uxtb	r2, r2
 8019cfa:	701a      	strb	r2, [r3, #0]
    }
    ++bCmdLength;
 8019cfc:	7bbb      	ldrb	r3, [r7, #14]
 8019cfe:	3301      	adds	r3, #1
 8019d00:	73bb      	strb	r3, [r7, #14]
    ++wCmdBitLength;
 8019d02:	897b      	ldrh	r3, [r7, #10]
 8019d04:	3301      	adds	r3, #1
 8019d06:	817b      	strh	r3, [r7, #10]
    *bLen = bCmdLength;
 8019d08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019d0a:	7bba      	ldrb	r2, [r7, #14]
 8019d0c:	701a      	strb	r2, [r3, #0]
    *bValidBits = (uint8_t)(wCmdBitLength & 0x07U);
 8019d0e:	897b      	ldrh	r3, [r7, #10]
 8019d10:	b2db      	uxtb	r3, r3
 8019d12:	f003 0307 	and.w	r3, r3, #7
 8019d16:	b2da      	uxtb	r2, r3
 8019d18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019d1a:	701a      	strb	r2, [r3, #0]

    return PH_ERR_SUCCESS;
 8019d1c:	2300      	movs	r3, #0
}
 8019d1e:	4618      	mov	r0, r3
 8019d20:	3714      	adds	r7, #20
 8019d22:	46bd      	mov	sp, r7
 8019d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019d28:	4770      	bx	lr

08019d2a <phpalI18000p3m3_Sw_CreateBeginRoundCmd>:
    uint8_t bSession,
    uint8_t bRfu,
    uint8_t bQ,
    uint8_t * pBeginRnd
    )
{
 8019d2a:	b580      	push	{r7, lr}
 8019d2c:	b084      	sub	sp, #16
 8019d2e:	af00      	add	r7, sp, #0
 8019d30:	6078      	str	r0, [r7, #4]
 8019d32:	4608      	mov	r0, r1
 8019d34:	4611      	mov	r1, r2
 8019d36:	461a      	mov	r2, r3
 8019d38:	4603      	mov	r3, r0
 8019d3a:	70fb      	strb	r3, [r7, #3]
 8019d3c:	460b      	mov	r3, r1
 8019d3e:	70bb      	strb	r3, [r7, #2]
 8019d40:	4613      	mov	r3, r2
 8019d42:	707b      	strb	r3, [r7, #1]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint16_t PH_MEMLOC_REM wValue = 0;
 8019d44:	2300      	movs	r3, #0
 8019d46:	81fb      	strh	r3, [r7, #14]
    /* Parameter check */
    if ((bDr > 0x01U) || (bM < 0x02U) || (bM > 0x03U) || (bTRext > 1U) || (bSel > 0x03U) || (bSession > 0x03U) || (bRfu > 0x01U) || (bQ > 0x0FU))
 8019d48:	78fb      	ldrb	r3, [r7, #3]
 8019d4a:	2b01      	cmp	r3, #1
 8019d4c:	d816      	bhi.n	8019d7c <phpalI18000p3m3_Sw_CreateBeginRoundCmd+0x52>
 8019d4e:	78bb      	ldrb	r3, [r7, #2]
 8019d50:	2b01      	cmp	r3, #1
 8019d52:	d913      	bls.n	8019d7c <phpalI18000p3m3_Sw_CreateBeginRoundCmd+0x52>
 8019d54:	78bb      	ldrb	r3, [r7, #2]
 8019d56:	2b03      	cmp	r3, #3
 8019d58:	d810      	bhi.n	8019d7c <phpalI18000p3m3_Sw_CreateBeginRoundCmd+0x52>
 8019d5a:	787b      	ldrb	r3, [r7, #1]
 8019d5c:	2b01      	cmp	r3, #1
 8019d5e:	d80d      	bhi.n	8019d7c <phpalI18000p3m3_Sw_CreateBeginRoundCmd+0x52>
 8019d60:	7e3b      	ldrb	r3, [r7, #24]
 8019d62:	2b03      	cmp	r3, #3
 8019d64:	d80a      	bhi.n	8019d7c <phpalI18000p3m3_Sw_CreateBeginRoundCmd+0x52>
 8019d66:	7f3b      	ldrb	r3, [r7, #28]
 8019d68:	2b03      	cmp	r3, #3
 8019d6a:	d807      	bhi.n	8019d7c <phpalI18000p3m3_Sw_CreateBeginRoundCmd+0x52>
 8019d6c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8019d70:	2b01      	cmp	r3, #1
 8019d72:	d803      	bhi.n	8019d7c <phpalI18000p3m3_Sw_CreateBeginRoundCmd+0x52>
 8019d74:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8019d78:	2b0f      	cmp	r3, #15
 8019d7a:	d902      	bls.n	8019d82 <phpalI18000p3m3_Sw_CreateBeginRoundCmd+0x58>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_I18000P3M3);
 8019d7c:	f640 3321 	movw	r3, #2849	@ 0xb21
 8019d80:	e072      	b.n	8019e68 <phpalI18000p3m3_Sw_CreateBeginRoundCmd+0x13e>
    }

    /* Store new session parameter */
   pDataParams->bSession = bSession;
 8019d82:	687b      	ldr	r3, [r7, #4]
 8019d84:	7f3a      	ldrb	r2, [r7, #28]
 8019d86:	721a      	strb	r2, [r3, #8]

    /* Map TRext to 0 or 1 */
    if (bTRext != PH_OFF)
 8019d88:	787b      	ldrb	r3, [r7, #1]
 8019d8a:	2b00      	cmp	r3, #0
 8019d8c:	d002      	beq.n	8019d94 <phpalI18000p3m3_Sw_CreateBeginRoundCmd+0x6a>
    {
        bTRext = 1;
 8019d8e:	2301      	movs	r3, #1
 8019d90:	707b      	strb	r3, [r7, #1]
 8019d92:	e001      	b.n	8019d98 <phpalI18000p3m3_Sw_CreateBeginRoundCmd+0x6e>
    }
    else
    {
        bTRext = 0;
 8019d94:	2300      	movs	r3, #0
 8019d96:	707b      	strb	r3, [r7, #1]
    }

    /* Build Command frame */
    *pBeginRnd = (PHPAL_I18000P3M3_CMD_BEGIN_ROUND << 4U) | (bDr << 3U) | (bM << 1U) | (bTRext);  /* 0 bits left */
 8019d98:	78fb      	ldrb	r3, [r7, #3]
 8019d9a:	00db      	lsls	r3, r3, #3
 8019d9c:	b2da      	uxtb	r2, r3
 8019d9e:	78bb      	ldrb	r3, [r7, #2]
 8019da0:	005b      	lsls	r3, r3, #1
 8019da2:	b2db      	uxtb	r3, r3
 8019da4:	4313      	orrs	r3, r2
 8019da6:	b2da      	uxtb	r2, r3
 8019da8:	787b      	ldrb	r3, [r7, #1]
 8019daa:	4313      	orrs	r3, r2
 8019dac:	b2db      	uxtb	r3, r3
 8019dae:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8019db2:	b2da      	uxtb	r2, r3
 8019db4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019db6:	701a      	strb	r2, [r3, #0]
    *(pBeginRnd+1U) = (bSel << 6U) | (bSession << 4U) | (bRfu << 3U) | (bQ >> 1U);                      /* 0 bits left */
 8019db8:	f997 3018 	ldrsb.w	r3, [r7, #24]
 8019dbc:	019b      	lsls	r3, r3, #6
 8019dbe:	b25a      	sxtb	r2, r3
 8019dc0:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8019dc4:	011b      	lsls	r3, r3, #4
 8019dc6:	b25b      	sxtb	r3, r3
 8019dc8:	4313      	orrs	r3, r2
 8019dca:	b25a      	sxtb	r2, r3
 8019dcc:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8019dd0:	00db      	lsls	r3, r3, #3
 8019dd2:	b25b      	sxtb	r3, r3
 8019dd4:	4313      	orrs	r3, r2
 8019dd6:	b25a      	sxtb	r2, r3
 8019dd8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8019ddc:	085b      	lsrs	r3, r3, #1
 8019dde:	b2db      	uxtb	r3, r3
 8019de0:	b25b      	sxtb	r3, r3
 8019de2:	4313      	orrs	r3, r2
 8019de4:	b25a      	sxtb	r2, r3
 8019de6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019de8:	3301      	adds	r3, #1
 8019dea:	b2d2      	uxtb	r2, r2
 8019dec:	701a      	strb	r2, [r3, #0]
    *(pBeginRnd+2U) = (bQ << 7U);                                                                    /* 7 bits left */
 8019dee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019df0:	3302      	adds	r3, #2
 8019df2:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8019df6:	01d2      	lsls	r2, r2, #7
 8019df8:	b2d2      	uxtb	r2, r2
 8019dfa:	701a      	strb	r2, [r3, #0]

    if(bDr == 0U)
 8019dfc:	78fb      	ldrb	r3, [r7, #3]
 8019dfe:	2b00      	cmp	r3, #0
 8019e00:	d108      	bne.n	8019e14 <phpalI18000p3m3_Sw_CreateBeginRoundCmd+0xea>
    {
        if(bM == 2U)
 8019e02:	78bb      	ldrb	r3, [r7, #2]
 8019e04:	2b02      	cmp	r3, #2
 8019e06:	d102      	bne.n	8019e0e <phpalI18000p3m3_Sw_CreateBeginRoundCmd+0xe4>
        {
            wValue = PHHAL_HW_RX_I18000P3M3_FL_423_MAN2;
 8019e08:	2313      	movs	r3, #19
 8019e0a:	81fb      	strh	r3, [r7, #14]
 8019e0c:	e00a      	b.n	8019e24 <phpalI18000p3m3_Sw_CreateBeginRoundCmd+0xfa>
        }
        else
        {
            wValue = PHHAL_HW_RX_I18000P3M3_FL_423_MAN4;
 8019e0e:	2315      	movs	r3, #21
 8019e10:	81fb      	strh	r3, [r7, #14]
 8019e12:	e007      	b.n	8019e24 <phpalI18000p3m3_Sw_CreateBeginRoundCmd+0xfa>
        }
    }
    else
    {
        if(bM == 2U)
 8019e14:	78bb      	ldrb	r3, [r7, #2]
 8019e16:	2b02      	cmp	r3, #2
 8019e18:	d102      	bne.n	8019e20 <phpalI18000p3m3_Sw_CreateBeginRoundCmd+0xf6>
        {
            wValue = PHHAL_HW_RX_I18000P3M3_FL_847_MAN2;
 8019e1a:	2314      	movs	r3, #20
 8019e1c:	81fb      	strh	r3, [r7, #14]
 8019e1e:	e001      	b.n	8019e24 <phpalI18000p3m3_Sw_CreateBeginRoundCmd+0xfa>
        }
        else
        {
            wValue = PHHAL_HW_RX_I18000P3M3_FL_847_MAN4;
 8019e20:	2316      	movs	r3, #22
 8019e22:	81fb      	strh	r3, [r7, #14]
        }
    }

    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 8019e24:	687b      	ldr	r3, [r7, #4]
 8019e26:	685b      	ldr	r3, [r3, #4]
 8019e28:	89fa      	ldrh	r2, [r7, #14]
 8019e2a:	210a      	movs	r1, #10
 8019e2c:	4618      	mov	r0, r3
 8019e2e:	f7f6 fb83 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 8019e32:	4603      	mov	r3, r0
 8019e34:	81bb      	strh	r3, [r7, #12]
 8019e36:	89bb      	ldrh	r3, [r7, #12]
 8019e38:	2b00      	cmp	r3, #0
 8019e3a:	d001      	beq.n	8019e40 <phpalI18000p3m3_Sw_CreateBeginRoundCmd+0x116>
 8019e3c:	89bb      	ldrh	r3, [r7, #12]
 8019e3e:	e013      	b.n	8019e68 <phpalI18000p3m3_Sw_CreateBeginRoundCmd+0x13e>
                pDataParams->pHalDataParams,
                PHHAL_HW_CONFIG_RXDATARATE_FRAMING,
                wValue));

    /* Set Subcarrier */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 8019e40:	687b      	ldr	r3, [r7, #4]
 8019e42:	6858      	ldr	r0, [r3, #4]
 8019e44:	78fb      	ldrb	r3, [r7, #3]
 8019e46:	2b00      	cmp	r3, #0
 8019e48:	d101      	bne.n	8019e4e <phpalI18000p3m3_Sw_CreateBeginRoundCmd+0x124>
 8019e4a:	2301      	movs	r3, #1
 8019e4c:	e000      	b.n	8019e50 <phpalI18000p3m3_Sw_CreateBeginRoundCmd+0x126>
 8019e4e:	2302      	movs	r3, #2
 8019e50:	461a      	mov	r2, r3
 8019e52:	210f      	movs	r1, #15
 8019e54:	f7f6 fb70 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 8019e58:	4603      	mov	r3, r0
 8019e5a:	81bb      	strh	r3, [r7, #12]
 8019e5c:	89bb      	ldrh	r3, [r7, #12]
 8019e5e:	2b00      	cmp	r3, #0
 8019e60:	d001      	beq.n	8019e66 <phpalI18000p3m3_Sw_CreateBeginRoundCmd+0x13c>
 8019e62:	89bb      	ldrh	r3, [r7, #12]
 8019e64:	e000      	b.n	8019e68 <phpalI18000p3m3_Sw_CreateBeginRoundCmd+0x13e>
        pDataParams->pHalDataParams,
        PHHAL_HW_CONFIG_SUBCARRIER,
        (bDr == 0U) ? PHHAL_HW_SUBCARRIER_DUAL : PHHAL_HW_SUBCARRIER_QUAD));

    return PH_ERR_SUCCESS;
 8019e66:	2300      	movs	r3, #0
}
 8019e68:	4618      	mov	r0, r3
 8019e6a:	3710      	adds	r7, #16
 8019e6c:	46bd      	mov	sp, r7
 8019e6e:	bd80      	pop	{r7, pc}

08019e70 <phpalI18092mPI_Sw_Init>:
phStatus_t phpalI18092mPI_Sw_Init(
                                  phpalI18092mPI_Sw_DataParams_t * pDataParams,
                                  uint16_t wSizeOfDataParams,
                                  void * pHalDataParams
                                  )
{
 8019e70:	b580      	push	{r7, lr}
 8019e72:	b084      	sub	sp, #16
 8019e74:	af00      	add	r7, sp, #0
 8019e76:	60f8      	str	r0, [r7, #12]
 8019e78:	460b      	mov	r3, r1
 8019e7a:	607a      	str	r2, [r7, #4]
 8019e7c:	817b      	strh	r3, [r7, #10]
    if (sizeof(phpalI18092mPI_Sw_DataParams_t) != wSizeOfDataParams)
 8019e7e:	897b      	ldrh	r3, [r7, #10]
 8019e80:	2b24      	cmp	r3, #36	@ 0x24
 8019e82:	d002      	beq.n	8019e8a <phpalI18092mPI_Sw_Init+0x1a>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_PAL_I18092MPI);
 8019e84:	f44f 6342 	mov.w	r3, #3104	@ 0xc20
 8019e88:	e014      	b.n	8019eb4 <phpalI18092mPI_Sw_Init+0x44>
    }
    PH_ASSERT_NULL (pDataParams);
 8019e8a:	68fb      	ldr	r3, [r7, #12]
 8019e8c:	2b00      	cmp	r3, #0
 8019e8e:	d101      	bne.n	8019e94 <phpalI18092mPI_Sw_Init+0x24>
 8019e90:	2321      	movs	r3, #33	@ 0x21
 8019e92:	e00f      	b.n	8019eb4 <phpalI18092mPI_Sw_Init+0x44>
    PH_ASSERT_NULL (pHalDataParams);
 8019e94:	687b      	ldr	r3, [r7, #4]
 8019e96:	2b00      	cmp	r3, #0
 8019e98:	d101      	bne.n	8019e9e <phpalI18092mPI_Sw_Init+0x2e>
 8019e9a:	2321      	movs	r3, #33	@ 0x21
 8019e9c:	e00a      	b.n	8019eb4 <phpalI18092mPI_Sw_Init+0x44>

    /* Init private data */
    pDataParams->wId            = PH_COMP_PAL_I18092MPI | PHPAL_I18092MPI_SW_ID;
 8019e9e:	68fb      	ldr	r3, [r7, #12]
 8019ea0:	f640 4201 	movw	r2, #3073	@ 0xc01
 8019ea4:	801a      	strh	r2, [r3, #0]
    pDataParams->pHalDataParams = pHalDataParams;
 8019ea6:	68fb      	ldr	r3, [r7, #12]
 8019ea8:	687a      	ldr	r2, [r7, #4]
 8019eaa:	605a      	str	r2, [r3, #4]

    /* Reset protocol to defaults */
    return phpalI18092mPI_Sw_ResetProtocol(pDataParams);
 8019eac:	68f8      	ldr	r0, [r7, #12]
 8019eae:	f000 f805 	bl	8019ebc <phpalI18092mPI_Sw_ResetProtocol>
 8019eb2:	4603      	mov	r3, r0
}
 8019eb4:	4618      	mov	r0, r3
 8019eb6:	3710      	adds	r7, #16
 8019eb8:	46bd      	mov	sp, r7
 8019eba:	bd80      	pop	{r7, pc}

08019ebc <phpalI18092mPI_Sw_ResetProtocol>:

phStatus_t phpalI18092mPI_Sw_ResetProtocol(
    phpalI18092mPI_Sw_DataParams_t * pDataParams
    )
{
 8019ebc:	b480      	push	{r7}
 8019ebe:	b083      	sub	sp, #12
 8019ec0:	af00      	add	r7, sp, #0
 8019ec2:	6078      	str	r0, [r7, #4]
    /* Apply default parameters */
    pDataParams->bNfcIdValid    = PH_OFF;
 8019ec4:	687b      	ldr	r3, [r7, #4]
 8019ec6:	2200      	movs	r2, #0
 8019ec8:	721a      	strb	r2, [r3, #8]
    pDataParams->bStateNow      = PHPAL_I18092MPI_SW_STATE_INFORMATION_PDU_TX;
 8019eca:	687b      	ldr	r3, [r7, #4]
 8019ecc:	2200      	movs	r2, #0
 8019ece:	74da      	strb	r2, [r3, #19]
    pDataParams->bDid           = 0;    /* set DID to 0, i.e. disable usage of DID */
 8019ed0:	687b      	ldr	r3, [r7, #4]
 8019ed2:	2200      	movs	r2, #0
 8019ed4:	751a      	strb	r2, [r3, #20]
    pDataParams->bNadEnabled    = PH_OFF;
 8019ed6:	687b      	ldr	r3, [r7, #4]
 8019ed8:	2200      	movs	r2, #0
 8019eda:	755a      	strb	r2, [r3, #21]
    pDataParams->bNad           = 0;
 8019edc:	687b      	ldr	r3, [r7, #4]
 8019ede:	2200      	movs	r2, #0
 8019ee0:	759a      	strb	r2, [r3, #22]
    pDataParams->bWt            = PHPAL_I18092MPI_WT_MAX;
 8019ee2:	687b      	ldr	r3, [r7, #4]
 8019ee4:	220e      	movs	r2, #14
 8019ee6:	75da      	strb	r2, [r3, #23]
    pDataParams->bFsl           = PHPAL_I18092MPI_FRAMESIZE_64;
 8019ee8:	687b      	ldr	r3, [r7, #4]
 8019eea:	2200      	movs	r2, #0
 8019eec:	761a      	strb	r2, [r3, #24]
    pDataParams->bLri           = PHPAL_I18092MPI_FRAMESIZE_64;
 8019eee:	687b      	ldr	r3, [r7, #4]
 8019ef0:	2200      	movs	r2, #0
 8019ef2:	771a      	strb	r2, [r3, #28]
    pDataParams->bLrt           = PHPAL_I18092MPI_FRAMESIZE_64;
 8019ef4:	687b      	ldr	r3, [r7, #4]
 8019ef6:	2200      	movs	r2, #0
 8019ef8:	775a      	strb	r2, [r3, #29]
    pDataParams->bPni           = 0;    /* NFCForum-TS-DigitalProtocol-1.0 section 14.12.3.1 */
 8019efa:	687b      	ldr	r3, [r7, #4]
 8019efc:	2200      	movs	r2, #0
 8019efe:	765a      	strb	r2, [r3, #25]
    pDataParams->bDsi           = 0;
 8019f00:	687b      	ldr	r3, [r7, #4]
 8019f02:	2200      	movs	r2, #0
 8019f04:	769a      	strb	r2, [r3, #26]
    pDataParams->bDri           = 0;
 8019f06:	687b      	ldr	r3, [r7, #4]
 8019f08:	2200      	movs	r2, #0
 8019f0a:	76da      	strb	r2, [r3, #27]
    pDataParams->bMaxRetryCount = PHPAL_I18092MPI_SW_RETRIES_DEFAULT;
 8019f0c:	687b      	ldr	r3, [r7, #4]
 8019f0e:	2202      	movs	r2, #2
 8019f10:	779a      	strb	r2, [r3, #30]
    pDataParams->bAtnDisabled   = 0;
 8019f12:	687b      	ldr	r3, [r7, #4]
 8019f14:	2200      	movs	r2, #0
 8019f16:	77da      	strb	r2, [r3, #31]
    pDataParams->bActiveMode    = 0;
 8019f18:	687b      	ldr	r3, [r7, #4]
 8019f1a:	2200      	movs	r2, #0
 8019f1c:	f883 2020 	strb.w	r2, [r3, #32]
    pDataParams->bOpeMode       = RD_LIB_MODE_NFC;
 8019f20:	687b      	ldr	r3, [r7, #4]
 8019f22:	2202      	movs	r2, #2
 8019f24:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    pDataParams->bPropPSLMode   = PH_OFF;
 8019f28:	687b      	ldr	r3, [r7, #4]
 8019f2a:	2200      	movs	r2, #0
 8019f2c:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

    return PH_ERR_SUCCESS;
 8019f30:	2300      	movs	r3, #0
}
 8019f32:	4618      	mov	r0, r3
 8019f34:	370c      	adds	r7, #12
 8019f36:	46bd      	mov	sp, r7
 8019f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019f3c:	4770      	bx	lr
	...

08019f40 <phpalI18092mPI_Sw_Atr>:
                                 uint8_t * pGi,
                                 uint8_t bGiLength,
                                 uint8_t * pAtrRes,
                                 uint8_t * pAtrResLength
                                 )
{
 8019f40:	b580      	push	{r7, lr}
 8019f42:	b098      	sub	sp, #96	@ 0x60
 8019f44:	af04      	add	r7, sp, #16
 8019f46:	60f8      	str	r0, [r7, #12]
 8019f48:	60b9      	str	r1, [r7, #8]
 8019f4a:	4611      	mov	r1, r2
 8019f4c:	461a      	mov	r2, r3
 8019f4e:	460b      	mov	r3, r1
 8019f50:	71fb      	strb	r3, [r7, #7]
 8019f52:	4613      	mov	r3, r2
 8019f54:	71bb      	strb	r3, [r7, #6]
    phStatus_t  PH_MEMLOC_REM status;
    phStatus_t  PH_MEMLOC_REM statusTmp;
    phStatus_t  PH_MEMLOC_REM wPreviousStatus;
    uint8_t     PH_MEMLOC_REM aCmd[14];
    uint8_t     PH_MEMLOC_REM bCmdLen;
    uint8_t *   PH_MEMLOC_REM pResp = NULL;
 8019f56:	2300      	movs	r3, #0
 8019f58:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint16_t    PH_MEMLOC_REM wResponseLength = 0;
 8019f5a:	2300      	movs	r3, #0
 8019f5c:	84fb      	strh	r3, [r7, #38]	@ 0x26
    uint16_t    PH_MEMLOC_REM wFrameLength = 0;
 8019f5e:	2300      	movs	r3, #0
 8019f60:	84bb      	strh	r3, [r7, #36]	@ 0x24
    uint8_t *   PH_MEMLOC_REM pFrame = NULL;
 8019f62:	2300      	movs	r3, #0
 8019f64:	623b      	str	r3, [r7, #32]
    uint8_t *   PH_MEMLOC_REM pPayload = NULL;
 8019f66:	2300      	movs	r3, #0
 8019f68:	61fb      	str	r3, [r7, #28]
    uint16_t    PH_MEMLOC_REM wPayloadLength = 0;
 8019f6a:	2300      	movs	r3, #0
 8019f6c:	837b      	strh	r3, [r7, #26]
    uint16_t    PH_MEMLOC_REM wActiveMode;
    uint8_t     PH_MEMLOC_REM bRetry;
    uint8_t     PH_MEMLOC_COUNT bRetryCount;
    uint8_t     PH_MEMLOC_REM bResponseReceived;
    uint8_t     PH_MEMLOC_REM bTo;
    uint16_t    PH_MEMLOC_REM wDsi = 0;
 8019f6e:	2300      	movs	r3, #0
 8019f70:	82fb      	strh	r3, [r7, #22]
    uint16_t    PH_MEMLOC_REM wDri;
    uint32_t    PH_MEMLOC_REM dwRwt;
    uint32_t    PH_MEMLOC_REM dwShift = 1U;
 8019f72:	2301      	movs	r3, #1
 8019f74:	647b      	str	r3, [r7, #68]	@ 0x44

    wPreviousStatus = 0;
 8019f76:	2300      	movs	r3, #0
 8019f78:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
    bRetryCount = 0;
 8019f7c:	2300      	movs	r3, #0
 8019f7e:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
    /* Parameter check */
    if ((bDid > PHPAL_I18092MPI_DID_MAX) ||
 8019f82:	79fb      	ldrb	r3, [r7, #7]
 8019f84:	2b0e      	cmp	r3, #14
 8019f86:	d806      	bhi.n	8019f96 <phpalI18092mPI_Sw_Atr+0x56>
 8019f88:	79bb      	ldrb	r3, [r7, #6]
 8019f8a:	2b03      	cmp	r3, #3
 8019f8c:	d803      	bhi.n	8019f96 <phpalI18092mPI_Sw_Atr+0x56>
        (bLri > PHPAL_I18092MPI_FRAMESIZE_254) ||
 8019f8e:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8019f92:	2b30      	cmp	r3, #48	@ 0x30
 8019f94:	d902      	bls.n	8019f9c <phpalI18092mPI_Sw_Atr+0x5c>
        (bGiLength > PHPAL_I18092MPI_MAX_GI_LENGTH))
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_I18092MPI);
 8019f96:	f640 4321 	movw	r3, #3105	@ 0xc21
 8019f9a:	e29f      	b.n	801a4dc <phpalI18092mPI_Sw_Atr+0x59c>
    }

    /* Make NfcID invalid */
    pDataParams->bNfcIdValid = PH_OFF;
 8019f9c:	68fb      	ldr	r3, [r7, #12]
 8019f9e:	2200      	movs	r2, #0
 8019fa0:	721a      	strb	r2, [r3, #8]

    /* Set new DID */
    pDataParams->bDid = bDid;
 8019fa2:	68fb      	ldr	r3, [r7, #12]
 8019fa4:	79fa      	ldrb	r2, [r7, #7]
 8019fa6:	751a      	strb	r2, [r3, #20]

    /* Build up frame data. */
    (void)memcpy(aCmd, pNfcid3i, PHPAL_I18092MPI_NFCID3_LENGTH);
 8019fa8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8019fac:	220a      	movs	r2, #10
 8019fae:	68b9      	ldr	r1, [r7, #8]
 8019fb0:	4618      	mov	r0, r3
 8019fb2:	f008 fbbe 	bl	8022732 <memcpy>
    bCmdLen = PHPAL_I18092MPI_NFCID3_LENGTH;
 8019fb6:	230a      	movs	r3, #10
 8019fb8:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    aCmd[bCmdLen++] = bDid;
 8019fbc:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8019fc0:	1c5a      	adds	r2, r3, #1
 8019fc2:	f887 2043 	strb.w	r2, [r7, #67]	@ 0x43
 8019fc6:	3350      	adds	r3, #80	@ 0x50
 8019fc8:	443b      	add	r3, r7
 8019fca:	79fa      	ldrb	r2, [r7, #7]
 8019fcc:	f803 2c24 	strb.w	r2, [r3, #-36]

    /* Next two fields (BSi and BRi) only used for active mode, so set them to 0. */
    aCmd[bCmdLen++] = 0x00;
 8019fd0:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8019fd4:	1c5a      	adds	r2, r3, #1
 8019fd6:	f887 2043 	strb.w	r2, [r7, #67]	@ 0x43
 8019fda:	3350      	adds	r3, #80	@ 0x50
 8019fdc:	443b      	add	r3, r7
 8019fde:	2200      	movs	r2, #0
 8019fe0:	f803 2c24 	strb.w	r2, [r3, #-36]
    aCmd[bCmdLen++] = 0x00;
 8019fe4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8019fe8:	1c5a      	adds	r2, r3, #1
 8019fea:	f887 2043 	strb.w	r2, [r7, #67]	@ 0x43
 8019fee:	3350      	adds	r3, #80	@ 0x50
 8019ff0:	443b      	add	r3, r7
 8019ff2:	2200      	movs	r2, #0
 8019ff4:	f803 2c24 	strb.w	r2, [r3, #-36]

    /* Configure PPi field */
    aCmd[bCmdLen++] = (bLri << PHPAL_I18092MPI_SW_ATR_PPI_LRI_BIT);
 8019ff8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8019ffc:	1c5a      	adds	r2, r3, #1
 8019ffe:	f887 2043 	strb.w	r2, [r7, #67]	@ 0x43
 801a002:	4619      	mov	r1, r3
 801a004:	79bb      	ldrb	r3, [r7, #6]
 801a006:	011b      	lsls	r3, r3, #4
 801a008:	b2da      	uxtb	r2, r3
 801a00a:	f101 0350 	add.w	r3, r1, #80	@ 0x50
 801a00e:	443b      	add	r3, r7
 801a010:	f803 2c24 	strb.w	r2, [r3, #-36]
    if (0U != (bNadEnabled))
 801a014:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 801a018:	2b00      	cmp	r3, #0
 801a01a:	d010      	beq.n	801a03e <phpalI18092mPI_Sw_Atr+0xfe>
    {
        aCmd[bCmdLen - 1U] |= 0x01U;
 801a01c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 801a020:	3b01      	subs	r3, #1
 801a022:	3350      	adds	r3, #80	@ 0x50
 801a024:	443b      	add	r3, r7
 801a026:	f813 2c24 	ldrb.w	r2, [r3, #-36]
 801a02a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 801a02e:	3b01      	subs	r3, #1
 801a030:	f042 0201 	orr.w	r2, r2, #1
 801a034:	b2d2      	uxtb	r2, r2
 801a036:	3350      	adds	r3, #80	@ 0x50
 801a038:	443b      	add	r3, r7
 801a03a:	f803 2c24 	strb.w	r2, [r3, #-36]
    }

    /* Get initial set data rate from HAL since NFC allows starting at different data rates. */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_GetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_TXDATARATE_FRAMING, &wDsi));
 801a03e:	68fb      	ldr	r3, [r7, #12]
 801a040:	685b      	ldr	r3, [r3, #4]
 801a042:	f107 0216 	add.w	r2, r7, #22
 801a046:	2109      	movs	r1, #9
 801a048:	4618      	mov	r0, r3
 801a04a:	f7f7 fec3 	bl	8011dd4 <phhalHw_Pn5180_GetConfig>
 801a04e:	4603      	mov	r3, r0
 801a050:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 801a054:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801a058:	2b00      	cmp	r3, #0
 801a05a:	d002      	beq.n	801a062 <phpalI18092mPI_Sw_Atr+0x122>
 801a05c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801a060:	e23c      	b.n	801a4dc <phpalI18092mPI_Sw_Atr+0x59c>
    PH_CHECK_SUCCESS_FCT(statusTmp, phpalI18092mPI_Sw_ConvertDatarate(wDsi, &pDataParams->bDsi));
 801a062:	8afa      	ldrh	r2, [r7, #22]
 801a064:	68fb      	ldr	r3, [r7, #12]
 801a066:	331a      	adds	r3, #26
 801a068:	4619      	mov	r1, r3
 801a06a:	4610      	mov	r0, r2
 801a06c:	f000 fc5e 	bl	801a92c <phpalI18092mPI_Sw_ConvertDatarate>
 801a070:	4603      	mov	r3, r0
 801a072:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 801a076:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801a07a:	2b00      	cmp	r3, #0
 801a07c:	d002      	beq.n	801a084 <phpalI18092mPI_Sw_Atr+0x144>
 801a07e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801a082:	e22b      	b.n	801a4dc <phpalI18092mPI_Sw_Atr+0x59c>
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_GetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_RXDATARATE_FRAMING, &wDri));
 801a084:	68fb      	ldr	r3, [r7, #12]
 801a086:	685b      	ldr	r3, [r3, #4]
 801a088:	f107 0214 	add.w	r2, r7, #20
 801a08c:	210a      	movs	r1, #10
 801a08e:	4618      	mov	r0, r3
 801a090:	f7f7 fea0 	bl	8011dd4 <phhalHw_Pn5180_GetConfig>
 801a094:	4603      	mov	r3, r0
 801a096:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 801a09a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801a09e:	2b00      	cmp	r3, #0
 801a0a0:	d002      	beq.n	801a0a8 <phpalI18092mPI_Sw_Atr+0x168>
 801a0a2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801a0a6:	e219      	b.n	801a4dc <phpalI18092mPI_Sw_Atr+0x59c>
    PH_CHECK_SUCCESS_FCT(statusTmp, phpalI18092mPI_Sw_ConvertDatarate(wDri, &pDataParams->bDri));
 801a0a8:	8aba      	ldrh	r2, [r7, #20]
 801a0aa:	68fb      	ldr	r3, [r7, #12]
 801a0ac:	331b      	adds	r3, #27
 801a0ae:	4619      	mov	r1, r3
 801a0b0:	4610      	mov	r0, r2
 801a0b2:	f000 fc3b 	bl	801a92c <phpalI18092mPI_Sw_ConvertDatarate>
 801a0b6:	4603      	mov	r3, r0
 801a0b8:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 801a0bc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801a0c0:	2b00      	cmp	r3, #0
 801a0c2:	d002      	beq.n	801a0ca <phpalI18092mPI_Sw_Atr+0x18a>
 801a0c4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801a0c8:	e208      	b.n	801a4dc <phpalI18092mPI_Sw_Atr+0x59c>

    /* Configure HAL for handling StartByte in case Transmit datarate is 106kbps. */
    if (pDataParams->bDsi == PHHAL_HW_RF_DATARATE_106)
 801a0ca:	68fb      	ldr	r3, [r7, #12]
 801a0cc:	7e9b      	ldrb	r3, [r3, #26]
 801a0ce:	2b00      	cmp	r3, #0
 801a0d0:	d110      	bne.n	801a0f4 <phpalI18092mPI_Sw_Atr+0x1b4>
    {
        /* Configure HAL for NFCIP to enable handling StartByte at 106kbps. */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_NFCIP_STARTBYTE, PH_ON));
 801a0d2:	68fb      	ldr	r3, [r7, #12]
 801a0d4:	685b      	ldr	r3, [r3, #4]
 801a0d6:	2201      	movs	r2, #1
 801a0d8:	215c      	movs	r1, #92	@ 0x5c
 801a0da:	4618      	mov	r0, r3
 801a0dc:	f7f6 fa2c 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 801a0e0:	4603      	mov	r3, r0
 801a0e2:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 801a0e6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801a0ea:	2b00      	cmp	r3, #0
 801a0ec:	d013      	beq.n	801a116 <phpalI18092mPI_Sw_Atr+0x1d6>
 801a0ee:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801a0f2:	e1f3      	b.n	801a4dc <phpalI18092mPI_Sw_Atr+0x59c>
    }
    else
    {
        /* Disabled handling of StartByte if datarate is other than 106kbps. */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(pDataParams->pHalDataParams, PHHAL_HW_CONFIG_NFCIP_STARTBYTE, PH_OFF));
 801a0f4:	68fb      	ldr	r3, [r7, #12]
 801a0f6:	685b      	ldr	r3, [r3, #4]
 801a0f8:	2200      	movs	r2, #0
 801a0fa:	215c      	movs	r1, #92	@ 0x5c
 801a0fc:	4618      	mov	r0, r3
 801a0fe:	f7f6 fa1b 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 801a102:	4603      	mov	r3, r0
 801a104:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 801a108:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801a10c:	2b00      	cmp	r3, #0
 801a10e:	d002      	beq.n	801a116 <phpalI18092mPI_Sw_Atr+0x1d6>
 801a110:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801a114:	e1e2      	b.n	801a4dc <phpalI18092mPI_Sw_Atr+0x59c>
    }

    /* Set Activation timeout */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 801a116:	68fb      	ldr	r3, [r7, #12]
 801a118:	685b      	ldr	r3, [r3, #4]
 801a11a:	f240 523b 	movw	r2, #1339	@ 0x53b
 801a11e:	210e      	movs	r1, #14
 801a120:	4618      	mov	r0, r3
 801a122:	f7f6 fa09 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 801a126:	4603      	mov	r3, r0
 801a128:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 801a12c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801a130:	2b00      	cmp	r3, #0
 801a132:	d002      	beq.n	801a13a <phpalI18092mPI_Sw_Atr+0x1fa>
 801a134:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801a138:	e1d0      	b.n	801a4dc <phpalI18092mPI_Sw_Atr+0x59c>
        pDataParams->pHalDataParams,
        PHHAL_HW_CONFIG_TIMEOUT_VALUE_MS,
        PHPAL_I18092MPI_SW_RWT_ACTIVATION_MS + PHPAL_I18092MPI_SW_DELTA_T_INITIATOR_MS));

    /* Reset response received flag */
    bResponseReceived = 0;
 801a13a:	2300      	movs	r3, #0
 801a13c:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49

    /* Retry loop */
    do
    {
        /* Reset retry flag */
        bRetry = PH_OFF;
 801a140:	2300      	movs	r3, #0
 801a142:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b

        /* Write frame header. */
        PH_CHECK_SUCCESS_FCT(statusTmp, phpalI18092mPI_Sw_WriteFrameHeader(pDataParams, PH_EXCHANGE_BUFFER_FIRST, PHPAL_I18092MPI_SW_CMD_ATR_REQ, (bCmdLen + bGiLength)));
 801a146:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 801a14a:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 801a14e:	4413      	add	r3, r2
 801a150:	b2db      	uxtb	r3, r3
 801a152:	2200      	movs	r2, #0
 801a154:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 801a158:	68f8      	ldr	r0, [r7, #12]
 801a15a:	f000 fab5 	bl	801a6c8 <phpalI18092mPI_Sw_WriteFrameHeader>
 801a15e:	4603      	mov	r3, r0
 801a160:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 801a164:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801a168:	2b00      	cmp	r3, #0
 801a16a:	d002      	beq.n	801a172 <phpalI18092mPI_Sw_Atr+0x232>
 801a16c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801a170:	e1b4      	b.n	801a4dc <phpalI18092mPI_Sw_Atr+0x59c>

        /* Append general bytes if present */
        if (bGiLength > 0U)
 801a172:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 801a176:	2b00      	cmp	r3, #0
 801a178:	d03e      	beq.n	801a1f8 <phpalI18092mPI_Sw_Atr+0x2b8>
        {
            /* Mark that general bytes are present */
            aCmd[bCmdLen - 1U] |= PHPAL_I18092MPI_SW_ATR_RES_PPT_GT_AVAILABLE;
 801a17a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 801a17e:	3b01      	subs	r3, #1
 801a180:	3350      	adds	r3, #80	@ 0x50
 801a182:	443b      	add	r3, r7
 801a184:	f813 2c24 	ldrb.w	r2, [r3, #-36]
 801a188:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 801a18c:	3b01      	subs	r3, #1
 801a18e:	f042 0202 	orr.w	r2, r2, #2
 801a192:	b2d2      	uxtb	r2, r2
 801a194:	3350      	adds	r3, #80	@ 0x50
 801a196:	443b      	add	r3, r7
 801a198:	f803 2c24 	strb.w	r2, [r3, #-36]

            /* Write data to internal buffer. */
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Exchange(
 801a19c:	68fb      	ldr	r3, [r7, #12]
 801a19e:	6858      	ldr	r0, [r3, #4]
 801a1a0:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 801a1a4:	b29b      	uxth	r3, r3
 801a1a6:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 801a1aa:	2100      	movs	r1, #0
 801a1ac:	9101      	str	r1, [sp, #4]
 801a1ae:	2100      	movs	r1, #0
 801a1b0:	9100      	str	r1, [sp, #0]
 801a1b2:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 801a1b6:	f7f5 fe07 	bl	800fdc8 <phhalHw_Pn5180_Exchange>
 801a1ba:	4603      	mov	r3, r0
 801a1bc:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 801a1c0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801a1c4:	2b00      	cmp	r3, #0
 801a1c6:	d002      	beq.n	801a1ce <phpalI18092mPI_Sw_Atr+0x28e>
 801a1c8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801a1cc:	e186      	b.n	801a4dc <phpalI18092mPI_Sw_Atr+0x59c>
                (uint16_t)bCmdLen,
                NULL,
                NULL));

            /* Write general bytes, transmit the whole buffer and receive response. */
            status = phhalHw_Exchange(pDataParams->pHalDataParams,
 801a1ce:	68fb      	ldr	r3, [r7, #12]
 801a1d0:	6858      	ldr	r0, [r3, #4]
 801a1d2:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 801a1d6:	b29a      	uxth	r2, r3
 801a1d8:	f107 0326 	add.w	r3, r7, #38	@ 0x26
 801a1dc:	9301      	str	r3, [sp, #4]
 801a1de:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 801a1e2:	9300      	str	r3, [sp, #0]
 801a1e4:	4613      	mov	r3, r2
 801a1e6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801a1e8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 801a1ec:	f7f5 fdec 	bl	800fdc8 <phhalHw_Pn5180_Exchange>
 801a1f0:	4603      	mov	r3, r0
 801a1f2:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 801a1f6:	e014      	b.n	801a222 <phpalI18092mPI_Sw_Atr+0x2e2>
                &wResponseLength);
        }
        else
        {
            /* No additional general bytes to be sent so transmit the buffer now. */
            status = phhalHw_Exchange(pDataParams->pHalDataParams,
 801a1f8:	68fb      	ldr	r3, [r7, #12]
 801a1fa:	6858      	ldr	r0, [r3, #4]
 801a1fc:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 801a200:	b299      	uxth	r1, r3
 801a202:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 801a206:	f107 0326 	add.w	r3, r7, #38	@ 0x26
 801a20a:	9301      	str	r3, [sp, #4]
 801a20c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 801a210:	9300      	str	r3, [sp, #0]
 801a212:	460b      	mov	r3, r1
 801a214:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 801a218:	f7f5 fdd6 	bl	800fdc8 <phhalHw_Pn5180_Exchange>
 801a21c:	4603      	mov	r3, r0
 801a21e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
                &pResp,
                &wResponseLength);
        }

        /* Get the state of activation mode status either indication active/passive mode. */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_GetConfig(
 801a222:	68fb      	ldr	r3, [r7, #12]
 801a224:	685b      	ldr	r3, [r3, #4]
 801a226:	f107 0218 	add.w	r2, r7, #24
 801a22a:	2154      	movs	r1, #84	@ 0x54
 801a22c:	4618      	mov	r0, r3
 801a22e:	f7f7 fdd1 	bl	8011dd4 <phhalHw_Pn5180_GetConfig>
 801a232:	4603      	mov	r3, r0
 801a234:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 801a238:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801a23c:	2b00      	cmp	r3, #0
 801a23e:	d002      	beq.n	801a246 <phpalI18092mPI_Sw_Atr+0x306>
 801a240:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801a244:	e14a      	b.n	801a4dc <phpalI18092mPI_Sw_Atr+0x59c>
            pDataParams->pHalDataParams,
            PHHAL_HW_CONFIG_ACTIVEMODE,
            &wActiveMode));
        pDataParams->bActiveMode = (uint8_t)wActiveMode;
 801a246:	8b3b      	ldrh	r3, [r7, #24]
 801a248:	b2da      	uxtb	r2, r3
 801a24a:	68fb      	ldr	r3, [r7, #12]
 801a24c:	f883 2020 	strb.w	r2, [r3, #32]

        /* Exchange was successful */
        if ((status & PH_ERR_MASK) == PH_ERR_SUCCESS)
 801a250:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 801a254:	b2db      	uxtb	r3, r3
 801a256:	2b00      	cmp	r3, #0
 801a258:	d102      	bne.n	801a260 <phpalI18092mPI_Sw_Atr+0x320>
        {
            /* Signal that we've received something */
            bResponseReceived = 1;
 801a25a:	2301      	movs	r3, #1
 801a25c:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
        }

        if ((status & PH_ERR_MASK) == PH_ERR_SUCCESS)
 801a260:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 801a264:	b2db      	uxtb	r3, r3
 801a266:	2b00      	cmp	r3, #0
 801a268:	f040 80d0 	bne.w	801a40c <phpalI18092mPI_Sw_Atr+0x4cc>
        {
            /* Check for valid response frame and remove start byte if present. */
            PH_CHECK_SUCCESS_FCT(statusTmp, phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame(
 801a26c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801a26e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801a270:	f107 031a 	add.w	r3, r7, #26
 801a274:	9303      	str	r3, [sp, #12]
 801a276:	f107 031c 	add.w	r3, r7, #28
 801a27a:	9302      	str	r3, [sp, #8]
 801a27c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801a280:	9301      	str	r3, [sp, #4]
 801a282:	f107 0320 	add.w	r3, r7, #32
 801a286:	9300      	str	r3, [sp, #0]
 801a288:	2301      	movs	r3, #1
 801a28a:	68f8      	ldr	r0, [r7, #12]
 801a28c:	f000 fa60 	bl	801a750 <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame>
 801a290:	4603      	mov	r3, r0
 801a292:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 801a296:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801a29a:	2b00      	cmp	r3, #0
 801a29c:	d002      	beq.n	801a2a4 <phpalI18092mPI_Sw_Atr+0x364>
 801a29e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801a2a2:	e11b      	b.n	801a4dc <phpalI18092mPI_Sw_Atr+0x59c>
                &wFrameLength,
                &pPayload,
                &wPayloadLength));

            /* Ignore length byte */
            ++pFrame;
 801a2a4:	6a3b      	ldr	r3, [r7, #32]
 801a2a6:	3301      	adds	r3, #1
 801a2a8:	623b      	str	r3, [r7, #32]
            --wFrameLength;
 801a2aa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801a2ac:	3b01      	subs	r3, #1
 801a2ae:	b29b      	uxth	r3, r3
 801a2b0:	84bb      	strh	r3, [r7, #36]	@ 0x24

            /* Check for minimum and maximum frame size. NFCForum-TS-DigitalProtocol-1.0 section 14.6.1.3. */
            if ((wFrameLength > PHPAL_I18092MPI_SW_MAX_ACTIVATION_FRAME_LENGTH) ||
 801a2b2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801a2b4:	2b40      	cmp	r3, #64	@ 0x40
 801a2b6:	d802      	bhi.n	801a2be <phpalI18092mPI_Sw_Atr+0x37e>
                (wFrameLength < PHPAL_I18092MPI_SW_MIN_ACTIVATION_FRAME_LENGTH))
 801a2b8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
            if ((wFrameLength > PHPAL_I18092MPI_SW_MAX_ACTIVATION_FRAME_LENGTH) ||
 801a2ba:	2b10      	cmp	r3, #16
 801a2bc:	d802      	bhi.n	801a2c4 <phpalI18092mPI_Sw_Atr+0x384>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_I18092MPI);
 801a2be:	f640 4306 	movw	r3, #3078	@ 0xc06
 801a2c2:	e10b      	b.n	801a4dc <phpalI18092mPI_Sw_Atr+0x59c>
            }

            /* Check Gt presence / absence */
            if (0U != (pFrame[PHPAL_I18092MPI_SW_ATR_RES_PPT_POS] & PHPAL_I18092MPI_SW_ATR_RES_PPT_GT_AVAILABLE))
 801a2c4:	6a3b      	ldr	r3, [r7, #32]
 801a2c6:	3310      	adds	r3, #16
 801a2c8:	781b      	ldrb	r3, [r3, #0]
 801a2ca:	f003 0302 	and.w	r3, r3, #2
 801a2ce:	2b00      	cmp	r3, #0
 801a2d0:	d005      	beq.n	801a2de <phpalI18092mPI_Sw_Atr+0x39e>
            {
                /* Gt should be present */
                if (wFrameLength <= PHPAL_I18092MPI_SW_MIN_ACTIVATION_FRAME_LENGTH)
 801a2d2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801a2d4:	2b11      	cmp	r3, #17
 801a2d6:	d808      	bhi.n	801a2ea <phpalI18092mPI_Sw_Atr+0x3aa>
                {
                    return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_I18092MPI);
 801a2d8:	f640 4306 	movw	r3, #3078	@ 0xc06
 801a2dc:	e0fe      	b.n	801a4dc <phpalI18092mPI_Sw_Atr+0x59c>
                }
            }
            else
            {
                /* Gt should be absent */
                if (wFrameLength > PHPAL_I18092MPI_SW_MIN_ACTIVATION_FRAME_LENGTH)
 801a2de:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801a2e0:	2b11      	cmp	r3, #17
 801a2e2:	d902      	bls.n	801a2ea <phpalI18092mPI_Sw_Atr+0x3aa>
                {
                    return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_I18092MPI);
 801a2e4:	f640 4306 	movw	r3, #3078	@ 0xc06
 801a2e8:	e0f8      	b.n	801a4dc <phpalI18092mPI_Sw_Atr+0x59c>
                }
            }

            /* Protocol error in case DID is not the same. NFCForum-TS-DigitalProtocol-1.0 section 14.6.3.2. */
            if (pFrame[PHPAL_I18092MPI_SW_ATR_RES_DID_POS] != bDid)
 801a2ea:	6a3b      	ldr	r3, [r7, #32]
 801a2ec:	330c      	adds	r3, #12
 801a2ee:	781b      	ldrb	r3, [r3, #0]
 801a2f0:	79fa      	ldrb	r2, [r7, #7]
 801a2f2:	429a      	cmp	r2, r3
 801a2f4:	d002      	beq.n	801a2fc <phpalI18092mPI_Sw_Atr+0x3bc>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_I18092MPI);
 801a2f6:	f640 4306 	movw	r3, #3078	@ 0xc06
 801a2fa:	e0ef      	b.n	801a4dc <phpalI18092mPI_Sw_Atr+0x59c>
            }

            /* Check NadUsed bit */
            if (0U != (pFrame[PHPAL_I18092MPI_SW_ATR_RES_PPT_POS] & PHPAL_I18092MPI_SW_ATR_RES_PPT_NAD_USED))
 801a2fc:	6a3b      	ldr	r3, [r7, #32]
 801a2fe:	3310      	adds	r3, #16
 801a300:	781b      	ldrb	r3, [r3, #0]
 801a302:	f003 0301 	and.w	r3, r3, #1
 801a306:	2b00      	cmp	r3, #0
 801a308:	d00e      	beq.n	801a328 <phpalI18092mPI_Sw_Atr+0x3e8>
            {
                /* Protocol error if NAD use is requested to be disabled */
                if (bNadEnabled == PH_OFF)
 801a30a:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 801a30e:	2b00      	cmp	r3, #0
 801a310:	d102      	bne.n	801a318 <phpalI18092mPI_Sw_Atr+0x3d8>
                {
                    return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_I18092MPI);
 801a312:	f640 4306 	movw	r3, #3078	@ 0xc06
 801a316:	e0e1      	b.n	801a4dc <phpalI18092mPI_Sw_Atr+0x59c>
                }

                pDataParams->bNad = bNad;
 801a318:	68fb      	ldr	r3, [r7, #12]
 801a31a:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 801a31e:	759a      	strb	r2, [r3, #22]
                pDataParams->bNadEnabled = PH_ON;
 801a320:	68fb      	ldr	r3, [r7, #12]
 801a322:	2201      	movs	r2, #1
 801a324:	755a      	strb	r2, [r3, #21]
 801a326:	e005      	b.n	801a334 <phpalI18092mPI_Sw_Atr+0x3f4>
            }
            else
            {
                pDataParams->bNad = 0x00;
 801a328:	68fb      	ldr	r3, [r7, #12]
 801a32a:	2200      	movs	r2, #0
 801a32c:	759a      	strb	r2, [r3, #22]
                pDataParams->bNadEnabled = PH_OFF;
 801a32e:	68fb      	ldr	r3, [r7, #12]
 801a330:	2200      	movs	r2, #0
 801a332:	755a      	strb	r2, [r3, #21]
            }

            /* Copy ATR_RES to response buffer. */
            (void)memcpy(pAtrRes, pFrame, wFrameLength);
 801a334:	6a3b      	ldr	r3, [r7, #32]
 801a336:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801a338:	4619      	mov	r1, r3
 801a33a:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 801a33c:	f008 f9f9 	bl	8022732 <memcpy>
            *pAtrResLength = (uint8_t)wFrameLength;
 801a340:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801a342:	b2da      	uxtb	r2, r3
 801a344:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801a346:	701a      	strb	r2, [r3, #0]

            /* Update LRi */
            pDataParams->bLri = bLri;
 801a348:	68fb      	ldr	r3, [r7, #12]
 801a34a:	79ba      	ldrb	r2, [r7, #6]
 801a34c:	771a      	strb	r2, [r3, #28]

            /* Retrieve TO */
            bTo = pAtrRes[PHPAL_I18092MPI_SW_ATR_RES_TO_POS] & 0xFU;
 801a34e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801a350:	330f      	adds	r3, #15
 801a352:	781b      	ldrb	r3, [r3, #0]
 801a354:	f003 030f 	and.w	r3, r3, #15
 801a358:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48

            /* Adjust timeout field if necessary. NFCForum-TS-DigitalProtocol-1.0 section 14.6.3.8. */
            if (bTo > PHPAL_I18092MPI_WT_MAX)
 801a35c:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 801a360:	2b0e      	cmp	r3, #14
 801a362:	d902      	bls.n	801a36a <phpalI18092mPI_Sw_Atr+0x42a>
            {
                bTo = PHPAL_I18092MPI_WT_MAX;
 801a364:	230e      	movs	r3, #14
 801a366:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
            }

            /* Parse the response to see what frame size the target supports. */
            pDataParams->bLrt = (pAtrRes[PHPAL_I18092MPI_SW_ATR_RES_PPT_POS] >> 4U) & 0x3U;
 801a36a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801a36c:	3310      	adds	r3, #16
 801a36e:	781b      	ldrb	r3, [r3, #0]
 801a370:	091b      	lsrs	r3, r3, #4
 801a372:	b2db      	uxtb	r3, r3
 801a374:	f003 0303 	and.w	r3, r3, #3
 801a378:	b2da      	uxtb	r2, r3
 801a37a:	68fb      	ldr	r3, [r7, #12]
 801a37c:	775a      	strb	r2, [r3, #29]

            /* Set FSL to the lowest frame size (lowest of LRi and LRt) */
            pDataParams->bFsl = (pDataParams->bLrt < pDataParams->bLri) ? pDataParams->bLrt : pDataParams->bLri;
 801a37e:	68fb      	ldr	r3, [r7, #12]
 801a380:	7f1a      	ldrb	r2, [r3, #28]
 801a382:	68fb      	ldr	r3, [r7, #12]
 801a384:	7f5b      	ldrb	r3, [r3, #29]
 801a386:	4293      	cmp	r3, r2
 801a388:	bf28      	it	cs
 801a38a:	4613      	movcs	r3, r2
 801a38c:	b2da      	uxtb	r2, r3
 801a38e:	68fb      	ldr	r3, [r7, #12]
 801a390:	761a      	strb	r2, [r3, #24]

            /* Store TO */
            pDataParams->bWt = bTo;
 801a392:	68fb      	ldr	r3, [r7, #12]
 801a394:	f897 2048 	ldrb.w	r2, [r7, #72]	@ 0x48
 801a398:	75da      	strb	r2, [r3, #23]

            /* NfcID is now valid */
            pDataParams->bNfcIdValid = PH_ON;
 801a39a:	68fb      	ldr	r3, [r7, #12]
 801a39c:	2201      	movs	r2, #1
 801a39e:	721a      	strb	r2, [r3, #8]
            (void)memcpy(pDataParams->aNfcid3i, &pAtrRes[PHPAL_I18092MPI_SW_ATR_RES_NFCID3_POS], PHPAL_I18092MPI_NFCID3_LENGTH);
 801a3a0:	68fb      	ldr	r3, [r7, #12]
 801a3a2:	f103 0009 	add.w	r0, r3, #9
 801a3a6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801a3a8:	3302      	adds	r3, #2
 801a3aa:	220a      	movs	r2, #10
 801a3ac:	4619      	mov	r1, r3
 801a3ae:	f008 f9c0 	bl	8022732 <memcpy>

            /* Calculate Response Waiting Time. */
            dwShift = 1U;
 801a3b2:	2301      	movs	r3, #1
 801a3b4:	647b      	str	r3, [r7, #68]	@ 0x44
            dwRwt = (uint32_t)(PHPAL_I18092MPI_SW_RWT_MIN_US * ((dwShift << bTo)));
 801a3b6:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 801a3ba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801a3bc:	fa02 f303 	lsl.w	r3, r2, r3
 801a3c0:	f44f 7297 	mov.w	r2, #302	@ 0x12e
 801a3c4:	fb02 f303 	mul.w	r3, r2, r3
 801a3c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
            dwRwt += PHPAL_I18092MPI_SW_DELTA_RWT_US;
 801a3ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a3cc:	3302      	adds	r3, #2
 801a3ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
            dwRwt /= 1000U;
 801a3d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a3d2:	4a44      	ldr	r2, [pc, #272]	@ (801a4e4 <phpalI18092mPI_Sw_Atr+0x5a4>)
 801a3d4:	fba2 2303 	umull	r2, r3, r2, r3
 801a3d8:	099b      	lsrs	r3, r3, #6
 801a3da:	63fb      	str	r3, [r7, #60]	@ 0x3c
            dwRwt += 1U;
 801a3dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a3de:	3301      	adds	r3, #1
 801a3e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
            dwRwt += PHPAL_I18092MPI_SW_DELTA_T_INITIATOR_MS;
 801a3e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a3e4:	3364      	adds	r3, #100	@ 0x64
 801a3e6:	63fb      	str	r3, [r7, #60]	@ 0x3c

            /* Set Response Waiting Time. */
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 801a3e8:	68fb      	ldr	r3, [r7, #12]
 801a3ea:	685b      	ldr	r3, [r3, #4]
 801a3ec:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801a3ee:	b292      	uxth	r2, r2
 801a3f0:	210e      	movs	r1, #14
 801a3f2:	4618      	mov	r0, r3
 801a3f4:	f7f6 f8a0 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 801a3f8:	4603      	mov	r3, r0
 801a3fa:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 801a3fe:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801a402:	2b00      	cmp	r3, #0
 801a404:	d058      	beq.n	801a4b8 <phpalI18092mPI_Sw_Atr+0x578>
 801a406:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801a40a:	e067      	b.n	801a4dc <phpalI18092mPI_Sw_Atr+0x59c>
                (uint16_t)dwRwt));
        }
        else
        {
            /* If HAL returned Integrity Error first time then save and return this status at the end of Retry. */
            if (((status & PH_ERR_MASK) == PH_ERR_INTEGRITY_ERROR) && (bRetryCount == 0U))
 801a40c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 801a410:	b2db      	uxtb	r3, r3
 801a412:	2b02      	cmp	r3, #2
 801a414:	d107      	bne.n	801a426 <phpalI18092mPI_Sw_Atr+0x4e6>
 801a416:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 801a41a:	2b00      	cmp	r3, #0
 801a41c:	d103      	bne.n	801a426 <phpalI18092mPI_Sw_Atr+0x4e6>
            {
                wPreviousStatus = status;
 801a41e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 801a422:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
            }

            /* Retransmit in case of timeout or receive error, ISO/IEC 18092:2004(E) section 12.5.1.3.1. */
            if (0u != (PHPAL_I18092MPI_SW_IS_INVALID_BLOCK_STATUS(status)))
 801a426:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 801a42a:	b2db      	uxtb	r3, r3
 801a42c:	2b01      	cmp	r3, #1
 801a42e:	d00e      	beq.n	801a44e <phpalI18092mPI_Sw_Atr+0x50e>
 801a430:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 801a434:	b2db      	uxtb	r3, r3
 801a436:	2b02      	cmp	r3, #2
 801a438:	d009      	beq.n	801a44e <phpalI18092mPI_Sw_Atr+0x50e>
 801a43a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 801a43e:	b2db      	uxtb	r3, r3
 801a440:	2b05      	cmp	r3, #5
 801a442:	d004      	beq.n	801a44e <phpalI18092mPI_Sw_Atr+0x50e>
 801a444:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 801a448:	b2db      	uxtb	r3, r3
 801a44a:	2b03      	cmp	r3, #3
 801a44c:	d134      	bne.n	801a4b8 <phpalI18092mPI_Sw_Atr+0x578>
            {
                /* Check if we shall perform another retry. */
                if (bRetryCount < pDataParams->bMaxRetryCount)
 801a44e:	68fb      	ldr	r3, [r7, #12]
 801a450:	7f9b      	ldrb	r3, [r3, #30]
 801a452:	f897 204a 	ldrb.w	r2, [r7, #74]	@ 0x4a
 801a456:	429a      	cmp	r2, r3
 801a458:	d21b      	bcs.n	801a492 <phpalI18092mPI_Sw_Atr+0x552>
                {
                    ++bRetryCount;
 801a45a:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 801a45e:	3301      	adds	r3, #1
 801a460:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
                    bRetry = PH_ON;
 801a464:	2301      	movs	r3, #1
 801a466:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b

                    if (wActiveMode == PH_ON)
 801a46a:	8b3b      	ldrh	r3, [r7, #24]
 801a46c:	2b01      	cmp	r3, #1
 801a46e:	d123      	bne.n	801a4b8 <phpalI18092mPI_Sw_Atr+0x578>
                    {
                        /* Wait for T_IRFG (Initial RF guard time) before ATR retry. */
                        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Wait(
 801a470:	68fb      	ldr	r3, [r7, #12]
 801a472:	685b      	ldr	r3, [r3, #4]
 801a474:	2205      	movs	r2, #5
 801a476:	2101      	movs	r1, #1
 801a478:	4618      	mov	r0, r3
 801a47a:	f7f5 ffa1 	bl	80103c0 <phhalHw_Pn5180_Wait>
 801a47e:	4603      	mov	r3, r0
 801a480:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 801a484:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801a488:	2b00      	cmp	r3, #0
 801a48a:	d015      	beq.n	801a4b8 <phpalI18092mPI_Sw_Atr+0x578>
 801a48c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801a490:	e024      	b.n	801a4dc <phpalI18092mPI_Sw_Atr+0x59c>
                    }
                }
                else
                {
                    /* Deselect target ISO/IEC 18092:2004(E) section 12.5.1.3.1. */
                    statusTmp = phpalI18092mPI_Sw_Deselect(pDataParams, PHPAL_I18092MPI_DESELECT_RLS);
 801a492:	210a      	movs	r1, #10
 801a494:	68f8      	ldr	r0, [r7, #12]
 801a496:	f000 f827 	bl	801a4e8 <phpalI18092mPI_Sw_Deselect>
 801a49a:	4603      	mov	r3, r0
 801a49c:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

                    /* Return ERR_RECOVERY_FAILED if some response has been received before (bMaxRetryCount = 0 suppresses the retry behaviour) */
                    if ((pDataParams->bMaxRetryCount > 0U) && (0u != bResponseReceived))
 801a4a0:	68fb      	ldr	r3, [r7, #12]
 801a4a2:	7f9b      	ldrb	r3, [r3, #30]
 801a4a4:	2b00      	cmp	r3, #0
 801a4a6:	d007      	beq.n	801a4b8 <phpalI18092mPI_Sw_Atr+0x578>
 801a4a8:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 801a4ac:	2b00      	cmp	r3, #0
 801a4ae:	d003      	beq.n	801a4b8 <phpalI18092mPI_Sw_Atr+0x578>
                    {
                        status = PH_ADD_COMPCODE_FIXED(PHPAL_I18092MPI_ERR_RECOVERY_FAILED, PH_COMP_PAL_I18092MPI);
 801a4b0:	f44f 6348 	mov.w	r3, #3200	@ 0xc80
 801a4b4:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
                }
            }
        }
    }
    /* Retry loop */
    while (bRetry != PH_OFF);
 801a4b8:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 801a4bc:	2b00      	cmp	r3, #0
 801a4be:	f47f ae3f 	bne.w	801a140 <phpalI18092mPI_Sw_Atr+0x200>

    if ((wPreviousStatus != 0U) && (status != PH_ERR_SUCCESS))
 801a4c2:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 801a4c6:	2b00      	cmp	r3, #0
 801a4c8:	d006      	beq.n	801a4d8 <phpalI18092mPI_Sw_Atr+0x598>
 801a4ca:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 801a4ce:	2b00      	cmp	r3, #0
 801a4d0:	d002      	beq.n	801a4d8 <phpalI18092mPI_Sw_Atr+0x598>
    {
        return wPreviousStatus;
 801a4d2:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 801a4d6:	e001      	b.n	801a4dc <phpalI18092mPI_Sw_Atr+0x59c>
    }
    return status;
 801a4d8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
}
 801a4dc:	4618      	mov	r0, r3
 801a4de:	3750      	adds	r7, #80	@ 0x50
 801a4e0:	46bd      	mov	sp, r7
 801a4e2:	bd80      	pop	{r7, pc}
 801a4e4:	10624dd3 	.word	0x10624dd3

0801a4e8 <phpalI18092mPI_Sw_Deselect>:

phStatus_t phpalI18092mPI_Sw_Deselect(
                                      phpalI18092mPI_Sw_DataParams_t * pDataParams,
                                      uint8_t bDeselectCommand
                                      )
{
 801a4e8:	b580      	push	{r7, lr}
 801a4ea:	b092      	sub	sp, #72	@ 0x48
 801a4ec:	af04      	add	r7, sp, #16
 801a4ee:	6078      	str	r0, [r7, #4]
 801a4f0:	460b      	mov	r3, r1
 801a4f2:	70fb      	strb	r3, [r7, #3]
    phStatus_t  PH_MEMLOC_REM status;
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint32_t    PH_MEMLOC_REM dwTimeout;
    uint8_t     PH_MEMLOC_REM aCmd[1];
    uint8_t     PH_MEMLOC_REM bCmdLen = 0;
 801a4f4:	2300      	movs	r3, #0
 801a4f6:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    uint8_t     PH_MEMLOC_REM bExpectedResponse;
    uint8_t *   PH_MEMLOC_REM pResp = NULL;
 801a4fa:	2300      	movs	r3, #0
 801a4fc:	623b      	str	r3, [r7, #32]
    uint16_t    PH_MEMLOC_REM wResponseLength = 0;
 801a4fe:	2300      	movs	r3, #0
 801a500:	83fb      	strh	r3, [r7, #30]
    uint8_t *   PH_MEMLOC_REM pFrame = NULL;
 801a502:	2300      	movs	r3, #0
 801a504:	61bb      	str	r3, [r7, #24]
    uint16_t    PH_MEMLOC_REM wFrameLength = 0;
 801a506:	2300      	movs	r3, #0
 801a508:	82fb      	strh	r3, [r7, #22]
    uint8_t *   PH_MEMLOC_REM pPayload = NULL;
 801a50a:	2300      	movs	r3, #0
 801a50c:	613b      	str	r3, [r7, #16]
    uint16_t    PH_MEMLOC_REM wPayloadLength = 0;
 801a50e:	2300      	movs	r3, #0
 801a510:	81fb      	strh	r3, [r7, #14]
    uint8_t     PH_MEMLOC_COUNT bRetryCount = 0;
 801a512:	2300      	movs	r3, #0
 801a514:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    uint8_t     PH_MEMLOC_REM bResponseReceived;
    uint8_t     PH_MEMLOC_REM bRetry;
    uint32_t    PH_MEMLOC_REM dwShift = 1U;
 801a518:	2301      	movs	r3, #1
 801a51a:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Make NfcID invalid */
    pDataParams->bNfcIdValid = PH_OFF;
 801a51c:	687b      	ldr	r3, [r7, #4]
 801a51e:	2200      	movs	r2, #0
 801a520:	721a      	strb	r2, [r3, #8]

    /* Calculate Response Waiting Time. */
    dwShift = 1U;
 801a522:	2301      	movs	r3, #1
 801a524:	62fb      	str	r3, [r7, #44]	@ 0x2c
    dwTimeout = (uint32_t)(PHPAL_I18092MPI_SW_RWT_MIN_US * ((uint32_t)(dwShift << pDataParams->bWt)));
 801a526:	687b      	ldr	r3, [r7, #4]
 801a528:	7ddb      	ldrb	r3, [r3, #23]
 801a52a:	461a      	mov	r2, r3
 801a52c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a52e:	4093      	lsls	r3, r2
 801a530:	f44f 7297 	mov.w	r2, #302	@ 0x12e
 801a534:	fb02 f303 	mul.w	r3, r2, r3
 801a538:	62bb      	str	r3, [r7, #40]	@ 0x28
    dwTimeout += PHPAL_I18092MPI_SW_DELTA_RWT_US;
 801a53a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a53c:	3302      	adds	r3, #2
 801a53e:	62bb      	str	r3, [r7, #40]	@ 0x28
    dwTimeout /= 1000U;
 801a540:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a542:	4a60      	ldr	r2, [pc, #384]	@ (801a6c4 <phpalI18092mPI_Sw_Deselect+0x1dc>)
 801a544:	fba2 2303 	umull	r2, r3, r2, r3
 801a548:	099b      	lsrs	r3, r3, #6
 801a54a:	62bb      	str	r3, [r7, #40]	@ 0x28
    dwTimeout += 1U;
 801a54c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a54e:	3301      	adds	r3, #1
 801a550:	62bb      	str	r3, [r7, #40]	@ 0x28
    dwTimeout += PHPAL_I18092MPI_SW_DELTA_T_INITIATOR_MS;
 801a552:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a554:	3364      	adds	r3, #100	@ 0x64
 801a556:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Set Response Waiting Time as per NFCForum-TS-DigitalProtocol-1.1 section 16.11.2.3. */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 801a558:	687b      	ldr	r3, [r7, #4]
 801a55a:	685b      	ldr	r3, [r3, #4]
 801a55c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801a55e:	b292      	uxth	r2, r2
 801a560:	210e      	movs	r1, #14
 801a562:	4618      	mov	r0, r3
 801a564:	f7f5 ffe8 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 801a568:	4603      	mov	r3, r0
 801a56a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 801a56c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801a56e:	2b00      	cmp	r3, #0
 801a570:	d001      	beq.n	801a576 <phpalI18092mPI_Sw_Deselect+0x8e>
 801a572:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801a574:	e0a1      	b.n	801a6ba <phpalI18092mPI_Sw_Deselect+0x1d2>
        pDataParams->pHalDataParams,
        PHHAL_HW_CONFIG_TIMEOUT_VALUE_MS,
        (uint16_t)dwTimeout));

    /* Append DID if enabled */
    if (pDataParams->bDid > 0U)
 801a576:	687b      	ldr	r3, [r7, #4]
 801a578:	7d1b      	ldrb	r3, [r3, #20]
 801a57a:	2b00      	cmp	r3, #0
 801a57c:	d00c      	beq.n	801a598 <phpalI18092mPI_Sw_Deselect+0xb0>
    {
        aCmd[bCmdLen++] = pDataParams->bDid;
 801a57e:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 801a582:	1c5a      	adds	r2, r3, #1
 801a584:	f887 2035 	strb.w	r2, [r7, #53]	@ 0x35
 801a588:	4619      	mov	r1, r3
 801a58a:	687b      	ldr	r3, [r7, #4]
 801a58c:	7d1a      	ldrb	r2, [r3, #20]
 801a58e:	f101 0338 	add.w	r3, r1, #56	@ 0x38
 801a592:	443b      	add	r3, r7
 801a594:	f803 2c14 	strb.w	r2, [r3, #-20]
    }

    /* Reset response received flag */
    bResponseReceived = 0;
 801a598:	2300      	movs	r3, #0
 801a59a:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32

    /* Retry loop */
    do
    {
        /* Reset retry flag */
        bRetry = PH_OFF;
 801a59e:	2300      	movs	r3, #0
 801a5a0:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31

        /* Write frame header and update length field. */
        PH_CHECK_SUCCESS_FCT(statusTmp, phpalI18092mPI_Sw_WriteFrameHeader(pDataParams,PH_EXCHANGE_BUFFER_FIRST, bDeselectCommand, bCmdLen));
 801a5a4:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 801a5a8:	78fa      	ldrb	r2, [r7, #3]
 801a5aa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 801a5ae:	6878      	ldr	r0, [r7, #4]
 801a5b0:	f000 f88a 	bl	801a6c8 <phpalI18092mPI_Sw_WriteFrameHeader>
 801a5b4:	4603      	mov	r3, r0
 801a5b6:	84fb      	strh	r3, [r7, #38]	@ 0x26
 801a5b8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801a5ba:	2b00      	cmp	r3, #0
 801a5bc:	d001      	beq.n	801a5c2 <phpalI18092mPI_Sw_Deselect+0xda>
 801a5be:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801a5c0:	e07b      	b.n	801a6ba <phpalI18092mPI_Sw_Deselect+0x1d2>

        /* Start transmission. */
        status = phhalHw_Exchange(pDataParams->pHalDataParams,
 801a5c2:	687b      	ldr	r3, [r7, #4]
 801a5c4:	6858      	ldr	r0, [r3, #4]
 801a5c6:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 801a5ca:	b299      	uxth	r1, r3
 801a5cc:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 801a5d0:	f107 031e 	add.w	r3, r7, #30
 801a5d4:	9301      	str	r3, [sp, #4]
 801a5d6:	f107 0320 	add.w	r3, r7, #32
 801a5da:	9300      	str	r3, [sp, #0]
 801a5dc:	460b      	mov	r3, r1
 801a5de:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 801a5e2:	f7f5 fbf1 	bl	800fdc8 <phhalHw_Pn5180_Exchange>
 801a5e6:	4603      	mov	r3, r0
 801a5e8:	86fb      	strh	r3, [r7, #54]	@ 0x36
            (uint16_t)bCmdLen,
            &pResp,
            &wResponseLength);

        /* Exchange was successful */
        if ((status & PH_ERR_MASK) == PH_ERR_SUCCESS)
 801a5ea:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801a5ec:	b2db      	uxtb	r3, r3
 801a5ee:	2b00      	cmp	r3, #0
 801a5f0:	d102      	bne.n	801a5f8 <phpalI18092mPI_Sw_Deselect+0x110>
        {
            /* Signal that we've received something */
            bResponseReceived = 1;
 801a5f2:	2301      	movs	r3, #1
 801a5f4:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
        }

        /* Exchange was successful */
        if ((status & PH_ERR_MASK) == PH_ERR_SUCCESS)
 801a5f8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801a5fa:	b2db      	uxtb	r3, r3
 801a5fc:	2b00      	cmp	r3, #0
 801a5fe:	d13c      	bne.n	801a67a <phpalI18092mPI_Sw_Deselect+0x192>
        {
            if (bDeselectCommand == PHPAL_I18092MPI_DESELECT_DSL)
 801a600:	78fb      	ldrb	r3, [r7, #3]
 801a602:	2b08      	cmp	r3, #8
 801a604:	d103      	bne.n	801a60e <phpalI18092mPI_Sw_Deselect+0x126>
            {
                bExpectedResponse = PHPAL_I18092MPI_SW_CMD_DSL_RES;
 801a606:	2309      	movs	r3, #9
 801a608:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 801a60c:	e002      	b.n	801a614 <phpalI18092mPI_Sw_Deselect+0x12c>
            }
            else
            {
                bExpectedResponse = PHPAL_I18092MPI_SW_CMD_RLS_RES;
 801a60e:	230b      	movs	r3, #11
 801a610:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
            }

            /* Check for valid response frame. */
            PH_CHECK_SUCCESS_FCT(statusTmp, phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame(
 801a614:	6a39      	ldr	r1, [r7, #32]
 801a616:	8bfa      	ldrh	r2, [r7, #30]
 801a618:	f897 0034 	ldrb.w	r0, [r7, #52]	@ 0x34
 801a61c:	f107 030e 	add.w	r3, r7, #14
 801a620:	9303      	str	r3, [sp, #12]
 801a622:	f107 0310 	add.w	r3, r7, #16
 801a626:	9302      	str	r3, [sp, #8]
 801a628:	f107 0316 	add.w	r3, r7, #22
 801a62c:	9301      	str	r3, [sp, #4]
 801a62e:	f107 0318 	add.w	r3, r7, #24
 801a632:	9300      	str	r3, [sp, #0]
 801a634:	4603      	mov	r3, r0
 801a636:	6878      	ldr	r0, [r7, #4]
 801a638:	f000 f88a 	bl	801a750 <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame>
 801a63c:	4603      	mov	r3, r0
 801a63e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 801a640:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801a642:	2b00      	cmp	r3, #0
 801a644:	d001      	beq.n	801a64a <phpalI18092mPI_Sw_Deselect+0x162>
 801a646:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801a648:	e037      	b.n	801a6ba <phpalI18092mPI_Sw_Deselect+0x1d2>
                &wFrameLength,
                &pPayload,
                &wPayloadLength));

            /* Check DID */
            if (pDataParams->bDid > 0U)
 801a64a:	687b      	ldr	r3, [r7, #4]
 801a64c:	7d1b      	ldrb	r3, [r3, #20]
 801a64e:	2b00      	cmp	r3, #0
 801a650:	d00c      	beq.n	801a66c <phpalI18092mPI_Sw_Deselect+0x184>
            {
                /* Protocol error in case DID is not the same. NFCForum-TS-DigitalProtocol-1.0 section 14.9.2.1. */
                if ((wPayloadLength != 1U) || (pPayload[0] != pDataParams->bDid))
 801a652:	89fb      	ldrh	r3, [r7, #14]
 801a654:	2b01      	cmp	r3, #1
 801a656:	d105      	bne.n	801a664 <phpalI18092mPI_Sw_Deselect+0x17c>
 801a658:	693b      	ldr	r3, [r7, #16]
 801a65a:	781a      	ldrb	r2, [r3, #0]
 801a65c:	687b      	ldr	r3, [r7, #4]
 801a65e:	7d1b      	ldrb	r3, [r3, #20]
 801a660:	429a      	cmp	r2, r3
 801a662:	d024      	beq.n	801a6ae <phpalI18092mPI_Sw_Deselect+0x1c6>
                {
                    status = PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_I18092MPI);
 801a664:	f640 4306 	movw	r3, #3078	@ 0xc06
 801a668:	86fb      	strh	r3, [r7, #54]	@ 0x36
 801a66a:	e020      	b.n	801a6ae <phpalI18092mPI_Sw_Deselect+0x1c6>
                }
            }
            else
            {
                /* DID must not be present in response. NFCForum-TS-DigitalProtocol-1.0 section 14.9.2.1. */
                if (wPayloadLength != 0U)
 801a66c:	89fb      	ldrh	r3, [r7, #14]
 801a66e:	2b00      	cmp	r3, #0
 801a670:	d01d      	beq.n	801a6ae <phpalI18092mPI_Sw_Deselect+0x1c6>
                {
                    status = PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_I18092MPI);
 801a672:	f640 4306 	movw	r3, #3078	@ 0xc06
 801a676:	86fb      	strh	r3, [r7, #54]	@ 0x36
 801a678:	e019      	b.n	801a6ae <phpalI18092mPI_Sw_Deselect+0x1c6>
            }
        }
        else
        {
            /* Check if we shall perform a(nother) retry. */
            if (bRetryCount < pDataParams->bMaxRetryCount)
 801a67a:	687b      	ldr	r3, [r7, #4]
 801a67c:	7f9b      	ldrb	r3, [r3, #30]
 801a67e:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 801a682:	429a      	cmp	r2, r3
 801a684:	d208      	bcs.n	801a698 <phpalI18092mPI_Sw_Deselect+0x1b0>
            {
                ++bRetryCount;
 801a686:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 801a68a:	3301      	adds	r3, #1
 801a68c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
                bRetry = PH_ON;
 801a690:	2301      	movs	r3, #1
 801a692:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 801a696:	e00a      	b.n	801a6ae <phpalI18092mPI_Sw_Deselect+0x1c6>
            }
            else
            {
                /* Return ERR_RECOVERY_FAILED if some response has been received before (bMaxRetryCount = 0 suppresses the retry behaviour) */
                if ((pDataParams->bMaxRetryCount > 0U) && (0u != bResponseReceived))
 801a698:	687b      	ldr	r3, [r7, #4]
 801a69a:	7f9b      	ldrb	r3, [r3, #30]
 801a69c:	2b00      	cmp	r3, #0
 801a69e:	d006      	beq.n	801a6ae <phpalI18092mPI_Sw_Deselect+0x1c6>
 801a6a0:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 801a6a4:	2b00      	cmp	r3, #0
 801a6a6:	d002      	beq.n	801a6ae <phpalI18092mPI_Sw_Deselect+0x1c6>
                {
                    status = PH_ADD_COMPCODE_FIXED(PHPAL_I18092MPI_ERR_RECOVERY_FAILED, PH_COMP_PAL_I18092MPI);
 801a6a8:	f44f 6348 	mov.w	r3, #3200	@ 0xc80
 801a6ac:	86fb      	strh	r3, [r7, #54]	@ 0x36
                }
            }
        }
    }
    /* Retry loop */
    while (bRetry != PH_OFF);
 801a6ae:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 801a6b2:	2b00      	cmp	r3, #0
 801a6b4:	f47f af73 	bne.w	801a59e <phpalI18092mPI_Sw_Deselect+0xb6>

    return status;
 801a6b8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
}
 801a6ba:	4618      	mov	r0, r3
 801a6bc:	3738      	adds	r7, #56	@ 0x38
 801a6be:	46bd      	mov	sp, r7
 801a6c0:	bd80      	pop	{r7, pc}
 801a6c2:	bf00      	nop
 801a6c4:	10624dd3 	.word	0x10624dd3

0801a6c8 <phpalI18092mPI_Sw_WriteFrameHeader>:
        phpalI18092mPI_Sw_DataParams_t * pDataParams,
        uint16_t wOption,
        uint8_t bCommandCode,
        uint8_t bDataLength
)
{
 801a6c8:	b590      	push	{r4, r7, lr}
 801a6ca:	b087      	sub	sp, #28
 801a6cc:	af02      	add	r7, sp, #8
 801a6ce:	6078      	str	r0, [r7, #4]
 801a6d0:	4608      	mov	r0, r1
 801a6d2:	4611      	mov	r1, r2
 801a6d4:	461a      	mov	r2, r3
 801a6d6:	4603      	mov	r3, r0
 801a6d8:	807b      	strh	r3, [r7, #2]
 801a6da:	460b      	mov	r3, r1
 801a6dc:	707b      	strb	r3, [r7, #1]
 801a6de:	4613      	mov	r3, r2
 801a6e0:	703b      	strb	r3, [r7, #0]
    phStatus_t  PH_MEMLOC_REM status;
    uint8_t     PH_MEMLOC_REM aHeader[4];
    uint8_t     PH_MEMLOC_REM bLength = 0;
 801a6e2:	2300      	movs	r3, #0
 801a6e4:	73fb      	strb	r3, [r7, #15]

    /* Set LEN byte (includes the length itself). */
    aHeader[bLength++] = bDataLength + 3U;
 801a6e6:	7bfb      	ldrb	r3, [r7, #15]
 801a6e8:	1c5a      	adds	r2, r3, #1
 801a6ea:	73fa      	strb	r2, [r7, #15]
 801a6ec:	4619      	mov	r1, r3
 801a6ee:	783b      	ldrb	r3, [r7, #0]
 801a6f0:	3303      	adds	r3, #3
 801a6f2:	b2da      	uxtb	r2, r3
 801a6f4:	f101 0310 	add.w	r3, r1, #16
 801a6f8:	443b      	add	r3, r7
 801a6fa:	f803 2c08 	strb.w	r2, [r3, #-8]

    /* Only NFC initiator mode is supported so only requests are sent. */
    aHeader[bLength++] = PHPAL_I18092MPI_SW_CMD_REQUEST;
 801a6fe:	7bfb      	ldrb	r3, [r7, #15]
 801a700:	1c5a      	adds	r2, r3, #1
 801a702:	73fa      	strb	r2, [r7, #15]
 801a704:	3310      	adds	r3, #16
 801a706:	443b      	add	r3, r7
 801a708:	22d4      	movs	r2, #212	@ 0xd4
 801a70a:	f803 2c08 	strb.w	r2, [r3, #-8]

    /* Set the command code. */
    aHeader[bLength++] = bCommandCode;
 801a70e:	7bfb      	ldrb	r3, [r7, #15]
 801a710:	1c5a      	adds	r2, r3, #1
 801a712:	73fa      	strb	r2, [r7, #15]
 801a714:	3310      	adds	r3, #16
 801a716:	443b      	add	r3, r7
 801a718:	787a      	ldrb	r2, [r7, #1]
 801a71a:	f803 2c08 	strb.w	r2, [r3, #-8]

    PH_CHECK_SUCCESS_FCT(status, phhalHw_Exchange(
 801a71e:	687b      	ldr	r3, [r7, #4]
 801a720:	6858      	ldr	r0, [r3, #4]
 801a722:	7bfb      	ldrb	r3, [r7, #15]
 801a724:	b29b      	uxth	r3, r3
 801a726:	f107 0208 	add.w	r2, r7, #8
 801a72a:	8879      	ldrh	r1, [r7, #2]
 801a72c:	2400      	movs	r4, #0
 801a72e:	9401      	str	r4, [sp, #4]
 801a730:	2400      	movs	r4, #0
 801a732:	9400      	str	r4, [sp, #0]
 801a734:	f7f5 fb48 	bl	800fdc8 <phhalHw_Pn5180_Exchange>
 801a738:	4603      	mov	r3, r0
 801a73a:	81bb      	strh	r3, [r7, #12]
 801a73c:	89bb      	ldrh	r3, [r7, #12]
 801a73e:	2b00      	cmp	r3, #0
 801a740:	d001      	beq.n	801a746 <phpalI18092mPI_Sw_WriteFrameHeader+0x7e>
 801a742:	89bb      	ldrh	r3, [r7, #12]
 801a744:	e000      	b.n	801a748 <phpalI18092mPI_Sw_WriteFrameHeader+0x80>
        aHeader,
        (uint16_t)bLength,
        NULL,
        NULL));

    return PH_ERR_SUCCESS;
 801a746:	2300      	movs	r3, #0
}
 801a748:	4618      	mov	r0, r3
 801a74a:	3714      	adds	r7, #20
 801a74c:	46bd      	mov	sp, r7
 801a74e:	bd90      	pop	{r4, r7, pc}

0801a750 <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame>:
    uint8_t ** ppValidatedFrame,
    uint16_t * pValidatedFrameLength,
    uint8_t ** ppPayload,
    uint16_t * pPayloadLength
    )
{
 801a750:	b480      	push	{r7}
 801a752:	b087      	sub	sp, #28
 801a754:	af00      	add	r7, sp, #0
 801a756:	60f8      	str	r0, [r7, #12]
 801a758:	60b9      	str	r1, [r7, #8]
 801a75a:	4611      	mov	r1, r2
 801a75c:	461a      	mov	r2, r3
 801a75e:	460b      	mov	r3, r1
 801a760:	80fb      	strh	r3, [r7, #6]
 801a762:	4613      	mov	r3, r2
 801a764:	717b      	strb	r3, [r7, #5]
    phStatus_t  PH_MEMLOC_REM bOffset = 0;
 801a766:	2300      	movs	r3, #0
 801a768:	82fb      	strh	r3, [r7, #22]
    uint8_t     PH_MEMLOC_REM bPfb;

    /* Check maximum frame length */
    if (wFrameLength > aI18092_mPI_FsTable[pDataParams->bLri])
 801a76a:	68fb      	ldr	r3, [r7, #12]
 801a76c:	7f1b      	ldrb	r3, [r3, #28]
 801a76e:	461a      	mov	r2, r3
 801a770:	4b6d      	ldr	r3, [pc, #436]	@ (801a928 <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x1d8>)
 801a772:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 801a776:	88fa      	ldrh	r2, [r7, #6]
 801a778:	429a      	cmp	r2, r3
 801a77a:	d902      	bls.n	801a782 <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x32>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_I18092MPI);
 801a77c:	f640 4306 	movw	r3, #3078	@ 0xc06
 801a780:	e0cb      	b.n	801a91a <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x1ca>
    }

    /* Check minimum frame length */
    if (wFrameLength < PHPAL_I18092MPI_SW_MIN_FRAMESIZE)
 801a782:	88fb      	ldrh	r3, [r7, #6]
 801a784:	2b02      	cmp	r3, #2
 801a786:	d802      	bhi.n	801a78e <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x3e>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_I18092MPI);
 801a788:	f640 4306 	movw	r3, #3078	@ 0xc06
 801a78c:	e0c5      	b.n	801a91a <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x1ca>
    }

    /* Remove Startbyte if present */
    *ppValidatedFrame = &pFrame[bOffset];
 801a78e:	8afb      	ldrh	r3, [r7, #22]
 801a790:	68ba      	ldr	r2, [r7, #8]
 801a792:	441a      	add	r2, r3
 801a794:	6a3b      	ldr	r3, [r7, #32]
 801a796:	601a      	str	r2, [r3, #0]
    *pValidatedFrameLength = wFrameLength - (uint16_t)bOffset;
 801a798:	88fa      	ldrh	r2, [r7, #6]
 801a79a:	8afb      	ldrh	r3, [r7, #22]
 801a79c:	1ad3      	subs	r3, r2, r3
 801a79e:	b29a      	uxth	r2, r3
 801a7a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a7a2:	801a      	strh	r2, [r3, #0]

    /* Compare length field with frame length. */
    if (pFrame[bOffset++] != (uint8_t)*pValidatedFrameLength)
 801a7a4:	8afb      	ldrh	r3, [r7, #22]
 801a7a6:	1c5a      	adds	r2, r3, #1
 801a7a8:	82fa      	strh	r2, [r7, #22]
 801a7aa:	461a      	mov	r2, r3
 801a7ac:	68bb      	ldr	r3, [r7, #8]
 801a7ae:	4413      	add	r3, r2
 801a7b0:	781a      	ldrb	r2, [r3, #0]
 801a7b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a7b4:	881b      	ldrh	r3, [r3, #0]
 801a7b6:	b2db      	uxtb	r3, r3
 801a7b8:	429a      	cmp	r2, r3
 801a7ba:	d002      	beq.n	801a7c2 <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x72>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_I18092MPI);
 801a7bc:	f640 4306 	movw	r3, #3078	@ 0xc06
 801a7c0:	e0ab      	b.n	801a91a <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x1ca>
    }

    /* Check if the received frame is a reponse frame. */
    if (pFrame[bOffset++] != PHPAL_I18092MPI_SW_CMD_RESPONSE)
 801a7c2:	8afb      	ldrh	r3, [r7, #22]
 801a7c4:	1c5a      	adds	r2, r3, #1
 801a7c6:	82fa      	strh	r2, [r7, #22]
 801a7c8:	461a      	mov	r2, r3
 801a7ca:	68bb      	ldr	r3, [r7, #8]
 801a7cc:	4413      	add	r3, r2
 801a7ce:	781b      	ldrb	r3, [r3, #0]
 801a7d0:	2bd5      	cmp	r3, #213	@ 0xd5
 801a7d2:	d002      	beq.n	801a7da <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x8a>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_I18092MPI);
 801a7d4:	f640 4306 	movw	r3, #3078	@ 0xc06
 801a7d8:	e09f      	b.n	801a91a <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x1ca>
    }

    /* Check if expected response code matches the received response code. */
    if (pFrame[bOffset++] != bExpectedResponseCode)
 801a7da:	8afb      	ldrh	r3, [r7, #22]
 801a7dc:	1c5a      	adds	r2, r3, #1
 801a7de:	82fa      	strh	r2, [r7, #22]
 801a7e0:	461a      	mov	r2, r3
 801a7e2:	68bb      	ldr	r3, [r7, #8]
 801a7e4:	4413      	add	r3, r2
 801a7e6:	781b      	ldrb	r3, [r3, #0]
 801a7e8:	797a      	ldrb	r2, [r7, #5]
 801a7ea:	429a      	cmp	r2, r3
 801a7ec:	d002      	beq.n	801a7f4 <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0xa4>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_I18092MPI);
 801a7ee:	f640 4306 	movw	r3, #3078	@ 0xc06
 801a7f2:	e092      	b.n	801a91a <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x1ca>
    }

    /* In case the response is a DEP PDU also check for presence of DID, NAD and PNI. */
    if (bExpectedResponseCode == PHPAL_I18092MPI_SW_CMD_DEP_RES)
 801a7f4:	797b      	ldrb	r3, [r7, #5]
 801a7f6:	2b07      	cmp	r3, #7
 801a7f8:	f040 8083 	bne.w	801a902 <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x1b2>
    {
        /* PFB should be present in frame. */
        if (wFrameLength < (bOffset + /* */ 1U))
 801a7fc:	88fa      	ldrh	r2, [r7, #6]
 801a7fe:	8afb      	ldrh	r3, [r7, #22]
 801a800:	3301      	adds	r3, #1
 801a802:	429a      	cmp	r2, r3
 801a804:	d202      	bcs.n	801a80c <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0xbc>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_I18092MPI);
 801a806:	f640 4306 	movw	r3, #3078	@ 0xc06
 801a80a:	e086      	b.n	801a91a <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x1ca>
        }

        /* Retrieve PFB */
        bPfb = pFrame[bOffset++];
 801a80c:	8afb      	ldrh	r3, [r7, #22]
 801a80e:	1c5a      	adds	r2, r3, #1
 801a810:	82fa      	strh	r2, [r7, #22]
 801a812:	461a      	mov	r2, r3
 801a814:	68bb      	ldr	r3, [r7, #8]
 801a816:	4413      	add	r3, r2
 801a818:	781b      	ldrb	r3, [r3, #0]
 801a81a:	757b      	strb	r3, [r7, #21]

        /* DID enabled */
        if (pDataParams->bDid > 0U)
 801a81c:	68fb      	ldr	r3, [r7, #12]
 801a81e:	7d1b      	ldrb	r3, [r3, #20]
 801a820:	2b00      	cmp	r3, #0
 801a822:	d01d      	beq.n	801a860 <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x110>
        {
            /* DID presence should be indicated. */
            if ((0U == ((bPfb & PHPAL_I18092MPI_SW_PFB_DID_MASK))))
 801a824:	7d7b      	ldrb	r3, [r7, #21]
 801a826:	f003 0304 	and.w	r3, r3, #4
 801a82a:	2b00      	cmp	r3, #0
 801a82c:	d102      	bne.n	801a834 <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0xe4>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_I18092MPI);
 801a82e:	f640 4306 	movw	r3, #3078	@ 0xc06
 801a832:	e072      	b.n	801a91a <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x1ca>
            }
            /* DID should be present in frame. */
            if (wFrameLength < (bOffset + /* */ 1U))
 801a834:	88fa      	ldrh	r2, [r7, #6]
 801a836:	8afb      	ldrh	r3, [r7, #22]
 801a838:	3301      	adds	r3, #1
 801a83a:	429a      	cmp	r2, r3
 801a83c:	d202      	bcs.n	801a844 <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0xf4>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_I18092MPI);
 801a83e:	f640 4306 	movw	r3, #3078	@ 0xc06
 801a842:	e06a      	b.n	801a91a <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x1ca>
            }
            /* DID should match. */
            if (pFrame[bOffset++] != pDataParams->bDid)
 801a844:	8afb      	ldrh	r3, [r7, #22]
 801a846:	1c5a      	adds	r2, r3, #1
 801a848:	82fa      	strh	r2, [r7, #22]
 801a84a:	461a      	mov	r2, r3
 801a84c:	68bb      	ldr	r3, [r7, #8]
 801a84e:	4413      	add	r3, r2
 801a850:	781a      	ldrb	r2, [r3, #0]
 801a852:	68fb      	ldr	r3, [r7, #12]
 801a854:	7d1b      	ldrb	r3, [r3, #20]
 801a856:	429a      	cmp	r2, r3
 801a858:	d00a      	beq.n	801a870 <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x120>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_I18092MPI);
 801a85a:	f640 4306 	movw	r3, #3078	@ 0xc06
 801a85e:	e05c      	b.n	801a91a <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x1ca>
        }
        /* DID disabled */
        else
        {
            /* DID presence should not be indicated. */
            if (0U != (bPfb & PHPAL_I18092MPI_SW_PFB_DID_MASK))
 801a860:	7d7b      	ldrb	r3, [r7, #21]
 801a862:	f003 0304 	and.w	r3, r3, #4
 801a866:	2b00      	cmp	r3, #0
 801a868:	d002      	beq.n	801a870 <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x120>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_I18092MPI);
 801a86a:	f640 4306 	movw	r3, #3078	@ 0xc06
 801a86e:	e054      	b.n	801a91a <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x1ca>
            }
        }

        /* Check NAD only for first PDU frames. */
        if ((0U == ((pDataParams->bStateNow & PHPAL_I18092MPI_SW_STATE_CHAINING_BIT))) &&
 801a870:	68fb      	ldr	r3, [r7, #12]
 801a872:	7cdb      	ldrb	r3, [r3, #19]
 801a874:	f003 0320 	and.w	r3, r3, #32
 801a878:	2b00      	cmp	r3, #0
 801a87a:	d12e      	bne.n	801a8da <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x18a>
            (0U == ((pDataParams->bStateNow & PHPAL_I18092MPI_SW_STATE_CHAINING_LAST_BIT))))
 801a87c:	68fb      	ldr	r3, [r7, #12]
 801a87e:	7cdb      	ldrb	r3, [r3, #19]
 801a880:	b25b      	sxtb	r3, r3
        if ((0U == ((pDataParams->bStateNow & PHPAL_I18092MPI_SW_STATE_CHAINING_BIT))) &&
 801a882:	2b00      	cmp	r3, #0
 801a884:	db29      	blt.n	801a8da <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x18a>
        {
            /* NAD enabled */
            if (0U != (pDataParams->bNadEnabled))
 801a886:	68fb      	ldr	r3, [r7, #12]
 801a888:	7d5b      	ldrb	r3, [r3, #21]
 801a88a:	2b00      	cmp	r3, #0
 801a88c:	d01d      	beq.n	801a8ca <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x17a>
            {
                /* NAD presence should be indicated. */
                if ((0U == ((bPfb & PHPAL_I18092MPI_SW_PFB_NAD_MASK))))
 801a88e:	7d7b      	ldrb	r3, [r7, #21]
 801a890:	f003 0308 	and.w	r3, r3, #8
 801a894:	2b00      	cmp	r3, #0
 801a896:	d102      	bne.n	801a89e <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x14e>
                {
                    return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_I18092MPI);
 801a898:	f640 4306 	movw	r3, #3078	@ 0xc06
 801a89c:	e03d      	b.n	801a91a <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x1ca>
                }
                /* NAD should be present in frame. */
                if (wFrameLength < (bOffset + /* */ 1U))
 801a89e:	88fa      	ldrh	r2, [r7, #6]
 801a8a0:	8afb      	ldrh	r3, [r7, #22]
 801a8a2:	3301      	adds	r3, #1
 801a8a4:	429a      	cmp	r2, r3
 801a8a6:	d202      	bcs.n	801a8ae <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x15e>
                {
                    return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_I18092MPI);
 801a8a8:	f640 4306 	movw	r3, #3078	@ 0xc06
 801a8ac:	e035      	b.n	801a91a <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x1ca>
                }
                /* NAD should match. */
                if (pFrame[bOffset++] != pDataParams->bNad)
 801a8ae:	8afb      	ldrh	r3, [r7, #22]
 801a8b0:	1c5a      	adds	r2, r3, #1
 801a8b2:	82fa      	strh	r2, [r7, #22]
 801a8b4:	461a      	mov	r2, r3
 801a8b6:	68bb      	ldr	r3, [r7, #8]
 801a8b8:	4413      	add	r3, r2
 801a8ba:	781a      	ldrb	r2, [r3, #0]
 801a8bc:	68fb      	ldr	r3, [r7, #12]
 801a8be:	7d9b      	ldrb	r3, [r3, #22]
 801a8c0:	429a      	cmp	r2, r3
 801a8c2:	d00a      	beq.n	801a8da <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x18a>
                {
                    return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_I18092MPI);
 801a8c4:	f640 4306 	movw	r3, #3078	@ 0xc06
 801a8c8:	e027      	b.n	801a91a <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x1ca>
            }
            /* NAD disabled */
            else
            {
                /* NAD presence should not be indicated. */
                if (0U != (bPfb & PHPAL_I18092MPI_SW_PFB_NAD_MASK))
 801a8ca:	7d7b      	ldrb	r3, [r7, #21]
 801a8cc:	f003 0308 	and.w	r3, r3, #8
 801a8d0:	2b00      	cmp	r3, #0
 801a8d2:	d002      	beq.n	801a8da <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x18a>
                {
                    return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_I18092MPI);
 801a8d4:	f640 4306 	movw	r3, #3078	@ 0xc06
 801a8d8:	e01f      	b.n	801a91a <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x1ca>
                }
            }
        }

        /* For information or ACK PDU also check for PNI. */
        switch (bPfb & PHPAL_I18092MPI_SW_PFB_PDU_TYPE_MASK)
 801a8da:	7d7b      	ldrb	r3, [r7, #21]
 801a8dc:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 801a8e0:	2b00      	cmp	r3, #0
 801a8e2:	d001      	beq.n	801a8e8 <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x198>
 801a8e4:	2b40      	cmp	r3, #64	@ 0x40
 801a8e6:	d109      	bne.n	801a8fc <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x1ac>
        {
        case PHPAL_I18092MPI_SW_PFB_INFORMATION_PDU_MASK:
        case PHPAL_I18092MPI_SW_PFB_ACK_PDU_MASK:
            if ((bPfb & PHPAL_I18092MPI_SW_PFB_PNI_MASK) != pDataParams->bPni)
 801a8e8:	7d7b      	ldrb	r3, [r7, #21]
 801a8ea:	f003 0303 	and.w	r3, r3, #3
 801a8ee:	68fa      	ldr	r2, [r7, #12]
 801a8f0:	7e52      	ldrb	r2, [r2, #25]
 801a8f2:	4293      	cmp	r3, r2
 801a8f4:	d004      	beq.n	801a900 <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x1b0>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_I18092MPI);
 801a8f6:	f640 4306 	movw	r3, #3078	@ 0xc06
 801a8fa:	e00e      	b.n	801a91a <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x1ca>
            }
            break;

        default:
            /* nothing. */
            break;
 801a8fc:	bf00      	nop
 801a8fe:	e000      	b.n	801a902 <phpalI18092mPI_Sw_ValidateAndNormalizeResponseFrame+0x1b2>
            break;
 801a900:	bf00      	nop
        }
    }

    /* Return Payload. */
    *ppPayload = &pFrame[bOffset];
 801a902:	8afb      	ldrh	r3, [r7, #22]
 801a904:	68ba      	ldr	r2, [r7, #8]
 801a906:	441a      	add	r2, r3
 801a908:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a90a:	601a      	str	r2, [r3, #0]
    *pPayloadLength = wFrameLength - bOffset;
 801a90c:	88fa      	ldrh	r2, [r7, #6]
 801a90e:	8afb      	ldrh	r3, [r7, #22]
 801a910:	1ad3      	subs	r3, r2, r3
 801a912:	b29a      	uxth	r2, r3
 801a914:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a916:	801a      	strh	r2, [r3, #0]

    return PH_ERR_SUCCESS;
 801a918:	2300      	movs	r3, #0
}
 801a91a:	4618      	mov	r0, r3
 801a91c:	371c      	adds	r7, #28
 801a91e:	46bd      	mov	sp, r7
 801a920:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a924:	4770      	bx	lr
 801a926:	bf00      	nop
 801a928:	080271c8 	.word	0x080271c8

0801a92c <phpalI18092mPI_Sw_ConvertDatarate>:

phStatus_t phpalI18092mPI_Sw_ConvertDatarate(
    uint16_t wHalDatarate,
    uint8_t * pI18092Datarate
    )
{
 801a92c:	b480      	push	{r7}
 801a92e:	b083      	sub	sp, #12
 801a930:	af00      	add	r7, sp, #0
 801a932:	4603      	mov	r3, r0
 801a934:	6039      	str	r1, [r7, #0]
 801a936:	80fb      	strh	r3, [r7, #6]
    wHalDatarate = wHalDatarate & PHHAL_HW_RF_DATARATE_OPTION_MASK;
 801a938:	88fb      	ldrh	r3, [r7, #6]
 801a93a:	b2db      	uxtb	r3, r3
 801a93c:	80fb      	strh	r3, [r7, #6]
    switch (wHalDatarate)
 801a93e:	88fb      	ldrh	r3, [r7, #6]
 801a940:	2b02      	cmp	r3, #2
 801a942:	d00e      	beq.n	801a962 <phpalI18092mPI_Sw_ConvertDatarate+0x36>
 801a944:	2b02      	cmp	r3, #2
 801a946:	dc10      	bgt.n	801a96a <phpalI18092mPI_Sw_ConvertDatarate+0x3e>
 801a948:	2b00      	cmp	r3, #0
 801a94a:	d002      	beq.n	801a952 <phpalI18092mPI_Sw_ConvertDatarate+0x26>
 801a94c:	2b01      	cmp	r3, #1
 801a94e:	d004      	beq.n	801a95a <phpalI18092mPI_Sw_ConvertDatarate+0x2e>
 801a950:	e00b      	b.n	801a96a <phpalI18092mPI_Sw_ConvertDatarate+0x3e>
    {
    case PHHAL_HW_RF_DATARATE_106:
        *pI18092Datarate = PHPAL_I18092MPI_DATARATE_106;
 801a952:	683b      	ldr	r3, [r7, #0]
 801a954:	2200      	movs	r2, #0
 801a956:	701a      	strb	r2, [r3, #0]
        break;
 801a958:	e00a      	b.n	801a970 <phpalI18092mPI_Sw_ConvertDatarate+0x44>
    case PHHAL_HW_RF_DATARATE_212:
        *pI18092Datarate = PHPAL_I18092MPI_DATARATE_212;
 801a95a:	683b      	ldr	r3, [r7, #0]
 801a95c:	2201      	movs	r2, #1
 801a95e:	701a      	strb	r2, [r3, #0]
        break;
 801a960:	e006      	b.n	801a970 <phpalI18092mPI_Sw_ConvertDatarate+0x44>
    case PHHAL_HW_RF_DATARATE_424:
        *pI18092Datarate = PHPAL_I18092MPI_DATARATE_424;
 801a962:	683b      	ldr	r3, [r7, #0]
 801a964:	2202      	movs	r2, #2
 801a966:	701a      	strb	r2, [r3, #0]
        break;
 801a968:	e002      	b.n	801a970 <phpalI18092mPI_Sw_ConvertDatarate+0x44>
    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_USE_CONDITION, PH_COMP_PAL_I18092MPI);
 801a96a:	f640 4325 	movw	r3, #3109	@ 0xc25
 801a96e:	e000      	b.n	801a972 <phpalI18092mPI_Sw_ConvertDatarate+0x46>
    }

    return PH_ERR_SUCCESS;
 801a970:	2300      	movs	r3, #0
}
 801a972:	4618      	mov	r0, r3
 801a974:	370c      	adds	r7, #12
 801a976:	46bd      	mov	sp, r7
 801a978:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a97c:	4770      	bx	lr
	...

0801a980 <phpalI18092mT_Sw_Init>:
    phpalI18092mT_Sw_DataParams_t * pDataParams,
    uint16_t wSizeOfDataParams,
    void * pHalDataParams,
    pRtoxTimerCallback pRtoxCallback
    )
{
 801a980:	b580      	push	{r7, lr}
 801a982:	b086      	sub	sp, #24
 801a984:	af00      	add	r7, sp, #0
 801a986:	60f8      	str	r0, [r7, #12]
 801a988:	607a      	str	r2, [r7, #4]
 801a98a:	603b      	str	r3, [r7, #0]
 801a98c:	460b      	mov	r3, r1
 801a98e:	817b      	strh	r3, [r7, #10]
    phStatus_t PH_MEMLOC_REM wStatus = PH_ERR_SUCCESS;
 801a990:	2300      	movs	r3, #0
 801a992:	82fb      	strh	r3, [r7, #22]

    if (sizeof(phpalI18092mT_Sw_DataParams_t) != wSizeOfDataParams)
 801a994:	897b      	ldrh	r3, [r7, #10]
 801a996:	2b4c      	cmp	r3, #76	@ 0x4c
 801a998:	d002      	beq.n	801a9a0 <phpalI18092mT_Sw_Init+0x20>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_PAL_I18092MT);
 801a99a:	f44f 6352 	mov.w	r3, #3360	@ 0xd20
 801a99e:	e02c      	b.n	801a9fa <phpalI18092mT_Sw_Init+0x7a>
    }
    PH_ASSERT_NULL (pDataParams);
 801a9a0:	68fb      	ldr	r3, [r7, #12]
 801a9a2:	2b00      	cmp	r3, #0
 801a9a4:	d101      	bne.n	801a9aa <phpalI18092mT_Sw_Init+0x2a>
 801a9a6:	2321      	movs	r3, #33	@ 0x21
 801a9a8:	e027      	b.n	801a9fa <phpalI18092mT_Sw_Init+0x7a>
    PH_ASSERT_NULL (pHalDataParams);
 801a9aa:	687b      	ldr	r3, [r7, #4]
 801a9ac:	2b00      	cmp	r3, #0
 801a9ae:	d101      	bne.n	801a9b4 <phpalI18092mT_Sw_Init+0x34>
 801a9b0:	2321      	movs	r3, #33	@ 0x21
 801a9b2:	e022      	b.n	801a9fa <phpalI18092mT_Sw_Init+0x7a>

    /* Init private data */
    pDataParams->wId            = PH_COMP_PAL_I18092MT | PHPAL_I18092MT_SW_ID;
 801a9b4:	68fb      	ldr	r3, [r7, #12]
 801a9b6:	f640 5201 	movw	r2, #3329	@ 0xd01
 801a9ba:	801a      	strh	r2, [r3, #0]
    pDataParams->pHalDataParams = pHalDataParams;
 801a9bc:	68fb      	ldr	r3, [r7, #12]
 801a9be:	687a      	ldr	r2, [r7, #4]
 801a9c0:	605a      	str	r2, [r3, #4]
    pDataParams->pRtoxCallback  = pRtoxCallback;
 801a9c2:	68fb      	ldr	r3, [r7, #12]
 801a9c4:	683a      	ldr	r2, [r7, #0]
 801a9c6:	60da      	str	r2, [r3, #12]
    pDataParams->bCmdtype       = PHPAL_I18092MT_SW_CMD_RLS_REQ;
 801a9c8:	68fb      	ldr	r3, [r7, #12]
 801a9ca:	220a      	movs	r2, #10
 801a9cc:	f883 2037 	strb.w	r2, [r3, #55]	@ 0x37

    /* Reset protocol to defaults */
    (void)phpalI18092mT_Sw_ResetProtocol(pDataParams);
 801a9d0:	68f8      	ldr	r0, [r7, #12]
 801a9d2:	f000 f819 	bl	801aa08 <phpalI18092mT_Sw_ResetProtocol>

    /* Check whether event is already created. */
    pDataParams->Pal18092mTEventObj.pEvtName = (uint8_t *)bmtEventName;
 801a9d6:	68fb      	ldr	r3, [r7, #12]
 801a9d8:	4a0a      	ldr	r2, [pc, #40]	@ (801aa04 <phpalI18092mT_Sw_Init+0x84>)
 801a9da:	641a      	str	r2, [r3, #64]	@ 0x40
    pDataParams->Pal18092mTEventObj.intialValue = 0;
 801a9dc:	68fb      	ldr	r3, [r7, #12]
 801a9de:	2200      	movs	r2, #0
 801a9e0:	645a      	str	r2, [r3, #68]	@ 0x44
    wStatus = phOsal_EventCreate(&pDataParams->Pal18092mTEventObj.EventHandle, &pDataParams->Pal18092mTEventObj);
 801a9e2:	68fb      	ldr	r3, [r7, #12]
 801a9e4:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
 801a9e8:	68fb      	ldr	r3, [r7, #12]
 801a9ea:	333c      	adds	r3, #60	@ 0x3c
 801a9ec:	4619      	mov	r1, r3
 801a9ee:	4610      	mov	r0, r2
 801a9f0:	f001 fcde 	bl	801c3b0 <phOsal_EventCreate>
 801a9f4:	4603      	mov	r3, r0
 801a9f6:	82fb      	strh	r3, [r7, #22]

    return wStatus;
 801a9f8:	8afb      	ldrh	r3, [r7, #22]
}
 801a9fa:	4618      	mov	r0, r3
 801a9fc:	3718      	adds	r7, #24
 801a9fe:	46bd      	mov	sp, r7
 801aa00:	bd80      	pop	{r7, pc}
 801aa02:	bf00      	nop
 801aa04:	080271d0 	.word	0x080271d0

0801aa08 <phpalI18092mT_Sw_ResetProtocol>:
}

phStatus_t phpalI18092mT_Sw_ResetProtocol(
    phpalI18092mT_Sw_DataParams_t * pDataParams
    )
{
 801aa08:	b580      	push	{r7, lr}
 801aa0a:	b082      	sub	sp, #8
 801aa0c:	af00      	add	r7, sp, #0
 801aa0e:	6078      	str	r0, [r7, #4]
    /* Apply default parameters */
    pDataParams->bStateNow          = PHPAL_I18092MT_SW_STATE_INFORMATION_PDU_TX;
 801aa10:	687b      	ldr	r3, [r7, #4]
 801aa12:	2200      	movs	r2, #0
 801aa14:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
    pDataParams->bDid               = 0;    /* set DID to 0, i.e. disable usage of DID */
 801aa18:	687b      	ldr	r3, [r7, #4]
 801aa1a:	2200      	movs	r2, #0
 801aa1c:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
    pDataParams->bNadEnabled        = PH_OFF;
 801aa20:	687b      	ldr	r3, [r7, #4]
 801aa22:	2200      	movs	r2, #0
 801aa24:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    pDataParams->bNadVal            = 0;
 801aa28:	687b      	ldr	r3, [r7, #4]
 801aa2a:	2200      	movs	r2, #0
 801aa2c:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
    pDataParams->bFsl               = PHPAL_I18092MT_FRAMESIZE_64;
 801aa30:	687b      	ldr	r3, [r7, #4]
 801aa32:	2200      	movs	r2, #0
 801aa34:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
    pDataParams->bPni               = 0;    /* NFCForum-TS-DigitalProtocol-1.0 section 14.12.3.1 */
 801aa38:	687b      	ldr	r3, [r7, #4]
 801aa3a:	2200      	movs	r2, #0
 801aa3c:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
    pDataParams->bDst               = PHPAL_I18092MT_DATARATE_106;
 801aa40:	687b      	ldr	r3, [r7, #4]
 801aa42:	2200      	movs	r2, #0
 801aa44:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    pDataParams->bDrt               = PHPAL_I18092MT_DATARATE_106;
 801aa48:	687b      	ldr	r3, [r7, #4]
 801aa4a:	2200      	movs	r2, #0
 801aa4c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    pDataParams->bBsi               = 0;
 801aa50:	687b      	ldr	r3, [r7, #4]
 801aa52:	2200      	movs	r2, #0
 801aa54:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
    pDataParams->bBri               = 0;
 801aa58:	687b      	ldr	r3, [r7, #4]
 801aa5a:	2200      	movs	r2, #0
 801aa5c:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
    pDataParams->bLri               = PHPAL_I18092MT_FRAMESIZE_64;
 801aa60:	687b      	ldr	r3, [r7, #4]
 801aa62:	2200      	movs	r2, #0
 801aa64:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    pDataParams->bBst               = 0;
 801aa68:	687b      	ldr	r3, [r7, #4]
 801aa6a:	2200      	movs	r2, #0
 801aa6c:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
    pDataParams->bBrt               = 0;
 801aa70:	687b      	ldr	r3, [r7, #4]
 801aa72:	2200      	movs	r2, #0
 801aa74:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
    pDataParams->bLrt               = PHPAL_I18092MT_FRAMESIZE_64;
 801aa78:	687b      	ldr	r3, [r7, #4]
 801aa7a:	2200      	movs	r2, #0
 801aa7c:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
    pDataParams->bTo                = 0;
 801aa80:	687b      	ldr	r3, [r7, #4]
 801aa82:	2200      	movs	r2, #0
 801aa84:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    pDataParams->bRtoxDisabled      = PH_OFF;
 801aa88:	687b      	ldr	r3, [r7, #4]
 801aa8a:	2200      	movs	r2, #0
 801aa8c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    pDataParams->ovrTask            = NULL;
 801aa90:	687b      	ldr	r3, [r7, #4]
 801aa92:	2200      	movs	r2, #0
 801aa94:	609a      	str	r2, [r3, #8]
    pDataParams->bCmdtype           = PHPAL_I18092MT_SW_CMD_RLS_REQ;
 801aa96:	687b      	ldr	r3, [r7, #4]
 801aa98:	220a      	movs	r2, #10
 801aa9a:	f883 2037 	strb.w	r2, [r3, #55]	@ 0x37
    pDataParams->bRtoxExtnVal       = PHPAL_I18092MT_SW_MIN_RTOX_VALUE;
 801aa9e:	687b      	ldr	r3, [r7, #4]
 801aaa0:	2201      	movs	r2, #1
 801aaa2:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
    pDataParams->wLastTxLen         = 0;
 801aaa6:	687b      	ldr	r3, [r7, #4]
 801aaa8:	2200      	movs	r2, #0
 801aaaa:	821a      	strh	r2, [r3, #16]
    pDataParams->bOpeMode           = RD_LIB_MODE_NFC;
 801aaac:	687b      	ldr	r3, [r7, #4]
 801aaae:	2202      	movs	r2, #2
 801aab0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    pDataParams->bPropPSLMode       = PH_OFF;
 801aab4:	687b      	ldr	r3, [r7, #4]
 801aab6:	2200      	movs	r2, #0
 801aab8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

    (void)memset(pDataParams->aNfcid3i, 0, PHPAL_I18092MT_NFCID3_LENGTH);
 801aabc:	687b      	ldr	r3, [r7, #4]
 801aabe:	3312      	adds	r3, #18
 801aac0:	220a      	movs	r2, #10
 801aac2:	2100      	movs	r1, #0
 801aac4:	4618      	mov	r0, r3
 801aac6:	f007 fdb5 	bl	8022634 <memset>
    (void)memset(pDataParams->aNfcid3t, 0, PHPAL_I18092MT_NFCID3_LENGTH);
 801aaca:	687b      	ldr	r3, [r7, #4]
 801aacc:	331c      	adds	r3, #28
 801aace:	220a      	movs	r2, #10
 801aad0:	2100      	movs	r1, #0
 801aad2:	4618      	mov	r0, r3
 801aad4:	f007 fdae 	bl	8022634 <memset>

    return PH_ERR_SUCCESS;
 801aad8:	2300      	movs	r3, #0
}
 801aada:	4618      	mov	r0, r3
 801aadc:	3708      	adds	r7, #8
 801aade:	46bd      	mov	sp, r7
 801aae0:	bd80      	pop	{r7, pc}

0801aae2 <phpalMifare_Sw_Init>:
                               phpalMifare_Sw_DataParams_t * pDataParams,
                               uint16_t wSizeOfDataParams,
                               void * pHalDataParams,
                               void * pPalI14443p4DataParams
                               )
{
 801aae2:	b480      	push	{r7}
 801aae4:	b085      	sub	sp, #20
 801aae6:	af00      	add	r7, sp, #0
 801aae8:	60f8      	str	r0, [r7, #12]
 801aaea:	607a      	str	r2, [r7, #4]
 801aaec:	603b      	str	r3, [r7, #0]
 801aaee:	460b      	mov	r3, r1
 801aaf0:	817b      	strh	r3, [r7, #10]
    if (sizeof(phpalMifare_Sw_DataParams_t) != wSizeOfDataParams)
 801aaf2:	897b      	ldrh	r3, [r7, #10]
 801aaf4:	2b0c      	cmp	r3, #12
 801aaf6:	d002      	beq.n	801aafe <phpalMifare_Sw_Init+0x1c>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_PAL_MIFARE);
 801aaf8:	f44f 63e4 	mov.w	r3, #1824	@ 0x720
 801aafc:	e014      	b.n	801ab28 <phpalMifare_Sw_Init+0x46>
    }
    PH_ASSERT_NULL (pDataParams);
 801aafe:	68fb      	ldr	r3, [r7, #12]
 801ab00:	2b00      	cmp	r3, #0
 801ab02:	d101      	bne.n	801ab08 <phpalMifare_Sw_Init+0x26>
 801ab04:	2321      	movs	r3, #33	@ 0x21
 801ab06:	e00f      	b.n	801ab28 <phpalMifare_Sw_Init+0x46>
    PH_ASSERT_NULL (pHalDataParams);
 801ab08:	687b      	ldr	r3, [r7, #4]
 801ab0a:	2b00      	cmp	r3, #0
 801ab0c:	d101      	bne.n	801ab12 <phpalMifare_Sw_Init+0x30>
 801ab0e:	2321      	movs	r3, #33	@ 0x21
 801ab10:	e00a      	b.n	801ab28 <phpalMifare_Sw_Init+0x46>

    /* init private data */
    pDataParams->wId                    = PH_COMP_PAL_MIFARE | PHPAL_MIFARE_SW_ID;
 801ab12:	68fb      	ldr	r3, [r7, #12]
 801ab14:	f240 7202 	movw	r2, #1794	@ 0x702
 801ab18:	801a      	strh	r2, [r3, #0]
    pDataParams->pHalDataParams         = pHalDataParams;
 801ab1a:	68fb      	ldr	r3, [r7, #12]
 801ab1c:	687a      	ldr	r2, [r7, #4]
 801ab1e:	605a      	str	r2, [r3, #4]
    pDataParams->pPalI14443p4DataParams = pPalI14443p4DataParams;
 801ab20:	68fb      	ldr	r3, [r7, #12]
 801ab22:	683a      	ldr	r2, [r7, #0]
 801ab24:	609a      	str	r2, [r3, #8]
    return PH_ERR_SUCCESS;
 801ab26:	2300      	movs	r3, #0
}
 801ab28:	4618      	mov	r0, r3
 801ab2a:	3714      	adds	r7, #20
 801ab2c:	46bd      	mov	sp, r7
 801ab2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ab32:	4770      	bx	lr

0801ab34 <phpalSli15693_Sw_Init>:
phStatus_t phpalSli15693_Sw_Init(
                                 phpalSli15693_Sw_DataParams_t * pDataParams,
                                 uint16_t wSizeOfDataParams,
                                 void * pHalDataParams
                                 )
{
 801ab34:	b480      	push	{r7}
 801ab36:	b085      	sub	sp, #20
 801ab38:	af00      	add	r7, sp, #0
 801ab3a:	60f8      	str	r0, [r7, #12]
 801ab3c:	460b      	mov	r3, r1
 801ab3e:	607a      	str	r2, [r7, #4]
 801ab40:	817b      	strh	r3, [r7, #10]
    PH_ASSERT_NULL (pDataParams);
 801ab42:	68fb      	ldr	r3, [r7, #12]
 801ab44:	2b00      	cmp	r3, #0
 801ab46:	d101      	bne.n	801ab4c <phpalSli15693_Sw_Init+0x18>
 801ab48:	2321      	movs	r3, #33	@ 0x21
 801ab4a:	e02d      	b.n	801aba8 <phpalSli15693_Sw_Init+0x74>
    PH_ASSERT_NULL (pHalDataParams);
 801ab4c:	687b      	ldr	r3, [r7, #4]
 801ab4e:	2b00      	cmp	r3, #0
 801ab50:	d101      	bne.n	801ab56 <phpalSli15693_Sw_Init+0x22>
 801ab52:	2321      	movs	r3, #33	@ 0x21
 801ab54:	e028      	b.n	801aba8 <phpalSli15693_Sw_Init+0x74>

    /* parameter structure length check */
    if (sizeof(phpalSli15693_Sw_DataParams_t) != wSizeOfDataParams)
 801ab56:	897b      	ldrh	r3, [r7, #10]
 801ab58:	2b1c      	cmp	r3, #28
 801ab5a:	d002      	beq.n	801ab62 <phpalSli15693_Sw_Init+0x2e>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_DATA_PARAMS, PH_COMP_PAL_SLI15693);
 801ab5c:	f44f 6322 	mov.w	r3, #2592	@ 0xa20
 801ab60:	e022      	b.n	801aba8 <phpalSli15693_Sw_Init+0x74>
    }

    /* init private data */
    pDataParams->wId                = PH_COMP_PAL_SLI15693 | PHPAL_SLI15693_SW_ID;
 801ab62:	68fb      	ldr	r3, [r7, #12]
 801ab64:	f640 2201 	movw	r2, #2561	@ 0xa01
 801ab68:	801a      	strh	r2, [r3, #0]
    pDataParams->pHalDataParams     = pHalDataParams;
 801ab6a:	68fb      	ldr	r3, [r7, #12]
 801ab6c:	687a      	ldr	r2, [r7, #4]
 801ab6e:	605a      	str	r2, [r3, #4]
    pDataParams->wAdditionalInfo    = 0;
 801ab70:	68fb      	ldr	r3, [r7, #12]
 801ab72:	2200      	movs	r2, #0
 801ab74:	811a      	strh	r2, [r3, #8]
    pDataParams->bFlags             = PHPAL_SLI15693_SW_FLAGS_DEFAULT;
 801ab76:	68fb      	ldr	r3, [r7, #12]
 801ab78:	2206      	movs	r2, #6
 801ab7a:	729a      	strb	r2, [r3, #10]
    pDataParams->bUidBitLength      = 0;
 801ab7c:	68fb      	ldr	r3, [r7, #12]
 801ab7e:	2200      	movs	r2, #0
 801ab80:	751a      	strb	r2, [r3, #20]
    pDataParams->bExplicitlyAddressed = 0;
 801ab82:	68fb      	ldr	r3, [r7, #12]
 801ab84:	2200      	movs	r2, #0
 801ab86:	755a      	strb	r2, [r3, #21]
    pDataParams->bOpeMode           = RD_LIB_MODE_ISO; /* Default Mode is ISO */
 801ab88:	68fb      	ldr	r3, [r7, #12]
 801ab8a:	2203      	movs	r2, #3
 801ab8c:	759a      	strb	r2, [r3, #22]
    pDataParams->bBuffering         = 0;
 801ab8e:	68fb      	ldr	r3, [r7, #12]
 801ab90:	2200      	movs	r2, #0
 801ab92:	75da      	strb	r2, [r3, #23]
    pDataParams->bMaxRetryCount     = PHPAL_SLI15693_SW_RETRYCOUNT_DEFAULT;
 801ab94:	68fb      	ldr	r3, [r7, #12]
 801ab96:	2202      	movs	r2, #2
 801ab98:	761a      	strb	r2, [r3, #24]
    pDataParams->bIcMfgCode         = PHPAL_SLI15693_SW_NXP_MFG_CODE;
 801ab9a:	68fb      	ldr	r3, [r7, #12]
 801ab9c:	2204      	movs	r2, #4
 801ab9e:	765a      	strb	r2, [r3, #25]
    pDataParams->bResFlags          = 0;
 801aba0:	68fb      	ldr	r3, [r7, #12]
 801aba2:	2200      	movs	r2, #0
 801aba4:	72da      	strb	r2, [r3, #11]

    return PH_ERR_SUCCESS;
 801aba6:	2300      	movs	r3, #0
}
 801aba8:	4618      	mov	r0, r3
 801abaa:	3714      	adds	r7, #20
 801abac:	46bd      	mov	sp, r7
 801abae:	f85d 7b04 	ldr.w	r7, [sp], #4
 801abb2:	4770      	bx	lr

0801abb4 <phpalSli15693_Sw_Inventory>:
                                      uint8_t * pMask,
                                      uint8_t bMaskBitLength,
                                      uint8_t * pDsfid,
                                      uint8_t * pUid
                                      )
{
 801abb4:	b580      	push	{r7, lr}
 801abb6:	b08e      	sub	sp, #56	@ 0x38
 801abb8:	af08      	add	r7, sp, #32
 801abba:	60f8      	str	r0, [r7, #12]
 801abbc:	607b      	str	r3, [r7, #4]
 801abbe:	460b      	mov	r3, r1
 801abc0:	72fb      	strb	r3, [r7, #11]
 801abc2:	4613      	mov	r3, r2
 801abc4:	72bb      	strb	r3, [r7, #10]
    uint8_t     PH_MEMLOC_REM bUidLength;
    uint16_t    PH_MEMLOC_REM wDataLength = 0;
 801abc6:	2300      	movs	r3, #0
 801abc8:	82bb      	strh	r3, [r7, #20]

    return phpalSli15693_Sw_InventoryEx(
 801abca:	7ab9      	ldrb	r1, [r7, #10]
 801abcc:	7afa      	ldrb	r2, [r7, #11]
 801abce:	f107 0314 	add.w	r3, r7, #20
 801abd2:	9307      	str	r3, [sp, #28]
 801abd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801abd6:	9306      	str	r3, [sp, #24]
 801abd8:	f107 0317 	add.w	r3, r7, #23
 801abdc:	9305      	str	r3, [sp, #20]
 801abde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801abe0:	9304      	str	r3, [sp, #16]
 801abe2:	2300      	movs	r3, #0
 801abe4:	9303      	str	r3, [sp, #12]
 801abe6:	2300      	movs	r3, #0
 801abe8:	9302      	str	r3, [sp, #8]
 801abea:	f897 3020 	ldrb.w	r3, [r7, #32]
 801abee:	9301      	str	r3, [sp, #4]
 801abf0:	687b      	ldr	r3, [r7, #4]
 801abf2:	9300      	str	r3, [sp, #0]
 801abf4:	460b      	mov	r3, r1
 801abf6:	2101      	movs	r1, #1
 801abf8:	68f8      	ldr	r0, [r7, #12]
 801abfa:	f000 fe63 	bl	801b8c4 <phpalSli15693_Sw_InventoryEx>
 801abfe:	4603      	mov	r3, r0
        0,
        pUid,
        &bUidLength,
        pDsfid,
        &wDataLength);
}
 801ac00:	4618      	mov	r0, r3
 801ac02:	3718      	adds	r7, #24
 801ac04:	46bd      	mov	sp, r7
 801ac06:	bd80      	pop	{r7, pc}

0801ac08 <phpalSli15693_Sw_SendEof>:
                                    uint8_t * pUid,
                                    uint8_t * pUidLength,
                                    uint8_t * pData,
                                    uint16_t * pDataLength
                                    )
{
 801ac08:	b580      	push	{r7, lr}
 801ac0a:	b08a      	sub	sp, #40	@ 0x28
 801ac0c:	af02      	add	r7, sp, #8
 801ac0e:	60f8      	str	r0, [r7, #12]
 801ac10:	607a      	str	r2, [r7, #4]
 801ac12:	603b      	str	r3, [r7, #0]
 801ac14:	460b      	mov	r3, r1
 801ac16:	72fb      	strb	r3, [r7, #11]
    phStatus_t  PH_MEMLOC_REM status;
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t *   PH_MEMLOC_REM pResp = NULL;
 801ac18:	2300      	movs	r3, #0
 801ac1a:	617b      	str	r3, [r7, #20]
    uint16_t    PH_MEMLOC_REM wRespLength = 0;
 801ac1c:	2300      	movs	r3, #0
 801ac1e:	827b      	strh	r3, [r7, #18]
    uint8_t     PH_MEMLOC_REM bStoredUidLength;
    uint16_t    PH_MEMLOC_REM wAsk;
    uint16_t    PH_MEMLOC_REM wTimeout;

    /* Check bOption */
    switch (bOption)
 801ac20:	7afb      	ldrb	r3, [r7, #11]
 801ac22:	2b03      	cmp	r3, #3
 801ac24:	d902      	bls.n	801ac2c <phpalSli15693_Sw_SendEof+0x24>
    case PHPAL_SLI15693_EOF_NEXT_SLOT_INV_READ:
    case PHPAL_SLI15693_EOF_WRITE_ALIKE:
    case PHPAL_SLI15693_EOF_WRITE_ALIKE_WITH_WAIT:
        break;
    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_SLI15693);
 801ac26:	f640 2321 	movw	r3, #2593	@ 0xa21
 801ac2a:	e1c1      	b.n	801afb0 <phpalSli15693_Sw_SendEof+0x3a8>
        break;
 801ac2c:	bf00      	nop
    }

    /* Reset UID and data lengths */
    *pDsfid = 0;
 801ac2e:	687b      	ldr	r3, [r7, #4]
 801ac30:	2200      	movs	r2, #0
 801ac32:	701a      	strb	r2, [r3, #0]
    *pUidLength = 0;
 801ac34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ac36:	2200      	movs	r2, #0
 801ac38:	701a      	strb	r2, [r3, #0]
    *pDataLength = 0;
 801ac3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ac3c:	2200      	movs	r2, #0
 801ac3e:	801a      	strh	r2, [r3, #0]

    /* if requested, wait ~20ms upon sending EOF */
    if (bOption == PHPAL_SLI15693_EOF_WRITE_ALIKE_WITH_WAIT)
 801ac40:	7afb      	ldrb	r3, [r7, #11]
 801ac42:	2b03      	cmp	r3, #3
 801ac44:	d10e      	bne.n	801ac64 <phpalSli15693_Sw_SendEof+0x5c>
    {
        /* in case of write alike commands wait 20 ms. */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Wait(
 801ac46:	68fb      	ldr	r3, [r7, #12]
 801ac48:	685b      	ldr	r3, [r3, #4]
 801ac4a:	f644 6220 	movw	r2, #20000	@ 0x4e20
 801ac4e:	2100      	movs	r1, #0
 801ac50:	4618      	mov	r0, r3
 801ac52:	f7f5 fbb5 	bl	80103c0 <phhalHw_Pn5180_Wait>
 801ac56:	4603      	mov	r3, r0
 801ac58:	83bb      	strh	r3, [r7, #28]
 801ac5a:	8bbb      	ldrh	r3, [r7, #28]
 801ac5c:	2b00      	cmp	r3, #0
 801ac5e:	d001      	beq.n	801ac64 <phpalSli15693_Sw_SendEof+0x5c>
 801ac60:	8bbb      	ldrh	r3, [r7, #28]
 801ac62:	e1a5      	b.n	801afb0 <phpalSli15693_Sw_SendEof+0x3a8>
            PHHAL_HW_TIME_MICROSECONDS,
            PHPAL_SLI15693_TIMEOUT_LONG_US));
    }

    /* Get the ASK 100 Condition */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_GetConfig(
 801ac64:	68fb      	ldr	r3, [r7, #12]
 801ac66:	685b      	ldr	r3, [r3, #4]
 801ac68:	f107 0210 	add.w	r2, r7, #16
 801ac6c:	210c      	movs	r1, #12
 801ac6e:	4618      	mov	r0, r3
 801ac70:	f7f7 f8b0 	bl	8011dd4 <phhalHw_Pn5180_GetConfig>
 801ac74:	4603      	mov	r3, r0
 801ac76:	83bb      	strh	r3, [r7, #28]
 801ac78:	8bbb      	ldrh	r3, [r7, #28]
 801ac7a:	2b00      	cmp	r3, #0
 801ac7c:	d001      	beq.n	801ac82 <phpalSli15693_Sw_SendEof+0x7a>
 801ac7e:	8bbb      	ldrh	r3, [r7, #28]
 801ac80:	e196      	b.n	801afb0 <phpalSli15693_Sw_SendEof+0x3a8>
        pDataParams->pHalDataParams,
        PHHAL_HW_CONFIG_ASK100,
        &wAsk));

    if(bOption == PHPAL_SLI15693_EOF_NEXT_SLOT)
 801ac82:	7afb      	ldrb	r3, [r7, #11]
 801ac84:	2b00      	cmp	r3, #0
 801ac86:	d12a      	bne.n	801acde <phpalSli15693_Sw_SendEof+0xd6>
    {
        if(0U != (wAsk))
 801ac88:	8a3b      	ldrh	r3, [r7, #16]
 801ac8a:	2b00      	cmp	r3, #0
 801ac8c:	d00d      	beq.n	801acaa <phpalSli15693_Sw_SendEof+0xa2>
        {
            if(0U != (pDataParams->bFlags & PHPAL_SLI15693_FLAG_DATA_RATE))
 801ac8e:	68fb      	ldr	r3, [r7, #12]
 801ac90:	7a9b      	ldrb	r3, [r3, #10]
 801ac92:	f003 0302 	and.w	r3, r3, #2
 801ac96:	2b00      	cmp	r3, #0
 801ac98:	d003      	beq.n	801aca2 <phpalSli15693_Sw_SendEof+0x9a>
            {
                wTimeout = PHPAL_SLI15693_TIMEOUT_SHORT_US + PHPAL_SLI15693_SW_HIGH_SOF_US;
 801ac9a:	f44f 73ee 	mov.w	r3, #476	@ 0x1dc
 801ac9e:	83fb      	strh	r3, [r7, #30]
 801aca0:	e010      	b.n	801acc4 <phpalSli15693_Sw_SendEof+0xbc>
            }
            else
            {
                wTimeout = PHPAL_SLI15693_TIMEOUT_SHORT_US + PHPAL_SLI15693_SW_LOW_SOF_US;
 801aca2:	f240 33a1 	movw	r3, #929	@ 0x3a1
 801aca6:	83fb      	strh	r3, [r7, #30]
 801aca8:	e00c      	b.n	801acc4 <phpalSli15693_Sw_SendEof+0xbc>
            }
        }
        else
        {
            if(0U != (pDataParams->bFlags & PHPAL_SLI15693_FLAG_DATA_RATE))
 801acaa:	68fb      	ldr	r3, [r7, #12]
 801acac:	7a9b      	ldrb	r3, [r3, #10]
 801acae:	f003 0302 	and.w	r3, r3, #2
 801acb2:	2b00      	cmp	r3, #0
 801acb4:	d003      	beq.n	801acbe <phpalSli15693_Sw_SendEof+0xb6>
            {
                wTimeout = PHPAL_SLI15693_TIMEOUT_SHORT_US + PHPAL_SLI15693_SW_HIGH_NRT_US;
 801acb6:	f241 039c 	movw	r3, #4252	@ 0x109c
 801acba:	83fb      	strh	r3, [r7, #30]
 801acbc:	e002      	b.n	801acc4 <phpalSli15693_Sw_SendEof+0xbc>
            }
            else
            {
                wTimeout = PHPAL_SLI15693_TIMEOUT_SHORT_US + PHPAL_SLI15693_SW_LOW_NRT_US;
 801acbe:	f643 63a1 	movw	r3, #16033	@ 0x3ea1
 801acc2:	83fb      	strh	r3, [r7, #30]
            }
        }
        /* Set  timeout. */
        PH_CHECK_SUCCESS_FCT(statusTmp, phpalSli15693_SetConfig(
 801acc4:	8bfb      	ldrh	r3, [r7, #30]
 801acc6:	461a      	mov	r2, r3
 801acc8:	2102      	movs	r1, #2
 801acca:	68f8      	ldr	r0, [r7, #12]
 801accc:	f000 faf8 	bl	801b2c0 <phpalSli15693_Sw_SetConfig>
 801acd0:	4603      	mov	r3, r0
 801acd2:	83bb      	strh	r3, [r7, #28]
 801acd4:	8bbb      	ldrh	r3, [r7, #28]
 801acd6:	2b00      	cmp	r3, #0
 801acd8:	d04b      	beq.n	801ad72 <phpalSli15693_Sw_SendEof+0x16a>
 801acda:	8bbb      	ldrh	r3, [r7, #28]
 801acdc:	e168      	b.n	801afb0 <phpalSli15693_Sw_SendEof+0x3a8>
            pDataParams,
            PHPAL_SLI15693_CONFIG_TIMEOUT_US,
            wTimeout));
    }
    else if(bOption == PHPAL_SLI15693_EOF_NEXT_SLOT_INV_READ)
 801acde:	7afb      	ldrb	r3, [r7, #11]
 801ace0:	2b01      	cmp	r3, #1
 801ace2:	d12a      	bne.n	801ad3a <phpalSli15693_Sw_SendEof+0x132>
    {
        if(0U != (wAsk))
 801ace4:	8a3b      	ldrh	r3, [r7, #16]
 801ace6:	2b00      	cmp	r3, #0
 801ace8:	d00d      	beq.n	801ad06 <phpalSli15693_Sw_SendEof+0xfe>
        {
            if(0U != (pDataParams->bFlags & PHPAL_SLI15693_FLAG_DATA_RATE))
 801acea:	68fb      	ldr	r3, [r7, #12]
 801acec:	7a9b      	ldrb	r3, [r3, #10]
 801acee:	f003 0302 	and.w	r3, r3, #2
 801acf2:	2b00      	cmp	r3, #0
 801acf4:	d003      	beq.n	801acfe <phpalSli15693_Sw_SendEof+0xf6>
            {
                wTimeout = PHPAL_SLI15693_TIMEOUT_SHORT_US + PHPAL_SLI15693_SW_FASTHIGH_SOF_US;
 801acf6:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 801acfa:	83fb      	strh	r3, [r7, #30]
 801acfc:	e010      	b.n	801ad20 <phpalSli15693_Sw_SendEof+0x118>
            }
            else
            {
                wTimeout = PHPAL_SLI15693_TIMEOUT_SHORT_US + PHPAL_SLI15693_SW_FASTLOW_SOF_US;
 801acfe:	f240 2373 	movw	r3, #627	@ 0x273
 801ad02:	83fb      	strh	r3, [r7, #30]
 801ad04:	e00c      	b.n	801ad20 <phpalSli15693_Sw_SendEof+0x118>
            }
        }
        else
        {
            if(0U != (pDataParams->bFlags & PHPAL_SLI15693_FLAG_DATA_RATE))
 801ad06:	68fb      	ldr	r3, [r7, #12]
 801ad08:	7a9b      	ldrb	r3, [r3, #10]
 801ad0a:	f003 0302 	and.w	r3, r3, #2
 801ad0e:	2b00      	cmp	r3, #0
 801ad10:	d003      	beq.n	801ad1a <phpalSli15693_Sw_SendEof+0x112>
            {
                wTimeout = PHPAL_SLI15693_TIMEOUT_SHORT_US + PHPAL_SLI15693_SW_FASTHIGH_NRT_US;
 801ad12:	f44f 630f 	mov.w	r3, #2288	@ 0x8f0
 801ad16:	83fb      	strh	r3, [r7, #30]
 801ad18:	e002      	b.n	801ad20 <phpalSli15693_Sw_SendEof+0x118>
            }
            else
            {
                wTimeout = PHPAL_SLI15693_TIMEOUT_SHORT_US + PHPAL_SLI15693_SW_FASTLOW_NRT_US;
 801ad1a:	f641 73f3 	movw	r3, #8179	@ 0x1ff3
 801ad1e:	83fb      	strh	r3, [r7, #30]
            }
        }

        /* Set  timeout. */
        PH_CHECK_SUCCESS_FCT(statusTmp, phpalSli15693_SetConfig(
 801ad20:	8bfb      	ldrh	r3, [r7, #30]
 801ad22:	461a      	mov	r2, r3
 801ad24:	2102      	movs	r1, #2
 801ad26:	68f8      	ldr	r0, [r7, #12]
 801ad28:	f000 faca 	bl	801b2c0 <phpalSli15693_Sw_SetConfig>
 801ad2c:	4603      	mov	r3, r0
 801ad2e:	83bb      	strh	r3, [r7, #28]
 801ad30:	8bbb      	ldrh	r3, [r7, #28]
 801ad32:	2b00      	cmp	r3, #0
 801ad34:	d01d      	beq.n	801ad72 <phpalSli15693_Sw_SendEof+0x16a>
 801ad36:	8bbb      	ldrh	r3, [r7, #28]
 801ad38:	e13a      	b.n	801afb0 <phpalSli15693_Sw_SendEof+0x3a8>
            PHPAL_SLI15693_CONFIG_TIMEOUT_US,
            wTimeout));
    }
    else
    {
        if(pDataParams->bOpeMode == RD_LIB_MODE_NFC)
 801ad3a:	68fb      	ldr	r3, [r7, #12]
 801ad3c:	7d9b      	ldrb	r3, [r3, #22]
 801ad3e:	2b02      	cmp	r3, #2
 801ad40:	d10b      	bne.n	801ad5a <phpalSli15693_Sw_SendEof+0x152>
        {
            /* Set FDT time max2(19.95ms) + Tolerance(Delta) Timeout(50ms). */
            PH_CHECK_SUCCESS_FCT(statusTmp, phpalSli15693_SetConfig(
 801ad42:	2246      	movs	r2, #70	@ 0x46
 801ad44:	2103      	movs	r1, #3
 801ad46:	68f8      	ldr	r0, [r7, #12]
 801ad48:	f000 faba 	bl	801b2c0 <phpalSli15693_Sw_SetConfig>
 801ad4c:	4603      	mov	r3, r0
 801ad4e:	83bb      	strh	r3, [r7, #28]
 801ad50:	8bbb      	ldrh	r3, [r7, #28]
 801ad52:	2b00      	cmp	r3, #0
 801ad54:	d00d      	beq.n	801ad72 <phpalSli15693_Sw_SendEof+0x16a>
 801ad56:	8bbb      	ldrh	r3, [r7, #28]
 801ad58:	e12a      	b.n	801afb0 <phpalSli15693_Sw_SendEof+0x3a8>
                (((PHPAL_SLI15693_TIMEOUT_MAX2_US + PHPAL_SLI15693_NFC_MODE_TIMEOUT_DELTA_US) / 1000) + ((((PHPAL_SLI15693_TIMEOUT_MAX2_US + PHPAL_SLI15693_NFC_MODE_TIMEOUT_DELTA_US) % 1000) > 500) ? 1 : 0))));
        }
        else
        {
            /* Set FDT time max2(19.95ms) + Tolerance(Delta) Timeout. */
            PH_CHECK_SUCCESS_FCT(statusTmp, phpalSli15693_SetConfig(
 801ad5a:	2214      	movs	r2, #20
 801ad5c:	2103      	movs	r1, #3
 801ad5e:	68f8      	ldr	r0, [r7, #12]
 801ad60:	f000 faae 	bl	801b2c0 <phpalSli15693_Sw_SetConfig>
 801ad64:	4603      	mov	r3, r0
 801ad66:	83bb      	strh	r3, [r7, #28]
 801ad68:	8bbb      	ldrh	r3, [r7, #28]
 801ad6a:	2b00      	cmp	r3, #0
 801ad6c:	d001      	beq.n	801ad72 <phpalSli15693_Sw_SendEof+0x16a>
 801ad6e:	8bbb      	ldrh	r3, [r7, #28]
 801ad70:	e11e      	b.n	801afb0 <phpalSli15693_Sw_SendEof+0x3a8>
                (((PHPAL_SLI15693_TIMEOUT_MAX2_US + PHPAL_SLI15693_ISO_MODE_TIMEOUT_DELTA_US) / 1000) + ((((PHPAL_SLI15693_TIMEOUT_MAX2_US + PHPAL_SLI15693_ISO_MODE_TIMEOUT_DELTA_US) % 1000) > 500) ? 1 : 0))));
        }
    }

    /* Disable SOF, so only EOF is sent */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 801ad72:	68fb      	ldr	r3, [r7, #12]
 801ad74:	685b      	ldr	r3, [r3, #4]
 801ad76:	2200      	movs	r2, #0
 801ad78:	2115      	movs	r1, #21
 801ad7a:	4618      	mov	r0, r3
 801ad7c:	f7f5 fbdc 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 801ad80:	4603      	mov	r3, r0
 801ad82:	83bb      	strh	r3, [r7, #28]
 801ad84:	8bbb      	ldrh	r3, [r7, #28]
 801ad86:	2b00      	cmp	r3, #0
 801ad88:	d001      	beq.n	801ad8e <phpalSli15693_Sw_SendEof+0x186>
 801ad8a:	8bbb      	ldrh	r3, [r7, #28]
 801ad8c:	e110      	b.n	801afb0 <phpalSli15693_Sw_SendEof+0x3a8>
        pDataParams->pHalDataParams,
        PHHAL_HW_CONFIG_SYMBOL_START,
        PH_OFF));

    /* Exchange command */
    status = phhalHw_Exchange(
 801ad8e:	68fb      	ldr	r3, [r7, #12]
 801ad90:	6858      	ldr	r0, [r3, #4]
 801ad92:	f107 0312 	add.w	r3, r7, #18
 801ad96:	9301      	str	r3, [sp, #4]
 801ad98:	f107 0314 	add.w	r3, r7, #20
 801ad9c:	9300      	str	r3, [sp, #0]
 801ad9e:	2300      	movs	r3, #0
 801ada0:	2200      	movs	r2, #0
 801ada2:	2100      	movs	r1, #0
 801ada4:	f7f5 f810 	bl	800fdc8 <phhalHw_Pn5180_Exchange>
 801ada8:	4603      	mov	r3, r0
 801adaa:	837b      	strh	r3, [r7, #26]
        0,
        &pResp,
        &wRespLength);

    /* Reset HAL to send SOF and EOF */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 801adac:	68fb      	ldr	r3, [r7, #12]
 801adae:	685b      	ldr	r3, [r3, #4]
 801adb0:	2205      	movs	r2, #5
 801adb2:	2115      	movs	r1, #21
 801adb4:	4618      	mov	r0, r3
 801adb6:	f7f5 fbbf 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 801adba:	4603      	mov	r3, r0
 801adbc:	83bb      	strh	r3, [r7, #28]
 801adbe:	8bbb      	ldrh	r3, [r7, #28]
 801adc0:	2b00      	cmp	r3, #0
 801adc2:	d001      	beq.n	801adc8 <phpalSli15693_Sw_SendEof+0x1c0>
 801adc4:	8bbb      	ldrh	r3, [r7, #28]
 801adc6:	e0f3      	b.n	801afb0 <phpalSli15693_Sw_SendEof+0x3a8>
        pDataParams->pHalDataParams,
        PHHAL_HW_CONFIG_SYMBOL_START,
        PHHAL_HW_SYMBOL_I15693_SOF));

    /* Check Success */
    PH_CHECK_SUCCESS(status);
 801adc8:	8b7b      	ldrh	r3, [r7, #26]
 801adca:	2b00      	cmp	r3, #0
 801adcc:	d001      	beq.n	801add2 <phpalSli15693_Sw_SendEof+0x1ca>
 801adce:	8b7b      	ldrh	r3, [r7, #26]
 801add0:	e0ee      	b.n	801afb0 <phpalSli15693_Sw_SendEof+0x3a8>

    /* Check RespLength */
    if (wRespLength == 0U)
 801add2:	8a7b      	ldrh	r3, [r7, #18]
 801add4:	2b00      	cmp	r3, #0
 801add6:	d102      	bne.n	801adde <phpalSli15693_Sw_SendEof+0x1d6>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_SLI15693);
 801add8:	f640 2306 	movw	r3, #2566	@ 0xa06
 801addc:	e0e8      	b.n	801afb0 <phpalSli15693_Sw_SendEof+0x3a8>
    }

    /* check error flag */
    if (0U != (pResp[0] & PHPAL_SLI15693_FLAG_RESP_ERROR))
 801adde:	697b      	ldr	r3, [r7, #20]
 801ade0:	781b      	ldrb	r3, [r3, #0]
 801ade2:	f003 0301 	and.w	r3, r3, #1
 801ade6:	2b00      	cmp	r3, #0
 801ade8:	d00e      	beq.n	801ae08 <phpalSli15693_Sw_SendEof+0x200>
    {
        /* check the length in case of error */
        if (wRespLength != 2U)
 801adea:	8a7b      	ldrh	r3, [r7, #18]
 801adec:	2b02      	cmp	r3, #2
 801adee:	d002      	beq.n	801adf6 <phpalSli15693_Sw_SendEof+0x1ee>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_SLI15693);
 801adf0:	f640 2306 	movw	r3, #2566	@ 0xa06
 801adf4:	e0dc      	b.n	801afb0 <phpalSli15693_Sw_SendEof+0x3a8>
        }

        pDataParams->wAdditionalInfo = pResp[1];
 801adf6:	697b      	ldr	r3, [r7, #20]
 801adf8:	3301      	adds	r3, #1
 801adfa:	781b      	ldrb	r3, [r3, #0]
 801adfc:	461a      	mov	r2, r3
 801adfe:	68fb      	ldr	r3, [r7, #12]
 801ae00:	811a      	strh	r2, [r3, #8]
        return PH_ADD_COMPCODE_FIXED(PHPAL_SLI15693_ERR_ISO15693, PH_COMP_PAL_SLI15693);
 801ae02:	f44f 6328 	mov.w	r3, #2688	@ 0xa80
 801ae06:	e0d3      	b.n	801afb0 <phpalSli15693_Sw_SendEof+0x3a8>
    }

    if (bOption == PHPAL_SLI15693_EOF_NEXT_SLOT)
 801ae08:	7afb      	ldrb	r3, [r7, #11]
 801ae0a:	2b00      	cmp	r3, #0
 801ae0c:	d13d      	bne.n	801ae8a <phpalSli15693_Sw_SendEof+0x282>
    {
        /* ignore flag byte */
        ++pResp;
 801ae0e:	697b      	ldr	r3, [r7, #20]
 801ae10:	3301      	adds	r3, #1
 801ae12:	617b      	str	r3, [r7, #20]
        --wRespLength;
 801ae14:	8a7b      	ldrh	r3, [r7, #18]
 801ae16:	3b01      	subs	r3, #1
 801ae18:	b29b      	uxth	r3, r3
 801ae1a:	827b      	strh	r3, [r7, #18]

        /* the UID is only returned on a next slot command. */
        if (wRespLength != (1u + PHPAL_SLI15693_UID_LENGTH))
 801ae1c:	8a7b      	ldrh	r3, [r7, #18]
 801ae1e:	2b09      	cmp	r3, #9
 801ae20:	d002      	beq.n	801ae28 <phpalSli15693_Sw_SendEof+0x220>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_SLI15693);
 801ae22:	f640 2306 	movw	r3, #2566	@ 0xa06
 801ae26:	e0c3      	b.n	801afb0 <phpalSli15693_Sw_SendEof+0x3a8>
        }

        /* wait T2 */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Wait(
 801ae28:	68fb      	ldr	r3, [r7, #12]
 801ae2a:	685b      	ldr	r3, [r3, #4]
 801ae2c:	f44f 729b 	mov.w	r2, #310	@ 0x136
 801ae30:	2100      	movs	r1, #0
 801ae32:	4618      	mov	r0, r3
 801ae34:	f7f5 fac4 	bl	80103c0 <phhalHw_Pn5180_Wait>
 801ae38:	4603      	mov	r3, r0
 801ae3a:	83bb      	strh	r3, [r7, #28]
 801ae3c:	8bbb      	ldrh	r3, [r7, #28]
 801ae3e:	2b00      	cmp	r3, #0
 801ae40:	d001      	beq.n	801ae46 <phpalSli15693_Sw_SendEof+0x23e>
 801ae42:	8bbb      	ldrh	r3, [r7, #28]
 801ae44:	e0b4      	b.n	801afb0 <phpalSli15693_Sw_SendEof+0x3a8>
            pDataParams->pHalDataParams,
            PHHAL_HW_TIME_MICROSECONDS,
            PHPAL_SLI15693_SW_T2_WAITING_TIME));

        /* Copy the DSFID to the data buffer */
        *pDsfid = pResp[0];
 801ae46:	697b      	ldr	r3, [r7, #20]
 801ae48:	781a      	ldrb	r2, [r3, #0]
 801ae4a:	687b      	ldr	r3, [r7, #4]
 801ae4c:	701a      	strb	r2, [r3, #0]

        /* retrieve the UID */
        (void)memcpy(pDataParams->pUid, &pResp[1], PHPAL_SLI15693_UID_LENGTH);
 801ae4e:	68fb      	ldr	r3, [r7, #12]
 801ae50:	f103 000c 	add.w	r0, r3, #12
 801ae54:	697b      	ldr	r3, [r7, #20]
 801ae56:	3301      	adds	r3, #1
 801ae58:	2208      	movs	r2, #8
 801ae5a:	4619      	mov	r1, r3
 801ae5c:	f007 fc69 	bl	8022732 <memcpy>
        pDataParams->bUidBitLength = PHPAL_SLI15693_SW_UID_COMPLETE;
 801ae60:	68fb      	ldr	r3, [r7, #12]
 801ae62:	2240      	movs	r2, #64	@ 0x40
 801ae64:	751a      	strb	r2, [r3, #20]

        /* return the UID */
        (void)memcpy(pUid, &pResp[1], PHPAL_SLI15693_UID_LENGTH);
 801ae66:	697b      	ldr	r3, [r7, #20]
 801ae68:	3301      	adds	r3, #1
 801ae6a:	2208      	movs	r2, #8
 801ae6c:	4619      	mov	r1, r3
 801ae6e:	6838      	ldr	r0, [r7, #0]
 801ae70:	f007 fc5f 	bl	8022732 <memcpy>
        *pUidLength = PHPAL_SLI15693_UID_LENGTH;
 801ae74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ae76:	2208      	movs	r2, #8
 801ae78:	701a      	strb	r2, [r3, #0]

        /* set addressed flag */
        pDataParams->bFlags |= PHPAL_SLI15693_FLAG_ADDRESSED;
 801ae7a:	68fb      	ldr	r3, [r7, #12]
 801ae7c:	7a9b      	ldrb	r3, [r3, #10]
 801ae7e:	f043 0320 	orr.w	r3, r3, #32
 801ae82:	b2da      	uxtb	r2, r3
 801ae84:	68fb      	ldr	r3, [r7, #12]
 801ae86:	729a      	strb	r2, [r3, #10]
 801ae88:	e091      	b.n	801afae <phpalSli15693_Sw_SendEof+0x3a6>
    }
    else if (bOption == PHPAL_SLI15693_EOF_NEXT_SLOT_INV_READ)
 801ae8a:	7afb      	ldrb	r3, [r7, #11]
 801ae8c:	2b01      	cmp	r3, #1
 801ae8e:	f040 8088 	bne.w	801afa2 <phpalSli15693_Sw_SendEof+0x39a>
    {
        /* ignore flag byte */
        ++pResp;
 801ae92:	697b      	ldr	r3, [r7, #20]
 801ae94:	3301      	adds	r3, #1
 801ae96:	617b      	str	r3, [r7, #20]
        --wRespLength;
 801ae98:	8a7b      	ldrh	r3, [r7, #18]
 801ae9a:	3b01      	subs	r3, #1
 801ae9c:	b29b      	uxth	r3, r3
 801ae9e:	827b      	strh	r3, [r7, #18]

        /* Option flag is set -> we also received (partial) UID */
        if (0U != (pDataParams->bFlags & PHPAL_SLI15693_FLAG_OPTION))
 801aea0:	68fb      	ldr	r3, [r7, #12]
 801aea2:	7a9b      	ldrb	r3, [r3, #10]
 801aea4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801aea8:	2b00      	cmp	r3, #0
 801aeaa:	d05b      	beq.n	801af64 <phpalSli15693_Sw_SendEof+0x35c>
        {
            /* The response length should not be less than the remaining UID */
            bStoredUidLength = pDataParams->bUidBitLength >> 3U;
 801aeac:	68fb      	ldr	r3, [r7, #12]
 801aeae:	7d1b      	ldrb	r3, [r3, #20]
 801aeb0:	08db      	lsrs	r3, r3, #3
 801aeb2:	767b      	strb	r3, [r7, #25]
            *pUidLength = PHPAL_SLI15693_UID_LENGTH - bStoredUidLength;
 801aeb4:	7e7b      	ldrb	r3, [r7, #25]
 801aeb6:	f1c3 0308 	rsb	r3, r3, #8
 801aeba:	b2da      	uxtb	r2, r3
 801aebc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801aebe:	701a      	strb	r2, [r3, #0]
            if (wRespLength < *pUidLength)
 801aec0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801aec2:	781b      	ldrb	r3, [r3, #0]
 801aec4:	461a      	mov	r2, r3
 801aec6:	8a7b      	ldrh	r3, [r7, #18]
 801aec8:	429a      	cmp	r2, r3
 801aeca:	d902      	bls.n	801aed2 <phpalSli15693_Sw_SendEof+0x2ca>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_SLI15693);
 801aecc:	f640 2306 	movw	r3, #2566	@ 0xa06
 801aed0:	e06e      	b.n	801afb0 <phpalSli15693_Sw_SendEof+0x3a8>
            }

            if (bStoredUidLength < PHPAL_SLI15693_UID_LENGTH)
 801aed2:	7e7b      	ldrb	r3, [r7, #25]
 801aed4:	2b07      	cmp	r3, #7
 801aed6:	d837      	bhi.n	801af48 <phpalSli15693_Sw_SendEof+0x340>
            {
                /* We need to merge the contents of the mask buffer and the received data */
                if (0U != (pDataParams->bUidBitLength % 8U))
 801aed8:	68fb      	ldr	r3, [r7, #12]
 801aeda:	7d1b      	ldrb	r3, [r3, #20]
 801aedc:	f003 0307 	and.w	r3, r3, #7
 801aee0:	b2db      	uxtb	r3, r3
 801aee2:	2b00      	cmp	r3, #0
 801aee4:	d01e      	beq.n	801af24 <phpalSli15693_Sw_SendEof+0x31c>
                {
                    if (bStoredUidLength < 7U)
 801aee6:	7e7b      	ldrb	r3, [r7, #25]
 801aee8:	2b06      	cmp	r3, #6
 801aeea:	d80d      	bhi.n	801af08 <phpalSli15693_Sw_SendEof+0x300>
                    {
                        /* copy the UID bytes we received from the card */
                        (void)memcpy(&(pDataParams->pUid[bStoredUidLength + 1U]), &pResp[1], ((uint32_t)(*pUidLength)-1U));
 801aeec:	7e7b      	ldrb	r3, [r7, #25]
 801aeee:	3301      	adds	r3, #1
 801aef0:	3308      	adds	r3, #8
 801aef2:	68fa      	ldr	r2, [r7, #12]
 801aef4:	4413      	add	r3, r2
 801aef6:	1d18      	adds	r0, r3, #4
 801aef8:	697b      	ldr	r3, [r7, #20]
 801aefa:	1c59      	adds	r1, r3, #1
 801aefc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801aefe:	781b      	ldrb	r3, [r3, #0]
 801af00:	3b01      	subs	r3, #1
 801af02:	461a      	mov	r2, r3
 801af04:	f007 fc15 	bl	8022732 <memcpy>
                    }

                    /* merge mask-bits with received bits */
                    pDataParams->pUid[bStoredUidLength] |= pResp[0];
 801af08:	7e7b      	ldrb	r3, [r7, #25]
 801af0a:	68fa      	ldr	r2, [r7, #12]
 801af0c:	4413      	add	r3, r2
 801af0e:	7b19      	ldrb	r1, [r3, #12]
 801af10:	697b      	ldr	r3, [r7, #20]
 801af12:	781a      	ldrb	r2, [r3, #0]
 801af14:	7e7b      	ldrb	r3, [r7, #25]
 801af16:	430a      	orrs	r2, r1
 801af18:	b2d1      	uxtb	r1, r2
 801af1a:	68fa      	ldr	r2, [r7, #12]
 801af1c:	4413      	add	r3, r2
 801af1e:	460a      	mov	r2, r1
 801af20:	731a      	strb	r2, [r3, #12]
 801af22:	e00a      	b.n	801af3a <phpalSli15693_Sw_SendEof+0x332>
                }
                else
                {
                    /* copy the UID bytes we received from the card */
                    (void)memcpy(&(pDataParams->pUid[bStoredUidLength]), pResp, *pUidLength);
 801af24:	7e7b      	ldrb	r3, [r7, #25]
 801af26:	3308      	adds	r3, #8
 801af28:	68fa      	ldr	r2, [r7, #12]
 801af2a:	4413      	add	r3, r2
 801af2c:	1d18      	adds	r0, r3, #4
 801af2e:	6979      	ldr	r1, [r7, #20]
 801af30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801af32:	781b      	ldrb	r3, [r3, #0]
 801af34:	461a      	mov	r2, r3
 801af36:	f007 fbfc 	bl	8022732 <memcpy>
                }

                /* Return the received (partial) UID */
                (void)memcpy(pUid, pResp, *pUidLength);
 801af3a:	6979      	ldr	r1, [r7, #20]
 801af3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801af3e:	781b      	ldrb	r3, [r3, #0]
 801af40:	461a      	mov	r2, r3
 801af42:	6838      	ldr	r0, [r7, #0]
 801af44:	f007 fbf5 	bl	8022732 <memcpy>
            }

            /* UID is now complete */
            pDataParams->bUidBitLength = PHPAL_SLI15693_SW_UID_COMPLETE;
 801af48:	68fb      	ldr	r3, [r7, #12]
 801af4a:	2240      	movs	r2, #64	@ 0x40
 801af4c:	751a      	strb	r2, [r3, #20]

            /* shift pointer and length */
            pResp += *pUidLength;
 801af4e:	697b      	ldr	r3, [r7, #20]
 801af50:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801af52:	7812      	ldrb	r2, [r2, #0]
 801af54:	4413      	add	r3, r2
 801af56:	617b      	str	r3, [r7, #20]
            wRespLength = wRespLength - *pUidLength;
 801af58:	8a7b      	ldrh	r3, [r7, #18]
 801af5a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801af5c:	7812      	ldrb	r2, [r2, #0]
 801af5e:	1a9b      	subs	r3, r3, r2
 801af60:	b29b      	uxth	r3, r3
 801af62:	827b      	strh	r3, [r7, #18]
        }

        /* copy the received data to the provided buffer */
        (void)memcpy(pData, pResp, wRespLength);
 801af64:	697b      	ldr	r3, [r7, #20]
 801af66:	8a7a      	ldrh	r2, [r7, #18]
 801af68:	4619      	mov	r1, r3
 801af6a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801af6c:	f007 fbe1 	bl	8022732 <memcpy>

        /* the remaining bytes of the response are the data bytes */
        *pDataLength = wRespLength;
 801af70:	8a7a      	ldrh	r2, [r7, #18]
 801af72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801af74:	801a      	strh	r2, [r3, #0]

        /* set addressed flag */
        pDataParams->bFlags |= PHPAL_SLI15693_FLAG_ADDRESSED;
 801af76:	68fb      	ldr	r3, [r7, #12]
 801af78:	7a9b      	ldrb	r3, [r3, #10]
 801af7a:	f043 0320 	orr.w	r3, r3, #32
 801af7e:	b2da      	uxtb	r2, r3
 801af80:	68fb      	ldr	r3, [r7, #12]
 801af82:	729a      	strb	r2, [r3, #10]

        /* wait T2 */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Wait(
 801af84:	68fb      	ldr	r3, [r7, #12]
 801af86:	685b      	ldr	r3, [r3, #4]
 801af88:	f44f 729b 	mov.w	r2, #310	@ 0x136
 801af8c:	2100      	movs	r1, #0
 801af8e:	4618      	mov	r0, r3
 801af90:	f7f5 fa16 	bl	80103c0 <phhalHw_Pn5180_Wait>
 801af94:	4603      	mov	r3, r0
 801af96:	83bb      	strh	r3, [r7, #28]
 801af98:	8bbb      	ldrh	r3, [r7, #28]
 801af9a:	2b00      	cmp	r3, #0
 801af9c:	d007      	beq.n	801afae <phpalSli15693_Sw_SendEof+0x3a6>
 801af9e:	8bbb      	ldrh	r3, [r7, #28]
 801afa0:	e006      	b.n	801afb0 <phpalSli15693_Sw_SendEof+0x3a8>
            PHPAL_SLI15693_SW_T2_WAITING_TIME));
    }
    else
    {
        /* 1 byte is only returned on a eof for a write alike command. */
        if (wRespLength != 1U)
 801afa2:	8a7b      	ldrh	r3, [r7, #18]
 801afa4:	2b01      	cmp	r3, #1
 801afa6:	d002      	beq.n	801afae <phpalSli15693_Sw_SendEof+0x3a6>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_SLI15693);
 801afa8:	f640 2306 	movw	r3, #2566	@ 0xa06
 801afac:	e000      	b.n	801afb0 <phpalSli15693_Sw_SendEof+0x3a8>
        }
    }

    return PH_ERR_SUCCESS;
 801afae:	2300      	movs	r3, #0
}
 801afb0:	4618      	mov	r0, r3
 801afb2:	3720      	adds	r7, #32
 801afb4:	46bd      	mov	sp, r7
 801afb6:	bd80      	pop	{r7, pc}

0801afb8 <phpalSli15693_Sw_Select>:
}

phStatus_t phpalSli15693_Sw_Select(
                                   phpalSli15693_Sw_DataParams_t * pDataParams
                                   )
{
 801afb8:	b580      	push	{r7, lr}
 801afba:	b088      	sub	sp, #32
 801afbc:	af02      	add	r7, sp, #8
 801afbe:	6078      	str	r0, [r7, #4]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_MEMLOC_REM aCmd[1];
    uint8_t *   PH_MEMLOC_REM pResp = NULL;
 801afc0:	2300      	movs	r3, #0
 801afc2:	613b      	str	r3, [r7, #16]
    uint16_t    PH_MEMLOC_REM wRespLength = 0;
 801afc4:	2300      	movs	r3, #0
 801afc6:	81fb      	strh	r3, [r7, #14]

    /* clear selected flag */
    pDataParams->bFlags &= (uint8_t)~(uint8_t)PHPAL_SLI15693_FLAG_SELECTED;
 801afc8:	687b      	ldr	r3, [r7, #4]
 801afca:	7a9b      	ldrb	r3, [r3, #10]
 801afcc:	f023 0310 	bic.w	r3, r3, #16
 801afd0:	b2da      	uxtb	r2, r3
 801afd2:	687b      	ldr	r3, [r7, #4]
 801afd4:	729a      	strb	r2, [r3, #10]

    /* set addressed flag */
    pDataParams->bFlags |= PHPAL_SLI15693_FLAG_ADDRESSED;
 801afd6:	687b      	ldr	r3, [r7, #4]
 801afd8:	7a9b      	ldrb	r3, [r3, #10]
 801afda:	f043 0320 	orr.w	r3, r3, #32
 801afde:	b2da      	uxtb	r2, r3
 801afe0:	687b      	ldr	r3, [r7, #4]
 801afe2:	729a      	strb	r2, [r3, #10]

    /* reset to ready command */
    aCmd[0] = PHPAL_SLI15693_SW_CMD_SELECT;
 801afe4:	2325      	movs	r3, #37	@ 0x25
 801afe6:	753b      	strb	r3, [r7, #20]

    /* Set short timeout. */
    PH_CHECK_SUCCESS_FCT(statusTmp, phpalSli15693_SetConfig(
 801afe8:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 801afec:	2102      	movs	r1, #2
 801afee:	6878      	ldr	r0, [r7, #4]
 801aff0:	f000 f966 	bl	801b2c0 <phpalSli15693_Sw_SetConfig>
 801aff4:	4603      	mov	r3, r0
 801aff6:	82fb      	strh	r3, [r7, #22]
 801aff8:	8afb      	ldrh	r3, [r7, #22]
 801affa:	2b00      	cmp	r3, #0
 801affc:	d001      	beq.n	801b002 <phpalSli15693_Sw_Select+0x4a>
 801affe:	8afb      	ldrh	r3, [r7, #22]
 801b000:	e028      	b.n	801b054 <phpalSli15693_Sw_Select+0x9c>
        pDataParams,
        PHPAL_SLI15693_CONFIG_TIMEOUT_US,
        PHPAL_SLI15693_TIMEOUT_SHORT_US));

    /* Exchange command */
    PH_CHECK_SUCCESS_FCT(statusTmp, phpalSli15693_Exchange(
 801b002:	f107 0214 	add.w	r2, r7, #20
 801b006:	f107 030e 	add.w	r3, r7, #14
 801b00a:	9301      	str	r3, [sp, #4]
 801b00c:	f107 0310 	add.w	r3, r7, #16
 801b010:	9300      	str	r3, [sp, #0]
 801b012:	2301      	movs	r3, #1
 801b014:	2100      	movs	r1, #0
 801b016:	6878      	ldr	r0, [r7, #4]
 801b018:	f000 f820 	bl	801b05c <phpalSli15693_Sw_Exchange>
 801b01c:	4603      	mov	r3, r0
 801b01e:	82fb      	strh	r3, [r7, #22]
 801b020:	8afb      	ldrh	r3, [r7, #22]
 801b022:	2b00      	cmp	r3, #0
 801b024:	d001      	beq.n	801b02a <phpalSli15693_Sw_Select+0x72>
 801b026:	8afb      	ldrh	r3, [r7, #22]
 801b028:	e014      	b.n	801b054 <phpalSli15693_Sw_Select+0x9c>
        1,
        &pResp,
        &wRespLength));

    /* We shall not receive any data */
    if (wRespLength != 0U)
 801b02a:	89fb      	ldrh	r3, [r7, #14]
 801b02c:	2b00      	cmp	r3, #0
 801b02e:	d002      	beq.n	801b036 <phpalSli15693_Sw_Select+0x7e>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_SLI15693);
 801b030:	f640 2306 	movw	r3, #2566	@ 0xa06
 801b034:	e00e      	b.n	801b054 <phpalSli15693_Sw_Select+0x9c>
    }

    /* clear addressed flag */
    pDataParams->bFlags &= (uint8_t)~(uint8_t)PHPAL_SLI15693_FLAG_ADDRESSED;
 801b036:	687b      	ldr	r3, [r7, #4]
 801b038:	7a9b      	ldrb	r3, [r3, #10]
 801b03a:	f023 0320 	bic.w	r3, r3, #32
 801b03e:	b2da      	uxtb	r2, r3
 801b040:	687b      	ldr	r3, [r7, #4]
 801b042:	729a      	strb	r2, [r3, #10]

    /* set selected flag */
    pDataParams->bFlags |= PHPAL_SLI15693_FLAG_SELECTED;
 801b044:	687b      	ldr	r3, [r7, #4]
 801b046:	7a9b      	ldrb	r3, [r3, #10]
 801b048:	f043 0310 	orr.w	r3, r3, #16
 801b04c:	b2da      	uxtb	r2, r3
 801b04e:	687b      	ldr	r3, [r7, #4]
 801b050:	729a      	strb	r2, [r3, #10]

    return PH_ERR_SUCCESS;
 801b052:	2300      	movs	r3, #0
}
 801b054:	4618      	mov	r0, r3
 801b056:	3718      	adds	r7, #24
 801b058:	46bd      	mov	sp, r7
 801b05a:	bd80      	pop	{r7, pc}

0801b05c <phpalSli15693_Sw_Exchange>:
                                     uint8_t * pTxBuffer,
                                     uint16_t wTxLength,
                                     uint8_t ** ppRxBuffer,
                                     uint16_t * pRxLength
                                     )
{
 801b05c:	b580      	push	{r7, lr}
 801b05e:	b08a      	sub	sp, #40	@ 0x28
 801b060:	af02      	add	r7, sp, #8
 801b062:	60f8      	str	r0, [r7, #12]
 801b064:	607a      	str	r2, [r7, #4]
 801b066:	461a      	mov	r2, r3
 801b068:	460b      	mov	r3, r1
 801b06a:	817b      	strh	r3, [r7, #10]
 801b06c:	4613      	mov	r3, r2
 801b06e:	813b      	strh	r3, [r7, #8]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_MEMLOC_REM bFirstBlock[3];
    uint16_t    PH_MEMLOC_REM wTransmitLength = 0;
 801b070:	2300      	movs	r3, #0
 801b072:	83fb      	strh	r3, [r7, #30]
    uint16_t    PH_MEMLOC_REM RxLength;
    uint8_t *   PH_MEMLOC_REM pRxBuffer = NULL;
 801b074:	2300      	movs	r3, #0
 801b076:	613b      	str	r3, [r7, #16]
    /* the frame to exchange looks like the following:
    {optional} [one byte]
    [flags][CMD]{[MFC]}{[UID0] .. [UID3]}[CMDParam(0)] .. [CMDParam(N)] */

    /* Check for valid UID in addressed mode */
    if ((0U == ((pDataParams->bFlags & PHPAL_SLI15693_FLAG_INVENTORY))) && (0U != ((pDataParams->bFlags & PHPAL_SLI15693_FLAG_ADDRESSED))))
 801b078:	68fb      	ldr	r3, [r7, #12]
 801b07a:	7a9b      	ldrb	r3, [r3, #10]
 801b07c:	f003 0304 	and.w	r3, r3, #4
 801b080:	2b00      	cmp	r3, #0
 801b082:	d10c      	bne.n	801b09e <phpalSli15693_Sw_Exchange+0x42>
 801b084:	68fb      	ldr	r3, [r7, #12]
 801b086:	7a9b      	ldrb	r3, [r3, #10]
 801b088:	f003 0320 	and.w	r3, r3, #32
 801b08c:	2b00      	cmp	r3, #0
 801b08e:	d006      	beq.n	801b09e <phpalSli15693_Sw_Exchange+0x42>
    {
        /* Return an error if UID is not valid */
        if (pDataParams->bUidBitLength != PHPAL_SLI15693_SW_UID_COMPLETE)
 801b090:	68fb      	ldr	r3, [r7, #12]
 801b092:	7d1b      	ldrb	r3, [r3, #20]
 801b094:	2b40      	cmp	r3, #64	@ 0x40
 801b096:	d002      	beq.n	801b09e <phpalSli15693_Sw_Exchange+0x42>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_USE_CONDITION, PH_COMP_PAL_SLI15693);
 801b098:	f640 2325 	movw	r3, #2597	@ 0xa25
 801b09c:	e0f0      	b.n	801b280 <phpalSli15693_Sw_Exchange+0x224>
        }
    }

    /* Check if caller has provided valid RxBuffer */
    if (ppRxBuffer == NULL)
 801b09e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b0a0:	2b00      	cmp	r3, #0
 801b0a2:	d102      	bne.n	801b0aa <phpalSli15693_Sw_Exchange+0x4e>
    {
        ppRxBuffer = &pRxBuffer;
 801b0a4:	f107 0310 	add.w	r3, r7, #16
 801b0a8:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
    if (pRxLength == NULL)
 801b0aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b0ac:	2b00      	cmp	r3, #0
 801b0ae:	d102      	bne.n	801b0b6 <phpalSli15693_Sw_Exchange+0x5a>
    {
        pRxLength = &RxLength;
 801b0b0:	f107 0316 	add.w	r3, r7, #22
 801b0b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }

    if ((0U == ((wOption & PH_EXCHANGE_LEAVE_BUFFER_BIT))))
 801b0b6:	897b      	ldrh	r3, [r7, #10]
 801b0b8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801b0bc:	2b00      	cmp	r3, #0
 801b0be:	f040 8086 	bne.w	801b1ce <phpalSli15693_Sw_Exchange+0x172>
    {
        /* This is the first chunk of a command frame. Add the Flags byte and ... */
        bFirstBlock[wTransmitLength++] = pDataParams->bFlags;
 801b0c2:	8bfb      	ldrh	r3, [r7, #30]
 801b0c4:	1c5a      	adds	r2, r3, #1
 801b0c6:	83fa      	strh	r2, [r7, #30]
 801b0c8:	4619      	mov	r1, r3
 801b0ca:	68fb      	ldr	r3, [r7, #12]
 801b0cc:	7a9a      	ldrb	r2, [r3, #10]
 801b0ce:	f101 0320 	add.w	r3, r1, #32
 801b0d2:	443b      	add	r3, r7
 801b0d4:	f803 2c08 	strb.w	r2, [r3, #-8]
        bFirstBlock[wTransmitLength++] = pTxBuffer[0];
 801b0d8:	8bfb      	ldrh	r3, [r7, #30]
 801b0da:	1c5a      	adds	r2, r3, #1
 801b0dc:	83fa      	strh	r2, [r7, #30]
 801b0de:	4619      	mov	r1, r3
 801b0e0:	687b      	ldr	r3, [r7, #4]
 801b0e2:	781a      	ldrb	r2, [r3, #0]
 801b0e4:	f101 0320 	add.w	r3, r1, #32
 801b0e8:	443b      	add	r3, r7
 801b0ea:	f803 2c08 	strb.w	r2, [r3, #-8]

        /* add MFC byte for custom commands */
        if ((pTxBuffer[0] > PHPAL_SLI15693_SW_CUSTOM_CMD_CODE_BEGIN) && (pTxBuffer[0] < PHPAL_SLI15693_SW_CUSTOM_CMD_CODE_END))
 801b0ee:	687b      	ldr	r3, [r7, #4]
 801b0f0:	781b      	ldrb	r3, [r3, #0]
 801b0f2:	2b9f      	cmp	r3, #159	@ 0x9f
 801b0f4:	d90f      	bls.n	801b116 <phpalSli15693_Sw_Exchange+0xba>
 801b0f6:	687b      	ldr	r3, [r7, #4]
 801b0f8:	781b      	ldrb	r3, [r3, #0]
 801b0fa:	2bdf      	cmp	r3, #223	@ 0xdf
 801b0fc:	d80b      	bhi.n	801b116 <phpalSli15693_Sw_Exchange+0xba>
        {
            /* if no serial number is valid we assume that we use only NXP tags. */
            bFirstBlock[wTransmitLength++] = pDataParams->bIcMfgCode;
 801b0fe:	8bfb      	ldrh	r3, [r7, #30]
 801b100:	1c5a      	adds	r2, r3, #1
 801b102:	83fa      	strh	r2, [r7, #30]
 801b104:	4619      	mov	r1, r3
 801b106:	68fb      	ldr	r3, [r7, #12]
 801b108:	7e5a      	ldrb	r2, [r3, #25]
 801b10a:	f101 0320 	add.w	r3, r1, #32
 801b10e:	443b      	add	r3, r7
 801b110:	f803 2c08 	strb.w	r2, [r3, #-8]
 801b114:	e017      	b.n	801b146 <phpalSli15693_Sw_Exchange+0xea>
        }
        else
        {
            if((pTxBuffer[0] == PHPAL_SLI15693_SW_CMD_EXTENDED_GET_SYSTEM_INFORMATION)
 801b116:	687b      	ldr	r3, [r7, #4]
 801b118:	781b      	ldrb	r3, [r3, #0]
 801b11a:	2b3b      	cmp	r3, #59	@ 0x3b
 801b11c:	d113      	bne.n	801b146 <phpalSli15693_Sw_Exchange+0xea>
               && (wTxLength > 1U))
 801b11e:	893b      	ldrh	r3, [r7, #8]
 801b120:	2b01      	cmp	r3, #1
 801b122:	d910      	bls.n	801b146 <phpalSli15693_Sw_Exchange+0xea>
                *  UID from 3rd Byte whereas rest other commands take UID from 2nd Byte
                *  SOF + FLAGS + COMMAND CODE +  INFO FLAGS  + UID  + CRC + EOF.
                */

               /* Copy Info Flags */
               bFirstBlock[wTransmitLength++] = pTxBuffer[1];
 801b124:	8bfb      	ldrh	r3, [r7, #30]
 801b126:	1c5a      	adds	r2, r3, #1
 801b128:	83fa      	strh	r2, [r7, #30]
 801b12a:	4619      	mov	r1, r3
 801b12c:	687b      	ldr	r3, [r7, #4]
 801b12e:	785a      	ldrb	r2, [r3, #1]
 801b130:	f101 0320 	add.w	r3, r1, #32
 801b134:	443b      	add	r3, r7
 801b136:	f803 2c08 	strb.w	r2, [r3, #-8]

               /* First byte was the command byte */
               ++pTxBuffer;
 801b13a:	687b      	ldr	r3, [r7, #4]
 801b13c:	3301      	adds	r3, #1
 801b13e:	607b      	str	r3, [r7, #4]
               --wTxLength;
 801b140:	893b      	ldrh	r3, [r7, #8]
 801b142:	3b01      	subs	r3, #1
 801b144:	813b      	strh	r3, [r7, #8]
           }
        }

        /* Exchange command */
        /* clear buffer but do not send */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Exchange(
 801b146:	68fb      	ldr	r3, [r7, #12]
 801b148:	6858      	ldr	r0, [r3, #4]
 801b14a:	8bf9      	ldrh	r1, [r7, #30]
 801b14c:	f107 0218 	add.w	r2, r7, #24
 801b150:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b152:	9301      	str	r3, [sp, #4]
 801b154:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b156:	9300      	str	r3, [sp, #0]
 801b158:	460b      	mov	r3, r1
 801b15a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 801b15e:	f7f4 fe33 	bl	800fdc8 <phhalHw_Pn5180_Exchange>
 801b162:	4603      	mov	r3, r0
 801b164:	83bb      	strh	r3, [r7, #28]
 801b166:	8bbb      	ldrh	r3, [r7, #28]
 801b168:	2b00      	cmp	r3, #0
 801b16a:	d001      	beq.n	801b170 <phpalSli15693_Sw_Exchange+0x114>
 801b16c:	8bbb      	ldrh	r3, [r7, #28]
 801b16e:	e087      	b.n	801b280 <phpalSli15693_Sw_Exchange+0x224>

        /* First set of TxBuffer contains
         *  1. command code + Info Bytes
         *  2. command Code
         */
        ++pTxBuffer;
 801b170:	687b      	ldr	r3, [r7, #4]
 801b172:	3301      	adds	r3, #1
 801b174:	607b      	str	r3, [r7, #4]
        --wTxLength;
 801b176:	893b      	ldrh	r3, [r7, #8]
 801b178:	3b01      	subs	r3, #1
 801b17a:	813b      	strh	r3, [r7, #8]

        /* If we are not waiting any more we can transmit the UID bytes, if necessary. */
        if ((0U == ((pDataParams->bFlags & PHPAL_SLI15693_FLAG_INVENTORY))) && (0U != ((pDataParams->bFlags & PHPAL_SLI15693_FLAG_ADDRESSED))))
 801b17c:	68fb      	ldr	r3, [r7, #12]
 801b17e:	7a9b      	ldrb	r3, [r3, #10]
 801b180:	f003 0304 	and.w	r3, r3, #4
 801b184:	2b00      	cmp	r3, #0
 801b186:	d11e      	bne.n	801b1c6 <phpalSli15693_Sw_Exchange+0x16a>
 801b188:	68fb      	ldr	r3, [r7, #12]
 801b18a:	7a9b      	ldrb	r3, [r3, #10]
 801b18c:	f003 0320 	and.w	r3, r3, #32
 801b190:	2b00      	cmp	r3, #0
 801b192:	d018      	beq.n	801b1c6 <phpalSli15693_Sw_Exchange+0x16a>
        {
            if(0U == (pDataParams->bExplicitlyAddressed))
 801b194:	68fb      	ldr	r3, [r7, #12]
 801b196:	7d5b      	ldrb	r3, [r3, #21]
 801b198:	2b00      	cmp	r3, #0
 801b19a:	d114      	bne.n	801b1c6 <phpalSli15693_Sw_Exchange+0x16a>
            {
                PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Exchange(
 801b19c:	68fb      	ldr	r3, [r7, #12]
 801b19e:	6858      	ldr	r0, [r3, #4]
 801b1a0:	68fb      	ldr	r3, [r7, #12]
 801b1a2:	f103 020c 	add.w	r2, r3, #12
 801b1a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b1a8:	9301      	str	r3, [sp, #4]
 801b1aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b1ac:	9300      	str	r3, [sp, #0]
 801b1ae:	2308      	movs	r3, #8
 801b1b0:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 801b1b4:	f7f4 fe08 	bl	800fdc8 <phhalHw_Pn5180_Exchange>
 801b1b8:	4603      	mov	r3, r0
 801b1ba:	83bb      	strh	r3, [r7, #28]
 801b1bc:	8bbb      	ldrh	r3, [r7, #28]
 801b1be:	2b00      	cmp	r3, #0
 801b1c0:	d001      	beq.n	801b1c6 <phpalSli15693_Sw_Exchange+0x16a>
 801b1c2:	8bbb      	ldrh	r3, [r7, #28]
 801b1c4:	e05c      	b.n	801b280 <phpalSli15693_Sw_Exchange+0x224>
                    pRxLength));
            }
        }

        /* Now we need to keep our buffered contents */
        wOption |= PH_EXCHANGE_LEAVE_BUFFER_BIT;
 801b1c6:	897b      	ldrh	r3, [r7, #10]
 801b1c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 801b1cc:	817b      	strh	r3, [r7, #10]
    }

    /* Exchange command */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_Exchange(
 801b1ce:	68fb      	ldr	r3, [r7, #12]
 801b1d0:	6858      	ldr	r0, [r3, #4]
 801b1d2:	893a      	ldrh	r2, [r7, #8]
 801b1d4:	8979      	ldrh	r1, [r7, #10]
 801b1d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b1d8:	9301      	str	r3, [sp, #4]
 801b1da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b1dc:	9300      	str	r3, [sp, #0]
 801b1de:	4613      	mov	r3, r2
 801b1e0:	687a      	ldr	r2, [r7, #4]
 801b1e2:	f7f4 fdf1 	bl	800fdc8 <phhalHw_Pn5180_Exchange>
 801b1e6:	4603      	mov	r3, r0
 801b1e8:	83bb      	strh	r3, [r7, #28]
 801b1ea:	8bbb      	ldrh	r3, [r7, #28]
 801b1ec:	2b00      	cmp	r3, #0
 801b1ee:	d001      	beq.n	801b1f4 <phpalSli15693_Sw_Exchange+0x198>
 801b1f0:	8bbb      	ldrh	r3, [r7, #28]
 801b1f2:	e045      	b.n	801b280 <phpalSli15693_Sw_Exchange+0x224>
        ppRxBuffer,
        pRxLength));

    /* If this was the last (or only) chunk, we shoult have received a response,
    so we extract the Flags byte and check the status */
    if ((0U == ((wOption & PH_EXCHANGE_BUFFERED_BIT))))
 801b1f4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 801b1f8:	2b00      	cmp	r3, #0
 801b1fa:	db40      	blt.n	801b27e <phpalSli15693_Sw_Exchange+0x222>
    {
        /* First Check RespLength*/
        if (*pRxLength == 0U)
 801b1fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b1fe:	881b      	ldrh	r3, [r3, #0]
 801b200:	2b00      	cmp	r3, #0
 801b202:	d102      	bne.n	801b20a <phpalSli15693_Sw_Exchange+0x1ae>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_SLI15693);
 801b204:	f640 2306 	movw	r3, #2566	@ 0xa06
 801b208:	e03a      	b.n	801b280 <phpalSli15693_Sw_Exchange+0x224>
        }

        /*check error flag*/
        pDataParams->bResFlags = 0;
 801b20a:	68fb      	ldr	r3, [r7, #12]
 801b20c:	2200      	movs	r2, #0
 801b20e:	72da      	strb	r2, [r3, #11]
        if (0U != ((*ppRxBuffer[0]) & PHPAL_SLI15693_FLAG_RESP_ERROR))
 801b210:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b212:	681b      	ldr	r3, [r3, #0]
 801b214:	781b      	ldrb	r3, [r3, #0]
 801b216:	f003 0301 	and.w	r3, r3, #1
 801b21a:	2b00      	cmp	r3, #0
 801b21c:	d019      	beq.n	801b252 <phpalSli15693_Sw_Exchange+0x1f6>
        {
            pDataParams->bResFlags = PHPAL_SLI15693_FLAG_RESP_ERROR;
 801b21e:	68fb      	ldr	r3, [r7, #12]
 801b220:	2201      	movs	r2, #1
 801b222:	72da      	strb	r2, [r3, #11]

            /* check the length in case of error */
            if (*pRxLength != 2U)
 801b224:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b226:	881b      	ldrh	r3, [r3, #0]
 801b228:	2b02      	cmp	r3, #2
 801b22a:	d002      	beq.n	801b232 <phpalSli15693_Sw_Exchange+0x1d6>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_SLI15693);
 801b22c:	f640 2306 	movw	r3, #2566	@ 0xa06
 801b230:	e026      	b.n	801b280 <phpalSli15693_Sw_Exchange+0x224>
            }

            /* Copy error code to additional info */
            pDataParams->wAdditionalInfo = (*ppRxBuffer)[1];
 801b232:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b234:	681b      	ldr	r3, [r3, #0]
 801b236:	3301      	adds	r3, #1
 801b238:	781b      	ldrb	r3, [r3, #0]
 801b23a:	461a      	mov	r2, r3
 801b23c:	68fb      	ldr	r3, [r7, #12]
 801b23e:	811a      	strh	r2, [r3, #8]

            /* Return empty receive buffer */
            *ppRxBuffer = NULL;
 801b240:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b242:	2200      	movs	r2, #0
 801b244:	601a      	str	r2, [r3, #0]
            *pRxLength = 0;
 801b246:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b248:	2200      	movs	r2, #0
 801b24a:	801a      	strh	r2, [r3, #0]

            return PH_ADD_COMPCODE_FIXED(PHPAL_SLI15693_ERR_ISO15693, PH_COMP_PAL_SLI15693);
 801b24c:	f44f 6328 	mov.w	r3, #2688	@ 0xa80
 801b250:	e016      	b.n	801b280 <phpalSli15693_Sw_Exchange+0x224>
        }

        /* Copy response flag to additional info */
        pDataParams->wAdditionalInfo = (*ppRxBuffer)[0];
 801b252:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b254:	681b      	ldr	r3, [r3, #0]
 801b256:	781b      	ldrb	r3, [r3, #0]
 801b258:	461a      	mov	r2, r3
 801b25a:	68fb      	ldr	r3, [r7, #12]
 801b25c:	811a      	strh	r2, [r3, #8]
        pDataParams->bResFlags = (*ppRxBuffer)[0];
 801b25e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b260:	681b      	ldr	r3, [r3, #0]
 801b262:	781a      	ldrb	r2, [r3, #0]
 801b264:	68fb      	ldr	r3, [r7, #12]
 801b266:	72da      	strb	r2, [r3, #11]

        /* adjust pointer and length */
        ++(*ppRxBuffer);
 801b268:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b26a:	681b      	ldr	r3, [r3, #0]
 801b26c:	1c5a      	adds	r2, r3, #1
 801b26e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b270:	601a      	str	r2, [r3, #0]
        --(*pRxLength);
 801b272:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b274:	881b      	ldrh	r3, [r3, #0]
 801b276:	3b01      	subs	r3, #1
 801b278:	b29a      	uxth	r2, r3
 801b27a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b27c:	801a      	strh	r2, [r3, #0]
    }

    return PH_ERR_SUCCESS;
 801b27e:	2300      	movs	r3, #0
}
 801b280:	4618      	mov	r0, r3
 801b282:	3720      	adds	r7, #32
 801b284:	46bd      	mov	sp, r7
 801b286:	bd80      	pop	{r7, pc}

0801b288 <phpalSli15693_Sw_SetSerialNo>:
phStatus_t phpalSli15693_Sw_SetSerialNo(
                                        phpalSli15693_Sw_DataParams_t * pDataParams,
                                        uint8_t * pUid,
                                        uint8_t bUidLength
                                        )
{
 801b288:	b580      	push	{r7, lr}
 801b28a:	b084      	sub	sp, #16
 801b28c:	af00      	add	r7, sp, #0
 801b28e:	60f8      	str	r0, [r7, #12]
 801b290:	60b9      	str	r1, [r7, #8]
 801b292:	4613      	mov	r3, r2
 801b294:	71fb      	strb	r3, [r7, #7]
    /* Check for valid UID length */
    if(bUidLength != PHPAL_SLI15693_UID_LENGTH)
 801b296:	79fb      	ldrb	r3, [r7, #7]
 801b298:	2b08      	cmp	r3, #8
 801b29a:	d002      	beq.n	801b2a2 <phpalSli15693_Sw_SetSerialNo+0x1a>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_SLI15693);
 801b29c:	f640 2321 	movw	r3, #2593	@ 0xa21
 801b2a0:	e00a      	b.n	801b2b8 <phpalSli15693_Sw_SetSerialNo+0x30>
    }

    /* Copy UID and UID length */
    (void)memcpy(pDataParams->pUid, pUid, PHPAL_SLI15693_UID_LENGTH);
 801b2a2:	68fb      	ldr	r3, [r7, #12]
 801b2a4:	330c      	adds	r3, #12
 801b2a6:	2208      	movs	r2, #8
 801b2a8:	68b9      	ldr	r1, [r7, #8]
 801b2aa:	4618      	mov	r0, r3
 801b2ac:	f007 fa41 	bl	8022732 <memcpy>
    pDataParams->bUidBitLength = PHPAL_SLI15693_SW_UID_COMPLETE;
 801b2b0:	68fb      	ldr	r3, [r7, #12]
 801b2b2:	2240      	movs	r2, #64	@ 0x40
 801b2b4:	751a      	strb	r2, [r3, #20]

    return PH_ERR_SUCCESS;
 801b2b6:	2300      	movs	r3, #0
}
 801b2b8:	4618      	mov	r0, r3
 801b2ba:	3710      	adds	r7, #16
 801b2bc:	46bd      	mov	sp, r7
 801b2be:	bd80      	pop	{r7, pc}

0801b2c0 <phpalSli15693_Sw_SetConfig>:
phStatus_t phpalSli15693_Sw_SetConfig(
                                      phpalSli15693_Sw_DataParams_t * pDataParams,
                                      uint16_t wConfig,
                                      uint16_t wValue
                                      )
{
 801b2c0:	b580      	push	{r7, lr}
 801b2c2:	b084      	sub	sp, #16
 801b2c4:	af00      	add	r7, sp, #0
 801b2c6:	6078      	str	r0, [r7, #4]
 801b2c8:	460b      	mov	r3, r1
 801b2ca:	807b      	strh	r3, [r7, #2]
 801b2cc:	4613      	mov	r3, r2
 801b2ce:	803b      	strh	r3, [r7, #0]
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint16_t    PH_MEMLOC_REM wValueOld;

    switch (wConfig)
 801b2d0:	887b      	ldrh	r3, [r7, #2]
 801b2d2:	2b0a      	cmp	r3, #10
 801b2d4:	f200 81b9 	bhi.w	801b64a <phpalSli15693_Sw_SetConfig+0x38a>
 801b2d8:	a201      	add	r2, pc, #4	@ (adr r2, 801b2e0 <phpalSli15693_Sw_SetConfig+0x20>)
 801b2da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801b2de:	bf00      	nop
 801b2e0:	0801b30d 	.word	0x0801b30d
 801b2e4:	0801b64b 	.word	0x0801b64b
 801b2e8:	0801b40b 	.word	0x0801b40b
 801b2ec:	0801b477 	.word	0x0801b477
 801b2f0:	0801b543 	.word	0x0801b543
 801b2f4:	0801b5b7 	.word	0x0801b5b7
 801b2f8:	0801b4bd 	.word	0x0801b4bd
 801b2fc:	0801b539 	.word	0x0801b539
 801b300:	0801b61f 	.word	0x0801b61f
 801b304:	0801b637 	.word	0x0801b637
 801b308:	0801b641 	.word	0x0801b641
    {
    case PHPAL_SLI15693_CONFIG_FLAGS:

        /* Retrieve current subcarrier setting */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_GetConfig(
 801b30c:	687b      	ldr	r3, [r7, #4]
 801b30e:	685b      	ldr	r3, [r3, #4]
 801b310:	f107 020c 	add.w	r2, r7, #12
 801b314:	210f      	movs	r1, #15
 801b316:	4618      	mov	r0, r3
 801b318:	f7f6 fd5c 	bl	8011dd4 <phhalHw_Pn5180_GetConfig>
 801b31c:	4603      	mov	r3, r0
 801b31e:	81fb      	strh	r3, [r7, #14]
 801b320:	89fb      	ldrh	r3, [r7, #14]
 801b322:	2b00      	cmp	r3, #0
 801b324:	d001      	beq.n	801b32a <phpalSli15693_Sw_SetConfig+0x6a>
 801b326:	89fb      	ldrh	r3, [r7, #14]
 801b328:	e19c      	b.n	801b664 <phpalSli15693_Sw_SetConfig+0x3a4>
            pDataParams->pHalDataParams,
            PHHAL_HW_CONFIG_SUBCARRIER,
            &wValueOld));

        /* Set dual subcarrier if HAL is not already configured for it */
        if (0U != (wValue & PHPAL_SLI15693_FLAG_TWO_SUB_CARRIERS))
 801b32a:	883b      	ldrh	r3, [r7, #0]
 801b32c:	f003 0301 	and.w	r3, r3, #1
 801b330:	2b00      	cmp	r3, #0
 801b332:	d017      	beq.n	801b364 <phpalSli15693_Sw_SetConfig+0xa4>
        {
            /* NFC mode supports only single sub-carrier mode */
            if(pDataParams->bOpeMode == RD_LIB_MODE_NFC)
 801b334:	687b      	ldr	r3, [r7, #4]
 801b336:	7d9b      	ldrb	r3, [r3, #22]
 801b338:	2b02      	cmp	r3, #2
 801b33a:	d102      	bne.n	801b342 <phpalSli15693_Sw_SetConfig+0x82>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_SLI15693);
 801b33c:	f640 2321 	movw	r3, #2593	@ 0xa21
 801b340:	e190      	b.n	801b664 <phpalSli15693_Sw_SetConfig+0x3a4>
            }

            if (wValueOld != PHHAL_HW_SUBCARRIER_DUAL)
 801b342:	89bb      	ldrh	r3, [r7, #12]
 801b344:	2b01      	cmp	r3, #1
 801b346:	d01e      	beq.n	801b386 <phpalSli15693_Sw_SetConfig+0xc6>
            {
                PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 801b348:	687b      	ldr	r3, [r7, #4]
 801b34a:	685b      	ldr	r3, [r3, #4]
 801b34c:	2201      	movs	r2, #1
 801b34e:	210f      	movs	r1, #15
 801b350:	4618      	mov	r0, r3
 801b352:	f7f5 f8f1 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 801b356:	4603      	mov	r3, r0
 801b358:	81fb      	strh	r3, [r7, #14]
 801b35a:	89fb      	ldrh	r3, [r7, #14]
 801b35c:	2b00      	cmp	r3, #0
 801b35e:	d012      	beq.n	801b386 <phpalSli15693_Sw_SetConfig+0xc6>
 801b360:	89fb      	ldrh	r3, [r7, #14]
 801b362:	e17f      	b.n	801b664 <phpalSli15693_Sw_SetConfig+0x3a4>
            }
        }
        /* Set single subcarrier if HAL is not already configured for it */
        else
        {
            if (wValueOld != PHHAL_HW_SUBCARRIER_SINGLE)
 801b364:	89bb      	ldrh	r3, [r7, #12]
 801b366:	2b00      	cmp	r3, #0
 801b368:	d00d      	beq.n	801b386 <phpalSli15693_Sw_SetConfig+0xc6>
            {
                PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 801b36a:	687b      	ldr	r3, [r7, #4]
 801b36c:	685b      	ldr	r3, [r3, #4]
 801b36e:	2200      	movs	r2, #0
 801b370:	210f      	movs	r1, #15
 801b372:	4618      	mov	r0, r3
 801b374:	f7f5 f8e0 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 801b378:	4603      	mov	r3, r0
 801b37a:	81fb      	strh	r3, [r7, #14]
 801b37c:	89fb      	ldrh	r3, [r7, #14]
 801b37e:	2b00      	cmp	r3, #0
 801b380:	d001      	beq.n	801b386 <phpalSli15693_Sw_SetConfig+0xc6>
 801b382:	89fb      	ldrh	r3, [r7, #14]
 801b384:	e16e      	b.n	801b664 <phpalSli15693_Sw_SetConfig+0x3a4>
                    PHHAL_HW_SUBCARRIER_SINGLE));
            }
        }

        /* Retrieve current datarate setting */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_GetConfig(
 801b386:	687b      	ldr	r3, [r7, #4]
 801b388:	685b      	ldr	r3, [r3, #4]
 801b38a:	f107 020c 	add.w	r2, r7, #12
 801b38e:	210a      	movs	r1, #10
 801b390:	4618      	mov	r0, r3
 801b392:	f7f6 fd1f 	bl	8011dd4 <phhalHw_Pn5180_GetConfig>
 801b396:	4603      	mov	r3, r0
 801b398:	81fb      	strh	r3, [r7, #14]
 801b39a:	89fb      	ldrh	r3, [r7, #14]
 801b39c:	2b00      	cmp	r3, #0
 801b39e:	d001      	beq.n	801b3a4 <phpalSli15693_Sw_SetConfig+0xe4>
 801b3a0:	89fb      	ldrh	r3, [r7, #14]
 801b3a2:	e15f      	b.n	801b664 <phpalSli15693_Sw_SetConfig+0x3a4>
            pDataParams->pHalDataParams,
            PHHAL_HW_CONFIG_RXDATARATE_FRAMING,
            &wValueOld));

        /* Set low data rate if HAL is not already configured for it */
        if (0U == (wValue & PHPAL_SLI15693_FLAG_DATA_RATE))
 801b3a4:	883b      	ldrh	r3, [r7, #0]
 801b3a6:	f003 0302 	and.w	r3, r3, #2
 801b3aa:	2b00      	cmp	r3, #0
 801b3ac:	d117      	bne.n	801b3de <phpalSli15693_Sw_SetConfig+0x11e>
        {
            /* NFC mode supports only HIGH Data Rate */
            if(pDataParams->bOpeMode == RD_LIB_MODE_NFC)
 801b3ae:	687b      	ldr	r3, [r7, #4]
 801b3b0:	7d9b      	ldrb	r3, [r3, #22]
 801b3b2:	2b02      	cmp	r3, #2
 801b3b4:	d102      	bne.n	801b3bc <phpalSli15693_Sw_SetConfig+0xfc>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_SLI15693);
 801b3b6:	f640 2321 	movw	r3, #2593	@ 0xa21
 801b3ba:	e153      	b.n	801b664 <phpalSli15693_Sw_SetConfig+0x3a4>
            }

            if (wValueOld != PHHAL_HW_RF_RX_DATARATE_LOW)
 801b3bc:	89bb      	ldrh	r3, [r7, #12]
 801b3be:	2b0c      	cmp	r3, #12
 801b3c0:	d01e      	beq.n	801b400 <phpalSli15693_Sw_SetConfig+0x140>
            {
                PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 801b3c2:	687b      	ldr	r3, [r7, #4]
 801b3c4:	685b      	ldr	r3, [r3, #4]
 801b3c6:	220c      	movs	r2, #12
 801b3c8:	210a      	movs	r1, #10
 801b3ca:	4618      	mov	r0, r3
 801b3cc:	f7f5 f8b4 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 801b3d0:	4603      	mov	r3, r0
 801b3d2:	81fb      	strh	r3, [r7, #14]
 801b3d4:	89fb      	ldrh	r3, [r7, #14]
 801b3d6:	2b00      	cmp	r3, #0
 801b3d8:	d012      	beq.n	801b400 <phpalSli15693_Sw_SetConfig+0x140>
 801b3da:	89fb      	ldrh	r3, [r7, #14]
 801b3dc:	e142      	b.n	801b664 <phpalSli15693_Sw_SetConfig+0x3a4>

        }
        /* Set high data rate if HAL is not already configured for it */
        else
        {
            if (wValueOld != PHHAL_HW_RF_RX_DATARATE_HIGH)
 801b3de:	89bb      	ldrh	r3, [r7, #12]
 801b3e0:	2b0d      	cmp	r3, #13
 801b3e2:	d00d      	beq.n	801b400 <phpalSli15693_Sw_SetConfig+0x140>
            {
                PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 801b3e4:	687b      	ldr	r3, [r7, #4]
 801b3e6:	685b      	ldr	r3, [r3, #4]
 801b3e8:	220d      	movs	r2, #13
 801b3ea:	210a      	movs	r1, #10
 801b3ec:	4618      	mov	r0, r3
 801b3ee:	f7f5 f8a3 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 801b3f2:	4603      	mov	r3, r0
 801b3f4:	81fb      	strh	r3, [r7, #14]
 801b3f6:	89fb      	ldrh	r3, [r7, #14]
 801b3f8:	2b00      	cmp	r3, #0
 801b3fa:	d001      	beq.n	801b400 <phpalSli15693_Sw_SetConfig+0x140>
 801b3fc:	89fb      	ldrh	r3, [r7, #14]
 801b3fe:	e131      	b.n	801b664 <phpalSli15693_Sw_SetConfig+0x3a4>
                    PHHAL_HW_RF_RX_DATARATE_HIGH));
            }
        }

        /* retrieve flags */
        pDataParams->bFlags = (uint8_t)wValue;
 801b400:	883b      	ldrh	r3, [r7, #0]
 801b402:	b2da      	uxtb	r2, r3
 801b404:	687b      	ldr	r3, [r7, #4]
 801b406:	729a      	strb	r2, [r3, #10]

        break;
 801b408:	e12b      	b.n	801b662 <phpalSli15693_Sw_SetConfig+0x3a2>

    case PHPAL_SLI15693_CONFIG_TIMEOUT_US:

        if (((uint32_t)wValue + PHPAL_SLI15693_SW_EXT_TIME_US) > 0xFFFFU)
 801b40a:	883b      	ldrh	r3, [r7, #0]
 801b40c:	333c      	adds	r3, #60	@ 0x3c
 801b40e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801b412:	d302      	bcc.n	801b41a <phpalSli15693_Sw_SetConfig+0x15a>
        {
            /* Return error */
            /* Maximum allowed value is 0xFFC3 (0xFFFF - PHPAL_SLI15693_SW_EXT_TIME_US) */
            return PH_ADD_COMPCODE_FIXED(PH_ERR_PARAMETER_OVERFLOW, PH_COMP_PAL_SLI15693);
 801b414:	f640 2322 	movw	r3, #2594	@ 0xa22
 801b418:	e124      	b.n	801b664 <phpalSli15693_Sw_SetConfig+0x3a4>
        }

        /* Extend timeout a little */
        wValue += PHPAL_SLI15693_SW_EXT_TIME_US;
 801b41a:	883b      	ldrh	r3, [r7, #0]
 801b41c:	333c      	adds	r3, #60	@ 0x3c
 801b41e:	803b      	strh	r3, [r7, #0]

        /* Retrieve current timeout */
        statusTmp = phhalHw_GetConfig(
 801b420:	687b      	ldr	r3, [r7, #4]
 801b422:	685b      	ldr	r3, [r3, #4]
 801b424:	f107 020c 	add.w	r2, r7, #12
 801b428:	210d      	movs	r1, #13
 801b42a:	4618      	mov	r0, r3
 801b42c:	f7f6 fcd2 	bl	8011dd4 <phhalHw_Pn5180_GetConfig>
 801b430:	4603      	mov	r3, r0
 801b432:	81fb      	strh	r3, [r7, #14]
            pDataParams->pHalDataParams,
            PHHAL_HW_CONFIG_TIMEOUT_VALUE_US,
            &wValueOld);

        /* Set the new timeout */
        if ((((statusTmp & PH_ERR_MASK) == PH_ERR_SUCCESS) && (wValue != wValueOld)) ||
 801b434:	89fb      	ldrh	r3, [r7, #14]
 801b436:	b2db      	uxtb	r3, r3
 801b438:	2b00      	cmp	r3, #0
 801b43a:	d103      	bne.n	801b444 <phpalSli15693_Sw_SetConfig+0x184>
 801b43c:	89bb      	ldrh	r3, [r7, #12]
 801b43e:	883a      	ldrh	r2, [r7, #0]
 801b440:	429a      	cmp	r2, r3
 801b442:	d103      	bne.n	801b44c <phpalSli15693_Sw_SetConfig+0x18c>
            ((statusTmp & PH_ERR_MASK) == PH_ERR_PARAMETER_OVERFLOW))
 801b444:	89fb      	ldrh	r3, [r7, #14]
 801b446:	b2db      	uxtb	r3, r3
        if ((((statusTmp & PH_ERR_MASK) == PH_ERR_SUCCESS) && (wValue != wValueOld)) ||
 801b448:	2b22      	cmp	r3, #34	@ 0x22
 801b44a:	d10d      	bne.n	801b468 <phpalSli15693_Sw_SetConfig+0x1a8>
        {
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 801b44c:	687b      	ldr	r3, [r7, #4]
 801b44e:	685b      	ldr	r3, [r3, #4]
 801b450:	883a      	ldrh	r2, [r7, #0]
 801b452:	210d      	movs	r1, #13
 801b454:	4618      	mov	r0, r3
 801b456:	f7f5 f86f 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 801b45a:	4603      	mov	r3, r0
 801b45c:	81fb      	strh	r3, [r7, #14]
 801b45e:	89fb      	ldrh	r3, [r7, #14]
 801b460:	2b00      	cmp	r3, #0
 801b462:	d007      	beq.n	801b474 <phpalSli15693_Sw_SetConfig+0x1b4>
 801b464:	89fb      	ldrh	r3, [r7, #14]
 801b466:	e0fd      	b.n	801b664 <phpalSli15693_Sw_SetConfig+0x3a4>
                wValue));
        }
        else
        {
            /* Return error if the error is other than PH_ERR_PARAMETER_OVERFLOW */
            PH_CHECK_SUCCESS(statusTmp);
 801b468:	89fb      	ldrh	r3, [r7, #14]
 801b46a:	2b00      	cmp	r3, #0
 801b46c:	f000 80f0 	beq.w	801b650 <phpalSli15693_Sw_SetConfig+0x390>
 801b470:	89fb      	ldrh	r3, [r7, #14]
 801b472:	e0f7      	b.n	801b664 <phpalSli15693_Sw_SetConfig+0x3a4>
        }
        break;
 801b474:	e0ec      	b.n	801b650 <phpalSli15693_Sw_SetConfig+0x390>

    case PHPAL_SLI15693_CONFIG_TIMEOUT_MS:

        /* Retrieve current timeout */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_GetConfig(
 801b476:	687b      	ldr	r3, [r7, #4]
 801b478:	685b      	ldr	r3, [r3, #4]
 801b47a:	f107 020c 	add.w	r2, r7, #12
 801b47e:	210e      	movs	r1, #14
 801b480:	4618      	mov	r0, r3
 801b482:	f7f6 fca7 	bl	8011dd4 <phhalHw_Pn5180_GetConfig>
 801b486:	4603      	mov	r3, r0
 801b488:	81fb      	strh	r3, [r7, #14]
 801b48a:	89fb      	ldrh	r3, [r7, #14]
 801b48c:	2b00      	cmp	r3, #0
 801b48e:	d001      	beq.n	801b494 <phpalSli15693_Sw_SetConfig+0x1d4>
 801b490:	89fb      	ldrh	r3, [r7, #14]
 801b492:	e0e7      	b.n	801b664 <phpalSli15693_Sw_SetConfig+0x3a4>
            pDataParams->pHalDataParams,
            PHHAL_HW_CONFIG_TIMEOUT_VALUE_MS,
            &wValueOld));

        /* Set the new timeout */
        if (wValue != wValueOld)
 801b494:	89bb      	ldrh	r3, [r7, #12]
 801b496:	883a      	ldrh	r2, [r7, #0]
 801b498:	429a      	cmp	r2, r3
 801b49a:	f000 80db 	beq.w	801b654 <phpalSli15693_Sw_SetConfig+0x394>
        {
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 801b49e:	687b      	ldr	r3, [r7, #4]
 801b4a0:	685b      	ldr	r3, [r3, #4]
 801b4a2:	883a      	ldrh	r2, [r7, #0]
 801b4a4:	210e      	movs	r1, #14
 801b4a6:	4618      	mov	r0, r3
 801b4a8:	f7f5 f846 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 801b4ac:	4603      	mov	r3, r0
 801b4ae:	81fb      	strh	r3, [r7, #14]
 801b4b0:	89fb      	ldrh	r3, [r7, #14]
 801b4b2:	2b00      	cmp	r3, #0
 801b4b4:	f000 80ce 	beq.w	801b654 <phpalSli15693_Sw_SetConfig+0x394>
 801b4b8:	89fb      	ldrh	r3, [r7, #14]
 801b4ba:	e0d3      	b.n	801b664 <phpalSli15693_Sw_SetConfig+0x3a4>
        }
        break;

    case PHPAL_SLI15693_CONFIG_T1_PARAMETER:

        if((wValue != PHPAL_SLI15693_TIMEOUT_SHORT_US) && (pDataParams->bOpeMode == RD_LIB_MODE_NFC))
 801b4bc:	883b      	ldrh	r3, [r7, #0]
 801b4be:	f5b3 7fa2 	cmp.w	r3, #324	@ 0x144
 801b4c2:	d006      	beq.n	801b4d2 <phpalSli15693_Sw_SetConfig+0x212>
 801b4c4:	687b      	ldr	r3, [r7, #4]
 801b4c6:	7d9b      	ldrb	r3, [r3, #22]
 801b4c8:	2b02      	cmp	r3, #2
 801b4ca:	d102      	bne.n	801b4d2 <phpalSli15693_Sw_SetConfig+0x212>
        {
            return PH_ADD_COMPCODE(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_SLI15693);
 801b4cc:	f640 2321 	movw	r3, #2593	@ 0xa21
 801b4d0:	e0c8      	b.n	801b664 <phpalSli15693_Sw_SetConfig+0x3a4>
        }

        /* Retrieve current T1 Value */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_GetConfig(
 801b4d2:	687b      	ldr	r3, [r7, #4]
 801b4d4:	685b      	ldr	r3, [r3, #4]
 801b4d6:	f107 020c 	add.w	r2, r7, #12
 801b4da:	210d      	movs	r1, #13
 801b4dc:	4618      	mov	r0, r3
 801b4de:	f7f6 fc79 	bl	8011dd4 <phhalHw_Pn5180_GetConfig>
 801b4e2:	4603      	mov	r3, r0
 801b4e4:	81fb      	strh	r3, [r7, #14]
 801b4e6:	89fb      	ldrh	r3, [r7, #14]
 801b4e8:	2b00      	cmp	r3, #0
 801b4ea:	d001      	beq.n	801b4f0 <phpalSli15693_Sw_SetConfig+0x230>
 801b4ec:	89fb      	ldrh	r3, [r7, #14]
 801b4ee:	e0b9      	b.n	801b664 <phpalSli15693_Sw_SetConfig+0x3a4>
            pDataParams->pHalDataParams,
            PHHAL_HW_CONFIG_TIMEOUT_VALUE_US,
            &wValueOld));

        /* Set the new T1 Value */
        if (wValue != wValueOld)
 801b4f0:	89bb      	ldrh	r3, [r7, #12]
 801b4f2:	883a      	ldrh	r2, [r7, #0]
 801b4f4:	429a      	cmp	r2, r3
 801b4f6:	f000 80af 	beq.w	801b658 <phpalSli15693_Sw_SetConfig+0x398>
        {
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 801b4fa:	687b      	ldr	r3, [r7, #4]
 801b4fc:	6858      	ldr	r0, [r3, #4]
 801b4fe:	883b      	ldrh	r3, [r7, #0]
 801b500:	3b0a      	subs	r3, #10
 801b502:	b29b      	uxth	r3, r3
 801b504:	461a      	mov	r2, r3
 801b506:	2106      	movs	r1, #6
 801b508:	f7f5 f816 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 801b50c:	4603      	mov	r3, r0
 801b50e:	81fb      	strh	r3, [r7, #14]
 801b510:	89fb      	ldrh	r3, [r7, #14]
 801b512:	2b00      	cmp	r3, #0
 801b514:	d001      	beq.n	801b51a <phpalSli15693_Sw_SetConfig+0x25a>
 801b516:	89fb      	ldrh	r3, [r7, #14]
 801b518:	e0a4      	b.n	801b664 <phpalSli15693_Sw_SetConfig+0x3a4>
                pDataParams->pHalDataParams,
                PHHAL_HW_CONFIG_RXWAIT_US,
                (wValue - 10U)));

            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 801b51a:	687b      	ldr	r3, [r7, #4]
 801b51c:	685b      	ldr	r3, [r3, #4]
 801b51e:	883a      	ldrh	r2, [r7, #0]
 801b520:	210d      	movs	r1, #13
 801b522:	4618      	mov	r0, r3
 801b524:	f7f5 f808 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 801b528:	4603      	mov	r3, r0
 801b52a:	81fb      	strh	r3, [r7, #14]
 801b52c:	89fb      	ldrh	r3, [r7, #14]
 801b52e:	2b00      	cmp	r3, #0
 801b530:	f000 8092 	beq.w	801b658 <phpalSli15693_Sw_SetConfig+0x398>
 801b534:	89fb      	ldrh	r3, [r7, #14]
 801b536:	e095      	b.n	801b664 <phpalSli15693_Sw_SetConfig+0x3a4>
                wValue));
        }
        break;

    case PHPAL_SLI15693_CONFIG_ENABLE_BUFFERING:
        pDataParams->bBuffering = (uint8_t)wValue;
 801b538:	883b      	ldrh	r3, [r7, #0]
 801b53a:	b2da      	uxtb	r2, r3
 801b53c:	687b      	ldr	r3, [r7, #4]
 801b53e:	75da      	strb	r2, [r3, #23]
        break;
 801b540:	e08f      	b.n	801b662 <phpalSli15693_Sw_SetConfig+0x3a2>

    case PHPAL_SLI15693_CONFIG_TXDATARATE:

        if((pDataParams->bOpeMode == RD_LIB_MODE_NFC) && (wValue != PHPAL_SLI15693_26KBPS_DATARATE ))
 801b542:	687b      	ldr	r3, [r7, #4]
 801b544:	7d9b      	ldrb	r3, [r3, #22]
 801b546:	2b02      	cmp	r3, #2
 801b548:	d105      	bne.n	801b556 <phpalSli15693_Sw_SetConfig+0x296>
 801b54a:	883b      	ldrh	r3, [r7, #0]
 801b54c:	2b1a      	cmp	r3, #26
 801b54e:	d002      	beq.n	801b556 <phpalSli15693_Sw_SetConfig+0x296>
        {
            return PH_ADD_COMPCODE(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_SLI15693);
 801b550:	f640 2321 	movw	r3, #2593	@ 0xa21
 801b554:	e086      	b.n	801b664 <phpalSli15693_Sw_SetConfig+0x3a4>
        }

        if(wValue > PHPAL_SLI15693_212KBPS_DATARATE)
 801b556:	883b      	ldrh	r3, [r7, #0]
 801b558:	2b1d      	cmp	r3, #29
 801b55a:	d902      	bls.n	801b562 <phpalSli15693_Sw_SetConfig+0x2a2>
        {
            return PH_ADD_COMPCODE(PH_ERR_UNSUPPORTED_PARAMETER, PH_COMP_PAL_SLI15693);
 801b55c:	f640 2323 	movw	r3, #2595	@ 0xa23
 801b560:	e080      	b.n	801b664 <phpalSli15693_Sw_SetConfig+0x3a4>
        }

        switch(wValue)
 801b562:	883b      	ldrh	r3, [r7, #0]
 801b564:	3b1a      	subs	r3, #26
 801b566:	2b03      	cmp	r3, #3
 801b568:	d816      	bhi.n	801b598 <phpalSli15693_Sw_SetConfig+0x2d8>
 801b56a:	a201      	add	r2, pc, #4	@ (adr r2, 801b570 <phpalSli15693_Sw_SetConfig+0x2b0>)
 801b56c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801b570:	0801b581 	.word	0x0801b581
 801b574:	0801b587 	.word	0x0801b587
 801b578:	0801b58d 	.word	0x0801b58d
 801b57c:	0801b593 	.word	0x0801b593
        {
        case PHPAL_SLI15693_26KBPS_DATARATE:
            wValue = PHHAL_HW_RF_TX_DATARATE_1_OUT_OF_4;
 801b580:	230b      	movs	r3, #11
 801b582:	803b      	strh	r3, [r7, #0]
            break;
 801b584:	e009      	b.n	801b59a <phpalSli15693_Sw_SetConfig+0x2da>
        case PHPAL_SLI15693_53KBPS_DATARATE:
            wValue =  PHHAL_HW_RF_I15693_53KBPS_DATARATE;
 801b586:	231b      	movs	r3, #27
 801b588:	803b      	strh	r3, [r7, #0]
            break;
 801b58a:	e006      	b.n	801b59a <phpalSli15693_Sw_SetConfig+0x2da>
        case PHPAL_SLI15693_106KBPS_DATARATE:
            wValue = PHHAL_HW_RF_DATARATE_106;
 801b58c:	2300      	movs	r3, #0
 801b58e:	803b      	strh	r3, [r7, #0]
            break;
 801b590:	e003      	b.n	801b59a <phpalSli15693_Sw_SetConfig+0x2da>
        case PHPAL_SLI15693_212KBPS_DATARATE:
            wValue = PHHAL_HW_RF_DATARATE_212;
 801b592:	2301      	movs	r3, #1
 801b594:	803b      	strh	r3, [r7, #0]
            break;
 801b596:	e000      	b.n	801b59a <phpalSli15693_Sw_SetConfig+0x2da>
        default:
            break;
 801b598:	bf00      	nop
        }

        /* Set the new TX data rate */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 801b59a:	687b      	ldr	r3, [r7, #4]
 801b59c:	685b      	ldr	r3, [r3, #4]
 801b59e:	883a      	ldrh	r2, [r7, #0]
 801b5a0:	2109      	movs	r1, #9
 801b5a2:	4618      	mov	r0, r3
 801b5a4:	f7f4 ffc8 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 801b5a8:	4603      	mov	r3, r0
 801b5aa:	81fb      	strh	r3, [r7, #14]
 801b5ac:	89fb      	ldrh	r3, [r7, #14]
 801b5ae:	2b00      	cmp	r3, #0
 801b5b0:	d054      	beq.n	801b65c <phpalSli15693_Sw_SetConfig+0x39c>
 801b5b2:	89fb      	ldrh	r3, [r7, #14]
 801b5b4:	e056      	b.n	801b664 <phpalSli15693_Sw_SetConfig+0x3a4>

        break;

    case PHPAL_SLI15693_CONFIG_RXDATARATE:

        if((pDataParams->bOpeMode == RD_LIB_MODE_NFC) && (wValue != PHPAL_SLI15693_26KBPS_DATARATE))
 801b5b6:	687b      	ldr	r3, [r7, #4]
 801b5b8:	7d9b      	ldrb	r3, [r3, #22]
 801b5ba:	2b02      	cmp	r3, #2
 801b5bc:	d105      	bne.n	801b5ca <phpalSli15693_Sw_SetConfig+0x30a>
 801b5be:	883b      	ldrh	r3, [r7, #0]
 801b5c0:	2b1a      	cmp	r3, #26
 801b5c2:	d002      	beq.n	801b5ca <phpalSli15693_Sw_SetConfig+0x30a>
        {
            return PH_ADD_COMPCODE(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_SLI15693);
 801b5c4:	f640 2321 	movw	r3, #2593	@ 0xa21
 801b5c8:	e04c      	b.n	801b664 <phpalSli15693_Sw_SetConfig+0x3a4>
        }

        switch(wValue)
 801b5ca:	883b      	ldrh	r3, [r7, #0]
 801b5cc:	3b1a      	subs	r3, #26
 801b5ce:	2b03      	cmp	r3, #3
 801b5d0:	d816      	bhi.n	801b600 <phpalSli15693_Sw_SetConfig+0x340>
 801b5d2:	a201      	add	r2, pc, #4	@ (adr r2, 801b5d8 <phpalSli15693_Sw_SetConfig+0x318>)
 801b5d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801b5d8:	0801b5e9 	.word	0x0801b5e9
 801b5dc:	0801b5ef 	.word	0x0801b5ef
 801b5e0:	0801b5f5 	.word	0x0801b5f5
 801b5e4:	0801b5fb 	.word	0x0801b5fb
        {
        case PHPAL_SLI15693_26KBPS_DATARATE:
            wValue = PHHAL_HW_RF_RX_DATARATE_HIGH;
 801b5e8:	230d      	movs	r3, #13
 801b5ea:	803b      	strh	r3, [r7, #0]
            break;
 801b5ec:	e009      	b.n	801b602 <phpalSli15693_Sw_SetConfig+0x342>
        case PHPAL_SLI15693_53KBPS_DATARATE:
            wValue = PHHAL_HW_RF_RX_DATARATE_FAST_HIGH;
 801b5ee:	230f      	movs	r3, #15
 801b5f0:	803b      	strh	r3, [r7, #0]
            break;
 801b5f2:	e006      	b.n	801b602 <phpalSli15693_Sw_SetConfig+0x342>
        case PHPAL_SLI15693_106KBPS_DATARATE:
            wValue = PHHAL_HW_RF_DATARATE_106;
 801b5f4:	2300      	movs	r3, #0
 801b5f6:	803b      	strh	r3, [r7, #0]
            break;
 801b5f8:	e003      	b.n	801b602 <phpalSli15693_Sw_SetConfig+0x342>
        case PHPAL_SLI15693_212KBPS_DATARATE:
            wValue = PHHAL_HW_RF_DATARATE_212;
 801b5fa:	2301      	movs	r3, #1
 801b5fc:	803b      	strh	r3, [r7, #0]
            break;
 801b5fe:	e000      	b.n	801b602 <phpalSli15693_Sw_SetConfig+0x342>
        default:
            break;
 801b600:	bf00      	nop
        }

        /* Set the new RX data rate */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 801b602:	687b      	ldr	r3, [r7, #4]
 801b604:	685b      	ldr	r3, [r3, #4]
 801b606:	883a      	ldrh	r2, [r7, #0]
 801b608:	210a      	movs	r1, #10
 801b60a:	4618      	mov	r0, r3
 801b60c:	f7f4 ff94 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 801b610:	4603      	mov	r3, r0
 801b612:	81fb      	strh	r3, [r7, #14]
 801b614:	89fb      	ldrh	r3, [r7, #14]
 801b616:	2b00      	cmp	r3, #0
 801b618:	d022      	beq.n	801b660 <phpalSli15693_Sw_SetConfig+0x3a0>
 801b61a:	89fb      	ldrh	r3, [r7, #14]
 801b61c:	e022      	b.n	801b664 <phpalSli15693_Sw_SetConfig+0x3a4>
            wValue));

        break;

    case PHPAL_SLI15693_CONFIG_MAXRETRYCOUNT:
            if(pDataParams->bMaxRetryCount > PHPAL_SLI15693_SW_RETRYCOUNT_MAX)
 801b61e:	687b      	ldr	r3, [r7, #4]
 801b620:	7e1b      	ldrb	r3, [r3, #24]
 801b622:	2b05      	cmp	r3, #5
 801b624:	d902      	bls.n	801b62c <phpalSli15693_Sw_SetConfig+0x36c>
            {
                return PH_ADD_COMPCODE(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_SLI15693);
 801b626:	f640 2321 	movw	r3, #2593	@ 0xa21
 801b62a:	e01b      	b.n	801b664 <phpalSli15693_Sw_SetConfig+0x3a4>
            }
            pDataParams->bMaxRetryCount = (uint8_t)wValue;
 801b62c:	883b      	ldrh	r3, [r7, #0]
 801b62e:	b2da      	uxtb	r2, r3
 801b630:	687b      	ldr	r3, [r7, #4]
 801b632:	761a      	strb	r2, [r3, #24]
            break;
 801b634:	e015      	b.n	801b662 <phpalSli15693_Sw_SetConfig+0x3a2>

    case PHPAL_SLI15693_CONFIG_ICMFGCODE:
            pDataParams->bIcMfgCode = (uint8_t)wValue;
 801b636:	883b      	ldrh	r3, [r7, #0]
 801b638:	b2da      	uxtb	r2, r3
 801b63a:	687b      	ldr	r3, [r7, #4]
 801b63c:	765a      	strb	r2, [r3, #25]
            break;
 801b63e:	e010      	b.n	801b662 <phpalSli15693_Sw_SetConfig+0x3a2>

    case PHPAL_SLI15693_CONFIG_OPE_MODE:
            pDataParams->bOpeMode = (uint8_t)wValue;
 801b640:	883b      	ldrh	r3, [r7, #0]
 801b642:	b2da      	uxtb	r2, r3
 801b644:	687b      	ldr	r3, [r7, #4]
 801b646:	759a      	strb	r2, [r3, #22]
            break;
 801b648:	e00b      	b.n	801b662 <phpalSli15693_Sw_SetConfig+0x3a2>

    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_PARAMETER, PH_COMP_PAL_SLI15693);
 801b64a:	f640 2323 	movw	r3, #2595	@ 0xa23
 801b64e:	e009      	b.n	801b664 <phpalSli15693_Sw_SetConfig+0x3a4>
        break;
 801b650:	bf00      	nop
 801b652:	e006      	b.n	801b662 <phpalSli15693_Sw_SetConfig+0x3a2>
        break;
 801b654:	bf00      	nop
 801b656:	e004      	b.n	801b662 <phpalSli15693_Sw_SetConfig+0x3a2>
        break;
 801b658:	bf00      	nop
 801b65a:	e002      	b.n	801b662 <phpalSli15693_Sw_SetConfig+0x3a2>
        break;
 801b65c:	bf00      	nop
 801b65e:	e000      	b.n	801b662 <phpalSli15693_Sw_SetConfig+0x3a2>
        break;
 801b660:	bf00      	nop
    }

    return PH_ERR_SUCCESS;
 801b662:	2300      	movs	r3, #0
}
 801b664:	4618      	mov	r0, r3
 801b666:	3710      	adds	r7, #16
 801b668:	46bd      	mov	sp, r7
 801b66a:	bd80      	pop	{r7, pc}

0801b66c <phpalSli15693_Sw_GetConfig>:
phStatus_t phpalSli15693_Sw_GetConfig(
                                      phpalSli15693_Sw_DataParams_t * pDataParams,
                                      uint16_t wConfig,
                                      uint16_t * pValue
                                      )
{
 801b66c:	b580      	push	{r7, lr}
 801b66e:	b086      	sub	sp, #24
 801b670:	af00      	add	r7, sp, #0
 801b672:	60f8      	str	r0, [r7, #12]
 801b674:	460b      	mov	r3, r1
 801b676:	607a      	str	r2, [r7, #4]
 801b678:	817b      	strh	r3, [r7, #10]
    phStatus_t PH_MEMLOC_REM statusTmp;

    switch (wConfig)
 801b67a:	897b      	ldrh	r3, [r7, #10]
 801b67c:	2b0a      	cmp	r3, #10
 801b67e:	f200 8115 	bhi.w	801b8ac <phpalSli15693_Sw_GetConfig+0x240>
 801b682:	a201      	add	r2, pc, #4	@ (adr r2, 801b688 <phpalSli15693_Sw_GetConfig+0x1c>)
 801b684:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801b688:	0801b6b5 	.word	0x0801b6b5
 801b68c:	0801b6c1 	.word	0x0801b6c1
 801b690:	0801b6cb 	.word	0x0801b6cb
 801b694:	0801b6f5 	.word	0x0801b6f5
 801b698:	0801b713 	.word	0x0801b713
 801b69c:	0801b7d1 	.word	0x0801b7d1
 801b6a0:	0801b861 	.word	0x0801b861
 801b6a4:	0801b87d 	.word	0x0801b87d
 801b6a8:	0801b889 	.word	0x0801b889
 801b6ac:	0801b895 	.word	0x0801b895
 801b6b0:	0801b8a1 	.word	0x0801b8a1
    {
    case PHPAL_SLI15693_CONFIG_FLAGS:
        *pValue = pDataParams->bFlags;
 801b6b4:	68fb      	ldr	r3, [r7, #12]
 801b6b6:	7a9b      	ldrb	r3, [r3, #10]
 801b6b8:	461a      	mov	r2, r3
 801b6ba:	687b      	ldr	r3, [r7, #4]
 801b6bc:	801a      	strh	r2, [r3, #0]
        break;
 801b6be:	e0fb      	b.n	801b8b8 <phpalSli15693_Sw_GetConfig+0x24c>

    case PHPAL_SLI15693_CONFIG_ADD_INFO:
        *pValue = pDataParams->wAdditionalInfo;
 801b6c0:	68fb      	ldr	r3, [r7, #12]
 801b6c2:	891a      	ldrh	r2, [r3, #8]
 801b6c4:	687b      	ldr	r3, [r7, #4]
 801b6c6:	801a      	strh	r2, [r3, #0]
        break;
 801b6c8:	e0f6      	b.n	801b8b8 <phpalSli15693_Sw_GetConfig+0x24c>

    case PHPAL_SLI15693_CONFIG_TIMEOUT_US:
        /* Get HAL timeout value */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_GetConfig(
 801b6ca:	68fb      	ldr	r3, [r7, #12]
 801b6cc:	685b      	ldr	r3, [r3, #4]
 801b6ce:	687a      	ldr	r2, [r7, #4]
 801b6d0:	210d      	movs	r1, #13
 801b6d2:	4618      	mov	r0, r3
 801b6d4:	f7f6 fb7e 	bl	8011dd4 <phhalHw_Pn5180_GetConfig>
 801b6d8:	4603      	mov	r3, r0
 801b6da:	82fb      	strh	r3, [r7, #22]
 801b6dc:	8afb      	ldrh	r3, [r7, #22]
 801b6de:	2b00      	cmp	r3, #0
 801b6e0:	d001      	beq.n	801b6e6 <phpalSli15693_Sw_GetConfig+0x7a>
 801b6e2:	8afb      	ldrh	r3, [r7, #22]
 801b6e4:	e0e9      	b.n	801b8ba <phpalSli15693_Sw_GetConfig+0x24e>
            pDataParams->pHalDataParams,
            PHHAL_HW_CONFIG_TIMEOUT_VALUE_US,
            pValue));

        /* Remove timeout extension */
        *pValue -= PHPAL_SLI15693_SW_EXT_TIME_US;
 801b6e6:	687b      	ldr	r3, [r7, #4]
 801b6e8:	881b      	ldrh	r3, [r3, #0]
 801b6ea:	3b3c      	subs	r3, #60	@ 0x3c
 801b6ec:	b29a      	uxth	r2, r3
 801b6ee:	687b      	ldr	r3, [r7, #4]
 801b6f0:	801a      	strh	r2, [r3, #0]
        break;
 801b6f2:	e0e1      	b.n	801b8b8 <phpalSli15693_Sw_GetConfig+0x24c>

    case PHPAL_SLI15693_CONFIG_TIMEOUT_MS:
        /* Get HAL timeout value */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_GetConfig(
 801b6f4:	68fb      	ldr	r3, [r7, #12]
 801b6f6:	685b      	ldr	r3, [r3, #4]
 801b6f8:	687a      	ldr	r2, [r7, #4]
 801b6fa:	210e      	movs	r1, #14
 801b6fc:	4618      	mov	r0, r3
 801b6fe:	f7f6 fb69 	bl	8011dd4 <phhalHw_Pn5180_GetConfig>
 801b702:	4603      	mov	r3, r0
 801b704:	82fb      	strh	r3, [r7, #22]
 801b706:	8afb      	ldrh	r3, [r7, #22]
 801b708:	2b00      	cmp	r3, #0
 801b70a:	f000 80d2 	beq.w	801b8b2 <phpalSli15693_Sw_GetConfig+0x246>
 801b70e:	8afb      	ldrh	r3, [r7, #22]
 801b710:	e0d3      	b.n	801b8ba <phpalSli15693_Sw_GetConfig+0x24e>

        break;

    case PHPAL_SLI15693_CONFIG_TXDATARATE:
        /* Get HAL Tx Data Rate value */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_GetConfig(
 801b712:	68fb      	ldr	r3, [r7, #12]
 801b714:	685b      	ldr	r3, [r3, #4]
 801b716:	687a      	ldr	r2, [r7, #4]
 801b718:	2109      	movs	r1, #9
 801b71a:	4618      	mov	r0, r3
 801b71c:	f7f6 fb5a 	bl	8011dd4 <phhalHw_Pn5180_GetConfig>
 801b720:	4603      	mov	r3, r0
 801b722:	82fb      	strh	r3, [r7, #22]
 801b724:	8afb      	ldrh	r3, [r7, #22]
 801b726:	2b00      	cmp	r3, #0
 801b728:	d001      	beq.n	801b72e <phpalSli15693_Sw_GetConfig+0xc2>
 801b72a:	8afb      	ldrh	r3, [r7, #22]
 801b72c:	e0c5      	b.n	801b8ba <phpalSli15693_Sw_GetConfig+0x24e>
            pDataParams->pHalDataParams,
            PHHAL_HW_CONFIG_TXDATARATE_FRAMING,
            pValue));

        /* Map the HAL TX BaudRates to generic 15693 BaudRates */
        switch(*pValue)
 801b72e:	687b      	ldr	r3, [r7, #4]
 801b730:	881b      	ldrh	r3, [r3, #0]
 801b732:	2b1b      	cmp	r3, #27
 801b734:	d84a      	bhi.n	801b7cc <phpalSli15693_Sw_GetConfig+0x160>
 801b736:	a201      	add	r2, pc, #4	@ (adr r2, 801b73c <phpalSli15693_Sw_GetConfig+0xd0>)
 801b738:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801b73c:	0801b7bd 	.word	0x0801b7bd
 801b740:	0801b7c5 	.word	0x0801b7c5
 801b744:	0801b7cd 	.word	0x0801b7cd
 801b748:	0801b7cd 	.word	0x0801b7cd
 801b74c:	0801b7cd 	.word	0x0801b7cd
 801b750:	0801b7cd 	.word	0x0801b7cd
 801b754:	0801b7cd 	.word	0x0801b7cd
 801b758:	0801b7cd 	.word	0x0801b7cd
 801b75c:	0801b7cd 	.word	0x0801b7cd
 801b760:	0801b7cd 	.word	0x0801b7cd
 801b764:	0801b7cd 	.word	0x0801b7cd
 801b768:	0801b7ad 	.word	0x0801b7ad
 801b76c:	0801b7cd 	.word	0x0801b7cd
 801b770:	0801b7cd 	.word	0x0801b7cd
 801b774:	0801b7cd 	.word	0x0801b7cd
 801b778:	0801b7cd 	.word	0x0801b7cd
 801b77c:	0801b7cd 	.word	0x0801b7cd
 801b780:	0801b7cd 	.word	0x0801b7cd
 801b784:	0801b7cd 	.word	0x0801b7cd
 801b788:	0801b7cd 	.word	0x0801b7cd
 801b78c:	0801b7cd 	.word	0x0801b7cd
 801b790:	0801b7cd 	.word	0x0801b7cd
 801b794:	0801b7cd 	.word	0x0801b7cd
 801b798:	0801b7cd 	.word	0x0801b7cd
 801b79c:	0801b7cd 	.word	0x0801b7cd
 801b7a0:	0801b7cd 	.word	0x0801b7cd
 801b7a4:	0801b7cd 	.word	0x0801b7cd
 801b7a8:	0801b7b5 	.word	0x0801b7b5
        {
        case PHHAL_HW_RF_TX_DATARATE_1_OUT_OF_4:
            *pValue = PHPAL_SLI15693_26KBPS_DATARATE;
 801b7ac:	687b      	ldr	r3, [r7, #4]
 801b7ae:	221a      	movs	r2, #26
 801b7b0:	801a      	strh	r2, [r3, #0]
            break;
 801b7b2:	e00c      	b.n	801b7ce <phpalSli15693_Sw_GetConfig+0x162>
        case PHHAL_HW_RF_I15693_53KBPS_DATARATE:
            *pValue = PHPAL_SLI15693_53KBPS_DATARATE;
 801b7b4:	687b      	ldr	r3, [r7, #4]
 801b7b6:	221b      	movs	r2, #27
 801b7b8:	801a      	strh	r2, [r3, #0]
            break;
 801b7ba:	e008      	b.n	801b7ce <phpalSli15693_Sw_GetConfig+0x162>
        case PHHAL_HW_RF_DATARATE_106:
            *pValue = PHPAL_SLI15693_106KBPS_DATARATE;
 801b7bc:	687b      	ldr	r3, [r7, #4]
 801b7be:	221c      	movs	r2, #28
 801b7c0:	801a      	strh	r2, [r3, #0]
            break;
 801b7c2:	e004      	b.n	801b7ce <phpalSli15693_Sw_GetConfig+0x162>
        case PHHAL_HW_RF_DATARATE_212:
            *pValue = PHPAL_SLI15693_212KBPS_DATARATE;
 801b7c4:	687b      	ldr	r3, [r7, #4]
 801b7c6:	221d      	movs	r2, #29
 801b7c8:	801a      	strh	r2, [r3, #0]
            break;
 801b7ca:	e000      	b.n	801b7ce <phpalSli15693_Sw_GetConfig+0x162>
        default:
            break;
 801b7cc:	bf00      	nop
        }
        break;
 801b7ce:	e073      	b.n	801b8b8 <phpalSli15693_Sw_GetConfig+0x24c>

    case PHPAL_SLI15693_CONFIG_RXDATARATE:
        /* Get HAL timeout value */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_GetConfig(
 801b7d0:	68fb      	ldr	r3, [r7, #12]
 801b7d2:	685b      	ldr	r3, [r3, #4]
 801b7d4:	687a      	ldr	r2, [r7, #4]
 801b7d6:	210a      	movs	r1, #10
 801b7d8:	4618      	mov	r0, r3
 801b7da:	f7f6 fafb 	bl	8011dd4 <phhalHw_Pn5180_GetConfig>
 801b7de:	4603      	mov	r3, r0
 801b7e0:	82fb      	strh	r3, [r7, #22]
 801b7e2:	8afb      	ldrh	r3, [r7, #22]
 801b7e4:	2b00      	cmp	r3, #0
 801b7e6:	d001      	beq.n	801b7ec <phpalSli15693_Sw_GetConfig+0x180>
 801b7e8:	8afb      	ldrh	r3, [r7, #22]
 801b7ea:	e066      	b.n	801b8ba <phpalSli15693_Sw_GetConfig+0x24e>
            pDataParams->pHalDataParams,
            PHHAL_HW_CONFIG_RXDATARATE_FRAMING,
            pValue));

        /* Map the HAL RX BaudRates to generic 15693 BaudRates */
        switch(*pValue)
 801b7ec:	687b      	ldr	r3, [r7, #4]
 801b7ee:	881b      	ldrh	r3, [r3, #0]
 801b7f0:	2b0f      	cmp	r3, #15
 801b7f2:	d833      	bhi.n	801b85c <phpalSli15693_Sw_GetConfig+0x1f0>
 801b7f4:	a201      	add	r2, pc, #4	@ (adr r2, 801b7fc <phpalSli15693_Sw_GetConfig+0x190>)
 801b7f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801b7fa:	bf00      	nop
 801b7fc:	0801b84d 	.word	0x0801b84d
 801b800:	0801b855 	.word	0x0801b855
 801b804:	0801b85d 	.word	0x0801b85d
 801b808:	0801b85d 	.word	0x0801b85d
 801b80c:	0801b85d 	.word	0x0801b85d
 801b810:	0801b85d 	.word	0x0801b85d
 801b814:	0801b85d 	.word	0x0801b85d
 801b818:	0801b85d 	.word	0x0801b85d
 801b81c:	0801b85d 	.word	0x0801b85d
 801b820:	0801b85d 	.word	0x0801b85d
 801b824:	0801b85d 	.word	0x0801b85d
 801b828:	0801b85d 	.word	0x0801b85d
 801b82c:	0801b85d 	.word	0x0801b85d
 801b830:	0801b83d 	.word	0x0801b83d
 801b834:	0801b85d 	.word	0x0801b85d
 801b838:	0801b845 	.word	0x0801b845
        {
        case PHHAL_HW_RF_RX_DATARATE_HIGH:
            *pValue = PHPAL_SLI15693_26KBPS_DATARATE;
 801b83c:	687b      	ldr	r3, [r7, #4]
 801b83e:	221a      	movs	r2, #26
 801b840:	801a      	strh	r2, [r3, #0]
            break;
 801b842:	e00c      	b.n	801b85e <phpalSli15693_Sw_GetConfig+0x1f2>
        case PHHAL_HW_RF_RX_DATARATE_FAST_HIGH:
            *pValue = PHPAL_SLI15693_53KBPS_DATARATE;
 801b844:	687b      	ldr	r3, [r7, #4]
 801b846:	221b      	movs	r2, #27
 801b848:	801a      	strh	r2, [r3, #0]
            break;
 801b84a:	e008      	b.n	801b85e <phpalSli15693_Sw_GetConfig+0x1f2>
        case PHHAL_HW_RF_DATARATE_106:
            *pValue = PHPAL_SLI15693_106KBPS_DATARATE;
 801b84c:	687b      	ldr	r3, [r7, #4]
 801b84e:	221c      	movs	r2, #28
 801b850:	801a      	strh	r2, [r3, #0]
            break;
 801b852:	e004      	b.n	801b85e <phpalSli15693_Sw_GetConfig+0x1f2>
        case PHHAL_HW_RF_DATARATE_212:
            *pValue = PHPAL_SLI15693_212KBPS_DATARATE;
 801b854:	687b      	ldr	r3, [r7, #4]
 801b856:	221d      	movs	r2, #29
 801b858:	801a      	strh	r2, [r3, #0]
            break;
 801b85a:	e000      	b.n	801b85e <phpalSli15693_Sw_GetConfig+0x1f2>
        default:
            break;
 801b85c:	bf00      	nop
        }
        break;
 801b85e:	e02b      	b.n	801b8b8 <phpalSli15693_Sw_GetConfig+0x24c>

    case PHPAL_SLI15693_CONFIG_T1_PARAMETER:

        /* Retrieve current T1 Value */
        PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_GetConfig(
 801b860:	68fb      	ldr	r3, [r7, #12]
 801b862:	685b      	ldr	r3, [r3, #4]
 801b864:	687a      	ldr	r2, [r7, #4]
 801b866:	210d      	movs	r1, #13
 801b868:	4618      	mov	r0, r3
 801b86a:	f7f6 fab3 	bl	8011dd4 <phhalHw_Pn5180_GetConfig>
 801b86e:	4603      	mov	r3, r0
 801b870:	82fb      	strh	r3, [r7, #22]
 801b872:	8afb      	ldrh	r3, [r7, #22]
 801b874:	2b00      	cmp	r3, #0
 801b876:	d01e      	beq.n	801b8b6 <phpalSli15693_Sw_GetConfig+0x24a>
 801b878:	8afb      	ldrh	r3, [r7, #22]
 801b87a:	e01e      	b.n	801b8ba <phpalSli15693_Sw_GetConfig+0x24e>
            PHHAL_HW_CONFIG_TIMEOUT_VALUE_US,
            pValue));
        break;

    case PHPAL_SLI15693_CONFIG_ENABLE_BUFFERING:
        *pValue = pDataParams->bBuffering;
 801b87c:	68fb      	ldr	r3, [r7, #12]
 801b87e:	7ddb      	ldrb	r3, [r3, #23]
 801b880:	461a      	mov	r2, r3
 801b882:	687b      	ldr	r3, [r7, #4]
 801b884:	801a      	strh	r2, [r3, #0]
        break;
 801b886:	e017      	b.n	801b8b8 <phpalSli15693_Sw_GetConfig+0x24c>

    case PHPAL_SLI15693_CONFIG_MAXRETRYCOUNT:
        *pValue = pDataParams->bMaxRetryCount;
 801b888:	68fb      	ldr	r3, [r7, #12]
 801b88a:	7e1b      	ldrb	r3, [r3, #24]
 801b88c:	461a      	mov	r2, r3
 801b88e:	687b      	ldr	r3, [r7, #4]
 801b890:	801a      	strh	r2, [r3, #0]
        break;
 801b892:	e011      	b.n	801b8b8 <phpalSli15693_Sw_GetConfig+0x24c>

    case PHPAL_SLI15693_CONFIG_ICMFGCODE:
        *pValue = pDataParams->bIcMfgCode;
 801b894:	68fb      	ldr	r3, [r7, #12]
 801b896:	7e5b      	ldrb	r3, [r3, #25]
 801b898:	461a      	mov	r2, r3
 801b89a:	687b      	ldr	r3, [r7, #4]
 801b89c:	801a      	strh	r2, [r3, #0]
        break;
 801b89e:	e00b      	b.n	801b8b8 <phpalSli15693_Sw_GetConfig+0x24c>

    case PHPAL_SLI15693_CONFIG_OPE_MODE:
        *pValue = pDataParams->bOpeMode;
 801b8a0:	68fb      	ldr	r3, [r7, #12]
 801b8a2:	7d9b      	ldrb	r3, [r3, #22]
 801b8a4:	461a      	mov	r2, r3
 801b8a6:	687b      	ldr	r3, [r7, #4]
 801b8a8:	801a      	strh	r2, [r3, #0]
        break;
 801b8aa:	e005      	b.n	801b8b8 <phpalSli15693_Sw_GetConfig+0x24c>

    default:
        return PH_ADD_COMPCODE_FIXED(PH_ERR_UNSUPPORTED_PARAMETER, PH_COMP_PAL_SLI15693);
 801b8ac:	f640 2323 	movw	r3, #2595	@ 0xa23
 801b8b0:	e003      	b.n	801b8ba <phpalSli15693_Sw_GetConfig+0x24e>
        break;
 801b8b2:	bf00      	nop
 801b8b4:	e000      	b.n	801b8b8 <phpalSli15693_Sw_GetConfig+0x24c>
        break;
 801b8b6:	bf00      	nop
    }

    return PH_ERR_SUCCESS;
 801b8b8:	2300      	movs	r3, #0
}
 801b8ba:	4618      	mov	r0, r3
 801b8bc:	3718      	adds	r7, #24
 801b8be:	46bd      	mov	sp, r7
 801b8c0:	bd80      	pop	{r7, pc}
 801b8c2:	bf00      	nop

0801b8c4 <phpalSli15693_Sw_InventoryEx>:
                                        uint8_t * pUid,
                                        uint8_t * pUidLength,
                                        uint8_t * pData,
                                        uint16_t * pDataLength
                                        )
{
 801b8c4:	b580      	push	{r7, lr}
 801b8c6:	b08e      	sub	sp, #56	@ 0x38
 801b8c8:	af0c      	add	r7, sp, #48	@ 0x30
 801b8ca:	6078      	str	r0, [r7, #4]
 801b8cc:	4608      	mov	r0, r1
 801b8ce:	4611      	mov	r1, r2
 801b8d0:	461a      	mov	r2, r3
 801b8d2:	4603      	mov	r3, r0
 801b8d4:	70fb      	strb	r3, [r7, #3]
 801b8d6:	460b      	mov	r3, r1
 801b8d8:	70bb      	strb	r3, [r7, #2]
 801b8da:	4613      	mov	r3, r2
 801b8dc:	707b      	strb	r3, [r7, #1]
        return  phpalSli15693_Sw_InventoryExt(
 801b8de:	7878      	ldrb	r0, [r7, #1]
 801b8e0:	78ba      	ldrb	r2, [r7, #2]
 801b8e2:	78f9      	ldrb	r1, [r7, #3]
 801b8e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b8e6:	930b      	str	r3, [sp, #44]	@ 0x2c
 801b8e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b8ea:	930a      	str	r3, [sp, #40]	@ 0x28
 801b8ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b8ee:	9309      	str	r3, [sp, #36]	@ 0x24
 801b8f0:	6a3b      	ldr	r3, [r7, #32]
 801b8f2:	9308      	str	r3, [sp, #32]
 801b8f4:	2300      	movs	r3, #0
 801b8f6:	9307      	str	r3, [sp, #28]
 801b8f8:	8bbb      	ldrh	r3, [r7, #28]
 801b8fa:	9306      	str	r3, [sp, #24]
 801b8fc:	7e3b      	ldrb	r3, [r7, #24]
 801b8fe:	9305      	str	r3, [sp, #20]
 801b900:	7d3b      	ldrb	r3, [r7, #20]
 801b902:	9304      	str	r3, [sp, #16]
 801b904:	693b      	ldr	r3, [r7, #16]
 801b906:	9303      	str	r3, [sp, #12]
 801b908:	2300      	movs	r3, #0
 801b90a:	9302      	str	r3, [sp, #8]
 801b90c:	2300      	movs	r3, #0
 801b90e:	9301      	str	r3, [sp, #4]
 801b910:	2300      	movs	r3, #0
 801b912:	9300      	str	r3, [sp, #0]
 801b914:	4603      	mov	r3, r0
 801b916:	6878      	ldr	r0, [r7, #4]
 801b918:	f000 f805 	bl	801b926 <phpalSli15693_Sw_InventoryExt>
 801b91c:	4603      	mov	r3, r0
                pUid,
                pUidLength,
                pData,
                pDataLength
                );
}
 801b91e:	4618      	mov	r0, r3
 801b920:	3708      	adds	r7, #8
 801b922:	46bd      	mov	sp, r7
 801b924:	bd80      	pop	{r7, pc}

0801b926 <phpalSli15693_Sw_InventoryExt>:
                                        uint8_t * pUid,
                                        uint8_t * pUidLength,
                                        uint8_t * pData,
                                        uint16_t * pDataLength
                                        )
{
 801b926:	b580      	push	{r7, lr}
 801b928:	b090      	sub	sp, #64	@ 0x40
 801b92a:	af02      	add	r7, sp, #8
 801b92c:	6078      	str	r0, [r7, #4]
 801b92e:	4608      	mov	r0, r1
 801b930:	4611      	mov	r1, r2
 801b932:	461a      	mov	r2, r3
 801b934:	4603      	mov	r3, r0
 801b936:	70fb      	strb	r3, [r7, #3]
 801b938:	460b      	mov	r3, r1
 801b93a:	70bb      	strb	r3, [r7, #2]
 801b93c:	4613      	mov	r3, r2
 801b93e:	707b      	strb	r3, [r7, #1]
    phStatus_t  PH_MEMLOC_REM status;
    phStatus_t  PH_MEMLOC_REM statusTmp;
    uint8_t     PH_MEMLOC_REM bCmdBuffer[15];
    uint8_t     PH_MEMLOC_REM bCmdBufferLen = 0;
 801b940:	2300      	movs	r3, #0
 801b942:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    uint8_t     PH_MEMLOC_REM bCmdOffset = 0;
 801b946:	2300      	movs	r3, #0
 801b948:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    uint8_t     PH_MEMLOC_REM bMaskByteLength;
    uint8_t *   PH_MEMLOC_REM pResp = NULL;
 801b94c:	2300      	movs	r3, #0
 801b94e:	613b      	str	r3, [r7, #16]
    uint16_t    PH_MEMLOC_REM wRespLength = 0;
 801b950:	2300      	movs	r3, #0
 801b952:	81fb      	strh	r3, [r7, #14]
    uint8_t     PH_MEMLOC_REM bStoredUidLength = 0;
 801b954:	2300      	movs	r3, #0
 801b956:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    uint16_t    PH_MEMLOC_REM wAsk = 0;
 801b95a:	2300      	movs	r3, #0
 801b95c:	81bb      	strh	r3, [r7, #12]
    uint16_t    PH_MEMLOC_REM wTimeout = 0;
 801b95e:	2300      	movs	r3, #0
 801b960:	867b      	strh	r3, [r7, #50]	@ 0x32
    uint16_t    PH_MEMLOC_REM wCurrBlocksToRead = 0;
 801b962:	2300      	movs	r3, #0
 801b964:	863b      	strh	r3, [r7, #48]	@ 0x30
    uint16_t    PH_MEMLOC_REM wCurrBlockNo = 0;
 801b966:	2300      	movs	r3, #0
 801b968:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    uint16_t    PH_MEMLOC_REM wMaxNoBlocks = 0;
 801b96a:	2300      	movs	r3, #0
 801b96c:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    uint8_t     PH_MEMLOC_REM bAllBlocksRead = 0;
 801b96e:	2300      	movs	r3, #0
 801b970:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    uint8_t     PH_MEMLOC_REM bFirst = 0;
 801b974:	2300      	movs	r3, #0
 801b976:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a

    /* Reset UID and data length */
    pDataParams->bUidBitLength = 0;
 801b97a:	687b      	ldr	r3, [r7, #4]
 801b97c:	2200      	movs	r2, #0
 801b97e:	751a      	strb	r2, [r3, #20]

    if(((pUidLength == NULL) || (pUid == NULL)) || ((0U != ((bExtendedOptions & PHPAL_SLI15693_FLAG_SKIP_DATA))) && ((pDataLength == NULL) || (pData == NULL))))
 801b980:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801b982:	2b00      	cmp	r3, #0
 801b984:	d00e      	beq.n	801b9a4 <phpalSli15693_Sw_InventoryExt+0x7e>
 801b986:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801b988:	2b00      	cmp	r3, #0
 801b98a:	d00b      	beq.n	801b9a4 <phpalSli15693_Sw_InventoryExt+0x7e>
 801b98c:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 801b990:	f003 0310 	and.w	r3, r3, #16
 801b994:	2b00      	cmp	r3, #0
 801b996:	d008      	beq.n	801b9aa <phpalSli15693_Sw_InventoryExt+0x84>
 801b998:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801b99a:	2b00      	cmp	r3, #0
 801b99c:	d002      	beq.n	801b9a4 <phpalSli15693_Sw_InventoryExt+0x7e>
 801b99e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801b9a0:	2b00      	cmp	r3, #0
 801b9a2:	d102      	bne.n	801b9aa <phpalSli15693_Sw_InventoryExt+0x84>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_SLI15693);
 801b9a4:	f640 2321 	movw	r3, #2593	@ 0xa21
 801b9a8:	e334      	b.n	801c014 <phpalSli15693_Sw_InventoryExt+0x6ee>
    }

    /* If Extended Option is looking for CID response then CID should not be null */
    if ((0U != ((bExtendedOptions & PHPAL_SLI15693_FLAG_CID_COMPARE))) && (pCID == NULL))
 801b9aa:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 801b9ae:	f003 0304 	and.w	r3, r3, #4
 801b9b2:	2b00      	cmp	r3, #0
 801b9b4:	d005      	beq.n	801b9c2 <phpalSli15693_Sw_InventoryExt+0x9c>
 801b9b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801b9b8:	2b00      	cmp	r3, #0
 801b9ba:	d102      	bne.n	801b9c2 <phpalSli15693_Sw_InventoryExt+0x9c>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_SLI15693);
 801b9bc:	f640 2321 	movw	r3, #2593	@ 0xa21
 801b9c0:	e328      	b.n	801c014 <phpalSli15693_Sw_InventoryExt+0x6ee>
    }
    /* If Extended Option is looking for CID response then CID should not be null */
    if((0U != ((bExtendedOptions & PHPAL_SLI15693_FLAG_CID_RESPONSE))) && (pCIDOut == NULL))
 801b9c2:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 801b9c6:	f003 0308 	and.w	r3, r3, #8
 801b9ca:	2b00      	cmp	r3, #0
 801b9cc:	d005      	beq.n	801b9da <phpalSli15693_Sw_InventoryExt+0xb4>
 801b9ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801b9d0:	2b00      	cmp	r3, #0
 801b9d2:	d102      	bne.n	801b9da <phpalSli15693_Sw_InventoryExt+0xb4>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_SLI15693);
 801b9d4:	f640 2321 	movw	r3, #2593	@ 0xa21
 801b9d8:	e31c      	b.n	801c014 <phpalSli15693_Sw_InventoryExt+0x6ee>
    }

    *pUidLength = 0;
 801b9da:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801b9dc:	2200      	movs	r2, #0
 801b9de:	701a      	strb	r2, [r3, #0]
    *pDataLength = 0;
 801b9e0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801b9e2:	2200      	movs	r2, #0
 801b9e4:	801a      	strh	r2, [r3, #0]

    /* first of all we check the bMaskBitLength according to ISO/IEC15693, 8.1, assuming
    the inventory flag to be set, si b6 deines the number of slots
    b6 = 1: --> one slot --> mask length = [0 .. 64] bits
    b6 = 0: --> 16 slots --> mask length = [0 .. 60] bits */
    if (((0U != ((bFlags & PHPAL_SLI15693_FLAG_NBSLOTS))) && (bMaskBitLength > 64U)) ||
 801b9e6:	78bb      	ldrb	r3, [r7, #2]
 801b9e8:	f003 0320 	and.w	r3, r3, #32
 801b9ec:	2b00      	cmp	r3, #0
 801b9ee:	d003      	beq.n	801b9f8 <phpalSli15693_Sw_InventoryExt+0xd2>
 801b9f0:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 801b9f4:	2b40      	cmp	r3, #64	@ 0x40
 801b9f6:	d808      	bhi.n	801ba0a <phpalSli15693_Sw_InventoryExt+0xe4>
        ((0U == ((bFlags & PHPAL_SLI15693_FLAG_NBSLOTS))) && (bMaskBitLength > 60U)))
 801b9f8:	78bb      	ldrb	r3, [r7, #2]
 801b9fa:	f003 0320 	and.w	r3, r3, #32
    if (((0U != ((bFlags & PHPAL_SLI15693_FLAG_NBSLOTS))) && (bMaskBitLength > 64U)) ||
 801b9fe:	2b00      	cmp	r3, #0
 801ba00:	d106      	bne.n	801ba10 <phpalSli15693_Sw_InventoryExt+0xea>
        ((0U == ((bFlags & PHPAL_SLI15693_FLAG_NBSLOTS))) && (bMaskBitLength > 60U)))
 801ba02:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 801ba06:	2b3c      	cmp	r3, #60	@ 0x3c
 801ba08:	d902      	bls.n	801ba10 <phpalSli15693_Sw_InventoryExt+0xea>
    {
        return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_SLI15693);
 801ba0a:	f640 2321 	movw	r3, #2593	@ 0xa21
 801ba0e:	e301      	b.n	801c014 <phpalSli15693_Sw_InventoryExt+0x6ee>
    }

    /* Number of Pages/Blocks check */
    if (bCmd != PHPAL_SLI15693_SW_CMD_INVENTORY)
 801ba10:	78fb      	ldrb	r3, [r7, #3]
 801ba12:	2b01      	cmp	r3, #1
 801ba14:	d010      	beq.n	801ba38 <phpalSli15693_Sw_InventoryExt+0x112>
    {
        /* Number of Pages/Blocks can't be zero */
        if (wNoOfPages_Blocks == 0U)
 801ba16:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 801ba1a:	2b00      	cmp	r3, #0
 801ba1c:	d102      	bne.n	801ba24 <phpalSli15693_Sw_InventoryExt+0xfe>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_SLI15693);
 801ba1e:	f640 2321 	movw	r3, #2593	@ 0xa21
 801ba22:	e2f7      	b.n	801c014 <phpalSli15693_Sw_InventoryExt+0x6ee>
        }

        /* check if the block number exceeds the limit */
        if (((uint16_t)bPage_Block_No + wNoOfPages_Blocks) >= PHPAL_SLI15693_SW_MAX_BLOCKS)
 801ba24:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 801ba28:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 801ba2c:	4413      	add	r3, r2
 801ba2e:	2bff      	cmp	r3, #255	@ 0xff
 801ba30:	d902      	bls.n	801ba38 <phpalSli15693_Sw_InventoryExt+0x112>
        {
            return PH_ADD_COMPCODE_FIXED(PH_ERR_INVALID_PARAMETER, PH_COMP_PAL_SLI15693);
 801ba32:	f640 2321 	movw	r3, #2593	@ 0xa21
 801ba36:	e2ed      	b.n	801c014 <phpalSli15693_Sw_InventoryExt+0x6ee>
        }
    }

    /* Add command code */
    bCmdBuffer[bCmdBufferLen++] = bCmd;
 801ba38:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801ba3c:	1c5a      	adds	r2, r3, #1
 801ba3e:	f887 2037 	strb.w	r2, [r7, #55]	@ 0x37
 801ba42:	3338      	adds	r3, #56	@ 0x38
 801ba44:	443b      	add	r3, r7
 801ba46:	78fa      	ldrb	r2, [r7, #3]
 801ba48:	f803 2c24 	strb.w	r2, [r3, #-36]

    /* Apply flag settings */
    PH_CHECK_SUCCESS_FCT(statusTmp, phpalSli15693_SetConfig(
 801ba4c:	78bb      	ldrb	r3, [r7, #2]
 801ba4e:	b29b      	uxth	r3, r3
 801ba50:	461a      	mov	r2, r3
 801ba52:	2100      	movs	r1, #0
 801ba54:	6878      	ldr	r0, [r7, #4]
 801ba56:	f7ff fc33 	bl	801b2c0 <phpalSli15693_Sw_SetConfig>
 801ba5a:	4603      	mov	r3, r0
 801ba5c:	853b      	strh	r3, [r7, #40]	@ 0x28
 801ba5e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801ba60:	2b00      	cmp	r3, #0
 801ba62:	d001      	beq.n	801ba68 <phpalSli15693_Sw_InventoryExt+0x142>
 801ba64:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801ba66:	e2d5      	b.n	801c014 <phpalSli15693_Sw_InventoryExt+0x6ee>
        pDataParams,
        PHPAL_SLI15693_CONFIG_FLAGS,
        bFlags));

    /* Overwrite datarate for fast inventory (page-)read */
    if ((bCmd == PHPAL_SLI15693_SW_CMD_FAST_INVENTORY_READ) ||
 801ba68:	78fb      	ldrb	r3, [r7, #3]
 801ba6a:	2ba1      	cmp	r3, #161	@ 0xa1
 801ba6c:	d002      	beq.n	801ba74 <phpalSli15693_Sw_InventoryExt+0x14e>
 801ba6e:	78fb      	ldrb	r3, [r7, #3]
 801ba70:	2bb1      	cmp	r3, #177	@ 0xb1
 801ba72:	d120      	bne.n	801bab6 <phpalSli15693_Sw_InventoryExt+0x190>
        (bCmd == PHPAL_SLI15693_SW_CMD_FAST_INVENTORY_PAGE_READ))
    {
        if (0U != (bFlags & PHPAL_SLI15693_FLAG_DATA_RATE))
 801ba74:	78bb      	ldrb	r3, [r7, #2]
 801ba76:	f003 0302 	and.w	r3, r3, #2
 801ba7a:	2b00      	cmp	r3, #0
 801ba7c:	d00d      	beq.n	801ba9a <phpalSli15693_Sw_InventoryExt+0x174>
        {
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 801ba7e:	687b      	ldr	r3, [r7, #4]
 801ba80:	685b      	ldr	r3, [r3, #4]
 801ba82:	220f      	movs	r2, #15
 801ba84:	210a      	movs	r1, #10
 801ba86:	4618      	mov	r0, r3
 801ba88:	f7f4 fd56 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 801ba8c:	4603      	mov	r3, r0
 801ba8e:	853b      	strh	r3, [r7, #40]	@ 0x28
 801ba90:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801ba92:	2b00      	cmp	r3, #0
 801ba94:	d00f      	beq.n	801bab6 <phpalSli15693_Sw_InventoryExt+0x190>
 801ba96:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801ba98:	e2bc      	b.n	801c014 <phpalSli15693_Sw_InventoryExt+0x6ee>
                PHHAL_HW_CONFIG_RXDATARATE_FRAMING,
                PHHAL_HW_RF_RX_DATARATE_FAST_HIGH));
        }
        else
        {
            PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_SetConfig(
 801ba9a:	687b      	ldr	r3, [r7, #4]
 801ba9c:	685b      	ldr	r3, [r3, #4]
 801ba9e:	220e      	movs	r2, #14
 801baa0:	210a      	movs	r1, #10
 801baa2:	4618      	mov	r0, r3
 801baa4:	f7f4 fd48 	bl	8010538 <phhalHw_Pn5180_SetConfig>
 801baa8:	4603      	mov	r3, r0
 801baaa:	853b      	strh	r3, [r7, #40]	@ 0x28
 801baac:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801baae:	2b00      	cmp	r3, #0
 801bab0:	d001      	beq.n	801bab6 <phpalSli15693_Sw_InventoryExt+0x190>
 801bab2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801bab4:	e2ae      	b.n	801c014 <phpalSli15693_Sw_InventoryExt+0x6ee>
                PHHAL_HW_RF_RX_DATARATE_FAST_LOW));
        }
    }

    /* check if AFI shall be sent: */
    if ((0U != ((bFlags & PHPAL_SLI15693_FLAG_AFI))) && (0U != ((bFlags & PHPAL_SLI15693_FLAG_INVENTORY))))
 801bab6:	78bb      	ldrb	r3, [r7, #2]
 801bab8:	f003 0310 	and.w	r3, r3, #16
 801babc:	2b00      	cmp	r3, #0
 801babe:	d00e      	beq.n	801bade <phpalSli15693_Sw_InventoryExt+0x1b8>
 801bac0:	78bb      	ldrb	r3, [r7, #2]
 801bac2:	f003 0304 	and.w	r3, r3, #4
 801bac6:	2b00      	cmp	r3, #0
 801bac8:	d009      	beq.n	801bade <phpalSli15693_Sw_InventoryExt+0x1b8>
    {
        bCmdBuffer[bCmdBufferLen++] = bAfi;
 801baca:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801bace:	1c5a      	adds	r2, r3, #1
 801bad0:	f887 2037 	strb.w	r2, [r7, #55]	@ 0x37
 801bad4:	3338      	adds	r3, #56	@ 0x38
 801bad6:	443b      	add	r3, r7
 801bad8:	787a      	ldrb	r2, [r7, #1]
 801bada:	f803 2c24 	strb.w	r2, [r3, #-36]
    }

    /* Add mask length */
    /* Making the MSB of mask length byte as 1 to show extended mode */
    /* In case of extended mode add the extended option in command */
    if (0U != (bExtended))
 801bade:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 801bae2:	2b00      	cmp	r3, #0
 801bae4:	d03b      	beq.n	801bb5e <phpalSli15693_Sw_InventoryExt+0x238>
    {
        bCmdBuffer[bCmdBufferLen++] = bMaskBitLength | PHPAL_SLI15693_FLAG_INVENTORY_READ_EXTENSION;
 801bae6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801baea:	1c5a      	adds	r2, r3, #1
 801baec:	f887 2037 	strb.w	r2, [r7, #55]	@ 0x37
 801baf0:	4619      	mov	r1, r3
 801baf2:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 801baf6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 801bafa:	b2da      	uxtb	r2, r3
 801bafc:	f101 0338 	add.w	r3, r1, #56	@ 0x38
 801bb00:	443b      	add	r3, r7
 801bb02:	f803 2c24 	strb.w	r2, [r3, #-36]
        bCmdBuffer[bCmdBufferLen++] = bExtendedOptions;
 801bb06:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801bb0a:	1c5a      	adds	r2, r3, #1
 801bb0c:	f887 2037 	strb.w	r2, [r7, #55]	@ 0x37
 801bb10:	3338      	adds	r3, #56	@ 0x38
 801bb12:	443b      	add	r3, r7
 801bb14:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
 801bb18:	f803 2c24 	strb.w	r2, [r3, #-36]
        if (0U != (bExtendedOptions & PHPAL_SLI15693_FLAG_CID_COMPARE))
 801bb1c:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 801bb20:	f003 0304 	and.w	r3, r3, #4
 801bb24:	2b00      	cmp	r3, #0
 801bb26:	d025      	beq.n	801bb74 <phpalSli15693_Sw_InventoryExt+0x24e>
        {
            bCmdBuffer[bCmdBufferLen++] = pCID[0];
 801bb28:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801bb2c:	1c5a      	adds	r2, r3, #1
 801bb2e:	f887 2037 	strb.w	r2, [r7, #55]	@ 0x37
 801bb32:	4619      	mov	r1, r3
 801bb34:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801bb36:	781a      	ldrb	r2, [r3, #0]
 801bb38:	f101 0338 	add.w	r3, r1, #56	@ 0x38
 801bb3c:	443b      	add	r3, r7
 801bb3e:	f803 2c24 	strb.w	r2, [r3, #-36]
            bCmdBuffer[bCmdBufferLen++] = pCID[1];
 801bb42:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801bb46:	1c5a      	adds	r2, r3, #1
 801bb48:	f887 2037 	strb.w	r2, [r7, #55]	@ 0x37
 801bb4c:	4619      	mov	r1, r3
 801bb4e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801bb50:	785a      	ldrb	r2, [r3, #1]
 801bb52:	f101 0338 	add.w	r3, r1, #56	@ 0x38
 801bb56:	443b      	add	r3, r7
 801bb58:	f803 2c24 	strb.w	r2, [r3, #-36]
 801bb5c:	e00a      	b.n	801bb74 <phpalSli15693_Sw_InventoryExt+0x24e>
        }
    }
    else
    {
        bCmdBuffer[bCmdBufferLen++] = bMaskBitLength;
 801bb5e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801bb62:	1c5a      	adds	r2, r3, #1
 801bb64:	f887 2037 	strb.w	r2, [r7, #55]	@ 0x37
 801bb68:	3338      	adds	r3, #56	@ 0x38
 801bb6a:	443b      	add	r3, r7
 801bb6c:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 801bb70:	f803 2c24 	strb.w	r2, [r3, #-36]
    }

    /* Retrieve mask byte length */
    bMaskByteLength = ((bMaskBitLength % 8U) != 0U) ? ((bMaskBitLength >> 3U) + 1U) : (bMaskBitLength >> 3U);
 801bb74:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 801bb78:	f003 0307 	and.w	r3, r3, #7
 801bb7c:	b2db      	uxtb	r3, r3
 801bb7e:	2b00      	cmp	r3, #0
 801bb80:	d006      	beq.n	801bb90 <phpalSli15693_Sw_InventoryExt+0x26a>
 801bb82:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 801bb86:	08db      	lsrs	r3, r3, #3
 801bb88:	b2db      	uxtb	r3, r3
 801bb8a:	3301      	adds	r3, #1
 801bb8c:	b2db      	uxtb	r3, r3
 801bb8e:	e003      	b.n	801bb98 <phpalSli15693_Sw_InventoryExt+0x272>
 801bb90:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 801bb94:	08db      	lsrs	r3, r3, #3
 801bb96:	b2db      	uxtb	r3, r3
 801bb98:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* prepare mask in dataparams */
    (void)memcpy(pDataParams->pUid, pMask, bMaskByteLength );
 801bb9c:	687b      	ldr	r3, [r7, #4]
 801bb9e:	330c      	adds	r3, #12
 801bba0:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801bba4:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 801bba6:	4618      	mov	r0, r3
 801bba8:	f006 fdc3 	bl	8022732 <memcpy>
    pDataParams->bUidBitLength = bMaskBitLength;
 801bbac:	687b      	ldr	r3, [r7, #4]
 801bbae:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 801bbb2:	751a      	strb	r2, [r3, #20]

    /* prepare mask to send */
    (void)memcpy(&bCmdBuffer[bCmdBufferLen], pMask, bMaskByteLength );
 801bbb4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801bbb8:	f107 0214 	add.w	r2, r7, #20
 801bbbc:	4413      	add	r3, r2
 801bbbe:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801bbc2:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 801bbc4:	4618      	mov	r0, r3
 801bbc6:	f006 fdb4 	bl	8022732 <memcpy>
    bCmdBufferLen = bCmdBufferLen + bMaskByteLength;
 801bbca:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 801bbce:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801bbd2:	4413      	add	r3, r2
 801bbd4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    /* mask out invalid bits */
    if (0U != (bMaskBitLength & 0x07U))
 801bbd8:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 801bbdc:	f003 0307 	and.w	r3, r3, #7
 801bbe0:	2b00      	cmp	r3, #0
 801bbe2:	d019      	beq.n	801bc18 <phpalSli15693_Sw_InventoryExt+0x2f2>
    {
        bCmdBuffer[bCmdBufferLen - 1U] &= (uint8_t)(0xFFU >> (8U - (bMaskBitLength & 0x07U)));
 801bbe4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801bbe8:	3b01      	subs	r3, #1
 801bbea:	3338      	adds	r3, #56	@ 0x38
 801bbec:	443b      	add	r3, r7
 801bbee:	f813 1c24 	ldrb.w	r1, [r3, #-36]
 801bbf2:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 801bbf6:	f003 0307 	and.w	r3, r3, #7
 801bbfa:	f1c3 0308 	rsb	r3, r3, #8
 801bbfe:	22ff      	movs	r2, #255	@ 0xff
 801bc00:	fa22 f303 	lsr.w	r3, r2, r3
 801bc04:	b2da      	uxtb	r2, r3
 801bc06:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801bc0a:	3b01      	subs	r3, #1
 801bc0c:	400a      	ands	r2, r1
 801bc0e:	b2d2      	uxtb	r2, r2
 801bc10:	3338      	adds	r3, #56	@ 0x38
 801bc12:	443b      	add	r3, r7
 801bc14:	f803 2c24 	strb.w	r2, [r3, #-36]
    }

    /* Get the ASK 100 Condition */
    PH_CHECK_SUCCESS_FCT(statusTmp, phhalHw_GetConfig(
 801bc18:	687b      	ldr	r3, [r7, #4]
 801bc1a:	685b      	ldr	r3, [r3, #4]
 801bc1c:	f107 020c 	add.w	r2, r7, #12
 801bc20:	210c      	movs	r1, #12
 801bc22:	4618      	mov	r0, r3
 801bc24:	f7f6 f8d6 	bl	8011dd4 <phhalHw_Pn5180_GetConfig>
 801bc28:	4603      	mov	r3, r0
 801bc2a:	853b      	strh	r3, [r7, #40]	@ 0x28
 801bc2c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801bc2e:	2b00      	cmp	r3, #0
 801bc30:	d001      	beq.n	801bc36 <phpalSli15693_Sw_InventoryExt+0x310>
 801bc32:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801bc34:	e1ee      	b.n	801c014 <phpalSli15693_Sw_InventoryExt+0x6ee>
        pDataParams->pHalDataParams,
        PHHAL_HW_CONFIG_ASK100,
        &wAsk));

    /* Calculate Timeout based on ask and baud rate */
    if(wAsk != 0U)
 801bc36:	89bb      	ldrh	r3, [r7, #12]
 801bc38:	2b00      	cmp	r3, #0
 801bc3a:	d01f      	beq.n	801bc7c <phpalSli15693_Sw_InventoryExt+0x356>
    {
        if ((bCmd == PHPAL_SLI15693_SW_CMD_FAST_INVENTORY_READ) ||
 801bc3c:	78fb      	ldrb	r3, [r7, #3]
 801bc3e:	2ba1      	cmp	r3, #161	@ 0xa1
 801bc40:	d002      	beq.n	801bc48 <phpalSli15693_Sw_InventoryExt+0x322>
 801bc42:	78fb      	ldrb	r3, [r7, #3]
 801bc44:	2bb1      	cmp	r3, #177	@ 0xb1
 801bc46:	d10c      	bne.n	801bc62 <phpalSli15693_Sw_InventoryExt+0x33c>
            (bCmd == PHPAL_SLI15693_SW_CMD_FAST_INVENTORY_PAGE_READ))
        {
            if(0U != (bFlags & PHPAL_SLI15693_FLAG_DATA_RATE))
 801bc48:	78bb      	ldrb	r3, [r7, #2]
 801bc4a:	f003 0302 	and.w	r3, r3, #2
 801bc4e:	2b00      	cmp	r3, #0
 801bc50:	d003      	beq.n	801bc5a <phpalSli15693_Sw_InventoryExt+0x334>
            {
                wTimeout = PHPAL_SLI15693_TIMEOUT_SHORT_US + PHPAL_SLI15693_SW_FASTHIGH_SOF_US;
 801bc52:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 801bc56:	867b      	strh	r3, [r7, #50]	@ 0x32
            if(0U != (bFlags & PHPAL_SLI15693_FLAG_DATA_RATE))
 801bc58:	e02f      	b.n	801bcba <phpalSli15693_Sw_InventoryExt+0x394>
            }
            else
            {
                wTimeout = PHPAL_SLI15693_TIMEOUT_SHORT_US + PHPAL_SLI15693_SW_FASTLOW_SOF_US;
 801bc5a:	f240 2373 	movw	r3, #627	@ 0x273
 801bc5e:	867b      	strh	r3, [r7, #50]	@ 0x32
            if(0U != (bFlags & PHPAL_SLI15693_FLAG_DATA_RATE))
 801bc60:	e02b      	b.n	801bcba <phpalSli15693_Sw_InventoryExt+0x394>
            }
        }
        else
        {
            if(0U != (bFlags & PHPAL_SLI15693_FLAG_DATA_RATE))
 801bc62:	78bb      	ldrb	r3, [r7, #2]
 801bc64:	f003 0302 	and.w	r3, r3, #2
 801bc68:	2b00      	cmp	r3, #0
 801bc6a:	d003      	beq.n	801bc74 <phpalSli15693_Sw_InventoryExt+0x34e>
            {
                wTimeout = PHPAL_SLI15693_TIMEOUT_SHORT_US + PHPAL_SLI15693_SW_HIGH_SOF_US;
 801bc6c:	f44f 73ee 	mov.w	r3, #476	@ 0x1dc
 801bc70:	867b      	strh	r3, [r7, #50]	@ 0x32
 801bc72:	e022      	b.n	801bcba <phpalSli15693_Sw_InventoryExt+0x394>
            }
            else
            {
                wTimeout = PHPAL_SLI15693_TIMEOUT_SHORT_US + PHPAL_SLI15693_SW_LOW_SOF_US;
 801bc74:	f240 33a1 	movw	r3, #929	@ 0x3a1
 801bc78:	867b      	strh	r3, [r7, #50]	@ 0x32
 801bc7a:	e01e      	b.n	801bcba <phpalSli15693_Sw_InventoryExt+0x394>
            }
        }
    }
    else
    {
        if ((bCmd == PHPAL_SLI15693_SW_CMD_FAST_INVENTORY_READ) ||
 801bc7c:	78fb      	ldrb	r3, [r7, #3]
 801bc7e:	2ba1      	cmp	r3, #161	@ 0xa1
 801bc80:	d002      	beq.n	801bc88 <phpalSli15693_Sw_InventoryExt+0x362>
 801bc82:	78fb      	ldrb	r3, [r7, #3]
 801bc84:	2bb1      	cmp	r3, #177	@ 0xb1
 801bc86:	d10c      	bne.n	801bca2 <phpalSli15693_Sw_InventoryExt+0x37c>
            (bCmd == PHPAL_SLI15693_SW_CMD_FAST_INVENTORY_PAGE_READ))
        {
            if(0U != (bFlags & PHPAL_SLI15693_FLAG_DATA_RATE))
 801bc88:	78bb      	ldrb	r3, [r7, #2]
 801bc8a:	f003 0302 	and.w	r3, r3, #2
 801bc8e:	2b00      	cmp	r3, #0
 801bc90:	d003      	beq.n	801bc9a <phpalSli15693_Sw_InventoryExt+0x374>
            {
                wTimeout = PHPAL_SLI15693_TIMEOUT_SHORT_US + PHPAL_SLI15693_SW_FASTHIGH_NRT_US;
 801bc92:	f44f 630f 	mov.w	r3, #2288	@ 0x8f0
 801bc96:	867b      	strh	r3, [r7, #50]	@ 0x32
            if(0U != (bFlags & PHPAL_SLI15693_FLAG_DATA_RATE))
 801bc98:	e00f      	b.n	801bcba <phpalSli15693_Sw_InventoryExt+0x394>
            }
            else
            {
                wTimeout = PHPAL_SLI15693_TIMEOUT_SHORT_US + PHPAL_SLI15693_SW_FASTLOW_NRT_US;
 801bc9a:	f641 73f3 	movw	r3, #8179	@ 0x1ff3
 801bc9e:	867b      	strh	r3, [r7, #50]	@ 0x32
            if(0U != (bFlags & PHPAL_SLI15693_FLAG_DATA_RATE))
 801bca0:	e00b      	b.n	801bcba <phpalSli15693_Sw_InventoryExt+0x394>
            }
        }
        else
        {
            if(0U != (bFlags & PHPAL_SLI15693_FLAG_DATA_RATE))
 801bca2:	78bb      	ldrb	r3, [r7, #2]
 801bca4:	f003 0302 	and.w	r3, r3, #2
 801bca8:	2b00      	cmp	r3, #0
 801bcaa:	d003      	beq.n	801bcb4 <phpalSli15693_Sw_InventoryExt+0x38e>
            {
                wTimeout = PHPAL_SLI15693_TIMEOUT_SHORT_US + PHPAL_SLI15693_SW_HIGH_NRT_US;
 801bcac:	f241 039c 	movw	r3, #4252	@ 0x109c
 801bcb0:	867b      	strh	r3, [r7, #50]	@ 0x32
 801bcb2:	e002      	b.n	801bcba <phpalSli15693_Sw_InventoryExt+0x394>
            }
            else
            {
                wTimeout = PHPAL_SLI15693_TIMEOUT_SHORT_US + PHPAL_SLI15693_SW_LOW_NRT_US;
 801bcb4:	f643 63a1 	movw	r3, #16033	@ 0x3ea1
 801bcb8:	867b      	strh	r3, [r7, #50]	@ 0x32
            }
        }
    }

    /* Set  timeout. */
    PH_CHECK_SUCCESS_FCT(statusTmp, phpalSli15693_SetConfig(
 801bcba:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 801bcbc:	461a      	mov	r2, r3
 801bcbe:	2102      	movs	r1, #2
 801bcc0:	6878      	ldr	r0, [r7, #4]
 801bcc2:	f7ff fafd 	bl	801b2c0 <phpalSli15693_Sw_SetConfig>
 801bcc6:	4603      	mov	r3, r0
 801bcc8:	853b      	strh	r3, [r7, #40]	@ 0x28
 801bcca:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801bccc:	2b00      	cmp	r3, #0
 801bcce:	d001      	beq.n	801bcd4 <phpalSli15693_Sw_InventoryExt+0x3ae>
 801bcd0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801bcd2:	e19f      	b.n	801c014 <phpalSli15693_Sw_InventoryExt+0x6ee>
        pDataParams,
        PHPAL_SLI15693_CONFIG_TIMEOUT_US,
        wTimeout));

    /* Update the command offset variable. */
    bCmdOffset = bCmdBufferLen;
 801bcd4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801bcd8:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* If buffering is set. */
    if((pDataParams->bBuffering) != 0U)
 801bcdc:	687b      	ldr	r3, [r7, #4]
 801bcde:	7ddb      	ldrb	r3, [r3, #23]
 801bce0:	2b00      	cmp	r3, #0
 801bce2:	d016      	beq.n	801bd12 <phpalSli15693_Sw_InventoryExt+0x3ec>
    {
        /* Update the maximum number of blocks with respect to Option flag setting. The value for the blocks is fixed to 60 and 40 to avoid multiple
         * handling of different data in response. RD70x can respond with more amount of data but CM1 cannot. So fixing the blocks count to a lower
         * value.
         */
        wMaxNoBlocks = (uint8_t) (((bFlags & PHPAL_SLI15693_FLAG_OPTION) != 0U) ? 40U : 60U);
 801bce4:	78bb      	ldrb	r3, [r7, #2]
 801bce6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801bcea:	2b00      	cmp	r3, #0
 801bcec:	d001      	beq.n	801bcf2 <phpalSli15693_Sw_InventoryExt+0x3cc>
 801bcee:	2328      	movs	r3, #40	@ 0x28
 801bcf0:	e000      	b.n	801bcf4 <phpalSli15693_Sw_InventoryExt+0x3ce>
 801bcf2:	233c      	movs	r3, #60	@ 0x3c
 801bcf4:	85bb      	strh	r3, [r7, #44]	@ 0x2c

        /* Blocks to read. */
        wCurrBlocksToRead = wMaxNoBlocks;
 801bcf6:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 801bcf8:	863b      	strh	r3, [r7, #48]	@ 0x30

        /* Update the number of blocks to read if its less than the internal required one. */
        if(wNoOfPages_Blocks < wMaxNoBlocks)
 801bcfa:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 801bcfe:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 801bd00:	429a      	cmp	r2, r3
 801bd02:	d20c      	bcs.n	801bd1e <phpalSli15693_Sw_InventoryExt+0x3f8>
        {
            wCurrBlocksToRead = wNoOfPages_Blocks;
 801bd04:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 801bd08:	863b      	strh	r3, [r7, #48]	@ 0x30
            bAllBlocksRead = 1U;
 801bd0a:	2301      	movs	r3, #1
 801bd0c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801bd10:	e005      	b.n	801bd1e <phpalSli15693_Sw_InventoryExt+0x3f8>
        }
    }
    else
    {
        wCurrBlocksToRead = wNoOfPages_Blocks;
 801bd12:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 801bd16:	863b      	strh	r3, [r7, #48]	@ 0x30
        bAllBlocksRead = 1U;
 801bd18:	2301      	movs	r3, #1
 801bd1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    }

    if((((pDataParams->bFlags & PHPAL_SLI15693_FLAG_INVENTORY) == 0U) && ((pDataParams->bFlags & PHPAL_SLI15693_FLAG_ADDRESSED) != 0U)) != 0U)
 801bd1e:	687b      	ldr	r3, [r7, #4]
 801bd20:	7a9b      	ldrb	r3, [r3, #10]
 801bd22:	f003 0304 	and.w	r3, r3, #4
 801bd26:	2b00      	cmp	r3, #0
 801bd28:	d107      	bne.n	801bd3a <phpalSli15693_Sw_InventoryExt+0x414>
 801bd2a:	687b      	ldr	r3, [r7, #4]
 801bd2c:	7a9b      	ldrb	r3, [r3, #10]
 801bd2e:	f003 0320 	and.w	r3, r3, #32
 801bd32:	2b00      	cmp	r3, #0
 801bd34:	d001      	beq.n	801bd3a <phpalSli15693_Sw_InventoryExt+0x414>
 801bd36:	2301      	movs	r3, #1
 801bd38:	e000      	b.n	801bd3c <phpalSli15693_Sw_InventoryExt+0x416>
 801bd3a:	2300      	movs	r3, #0
 801bd3c:	2b00      	cmp	r3, #0
 801bd3e:	d002      	beq.n	801bd46 <phpalSli15693_Sw_InventoryExt+0x420>
    {
        pDataParams->bExplicitlyAddressed = 1U;
 801bd40:	687b      	ldr	r3, [r7, #4]
 801bd42:	2201      	movs	r2, #1
 801bd44:	755a      	strb	r2, [r3, #21]
    }

    /* Set First variable. This variable will be used to validate the response only once in case if chaining is enabled. */
    bFirst = PH_ON;
 801bd46:	2301      	movs	r3, #1
 801bd48:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a

    /* Exchange the information. */
    do
    {
        /* Page (or block) number and count */
        if (bCmd != PHPAL_SLI15693_SW_CMD_INVENTORY)
 801bd4c:	78fb      	ldrb	r3, [r7, #3]
 801bd4e:	2b01      	cmp	r3, #1
 801bd50:	d028      	beq.n	801bda4 <phpalSli15693_Sw_InventoryExt+0x47e>
        {
         /* Adjust number of blocks. Adjustment is made because the User or the application will pass
         * the number of blocks starting from 1 to N. But as per Iso15693 specification the number
         * of blocks ranges from 0 - (N - 1).
         */
            --wCurrBlocksToRead;
 801bd52:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 801bd54:	3b01      	subs	r3, #1
 801bd56:	863b      	strh	r3, [r7, #48]	@ 0x30

            if (!((bExtended != 0U) && ((bExtendedOptions & PHPAL_SLI15693_FLAG_SKIP_DATA) != 0U)))
 801bd58:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 801bd5c:	2b00      	cmp	r3, #0
 801bd5e:	d005      	beq.n	801bd6c <phpalSli15693_Sw_InventoryExt+0x446>
 801bd60:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 801bd64:	f003 0310 	and.w	r3, r3, #16
 801bd68:	2b00      	cmp	r3, #0
 801bd6a:	d11b      	bne.n	801bda4 <phpalSli15693_Sw_InventoryExt+0x47e>
            {
                bCmdBuffer[bCmdOffset++] = (uint8_t) ((wCurrBlockNo + bPage_Block_No) & 0x00FFU);
 801bd6c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801bd6e:	b2da      	uxtb	r2, r3
 801bd70:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 801bd74:	1c59      	adds	r1, r3, #1
 801bd76:	f887 1036 	strb.w	r1, [r7, #54]	@ 0x36
 801bd7a:	4619      	mov	r1, r3
 801bd7c:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801bd80:	4413      	add	r3, r2
 801bd82:	b2da      	uxtb	r2, r3
 801bd84:	f101 0338 	add.w	r3, r1, #56	@ 0x38
 801bd88:	443b      	add	r3, r7
 801bd8a:	f803 2c24 	strb.w	r2, [r3, #-36]
                bCmdBuffer[bCmdOffset++] = (uint8_t) wCurrBlocksToRead;
 801bd8e:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 801bd92:	1c5a      	adds	r2, r3, #1
 801bd94:	f887 2036 	strb.w	r2, [r7, #54]	@ 0x36
 801bd98:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 801bd9a:	b2d2      	uxtb	r2, r2
 801bd9c:	3338      	adds	r3, #56	@ 0x38
 801bd9e:	443b      	add	r3, r7
 801bda0:	f803 2c24 	strb.w	r2, [r3, #-36]
            }
        }

        /* Exchange the command information to Hal layer. */
        status = phpalSli15693_Exchange(
 801bda4:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 801bda8:	b299      	uxth	r1, r3
 801bdaa:	f107 0214 	add.w	r2, r7, #20
 801bdae:	f107 030e 	add.w	r3, r7, #14
 801bdb2:	9301      	str	r3, [sp, #4]
 801bdb4:	f107 0310 	add.w	r3, r7, #16
 801bdb8:	9300      	str	r3, [sp, #0]
 801bdba:	460b      	mov	r3, r1
 801bdbc:	2100      	movs	r1, #0
 801bdbe:	6878      	ldr	r0, [r7, #4]
 801bdc0:	f7ff f94c 	bl	801b05c <phpalSli15693_Sw_Exchange>
 801bdc4:	4603      	mov	r3, r0
 801bdc6:	84bb      	strh	r3, [r7, #36]	@ 0x24
            bCmdOffset,
            &pResp,
            &wRespLength);

        /* Clear INVENTORY, AFI and NBSLOTS flag */
        if((status & PH_ERR_MASK) != PH_ERR_SUCCESS)
 801bdc8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801bdca:	b2db      	uxtb	r3, r3
 801bdcc:	2b00      	cmp	r3, #0
 801bdce:	d006      	beq.n	801bdde <phpalSli15693_Sw_InventoryExt+0x4b8>
        {
            pDataParams->bFlags &= (uint8_t)~(uint8_t)(PHPAL_SLI15693_FLAG_INVENTORY | PHPAL_SLI15693_FLAG_AFI | PHPAL_SLI15693_FLAG_NBSLOTS);
 801bdd0:	687b      	ldr	r3, [r7, #4]
 801bdd2:	7a9b      	ldrb	r3, [r3, #10]
 801bdd4:	f023 0334 	bic.w	r3, r3, #52	@ 0x34
 801bdd8:	b2da      	uxtb	r2, r3
 801bdda:	687b      	ldr	r3, [r7, #4]
 801bddc:	729a      	strb	r2, [r3, #10]
        }

        /* Verify the exchange status. */
        PH_CHECK_SUCCESS(status);
 801bdde:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801bde0:	2b00      	cmp	r3, #0
 801bde2:	d001      	beq.n	801bde8 <phpalSli15693_Sw_InventoryExt+0x4c2>
 801bde4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801bde6:	e115      	b.n	801c014 <phpalSli15693_Sw_InventoryExt+0x6ee>

        /* Extracting  the CID as sent by the VICC. */
        if ((bExtended != 0U) && ((bExtendedOptions & PHPAL_SLI15693_FLAG_CID_RESPONSE) != 0U))
 801bde8:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 801bdec:	2b00      	cmp	r3, #0
 801bdee:	d011      	beq.n	801be14 <phpalSli15693_Sw_InventoryExt+0x4ee>
 801bdf0:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 801bdf4:	f003 0308 	and.w	r3, r3, #8
 801bdf8:	2b00      	cmp	r3, #0
 801bdfa:	d00b      	beq.n	801be14 <phpalSli15693_Sw_InventoryExt+0x4ee>
        {
            (void)memcpy(pCIDOut, pResp, 2U);
 801bdfc:	693b      	ldr	r3, [r7, #16]
 801bdfe:	881b      	ldrh	r3, [r3, #0]
 801be00:	b29a      	uxth	r2, r3
 801be02:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801be04:	801a      	strh	r2, [r3, #0]

            /* Update the response pointer address and length to Skip CID. */
            pResp += 2U;
 801be06:	693b      	ldr	r3, [r7, #16]
 801be08:	3302      	adds	r3, #2
 801be0a:	613b      	str	r3, [r7, #16]
            wRespLength -= 2U;
 801be0c:	89fb      	ldrh	r3, [r7, #14]
 801be0e:	3b02      	subs	r3, #2
 801be10:	b29b      	uxth	r3, r3
 801be12:	81fb      	strh	r3, [r7, #14]
        }

        /* Set the length (amount) of expected UID bytes. */
        if (bCmd == PHPAL_SLI15693_SW_CMD_INVENTORY)
 801be14:	78fb      	ldrb	r3, [r7, #3]
 801be16:	2b01      	cmp	r3, #1
 801be18:	d123      	bne.n	801be62 <phpalSli15693_Sw_InventoryExt+0x53c>
        {
            /* The response length should be exactly the complete UID */
            if (wRespLength != (1U + PHPAL_SLI15693_UID_LENGTH))
 801be1a:	89fb      	ldrh	r3, [r7, #14]
 801be1c:	2b09      	cmp	r3, #9
 801be1e:	d002      	beq.n	801be26 <phpalSli15693_Sw_InventoryExt+0x500>
            {
                return PH_ADD_COMPCODE_FIXED(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_SLI15693);
 801be20:	f640 2306 	movw	r3, #2566	@ 0xa06
 801be24:	e0f6      	b.n	801c014 <phpalSli15693_Sw_InventoryExt+0x6ee>
            }

            /* Copy the DSFID to the data buffer. */
            pData[0] = pResp[0];
 801be26:	693b      	ldr	r3, [r7, #16]
 801be28:	781a      	ldrb	r2, [r3, #0]
 801be2a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801be2c:	701a      	strb	r2, [r3, #0]
            *pDataLength = 1U;
 801be2e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801be30:	2201      	movs	r2, #1
 801be32:	801a      	strh	r2, [r3, #0]

            /* Store the UID */
            (void)memcpy(pDataParams->pUid, &pResp[1], PHPAL_SLI15693_UID_LENGTH);
 801be34:	687b      	ldr	r3, [r7, #4]
 801be36:	f103 000c 	add.w	r0, r3, #12
 801be3a:	693b      	ldr	r3, [r7, #16]
 801be3c:	3301      	adds	r3, #1
 801be3e:	2208      	movs	r2, #8
 801be40:	4619      	mov	r1, r3
 801be42:	f006 fc76 	bl	8022732 <memcpy>
            pDataParams->bUidBitLength = PHPAL_SLI15693_SW_UID_COMPLETE;
 801be46:	687b      	ldr	r3, [r7, #4]
 801be48:	2240      	movs	r2, #64	@ 0x40
 801be4a:	751a      	strb	r2, [r3, #20]

            /* Return the UID */
            (void)memcpy(pUid, pDataParams->pUid, PHPAL_SLI15693_UID_LENGTH);
 801be4c:	687b      	ldr	r3, [r7, #4]
 801be4e:	330c      	adds	r3, #12
 801be50:	2208      	movs	r2, #8
 801be52:	4619      	mov	r1, r3
 801be54:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 801be56:	f006 fc6c 	bl	8022732 <memcpy>
            *pUidLength = PHPAL_SLI15693_UID_LENGTH;
 801be5a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801be5c:	2208      	movs	r2, #8
 801be5e:	701a      	strb	r2, [r3, #0]
 801be60:	e099      	b.n	801bf96 <phpalSli15693_Sw_InventoryExt+0x670>
        }
        else
        {
            if ((bFlags & PHPAL_SLI15693_FLAG_OPTION) != 0U)
 801be62:	78bb      	ldrb	r3, [r7, #2]
 801be64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801be68:	2b00      	cmp	r3, #0
 801be6a:	f000 8083 	beq.w	801bf74 <phpalSli15693_Sw_InventoryExt+0x64e>
            {
                *pUidLength = PHPAL_SLI15693_UID_LENGTH - bStoredUidLength;
 801be6e:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 801be72:	f1c3 0308 	rsb	r3, r3, #8
 801be76:	b2da      	uxtb	r2, r3
 801be78:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801be7a:	701a      	strb	r2, [r3, #0]

                /* The response length should not be less than the remaining UID. */
                if(bFirst != 0U)
 801be7c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 801be80:	2b00      	cmp	r3, #0
 801be82:	d018      	beq.n	801beb6 <phpalSli15693_Sw_InventoryExt+0x590>
                {
                    bStoredUidLength = pDataParams->bUidBitLength >> 3U;
 801be84:	687b      	ldr	r3, [r7, #4]
 801be86:	7d1b      	ldrb	r3, [r3, #20]
 801be88:	08db      	lsrs	r3, r3, #3
 801be8a:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
                    *pUidLength = PHPAL_SLI15693_UID_LENGTH - bStoredUidLength;
 801be8e:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 801be92:	f1c3 0308 	rsb	r3, r3, #8
 801be96:	b2da      	uxtb	r2, r3
 801be98:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801be9a:	701a      	strb	r2, [r3, #0]

                    /* Update the UID length if extended. */
                    if((bExtended != 0U) && ((bExtendedOptions & PHPAL_SLI15693_FLAG_UID_MODE) != 0U))
 801be9c:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 801bea0:	2b00      	cmp	r3, #0
 801bea2:	d008      	beq.n	801beb6 <phpalSli15693_Sw_InventoryExt+0x590>
 801bea4:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 801bea8:	f003 0302 	and.w	r3, r3, #2
 801beac:	2b00      	cmp	r3, #0
 801beae:	d002      	beq.n	801beb6 <phpalSli15693_Sw_InventoryExt+0x590>
                    {
                        *pUidLength = PHPAL_SLI15693_UID_LENGTH;
 801beb0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801beb2:	2208      	movs	r2, #8
 801beb4:	701a      	strb	r2, [r3, #0]
                    }
                }
                /* Validate the response length against UID length. */
                if (wRespLength < (*pUidLength))
 801beb6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801beb8:	781b      	ldrb	r3, [r3, #0]
 801beba:	461a      	mov	r2, r3
 801bebc:	89fb      	ldrh	r3, [r7, #14]
 801bebe:	429a      	cmp	r2, r3
 801bec0:	d902      	bls.n	801bec8 <phpalSli15693_Sw_InventoryExt+0x5a2>
                {
                    return PH_ADD_COMPCODE(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_SLI15693);
 801bec2:	f640 2306 	movw	r3, #2566	@ 0xa06
 801bec6:	e0a5      	b.n	801c014 <phpalSli15693_Sw_InventoryExt+0x6ee>
                }

                if (bStoredUidLength < PHPAL_SLI15693_UID_LENGTH)
 801bec8:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 801becc:	2b07      	cmp	r3, #7
 801bece:	d843      	bhi.n	801bf58 <phpalSli15693_Sw_InventoryExt+0x632>
                {
                    if ((*pUidLength) == 0U)
 801bed0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801bed2:	781b      	ldrb	r3, [r3, #0]
 801bed4:	2b00      	cmp	r3, #0
 801bed6:	d102      	bne.n	801bede <phpalSli15693_Sw_InventoryExt+0x5b8>
                    {
                        return PH_ADD_COMPCODE(PH_ERR_PROTOCOL_ERROR, PH_COMP_PAL_SLI15693);
 801bed8:	f640 2306 	movw	r3, #2566	@ 0xa06
 801bedc:	e09a      	b.n	801c014 <phpalSli15693_Sw_InventoryExt+0x6ee>
                    }
                    /* Return the received (partial) UID */
                    (void)memcpy(pUid, pResp, (size_t)(*pUidLength));
 801bede:	6939      	ldr	r1, [r7, #16]
 801bee0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801bee2:	781b      	ldrb	r3, [r3, #0]
 801bee4:	461a      	mov	r2, r3
 801bee6:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 801bee8:	f006 fc23 	bl	8022732 <memcpy>

                    /* We need to merge the contents of the mask buffer and the received data */
                    if ((bMaskBitLength % 8U) != 0u)
 801beec:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 801bef0:	f003 0307 	and.w	r3, r3, #7
 801bef4:	b2db      	uxtb	r3, r3
 801bef6:	2b00      	cmp	r3, #0
 801bef8:	d022      	beq.n	801bf40 <phpalSli15693_Sw_InventoryExt+0x61a>
                    {
                        if (bStoredUidLength < 7U)
 801befa:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 801befe:	2b06      	cmp	r3, #6
 801bf00:	d80e      	bhi.n	801bf20 <phpalSli15693_Sw_InventoryExt+0x5fa>
                        {
                            /* copy the UID bytes we received from the card */
                            (void)memcpy(&(pDataParams->pUid[bStoredUidLength + 1U]), &pResp[1], (size_t)(*pUidLength)-1U);
 801bf02:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 801bf06:	3301      	adds	r3, #1
 801bf08:	3308      	adds	r3, #8
 801bf0a:	687a      	ldr	r2, [r7, #4]
 801bf0c:	4413      	add	r3, r2
 801bf0e:	1d18      	adds	r0, r3, #4
 801bf10:	693b      	ldr	r3, [r7, #16]
 801bf12:	1c59      	adds	r1, r3, #1
 801bf14:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801bf16:	781b      	ldrb	r3, [r3, #0]
 801bf18:	3b01      	subs	r3, #1
 801bf1a:	461a      	mov	r2, r3
 801bf1c:	f006 fc09 	bl	8022732 <memcpy>
                        }

                        /* merge mask-bits with received bits */
                        pDataParams->pUid[bStoredUidLength] |= pResp[0];
 801bf20:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 801bf24:	687a      	ldr	r2, [r7, #4]
 801bf26:	4413      	add	r3, r2
 801bf28:	7b19      	ldrb	r1, [r3, #12]
 801bf2a:	693b      	ldr	r3, [r7, #16]
 801bf2c:	781a      	ldrb	r2, [r3, #0]
 801bf2e:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 801bf32:	430a      	orrs	r2, r1
 801bf34:	b2d1      	uxtb	r1, r2
 801bf36:	687a      	ldr	r2, [r7, #4]
 801bf38:	4413      	add	r3, r2
 801bf3a:	460a      	mov	r2, r1
 801bf3c:	731a      	strb	r2, [r3, #12]
 801bf3e:	e00b      	b.n	801bf58 <phpalSli15693_Sw_InventoryExt+0x632>
                    }
                    else
                    {
                        /* Copy the UID bytes we received from the card */
                        (void)memcpy(&(pDataParams->pUid[bStoredUidLength]), pResp, *pUidLength);
 801bf40:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 801bf44:	3308      	adds	r3, #8
 801bf46:	687a      	ldr	r2, [r7, #4]
 801bf48:	4413      	add	r3, r2
 801bf4a:	1d18      	adds	r0, r3, #4
 801bf4c:	6939      	ldr	r1, [r7, #16]
 801bf4e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801bf50:	781b      	ldrb	r3, [r3, #0]
 801bf52:	461a      	mov	r2, r3
 801bf54:	f006 fbed 	bl	8022732 <memcpy>
                    }
                }

                /* Update UID length. */
                pDataParams->bUidBitLength = PHPAL_SLI15693_SW_UID_COMPLETE;
 801bf58:	687b      	ldr	r3, [r7, #4]
 801bf5a:	2240      	movs	r2, #64	@ 0x40
 801bf5c:	751a      	strb	r2, [r3, #20]

                /* Shift pointer and length */
                pResp += *pUidLength;
 801bf5e:	693b      	ldr	r3, [r7, #16]
 801bf60:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801bf62:	7812      	ldrb	r2, [r2, #0]
 801bf64:	4413      	add	r3, r2
 801bf66:	613b      	str	r3, [r7, #16]
                wRespLength = (uint16_t) (wRespLength - *pUidLength);
 801bf68:	89fb      	ldrh	r3, [r7, #14]
 801bf6a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801bf6c:	7812      	ldrb	r2, [r2, #0]
 801bf6e:	1a9b      	subs	r3, r3, r2
 801bf70:	b29b      	uxth	r3, r3
 801bf72:	81fb      	strh	r3, [r7, #14]
            }
            /* Copy the received data to internal buffer. */
            (void)memcpy(&pData[*pDataLength], pResp, wRespLength);
 801bf74:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801bf76:	881b      	ldrh	r3, [r3, #0]
 801bf78:	461a      	mov	r2, r3
 801bf7a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801bf7c:	4413      	add	r3, r2
 801bf7e:	6939      	ldr	r1, [r7, #16]
 801bf80:	89fa      	ldrh	r2, [r7, #14]
 801bf82:	4618      	mov	r0, r3
 801bf84:	f006 fbd5 	bl	8022732 <memcpy>
            *pDataLength += wRespLength;
 801bf88:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801bf8a:	881a      	ldrh	r2, [r3, #0]
 801bf8c:	89fb      	ldrh	r3, [r7, #14]
 801bf8e:	4413      	add	r3, r2
 801bf90:	b29a      	uxth	r2, r3
 801bf92:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801bf94:	801a      	strh	r2, [r3, #0]
        }

        /* Update the variables to read the remaining data. */
        wCurrBlockNo += wMaxNoBlocks;
 801bf96:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 801bf98:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 801bf9a:	4413      	add	r3, r2
 801bf9c:	85fb      	strh	r3, [r7, #46]	@ 0x2e

        /* Update the Current blocks to read. */
        wCurrBlocksToRead = wMaxNoBlocks;
 801bf9e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 801bfa0:	863b      	strh	r3, [r7, #48]	@ 0x30

        /* Reset the command buffer offset. */
        bCmdOffset = bCmdBufferLen;
 801bfa2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801bfa6:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

        /* Set the remaining blocks to read. */
        if((wNoOfPages_Blocks - wCurrBlockNo) < wMaxNoBlocks)
 801bfaa:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 801bfae:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801bfb0:	1ad2      	subs	r2, r2, r3
 801bfb2:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 801bfb4:	429a      	cmp	r2, r3
 801bfb6:	da04      	bge.n	801bfc2 <phpalSli15693_Sw_InventoryExt+0x69c>
        {
            wCurrBlocksToRead = (uint16_t) (wNoOfPages_Blocks - wCurrBlockNo);
 801bfb8:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 801bfbc:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801bfbe:	1ad3      	subs	r3, r2, r3
 801bfc0:	863b      	strh	r3, [r7, #48]	@ 0x30
        }

        /* Set the flag to finish the loop. */
        if((wNoOfPages_Blocks * 4U) == *pDataLength)
 801bfc2:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 801bfc6:	009b      	lsls	r3, r3, #2
 801bfc8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 801bfca:	8812      	ldrh	r2, [r2, #0]
 801bfcc:	4293      	cmp	r3, r2
 801bfce:	d102      	bne.n	801bfd6 <phpalSli15693_Sw_InventoryExt+0x6b0>
        {
            bAllBlocksRead = 1;
 801bfd0:	2301      	movs	r3, #1
 801bfd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        }

        /* Set First variable. This variable will be used to validate the response only once in case if chaining is enabled. */
        bFirst = PH_OFF;
 801bfd6:	2300      	movs	r3, #0
 801bfd8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a

    }while(bAllBlocksRead == 0U);
 801bfdc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 801bfe0:	2b00      	cmp	r3, #0
 801bfe2:	f43f aeb3 	beq.w	801bd4c <phpalSli15693_Sw_InventoryExt+0x426>

    /* Clear INVENTORY, AFI and NBSLOTS flag */
    pDataParams->bFlags &= (uint8_t)~(uint8_t)(PHPAL_SLI15693_FLAG_INVENTORY | PHPAL_SLI15693_FLAG_AFI | PHPAL_SLI15693_FLAG_NBSLOTS);
 801bfe6:	687b      	ldr	r3, [r7, #4]
 801bfe8:	7a9b      	ldrb	r3, [r3, #10]
 801bfea:	f023 0334 	bic.w	r3, r3, #52	@ 0x34
 801bfee:	b2da      	uxtb	r2, r3
 801bff0:	687b      	ldr	r3, [r7, #4]
 801bff2:	729a      	strb	r2, [r3, #10]

    pDataParams->bExplicitlyAddressed = 0;
 801bff4:	687b      	ldr	r3, [r7, #4]
 801bff6:	2200      	movs	r2, #0
 801bff8:	755a      	strb	r2, [r3, #21]

    /* Error check */
    PH_CHECK_SUCCESS(status);
 801bffa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801bffc:	2b00      	cmp	r3, #0
 801bffe:	d001      	beq.n	801c004 <phpalSli15693_Sw_InventoryExt+0x6de>
 801c000:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801c002:	e007      	b.n	801c014 <phpalSli15693_Sw_InventoryExt+0x6ee>

    /* set addressed flag */
    pDataParams->bFlags |= PHPAL_SLI15693_FLAG_ADDRESSED;
 801c004:	687b      	ldr	r3, [r7, #4]
 801c006:	7a9b      	ldrb	r3, [r3, #10]
 801c008:	f043 0320 	orr.w	r3, r3, #32
 801c00c:	b2da      	uxtb	r2, r3
 801c00e:	687b      	ldr	r3, [r7, #4]
 801c010:	729a      	strb	r2, [r3, #10]

    return PH_ERR_SUCCESS;
 801c012:	2300      	movs	r3, #0
}
 801c014:	4618      	mov	r0, r3
 801c016:	3738      	adds	r7, #56	@ 0x38
 801c018:	46bd      	mov	sp, r7
 801c01a:	bd80      	pop	{r7, pc}

0801c01c <phDriver_PinConfig>:
 * PORT/GPIO PIN API's
 *******************************************************************************/

/* GPIO FUNC_1:GPIO */
phStatus_t phDriver_PinConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, phDriver_Pin_Func_t ePinFunc, phDriver_Pin_Config_t *pPinConfig)
{
 801c01c:	b580      	push	{r7, lr}
 801c01e:	b08a      	sub	sp, #40	@ 0x28
 801c020:	af00      	add	r7, sp, #0
 801c022:	60f8      	str	r0, [r7, #12]
 801c024:	607b      	str	r3, [r7, #4]
 801c026:	460b      	mov	r3, r1
 801c028:	817b      	strh	r3, [r7, #10]
 801c02a:	4613      	mov	r3, r2
 801c02c:	727b      	strb	r3, [r7, #9]
	uint32_t mode;

	// 
	if (pPinConfig == NULL)
 801c02e:	687b      	ldr	r3, [r7, #4]
 801c030:	2b00      	cmp	r3, #0
 801c032:	d101      	bne.n	801c038 <phDriver_PinConfig+0x1c>
	    return PH_DRIVER_ERROR;
 801c034:	2380      	movs	r3, #128	@ 0x80
 801c036:	e039      	b.n	801c0ac <phDriver_PinConfig+0x90>

	if(GPIO_Pin == PN5180_IRQ_Pin)
 801c038:	897b      	ldrh	r3, [r7, #10]
 801c03a:	2b10      	cmp	r3, #16
 801c03c:	d135      	bne.n	801c0aa <phDriver_PinConfig+0x8e>
	{
		GPIO_InitTypeDef GPIO_InitStruct = {0};
 801c03e:	f107 0310 	add.w	r3, r7, #16
 801c042:	2200      	movs	r2, #0
 801c044:	601a      	str	r2, [r3, #0]
 801c046:	605a      	str	r2, [r3, #4]
 801c048:	609a      	str	r2, [r3, #8]
 801c04a:	60da      	str	r2, [r3, #12]
 801c04c:	611a      	str	r2, [r3, #16]

		HAL_GPIO_DeInit(PN5180_IRQ_GPIO_Port, PN5180_IRQ_Pin);
 801c04e:	2110      	movs	r1, #16
 801c050:	4818      	ldr	r0, [pc, #96]	@ (801c0b4 <phDriver_PinConfig+0x98>)
 801c052:	f000 fe91 	bl	801cd78 <HAL_GPIO_DeInit>

		mode = (pPinConfig->bPullSelect == PH_DRIVER_PULL_DOWN)?GPIO_PULLDOWN:GPIO_PULLUP;
 801c056:	687b      	ldr	r3, [r7, #4]
 801c058:	781b      	ldrb	r3, [r3, #0]
 801c05a:	2b00      	cmp	r3, #0
 801c05c:	d101      	bne.n	801c062 <phDriver_PinConfig+0x46>
 801c05e:	2302      	movs	r3, #2
 801c060:	e000      	b.n	801c064 <phDriver_PinConfig+0x48>
 801c062:	2301      	movs	r3, #1
 801c064:	627b      	str	r3, [r7, #36]	@ 0x24
		GPIO_InitStruct.Pull = mode;
 801c066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c068:	61bb      	str	r3, [r7, #24]

		switch(pPinConfig->eInterruptConfig)
 801c06a:	687b      	ldr	r3, [r7, #4]
 801c06c:	789b      	ldrb	r3, [r3, #2]
 801c06e:	2b05      	cmp	r3, #5
 801c070:	d00e      	beq.n	801c090 <phDriver_PinConfig+0x74>
 801c072:	2b05      	cmp	r3, #5
 801c074:	dc10      	bgt.n	801c098 <phDriver_PinConfig+0x7c>
 801c076:	2b03      	cmp	r3, #3
 801c078:	d002      	beq.n	801c080 <phDriver_PinConfig+0x64>
 801c07a:	2b04      	cmp	r3, #4
 801c07c:	d004      	beq.n	801c088 <phDriver_PinConfig+0x6c>
			    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
			    break;

			default:
				/* Do Nothing. */
				break;
 801c07e:	e00b      	b.n	801c098 <phDriver_PinConfig+0x7c>
				GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 801c080:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 801c084:	617b      	str	r3, [r7, #20]
				break;
 801c086:	e008      	b.n	801c09a <phDriver_PinConfig+0x7e>
				GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 801c088:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 801c08c:	617b      	str	r3, [r7, #20]
				break;
 801c08e:	e004      	b.n	801c09a <phDriver_PinConfig+0x7e>
			    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 801c090:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 801c094:	617b      	str	r3, [r7, #20]
			    break;
 801c096:	e000      	b.n	801c09a <phDriver_PinConfig+0x7e>
				break;
 801c098:	bf00      	nop
	    }
		GPIO_InitStruct.Pin = PN5180_IRQ_Pin;
 801c09a:	2310      	movs	r3, #16
 801c09c:	613b      	str	r3, [r7, #16]
		HAL_GPIO_Init(PN5180_IRQ_GPIO_Port, &GPIO_InitStruct);
 801c09e:	f107 0310 	add.w	r3, r7, #16
 801c0a2:	4619      	mov	r1, r3
 801c0a4:	4803      	ldr	r0, [pc, #12]	@ (801c0b4 <phDriver_PinConfig+0x98>)
 801c0a6:	f000 fced 	bl	801ca84 <HAL_GPIO_Init>
	}

    /* GPIOGPIO_INIT */
    return PH_DRIVER_SUCCESS;
 801c0aa:	2300      	movs	r3, #0
}
 801c0ac:	4618      	mov	r0, r3
 801c0ae:	3728      	adds	r7, #40	@ 0x28
 801c0b0:	46bd      	mov	sp, r7
 801c0b2:	bd80      	pop	{r7, pc}
 801c0b4:	48000400 	.word	0x48000400

0801c0b8 <phDriver_PinRead>:

/* GPIO FUNC_2GPIOor */
uint8_t phDriver_PinRead(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, phDriver_Pin_Func_t ePinFunc)
{
 801c0b8:	b580      	push	{r7, lr}
 801c0ba:	b082      	sub	sp, #8
 801c0bc:	af00      	add	r7, sp, #0
 801c0be:	6078      	str	r0, [r7, #4]
 801c0c0:	460b      	mov	r3, r1
 801c0c2:	807b      	strh	r3, [r7, #2]
 801c0c4:	4613      	mov	r3, r2
 801c0c6:	707b      	strb	r3, [r7, #1]
    return HAL_GPIO_ReadPin(GPIOx, GPIO_Pin);
 801c0c8:	887b      	ldrh	r3, [r7, #2]
 801c0ca:	4619      	mov	r1, r3
 801c0cc:	6878      	ldr	r0, [r7, #4]
 801c0ce:	f000 ff2d 	bl	801cf2c <HAL_GPIO_ReadPin>
 801c0d2:	4603      	mov	r3, r0
}
 801c0d4:	4618      	mov	r0, r3
 801c0d6:	3708      	adds	r7, #8
 801c0d8:	46bd      	mov	sp, r7
 801c0da:	bd80      	pop	{r7, pc}

0801c0dc <phDriver_PinWrite>:
    return PH_DRIVER_SUCCESS;
}

/* GPIO FUNC_4GPIO */
void phDriver_PinWrite(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, uint8_t bValue)
{
 801c0dc:	b580      	push	{r7, lr}
 801c0de:	b082      	sub	sp, #8
 801c0e0:	af00      	add	r7, sp, #0
 801c0e2:	6078      	str	r0, [r7, #4]
 801c0e4:	460b      	mov	r3, r1
 801c0e6:	807b      	strh	r3, [r7, #2]
 801c0e8:	4613      	mov	r3, r2
 801c0ea:	707b      	strb	r3, [r7, #1]
    HAL_GPIO_WritePin(GPIOx, GPIO_Pin, bValue);
 801c0ec:	787a      	ldrb	r2, [r7, #1]
 801c0ee:	887b      	ldrh	r3, [r7, #2]
 801c0f0:	4619      	mov	r1, r3
 801c0f2:	6878      	ldr	r0, [r7, #4]
 801c0f4:	f000 ff32 	bl	801cf5c <HAL_GPIO_WritePin>
}
 801c0f8:	bf00      	nop
 801c0fa:	3708      	adds	r7, #8
 801c0fc:	46bd      	mov	sp, r7
 801c0fe:	bd80      	pop	{r7, pc}

0801c100 <phDriver_TimerStart>:
 * PH_DRIVER_TIMER_SECS = 1 (1)
 * PH_DRIVER_TIMER_MILLI_SECS = 1000 (1000)
 * PH_DRIVER_TIMER_MICRO_SECS = 1000000 (1000000)
 */
phStatus_t phDriver_TimerStart(phDriver_Timer_Unit_t eTimerUnit, uint32_t dwTimePeriod, pphDriver_TimerCallBck_t pTimerCallBack)
{
 801c100:	b580      	push	{r7, lr}
 801c102:	b084      	sub	sp, #16
 801c104:	af00      	add	r7, sp, #0
 801c106:	60f8      	str	r0, [r7, #12]
 801c108:	60b9      	str	r1, [r7, #8]
 801c10a:	607a      	str	r2, [r7, #4]
	if(pTimerCallBack == NULL)
 801c10c:	687b      	ldr	r3, [r7, #4]
 801c10e:	2b00      	cmp	r3, #0
 801c110:	d11d      	bne.n	801c14e <phDriver_TimerStart+0x4e>
	{
		/*  */
	    if(eTimerUnit == PH_DRIVER_TIMER_SECS)
 801c112:	68fb      	ldr	r3, [r7, #12]
 801c114:	2b01      	cmp	r3, #1
 801c116:	d108      	bne.n	801c12a <phDriver_TimerStart+0x2a>
	    {
	    	HAL_Delay(dwTimePeriod * 1000); // s -> ms
 801c118:	68bb      	ldr	r3, [r7, #8]
 801c11a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801c11e:	fb02 f303 	mul.w	r3, r2, r3
 801c122:	4618      	mov	r0, r3
 801c124:	f000 fafa 	bl	801c71c <HAL_Delay>
 801c128:	e029      	b.n	801c17e <phDriver_TimerStart+0x7e>
	    }
	    else if(eTimerUnit == PH_DRIVER_TIMER_MILLI_SECS)
 801c12a:	68fb      	ldr	r3, [r7, #12]
 801c12c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 801c130:	d103      	bne.n	801c13a <phDriver_TimerStart+0x3a>
	    {
	    	HAL_Delay(dwTimePeriod);
 801c132:	68b8      	ldr	r0, [r7, #8]
 801c134:	f000 faf2 	bl	801c71c <HAL_Delay>
 801c138:	e021      	b.n	801c17e <phDriver_TimerStart+0x7e>
	    }
	    else if(eTimerUnit == PH_DRIVER_TIMER_MICRO_SECS)
 801c13a:	68fb      	ldr	r3, [r7, #12]
 801c13c:	4a12      	ldr	r2, [pc, #72]	@ (801c188 <phDriver_TimerStart+0x88>)
 801c13e:	4293      	cmp	r3, r2
 801c140:	d11d      	bne.n	801c17e <phDriver_TimerStart+0x7e>
	    {
	    	delay_us(dwTimePeriod);
 801c142:	68bb      	ldr	r3, [r7, #8]
 801c144:	b29b      	uxth	r3, r3
 801c146:	4618      	mov	r0, r3
 801c148:	f7e6 fe4e 	bl	8002de8 <delay_us>
 801c14c:	e017      	b.n	801c17e <phDriver_TimerStart+0x7e>
	    }
	}
    else	/* Call the Timer callback. */
    {
        pTimerIsrCallBack = pTimerCallBack;
 801c14e:	4a0f      	ldr	r2, [pc, #60]	@ (801c18c <phDriver_TimerStart+0x8c>)
 801c150:	687b      	ldr	r3, [r7, #4]
 801c152:	6013      	str	r3, [r2, #0]

        __HAL_TIM_SET_AUTORELOAD(&htim2, dwTimePeriod-1);   // TIMER_Open
 801c154:	4b0e      	ldr	r3, [pc, #56]	@ (801c190 <phDriver_TimerStart+0x90>)
 801c156:	681b      	ldr	r3, [r3, #0]
 801c158:	68ba      	ldr	r2, [r7, #8]
 801c15a:	3a01      	subs	r2, #1
 801c15c:	62da      	str	r2, [r3, #44]	@ 0x2c
 801c15e:	68bb      	ldr	r3, [r7, #8]
 801c160:	3b01      	subs	r3, #1
 801c162:	4a0b      	ldr	r2, [pc, #44]	@ (801c190 <phDriver_TimerStart+0x90>)
 801c164:	60d3      	str	r3, [r2, #12]
        __HAL_TIM_SET_COUNTER(&htim2, 0);				    // 
 801c166:	4b0a      	ldr	r3, [pc, #40]	@ (801c190 <phDriver_TimerStart+0x90>)
 801c168:	681b      	ldr	r3, [r3, #0]
 801c16a:	2200      	movs	r2, #0
 801c16c:	625a      	str	r2, [r3, #36]	@ 0x24
        __HAL_TIM_CLEAR_IT(&htim2, TIM_IT_UPDATE);	 		// 
 801c16e:	4b08      	ldr	r3, [pc, #32]	@ (801c190 <phDriver_TimerStart+0x90>)
 801c170:	681b      	ldr	r3, [r3, #0]
 801c172:	f06f 0201 	mvn.w	r2, #1
 801c176:	611a      	str	r2, [r3, #16]

        // 
        HAL_TIM_Base_Start_IT(&htim2);
 801c178:	4805      	ldr	r0, [pc, #20]	@ (801c190 <phDriver_TimerStart+0x90>)
 801c17a:	f002 fdc3 	bl	801ed04 <HAL_TIM_Base_Start_IT>
    }

    return PH_DRIVER_SUCCESS;
 801c17e:	2300      	movs	r3, #0
}
 801c180:	4618      	mov	r0, r3
 801c182:	3710      	adds	r7, #16
 801c184:	46bd      	mov	sp, r7
 801c186:	bd80      	pop	{r7, pc}
 801c188:	000f4240 	.word	0x000f4240
 801c18c:	20001be4 	.word	0x20001be4
 801c190:	20000310 	.word	0x20000310

0801c194 <phDriver_TimerStop>:


phStatus_t phDriver_TimerStop(void)
{
 801c194:	b480      	push	{r7}
 801c196:	af00      	add	r7, sp, #0

    /*  */
    pTimerIsrCallBack = NULL;
    dwTimerExp = 0;
#endif
    return PH_DRIVER_SUCCESS;
 801c198:	2300      	movs	r3, #0
}
 801c19a:	4618      	mov	r0, r3
 801c19c:	46bd      	mov	sp, r7
 801c19e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c1a2:	4770      	bx	lr

0801c1a4 <phbalReg_Init>:
*/
phStatus_t phbalReg_Init(
                                      void * pDataParams,
                                      uint16_t wSizeOfDataParams
                                      )
{
 801c1a4:	b480      	push	{r7}
 801c1a6:	b085      	sub	sp, #20
 801c1a8:	af00      	add	r7, sp, #0
 801c1aa:	6078      	str	r0, [r7, #4]
 801c1ac:	460b      	mov	r3, r1
 801c1ae:	807b      	strh	r3, [r7, #2]
	volatile uint32_t delay;

    // 
    if((pDataParams == NULL) || (sizeof(phbalReg_Type_t) != wSizeOfDataParams))
 801c1b0:	687b      	ldr	r3, [r7, #4]
 801c1b2:	2b00      	cmp	r3, #0
 801c1b4:	d002      	beq.n	801c1bc <phbalReg_Init+0x18>
 801c1b6:	887b      	ldrh	r3, [r7, #2]
 801c1b8:	2b04      	cmp	r3, #4
 801c1ba:	d002      	beq.n	801c1c2 <phbalReg_Init+0x1e>
    {
        return (PH_DRIVER_ERROR | PH_COMP_DRIVER);
 801c1bc:	f24f 1380 	movw	r3, #61824	@ 0xf180
 801c1c0:	e007      	b.n	801c1d2 <phbalReg_Init+0x2e>
    }

    // BAL:IDSPI
    ((phbalReg_Type_t *)pDataParams)->wId      = PH_COMP_DRIVER | PHBAL_REG_LPCOPEN_SPI_ID;
 801c1c2:	687b      	ldr	r3, [r7, #4]
 801c1c4:	f24f 120d 	movw	r2, #61709	@ 0xf10d
 801c1c8:	801a      	strh	r2, [r3, #0]
    ((phbalReg_Type_t *)pDataParams)->bBalType = PHBAL_REG_TYPE_SPI;
 801c1ca:	687b      	ldr	r3, [r7, #4]
 801c1cc:	2201      	movs	r2, #1
 801c1ce:	709a      	strb	r2, [r3, #2]

    /* Wait Startup time */
    for(delay=0; delay<10000; delay++){}
#endif	// ---NXP

    return PH_DRIVER_SUCCESS;
 801c1d0:	2300      	movs	r3, #0
}
 801c1d2:	4618      	mov	r0, r3
 801c1d4:	3714      	adds	r7, #20
 801c1d6:	46bd      	mov	sp, r7
 801c1d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c1dc:	4770      	bx	lr
	...

0801c1e0 <phbalReg_Exchange>:
                                        uint16_t wTxLength,
                                        uint16_t wRxBufSize,
                                        uint8_t * pRxBuffer,
                                        uint16_t * pRxLength
                                        )
{
 801c1e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c1e4:	b095      	sub	sp, #84	@ 0x54
 801c1e6:	af02      	add	r7, sp, #8
 801c1e8:	6178      	str	r0, [r7, #20]
 801c1ea:	60fa      	str	r2, [r7, #12]
 801c1ec:	461a      	mov	r2, r3
 801c1ee:	460b      	mov	r3, r1
 801c1f0:	827b      	strh	r3, [r7, #18]
 801c1f2:	4613      	mov	r3, r2
 801c1f4:	823b      	strh	r3, [r7, #16]
 801c1f6:	466b      	mov	r3, sp
 801c1f8:	461e      	mov	r6, r3
		*pRxLength = (pRxBuf != NULL) ? wTxLength : 0;
	}

	return PH_DRIVER_SUCCESS;
#endif
	uint8_t *pRxBuf = NULL;
 801c1fa:	2300      	movs	r3, #0
 801c1fc:	647b      	str	r3, [r7, #68]	@ 0x44
	uint8_t dummyTxByte = 0xFF;
 801c1fe:	23ff      	movs	r3, #255	@ 0xff
 801c200:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

	// 
	if (pRxBuffer == NULL)
 801c204:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801c206:	2b00      	cmp	r3, #0
 801c208:	d102      	bne.n	801c210 <phbalReg_Exchange+0x30>
	{
		pRxBuf = NULL;
 801c20a:	2300      	movs	r3, #0
 801c20c:	647b      	str	r3, [r7, #68]	@ 0x44
 801c20e:	e001      	b.n	801c214 <phbalReg_Exchange+0x34>
	}
	else // 
	{
		pRxBuf = pRxBuffer;
 801c210:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801c212:	647b      	str	r3, [r7, #68]	@ 0x44
	}

//	printf("SPITX>> ");
	for (int i = 0; i < wTxLength; i++)
 801c214:	2300      	movs	r3, #0
 801c216:	643b      	str	r3, [r7, #64]	@ 0x40
 801c218:	e00d      	b.n	801c236 <phbalReg_Exchange+0x56>
	{
		uint8_t txByte = (pTxBuffer != NULL) ? pTxBuffer[i] : dummyTxByte;
 801c21a:	68fb      	ldr	r3, [r7, #12]
 801c21c:	2b00      	cmp	r3, #0
 801c21e:	d004      	beq.n	801c22a <phbalReg_Exchange+0x4a>
 801c220:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801c222:	68fa      	ldr	r2, [r7, #12]
 801c224:	4413      	add	r3, r2
 801c226:	781b      	ldrb	r3, [r3, #0]
 801c228:	e001      	b.n	801c22e <phbalReg_Exchange+0x4e>
 801c22a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 801c22e:	77fb      	strb	r3, [r7, #31]
	for (int i = 0; i < wTxLength; i++)
 801c230:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801c232:	3301      	adds	r3, #1
 801c234:	643b      	str	r3, [r7, #64]	@ 0x40
 801c236:	8a3b      	ldrh	r3, [r7, #16]
 801c238:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801c23a:	429a      	cmp	r2, r3
 801c23c:	dbed      	blt.n	801c21a <phbalReg_Exchange+0x3a>
//		printf("%02X ", txByte); // 
	}
//	printf("\n");

	//  buffer
	uint8_t txBuf[wTxLength];
 801c23e:	8a39      	ldrh	r1, [r7, #16]
 801c240:	460b      	mov	r3, r1
 801c242:	3b01      	subs	r3, #1
 801c244:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801c246:	b28b      	uxth	r3, r1
 801c248:	2200      	movs	r2, #0
 801c24a:	603b      	str	r3, [r7, #0]
 801c24c:	607a      	str	r2, [r7, #4]
 801c24e:	f04f 0200 	mov.w	r2, #0
 801c252:	f04f 0300 	mov.w	r3, #0
 801c256:	6878      	ldr	r0, [r7, #4]
 801c258:	00c3      	lsls	r3, r0, #3
 801c25a:	6838      	ldr	r0, [r7, #0]
 801c25c:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 801c260:	6838      	ldr	r0, [r7, #0]
 801c262:	00c2      	lsls	r2, r0, #3
 801c264:	b28b      	uxth	r3, r1
 801c266:	2200      	movs	r2, #0
 801c268:	469a      	mov	sl, r3
 801c26a:	4693      	mov	fp, r2
 801c26c:	f04f 0200 	mov.w	r2, #0
 801c270:	f04f 0300 	mov.w	r3, #0
 801c274:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 801c278:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 801c27c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 801c280:	460b      	mov	r3, r1
 801c282:	3307      	adds	r3, #7
 801c284:	08db      	lsrs	r3, r3, #3
 801c286:	00db      	lsls	r3, r3, #3
 801c288:	ebad 0d03 	sub.w	sp, sp, r3
 801c28c:	ab02      	add	r3, sp, #8
 801c28e:	3300      	adds	r3, #0
 801c290:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint8_t rxBuf[wTxLength];
 801c292:	8a39      	ldrh	r1, [r7, #16]
 801c294:	460b      	mov	r3, r1
 801c296:	3b01      	subs	r3, #1
 801c298:	627b      	str	r3, [r7, #36]	@ 0x24
 801c29a:	b28b      	uxth	r3, r1
 801c29c:	2200      	movs	r2, #0
 801c29e:	4698      	mov	r8, r3
 801c2a0:	4691      	mov	r9, r2
 801c2a2:	f04f 0200 	mov.w	r2, #0
 801c2a6:	f04f 0300 	mov.w	r3, #0
 801c2aa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 801c2ae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 801c2b2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 801c2b6:	b28b      	uxth	r3, r1
 801c2b8:	2200      	movs	r2, #0
 801c2ba:	461c      	mov	r4, r3
 801c2bc:	4615      	mov	r5, r2
 801c2be:	f04f 0200 	mov.w	r2, #0
 801c2c2:	f04f 0300 	mov.w	r3, #0
 801c2c6:	00eb      	lsls	r3, r5, #3
 801c2c8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 801c2cc:	00e2      	lsls	r2, r4, #3
 801c2ce:	460b      	mov	r3, r1
 801c2d0:	3307      	adds	r3, #7
 801c2d2:	08db      	lsrs	r3, r3, #3
 801c2d4:	00db      	lsls	r3, r3, #3
 801c2d6:	ebad 0d03 	sub.w	sp, sp, r3
 801c2da:	ab02      	add	r3, sp, #8
 801c2dc:	3300      	adds	r3, #0
 801c2de:	623b      	str	r3, [r7, #32]

	//  txBuf
	for (int i = 0; i < wTxLength; i++)
 801c2e0:	2300      	movs	r3, #0
 801c2e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801c2e4:	e010      	b.n	801c308 <phbalReg_Exchange+0x128>
	{
		txBuf[i] = (pTxBuffer != NULL) ? pTxBuffer[i] : dummyTxByte;
 801c2e6:	68fb      	ldr	r3, [r7, #12]
 801c2e8:	2b00      	cmp	r3, #0
 801c2ea:	d004      	beq.n	801c2f6 <phbalReg_Exchange+0x116>
 801c2ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c2ee:	68fa      	ldr	r2, [r7, #12]
 801c2f0:	4413      	add	r3, r2
 801c2f2:	781b      	ldrb	r3, [r3, #0]
 801c2f4:	e001      	b.n	801c2fa <phbalReg_Exchange+0x11a>
 801c2f6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 801c2fa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801c2fc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801c2fe:	440a      	add	r2, r1
 801c300:	7013      	strb	r3, [r2, #0]
	for (int i = 0; i < wTxLength; i++)
 801c302:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c304:	3301      	adds	r3, #1
 801c306:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801c308:	8a3b      	ldrh	r3, [r7, #16]
 801c30a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801c30c:	429a      	cmp	r2, r3
 801c30e:	dbea      	blt.n	801c2e6 <phbalReg_Exchange+0x106>
	}

	// 
	if (HAL_SPI_TransmitReceive(&hspi3, txBuf, rxBuf, wTxLength, 1000) != HAL_OK)
 801c310:	8a3b      	ldrh	r3, [r7, #16]
 801c312:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801c316:	9200      	str	r2, [sp, #0]
 801c318:	6a3a      	ldr	r2, [r7, #32]
 801c31a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801c31c:	4823      	ldr	r0, [pc, #140]	@ (801c3ac <phbalReg_Exchange+0x1cc>)
 801c31e:	f002 f8a2 	bl	801e466 <HAL_SPI_TransmitReceive>
 801c322:	4603      	mov	r3, r0
 801c324:	2b00      	cmp	r3, #0
 801c326:	d002      	beq.n	801c32e <phbalReg_Exchange+0x14e>
	{
		return (PH_DRIVER_FAILURE | PH_COMP_DRIVER);
 801c328:	f24f 1381 	movw	r3, #61825	@ 0xf181
 801c32c:	e037      	b.n	801c39e <phbalReg_Exchange+0x1be>
	}

	//  pRxBuf
	if (pRxBuf != NULL)
 801c32e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c330:	2b00      	cmp	r3, #0
 801c332:	d016      	beq.n	801c362 <phbalReg_Exchange+0x182>
	{
		for (int i = 0; i < wTxLength && i < wRxBufSize; i++)
 801c334:	2300      	movs	r3, #0
 801c336:	63bb      	str	r3, [r7, #56]	@ 0x38
 801c338:	e00a      	b.n	801c350 <phbalReg_Exchange+0x170>
		{
			pRxBuf[i] = rxBuf[i];
 801c33a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c33c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801c33e:	4413      	add	r3, r2
 801c340:	6a39      	ldr	r1, [r7, #32]
 801c342:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801c344:	440a      	add	r2, r1
 801c346:	7812      	ldrb	r2, [r2, #0]
 801c348:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < wTxLength && i < wRxBufSize; i++)
 801c34a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c34c:	3301      	adds	r3, #1
 801c34e:	63bb      	str	r3, [r7, #56]	@ 0x38
 801c350:	8a3b      	ldrh	r3, [r7, #16]
 801c352:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801c354:	429a      	cmp	r2, r3
 801c356:	da04      	bge.n	801c362 <phbalReg_Exchange+0x182>
 801c358:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 801c35c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801c35e:	429a      	cmp	r2, r3
 801c360:	dbeb      	blt.n	801c33a <phbalReg_Exchange+0x15a>
		}
	}

	// 
	if (pRxBuf != NULL)
 801c362:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c364:	2b00      	cmp	r3, #0
 801c366:	d00e      	beq.n	801c386 <phbalReg_Exchange+0x1a6>
	{
//		printf("SPIRX<< ");
		for (int i = 0; i < wTxLength && i < wRxBufSize; i++)
 801c368:	2300      	movs	r3, #0
 801c36a:	637b      	str	r3, [r7, #52]	@ 0x34
 801c36c:	e002      	b.n	801c374 <phbalReg_Exchange+0x194>
 801c36e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801c370:	3301      	adds	r3, #1
 801c372:	637b      	str	r3, [r7, #52]	@ 0x34
 801c374:	8a3b      	ldrh	r3, [r7, #16]
 801c376:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801c378:	429a      	cmp	r2, r3
 801c37a:	da04      	bge.n	801c386 <phbalReg_Exchange+0x1a6>
 801c37c:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 801c380:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801c382:	429a      	cmp	r2, r3
 801c384:	dbf3      	blt.n	801c36e <phbalReg_Exchange+0x18e>
		}
//		printf("\n");
	}

	// 
	if (pRxLength != NULL)
 801c386:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801c388:	2b00      	cmp	r3, #0
 801c38a:	d007      	beq.n	801c39c <phbalReg_Exchange+0x1bc>
	{
		*pRxLength = (pRxBuf != NULL) ? wTxLength : 0;
 801c38c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c38e:	2b00      	cmp	r3, #0
 801c390:	d001      	beq.n	801c396 <phbalReg_Exchange+0x1b6>
 801c392:	8a3a      	ldrh	r2, [r7, #16]
 801c394:	e000      	b.n	801c398 <phbalReg_Exchange+0x1b8>
 801c396:	2200      	movs	r2, #0
 801c398:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801c39a:	801a      	strh	r2, [r3, #0]
	}

	return PH_DRIVER_SUCCESS;
 801c39c:	2300      	movs	r3, #0
 801c39e:	46b5      	mov	sp, r6
}
 801c3a0:	4618      	mov	r0, r3
 801c3a2:	374c      	adds	r7, #76	@ 0x4c
 801c3a4:	46bd      	mov	sp, r7
 801c3a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c3aa:	bf00      	nop
 801c3ac:	2000025c 	.word	0x2000025c

0801c3b0 <phOsal_EventCreate>:
//1    return phOsal_InitTickTimer(&phOsal_NullOsSysTickHandler);
    return HAL_InitTick(1);
}

phStatus_t phOsal_EventCreate(phOsal_Event_t *eventHandle, pphOsal_EventObj_t eventObj)
{
 801c3b0:	b580      	push	{r7, lr}
 801c3b2:	b084      	sub	sp, #16
 801c3b4:	af00      	add	r7, sp, #0
 801c3b6:	6078      	str	r0, [r7, #4]
 801c3b8:	6039      	str	r1, [r7, #0]
    uint32_t bEventIndex = 0;
 801c3ba:	2300      	movs	r3, #0
 801c3bc:	60fb      	str	r3, [r7, #12]

    if ((eventHandle == NULL) || (eventObj == NULL))
 801c3be:	687b      	ldr	r3, [r7, #4]
 801c3c0:	2b00      	cmp	r3, #0
 801c3c2:	d002      	beq.n	801c3ca <phOsal_EventCreate+0x1a>
 801c3c4:	683b      	ldr	r3, [r7, #0]
 801c3c6:	2b00      	cmp	r3, #0
 801c3c8:	d102      	bne.n	801c3d0 <phOsal_EventCreate+0x20>
    {
        return PH_OSAL_ADD_COMPCODE(PH_OSAL_ERROR, PH_COMP_OSAL);
 801c3ca:	f24f 0327 	movw	r3, #61479	@ 0xf027
 801c3ce:	e033      	b.n	801c438 <phOsal_EventCreate+0x88>
    }

    PH_OSAL_CHECK_SUCCESS(phOsal_NullOs_GetFreeIndex(&bEventIndex, gdwEventBitMap, PH_OSAL_CONFIG_MAX_NUM_EVENTS));
 801c3d0:	4b1b      	ldr	r3, [pc, #108]	@ (801c440 <phOsal_EventCreate+0x90>)
 801c3d2:	6819      	ldr	r1, [r3, #0]
 801c3d4:	f107 030c 	add.w	r3, r7, #12
 801c3d8:	2205      	movs	r2, #5
 801c3da:	4618      	mov	r0, r3
 801c3dc:	f000 f8e2 	bl	801c5a4 <phOsal_NullOs_GetFreeIndex>
 801c3e0:	4603      	mov	r3, r0
 801c3e2:	2b00      	cmp	r3, #0
 801c3e4:	d009      	beq.n	801c3fa <phOsal_EventCreate+0x4a>
 801c3e6:	4b16      	ldr	r3, [pc, #88]	@ (801c440 <phOsal_EventCreate+0x90>)
 801c3e8:	6819      	ldr	r1, [r3, #0]
 801c3ea:	f107 030c 	add.w	r3, r7, #12
 801c3ee:	2205      	movs	r2, #5
 801c3f0:	4618      	mov	r0, r3
 801c3f2:	f000 f8d7 	bl	801c5a4 <phOsal_NullOs_GetFreeIndex>
 801c3f6:	4603      	mov	r3, r0
 801c3f8:	e01e      	b.n	801c438 <phOsal_EventCreate+0x88>

    gdwEvents[bEventIndex] = 0;
 801c3fa:	68fb      	ldr	r3, [r7, #12]
 801c3fc:	4a11      	ldr	r2, [pc, #68]	@ (801c444 <phOsal_EventCreate+0x94>)
 801c3fe:	2100      	movs	r1, #0
 801c400:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

    gdwEventBitMap |= (1 << bEventIndex);
 801c404:	68fb      	ldr	r3, [r7, #12]
 801c406:	2201      	movs	r2, #1
 801c408:	fa02 f303 	lsl.w	r3, r2, r3
 801c40c:	461a      	mov	r2, r3
 801c40e:	4b0c      	ldr	r3, [pc, #48]	@ (801c440 <phOsal_EventCreate+0x90>)
 801c410:	681b      	ldr	r3, [r3, #0]
 801c412:	4313      	orrs	r3, r2
 801c414:	4a0a      	ldr	r2, [pc, #40]	@ (801c440 <phOsal_EventCreate+0x90>)
 801c416:	6013      	str	r3, [r2, #0]
    *eventHandle = (phOsal_Event_t)(&gdwEvents[bEventIndex]);
 801c418:	68fb      	ldr	r3, [r7, #12]
 801c41a:	009b      	lsls	r3, r3, #2
 801c41c:	4a09      	ldr	r2, [pc, #36]	@ (801c444 <phOsal_EventCreate+0x94>)
 801c41e:	441a      	add	r2, r3
 801c420:	687b      	ldr	r3, [r7, #4]
 801c422:	601a      	str	r2, [r3, #0]
    eventObj->EventHandle = (phOsal_Event_t)(&gdwEvents[bEventIndex]);
 801c424:	68fb      	ldr	r3, [r7, #12]
 801c426:	009b      	lsls	r3, r3, #2
 801c428:	4a06      	ldr	r2, [pc, #24]	@ (801c444 <phOsal_EventCreate+0x94>)
 801c42a:	441a      	add	r2, r3
 801c42c:	683b      	ldr	r3, [r7, #0]
 801c42e:	601a      	str	r2, [r3, #0]
    eventObj->dwEventIndex = bEventIndex;
 801c430:	68fa      	ldr	r2, [r7, #12]
 801c432:	683b      	ldr	r3, [r7, #0]
 801c434:	60da      	str	r2, [r3, #12]

    return PH_OSAL_SUCCESS;
 801c436:	2300      	movs	r3, #0
}
 801c438:	4618      	mov	r0, r3
 801c43a:	3710      	adds	r7, #16
 801c43c:	46bd      	mov	sp, r7
 801c43e:	bd80      	pop	{r7, pc}
 801c440:	20001c00 	.word	0x20001c00
 801c444:	20001bec 	.word	0x20001bec

0801c448 <phOsal_EventPend>:

// RTOS
phStatus_t phOsal_EventPend(volatile phOsal_Event_t * eventHandle, phOsal_EventOpt_t options, phOsal_Ticks_t ticksToWait,
                           phOsal_EventBits_t FlagsToWait, phOsal_EventBits_t *pCurrFlags)
{
 801c448:	b480      	push	{r7}
 801c44a:	b087      	sub	sp, #28
 801c44c:	af00      	add	r7, sp, #0
 801c44e:	60f8      	str	r0, [r7, #12]
 801c450:	607a      	str	r2, [r7, #4]
 801c452:	603b      	str	r3, [r7, #0]
 801c454:	460b      	mov	r3, r1
 801c456:	72fb      	strb	r3, [r7, #11]
	phStatus_t status;

	/*  */
	if((eventHandle == NULL) || ((*eventHandle) == NULL))
 801c458:	68fb      	ldr	r3, [r7, #12]
 801c45a:	2b00      	cmp	r3, #0
 801c45c:	d003      	beq.n	801c466 <phOsal_EventPend+0x1e>
 801c45e:	68fb      	ldr	r3, [r7, #12]
 801c460:	681b      	ldr	r3, [r3, #0]
 801c462:	2b00      	cmp	r3, #0
 801c464:	d102      	bne.n	801c46c <phOsal_EventPend+0x24>
	{
	    return PH_OSAL_ADD_COMPCODE(PH_OSAL_ERROR, PH_COMP_OSAL);
 801c466:	f24f 0327 	movw	r3, #61479	@ 0xf027
 801c46a:	e02e      	b.n	801c4ca <phOsal_EventPend+0x82>
	}

	status = PH_OSAL_IO_TIMEOUT; // 
 801c46c:	2301      	movs	r3, #1
 801c46e:	82fb      	strh	r3, [r7, #22]
	    /* Wait for interrupts/events to occur */
	    phOsal_Sleep();
	}
#endif
	//dd1    phOsal_StopTickTimer();
	gbWaitTimedOut = 0;		// 
 801c470:	4b19      	ldr	r3, [pc, #100]	@ (801c4d8 <phOsal_EventPend+0x90>)
 801c472:	2200      	movs	r2, #0
 801c474:	701a      	strb	r2, [r3, #0]

	//dd1    phOsal_EnterCriticalSection();

	/*  */
	if (pCurrFlags != NULL)
 801c476:	6a3b      	ldr	r3, [r7, #32]
 801c478:	2b00      	cmp	r3, #0
 801c47a:	d004      	beq.n	801c486 <phOsal_EventPend+0x3e>
	{
	    *pCurrFlags = (*((uint32_t *)(*eventHandle)));
 801c47c:	68fb      	ldr	r3, [r7, #12]
 801c47e:	681b      	ldr	r3, [r3, #0]
 801c480:	681a      	ldr	r2, [r3, #0]
 801c482:	6a3b      	ldr	r3, [r7, #32]
 801c484:	601a      	str	r2, [r3, #0]
	}

	/*  */
	if (options & E_OS_EVENT_OPT_PEND_CLEAR_ON_EXIT)
 801c486:	7afb      	ldrb	r3, [r7, #11]
 801c488:	f003 0304 	and.w	r3, r3, #4
 801c48c:	2b00      	cmp	r3, #0
 801c48e:	d00a      	beq.n	801c4a6 <phOsal_EventPend+0x5e>
	{
	    (*((uint32_t *)(*eventHandle))) &= (~(FlagsToWait & (*((uint32_t *)(*eventHandle)))));
 801c490:	68fb      	ldr	r3, [r7, #12]
 801c492:	681b      	ldr	r3, [r3, #0]
 801c494:	681a      	ldr	r2, [r3, #0]
 801c496:	683b      	ldr	r3, [r7, #0]
 801c498:	4013      	ands	r3, r2
 801c49a:	43d9      	mvns	r1, r3
 801c49c:	68fb      	ldr	r3, [r7, #12]
 801c49e:	681b      	ldr	r3, [r3, #0]
 801c4a0:	681a      	ldr	r2, [r3, #0]
 801c4a2:	400a      	ands	r2, r1
 801c4a4:	601a      	str	r2, [r3, #0]
	}
	//dd1    phOsal_ExitCriticalSection();

	return PH_OSAL_ADD_COMPCODE(status, PH_COMP_OSAL);
 801c4a6:	8afb      	ldrh	r3, [r7, #22]
 801c4a8:	2b00      	cmp	r3, #0
 801c4aa:	d00d      	beq.n	801c4c8 <phOsal_EventPend+0x80>
 801c4ac:	8afb      	ldrh	r3, [r7, #22]
 801c4ae:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 801c4b2:	2b00      	cmp	r3, #0
 801c4b4:	d108      	bne.n	801c4c8 <phOsal_EventPend+0x80>
 801c4b6:	8afb      	ldrh	r3, [r7, #22]
 801c4b8:	b2db      	uxtb	r3, r3
 801c4ba:	b29b      	uxth	r3, r3
 801c4bc:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 801c4c0:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 801c4c4:	b29b      	uxth	r3, r3
 801c4c6:	e000      	b.n	801c4ca <phOsal_EventPend+0x82>
 801c4c8:	8afb      	ldrh	r3, [r7, #22]
}
 801c4ca:	4618      	mov	r0, r3
 801c4cc:	371c      	adds	r7, #28
 801c4ce:	46bd      	mov	sp, r7
 801c4d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c4d4:	4770      	bx	lr
 801c4d6:	bf00      	nop
 801c4d8:	20001be8 	.word	0x20001be8

0801c4dc <phOsal_EventPost>:

phStatus_t phOsal_EventPost(phOsal_Event_t * eventHandle, phOsal_EventOpt_t options, phOsal_EventBits_t FlagsToPost,
    phOsal_EventBits_t *pCurrFlags)
{
 801c4dc:	b580      	push	{r7, lr}
 801c4de:	b084      	sub	sp, #16
 801c4e0:	af00      	add	r7, sp, #0
 801c4e2:	60f8      	str	r0, [r7, #12]
 801c4e4:	607a      	str	r2, [r7, #4]
 801c4e6:	603b      	str	r3, [r7, #0]
 801c4e8:	460b      	mov	r3, r1
 801c4ea:	72fb      	strb	r3, [r7, #11]
	printf("POST: 0x%08lX\r\n", FlagsToPost);  // 
 801c4ec:	6879      	ldr	r1, [r7, #4]
 801c4ee:	4815      	ldr	r0, [pc, #84]	@ (801c544 <phOsal_EventPost+0x68>)
 801c4f0:	f005 ff40 	bl	8022374 <iprintf>

    if((eventHandle == NULL) || ((*eventHandle) == NULL))
 801c4f4:	68fb      	ldr	r3, [r7, #12]
 801c4f6:	2b00      	cmp	r3, #0
 801c4f8:	d003      	beq.n	801c502 <phOsal_EventPost+0x26>
 801c4fa:	68fb      	ldr	r3, [r7, #12]
 801c4fc:	681b      	ldr	r3, [r3, #0]
 801c4fe:	2b00      	cmp	r3, #0
 801c500:	d105      	bne.n	801c50e <phOsal_EventPost+0x32>
    {
    	printf("POST NULL\r\n");  // 
 801c502:	4811      	ldr	r0, [pc, #68]	@ (801c548 <phOsal_EventPost+0x6c>)
 801c504:	f005 ffa6 	bl	8022454 <puts>
        return PH_OSAL_ADD_COMPCODE(PH_OSAL_ERROR, PH_COMP_OSAL);
 801c508:	f24f 0327 	movw	r3, #61479	@ 0xf027
 801c50c:	e016      	b.n	801c53c <phOsal_EventPost+0x60>
    }

    /* Enter Critical Section */
    phOsal_EnterCriticalSection();
 801c50e:	f000 f879 	bl	801c604 <phOsal_EnterCriticalSection>

    /* Set the events. */
    (*((uint32_t *)(*eventHandle))) |= FlagsToPost;
 801c512:	68fb      	ldr	r3, [r7, #12]
 801c514:	681b      	ldr	r3, [r3, #0]
 801c516:	6819      	ldr	r1, [r3, #0]
 801c518:	68fb      	ldr	r3, [r7, #12]
 801c51a:	681b      	ldr	r3, [r3, #0]
 801c51c:	687a      	ldr	r2, [r7, #4]
 801c51e:	430a      	orrs	r2, r1
 801c520:	601a      	str	r2, [r3, #0]

    if (pCurrFlags != NULL)
 801c522:	683b      	ldr	r3, [r7, #0]
 801c524:	2b00      	cmp	r3, #0
 801c526:	d004      	beq.n	801c532 <phOsal_EventPost+0x56>
    {
        *pCurrFlags = (*((uint32_t *)(*eventHandle)));
 801c528:	68fb      	ldr	r3, [r7, #12]
 801c52a:	681b      	ldr	r3, [r3, #0]
 801c52c:	681a      	ldr	r2, [r3, #0]
 801c52e:	683b      	ldr	r3, [r7, #0]
 801c530:	601a      	str	r2, [r3, #0]
    }

    /* Exit Critical Section */
    phOsal_ExitCriticalSection();
 801c532:	f000 f86f 	bl	801c614 <phOsal_ExitCriticalSection>

    phOsal_WakeUp();
 801c536:	f000 f875 	bl	801c624 <phOsal_WakeUp>

    return PH_OSAL_SUCCESS;
 801c53a:	2300      	movs	r3, #0

}
 801c53c:	4618      	mov	r0, r3
 801c53e:	3710      	adds	r7, #16
 801c540:	46bd      	mov	sp, r7
 801c542:	bd80      	pop	{r7, pc}
 801c544:	080267c8 	.word	0x080267c8
 801c548:	080267d8 	.word	0x080267d8

0801c54c <phOsal_EventClear>:

phStatus_t phOsal_EventClear(phOsal_Event_t * eventHandle, phOsal_EventOpt_t options, phOsal_EventBits_t FlagsToClear,
    phOsal_EventBits_t *pCurrFlags)
{
 801c54c:	b580      	push	{r7, lr}
 801c54e:	b084      	sub	sp, #16
 801c550:	af00      	add	r7, sp, #0
 801c552:	60f8      	str	r0, [r7, #12]
 801c554:	607a      	str	r2, [r7, #4]
 801c556:	603b      	str	r3, [r7, #0]
 801c558:	460b      	mov	r3, r1
 801c55a:	72fb      	strb	r3, [r7, #11]
    if((eventHandle == NULL) || ((*eventHandle) == NULL))
 801c55c:	68fb      	ldr	r3, [r7, #12]
 801c55e:	2b00      	cmp	r3, #0
 801c560:	d003      	beq.n	801c56a <phOsal_EventClear+0x1e>
 801c562:	68fb      	ldr	r3, [r7, #12]
 801c564:	681b      	ldr	r3, [r3, #0]
 801c566:	2b00      	cmp	r3, #0
 801c568:	d102      	bne.n	801c570 <phOsal_EventClear+0x24>
    {
        return PH_OSAL_ADD_COMPCODE(PH_OSAL_ERROR, PH_COMP_OSAL);
 801c56a:	f24f 0327 	movw	r3, #61479	@ 0xf027
 801c56e:	e015      	b.n	801c59c <phOsal_EventClear+0x50>
    }

    /* Enter Critical Section */
    phOsal_EnterCriticalSection();
 801c570:	f000 f848 	bl	801c604 <phOsal_EnterCriticalSection>

    if (pCurrFlags != NULL)
 801c574:	683b      	ldr	r3, [r7, #0]
 801c576:	2b00      	cmp	r3, #0
 801c578:	d004      	beq.n	801c584 <phOsal_EventClear+0x38>
    {
        *pCurrFlags = (*((uint32_t *)(*eventHandle)));
 801c57a:	68fb      	ldr	r3, [r7, #12]
 801c57c:	681b      	ldr	r3, [r3, #0]
 801c57e:	681a      	ldr	r2, [r3, #0]
 801c580:	683b      	ldr	r3, [r7, #0]
 801c582:	601a      	str	r2, [r3, #0]
    }

    (*((uint32_t *)(*eventHandle))) &= (~FlagsToClear);
 801c584:	68fb      	ldr	r3, [r7, #12]
 801c586:	681b      	ldr	r3, [r3, #0]
 801c588:	6819      	ldr	r1, [r3, #0]
 801c58a:	687b      	ldr	r3, [r7, #4]
 801c58c:	43da      	mvns	r2, r3
 801c58e:	68fb      	ldr	r3, [r7, #12]
 801c590:	681b      	ldr	r3, [r3, #0]
 801c592:	400a      	ands	r2, r1
 801c594:	601a      	str	r2, [r3, #0]

    /* Exit Critical Section. */
    phOsal_ExitCriticalSection();
 801c596:	f000 f83d 	bl	801c614 <phOsal_ExitCriticalSection>

    return PH_OSAL_SUCCESS;
 801c59a:	2300      	movs	r3, #0
}
 801c59c:	4618      	mov	r0, r3
 801c59e:	3710      	adds	r7, #16
 801c5a0:	46bd      	mov	sp, r7
 801c5a2:	bd80      	pop	{r7, pc}

0801c5a4 <phOsal_NullOs_GetFreeIndex>:
{
    return (PH_OSAL_UNSUPPORTED_COMMAND | PH_COMP_OSAL);
}

static phStatus_t phOsal_NullOs_GetFreeIndex(uint32_t * dwFreeIndex, uint32_t dwBitMap, uint32_t dwMaxLimit)
{
 801c5a4:	b480      	push	{r7}
 801c5a6:	b087      	sub	sp, #28
 801c5a8:	af00      	add	r7, sp, #0
 801c5aa:	60f8      	str	r0, [r7, #12]
 801c5ac:	60b9      	str	r1, [r7, #8]
 801c5ae:	607a      	str	r2, [r7, #4]
    phStatus_t status;

    (*dwFreeIndex) = 0;
 801c5b0:	68fb      	ldr	r3, [r7, #12]
 801c5b2:	2200      	movs	r2, #0
 801c5b4:	601a      	str	r2, [r3, #0]

    while(((1 << (*dwFreeIndex)) & dwBitMap) && ((*dwFreeIndex) < dwMaxLimit))
 801c5b6:	e004      	b.n	801c5c2 <phOsal_NullOs_GetFreeIndex+0x1e>
    {
        (*dwFreeIndex)++;
 801c5b8:	68fb      	ldr	r3, [r7, #12]
 801c5ba:	681b      	ldr	r3, [r3, #0]
 801c5bc:	1c5a      	adds	r2, r3, #1
 801c5be:	68fb      	ldr	r3, [r7, #12]
 801c5c0:	601a      	str	r2, [r3, #0]
    while(((1 << (*dwFreeIndex)) & dwBitMap) && ((*dwFreeIndex) < dwMaxLimit))
 801c5c2:	68fb      	ldr	r3, [r7, #12]
 801c5c4:	681b      	ldr	r3, [r3, #0]
 801c5c6:	2201      	movs	r2, #1
 801c5c8:	fa02 f303 	lsl.w	r3, r2, r3
 801c5cc:	461a      	mov	r2, r3
 801c5ce:	68bb      	ldr	r3, [r7, #8]
 801c5d0:	4013      	ands	r3, r2
 801c5d2:	2b00      	cmp	r3, #0
 801c5d4:	d004      	beq.n	801c5e0 <phOsal_NullOs_GetFreeIndex+0x3c>
 801c5d6:	68fb      	ldr	r3, [r7, #12]
 801c5d8:	681b      	ldr	r3, [r3, #0]
 801c5da:	687a      	ldr	r2, [r7, #4]
 801c5dc:	429a      	cmp	r2, r3
 801c5de:	d8eb      	bhi.n	801c5b8 <phOsal_NullOs_GetFreeIndex+0x14>
    }

    if (*dwFreeIndex == dwMaxLimit)
 801c5e0:	68fb      	ldr	r3, [r7, #12]
 801c5e2:	681b      	ldr	r3, [r3, #0]
 801c5e4:	687a      	ldr	r2, [r7, #4]
 801c5e6:	429a      	cmp	r2, r3
 801c5e8:	d103      	bne.n	801c5f2 <phOsal_NullOs_GetFreeIndex+0x4e>
    {
        status = (PH_OSAL_ERROR | PH_COMP_OSAL);
 801c5ea:	f24f 0327 	movw	r3, #61479	@ 0xf027
 801c5ee:	82fb      	strh	r3, [r7, #22]
 801c5f0:	e001      	b.n	801c5f6 <phOsal_NullOs_GetFreeIndex+0x52>
    }
    else
    {
        status = PH_OSAL_SUCCESS;
 801c5f2:	2300      	movs	r3, #0
 801c5f4:	82fb      	strh	r3, [r7, #22]
    }

    return status;
 801c5f6:	8afb      	ldrh	r3, [r7, #22]
}
 801c5f8:	4618      	mov	r0, r3
 801c5fa:	371c      	adds	r7, #28
 801c5fc:	46bd      	mov	sp, r7
 801c5fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c602:	4770      	bx	lr

0801c604 <phOsal_EnterCriticalSection>:

    return PH_OSAL_SUCCESS;
}

void phOsal_EnterCriticalSection(void)
{
 801c604:	b480      	push	{r7}
 801c606:	af00      	add	r7, sp, #0
    __DISABLE_IRQ();
 801c608:	b672      	cpsid	i
}
 801c60a:	bf00      	nop
 801c60c:	46bd      	mov	sp, r7
 801c60e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c612:	4770      	bx	lr

0801c614 <phOsal_ExitCriticalSection>:

void phOsal_ExitCriticalSection(void)
{
 801c614:	b480      	push	{r7}
 801c616:	af00      	add	r7, sp, #0
    __ENABLE_IRQ();
 801c618:	b662      	cpsie	i
}
 801c61a:	bf00      	nop
 801c61c:	46bd      	mov	sp, r7
 801c61e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c622:	4770      	bx	lr

0801c624 <phOsal_WakeUp>:
{
     __WFE();
}

void phOsal_WakeUp(void)
{
 801c624:	b480      	push	{r7}
 801c626:	af00      	add	r7, sp, #0
    __SEV();
 801c628:	bf40      	sev
}
 801c62a:	bf00      	nop
 801c62c:	46bd      	mov	sp, r7
 801c62e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c632:	4770      	bx	lr

0801c634 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 801c634:	b580      	push	{r7, lr}
 801c636:	b082      	sub	sp, #8
 801c638:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 801c63a:	2300      	movs	r3, #0
 801c63c:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 801c63e:	2003      	movs	r0, #3
 801c640:	f000 f960 	bl	801c904 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 801c644:	2001      	movs	r0, #1
 801c646:	f000 f80d 	bl	801c664 <HAL_InitTick>
 801c64a:	4603      	mov	r3, r0
 801c64c:	2b00      	cmp	r3, #0
 801c64e:	d002      	beq.n	801c656 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 801c650:	2301      	movs	r3, #1
 801c652:	71fb      	strb	r3, [r7, #7]
 801c654:	e001      	b.n	801c65a <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 801c656:	f7e6 f8df 	bl	8002818 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 801c65a:	79fb      	ldrb	r3, [r7, #7]
}
 801c65c:	4618      	mov	r0, r3
 801c65e:	3708      	adds	r7, #8
 801c660:	46bd      	mov	sp, r7
 801c662:	bd80      	pop	{r7, pc}

0801c664 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 801c664:	b580      	push	{r7, lr}
 801c666:	b084      	sub	sp, #16
 801c668:	af00      	add	r7, sp, #0
 801c66a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 801c66c:	2300      	movs	r3, #0
 801c66e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 801c670:	4b17      	ldr	r3, [pc, #92]	@ (801c6d0 <HAL_InitTick+0x6c>)
 801c672:	781b      	ldrb	r3, [r3, #0]
 801c674:	2b00      	cmp	r3, #0
 801c676:	d023      	beq.n	801c6c0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 801c678:	4b16      	ldr	r3, [pc, #88]	@ (801c6d4 <HAL_InitTick+0x70>)
 801c67a:	681a      	ldr	r2, [r3, #0]
 801c67c:	4b14      	ldr	r3, [pc, #80]	@ (801c6d0 <HAL_InitTick+0x6c>)
 801c67e:	781b      	ldrb	r3, [r3, #0]
 801c680:	4619      	mov	r1, r3
 801c682:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 801c686:	fbb3 f3f1 	udiv	r3, r3, r1
 801c68a:	fbb2 f3f3 	udiv	r3, r2, r3
 801c68e:	4618      	mov	r0, r3
 801c690:	f000 f96d 	bl	801c96e <HAL_SYSTICK_Config>
 801c694:	4603      	mov	r3, r0
 801c696:	2b00      	cmp	r3, #0
 801c698:	d10f      	bne.n	801c6ba <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 801c69a:	687b      	ldr	r3, [r7, #4]
 801c69c:	2b0f      	cmp	r3, #15
 801c69e:	d809      	bhi.n	801c6b4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 801c6a0:	2200      	movs	r2, #0
 801c6a2:	6879      	ldr	r1, [r7, #4]
 801c6a4:	f04f 30ff 	mov.w	r0, #4294967295
 801c6a8:	f000 f937 	bl	801c91a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 801c6ac:	4a0a      	ldr	r2, [pc, #40]	@ (801c6d8 <HAL_InitTick+0x74>)
 801c6ae:	687b      	ldr	r3, [r7, #4]
 801c6b0:	6013      	str	r3, [r2, #0]
 801c6b2:	e007      	b.n	801c6c4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 801c6b4:	2301      	movs	r3, #1
 801c6b6:	73fb      	strb	r3, [r7, #15]
 801c6b8:	e004      	b.n	801c6c4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 801c6ba:	2301      	movs	r3, #1
 801c6bc:	73fb      	strb	r3, [r7, #15]
 801c6be:	e001      	b.n	801c6c4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 801c6c0:	2301      	movs	r3, #1
 801c6c2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 801c6c4:	7bfb      	ldrb	r3, [r7, #15]
}
 801c6c6:	4618      	mov	r0, r3
 801c6c8:	3710      	adds	r7, #16
 801c6ca:	46bd      	mov	sp, r7
 801c6cc:	bd80      	pop	{r7, pc}
 801c6ce:	bf00      	nop
 801c6d0:	20000074 	.word	0x20000074
 801c6d4:	20000000 	.word	0x20000000
 801c6d8:	20000070 	.word	0x20000070

0801c6dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 801c6dc:	b480      	push	{r7}
 801c6de:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 801c6e0:	4b06      	ldr	r3, [pc, #24]	@ (801c6fc <HAL_IncTick+0x20>)
 801c6e2:	781b      	ldrb	r3, [r3, #0]
 801c6e4:	461a      	mov	r2, r3
 801c6e6:	4b06      	ldr	r3, [pc, #24]	@ (801c700 <HAL_IncTick+0x24>)
 801c6e8:	681b      	ldr	r3, [r3, #0]
 801c6ea:	4413      	add	r3, r2
 801c6ec:	4a04      	ldr	r2, [pc, #16]	@ (801c700 <HAL_IncTick+0x24>)
 801c6ee:	6013      	str	r3, [r2, #0]
}
 801c6f0:	bf00      	nop
 801c6f2:	46bd      	mov	sp, r7
 801c6f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c6f8:	4770      	bx	lr
 801c6fa:	bf00      	nop
 801c6fc:	20000074 	.word	0x20000074
 801c700:	20001c04 	.word	0x20001c04

0801c704 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 801c704:	b480      	push	{r7}
 801c706:	af00      	add	r7, sp, #0
  return uwTick;
 801c708:	4b03      	ldr	r3, [pc, #12]	@ (801c718 <HAL_GetTick+0x14>)
 801c70a:	681b      	ldr	r3, [r3, #0]
}
 801c70c:	4618      	mov	r0, r3
 801c70e:	46bd      	mov	sp, r7
 801c710:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c714:	4770      	bx	lr
 801c716:	bf00      	nop
 801c718:	20001c04 	.word	0x20001c04

0801c71c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 801c71c:	b580      	push	{r7, lr}
 801c71e:	b084      	sub	sp, #16
 801c720:	af00      	add	r7, sp, #0
 801c722:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 801c724:	f7ff ffee 	bl	801c704 <HAL_GetTick>
 801c728:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 801c72a:	687b      	ldr	r3, [r7, #4]
 801c72c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 801c72e:	68fb      	ldr	r3, [r7, #12]
 801c730:	f1b3 3fff 	cmp.w	r3, #4294967295
 801c734:	d005      	beq.n	801c742 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 801c736:	4b0a      	ldr	r3, [pc, #40]	@ (801c760 <HAL_Delay+0x44>)
 801c738:	781b      	ldrb	r3, [r3, #0]
 801c73a:	461a      	mov	r2, r3
 801c73c:	68fb      	ldr	r3, [r7, #12]
 801c73e:	4413      	add	r3, r2
 801c740:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 801c742:	bf00      	nop
 801c744:	f7ff ffde 	bl	801c704 <HAL_GetTick>
 801c748:	4602      	mov	r2, r0
 801c74a:	68bb      	ldr	r3, [r7, #8]
 801c74c:	1ad3      	subs	r3, r2, r3
 801c74e:	68fa      	ldr	r2, [r7, #12]
 801c750:	429a      	cmp	r2, r3
 801c752:	d8f7      	bhi.n	801c744 <HAL_Delay+0x28>
  {
  }
}
 801c754:	bf00      	nop
 801c756:	bf00      	nop
 801c758:	3710      	adds	r7, #16
 801c75a:	46bd      	mov	sp, r7
 801c75c:	bd80      	pop	{r7, pc}
 801c75e:	bf00      	nop
 801c760:	20000074 	.word	0x20000074

0801c764 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 801c764:	b480      	push	{r7}
 801c766:	b085      	sub	sp, #20
 801c768:	af00      	add	r7, sp, #0
 801c76a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 801c76c:	687b      	ldr	r3, [r7, #4]
 801c76e:	f003 0307 	and.w	r3, r3, #7
 801c772:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 801c774:	4b0c      	ldr	r3, [pc, #48]	@ (801c7a8 <__NVIC_SetPriorityGrouping+0x44>)
 801c776:	68db      	ldr	r3, [r3, #12]
 801c778:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 801c77a:	68ba      	ldr	r2, [r7, #8]
 801c77c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 801c780:	4013      	ands	r3, r2
 801c782:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 801c784:	68fb      	ldr	r3, [r7, #12]
 801c786:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 801c788:	68bb      	ldr	r3, [r7, #8]
 801c78a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 801c78c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 801c790:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801c794:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 801c796:	4a04      	ldr	r2, [pc, #16]	@ (801c7a8 <__NVIC_SetPriorityGrouping+0x44>)
 801c798:	68bb      	ldr	r3, [r7, #8]
 801c79a:	60d3      	str	r3, [r2, #12]
}
 801c79c:	bf00      	nop
 801c79e:	3714      	adds	r7, #20
 801c7a0:	46bd      	mov	sp, r7
 801c7a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c7a6:	4770      	bx	lr
 801c7a8:	e000ed00 	.word	0xe000ed00

0801c7ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 801c7ac:	b480      	push	{r7}
 801c7ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 801c7b0:	4b04      	ldr	r3, [pc, #16]	@ (801c7c4 <__NVIC_GetPriorityGrouping+0x18>)
 801c7b2:	68db      	ldr	r3, [r3, #12]
 801c7b4:	0a1b      	lsrs	r3, r3, #8
 801c7b6:	f003 0307 	and.w	r3, r3, #7
}
 801c7ba:	4618      	mov	r0, r3
 801c7bc:	46bd      	mov	sp, r7
 801c7be:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c7c2:	4770      	bx	lr
 801c7c4:	e000ed00 	.word	0xe000ed00

0801c7c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 801c7c8:	b480      	push	{r7}
 801c7ca:	b083      	sub	sp, #12
 801c7cc:	af00      	add	r7, sp, #0
 801c7ce:	4603      	mov	r3, r0
 801c7d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 801c7d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801c7d6:	2b00      	cmp	r3, #0
 801c7d8:	db0b      	blt.n	801c7f2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 801c7da:	79fb      	ldrb	r3, [r7, #7]
 801c7dc:	f003 021f 	and.w	r2, r3, #31
 801c7e0:	4907      	ldr	r1, [pc, #28]	@ (801c800 <__NVIC_EnableIRQ+0x38>)
 801c7e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801c7e6:	095b      	lsrs	r3, r3, #5
 801c7e8:	2001      	movs	r0, #1
 801c7ea:	fa00 f202 	lsl.w	r2, r0, r2
 801c7ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 801c7f2:	bf00      	nop
 801c7f4:	370c      	adds	r7, #12
 801c7f6:	46bd      	mov	sp, r7
 801c7f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c7fc:	4770      	bx	lr
 801c7fe:	bf00      	nop
 801c800:	e000e100 	.word	0xe000e100

0801c804 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 801c804:	b480      	push	{r7}
 801c806:	b083      	sub	sp, #12
 801c808:	af00      	add	r7, sp, #0
 801c80a:	4603      	mov	r3, r0
 801c80c:	6039      	str	r1, [r7, #0]
 801c80e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 801c810:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801c814:	2b00      	cmp	r3, #0
 801c816:	db0a      	blt.n	801c82e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 801c818:	683b      	ldr	r3, [r7, #0]
 801c81a:	b2da      	uxtb	r2, r3
 801c81c:	490c      	ldr	r1, [pc, #48]	@ (801c850 <__NVIC_SetPriority+0x4c>)
 801c81e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801c822:	0112      	lsls	r2, r2, #4
 801c824:	b2d2      	uxtb	r2, r2
 801c826:	440b      	add	r3, r1
 801c828:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 801c82c:	e00a      	b.n	801c844 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 801c82e:	683b      	ldr	r3, [r7, #0]
 801c830:	b2da      	uxtb	r2, r3
 801c832:	4908      	ldr	r1, [pc, #32]	@ (801c854 <__NVIC_SetPriority+0x50>)
 801c834:	79fb      	ldrb	r3, [r7, #7]
 801c836:	f003 030f 	and.w	r3, r3, #15
 801c83a:	3b04      	subs	r3, #4
 801c83c:	0112      	lsls	r2, r2, #4
 801c83e:	b2d2      	uxtb	r2, r2
 801c840:	440b      	add	r3, r1
 801c842:	761a      	strb	r2, [r3, #24]
}
 801c844:	bf00      	nop
 801c846:	370c      	adds	r7, #12
 801c848:	46bd      	mov	sp, r7
 801c84a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c84e:	4770      	bx	lr
 801c850:	e000e100 	.word	0xe000e100
 801c854:	e000ed00 	.word	0xe000ed00

0801c858 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 801c858:	b480      	push	{r7}
 801c85a:	b089      	sub	sp, #36	@ 0x24
 801c85c:	af00      	add	r7, sp, #0
 801c85e:	60f8      	str	r0, [r7, #12]
 801c860:	60b9      	str	r1, [r7, #8]
 801c862:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 801c864:	68fb      	ldr	r3, [r7, #12]
 801c866:	f003 0307 	and.w	r3, r3, #7
 801c86a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 801c86c:	69fb      	ldr	r3, [r7, #28]
 801c86e:	f1c3 0307 	rsb	r3, r3, #7
 801c872:	2b04      	cmp	r3, #4
 801c874:	bf28      	it	cs
 801c876:	2304      	movcs	r3, #4
 801c878:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 801c87a:	69fb      	ldr	r3, [r7, #28]
 801c87c:	3304      	adds	r3, #4
 801c87e:	2b06      	cmp	r3, #6
 801c880:	d902      	bls.n	801c888 <NVIC_EncodePriority+0x30>
 801c882:	69fb      	ldr	r3, [r7, #28]
 801c884:	3b03      	subs	r3, #3
 801c886:	e000      	b.n	801c88a <NVIC_EncodePriority+0x32>
 801c888:	2300      	movs	r3, #0
 801c88a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 801c88c:	f04f 32ff 	mov.w	r2, #4294967295
 801c890:	69bb      	ldr	r3, [r7, #24]
 801c892:	fa02 f303 	lsl.w	r3, r2, r3
 801c896:	43da      	mvns	r2, r3
 801c898:	68bb      	ldr	r3, [r7, #8]
 801c89a:	401a      	ands	r2, r3
 801c89c:	697b      	ldr	r3, [r7, #20]
 801c89e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 801c8a0:	f04f 31ff 	mov.w	r1, #4294967295
 801c8a4:	697b      	ldr	r3, [r7, #20]
 801c8a6:	fa01 f303 	lsl.w	r3, r1, r3
 801c8aa:	43d9      	mvns	r1, r3
 801c8ac:	687b      	ldr	r3, [r7, #4]
 801c8ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 801c8b0:	4313      	orrs	r3, r2
         );
}
 801c8b2:	4618      	mov	r0, r3
 801c8b4:	3724      	adds	r7, #36	@ 0x24
 801c8b6:	46bd      	mov	sp, r7
 801c8b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c8bc:	4770      	bx	lr
	...

0801c8c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 801c8c0:	b580      	push	{r7, lr}
 801c8c2:	b082      	sub	sp, #8
 801c8c4:	af00      	add	r7, sp, #0
 801c8c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 801c8c8:	687b      	ldr	r3, [r7, #4]
 801c8ca:	3b01      	subs	r3, #1
 801c8cc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801c8d0:	d301      	bcc.n	801c8d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 801c8d2:	2301      	movs	r3, #1
 801c8d4:	e00f      	b.n	801c8f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 801c8d6:	4a0a      	ldr	r2, [pc, #40]	@ (801c900 <SysTick_Config+0x40>)
 801c8d8:	687b      	ldr	r3, [r7, #4]
 801c8da:	3b01      	subs	r3, #1
 801c8dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 801c8de:	210f      	movs	r1, #15
 801c8e0:	f04f 30ff 	mov.w	r0, #4294967295
 801c8e4:	f7ff ff8e 	bl	801c804 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 801c8e8:	4b05      	ldr	r3, [pc, #20]	@ (801c900 <SysTick_Config+0x40>)
 801c8ea:	2200      	movs	r2, #0
 801c8ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 801c8ee:	4b04      	ldr	r3, [pc, #16]	@ (801c900 <SysTick_Config+0x40>)
 801c8f0:	2207      	movs	r2, #7
 801c8f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 801c8f4:	2300      	movs	r3, #0
}
 801c8f6:	4618      	mov	r0, r3
 801c8f8:	3708      	adds	r7, #8
 801c8fa:	46bd      	mov	sp, r7
 801c8fc:	bd80      	pop	{r7, pc}
 801c8fe:	bf00      	nop
 801c900:	e000e010 	.word	0xe000e010

0801c904 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 801c904:	b580      	push	{r7, lr}
 801c906:	b082      	sub	sp, #8
 801c908:	af00      	add	r7, sp, #0
 801c90a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 801c90c:	6878      	ldr	r0, [r7, #4]
 801c90e:	f7ff ff29 	bl	801c764 <__NVIC_SetPriorityGrouping>
}
 801c912:	bf00      	nop
 801c914:	3708      	adds	r7, #8
 801c916:	46bd      	mov	sp, r7
 801c918:	bd80      	pop	{r7, pc}

0801c91a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 801c91a:	b580      	push	{r7, lr}
 801c91c:	b086      	sub	sp, #24
 801c91e:	af00      	add	r7, sp, #0
 801c920:	4603      	mov	r3, r0
 801c922:	60b9      	str	r1, [r7, #8]
 801c924:	607a      	str	r2, [r7, #4]
 801c926:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 801c928:	2300      	movs	r3, #0
 801c92a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 801c92c:	f7ff ff3e 	bl	801c7ac <__NVIC_GetPriorityGrouping>
 801c930:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 801c932:	687a      	ldr	r2, [r7, #4]
 801c934:	68b9      	ldr	r1, [r7, #8]
 801c936:	6978      	ldr	r0, [r7, #20]
 801c938:	f7ff ff8e 	bl	801c858 <NVIC_EncodePriority>
 801c93c:	4602      	mov	r2, r0
 801c93e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801c942:	4611      	mov	r1, r2
 801c944:	4618      	mov	r0, r3
 801c946:	f7ff ff5d 	bl	801c804 <__NVIC_SetPriority>
}
 801c94a:	bf00      	nop
 801c94c:	3718      	adds	r7, #24
 801c94e:	46bd      	mov	sp, r7
 801c950:	bd80      	pop	{r7, pc}

0801c952 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 801c952:	b580      	push	{r7, lr}
 801c954:	b082      	sub	sp, #8
 801c956:	af00      	add	r7, sp, #0
 801c958:	4603      	mov	r3, r0
 801c95a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 801c95c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801c960:	4618      	mov	r0, r3
 801c962:	f7ff ff31 	bl	801c7c8 <__NVIC_EnableIRQ>
}
 801c966:	bf00      	nop
 801c968:	3708      	adds	r7, #8
 801c96a:	46bd      	mov	sp, r7
 801c96c:	bd80      	pop	{r7, pc}

0801c96e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 801c96e:	b580      	push	{r7, lr}
 801c970:	b082      	sub	sp, #8
 801c972:	af00      	add	r7, sp, #0
 801c974:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 801c976:	6878      	ldr	r0, [r7, #4]
 801c978:	f7ff ffa2 	bl	801c8c0 <SysTick_Config>
 801c97c:	4603      	mov	r3, r0
}
 801c97e:	4618      	mov	r0, r3
 801c980:	3708      	adds	r7, #8
 801c982:	46bd      	mov	sp, r7
 801c984:	bd80      	pop	{r7, pc}

0801c986 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 801c986:	b480      	push	{r7}
 801c988:	b085      	sub	sp, #20
 801c98a:	af00      	add	r7, sp, #0
 801c98c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 801c98e:	2300      	movs	r3, #0
 801c990:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 801c992:	687b      	ldr	r3, [r7, #4]
 801c994:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 801c998:	b2db      	uxtb	r3, r3
 801c99a:	2b02      	cmp	r3, #2
 801c99c:	d008      	beq.n	801c9b0 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 801c99e:	687b      	ldr	r3, [r7, #4]
 801c9a0:	2204      	movs	r2, #4
 801c9a2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 801c9a4:	687b      	ldr	r3, [r7, #4]
 801c9a6:	2200      	movs	r2, #0
 801c9a8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 801c9ac:	2301      	movs	r3, #1
 801c9ae:	e022      	b.n	801c9f6 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 801c9b0:	687b      	ldr	r3, [r7, #4]
 801c9b2:	681b      	ldr	r3, [r3, #0]
 801c9b4:	681a      	ldr	r2, [r3, #0]
 801c9b6:	687b      	ldr	r3, [r7, #4]
 801c9b8:	681b      	ldr	r3, [r3, #0]
 801c9ba:	f022 020e 	bic.w	r2, r2, #14
 801c9be:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 801c9c0:	687b      	ldr	r3, [r7, #4]
 801c9c2:	681b      	ldr	r3, [r3, #0]
 801c9c4:	681a      	ldr	r2, [r3, #0]
 801c9c6:	687b      	ldr	r3, [r7, #4]
 801c9c8:	681b      	ldr	r3, [r3, #0]
 801c9ca:	f022 0201 	bic.w	r2, r2, #1
 801c9ce:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 801c9d0:	687b      	ldr	r3, [r7, #4]
 801c9d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801c9d4:	f003 021c 	and.w	r2, r3, #28
 801c9d8:	687b      	ldr	r3, [r7, #4]
 801c9da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801c9dc:	2101      	movs	r1, #1
 801c9de:	fa01 f202 	lsl.w	r2, r1, r2
 801c9e2:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 801c9e4:	687b      	ldr	r3, [r7, #4]
 801c9e6:	2201      	movs	r2, #1
 801c9e8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 801c9ec:	687b      	ldr	r3, [r7, #4]
 801c9ee:	2200      	movs	r2, #0
 801c9f0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 801c9f4:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 801c9f6:	4618      	mov	r0, r3
 801c9f8:	3714      	adds	r7, #20
 801c9fa:	46bd      	mov	sp, r7
 801c9fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ca00:	4770      	bx	lr

0801ca02 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 801ca02:	b580      	push	{r7, lr}
 801ca04:	b084      	sub	sp, #16
 801ca06:	af00      	add	r7, sp, #0
 801ca08:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 801ca0a:	2300      	movs	r3, #0
 801ca0c:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 801ca0e:	687b      	ldr	r3, [r7, #4]
 801ca10:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 801ca14:	b2db      	uxtb	r3, r3
 801ca16:	2b02      	cmp	r3, #2
 801ca18:	d005      	beq.n	801ca26 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 801ca1a:	687b      	ldr	r3, [r7, #4]
 801ca1c:	2204      	movs	r2, #4
 801ca1e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 801ca20:	2301      	movs	r3, #1
 801ca22:	73fb      	strb	r3, [r7, #15]
 801ca24:	e029      	b.n	801ca7a <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 801ca26:	687b      	ldr	r3, [r7, #4]
 801ca28:	681b      	ldr	r3, [r3, #0]
 801ca2a:	681a      	ldr	r2, [r3, #0]
 801ca2c:	687b      	ldr	r3, [r7, #4]
 801ca2e:	681b      	ldr	r3, [r3, #0]
 801ca30:	f022 020e 	bic.w	r2, r2, #14
 801ca34:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 801ca36:	687b      	ldr	r3, [r7, #4]
 801ca38:	681b      	ldr	r3, [r3, #0]
 801ca3a:	681a      	ldr	r2, [r3, #0]
 801ca3c:	687b      	ldr	r3, [r7, #4]
 801ca3e:	681b      	ldr	r3, [r3, #0]
 801ca40:	f022 0201 	bic.w	r2, r2, #1
 801ca44:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 801ca46:	687b      	ldr	r3, [r7, #4]
 801ca48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801ca4a:	f003 021c 	and.w	r2, r3, #28
 801ca4e:	687b      	ldr	r3, [r7, #4]
 801ca50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801ca52:	2101      	movs	r1, #1
 801ca54:	fa01 f202 	lsl.w	r2, r1, r2
 801ca58:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 801ca5a:	687b      	ldr	r3, [r7, #4]
 801ca5c:	2201      	movs	r2, #1
 801ca5e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 801ca62:	687b      	ldr	r3, [r7, #4]
 801ca64:	2200      	movs	r2, #0
 801ca66:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 801ca6a:	687b      	ldr	r3, [r7, #4]
 801ca6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801ca6e:	2b00      	cmp	r3, #0
 801ca70:	d003      	beq.n	801ca7a <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 801ca72:	687b      	ldr	r3, [r7, #4]
 801ca74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801ca76:	6878      	ldr	r0, [r7, #4]
 801ca78:	4798      	blx	r3
    }
  }
  return status;
 801ca7a:	7bfb      	ldrb	r3, [r7, #15]
}
 801ca7c:	4618      	mov	r0, r3
 801ca7e:	3710      	adds	r7, #16
 801ca80:	46bd      	mov	sp, r7
 801ca82:	bd80      	pop	{r7, pc}

0801ca84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 801ca84:	b480      	push	{r7}
 801ca86:	b087      	sub	sp, #28
 801ca88:	af00      	add	r7, sp, #0
 801ca8a:	6078      	str	r0, [r7, #4]
 801ca8c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 801ca8e:	2300      	movs	r3, #0
 801ca90:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 801ca92:	e154      	b.n	801cd3e <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 801ca94:	683b      	ldr	r3, [r7, #0]
 801ca96:	681a      	ldr	r2, [r3, #0]
 801ca98:	2101      	movs	r1, #1
 801ca9a:	697b      	ldr	r3, [r7, #20]
 801ca9c:	fa01 f303 	lsl.w	r3, r1, r3
 801caa0:	4013      	ands	r3, r2
 801caa2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 801caa4:	68fb      	ldr	r3, [r7, #12]
 801caa6:	2b00      	cmp	r3, #0
 801caa8:	f000 8146 	beq.w	801cd38 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 801caac:	683b      	ldr	r3, [r7, #0]
 801caae:	685b      	ldr	r3, [r3, #4]
 801cab0:	f003 0303 	and.w	r3, r3, #3
 801cab4:	2b01      	cmp	r3, #1
 801cab6:	d005      	beq.n	801cac4 <HAL_GPIO_Init+0x40>
 801cab8:	683b      	ldr	r3, [r7, #0]
 801caba:	685b      	ldr	r3, [r3, #4]
 801cabc:	f003 0303 	and.w	r3, r3, #3
 801cac0:	2b02      	cmp	r3, #2
 801cac2:	d130      	bne.n	801cb26 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 801cac4:	687b      	ldr	r3, [r7, #4]
 801cac6:	689b      	ldr	r3, [r3, #8]
 801cac8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 801caca:	697b      	ldr	r3, [r7, #20]
 801cacc:	005b      	lsls	r3, r3, #1
 801cace:	2203      	movs	r2, #3
 801cad0:	fa02 f303 	lsl.w	r3, r2, r3
 801cad4:	43db      	mvns	r3, r3
 801cad6:	693a      	ldr	r2, [r7, #16]
 801cad8:	4013      	ands	r3, r2
 801cada:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 801cadc:	683b      	ldr	r3, [r7, #0]
 801cade:	68da      	ldr	r2, [r3, #12]
 801cae0:	697b      	ldr	r3, [r7, #20]
 801cae2:	005b      	lsls	r3, r3, #1
 801cae4:	fa02 f303 	lsl.w	r3, r2, r3
 801cae8:	693a      	ldr	r2, [r7, #16]
 801caea:	4313      	orrs	r3, r2
 801caec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 801caee:	687b      	ldr	r3, [r7, #4]
 801caf0:	693a      	ldr	r2, [r7, #16]
 801caf2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 801caf4:	687b      	ldr	r3, [r7, #4]
 801caf6:	685b      	ldr	r3, [r3, #4]
 801caf8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 801cafa:	2201      	movs	r2, #1
 801cafc:	697b      	ldr	r3, [r7, #20]
 801cafe:	fa02 f303 	lsl.w	r3, r2, r3
 801cb02:	43db      	mvns	r3, r3
 801cb04:	693a      	ldr	r2, [r7, #16]
 801cb06:	4013      	ands	r3, r2
 801cb08:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 801cb0a:	683b      	ldr	r3, [r7, #0]
 801cb0c:	685b      	ldr	r3, [r3, #4]
 801cb0e:	091b      	lsrs	r3, r3, #4
 801cb10:	f003 0201 	and.w	r2, r3, #1
 801cb14:	697b      	ldr	r3, [r7, #20]
 801cb16:	fa02 f303 	lsl.w	r3, r2, r3
 801cb1a:	693a      	ldr	r2, [r7, #16]
 801cb1c:	4313      	orrs	r3, r2
 801cb1e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 801cb20:	687b      	ldr	r3, [r7, #4]
 801cb22:	693a      	ldr	r2, [r7, #16]
 801cb24:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 801cb26:	683b      	ldr	r3, [r7, #0]
 801cb28:	685b      	ldr	r3, [r3, #4]
 801cb2a:	f003 0303 	and.w	r3, r3, #3
 801cb2e:	2b03      	cmp	r3, #3
 801cb30:	d017      	beq.n	801cb62 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 801cb32:	687b      	ldr	r3, [r7, #4]
 801cb34:	68db      	ldr	r3, [r3, #12]
 801cb36:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 801cb38:	697b      	ldr	r3, [r7, #20]
 801cb3a:	005b      	lsls	r3, r3, #1
 801cb3c:	2203      	movs	r2, #3
 801cb3e:	fa02 f303 	lsl.w	r3, r2, r3
 801cb42:	43db      	mvns	r3, r3
 801cb44:	693a      	ldr	r2, [r7, #16]
 801cb46:	4013      	ands	r3, r2
 801cb48:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 801cb4a:	683b      	ldr	r3, [r7, #0]
 801cb4c:	689a      	ldr	r2, [r3, #8]
 801cb4e:	697b      	ldr	r3, [r7, #20]
 801cb50:	005b      	lsls	r3, r3, #1
 801cb52:	fa02 f303 	lsl.w	r3, r2, r3
 801cb56:	693a      	ldr	r2, [r7, #16]
 801cb58:	4313      	orrs	r3, r2
 801cb5a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 801cb5c:	687b      	ldr	r3, [r7, #4]
 801cb5e:	693a      	ldr	r2, [r7, #16]
 801cb60:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 801cb62:	683b      	ldr	r3, [r7, #0]
 801cb64:	685b      	ldr	r3, [r3, #4]
 801cb66:	f003 0303 	and.w	r3, r3, #3
 801cb6a:	2b02      	cmp	r3, #2
 801cb6c:	d123      	bne.n	801cbb6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 801cb6e:	697b      	ldr	r3, [r7, #20]
 801cb70:	08da      	lsrs	r2, r3, #3
 801cb72:	687b      	ldr	r3, [r7, #4]
 801cb74:	3208      	adds	r2, #8
 801cb76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801cb7a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 801cb7c:	697b      	ldr	r3, [r7, #20]
 801cb7e:	f003 0307 	and.w	r3, r3, #7
 801cb82:	009b      	lsls	r3, r3, #2
 801cb84:	220f      	movs	r2, #15
 801cb86:	fa02 f303 	lsl.w	r3, r2, r3
 801cb8a:	43db      	mvns	r3, r3
 801cb8c:	693a      	ldr	r2, [r7, #16]
 801cb8e:	4013      	ands	r3, r2
 801cb90:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 801cb92:	683b      	ldr	r3, [r7, #0]
 801cb94:	691a      	ldr	r2, [r3, #16]
 801cb96:	697b      	ldr	r3, [r7, #20]
 801cb98:	f003 0307 	and.w	r3, r3, #7
 801cb9c:	009b      	lsls	r3, r3, #2
 801cb9e:	fa02 f303 	lsl.w	r3, r2, r3
 801cba2:	693a      	ldr	r2, [r7, #16]
 801cba4:	4313      	orrs	r3, r2
 801cba6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 801cba8:	697b      	ldr	r3, [r7, #20]
 801cbaa:	08da      	lsrs	r2, r3, #3
 801cbac:	687b      	ldr	r3, [r7, #4]
 801cbae:	3208      	adds	r2, #8
 801cbb0:	6939      	ldr	r1, [r7, #16]
 801cbb2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 801cbb6:	687b      	ldr	r3, [r7, #4]
 801cbb8:	681b      	ldr	r3, [r3, #0]
 801cbba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 801cbbc:	697b      	ldr	r3, [r7, #20]
 801cbbe:	005b      	lsls	r3, r3, #1
 801cbc0:	2203      	movs	r2, #3
 801cbc2:	fa02 f303 	lsl.w	r3, r2, r3
 801cbc6:	43db      	mvns	r3, r3
 801cbc8:	693a      	ldr	r2, [r7, #16]
 801cbca:	4013      	ands	r3, r2
 801cbcc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 801cbce:	683b      	ldr	r3, [r7, #0]
 801cbd0:	685b      	ldr	r3, [r3, #4]
 801cbd2:	f003 0203 	and.w	r2, r3, #3
 801cbd6:	697b      	ldr	r3, [r7, #20]
 801cbd8:	005b      	lsls	r3, r3, #1
 801cbda:	fa02 f303 	lsl.w	r3, r2, r3
 801cbde:	693a      	ldr	r2, [r7, #16]
 801cbe0:	4313      	orrs	r3, r2
 801cbe2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 801cbe4:	687b      	ldr	r3, [r7, #4]
 801cbe6:	693a      	ldr	r2, [r7, #16]
 801cbe8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 801cbea:	683b      	ldr	r3, [r7, #0]
 801cbec:	685b      	ldr	r3, [r3, #4]
 801cbee:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 801cbf2:	2b00      	cmp	r3, #0
 801cbf4:	f000 80a0 	beq.w	801cd38 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 801cbf8:	4b58      	ldr	r3, [pc, #352]	@ (801cd5c <HAL_GPIO_Init+0x2d8>)
 801cbfa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801cbfc:	4a57      	ldr	r2, [pc, #348]	@ (801cd5c <HAL_GPIO_Init+0x2d8>)
 801cbfe:	f043 0301 	orr.w	r3, r3, #1
 801cc02:	6613      	str	r3, [r2, #96]	@ 0x60
 801cc04:	4b55      	ldr	r3, [pc, #340]	@ (801cd5c <HAL_GPIO_Init+0x2d8>)
 801cc06:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801cc08:	f003 0301 	and.w	r3, r3, #1
 801cc0c:	60bb      	str	r3, [r7, #8]
 801cc0e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 801cc10:	4a53      	ldr	r2, [pc, #332]	@ (801cd60 <HAL_GPIO_Init+0x2dc>)
 801cc12:	697b      	ldr	r3, [r7, #20]
 801cc14:	089b      	lsrs	r3, r3, #2
 801cc16:	3302      	adds	r3, #2
 801cc18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801cc1c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 801cc1e:	697b      	ldr	r3, [r7, #20]
 801cc20:	f003 0303 	and.w	r3, r3, #3
 801cc24:	009b      	lsls	r3, r3, #2
 801cc26:	220f      	movs	r2, #15
 801cc28:	fa02 f303 	lsl.w	r3, r2, r3
 801cc2c:	43db      	mvns	r3, r3
 801cc2e:	693a      	ldr	r2, [r7, #16]
 801cc30:	4013      	ands	r3, r2
 801cc32:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 801cc34:	687b      	ldr	r3, [r7, #4]
 801cc36:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 801cc3a:	d019      	beq.n	801cc70 <HAL_GPIO_Init+0x1ec>
 801cc3c:	687b      	ldr	r3, [r7, #4]
 801cc3e:	4a49      	ldr	r2, [pc, #292]	@ (801cd64 <HAL_GPIO_Init+0x2e0>)
 801cc40:	4293      	cmp	r3, r2
 801cc42:	d013      	beq.n	801cc6c <HAL_GPIO_Init+0x1e8>
 801cc44:	687b      	ldr	r3, [r7, #4]
 801cc46:	4a48      	ldr	r2, [pc, #288]	@ (801cd68 <HAL_GPIO_Init+0x2e4>)
 801cc48:	4293      	cmp	r3, r2
 801cc4a:	d00d      	beq.n	801cc68 <HAL_GPIO_Init+0x1e4>
 801cc4c:	687b      	ldr	r3, [r7, #4]
 801cc4e:	4a47      	ldr	r2, [pc, #284]	@ (801cd6c <HAL_GPIO_Init+0x2e8>)
 801cc50:	4293      	cmp	r3, r2
 801cc52:	d007      	beq.n	801cc64 <HAL_GPIO_Init+0x1e0>
 801cc54:	687b      	ldr	r3, [r7, #4]
 801cc56:	4a46      	ldr	r2, [pc, #280]	@ (801cd70 <HAL_GPIO_Init+0x2ec>)
 801cc58:	4293      	cmp	r3, r2
 801cc5a:	d101      	bne.n	801cc60 <HAL_GPIO_Init+0x1dc>
 801cc5c:	2304      	movs	r3, #4
 801cc5e:	e008      	b.n	801cc72 <HAL_GPIO_Init+0x1ee>
 801cc60:	2307      	movs	r3, #7
 801cc62:	e006      	b.n	801cc72 <HAL_GPIO_Init+0x1ee>
 801cc64:	2303      	movs	r3, #3
 801cc66:	e004      	b.n	801cc72 <HAL_GPIO_Init+0x1ee>
 801cc68:	2302      	movs	r3, #2
 801cc6a:	e002      	b.n	801cc72 <HAL_GPIO_Init+0x1ee>
 801cc6c:	2301      	movs	r3, #1
 801cc6e:	e000      	b.n	801cc72 <HAL_GPIO_Init+0x1ee>
 801cc70:	2300      	movs	r3, #0
 801cc72:	697a      	ldr	r2, [r7, #20]
 801cc74:	f002 0203 	and.w	r2, r2, #3
 801cc78:	0092      	lsls	r2, r2, #2
 801cc7a:	4093      	lsls	r3, r2
 801cc7c:	693a      	ldr	r2, [r7, #16]
 801cc7e:	4313      	orrs	r3, r2
 801cc80:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 801cc82:	4937      	ldr	r1, [pc, #220]	@ (801cd60 <HAL_GPIO_Init+0x2dc>)
 801cc84:	697b      	ldr	r3, [r7, #20]
 801cc86:	089b      	lsrs	r3, r3, #2
 801cc88:	3302      	adds	r3, #2
 801cc8a:	693a      	ldr	r2, [r7, #16]
 801cc8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 801cc90:	4b38      	ldr	r3, [pc, #224]	@ (801cd74 <HAL_GPIO_Init+0x2f0>)
 801cc92:	689b      	ldr	r3, [r3, #8]
 801cc94:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 801cc96:	68fb      	ldr	r3, [r7, #12]
 801cc98:	43db      	mvns	r3, r3
 801cc9a:	693a      	ldr	r2, [r7, #16]
 801cc9c:	4013      	ands	r3, r2
 801cc9e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 801cca0:	683b      	ldr	r3, [r7, #0]
 801cca2:	685b      	ldr	r3, [r3, #4]
 801cca4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 801cca8:	2b00      	cmp	r3, #0
 801ccaa:	d003      	beq.n	801ccb4 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 801ccac:	693a      	ldr	r2, [r7, #16]
 801ccae:	68fb      	ldr	r3, [r7, #12]
 801ccb0:	4313      	orrs	r3, r2
 801ccb2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 801ccb4:	4a2f      	ldr	r2, [pc, #188]	@ (801cd74 <HAL_GPIO_Init+0x2f0>)
 801ccb6:	693b      	ldr	r3, [r7, #16]
 801ccb8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 801ccba:	4b2e      	ldr	r3, [pc, #184]	@ (801cd74 <HAL_GPIO_Init+0x2f0>)
 801ccbc:	68db      	ldr	r3, [r3, #12]
 801ccbe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 801ccc0:	68fb      	ldr	r3, [r7, #12]
 801ccc2:	43db      	mvns	r3, r3
 801ccc4:	693a      	ldr	r2, [r7, #16]
 801ccc6:	4013      	ands	r3, r2
 801ccc8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 801ccca:	683b      	ldr	r3, [r7, #0]
 801cccc:	685b      	ldr	r3, [r3, #4]
 801ccce:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 801ccd2:	2b00      	cmp	r3, #0
 801ccd4:	d003      	beq.n	801ccde <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 801ccd6:	693a      	ldr	r2, [r7, #16]
 801ccd8:	68fb      	ldr	r3, [r7, #12]
 801ccda:	4313      	orrs	r3, r2
 801ccdc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 801ccde:	4a25      	ldr	r2, [pc, #148]	@ (801cd74 <HAL_GPIO_Init+0x2f0>)
 801cce0:	693b      	ldr	r3, [r7, #16]
 801cce2:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 801cce4:	4b23      	ldr	r3, [pc, #140]	@ (801cd74 <HAL_GPIO_Init+0x2f0>)
 801cce6:	685b      	ldr	r3, [r3, #4]
 801cce8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 801ccea:	68fb      	ldr	r3, [r7, #12]
 801ccec:	43db      	mvns	r3, r3
 801ccee:	693a      	ldr	r2, [r7, #16]
 801ccf0:	4013      	ands	r3, r2
 801ccf2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 801ccf4:	683b      	ldr	r3, [r7, #0]
 801ccf6:	685b      	ldr	r3, [r3, #4]
 801ccf8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801ccfc:	2b00      	cmp	r3, #0
 801ccfe:	d003      	beq.n	801cd08 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 801cd00:	693a      	ldr	r2, [r7, #16]
 801cd02:	68fb      	ldr	r3, [r7, #12]
 801cd04:	4313      	orrs	r3, r2
 801cd06:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 801cd08:	4a1a      	ldr	r2, [pc, #104]	@ (801cd74 <HAL_GPIO_Init+0x2f0>)
 801cd0a:	693b      	ldr	r3, [r7, #16]
 801cd0c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 801cd0e:	4b19      	ldr	r3, [pc, #100]	@ (801cd74 <HAL_GPIO_Init+0x2f0>)
 801cd10:	681b      	ldr	r3, [r3, #0]
 801cd12:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 801cd14:	68fb      	ldr	r3, [r7, #12]
 801cd16:	43db      	mvns	r3, r3
 801cd18:	693a      	ldr	r2, [r7, #16]
 801cd1a:	4013      	ands	r3, r2
 801cd1c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 801cd1e:	683b      	ldr	r3, [r7, #0]
 801cd20:	685b      	ldr	r3, [r3, #4]
 801cd22:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 801cd26:	2b00      	cmp	r3, #0
 801cd28:	d003      	beq.n	801cd32 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 801cd2a:	693a      	ldr	r2, [r7, #16]
 801cd2c:	68fb      	ldr	r3, [r7, #12]
 801cd2e:	4313      	orrs	r3, r2
 801cd30:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 801cd32:	4a10      	ldr	r2, [pc, #64]	@ (801cd74 <HAL_GPIO_Init+0x2f0>)
 801cd34:	693b      	ldr	r3, [r7, #16]
 801cd36:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 801cd38:	697b      	ldr	r3, [r7, #20]
 801cd3a:	3301      	adds	r3, #1
 801cd3c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 801cd3e:	683b      	ldr	r3, [r7, #0]
 801cd40:	681a      	ldr	r2, [r3, #0]
 801cd42:	697b      	ldr	r3, [r7, #20]
 801cd44:	fa22 f303 	lsr.w	r3, r2, r3
 801cd48:	2b00      	cmp	r3, #0
 801cd4a:	f47f aea3 	bne.w	801ca94 <HAL_GPIO_Init+0x10>
  }
}
 801cd4e:	bf00      	nop
 801cd50:	bf00      	nop
 801cd52:	371c      	adds	r7, #28
 801cd54:	46bd      	mov	sp, r7
 801cd56:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cd5a:	4770      	bx	lr
 801cd5c:	40021000 	.word	0x40021000
 801cd60:	40010000 	.word	0x40010000
 801cd64:	48000400 	.word	0x48000400
 801cd68:	48000800 	.word	0x48000800
 801cd6c:	48000c00 	.word	0x48000c00
 801cd70:	48001000 	.word	0x48001000
 801cd74:	40010400 	.word	0x40010400

0801cd78 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 801cd78:	b480      	push	{r7}
 801cd7a:	b087      	sub	sp, #28
 801cd7c:	af00      	add	r7, sp, #0
 801cd7e:	6078      	str	r0, [r7, #4]
 801cd80:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 801cd82:	2300      	movs	r3, #0
 801cd84:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 801cd86:	e0b7      	b.n	801cef8 <HAL_GPIO_DeInit+0x180>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 801cd88:	2201      	movs	r2, #1
 801cd8a:	697b      	ldr	r3, [r7, #20]
 801cd8c:	fa02 f303 	lsl.w	r3, r2, r3
 801cd90:	683a      	ldr	r2, [r7, #0]
 801cd92:	4013      	ands	r3, r2
 801cd94:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 801cd96:	693b      	ldr	r3, [r7, #16]
 801cd98:	2b00      	cmp	r3, #0
 801cd9a:	f000 80aa 	beq.w	801cef2 <HAL_GPIO_DeInit+0x17a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 801cd9e:	4a5d      	ldr	r2, [pc, #372]	@ (801cf14 <HAL_GPIO_DeInit+0x19c>)
 801cda0:	697b      	ldr	r3, [r7, #20]
 801cda2:	089b      	lsrs	r3, r3, #2
 801cda4:	3302      	adds	r3, #2
 801cda6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801cdaa:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 801cdac:	697b      	ldr	r3, [r7, #20]
 801cdae:	f003 0303 	and.w	r3, r3, #3
 801cdb2:	009b      	lsls	r3, r3, #2
 801cdb4:	220f      	movs	r2, #15
 801cdb6:	fa02 f303 	lsl.w	r3, r2, r3
 801cdba:	68fa      	ldr	r2, [r7, #12]
 801cdbc:	4013      	ands	r3, r2
 801cdbe:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 801cdc0:	687b      	ldr	r3, [r7, #4]
 801cdc2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 801cdc6:	d019      	beq.n	801cdfc <HAL_GPIO_DeInit+0x84>
 801cdc8:	687b      	ldr	r3, [r7, #4]
 801cdca:	4a53      	ldr	r2, [pc, #332]	@ (801cf18 <HAL_GPIO_DeInit+0x1a0>)
 801cdcc:	4293      	cmp	r3, r2
 801cdce:	d013      	beq.n	801cdf8 <HAL_GPIO_DeInit+0x80>
 801cdd0:	687b      	ldr	r3, [r7, #4]
 801cdd2:	4a52      	ldr	r2, [pc, #328]	@ (801cf1c <HAL_GPIO_DeInit+0x1a4>)
 801cdd4:	4293      	cmp	r3, r2
 801cdd6:	d00d      	beq.n	801cdf4 <HAL_GPIO_DeInit+0x7c>
 801cdd8:	687b      	ldr	r3, [r7, #4]
 801cdda:	4a51      	ldr	r2, [pc, #324]	@ (801cf20 <HAL_GPIO_DeInit+0x1a8>)
 801cddc:	4293      	cmp	r3, r2
 801cdde:	d007      	beq.n	801cdf0 <HAL_GPIO_DeInit+0x78>
 801cde0:	687b      	ldr	r3, [r7, #4]
 801cde2:	4a50      	ldr	r2, [pc, #320]	@ (801cf24 <HAL_GPIO_DeInit+0x1ac>)
 801cde4:	4293      	cmp	r3, r2
 801cde6:	d101      	bne.n	801cdec <HAL_GPIO_DeInit+0x74>
 801cde8:	2304      	movs	r3, #4
 801cdea:	e008      	b.n	801cdfe <HAL_GPIO_DeInit+0x86>
 801cdec:	2307      	movs	r3, #7
 801cdee:	e006      	b.n	801cdfe <HAL_GPIO_DeInit+0x86>
 801cdf0:	2303      	movs	r3, #3
 801cdf2:	e004      	b.n	801cdfe <HAL_GPIO_DeInit+0x86>
 801cdf4:	2302      	movs	r3, #2
 801cdf6:	e002      	b.n	801cdfe <HAL_GPIO_DeInit+0x86>
 801cdf8:	2301      	movs	r3, #1
 801cdfa:	e000      	b.n	801cdfe <HAL_GPIO_DeInit+0x86>
 801cdfc:	2300      	movs	r3, #0
 801cdfe:	697a      	ldr	r2, [r7, #20]
 801ce00:	f002 0203 	and.w	r2, r2, #3
 801ce04:	0092      	lsls	r2, r2, #2
 801ce06:	4093      	lsls	r3, r2
 801ce08:	68fa      	ldr	r2, [r7, #12]
 801ce0a:	429a      	cmp	r2, r3
 801ce0c:	d132      	bne.n	801ce74 <HAL_GPIO_DeInit+0xfc>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 801ce0e:	4b46      	ldr	r3, [pc, #280]	@ (801cf28 <HAL_GPIO_DeInit+0x1b0>)
 801ce10:	681a      	ldr	r2, [r3, #0]
 801ce12:	693b      	ldr	r3, [r7, #16]
 801ce14:	43db      	mvns	r3, r3
 801ce16:	4944      	ldr	r1, [pc, #272]	@ (801cf28 <HAL_GPIO_DeInit+0x1b0>)
 801ce18:	4013      	ands	r3, r2
 801ce1a:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 801ce1c:	4b42      	ldr	r3, [pc, #264]	@ (801cf28 <HAL_GPIO_DeInit+0x1b0>)
 801ce1e:	685a      	ldr	r2, [r3, #4]
 801ce20:	693b      	ldr	r3, [r7, #16]
 801ce22:	43db      	mvns	r3, r3
 801ce24:	4940      	ldr	r1, [pc, #256]	@ (801cf28 <HAL_GPIO_DeInit+0x1b0>)
 801ce26:	4013      	ands	r3, r2
 801ce28:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 801ce2a:	4b3f      	ldr	r3, [pc, #252]	@ (801cf28 <HAL_GPIO_DeInit+0x1b0>)
 801ce2c:	68da      	ldr	r2, [r3, #12]
 801ce2e:	693b      	ldr	r3, [r7, #16]
 801ce30:	43db      	mvns	r3, r3
 801ce32:	493d      	ldr	r1, [pc, #244]	@ (801cf28 <HAL_GPIO_DeInit+0x1b0>)
 801ce34:	4013      	ands	r3, r2
 801ce36:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 801ce38:	4b3b      	ldr	r3, [pc, #236]	@ (801cf28 <HAL_GPIO_DeInit+0x1b0>)
 801ce3a:	689a      	ldr	r2, [r3, #8]
 801ce3c:	693b      	ldr	r3, [r7, #16]
 801ce3e:	43db      	mvns	r3, r3
 801ce40:	4939      	ldr	r1, [pc, #228]	@ (801cf28 <HAL_GPIO_DeInit+0x1b0>)
 801ce42:	4013      	ands	r3, r2
 801ce44:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 801ce46:	697b      	ldr	r3, [r7, #20]
 801ce48:	f003 0303 	and.w	r3, r3, #3
 801ce4c:	009b      	lsls	r3, r3, #2
 801ce4e:	220f      	movs	r2, #15
 801ce50:	fa02 f303 	lsl.w	r3, r2, r3
 801ce54:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 801ce56:	4a2f      	ldr	r2, [pc, #188]	@ (801cf14 <HAL_GPIO_DeInit+0x19c>)
 801ce58:	697b      	ldr	r3, [r7, #20]
 801ce5a:	089b      	lsrs	r3, r3, #2
 801ce5c:	3302      	adds	r3, #2
 801ce5e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 801ce62:	68fb      	ldr	r3, [r7, #12]
 801ce64:	43da      	mvns	r2, r3
 801ce66:	482b      	ldr	r0, [pc, #172]	@ (801cf14 <HAL_GPIO_DeInit+0x19c>)
 801ce68:	697b      	ldr	r3, [r7, #20]
 801ce6a:	089b      	lsrs	r3, r3, #2
 801ce6c:	400a      	ands	r2, r1
 801ce6e:	3302      	adds	r3, #2
 801ce70:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 801ce74:	687b      	ldr	r3, [r7, #4]
 801ce76:	681a      	ldr	r2, [r3, #0]
 801ce78:	697b      	ldr	r3, [r7, #20]
 801ce7a:	005b      	lsls	r3, r3, #1
 801ce7c:	2103      	movs	r1, #3
 801ce7e:	fa01 f303 	lsl.w	r3, r1, r3
 801ce82:	431a      	orrs	r2, r3
 801ce84:	687b      	ldr	r3, [r7, #4]
 801ce86:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 801ce88:	697b      	ldr	r3, [r7, #20]
 801ce8a:	08da      	lsrs	r2, r3, #3
 801ce8c:	687b      	ldr	r3, [r7, #4]
 801ce8e:	3208      	adds	r2, #8
 801ce90:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801ce94:	697b      	ldr	r3, [r7, #20]
 801ce96:	f003 0307 	and.w	r3, r3, #7
 801ce9a:	009b      	lsls	r3, r3, #2
 801ce9c:	220f      	movs	r2, #15
 801ce9e:	fa02 f303 	lsl.w	r3, r2, r3
 801cea2:	43db      	mvns	r3, r3
 801cea4:	697a      	ldr	r2, [r7, #20]
 801cea6:	08d2      	lsrs	r2, r2, #3
 801cea8:	4019      	ands	r1, r3
 801ceaa:	687b      	ldr	r3, [r7, #4]
 801ceac:	3208      	adds	r2, #8
 801ceae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 801ceb2:	687b      	ldr	r3, [r7, #4]
 801ceb4:	689a      	ldr	r2, [r3, #8]
 801ceb6:	697b      	ldr	r3, [r7, #20]
 801ceb8:	005b      	lsls	r3, r3, #1
 801ceba:	2103      	movs	r1, #3
 801cebc:	fa01 f303 	lsl.w	r3, r1, r3
 801cec0:	43db      	mvns	r3, r3
 801cec2:	401a      	ands	r2, r3
 801cec4:	687b      	ldr	r3, [r7, #4]
 801cec6:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 801cec8:	687b      	ldr	r3, [r7, #4]
 801ceca:	685a      	ldr	r2, [r3, #4]
 801cecc:	2101      	movs	r1, #1
 801cece:	697b      	ldr	r3, [r7, #20]
 801ced0:	fa01 f303 	lsl.w	r3, r1, r3
 801ced4:	43db      	mvns	r3, r3
 801ced6:	401a      	ands	r2, r3
 801ced8:	687b      	ldr	r3, [r7, #4]
 801ceda:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 801cedc:	687b      	ldr	r3, [r7, #4]
 801cede:	68da      	ldr	r2, [r3, #12]
 801cee0:	697b      	ldr	r3, [r7, #20]
 801cee2:	005b      	lsls	r3, r3, #1
 801cee4:	2103      	movs	r1, #3
 801cee6:	fa01 f303 	lsl.w	r3, r1, r3
 801ceea:	43db      	mvns	r3, r3
 801ceec:	401a      	ands	r2, r3
 801ceee:	687b      	ldr	r3, [r7, #4]
 801cef0:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 801cef2:	697b      	ldr	r3, [r7, #20]
 801cef4:	3301      	adds	r3, #1
 801cef6:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 801cef8:	683a      	ldr	r2, [r7, #0]
 801cefa:	697b      	ldr	r3, [r7, #20]
 801cefc:	fa22 f303 	lsr.w	r3, r2, r3
 801cf00:	2b00      	cmp	r3, #0
 801cf02:	f47f af41 	bne.w	801cd88 <HAL_GPIO_DeInit+0x10>
  }
}
 801cf06:	bf00      	nop
 801cf08:	bf00      	nop
 801cf0a:	371c      	adds	r7, #28
 801cf0c:	46bd      	mov	sp, r7
 801cf0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cf12:	4770      	bx	lr
 801cf14:	40010000 	.word	0x40010000
 801cf18:	48000400 	.word	0x48000400
 801cf1c:	48000800 	.word	0x48000800
 801cf20:	48000c00 	.word	0x48000c00
 801cf24:	48001000 	.word	0x48001000
 801cf28:	40010400 	.word	0x40010400

0801cf2c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 801cf2c:	b480      	push	{r7}
 801cf2e:	b085      	sub	sp, #20
 801cf30:	af00      	add	r7, sp, #0
 801cf32:	6078      	str	r0, [r7, #4]
 801cf34:	460b      	mov	r3, r1
 801cf36:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 801cf38:	687b      	ldr	r3, [r7, #4]
 801cf3a:	691a      	ldr	r2, [r3, #16]
 801cf3c:	887b      	ldrh	r3, [r7, #2]
 801cf3e:	4013      	ands	r3, r2
 801cf40:	2b00      	cmp	r3, #0
 801cf42:	d002      	beq.n	801cf4a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 801cf44:	2301      	movs	r3, #1
 801cf46:	73fb      	strb	r3, [r7, #15]
 801cf48:	e001      	b.n	801cf4e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 801cf4a:	2300      	movs	r3, #0
 801cf4c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 801cf4e:	7bfb      	ldrb	r3, [r7, #15]
}
 801cf50:	4618      	mov	r0, r3
 801cf52:	3714      	adds	r7, #20
 801cf54:	46bd      	mov	sp, r7
 801cf56:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cf5a:	4770      	bx	lr

0801cf5c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 801cf5c:	b480      	push	{r7}
 801cf5e:	b083      	sub	sp, #12
 801cf60:	af00      	add	r7, sp, #0
 801cf62:	6078      	str	r0, [r7, #4]
 801cf64:	460b      	mov	r3, r1
 801cf66:	807b      	strh	r3, [r7, #2]
 801cf68:	4613      	mov	r3, r2
 801cf6a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 801cf6c:	787b      	ldrb	r3, [r7, #1]
 801cf6e:	2b00      	cmp	r3, #0
 801cf70:	d003      	beq.n	801cf7a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 801cf72:	887a      	ldrh	r2, [r7, #2]
 801cf74:	687b      	ldr	r3, [r7, #4]
 801cf76:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 801cf78:	e002      	b.n	801cf80 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 801cf7a:	887a      	ldrh	r2, [r7, #2]
 801cf7c:	687b      	ldr	r3, [r7, #4]
 801cf7e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 801cf80:	bf00      	nop
 801cf82:	370c      	adds	r7, #12
 801cf84:	46bd      	mov	sp, r7
 801cf86:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cf8a:	4770      	bx	lr

0801cf8c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 801cf8c:	b580      	push	{r7, lr}
 801cf8e:	b082      	sub	sp, #8
 801cf90:	af00      	add	r7, sp, #0
 801cf92:	4603      	mov	r3, r0
 801cf94:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 801cf96:	4b08      	ldr	r3, [pc, #32]	@ (801cfb8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 801cf98:	695a      	ldr	r2, [r3, #20]
 801cf9a:	88fb      	ldrh	r3, [r7, #6]
 801cf9c:	4013      	ands	r3, r2
 801cf9e:	2b00      	cmp	r3, #0
 801cfa0:	d006      	beq.n	801cfb0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 801cfa2:	4a05      	ldr	r2, [pc, #20]	@ (801cfb8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 801cfa4:	88fb      	ldrh	r3, [r7, #6]
 801cfa6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 801cfa8:	88fb      	ldrh	r3, [r7, #6]
 801cfaa:	4618      	mov	r0, r3
 801cfac:	f000 f806 	bl	801cfbc <HAL_GPIO_EXTI_Callback>
  }
}
 801cfb0:	bf00      	nop
 801cfb2:	3708      	adds	r7, #8
 801cfb4:	46bd      	mov	sp, r7
 801cfb6:	bd80      	pop	{r7, pc}
 801cfb8:	40010400 	.word	0x40010400

0801cfbc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 801cfbc:	b480      	push	{r7}
 801cfbe:	b083      	sub	sp, #12
 801cfc0:	af00      	add	r7, sp, #0
 801cfc2:	4603      	mov	r3, r0
 801cfc4:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 801cfc6:	bf00      	nop
 801cfc8:	370c      	adds	r7, #12
 801cfca:	46bd      	mov	sp, r7
 801cfcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cfd0:	4770      	bx	lr
	...

0801cfd4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 801cfd4:	b480      	push	{r7}
 801cfd6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 801cfd8:	4b04      	ldr	r3, [pc, #16]	@ (801cfec <HAL_PWREx_GetVoltageRange+0x18>)
 801cfda:	681b      	ldr	r3, [r3, #0]
 801cfdc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 801cfe0:	4618      	mov	r0, r3
 801cfe2:	46bd      	mov	sp, r7
 801cfe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cfe8:	4770      	bx	lr
 801cfea:	bf00      	nop
 801cfec:	40007000 	.word	0x40007000

0801cff0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 801cff0:	b480      	push	{r7}
 801cff2:	b085      	sub	sp, #20
 801cff4:	af00      	add	r7, sp, #0
 801cff6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 801cff8:	687b      	ldr	r3, [r7, #4]
 801cffa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801cffe:	d130      	bne.n	801d062 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 801d000:	4b23      	ldr	r3, [pc, #140]	@ (801d090 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 801d002:	681b      	ldr	r3, [r3, #0]
 801d004:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 801d008:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801d00c:	d038      	beq.n	801d080 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 801d00e:	4b20      	ldr	r3, [pc, #128]	@ (801d090 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 801d010:	681b      	ldr	r3, [r3, #0]
 801d012:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 801d016:	4a1e      	ldr	r2, [pc, #120]	@ (801d090 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 801d018:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 801d01c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 801d01e:	4b1d      	ldr	r3, [pc, #116]	@ (801d094 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 801d020:	681b      	ldr	r3, [r3, #0]
 801d022:	2232      	movs	r2, #50	@ 0x32
 801d024:	fb02 f303 	mul.w	r3, r2, r3
 801d028:	4a1b      	ldr	r2, [pc, #108]	@ (801d098 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 801d02a:	fba2 2303 	umull	r2, r3, r2, r3
 801d02e:	0c9b      	lsrs	r3, r3, #18
 801d030:	3301      	adds	r3, #1
 801d032:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 801d034:	e002      	b.n	801d03c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 801d036:	68fb      	ldr	r3, [r7, #12]
 801d038:	3b01      	subs	r3, #1
 801d03a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 801d03c:	4b14      	ldr	r3, [pc, #80]	@ (801d090 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 801d03e:	695b      	ldr	r3, [r3, #20]
 801d040:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801d044:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801d048:	d102      	bne.n	801d050 <HAL_PWREx_ControlVoltageScaling+0x60>
 801d04a:	68fb      	ldr	r3, [r7, #12]
 801d04c:	2b00      	cmp	r3, #0
 801d04e:	d1f2      	bne.n	801d036 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 801d050:	4b0f      	ldr	r3, [pc, #60]	@ (801d090 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 801d052:	695b      	ldr	r3, [r3, #20]
 801d054:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801d058:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801d05c:	d110      	bne.n	801d080 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 801d05e:	2303      	movs	r3, #3
 801d060:	e00f      	b.n	801d082 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 801d062:	4b0b      	ldr	r3, [pc, #44]	@ (801d090 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 801d064:	681b      	ldr	r3, [r3, #0]
 801d066:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 801d06a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801d06e:	d007      	beq.n	801d080 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 801d070:	4b07      	ldr	r3, [pc, #28]	@ (801d090 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 801d072:	681b      	ldr	r3, [r3, #0]
 801d074:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 801d078:	4a05      	ldr	r2, [pc, #20]	@ (801d090 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 801d07a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 801d07e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 801d080:	2300      	movs	r3, #0
}
 801d082:	4618      	mov	r0, r3
 801d084:	3714      	adds	r7, #20
 801d086:	46bd      	mov	sp, r7
 801d088:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d08c:	4770      	bx	lr
 801d08e:	bf00      	nop
 801d090:	40007000 	.word	0x40007000
 801d094:	20000000 	.word	0x20000000
 801d098:	431bde83 	.word	0x431bde83

0801d09c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 801d09c:	b580      	push	{r7, lr}
 801d09e:	b088      	sub	sp, #32
 801d0a0:	af00      	add	r7, sp, #0
 801d0a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 801d0a4:	687b      	ldr	r3, [r7, #4]
 801d0a6:	2b00      	cmp	r3, #0
 801d0a8:	d102      	bne.n	801d0b0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 801d0aa:	2301      	movs	r3, #1
 801d0ac:	f000 bc02 	b.w	801d8b4 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 801d0b0:	4b96      	ldr	r3, [pc, #600]	@ (801d30c <HAL_RCC_OscConfig+0x270>)
 801d0b2:	689b      	ldr	r3, [r3, #8]
 801d0b4:	f003 030c 	and.w	r3, r3, #12
 801d0b8:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 801d0ba:	4b94      	ldr	r3, [pc, #592]	@ (801d30c <HAL_RCC_OscConfig+0x270>)
 801d0bc:	68db      	ldr	r3, [r3, #12]
 801d0be:	f003 0303 	and.w	r3, r3, #3
 801d0c2:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 801d0c4:	687b      	ldr	r3, [r7, #4]
 801d0c6:	681b      	ldr	r3, [r3, #0]
 801d0c8:	f003 0310 	and.w	r3, r3, #16
 801d0cc:	2b00      	cmp	r3, #0
 801d0ce:	f000 80e4 	beq.w	801d29a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 801d0d2:	69bb      	ldr	r3, [r7, #24]
 801d0d4:	2b00      	cmp	r3, #0
 801d0d6:	d007      	beq.n	801d0e8 <HAL_RCC_OscConfig+0x4c>
 801d0d8:	69bb      	ldr	r3, [r7, #24]
 801d0da:	2b0c      	cmp	r3, #12
 801d0dc:	f040 808b 	bne.w	801d1f6 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 801d0e0:	697b      	ldr	r3, [r7, #20]
 801d0e2:	2b01      	cmp	r3, #1
 801d0e4:	f040 8087 	bne.w	801d1f6 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 801d0e8:	4b88      	ldr	r3, [pc, #544]	@ (801d30c <HAL_RCC_OscConfig+0x270>)
 801d0ea:	681b      	ldr	r3, [r3, #0]
 801d0ec:	f003 0302 	and.w	r3, r3, #2
 801d0f0:	2b00      	cmp	r3, #0
 801d0f2:	d005      	beq.n	801d100 <HAL_RCC_OscConfig+0x64>
 801d0f4:	687b      	ldr	r3, [r7, #4]
 801d0f6:	699b      	ldr	r3, [r3, #24]
 801d0f8:	2b00      	cmp	r3, #0
 801d0fa:	d101      	bne.n	801d100 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 801d0fc:	2301      	movs	r3, #1
 801d0fe:	e3d9      	b.n	801d8b4 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 801d100:	687b      	ldr	r3, [r7, #4]
 801d102:	6a1a      	ldr	r2, [r3, #32]
 801d104:	4b81      	ldr	r3, [pc, #516]	@ (801d30c <HAL_RCC_OscConfig+0x270>)
 801d106:	681b      	ldr	r3, [r3, #0]
 801d108:	f003 0308 	and.w	r3, r3, #8
 801d10c:	2b00      	cmp	r3, #0
 801d10e:	d004      	beq.n	801d11a <HAL_RCC_OscConfig+0x7e>
 801d110:	4b7e      	ldr	r3, [pc, #504]	@ (801d30c <HAL_RCC_OscConfig+0x270>)
 801d112:	681b      	ldr	r3, [r3, #0]
 801d114:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801d118:	e005      	b.n	801d126 <HAL_RCC_OscConfig+0x8a>
 801d11a:	4b7c      	ldr	r3, [pc, #496]	@ (801d30c <HAL_RCC_OscConfig+0x270>)
 801d11c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801d120:	091b      	lsrs	r3, r3, #4
 801d122:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801d126:	4293      	cmp	r3, r2
 801d128:	d223      	bcs.n	801d172 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 801d12a:	687b      	ldr	r3, [r7, #4]
 801d12c:	6a1b      	ldr	r3, [r3, #32]
 801d12e:	4618      	mov	r0, r3
 801d130:	f000 fd8c 	bl	801dc4c <RCC_SetFlashLatencyFromMSIRange>
 801d134:	4603      	mov	r3, r0
 801d136:	2b00      	cmp	r3, #0
 801d138:	d001      	beq.n	801d13e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 801d13a:	2301      	movs	r3, #1
 801d13c:	e3ba      	b.n	801d8b4 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 801d13e:	4b73      	ldr	r3, [pc, #460]	@ (801d30c <HAL_RCC_OscConfig+0x270>)
 801d140:	681b      	ldr	r3, [r3, #0]
 801d142:	4a72      	ldr	r2, [pc, #456]	@ (801d30c <HAL_RCC_OscConfig+0x270>)
 801d144:	f043 0308 	orr.w	r3, r3, #8
 801d148:	6013      	str	r3, [r2, #0]
 801d14a:	4b70      	ldr	r3, [pc, #448]	@ (801d30c <HAL_RCC_OscConfig+0x270>)
 801d14c:	681b      	ldr	r3, [r3, #0]
 801d14e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 801d152:	687b      	ldr	r3, [r7, #4]
 801d154:	6a1b      	ldr	r3, [r3, #32]
 801d156:	496d      	ldr	r1, [pc, #436]	@ (801d30c <HAL_RCC_OscConfig+0x270>)
 801d158:	4313      	orrs	r3, r2
 801d15a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 801d15c:	4b6b      	ldr	r3, [pc, #428]	@ (801d30c <HAL_RCC_OscConfig+0x270>)
 801d15e:	685b      	ldr	r3, [r3, #4]
 801d160:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 801d164:	687b      	ldr	r3, [r7, #4]
 801d166:	69db      	ldr	r3, [r3, #28]
 801d168:	021b      	lsls	r3, r3, #8
 801d16a:	4968      	ldr	r1, [pc, #416]	@ (801d30c <HAL_RCC_OscConfig+0x270>)
 801d16c:	4313      	orrs	r3, r2
 801d16e:	604b      	str	r3, [r1, #4]
 801d170:	e025      	b.n	801d1be <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 801d172:	4b66      	ldr	r3, [pc, #408]	@ (801d30c <HAL_RCC_OscConfig+0x270>)
 801d174:	681b      	ldr	r3, [r3, #0]
 801d176:	4a65      	ldr	r2, [pc, #404]	@ (801d30c <HAL_RCC_OscConfig+0x270>)
 801d178:	f043 0308 	orr.w	r3, r3, #8
 801d17c:	6013      	str	r3, [r2, #0]
 801d17e:	4b63      	ldr	r3, [pc, #396]	@ (801d30c <HAL_RCC_OscConfig+0x270>)
 801d180:	681b      	ldr	r3, [r3, #0]
 801d182:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 801d186:	687b      	ldr	r3, [r7, #4]
 801d188:	6a1b      	ldr	r3, [r3, #32]
 801d18a:	4960      	ldr	r1, [pc, #384]	@ (801d30c <HAL_RCC_OscConfig+0x270>)
 801d18c:	4313      	orrs	r3, r2
 801d18e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 801d190:	4b5e      	ldr	r3, [pc, #376]	@ (801d30c <HAL_RCC_OscConfig+0x270>)
 801d192:	685b      	ldr	r3, [r3, #4]
 801d194:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 801d198:	687b      	ldr	r3, [r7, #4]
 801d19a:	69db      	ldr	r3, [r3, #28]
 801d19c:	021b      	lsls	r3, r3, #8
 801d19e:	495b      	ldr	r1, [pc, #364]	@ (801d30c <HAL_RCC_OscConfig+0x270>)
 801d1a0:	4313      	orrs	r3, r2
 801d1a2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 801d1a4:	69bb      	ldr	r3, [r7, #24]
 801d1a6:	2b00      	cmp	r3, #0
 801d1a8:	d109      	bne.n	801d1be <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 801d1aa:	687b      	ldr	r3, [r7, #4]
 801d1ac:	6a1b      	ldr	r3, [r3, #32]
 801d1ae:	4618      	mov	r0, r3
 801d1b0:	f000 fd4c 	bl	801dc4c <RCC_SetFlashLatencyFromMSIRange>
 801d1b4:	4603      	mov	r3, r0
 801d1b6:	2b00      	cmp	r3, #0
 801d1b8:	d001      	beq.n	801d1be <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 801d1ba:	2301      	movs	r3, #1
 801d1bc:	e37a      	b.n	801d8b4 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 801d1be:	f000 fc81 	bl	801dac4 <HAL_RCC_GetSysClockFreq>
 801d1c2:	4602      	mov	r2, r0
 801d1c4:	4b51      	ldr	r3, [pc, #324]	@ (801d30c <HAL_RCC_OscConfig+0x270>)
 801d1c6:	689b      	ldr	r3, [r3, #8]
 801d1c8:	091b      	lsrs	r3, r3, #4
 801d1ca:	f003 030f 	and.w	r3, r3, #15
 801d1ce:	4950      	ldr	r1, [pc, #320]	@ (801d310 <HAL_RCC_OscConfig+0x274>)
 801d1d0:	5ccb      	ldrb	r3, [r1, r3]
 801d1d2:	f003 031f 	and.w	r3, r3, #31
 801d1d6:	fa22 f303 	lsr.w	r3, r2, r3
 801d1da:	4a4e      	ldr	r2, [pc, #312]	@ (801d314 <HAL_RCC_OscConfig+0x278>)
 801d1dc:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 801d1de:	4b4e      	ldr	r3, [pc, #312]	@ (801d318 <HAL_RCC_OscConfig+0x27c>)
 801d1e0:	681b      	ldr	r3, [r3, #0]
 801d1e2:	4618      	mov	r0, r3
 801d1e4:	f7ff fa3e 	bl	801c664 <HAL_InitTick>
 801d1e8:	4603      	mov	r3, r0
 801d1ea:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 801d1ec:	7bfb      	ldrb	r3, [r7, #15]
 801d1ee:	2b00      	cmp	r3, #0
 801d1f0:	d052      	beq.n	801d298 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 801d1f2:	7bfb      	ldrb	r3, [r7, #15]
 801d1f4:	e35e      	b.n	801d8b4 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 801d1f6:	687b      	ldr	r3, [r7, #4]
 801d1f8:	699b      	ldr	r3, [r3, #24]
 801d1fa:	2b00      	cmp	r3, #0
 801d1fc:	d032      	beq.n	801d264 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 801d1fe:	4b43      	ldr	r3, [pc, #268]	@ (801d30c <HAL_RCC_OscConfig+0x270>)
 801d200:	681b      	ldr	r3, [r3, #0]
 801d202:	4a42      	ldr	r2, [pc, #264]	@ (801d30c <HAL_RCC_OscConfig+0x270>)
 801d204:	f043 0301 	orr.w	r3, r3, #1
 801d208:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 801d20a:	f7ff fa7b 	bl	801c704 <HAL_GetTick>
 801d20e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 801d210:	e008      	b.n	801d224 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 801d212:	f7ff fa77 	bl	801c704 <HAL_GetTick>
 801d216:	4602      	mov	r2, r0
 801d218:	693b      	ldr	r3, [r7, #16]
 801d21a:	1ad3      	subs	r3, r2, r3
 801d21c:	2b02      	cmp	r3, #2
 801d21e:	d901      	bls.n	801d224 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 801d220:	2303      	movs	r3, #3
 801d222:	e347      	b.n	801d8b4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 801d224:	4b39      	ldr	r3, [pc, #228]	@ (801d30c <HAL_RCC_OscConfig+0x270>)
 801d226:	681b      	ldr	r3, [r3, #0]
 801d228:	f003 0302 	and.w	r3, r3, #2
 801d22c:	2b00      	cmp	r3, #0
 801d22e:	d0f0      	beq.n	801d212 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 801d230:	4b36      	ldr	r3, [pc, #216]	@ (801d30c <HAL_RCC_OscConfig+0x270>)
 801d232:	681b      	ldr	r3, [r3, #0]
 801d234:	4a35      	ldr	r2, [pc, #212]	@ (801d30c <HAL_RCC_OscConfig+0x270>)
 801d236:	f043 0308 	orr.w	r3, r3, #8
 801d23a:	6013      	str	r3, [r2, #0]
 801d23c:	4b33      	ldr	r3, [pc, #204]	@ (801d30c <HAL_RCC_OscConfig+0x270>)
 801d23e:	681b      	ldr	r3, [r3, #0]
 801d240:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 801d244:	687b      	ldr	r3, [r7, #4]
 801d246:	6a1b      	ldr	r3, [r3, #32]
 801d248:	4930      	ldr	r1, [pc, #192]	@ (801d30c <HAL_RCC_OscConfig+0x270>)
 801d24a:	4313      	orrs	r3, r2
 801d24c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 801d24e:	4b2f      	ldr	r3, [pc, #188]	@ (801d30c <HAL_RCC_OscConfig+0x270>)
 801d250:	685b      	ldr	r3, [r3, #4]
 801d252:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 801d256:	687b      	ldr	r3, [r7, #4]
 801d258:	69db      	ldr	r3, [r3, #28]
 801d25a:	021b      	lsls	r3, r3, #8
 801d25c:	492b      	ldr	r1, [pc, #172]	@ (801d30c <HAL_RCC_OscConfig+0x270>)
 801d25e:	4313      	orrs	r3, r2
 801d260:	604b      	str	r3, [r1, #4]
 801d262:	e01a      	b.n	801d29a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 801d264:	4b29      	ldr	r3, [pc, #164]	@ (801d30c <HAL_RCC_OscConfig+0x270>)
 801d266:	681b      	ldr	r3, [r3, #0]
 801d268:	4a28      	ldr	r2, [pc, #160]	@ (801d30c <HAL_RCC_OscConfig+0x270>)
 801d26a:	f023 0301 	bic.w	r3, r3, #1
 801d26e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 801d270:	f7ff fa48 	bl	801c704 <HAL_GetTick>
 801d274:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 801d276:	e008      	b.n	801d28a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 801d278:	f7ff fa44 	bl	801c704 <HAL_GetTick>
 801d27c:	4602      	mov	r2, r0
 801d27e:	693b      	ldr	r3, [r7, #16]
 801d280:	1ad3      	subs	r3, r2, r3
 801d282:	2b02      	cmp	r3, #2
 801d284:	d901      	bls.n	801d28a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 801d286:	2303      	movs	r3, #3
 801d288:	e314      	b.n	801d8b4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 801d28a:	4b20      	ldr	r3, [pc, #128]	@ (801d30c <HAL_RCC_OscConfig+0x270>)
 801d28c:	681b      	ldr	r3, [r3, #0]
 801d28e:	f003 0302 	and.w	r3, r3, #2
 801d292:	2b00      	cmp	r3, #0
 801d294:	d1f0      	bne.n	801d278 <HAL_RCC_OscConfig+0x1dc>
 801d296:	e000      	b.n	801d29a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 801d298:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 801d29a:	687b      	ldr	r3, [r7, #4]
 801d29c:	681b      	ldr	r3, [r3, #0]
 801d29e:	f003 0301 	and.w	r3, r3, #1
 801d2a2:	2b00      	cmp	r3, #0
 801d2a4:	d073      	beq.n	801d38e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 801d2a6:	69bb      	ldr	r3, [r7, #24]
 801d2a8:	2b08      	cmp	r3, #8
 801d2aa:	d005      	beq.n	801d2b8 <HAL_RCC_OscConfig+0x21c>
 801d2ac:	69bb      	ldr	r3, [r7, #24]
 801d2ae:	2b0c      	cmp	r3, #12
 801d2b0:	d10e      	bne.n	801d2d0 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 801d2b2:	697b      	ldr	r3, [r7, #20]
 801d2b4:	2b03      	cmp	r3, #3
 801d2b6:	d10b      	bne.n	801d2d0 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 801d2b8:	4b14      	ldr	r3, [pc, #80]	@ (801d30c <HAL_RCC_OscConfig+0x270>)
 801d2ba:	681b      	ldr	r3, [r3, #0]
 801d2bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801d2c0:	2b00      	cmp	r3, #0
 801d2c2:	d063      	beq.n	801d38c <HAL_RCC_OscConfig+0x2f0>
 801d2c4:	687b      	ldr	r3, [r7, #4]
 801d2c6:	685b      	ldr	r3, [r3, #4]
 801d2c8:	2b00      	cmp	r3, #0
 801d2ca:	d15f      	bne.n	801d38c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 801d2cc:	2301      	movs	r3, #1
 801d2ce:	e2f1      	b.n	801d8b4 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 801d2d0:	687b      	ldr	r3, [r7, #4]
 801d2d2:	685b      	ldr	r3, [r3, #4]
 801d2d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801d2d8:	d106      	bne.n	801d2e8 <HAL_RCC_OscConfig+0x24c>
 801d2da:	4b0c      	ldr	r3, [pc, #48]	@ (801d30c <HAL_RCC_OscConfig+0x270>)
 801d2dc:	681b      	ldr	r3, [r3, #0]
 801d2de:	4a0b      	ldr	r2, [pc, #44]	@ (801d30c <HAL_RCC_OscConfig+0x270>)
 801d2e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 801d2e4:	6013      	str	r3, [r2, #0]
 801d2e6:	e025      	b.n	801d334 <HAL_RCC_OscConfig+0x298>
 801d2e8:	687b      	ldr	r3, [r7, #4]
 801d2ea:	685b      	ldr	r3, [r3, #4]
 801d2ec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 801d2f0:	d114      	bne.n	801d31c <HAL_RCC_OscConfig+0x280>
 801d2f2:	4b06      	ldr	r3, [pc, #24]	@ (801d30c <HAL_RCC_OscConfig+0x270>)
 801d2f4:	681b      	ldr	r3, [r3, #0]
 801d2f6:	4a05      	ldr	r2, [pc, #20]	@ (801d30c <HAL_RCC_OscConfig+0x270>)
 801d2f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 801d2fc:	6013      	str	r3, [r2, #0]
 801d2fe:	4b03      	ldr	r3, [pc, #12]	@ (801d30c <HAL_RCC_OscConfig+0x270>)
 801d300:	681b      	ldr	r3, [r3, #0]
 801d302:	4a02      	ldr	r2, [pc, #8]	@ (801d30c <HAL_RCC_OscConfig+0x270>)
 801d304:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 801d308:	6013      	str	r3, [r2, #0]
 801d30a:	e013      	b.n	801d334 <HAL_RCC_OscConfig+0x298>
 801d30c:	40021000 	.word	0x40021000
 801d310:	080267e4 	.word	0x080267e4
 801d314:	20000000 	.word	0x20000000
 801d318:	20000070 	.word	0x20000070
 801d31c:	4ba0      	ldr	r3, [pc, #640]	@ (801d5a0 <HAL_RCC_OscConfig+0x504>)
 801d31e:	681b      	ldr	r3, [r3, #0]
 801d320:	4a9f      	ldr	r2, [pc, #636]	@ (801d5a0 <HAL_RCC_OscConfig+0x504>)
 801d322:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 801d326:	6013      	str	r3, [r2, #0]
 801d328:	4b9d      	ldr	r3, [pc, #628]	@ (801d5a0 <HAL_RCC_OscConfig+0x504>)
 801d32a:	681b      	ldr	r3, [r3, #0]
 801d32c:	4a9c      	ldr	r2, [pc, #624]	@ (801d5a0 <HAL_RCC_OscConfig+0x504>)
 801d32e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 801d332:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 801d334:	687b      	ldr	r3, [r7, #4]
 801d336:	685b      	ldr	r3, [r3, #4]
 801d338:	2b00      	cmp	r3, #0
 801d33a:	d013      	beq.n	801d364 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801d33c:	f7ff f9e2 	bl	801c704 <HAL_GetTick>
 801d340:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 801d342:	e008      	b.n	801d356 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 801d344:	f7ff f9de 	bl	801c704 <HAL_GetTick>
 801d348:	4602      	mov	r2, r0
 801d34a:	693b      	ldr	r3, [r7, #16]
 801d34c:	1ad3      	subs	r3, r2, r3
 801d34e:	2b64      	cmp	r3, #100	@ 0x64
 801d350:	d901      	bls.n	801d356 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 801d352:	2303      	movs	r3, #3
 801d354:	e2ae      	b.n	801d8b4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 801d356:	4b92      	ldr	r3, [pc, #584]	@ (801d5a0 <HAL_RCC_OscConfig+0x504>)
 801d358:	681b      	ldr	r3, [r3, #0]
 801d35a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801d35e:	2b00      	cmp	r3, #0
 801d360:	d0f0      	beq.n	801d344 <HAL_RCC_OscConfig+0x2a8>
 801d362:	e014      	b.n	801d38e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801d364:	f7ff f9ce 	bl	801c704 <HAL_GetTick>
 801d368:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 801d36a:	e008      	b.n	801d37e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 801d36c:	f7ff f9ca 	bl	801c704 <HAL_GetTick>
 801d370:	4602      	mov	r2, r0
 801d372:	693b      	ldr	r3, [r7, #16]
 801d374:	1ad3      	subs	r3, r2, r3
 801d376:	2b64      	cmp	r3, #100	@ 0x64
 801d378:	d901      	bls.n	801d37e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 801d37a:	2303      	movs	r3, #3
 801d37c:	e29a      	b.n	801d8b4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 801d37e:	4b88      	ldr	r3, [pc, #544]	@ (801d5a0 <HAL_RCC_OscConfig+0x504>)
 801d380:	681b      	ldr	r3, [r3, #0]
 801d382:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801d386:	2b00      	cmp	r3, #0
 801d388:	d1f0      	bne.n	801d36c <HAL_RCC_OscConfig+0x2d0>
 801d38a:	e000      	b.n	801d38e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 801d38c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 801d38e:	687b      	ldr	r3, [r7, #4]
 801d390:	681b      	ldr	r3, [r3, #0]
 801d392:	f003 0302 	and.w	r3, r3, #2
 801d396:	2b00      	cmp	r3, #0
 801d398:	d060      	beq.n	801d45c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 801d39a:	69bb      	ldr	r3, [r7, #24]
 801d39c:	2b04      	cmp	r3, #4
 801d39e:	d005      	beq.n	801d3ac <HAL_RCC_OscConfig+0x310>
 801d3a0:	69bb      	ldr	r3, [r7, #24]
 801d3a2:	2b0c      	cmp	r3, #12
 801d3a4:	d119      	bne.n	801d3da <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 801d3a6:	697b      	ldr	r3, [r7, #20]
 801d3a8:	2b02      	cmp	r3, #2
 801d3aa:	d116      	bne.n	801d3da <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 801d3ac:	4b7c      	ldr	r3, [pc, #496]	@ (801d5a0 <HAL_RCC_OscConfig+0x504>)
 801d3ae:	681b      	ldr	r3, [r3, #0]
 801d3b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801d3b4:	2b00      	cmp	r3, #0
 801d3b6:	d005      	beq.n	801d3c4 <HAL_RCC_OscConfig+0x328>
 801d3b8:	687b      	ldr	r3, [r7, #4]
 801d3ba:	68db      	ldr	r3, [r3, #12]
 801d3bc:	2b00      	cmp	r3, #0
 801d3be:	d101      	bne.n	801d3c4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 801d3c0:	2301      	movs	r3, #1
 801d3c2:	e277      	b.n	801d8b4 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 801d3c4:	4b76      	ldr	r3, [pc, #472]	@ (801d5a0 <HAL_RCC_OscConfig+0x504>)
 801d3c6:	685b      	ldr	r3, [r3, #4]
 801d3c8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 801d3cc:	687b      	ldr	r3, [r7, #4]
 801d3ce:	691b      	ldr	r3, [r3, #16]
 801d3d0:	061b      	lsls	r3, r3, #24
 801d3d2:	4973      	ldr	r1, [pc, #460]	@ (801d5a0 <HAL_RCC_OscConfig+0x504>)
 801d3d4:	4313      	orrs	r3, r2
 801d3d6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 801d3d8:	e040      	b.n	801d45c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 801d3da:	687b      	ldr	r3, [r7, #4]
 801d3dc:	68db      	ldr	r3, [r3, #12]
 801d3de:	2b00      	cmp	r3, #0
 801d3e0:	d023      	beq.n	801d42a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 801d3e2:	4b6f      	ldr	r3, [pc, #444]	@ (801d5a0 <HAL_RCC_OscConfig+0x504>)
 801d3e4:	681b      	ldr	r3, [r3, #0]
 801d3e6:	4a6e      	ldr	r2, [pc, #440]	@ (801d5a0 <HAL_RCC_OscConfig+0x504>)
 801d3e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801d3ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801d3ee:	f7ff f989 	bl	801c704 <HAL_GetTick>
 801d3f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 801d3f4:	e008      	b.n	801d408 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 801d3f6:	f7ff f985 	bl	801c704 <HAL_GetTick>
 801d3fa:	4602      	mov	r2, r0
 801d3fc:	693b      	ldr	r3, [r7, #16]
 801d3fe:	1ad3      	subs	r3, r2, r3
 801d400:	2b02      	cmp	r3, #2
 801d402:	d901      	bls.n	801d408 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 801d404:	2303      	movs	r3, #3
 801d406:	e255      	b.n	801d8b4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 801d408:	4b65      	ldr	r3, [pc, #404]	@ (801d5a0 <HAL_RCC_OscConfig+0x504>)
 801d40a:	681b      	ldr	r3, [r3, #0]
 801d40c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801d410:	2b00      	cmp	r3, #0
 801d412:	d0f0      	beq.n	801d3f6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 801d414:	4b62      	ldr	r3, [pc, #392]	@ (801d5a0 <HAL_RCC_OscConfig+0x504>)
 801d416:	685b      	ldr	r3, [r3, #4]
 801d418:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 801d41c:	687b      	ldr	r3, [r7, #4]
 801d41e:	691b      	ldr	r3, [r3, #16]
 801d420:	061b      	lsls	r3, r3, #24
 801d422:	495f      	ldr	r1, [pc, #380]	@ (801d5a0 <HAL_RCC_OscConfig+0x504>)
 801d424:	4313      	orrs	r3, r2
 801d426:	604b      	str	r3, [r1, #4]
 801d428:	e018      	b.n	801d45c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 801d42a:	4b5d      	ldr	r3, [pc, #372]	@ (801d5a0 <HAL_RCC_OscConfig+0x504>)
 801d42c:	681b      	ldr	r3, [r3, #0]
 801d42e:	4a5c      	ldr	r2, [pc, #368]	@ (801d5a0 <HAL_RCC_OscConfig+0x504>)
 801d430:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801d434:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801d436:	f7ff f965 	bl	801c704 <HAL_GetTick>
 801d43a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 801d43c:	e008      	b.n	801d450 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 801d43e:	f7ff f961 	bl	801c704 <HAL_GetTick>
 801d442:	4602      	mov	r2, r0
 801d444:	693b      	ldr	r3, [r7, #16]
 801d446:	1ad3      	subs	r3, r2, r3
 801d448:	2b02      	cmp	r3, #2
 801d44a:	d901      	bls.n	801d450 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 801d44c:	2303      	movs	r3, #3
 801d44e:	e231      	b.n	801d8b4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 801d450:	4b53      	ldr	r3, [pc, #332]	@ (801d5a0 <HAL_RCC_OscConfig+0x504>)
 801d452:	681b      	ldr	r3, [r3, #0]
 801d454:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801d458:	2b00      	cmp	r3, #0
 801d45a:	d1f0      	bne.n	801d43e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 801d45c:	687b      	ldr	r3, [r7, #4]
 801d45e:	681b      	ldr	r3, [r3, #0]
 801d460:	f003 0308 	and.w	r3, r3, #8
 801d464:	2b00      	cmp	r3, #0
 801d466:	d03c      	beq.n	801d4e2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 801d468:	687b      	ldr	r3, [r7, #4]
 801d46a:	695b      	ldr	r3, [r3, #20]
 801d46c:	2b00      	cmp	r3, #0
 801d46e:	d01c      	beq.n	801d4aa <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 801d470:	4b4b      	ldr	r3, [pc, #300]	@ (801d5a0 <HAL_RCC_OscConfig+0x504>)
 801d472:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801d476:	4a4a      	ldr	r2, [pc, #296]	@ (801d5a0 <HAL_RCC_OscConfig+0x504>)
 801d478:	f043 0301 	orr.w	r3, r3, #1
 801d47c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801d480:	f7ff f940 	bl	801c704 <HAL_GetTick>
 801d484:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 801d486:	e008      	b.n	801d49a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 801d488:	f7ff f93c 	bl	801c704 <HAL_GetTick>
 801d48c:	4602      	mov	r2, r0
 801d48e:	693b      	ldr	r3, [r7, #16]
 801d490:	1ad3      	subs	r3, r2, r3
 801d492:	2b02      	cmp	r3, #2
 801d494:	d901      	bls.n	801d49a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 801d496:	2303      	movs	r3, #3
 801d498:	e20c      	b.n	801d8b4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 801d49a:	4b41      	ldr	r3, [pc, #260]	@ (801d5a0 <HAL_RCC_OscConfig+0x504>)
 801d49c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801d4a0:	f003 0302 	and.w	r3, r3, #2
 801d4a4:	2b00      	cmp	r3, #0
 801d4a6:	d0ef      	beq.n	801d488 <HAL_RCC_OscConfig+0x3ec>
 801d4a8:	e01b      	b.n	801d4e2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 801d4aa:	4b3d      	ldr	r3, [pc, #244]	@ (801d5a0 <HAL_RCC_OscConfig+0x504>)
 801d4ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801d4b0:	4a3b      	ldr	r2, [pc, #236]	@ (801d5a0 <HAL_RCC_OscConfig+0x504>)
 801d4b2:	f023 0301 	bic.w	r3, r3, #1
 801d4b6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801d4ba:	f7ff f923 	bl	801c704 <HAL_GetTick>
 801d4be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 801d4c0:	e008      	b.n	801d4d4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 801d4c2:	f7ff f91f 	bl	801c704 <HAL_GetTick>
 801d4c6:	4602      	mov	r2, r0
 801d4c8:	693b      	ldr	r3, [r7, #16]
 801d4ca:	1ad3      	subs	r3, r2, r3
 801d4cc:	2b02      	cmp	r3, #2
 801d4ce:	d901      	bls.n	801d4d4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 801d4d0:	2303      	movs	r3, #3
 801d4d2:	e1ef      	b.n	801d8b4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 801d4d4:	4b32      	ldr	r3, [pc, #200]	@ (801d5a0 <HAL_RCC_OscConfig+0x504>)
 801d4d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801d4da:	f003 0302 	and.w	r3, r3, #2
 801d4de:	2b00      	cmp	r3, #0
 801d4e0:	d1ef      	bne.n	801d4c2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 801d4e2:	687b      	ldr	r3, [r7, #4]
 801d4e4:	681b      	ldr	r3, [r3, #0]
 801d4e6:	f003 0304 	and.w	r3, r3, #4
 801d4ea:	2b00      	cmp	r3, #0
 801d4ec:	f000 80a6 	beq.w	801d63c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 801d4f0:	2300      	movs	r3, #0
 801d4f2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 801d4f4:	4b2a      	ldr	r3, [pc, #168]	@ (801d5a0 <HAL_RCC_OscConfig+0x504>)
 801d4f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801d4f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801d4fc:	2b00      	cmp	r3, #0
 801d4fe:	d10d      	bne.n	801d51c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 801d500:	4b27      	ldr	r3, [pc, #156]	@ (801d5a0 <HAL_RCC_OscConfig+0x504>)
 801d502:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801d504:	4a26      	ldr	r2, [pc, #152]	@ (801d5a0 <HAL_RCC_OscConfig+0x504>)
 801d506:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801d50a:	6593      	str	r3, [r2, #88]	@ 0x58
 801d50c:	4b24      	ldr	r3, [pc, #144]	@ (801d5a0 <HAL_RCC_OscConfig+0x504>)
 801d50e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801d510:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801d514:	60bb      	str	r3, [r7, #8]
 801d516:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 801d518:	2301      	movs	r3, #1
 801d51a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 801d51c:	4b21      	ldr	r3, [pc, #132]	@ (801d5a4 <HAL_RCC_OscConfig+0x508>)
 801d51e:	681b      	ldr	r3, [r3, #0]
 801d520:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801d524:	2b00      	cmp	r3, #0
 801d526:	d118      	bne.n	801d55a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 801d528:	4b1e      	ldr	r3, [pc, #120]	@ (801d5a4 <HAL_RCC_OscConfig+0x508>)
 801d52a:	681b      	ldr	r3, [r3, #0]
 801d52c:	4a1d      	ldr	r2, [pc, #116]	@ (801d5a4 <HAL_RCC_OscConfig+0x508>)
 801d52e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801d532:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 801d534:	f7ff f8e6 	bl	801c704 <HAL_GetTick>
 801d538:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 801d53a:	e008      	b.n	801d54e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 801d53c:	f7ff f8e2 	bl	801c704 <HAL_GetTick>
 801d540:	4602      	mov	r2, r0
 801d542:	693b      	ldr	r3, [r7, #16]
 801d544:	1ad3      	subs	r3, r2, r3
 801d546:	2b02      	cmp	r3, #2
 801d548:	d901      	bls.n	801d54e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 801d54a:	2303      	movs	r3, #3
 801d54c:	e1b2      	b.n	801d8b4 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 801d54e:	4b15      	ldr	r3, [pc, #84]	@ (801d5a4 <HAL_RCC_OscConfig+0x508>)
 801d550:	681b      	ldr	r3, [r3, #0]
 801d552:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801d556:	2b00      	cmp	r3, #0
 801d558:	d0f0      	beq.n	801d53c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 801d55a:	687b      	ldr	r3, [r7, #4]
 801d55c:	689b      	ldr	r3, [r3, #8]
 801d55e:	2b01      	cmp	r3, #1
 801d560:	d108      	bne.n	801d574 <HAL_RCC_OscConfig+0x4d8>
 801d562:	4b0f      	ldr	r3, [pc, #60]	@ (801d5a0 <HAL_RCC_OscConfig+0x504>)
 801d564:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801d568:	4a0d      	ldr	r2, [pc, #52]	@ (801d5a0 <HAL_RCC_OscConfig+0x504>)
 801d56a:	f043 0301 	orr.w	r3, r3, #1
 801d56e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 801d572:	e029      	b.n	801d5c8 <HAL_RCC_OscConfig+0x52c>
 801d574:	687b      	ldr	r3, [r7, #4]
 801d576:	689b      	ldr	r3, [r3, #8]
 801d578:	2b05      	cmp	r3, #5
 801d57a:	d115      	bne.n	801d5a8 <HAL_RCC_OscConfig+0x50c>
 801d57c:	4b08      	ldr	r3, [pc, #32]	@ (801d5a0 <HAL_RCC_OscConfig+0x504>)
 801d57e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801d582:	4a07      	ldr	r2, [pc, #28]	@ (801d5a0 <HAL_RCC_OscConfig+0x504>)
 801d584:	f043 0304 	orr.w	r3, r3, #4
 801d588:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 801d58c:	4b04      	ldr	r3, [pc, #16]	@ (801d5a0 <HAL_RCC_OscConfig+0x504>)
 801d58e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801d592:	4a03      	ldr	r2, [pc, #12]	@ (801d5a0 <HAL_RCC_OscConfig+0x504>)
 801d594:	f043 0301 	orr.w	r3, r3, #1
 801d598:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 801d59c:	e014      	b.n	801d5c8 <HAL_RCC_OscConfig+0x52c>
 801d59e:	bf00      	nop
 801d5a0:	40021000 	.word	0x40021000
 801d5a4:	40007000 	.word	0x40007000
 801d5a8:	4b9a      	ldr	r3, [pc, #616]	@ (801d814 <HAL_RCC_OscConfig+0x778>)
 801d5aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801d5ae:	4a99      	ldr	r2, [pc, #612]	@ (801d814 <HAL_RCC_OscConfig+0x778>)
 801d5b0:	f023 0301 	bic.w	r3, r3, #1
 801d5b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 801d5b8:	4b96      	ldr	r3, [pc, #600]	@ (801d814 <HAL_RCC_OscConfig+0x778>)
 801d5ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801d5be:	4a95      	ldr	r2, [pc, #596]	@ (801d814 <HAL_RCC_OscConfig+0x778>)
 801d5c0:	f023 0304 	bic.w	r3, r3, #4
 801d5c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 801d5c8:	687b      	ldr	r3, [r7, #4]
 801d5ca:	689b      	ldr	r3, [r3, #8]
 801d5cc:	2b00      	cmp	r3, #0
 801d5ce:	d016      	beq.n	801d5fe <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801d5d0:	f7ff f898 	bl	801c704 <HAL_GetTick>
 801d5d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 801d5d6:	e00a      	b.n	801d5ee <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 801d5d8:	f7ff f894 	bl	801c704 <HAL_GetTick>
 801d5dc:	4602      	mov	r2, r0
 801d5de:	693b      	ldr	r3, [r7, #16]
 801d5e0:	1ad3      	subs	r3, r2, r3
 801d5e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 801d5e6:	4293      	cmp	r3, r2
 801d5e8:	d901      	bls.n	801d5ee <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 801d5ea:	2303      	movs	r3, #3
 801d5ec:	e162      	b.n	801d8b4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 801d5ee:	4b89      	ldr	r3, [pc, #548]	@ (801d814 <HAL_RCC_OscConfig+0x778>)
 801d5f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801d5f4:	f003 0302 	and.w	r3, r3, #2
 801d5f8:	2b00      	cmp	r3, #0
 801d5fa:	d0ed      	beq.n	801d5d8 <HAL_RCC_OscConfig+0x53c>
 801d5fc:	e015      	b.n	801d62a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801d5fe:	f7ff f881 	bl	801c704 <HAL_GetTick>
 801d602:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 801d604:	e00a      	b.n	801d61c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 801d606:	f7ff f87d 	bl	801c704 <HAL_GetTick>
 801d60a:	4602      	mov	r2, r0
 801d60c:	693b      	ldr	r3, [r7, #16]
 801d60e:	1ad3      	subs	r3, r2, r3
 801d610:	f241 3288 	movw	r2, #5000	@ 0x1388
 801d614:	4293      	cmp	r3, r2
 801d616:	d901      	bls.n	801d61c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 801d618:	2303      	movs	r3, #3
 801d61a:	e14b      	b.n	801d8b4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 801d61c:	4b7d      	ldr	r3, [pc, #500]	@ (801d814 <HAL_RCC_OscConfig+0x778>)
 801d61e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801d622:	f003 0302 	and.w	r3, r3, #2
 801d626:	2b00      	cmp	r3, #0
 801d628:	d1ed      	bne.n	801d606 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 801d62a:	7ffb      	ldrb	r3, [r7, #31]
 801d62c:	2b01      	cmp	r3, #1
 801d62e:	d105      	bne.n	801d63c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 801d630:	4b78      	ldr	r3, [pc, #480]	@ (801d814 <HAL_RCC_OscConfig+0x778>)
 801d632:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801d634:	4a77      	ldr	r2, [pc, #476]	@ (801d814 <HAL_RCC_OscConfig+0x778>)
 801d636:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801d63a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 801d63c:	687b      	ldr	r3, [r7, #4]
 801d63e:	681b      	ldr	r3, [r3, #0]
 801d640:	f003 0320 	and.w	r3, r3, #32
 801d644:	2b00      	cmp	r3, #0
 801d646:	d03c      	beq.n	801d6c2 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 801d648:	687b      	ldr	r3, [r7, #4]
 801d64a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801d64c:	2b00      	cmp	r3, #0
 801d64e:	d01c      	beq.n	801d68a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 801d650:	4b70      	ldr	r3, [pc, #448]	@ (801d814 <HAL_RCC_OscConfig+0x778>)
 801d652:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 801d656:	4a6f      	ldr	r2, [pc, #444]	@ (801d814 <HAL_RCC_OscConfig+0x778>)
 801d658:	f043 0301 	orr.w	r3, r3, #1
 801d65c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801d660:	f7ff f850 	bl	801c704 <HAL_GetTick>
 801d664:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 801d666:	e008      	b.n	801d67a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 801d668:	f7ff f84c 	bl	801c704 <HAL_GetTick>
 801d66c:	4602      	mov	r2, r0
 801d66e:	693b      	ldr	r3, [r7, #16]
 801d670:	1ad3      	subs	r3, r2, r3
 801d672:	2b02      	cmp	r3, #2
 801d674:	d901      	bls.n	801d67a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 801d676:	2303      	movs	r3, #3
 801d678:	e11c      	b.n	801d8b4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 801d67a:	4b66      	ldr	r3, [pc, #408]	@ (801d814 <HAL_RCC_OscConfig+0x778>)
 801d67c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 801d680:	f003 0302 	and.w	r3, r3, #2
 801d684:	2b00      	cmp	r3, #0
 801d686:	d0ef      	beq.n	801d668 <HAL_RCC_OscConfig+0x5cc>
 801d688:	e01b      	b.n	801d6c2 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 801d68a:	4b62      	ldr	r3, [pc, #392]	@ (801d814 <HAL_RCC_OscConfig+0x778>)
 801d68c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 801d690:	4a60      	ldr	r2, [pc, #384]	@ (801d814 <HAL_RCC_OscConfig+0x778>)
 801d692:	f023 0301 	bic.w	r3, r3, #1
 801d696:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801d69a:	f7ff f833 	bl	801c704 <HAL_GetTick>
 801d69e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 801d6a0:	e008      	b.n	801d6b4 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 801d6a2:	f7ff f82f 	bl	801c704 <HAL_GetTick>
 801d6a6:	4602      	mov	r2, r0
 801d6a8:	693b      	ldr	r3, [r7, #16]
 801d6aa:	1ad3      	subs	r3, r2, r3
 801d6ac:	2b02      	cmp	r3, #2
 801d6ae:	d901      	bls.n	801d6b4 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 801d6b0:	2303      	movs	r3, #3
 801d6b2:	e0ff      	b.n	801d8b4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 801d6b4:	4b57      	ldr	r3, [pc, #348]	@ (801d814 <HAL_RCC_OscConfig+0x778>)
 801d6b6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 801d6ba:	f003 0302 	and.w	r3, r3, #2
 801d6be:	2b00      	cmp	r3, #0
 801d6c0:	d1ef      	bne.n	801d6a2 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 801d6c2:	687b      	ldr	r3, [r7, #4]
 801d6c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801d6c6:	2b00      	cmp	r3, #0
 801d6c8:	f000 80f3 	beq.w	801d8b2 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 801d6cc:	687b      	ldr	r3, [r7, #4]
 801d6ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801d6d0:	2b02      	cmp	r3, #2
 801d6d2:	f040 80c9 	bne.w	801d868 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 801d6d6:	4b4f      	ldr	r3, [pc, #316]	@ (801d814 <HAL_RCC_OscConfig+0x778>)
 801d6d8:	68db      	ldr	r3, [r3, #12]
 801d6da:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 801d6dc:	697b      	ldr	r3, [r7, #20]
 801d6de:	f003 0203 	and.w	r2, r3, #3
 801d6e2:	687b      	ldr	r3, [r7, #4]
 801d6e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801d6e6:	429a      	cmp	r2, r3
 801d6e8:	d12c      	bne.n	801d744 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 801d6ea:	697b      	ldr	r3, [r7, #20]
 801d6ec:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 801d6f0:	687b      	ldr	r3, [r7, #4]
 801d6f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801d6f4:	3b01      	subs	r3, #1
 801d6f6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 801d6f8:	429a      	cmp	r2, r3
 801d6fa:	d123      	bne.n	801d744 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 801d6fc:	697b      	ldr	r3, [r7, #20]
 801d6fe:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 801d702:	687b      	ldr	r3, [r7, #4]
 801d704:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801d706:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 801d708:	429a      	cmp	r2, r3
 801d70a:	d11b      	bne.n	801d744 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 801d70c:	697b      	ldr	r3, [r7, #20]
 801d70e:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 801d712:	687b      	ldr	r3, [r7, #4]
 801d714:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801d716:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 801d718:	429a      	cmp	r2, r3
 801d71a:	d113      	bne.n	801d744 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 801d71c:	697b      	ldr	r3, [r7, #20]
 801d71e:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 801d722:	687b      	ldr	r3, [r7, #4]
 801d724:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801d726:	085b      	lsrs	r3, r3, #1
 801d728:	3b01      	subs	r3, #1
 801d72a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 801d72c:	429a      	cmp	r2, r3
 801d72e:	d109      	bne.n	801d744 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 801d730:	697b      	ldr	r3, [r7, #20]
 801d732:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 801d736:	687b      	ldr	r3, [r7, #4]
 801d738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801d73a:	085b      	lsrs	r3, r3, #1
 801d73c:	3b01      	subs	r3, #1
 801d73e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 801d740:	429a      	cmp	r2, r3
 801d742:	d06b      	beq.n	801d81c <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 801d744:	69bb      	ldr	r3, [r7, #24]
 801d746:	2b0c      	cmp	r3, #12
 801d748:	d062      	beq.n	801d810 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 801d74a:	4b32      	ldr	r3, [pc, #200]	@ (801d814 <HAL_RCC_OscConfig+0x778>)
 801d74c:	681b      	ldr	r3, [r3, #0]
 801d74e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 801d752:	2b00      	cmp	r3, #0
 801d754:	d001      	beq.n	801d75a <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 801d756:	2301      	movs	r3, #1
 801d758:	e0ac      	b.n	801d8b4 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 801d75a:	4b2e      	ldr	r3, [pc, #184]	@ (801d814 <HAL_RCC_OscConfig+0x778>)
 801d75c:	681b      	ldr	r3, [r3, #0]
 801d75e:	4a2d      	ldr	r2, [pc, #180]	@ (801d814 <HAL_RCC_OscConfig+0x778>)
 801d760:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 801d764:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 801d766:	f7fe ffcd 	bl	801c704 <HAL_GetTick>
 801d76a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 801d76c:	e008      	b.n	801d780 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 801d76e:	f7fe ffc9 	bl	801c704 <HAL_GetTick>
 801d772:	4602      	mov	r2, r0
 801d774:	693b      	ldr	r3, [r7, #16]
 801d776:	1ad3      	subs	r3, r2, r3
 801d778:	2b02      	cmp	r3, #2
 801d77a:	d901      	bls.n	801d780 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 801d77c:	2303      	movs	r3, #3
 801d77e:	e099      	b.n	801d8b4 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 801d780:	4b24      	ldr	r3, [pc, #144]	@ (801d814 <HAL_RCC_OscConfig+0x778>)
 801d782:	681b      	ldr	r3, [r3, #0]
 801d784:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801d788:	2b00      	cmp	r3, #0
 801d78a:	d1f0      	bne.n	801d76e <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 801d78c:	4b21      	ldr	r3, [pc, #132]	@ (801d814 <HAL_RCC_OscConfig+0x778>)
 801d78e:	68da      	ldr	r2, [r3, #12]
 801d790:	4b21      	ldr	r3, [pc, #132]	@ (801d818 <HAL_RCC_OscConfig+0x77c>)
 801d792:	4013      	ands	r3, r2
 801d794:	687a      	ldr	r2, [r7, #4]
 801d796:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 801d798:	687a      	ldr	r2, [r7, #4]
 801d79a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 801d79c:	3a01      	subs	r2, #1
 801d79e:	0112      	lsls	r2, r2, #4
 801d7a0:	4311      	orrs	r1, r2
 801d7a2:	687a      	ldr	r2, [r7, #4]
 801d7a4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 801d7a6:	0212      	lsls	r2, r2, #8
 801d7a8:	4311      	orrs	r1, r2
 801d7aa:	687a      	ldr	r2, [r7, #4]
 801d7ac:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 801d7ae:	0852      	lsrs	r2, r2, #1
 801d7b0:	3a01      	subs	r2, #1
 801d7b2:	0552      	lsls	r2, r2, #21
 801d7b4:	4311      	orrs	r1, r2
 801d7b6:	687a      	ldr	r2, [r7, #4]
 801d7b8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 801d7ba:	0852      	lsrs	r2, r2, #1
 801d7bc:	3a01      	subs	r2, #1
 801d7be:	0652      	lsls	r2, r2, #25
 801d7c0:	4311      	orrs	r1, r2
 801d7c2:	687a      	ldr	r2, [r7, #4]
 801d7c4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 801d7c6:	06d2      	lsls	r2, r2, #27
 801d7c8:	430a      	orrs	r2, r1
 801d7ca:	4912      	ldr	r1, [pc, #72]	@ (801d814 <HAL_RCC_OscConfig+0x778>)
 801d7cc:	4313      	orrs	r3, r2
 801d7ce:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 801d7d0:	4b10      	ldr	r3, [pc, #64]	@ (801d814 <HAL_RCC_OscConfig+0x778>)
 801d7d2:	681b      	ldr	r3, [r3, #0]
 801d7d4:	4a0f      	ldr	r2, [pc, #60]	@ (801d814 <HAL_RCC_OscConfig+0x778>)
 801d7d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 801d7da:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 801d7dc:	4b0d      	ldr	r3, [pc, #52]	@ (801d814 <HAL_RCC_OscConfig+0x778>)
 801d7de:	68db      	ldr	r3, [r3, #12]
 801d7e0:	4a0c      	ldr	r2, [pc, #48]	@ (801d814 <HAL_RCC_OscConfig+0x778>)
 801d7e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 801d7e6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 801d7e8:	f7fe ff8c 	bl	801c704 <HAL_GetTick>
 801d7ec:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 801d7ee:	e008      	b.n	801d802 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 801d7f0:	f7fe ff88 	bl	801c704 <HAL_GetTick>
 801d7f4:	4602      	mov	r2, r0
 801d7f6:	693b      	ldr	r3, [r7, #16]
 801d7f8:	1ad3      	subs	r3, r2, r3
 801d7fa:	2b02      	cmp	r3, #2
 801d7fc:	d901      	bls.n	801d802 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 801d7fe:	2303      	movs	r3, #3
 801d800:	e058      	b.n	801d8b4 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 801d802:	4b04      	ldr	r3, [pc, #16]	@ (801d814 <HAL_RCC_OscConfig+0x778>)
 801d804:	681b      	ldr	r3, [r3, #0]
 801d806:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801d80a:	2b00      	cmp	r3, #0
 801d80c:	d0f0      	beq.n	801d7f0 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 801d80e:	e050      	b.n	801d8b2 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 801d810:	2301      	movs	r3, #1
 801d812:	e04f      	b.n	801d8b4 <HAL_RCC_OscConfig+0x818>
 801d814:	40021000 	.word	0x40021000
 801d818:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 801d81c:	4b27      	ldr	r3, [pc, #156]	@ (801d8bc <HAL_RCC_OscConfig+0x820>)
 801d81e:	681b      	ldr	r3, [r3, #0]
 801d820:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801d824:	2b00      	cmp	r3, #0
 801d826:	d144      	bne.n	801d8b2 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 801d828:	4b24      	ldr	r3, [pc, #144]	@ (801d8bc <HAL_RCC_OscConfig+0x820>)
 801d82a:	681b      	ldr	r3, [r3, #0]
 801d82c:	4a23      	ldr	r2, [pc, #140]	@ (801d8bc <HAL_RCC_OscConfig+0x820>)
 801d82e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 801d832:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 801d834:	4b21      	ldr	r3, [pc, #132]	@ (801d8bc <HAL_RCC_OscConfig+0x820>)
 801d836:	68db      	ldr	r3, [r3, #12]
 801d838:	4a20      	ldr	r2, [pc, #128]	@ (801d8bc <HAL_RCC_OscConfig+0x820>)
 801d83a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 801d83e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 801d840:	f7fe ff60 	bl	801c704 <HAL_GetTick>
 801d844:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 801d846:	e008      	b.n	801d85a <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 801d848:	f7fe ff5c 	bl	801c704 <HAL_GetTick>
 801d84c:	4602      	mov	r2, r0
 801d84e:	693b      	ldr	r3, [r7, #16]
 801d850:	1ad3      	subs	r3, r2, r3
 801d852:	2b02      	cmp	r3, #2
 801d854:	d901      	bls.n	801d85a <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 801d856:	2303      	movs	r3, #3
 801d858:	e02c      	b.n	801d8b4 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 801d85a:	4b18      	ldr	r3, [pc, #96]	@ (801d8bc <HAL_RCC_OscConfig+0x820>)
 801d85c:	681b      	ldr	r3, [r3, #0]
 801d85e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801d862:	2b00      	cmp	r3, #0
 801d864:	d0f0      	beq.n	801d848 <HAL_RCC_OscConfig+0x7ac>
 801d866:	e024      	b.n	801d8b2 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 801d868:	69bb      	ldr	r3, [r7, #24]
 801d86a:	2b0c      	cmp	r3, #12
 801d86c:	d01f      	beq.n	801d8ae <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 801d86e:	4b13      	ldr	r3, [pc, #76]	@ (801d8bc <HAL_RCC_OscConfig+0x820>)
 801d870:	681b      	ldr	r3, [r3, #0]
 801d872:	4a12      	ldr	r2, [pc, #72]	@ (801d8bc <HAL_RCC_OscConfig+0x820>)
 801d874:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 801d878:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801d87a:	f7fe ff43 	bl	801c704 <HAL_GetTick>
 801d87e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 801d880:	e008      	b.n	801d894 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 801d882:	f7fe ff3f 	bl	801c704 <HAL_GetTick>
 801d886:	4602      	mov	r2, r0
 801d888:	693b      	ldr	r3, [r7, #16]
 801d88a:	1ad3      	subs	r3, r2, r3
 801d88c:	2b02      	cmp	r3, #2
 801d88e:	d901      	bls.n	801d894 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 801d890:	2303      	movs	r3, #3
 801d892:	e00f      	b.n	801d8b4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 801d894:	4b09      	ldr	r3, [pc, #36]	@ (801d8bc <HAL_RCC_OscConfig+0x820>)
 801d896:	681b      	ldr	r3, [r3, #0]
 801d898:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801d89c:	2b00      	cmp	r3, #0
 801d89e:	d1f0      	bne.n	801d882 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 801d8a0:	4b06      	ldr	r3, [pc, #24]	@ (801d8bc <HAL_RCC_OscConfig+0x820>)
 801d8a2:	68da      	ldr	r2, [r3, #12]
 801d8a4:	4905      	ldr	r1, [pc, #20]	@ (801d8bc <HAL_RCC_OscConfig+0x820>)
 801d8a6:	4b06      	ldr	r3, [pc, #24]	@ (801d8c0 <HAL_RCC_OscConfig+0x824>)
 801d8a8:	4013      	ands	r3, r2
 801d8aa:	60cb      	str	r3, [r1, #12]
 801d8ac:	e001      	b.n	801d8b2 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 801d8ae:	2301      	movs	r3, #1
 801d8b0:	e000      	b.n	801d8b4 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 801d8b2:	2300      	movs	r3, #0
}
 801d8b4:	4618      	mov	r0, r3
 801d8b6:	3720      	adds	r7, #32
 801d8b8:	46bd      	mov	sp, r7
 801d8ba:	bd80      	pop	{r7, pc}
 801d8bc:	40021000 	.word	0x40021000
 801d8c0:	feeefffc 	.word	0xfeeefffc

0801d8c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 801d8c4:	b580      	push	{r7, lr}
 801d8c6:	b084      	sub	sp, #16
 801d8c8:	af00      	add	r7, sp, #0
 801d8ca:	6078      	str	r0, [r7, #4]
 801d8cc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 801d8ce:	687b      	ldr	r3, [r7, #4]
 801d8d0:	2b00      	cmp	r3, #0
 801d8d2:	d101      	bne.n	801d8d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 801d8d4:	2301      	movs	r3, #1
 801d8d6:	e0e7      	b.n	801daa8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 801d8d8:	4b75      	ldr	r3, [pc, #468]	@ (801dab0 <HAL_RCC_ClockConfig+0x1ec>)
 801d8da:	681b      	ldr	r3, [r3, #0]
 801d8dc:	f003 0307 	and.w	r3, r3, #7
 801d8e0:	683a      	ldr	r2, [r7, #0]
 801d8e2:	429a      	cmp	r2, r3
 801d8e4:	d910      	bls.n	801d908 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 801d8e6:	4b72      	ldr	r3, [pc, #456]	@ (801dab0 <HAL_RCC_ClockConfig+0x1ec>)
 801d8e8:	681b      	ldr	r3, [r3, #0]
 801d8ea:	f023 0207 	bic.w	r2, r3, #7
 801d8ee:	4970      	ldr	r1, [pc, #448]	@ (801dab0 <HAL_RCC_ClockConfig+0x1ec>)
 801d8f0:	683b      	ldr	r3, [r7, #0]
 801d8f2:	4313      	orrs	r3, r2
 801d8f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 801d8f6:	4b6e      	ldr	r3, [pc, #440]	@ (801dab0 <HAL_RCC_ClockConfig+0x1ec>)
 801d8f8:	681b      	ldr	r3, [r3, #0]
 801d8fa:	f003 0307 	and.w	r3, r3, #7
 801d8fe:	683a      	ldr	r2, [r7, #0]
 801d900:	429a      	cmp	r2, r3
 801d902:	d001      	beq.n	801d908 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 801d904:	2301      	movs	r3, #1
 801d906:	e0cf      	b.n	801daa8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 801d908:	687b      	ldr	r3, [r7, #4]
 801d90a:	681b      	ldr	r3, [r3, #0]
 801d90c:	f003 0302 	and.w	r3, r3, #2
 801d910:	2b00      	cmp	r3, #0
 801d912:	d010      	beq.n	801d936 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 801d914:	687b      	ldr	r3, [r7, #4]
 801d916:	689a      	ldr	r2, [r3, #8]
 801d918:	4b66      	ldr	r3, [pc, #408]	@ (801dab4 <HAL_RCC_ClockConfig+0x1f0>)
 801d91a:	689b      	ldr	r3, [r3, #8]
 801d91c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801d920:	429a      	cmp	r2, r3
 801d922:	d908      	bls.n	801d936 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 801d924:	4b63      	ldr	r3, [pc, #396]	@ (801dab4 <HAL_RCC_ClockConfig+0x1f0>)
 801d926:	689b      	ldr	r3, [r3, #8]
 801d928:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 801d92c:	687b      	ldr	r3, [r7, #4]
 801d92e:	689b      	ldr	r3, [r3, #8]
 801d930:	4960      	ldr	r1, [pc, #384]	@ (801dab4 <HAL_RCC_ClockConfig+0x1f0>)
 801d932:	4313      	orrs	r3, r2
 801d934:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 801d936:	687b      	ldr	r3, [r7, #4]
 801d938:	681b      	ldr	r3, [r3, #0]
 801d93a:	f003 0301 	and.w	r3, r3, #1
 801d93e:	2b00      	cmp	r3, #0
 801d940:	d04c      	beq.n	801d9dc <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 801d942:	687b      	ldr	r3, [r7, #4]
 801d944:	685b      	ldr	r3, [r3, #4]
 801d946:	2b03      	cmp	r3, #3
 801d948:	d107      	bne.n	801d95a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 801d94a:	4b5a      	ldr	r3, [pc, #360]	@ (801dab4 <HAL_RCC_ClockConfig+0x1f0>)
 801d94c:	681b      	ldr	r3, [r3, #0]
 801d94e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801d952:	2b00      	cmp	r3, #0
 801d954:	d121      	bne.n	801d99a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 801d956:	2301      	movs	r3, #1
 801d958:	e0a6      	b.n	801daa8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 801d95a:	687b      	ldr	r3, [r7, #4]
 801d95c:	685b      	ldr	r3, [r3, #4]
 801d95e:	2b02      	cmp	r3, #2
 801d960:	d107      	bne.n	801d972 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 801d962:	4b54      	ldr	r3, [pc, #336]	@ (801dab4 <HAL_RCC_ClockConfig+0x1f0>)
 801d964:	681b      	ldr	r3, [r3, #0]
 801d966:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801d96a:	2b00      	cmp	r3, #0
 801d96c:	d115      	bne.n	801d99a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 801d96e:	2301      	movs	r3, #1
 801d970:	e09a      	b.n	801daa8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 801d972:	687b      	ldr	r3, [r7, #4]
 801d974:	685b      	ldr	r3, [r3, #4]
 801d976:	2b00      	cmp	r3, #0
 801d978:	d107      	bne.n	801d98a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 801d97a:	4b4e      	ldr	r3, [pc, #312]	@ (801dab4 <HAL_RCC_ClockConfig+0x1f0>)
 801d97c:	681b      	ldr	r3, [r3, #0]
 801d97e:	f003 0302 	and.w	r3, r3, #2
 801d982:	2b00      	cmp	r3, #0
 801d984:	d109      	bne.n	801d99a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 801d986:	2301      	movs	r3, #1
 801d988:	e08e      	b.n	801daa8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 801d98a:	4b4a      	ldr	r3, [pc, #296]	@ (801dab4 <HAL_RCC_ClockConfig+0x1f0>)
 801d98c:	681b      	ldr	r3, [r3, #0]
 801d98e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801d992:	2b00      	cmp	r3, #0
 801d994:	d101      	bne.n	801d99a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 801d996:	2301      	movs	r3, #1
 801d998:	e086      	b.n	801daa8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 801d99a:	4b46      	ldr	r3, [pc, #280]	@ (801dab4 <HAL_RCC_ClockConfig+0x1f0>)
 801d99c:	689b      	ldr	r3, [r3, #8]
 801d99e:	f023 0203 	bic.w	r2, r3, #3
 801d9a2:	687b      	ldr	r3, [r7, #4]
 801d9a4:	685b      	ldr	r3, [r3, #4]
 801d9a6:	4943      	ldr	r1, [pc, #268]	@ (801dab4 <HAL_RCC_ClockConfig+0x1f0>)
 801d9a8:	4313      	orrs	r3, r2
 801d9aa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 801d9ac:	f7fe feaa 	bl	801c704 <HAL_GetTick>
 801d9b0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 801d9b2:	e00a      	b.n	801d9ca <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 801d9b4:	f7fe fea6 	bl	801c704 <HAL_GetTick>
 801d9b8:	4602      	mov	r2, r0
 801d9ba:	68fb      	ldr	r3, [r7, #12]
 801d9bc:	1ad3      	subs	r3, r2, r3
 801d9be:	f241 3288 	movw	r2, #5000	@ 0x1388
 801d9c2:	4293      	cmp	r3, r2
 801d9c4:	d901      	bls.n	801d9ca <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 801d9c6:	2303      	movs	r3, #3
 801d9c8:	e06e      	b.n	801daa8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 801d9ca:	4b3a      	ldr	r3, [pc, #232]	@ (801dab4 <HAL_RCC_ClockConfig+0x1f0>)
 801d9cc:	689b      	ldr	r3, [r3, #8]
 801d9ce:	f003 020c 	and.w	r2, r3, #12
 801d9d2:	687b      	ldr	r3, [r7, #4]
 801d9d4:	685b      	ldr	r3, [r3, #4]
 801d9d6:	009b      	lsls	r3, r3, #2
 801d9d8:	429a      	cmp	r2, r3
 801d9da:	d1eb      	bne.n	801d9b4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 801d9dc:	687b      	ldr	r3, [r7, #4]
 801d9de:	681b      	ldr	r3, [r3, #0]
 801d9e0:	f003 0302 	and.w	r3, r3, #2
 801d9e4:	2b00      	cmp	r3, #0
 801d9e6:	d010      	beq.n	801da0a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 801d9e8:	687b      	ldr	r3, [r7, #4]
 801d9ea:	689a      	ldr	r2, [r3, #8]
 801d9ec:	4b31      	ldr	r3, [pc, #196]	@ (801dab4 <HAL_RCC_ClockConfig+0x1f0>)
 801d9ee:	689b      	ldr	r3, [r3, #8]
 801d9f0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801d9f4:	429a      	cmp	r2, r3
 801d9f6:	d208      	bcs.n	801da0a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 801d9f8:	4b2e      	ldr	r3, [pc, #184]	@ (801dab4 <HAL_RCC_ClockConfig+0x1f0>)
 801d9fa:	689b      	ldr	r3, [r3, #8]
 801d9fc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 801da00:	687b      	ldr	r3, [r7, #4]
 801da02:	689b      	ldr	r3, [r3, #8]
 801da04:	492b      	ldr	r1, [pc, #172]	@ (801dab4 <HAL_RCC_ClockConfig+0x1f0>)
 801da06:	4313      	orrs	r3, r2
 801da08:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 801da0a:	4b29      	ldr	r3, [pc, #164]	@ (801dab0 <HAL_RCC_ClockConfig+0x1ec>)
 801da0c:	681b      	ldr	r3, [r3, #0]
 801da0e:	f003 0307 	and.w	r3, r3, #7
 801da12:	683a      	ldr	r2, [r7, #0]
 801da14:	429a      	cmp	r2, r3
 801da16:	d210      	bcs.n	801da3a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 801da18:	4b25      	ldr	r3, [pc, #148]	@ (801dab0 <HAL_RCC_ClockConfig+0x1ec>)
 801da1a:	681b      	ldr	r3, [r3, #0]
 801da1c:	f023 0207 	bic.w	r2, r3, #7
 801da20:	4923      	ldr	r1, [pc, #140]	@ (801dab0 <HAL_RCC_ClockConfig+0x1ec>)
 801da22:	683b      	ldr	r3, [r7, #0]
 801da24:	4313      	orrs	r3, r2
 801da26:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 801da28:	4b21      	ldr	r3, [pc, #132]	@ (801dab0 <HAL_RCC_ClockConfig+0x1ec>)
 801da2a:	681b      	ldr	r3, [r3, #0]
 801da2c:	f003 0307 	and.w	r3, r3, #7
 801da30:	683a      	ldr	r2, [r7, #0]
 801da32:	429a      	cmp	r2, r3
 801da34:	d001      	beq.n	801da3a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 801da36:	2301      	movs	r3, #1
 801da38:	e036      	b.n	801daa8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 801da3a:	687b      	ldr	r3, [r7, #4]
 801da3c:	681b      	ldr	r3, [r3, #0]
 801da3e:	f003 0304 	and.w	r3, r3, #4
 801da42:	2b00      	cmp	r3, #0
 801da44:	d008      	beq.n	801da58 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 801da46:	4b1b      	ldr	r3, [pc, #108]	@ (801dab4 <HAL_RCC_ClockConfig+0x1f0>)
 801da48:	689b      	ldr	r3, [r3, #8]
 801da4a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 801da4e:	687b      	ldr	r3, [r7, #4]
 801da50:	68db      	ldr	r3, [r3, #12]
 801da52:	4918      	ldr	r1, [pc, #96]	@ (801dab4 <HAL_RCC_ClockConfig+0x1f0>)
 801da54:	4313      	orrs	r3, r2
 801da56:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 801da58:	687b      	ldr	r3, [r7, #4]
 801da5a:	681b      	ldr	r3, [r3, #0]
 801da5c:	f003 0308 	and.w	r3, r3, #8
 801da60:	2b00      	cmp	r3, #0
 801da62:	d009      	beq.n	801da78 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 801da64:	4b13      	ldr	r3, [pc, #76]	@ (801dab4 <HAL_RCC_ClockConfig+0x1f0>)
 801da66:	689b      	ldr	r3, [r3, #8]
 801da68:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 801da6c:	687b      	ldr	r3, [r7, #4]
 801da6e:	691b      	ldr	r3, [r3, #16]
 801da70:	00db      	lsls	r3, r3, #3
 801da72:	4910      	ldr	r1, [pc, #64]	@ (801dab4 <HAL_RCC_ClockConfig+0x1f0>)
 801da74:	4313      	orrs	r3, r2
 801da76:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 801da78:	f000 f824 	bl	801dac4 <HAL_RCC_GetSysClockFreq>
 801da7c:	4602      	mov	r2, r0
 801da7e:	4b0d      	ldr	r3, [pc, #52]	@ (801dab4 <HAL_RCC_ClockConfig+0x1f0>)
 801da80:	689b      	ldr	r3, [r3, #8]
 801da82:	091b      	lsrs	r3, r3, #4
 801da84:	f003 030f 	and.w	r3, r3, #15
 801da88:	490b      	ldr	r1, [pc, #44]	@ (801dab8 <HAL_RCC_ClockConfig+0x1f4>)
 801da8a:	5ccb      	ldrb	r3, [r1, r3]
 801da8c:	f003 031f 	and.w	r3, r3, #31
 801da90:	fa22 f303 	lsr.w	r3, r2, r3
 801da94:	4a09      	ldr	r2, [pc, #36]	@ (801dabc <HAL_RCC_ClockConfig+0x1f8>)
 801da96:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 801da98:	4b09      	ldr	r3, [pc, #36]	@ (801dac0 <HAL_RCC_ClockConfig+0x1fc>)
 801da9a:	681b      	ldr	r3, [r3, #0]
 801da9c:	4618      	mov	r0, r3
 801da9e:	f7fe fde1 	bl	801c664 <HAL_InitTick>
 801daa2:	4603      	mov	r3, r0
 801daa4:	72fb      	strb	r3, [r7, #11]

  return status;
 801daa6:	7afb      	ldrb	r3, [r7, #11]
}
 801daa8:	4618      	mov	r0, r3
 801daaa:	3710      	adds	r7, #16
 801daac:	46bd      	mov	sp, r7
 801daae:	bd80      	pop	{r7, pc}
 801dab0:	40022000 	.word	0x40022000
 801dab4:	40021000 	.word	0x40021000
 801dab8:	080267e4 	.word	0x080267e4
 801dabc:	20000000 	.word	0x20000000
 801dac0:	20000070 	.word	0x20000070

0801dac4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 801dac4:	b480      	push	{r7}
 801dac6:	b089      	sub	sp, #36	@ 0x24
 801dac8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 801daca:	2300      	movs	r3, #0
 801dacc:	61fb      	str	r3, [r7, #28]
 801dace:	2300      	movs	r3, #0
 801dad0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 801dad2:	4b3e      	ldr	r3, [pc, #248]	@ (801dbcc <HAL_RCC_GetSysClockFreq+0x108>)
 801dad4:	689b      	ldr	r3, [r3, #8]
 801dad6:	f003 030c 	and.w	r3, r3, #12
 801dada:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 801dadc:	4b3b      	ldr	r3, [pc, #236]	@ (801dbcc <HAL_RCC_GetSysClockFreq+0x108>)
 801dade:	68db      	ldr	r3, [r3, #12]
 801dae0:	f003 0303 	and.w	r3, r3, #3
 801dae4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 801dae6:	693b      	ldr	r3, [r7, #16]
 801dae8:	2b00      	cmp	r3, #0
 801daea:	d005      	beq.n	801daf8 <HAL_RCC_GetSysClockFreq+0x34>
 801daec:	693b      	ldr	r3, [r7, #16]
 801daee:	2b0c      	cmp	r3, #12
 801daf0:	d121      	bne.n	801db36 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 801daf2:	68fb      	ldr	r3, [r7, #12]
 801daf4:	2b01      	cmp	r3, #1
 801daf6:	d11e      	bne.n	801db36 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 801daf8:	4b34      	ldr	r3, [pc, #208]	@ (801dbcc <HAL_RCC_GetSysClockFreq+0x108>)
 801dafa:	681b      	ldr	r3, [r3, #0]
 801dafc:	f003 0308 	and.w	r3, r3, #8
 801db00:	2b00      	cmp	r3, #0
 801db02:	d107      	bne.n	801db14 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 801db04:	4b31      	ldr	r3, [pc, #196]	@ (801dbcc <HAL_RCC_GetSysClockFreq+0x108>)
 801db06:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801db0a:	0a1b      	lsrs	r3, r3, #8
 801db0c:	f003 030f 	and.w	r3, r3, #15
 801db10:	61fb      	str	r3, [r7, #28]
 801db12:	e005      	b.n	801db20 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 801db14:	4b2d      	ldr	r3, [pc, #180]	@ (801dbcc <HAL_RCC_GetSysClockFreq+0x108>)
 801db16:	681b      	ldr	r3, [r3, #0]
 801db18:	091b      	lsrs	r3, r3, #4
 801db1a:	f003 030f 	and.w	r3, r3, #15
 801db1e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 801db20:	4a2b      	ldr	r2, [pc, #172]	@ (801dbd0 <HAL_RCC_GetSysClockFreq+0x10c>)
 801db22:	69fb      	ldr	r3, [r7, #28]
 801db24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801db28:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 801db2a:	693b      	ldr	r3, [r7, #16]
 801db2c:	2b00      	cmp	r3, #0
 801db2e:	d10d      	bne.n	801db4c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 801db30:	69fb      	ldr	r3, [r7, #28]
 801db32:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 801db34:	e00a      	b.n	801db4c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 801db36:	693b      	ldr	r3, [r7, #16]
 801db38:	2b04      	cmp	r3, #4
 801db3a:	d102      	bne.n	801db42 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 801db3c:	4b25      	ldr	r3, [pc, #148]	@ (801dbd4 <HAL_RCC_GetSysClockFreq+0x110>)
 801db3e:	61bb      	str	r3, [r7, #24]
 801db40:	e004      	b.n	801db4c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 801db42:	693b      	ldr	r3, [r7, #16]
 801db44:	2b08      	cmp	r3, #8
 801db46:	d101      	bne.n	801db4c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 801db48:	4b23      	ldr	r3, [pc, #140]	@ (801dbd8 <HAL_RCC_GetSysClockFreq+0x114>)
 801db4a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 801db4c:	693b      	ldr	r3, [r7, #16]
 801db4e:	2b0c      	cmp	r3, #12
 801db50:	d134      	bne.n	801dbbc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 801db52:	4b1e      	ldr	r3, [pc, #120]	@ (801dbcc <HAL_RCC_GetSysClockFreq+0x108>)
 801db54:	68db      	ldr	r3, [r3, #12]
 801db56:	f003 0303 	and.w	r3, r3, #3
 801db5a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 801db5c:	68bb      	ldr	r3, [r7, #8]
 801db5e:	2b02      	cmp	r3, #2
 801db60:	d003      	beq.n	801db6a <HAL_RCC_GetSysClockFreq+0xa6>
 801db62:	68bb      	ldr	r3, [r7, #8]
 801db64:	2b03      	cmp	r3, #3
 801db66:	d003      	beq.n	801db70 <HAL_RCC_GetSysClockFreq+0xac>
 801db68:	e005      	b.n	801db76 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 801db6a:	4b1a      	ldr	r3, [pc, #104]	@ (801dbd4 <HAL_RCC_GetSysClockFreq+0x110>)
 801db6c:	617b      	str	r3, [r7, #20]
      break;
 801db6e:	e005      	b.n	801db7c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 801db70:	4b19      	ldr	r3, [pc, #100]	@ (801dbd8 <HAL_RCC_GetSysClockFreq+0x114>)
 801db72:	617b      	str	r3, [r7, #20]
      break;
 801db74:	e002      	b.n	801db7c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 801db76:	69fb      	ldr	r3, [r7, #28]
 801db78:	617b      	str	r3, [r7, #20]
      break;
 801db7a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 801db7c:	4b13      	ldr	r3, [pc, #76]	@ (801dbcc <HAL_RCC_GetSysClockFreq+0x108>)
 801db7e:	68db      	ldr	r3, [r3, #12]
 801db80:	091b      	lsrs	r3, r3, #4
 801db82:	f003 0307 	and.w	r3, r3, #7
 801db86:	3301      	adds	r3, #1
 801db88:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 801db8a:	4b10      	ldr	r3, [pc, #64]	@ (801dbcc <HAL_RCC_GetSysClockFreq+0x108>)
 801db8c:	68db      	ldr	r3, [r3, #12]
 801db8e:	0a1b      	lsrs	r3, r3, #8
 801db90:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801db94:	697a      	ldr	r2, [r7, #20]
 801db96:	fb03 f202 	mul.w	r2, r3, r2
 801db9a:	687b      	ldr	r3, [r7, #4]
 801db9c:	fbb2 f3f3 	udiv	r3, r2, r3
 801dba0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 801dba2:	4b0a      	ldr	r3, [pc, #40]	@ (801dbcc <HAL_RCC_GetSysClockFreq+0x108>)
 801dba4:	68db      	ldr	r3, [r3, #12]
 801dba6:	0e5b      	lsrs	r3, r3, #25
 801dba8:	f003 0303 	and.w	r3, r3, #3
 801dbac:	3301      	adds	r3, #1
 801dbae:	005b      	lsls	r3, r3, #1
 801dbb0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 801dbb2:	697a      	ldr	r2, [r7, #20]
 801dbb4:	683b      	ldr	r3, [r7, #0]
 801dbb6:	fbb2 f3f3 	udiv	r3, r2, r3
 801dbba:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 801dbbc:	69bb      	ldr	r3, [r7, #24]
}
 801dbbe:	4618      	mov	r0, r3
 801dbc0:	3724      	adds	r7, #36	@ 0x24
 801dbc2:	46bd      	mov	sp, r7
 801dbc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dbc8:	4770      	bx	lr
 801dbca:	bf00      	nop
 801dbcc:	40021000 	.word	0x40021000
 801dbd0:	080267fc 	.word	0x080267fc
 801dbd4:	00f42400 	.word	0x00f42400
 801dbd8:	007a1200 	.word	0x007a1200

0801dbdc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 801dbdc:	b480      	push	{r7}
 801dbde:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 801dbe0:	4b03      	ldr	r3, [pc, #12]	@ (801dbf0 <HAL_RCC_GetHCLKFreq+0x14>)
 801dbe2:	681b      	ldr	r3, [r3, #0]
}
 801dbe4:	4618      	mov	r0, r3
 801dbe6:	46bd      	mov	sp, r7
 801dbe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dbec:	4770      	bx	lr
 801dbee:	bf00      	nop
 801dbf0:	20000000 	.word	0x20000000

0801dbf4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 801dbf4:	b580      	push	{r7, lr}
 801dbf6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 801dbf8:	f7ff fff0 	bl	801dbdc <HAL_RCC_GetHCLKFreq>
 801dbfc:	4602      	mov	r2, r0
 801dbfe:	4b06      	ldr	r3, [pc, #24]	@ (801dc18 <HAL_RCC_GetPCLK1Freq+0x24>)
 801dc00:	689b      	ldr	r3, [r3, #8]
 801dc02:	0a1b      	lsrs	r3, r3, #8
 801dc04:	f003 0307 	and.w	r3, r3, #7
 801dc08:	4904      	ldr	r1, [pc, #16]	@ (801dc1c <HAL_RCC_GetPCLK1Freq+0x28>)
 801dc0a:	5ccb      	ldrb	r3, [r1, r3]
 801dc0c:	f003 031f 	and.w	r3, r3, #31
 801dc10:	fa22 f303 	lsr.w	r3, r2, r3
}
 801dc14:	4618      	mov	r0, r3
 801dc16:	bd80      	pop	{r7, pc}
 801dc18:	40021000 	.word	0x40021000
 801dc1c:	080267f4 	.word	0x080267f4

0801dc20 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 801dc20:	b580      	push	{r7, lr}
 801dc22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 801dc24:	f7ff ffda 	bl	801dbdc <HAL_RCC_GetHCLKFreq>
 801dc28:	4602      	mov	r2, r0
 801dc2a:	4b06      	ldr	r3, [pc, #24]	@ (801dc44 <HAL_RCC_GetPCLK2Freq+0x24>)
 801dc2c:	689b      	ldr	r3, [r3, #8]
 801dc2e:	0adb      	lsrs	r3, r3, #11
 801dc30:	f003 0307 	and.w	r3, r3, #7
 801dc34:	4904      	ldr	r1, [pc, #16]	@ (801dc48 <HAL_RCC_GetPCLK2Freq+0x28>)
 801dc36:	5ccb      	ldrb	r3, [r1, r3]
 801dc38:	f003 031f 	and.w	r3, r3, #31
 801dc3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 801dc40:	4618      	mov	r0, r3
 801dc42:	bd80      	pop	{r7, pc}
 801dc44:	40021000 	.word	0x40021000
 801dc48:	080267f4 	.word	0x080267f4

0801dc4c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 801dc4c:	b580      	push	{r7, lr}
 801dc4e:	b086      	sub	sp, #24
 801dc50:	af00      	add	r7, sp, #0
 801dc52:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 801dc54:	2300      	movs	r3, #0
 801dc56:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 801dc58:	4b2a      	ldr	r3, [pc, #168]	@ (801dd04 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 801dc5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801dc5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801dc60:	2b00      	cmp	r3, #0
 801dc62:	d003      	beq.n	801dc6c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 801dc64:	f7ff f9b6 	bl	801cfd4 <HAL_PWREx_GetVoltageRange>
 801dc68:	6178      	str	r0, [r7, #20]
 801dc6a:	e014      	b.n	801dc96 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 801dc6c:	4b25      	ldr	r3, [pc, #148]	@ (801dd04 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 801dc6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801dc70:	4a24      	ldr	r2, [pc, #144]	@ (801dd04 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 801dc72:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801dc76:	6593      	str	r3, [r2, #88]	@ 0x58
 801dc78:	4b22      	ldr	r3, [pc, #136]	@ (801dd04 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 801dc7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801dc7c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801dc80:	60fb      	str	r3, [r7, #12]
 801dc82:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 801dc84:	f7ff f9a6 	bl	801cfd4 <HAL_PWREx_GetVoltageRange>
 801dc88:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 801dc8a:	4b1e      	ldr	r3, [pc, #120]	@ (801dd04 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 801dc8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801dc8e:	4a1d      	ldr	r2, [pc, #116]	@ (801dd04 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 801dc90:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801dc94:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 801dc96:	697b      	ldr	r3, [r7, #20]
 801dc98:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801dc9c:	d10b      	bne.n	801dcb6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 801dc9e:	687b      	ldr	r3, [r7, #4]
 801dca0:	2b80      	cmp	r3, #128	@ 0x80
 801dca2:	d919      	bls.n	801dcd8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 801dca4:	687b      	ldr	r3, [r7, #4]
 801dca6:	2ba0      	cmp	r3, #160	@ 0xa0
 801dca8:	d902      	bls.n	801dcb0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 801dcaa:	2302      	movs	r3, #2
 801dcac:	613b      	str	r3, [r7, #16]
 801dcae:	e013      	b.n	801dcd8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 801dcb0:	2301      	movs	r3, #1
 801dcb2:	613b      	str	r3, [r7, #16]
 801dcb4:	e010      	b.n	801dcd8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 801dcb6:	687b      	ldr	r3, [r7, #4]
 801dcb8:	2b80      	cmp	r3, #128	@ 0x80
 801dcba:	d902      	bls.n	801dcc2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 801dcbc:	2303      	movs	r3, #3
 801dcbe:	613b      	str	r3, [r7, #16]
 801dcc0:	e00a      	b.n	801dcd8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 801dcc2:	687b      	ldr	r3, [r7, #4]
 801dcc4:	2b80      	cmp	r3, #128	@ 0x80
 801dcc6:	d102      	bne.n	801dcce <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 801dcc8:	2302      	movs	r3, #2
 801dcca:	613b      	str	r3, [r7, #16]
 801dccc:	e004      	b.n	801dcd8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 801dcce:	687b      	ldr	r3, [r7, #4]
 801dcd0:	2b70      	cmp	r3, #112	@ 0x70
 801dcd2:	d101      	bne.n	801dcd8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 801dcd4:	2301      	movs	r3, #1
 801dcd6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 801dcd8:	4b0b      	ldr	r3, [pc, #44]	@ (801dd08 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 801dcda:	681b      	ldr	r3, [r3, #0]
 801dcdc:	f023 0207 	bic.w	r2, r3, #7
 801dce0:	4909      	ldr	r1, [pc, #36]	@ (801dd08 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 801dce2:	693b      	ldr	r3, [r7, #16]
 801dce4:	4313      	orrs	r3, r2
 801dce6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 801dce8:	4b07      	ldr	r3, [pc, #28]	@ (801dd08 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 801dcea:	681b      	ldr	r3, [r3, #0]
 801dcec:	f003 0307 	and.w	r3, r3, #7
 801dcf0:	693a      	ldr	r2, [r7, #16]
 801dcf2:	429a      	cmp	r2, r3
 801dcf4:	d001      	beq.n	801dcfa <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 801dcf6:	2301      	movs	r3, #1
 801dcf8:	e000      	b.n	801dcfc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 801dcfa:	2300      	movs	r3, #0
}
 801dcfc:	4618      	mov	r0, r3
 801dcfe:	3718      	adds	r7, #24
 801dd00:	46bd      	mov	sp, r7
 801dd02:	bd80      	pop	{r7, pc}
 801dd04:	40021000 	.word	0x40021000
 801dd08:	40022000 	.word	0x40022000

0801dd0c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 801dd0c:	b580      	push	{r7, lr}
 801dd0e:	b086      	sub	sp, #24
 801dd10:	af00      	add	r7, sp, #0
 801dd12:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 801dd14:	2300      	movs	r3, #0
 801dd16:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 801dd18:	2300      	movs	r3, #0
 801dd1a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 801dd1c:	687b      	ldr	r3, [r7, #4]
 801dd1e:	681b      	ldr	r3, [r3, #0]
 801dd20:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801dd24:	2b00      	cmp	r3, #0
 801dd26:	d031      	beq.n	801dd8c <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 801dd28:	687b      	ldr	r3, [r7, #4]
 801dd2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801dd2c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 801dd30:	d01a      	beq.n	801dd68 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 801dd32:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 801dd36:	d814      	bhi.n	801dd62 <HAL_RCCEx_PeriphCLKConfig+0x56>
 801dd38:	2b00      	cmp	r3, #0
 801dd3a:	d009      	beq.n	801dd50 <HAL_RCCEx_PeriphCLKConfig+0x44>
 801dd3c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 801dd40:	d10f      	bne.n	801dd62 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 801dd42:	4b5d      	ldr	r3, [pc, #372]	@ (801deb8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 801dd44:	68db      	ldr	r3, [r3, #12]
 801dd46:	4a5c      	ldr	r2, [pc, #368]	@ (801deb8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 801dd48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 801dd4c:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 801dd4e:	e00c      	b.n	801dd6a <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 801dd50:	687b      	ldr	r3, [r7, #4]
 801dd52:	3304      	adds	r3, #4
 801dd54:	2100      	movs	r1, #0
 801dd56:	4618      	mov	r0, r3
 801dd58:	f000 f9f0 	bl	801e13c <RCCEx_PLLSAI1_Config>
 801dd5c:	4603      	mov	r3, r0
 801dd5e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 801dd60:	e003      	b.n	801dd6a <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 801dd62:	2301      	movs	r3, #1
 801dd64:	74fb      	strb	r3, [r7, #19]
      break;
 801dd66:	e000      	b.n	801dd6a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 801dd68:	bf00      	nop
    }

    if(ret == HAL_OK)
 801dd6a:	7cfb      	ldrb	r3, [r7, #19]
 801dd6c:	2b00      	cmp	r3, #0
 801dd6e:	d10b      	bne.n	801dd88 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 801dd70:	4b51      	ldr	r3, [pc, #324]	@ (801deb8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 801dd72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801dd76:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 801dd7a:	687b      	ldr	r3, [r7, #4]
 801dd7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801dd7e:	494e      	ldr	r1, [pc, #312]	@ (801deb8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 801dd80:	4313      	orrs	r3, r2
 801dd82:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 801dd86:	e001      	b.n	801dd8c <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801dd88:	7cfb      	ldrb	r3, [r7, #19]
 801dd8a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 801dd8c:	687b      	ldr	r3, [r7, #4]
 801dd8e:	681b      	ldr	r3, [r3, #0]
 801dd90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801dd94:	2b00      	cmp	r3, #0
 801dd96:	f000 809e 	beq.w	801ded6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 801dd9a:	2300      	movs	r3, #0
 801dd9c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 801dd9e:	4b46      	ldr	r3, [pc, #280]	@ (801deb8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 801dda0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801dda2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801dda6:	2b00      	cmp	r3, #0
 801dda8:	d101      	bne.n	801ddae <HAL_RCCEx_PeriphCLKConfig+0xa2>
 801ddaa:	2301      	movs	r3, #1
 801ddac:	e000      	b.n	801ddb0 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 801ddae:	2300      	movs	r3, #0
 801ddb0:	2b00      	cmp	r3, #0
 801ddb2:	d00d      	beq.n	801ddd0 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 801ddb4:	4b40      	ldr	r3, [pc, #256]	@ (801deb8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 801ddb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801ddb8:	4a3f      	ldr	r2, [pc, #252]	@ (801deb8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 801ddba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801ddbe:	6593      	str	r3, [r2, #88]	@ 0x58
 801ddc0:	4b3d      	ldr	r3, [pc, #244]	@ (801deb8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 801ddc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801ddc4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801ddc8:	60bb      	str	r3, [r7, #8]
 801ddca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 801ddcc:	2301      	movs	r3, #1
 801ddce:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 801ddd0:	4b3a      	ldr	r3, [pc, #232]	@ (801debc <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 801ddd2:	681b      	ldr	r3, [r3, #0]
 801ddd4:	4a39      	ldr	r2, [pc, #228]	@ (801debc <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 801ddd6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801ddda:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 801dddc:	f7fe fc92 	bl	801c704 <HAL_GetTick>
 801dde0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 801dde2:	e009      	b.n	801ddf8 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 801dde4:	f7fe fc8e 	bl	801c704 <HAL_GetTick>
 801dde8:	4602      	mov	r2, r0
 801ddea:	68fb      	ldr	r3, [r7, #12]
 801ddec:	1ad3      	subs	r3, r2, r3
 801ddee:	2b02      	cmp	r3, #2
 801ddf0:	d902      	bls.n	801ddf8 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 801ddf2:	2303      	movs	r3, #3
 801ddf4:	74fb      	strb	r3, [r7, #19]
        break;
 801ddf6:	e005      	b.n	801de04 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 801ddf8:	4b30      	ldr	r3, [pc, #192]	@ (801debc <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 801ddfa:	681b      	ldr	r3, [r3, #0]
 801ddfc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801de00:	2b00      	cmp	r3, #0
 801de02:	d0ef      	beq.n	801dde4 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 801de04:	7cfb      	ldrb	r3, [r7, #19]
 801de06:	2b00      	cmp	r3, #0
 801de08:	d15a      	bne.n	801dec0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 801de0a:	4b2b      	ldr	r3, [pc, #172]	@ (801deb8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 801de0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801de10:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 801de14:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 801de16:	697b      	ldr	r3, [r7, #20]
 801de18:	2b00      	cmp	r3, #0
 801de1a:	d01e      	beq.n	801de5a <HAL_RCCEx_PeriphCLKConfig+0x14e>
 801de1c:	687b      	ldr	r3, [r7, #4]
 801de1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801de20:	697a      	ldr	r2, [r7, #20]
 801de22:	429a      	cmp	r2, r3
 801de24:	d019      	beq.n	801de5a <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 801de26:	4b24      	ldr	r3, [pc, #144]	@ (801deb8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 801de28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801de2c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801de30:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 801de32:	4b21      	ldr	r3, [pc, #132]	@ (801deb8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 801de34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801de38:	4a1f      	ldr	r2, [pc, #124]	@ (801deb8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 801de3a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 801de3e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 801de42:	4b1d      	ldr	r3, [pc, #116]	@ (801deb8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 801de44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801de48:	4a1b      	ldr	r2, [pc, #108]	@ (801deb8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 801de4a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 801de4e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 801de52:	4a19      	ldr	r2, [pc, #100]	@ (801deb8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 801de54:	697b      	ldr	r3, [r7, #20]
 801de56:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 801de5a:	697b      	ldr	r3, [r7, #20]
 801de5c:	f003 0301 	and.w	r3, r3, #1
 801de60:	2b00      	cmp	r3, #0
 801de62:	d016      	beq.n	801de92 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801de64:	f7fe fc4e 	bl	801c704 <HAL_GetTick>
 801de68:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 801de6a:	e00b      	b.n	801de84 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 801de6c:	f7fe fc4a 	bl	801c704 <HAL_GetTick>
 801de70:	4602      	mov	r2, r0
 801de72:	68fb      	ldr	r3, [r7, #12]
 801de74:	1ad3      	subs	r3, r2, r3
 801de76:	f241 3288 	movw	r2, #5000	@ 0x1388
 801de7a:	4293      	cmp	r3, r2
 801de7c:	d902      	bls.n	801de84 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 801de7e:	2303      	movs	r3, #3
 801de80:	74fb      	strb	r3, [r7, #19]
            break;
 801de82:	e006      	b.n	801de92 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 801de84:	4b0c      	ldr	r3, [pc, #48]	@ (801deb8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 801de86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801de8a:	f003 0302 	and.w	r3, r3, #2
 801de8e:	2b00      	cmp	r3, #0
 801de90:	d0ec      	beq.n	801de6c <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 801de92:	7cfb      	ldrb	r3, [r7, #19]
 801de94:	2b00      	cmp	r3, #0
 801de96:	d10b      	bne.n	801deb0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 801de98:	4b07      	ldr	r3, [pc, #28]	@ (801deb8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 801de9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801de9e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 801dea2:	687b      	ldr	r3, [r7, #4]
 801dea4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801dea6:	4904      	ldr	r1, [pc, #16]	@ (801deb8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 801dea8:	4313      	orrs	r3, r2
 801deaa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 801deae:	e009      	b.n	801dec4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 801deb0:	7cfb      	ldrb	r3, [r7, #19]
 801deb2:	74bb      	strb	r3, [r7, #18]
 801deb4:	e006      	b.n	801dec4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 801deb6:	bf00      	nop
 801deb8:	40021000 	.word	0x40021000
 801debc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 801dec0:	7cfb      	ldrb	r3, [r7, #19]
 801dec2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 801dec4:	7c7b      	ldrb	r3, [r7, #17]
 801dec6:	2b01      	cmp	r3, #1
 801dec8:	d105      	bne.n	801ded6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 801deca:	4b9b      	ldr	r3, [pc, #620]	@ (801e138 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801decc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801dece:	4a9a      	ldr	r2, [pc, #616]	@ (801e138 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801ded0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801ded4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 801ded6:	687b      	ldr	r3, [r7, #4]
 801ded8:	681b      	ldr	r3, [r3, #0]
 801deda:	f003 0301 	and.w	r3, r3, #1
 801dede:	2b00      	cmp	r3, #0
 801dee0:	d00a      	beq.n	801def8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 801dee2:	4b95      	ldr	r3, [pc, #596]	@ (801e138 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801dee4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801dee8:	f023 0203 	bic.w	r2, r3, #3
 801deec:	687b      	ldr	r3, [r7, #4]
 801deee:	6a1b      	ldr	r3, [r3, #32]
 801def0:	4991      	ldr	r1, [pc, #580]	@ (801e138 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801def2:	4313      	orrs	r3, r2
 801def4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 801def8:	687b      	ldr	r3, [r7, #4]
 801defa:	681b      	ldr	r3, [r3, #0]
 801defc:	f003 0302 	and.w	r3, r3, #2
 801df00:	2b00      	cmp	r3, #0
 801df02:	d00a      	beq.n	801df1a <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 801df04:	4b8c      	ldr	r3, [pc, #560]	@ (801e138 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801df06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801df0a:	f023 020c 	bic.w	r2, r3, #12
 801df0e:	687b      	ldr	r3, [r7, #4]
 801df10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801df12:	4989      	ldr	r1, [pc, #548]	@ (801e138 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801df14:	4313      	orrs	r3, r2
 801df16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 801df1a:	687b      	ldr	r3, [r7, #4]
 801df1c:	681b      	ldr	r3, [r3, #0]
 801df1e:	f003 0304 	and.w	r3, r3, #4
 801df22:	2b00      	cmp	r3, #0
 801df24:	d00a      	beq.n	801df3c <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 801df26:	4b84      	ldr	r3, [pc, #528]	@ (801e138 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801df28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801df2c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 801df30:	687b      	ldr	r3, [r7, #4]
 801df32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801df34:	4980      	ldr	r1, [pc, #512]	@ (801e138 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801df36:	4313      	orrs	r3, r2
 801df38:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 801df3c:	687b      	ldr	r3, [r7, #4]
 801df3e:	681b      	ldr	r3, [r3, #0]
 801df40:	f003 0320 	and.w	r3, r3, #32
 801df44:	2b00      	cmp	r3, #0
 801df46:	d00a      	beq.n	801df5e <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 801df48:	4b7b      	ldr	r3, [pc, #492]	@ (801e138 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801df4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801df4e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 801df52:	687b      	ldr	r3, [r7, #4]
 801df54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801df56:	4978      	ldr	r1, [pc, #480]	@ (801e138 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801df58:	4313      	orrs	r3, r2
 801df5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 801df5e:	687b      	ldr	r3, [r7, #4]
 801df60:	681b      	ldr	r3, [r3, #0]
 801df62:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 801df66:	2b00      	cmp	r3, #0
 801df68:	d00a      	beq.n	801df80 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 801df6a:	4b73      	ldr	r3, [pc, #460]	@ (801e138 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801df6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801df70:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 801df74:	687b      	ldr	r3, [r7, #4]
 801df76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801df78:	496f      	ldr	r1, [pc, #444]	@ (801e138 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801df7a:	4313      	orrs	r3, r2
 801df7c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 801df80:	687b      	ldr	r3, [r7, #4]
 801df82:	681b      	ldr	r3, [r3, #0]
 801df84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801df88:	2b00      	cmp	r3, #0
 801df8a:	d00a      	beq.n	801dfa2 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 801df8c:	4b6a      	ldr	r3, [pc, #424]	@ (801e138 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801df8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801df92:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 801df96:	687b      	ldr	r3, [r7, #4]
 801df98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801df9a:	4967      	ldr	r1, [pc, #412]	@ (801e138 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801df9c:	4313      	orrs	r3, r2
 801df9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 801dfa2:	687b      	ldr	r3, [r7, #4]
 801dfa4:	681b      	ldr	r3, [r3, #0]
 801dfa6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801dfaa:	2b00      	cmp	r3, #0
 801dfac:	d00a      	beq.n	801dfc4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 801dfae:	4b62      	ldr	r3, [pc, #392]	@ (801e138 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801dfb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801dfb4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 801dfb8:	687b      	ldr	r3, [r7, #4]
 801dfba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801dfbc:	495e      	ldr	r1, [pc, #376]	@ (801e138 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801dfbe:	4313      	orrs	r3, r2
 801dfc0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 801dfc4:	687b      	ldr	r3, [r7, #4]
 801dfc6:	681b      	ldr	r3, [r3, #0]
 801dfc8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801dfcc:	2b00      	cmp	r3, #0
 801dfce:	d00a      	beq.n	801dfe6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 801dfd0:	4b59      	ldr	r3, [pc, #356]	@ (801e138 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801dfd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801dfd6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 801dfda:	687b      	ldr	r3, [r7, #4]
 801dfdc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801dfde:	4956      	ldr	r1, [pc, #344]	@ (801e138 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801dfe0:	4313      	orrs	r3, r2
 801dfe2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 801dfe6:	687b      	ldr	r3, [r7, #4]
 801dfe8:	681b      	ldr	r3, [r3, #0]
 801dfea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801dfee:	2b00      	cmp	r3, #0
 801dff0:	d00a      	beq.n	801e008 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 801dff2:	4b51      	ldr	r3, [pc, #324]	@ (801e138 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801dff4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801dff8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 801dffc:	687b      	ldr	r3, [r7, #4]
 801dffe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801e000:	494d      	ldr	r1, [pc, #308]	@ (801e138 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801e002:	4313      	orrs	r3, r2
 801e004:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 801e008:	687b      	ldr	r3, [r7, #4]
 801e00a:	681b      	ldr	r3, [r3, #0]
 801e00c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 801e010:	2b00      	cmp	r3, #0
 801e012:	d028      	beq.n	801e066 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 801e014:	4b48      	ldr	r3, [pc, #288]	@ (801e138 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801e016:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801e01a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 801e01e:	687b      	ldr	r3, [r7, #4]
 801e020:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801e022:	4945      	ldr	r1, [pc, #276]	@ (801e138 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801e024:	4313      	orrs	r3, r2
 801e026:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 801e02a:	687b      	ldr	r3, [r7, #4]
 801e02c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801e02e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801e032:	d106      	bne.n	801e042 <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 801e034:	4b40      	ldr	r3, [pc, #256]	@ (801e138 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801e036:	68db      	ldr	r3, [r3, #12]
 801e038:	4a3f      	ldr	r2, [pc, #252]	@ (801e138 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801e03a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801e03e:	60d3      	str	r3, [r2, #12]
 801e040:	e011      	b.n	801e066 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 801e042:	687b      	ldr	r3, [r7, #4]
 801e044:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801e046:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 801e04a:	d10c      	bne.n	801e066 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 801e04c:	687b      	ldr	r3, [r7, #4]
 801e04e:	3304      	adds	r3, #4
 801e050:	2101      	movs	r1, #1
 801e052:	4618      	mov	r0, r3
 801e054:	f000 f872 	bl	801e13c <RCCEx_PLLSAI1_Config>
 801e058:	4603      	mov	r3, r0
 801e05a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 801e05c:	7cfb      	ldrb	r3, [r7, #19]
 801e05e:	2b00      	cmp	r3, #0
 801e060:	d001      	beq.n	801e066 <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* set overall return value */
        status = ret;
 801e062:	7cfb      	ldrb	r3, [r7, #19]
 801e064:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 801e066:	687b      	ldr	r3, [r7, #4]
 801e068:	681b      	ldr	r3, [r3, #0]
 801e06a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 801e06e:	2b00      	cmp	r3, #0
 801e070:	d028      	beq.n	801e0c4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 801e072:	4b31      	ldr	r3, [pc, #196]	@ (801e138 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801e074:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801e078:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 801e07c:	687b      	ldr	r3, [r7, #4]
 801e07e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801e080:	492d      	ldr	r1, [pc, #180]	@ (801e138 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801e082:	4313      	orrs	r3, r2
 801e084:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 801e088:	687b      	ldr	r3, [r7, #4]
 801e08a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801e08c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801e090:	d106      	bne.n	801e0a0 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 801e092:	4b29      	ldr	r3, [pc, #164]	@ (801e138 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801e094:	68db      	ldr	r3, [r3, #12]
 801e096:	4a28      	ldr	r2, [pc, #160]	@ (801e138 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801e098:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801e09c:	60d3      	str	r3, [r2, #12]
 801e09e:	e011      	b.n	801e0c4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 801e0a0:	687b      	ldr	r3, [r7, #4]
 801e0a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801e0a4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 801e0a8:	d10c      	bne.n	801e0c4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 801e0aa:	687b      	ldr	r3, [r7, #4]
 801e0ac:	3304      	adds	r3, #4
 801e0ae:	2101      	movs	r1, #1
 801e0b0:	4618      	mov	r0, r3
 801e0b2:	f000 f843 	bl	801e13c <RCCEx_PLLSAI1_Config>
 801e0b6:	4603      	mov	r3, r0
 801e0b8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 801e0ba:	7cfb      	ldrb	r3, [r7, #19]
 801e0bc:	2b00      	cmp	r3, #0
 801e0be:	d001      	beq.n	801e0c4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 801e0c0:	7cfb      	ldrb	r3, [r7, #19]
 801e0c2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 801e0c4:	687b      	ldr	r3, [r7, #4]
 801e0c6:	681b      	ldr	r3, [r3, #0]
 801e0c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801e0cc:	2b00      	cmp	r3, #0
 801e0ce:	d01c      	beq.n	801e10a <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 801e0d0:	4b19      	ldr	r3, [pc, #100]	@ (801e138 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801e0d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801e0d6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 801e0da:	687b      	ldr	r3, [r7, #4]
 801e0dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801e0de:	4916      	ldr	r1, [pc, #88]	@ (801e138 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801e0e0:	4313      	orrs	r3, r2
 801e0e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 801e0e6:	687b      	ldr	r3, [r7, #4]
 801e0e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801e0ea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801e0ee:	d10c      	bne.n	801e10a <HAL_RCCEx_PeriphCLKConfig+0x3fe>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 801e0f0:	687b      	ldr	r3, [r7, #4]
 801e0f2:	3304      	adds	r3, #4
 801e0f4:	2102      	movs	r1, #2
 801e0f6:	4618      	mov	r0, r3
 801e0f8:	f000 f820 	bl	801e13c <RCCEx_PLLSAI1_Config>
 801e0fc:	4603      	mov	r3, r0
 801e0fe:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 801e100:	7cfb      	ldrb	r3, [r7, #19]
 801e102:	2b00      	cmp	r3, #0
 801e104:	d001      	beq.n	801e10a <HAL_RCCEx_PeriphCLKConfig+0x3fe>
      {
        /* set overall return value */
        status = ret;
 801e106:	7cfb      	ldrb	r3, [r7, #19]
 801e108:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 801e10a:	687b      	ldr	r3, [r7, #4]
 801e10c:	681b      	ldr	r3, [r3, #0]
 801e10e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801e112:	2b00      	cmp	r3, #0
 801e114:	d00a      	beq.n	801e12c <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 801e116:	4b08      	ldr	r3, [pc, #32]	@ (801e138 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801e118:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801e11c:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 801e120:	687b      	ldr	r3, [r7, #4]
 801e122:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801e124:	4904      	ldr	r1, [pc, #16]	@ (801e138 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 801e126:	4313      	orrs	r3, r2
 801e128:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 801e12c:	7cbb      	ldrb	r3, [r7, #18]
}
 801e12e:	4618      	mov	r0, r3
 801e130:	3718      	adds	r7, #24
 801e132:	46bd      	mov	sp, r7
 801e134:	bd80      	pop	{r7, pc}
 801e136:	bf00      	nop
 801e138:	40021000 	.word	0x40021000

0801e13c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 801e13c:	b580      	push	{r7, lr}
 801e13e:	b084      	sub	sp, #16
 801e140:	af00      	add	r7, sp, #0
 801e142:	6078      	str	r0, [r7, #4]
 801e144:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 801e146:	2300      	movs	r3, #0
 801e148:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 801e14a:	4b74      	ldr	r3, [pc, #464]	@ (801e31c <RCCEx_PLLSAI1_Config+0x1e0>)
 801e14c:	68db      	ldr	r3, [r3, #12]
 801e14e:	f003 0303 	and.w	r3, r3, #3
 801e152:	2b00      	cmp	r3, #0
 801e154:	d018      	beq.n	801e188 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 801e156:	4b71      	ldr	r3, [pc, #452]	@ (801e31c <RCCEx_PLLSAI1_Config+0x1e0>)
 801e158:	68db      	ldr	r3, [r3, #12]
 801e15a:	f003 0203 	and.w	r2, r3, #3
 801e15e:	687b      	ldr	r3, [r7, #4]
 801e160:	681b      	ldr	r3, [r3, #0]
 801e162:	429a      	cmp	r2, r3
 801e164:	d10d      	bne.n	801e182 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 801e166:	687b      	ldr	r3, [r7, #4]
 801e168:	681b      	ldr	r3, [r3, #0]
       ||
 801e16a:	2b00      	cmp	r3, #0
 801e16c:	d009      	beq.n	801e182 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 801e16e:	4b6b      	ldr	r3, [pc, #428]	@ (801e31c <RCCEx_PLLSAI1_Config+0x1e0>)
 801e170:	68db      	ldr	r3, [r3, #12]
 801e172:	091b      	lsrs	r3, r3, #4
 801e174:	f003 0307 	and.w	r3, r3, #7
 801e178:	1c5a      	adds	r2, r3, #1
 801e17a:	687b      	ldr	r3, [r7, #4]
 801e17c:	685b      	ldr	r3, [r3, #4]
       ||
 801e17e:	429a      	cmp	r2, r3
 801e180:	d047      	beq.n	801e212 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 801e182:	2301      	movs	r3, #1
 801e184:	73fb      	strb	r3, [r7, #15]
 801e186:	e044      	b.n	801e212 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 801e188:	687b      	ldr	r3, [r7, #4]
 801e18a:	681b      	ldr	r3, [r3, #0]
 801e18c:	2b03      	cmp	r3, #3
 801e18e:	d018      	beq.n	801e1c2 <RCCEx_PLLSAI1_Config+0x86>
 801e190:	2b03      	cmp	r3, #3
 801e192:	d825      	bhi.n	801e1e0 <RCCEx_PLLSAI1_Config+0xa4>
 801e194:	2b01      	cmp	r3, #1
 801e196:	d002      	beq.n	801e19e <RCCEx_PLLSAI1_Config+0x62>
 801e198:	2b02      	cmp	r3, #2
 801e19a:	d009      	beq.n	801e1b0 <RCCEx_PLLSAI1_Config+0x74>
 801e19c:	e020      	b.n	801e1e0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 801e19e:	4b5f      	ldr	r3, [pc, #380]	@ (801e31c <RCCEx_PLLSAI1_Config+0x1e0>)
 801e1a0:	681b      	ldr	r3, [r3, #0]
 801e1a2:	f003 0302 	and.w	r3, r3, #2
 801e1a6:	2b00      	cmp	r3, #0
 801e1a8:	d11d      	bne.n	801e1e6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 801e1aa:	2301      	movs	r3, #1
 801e1ac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 801e1ae:	e01a      	b.n	801e1e6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 801e1b0:	4b5a      	ldr	r3, [pc, #360]	@ (801e31c <RCCEx_PLLSAI1_Config+0x1e0>)
 801e1b2:	681b      	ldr	r3, [r3, #0]
 801e1b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801e1b8:	2b00      	cmp	r3, #0
 801e1ba:	d116      	bne.n	801e1ea <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 801e1bc:	2301      	movs	r3, #1
 801e1be:	73fb      	strb	r3, [r7, #15]
      }
      break;
 801e1c0:	e013      	b.n	801e1ea <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 801e1c2:	4b56      	ldr	r3, [pc, #344]	@ (801e31c <RCCEx_PLLSAI1_Config+0x1e0>)
 801e1c4:	681b      	ldr	r3, [r3, #0]
 801e1c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801e1ca:	2b00      	cmp	r3, #0
 801e1cc:	d10f      	bne.n	801e1ee <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 801e1ce:	4b53      	ldr	r3, [pc, #332]	@ (801e31c <RCCEx_PLLSAI1_Config+0x1e0>)
 801e1d0:	681b      	ldr	r3, [r3, #0]
 801e1d2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 801e1d6:	2b00      	cmp	r3, #0
 801e1d8:	d109      	bne.n	801e1ee <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 801e1da:	2301      	movs	r3, #1
 801e1dc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 801e1de:	e006      	b.n	801e1ee <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 801e1e0:	2301      	movs	r3, #1
 801e1e2:	73fb      	strb	r3, [r7, #15]
      break;
 801e1e4:	e004      	b.n	801e1f0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 801e1e6:	bf00      	nop
 801e1e8:	e002      	b.n	801e1f0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 801e1ea:	bf00      	nop
 801e1ec:	e000      	b.n	801e1f0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 801e1ee:	bf00      	nop
    }

    if(status == HAL_OK)
 801e1f0:	7bfb      	ldrb	r3, [r7, #15]
 801e1f2:	2b00      	cmp	r3, #0
 801e1f4:	d10d      	bne.n	801e212 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 801e1f6:	4b49      	ldr	r3, [pc, #292]	@ (801e31c <RCCEx_PLLSAI1_Config+0x1e0>)
 801e1f8:	68db      	ldr	r3, [r3, #12]
 801e1fa:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 801e1fe:	687b      	ldr	r3, [r7, #4]
 801e200:	6819      	ldr	r1, [r3, #0]
 801e202:	687b      	ldr	r3, [r7, #4]
 801e204:	685b      	ldr	r3, [r3, #4]
 801e206:	3b01      	subs	r3, #1
 801e208:	011b      	lsls	r3, r3, #4
 801e20a:	430b      	orrs	r3, r1
 801e20c:	4943      	ldr	r1, [pc, #268]	@ (801e31c <RCCEx_PLLSAI1_Config+0x1e0>)
 801e20e:	4313      	orrs	r3, r2
 801e210:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 801e212:	7bfb      	ldrb	r3, [r7, #15]
 801e214:	2b00      	cmp	r3, #0
 801e216:	d17c      	bne.n	801e312 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 801e218:	4b40      	ldr	r3, [pc, #256]	@ (801e31c <RCCEx_PLLSAI1_Config+0x1e0>)
 801e21a:	681b      	ldr	r3, [r3, #0]
 801e21c:	4a3f      	ldr	r2, [pc, #252]	@ (801e31c <RCCEx_PLLSAI1_Config+0x1e0>)
 801e21e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 801e222:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 801e224:	f7fe fa6e 	bl	801c704 <HAL_GetTick>
 801e228:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 801e22a:	e009      	b.n	801e240 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 801e22c:	f7fe fa6a 	bl	801c704 <HAL_GetTick>
 801e230:	4602      	mov	r2, r0
 801e232:	68bb      	ldr	r3, [r7, #8]
 801e234:	1ad3      	subs	r3, r2, r3
 801e236:	2b02      	cmp	r3, #2
 801e238:	d902      	bls.n	801e240 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 801e23a:	2303      	movs	r3, #3
 801e23c:	73fb      	strb	r3, [r7, #15]
        break;
 801e23e:	e005      	b.n	801e24c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 801e240:	4b36      	ldr	r3, [pc, #216]	@ (801e31c <RCCEx_PLLSAI1_Config+0x1e0>)
 801e242:	681b      	ldr	r3, [r3, #0]
 801e244:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801e248:	2b00      	cmp	r3, #0
 801e24a:	d1ef      	bne.n	801e22c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 801e24c:	7bfb      	ldrb	r3, [r7, #15]
 801e24e:	2b00      	cmp	r3, #0
 801e250:	d15f      	bne.n	801e312 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 801e252:	683b      	ldr	r3, [r7, #0]
 801e254:	2b00      	cmp	r3, #0
 801e256:	d110      	bne.n	801e27a <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 801e258:	4b30      	ldr	r3, [pc, #192]	@ (801e31c <RCCEx_PLLSAI1_Config+0x1e0>)
 801e25a:	691b      	ldr	r3, [r3, #16]
 801e25c:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 801e260:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 801e264:	687a      	ldr	r2, [r7, #4]
 801e266:	6892      	ldr	r2, [r2, #8]
 801e268:	0211      	lsls	r1, r2, #8
 801e26a:	687a      	ldr	r2, [r7, #4]
 801e26c:	68d2      	ldr	r2, [r2, #12]
 801e26e:	06d2      	lsls	r2, r2, #27
 801e270:	430a      	orrs	r2, r1
 801e272:	492a      	ldr	r1, [pc, #168]	@ (801e31c <RCCEx_PLLSAI1_Config+0x1e0>)
 801e274:	4313      	orrs	r3, r2
 801e276:	610b      	str	r3, [r1, #16]
 801e278:	e027      	b.n	801e2ca <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 801e27a:	683b      	ldr	r3, [r7, #0]
 801e27c:	2b01      	cmp	r3, #1
 801e27e:	d112      	bne.n	801e2a6 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 801e280:	4b26      	ldr	r3, [pc, #152]	@ (801e31c <RCCEx_PLLSAI1_Config+0x1e0>)
 801e282:	691b      	ldr	r3, [r3, #16]
 801e284:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 801e288:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 801e28c:	687a      	ldr	r2, [r7, #4]
 801e28e:	6892      	ldr	r2, [r2, #8]
 801e290:	0211      	lsls	r1, r2, #8
 801e292:	687a      	ldr	r2, [r7, #4]
 801e294:	6912      	ldr	r2, [r2, #16]
 801e296:	0852      	lsrs	r2, r2, #1
 801e298:	3a01      	subs	r2, #1
 801e29a:	0552      	lsls	r2, r2, #21
 801e29c:	430a      	orrs	r2, r1
 801e29e:	491f      	ldr	r1, [pc, #124]	@ (801e31c <RCCEx_PLLSAI1_Config+0x1e0>)
 801e2a0:	4313      	orrs	r3, r2
 801e2a2:	610b      	str	r3, [r1, #16]
 801e2a4:	e011      	b.n	801e2ca <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 801e2a6:	4b1d      	ldr	r3, [pc, #116]	@ (801e31c <RCCEx_PLLSAI1_Config+0x1e0>)
 801e2a8:	691b      	ldr	r3, [r3, #16]
 801e2aa:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 801e2ae:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 801e2b2:	687a      	ldr	r2, [r7, #4]
 801e2b4:	6892      	ldr	r2, [r2, #8]
 801e2b6:	0211      	lsls	r1, r2, #8
 801e2b8:	687a      	ldr	r2, [r7, #4]
 801e2ba:	6952      	ldr	r2, [r2, #20]
 801e2bc:	0852      	lsrs	r2, r2, #1
 801e2be:	3a01      	subs	r2, #1
 801e2c0:	0652      	lsls	r2, r2, #25
 801e2c2:	430a      	orrs	r2, r1
 801e2c4:	4915      	ldr	r1, [pc, #84]	@ (801e31c <RCCEx_PLLSAI1_Config+0x1e0>)
 801e2c6:	4313      	orrs	r3, r2
 801e2c8:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 801e2ca:	4b14      	ldr	r3, [pc, #80]	@ (801e31c <RCCEx_PLLSAI1_Config+0x1e0>)
 801e2cc:	681b      	ldr	r3, [r3, #0]
 801e2ce:	4a13      	ldr	r2, [pc, #76]	@ (801e31c <RCCEx_PLLSAI1_Config+0x1e0>)
 801e2d0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 801e2d4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801e2d6:	f7fe fa15 	bl	801c704 <HAL_GetTick>
 801e2da:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 801e2dc:	e009      	b.n	801e2f2 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 801e2de:	f7fe fa11 	bl	801c704 <HAL_GetTick>
 801e2e2:	4602      	mov	r2, r0
 801e2e4:	68bb      	ldr	r3, [r7, #8]
 801e2e6:	1ad3      	subs	r3, r2, r3
 801e2e8:	2b02      	cmp	r3, #2
 801e2ea:	d902      	bls.n	801e2f2 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 801e2ec:	2303      	movs	r3, #3
 801e2ee:	73fb      	strb	r3, [r7, #15]
          break;
 801e2f0:	e005      	b.n	801e2fe <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 801e2f2:	4b0a      	ldr	r3, [pc, #40]	@ (801e31c <RCCEx_PLLSAI1_Config+0x1e0>)
 801e2f4:	681b      	ldr	r3, [r3, #0]
 801e2f6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801e2fa:	2b00      	cmp	r3, #0
 801e2fc:	d0ef      	beq.n	801e2de <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 801e2fe:	7bfb      	ldrb	r3, [r7, #15]
 801e300:	2b00      	cmp	r3, #0
 801e302:	d106      	bne.n	801e312 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 801e304:	4b05      	ldr	r3, [pc, #20]	@ (801e31c <RCCEx_PLLSAI1_Config+0x1e0>)
 801e306:	691a      	ldr	r2, [r3, #16]
 801e308:	687b      	ldr	r3, [r7, #4]
 801e30a:	699b      	ldr	r3, [r3, #24]
 801e30c:	4903      	ldr	r1, [pc, #12]	@ (801e31c <RCCEx_PLLSAI1_Config+0x1e0>)
 801e30e:	4313      	orrs	r3, r2
 801e310:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 801e312:	7bfb      	ldrb	r3, [r7, #15]
}
 801e314:	4618      	mov	r0, r3
 801e316:	3710      	adds	r7, #16
 801e318:	46bd      	mov	sp, r7
 801e31a:	bd80      	pop	{r7, pc}
 801e31c:	40021000 	.word	0x40021000

0801e320 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 801e320:	b580      	push	{r7, lr}
 801e322:	b084      	sub	sp, #16
 801e324:	af00      	add	r7, sp, #0
 801e326:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 801e328:	687b      	ldr	r3, [r7, #4]
 801e32a:	2b00      	cmp	r3, #0
 801e32c:	d101      	bne.n	801e332 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 801e32e:	2301      	movs	r3, #1
 801e330:	e095      	b.n	801e45e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 801e332:	687b      	ldr	r3, [r7, #4]
 801e334:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801e336:	2b00      	cmp	r3, #0
 801e338:	d108      	bne.n	801e34c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 801e33a:	687b      	ldr	r3, [r7, #4]
 801e33c:	685b      	ldr	r3, [r3, #4]
 801e33e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 801e342:	d009      	beq.n	801e358 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 801e344:	687b      	ldr	r3, [r7, #4]
 801e346:	2200      	movs	r2, #0
 801e348:	61da      	str	r2, [r3, #28]
 801e34a:	e005      	b.n	801e358 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 801e34c:	687b      	ldr	r3, [r7, #4]
 801e34e:	2200      	movs	r2, #0
 801e350:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 801e352:	687b      	ldr	r3, [r7, #4]
 801e354:	2200      	movs	r2, #0
 801e356:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 801e358:	687b      	ldr	r3, [r7, #4]
 801e35a:	2200      	movs	r2, #0
 801e35c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 801e35e:	687b      	ldr	r3, [r7, #4]
 801e360:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 801e364:	b2db      	uxtb	r3, r3
 801e366:	2b00      	cmp	r3, #0
 801e368:	d106      	bne.n	801e378 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 801e36a:	687b      	ldr	r3, [r7, #4]
 801e36c:	2200      	movs	r2, #0
 801e36e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 801e372:	6878      	ldr	r0, [r7, #4]
 801e374:	f7e4 fa0c 	bl	8002790 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 801e378:	687b      	ldr	r3, [r7, #4]
 801e37a:	2202      	movs	r2, #2
 801e37c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 801e380:	687b      	ldr	r3, [r7, #4]
 801e382:	681b      	ldr	r3, [r3, #0]
 801e384:	681a      	ldr	r2, [r3, #0]
 801e386:	687b      	ldr	r3, [r7, #4]
 801e388:	681b      	ldr	r3, [r3, #0]
 801e38a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 801e38e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 801e390:	687b      	ldr	r3, [r7, #4]
 801e392:	68db      	ldr	r3, [r3, #12]
 801e394:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 801e398:	d902      	bls.n	801e3a0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 801e39a:	2300      	movs	r3, #0
 801e39c:	60fb      	str	r3, [r7, #12]
 801e39e:	e002      	b.n	801e3a6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 801e3a0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801e3a4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 801e3a6:	687b      	ldr	r3, [r7, #4]
 801e3a8:	68db      	ldr	r3, [r3, #12]
 801e3aa:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 801e3ae:	d007      	beq.n	801e3c0 <HAL_SPI_Init+0xa0>
 801e3b0:	687b      	ldr	r3, [r7, #4]
 801e3b2:	68db      	ldr	r3, [r3, #12]
 801e3b4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 801e3b8:	d002      	beq.n	801e3c0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 801e3ba:	687b      	ldr	r3, [r7, #4]
 801e3bc:	2200      	movs	r2, #0
 801e3be:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 801e3c0:	687b      	ldr	r3, [r7, #4]
 801e3c2:	685b      	ldr	r3, [r3, #4]
 801e3c4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 801e3c8:	687b      	ldr	r3, [r7, #4]
 801e3ca:	689b      	ldr	r3, [r3, #8]
 801e3cc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 801e3d0:	431a      	orrs	r2, r3
 801e3d2:	687b      	ldr	r3, [r7, #4]
 801e3d4:	691b      	ldr	r3, [r3, #16]
 801e3d6:	f003 0302 	and.w	r3, r3, #2
 801e3da:	431a      	orrs	r2, r3
 801e3dc:	687b      	ldr	r3, [r7, #4]
 801e3de:	695b      	ldr	r3, [r3, #20]
 801e3e0:	f003 0301 	and.w	r3, r3, #1
 801e3e4:	431a      	orrs	r2, r3
 801e3e6:	687b      	ldr	r3, [r7, #4]
 801e3e8:	699b      	ldr	r3, [r3, #24]
 801e3ea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 801e3ee:	431a      	orrs	r2, r3
 801e3f0:	687b      	ldr	r3, [r7, #4]
 801e3f2:	69db      	ldr	r3, [r3, #28]
 801e3f4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 801e3f8:	431a      	orrs	r2, r3
 801e3fa:	687b      	ldr	r3, [r7, #4]
 801e3fc:	6a1b      	ldr	r3, [r3, #32]
 801e3fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801e402:	ea42 0103 	orr.w	r1, r2, r3
 801e406:	687b      	ldr	r3, [r7, #4]
 801e408:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801e40a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 801e40e:	687b      	ldr	r3, [r7, #4]
 801e410:	681b      	ldr	r3, [r3, #0]
 801e412:	430a      	orrs	r2, r1
 801e414:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 801e416:	687b      	ldr	r3, [r7, #4]
 801e418:	699b      	ldr	r3, [r3, #24]
 801e41a:	0c1b      	lsrs	r3, r3, #16
 801e41c:	f003 0204 	and.w	r2, r3, #4
 801e420:	687b      	ldr	r3, [r7, #4]
 801e422:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801e424:	f003 0310 	and.w	r3, r3, #16
 801e428:	431a      	orrs	r2, r3
 801e42a:	687b      	ldr	r3, [r7, #4]
 801e42c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801e42e:	f003 0308 	and.w	r3, r3, #8
 801e432:	431a      	orrs	r2, r3
 801e434:	687b      	ldr	r3, [r7, #4]
 801e436:	68db      	ldr	r3, [r3, #12]
 801e438:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 801e43c:	ea42 0103 	orr.w	r1, r2, r3
 801e440:	68fb      	ldr	r3, [r7, #12]
 801e442:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 801e446:	687b      	ldr	r3, [r7, #4]
 801e448:	681b      	ldr	r3, [r3, #0]
 801e44a:	430a      	orrs	r2, r1
 801e44c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 801e44e:	687b      	ldr	r3, [r7, #4]
 801e450:	2200      	movs	r2, #0
 801e452:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 801e454:	687b      	ldr	r3, [r7, #4]
 801e456:	2201      	movs	r2, #1
 801e458:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 801e45c:	2300      	movs	r3, #0
}
 801e45e:	4618      	mov	r0, r3
 801e460:	3710      	adds	r7, #16
 801e462:	46bd      	mov	sp, r7
 801e464:	bd80      	pop	{r7, pc}

0801e466 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 801e466:	b580      	push	{r7, lr}
 801e468:	b08a      	sub	sp, #40	@ 0x28
 801e46a:	af00      	add	r7, sp, #0
 801e46c:	60f8      	str	r0, [r7, #12]
 801e46e:	60b9      	str	r1, [r7, #8]
 801e470:	607a      	str	r2, [r7, #4]
 801e472:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 801e474:	2301      	movs	r3, #1
 801e476:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 801e478:	f7fe f944 	bl	801c704 <HAL_GetTick>
 801e47c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 801e47e:	68fb      	ldr	r3, [r7, #12]
 801e480:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 801e484:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 801e486:	68fb      	ldr	r3, [r7, #12]
 801e488:	685b      	ldr	r3, [r3, #4]
 801e48a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 801e48c:	887b      	ldrh	r3, [r7, #2]
 801e48e:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 801e490:	887b      	ldrh	r3, [r7, #2]
 801e492:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 801e494:	7ffb      	ldrb	r3, [r7, #31]
 801e496:	2b01      	cmp	r3, #1
 801e498:	d00c      	beq.n	801e4b4 <HAL_SPI_TransmitReceive+0x4e>
 801e49a:	69bb      	ldr	r3, [r7, #24]
 801e49c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 801e4a0:	d106      	bne.n	801e4b0 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 801e4a2:	68fb      	ldr	r3, [r7, #12]
 801e4a4:	689b      	ldr	r3, [r3, #8]
 801e4a6:	2b00      	cmp	r3, #0
 801e4a8:	d102      	bne.n	801e4b0 <HAL_SPI_TransmitReceive+0x4a>
 801e4aa:	7ffb      	ldrb	r3, [r7, #31]
 801e4ac:	2b04      	cmp	r3, #4
 801e4ae:	d001      	beq.n	801e4b4 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 801e4b0:	2302      	movs	r3, #2
 801e4b2:	e1f3      	b.n	801e89c <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 801e4b4:	68bb      	ldr	r3, [r7, #8]
 801e4b6:	2b00      	cmp	r3, #0
 801e4b8:	d005      	beq.n	801e4c6 <HAL_SPI_TransmitReceive+0x60>
 801e4ba:	687b      	ldr	r3, [r7, #4]
 801e4bc:	2b00      	cmp	r3, #0
 801e4be:	d002      	beq.n	801e4c6 <HAL_SPI_TransmitReceive+0x60>
 801e4c0:	887b      	ldrh	r3, [r7, #2]
 801e4c2:	2b00      	cmp	r3, #0
 801e4c4:	d101      	bne.n	801e4ca <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 801e4c6:	2301      	movs	r3, #1
 801e4c8:	e1e8      	b.n	801e89c <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 801e4ca:	68fb      	ldr	r3, [r7, #12]
 801e4cc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 801e4d0:	2b01      	cmp	r3, #1
 801e4d2:	d101      	bne.n	801e4d8 <HAL_SPI_TransmitReceive+0x72>
 801e4d4:	2302      	movs	r3, #2
 801e4d6:	e1e1      	b.n	801e89c <HAL_SPI_TransmitReceive+0x436>
 801e4d8:	68fb      	ldr	r3, [r7, #12]
 801e4da:	2201      	movs	r2, #1
 801e4dc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 801e4e0:	68fb      	ldr	r3, [r7, #12]
 801e4e2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 801e4e6:	b2db      	uxtb	r3, r3
 801e4e8:	2b04      	cmp	r3, #4
 801e4ea:	d003      	beq.n	801e4f4 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 801e4ec:	68fb      	ldr	r3, [r7, #12]
 801e4ee:	2205      	movs	r2, #5
 801e4f0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 801e4f4:	68fb      	ldr	r3, [r7, #12]
 801e4f6:	2200      	movs	r2, #0
 801e4f8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 801e4fa:	68fb      	ldr	r3, [r7, #12]
 801e4fc:	687a      	ldr	r2, [r7, #4]
 801e4fe:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 801e500:	68fb      	ldr	r3, [r7, #12]
 801e502:	887a      	ldrh	r2, [r7, #2]
 801e504:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 801e508:	68fb      	ldr	r3, [r7, #12]
 801e50a:	887a      	ldrh	r2, [r7, #2]
 801e50c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 801e510:	68fb      	ldr	r3, [r7, #12]
 801e512:	68ba      	ldr	r2, [r7, #8]
 801e514:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 801e516:	68fb      	ldr	r3, [r7, #12]
 801e518:	887a      	ldrh	r2, [r7, #2]
 801e51a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 801e51c:	68fb      	ldr	r3, [r7, #12]
 801e51e:	887a      	ldrh	r2, [r7, #2]
 801e520:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 801e522:	68fb      	ldr	r3, [r7, #12]
 801e524:	2200      	movs	r2, #0
 801e526:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 801e528:	68fb      	ldr	r3, [r7, #12]
 801e52a:	2200      	movs	r2, #0
 801e52c:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 801e52e:	68fb      	ldr	r3, [r7, #12]
 801e530:	68db      	ldr	r3, [r3, #12]
 801e532:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 801e536:	d802      	bhi.n	801e53e <HAL_SPI_TransmitReceive+0xd8>
 801e538:	8abb      	ldrh	r3, [r7, #20]
 801e53a:	2b01      	cmp	r3, #1
 801e53c:	d908      	bls.n	801e550 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 801e53e:	68fb      	ldr	r3, [r7, #12]
 801e540:	681b      	ldr	r3, [r3, #0]
 801e542:	685a      	ldr	r2, [r3, #4]
 801e544:	68fb      	ldr	r3, [r7, #12]
 801e546:	681b      	ldr	r3, [r3, #0]
 801e548:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 801e54c:	605a      	str	r2, [r3, #4]
 801e54e:	e007      	b.n	801e560 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 801e550:	68fb      	ldr	r3, [r7, #12]
 801e552:	681b      	ldr	r3, [r3, #0]
 801e554:	685a      	ldr	r2, [r3, #4]
 801e556:	68fb      	ldr	r3, [r7, #12]
 801e558:	681b      	ldr	r3, [r3, #0]
 801e55a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 801e55e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 801e560:	68fb      	ldr	r3, [r7, #12]
 801e562:	681b      	ldr	r3, [r3, #0]
 801e564:	681b      	ldr	r3, [r3, #0]
 801e566:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801e56a:	2b40      	cmp	r3, #64	@ 0x40
 801e56c:	d007      	beq.n	801e57e <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 801e56e:	68fb      	ldr	r3, [r7, #12]
 801e570:	681b      	ldr	r3, [r3, #0]
 801e572:	681a      	ldr	r2, [r3, #0]
 801e574:	68fb      	ldr	r3, [r7, #12]
 801e576:	681b      	ldr	r3, [r3, #0]
 801e578:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801e57c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 801e57e:	68fb      	ldr	r3, [r7, #12]
 801e580:	68db      	ldr	r3, [r3, #12]
 801e582:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 801e586:	f240 8083 	bls.w	801e690 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 801e58a:	68fb      	ldr	r3, [r7, #12]
 801e58c:	685b      	ldr	r3, [r3, #4]
 801e58e:	2b00      	cmp	r3, #0
 801e590:	d002      	beq.n	801e598 <HAL_SPI_TransmitReceive+0x132>
 801e592:	8afb      	ldrh	r3, [r7, #22]
 801e594:	2b01      	cmp	r3, #1
 801e596:	d16f      	bne.n	801e678 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 801e598:	68fb      	ldr	r3, [r7, #12]
 801e59a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801e59c:	881a      	ldrh	r2, [r3, #0]
 801e59e:	68fb      	ldr	r3, [r7, #12]
 801e5a0:	681b      	ldr	r3, [r3, #0]
 801e5a2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 801e5a4:	68fb      	ldr	r3, [r7, #12]
 801e5a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801e5a8:	1c9a      	adds	r2, r3, #2
 801e5aa:	68fb      	ldr	r3, [r7, #12]
 801e5ac:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 801e5ae:	68fb      	ldr	r3, [r7, #12]
 801e5b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801e5b2:	b29b      	uxth	r3, r3
 801e5b4:	3b01      	subs	r3, #1
 801e5b6:	b29a      	uxth	r2, r3
 801e5b8:	68fb      	ldr	r3, [r7, #12]
 801e5ba:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 801e5bc:	e05c      	b.n	801e678 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 801e5be:	68fb      	ldr	r3, [r7, #12]
 801e5c0:	681b      	ldr	r3, [r3, #0]
 801e5c2:	689b      	ldr	r3, [r3, #8]
 801e5c4:	f003 0302 	and.w	r3, r3, #2
 801e5c8:	2b02      	cmp	r3, #2
 801e5ca:	d11b      	bne.n	801e604 <HAL_SPI_TransmitReceive+0x19e>
 801e5cc:	68fb      	ldr	r3, [r7, #12]
 801e5ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801e5d0:	b29b      	uxth	r3, r3
 801e5d2:	2b00      	cmp	r3, #0
 801e5d4:	d016      	beq.n	801e604 <HAL_SPI_TransmitReceive+0x19e>
 801e5d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e5d8:	2b01      	cmp	r3, #1
 801e5da:	d113      	bne.n	801e604 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 801e5dc:	68fb      	ldr	r3, [r7, #12]
 801e5de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801e5e0:	881a      	ldrh	r2, [r3, #0]
 801e5e2:	68fb      	ldr	r3, [r7, #12]
 801e5e4:	681b      	ldr	r3, [r3, #0]
 801e5e6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 801e5e8:	68fb      	ldr	r3, [r7, #12]
 801e5ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801e5ec:	1c9a      	adds	r2, r3, #2
 801e5ee:	68fb      	ldr	r3, [r7, #12]
 801e5f0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 801e5f2:	68fb      	ldr	r3, [r7, #12]
 801e5f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801e5f6:	b29b      	uxth	r3, r3
 801e5f8:	3b01      	subs	r3, #1
 801e5fa:	b29a      	uxth	r2, r3
 801e5fc:	68fb      	ldr	r3, [r7, #12]
 801e5fe:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 801e600:	2300      	movs	r3, #0
 801e602:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 801e604:	68fb      	ldr	r3, [r7, #12]
 801e606:	681b      	ldr	r3, [r3, #0]
 801e608:	689b      	ldr	r3, [r3, #8]
 801e60a:	f003 0301 	and.w	r3, r3, #1
 801e60e:	2b01      	cmp	r3, #1
 801e610:	d11c      	bne.n	801e64c <HAL_SPI_TransmitReceive+0x1e6>
 801e612:	68fb      	ldr	r3, [r7, #12]
 801e614:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 801e618:	b29b      	uxth	r3, r3
 801e61a:	2b00      	cmp	r3, #0
 801e61c:	d016      	beq.n	801e64c <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 801e61e:	68fb      	ldr	r3, [r7, #12]
 801e620:	681b      	ldr	r3, [r3, #0]
 801e622:	68da      	ldr	r2, [r3, #12]
 801e624:	68fb      	ldr	r3, [r7, #12]
 801e626:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801e628:	b292      	uxth	r2, r2
 801e62a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 801e62c:	68fb      	ldr	r3, [r7, #12]
 801e62e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801e630:	1c9a      	adds	r2, r3, #2
 801e632:	68fb      	ldr	r3, [r7, #12]
 801e634:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 801e636:	68fb      	ldr	r3, [r7, #12]
 801e638:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 801e63c:	b29b      	uxth	r3, r3
 801e63e:	3b01      	subs	r3, #1
 801e640:	b29a      	uxth	r2, r3
 801e642:	68fb      	ldr	r3, [r7, #12]
 801e644:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 801e648:	2301      	movs	r3, #1
 801e64a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 801e64c:	f7fe f85a 	bl	801c704 <HAL_GetTick>
 801e650:	4602      	mov	r2, r0
 801e652:	6a3b      	ldr	r3, [r7, #32]
 801e654:	1ad3      	subs	r3, r2, r3
 801e656:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801e658:	429a      	cmp	r2, r3
 801e65a:	d80d      	bhi.n	801e678 <HAL_SPI_TransmitReceive+0x212>
 801e65c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e65e:	f1b3 3fff 	cmp.w	r3, #4294967295
 801e662:	d009      	beq.n	801e678 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 801e664:	68fb      	ldr	r3, [r7, #12]
 801e666:	2201      	movs	r2, #1
 801e668:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 801e66c:	68fb      	ldr	r3, [r7, #12]
 801e66e:	2200      	movs	r2, #0
 801e670:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 801e674:	2303      	movs	r3, #3
 801e676:	e111      	b.n	801e89c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 801e678:	68fb      	ldr	r3, [r7, #12]
 801e67a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801e67c:	b29b      	uxth	r3, r3
 801e67e:	2b00      	cmp	r3, #0
 801e680:	d19d      	bne.n	801e5be <HAL_SPI_TransmitReceive+0x158>
 801e682:	68fb      	ldr	r3, [r7, #12]
 801e684:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 801e688:	b29b      	uxth	r3, r3
 801e68a:	2b00      	cmp	r3, #0
 801e68c:	d197      	bne.n	801e5be <HAL_SPI_TransmitReceive+0x158>
 801e68e:	e0e5      	b.n	801e85c <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 801e690:	68fb      	ldr	r3, [r7, #12]
 801e692:	685b      	ldr	r3, [r3, #4]
 801e694:	2b00      	cmp	r3, #0
 801e696:	d003      	beq.n	801e6a0 <HAL_SPI_TransmitReceive+0x23a>
 801e698:	8afb      	ldrh	r3, [r7, #22]
 801e69a:	2b01      	cmp	r3, #1
 801e69c:	f040 80d1 	bne.w	801e842 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 801e6a0:	68fb      	ldr	r3, [r7, #12]
 801e6a2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801e6a4:	b29b      	uxth	r3, r3
 801e6a6:	2b01      	cmp	r3, #1
 801e6a8:	d912      	bls.n	801e6d0 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 801e6aa:	68fb      	ldr	r3, [r7, #12]
 801e6ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801e6ae:	881a      	ldrh	r2, [r3, #0]
 801e6b0:	68fb      	ldr	r3, [r7, #12]
 801e6b2:	681b      	ldr	r3, [r3, #0]
 801e6b4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 801e6b6:	68fb      	ldr	r3, [r7, #12]
 801e6b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801e6ba:	1c9a      	adds	r2, r3, #2
 801e6bc:	68fb      	ldr	r3, [r7, #12]
 801e6be:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 801e6c0:	68fb      	ldr	r3, [r7, #12]
 801e6c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801e6c4:	b29b      	uxth	r3, r3
 801e6c6:	3b02      	subs	r3, #2
 801e6c8:	b29a      	uxth	r2, r3
 801e6ca:	68fb      	ldr	r3, [r7, #12]
 801e6cc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 801e6ce:	e0b8      	b.n	801e842 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 801e6d0:	68fb      	ldr	r3, [r7, #12]
 801e6d2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801e6d4:	68fb      	ldr	r3, [r7, #12]
 801e6d6:	681b      	ldr	r3, [r3, #0]
 801e6d8:	330c      	adds	r3, #12
 801e6da:	7812      	ldrb	r2, [r2, #0]
 801e6dc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 801e6de:	68fb      	ldr	r3, [r7, #12]
 801e6e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801e6e2:	1c5a      	adds	r2, r3, #1
 801e6e4:	68fb      	ldr	r3, [r7, #12]
 801e6e6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 801e6e8:	68fb      	ldr	r3, [r7, #12]
 801e6ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801e6ec:	b29b      	uxth	r3, r3
 801e6ee:	3b01      	subs	r3, #1
 801e6f0:	b29a      	uxth	r2, r3
 801e6f2:	68fb      	ldr	r3, [r7, #12]
 801e6f4:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 801e6f6:	e0a4      	b.n	801e842 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 801e6f8:	68fb      	ldr	r3, [r7, #12]
 801e6fa:	681b      	ldr	r3, [r3, #0]
 801e6fc:	689b      	ldr	r3, [r3, #8]
 801e6fe:	f003 0302 	and.w	r3, r3, #2
 801e702:	2b02      	cmp	r3, #2
 801e704:	d134      	bne.n	801e770 <HAL_SPI_TransmitReceive+0x30a>
 801e706:	68fb      	ldr	r3, [r7, #12]
 801e708:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801e70a:	b29b      	uxth	r3, r3
 801e70c:	2b00      	cmp	r3, #0
 801e70e:	d02f      	beq.n	801e770 <HAL_SPI_TransmitReceive+0x30a>
 801e710:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e712:	2b01      	cmp	r3, #1
 801e714:	d12c      	bne.n	801e770 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 801e716:	68fb      	ldr	r3, [r7, #12]
 801e718:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801e71a:	b29b      	uxth	r3, r3
 801e71c:	2b01      	cmp	r3, #1
 801e71e:	d912      	bls.n	801e746 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 801e720:	68fb      	ldr	r3, [r7, #12]
 801e722:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801e724:	881a      	ldrh	r2, [r3, #0]
 801e726:	68fb      	ldr	r3, [r7, #12]
 801e728:	681b      	ldr	r3, [r3, #0]
 801e72a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 801e72c:	68fb      	ldr	r3, [r7, #12]
 801e72e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801e730:	1c9a      	adds	r2, r3, #2
 801e732:	68fb      	ldr	r3, [r7, #12]
 801e734:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 801e736:	68fb      	ldr	r3, [r7, #12]
 801e738:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801e73a:	b29b      	uxth	r3, r3
 801e73c:	3b02      	subs	r3, #2
 801e73e:	b29a      	uxth	r2, r3
 801e740:	68fb      	ldr	r3, [r7, #12]
 801e742:	87da      	strh	r2, [r3, #62]	@ 0x3e
 801e744:	e012      	b.n	801e76c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 801e746:	68fb      	ldr	r3, [r7, #12]
 801e748:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801e74a:	68fb      	ldr	r3, [r7, #12]
 801e74c:	681b      	ldr	r3, [r3, #0]
 801e74e:	330c      	adds	r3, #12
 801e750:	7812      	ldrb	r2, [r2, #0]
 801e752:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 801e754:	68fb      	ldr	r3, [r7, #12]
 801e756:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801e758:	1c5a      	adds	r2, r3, #1
 801e75a:	68fb      	ldr	r3, [r7, #12]
 801e75c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 801e75e:	68fb      	ldr	r3, [r7, #12]
 801e760:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801e762:	b29b      	uxth	r3, r3
 801e764:	3b01      	subs	r3, #1
 801e766:	b29a      	uxth	r2, r3
 801e768:	68fb      	ldr	r3, [r7, #12]
 801e76a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 801e76c:	2300      	movs	r3, #0
 801e76e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 801e770:	68fb      	ldr	r3, [r7, #12]
 801e772:	681b      	ldr	r3, [r3, #0]
 801e774:	689b      	ldr	r3, [r3, #8]
 801e776:	f003 0301 	and.w	r3, r3, #1
 801e77a:	2b01      	cmp	r3, #1
 801e77c:	d148      	bne.n	801e810 <HAL_SPI_TransmitReceive+0x3aa>
 801e77e:	68fb      	ldr	r3, [r7, #12]
 801e780:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 801e784:	b29b      	uxth	r3, r3
 801e786:	2b00      	cmp	r3, #0
 801e788:	d042      	beq.n	801e810 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 801e78a:	68fb      	ldr	r3, [r7, #12]
 801e78c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 801e790:	b29b      	uxth	r3, r3
 801e792:	2b01      	cmp	r3, #1
 801e794:	d923      	bls.n	801e7de <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 801e796:	68fb      	ldr	r3, [r7, #12]
 801e798:	681b      	ldr	r3, [r3, #0]
 801e79a:	68da      	ldr	r2, [r3, #12]
 801e79c:	68fb      	ldr	r3, [r7, #12]
 801e79e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801e7a0:	b292      	uxth	r2, r2
 801e7a2:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 801e7a4:	68fb      	ldr	r3, [r7, #12]
 801e7a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801e7a8:	1c9a      	adds	r2, r3, #2
 801e7aa:	68fb      	ldr	r3, [r7, #12]
 801e7ac:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 801e7ae:	68fb      	ldr	r3, [r7, #12]
 801e7b0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 801e7b4:	b29b      	uxth	r3, r3
 801e7b6:	3b02      	subs	r3, #2
 801e7b8:	b29a      	uxth	r2, r3
 801e7ba:	68fb      	ldr	r3, [r7, #12]
 801e7bc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 801e7c0:	68fb      	ldr	r3, [r7, #12]
 801e7c2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 801e7c6:	b29b      	uxth	r3, r3
 801e7c8:	2b01      	cmp	r3, #1
 801e7ca:	d81f      	bhi.n	801e80c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 801e7cc:	68fb      	ldr	r3, [r7, #12]
 801e7ce:	681b      	ldr	r3, [r3, #0]
 801e7d0:	685a      	ldr	r2, [r3, #4]
 801e7d2:	68fb      	ldr	r3, [r7, #12]
 801e7d4:	681b      	ldr	r3, [r3, #0]
 801e7d6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 801e7da:	605a      	str	r2, [r3, #4]
 801e7dc:	e016      	b.n	801e80c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 801e7de:	68fb      	ldr	r3, [r7, #12]
 801e7e0:	681b      	ldr	r3, [r3, #0]
 801e7e2:	f103 020c 	add.w	r2, r3, #12
 801e7e6:	68fb      	ldr	r3, [r7, #12]
 801e7e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801e7ea:	7812      	ldrb	r2, [r2, #0]
 801e7ec:	b2d2      	uxtb	r2, r2
 801e7ee:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 801e7f0:	68fb      	ldr	r3, [r7, #12]
 801e7f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801e7f4:	1c5a      	adds	r2, r3, #1
 801e7f6:	68fb      	ldr	r3, [r7, #12]
 801e7f8:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 801e7fa:	68fb      	ldr	r3, [r7, #12]
 801e7fc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 801e800:	b29b      	uxth	r3, r3
 801e802:	3b01      	subs	r3, #1
 801e804:	b29a      	uxth	r2, r3
 801e806:	68fb      	ldr	r3, [r7, #12]
 801e808:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 801e80c:	2301      	movs	r3, #1
 801e80e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 801e810:	f7fd ff78 	bl	801c704 <HAL_GetTick>
 801e814:	4602      	mov	r2, r0
 801e816:	6a3b      	ldr	r3, [r7, #32]
 801e818:	1ad3      	subs	r3, r2, r3
 801e81a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801e81c:	429a      	cmp	r2, r3
 801e81e:	d803      	bhi.n	801e828 <HAL_SPI_TransmitReceive+0x3c2>
 801e820:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e822:	f1b3 3fff 	cmp.w	r3, #4294967295
 801e826:	d102      	bne.n	801e82e <HAL_SPI_TransmitReceive+0x3c8>
 801e828:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e82a:	2b00      	cmp	r3, #0
 801e82c:	d109      	bne.n	801e842 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 801e82e:	68fb      	ldr	r3, [r7, #12]
 801e830:	2201      	movs	r2, #1
 801e832:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 801e836:	68fb      	ldr	r3, [r7, #12]
 801e838:	2200      	movs	r2, #0
 801e83a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 801e83e:	2303      	movs	r3, #3
 801e840:	e02c      	b.n	801e89c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 801e842:	68fb      	ldr	r3, [r7, #12]
 801e844:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801e846:	b29b      	uxth	r3, r3
 801e848:	2b00      	cmp	r3, #0
 801e84a:	f47f af55 	bne.w	801e6f8 <HAL_SPI_TransmitReceive+0x292>
 801e84e:	68fb      	ldr	r3, [r7, #12]
 801e850:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 801e854:	b29b      	uxth	r3, r3
 801e856:	2b00      	cmp	r3, #0
 801e858:	f47f af4e 	bne.w	801e6f8 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 801e85c:	6a3a      	ldr	r2, [r7, #32]
 801e85e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801e860:	68f8      	ldr	r0, [r7, #12]
 801e862:	f000 f93d 	bl	801eae0 <SPI_EndRxTxTransaction>
 801e866:	4603      	mov	r3, r0
 801e868:	2b00      	cmp	r3, #0
 801e86a:	d008      	beq.n	801e87e <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 801e86c:	68fb      	ldr	r3, [r7, #12]
 801e86e:	2220      	movs	r2, #32
 801e870:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 801e872:	68fb      	ldr	r3, [r7, #12]
 801e874:	2200      	movs	r2, #0
 801e876:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 801e87a:	2301      	movs	r3, #1
 801e87c:	e00e      	b.n	801e89c <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 801e87e:	68fb      	ldr	r3, [r7, #12]
 801e880:	2201      	movs	r2, #1
 801e882:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 801e886:	68fb      	ldr	r3, [r7, #12]
 801e888:	2200      	movs	r2, #0
 801e88a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 801e88e:	68fb      	ldr	r3, [r7, #12]
 801e890:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801e892:	2b00      	cmp	r3, #0
 801e894:	d001      	beq.n	801e89a <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 801e896:	2301      	movs	r3, #1
 801e898:	e000      	b.n	801e89c <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 801e89a:	2300      	movs	r3, #0
  }
}
 801e89c:	4618      	mov	r0, r3
 801e89e:	3728      	adds	r7, #40	@ 0x28
 801e8a0:	46bd      	mov	sp, r7
 801e8a2:	bd80      	pop	{r7, pc}

0801e8a4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 801e8a4:	b580      	push	{r7, lr}
 801e8a6:	b088      	sub	sp, #32
 801e8a8:	af00      	add	r7, sp, #0
 801e8aa:	60f8      	str	r0, [r7, #12]
 801e8ac:	60b9      	str	r1, [r7, #8]
 801e8ae:	603b      	str	r3, [r7, #0]
 801e8b0:	4613      	mov	r3, r2
 801e8b2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 801e8b4:	f7fd ff26 	bl	801c704 <HAL_GetTick>
 801e8b8:	4602      	mov	r2, r0
 801e8ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e8bc:	1a9b      	subs	r3, r3, r2
 801e8be:	683a      	ldr	r2, [r7, #0]
 801e8c0:	4413      	add	r3, r2
 801e8c2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 801e8c4:	f7fd ff1e 	bl	801c704 <HAL_GetTick>
 801e8c8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 801e8ca:	4b39      	ldr	r3, [pc, #228]	@ (801e9b0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 801e8cc:	681b      	ldr	r3, [r3, #0]
 801e8ce:	015b      	lsls	r3, r3, #5
 801e8d0:	0d1b      	lsrs	r3, r3, #20
 801e8d2:	69fa      	ldr	r2, [r7, #28]
 801e8d4:	fb02 f303 	mul.w	r3, r2, r3
 801e8d8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 801e8da:	e054      	b.n	801e986 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 801e8dc:	683b      	ldr	r3, [r7, #0]
 801e8de:	f1b3 3fff 	cmp.w	r3, #4294967295
 801e8e2:	d050      	beq.n	801e986 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 801e8e4:	f7fd ff0e 	bl	801c704 <HAL_GetTick>
 801e8e8:	4602      	mov	r2, r0
 801e8ea:	69bb      	ldr	r3, [r7, #24]
 801e8ec:	1ad3      	subs	r3, r2, r3
 801e8ee:	69fa      	ldr	r2, [r7, #28]
 801e8f0:	429a      	cmp	r2, r3
 801e8f2:	d902      	bls.n	801e8fa <SPI_WaitFlagStateUntilTimeout+0x56>
 801e8f4:	69fb      	ldr	r3, [r7, #28]
 801e8f6:	2b00      	cmp	r3, #0
 801e8f8:	d13d      	bne.n	801e976 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 801e8fa:	68fb      	ldr	r3, [r7, #12]
 801e8fc:	681b      	ldr	r3, [r3, #0]
 801e8fe:	685a      	ldr	r2, [r3, #4]
 801e900:	68fb      	ldr	r3, [r7, #12]
 801e902:	681b      	ldr	r3, [r3, #0]
 801e904:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 801e908:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 801e90a:	68fb      	ldr	r3, [r7, #12]
 801e90c:	685b      	ldr	r3, [r3, #4]
 801e90e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 801e912:	d111      	bne.n	801e938 <SPI_WaitFlagStateUntilTimeout+0x94>
 801e914:	68fb      	ldr	r3, [r7, #12]
 801e916:	689b      	ldr	r3, [r3, #8]
 801e918:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801e91c:	d004      	beq.n	801e928 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 801e91e:	68fb      	ldr	r3, [r7, #12]
 801e920:	689b      	ldr	r3, [r3, #8]
 801e922:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801e926:	d107      	bne.n	801e938 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 801e928:	68fb      	ldr	r3, [r7, #12]
 801e92a:	681b      	ldr	r3, [r3, #0]
 801e92c:	681a      	ldr	r2, [r3, #0]
 801e92e:	68fb      	ldr	r3, [r7, #12]
 801e930:	681b      	ldr	r3, [r3, #0]
 801e932:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 801e936:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 801e938:	68fb      	ldr	r3, [r7, #12]
 801e93a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801e93c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801e940:	d10f      	bne.n	801e962 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 801e942:	68fb      	ldr	r3, [r7, #12]
 801e944:	681b      	ldr	r3, [r3, #0]
 801e946:	681a      	ldr	r2, [r3, #0]
 801e948:	68fb      	ldr	r3, [r7, #12]
 801e94a:	681b      	ldr	r3, [r3, #0]
 801e94c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 801e950:	601a      	str	r2, [r3, #0]
 801e952:	68fb      	ldr	r3, [r7, #12]
 801e954:	681b      	ldr	r3, [r3, #0]
 801e956:	681a      	ldr	r2, [r3, #0]
 801e958:	68fb      	ldr	r3, [r7, #12]
 801e95a:	681b      	ldr	r3, [r3, #0]
 801e95c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 801e960:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 801e962:	68fb      	ldr	r3, [r7, #12]
 801e964:	2201      	movs	r2, #1
 801e966:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 801e96a:	68fb      	ldr	r3, [r7, #12]
 801e96c:	2200      	movs	r2, #0
 801e96e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 801e972:	2303      	movs	r3, #3
 801e974:	e017      	b.n	801e9a6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 801e976:	697b      	ldr	r3, [r7, #20]
 801e978:	2b00      	cmp	r3, #0
 801e97a:	d101      	bne.n	801e980 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 801e97c:	2300      	movs	r3, #0
 801e97e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 801e980:	697b      	ldr	r3, [r7, #20]
 801e982:	3b01      	subs	r3, #1
 801e984:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 801e986:	68fb      	ldr	r3, [r7, #12]
 801e988:	681b      	ldr	r3, [r3, #0]
 801e98a:	689a      	ldr	r2, [r3, #8]
 801e98c:	68bb      	ldr	r3, [r7, #8]
 801e98e:	4013      	ands	r3, r2
 801e990:	68ba      	ldr	r2, [r7, #8]
 801e992:	429a      	cmp	r2, r3
 801e994:	bf0c      	ite	eq
 801e996:	2301      	moveq	r3, #1
 801e998:	2300      	movne	r3, #0
 801e99a:	b2db      	uxtb	r3, r3
 801e99c:	461a      	mov	r2, r3
 801e99e:	79fb      	ldrb	r3, [r7, #7]
 801e9a0:	429a      	cmp	r2, r3
 801e9a2:	d19b      	bne.n	801e8dc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 801e9a4:	2300      	movs	r3, #0
}
 801e9a6:	4618      	mov	r0, r3
 801e9a8:	3720      	adds	r7, #32
 801e9aa:	46bd      	mov	sp, r7
 801e9ac:	bd80      	pop	{r7, pc}
 801e9ae:	bf00      	nop
 801e9b0:	20000000 	.word	0x20000000

0801e9b4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 801e9b4:	b580      	push	{r7, lr}
 801e9b6:	b08a      	sub	sp, #40	@ 0x28
 801e9b8:	af00      	add	r7, sp, #0
 801e9ba:	60f8      	str	r0, [r7, #12]
 801e9bc:	60b9      	str	r1, [r7, #8]
 801e9be:	607a      	str	r2, [r7, #4]
 801e9c0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 801e9c2:	2300      	movs	r3, #0
 801e9c4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 801e9c6:	f7fd fe9d 	bl	801c704 <HAL_GetTick>
 801e9ca:	4602      	mov	r2, r0
 801e9cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e9ce:	1a9b      	subs	r3, r3, r2
 801e9d0:	683a      	ldr	r2, [r7, #0]
 801e9d2:	4413      	add	r3, r2
 801e9d4:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 801e9d6:	f7fd fe95 	bl	801c704 <HAL_GetTick>
 801e9da:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 801e9dc:	68fb      	ldr	r3, [r7, #12]
 801e9de:	681b      	ldr	r3, [r3, #0]
 801e9e0:	330c      	adds	r3, #12
 801e9e2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 801e9e4:	4b3d      	ldr	r3, [pc, #244]	@ (801eadc <SPI_WaitFifoStateUntilTimeout+0x128>)
 801e9e6:	681a      	ldr	r2, [r3, #0]
 801e9e8:	4613      	mov	r3, r2
 801e9ea:	009b      	lsls	r3, r3, #2
 801e9ec:	4413      	add	r3, r2
 801e9ee:	00da      	lsls	r2, r3, #3
 801e9f0:	1ad3      	subs	r3, r2, r3
 801e9f2:	0d1b      	lsrs	r3, r3, #20
 801e9f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801e9f6:	fb02 f303 	mul.w	r3, r2, r3
 801e9fa:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 801e9fc:	e060      	b.n	801eac0 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 801e9fe:	68bb      	ldr	r3, [r7, #8]
 801ea00:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 801ea04:	d107      	bne.n	801ea16 <SPI_WaitFifoStateUntilTimeout+0x62>
 801ea06:	687b      	ldr	r3, [r7, #4]
 801ea08:	2b00      	cmp	r3, #0
 801ea0a:	d104      	bne.n	801ea16 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 801ea0c:	69fb      	ldr	r3, [r7, #28]
 801ea0e:	781b      	ldrb	r3, [r3, #0]
 801ea10:	b2db      	uxtb	r3, r3
 801ea12:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 801ea14:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 801ea16:	683b      	ldr	r3, [r7, #0]
 801ea18:	f1b3 3fff 	cmp.w	r3, #4294967295
 801ea1c:	d050      	beq.n	801eac0 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 801ea1e:	f7fd fe71 	bl	801c704 <HAL_GetTick>
 801ea22:	4602      	mov	r2, r0
 801ea24:	6a3b      	ldr	r3, [r7, #32]
 801ea26:	1ad3      	subs	r3, r2, r3
 801ea28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801ea2a:	429a      	cmp	r2, r3
 801ea2c:	d902      	bls.n	801ea34 <SPI_WaitFifoStateUntilTimeout+0x80>
 801ea2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ea30:	2b00      	cmp	r3, #0
 801ea32:	d13d      	bne.n	801eab0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 801ea34:	68fb      	ldr	r3, [r7, #12]
 801ea36:	681b      	ldr	r3, [r3, #0]
 801ea38:	685a      	ldr	r2, [r3, #4]
 801ea3a:	68fb      	ldr	r3, [r7, #12]
 801ea3c:	681b      	ldr	r3, [r3, #0]
 801ea3e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 801ea42:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 801ea44:	68fb      	ldr	r3, [r7, #12]
 801ea46:	685b      	ldr	r3, [r3, #4]
 801ea48:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 801ea4c:	d111      	bne.n	801ea72 <SPI_WaitFifoStateUntilTimeout+0xbe>
 801ea4e:	68fb      	ldr	r3, [r7, #12]
 801ea50:	689b      	ldr	r3, [r3, #8]
 801ea52:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801ea56:	d004      	beq.n	801ea62 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 801ea58:	68fb      	ldr	r3, [r7, #12]
 801ea5a:	689b      	ldr	r3, [r3, #8]
 801ea5c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801ea60:	d107      	bne.n	801ea72 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 801ea62:	68fb      	ldr	r3, [r7, #12]
 801ea64:	681b      	ldr	r3, [r3, #0]
 801ea66:	681a      	ldr	r2, [r3, #0]
 801ea68:	68fb      	ldr	r3, [r7, #12]
 801ea6a:	681b      	ldr	r3, [r3, #0]
 801ea6c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 801ea70:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 801ea72:	68fb      	ldr	r3, [r7, #12]
 801ea74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801ea76:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801ea7a:	d10f      	bne.n	801ea9c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 801ea7c:	68fb      	ldr	r3, [r7, #12]
 801ea7e:	681b      	ldr	r3, [r3, #0]
 801ea80:	681a      	ldr	r2, [r3, #0]
 801ea82:	68fb      	ldr	r3, [r7, #12]
 801ea84:	681b      	ldr	r3, [r3, #0]
 801ea86:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 801ea8a:	601a      	str	r2, [r3, #0]
 801ea8c:	68fb      	ldr	r3, [r7, #12]
 801ea8e:	681b      	ldr	r3, [r3, #0]
 801ea90:	681a      	ldr	r2, [r3, #0]
 801ea92:	68fb      	ldr	r3, [r7, #12]
 801ea94:	681b      	ldr	r3, [r3, #0]
 801ea96:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 801ea9a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 801ea9c:	68fb      	ldr	r3, [r7, #12]
 801ea9e:	2201      	movs	r2, #1
 801eaa0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 801eaa4:	68fb      	ldr	r3, [r7, #12]
 801eaa6:	2200      	movs	r2, #0
 801eaa8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 801eaac:	2303      	movs	r3, #3
 801eaae:	e010      	b.n	801ead2 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 801eab0:	69bb      	ldr	r3, [r7, #24]
 801eab2:	2b00      	cmp	r3, #0
 801eab4:	d101      	bne.n	801eaba <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 801eab6:	2300      	movs	r3, #0
 801eab8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 801eaba:	69bb      	ldr	r3, [r7, #24]
 801eabc:	3b01      	subs	r3, #1
 801eabe:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 801eac0:	68fb      	ldr	r3, [r7, #12]
 801eac2:	681b      	ldr	r3, [r3, #0]
 801eac4:	689a      	ldr	r2, [r3, #8]
 801eac6:	68bb      	ldr	r3, [r7, #8]
 801eac8:	4013      	ands	r3, r2
 801eaca:	687a      	ldr	r2, [r7, #4]
 801eacc:	429a      	cmp	r2, r3
 801eace:	d196      	bne.n	801e9fe <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 801ead0:	2300      	movs	r3, #0
}
 801ead2:	4618      	mov	r0, r3
 801ead4:	3728      	adds	r7, #40	@ 0x28
 801ead6:	46bd      	mov	sp, r7
 801ead8:	bd80      	pop	{r7, pc}
 801eada:	bf00      	nop
 801eadc:	20000000 	.word	0x20000000

0801eae0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 801eae0:	b580      	push	{r7, lr}
 801eae2:	b086      	sub	sp, #24
 801eae4:	af02      	add	r7, sp, #8
 801eae6:	60f8      	str	r0, [r7, #12]
 801eae8:	60b9      	str	r1, [r7, #8]
 801eaea:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 801eaec:	687b      	ldr	r3, [r7, #4]
 801eaee:	9300      	str	r3, [sp, #0]
 801eaf0:	68bb      	ldr	r3, [r7, #8]
 801eaf2:	2200      	movs	r2, #0
 801eaf4:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 801eaf8:	68f8      	ldr	r0, [r7, #12]
 801eafa:	f7ff ff5b 	bl	801e9b4 <SPI_WaitFifoStateUntilTimeout>
 801eafe:	4603      	mov	r3, r0
 801eb00:	2b00      	cmp	r3, #0
 801eb02:	d007      	beq.n	801eb14 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801eb04:	68fb      	ldr	r3, [r7, #12]
 801eb06:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801eb08:	f043 0220 	orr.w	r2, r3, #32
 801eb0c:	68fb      	ldr	r3, [r7, #12]
 801eb0e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 801eb10:	2303      	movs	r3, #3
 801eb12:	e027      	b.n	801eb64 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 801eb14:	687b      	ldr	r3, [r7, #4]
 801eb16:	9300      	str	r3, [sp, #0]
 801eb18:	68bb      	ldr	r3, [r7, #8]
 801eb1a:	2200      	movs	r2, #0
 801eb1c:	2180      	movs	r1, #128	@ 0x80
 801eb1e:	68f8      	ldr	r0, [r7, #12]
 801eb20:	f7ff fec0 	bl	801e8a4 <SPI_WaitFlagStateUntilTimeout>
 801eb24:	4603      	mov	r3, r0
 801eb26:	2b00      	cmp	r3, #0
 801eb28:	d007      	beq.n	801eb3a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801eb2a:	68fb      	ldr	r3, [r7, #12]
 801eb2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801eb2e:	f043 0220 	orr.w	r2, r3, #32
 801eb32:	68fb      	ldr	r3, [r7, #12]
 801eb34:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 801eb36:	2303      	movs	r3, #3
 801eb38:	e014      	b.n	801eb64 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 801eb3a:	687b      	ldr	r3, [r7, #4]
 801eb3c:	9300      	str	r3, [sp, #0]
 801eb3e:	68bb      	ldr	r3, [r7, #8]
 801eb40:	2200      	movs	r2, #0
 801eb42:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 801eb46:	68f8      	ldr	r0, [r7, #12]
 801eb48:	f7ff ff34 	bl	801e9b4 <SPI_WaitFifoStateUntilTimeout>
 801eb4c:	4603      	mov	r3, r0
 801eb4e:	2b00      	cmp	r3, #0
 801eb50:	d007      	beq.n	801eb62 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801eb52:	68fb      	ldr	r3, [r7, #12]
 801eb54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801eb56:	f043 0220 	orr.w	r2, r3, #32
 801eb5a:	68fb      	ldr	r3, [r7, #12]
 801eb5c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 801eb5e:	2303      	movs	r3, #3
 801eb60:	e000      	b.n	801eb64 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 801eb62:	2300      	movs	r3, #0
}
 801eb64:	4618      	mov	r0, r3
 801eb66:	3710      	adds	r7, #16
 801eb68:	46bd      	mov	sp, r7
 801eb6a:	bd80      	pop	{r7, pc}

0801eb6c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 801eb6c:	b580      	push	{r7, lr}
 801eb6e:	b082      	sub	sp, #8
 801eb70:	af00      	add	r7, sp, #0
 801eb72:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 801eb74:	687b      	ldr	r3, [r7, #4]
 801eb76:	2b00      	cmp	r3, #0
 801eb78:	d101      	bne.n	801eb7e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 801eb7a:	2301      	movs	r3, #1
 801eb7c:	e049      	b.n	801ec12 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 801eb7e:	687b      	ldr	r3, [r7, #4]
 801eb80:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 801eb84:	b2db      	uxtb	r3, r3
 801eb86:	2b00      	cmp	r3, #0
 801eb88:	d106      	bne.n	801eb98 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 801eb8a:	687b      	ldr	r3, [r7, #4]
 801eb8c:	2200      	movs	r2, #0
 801eb8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 801eb92:	6878      	ldr	r0, [r7, #4]
 801eb94:	f7e4 f8b8 	bl	8002d08 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 801eb98:	687b      	ldr	r3, [r7, #4]
 801eb9a:	2202      	movs	r2, #2
 801eb9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801eba0:	687b      	ldr	r3, [r7, #4]
 801eba2:	681a      	ldr	r2, [r3, #0]
 801eba4:	687b      	ldr	r3, [r7, #4]
 801eba6:	3304      	adds	r3, #4
 801eba8:	4619      	mov	r1, r3
 801ebaa:	4610      	mov	r0, r2
 801ebac:	f000 fdd4 	bl	801f758 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 801ebb0:	687b      	ldr	r3, [r7, #4]
 801ebb2:	2201      	movs	r2, #1
 801ebb4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801ebb8:	687b      	ldr	r3, [r7, #4]
 801ebba:	2201      	movs	r2, #1
 801ebbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 801ebc0:	687b      	ldr	r3, [r7, #4]
 801ebc2:	2201      	movs	r2, #1
 801ebc4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 801ebc8:	687b      	ldr	r3, [r7, #4]
 801ebca:	2201      	movs	r2, #1
 801ebcc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 801ebd0:	687b      	ldr	r3, [r7, #4]
 801ebd2:	2201      	movs	r2, #1
 801ebd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 801ebd8:	687b      	ldr	r3, [r7, #4]
 801ebda:	2201      	movs	r2, #1
 801ebdc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 801ebe0:	687b      	ldr	r3, [r7, #4]
 801ebe2:	2201      	movs	r2, #1
 801ebe4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801ebe8:	687b      	ldr	r3, [r7, #4]
 801ebea:	2201      	movs	r2, #1
 801ebec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801ebf0:	687b      	ldr	r3, [r7, #4]
 801ebf2:	2201      	movs	r2, #1
 801ebf4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801ebf8:	687b      	ldr	r3, [r7, #4]
 801ebfa:	2201      	movs	r2, #1
 801ebfc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 801ec00:	687b      	ldr	r3, [r7, #4]
 801ec02:	2201      	movs	r2, #1
 801ec04:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 801ec08:	687b      	ldr	r3, [r7, #4]
 801ec0a:	2201      	movs	r2, #1
 801ec0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 801ec10:	2300      	movs	r3, #0
}
 801ec12:	4618      	mov	r0, r3
 801ec14:	3708      	adds	r7, #8
 801ec16:	46bd      	mov	sp, r7
 801ec18:	bd80      	pop	{r7, pc}
	...

0801ec1c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 801ec1c:	b480      	push	{r7}
 801ec1e:	b085      	sub	sp, #20
 801ec20:	af00      	add	r7, sp, #0
 801ec22:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 801ec24:	687b      	ldr	r3, [r7, #4]
 801ec26:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 801ec2a:	b2db      	uxtb	r3, r3
 801ec2c:	2b01      	cmp	r3, #1
 801ec2e:	d001      	beq.n	801ec34 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 801ec30:	2301      	movs	r3, #1
 801ec32:	e033      	b.n	801ec9c <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 801ec34:	687b      	ldr	r3, [r7, #4]
 801ec36:	2202      	movs	r2, #2
 801ec38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801ec3c:	687b      	ldr	r3, [r7, #4]
 801ec3e:	681b      	ldr	r3, [r3, #0]
 801ec40:	4a19      	ldr	r2, [pc, #100]	@ (801eca8 <HAL_TIM_Base_Start+0x8c>)
 801ec42:	4293      	cmp	r3, r2
 801ec44:	d009      	beq.n	801ec5a <HAL_TIM_Base_Start+0x3e>
 801ec46:	687b      	ldr	r3, [r7, #4]
 801ec48:	681b      	ldr	r3, [r3, #0]
 801ec4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801ec4e:	d004      	beq.n	801ec5a <HAL_TIM_Base_Start+0x3e>
 801ec50:	687b      	ldr	r3, [r7, #4]
 801ec52:	681b      	ldr	r3, [r3, #0]
 801ec54:	4a15      	ldr	r2, [pc, #84]	@ (801ecac <HAL_TIM_Base_Start+0x90>)
 801ec56:	4293      	cmp	r3, r2
 801ec58:	d115      	bne.n	801ec86 <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 801ec5a:	687b      	ldr	r3, [r7, #4]
 801ec5c:	681b      	ldr	r3, [r3, #0]
 801ec5e:	689a      	ldr	r2, [r3, #8]
 801ec60:	4b13      	ldr	r3, [pc, #76]	@ (801ecb0 <HAL_TIM_Base_Start+0x94>)
 801ec62:	4013      	ands	r3, r2
 801ec64:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801ec66:	68fb      	ldr	r3, [r7, #12]
 801ec68:	2b06      	cmp	r3, #6
 801ec6a:	d015      	beq.n	801ec98 <HAL_TIM_Base_Start+0x7c>
 801ec6c:	68fb      	ldr	r3, [r7, #12]
 801ec6e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801ec72:	d011      	beq.n	801ec98 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 801ec74:	687b      	ldr	r3, [r7, #4]
 801ec76:	681b      	ldr	r3, [r3, #0]
 801ec78:	681a      	ldr	r2, [r3, #0]
 801ec7a:	687b      	ldr	r3, [r7, #4]
 801ec7c:	681b      	ldr	r3, [r3, #0]
 801ec7e:	f042 0201 	orr.w	r2, r2, #1
 801ec82:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801ec84:	e008      	b.n	801ec98 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 801ec86:	687b      	ldr	r3, [r7, #4]
 801ec88:	681b      	ldr	r3, [r3, #0]
 801ec8a:	681a      	ldr	r2, [r3, #0]
 801ec8c:	687b      	ldr	r3, [r7, #4]
 801ec8e:	681b      	ldr	r3, [r3, #0]
 801ec90:	f042 0201 	orr.w	r2, r2, #1
 801ec94:	601a      	str	r2, [r3, #0]
 801ec96:	e000      	b.n	801ec9a <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801ec98:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 801ec9a:	2300      	movs	r3, #0
}
 801ec9c:	4618      	mov	r0, r3
 801ec9e:	3714      	adds	r7, #20
 801eca0:	46bd      	mov	sp, r7
 801eca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801eca6:	4770      	bx	lr
 801eca8:	40012c00 	.word	0x40012c00
 801ecac:	40014000 	.word	0x40014000
 801ecb0:	00010007 	.word	0x00010007

0801ecb4 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 801ecb4:	b480      	push	{r7}
 801ecb6:	b083      	sub	sp, #12
 801ecb8:	af00      	add	r7, sp, #0
 801ecba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 801ecbc:	687b      	ldr	r3, [r7, #4]
 801ecbe:	681b      	ldr	r3, [r3, #0]
 801ecc0:	6a1a      	ldr	r2, [r3, #32]
 801ecc2:	f241 1311 	movw	r3, #4369	@ 0x1111
 801ecc6:	4013      	ands	r3, r2
 801ecc8:	2b00      	cmp	r3, #0
 801ecca:	d10f      	bne.n	801ecec <HAL_TIM_Base_Stop+0x38>
 801eccc:	687b      	ldr	r3, [r7, #4]
 801ecce:	681b      	ldr	r3, [r3, #0]
 801ecd0:	6a1a      	ldr	r2, [r3, #32]
 801ecd2:	f240 4344 	movw	r3, #1092	@ 0x444
 801ecd6:	4013      	ands	r3, r2
 801ecd8:	2b00      	cmp	r3, #0
 801ecda:	d107      	bne.n	801ecec <HAL_TIM_Base_Stop+0x38>
 801ecdc:	687b      	ldr	r3, [r7, #4]
 801ecde:	681b      	ldr	r3, [r3, #0]
 801ece0:	681a      	ldr	r2, [r3, #0]
 801ece2:	687b      	ldr	r3, [r7, #4]
 801ece4:	681b      	ldr	r3, [r3, #0]
 801ece6:	f022 0201 	bic.w	r2, r2, #1
 801ecea:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 801ecec:	687b      	ldr	r3, [r7, #4]
 801ecee:	2201      	movs	r2, #1
 801ecf0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 801ecf4:	2300      	movs	r3, #0
}
 801ecf6:	4618      	mov	r0, r3
 801ecf8:	370c      	adds	r7, #12
 801ecfa:	46bd      	mov	sp, r7
 801ecfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ed00:	4770      	bx	lr
	...

0801ed04 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 801ed04:	b480      	push	{r7}
 801ed06:	b085      	sub	sp, #20
 801ed08:	af00      	add	r7, sp, #0
 801ed0a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 801ed0c:	687b      	ldr	r3, [r7, #4]
 801ed0e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 801ed12:	b2db      	uxtb	r3, r3
 801ed14:	2b01      	cmp	r3, #1
 801ed16:	d001      	beq.n	801ed1c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 801ed18:	2301      	movs	r3, #1
 801ed1a:	e03b      	b.n	801ed94 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 801ed1c:	687b      	ldr	r3, [r7, #4]
 801ed1e:	2202      	movs	r2, #2
 801ed20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 801ed24:	687b      	ldr	r3, [r7, #4]
 801ed26:	681b      	ldr	r3, [r3, #0]
 801ed28:	68da      	ldr	r2, [r3, #12]
 801ed2a:	687b      	ldr	r3, [r7, #4]
 801ed2c:	681b      	ldr	r3, [r3, #0]
 801ed2e:	f042 0201 	orr.w	r2, r2, #1
 801ed32:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801ed34:	687b      	ldr	r3, [r7, #4]
 801ed36:	681b      	ldr	r3, [r3, #0]
 801ed38:	4a19      	ldr	r2, [pc, #100]	@ (801eda0 <HAL_TIM_Base_Start_IT+0x9c>)
 801ed3a:	4293      	cmp	r3, r2
 801ed3c:	d009      	beq.n	801ed52 <HAL_TIM_Base_Start_IT+0x4e>
 801ed3e:	687b      	ldr	r3, [r7, #4]
 801ed40:	681b      	ldr	r3, [r3, #0]
 801ed42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801ed46:	d004      	beq.n	801ed52 <HAL_TIM_Base_Start_IT+0x4e>
 801ed48:	687b      	ldr	r3, [r7, #4]
 801ed4a:	681b      	ldr	r3, [r3, #0]
 801ed4c:	4a15      	ldr	r2, [pc, #84]	@ (801eda4 <HAL_TIM_Base_Start_IT+0xa0>)
 801ed4e:	4293      	cmp	r3, r2
 801ed50:	d115      	bne.n	801ed7e <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 801ed52:	687b      	ldr	r3, [r7, #4]
 801ed54:	681b      	ldr	r3, [r3, #0]
 801ed56:	689a      	ldr	r2, [r3, #8]
 801ed58:	4b13      	ldr	r3, [pc, #76]	@ (801eda8 <HAL_TIM_Base_Start_IT+0xa4>)
 801ed5a:	4013      	ands	r3, r2
 801ed5c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801ed5e:	68fb      	ldr	r3, [r7, #12]
 801ed60:	2b06      	cmp	r3, #6
 801ed62:	d015      	beq.n	801ed90 <HAL_TIM_Base_Start_IT+0x8c>
 801ed64:	68fb      	ldr	r3, [r7, #12]
 801ed66:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801ed6a:	d011      	beq.n	801ed90 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 801ed6c:	687b      	ldr	r3, [r7, #4]
 801ed6e:	681b      	ldr	r3, [r3, #0]
 801ed70:	681a      	ldr	r2, [r3, #0]
 801ed72:	687b      	ldr	r3, [r7, #4]
 801ed74:	681b      	ldr	r3, [r3, #0]
 801ed76:	f042 0201 	orr.w	r2, r2, #1
 801ed7a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801ed7c:	e008      	b.n	801ed90 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 801ed7e:	687b      	ldr	r3, [r7, #4]
 801ed80:	681b      	ldr	r3, [r3, #0]
 801ed82:	681a      	ldr	r2, [r3, #0]
 801ed84:	687b      	ldr	r3, [r7, #4]
 801ed86:	681b      	ldr	r3, [r3, #0]
 801ed88:	f042 0201 	orr.w	r2, r2, #1
 801ed8c:	601a      	str	r2, [r3, #0]
 801ed8e:	e000      	b.n	801ed92 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801ed90:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 801ed92:	2300      	movs	r3, #0
}
 801ed94:	4618      	mov	r0, r3
 801ed96:	3714      	adds	r7, #20
 801ed98:	46bd      	mov	sp, r7
 801ed9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ed9e:	4770      	bx	lr
 801eda0:	40012c00 	.word	0x40012c00
 801eda4:	40014000 	.word	0x40014000
 801eda8:	00010007 	.word	0x00010007

0801edac <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 801edac:	b580      	push	{r7, lr}
 801edae:	b082      	sub	sp, #8
 801edb0:	af00      	add	r7, sp, #0
 801edb2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 801edb4:	687b      	ldr	r3, [r7, #4]
 801edb6:	2b00      	cmp	r3, #0
 801edb8:	d101      	bne.n	801edbe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 801edba:	2301      	movs	r3, #1
 801edbc:	e049      	b.n	801ee52 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 801edbe:	687b      	ldr	r3, [r7, #4]
 801edc0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 801edc4:	b2db      	uxtb	r3, r3
 801edc6:	2b00      	cmp	r3, #0
 801edc8:	d106      	bne.n	801edd8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 801edca:	687b      	ldr	r3, [r7, #4]
 801edcc:	2200      	movs	r2, #0
 801edce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 801edd2:	6878      	ldr	r0, [r7, #4]
 801edd4:	f7e3 ff78 	bl	8002cc8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 801edd8:	687b      	ldr	r3, [r7, #4]
 801edda:	2202      	movs	r2, #2
 801eddc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801ede0:	687b      	ldr	r3, [r7, #4]
 801ede2:	681a      	ldr	r2, [r3, #0]
 801ede4:	687b      	ldr	r3, [r7, #4]
 801ede6:	3304      	adds	r3, #4
 801ede8:	4619      	mov	r1, r3
 801edea:	4610      	mov	r0, r2
 801edec:	f000 fcb4 	bl	801f758 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 801edf0:	687b      	ldr	r3, [r7, #4]
 801edf2:	2201      	movs	r2, #1
 801edf4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801edf8:	687b      	ldr	r3, [r7, #4]
 801edfa:	2201      	movs	r2, #1
 801edfc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 801ee00:	687b      	ldr	r3, [r7, #4]
 801ee02:	2201      	movs	r2, #1
 801ee04:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 801ee08:	687b      	ldr	r3, [r7, #4]
 801ee0a:	2201      	movs	r2, #1
 801ee0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 801ee10:	687b      	ldr	r3, [r7, #4]
 801ee12:	2201      	movs	r2, #1
 801ee14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 801ee18:	687b      	ldr	r3, [r7, #4]
 801ee1a:	2201      	movs	r2, #1
 801ee1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 801ee20:	687b      	ldr	r3, [r7, #4]
 801ee22:	2201      	movs	r2, #1
 801ee24:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801ee28:	687b      	ldr	r3, [r7, #4]
 801ee2a:	2201      	movs	r2, #1
 801ee2c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801ee30:	687b      	ldr	r3, [r7, #4]
 801ee32:	2201      	movs	r2, #1
 801ee34:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801ee38:	687b      	ldr	r3, [r7, #4]
 801ee3a:	2201      	movs	r2, #1
 801ee3c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 801ee40:	687b      	ldr	r3, [r7, #4]
 801ee42:	2201      	movs	r2, #1
 801ee44:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 801ee48:	687b      	ldr	r3, [r7, #4]
 801ee4a:	2201      	movs	r2, #1
 801ee4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 801ee50:	2300      	movs	r3, #0
}
 801ee52:	4618      	mov	r0, r3
 801ee54:	3708      	adds	r7, #8
 801ee56:	46bd      	mov	sp, r7
 801ee58:	bd80      	pop	{r7, pc}
	...

0801ee5c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 801ee5c:	b580      	push	{r7, lr}
 801ee5e:	b084      	sub	sp, #16
 801ee60:	af00      	add	r7, sp, #0
 801ee62:	6078      	str	r0, [r7, #4]
 801ee64:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 801ee66:	683b      	ldr	r3, [r7, #0]
 801ee68:	2b00      	cmp	r3, #0
 801ee6a:	d109      	bne.n	801ee80 <HAL_TIM_PWM_Start+0x24>
 801ee6c:	687b      	ldr	r3, [r7, #4]
 801ee6e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 801ee72:	b2db      	uxtb	r3, r3
 801ee74:	2b01      	cmp	r3, #1
 801ee76:	bf14      	ite	ne
 801ee78:	2301      	movne	r3, #1
 801ee7a:	2300      	moveq	r3, #0
 801ee7c:	b2db      	uxtb	r3, r3
 801ee7e:	e03c      	b.n	801eefa <HAL_TIM_PWM_Start+0x9e>
 801ee80:	683b      	ldr	r3, [r7, #0]
 801ee82:	2b04      	cmp	r3, #4
 801ee84:	d109      	bne.n	801ee9a <HAL_TIM_PWM_Start+0x3e>
 801ee86:	687b      	ldr	r3, [r7, #4]
 801ee88:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 801ee8c:	b2db      	uxtb	r3, r3
 801ee8e:	2b01      	cmp	r3, #1
 801ee90:	bf14      	ite	ne
 801ee92:	2301      	movne	r3, #1
 801ee94:	2300      	moveq	r3, #0
 801ee96:	b2db      	uxtb	r3, r3
 801ee98:	e02f      	b.n	801eefa <HAL_TIM_PWM_Start+0x9e>
 801ee9a:	683b      	ldr	r3, [r7, #0]
 801ee9c:	2b08      	cmp	r3, #8
 801ee9e:	d109      	bne.n	801eeb4 <HAL_TIM_PWM_Start+0x58>
 801eea0:	687b      	ldr	r3, [r7, #4]
 801eea2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 801eea6:	b2db      	uxtb	r3, r3
 801eea8:	2b01      	cmp	r3, #1
 801eeaa:	bf14      	ite	ne
 801eeac:	2301      	movne	r3, #1
 801eeae:	2300      	moveq	r3, #0
 801eeb0:	b2db      	uxtb	r3, r3
 801eeb2:	e022      	b.n	801eefa <HAL_TIM_PWM_Start+0x9e>
 801eeb4:	683b      	ldr	r3, [r7, #0]
 801eeb6:	2b0c      	cmp	r3, #12
 801eeb8:	d109      	bne.n	801eece <HAL_TIM_PWM_Start+0x72>
 801eeba:	687b      	ldr	r3, [r7, #4]
 801eebc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 801eec0:	b2db      	uxtb	r3, r3
 801eec2:	2b01      	cmp	r3, #1
 801eec4:	bf14      	ite	ne
 801eec6:	2301      	movne	r3, #1
 801eec8:	2300      	moveq	r3, #0
 801eeca:	b2db      	uxtb	r3, r3
 801eecc:	e015      	b.n	801eefa <HAL_TIM_PWM_Start+0x9e>
 801eece:	683b      	ldr	r3, [r7, #0]
 801eed0:	2b10      	cmp	r3, #16
 801eed2:	d109      	bne.n	801eee8 <HAL_TIM_PWM_Start+0x8c>
 801eed4:	687b      	ldr	r3, [r7, #4]
 801eed6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801eeda:	b2db      	uxtb	r3, r3
 801eedc:	2b01      	cmp	r3, #1
 801eede:	bf14      	ite	ne
 801eee0:	2301      	movne	r3, #1
 801eee2:	2300      	moveq	r3, #0
 801eee4:	b2db      	uxtb	r3, r3
 801eee6:	e008      	b.n	801eefa <HAL_TIM_PWM_Start+0x9e>
 801eee8:	687b      	ldr	r3, [r7, #4]
 801eeea:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 801eeee:	b2db      	uxtb	r3, r3
 801eef0:	2b01      	cmp	r3, #1
 801eef2:	bf14      	ite	ne
 801eef4:	2301      	movne	r3, #1
 801eef6:	2300      	moveq	r3, #0
 801eef8:	b2db      	uxtb	r3, r3
 801eefa:	2b00      	cmp	r3, #0
 801eefc:	d001      	beq.n	801ef02 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 801eefe:	2301      	movs	r3, #1
 801ef00:	e07e      	b.n	801f000 <HAL_TIM_PWM_Start+0x1a4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 801ef02:	683b      	ldr	r3, [r7, #0]
 801ef04:	2b00      	cmp	r3, #0
 801ef06:	d104      	bne.n	801ef12 <HAL_TIM_PWM_Start+0xb6>
 801ef08:	687b      	ldr	r3, [r7, #4]
 801ef0a:	2202      	movs	r2, #2
 801ef0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 801ef10:	e023      	b.n	801ef5a <HAL_TIM_PWM_Start+0xfe>
 801ef12:	683b      	ldr	r3, [r7, #0]
 801ef14:	2b04      	cmp	r3, #4
 801ef16:	d104      	bne.n	801ef22 <HAL_TIM_PWM_Start+0xc6>
 801ef18:	687b      	ldr	r3, [r7, #4]
 801ef1a:	2202      	movs	r2, #2
 801ef1c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 801ef20:	e01b      	b.n	801ef5a <HAL_TIM_PWM_Start+0xfe>
 801ef22:	683b      	ldr	r3, [r7, #0]
 801ef24:	2b08      	cmp	r3, #8
 801ef26:	d104      	bne.n	801ef32 <HAL_TIM_PWM_Start+0xd6>
 801ef28:	687b      	ldr	r3, [r7, #4]
 801ef2a:	2202      	movs	r2, #2
 801ef2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 801ef30:	e013      	b.n	801ef5a <HAL_TIM_PWM_Start+0xfe>
 801ef32:	683b      	ldr	r3, [r7, #0]
 801ef34:	2b0c      	cmp	r3, #12
 801ef36:	d104      	bne.n	801ef42 <HAL_TIM_PWM_Start+0xe6>
 801ef38:	687b      	ldr	r3, [r7, #4]
 801ef3a:	2202      	movs	r2, #2
 801ef3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 801ef40:	e00b      	b.n	801ef5a <HAL_TIM_PWM_Start+0xfe>
 801ef42:	683b      	ldr	r3, [r7, #0]
 801ef44:	2b10      	cmp	r3, #16
 801ef46:	d104      	bne.n	801ef52 <HAL_TIM_PWM_Start+0xf6>
 801ef48:	687b      	ldr	r3, [r7, #4]
 801ef4a:	2202      	movs	r2, #2
 801ef4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 801ef50:	e003      	b.n	801ef5a <HAL_TIM_PWM_Start+0xfe>
 801ef52:	687b      	ldr	r3, [r7, #4]
 801ef54:	2202      	movs	r2, #2
 801ef56:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 801ef5a:	687b      	ldr	r3, [r7, #4]
 801ef5c:	681b      	ldr	r3, [r3, #0]
 801ef5e:	2201      	movs	r2, #1
 801ef60:	6839      	ldr	r1, [r7, #0]
 801ef62:	4618      	mov	r0, r3
 801ef64:	f000 ff80 	bl	801fe68 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 801ef68:	687b      	ldr	r3, [r7, #4]
 801ef6a:	681b      	ldr	r3, [r3, #0]
 801ef6c:	4a26      	ldr	r2, [pc, #152]	@ (801f008 <HAL_TIM_PWM_Start+0x1ac>)
 801ef6e:	4293      	cmp	r3, r2
 801ef70:	d009      	beq.n	801ef86 <HAL_TIM_PWM_Start+0x12a>
 801ef72:	687b      	ldr	r3, [r7, #4]
 801ef74:	681b      	ldr	r3, [r3, #0]
 801ef76:	4a25      	ldr	r2, [pc, #148]	@ (801f00c <HAL_TIM_PWM_Start+0x1b0>)
 801ef78:	4293      	cmp	r3, r2
 801ef7a:	d004      	beq.n	801ef86 <HAL_TIM_PWM_Start+0x12a>
 801ef7c:	687b      	ldr	r3, [r7, #4]
 801ef7e:	681b      	ldr	r3, [r3, #0]
 801ef80:	4a23      	ldr	r2, [pc, #140]	@ (801f010 <HAL_TIM_PWM_Start+0x1b4>)
 801ef82:	4293      	cmp	r3, r2
 801ef84:	d101      	bne.n	801ef8a <HAL_TIM_PWM_Start+0x12e>
 801ef86:	2301      	movs	r3, #1
 801ef88:	e000      	b.n	801ef8c <HAL_TIM_PWM_Start+0x130>
 801ef8a:	2300      	movs	r3, #0
 801ef8c:	2b00      	cmp	r3, #0
 801ef8e:	d007      	beq.n	801efa0 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 801ef90:	687b      	ldr	r3, [r7, #4]
 801ef92:	681b      	ldr	r3, [r3, #0]
 801ef94:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801ef96:	687b      	ldr	r3, [r7, #4]
 801ef98:	681b      	ldr	r3, [r3, #0]
 801ef9a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 801ef9e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801efa0:	687b      	ldr	r3, [r7, #4]
 801efa2:	681b      	ldr	r3, [r3, #0]
 801efa4:	4a18      	ldr	r2, [pc, #96]	@ (801f008 <HAL_TIM_PWM_Start+0x1ac>)
 801efa6:	4293      	cmp	r3, r2
 801efa8:	d009      	beq.n	801efbe <HAL_TIM_PWM_Start+0x162>
 801efaa:	687b      	ldr	r3, [r7, #4]
 801efac:	681b      	ldr	r3, [r3, #0]
 801efae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801efb2:	d004      	beq.n	801efbe <HAL_TIM_PWM_Start+0x162>
 801efb4:	687b      	ldr	r3, [r7, #4]
 801efb6:	681b      	ldr	r3, [r3, #0]
 801efb8:	4a14      	ldr	r2, [pc, #80]	@ (801f00c <HAL_TIM_PWM_Start+0x1b0>)
 801efba:	4293      	cmp	r3, r2
 801efbc:	d115      	bne.n	801efea <HAL_TIM_PWM_Start+0x18e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 801efbe:	687b      	ldr	r3, [r7, #4]
 801efc0:	681b      	ldr	r3, [r3, #0]
 801efc2:	689a      	ldr	r2, [r3, #8]
 801efc4:	4b13      	ldr	r3, [pc, #76]	@ (801f014 <HAL_TIM_PWM_Start+0x1b8>)
 801efc6:	4013      	ands	r3, r2
 801efc8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801efca:	68fb      	ldr	r3, [r7, #12]
 801efcc:	2b06      	cmp	r3, #6
 801efce:	d015      	beq.n	801effc <HAL_TIM_PWM_Start+0x1a0>
 801efd0:	68fb      	ldr	r3, [r7, #12]
 801efd2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801efd6:	d011      	beq.n	801effc <HAL_TIM_PWM_Start+0x1a0>
    {
      __HAL_TIM_ENABLE(htim);
 801efd8:	687b      	ldr	r3, [r7, #4]
 801efda:	681b      	ldr	r3, [r3, #0]
 801efdc:	681a      	ldr	r2, [r3, #0]
 801efde:	687b      	ldr	r3, [r7, #4]
 801efe0:	681b      	ldr	r3, [r3, #0]
 801efe2:	f042 0201 	orr.w	r2, r2, #1
 801efe6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801efe8:	e008      	b.n	801effc <HAL_TIM_PWM_Start+0x1a0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 801efea:	687b      	ldr	r3, [r7, #4]
 801efec:	681b      	ldr	r3, [r3, #0]
 801efee:	681a      	ldr	r2, [r3, #0]
 801eff0:	687b      	ldr	r3, [r7, #4]
 801eff2:	681b      	ldr	r3, [r3, #0]
 801eff4:	f042 0201 	orr.w	r2, r2, #1
 801eff8:	601a      	str	r2, [r3, #0]
 801effa:	e000      	b.n	801effe <HAL_TIM_PWM_Start+0x1a2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801effc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 801effe:	2300      	movs	r3, #0
}
 801f000:	4618      	mov	r0, r3
 801f002:	3710      	adds	r7, #16
 801f004:	46bd      	mov	sp, r7
 801f006:	bd80      	pop	{r7, pc}
 801f008:	40012c00 	.word	0x40012c00
 801f00c:	40014000 	.word	0x40014000
 801f010:	40014400 	.word	0x40014400
 801f014:	00010007 	.word	0x00010007

0801f018 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 801f018:	b580      	push	{r7, lr}
 801f01a:	b082      	sub	sp, #8
 801f01c:	af00      	add	r7, sp, #0
 801f01e:	6078      	str	r0, [r7, #4]
 801f020:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 801f022:	687b      	ldr	r3, [r7, #4]
 801f024:	681b      	ldr	r3, [r3, #0]
 801f026:	2200      	movs	r2, #0
 801f028:	6839      	ldr	r1, [r7, #0]
 801f02a:	4618      	mov	r0, r3
 801f02c:	f000 ff1c 	bl	801fe68 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 801f030:	687b      	ldr	r3, [r7, #4]
 801f032:	681b      	ldr	r3, [r3, #0]
 801f034:	4a39      	ldr	r2, [pc, #228]	@ (801f11c <HAL_TIM_PWM_Stop+0x104>)
 801f036:	4293      	cmp	r3, r2
 801f038:	d009      	beq.n	801f04e <HAL_TIM_PWM_Stop+0x36>
 801f03a:	687b      	ldr	r3, [r7, #4]
 801f03c:	681b      	ldr	r3, [r3, #0]
 801f03e:	4a38      	ldr	r2, [pc, #224]	@ (801f120 <HAL_TIM_PWM_Stop+0x108>)
 801f040:	4293      	cmp	r3, r2
 801f042:	d004      	beq.n	801f04e <HAL_TIM_PWM_Stop+0x36>
 801f044:	687b      	ldr	r3, [r7, #4]
 801f046:	681b      	ldr	r3, [r3, #0]
 801f048:	4a36      	ldr	r2, [pc, #216]	@ (801f124 <HAL_TIM_PWM_Stop+0x10c>)
 801f04a:	4293      	cmp	r3, r2
 801f04c:	d101      	bne.n	801f052 <HAL_TIM_PWM_Stop+0x3a>
 801f04e:	2301      	movs	r3, #1
 801f050:	e000      	b.n	801f054 <HAL_TIM_PWM_Stop+0x3c>
 801f052:	2300      	movs	r3, #0
 801f054:	2b00      	cmp	r3, #0
 801f056:	d017      	beq.n	801f088 <HAL_TIM_PWM_Stop+0x70>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 801f058:	687b      	ldr	r3, [r7, #4]
 801f05a:	681b      	ldr	r3, [r3, #0]
 801f05c:	6a1a      	ldr	r2, [r3, #32]
 801f05e:	f241 1311 	movw	r3, #4369	@ 0x1111
 801f062:	4013      	ands	r3, r2
 801f064:	2b00      	cmp	r3, #0
 801f066:	d10f      	bne.n	801f088 <HAL_TIM_PWM_Stop+0x70>
 801f068:	687b      	ldr	r3, [r7, #4]
 801f06a:	681b      	ldr	r3, [r3, #0]
 801f06c:	6a1a      	ldr	r2, [r3, #32]
 801f06e:	f240 4344 	movw	r3, #1092	@ 0x444
 801f072:	4013      	ands	r3, r2
 801f074:	2b00      	cmp	r3, #0
 801f076:	d107      	bne.n	801f088 <HAL_TIM_PWM_Stop+0x70>
 801f078:	687b      	ldr	r3, [r7, #4]
 801f07a:	681b      	ldr	r3, [r3, #0]
 801f07c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801f07e:	687b      	ldr	r3, [r7, #4]
 801f080:	681b      	ldr	r3, [r3, #0]
 801f082:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 801f086:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 801f088:	687b      	ldr	r3, [r7, #4]
 801f08a:	681b      	ldr	r3, [r3, #0]
 801f08c:	6a1a      	ldr	r2, [r3, #32]
 801f08e:	f241 1311 	movw	r3, #4369	@ 0x1111
 801f092:	4013      	ands	r3, r2
 801f094:	2b00      	cmp	r3, #0
 801f096:	d10f      	bne.n	801f0b8 <HAL_TIM_PWM_Stop+0xa0>
 801f098:	687b      	ldr	r3, [r7, #4]
 801f09a:	681b      	ldr	r3, [r3, #0]
 801f09c:	6a1a      	ldr	r2, [r3, #32]
 801f09e:	f240 4344 	movw	r3, #1092	@ 0x444
 801f0a2:	4013      	ands	r3, r2
 801f0a4:	2b00      	cmp	r3, #0
 801f0a6:	d107      	bne.n	801f0b8 <HAL_TIM_PWM_Stop+0xa0>
 801f0a8:	687b      	ldr	r3, [r7, #4]
 801f0aa:	681b      	ldr	r3, [r3, #0]
 801f0ac:	681a      	ldr	r2, [r3, #0]
 801f0ae:	687b      	ldr	r3, [r7, #4]
 801f0b0:	681b      	ldr	r3, [r3, #0]
 801f0b2:	f022 0201 	bic.w	r2, r2, #1
 801f0b6:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 801f0b8:	683b      	ldr	r3, [r7, #0]
 801f0ba:	2b00      	cmp	r3, #0
 801f0bc:	d104      	bne.n	801f0c8 <HAL_TIM_PWM_Stop+0xb0>
 801f0be:	687b      	ldr	r3, [r7, #4]
 801f0c0:	2201      	movs	r2, #1
 801f0c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 801f0c6:	e023      	b.n	801f110 <HAL_TIM_PWM_Stop+0xf8>
 801f0c8:	683b      	ldr	r3, [r7, #0]
 801f0ca:	2b04      	cmp	r3, #4
 801f0cc:	d104      	bne.n	801f0d8 <HAL_TIM_PWM_Stop+0xc0>
 801f0ce:	687b      	ldr	r3, [r7, #4]
 801f0d0:	2201      	movs	r2, #1
 801f0d2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 801f0d6:	e01b      	b.n	801f110 <HAL_TIM_PWM_Stop+0xf8>
 801f0d8:	683b      	ldr	r3, [r7, #0]
 801f0da:	2b08      	cmp	r3, #8
 801f0dc:	d104      	bne.n	801f0e8 <HAL_TIM_PWM_Stop+0xd0>
 801f0de:	687b      	ldr	r3, [r7, #4]
 801f0e0:	2201      	movs	r2, #1
 801f0e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 801f0e6:	e013      	b.n	801f110 <HAL_TIM_PWM_Stop+0xf8>
 801f0e8:	683b      	ldr	r3, [r7, #0]
 801f0ea:	2b0c      	cmp	r3, #12
 801f0ec:	d104      	bne.n	801f0f8 <HAL_TIM_PWM_Stop+0xe0>
 801f0ee:	687b      	ldr	r3, [r7, #4]
 801f0f0:	2201      	movs	r2, #1
 801f0f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 801f0f6:	e00b      	b.n	801f110 <HAL_TIM_PWM_Stop+0xf8>
 801f0f8:	683b      	ldr	r3, [r7, #0]
 801f0fa:	2b10      	cmp	r3, #16
 801f0fc:	d104      	bne.n	801f108 <HAL_TIM_PWM_Stop+0xf0>
 801f0fe:	687b      	ldr	r3, [r7, #4]
 801f100:	2201      	movs	r2, #1
 801f102:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 801f106:	e003      	b.n	801f110 <HAL_TIM_PWM_Stop+0xf8>
 801f108:	687b      	ldr	r3, [r7, #4]
 801f10a:	2201      	movs	r2, #1
 801f10c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 801f110:	2300      	movs	r3, #0
}
 801f112:	4618      	mov	r0, r3
 801f114:	3708      	adds	r7, #8
 801f116:	46bd      	mov	sp, r7
 801f118:	bd80      	pop	{r7, pc}
 801f11a:	bf00      	nop
 801f11c:	40012c00 	.word	0x40012c00
 801f120:	40014000 	.word	0x40014000
 801f124:	40014400 	.word	0x40014400

0801f128 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 801f128:	b580      	push	{r7, lr}
 801f12a:	b084      	sub	sp, #16
 801f12c:	af00      	add	r7, sp, #0
 801f12e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 801f130:	687b      	ldr	r3, [r7, #4]
 801f132:	681b      	ldr	r3, [r3, #0]
 801f134:	68db      	ldr	r3, [r3, #12]
 801f136:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 801f138:	687b      	ldr	r3, [r7, #4]
 801f13a:	681b      	ldr	r3, [r3, #0]
 801f13c:	691b      	ldr	r3, [r3, #16]
 801f13e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 801f140:	68bb      	ldr	r3, [r7, #8]
 801f142:	f003 0302 	and.w	r3, r3, #2
 801f146:	2b00      	cmp	r3, #0
 801f148:	d020      	beq.n	801f18c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 801f14a:	68fb      	ldr	r3, [r7, #12]
 801f14c:	f003 0302 	and.w	r3, r3, #2
 801f150:	2b00      	cmp	r3, #0
 801f152:	d01b      	beq.n	801f18c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 801f154:	687b      	ldr	r3, [r7, #4]
 801f156:	681b      	ldr	r3, [r3, #0]
 801f158:	f06f 0202 	mvn.w	r2, #2
 801f15c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 801f15e:	687b      	ldr	r3, [r7, #4]
 801f160:	2201      	movs	r2, #1
 801f162:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 801f164:	687b      	ldr	r3, [r7, #4]
 801f166:	681b      	ldr	r3, [r3, #0]
 801f168:	699b      	ldr	r3, [r3, #24]
 801f16a:	f003 0303 	and.w	r3, r3, #3
 801f16e:	2b00      	cmp	r3, #0
 801f170:	d003      	beq.n	801f17a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 801f172:	6878      	ldr	r0, [r7, #4]
 801f174:	f000 fad1 	bl	801f71a <HAL_TIM_IC_CaptureCallback>
 801f178:	e005      	b.n	801f186 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 801f17a:	6878      	ldr	r0, [r7, #4]
 801f17c:	f000 fac3 	bl	801f706 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 801f180:	6878      	ldr	r0, [r7, #4]
 801f182:	f000 fad4 	bl	801f72e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801f186:	687b      	ldr	r3, [r7, #4]
 801f188:	2200      	movs	r2, #0
 801f18a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 801f18c:	68bb      	ldr	r3, [r7, #8]
 801f18e:	f003 0304 	and.w	r3, r3, #4
 801f192:	2b00      	cmp	r3, #0
 801f194:	d020      	beq.n	801f1d8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 801f196:	68fb      	ldr	r3, [r7, #12]
 801f198:	f003 0304 	and.w	r3, r3, #4
 801f19c:	2b00      	cmp	r3, #0
 801f19e:	d01b      	beq.n	801f1d8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 801f1a0:	687b      	ldr	r3, [r7, #4]
 801f1a2:	681b      	ldr	r3, [r3, #0]
 801f1a4:	f06f 0204 	mvn.w	r2, #4
 801f1a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 801f1aa:	687b      	ldr	r3, [r7, #4]
 801f1ac:	2202      	movs	r2, #2
 801f1ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 801f1b0:	687b      	ldr	r3, [r7, #4]
 801f1b2:	681b      	ldr	r3, [r3, #0]
 801f1b4:	699b      	ldr	r3, [r3, #24]
 801f1b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 801f1ba:	2b00      	cmp	r3, #0
 801f1bc:	d003      	beq.n	801f1c6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801f1be:	6878      	ldr	r0, [r7, #4]
 801f1c0:	f000 faab 	bl	801f71a <HAL_TIM_IC_CaptureCallback>
 801f1c4:	e005      	b.n	801f1d2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801f1c6:	6878      	ldr	r0, [r7, #4]
 801f1c8:	f000 fa9d 	bl	801f706 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801f1cc:	6878      	ldr	r0, [r7, #4]
 801f1ce:	f000 faae 	bl	801f72e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801f1d2:	687b      	ldr	r3, [r7, #4]
 801f1d4:	2200      	movs	r2, #0
 801f1d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 801f1d8:	68bb      	ldr	r3, [r7, #8]
 801f1da:	f003 0308 	and.w	r3, r3, #8
 801f1de:	2b00      	cmp	r3, #0
 801f1e0:	d020      	beq.n	801f224 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 801f1e2:	68fb      	ldr	r3, [r7, #12]
 801f1e4:	f003 0308 	and.w	r3, r3, #8
 801f1e8:	2b00      	cmp	r3, #0
 801f1ea:	d01b      	beq.n	801f224 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 801f1ec:	687b      	ldr	r3, [r7, #4]
 801f1ee:	681b      	ldr	r3, [r3, #0]
 801f1f0:	f06f 0208 	mvn.w	r2, #8
 801f1f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 801f1f6:	687b      	ldr	r3, [r7, #4]
 801f1f8:	2204      	movs	r2, #4
 801f1fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 801f1fc:	687b      	ldr	r3, [r7, #4]
 801f1fe:	681b      	ldr	r3, [r3, #0]
 801f200:	69db      	ldr	r3, [r3, #28]
 801f202:	f003 0303 	and.w	r3, r3, #3
 801f206:	2b00      	cmp	r3, #0
 801f208:	d003      	beq.n	801f212 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801f20a:	6878      	ldr	r0, [r7, #4]
 801f20c:	f000 fa85 	bl	801f71a <HAL_TIM_IC_CaptureCallback>
 801f210:	e005      	b.n	801f21e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801f212:	6878      	ldr	r0, [r7, #4]
 801f214:	f000 fa77 	bl	801f706 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801f218:	6878      	ldr	r0, [r7, #4]
 801f21a:	f000 fa88 	bl	801f72e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801f21e:	687b      	ldr	r3, [r7, #4]
 801f220:	2200      	movs	r2, #0
 801f222:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 801f224:	68bb      	ldr	r3, [r7, #8]
 801f226:	f003 0310 	and.w	r3, r3, #16
 801f22a:	2b00      	cmp	r3, #0
 801f22c:	d020      	beq.n	801f270 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 801f22e:	68fb      	ldr	r3, [r7, #12]
 801f230:	f003 0310 	and.w	r3, r3, #16
 801f234:	2b00      	cmp	r3, #0
 801f236:	d01b      	beq.n	801f270 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 801f238:	687b      	ldr	r3, [r7, #4]
 801f23a:	681b      	ldr	r3, [r3, #0]
 801f23c:	f06f 0210 	mvn.w	r2, #16
 801f240:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 801f242:	687b      	ldr	r3, [r7, #4]
 801f244:	2208      	movs	r2, #8
 801f246:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 801f248:	687b      	ldr	r3, [r7, #4]
 801f24a:	681b      	ldr	r3, [r3, #0]
 801f24c:	69db      	ldr	r3, [r3, #28]
 801f24e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 801f252:	2b00      	cmp	r3, #0
 801f254:	d003      	beq.n	801f25e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801f256:	6878      	ldr	r0, [r7, #4]
 801f258:	f000 fa5f 	bl	801f71a <HAL_TIM_IC_CaptureCallback>
 801f25c:	e005      	b.n	801f26a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801f25e:	6878      	ldr	r0, [r7, #4]
 801f260:	f000 fa51 	bl	801f706 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801f264:	6878      	ldr	r0, [r7, #4]
 801f266:	f000 fa62 	bl	801f72e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801f26a:	687b      	ldr	r3, [r7, #4]
 801f26c:	2200      	movs	r2, #0
 801f26e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 801f270:	68bb      	ldr	r3, [r7, #8]
 801f272:	f003 0301 	and.w	r3, r3, #1
 801f276:	2b00      	cmp	r3, #0
 801f278:	d00c      	beq.n	801f294 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 801f27a:	68fb      	ldr	r3, [r7, #12]
 801f27c:	f003 0301 	and.w	r3, r3, #1
 801f280:	2b00      	cmp	r3, #0
 801f282:	d007      	beq.n	801f294 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 801f284:	687b      	ldr	r3, [r7, #4]
 801f286:	681b      	ldr	r3, [r3, #0]
 801f288:	f06f 0201 	mvn.w	r2, #1
 801f28c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 801f28e:	6878      	ldr	r0, [r7, #4]
 801f290:	f000 fa2f 	bl	801f6f2 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 801f294:	68bb      	ldr	r3, [r7, #8]
 801f296:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801f29a:	2b00      	cmp	r3, #0
 801f29c:	d104      	bne.n	801f2a8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 801f29e:	68bb      	ldr	r3, [r7, #8]
 801f2a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 801f2a4:	2b00      	cmp	r3, #0
 801f2a6:	d00c      	beq.n	801f2c2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 801f2a8:	68fb      	ldr	r3, [r7, #12]
 801f2aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801f2ae:	2b00      	cmp	r3, #0
 801f2b0:	d007      	beq.n	801f2c2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 801f2b2:	687b      	ldr	r3, [r7, #4]
 801f2b4:	681b      	ldr	r3, [r3, #0]
 801f2b6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 801f2ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 801f2bc:	6878      	ldr	r0, [r7, #4]
 801f2be:	f000 fee1 	bl	8020084 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 801f2c2:	68bb      	ldr	r3, [r7, #8]
 801f2c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801f2c8:	2b00      	cmp	r3, #0
 801f2ca:	d00c      	beq.n	801f2e6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 801f2cc:	68fb      	ldr	r3, [r7, #12]
 801f2ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801f2d2:	2b00      	cmp	r3, #0
 801f2d4:	d007      	beq.n	801f2e6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 801f2d6:	687b      	ldr	r3, [r7, #4]
 801f2d8:	681b      	ldr	r3, [r3, #0]
 801f2da:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 801f2de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 801f2e0:	6878      	ldr	r0, [r7, #4]
 801f2e2:	f000 fed9 	bl	8020098 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 801f2e6:	68bb      	ldr	r3, [r7, #8]
 801f2e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801f2ec:	2b00      	cmp	r3, #0
 801f2ee:	d00c      	beq.n	801f30a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 801f2f0:	68fb      	ldr	r3, [r7, #12]
 801f2f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801f2f6:	2b00      	cmp	r3, #0
 801f2f8:	d007      	beq.n	801f30a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 801f2fa:	687b      	ldr	r3, [r7, #4]
 801f2fc:	681b      	ldr	r3, [r3, #0]
 801f2fe:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 801f302:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 801f304:	6878      	ldr	r0, [r7, #4]
 801f306:	f000 fa1c 	bl	801f742 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 801f30a:	68bb      	ldr	r3, [r7, #8]
 801f30c:	f003 0320 	and.w	r3, r3, #32
 801f310:	2b00      	cmp	r3, #0
 801f312:	d00c      	beq.n	801f32e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 801f314:	68fb      	ldr	r3, [r7, #12]
 801f316:	f003 0320 	and.w	r3, r3, #32
 801f31a:	2b00      	cmp	r3, #0
 801f31c:	d007      	beq.n	801f32e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 801f31e:	687b      	ldr	r3, [r7, #4]
 801f320:	681b      	ldr	r3, [r3, #0]
 801f322:	f06f 0220 	mvn.w	r2, #32
 801f326:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 801f328:	6878      	ldr	r0, [r7, #4]
 801f32a:	f000 fea1 	bl	8020070 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 801f32e:	bf00      	nop
 801f330:	3710      	adds	r7, #16
 801f332:	46bd      	mov	sp, r7
 801f334:	bd80      	pop	{r7, pc}
	...

0801f338 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 801f338:	b580      	push	{r7, lr}
 801f33a:	b086      	sub	sp, #24
 801f33c:	af00      	add	r7, sp, #0
 801f33e:	60f8      	str	r0, [r7, #12]
 801f340:	60b9      	str	r1, [r7, #8]
 801f342:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 801f344:	2300      	movs	r3, #0
 801f346:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 801f348:	68fb      	ldr	r3, [r7, #12]
 801f34a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 801f34e:	2b01      	cmp	r3, #1
 801f350:	d101      	bne.n	801f356 <HAL_TIM_PWM_ConfigChannel+0x1e>
 801f352:	2302      	movs	r3, #2
 801f354:	e0ff      	b.n	801f556 <HAL_TIM_PWM_ConfigChannel+0x21e>
 801f356:	68fb      	ldr	r3, [r7, #12]
 801f358:	2201      	movs	r2, #1
 801f35a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 801f35e:	687b      	ldr	r3, [r7, #4]
 801f360:	2b14      	cmp	r3, #20
 801f362:	f200 80f0 	bhi.w	801f546 <HAL_TIM_PWM_ConfigChannel+0x20e>
 801f366:	a201      	add	r2, pc, #4	@ (adr r2, 801f36c <HAL_TIM_PWM_ConfigChannel+0x34>)
 801f368:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801f36c:	0801f3c1 	.word	0x0801f3c1
 801f370:	0801f547 	.word	0x0801f547
 801f374:	0801f547 	.word	0x0801f547
 801f378:	0801f547 	.word	0x0801f547
 801f37c:	0801f401 	.word	0x0801f401
 801f380:	0801f547 	.word	0x0801f547
 801f384:	0801f547 	.word	0x0801f547
 801f388:	0801f547 	.word	0x0801f547
 801f38c:	0801f443 	.word	0x0801f443
 801f390:	0801f547 	.word	0x0801f547
 801f394:	0801f547 	.word	0x0801f547
 801f398:	0801f547 	.word	0x0801f547
 801f39c:	0801f483 	.word	0x0801f483
 801f3a0:	0801f547 	.word	0x0801f547
 801f3a4:	0801f547 	.word	0x0801f547
 801f3a8:	0801f547 	.word	0x0801f547
 801f3ac:	0801f4c5 	.word	0x0801f4c5
 801f3b0:	0801f547 	.word	0x0801f547
 801f3b4:	0801f547 	.word	0x0801f547
 801f3b8:	0801f547 	.word	0x0801f547
 801f3bc:	0801f505 	.word	0x0801f505
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 801f3c0:	68fb      	ldr	r3, [r7, #12]
 801f3c2:	681b      	ldr	r3, [r3, #0]
 801f3c4:	68b9      	ldr	r1, [r7, #8]
 801f3c6:	4618      	mov	r0, r3
 801f3c8:	f000 fa36 	bl	801f838 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 801f3cc:	68fb      	ldr	r3, [r7, #12]
 801f3ce:	681b      	ldr	r3, [r3, #0]
 801f3d0:	699a      	ldr	r2, [r3, #24]
 801f3d2:	68fb      	ldr	r3, [r7, #12]
 801f3d4:	681b      	ldr	r3, [r3, #0]
 801f3d6:	f042 0208 	orr.w	r2, r2, #8
 801f3da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 801f3dc:	68fb      	ldr	r3, [r7, #12]
 801f3de:	681b      	ldr	r3, [r3, #0]
 801f3e0:	699a      	ldr	r2, [r3, #24]
 801f3e2:	68fb      	ldr	r3, [r7, #12]
 801f3e4:	681b      	ldr	r3, [r3, #0]
 801f3e6:	f022 0204 	bic.w	r2, r2, #4
 801f3ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 801f3ec:	68fb      	ldr	r3, [r7, #12]
 801f3ee:	681b      	ldr	r3, [r3, #0]
 801f3f0:	6999      	ldr	r1, [r3, #24]
 801f3f2:	68bb      	ldr	r3, [r7, #8]
 801f3f4:	691a      	ldr	r2, [r3, #16]
 801f3f6:	68fb      	ldr	r3, [r7, #12]
 801f3f8:	681b      	ldr	r3, [r3, #0]
 801f3fa:	430a      	orrs	r2, r1
 801f3fc:	619a      	str	r2, [r3, #24]
      break;
 801f3fe:	e0a5      	b.n	801f54c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 801f400:	68fb      	ldr	r3, [r7, #12]
 801f402:	681b      	ldr	r3, [r3, #0]
 801f404:	68b9      	ldr	r1, [r7, #8]
 801f406:	4618      	mov	r0, r3
 801f408:	f000 fa92 	bl	801f930 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 801f40c:	68fb      	ldr	r3, [r7, #12]
 801f40e:	681b      	ldr	r3, [r3, #0]
 801f410:	699a      	ldr	r2, [r3, #24]
 801f412:	68fb      	ldr	r3, [r7, #12]
 801f414:	681b      	ldr	r3, [r3, #0]
 801f416:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 801f41a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 801f41c:	68fb      	ldr	r3, [r7, #12]
 801f41e:	681b      	ldr	r3, [r3, #0]
 801f420:	699a      	ldr	r2, [r3, #24]
 801f422:	68fb      	ldr	r3, [r7, #12]
 801f424:	681b      	ldr	r3, [r3, #0]
 801f426:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 801f42a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 801f42c:	68fb      	ldr	r3, [r7, #12]
 801f42e:	681b      	ldr	r3, [r3, #0]
 801f430:	6999      	ldr	r1, [r3, #24]
 801f432:	68bb      	ldr	r3, [r7, #8]
 801f434:	691b      	ldr	r3, [r3, #16]
 801f436:	021a      	lsls	r2, r3, #8
 801f438:	68fb      	ldr	r3, [r7, #12]
 801f43a:	681b      	ldr	r3, [r3, #0]
 801f43c:	430a      	orrs	r2, r1
 801f43e:	619a      	str	r2, [r3, #24]
      break;
 801f440:	e084      	b.n	801f54c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 801f442:	68fb      	ldr	r3, [r7, #12]
 801f444:	681b      	ldr	r3, [r3, #0]
 801f446:	68b9      	ldr	r1, [r7, #8]
 801f448:	4618      	mov	r0, r3
 801f44a:	f000 faeb 	bl	801fa24 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 801f44e:	68fb      	ldr	r3, [r7, #12]
 801f450:	681b      	ldr	r3, [r3, #0]
 801f452:	69da      	ldr	r2, [r3, #28]
 801f454:	68fb      	ldr	r3, [r7, #12]
 801f456:	681b      	ldr	r3, [r3, #0]
 801f458:	f042 0208 	orr.w	r2, r2, #8
 801f45c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 801f45e:	68fb      	ldr	r3, [r7, #12]
 801f460:	681b      	ldr	r3, [r3, #0]
 801f462:	69da      	ldr	r2, [r3, #28]
 801f464:	68fb      	ldr	r3, [r7, #12]
 801f466:	681b      	ldr	r3, [r3, #0]
 801f468:	f022 0204 	bic.w	r2, r2, #4
 801f46c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 801f46e:	68fb      	ldr	r3, [r7, #12]
 801f470:	681b      	ldr	r3, [r3, #0]
 801f472:	69d9      	ldr	r1, [r3, #28]
 801f474:	68bb      	ldr	r3, [r7, #8]
 801f476:	691a      	ldr	r2, [r3, #16]
 801f478:	68fb      	ldr	r3, [r7, #12]
 801f47a:	681b      	ldr	r3, [r3, #0]
 801f47c:	430a      	orrs	r2, r1
 801f47e:	61da      	str	r2, [r3, #28]
      break;
 801f480:	e064      	b.n	801f54c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 801f482:	68fb      	ldr	r3, [r7, #12]
 801f484:	681b      	ldr	r3, [r3, #0]
 801f486:	68b9      	ldr	r1, [r7, #8]
 801f488:	4618      	mov	r0, r3
 801f48a:	f000 fb43 	bl	801fb14 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 801f48e:	68fb      	ldr	r3, [r7, #12]
 801f490:	681b      	ldr	r3, [r3, #0]
 801f492:	69da      	ldr	r2, [r3, #28]
 801f494:	68fb      	ldr	r3, [r7, #12]
 801f496:	681b      	ldr	r3, [r3, #0]
 801f498:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 801f49c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 801f49e:	68fb      	ldr	r3, [r7, #12]
 801f4a0:	681b      	ldr	r3, [r3, #0]
 801f4a2:	69da      	ldr	r2, [r3, #28]
 801f4a4:	68fb      	ldr	r3, [r7, #12]
 801f4a6:	681b      	ldr	r3, [r3, #0]
 801f4a8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 801f4ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 801f4ae:	68fb      	ldr	r3, [r7, #12]
 801f4b0:	681b      	ldr	r3, [r3, #0]
 801f4b2:	69d9      	ldr	r1, [r3, #28]
 801f4b4:	68bb      	ldr	r3, [r7, #8]
 801f4b6:	691b      	ldr	r3, [r3, #16]
 801f4b8:	021a      	lsls	r2, r3, #8
 801f4ba:	68fb      	ldr	r3, [r7, #12]
 801f4bc:	681b      	ldr	r3, [r3, #0]
 801f4be:	430a      	orrs	r2, r1
 801f4c0:	61da      	str	r2, [r3, #28]
      break;
 801f4c2:	e043      	b.n	801f54c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 801f4c4:	68fb      	ldr	r3, [r7, #12]
 801f4c6:	681b      	ldr	r3, [r3, #0]
 801f4c8:	68b9      	ldr	r1, [r7, #8]
 801f4ca:	4618      	mov	r0, r3
 801f4cc:	f000 fb80 	bl	801fbd0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 801f4d0:	68fb      	ldr	r3, [r7, #12]
 801f4d2:	681b      	ldr	r3, [r3, #0]
 801f4d4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801f4d6:	68fb      	ldr	r3, [r7, #12]
 801f4d8:	681b      	ldr	r3, [r3, #0]
 801f4da:	f042 0208 	orr.w	r2, r2, #8
 801f4de:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 801f4e0:	68fb      	ldr	r3, [r7, #12]
 801f4e2:	681b      	ldr	r3, [r3, #0]
 801f4e4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801f4e6:	68fb      	ldr	r3, [r7, #12]
 801f4e8:	681b      	ldr	r3, [r3, #0]
 801f4ea:	f022 0204 	bic.w	r2, r2, #4
 801f4ee:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 801f4f0:	68fb      	ldr	r3, [r7, #12]
 801f4f2:	681b      	ldr	r3, [r3, #0]
 801f4f4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 801f4f6:	68bb      	ldr	r3, [r7, #8]
 801f4f8:	691a      	ldr	r2, [r3, #16]
 801f4fa:	68fb      	ldr	r3, [r7, #12]
 801f4fc:	681b      	ldr	r3, [r3, #0]
 801f4fe:	430a      	orrs	r2, r1
 801f500:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 801f502:	e023      	b.n	801f54c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 801f504:	68fb      	ldr	r3, [r7, #12]
 801f506:	681b      	ldr	r3, [r3, #0]
 801f508:	68b9      	ldr	r1, [r7, #8]
 801f50a:	4618      	mov	r0, r3
 801f50c:	f000 fbb8 	bl	801fc80 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 801f510:	68fb      	ldr	r3, [r7, #12]
 801f512:	681b      	ldr	r3, [r3, #0]
 801f514:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801f516:	68fb      	ldr	r3, [r7, #12]
 801f518:	681b      	ldr	r3, [r3, #0]
 801f51a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 801f51e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 801f520:	68fb      	ldr	r3, [r7, #12]
 801f522:	681b      	ldr	r3, [r3, #0]
 801f524:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801f526:	68fb      	ldr	r3, [r7, #12]
 801f528:	681b      	ldr	r3, [r3, #0]
 801f52a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 801f52e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 801f530:	68fb      	ldr	r3, [r7, #12]
 801f532:	681b      	ldr	r3, [r3, #0]
 801f534:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 801f536:	68bb      	ldr	r3, [r7, #8]
 801f538:	691b      	ldr	r3, [r3, #16]
 801f53a:	021a      	lsls	r2, r3, #8
 801f53c:	68fb      	ldr	r3, [r7, #12]
 801f53e:	681b      	ldr	r3, [r3, #0]
 801f540:	430a      	orrs	r2, r1
 801f542:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 801f544:	e002      	b.n	801f54c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 801f546:	2301      	movs	r3, #1
 801f548:	75fb      	strb	r3, [r7, #23]
      break;
 801f54a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 801f54c:	68fb      	ldr	r3, [r7, #12]
 801f54e:	2200      	movs	r2, #0
 801f550:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 801f554:	7dfb      	ldrb	r3, [r7, #23]
}
 801f556:	4618      	mov	r0, r3
 801f558:	3718      	adds	r7, #24
 801f55a:	46bd      	mov	sp, r7
 801f55c:	bd80      	pop	{r7, pc}
 801f55e:	bf00      	nop

0801f560 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 801f560:	b580      	push	{r7, lr}
 801f562:	b084      	sub	sp, #16
 801f564:	af00      	add	r7, sp, #0
 801f566:	6078      	str	r0, [r7, #4]
 801f568:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 801f56a:	2300      	movs	r3, #0
 801f56c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 801f56e:	687b      	ldr	r3, [r7, #4]
 801f570:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 801f574:	2b01      	cmp	r3, #1
 801f576:	d101      	bne.n	801f57c <HAL_TIM_ConfigClockSource+0x1c>
 801f578:	2302      	movs	r3, #2
 801f57a:	e0b6      	b.n	801f6ea <HAL_TIM_ConfigClockSource+0x18a>
 801f57c:	687b      	ldr	r3, [r7, #4]
 801f57e:	2201      	movs	r2, #1
 801f580:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 801f584:	687b      	ldr	r3, [r7, #4]
 801f586:	2202      	movs	r2, #2
 801f588:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 801f58c:	687b      	ldr	r3, [r7, #4]
 801f58e:	681b      	ldr	r3, [r3, #0]
 801f590:	689b      	ldr	r3, [r3, #8]
 801f592:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 801f594:	68bb      	ldr	r3, [r7, #8]
 801f596:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 801f59a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 801f59e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 801f5a0:	68bb      	ldr	r3, [r7, #8]
 801f5a2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 801f5a6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 801f5a8:	687b      	ldr	r3, [r7, #4]
 801f5aa:	681b      	ldr	r3, [r3, #0]
 801f5ac:	68ba      	ldr	r2, [r7, #8]
 801f5ae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 801f5b0:	683b      	ldr	r3, [r7, #0]
 801f5b2:	681b      	ldr	r3, [r3, #0]
 801f5b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801f5b8:	d03e      	beq.n	801f638 <HAL_TIM_ConfigClockSource+0xd8>
 801f5ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801f5be:	f200 8087 	bhi.w	801f6d0 <HAL_TIM_ConfigClockSource+0x170>
 801f5c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801f5c6:	f000 8086 	beq.w	801f6d6 <HAL_TIM_ConfigClockSource+0x176>
 801f5ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801f5ce:	d87f      	bhi.n	801f6d0 <HAL_TIM_ConfigClockSource+0x170>
 801f5d0:	2b70      	cmp	r3, #112	@ 0x70
 801f5d2:	d01a      	beq.n	801f60a <HAL_TIM_ConfigClockSource+0xaa>
 801f5d4:	2b70      	cmp	r3, #112	@ 0x70
 801f5d6:	d87b      	bhi.n	801f6d0 <HAL_TIM_ConfigClockSource+0x170>
 801f5d8:	2b60      	cmp	r3, #96	@ 0x60
 801f5da:	d050      	beq.n	801f67e <HAL_TIM_ConfigClockSource+0x11e>
 801f5dc:	2b60      	cmp	r3, #96	@ 0x60
 801f5de:	d877      	bhi.n	801f6d0 <HAL_TIM_ConfigClockSource+0x170>
 801f5e0:	2b50      	cmp	r3, #80	@ 0x50
 801f5e2:	d03c      	beq.n	801f65e <HAL_TIM_ConfigClockSource+0xfe>
 801f5e4:	2b50      	cmp	r3, #80	@ 0x50
 801f5e6:	d873      	bhi.n	801f6d0 <HAL_TIM_ConfigClockSource+0x170>
 801f5e8:	2b40      	cmp	r3, #64	@ 0x40
 801f5ea:	d058      	beq.n	801f69e <HAL_TIM_ConfigClockSource+0x13e>
 801f5ec:	2b40      	cmp	r3, #64	@ 0x40
 801f5ee:	d86f      	bhi.n	801f6d0 <HAL_TIM_ConfigClockSource+0x170>
 801f5f0:	2b30      	cmp	r3, #48	@ 0x30
 801f5f2:	d064      	beq.n	801f6be <HAL_TIM_ConfigClockSource+0x15e>
 801f5f4:	2b30      	cmp	r3, #48	@ 0x30
 801f5f6:	d86b      	bhi.n	801f6d0 <HAL_TIM_ConfigClockSource+0x170>
 801f5f8:	2b20      	cmp	r3, #32
 801f5fa:	d060      	beq.n	801f6be <HAL_TIM_ConfigClockSource+0x15e>
 801f5fc:	2b20      	cmp	r3, #32
 801f5fe:	d867      	bhi.n	801f6d0 <HAL_TIM_ConfigClockSource+0x170>
 801f600:	2b00      	cmp	r3, #0
 801f602:	d05c      	beq.n	801f6be <HAL_TIM_ConfigClockSource+0x15e>
 801f604:	2b10      	cmp	r3, #16
 801f606:	d05a      	beq.n	801f6be <HAL_TIM_ConfigClockSource+0x15e>
 801f608:	e062      	b.n	801f6d0 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 801f60a:	687b      	ldr	r3, [r7, #4]
 801f60c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 801f60e:	683b      	ldr	r3, [r7, #0]
 801f610:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 801f612:	683b      	ldr	r3, [r7, #0]
 801f614:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 801f616:	683b      	ldr	r3, [r7, #0]
 801f618:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 801f61a:	f000 fc05 	bl	801fe28 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 801f61e:	687b      	ldr	r3, [r7, #4]
 801f620:	681b      	ldr	r3, [r3, #0]
 801f622:	689b      	ldr	r3, [r3, #8]
 801f624:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 801f626:	68bb      	ldr	r3, [r7, #8]
 801f628:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 801f62c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 801f62e:	687b      	ldr	r3, [r7, #4]
 801f630:	681b      	ldr	r3, [r3, #0]
 801f632:	68ba      	ldr	r2, [r7, #8]
 801f634:	609a      	str	r2, [r3, #8]
      break;
 801f636:	e04f      	b.n	801f6d8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 801f638:	687b      	ldr	r3, [r7, #4]
 801f63a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 801f63c:	683b      	ldr	r3, [r7, #0]
 801f63e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 801f640:	683b      	ldr	r3, [r7, #0]
 801f642:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 801f644:	683b      	ldr	r3, [r7, #0]
 801f646:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 801f648:	f000 fbee 	bl	801fe28 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 801f64c:	687b      	ldr	r3, [r7, #4]
 801f64e:	681b      	ldr	r3, [r3, #0]
 801f650:	689a      	ldr	r2, [r3, #8]
 801f652:	687b      	ldr	r3, [r7, #4]
 801f654:	681b      	ldr	r3, [r3, #0]
 801f656:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 801f65a:	609a      	str	r2, [r3, #8]
      break;
 801f65c:	e03c      	b.n	801f6d8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 801f65e:	687b      	ldr	r3, [r7, #4]
 801f660:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 801f662:	683b      	ldr	r3, [r7, #0]
 801f664:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801f666:	683b      	ldr	r3, [r7, #0]
 801f668:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 801f66a:	461a      	mov	r2, r3
 801f66c:	f000 fb62 	bl	801fd34 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 801f670:	687b      	ldr	r3, [r7, #4]
 801f672:	681b      	ldr	r3, [r3, #0]
 801f674:	2150      	movs	r1, #80	@ 0x50
 801f676:	4618      	mov	r0, r3
 801f678:	f000 fbbb 	bl	801fdf2 <TIM_ITRx_SetConfig>
      break;
 801f67c:	e02c      	b.n	801f6d8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 801f67e:	687b      	ldr	r3, [r7, #4]
 801f680:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 801f682:	683b      	ldr	r3, [r7, #0]
 801f684:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801f686:	683b      	ldr	r3, [r7, #0]
 801f688:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 801f68a:	461a      	mov	r2, r3
 801f68c:	f000 fb81 	bl	801fd92 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 801f690:	687b      	ldr	r3, [r7, #4]
 801f692:	681b      	ldr	r3, [r3, #0]
 801f694:	2160      	movs	r1, #96	@ 0x60
 801f696:	4618      	mov	r0, r3
 801f698:	f000 fbab 	bl	801fdf2 <TIM_ITRx_SetConfig>
      break;
 801f69c:	e01c      	b.n	801f6d8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 801f69e:	687b      	ldr	r3, [r7, #4]
 801f6a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 801f6a2:	683b      	ldr	r3, [r7, #0]
 801f6a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801f6a6:	683b      	ldr	r3, [r7, #0]
 801f6a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 801f6aa:	461a      	mov	r2, r3
 801f6ac:	f000 fb42 	bl	801fd34 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 801f6b0:	687b      	ldr	r3, [r7, #4]
 801f6b2:	681b      	ldr	r3, [r3, #0]
 801f6b4:	2140      	movs	r1, #64	@ 0x40
 801f6b6:	4618      	mov	r0, r3
 801f6b8:	f000 fb9b 	bl	801fdf2 <TIM_ITRx_SetConfig>
      break;
 801f6bc:	e00c      	b.n	801f6d8 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 801f6be:	687b      	ldr	r3, [r7, #4]
 801f6c0:	681a      	ldr	r2, [r3, #0]
 801f6c2:	683b      	ldr	r3, [r7, #0]
 801f6c4:	681b      	ldr	r3, [r3, #0]
 801f6c6:	4619      	mov	r1, r3
 801f6c8:	4610      	mov	r0, r2
 801f6ca:	f000 fb92 	bl	801fdf2 <TIM_ITRx_SetConfig>
      break;
 801f6ce:	e003      	b.n	801f6d8 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 801f6d0:	2301      	movs	r3, #1
 801f6d2:	73fb      	strb	r3, [r7, #15]
      break;
 801f6d4:	e000      	b.n	801f6d8 <HAL_TIM_ConfigClockSource+0x178>
      break;
 801f6d6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 801f6d8:	687b      	ldr	r3, [r7, #4]
 801f6da:	2201      	movs	r2, #1
 801f6dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 801f6e0:	687b      	ldr	r3, [r7, #4]
 801f6e2:	2200      	movs	r2, #0
 801f6e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 801f6e8:	7bfb      	ldrb	r3, [r7, #15]
}
 801f6ea:	4618      	mov	r0, r3
 801f6ec:	3710      	adds	r7, #16
 801f6ee:	46bd      	mov	sp, r7
 801f6f0:	bd80      	pop	{r7, pc}

0801f6f2 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 801f6f2:	b480      	push	{r7}
 801f6f4:	b083      	sub	sp, #12
 801f6f6:	af00      	add	r7, sp, #0
 801f6f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 801f6fa:	bf00      	nop
 801f6fc:	370c      	adds	r7, #12
 801f6fe:	46bd      	mov	sp, r7
 801f700:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f704:	4770      	bx	lr

0801f706 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 801f706:	b480      	push	{r7}
 801f708:	b083      	sub	sp, #12
 801f70a:	af00      	add	r7, sp, #0
 801f70c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 801f70e:	bf00      	nop
 801f710:	370c      	adds	r7, #12
 801f712:	46bd      	mov	sp, r7
 801f714:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f718:	4770      	bx	lr

0801f71a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 801f71a:	b480      	push	{r7}
 801f71c:	b083      	sub	sp, #12
 801f71e:	af00      	add	r7, sp, #0
 801f720:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 801f722:	bf00      	nop
 801f724:	370c      	adds	r7, #12
 801f726:	46bd      	mov	sp, r7
 801f728:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f72c:	4770      	bx	lr

0801f72e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 801f72e:	b480      	push	{r7}
 801f730:	b083      	sub	sp, #12
 801f732:	af00      	add	r7, sp, #0
 801f734:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 801f736:	bf00      	nop
 801f738:	370c      	adds	r7, #12
 801f73a:	46bd      	mov	sp, r7
 801f73c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f740:	4770      	bx	lr

0801f742 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 801f742:	b480      	push	{r7}
 801f744:	b083      	sub	sp, #12
 801f746:	af00      	add	r7, sp, #0
 801f748:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 801f74a:	bf00      	nop
 801f74c:	370c      	adds	r7, #12
 801f74e:	46bd      	mov	sp, r7
 801f750:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f754:	4770      	bx	lr
	...

0801f758 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 801f758:	b480      	push	{r7}
 801f75a:	b085      	sub	sp, #20
 801f75c:	af00      	add	r7, sp, #0
 801f75e:	6078      	str	r0, [r7, #4]
 801f760:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 801f762:	687b      	ldr	r3, [r7, #4]
 801f764:	681b      	ldr	r3, [r3, #0]
 801f766:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 801f768:	687b      	ldr	r3, [r7, #4]
 801f76a:	4a30      	ldr	r2, [pc, #192]	@ (801f82c <TIM_Base_SetConfig+0xd4>)
 801f76c:	4293      	cmp	r3, r2
 801f76e:	d003      	beq.n	801f778 <TIM_Base_SetConfig+0x20>
 801f770:	687b      	ldr	r3, [r7, #4]
 801f772:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801f776:	d108      	bne.n	801f78a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 801f778:	68fb      	ldr	r3, [r7, #12]
 801f77a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801f77e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 801f780:	683b      	ldr	r3, [r7, #0]
 801f782:	685b      	ldr	r3, [r3, #4]
 801f784:	68fa      	ldr	r2, [r7, #12]
 801f786:	4313      	orrs	r3, r2
 801f788:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 801f78a:	687b      	ldr	r3, [r7, #4]
 801f78c:	4a27      	ldr	r2, [pc, #156]	@ (801f82c <TIM_Base_SetConfig+0xd4>)
 801f78e:	4293      	cmp	r3, r2
 801f790:	d00b      	beq.n	801f7aa <TIM_Base_SetConfig+0x52>
 801f792:	687b      	ldr	r3, [r7, #4]
 801f794:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801f798:	d007      	beq.n	801f7aa <TIM_Base_SetConfig+0x52>
 801f79a:	687b      	ldr	r3, [r7, #4]
 801f79c:	4a24      	ldr	r2, [pc, #144]	@ (801f830 <TIM_Base_SetConfig+0xd8>)
 801f79e:	4293      	cmp	r3, r2
 801f7a0:	d003      	beq.n	801f7aa <TIM_Base_SetConfig+0x52>
 801f7a2:	687b      	ldr	r3, [r7, #4]
 801f7a4:	4a23      	ldr	r2, [pc, #140]	@ (801f834 <TIM_Base_SetConfig+0xdc>)
 801f7a6:	4293      	cmp	r3, r2
 801f7a8:	d108      	bne.n	801f7bc <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 801f7aa:	68fb      	ldr	r3, [r7, #12]
 801f7ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801f7b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 801f7b2:	683b      	ldr	r3, [r7, #0]
 801f7b4:	68db      	ldr	r3, [r3, #12]
 801f7b6:	68fa      	ldr	r2, [r7, #12]
 801f7b8:	4313      	orrs	r3, r2
 801f7ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 801f7bc:	68fb      	ldr	r3, [r7, #12]
 801f7be:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 801f7c2:	683b      	ldr	r3, [r7, #0]
 801f7c4:	695b      	ldr	r3, [r3, #20]
 801f7c6:	4313      	orrs	r3, r2
 801f7c8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 801f7ca:	687b      	ldr	r3, [r7, #4]
 801f7cc:	68fa      	ldr	r2, [r7, #12]
 801f7ce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 801f7d0:	683b      	ldr	r3, [r7, #0]
 801f7d2:	689a      	ldr	r2, [r3, #8]
 801f7d4:	687b      	ldr	r3, [r7, #4]
 801f7d6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 801f7d8:	683b      	ldr	r3, [r7, #0]
 801f7da:	681a      	ldr	r2, [r3, #0]
 801f7dc:	687b      	ldr	r3, [r7, #4]
 801f7de:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 801f7e0:	687b      	ldr	r3, [r7, #4]
 801f7e2:	4a12      	ldr	r2, [pc, #72]	@ (801f82c <TIM_Base_SetConfig+0xd4>)
 801f7e4:	4293      	cmp	r3, r2
 801f7e6:	d007      	beq.n	801f7f8 <TIM_Base_SetConfig+0xa0>
 801f7e8:	687b      	ldr	r3, [r7, #4]
 801f7ea:	4a11      	ldr	r2, [pc, #68]	@ (801f830 <TIM_Base_SetConfig+0xd8>)
 801f7ec:	4293      	cmp	r3, r2
 801f7ee:	d003      	beq.n	801f7f8 <TIM_Base_SetConfig+0xa0>
 801f7f0:	687b      	ldr	r3, [r7, #4]
 801f7f2:	4a10      	ldr	r2, [pc, #64]	@ (801f834 <TIM_Base_SetConfig+0xdc>)
 801f7f4:	4293      	cmp	r3, r2
 801f7f6:	d103      	bne.n	801f800 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 801f7f8:	683b      	ldr	r3, [r7, #0]
 801f7fa:	691a      	ldr	r2, [r3, #16]
 801f7fc:	687b      	ldr	r3, [r7, #4]
 801f7fe:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 801f800:	687b      	ldr	r3, [r7, #4]
 801f802:	2201      	movs	r2, #1
 801f804:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 801f806:	687b      	ldr	r3, [r7, #4]
 801f808:	691b      	ldr	r3, [r3, #16]
 801f80a:	f003 0301 	and.w	r3, r3, #1
 801f80e:	2b01      	cmp	r3, #1
 801f810:	d105      	bne.n	801f81e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 801f812:	687b      	ldr	r3, [r7, #4]
 801f814:	691b      	ldr	r3, [r3, #16]
 801f816:	f023 0201 	bic.w	r2, r3, #1
 801f81a:	687b      	ldr	r3, [r7, #4]
 801f81c:	611a      	str	r2, [r3, #16]
  }
}
 801f81e:	bf00      	nop
 801f820:	3714      	adds	r7, #20
 801f822:	46bd      	mov	sp, r7
 801f824:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f828:	4770      	bx	lr
 801f82a:	bf00      	nop
 801f82c:	40012c00 	.word	0x40012c00
 801f830:	40014000 	.word	0x40014000
 801f834:	40014400 	.word	0x40014400

0801f838 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 801f838:	b480      	push	{r7}
 801f83a:	b087      	sub	sp, #28
 801f83c:	af00      	add	r7, sp, #0
 801f83e:	6078      	str	r0, [r7, #4]
 801f840:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801f842:	687b      	ldr	r3, [r7, #4]
 801f844:	6a1b      	ldr	r3, [r3, #32]
 801f846:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 801f848:	687b      	ldr	r3, [r7, #4]
 801f84a:	6a1b      	ldr	r3, [r3, #32]
 801f84c:	f023 0201 	bic.w	r2, r3, #1
 801f850:	687b      	ldr	r3, [r7, #4]
 801f852:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801f854:	687b      	ldr	r3, [r7, #4]
 801f856:	685b      	ldr	r3, [r3, #4]
 801f858:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 801f85a:	687b      	ldr	r3, [r7, #4]
 801f85c:	699b      	ldr	r3, [r3, #24]
 801f85e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 801f860:	68fb      	ldr	r3, [r7, #12]
 801f862:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 801f866:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801f86a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 801f86c:	68fb      	ldr	r3, [r7, #12]
 801f86e:	f023 0303 	bic.w	r3, r3, #3
 801f872:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 801f874:	683b      	ldr	r3, [r7, #0]
 801f876:	681b      	ldr	r3, [r3, #0]
 801f878:	68fa      	ldr	r2, [r7, #12]
 801f87a:	4313      	orrs	r3, r2
 801f87c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 801f87e:	697b      	ldr	r3, [r7, #20]
 801f880:	f023 0302 	bic.w	r3, r3, #2
 801f884:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 801f886:	683b      	ldr	r3, [r7, #0]
 801f888:	689b      	ldr	r3, [r3, #8]
 801f88a:	697a      	ldr	r2, [r7, #20]
 801f88c:	4313      	orrs	r3, r2
 801f88e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 801f890:	687b      	ldr	r3, [r7, #4]
 801f892:	4a24      	ldr	r2, [pc, #144]	@ (801f924 <TIM_OC1_SetConfig+0xec>)
 801f894:	4293      	cmp	r3, r2
 801f896:	d007      	beq.n	801f8a8 <TIM_OC1_SetConfig+0x70>
 801f898:	687b      	ldr	r3, [r7, #4]
 801f89a:	4a23      	ldr	r2, [pc, #140]	@ (801f928 <TIM_OC1_SetConfig+0xf0>)
 801f89c:	4293      	cmp	r3, r2
 801f89e:	d003      	beq.n	801f8a8 <TIM_OC1_SetConfig+0x70>
 801f8a0:	687b      	ldr	r3, [r7, #4]
 801f8a2:	4a22      	ldr	r2, [pc, #136]	@ (801f92c <TIM_OC1_SetConfig+0xf4>)
 801f8a4:	4293      	cmp	r3, r2
 801f8a6:	d10c      	bne.n	801f8c2 <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 801f8a8:	697b      	ldr	r3, [r7, #20]
 801f8aa:	f023 0308 	bic.w	r3, r3, #8
 801f8ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 801f8b0:	683b      	ldr	r3, [r7, #0]
 801f8b2:	68db      	ldr	r3, [r3, #12]
 801f8b4:	697a      	ldr	r2, [r7, #20]
 801f8b6:	4313      	orrs	r3, r2
 801f8b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 801f8ba:	697b      	ldr	r3, [r7, #20]
 801f8bc:	f023 0304 	bic.w	r3, r3, #4
 801f8c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801f8c2:	687b      	ldr	r3, [r7, #4]
 801f8c4:	4a17      	ldr	r2, [pc, #92]	@ (801f924 <TIM_OC1_SetConfig+0xec>)
 801f8c6:	4293      	cmp	r3, r2
 801f8c8:	d007      	beq.n	801f8da <TIM_OC1_SetConfig+0xa2>
 801f8ca:	687b      	ldr	r3, [r7, #4]
 801f8cc:	4a16      	ldr	r2, [pc, #88]	@ (801f928 <TIM_OC1_SetConfig+0xf0>)
 801f8ce:	4293      	cmp	r3, r2
 801f8d0:	d003      	beq.n	801f8da <TIM_OC1_SetConfig+0xa2>
 801f8d2:	687b      	ldr	r3, [r7, #4]
 801f8d4:	4a15      	ldr	r2, [pc, #84]	@ (801f92c <TIM_OC1_SetConfig+0xf4>)
 801f8d6:	4293      	cmp	r3, r2
 801f8d8:	d111      	bne.n	801f8fe <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 801f8da:	693b      	ldr	r3, [r7, #16]
 801f8dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801f8e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 801f8e2:	693b      	ldr	r3, [r7, #16]
 801f8e4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 801f8e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 801f8ea:	683b      	ldr	r3, [r7, #0]
 801f8ec:	695b      	ldr	r3, [r3, #20]
 801f8ee:	693a      	ldr	r2, [r7, #16]
 801f8f0:	4313      	orrs	r3, r2
 801f8f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 801f8f4:	683b      	ldr	r3, [r7, #0]
 801f8f6:	699b      	ldr	r3, [r3, #24]
 801f8f8:	693a      	ldr	r2, [r7, #16]
 801f8fa:	4313      	orrs	r3, r2
 801f8fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801f8fe:	687b      	ldr	r3, [r7, #4]
 801f900:	693a      	ldr	r2, [r7, #16]
 801f902:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 801f904:	687b      	ldr	r3, [r7, #4]
 801f906:	68fa      	ldr	r2, [r7, #12]
 801f908:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 801f90a:	683b      	ldr	r3, [r7, #0]
 801f90c:	685a      	ldr	r2, [r3, #4]
 801f90e:	687b      	ldr	r3, [r7, #4]
 801f910:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801f912:	687b      	ldr	r3, [r7, #4]
 801f914:	697a      	ldr	r2, [r7, #20]
 801f916:	621a      	str	r2, [r3, #32]
}
 801f918:	bf00      	nop
 801f91a:	371c      	adds	r7, #28
 801f91c:	46bd      	mov	sp, r7
 801f91e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f922:	4770      	bx	lr
 801f924:	40012c00 	.word	0x40012c00
 801f928:	40014000 	.word	0x40014000
 801f92c:	40014400 	.word	0x40014400

0801f930 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 801f930:	b480      	push	{r7}
 801f932:	b087      	sub	sp, #28
 801f934:	af00      	add	r7, sp, #0
 801f936:	6078      	str	r0, [r7, #4]
 801f938:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801f93a:	687b      	ldr	r3, [r7, #4]
 801f93c:	6a1b      	ldr	r3, [r3, #32]
 801f93e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 801f940:	687b      	ldr	r3, [r7, #4]
 801f942:	6a1b      	ldr	r3, [r3, #32]
 801f944:	f023 0210 	bic.w	r2, r3, #16
 801f948:	687b      	ldr	r3, [r7, #4]
 801f94a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801f94c:	687b      	ldr	r3, [r7, #4]
 801f94e:	685b      	ldr	r3, [r3, #4]
 801f950:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 801f952:	687b      	ldr	r3, [r7, #4]
 801f954:	699b      	ldr	r3, [r3, #24]
 801f956:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 801f958:	68fb      	ldr	r3, [r7, #12]
 801f95a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 801f95e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801f962:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 801f964:	68fb      	ldr	r3, [r7, #12]
 801f966:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801f96a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 801f96c:	683b      	ldr	r3, [r7, #0]
 801f96e:	681b      	ldr	r3, [r3, #0]
 801f970:	021b      	lsls	r3, r3, #8
 801f972:	68fa      	ldr	r2, [r7, #12]
 801f974:	4313      	orrs	r3, r2
 801f976:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 801f978:	697b      	ldr	r3, [r7, #20]
 801f97a:	f023 0320 	bic.w	r3, r3, #32
 801f97e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 801f980:	683b      	ldr	r3, [r7, #0]
 801f982:	689b      	ldr	r3, [r3, #8]
 801f984:	011b      	lsls	r3, r3, #4
 801f986:	697a      	ldr	r2, [r7, #20]
 801f988:	4313      	orrs	r3, r2
 801f98a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 801f98c:	687b      	ldr	r3, [r7, #4]
 801f98e:	4a22      	ldr	r2, [pc, #136]	@ (801fa18 <TIM_OC2_SetConfig+0xe8>)
 801f990:	4293      	cmp	r3, r2
 801f992:	d10d      	bne.n	801f9b0 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 801f994:	697b      	ldr	r3, [r7, #20]
 801f996:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801f99a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 801f99c:	683b      	ldr	r3, [r7, #0]
 801f99e:	68db      	ldr	r3, [r3, #12]
 801f9a0:	011b      	lsls	r3, r3, #4
 801f9a2:	697a      	ldr	r2, [r7, #20]
 801f9a4:	4313      	orrs	r3, r2
 801f9a6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 801f9a8:	697b      	ldr	r3, [r7, #20]
 801f9aa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801f9ae:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801f9b0:	687b      	ldr	r3, [r7, #4]
 801f9b2:	4a19      	ldr	r2, [pc, #100]	@ (801fa18 <TIM_OC2_SetConfig+0xe8>)
 801f9b4:	4293      	cmp	r3, r2
 801f9b6:	d007      	beq.n	801f9c8 <TIM_OC2_SetConfig+0x98>
 801f9b8:	687b      	ldr	r3, [r7, #4]
 801f9ba:	4a18      	ldr	r2, [pc, #96]	@ (801fa1c <TIM_OC2_SetConfig+0xec>)
 801f9bc:	4293      	cmp	r3, r2
 801f9be:	d003      	beq.n	801f9c8 <TIM_OC2_SetConfig+0x98>
 801f9c0:	687b      	ldr	r3, [r7, #4]
 801f9c2:	4a17      	ldr	r2, [pc, #92]	@ (801fa20 <TIM_OC2_SetConfig+0xf0>)
 801f9c4:	4293      	cmp	r3, r2
 801f9c6:	d113      	bne.n	801f9f0 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 801f9c8:	693b      	ldr	r3, [r7, #16]
 801f9ca:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 801f9ce:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 801f9d0:	693b      	ldr	r3, [r7, #16]
 801f9d2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 801f9d6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 801f9d8:	683b      	ldr	r3, [r7, #0]
 801f9da:	695b      	ldr	r3, [r3, #20]
 801f9dc:	009b      	lsls	r3, r3, #2
 801f9de:	693a      	ldr	r2, [r7, #16]
 801f9e0:	4313      	orrs	r3, r2
 801f9e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 801f9e4:	683b      	ldr	r3, [r7, #0]
 801f9e6:	699b      	ldr	r3, [r3, #24]
 801f9e8:	009b      	lsls	r3, r3, #2
 801f9ea:	693a      	ldr	r2, [r7, #16]
 801f9ec:	4313      	orrs	r3, r2
 801f9ee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801f9f0:	687b      	ldr	r3, [r7, #4]
 801f9f2:	693a      	ldr	r2, [r7, #16]
 801f9f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 801f9f6:	687b      	ldr	r3, [r7, #4]
 801f9f8:	68fa      	ldr	r2, [r7, #12]
 801f9fa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 801f9fc:	683b      	ldr	r3, [r7, #0]
 801f9fe:	685a      	ldr	r2, [r3, #4]
 801fa00:	687b      	ldr	r3, [r7, #4]
 801fa02:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801fa04:	687b      	ldr	r3, [r7, #4]
 801fa06:	697a      	ldr	r2, [r7, #20]
 801fa08:	621a      	str	r2, [r3, #32]
}
 801fa0a:	bf00      	nop
 801fa0c:	371c      	adds	r7, #28
 801fa0e:	46bd      	mov	sp, r7
 801fa10:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fa14:	4770      	bx	lr
 801fa16:	bf00      	nop
 801fa18:	40012c00 	.word	0x40012c00
 801fa1c:	40014000 	.word	0x40014000
 801fa20:	40014400 	.word	0x40014400

0801fa24 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 801fa24:	b480      	push	{r7}
 801fa26:	b087      	sub	sp, #28
 801fa28:	af00      	add	r7, sp, #0
 801fa2a:	6078      	str	r0, [r7, #4]
 801fa2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801fa2e:	687b      	ldr	r3, [r7, #4]
 801fa30:	6a1b      	ldr	r3, [r3, #32]
 801fa32:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 801fa34:	687b      	ldr	r3, [r7, #4]
 801fa36:	6a1b      	ldr	r3, [r3, #32]
 801fa38:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 801fa3c:	687b      	ldr	r3, [r7, #4]
 801fa3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801fa40:	687b      	ldr	r3, [r7, #4]
 801fa42:	685b      	ldr	r3, [r3, #4]
 801fa44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 801fa46:	687b      	ldr	r3, [r7, #4]
 801fa48:	69db      	ldr	r3, [r3, #28]
 801fa4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 801fa4c:	68fb      	ldr	r3, [r7, #12]
 801fa4e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 801fa52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801fa56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 801fa58:	68fb      	ldr	r3, [r7, #12]
 801fa5a:	f023 0303 	bic.w	r3, r3, #3
 801fa5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 801fa60:	683b      	ldr	r3, [r7, #0]
 801fa62:	681b      	ldr	r3, [r3, #0]
 801fa64:	68fa      	ldr	r2, [r7, #12]
 801fa66:	4313      	orrs	r3, r2
 801fa68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 801fa6a:	697b      	ldr	r3, [r7, #20]
 801fa6c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 801fa70:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 801fa72:	683b      	ldr	r3, [r7, #0]
 801fa74:	689b      	ldr	r3, [r3, #8]
 801fa76:	021b      	lsls	r3, r3, #8
 801fa78:	697a      	ldr	r2, [r7, #20]
 801fa7a:	4313      	orrs	r3, r2
 801fa7c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 801fa7e:	687b      	ldr	r3, [r7, #4]
 801fa80:	4a21      	ldr	r2, [pc, #132]	@ (801fb08 <TIM_OC3_SetConfig+0xe4>)
 801fa82:	4293      	cmp	r3, r2
 801fa84:	d10d      	bne.n	801faa2 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 801fa86:	697b      	ldr	r3, [r7, #20]
 801fa88:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 801fa8c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 801fa8e:	683b      	ldr	r3, [r7, #0]
 801fa90:	68db      	ldr	r3, [r3, #12]
 801fa92:	021b      	lsls	r3, r3, #8
 801fa94:	697a      	ldr	r2, [r7, #20]
 801fa96:	4313      	orrs	r3, r2
 801fa98:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 801fa9a:	697b      	ldr	r3, [r7, #20]
 801fa9c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 801faa0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801faa2:	687b      	ldr	r3, [r7, #4]
 801faa4:	4a18      	ldr	r2, [pc, #96]	@ (801fb08 <TIM_OC3_SetConfig+0xe4>)
 801faa6:	4293      	cmp	r3, r2
 801faa8:	d007      	beq.n	801faba <TIM_OC3_SetConfig+0x96>
 801faaa:	687b      	ldr	r3, [r7, #4]
 801faac:	4a17      	ldr	r2, [pc, #92]	@ (801fb0c <TIM_OC3_SetConfig+0xe8>)
 801faae:	4293      	cmp	r3, r2
 801fab0:	d003      	beq.n	801faba <TIM_OC3_SetConfig+0x96>
 801fab2:	687b      	ldr	r3, [r7, #4]
 801fab4:	4a16      	ldr	r2, [pc, #88]	@ (801fb10 <TIM_OC3_SetConfig+0xec>)
 801fab6:	4293      	cmp	r3, r2
 801fab8:	d113      	bne.n	801fae2 <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 801faba:	693b      	ldr	r3, [r7, #16]
 801fabc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801fac0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 801fac2:	693b      	ldr	r3, [r7, #16]
 801fac4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 801fac8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 801faca:	683b      	ldr	r3, [r7, #0]
 801facc:	695b      	ldr	r3, [r3, #20]
 801face:	011b      	lsls	r3, r3, #4
 801fad0:	693a      	ldr	r2, [r7, #16]
 801fad2:	4313      	orrs	r3, r2
 801fad4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 801fad6:	683b      	ldr	r3, [r7, #0]
 801fad8:	699b      	ldr	r3, [r3, #24]
 801fada:	011b      	lsls	r3, r3, #4
 801fadc:	693a      	ldr	r2, [r7, #16]
 801fade:	4313      	orrs	r3, r2
 801fae0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801fae2:	687b      	ldr	r3, [r7, #4]
 801fae4:	693a      	ldr	r2, [r7, #16]
 801fae6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 801fae8:	687b      	ldr	r3, [r7, #4]
 801faea:	68fa      	ldr	r2, [r7, #12]
 801faec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 801faee:	683b      	ldr	r3, [r7, #0]
 801faf0:	685a      	ldr	r2, [r3, #4]
 801faf2:	687b      	ldr	r3, [r7, #4]
 801faf4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801faf6:	687b      	ldr	r3, [r7, #4]
 801faf8:	697a      	ldr	r2, [r7, #20]
 801fafa:	621a      	str	r2, [r3, #32]
}
 801fafc:	bf00      	nop
 801fafe:	371c      	adds	r7, #28
 801fb00:	46bd      	mov	sp, r7
 801fb02:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fb06:	4770      	bx	lr
 801fb08:	40012c00 	.word	0x40012c00
 801fb0c:	40014000 	.word	0x40014000
 801fb10:	40014400 	.word	0x40014400

0801fb14 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 801fb14:	b480      	push	{r7}
 801fb16:	b087      	sub	sp, #28
 801fb18:	af00      	add	r7, sp, #0
 801fb1a:	6078      	str	r0, [r7, #4]
 801fb1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801fb1e:	687b      	ldr	r3, [r7, #4]
 801fb20:	6a1b      	ldr	r3, [r3, #32]
 801fb22:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 801fb24:	687b      	ldr	r3, [r7, #4]
 801fb26:	6a1b      	ldr	r3, [r3, #32]
 801fb28:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 801fb2c:	687b      	ldr	r3, [r7, #4]
 801fb2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801fb30:	687b      	ldr	r3, [r7, #4]
 801fb32:	685b      	ldr	r3, [r3, #4]
 801fb34:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 801fb36:	687b      	ldr	r3, [r7, #4]
 801fb38:	69db      	ldr	r3, [r3, #28]
 801fb3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 801fb3c:	68fb      	ldr	r3, [r7, #12]
 801fb3e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 801fb42:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801fb46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 801fb48:	68fb      	ldr	r3, [r7, #12]
 801fb4a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801fb4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 801fb50:	683b      	ldr	r3, [r7, #0]
 801fb52:	681b      	ldr	r3, [r3, #0]
 801fb54:	021b      	lsls	r3, r3, #8
 801fb56:	68fa      	ldr	r2, [r7, #12]
 801fb58:	4313      	orrs	r3, r2
 801fb5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 801fb5c:	693b      	ldr	r3, [r7, #16]
 801fb5e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 801fb62:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 801fb64:	683b      	ldr	r3, [r7, #0]
 801fb66:	689b      	ldr	r3, [r3, #8]
 801fb68:	031b      	lsls	r3, r3, #12
 801fb6a:	693a      	ldr	r2, [r7, #16]
 801fb6c:	4313      	orrs	r3, r2
 801fb6e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801fb70:	687b      	ldr	r3, [r7, #4]
 801fb72:	4a14      	ldr	r2, [pc, #80]	@ (801fbc4 <TIM_OC4_SetConfig+0xb0>)
 801fb74:	4293      	cmp	r3, r2
 801fb76:	d007      	beq.n	801fb88 <TIM_OC4_SetConfig+0x74>
 801fb78:	687b      	ldr	r3, [r7, #4]
 801fb7a:	4a13      	ldr	r2, [pc, #76]	@ (801fbc8 <TIM_OC4_SetConfig+0xb4>)
 801fb7c:	4293      	cmp	r3, r2
 801fb7e:	d003      	beq.n	801fb88 <TIM_OC4_SetConfig+0x74>
 801fb80:	687b      	ldr	r3, [r7, #4]
 801fb82:	4a12      	ldr	r2, [pc, #72]	@ (801fbcc <TIM_OC4_SetConfig+0xb8>)
 801fb84:	4293      	cmp	r3, r2
 801fb86:	d109      	bne.n	801fb9c <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 801fb88:	697b      	ldr	r3, [r7, #20]
 801fb8a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 801fb8e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 801fb90:	683b      	ldr	r3, [r7, #0]
 801fb92:	695b      	ldr	r3, [r3, #20]
 801fb94:	019b      	lsls	r3, r3, #6
 801fb96:	697a      	ldr	r2, [r7, #20]
 801fb98:	4313      	orrs	r3, r2
 801fb9a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801fb9c:	687b      	ldr	r3, [r7, #4]
 801fb9e:	697a      	ldr	r2, [r7, #20]
 801fba0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 801fba2:	687b      	ldr	r3, [r7, #4]
 801fba4:	68fa      	ldr	r2, [r7, #12]
 801fba6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 801fba8:	683b      	ldr	r3, [r7, #0]
 801fbaa:	685a      	ldr	r2, [r3, #4]
 801fbac:	687b      	ldr	r3, [r7, #4]
 801fbae:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801fbb0:	687b      	ldr	r3, [r7, #4]
 801fbb2:	693a      	ldr	r2, [r7, #16]
 801fbb4:	621a      	str	r2, [r3, #32]
}
 801fbb6:	bf00      	nop
 801fbb8:	371c      	adds	r7, #28
 801fbba:	46bd      	mov	sp, r7
 801fbbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fbc0:	4770      	bx	lr
 801fbc2:	bf00      	nop
 801fbc4:	40012c00 	.word	0x40012c00
 801fbc8:	40014000 	.word	0x40014000
 801fbcc:	40014400 	.word	0x40014400

0801fbd0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 801fbd0:	b480      	push	{r7}
 801fbd2:	b087      	sub	sp, #28
 801fbd4:	af00      	add	r7, sp, #0
 801fbd6:	6078      	str	r0, [r7, #4]
 801fbd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801fbda:	687b      	ldr	r3, [r7, #4]
 801fbdc:	6a1b      	ldr	r3, [r3, #32]
 801fbde:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 801fbe0:	687b      	ldr	r3, [r7, #4]
 801fbe2:	6a1b      	ldr	r3, [r3, #32]
 801fbe4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 801fbe8:	687b      	ldr	r3, [r7, #4]
 801fbea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801fbec:	687b      	ldr	r3, [r7, #4]
 801fbee:	685b      	ldr	r3, [r3, #4]
 801fbf0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 801fbf2:	687b      	ldr	r3, [r7, #4]
 801fbf4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801fbf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 801fbf8:	68fb      	ldr	r3, [r7, #12]
 801fbfa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 801fbfe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801fc02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 801fc04:	683b      	ldr	r3, [r7, #0]
 801fc06:	681b      	ldr	r3, [r3, #0]
 801fc08:	68fa      	ldr	r2, [r7, #12]
 801fc0a:	4313      	orrs	r3, r2
 801fc0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 801fc0e:	693b      	ldr	r3, [r7, #16]
 801fc10:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 801fc14:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 801fc16:	683b      	ldr	r3, [r7, #0]
 801fc18:	689b      	ldr	r3, [r3, #8]
 801fc1a:	041b      	lsls	r3, r3, #16
 801fc1c:	693a      	ldr	r2, [r7, #16]
 801fc1e:	4313      	orrs	r3, r2
 801fc20:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801fc22:	687b      	ldr	r3, [r7, #4]
 801fc24:	4a13      	ldr	r2, [pc, #76]	@ (801fc74 <TIM_OC5_SetConfig+0xa4>)
 801fc26:	4293      	cmp	r3, r2
 801fc28:	d007      	beq.n	801fc3a <TIM_OC5_SetConfig+0x6a>
 801fc2a:	687b      	ldr	r3, [r7, #4]
 801fc2c:	4a12      	ldr	r2, [pc, #72]	@ (801fc78 <TIM_OC5_SetConfig+0xa8>)
 801fc2e:	4293      	cmp	r3, r2
 801fc30:	d003      	beq.n	801fc3a <TIM_OC5_SetConfig+0x6a>
 801fc32:	687b      	ldr	r3, [r7, #4]
 801fc34:	4a11      	ldr	r2, [pc, #68]	@ (801fc7c <TIM_OC5_SetConfig+0xac>)
 801fc36:	4293      	cmp	r3, r2
 801fc38:	d109      	bne.n	801fc4e <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 801fc3a:	697b      	ldr	r3, [r7, #20]
 801fc3c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 801fc40:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 801fc42:	683b      	ldr	r3, [r7, #0]
 801fc44:	695b      	ldr	r3, [r3, #20]
 801fc46:	021b      	lsls	r3, r3, #8
 801fc48:	697a      	ldr	r2, [r7, #20]
 801fc4a:	4313      	orrs	r3, r2
 801fc4c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801fc4e:	687b      	ldr	r3, [r7, #4]
 801fc50:	697a      	ldr	r2, [r7, #20]
 801fc52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 801fc54:	687b      	ldr	r3, [r7, #4]
 801fc56:	68fa      	ldr	r2, [r7, #12]
 801fc58:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 801fc5a:	683b      	ldr	r3, [r7, #0]
 801fc5c:	685a      	ldr	r2, [r3, #4]
 801fc5e:	687b      	ldr	r3, [r7, #4]
 801fc60:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801fc62:	687b      	ldr	r3, [r7, #4]
 801fc64:	693a      	ldr	r2, [r7, #16]
 801fc66:	621a      	str	r2, [r3, #32]
}
 801fc68:	bf00      	nop
 801fc6a:	371c      	adds	r7, #28
 801fc6c:	46bd      	mov	sp, r7
 801fc6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fc72:	4770      	bx	lr
 801fc74:	40012c00 	.word	0x40012c00
 801fc78:	40014000 	.word	0x40014000
 801fc7c:	40014400 	.word	0x40014400

0801fc80 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 801fc80:	b480      	push	{r7}
 801fc82:	b087      	sub	sp, #28
 801fc84:	af00      	add	r7, sp, #0
 801fc86:	6078      	str	r0, [r7, #4]
 801fc88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801fc8a:	687b      	ldr	r3, [r7, #4]
 801fc8c:	6a1b      	ldr	r3, [r3, #32]
 801fc8e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 801fc90:	687b      	ldr	r3, [r7, #4]
 801fc92:	6a1b      	ldr	r3, [r3, #32]
 801fc94:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 801fc98:	687b      	ldr	r3, [r7, #4]
 801fc9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801fc9c:	687b      	ldr	r3, [r7, #4]
 801fc9e:	685b      	ldr	r3, [r3, #4]
 801fca0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 801fca2:	687b      	ldr	r3, [r7, #4]
 801fca4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801fca6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 801fca8:	68fb      	ldr	r3, [r7, #12]
 801fcaa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 801fcae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801fcb2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 801fcb4:	683b      	ldr	r3, [r7, #0]
 801fcb6:	681b      	ldr	r3, [r3, #0]
 801fcb8:	021b      	lsls	r3, r3, #8
 801fcba:	68fa      	ldr	r2, [r7, #12]
 801fcbc:	4313      	orrs	r3, r2
 801fcbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 801fcc0:	693b      	ldr	r3, [r7, #16]
 801fcc2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 801fcc6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 801fcc8:	683b      	ldr	r3, [r7, #0]
 801fcca:	689b      	ldr	r3, [r3, #8]
 801fccc:	051b      	lsls	r3, r3, #20
 801fcce:	693a      	ldr	r2, [r7, #16]
 801fcd0:	4313      	orrs	r3, r2
 801fcd2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801fcd4:	687b      	ldr	r3, [r7, #4]
 801fcd6:	4a14      	ldr	r2, [pc, #80]	@ (801fd28 <TIM_OC6_SetConfig+0xa8>)
 801fcd8:	4293      	cmp	r3, r2
 801fcda:	d007      	beq.n	801fcec <TIM_OC6_SetConfig+0x6c>
 801fcdc:	687b      	ldr	r3, [r7, #4]
 801fcde:	4a13      	ldr	r2, [pc, #76]	@ (801fd2c <TIM_OC6_SetConfig+0xac>)
 801fce0:	4293      	cmp	r3, r2
 801fce2:	d003      	beq.n	801fcec <TIM_OC6_SetConfig+0x6c>
 801fce4:	687b      	ldr	r3, [r7, #4]
 801fce6:	4a12      	ldr	r2, [pc, #72]	@ (801fd30 <TIM_OC6_SetConfig+0xb0>)
 801fce8:	4293      	cmp	r3, r2
 801fcea:	d109      	bne.n	801fd00 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 801fcec:	697b      	ldr	r3, [r7, #20]
 801fcee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 801fcf2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 801fcf4:	683b      	ldr	r3, [r7, #0]
 801fcf6:	695b      	ldr	r3, [r3, #20]
 801fcf8:	029b      	lsls	r3, r3, #10
 801fcfa:	697a      	ldr	r2, [r7, #20]
 801fcfc:	4313      	orrs	r3, r2
 801fcfe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801fd00:	687b      	ldr	r3, [r7, #4]
 801fd02:	697a      	ldr	r2, [r7, #20]
 801fd04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 801fd06:	687b      	ldr	r3, [r7, #4]
 801fd08:	68fa      	ldr	r2, [r7, #12]
 801fd0a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 801fd0c:	683b      	ldr	r3, [r7, #0]
 801fd0e:	685a      	ldr	r2, [r3, #4]
 801fd10:	687b      	ldr	r3, [r7, #4]
 801fd12:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801fd14:	687b      	ldr	r3, [r7, #4]
 801fd16:	693a      	ldr	r2, [r7, #16]
 801fd18:	621a      	str	r2, [r3, #32]
}
 801fd1a:	bf00      	nop
 801fd1c:	371c      	adds	r7, #28
 801fd1e:	46bd      	mov	sp, r7
 801fd20:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fd24:	4770      	bx	lr
 801fd26:	bf00      	nop
 801fd28:	40012c00 	.word	0x40012c00
 801fd2c:	40014000 	.word	0x40014000
 801fd30:	40014400 	.word	0x40014400

0801fd34 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 801fd34:	b480      	push	{r7}
 801fd36:	b087      	sub	sp, #28
 801fd38:	af00      	add	r7, sp, #0
 801fd3a:	60f8      	str	r0, [r7, #12]
 801fd3c:	60b9      	str	r1, [r7, #8]
 801fd3e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 801fd40:	68fb      	ldr	r3, [r7, #12]
 801fd42:	6a1b      	ldr	r3, [r3, #32]
 801fd44:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 801fd46:	68fb      	ldr	r3, [r7, #12]
 801fd48:	6a1b      	ldr	r3, [r3, #32]
 801fd4a:	f023 0201 	bic.w	r2, r3, #1
 801fd4e:	68fb      	ldr	r3, [r7, #12]
 801fd50:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 801fd52:	68fb      	ldr	r3, [r7, #12]
 801fd54:	699b      	ldr	r3, [r3, #24]
 801fd56:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 801fd58:	693b      	ldr	r3, [r7, #16]
 801fd5a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 801fd5e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 801fd60:	687b      	ldr	r3, [r7, #4]
 801fd62:	011b      	lsls	r3, r3, #4
 801fd64:	693a      	ldr	r2, [r7, #16]
 801fd66:	4313      	orrs	r3, r2
 801fd68:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 801fd6a:	697b      	ldr	r3, [r7, #20]
 801fd6c:	f023 030a 	bic.w	r3, r3, #10
 801fd70:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 801fd72:	697a      	ldr	r2, [r7, #20]
 801fd74:	68bb      	ldr	r3, [r7, #8]
 801fd76:	4313      	orrs	r3, r2
 801fd78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 801fd7a:	68fb      	ldr	r3, [r7, #12]
 801fd7c:	693a      	ldr	r2, [r7, #16]
 801fd7e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 801fd80:	68fb      	ldr	r3, [r7, #12]
 801fd82:	697a      	ldr	r2, [r7, #20]
 801fd84:	621a      	str	r2, [r3, #32]
}
 801fd86:	bf00      	nop
 801fd88:	371c      	adds	r7, #28
 801fd8a:	46bd      	mov	sp, r7
 801fd8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fd90:	4770      	bx	lr

0801fd92 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 801fd92:	b480      	push	{r7}
 801fd94:	b087      	sub	sp, #28
 801fd96:	af00      	add	r7, sp, #0
 801fd98:	60f8      	str	r0, [r7, #12]
 801fd9a:	60b9      	str	r1, [r7, #8]
 801fd9c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 801fd9e:	68fb      	ldr	r3, [r7, #12]
 801fda0:	6a1b      	ldr	r3, [r3, #32]
 801fda2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 801fda4:	68fb      	ldr	r3, [r7, #12]
 801fda6:	6a1b      	ldr	r3, [r3, #32]
 801fda8:	f023 0210 	bic.w	r2, r3, #16
 801fdac:	68fb      	ldr	r3, [r7, #12]
 801fdae:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 801fdb0:	68fb      	ldr	r3, [r7, #12]
 801fdb2:	699b      	ldr	r3, [r3, #24]
 801fdb4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 801fdb6:	693b      	ldr	r3, [r7, #16]
 801fdb8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 801fdbc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 801fdbe:	687b      	ldr	r3, [r7, #4]
 801fdc0:	031b      	lsls	r3, r3, #12
 801fdc2:	693a      	ldr	r2, [r7, #16]
 801fdc4:	4313      	orrs	r3, r2
 801fdc6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 801fdc8:	697b      	ldr	r3, [r7, #20]
 801fdca:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 801fdce:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 801fdd0:	68bb      	ldr	r3, [r7, #8]
 801fdd2:	011b      	lsls	r3, r3, #4
 801fdd4:	697a      	ldr	r2, [r7, #20]
 801fdd6:	4313      	orrs	r3, r2
 801fdd8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 801fdda:	68fb      	ldr	r3, [r7, #12]
 801fddc:	693a      	ldr	r2, [r7, #16]
 801fdde:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 801fde0:	68fb      	ldr	r3, [r7, #12]
 801fde2:	697a      	ldr	r2, [r7, #20]
 801fde4:	621a      	str	r2, [r3, #32]
}
 801fde6:	bf00      	nop
 801fde8:	371c      	adds	r7, #28
 801fdea:	46bd      	mov	sp, r7
 801fdec:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fdf0:	4770      	bx	lr

0801fdf2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 801fdf2:	b480      	push	{r7}
 801fdf4:	b085      	sub	sp, #20
 801fdf6:	af00      	add	r7, sp, #0
 801fdf8:	6078      	str	r0, [r7, #4]
 801fdfa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 801fdfc:	687b      	ldr	r3, [r7, #4]
 801fdfe:	689b      	ldr	r3, [r3, #8]
 801fe00:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 801fe02:	68fb      	ldr	r3, [r7, #12]
 801fe04:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801fe08:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 801fe0a:	683a      	ldr	r2, [r7, #0]
 801fe0c:	68fb      	ldr	r3, [r7, #12]
 801fe0e:	4313      	orrs	r3, r2
 801fe10:	f043 0307 	orr.w	r3, r3, #7
 801fe14:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801fe16:	687b      	ldr	r3, [r7, #4]
 801fe18:	68fa      	ldr	r2, [r7, #12]
 801fe1a:	609a      	str	r2, [r3, #8]
}
 801fe1c:	bf00      	nop
 801fe1e:	3714      	adds	r7, #20
 801fe20:	46bd      	mov	sp, r7
 801fe22:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fe26:	4770      	bx	lr

0801fe28 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 801fe28:	b480      	push	{r7}
 801fe2a:	b087      	sub	sp, #28
 801fe2c:	af00      	add	r7, sp, #0
 801fe2e:	60f8      	str	r0, [r7, #12]
 801fe30:	60b9      	str	r1, [r7, #8]
 801fe32:	607a      	str	r2, [r7, #4]
 801fe34:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 801fe36:	68fb      	ldr	r3, [r7, #12]
 801fe38:	689b      	ldr	r3, [r3, #8]
 801fe3a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 801fe3c:	697b      	ldr	r3, [r7, #20]
 801fe3e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 801fe42:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 801fe44:	683b      	ldr	r3, [r7, #0]
 801fe46:	021a      	lsls	r2, r3, #8
 801fe48:	687b      	ldr	r3, [r7, #4]
 801fe4a:	431a      	orrs	r2, r3
 801fe4c:	68bb      	ldr	r3, [r7, #8]
 801fe4e:	4313      	orrs	r3, r2
 801fe50:	697a      	ldr	r2, [r7, #20]
 801fe52:	4313      	orrs	r3, r2
 801fe54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801fe56:	68fb      	ldr	r3, [r7, #12]
 801fe58:	697a      	ldr	r2, [r7, #20]
 801fe5a:	609a      	str	r2, [r3, #8]
}
 801fe5c:	bf00      	nop
 801fe5e:	371c      	adds	r7, #28
 801fe60:	46bd      	mov	sp, r7
 801fe62:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fe66:	4770      	bx	lr

0801fe68 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 801fe68:	b480      	push	{r7}
 801fe6a:	b087      	sub	sp, #28
 801fe6c:	af00      	add	r7, sp, #0
 801fe6e:	60f8      	str	r0, [r7, #12]
 801fe70:	60b9      	str	r1, [r7, #8]
 801fe72:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 801fe74:	68bb      	ldr	r3, [r7, #8]
 801fe76:	f003 031f 	and.w	r3, r3, #31
 801fe7a:	2201      	movs	r2, #1
 801fe7c:	fa02 f303 	lsl.w	r3, r2, r3
 801fe80:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 801fe82:	68fb      	ldr	r3, [r7, #12]
 801fe84:	6a1a      	ldr	r2, [r3, #32]
 801fe86:	697b      	ldr	r3, [r7, #20]
 801fe88:	43db      	mvns	r3, r3
 801fe8a:	401a      	ands	r2, r3
 801fe8c:	68fb      	ldr	r3, [r7, #12]
 801fe8e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 801fe90:	68fb      	ldr	r3, [r7, #12]
 801fe92:	6a1a      	ldr	r2, [r3, #32]
 801fe94:	68bb      	ldr	r3, [r7, #8]
 801fe96:	f003 031f 	and.w	r3, r3, #31
 801fe9a:	6879      	ldr	r1, [r7, #4]
 801fe9c:	fa01 f303 	lsl.w	r3, r1, r3
 801fea0:	431a      	orrs	r2, r3
 801fea2:	68fb      	ldr	r3, [r7, #12]
 801fea4:	621a      	str	r2, [r3, #32]
}
 801fea6:	bf00      	nop
 801fea8:	371c      	adds	r7, #28
 801feaa:	46bd      	mov	sp, r7
 801feac:	f85d 7b04 	ldr.w	r7, [sp], #4
 801feb0:	4770      	bx	lr
	...

0801feb4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 801feb4:	b480      	push	{r7}
 801feb6:	b085      	sub	sp, #20
 801feb8:	af00      	add	r7, sp, #0
 801feba:	6078      	str	r0, [r7, #4]
 801febc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 801febe:	687b      	ldr	r3, [r7, #4]
 801fec0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 801fec4:	2b01      	cmp	r3, #1
 801fec6:	d101      	bne.n	801fecc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 801fec8:	2302      	movs	r3, #2
 801feca:	e04f      	b.n	801ff6c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 801fecc:	687b      	ldr	r3, [r7, #4]
 801fece:	2201      	movs	r2, #1
 801fed0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 801fed4:	687b      	ldr	r3, [r7, #4]
 801fed6:	2202      	movs	r2, #2
 801fed8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 801fedc:	687b      	ldr	r3, [r7, #4]
 801fede:	681b      	ldr	r3, [r3, #0]
 801fee0:	685b      	ldr	r3, [r3, #4]
 801fee2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 801fee4:	687b      	ldr	r3, [r7, #4]
 801fee6:	681b      	ldr	r3, [r3, #0]
 801fee8:	689b      	ldr	r3, [r3, #8]
 801feea:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 801feec:	687b      	ldr	r3, [r7, #4]
 801feee:	681b      	ldr	r3, [r3, #0]
 801fef0:	4a21      	ldr	r2, [pc, #132]	@ (801ff78 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 801fef2:	4293      	cmp	r3, r2
 801fef4:	d108      	bne.n	801ff08 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 801fef6:	68fb      	ldr	r3, [r7, #12]
 801fef8:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 801fefc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 801fefe:	683b      	ldr	r3, [r7, #0]
 801ff00:	685b      	ldr	r3, [r3, #4]
 801ff02:	68fa      	ldr	r2, [r7, #12]
 801ff04:	4313      	orrs	r3, r2
 801ff06:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 801ff08:	68fb      	ldr	r3, [r7, #12]
 801ff0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801ff0e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 801ff10:	683b      	ldr	r3, [r7, #0]
 801ff12:	681b      	ldr	r3, [r3, #0]
 801ff14:	68fa      	ldr	r2, [r7, #12]
 801ff16:	4313      	orrs	r3, r2
 801ff18:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 801ff1a:	687b      	ldr	r3, [r7, #4]
 801ff1c:	681b      	ldr	r3, [r3, #0]
 801ff1e:	68fa      	ldr	r2, [r7, #12]
 801ff20:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801ff22:	687b      	ldr	r3, [r7, #4]
 801ff24:	681b      	ldr	r3, [r3, #0]
 801ff26:	4a14      	ldr	r2, [pc, #80]	@ (801ff78 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 801ff28:	4293      	cmp	r3, r2
 801ff2a:	d009      	beq.n	801ff40 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 801ff2c:	687b      	ldr	r3, [r7, #4]
 801ff2e:	681b      	ldr	r3, [r3, #0]
 801ff30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801ff34:	d004      	beq.n	801ff40 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 801ff36:	687b      	ldr	r3, [r7, #4]
 801ff38:	681b      	ldr	r3, [r3, #0]
 801ff3a:	4a10      	ldr	r2, [pc, #64]	@ (801ff7c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 801ff3c:	4293      	cmp	r3, r2
 801ff3e:	d10c      	bne.n	801ff5a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 801ff40:	68bb      	ldr	r3, [r7, #8]
 801ff42:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801ff46:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 801ff48:	683b      	ldr	r3, [r7, #0]
 801ff4a:	689b      	ldr	r3, [r3, #8]
 801ff4c:	68ba      	ldr	r2, [r7, #8]
 801ff4e:	4313      	orrs	r3, r2
 801ff50:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 801ff52:	687b      	ldr	r3, [r7, #4]
 801ff54:	681b      	ldr	r3, [r3, #0]
 801ff56:	68ba      	ldr	r2, [r7, #8]
 801ff58:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 801ff5a:	687b      	ldr	r3, [r7, #4]
 801ff5c:	2201      	movs	r2, #1
 801ff5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 801ff62:	687b      	ldr	r3, [r7, #4]
 801ff64:	2200      	movs	r2, #0
 801ff66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 801ff6a:	2300      	movs	r3, #0
}
 801ff6c:	4618      	mov	r0, r3
 801ff6e:	3714      	adds	r7, #20
 801ff70:	46bd      	mov	sp, r7
 801ff72:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ff76:	4770      	bx	lr
 801ff78:	40012c00 	.word	0x40012c00
 801ff7c:	40014000 	.word	0x40014000

0801ff80 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 801ff80:	b480      	push	{r7}
 801ff82:	b085      	sub	sp, #20
 801ff84:	af00      	add	r7, sp, #0
 801ff86:	6078      	str	r0, [r7, #4]
 801ff88:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 801ff8a:	2300      	movs	r3, #0
 801ff8c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 801ff8e:	687b      	ldr	r3, [r7, #4]
 801ff90:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 801ff94:	2b01      	cmp	r3, #1
 801ff96:	d101      	bne.n	801ff9c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 801ff98:	2302      	movs	r3, #2
 801ff9a:	e060      	b.n	802005e <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 801ff9c:	687b      	ldr	r3, [r7, #4]
 801ff9e:	2201      	movs	r2, #1
 801ffa0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 801ffa4:	68fb      	ldr	r3, [r7, #12]
 801ffa6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 801ffaa:	683b      	ldr	r3, [r7, #0]
 801ffac:	68db      	ldr	r3, [r3, #12]
 801ffae:	4313      	orrs	r3, r2
 801ffb0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 801ffb2:	68fb      	ldr	r3, [r7, #12]
 801ffb4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 801ffb8:	683b      	ldr	r3, [r7, #0]
 801ffba:	689b      	ldr	r3, [r3, #8]
 801ffbc:	4313      	orrs	r3, r2
 801ffbe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 801ffc0:	68fb      	ldr	r3, [r7, #12]
 801ffc2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 801ffc6:	683b      	ldr	r3, [r7, #0]
 801ffc8:	685b      	ldr	r3, [r3, #4]
 801ffca:	4313      	orrs	r3, r2
 801ffcc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 801ffce:	68fb      	ldr	r3, [r7, #12]
 801ffd0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 801ffd4:	683b      	ldr	r3, [r7, #0]
 801ffd6:	681b      	ldr	r3, [r3, #0]
 801ffd8:	4313      	orrs	r3, r2
 801ffda:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 801ffdc:	68fb      	ldr	r3, [r7, #12]
 801ffde:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 801ffe2:	683b      	ldr	r3, [r7, #0]
 801ffe4:	691b      	ldr	r3, [r3, #16]
 801ffe6:	4313      	orrs	r3, r2
 801ffe8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 801ffea:	68fb      	ldr	r3, [r7, #12]
 801ffec:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 801fff0:	683b      	ldr	r3, [r7, #0]
 801fff2:	695b      	ldr	r3, [r3, #20]
 801fff4:	4313      	orrs	r3, r2
 801fff6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 801fff8:	68fb      	ldr	r3, [r7, #12]
 801fffa:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 801fffe:	683b      	ldr	r3, [r7, #0]
 8020000:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8020002:	4313      	orrs	r3, r2
 8020004:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8020006:	68fb      	ldr	r3, [r7, #12]
 8020008:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 802000c:	683b      	ldr	r3, [r7, #0]
 802000e:	699b      	ldr	r3, [r3, #24]
 8020010:	041b      	lsls	r3, r3, #16
 8020012:	4313      	orrs	r3, r2
 8020014:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8020016:	687b      	ldr	r3, [r7, #4]
 8020018:	681b      	ldr	r3, [r3, #0]
 802001a:	4a14      	ldr	r2, [pc, #80]	@ (802006c <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 802001c:	4293      	cmp	r3, r2
 802001e:	d115      	bne.n	802004c <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8020020:	68fb      	ldr	r3, [r7, #12]
 8020022:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8020026:	683b      	ldr	r3, [r7, #0]
 8020028:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 802002a:	051b      	lsls	r3, r3, #20
 802002c:	4313      	orrs	r3, r2
 802002e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8020030:	68fb      	ldr	r3, [r7, #12]
 8020032:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8020036:	683b      	ldr	r3, [r7, #0]
 8020038:	69db      	ldr	r3, [r3, #28]
 802003a:	4313      	orrs	r3, r2
 802003c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 802003e:	68fb      	ldr	r3, [r7, #12]
 8020040:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8020044:	683b      	ldr	r3, [r7, #0]
 8020046:	6a1b      	ldr	r3, [r3, #32]
 8020048:	4313      	orrs	r3, r2
 802004a:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 802004c:	687b      	ldr	r3, [r7, #4]
 802004e:	681b      	ldr	r3, [r3, #0]
 8020050:	68fa      	ldr	r2, [r7, #12]
 8020052:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8020054:	687b      	ldr	r3, [r7, #4]
 8020056:	2200      	movs	r2, #0
 8020058:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 802005c:	2300      	movs	r3, #0
}
 802005e:	4618      	mov	r0, r3
 8020060:	3714      	adds	r7, #20
 8020062:	46bd      	mov	sp, r7
 8020064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020068:	4770      	bx	lr
 802006a:	bf00      	nop
 802006c:	40012c00 	.word	0x40012c00

08020070 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8020070:	b480      	push	{r7}
 8020072:	b083      	sub	sp, #12
 8020074:	af00      	add	r7, sp, #0
 8020076:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8020078:	bf00      	nop
 802007a:	370c      	adds	r7, #12
 802007c:	46bd      	mov	sp, r7
 802007e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020082:	4770      	bx	lr

08020084 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8020084:	b480      	push	{r7}
 8020086:	b083      	sub	sp, #12
 8020088:	af00      	add	r7, sp, #0
 802008a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 802008c:	bf00      	nop
 802008e:	370c      	adds	r7, #12
 8020090:	46bd      	mov	sp, r7
 8020092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020096:	4770      	bx	lr

08020098 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8020098:	b480      	push	{r7}
 802009a:	b083      	sub	sp, #12
 802009c:	af00      	add	r7, sp, #0
 802009e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80200a0:	bf00      	nop
 80200a2:	370c      	adds	r7, #12
 80200a4:	46bd      	mov	sp, r7
 80200a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80200aa:	4770      	bx	lr

080200ac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80200ac:	b580      	push	{r7, lr}
 80200ae:	b082      	sub	sp, #8
 80200b0:	af00      	add	r7, sp, #0
 80200b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80200b4:	687b      	ldr	r3, [r7, #4]
 80200b6:	2b00      	cmp	r3, #0
 80200b8:	d101      	bne.n	80200be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80200ba:	2301      	movs	r3, #1
 80200bc:	e040      	b.n	8020140 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80200be:	687b      	ldr	r3, [r7, #4]
 80200c0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80200c2:	2b00      	cmp	r3, #0
 80200c4:	d106      	bne.n	80200d4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80200c6:	687b      	ldr	r3, [r7, #4]
 80200c8:	2200      	movs	r2, #0
 80200ca:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80200ce:	6878      	ldr	r0, [r7, #4]
 80200d0:	f7e2 ff18 	bl	8002f04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80200d4:	687b      	ldr	r3, [r7, #4]
 80200d6:	2224      	movs	r2, #36	@ 0x24
 80200d8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80200da:	687b      	ldr	r3, [r7, #4]
 80200dc:	681b      	ldr	r3, [r3, #0]
 80200de:	681a      	ldr	r2, [r3, #0]
 80200e0:	687b      	ldr	r3, [r7, #4]
 80200e2:	681b      	ldr	r3, [r3, #0]
 80200e4:	f022 0201 	bic.w	r2, r2, #1
 80200e8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80200ea:	687b      	ldr	r3, [r7, #4]
 80200ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80200ee:	2b00      	cmp	r3, #0
 80200f0:	d002      	beq.n	80200f8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80200f2:	6878      	ldr	r0, [r7, #4]
 80200f4:	f000 fe7e 	bl	8020df4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80200f8:	6878      	ldr	r0, [r7, #4]
 80200fa:	f000 fc21 	bl	8020940 <UART_SetConfig>
 80200fe:	4603      	mov	r3, r0
 8020100:	2b01      	cmp	r3, #1
 8020102:	d101      	bne.n	8020108 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8020104:	2301      	movs	r3, #1
 8020106:	e01b      	b.n	8020140 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8020108:	687b      	ldr	r3, [r7, #4]
 802010a:	681b      	ldr	r3, [r3, #0]
 802010c:	685a      	ldr	r2, [r3, #4]
 802010e:	687b      	ldr	r3, [r7, #4]
 8020110:	681b      	ldr	r3, [r3, #0]
 8020112:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8020116:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8020118:	687b      	ldr	r3, [r7, #4]
 802011a:	681b      	ldr	r3, [r3, #0]
 802011c:	689a      	ldr	r2, [r3, #8]
 802011e:	687b      	ldr	r3, [r7, #4]
 8020120:	681b      	ldr	r3, [r3, #0]
 8020122:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8020126:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8020128:	687b      	ldr	r3, [r7, #4]
 802012a:	681b      	ldr	r3, [r3, #0]
 802012c:	681a      	ldr	r2, [r3, #0]
 802012e:	687b      	ldr	r3, [r7, #4]
 8020130:	681b      	ldr	r3, [r3, #0]
 8020132:	f042 0201 	orr.w	r2, r2, #1
 8020136:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8020138:	6878      	ldr	r0, [r7, #4]
 802013a:	f000 fefd 	bl	8020f38 <UART_CheckIdleState>
 802013e:	4603      	mov	r3, r0
}
 8020140:	4618      	mov	r0, r3
 8020142:	3708      	adds	r7, #8
 8020144:	46bd      	mov	sp, r7
 8020146:	bd80      	pop	{r7, pc}

08020148 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8020148:	b580      	push	{r7, lr}
 802014a:	b08a      	sub	sp, #40	@ 0x28
 802014c:	af02      	add	r7, sp, #8
 802014e:	60f8      	str	r0, [r7, #12]
 8020150:	60b9      	str	r1, [r7, #8]
 8020152:	603b      	str	r3, [r7, #0]
 8020154:	4613      	mov	r3, r2
 8020156:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8020158:	68fb      	ldr	r3, [r7, #12]
 802015a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 802015c:	2b20      	cmp	r3, #32
 802015e:	d177      	bne.n	8020250 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8020160:	68bb      	ldr	r3, [r7, #8]
 8020162:	2b00      	cmp	r3, #0
 8020164:	d002      	beq.n	802016c <HAL_UART_Transmit+0x24>
 8020166:	88fb      	ldrh	r3, [r7, #6]
 8020168:	2b00      	cmp	r3, #0
 802016a:	d101      	bne.n	8020170 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 802016c:	2301      	movs	r3, #1
 802016e:	e070      	b.n	8020252 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8020170:	68fb      	ldr	r3, [r7, #12]
 8020172:	2200      	movs	r2, #0
 8020174:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8020178:	68fb      	ldr	r3, [r7, #12]
 802017a:	2221      	movs	r2, #33	@ 0x21
 802017c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 802017e:	f7fc fac1 	bl	801c704 <HAL_GetTick>
 8020182:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8020184:	68fb      	ldr	r3, [r7, #12]
 8020186:	88fa      	ldrh	r2, [r7, #6]
 8020188:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 802018c:	68fb      	ldr	r3, [r7, #12]
 802018e:	88fa      	ldrh	r2, [r7, #6]
 8020190:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8020194:	68fb      	ldr	r3, [r7, #12]
 8020196:	689b      	ldr	r3, [r3, #8]
 8020198:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 802019c:	d108      	bne.n	80201b0 <HAL_UART_Transmit+0x68>
 802019e:	68fb      	ldr	r3, [r7, #12]
 80201a0:	691b      	ldr	r3, [r3, #16]
 80201a2:	2b00      	cmp	r3, #0
 80201a4:	d104      	bne.n	80201b0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80201a6:	2300      	movs	r3, #0
 80201a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80201aa:	68bb      	ldr	r3, [r7, #8]
 80201ac:	61bb      	str	r3, [r7, #24]
 80201ae:	e003      	b.n	80201b8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80201b0:	68bb      	ldr	r3, [r7, #8]
 80201b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80201b4:	2300      	movs	r3, #0
 80201b6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80201b8:	e02f      	b.n	802021a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80201ba:	683b      	ldr	r3, [r7, #0]
 80201bc:	9300      	str	r3, [sp, #0]
 80201be:	697b      	ldr	r3, [r7, #20]
 80201c0:	2200      	movs	r2, #0
 80201c2:	2180      	movs	r1, #128	@ 0x80
 80201c4:	68f8      	ldr	r0, [r7, #12]
 80201c6:	f000 ff5f 	bl	8021088 <UART_WaitOnFlagUntilTimeout>
 80201ca:	4603      	mov	r3, r0
 80201cc:	2b00      	cmp	r3, #0
 80201ce:	d004      	beq.n	80201da <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80201d0:	68fb      	ldr	r3, [r7, #12]
 80201d2:	2220      	movs	r2, #32
 80201d4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80201d6:	2303      	movs	r3, #3
 80201d8:	e03b      	b.n	8020252 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80201da:	69fb      	ldr	r3, [r7, #28]
 80201dc:	2b00      	cmp	r3, #0
 80201de:	d10b      	bne.n	80201f8 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80201e0:	69bb      	ldr	r3, [r7, #24]
 80201e2:	881a      	ldrh	r2, [r3, #0]
 80201e4:	68fb      	ldr	r3, [r7, #12]
 80201e6:	681b      	ldr	r3, [r3, #0]
 80201e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80201ec:	b292      	uxth	r2, r2
 80201ee:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80201f0:	69bb      	ldr	r3, [r7, #24]
 80201f2:	3302      	adds	r3, #2
 80201f4:	61bb      	str	r3, [r7, #24]
 80201f6:	e007      	b.n	8020208 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80201f8:	69fb      	ldr	r3, [r7, #28]
 80201fa:	781a      	ldrb	r2, [r3, #0]
 80201fc:	68fb      	ldr	r3, [r7, #12]
 80201fe:	681b      	ldr	r3, [r3, #0]
 8020200:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8020202:	69fb      	ldr	r3, [r7, #28]
 8020204:	3301      	adds	r3, #1
 8020206:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8020208:	68fb      	ldr	r3, [r7, #12]
 802020a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 802020e:	b29b      	uxth	r3, r3
 8020210:	3b01      	subs	r3, #1
 8020212:	b29a      	uxth	r2, r3
 8020214:	68fb      	ldr	r3, [r7, #12]
 8020216:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 802021a:	68fb      	ldr	r3, [r7, #12]
 802021c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8020220:	b29b      	uxth	r3, r3
 8020222:	2b00      	cmp	r3, #0
 8020224:	d1c9      	bne.n	80201ba <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8020226:	683b      	ldr	r3, [r7, #0]
 8020228:	9300      	str	r3, [sp, #0]
 802022a:	697b      	ldr	r3, [r7, #20]
 802022c:	2200      	movs	r2, #0
 802022e:	2140      	movs	r1, #64	@ 0x40
 8020230:	68f8      	ldr	r0, [r7, #12]
 8020232:	f000 ff29 	bl	8021088 <UART_WaitOnFlagUntilTimeout>
 8020236:	4603      	mov	r3, r0
 8020238:	2b00      	cmp	r3, #0
 802023a:	d004      	beq.n	8020246 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 802023c:	68fb      	ldr	r3, [r7, #12]
 802023e:	2220      	movs	r2, #32
 8020240:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8020242:	2303      	movs	r3, #3
 8020244:	e005      	b.n	8020252 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8020246:	68fb      	ldr	r3, [r7, #12]
 8020248:	2220      	movs	r2, #32
 802024a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 802024c:	2300      	movs	r3, #0
 802024e:	e000      	b.n	8020252 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8020250:	2302      	movs	r3, #2
  }
}
 8020252:	4618      	mov	r0, r3
 8020254:	3720      	adds	r7, #32
 8020256:	46bd      	mov	sp, r7
 8020258:	bd80      	pop	{r7, pc}
	...

0802025c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 802025c:	b580      	push	{r7, lr}
 802025e:	b08a      	sub	sp, #40	@ 0x28
 8020260:	af00      	add	r7, sp, #0
 8020262:	60f8      	str	r0, [r7, #12]
 8020264:	60b9      	str	r1, [r7, #8]
 8020266:	4613      	mov	r3, r2
 8020268:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 802026a:	68fb      	ldr	r3, [r7, #12]
 802026c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8020270:	2b20      	cmp	r3, #32
 8020272:	d137      	bne.n	80202e4 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8020274:	68bb      	ldr	r3, [r7, #8]
 8020276:	2b00      	cmp	r3, #0
 8020278:	d002      	beq.n	8020280 <HAL_UART_Receive_IT+0x24>
 802027a:	88fb      	ldrh	r3, [r7, #6]
 802027c:	2b00      	cmp	r3, #0
 802027e:	d101      	bne.n	8020284 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8020280:	2301      	movs	r3, #1
 8020282:	e030      	b.n	80202e6 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8020284:	68fb      	ldr	r3, [r7, #12]
 8020286:	2200      	movs	r2, #0
 8020288:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 802028a:	68fb      	ldr	r3, [r7, #12]
 802028c:	681b      	ldr	r3, [r3, #0]
 802028e:	4a18      	ldr	r2, [pc, #96]	@ (80202f0 <HAL_UART_Receive_IT+0x94>)
 8020290:	4293      	cmp	r3, r2
 8020292:	d01f      	beq.n	80202d4 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8020294:	68fb      	ldr	r3, [r7, #12]
 8020296:	681b      	ldr	r3, [r3, #0]
 8020298:	685b      	ldr	r3, [r3, #4]
 802029a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 802029e:	2b00      	cmp	r3, #0
 80202a0:	d018      	beq.n	80202d4 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80202a2:	68fb      	ldr	r3, [r7, #12]
 80202a4:	681b      	ldr	r3, [r3, #0]
 80202a6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80202a8:	697b      	ldr	r3, [r7, #20]
 80202aa:	e853 3f00 	ldrex	r3, [r3]
 80202ae:	613b      	str	r3, [r7, #16]
   return(result);
 80202b0:	693b      	ldr	r3, [r7, #16]
 80202b2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80202b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80202b8:	68fb      	ldr	r3, [r7, #12]
 80202ba:	681b      	ldr	r3, [r3, #0]
 80202bc:	461a      	mov	r2, r3
 80202be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80202c0:	623b      	str	r3, [r7, #32]
 80202c2:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80202c4:	69f9      	ldr	r1, [r7, #28]
 80202c6:	6a3a      	ldr	r2, [r7, #32]
 80202c8:	e841 2300 	strex	r3, r2, [r1]
 80202cc:	61bb      	str	r3, [r7, #24]
   return(result);
 80202ce:	69bb      	ldr	r3, [r7, #24]
 80202d0:	2b00      	cmp	r3, #0
 80202d2:	d1e6      	bne.n	80202a2 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80202d4:	88fb      	ldrh	r3, [r7, #6]
 80202d6:	461a      	mov	r2, r3
 80202d8:	68b9      	ldr	r1, [r7, #8]
 80202da:	68f8      	ldr	r0, [r7, #12]
 80202dc:	f000 ff42 	bl	8021164 <UART_Start_Receive_IT>
 80202e0:	4603      	mov	r3, r0
 80202e2:	e000      	b.n	80202e6 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80202e4:	2302      	movs	r3, #2
  }
}
 80202e6:	4618      	mov	r0, r3
 80202e8:	3728      	adds	r7, #40	@ 0x28
 80202ea:	46bd      	mov	sp, r7
 80202ec:	bd80      	pop	{r7, pc}
 80202ee:	bf00      	nop
 80202f0:	40008000 	.word	0x40008000

080202f4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80202f4:	b580      	push	{r7, lr}
 80202f6:	b0ba      	sub	sp, #232	@ 0xe8
 80202f8:	af00      	add	r7, sp, #0
 80202fa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80202fc:	687b      	ldr	r3, [r7, #4]
 80202fe:	681b      	ldr	r3, [r3, #0]
 8020300:	69db      	ldr	r3, [r3, #28]
 8020302:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8020306:	687b      	ldr	r3, [r7, #4]
 8020308:	681b      	ldr	r3, [r3, #0]
 802030a:	681b      	ldr	r3, [r3, #0]
 802030c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8020310:	687b      	ldr	r3, [r7, #4]
 8020312:	681b      	ldr	r3, [r3, #0]
 8020314:	689b      	ldr	r3, [r3, #8]
 8020316:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 802031a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 802031e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8020322:	4013      	ands	r3, r2
 8020324:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8020328:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 802032c:	2b00      	cmp	r3, #0
 802032e:	d115      	bne.n	802035c <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8020330:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8020334:	f003 0320 	and.w	r3, r3, #32
 8020338:	2b00      	cmp	r3, #0
 802033a:	d00f      	beq.n	802035c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 802033c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8020340:	f003 0320 	and.w	r3, r3, #32
 8020344:	2b00      	cmp	r3, #0
 8020346:	d009      	beq.n	802035c <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8020348:	687b      	ldr	r3, [r7, #4]
 802034a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 802034c:	2b00      	cmp	r3, #0
 802034e:	f000 82ca 	beq.w	80208e6 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8020352:	687b      	ldr	r3, [r7, #4]
 8020354:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8020356:	6878      	ldr	r0, [r7, #4]
 8020358:	4798      	blx	r3
      }
      return;
 802035a:	e2c4      	b.n	80208e6 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 802035c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8020360:	2b00      	cmp	r3, #0
 8020362:	f000 8117 	beq.w	8020594 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8020366:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 802036a:	f003 0301 	and.w	r3, r3, #1
 802036e:	2b00      	cmp	r3, #0
 8020370:	d106      	bne.n	8020380 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8020372:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8020376:	4b85      	ldr	r3, [pc, #532]	@ (802058c <HAL_UART_IRQHandler+0x298>)
 8020378:	4013      	ands	r3, r2
 802037a:	2b00      	cmp	r3, #0
 802037c:	f000 810a 	beq.w	8020594 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8020380:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8020384:	f003 0301 	and.w	r3, r3, #1
 8020388:	2b00      	cmp	r3, #0
 802038a:	d011      	beq.n	80203b0 <HAL_UART_IRQHandler+0xbc>
 802038c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8020390:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8020394:	2b00      	cmp	r3, #0
 8020396:	d00b      	beq.n	80203b0 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8020398:	687b      	ldr	r3, [r7, #4]
 802039a:	681b      	ldr	r3, [r3, #0]
 802039c:	2201      	movs	r2, #1
 802039e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80203a0:	687b      	ldr	r3, [r7, #4]
 80203a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80203a6:	f043 0201 	orr.w	r2, r3, #1
 80203aa:	687b      	ldr	r3, [r7, #4]
 80203ac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80203b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80203b4:	f003 0302 	and.w	r3, r3, #2
 80203b8:	2b00      	cmp	r3, #0
 80203ba:	d011      	beq.n	80203e0 <HAL_UART_IRQHandler+0xec>
 80203bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80203c0:	f003 0301 	and.w	r3, r3, #1
 80203c4:	2b00      	cmp	r3, #0
 80203c6:	d00b      	beq.n	80203e0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80203c8:	687b      	ldr	r3, [r7, #4]
 80203ca:	681b      	ldr	r3, [r3, #0]
 80203cc:	2202      	movs	r2, #2
 80203ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80203d0:	687b      	ldr	r3, [r7, #4]
 80203d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80203d6:	f043 0204 	orr.w	r2, r3, #4
 80203da:	687b      	ldr	r3, [r7, #4]
 80203dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80203e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80203e4:	f003 0304 	and.w	r3, r3, #4
 80203e8:	2b00      	cmp	r3, #0
 80203ea:	d011      	beq.n	8020410 <HAL_UART_IRQHandler+0x11c>
 80203ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80203f0:	f003 0301 	and.w	r3, r3, #1
 80203f4:	2b00      	cmp	r3, #0
 80203f6:	d00b      	beq.n	8020410 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80203f8:	687b      	ldr	r3, [r7, #4]
 80203fa:	681b      	ldr	r3, [r3, #0]
 80203fc:	2204      	movs	r2, #4
 80203fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8020400:	687b      	ldr	r3, [r7, #4]
 8020402:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8020406:	f043 0202 	orr.w	r2, r3, #2
 802040a:	687b      	ldr	r3, [r7, #4]
 802040c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8020410:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8020414:	f003 0308 	and.w	r3, r3, #8
 8020418:	2b00      	cmp	r3, #0
 802041a:	d017      	beq.n	802044c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 802041c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8020420:	f003 0320 	and.w	r3, r3, #32
 8020424:	2b00      	cmp	r3, #0
 8020426:	d105      	bne.n	8020434 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8020428:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 802042c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8020430:	2b00      	cmp	r3, #0
 8020432:	d00b      	beq.n	802044c <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8020434:	687b      	ldr	r3, [r7, #4]
 8020436:	681b      	ldr	r3, [r3, #0]
 8020438:	2208      	movs	r2, #8
 802043a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 802043c:	687b      	ldr	r3, [r7, #4]
 802043e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8020442:	f043 0208 	orr.w	r2, r3, #8
 8020446:	687b      	ldr	r3, [r7, #4]
 8020448:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 802044c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8020450:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8020454:	2b00      	cmp	r3, #0
 8020456:	d012      	beq.n	802047e <HAL_UART_IRQHandler+0x18a>
 8020458:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 802045c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8020460:	2b00      	cmp	r3, #0
 8020462:	d00c      	beq.n	802047e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8020464:	687b      	ldr	r3, [r7, #4]
 8020466:	681b      	ldr	r3, [r3, #0]
 8020468:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 802046c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 802046e:	687b      	ldr	r3, [r7, #4]
 8020470:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8020474:	f043 0220 	orr.w	r2, r3, #32
 8020478:	687b      	ldr	r3, [r7, #4]
 802047a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 802047e:	687b      	ldr	r3, [r7, #4]
 8020480:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8020484:	2b00      	cmp	r3, #0
 8020486:	f000 8230 	beq.w	80208ea <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 802048a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 802048e:	f003 0320 	and.w	r3, r3, #32
 8020492:	2b00      	cmp	r3, #0
 8020494:	d00d      	beq.n	80204b2 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8020496:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 802049a:	f003 0320 	and.w	r3, r3, #32
 802049e:	2b00      	cmp	r3, #0
 80204a0:	d007      	beq.n	80204b2 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80204a2:	687b      	ldr	r3, [r7, #4]
 80204a4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80204a6:	2b00      	cmp	r3, #0
 80204a8:	d003      	beq.n	80204b2 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80204aa:	687b      	ldr	r3, [r7, #4]
 80204ac:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80204ae:	6878      	ldr	r0, [r7, #4]
 80204b0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80204b2:	687b      	ldr	r3, [r7, #4]
 80204b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80204b8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80204bc:	687b      	ldr	r3, [r7, #4]
 80204be:	681b      	ldr	r3, [r3, #0]
 80204c0:	689b      	ldr	r3, [r3, #8]
 80204c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80204c6:	2b40      	cmp	r3, #64	@ 0x40
 80204c8:	d005      	beq.n	80204d6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80204ca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80204ce:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80204d2:	2b00      	cmp	r3, #0
 80204d4:	d04f      	beq.n	8020576 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80204d6:	6878      	ldr	r0, [r7, #4]
 80204d8:	f000 ff0a 	bl	80212f0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80204dc:	687b      	ldr	r3, [r7, #4]
 80204de:	681b      	ldr	r3, [r3, #0]
 80204e0:	689b      	ldr	r3, [r3, #8]
 80204e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80204e6:	2b40      	cmp	r3, #64	@ 0x40
 80204e8:	d141      	bne.n	802056e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80204ea:	687b      	ldr	r3, [r7, #4]
 80204ec:	681b      	ldr	r3, [r3, #0]
 80204ee:	3308      	adds	r3, #8
 80204f0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80204f4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80204f8:	e853 3f00 	ldrex	r3, [r3]
 80204fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8020500:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8020504:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8020508:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 802050c:	687b      	ldr	r3, [r7, #4]
 802050e:	681b      	ldr	r3, [r3, #0]
 8020510:	3308      	adds	r3, #8
 8020512:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8020516:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 802051a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802051e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8020522:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8020526:	e841 2300 	strex	r3, r2, [r1]
 802052a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 802052e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8020532:	2b00      	cmp	r3, #0
 8020534:	d1d9      	bne.n	80204ea <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8020536:	687b      	ldr	r3, [r7, #4]
 8020538:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 802053a:	2b00      	cmp	r3, #0
 802053c:	d013      	beq.n	8020566 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 802053e:	687b      	ldr	r3, [r7, #4]
 8020540:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8020542:	4a13      	ldr	r2, [pc, #76]	@ (8020590 <HAL_UART_IRQHandler+0x29c>)
 8020544:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8020546:	687b      	ldr	r3, [r7, #4]
 8020548:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 802054a:	4618      	mov	r0, r3
 802054c:	f7fc fa59 	bl	801ca02 <HAL_DMA_Abort_IT>
 8020550:	4603      	mov	r3, r0
 8020552:	2b00      	cmp	r3, #0
 8020554:	d017      	beq.n	8020586 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8020556:	687b      	ldr	r3, [r7, #4]
 8020558:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 802055a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 802055c:	687a      	ldr	r2, [r7, #4]
 802055e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8020560:	4610      	mov	r0, r2
 8020562:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8020564:	e00f      	b.n	8020586 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8020566:	6878      	ldr	r0, [r7, #4]
 8020568:	f000 f9d4 	bl	8020914 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 802056c:	e00b      	b.n	8020586 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 802056e:	6878      	ldr	r0, [r7, #4]
 8020570:	f000 f9d0 	bl	8020914 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8020574:	e007      	b.n	8020586 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8020576:	6878      	ldr	r0, [r7, #4]
 8020578:	f000 f9cc 	bl	8020914 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 802057c:	687b      	ldr	r3, [r7, #4]
 802057e:	2200      	movs	r2, #0
 8020580:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8020584:	e1b1      	b.n	80208ea <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8020586:	bf00      	nop
    return;
 8020588:	e1af      	b.n	80208ea <HAL_UART_IRQHandler+0x5f6>
 802058a:	bf00      	nop
 802058c:	04000120 	.word	0x04000120
 8020590:	080213b9 	.word	0x080213b9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8020594:	687b      	ldr	r3, [r7, #4]
 8020596:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8020598:	2b01      	cmp	r3, #1
 802059a:	f040 816a 	bne.w	8020872 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 802059e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80205a2:	f003 0310 	and.w	r3, r3, #16
 80205a6:	2b00      	cmp	r3, #0
 80205a8:	f000 8163 	beq.w	8020872 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80205ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80205b0:	f003 0310 	and.w	r3, r3, #16
 80205b4:	2b00      	cmp	r3, #0
 80205b6:	f000 815c 	beq.w	8020872 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80205ba:	687b      	ldr	r3, [r7, #4]
 80205bc:	681b      	ldr	r3, [r3, #0]
 80205be:	2210      	movs	r2, #16
 80205c0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80205c2:	687b      	ldr	r3, [r7, #4]
 80205c4:	681b      	ldr	r3, [r3, #0]
 80205c6:	689b      	ldr	r3, [r3, #8]
 80205c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80205cc:	2b40      	cmp	r3, #64	@ 0x40
 80205ce:	f040 80d4 	bne.w	802077a <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80205d2:	687b      	ldr	r3, [r7, #4]
 80205d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80205d6:	681b      	ldr	r3, [r3, #0]
 80205d8:	685b      	ldr	r3, [r3, #4]
 80205da:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80205de:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80205e2:	2b00      	cmp	r3, #0
 80205e4:	f000 80ad 	beq.w	8020742 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80205e8:	687b      	ldr	r3, [r7, #4]
 80205ea:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80205ee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80205f2:	429a      	cmp	r2, r3
 80205f4:	f080 80a5 	bcs.w	8020742 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80205f8:	687b      	ldr	r3, [r7, #4]
 80205fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80205fe:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8020602:	687b      	ldr	r3, [r7, #4]
 8020604:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8020606:	681b      	ldr	r3, [r3, #0]
 8020608:	681b      	ldr	r3, [r3, #0]
 802060a:	f003 0320 	and.w	r3, r3, #32
 802060e:	2b00      	cmp	r3, #0
 8020610:	f040 8086 	bne.w	8020720 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8020614:	687b      	ldr	r3, [r7, #4]
 8020616:	681b      	ldr	r3, [r3, #0]
 8020618:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802061c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8020620:	e853 3f00 	ldrex	r3, [r3]
 8020624:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8020628:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 802062c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8020630:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8020634:	687b      	ldr	r3, [r7, #4]
 8020636:	681b      	ldr	r3, [r3, #0]
 8020638:	461a      	mov	r2, r3
 802063a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 802063e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8020642:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8020646:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 802064a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 802064e:	e841 2300 	strex	r3, r2, [r1]
 8020652:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8020656:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 802065a:	2b00      	cmp	r3, #0
 802065c:	d1da      	bne.n	8020614 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 802065e:	687b      	ldr	r3, [r7, #4]
 8020660:	681b      	ldr	r3, [r3, #0]
 8020662:	3308      	adds	r3, #8
 8020664:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8020666:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8020668:	e853 3f00 	ldrex	r3, [r3]
 802066c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 802066e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8020670:	f023 0301 	bic.w	r3, r3, #1
 8020674:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8020678:	687b      	ldr	r3, [r7, #4]
 802067a:	681b      	ldr	r3, [r3, #0]
 802067c:	3308      	adds	r3, #8
 802067e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8020682:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8020686:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8020688:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 802068a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 802068e:	e841 2300 	strex	r3, r2, [r1]
 8020692:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8020694:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8020696:	2b00      	cmp	r3, #0
 8020698:	d1e1      	bne.n	802065e <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 802069a:	687b      	ldr	r3, [r7, #4]
 802069c:	681b      	ldr	r3, [r3, #0]
 802069e:	3308      	adds	r3, #8
 80206a0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80206a2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80206a4:	e853 3f00 	ldrex	r3, [r3]
 80206a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80206aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80206ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80206b0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80206b4:	687b      	ldr	r3, [r7, #4]
 80206b6:	681b      	ldr	r3, [r3, #0]
 80206b8:	3308      	adds	r3, #8
 80206ba:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80206be:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80206c0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80206c2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80206c4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80206c6:	e841 2300 	strex	r3, r2, [r1]
 80206ca:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80206cc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80206ce:	2b00      	cmp	r3, #0
 80206d0:	d1e3      	bne.n	802069a <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80206d2:	687b      	ldr	r3, [r7, #4]
 80206d4:	2220      	movs	r2, #32
 80206d6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80206da:	687b      	ldr	r3, [r7, #4]
 80206dc:	2200      	movs	r2, #0
 80206de:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80206e0:	687b      	ldr	r3, [r7, #4]
 80206e2:	681b      	ldr	r3, [r3, #0]
 80206e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80206e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80206e8:	e853 3f00 	ldrex	r3, [r3]
 80206ec:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80206ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80206f0:	f023 0310 	bic.w	r3, r3, #16
 80206f4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80206f8:	687b      	ldr	r3, [r7, #4]
 80206fa:	681b      	ldr	r3, [r3, #0]
 80206fc:	461a      	mov	r2, r3
 80206fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8020702:	65bb      	str	r3, [r7, #88]	@ 0x58
 8020704:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8020706:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8020708:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 802070a:	e841 2300 	strex	r3, r2, [r1]
 802070e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8020710:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8020712:	2b00      	cmp	r3, #0
 8020714:	d1e4      	bne.n	80206e0 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8020716:	687b      	ldr	r3, [r7, #4]
 8020718:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 802071a:	4618      	mov	r0, r3
 802071c:	f7fc f933 	bl	801c986 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8020720:	687b      	ldr	r3, [r7, #4]
 8020722:	2202      	movs	r2, #2
 8020724:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8020726:	687b      	ldr	r3, [r7, #4]
 8020728:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 802072c:	687b      	ldr	r3, [r7, #4]
 802072e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8020732:	b29b      	uxth	r3, r3
 8020734:	1ad3      	subs	r3, r2, r3
 8020736:	b29b      	uxth	r3, r3
 8020738:	4619      	mov	r1, r3
 802073a:	6878      	ldr	r0, [r7, #4]
 802073c:	f000 f8f4 	bl	8020928 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8020740:	e0d5      	b.n	80208ee <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8020742:	687b      	ldr	r3, [r7, #4]
 8020744:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8020748:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 802074c:	429a      	cmp	r2, r3
 802074e:	f040 80ce 	bne.w	80208ee <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8020752:	687b      	ldr	r3, [r7, #4]
 8020754:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8020756:	681b      	ldr	r3, [r3, #0]
 8020758:	681b      	ldr	r3, [r3, #0]
 802075a:	f003 0320 	and.w	r3, r3, #32
 802075e:	2b20      	cmp	r3, #32
 8020760:	f040 80c5 	bne.w	80208ee <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8020764:	687b      	ldr	r3, [r7, #4]
 8020766:	2202      	movs	r2, #2
 8020768:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 802076a:	687b      	ldr	r3, [r7, #4]
 802076c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8020770:	4619      	mov	r1, r3
 8020772:	6878      	ldr	r0, [r7, #4]
 8020774:	f000 f8d8 	bl	8020928 <HAL_UARTEx_RxEventCallback>
      return;
 8020778:	e0b9      	b.n	80208ee <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 802077a:	687b      	ldr	r3, [r7, #4]
 802077c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8020780:	687b      	ldr	r3, [r7, #4]
 8020782:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8020786:	b29b      	uxth	r3, r3
 8020788:	1ad3      	subs	r3, r2, r3
 802078a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 802078e:	687b      	ldr	r3, [r7, #4]
 8020790:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8020794:	b29b      	uxth	r3, r3
 8020796:	2b00      	cmp	r3, #0
 8020798:	f000 80ab 	beq.w	80208f2 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 802079c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80207a0:	2b00      	cmp	r3, #0
 80207a2:	f000 80a6 	beq.w	80208f2 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80207a6:	687b      	ldr	r3, [r7, #4]
 80207a8:	681b      	ldr	r3, [r3, #0]
 80207aa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80207ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80207ae:	e853 3f00 	ldrex	r3, [r3]
 80207b2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80207b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80207b6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80207ba:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80207be:	687b      	ldr	r3, [r7, #4]
 80207c0:	681b      	ldr	r3, [r3, #0]
 80207c2:	461a      	mov	r2, r3
 80207c4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80207c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80207ca:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80207cc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80207ce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80207d0:	e841 2300 	strex	r3, r2, [r1]
 80207d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80207d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80207d8:	2b00      	cmp	r3, #0
 80207da:	d1e4      	bne.n	80207a6 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80207dc:	687b      	ldr	r3, [r7, #4]
 80207de:	681b      	ldr	r3, [r3, #0]
 80207e0:	3308      	adds	r3, #8
 80207e2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80207e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80207e6:	e853 3f00 	ldrex	r3, [r3]
 80207ea:	623b      	str	r3, [r7, #32]
   return(result);
 80207ec:	6a3b      	ldr	r3, [r7, #32]
 80207ee:	f023 0301 	bic.w	r3, r3, #1
 80207f2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80207f6:	687b      	ldr	r3, [r7, #4]
 80207f8:	681b      	ldr	r3, [r3, #0]
 80207fa:	3308      	adds	r3, #8
 80207fc:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8020800:	633a      	str	r2, [r7, #48]	@ 0x30
 8020802:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8020804:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8020806:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8020808:	e841 2300 	strex	r3, r2, [r1]
 802080c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 802080e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8020810:	2b00      	cmp	r3, #0
 8020812:	d1e3      	bne.n	80207dc <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8020814:	687b      	ldr	r3, [r7, #4]
 8020816:	2220      	movs	r2, #32
 8020818:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 802081c:	687b      	ldr	r3, [r7, #4]
 802081e:	2200      	movs	r2, #0
 8020820:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8020822:	687b      	ldr	r3, [r7, #4]
 8020824:	2200      	movs	r2, #0
 8020826:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8020828:	687b      	ldr	r3, [r7, #4]
 802082a:	681b      	ldr	r3, [r3, #0]
 802082c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802082e:	693b      	ldr	r3, [r7, #16]
 8020830:	e853 3f00 	ldrex	r3, [r3]
 8020834:	60fb      	str	r3, [r7, #12]
   return(result);
 8020836:	68fb      	ldr	r3, [r7, #12]
 8020838:	f023 0310 	bic.w	r3, r3, #16
 802083c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8020840:	687b      	ldr	r3, [r7, #4]
 8020842:	681b      	ldr	r3, [r3, #0]
 8020844:	461a      	mov	r2, r3
 8020846:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 802084a:	61fb      	str	r3, [r7, #28]
 802084c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802084e:	69b9      	ldr	r1, [r7, #24]
 8020850:	69fa      	ldr	r2, [r7, #28]
 8020852:	e841 2300 	strex	r3, r2, [r1]
 8020856:	617b      	str	r3, [r7, #20]
   return(result);
 8020858:	697b      	ldr	r3, [r7, #20]
 802085a:	2b00      	cmp	r3, #0
 802085c:	d1e4      	bne.n	8020828 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 802085e:	687b      	ldr	r3, [r7, #4]
 8020860:	2202      	movs	r2, #2
 8020862:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8020864:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8020868:	4619      	mov	r1, r3
 802086a:	6878      	ldr	r0, [r7, #4]
 802086c:	f000 f85c 	bl	8020928 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8020870:	e03f      	b.n	80208f2 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8020872:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8020876:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 802087a:	2b00      	cmp	r3, #0
 802087c:	d00e      	beq.n	802089c <HAL_UART_IRQHandler+0x5a8>
 802087e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8020882:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8020886:	2b00      	cmp	r3, #0
 8020888:	d008      	beq.n	802089c <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 802088a:	687b      	ldr	r3, [r7, #4]
 802088c:	681b      	ldr	r3, [r3, #0]
 802088e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8020892:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8020894:	6878      	ldr	r0, [r7, #4]
 8020896:	f000 ff8b 	bl	80217b0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 802089a:	e02d      	b.n	80208f8 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 802089c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80208a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80208a4:	2b00      	cmp	r3, #0
 80208a6:	d00e      	beq.n	80208c6 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80208a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80208ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80208b0:	2b00      	cmp	r3, #0
 80208b2:	d008      	beq.n	80208c6 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80208b4:	687b      	ldr	r3, [r7, #4]
 80208b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80208b8:	2b00      	cmp	r3, #0
 80208ba:	d01c      	beq.n	80208f6 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 80208bc:	687b      	ldr	r3, [r7, #4]
 80208be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80208c0:	6878      	ldr	r0, [r7, #4]
 80208c2:	4798      	blx	r3
    }
    return;
 80208c4:	e017      	b.n	80208f6 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80208c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80208ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80208ce:	2b00      	cmp	r3, #0
 80208d0:	d012      	beq.n	80208f8 <HAL_UART_IRQHandler+0x604>
 80208d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80208d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80208da:	2b00      	cmp	r3, #0
 80208dc:	d00c      	beq.n	80208f8 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 80208de:	6878      	ldr	r0, [r7, #4]
 80208e0:	f000 fd80 	bl	80213e4 <UART_EndTransmit_IT>
    return;
 80208e4:	e008      	b.n	80208f8 <HAL_UART_IRQHandler+0x604>
      return;
 80208e6:	bf00      	nop
 80208e8:	e006      	b.n	80208f8 <HAL_UART_IRQHandler+0x604>
    return;
 80208ea:	bf00      	nop
 80208ec:	e004      	b.n	80208f8 <HAL_UART_IRQHandler+0x604>
      return;
 80208ee:	bf00      	nop
 80208f0:	e002      	b.n	80208f8 <HAL_UART_IRQHandler+0x604>
      return;
 80208f2:	bf00      	nop
 80208f4:	e000      	b.n	80208f8 <HAL_UART_IRQHandler+0x604>
    return;
 80208f6:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80208f8:	37e8      	adds	r7, #232	@ 0xe8
 80208fa:	46bd      	mov	sp, r7
 80208fc:	bd80      	pop	{r7, pc}
 80208fe:	bf00      	nop

08020900 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8020900:	b480      	push	{r7}
 8020902:	b083      	sub	sp, #12
 8020904:	af00      	add	r7, sp, #0
 8020906:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8020908:	bf00      	nop
 802090a:	370c      	adds	r7, #12
 802090c:	46bd      	mov	sp, r7
 802090e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020912:	4770      	bx	lr

08020914 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8020914:	b480      	push	{r7}
 8020916:	b083      	sub	sp, #12
 8020918:	af00      	add	r7, sp, #0
 802091a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 802091c:	bf00      	nop
 802091e:	370c      	adds	r7, #12
 8020920:	46bd      	mov	sp, r7
 8020922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020926:	4770      	bx	lr

08020928 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8020928:	b480      	push	{r7}
 802092a:	b083      	sub	sp, #12
 802092c:	af00      	add	r7, sp, #0
 802092e:	6078      	str	r0, [r7, #4]
 8020930:	460b      	mov	r3, r1
 8020932:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8020934:	bf00      	nop
 8020936:	370c      	adds	r7, #12
 8020938:	46bd      	mov	sp, r7
 802093a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802093e:	4770      	bx	lr

08020940 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8020940:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8020944:	b08a      	sub	sp, #40	@ 0x28
 8020946:	af00      	add	r7, sp, #0
 8020948:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 802094a:	2300      	movs	r3, #0
 802094c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8020950:	68fb      	ldr	r3, [r7, #12]
 8020952:	689a      	ldr	r2, [r3, #8]
 8020954:	68fb      	ldr	r3, [r7, #12]
 8020956:	691b      	ldr	r3, [r3, #16]
 8020958:	431a      	orrs	r2, r3
 802095a:	68fb      	ldr	r3, [r7, #12]
 802095c:	695b      	ldr	r3, [r3, #20]
 802095e:	431a      	orrs	r2, r3
 8020960:	68fb      	ldr	r3, [r7, #12]
 8020962:	69db      	ldr	r3, [r3, #28]
 8020964:	4313      	orrs	r3, r2
 8020966:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8020968:	68fb      	ldr	r3, [r7, #12]
 802096a:	681b      	ldr	r3, [r3, #0]
 802096c:	681a      	ldr	r2, [r3, #0]
 802096e:	4b9e      	ldr	r3, [pc, #632]	@ (8020be8 <UART_SetConfig+0x2a8>)
 8020970:	4013      	ands	r3, r2
 8020972:	68fa      	ldr	r2, [r7, #12]
 8020974:	6812      	ldr	r2, [r2, #0]
 8020976:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8020978:	430b      	orrs	r3, r1
 802097a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 802097c:	68fb      	ldr	r3, [r7, #12]
 802097e:	681b      	ldr	r3, [r3, #0]
 8020980:	685b      	ldr	r3, [r3, #4]
 8020982:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8020986:	68fb      	ldr	r3, [r7, #12]
 8020988:	68da      	ldr	r2, [r3, #12]
 802098a:	68fb      	ldr	r3, [r7, #12]
 802098c:	681b      	ldr	r3, [r3, #0]
 802098e:	430a      	orrs	r2, r1
 8020990:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8020992:	68fb      	ldr	r3, [r7, #12]
 8020994:	699b      	ldr	r3, [r3, #24]
 8020996:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8020998:	68fb      	ldr	r3, [r7, #12]
 802099a:	681b      	ldr	r3, [r3, #0]
 802099c:	4a93      	ldr	r2, [pc, #588]	@ (8020bec <UART_SetConfig+0x2ac>)
 802099e:	4293      	cmp	r3, r2
 80209a0:	d004      	beq.n	80209ac <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80209a2:	68fb      	ldr	r3, [r7, #12]
 80209a4:	6a1b      	ldr	r3, [r3, #32]
 80209a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80209a8:	4313      	orrs	r3, r2
 80209aa:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80209ac:	68fb      	ldr	r3, [r7, #12]
 80209ae:	681b      	ldr	r3, [r3, #0]
 80209b0:	689b      	ldr	r3, [r3, #8]
 80209b2:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80209b6:	68fb      	ldr	r3, [r7, #12]
 80209b8:	681b      	ldr	r3, [r3, #0]
 80209ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80209bc:	430a      	orrs	r2, r1
 80209be:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80209c0:	68fb      	ldr	r3, [r7, #12]
 80209c2:	681b      	ldr	r3, [r3, #0]
 80209c4:	4a8a      	ldr	r2, [pc, #552]	@ (8020bf0 <UART_SetConfig+0x2b0>)
 80209c6:	4293      	cmp	r3, r2
 80209c8:	d126      	bne.n	8020a18 <UART_SetConfig+0xd8>
 80209ca:	4b8a      	ldr	r3, [pc, #552]	@ (8020bf4 <UART_SetConfig+0x2b4>)
 80209cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80209d0:	f003 0303 	and.w	r3, r3, #3
 80209d4:	2b03      	cmp	r3, #3
 80209d6:	d81b      	bhi.n	8020a10 <UART_SetConfig+0xd0>
 80209d8:	a201      	add	r2, pc, #4	@ (adr r2, 80209e0 <UART_SetConfig+0xa0>)
 80209da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80209de:	bf00      	nop
 80209e0:	080209f1 	.word	0x080209f1
 80209e4:	08020a01 	.word	0x08020a01
 80209e8:	080209f9 	.word	0x080209f9
 80209ec:	08020a09 	.word	0x08020a09
 80209f0:	2301      	movs	r3, #1
 80209f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80209f6:	e0ab      	b.n	8020b50 <UART_SetConfig+0x210>
 80209f8:	2302      	movs	r3, #2
 80209fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80209fe:	e0a7      	b.n	8020b50 <UART_SetConfig+0x210>
 8020a00:	2304      	movs	r3, #4
 8020a02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8020a06:	e0a3      	b.n	8020b50 <UART_SetConfig+0x210>
 8020a08:	2308      	movs	r3, #8
 8020a0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8020a0e:	e09f      	b.n	8020b50 <UART_SetConfig+0x210>
 8020a10:	2310      	movs	r3, #16
 8020a12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8020a16:	e09b      	b.n	8020b50 <UART_SetConfig+0x210>
 8020a18:	68fb      	ldr	r3, [r7, #12]
 8020a1a:	681b      	ldr	r3, [r3, #0]
 8020a1c:	4a76      	ldr	r2, [pc, #472]	@ (8020bf8 <UART_SetConfig+0x2b8>)
 8020a1e:	4293      	cmp	r3, r2
 8020a20:	d138      	bne.n	8020a94 <UART_SetConfig+0x154>
 8020a22:	4b74      	ldr	r3, [pc, #464]	@ (8020bf4 <UART_SetConfig+0x2b4>)
 8020a24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8020a28:	f003 030c 	and.w	r3, r3, #12
 8020a2c:	2b0c      	cmp	r3, #12
 8020a2e:	d82d      	bhi.n	8020a8c <UART_SetConfig+0x14c>
 8020a30:	a201      	add	r2, pc, #4	@ (adr r2, 8020a38 <UART_SetConfig+0xf8>)
 8020a32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8020a36:	bf00      	nop
 8020a38:	08020a6d 	.word	0x08020a6d
 8020a3c:	08020a8d 	.word	0x08020a8d
 8020a40:	08020a8d 	.word	0x08020a8d
 8020a44:	08020a8d 	.word	0x08020a8d
 8020a48:	08020a7d 	.word	0x08020a7d
 8020a4c:	08020a8d 	.word	0x08020a8d
 8020a50:	08020a8d 	.word	0x08020a8d
 8020a54:	08020a8d 	.word	0x08020a8d
 8020a58:	08020a75 	.word	0x08020a75
 8020a5c:	08020a8d 	.word	0x08020a8d
 8020a60:	08020a8d 	.word	0x08020a8d
 8020a64:	08020a8d 	.word	0x08020a8d
 8020a68:	08020a85 	.word	0x08020a85
 8020a6c:	2300      	movs	r3, #0
 8020a6e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8020a72:	e06d      	b.n	8020b50 <UART_SetConfig+0x210>
 8020a74:	2302      	movs	r3, #2
 8020a76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8020a7a:	e069      	b.n	8020b50 <UART_SetConfig+0x210>
 8020a7c:	2304      	movs	r3, #4
 8020a7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8020a82:	e065      	b.n	8020b50 <UART_SetConfig+0x210>
 8020a84:	2308      	movs	r3, #8
 8020a86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8020a8a:	e061      	b.n	8020b50 <UART_SetConfig+0x210>
 8020a8c:	2310      	movs	r3, #16
 8020a8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8020a92:	e05d      	b.n	8020b50 <UART_SetConfig+0x210>
 8020a94:	68fb      	ldr	r3, [r7, #12]
 8020a96:	681b      	ldr	r3, [r3, #0]
 8020a98:	4a58      	ldr	r2, [pc, #352]	@ (8020bfc <UART_SetConfig+0x2bc>)
 8020a9a:	4293      	cmp	r3, r2
 8020a9c:	d125      	bne.n	8020aea <UART_SetConfig+0x1aa>
 8020a9e:	4b55      	ldr	r3, [pc, #340]	@ (8020bf4 <UART_SetConfig+0x2b4>)
 8020aa0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8020aa4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8020aa8:	2b30      	cmp	r3, #48	@ 0x30
 8020aaa:	d016      	beq.n	8020ada <UART_SetConfig+0x19a>
 8020aac:	2b30      	cmp	r3, #48	@ 0x30
 8020aae:	d818      	bhi.n	8020ae2 <UART_SetConfig+0x1a2>
 8020ab0:	2b20      	cmp	r3, #32
 8020ab2:	d00a      	beq.n	8020aca <UART_SetConfig+0x18a>
 8020ab4:	2b20      	cmp	r3, #32
 8020ab6:	d814      	bhi.n	8020ae2 <UART_SetConfig+0x1a2>
 8020ab8:	2b00      	cmp	r3, #0
 8020aba:	d002      	beq.n	8020ac2 <UART_SetConfig+0x182>
 8020abc:	2b10      	cmp	r3, #16
 8020abe:	d008      	beq.n	8020ad2 <UART_SetConfig+0x192>
 8020ac0:	e00f      	b.n	8020ae2 <UART_SetConfig+0x1a2>
 8020ac2:	2300      	movs	r3, #0
 8020ac4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8020ac8:	e042      	b.n	8020b50 <UART_SetConfig+0x210>
 8020aca:	2302      	movs	r3, #2
 8020acc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8020ad0:	e03e      	b.n	8020b50 <UART_SetConfig+0x210>
 8020ad2:	2304      	movs	r3, #4
 8020ad4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8020ad8:	e03a      	b.n	8020b50 <UART_SetConfig+0x210>
 8020ada:	2308      	movs	r3, #8
 8020adc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8020ae0:	e036      	b.n	8020b50 <UART_SetConfig+0x210>
 8020ae2:	2310      	movs	r3, #16
 8020ae4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8020ae8:	e032      	b.n	8020b50 <UART_SetConfig+0x210>
 8020aea:	68fb      	ldr	r3, [r7, #12]
 8020aec:	681b      	ldr	r3, [r3, #0]
 8020aee:	4a3f      	ldr	r2, [pc, #252]	@ (8020bec <UART_SetConfig+0x2ac>)
 8020af0:	4293      	cmp	r3, r2
 8020af2:	d12a      	bne.n	8020b4a <UART_SetConfig+0x20a>
 8020af4:	4b3f      	ldr	r3, [pc, #252]	@ (8020bf4 <UART_SetConfig+0x2b4>)
 8020af6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8020afa:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8020afe:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8020b02:	d01a      	beq.n	8020b3a <UART_SetConfig+0x1fa>
 8020b04:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8020b08:	d81b      	bhi.n	8020b42 <UART_SetConfig+0x202>
 8020b0a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8020b0e:	d00c      	beq.n	8020b2a <UART_SetConfig+0x1ea>
 8020b10:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8020b14:	d815      	bhi.n	8020b42 <UART_SetConfig+0x202>
 8020b16:	2b00      	cmp	r3, #0
 8020b18:	d003      	beq.n	8020b22 <UART_SetConfig+0x1e2>
 8020b1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8020b1e:	d008      	beq.n	8020b32 <UART_SetConfig+0x1f2>
 8020b20:	e00f      	b.n	8020b42 <UART_SetConfig+0x202>
 8020b22:	2300      	movs	r3, #0
 8020b24:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8020b28:	e012      	b.n	8020b50 <UART_SetConfig+0x210>
 8020b2a:	2302      	movs	r3, #2
 8020b2c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8020b30:	e00e      	b.n	8020b50 <UART_SetConfig+0x210>
 8020b32:	2304      	movs	r3, #4
 8020b34:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8020b38:	e00a      	b.n	8020b50 <UART_SetConfig+0x210>
 8020b3a:	2308      	movs	r3, #8
 8020b3c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8020b40:	e006      	b.n	8020b50 <UART_SetConfig+0x210>
 8020b42:	2310      	movs	r3, #16
 8020b44:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8020b48:	e002      	b.n	8020b50 <UART_SetConfig+0x210>
 8020b4a:	2310      	movs	r3, #16
 8020b4c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8020b50:	68fb      	ldr	r3, [r7, #12]
 8020b52:	681b      	ldr	r3, [r3, #0]
 8020b54:	4a25      	ldr	r2, [pc, #148]	@ (8020bec <UART_SetConfig+0x2ac>)
 8020b56:	4293      	cmp	r3, r2
 8020b58:	f040 808a 	bne.w	8020c70 <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8020b5c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8020b60:	2b08      	cmp	r3, #8
 8020b62:	d824      	bhi.n	8020bae <UART_SetConfig+0x26e>
 8020b64:	a201      	add	r2, pc, #4	@ (adr r2, 8020b6c <UART_SetConfig+0x22c>)
 8020b66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8020b6a:	bf00      	nop
 8020b6c:	08020b91 	.word	0x08020b91
 8020b70:	08020baf 	.word	0x08020baf
 8020b74:	08020b99 	.word	0x08020b99
 8020b78:	08020baf 	.word	0x08020baf
 8020b7c:	08020b9f 	.word	0x08020b9f
 8020b80:	08020baf 	.word	0x08020baf
 8020b84:	08020baf 	.word	0x08020baf
 8020b88:	08020baf 	.word	0x08020baf
 8020b8c:	08020ba7 	.word	0x08020ba7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8020b90:	f7fd f830 	bl	801dbf4 <HAL_RCC_GetPCLK1Freq>
 8020b94:	61f8      	str	r0, [r7, #28]
        break;
 8020b96:	e010      	b.n	8020bba <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8020b98:	4b19      	ldr	r3, [pc, #100]	@ (8020c00 <UART_SetConfig+0x2c0>)
 8020b9a:	61fb      	str	r3, [r7, #28]
        break;
 8020b9c:	e00d      	b.n	8020bba <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8020b9e:	f7fc ff91 	bl	801dac4 <HAL_RCC_GetSysClockFreq>
 8020ba2:	61f8      	str	r0, [r7, #28]
        break;
 8020ba4:	e009      	b.n	8020bba <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8020ba6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8020baa:	61fb      	str	r3, [r7, #28]
        break;
 8020bac:	e005      	b.n	8020bba <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 8020bae:	2300      	movs	r3, #0
 8020bb0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8020bb2:	2301      	movs	r3, #1
 8020bb4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8020bb8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8020bba:	69fb      	ldr	r3, [r7, #28]
 8020bbc:	2b00      	cmp	r3, #0
 8020bbe:	f000 8109 	beq.w	8020dd4 <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8020bc2:	68fb      	ldr	r3, [r7, #12]
 8020bc4:	685a      	ldr	r2, [r3, #4]
 8020bc6:	4613      	mov	r3, r2
 8020bc8:	005b      	lsls	r3, r3, #1
 8020bca:	4413      	add	r3, r2
 8020bcc:	69fa      	ldr	r2, [r7, #28]
 8020bce:	429a      	cmp	r2, r3
 8020bd0:	d305      	bcc.n	8020bde <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 8020bd2:	68fb      	ldr	r3, [r7, #12]
 8020bd4:	685b      	ldr	r3, [r3, #4]
 8020bd6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8020bd8:	69fa      	ldr	r2, [r7, #28]
 8020bda:	429a      	cmp	r2, r3
 8020bdc:	d912      	bls.n	8020c04 <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 8020bde:	2301      	movs	r3, #1
 8020be0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8020be4:	e0f6      	b.n	8020dd4 <UART_SetConfig+0x494>
 8020be6:	bf00      	nop
 8020be8:	efff69f3 	.word	0xefff69f3
 8020bec:	40008000 	.word	0x40008000
 8020bf0:	40013800 	.word	0x40013800
 8020bf4:	40021000 	.word	0x40021000
 8020bf8:	40004400 	.word	0x40004400
 8020bfc:	40004800 	.word	0x40004800
 8020c00:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8020c04:	69fb      	ldr	r3, [r7, #28]
 8020c06:	2200      	movs	r2, #0
 8020c08:	461c      	mov	r4, r3
 8020c0a:	4615      	mov	r5, r2
 8020c0c:	f04f 0200 	mov.w	r2, #0
 8020c10:	f04f 0300 	mov.w	r3, #0
 8020c14:	022b      	lsls	r3, r5, #8
 8020c16:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8020c1a:	0222      	lsls	r2, r4, #8
 8020c1c:	68f9      	ldr	r1, [r7, #12]
 8020c1e:	6849      	ldr	r1, [r1, #4]
 8020c20:	0849      	lsrs	r1, r1, #1
 8020c22:	2000      	movs	r0, #0
 8020c24:	4688      	mov	r8, r1
 8020c26:	4681      	mov	r9, r0
 8020c28:	eb12 0a08 	adds.w	sl, r2, r8
 8020c2c:	eb43 0b09 	adc.w	fp, r3, r9
 8020c30:	68fb      	ldr	r3, [r7, #12]
 8020c32:	685b      	ldr	r3, [r3, #4]
 8020c34:	2200      	movs	r2, #0
 8020c36:	603b      	str	r3, [r7, #0]
 8020c38:	607a      	str	r2, [r7, #4]
 8020c3a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8020c3e:	4650      	mov	r0, sl
 8020c40:	4659      	mov	r1, fp
 8020c42:	f7e0 f801 	bl	8000c48 <__aeabi_uldivmod>
 8020c46:	4602      	mov	r2, r0
 8020c48:	460b      	mov	r3, r1
 8020c4a:	4613      	mov	r3, r2
 8020c4c:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8020c4e:	69bb      	ldr	r3, [r7, #24]
 8020c50:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8020c54:	d308      	bcc.n	8020c68 <UART_SetConfig+0x328>
 8020c56:	69bb      	ldr	r3, [r7, #24]
 8020c58:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8020c5c:	d204      	bcs.n	8020c68 <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 8020c5e:	68fb      	ldr	r3, [r7, #12]
 8020c60:	681b      	ldr	r3, [r3, #0]
 8020c62:	69ba      	ldr	r2, [r7, #24]
 8020c64:	60da      	str	r2, [r3, #12]
 8020c66:	e0b5      	b.n	8020dd4 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 8020c68:	2301      	movs	r3, #1
 8020c6a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8020c6e:	e0b1      	b.n	8020dd4 <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8020c70:	68fb      	ldr	r3, [r7, #12]
 8020c72:	69db      	ldr	r3, [r3, #28]
 8020c74:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8020c78:	d15d      	bne.n	8020d36 <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 8020c7a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8020c7e:	2b08      	cmp	r3, #8
 8020c80:	d827      	bhi.n	8020cd2 <UART_SetConfig+0x392>
 8020c82:	a201      	add	r2, pc, #4	@ (adr r2, 8020c88 <UART_SetConfig+0x348>)
 8020c84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8020c88:	08020cad 	.word	0x08020cad
 8020c8c:	08020cb5 	.word	0x08020cb5
 8020c90:	08020cbd 	.word	0x08020cbd
 8020c94:	08020cd3 	.word	0x08020cd3
 8020c98:	08020cc3 	.word	0x08020cc3
 8020c9c:	08020cd3 	.word	0x08020cd3
 8020ca0:	08020cd3 	.word	0x08020cd3
 8020ca4:	08020cd3 	.word	0x08020cd3
 8020ca8:	08020ccb 	.word	0x08020ccb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8020cac:	f7fc ffa2 	bl	801dbf4 <HAL_RCC_GetPCLK1Freq>
 8020cb0:	61f8      	str	r0, [r7, #28]
        break;
 8020cb2:	e014      	b.n	8020cde <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8020cb4:	f7fc ffb4 	bl	801dc20 <HAL_RCC_GetPCLK2Freq>
 8020cb8:	61f8      	str	r0, [r7, #28]
        break;
 8020cba:	e010      	b.n	8020cde <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8020cbc:	4b4c      	ldr	r3, [pc, #304]	@ (8020df0 <UART_SetConfig+0x4b0>)
 8020cbe:	61fb      	str	r3, [r7, #28]
        break;
 8020cc0:	e00d      	b.n	8020cde <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8020cc2:	f7fc feff 	bl	801dac4 <HAL_RCC_GetSysClockFreq>
 8020cc6:	61f8      	str	r0, [r7, #28]
        break;
 8020cc8:	e009      	b.n	8020cde <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8020cca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8020cce:	61fb      	str	r3, [r7, #28]
        break;
 8020cd0:	e005      	b.n	8020cde <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 8020cd2:	2300      	movs	r3, #0
 8020cd4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8020cd6:	2301      	movs	r3, #1
 8020cd8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8020cdc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8020cde:	69fb      	ldr	r3, [r7, #28]
 8020ce0:	2b00      	cmp	r3, #0
 8020ce2:	d077      	beq.n	8020dd4 <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8020ce4:	69fb      	ldr	r3, [r7, #28]
 8020ce6:	005a      	lsls	r2, r3, #1
 8020ce8:	68fb      	ldr	r3, [r7, #12]
 8020cea:	685b      	ldr	r3, [r3, #4]
 8020cec:	085b      	lsrs	r3, r3, #1
 8020cee:	441a      	add	r2, r3
 8020cf0:	68fb      	ldr	r3, [r7, #12]
 8020cf2:	685b      	ldr	r3, [r3, #4]
 8020cf4:	fbb2 f3f3 	udiv	r3, r2, r3
 8020cf8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8020cfa:	69bb      	ldr	r3, [r7, #24]
 8020cfc:	2b0f      	cmp	r3, #15
 8020cfe:	d916      	bls.n	8020d2e <UART_SetConfig+0x3ee>
 8020d00:	69bb      	ldr	r3, [r7, #24]
 8020d02:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8020d06:	d212      	bcs.n	8020d2e <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8020d08:	69bb      	ldr	r3, [r7, #24]
 8020d0a:	b29b      	uxth	r3, r3
 8020d0c:	f023 030f 	bic.w	r3, r3, #15
 8020d10:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8020d12:	69bb      	ldr	r3, [r7, #24]
 8020d14:	085b      	lsrs	r3, r3, #1
 8020d16:	b29b      	uxth	r3, r3
 8020d18:	f003 0307 	and.w	r3, r3, #7
 8020d1c:	b29a      	uxth	r2, r3
 8020d1e:	8afb      	ldrh	r3, [r7, #22]
 8020d20:	4313      	orrs	r3, r2
 8020d22:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8020d24:	68fb      	ldr	r3, [r7, #12]
 8020d26:	681b      	ldr	r3, [r3, #0]
 8020d28:	8afa      	ldrh	r2, [r7, #22]
 8020d2a:	60da      	str	r2, [r3, #12]
 8020d2c:	e052      	b.n	8020dd4 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8020d2e:	2301      	movs	r3, #1
 8020d30:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8020d34:	e04e      	b.n	8020dd4 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 8020d36:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8020d3a:	2b08      	cmp	r3, #8
 8020d3c:	d827      	bhi.n	8020d8e <UART_SetConfig+0x44e>
 8020d3e:	a201      	add	r2, pc, #4	@ (adr r2, 8020d44 <UART_SetConfig+0x404>)
 8020d40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8020d44:	08020d69 	.word	0x08020d69
 8020d48:	08020d71 	.word	0x08020d71
 8020d4c:	08020d79 	.word	0x08020d79
 8020d50:	08020d8f 	.word	0x08020d8f
 8020d54:	08020d7f 	.word	0x08020d7f
 8020d58:	08020d8f 	.word	0x08020d8f
 8020d5c:	08020d8f 	.word	0x08020d8f
 8020d60:	08020d8f 	.word	0x08020d8f
 8020d64:	08020d87 	.word	0x08020d87
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8020d68:	f7fc ff44 	bl	801dbf4 <HAL_RCC_GetPCLK1Freq>
 8020d6c:	61f8      	str	r0, [r7, #28]
        break;
 8020d6e:	e014      	b.n	8020d9a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8020d70:	f7fc ff56 	bl	801dc20 <HAL_RCC_GetPCLK2Freq>
 8020d74:	61f8      	str	r0, [r7, #28]
        break;
 8020d76:	e010      	b.n	8020d9a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8020d78:	4b1d      	ldr	r3, [pc, #116]	@ (8020df0 <UART_SetConfig+0x4b0>)
 8020d7a:	61fb      	str	r3, [r7, #28]
        break;
 8020d7c:	e00d      	b.n	8020d9a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8020d7e:	f7fc fea1 	bl	801dac4 <HAL_RCC_GetSysClockFreq>
 8020d82:	61f8      	str	r0, [r7, #28]
        break;
 8020d84:	e009      	b.n	8020d9a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8020d86:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8020d8a:	61fb      	str	r3, [r7, #28]
        break;
 8020d8c:	e005      	b.n	8020d9a <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 8020d8e:	2300      	movs	r3, #0
 8020d90:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8020d92:	2301      	movs	r3, #1
 8020d94:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8020d98:	bf00      	nop
    }

    if (pclk != 0U)
 8020d9a:	69fb      	ldr	r3, [r7, #28]
 8020d9c:	2b00      	cmp	r3, #0
 8020d9e:	d019      	beq.n	8020dd4 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8020da0:	68fb      	ldr	r3, [r7, #12]
 8020da2:	685b      	ldr	r3, [r3, #4]
 8020da4:	085a      	lsrs	r2, r3, #1
 8020da6:	69fb      	ldr	r3, [r7, #28]
 8020da8:	441a      	add	r2, r3
 8020daa:	68fb      	ldr	r3, [r7, #12]
 8020dac:	685b      	ldr	r3, [r3, #4]
 8020dae:	fbb2 f3f3 	udiv	r3, r2, r3
 8020db2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8020db4:	69bb      	ldr	r3, [r7, #24]
 8020db6:	2b0f      	cmp	r3, #15
 8020db8:	d909      	bls.n	8020dce <UART_SetConfig+0x48e>
 8020dba:	69bb      	ldr	r3, [r7, #24]
 8020dbc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8020dc0:	d205      	bcs.n	8020dce <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8020dc2:	69bb      	ldr	r3, [r7, #24]
 8020dc4:	b29a      	uxth	r2, r3
 8020dc6:	68fb      	ldr	r3, [r7, #12]
 8020dc8:	681b      	ldr	r3, [r3, #0]
 8020dca:	60da      	str	r2, [r3, #12]
 8020dcc:	e002      	b.n	8020dd4 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8020dce:	2301      	movs	r3, #1
 8020dd0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8020dd4:	68fb      	ldr	r3, [r7, #12]
 8020dd6:	2200      	movs	r2, #0
 8020dd8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8020dda:	68fb      	ldr	r3, [r7, #12]
 8020ddc:	2200      	movs	r2, #0
 8020dde:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8020de0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8020de4:	4618      	mov	r0, r3
 8020de6:	3728      	adds	r7, #40	@ 0x28
 8020de8:	46bd      	mov	sp, r7
 8020dea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8020dee:	bf00      	nop
 8020df0:	00f42400 	.word	0x00f42400

08020df4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8020df4:	b480      	push	{r7}
 8020df6:	b083      	sub	sp, #12
 8020df8:	af00      	add	r7, sp, #0
 8020dfa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8020dfc:	687b      	ldr	r3, [r7, #4]
 8020dfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8020e00:	f003 0308 	and.w	r3, r3, #8
 8020e04:	2b00      	cmp	r3, #0
 8020e06:	d00a      	beq.n	8020e1e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8020e08:	687b      	ldr	r3, [r7, #4]
 8020e0a:	681b      	ldr	r3, [r3, #0]
 8020e0c:	685b      	ldr	r3, [r3, #4]
 8020e0e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8020e12:	687b      	ldr	r3, [r7, #4]
 8020e14:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8020e16:	687b      	ldr	r3, [r7, #4]
 8020e18:	681b      	ldr	r3, [r3, #0]
 8020e1a:	430a      	orrs	r2, r1
 8020e1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8020e1e:	687b      	ldr	r3, [r7, #4]
 8020e20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8020e22:	f003 0301 	and.w	r3, r3, #1
 8020e26:	2b00      	cmp	r3, #0
 8020e28:	d00a      	beq.n	8020e40 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8020e2a:	687b      	ldr	r3, [r7, #4]
 8020e2c:	681b      	ldr	r3, [r3, #0]
 8020e2e:	685b      	ldr	r3, [r3, #4]
 8020e30:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8020e34:	687b      	ldr	r3, [r7, #4]
 8020e36:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8020e38:	687b      	ldr	r3, [r7, #4]
 8020e3a:	681b      	ldr	r3, [r3, #0]
 8020e3c:	430a      	orrs	r2, r1
 8020e3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8020e40:	687b      	ldr	r3, [r7, #4]
 8020e42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8020e44:	f003 0302 	and.w	r3, r3, #2
 8020e48:	2b00      	cmp	r3, #0
 8020e4a:	d00a      	beq.n	8020e62 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8020e4c:	687b      	ldr	r3, [r7, #4]
 8020e4e:	681b      	ldr	r3, [r3, #0]
 8020e50:	685b      	ldr	r3, [r3, #4]
 8020e52:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8020e56:	687b      	ldr	r3, [r7, #4]
 8020e58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8020e5a:	687b      	ldr	r3, [r7, #4]
 8020e5c:	681b      	ldr	r3, [r3, #0]
 8020e5e:	430a      	orrs	r2, r1
 8020e60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8020e62:	687b      	ldr	r3, [r7, #4]
 8020e64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8020e66:	f003 0304 	and.w	r3, r3, #4
 8020e6a:	2b00      	cmp	r3, #0
 8020e6c:	d00a      	beq.n	8020e84 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8020e6e:	687b      	ldr	r3, [r7, #4]
 8020e70:	681b      	ldr	r3, [r3, #0]
 8020e72:	685b      	ldr	r3, [r3, #4]
 8020e74:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8020e78:	687b      	ldr	r3, [r7, #4]
 8020e7a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8020e7c:	687b      	ldr	r3, [r7, #4]
 8020e7e:	681b      	ldr	r3, [r3, #0]
 8020e80:	430a      	orrs	r2, r1
 8020e82:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8020e84:	687b      	ldr	r3, [r7, #4]
 8020e86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8020e88:	f003 0310 	and.w	r3, r3, #16
 8020e8c:	2b00      	cmp	r3, #0
 8020e8e:	d00a      	beq.n	8020ea6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8020e90:	687b      	ldr	r3, [r7, #4]
 8020e92:	681b      	ldr	r3, [r3, #0]
 8020e94:	689b      	ldr	r3, [r3, #8]
 8020e96:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8020e9a:	687b      	ldr	r3, [r7, #4]
 8020e9c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8020e9e:	687b      	ldr	r3, [r7, #4]
 8020ea0:	681b      	ldr	r3, [r3, #0]
 8020ea2:	430a      	orrs	r2, r1
 8020ea4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8020ea6:	687b      	ldr	r3, [r7, #4]
 8020ea8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8020eaa:	f003 0320 	and.w	r3, r3, #32
 8020eae:	2b00      	cmp	r3, #0
 8020eb0:	d00a      	beq.n	8020ec8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8020eb2:	687b      	ldr	r3, [r7, #4]
 8020eb4:	681b      	ldr	r3, [r3, #0]
 8020eb6:	689b      	ldr	r3, [r3, #8]
 8020eb8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8020ebc:	687b      	ldr	r3, [r7, #4]
 8020ebe:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8020ec0:	687b      	ldr	r3, [r7, #4]
 8020ec2:	681b      	ldr	r3, [r3, #0]
 8020ec4:	430a      	orrs	r2, r1
 8020ec6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8020ec8:	687b      	ldr	r3, [r7, #4]
 8020eca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8020ecc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8020ed0:	2b00      	cmp	r3, #0
 8020ed2:	d01a      	beq.n	8020f0a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8020ed4:	687b      	ldr	r3, [r7, #4]
 8020ed6:	681b      	ldr	r3, [r3, #0]
 8020ed8:	685b      	ldr	r3, [r3, #4]
 8020eda:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8020ede:	687b      	ldr	r3, [r7, #4]
 8020ee0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8020ee2:	687b      	ldr	r3, [r7, #4]
 8020ee4:	681b      	ldr	r3, [r3, #0]
 8020ee6:	430a      	orrs	r2, r1
 8020ee8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8020eea:	687b      	ldr	r3, [r7, #4]
 8020eec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8020eee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8020ef2:	d10a      	bne.n	8020f0a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8020ef4:	687b      	ldr	r3, [r7, #4]
 8020ef6:	681b      	ldr	r3, [r3, #0]
 8020ef8:	685b      	ldr	r3, [r3, #4]
 8020efa:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8020efe:	687b      	ldr	r3, [r7, #4]
 8020f00:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8020f02:	687b      	ldr	r3, [r7, #4]
 8020f04:	681b      	ldr	r3, [r3, #0]
 8020f06:	430a      	orrs	r2, r1
 8020f08:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8020f0a:	687b      	ldr	r3, [r7, #4]
 8020f0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8020f0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8020f12:	2b00      	cmp	r3, #0
 8020f14:	d00a      	beq.n	8020f2c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8020f16:	687b      	ldr	r3, [r7, #4]
 8020f18:	681b      	ldr	r3, [r3, #0]
 8020f1a:	685b      	ldr	r3, [r3, #4]
 8020f1c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8020f20:	687b      	ldr	r3, [r7, #4]
 8020f22:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8020f24:	687b      	ldr	r3, [r7, #4]
 8020f26:	681b      	ldr	r3, [r3, #0]
 8020f28:	430a      	orrs	r2, r1
 8020f2a:	605a      	str	r2, [r3, #4]
  }
}
 8020f2c:	bf00      	nop
 8020f2e:	370c      	adds	r7, #12
 8020f30:	46bd      	mov	sp, r7
 8020f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020f36:	4770      	bx	lr

08020f38 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8020f38:	b580      	push	{r7, lr}
 8020f3a:	b098      	sub	sp, #96	@ 0x60
 8020f3c:	af02      	add	r7, sp, #8
 8020f3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8020f40:	687b      	ldr	r3, [r7, #4]
 8020f42:	2200      	movs	r2, #0
 8020f44:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8020f48:	f7fb fbdc 	bl	801c704 <HAL_GetTick>
 8020f4c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8020f4e:	687b      	ldr	r3, [r7, #4]
 8020f50:	681b      	ldr	r3, [r3, #0]
 8020f52:	681b      	ldr	r3, [r3, #0]
 8020f54:	f003 0308 	and.w	r3, r3, #8
 8020f58:	2b08      	cmp	r3, #8
 8020f5a:	d12e      	bne.n	8020fba <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8020f5c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8020f60:	9300      	str	r3, [sp, #0]
 8020f62:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8020f64:	2200      	movs	r2, #0
 8020f66:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8020f6a:	6878      	ldr	r0, [r7, #4]
 8020f6c:	f000 f88c 	bl	8021088 <UART_WaitOnFlagUntilTimeout>
 8020f70:	4603      	mov	r3, r0
 8020f72:	2b00      	cmp	r3, #0
 8020f74:	d021      	beq.n	8020fba <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8020f76:	687b      	ldr	r3, [r7, #4]
 8020f78:	681b      	ldr	r3, [r3, #0]
 8020f7a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8020f7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8020f7e:	e853 3f00 	ldrex	r3, [r3]
 8020f82:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8020f84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8020f86:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8020f8a:	653b      	str	r3, [r7, #80]	@ 0x50
 8020f8c:	687b      	ldr	r3, [r7, #4]
 8020f8e:	681b      	ldr	r3, [r3, #0]
 8020f90:	461a      	mov	r2, r3
 8020f92:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8020f94:	647b      	str	r3, [r7, #68]	@ 0x44
 8020f96:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8020f98:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8020f9a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8020f9c:	e841 2300 	strex	r3, r2, [r1]
 8020fa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8020fa2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8020fa4:	2b00      	cmp	r3, #0
 8020fa6:	d1e6      	bne.n	8020f76 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8020fa8:	687b      	ldr	r3, [r7, #4]
 8020faa:	2220      	movs	r2, #32
 8020fac:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8020fae:	687b      	ldr	r3, [r7, #4]
 8020fb0:	2200      	movs	r2, #0
 8020fb2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8020fb6:	2303      	movs	r3, #3
 8020fb8:	e062      	b.n	8021080 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8020fba:	687b      	ldr	r3, [r7, #4]
 8020fbc:	681b      	ldr	r3, [r3, #0]
 8020fbe:	681b      	ldr	r3, [r3, #0]
 8020fc0:	f003 0304 	and.w	r3, r3, #4
 8020fc4:	2b04      	cmp	r3, #4
 8020fc6:	d149      	bne.n	802105c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8020fc8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8020fcc:	9300      	str	r3, [sp, #0]
 8020fce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8020fd0:	2200      	movs	r2, #0
 8020fd2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8020fd6:	6878      	ldr	r0, [r7, #4]
 8020fd8:	f000 f856 	bl	8021088 <UART_WaitOnFlagUntilTimeout>
 8020fdc:	4603      	mov	r3, r0
 8020fde:	2b00      	cmp	r3, #0
 8020fe0:	d03c      	beq.n	802105c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8020fe2:	687b      	ldr	r3, [r7, #4]
 8020fe4:	681b      	ldr	r3, [r3, #0]
 8020fe6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8020fe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8020fea:	e853 3f00 	ldrex	r3, [r3]
 8020fee:	623b      	str	r3, [r7, #32]
   return(result);
 8020ff0:	6a3b      	ldr	r3, [r7, #32]
 8020ff2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8020ff6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8020ff8:	687b      	ldr	r3, [r7, #4]
 8020ffa:	681b      	ldr	r3, [r3, #0]
 8020ffc:	461a      	mov	r2, r3
 8020ffe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8021000:	633b      	str	r3, [r7, #48]	@ 0x30
 8021002:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8021004:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8021006:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8021008:	e841 2300 	strex	r3, r2, [r1]
 802100c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 802100e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8021010:	2b00      	cmp	r3, #0
 8021012:	d1e6      	bne.n	8020fe2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8021014:	687b      	ldr	r3, [r7, #4]
 8021016:	681b      	ldr	r3, [r3, #0]
 8021018:	3308      	adds	r3, #8
 802101a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802101c:	693b      	ldr	r3, [r7, #16]
 802101e:	e853 3f00 	ldrex	r3, [r3]
 8021022:	60fb      	str	r3, [r7, #12]
   return(result);
 8021024:	68fb      	ldr	r3, [r7, #12]
 8021026:	f023 0301 	bic.w	r3, r3, #1
 802102a:	64bb      	str	r3, [r7, #72]	@ 0x48
 802102c:	687b      	ldr	r3, [r7, #4]
 802102e:	681b      	ldr	r3, [r3, #0]
 8021030:	3308      	adds	r3, #8
 8021032:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8021034:	61fa      	str	r2, [r7, #28]
 8021036:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8021038:	69b9      	ldr	r1, [r7, #24]
 802103a:	69fa      	ldr	r2, [r7, #28]
 802103c:	e841 2300 	strex	r3, r2, [r1]
 8021040:	617b      	str	r3, [r7, #20]
   return(result);
 8021042:	697b      	ldr	r3, [r7, #20]
 8021044:	2b00      	cmp	r3, #0
 8021046:	d1e5      	bne.n	8021014 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8021048:	687b      	ldr	r3, [r7, #4]
 802104a:	2220      	movs	r2, #32
 802104c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8021050:	687b      	ldr	r3, [r7, #4]
 8021052:	2200      	movs	r2, #0
 8021054:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8021058:	2303      	movs	r3, #3
 802105a:	e011      	b.n	8021080 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 802105c:	687b      	ldr	r3, [r7, #4]
 802105e:	2220      	movs	r2, #32
 8021060:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8021062:	687b      	ldr	r3, [r7, #4]
 8021064:	2220      	movs	r2, #32
 8021066:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 802106a:	687b      	ldr	r3, [r7, #4]
 802106c:	2200      	movs	r2, #0
 802106e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8021070:	687b      	ldr	r3, [r7, #4]
 8021072:	2200      	movs	r2, #0
 8021074:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8021076:	687b      	ldr	r3, [r7, #4]
 8021078:	2200      	movs	r2, #0
 802107a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 802107e:	2300      	movs	r3, #0
}
 8021080:	4618      	mov	r0, r3
 8021082:	3758      	adds	r7, #88	@ 0x58
 8021084:	46bd      	mov	sp, r7
 8021086:	bd80      	pop	{r7, pc}

08021088 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8021088:	b580      	push	{r7, lr}
 802108a:	b084      	sub	sp, #16
 802108c:	af00      	add	r7, sp, #0
 802108e:	60f8      	str	r0, [r7, #12]
 8021090:	60b9      	str	r1, [r7, #8]
 8021092:	603b      	str	r3, [r7, #0]
 8021094:	4613      	mov	r3, r2
 8021096:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8021098:	e04f      	b.n	802113a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 802109a:	69bb      	ldr	r3, [r7, #24]
 802109c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80210a0:	d04b      	beq.n	802113a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80210a2:	f7fb fb2f 	bl	801c704 <HAL_GetTick>
 80210a6:	4602      	mov	r2, r0
 80210a8:	683b      	ldr	r3, [r7, #0]
 80210aa:	1ad3      	subs	r3, r2, r3
 80210ac:	69ba      	ldr	r2, [r7, #24]
 80210ae:	429a      	cmp	r2, r3
 80210b0:	d302      	bcc.n	80210b8 <UART_WaitOnFlagUntilTimeout+0x30>
 80210b2:	69bb      	ldr	r3, [r7, #24]
 80210b4:	2b00      	cmp	r3, #0
 80210b6:	d101      	bne.n	80210bc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80210b8:	2303      	movs	r3, #3
 80210ba:	e04e      	b.n	802115a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80210bc:	68fb      	ldr	r3, [r7, #12]
 80210be:	681b      	ldr	r3, [r3, #0]
 80210c0:	681b      	ldr	r3, [r3, #0]
 80210c2:	f003 0304 	and.w	r3, r3, #4
 80210c6:	2b00      	cmp	r3, #0
 80210c8:	d037      	beq.n	802113a <UART_WaitOnFlagUntilTimeout+0xb2>
 80210ca:	68bb      	ldr	r3, [r7, #8]
 80210cc:	2b80      	cmp	r3, #128	@ 0x80
 80210ce:	d034      	beq.n	802113a <UART_WaitOnFlagUntilTimeout+0xb2>
 80210d0:	68bb      	ldr	r3, [r7, #8]
 80210d2:	2b40      	cmp	r3, #64	@ 0x40
 80210d4:	d031      	beq.n	802113a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80210d6:	68fb      	ldr	r3, [r7, #12]
 80210d8:	681b      	ldr	r3, [r3, #0]
 80210da:	69db      	ldr	r3, [r3, #28]
 80210dc:	f003 0308 	and.w	r3, r3, #8
 80210e0:	2b08      	cmp	r3, #8
 80210e2:	d110      	bne.n	8021106 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80210e4:	68fb      	ldr	r3, [r7, #12]
 80210e6:	681b      	ldr	r3, [r3, #0]
 80210e8:	2208      	movs	r2, #8
 80210ea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80210ec:	68f8      	ldr	r0, [r7, #12]
 80210ee:	f000 f8ff 	bl	80212f0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80210f2:	68fb      	ldr	r3, [r7, #12]
 80210f4:	2208      	movs	r2, #8
 80210f6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80210fa:	68fb      	ldr	r3, [r7, #12]
 80210fc:	2200      	movs	r2, #0
 80210fe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8021102:	2301      	movs	r3, #1
 8021104:	e029      	b.n	802115a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8021106:	68fb      	ldr	r3, [r7, #12]
 8021108:	681b      	ldr	r3, [r3, #0]
 802110a:	69db      	ldr	r3, [r3, #28]
 802110c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8021110:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8021114:	d111      	bne.n	802113a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8021116:	68fb      	ldr	r3, [r7, #12]
 8021118:	681b      	ldr	r3, [r3, #0]
 802111a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 802111e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8021120:	68f8      	ldr	r0, [r7, #12]
 8021122:	f000 f8e5 	bl	80212f0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8021126:	68fb      	ldr	r3, [r7, #12]
 8021128:	2220      	movs	r2, #32
 802112a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 802112e:	68fb      	ldr	r3, [r7, #12]
 8021130:	2200      	movs	r2, #0
 8021132:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8021136:	2303      	movs	r3, #3
 8021138:	e00f      	b.n	802115a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 802113a:	68fb      	ldr	r3, [r7, #12]
 802113c:	681b      	ldr	r3, [r3, #0]
 802113e:	69da      	ldr	r2, [r3, #28]
 8021140:	68bb      	ldr	r3, [r7, #8]
 8021142:	4013      	ands	r3, r2
 8021144:	68ba      	ldr	r2, [r7, #8]
 8021146:	429a      	cmp	r2, r3
 8021148:	bf0c      	ite	eq
 802114a:	2301      	moveq	r3, #1
 802114c:	2300      	movne	r3, #0
 802114e:	b2db      	uxtb	r3, r3
 8021150:	461a      	mov	r2, r3
 8021152:	79fb      	ldrb	r3, [r7, #7]
 8021154:	429a      	cmp	r2, r3
 8021156:	d0a0      	beq.n	802109a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8021158:	2300      	movs	r3, #0
}
 802115a:	4618      	mov	r0, r3
 802115c:	3710      	adds	r7, #16
 802115e:	46bd      	mov	sp, r7
 8021160:	bd80      	pop	{r7, pc}
	...

08021164 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8021164:	b480      	push	{r7}
 8021166:	b097      	sub	sp, #92	@ 0x5c
 8021168:	af00      	add	r7, sp, #0
 802116a:	60f8      	str	r0, [r7, #12]
 802116c:	60b9      	str	r1, [r7, #8]
 802116e:	4613      	mov	r3, r2
 8021170:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8021172:	68fb      	ldr	r3, [r7, #12]
 8021174:	68ba      	ldr	r2, [r7, #8]
 8021176:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8021178:	68fb      	ldr	r3, [r7, #12]
 802117a:	88fa      	ldrh	r2, [r7, #6]
 802117c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8021180:	68fb      	ldr	r3, [r7, #12]
 8021182:	88fa      	ldrh	r2, [r7, #6]
 8021184:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8021188:	68fb      	ldr	r3, [r7, #12]
 802118a:	2200      	movs	r2, #0
 802118c:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 802118e:	68fb      	ldr	r3, [r7, #12]
 8021190:	689b      	ldr	r3, [r3, #8]
 8021192:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8021196:	d10e      	bne.n	80211b6 <UART_Start_Receive_IT+0x52>
 8021198:	68fb      	ldr	r3, [r7, #12]
 802119a:	691b      	ldr	r3, [r3, #16]
 802119c:	2b00      	cmp	r3, #0
 802119e:	d105      	bne.n	80211ac <UART_Start_Receive_IT+0x48>
 80211a0:	68fb      	ldr	r3, [r7, #12]
 80211a2:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80211a6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80211aa:	e02d      	b.n	8021208 <UART_Start_Receive_IT+0xa4>
 80211ac:	68fb      	ldr	r3, [r7, #12]
 80211ae:	22ff      	movs	r2, #255	@ 0xff
 80211b0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80211b4:	e028      	b.n	8021208 <UART_Start_Receive_IT+0xa4>
 80211b6:	68fb      	ldr	r3, [r7, #12]
 80211b8:	689b      	ldr	r3, [r3, #8]
 80211ba:	2b00      	cmp	r3, #0
 80211bc:	d10d      	bne.n	80211da <UART_Start_Receive_IT+0x76>
 80211be:	68fb      	ldr	r3, [r7, #12]
 80211c0:	691b      	ldr	r3, [r3, #16]
 80211c2:	2b00      	cmp	r3, #0
 80211c4:	d104      	bne.n	80211d0 <UART_Start_Receive_IT+0x6c>
 80211c6:	68fb      	ldr	r3, [r7, #12]
 80211c8:	22ff      	movs	r2, #255	@ 0xff
 80211ca:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80211ce:	e01b      	b.n	8021208 <UART_Start_Receive_IT+0xa4>
 80211d0:	68fb      	ldr	r3, [r7, #12]
 80211d2:	227f      	movs	r2, #127	@ 0x7f
 80211d4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80211d8:	e016      	b.n	8021208 <UART_Start_Receive_IT+0xa4>
 80211da:	68fb      	ldr	r3, [r7, #12]
 80211dc:	689b      	ldr	r3, [r3, #8]
 80211de:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80211e2:	d10d      	bne.n	8021200 <UART_Start_Receive_IT+0x9c>
 80211e4:	68fb      	ldr	r3, [r7, #12]
 80211e6:	691b      	ldr	r3, [r3, #16]
 80211e8:	2b00      	cmp	r3, #0
 80211ea:	d104      	bne.n	80211f6 <UART_Start_Receive_IT+0x92>
 80211ec:	68fb      	ldr	r3, [r7, #12]
 80211ee:	227f      	movs	r2, #127	@ 0x7f
 80211f0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80211f4:	e008      	b.n	8021208 <UART_Start_Receive_IT+0xa4>
 80211f6:	68fb      	ldr	r3, [r7, #12]
 80211f8:	223f      	movs	r2, #63	@ 0x3f
 80211fa:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80211fe:	e003      	b.n	8021208 <UART_Start_Receive_IT+0xa4>
 8021200:	68fb      	ldr	r3, [r7, #12]
 8021202:	2200      	movs	r2, #0
 8021204:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8021208:	68fb      	ldr	r3, [r7, #12]
 802120a:	2200      	movs	r2, #0
 802120c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8021210:	68fb      	ldr	r3, [r7, #12]
 8021212:	2222      	movs	r2, #34	@ 0x22
 8021214:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8021218:	68fb      	ldr	r3, [r7, #12]
 802121a:	681b      	ldr	r3, [r3, #0]
 802121c:	3308      	adds	r3, #8
 802121e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8021220:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8021222:	e853 3f00 	ldrex	r3, [r3]
 8021226:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8021228:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 802122a:	f043 0301 	orr.w	r3, r3, #1
 802122e:	657b      	str	r3, [r7, #84]	@ 0x54
 8021230:	68fb      	ldr	r3, [r7, #12]
 8021232:	681b      	ldr	r3, [r3, #0]
 8021234:	3308      	adds	r3, #8
 8021236:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8021238:	64ba      	str	r2, [r7, #72]	@ 0x48
 802123a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802123c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 802123e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8021240:	e841 2300 	strex	r3, r2, [r1]
 8021244:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8021246:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8021248:	2b00      	cmp	r3, #0
 802124a:	d1e5      	bne.n	8021218 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 802124c:	68fb      	ldr	r3, [r7, #12]
 802124e:	689b      	ldr	r3, [r3, #8]
 8021250:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8021254:	d107      	bne.n	8021266 <UART_Start_Receive_IT+0x102>
 8021256:	68fb      	ldr	r3, [r7, #12]
 8021258:	691b      	ldr	r3, [r3, #16]
 802125a:	2b00      	cmp	r3, #0
 802125c:	d103      	bne.n	8021266 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 802125e:	68fb      	ldr	r3, [r7, #12]
 8021260:	4a21      	ldr	r2, [pc, #132]	@ (80212e8 <UART_Start_Receive_IT+0x184>)
 8021262:	669a      	str	r2, [r3, #104]	@ 0x68
 8021264:	e002      	b.n	802126c <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8021266:	68fb      	ldr	r3, [r7, #12]
 8021268:	4a20      	ldr	r2, [pc, #128]	@ (80212ec <UART_Start_Receive_IT+0x188>)
 802126a:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 802126c:	68fb      	ldr	r3, [r7, #12]
 802126e:	691b      	ldr	r3, [r3, #16]
 8021270:	2b00      	cmp	r3, #0
 8021272:	d019      	beq.n	80212a8 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8021274:	68fb      	ldr	r3, [r7, #12]
 8021276:	681b      	ldr	r3, [r3, #0]
 8021278:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802127a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802127c:	e853 3f00 	ldrex	r3, [r3]
 8021280:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8021282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8021284:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8021288:	64fb      	str	r3, [r7, #76]	@ 0x4c
 802128a:	68fb      	ldr	r3, [r7, #12]
 802128c:	681b      	ldr	r3, [r3, #0]
 802128e:	461a      	mov	r2, r3
 8021290:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8021292:	637b      	str	r3, [r7, #52]	@ 0x34
 8021294:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8021296:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8021298:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 802129a:	e841 2300 	strex	r3, r2, [r1]
 802129e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80212a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80212a2:	2b00      	cmp	r3, #0
 80212a4:	d1e6      	bne.n	8021274 <UART_Start_Receive_IT+0x110>
 80212a6:	e018      	b.n	80212da <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80212a8:	68fb      	ldr	r3, [r7, #12]
 80212aa:	681b      	ldr	r3, [r3, #0]
 80212ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80212ae:	697b      	ldr	r3, [r7, #20]
 80212b0:	e853 3f00 	ldrex	r3, [r3]
 80212b4:	613b      	str	r3, [r7, #16]
   return(result);
 80212b6:	693b      	ldr	r3, [r7, #16]
 80212b8:	f043 0320 	orr.w	r3, r3, #32
 80212bc:	653b      	str	r3, [r7, #80]	@ 0x50
 80212be:	68fb      	ldr	r3, [r7, #12]
 80212c0:	681b      	ldr	r3, [r3, #0]
 80212c2:	461a      	mov	r2, r3
 80212c4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80212c6:	623b      	str	r3, [r7, #32]
 80212c8:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80212ca:	69f9      	ldr	r1, [r7, #28]
 80212cc:	6a3a      	ldr	r2, [r7, #32]
 80212ce:	e841 2300 	strex	r3, r2, [r1]
 80212d2:	61bb      	str	r3, [r7, #24]
   return(result);
 80212d4:	69bb      	ldr	r3, [r7, #24]
 80212d6:	2b00      	cmp	r3, #0
 80212d8:	d1e6      	bne.n	80212a8 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 80212da:	2300      	movs	r3, #0
}
 80212dc:	4618      	mov	r0, r3
 80212de:	375c      	adds	r7, #92	@ 0x5c
 80212e0:	46bd      	mov	sp, r7
 80212e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80212e6:	4770      	bx	lr
 80212e8:	080215f5 	.word	0x080215f5
 80212ec:	08021439 	.word	0x08021439

080212f0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80212f0:	b480      	push	{r7}
 80212f2:	b095      	sub	sp, #84	@ 0x54
 80212f4:	af00      	add	r7, sp, #0
 80212f6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80212f8:	687b      	ldr	r3, [r7, #4]
 80212fa:	681b      	ldr	r3, [r3, #0]
 80212fc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80212fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8021300:	e853 3f00 	ldrex	r3, [r3]
 8021304:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8021306:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8021308:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 802130c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 802130e:	687b      	ldr	r3, [r7, #4]
 8021310:	681b      	ldr	r3, [r3, #0]
 8021312:	461a      	mov	r2, r3
 8021314:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8021316:	643b      	str	r3, [r7, #64]	@ 0x40
 8021318:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802131a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 802131c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 802131e:	e841 2300 	strex	r3, r2, [r1]
 8021322:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8021324:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8021326:	2b00      	cmp	r3, #0
 8021328:	d1e6      	bne.n	80212f8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 802132a:	687b      	ldr	r3, [r7, #4]
 802132c:	681b      	ldr	r3, [r3, #0]
 802132e:	3308      	adds	r3, #8
 8021330:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8021332:	6a3b      	ldr	r3, [r7, #32]
 8021334:	e853 3f00 	ldrex	r3, [r3]
 8021338:	61fb      	str	r3, [r7, #28]
   return(result);
 802133a:	69fb      	ldr	r3, [r7, #28]
 802133c:	f023 0301 	bic.w	r3, r3, #1
 8021340:	64bb      	str	r3, [r7, #72]	@ 0x48
 8021342:	687b      	ldr	r3, [r7, #4]
 8021344:	681b      	ldr	r3, [r3, #0]
 8021346:	3308      	adds	r3, #8
 8021348:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 802134a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 802134c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802134e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8021350:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8021352:	e841 2300 	strex	r3, r2, [r1]
 8021356:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8021358:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802135a:	2b00      	cmp	r3, #0
 802135c:	d1e5      	bne.n	802132a <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 802135e:	687b      	ldr	r3, [r7, #4]
 8021360:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8021362:	2b01      	cmp	r3, #1
 8021364:	d118      	bne.n	8021398 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8021366:	687b      	ldr	r3, [r7, #4]
 8021368:	681b      	ldr	r3, [r3, #0]
 802136a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802136c:	68fb      	ldr	r3, [r7, #12]
 802136e:	e853 3f00 	ldrex	r3, [r3]
 8021372:	60bb      	str	r3, [r7, #8]
   return(result);
 8021374:	68bb      	ldr	r3, [r7, #8]
 8021376:	f023 0310 	bic.w	r3, r3, #16
 802137a:	647b      	str	r3, [r7, #68]	@ 0x44
 802137c:	687b      	ldr	r3, [r7, #4]
 802137e:	681b      	ldr	r3, [r3, #0]
 8021380:	461a      	mov	r2, r3
 8021382:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8021384:	61bb      	str	r3, [r7, #24]
 8021386:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8021388:	6979      	ldr	r1, [r7, #20]
 802138a:	69ba      	ldr	r2, [r7, #24]
 802138c:	e841 2300 	strex	r3, r2, [r1]
 8021390:	613b      	str	r3, [r7, #16]
   return(result);
 8021392:	693b      	ldr	r3, [r7, #16]
 8021394:	2b00      	cmp	r3, #0
 8021396:	d1e6      	bne.n	8021366 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8021398:	687b      	ldr	r3, [r7, #4]
 802139a:	2220      	movs	r2, #32
 802139c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80213a0:	687b      	ldr	r3, [r7, #4]
 80213a2:	2200      	movs	r2, #0
 80213a4:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80213a6:	687b      	ldr	r3, [r7, #4]
 80213a8:	2200      	movs	r2, #0
 80213aa:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80213ac:	bf00      	nop
 80213ae:	3754      	adds	r7, #84	@ 0x54
 80213b0:	46bd      	mov	sp, r7
 80213b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80213b6:	4770      	bx	lr

080213b8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80213b8:	b580      	push	{r7, lr}
 80213ba:	b084      	sub	sp, #16
 80213bc:	af00      	add	r7, sp, #0
 80213be:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80213c0:	687b      	ldr	r3, [r7, #4]
 80213c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80213c4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80213c6:	68fb      	ldr	r3, [r7, #12]
 80213c8:	2200      	movs	r2, #0
 80213ca:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 80213ce:	68fb      	ldr	r3, [r7, #12]
 80213d0:	2200      	movs	r2, #0
 80213d2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80213d6:	68f8      	ldr	r0, [r7, #12]
 80213d8:	f7ff fa9c 	bl	8020914 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80213dc:	bf00      	nop
 80213de:	3710      	adds	r7, #16
 80213e0:	46bd      	mov	sp, r7
 80213e2:	bd80      	pop	{r7, pc}

080213e4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80213e4:	b580      	push	{r7, lr}
 80213e6:	b088      	sub	sp, #32
 80213e8:	af00      	add	r7, sp, #0
 80213ea:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80213ec:	687b      	ldr	r3, [r7, #4]
 80213ee:	681b      	ldr	r3, [r3, #0]
 80213f0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80213f2:	68fb      	ldr	r3, [r7, #12]
 80213f4:	e853 3f00 	ldrex	r3, [r3]
 80213f8:	60bb      	str	r3, [r7, #8]
   return(result);
 80213fa:	68bb      	ldr	r3, [r7, #8]
 80213fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8021400:	61fb      	str	r3, [r7, #28]
 8021402:	687b      	ldr	r3, [r7, #4]
 8021404:	681b      	ldr	r3, [r3, #0]
 8021406:	461a      	mov	r2, r3
 8021408:	69fb      	ldr	r3, [r7, #28]
 802140a:	61bb      	str	r3, [r7, #24]
 802140c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802140e:	6979      	ldr	r1, [r7, #20]
 8021410:	69ba      	ldr	r2, [r7, #24]
 8021412:	e841 2300 	strex	r3, r2, [r1]
 8021416:	613b      	str	r3, [r7, #16]
   return(result);
 8021418:	693b      	ldr	r3, [r7, #16]
 802141a:	2b00      	cmp	r3, #0
 802141c:	d1e6      	bne.n	80213ec <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 802141e:	687b      	ldr	r3, [r7, #4]
 8021420:	2220      	movs	r2, #32
 8021422:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8021424:	687b      	ldr	r3, [r7, #4]
 8021426:	2200      	movs	r2, #0
 8021428:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 802142a:	6878      	ldr	r0, [r7, #4]
 802142c:	f7ff fa68 	bl	8020900 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8021430:	bf00      	nop
 8021432:	3720      	adds	r7, #32
 8021434:	46bd      	mov	sp, r7
 8021436:	bd80      	pop	{r7, pc}

08021438 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8021438:	b580      	push	{r7, lr}
 802143a:	b09c      	sub	sp, #112	@ 0x70
 802143c:	af00      	add	r7, sp, #0
 802143e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8021440:	687b      	ldr	r3, [r7, #4]
 8021442:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8021446:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 802144a:	687b      	ldr	r3, [r7, #4]
 802144c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8021450:	2b22      	cmp	r3, #34	@ 0x22
 8021452:	f040 80be 	bne.w	80215d2 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8021456:	687b      	ldr	r3, [r7, #4]
 8021458:	681b      	ldr	r3, [r3, #0]
 802145a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 802145c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8021460:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8021464:	b2d9      	uxtb	r1, r3
 8021466:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 802146a:	b2da      	uxtb	r2, r3
 802146c:	687b      	ldr	r3, [r7, #4]
 802146e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8021470:	400a      	ands	r2, r1
 8021472:	b2d2      	uxtb	r2, r2
 8021474:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8021476:	687b      	ldr	r3, [r7, #4]
 8021478:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 802147a:	1c5a      	adds	r2, r3, #1
 802147c:	687b      	ldr	r3, [r7, #4]
 802147e:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8021480:	687b      	ldr	r3, [r7, #4]
 8021482:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8021486:	b29b      	uxth	r3, r3
 8021488:	3b01      	subs	r3, #1
 802148a:	b29a      	uxth	r2, r3
 802148c:	687b      	ldr	r3, [r7, #4]
 802148e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8021492:	687b      	ldr	r3, [r7, #4]
 8021494:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8021498:	b29b      	uxth	r3, r3
 802149a:	2b00      	cmp	r3, #0
 802149c:	f040 80a3 	bne.w	80215e6 <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80214a0:	687b      	ldr	r3, [r7, #4]
 80214a2:	681b      	ldr	r3, [r3, #0]
 80214a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80214a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80214a8:	e853 3f00 	ldrex	r3, [r3]
 80214ac:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80214ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80214b0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80214b4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80214b6:	687b      	ldr	r3, [r7, #4]
 80214b8:	681b      	ldr	r3, [r3, #0]
 80214ba:	461a      	mov	r2, r3
 80214bc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80214be:	65bb      	str	r3, [r7, #88]	@ 0x58
 80214c0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80214c2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80214c4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80214c6:	e841 2300 	strex	r3, r2, [r1]
 80214ca:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80214cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80214ce:	2b00      	cmp	r3, #0
 80214d0:	d1e6      	bne.n	80214a0 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80214d2:	687b      	ldr	r3, [r7, #4]
 80214d4:	681b      	ldr	r3, [r3, #0]
 80214d6:	3308      	adds	r3, #8
 80214d8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80214da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80214dc:	e853 3f00 	ldrex	r3, [r3]
 80214e0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80214e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80214e4:	f023 0301 	bic.w	r3, r3, #1
 80214e8:	667b      	str	r3, [r7, #100]	@ 0x64
 80214ea:	687b      	ldr	r3, [r7, #4]
 80214ec:	681b      	ldr	r3, [r3, #0]
 80214ee:	3308      	adds	r3, #8
 80214f0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80214f2:	647a      	str	r2, [r7, #68]	@ 0x44
 80214f4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80214f6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80214f8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80214fa:	e841 2300 	strex	r3, r2, [r1]
 80214fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8021500:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8021502:	2b00      	cmp	r3, #0
 8021504:	d1e5      	bne.n	80214d2 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8021506:	687b      	ldr	r3, [r7, #4]
 8021508:	2220      	movs	r2, #32
 802150a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 802150e:	687b      	ldr	r3, [r7, #4]
 8021510:	2200      	movs	r2, #0
 8021512:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8021514:	687b      	ldr	r3, [r7, #4]
 8021516:	2200      	movs	r2, #0
 8021518:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 802151a:	687b      	ldr	r3, [r7, #4]
 802151c:	681b      	ldr	r3, [r3, #0]
 802151e:	4a34      	ldr	r2, [pc, #208]	@ (80215f0 <UART_RxISR_8BIT+0x1b8>)
 8021520:	4293      	cmp	r3, r2
 8021522:	d01f      	beq.n	8021564 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8021524:	687b      	ldr	r3, [r7, #4]
 8021526:	681b      	ldr	r3, [r3, #0]
 8021528:	685b      	ldr	r3, [r3, #4]
 802152a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 802152e:	2b00      	cmp	r3, #0
 8021530:	d018      	beq.n	8021564 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8021532:	687b      	ldr	r3, [r7, #4]
 8021534:	681b      	ldr	r3, [r3, #0]
 8021536:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8021538:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802153a:	e853 3f00 	ldrex	r3, [r3]
 802153e:	623b      	str	r3, [r7, #32]
   return(result);
 8021540:	6a3b      	ldr	r3, [r7, #32]
 8021542:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8021546:	663b      	str	r3, [r7, #96]	@ 0x60
 8021548:	687b      	ldr	r3, [r7, #4]
 802154a:	681b      	ldr	r3, [r3, #0]
 802154c:	461a      	mov	r2, r3
 802154e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8021550:	633b      	str	r3, [r7, #48]	@ 0x30
 8021552:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8021554:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8021556:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8021558:	e841 2300 	strex	r3, r2, [r1]
 802155c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 802155e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8021560:	2b00      	cmp	r3, #0
 8021562:	d1e6      	bne.n	8021532 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8021564:	687b      	ldr	r3, [r7, #4]
 8021566:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8021568:	2b01      	cmp	r3, #1
 802156a:	d12e      	bne.n	80215ca <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 802156c:	687b      	ldr	r3, [r7, #4]
 802156e:	2200      	movs	r2, #0
 8021570:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8021572:	687b      	ldr	r3, [r7, #4]
 8021574:	681b      	ldr	r3, [r3, #0]
 8021576:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8021578:	693b      	ldr	r3, [r7, #16]
 802157a:	e853 3f00 	ldrex	r3, [r3]
 802157e:	60fb      	str	r3, [r7, #12]
   return(result);
 8021580:	68fb      	ldr	r3, [r7, #12]
 8021582:	f023 0310 	bic.w	r3, r3, #16
 8021586:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8021588:	687b      	ldr	r3, [r7, #4]
 802158a:	681b      	ldr	r3, [r3, #0]
 802158c:	461a      	mov	r2, r3
 802158e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8021590:	61fb      	str	r3, [r7, #28]
 8021592:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8021594:	69b9      	ldr	r1, [r7, #24]
 8021596:	69fa      	ldr	r2, [r7, #28]
 8021598:	e841 2300 	strex	r3, r2, [r1]
 802159c:	617b      	str	r3, [r7, #20]
   return(result);
 802159e:	697b      	ldr	r3, [r7, #20]
 80215a0:	2b00      	cmp	r3, #0
 80215a2:	d1e6      	bne.n	8021572 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80215a4:	687b      	ldr	r3, [r7, #4]
 80215a6:	681b      	ldr	r3, [r3, #0]
 80215a8:	69db      	ldr	r3, [r3, #28]
 80215aa:	f003 0310 	and.w	r3, r3, #16
 80215ae:	2b10      	cmp	r3, #16
 80215b0:	d103      	bne.n	80215ba <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80215b2:	687b      	ldr	r3, [r7, #4]
 80215b4:	681b      	ldr	r3, [r3, #0]
 80215b6:	2210      	movs	r2, #16
 80215b8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80215ba:	687b      	ldr	r3, [r7, #4]
 80215bc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80215c0:	4619      	mov	r1, r3
 80215c2:	6878      	ldr	r0, [r7, #4]
 80215c4:	f7ff f9b0 	bl	8020928 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80215c8:	e00d      	b.n	80215e6 <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 80215ca:	6878      	ldr	r0, [r7, #4]
 80215cc:	f7e1 fd0c 	bl	8002fe8 <HAL_UART_RxCpltCallback>
}
 80215d0:	e009      	b.n	80215e6 <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80215d2:	687b      	ldr	r3, [r7, #4]
 80215d4:	681b      	ldr	r3, [r3, #0]
 80215d6:	8b1b      	ldrh	r3, [r3, #24]
 80215d8:	b29a      	uxth	r2, r3
 80215da:	687b      	ldr	r3, [r7, #4]
 80215dc:	681b      	ldr	r3, [r3, #0]
 80215de:	f042 0208 	orr.w	r2, r2, #8
 80215e2:	b292      	uxth	r2, r2
 80215e4:	831a      	strh	r2, [r3, #24]
}
 80215e6:	bf00      	nop
 80215e8:	3770      	adds	r7, #112	@ 0x70
 80215ea:	46bd      	mov	sp, r7
 80215ec:	bd80      	pop	{r7, pc}
 80215ee:	bf00      	nop
 80215f0:	40008000 	.word	0x40008000

080215f4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80215f4:	b580      	push	{r7, lr}
 80215f6:	b09c      	sub	sp, #112	@ 0x70
 80215f8:	af00      	add	r7, sp, #0
 80215fa:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80215fc:	687b      	ldr	r3, [r7, #4]
 80215fe:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8021602:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8021606:	687b      	ldr	r3, [r7, #4]
 8021608:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 802160c:	2b22      	cmp	r3, #34	@ 0x22
 802160e:	f040 80be 	bne.w	802178e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8021612:	687b      	ldr	r3, [r7, #4]
 8021614:	681b      	ldr	r3, [r3, #0]
 8021616:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8021618:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 802161c:	687b      	ldr	r3, [r7, #4]
 802161e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8021620:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8021622:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8021626:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 802162a:	4013      	ands	r3, r2
 802162c:	b29a      	uxth	r2, r3
 802162e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8021630:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8021632:	687b      	ldr	r3, [r7, #4]
 8021634:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8021636:	1c9a      	adds	r2, r3, #2
 8021638:	687b      	ldr	r3, [r7, #4]
 802163a:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 802163c:	687b      	ldr	r3, [r7, #4]
 802163e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8021642:	b29b      	uxth	r3, r3
 8021644:	3b01      	subs	r3, #1
 8021646:	b29a      	uxth	r2, r3
 8021648:	687b      	ldr	r3, [r7, #4]
 802164a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 802164e:	687b      	ldr	r3, [r7, #4]
 8021650:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8021654:	b29b      	uxth	r3, r3
 8021656:	2b00      	cmp	r3, #0
 8021658:	f040 80a3 	bne.w	80217a2 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 802165c:	687b      	ldr	r3, [r7, #4]
 802165e:	681b      	ldr	r3, [r3, #0]
 8021660:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8021662:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8021664:	e853 3f00 	ldrex	r3, [r3]
 8021668:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 802166a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 802166c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8021670:	667b      	str	r3, [r7, #100]	@ 0x64
 8021672:	687b      	ldr	r3, [r7, #4]
 8021674:	681b      	ldr	r3, [r3, #0]
 8021676:	461a      	mov	r2, r3
 8021678:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 802167a:	657b      	str	r3, [r7, #84]	@ 0x54
 802167c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802167e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8021680:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8021682:	e841 2300 	strex	r3, r2, [r1]
 8021686:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8021688:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 802168a:	2b00      	cmp	r3, #0
 802168c:	d1e6      	bne.n	802165c <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 802168e:	687b      	ldr	r3, [r7, #4]
 8021690:	681b      	ldr	r3, [r3, #0]
 8021692:	3308      	adds	r3, #8
 8021694:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8021696:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8021698:	e853 3f00 	ldrex	r3, [r3]
 802169c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 802169e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80216a0:	f023 0301 	bic.w	r3, r3, #1
 80216a4:	663b      	str	r3, [r7, #96]	@ 0x60
 80216a6:	687b      	ldr	r3, [r7, #4]
 80216a8:	681b      	ldr	r3, [r3, #0]
 80216aa:	3308      	adds	r3, #8
 80216ac:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80216ae:	643a      	str	r2, [r7, #64]	@ 0x40
 80216b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80216b2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80216b4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80216b6:	e841 2300 	strex	r3, r2, [r1]
 80216ba:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80216bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80216be:	2b00      	cmp	r3, #0
 80216c0:	d1e5      	bne.n	802168e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80216c2:	687b      	ldr	r3, [r7, #4]
 80216c4:	2220      	movs	r2, #32
 80216c6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80216ca:	687b      	ldr	r3, [r7, #4]
 80216cc:	2200      	movs	r2, #0
 80216ce:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80216d0:	687b      	ldr	r3, [r7, #4]
 80216d2:	2200      	movs	r2, #0
 80216d4:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80216d6:	687b      	ldr	r3, [r7, #4]
 80216d8:	681b      	ldr	r3, [r3, #0]
 80216da:	4a34      	ldr	r2, [pc, #208]	@ (80217ac <UART_RxISR_16BIT+0x1b8>)
 80216dc:	4293      	cmp	r3, r2
 80216de:	d01f      	beq.n	8021720 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80216e0:	687b      	ldr	r3, [r7, #4]
 80216e2:	681b      	ldr	r3, [r3, #0]
 80216e4:	685b      	ldr	r3, [r3, #4]
 80216e6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80216ea:	2b00      	cmp	r3, #0
 80216ec:	d018      	beq.n	8021720 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80216ee:	687b      	ldr	r3, [r7, #4]
 80216f0:	681b      	ldr	r3, [r3, #0]
 80216f2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80216f4:	6a3b      	ldr	r3, [r7, #32]
 80216f6:	e853 3f00 	ldrex	r3, [r3]
 80216fa:	61fb      	str	r3, [r7, #28]
   return(result);
 80216fc:	69fb      	ldr	r3, [r7, #28]
 80216fe:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8021702:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8021704:	687b      	ldr	r3, [r7, #4]
 8021706:	681b      	ldr	r3, [r3, #0]
 8021708:	461a      	mov	r2, r3
 802170a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 802170c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 802170e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8021710:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8021712:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8021714:	e841 2300 	strex	r3, r2, [r1]
 8021718:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 802171a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802171c:	2b00      	cmp	r3, #0
 802171e:	d1e6      	bne.n	80216ee <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8021720:	687b      	ldr	r3, [r7, #4]
 8021722:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8021724:	2b01      	cmp	r3, #1
 8021726:	d12e      	bne.n	8021786 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8021728:	687b      	ldr	r3, [r7, #4]
 802172a:	2200      	movs	r2, #0
 802172c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 802172e:	687b      	ldr	r3, [r7, #4]
 8021730:	681b      	ldr	r3, [r3, #0]
 8021732:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8021734:	68fb      	ldr	r3, [r7, #12]
 8021736:	e853 3f00 	ldrex	r3, [r3]
 802173a:	60bb      	str	r3, [r7, #8]
   return(result);
 802173c:	68bb      	ldr	r3, [r7, #8]
 802173e:	f023 0310 	bic.w	r3, r3, #16
 8021742:	65bb      	str	r3, [r7, #88]	@ 0x58
 8021744:	687b      	ldr	r3, [r7, #4]
 8021746:	681b      	ldr	r3, [r3, #0]
 8021748:	461a      	mov	r2, r3
 802174a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 802174c:	61bb      	str	r3, [r7, #24]
 802174e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8021750:	6979      	ldr	r1, [r7, #20]
 8021752:	69ba      	ldr	r2, [r7, #24]
 8021754:	e841 2300 	strex	r3, r2, [r1]
 8021758:	613b      	str	r3, [r7, #16]
   return(result);
 802175a:	693b      	ldr	r3, [r7, #16]
 802175c:	2b00      	cmp	r3, #0
 802175e:	d1e6      	bne.n	802172e <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8021760:	687b      	ldr	r3, [r7, #4]
 8021762:	681b      	ldr	r3, [r3, #0]
 8021764:	69db      	ldr	r3, [r3, #28]
 8021766:	f003 0310 	and.w	r3, r3, #16
 802176a:	2b10      	cmp	r3, #16
 802176c:	d103      	bne.n	8021776 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 802176e:	687b      	ldr	r3, [r7, #4]
 8021770:	681b      	ldr	r3, [r3, #0]
 8021772:	2210      	movs	r2, #16
 8021774:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8021776:	687b      	ldr	r3, [r7, #4]
 8021778:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 802177c:	4619      	mov	r1, r3
 802177e:	6878      	ldr	r0, [r7, #4]
 8021780:	f7ff f8d2 	bl	8020928 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8021784:	e00d      	b.n	80217a2 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8021786:	6878      	ldr	r0, [r7, #4]
 8021788:	f7e1 fc2e 	bl	8002fe8 <HAL_UART_RxCpltCallback>
}
 802178c:	e009      	b.n	80217a2 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 802178e:	687b      	ldr	r3, [r7, #4]
 8021790:	681b      	ldr	r3, [r3, #0]
 8021792:	8b1b      	ldrh	r3, [r3, #24]
 8021794:	b29a      	uxth	r2, r3
 8021796:	687b      	ldr	r3, [r7, #4]
 8021798:	681b      	ldr	r3, [r3, #0]
 802179a:	f042 0208 	orr.w	r2, r2, #8
 802179e:	b292      	uxth	r2, r2
 80217a0:	831a      	strh	r2, [r3, #24]
}
 80217a2:	bf00      	nop
 80217a4:	3770      	adds	r7, #112	@ 0x70
 80217a6:	46bd      	mov	sp, r7
 80217a8:	bd80      	pop	{r7, pc}
 80217aa:	bf00      	nop
 80217ac:	40008000 	.word	0x40008000

080217b0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80217b0:	b480      	push	{r7}
 80217b2:	b083      	sub	sp, #12
 80217b4:	af00      	add	r7, sp, #0
 80217b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80217b8:	bf00      	nop
 80217ba:	370c      	adds	r7, #12
 80217bc:	46bd      	mov	sp, r7
 80217be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80217c2:	4770      	bx	lr

080217c4 <__cvt>:
 80217c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80217c8:	ec57 6b10 	vmov	r6, r7, d0
 80217cc:	2f00      	cmp	r7, #0
 80217ce:	460c      	mov	r4, r1
 80217d0:	4619      	mov	r1, r3
 80217d2:	463b      	mov	r3, r7
 80217d4:	bfbb      	ittet	lt
 80217d6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80217da:	461f      	movlt	r7, r3
 80217dc:	2300      	movge	r3, #0
 80217de:	232d      	movlt	r3, #45	@ 0x2d
 80217e0:	700b      	strb	r3, [r1, #0]
 80217e2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80217e4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80217e8:	4691      	mov	r9, r2
 80217ea:	f023 0820 	bic.w	r8, r3, #32
 80217ee:	bfbc      	itt	lt
 80217f0:	4632      	movlt	r2, r6
 80217f2:	4616      	movlt	r6, r2
 80217f4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80217f8:	d005      	beq.n	8021806 <__cvt+0x42>
 80217fa:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80217fe:	d100      	bne.n	8021802 <__cvt+0x3e>
 8021800:	3401      	adds	r4, #1
 8021802:	2102      	movs	r1, #2
 8021804:	e000      	b.n	8021808 <__cvt+0x44>
 8021806:	2103      	movs	r1, #3
 8021808:	ab03      	add	r3, sp, #12
 802180a:	9301      	str	r3, [sp, #4]
 802180c:	ab02      	add	r3, sp, #8
 802180e:	9300      	str	r3, [sp, #0]
 8021810:	ec47 6b10 	vmov	d0, r6, r7
 8021814:	4653      	mov	r3, sl
 8021816:	4622      	mov	r2, r4
 8021818:	f001 f822 	bl	8022860 <_dtoa_r>
 802181c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8021820:	4605      	mov	r5, r0
 8021822:	d119      	bne.n	8021858 <__cvt+0x94>
 8021824:	f019 0f01 	tst.w	r9, #1
 8021828:	d00e      	beq.n	8021848 <__cvt+0x84>
 802182a:	eb00 0904 	add.w	r9, r0, r4
 802182e:	2200      	movs	r2, #0
 8021830:	2300      	movs	r3, #0
 8021832:	4630      	mov	r0, r6
 8021834:	4639      	mov	r1, r7
 8021836:	f7df f947 	bl	8000ac8 <__aeabi_dcmpeq>
 802183a:	b108      	cbz	r0, 8021840 <__cvt+0x7c>
 802183c:	f8cd 900c 	str.w	r9, [sp, #12]
 8021840:	2230      	movs	r2, #48	@ 0x30
 8021842:	9b03      	ldr	r3, [sp, #12]
 8021844:	454b      	cmp	r3, r9
 8021846:	d31e      	bcc.n	8021886 <__cvt+0xc2>
 8021848:	9b03      	ldr	r3, [sp, #12]
 802184a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 802184c:	1b5b      	subs	r3, r3, r5
 802184e:	4628      	mov	r0, r5
 8021850:	6013      	str	r3, [r2, #0]
 8021852:	b004      	add	sp, #16
 8021854:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8021858:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 802185c:	eb00 0904 	add.w	r9, r0, r4
 8021860:	d1e5      	bne.n	802182e <__cvt+0x6a>
 8021862:	7803      	ldrb	r3, [r0, #0]
 8021864:	2b30      	cmp	r3, #48	@ 0x30
 8021866:	d10a      	bne.n	802187e <__cvt+0xba>
 8021868:	2200      	movs	r2, #0
 802186a:	2300      	movs	r3, #0
 802186c:	4630      	mov	r0, r6
 802186e:	4639      	mov	r1, r7
 8021870:	f7df f92a 	bl	8000ac8 <__aeabi_dcmpeq>
 8021874:	b918      	cbnz	r0, 802187e <__cvt+0xba>
 8021876:	f1c4 0401 	rsb	r4, r4, #1
 802187a:	f8ca 4000 	str.w	r4, [sl]
 802187e:	f8da 3000 	ldr.w	r3, [sl]
 8021882:	4499      	add	r9, r3
 8021884:	e7d3      	b.n	802182e <__cvt+0x6a>
 8021886:	1c59      	adds	r1, r3, #1
 8021888:	9103      	str	r1, [sp, #12]
 802188a:	701a      	strb	r2, [r3, #0]
 802188c:	e7d9      	b.n	8021842 <__cvt+0x7e>

0802188e <__exponent>:
 802188e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8021890:	2900      	cmp	r1, #0
 8021892:	bfba      	itte	lt
 8021894:	4249      	neglt	r1, r1
 8021896:	232d      	movlt	r3, #45	@ 0x2d
 8021898:	232b      	movge	r3, #43	@ 0x2b
 802189a:	2909      	cmp	r1, #9
 802189c:	7002      	strb	r2, [r0, #0]
 802189e:	7043      	strb	r3, [r0, #1]
 80218a0:	dd29      	ble.n	80218f6 <__exponent+0x68>
 80218a2:	f10d 0307 	add.w	r3, sp, #7
 80218a6:	461d      	mov	r5, r3
 80218a8:	270a      	movs	r7, #10
 80218aa:	461a      	mov	r2, r3
 80218ac:	fbb1 f6f7 	udiv	r6, r1, r7
 80218b0:	fb07 1416 	mls	r4, r7, r6, r1
 80218b4:	3430      	adds	r4, #48	@ 0x30
 80218b6:	f802 4c01 	strb.w	r4, [r2, #-1]
 80218ba:	460c      	mov	r4, r1
 80218bc:	2c63      	cmp	r4, #99	@ 0x63
 80218be:	f103 33ff 	add.w	r3, r3, #4294967295
 80218c2:	4631      	mov	r1, r6
 80218c4:	dcf1      	bgt.n	80218aa <__exponent+0x1c>
 80218c6:	3130      	adds	r1, #48	@ 0x30
 80218c8:	1e94      	subs	r4, r2, #2
 80218ca:	f803 1c01 	strb.w	r1, [r3, #-1]
 80218ce:	1c41      	adds	r1, r0, #1
 80218d0:	4623      	mov	r3, r4
 80218d2:	42ab      	cmp	r3, r5
 80218d4:	d30a      	bcc.n	80218ec <__exponent+0x5e>
 80218d6:	f10d 0309 	add.w	r3, sp, #9
 80218da:	1a9b      	subs	r3, r3, r2
 80218dc:	42ac      	cmp	r4, r5
 80218de:	bf88      	it	hi
 80218e0:	2300      	movhi	r3, #0
 80218e2:	3302      	adds	r3, #2
 80218e4:	4403      	add	r3, r0
 80218e6:	1a18      	subs	r0, r3, r0
 80218e8:	b003      	add	sp, #12
 80218ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80218ec:	f813 6b01 	ldrb.w	r6, [r3], #1
 80218f0:	f801 6f01 	strb.w	r6, [r1, #1]!
 80218f4:	e7ed      	b.n	80218d2 <__exponent+0x44>
 80218f6:	2330      	movs	r3, #48	@ 0x30
 80218f8:	3130      	adds	r1, #48	@ 0x30
 80218fa:	7083      	strb	r3, [r0, #2]
 80218fc:	70c1      	strb	r1, [r0, #3]
 80218fe:	1d03      	adds	r3, r0, #4
 8021900:	e7f1      	b.n	80218e6 <__exponent+0x58>
	...

08021904 <_printf_float>:
 8021904:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021908:	b08d      	sub	sp, #52	@ 0x34
 802190a:	460c      	mov	r4, r1
 802190c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8021910:	4616      	mov	r6, r2
 8021912:	461f      	mov	r7, r3
 8021914:	4605      	mov	r5, r0
 8021916:	f000 fe95 	bl	8022644 <_localeconv_r>
 802191a:	6803      	ldr	r3, [r0, #0]
 802191c:	9304      	str	r3, [sp, #16]
 802191e:	4618      	mov	r0, r3
 8021920:	f7de fca6 	bl	8000270 <strlen>
 8021924:	2300      	movs	r3, #0
 8021926:	930a      	str	r3, [sp, #40]	@ 0x28
 8021928:	f8d8 3000 	ldr.w	r3, [r8]
 802192c:	9005      	str	r0, [sp, #20]
 802192e:	3307      	adds	r3, #7
 8021930:	f023 0307 	bic.w	r3, r3, #7
 8021934:	f103 0208 	add.w	r2, r3, #8
 8021938:	f894 a018 	ldrb.w	sl, [r4, #24]
 802193c:	f8d4 b000 	ldr.w	fp, [r4]
 8021940:	f8c8 2000 	str.w	r2, [r8]
 8021944:	e9d3 8900 	ldrd	r8, r9, [r3]
 8021948:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 802194c:	9307      	str	r3, [sp, #28]
 802194e:	f8cd 8018 	str.w	r8, [sp, #24]
 8021952:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8021956:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 802195a:	4b9c      	ldr	r3, [pc, #624]	@ (8021bcc <_printf_float+0x2c8>)
 802195c:	f04f 32ff 	mov.w	r2, #4294967295
 8021960:	f7df f8e4 	bl	8000b2c <__aeabi_dcmpun>
 8021964:	bb70      	cbnz	r0, 80219c4 <_printf_float+0xc0>
 8021966:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 802196a:	4b98      	ldr	r3, [pc, #608]	@ (8021bcc <_printf_float+0x2c8>)
 802196c:	f04f 32ff 	mov.w	r2, #4294967295
 8021970:	f7df f8be 	bl	8000af0 <__aeabi_dcmple>
 8021974:	bb30      	cbnz	r0, 80219c4 <_printf_float+0xc0>
 8021976:	2200      	movs	r2, #0
 8021978:	2300      	movs	r3, #0
 802197a:	4640      	mov	r0, r8
 802197c:	4649      	mov	r1, r9
 802197e:	f7df f8ad 	bl	8000adc <__aeabi_dcmplt>
 8021982:	b110      	cbz	r0, 802198a <_printf_float+0x86>
 8021984:	232d      	movs	r3, #45	@ 0x2d
 8021986:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 802198a:	4a91      	ldr	r2, [pc, #580]	@ (8021bd0 <_printf_float+0x2cc>)
 802198c:	4b91      	ldr	r3, [pc, #580]	@ (8021bd4 <_printf_float+0x2d0>)
 802198e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8021992:	bf8c      	ite	hi
 8021994:	4690      	movhi	r8, r2
 8021996:	4698      	movls	r8, r3
 8021998:	2303      	movs	r3, #3
 802199a:	6123      	str	r3, [r4, #16]
 802199c:	f02b 0304 	bic.w	r3, fp, #4
 80219a0:	6023      	str	r3, [r4, #0]
 80219a2:	f04f 0900 	mov.w	r9, #0
 80219a6:	9700      	str	r7, [sp, #0]
 80219a8:	4633      	mov	r3, r6
 80219aa:	aa0b      	add	r2, sp, #44	@ 0x2c
 80219ac:	4621      	mov	r1, r4
 80219ae:	4628      	mov	r0, r5
 80219b0:	f000 f9d2 	bl	8021d58 <_printf_common>
 80219b4:	3001      	adds	r0, #1
 80219b6:	f040 808d 	bne.w	8021ad4 <_printf_float+0x1d0>
 80219ba:	f04f 30ff 	mov.w	r0, #4294967295
 80219be:	b00d      	add	sp, #52	@ 0x34
 80219c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80219c4:	4642      	mov	r2, r8
 80219c6:	464b      	mov	r3, r9
 80219c8:	4640      	mov	r0, r8
 80219ca:	4649      	mov	r1, r9
 80219cc:	f7df f8ae 	bl	8000b2c <__aeabi_dcmpun>
 80219d0:	b140      	cbz	r0, 80219e4 <_printf_float+0xe0>
 80219d2:	464b      	mov	r3, r9
 80219d4:	2b00      	cmp	r3, #0
 80219d6:	bfbc      	itt	lt
 80219d8:	232d      	movlt	r3, #45	@ 0x2d
 80219da:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80219de:	4a7e      	ldr	r2, [pc, #504]	@ (8021bd8 <_printf_float+0x2d4>)
 80219e0:	4b7e      	ldr	r3, [pc, #504]	@ (8021bdc <_printf_float+0x2d8>)
 80219e2:	e7d4      	b.n	802198e <_printf_float+0x8a>
 80219e4:	6863      	ldr	r3, [r4, #4]
 80219e6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80219ea:	9206      	str	r2, [sp, #24]
 80219ec:	1c5a      	adds	r2, r3, #1
 80219ee:	d13b      	bne.n	8021a68 <_printf_float+0x164>
 80219f0:	2306      	movs	r3, #6
 80219f2:	6063      	str	r3, [r4, #4]
 80219f4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80219f8:	2300      	movs	r3, #0
 80219fa:	6022      	str	r2, [r4, #0]
 80219fc:	9303      	str	r3, [sp, #12]
 80219fe:	ab0a      	add	r3, sp, #40	@ 0x28
 8021a00:	e9cd a301 	strd	sl, r3, [sp, #4]
 8021a04:	ab09      	add	r3, sp, #36	@ 0x24
 8021a06:	9300      	str	r3, [sp, #0]
 8021a08:	6861      	ldr	r1, [r4, #4]
 8021a0a:	ec49 8b10 	vmov	d0, r8, r9
 8021a0e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8021a12:	4628      	mov	r0, r5
 8021a14:	f7ff fed6 	bl	80217c4 <__cvt>
 8021a18:	9b06      	ldr	r3, [sp, #24]
 8021a1a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8021a1c:	2b47      	cmp	r3, #71	@ 0x47
 8021a1e:	4680      	mov	r8, r0
 8021a20:	d129      	bne.n	8021a76 <_printf_float+0x172>
 8021a22:	1cc8      	adds	r0, r1, #3
 8021a24:	db02      	blt.n	8021a2c <_printf_float+0x128>
 8021a26:	6863      	ldr	r3, [r4, #4]
 8021a28:	4299      	cmp	r1, r3
 8021a2a:	dd41      	ble.n	8021ab0 <_printf_float+0x1ac>
 8021a2c:	f1aa 0a02 	sub.w	sl, sl, #2
 8021a30:	fa5f fa8a 	uxtb.w	sl, sl
 8021a34:	3901      	subs	r1, #1
 8021a36:	4652      	mov	r2, sl
 8021a38:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8021a3c:	9109      	str	r1, [sp, #36]	@ 0x24
 8021a3e:	f7ff ff26 	bl	802188e <__exponent>
 8021a42:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8021a44:	1813      	adds	r3, r2, r0
 8021a46:	2a01      	cmp	r2, #1
 8021a48:	4681      	mov	r9, r0
 8021a4a:	6123      	str	r3, [r4, #16]
 8021a4c:	dc02      	bgt.n	8021a54 <_printf_float+0x150>
 8021a4e:	6822      	ldr	r2, [r4, #0]
 8021a50:	07d2      	lsls	r2, r2, #31
 8021a52:	d501      	bpl.n	8021a58 <_printf_float+0x154>
 8021a54:	3301      	adds	r3, #1
 8021a56:	6123      	str	r3, [r4, #16]
 8021a58:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8021a5c:	2b00      	cmp	r3, #0
 8021a5e:	d0a2      	beq.n	80219a6 <_printf_float+0xa2>
 8021a60:	232d      	movs	r3, #45	@ 0x2d
 8021a62:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8021a66:	e79e      	b.n	80219a6 <_printf_float+0xa2>
 8021a68:	9a06      	ldr	r2, [sp, #24]
 8021a6a:	2a47      	cmp	r2, #71	@ 0x47
 8021a6c:	d1c2      	bne.n	80219f4 <_printf_float+0xf0>
 8021a6e:	2b00      	cmp	r3, #0
 8021a70:	d1c0      	bne.n	80219f4 <_printf_float+0xf0>
 8021a72:	2301      	movs	r3, #1
 8021a74:	e7bd      	b.n	80219f2 <_printf_float+0xee>
 8021a76:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8021a7a:	d9db      	bls.n	8021a34 <_printf_float+0x130>
 8021a7c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8021a80:	d118      	bne.n	8021ab4 <_printf_float+0x1b0>
 8021a82:	2900      	cmp	r1, #0
 8021a84:	6863      	ldr	r3, [r4, #4]
 8021a86:	dd0b      	ble.n	8021aa0 <_printf_float+0x19c>
 8021a88:	6121      	str	r1, [r4, #16]
 8021a8a:	b913      	cbnz	r3, 8021a92 <_printf_float+0x18e>
 8021a8c:	6822      	ldr	r2, [r4, #0]
 8021a8e:	07d0      	lsls	r0, r2, #31
 8021a90:	d502      	bpl.n	8021a98 <_printf_float+0x194>
 8021a92:	3301      	adds	r3, #1
 8021a94:	440b      	add	r3, r1
 8021a96:	6123      	str	r3, [r4, #16]
 8021a98:	65a1      	str	r1, [r4, #88]	@ 0x58
 8021a9a:	f04f 0900 	mov.w	r9, #0
 8021a9e:	e7db      	b.n	8021a58 <_printf_float+0x154>
 8021aa0:	b913      	cbnz	r3, 8021aa8 <_printf_float+0x1a4>
 8021aa2:	6822      	ldr	r2, [r4, #0]
 8021aa4:	07d2      	lsls	r2, r2, #31
 8021aa6:	d501      	bpl.n	8021aac <_printf_float+0x1a8>
 8021aa8:	3302      	adds	r3, #2
 8021aaa:	e7f4      	b.n	8021a96 <_printf_float+0x192>
 8021aac:	2301      	movs	r3, #1
 8021aae:	e7f2      	b.n	8021a96 <_printf_float+0x192>
 8021ab0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8021ab4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8021ab6:	4299      	cmp	r1, r3
 8021ab8:	db05      	blt.n	8021ac6 <_printf_float+0x1c2>
 8021aba:	6823      	ldr	r3, [r4, #0]
 8021abc:	6121      	str	r1, [r4, #16]
 8021abe:	07d8      	lsls	r0, r3, #31
 8021ac0:	d5ea      	bpl.n	8021a98 <_printf_float+0x194>
 8021ac2:	1c4b      	adds	r3, r1, #1
 8021ac4:	e7e7      	b.n	8021a96 <_printf_float+0x192>
 8021ac6:	2900      	cmp	r1, #0
 8021ac8:	bfd4      	ite	le
 8021aca:	f1c1 0202 	rsble	r2, r1, #2
 8021ace:	2201      	movgt	r2, #1
 8021ad0:	4413      	add	r3, r2
 8021ad2:	e7e0      	b.n	8021a96 <_printf_float+0x192>
 8021ad4:	6823      	ldr	r3, [r4, #0]
 8021ad6:	055a      	lsls	r2, r3, #21
 8021ad8:	d407      	bmi.n	8021aea <_printf_float+0x1e6>
 8021ada:	6923      	ldr	r3, [r4, #16]
 8021adc:	4642      	mov	r2, r8
 8021ade:	4631      	mov	r1, r6
 8021ae0:	4628      	mov	r0, r5
 8021ae2:	47b8      	blx	r7
 8021ae4:	3001      	adds	r0, #1
 8021ae6:	d12b      	bne.n	8021b40 <_printf_float+0x23c>
 8021ae8:	e767      	b.n	80219ba <_printf_float+0xb6>
 8021aea:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8021aee:	f240 80dd 	bls.w	8021cac <_printf_float+0x3a8>
 8021af2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8021af6:	2200      	movs	r2, #0
 8021af8:	2300      	movs	r3, #0
 8021afa:	f7de ffe5 	bl	8000ac8 <__aeabi_dcmpeq>
 8021afe:	2800      	cmp	r0, #0
 8021b00:	d033      	beq.n	8021b6a <_printf_float+0x266>
 8021b02:	4a37      	ldr	r2, [pc, #220]	@ (8021be0 <_printf_float+0x2dc>)
 8021b04:	2301      	movs	r3, #1
 8021b06:	4631      	mov	r1, r6
 8021b08:	4628      	mov	r0, r5
 8021b0a:	47b8      	blx	r7
 8021b0c:	3001      	adds	r0, #1
 8021b0e:	f43f af54 	beq.w	80219ba <_printf_float+0xb6>
 8021b12:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8021b16:	4543      	cmp	r3, r8
 8021b18:	db02      	blt.n	8021b20 <_printf_float+0x21c>
 8021b1a:	6823      	ldr	r3, [r4, #0]
 8021b1c:	07d8      	lsls	r0, r3, #31
 8021b1e:	d50f      	bpl.n	8021b40 <_printf_float+0x23c>
 8021b20:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8021b24:	4631      	mov	r1, r6
 8021b26:	4628      	mov	r0, r5
 8021b28:	47b8      	blx	r7
 8021b2a:	3001      	adds	r0, #1
 8021b2c:	f43f af45 	beq.w	80219ba <_printf_float+0xb6>
 8021b30:	f04f 0900 	mov.w	r9, #0
 8021b34:	f108 38ff 	add.w	r8, r8, #4294967295
 8021b38:	f104 0a1a 	add.w	sl, r4, #26
 8021b3c:	45c8      	cmp	r8, r9
 8021b3e:	dc09      	bgt.n	8021b54 <_printf_float+0x250>
 8021b40:	6823      	ldr	r3, [r4, #0]
 8021b42:	079b      	lsls	r3, r3, #30
 8021b44:	f100 8103 	bmi.w	8021d4e <_printf_float+0x44a>
 8021b48:	68e0      	ldr	r0, [r4, #12]
 8021b4a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8021b4c:	4298      	cmp	r0, r3
 8021b4e:	bfb8      	it	lt
 8021b50:	4618      	movlt	r0, r3
 8021b52:	e734      	b.n	80219be <_printf_float+0xba>
 8021b54:	2301      	movs	r3, #1
 8021b56:	4652      	mov	r2, sl
 8021b58:	4631      	mov	r1, r6
 8021b5a:	4628      	mov	r0, r5
 8021b5c:	47b8      	blx	r7
 8021b5e:	3001      	adds	r0, #1
 8021b60:	f43f af2b 	beq.w	80219ba <_printf_float+0xb6>
 8021b64:	f109 0901 	add.w	r9, r9, #1
 8021b68:	e7e8      	b.n	8021b3c <_printf_float+0x238>
 8021b6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8021b6c:	2b00      	cmp	r3, #0
 8021b6e:	dc39      	bgt.n	8021be4 <_printf_float+0x2e0>
 8021b70:	4a1b      	ldr	r2, [pc, #108]	@ (8021be0 <_printf_float+0x2dc>)
 8021b72:	2301      	movs	r3, #1
 8021b74:	4631      	mov	r1, r6
 8021b76:	4628      	mov	r0, r5
 8021b78:	47b8      	blx	r7
 8021b7a:	3001      	adds	r0, #1
 8021b7c:	f43f af1d 	beq.w	80219ba <_printf_float+0xb6>
 8021b80:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8021b84:	ea59 0303 	orrs.w	r3, r9, r3
 8021b88:	d102      	bne.n	8021b90 <_printf_float+0x28c>
 8021b8a:	6823      	ldr	r3, [r4, #0]
 8021b8c:	07d9      	lsls	r1, r3, #31
 8021b8e:	d5d7      	bpl.n	8021b40 <_printf_float+0x23c>
 8021b90:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8021b94:	4631      	mov	r1, r6
 8021b96:	4628      	mov	r0, r5
 8021b98:	47b8      	blx	r7
 8021b9a:	3001      	adds	r0, #1
 8021b9c:	f43f af0d 	beq.w	80219ba <_printf_float+0xb6>
 8021ba0:	f04f 0a00 	mov.w	sl, #0
 8021ba4:	f104 0b1a 	add.w	fp, r4, #26
 8021ba8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8021baa:	425b      	negs	r3, r3
 8021bac:	4553      	cmp	r3, sl
 8021bae:	dc01      	bgt.n	8021bb4 <_printf_float+0x2b0>
 8021bb0:	464b      	mov	r3, r9
 8021bb2:	e793      	b.n	8021adc <_printf_float+0x1d8>
 8021bb4:	2301      	movs	r3, #1
 8021bb6:	465a      	mov	r2, fp
 8021bb8:	4631      	mov	r1, r6
 8021bba:	4628      	mov	r0, r5
 8021bbc:	47b8      	blx	r7
 8021bbe:	3001      	adds	r0, #1
 8021bc0:	f43f aefb 	beq.w	80219ba <_printf_float+0xb6>
 8021bc4:	f10a 0a01 	add.w	sl, sl, #1
 8021bc8:	e7ee      	b.n	8021ba8 <_printf_float+0x2a4>
 8021bca:	bf00      	nop
 8021bcc:	7fefffff 	.word	0x7fefffff
 8021bd0:	080271dc 	.word	0x080271dc
 8021bd4:	080271d8 	.word	0x080271d8
 8021bd8:	080271e4 	.word	0x080271e4
 8021bdc:	080271e0 	.word	0x080271e0
 8021be0:	080271e8 	.word	0x080271e8
 8021be4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8021be6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8021bea:	4553      	cmp	r3, sl
 8021bec:	bfa8      	it	ge
 8021bee:	4653      	movge	r3, sl
 8021bf0:	2b00      	cmp	r3, #0
 8021bf2:	4699      	mov	r9, r3
 8021bf4:	dc36      	bgt.n	8021c64 <_printf_float+0x360>
 8021bf6:	f04f 0b00 	mov.w	fp, #0
 8021bfa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8021bfe:	f104 021a 	add.w	r2, r4, #26
 8021c02:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8021c04:	9306      	str	r3, [sp, #24]
 8021c06:	eba3 0309 	sub.w	r3, r3, r9
 8021c0a:	455b      	cmp	r3, fp
 8021c0c:	dc31      	bgt.n	8021c72 <_printf_float+0x36e>
 8021c0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8021c10:	459a      	cmp	sl, r3
 8021c12:	dc3a      	bgt.n	8021c8a <_printf_float+0x386>
 8021c14:	6823      	ldr	r3, [r4, #0]
 8021c16:	07da      	lsls	r2, r3, #31
 8021c18:	d437      	bmi.n	8021c8a <_printf_float+0x386>
 8021c1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8021c1c:	ebaa 0903 	sub.w	r9, sl, r3
 8021c20:	9b06      	ldr	r3, [sp, #24]
 8021c22:	ebaa 0303 	sub.w	r3, sl, r3
 8021c26:	4599      	cmp	r9, r3
 8021c28:	bfa8      	it	ge
 8021c2a:	4699      	movge	r9, r3
 8021c2c:	f1b9 0f00 	cmp.w	r9, #0
 8021c30:	dc33      	bgt.n	8021c9a <_printf_float+0x396>
 8021c32:	f04f 0800 	mov.w	r8, #0
 8021c36:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8021c3a:	f104 0b1a 	add.w	fp, r4, #26
 8021c3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8021c40:	ebaa 0303 	sub.w	r3, sl, r3
 8021c44:	eba3 0309 	sub.w	r3, r3, r9
 8021c48:	4543      	cmp	r3, r8
 8021c4a:	f77f af79 	ble.w	8021b40 <_printf_float+0x23c>
 8021c4e:	2301      	movs	r3, #1
 8021c50:	465a      	mov	r2, fp
 8021c52:	4631      	mov	r1, r6
 8021c54:	4628      	mov	r0, r5
 8021c56:	47b8      	blx	r7
 8021c58:	3001      	adds	r0, #1
 8021c5a:	f43f aeae 	beq.w	80219ba <_printf_float+0xb6>
 8021c5e:	f108 0801 	add.w	r8, r8, #1
 8021c62:	e7ec      	b.n	8021c3e <_printf_float+0x33a>
 8021c64:	4642      	mov	r2, r8
 8021c66:	4631      	mov	r1, r6
 8021c68:	4628      	mov	r0, r5
 8021c6a:	47b8      	blx	r7
 8021c6c:	3001      	adds	r0, #1
 8021c6e:	d1c2      	bne.n	8021bf6 <_printf_float+0x2f2>
 8021c70:	e6a3      	b.n	80219ba <_printf_float+0xb6>
 8021c72:	2301      	movs	r3, #1
 8021c74:	4631      	mov	r1, r6
 8021c76:	4628      	mov	r0, r5
 8021c78:	9206      	str	r2, [sp, #24]
 8021c7a:	47b8      	blx	r7
 8021c7c:	3001      	adds	r0, #1
 8021c7e:	f43f ae9c 	beq.w	80219ba <_printf_float+0xb6>
 8021c82:	9a06      	ldr	r2, [sp, #24]
 8021c84:	f10b 0b01 	add.w	fp, fp, #1
 8021c88:	e7bb      	b.n	8021c02 <_printf_float+0x2fe>
 8021c8a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8021c8e:	4631      	mov	r1, r6
 8021c90:	4628      	mov	r0, r5
 8021c92:	47b8      	blx	r7
 8021c94:	3001      	adds	r0, #1
 8021c96:	d1c0      	bne.n	8021c1a <_printf_float+0x316>
 8021c98:	e68f      	b.n	80219ba <_printf_float+0xb6>
 8021c9a:	9a06      	ldr	r2, [sp, #24]
 8021c9c:	464b      	mov	r3, r9
 8021c9e:	4442      	add	r2, r8
 8021ca0:	4631      	mov	r1, r6
 8021ca2:	4628      	mov	r0, r5
 8021ca4:	47b8      	blx	r7
 8021ca6:	3001      	adds	r0, #1
 8021ca8:	d1c3      	bne.n	8021c32 <_printf_float+0x32e>
 8021caa:	e686      	b.n	80219ba <_printf_float+0xb6>
 8021cac:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8021cb0:	f1ba 0f01 	cmp.w	sl, #1
 8021cb4:	dc01      	bgt.n	8021cba <_printf_float+0x3b6>
 8021cb6:	07db      	lsls	r3, r3, #31
 8021cb8:	d536      	bpl.n	8021d28 <_printf_float+0x424>
 8021cba:	2301      	movs	r3, #1
 8021cbc:	4642      	mov	r2, r8
 8021cbe:	4631      	mov	r1, r6
 8021cc0:	4628      	mov	r0, r5
 8021cc2:	47b8      	blx	r7
 8021cc4:	3001      	adds	r0, #1
 8021cc6:	f43f ae78 	beq.w	80219ba <_printf_float+0xb6>
 8021cca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8021cce:	4631      	mov	r1, r6
 8021cd0:	4628      	mov	r0, r5
 8021cd2:	47b8      	blx	r7
 8021cd4:	3001      	adds	r0, #1
 8021cd6:	f43f ae70 	beq.w	80219ba <_printf_float+0xb6>
 8021cda:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8021cde:	2200      	movs	r2, #0
 8021ce0:	2300      	movs	r3, #0
 8021ce2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8021ce6:	f7de feef 	bl	8000ac8 <__aeabi_dcmpeq>
 8021cea:	b9c0      	cbnz	r0, 8021d1e <_printf_float+0x41a>
 8021cec:	4653      	mov	r3, sl
 8021cee:	f108 0201 	add.w	r2, r8, #1
 8021cf2:	4631      	mov	r1, r6
 8021cf4:	4628      	mov	r0, r5
 8021cf6:	47b8      	blx	r7
 8021cf8:	3001      	adds	r0, #1
 8021cfa:	d10c      	bne.n	8021d16 <_printf_float+0x412>
 8021cfc:	e65d      	b.n	80219ba <_printf_float+0xb6>
 8021cfe:	2301      	movs	r3, #1
 8021d00:	465a      	mov	r2, fp
 8021d02:	4631      	mov	r1, r6
 8021d04:	4628      	mov	r0, r5
 8021d06:	47b8      	blx	r7
 8021d08:	3001      	adds	r0, #1
 8021d0a:	f43f ae56 	beq.w	80219ba <_printf_float+0xb6>
 8021d0e:	f108 0801 	add.w	r8, r8, #1
 8021d12:	45d0      	cmp	r8, sl
 8021d14:	dbf3      	blt.n	8021cfe <_printf_float+0x3fa>
 8021d16:	464b      	mov	r3, r9
 8021d18:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8021d1c:	e6df      	b.n	8021ade <_printf_float+0x1da>
 8021d1e:	f04f 0800 	mov.w	r8, #0
 8021d22:	f104 0b1a 	add.w	fp, r4, #26
 8021d26:	e7f4      	b.n	8021d12 <_printf_float+0x40e>
 8021d28:	2301      	movs	r3, #1
 8021d2a:	4642      	mov	r2, r8
 8021d2c:	e7e1      	b.n	8021cf2 <_printf_float+0x3ee>
 8021d2e:	2301      	movs	r3, #1
 8021d30:	464a      	mov	r2, r9
 8021d32:	4631      	mov	r1, r6
 8021d34:	4628      	mov	r0, r5
 8021d36:	47b8      	blx	r7
 8021d38:	3001      	adds	r0, #1
 8021d3a:	f43f ae3e 	beq.w	80219ba <_printf_float+0xb6>
 8021d3e:	f108 0801 	add.w	r8, r8, #1
 8021d42:	68e3      	ldr	r3, [r4, #12]
 8021d44:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8021d46:	1a5b      	subs	r3, r3, r1
 8021d48:	4543      	cmp	r3, r8
 8021d4a:	dcf0      	bgt.n	8021d2e <_printf_float+0x42a>
 8021d4c:	e6fc      	b.n	8021b48 <_printf_float+0x244>
 8021d4e:	f04f 0800 	mov.w	r8, #0
 8021d52:	f104 0919 	add.w	r9, r4, #25
 8021d56:	e7f4      	b.n	8021d42 <_printf_float+0x43e>

08021d58 <_printf_common>:
 8021d58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8021d5c:	4616      	mov	r6, r2
 8021d5e:	4698      	mov	r8, r3
 8021d60:	688a      	ldr	r2, [r1, #8]
 8021d62:	690b      	ldr	r3, [r1, #16]
 8021d64:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8021d68:	4293      	cmp	r3, r2
 8021d6a:	bfb8      	it	lt
 8021d6c:	4613      	movlt	r3, r2
 8021d6e:	6033      	str	r3, [r6, #0]
 8021d70:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8021d74:	4607      	mov	r7, r0
 8021d76:	460c      	mov	r4, r1
 8021d78:	b10a      	cbz	r2, 8021d7e <_printf_common+0x26>
 8021d7a:	3301      	adds	r3, #1
 8021d7c:	6033      	str	r3, [r6, #0]
 8021d7e:	6823      	ldr	r3, [r4, #0]
 8021d80:	0699      	lsls	r1, r3, #26
 8021d82:	bf42      	ittt	mi
 8021d84:	6833      	ldrmi	r3, [r6, #0]
 8021d86:	3302      	addmi	r3, #2
 8021d88:	6033      	strmi	r3, [r6, #0]
 8021d8a:	6825      	ldr	r5, [r4, #0]
 8021d8c:	f015 0506 	ands.w	r5, r5, #6
 8021d90:	d106      	bne.n	8021da0 <_printf_common+0x48>
 8021d92:	f104 0a19 	add.w	sl, r4, #25
 8021d96:	68e3      	ldr	r3, [r4, #12]
 8021d98:	6832      	ldr	r2, [r6, #0]
 8021d9a:	1a9b      	subs	r3, r3, r2
 8021d9c:	42ab      	cmp	r3, r5
 8021d9e:	dc26      	bgt.n	8021dee <_printf_common+0x96>
 8021da0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8021da4:	6822      	ldr	r2, [r4, #0]
 8021da6:	3b00      	subs	r3, #0
 8021da8:	bf18      	it	ne
 8021daa:	2301      	movne	r3, #1
 8021dac:	0692      	lsls	r2, r2, #26
 8021dae:	d42b      	bmi.n	8021e08 <_printf_common+0xb0>
 8021db0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8021db4:	4641      	mov	r1, r8
 8021db6:	4638      	mov	r0, r7
 8021db8:	47c8      	blx	r9
 8021dba:	3001      	adds	r0, #1
 8021dbc:	d01e      	beq.n	8021dfc <_printf_common+0xa4>
 8021dbe:	6823      	ldr	r3, [r4, #0]
 8021dc0:	6922      	ldr	r2, [r4, #16]
 8021dc2:	f003 0306 	and.w	r3, r3, #6
 8021dc6:	2b04      	cmp	r3, #4
 8021dc8:	bf02      	ittt	eq
 8021dca:	68e5      	ldreq	r5, [r4, #12]
 8021dcc:	6833      	ldreq	r3, [r6, #0]
 8021dce:	1aed      	subeq	r5, r5, r3
 8021dd0:	68a3      	ldr	r3, [r4, #8]
 8021dd2:	bf0c      	ite	eq
 8021dd4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8021dd8:	2500      	movne	r5, #0
 8021dda:	4293      	cmp	r3, r2
 8021ddc:	bfc4      	itt	gt
 8021dde:	1a9b      	subgt	r3, r3, r2
 8021de0:	18ed      	addgt	r5, r5, r3
 8021de2:	2600      	movs	r6, #0
 8021de4:	341a      	adds	r4, #26
 8021de6:	42b5      	cmp	r5, r6
 8021de8:	d11a      	bne.n	8021e20 <_printf_common+0xc8>
 8021dea:	2000      	movs	r0, #0
 8021dec:	e008      	b.n	8021e00 <_printf_common+0xa8>
 8021dee:	2301      	movs	r3, #1
 8021df0:	4652      	mov	r2, sl
 8021df2:	4641      	mov	r1, r8
 8021df4:	4638      	mov	r0, r7
 8021df6:	47c8      	blx	r9
 8021df8:	3001      	adds	r0, #1
 8021dfa:	d103      	bne.n	8021e04 <_printf_common+0xac>
 8021dfc:	f04f 30ff 	mov.w	r0, #4294967295
 8021e00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8021e04:	3501      	adds	r5, #1
 8021e06:	e7c6      	b.n	8021d96 <_printf_common+0x3e>
 8021e08:	18e1      	adds	r1, r4, r3
 8021e0a:	1c5a      	adds	r2, r3, #1
 8021e0c:	2030      	movs	r0, #48	@ 0x30
 8021e0e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8021e12:	4422      	add	r2, r4
 8021e14:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8021e18:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8021e1c:	3302      	adds	r3, #2
 8021e1e:	e7c7      	b.n	8021db0 <_printf_common+0x58>
 8021e20:	2301      	movs	r3, #1
 8021e22:	4622      	mov	r2, r4
 8021e24:	4641      	mov	r1, r8
 8021e26:	4638      	mov	r0, r7
 8021e28:	47c8      	blx	r9
 8021e2a:	3001      	adds	r0, #1
 8021e2c:	d0e6      	beq.n	8021dfc <_printf_common+0xa4>
 8021e2e:	3601      	adds	r6, #1
 8021e30:	e7d9      	b.n	8021de6 <_printf_common+0x8e>
	...

08021e34 <_printf_i>:
 8021e34:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8021e38:	7e0f      	ldrb	r7, [r1, #24]
 8021e3a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8021e3c:	2f78      	cmp	r7, #120	@ 0x78
 8021e3e:	4691      	mov	r9, r2
 8021e40:	4680      	mov	r8, r0
 8021e42:	460c      	mov	r4, r1
 8021e44:	469a      	mov	sl, r3
 8021e46:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8021e4a:	d807      	bhi.n	8021e5c <_printf_i+0x28>
 8021e4c:	2f62      	cmp	r7, #98	@ 0x62
 8021e4e:	d80a      	bhi.n	8021e66 <_printf_i+0x32>
 8021e50:	2f00      	cmp	r7, #0
 8021e52:	f000 80d1 	beq.w	8021ff8 <_printf_i+0x1c4>
 8021e56:	2f58      	cmp	r7, #88	@ 0x58
 8021e58:	f000 80b8 	beq.w	8021fcc <_printf_i+0x198>
 8021e5c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8021e60:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8021e64:	e03a      	b.n	8021edc <_printf_i+0xa8>
 8021e66:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8021e6a:	2b15      	cmp	r3, #21
 8021e6c:	d8f6      	bhi.n	8021e5c <_printf_i+0x28>
 8021e6e:	a101      	add	r1, pc, #4	@ (adr r1, 8021e74 <_printf_i+0x40>)
 8021e70:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8021e74:	08021ecd 	.word	0x08021ecd
 8021e78:	08021ee1 	.word	0x08021ee1
 8021e7c:	08021e5d 	.word	0x08021e5d
 8021e80:	08021e5d 	.word	0x08021e5d
 8021e84:	08021e5d 	.word	0x08021e5d
 8021e88:	08021e5d 	.word	0x08021e5d
 8021e8c:	08021ee1 	.word	0x08021ee1
 8021e90:	08021e5d 	.word	0x08021e5d
 8021e94:	08021e5d 	.word	0x08021e5d
 8021e98:	08021e5d 	.word	0x08021e5d
 8021e9c:	08021e5d 	.word	0x08021e5d
 8021ea0:	08021fdf 	.word	0x08021fdf
 8021ea4:	08021f0b 	.word	0x08021f0b
 8021ea8:	08021f99 	.word	0x08021f99
 8021eac:	08021e5d 	.word	0x08021e5d
 8021eb0:	08021e5d 	.word	0x08021e5d
 8021eb4:	08022001 	.word	0x08022001
 8021eb8:	08021e5d 	.word	0x08021e5d
 8021ebc:	08021f0b 	.word	0x08021f0b
 8021ec0:	08021e5d 	.word	0x08021e5d
 8021ec4:	08021e5d 	.word	0x08021e5d
 8021ec8:	08021fa1 	.word	0x08021fa1
 8021ecc:	6833      	ldr	r3, [r6, #0]
 8021ece:	1d1a      	adds	r2, r3, #4
 8021ed0:	681b      	ldr	r3, [r3, #0]
 8021ed2:	6032      	str	r2, [r6, #0]
 8021ed4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8021ed8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8021edc:	2301      	movs	r3, #1
 8021ede:	e09c      	b.n	802201a <_printf_i+0x1e6>
 8021ee0:	6833      	ldr	r3, [r6, #0]
 8021ee2:	6820      	ldr	r0, [r4, #0]
 8021ee4:	1d19      	adds	r1, r3, #4
 8021ee6:	6031      	str	r1, [r6, #0]
 8021ee8:	0606      	lsls	r6, r0, #24
 8021eea:	d501      	bpl.n	8021ef0 <_printf_i+0xbc>
 8021eec:	681d      	ldr	r5, [r3, #0]
 8021eee:	e003      	b.n	8021ef8 <_printf_i+0xc4>
 8021ef0:	0645      	lsls	r5, r0, #25
 8021ef2:	d5fb      	bpl.n	8021eec <_printf_i+0xb8>
 8021ef4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8021ef8:	2d00      	cmp	r5, #0
 8021efa:	da03      	bge.n	8021f04 <_printf_i+0xd0>
 8021efc:	232d      	movs	r3, #45	@ 0x2d
 8021efe:	426d      	negs	r5, r5
 8021f00:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8021f04:	4858      	ldr	r0, [pc, #352]	@ (8022068 <_printf_i+0x234>)
 8021f06:	230a      	movs	r3, #10
 8021f08:	e011      	b.n	8021f2e <_printf_i+0xfa>
 8021f0a:	6821      	ldr	r1, [r4, #0]
 8021f0c:	6833      	ldr	r3, [r6, #0]
 8021f0e:	0608      	lsls	r0, r1, #24
 8021f10:	f853 5b04 	ldr.w	r5, [r3], #4
 8021f14:	d402      	bmi.n	8021f1c <_printf_i+0xe8>
 8021f16:	0649      	lsls	r1, r1, #25
 8021f18:	bf48      	it	mi
 8021f1a:	b2ad      	uxthmi	r5, r5
 8021f1c:	2f6f      	cmp	r7, #111	@ 0x6f
 8021f1e:	4852      	ldr	r0, [pc, #328]	@ (8022068 <_printf_i+0x234>)
 8021f20:	6033      	str	r3, [r6, #0]
 8021f22:	bf14      	ite	ne
 8021f24:	230a      	movne	r3, #10
 8021f26:	2308      	moveq	r3, #8
 8021f28:	2100      	movs	r1, #0
 8021f2a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8021f2e:	6866      	ldr	r6, [r4, #4]
 8021f30:	60a6      	str	r6, [r4, #8]
 8021f32:	2e00      	cmp	r6, #0
 8021f34:	db05      	blt.n	8021f42 <_printf_i+0x10e>
 8021f36:	6821      	ldr	r1, [r4, #0]
 8021f38:	432e      	orrs	r6, r5
 8021f3a:	f021 0104 	bic.w	r1, r1, #4
 8021f3e:	6021      	str	r1, [r4, #0]
 8021f40:	d04b      	beq.n	8021fda <_printf_i+0x1a6>
 8021f42:	4616      	mov	r6, r2
 8021f44:	fbb5 f1f3 	udiv	r1, r5, r3
 8021f48:	fb03 5711 	mls	r7, r3, r1, r5
 8021f4c:	5dc7      	ldrb	r7, [r0, r7]
 8021f4e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8021f52:	462f      	mov	r7, r5
 8021f54:	42bb      	cmp	r3, r7
 8021f56:	460d      	mov	r5, r1
 8021f58:	d9f4      	bls.n	8021f44 <_printf_i+0x110>
 8021f5a:	2b08      	cmp	r3, #8
 8021f5c:	d10b      	bne.n	8021f76 <_printf_i+0x142>
 8021f5e:	6823      	ldr	r3, [r4, #0]
 8021f60:	07df      	lsls	r7, r3, #31
 8021f62:	d508      	bpl.n	8021f76 <_printf_i+0x142>
 8021f64:	6923      	ldr	r3, [r4, #16]
 8021f66:	6861      	ldr	r1, [r4, #4]
 8021f68:	4299      	cmp	r1, r3
 8021f6a:	bfde      	ittt	le
 8021f6c:	2330      	movle	r3, #48	@ 0x30
 8021f6e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8021f72:	f106 36ff 	addle.w	r6, r6, #4294967295
 8021f76:	1b92      	subs	r2, r2, r6
 8021f78:	6122      	str	r2, [r4, #16]
 8021f7a:	f8cd a000 	str.w	sl, [sp]
 8021f7e:	464b      	mov	r3, r9
 8021f80:	aa03      	add	r2, sp, #12
 8021f82:	4621      	mov	r1, r4
 8021f84:	4640      	mov	r0, r8
 8021f86:	f7ff fee7 	bl	8021d58 <_printf_common>
 8021f8a:	3001      	adds	r0, #1
 8021f8c:	d14a      	bne.n	8022024 <_printf_i+0x1f0>
 8021f8e:	f04f 30ff 	mov.w	r0, #4294967295
 8021f92:	b004      	add	sp, #16
 8021f94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8021f98:	6823      	ldr	r3, [r4, #0]
 8021f9a:	f043 0320 	orr.w	r3, r3, #32
 8021f9e:	6023      	str	r3, [r4, #0]
 8021fa0:	4832      	ldr	r0, [pc, #200]	@ (802206c <_printf_i+0x238>)
 8021fa2:	2778      	movs	r7, #120	@ 0x78
 8021fa4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8021fa8:	6823      	ldr	r3, [r4, #0]
 8021faa:	6831      	ldr	r1, [r6, #0]
 8021fac:	061f      	lsls	r7, r3, #24
 8021fae:	f851 5b04 	ldr.w	r5, [r1], #4
 8021fb2:	d402      	bmi.n	8021fba <_printf_i+0x186>
 8021fb4:	065f      	lsls	r7, r3, #25
 8021fb6:	bf48      	it	mi
 8021fb8:	b2ad      	uxthmi	r5, r5
 8021fba:	6031      	str	r1, [r6, #0]
 8021fbc:	07d9      	lsls	r1, r3, #31
 8021fbe:	bf44      	itt	mi
 8021fc0:	f043 0320 	orrmi.w	r3, r3, #32
 8021fc4:	6023      	strmi	r3, [r4, #0]
 8021fc6:	b11d      	cbz	r5, 8021fd0 <_printf_i+0x19c>
 8021fc8:	2310      	movs	r3, #16
 8021fca:	e7ad      	b.n	8021f28 <_printf_i+0xf4>
 8021fcc:	4826      	ldr	r0, [pc, #152]	@ (8022068 <_printf_i+0x234>)
 8021fce:	e7e9      	b.n	8021fa4 <_printf_i+0x170>
 8021fd0:	6823      	ldr	r3, [r4, #0]
 8021fd2:	f023 0320 	bic.w	r3, r3, #32
 8021fd6:	6023      	str	r3, [r4, #0]
 8021fd8:	e7f6      	b.n	8021fc8 <_printf_i+0x194>
 8021fda:	4616      	mov	r6, r2
 8021fdc:	e7bd      	b.n	8021f5a <_printf_i+0x126>
 8021fde:	6833      	ldr	r3, [r6, #0]
 8021fe0:	6825      	ldr	r5, [r4, #0]
 8021fe2:	6961      	ldr	r1, [r4, #20]
 8021fe4:	1d18      	adds	r0, r3, #4
 8021fe6:	6030      	str	r0, [r6, #0]
 8021fe8:	062e      	lsls	r6, r5, #24
 8021fea:	681b      	ldr	r3, [r3, #0]
 8021fec:	d501      	bpl.n	8021ff2 <_printf_i+0x1be>
 8021fee:	6019      	str	r1, [r3, #0]
 8021ff0:	e002      	b.n	8021ff8 <_printf_i+0x1c4>
 8021ff2:	0668      	lsls	r0, r5, #25
 8021ff4:	d5fb      	bpl.n	8021fee <_printf_i+0x1ba>
 8021ff6:	8019      	strh	r1, [r3, #0]
 8021ff8:	2300      	movs	r3, #0
 8021ffa:	6123      	str	r3, [r4, #16]
 8021ffc:	4616      	mov	r6, r2
 8021ffe:	e7bc      	b.n	8021f7a <_printf_i+0x146>
 8022000:	6833      	ldr	r3, [r6, #0]
 8022002:	1d1a      	adds	r2, r3, #4
 8022004:	6032      	str	r2, [r6, #0]
 8022006:	681e      	ldr	r6, [r3, #0]
 8022008:	6862      	ldr	r2, [r4, #4]
 802200a:	2100      	movs	r1, #0
 802200c:	4630      	mov	r0, r6
 802200e:	f7de f8df 	bl	80001d0 <memchr>
 8022012:	b108      	cbz	r0, 8022018 <_printf_i+0x1e4>
 8022014:	1b80      	subs	r0, r0, r6
 8022016:	6060      	str	r0, [r4, #4]
 8022018:	6863      	ldr	r3, [r4, #4]
 802201a:	6123      	str	r3, [r4, #16]
 802201c:	2300      	movs	r3, #0
 802201e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8022022:	e7aa      	b.n	8021f7a <_printf_i+0x146>
 8022024:	6923      	ldr	r3, [r4, #16]
 8022026:	4632      	mov	r2, r6
 8022028:	4649      	mov	r1, r9
 802202a:	4640      	mov	r0, r8
 802202c:	47d0      	blx	sl
 802202e:	3001      	adds	r0, #1
 8022030:	d0ad      	beq.n	8021f8e <_printf_i+0x15a>
 8022032:	6823      	ldr	r3, [r4, #0]
 8022034:	079b      	lsls	r3, r3, #30
 8022036:	d413      	bmi.n	8022060 <_printf_i+0x22c>
 8022038:	68e0      	ldr	r0, [r4, #12]
 802203a:	9b03      	ldr	r3, [sp, #12]
 802203c:	4298      	cmp	r0, r3
 802203e:	bfb8      	it	lt
 8022040:	4618      	movlt	r0, r3
 8022042:	e7a6      	b.n	8021f92 <_printf_i+0x15e>
 8022044:	2301      	movs	r3, #1
 8022046:	4632      	mov	r2, r6
 8022048:	4649      	mov	r1, r9
 802204a:	4640      	mov	r0, r8
 802204c:	47d0      	blx	sl
 802204e:	3001      	adds	r0, #1
 8022050:	d09d      	beq.n	8021f8e <_printf_i+0x15a>
 8022052:	3501      	adds	r5, #1
 8022054:	68e3      	ldr	r3, [r4, #12]
 8022056:	9903      	ldr	r1, [sp, #12]
 8022058:	1a5b      	subs	r3, r3, r1
 802205a:	42ab      	cmp	r3, r5
 802205c:	dcf2      	bgt.n	8022044 <_printf_i+0x210>
 802205e:	e7eb      	b.n	8022038 <_printf_i+0x204>
 8022060:	2500      	movs	r5, #0
 8022062:	f104 0619 	add.w	r6, r4, #25
 8022066:	e7f5      	b.n	8022054 <_printf_i+0x220>
 8022068:	080271ea 	.word	0x080271ea
 802206c:	080271fb 	.word	0x080271fb

08022070 <__sflush_r>:
 8022070:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8022074:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8022078:	0716      	lsls	r6, r2, #28
 802207a:	4605      	mov	r5, r0
 802207c:	460c      	mov	r4, r1
 802207e:	d454      	bmi.n	802212a <__sflush_r+0xba>
 8022080:	684b      	ldr	r3, [r1, #4]
 8022082:	2b00      	cmp	r3, #0
 8022084:	dc02      	bgt.n	802208c <__sflush_r+0x1c>
 8022086:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8022088:	2b00      	cmp	r3, #0
 802208a:	dd48      	ble.n	802211e <__sflush_r+0xae>
 802208c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 802208e:	2e00      	cmp	r6, #0
 8022090:	d045      	beq.n	802211e <__sflush_r+0xae>
 8022092:	2300      	movs	r3, #0
 8022094:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8022098:	682f      	ldr	r7, [r5, #0]
 802209a:	6a21      	ldr	r1, [r4, #32]
 802209c:	602b      	str	r3, [r5, #0]
 802209e:	d030      	beq.n	8022102 <__sflush_r+0x92>
 80220a0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80220a2:	89a3      	ldrh	r3, [r4, #12]
 80220a4:	0759      	lsls	r1, r3, #29
 80220a6:	d505      	bpl.n	80220b4 <__sflush_r+0x44>
 80220a8:	6863      	ldr	r3, [r4, #4]
 80220aa:	1ad2      	subs	r2, r2, r3
 80220ac:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80220ae:	b10b      	cbz	r3, 80220b4 <__sflush_r+0x44>
 80220b0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80220b2:	1ad2      	subs	r2, r2, r3
 80220b4:	2300      	movs	r3, #0
 80220b6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80220b8:	6a21      	ldr	r1, [r4, #32]
 80220ba:	4628      	mov	r0, r5
 80220bc:	47b0      	blx	r6
 80220be:	1c43      	adds	r3, r0, #1
 80220c0:	89a3      	ldrh	r3, [r4, #12]
 80220c2:	d106      	bne.n	80220d2 <__sflush_r+0x62>
 80220c4:	6829      	ldr	r1, [r5, #0]
 80220c6:	291d      	cmp	r1, #29
 80220c8:	d82b      	bhi.n	8022122 <__sflush_r+0xb2>
 80220ca:	4a2a      	ldr	r2, [pc, #168]	@ (8022174 <__sflush_r+0x104>)
 80220cc:	40ca      	lsrs	r2, r1
 80220ce:	07d6      	lsls	r6, r2, #31
 80220d0:	d527      	bpl.n	8022122 <__sflush_r+0xb2>
 80220d2:	2200      	movs	r2, #0
 80220d4:	6062      	str	r2, [r4, #4]
 80220d6:	04d9      	lsls	r1, r3, #19
 80220d8:	6922      	ldr	r2, [r4, #16]
 80220da:	6022      	str	r2, [r4, #0]
 80220dc:	d504      	bpl.n	80220e8 <__sflush_r+0x78>
 80220de:	1c42      	adds	r2, r0, #1
 80220e0:	d101      	bne.n	80220e6 <__sflush_r+0x76>
 80220e2:	682b      	ldr	r3, [r5, #0]
 80220e4:	b903      	cbnz	r3, 80220e8 <__sflush_r+0x78>
 80220e6:	6560      	str	r0, [r4, #84]	@ 0x54
 80220e8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80220ea:	602f      	str	r7, [r5, #0]
 80220ec:	b1b9      	cbz	r1, 802211e <__sflush_r+0xae>
 80220ee:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80220f2:	4299      	cmp	r1, r3
 80220f4:	d002      	beq.n	80220fc <__sflush_r+0x8c>
 80220f6:	4628      	mov	r0, r5
 80220f8:	f001 f982 	bl	8023400 <_free_r>
 80220fc:	2300      	movs	r3, #0
 80220fe:	6363      	str	r3, [r4, #52]	@ 0x34
 8022100:	e00d      	b.n	802211e <__sflush_r+0xae>
 8022102:	2301      	movs	r3, #1
 8022104:	4628      	mov	r0, r5
 8022106:	47b0      	blx	r6
 8022108:	4602      	mov	r2, r0
 802210a:	1c50      	adds	r0, r2, #1
 802210c:	d1c9      	bne.n	80220a2 <__sflush_r+0x32>
 802210e:	682b      	ldr	r3, [r5, #0]
 8022110:	2b00      	cmp	r3, #0
 8022112:	d0c6      	beq.n	80220a2 <__sflush_r+0x32>
 8022114:	2b1d      	cmp	r3, #29
 8022116:	d001      	beq.n	802211c <__sflush_r+0xac>
 8022118:	2b16      	cmp	r3, #22
 802211a:	d11e      	bne.n	802215a <__sflush_r+0xea>
 802211c:	602f      	str	r7, [r5, #0]
 802211e:	2000      	movs	r0, #0
 8022120:	e022      	b.n	8022168 <__sflush_r+0xf8>
 8022122:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8022126:	b21b      	sxth	r3, r3
 8022128:	e01b      	b.n	8022162 <__sflush_r+0xf2>
 802212a:	690f      	ldr	r7, [r1, #16]
 802212c:	2f00      	cmp	r7, #0
 802212e:	d0f6      	beq.n	802211e <__sflush_r+0xae>
 8022130:	0793      	lsls	r3, r2, #30
 8022132:	680e      	ldr	r6, [r1, #0]
 8022134:	bf08      	it	eq
 8022136:	694b      	ldreq	r3, [r1, #20]
 8022138:	600f      	str	r7, [r1, #0]
 802213a:	bf18      	it	ne
 802213c:	2300      	movne	r3, #0
 802213e:	eba6 0807 	sub.w	r8, r6, r7
 8022142:	608b      	str	r3, [r1, #8]
 8022144:	f1b8 0f00 	cmp.w	r8, #0
 8022148:	dde9      	ble.n	802211e <__sflush_r+0xae>
 802214a:	6a21      	ldr	r1, [r4, #32]
 802214c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 802214e:	4643      	mov	r3, r8
 8022150:	463a      	mov	r2, r7
 8022152:	4628      	mov	r0, r5
 8022154:	47b0      	blx	r6
 8022156:	2800      	cmp	r0, #0
 8022158:	dc08      	bgt.n	802216c <__sflush_r+0xfc>
 802215a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802215e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8022162:	81a3      	strh	r3, [r4, #12]
 8022164:	f04f 30ff 	mov.w	r0, #4294967295
 8022168:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802216c:	4407      	add	r7, r0
 802216e:	eba8 0800 	sub.w	r8, r8, r0
 8022172:	e7e7      	b.n	8022144 <__sflush_r+0xd4>
 8022174:	20400001 	.word	0x20400001

08022178 <_fflush_r>:
 8022178:	b538      	push	{r3, r4, r5, lr}
 802217a:	690b      	ldr	r3, [r1, #16]
 802217c:	4605      	mov	r5, r0
 802217e:	460c      	mov	r4, r1
 8022180:	b913      	cbnz	r3, 8022188 <_fflush_r+0x10>
 8022182:	2500      	movs	r5, #0
 8022184:	4628      	mov	r0, r5
 8022186:	bd38      	pop	{r3, r4, r5, pc}
 8022188:	b118      	cbz	r0, 8022192 <_fflush_r+0x1a>
 802218a:	6a03      	ldr	r3, [r0, #32]
 802218c:	b90b      	cbnz	r3, 8022192 <_fflush_r+0x1a>
 802218e:	f000 f8bb 	bl	8022308 <__sinit>
 8022192:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8022196:	2b00      	cmp	r3, #0
 8022198:	d0f3      	beq.n	8022182 <_fflush_r+0xa>
 802219a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 802219c:	07d0      	lsls	r0, r2, #31
 802219e:	d404      	bmi.n	80221aa <_fflush_r+0x32>
 80221a0:	0599      	lsls	r1, r3, #22
 80221a2:	d402      	bmi.n	80221aa <_fflush_r+0x32>
 80221a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80221a6:	f000 fac2 	bl	802272e <__retarget_lock_acquire_recursive>
 80221aa:	4628      	mov	r0, r5
 80221ac:	4621      	mov	r1, r4
 80221ae:	f7ff ff5f 	bl	8022070 <__sflush_r>
 80221b2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80221b4:	07da      	lsls	r2, r3, #31
 80221b6:	4605      	mov	r5, r0
 80221b8:	d4e4      	bmi.n	8022184 <_fflush_r+0xc>
 80221ba:	89a3      	ldrh	r3, [r4, #12]
 80221bc:	059b      	lsls	r3, r3, #22
 80221be:	d4e1      	bmi.n	8022184 <_fflush_r+0xc>
 80221c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80221c2:	f000 fab5 	bl	8022730 <__retarget_lock_release_recursive>
 80221c6:	e7dd      	b.n	8022184 <_fflush_r+0xc>

080221c8 <fflush>:
 80221c8:	4601      	mov	r1, r0
 80221ca:	b920      	cbnz	r0, 80221d6 <fflush+0xe>
 80221cc:	4a04      	ldr	r2, [pc, #16]	@ (80221e0 <fflush+0x18>)
 80221ce:	4905      	ldr	r1, [pc, #20]	@ (80221e4 <fflush+0x1c>)
 80221d0:	4805      	ldr	r0, [pc, #20]	@ (80221e8 <fflush+0x20>)
 80221d2:	f000 b8b1 	b.w	8022338 <_fwalk_sglue>
 80221d6:	4b05      	ldr	r3, [pc, #20]	@ (80221ec <fflush+0x24>)
 80221d8:	6818      	ldr	r0, [r3, #0]
 80221da:	f7ff bfcd 	b.w	8022178 <_fflush_r>
 80221de:	bf00      	nop
 80221e0:	20000078 	.word	0x20000078
 80221e4:	08022179 	.word	0x08022179
 80221e8:	20000088 	.word	0x20000088
 80221ec:	20000084 	.word	0x20000084

080221f0 <std>:
 80221f0:	2300      	movs	r3, #0
 80221f2:	b510      	push	{r4, lr}
 80221f4:	4604      	mov	r4, r0
 80221f6:	e9c0 3300 	strd	r3, r3, [r0]
 80221fa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80221fe:	6083      	str	r3, [r0, #8]
 8022200:	8181      	strh	r1, [r0, #12]
 8022202:	6643      	str	r3, [r0, #100]	@ 0x64
 8022204:	81c2      	strh	r2, [r0, #14]
 8022206:	6183      	str	r3, [r0, #24]
 8022208:	4619      	mov	r1, r3
 802220a:	2208      	movs	r2, #8
 802220c:	305c      	adds	r0, #92	@ 0x5c
 802220e:	f000 fa11 	bl	8022634 <memset>
 8022212:	4b0d      	ldr	r3, [pc, #52]	@ (8022248 <std+0x58>)
 8022214:	6263      	str	r3, [r4, #36]	@ 0x24
 8022216:	4b0d      	ldr	r3, [pc, #52]	@ (802224c <std+0x5c>)
 8022218:	62a3      	str	r3, [r4, #40]	@ 0x28
 802221a:	4b0d      	ldr	r3, [pc, #52]	@ (8022250 <std+0x60>)
 802221c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 802221e:	4b0d      	ldr	r3, [pc, #52]	@ (8022254 <std+0x64>)
 8022220:	6323      	str	r3, [r4, #48]	@ 0x30
 8022222:	4b0d      	ldr	r3, [pc, #52]	@ (8022258 <std+0x68>)
 8022224:	6224      	str	r4, [r4, #32]
 8022226:	429c      	cmp	r4, r3
 8022228:	d006      	beq.n	8022238 <std+0x48>
 802222a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 802222e:	4294      	cmp	r4, r2
 8022230:	d002      	beq.n	8022238 <std+0x48>
 8022232:	33d0      	adds	r3, #208	@ 0xd0
 8022234:	429c      	cmp	r4, r3
 8022236:	d105      	bne.n	8022244 <std+0x54>
 8022238:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 802223c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8022240:	f000 ba74 	b.w	802272c <__retarget_lock_init_recursive>
 8022244:	bd10      	pop	{r4, pc}
 8022246:	bf00      	nop
 8022248:	08022465 	.word	0x08022465
 802224c:	08022487 	.word	0x08022487
 8022250:	080224bf 	.word	0x080224bf
 8022254:	080224e3 	.word	0x080224e3
 8022258:	20001c08 	.word	0x20001c08

0802225c <stdio_exit_handler>:
 802225c:	4a02      	ldr	r2, [pc, #8]	@ (8022268 <stdio_exit_handler+0xc>)
 802225e:	4903      	ldr	r1, [pc, #12]	@ (802226c <stdio_exit_handler+0x10>)
 8022260:	4803      	ldr	r0, [pc, #12]	@ (8022270 <stdio_exit_handler+0x14>)
 8022262:	f000 b869 	b.w	8022338 <_fwalk_sglue>
 8022266:	bf00      	nop
 8022268:	20000078 	.word	0x20000078
 802226c:	08022179 	.word	0x08022179
 8022270:	20000088 	.word	0x20000088

08022274 <cleanup_stdio>:
 8022274:	6841      	ldr	r1, [r0, #4]
 8022276:	4b0c      	ldr	r3, [pc, #48]	@ (80222a8 <cleanup_stdio+0x34>)
 8022278:	4299      	cmp	r1, r3
 802227a:	b510      	push	{r4, lr}
 802227c:	4604      	mov	r4, r0
 802227e:	d001      	beq.n	8022284 <cleanup_stdio+0x10>
 8022280:	f7ff ff7a 	bl	8022178 <_fflush_r>
 8022284:	68a1      	ldr	r1, [r4, #8]
 8022286:	4b09      	ldr	r3, [pc, #36]	@ (80222ac <cleanup_stdio+0x38>)
 8022288:	4299      	cmp	r1, r3
 802228a:	d002      	beq.n	8022292 <cleanup_stdio+0x1e>
 802228c:	4620      	mov	r0, r4
 802228e:	f7ff ff73 	bl	8022178 <_fflush_r>
 8022292:	68e1      	ldr	r1, [r4, #12]
 8022294:	4b06      	ldr	r3, [pc, #24]	@ (80222b0 <cleanup_stdio+0x3c>)
 8022296:	4299      	cmp	r1, r3
 8022298:	d004      	beq.n	80222a4 <cleanup_stdio+0x30>
 802229a:	4620      	mov	r0, r4
 802229c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80222a0:	f7ff bf6a 	b.w	8022178 <_fflush_r>
 80222a4:	bd10      	pop	{r4, pc}
 80222a6:	bf00      	nop
 80222a8:	20001c08 	.word	0x20001c08
 80222ac:	20001c70 	.word	0x20001c70
 80222b0:	20001cd8 	.word	0x20001cd8

080222b4 <global_stdio_init.part.0>:
 80222b4:	b510      	push	{r4, lr}
 80222b6:	4b0b      	ldr	r3, [pc, #44]	@ (80222e4 <global_stdio_init.part.0+0x30>)
 80222b8:	4c0b      	ldr	r4, [pc, #44]	@ (80222e8 <global_stdio_init.part.0+0x34>)
 80222ba:	4a0c      	ldr	r2, [pc, #48]	@ (80222ec <global_stdio_init.part.0+0x38>)
 80222bc:	601a      	str	r2, [r3, #0]
 80222be:	4620      	mov	r0, r4
 80222c0:	2200      	movs	r2, #0
 80222c2:	2104      	movs	r1, #4
 80222c4:	f7ff ff94 	bl	80221f0 <std>
 80222c8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80222cc:	2201      	movs	r2, #1
 80222ce:	2109      	movs	r1, #9
 80222d0:	f7ff ff8e 	bl	80221f0 <std>
 80222d4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80222d8:	2202      	movs	r2, #2
 80222da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80222de:	2112      	movs	r1, #18
 80222e0:	f7ff bf86 	b.w	80221f0 <std>
 80222e4:	20001d40 	.word	0x20001d40
 80222e8:	20001c08 	.word	0x20001c08
 80222ec:	0802225d 	.word	0x0802225d

080222f0 <__sfp_lock_acquire>:
 80222f0:	4801      	ldr	r0, [pc, #4]	@ (80222f8 <__sfp_lock_acquire+0x8>)
 80222f2:	f000 ba1c 	b.w	802272e <__retarget_lock_acquire_recursive>
 80222f6:	bf00      	nop
 80222f8:	20001d49 	.word	0x20001d49

080222fc <__sfp_lock_release>:
 80222fc:	4801      	ldr	r0, [pc, #4]	@ (8022304 <__sfp_lock_release+0x8>)
 80222fe:	f000 ba17 	b.w	8022730 <__retarget_lock_release_recursive>
 8022302:	bf00      	nop
 8022304:	20001d49 	.word	0x20001d49

08022308 <__sinit>:
 8022308:	b510      	push	{r4, lr}
 802230a:	4604      	mov	r4, r0
 802230c:	f7ff fff0 	bl	80222f0 <__sfp_lock_acquire>
 8022310:	6a23      	ldr	r3, [r4, #32]
 8022312:	b11b      	cbz	r3, 802231c <__sinit+0x14>
 8022314:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8022318:	f7ff bff0 	b.w	80222fc <__sfp_lock_release>
 802231c:	4b04      	ldr	r3, [pc, #16]	@ (8022330 <__sinit+0x28>)
 802231e:	6223      	str	r3, [r4, #32]
 8022320:	4b04      	ldr	r3, [pc, #16]	@ (8022334 <__sinit+0x2c>)
 8022322:	681b      	ldr	r3, [r3, #0]
 8022324:	2b00      	cmp	r3, #0
 8022326:	d1f5      	bne.n	8022314 <__sinit+0xc>
 8022328:	f7ff ffc4 	bl	80222b4 <global_stdio_init.part.0>
 802232c:	e7f2      	b.n	8022314 <__sinit+0xc>
 802232e:	bf00      	nop
 8022330:	08022275 	.word	0x08022275
 8022334:	20001d40 	.word	0x20001d40

08022338 <_fwalk_sglue>:
 8022338:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 802233c:	4607      	mov	r7, r0
 802233e:	4688      	mov	r8, r1
 8022340:	4614      	mov	r4, r2
 8022342:	2600      	movs	r6, #0
 8022344:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8022348:	f1b9 0901 	subs.w	r9, r9, #1
 802234c:	d505      	bpl.n	802235a <_fwalk_sglue+0x22>
 802234e:	6824      	ldr	r4, [r4, #0]
 8022350:	2c00      	cmp	r4, #0
 8022352:	d1f7      	bne.n	8022344 <_fwalk_sglue+0xc>
 8022354:	4630      	mov	r0, r6
 8022356:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 802235a:	89ab      	ldrh	r3, [r5, #12]
 802235c:	2b01      	cmp	r3, #1
 802235e:	d907      	bls.n	8022370 <_fwalk_sglue+0x38>
 8022360:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8022364:	3301      	adds	r3, #1
 8022366:	d003      	beq.n	8022370 <_fwalk_sglue+0x38>
 8022368:	4629      	mov	r1, r5
 802236a:	4638      	mov	r0, r7
 802236c:	47c0      	blx	r8
 802236e:	4306      	orrs	r6, r0
 8022370:	3568      	adds	r5, #104	@ 0x68
 8022372:	e7e9      	b.n	8022348 <_fwalk_sglue+0x10>

08022374 <iprintf>:
 8022374:	b40f      	push	{r0, r1, r2, r3}
 8022376:	b507      	push	{r0, r1, r2, lr}
 8022378:	4906      	ldr	r1, [pc, #24]	@ (8022394 <iprintf+0x20>)
 802237a:	ab04      	add	r3, sp, #16
 802237c:	6808      	ldr	r0, [r1, #0]
 802237e:	f853 2b04 	ldr.w	r2, [r3], #4
 8022382:	6881      	ldr	r1, [r0, #8]
 8022384:	9301      	str	r3, [sp, #4]
 8022386:	f001 fcdf 	bl	8023d48 <_vfiprintf_r>
 802238a:	b003      	add	sp, #12
 802238c:	f85d eb04 	ldr.w	lr, [sp], #4
 8022390:	b004      	add	sp, #16
 8022392:	4770      	bx	lr
 8022394:	20000084 	.word	0x20000084

08022398 <putchar>:
 8022398:	4b02      	ldr	r3, [pc, #8]	@ (80223a4 <putchar+0xc>)
 802239a:	4601      	mov	r1, r0
 802239c:	6818      	ldr	r0, [r3, #0]
 802239e:	6882      	ldr	r2, [r0, #8]
 80223a0:	f001 be4c 	b.w	802403c <_putc_r>
 80223a4:	20000084 	.word	0x20000084

080223a8 <_puts_r>:
 80223a8:	6a03      	ldr	r3, [r0, #32]
 80223aa:	b570      	push	{r4, r5, r6, lr}
 80223ac:	6884      	ldr	r4, [r0, #8]
 80223ae:	4605      	mov	r5, r0
 80223b0:	460e      	mov	r6, r1
 80223b2:	b90b      	cbnz	r3, 80223b8 <_puts_r+0x10>
 80223b4:	f7ff ffa8 	bl	8022308 <__sinit>
 80223b8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80223ba:	07db      	lsls	r3, r3, #31
 80223bc:	d405      	bmi.n	80223ca <_puts_r+0x22>
 80223be:	89a3      	ldrh	r3, [r4, #12]
 80223c0:	0598      	lsls	r0, r3, #22
 80223c2:	d402      	bmi.n	80223ca <_puts_r+0x22>
 80223c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80223c6:	f000 f9b2 	bl	802272e <__retarget_lock_acquire_recursive>
 80223ca:	89a3      	ldrh	r3, [r4, #12]
 80223cc:	0719      	lsls	r1, r3, #28
 80223ce:	d502      	bpl.n	80223d6 <_puts_r+0x2e>
 80223d0:	6923      	ldr	r3, [r4, #16]
 80223d2:	2b00      	cmp	r3, #0
 80223d4:	d135      	bne.n	8022442 <_puts_r+0x9a>
 80223d6:	4621      	mov	r1, r4
 80223d8:	4628      	mov	r0, r5
 80223da:	f000 f8c5 	bl	8022568 <__swsetup_r>
 80223de:	b380      	cbz	r0, 8022442 <_puts_r+0x9a>
 80223e0:	f04f 35ff 	mov.w	r5, #4294967295
 80223e4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80223e6:	07da      	lsls	r2, r3, #31
 80223e8:	d405      	bmi.n	80223f6 <_puts_r+0x4e>
 80223ea:	89a3      	ldrh	r3, [r4, #12]
 80223ec:	059b      	lsls	r3, r3, #22
 80223ee:	d402      	bmi.n	80223f6 <_puts_r+0x4e>
 80223f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80223f2:	f000 f99d 	bl	8022730 <__retarget_lock_release_recursive>
 80223f6:	4628      	mov	r0, r5
 80223f8:	bd70      	pop	{r4, r5, r6, pc}
 80223fa:	2b00      	cmp	r3, #0
 80223fc:	da04      	bge.n	8022408 <_puts_r+0x60>
 80223fe:	69a2      	ldr	r2, [r4, #24]
 8022400:	429a      	cmp	r2, r3
 8022402:	dc17      	bgt.n	8022434 <_puts_r+0x8c>
 8022404:	290a      	cmp	r1, #10
 8022406:	d015      	beq.n	8022434 <_puts_r+0x8c>
 8022408:	6823      	ldr	r3, [r4, #0]
 802240a:	1c5a      	adds	r2, r3, #1
 802240c:	6022      	str	r2, [r4, #0]
 802240e:	7019      	strb	r1, [r3, #0]
 8022410:	68a3      	ldr	r3, [r4, #8]
 8022412:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8022416:	3b01      	subs	r3, #1
 8022418:	60a3      	str	r3, [r4, #8]
 802241a:	2900      	cmp	r1, #0
 802241c:	d1ed      	bne.n	80223fa <_puts_r+0x52>
 802241e:	2b00      	cmp	r3, #0
 8022420:	da11      	bge.n	8022446 <_puts_r+0x9e>
 8022422:	4622      	mov	r2, r4
 8022424:	210a      	movs	r1, #10
 8022426:	4628      	mov	r0, r5
 8022428:	f000 f85f 	bl	80224ea <__swbuf_r>
 802242c:	3001      	adds	r0, #1
 802242e:	d0d7      	beq.n	80223e0 <_puts_r+0x38>
 8022430:	250a      	movs	r5, #10
 8022432:	e7d7      	b.n	80223e4 <_puts_r+0x3c>
 8022434:	4622      	mov	r2, r4
 8022436:	4628      	mov	r0, r5
 8022438:	f000 f857 	bl	80224ea <__swbuf_r>
 802243c:	3001      	adds	r0, #1
 802243e:	d1e7      	bne.n	8022410 <_puts_r+0x68>
 8022440:	e7ce      	b.n	80223e0 <_puts_r+0x38>
 8022442:	3e01      	subs	r6, #1
 8022444:	e7e4      	b.n	8022410 <_puts_r+0x68>
 8022446:	6823      	ldr	r3, [r4, #0]
 8022448:	1c5a      	adds	r2, r3, #1
 802244a:	6022      	str	r2, [r4, #0]
 802244c:	220a      	movs	r2, #10
 802244e:	701a      	strb	r2, [r3, #0]
 8022450:	e7ee      	b.n	8022430 <_puts_r+0x88>
	...

08022454 <puts>:
 8022454:	4b02      	ldr	r3, [pc, #8]	@ (8022460 <puts+0xc>)
 8022456:	4601      	mov	r1, r0
 8022458:	6818      	ldr	r0, [r3, #0]
 802245a:	f7ff bfa5 	b.w	80223a8 <_puts_r>
 802245e:	bf00      	nop
 8022460:	20000084 	.word	0x20000084

08022464 <__sread>:
 8022464:	b510      	push	{r4, lr}
 8022466:	460c      	mov	r4, r1
 8022468:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802246c:	f000 f910 	bl	8022690 <_read_r>
 8022470:	2800      	cmp	r0, #0
 8022472:	bfab      	itete	ge
 8022474:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8022476:	89a3      	ldrhlt	r3, [r4, #12]
 8022478:	181b      	addge	r3, r3, r0
 802247a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 802247e:	bfac      	ite	ge
 8022480:	6563      	strge	r3, [r4, #84]	@ 0x54
 8022482:	81a3      	strhlt	r3, [r4, #12]
 8022484:	bd10      	pop	{r4, pc}

08022486 <__swrite>:
 8022486:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802248a:	461f      	mov	r7, r3
 802248c:	898b      	ldrh	r3, [r1, #12]
 802248e:	05db      	lsls	r3, r3, #23
 8022490:	4605      	mov	r5, r0
 8022492:	460c      	mov	r4, r1
 8022494:	4616      	mov	r6, r2
 8022496:	d505      	bpl.n	80224a4 <__swrite+0x1e>
 8022498:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802249c:	2302      	movs	r3, #2
 802249e:	2200      	movs	r2, #0
 80224a0:	f000 f8e4 	bl	802266c <_lseek_r>
 80224a4:	89a3      	ldrh	r3, [r4, #12]
 80224a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80224aa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80224ae:	81a3      	strh	r3, [r4, #12]
 80224b0:	4632      	mov	r2, r6
 80224b2:	463b      	mov	r3, r7
 80224b4:	4628      	mov	r0, r5
 80224b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80224ba:	f000 b8fb 	b.w	80226b4 <_write_r>

080224be <__sseek>:
 80224be:	b510      	push	{r4, lr}
 80224c0:	460c      	mov	r4, r1
 80224c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80224c6:	f000 f8d1 	bl	802266c <_lseek_r>
 80224ca:	1c43      	adds	r3, r0, #1
 80224cc:	89a3      	ldrh	r3, [r4, #12]
 80224ce:	bf15      	itete	ne
 80224d0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80224d2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80224d6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80224da:	81a3      	strheq	r3, [r4, #12]
 80224dc:	bf18      	it	ne
 80224de:	81a3      	strhne	r3, [r4, #12]
 80224e0:	bd10      	pop	{r4, pc}

080224e2 <__sclose>:
 80224e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80224e6:	f000 b8b1 	b.w	802264c <_close_r>

080224ea <__swbuf_r>:
 80224ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80224ec:	460e      	mov	r6, r1
 80224ee:	4614      	mov	r4, r2
 80224f0:	4605      	mov	r5, r0
 80224f2:	b118      	cbz	r0, 80224fc <__swbuf_r+0x12>
 80224f4:	6a03      	ldr	r3, [r0, #32]
 80224f6:	b90b      	cbnz	r3, 80224fc <__swbuf_r+0x12>
 80224f8:	f7ff ff06 	bl	8022308 <__sinit>
 80224fc:	69a3      	ldr	r3, [r4, #24]
 80224fe:	60a3      	str	r3, [r4, #8]
 8022500:	89a3      	ldrh	r3, [r4, #12]
 8022502:	071a      	lsls	r2, r3, #28
 8022504:	d501      	bpl.n	802250a <__swbuf_r+0x20>
 8022506:	6923      	ldr	r3, [r4, #16]
 8022508:	b943      	cbnz	r3, 802251c <__swbuf_r+0x32>
 802250a:	4621      	mov	r1, r4
 802250c:	4628      	mov	r0, r5
 802250e:	f000 f82b 	bl	8022568 <__swsetup_r>
 8022512:	b118      	cbz	r0, 802251c <__swbuf_r+0x32>
 8022514:	f04f 37ff 	mov.w	r7, #4294967295
 8022518:	4638      	mov	r0, r7
 802251a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 802251c:	6823      	ldr	r3, [r4, #0]
 802251e:	6922      	ldr	r2, [r4, #16]
 8022520:	1a98      	subs	r0, r3, r2
 8022522:	6963      	ldr	r3, [r4, #20]
 8022524:	b2f6      	uxtb	r6, r6
 8022526:	4283      	cmp	r3, r0
 8022528:	4637      	mov	r7, r6
 802252a:	dc05      	bgt.n	8022538 <__swbuf_r+0x4e>
 802252c:	4621      	mov	r1, r4
 802252e:	4628      	mov	r0, r5
 8022530:	f7ff fe22 	bl	8022178 <_fflush_r>
 8022534:	2800      	cmp	r0, #0
 8022536:	d1ed      	bne.n	8022514 <__swbuf_r+0x2a>
 8022538:	68a3      	ldr	r3, [r4, #8]
 802253a:	3b01      	subs	r3, #1
 802253c:	60a3      	str	r3, [r4, #8]
 802253e:	6823      	ldr	r3, [r4, #0]
 8022540:	1c5a      	adds	r2, r3, #1
 8022542:	6022      	str	r2, [r4, #0]
 8022544:	701e      	strb	r6, [r3, #0]
 8022546:	6962      	ldr	r2, [r4, #20]
 8022548:	1c43      	adds	r3, r0, #1
 802254a:	429a      	cmp	r2, r3
 802254c:	d004      	beq.n	8022558 <__swbuf_r+0x6e>
 802254e:	89a3      	ldrh	r3, [r4, #12]
 8022550:	07db      	lsls	r3, r3, #31
 8022552:	d5e1      	bpl.n	8022518 <__swbuf_r+0x2e>
 8022554:	2e0a      	cmp	r6, #10
 8022556:	d1df      	bne.n	8022518 <__swbuf_r+0x2e>
 8022558:	4621      	mov	r1, r4
 802255a:	4628      	mov	r0, r5
 802255c:	f7ff fe0c 	bl	8022178 <_fflush_r>
 8022560:	2800      	cmp	r0, #0
 8022562:	d0d9      	beq.n	8022518 <__swbuf_r+0x2e>
 8022564:	e7d6      	b.n	8022514 <__swbuf_r+0x2a>
	...

08022568 <__swsetup_r>:
 8022568:	b538      	push	{r3, r4, r5, lr}
 802256a:	4b29      	ldr	r3, [pc, #164]	@ (8022610 <__swsetup_r+0xa8>)
 802256c:	4605      	mov	r5, r0
 802256e:	6818      	ldr	r0, [r3, #0]
 8022570:	460c      	mov	r4, r1
 8022572:	b118      	cbz	r0, 802257c <__swsetup_r+0x14>
 8022574:	6a03      	ldr	r3, [r0, #32]
 8022576:	b90b      	cbnz	r3, 802257c <__swsetup_r+0x14>
 8022578:	f7ff fec6 	bl	8022308 <__sinit>
 802257c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8022580:	0719      	lsls	r1, r3, #28
 8022582:	d422      	bmi.n	80225ca <__swsetup_r+0x62>
 8022584:	06da      	lsls	r2, r3, #27
 8022586:	d407      	bmi.n	8022598 <__swsetup_r+0x30>
 8022588:	2209      	movs	r2, #9
 802258a:	602a      	str	r2, [r5, #0]
 802258c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8022590:	81a3      	strh	r3, [r4, #12]
 8022592:	f04f 30ff 	mov.w	r0, #4294967295
 8022596:	e033      	b.n	8022600 <__swsetup_r+0x98>
 8022598:	0758      	lsls	r0, r3, #29
 802259a:	d512      	bpl.n	80225c2 <__swsetup_r+0x5a>
 802259c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 802259e:	b141      	cbz	r1, 80225b2 <__swsetup_r+0x4a>
 80225a0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80225a4:	4299      	cmp	r1, r3
 80225a6:	d002      	beq.n	80225ae <__swsetup_r+0x46>
 80225a8:	4628      	mov	r0, r5
 80225aa:	f000 ff29 	bl	8023400 <_free_r>
 80225ae:	2300      	movs	r3, #0
 80225b0:	6363      	str	r3, [r4, #52]	@ 0x34
 80225b2:	89a3      	ldrh	r3, [r4, #12]
 80225b4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80225b8:	81a3      	strh	r3, [r4, #12]
 80225ba:	2300      	movs	r3, #0
 80225bc:	6063      	str	r3, [r4, #4]
 80225be:	6923      	ldr	r3, [r4, #16]
 80225c0:	6023      	str	r3, [r4, #0]
 80225c2:	89a3      	ldrh	r3, [r4, #12]
 80225c4:	f043 0308 	orr.w	r3, r3, #8
 80225c8:	81a3      	strh	r3, [r4, #12]
 80225ca:	6923      	ldr	r3, [r4, #16]
 80225cc:	b94b      	cbnz	r3, 80225e2 <__swsetup_r+0x7a>
 80225ce:	89a3      	ldrh	r3, [r4, #12]
 80225d0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80225d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80225d8:	d003      	beq.n	80225e2 <__swsetup_r+0x7a>
 80225da:	4621      	mov	r1, r4
 80225dc:	4628      	mov	r0, r5
 80225de:	f001 fcf1 	bl	8023fc4 <__smakebuf_r>
 80225e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80225e6:	f013 0201 	ands.w	r2, r3, #1
 80225ea:	d00a      	beq.n	8022602 <__swsetup_r+0x9a>
 80225ec:	2200      	movs	r2, #0
 80225ee:	60a2      	str	r2, [r4, #8]
 80225f0:	6962      	ldr	r2, [r4, #20]
 80225f2:	4252      	negs	r2, r2
 80225f4:	61a2      	str	r2, [r4, #24]
 80225f6:	6922      	ldr	r2, [r4, #16]
 80225f8:	b942      	cbnz	r2, 802260c <__swsetup_r+0xa4>
 80225fa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80225fe:	d1c5      	bne.n	802258c <__swsetup_r+0x24>
 8022600:	bd38      	pop	{r3, r4, r5, pc}
 8022602:	0799      	lsls	r1, r3, #30
 8022604:	bf58      	it	pl
 8022606:	6962      	ldrpl	r2, [r4, #20]
 8022608:	60a2      	str	r2, [r4, #8]
 802260a:	e7f4      	b.n	80225f6 <__swsetup_r+0x8e>
 802260c:	2000      	movs	r0, #0
 802260e:	e7f7      	b.n	8022600 <__swsetup_r+0x98>
 8022610:	20000084 	.word	0x20000084

08022614 <memcmp>:
 8022614:	b510      	push	{r4, lr}
 8022616:	3901      	subs	r1, #1
 8022618:	4402      	add	r2, r0
 802261a:	4290      	cmp	r0, r2
 802261c:	d101      	bne.n	8022622 <memcmp+0xe>
 802261e:	2000      	movs	r0, #0
 8022620:	e005      	b.n	802262e <memcmp+0x1a>
 8022622:	7803      	ldrb	r3, [r0, #0]
 8022624:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8022628:	42a3      	cmp	r3, r4
 802262a:	d001      	beq.n	8022630 <memcmp+0x1c>
 802262c:	1b18      	subs	r0, r3, r4
 802262e:	bd10      	pop	{r4, pc}
 8022630:	3001      	adds	r0, #1
 8022632:	e7f2      	b.n	802261a <memcmp+0x6>

08022634 <memset>:
 8022634:	4402      	add	r2, r0
 8022636:	4603      	mov	r3, r0
 8022638:	4293      	cmp	r3, r2
 802263a:	d100      	bne.n	802263e <memset+0xa>
 802263c:	4770      	bx	lr
 802263e:	f803 1b01 	strb.w	r1, [r3], #1
 8022642:	e7f9      	b.n	8022638 <memset+0x4>

08022644 <_localeconv_r>:
 8022644:	4800      	ldr	r0, [pc, #0]	@ (8022648 <_localeconv_r+0x4>)
 8022646:	4770      	bx	lr
 8022648:	200001c4 	.word	0x200001c4

0802264c <_close_r>:
 802264c:	b538      	push	{r3, r4, r5, lr}
 802264e:	4d06      	ldr	r5, [pc, #24]	@ (8022668 <_close_r+0x1c>)
 8022650:	2300      	movs	r3, #0
 8022652:	4604      	mov	r4, r0
 8022654:	4608      	mov	r0, r1
 8022656:	602b      	str	r3, [r5, #0]
 8022658:	f7e0 f9a8 	bl	80029ac <_close>
 802265c:	1c43      	adds	r3, r0, #1
 802265e:	d102      	bne.n	8022666 <_close_r+0x1a>
 8022660:	682b      	ldr	r3, [r5, #0]
 8022662:	b103      	cbz	r3, 8022666 <_close_r+0x1a>
 8022664:	6023      	str	r3, [r4, #0]
 8022666:	bd38      	pop	{r3, r4, r5, pc}
 8022668:	20001d44 	.word	0x20001d44

0802266c <_lseek_r>:
 802266c:	b538      	push	{r3, r4, r5, lr}
 802266e:	4d07      	ldr	r5, [pc, #28]	@ (802268c <_lseek_r+0x20>)
 8022670:	4604      	mov	r4, r0
 8022672:	4608      	mov	r0, r1
 8022674:	4611      	mov	r1, r2
 8022676:	2200      	movs	r2, #0
 8022678:	602a      	str	r2, [r5, #0]
 802267a:	461a      	mov	r2, r3
 802267c:	f7e0 f9bd 	bl	80029fa <_lseek>
 8022680:	1c43      	adds	r3, r0, #1
 8022682:	d102      	bne.n	802268a <_lseek_r+0x1e>
 8022684:	682b      	ldr	r3, [r5, #0]
 8022686:	b103      	cbz	r3, 802268a <_lseek_r+0x1e>
 8022688:	6023      	str	r3, [r4, #0]
 802268a:	bd38      	pop	{r3, r4, r5, pc}
 802268c:	20001d44 	.word	0x20001d44

08022690 <_read_r>:
 8022690:	b538      	push	{r3, r4, r5, lr}
 8022692:	4d07      	ldr	r5, [pc, #28]	@ (80226b0 <_read_r+0x20>)
 8022694:	4604      	mov	r4, r0
 8022696:	4608      	mov	r0, r1
 8022698:	4611      	mov	r1, r2
 802269a:	2200      	movs	r2, #0
 802269c:	602a      	str	r2, [r5, #0]
 802269e:	461a      	mov	r2, r3
 80226a0:	f7e0 f94b 	bl	800293a <_read>
 80226a4:	1c43      	adds	r3, r0, #1
 80226a6:	d102      	bne.n	80226ae <_read_r+0x1e>
 80226a8:	682b      	ldr	r3, [r5, #0]
 80226aa:	b103      	cbz	r3, 80226ae <_read_r+0x1e>
 80226ac:	6023      	str	r3, [r4, #0]
 80226ae:	bd38      	pop	{r3, r4, r5, pc}
 80226b0:	20001d44 	.word	0x20001d44

080226b4 <_write_r>:
 80226b4:	b538      	push	{r3, r4, r5, lr}
 80226b6:	4d07      	ldr	r5, [pc, #28]	@ (80226d4 <_write_r+0x20>)
 80226b8:	4604      	mov	r4, r0
 80226ba:	4608      	mov	r0, r1
 80226bc:	4611      	mov	r1, r2
 80226be:	2200      	movs	r2, #0
 80226c0:	602a      	str	r2, [r5, #0]
 80226c2:	461a      	mov	r2, r3
 80226c4:	f7e0 f956 	bl	8002974 <_write>
 80226c8:	1c43      	adds	r3, r0, #1
 80226ca:	d102      	bne.n	80226d2 <_write_r+0x1e>
 80226cc:	682b      	ldr	r3, [r5, #0]
 80226ce:	b103      	cbz	r3, 80226d2 <_write_r+0x1e>
 80226d0:	6023      	str	r3, [r4, #0]
 80226d2:	bd38      	pop	{r3, r4, r5, pc}
 80226d4:	20001d44 	.word	0x20001d44

080226d8 <__errno>:
 80226d8:	4b01      	ldr	r3, [pc, #4]	@ (80226e0 <__errno+0x8>)
 80226da:	6818      	ldr	r0, [r3, #0]
 80226dc:	4770      	bx	lr
 80226de:	bf00      	nop
 80226e0:	20000084 	.word	0x20000084

080226e4 <__libc_init_array>:
 80226e4:	b570      	push	{r4, r5, r6, lr}
 80226e6:	4d0d      	ldr	r5, [pc, #52]	@ (802271c <__libc_init_array+0x38>)
 80226e8:	4c0d      	ldr	r4, [pc, #52]	@ (8022720 <__libc_init_array+0x3c>)
 80226ea:	1b64      	subs	r4, r4, r5
 80226ec:	10a4      	asrs	r4, r4, #2
 80226ee:	2600      	movs	r6, #0
 80226f0:	42a6      	cmp	r6, r4
 80226f2:	d109      	bne.n	8022708 <__libc_init_array+0x24>
 80226f4:	4d0b      	ldr	r5, [pc, #44]	@ (8022724 <__libc_init_array+0x40>)
 80226f6:	4c0c      	ldr	r4, [pc, #48]	@ (8022728 <__libc_init_array+0x44>)
 80226f8:	f001 fdb6 	bl	8024268 <_init>
 80226fc:	1b64      	subs	r4, r4, r5
 80226fe:	10a4      	asrs	r4, r4, #2
 8022700:	2600      	movs	r6, #0
 8022702:	42a6      	cmp	r6, r4
 8022704:	d105      	bne.n	8022712 <__libc_init_array+0x2e>
 8022706:	bd70      	pop	{r4, r5, r6, pc}
 8022708:	f855 3b04 	ldr.w	r3, [r5], #4
 802270c:	4798      	blx	r3
 802270e:	3601      	adds	r6, #1
 8022710:	e7ee      	b.n	80226f0 <__libc_init_array+0xc>
 8022712:	f855 3b04 	ldr.w	r3, [r5], #4
 8022716:	4798      	blx	r3
 8022718:	3601      	adds	r6, #1
 802271a:	e7f2      	b.n	8022702 <__libc_init_array+0x1e>
 802271c:	08027554 	.word	0x08027554
 8022720:	08027554 	.word	0x08027554
 8022724:	08027554 	.word	0x08027554
 8022728:	08027558 	.word	0x08027558

0802272c <__retarget_lock_init_recursive>:
 802272c:	4770      	bx	lr

0802272e <__retarget_lock_acquire_recursive>:
 802272e:	4770      	bx	lr

08022730 <__retarget_lock_release_recursive>:
 8022730:	4770      	bx	lr

08022732 <memcpy>:
 8022732:	440a      	add	r2, r1
 8022734:	4291      	cmp	r1, r2
 8022736:	f100 33ff 	add.w	r3, r0, #4294967295
 802273a:	d100      	bne.n	802273e <memcpy+0xc>
 802273c:	4770      	bx	lr
 802273e:	b510      	push	{r4, lr}
 8022740:	f811 4b01 	ldrb.w	r4, [r1], #1
 8022744:	f803 4f01 	strb.w	r4, [r3, #1]!
 8022748:	4291      	cmp	r1, r2
 802274a:	d1f9      	bne.n	8022740 <memcpy+0xe>
 802274c:	bd10      	pop	{r4, pc}

0802274e <quorem>:
 802274e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022752:	6903      	ldr	r3, [r0, #16]
 8022754:	690c      	ldr	r4, [r1, #16]
 8022756:	42a3      	cmp	r3, r4
 8022758:	4607      	mov	r7, r0
 802275a:	db7e      	blt.n	802285a <quorem+0x10c>
 802275c:	3c01      	subs	r4, #1
 802275e:	f101 0814 	add.w	r8, r1, #20
 8022762:	00a3      	lsls	r3, r4, #2
 8022764:	f100 0514 	add.w	r5, r0, #20
 8022768:	9300      	str	r3, [sp, #0]
 802276a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 802276e:	9301      	str	r3, [sp, #4]
 8022770:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8022774:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8022778:	3301      	adds	r3, #1
 802277a:	429a      	cmp	r2, r3
 802277c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8022780:	fbb2 f6f3 	udiv	r6, r2, r3
 8022784:	d32e      	bcc.n	80227e4 <quorem+0x96>
 8022786:	f04f 0a00 	mov.w	sl, #0
 802278a:	46c4      	mov	ip, r8
 802278c:	46ae      	mov	lr, r5
 802278e:	46d3      	mov	fp, sl
 8022790:	f85c 3b04 	ldr.w	r3, [ip], #4
 8022794:	b298      	uxth	r0, r3
 8022796:	fb06 a000 	mla	r0, r6, r0, sl
 802279a:	0c02      	lsrs	r2, r0, #16
 802279c:	0c1b      	lsrs	r3, r3, #16
 802279e:	fb06 2303 	mla	r3, r6, r3, r2
 80227a2:	f8de 2000 	ldr.w	r2, [lr]
 80227a6:	b280      	uxth	r0, r0
 80227a8:	b292      	uxth	r2, r2
 80227aa:	1a12      	subs	r2, r2, r0
 80227ac:	445a      	add	r2, fp
 80227ae:	f8de 0000 	ldr.w	r0, [lr]
 80227b2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80227b6:	b29b      	uxth	r3, r3
 80227b8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80227bc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80227c0:	b292      	uxth	r2, r2
 80227c2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80227c6:	45e1      	cmp	r9, ip
 80227c8:	f84e 2b04 	str.w	r2, [lr], #4
 80227cc:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80227d0:	d2de      	bcs.n	8022790 <quorem+0x42>
 80227d2:	9b00      	ldr	r3, [sp, #0]
 80227d4:	58eb      	ldr	r3, [r5, r3]
 80227d6:	b92b      	cbnz	r3, 80227e4 <quorem+0x96>
 80227d8:	9b01      	ldr	r3, [sp, #4]
 80227da:	3b04      	subs	r3, #4
 80227dc:	429d      	cmp	r5, r3
 80227de:	461a      	mov	r2, r3
 80227e0:	d32f      	bcc.n	8022842 <quorem+0xf4>
 80227e2:	613c      	str	r4, [r7, #16]
 80227e4:	4638      	mov	r0, r7
 80227e6:	f001 f97d 	bl	8023ae4 <__mcmp>
 80227ea:	2800      	cmp	r0, #0
 80227ec:	db25      	blt.n	802283a <quorem+0xec>
 80227ee:	4629      	mov	r1, r5
 80227f0:	2000      	movs	r0, #0
 80227f2:	f858 2b04 	ldr.w	r2, [r8], #4
 80227f6:	f8d1 c000 	ldr.w	ip, [r1]
 80227fa:	fa1f fe82 	uxth.w	lr, r2
 80227fe:	fa1f f38c 	uxth.w	r3, ip
 8022802:	eba3 030e 	sub.w	r3, r3, lr
 8022806:	4403      	add	r3, r0
 8022808:	0c12      	lsrs	r2, r2, #16
 802280a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 802280e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8022812:	b29b      	uxth	r3, r3
 8022814:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8022818:	45c1      	cmp	r9, r8
 802281a:	f841 3b04 	str.w	r3, [r1], #4
 802281e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8022822:	d2e6      	bcs.n	80227f2 <quorem+0xa4>
 8022824:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8022828:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 802282c:	b922      	cbnz	r2, 8022838 <quorem+0xea>
 802282e:	3b04      	subs	r3, #4
 8022830:	429d      	cmp	r5, r3
 8022832:	461a      	mov	r2, r3
 8022834:	d30b      	bcc.n	802284e <quorem+0x100>
 8022836:	613c      	str	r4, [r7, #16]
 8022838:	3601      	adds	r6, #1
 802283a:	4630      	mov	r0, r6
 802283c:	b003      	add	sp, #12
 802283e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8022842:	6812      	ldr	r2, [r2, #0]
 8022844:	3b04      	subs	r3, #4
 8022846:	2a00      	cmp	r2, #0
 8022848:	d1cb      	bne.n	80227e2 <quorem+0x94>
 802284a:	3c01      	subs	r4, #1
 802284c:	e7c6      	b.n	80227dc <quorem+0x8e>
 802284e:	6812      	ldr	r2, [r2, #0]
 8022850:	3b04      	subs	r3, #4
 8022852:	2a00      	cmp	r2, #0
 8022854:	d1ef      	bne.n	8022836 <quorem+0xe8>
 8022856:	3c01      	subs	r4, #1
 8022858:	e7ea      	b.n	8022830 <quorem+0xe2>
 802285a:	2000      	movs	r0, #0
 802285c:	e7ee      	b.n	802283c <quorem+0xee>
	...

08022860 <_dtoa_r>:
 8022860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022864:	69c7      	ldr	r7, [r0, #28]
 8022866:	b097      	sub	sp, #92	@ 0x5c
 8022868:	ed8d 0b04 	vstr	d0, [sp, #16]
 802286c:	ec55 4b10 	vmov	r4, r5, d0
 8022870:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8022872:	9107      	str	r1, [sp, #28]
 8022874:	4681      	mov	r9, r0
 8022876:	920c      	str	r2, [sp, #48]	@ 0x30
 8022878:	9311      	str	r3, [sp, #68]	@ 0x44
 802287a:	b97f      	cbnz	r7, 802289c <_dtoa_r+0x3c>
 802287c:	2010      	movs	r0, #16
 802287e:	f000 fe09 	bl	8023494 <malloc>
 8022882:	4602      	mov	r2, r0
 8022884:	f8c9 001c 	str.w	r0, [r9, #28]
 8022888:	b920      	cbnz	r0, 8022894 <_dtoa_r+0x34>
 802288a:	4ba9      	ldr	r3, [pc, #676]	@ (8022b30 <_dtoa_r+0x2d0>)
 802288c:	21ef      	movs	r1, #239	@ 0xef
 802288e:	48a9      	ldr	r0, [pc, #676]	@ (8022b34 <_dtoa_r+0x2d4>)
 8022890:	f001 fc3a 	bl	8024108 <__assert_func>
 8022894:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8022898:	6007      	str	r7, [r0, #0]
 802289a:	60c7      	str	r7, [r0, #12]
 802289c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80228a0:	6819      	ldr	r1, [r3, #0]
 80228a2:	b159      	cbz	r1, 80228bc <_dtoa_r+0x5c>
 80228a4:	685a      	ldr	r2, [r3, #4]
 80228a6:	604a      	str	r2, [r1, #4]
 80228a8:	2301      	movs	r3, #1
 80228aa:	4093      	lsls	r3, r2
 80228ac:	608b      	str	r3, [r1, #8]
 80228ae:	4648      	mov	r0, r9
 80228b0:	f000 fee6 	bl	8023680 <_Bfree>
 80228b4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80228b8:	2200      	movs	r2, #0
 80228ba:	601a      	str	r2, [r3, #0]
 80228bc:	1e2b      	subs	r3, r5, #0
 80228be:	bfb9      	ittee	lt
 80228c0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80228c4:	9305      	strlt	r3, [sp, #20]
 80228c6:	2300      	movge	r3, #0
 80228c8:	6033      	strge	r3, [r6, #0]
 80228ca:	9f05      	ldr	r7, [sp, #20]
 80228cc:	4b9a      	ldr	r3, [pc, #616]	@ (8022b38 <_dtoa_r+0x2d8>)
 80228ce:	bfbc      	itt	lt
 80228d0:	2201      	movlt	r2, #1
 80228d2:	6032      	strlt	r2, [r6, #0]
 80228d4:	43bb      	bics	r3, r7
 80228d6:	d112      	bne.n	80228fe <_dtoa_r+0x9e>
 80228d8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80228da:	f242 730f 	movw	r3, #9999	@ 0x270f
 80228de:	6013      	str	r3, [r2, #0]
 80228e0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80228e4:	4323      	orrs	r3, r4
 80228e6:	f000 855a 	beq.w	802339e <_dtoa_r+0xb3e>
 80228ea:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80228ec:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8022b4c <_dtoa_r+0x2ec>
 80228f0:	2b00      	cmp	r3, #0
 80228f2:	f000 855c 	beq.w	80233ae <_dtoa_r+0xb4e>
 80228f6:	f10a 0303 	add.w	r3, sl, #3
 80228fa:	f000 bd56 	b.w	80233aa <_dtoa_r+0xb4a>
 80228fe:	ed9d 7b04 	vldr	d7, [sp, #16]
 8022902:	2200      	movs	r2, #0
 8022904:	ec51 0b17 	vmov	r0, r1, d7
 8022908:	2300      	movs	r3, #0
 802290a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 802290e:	f7de f8db 	bl	8000ac8 <__aeabi_dcmpeq>
 8022912:	4680      	mov	r8, r0
 8022914:	b158      	cbz	r0, 802292e <_dtoa_r+0xce>
 8022916:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8022918:	2301      	movs	r3, #1
 802291a:	6013      	str	r3, [r2, #0]
 802291c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 802291e:	b113      	cbz	r3, 8022926 <_dtoa_r+0xc6>
 8022920:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8022922:	4b86      	ldr	r3, [pc, #536]	@ (8022b3c <_dtoa_r+0x2dc>)
 8022924:	6013      	str	r3, [r2, #0]
 8022926:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8022b50 <_dtoa_r+0x2f0>
 802292a:	f000 bd40 	b.w	80233ae <_dtoa_r+0xb4e>
 802292e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8022932:	aa14      	add	r2, sp, #80	@ 0x50
 8022934:	a915      	add	r1, sp, #84	@ 0x54
 8022936:	4648      	mov	r0, r9
 8022938:	f001 f984 	bl	8023c44 <__d2b>
 802293c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8022940:	9002      	str	r0, [sp, #8]
 8022942:	2e00      	cmp	r6, #0
 8022944:	d078      	beq.n	8022a38 <_dtoa_r+0x1d8>
 8022946:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8022948:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 802294c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8022950:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8022954:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8022958:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 802295c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8022960:	4619      	mov	r1, r3
 8022962:	2200      	movs	r2, #0
 8022964:	4b76      	ldr	r3, [pc, #472]	@ (8022b40 <_dtoa_r+0x2e0>)
 8022966:	f7dd fc8f 	bl	8000288 <__aeabi_dsub>
 802296a:	a36b      	add	r3, pc, #428	@ (adr r3, 8022b18 <_dtoa_r+0x2b8>)
 802296c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022970:	f7dd fe42 	bl	80005f8 <__aeabi_dmul>
 8022974:	a36a      	add	r3, pc, #424	@ (adr r3, 8022b20 <_dtoa_r+0x2c0>)
 8022976:	e9d3 2300 	ldrd	r2, r3, [r3]
 802297a:	f7dd fc87 	bl	800028c <__adddf3>
 802297e:	4604      	mov	r4, r0
 8022980:	4630      	mov	r0, r6
 8022982:	460d      	mov	r5, r1
 8022984:	f7dd fdce 	bl	8000524 <__aeabi_i2d>
 8022988:	a367      	add	r3, pc, #412	@ (adr r3, 8022b28 <_dtoa_r+0x2c8>)
 802298a:	e9d3 2300 	ldrd	r2, r3, [r3]
 802298e:	f7dd fe33 	bl	80005f8 <__aeabi_dmul>
 8022992:	4602      	mov	r2, r0
 8022994:	460b      	mov	r3, r1
 8022996:	4620      	mov	r0, r4
 8022998:	4629      	mov	r1, r5
 802299a:	f7dd fc77 	bl	800028c <__adddf3>
 802299e:	4604      	mov	r4, r0
 80229a0:	460d      	mov	r5, r1
 80229a2:	f7de f8d9 	bl	8000b58 <__aeabi_d2iz>
 80229a6:	2200      	movs	r2, #0
 80229a8:	4607      	mov	r7, r0
 80229aa:	2300      	movs	r3, #0
 80229ac:	4620      	mov	r0, r4
 80229ae:	4629      	mov	r1, r5
 80229b0:	f7de f894 	bl	8000adc <__aeabi_dcmplt>
 80229b4:	b140      	cbz	r0, 80229c8 <_dtoa_r+0x168>
 80229b6:	4638      	mov	r0, r7
 80229b8:	f7dd fdb4 	bl	8000524 <__aeabi_i2d>
 80229bc:	4622      	mov	r2, r4
 80229be:	462b      	mov	r3, r5
 80229c0:	f7de f882 	bl	8000ac8 <__aeabi_dcmpeq>
 80229c4:	b900      	cbnz	r0, 80229c8 <_dtoa_r+0x168>
 80229c6:	3f01      	subs	r7, #1
 80229c8:	2f16      	cmp	r7, #22
 80229ca:	d852      	bhi.n	8022a72 <_dtoa_r+0x212>
 80229cc:	4b5d      	ldr	r3, [pc, #372]	@ (8022b44 <_dtoa_r+0x2e4>)
 80229ce:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80229d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80229d6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80229da:	f7de f87f 	bl	8000adc <__aeabi_dcmplt>
 80229de:	2800      	cmp	r0, #0
 80229e0:	d049      	beq.n	8022a76 <_dtoa_r+0x216>
 80229e2:	3f01      	subs	r7, #1
 80229e4:	2300      	movs	r3, #0
 80229e6:	9310      	str	r3, [sp, #64]	@ 0x40
 80229e8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80229ea:	1b9b      	subs	r3, r3, r6
 80229ec:	1e5a      	subs	r2, r3, #1
 80229ee:	bf45      	ittet	mi
 80229f0:	f1c3 0301 	rsbmi	r3, r3, #1
 80229f4:	9300      	strmi	r3, [sp, #0]
 80229f6:	2300      	movpl	r3, #0
 80229f8:	2300      	movmi	r3, #0
 80229fa:	9206      	str	r2, [sp, #24]
 80229fc:	bf54      	ite	pl
 80229fe:	9300      	strpl	r3, [sp, #0]
 8022a00:	9306      	strmi	r3, [sp, #24]
 8022a02:	2f00      	cmp	r7, #0
 8022a04:	db39      	blt.n	8022a7a <_dtoa_r+0x21a>
 8022a06:	9b06      	ldr	r3, [sp, #24]
 8022a08:	970d      	str	r7, [sp, #52]	@ 0x34
 8022a0a:	443b      	add	r3, r7
 8022a0c:	9306      	str	r3, [sp, #24]
 8022a0e:	2300      	movs	r3, #0
 8022a10:	9308      	str	r3, [sp, #32]
 8022a12:	9b07      	ldr	r3, [sp, #28]
 8022a14:	2b09      	cmp	r3, #9
 8022a16:	d863      	bhi.n	8022ae0 <_dtoa_r+0x280>
 8022a18:	2b05      	cmp	r3, #5
 8022a1a:	bfc4      	itt	gt
 8022a1c:	3b04      	subgt	r3, #4
 8022a1e:	9307      	strgt	r3, [sp, #28]
 8022a20:	9b07      	ldr	r3, [sp, #28]
 8022a22:	f1a3 0302 	sub.w	r3, r3, #2
 8022a26:	bfcc      	ite	gt
 8022a28:	2400      	movgt	r4, #0
 8022a2a:	2401      	movle	r4, #1
 8022a2c:	2b03      	cmp	r3, #3
 8022a2e:	d863      	bhi.n	8022af8 <_dtoa_r+0x298>
 8022a30:	e8df f003 	tbb	[pc, r3]
 8022a34:	2b375452 	.word	0x2b375452
 8022a38:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8022a3c:	441e      	add	r6, r3
 8022a3e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8022a42:	2b20      	cmp	r3, #32
 8022a44:	bfc1      	itttt	gt
 8022a46:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8022a4a:	409f      	lslgt	r7, r3
 8022a4c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8022a50:	fa24 f303 	lsrgt.w	r3, r4, r3
 8022a54:	bfd6      	itet	le
 8022a56:	f1c3 0320 	rsble	r3, r3, #32
 8022a5a:	ea47 0003 	orrgt.w	r0, r7, r3
 8022a5e:	fa04 f003 	lslle.w	r0, r4, r3
 8022a62:	f7dd fd4f 	bl	8000504 <__aeabi_ui2d>
 8022a66:	2201      	movs	r2, #1
 8022a68:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8022a6c:	3e01      	subs	r6, #1
 8022a6e:	9212      	str	r2, [sp, #72]	@ 0x48
 8022a70:	e776      	b.n	8022960 <_dtoa_r+0x100>
 8022a72:	2301      	movs	r3, #1
 8022a74:	e7b7      	b.n	80229e6 <_dtoa_r+0x186>
 8022a76:	9010      	str	r0, [sp, #64]	@ 0x40
 8022a78:	e7b6      	b.n	80229e8 <_dtoa_r+0x188>
 8022a7a:	9b00      	ldr	r3, [sp, #0]
 8022a7c:	1bdb      	subs	r3, r3, r7
 8022a7e:	9300      	str	r3, [sp, #0]
 8022a80:	427b      	negs	r3, r7
 8022a82:	9308      	str	r3, [sp, #32]
 8022a84:	2300      	movs	r3, #0
 8022a86:	930d      	str	r3, [sp, #52]	@ 0x34
 8022a88:	e7c3      	b.n	8022a12 <_dtoa_r+0x1b2>
 8022a8a:	2301      	movs	r3, #1
 8022a8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8022a8e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8022a90:	eb07 0b03 	add.w	fp, r7, r3
 8022a94:	f10b 0301 	add.w	r3, fp, #1
 8022a98:	2b01      	cmp	r3, #1
 8022a9a:	9303      	str	r3, [sp, #12]
 8022a9c:	bfb8      	it	lt
 8022a9e:	2301      	movlt	r3, #1
 8022aa0:	e006      	b.n	8022ab0 <_dtoa_r+0x250>
 8022aa2:	2301      	movs	r3, #1
 8022aa4:	9309      	str	r3, [sp, #36]	@ 0x24
 8022aa6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8022aa8:	2b00      	cmp	r3, #0
 8022aaa:	dd28      	ble.n	8022afe <_dtoa_r+0x29e>
 8022aac:	469b      	mov	fp, r3
 8022aae:	9303      	str	r3, [sp, #12]
 8022ab0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8022ab4:	2100      	movs	r1, #0
 8022ab6:	2204      	movs	r2, #4
 8022ab8:	f102 0514 	add.w	r5, r2, #20
 8022abc:	429d      	cmp	r5, r3
 8022abe:	d926      	bls.n	8022b0e <_dtoa_r+0x2ae>
 8022ac0:	6041      	str	r1, [r0, #4]
 8022ac2:	4648      	mov	r0, r9
 8022ac4:	f000 fd9c 	bl	8023600 <_Balloc>
 8022ac8:	4682      	mov	sl, r0
 8022aca:	2800      	cmp	r0, #0
 8022acc:	d142      	bne.n	8022b54 <_dtoa_r+0x2f4>
 8022ace:	4b1e      	ldr	r3, [pc, #120]	@ (8022b48 <_dtoa_r+0x2e8>)
 8022ad0:	4602      	mov	r2, r0
 8022ad2:	f240 11af 	movw	r1, #431	@ 0x1af
 8022ad6:	e6da      	b.n	802288e <_dtoa_r+0x2e>
 8022ad8:	2300      	movs	r3, #0
 8022ada:	e7e3      	b.n	8022aa4 <_dtoa_r+0x244>
 8022adc:	2300      	movs	r3, #0
 8022ade:	e7d5      	b.n	8022a8c <_dtoa_r+0x22c>
 8022ae0:	2401      	movs	r4, #1
 8022ae2:	2300      	movs	r3, #0
 8022ae4:	9307      	str	r3, [sp, #28]
 8022ae6:	9409      	str	r4, [sp, #36]	@ 0x24
 8022ae8:	f04f 3bff 	mov.w	fp, #4294967295
 8022aec:	2200      	movs	r2, #0
 8022aee:	f8cd b00c 	str.w	fp, [sp, #12]
 8022af2:	2312      	movs	r3, #18
 8022af4:	920c      	str	r2, [sp, #48]	@ 0x30
 8022af6:	e7db      	b.n	8022ab0 <_dtoa_r+0x250>
 8022af8:	2301      	movs	r3, #1
 8022afa:	9309      	str	r3, [sp, #36]	@ 0x24
 8022afc:	e7f4      	b.n	8022ae8 <_dtoa_r+0x288>
 8022afe:	f04f 0b01 	mov.w	fp, #1
 8022b02:	f8cd b00c 	str.w	fp, [sp, #12]
 8022b06:	465b      	mov	r3, fp
 8022b08:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8022b0c:	e7d0      	b.n	8022ab0 <_dtoa_r+0x250>
 8022b0e:	3101      	adds	r1, #1
 8022b10:	0052      	lsls	r2, r2, #1
 8022b12:	e7d1      	b.n	8022ab8 <_dtoa_r+0x258>
 8022b14:	f3af 8000 	nop.w
 8022b18:	636f4361 	.word	0x636f4361
 8022b1c:	3fd287a7 	.word	0x3fd287a7
 8022b20:	8b60c8b3 	.word	0x8b60c8b3
 8022b24:	3fc68a28 	.word	0x3fc68a28
 8022b28:	509f79fb 	.word	0x509f79fb
 8022b2c:	3fd34413 	.word	0x3fd34413
 8022b30:	08027219 	.word	0x08027219
 8022b34:	08027230 	.word	0x08027230
 8022b38:	7ff00000 	.word	0x7ff00000
 8022b3c:	080271e9 	.word	0x080271e9
 8022b40:	3ff80000 	.word	0x3ff80000
 8022b44:	08027380 	.word	0x08027380
 8022b48:	08027288 	.word	0x08027288
 8022b4c:	08027215 	.word	0x08027215
 8022b50:	080271e8 	.word	0x080271e8
 8022b54:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8022b58:	6018      	str	r0, [r3, #0]
 8022b5a:	9b03      	ldr	r3, [sp, #12]
 8022b5c:	2b0e      	cmp	r3, #14
 8022b5e:	f200 80a1 	bhi.w	8022ca4 <_dtoa_r+0x444>
 8022b62:	2c00      	cmp	r4, #0
 8022b64:	f000 809e 	beq.w	8022ca4 <_dtoa_r+0x444>
 8022b68:	2f00      	cmp	r7, #0
 8022b6a:	dd33      	ble.n	8022bd4 <_dtoa_r+0x374>
 8022b6c:	4b9c      	ldr	r3, [pc, #624]	@ (8022de0 <_dtoa_r+0x580>)
 8022b6e:	f007 020f 	and.w	r2, r7, #15
 8022b72:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8022b76:	ed93 7b00 	vldr	d7, [r3]
 8022b7a:	05f8      	lsls	r0, r7, #23
 8022b7c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8022b80:	ea4f 1427 	mov.w	r4, r7, asr #4
 8022b84:	d516      	bpl.n	8022bb4 <_dtoa_r+0x354>
 8022b86:	4b97      	ldr	r3, [pc, #604]	@ (8022de4 <_dtoa_r+0x584>)
 8022b88:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8022b8c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8022b90:	f7dd fe5c 	bl	800084c <__aeabi_ddiv>
 8022b94:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8022b98:	f004 040f 	and.w	r4, r4, #15
 8022b9c:	2603      	movs	r6, #3
 8022b9e:	4d91      	ldr	r5, [pc, #580]	@ (8022de4 <_dtoa_r+0x584>)
 8022ba0:	b954      	cbnz	r4, 8022bb8 <_dtoa_r+0x358>
 8022ba2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8022ba6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8022baa:	f7dd fe4f 	bl	800084c <__aeabi_ddiv>
 8022bae:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8022bb2:	e028      	b.n	8022c06 <_dtoa_r+0x3a6>
 8022bb4:	2602      	movs	r6, #2
 8022bb6:	e7f2      	b.n	8022b9e <_dtoa_r+0x33e>
 8022bb8:	07e1      	lsls	r1, r4, #31
 8022bba:	d508      	bpl.n	8022bce <_dtoa_r+0x36e>
 8022bbc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8022bc0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8022bc4:	f7dd fd18 	bl	80005f8 <__aeabi_dmul>
 8022bc8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8022bcc:	3601      	adds	r6, #1
 8022bce:	1064      	asrs	r4, r4, #1
 8022bd0:	3508      	adds	r5, #8
 8022bd2:	e7e5      	b.n	8022ba0 <_dtoa_r+0x340>
 8022bd4:	f000 80af 	beq.w	8022d36 <_dtoa_r+0x4d6>
 8022bd8:	427c      	negs	r4, r7
 8022bda:	4b81      	ldr	r3, [pc, #516]	@ (8022de0 <_dtoa_r+0x580>)
 8022bdc:	4d81      	ldr	r5, [pc, #516]	@ (8022de4 <_dtoa_r+0x584>)
 8022bde:	f004 020f 	and.w	r2, r4, #15
 8022be2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8022be6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022bea:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8022bee:	f7dd fd03 	bl	80005f8 <__aeabi_dmul>
 8022bf2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8022bf6:	1124      	asrs	r4, r4, #4
 8022bf8:	2300      	movs	r3, #0
 8022bfa:	2602      	movs	r6, #2
 8022bfc:	2c00      	cmp	r4, #0
 8022bfe:	f040 808f 	bne.w	8022d20 <_dtoa_r+0x4c0>
 8022c02:	2b00      	cmp	r3, #0
 8022c04:	d1d3      	bne.n	8022bae <_dtoa_r+0x34e>
 8022c06:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8022c08:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8022c0c:	2b00      	cmp	r3, #0
 8022c0e:	f000 8094 	beq.w	8022d3a <_dtoa_r+0x4da>
 8022c12:	4b75      	ldr	r3, [pc, #468]	@ (8022de8 <_dtoa_r+0x588>)
 8022c14:	2200      	movs	r2, #0
 8022c16:	4620      	mov	r0, r4
 8022c18:	4629      	mov	r1, r5
 8022c1a:	f7dd ff5f 	bl	8000adc <__aeabi_dcmplt>
 8022c1e:	2800      	cmp	r0, #0
 8022c20:	f000 808b 	beq.w	8022d3a <_dtoa_r+0x4da>
 8022c24:	9b03      	ldr	r3, [sp, #12]
 8022c26:	2b00      	cmp	r3, #0
 8022c28:	f000 8087 	beq.w	8022d3a <_dtoa_r+0x4da>
 8022c2c:	f1bb 0f00 	cmp.w	fp, #0
 8022c30:	dd34      	ble.n	8022c9c <_dtoa_r+0x43c>
 8022c32:	4620      	mov	r0, r4
 8022c34:	4b6d      	ldr	r3, [pc, #436]	@ (8022dec <_dtoa_r+0x58c>)
 8022c36:	2200      	movs	r2, #0
 8022c38:	4629      	mov	r1, r5
 8022c3a:	f7dd fcdd 	bl	80005f8 <__aeabi_dmul>
 8022c3e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8022c42:	f107 38ff 	add.w	r8, r7, #4294967295
 8022c46:	3601      	adds	r6, #1
 8022c48:	465c      	mov	r4, fp
 8022c4a:	4630      	mov	r0, r6
 8022c4c:	f7dd fc6a 	bl	8000524 <__aeabi_i2d>
 8022c50:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8022c54:	f7dd fcd0 	bl	80005f8 <__aeabi_dmul>
 8022c58:	4b65      	ldr	r3, [pc, #404]	@ (8022df0 <_dtoa_r+0x590>)
 8022c5a:	2200      	movs	r2, #0
 8022c5c:	f7dd fb16 	bl	800028c <__adddf3>
 8022c60:	4605      	mov	r5, r0
 8022c62:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8022c66:	2c00      	cmp	r4, #0
 8022c68:	d16a      	bne.n	8022d40 <_dtoa_r+0x4e0>
 8022c6a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8022c6e:	4b61      	ldr	r3, [pc, #388]	@ (8022df4 <_dtoa_r+0x594>)
 8022c70:	2200      	movs	r2, #0
 8022c72:	f7dd fb09 	bl	8000288 <__aeabi_dsub>
 8022c76:	4602      	mov	r2, r0
 8022c78:	460b      	mov	r3, r1
 8022c7a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8022c7e:	462a      	mov	r2, r5
 8022c80:	4633      	mov	r3, r6
 8022c82:	f7dd ff49 	bl	8000b18 <__aeabi_dcmpgt>
 8022c86:	2800      	cmp	r0, #0
 8022c88:	f040 8298 	bne.w	80231bc <_dtoa_r+0x95c>
 8022c8c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8022c90:	462a      	mov	r2, r5
 8022c92:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8022c96:	f7dd ff21 	bl	8000adc <__aeabi_dcmplt>
 8022c9a:	bb38      	cbnz	r0, 8022cec <_dtoa_r+0x48c>
 8022c9c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8022ca0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8022ca4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8022ca6:	2b00      	cmp	r3, #0
 8022ca8:	f2c0 8157 	blt.w	8022f5a <_dtoa_r+0x6fa>
 8022cac:	2f0e      	cmp	r7, #14
 8022cae:	f300 8154 	bgt.w	8022f5a <_dtoa_r+0x6fa>
 8022cb2:	4b4b      	ldr	r3, [pc, #300]	@ (8022de0 <_dtoa_r+0x580>)
 8022cb4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8022cb8:	ed93 7b00 	vldr	d7, [r3]
 8022cbc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8022cbe:	2b00      	cmp	r3, #0
 8022cc0:	ed8d 7b00 	vstr	d7, [sp]
 8022cc4:	f280 80e5 	bge.w	8022e92 <_dtoa_r+0x632>
 8022cc8:	9b03      	ldr	r3, [sp, #12]
 8022cca:	2b00      	cmp	r3, #0
 8022ccc:	f300 80e1 	bgt.w	8022e92 <_dtoa_r+0x632>
 8022cd0:	d10c      	bne.n	8022cec <_dtoa_r+0x48c>
 8022cd2:	4b48      	ldr	r3, [pc, #288]	@ (8022df4 <_dtoa_r+0x594>)
 8022cd4:	2200      	movs	r2, #0
 8022cd6:	ec51 0b17 	vmov	r0, r1, d7
 8022cda:	f7dd fc8d 	bl	80005f8 <__aeabi_dmul>
 8022cde:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8022ce2:	f7dd ff0f 	bl	8000b04 <__aeabi_dcmpge>
 8022ce6:	2800      	cmp	r0, #0
 8022ce8:	f000 8266 	beq.w	80231b8 <_dtoa_r+0x958>
 8022cec:	2400      	movs	r4, #0
 8022cee:	4625      	mov	r5, r4
 8022cf0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8022cf2:	4656      	mov	r6, sl
 8022cf4:	ea6f 0803 	mvn.w	r8, r3
 8022cf8:	2700      	movs	r7, #0
 8022cfa:	4621      	mov	r1, r4
 8022cfc:	4648      	mov	r0, r9
 8022cfe:	f000 fcbf 	bl	8023680 <_Bfree>
 8022d02:	2d00      	cmp	r5, #0
 8022d04:	f000 80bd 	beq.w	8022e82 <_dtoa_r+0x622>
 8022d08:	b12f      	cbz	r7, 8022d16 <_dtoa_r+0x4b6>
 8022d0a:	42af      	cmp	r7, r5
 8022d0c:	d003      	beq.n	8022d16 <_dtoa_r+0x4b6>
 8022d0e:	4639      	mov	r1, r7
 8022d10:	4648      	mov	r0, r9
 8022d12:	f000 fcb5 	bl	8023680 <_Bfree>
 8022d16:	4629      	mov	r1, r5
 8022d18:	4648      	mov	r0, r9
 8022d1a:	f000 fcb1 	bl	8023680 <_Bfree>
 8022d1e:	e0b0      	b.n	8022e82 <_dtoa_r+0x622>
 8022d20:	07e2      	lsls	r2, r4, #31
 8022d22:	d505      	bpl.n	8022d30 <_dtoa_r+0x4d0>
 8022d24:	e9d5 2300 	ldrd	r2, r3, [r5]
 8022d28:	f7dd fc66 	bl	80005f8 <__aeabi_dmul>
 8022d2c:	3601      	adds	r6, #1
 8022d2e:	2301      	movs	r3, #1
 8022d30:	1064      	asrs	r4, r4, #1
 8022d32:	3508      	adds	r5, #8
 8022d34:	e762      	b.n	8022bfc <_dtoa_r+0x39c>
 8022d36:	2602      	movs	r6, #2
 8022d38:	e765      	b.n	8022c06 <_dtoa_r+0x3a6>
 8022d3a:	9c03      	ldr	r4, [sp, #12]
 8022d3c:	46b8      	mov	r8, r7
 8022d3e:	e784      	b.n	8022c4a <_dtoa_r+0x3ea>
 8022d40:	4b27      	ldr	r3, [pc, #156]	@ (8022de0 <_dtoa_r+0x580>)
 8022d42:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8022d44:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8022d48:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8022d4c:	4454      	add	r4, sl
 8022d4e:	2900      	cmp	r1, #0
 8022d50:	d054      	beq.n	8022dfc <_dtoa_r+0x59c>
 8022d52:	4929      	ldr	r1, [pc, #164]	@ (8022df8 <_dtoa_r+0x598>)
 8022d54:	2000      	movs	r0, #0
 8022d56:	f7dd fd79 	bl	800084c <__aeabi_ddiv>
 8022d5a:	4633      	mov	r3, r6
 8022d5c:	462a      	mov	r2, r5
 8022d5e:	f7dd fa93 	bl	8000288 <__aeabi_dsub>
 8022d62:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8022d66:	4656      	mov	r6, sl
 8022d68:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8022d6c:	f7dd fef4 	bl	8000b58 <__aeabi_d2iz>
 8022d70:	4605      	mov	r5, r0
 8022d72:	f7dd fbd7 	bl	8000524 <__aeabi_i2d>
 8022d76:	4602      	mov	r2, r0
 8022d78:	460b      	mov	r3, r1
 8022d7a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8022d7e:	f7dd fa83 	bl	8000288 <__aeabi_dsub>
 8022d82:	3530      	adds	r5, #48	@ 0x30
 8022d84:	4602      	mov	r2, r0
 8022d86:	460b      	mov	r3, r1
 8022d88:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8022d8c:	f806 5b01 	strb.w	r5, [r6], #1
 8022d90:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8022d94:	f7dd fea2 	bl	8000adc <__aeabi_dcmplt>
 8022d98:	2800      	cmp	r0, #0
 8022d9a:	d172      	bne.n	8022e82 <_dtoa_r+0x622>
 8022d9c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8022da0:	4911      	ldr	r1, [pc, #68]	@ (8022de8 <_dtoa_r+0x588>)
 8022da2:	2000      	movs	r0, #0
 8022da4:	f7dd fa70 	bl	8000288 <__aeabi_dsub>
 8022da8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8022dac:	f7dd fe96 	bl	8000adc <__aeabi_dcmplt>
 8022db0:	2800      	cmp	r0, #0
 8022db2:	f040 80b4 	bne.w	8022f1e <_dtoa_r+0x6be>
 8022db6:	42a6      	cmp	r6, r4
 8022db8:	f43f af70 	beq.w	8022c9c <_dtoa_r+0x43c>
 8022dbc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8022dc0:	4b0a      	ldr	r3, [pc, #40]	@ (8022dec <_dtoa_r+0x58c>)
 8022dc2:	2200      	movs	r2, #0
 8022dc4:	f7dd fc18 	bl	80005f8 <__aeabi_dmul>
 8022dc8:	4b08      	ldr	r3, [pc, #32]	@ (8022dec <_dtoa_r+0x58c>)
 8022dca:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8022dce:	2200      	movs	r2, #0
 8022dd0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8022dd4:	f7dd fc10 	bl	80005f8 <__aeabi_dmul>
 8022dd8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8022ddc:	e7c4      	b.n	8022d68 <_dtoa_r+0x508>
 8022dde:	bf00      	nop
 8022de0:	08027380 	.word	0x08027380
 8022de4:	08027358 	.word	0x08027358
 8022de8:	3ff00000 	.word	0x3ff00000
 8022dec:	40240000 	.word	0x40240000
 8022df0:	401c0000 	.word	0x401c0000
 8022df4:	40140000 	.word	0x40140000
 8022df8:	3fe00000 	.word	0x3fe00000
 8022dfc:	4631      	mov	r1, r6
 8022dfe:	4628      	mov	r0, r5
 8022e00:	f7dd fbfa 	bl	80005f8 <__aeabi_dmul>
 8022e04:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8022e08:	9413      	str	r4, [sp, #76]	@ 0x4c
 8022e0a:	4656      	mov	r6, sl
 8022e0c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8022e10:	f7dd fea2 	bl	8000b58 <__aeabi_d2iz>
 8022e14:	4605      	mov	r5, r0
 8022e16:	f7dd fb85 	bl	8000524 <__aeabi_i2d>
 8022e1a:	4602      	mov	r2, r0
 8022e1c:	460b      	mov	r3, r1
 8022e1e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8022e22:	f7dd fa31 	bl	8000288 <__aeabi_dsub>
 8022e26:	3530      	adds	r5, #48	@ 0x30
 8022e28:	f806 5b01 	strb.w	r5, [r6], #1
 8022e2c:	4602      	mov	r2, r0
 8022e2e:	460b      	mov	r3, r1
 8022e30:	42a6      	cmp	r6, r4
 8022e32:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8022e36:	f04f 0200 	mov.w	r2, #0
 8022e3a:	d124      	bne.n	8022e86 <_dtoa_r+0x626>
 8022e3c:	4baf      	ldr	r3, [pc, #700]	@ (80230fc <_dtoa_r+0x89c>)
 8022e3e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8022e42:	f7dd fa23 	bl	800028c <__adddf3>
 8022e46:	4602      	mov	r2, r0
 8022e48:	460b      	mov	r3, r1
 8022e4a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8022e4e:	f7dd fe63 	bl	8000b18 <__aeabi_dcmpgt>
 8022e52:	2800      	cmp	r0, #0
 8022e54:	d163      	bne.n	8022f1e <_dtoa_r+0x6be>
 8022e56:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8022e5a:	49a8      	ldr	r1, [pc, #672]	@ (80230fc <_dtoa_r+0x89c>)
 8022e5c:	2000      	movs	r0, #0
 8022e5e:	f7dd fa13 	bl	8000288 <__aeabi_dsub>
 8022e62:	4602      	mov	r2, r0
 8022e64:	460b      	mov	r3, r1
 8022e66:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8022e6a:	f7dd fe37 	bl	8000adc <__aeabi_dcmplt>
 8022e6e:	2800      	cmp	r0, #0
 8022e70:	f43f af14 	beq.w	8022c9c <_dtoa_r+0x43c>
 8022e74:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8022e76:	1e73      	subs	r3, r6, #1
 8022e78:	9313      	str	r3, [sp, #76]	@ 0x4c
 8022e7a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8022e7e:	2b30      	cmp	r3, #48	@ 0x30
 8022e80:	d0f8      	beq.n	8022e74 <_dtoa_r+0x614>
 8022e82:	4647      	mov	r7, r8
 8022e84:	e03b      	b.n	8022efe <_dtoa_r+0x69e>
 8022e86:	4b9e      	ldr	r3, [pc, #632]	@ (8023100 <_dtoa_r+0x8a0>)
 8022e88:	f7dd fbb6 	bl	80005f8 <__aeabi_dmul>
 8022e8c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8022e90:	e7bc      	b.n	8022e0c <_dtoa_r+0x5ac>
 8022e92:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8022e96:	4656      	mov	r6, sl
 8022e98:	e9dd 2300 	ldrd	r2, r3, [sp]
 8022e9c:	4620      	mov	r0, r4
 8022e9e:	4629      	mov	r1, r5
 8022ea0:	f7dd fcd4 	bl	800084c <__aeabi_ddiv>
 8022ea4:	f7dd fe58 	bl	8000b58 <__aeabi_d2iz>
 8022ea8:	4680      	mov	r8, r0
 8022eaa:	f7dd fb3b 	bl	8000524 <__aeabi_i2d>
 8022eae:	e9dd 2300 	ldrd	r2, r3, [sp]
 8022eb2:	f7dd fba1 	bl	80005f8 <__aeabi_dmul>
 8022eb6:	4602      	mov	r2, r0
 8022eb8:	460b      	mov	r3, r1
 8022eba:	4620      	mov	r0, r4
 8022ebc:	4629      	mov	r1, r5
 8022ebe:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8022ec2:	f7dd f9e1 	bl	8000288 <__aeabi_dsub>
 8022ec6:	f806 4b01 	strb.w	r4, [r6], #1
 8022eca:	9d03      	ldr	r5, [sp, #12]
 8022ecc:	eba6 040a 	sub.w	r4, r6, sl
 8022ed0:	42a5      	cmp	r5, r4
 8022ed2:	4602      	mov	r2, r0
 8022ed4:	460b      	mov	r3, r1
 8022ed6:	d133      	bne.n	8022f40 <_dtoa_r+0x6e0>
 8022ed8:	f7dd f9d8 	bl	800028c <__adddf3>
 8022edc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8022ee0:	4604      	mov	r4, r0
 8022ee2:	460d      	mov	r5, r1
 8022ee4:	f7dd fe18 	bl	8000b18 <__aeabi_dcmpgt>
 8022ee8:	b9c0      	cbnz	r0, 8022f1c <_dtoa_r+0x6bc>
 8022eea:	e9dd 2300 	ldrd	r2, r3, [sp]
 8022eee:	4620      	mov	r0, r4
 8022ef0:	4629      	mov	r1, r5
 8022ef2:	f7dd fde9 	bl	8000ac8 <__aeabi_dcmpeq>
 8022ef6:	b110      	cbz	r0, 8022efe <_dtoa_r+0x69e>
 8022ef8:	f018 0f01 	tst.w	r8, #1
 8022efc:	d10e      	bne.n	8022f1c <_dtoa_r+0x6bc>
 8022efe:	9902      	ldr	r1, [sp, #8]
 8022f00:	4648      	mov	r0, r9
 8022f02:	f000 fbbd 	bl	8023680 <_Bfree>
 8022f06:	2300      	movs	r3, #0
 8022f08:	7033      	strb	r3, [r6, #0]
 8022f0a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8022f0c:	3701      	adds	r7, #1
 8022f0e:	601f      	str	r7, [r3, #0]
 8022f10:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8022f12:	2b00      	cmp	r3, #0
 8022f14:	f000 824b 	beq.w	80233ae <_dtoa_r+0xb4e>
 8022f18:	601e      	str	r6, [r3, #0]
 8022f1a:	e248      	b.n	80233ae <_dtoa_r+0xb4e>
 8022f1c:	46b8      	mov	r8, r7
 8022f1e:	4633      	mov	r3, r6
 8022f20:	461e      	mov	r6, r3
 8022f22:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8022f26:	2a39      	cmp	r2, #57	@ 0x39
 8022f28:	d106      	bne.n	8022f38 <_dtoa_r+0x6d8>
 8022f2a:	459a      	cmp	sl, r3
 8022f2c:	d1f8      	bne.n	8022f20 <_dtoa_r+0x6c0>
 8022f2e:	2230      	movs	r2, #48	@ 0x30
 8022f30:	f108 0801 	add.w	r8, r8, #1
 8022f34:	f88a 2000 	strb.w	r2, [sl]
 8022f38:	781a      	ldrb	r2, [r3, #0]
 8022f3a:	3201      	adds	r2, #1
 8022f3c:	701a      	strb	r2, [r3, #0]
 8022f3e:	e7a0      	b.n	8022e82 <_dtoa_r+0x622>
 8022f40:	4b6f      	ldr	r3, [pc, #444]	@ (8023100 <_dtoa_r+0x8a0>)
 8022f42:	2200      	movs	r2, #0
 8022f44:	f7dd fb58 	bl	80005f8 <__aeabi_dmul>
 8022f48:	2200      	movs	r2, #0
 8022f4a:	2300      	movs	r3, #0
 8022f4c:	4604      	mov	r4, r0
 8022f4e:	460d      	mov	r5, r1
 8022f50:	f7dd fdba 	bl	8000ac8 <__aeabi_dcmpeq>
 8022f54:	2800      	cmp	r0, #0
 8022f56:	d09f      	beq.n	8022e98 <_dtoa_r+0x638>
 8022f58:	e7d1      	b.n	8022efe <_dtoa_r+0x69e>
 8022f5a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8022f5c:	2a00      	cmp	r2, #0
 8022f5e:	f000 80ea 	beq.w	8023136 <_dtoa_r+0x8d6>
 8022f62:	9a07      	ldr	r2, [sp, #28]
 8022f64:	2a01      	cmp	r2, #1
 8022f66:	f300 80cd 	bgt.w	8023104 <_dtoa_r+0x8a4>
 8022f6a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8022f6c:	2a00      	cmp	r2, #0
 8022f6e:	f000 80c1 	beq.w	80230f4 <_dtoa_r+0x894>
 8022f72:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8022f76:	9c08      	ldr	r4, [sp, #32]
 8022f78:	9e00      	ldr	r6, [sp, #0]
 8022f7a:	9a00      	ldr	r2, [sp, #0]
 8022f7c:	441a      	add	r2, r3
 8022f7e:	9200      	str	r2, [sp, #0]
 8022f80:	9a06      	ldr	r2, [sp, #24]
 8022f82:	2101      	movs	r1, #1
 8022f84:	441a      	add	r2, r3
 8022f86:	4648      	mov	r0, r9
 8022f88:	9206      	str	r2, [sp, #24]
 8022f8a:	f000 fc2d 	bl	80237e8 <__i2b>
 8022f8e:	4605      	mov	r5, r0
 8022f90:	b166      	cbz	r6, 8022fac <_dtoa_r+0x74c>
 8022f92:	9b06      	ldr	r3, [sp, #24]
 8022f94:	2b00      	cmp	r3, #0
 8022f96:	dd09      	ble.n	8022fac <_dtoa_r+0x74c>
 8022f98:	42b3      	cmp	r3, r6
 8022f9a:	9a00      	ldr	r2, [sp, #0]
 8022f9c:	bfa8      	it	ge
 8022f9e:	4633      	movge	r3, r6
 8022fa0:	1ad2      	subs	r2, r2, r3
 8022fa2:	9200      	str	r2, [sp, #0]
 8022fa4:	9a06      	ldr	r2, [sp, #24]
 8022fa6:	1af6      	subs	r6, r6, r3
 8022fa8:	1ad3      	subs	r3, r2, r3
 8022faa:	9306      	str	r3, [sp, #24]
 8022fac:	9b08      	ldr	r3, [sp, #32]
 8022fae:	b30b      	cbz	r3, 8022ff4 <_dtoa_r+0x794>
 8022fb0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8022fb2:	2b00      	cmp	r3, #0
 8022fb4:	f000 80c6 	beq.w	8023144 <_dtoa_r+0x8e4>
 8022fb8:	2c00      	cmp	r4, #0
 8022fba:	f000 80c0 	beq.w	802313e <_dtoa_r+0x8de>
 8022fbe:	4629      	mov	r1, r5
 8022fc0:	4622      	mov	r2, r4
 8022fc2:	4648      	mov	r0, r9
 8022fc4:	f000 fcc8 	bl	8023958 <__pow5mult>
 8022fc8:	9a02      	ldr	r2, [sp, #8]
 8022fca:	4601      	mov	r1, r0
 8022fcc:	4605      	mov	r5, r0
 8022fce:	4648      	mov	r0, r9
 8022fd0:	f000 fc20 	bl	8023814 <__multiply>
 8022fd4:	9902      	ldr	r1, [sp, #8]
 8022fd6:	4680      	mov	r8, r0
 8022fd8:	4648      	mov	r0, r9
 8022fda:	f000 fb51 	bl	8023680 <_Bfree>
 8022fde:	9b08      	ldr	r3, [sp, #32]
 8022fe0:	1b1b      	subs	r3, r3, r4
 8022fe2:	9308      	str	r3, [sp, #32]
 8022fe4:	f000 80b1 	beq.w	802314a <_dtoa_r+0x8ea>
 8022fe8:	9a08      	ldr	r2, [sp, #32]
 8022fea:	4641      	mov	r1, r8
 8022fec:	4648      	mov	r0, r9
 8022fee:	f000 fcb3 	bl	8023958 <__pow5mult>
 8022ff2:	9002      	str	r0, [sp, #8]
 8022ff4:	2101      	movs	r1, #1
 8022ff6:	4648      	mov	r0, r9
 8022ff8:	f000 fbf6 	bl	80237e8 <__i2b>
 8022ffc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8022ffe:	4604      	mov	r4, r0
 8023000:	2b00      	cmp	r3, #0
 8023002:	f000 81d8 	beq.w	80233b6 <_dtoa_r+0xb56>
 8023006:	461a      	mov	r2, r3
 8023008:	4601      	mov	r1, r0
 802300a:	4648      	mov	r0, r9
 802300c:	f000 fca4 	bl	8023958 <__pow5mult>
 8023010:	9b07      	ldr	r3, [sp, #28]
 8023012:	2b01      	cmp	r3, #1
 8023014:	4604      	mov	r4, r0
 8023016:	f300 809f 	bgt.w	8023158 <_dtoa_r+0x8f8>
 802301a:	9b04      	ldr	r3, [sp, #16]
 802301c:	2b00      	cmp	r3, #0
 802301e:	f040 8097 	bne.w	8023150 <_dtoa_r+0x8f0>
 8023022:	9b05      	ldr	r3, [sp, #20]
 8023024:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8023028:	2b00      	cmp	r3, #0
 802302a:	f040 8093 	bne.w	8023154 <_dtoa_r+0x8f4>
 802302e:	9b05      	ldr	r3, [sp, #20]
 8023030:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8023034:	0d1b      	lsrs	r3, r3, #20
 8023036:	051b      	lsls	r3, r3, #20
 8023038:	b133      	cbz	r3, 8023048 <_dtoa_r+0x7e8>
 802303a:	9b00      	ldr	r3, [sp, #0]
 802303c:	3301      	adds	r3, #1
 802303e:	9300      	str	r3, [sp, #0]
 8023040:	9b06      	ldr	r3, [sp, #24]
 8023042:	3301      	adds	r3, #1
 8023044:	9306      	str	r3, [sp, #24]
 8023046:	2301      	movs	r3, #1
 8023048:	9308      	str	r3, [sp, #32]
 802304a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 802304c:	2b00      	cmp	r3, #0
 802304e:	f000 81b8 	beq.w	80233c2 <_dtoa_r+0xb62>
 8023052:	6923      	ldr	r3, [r4, #16]
 8023054:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8023058:	6918      	ldr	r0, [r3, #16]
 802305a:	f000 fb79 	bl	8023750 <__hi0bits>
 802305e:	f1c0 0020 	rsb	r0, r0, #32
 8023062:	9b06      	ldr	r3, [sp, #24]
 8023064:	4418      	add	r0, r3
 8023066:	f010 001f 	ands.w	r0, r0, #31
 802306a:	f000 8082 	beq.w	8023172 <_dtoa_r+0x912>
 802306e:	f1c0 0320 	rsb	r3, r0, #32
 8023072:	2b04      	cmp	r3, #4
 8023074:	dd73      	ble.n	802315e <_dtoa_r+0x8fe>
 8023076:	9b00      	ldr	r3, [sp, #0]
 8023078:	f1c0 001c 	rsb	r0, r0, #28
 802307c:	4403      	add	r3, r0
 802307e:	9300      	str	r3, [sp, #0]
 8023080:	9b06      	ldr	r3, [sp, #24]
 8023082:	4403      	add	r3, r0
 8023084:	4406      	add	r6, r0
 8023086:	9306      	str	r3, [sp, #24]
 8023088:	9b00      	ldr	r3, [sp, #0]
 802308a:	2b00      	cmp	r3, #0
 802308c:	dd05      	ble.n	802309a <_dtoa_r+0x83a>
 802308e:	9902      	ldr	r1, [sp, #8]
 8023090:	461a      	mov	r2, r3
 8023092:	4648      	mov	r0, r9
 8023094:	f000 fcba 	bl	8023a0c <__lshift>
 8023098:	9002      	str	r0, [sp, #8]
 802309a:	9b06      	ldr	r3, [sp, #24]
 802309c:	2b00      	cmp	r3, #0
 802309e:	dd05      	ble.n	80230ac <_dtoa_r+0x84c>
 80230a0:	4621      	mov	r1, r4
 80230a2:	461a      	mov	r2, r3
 80230a4:	4648      	mov	r0, r9
 80230a6:	f000 fcb1 	bl	8023a0c <__lshift>
 80230aa:	4604      	mov	r4, r0
 80230ac:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80230ae:	2b00      	cmp	r3, #0
 80230b0:	d061      	beq.n	8023176 <_dtoa_r+0x916>
 80230b2:	9802      	ldr	r0, [sp, #8]
 80230b4:	4621      	mov	r1, r4
 80230b6:	f000 fd15 	bl	8023ae4 <__mcmp>
 80230ba:	2800      	cmp	r0, #0
 80230bc:	da5b      	bge.n	8023176 <_dtoa_r+0x916>
 80230be:	2300      	movs	r3, #0
 80230c0:	9902      	ldr	r1, [sp, #8]
 80230c2:	220a      	movs	r2, #10
 80230c4:	4648      	mov	r0, r9
 80230c6:	f000 fafd 	bl	80236c4 <__multadd>
 80230ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80230cc:	9002      	str	r0, [sp, #8]
 80230ce:	f107 38ff 	add.w	r8, r7, #4294967295
 80230d2:	2b00      	cmp	r3, #0
 80230d4:	f000 8177 	beq.w	80233c6 <_dtoa_r+0xb66>
 80230d8:	4629      	mov	r1, r5
 80230da:	2300      	movs	r3, #0
 80230dc:	220a      	movs	r2, #10
 80230de:	4648      	mov	r0, r9
 80230e0:	f000 faf0 	bl	80236c4 <__multadd>
 80230e4:	f1bb 0f00 	cmp.w	fp, #0
 80230e8:	4605      	mov	r5, r0
 80230ea:	dc6f      	bgt.n	80231cc <_dtoa_r+0x96c>
 80230ec:	9b07      	ldr	r3, [sp, #28]
 80230ee:	2b02      	cmp	r3, #2
 80230f0:	dc49      	bgt.n	8023186 <_dtoa_r+0x926>
 80230f2:	e06b      	b.n	80231cc <_dtoa_r+0x96c>
 80230f4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80230f6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80230fa:	e73c      	b.n	8022f76 <_dtoa_r+0x716>
 80230fc:	3fe00000 	.word	0x3fe00000
 8023100:	40240000 	.word	0x40240000
 8023104:	9b03      	ldr	r3, [sp, #12]
 8023106:	1e5c      	subs	r4, r3, #1
 8023108:	9b08      	ldr	r3, [sp, #32]
 802310a:	42a3      	cmp	r3, r4
 802310c:	db09      	blt.n	8023122 <_dtoa_r+0x8c2>
 802310e:	1b1c      	subs	r4, r3, r4
 8023110:	9b03      	ldr	r3, [sp, #12]
 8023112:	2b00      	cmp	r3, #0
 8023114:	f6bf af30 	bge.w	8022f78 <_dtoa_r+0x718>
 8023118:	9b00      	ldr	r3, [sp, #0]
 802311a:	9a03      	ldr	r2, [sp, #12]
 802311c:	1a9e      	subs	r6, r3, r2
 802311e:	2300      	movs	r3, #0
 8023120:	e72b      	b.n	8022f7a <_dtoa_r+0x71a>
 8023122:	9b08      	ldr	r3, [sp, #32]
 8023124:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8023126:	9408      	str	r4, [sp, #32]
 8023128:	1ae3      	subs	r3, r4, r3
 802312a:	441a      	add	r2, r3
 802312c:	9e00      	ldr	r6, [sp, #0]
 802312e:	9b03      	ldr	r3, [sp, #12]
 8023130:	920d      	str	r2, [sp, #52]	@ 0x34
 8023132:	2400      	movs	r4, #0
 8023134:	e721      	b.n	8022f7a <_dtoa_r+0x71a>
 8023136:	9c08      	ldr	r4, [sp, #32]
 8023138:	9e00      	ldr	r6, [sp, #0]
 802313a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 802313c:	e728      	b.n	8022f90 <_dtoa_r+0x730>
 802313e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8023142:	e751      	b.n	8022fe8 <_dtoa_r+0x788>
 8023144:	9a08      	ldr	r2, [sp, #32]
 8023146:	9902      	ldr	r1, [sp, #8]
 8023148:	e750      	b.n	8022fec <_dtoa_r+0x78c>
 802314a:	f8cd 8008 	str.w	r8, [sp, #8]
 802314e:	e751      	b.n	8022ff4 <_dtoa_r+0x794>
 8023150:	2300      	movs	r3, #0
 8023152:	e779      	b.n	8023048 <_dtoa_r+0x7e8>
 8023154:	9b04      	ldr	r3, [sp, #16]
 8023156:	e777      	b.n	8023048 <_dtoa_r+0x7e8>
 8023158:	2300      	movs	r3, #0
 802315a:	9308      	str	r3, [sp, #32]
 802315c:	e779      	b.n	8023052 <_dtoa_r+0x7f2>
 802315e:	d093      	beq.n	8023088 <_dtoa_r+0x828>
 8023160:	9a00      	ldr	r2, [sp, #0]
 8023162:	331c      	adds	r3, #28
 8023164:	441a      	add	r2, r3
 8023166:	9200      	str	r2, [sp, #0]
 8023168:	9a06      	ldr	r2, [sp, #24]
 802316a:	441a      	add	r2, r3
 802316c:	441e      	add	r6, r3
 802316e:	9206      	str	r2, [sp, #24]
 8023170:	e78a      	b.n	8023088 <_dtoa_r+0x828>
 8023172:	4603      	mov	r3, r0
 8023174:	e7f4      	b.n	8023160 <_dtoa_r+0x900>
 8023176:	9b03      	ldr	r3, [sp, #12]
 8023178:	2b00      	cmp	r3, #0
 802317a:	46b8      	mov	r8, r7
 802317c:	dc20      	bgt.n	80231c0 <_dtoa_r+0x960>
 802317e:	469b      	mov	fp, r3
 8023180:	9b07      	ldr	r3, [sp, #28]
 8023182:	2b02      	cmp	r3, #2
 8023184:	dd1e      	ble.n	80231c4 <_dtoa_r+0x964>
 8023186:	f1bb 0f00 	cmp.w	fp, #0
 802318a:	f47f adb1 	bne.w	8022cf0 <_dtoa_r+0x490>
 802318e:	4621      	mov	r1, r4
 8023190:	465b      	mov	r3, fp
 8023192:	2205      	movs	r2, #5
 8023194:	4648      	mov	r0, r9
 8023196:	f000 fa95 	bl	80236c4 <__multadd>
 802319a:	4601      	mov	r1, r0
 802319c:	4604      	mov	r4, r0
 802319e:	9802      	ldr	r0, [sp, #8]
 80231a0:	f000 fca0 	bl	8023ae4 <__mcmp>
 80231a4:	2800      	cmp	r0, #0
 80231a6:	f77f ada3 	ble.w	8022cf0 <_dtoa_r+0x490>
 80231aa:	4656      	mov	r6, sl
 80231ac:	2331      	movs	r3, #49	@ 0x31
 80231ae:	f806 3b01 	strb.w	r3, [r6], #1
 80231b2:	f108 0801 	add.w	r8, r8, #1
 80231b6:	e59f      	b.n	8022cf8 <_dtoa_r+0x498>
 80231b8:	9c03      	ldr	r4, [sp, #12]
 80231ba:	46b8      	mov	r8, r7
 80231bc:	4625      	mov	r5, r4
 80231be:	e7f4      	b.n	80231aa <_dtoa_r+0x94a>
 80231c0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80231c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80231c6:	2b00      	cmp	r3, #0
 80231c8:	f000 8101 	beq.w	80233ce <_dtoa_r+0xb6e>
 80231cc:	2e00      	cmp	r6, #0
 80231ce:	dd05      	ble.n	80231dc <_dtoa_r+0x97c>
 80231d0:	4629      	mov	r1, r5
 80231d2:	4632      	mov	r2, r6
 80231d4:	4648      	mov	r0, r9
 80231d6:	f000 fc19 	bl	8023a0c <__lshift>
 80231da:	4605      	mov	r5, r0
 80231dc:	9b08      	ldr	r3, [sp, #32]
 80231de:	2b00      	cmp	r3, #0
 80231e0:	d05c      	beq.n	802329c <_dtoa_r+0xa3c>
 80231e2:	6869      	ldr	r1, [r5, #4]
 80231e4:	4648      	mov	r0, r9
 80231e6:	f000 fa0b 	bl	8023600 <_Balloc>
 80231ea:	4606      	mov	r6, r0
 80231ec:	b928      	cbnz	r0, 80231fa <_dtoa_r+0x99a>
 80231ee:	4b82      	ldr	r3, [pc, #520]	@ (80233f8 <_dtoa_r+0xb98>)
 80231f0:	4602      	mov	r2, r0
 80231f2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80231f6:	f7ff bb4a 	b.w	802288e <_dtoa_r+0x2e>
 80231fa:	692a      	ldr	r2, [r5, #16]
 80231fc:	3202      	adds	r2, #2
 80231fe:	0092      	lsls	r2, r2, #2
 8023200:	f105 010c 	add.w	r1, r5, #12
 8023204:	300c      	adds	r0, #12
 8023206:	f7ff fa94 	bl	8022732 <memcpy>
 802320a:	2201      	movs	r2, #1
 802320c:	4631      	mov	r1, r6
 802320e:	4648      	mov	r0, r9
 8023210:	f000 fbfc 	bl	8023a0c <__lshift>
 8023214:	f10a 0301 	add.w	r3, sl, #1
 8023218:	9300      	str	r3, [sp, #0]
 802321a:	eb0a 030b 	add.w	r3, sl, fp
 802321e:	9308      	str	r3, [sp, #32]
 8023220:	9b04      	ldr	r3, [sp, #16]
 8023222:	f003 0301 	and.w	r3, r3, #1
 8023226:	462f      	mov	r7, r5
 8023228:	9306      	str	r3, [sp, #24]
 802322a:	4605      	mov	r5, r0
 802322c:	9b00      	ldr	r3, [sp, #0]
 802322e:	9802      	ldr	r0, [sp, #8]
 8023230:	4621      	mov	r1, r4
 8023232:	f103 3bff 	add.w	fp, r3, #4294967295
 8023236:	f7ff fa8a 	bl	802274e <quorem>
 802323a:	4603      	mov	r3, r0
 802323c:	3330      	adds	r3, #48	@ 0x30
 802323e:	9003      	str	r0, [sp, #12]
 8023240:	4639      	mov	r1, r7
 8023242:	9802      	ldr	r0, [sp, #8]
 8023244:	9309      	str	r3, [sp, #36]	@ 0x24
 8023246:	f000 fc4d 	bl	8023ae4 <__mcmp>
 802324a:	462a      	mov	r2, r5
 802324c:	9004      	str	r0, [sp, #16]
 802324e:	4621      	mov	r1, r4
 8023250:	4648      	mov	r0, r9
 8023252:	f000 fc63 	bl	8023b1c <__mdiff>
 8023256:	68c2      	ldr	r2, [r0, #12]
 8023258:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 802325a:	4606      	mov	r6, r0
 802325c:	bb02      	cbnz	r2, 80232a0 <_dtoa_r+0xa40>
 802325e:	4601      	mov	r1, r0
 8023260:	9802      	ldr	r0, [sp, #8]
 8023262:	f000 fc3f 	bl	8023ae4 <__mcmp>
 8023266:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8023268:	4602      	mov	r2, r0
 802326a:	4631      	mov	r1, r6
 802326c:	4648      	mov	r0, r9
 802326e:	920c      	str	r2, [sp, #48]	@ 0x30
 8023270:	9309      	str	r3, [sp, #36]	@ 0x24
 8023272:	f000 fa05 	bl	8023680 <_Bfree>
 8023276:	9b07      	ldr	r3, [sp, #28]
 8023278:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 802327a:	9e00      	ldr	r6, [sp, #0]
 802327c:	ea42 0103 	orr.w	r1, r2, r3
 8023280:	9b06      	ldr	r3, [sp, #24]
 8023282:	4319      	orrs	r1, r3
 8023284:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8023286:	d10d      	bne.n	80232a4 <_dtoa_r+0xa44>
 8023288:	2b39      	cmp	r3, #57	@ 0x39
 802328a:	d027      	beq.n	80232dc <_dtoa_r+0xa7c>
 802328c:	9a04      	ldr	r2, [sp, #16]
 802328e:	2a00      	cmp	r2, #0
 8023290:	dd01      	ble.n	8023296 <_dtoa_r+0xa36>
 8023292:	9b03      	ldr	r3, [sp, #12]
 8023294:	3331      	adds	r3, #49	@ 0x31
 8023296:	f88b 3000 	strb.w	r3, [fp]
 802329a:	e52e      	b.n	8022cfa <_dtoa_r+0x49a>
 802329c:	4628      	mov	r0, r5
 802329e:	e7b9      	b.n	8023214 <_dtoa_r+0x9b4>
 80232a0:	2201      	movs	r2, #1
 80232a2:	e7e2      	b.n	802326a <_dtoa_r+0xa0a>
 80232a4:	9904      	ldr	r1, [sp, #16]
 80232a6:	2900      	cmp	r1, #0
 80232a8:	db04      	blt.n	80232b4 <_dtoa_r+0xa54>
 80232aa:	9807      	ldr	r0, [sp, #28]
 80232ac:	4301      	orrs	r1, r0
 80232ae:	9806      	ldr	r0, [sp, #24]
 80232b0:	4301      	orrs	r1, r0
 80232b2:	d120      	bne.n	80232f6 <_dtoa_r+0xa96>
 80232b4:	2a00      	cmp	r2, #0
 80232b6:	ddee      	ble.n	8023296 <_dtoa_r+0xa36>
 80232b8:	9902      	ldr	r1, [sp, #8]
 80232ba:	9300      	str	r3, [sp, #0]
 80232bc:	2201      	movs	r2, #1
 80232be:	4648      	mov	r0, r9
 80232c0:	f000 fba4 	bl	8023a0c <__lshift>
 80232c4:	4621      	mov	r1, r4
 80232c6:	9002      	str	r0, [sp, #8]
 80232c8:	f000 fc0c 	bl	8023ae4 <__mcmp>
 80232cc:	2800      	cmp	r0, #0
 80232ce:	9b00      	ldr	r3, [sp, #0]
 80232d0:	dc02      	bgt.n	80232d8 <_dtoa_r+0xa78>
 80232d2:	d1e0      	bne.n	8023296 <_dtoa_r+0xa36>
 80232d4:	07da      	lsls	r2, r3, #31
 80232d6:	d5de      	bpl.n	8023296 <_dtoa_r+0xa36>
 80232d8:	2b39      	cmp	r3, #57	@ 0x39
 80232da:	d1da      	bne.n	8023292 <_dtoa_r+0xa32>
 80232dc:	2339      	movs	r3, #57	@ 0x39
 80232de:	f88b 3000 	strb.w	r3, [fp]
 80232e2:	4633      	mov	r3, r6
 80232e4:	461e      	mov	r6, r3
 80232e6:	3b01      	subs	r3, #1
 80232e8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80232ec:	2a39      	cmp	r2, #57	@ 0x39
 80232ee:	d04e      	beq.n	802338e <_dtoa_r+0xb2e>
 80232f0:	3201      	adds	r2, #1
 80232f2:	701a      	strb	r2, [r3, #0]
 80232f4:	e501      	b.n	8022cfa <_dtoa_r+0x49a>
 80232f6:	2a00      	cmp	r2, #0
 80232f8:	dd03      	ble.n	8023302 <_dtoa_r+0xaa2>
 80232fa:	2b39      	cmp	r3, #57	@ 0x39
 80232fc:	d0ee      	beq.n	80232dc <_dtoa_r+0xa7c>
 80232fe:	3301      	adds	r3, #1
 8023300:	e7c9      	b.n	8023296 <_dtoa_r+0xa36>
 8023302:	9a00      	ldr	r2, [sp, #0]
 8023304:	9908      	ldr	r1, [sp, #32]
 8023306:	f802 3c01 	strb.w	r3, [r2, #-1]
 802330a:	428a      	cmp	r2, r1
 802330c:	d028      	beq.n	8023360 <_dtoa_r+0xb00>
 802330e:	9902      	ldr	r1, [sp, #8]
 8023310:	2300      	movs	r3, #0
 8023312:	220a      	movs	r2, #10
 8023314:	4648      	mov	r0, r9
 8023316:	f000 f9d5 	bl	80236c4 <__multadd>
 802331a:	42af      	cmp	r7, r5
 802331c:	9002      	str	r0, [sp, #8]
 802331e:	f04f 0300 	mov.w	r3, #0
 8023322:	f04f 020a 	mov.w	r2, #10
 8023326:	4639      	mov	r1, r7
 8023328:	4648      	mov	r0, r9
 802332a:	d107      	bne.n	802333c <_dtoa_r+0xadc>
 802332c:	f000 f9ca 	bl	80236c4 <__multadd>
 8023330:	4607      	mov	r7, r0
 8023332:	4605      	mov	r5, r0
 8023334:	9b00      	ldr	r3, [sp, #0]
 8023336:	3301      	adds	r3, #1
 8023338:	9300      	str	r3, [sp, #0]
 802333a:	e777      	b.n	802322c <_dtoa_r+0x9cc>
 802333c:	f000 f9c2 	bl	80236c4 <__multadd>
 8023340:	4629      	mov	r1, r5
 8023342:	4607      	mov	r7, r0
 8023344:	2300      	movs	r3, #0
 8023346:	220a      	movs	r2, #10
 8023348:	4648      	mov	r0, r9
 802334a:	f000 f9bb 	bl	80236c4 <__multadd>
 802334e:	4605      	mov	r5, r0
 8023350:	e7f0      	b.n	8023334 <_dtoa_r+0xad4>
 8023352:	f1bb 0f00 	cmp.w	fp, #0
 8023356:	bfcc      	ite	gt
 8023358:	465e      	movgt	r6, fp
 802335a:	2601      	movle	r6, #1
 802335c:	4456      	add	r6, sl
 802335e:	2700      	movs	r7, #0
 8023360:	9902      	ldr	r1, [sp, #8]
 8023362:	9300      	str	r3, [sp, #0]
 8023364:	2201      	movs	r2, #1
 8023366:	4648      	mov	r0, r9
 8023368:	f000 fb50 	bl	8023a0c <__lshift>
 802336c:	4621      	mov	r1, r4
 802336e:	9002      	str	r0, [sp, #8]
 8023370:	f000 fbb8 	bl	8023ae4 <__mcmp>
 8023374:	2800      	cmp	r0, #0
 8023376:	dcb4      	bgt.n	80232e2 <_dtoa_r+0xa82>
 8023378:	d102      	bne.n	8023380 <_dtoa_r+0xb20>
 802337a:	9b00      	ldr	r3, [sp, #0]
 802337c:	07db      	lsls	r3, r3, #31
 802337e:	d4b0      	bmi.n	80232e2 <_dtoa_r+0xa82>
 8023380:	4633      	mov	r3, r6
 8023382:	461e      	mov	r6, r3
 8023384:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8023388:	2a30      	cmp	r2, #48	@ 0x30
 802338a:	d0fa      	beq.n	8023382 <_dtoa_r+0xb22>
 802338c:	e4b5      	b.n	8022cfa <_dtoa_r+0x49a>
 802338e:	459a      	cmp	sl, r3
 8023390:	d1a8      	bne.n	80232e4 <_dtoa_r+0xa84>
 8023392:	2331      	movs	r3, #49	@ 0x31
 8023394:	f108 0801 	add.w	r8, r8, #1
 8023398:	f88a 3000 	strb.w	r3, [sl]
 802339c:	e4ad      	b.n	8022cfa <_dtoa_r+0x49a>
 802339e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80233a0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80233fc <_dtoa_r+0xb9c>
 80233a4:	b11b      	cbz	r3, 80233ae <_dtoa_r+0xb4e>
 80233a6:	f10a 0308 	add.w	r3, sl, #8
 80233aa:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80233ac:	6013      	str	r3, [r2, #0]
 80233ae:	4650      	mov	r0, sl
 80233b0:	b017      	add	sp, #92	@ 0x5c
 80233b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80233b6:	9b07      	ldr	r3, [sp, #28]
 80233b8:	2b01      	cmp	r3, #1
 80233ba:	f77f ae2e 	ble.w	802301a <_dtoa_r+0x7ba>
 80233be:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80233c0:	9308      	str	r3, [sp, #32]
 80233c2:	2001      	movs	r0, #1
 80233c4:	e64d      	b.n	8023062 <_dtoa_r+0x802>
 80233c6:	f1bb 0f00 	cmp.w	fp, #0
 80233ca:	f77f aed9 	ble.w	8023180 <_dtoa_r+0x920>
 80233ce:	4656      	mov	r6, sl
 80233d0:	9802      	ldr	r0, [sp, #8]
 80233d2:	4621      	mov	r1, r4
 80233d4:	f7ff f9bb 	bl	802274e <quorem>
 80233d8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80233dc:	f806 3b01 	strb.w	r3, [r6], #1
 80233e0:	eba6 020a 	sub.w	r2, r6, sl
 80233e4:	4593      	cmp	fp, r2
 80233e6:	ddb4      	ble.n	8023352 <_dtoa_r+0xaf2>
 80233e8:	9902      	ldr	r1, [sp, #8]
 80233ea:	2300      	movs	r3, #0
 80233ec:	220a      	movs	r2, #10
 80233ee:	4648      	mov	r0, r9
 80233f0:	f000 f968 	bl	80236c4 <__multadd>
 80233f4:	9002      	str	r0, [sp, #8]
 80233f6:	e7eb      	b.n	80233d0 <_dtoa_r+0xb70>
 80233f8:	08027288 	.word	0x08027288
 80233fc:	0802720c 	.word	0x0802720c

08023400 <_free_r>:
 8023400:	b538      	push	{r3, r4, r5, lr}
 8023402:	4605      	mov	r5, r0
 8023404:	2900      	cmp	r1, #0
 8023406:	d041      	beq.n	802348c <_free_r+0x8c>
 8023408:	f851 3c04 	ldr.w	r3, [r1, #-4]
 802340c:	1f0c      	subs	r4, r1, #4
 802340e:	2b00      	cmp	r3, #0
 8023410:	bfb8      	it	lt
 8023412:	18e4      	addlt	r4, r4, r3
 8023414:	f000 f8e8 	bl	80235e8 <__malloc_lock>
 8023418:	4a1d      	ldr	r2, [pc, #116]	@ (8023490 <_free_r+0x90>)
 802341a:	6813      	ldr	r3, [r2, #0]
 802341c:	b933      	cbnz	r3, 802342c <_free_r+0x2c>
 802341e:	6063      	str	r3, [r4, #4]
 8023420:	6014      	str	r4, [r2, #0]
 8023422:	4628      	mov	r0, r5
 8023424:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8023428:	f000 b8e4 	b.w	80235f4 <__malloc_unlock>
 802342c:	42a3      	cmp	r3, r4
 802342e:	d908      	bls.n	8023442 <_free_r+0x42>
 8023430:	6820      	ldr	r0, [r4, #0]
 8023432:	1821      	adds	r1, r4, r0
 8023434:	428b      	cmp	r3, r1
 8023436:	bf01      	itttt	eq
 8023438:	6819      	ldreq	r1, [r3, #0]
 802343a:	685b      	ldreq	r3, [r3, #4]
 802343c:	1809      	addeq	r1, r1, r0
 802343e:	6021      	streq	r1, [r4, #0]
 8023440:	e7ed      	b.n	802341e <_free_r+0x1e>
 8023442:	461a      	mov	r2, r3
 8023444:	685b      	ldr	r3, [r3, #4]
 8023446:	b10b      	cbz	r3, 802344c <_free_r+0x4c>
 8023448:	42a3      	cmp	r3, r4
 802344a:	d9fa      	bls.n	8023442 <_free_r+0x42>
 802344c:	6811      	ldr	r1, [r2, #0]
 802344e:	1850      	adds	r0, r2, r1
 8023450:	42a0      	cmp	r0, r4
 8023452:	d10b      	bne.n	802346c <_free_r+0x6c>
 8023454:	6820      	ldr	r0, [r4, #0]
 8023456:	4401      	add	r1, r0
 8023458:	1850      	adds	r0, r2, r1
 802345a:	4283      	cmp	r3, r0
 802345c:	6011      	str	r1, [r2, #0]
 802345e:	d1e0      	bne.n	8023422 <_free_r+0x22>
 8023460:	6818      	ldr	r0, [r3, #0]
 8023462:	685b      	ldr	r3, [r3, #4]
 8023464:	6053      	str	r3, [r2, #4]
 8023466:	4408      	add	r0, r1
 8023468:	6010      	str	r0, [r2, #0]
 802346a:	e7da      	b.n	8023422 <_free_r+0x22>
 802346c:	d902      	bls.n	8023474 <_free_r+0x74>
 802346e:	230c      	movs	r3, #12
 8023470:	602b      	str	r3, [r5, #0]
 8023472:	e7d6      	b.n	8023422 <_free_r+0x22>
 8023474:	6820      	ldr	r0, [r4, #0]
 8023476:	1821      	adds	r1, r4, r0
 8023478:	428b      	cmp	r3, r1
 802347a:	bf04      	itt	eq
 802347c:	6819      	ldreq	r1, [r3, #0]
 802347e:	685b      	ldreq	r3, [r3, #4]
 8023480:	6063      	str	r3, [r4, #4]
 8023482:	bf04      	itt	eq
 8023484:	1809      	addeq	r1, r1, r0
 8023486:	6021      	streq	r1, [r4, #0]
 8023488:	6054      	str	r4, [r2, #4]
 802348a:	e7ca      	b.n	8023422 <_free_r+0x22>
 802348c:	bd38      	pop	{r3, r4, r5, pc}
 802348e:	bf00      	nop
 8023490:	20001d50 	.word	0x20001d50

08023494 <malloc>:
 8023494:	4b02      	ldr	r3, [pc, #8]	@ (80234a0 <malloc+0xc>)
 8023496:	4601      	mov	r1, r0
 8023498:	6818      	ldr	r0, [r3, #0]
 802349a:	f000 b825 	b.w	80234e8 <_malloc_r>
 802349e:	bf00      	nop
 80234a0:	20000084 	.word	0x20000084

080234a4 <sbrk_aligned>:
 80234a4:	b570      	push	{r4, r5, r6, lr}
 80234a6:	4e0f      	ldr	r6, [pc, #60]	@ (80234e4 <sbrk_aligned+0x40>)
 80234a8:	460c      	mov	r4, r1
 80234aa:	6831      	ldr	r1, [r6, #0]
 80234ac:	4605      	mov	r5, r0
 80234ae:	b911      	cbnz	r1, 80234b6 <sbrk_aligned+0x12>
 80234b0:	f000 fe1a 	bl	80240e8 <_sbrk_r>
 80234b4:	6030      	str	r0, [r6, #0]
 80234b6:	4621      	mov	r1, r4
 80234b8:	4628      	mov	r0, r5
 80234ba:	f000 fe15 	bl	80240e8 <_sbrk_r>
 80234be:	1c43      	adds	r3, r0, #1
 80234c0:	d103      	bne.n	80234ca <sbrk_aligned+0x26>
 80234c2:	f04f 34ff 	mov.w	r4, #4294967295
 80234c6:	4620      	mov	r0, r4
 80234c8:	bd70      	pop	{r4, r5, r6, pc}
 80234ca:	1cc4      	adds	r4, r0, #3
 80234cc:	f024 0403 	bic.w	r4, r4, #3
 80234d0:	42a0      	cmp	r0, r4
 80234d2:	d0f8      	beq.n	80234c6 <sbrk_aligned+0x22>
 80234d4:	1a21      	subs	r1, r4, r0
 80234d6:	4628      	mov	r0, r5
 80234d8:	f000 fe06 	bl	80240e8 <_sbrk_r>
 80234dc:	3001      	adds	r0, #1
 80234de:	d1f2      	bne.n	80234c6 <sbrk_aligned+0x22>
 80234e0:	e7ef      	b.n	80234c2 <sbrk_aligned+0x1e>
 80234e2:	bf00      	nop
 80234e4:	20001d4c 	.word	0x20001d4c

080234e8 <_malloc_r>:
 80234e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80234ec:	1ccd      	adds	r5, r1, #3
 80234ee:	f025 0503 	bic.w	r5, r5, #3
 80234f2:	3508      	adds	r5, #8
 80234f4:	2d0c      	cmp	r5, #12
 80234f6:	bf38      	it	cc
 80234f8:	250c      	movcc	r5, #12
 80234fa:	2d00      	cmp	r5, #0
 80234fc:	4606      	mov	r6, r0
 80234fe:	db01      	blt.n	8023504 <_malloc_r+0x1c>
 8023500:	42a9      	cmp	r1, r5
 8023502:	d904      	bls.n	802350e <_malloc_r+0x26>
 8023504:	230c      	movs	r3, #12
 8023506:	6033      	str	r3, [r6, #0]
 8023508:	2000      	movs	r0, #0
 802350a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 802350e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80235e4 <_malloc_r+0xfc>
 8023512:	f000 f869 	bl	80235e8 <__malloc_lock>
 8023516:	f8d8 3000 	ldr.w	r3, [r8]
 802351a:	461c      	mov	r4, r3
 802351c:	bb44      	cbnz	r4, 8023570 <_malloc_r+0x88>
 802351e:	4629      	mov	r1, r5
 8023520:	4630      	mov	r0, r6
 8023522:	f7ff ffbf 	bl	80234a4 <sbrk_aligned>
 8023526:	1c43      	adds	r3, r0, #1
 8023528:	4604      	mov	r4, r0
 802352a:	d158      	bne.n	80235de <_malloc_r+0xf6>
 802352c:	f8d8 4000 	ldr.w	r4, [r8]
 8023530:	4627      	mov	r7, r4
 8023532:	2f00      	cmp	r7, #0
 8023534:	d143      	bne.n	80235be <_malloc_r+0xd6>
 8023536:	2c00      	cmp	r4, #0
 8023538:	d04b      	beq.n	80235d2 <_malloc_r+0xea>
 802353a:	6823      	ldr	r3, [r4, #0]
 802353c:	4639      	mov	r1, r7
 802353e:	4630      	mov	r0, r6
 8023540:	eb04 0903 	add.w	r9, r4, r3
 8023544:	f000 fdd0 	bl	80240e8 <_sbrk_r>
 8023548:	4581      	cmp	r9, r0
 802354a:	d142      	bne.n	80235d2 <_malloc_r+0xea>
 802354c:	6821      	ldr	r1, [r4, #0]
 802354e:	1a6d      	subs	r5, r5, r1
 8023550:	4629      	mov	r1, r5
 8023552:	4630      	mov	r0, r6
 8023554:	f7ff ffa6 	bl	80234a4 <sbrk_aligned>
 8023558:	3001      	adds	r0, #1
 802355a:	d03a      	beq.n	80235d2 <_malloc_r+0xea>
 802355c:	6823      	ldr	r3, [r4, #0]
 802355e:	442b      	add	r3, r5
 8023560:	6023      	str	r3, [r4, #0]
 8023562:	f8d8 3000 	ldr.w	r3, [r8]
 8023566:	685a      	ldr	r2, [r3, #4]
 8023568:	bb62      	cbnz	r2, 80235c4 <_malloc_r+0xdc>
 802356a:	f8c8 7000 	str.w	r7, [r8]
 802356e:	e00f      	b.n	8023590 <_malloc_r+0xa8>
 8023570:	6822      	ldr	r2, [r4, #0]
 8023572:	1b52      	subs	r2, r2, r5
 8023574:	d420      	bmi.n	80235b8 <_malloc_r+0xd0>
 8023576:	2a0b      	cmp	r2, #11
 8023578:	d917      	bls.n	80235aa <_malloc_r+0xc2>
 802357a:	1961      	adds	r1, r4, r5
 802357c:	42a3      	cmp	r3, r4
 802357e:	6025      	str	r5, [r4, #0]
 8023580:	bf18      	it	ne
 8023582:	6059      	strne	r1, [r3, #4]
 8023584:	6863      	ldr	r3, [r4, #4]
 8023586:	bf08      	it	eq
 8023588:	f8c8 1000 	streq.w	r1, [r8]
 802358c:	5162      	str	r2, [r4, r5]
 802358e:	604b      	str	r3, [r1, #4]
 8023590:	4630      	mov	r0, r6
 8023592:	f000 f82f 	bl	80235f4 <__malloc_unlock>
 8023596:	f104 000b 	add.w	r0, r4, #11
 802359a:	1d23      	adds	r3, r4, #4
 802359c:	f020 0007 	bic.w	r0, r0, #7
 80235a0:	1ac2      	subs	r2, r0, r3
 80235a2:	bf1c      	itt	ne
 80235a4:	1a1b      	subne	r3, r3, r0
 80235a6:	50a3      	strne	r3, [r4, r2]
 80235a8:	e7af      	b.n	802350a <_malloc_r+0x22>
 80235aa:	6862      	ldr	r2, [r4, #4]
 80235ac:	42a3      	cmp	r3, r4
 80235ae:	bf0c      	ite	eq
 80235b0:	f8c8 2000 	streq.w	r2, [r8]
 80235b4:	605a      	strne	r2, [r3, #4]
 80235b6:	e7eb      	b.n	8023590 <_malloc_r+0xa8>
 80235b8:	4623      	mov	r3, r4
 80235ba:	6864      	ldr	r4, [r4, #4]
 80235bc:	e7ae      	b.n	802351c <_malloc_r+0x34>
 80235be:	463c      	mov	r4, r7
 80235c0:	687f      	ldr	r7, [r7, #4]
 80235c2:	e7b6      	b.n	8023532 <_malloc_r+0x4a>
 80235c4:	461a      	mov	r2, r3
 80235c6:	685b      	ldr	r3, [r3, #4]
 80235c8:	42a3      	cmp	r3, r4
 80235ca:	d1fb      	bne.n	80235c4 <_malloc_r+0xdc>
 80235cc:	2300      	movs	r3, #0
 80235ce:	6053      	str	r3, [r2, #4]
 80235d0:	e7de      	b.n	8023590 <_malloc_r+0xa8>
 80235d2:	230c      	movs	r3, #12
 80235d4:	6033      	str	r3, [r6, #0]
 80235d6:	4630      	mov	r0, r6
 80235d8:	f000 f80c 	bl	80235f4 <__malloc_unlock>
 80235dc:	e794      	b.n	8023508 <_malloc_r+0x20>
 80235de:	6005      	str	r5, [r0, #0]
 80235e0:	e7d6      	b.n	8023590 <_malloc_r+0xa8>
 80235e2:	bf00      	nop
 80235e4:	20001d50 	.word	0x20001d50

080235e8 <__malloc_lock>:
 80235e8:	4801      	ldr	r0, [pc, #4]	@ (80235f0 <__malloc_lock+0x8>)
 80235ea:	f7ff b8a0 	b.w	802272e <__retarget_lock_acquire_recursive>
 80235ee:	bf00      	nop
 80235f0:	20001d48 	.word	0x20001d48

080235f4 <__malloc_unlock>:
 80235f4:	4801      	ldr	r0, [pc, #4]	@ (80235fc <__malloc_unlock+0x8>)
 80235f6:	f7ff b89b 	b.w	8022730 <__retarget_lock_release_recursive>
 80235fa:	bf00      	nop
 80235fc:	20001d48 	.word	0x20001d48

08023600 <_Balloc>:
 8023600:	b570      	push	{r4, r5, r6, lr}
 8023602:	69c6      	ldr	r6, [r0, #28]
 8023604:	4604      	mov	r4, r0
 8023606:	460d      	mov	r5, r1
 8023608:	b976      	cbnz	r6, 8023628 <_Balloc+0x28>
 802360a:	2010      	movs	r0, #16
 802360c:	f7ff ff42 	bl	8023494 <malloc>
 8023610:	4602      	mov	r2, r0
 8023612:	61e0      	str	r0, [r4, #28]
 8023614:	b920      	cbnz	r0, 8023620 <_Balloc+0x20>
 8023616:	4b18      	ldr	r3, [pc, #96]	@ (8023678 <_Balloc+0x78>)
 8023618:	4818      	ldr	r0, [pc, #96]	@ (802367c <_Balloc+0x7c>)
 802361a:	216b      	movs	r1, #107	@ 0x6b
 802361c:	f000 fd74 	bl	8024108 <__assert_func>
 8023620:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8023624:	6006      	str	r6, [r0, #0]
 8023626:	60c6      	str	r6, [r0, #12]
 8023628:	69e6      	ldr	r6, [r4, #28]
 802362a:	68f3      	ldr	r3, [r6, #12]
 802362c:	b183      	cbz	r3, 8023650 <_Balloc+0x50>
 802362e:	69e3      	ldr	r3, [r4, #28]
 8023630:	68db      	ldr	r3, [r3, #12]
 8023632:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8023636:	b9b8      	cbnz	r0, 8023668 <_Balloc+0x68>
 8023638:	2101      	movs	r1, #1
 802363a:	fa01 f605 	lsl.w	r6, r1, r5
 802363e:	1d72      	adds	r2, r6, #5
 8023640:	0092      	lsls	r2, r2, #2
 8023642:	4620      	mov	r0, r4
 8023644:	f000 fd7e 	bl	8024144 <_calloc_r>
 8023648:	b160      	cbz	r0, 8023664 <_Balloc+0x64>
 802364a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 802364e:	e00e      	b.n	802366e <_Balloc+0x6e>
 8023650:	2221      	movs	r2, #33	@ 0x21
 8023652:	2104      	movs	r1, #4
 8023654:	4620      	mov	r0, r4
 8023656:	f000 fd75 	bl	8024144 <_calloc_r>
 802365a:	69e3      	ldr	r3, [r4, #28]
 802365c:	60f0      	str	r0, [r6, #12]
 802365e:	68db      	ldr	r3, [r3, #12]
 8023660:	2b00      	cmp	r3, #0
 8023662:	d1e4      	bne.n	802362e <_Balloc+0x2e>
 8023664:	2000      	movs	r0, #0
 8023666:	bd70      	pop	{r4, r5, r6, pc}
 8023668:	6802      	ldr	r2, [r0, #0]
 802366a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 802366e:	2300      	movs	r3, #0
 8023670:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8023674:	e7f7      	b.n	8023666 <_Balloc+0x66>
 8023676:	bf00      	nop
 8023678:	08027219 	.word	0x08027219
 802367c:	08027299 	.word	0x08027299

08023680 <_Bfree>:
 8023680:	b570      	push	{r4, r5, r6, lr}
 8023682:	69c6      	ldr	r6, [r0, #28]
 8023684:	4605      	mov	r5, r0
 8023686:	460c      	mov	r4, r1
 8023688:	b976      	cbnz	r6, 80236a8 <_Bfree+0x28>
 802368a:	2010      	movs	r0, #16
 802368c:	f7ff ff02 	bl	8023494 <malloc>
 8023690:	4602      	mov	r2, r0
 8023692:	61e8      	str	r0, [r5, #28]
 8023694:	b920      	cbnz	r0, 80236a0 <_Bfree+0x20>
 8023696:	4b09      	ldr	r3, [pc, #36]	@ (80236bc <_Bfree+0x3c>)
 8023698:	4809      	ldr	r0, [pc, #36]	@ (80236c0 <_Bfree+0x40>)
 802369a:	218f      	movs	r1, #143	@ 0x8f
 802369c:	f000 fd34 	bl	8024108 <__assert_func>
 80236a0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80236a4:	6006      	str	r6, [r0, #0]
 80236a6:	60c6      	str	r6, [r0, #12]
 80236a8:	b13c      	cbz	r4, 80236ba <_Bfree+0x3a>
 80236aa:	69eb      	ldr	r3, [r5, #28]
 80236ac:	6862      	ldr	r2, [r4, #4]
 80236ae:	68db      	ldr	r3, [r3, #12]
 80236b0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80236b4:	6021      	str	r1, [r4, #0]
 80236b6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80236ba:	bd70      	pop	{r4, r5, r6, pc}
 80236bc:	08027219 	.word	0x08027219
 80236c0:	08027299 	.word	0x08027299

080236c4 <__multadd>:
 80236c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80236c8:	690d      	ldr	r5, [r1, #16]
 80236ca:	4607      	mov	r7, r0
 80236cc:	460c      	mov	r4, r1
 80236ce:	461e      	mov	r6, r3
 80236d0:	f101 0c14 	add.w	ip, r1, #20
 80236d4:	2000      	movs	r0, #0
 80236d6:	f8dc 3000 	ldr.w	r3, [ip]
 80236da:	b299      	uxth	r1, r3
 80236dc:	fb02 6101 	mla	r1, r2, r1, r6
 80236e0:	0c1e      	lsrs	r6, r3, #16
 80236e2:	0c0b      	lsrs	r3, r1, #16
 80236e4:	fb02 3306 	mla	r3, r2, r6, r3
 80236e8:	b289      	uxth	r1, r1
 80236ea:	3001      	adds	r0, #1
 80236ec:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80236f0:	4285      	cmp	r5, r0
 80236f2:	f84c 1b04 	str.w	r1, [ip], #4
 80236f6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80236fa:	dcec      	bgt.n	80236d6 <__multadd+0x12>
 80236fc:	b30e      	cbz	r6, 8023742 <__multadd+0x7e>
 80236fe:	68a3      	ldr	r3, [r4, #8]
 8023700:	42ab      	cmp	r3, r5
 8023702:	dc19      	bgt.n	8023738 <__multadd+0x74>
 8023704:	6861      	ldr	r1, [r4, #4]
 8023706:	4638      	mov	r0, r7
 8023708:	3101      	adds	r1, #1
 802370a:	f7ff ff79 	bl	8023600 <_Balloc>
 802370e:	4680      	mov	r8, r0
 8023710:	b928      	cbnz	r0, 802371e <__multadd+0x5a>
 8023712:	4602      	mov	r2, r0
 8023714:	4b0c      	ldr	r3, [pc, #48]	@ (8023748 <__multadd+0x84>)
 8023716:	480d      	ldr	r0, [pc, #52]	@ (802374c <__multadd+0x88>)
 8023718:	21ba      	movs	r1, #186	@ 0xba
 802371a:	f000 fcf5 	bl	8024108 <__assert_func>
 802371e:	6922      	ldr	r2, [r4, #16]
 8023720:	3202      	adds	r2, #2
 8023722:	f104 010c 	add.w	r1, r4, #12
 8023726:	0092      	lsls	r2, r2, #2
 8023728:	300c      	adds	r0, #12
 802372a:	f7ff f802 	bl	8022732 <memcpy>
 802372e:	4621      	mov	r1, r4
 8023730:	4638      	mov	r0, r7
 8023732:	f7ff ffa5 	bl	8023680 <_Bfree>
 8023736:	4644      	mov	r4, r8
 8023738:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 802373c:	3501      	adds	r5, #1
 802373e:	615e      	str	r6, [r3, #20]
 8023740:	6125      	str	r5, [r4, #16]
 8023742:	4620      	mov	r0, r4
 8023744:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8023748:	08027288 	.word	0x08027288
 802374c:	08027299 	.word	0x08027299

08023750 <__hi0bits>:
 8023750:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8023754:	4603      	mov	r3, r0
 8023756:	bf36      	itet	cc
 8023758:	0403      	lslcc	r3, r0, #16
 802375a:	2000      	movcs	r0, #0
 802375c:	2010      	movcc	r0, #16
 802375e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8023762:	bf3c      	itt	cc
 8023764:	021b      	lslcc	r3, r3, #8
 8023766:	3008      	addcc	r0, #8
 8023768:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 802376c:	bf3c      	itt	cc
 802376e:	011b      	lslcc	r3, r3, #4
 8023770:	3004      	addcc	r0, #4
 8023772:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8023776:	bf3c      	itt	cc
 8023778:	009b      	lslcc	r3, r3, #2
 802377a:	3002      	addcc	r0, #2
 802377c:	2b00      	cmp	r3, #0
 802377e:	db05      	blt.n	802378c <__hi0bits+0x3c>
 8023780:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8023784:	f100 0001 	add.w	r0, r0, #1
 8023788:	bf08      	it	eq
 802378a:	2020      	moveq	r0, #32
 802378c:	4770      	bx	lr

0802378e <__lo0bits>:
 802378e:	6803      	ldr	r3, [r0, #0]
 8023790:	4602      	mov	r2, r0
 8023792:	f013 0007 	ands.w	r0, r3, #7
 8023796:	d00b      	beq.n	80237b0 <__lo0bits+0x22>
 8023798:	07d9      	lsls	r1, r3, #31
 802379a:	d421      	bmi.n	80237e0 <__lo0bits+0x52>
 802379c:	0798      	lsls	r0, r3, #30
 802379e:	bf49      	itett	mi
 80237a0:	085b      	lsrmi	r3, r3, #1
 80237a2:	089b      	lsrpl	r3, r3, #2
 80237a4:	2001      	movmi	r0, #1
 80237a6:	6013      	strmi	r3, [r2, #0]
 80237a8:	bf5c      	itt	pl
 80237aa:	6013      	strpl	r3, [r2, #0]
 80237ac:	2002      	movpl	r0, #2
 80237ae:	4770      	bx	lr
 80237b0:	b299      	uxth	r1, r3
 80237b2:	b909      	cbnz	r1, 80237b8 <__lo0bits+0x2a>
 80237b4:	0c1b      	lsrs	r3, r3, #16
 80237b6:	2010      	movs	r0, #16
 80237b8:	b2d9      	uxtb	r1, r3
 80237ba:	b909      	cbnz	r1, 80237c0 <__lo0bits+0x32>
 80237bc:	3008      	adds	r0, #8
 80237be:	0a1b      	lsrs	r3, r3, #8
 80237c0:	0719      	lsls	r1, r3, #28
 80237c2:	bf04      	itt	eq
 80237c4:	091b      	lsreq	r3, r3, #4
 80237c6:	3004      	addeq	r0, #4
 80237c8:	0799      	lsls	r1, r3, #30
 80237ca:	bf04      	itt	eq
 80237cc:	089b      	lsreq	r3, r3, #2
 80237ce:	3002      	addeq	r0, #2
 80237d0:	07d9      	lsls	r1, r3, #31
 80237d2:	d403      	bmi.n	80237dc <__lo0bits+0x4e>
 80237d4:	085b      	lsrs	r3, r3, #1
 80237d6:	f100 0001 	add.w	r0, r0, #1
 80237da:	d003      	beq.n	80237e4 <__lo0bits+0x56>
 80237dc:	6013      	str	r3, [r2, #0]
 80237de:	4770      	bx	lr
 80237e0:	2000      	movs	r0, #0
 80237e2:	4770      	bx	lr
 80237e4:	2020      	movs	r0, #32
 80237e6:	4770      	bx	lr

080237e8 <__i2b>:
 80237e8:	b510      	push	{r4, lr}
 80237ea:	460c      	mov	r4, r1
 80237ec:	2101      	movs	r1, #1
 80237ee:	f7ff ff07 	bl	8023600 <_Balloc>
 80237f2:	4602      	mov	r2, r0
 80237f4:	b928      	cbnz	r0, 8023802 <__i2b+0x1a>
 80237f6:	4b05      	ldr	r3, [pc, #20]	@ (802380c <__i2b+0x24>)
 80237f8:	4805      	ldr	r0, [pc, #20]	@ (8023810 <__i2b+0x28>)
 80237fa:	f240 1145 	movw	r1, #325	@ 0x145
 80237fe:	f000 fc83 	bl	8024108 <__assert_func>
 8023802:	2301      	movs	r3, #1
 8023804:	6144      	str	r4, [r0, #20]
 8023806:	6103      	str	r3, [r0, #16]
 8023808:	bd10      	pop	{r4, pc}
 802380a:	bf00      	nop
 802380c:	08027288 	.word	0x08027288
 8023810:	08027299 	.word	0x08027299

08023814 <__multiply>:
 8023814:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8023818:	4617      	mov	r7, r2
 802381a:	690a      	ldr	r2, [r1, #16]
 802381c:	693b      	ldr	r3, [r7, #16]
 802381e:	429a      	cmp	r2, r3
 8023820:	bfa8      	it	ge
 8023822:	463b      	movge	r3, r7
 8023824:	4689      	mov	r9, r1
 8023826:	bfa4      	itt	ge
 8023828:	460f      	movge	r7, r1
 802382a:	4699      	movge	r9, r3
 802382c:	693d      	ldr	r5, [r7, #16]
 802382e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8023832:	68bb      	ldr	r3, [r7, #8]
 8023834:	6879      	ldr	r1, [r7, #4]
 8023836:	eb05 060a 	add.w	r6, r5, sl
 802383a:	42b3      	cmp	r3, r6
 802383c:	b085      	sub	sp, #20
 802383e:	bfb8      	it	lt
 8023840:	3101      	addlt	r1, #1
 8023842:	f7ff fedd 	bl	8023600 <_Balloc>
 8023846:	b930      	cbnz	r0, 8023856 <__multiply+0x42>
 8023848:	4602      	mov	r2, r0
 802384a:	4b41      	ldr	r3, [pc, #260]	@ (8023950 <__multiply+0x13c>)
 802384c:	4841      	ldr	r0, [pc, #260]	@ (8023954 <__multiply+0x140>)
 802384e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8023852:	f000 fc59 	bl	8024108 <__assert_func>
 8023856:	f100 0414 	add.w	r4, r0, #20
 802385a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 802385e:	4623      	mov	r3, r4
 8023860:	2200      	movs	r2, #0
 8023862:	4573      	cmp	r3, lr
 8023864:	d320      	bcc.n	80238a8 <__multiply+0x94>
 8023866:	f107 0814 	add.w	r8, r7, #20
 802386a:	f109 0114 	add.w	r1, r9, #20
 802386e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8023872:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8023876:	9302      	str	r3, [sp, #8]
 8023878:	1beb      	subs	r3, r5, r7
 802387a:	3b15      	subs	r3, #21
 802387c:	f023 0303 	bic.w	r3, r3, #3
 8023880:	3304      	adds	r3, #4
 8023882:	3715      	adds	r7, #21
 8023884:	42bd      	cmp	r5, r7
 8023886:	bf38      	it	cc
 8023888:	2304      	movcc	r3, #4
 802388a:	9301      	str	r3, [sp, #4]
 802388c:	9b02      	ldr	r3, [sp, #8]
 802388e:	9103      	str	r1, [sp, #12]
 8023890:	428b      	cmp	r3, r1
 8023892:	d80c      	bhi.n	80238ae <__multiply+0x9a>
 8023894:	2e00      	cmp	r6, #0
 8023896:	dd03      	ble.n	80238a0 <__multiply+0x8c>
 8023898:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 802389c:	2b00      	cmp	r3, #0
 802389e:	d055      	beq.n	802394c <__multiply+0x138>
 80238a0:	6106      	str	r6, [r0, #16]
 80238a2:	b005      	add	sp, #20
 80238a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80238a8:	f843 2b04 	str.w	r2, [r3], #4
 80238ac:	e7d9      	b.n	8023862 <__multiply+0x4e>
 80238ae:	f8b1 a000 	ldrh.w	sl, [r1]
 80238b2:	f1ba 0f00 	cmp.w	sl, #0
 80238b6:	d01f      	beq.n	80238f8 <__multiply+0xe4>
 80238b8:	46c4      	mov	ip, r8
 80238ba:	46a1      	mov	r9, r4
 80238bc:	2700      	movs	r7, #0
 80238be:	f85c 2b04 	ldr.w	r2, [ip], #4
 80238c2:	f8d9 3000 	ldr.w	r3, [r9]
 80238c6:	fa1f fb82 	uxth.w	fp, r2
 80238ca:	b29b      	uxth	r3, r3
 80238cc:	fb0a 330b 	mla	r3, sl, fp, r3
 80238d0:	443b      	add	r3, r7
 80238d2:	f8d9 7000 	ldr.w	r7, [r9]
 80238d6:	0c12      	lsrs	r2, r2, #16
 80238d8:	0c3f      	lsrs	r7, r7, #16
 80238da:	fb0a 7202 	mla	r2, sl, r2, r7
 80238de:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80238e2:	b29b      	uxth	r3, r3
 80238e4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80238e8:	4565      	cmp	r5, ip
 80238ea:	f849 3b04 	str.w	r3, [r9], #4
 80238ee:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80238f2:	d8e4      	bhi.n	80238be <__multiply+0xaa>
 80238f4:	9b01      	ldr	r3, [sp, #4]
 80238f6:	50e7      	str	r7, [r4, r3]
 80238f8:	9b03      	ldr	r3, [sp, #12]
 80238fa:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80238fe:	3104      	adds	r1, #4
 8023900:	f1b9 0f00 	cmp.w	r9, #0
 8023904:	d020      	beq.n	8023948 <__multiply+0x134>
 8023906:	6823      	ldr	r3, [r4, #0]
 8023908:	4647      	mov	r7, r8
 802390a:	46a4      	mov	ip, r4
 802390c:	f04f 0a00 	mov.w	sl, #0
 8023910:	f8b7 b000 	ldrh.w	fp, [r7]
 8023914:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8023918:	fb09 220b 	mla	r2, r9, fp, r2
 802391c:	4452      	add	r2, sl
 802391e:	b29b      	uxth	r3, r3
 8023920:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8023924:	f84c 3b04 	str.w	r3, [ip], #4
 8023928:	f857 3b04 	ldr.w	r3, [r7], #4
 802392c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8023930:	f8bc 3000 	ldrh.w	r3, [ip]
 8023934:	fb09 330a 	mla	r3, r9, sl, r3
 8023938:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 802393c:	42bd      	cmp	r5, r7
 802393e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8023942:	d8e5      	bhi.n	8023910 <__multiply+0xfc>
 8023944:	9a01      	ldr	r2, [sp, #4]
 8023946:	50a3      	str	r3, [r4, r2]
 8023948:	3404      	adds	r4, #4
 802394a:	e79f      	b.n	802388c <__multiply+0x78>
 802394c:	3e01      	subs	r6, #1
 802394e:	e7a1      	b.n	8023894 <__multiply+0x80>
 8023950:	08027288 	.word	0x08027288
 8023954:	08027299 	.word	0x08027299

08023958 <__pow5mult>:
 8023958:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 802395c:	4615      	mov	r5, r2
 802395e:	f012 0203 	ands.w	r2, r2, #3
 8023962:	4607      	mov	r7, r0
 8023964:	460e      	mov	r6, r1
 8023966:	d007      	beq.n	8023978 <__pow5mult+0x20>
 8023968:	4c25      	ldr	r4, [pc, #148]	@ (8023a00 <__pow5mult+0xa8>)
 802396a:	3a01      	subs	r2, #1
 802396c:	2300      	movs	r3, #0
 802396e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8023972:	f7ff fea7 	bl	80236c4 <__multadd>
 8023976:	4606      	mov	r6, r0
 8023978:	10ad      	asrs	r5, r5, #2
 802397a:	d03d      	beq.n	80239f8 <__pow5mult+0xa0>
 802397c:	69fc      	ldr	r4, [r7, #28]
 802397e:	b97c      	cbnz	r4, 80239a0 <__pow5mult+0x48>
 8023980:	2010      	movs	r0, #16
 8023982:	f7ff fd87 	bl	8023494 <malloc>
 8023986:	4602      	mov	r2, r0
 8023988:	61f8      	str	r0, [r7, #28]
 802398a:	b928      	cbnz	r0, 8023998 <__pow5mult+0x40>
 802398c:	4b1d      	ldr	r3, [pc, #116]	@ (8023a04 <__pow5mult+0xac>)
 802398e:	481e      	ldr	r0, [pc, #120]	@ (8023a08 <__pow5mult+0xb0>)
 8023990:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8023994:	f000 fbb8 	bl	8024108 <__assert_func>
 8023998:	e9c0 4401 	strd	r4, r4, [r0, #4]
 802399c:	6004      	str	r4, [r0, #0]
 802399e:	60c4      	str	r4, [r0, #12]
 80239a0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80239a4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80239a8:	b94c      	cbnz	r4, 80239be <__pow5mult+0x66>
 80239aa:	f240 2171 	movw	r1, #625	@ 0x271
 80239ae:	4638      	mov	r0, r7
 80239b0:	f7ff ff1a 	bl	80237e8 <__i2b>
 80239b4:	2300      	movs	r3, #0
 80239b6:	f8c8 0008 	str.w	r0, [r8, #8]
 80239ba:	4604      	mov	r4, r0
 80239bc:	6003      	str	r3, [r0, #0]
 80239be:	f04f 0900 	mov.w	r9, #0
 80239c2:	07eb      	lsls	r3, r5, #31
 80239c4:	d50a      	bpl.n	80239dc <__pow5mult+0x84>
 80239c6:	4631      	mov	r1, r6
 80239c8:	4622      	mov	r2, r4
 80239ca:	4638      	mov	r0, r7
 80239cc:	f7ff ff22 	bl	8023814 <__multiply>
 80239d0:	4631      	mov	r1, r6
 80239d2:	4680      	mov	r8, r0
 80239d4:	4638      	mov	r0, r7
 80239d6:	f7ff fe53 	bl	8023680 <_Bfree>
 80239da:	4646      	mov	r6, r8
 80239dc:	106d      	asrs	r5, r5, #1
 80239de:	d00b      	beq.n	80239f8 <__pow5mult+0xa0>
 80239e0:	6820      	ldr	r0, [r4, #0]
 80239e2:	b938      	cbnz	r0, 80239f4 <__pow5mult+0x9c>
 80239e4:	4622      	mov	r2, r4
 80239e6:	4621      	mov	r1, r4
 80239e8:	4638      	mov	r0, r7
 80239ea:	f7ff ff13 	bl	8023814 <__multiply>
 80239ee:	6020      	str	r0, [r4, #0]
 80239f0:	f8c0 9000 	str.w	r9, [r0]
 80239f4:	4604      	mov	r4, r0
 80239f6:	e7e4      	b.n	80239c2 <__pow5mult+0x6a>
 80239f8:	4630      	mov	r0, r6
 80239fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80239fe:	bf00      	nop
 8023a00:	0802734c 	.word	0x0802734c
 8023a04:	08027219 	.word	0x08027219
 8023a08:	08027299 	.word	0x08027299

08023a0c <__lshift>:
 8023a0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8023a10:	460c      	mov	r4, r1
 8023a12:	6849      	ldr	r1, [r1, #4]
 8023a14:	6923      	ldr	r3, [r4, #16]
 8023a16:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8023a1a:	68a3      	ldr	r3, [r4, #8]
 8023a1c:	4607      	mov	r7, r0
 8023a1e:	4691      	mov	r9, r2
 8023a20:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8023a24:	f108 0601 	add.w	r6, r8, #1
 8023a28:	42b3      	cmp	r3, r6
 8023a2a:	db0b      	blt.n	8023a44 <__lshift+0x38>
 8023a2c:	4638      	mov	r0, r7
 8023a2e:	f7ff fde7 	bl	8023600 <_Balloc>
 8023a32:	4605      	mov	r5, r0
 8023a34:	b948      	cbnz	r0, 8023a4a <__lshift+0x3e>
 8023a36:	4602      	mov	r2, r0
 8023a38:	4b28      	ldr	r3, [pc, #160]	@ (8023adc <__lshift+0xd0>)
 8023a3a:	4829      	ldr	r0, [pc, #164]	@ (8023ae0 <__lshift+0xd4>)
 8023a3c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8023a40:	f000 fb62 	bl	8024108 <__assert_func>
 8023a44:	3101      	adds	r1, #1
 8023a46:	005b      	lsls	r3, r3, #1
 8023a48:	e7ee      	b.n	8023a28 <__lshift+0x1c>
 8023a4a:	2300      	movs	r3, #0
 8023a4c:	f100 0114 	add.w	r1, r0, #20
 8023a50:	f100 0210 	add.w	r2, r0, #16
 8023a54:	4618      	mov	r0, r3
 8023a56:	4553      	cmp	r3, sl
 8023a58:	db33      	blt.n	8023ac2 <__lshift+0xb6>
 8023a5a:	6920      	ldr	r0, [r4, #16]
 8023a5c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8023a60:	f104 0314 	add.w	r3, r4, #20
 8023a64:	f019 091f 	ands.w	r9, r9, #31
 8023a68:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8023a6c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8023a70:	d02b      	beq.n	8023aca <__lshift+0xbe>
 8023a72:	f1c9 0e20 	rsb	lr, r9, #32
 8023a76:	468a      	mov	sl, r1
 8023a78:	2200      	movs	r2, #0
 8023a7a:	6818      	ldr	r0, [r3, #0]
 8023a7c:	fa00 f009 	lsl.w	r0, r0, r9
 8023a80:	4310      	orrs	r0, r2
 8023a82:	f84a 0b04 	str.w	r0, [sl], #4
 8023a86:	f853 2b04 	ldr.w	r2, [r3], #4
 8023a8a:	459c      	cmp	ip, r3
 8023a8c:	fa22 f20e 	lsr.w	r2, r2, lr
 8023a90:	d8f3      	bhi.n	8023a7a <__lshift+0x6e>
 8023a92:	ebac 0304 	sub.w	r3, ip, r4
 8023a96:	3b15      	subs	r3, #21
 8023a98:	f023 0303 	bic.w	r3, r3, #3
 8023a9c:	3304      	adds	r3, #4
 8023a9e:	f104 0015 	add.w	r0, r4, #21
 8023aa2:	4560      	cmp	r0, ip
 8023aa4:	bf88      	it	hi
 8023aa6:	2304      	movhi	r3, #4
 8023aa8:	50ca      	str	r2, [r1, r3]
 8023aaa:	b10a      	cbz	r2, 8023ab0 <__lshift+0xa4>
 8023aac:	f108 0602 	add.w	r6, r8, #2
 8023ab0:	3e01      	subs	r6, #1
 8023ab2:	4638      	mov	r0, r7
 8023ab4:	612e      	str	r6, [r5, #16]
 8023ab6:	4621      	mov	r1, r4
 8023ab8:	f7ff fde2 	bl	8023680 <_Bfree>
 8023abc:	4628      	mov	r0, r5
 8023abe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8023ac2:	f842 0f04 	str.w	r0, [r2, #4]!
 8023ac6:	3301      	adds	r3, #1
 8023ac8:	e7c5      	b.n	8023a56 <__lshift+0x4a>
 8023aca:	3904      	subs	r1, #4
 8023acc:	f853 2b04 	ldr.w	r2, [r3], #4
 8023ad0:	f841 2f04 	str.w	r2, [r1, #4]!
 8023ad4:	459c      	cmp	ip, r3
 8023ad6:	d8f9      	bhi.n	8023acc <__lshift+0xc0>
 8023ad8:	e7ea      	b.n	8023ab0 <__lshift+0xa4>
 8023ada:	bf00      	nop
 8023adc:	08027288 	.word	0x08027288
 8023ae0:	08027299 	.word	0x08027299

08023ae4 <__mcmp>:
 8023ae4:	690a      	ldr	r2, [r1, #16]
 8023ae6:	4603      	mov	r3, r0
 8023ae8:	6900      	ldr	r0, [r0, #16]
 8023aea:	1a80      	subs	r0, r0, r2
 8023aec:	b530      	push	{r4, r5, lr}
 8023aee:	d10e      	bne.n	8023b0e <__mcmp+0x2a>
 8023af0:	3314      	adds	r3, #20
 8023af2:	3114      	adds	r1, #20
 8023af4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8023af8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8023afc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8023b00:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8023b04:	4295      	cmp	r5, r2
 8023b06:	d003      	beq.n	8023b10 <__mcmp+0x2c>
 8023b08:	d205      	bcs.n	8023b16 <__mcmp+0x32>
 8023b0a:	f04f 30ff 	mov.w	r0, #4294967295
 8023b0e:	bd30      	pop	{r4, r5, pc}
 8023b10:	42a3      	cmp	r3, r4
 8023b12:	d3f3      	bcc.n	8023afc <__mcmp+0x18>
 8023b14:	e7fb      	b.n	8023b0e <__mcmp+0x2a>
 8023b16:	2001      	movs	r0, #1
 8023b18:	e7f9      	b.n	8023b0e <__mcmp+0x2a>
	...

08023b1c <__mdiff>:
 8023b1c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8023b20:	4689      	mov	r9, r1
 8023b22:	4606      	mov	r6, r0
 8023b24:	4611      	mov	r1, r2
 8023b26:	4648      	mov	r0, r9
 8023b28:	4614      	mov	r4, r2
 8023b2a:	f7ff ffdb 	bl	8023ae4 <__mcmp>
 8023b2e:	1e05      	subs	r5, r0, #0
 8023b30:	d112      	bne.n	8023b58 <__mdiff+0x3c>
 8023b32:	4629      	mov	r1, r5
 8023b34:	4630      	mov	r0, r6
 8023b36:	f7ff fd63 	bl	8023600 <_Balloc>
 8023b3a:	4602      	mov	r2, r0
 8023b3c:	b928      	cbnz	r0, 8023b4a <__mdiff+0x2e>
 8023b3e:	4b3f      	ldr	r3, [pc, #252]	@ (8023c3c <__mdiff+0x120>)
 8023b40:	f240 2137 	movw	r1, #567	@ 0x237
 8023b44:	483e      	ldr	r0, [pc, #248]	@ (8023c40 <__mdiff+0x124>)
 8023b46:	f000 fadf 	bl	8024108 <__assert_func>
 8023b4a:	2301      	movs	r3, #1
 8023b4c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8023b50:	4610      	mov	r0, r2
 8023b52:	b003      	add	sp, #12
 8023b54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8023b58:	bfbc      	itt	lt
 8023b5a:	464b      	movlt	r3, r9
 8023b5c:	46a1      	movlt	r9, r4
 8023b5e:	4630      	mov	r0, r6
 8023b60:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8023b64:	bfba      	itte	lt
 8023b66:	461c      	movlt	r4, r3
 8023b68:	2501      	movlt	r5, #1
 8023b6a:	2500      	movge	r5, #0
 8023b6c:	f7ff fd48 	bl	8023600 <_Balloc>
 8023b70:	4602      	mov	r2, r0
 8023b72:	b918      	cbnz	r0, 8023b7c <__mdiff+0x60>
 8023b74:	4b31      	ldr	r3, [pc, #196]	@ (8023c3c <__mdiff+0x120>)
 8023b76:	f240 2145 	movw	r1, #581	@ 0x245
 8023b7a:	e7e3      	b.n	8023b44 <__mdiff+0x28>
 8023b7c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8023b80:	6926      	ldr	r6, [r4, #16]
 8023b82:	60c5      	str	r5, [r0, #12]
 8023b84:	f109 0310 	add.w	r3, r9, #16
 8023b88:	f109 0514 	add.w	r5, r9, #20
 8023b8c:	f104 0e14 	add.w	lr, r4, #20
 8023b90:	f100 0b14 	add.w	fp, r0, #20
 8023b94:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8023b98:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8023b9c:	9301      	str	r3, [sp, #4]
 8023b9e:	46d9      	mov	r9, fp
 8023ba0:	f04f 0c00 	mov.w	ip, #0
 8023ba4:	9b01      	ldr	r3, [sp, #4]
 8023ba6:	f85e 0b04 	ldr.w	r0, [lr], #4
 8023baa:	f853 af04 	ldr.w	sl, [r3, #4]!
 8023bae:	9301      	str	r3, [sp, #4]
 8023bb0:	fa1f f38a 	uxth.w	r3, sl
 8023bb4:	4619      	mov	r1, r3
 8023bb6:	b283      	uxth	r3, r0
 8023bb8:	1acb      	subs	r3, r1, r3
 8023bba:	0c00      	lsrs	r0, r0, #16
 8023bbc:	4463      	add	r3, ip
 8023bbe:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8023bc2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8023bc6:	b29b      	uxth	r3, r3
 8023bc8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8023bcc:	4576      	cmp	r6, lr
 8023bce:	f849 3b04 	str.w	r3, [r9], #4
 8023bd2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8023bd6:	d8e5      	bhi.n	8023ba4 <__mdiff+0x88>
 8023bd8:	1b33      	subs	r3, r6, r4
 8023bda:	3b15      	subs	r3, #21
 8023bdc:	f023 0303 	bic.w	r3, r3, #3
 8023be0:	3415      	adds	r4, #21
 8023be2:	3304      	adds	r3, #4
 8023be4:	42a6      	cmp	r6, r4
 8023be6:	bf38      	it	cc
 8023be8:	2304      	movcc	r3, #4
 8023bea:	441d      	add	r5, r3
 8023bec:	445b      	add	r3, fp
 8023bee:	461e      	mov	r6, r3
 8023bf0:	462c      	mov	r4, r5
 8023bf2:	4544      	cmp	r4, r8
 8023bf4:	d30e      	bcc.n	8023c14 <__mdiff+0xf8>
 8023bf6:	f108 0103 	add.w	r1, r8, #3
 8023bfa:	1b49      	subs	r1, r1, r5
 8023bfc:	f021 0103 	bic.w	r1, r1, #3
 8023c00:	3d03      	subs	r5, #3
 8023c02:	45a8      	cmp	r8, r5
 8023c04:	bf38      	it	cc
 8023c06:	2100      	movcc	r1, #0
 8023c08:	440b      	add	r3, r1
 8023c0a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8023c0e:	b191      	cbz	r1, 8023c36 <__mdiff+0x11a>
 8023c10:	6117      	str	r7, [r2, #16]
 8023c12:	e79d      	b.n	8023b50 <__mdiff+0x34>
 8023c14:	f854 1b04 	ldr.w	r1, [r4], #4
 8023c18:	46e6      	mov	lr, ip
 8023c1a:	0c08      	lsrs	r0, r1, #16
 8023c1c:	fa1c fc81 	uxtah	ip, ip, r1
 8023c20:	4471      	add	r1, lr
 8023c22:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8023c26:	b289      	uxth	r1, r1
 8023c28:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8023c2c:	f846 1b04 	str.w	r1, [r6], #4
 8023c30:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8023c34:	e7dd      	b.n	8023bf2 <__mdiff+0xd6>
 8023c36:	3f01      	subs	r7, #1
 8023c38:	e7e7      	b.n	8023c0a <__mdiff+0xee>
 8023c3a:	bf00      	nop
 8023c3c:	08027288 	.word	0x08027288
 8023c40:	08027299 	.word	0x08027299

08023c44 <__d2b>:
 8023c44:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8023c48:	460f      	mov	r7, r1
 8023c4a:	2101      	movs	r1, #1
 8023c4c:	ec59 8b10 	vmov	r8, r9, d0
 8023c50:	4616      	mov	r6, r2
 8023c52:	f7ff fcd5 	bl	8023600 <_Balloc>
 8023c56:	4604      	mov	r4, r0
 8023c58:	b930      	cbnz	r0, 8023c68 <__d2b+0x24>
 8023c5a:	4602      	mov	r2, r0
 8023c5c:	4b23      	ldr	r3, [pc, #140]	@ (8023cec <__d2b+0xa8>)
 8023c5e:	4824      	ldr	r0, [pc, #144]	@ (8023cf0 <__d2b+0xac>)
 8023c60:	f240 310f 	movw	r1, #783	@ 0x30f
 8023c64:	f000 fa50 	bl	8024108 <__assert_func>
 8023c68:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8023c6c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8023c70:	b10d      	cbz	r5, 8023c76 <__d2b+0x32>
 8023c72:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8023c76:	9301      	str	r3, [sp, #4]
 8023c78:	f1b8 0300 	subs.w	r3, r8, #0
 8023c7c:	d023      	beq.n	8023cc6 <__d2b+0x82>
 8023c7e:	4668      	mov	r0, sp
 8023c80:	9300      	str	r3, [sp, #0]
 8023c82:	f7ff fd84 	bl	802378e <__lo0bits>
 8023c86:	e9dd 1200 	ldrd	r1, r2, [sp]
 8023c8a:	b1d0      	cbz	r0, 8023cc2 <__d2b+0x7e>
 8023c8c:	f1c0 0320 	rsb	r3, r0, #32
 8023c90:	fa02 f303 	lsl.w	r3, r2, r3
 8023c94:	430b      	orrs	r3, r1
 8023c96:	40c2      	lsrs	r2, r0
 8023c98:	6163      	str	r3, [r4, #20]
 8023c9a:	9201      	str	r2, [sp, #4]
 8023c9c:	9b01      	ldr	r3, [sp, #4]
 8023c9e:	61a3      	str	r3, [r4, #24]
 8023ca0:	2b00      	cmp	r3, #0
 8023ca2:	bf0c      	ite	eq
 8023ca4:	2201      	moveq	r2, #1
 8023ca6:	2202      	movne	r2, #2
 8023ca8:	6122      	str	r2, [r4, #16]
 8023caa:	b1a5      	cbz	r5, 8023cd6 <__d2b+0x92>
 8023cac:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8023cb0:	4405      	add	r5, r0
 8023cb2:	603d      	str	r5, [r7, #0]
 8023cb4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8023cb8:	6030      	str	r0, [r6, #0]
 8023cba:	4620      	mov	r0, r4
 8023cbc:	b003      	add	sp, #12
 8023cbe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8023cc2:	6161      	str	r1, [r4, #20]
 8023cc4:	e7ea      	b.n	8023c9c <__d2b+0x58>
 8023cc6:	a801      	add	r0, sp, #4
 8023cc8:	f7ff fd61 	bl	802378e <__lo0bits>
 8023ccc:	9b01      	ldr	r3, [sp, #4]
 8023cce:	6163      	str	r3, [r4, #20]
 8023cd0:	3020      	adds	r0, #32
 8023cd2:	2201      	movs	r2, #1
 8023cd4:	e7e8      	b.n	8023ca8 <__d2b+0x64>
 8023cd6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8023cda:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8023cde:	6038      	str	r0, [r7, #0]
 8023ce0:	6918      	ldr	r0, [r3, #16]
 8023ce2:	f7ff fd35 	bl	8023750 <__hi0bits>
 8023ce6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8023cea:	e7e5      	b.n	8023cb8 <__d2b+0x74>
 8023cec:	08027288 	.word	0x08027288
 8023cf0:	08027299 	.word	0x08027299

08023cf4 <__sfputc_r>:
 8023cf4:	6893      	ldr	r3, [r2, #8]
 8023cf6:	3b01      	subs	r3, #1
 8023cf8:	2b00      	cmp	r3, #0
 8023cfa:	b410      	push	{r4}
 8023cfc:	6093      	str	r3, [r2, #8]
 8023cfe:	da08      	bge.n	8023d12 <__sfputc_r+0x1e>
 8023d00:	6994      	ldr	r4, [r2, #24]
 8023d02:	42a3      	cmp	r3, r4
 8023d04:	db01      	blt.n	8023d0a <__sfputc_r+0x16>
 8023d06:	290a      	cmp	r1, #10
 8023d08:	d103      	bne.n	8023d12 <__sfputc_r+0x1e>
 8023d0a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8023d0e:	f7fe bbec 	b.w	80224ea <__swbuf_r>
 8023d12:	6813      	ldr	r3, [r2, #0]
 8023d14:	1c58      	adds	r0, r3, #1
 8023d16:	6010      	str	r0, [r2, #0]
 8023d18:	7019      	strb	r1, [r3, #0]
 8023d1a:	4608      	mov	r0, r1
 8023d1c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8023d20:	4770      	bx	lr

08023d22 <__sfputs_r>:
 8023d22:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8023d24:	4606      	mov	r6, r0
 8023d26:	460f      	mov	r7, r1
 8023d28:	4614      	mov	r4, r2
 8023d2a:	18d5      	adds	r5, r2, r3
 8023d2c:	42ac      	cmp	r4, r5
 8023d2e:	d101      	bne.n	8023d34 <__sfputs_r+0x12>
 8023d30:	2000      	movs	r0, #0
 8023d32:	e007      	b.n	8023d44 <__sfputs_r+0x22>
 8023d34:	f814 1b01 	ldrb.w	r1, [r4], #1
 8023d38:	463a      	mov	r2, r7
 8023d3a:	4630      	mov	r0, r6
 8023d3c:	f7ff ffda 	bl	8023cf4 <__sfputc_r>
 8023d40:	1c43      	adds	r3, r0, #1
 8023d42:	d1f3      	bne.n	8023d2c <__sfputs_r+0xa>
 8023d44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08023d48 <_vfiprintf_r>:
 8023d48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8023d4c:	460d      	mov	r5, r1
 8023d4e:	b09d      	sub	sp, #116	@ 0x74
 8023d50:	4614      	mov	r4, r2
 8023d52:	4698      	mov	r8, r3
 8023d54:	4606      	mov	r6, r0
 8023d56:	b118      	cbz	r0, 8023d60 <_vfiprintf_r+0x18>
 8023d58:	6a03      	ldr	r3, [r0, #32]
 8023d5a:	b90b      	cbnz	r3, 8023d60 <_vfiprintf_r+0x18>
 8023d5c:	f7fe fad4 	bl	8022308 <__sinit>
 8023d60:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8023d62:	07d9      	lsls	r1, r3, #31
 8023d64:	d405      	bmi.n	8023d72 <_vfiprintf_r+0x2a>
 8023d66:	89ab      	ldrh	r3, [r5, #12]
 8023d68:	059a      	lsls	r2, r3, #22
 8023d6a:	d402      	bmi.n	8023d72 <_vfiprintf_r+0x2a>
 8023d6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8023d6e:	f7fe fcde 	bl	802272e <__retarget_lock_acquire_recursive>
 8023d72:	89ab      	ldrh	r3, [r5, #12]
 8023d74:	071b      	lsls	r3, r3, #28
 8023d76:	d501      	bpl.n	8023d7c <_vfiprintf_r+0x34>
 8023d78:	692b      	ldr	r3, [r5, #16]
 8023d7a:	b99b      	cbnz	r3, 8023da4 <_vfiprintf_r+0x5c>
 8023d7c:	4629      	mov	r1, r5
 8023d7e:	4630      	mov	r0, r6
 8023d80:	f7fe fbf2 	bl	8022568 <__swsetup_r>
 8023d84:	b170      	cbz	r0, 8023da4 <_vfiprintf_r+0x5c>
 8023d86:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8023d88:	07dc      	lsls	r4, r3, #31
 8023d8a:	d504      	bpl.n	8023d96 <_vfiprintf_r+0x4e>
 8023d8c:	f04f 30ff 	mov.w	r0, #4294967295
 8023d90:	b01d      	add	sp, #116	@ 0x74
 8023d92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8023d96:	89ab      	ldrh	r3, [r5, #12]
 8023d98:	0598      	lsls	r0, r3, #22
 8023d9a:	d4f7      	bmi.n	8023d8c <_vfiprintf_r+0x44>
 8023d9c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8023d9e:	f7fe fcc7 	bl	8022730 <__retarget_lock_release_recursive>
 8023da2:	e7f3      	b.n	8023d8c <_vfiprintf_r+0x44>
 8023da4:	2300      	movs	r3, #0
 8023da6:	9309      	str	r3, [sp, #36]	@ 0x24
 8023da8:	2320      	movs	r3, #32
 8023daa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8023dae:	f8cd 800c 	str.w	r8, [sp, #12]
 8023db2:	2330      	movs	r3, #48	@ 0x30
 8023db4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8023f64 <_vfiprintf_r+0x21c>
 8023db8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8023dbc:	f04f 0901 	mov.w	r9, #1
 8023dc0:	4623      	mov	r3, r4
 8023dc2:	469a      	mov	sl, r3
 8023dc4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8023dc8:	b10a      	cbz	r2, 8023dce <_vfiprintf_r+0x86>
 8023dca:	2a25      	cmp	r2, #37	@ 0x25
 8023dcc:	d1f9      	bne.n	8023dc2 <_vfiprintf_r+0x7a>
 8023dce:	ebba 0b04 	subs.w	fp, sl, r4
 8023dd2:	d00b      	beq.n	8023dec <_vfiprintf_r+0xa4>
 8023dd4:	465b      	mov	r3, fp
 8023dd6:	4622      	mov	r2, r4
 8023dd8:	4629      	mov	r1, r5
 8023dda:	4630      	mov	r0, r6
 8023ddc:	f7ff ffa1 	bl	8023d22 <__sfputs_r>
 8023de0:	3001      	adds	r0, #1
 8023de2:	f000 80a7 	beq.w	8023f34 <_vfiprintf_r+0x1ec>
 8023de6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8023de8:	445a      	add	r2, fp
 8023dea:	9209      	str	r2, [sp, #36]	@ 0x24
 8023dec:	f89a 3000 	ldrb.w	r3, [sl]
 8023df0:	2b00      	cmp	r3, #0
 8023df2:	f000 809f 	beq.w	8023f34 <_vfiprintf_r+0x1ec>
 8023df6:	2300      	movs	r3, #0
 8023df8:	f04f 32ff 	mov.w	r2, #4294967295
 8023dfc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8023e00:	f10a 0a01 	add.w	sl, sl, #1
 8023e04:	9304      	str	r3, [sp, #16]
 8023e06:	9307      	str	r3, [sp, #28]
 8023e08:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8023e0c:	931a      	str	r3, [sp, #104]	@ 0x68
 8023e0e:	4654      	mov	r4, sl
 8023e10:	2205      	movs	r2, #5
 8023e12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8023e16:	4853      	ldr	r0, [pc, #332]	@ (8023f64 <_vfiprintf_r+0x21c>)
 8023e18:	f7dc f9da 	bl	80001d0 <memchr>
 8023e1c:	9a04      	ldr	r2, [sp, #16]
 8023e1e:	b9d8      	cbnz	r0, 8023e58 <_vfiprintf_r+0x110>
 8023e20:	06d1      	lsls	r1, r2, #27
 8023e22:	bf44      	itt	mi
 8023e24:	2320      	movmi	r3, #32
 8023e26:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8023e2a:	0713      	lsls	r3, r2, #28
 8023e2c:	bf44      	itt	mi
 8023e2e:	232b      	movmi	r3, #43	@ 0x2b
 8023e30:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8023e34:	f89a 3000 	ldrb.w	r3, [sl]
 8023e38:	2b2a      	cmp	r3, #42	@ 0x2a
 8023e3a:	d015      	beq.n	8023e68 <_vfiprintf_r+0x120>
 8023e3c:	9a07      	ldr	r2, [sp, #28]
 8023e3e:	4654      	mov	r4, sl
 8023e40:	2000      	movs	r0, #0
 8023e42:	f04f 0c0a 	mov.w	ip, #10
 8023e46:	4621      	mov	r1, r4
 8023e48:	f811 3b01 	ldrb.w	r3, [r1], #1
 8023e4c:	3b30      	subs	r3, #48	@ 0x30
 8023e4e:	2b09      	cmp	r3, #9
 8023e50:	d94b      	bls.n	8023eea <_vfiprintf_r+0x1a2>
 8023e52:	b1b0      	cbz	r0, 8023e82 <_vfiprintf_r+0x13a>
 8023e54:	9207      	str	r2, [sp, #28]
 8023e56:	e014      	b.n	8023e82 <_vfiprintf_r+0x13a>
 8023e58:	eba0 0308 	sub.w	r3, r0, r8
 8023e5c:	fa09 f303 	lsl.w	r3, r9, r3
 8023e60:	4313      	orrs	r3, r2
 8023e62:	9304      	str	r3, [sp, #16]
 8023e64:	46a2      	mov	sl, r4
 8023e66:	e7d2      	b.n	8023e0e <_vfiprintf_r+0xc6>
 8023e68:	9b03      	ldr	r3, [sp, #12]
 8023e6a:	1d19      	adds	r1, r3, #4
 8023e6c:	681b      	ldr	r3, [r3, #0]
 8023e6e:	9103      	str	r1, [sp, #12]
 8023e70:	2b00      	cmp	r3, #0
 8023e72:	bfbb      	ittet	lt
 8023e74:	425b      	neglt	r3, r3
 8023e76:	f042 0202 	orrlt.w	r2, r2, #2
 8023e7a:	9307      	strge	r3, [sp, #28]
 8023e7c:	9307      	strlt	r3, [sp, #28]
 8023e7e:	bfb8      	it	lt
 8023e80:	9204      	strlt	r2, [sp, #16]
 8023e82:	7823      	ldrb	r3, [r4, #0]
 8023e84:	2b2e      	cmp	r3, #46	@ 0x2e
 8023e86:	d10a      	bne.n	8023e9e <_vfiprintf_r+0x156>
 8023e88:	7863      	ldrb	r3, [r4, #1]
 8023e8a:	2b2a      	cmp	r3, #42	@ 0x2a
 8023e8c:	d132      	bne.n	8023ef4 <_vfiprintf_r+0x1ac>
 8023e8e:	9b03      	ldr	r3, [sp, #12]
 8023e90:	1d1a      	adds	r2, r3, #4
 8023e92:	681b      	ldr	r3, [r3, #0]
 8023e94:	9203      	str	r2, [sp, #12]
 8023e96:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8023e9a:	3402      	adds	r4, #2
 8023e9c:	9305      	str	r3, [sp, #20]
 8023e9e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8023f74 <_vfiprintf_r+0x22c>
 8023ea2:	7821      	ldrb	r1, [r4, #0]
 8023ea4:	2203      	movs	r2, #3
 8023ea6:	4650      	mov	r0, sl
 8023ea8:	f7dc f992 	bl	80001d0 <memchr>
 8023eac:	b138      	cbz	r0, 8023ebe <_vfiprintf_r+0x176>
 8023eae:	9b04      	ldr	r3, [sp, #16]
 8023eb0:	eba0 000a 	sub.w	r0, r0, sl
 8023eb4:	2240      	movs	r2, #64	@ 0x40
 8023eb6:	4082      	lsls	r2, r0
 8023eb8:	4313      	orrs	r3, r2
 8023eba:	3401      	adds	r4, #1
 8023ebc:	9304      	str	r3, [sp, #16]
 8023ebe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8023ec2:	4829      	ldr	r0, [pc, #164]	@ (8023f68 <_vfiprintf_r+0x220>)
 8023ec4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8023ec8:	2206      	movs	r2, #6
 8023eca:	f7dc f981 	bl	80001d0 <memchr>
 8023ece:	2800      	cmp	r0, #0
 8023ed0:	d03f      	beq.n	8023f52 <_vfiprintf_r+0x20a>
 8023ed2:	4b26      	ldr	r3, [pc, #152]	@ (8023f6c <_vfiprintf_r+0x224>)
 8023ed4:	bb1b      	cbnz	r3, 8023f1e <_vfiprintf_r+0x1d6>
 8023ed6:	9b03      	ldr	r3, [sp, #12]
 8023ed8:	3307      	adds	r3, #7
 8023eda:	f023 0307 	bic.w	r3, r3, #7
 8023ede:	3308      	adds	r3, #8
 8023ee0:	9303      	str	r3, [sp, #12]
 8023ee2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8023ee4:	443b      	add	r3, r7
 8023ee6:	9309      	str	r3, [sp, #36]	@ 0x24
 8023ee8:	e76a      	b.n	8023dc0 <_vfiprintf_r+0x78>
 8023eea:	fb0c 3202 	mla	r2, ip, r2, r3
 8023eee:	460c      	mov	r4, r1
 8023ef0:	2001      	movs	r0, #1
 8023ef2:	e7a8      	b.n	8023e46 <_vfiprintf_r+0xfe>
 8023ef4:	2300      	movs	r3, #0
 8023ef6:	3401      	adds	r4, #1
 8023ef8:	9305      	str	r3, [sp, #20]
 8023efa:	4619      	mov	r1, r3
 8023efc:	f04f 0c0a 	mov.w	ip, #10
 8023f00:	4620      	mov	r0, r4
 8023f02:	f810 2b01 	ldrb.w	r2, [r0], #1
 8023f06:	3a30      	subs	r2, #48	@ 0x30
 8023f08:	2a09      	cmp	r2, #9
 8023f0a:	d903      	bls.n	8023f14 <_vfiprintf_r+0x1cc>
 8023f0c:	2b00      	cmp	r3, #0
 8023f0e:	d0c6      	beq.n	8023e9e <_vfiprintf_r+0x156>
 8023f10:	9105      	str	r1, [sp, #20]
 8023f12:	e7c4      	b.n	8023e9e <_vfiprintf_r+0x156>
 8023f14:	fb0c 2101 	mla	r1, ip, r1, r2
 8023f18:	4604      	mov	r4, r0
 8023f1a:	2301      	movs	r3, #1
 8023f1c:	e7f0      	b.n	8023f00 <_vfiprintf_r+0x1b8>
 8023f1e:	ab03      	add	r3, sp, #12
 8023f20:	9300      	str	r3, [sp, #0]
 8023f22:	462a      	mov	r2, r5
 8023f24:	4b12      	ldr	r3, [pc, #72]	@ (8023f70 <_vfiprintf_r+0x228>)
 8023f26:	a904      	add	r1, sp, #16
 8023f28:	4630      	mov	r0, r6
 8023f2a:	f7fd fceb 	bl	8021904 <_printf_float>
 8023f2e:	4607      	mov	r7, r0
 8023f30:	1c78      	adds	r0, r7, #1
 8023f32:	d1d6      	bne.n	8023ee2 <_vfiprintf_r+0x19a>
 8023f34:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8023f36:	07d9      	lsls	r1, r3, #31
 8023f38:	d405      	bmi.n	8023f46 <_vfiprintf_r+0x1fe>
 8023f3a:	89ab      	ldrh	r3, [r5, #12]
 8023f3c:	059a      	lsls	r2, r3, #22
 8023f3e:	d402      	bmi.n	8023f46 <_vfiprintf_r+0x1fe>
 8023f40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8023f42:	f7fe fbf5 	bl	8022730 <__retarget_lock_release_recursive>
 8023f46:	89ab      	ldrh	r3, [r5, #12]
 8023f48:	065b      	lsls	r3, r3, #25
 8023f4a:	f53f af1f 	bmi.w	8023d8c <_vfiprintf_r+0x44>
 8023f4e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8023f50:	e71e      	b.n	8023d90 <_vfiprintf_r+0x48>
 8023f52:	ab03      	add	r3, sp, #12
 8023f54:	9300      	str	r3, [sp, #0]
 8023f56:	462a      	mov	r2, r5
 8023f58:	4b05      	ldr	r3, [pc, #20]	@ (8023f70 <_vfiprintf_r+0x228>)
 8023f5a:	a904      	add	r1, sp, #16
 8023f5c:	4630      	mov	r0, r6
 8023f5e:	f7fd ff69 	bl	8021e34 <_printf_i>
 8023f62:	e7e4      	b.n	8023f2e <_vfiprintf_r+0x1e6>
 8023f64:	080272f2 	.word	0x080272f2
 8023f68:	080272fc 	.word	0x080272fc
 8023f6c:	08021905 	.word	0x08021905
 8023f70:	08023d23 	.word	0x08023d23
 8023f74:	080272f8 	.word	0x080272f8

08023f78 <__swhatbuf_r>:
 8023f78:	b570      	push	{r4, r5, r6, lr}
 8023f7a:	460c      	mov	r4, r1
 8023f7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8023f80:	2900      	cmp	r1, #0
 8023f82:	b096      	sub	sp, #88	@ 0x58
 8023f84:	4615      	mov	r5, r2
 8023f86:	461e      	mov	r6, r3
 8023f88:	da0d      	bge.n	8023fa6 <__swhatbuf_r+0x2e>
 8023f8a:	89a3      	ldrh	r3, [r4, #12]
 8023f8c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8023f90:	f04f 0100 	mov.w	r1, #0
 8023f94:	bf14      	ite	ne
 8023f96:	2340      	movne	r3, #64	@ 0x40
 8023f98:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8023f9c:	2000      	movs	r0, #0
 8023f9e:	6031      	str	r1, [r6, #0]
 8023fa0:	602b      	str	r3, [r5, #0]
 8023fa2:	b016      	add	sp, #88	@ 0x58
 8023fa4:	bd70      	pop	{r4, r5, r6, pc}
 8023fa6:	466a      	mov	r2, sp
 8023fa8:	f000 f87c 	bl	80240a4 <_fstat_r>
 8023fac:	2800      	cmp	r0, #0
 8023fae:	dbec      	blt.n	8023f8a <__swhatbuf_r+0x12>
 8023fb0:	9901      	ldr	r1, [sp, #4]
 8023fb2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8023fb6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8023fba:	4259      	negs	r1, r3
 8023fbc:	4159      	adcs	r1, r3
 8023fbe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8023fc2:	e7eb      	b.n	8023f9c <__swhatbuf_r+0x24>

08023fc4 <__smakebuf_r>:
 8023fc4:	898b      	ldrh	r3, [r1, #12]
 8023fc6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8023fc8:	079d      	lsls	r5, r3, #30
 8023fca:	4606      	mov	r6, r0
 8023fcc:	460c      	mov	r4, r1
 8023fce:	d507      	bpl.n	8023fe0 <__smakebuf_r+0x1c>
 8023fd0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8023fd4:	6023      	str	r3, [r4, #0]
 8023fd6:	6123      	str	r3, [r4, #16]
 8023fd8:	2301      	movs	r3, #1
 8023fda:	6163      	str	r3, [r4, #20]
 8023fdc:	b003      	add	sp, #12
 8023fde:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8023fe0:	ab01      	add	r3, sp, #4
 8023fe2:	466a      	mov	r2, sp
 8023fe4:	f7ff ffc8 	bl	8023f78 <__swhatbuf_r>
 8023fe8:	9f00      	ldr	r7, [sp, #0]
 8023fea:	4605      	mov	r5, r0
 8023fec:	4639      	mov	r1, r7
 8023fee:	4630      	mov	r0, r6
 8023ff0:	f7ff fa7a 	bl	80234e8 <_malloc_r>
 8023ff4:	b948      	cbnz	r0, 802400a <__smakebuf_r+0x46>
 8023ff6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8023ffa:	059a      	lsls	r2, r3, #22
 8023ffc:	d4ee      	bmi.n	8023fdc <__smakebuf_r+0x18>
 8023ffe:	f023 0303 	bic.w	r3, r3, #3
 8024002:	f043 0302 	orr.w	r3, r3, #2
 8024006:	81a3      	strh	r3, [r4, #12]
 8024008:	e7e2      	b.n	8023fd0 <__smakebuf_r+0xc>
 802400a:	89a3      	ldrh	r3, [r4, #12]
 802400c:	6020      	str	r0, [r4, #0]
 802400e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8024012:	81a3      	strh	r3, [r4, #12]
 8024014:	9b01      	ldr	r3, [sp, #4]
 8024016:	e9c4 0704 	strd	r0, r7, [r4, #16]
 802401a:	b15b      	cbz	r3, 8024034 <__smakebuf_r+0x70>
 802401c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8024020:	4630      	mov	r0, r6
 8024022:	f000 f851 	bl	80240c8 <_isatty_r>
 8024026:	b128      	cbz	r0, 8024034 <__smakebuf_r+0x70>
 8024028:	89a3      	ldrh	r3, [r4, #12]
 802402a:	f023 0303 	bic.w	r3, r3, #3
 802402e:	f043 0301 	orr.w	r3, r3, #1
 8024032:	81a3      	strh	r3, [r4, #12]
 8024034:	89a3      	ldrh	r3, [r4, #12]
 8024036:	431d      	orrs	r5, r3
 8024038:	81a5      	strh	r5, [r4, #12]
 802403a:	e7cf      	b.n	8023fdc <__smakebuf_r+0x18>

0802403c <_putc_r>:
 802403c:	b570      	push	{r4, r5, r6, lr}
 802403e:	460d      	mov	r5, r1
 8024040:	4614      	mov	r4, r2
 8024042:	4606      	mov	r6, r0
 8024044:	b118      	cbz	r0, 802404e <_putc_r+0x12>
 8024046:	6a03      	ldr	r3, [r0, #32]
 8024048:	b90b      	cbnz	r3, 802404e <_putc_r+0x12>
 802404a:	f7fe f95d 	bl	8022308 <__sinit>
 802404e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8024050:	07d8      	lsls	r0, r3, #31
 8024052:	d405      	bmi.n	8024060 <_putc_r+0x24>
 8024054:	89a3      	ldrh	r3, [r4, #12]
 8024056:	0599      	lsls	r1, r3, #22
 8024058:	d402      	bmi.n	8024060 <_putc_r+0x24>
 802405a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 802405c:	f7fe fb67 	bl	802272e <__retarget_lock_acquire_recursive>
 8024060:	68a3      	ldr	r3, [r4, #8]
 8024062:	3b01      	subs	r3, #1
 8024064:	2b00      	cmp	r3, #0
 8024066:	60a3      	str	r3, [r4, #8]
 8024068:	da05      	bge.n	8024076 <_putc_r+0x3a>
 802406a:	69a2      	ldr	r2, [r4, #24]
 802406c:	4293      	cmp	r3, r2
 802406e:	db12      	blt.n	8024096 <_putc_r+0x5a>
 8024070:	b2eb      	uxtb	r3, r5
 8024072:	2b0a      	cmp	r3, #10
 8024074:	d00f      	beq.n	8024096 <_putc_r+0x5a>
 8024076:	6823      	ldr	r3, [r4, #0]
 8024078:	1c5a      	adds	r2, r3, #1
 802407a:	6022      	str	r2, [r4, #0]
 802407c:	701d      	strb	r5, [r3, #0]
 802407e:	b2ed      	uxtb	r5, r5
 8024080:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8024082:	07da      	lsls	r2, r3, #31
 8024084:	d405      	bmi.n	8024092 <_putc_r+0x56>
 8024086:	89a3      	ldrh	r3, [r4, #12]
 8024088:	059b      	lsls	r3, r3, #22
 802408a:	d402      	bmi.n	8024092 <_putc_r+0x56>
 802408c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 802408e:	f7fe fb4f 	bl	8022730 <__retarget_lock_release_recursive>
 8024092:	4628      	mov	r0, r5
 8024094:	bd70      	pop	{r4, r5, r6, pc}
 8024096:	4629      	mov	r1, r5
 8024098:	4622      	mov	r2, r4
 802409a:	4630      	mov	r0, r6
 802409c:	f7fe fa25 	bl	80224ea <__swbuf_r>
 80240a0:	4605      	mov	r5, r0
 80240a2:	e7ed      	b.n	8024080 <_putc_r+0x44>

080240a4 <_fstat_r>:
 80240a4:	b538      	push	{r3, r4, r5, lr}
 80240a6:	4d07      	ldr	r5, [pc, #28]	@ (80240c4 <_fstat_r+0x20>)
 80240a8:	2300      	movs	r3, #0
 80240aa:	4604      	mov	r4, r0
 80240ac:	4608      	mov	r0, r1
 80240ae:	4611      	mov	r1, r2
 80240b0:	602b      	str	r3, [r5, #0]
 80240b2:	f7de fc87 	bl	80029c4 <_fstat>
 80240b6:	1c43      	adds	r3, r0, #1
 80240b8:	d102      	bne.n	80240c0 <_fstat_r+0x1c>
 80240ba:	682b      	ldr	r3, [r5, #0]
 80240bc:	b103      	cbz	r3, 80240c0 <_fstat_r+0x1c>
 80240be:	6023      	str	r3, [r4, #0]
 80240c0:	bd38      	pop	{r3, r4, r5, pc}
 80240c2:	bf00      	nop
 80240c4:	20001d44 	.word	0x20001d44

080240c8 <_isatty_r>:
 80240c8:	b538      	push	{r3, r4, r5, lr}
 80240ca:	4d06      	ldr	r5, [pc, #24]	@ (80240e4 <_isatty_r+0x1c>)
 80240cc:	2300      	movs	r3, #0
 80240ce:	4604      	mov	r4, r0
 80240d0:	4608      	mov	r0, r1
 80240d2:	602b      	str	r3, [r5, #0]
 80240d4:	f7de fc86 	bl	80029e4 <_isatty>
 80240d8:	1c43      	adds	r3, r0, #1
 80240da:	d102      	bne.n	80240e2 <_isatty_r+0x1a>
 80240dc:	682b      	ldr	r3, [r5, #0]
 80240de:	b103      	cbz	r3, 80240e2 <_isatty_r+0x1a>
 80240e0:	6023      	str	r3, [r4, #0]
 80240e2:	bd38      	pop	{r3, r4, r5, pc}
 80240e4:	20001d44 	.word	0x20001d44

080240e8 <_sbrk_r>:
 80240e8:	b538      	push	{r3, r4, r5, lr}
 80240ea:	4d06      	ldr	r5, [pc, #24]	@ (8024104 <_sbrk_r+0x1c>)
 80240ec:	2300      	movs	r3, #0
 80240ee:	4604      	mov	r4, r0
 80240f0:	4608      	mov	r0, r1
 80240f2:	602b      	str	r3, [r5, #0]
 80240f4:	f7de fc8e 	bl	8002a14 <_sbrk>
 80240f8:	1c43      	adds	r3, r0, #1
 80240fa:	d102      	bne.n	8024102 <_sbrk_r+0x1a>
 80240fc:	682b      	ldr	r3, [r5, #0]
 80240fe:	b103      	cbz	r3, 8024102 <_sbrk_r+0x1a>
 8024100:	6023      	str	r3, [r4, #0]
 8024102:	bd38      	pop	{r3, r4, r5, pc}
 8024104:	20001d44 	.word	0x20001d44

08024108 <__assert_func>:
 8024108:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 802410a:	4614      	mov	r4, r2
 802410c:	461a      	mov	r2, r3
 802410e:	4b09      	ldr	r3, [pc, #36]	@ (8024134 <__assert_func+0x2c>)
 8024110:	681b      	ldr	r3, [r3, #0]
 8024112:	4605      	mov	r5, r0
 8024114:	68d8      	ldr	r0, [r3, #12]
 8024116:	b14c      	cbz	r4, 802412c <__assert_func+0x24>
 8024118:	4b07      	ldr	r3, [pc, #28]	@ (8024138 <__assert_func+0x30>)
 802411a:	9100      	str	r1, [sp, #0]
 802411c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8024120:	4906      	ldr	r1, [pc, #24]	@ (802413c <__assert_func+0x34>)
 8024122:	462b      	mov	r3, r5
 8024124:	f000 f842 	bl	80241ac <fiprintf>
 8024128:	f000 f852 	bl	80241d0 <abort>
 802412c:	4b04      	ldr	r3, [pc, #16]	@ (8024140 <__assert_func+0x38>)
 802412e:	461c      	mov	r4, r3
 8024130:	e7f3      	b.n	802411a <__assert_func+0x12>
 8024132:	bf00      	nop
 8024134:	20000084 	.word	0x20000084
 8024138:	0802730d 	.word	0x0802730d
 802413c:	0802731a 	.word	0x0802731a
 8024140:	08027348 	.word	0x08027348

08024144 <_calloc_r>:
 8024144:	b570      	push	{r4, r5, r6, lr}
 8024146:	fba1 5402 	umull	r5, r4, r1, r2
 802414a:	b934      	cbnz	r4, 802415a <_calloc_r+0x16>
 802414c:	4629      	mov	r1, r5
 802414e:	f7ff f9cb 	bl	80234e8 <_malloc_r>
 8024152:	4606      	mov	r6, r0
 8024154:	b928      	cbnz	r0, 8024162 <_calloc_r+0x1e>
 8024156:	4630      	mov	r0, r6
 8024158:	bd70      	pop	{r4, r5, r6, pc}
 802415a:	220c      	movs	r2, #12
 802415c:	6002      	str	r2, [r0, #0]
 802415e:	2600      	movs	r6, #0
 8024160:	e7f9      	b.n	8024156 <_calloc_r+0x12>
 8024162:	462a      	mov	r2, r5
 8024164:	4621      	mov	r1, r4
 8024166:	f7fe fa65 	bl	8022634 <memset>
 802416a:	e7f4      	b.n	8024156 <_calloc_r+0x12>

0802416c <__ascii_mbtowc>:
 802416c:	b082      	sub	sp, #8
 802416e:	b901      	cbnz	r1, 8024172 <__ascii_mbtowc+0x6>
 8024170:	a901      	add	r1, sp, #4
 8024172:	b142      	cbz	r2, 8024186 <__ascii_mbtowc+0x1a>
 8024174:	b14b      	cbz	r3, 802418a <__ascii_mbtowc+0x1e>
 8024176:	7813      	ldrb	r3, [r2, #0]
 8024178:	600b      	str	r3, [r1, #0]
 802417a:	7812      	ldrb	r2, [r2, #0]
 802417c:	1e10      	subs	r0, r2, #0
 802417e:	bf18      	it	ne
 8024180:	2001      	movne	r0, #1
 8024182:	b002      	add	sp, #8
 8024184:	4770      	bx	lr
 8024186:	4610      	mov	r0, r2
 8024188:	e7fb      	b.n	8024182 <__ascii_mbtowc+0x16>
 802418a:	f06f 0001 	mvn.w	r0, #1
 802418e:	e7f8      	b.n	8024182 <__ascii_mbtowc+0x16>

08024190 <__ascii_wctomb>:
 8024190:	4603      	mov	r3, r0
 8024192:	4608      	mov	r0, r1
 8024194:	b141      	cbz	r1, 80241a8 <__ascii_wctomb+0x18>
 8024196:	2aff      	cmp	r2, #255	@ 0xff
 8024198:	d904      	bls.n	80241a4 <__ascii_wctomb+0x14>
 802419a:	228a      	movs	r2, #138	@ 0x8a
 802419c:	601a      	str	r2, [r3, #0]
 802419e:	f04f 30ff 	mov.w	r0, #4294967295
 80241a2:	4770      	bx	lr
 80241a4:	700a      	strb	r2, [r1, #0]
 80241a6:	2001      	movs	r0, #1
 80241a8:	4770      	bx	lr
	...

080241ac <fiprintf>:
 80241ac:	b40e      	push	{r1, r2, r3}
 80241ae:	b503      	push	{r0, r1, lr}
 80241b0:	4601      	mov	r1, r0
 80241b2:	ab03      	add	r3, sp, #12
 80241b4:	4805      	ldr	r0, [pc, #20]	@ (80241cc <fiprintf+0x20>)
 80241b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80241ba:	6800      	ldr	r0, [r0, #0]
 80241bc:	9301      	str	r3, [sp, #4]
 80241be:	f7ff fdc3 	bl	8023d48 <_vfiprintf_r>
 80241c2:	b002      	add	sp, #8
 80241c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80241c8:	b003      	add	sp, #12
 80241ca:	4770      	bx	lr
 80241cc:	20000084 	.word	0x20000084

080241d0 <abort>:
 80241d0:	b508      	push	{r3, lr}
 80241d2:	2006      	movs	r0, #6
 80241d4:	f000 f82c 	bl	8024230 <raise>
 80241d8:	2001      	movs	r0, #1
 80241da:	f7de fba3 	bl	8002924 <_exit>

080241de <_raise_r>:
 80241de:	291f      	cmp	r1, #31
 80241e0:	b538      	push	{r3, r4, r5, lr}
 80241e2:	4605      	mov	r5, r0
 80241e4:	460c      	mov	r4, r1
 80241e6:	d904      	bls.n	80241f2 <_raise_r+0x14>
 80241e8:	2316      	movs	r3, #22
 80241ea:	6003      	str	r3, [r0, #0]
 80241ec:	f04f 30ff 	mov.w	r0, #4294967295
 80241f0:	bd38      	pop	{r3, r4, r5, pc}
 80241f2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80241f4:	b112      	cbz	r2, 80241fc <_raise_r+0x1e>
 80241f6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80241fa:	b94b      	cbnz	r3, 8024210 <_raise_r+0x32>
 80241fc:	4628      	mov	r0, r5
 80241fe:	f000 f831 	bl	8024264 <_getpid_r>
 8024202:	4622      	mov	r2, r4
 8024204:	4601      	mov	r1, r0
 8024206:	4628      	mov	r0, r5
 8024208:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 802420c:	f000 b818 	b.w	8024240 <_kill_r>
 8024210:	2b01      	cmp	r3, #1
 8024212:	d00a      	beq.n	802422a <_raise_r+0x4c>
 8024214:	1c59      	adds	r1, r3, #1
 8024216:	d103      	bne.n	8024220 <_raise_r+0x42>
 8024218:	2316      	movs	r3, #22
 802421a:	6003      	str	r3, [r0, #0]
 802421c:	2001      	movs	r0, #1
 802421e:	e7e7      	b.n	80241f0 <_raise_r+0x12>
 8024220:	2100      	movs	r1, #0
 8024222:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8024226:	4620      	mov	r0, r4
 8024228:	4798      	blx	r3
 802422a:	2000      	movs	r0, #0
 802422c:	e7e0      	b.n	80241f0 <_raise_r+0x12>
	...

08024230 <raise>:
 8024230:	4b02      	ldr	r3, [pc, #8]	@ (802423c <raise+0xc>)
 8024232:	4601      	mov	r1, r0
 8024234:	6818      	ldr	r0, [r3, #0]
 8024236:	f7ff bfd2 	b.w	80241de <_raise_r>
 802423a:	bf00      	nop
 802423c:	20000084 	.word	0x20000084

08024240 <_kill_r>:
 8024240:	b538      	push	{r3, r4, r5, lr}
 8024242:	4d07      	ldr	r5, [pc, #28]	@ (8024260 <_kill_r+0x20>)
 8024244:	2300      	movs	r3, #0
 8024246:	4604      	mov	r4, r0
 8024248:	4608      	mov	r0, r1
 802424a:	4611      	mov	r1, r2
 802424c:	602b      	str	r3, [r5, #0]
 802424e:	f7de fb59 	bl	8002904 <_kill>
 8024252:	1c43      	adds	r3, r0, #1
 8024254:	d102      	bne.n	802425c <_kill_r+0x1c>
 8024256:	682b      	ldr	r3, [r5, #0]
 8024258:	b103      	cbz	r3, 802425c <_kill_r+0x1c>
 802425a:	6023      	str	r3, [r4, #0]
 802425c:	bd38      	pop	{r3, r4, r5, pc}
 802425e:	bf00      	nop
 8024260:	20001d44 	.word	0x20001d44

08024264 <_getpid_r>:
 8024264:	f7de bb46 	b.w	80028f4 <_getpid>

08024268 <_init>:
 8024268:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802426a:	bf00      	nop
 802426c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802426e:	bc08      	pop	{r3}
 8024270:	469e      	mov	lr, r3
 8024272:	4770      	bx	lr

08024274 <_fini>:
 8024274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8024276:	bf00      	nop
 8024278:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802427a:	bc08      	pop	{r3}
 802427c:	469e      	mov	lr, r3
 802427e:	4770      	bx	lr
