// Seed: 2255888363
module module_0;
  wire id_1;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    output wire id_0,
    input tri0 id_1,
    input tri0 id_2,
    input uwire id_3,
    input wire id_4,
    input supply1 id_5
);
  wire id_7;
  ;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_2 = 32'd72
) (
    input tri1 id_0,
    input tri1 id_1,
    input wor  _id_2,
    input wand id_3
);
  logic [7:0]["" : -1] id_5;
  assign id_5[id_2] = -1;
  wire id_6;
  wire id_7;
  module_0 modCall_1 ();
endmodule
