read -sv run_verilog_mid/adder_32b_9_72_fa381c0bf100c0b2c8df83750804c011.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_72_fa381c0bf100c0b2c8df83750804c011_yosys.v
