OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: 380 2800
[INFO GPL-0004] CoreAreaLxLy: 10260 11200
[INFO GPL-0005] CoreAreaUxUy: 1249440 1248800
[INFO GPL-0006] NumInstances: 79057
[INFO GPL-0007] NumPlaceInstances: 77063
[INFO GPL-0008] NumFixedInstances: 1994
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 92003
[INFO GPL-0011] NumPins: 315831
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 1259800 1259800
[INFO GPL-0014] CoreAreaLxLy: 10260 11200
[INFO GPL-0015] CoreAreaUxUy: 1249440 1248800
[INFO GPL-0016] CoreArea: 1533609168000
[INFO GPL-0017] NonPlaceInstsArea: 2121616000
[INFO GPL-0018] PlaceInstsArea: 586594904000
[INFO GPL-0019] Util(%): 38.30
[INFO GPL-0020] StdInstsArea: 586594904000
[INFO GPL-0021] MacroInstsArea: 0
[INFO GPL-0031] FillerInit: NumGCells: 209090
[INFO GPL-0032] FillerInit: NumGNets: 92003
[INFO GPL-0033] FillerInit: NumGPins: 315831
[INFO GPL-0023] TargetDensity: 1.00
[INFO GPL-0024] AveragePlaceInstArea: 7611887
[INFO GPL-0025] IdealBinArea: 7611887
[INFO GPL-0026] IdealBinCnt: 201475
[INFO GPL-0027] TotalBinArea: 1533609168000
[INFO GPL-0028] BinCnt: 256 256
[INFO GPL-0029] BinSize: 4841 4835
[INFO GPL-0030] NumBins: 65536
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: 380 2800
[INFO GPL-0004] CoreAreaLxLy: 10260 11200
[INFO GPL-0005] CoreAreaUxUy: 1249440 1248800
[INFO GPL-0006] NumInstances: 79057
[INFO GPL-0007] NumPlaceInstances: 77063
[INFO GPL-0008] NumFixedInstances: 1994
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 92003
[INFO GPL-0011] NumPins: 315831
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 1259800 1259800
[INFO GPL-0014] CoreAreaLxLy: 10260 11200
[INFO GPL-0015] CoreAreaUxUy: 1249440 1248800
[INFO GPL-0016] CoreArea: 1533609168000
[INFO GPL-0017] NonPlaceInstsArea: 2121616000
[INFO GPL-0018] PlaceInstsArea: 586594904000
[INFO GPL-0019] Util(%): 38.30
[INFO GPL-0020] StdInstsArea: 586594904000
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.00186533 HPWL: 3831479779
[InitialPlace]  Iter: 2 CG residual: 0.00099902 HPWL: 1994656244
[InitialPlace]  Iter: 3 CG residual: 0.00082324 HPWL: 1899021062
[InitialPlace]  Iter: 4 CG residual: 0.00058684 HPWL: 1853793596
[InitialPlace]  Iter: 5 CG residual: 0.00033150 HPWL: 1820913880
[InitialPlace]  Iter: 6 CG residual: 0.00022162 HPWL: 1797691533
[InitialPlace]  Iter: 7 CG residual: 0.00016502 HPWL: 1772724253
[InitialPlace]  Iter: 8 CG residual: 0.00013057 HPWL: 1749662114
[InitialPlace]  Iter: 9 CG residual: 0.00009849 HPWL: 1732334233
[InitialPlace]  Iter: 10 CG residual: 0.00008996 HPWL: 1720778435
[InitialPlace]  Iter: 11 CG residual: 0.00007728 HPWL: 1710591235
[InitialPlace]  Iter: 12 CG residual: 0.00007337 HPWL: 1704003944
[InitialPlace]  Iter: 13 CG residual: 0.00007149 HPWL: 1696951316
[InitialPlace]  Iter: 14 CG residual: 0.00006095 HPWL: 1692955826
[InitialPlace]  Iter: 15 CG residual: 0.00005046 HPWL: 1688876401
[InitialPlace]  Iter: 16 CG residual: 0.00004223 HPWL: 1686780405
[InitialPlace]  Iter: 17 CG residual: 0.00003896 HPWL: 1683858632
[InitialPlace]  Iter: 18 CG residual: 0.00004853 HPWL: 1683102906
[InitialPlace]  Iter: 19 CG residual: 0.00003732 HPWL: 1680640064
[InitialPlace]  Iter: 20 CG residual: 0.00003542 HPWL: 1680280598
[INFO GPL-0031] FillerInit: NumGCells: 112209
[INFO GPL-0032] FillerInit: NumGNets: 92003
[INFO GPL-0033] FillerInit: NumGPins: 315831
[INFO GPL-0023] TargetDensity: 0.55
[INFO GPL-0024] AveragePlaceInstArea: 7611887
[INFO GPL-0025] IdealBinArea: 13908904
[INFO GPL-0026] IdealBinCnt: 110260
[INFO GPL-0027] TotalBinArea: 1533609168000
[INFO GPL-0028] BinCnt: 256 256
[INFO GPL-0029] BinSize: 4841 4835
[INFO GPL-0030] NumBins: 65536
[NesterovSolve] Iter: 1 overflow: 0.962496 HPWL: 1362259176
[NesterovSolve] Iter: 10 overflow: 0.907329 HPWL: 1607210835
[NesterovSolve] Iter: 20 overflow: 0.883051 HPWL: 1729980201
[NesterovSolve] Iter: 30 overflow: 0.872802 HPWL: 1781874543
[NesterovSolve] Iter: 40 overflow: 0.86585 HPWL: 1810423715
[NesterovSolve] Iter: 50 overflow: 0.860128 HPWL: 1828771913
[NesterovSolve] Iter: 60 overflow: 0.855452 HPWL: 1844467108
[NesterovSolve] Iter: 70 overflow: 0.852208 HPWL: 1856817372
[NesterovSolve] Iter: 80 overflow: 0.849461 HPWL: 1864112871
[NesterovSolve] Iter: 90 overflow: 0.847618 HPWL: 1864313702
[NesterovSolve] Iter: 100 overflow: 0.846599 HPWL: 1860574155
[NesterovSolve] Iter: 110 overflow: 0.845794 HPWL: 1855675340
[NesterovSolve] Iter: 120 overflow: 0.845508 HPWL: 1850504599
[NesterovSolve] Iter: 130 overflow: 0.845585 HPWL: 1845958572
[NesterovSolve] Iter: 140 overflow: 0.845579 HPWL: 1841995637
[NesterovSolve] Iter: 150 overflow: 0.845328 HPWL: 1839858117
[NesterovSolve] Iter: 160 overflow: 0.844997 HPWL: 1840672907
[NesterovSolve] Iter: 170 overflow: 0.843928 HPWL: 1846588204
[NesterovSolve] Iter: 180 overflow: 0.8428 HPWL: 1859495073
[NesterovSolve] Iter: 190 overflow: 0.840265 HPWL: 1885516814
[NesterovSolve] Iter: 200 overflow: 0.836549 HPWL: 1927981790
[NesterovSolve] Iter: 210 overflow: 0.830247 HPWL: 1991433056
[NesterovSolve] Iter: 220 overflow: 0.820647 HPWL: 2082556106
[NesterovSolve] Iter: 230 overflow: 0.808514 HPWL: 2197417051
[NesterovSolve] Iter: 240 overflow: 0.790525 HPWL: 2327201545
[INFO GPL-0100] worst slack 4.17e-10
[INFO GPL-0103] Weighted 9172 nets.
[NesterovSolve] Iter: 250 overflow: 0.769034 HPWL: 2411820302
[NesterovSolve] Iter: 260 overflow: 0.747039 HPWL: 2492108085
[NesterovSolve] Iter: 270 overflow: 0.720207 HPWL: 2591031373
[NesterovSolve] Iter: 280 overflow: 0.689081 HPWL: 2721233201
[NesterovSolve] Iter: 290 overflow: 0.657587 HPWL: 2813947761
[INFO GPL-0100] worst slack 5.28e-11
[INFO GPL-0103] Weighted 9167 nets.
[NesterovSolve] Iter: 300 overflow: 0.623281 HPWL: 2931358599
[NesterovSolve] Snapshot saved at iter = 305
[NesterovSolve] Iter: 310 overflow: 0.583874 HPWL: 3010834359
[NesterovSolve] Iter: 320 overflow: 0.544844 HPWL: 3069063308
[NesterovSolve] Iter: 330 overflow: 0.504484 HPWL: 3125260870
[INFO GPL-0100] worst slack 1.86e-10
[INFO GPL-0103] Weighted 9172 nets.
[NesterovSolve] Iter: 340 overflow: 0.465409 HPWL: 3130595545
[NesterovSolve] Iter: 350 overflow: 0.420824 HPWL: 3177466495
[NesterovSolve] Iter: 360 overflow: 0.37957 HPWL: 3199487898
[NesterovSolve] Iter: 370 overflow: 0.341319 HPWL: 3209762672
[NesterovSolve] Iter: 380 overflow: 0.312632 HPWL: 3208789946
[INFO GPL-0100] worst slack 3.44e-10
[INFO GPL-0103] Weighted 9172 nets.
[NesterovSolve] Iter: 390 overflow: 0.279736 HPWL: 3207663348
[NesterovSolve] Iter: 400 overflow: 0.250617 HPWL: 3210239403
[NesterovSolve] Iter: 410 overflow: 0.222549 HPWL: 3209734481
[INFO GPL-0100] worst slack 3.93e-10
[INFO GPL-0103] Weighted 9172 nets.
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 4200 4200
[INFO GPL-0038] TileCnt: 299 299
[INFO GPL-0039] numRoutingLayers: 10
[INFO GPL-0040] NumTiles: 89401
[INFO GPL-0063] TotalRouteOverflowH2: 862.6001001596451
[INFO GPL-0064] TotalRouteOverflowV2: 401.29223132133484
[INFO GPL-0065] OverflowTileCnt2: 4474
[INFO GPL-0066] 0.5%RC: 1.4262001050652275
[INFO GPL-0067] 1.0%RC: 1.2486595849408029
[INFO GPL-0068] 2.0%RC: 1.1243297924704014
[INFO GPL-0069] 5.0%RC: 1.0497319169881605
[INFO GPL-0070] 0.5rcK: 1.0
[INFO GPL-0071] 1.0rcK: 1.0
[INFO GPL-0072] 2.0rcK: 0.0
[INFO GPL-0073] 5.0rcK: 0.0
[INFO GPL-0074] FinalRC: 1.3374299
[INFO GPL-0045] InflatedAreaDelta: 41632289776
[INFO GPL-0046] TargetDensity: 0.5472672
[INFO GPL-0049] WhiteSpaceArea: 1531487552000
[INFO GPL-0050] NesterovInstsArea: 586594904000
[INFO GPL-0051] TotalFillerArea: 251537987648
[INFO GPL-0052] TotalGCellsArea: 838132891648
[INFO GPL-0053] ExpectedTotalGCellsArea: 879765181424
[INFO GPL-0054] NewTargetDensity: 0.5744514
[INFO GPL-0055] NewWhiteSpaceArea: 1531487552000
[INFO GPL-0056] MovableArea: 879765159936
[INFO GPL-0057] NewNesterovInstsArea: 628227193776
[INFO GPL-0058] NewTotalFillerArea: 251537966160
[INFO GPL-0059] NewTotalGCellsArea: 879765159936
[NesterovSolve] Revert back to snapshot coordi
[NesterovSolve] Iter: 420 overflow: 0.601624 HPWL: 3035714476
[NesterovSolve] Iter: 430 overflow: 0.554905 HPWL: 3132305432
[NesterovSolve] Iter: 440 overflow: 0.529997 HPWL: 3220159025
[NesterovSolve] Iter: 450 overflow: 0.496961 HPWL: 3209626717
[NesterovSolve] Iter: 460 overflow: 0.465965 HPWL: 3193409838
[NesterovSolve] Iter: 470 overflow: 0.429077 HPWL: 3237928482
[NesterovSolve] Iter: 480 overflow: 0.396602 HPWL: 3266598405
[NesterovSolve] Iter: 490 overflow: 0.365297 HPWL: 3260534187
[NesterovSolve] Iter: 500 overflow: 0.332437 HPWL: 3261747750
[NesterovSolve] Iter: 510 overflow: 0.300077 HPWL: 3274684680
[NesterovSolve] Iter: 520 overflow: 0.269658 HPWL: 3274848963
[NesterovSolve] Iter: 530 overflow: 0.240832 HPWL: 3280223724
[NesterovSolve] Iter: 540 overflow: 0.211852 HPWL: 3282564239
[INFO GPL-0075] Routability numCall: 2 inflationIterCnt: 2 bloatIterCnt: 0
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 4200 4200
[INFO GPL-0038] TileCnt: 299 299
[INFO GPL-0039] numRoutingLayers: 10
[INFO GPL-0040] NumTiles: 89401
[INFO GPL-0063] TotalRouteOverflowH2: 304.1286280155182
[INFO GPL-0064] TotalRouteOverflowV2: 45.616889119148254
[INFO GPL-0065] OverflowTileCnt2: 1649
[INFO GPL-0066] 0.5%RC: 1.175290275513267
[INFO GPL-0067] 1.0%RC: 1.0876704030024555
[INFO GPL-0068] 2.0%RC: 1.0438352015012278
[INFO GPL-0069] 5.0%RC: 1.017534080600491
[INFO GPL-0070] 0.5rcK: 1.0
[INFO GPL-0071] 1.0rcK: 1.0
[INFO GPL-0072] 2.0rcK: 0.0
[INFO GPL-0073] 5.0rcK: 0.0
[INFO GPL-0074] FinalRC: 1.1314803
[NesterovSolve] Iter: 550 overflow: 0.186539 HPWL: 3285790605
[NesterovSolve] Iter: 560 overflow: 0.161813 HPWL: 3288362158
[INFO GPL-0100] worst slack 4.49e-10
[INFO GPL-0103] Weighted 9170 nets.
[NesterovSolve] Iter: 570 overflow: 0.13946 HPWL: 3291056476
[NesterovSolve] Iter: 580 overflow: 0.120248 HPWL: 3293507534
[NesterovSolve] Iter: 590 overflow: 0.103324 HPWL: 3296713012
[NesterovSolve] Finished with Overflow: 0.098884

==========================================================================
global place check_setup
--------------------------------------------------------------------------
Warning: There are 92 unclocked register/latch pins.
Warning: There are 406 unconstrained endpoints.

==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -1531006.12

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -147.14

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -147.14

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_l (input port clocked by core_clock)
Endpoint: _165512_ (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.68    0.68 ^ input external delay
     9   34.78    0.00    0.00    0.68 ^ rst_l (in)
                                         rst_l (net)
                  0.02    0.01    0.69 ^ _126125_/A (INV_X1)
     1    1.60    0.01    0.01    0.70 v _126125_/ZN (INV_X1)
                                         _044403_ (net)
                  0.01    0.00    0.70 v _126127_/A (AOI21_X1)
 10844 23094.68   77.09   82.77   83.47 ^ _126127_/ZN (AOI21_X1)
                                         core_rst_l (net)
                 77.11    1.43   84.90 ^ _165512_/RN (DFFR_X1)
                                 84.90   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _165512_/CK (DFFR_X1)
                         96.71   96.71   library removal time
                                 96.71   data required time
-----------------------------------------------------------------------------
                                 96.71   data required time
                                -84.90   data arrival time
-----------------------------------------------------------------------------
                                -11.81   slack (VIOLATED)


Startpoint: _162641_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _157256_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _162641_/CK (DFFR_X1)
     1    1.31    0.01    0.06    0.06 ^ _162641_/QN (DFFR_X1)
                                         dec.lsu_error_pkt_dc3[34] (net)
                  0.01    0.00    0.06 ^ _157256_/D (DFFR_X1)
                                  0.06   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _157256_/CK (DFFR_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.06   data arrival time
-----------------------------------------------------------------------------
                                  0.06   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_l (input port clocked by core_clock)
Endpoint: _155145_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.68    0.68 ^ input external delay
     9   34.78    0.00    0.00    0.68 ^ rst_l (in)
                                         rst_l (net)
                  0.02    0.01    0.69 ^ _126125_/A (INV_X1)
     1    1.60    0.01    0.01    0.70 v _126125_/ZN (INV_X1)
                                         _044403_ (net)
                  0.01    0.00    0.70 v _126127_/A (AOI21_X1)
 10844 23094.68  100.92  109.29  109.99 ^ _126127_/ZN (AOI21_X1)
                                         core_rst_l (net)
                102.75   15.73  125.73 ^ _155145_/RN (DFFR_X1)
                                125.73   data arrival time

                  0.00    3.40    3.40   clock core_clock (rise edge)
                          0.00    3.40   clock network delay (ideal)
                          0.00    3.40   clock reconvergence pessimism
                                  3.40 ^ _155145_/CK (DFFR_X1)
                        -24.81  -21.41   library recovery time
                                -21.41   data required time
-----------------------------------------------------------------------------
                                -21.41   data required time
                               -125.73   data arrival time
-----------------------------------------------------------------------------
                               -147.14   slack (VIOLATED)


Startpoint: rst_l (input port clocked by core_clock)
Endpoint: core_rst_l (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.68    0.68 ^ input external delay
     9   34.78    0.00    0.00    0.68 ^ rst_l (in)
                                         rst_l (net)
                  0.02    0.01    0.69 ^ _126125_/A (INV_X1)
     1    1.60    0.01    0.01    0.70 v _126125_/ZN (INV_X1)
                                         _044403_ (net)
                  0.01    0.00    0.70 v _126127_/A (AOI21_X1)
 10844 23094.68  100.92  109.29  109.99 ^ _126127_/ZN (AOI21_X1)
                                         core_rst_l (net)
                101.00    3.12  113.11 ^ core_rst_l (out)
                                113.11   data arrival time

                  0.00    3.40    3.40   clock core_clock (rise edge)
                          0.00    3.40   clock network delay (ideal)
                          0.00    3.40   clock reconvergence pessimism
                         -0.68    2.72   output external delay
                                  2.72   data required time
-----------------------------------------------------------------------------
                                  2.72   data required time
                               -113.11   data arrival time
-----------------------------------------------------------------------------
                               -110.39   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_l (input port clocked by core_clock)
Endpoint: _155145_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.68    0.68 ^ input external delay
     9   34.78    0.00    0.00    0.68 ^ rst_l (in)
                                         rst_l (net)
                  0.02    0.01    0.69 ^ _126125_/A (INV_X1)
     1    1.60    0.01    0.01    0.70 v _126125_/ZN (INV_X1)
                                         _044403_ (net)
                  0.01    0.00    0.70 v _126127_/A (AOI21_X1)
 10844 23094.68  100.92  109.29  109.99 ^ _126127_/ZN (AOI21_X1)
                                         core_rst_l (net)
                102.75   15.73  125.73 ^ _155145_/RN (DFFR_X1)
                                125.73   data arrival time

                  0.00    3.40    3.40   clock core_clock (rise edge)
                          0.00    3.40   clock network delay (ideal)
                          0.00    3.40   clock reconvergence pessimism
                                  3.40 ^ _155145_/CK (DFFR_X1)
                        -24.81  -21.41   library recovery time
                                -21.41   data required time
-----------------------------------------------------------------------------
                                -21.41   data required time
                               -125.73   data arrival time
-----------------------------------------------------------------------------
                               -147.14   slack (VIOLATED)


Startpoint: rst_l (input port clocked by core_clock)
Endpoint: core_rst_l (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.68    0.68 ^ input external delay
     9   34.78    0.00    0.00    0.68 ^ rst_l (in)
                                         rst_l (net)
                  0.02    0.01    0.69 ^ _126125_/A (INV_X1)
     1    1.60    0.01    0.01    0.70 v _126125_/ZN (INV_X1)
                                         _044403_ (net)
                  0.01    0.00    0.70 v _126127_/A (AOI21_X1)
 10844 23094.68  100.92  109.29  109.99 ^ _126127_/ZN (AOI21_X1)
                                         core_rst_l (net)
                101.00    3.12  113.11 ^ core_rst_l (out)
                                113.11   data arrival time

                  0.00    3.40    3.40   clock core_clock (rise edge)
                          0.00    3.40   clock network delay (ideal)
                          0.00    3.40   clock reconvergence pessimism
                         -0.68    2.72   output external delay
                                  2.72   data required time
-----------------------------------------------------------------------------
                                  2.72   data required time
                               -113.11   data arrival time
-----------------------------------------------------------------------------
                               -110.39   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.67e-01   1.32e-02   9.72e-04   2.81e-01  73.0%
Combinational          5.39e-02   4.82e-02   1.93e-03   1.04e-01  27.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.21e-01   6.14e-02   2.90e-03   3.85e-01 100.0%
                          83.3%      15.9%       0.8%

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 147179 u^2 38% utilization.

Elapsed time: 2:55.36[h:]min:sec. CPU time: user 205.30 sys 0.37 (117%). Peak memory: 995436KB.
