Fitter report for mycpu
Thu Apr  9 12:51:56 2015
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Fitter Netlist Optimizations
  5. Ignored Assignments
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. |mycpu|ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|ALTSYNCRAM
 25. Routing Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Fitter Summary                                                                  ;
+------------------------------------+--------------------------------------------+
; Fitter Status                      ; Successful - Thu Apr  9 12:51:55 2015      ;
; Quartus II 64-Bit Version          ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name                      ; mycpu                                      ;
; Top-level Entity Name              ; mycpu                                      ;
; Family                             ; Cyclone IV E                               ;
; Device                             ; EP4CE22F17C6                               ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; 523 / 22,320 ( 2 % )                       ;
;     Total combinational functions  ; 486 / 22,320 ( 2 % )                       ;
;     Dedicated logic registers      ; 230 / 22,320 ( 1 % )                       ;
; Total registers                    ; 238                                        ;
; Total pins                         ; 11 / 154 ( 7 % )                           ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 8,192 / 608,256 ( 1 % )                    ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                            ;
; Total PLLs                         ; 0 / 4 ( 0 % )                              ;
+------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE22F17C6                          ;                                       ;
; Use smart compilation                                                      ; On                                    ; Off                                   ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Auto Packed Registers                                                      ; Normal                                ; Auto                                  ;
; Physical Synthesis Effort Level                                            ; Fast                                  ; Normal                                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                  ;
+-----------------+-----------------+------------------+---------------------------------+-----------+----------------+------------------------------+------------------+-----------------------+
; Node            ; Action          ; Operation        ; Reason                          ; Node Port ; Node Port Name ; Destination Node             ; Destination Port ; Destination Port Name ;
+-----------------+-----------------+------------------+---------------------------------+-----------+----------------+------------------------------+------------------+-----------------------+
; registers[6][0] ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registers[6][0]~_Duplicate_1 ; Q                ;                       ;
; registers[6][0] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; LED[0]~output                ; I                ;                       ;
; registers[6][1] ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registers[6][1]~_Duplicate_1 ; Q                ;                       ;
; registers[6][1] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; LED[1]~output                ; I                ;                       ;
; registers[6][2] ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registers[6][2]~_Duplicate_1 ; Q                ;                       ;
; registers[6][2] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; LED[2]~output                ; I                ;                       ;
; registers[6][3] ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registers[6][3]~_Duplicate_1 ; Q                ;                       ;
; registers[6][3] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; LED[3]~output                ; I                ;                       ;
; registers[6][4] ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registers[6][4]~_Duplicate_1 ; Q                ;                       ;
; registers[6][4] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; LED[4]~output                ; I                ;                       ;
; registers[6][5] ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registers[6][5]~_Duplicate_1 ; Q                ;                       ;
; registers[6][5] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; LED[5]~output                ; I                ;                       ;
; registers[6][6] ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registers[6][6]~_Duplicate_1 ; Q                ;                       ;
; registers[6][6] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; LED[6]~output                ; I                ;                       ;
; registers[6][7] ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registers[6][7]~_Duplicate_1 ; Q                ;                       ;
; registers[6][7] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; LED[7]~output                ; I                ;                       ;
+-----------------+-----------------+------------------+---------------------------------+-----------+----------------+------------------------------+------------------+-----------------------+


+------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                  ;
+---------------------+----------------+--------------+---------------+---------------+----------------+
; Name                ; Ignored Entity ; Ignored From ; Ignored To    ; Ignored Value ; Ignored Source ;
+---------------------+----------------+--------------+---------------+---------------+----------------+
; Location            ;                ;              ; ADC_CS_N      ; PIN_A10       ; QSF Assignment ;
; Location            ;                ;              ; ADC_SADDR     ; PIN_B10       ; QSF Assignment ;
; Location            ;                ;              ; ADC_SCLK      ; PIN_B14       ; QSF Assignment ;
; Location            ;                ;              ; ADC_SDAT      ; PIN_A9        ; QSF Assignment ;
; Location            ;                ;              ; DRAM_ADDR[0]  ; PIN_P2        ; QSF Assignment ;
; Location            ;                ;              ; DRAM_ADDR[10] ; PIN_N2        ; QSF Assignment ;
; Location            ;                ;              ; DRAM_ADDR[11] ; PIN_N1        ; QSF Assignment ;
; Location            ;                ;              ; DRAM_ADDR[12] ; PIN_L4        ; QSF Assignment ;
; Location            ;                ;              ; DRAM_ADDR[1]  ; PIN_N5        ; QSF Assignment ;
; Location            ;                ;              ; DRAM_ADDR[2]  ; PIN_N6        ; QSF Assignment ;
; Location            ;                ;              ; DRAM_ADDR[3]  ; PIN_M8        ; QSF Assignment ;
; Location            ;                ;              ; DRAM_ADDR[4]  ; PIN_P8        ; QSF Assignment ;
; Location            ;                ;              ; DRAM_ADDR[5]  ; PIN_T7        ; QSF Assignment ;
; Location            ;                ;              ; DRAM_ADDR[6]  ; PIN_N8        ; QSF Assignment ;
; Location            ;                ;              ; DRAM_ADDR[7]  ; PIN_T6        ; QSF Assignment ;
; Location            ;                ;              ; DRAM_ADDR[8]  ; PIN_R1        ; QSF Assignment ;
; Location            ;                ;              ; DRAM_ADDR[9]  ; PIN_P1        ; QSF Assignment ;
; Location            ;                ;              ; DRAM_BA[0]    ; PIN_M7        ; QSF Assignment ;
; Location            ;                ;              ; DRAM_BA[1]    ; PIN_M6        ; QSF Assignment ;
; Location            ;                ;              ; DRAM_CAS_N    ; PIN_L1        ; QSF Assignment ;
; Location            ;                ;              ; DRAM_CKE      ; PIN_L7        ; QSF Assignment ;
; Location            ;                ;              ; DRAM_CLK      ; PIN_R4        ; QSF Assignment ;
; Location            ;                ;              ; DRAM_CS_N     ; PIN_P6        ; QSF Assignment ;
; Location            ;                ;              ; DRAM_DQM[0]   ; PIN_R6        ; QSF Assignment ;
; Location            ;                ;              ; DRAM_DQM[1]   ; PIN_T5        ; QSF Assignment ;
; Location            ;                ;              ; DRAM_DQ[0]    ; PIN_G2        ; QSF Assignment ;
; Location            ;                ;              ; DRAM_DQ[10]   ; PIN_T3        ; QSF Assignment ;
; Location            ;                ;              ; DRAM_DQ[11]   ; PIN_R3        ; QSF Assignment ;
; Location            ;                ;              ; DRAM_DQ[12]   ; PIN_R5        ; QSF Assignment ;
; Location            ;                ;              ; DRAM_DQ[13]   ; PIN_P3        ; QSF Assignment ;
; Location            ;                ;              ; DRAM_DQ[14]   ; PIN_N3        ; QSF Assignment ;
; Location            ;                ;              ; DRAM_DQ[15]   ; PIN_K1        ; QSF Assignment ;
; Location            ;                ;              ; DRAM_DQ[1]    ; PIN_G1        ; QSF Assignment ;
; Location            ;                ;              ; DRAM_DQ[2]    ; PIN_L8        ; QSF Assignment ;
; Location            ;                ;              ; DRAM_DQ[3]    ; PIN_K5        ; QSF Assignment ;
; Location            ;                ;              ; DRAM_DQ[4]    ; PIN_K2        ; QSF Assignment ;
; Location            ;                ;              ; DRAM_DQ[5]    ; PIN_J2        ; QSF Assignment ;
; Location            ;                ;              ; DRAM_DQ[6]    ; PIN_J1        ; QSF Assignment ;
; Location            ;                ;              ; DRAM_DQ[7]    ; PIN_R7        ; QSF Assignment ;
; Location            ;                ;              ; DRAM_DQ[8]    ; PIN_T4        ; QSF Assignment ;
; Location            ;                ;              ; DRAM_DQ[9]    ; PIN_T2        ; QSF Assignment ;
; Location            ;                ;              ; DRAM_RAS_N    ; PIN_L2        ; QSF Assignment ;
; Location            ;                ;              ; DRAM_WE_N     ; PIN_C2        ; QSF Assignment ;
; Location            ;                ;              ; GPIO_0[0]     ; PIN_D3        ; QSF Assignment ;
; Location            ;                ;              ; GPIO_0[10]    ; PIN_B6        ; QSF Assignment ;
; Location            ;                ;              ; GPIO_0[11]    ; PIN_A6        ; QSF Assignment ;
; Location            ;                ;              ; GPIO_0[12]    ; PIN_B7        ; QSF Assignment ;
; Location            ;                ;              ; GPIO_0[13]    ; PIN_D6        ; QSF Assignment ;
; Location            ;                ;              ; GPIO_0[14]    ; PIN_A7        ; QSF Assignment ;
; Location            ;                ;              ; GPIO_0[15]    ; PIN_C6        ; QSF Assignment ;
; Location            ;                ;              ; GPIO_0[16]    ; PIN_C8        ; QSF Assignment ;
; Location            ;                ;              ; GPIO_0[17]    ; PIN_E6        ; QSF Assignment ;
; Location            ;                ;              ; GPIO_0[18]    ; PIN_E7        ; QSF Assignment ;
; Location            ;                ;              ; GPIO_0[19]    ; PIN_D8        ; QSF Assignment ;
; Location            ;                ;              ; GPIO_0[1]     ; PIN_C3        ; QSF Assignment ;
; Location            ;                ;              ; GPIO_0[20]    ; PIN_E8        ; QSF Assignment ;
; Location            ;                ;              ; GPIO_0[21]    ; PIN_F8        ; QSF Assignment ;
; Location            ;                ;              ; GPIO_0[22]    ; PIN_F9        ; QSF Assignment ;
; Location            ;                ;              ; GPIO_0[23]    ; PIN_E9        ; QSF Assignment ;
; Location            ;                ;              ; GPIO_0[24]    ; PIN_C9        ; QSF Assignment ;
; Location            ;                ;              ; GPIO_0[25]    ; PIN_D9        ; QSF Assignment ;
; Location            ;                ;              ; GPIO_0[26]    ; PIN_E11       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_0[27]    ; PIN_E10       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_0[28]    ; PIN_C11       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_0[29]    ; PIN_B11       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_0[2]     ; PIN_A2        ; QSF Assignment ;
; Location            ;                ;              ; GPIO_0[30]    ; PIN_A12       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_0[31]    ; PIN_D11       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_0[32]    ; PIN_D12       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_0[33]    ; PIN_B12       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_0[3]     ; PIN_A3        ; QSF Assignment ;
; Location            ;                ;              ; GPIO_0[4]     ; PIN_B3        ; QSF Assignment ;
; Location            ;                ;              ; GPIO_0[5]     ; PIN_B4        ; QSF Assignment ;
; Location            ;                ;              ; GPIO_0[6]     ; PIN_A4        ; QSF Assignment ;
; Location            ;                ;              ; GPIO_0[7]     ; PIN_B5        ; QSF Assignment ;
; Location            ;                ;              ; GPIO_0[8]     ; PIN_A5        ; QSF Assignment ;
; Location            ;                ;              ; GPIO_0[9]     ; PIN_D5        ; QSF Assignment ;
; Location            ;                ;              ; GPIO_0_IN[0]  ; PIN_A8        ; QSF Assignment ;
; Location            ;                ;              ; GPIO_0_IN[1]  ; PIN_B8        ; QSF Assignment ;
; Location            ;                ;              ; GPIO_1[0]     ; PIN_F13       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_1[10]    ; PIN_P11       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_1[11]    ; PIN_R10       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_1[12]    ; PIN_N12       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_1[13]    ; PIN_P9        ; QSF Assignment ;
; Location            ;                ;              ; GPIO_1[14]    ; PIN_N9        ; QSF Assignment ;
; Location            ;                ;              ; GPIO_1[15]    ; PIN_N11       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_1[16]    ; PIN_L16       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_1[17]    ; PIN_K16       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_1[18]    ; PIN_R16       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_1[19]    ; PIN_L15       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_1[1]     ; PIN_T15       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_1[20]    ; PIN_P15       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_1[21]    ; PIN_P16       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_1[22]    ; PIN_R14       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_1[23]    ; PIN_N16       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_1[24]    ; PIN_N15       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_1[25]    ; PIN_P14       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_1[26]    ; PIN_L14       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_1[27]    ; PIN_N14       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_1[28]    ; PIN_M10       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_1[29]    ; PIN_L13       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_1[2]     ; PIN_T14       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_1[30]    ; PIN_J16       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_1[31]    ; PIN_K15       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_1[32]    ; PIN_J13       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_1[33]    ; PIN_J14       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_1[3]     ; PIN_T13       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_1[4]     ; PIN_R13       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_1[5]     ; PIN_T12       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_1[6]     ; PIN_R12       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_1[7]     ; PIN_T11       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_1[8]     ; PIN_T10       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_1[9]     ; PIN_R11       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_1_IN[0]  ; PIN_T9        ; QSF Assignment ;
; Location            ;                ;              ; GPIO_1_IN[1]  ; PIN_R9        ; QSF Assignment ;
; Location            ;                ;              ; GPIO_2[0]     ; PIN_A14       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_2[10]    ; PIN_F14       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_2[11]    ; PIN_G16       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_2[12]    ; PIN_G15       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_2[1]     ; PIN_B16       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_2[2]     ; PIN_C14       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_2[3]     ; PIN_C16       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_2[4]     ; PIN_C15       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_2[5]     ; PIN_D16       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_2[6]     ; PIN_D15       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_2[7]     ; PIN_D14       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_2[8]     ; PIN_F15       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_2[9]     ; PIN_F16       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_2_IN[0]  ; PIN_E15       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_2_IN[1]  ; PIN_E16       ; QSF Assignment ;
; Location            ;                ;              ; GPIO_2_IN[2]  ; PIN_M16       ; QSF Assignment ;
; Location            ;                ;              ; G_SENSOR_CS_N ; PIN_G5        ; QSF Assignment ;
; Location            ;                ;              ; G_SENSOR_INT  ; PIN_M2        ; QSF Assignment ;
; Location            ;                ;              ; I2C_SCLK      ; PIN_F2        ; QSF Assignment ;
; Location            ;                ;              ; I2C_SDAT      ; PIN_F1        ; QSF Assignment ;
; Location            ;                ;              ; SW[0]         ; PIN_M1        ; QSF Assignment ;
; Location            ;                ;              ; SW[1]         ; PIN_T8        ; QSF Assignment ;
; Location            ;                ;              ; SW[2]         ; PIN_B9        ; QSF Assignment ;
; Location            ;                ;              ; SW[3]         ; PIN_M15       ; QSF Assignment ;
; Fast Input Register ; mycpu          ;              ; *             ; ON            ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; ADC_CS_N      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; ADC_SADDR     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; ADC_SCLK      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; ADC_SDAT      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; DRAM_ADDR[0]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; DRAM_ADDR[10] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; DRAM_ADDR[11] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; DRAM_ADDR[12] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; DRAM_ADDR[1]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; DRAM_ADDR[2]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; DRAM_ADDR[3]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; DRAM_ADDR[4]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; DRAM_ADDR[5]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; DRAM_ADDR[6]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; DRAM_ADDR[7]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; DRAM_ADDR[8]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; DRAM_ADDR[9]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; DRAM_BA[0]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; DRAM_BA[1]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; DRAM_CAS_N    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; DRAM_CKE      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; DRAM_CLK      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; DRAM_CS_N     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; DRAM_DQM[0]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; DRAM_DQM[1]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; DRAM_DQ[0]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; DRAM_DQ[10]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; DRAM_DQ[11]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; DRAM_DQ[12]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; DRAM_DQ[13]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; DRAM_DQ[14]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; DRAM_DQ[15]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; DRAM_DQ[1]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; DRAM_DQ[2]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; DRAM_DQ[3]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; DRAM_DQ[4]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; DRAM_DQ[5]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; DRAM_DQ[6]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; DRAM_DQ[7]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; DRAM_DQ[8]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; DRAM_DQ[9]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; DRAM_RAS_N    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; DRAM_WE_N     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_0[0]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_0[10]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_0[11]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_0[12]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_0[13]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_0[14]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_0[15]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_0[16]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_0[17]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_0[18]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_0[19]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_0[1]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_0[20]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_0[21]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_0[22]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_0[23]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_0[24]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_0[25]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_0[26]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_0[27]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_0[28]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_0[29]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_0[2]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_0[30]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_0[31]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_0[32]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_0[33]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_0[3]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_0[4]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_0[5]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_0[6]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_0[7]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_0[8]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_0[9]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_0_IN[0]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_0_IN[1]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_1[0]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_1[10]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_1[11]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_1[12]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_1[13]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_1[14]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_1[15]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_1[16]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_1[17]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_1[18]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_1[19]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_1[1]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_1[20]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_1[21]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_1[22]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_1[23]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_1[24]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_1[25]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_1[26]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_1[27]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_1[28]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_1[29]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_1[2]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_1[30]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_1[31]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_1[32]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_1[33]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_1[3]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_1[4]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_1[5]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_1[6]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_1[7]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_1[8]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_1[9]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_1_IN[0]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_1_IN[1]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_2[0]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_2[10]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_2[11]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_2[12]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_2[1]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_2[2]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_2[3]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_2[4]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_2[5]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_2[6]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_2[7]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_2[8]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_2[9]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_2_IN[0]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_2_IN[1]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; GPIO_2_IN[2]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; G_SENSOR_CS_N ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; G_SENSOR_INT  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; I2C_SCLK      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; I2C_SDAT      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; SW[0]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; SW[1]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; SW[2]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard        ; mycpu          ;              ; SW[3]         ; 3.3-V LVTTL   ; QSF Assignment ;
+---------------------+----------------+--------------+---------------+---------------+----------------+


+--------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                     ;
+---------------------+--------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]      ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+--------------------+----------------------------+--------------------------+
; Placement (by node) ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 775 ) ; 0.00 % ( 0 / 775 )         ; 0.00 % ( 0 / 775 )       ;
;     -- Achieved     ; 0.00 % ( 0 / 775 ) ; 0.00 % ( 0 / 775 )         ; 0.00 % ( 0 / 775 )       ;
;                     ;                    ;                            ;                          ;
; Routing (by net)    ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+--------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 570 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 195 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/mnolan/projects/mycpu/output_files/mycpu.pin.


+-----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                         ;
+---------------------------------------------+-------------------------+
; Resource                                    ; Usage                   ;
+---------------------------------------------+-------------------------+
; Total logic elements                        ; 523 / 22,320 ( 2 % )    ;
;     -- Combinational with no register       ; 293                     ;
;     -- Register only                        ; 37                      ;
;     -- Combinational with a register        ; 193                     ;
;                                             ;                         ;
; Logic element usage by number of LUT inputs ;                         ;
;     -- 4 input functions                    ; 236                     ;
;     -- 3 input functions                    ; 166                     ;
;     -- <=2 input functions                  ; 84                      ;
;     -- Register only                        ; 37                      ;
;                                             ;                         ;
; Logic elements by mode                      ;                         ;
;     -- normal mode                          ; 435                     ;
;     -- arithmetic mode                      ; 51                      ;
;                                             ;                         ;
; Total registers*                            ; 238 / 23,018 ( 1 % )    ;
;     -- Dedicated logic registers            ; 230 / 22,320 ( 1 % )    ;
;     -- I/O registers                        ; 8 / 698 ( 1 % )         ;
;                                             ;                         ;
; Total LABs:  partially or completely used   ; 41 / 1,395 ( 3 % )      ;
; Virtual pins                                ; 0                       ;
; I/O pins                                    ; 11 / 154 ( 7 % )        ;
;     -- Clock pins                           ; 2 / 7 ( 29 % )          ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )          ;
;                                             ;                         ;
; Global signals                              ; 1                       ;
; M9Ks                                        ; 1 / 66 ( 2 % )          ;
; Total block memory bits                     ; 8,192 / 608,256 ( 1 % ) ;
; Total block memory implementation bits      ; 9,216 / 608,256 ( 2 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )         ;
; PLLs                                        ; 0 / 4 ( 0 % )           ;
; Global clocks                               ; 1 / 20 ( 5 % )          ;
; JTAGs                                       ; 1 / 1 ( 100 % )         ;
; CRC blocks                                  ; 0 / 1 ( 0 % )           ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )           ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )           ;
; Average interconnect usage (total/H/V)      ; 0.6% / 0.6% / 0.6%      ;
; Peak interconnect usage (total/H/V)         ; 3.9% / 4.2% / 3.3%      ;
; Maximum fan-out                             ; 126                     ;
; Highest non-global fan-out                  ; 114                     ;
; Total fan-out                               ; 2440                    ;
; Average fan-out                             ; 3.06                    ;
+---------------------------------------------+-------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                  ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                   ; Low                            ;
;                                             ;                       ;                       ;                                ;
; Total logic elements                        ; 389 / 22320 ( 2 % )   ; 134 / 22320 ( < 1 % ) ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register       ; 239                   ; 54                    ; 0                              ;
;     -- Register only                        ; 18                    ; 19                    ; 0                              ;
;     -- Combinational with a register        ; 132                   ; 61                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                       ;                                ;
;     -- 4 input functions                    ; 188                   ; 48                    ; 0                              ;
;     -- 3 input functions                    ; 138                   ; 28                    ; 0                              ;
;     -- <=2 input functions                  ; 45                    ; 39                    ; 0                              ;
;     -- Register only                        ; 18                    ; 19                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Logic elements by mode                      ;                       ;                       ;                                ;
;     -- normal mode                          ; 328                   ; 107                   ; 0                              ;
;     -- arithmetic mode                      ; 43                    ; 8                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Total registers                             ; 158                   ; 80                    ; 0                              ;
;     -- Dedicated logic registers            ; 150 / 22320 ( < 1 % ) ; 80 / 22320 ( < 1 % )  ; 0 / 22320 ( 0 % )              ;
;     -- I/O registers                        ; 16                    ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Total LABs:  partially or completely used   ; 28 / 1395 ( 2 % )     ; 14 / 1395 ( 1 % )     ; 0 / 1395 ( 0 % )               ;
;                                             ;                       ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                     ; 0                              ;
; I/O pins                                    ; 11                    ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 8192                  ; 0                     ; 0                              ;
; Total RAM block bits                        ; 9216                  ; 0                     ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 1 / 66 ( 1 % )        ; 0 / 66 ( 0 % )        ; 0 / 66 ( 0 % )                 ;
; Clock control block                         ; 1 / 24 ( 4 % )        ; 0 / 24 ( 0 % )        ; 0 / 24 ( 0 % )                 ;
; Double Data Rate I/O output circuitry       ; 8 / 220 ( 3 % )       ; 0 / 220 ( 0 % )       ; 0 / 220 ( 0 % )                ;
;                                             ;                       ;                       ;                                ;
; Connections                                 ;                       ;                       ;                                ;
;     -- Input Connections                    ; 115                   ; 118                   ; 0                              ;
;     -- Registered Input Connections         ; 65                    ; 89                    ; 0                              ;
;     -- Output Connections                   ; 168                   ; 65                    ; 0                              ;
;     -- Registered Output Connections        ; 5                     ; 64                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Internal Connections                        ;                       ;                       ;                                ;
;     -- Total Connections                    ; 1920                  ; 699                   ; 5                              ;
;     -- Registered Connections               ; 796                   ; 468                   ; 0                              ;
;                                             ;                       ;                       ;                                ;
; External Connections                        ;                       ;                       ;                                ;
;     -- Top                                  ; 100                   ; 183                   ; 0                              ;
;     -- sld_hub:auto_hub                     ; 183                   ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Partition Interface                         ;                       ;                       ;                                ;
;     -- Input Ports                          ; 21                    ; 16                    ; 0                              ;
;     -- Output Ports                         ; 15                    ; 34                    ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Registered Ports                            ;                       ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 4                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 23                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Port Connectivity                           ;                       ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 1                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 1                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 1                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 2                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 19                    ; 0                              ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                    ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; CLOCK_50 ; R8    ; 3        ; 27           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; KEY[0]   ; J15   ; 5        ; 53           ; 14           ; 0            ; 114                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; KEY[1]   ; E1    ; 1        ; 0            ; 16           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; LED[0] ; A15   ; 7        ; 38           ; 34           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[1] ; A13   ; 7        ; 49           ; 34           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[2] ; B13   ; 7        ; 49           ; 34           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[3] ; A11   ; 7        ; 40           ; 34           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[4] ; D1    ; 1        ; 0            ; 25           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[5] ; F3    ; 1        ; 0            ; 26           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[6] ; B1    ; 1        ; 0            ; 28           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[7] ; L3    ; 2        ; 0            ; 10           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                       ;
+----------+-----------------------------+------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As            ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO     ; As input tri-stated    ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO ; As input tri-stated    ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                      ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As input tri-stated    ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated    ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                      ; -                       ; Dedicated Programming Pin ;
; H4       ; TDI                         ; -                      ; altera_reserved_tdi     ; JTAG Pin                  ;
; H3       ; TCK                         ; -                      ; altera_reserved_tck     ; JTAG Pin                  ;
; J5       ; TMS                         ; -                      ; altera_reserved_tms     ; JTAG Pin                  ;
; J4       ; TDO                         ; -                      ; altera_reserved_tdo     ; JTAG Pin                  ;
; J3       ; nCE                         ; -                      ; -                       ; Dedicated Programming Pin ;
; J15      ; DIFFIO_R9p, DEV_CLRn        ; Use as regular IO      ; KEY[0]                  ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                   ; -                      ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                      ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                      ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                      ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                      ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R4n, nCEO            ; Use as programming pin ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T19n, PADD1          ; Use as regular IO      ; LED[0]                  ; Dual Purpose Pin          ;
+----------+-----------------------------+------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 8 / 14 ( 57 % ) ; 3.3V          ; --           ;
; 2        ; 1 / 16 ( 6 % )  ; 3.3V          ; --           ;
; 3        ; 1 / 25 ( 4 % )  ; 3.3V          ; --           ;
; 4        ; 0 / 20 ( 0 % )  ; 2.5V          ; --           ;
; 5        ; 1 / 18 ( 6 % )  ; 3.3V          ; --           ;
; 6        ; 1 / 13 ( 8 % )  ; 2.5V          ; --           ;
; 7        ; 4 / 24 ( 17 % ) ; 3.3V          ; --           ;
; 8        ; 0 / 24 ( 0 % )  ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                         ;
+----------+------------+----------+--------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                             ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 239        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 236        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 232        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 225        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 220        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 211        ; 8        ; GND+                                       ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 209        ; 7        ; GND+                                       ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 198        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 188        ; 7        ; LED[3]                                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 186        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 179        ; 7        ; LED[1]                                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 181        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 191        ; 7        ; LED[0]                                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; LED[6]                                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 237        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 233        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 221        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 212        ; 8        ; GND+                                       ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 210        ; 7        ; GND+                                       ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 199        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 189        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 187        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 180        ; 7        ; LED[2]                                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 182        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 7          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; C2       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 245        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 200        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 10         ; 1        ; LED[4]                                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 9          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; D3       ; 246        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ;            ;          ; VCCD_PLL3                                  ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 234        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 201        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 178        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                  ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 170        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 169        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 26         ; 1        ; KEY[1]                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 227        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 218        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 205        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 184        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 183        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; GND+                                       ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 150        ; 6        ; GND+                                       ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; LED[5]                                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 11         ; 1        ; ^nSTATUS                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 197        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 167        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 163        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 162        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 159        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 17         ; 1        ; ~ALTERA_DCLK~ / RESERVED_INPUT             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H2       ; 18         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT            ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H3       ; 21         ; 1        ; altera_reserved_tck                        ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 20         ; 1        ; altera_reserved_tdi                        ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 19         ; 1        ; ^nCONFIG                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 24         ; 1        ; ^nCE                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; altera_reserved_tdo                        ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 22         ; 1        ; altera_reserved_tms                        ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J6       ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 144        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 143        ; 5        ; KEY[0]                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 142        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 40         ; 2        ; LED[7]                                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 79         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 134        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 138        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 137        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 28         ; 2        ; GND+                                       ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 27         ; 2        ; GND+                                       ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 81         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ;            ;          ; VCCINT                                     ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; GND+                                       ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 148        ; 5        ; GND+                                       ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                  ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 117        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ;            ;          ; VCCD_PLL4                                  ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 133        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 132        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 105        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 127        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 128        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 76         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 86         ; 3        ; CLOCK_50                                   ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 88         ; 4        ; GND+                                       ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 107        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 120        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                     ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 74         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 77         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 87         ; 3        ; GND+                                       ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 89         ; 4        ; GND+                                       ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 108        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 115        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 116        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+--------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                          ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                        ; Library Name ;
+---------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |mycpu                                                              ; 523 (314)   ; 230 (105)                 ; 8 (8)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 11   ; 0            ; 293 (209)    ; 37 (14)           ; 193 (91)         ; |mycpu                                                                                                                                                     ; work         ;
;    |ram:ram|                                                        ; 75 (0)      ; 45 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (0)       ; 4 (0)             ; 41 (0)           ; |mycpu|ram:ram                                                                                                                                             ; work         ;
;       |altsyncram:altsyncram_component|                             ; 75 (0)      ; 45 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (0)       ; 4 (0)             ; 41 (0)           ; |mycpu|ram:ram|altsyncram:altsyncram_component                                                                                                             ; work         ;
;          |altsyncram_18d1:auto_generated|                           ; 75 (0)      ; 45 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (0)       ; 4 (0)             ; 41 (0)           ; |mycpu|ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated                                                                              ; work         ;
;             |altsyncram_pne2:altsyncram1|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mycpu|ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1                                                  ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                             ; 75 (49)     ; 45 (36)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (13)      ; 4 (4)             ; 41 (32)          ; |mycpu|ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 26 (26)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 9 (9)            ; |mycpu|ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;    |sld_hub:auto_hub|                                               ; 134 (1)     ; 80 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (1)       ; 19 (0)            ; 61 (0)           ; |mycpu|sld_hub:auto_hub                                                                                                                                    ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                ; 133 (93)    ; 80 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (41)      ; 19 (19)           ; 61 (36)          ; |mycpu|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                       ; work         ;
;          |sld_rom_sr:hub_info_reg|                                  ; 20 (20)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 9 (9)            ; |mycpu|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                               ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |mycpu|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                             ; work         ;
+---------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                           ;
+----------+----------+---------------+---------------+-----------------------+----------+------+
; Name     ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE ;
+----------+----------+---------------+---------------+-----------------------+----------+------+
; CLOCK_50 ; Input    ; --            ; --            ; --                    ; --       ; --   ;
; LED[0]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; LED[1]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; LED[2]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; LED[3]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; LED[4]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; LED[5]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; LED[6]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; LED[7]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; KEY[1]   ; Input    ; --            ; --            ; --                    ; --       ; --   ;
; KEY[0]   ; Input    ; (6) 1314 ps   ; (0) 0 ps      ; --                    ; --       ; --   ;
+----------+----------+---------------+---------------+-----------------------+----------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                    ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; CLOCK_50                                                                                                               ;                   ;         ;
; KEY[1]                                                                                                                 ;                   ;         ;
; KEY[0]                                                                                                                 ;                   ;         ;
;      - data_1[0]                                                                                                       ; 1                 ; 0       ;
;      - rd[0]                                                                                                           ; 1                 ; 0       ;
;      - rd[1]                                                                                                           ; 1                 ; 0       ;
;      - rd[2]                                                                                                           ; 1                 ; 0       ;
;      - opcode[0]                                                                                                       ; 1                 ; 0       ;
;      - opcode[1]                                                                                                       ; 1                 ; 0       ;
;      - opcode[2]                                                                                                       ; 1                 ; 0       ;
;      - opcode[3]                                                                                                       ; 1                 ; 0       ;
;      - registers[7][0]                                                                                                 ; 1                 ; 0       ;
;      - registers[6][0]~_Duplicate_1                                                                                    ; 1                 ; 0       ;
;      - registers[6][1]~_Duplicate_1                                                                                    ; 1                 ; 0       ;
;      - registers[6][2]~_Duplicate_1                                                                                    ; 1                 ; 0       ;
;      - registers[6][3]~_Duplicate_1                                                                                    ; 1                 ; 0       ;
;      - registers[6][4]~_Duplicate_1                                                                                    ; 1                 ; 0       ;
;      - registers[6][5]~_Duplicate_1                                                                                    ; 1                 ; 0       ;
;      - registers[6][6]~_Duplicate_1                                                                                    ; 1                 ; 0       ;
;      - registers[6][7]~_Duplicate_1                                                                                    ; 1                 ; 0       ;
;      - registers[5][0]                                                                                                 ; 1                 ; 0       ;
;      - registers[4][0]                                                                                                 ; 1                 ; 0       ;
;      - registers[3][0]                                                                                                 ; 1                 ; 0       ;
;      - registers[2][0]                                                                                                 ; 1                 ; 0       ;
;      - registers[1][0]                                                                                                 ; 1                 ; 0       ;
;      - registers[0][0]                                                                                                 ; 1                 ; 0       ;
;      - state[0]                                                                                                        ; 1                 ; 0       ;
;      - state[1]                                                                                                        ; 1                 ; 0       ;
;      - ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|ram_block3a0 ; 0                 ; 6       ;
;      - data_2[7]                                                                                                       ; 1                 ; 0       ;
;      - data_2[6]                                                                                                       ; 1                 ; 0       ;
;      - data_2[5]                                                                                                       ; 1                 ; 0       ;
;      - data_2[4]                                                                                                       ; 1                 ; 0       ;
;      - data_2[3]                                                                                                       ; 1                 ; 0       ;
;      - data_2[2]                                                                                                       ; 1                 ; 0       ;
;      - data_2[1]                                                                                                       ; 1                 ; 0       ;
;      - data_2[0]                                                                                                       ; 1                 ; 0       ;
;      - registers[7][1]                                                                                                 ; 1                 ; 0       ;
;      - registers[7][2]                                                                                                 ; 1                 ; 0       ;
;      - registers[7][3]                                                                                                 ; 1                 ; 0       ;
;      - registers[7][4]                                                                                                 ; 1                 ; 0       ;
;      - registers[7][5]                                                                                                 ; 1                 ; 0       ;
;      - registers[7][6]                                                                                                 ; 1                 ; 0       ;
;      - registers[7][7]                                                                                                 ; 1                 ; 0       ;
;      - registers[5][1]                                                                                                 ; 1                 ; 0       ;
;      - registers[4][1]                                                                                                 ; 1                 ; 0       ;
;      - registers[2][1]                                                                                                 ; 1                 ; 0       ;
;      - registers[1][1]                                                                                                 ; 1                 ; 0       ;
;      - registers[0][1]                                                                                                 ; 1                 ; 0       ;
;      - registers[3][1]                                                                                                 ; 1                 ; 0       ;
;      - data_1[1]                                                                                                       ; 1                 ; 0       ;
;      - registers[5][2]                                                                                                 ; 1                 ; 0       ;
;      - registers[4][2]                                                                                                 ; 1                 ; 0       ;
;      - registers[2][2]                                                                                                 ; 1                 ; 0       ;
;      - registers[1][2]                                                                                                 ; 1                 ; 0       ;
;      - registers[0][2]                                                                                                 ; 1                 ; 0       ;
;      - registers[3][2]                                                                                                 ; 1                 ; 0       ;
;      - data_1[2]                                                                                                       ; 1                 ; 0       ;
;      - registers[5][3]                                                                                                 ; 1                 ; 0       ;
;      - registers[4][3]                                                                                                 ; 1                 ; 0       ;
;      - registers[2][3]                                                                                                 ; 1                 ; 0       ;
;      - registers[1][3]                                                                                                 ; 1                 ; 0       ;
;      - registers[0][3]                                                                                                 ; 1                 ; 0       ;
;      - registers[3][3]                                                                                                 ; 1                 ; 0       ;
;      - data_1[3]                                                                                                       ; 1                 ; 0       ;
;      - registers[5][4]                                                                                                 ; 1                 ; 0       ;
;      - registers[4][4]                                                                                                 ; 1                 ; 0       ;
;      - registers[2][4]                                                                                                 ; 1                 ; 0       ;
;      - registers[1][4]                                                                                                 ; 1                 ; 0       ;
;      - registers[0][4]                                                                                                 ; 1                 ; 0       ;
;      - registers[3][4]                                                                                                 ; 1                 ; 0       ;
;      - data_1[4]                                                                                                       ; 1                 ; 0       ;
;      - registers[5][5]                                                                                                 ; 1                 ; 0       ;
;      - registers[4][5]                                                                                                 ; 1                 ; 0       ;
;      - registers[2][5]                                                                                                 ; 1                 ; 0       ;
;      - registers[1][5]                                                                                                 ; 1                 ; 0       ;
;      - registers[0][5]                                                                                                 ; 1                 ; 0       ;
;      - registers[3][5]                                                                                                 ; 1                 ; 0       ;
;      - data_1[5]                                                                                                       ; 1                 ; 0       ;
;      - registers[5][6]                                                                                                 ; 1                 ; 0       ;
;      - registers[4][6]                                                                                                 ; 1                 ; 0       ;
;      - registers[2][6]                                                                                                 ; 1                 ; 0       ;
;      - registers[1][6]                                                                                                 ; 1                 ; 0       ;
;      - registers[0][6]                                                                                                 ; 1                 ; 0       ;
;      - registers[3][6]                                                                                                 ; 1                 ; 0       ;
;      - data_1[6]                                                                                                       ; 1                 ; 0       ;
;      - registers[5][7]                                                                                                 ; 1                 ; 0       ;
;      - registers[4][7]                                                                                                 ; 1                 ; 0       ;
;      - registers[2][7]                                                                                                 ; 1                 ; 0       ;
;      - registers[1][7]                                                                                                 ; 1                 ; 0       ;
;      - registers[0][7]                                                                                                 ; 1                 ; 0       ;
;      - registers[3][7]                                                                                                 ; 1                 ; 0       ;
;      - data_1[7]                                                                                                       ; 1                 ; 0       ;
;      - instruction[14]                                                                                                 ; 1                 ; 0       ;
;      - instruction[12]                                                                                                 ; 1                 ; 0       ;
;      - instruction[11]                                                                                                 ; 1                 ; 0       ;
;      - instruction[13]                                                                                                 ; 1                 ; 0       ;
;      - instruction[8]                                                                                                  ; 1                 ; 0       ;
;      - instruction[10]                                                                                                 ; 1                 ; 0       ;
;      - instruction[9]                                                                                                  ; 1                 ; 0       ;
;      - instruction[5]                                                                                                  ; 1                 ; 0       ;
;      - instruction[6]                                                                                                  ; 1                 ; 0       ;
;      - instruction[7]                                                                                                  ; 1                 ; 0       ;
;      - instruction[1]                                                                                                  ; 1                 ; 0       ;
;      - imm                                                                                                             ; 1                 ; 0       ;
;      - instruction[2]                                                                                                  ; 1                 ; 0       ;
;      - instruction[3]                                                                                                  ; 1                 ; 0       ;
;      - instruction[4]                                                                                                  ; 1                 ; 0       ;
;      - instruction[0]                                                                                                  ; 1                 ; 0       ;
;      - registers[6][0]                                                                                                 ; 0                 ; 6       ;
;      - registers[6][1]                                                                                                 ; 0                 ; 6       ;
;      - registers[6][2]                                                                                                 ; 0                 ; 6       ;
;      - registers[6][3]                                                                                                 ; 0                 ; 6       ;
;      - registers[6][4]                                                                                                 ; 0                 ; 6       ;
;      - registers[6][5]                                                                                                 ; 0                 ; 6       ;
;      - registers[6][6]                                                                                                 ; 0                 ; 6       ;
;      - registers[6][7]                                                                                                 ; 0                 ; 6       ;
+------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                               ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Decoder1~0                                                                                                                                                         ; LCCOMB_X25_Y22_N26 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; KEY[0]                                                                                                                                                             ; PIN_J15            ; 114     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                       ; JTAG_X1_Y17_N0     ; 126     ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                       ; JTAG_X1_Y17_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; imm                                                                                                                                                                ; FF_X27_Y21_N11     ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~1                                                          ; LCCOMB_X19_Y21_N28 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                    ; LCCOMB_X19_Y21_N2  ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                       ; LCCOMB_X18_Y21_N8  ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                       ; LCCOMB_X19_Y21_N8  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                       ; LCCOMB_X19_Y21_N0  ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                       ; LCCOMB_X19_Y21_N24 ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5      ; LCCOMB_X18_Y23_N30 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal   ; LCCOMB_X17_Y23_N28 ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 ; LCCOMB_X17_Y23_N22 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                              ; FF_X16_Y23_N17     ; 17      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                   ; LCCOMB_X15_Y22_N12 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                     ; LCCOMB_X15_Y22_N0  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                   ; LCCOMB_X16_Y22_N14 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                      ; LCCOMB_X17_Y22_N26 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                     ; LCCOMB_X17_Y22_N20 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                        ; FF_X18_Y21_N27     ; 12      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                      ; LCCOMB_X18_Y21_N28 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                        ; FF_X18_Y21_N17     ; 8       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4                                                                                        ; LCCOMB_X16_Y22_N20 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12                                                                                 ; LCCOMB_X15_Y22_N26 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19                                                                                 ; LCCOMB_X18_Y22_N0  ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]~15                                                                ; LCCOMB_X18_Y22_N6  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~22                                                           ; LCCOMB_X19_Y22_N20 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~23                                                           ; LCCOMB_X19_Y22_N22 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                   ; FF_X16_Y21_N29     ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                  ; FF_X16_Y23_N3      ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                   ; FF_X16_Y23_N21     ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                   ; FF_X16_Y22_N1      ; 29      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                   ; FF_X16_Y22_N25     ; 14      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                            ; LCCOMB_X16_Y23_N30 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                  ; FF_X19_Y23_N17     ; 21      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; state[1]                                                                                                                                                           ; FF_X23_Y21_N3      ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; state~0                                                                                                                                                            ; LCCOMB_X23_Y21_N0  ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                          ;
+------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                         ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP ; JTAG_X1_Y17_N0 ; 126     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
+------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; KEY[0]~input                                                                                                                                                        ; 114     ;
; rd[1]                                                                                                                                                               ; 39      ;
; rd[0]                                                                                                                                                               ; 39      ;
; opcode[3]                                                                                                                                                           ; 37      ;
; opcode[2]                                                                                                                                                           ; 32      ;
; opcode[1]                                                                                                                                                           ; 31      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                    ; 29      ;
; instruction[6]                                                                                                                                                      ; 25      ;
; instruction[5]                                                                                                                                                      ; 25      ;
; state~0                                                                                                                                                             ; 25      ;
; Decoder0~1                                                                                                                                                          ; 24      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                        ; 23      ;
; rd[2]                                                                                                                                                               ; 23      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                    ; 21      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                   ; 21      ;
; state[1]                                                                                                                                                            ; 21      ;
; opcode[0]                                                                                                                                                           ; 19      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                               ; 17      ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                        ; 17      ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                        ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                    ; 15      ;
; registers[6][0]~8                                                                                                                                                   ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                    ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                           ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                         ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                   ; 12      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                        ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                     ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                     ; 10      ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; 10      ;
; registers[6][4]~11                                                                                                                                                  ; 10      ;
; Decoder0~0                                                                                                                                                          ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                     ; 9       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                        ; 9       ;
; instruction[7]                                                                                                                                                      ; 9       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; 9       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                           ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                         ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                     ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                     ; 8       ;
; imm                                                                                                                                                                 ; 8       ;
; registers[3][0]~69                                                                                                                                                  ; 8       ;
; registers[0][0]~67                                                                                                                                                  ; 8       ;
; registers[1][0]~65                                                                                                                                                  ; 8       ;
; registers[2][0]~63                                                                                                                                                  ; 8       ;
; Mux159~5                                                                                                                                                            ; 8       ;
; Mux159~2                                                                                                                                                            ; 8       ;
; registers[4][0]~58                                                                                                                                                  ; 8       ;
; registers[5][0]~56                                                                                                                                                  ; 8       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal    ; 8       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ; 8       ;
; registers[6][1]~26                                                                                                                                                  ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                  ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                   ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                           ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                           ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                      ; 7       ;
; Decoder1~0                                                                                                                                                          ; 7       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ; 7       ;
; registers[6][7]~52                                                                                                                                                  ; 7       ;
; registers[6][6]~48                                                                                                                                                  ; 7       ;
; registers[6][5]~44                                                                                                                                                  ; 7       ;
; registers[6][4]~40                                                                                                                                                  ; 7       ;
; registers[6][3]~35                                                                                                                                                  ; 7       ;
; registers[6][2]~31                                                                                                                                                  ; 7       ;
; registers[6][1]~27                                                                                                                                                  ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                               ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                               ; 6       ;
; Mux159~9                                                                                                                                                            ; 6       ;
; registers[0][0]~55                                                                                                                                                  ; 6       ;
; registers[6][4]~14                                                                                                                                                  ; 6       ;
; data_1[0]                                                                                                                                                           ; 6       ;
; registers[7][0]                                                                                                                                                     ; 6       ;
; state[0]                                                                                                                                                            ; 6       ;
; registers[7][2]                                                                                                                                                     ; 6       ;
; registers[7][1]                                                                                                                                                     ; 6       ;
; data_2[0]                                                                                                                                                           ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~23                                                            ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~22                                                            ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                       ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                               ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                           ; 5       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~1                                                           ; 5       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5  ; 5       ;
; data_1[6]                                                                                                                                                           ; 5       ;
; data_1[5]                                                                                                                                                           ; 5       ;
; data_2[6]                                                                                                                                                           ; 5       ;
; data_2[5]                                                                                                                                                           ; 5       ;
; registers[7][3]                                                                                                                                                     ; 5       ;
; data_2[3]                                                                                                                                                           ; 5       ;
; data_2[2]                                                                                                                                                           ; 5       ;
; data_2[1]                                                                                                                                                           ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]~15                                                                 ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4                                                                                         ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                    ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7                                                                                  ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0                                                                                  ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                         ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                         ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                               ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                               ; 4       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5       ; 4       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                        ; 4       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                        ; 4       ;
; data_1[7]                                                                                                                                                           ; 4       ;
; data_1[4]                                                                                                                                                           ; 4       ;
; registers[6][4]~37                                                                                                                                                  ; 4       ;
; data_1[2]                                                                                                                                                           ; 4       ;
; data_1[1]                                                                                                                                                           ; 4       ;
; registers[6][0]~_Duplicate_1                                                                                                                                        ; 4       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; 4       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; 4       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; 4       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; 4       ;
; data_2[7]                                                                                                                                                           ; 4       ;
; registers[7][7]                                                                                                                                                     ; 4       ;
; registers[7][6]                                                                                                                                                     ; 4       ;
; registers[7][5]                                                                                                                                                     ; 4       ;
; data_2[4]                                                                                                                                                           ; 4       ;
; registers[7][4]                                                                                                                                                     ; 4       ;
; Add2~0                                                                                                                                                              ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                  ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                             ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                        ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                        ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                   ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                    ; 3       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0        ; 3       ;
; registers~130                                                                                                                                                       ; 3       ;
; registers~120                                                                                                                                                       ; 3       ;
; registers~110                                                                                                                                                       ; 3       ;
; registers~100                                                                                                                                                       ; 3       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~0                                                           ; 3       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~0                                                ; 3       ;
; Mux24~4                                                                                                                                                             ; 3       ;
; registers[3][7]                                                                                                                                                     ; 3       ;
; registers[0][7]                                                                                                                                                     ; 3       ;
; registers[1][7]                                                                                                                                                     ; 3       ;
; registers[2][7]                                                                                                                                                     ; 3       ;
; registers[4][7]                                                                                                                                                     ; 3       ;
; registers[5][7]                                                                                                                                                     ; 3       ;
; Mux25~4                                                                                                                                                             ; 3       ;
; registers[3][6]                                                                                                                                                     ; 3       ;
; registers[0][6]                                                                                                                                                     ; 3       ;
; registers[1][6]                                                                                                                                                     ; 3       ;
; registers[2][6]                                                                                                                                                     ; 3       ;
; registers[4][6]                                                                                                                                                     ; 3       ;
; registers[5][6]                                                                                                                                                     ; 3       ;
; Mux26~4                                                                                                                                                             ; 3       ;
; registers[3][5]                                                                                                                                                     ; 3       ;
; registers[0][5]                                                                                                                                                     ; 3       ;
; registers[1][5]                                                                                                                                                     ; 3       ;
; registers[2][5]                                                                                                                                                     ; 3       ;
; registers[4][5]                                                                                                                                                     ; 3       ;
; registers[5][5]                                                                                                                                                     ; 3       ;
; Mux27~4                                                                                                                                                             ; 3       ;
; registers[3][4]                                                                                                                                                     ; 3       ;
; registers[0][4]                                                                                                                                                     ; 3       ;
; registers[1][4]                                                                                                                                                     ; 3       ;
; registers[2][4]                                                                                                                                                     ; 3       ;
; registers[4][4]                                                                                                                                                     ; 3       ;
; registers[5][4]                                                                                                                                                     ; 3       ;
; data_1[3]                                                                                                                                                           ; 3       ;
; Mux28~4                                                                                                                                                             ; 3       ;
; registers[3][3]                                                                                                                                                     ; 3       ;
; registers[0][3]                                                                                                                                                     ; 3       ;
; registers[1][3]                                                                                                                                                     ; 3       ;
; registers[2][3]                                                                                                                                                     ; 3       ;
; registers[4][3]                                                                                                                                                     ; 3       ;
; registers[5][3]                                                                                                                                                     ; 3       ;
; Mux29~4                                                                                                                                                             ; 3       ;
; registers[3][2]                                                                                                                                                     ; 3       ;
; registers[0][2]                                                                                                                                                     ; 3       ;
; registers[1][2]                                                                                                                                                     ; 3       ;
; registers[2][2]                                                                                                                                                     ; 3       ;
; registers[4][2]                                                                                                                                                     ; 3       ;
; registers[5][2]                                                                                                                                                     ; 3       ;
; Mux30~4                                                                                                                                                             ; 3       ;
; registers[3][1]                                                                                                                                                     ; 3       ;
; registers[0][1]                                                                                                                                                     ; 3       ;
; registers[1][1]                                                                                                                                                     ; 3       ;
; registers[2][1]                                                                                                                                                     ; 3       ;
; registers[4][1]                                                                                                                                                     ; 3       ;
; registers[5][1]                                                                                                                                                     ; 3       ;
; Mux31~4                                                                                                                                                             ; 3       ;
; registers[3][0]                                                                                                                                                     ; 3       ;
; registers[0][0]                                                                                                                                                     ; 3       ;
; registers[1][0]                                                                                                                                                     ; 3       ;
; registers[2][0]                                                                                                                                                     ; 3       ;
; registers[4][0]                                                                                                                                                     ; 3       ;
; registers[5][0]                                                                                                                                                     ; 3       ;
; registers[6][7]~_Duplicate_1                                                                                                                                        ; 3       ;
; registers[6][6]~_Duplicate_1                                                                                                                                        ; 3       ;
; registers[6][5]~_Duplicate_1                                                                                                                                        ; 3       ;
; registers[6][4]~_Duplicate_1                                                                                                                                        ; 3       ;
; registers[6][3]~_Duplicate_1                                                                                                                                        ; 3       ;
; registers[6][2]~_Duplicate_1                                                                                                                                        ; 3       ;
; registers[6][1]~_Duplicate_1                                                                                                                                        ; 3       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                               ; 3       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; 3       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; 3       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; 3       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; 3       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                ; 3       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                               ; 3       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                ; 3       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                               ; 3       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                               ; 3       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                               ; 3       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                               ; 3       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; 3       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; 3       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; 3       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; 3       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; 3       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; 3       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; 3       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; 3       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; 3       ;
; Add1~0                                                                                                                                                              ; 3       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1                                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0                                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~1                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~0                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                    ; 2       ;
; ~GND                                                                                                                                                                ; 2       ;
; registers~131                                                                                                                                                       ; 2       ;
; registers~121                                                                                                                                                       ; 2       ;
; registers~111                                                                                                                                                       ; 2       ;
; registers~101                                                                                                                                                       ; 2       ;
; registers~91                                                                                                                                                        ; 2       ;
; registers~82                                                                                                                                                        ; 2       ;
; registers~73                                                                                                                                                        ; 2       ;
; Mux159~8                                                                                                                                                            ; 2       ;
; registers~61                                                                                                                                                        ; 2       ;
; registers~60                                                                                                                                                        ; 2       ;
; Mux159~0                                                                                                                                                            ; 2       ;
; instruction[8]                                                                                                                                                      ; 2       ;
; registers[6][7]~53                                                                                                                                                  ; 2       ;
; registers[6][7]~51                                                                                                                                                  ; 2       ;
; registers[6][6]~49                                                                                                                                                  ; 2       ;
; registers[6][5]~45                                                                                                                                                  ; 2       ;
; registers[6][4]~41                                                                                                                                                  ; 2       ;
; registers[6][4]~39                                                                                                                                                  ; 2       ;
; registers[6][3]~36                                                                                                                                                  ; 2       ;
; registers[6][2]~32                                                                                                                                                  ; 2       ;
; registers[6][1]~28                                                                                                                                                  ; 2       ;
; registers[6][0]~23                                                                                                                                                  ; 2       ;
; registers~9                                                                                                                                                         ; 2       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ; 2       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; 2       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                     ; 2       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; 2       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; 2       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; 2       ;
; Add2~14                                                                                                                                                             ; 2       ;
; Add1~12                                                                                                                                                             ; 2       ;
; Add2~12                                                                                                                                                             ; 2       ;
; Add1~10                                                                                                                                                             ; 2       ;
; Add2~10                                                                                                                                                             ; 2       ;
; Add2~8                                                                                                                                                              ; 2       ;
; Add2~6                                                                                                                                                              ; 2       ;
; Add1~6                                                                                                                                                              ; 2       ;
; Add2~4                                                                                                                                                              ; 2       ;
; Add1~4                                                                                                                                                              ; 2       ;
; Add2~2                                                                                                                                                              ; 2       ;
; Add1~2                                                                                                                                                              ; 2       ;
; registers[6][7]                                                                                                                                                     ; 1       ;
; registers[6][6]                                                                                                                                                     ; 1       ;
; registers[6][5]                                                                                                                                                     ; 1       ;
; registers[6][4]                                                                                                                                                     ; 1       ;
; registers[6][3]                                                                                                                                                     ; 1       ;
; registers[6][2]                                                                                                                                                     ; 1       ;
; registers[6][1]                                                                                                                                                     ; 1       ;
; registers[6][0]                                                                                                                                                     ; 1       ;
; altera_reserved_tdi~input                                                                                                                                           ; 1       ;
; altera_reserved_tck~input                                                                                                                                           ; 1       ;
; altera_reserved_tms~input                                                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~16                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~14                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~13                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~12                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~11                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~10                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~2                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~1                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~9                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~17                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal3~0                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~0                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~2                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~8                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~7                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~6                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~6                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~12                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~11                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~10                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~9                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~8                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~7                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~6                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~5                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~4                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~3                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~2                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal1~0                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~2                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~1                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~0                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~5                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~4                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~3                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~2                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~20                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~19                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~18                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~16                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~15                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~14                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~13                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~12                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~11                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                    ; 1       ;
; altera_internal_jtag~TDO                                                                                                                                            ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7       ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~9  ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~8  ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6       ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Mux0~0          ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Mux1~1          ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Mux1~0          ; 1       ;
; instruction[0]                                                                                                                                                      ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                     ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Mux2~1          ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Mux2~0          ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~7  ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~6  ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4  ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr                                                  ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~1                                                ; 1       ;
; Mux8~4                                                                                                                                                              ; 1       ;
; Mux8~3                                                                                                                                                              ; 1       ;
; Mux8~2                                                                                                                                                              ; 1       ;
; Mux8~1                                                                                                                                                              ; 1       ;
; Mux8~0                                                                                                                                                              ; 1       ;
; registers[3][7]~137                                                                                                                                                 ; 1       ;
; registers[0][7]~136                                                                                                                                                 ; 1       ;
; registers[1][7]~135                                                                                                                                                 ; 1       ;
; registers[2][7]~134                                                                                                                                                 ; 1       ;
; Mux152~5                                                                                                                                                            ; 1       ;
; Add3~23                                                                                                                                                             ; 1       ;
; Mux152~4                                                                                                                                                            ; 1       ;
; Mux152~3                                                                                                                                                            ; 1       ;
; Mux152~2                                                                                                                                                            ; 1       ;
; Mux152~1                                                                                                                                                            ; 1       ;
; Mux152~0                                                                                                                                                            ; 1       ;
; registers[4][7]~129                                                                                                                                                 ; 1       ;
; registers[5][7]~128                                                                                                                                                 ; 1       ;
; Mux9~4                                                                                                                                                              ; 1       ;
; Mux9~3                                                                                                                                                              ; 1       ;
; Mux9~2                                                                                                                                                              ; 1       ;
; Mux9~1                                                                                                                                                              ; 1       ;
; Mux9~0                                                                                                                                                              ; 1       ;
; registers[3][6]~127                                                                                                                                                 ; 1       ;
; registers[0][6]~126                                                                                                                                                 ; 1       ;
; registers[1][6]~125                                                                                                                                                 ; 1       ;
; registers[2][6]~124                                                                                                                                                 ; 1       ;
; Mux153~7                                                                                                                                                            ; 1       ;
; Add3~20                                                                                                                                                             ; 1       ;
; Mux153~6                                                                                                                                                            ; 1       ;
; Mux153~5                                                                                                                                                            ; 1       ;
; Mux153~4                                                                                                                                                            ; 1       ;
; Mux153~3                                                                                                                                                            ; 1       ;
; Mux153~2                                                                                                                                                            ; 1       ;
; Mux153~1                                                                                                                                                            ; 1       ;
; Mux153~0                                                                                                                                                            ; 1       ;
; registers[4][6]~119                                                                                                                                                 ; 1       ;
; registers[5][6]~118                                                                                                                                                 ; 1       ;
; Mux10~4                                                                                                                                                             ; 1       ;
; Mux10~3                                                                                                                                                             ; 1       ;
; Mux10~2                                                                                                                                                             ; 1       ;
; Mux10~1                                                                                                                                                             ; 1       ;
; Mux10~0                                                                                                                                                             ; 1       ;
; registers[3][5]~117                                                                                                                                                 ; 1       ;
; registers[0][5]~116                                                                                                                                                 ; 1       ;
; registers[1][5]~115                                                                                                                                                 ; 1       ;
; registers[2][5]~114                                                                                                                                                 ; 1       ;
; Mux154~7                                                                                                                                                            ; 1       ;
; Add3~17                                                                                                                                                             ; 1       ;
; Mux154~6                                                                                                                                                            ; 1       ;
; Mux154~5                                                                                                                                                            ; 1       ;
; Mux154~4                                                                                                                                                            ; 1       ;
; Mux154~3                                                                                                                                                            ; 1       ;
; Mux154~2                                                                                                                                                            ; 1       ;
; Mux154~1                                                                                                                                                            ; 1       ;
; Mux154~0                                                                                                                                                            ; 1       ;
; registers[4][5]~109                                                                                                                                                 ; 1       ;
; registers[5][5]~108                                                                                                                                                 ; 1       ;
; Mux11~4                                                                                                                                                             ; 1       ;
; Mux11~3                                                                                                                                                             ; 1       ;
; Mux11~2                                                                                                                                                             ; 1       ;
; Mux11~1                                                                                                                                                             ; 1       ;
; Mux11~0                                                                                                                                                             ; 1       ;
; registers[3][4]~107                                                                                                                                                 ; 1       ;
; registers[0][4]~106                                                                                                                                                 ; 1       ;
; registers[1][4]~105                                                                                                                                                 ; 1       ;
; registers[2][4]~104                                                                                                                                                 ; 1       ;
; Mux155~5                                                                                                                                                            ; 1       ;
; Add3~14                                                                                                                                                             ; 1       ;
; Mux155~4                                                                                                                                                            ; 1       ;
; Mux155~3                                                                                                                                                            ; 1       ;
; Mux155~2                                                                                                                                                            ; 1       ;
; Mux155~1                                                                                                                                                            ; 1       ;
; Mux155~0                                                                                                                                                            ; 1       ;
; registers[4][4]~99                                                                                                                                                  ; 1       ;
; registers[5][4]~98                                                                                                                                                  ; 1       ;
; registers[3][3]~97                                                                                                                                                  ; 1       ;
; registers[0][3]~96                                                                                                                                                  ; 1       ;
; registers[1][3]~95                                                                                                                                                  ; 1       ;
; registers[2][3]~94                                                                                                                                                  ; 1       ;
; Mux156~5                                                                                                                                                            ; 1       ;
; Add3~11                                                                                                                                                             ; 1       ;
; Mux156~4                                                                                                                                                            ; 1       ;
; Mux156~3                                                                                                                                                            ; 1       ;
; Mux156~2                                                                                                                                                            ; 1       ;
; Mux156~1                                                                                                                                                            ; 1       ;
; Mux156~0                                                                                                                                                            ; 1       ;
; registers[4][3]~90                                                                                                                                                  ; 1       ;
; registers[5][3]~89                                                                                                                                                  ; 1       ;
; instruction[4]                                                                                                                                                      ; 1       ;
; Mux12~4                                                                                                                                                             ; 1       ;
; Mux12~3                                                                                                                                                             ; 1       ;
; Mux12~2                                                                                                                                                             ; 1       ;
; Mux12~1                                                                                                                                                             ; 1       ;
; Mux12~0                                                                                                                                                             ; 1       ;
; registers[3][2]~88                                                                                                                                                  ; 1       ;
; registers[0][2]~87                                                                                                                                                  ; 1       ;
; registers[1][2]~86                                                                                                                                                  ; 1       ;
; registers[2][2]~85                                                                                                                                                  ; 1       ;
; Mux157~6                                                                                                                                                            ; 1       ;
; Add3~8                                                                                                                                                              ; 1       ;
; Mux157~5                                                                                                                                                            ; 1       ;
; Mux157~4                                                                                                                                                            ; 1       ;
; Mux157~3                                                                                                                                                            ; 1       ;
; Mux157~2                                                                                                                                                            ; 1       ;
; Mux157~1                                                                                                                                                            ; 1       ;
; Mux157~0                                                                                                                                                            ; 1       ;
; registers[4][2]~81                                                                                                                                                  ; 1       ;
; registers[5][2]~80                                                                                                                                                  ; 1       ;
; instruction[3]                                                                                                                                                      ; 1       ;
; Mux13~4                                                                                                                                                             ; 1       ;
; Mux13~3                                                                                                                                                             ; 1       ;
; Mux13~2                                                                                                                                                             ; 1       ;
; Mux13~1                                                                                                                                                             ; 1       ;
; Mux13~0                                                                                                                                                             ; 1       ;
; registers[3][1]~79                                                                                                                                                  ; 1       ;
; registers[0][1]~78                                                                                                                                                  ; 1       ;
; registers[1][1]~77                                                                                                                                                  ; 1       ;
; registers[2][1]~76                                                                                                                                                  ; 1       ;
; Mux158~6                                                                                                                                                            ; 1       ;
; Add3~5                                                                                                                                                              ; 1       ;
; Mux158~5                                                                                                                                                            ; 1       ;
; Mux158~4                                                                                                                                                            ; 1       ;
; Mux158~3                                                                                                                                                            ; 1       ;
; Mux158~2                                                                                                                                                            ; 1       ;
; Mux158~1                                                                                                                                                            ; 1       ;
; Mux158~0                                                                                                                                                            ; 1       ;
; registers[4][1]~72                                                                                                                                                  ; 1       ;
; registers[5][1]~71                                                                                                                                                  ; 1       ;
; instruction[2]                                                                                                                                                      ; 1       ;
; Mux14~4                                                                                                                                                             ; 1       ;
; Mux14~3                                                                                                                                                             ; 1       ;
; Mux14~2                                                                                                                                                             ; 1       ;
; Mux14~1                                                                                                                                                             ; 1       ;
; Mux14~0                                                                                                                                                             ; 1       ;
; instruction[1]                                                                                                                                                      ; 1       ;
; Mux15~4                                                                                                                                                             ; 1       ;
; Mux15~3                                                                                                                                                             ; 1       ;
; Mux15~2                                                                                                                                                             ; 1       ;
; Mux15~1                                                                                                                                                             ; 1       ;
; Mux15~0                                                                                                                                                             ; 1       ;
; registers[3][0]~70                                                                                                                                                  ; 1       ;
; registers[0][0]~68                                                                                                                                                  ; 1       ;
; registers[1][0]~66                                                                                                                                                  ; 1       ;
; registers[2][0]~64                                                                                                                                                  ; 1       ;
; registers[7][0]~62                                                                                                                                                  ; 1       ;
; Add3~2                                                                                                                                                              ; 1       ;
; Mux159~7                                                                                                                                                            ; 1       ;
; Mux159~6                                                                                                                                                            ; 1       ;
; Mux159~4                                                                                                                                                            ; 1       ;
; Mux159~3                                                                                                                                                            ; 1       ;
; Mux159~1                                                                                                                                                            ; 1       ;
; registers[4][0]~59                                                                                                                                                  ; 1       ;
; registers[5][0]~57                                                                                                                                                  ; 1       ;
; registers[0][0]~54                                                                                                                                                  ; 1       ;
; instruction[9]                                                                                                                                                      ; 1       ;
; instruction[10]                                                                                                                                                     ; 1       ;
; state~1                                                                                                                                                             ; 1       ;
; instruction[13]                                                                                                                                                     ; 1       ;
; instruction[11]                                                                                                                                                     ; 1       ;
; instruction[12]                                                                                                                                                     ; 1       ;
; instruction[14]                                                                                                                                                     ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out~0                                                   ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Mux3~1          ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Mux3~0          ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0                                                    ; 1       ;
; registers[6][7]~50                                                                                                                                                  ; 1       ;
; Mux24~3                                                                                                                                                             ; 1       ;
; Mux24~2                                                                                                                                                             ; 1       ;
; Mux24~1                                                                                                                                                             ; 1       ;
; Mux24~0                                                                                                                                                             ; 1       ;
; registers[6][6]~47                                                                                                                                                  ; 1       ;
; registers[6][6]~46                                                                                                                                                  ; 1       ;
; Mux25~3                                                                                                                                                             ; 1       ;
; Mux25~2                                                                                                                                                             ; 1       ;
; Mux25~1                                                                                                                                                             ; 1       ;
; Mux25~0                                                                                                                                                             ; 1       ;
; registers[6][5]~43                                                                                                                                                  ; 1       ;
; registers[6][5]~42                                                                                                                                                  ; 1       ;
; Mux26~3                                                                                                                                                             ; 1       ;
; Mux26~2                                                                                                                                                             ; 1       ;
; Mux26~1                                                                                                                                                             ; 1       ;
; Mux26~0                                                                                                                                                             ; 1       ;
; registers[6][4]~38                                                                                                                                                  ; 1       ;
; Mux27~3                                                                                                                                                             ; 1       ;
; Mux27~2                                                                                                                                                             ; 1       ;
; Mux27~1                                                                                                                                                             ; 1       ;
; Mux27~0                                                                                                                                                             ; 1       ;
; registers[6][3]~34                                                                                                                                                  ; 1       ;
; registers[6][3]~33                                                                                                                                                  ; 1       ;
; Mux28~3                                                                                                                                                             ; 1       ;
; Mux28~2                                                                                                                                                             ; 1       ;
; Mux28~1                                                                                                                                                             ; 1       ;
; Mux28~0                                                                                                                                                             ; 1       ;
; registers[6][2]~30                                                                                                                                                  ; 1       ;
; registers[6][2]~29                                                                                                                                                  ; 1       ;
; Mux29~3                                                                                                                                                             ; 1       ;
; Mux29~2                                                                                                                                                             ; 1       ;
; Mux29~1                                                                                                                                                             ; 1       ;
; Mux29~0                                                                                                                                                             ; 1       ;
; registers[6][1]~25                                                                                                                                                  ; 1       ;
; registers[6][1]~24                                                                                                                                                  ; 1       ;
; Mux30~3                                                                                                                                                             ; 1       ;
; Mux30~2                                                                                                                                                             ; 1       ;
; Mux30~1                                                                                                                                                             ; 1       ;
; Mux30~0                                                                                                                                                             ; 1       ;
; registers[6][0]~22                                                                                                                                                  ; 1       ;
; registers[6][0]~21                                                                                                                                                  ; 1       ;
; registers[6][0]~20                                                                                                                                                  ; 1       ;
; registers[6][0]~19                                                                                                                                                  ; 1       ;
; registers[6][0]~18                                                                                                                                                  ; 1       ;
; registers[6][0]~17                                                                                                                                                  ; 1       ;
; registers[6][0]~16                                                                                                                                                  ; 1       ;
; registers[6][0]~15                                                                                                                                                  ; 1       ;
; registers[6][0]~13                                                                                                                                                  ; 1       ;
; registers[6][0]~12                                                                                                                                                  ; 1       ;
; registers[6][0]~10                                                                                                                                                  ; 1       ;
; Mux31~3                                                                                                                                                             ; 1       ;
; Mux31~2                                                                                                                                                             ; 1       ;
; Mux31~1                                                                                                                                                             ; 1       ;
; Mux31~0                                                                                                                                                             ; 1       ;
; registers[6][0]~7                                                                                                                                                   ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1                                                              ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~0                                                              ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                           ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                           ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                           ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                           ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]~15                                            ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]~14                                             ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]~10                                             ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]~8                                              ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]~9                                              ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]~12                                             ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]~11                                            ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]~13                                             ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]~5                                             ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]~7                                             ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]~6                                             ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]~4                                             ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]~3                                              ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]~25                                             ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]~24                                             ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]~23                                             ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~22                                             ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~21                                             ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~20                                             ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~19                                             ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]~2                                              ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2    ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~18                                             ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~17                                             ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]~13                                  ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~12                                  ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~11                                  ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~10                                  ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~9                                   ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~8                                   ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7                                   ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6                                   ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5                                   ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]~1                                              ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~1    ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Add0~8          ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Add0~7          ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Add0~6          ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Add0~5          ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Add0~4          ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Add0~3          ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Add0~2          ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Add0~1          ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0          ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~16                                             ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~15                                             ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~14                                             ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~13                                             ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~12                                             ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~11                                             ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~10                                             ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~9                                              ; 1       ;
; registers[7][7]~132                                                                                                                                                 ; 1       ;
; Add3~21                                                                                                                                                             ; 1       ;
; registers[7][6]~123                                                                                                                                                 ; 1       ;
; registers[7][6]~122                                                                                                                                                 ; 1       ;
; Add3~19                                                                                                                                                             ; 1       ;
; Add3~18                                                                                                                                                             ; 1       ;
; registers[7][5]~113                                                                                                                                                 ; 1       ;
; registers[7][5]~112                                                                                                                                                 ; 1       ;
; Add3~16                                                                                                                                                             ; 1       ;
; Add3~15                                                                                                                                                             ; 1       ;
; registers[7][4]~103                                                                                                                                                 ; 1       ;
; registers[7][4]~102                                                                                                                                                 ; 1       ;
; Add3~13                                                                                                                                                             ; 1       ;
; Add3~12                                                                                                                                                             ; 1       ;
; registers[7][3]~93                                                                                                                                                  ; 1       ;
; registers[7][3]~92                                                                                                                                                  ; 1       ;
; Add3~10                                                                                                                                                             ; 1       ;
; Add3~9                                                                                                                                                              ; 1       ;
; registers[7][2]~84                                                                                                                                                  ; 1       ;
; registers[7][2]~83                                                                                                                                                  ; 1       ;
; Add3~7                                                                                                                                                              ; 1       ;
; Add3~6                                                                                                                                                              ; 1       ;
; registers[7][1]~75                                                                                                                                                  ; 1       ;
; registers[7][1]~74                                                                                                                                                  ; 1       ;
; Add3~4                                                                                                                                                              ; 1       ;
; Add3~3                                                                                                                                                              ; 1       ;
; Add3~1                                                                                                                                                              ; 1       ;
; Add3~0                                                                                                                                                              ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|q_b[1]                                                           ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|q_b[2]                                                           ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|q_b[3]                                                           ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|q_b[4]                                                           ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|q_b[5]                                                           ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|q_b[6]                                                           ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|q_b[7]                                                           ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|q_b[8]                                                           ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|q_b[9]                                                           ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|q_b[10]                                                          ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|q_b[11]                                                          ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|q_b[12]                                                          ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|q_b[13]                                                          ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|q_b[14]                                                          ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|q_b[15]                                                          ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|q_a[1]                                                           ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|q_a[2]                                                           ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|q_a[3]                                                           ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|q_a[4]                                                           ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|q_a[5]                                                           ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|q_a[6]                                                           ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|q_a[7]                                                           ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|q_a[8]                                                           ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|q_a[9]                                                           ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|q_a[10]                                                          ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|q_a[11]                                                          ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|q_a[12]                                                          ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|q_a[13]                                                          ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|q_a[14]                                                          ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|q_b[0]                                                           ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|q_a[0]                                                           ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]~0                                              ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~0    ; 1       ;
; Add1~14                                                                                                                                                             ; 1       ;
; Add1~13                                                                                                                                                             ; 1       ;
; Add2~13                                                                                                                                                             ; 1       ;
; Add1~11                                                                                                                                                             ; 1       ;
; Add2~11                                                                                                                                                             ; 1       ;
; Add1~9                                                                                                                                                              ; 1       ;
; Add1~8                                                                                                                                                              ; 1       ;
; Add2~9                                                                                                                                                              ; 1       ;
; Add2~7                                                                                                                                                              ; 1       ;
; Add1~7                                                                                                                                                              ; 1       ;
; Add2~5                                                                                                                                                              ; 1       ;
; Add1~5                                                                                                                                                              ; 1       ;
; Add2~3                                                                                                                                                              ; 1       ;
; Add1~3                                                                                                                                                              ; 1       ;
; Add2~1                                                                                                                                                              ; 1       ;
; Add1~1                                                                                                                                                              ; 1       ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ; 1       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------------+----------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                          ; Type ; Mode           ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                             ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+---------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------------+----------------+----------------------+-----------------+-----------------+---------------+
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 512          ; 16           ; 512          ; 16           ; yes                    ; yes                     ; yes                    ; no                      ; 8192 ; 512                         ; 16                          ; 512                         ; 16                          ; 8192                ; 1    ; ../programming/myasm/output.hex ; M9K_X22_Y21_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
+---------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------------+----------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |mycpu|ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|ALTSYNCRAM                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(0001011000000011) (13003) (5635) (1603)    ;(0001011000000011) (13003) (5635) (1603)   ;(0111100000000001) (74001) (30721) (7801)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;8;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;16;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;24;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;32;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;40;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;48;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;56;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;64;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;72;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;80;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;88;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;96;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;104;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;112;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;120;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;128;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;136;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;144;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;152;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;160;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;168;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;176;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;184;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;192;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;200;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;208;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;216;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;224;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;232;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;240;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;248;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;256;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;264;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;272;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;280;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;288;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;296;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;304;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;312;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;320;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;328;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;336;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;344;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;352;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;360;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;368;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;376;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;384;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;392;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;400;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;408;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;416;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;424;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;432;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;440;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;448;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;456;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;464;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;472;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;480;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;488;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;496;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;504;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 660 / 71,559 ( < 1 % ) ;
; C16 interconnects     ; 7 / 2,597 ( < 1 % )    ;
; C4 interconnects      ; 257 / 46,848 ( < 1 % ) ;
; Direct links          ; 106 / 71,559 ( < 1 % ) ;
; Global clocks         ; 1 / 20 ( 5 % )         ;
; Local interconnects   ; 322 / 24,624 ( 1 % )   ;
; R24 interconnects     ; 15 / 2,496 ( < 1 % )   ;
; R4 interconnects      ; 359 / 62,424 ( < 1 % ) ;
+-----------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 12.76) ; Number of LABs  (Total = 41) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 5                            ;
; 2                                           ; 0                            ;
; 3                                           ; 0                            ;
; 4                                           ; 0                            ;
; 5                                           ; 0                            ;
; 6                                           ; 2                            ;
; 7                                           ; 0                            ;
; 8                                           ; 0                            ;
; 9                                           ; 0                            ;
; 10                                          ; 1                            ;
; 11                                          ; 1                            ;
; 12                                          ; 3                            ;
; 13                                          ; 2                            ;
; 14                                          ; 2                            ;
; 15                                          ; 5                            ;
; 16                                          ; 20                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.41) ; Number of LABs  (Total = 41) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 5                            ;
; 1 Clock                            ; 31                           ;
; 1 Clock enable                     ; 14                           ;
; 1 Sync. clear                      ; 1                            ;
; 1 Sync. load                       ; 4                            ;
; 2 Async. clears                    ; 1                            ;
; 2 Clock enables                    ; 2                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 18.12) ; Number of LABs  (Total = 41) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 1                            ;
; 1                                            ; 3                            ;
; 2                                            ; 1                            ;
; 3                                            ; 0                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 1                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 1                            ;
; 12                                           ; 0                            ;
; 13                                           ; 0                            ;
; 14                                           ; 0                            ;
; 15                                           ; 1                            ;
; 16                                           ; 5                            ;
; 17                                           ; 3                            ;
; 18                                           ; 4                            ;
; 19                                           ; 0                            ;
; 20                                           ; 1                            ;
; 21                                           ; 3                            ;
; 22                                           ; 4                            ;
; 23                                           ; 1                            ;
; 24                                           ; 6                            ;
; 25                                           ; 1                            ;
; 26                                           ; 3                            ;
; 27                                           ; 0                            ;
; 28                                           ; 1                            ;
; 29                                           ; 0                            ;
; 30                                           ; 0                            ;
; 31                                           ; 0                            ;
; 32                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 6.78) ; Number of LABs  (Total = 41) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 1                            ;
; 1                                               ; 4                            ;
; 2                                               ; 3                            ;
; 3                                               ; 1                            ;
; 4                                               ; 5                            ;
; 5                                               ; 3                            ;
; 6                                               ; 4                            ;
; 7                                               ; 5                            ;
; 8                                               ; 3                            ;
; 9                                               ; 3                            ;
; 10                                              ; 1                            ;
; 11                                              ; 2                            ;
; 12                                              ; 0                            ;
; 13                                              ; 3                            ;
; 14                                              ; 0                            ;
; 15                                              ; 0                            ;
; 16                                              ; 2                            ;
; 17                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 13.41) ; Number of LABs  (Total = 41) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 2                            ;
; 3                                            ; 1                            ;
; 4                                            ; 1                            ;
; 5                                            ; 1                            ;
; 6                                            ; 1                            ;
; 7                                            ; 2                            ;
; 8                                            ; 1                            ;
; 9                                            ; 2                            ;
; 10                                           ; 0                            ;
; 11                                           ; 4                            ;
; 12                                           ; 0                            ;
; 13                                           ; 2                            ;
; 14                                           ; 3                            ;
; 15                                           ; 1                            ;
; 16                                           ; 4                            ;
; 17                                           ; 1                            ;
; 18                                           ; 5                            ;
; 19                                           ; 1                            ;
; 20                                           ; 1                            ;
; 21                                           ; 1                            ;
; 22                                           ; 0                            ;
; 23                                           ; 2                            ;
; 24                                           ; 0                            ;
; 25                                           ; 1                            ;
; 26                                           ; 0                            ;
; 27                                           ; 1                            ;
; 28                                           ; 0                            ;
; 29                                           ; 0                            ;
; 30                                           ; 0                            ;
; 31                                           ; 0                            ;
; 32                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 11    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 19    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011 ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018 ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 11           ; 0            ; 11           ; 0            ; 0            ; 15        ; 11           ; 0            ; 15        ; 15        ; 15        ; 0            ; 0            ; 0            ; 3            ; 15        ; 0            ; 3            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 15        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 15           ; 4            ; 15           ; 15           ; 0         ; 4            ; 15           ; 0         ; 0         ; 0         ; 15           ; 15           ; 15           ; 12           ; 0         ; 15           ; 12           ; 15           ; 15           ; 15           ; 15           ; 15           ; 15           ; 15           ; 15           ; 15           ; 0         ; 15           ; 15           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[7]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Passive Serial           ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As input tri-stated      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                  ;
+---------------------+----------------------+-------------------+
; Source Clock(s)     ; Destination Clock(s) ; Delay Added in ns ;
+---------------------+----------------------+-------------------+
; altera_reserved_tck ; altera_reserved_tck  ; 1.6               ;
+---------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                       ; Destination Register                                                                                                               ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]  ; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|ram_block3a3~portb_datain_reg0  ; 0.112             ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]  ; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|ram_block3a6~portb_datain_reg0  ; 0.102             ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]  ; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|ram_block3a5~portb_datain_reg0  ; 0.102             ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]  ; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|ram_block3a8~portb_datain_reg0  ; 0.102             ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]  ; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|ram_block3a7~portb_datain_reg0  ; 0.102             ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]  ; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|ram_block3a4~portb_datain_reg0  ; 0.102             ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|ram_block3a2~portb_datain_reg0  ; 0.102             ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|ram_block3a1~portb_datain_reg0  ; 0.102             ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11] ; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|ram_block3a11~portb_datain_reg0 ; 0.102             ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10] ; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|ram_block3a10~portb_datain_reg0 ; 0.102             ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]  ; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|ram_block3a9~portb_datain_reg0  ; 0.102             ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15] ; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|ram_block3a15~portb_datain_reg0 ; 0.102             ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14] ; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|ram_block3a14~portb_datain_reg0 ; 0.102             ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13] ; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|ram_block3a13~portb_datain_reg0 ; 0.102             ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12] ; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|ram_block3a12~portb_datain_reg0 ; 0.102             ;
; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]  ; ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|ram_block3a0~portb_datain_reg0  ; 0.102             ;
+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 16 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20029): Only one processor detected - disabling parallel compilation
Info (119006): Selected device EP4CE22F17C6 for design "mycpu"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE6F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'mycpu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: KEY[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|q_a[0] is being clocked by KEY[0]
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "*" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 8 register duplicates
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADC_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SADDR" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQM[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQM[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_IN[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_IN[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_IN[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_IN[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2_IN[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2_IN[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2_IN[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "G_SENSOR_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "G_SENSOR_INT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[3]" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:04
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.29 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 3 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8
    Info (169178): Pin KEY[1] uses I/O standard 3.3-V LVTTL at E1
    Info (169178): Pin KEY[0] uses I/O standard 3.3-V LVTTL at J15
Info (144001): Generated suppressed messages file /home/mnolan/projects/mycpu/output_files/mycpu.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 150 warnings
    Info: Peak virtual memory: 895 megabytes
    Info: Processing ended: Thu Apr  9 12:51:57 2015
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:10


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/mnolan/projects/mycpu/output_files/mycpu.fit.smsg.


