FILE_TYPE = EXPANDEDNETLIST;
{ Using PSTWRITER 16.3.0 p002Oct-03-2012 at 14:35:47 }
NET_NAME
'VDD_SL18860DC'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):VDD_SL18860DC':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):vdd_sl18860dc';
NODE_NAME	U4 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16825370@CLOCK.CLK BUFFER 1TO3 LVCMOS SL18860.NORMAL(CHIPS)':
 'VDD':;
NODE_NAME	C7 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16825402@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C8 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16825394@CAPACITOR_0805.CAP 10UF +/-10% 6.3V 0805.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R41 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19610462@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NET_NAME
'ENETA_TRST_N'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETA_TRST_N':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):eneta_trst_n';
NODE_NAME	U14 47
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'TRST_N':;
NODE_NAME	R110 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933586@RESISTOR 0402.RES 4.7K OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NET_NAME
'LTC3855_S1P'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3855_S1P':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3855_s1p';
NODE_NAME	R206 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19641387@RESISTOR 0402.RES 2.43K OHM 1% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R207 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19641357@RESISTOR 0402.RES 6.49K OHM 1% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C179 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902346@CAPACITOR_0402.CAP 0.1UF 10% 16V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U24 39
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901781@REGULATOR.REG SWITCHING, LTC3855.NORMAL(CHIPS)':
 'SENSE1+':;
NET_NAME
'HSMC_RX_D_P2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_RX_D_P2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_rx_d_p2',
 RELATIVE_PROPAGATION_DELAY='HSMA_RX:G:L:S::200 mil';
NODE_NAME	J7 60
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '60':;
NODE_NAME	U1 AA18
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_RX_B63P':;
NET_NAME
'SI570_CLK_125_P'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):SI570_CLK_125_P':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):si570_clk_125_p';
NODE_NAME	R37 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16823475@RESISTOR 0402.RES 100 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	X1 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20139482@CLOCK.XO, I2C PROGRAMMABLE 2.5V SI570.NORMAL(CHIPS)':
 'CLK+':;
NODE_NAME	U3 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16821364@CLOCK.CLOCK BUFFER, ICS8543.NORMAL(CHIPS)':
 'CLKP':;
NET_NAME
'N16933108'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):N16933108':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):n16933108';
NODE_NAME	D1 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933619@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	R111 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16934120@RESISTOR 0402.RES 220 OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N17901347'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):N17901347':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):n17901347';
NODE_NAME	R216 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19641511@RESISTOR 0402.RES 4.64K OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	V36 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902500@MISC.SENSE PAD.NORMAL(CHIPS)':
 'RSNS':;
NET_NAME
'OSC_50M_EN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):OSC_50M_EN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):osc_50m_en';
NODE_NAME	X2 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16824969@CLOCK.XO, 50MHZ CMOS, 3.2X5MM, SI510.NORMAL(CHIPS)':
 'EN':;
NODE_NAME	U4 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16825370@CLOCK.CLK BUFFER 1TO3 LVCMOS SL18860.NORMAL(CHIPS)':
 'OE_OSC':;
NET_NAME
'ENETA_LED_DUPLEX'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETA_LED_DUPLEX':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):eneta_led_duplex';
NODE_NAME	U14 70
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'LED_DUPLEX':;
NODE_NAME	R113 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16934064@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NET_NAME
'LTC3855_VFB1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3855_VFB1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3855_vfb1';
NODE_NAME	R209 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902142@RESISTOR 0402.RES 11.5K OHM 1% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U24 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901781@REGULATOR.REG SWITCHING, LTC3855.NORMAL(CHIPS)':
 'VFB1':;
NODE_NAME	R211 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902153@RESISTOR 0402.RES 2.55K OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NET_NAME
'HSMC_RX_D_P3'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_RX_D_P3':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_rx_d_p3',
 RELATIVE_PROPAGATION_DELAY='HSMA_RX:G:L:S::200 mil';
NODE_NAME	J7 66
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '66':;
NODE_NAME	U1 Y20
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_RX_B59P/DQS8B':;
NET_NAME
'N16832932'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):N16832932':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):n16832932';
NODE_NAME	U3 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16821364@CLOCK.CLOCK BUFFER, ICS8543.NORMAL(CHIPS)':
 'CLK_EN':;
NODE_NAME	R38 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16832581@RESISTOR 0402.RES 4.7K OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'ENETA_MDI_3'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETA_MDI_3':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):eneta_mdi_3';
NODE_NAME	C108 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933641@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R106 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933494@RESISTOR 0402.RES 49.9 OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R107 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933833@RESISTOR 0402.RES 49.9 OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N17901495'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):N17901495':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):n17901495';
NODE_NAME	U23 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902277@IC.DIODE CONTROLLER, LTC4357.NORMAL(CHIPS)':
 'GATE':;
NODE_NAME	Q1 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901931@TRANSISTOR.MOSFET N-CHANNEL, FDMC8878.NORMAL(CHIPS)':
 'G':;
NET_NAME
'USB_UART_RSTN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USB_UART_RSTN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):usb_uart_rstn';
NODE_NAME	R169 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19485009@RESISTOR 0402.RES 4.7K OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U21 9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19484938@IC.USB-TO-UART BRIDGE, CP2104.NORMAL(CHIPS)':
 'R\S\T\':;
NODE_NAME	U1 AK12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_TX_B40N/DQ5B':;
NET_NAME
'HSMC_RX_D_P4'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_RX_D_P4':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_rx_d_p4',
 RELATIVE_PROPAGATION_DELAY='HSMA_RX:G:L:S::200 mil';
NODE_NAME	J7 72
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '72':;
NODE_NAME	U1 AA21
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_RX_B71P':;
NET_NAME
'SI570_CLK_125_N'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):SI570_CLK_125_N':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):si570_clk_125_n';
NODE_NAME	R37 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16823475@RESISTOR 0402.RES 100 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	X1 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20139482@CLOCK.XO, I2C PROGRAMMABLE 2.5V SI570.NORMAL(CHIPS)':
 'CLK-':;
NODE_NAME	U3 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16821364@CLOCK.CLOCK BUFFER, ICS8543.NORMAL(CHIPS)':
 'CLKN':;
NET_NAME
'ENETA_LED_RX'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETA_LED_RX':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):eneta_led_rx';
NODE_NAME	R112 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933707@RESISTOR 0402.RES 220 OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U14 69
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'LED_RX':;
NODE_NAME	U14 58
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'CONFIG6':;
NET_NAME
'LTC3855_ILIM2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3855_ILIM2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3855_ilim2';
NODE_NAME	U24 15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901781@REGULATOR.REG SWITCHING, LTC3855.NORMAL(CHIPS)':
 'ILIM2':;
NODE_NAME	R210 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17900874@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R208 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19662685@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NET_NAME
'USB_UART_SUSPENDN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USB_UART_SUSPENDN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):usb_uart_suspendn';
NODE_NAME	U21 15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19484938@IC.USB-TO-UART BRIDGE, CP2104.NORMAL(CHIPS)':
 '\S\U\S\P\E\N\D\':;
NODE_NAME	U1 AG13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_RX_B38P/DQ5B':;
NET_NAME
'HSMC_RX_D_P5'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_RX_D_P5':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_rx_d_p5',
 RELATIVE_PROPAGATION_DELAY='HSMA_RX:G:L:S::200 mil';
NODE_NAME	J7 78
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '78':;
NODE_NAME	U1 AB19
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_RX_B67P/DQS9B':;
NET_NAME
'N17585990'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):N17585990':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):n17585990';
NODE_NAME	R55 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586195@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U5 7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586080@IC.DUAL 10 OHM SPDT, TS5A23157.NORMAL(CHIPS)':
 'NC2':;
NET_NAME
'N16933355'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):N16933355':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):n16933355';
NODE_NAME	D5 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933751@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	R117 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933516@RESISTOR 0402.RES 220 OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'LTC3855_SS1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3855_SS1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3855_ss1';
NODE_NAME	U24 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901781@REGULATOR.REG SWITCHING, LTC3855.NORMAL(CHIPS)':
 'TK/SS1':;
NODE_NAME	C180 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901889@CAPACITOR_0402.CAP 1000PF 10% 50V 0402.NORMAL(CHIPS)':
 '1':;
NET_NAME
'USB_UART_SUSPEND'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USB_UART_SUSPEND':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):usb_uart_suspend';
NODE_NAME	U21 17
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19484938@IC.USB-TO-UART BRIDGE, CP2104.NORMAL(CHIPS)':
 'SUSPEND':;
NODE_NAME	U1 AG14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_RX_B38N/DQ5B':;
NET_NAME
'HSMC_RX_D_P6'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_RX_D_P6':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_rx_d_p6',
 RELATIVE_PROPAGATION_DELAY='HSMA_RX:G:L:S::200 mil';
NODE_NAME	J7 84
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '84':;
NODE_NAME	U1 AC21
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_RX_B75P/DQS10B':;
NET_NAME
'5M2210_JTAG_EN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):5M2210_JTAG_EN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):\5m2210_jtag_en\';
NODE_NAME	U6 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586206@IC.DUAL 10 OHM SPDT, TS5A23157.NORMAL(CHIPS)':
 'IN2':;
NODE_NAME	R46 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586162@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	SW2 8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586008@SWITCH.SWITCH, DIP X4, TDA04H0SB1.NORMAL(CHIPS)':
 'B1':;
NODE_NAME	U6 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586206@IC.DUAL 10 OHM SPDT, TS5A23157.NORMAL(CHIPS)':
 'IN1':;
NET_NAME
'ENETA_MDI_N3'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETA_MDI_N3':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):eneta_mdi_n3';
NODE_NAME	U14 43
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'MDI3_N':;
NODE_NAME	J8 8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933769@CONN.CONN RJ45 1-PORT TSE BASE-T.NORMAL(CHIPS)':
 'TD3_N':;
NODE_NAME	R107 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933833@RESISTOR 0402.RES 49.9 OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'LTC3855_BOOST1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3855_BOOST1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3855_boost1';
NODE_NAME	D33 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901989@DIODE.DIODE, SCHOTTKY CMDSH-3.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C176 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901828@CAPACITOR_0603.CAP 0.1UF 50V 0603.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U24 29
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901781@REGULATOR.REG SWITCHING, LTC3855.NORMAL(CHIPS)':
 'BOOST1':;
NET_NAME
'HSMC_JTAG_EN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_JTAG_EN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_jtag_en';
NODE_NAME	R47 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586255@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	SW2 7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586008@SWITCH.SWITCH, DIP X4, TDA04H0SB1.NORMAL(CHIPS)':
 'B2':;
NODE_NAME	U5 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586080@IC.DUAL 10 OHM SPDT, TS5A23157.NORMAL(CHIPS)':
 'IN1':;
NODE_NAME	U5 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586080@IC.DUAL 10 OHM SPDT, TS5A23157.NORMAL(CHIPS)':
 'IN2':;
NET_NAME
'ENETA_MDI_P1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETA_MDI_P1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):eneta_mdi_p1';
NODE_NAME	U14 33
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'MDI1_P':;
NODE_NAME	J8 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933769@CONN.CONN RJ45 1-PORT TSE BASE-T.NORMAL(CHIPS)':
 'TD1_P':;
NODE_NAME	R102 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16934042@RESISTOR 0402.RES 49.9 OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'LTC3855_S2N'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3855_S2N':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3855_s2n';
NODE_NAME	V37 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902450@MISC.SENSE PAD.NORMAL(CHIPS)':
 'RSNS':;
NODE_NAME	R218 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19686782@RESISTOR 0402.RES 3.24K OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U24 9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901781@REGULATOR.REG SWITCHING, LTC3855.NORMAL(CHIPS)':
 'SENSE2-':;
NODE_NAME	C193 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902354@CAPACITOR_0402.CAP 0.1UF 10% 16V 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'HSMC_RX_D_P8'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_RX_D_P8':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_rx_d_p8',
 RELATIVE_PROPAGATION_DELAY='HSMA_RX:G:L:S::200 mil';
NODE_NAME	J7 102
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '102':;
NODE_NAME	U1 AF21
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_RX_B78P/DQ10B':;
NET_NAME
'JTAG_TCK_C'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):JTAG_TCK_C':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):jtag_tck_c';
NODE_NAME	C15 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586184@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R52 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586151@RESISTOR 0402.RES 10.0K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'ENETA_MDI_1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETA_MDI_1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):eneta_mdi_1';
NODE_NAME	R103 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933685@RESISTOR 0402.RES 49.9 OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R102 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16934042@RESISTOR 0402.RES 49.9 OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C106 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933729@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'LTC3855_FREQ'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3855_FREQ':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3855_freq';
NODE_NAME	U24 35
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901781@REGULATOR.REG SWITCHING, LTC3855.NORMAL(CHIPS)':
 'FREQ':;
NODE_NAME	R212 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902301@RESISTOR 0402.RES 137K OHM 1% 1/10W 0402.NORMAL(CHIPS)':
 '1':;
NET_NAME
'HSMC_RX_D_P9'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_RX_D_P9':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_rx_d_p9',
 RELATIVE_PROPAGATION_DELAY='HSMA_RX:G:L:S::200 mil';
NODE_NAME	J7 108
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '108':;
NODE_NAME	U1 AF20
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_RX_B74P/DQ10B':;
NET_NAME
'N17585989'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):N17585989':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):n17585989';
NODE_NAME	R56 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586069@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U6 7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586206@IC.DUAL 10 OHM SPDT, TS5A23157.NORMAL(CHIPS)':
 'NC2':;
NET_NAME
'N16933109'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):N16933109':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):n16933109';
NODE_NAME	D4 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933855@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	R116 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933461@RESISTOR 0402.RES 220 OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'LTC3855_TG1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3855_TG1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3855_tg1';
NODE_NAME	U24 30
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901781@REGULATOR.REG SWITCHING, LTC3855.NORMAL(CHIPS)':
 'TG1':;
NODE_NAME	Q2 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901502@TRANSISTOR.MOSFET N-CHANNEL HILO SI4816BDY.NORMAL(CHIPS)':
 'G1':;
NET_NAME
'HSMC_RX_D_P10'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_RX_D_P10':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_rx_d_p10',
 RELATIVE_PROPAGATION_DELAY='HSMA_RX:G:L:S::200 mil';
NODE_NAME	J7 114
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '114':;
NODE_NAME	U1 AF18
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_RX_B62P/DQ8B':;
NET_NAME
'DIFF_CLKIN_BOT_125_P'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DIFF_CLKIN_BOT_125_P':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):diff_clkin_bot_125_p';
NODE_NAME	U3 17
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16821364@CLOCK.CLOCK BUFFER, ICS8543.NORMAL(CHIPS)':
 'Q1P':;
NODE_NAME	R27 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17208314@RESISTOR 0402.RES 100 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U1 AB17
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17174560@ALTERA.5CEFA7F31C7NES_F896N.NORMAL(CHIPS)':
 'CLK3P /DIFFIO_RX_B55P':;
NET_NAME
'RREF_TL'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):RREF_TL':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):rref_tl';
NODE_NAME	R286 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638467@RESISTOR 0402.RES 2.0K OHM 1/16W 1% 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U1 C1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638676@ALTERA.5CEFA7F31C7NES_F896L.NORMAL(CHIPS)':
 'RREF_TL':;
NET_NAME
'ENETA_MDI_2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETA_MDI_2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):eneta_mdi_2';
NODE_NAME	C107 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933718@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R104 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933630@RESISTOR 0402.RES 49.9 OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R105 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16934031@RESISTOR 0402.RES 49.9 OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NET_NAME
'LTC3855_VFB2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3855_VFB2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3855_vfb2';
NODE_NAME	U24 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901781@REGULATOR.REG SWITCHING, LTC3855.NORMAL(CHIPS)':
 'VFB2':;
NODE_NAME	R217 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902245@RESISTOR 0402.RES 11.3K OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R215 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902199@RESISTOR 0402.RES 215K OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'HSMC_RX_D_P11'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_RX_D_P11':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_rx_d_p11',
 RELATIVE_PROPAGATION_DELAY='HSMA_RX:G:L:S::200 mil';
NODE_NAME	J7 120
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '120':;
NODE_NAME	U1 AG18
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_RX_B66P/DQ9B':;
NET_NAME
'DIFF_CLKIN_BOT_125_N'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DIFF_CLKIN_BOT_125_N':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):diff_clkin_bot_125_n';
NODE_NAME	U3 16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16821364@CLOCK.CLOCK BUFFER, ICS8543.NORMAL(CHIPS)':
 'Q1N':;
NODE_NAME	R27 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17208314@RESISTOR 0402.RES 100 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 AB18
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17174560@ALTERA.5CEFA7F31C7NES_F896N.NORMAL(CHIPS)':
 'CLK3N /DIFFIO_RX_B55N':;
NET_NAME
'N19798529'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):N19798529':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):n19798529';
NODE_NAME	D39 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638489@DIODE.DIODE, SCHOTKKY 1N6263W-7-F.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	BT1 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19798513@CONN.CONN, BATTERY HOLDER GOLD.NORMAL(CHIPS)':
 'POS':;
NET_NAME
'ENETA_HSDAC_N'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETA_HSDAC_N':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):eneta_hsdac_n';
NODE_NAME	U14 38
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'HSDAC_N':;
NODE_NAME	V28 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933762@MISC.TP_18_8_MIL, PTH.NORMAL(CHIPS)':
 'TP':;
NET_NAME
'LTC3855_ITH1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3855_ITH1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3855_ith1';
NODE_NAME	U24 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901781@REGULATOR.REG SWITCHING, LTC3855.NORMAL(CHIPS)':
 'ITH1':;
NODE_NAME	C183 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902037@CAPACITOR_0402.CAP 100PF 5% 50VDC 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C188 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902019@CAPACITOR_0402.CAP 22PF 5% 50V 0402.NORMAL(CHIPS)':
 '1':;
NET_NAME
'HSMC_RX_D_P12'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_RX_D_P12':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_rx_d_p12',
 RELATIVE_PROPAGATION_DELAY='HSMA_RX:G:L:S::200 mil';
NODE_NAME	J7 126
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '126':;
NODE_NAME	U1 AK16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_RX_B50P/DQ7B':;
NET_NAME
'DIFF_CLKIN_TOP_125_N'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DIFF_CLKIN_TOP_125_N':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):diff_clkin_top_125_n';
NODE_NAME	U3 19
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16821364@CLOCK.CLOCK BUFFER, ICS8543.NORMAL(CHIPS)':
 'Q0N':;
NODE_NAME	R29 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17209247@RESISTOR 0402.RES 100 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 K15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17174560@ALTERA.5CEFA7F31C7NES_F896N.NORMAL(CHIPS)':
 'CLK9N /DIFFIO_RX_T41N':;
NET_NAME
'VCCBAT'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):VCCBAT':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):vccbat';
NODE_NAME	D39 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638489@DIODE.DIODE, SCHOTKKY 1N6263W-7-F.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	D38 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638856@DIODE.DIODE, SCHOTKKY 1N6263W-7-F.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	C251 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638478@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U1 H10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCCBAT':;
NET_NAME
'ENETA_RSET'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETA_RSET':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):eneta_rset';
NODE_NAME	U14 30
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'RSET':;
NODE_NAME	R109 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16934086@RESISTOR 0402.RES 4.99K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NET_NAME
'LTC3855_ILIM1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3855_ILIM1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3855_ilim1';
NODE_NAME	U24 14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901781@REGULATOR.REG SWITCHING, LTC3855.NORMAL(CHIPS)':
 'ILIM1':;
NODE_NAME	R205 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17900808@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R204 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17900800@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NET_NAME
'HSMC_RX_D_P13'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_RX_D_P13':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_rx_d_p13',
 RELATIVE_PROPAGATION_DELAY='HSMA_RX:G:L:S::200 mil';
NODE_NAME	J7 132
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '132':;
NODE_NAME	U1 AF16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_RX_B54P/DQ7B':;
NET_NAME
'DIFF_CLKIN_TOP_125_P'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DIFF_CLKIN_TOP_125_P':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):diff_clkin_top_125_p';
NODE_NAME	U3 20
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16821364@CLOCK.CLOCK BUFFER, ICS8543.NORMAL(CHIPS)':
 'Q0P':;
NODE_NAME	R29 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17209247@RESISTOR 0402.RES 100 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U1 L15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17174560@ALTERA.5CEFA7F31C7NES_F896N.NORMAL(CHIPS)':
 'CLK9P /DIFFIO_RX_T41P':;
NET_NAME
'PSAS_DATA0_ASD0'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):PSAS_DATA0_ASD0':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):psas_data0_asd0';
NODE_NAME	J6 9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635652@CONN.HEADER, 2X5-PIN.NORMAL(CHIPS)':
 '9':;
NODE_NAME	U13 H3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'DIFFIO_L11P':;
NET_NAME
'ENETA_MDI_P3'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETA_MDI_P3':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):eneta_mdi_p3';
NODE_NAME	U14 42
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'MDI3_P':;
NODE_NAME	J8 7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933769@CONN.CONN RJ45 1-PORT TSE BASE-T.NORMAL(CHIPS)':
 'TD3_P':;
NODE_NAME	R106 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933494@RESISTOR 0402.RES 49.9 OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'ON_SW1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ON_SW1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):on_sw1';
NODE_NAME	SW5 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17983701@SWITCH.SWITCH, SLIDE EE2201A.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R222 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17987138@RESISTOR 0402.RES 100K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'HSMC_RX_D_P14'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_RX_D_P14':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_rx_d_p14',
 RELATIVE_PROPAGATION_DELAY='HSMA_RX:G:L:S::200 mil';
NODE_NAME	J7 138
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '138':;
NODE_NAME	U1 AE16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_RX_B42P/DQ6B':;
NET_NAME
'MAX_LOAD'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):MAX_LOAD':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):max_load';
NODE_NAME	D18 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17143011@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	U13 A6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635679@ALTERA.MAX V, 5M2210ZF256I5NB.NORMAL(CHIPS)':
 'IOB2_10':;
NET_NAME
'PSAS_DATA1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):PSAS_DATA1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):psas_data1';
NODE_NAME	J6 7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635652@CONN.HEADER, 2X5-PIN.NORMAL(CHIPS)':
 '7':;
NODE_NAME	U13 G5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'DIFFIO_L10N':;
NET_NAME
'ENETA_MDI_P0'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETA_MDI_P0':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):eneta_mdi_p0';
NODE_NAME	U14 29
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'MDI0_P':;
NODE_NAME	J8 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933769@CONN.CONN RJ45 1-PORT TSE BASE-T.NORMAL(CHIPS)':
 'TD0_P':;
NODE_NAME	R100 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933564@RESISTOR 0402.RES 49.9 OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'DC_INPUT'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DC_INPUT':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):dc_input';
NODE_NAME	J17 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902312@CONN.CONN, DC JACK RAPC712.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D32 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902362@DIODE.DIODE PACK 100V 200MA MMBD1205.NORMAL(CHIPS)':
 'CATHODE1':;
NODE_NAME	Q1 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901931@TRANSISTOR.MOSFET N-CHANNEL, FDMC8878.NORMAL(CHIPS)':
 'S3':;
NODE_NAME	U23 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902277@IC.DIODE CONTROLLER, LTC4357.NORMAL(CHIPS)':
 'IN':;
NODE_NAME	Q1 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901931@TRANSISTOR.MOSFET N-CHANNEL, FDMC8878.NORMAL(CHIPS)':
 'S1':;
NODE_NAME	Q1 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901931@TRANSISTOR.MOSFET N-CHANNEL, FDMC8878.NORMAL(CHIPS)':
 'S2':;
NET_NAME
'HSMC_RX_D_P15'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_RX_D_P15':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_rx_d_p15',
 RELATIVE_PROPAGATION_DELAY='HSMA_RX:G:L:S::200 mil';
NODE_NAME	J7 144
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '144':;
NODE_NAME	U1 AD17
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_RX_B46P/DQ6B':;
NET_NAME
'PGM_CONFIG'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):PGM_CONFIG':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):pgm_config';
NODE_NAME	R174 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142500@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	S1 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142493@SWITCH.SWITCH, PUSH BUTTON.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U13 D12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635679@ALTERA.MAX V, 5M2210ZF256I5NB.NORMAL(CHIPS)':
 'DIFFIO_T17P':;
NET_NAME
'ON_SW4'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ON_SW4':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):on_sw4';
NODE_NAME	R223 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17987364@RESISTOR 0402.RES 100K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	SW5 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17983701@SWITCH.SWITCH, SLIDE EE2201A.NORMAL(CHIPS)':
 '4':;
NET_NAME
'HSMC_RX_D_P16'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_RX_D_P16':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_rx_d_p16',
 RELATIVE_PROPAGATION_DELAY='HSMA_RX:G:L:S::200 mil';
NODE_NAME	J7 150
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '150':;
NODE_NAME	U1 AD18
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_RX_B58P/DQ8B':;
NET_NAME
'USER_DIPSW1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USER_DIPSW1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):user_dipsw1';
NODE_NAME	R190 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142536@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	SW3 7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142997@SWITCH.SWITCH, DIP X4, TDA04H0SB1.NORMAL(CHIPS)':
 'B2':;
NODE_NAME	U1 AA13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_RX_B27N/DQSN4B':;
NET_NAME
'LTC3855_INTVCC'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3855_INTVCC':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3855_intvcc';
NODE_NAME	R204 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17900800@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R208 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19662685@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D34 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901997@DIODE.DIODE, SCHOTTKY CMDSH-3.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U24 25
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901781@REGULATOR.REG SWITCHING, LTC3855.NORMAL(CHIPS)':
 'INTVCC':;
NODE_NAME	C175 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901753@CAPACITOR_0402.CAP 4.7UF 10% 6.3V X5R 0402 .NORMAL(CHIPS)':
 '1':;
NODE_NAME	D33 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901989@DIODE.DIODE, SCHOTTKY CMDSH-3.NORMAL(CHIPS)':
 '2':;
NET_NAME
'HSMC_RX_D_N0'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_RX_D_N0':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_rx_d_n0',
 RELATIVE_PROPAGATION_DELAY='HSMA_RX:G:L:S::200 mil';
NODE_NAME	J7 50
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '50':;
NODE_NAME	U1 AA16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_RX_B43N/DQSN6B':;
NET_NAME
'RESN_HSMC_TX_LED'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):RESN_HSMC_TX_LED':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):resn_hsmc_tx_led';
NODE_NAME	R183 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142587@RESISTOR 0402.RES 56.2 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D21 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17143035@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'ANODE':;
NET_NAME
'2.5V_RZQ'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):2.5V_RZQ':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):\2.5v_rzq\';
NODE_NAME	R1 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18648174@RESISTOR 0402.RES 100 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U1 AK13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'RZQ_0/DIFFIO_TX_B41N':;
NET_NAME
'CPU_RESETN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):CPU_RESETN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):cpu_resetn';
NODE_NAME	R179 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142436@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	S4 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142400@SWITCH.SWITCH, PUSH BUTTON.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U13 D10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635679@ALTERA.MAX V, 5M2210ZF256I5NB.NORMAL(CHIPS)':
 'IOB2_17':;
NODE_NAME	U1 AA26
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17175700@ALTERA.5CEFA7F31C7NES_F896G.NORMAL(CHIPS)':
 'DEV_CLRN /DIFFIO_TX_R5N/DQ1R':;
NET_NAME
'RESN_LED2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):RESN_LED2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):resn_led2';
NODE_NAME	R202 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142653@RESISTOR 0402.RES 56.2 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D30 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142291@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'ANODE':;
NET_NAME
'1.2V_RZQ'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):1.2V_RZQ':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):\1.2v_rzq\';
NODE_NAME	R2 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20025039@RESISTOR 0402.RES 240 OHM 1% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U1 AD23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'RZQ_1/DIFFIO_TX/DQ1R':;
NET_NAME
'RESN_LED1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):RESN_LED1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):resn_led1';
NODE_NAME	R201 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142645@RESISTOR 0402.RES 56.2 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D29 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142283@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'ANODE':;
NET_NAME
'1.5V_RZQ'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):1.5V_RZQ':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):\1.5v_rzq\';
NODE_NAME	R3 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17331202@RESISTOR 0402.RES 100 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U1 B12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'RZQ_2 /DIFFIO_TX_T40N':;
NET_NAME
'RESN_PGM_LED0'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):RESN_PGM_LED0':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):resn_pgm_led0';
NODE_NAME	R193 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17143799@RESISTOR 0402.RES 56.2 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D25 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17143823@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'ANODE':;
NET_NAME
'RESN_UART_TXD'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):RESN_UART_TXD':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):resn_uart_txd';
NODE_NAME	R189 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19116804@RESISTOR 0402.RES 56.2 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D24 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19116796@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'ANODE':;
NET_NAME
'USER_LED3'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USER_LED3':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):user_led3';
NODE_NAME	D31 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142299@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	U1 AK6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_TX_B25N':;
NET_NAME
'CLK_SEL'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):CLK_SEL':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):clk_sel';
NODE_NAME	R196 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142932@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	SW4 8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142751@SWITCH.SWITCH, DIP X4, TDA04H0SB1.NORMAL(CHIPS)':
 'B1':;
NODE_NAME	U13 A13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635679@ALTERA.MAX V, 5M2210ZF256I5NB.NORMAL(CHIPS)':
 'IOB2_6':;
NODE_NAME	U3 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16821364@CLOCK.CLOCK BUFFER, ICS8543.NORMAL(CHIPS)':
 'CLK_SEL':;
NET_NAME
'RESN_UART_RXD'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):RESN_UART_RXD':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):resn_uart_rxd';
NODE_NAME	R187 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19116812@RESISTOR 0402.RES 56.2 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D23 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19116788@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'ANODE':;
NET_NAME
'PGM_SEL'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):PGM_SEL':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):pgm_sel';
NODE_NAME	R175 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142480@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	S2 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142468@SWITCH.SWITCH, PUSH BUTTON.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U13 B13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635679@ALTERA.MAX V, 5M2210ZF256I5NB.NORMAL(CHIPS)':
 'DIFFIO_T16N':;
NET_NAME
'RES_MAX_LOAD'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):RES_MAX_LOAD':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):res_max_load';
NODE_NAME	R176 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142563@RESISTOR 0402.RES 56.2 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D18 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17143011@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'ANODE':;
NET_NAME
'HSMC_RX_D_P7'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_RX_D_P7':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_rx_d_p7',
 RELATIVE_PROPAGATION_DELAY='HSMA_RX:G:L:S::200 mil';
NODE_NAME	J7 90
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '90':;
NODE_NAME	U1 AD19
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_RX_B70P/DQ9B':;
NET_NAME
'USER_DIPSW2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USER_DIPSW2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):user_dipsw2';
NODE_NAME	R191 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142544@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	SW3 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142997@SWITCH.SWITCH, DIP X4, TDA04H0SB1.NORMAL(CHIPS)':
 'B3':;
NODE_NAME	U1 AF11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_RX_B30P/DQ4B':;
NET_NAME
'RESN_PGM_LED2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):RESN_PGM_LED2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):resn_pgm_led2';
NODE_NAME	R195 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17143791@RESISTOR 0402.RES 56.2 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D27 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17143831@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'ANODE':;
NET_NAME
'FPGA_PR_REQUEST'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FPGA_PR_REQUEST':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fpga_pr_request';
NODE_NAME	U13 F5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'IOB1_2':;
NODE_NAME	U1 AC24
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17175700@ALTERA.5CEFA7F31C7NES_F896G.NORMAL(CHIPS)':
 'PR_REQUEST /DIFFIO_TX_R1N/DQ1R':;
NET_NAME
'CLK_ENABLE'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):CLK_ENABLE':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):clk_enable';
NODE_NAME	R197 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142961@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	SW4 7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142751@SWITCH.SWITCH, DIP X4, TDA04H0SB1.NORMAL(CHIPS)':
 'B2':;
NODE_NAME	U13 A15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635679@ALTERA.MAX V, 5M2210ZF256I5NB.NORMAL(CHIPS)':
 'IOB2_7':;
NET_NAME
'RESN_LED0'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):RESN_LED0':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):resn_led0';
NODE_NAME	R200 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142637@RESISTOR 0402.RES 56.2 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D28 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142275@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'ANODE':;
NET_NAME
'RES_CONF_DONEN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):RES_CONF_DONEN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):res_conf_donen';
NODE_NAME	R178 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142571@RESISTOR 0402.RES 56.2 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D19 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17143019@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'ANODE':;
NET_NAME
'LPDDR2_VREFCA'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_VREFCA':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_vrefca';
NODE_NAME	R68 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18123920@RESISTOR 0402.RES 2.1K OHM 1/16W 0.1% 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U9 P2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VREFCA':;
NODE_NAME	R64 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18122130@RESISTOR 0402.RES 2.1K OHM 1/16W 0.1% 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'RESN_PRSNTN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):RESN_PRSNTN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):resn_prsntn';
NODE_NAME	R186 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17598287@RESISTOR 0402.RES 100 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D22 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17598173@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'ANODE':;
NET_NAME
'EEPROM_A0'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):EEPROM_A0':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):eeprom_a0';
NODE_NAME	R95 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16905173@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U12 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16903089@MEMORY.EEPROM, 24AA64, MSOP, 8-LEAD.NORMAL(CHIPS)':
 'A0':;
NODE_NAME	R91 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16904920@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '1':;
NET_NAME
'USER_LED2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USER_LED2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):user_led2';
NODE_NAME	D30 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142291@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	U1 AJ5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_TX_B24N/DQ3B':;
NET_NAME
'RESN_HSMC_RX_LED'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):RESN_HSMC_RX_LED':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):resn_hsmc_rx_led';
NODE_NAME	R180 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142579@RESISTOR 0402.RES 56.2 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D20 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17143027@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'ANODE':;
NET_NAME
'EEPROM_A1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):EEPROM_A1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):eeprom_a1';
NODE_NAME	R90 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16904901@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U12 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16903089@MEMORY.EEPROM, 24AA64, MSOP, 8-LEAD.NORMAL(CHIPS)':
 'A1':;
NODE_NAME	R94 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16905158@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'RESN_LED3'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):RESN_LED3':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):resn_led3';
NODE_NAME	R203 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142661@RESISTOR 0402.RES 56.2 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D31 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142299@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'ANODE':;
NET_NAME
'EEPROM_A2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):EEPROM_A2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):eeprom_a2';
NODE_NAME	R89 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16904953@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U12 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16903089@MEMORY.EEPROM, 24AA64, MSOP, 8-LEAD.NORMAL(CHIPS)':
 'A2':;
NODE_NAME	R93 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16905143@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'RESN_PGM_LED1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):RESN_PGM_LED1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):resn_pgm_led1';
NODE_NAME	R194 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17143807@RESISTOR 0402.RES 56.2 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D26 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17143815@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'ANODE':;
NET_NAME
'EEPROM_WP'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):EEPROM_WP':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):eeprom_wp';
NODE_NAME	U12 7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16903089@MEMORY.EEPROM, 24AA64, MSOP, 8-LEAD.NORMAL(CHIPS)':
 'WP':;
NODE_NAME	R92 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16904933@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '1':;
NET_NAME
'USER_LED1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USER_LED1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):user_led1';
NODE_NAME	D29 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142283@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	U1 AJ4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_TX_B24P/DQ3B':;
NET_NAME
'RES_MAX_ERROR'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):RES_MAX_ERROR':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):res_max_error';
NODE_NAME	R173 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142307@RESISTOR 0402.RES 100 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D17 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17143051@DIODE.LED, RED 0805 LUMEX.NORMAL(CHIPS)':
 'ANODE':;
NET_NAME
'LPDDR2_CSN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_CSN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_csn';
NODE_NAME	U9 AB3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'CS#0':;
NODE_NAME	U1 R26
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_RX_R37N/DQSN5R':;
NET_NAME
'SRAM_DQPA'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):SRAM_DQPA':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):sram_dqpa';
NODE_NAME	R73 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16797011@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U11 74
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'DQPA':;
NET_NAME
'LPDDR2_CKE'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_CKE':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_cke';
NODE_NAME	U9 AC3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'CKE0':;
NODE_NAME	R291 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19708555@RESISTOR 0402.RES 4.7K OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 T29
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_RX_R35N/DQ5R':;
NET_NAME
'SRAM_DQPB'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):SRAM_DQPB':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):sram_dqpb';
NODE_NAME	R74 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16797019@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U11 24
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'DQPB':;
NET_NAME
'DDR3_ZQ01'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_ZQ01':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_zq01';
NODE_NAME	R61 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17094738@RESISTOR 0402.RES 240 OHM 5% 1/10W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U8 L8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'ZQ':;
NET_NAME
'0.75V_VTT'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):0.75V_VTT':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):\0.75v_vtt\';
NODE_NAME	C242 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18010217@CAPACITOR_0805.CAP 10UF +/-10% 6.3V 0805.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U33 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18010167@REGULATOR.REGULATOR, TPS51100DGQ.NORMAL(CHIPS)':
 'VTTSNS':;
NODE_NAME	U33 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18010167@REGULATOR.REGULATOR, TPS51100DGQ.NORMAL(CHIPS)':
 'VTT':;
NODE_NAME	C243 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18010225@CAPACITOR_0805.CAP 10UF +/-10% 6.3V 0805.NORMAL(CHIPS)':
 '1':;
NODE_NAME	RN1 10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18569606@RESPAK.RES, 51 OHM RES_PAK_8.NORMAL(CHIPS)':
 '2':;
NODE_NAME	RN1 11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18569272@RESPAK.RES, 51 OHM RES_PAK_8.NORMAL(CHIPS)':
 '2':;
NODE_NAME	RN1 12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18568938@RESPAK.RES, 51 OHM RES_PAK_8.NORMAL(CHIPS)':
 '2':;
NODE_NAME	RN1 13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18568670@RESPAK.RES, 51 OHM RES_PAK_8.NORMAL(CHIPS)':
 '2':;
NODE_NAME	RN1 14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18568336@RESPAK.RES, 51 OHM RES_PAK_8.NORMAL(CHIPS)':
 '2':;
NODE_NAME	RN1 15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18568089@RESPAK.RES, 51 OHM RES_PAK_8.NORMAL(CHIPS)':
 '2':;
NODE_NAME	RN1 16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18567737@RESPAK.RES, 51 OHM RES_PAK_8.NORMAL(CHIPS)':
 '2':;
NODE_NAME	RN1 9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18569940@RESPAK.RES, 51 OHM RES_PAK_8.NORMAL(CHIPS)':
 '2':;
NODE_NAME	RN2 12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18570341@RESPAK.RES, 51 OHM RES_PAK_8.NORMAL(CHIPS)':
 '2':;
NODE_NAME	RN2 13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18570333@RESPAK.RES, 51 OHM RES_PAK_8.NORMAL(CHIPS)':
 '2':;
NODE_NAME	RN2 15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18570317@RESPAK.RES, 51 OHM RES_PAK_8.NORMAL(CHIPS)':
 '2':;
NODE_NAME	RN2 16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18570309@RESPAK.RES, 51 OHM RES_PAK_8.NORMAL(CHIPS)':
 '2':;
NODE_NAME	RN2 14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18570325@RESPAK.RES, 51 OHM RES_PAK_8.NORMAL(CHIPS)':
 '2':;
NODE_NAME	RN3 15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19079563@RESPAK.RES, 51 OHM RES_PAK_8.NORMAL(CHIPS)':
 '2':;
NODE_NAME	RN2 11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18570349@RESPAK.RES, 51 OHM RES_PAK_8.NORMAL(CHIPS)':
 '2':;
NODE_NAME	RN2 10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18570357@RESPAK.RES, 51 OHM RES_PAK_8.NORMAL(CHIPS)':
 '2':;
NODE_NAME	RN2 9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18570365@RESPAK.RES, 51 OHM RES_PAK_8.NORMAL(CHIPS)':
 '2':;
NODE_NAME	RN3 16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19079555@RESPAK.RES, 51 OHM RES_PAK_8.NORMAL(CHIPS)':
 '2':;
NODE_NAME	RN3 10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19079613@RESPAK.RES, 51 OHM RES_PAK_8.NORMAL(CHIPS)':
 '2':;
NODE_NAME	RN3 14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19079571@RESPAK.RES, 51 OHM RES_PAK_8.NORMAL(CHIPS)':
 '2':;
NODE_NAME	RN3 12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19079595@RESPAK.RES, 51 OHM RES_PAK_8.NORMAL(CHIPS)':
 '2':;
NODE_NAME	RN3 11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19079587@RESPAK.RES, 51 OHM RES_PAK_8.NORMAL(CHIPS)':
 '2':;
NODE_NAME	CN1 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17095092@CAPACITOR_ARRAY.CAP, ARRAY 0.1UF.NORMAL(CHIPS)':
 '1':;
NODE_NAME	CN1 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17095092@CAPACITOR_ARRAY.CAP, ARRAY 0.1UF.NORMAL(CHIPS)':
 '2':;
NODE_NAME	CN1 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17095092@CAPACITOR_ARRAY.CAP, ARRAY 0.1UF.NORMAL(CHIPS)':
 '3':;
NODE_NAME	CN1 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17095092@CAPACITOR_ARRAY.CAP, ARRAY 0.1UF.NORMAL(CHIPS)':
 '4':;
NODE_NAME	CN2 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17095069@CAPACITOR_ARRAY.CAP, ARRAY 0.1UF.NORMAL(CHIPS)':
 '1':;
NODE_NAME	CN2 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17095069@CAPACITOR_ARRAY.CAP, ARRAY 0.1UF.NORMAL(CHIPS)':
 '2':;
NODE_NAME	CN2 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17095069@CAPACITOR_ARRAY.CAP, ARRAY 0.1UF.NORMAL(CHIPS)':
 '3':;
NODE_NAME	CN2 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17095069@CAPACITOR_ARRAY.CAP, ARRAY 0.1UF.NORMAL(CHIPS)':
 '4':;
NODE_NAME	CN3 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17094582@CAPACITOR_ARRAY.CAP, ARRAY 0.1UF.NORMAL(CHIPS)':
 '1':;
NODE_NAME	CN3 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17094582@CAPACITOR_ARRAY.CAP, ARRAY 0.1UF.NORMAL(CHIPS)':
 '2':;
NODE_NAME	CN3 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17094582@CAPACITOR_ARRAY.CAP, ARRAY 0.1UF.NORMAL(CHIPS)':
 '3':;
NODE_NAME	CN3 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17094582@CAPACITOR_ARRAY.CAP, ARRAY 0.1UF.NORMAL(CHIPS)':
 '4':;
NODE_NAME	RN3 9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19079605@RESPAK.RES, 51 OHM RES_PAK_8.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R58 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18571552@RESISTOR 0402.RES 51 OHM 5% 1/10W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	RN3 13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19079579@RESPAK.RES, 51 OHM RES_PAK_8.NORMAL(CHIPS)':
 '2':;
NET_NAME
'LTC2803_SW'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC2803_SW':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc2803_sw';
NODE_NAME	C163 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17139387@CAPACITOR_0603.CAP 0.22UF +/-10% 25V 0603.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U20 7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17139449@IC.RS-232 TRANSCEIVER, LTC2803-1.NORMAL(CHIPS)':
 'SW':;
NODE_NAME	L1 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17139438@INDUCTOR.IND 10UH 245MA 0.82OHM 0806 SMD.NORMAL(CHIPS)':
 '2':;
NET_NAME
'DDR3_ZQ02'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_ZQ02':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_zq02';
NODE_NAME	U7 L8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'ZQ':;
NODE_NAME	R60 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17095567@RESISTOR 0402.RES 240 OHM 5% 1/10W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NET_NAME
'USER_DIPSW0'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USER_DIPSW0':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):user_dipsw0';
NODE_NAME	R188 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142528@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	SW3 8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142997@SWITCH.SWITCH, DIP X4, TDA04H0SB1.NORMAL(CHIPS)':
 'B1':;
NODE_NAME	U1 Y12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_RX_B27P/DQS4B':;
NET_NAME
'DB9_BODY'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DB9_BODY':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):db9_body';
NODE_NAME	R168 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19637775@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J12 11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17139409@CONN.CONN, DB9 FEMALE RIGHT ANGLE.NORMAL(CHIPS)':
 'SH2':;
NODE_NAME	J12 10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17139409@CONN.CONN, DB9 FEMALE RIGHT ANGLE.NORMAL(CHIPS)':
 'SH1':;
NET_NAME
'HSMC_RX_D_N1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_RX_D_N1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_rx_d_n1',
 RELATIVE_PROPAGATION_DELAY='HSMA_RX:G:L:S::200 mil';
NODE_NAME	J7 56
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '56':;
NODE_NAME	U1 Y18
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_RX_B51N/DQSN7B':;
NET_NAME
'LTC2803_VDD'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC2803_VDD':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc2803_vdd';
NODE_NAME	C164 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18154489@CAPACITOR_0603.CAP 1UF +/-10% 25V 0603.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U20 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17139449@IC.RS-232 TRANSCEIVER, LTC2803-1.NORMAL(CHIPS)':
 'VDD':;
NET_NAME
'HSMC_RX_D_N2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_RX_D_N2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_rx_d_n2',
 RELATIVE_PROPAGATION_DELAY='HSMA_RX:G:L:S::200 mil';
NODE_NAME	J7 62
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '62':;
NODE_NAME	U1 AA19
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_RX_B63N':;
NET_NAME
'ENET_DVDD'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENET_DVDD':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):enet_dvdd';
NODE_NAME	U31 10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18857775@REGULATOR.REGULATOR, LTC3026_EDD.NORMAL(CHIPS)':
 'OUT2':;
NODE_NAME	R266 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18013952@RESISTOR 0402.RES 15K OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C239 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18014035@CAPACITOR_0805.CAP 10UF +/-10% 6.3V 0805.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U31 9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18857775@REGULATOR.REGULATOR, LTC3026_EDD.NORMAL(CHIPS)':
 'OUT1':;
NODE_NAME	C136 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17114285@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C137 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17114385@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C138 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17114485@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C139 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17114585@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C140 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17114685@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U15 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909905@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'DVDD#1':;
NODE_NAME	U15 71
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909905@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'DVDD#71':;
NODE_NAME	U15 85
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909905@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'DVDD#85':;
NODE_NAME	U15 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909905@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'DVDD#6':;
NODE_NAME	U15 10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909905@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'DVDD#10':;
NODE_NAME	U15 62
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909905@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'DVDD#62':;
NODE_NAME	U15 67
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909905@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'DVDD#67':;
NODE_NAME	U15 15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909905@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'DVDD#15':;
NODE_NAME	U15 57
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909905@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'DVDD#57':;
NODE_NAME	C118 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17115245@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C119 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17115350@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C120 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17115807@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C121 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17115530@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C122 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17115635@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U14 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933400@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'DVDD#1':;
NODE_NAME	U14 71
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933400@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'DVDD#71':;
NODE_NAME	U14 85
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933400@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'DVDD#85':;
NODE_NAME	U14 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933400@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'DVDD#6':;
NODE_NAME	U14 10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933400@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'DVDD#10':;
NODE_NAME	U14 62
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933400@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'DVDD#62':;
NODE_NAME	U14 67
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933400@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'DVDD#67':;
NODE_NAME	U14 15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933400@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'DVDD#15':;
NODE_NAME	U14 57
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933400@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'DVDD#57':;
NET_NAME
'LTC2803_CAP'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC2803_CAP':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc2803_cap';
NODE_NAME	C163 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17139387@CAPACITOR_0603.CAP 0.22UF +/-10% 25V 0603.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U20 10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17139449@IC.RS-232 TRANSCEIVER, LTC2803-1.NORMAL(CHIPS)':
 'CAP':;
NET_NAME
'HSMC_RX_D_N3'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_RX_D_N3':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_rx_d_n3',
 RELATIVE_PROPAGATION_DELAY='HSMA_RX:G:L:S::200 mil';
NODE_NAME	J7 68
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '68':;
NODE_NAME	U1 AA20
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_RX_B59N/DQSN8B':;
NET_NAME
'FACTORY_LOAD'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FACTORY_LOAD':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):factory_load';
NODE_NAME	R198 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142969@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	SW4 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142751@SWITCH.SWITCH, DIP X4, TDA04H0SB1.NORMAL(CHIPS)':
 'B3':;
NODE_NAME	U13 A2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635679@ALTERA.MAX V, 5M2210ZF256I5NB.NORMAL(CHIPS)':
 'IOB2_8':;
NET_NAME
'CTS'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):CTS':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):cts';
NODE_NAME	U20 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17139449@IC.RS-232 TRANSCEIVER, LTC2803-1.NORMAL(CHIPS)':
 'T2OUT':;
NODE_NAME	J12 8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17139409@CONN.CONN, DB9 FEMALE RIGHT ANGLE.NORMAL(CHIPS)':
 '8':;
NET_NAME
'HSMC_RX_D_N4'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_RX_D_N4':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_rx_d_n4',
 RELATIVE_PROPAGATION_DELAY='HSMA_RX:G:L:S::200 mil';
NODE_NAME	J7 74
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '74':;
NODE_NAME	U1 AB21
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_RX_B71N':;
NET_NAME
'LPDDR2_DQ16'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_DQ16':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_dq16';
NODE_NAME	U9 AB12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DQ16':;
NODE_NAME	RN4 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19396542@RESPAK.RES, 1K OHM RES_PACK_8.NORMAL(CHIPS)':
 '1':;
NET_NAME
'HSMC_RX_D_N5'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_RX_D_N5':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_rx_d_n5',
 RELATIVE_PROPAGATION_DELAY='HSMA_RX:G:L:S::200 mil';
NODE_NAME	J7 80
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '80':;
NODE_NAME	U1 AC19
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_RX_B67N/DQSN9B':;
NET_NAME
'LPDDR2_DQ17'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_DQ17':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_dq17';
NODE_NAME	U9 AC13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DQ17':;
NODE_NAME	RN4 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19399431@RESPAK.RES, 1K OHM RES_PACK_8.NORMAL(CHIPS)':
 '1':;
NET_NAME
'RTS'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):RTS':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):rts';
NODE_NAME	U20 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17139449@IC.RS-232 TRANSCEIVER, LTC2803-1.NORMAL(CHIPS)':
 'R2IN':;
NODE_NAME	J12 7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17139409@CONN.CONN, DB9 FEMALE RIGHT ANGLE.NORMAL(CHIPS)':
 '7':;
NET_NAME
'HSMC_RX_D_N6'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_RX_D_N6':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_rx_d_n6',
 RELATIVE_PROPAGATION_DELAY='HSMA_RX:G:L:S::200 mil';
NODE_NAME	J7 86
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '86':;
NODE_NAME	U1 AD20
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_RX_B75N/DQSN10B':;
NET_NAME
'USER_PB1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USER_PB1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):user_pb1';
NODE_NAME	R182 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142452@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	S6 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142414@SWITCH.SWITCH, PUSH BUTTON.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 AB13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_RX_B23N':;
NET_NAME
'LPDDR2_DQ18'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_DQ18':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_dq18';
NODE_NAME	U9 AB14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DQ18':;
NODE_NAME	RN4 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19399579@RESPAK.RES, 1K OHM RES_PACK_8.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N17139309'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):N17139309':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):n17139309';
NODE_NAME	U20 9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17139449@IC.RS-232 TRANSCEIVER, LTC2803-1.NORMAL(CHIPS)':
 'VEE':;
NODE_NAME	C165 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18154464@CAPACITOR_0603.CAP 1UF +/-10% 25V 0603.NORMAL(CHIPS)':
 '1':;
NET_NAME
'HSMC_RX_D_N7'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_RX_D_N7':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_rx_d_n7',
 RELATIVE_PROPAGATION_DELAY='HSMA_RX:G:L:S::200 mil';
NODE_NAME	J7 92
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '92':;
NODE_NAME	U1 AE20
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_RX_B70N/DQ9B':;
NET_NAME
'LPDDR2_DQ19'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_DQ19':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_dq19';
NODE_NAME	U9 AC14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DQ19':;
NODE_NAME	RN4 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19399727@RESPAK.RES, 1K OHM RES_PACK_8.NORMAL(CHIPS)':
 '1':;
NET_NAME
'RXD'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):RXD':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):rxd';
NODE_NAME	J12 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17139409@CONN.CONN, DB9 FEMALE RIGHT ANGLE.NORMAL(CHIPS)':
 '3':;
NODE_NAME	U20 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17139449@IC.RS-232 TRANSCEIVER, LTC2803-1.NORMAL(CHIPS)':
 'R1IN':;
NET_NAME
'HSMC_RX_D_N8'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_RX_D_N8':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_rx_d_n8',
 RELATIVE_PROPAGATION_DELAY='HSMA_RX:G:L:S::200 mil';
NODE_NAME	J7 104
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '104':;
NODE_NAME	U1 AG22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_RX_B78N/DQ10B':;
NET_NAME
'LPDDR2_DQ20'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_DQ20':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_dq20';
NODE_NAME	U9 AB15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DQ20':;
NODE_NAME	RN4 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19399875@RESPAK.RES, 1K OHM RES_PACK_8.NORMAL(CHIPS)':
 '1':;
NET_NAME
'TXD'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):TXD':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):txd';
NODE_NAME	J12 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17139409@CONN.CONN, DB9 FEMALE RIGHT ANGLE.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U20 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17139449@IC.RS-232 TRANSCEIVER, LTC2803-1.NORMAL(CHIPS)':
 'T1OUT':;
NET_NAME
'HSMC_RX_D_N9'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_RX_D_N9':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_rx_d_n9',
 RELATIVE_PROPAGATION_DELAY='HSMA_RX:G:L:S::200 mil';
NODE_NAME	J7 110
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '110':;
NODE_NAME	U1 AG21
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_RX_B74N/DQ10B':;
NET_NAME
'LCD_D_CN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LCD_D_CN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lcd_d_cn';
NODE_NAME	J14 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17143413@CONN.HDR 2X7, VT, THM, TSW-107-07.NORMAL(CHIPS)':
 '4':;
NODE_NAME	U1 AK11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_TX_B36N/DQ5B':;
NET_NAME
'LPDDR2_DQ21'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_DQ21':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_dq21';
NODE_NAME	U9 AC16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DQ21':;
NODE_NAME	RN4 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19400023@RESPAK.RES, 1K OHM RES_PACK_8.NORMAL(CHIPS)':
 '1':;
NET_NAME
'HSMC_RX_D_N10'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_RX_D_N10':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_rx_d_n10',
 RELATIVE_PROPAGATION_DELAY='HSMA_RX:G:L:S::200 mil';
NODE_NAME	J7 116
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '116':;
NODE_NAME	U1 AF19
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_RX_B62N/DQ8B':;
NET_NAME
'HEADER_D0'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HEADER_D0':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):header_d0';
NODE_NAME	J15 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17166869@CONN.HEADER, 2X8-PIN.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U1 H21
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_RX_T1P':;
NET_NAME
'MAX_ERROR'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):MAX_ERROR':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):max_error';
NODE_NAME	D17 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17143051@DIODE.LED, RED 0805 LUMEX.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	U13 A4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635679@ALTERA.MAX V, 5M2210ZF256I5NB.NORMAL(CHIPS)':
 'IOB2_9':;
NET_NAME
'LPDDR2_DQ22'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_DQ22':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_dq22';
NODE_NAME	U9 AB17
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DQ22':;
NODE_NAME	RN4 7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19400171@RESPAK.RES, 1K OHM RES_PACK_8.NORMAL(CHIPS)':
 '1':;
NET_NAME
'HSMC_RX_D_N11'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_RX_D_N11':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_rx_d_n11',
 RELATIVE_PROPAGATION_DELAY='HSMA_RX:G:L:S::200 mil';
NODE_NAME	J7 122
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '122':;
NODE_NAME	U1 AG19
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_RX_B66N/DQ9B':;
NET_NAME
'HEADER_D1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HEADER_D1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):header_d1';
NODE_NAME	J15 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17166869@CONN.HEADER, 2X8-PIN.NORMAL(CHIPS)':
 '5':;
NODE_NAME	U1 G21
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_RX_T1N':;
NET_NAME
'USER_PB2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USER_PB2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):user_pb2';
NODE_NAME	R184 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142460@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	S7 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142421@SWITCH.SWITCH, PUSH BUTTON.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 AF13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_RX_B26P/DQ4B':;
NET_NAME
'LPDDR2_CA0'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_CA0':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_ca0';
NODE_NAME	U9 AC6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'CA0':;
NODE_NAME	U1 Y30
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17174560@ALTERA.5CEFA7F31C7NES_F896N.NORMAL(CHIPS)':
 'FPLL_BR_CLKOUT0 /FPLL_BR_CLKOUT':;
NET_NAME
'LPDDR2_DQ23'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_DQ23':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_dq23';
NODE_NAME	U9 AC17
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DQ23':;
NODE_NAME	RN4 8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19400597@RESPAK.RES, 1K OHM RES_PACK_8.NORMAL(CHIPS)':
 '1':;
NET_NAME
'HSMC_RX_D_N12'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_RX_D_N12':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_rx_d_n12',
 RELATIVE_PROPAGATION_DELAY='HSMA_RX:G:L:S::200 mil';
NODE_NAME	J7 128
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '128':;
NODE_NAME	U1 AK17
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_RX_B50N/DQ7B':;
NET_NAME
'HEADER_D2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HEADER_D2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):header_d2';
NODE_NAME	J15 9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17166869@CONN.HEADER, 2X8-PIN.NORMAL(CHIPS)':
 '9':;
NODE_NAME	U1 G22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_RX_T3P/DQ1T':;
NET_NAME
'LPDDR2_CA1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_CA1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_ca1';
NODE_NAME	U9 AB6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'CA1':;
NODE_NAME	U1 T30
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_RX_R39P/DQ5R':;
NET_NAME
'LPDDR2_DQ24'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_DQ24':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_dq24';
NODE_NAME	U9 B17
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DQ24':;
NODE_NAME	RN5 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19405416@RESPAK.RES, 1K OHM RES_PACK_8.NORMAL(CHIPS)':
 '1':;
NET_NAME
'HSMC_RX_D_N13'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_RX_D_N13':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_rx_d_n13',
 RELATIVE_PROPAGATION_DELAY='HSMA_RX:G:L:S::200 mil';
NODE_NAME	J7 134
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '134':;
NODE_NAME	U1 AG16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_RX_B54N/DQ7B':;
NET_NAME
'HEADER_D3'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HEADER_D3':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):header_d3';
NODE_NAME	J15 13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17166869@CONN.HEADER, 2X8-PIN.NORMAL(CHIPS)':
 '13':;
NODE_NAME	U1 E26
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_TX_T2P/DQ1T':;
NET_NAME
'LPDDR2_CA2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_CA2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_ca2';
NODE_NAME	U9 AC7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'CA2':;
NODE_NAME	U1 W29
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_TX_R38N/DQ5R':;
NET_NAME
'LPDDR2_DQ25'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_DQ25':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_dq25';
NODE_NAME	U9 A17
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DQ25':;
NODE_NAME	RN5 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19405424@RESPAK.RES, 1K OHM RES_PACK_8.NORMAL(CHIPS)':
 '1':;
NET_NAME
'HSMC_RX_D_N14'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_RX_D_N14':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_rx_d_n14',
 RELATIVE_PROPAGATION_DELAY='HSMA_RX:G:L:S::200 mil';
NODE_NAME	J7 140
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '140':;
NODE_NAME	U1 AF15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_RX_B42N/DQ6B':;
NET_NAME
'HEADER_D4'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HEADER_D4':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):header_d4';
NODE_NAME	J15 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17166869@CONN.HEADER, 2X8-PIN.NORMAL(CHIPS)':
 '4':;
NODE_NAME	U1 E25
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_TX_T2N/DQ1T':;
NET_NAME
'MAX_CONF_DONEN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):MAX_CONF_DONEN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):max_conf_donen';
NODE_NAME	D19 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17143019@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	U13 E11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635679@ALTERA.MAX V, 5M2210ZF256I5NB.NORMAL(CHIPS)':
 'DIFFIO_T15P':;
NET_NAME
'LPDDR2_CA3'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_CA3':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_ca3';
NODE_NAME	U9 AB8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'CA3':;
NODE_NAME	U1 AB29
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_TX_R34P/DQ5R':;
NET_NAME
'CLK_CONFIG'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):CLK_CONFIG':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):clk_config';
NODE_NAME	U13 H12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'IOB3/CLK3':;
NODE_NAME	X3 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16818431@CLOCK.OSC, 100MHZ 2.5V X1 CMOS, SI510.NORMAL(CHIPS)':
 'OUT':;
NET_NAME
'LPDDR2_DQ26'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_DQ26':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_dq26';
NODE_NAME	U9 A16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DQ26':;
NODE_NAME	RN5 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19405432@RESPAK.RES, 1K OHM RES_PACK_8.NORMAL(CHIPS)':
 '1':;
NET_NAME
'HSMC_RX_D_N15'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_RX_D_N15':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_rx_d_n15',
 RELATIVE_PROPAGATION_DELAY='HSMA_RX:G:L:S::200 mil';
NODE_NAME	J7 146
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '146':;
NODE_NAME	U1 AE17
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_RX_B46N/DQ6B':;
NET_NAME
'HEADER_D5'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HEADER_D5':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):header_d5';
NODE_NAME	J15 8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17166869@CONN.HEADER, 2X8-PIN.NORMAL(CHIPS)':
 '8':;
NODE_NAME	U1 C27
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_TX_T4P/DQ1T':;
NET_NAME
'LPDDR2_CA4'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_CA4':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_ca4';
NODE_NAME	U9 AB9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'CA4':;
NODE_NAME	U1 W30
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17174560@ALTERA.5CEFA7F31C7NES_F896N.NORMAL(CHIPS)':
 'FPLL_BR_CLKOUT1 /FPLL_BR_CLKOUT':;
NET_NAME
'LPDDR2_DQ27'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_DQ27':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_dq27';
NODE_NAME	U9 B15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DQ27':;
NODE_NAME	RN5 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19405440@RESPAK.RES, 1K OHM RES_PACK_8.NORMAL(CHIPS)':
 '1':;
NET_NAME
'HSMC_RX_D_N16'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_RX_D_N16':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_rx_d_n16',
 RELATIVE_PROPAGATION_DELAY='HSMA_RX:G:L:S::200 mil';
NODE_NAME	J7 152
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '152':;
NODE_NAME	U1 AE18
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_RX_B58N/DQ8B':;
NET_NAME
'HEADER_D6'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HEADER_D6':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):header_d6';
NODE_NAME	J15 12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17166869@CONN.HEADER, 2X8-PIN.NORMAL(CHIPS)':
 '12':;
NODE_NAME	U1 C26
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_TX_T4N/DQ1T':;
NET_NAME
'LPDDR2_CA5'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_CA5':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_ca5';
NODE_NAME	U9 W1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'CA5':;
NODE_NAME	U1 U29
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_TX_R40P/DQ5R':;
NET_NAME
'LPDDR2_DQ28'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_DQ28':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_dq28';
NODE_NAME	U9 B14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DQ28':;
NODE_NAME	RN5 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19405448@RESPAK.RES, 1K OHM RES_PACK_8.NORMAL(CHIPS)':
 '1':;
NET_NAME
'HSMC_CLK_OUT_P2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_CLK_OUT_P2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_clk_out_p2',
 RELATIVE_PROPAGATION_DELAY='100 mil:4 mil;500 mil:8 mil;6000 mil:12 mil';
NODE_NAME	J7 155
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '155':;
NODE_NAME	U1 AG23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_TX_B80P/DQ10B':;
NET_NAME
'HEADER_D7'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HEADER_D7':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):header_d7';
NODE_NAME	J15 16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17166869@CONN.HEADER, 2X8-PIN.NORMAL(CHIPS)':
 '16':;
NODE_NAME	U1 B27
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_TX_T6P':;
NET_NAME
'LPDDR2_CA6'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_CA6':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_ca6';
NODE_NAME	U9 V2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'CA6':;
NODE_NAME	U1 AC30
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_TX_R34N/DQ5R':;
NET_NAME
'LPDDR2_DQ29'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_DQ29':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_dq29';
NODE_NAME	U9 A14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DQ29':;
NODE_NAME	RN5 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19405456@RESPAK.RES, 1K OHM RES_PACK_8.NORMAL(CHIPS)':
 '1':;
NET_NAME
'HSMC_CLK_OUT_N2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_CLK_OUT_N2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_clk_out_n2',
 RELATIVE_PROPAGATION_DELAY='100 mil:4 mil;500 mil:8 mil;6000 mil:12 mil';
NODE_NAME	J7 157
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '157':;
NODE_NAME	U1 AH22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_TX_B80N/DQ10B':;
NET_NAME
'USER_PB0'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USER_PB0':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):user_pb0';
NODE_NAME	R181 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142444@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	S5 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142407@SWITCH.SWITCH, PUSH BUTTON.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 AB12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_RX_B23P':;
NET_NAME
'LPDDR2_CA7'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_CA7':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_ca7';
NODE_NAME	U9 U1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'CA7':;
NODE_NAME	U1 R30
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_RX_R39N/DQ5R':;
NET_NAME
'LPDDR2_DQ30'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_DQ30':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_dq30';
NODE_NAME	U9 A13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DQ30':;
NODE_NAME	RN5 7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19405464@RESPAK.RES, 1K OHM RES_PACK_8.NORMAL(CHIPS)':
 '1':;
NET_NAME
'HSMC_CLK_IN_P2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_CLK_IN_P2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_clk_in_p2',
 RELATIVE_PROPAGATION_DELAY='HSMA_RX:G:L:S::200 mil';
NODE_NAME	J7 156
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '156':;
NODE_NAME	R32 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17208813@RESISTOR 0402.RES 100 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U1 Y15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17174560@ALTERA.5CEFA7F31C7NES_F896N.NORMAL(CHIPS)':
 'CLK1P /DIFFIO_RX_B39P':;
NET_NAME
'USER_DIPSW3'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USER_DIPSW3':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):user_dipsw3';
NODE_NAME	R192 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142552@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	SW3 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142997@SWITCH.SWITCH, DIP X4, TDA04H0SB1.NORMAL(CHIPS)':
 'B4':;
NODE_NAME	U1 AG11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_RX_B30N/DQ4B':;
NET_NAME
'LPDDR2_CA8'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_CA8':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_ca8';
NODE_NAME	U9 T2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'CA8':;
NODE_NAME	U1 T28
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_RX_R35P/DQ5R':;
NET_NAME
'LPDDR2_DQ31'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_DQ31':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_dq31';
NODE_NAME	U9 B12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DQ31':;
NODE_NAME	RN5 8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19405472@RESPAK.RES, 1K OHM RES_PACK_8.NORMAL(CHIPS)':
 '1':;
NET_NAME
'HSMC_CLK_IN_N2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_CLK_IN_N2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_clk_in_n2',
 RELATIVE_PROPAGATION_DELAY='HSMA_RX:G:L:S::200 mil';
NODE_NAME	J7 158
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '158':;
NODE_NAME	R32 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17208813@RESISTOR 0402.RES 100 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 AA15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17174560@ALTERA.5CEFA7F31C7NES_F896N.NORMAL(CHIPS)':
 'CLK1N /DIFFIO_RX_B39N':;
NET_NAME
'LPDDR2_CA9'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_CA9':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_ca9';
NODE_NAME	U9 T1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'CA9':;
NODE_NAME	U1 T25
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_RX_R37P/DQS5R':;
NET_NAME
'MAX_RESETN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):MAX_RESETN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):max_resetn';
NODE_NAME	R177 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142428@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	S3 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142393@SWITCH.SWITCH, PUSH BUTTON.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U13 M9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635788@ALTERA.MAX V, 5M2210ZF256I5ND.NORMAL(CHIPS)':
 'DIFFIO_B13N/DEV_CLRN':;
NET_NAME
'LPDDR2_CK'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_CK':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_ck';
NODE_NAME	U9 Y2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'CK':;
NODE_NAME	R292 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19709776@RESISTOR 0402.RES 100 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 V21
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_RX_R13P/DQS2R':;
NET_NAME
'HSMC_D3'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_D3':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_d3';
NODE_NAME	J7 44
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '44':;
NODE_NAME	U1 AA14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_RX_B35N/DQSN5B':;
NET_NAME
'LPDDR2_CKN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_CKN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_ckn';
NODE_NAME	U9 Y1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'CK#':;
NODE_NAME	R292 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19709776@RESISTOR 0402.RES 100 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U1 V22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_RX_R13N/DQSN2R':;
NET_NAME
'1.5V_VCCIO'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):1.5V_VCCIO':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):\1.5v_vccio\';
NODE_NAME	U1 C18
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO7A#C18':;
NODE_NAME	U1 D21
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO7A#D21':;
NODE_NAME	U1 H23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO7A#H23':;
NODE_NAME	U1 B25
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO7A#B25':;
NODE_NAME	U1 K19
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO7A#K19':;
NODE_NAME	U1 A22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO7A#A22':;
NODE_NAME	U1 E24
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO7A#E24':;
NODE_NAME	U1 F17
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO7A#F17':;
NODE_NAME	U1 G20
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO7A#G20':;
NODE_NAME	U1 B15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO7A#B15':;
NODE_NAME	V40 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17588567@MISC.SENSE PAD.NORMAL(CHIPS)':
 'RSNS':;
NODE_NAME	R255 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18430510@RESISTOR 2010.RES 0.003 OHM 1% 1/2W 2010.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C341 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18317025@CAPACITOR_0402.CAP 22000PF 16V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C343 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18317130@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C345 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18317511@CAPACITOR_0402.CAP 4.7NF 10% 50V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C346 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18317708@CAPACITOR_0402.CAP 2200PF 10% 50V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C339 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18319816@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C340 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18321909@CAPACITOR_0402.CAP 47000PF 25V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C338 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18321563@CAPACITOR_0402.CAP 1.0UF 10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C342 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18322082@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C344 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18320315@CAPACITOR_0402.CAP 4.7NF 10% 50V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C337 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18321390@CAPACITOR_0805.CAP 22UF +/-10% 6.3V 0805.NORMAL(CHIPS)':
 '1':;
NET_NAME
'HSMC_D1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_D1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_d1';
NODE_NAME	J7 42
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '42':;
NODE_NAME	U1 AJ10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_RX_B34N/DQ5B':;
NET_NAME
'USER_LED0'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USER_LED0':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):user_led0';
NODE_NAME	D28 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142275@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	U1 AK3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_TX_B21N/DQ3B':;
NET_NAME
'CLK50_EN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):CLK50_EN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):clk50_en';
NODE_NAME	U13 E9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635679@ALTERA.MAX V, 5M2210ZF256I5NB.NORMAL(CHIPS)':
 'DIFFIO_T10N':;
NODE_NAME	U4 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16825370@CLOCK.CLK BUFFER 1TO3 LVCMOS SL18860.NORMAL(CHIPS)':
 'OE1':;
NODE_NAME	U4 7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16825370@CLOCK.CLK BUFFER 1TO3 LVCMOS SL18860.NORMAL(CHIPS)':
 'OE2':;
NODE_NAME	U4 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16825370@CLOCK.CLK BUFFER 1TO3 LVCMOS SL18860.NORMAL(CHIPS)':
 'OE3':;
NODE_NAME	R45 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17650028@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NET_NAME
'LPDDR2_DM0'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_DM0':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_dm0';
NODE_NAME	U9 N23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DM0':;
NODE_NAME	U1 AG29
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_TX_R20N/DQ3R':;
NET_NAME
'HEADER_P0'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HEADER_P0':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):header_p0';
NODE_NAME	J16 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17166910@CONN.HEADER, 2X8-PIN.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U1 H25
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_RX_R75P/DQ10R':;
NET_NAME
'LPDDR2_DM1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_DM1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_dm1';
NODE_NAME	U9 L23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DM1':;
NODE_NAME	U1 AB27
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_TX_R32P/DQ4R':;
NET_NAME
'ENETB_MDIO'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETB_MDIO':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):enetb_mdio';
NODE_NAME	R118 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909764@RESISTOR 0402.RES 4.7K OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U15 24
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'MDIO':;
NODE_NAME	U1 L23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_RX_R67P/DQ9R':;
NET_NAME
'HEADER_P1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HEADER_P1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):header_p1';
NODE_NAME	J16 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17166910@CONN.HEADER, 2X8-PIN.NORMAL(CHIPS)':
 '3':;
NODE_NAME	U1 P20
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_RX_R77P/DQS10R':;
NET_NAME
'LPDDR2_DQS0'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_DQS0':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_dqs0';
NODE_NAME	U9 R23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DQS0':;
NODE_NAME	U1 V26
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_RX_R21P/DQS3R':;
NET_NAME
'HEADER_P2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HEADER_P2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):header_p2';
NODE_NAME	J16 7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17166910@CONN.HEADER, 2X8-PIN.NORMAL(CHIPS)':
 '7':;
NODE_NAME	U1 J22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_RX_R79P/DQ10R':;
NET_NAME
'LPDDR2_DQS1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_DQS1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_dqs1';
NODE_NAME	U9 J22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DQS1':;
NODE_NAME	U1 U27
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_RX_R29P/DQS4R':;
NET_NAME
'ENETB_MDC'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETB_MDC':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):enetb_mdc';
NODE_NAME	U15 25
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'MDC':;
NODE_NAME	R119 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909965@RESISTOR 0402.RES 4.7K OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 A29
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_TX_R74N/DQ10R':;
NET_NAME
'HSMC_CLK_OUT_P1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_CLK_OUT_P1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_clk_out_p1',
 RELATIVE_PROPAGATION_DELAY='100 mil:4 mil;500 mil:8 mil;6000 mil:12 mil';
NODE_NAME	J7 95
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '95':;
NODE_NAME	U1 AE22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_TX_B77P/DQ10B':;
NET_NAME
'HEADER_P3'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HEADER_P3':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):header_p3';
NODE_NAME	J16 9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17166910@CONN.HEADER, 2X8-PIN.NORMAL(CHIPS)':
 '9':;
NODE_NAME	U1 D28
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_TX_R76P/DQ10R':;
NET_NAME
'LPDDR2_DQSN0'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_DQSN0':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_dqsn0';
NODE_NAME	U9 P22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DQS#0':;
NODE_NAME	U1 U26
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_RX_R21N/DQSN3R':;
NET_NAME
'PGOOD_2.5V'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):PGOOD_2.5V':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):\pgood_2.5v\';
NODE_NAME	R269 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18247231@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R253 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18430277@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U25 16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'PGOOD':;
NODE_NAME	R229 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349171@RESISTOR 0402.RES 100K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'HEADER_P4'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HEADER_P4':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):header_p4';
NODE_NAME	J16 13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17166910@CONN.HEADER, 2X8-PIN.NORMAL(CHIPS)':
 '13':;
NODE_NAME	U1 E27
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_TX_R78P':;
NET_NAME
'LPDDR2_DQSN1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_DQSN1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_dqsn1';
NODE_NAME	U9 K23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DQS#1':;
NODE_NAME	U1 U28
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_RX_R29N/DQSN4R':;
NET_NAME
'ENETB_INTN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETB_INTN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):enetb_intn';
NODE_NAME	U15 23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'INT_N':;
NODE_NAME	R120 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909815@RESISTOR 0402.RES 4.7K OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 K22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_RX_R71N/DQ9R':;
NET_NAME
'HEADER_P5'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HEADER_P5':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):header_p5';
NODE_NAME	J16 15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17166910@CONN.HEADER, 2X8-PIN.NORMAL(CHIPS)':
 '15':;
NODE_NAME	U1 H24
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_TX_R80P/DQ10R':;
NET_NAME
'LPDDR2_DQ0'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_DQ0':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_dq0';
NODE_NAME	U9 AA23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DQ0':;
NODE_NAME	U1 AG28
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_TX_R24P/DQ3R':;
NET_NAME
'HSMC_CLK_OUT_N1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_CLK_OUT_N1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_clk_out_n1',
 RELATIVE_PROPAGATION_DELAY='100 mil:4 mil;500 mil:8 mil;6000 mil:12 mil';
NODE_NAME	J7 97
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '97':;
NODE_NAME	U1 AF23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_TX_B77N/DQ10B':;
NET_NAME
'HEADER_N0'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HEADER_N0':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):header_n0';
NODE_NAME	J16 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17166910@CONN.HEADER, 2X8-PIN.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 H26
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_RX_R75N/DQ10R':;
NET_NAME
'LPDDR2_DQ1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_DQ1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_dq1';
NODE_NAME	U9 Y22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DQ1':;
NODE_NAME	U1 AH30
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_TX_R22N/DQ3R':;
NET_NAME
'ENETB_RESETN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETB_RESETN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):enetb_resetn';
NODE_NAME	R121 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909708@RESISTOR 0402.RES 4.7K OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U15 28
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'RESET_N':;
NODE_NAME	U1 M21
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_RX_R73P':;
NET_NAME
'HEADER_N1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HEADER_N1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):header_n1';
NODE_NAME	J16 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17166910@CONN.HEADER, 2X8-PIN.NORMAL(CHIPS)':
 '4':;
NODE_NAME	U1 N20
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_RX_R77N/DQSN10R':;
NET_NAME
'LPDDR2_DQ2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_DQ2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_dq2';
NODE_NAME	U9 W22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DQ2':;
NODE_NAME	U1 AA28
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_RX_R19P/DQ3R':;
NET_NAME
'CLKIN_50_MAXV'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):CLKIN_50_MAXV':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):clkin_50_maxv';
NODE_NAME	U13 J12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'IOB3/CLK2':;
NODE_NAME	U4 10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16825370@CLOCK.CLK BUFFER 1TO3 LVCMOS SL18860.NORMAL(CHIPS)':
 'CLKOUT3':;
NET_NAME
'RES_RX_TOGGLE'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):RES_RX_TOGGLE':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):res_rx_toggle';
NODE_NAME	R171 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19485064@RESISTOR 0402.RES 56.2 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D16 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19485075@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'ANODE':;
NET_NAME
'HSMC_CLK_IN_P1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_CLK_IN_P1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_clk_in_p1',
 RELATIVE_PROPAGATION_DELAY='HSMA_RX:G:L:S::200 mil';
NODE_NAME	J7 96
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '96':;
NODE_NAME	R31 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17208794@RESISTOR 0402.RES 100 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U1 AB14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17174560@ALTERA.5CEFA7F31C7NES_F896N.NORMAL(CHIPS)':
 'CLK0P,FPLL_BL_FBP /DIFFIO_RX_B3':;
NET_NAME
'HEADER_N2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HEADER_N2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):header_n2';
NODE_NAME	J16 8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17166910@CONN.HEADER, 2X8-PIN.NORMAL(CHIPS)':
 '8':;
NODE_NAME	U1 J23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_RX_R79N/DQ10R':;
NET_NAME
'LPDDR2_DQ3'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_DQ3':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_dq3';
NODE_NAME	U9 W23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DQ3':;
NODE_NAME	U1 AH29
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_TX_R20P/DQ3R':;
NET_NAME
'RES_TX_TOGGLE'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):RES_TX_TOGGLE':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):res_tx_toggle';
NODE_NAME	R170 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19485035@RESISTOR 0402.RES 56.2 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D15 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19485048@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'ANODE':;
NET_NAME
'1.1V_VCC'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):1.1V_VCC':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):\1.1v_vcc\';
NODE_NAME	U1 N14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCC#N14':;
NODE_NAME	U1 N16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCC#N16':;
NODE_NAME	U1 R5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCC#R5':;
NODE_NAME	U1 L5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCC#L5':;
NODE_NAME	U1 AC5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCC#AC5':;
NODE_NAME	U1 W5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCC#W5':;
NODE_NAME	U1 V19
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCC#V19':;
NODE_NAME	U1 V15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCC#V15':;
NODE_NAME	U1 P17
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCC#P17':;
NODE_NAME	U1 P19
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCC#P19':;
NODE_NAME	U1 M13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCC#M13':;
NODE_NAME	U1 M17
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCC#M17':;
NODE_NAME	U1 N5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCC#N5':;
NODE_NAME	U1 M6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCC#M6':;
NODE_NAME	U1 R16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCC#R16':;
NODE_NAME	U1 R14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCC#R14':;
NODE_NAME	U1 W14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCC#W14':;
NODE_NAME	U1 N18
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCC#N18':;
NODE_NAME	U1 J5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCC#J5':;
NODE_NAME	U1 V13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCC#V13':;
NODE_NAME	U1 T15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCC#T15':;
NODE_NAME	U1 T17
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCC#T17':;
NODE_NAME	U1 U18
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCC#U18':;
NODE_NAME	U1 Y6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCC#Y6':;
NODE_NAME	U1 T19
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCC#T19':;
NODE_NAME	U1 AD6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCC#AD6':;
NODE_NAME	U1 U14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCC#U14':;
NODE_NAME	U1 U20
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCC#U20':;
NODE_NAME	U1 W18
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCC#W18':;
NODE_NAME	U1 V17
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCC#V17':;
NODE_NAME	U1 T6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCC#T6':;
NODE_NAME	U1 P15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCC#P15':;
NODE_NAME	U1 P13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCC#P13':;
NODE_NAME	U1 W20
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCC#W20':;
NODE_NAME	U1 T13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCC#T13':;
NODE_NAME	U1 U16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCC#U16':;
NODE_NAME	U1 M15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCC#M15':;
NODE_NAME	U1 AA5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCC#AA5':;
NODE_NAME	U1 M19
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCC#M19':;
NODE_NAME	U1 U5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCC#U5':;
NODE_NAME	U1 R18
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCC#R18':;
NODE_NAME	U1 W16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCC#W16':;
NODE_NAME	V38 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17588543@MISC.SENSE PAD.NORMAL(CHIPS)':
 'RSNS':;
NODE_NAME	R239 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18425953@RESISTOR 2010.RES 0.001 OHM 1% 1W 2010.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C253 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18322535@CAPACITOR_1206.CAP 100UF +/-20% 6.3V 1206.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C257 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18322588@CAPACITOR_0402.CAP 0.47UF -20%+80% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C258 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18322625@CAPACITOR_0402.CAP 0.22UF 10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C261 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18322651@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C262 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18322664@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C259 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18322613@CAPACITOR_0402.CAP 0.22UF 10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C260 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18322638@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C254 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18322549@CAPACITOR_1206.CAP 100UF +/-20% 6.3V 1206.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C255 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19118989@CAPACITOR_0402.CAP 4.7UF 10% 6.3V X5R 0402 .NORMAL(CHIPS)':
 '1':;
NODE_NAME	C256 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18322575@CAPACITOR_0402.CAP 1.0UF 10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C252 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18322315@CAPACITOR_1206.CAP 100UF +/-20% 6.3V 1206.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C276 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18322984@CAPACITOR_0402.CAP 22000PF 16V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C277 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18322997@CAPACITOR_0402.CAP 22000PF 16V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C274 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18322958@CAPACITOR_0402.CAP 22000PF 16V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C275 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18322971@CAPACITOR_0402.CAP 22000PF 16V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C271 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18322919@CAPACITOR_0402.CAP 22000PF 16V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C273 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18322945@CAPACITOR_0402.CAP 22000PF 16V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C272 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18322932@CAPACITOR_0402.CAP 22000PF 16V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C291 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18324802@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C292 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18324815@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C266 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18326153@CAPACITOR_0402.CAP 47000PF 25V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C263 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18326137@CAPACITOR_0402.CAP 47000PF 25V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C264 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18326145@CAPACITOR_0402.CAP 47000PF 25V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C265 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18326161@CAPACITOR_0402.CAP 47000PF 25V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C281 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18326551@CAPACITOR_0402.CAP 22000PF 16V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C282 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18326567@CAPACITOR_0402.CAP 22000PF 16V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C280 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18326559@CAPACITOR_0402.CAP 22000PF 16V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C279 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18326543@CAPACITOR_0402.CAP 22000PF 16V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C278 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18326535@CAPACITOR_0402.CAP 22000PF 16V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C283 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18326589@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C285 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18326597@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C284 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18326605@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C290 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18326752@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C293 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18327096@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C294 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18327088@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C296 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18327112@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C297 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18327120@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C300 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18327144@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C301 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18327152@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C298 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18327128@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C299 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18327136@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C295 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18327104@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C302 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18327300@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C303 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18327308@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C304 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18327382@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C319 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18326017@CAPACITOR_0402.CAP 4.7NF 10% 50V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C321 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18326030@CAPACITOR_0402.CAP 4.7NF 10% 50V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C306 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18325887@CAPACITOR_0402.CAP 4.7NF 10% 50V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C307 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18325900@CAPACITOR_0402.CAP 4.7NF 10% 50V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C308 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18325913@CAPACITOR_0402.CAP 4.7NF 10% 50V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C312 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18325965@CAPACITOR_0402.CAP 4.7NF 10% 50V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C313 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18325978@CAPACITOR_0402.CAP 4.7NF 10% 50V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C309 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18325926@CAPACITOR_0402.CAP 4.7NF 10% 50V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C310 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18325939@CAPACITOR_0402.CAP 4.7NF 10% 50V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C314 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18325991@CAPACITOR_0402.CAP 4.7NF 10% 50V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C316 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18326004@CAPACITOR_0402.CAP 4.7NF 10% 50V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C305 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18325874@CAPACITOR_0402.CAP 4.7NF 10% 50V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C311 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18325952@CAPACITOR_0402.CAP 4.7NF 10% 50V 0402.NORMAL(CHIPS)':
 '1':;
NET_NAME
'LPDDR2_DQ4'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_DQ4':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_dq4';
NODE_NAME	U9 V23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DQ4':;
NODE_NAME	U1 Y28
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_RX_R19N/DQ3R':;
NET_NAME
'LPDDR2_DQ5'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_DQ5':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_dq5';
NODE_NAME	U9 U22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DQ5':;
NODE_NAME	U1 AE30
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_RX_R23P/DQ3R':;
NET_NAME
'HEADER_N5'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HEADER_N5':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):header_n5';
NODE_NAME	J16 16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17166910@CONN.HEADER, 2X8-PIN.NORMAL(CHIPS)':
 '16':;
NODE_NAME	U1 J25
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_TX_R80N':;
NET_NAME
'LPDDR2_DQ7'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_DQ7':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_dq7';
NODE_NAME	U9 T23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DQ7':;
NODE_NAME	U1 AD30
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_RX_R23N/DQ3R':;
NET_NAME
'HSMC_CLK_IN_N1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_CLK_IN_N1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_clk_in_n1',
 RELATIVE_PROPAGATION_DELAY='HSMA_RX:G:L:S::200 mil';
NODE_NAME	J7 98
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '98':;
NODE_NAME	R31 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17208794@RESISTOR 0402.RES 100 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 AC14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17174560@ALTERA.5CEFA7F31C7NES_F896N.NORMAL(CHIPS)':
 'CLK0N,FPLL_BL_FBN /DIFFIO_RX_B3':;
NET_NAME
'HEADER_N4'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HEADER_N4':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):header_n4';
NODE_NAME	J16 14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17166910@CONN.HEADER, 2X8-PIN.NORMAL(CHIPS)':
 '14':;
NODE_NAME	U1 D27
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_TX_R78N/DQ10R':;
NET_NAME
'LPDDR2_DQ8'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_DQ8':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_dq8';
NODE_NAME	U9 H22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DQ8':;
NODE_NAME	U1 AC29
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_TX_R30N/DQ4R':;
NET_NAME
'USB_UART_TX_TOGGLE'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USB_UART_TX_TOGGLE':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):usb_uart_tx_toggle';
NODE_NAME	D15 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19485048@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	U21 14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19484938@IC.USB-TO-UART BRIDGE, CP2104.NORMAL(CHIPS)':
 'GPIO0':;
NET_NAME
'HEADER_N3'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HEADER_N3':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):header_n3';
NODE_NAME	J16 10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17166910@CONN.HEADER, 2X8-PIN.NORMAL(CHIPS)':
 '10':;
NODE_NAME	U1 D29
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_TX_R76N/DQ10R':;
NET_NAME
'LPDDR2_DQ9'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_DQ9':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_dq9';
NODE_NAME	U9 H23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DQ9':;
NODE_NAME	U1 AF30
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_TX_R26N/DQ4R':;
NET_NAME
'GND'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):GND':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):gnd',
 RATSNEST_SCHEDULE='POWER_AND_GROUND',
 NO_RAT='YES',
 MIN_NECK_WIDTH='10 MIL',
 MIN_LINE_WIDTH='20 MIL',
 NO_ROUTE='YES';
NODE_NAME	U1 AF12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#AF12':;
NODE_NAME	U1 AF22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#AF22':;
NODE_NAME	U1 U4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#U4':;
NODE_NAME	U1 U6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#U6':;
NODE_NAME	U1 V5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#V5':;
NODE_NAME	U1 V8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#V8':;
NODE_NAME	U1 W13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#W13':;
NODE_NAME	U1 W17
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#W17':;
NODE_NAME	U1 Y7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#Y7':;
NODE_NAME	U1 W11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#W11':;
NODE_NAME	U1 R6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#R6':;
NODE_NAME	U1 R9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#R9':;
NODE_NAME	U1 T2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#T2':;
NODE_NAME	U1 T5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#T5':;
NODE_NAME	U1 V20
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#V20':;
NODE_NAME	U1 V28
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#V28':;
NODE_NAME	U1 AA4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#AA4':;
NODE_NAME	U1 AA6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#AA6':;
NODE_NAME	U1 AC6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#AC6':;
NODE_NAME	U1 AB2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#AB2':;
NODE_NAME	U1 U3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#U3':;
NODE_NAME	U1 V2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#V2':;
NODE_NAME	U1 R4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#R4':;
NODE_NAME	U1 U15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#U15':;
NODE_NAME	U1 V18
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#V18':;
NODE_NAME	U1 T16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#T16':;
NODE_NAME	U1 T20
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#T20':;
NODE_NAME	U1 AA3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#AA3':;
NODE_NAME	U1 AD5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#AD5':;
NODE_NAME	U1 AD16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#AD16':;
NODE_NAME	U1 Y1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#Y1':;
NODE_NAME	U1 AC4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#AC4':;
NODE_NAME	U1 AC3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#AC3':;
NODE_NAME	U1 AE19
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#AE19':;
NODE_NAME	U1 AD1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#AD1':;
NODE_NAME	U1 V1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#V1':;
NODE_NAME	U1 AD2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#AD2':;
NODE_NAME	U1 R3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#R3':;
NODE_NAME	U1 U13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#U13':;
NODE_NAME	U1 V16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#V16':;
NODE_NAME	U1 R13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#R13':;
NODE_NAME	U1 R17
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#R17':;
NODE_NAME	U1 T14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#T14':;
NODE_NAME	U1 AB10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#AB10':;
NODE_NAME	U1 AA27
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#AA27':;
NODE_NAME	U1 W19
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#W19':;
NODE_NAME	U1 AB5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#AB5':;
NODE_NAME	U1 R29
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#R29':;
NODE_NAME	U1 R19
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#R19':;
NODE_NAME	U1 U25
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#U25':;
NODE_NAME	U1 AE29
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#AE29':;
NODE_NAME	U1 J21
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#J21':;
NODE_NAME	U1 L27
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#L27':;
NODE_NAME	U1 N19
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#N19':;
NODE_NAME	U1 N17
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#N17':;
NODE_NAME	U1 AH8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#AH8':;
NODE_NAME	U1 AG3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#AG3':;
NODE_NAME	U1 Y24
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#Y24':;
NODE_NAME	U1 AD26
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#AD26':;
NODE_NAME	U1 E9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#E9':;
NODE_NAME	U1 AD7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#AD7':;
NODE_NAME	U1 E5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#E5':;
NODE_NAME	U1 J11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#J11':;
NODE_NAME	U1 G24
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#G24':;
NODE_NAME	U1 AJ6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#AJ6':;
NODE_NAME	U1 AK24
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#AK24':;
NODE_NAME	U1 AJ21
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#AJ21':;
NODE_NAME	U1 AC23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#AC23':;
NODE_NAME	U1 AB20
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#AB20':;
NODE_NAME	U1 K14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#K14':;
NODE_NAME	U1 G15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#G15':;
NODE_NAME	U1 T22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#T22':;
NODE_NAME	U1 F22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#F22':;
NODE_NAME	U1 N13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#N13':;
NODE_NAME	U1 V23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#V23':;
NODE_NAME	U1 AF1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#AF1':;
NODE_NAME	U1 M10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#M10':;
NODE_NAME	U1 P26
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#P26':;
NODE_NAME	U1 D16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#D16':;
NODE_NAME	U1 N8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#N8':;
NODE_NAME	U1 AH28
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#AH28':;
NODE_NAME	U1 M1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#M1':;
NODE_NAME	U1 AG25
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#AG25':;
NODE_NAME	U1 AG4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#AG4':;
NODE_NAME	U1 AG15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#AG15':;
NODE_NAME	U1 AC13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#AC13':;
NODE_NAME	U1 AH2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#AH2':;
NODE_NAME	U1 N23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#N23':;
NODE_NAME	U1 E29
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#E29':;
NODE_NAME	U1 D26
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#D26':;
NODE_NAME	U1 H18
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#H18':;
NODE_NAME	U1 P18
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#P18':;
NODE_NAME	U1 P16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#P16':;
NODE_NAME	U1 P1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640373@ALTERA.5CEFA7F31C7NES_F896H.NORMAL(CHIPS)':
 'GND#P1':;
NODE_NAME	U1 K2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#K2':;
NODE_NAME	U1 A12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#A12':;
NODE_NAME	U1 F12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#F12':;
NODE_NAME	U1 D1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#D1':;
NODE_NAME	U1 H8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#H8':;
NODE_NAME	U1 H11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#H11':;
NODE_NAME	U1 K24
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#K24':;
NODE_NAME	U1 H2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#H2':;
NODE_NAME	U1 V14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#V14':;
NODE_NAME	U1 U17
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#U17':;
NODE_NAME	U1 W15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#W15':;
NODE_NAME	U1 W21
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#W21':;
NODE_NAME	U1 M14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#M14':;
NODE_NAME	U1 M5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#M5':;
NODE_NAME	U1 T12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#T12':;
NODE_NAME	U1 T18
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#T18':;
NODE_NAME	U1 A27
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#A27':;
NODE_NAME	U1 M30
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#M30':;
NODE_NAME	U1 P14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#P14':;
NODE_NAME	U1 N3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#N3':;
NODE_NAME	U1 P5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#P5':;
NODE_NAME	U1 P11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#P11':;
NODE_NAME	U1 AE6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#AE6':;
NODE_NAME	U1 AE9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#AE9':;
NODE_NAME	U1 N15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#N15':;
NODE_NAME	U1 M18
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#M18':;
NODE_NAME	U1 Y5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#Y5':;
NODE_NAME	U1 Y14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#Y14':;
NODE_NAME	U1 G4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#G4':;
NODE_NAME	U1 H5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#H5':;
NODE_NAME	U1 K9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#K9':;
NODE_NAME	U1 W6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#W6':;
NODE_NAME	U1 M2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#M2':;
NODE_NAME	U1 T1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#T1':;
NODE_NAME	U1 M20
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#M20':;
NODE_NAME	U1 P2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#P2':;
NODE_NAME	U1 AE4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#AE4':;
NODE_NAME	U1 K5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#K5':;
NODE_NAME	U1 N6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#N6':;
NODE_NAME	U1 Y2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#Y2':;
NODE_NAME	U1 G3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#G3':;
NODE_NAME	U1 K1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#K1':;
NODE_NAME	U1 W4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#W4':;
NODE_NAME	U1 B20
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#B20':;
NODE_NAME	U1 C3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#C3':;
NODE_NAME	U1 B2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#B2':;
NODE_NAME	U1 H28
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#H28':;
NODE_NAME	U1 U19
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#U19':;
NODE_NAME	U1 M16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#M16':;
NODE_NAME	U1 R15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#R15':;
NODE_NAME	U1 AE3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#AE3':;
NODE_NAME	U1 N4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#N4':;
NODE_NAME	U1 AA17
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#AA17':;
NODE_NAME	U1 AB1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#AB1':;
NODE_NAME	U1 AB30
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#AB30':;
NODE_NAME	U1 L17
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#L17':;
NODE_NAME	U1 W3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#W3':;
NODE_NAME	U1 L3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#L3':;
NODE_NAME	U1 L4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#L4':;
NODE_NAME	U1 AK14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#AK14':;
NODE_NAME	U1 AK29
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#AK29':;
NODE_NAME	U1 L6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#L6':;
NODE_NAME	U1 N1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#N1':;
NODE_NAME	U1 L2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#L2':;
NODE_NAME	U1 U2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#U2':;
NODE_NAME	U1 U1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#U1':;
NODE_NAME	U1 AF2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#AF2':;
NODE_NAME	U1 AF5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#AF5':;
NODE_NAME	U1 AH3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#AH3':;
NODE_NAME	U1 AH18
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#AH18':;
NODE_NAME	U1 F5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#F5':;
NODE_NAME	U1 E3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#E3':;
NODE_NAME	U1 F1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#F1':;
NODE_NAME	U1 F2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#F2':;
NODE_NAME	U1 J6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#J6':;
NODE_NAME	U1 H1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#H1':;
NODE_NAME	U1 R2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#R2':;
NODE_NAME	U1 R1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#R1':;
NODE_NAME	U1 AE2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#AE2':;
NODE_NAME	U1 AE1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#AE1':;
NODE_NAME	U1 D2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#D2':;
NODE_NAME	U1 D5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#D5':;
NODE_NAME	U1 AA2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#AA2':;
NODE_NAME	U1 AA1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#AA1':;
NODE_NAME	U1 W8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#W8':;
NODE_NAME	U1 W7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#W7':;
NODE_NAME	U1 B1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#B1':;
NODE_NAME	U1 B10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#B10':;
NODE_NAME	U1 C13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#C13':;
NODE_NAME	U1 C23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#C23':;
NODE_NAME	U1 AK2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#AK2':;
NODE_NAME	U1 J3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#J3':;
NODE_NAME	U1 N2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#N2':;
NODE_NAME	U1 AH1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#AH1':;
NODE_NAME	U1 J4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#J4':;
NODE_NAME	U1 N7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#N7':;
NODE_NAME	U1 P8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#P8':;
NODE_NAME	U1 R7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#R7':;
NODE_NAME	U1 AG1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#AG1':;
NODE_NAME	U1 E19
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#E19':;
NODE_NAME	U1 AC1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#AC1':;
NODE_NAME	U1 C4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#C4':;
NODE_NAME	U1 W1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#W1':;
NODE_NAME	U1 A17
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#A17':;
NODE_NAME	U1 AJ11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#AJ11':;
NODE_NAME	U1 L1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#L1':;
NODE_NAME	U1 R8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#R8':;
NODE_NAME	U1 AG2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#AG2':;
NODE_NAME	U1 E4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#E4':;
NODE_NAME	U1 G25
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#G25':;
NODE_NAME	U1 AC2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#AC2':;
NODE_NAME	U1 C2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#C2':;
NODE_NAME	U1 W2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#W2':;
NODE_NAME	U1 B30
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17640592@ALTERA.5CEFA7F31C7NES_F896I.NORMAL(CHIPS)':
 'GND#B30':;
NODE_NAME	R288 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638882@RESISTOR 0402.RES 10.0K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	BT1 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19798513@CONN.CONN, BATTERY HOLDER GOLD.NORMAL(CHIPS)':
 'NEG':;
NODE_NAME	R286 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638467@RESISTOR 0402.RES 2.0K OHM 1/16W 1% 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C251 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638478@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R290 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638654@RESISTOR 0402.RES 10.0K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U35 10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586651@IC.ADC, LTC2418 16-CH.NORMAL(CHIPS)':
 'COM':;
NODE_NAME	U35 15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586651@IC.ADC, LTC2418 16-CH.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	C246 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17589827@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C247 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17589814@CAPACITOR_0805.CAP 10UF +/-10% 10V 0805.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U35 19
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586651@IC.ADC, LTC2418 16-CH.NORMAL(CHIPS)':
 'F0':;
NODE_NAME	R278 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17590089@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U36 7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17589580@IC.LEVEL SHIFTER, MAX3378.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	Q4 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17593507@TRANSISTOR.MOSFET, N-CHANNEL, FDV305N.NORMAL(CHIPS)':
 'SOURCE':;
NODE_NAME	C250 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17615288@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C249 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17615392@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C248 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17615834@CAPACITOR_0402.CAP 1.0UF 10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C231 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19039501@CAPACITOR_0402.CAP 1.0UF 10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U29 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18009587@REGULATOR.REGULATOR, LTC3025-1.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	R263 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18009499@RESISTOR 0402.RES 1.15K OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U29 7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18009587@REGULATOR.REGULATOR, LTC3025-1.NORMAL(CHIPS)':
 'EP_GND':;
NODE_NAME	C230 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18009610@CAPACITOR_0402.CAP 2.2UF +/-20% 6.3V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C232 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19039994@CAPACITOR_0402.CAP 1.0UF 10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C233 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18009860@CAPACITOR_0603.CAP 2.2UF 10% 10VDC 0603.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C229 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18009868@CAPACITOR_0805.CAP 2.2UF +/-10% 25V X7R 0805.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R264 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18009851@RESISTOR 0402.RES 11.5K OHM 1% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U30 7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18009880@REGULATOR.REGULATOR, LT3009EDC.NORMAL(CHIPS)':
 'GND#7':;
NODE_NAME	U33 11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18010167@REGULATOR.REGULATOR, TPS51100DGQ.NORMAL(CHIPS)':
 'GND#11':;
NODE_NAME	U33 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18010167@REGULATOR.REGULATOR, TPS51100DGQ.NORMAL(CHIPS)':
 'PGND':;
NODE_NAME	C242 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18010217@CAPACITOR_0805.CAP 10UF +/-10% 6.3V 0805.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C243 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18010225@CAPACITOR_0805.CAP 10UF +/-10% 6.3V 0805.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C240 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18010239@CAPACITOR_0805.CAP 10UF +/-10% 6.3V 0805.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C245 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18154317@CAPACITOR_0402.CAP 1.0UF 10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U31 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18857775@REGULATOR.REGULATOR, LTC3026_EDD.NORMAL(CHIPS)':
 'GND#3':;
NODE_NAME	U31 11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18857775@REGULATOR.REGULATOR, LTC3026_EDD.NORMAL(CHIPS)':
 'GND#11':;
NODE_NAME	C234 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18011690@CAPACITOR_0402.CAP 1.0UF 10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C237 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19640616@CAPACITOR_0402.CAP 4.7UF 10% 6.3V X5R 0402 .NORMAL(CHIPS)':
 '2':;
NODE_NAME	R271 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18013943@RESISTOR 0402.RES 10.0K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C239 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18014035@CAPACITOR_0805.CAP 10UF +/-10% 6.3V 0805.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C228 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19640951@CAPACITOR_0402.CAP 1.0UF 10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U32 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18857322@REGULATOR.REGULATOR, LTC3026_EDD.NORMAL(CHIPS)':
 'GND#3':;
NODE_NAME	U32 11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18857322@REGULATOR.REGULATOR, LTC3026_EDD.NORMAL(CHIPS)':
 'GND#11':;
NODE_NAME	C236 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18206411@CAPACITOR_0402.CAP 1.0UF 10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R270 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18245837@RESISTOR 0402.RES 4.02K OHM 1% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C238 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18206500@CAPACITOR_0805.CAP 10UF +/-10% 6.3V 0805.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U30 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18009880@REGULATOR.REGULATOR, LT3009EDC.NORMAL(CHIPS)':
 'GND#6':;
NODE_NAME	U33 8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18010167@REGULATOR.REGULATOR, TPS51100DGQ.NORMAL(CHIPS)':
 'GND#8':;
NODE_NAME	C235 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19640461@CAPACITOR_0805.CAP 4.7UF +/-10% 16V 0805.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C244 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19491615@CAPACITOR_0603.CAP 2.2UF 10% 10VDC 0603.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C241 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19491623@CAPACITOR_0805.CAP 2.2UF +/-10% 25V X7R 0805.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R275 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19638075@RESISTOR 0402.RES 15K OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U34 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19491632@REGULATOR.REGULATOR, LT3009EDC.NORMAL(CHIPS)':
 'GND#6':;
NODE_NAME	U34 7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19491632@REGULATOR.REGULATOR, LT3009EDC.NORMAL(CHIPS)':
 'GND#7':;
NODE_NAME	C206 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18370051@CAPACITOR_1210.CAP 22UF +/-10% 25V 1210.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C207 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18369660@CAPACITOR_1210.CAP 22UF +/-10% 25V 1210.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C215 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18373052@CAPACITOR_0402.CAP 180PF 10% 50V 0402 X7R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R243 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18372549@RESISTOR 0402.RES 2.32K OHM 1.0% 1/10W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C208 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18414346@CAPACITOR_0805.CAP 4.7UF +/-10% 16V 0805.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R244 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18414376@RESISTOR 0402.RES 16.5K OHM 1/10W 1% 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C210 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20190317@CAPACITOR_0402.CAP 1.0UF 10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R245 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18416266@RESISTOR 0402.RES 10.0K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C211 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18425513@CAPACITOR_1206.CAP 47UF +/-20% 6.3V 1206.NORMAL(SCH_1)':
 '2':;
NODE_NAME	C213 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18425539@CAPACITOR_1206.CAP 47UF +/-20% 6.3V 1206.NORMAL(SCH_1)':
 '2':;
NODE_NAME	C212 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18425526@CAPACITOR_1206.CAP 47UF +/-20% 6.3V 1206.NORMAL(SCH_1)':
 '2':;
NODE_NAME	C214 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18425552@CAPACITOR_1206.CAP 47UF +/-20% 6.3V 1206.NORMAL(SCH_1)':
 '2':;
NODE_NAME	C221 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18429621@CAPACITOR_1210.CAP 22UF +/-10% 25V 1210.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C217 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18429513@CAPACITOR_1206.CAP 10UF +/-10% 25V X5R 1206.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C220 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18429690@CAPACITOR_0603.CAP 1UF +/-10% 25V 0603.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R252 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18429562@RESISTOR 0402.RES 221K OHM 1% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C227 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18430480@CAPACITOR_0805.CAP 22UF +/-10% 6.3V 0805.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R257 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18430285@RESISTOR 0402.RES 31.6K OHM 1% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U28 13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18857016@REGULATOR.REG SWITCHING, LTC3600EDD.NORMAL(CHIPS)':
 'GND_EPAD':;
NODE_NAME	C224 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19110290@CAPACITOR_0402.CAP 1.0UF 10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C222 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18430407@CAPACITOR_1210.CAP 22UF +/-10% 25V 1210.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R258 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19109792@RESISTOR 0402.RES 30.1K OHM 1% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C225 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19110630@CAPACITOR_0402.CAP 2200PF 10% 50V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R260 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19110795@RESISTOR 0402.RES 17.8K OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C226 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18430502@CAPACITOR_0805.CAP 22UF +/-10% 6.3V 0805.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U26 39
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'PGND#39':;
NODE_NAME	U26 40
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'PGND#40':;
NODE_NAME	U26 37
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'PGND#37':;
NODE_NAME	U26 38
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'PGND#38':;
NODE_NAME	U26 36
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'PGND#36':;
NODE_NAME	U26 10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'SGND#10':;
NODE_NAME	U26 14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'SGND#14':;
NODE_NAME	U26 15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'SGND#15':;
NODE_NAME	U26 20
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'SGND#20':;
NODE_NAME	U26 26
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'SGND#26':;
NODE_NAME	U26 27
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'SGND#27':;
NODE_NAME	U26 54
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'SGND_EPAD':;
NODE_NAME	U26 35
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'PGND#35':;
NODE_NAME	U26 34
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'PGND#34':;
NODE_NAME	U27 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18855334@REGULATOR.REGULATOR, LTC3103.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	U27 11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18855334@REGULATOR.REGULATOR, LTC3103.NORMAL(CHIPS)':
 'EPAD_GND':;
NODE_NAME	U27 9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18855334@REGULATOR.REGULATOR, LTC3103.NORMAL(CHIPS)':
 'NC':;
NODE_NAME	U27 10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18855334@REGULATOR.REGULATOR, LTC3103.NORMAL(CHIPS)':
 'MODE':;
NODE_NAME	C205 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19128922@CAPACITOR_0805.CAP 10UF +/-10% 6.3V 0805.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C194 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349132@CAPACITOR_1210.CAP 22UF +/-10% 25V 1210.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C195 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349109@CAPACITOR_1210.CAP 22UF +/-10% 25V 1210.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U25 39
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'PGND#39':;
NODE_NAME	U25 40
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'PGND#40':;
NODE_NAME	U25 37
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'PGND#37':;
NODE_NAME	U25 38
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'PGND#38':;
NODE_NAME	U25 36
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'PGND#36':;
NODE_NAME	U25 10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'SGND#10':;
NODE_NAME	U25 14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'SGND#14':;
NODE_NAME	U25 15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'SGND#15':;
NODE_NAME	U25 20
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'SGND#20':;
NODE_NAME	U25 26
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'SGND#26':;
NODE_NAME	U25 27
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'SGND#27':;
NODE_NAME	U25 54
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'SGND_EPAD':;
NODE_NAME	U25 35
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'PGND#35':;
NODE_NAME	C203 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19409240@CAPACITOR_0402.CAP 22PF 5% 50V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R232 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19409775@RESISTOR 0402.RES 11.3K OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C199 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349273@CAPACITOR_1206.CAP 47UF +/-20% 6.3V 1206.NORMAL(SCH_1)':
 '2':;
NODE_NAME	C201 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349289@CAPACITOR_1206.CAP 47UF +/-20% 6.3V 1206.NORMAL(SCH_1)':
 '2':;
NODE_NAME	C200 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349281@CAPACITOR_1206.CAP 47UF +/-20% 6.3V 1206.NORMAL(SCH_1)':
 '2':;
NODE_NAME	C196 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349459@CAPACITOR_0805.CAP 4.7UF +/-10% 16V 0805.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R233 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19360273@RESISTOR 0402.RES 9.53K OHMS 1% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U25 34
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'PGND#34':;
NODE_NAME	C202 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349303@CAPACITOR_1206.CAP 47UF +/-20% 6.3V 1206.NORMAL(SCH_1)':
 '2':;
NODE_NAME	R234 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349619@RESISTOR 0402.RES 10.0K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C198 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20190153@CAPACITOR_0402.CAP 1.0UF 10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R210 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17900874@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	D32 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902362@DIODE.DIODE PACK 100V 200MA MMBD1205.NORMAL(CHIPS)':
 'CATHODE2':;
NODE_NAME	C186 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902321@CAPACITOR_1210.CAP 22UF +/-10% 25V 1210.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C181 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901981@CAPACITOR_0402.CAP 1000PF 10% 50V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U24 22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901781@REGULATOR.REG SWITCHING, LTC3855.NORMAL(CHIPS)':
 'PGND2':;
NODE_NAME	U24 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901781@REGULATOR.REG SWITCHING, LTC3855.NORMAL(CHIPS)':
 'SGND1':;
NODE_NAME	C177 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902333@CAPACITOR_1206.CAP 100UF +/-20% 6.3V 1206.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U24 41
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901781@REGULATOR.REG SWITCHING, LTC3855.NORMAL(CHIPS)':
 'SGND2':;
NODE_NAME	C191 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902045@CAPACITOR_TANT.CAP-TANT 100UF 7260 10% 25V CAS.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U24 28
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901781@REGULATOR.REG SWITCHING, LTC3855.NORMAL(CHIPS)':
 'PGND1':;
NODE_NAME	R213 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902055@RESISTOR 0402.RES 71.5K OHM 1% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C178 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902379@CAPACITOR_TANT.CAP-TANT 330UF 7343 20% 6.3V .NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	U24 11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901781@REGULATOR.REG SWITCHING, LTC3855.NORMAL(CHIPS)':
 'DIFFN':;
NODE_NAME	C190 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902027@CAPACITOR_TANT.CAP-TANT 100UF 7260 10% 25V CAS.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R211 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902153@RESISTOR 0402.RES 2.55K OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J17 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902312@CONN.CONN, DC JACK RAPC712.NORMAL(CHIPS)':
 '3':;
NODE_NAME	J17 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902312@CONN.CONN, DC JACK RAPC712.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U23 7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902277@IC.DIODE CONTROLLER, LTC4357.NORMAL(CHIPS)':
 'EP_GND':;
NODE_NAME	Q2 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901502@TRANSISTOR.MOSFET N-CHANNEL HILO SI4816BDY.NORMAL(CHIPS)':
 'S2':;
NODE_NAME	Q2 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901502@TRANSISTOR.MOSFET N-CHANNEL HILO SI4816BDY.NORMAL(CHIPS)':
 'A':;
NODE_NAME	C172 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901945@CAPACITOR_1210.CAP 22UF +/-10% 25V 1210.NORMAL(CHIPS)':
 '2':;
NODE_NAME	Q3 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902064@TRANSISTOR.MOSFET N-CHANNEL HILO SI4816BDY.NORMAL(CHIPS)':
 'A':;
NODE_NAME	Q3 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902064@TRANSISTOR.MOSFET N-CHANNEL HILO SI4816BDY.NORMAL(CHIPS)':
 'S2':;
NODE_NAME	R212 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902301@RESISTOR 0402.RES 137K OHM 1% 1/10W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C175 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901753@CAPACITOR_0402.CAP 4.7UF 10% 6.3V X5R 0402 .NORMAL(CHIPS)':
 '2':;
NODE_NAME	R214 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902212@RESISTOR 0402.RES 215K OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R224 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17988231@RESISTOR 0402.RES 20K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R225 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17988411@RESISTOR 0402.RES 20K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R217 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902245@RESISTOR 0402.RES 11.3K OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C189 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902125@CAPACITOR_0402.CAP 10PF 5% 50V C0G/NP0 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C192 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901957@CAPACITOR_TANT.CAP-TANT 220UF 7343 10% 16V.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C188 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902019@CAPACITOR_0402.CAP 22PF 5% 50V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C180 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901889@CAPACITOR_0402.CAP 1000PF 10% 50V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C174 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18336467@CAPACITOR_1210.CAP 22UF +/-10% 25V 1210.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C173 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18336455@CAPACITOR_1210.CAP 22UF +/-10% 25V 1210.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C182 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18337850@CAPACITOR_TANT.CAP-TANT 47UF 7343 20% 35V.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C187 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18337860@CAPACITOR_TANT.CAP-TANT 47UF 7343 20% 35V.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C171 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19000450@CAPACITOR_0603.CAP 0.1UF 50V 0603.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D35 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17900792@DIODE.LED, BLUE 0805 LUMEX.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	C170 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19000328@CAPACITOR_0603.CAP 0.1UF 50V 0603.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R205 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17900808@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	S1 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142493@SWITCH.SWITCH, PUSH BUTTON.NORMAL(CHIPS)':
 '1':;
NODE_NAME	S2 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142468@SWITCH.SWITCH, PUSH BUTTON.NORMAL(CHIPS)':
 '1':;
NODE_NAME	SW3 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142997@SWITCH.SWITCH, DIP X4, TDA04H0SB1.NORMAL(CHIPS)':
 'A4':;
NODE_NAME	SW3 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142997@SWITCH.SWITCH, DIP X4, TDA04H0SB1.NORMAL(CHIPS)':
 'A3':;
NODE_NAME	SW3 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142997@SWITCH.SWITCH, DIP X4, TDA04H0SB1.NORMAL(CHIPS)':
 'A1':;
NODE_NAME	SW3 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142997@SWITCH.SWITCH, DIP X4, TDA04H0SB1.NORMAL(CHIPS)':
 'A2':;
NODE_NAME	S6 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142414@SWITCH.SWITCH, PUSH BUTTON.NORMAL(CHIPS)':
 '1':;
NODE_NAME	S7 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142421@SWITCH.SWITCH, PUSH BUTTON.NORMAL(CHIPS)':
 '1':;
NODE_NAME	SW4 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142751@SWITCH.SWITCH, DIP X4, TDA04H0SB1.NORMAL(CHIPS)':
 'A2':;
NODE_NAME	SW4 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142751@SWITCH.SWITCH, DIP X4, TDA04H0SB1.NORMAL(CHIPS)':
 'A1':;
NODE_NAME	SW4 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142751@SWITCH.SWITCH, DIP X4, TDA04H0SB1.NORMAL(CHIPS)':
 'A4':;
NODE_NAME	SW4 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142751@SWITCH.SWITCH, DIP X4, TDA04H0SB1.NORMAL(CHIPS)':
 'A3':;
NODE_NAME	S3 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142393@SWITCH.SWITCH, PUSH BUTTON.NORMAL(CHIPS)':
 '1':;
NODE_NAME	S4 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142400@SWITCH.SWITCH, PUSH BUTTON.NORMAL(CHIPS)':
 '1':;
NODE_NAME	S5 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142407@SWITCH.SWITCH, PUSH BUTTON.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J14 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17143413@CONN.HDR 2X7, VT, THM, TSW-107-07.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J14 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17143413@CONN.HDR 2X7, VT, THM, TSW-107-07.NORMAL(CHIPS)':
 '3':;
NODE_NAME	S8 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17144696@SWITCH.SWITCH, PUSH BUTTON.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J15 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17166869@CONN.HEADER, 2X8-PIN.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J15 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17166869@CONN.HEADER, 2X8-PIN.NORMAL(CHIPS)':
 '6':;
NODE_NAME	J15 10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17166869@CONN.HEADER, 2X8-PIN.NORMAL(CHIPS)':
 '10':;
NODE_NAME	J15 14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17166869@CONN.HEADER, 2X8-PIN.NORMAL(CHIPS)':
 '14':;
NODE_NAME	J15 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17166869@CONN.HEADER, 2X8-PIN.NORMAL(CHIPS)':
 '3':;
NODE_NAME	J15 7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17166869@CONN.HEADER, 2X8-PIN.NORMAL(CHIPS)':
 '7':;
NODE_NAME	J15 11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17166869@CONN.HEADER, 2X8-PIN.NORMAL(CHIPS)':
 '11':;
NODE_NAME	J15 15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17166869@CONN.HEADER, 2X8-PIN.NORMAL(CHIPS)':
 '15':;
NODE_NAME	J16 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17166910@CONN.HEADER, 2X8-PIN.NORMAL(CHIPS)':
 '5':;
NODE_NAME	J16 11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17166910@CONN.HEADER, 2X8-PIN.NORMAL(CHIPS)':
 '11':;
NODE_NAME	J16 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17166910@CONN.HEADER, 2X8-PIN.NORMAL(CHIPS)':
 '6':;
NODE_NAME	J16 12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17166910@CONN.HEADER, 2X8-PIN.NORMAL(CHIPS)':
 '12':;
NODE_NAME	C162 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17139354@CAPACITOR_0402.CAP 1.0UF 10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C164 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18154489@CAPACITOR_0603.CAP 1UF +/-10% 25V 0603.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C165 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18154464@CAPACITOR_0603.CAP 1UF +/-10% 25V 0603.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J12 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17139409@CONN.CONN, DB9 FEMALE RIGHT ANGLE.NORMAL(CHIPS)':
 '5':;
NODE_NAME	R168 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19637775@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U20 8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17139449@IC.RS-232 TRANSCEIVER, LTC2803-1.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	C169 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19590047@CAPACITOR_0402.CAP 4.7UF 10% 6.3V X5R 0402 .NORMAL(CHIPS)':
 '2':;
NODE_NAME	J13 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19770076@CONN.CONN, USB HORIZONTAL, TYPE A.NORMAL(CHIPS)':
 'MTG1':;
NODE_NAME	U21 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19484938@IC.USB-TO-UART BRIDGE, CP2104.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	U21 25
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19484938@IC.USB-TO-UART BRIDGE, CP2104.NORMAL(CHIPS)':
 'EPAD_GND':;
NODE_NAME	C168 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19608536@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C167 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19608703@CAPACITOR_0603.CAP 2.2UF 10% 10V 0603.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C166 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19608850@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U22 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19609118@DIODE.DIODE, 4-CH ESD, TPD4S012DRYR.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	J13 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19770076@CONN.CONN, USB HORIZONTAL, TYPE A.NORMAL(CHIPS)':
 'MTG2':;
NODE_NAME	R172 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19609518@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R142 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663502@RESISTOR 0402.RES 20K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J10 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18978745@CONN.CONN, USB TYPE B.NORMAL(CHIPS)':
 '4':;
NODE_NAME	U18 F2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'AGND#F2':;
NODE_NAME	U18 F1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'AGND#F1':;
NODE_NAME	U18 D8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'GND#D8':;
NODE_NAME	U18 A4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'GND#A4':;
NODE_NAME	U18 H1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'GND#H1':;
NODE_NAME	U18 B4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'GND#B4':;
NODE_NAME	U18 D7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'GND#D7':;
NODE_NAME	U18 C4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'GND#C4':;
NODE_NAME	U18 H2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'RESERVED':;
NODE_NAME	Y1 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663310@CLOCK.OSC, CRYSTAL 24MHZ MINI XTL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C146 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662998@CAPACITOR_0402.CAP 12PF +/-5% 50V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C147 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662609@CAPACITOR_0402.CAP 12PF +/-5% 50V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	Y1 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663310@CLOCK.OSC, CRYSTAL 24MHZ MINI XTL.NORMAL(CHIPS)':
 '4':;
NODE_NAME	U19 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662620@DIODE.DIODE, ESD TPD2EUSB30.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	R143 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662748@RESISTOR 0402.RES 100K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U17 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662972@IC.RESET, MAX811.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	C145 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663299@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C142 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663447@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C148 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662737@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C150 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662693@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C149 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663403@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C151 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663325@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C152 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662598@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C153 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663053@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C154 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662565@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C155 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663009@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C158 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663553@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C160 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662806@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C156 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663491@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C159 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663385@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C161 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663436@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C157 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662921@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U16 C5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662759@ALTERA.MAX II, EPM570GF100I5NA.NORMAL(CHIPS)':
 'GNDINT#C5':;
NODE_NAME	U16 E6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662759@ALTERA.MAX II, EPM570GF100I5NA.NORMAL(CHIPS)':
 'GNDINT#E6':;
NODE_NAME	U16 D5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662759@ALTERA.MAX II, EPM570GF100I5NA.NORMAL(CHIPS)':
 'GNDIO#D5':;
NODE_NAME	U16 D7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662759@ALTERA.MAX II, EPM570GF100I5NA.NORMAL(CHIPS)':
 'GNDIO#D7':;
NODE_NAME	U16 E5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662759@ALTERA.MAX II, EPM570GF100I5NA.NORMAL(CHIPS)':
 'GNDIO#E5':;
NODE_NAME	U16 F6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662759@ALTERA.MAX II, EPM570GF100I5NA.NORMAL(CHIPS)':
 'GNDIO#F6':;
NODE_NAME	U16 G7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662759@ALTERA.MAX II, EPM570GF100I5NA.NORMAL(CHIPS)':
 'GNDIO#G7':;
NODE_NAME	U16 H5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662759@ALTERA.MAX II, EPM570GF100I5NA.NORMAL(CHIPS)':
 'GNDINT#H5':;
NODE_NAME	U16 F5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662759@ALTERA.MAX II, EPM570GF100I5NA.NORMAL(CHIPS)':
 'GNDINT#F5':;
NODE_NAME	U16 G5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662759@ALTERA.MAX II, EPM570GF100I5NA.NORMAL(CHIPS)':
 'GNDIO#G5':;
NODE_NAME	R164 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662715@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J11 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663358@CONN.HEADER, 2X5-PIN.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J11 10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663358@CONN.HEADER, 2X5-PIN.NORMAL(CHIPS)':
 '10':;
NODE_NAME	R141 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663469@RESISTOR 0402.RES 1 MEG OHM 1% 1/10W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C144 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663147@CAPACITOR_0402.CAP 4.7NF 10% 50V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C143 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662633@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C141 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663042@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R132 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910325@RESISTOR 0402.RES 4.7K OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C129 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17112863@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J9 12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909845@CONN.CONN RJ45 1-PORT TSE BASE-T.NORMAL(CHIPS)':
 'GND_TAB#12':;
NODE_NAME	U15 27
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'COMA':;
NODE_NAME	C130 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17113004@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R131 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909774@RESISTOR 0402.RES 4.99K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C124 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909718@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C135 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17113709@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C134 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17113568@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C123 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909688@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C125 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910295@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U15 97
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909905@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'VSS':;
NODE_NAME	C128 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17112722@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J9 11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909845@CONN.CONN RJ45 1-PORT TSE BASE-T.NORMAL(CHIPS)':
 'GND_TAB#11':;
NODE_NAME	C137 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17114385@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C138 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17114485@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C136 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17114285@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C140 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17114685@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C139 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17114585@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J9 10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909845@CONN.CONN RJ45 1-PORT TSE BASE-T.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	C126 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910225@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C132 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17113286@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C133 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17113427@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U15 53
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'VSSC':;
NODE_NAME	C131 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17113145@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U15 64
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'CONFIG1':;
NODE_NAME	U15 17
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'TXD4':;
NODE_NAME	U15 18
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'TXD5':;
NODE_NAME	U15 19
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'TXD6':;
NODE_NAME	U15 20
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'TXD7':;
NODE_NAME	C127 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19116006@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	X5 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19115976@CLOCK.OSC, 25MHZ 2.5V.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	U14 65
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'CONFIG0':;
NODE_NAME	R110 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933586@RESISTOR 0402.RES 4.7K OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C111 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17111665@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J8 12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933769@CONN.CONN RJ45 1-PORT TSE BASE-T.NORMAL(CHIPS)':
 'GND_TAB#12':;
NODE_NAME	U14 27
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'COMA':;
NODE_NAME	C112 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17111816@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R109 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16934086@RESISTOR 0402.RES 4.99K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C106 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933729@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C117 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17112571@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C116 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17112420@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C105 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16934053@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C107 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933718@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U14 97
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933400@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'VSS':;
NODE_NAME	C110 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17111514@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J8 11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933769@CONN.CONN RJ45 1-PORT TSE BASE-T.NORMAL(CHIPS)':
 'GND_TAB#11':;
NODE_NAME	C119 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17115350@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C120 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17115807@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C118 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17115245@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C122 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17115635@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C121 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17115530@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J8 10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933769@CONN.CONN RJ45 1-PORT TSE BASE-T.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	C108 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933641@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C114 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17112118@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C115 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17112269@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U14 53
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'VSSC':;
NODE_NAME	C113 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17111967@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U14 64
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'CONFIG1':;
NODE_NAME	C109 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17116781@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	X4 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933549@CLOCK.OSC, 25MHZ 2.5V.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	U14 17
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'TXD4':;
NODE_NAME	U14 18
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'TXD5':;
NODE_NAME	U14 19
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'TXD6':;
NODE_NAME	U14 20
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'TXD7':;
NODE_NAME	C104 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17615908@CAPACITOR_0805.CAP 10UF +/-10% 10V 0805.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C103 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16876422@CAPACITOR_1206.CAP 10UF +/-10% 25V X5R 1206.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J7 172
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 'GND_3_4':;
NODE_NAME	J7 163
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 'GND_1_3':;
NODE_NAME	J7 162
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 'GND_1_2':;
NODE_NAME	J7 167
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 'GND_2_3':;
NODE_NAME	J7 166
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 'GND_2_2':;
NODE_NAME	J7 171
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 'GND_3_3':;
NODE_NAME	J7 170
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 'GND_3_2':;
NODE_NAME	J7 165
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 'GND_2_1':;
NODE_NAME	J7 169
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 'GND_3_1':;
NODE_NAME	J7 164
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 'GND_1_4':;
NODE_NAME	J7 168
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 'GND_2_4':;
NODE_NAME	J7 161
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 'GND_1_1':;
NODE_NAME	U13 F7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635895@ALTERA.MAX V, 5M2210ZF256I5NE.NORMAL(CHIPS)':
 'GNDINT#F7':;
NODE_NAME	U13 G6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635895@ALTERA.MAX V, 5M2210ZF256I5NE.NORMAL(CHIPS)':
 'GNDINT#G6':;
NODE_NAME	U13 T16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635895@ALTERA.MAX V, 5M2210ZF256I5NE.NORMAL(CHIPS)':
 'GNDIO#T16':;
NODE_NAME	U13 T6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635895@ALTERA.MAX V, 5M2210ZF256I5NE.NORMAL(CHIPS)':
 'GNDIO#T6':;
NODE_NAME	U13 B15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635895@ALTERA.MAX V, 5M2210ZF256I5NE.NORMAL(CHIPS)':
 'GNDIO#B15':;
NODE_NAME	U13 B2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635895@ALTERA.MAX V, 5M2210ZF256I5NE.NORMAL(CHIPS)':
 'GNDIO#B2':;
NODE_NAME	U13 G8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635895@ALTERA.MAX V, 5M2210ZF256I5NE.NORMAL(CHIPS)':
 'GNDIO#G8':;
NODE_NAME	U13 G9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635895@ALTERA.MAX V, 5M2210ZF256I5NE.NORMAL(CHIPS)':
 'GNDIO#G9':;
NODE_NAME	U13 J8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635895@ALTERA.MAX V, 5M2210ZF256I5NE.NORMAL(CHIPS)':
 'GNDINT#J8':;
NODE_NAME	U13 K11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635895@ALTERA.MAX V, 5M2210ZF256I5NE.NORMAL(CHIPS)':
 'GNDINT#K11':;
NODE_NAME	U13 L10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635895@ALTERA.MAX V, 5M2210ZF256I5NE.NORMAL(CHIPS)':
 'GNDINT#L10':;
NODE_NAME	U13 A1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635895@ALTERA.MAX V, 5M2210ZF256I5NE.NORMAL(CHIPS)':
 'GNDIO#A1':;
NODE_NAME	U13 T1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635895@ALTERA.MAX V, 5M2210ZF256I5NE.NORMAL(CHIPS)':
 'GNDIO#T1':;
NODE_NAME	U13 A16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635895@ALTERA.MAX V, 5M2210ZF256I5NE.NORMAL(CHIPS)':
 'GNDIO#A16':;
NODE_NAME	U13 G7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635895@ALTERA.MAX V, 5M2210ZF256I5NE.NORMAL(CHIPS)':
 'GNDIO#G7':;
NODE_NAME	U13 K8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635895@ALTERA.MAX V, 5M2210ZF256I5NE.NORMAL(CHIPS)':
 'GNDIO#K8':;
NODE_NAME	U13 K9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635895@ALTERA.MAX V, 5M2210ZF256I5NE.NORMAL(CHIPS)':
 'GNDIO#K9':;
NODE_NAME	U13 R2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635895@ALTERA.MAX V, 5M2210ZF256I5NE.NORMAL(CHIPS)':
 'GNDIO#R2':;
NODE_NAME	U13 G10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635895@ALTERA.MAX V, 5M2210ZF256I5NE.NORMAL(CHIPS)':
 'GNDIO#G10':;
NODE_NAME	U13 J10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635895@ALTERA.MAX V, 5M2210ZF256I5NE.NORMAL(CHIPS)':
 'GNDINT#J10':;
NODE_NAME	U13 K10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635895@ALTERA.MAX V, 5M2210ZF256I5NE.NORMAL(CHIPS)':
 'GNDIO#K10':;
NODE_NAME	U13 K7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635895@ALTERA.MAX V, 5M2210ZF256I5NE.NORMAL(CHIPS)':
 'GNDIO#K7':;
NODE_NAME	U13 H7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635895@ALTERA.MAX V, 5M2210ZF256I5NE.NORMAL(CHIPS)':
 'GNDINT#H7':;
NODE_NAME	U13 H9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635895@ALTERA.MAX V, 5M2210ZF256I5NE.NORMAL(CHIPS)':
 'GNDINT#H9':;
NODE_NAME	U13 R15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635895@ALTERA.MAX V, 5M2210ZF256I5NE.NORMAL(CHIPS)':
 'GNDIO#R15':;
NODE_NAME	J6 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635652@CONN.HEADER, 2X5-PIN.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J6 10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635652@CONN.HEADER, 2X5-PIN.NORMAL(CHIPS)':
 '10':;
NODE_NAME	C89 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18344220@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C90 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18344233@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C85 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18344168@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C86 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18344181@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C84 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18344048@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C83 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18344018@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C87 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18344194@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C88 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18344207@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C92 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18346885@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C93 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18346901@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C91 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18346893@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C101 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18346582@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C102 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18346598@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C99 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18346574@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C100 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18346590@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C98 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18346566@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C97 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18346558@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C96 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18346789@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C95 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18346773@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C94 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18346781@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R284 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20241592@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R81 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16789433@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R82 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16789505@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U11 21
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'VSS#21':;
NODE_NAME	U11 26
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'VSS#26':;
NODE_NAME	U11 60
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'VSS#60':;
NODE_NAME	U11 67
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'VSS#67':;
NODE_NAME	U11 71
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'VSS#71':;
NODE_NAME	U11 76
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'VSS#76':;
NODE_NAME	U11 40
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'VSS#40':;
NODE_NAME	U11 55
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'VSS#55':;
NODE_NAME	U11 17
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'VSS#17':;
NODE_NAME	U11 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'VSS#5':;
NODE_NAME	R88 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16790802@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U11 10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'VSS#10':;
NODE_NAME	C79 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16835807@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C80 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16837080@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C77 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16836147@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C78 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16835977@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C81 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16835541@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C76 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16836317@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C75 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16836487@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C74 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16836657@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C82 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16839004@CAPACITOR_0402.CAP 4.7NF 10% 50V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C71 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16839501@CAPACITOR_0805.CAP 10UF +/-10% 6.3V 0805.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C72 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16839671@CAPACITOR_0805.CAP 10UF +/-10% 6.3V 0805.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C73 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16836827@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R85 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16790581@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U11 90
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'VSS#90':;
NODE_NAME	R73 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16797011@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R74 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16797019@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C69 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16838664@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C64 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16838003@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C65 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16838110@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C66 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16838217@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C68 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16838494@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C67 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16838324@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U10 H6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'GND#H6':;
NODE_NAME	U10 B2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'GND#B2':;
NODE_NAME	U10 H2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'GND#H2':;
NODE_NAME	U10 H4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'GND#H4':;
NODE_NAME	R77 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16803261@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C70 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16891884@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U12 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16903089@MEMORY.EEPROM, 24AA64, MSOP, 8-LEAD.NORMAL(CHIPS)':
 'VSS':;
NODE_NAME	R93 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16905143@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R95 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16905173@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R94 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16905158@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J5 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18709658@CONN.HEADER, 1X3-PIN.NORMAL(CHIPS)':
 '3':;
NODE_NAME	U9 A21
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VSS#A21':;
NODE_NAME	U9 B10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VSS#B10':;
NODE_NAME	U9 C1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VSS#C1':;
NODE_NAME	U9 M2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VSS#M2':;
NODE_NAME	U9 M23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VSS#M23':;
NODE_NAME	U9 R1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VSS#R1':;
NODE_NAME	U9 F2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VSS/NC#F2':;
NODE_NAME	U9 J2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VSS/NC#J2':;
NODE_NAME	U9 AC9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VSS/NC#AC9':;
NODE_NAME	U9 B5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VSS/NC#B5':;
NODE_NAME	U9 AA1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VSS#AA1':;
NODE_NAME	U9 AB11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VSS#AB11':;
NODE_NAME	U9 B8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VSS/NC#B8':;
NODE_NAME	U9 AC5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VSS#AC5':;
NODE_NAME	U9 AC21
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VSS#AC21':;
NODE_NAME	U9 V1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VSSCA#V1':;
NODE_NAME	U9 AB7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VSSCA#AB7':;
NODE_NAME	U9 U23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VSSQ#U23':;
NODE_NAME	U9 Y23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VSSQ#Y23':;
NODE_NAME	U9 C23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VSSQ#C23':;
NODE_NAME	U9 F23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VSSQ#F23':;
NODE_NAME	U9 A12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VSSQ#A12':;
NODE_NAME	U9 A15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VSSQ#A15':;
NODE_NAME	U9 AC12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VSSQ#AC12':;
NODE_NAME	U9 AC15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VSSQ#AC15':;
NODE_NAME	U9 AC18
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VSSQ#AC18':;
NODE_NAME	U9 J23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VSSQ#J23':;
NODE_NAME	U9 P23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VSSQ#P23':;
NODE_NAME	U9 A18
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VSSQ#A18':;
NODE_NAME	R68 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18123920@RESISTOR 0402.RES 2.1K OHM 1/16W 0.1% 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R69 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18123681@RESISTOR 0402.RES 2.1K OHM 1/16W 0.1% 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C62 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17110297@CAPACITOR_0402.CAP 4.7UF 10% 6.3V X5R 0402 .NORMAL(CHIPS)':
 '2':;
NODE_NAME	C63 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18356645@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C59 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18355335@CAPACITOR_0402.CAP 4.7NF 10% 50V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C56 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18354099@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C57 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18354107@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C58 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18355126@CAPACITOR_0402.CAP 4.7NF 10% 50V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C61 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18355949@CAPACITOR_0402.CAP 2200PF 10% 50V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C60 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18355544@CAPACITOR_0402.CAP 2200PF 10% 50V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C55 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18354091@CAPACITOR_0402.CAP 22NF 10% 16V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C54 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18354083@CAPACITOR_0402.CAP 22NF 10% 16V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C53 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18354525@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C52 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18354316@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C51 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18353422@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C50 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18353414@CAPACITOR_0402.CAP 4.7UF 10% 6.3V X5R 0402 .NORMAL(CHIPS)':
 '2':;
NODE_NAME	C49 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18353663@CAPACITOR_0805.CAP 10UF +/-10% 6.3V 0805.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C48 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17125954@CAPACITOR_0805.CAP 10UF +/-10% 6.3V 0805.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R62 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19176984@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R72 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19186060@RESISTOR 0402.RES 240 OHM 5% 1/10W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	RN4 16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19396542@RESPAK.RES, 1K OHM RES_PACK_8.NORMAL(CHIPS)':
 '2':;
NODE_NAME	RN4 15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19399431@RESPAK.RES, 1K OHM RES_PACK_8.NORMAL(CHIPS)':
 '2':;
NODE_NAME	RN4 9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19400597@RESPAK.RES, 1K OHM RES_PACK_8.NORMAL(CHIPS)':
 '2':;
NODE_NAME	RN5 16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19405416@RESPAK.RES, 1K OHM RES_PACK_8.NORMAL(CHIPS)':
 '2':;
NODE_NAME	RN4 13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19399727@RESPAK.RES, 1K OHM RES_PACK_8.NORMAL(CHIPS)':
 '2':;
NODE_NAME	RN4 12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19399875@RESPAK.RES, 1K OHM RES_PACK_8.NORMAL(CHIPS)':
 '2':;
NODE_NAME	RN5 15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19405424@RESPAK.RES, 1K OHM RES_PACK_8.NORMAL(CHIPS)':
 '2':;
NODE_NAME	RN5 10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19405464@RESPAK.RES, 1K OHM RES_PACK_8.NORMAL(CHIPS)':
 '2':;
NODE_NAME	RN5 9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19405472@RESPAK.RES, 1K OHM RES_PACK_8.NORMAL(CHIPS)':
 '2':;
NODE_NAME	RN4 11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19400023@RESPAK.RES, 1K OHM RES_PACK_8.NORMAL(CHIPS)':
 '2':;
NODE_NAME	RN4 10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19400171@RESPAK.RES, 1K OHM RES_PACK_8.NORMAL(CHIPS)':
 '2':;
NODE_NAME	RN5 14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19405432@RESPAK.RES, 1K OHM RES_PACK_8.NORMAL(CHIPS)':
 '2':;
NODE_NAME	RN5 13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19405440@RESPAK.RES, 1K OHM RES_PACK_8.NORMAL(CHIPS)':
 '2':;
NODE_NAME	RN5 11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19405456@RESPAK.RES, 1K OHM RES_PACK_8.NORMAL(CHIPS)':
 '2':;
NODE_NAME	RN4 14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19399579@RESPAK.RES, 1K OHM RES_PACK_8.NORMAL(CHIPS)':
 '2':;
NODE_NAME	RN5 12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19405448@RESPAK.RES, 1K OHM RES_PACK_8.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R66 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19177137@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R291 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19708555@RESISTOR 0402.RES 4.7K OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U7 G1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VSSQ#G1':;
NODE_NAME	U7 G9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VSSQ#G9':;
NODE_NAME	U7 P9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VSS#P9':;
NODE_NAME	U7 B1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VSSQ#B1':;
NODE_NAME	U7 J2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VSS#J2':;
NODE_NAME	U7 G8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VSS#G8':;
NODE_NAME	U7 B9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VSSQ#B9':;
NODE_NAME	U7 J8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VSS#J8':;
NODE_NAME	U7 A9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VSS#A9':;
NODE_NAME	U7 T9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VSS#T9':;
NODE_NAME	U7 D1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VSSQ#D1':;
NODE_NAME	U7 M1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VSS#M1':;
NODE_NAME	U7 D8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VSSQ#D8':;
NODE_NAME	U7 M9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VSS#M9':;
NODE_NAME	U7 E2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VSSQ#E2':;
NODE_NAME	U7 T1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VSS#T1':;
NODE_NAME	U7 B3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VSS#B3':;
NODE_NAME	U7 E8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VSSQ#E8':;
NODE_NAME	U7 P1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VSS#P1':;
NODE_NAME	U7 F9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VSSQ#F9':;
NODE_NAME	U7 E1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VSS#E1':;
NODE_NAME	U8 G1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VSSQ#G1':;
NODE_NAME	U8 G9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VSSQ#G9':;
NODE_NAME	U8 P9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VSS#P9':;
NODE_NAME	U8 B1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VSSQ#B1':;
NODE_NAME	U8 J2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VSS#J2':;
NODE_NAME	U8 G8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VSS#G8':;
NODE_NAME	U8 B9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VSSQ#B9':;
NODE_NAME	U8 J8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VSS#J8':;
NODE_NAME	U8 A9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VSS#A9':;
NODE_NAME	U8 T9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VSS#T9':;
NODE_NAME	U8 D1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VSSQ#D1':;
NODE_NAME	U8 M1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VSS#M1':;
NODE_NAME	U8 D8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VSSQ#D8':;
NODE_NAME	U8 M9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VSS#M9':;
NODE_NAME	U8 E2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VSSQ#E2':;
NODE_NAME	U8 T1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VSS#T1':;
NODE_NAME	U8 B3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VSS#B3':;
NODE_NAME	U8 E8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VSSQ#E8':;
NODE_NAME	U8 P1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VSS#P1':;
NODE_NAME	U8 F9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VSSQ#F9':;
NODE_NAME	U8 E1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VSS#E1':;
NODE_NAME	CN1 8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17095092@CAPACITOR_ARRAY.CAP, ARRAY 0.1UF.NORMAL(CHIPS)':
 '8':;
NODE_NAME	CN1 7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17095092@CAPACITOR_ARRAY.CAP, ARRAY 0.1UF.NORMAL(CHIPS)':
 '7':;
NODE_NAME	CN1 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17095092@CAPACITOR_ARRAY.CAP, ARRAY 0.1UF.NORMAL(CHIPS)':
 '6':;
NODE_NAME	CN1 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17095092@CAPACITOR_ARRAY.CAP, ARRAY 0.1UF.NORMAL(CHIPS)':
 '5':;
NODE_NAME	CN2 8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17095069@CAPACITOR_ARRAY.CAP, ARRAY 0.1UF.NORMAL(CHIPS)':
 '8':;
NODE_NAME	CN2 7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17095069@CAPACITOR_ARRAY.CAP, ARRAY 0.1UF.NORMAL(CHIPS)':
 '7':;
NODE_NAME	CN2 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17095069@CAPACITOR_ARRAY.CAP, ARRAY 0.1UF.NORMAL(CHIPS)':
 '6':;
NODE_NAME	CN2 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17095069@CAPACITOR_ARRAY.CAP, ARRAY 0.1UF.NORMAL(CHIPS)':
 '5':;
NODE_NAME	CN3 8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17094582@CAPACITOR_ARRAY.CAP, ARRAY 0.1UF.NORMAL(CHIPS)':
 '8':;
NODE_NAME	CN3 7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17094582@CAPACITOR_ARRAY.CAP, ARRAY 0.1UF.NORMAL(CHIPS)':
 '7':;
NODE_NAME	CN3 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17094582@CAPACITOR_ARRAY.CAP, ARRAY 0.1UF.NORMAL(CHIPS)':
 '6':;
NODE_NAME	CN3 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17094582@CAPACITOR_ARRAY.CAP, ARRAY 0.1UF.NORMAL(CHIPS)':
 '5':;
NODE_NAME	C20 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17094716@CAPACITOR_0402.CAP 4.7NF 10% 50V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C25 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17095589@CAPACITOR_0402.CAP 2200PF 10% 50V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C24 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17095534@CAPACITOR_0402.CAP 2200PF 10% 50V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C23 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17095148@CAPACITOR_0402.CAP 2200PF 10% 50V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C22 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17094616@CAPACITOR_0402.CAP 2200PF 10% 50V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C21 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17094527@CAPACITOR_0402.CAP 3300PF 10% 50V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C32 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17094749@CAPACITOR_0402.CAP 0.47UF -20%+80% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C33 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17094683@CAPACITOR_0402.CAP 0.47UF -20%+80% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C34 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17094804@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C35 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17095280@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C36 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17095170@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C37 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17095324@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C38 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17095137@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C39 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17094727@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C26 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17095545@CAPACITOR_0402.CAP 4.7NF 10% 50V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C31 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17095047@CAPACITOR_0402.CAP 2200PF 10% 50V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C30 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17094605@CAPACITOR_0402.CAP 2200PF 10% 50V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C29 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17095159@CAPACITOR_0402.CAP 2200PF 10% 50V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C28 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17094549@CAPACITOR_0402.CAP 2200PF 10% 50V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C27 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17094672@CAPACITOR_0402.CAP 3300PF 10% 50V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C40 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17094771@CAPACITOR_0402.CAP 0.47UF -20%+80% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C41 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17094571@CAPACITOR_0402.CAP 0.47UF -20%+80% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C42 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17095247@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C43 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17095115@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C44 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17095058@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C45 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17095203@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C46 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17095025@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C47 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17094516@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R60 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17095567@RESISTOR 0402.RES 240 OHM 5% 1/10W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C18 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17094782@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C19 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17095291@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R61 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17094738@RESISTOR 0402.RES 240 OHM 5% 1/10W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R59 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19216745@RESISTOR 0402.RES 4.7K OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U6 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586206@IC.DUAL 10 OHM SPDT, TS5A23157.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	J4 10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19497034@CONN.HDR 2X5, VERTICAL.NORMAL(CHIPS)':
 '10':;
NODE_NAME	SW2 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586008@SWITCH.SWITCH, DIP X4, TDA04H0SB1.NORMAL(CHIPS)':
 'A3':;
NODE_NAME	SW2 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586008@SWITCH.SWITCH, DIP X4, TDA04H0SB1.NORMAL(CHIPS)':
 'A4':;
NODE_NAME	SW2 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586008@SWITCH.SWITCH, DIP X4, TDA04H0SB1.NORMAL(CHIPS)':
 'A1':;
NODE_NAME	SW2 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586008@SWITCH.SWITCH, DIP X4, TDA04H0SB1.NORMAL(CHIPS)':
 'A2':;
NODE_NAME	U5 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586080@IC.DUAL 10 OHM SPDT, TS5A23157.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	C17 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586173@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C16 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586244@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R53 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586129@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C15 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586184@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U3 13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16821364@CLOCK.CLOCK BUFFER, ICS8543.NORMAL(CHIPS)':
 'GND#13':;
NODE_NAME	R43 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16831714@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R44 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16831803@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J2 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16818601@CONN.CONN, SMA.NORMAL(CHIPS)':
 '5':;
NODE_NAME	J2 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16818601@CONN.CONN, SMA.NORMAL(CHIPS)':
 '4':;
NODE_NAME	J2 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16818601@CONN.CONN, SMA.NORMAL(CHIPS)':
 '3':;
NODE_NAME	J3 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16818536@CONN.CONN, SMA.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J3 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16818536@CONN.CONN, SMA.NORMAL(CHIPS)':
 '4':;
NODE_NAME	J3 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16818536@CONN.CONN, SMA.NORMAL(CHIPS)':
 '3':;
NODE_NAME	U3 9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16821364@CLOCK.CLOCK BUFFER, ICS8543.NORMAL(CHIPS)':
 'GND#9':;
NODE_NAME	C6 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16823125@CAPACITOR_0402.CAP 2.2UF +/-20% 6.3V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C5 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16823117@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	X2 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16824969@CLOCK.XO, 50MHZ CMOS, 3.2X5MM, SI510.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	C8 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16825394@CAPACITOR_0805.CAP 10UF +/-10% 6.3V 0805.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C7 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16825402@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U4 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16825370@CLOCK.CLK BUFFER 1TO3 LVCMOS SL18860.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	X1 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20139482@CLOCK.XO, I2C PROGRAMMABLE 2.5V SI570.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	C4 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16823109@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J3 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16818536@CONN.CONN, SMA.NORMAL(CHIPS)':
 '5':;
NODE_NAME	J2 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16818601@CONN.CONN, SMA.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U3 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16821364@CLOCK.CLOCK BUFFER, ICS8543.NORMAL(CHIPS)':
 'GND#1':;
NODE_NAME	C2 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17887675@CAPACITOR_0805.CAP 10UF +/-10% 6.3V 0805.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C3 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16818516@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C12 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16834277@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C10 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16824987@CAPACITOR_0402.CAP 2.2UF +/-20% 6.3V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C14 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16834478@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C13 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16817784@CAPACITOR_0402.CAP 2.2UF +/-20% 6.3V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	X3 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16818431@CLOCK.OSC, 100MHZ 2.5V X1 CMOS, SI510.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	U1 U23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17174560@ALTERA.5CEFA7F31C7NES_F896N.NORMAL(CHIPS)':
 'CLK6P /DIFFIO_RX_R33P':;
NODE_NAME	U1 T24
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17174560@ALTERA.5CEFA7F31C7NES_F896N.NORMAL(CHIPS)':
 'CLK6N /DIFFIO_RX_R33N':;
NODE_NAME	U1 U21
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17174560@ALTERA.5CEFA7F31C7NES_F896N.NORMAL(CHIPS)':
 'CLK7P,FPLL_BR_FBP /DIFFIO_RX_R2':;
NODE_NAME	U1 U22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17174560@ALTERA.5CEFA7F31C7NES_F896N.NORMAL(CHIPS)':
 'CLK7N,FPLL_BR_FBN /DIFFIO_RX_R2':;
NODE_NAME	R30 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17210631@RESISTOR 0402.RES 100 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J1 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17837757@CONN.CONN, SMA.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J1 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17837757@CONN.CONN, SMA.NORMAL(CHIPS)':
 '5':;
NODE_NAME	J1 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17837757@CONN.CONN, SMA.NORMAL(CHIPS)':
 '4':;
NODE_NAME	J1 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17837757@CONN.CONN, SMA.NORMAL(CHIPS)':
 '3':;
NODE_NAME	U1 L13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17174560@ALTERA.5CEFA7F31C7NES_F896N.NORMAL(CHIPS)':
 'CLK8N,FPLL_TL_FBN /DIFFIO_RX_T4':;
NODE_NAME	U1 AC15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17174560@ALTERA.5CEFA7F31C7NES_F896N.NORMAL(CHIPS)':
 'CLK2N /DIFFIO_RX_B47N':;
NODE_NAME	U1 P23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17174560@ALTERA.5CEFA7F31C7NES_F896N.NORMAL(CHIPS)':
 'CLK4N,FPLL_TR_FBN /DIFFIO_RX_R4':;
NODE_NAME	U1 H6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17175700@ALTERA.5CEFA7F31C7NES_F896G.NORMAL(CHIPS)':
 'NCE':;
NODE_NAME	R15 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18659653@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	SW1 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17194874@SWITCH.SWITCH, DIP X4, TDA04H0SB1.NORMAL(CHIPS)':
 'A4':;
NODE_NAME	SW1 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17194874@SWITCH.SWITCH, DIP X4, TDA04H0SB1.NORMAL(CHIPS)':
 'A3':;
NODE_NAME	SW1 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17194874@SWITCH.SWITCH, DIP X4, TDA04H0SB1.NORMAL(CHIPS)':
 'A1':;
NODE_NAME	SW1 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17194874@SWITCH.SWITCH, DIP X4, TDA04H0SB1.NORMAL(CHIPS)':
 'A2':;
NODE_NAME	U2 10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17262499@ALTERA.EPCQ256.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	C1 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19113386@CAPACITOR_0402.CAP 0.1UF 25VDC 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R6 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19113358@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R3 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17331202@RESISTOR 0402.RES 100 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R2 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20025039@RESISTOR 0402.RES 240 OHM 1% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R1 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18648174@RESISTOR 0402.RES 100 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C349 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18322239@CAPACITOR_0402.CAP 47000PF 25V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C348 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18313066@CAPACITOR_0402.CAP 1.0UF 10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C326 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18314535@CAPACITOR_0402.CAP 22000PF 16V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C327 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18315176@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C329 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18315573@CAPACITOR_0402.CAP 4.7NF 10% 50V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C323 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18313642@CAPACITOR_0402.CAP 1.0UF 10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C324 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18314021@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C322 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18313385@CAPACITOR_0805.CAP 10UF +/-10% 6.3V 0805.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C330 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18315581@CAPACITOR_0402.CAP 4.7NF 10% 50V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C325 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18320583@CAPACITOR_0402.CAP 47000PF 25V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C328 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18315184@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C337 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18321390@CAPACITOR_0805.CAP 22UF +/-10% 6.3V 0805.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C338 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18321563@CAPACITOR_0402.CAP 1.0UF 10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C339 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18319816@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C340 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18321909@CAPACITOR_0402.CAP 47000PF 25V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C346 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18317708@CAPACITOR_0402.CAP 2200PF 10% 50V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C345 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18317511@CAPACITOR_0402.CAP 4.7NF 10% 50V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C341 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18317025@CAPACITOR_0402.CAP 22000PF 16V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C343 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18317130@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C351 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17877211@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C350 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17877198@CAPACITOR_0402.CAP 0.47UF -20%+80% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C347 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17877858@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C355 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17877970@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C353 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17878321@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C354 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18318574@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C352 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17878308@CAPACITOR_0402.CAP 1.0UF 10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C342 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18322082@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C344 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18320315@CAPACITOR_0402.CAP 4.7NF 10% 50V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C332 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18321017@CAPACITOR_0402.CAP 2200PF 10% 50V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C331 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18320842@CAPACITOR_0402.CAP 2200PF 10% 50V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C261 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18322651@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C262 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18322664@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C255 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19118989@CAPACITOR_0402.CAP 4.7UF 10% 6.3V X5R 0402 .NORMAL(CHIPS)':
 '2':;
NODE_NAME	C256 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18322575@CAPACITOR_0402.CAP 1.0UF 10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C253 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18322535@CAPACITOR_1206.CAP 100UF +/-20% 6.3V 1206.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C254 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18322549@CAPACITOR_1206.CAP 100UF +/-20% 6.3V 1206.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C257 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18322588@CAPACITOR_0402.CAP 0.47UF -20%+80% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C252 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18322315@CAPACITOR_1206.CAP 100UF +/-20% 6.3V 1206.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C258 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18322625@CAPACITOR_0402.CAP 0.22UF 10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C259 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18322613@CAPACITOR_0402.CAP 0.22UF 10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C260 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18322638@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C276 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18322984@CAPACITOR_0402.CAP 22000PF 16V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C277 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18322997@CAPACITOR_0402.CAP 22000PF 16V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C273 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18322945@CAPACITOR_0402.CAP 22000PF 16V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C274 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18322958@CAPACITOR_0402.CAP 22000PF 16V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C272 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18322932@CAPACITOR_0402.CAP 22000PF 16V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C275 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18322971@CAPACITOR_0402.CAP 22000PF 16V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C291 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18324802@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C292 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18324815@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C263 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18326137@CAPACITOR_0402.CAP 47000PF 25V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C264 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18326145@CAPACITOR_0402.CAP 47000PF 25V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C265 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18326161@CAPACITOR_0402.CAP 47000PF 25V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C266 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18326153@CAPACITOR_0402.CAP 47000PF 25V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C278 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18326535@CAPACITOR_0402.CAP 22000PF 16V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C279 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18326543@CAPACITOR_0402.CAP 22000PF 16V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C281 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18326551@CAPACITOR_0402.CAP 22000PF 16V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C282 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18326567@CAPACITOR_0402.CAP 22000PF 16V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C280 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18326559@CAPACITOR_0402.CAP 22000PF 16V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C283 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18326589@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C284 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18326605@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C285 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18326597@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C290 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18326752@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C295 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18327104@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C296 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18327112@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C298 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18327128@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C299 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18327136@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C300 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18327144@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C297 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18327120@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C301 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18327152@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C294 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18327088@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C293 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18327096@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C302 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18327300@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C303 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18327308@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C304 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18327382@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C306 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18325887@CAPACITOR_0402.CAP 4.7NF 10% 50V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C307 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18325900@CAPACITOR_0402.CAP 4.7NF 10% 50V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C308 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18325913@CAPACITOR_0402.CAP 4.7NF 10% 50V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C309 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18325926@CAPACITOR_0402.CAP 4.7NF 10% 50V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C310 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18325939@CAPACITOR_0402.CAP 4.7NF 10% 50V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C314 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18325991@CAPACITOR_0402.CAP 4.7NF 10% 50V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C316 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18326004@CAPACITOR_0402.CAP 4.7NF 10% 50V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C311 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18325952@CAPACITOR_0402.CAP 4.7NF 10% 50V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C312 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18325965@CAPACITOR_0402.CAP 4.7NF 10% 50V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C319 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18326017@CAPACITOR_0402.CAP 4.7NF 10% 50V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C321 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18326030@CAPACITOR_0402.CAP 4.7NF 10% 50V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C313 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18325978@CAPACITOR_0402.CAP 4.7NF 10% 50V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C267 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18330409@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C268 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18330422@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C269 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18330435@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C270 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18330448@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C286 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18330814@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C287 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18330822@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C288 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18330830@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C289 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18330844@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C315 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18331150@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C317 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18331158@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C318 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18331166@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C320 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18331180@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C271 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18322919@CAPACITOR_0402.CAP 22000PF 16V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C305 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18325874@CAPACITOR_0402.CAP 4.7NF 10% 50V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C333 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18335665@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C334 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18335673@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C335 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18335687@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C336 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18335707@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NET_NAME
'PGOOD_1.1V'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):PGOOD_1.1V':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):\pgood_1.1v\';
NODE_NAME	U26 16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'PGOOD':;
NODE_NAME	R240 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18370717@RESISTOR 0402.RES 100K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R250 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18429653@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R228 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19360037@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NET_NAME
'LPDDR2_DQ10'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_DQ10':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_dq10';
NODE_NAME	U9 G23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DQ10':;
NODE_NAME	U1 AA30
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_RX_R31N/DQ4R':;
NET_NAME
'LPDDR2_DQ11'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_DQ11':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_dq11';
NODE_NAME	U9 F22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DQ11':;
NODE_NAME	U1 AE28
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_TX_R28P/DQ4R':;
NET_NAME
'USB_UART_RX_TOGGLE'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USB_UART_RX_TOGGLE':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):usb_uart_rx_toggle';
NODE_NAME	D16 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19485075@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	U21 13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19484938@IC.USB-TO-UART BRIDGE, CP2104.NORMAL(CHIPS)':
 'GPIO1':;
NET_NAME
'LPDDR2_DQ12'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_DQ12':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_dq12';
NODE_NAME	U9 E22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DQ12':;
NODE_NAME	U1 AF29
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_TX_R26P/DQ4R':;
NET_NAME
'LPDDR2_DQ13'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_DQ13':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_dq13';
NODE_NAME	U9 E23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DQ13':;
NODE_NAME	U1 AD28
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_TX_R28N/DQ4R':;
NET_NAME
'LPDDR2_DQ14'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_DQ14':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_dq14';
NODE_NAME	U9 D23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DQ14':;
NODE_NAME	U1 V27
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_RX_R27P/DQ4R':;
NET_NAME
'5.37V_MONITOR'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):5.37V_MONITOR':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):\5.37v_monitor\';
NODE_NAME	U35 9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586651@IC.ADC, LTC2418 16-CH.NORMAL(CHIPS)':
 'VCC':;
NODE_NAME	C246 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17589827@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C247 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17589814@CAPACITOR_0805.CAP 10UF +/-10% 10V 0805.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R276 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17589962@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C233 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18009860@CAPACITOR_0603.CAP 2.2UF 10% 10VDC 0603.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U30 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18009880@REGULATOR.REGULATOR, LT3009EDC.NORMAL(CHIPS)':
 'OUTPUT#3':;
NODE_NAME	U30 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18009880@REGULATOR.REGULATOR, LT3009EDC.NORMAL(CHIPS)':
 'OUTPUT#2':;
NODE_NAME	R262 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18009842@RESISTOR 0402.RES 90.9K OHM 1% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NET_NAME
'LCD_DATA7'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LCD_DATA7':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lcd_data7';
NODE_NAME	J14 14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17143413@CONN.HDR 2X7, VT, THM, TSW-107-07.NORMAL(CHIPS)':
 '14':;
NODE_NAME	U1 AJ9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_TX_B33N':;
NET_NAME
'LPDDR2_DQ15'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_DQ15':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_dq15';
NODE_NAME	U9 C22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DQ15':;
NODE_NAME	U1 W28
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_RX_R27N/DQ4R':;
NET_NAME
'CLOCK_SCL'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):CLOCK_SCL':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):clock_scl';
NODE_NAME	U13 D9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635679@ALTERA.MAX V, 5M2210ZF256I5NB.NORMAL(CHIPS)':
 'DIFFIO_T11N':;
NODE_NAME	X1 8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20139482@CLOCK.XO, I2C PROGRAMMABLE 2.5V SI570.NORMAL(CHIPS)':
 'SCL':;
NODE_NAME	R35 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17887466@RESISTOR 0402.RES 4.7K OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'LCD_DATA3'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LCD_DATA3':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lcd_data3';
NODE_NAME	J14 10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17143413@CONN.HDR 2X7, VT, THM, TSW-107-07.NORMAL(CHIPS)':
 '10':;
NODE_NAME	U1 AK8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_TX_B29N/DQ4B':;
NET_NAME
'ENETB_GTX_CLK'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETB_GTX_CLK':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):enetb_gtx_clk';
NODE_NAME	U15 8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'GTX_CLK':;
NODE_NAME	U1 E28
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_TX_R70N/DQ9R':;
NET_NAME
'2.5V_VCCIO_VCCPD'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):2.5V_VCCIO_VCCPD':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):\2.5v_vccio_vccpd\';
NODE_NAME	U1 G30
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO6A#G30':;
NODE_NAME	U1 AE14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO3B#AE14':;
NODE_NAME	U1 AK9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO3B#AK9':;
NODE_NAME	U1 AG10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO3B#AG10':;
NODE_NAME	U1 AA12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO3B#AA12':;
NODE_NAME	U1 AH13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO3B#AH13':;
NODE_NAME	U1 AK4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO3B#AK4':;
NODE_NAME	U1 C28
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO6A#C28':;
NODE_NAME	U1 R24
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO6A#R24':;
NODE_NAME	U1 L22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO6A#L22':;
NODE_NAME	U1 F27
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO6A#F27':;
NODE_NAME	U1 P21
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO6A#P21':;
NODE_NAME	U1 K29
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO6A#K29':;
NODE_NAME	U1 J26
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO6A#J26':;
NODE_NAME	U1 M25
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO6A#M25':;
NODE_NAME	U1 N28
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO6A#N28':;
NODE_NAME	U1 A7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO8A#A7':;
NODE_NAME	U1 L12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO8A#L12':;
NODE_NAME	U1 F7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO8A#F7':;
NODE_NAME	U1 D11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO8A#D11':;
NODE_NAME	U1 G10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO8A#G10':;
NODE_NAME	U1 E14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO8A#E14':;
NODE_NAME	U1 B5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO8A#B5':;
NODE_NAME	U1 H13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO8A#H13':;
NODE_NAME	U1 J16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO8A#J16':;
NODE_NAME	U1 C8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO8A#C8':;
NODE_NAME	U1 AC20
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCCPD3B4A#AC20':;
NODE_NAME	U1 AE21
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCCPD3B4A#AE21':;
NODE_NAME	U1 T26
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCCPD5B#T26':;
NODE_NAME	U1 M24
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCCPD6A#M24':;
NODE_NAME	U1 G13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCCPD7A8A#G13':;
NODE_NAME	U1 G16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCCPD7A8A#G16':;
NODE_NAME	U1 F23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCCPD7A8A#F23':;
NODE_NAME	U1 D24
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCCPD7A8A#D24':;
NODE_NAME	U1 F21
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCCPD7A8A#F21':;
NODE_NAME	U1 AC17
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCCPD3B4A#AC17':;
NODE_NAME	U1 W25
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCCPD5A#W25':;
NODE_NAME	U1 AC12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCCPD3B4A#AC12':;
NODE_NAME	U1 W23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCCPD5A#W23':;
NODE_NAME	U1 K23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCCPD6A#K23':;
NODE_NAME	U1 AD15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCCPD3B4A#AD15':;
NODE_NAME	U1 U24
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCCPD5B#U24':;
NODE_NAME	U1 G19
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCCPD7A8A#G19':;
NODE_NAME	U1 P24
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCCPD6A#P24':;
NODE_NAME	U1 AE11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCCPD3B4A#AE11':;
NODE_NAME	U1 F11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCCPD7A8A#F11':;
NODE_NAME	U1 AB15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO4A#AB15':;
NODE_NAME	U1 AF17
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO4A#AF17':;
NODE_NAME	U1 Y19
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO4A#Y19':;
NODE_NAME	U1 AD21
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO4A#AD21':;
NODE_NAME	U1 AH23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO4A#AH23':;
NODE_NAME	U1 AG20
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO4A#AG20':;
NODE_NAME	U1 AJ16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO4A#AJ16':;
NODE_NAME	U1 AK19
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO4A#AK19':;
NODE_NAME	U1 AC18
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO4A#AC18':;
NODE_NAME	U1 AJ26
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO4A#AJ26':;
NODE_NAME	R287 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638500@RESISTOR 0402.RES 10.0K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	V44 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17588591@MISC.SENSE PAD.NORMAL(CHIPS)':
 'RSNS':;
NODE_NAME	R235 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18003436@RESISTOR 2010.RES 0.003 OHM 1% 1/2W 2010.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C322 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18313385@CAPACITOR_0805.CAP 10UF +/-10% 6.3V 0805.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C323 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18313642@CAPACITOR_0402.CAP 1.0UF 10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C327 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18315176@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C329 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18315573@CAPACITOR_0402.CAP 4.7NF 10% 50V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C324 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18314021@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C326 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18314535@CAPACITOR_0402.CAP 22000PF 16V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C330 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18315581@CAPACITOR_0402.CAP 4.7NF 10% 50V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C331 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18320842@CAPACITOR_0402.CAP 2200PF 10% 50V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C325 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18320583@CAPACITOR_0402.CAP 47000PF 25V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C328 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18315184@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C332 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18321017@CAPACITOR_0402.CAP 2200PF 10% 50V 0402.NORMAL(CHIPS)':
 '1':;
NET_NAME
'LCD_DATA5'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LCD_DATA5':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lcd_data5';
NODE_NAME	J14 12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17143413@CONN.HDR 2X7, VT, THM, TSW-107-07.NORMAL(CHIPS)':
 '12':;
NODE_NAME	U1 AG9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_TX_B32N/DQ4B':;
NET_NAME
'ENETB_TX_CLK'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETB_TX_CLK':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):enetb_tx_clk';
NODE_NAME	U15 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'TX_CLK':;
NODE_NAME	U1 C29
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_TX_R72P/DQ9R':;
NET_NAME
'LCD_DATA0'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LCD_DATA0':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lcd_data0';
NODE_NAME	J14 7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17143413@CONN.HDR 2X7, VT, THM, TSW-107-07.NORMAL(CHIPS)':
 '7':;
NODE_NAME	U1 AJ7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_TX_B28P':;
NET_NAME
'LPDDR2_DQ6'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_DQ6':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_dq6';
NODE_NAME	U9 T22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DQ6':;
NODE_NAME	U1 AJ28
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_TX_R18P/DQ3R':;
NET_NAME
'ENETB_TX_EN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETB_TX_EN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):enetb_tx_en';
NODE_NAME	U15 9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'TX_EN':;
NODE_NAME	U1 B29
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_TX_R72N':;
NET_NAME
'LCD_DATA2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LCD_DATA2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lcd_data2';
NODE_NAME	J14 9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17143413@CONN.HDR 2X7, VT, THM, TSW-107-07.NORMAL(CHIPS)':
 '9':;
NODE_NAME	U1 AJ8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_TX_B29P/DQ4B':;
NET_NAME
'ENETB_TX_ER'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETB_TX_ER':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):enetb_tx_er';
NODE_NAME	U15 7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'TX_ER':;
NODE_NAME	U1 B28
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_TX_R74P/DQ10R':;
NET_NAME
'ENETB_TX_D0'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETB_TX_D0':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):enetb_tx_d0';
NODE_NAME	U15 11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'TXD0':;
NODE_NAME	U1 F29
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_TX_R66N/DQ9R':;
NET_NAME
'LCD_DATA6'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LCD_DATA6':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lcd_data6';
NODE_NAME	J14 13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17143413@CONN.HDR 2X7, VT, THM, TSW-107-07.NORMAL(CHIPS)':
 '13':;
NODE_NAME	U1 AH9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_TX_B33P/DQ5B':;
NET_NAME
'ENETB_TX_D1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETB_TX_D1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):enetb_tx_d1';
NODE_NAME	U15 12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'TXD1':;
NODE_NAME	U1 D30
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_TX_R68P/DQ9R':;
NET_NAME
'LCD_WEN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LCD_WEN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lcd_wen';
NODE_NAME	J14 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17143413@CONN.HDR 2X7, VT, THM, TSW-107-07.NORMAL(CHIPS)':
 '5':;
NODE_NAME	U1 AK10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_TX_B36P':;
NET_NAME
'ENETB_TX_D2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETB_TX_D2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):enetb_tx_d2';
NODE_NAME	U15 14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'TXD2':;
NODE_NAME	U1 C30
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_TX_R68N/DQ9R':;
NET_NAME
'CLKOUT_SMA'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):CLKOUT_SMA':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):clkout_sma';
NODE_NAME	U1 F9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17174560@ALTERA.5CEFA7F31C7NES_F896N.NORMAL(CHIPS)':
 'FPLL_TL_CLKOUT0 /FPLL_TL_CLKOUT':;
NODE_NAME	R28 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17210509@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NET_NAME
'LCD_DATA1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LCD_DATA1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lcd_data1';
NODE_NAME	J14 8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17143413@CONN.HDR 2X7, VT, THM, TSW-107-07.NORMAL(CHIPS)':
 '8':;
NODE_NAME	U1 AK7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_TX_B28N/DQ4B':;
NET_NAME
'ENETB_TX_D3'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETB_TX_D3':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):enetb_tx_d3';
NODE_NAME	U15 16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'TXD3':;
NODE_NAME	U1 F28
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_TX_R70P':;
NET_NAME
'JTAG_5M2210_TDO'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):JTAG_5M2210_TDO':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):jtag_5m2210_tdo';
NODE_NAME	U13 M5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'TDO':;
NODE_NAME	U6 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586206@IC.DUAL 10 OHM SPDT, TS5A23157.NORMAL(CHIPS)':
 'NO1':;
NET_NAME
'5.0V'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):5.0V':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):\5.0v\';
NODE_NAME	R279 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17590216@RESISTOR 0402.RES 10.0K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R280 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17590224@RESISTOR 0402.RES 10.0K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R281 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17590232@RESISTOR 0402.RES 10.0K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R282 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17590240@RESISTOR 0402.RES 10.0K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U36 14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17589580@IC.LEVEL SHIFTER, MAX3378.NORMAL(CHIPS)':
 'VCC':;
NODE_NAME	C248 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17615834@CAPACITOR_0402.CAP 1.0UF 10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C249 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17615392@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U29 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18009587@REGULATOR.REGULATOR, LTC3025-1.NORMAL(CHIPS)':
 'BIAS':;
NODE_NAME	U29 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18009587@REGULATOR.REGULATOR, LTC3025-1.NORMAL(CHIPS)':
 'S\H\D\N\':;
NODE_NAME	C228 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19640951@CAPACITOR_0402.CAP 1.0UF 10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R272 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18010151@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R274 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18010159@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C245 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18154317@CAPACITOR_0402.CAP 1.0UF 10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U33 10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18010167@REGULATOR.REGULATOR, TPS51100DGQ.NORMAL(CHIPS)':
 'VIN':;
NODE_NAME	U31 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18857775@REGULATOR.REGULATOR, LTC3026_EDD.NORMAL(CHIPS)':
 'BST':;
NODE_NAME	C234 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18011690@CAPACITOR_0402.CAP 1.0UF 10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U32 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18857322@REGULATOR.REGULATOR, LTC3026_EDD.NORMAL(CHIPS)':
 'BST':;
NODE_NAME	C236 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18206411@CAPACITOR_0402.CAP 1.0UF 10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C244 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19491615@CAPACITOR_0603.CAP 2.2UF 10% 10VDC 0603.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U34 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19491632@REGULATOR.REGULATOR, LT3009EDC.NORMAL(CHIPS)':
 'OUTPUT#3':;
NODE_NAME	U34 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19491632@REGULATOR.REGULATOR, LT3009EDC.NORMAL(CHIPS)':
 'OUTPUT#2':;
NODE_NAME	R273 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19637879@RESISTOR 0402.RES 110K OHM 1% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R220 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17900780@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J14 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17143413@CONN.HDR 2X7, VT, THM, TSW-107-07.NORMAL(CHIPS)':
 '1':;
NET_NAME
'ENETB_RX_CLK'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETB_RX_CLK':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):enetb_rx_clk';
NODE_NAME	U15 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'RXCLK':;
NODE_NAME	U1 R23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17174560@ALTERA.5CEFA7F31C7NES_F896N.NORMAL(CHIPS)':
 'CLK5N /DIFFIO_RX_R41N':;
NET_NAME
'LCD_DATA4'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LCD_DATA4':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lcd_data4';
NODE_NAME	J14 11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17143413@CONN.HDR 2X7, VT, THM, TSW-107-07.NORMAL(CHIPS)':
 '11':;
NODE_NAME	U1 AF9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_TX_B32P/DQ4B':;
NET_NAME
'ENETB_RX_DV'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETB_RX_DV':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):enetb_rx_dv';
NODE_NAME	U15 94
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'RX_DV':;
NODE_NAME	U1 L24
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_RX_R67N/DQ9R':;
NET_NAME
'LCD_CSN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LCD_CSN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lcd_csn';
NODE_NAME	J14 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17143413@CONN.HDR 2X7, VT, THM, TSW-107-07.NORMAL(CHIPS)':
 '6':;
NODE_NAME	U1 AJ12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_TX_B40P/DQ5B':;
NET_NAME
'ENETB_RX_ER'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETB_RX_ER':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):enetb_rx_er';
NODE_NAME	U15 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'RX_ER':;
NODE_NAME	U1 N21
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_RX_R69P/DQS9R':;
NET_NAME
'HSMC_RX_LED'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_RX_LED':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_rx_led';
NODE_NAME	D20 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17143027@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	U1 AH12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17174560@ALTERA.5CEFA7F31C7NES_F896N.NORMAL(CHIPS)':
 'FPLL_BL_CLKOUT1 /FPLL_BL_CLKOUT':;
NET_NAME
'ENETB_RX_D0'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETB_RX_D0':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):enetb_rx_d0';
NODE_NAME	U15 95
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'RXD0':;
NODE_NAME	U1 F25
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_RX_R63P/DQ8R':;
NET_NAME
'1.2V'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):1.2V':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):\1.2v\';
NODE_NAME	V43 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17588631@MISC.SENSE PAD.NORMAL(CHIPS)':
 'RSNS':;
NODE_NAME	U32 10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18857322@REGULATOR.REGULATOR, LTC3026_EDD.NORMAL(CHIPS)':
 'OUT2':;
NODE_NAME	R268 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18228218@RESISTOR 0402.RES 8.06K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R265 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18206761@RESISTOR 2010.RES 0.003 OHM 1% 1/2W 2010.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C238 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18206500@CAPACITOR_0805.CAP 10UF +/-10% 6.3V 0805.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U32 9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18857322@REGULATOR.REGULATOR, LTC3026_EDD.NORMAL(CHIPS)':
 'OUT1':;
NODE_NAME	C51 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18353422@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U9 B13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VDDQ#B13':;
NODE_NAME	U9 B16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VDDQ#B16':;
NODE_NAME	U9 B19
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VDDQ#B19':;
NODE_NAME	U9 K22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VDDQ#K22':;
NODE_NAME	U9 R22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VDDQ#R22':;
NODE_NAME	U9 AA22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VDDQ#AA22':;
NODE_NAME	U9 AB13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VDDQ#AB13':;
NODE_NAME	U9 D22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VDDQ#D22':;
NODE_NAME	U9 G22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VDDQ#G22':;
NODE_NAME	U9 V22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VDDQ#V22':;
NODE_NAME	U9 AB16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VDDQ#AB16':;
NODE_NAME	U9 AB19
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VDDQ#AB19':;
NODE_NAME	U9 U2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VDDCA#U2':;
NODE_NAME	U9 W2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VDDCA#W2':;
NODE_NAME	U9 AC8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VDDCA#AC8':;
NODE_NAME	U9 B11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VDD2#B11':;
NODE_NAME	U9 B21
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VDD2#B21':;
NODE_NAME	U9 R2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VDD2#R2':;
NODE_NAME	U9 AA2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VDD2#AA2':;
NODE_NAME	U9 L22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VDD2#L22':;
NODE_NAME	U9 AB10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VDD2#AB10':;
NODE_NAME	U9 AB21
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VDD2#AB21':;
NODE_NAME	U9 C2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VDD2#C2':;
NODE_NAME	R65 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18123449@RESISTOR 0402.RES 2.1K OHM 1/16W 0.1% 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R64 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18122130@RESISTOR 0402.RES 2.1K OHM 1/16W 0.1% 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C59 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18355335@CAPACITOR_0402.CAP 4.7NF 10% 50V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C56 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18354099@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C57 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18354107@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C58 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18355126@CAPACITOR_0402.CAP 4.7NF 10% 50V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C60 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18355544@CAPACITOR_0402.CAP 2200PF 10% 50V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C61 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18355949@CAPACITOR_0402.CAP 2200PF 10% 50V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C53 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18354525@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C54 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18354083@CAPACITOR_0402.CAP 22NF 10% 16V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C55 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18354091@CAPACITOR_0402.CAP 22NF 10% 16V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C52 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18354316@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C48 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17125954@CAPACITOR_0805.CAP 10UF +/-10% 6.3V 0805.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C49 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18353663@CAPACITOR_0805.CAP 10UF +/-10% 6.3V 0805.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C50 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18353414@CAPACITOR_0402.CAP 4.7UF 10% 6.3V X5R 0402 .NORMAL(CHIPS)':
 '1':;
NODE_NAME	R70 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19185421@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R71 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19185413@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R63 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19177122@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R67 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19177152@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'ENETB_RX_D1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETB_RX_D1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):enetb_rx_d1';
NODE_NAME	U15 92
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'RXD1':;
NODE_NAME	U1 F26
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_RX_R63N/DQ8R':;
NET_NAME
'USB_DATA5'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USB_DATA5':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):usb_data5';
NODE_NAME	U16 C8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663064@ALTERA.MAX II, EPM570GF100I5NC.NORMAL(CHIPS)':
 'IO_B2_C8':;
NODE_NAME	U1 K26
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_TX_R50N/DQ7R':;
NET_NAME
'ENETB_RX_D2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETB_RX_D2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):enetb_rx_d2';
NODE_NAME	U15 93
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'RXD2':;
NODE_NAME	U1 R20
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_RX_R65P':;
NET_NAME
'USB_CFG0'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USB_CFG0':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):usb_cfg0';
NODE_NAME	V31 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663546@MISC.TP_18_8_MIL, PTH.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	U16 G10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663064@ALTERA.MAX II, EPM570GF100I5NC.NORMAL(CHIPS)':
 'IO_B2_G10':;
NODE_NAME	U13 R4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635788@ALTERA.MAX V, 5M2210ZF256I5ND.NORMAL(CHIPS)':
 'IOB4_31':;
NET_NAME
'JTAG_5M2210_TDI'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):JTAG_5M2210_TDI':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):jtag_5m2210_tdi';
NODE_NAME	U13 L6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'TDI':;
NODE_NAME	U6 9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586206@IC.DUAL 10 OHM SPDT, TS5A23157.NORMAL(CHIPS)':
 'NC1':;
NODE_NAME	U5 10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586080@IC.DUAL 10 OHM SPDT, TS5A23157.NORMAL(CHIPS)':
 'COM1':;
NET_NAME
'5V_ADJ'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):5V_ADJ':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):\5v_adj\';
NODE_NAME	R275 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19638075@RESISTOR 0402.RES 15K OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U34 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19491632@REGULATOR.REGULATOR, LT3009EDC.NORMAL(CHIPS)':
 'ADJ/NC':;
NODE_NAME	R273 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19637879@RESISTOR 0402.RES 110K OHM 1% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NET_NAME
'HSMC_TX_LED'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_TX_LED':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_tx_led';
NODE_NAME	D21 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17143035@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	U1 AH11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17174560@ALTERA.5CEFA7F31C7NES_F896N.NORMAL(CHIPS)':
 'FPLL_BL_CLKOUT0 /FPLL_BL_CLKOUT':;
NET_NAME
'ENETB_RX_D3'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETB_RX_D3':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):enetb_rx_d3';
NODE_NAME	U15 91
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'RXD3':;
NODE_NAME	U1 T21
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_RX_R65N':;
NET_NAME
'USB_CFG10'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USB_CFG10':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):usb_cfg10';
NODE_NAME	U16 G9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663064@ALTERA.MAX II, EPM570GF100I5NC.NORMAL(CHIPS)':
 'IO_B2_G9':;
NODE_NAME	U13 M8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635788@ALTERA.MAX V, 5M2210ZF256I5ND.NORMAL(CHIPS)':
 'DIFFIO_B13P/DEV_OE':;
NET_NAME
'TPS51100_S5'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):TPS51100_S5':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):tps51100_s5';
NODE_NAME	U33 9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18010167@REGULATOR.REGULATOR, TPS51100DGQ.NORMAL(CHIPS)':
 'S5':;
NODE_NAME	R274 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18010159@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NET_NAME
'HSMC_PRSNTN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_PRSNTN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_prsntn';
NODE_NAME	D22 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17598173@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	J7 160
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 'PSNTN':;
NODE_NAME	U13 B8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635679@ALTERA.MAX V, 5M2210ZF256I5NB.NORMAL(CHIPS)':
 'DIFFIO_T9P':;
NODE_NAME	U1 AK5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_TX_B25P/DQ4B':;
NET_NAME
'ENETB_RX_CRS'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETB_RX_CRS':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):enetb_rx_crs';
NODE_NAME	U15 84
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'CRS':;
NODE_NAME	U1 M22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_RX_R69N/DQSN9R':;
NET_NAME
'5M2210_JTAG_TMS'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):5M2210_JTAG_TMS':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):\5m2210_jtag_tms\';
NODE_NAME	U13 N4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'TMS':;
NODE_NAME	U6 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586206@IC.DUAL 10 OHM SPDT, TS5A23157.NORMAL(CHIPS)':
 'COM2':;
NET_NAME
'RUN_1.2V'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):RUN_1.2V':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):\run_1.2v\';
NODE_NAME	R269 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18247231@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R267 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18247215@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U32 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18857322@REGULATOR.REGULATOR, LTC3026_EDD.NORMAL(CHIPS)':
 'S\H\D\N\':;
NET_NAME
'ENETB_RX_COL'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETB_RX_COL':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):enetb_rx_col';
NODE_NAME	U15 83
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'COL':;
NODE_NAME	U1 K21
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_RX_R71P/DQ9R':;
NET_NAME
'EXTRA_SIG2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):EXTRA_SIG2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):extra_sig2';
NODE_NAME	U16 G8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663064@ALTERA.MAX II, EPM570GF100I5NC.NORMAL(CHIPS)':
 'IO_B2_G8':;
NODE_NAME	U13 T15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635788@ALTERA.MAX V, 5M2210ZF256I5ND.NORMAL(CHIPS)':
 'DIFFIO_B21N':;
NET_NAME
'SW'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):SW':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):sw';
NODE_NAME	U32 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18857322@REGULATOR.REGULATOR, LTC3026_EDD.NORMAL(CHIPS)':
 'SW':;
NODE_NAME	U31 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18857775@REGULATOR.REGULATOR, LTC3026_EDD.NORMAL(CHIPS)':
 'SW':;
NET_NAME
'1.0V_ADJ'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):1.0V_ADJ':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):\1.0v_adj\';
NODE_NAME	R266 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18013952@RESISTOR 0402.RES 15K OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R271 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18013943@RESISTOR 0402.RES 10.0K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U31 8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18857775@REGULATOR.REGULATOR, LTC3026_EDD.NORMAL(CHIPS)':
 'ADJ':;
NET_NAME
'3.3V'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):3.3V':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):\3.3v\',
 BUS_NAME='FSBUS';
NODE_NAME	C235 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19640461@CAPACITOR_0805.CAP 4.7UF +/-10% 16V 0805.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U32 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18857322@REGULATOR.REGULATOR, LTC3026_EDD.NORMAL(CHIPS)':
 'IN1':;
NODE_NAME	U32 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18857322@REGULATOR.REGULATOR, LTC3026_EDD.NORMAL(CHIPS)':
 'IN2':;
NODE_NAME	R240 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18370717@RESISTOR 0402.RES 100K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R251 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18429577@RESISTOR 0402.RES 100K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R259 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18430325@RESISTOR 0402.RES 100K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R229 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349171@RESISTOR 0402.RES 100K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R221 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17900819@RESISTOR 0402.RES 100K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C178 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902379@CAPACITOR_TANT.CAP-TANT 330UF 7343 20% 6.3V .NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	V35 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902438@MISC.SENSE PAD.NORMAL(CHIPS)':
 'SNS':;
NODE_NAME	C177 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902333@CAPACITOR_1206.CAP 100UF +/-20% 6.3V 1206.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U24 10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901781@REGULATOR.REG SWITCHING, LTC3855.NORMAL(CHIPS)':
 'DIFFP':;
NODE_NAME	L2 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902389@INDUCTOR.IND 2.2UH IR=9A 7040 SMD .NORMAL(CHIPS)':
 '2':;
NODE_NAME	R219 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902371@RESISTOR 0402.RES 100K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R186 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17598287@RESISTOR 0402.RES 100 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U20 11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17139449@IC.RS-232 TRANSCEIVER, LTC2803-1.NORMAL(CHIPS)':
 'ON/OFFN':;
NODE_NAME	C162 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17139354@CAPACITOR_0402.CAP 1.0UF 10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U20 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17139449@IC.RS-232 TRANSCEIVER, LTC2803-1.NORMAL(CHIPS)':
 'VCC':;
NODE_NAME	U20 12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17139449@IC.RS-232 TRANSCEIVER, LTC2803-1.NORMAL(CHIPS)':
 'VL':;
NODE_NAME	L1 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17139438@INDUCTOR.IND 10UH 245MA 0.82OHM 0806 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U21 7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19484938@IC.USB-TO-UART BRIDGE, CP2104.NORMAL(CHIPS)':
 'REGIN':;
NODE_NAME	U21 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19484938@IC.USB-TO-UART BRIDGE, CP2104.NORMAL(CHIPS)':
 'VDD':;
NODE_NAME	C168 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19608536@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C167 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19608703@CAPACITOR_0603.CAP 2.2UF 10% 10V 0603.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U18 C5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'VCC#C5':;
NODE_NAME	U18 B5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'VCC#B5':;
NODE_NAME	U18 D2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'AVCC#D2':;
NODE_NAME	U18 D1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'AVCC#D1':;
NODE_NAME	U18 E8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'VCC#E8':;
NODE_NAME	U18 E7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'VCC#E7':;
NODE_NAME	U18 A5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'VCC#A5':;
NODE_NAME	U18 G1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'VCC#G1':;
NODE_NAME	C145 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663299@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R145 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662950@RESISTOR 0402.RES 2.0K OHM 1/16W 1% 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R146 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663020@RESISTOR 0402.RES 2.0K OHM 1/16W 1% 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C149 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663403@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C148 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662737@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C150 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662693@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C151 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663325@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C152 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662598@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C154 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662565@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C153 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663053@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C155 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663009@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C161 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663436@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C160 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662806@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U17 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662972@IC.RESET, MAX811.NORMAL(CHIPS)':
 'VCC':;
NODE_NAME	U16 E4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662759@ALTERA.MAX II, EPM570GF100I5NA.NORMAL(CHIPS)':
 'VCCIO1#E4':;
NODE_NAME	U16 G4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662759@ALTERA.MAX II, EPM570GF100I5NA.NORMAL(CHIPS)':
 'VCCIO1#G4':;
NODE_NAME	U16 G6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662759@ALTERA.MAX II, EPM570GF100I5NA.NORMAL(CHIPS)':
 'VCCIO1#G6':;
NODE_NAME	R166 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663414@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J11 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663358@CONN.HEADER, 2X5-PIN.NORMAL(CHIPS)':
 '4':;
NODE_NAME	C143 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662633@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J7 111
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '3.3V#111':;
NODE_NAME	J7 57
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '3.3V#57':;
NODE_NAME	J7 105
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '3.3V#105':;
NODE_NAME	J7 153
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '3.3V#153':;
NODE_NAME	J7 51
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '3.3V#51':;
NODE_NAME	J7 99
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '3.3V#99':;
NODE_NAME	J7 147
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '3.3V#147':;
NODE_NAME	J7 45
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '3.3V#45':;
NODE_NAME	J7 93
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '3.3V#93':;
NODE_NAME	J7 141
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '3.3V#141':;
NODE_NAME	J7 87
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '3.3V#87':;
NODE_NAME	J7 135
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '3.3V#135':;
NODE_NAME	C104 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17615908@CAPACITOR_0805.CAP 10UF +/-10% 10V 0805.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J7 81
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '3.3V#81':;
NODE_NAME	J7 129
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '3.3V#129':;
NODE_NAME	J7 75
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '3.3V#75':;
NODE_NAME	J7 123
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '3.3V#123':;
NODE_NAME	J7 69
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '3.3V#69':;
NODE_NAME	J7 159
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '3.3V#159':;
NODE_NAME	J7 117
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '3.3V#117':;
NODE_NAME	J7 63
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '3.3V#63':;
NODE_NAME	U13 C1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635895@ALTERA.MAX V, 5M2210ZF256I5NE.NORMAL(CHIPS)':
 'VCCIO1#C1':;
NODE_NAME	U13 J6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635895@ALTERA.MAX V, 5M2210ZF256I5NE.NORMAL(CHIPS)':
 'VCCIO1#J6':;
NODE_NAME	U13 P1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635895@ALTERA.MAX V, 5M2210ZF256I5NE.NORMAL(CHIPS)':
 'VCCIO1#P1':;
NODE_NAME	J6 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635652@CONN.HEADER, 2X5-PIN.NORMAL(CHIPS)':
 '4':;
NODE_NAME	U13 H6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635895@ALTERA.MAX V, 5M2210ZF256I5NE.NORMAL(CHIPS)':
 'VCCIO1#H6':;
NODE_NAME	C91 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18346893@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C92 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18346885@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C93 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18346901@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R297 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20241690@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R296 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20241653@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U12 8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16903089@MEMORY.EEPROM, 24AA64, MSOP, 8-LEAD.NORMAL(CHIPS)':
 'VCC':;
NODE_NAME	R90 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16904901@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R91 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16904920@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R89 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16904953@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R92 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16904933@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C70 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16891884@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R294 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20183585@RESISTOR 0402.RES 2.0K OHM 1/16W 1% 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R295 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20183593@RESISTOR 0402.RES 2.0K OHM 1/16W 1% 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R51 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586058@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J4 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19497034@CONN.HDR 2X5, VERTICAL.NORMAL(CHIPS)':
 '4':;
NODE_NAME	R49 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586233@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R47 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586255@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R46 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586162@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R50 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586107@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R56 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586069@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R55 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586195@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R48 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586118@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R293 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19721727@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R40 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16831683@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R39 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16831652@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C6 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16823125@CAPACITOR_0402.CAP 2.2UF +/-20% 6.3V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C5 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16823117@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C4 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16823109@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U3 18
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16821364@CLOCK.CLOCK BUFFER, ICS8543.NORMAL(CHIPS)':
 'VDD#18':;
NODE_NAME	U3 10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16821364@CLOCK.CLOCK BUFFER, ICS8543.NORMAL(CHIPS)':
 'VDD#10':;
NODE_NAME	R36 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16832571@RESISTOR 0402.RES 4.7K OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R38 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16832581@RESISTOR 0402.RES 4.7K OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U2 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17262499@ALTERA.EPCQ256.NORMAL(CHIPS)':
 'VCC':;
NET_NAME
'1.2V_ADJ'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):1.2V_ADJ':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):\1.2v_adj\';
NODE_NAME	R268 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18228218@RESISTOR 0402.RES 8.06K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R270 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18245837@RESISTOR 0402.RES 4.02K OHM 1% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U32 8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18857322@REGULATOR.REGULATOR, LTC3026_EDD.NORMAL(CHIPS)':
 'ADJ':;
NET_NAME
'1.8V_ADJ'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):1.8V_ADJ':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):\1.8v_adj\';
NODE_NAME	R261 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18009490@RESISTOR 0402.RES 4.02K OHM 1% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R263 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18009499@RESISTOR 0402.RES 1.15K OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U29 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18009587@REGULATOR.REGULATOR, LTC3025-1.NORMAL(CHIPS)':
 'ADJ':;
NET_NAME
'EXTRA_SIG1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):EXTRA_SIG1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):extra_sig1';
NODE_NAME	U16 B4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663064@ALTERA.MAX II, EPM570GF100I5NC.NORMAL(CHIPS)':
 'IO_B2_B4':;
NODE_NAME	U13 T13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635788@ALTERA.MAX V, 5M2210ZF256I5ND.NORMAL(CHIPS)':
 'DIFFIO_B19P':;
NET_NAME
'TPS51100_S3'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):TPS51100_S3':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):tps51100_s3';
NODE_NAME	U33 7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18010167@REGULATOR.REGULATOR, TPS51100DGQ.NORMAL(CHIPS)':
 'S3':;
NODE_NAME	R272 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18010151@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NET_NAME
'5.37V_MONITOR_ADJ'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):5.37V_MONITOR_ADJ':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):\5.37v_monitor_adj\';
NODE_NAME	R264 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18009851@RESISTOR 0402.RES 11.5K OHM 1% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U30 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18009880@REGULATOR.REGULATOR, LT3009EDC.NORMAL(CHIPS)':
 'ADJ/NC':;
NODE_NAME	R262 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18009842@RESISTOR 0402.RES 90.9K OHM 1% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NET_NAME
'MAX5_CSN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):MAX5_CSN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):max5_csn';
NODE_NAME	U13 R10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635788@ALTERA.MAX V, 5M2210ZF256I5ND.NORMAL(CHIPS)':
 'DIFFIO_B14N':;
NODE_NAME	U1 N11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_RX_T71N/DQ9T':;
NET_NAME
'MAX5_OEN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):MAX5_OEN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):max5_oen';
NODE_NAME	U13 M10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635788@ALTERA.MAX V, 5M2210ZF256I5ND.NORMAL(CHIPS)':
 'DIFFIO_B14P':;
NODE_NAME	U1 R11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_RX_T73N':;
NET_NAME
'MAX5_BEN3'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):MAX5_BEN3':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):max5_ben3';
NODE_NAME	U13 N11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635788@ALTERA.MAX V, 5M2210ZF256I5ND.NORMAL(CHIPS)':
 'DIFFIO_B17N':;
NODE_NAME	U1 P10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_RX_T71P/DQ9T':;
NET_NAME
'MAX5_WEN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):MAX5_WEN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):max5_wen';
NODE_NAME	U13 N10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635788@ALTERA.MAX V, 5M2210ZF256I5ND.NORMAL(CHIPS)':
 'DIFFIO_B15P':;
NODE_NAME	U1 K12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_RX_T75P/DQ10T':;
NET_NAME
'CLOCK_SDA'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):CLOCK_SDA':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):clock_sda';
NODE_NAME	U13 C9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635679@ALTERA.MAX V, 5M2210ZF256I5NB.NORMAL(CHIPS)':
 'DIFFIO_T12N':;
NODE_NAME	X1 7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20139482@CLOCK.XO, I2C PROGRAMMABLE 2.5V SI570.NORMAL(CHIPS)':
 'SDA':;
NODE_NAME	R34 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17887458@RESISTOR 0402.RES 4.7K OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'MAX5_BEN0'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):MAX5_BEN0':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):max5_ben0';
NODE_NAME	U13 P10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635788@ALTERA.MAX V, 5M2210ZF256I5ND.NORMAL(CHIPS)':
 'DIFFIO_B16P':;
NODE_NAME	U1 G12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_RX_T67N/DQ9T':;
NET_NAME
'MAX5_CLK'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):MAX5_CLK':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):max5_clk';
NODE_NAME	U13 T11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635788@ALTERA.MAX V, 5M2210ZF256I5ND.NORMAL(CHIPS)':
 'DIFFIO_B15N':;
NODE_NAME	U1 R12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_RX_T73P':;
NET_NAME
'MAX5_BEN2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):MAX5_BEN2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):max5_ben2';
NODE_NAME	U13 T12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635788@ALTERA.MAX V, 5M2210ZF256I5ND.NORMAL(CHIPS)':
 'DIFFIO_B17P':;
NODE_NAME	U1 J13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_RX_T69N/DQSN9T':;
NET_NAME
'USB_RESETN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USB_RESETN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):usb_resetn';
NODE_NAME	U16 A5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663064@ALTERA.MAX II, EPM570GF100I5NC.NORMAL(CHIPS)':
 'IO_B2_A5':;
NODE_NAME	U1 P30
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_RX_R43N/DQ6R':;
NET_NAME
'MAX5_BEN1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):MAX5_BEN1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):max5_ben1';
NODE_NAME	U13 R11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635788@ALTERA.MAX V, 5M2210ZF256I5ND.NORMAL(CHIPS)':
 'DIFFIO_B16N':;
NODE_NAME	U1 K13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_RX_T69P/DQS9T':;
NET_NAME
'USB_CFG6'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USB_CFG6':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):usb_cfg6';
NODE_NAME	U16 B5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663064@ALTERA.MAX II, EPM570GF100I5NC.NORMAL(CHIPS)':
 'IO_B2_B5':;
NODE_NAME	U13 T8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635788@ALTERA.MAX V, 5M2210ZF256I5ND.NORMAL(CHIPS)':
 'DIFFIO_B11P':;
NET_NAME
'USB_CFG5'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USB_CFG5':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):usb_cfg5';
NODE_NAME	U16 A4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663064@ALTERA.MAX II, EPM570GF100I5NC.NORMAL(CHIPS)':
 'IO_B2_A4':;
NODE_NAME	U13 R8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635788@ALTERA.MAX V, 5M2210ZF256I5ND.NORMAL(CHIPS)':
 'DIFFIO_B10N':;
NET_NAME
'SRAM_CE2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):SRAM_CE2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):sram_ce2';
NODE_NAME	U11 97
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'CE2':;
NODE_NAME	R79 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16789360@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NET_NAME
'PGM_LED2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):PGM_LED2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):pgm_led2';
NODE_NAME	D27 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17143831@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	U13 B16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635679@ALTERA.MAX V, 5M2210ZF256I5NB.NORMAL(CHIPS)':
 'DIFFIO_T18N':;
NET_NAME
'UART_RTS'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):UART_RTS':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):uart_rts';
NODE_NAME	U20 15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17139449@IC.RS-232 TRANSCEIVER, LTC2803-1.NORMAL(CHIPS)':
 'R2OUT':;
NODE_NAME	U1 AH6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_RX_B10N/DQ2B':;
NET_NAME
'PGM_LED0'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):PGM_LED0':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):pgm_led0';
NODE_NAME	D25 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17143823@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	U13 B14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635679@ALTERA.MAX V, 5M2210ZF256I5NB.NORMAL(CHIPS)':
 'DIFFIO_T17N':;
NET_NAME
'UART_CTS'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):UART_CTS':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):uart_cts';
NODE_NAME	U20 13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17139449@IC.RS-232 TRANSCEIVER, LTC2803-1.NORMAL(CHIPS)':
 'T2IN':;
NODE_NAME	U1 AF8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_TX_B12P':;
NET_NAME
'JTAG_FPGA_TDO'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):JTAG_FPGA_TDO':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):jtag_fpga_tdo';
NODE_NAME	U16 J8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662817@ALTERA.MAX II, EPM570GF100I5NB.NORMAL(CHIPS)':
 'IO_B1_J8':;
NODE_NAME	R144 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663425@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 W9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17175700@ALTERA.5CEFA7F31C7NES_F896G.NORMAL(CHIPS)':
 'TDO':;
NET_NAME
'RESERVED'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):RESERVED':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):reserved';
NODE_NAME	R293 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19721727@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	SW2 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586008@SWITCH.SWITCH, DIP X4, TDA04H0SB1.NORMAL(CHIPS)':
 'B3':;
NODE_NAME	U1 AF7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_TX_B8P/DQ1B':;
NET_NAME
'PGM_LED1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):PGM_LED1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):pgm_led1';
NODE_NAME	D26 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17143815@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	U13 C13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635679@ALTERA.MAX V, 5M2210ZF256I5NB.NORMAL(CHIPS)':
 'DIFFIO_T18P':;
NET_NAME
'UART_TXD'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):UART_TXD':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):uart_txd';
NODE_NAME	U20 14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17139449@IC.RS-232 TRANSCEIVER, LTC2803-1.NORMAL(CHIPS)':
 'T1IN':;
NODE_NAME	U1 AB9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_TX_B9N':;
NET_NAME
'UART_RXD'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):UART_RXD':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):uart_rxd';
NODE_NAME	U20 16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17139449@IC.RS-232 TRANSCEIVER, LTC2803-1.NORMAL(CHIPS)':
 'R1OUT':;
NODE_NAME	U1 AG6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_RX_B10P/DQ2B':;
NET_NAME
'RESERVED0'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):RESERVED0':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):reserved0';
NODE_NAME	U13 P13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635788@ALTERA.MAX V, 5M2210ZF256I5ND.NORMAL(CHIPS)':
 'DIFFIO_B22N':;
NODE_NAME	U1 G8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_TX_T80P/DQ10T':;
NET_NAME
'SRAM_GWN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):SRAM_GWN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):sram_gwn';
NODE_NAME	U11 88
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'GW_N':;
NODE_NAME	R84 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16790246@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FX2_RESETN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FX2_RESETN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fx2_resetn';
NODE_NAME	U18 B8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'R\E\S\E\T\':;
NODE_NAME	U17 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662972@IC.RESET, MAX811.NORMAL(CHIPS)':
 'R\E\S\E\T\':;
NODE_NAME	R143 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662748@RESISTOR 0402.RES 100K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U16 K9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662666@ALTERA.MAX II, EPM570GF100I5ND.NORMAL(CHIPS)':
 'IO1/DEV_CLRN':;
NODE_NAME	U1 R28
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_RX_R47N/DQ6R':;
NET_NAME
'RESERVED1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):RESERVED1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):reserved1';
NODE_NAME	U13 M11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635788@ALTERA.MAX V, 5M2210ZF256I5ND.NORMAL(CHIPS)':
 'IOB4_28':;
NODE_NAME	U1 G7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_TX_T80N':;
NET_NAME
'SRAM_MODE'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):SRAM_MODE':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):sram_mode';
NODE_NAME	U11 31
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'MODE':;
NODE_NAME	R82 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16789505@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NET_NAME
'RESERVED2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):RESERVED2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):reserved2';
NODE_NAME	U13 M12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635788@ALTERA.MAX V, 5M2210ZF256I5ND.NORMAL(CHIPS)':
 'IOB4_29':;
NODE_NAME	U1 N10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_RX_T77P/DQS10T':;
NET_NAME
'USB_DATA7'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USB_DATA7':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):usb_data7';
NODE_NAME	U16 C7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663064@ALTERA.MAX II, EPM570GF100I5NC.NORMAL(CHIPS)':
 'IO_B2_C7':;
NODE_NAME	U1 L30
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_TX_R52N/DQ7R':;
NET_NAME
'RESERVED3'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):RESERVED3':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):reserved3';
NODE_NAME	U13 N9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635788@ALTERA.MAX V, 5M2210ZF256I5ND.NORMAL(CHIPS)':
 'IOB4_30':;
NODE_NAME	U1 N9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_RX_T77N/DQSN10T':;
NET_NAME
'FLASH_WPN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FLASH_WPN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):flash_wpn';
NODE_NAME	U10 C6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'WP#':;
NODE_NAME	R83 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16801164@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NET_NAME
'USB_DATA2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USB_DATA2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):usb_data2';
NODE_NAME	U16 B8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663064@ALTERA.MAX II, EPM570GF100I5NC.NORMAL(CHIPS)':
 'IO_B2_B8':;
NODE_NAME	U1 M27
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_TX_R48P/DQ6R':;
NET_NAME
'USB_WRN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USB_WRN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):usb_wrn';
NODE_NAME	U16 A8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663064@ALTERA.MAX II, EPM570GF100I5NC.NORMAL(CHIPS)':
 'IO_B2_A8':;
NODE_NAME	U1 R27
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_RX_R47P/DQ6R':;
NET_NAME
'SRAM_CE3N'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):SRAM_CE3N':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):sram_ce3n';
NODE_NAME	U11 92
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'CE3_N':;
NODE_NAME	R81 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16789433@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NET_NAME
'USB_CFG4'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USB_CFG4':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):usb_cfg4';
NODE_NAME	U16 B3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663064@ALTERA.MAX II, EPM570GF100I5NC.NORMAL(CHIPS)':
 'IO_B2_B3':;
NODE_NAME	U13 N8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635788@ALTERA.MAX V, 5M2210ZF256I5ND.NORMAL(CHIPS)':
 'DIFFIO_B10P':;
NET_NAME
'USB_DATA0'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USB_DATA0':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):usb_data0';
NODE_NAME	U16 B6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663064@ALTERA.MAX II, EPM570GF100I5NC.NORMAL(CHIPS)':
 'IO_B2_B6':;
NODE_NAME	U1 L28
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_TX_R46P':;
NET_NAME
'USB_CFG9'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USB_CFG9':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):usb_cfg9';
NODE_NAME	U16 J10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663064@ALTERA.MAX II, EPM570GF100I5NC.NORMAL(CHIPS)':
 'IO_B2_J10':;
NODE_NAME	U13 P9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635788@ALTERA.MAX V, 5M2210ZF256I5ND.NORMAL(CHIPS)':
 'DIFFIO_B12N':;
NET_NAME
'EXTRA_SIG0'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):EXTRA_SIG0':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):extra_sig0';
NODE_NAME	U16 C4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663064@ALTERA.MAX II, EPM570GF100I5NC.NORMAL(CHIPS)':
 'IO_B2_C4':;
NODE_NAME	U13 P12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635788@ALTERA.MAX V, 5M2210ZF256I5ND.NORMAL(CHIPS)':
 'DIFFIO_B21P':;
NET_NAME
'USB_RDN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USB_RDN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):usb_rdn';
NODE_NAME	U16 A7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663064@ALTERA.MAX II, EPM570GF100I5NC.NORMAL(CHIPS)':
 'IO_B2_A7':;
NODE_NAME	U1 R25
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_RX_R45N/DQSN6R':;
NET_NAME
'C5_VCCIO_1.5V_P'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):C5_VCCIO_1.5V_P':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):\c5_vccio_1.5v_p\';
NODE_NAME	V40 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17588567@MISC.SENSE PAD.NORMAL(CHIPS)':
 'SNS':;
NODE_NAME	U35 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586651@IC.ADC, LTC2418 16-CH.NORMAL(CHIPS)':
 'CH8':;
NET_NAME
'CLKOUT_SMA_CONN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):CLKOUT_SMA_CONN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):clkout_sma_conn';
NODE_NAME	J1 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17837757@CONN.CONN, SMA.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R26 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17210535@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NET_NAME
'USER_PB3'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USER_PB3':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):user_pb3';
NODE_NAME	R185 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17144703@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	S8 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17144696@SWITCH.SWITCH, PUSH BUTTON.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 AG12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_RX_B26N/DQ4B':;
NET_NAME
'FACTORY_STATUS'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FACTORY_STATUS':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):factory_status';
NODE_NAME	U16 A9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663064@ALTERA.MAX II, EPM570GF100I5NC.NORMAL(CHIPS)':
 'IO_B2_A9':;
NODE_NAME	U13 N12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635788@ALTERA.MAX V, 5M2210ZF256I5ND.NORMAL(CHIPS)':
 'DIFFIO_B20P':;
NET_NAME
'C5_VCCIO_1.2V_N'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):C5_VCCIO_1.2V_N':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):\c5_vccio_1.2v_n\';
NODE_NAME	V43 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17588631@MISC.SENSE PAD.NORMAL(CHIPS)':
 'SNS':;
NODE_NAME	U35 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586651@IC.ADC, LTC2418 16-CH.NORMAL(CHIPS)':
 'CH11':;
NET_NAME
'JTAG_TMS'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):JTAG_TMS':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):jtag_tms';
NODE_NAME	R148 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663288@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U6 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586206@IC.DUAL 10 OHM SPDT, TS5A23157.NORMAL(CHIPS)':
 'NO2':;
NODE_NAME	R49 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586233@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J4 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19497034@CONN.HDR 2X5, VERTICAL.NORMAL(CHIPS)':
 '5':;
NODE_NAME	U5 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586080@IC.DUAL 10 OHM SPDT, TS5A23157.NORMAL(CHIPS)':
 'NO2':;
NODE_NAME	U1 V7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17175700@ALTERA.5CEFA7F31C7NES_F896G.NORMAL(CHIPS)':
 'TMS':;
NET_NAME
'C5_VCC_P'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):C5_VCC_P':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):c5_vcc_p';
NODE_NAME	V38 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17588543@MISC.SENSE PAD.NORMAL(CHIPS)':
 'SNS':;
NODE_NAME	U35 21
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586651@IC.ADC, LTC2418 16-CH.NORMAL(CHIPS)':
 'CH0':;
NET_NAME
'USB_SDA'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USB_SDA':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):usb_sda';
NODE_NAME	U16 F10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663064@ALTERA.MAX II, EPM570GF100I5NC.NORMAL(CHIPS)':
 'IO_B2_F10':;
NODE_NAME	R153 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662899@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 N29
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_TX_R42N/DQ6R':;
NET_NAME
'SENSE_C5_CS0N'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):SENSE_C5_CS0N':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):sense_c5_cs0n';
NODE_NAME	R282 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17590240@RESISTOR 0402.RES 10.0K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U35 16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586651@IC.ADC, LTC2418 16-CH.NORMAL(CHIPS)':
 'CSN':;
NODE_NAME	U36 10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17589580@IC.LEVEL SHIFTER, MAX3378.NORMAL(CHIPS)':
 'IO VCC4':;
NET_NAME
'CLKOUT_SMA_R'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):CLKOUT_SMA_R':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):clkout_sma_r';
NODE_NAME	R26 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17210535@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R30 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17210631@RESISTOR 0402.RES 100 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R28 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17210509@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NET_NAME
'USB_DISABLEN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USB_DISABLEN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):usb_disablen';
NODE_NAME	U16 H4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662817@ALTERA.MAX II, EPM570GF100I5NB.NORMAL(CHIPS)':
 'IO_B1_H4':;
NODE_NAME	J4 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19497034@CONN.HDR 2X5, VERTICAL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R50 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586107@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'TSENSE_FAN_CNTL'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):TSENSE_FAN_CNTL':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):tsense_fan_cntl';
NODE_NAME	J18 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17593757@CONN.HDR 1X2, VT, THM, MOLEX, FAN.NORMAL(CHIPS)':
 '2':;
NODE_NAME	Q4 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17593507@TRANSISTOR.MOSFET, N-CHANNEL, FDV305N.NORMAL(CHIPS)':
 'DRAIN':;
NET_NAME
'DDR3_DQ19'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_DQ19':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_dq19';
NODE_NAME	U7 F8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'DQ3':;
NODE_NAME	U1 F18
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_RX_T27N/DQ4T':;
NET_NAME
'C5_VCCAUX_N'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):C5_VCCAUX_N':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):c5_vccaux_n';
NODE_NAME	V49 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17588663@MISC.SENSE PAD.NORMAL(CHIPS)':
 'SNS':;
NODE_NAME	U35 26
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586651@IC.ADC, LTC2418 16-CH.NORMAL(CHIPS)':
 'CH5':;
NET_NAME
'DDR3_DQ20'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_DQ20':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_dq20';
NODE_NAME	U7 H3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'DQ4':;
NODE_NAME	U1 C14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_TX_T30N/DQ4T':;
NET_NAME
'USB_SCL'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USB_SCL':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):usb_scl';
NODE_NAME	U16 F9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663064@ALTERA.MAX II, EPM570GF100I5NC.NORMAL(CHIPS)':
 'IO_B2_F9':;
NODE_NAME	R152 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663535@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 P28
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_TX_R42P/DQ6R':;
NET_NAME
'OVERTEMP_R'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):OVERTEMP_R':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):overtemp_r';
NODE_NAME	Q4 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17593507@TRANSISTOR.MOSFET, N-CHANNEL, FDV305N.NORMAL(CHIPS)':
 'GATE':;
NODE_NAME	R285 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17593855@RESISTOR 0402.RES 4.7K OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NET_NAME
'USB_CFG2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USB_CFG2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):usb_cfg2';
NODE_NAME	V33 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663396@MISC.TP_18_8_MIL, PTH.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	U16 H10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663064@ALTERA.MAX II, EPM570GF100I5NC.NORMAL(CHIPS)':
 'IO_B2_H10':;
NODE_NAME	U13 P8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635788@ALTERA.MAX V, 5M2210ZF256I5ND.NORMAL(CHIPS)':
 'DIFFIO_B9P':;
NET_NAME
'LTC2418_REF_N'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC2418_REF_N':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc2418_ref_n';
NODE_NAME	U35 12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586651@IC.ADC, LTC2418 16-CH.NORMAL(CHIPS)':
 'REF-':;
NODE_NAME	R278 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17590089@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R277 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17589983@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NET_NAME
'DDR3_DQS_N1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_DQS_N1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_dqs_n1';
NODE_NAME	U8 B7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'DQS_N1':;
NODE_NAME	U1 K18
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_RX_T21N/DQSN3T':;
NET_NAME
'C5_VCCIO_1.5V_N'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):C5_VCCIO_1.5V_N':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):\c5_vccio_1.5v_n\';
NODE_NAME	V41 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17588623@MISC.SENSE PAD.NORMAL(CHIPS)':
 'SNS':;
NODE_NAME	U35 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586651@IC.ADC, LTC2418 16-CH.NORMAL(CHIPS)':
 'CH9':;
NET_NAME
'DDR3_DQ22'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_DQ22':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_dq22';
NODE_NAME	U7 G2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'DQ6':;
NODE_NAME	U1 B17
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_RX_T31N/DQ4T':;
NET_NAME
'USB_DATA3'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USB_DATA3':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):usb_data3';
NODE_NAME	U16 B9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663064@ALTERA.MAX II, EPM570GF100I5NC.NORMAL(CHIPS)':
 'IO_B2_B9':;
NODE_NAME	U1 M28
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_TX_R48N':;
NET_NAME
'C5_VCCIO_VCCPD_2.5V_P'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):C5_VCCIO_VCCPD_2.5V_P':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):\c5_vccio_vccpd_2.5v_p\';
NODE_NAME	V44 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17588591@MISC.SENSE PAD.NORMAL(CHIPS)':
 'SNS':;
NODE_NAME	U35 23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586651@IC.ADC, LTC2418 16-CH.NORMAL(CHIPS)':
 'CH2':;
NET_NAME
'FPGA_CONFIG_D0'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FPGA_CONFIG_D0':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fpga_config_d0';
NODE_NAME	U13 D3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'DIFFIO_L1P':;
NODE_NAME	U1 AG5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17175700@ALTERA.5CEFA7F31C7NES_F896G.NORMAL(CHIPS)':
 'AS_DATA0/ASDO':;
NODE_NAME	U2 15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17262499@ALTERA.EPCQ256.NORMAL(CHIPS)':
 'DATA0':;
NET_NAME
'DDR3_CSN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_CSN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_csn';
NODE_NAME	U8 L2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'C\S\':;
NODE_NAME	U7 L2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'C\S\':;
NODE_NAME	RN2 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18570309@RESPAK.RES, 51 OHM RES_PAK_8.NORMAL(CHIPS)':
 '1':;
NODE_NAME	V25 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19894883@MISC.VIA, 017RD010_PTH.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	U1 G17
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17174560@ALTERA.5CEFA7F31C7NES_F896N.NORMAL(CHIPS)':
 'CLK10N /DIFFIO_RX_T33N':;
NET_NAME
'C5_VCCA_FPLL_N'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):C5_VCCA_FPLL_N':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):c5_vcca_fpll_n';
NODE_NAME	V47 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17588655@MISC.SENSE PAD.NORMAL(CHIPS)':
 'SNS':;
NODE_NAME	U35 28
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586651@IC.ADC, LTC2418 16-CH.NORMAL(CHIPS)':
 'CH7':;
NET_NAME
'FPGA_CONFIG_D1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FPGA_CONFIG_D1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fpga_config_d1';
NODE_NAME	U13 C2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'DIFFIO_L1N':;
NODE_NAME	U1 AE5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17175700@ALTERA.5CEFA7F31C7NES_F896G.NORMAL(CHIPS)':
 'AS_DATA1':;
NODE_NAME	U2 8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17262499@ALTERA.EPCQ256.NORMAL(CHIPS)':
 'DATA1':;
NET_NAME
'DDR3_DM2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_DM2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_dm2';
NODE_NAME	U7 E7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'DM0':;
NODE_NAME	U1 A19
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_TX_T26N/DQ4T':;
NET_NAME
'M570_JTAG_EN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):M570_JTAG_EN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):m570_jtag_en';
NODE_NAME	U16 E3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662817@ALTERA.MAX II, EPM570GF100I5NB.NORMAL(CHIPS)':
 'IO_B1_E3':;
NODE_NAME	U13 M1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'DIFFIO_L17P':;
NET_NAME
'JTAG_BLASTER_TDI'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):JTAG_BLASTER_TDI':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):jtag_blaster_tdi';
NODE_NAME	R147 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663336@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R161 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662554@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R54 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586140@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U6 10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586206@IC.DUAL 10 OHM SPDT, TS5A23157.NORMAL(CHIPS)':
 'COM1':;
NODE_NAME	J4 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19497034@CONN.HDR 2X5, VERTICAL.NORMAL(CHIPS)':
 '3':;
NET_NAME
'SENSE_C5_SDO'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):SENSE_C5_SDO':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):sense_c5_sdo';
NODE_NAME	R279 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17590216@RESISTOR 0402.RES 10.0K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U35 17
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586651@IC.ADC, LTC2418 16-CH.NORMAL(CHIPS)':
 'SDO':;
NODE_NAME	U36 13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17589580@IC.LEVEL SHIFTER, MAX3378.NORMAL(CHIPS)':
 'IO VCC1':;
NET_NAME
'SENSE_CS0N'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):SENSE_CS0N':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):sense_cs0n';
NODE_NAME	U36 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17589580@IC.LEVEL SHIFTER, MAX3378.NORMAL(CHIPS)':
 'IO VL4':;
NODE_NAME	U13 E7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635679@ALTERA.MAX V, 5M2210ZF256I5NB.NORMAL(CHIPS)':
 'DIFFIO_T6N':;
NET_NAME
'FPGA_CONFIG_D2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FPGA_CONFIG_D2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fpga_config_d2';
NODE_NAME	U13 C3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'DIFFIO_L2P':;
NODE_NAME	U1 AE7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17175700@ALTERA.5CEFA7F31C7NES_F896G.NORMAL(CHIPS)':
 'AS_DATA2':;
NODE_NAME	U2 9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17262499@ALTERA.EPCQ256.NORMAL(CHIPS)':
 'DATA2':;
NET_NAME
'DDR3_DQ15'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_DQ15':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_dq15';
NODE_NAME	U8 A3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'DQ15':;
NODE_NAME	U1 A23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_TX_T20N/DQ3T':;
NET_NAME
'C5_VCC_N'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):C5_VCC_N':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):c5_vcc_n';
NODE_NAME	V39 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17588551@MISC.SENSE PAD.NORMAL(CHIPS)':
 'SNS':;
NODE_NAME	U35 22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586651@IC.ADC, LTC2418 16-CH.NORMAL(CHIPS)':
 'CH1':;
NET_NAME
'SENSE_SDO'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):SENSE_SDO':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):sense_sdo';
NODE_NAME	U36 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17589580@IC.LEVEL SHIFTER, MAX3378.NORMAL(CHIPS)':
 'IO VL1':;
NODE_NAME	U13 B6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635679@ALTERA.MAX V, 5M2210ZF256I5NB.NORMAL(CHIPS)':
 'DIFFIO_T6P':;
NET_NAME
'FPGA_CONFIG_D3'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FPGA_CONFIG_D3':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fpga_config_d3';
NODE_NAME	U13 E3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'DIFFIO_L2N':;
NODE_NAME	U1 AB7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17175700@ALTERA.5CEFA7F31C7NES_F896G.NORMAL(CHIPS)':
 'AS_DATA3':;
NODE_NAME	U2 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17262499@ALTERA.EPCQ256.NORMAL(CHIPS)':
 'DATA3':;
NET_NAME
'DDR3_A11'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_A11':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_a11';
NODE_NAME	U7 R7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'A11':;
NODE_NAME	U8 R7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'A11':;
NODE_NAME	RN3 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19079579@RESPAK.RES, 51 OHM RES_PAK_8.NORMAL(CHIPS)':
 '1':;
NODE_NAME	V16 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19895436@MISC.VIA, 017RD010_PTH.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	U1 E20
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_RX_T17N':;
NET_NAME
'2.5V'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):2.5V':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):\2.5v\',
 BUS_NAME='FSBUS';
NODE_NAME	V45 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17588647@MISC.SENSE PAD.NORMAL(CHIPS)':
 'RSNS':;
NODE_NAME	U36 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17589580@IC.LEVEL SHIFTER, MAX3378.NORMAL(CHIPS)':
 'VL':;
NODE_NAME	R283 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17591032@RESISTOR 0402.RES 10.0K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C250 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17615288@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C231 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19039501@CAPACITOR_0402.CAP 1.0UF 10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U29 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18009587@REGULATOR.REGULATOR, LTC3025-1.NORMAL(CHIPS)':
 'IN':;
NODE_NAME	U31 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18857775@REGULATOR.REGULATOR, LTC3026_EDD.NORMAL(CHIPS)':
 'IN1':;
NODE_NAME	U31 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18857775@REGULATOR.REGULATOR, LTC3026_EDD.NORMAL(CHIPS)':
 'IN2':;
NODE_NAME	C237 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19640616@CAPACITOR_0402.CAP 4.7UF 10% 6.3V X5R 0402 .NORMAL(CHIPS)':
 '1':;
NODE_NAME	U31 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18857775@REGULATOR.REGULATOR, LTC3026_EDD.NORMAL(CHIPS)':
 'S\H\D\N\':;
NODE_NAME	L5 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18004870@INDUCTOR.IND FERRITE 0805 4A/33 OHMS.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R235 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18003436@RESISTOR 2010.RES 0.003 OHM 1% 1/2W 2010.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C199 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349273@CAPACITOR_1206.CAP 47UF +/-20% 6.3V 1206.NORMAL(SCH_1)':
 '1':;
NODE_NAME	C200 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349281@CAPACITOR_1206.CAP 47UF +/-20% 6.3V 1206.NORMAL(SCH_1)':
 '1':;
NODE_NAME	C201 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349289@CAPACITOR_1206.CAP 47UF +/-20% 6.3V 1206.NORMAL(SCH_1)':
 '1':;
NODE_NAME	C202 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349303@CAPACITOR_1206.CAP 47UF +/-20% 6.3V 1206.NORMAL(SCH_1)':
 '1':;
NODE_NAME	R231 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19360236@RESISTOR 0402.RES 30.1K OHM 1% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U25 13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'VON':;
NODE_NAME	L4 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19491346@INDUCTOR.IND 0.47UH IR=18A ISAT=20A SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R175 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142480@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R174 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142500@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R178 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142571@RESISTOR 0402.RES 56.2 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R180 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142579@RESISTOR 0402.RES 56.2 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R183 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142587@RESISTOR 0402.RES 56.2 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R192 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142552@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R190 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142536@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R191 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142544@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R188 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142528@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R176 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142563@RESISTOR 0402.RES 56.2 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R182 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142452@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R177 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142428@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R184 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142460@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R200 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142637@RESISTOR 0402.RES 56.2 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R201 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142645@RESISTOR 0402.RES 56.2 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R202 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142653@RESISTOR 0402.RES 56.2 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R203 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142661@RESISTOR 0402.RES 56.2 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R181 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142444@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R173 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142307@RESISTOR 0402.RES 100 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R179 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142436@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R197 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142961@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R196 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142932@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R198 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142969@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R199 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142977@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R195 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17143791@RESISTOR 0402.RES 56.2 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R194 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17143807@RESISTOR 0402.RES 56.2 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R193 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17143799@RESISTOR 0402.RES 56.2 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R185 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17144703@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R187 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19116812@RESISTOR 0402.RES 56.2 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R189 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19116804@RESISTOR 0402.RES 56.2 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C166 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19608850@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R170 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19485035@RESISTOR 0402.RES 56.2 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R171 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19485064@RESISTOR 0402.RES 56.2 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U21 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19484938@IC.USB-TO-UART BRIDGE, CP2104.NORMAL(CHIPS)':
 'VIO':;
NODE_NAME	R169 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19485009@RESISTOR 0402.RES 4.7K OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C159 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663385@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C158 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663553@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R162 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663513@RESISTOR 0402.RES 56.2 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R163 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662726@RESISTOR 0402.RES 56.2 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R165 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662961@RESISTOR 0402.RES 56.2 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R167 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663524@RESISTOR 0402.RES 56.2 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 D4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662759@ALTERA.MAX II, EPM570GF100I5NA.NORMAL(CHIPS)':
 'VCCIO2#D4':;
NODE_NAME	U16 F7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662759@ALTERA.MAX II, EPM570GF100I5NA.NORMAL(CHIPS)':
 'VCCIO2#F7':;
NODE_NAME	U16 D6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662759@ALTERA.MAX II, EPM570GF100I5NA.NORMAL(CHIPS)':
 'VCCIO2#D6':;
NODE_NAME	R152 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663535@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R155 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663583@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R154 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663458@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R153 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662899@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R161 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662554@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R157 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662987@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R121 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909708@RESISTOR 0402.RES 4.7K OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U15 59
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'CONFIG5':;
NODE_NAME	D6 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909985@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	D9 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910315@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	D8 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909698@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	D7 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909825@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	C128 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17112722@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J9 9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909845@CONN.CONN RJ45 1-PORT TSE BASE-T.NORMAL(CHIPS)':
 'VCC':;
NODE_NAME	C129 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17112863@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U15 66
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909905@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'VDDOH#66':;
NODE_NAME	U15 52
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909905@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'VDDOH#52':;
NODE_NAME	U15 72
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909905@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'VDDOH#72':;
NODE_NAME	U15 48
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909905@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'VDDOX#48':;
NODE_NAME	U15 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909905@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'VDDO#5':;
NODE_NAME	U15 96
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909905@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'VDDO#96':;
NODE_NAME	U15 26
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909905@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'VDDOX#26':;
NODE_NAME	U15 88
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909905@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'VDDO#88':;
NODE_NAME	U15 21
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909905@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'VDDO#21':;
NODE_NAME	R120 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909815@RESISTOR 0402.RES 4.7K OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R119 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909965@RESISTOR 0402.RES 4.7K OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R118 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909764@RESISTOR 0402.RES 4.7K OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U15 45
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909905@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'AVDD#45':;
NODE_NAME	U15 36
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909905@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'AVDD#36':;
NODE_NAME	U15 35
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909905@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'AVDD#35':;
NODE_NAME	U15 32
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909905@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'AVDD#32':;
NODE_NAME	U15 40
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909905@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'AVDD#40':;
NODE_NAME	U15 78
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909905@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'AVDD#78':;
NODE_NAME	C130 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17113004@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U15 63
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'CONFIG2':;
NODE_NAME	C134 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17113568@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C135 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17113709@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C131 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17113145@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C132 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17113286@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C133 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17113427@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D10 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16922502@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	R136 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16922827@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	X5 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19115976@CLOCK.OSC, 25MHZ 2.5V.NORMAL(CHIPS)':
 'VCC':;
NODE_NAME	C127 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19116006@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R130 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19115986@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R99 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933389@RESISTOR 0402.RES 4.7K OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U14 59
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'CONFIG5':;
NODE_NAME	D1 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933619@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	D4 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933855@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	D3 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933663@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	D2 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16934109@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	C110 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17111514@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J8 9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933769@CONN.CONN RJ45 1-PORT TSE BASE-T.NORMAL(CHIPS)':
 'VCC':;
NODE_NAME	C111 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17111665@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U14 66
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933400@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'VDDOH#66':;
NODE_NAME	U14 52
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933400@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'VDDOH#52':;
NODE_NAME	U14 72
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933400@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'VDDOH#72':;
NODE_NAME	U14 48
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933400@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'VDDOX#48':;
NODE_NAME	U14 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933400@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'VDDO#5':;
NODE_NAME	U14 96
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933400@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'VDDO#96':;
NODE_NAME	U14 26
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933400@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'VDDOX#26':;
NODE_NAME	U14 88
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933400@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'VDDO#88':;
NODE_NAME	U14 21
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933400@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'VDDO#21':;
NODE_NAME	R98 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933608@RESISTOR 0402.RES 4.7K OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R97 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933483@RESISTOR 0402.RES 4.7K OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R96 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933597@RESISTOR 0402.RES 4.7K OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U14 45
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933400@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'AVDD#45':;
NODE_NAME	U14 36
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933400@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'AVDD#36':;
NODE_NAME	U14 35
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933400@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'AVDD#35':;
NODE_NAME	U14 32
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933400@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'AVDD#32':;
NODE_NAME	U14 40
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933400@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'AVDD#40':;
NODE_NAME	U14 78
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933400@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'AVDD#78':;
NODE_NAME	C112 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17111816@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U14 63
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'CONFIG2':;
NODE_NAME	C116 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17112420@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C117 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17112571@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C113 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17111967@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C114 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17112118@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C115 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17112269@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	X4 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933549@CLOCK.OSC, 25MHZ 2.5V.NORMAL(CHIPS)':
 'VCC':;
NODE_NAME	C109 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17116781@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R108 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933652@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D5 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933751@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	R114 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933811@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U13 A3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635895@ALTERA.MAX V, 5M2210ZF256I5NE.NORMAL(CHIPS)':
 'VCCIO2#A3':;
NODE_NAME	U13 H11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635895@ALTERA.MAX V, 5M2210ZF256I5NE.NORMAL(CHIPS)':
 'VCCIO3#H11':;
NODE_NAME	U13 J11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635895@ALTERA.MAX V, 5M2210ZF256I5NE.NORMAL(CHIPS)':
 'VCCIO3#J11':;
NODE_NAME	U13 C16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635895@ALTERA.MAX V, 5M2210ZF256I5NE.NORMAL(CHIPS)':
 'VCCIO3#C16':;
NODE_NAME	U13 T14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635895@ALTERA.MAX V, 5M2210ZF256I5NE.NORMAL(CHIPS)':
 'VCCIO4#T14':;
NODE_NAME	U13 T3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635895@ALTERA.MAX V, 5M2210ZF256I5NE.NORMAL(CHIPS)':
 'VCCIO4#T3':;
NODE_NAME	U13 F9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635895@ALTERA.MAX V, 5M2210ZF256I5NE.NORMAL(CHIPS)':
 'VCCIO2#F9':;
NODE_NAME	U13 P16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635895@ALTERA.MAX V, 5M2210ZF256I5NE.NORMAL(CHIPS)':
 'VCCIO3#P16':;
NODE_NAME	U13 L8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635895@ALTERA.MAX V, 5M2210ZF256I5NE.NORMAL(CHIPS)':
 'VCCIO4#L8':;
NODE_NAME	U13 F8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635895@ALTERA.MAX V, 5M2210ZF256I5NE.NORMAL(CHIPS)':
 'VCCIO2#F8':;
NODE_NAME	U13 L9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635895@ALTERA.MAX V, 5M2210ZF256I5NE.NORMAL(CHIPS)':
 'VCCIO4#L9':;
NODE_NAME	U13 A14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635895@ALTERA.MAX V, 5M2210ZF256I5NE.NORMAL(CHIPS)':
 'VCCIO2#A14':;
NODE_NAME	C99 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18346574@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C100 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18346590@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C101 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18346582@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C102 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18346598@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C98 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18346566@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C95 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18346773@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C96 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18346789@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C94 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18346781@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C97 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18346558@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R79 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16789360@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U11 15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'VDD#15':;
NODE_NAME	U11 77
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'VDDQ#77':;
NODE_NAME	U11 54
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'VDDQ#54':;
NODE_NAME	U11 61
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'VDDQ#61':;
NODE_NAME	U11 91
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'VDD#91':;
NODE_NAME	U11 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'VDDQ#4':;
NODE_NAME	U11 41
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'VDD#41':;
NODE_NAME	U11 11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'VDDQ#11':;
NODE_NAME	U11 27
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'VDDQ#27':;
NODE_NAME	U11 20
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'VDDQ#20':;
NODE_NAME	U11 65
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'VDD#65':;
NODE_NAME	U11 70
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'VDDQ#70':;
NODE_NAME	R84 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16790246@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R78 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16789286@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C78 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16835977@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C79 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16835807@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C75 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16836487@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C76 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16836317@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C80 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16837080@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C81 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16835541@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C82 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16839004@CAPACITOR_0402.CAP 4.7NF 10% 50V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C77 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16836147@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C71 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16839501@CAPACITOR_0805.CAP 10UF +/-10% 6.3V 0805.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C72 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16839671@CAPACITOR_0805.CAP 10UF +/-10% 6.3V 0805.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C73 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16836827@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C74 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16836657@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R86 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16790654@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R87 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16790728@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C68 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16838494@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C69 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16838664@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C67 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16838324@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U10 D5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'VCCQ#D5':;
NODE_NAME	U10 D6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'VCCQ#D6':;
NODE_NAME	U10 G4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'VCCQ#G4':;
NODE_NAME	R80 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16800439@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R83 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16801164@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R76 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16801352@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U6 8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586206@IC.DUAL 10 OHM SPDT, TS5A23157.NORMAL(CHIPS)':
 'V+':;
NODE_NAME	U5 8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586080@IC.DUAL 10 OHM SPDT, TS5A23157.NORMAL(CHIPS)':
 'V+':;
NODE_NAME	C17 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586173@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C16 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586244@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	X3 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16818431@CLOCK.OSC, 100MHZ 2.5V X1 CMOS, SI510.NORMAL(CHIPS)':
 'EN':;
NODE_NAME	X3 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16818431@CLOCK.OSC, 100MHZ 2.5V X1 CMOS, SI510.NORMAL(CHIPS)':
 'VCC':;
NODE_NAME	X2 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16824969@CLOCK.XO, 50MHZ CMOS, 3.2X5MM, SI510.NORMAL(CHIPS)':
 'VCC':;
NODE_NAME	R41 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19610462@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R45 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17650028@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R35 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17887466@RESISTOR 0402.RES 4.7K OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R34 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17887458@RESISTOR 0402.RES 4.7K OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R33 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17887553@RESISTOR 0402.RES 4.7K OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	X1 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20139482@CLOCK.XO, I2C PROGRAMMABLE 2.5V SI570.NORMAL(CHIPS)':
 'VCC':;
NODE_NAME	C2 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17887675@CAPACITOR_0805.CAP 10UF +/-10% 6.3V 0805.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C3 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16818516@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C10 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16824987@CAPACITOR_0402.CAP 2.2UF +/-20% 6.3V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C12 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16834277@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C13 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16817784@CAPACITOR_0402.CAP 2.2UF +/-20% 6.3V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C14 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16834478@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NET_NAME
'C5_VCCIO_1.2V_P'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):C5_VCCIO_1.2V_P':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):\c5_vccio_1.2v_p\';
NODE_NAME	V42 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17588575@MISC.SENSE PAD.NORMAL(CHIPS)':
 'SNS':;
NODE_NAME	U35 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586651@IC.ADC, LTC2418 16-CH.NORMAL(CHIPS)':
 'CH10':;
NET_NAME
'SENSE_SCK'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):SENSE_SCK':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):sense_sck';
NODE_NAME	U36 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17589580@IC.LEVEL SHIFTER, MAX3378.NORMAL(CHIPS)':
 'IO VL3':;
NODE_NAME	U13 A5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635679@ALTERA.MAX V, 5M2210ZF256I5NB.NORMAL(CHIPS)':
 'DIFFIO_T5P':;
NET_NAME
'FPGA_CONFIG_D4'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FPGA_CONFIG_D4':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fpga_config_d4';
NODE_NAME	U13 D2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'DIFFIO_L3P':;
NODE_NAME	U1 AA7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17175700@ALTERA.5CEFA7F31C7NES_F896G.NORMAL(CHIPS)':
 'NCSO/DATA4':;
NODE_NAME	R22 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17264151@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R23 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17264170@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NET_NAME
'DDR3_DQ0'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_DQ0':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_dq0';
NODE_NAME	U8 E3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'DQ0':;
NODE_NAME	U1 A25
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_TX_T16P/DQ2T':;
NET_NAME
'FACTORY_REQUEST'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FACTORY_REQUEST':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):factory_request';
NODE_NAME	U16 A3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663064@ALTERA.MAX II, EPM570GF100I5NC.NORMAL(CHIPS)':
 'IO_B2_A3':;
NODE_NAME	R157 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662987@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U13 R14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635788@ALTERA.MAX V, 5M2210ZF256I5ND.NORMAL(CHIPS)':
 'DIFFIO_B20N':;
NET_NAME
'SENSE_TS'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):SENSE_TS':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):sense_ts';
NODE_NAME	U36 8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17589580@IC.LEVEL SHIFTER, MAX3378.NORMAL(CHIPS)':
 '/TS':;
NODE_NAME	R283 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17591032@RESISTOR 0402.RES 10.0K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'UAS_UART_VPP'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):UAS_UART_VPP':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):uas_uart_vpp';
NODE_NAME	U21 16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19484938@IC.USB-TO-UART BRIDGE, CP2104.NORMAL(CHIPS)':
 'VPP':;
NODE_NAME	C169 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19590047@CAPACITOR_0402.CAP 4.7UF 10% 6.3V X5R 0402 .NORMAL(CHIPS)':
 '1':;
NET_NAME
'SENSE_SDI'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):SENSE_SDI':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):sense_sdi';
NODE_NAME	U36 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17589580@IC.LEVEL SHIFTER, MAX3378.NORMAL(CHIPS)':
 'IO VL2':;
NODE_NAME	U13 D7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635679@ALTERA.MAX V, 5M2210ZF256I5NB.NORMAL(CHIPS)':
 'DIFFIO_T5N':;
NET_NAME
'FPGA_CONFIG_D5'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FPGA_CONFIG_D5':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fpga_config_d5';
NODE_NAME	U13 E4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'DIFFIO_L3N':;
NODE_NAME	U1 AA10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17175700@ALTERA.5CEFA7F31C7NES_F896G.NORMAL(CHIPS)':
 'DATA5 /DIFFIO_TX_B2N':;
NET_NAME
'DDR3_RESETN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_RESETN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_resetn';
NODE_NAME	U7 T2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'RESETN':;
NODE_NAME	U8 T2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'RESETN':;
NODE_NAME	RN1 8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18569940@RESPAK.RES, 51 OHM RES_PAK_8.NORMAL(CHIPS)':
 '1':;
NODE_NAME	V11 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19894844@MISC.VIA, 017RD010_PTH.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	U1 L19
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_RX_T5N/DQSN1T':;
NET_NAME
'USB_ADDR0'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USB_ADDR0':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):usb_addr0';
NODE_NAME	U16 D9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663064@ALTERA.MAX II, EPM570GF100I5NC.NORMAL(CHIPS)':
 'IO_B2_D9':;
NODE_NAME	U1 K30
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_TX_R54P':;
NET_NAME
'C5_VCCA_FPLL_P'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):C5_VCCA_FPLL_P':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):c5_vcca_fpll_p';
NODE_NAME	V46 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17588599@MISC.SENSE PAD.NORMAL(CHIPS)':
 'SNS':;
NODE_NAME	U35 27
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586651@IC.ADC, LTC2418 16-CH.NORMAL(CHIPS)':
 'CH6':;
NET_NAME
'FPGA_CONFIG_D6'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FPGA_CONFIG_D6':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fpga_config_d6';
NODE_NAME	U13 D1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'DIFFIO_L4P':;
NODE_NAME	U1 U12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17175700@ALTERA.5CEFA7F31C7NES_F896G.NORMAL(CHIPS)':
 'DATA6 /DIFFIO_RX_B1N/DQ1B':;
NET_NAME
'DDR3_DQ25'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_DQ25':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_dq25';
NODE_NAME	U7 C3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'DQ9':;
NODE_NAME	U1 D17
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_RX_T35N/DQ5T':;
NET_NAME
'SENSE_C5_SDI'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):SENSE_C5_SDI':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):sense_c5_sdi';
NODE_NAME	R280 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17590224@RESISTOR 0402.RES 10.0K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U35 20
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586651@IC.ADC, LTC2418 16-CH.NORMAL(CHIPS)':
 'SDI':;
NODE_NAME	U36 12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17589580@IC.LEVEL SHIFTER, MAX3378.NORMAL(CHIPS)':
 'IO VCC2':;
NET_NAME
'FPGA_CONFIG_D7'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FPGA_CONFIG_D7':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fpga_config_d7';
NODE_NAME	U13 E5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'DIFFIO_L4N':;
NODE_NAME	U1 Y10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17175700@ALTERA.5CEFA7F31C7NES_F896G.NORMAL(CHIPS)':
 'DATA7 /DIFFIO_TX_B2P/DQ1B':;
NET_NAME
'LTC2418_REF_P'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC2418_REF_P':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc2418_ref_p';
NODE_NAME	R276 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17589962@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U35 11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586651@IC.ADC, LTC2418 16-CH.NORMAL(CHIPS)':
 'REF+':;
NODE_NAME	R277 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17589983@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NET_NAME
'FPGA_CONFIG_D8'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FPGA_CONFIG_D8':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fpga_config_d8';
NODE_NAME	U13 F3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'DIFFIO_L5P':;
NODE_NAME	U1 U11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17175700@ALTERA.5CEFA7F31C7NES_F896G.NORMAL(CHIPS)':
 'DATA8 /DIFFIO_RX_B1P/DQ1B':;
NET_NAME
'DDR3_DQS_P1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_DQS_P1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_dqs_p1';
NODE_NAME	U8 C7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'DQS_P1':;
NODE_NAME	U1 L18
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_RX_T21P/DQS3T':;
NET_NAME
'C5_VCCAUX_P'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):C5_VCCAUX_P':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):c5_vccaux_p';
NODE_NAME	V48 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17588607@MISC.SENSE PAD.NORMAL(CHIPS)':
 'SNS':;
NODE_NAME	U35 25
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586651@IC.ADC, LTC2418 16-CH.NORMAL(CHIPS)':
 'CH4':;
NET_NAME
'FPGA_CONFIG_D9'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FPGA_CONFIG_D9':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fpga_config_d9';
NODE_NAME	U13 E1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'DIFFIO_L5N':;
NODE_NAME	U1 AD9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17175700@ALTERA.5CEFA7F31C7NES_F896G.NORMAL(CHIPS)':
 'DATA9 /DIFFIO_TX_B4N/DQ1B':;
NET_NAME
'DDR3_DQ29'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_DQ29':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_dq29';
NODE_NAME	U7 A2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'DQ13':;
NODE_NAME	U1 A14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_TX_T34N/DQ5T':;
NET_NAME
'USB_ADDR1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USB_ADDR1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):usb_addr1';
NODE_NAME	U16 C10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663064@ALTERA.MAX II, EPM570GF100I5NC.NORMAL(CHIPS)':
 'IO_B2_C10':;
NODE_NAME	U1 J30
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_TX_R54N/DQ7R':;
NET_NAME
'C5_VCCIO_VCCPD_2.5V_N'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):C5_VCCIO_VCCPD_2.5V_N':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):\c5_vccio_vccpd_2.5v_n\';
NODE_NAME	V45 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17588647@MISC.SENSE PAD.NORMAL(CHIPS)':
 'SNS':;
NODE_NAME	U35 24
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586651@IC.ADC, LTC2418 16-CH.NORMAL(CHIPS)':
 'CH3':;
NET_NAME
'FPGA_CONFIG_D10'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FPGA_CONFIG_D10':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fpga_config_d10';
NODE_NAME	U13 F4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'DIFFIO_L6P':;
NODE_NAME	U1 Y11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17175700@ALTERA.5CEFA7F31C7NES_F896G.NORMAL(CHIPS)':
 'DATA10 /DIFFIO_RX_B3N/DQSN1B':;
NET_NAME
'DDR3_DM3'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_DM3':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_dm3';
NODE_NAME	U7 D3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'DM1':;
NODE_NAME	U1 B14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_TX_T34P/DQ5T':;
NET_NAME
'SENSE_C5_SCK'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):SENSE_C5_SCK':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):sense_c5_sck';
NODE_NAME	R281 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17590232@RESISTOR 0402.RES 10.0K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U35 18
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586651@IC.ADC, LTC2418 16-CH.NORMAL(CHIPS)':
 'SCK':;
NODE_NAME	U36 11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17589580@IC.LEVEL SHIFTER, MAX3378.NORMAL(CHIPS)':
 'IO VCC3':;
NET_NAME
'FPGA_CONFIG_D11'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FPGA_CONFIG_D11':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fpga_config_d11';
NODE_NAME	U13 F2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'DIFFIO_L6N':;
NODE_NAME	U1 AC9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17175700@ALTERA.5CEFA7F31C7NES_F896G.NORMAL(CHIPS)':
 'DATA11 /DIFFIO_TX_B4P':;
NET_NAME
'DDR3_DM1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_DM1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_dm1';
NODE_NAME	U8 D3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'DM1':;
NODE_NAME	U1 D18
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_RX_T23N/DQ3T':;
NET_NAME
'USB_OEN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USB_OEN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):usb_oen';
NODE_NAME	U16 A6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663064@ALTERA.MAX II, EPM570GF100I5NC.NORMAL(CHIPS)':
 'IO_B2_A6':;
NODE_NAME	U1 P25
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_RX_R45P/DQS6R':;
NET_NAME
'ENETB_MDI_P3'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETB_MDI_P3':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):enetb_mdi_p3';
NODE_NAME	U15 42
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'MDI3_P':;
NODE_NAME	J9 7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909845@CONN.CONN RJ45 1-PORT TSE BASE-T.NORMAL(CHIPS)':
 'TD3_P':;
NODE_NAME	R128 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909795@RESISTOR 0402.RES 49.9 OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_CONFIG_D12'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FPGA_CONFIG_D12':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fpga_config_d12';
NODE_NAME	U13 F1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'DIFFIO_L7P':;
NODE_NAME	U1 AA11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17175700@ALTERA.5CEFA7F31C7NES_F896G.NORMAL(CHIPS)':
 'DATA12 /DIFFIO_RX_B3P/DQS1B':;
NET_NAME
'DDR3_DM0'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_DM0':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_dm0';
NODE_NAME	U8 E7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'DM0':;
NODE_NAME	U1 D23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_TX_T12P/DQ2T':;
NET_NAME
'ENETB_MDI_N2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETB_MDI_N2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):enetb_mdi_n2';
NODE_NAME	U15 41
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'MDI2_N':;
NODE_NAME	J9 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909845@CONN.CONN RJ45 1-PORT TSE BASE-T.NORMAL(CHIPS)':
 'TD2_N':;
NODE_NAME	R127 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910351@RESISTOR 0402.RES 49.9 OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'HSMC_JTAG_TDO'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_JTAG_TDO':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_jtag_tdo';
NODE_NAME	J7 37
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '37':;
NODE_NAME	U5 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586080@IC.DUAL 10 OHM SPDT, TS5A23157.NORMAL(CHIPS)':
 'NO1':;
NET_NAME
'FPGA_CONFIG_D13'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FPGA_CONFIG_D13':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fpga_config_d13';
NODE_NAME	U13 F6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'DIFFIO_L7N':;
NODE_NAME	U1 W10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17175700@ALTERA.5CEFA7F31C7NES_F896G.NORMAL(CHIPS)':
 'DATA13 /DIFFIO_TX_B6N/DQ1B':;
NET_NAME
'DDR3_DQS_P2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_DQS_P2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_dqs_p2';
NODE_NAME	U7 F3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'DQS_P0':;
NODE_NAME	U1 K16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_RX_T29P/DQS4T':;
NET_NAME
'USB_CFG11'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USB_CFG11':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):usb_cfg11';
NODE_NAME	U16 E9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663064@ALTERA.MAX II, EPM570GF100I5NC.NORMAL(CHIPS)':
 'IO_B2_E9':;
NODE_NAME	U13 T10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635788@ALTERA.MAX V, 5M2210ZF256I5ND.NORMAL(CHIPS)':
 'IOB4_32':;
NET_NAME
'ENETB_MDI_3'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETB_MDI_3':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):enetb_mdi_3';
NODE_NAME	C126 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910225@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R128 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909795@RESISTOR 0402.RES 49.9 OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R129 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909975@RESISTOR 0402.RES 49.9 OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NET_NAME
'HSMC_JTAG_TMS'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_JTAG_TMS':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_jtag_tms';
NODE_NAME	J7 36
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '36':;
NODE_NAME	U5 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586080@IC.DUAL 10 OHM SPDT, TS5A23157.NORMAL(CHIPS)':
 'COM2':;
NET_NAME
'FPGA_CONFIG_D14'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FPGA_CONFIG_D14':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fpga_config_d14';
NODE_NAME	U13 G2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'DIFFIO_L8P':;
NODE_NAME	U1 R10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17175700@ALTERA.5CEFA7F31C7NES_F896G.NORMAL(CHIPS)':
 'DATA14 /DIFFIO_RX_B5N/DQ1B':;
NET_NAME
'DDR3_CLK_N'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_CLK_N':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_clk_n';
NODE_NAME	R57 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17094638@RESISTOR 0402.RES 100 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	V2 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19215162@MISC.VIA, 017RD010_PTH.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	U7 K7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'CK_N':;
NODE_NAME	U8 K7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'CK_N':;
NODE_NAME	U1 H20
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_RX_T9N':;
NET_NAME
'USB_DATA1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USB_DATA1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):usb_data1';
NODE_NAME	U16 B7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663064@ALTERA.MAX II, EPM570GF100I5NC.NORMAL(CHIPS)':
 'IO_B2_B7':;
NODE_NAME	U1 K28
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_TX_R46N/DQ6R':;
NET_NAME
'PSAS_CEN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):PSAS_CEN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):psas_cen';
NODE_NAME	R284 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20241592@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J6 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635652@CONN.HEADER, 2X5-PIN.NORMAL(CHIPS)':
 '6':;
NODE_NAME	U13 J1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'DIFFIO_L11N':;
NET_NAME
'N16753152'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):N16753152':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):n16753152';
NODE_NAME	D8 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909698@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	R137 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909895@RESISTOR 0402.RES 220 OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'HSMC_SDA'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_SDA':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_sda';
NODE_NAME	J7 33
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '33':;
NODE_NAME	U1 AB22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_RX_B79P':;
NET_NAME
'FPGA_CONFIG_D15'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FPGA_CONFIG_D15':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fpga_config_d15';
NODE_NAME	U13 G3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'DIFFIO_L8N':;
NODE_NAME	U1 V9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17175700@ALTERA.5CEFA7F31C7NES_F896G.NORMAL(CHIPS)':
 'DATA15 /DIFFIO_TX_B6P/DQ1B':;
NET_NAME
'DDR3_DQ16'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_DQ16':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_dq16';
NODE_NAME	U7 E3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'DQ0':;
NODE_NAME	U1 G18
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_RX_T27P/DQ4T':;
NET_NAME
'PSAS_CONF_DONE'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):PSAS_CONF_DONE':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):psas_conf_done';
NODE_NAME	J6 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635652@CONN.HEADER, 2X5-PIN.NORMAL(CHIPS)':
 '3':;
NODE_NAME	R296 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20241653@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U13 G4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'DIFFIO_L9N':;
NET_NAME
'ENETB_LED_LINK10'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETB_LED_LINK10':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):enetb_led_link10';
NODE_NAME	U15 76
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'LED_LINK10':;
NODE_NAME	R139 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16922494@RESISTOR 0402.RES 220 OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NET_NAME
'HSMC_CLK_OUT0'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_CLK_OUT0':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_clk_out0';
NODE_NAME	J7 39
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '39':;
NODE_NAME	U1 AJ14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_TX_B41P/DQ6B':;
NET_NAME
'DDR3_DQ9'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_DQ9':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_dq9';
NODE_NAME	U8 C3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'DQ9':;
NODE_NAME	U1 A21
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_TX_T24P/DQ3T':;
NET_NAME
'PSAS_DCLK'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):PSAS_DCLK':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):psas_dclk';
NODE_NAME	J6 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635652@CONN.HEADER, 2X5-PIN.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U13 G1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'DIFFIO_L9P':;
NET_NAME
'ENETB_MDI_P0'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETB_MDI_P0':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):enetb_mdi_p0';
NODE_NAME	U15 29
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'MDI0_P':;
NODE_NAME	J9 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909845@CONN.CONN RJ45 1-PORT TSE BASE-T.NORMAL(CHIPS)':
 'TD0_P':;
NODE_NAME	R122 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910341@RESISTOR 0402.RES 49.9 OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'USB_UART_RI'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USB_UART_RI':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):usb_uart_ri';
NODE_NAME	U21 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19484938@IC.USB-TO-UART BRIDGE, CP2104.NORMAL(CHIPS)':
 'RI':;
NODE_NAME	U1 AD12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_RX_B18P/DQ3B':;
NET_NAME
'HSMC_SCL'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_SCL':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_scl';
NODE_NAME	J7 34
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '34':;
NODE_NAME	U1 AC22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_RX_B79N':;
NET_NAME
'DDR3_CLK_P'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_CLK_P':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_clk_p';
NODE_NAME	R57 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17094638@RESISTOR 0402.RES 100 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	V1 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19215142@MISC.VIA, 017RD010_PTH.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	U7 J7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'CK_P':;
NODE_NAME	U8 J7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'CK_P':;
NODE_NAME	U1 J20
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_RX_T9P':;
NET_NAME
'ENETB_MDI_N1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETB_MDI_N1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):enetb_mdi_n1';
NODE_NAME	U15 34
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'MDI1_N':;
NODE_NAME	J9 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909845@CONN.CONN RJ45 1-PORT TSE BASE-T.NORMAL(CHIPS)':
 'TD1_N':;
NODE_NAME	R125 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910039@RESISTOR 0402.RES 49.9 OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'USB_UART_DCD'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USB_UART_DCD':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):usb_uart_dcd';
NODE_NAME	U21 24
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19484938@IC.USB-TO-UART BRIDGE, CP2104.NORMAL(CHIPS)':
 'DCD':;
NODE_NAME	U1 AD13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_RX_B18N/DQ3B':;
NET_NAME
'HSMC_CLK_IN0'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_CLK_IN0':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_clk_in0';
NODE_NAME	J7 40
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '40':;
NODE_NAME	U1 AB16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17174560@ALTERA.5CEFA7F31C7NES_F896N.NORMAL(CHIPS)':
 'CLK2P /DIFFIO_RX_B47P':;
NET_NAME
'DDR3_A13'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_A13':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_a13';
NODE_NAME	U7 T3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'A13':;
NODE_NAME	U8 T3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'A13':;
NODE_NAME	RN3 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19079571@RESPAK.RES, 51 OHM RES_PAK_8.NORMAL(CHIPS)':
 '1':;
NODE_NAME	V17 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19895354@MISC.VIA, 017RD010_PTH.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	U1 B13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_TX_T38P':;
NET_NAME
'USB_DATA6'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USB_DATA6':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):usb_data6';
NODE_NAME	U16 C9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663064@ALTERA.MAX II, EPM570GF100I5NC.NORMAL(CHIPS)':
 'IO_B2_C9':;
NODE_NAME	U1 L29
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_TX_R52P/DQ7R':;
NET_NAME
'ENETB_LED_DUPLEX'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETB_LED_DUPLEX':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):enetb_led_duplex';
NODE_NAME	U15 70
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'LED_DUPLEX':;
NODE_NAME	R135 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16922779@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NET_NAME
'USB_UART_DTR'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USB_UART_DTR':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):usb_uart_dtr';
NODE_NAME	U21 23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19484938@IC.USB-TO-UART BRIDGE, CP2104.NORMAL(CHIPS)':
 'DTR':;
NODE_NAME	U1 AE10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_TX_B17P/DQ3B':;
NET_NAME
'HSMC_D0'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_D0':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_d0';
NODE_NAME	J7 41
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '41':;
NODE_NAME	U1 AH10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_RX_B34P/DQ5B':;
NET_NAME
'DDR3_A4'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_A4':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_a4';
NODE_NAME	U7 P8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'A4':;
NODE_NAME	U8 P8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'A4':;
NODE_NAME	RN3 7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19079613@RESPAK.RES, 51 OHM RES_PAK_8.NORMAL(CHIPS)':
 '1':;
NODE_NAME	V4 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19895682@MISC.VIA, 017RD010_PTH.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	U1 A20
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_TX_T24N':;
NET_NAME
'ENETA_MDIO'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETA_MDIO':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):eneta_mdio';
NODE_NAME	R96 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933597@RESISTOR 0402.RES 4.7K OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U14 24
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'MDIO':;
NODE_NAME	U1 L25
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_RX_R55P/DQ7R':;
NET_NAME
'PSAS_CONFIGN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):PSAS_CONFIGN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):psas_confign';
NODE_NAME	J6 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635652@CONN.HEADER, 2X5-PIN.NORMAL(CHIPS)':
 '5':;
NODE_NAME	R297 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20241690@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U13 H2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'DIFFIO_L10P':;
NET_NAME
'ENETB_MDI_1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETB_MDI_1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):enetb_mdi_1';
NODE_NAME	R125 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910039@RESISTOR 0402.RES 49.9 OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R124 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909875@RESISTOR 0402.RES 49.9 OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C124 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909718@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'USB_UART_DSR'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USB_UART_DSR':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):usb_uart_dsr';
NODE_NAME	U21 22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19484938@IC.USB-TO-UART BRIDGE, CP2104.NORMAL(CHIPS)':
 'DSR':;
NODE_NAME	U1 V12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_RX_B19P/DQS3B':;
NET_NAME
'HSMC_D2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_D2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_d2';
NODE_NAME	J7 43
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '43':;
NODE_NAME	U1 Y13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_RX_B35P/DQS5B':;
NET_NAME
'DDR3_A9'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_A9':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_a9';
NODE_NAME	U7 R3 
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'A9':;
NODE_NAME	U8 R3 
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'A9':;
NODE_NAME	RN1 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18569272@RESPAK.RES, 51 OHM RES_PAK_8.NORMAL(CHIPS)':
 '1':;
NODE_NAME	V14 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19894767@MISC.VIA, 017RD010_PTH.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	U1 D14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_TX_T30P':;
NET_NAME
'ENETA_MDC'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETA_MDC':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):eneta_mdc';
NODE_NAME	U14 25
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'MDC':;
NODE_NAME	R97 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933483@RESISTOR 0402.RES 4.7K OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 G29
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_TX_R66P/DQ9R':;
NET_NAME
'JTAG_BLASTER_TDO'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):JTAG_BLASTER_TDO':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):jtag_blaster_tdo';
NODE_NAME	R149 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663031@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R51 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586058@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R54 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586140@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J4 9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19497034@CONN.HDR 2X5, VERTICAL.NORMAL(CHIPS)':
 '9':;
NODE_NAME	U1 U7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17175700@ALTERA.5CEFA7F31C7NES_F896G.NORMAL(CHIPS)':
 'TDI':;
NET_NAME
'PSAS_CSN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):PSAS_CSN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):psas_csn';
NODE_NAME	J6 8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635652@CONN.HEADER, 2X5-PIN.NORMAL(CHIPS)':
 '8':;
NODE_NAME	U13 H4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'DIFFIO_L12P':;
NET_NAME
'ENETB_HSDAC_P'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETB_HSDAC_P':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):enetb_hsdac_p';
NODE_NAME	U15 37
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'HSDAC_P':;
NODE_NAME	V29 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910335@MISC.TP_18_8_MIL, PTH.NORMAL(CHIPS)':
 'TP':;
NET_NAME
'USB_UART_TXD'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USB_UART_TXD':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):usb_uart_txd';
NODE_NAME	U21 20
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19484938@IC.USB-TO-UART BRIDGE, CP2104.NORMAL(CHIPS)':
 'RXD':;
NODE_NAME	U1 W12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_RX_B19N/DQSN3B':;
NET_NAME
'HSMC_TX_D_P0'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_TX_D_P0':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_tx_d_p0',
 RELATIVE_PROPAGATION_DELAY='HSMA_TX:G:L:S::200 mil';
NODE_NAME	J7 47
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '47':;
NODE_NAME	U1 AK27
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_TX_B73P/DQ10B':;
NET_NAME
'FPGA_DCLK'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FPGA_DCLK':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fpga_dclk';
NODE_NAME	U13 J3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'DIFFIO_L14P':;
NODE_NAME	U1 T7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17175700@ALTERA.5CEFA7F31C7NES_F896G.NORMAL(CHIPS)':
 'DCLK':;
NODE_NAME	R16 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17264140@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R18 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17264162@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R5 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19113366@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R6 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19113358@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R4 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19113378@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NET_NAME
'DDR3_BA0'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_BA0':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_ba0';
NODE_NAME	U7 M2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'BA0':;
NODE_NAME	U8 M2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'BA0':;
NODE_NAME	RN2 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18570341@RESPAK.RES, 51 OHM RES_PAK_8.NORMAL(CHIPS)':
 '1':;
NODE_NAME	V26 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19895058@MISC.VIA, 017RD010_PTH.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	U1 J18
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17174560@ALTERA.5CEFA7F31C7NES_F896N.NORMAL(CHIPS)':
 'CLK11N /DIFFIO_RX_T25N':;
NET_NAME
'ENETA_INTN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETA_INTN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):eneta_intn';
NODE_NAME	U14 23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'INT_N':;
NODE_NAME	R98 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933608@RESISTOR 0402.RES 4.7K OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 J27
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_RX_R59N/DQ8R':;
NET_NAME
'USB_CFG8'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USB_CFG8':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):usb_cfg8';
NODE_NAME	U16 D8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663064@ALTERA.MAX II, EPM570GF100I5NC.NORMAL(CHIPS)':
 'IO_B2_D8':;
NODE_NAME	U13 R9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635788@ALTERA.MAX V, 5M2210ZF256I5ND.NORMAL(CHIPS)':
 'DIFFIO_B12P':;
NET_NAME
'FPGA_MSEL2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FPGA_MSEL2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fpga_msel2';
NODE_NAME	U1 G5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17175700@ALTERA.5CEFA7F31C7NES_F896G.NORMAL(CHIPS)':
 'MSEL2':;
NODE_NAME	R24 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17195428@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	SW1 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17194874@SWITCH.SWITCH, DIP X4, TDA04H0SB1.NORMAL(CHIPS)':
 'B3':;
NET_NAME
'ENETB_RSET'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETB_RSET':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):enetb_rset';
NODE_NAME	U15 30
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'RSET':;
NODE_NAME	R131 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909774@RESISTOR 0402.RES 4.99K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NET_NAME
'USB_UART_RXD'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USB_UART_RXD':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):usb_uart_rxd';
NODE_NAME	U21 21
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19484938@IC.USB-TO-UART BRIDGE, CP2104.NORMAL(CHIPS)':
 'TXD':;
NODE_NAME	U1 AF10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_TX_B17N':;
NET_NAME
'DDR3_DQ31'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_DQ31':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_dq31';
NODE_NAME	U7 A3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'DQ15':;
NODE_NAME	U1 A13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_TX_T38N/DQ5T':;
NET_NAME
'ENETA_RESETN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETA_RESETN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):eneta_resetn';
NODE_NAME	R99 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933389@RESISTOR 0402.RES 4.7K OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U14 28
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'RESET_N':;
NODE_NAME	U1 N22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_RX_R61P/DQS8R':;
NET_NAME
'FPGA_MSEL0'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FPGA_MSEL0':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fpga_msel0';
NODE_NAME	U1 T8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17175700@ALTERA.5CEFA7F31C7NES_F896G.NORMAL(CHIPS)':
 'MSEL0':;
NODE_NAME	R20 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17195376@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	SW1 8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17194874@SWITCH.SWITCH, DIP X4, TDA04H0SB1.NORMAL(CHIPS)':
 'B1':;
NET_NAME
'N16922493'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):N16922493':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):n16922493';
NODE_NAME	D10 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16922502@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	R139 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16922494@RESISTOR 0402.RES 220 OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'USB_UART_RTS'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USB_UART_RTS':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):usb_uart_rts';
NODE_NAME	U21 19
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19484938@IC.USB-TO-UART BRIDGE, CP2104.NORMAL(CHIPS)':
 'RTS':;
NODE_NAME	U1 AE12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_RX_B22P/DQ3B':;
NET_NAME
'VREF_DDR3'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):VREF_DDR3':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):vref_ddr3';
NODE_NAME	U1 B16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VREFB7AN0':;
NODE_NAME	U33 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18010167@REGULATOR.REGULATOR, TPS51100DGQ.NORMAL(CHIPS)':
 'VTTREF':;
NODE_NAME	C18 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17094782@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U7 H1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VREFDQ':;
NODE_NAME	C19 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17095291@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U8 M8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VREFCA':;
NODE_NAME	U8 H1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VREFDQ':;
NODE_NAME	U7 M8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VREFCA':;
NODE_NAME	C315 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18331150@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C318 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18331166@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C320 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18331180@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C317 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18331158@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_MSEL3'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FPGA_MSEL3':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fpga_msel3';
NODE_NAME	U1 P7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17175700@ALTERA.5CEFA7F31C7NES_F896G.NORMAL(CHIPS)':
 'MSEL3':;
NODE_NAME	R11 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17194509@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R15 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18659653@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N16753140'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):N16753140':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):n16753140';
NODE_NAME	D6 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909985@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	R133 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910285@RESISTOR 0402.RES 220 OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'USB_UART_CTS'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USB_UART_CTS':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):usb_uart_cts';
NODE_NAME	U21 18
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19484938@IC.USB-TO-UART BRIDGE, CP2104.NORMAL(CHIPS)':
 'CTS':;
NODE_NAME	U1 AJ1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_TX_B20P':;
NET_NAME
'DDR3_BA2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_BA2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_ba2';
NODE_NAME	U7 M3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'BA2':;
NODE_NAME	U8 M3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'BA2':;
NODE_NAME	RN2 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18570325@RESPAK.RES, 51 OHM RES_PAK_8.NORMAL(CHIPS)':
 '1':;
NODE_NAME	V6 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19894938@MISC.VIA, 017RD010_PTH.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	U1 D19
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_RX_T23P/DQ3T':;
NET_NAME
'EPCQ_DCLK'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):EPCQ_DCLK':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):epcq_dclk';
NODE_NAME	U2 16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17262499@ALTERA.EPCQ256.NORMAL(CHIPS)':
 'DCLK':;
NODE_NAME	R17 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17264706@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R18 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17264162@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NET_NAME
'ENETB_MDI_N0'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETB_MDI_N0':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):enetb_mdi_n0';
NODE_NAME	U15 31
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'MDI0_N':;
NODE_NAME	J9 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909845@CONN.CONN RJ45 1-PORT TSE BASE-T.NORMAL(CHIPS)':
 'TD0_N':;
NODE_NAME	R123 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909754@RESISTOR 0402.RES 49.9 OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'1.2V_VCCIO'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):1.2V_VCCIO':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):\1.2v_vccio\';
NODE_NAME	U1 AA22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO5A#AA22':;
NODE_NAME	U1 AF27
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO5A#AF27':;
NODE_NAME	U1 AB25
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO5A#AB25':;
NODE_NAME	U1 AE24
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO5A#AE24':;
NODE_NAME	U1 T27
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO5B#T27':;
NODE_NAME	U1 AG30
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO5B#AG30':;
NODE_NAME	U1 W26
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO5B#W26':;
NODE_NAME	U1 U30
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO5B#U30':;
NODE_NAME	U1 AC28
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO5B#AC28':;
NODE_NAME	U1 Y29
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO5B#Y29':;
NODE_NAME	V42 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17588575@MISC.SENSE PAD.NORMAL(CHIPS)':
 'RSNS':;
NODE_NAME	R265 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18206761@RESISTOR 2010.RES 0.003 OHM 1% 1/2W 2010.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C350 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17877198@CAPACITOR_0402.CAP 0.47UF -20%+80% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C351 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17877211@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '1':;
NET_NAME
'DDR3_DQ17'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_DQ17':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_dq17';
NODE_NAME	U7 F7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'DQ1':;
NODE_NAME	U1 B18
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_TX_T28P/DQ4T':;
NET_NAME
'FPGA_MSEL4'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FPGA_MSEL4':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fpga_msel4';
NODE_NAME	U1 M7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17175700@ALTERA.5CEFA7F31C7NES_F896G.NORMAL(CHIPS)':
 'MSEL4':;
NODE_NAME	R25 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17195454@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	SW1 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17194874@SWITCH.SWITCH, DIP X4, TDA04H0SB1.NORMAL(CHIPS)':
 'B4':;
NET_NAME
'N16753148'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):N16753148':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):n16753148';
NODE_NAME	D7 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909825@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	R134 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909785@RESISTOR 0402.RES 220 OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N19113336'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):N19113336':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):n19113336';
NODE_NAME	C1 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19113386@CAPACITOR_0402.CAP 0.1UF 25VDC 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R5 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19113366@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N19115971'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):N19115971':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):n19115971';
NODE_NAME	X5 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19115976@CLOCK.OSC, 25MHZ 2.5V.NORMAL(CHIPS)':
 'EN':;
NODE_NAME	R130 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19115986@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NET_NAME
'DDR3_DQ28'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_DQ28':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_dq28';
NODE_NAME	U7 A7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'DQ12':;
NODE_NAME	U1 C16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_RX_T39P/DQ5T':;
NET_NAME
'FPGA_MSEL1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FPGA_MSEL1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fpga_msel1';
NODE_NAME	U1 P9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17175700@ALTERA.5CEFA7F31C7NES_F896G.NORMAL(CHIPS)':
 'MSEL1':;
NODE_NAME	R21 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17195402@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	SW1 7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17194874@SWITCH.SWITCH, DIP X4, TDA04H0SB1.NORMAL(CHIPS)':
 'B2':;
NET_NAME
'ENETB_LED_LINK1000'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETB_LED_LINK1000':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):enetb_led_link1000';
NODE_NAME	R137 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909895@RESISTOR 0402.RES 220 OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U15 73
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'LED_LINK1000':;
NET_NAME
'VREF_LPDDR2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):VREF_LPDDR2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):vref_lpddr2';
NODE_NAME	U1 P27
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VREFB5BN0':;
NODE_NAME	U1 AC25
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VREFB5AN0':;
NODE_NAME	R69 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18123681@RESISTOR 0402.RES 2.1K OHM 1/16W 0.1% 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U9 M22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VREFDQ':;
NODE_NAME	R65 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18123449@RESISTOR 0402.RES 2.1K OHM 1/16W 0.1% 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C333 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18335665@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C335 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18335687@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C336 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18335707@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C334 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18335673@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'DDR3_A5'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_A5':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_a5';
NODE_NAME	U7 P2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'A5':;
NODE_NAME	U8 P2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'A5':;
NODE_NAME	RN1 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18568336@RESPAK.RES, 51 OHM RES_PAK_8.NORMAL(CHIPS)':
 '1':;
NODE_NAME	V20 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19894654@MISC.VIA, 017RD010_PTH.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	U1 A26
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_TX_T8N':;
NET_NAME
'EPCQ_NCS'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):EPCQ_NCS':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):epcq_ncs';
NODE_NAME	U2 7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17262499@ALTERA.EPCQ256.NORMAL(CHIPS)':
 'NCS':;
NODE_NAME	R19 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17264714@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R23 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17264170@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N16753144'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):N16753144':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):n16753144';
NODE_NAME	D9 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910315@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	R138 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910049@RESISTOR 0402.RES 220 OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'DDR3_DQS_N2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_DQS_N2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_dqs_n2';
NODE_NAME	U7 G3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'DQS_N0':;
NODE_NAME	U1 L16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_RX_T29N/DQSN4T':;
NET_NAME
'FX2_SCL'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FX2_SCL':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fx2_scl';
NODE_NAME	R145 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662950@RESISTOR 0402.RES 2.0K OHM 1/16W 1% 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U18 F3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'SCL':;
NODE_NAME	U16 J4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662817@ALTERA.MAX II, EPM570GF100I5NB.NORMAL(CHIPS)':
 'IO_B1_J4':;
NET_NAME
'ENETB_LED_LINK100'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETB_LED_LINK100':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):enetb_led_link100';
NODE_NAME	R138 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910049@RESISTOR 0402.RES 220 OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U15 74
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'LED_LINK100':;
NET_NAME
'FSM_A26'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FSM_A26':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fsm_a26';
NODE_NAME	U13 P5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635788@ALTERA.MAX V, 5M2210ZF256I5ND.NORMAL(CHIPS)':
 'DIFFIO_B2N':;
NODE_NAME	U10 B8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'NC/A26(1G)':;
NODE_NAME	R75 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19082947@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 D8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_TX_T68N/DQ9T':;
NET_NAME
'DDR3_CASN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_CASN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_casn';
NODE_NAME	U8 K3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'C\A\S\':;
NODE_NAME	U7 K3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'C\A\S\':;
NODE_NAME	RN2 8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18570365@RESPAK.RES, 51 OHM RES_PAK_8.NORMAL(CHIPS)':
 '1':;
NODE_NAME	V24 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19895195@MISC.VIA, 017RD010_PTH.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	U1 L20
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_RX_T5P/DQS1T':;
NET_NAME
'C_JTAG_TCK'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):C_JTAG_TCK':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):c_jtag_tck';
NODE_NAME	R150 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662644@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 K8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662817@ALTERA.MAX II, EPM570GF100I5NB.NORMAL(CHIPS)':
 'IO_B1_K8':;
NET_NAME
'ENETB_MDI_P1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETB_MDI_P1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):enetb_mdi_p1';
NODE_NAME	U15 33
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'MDI1_P':;
NODE_NAME	J9 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909845@CONN.CONN RJ45 1-PORT TSE BASE-T.NORMAL(CHIPS)':
 'TD1_P':;
NODE_NAME	R124 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909875@RESISTOR 0402.RES 49.9 OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'DDR3_DQ10'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_DQ10':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_dq10';
NODE_NAME	U8 C8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'DQ10':;
NODE_NAME	U1 B21
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_TX_T22N/DQ3T':;
NET_NAME
'USB_CFG7'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USB_CFG7':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):usb_cfg7';
NODE_NAME	U16 F8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662666@ALTERA.MAX II, EPM570GF100I5ND.NORMAL(CHIPS)':
 'IO2/GCLK2P':;
NODE_NAME	U13 T9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635788@ALTERA.MAX V, 5M2210ZF256I5ND.NORMAL(CHIPS)':
 'DIFFIO_B11N':;
NET_NAME
'FSM_D0'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FSM_D0':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fsm_d0';
NODE_NAME	U13 J14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'DIFFIO_R13P':;
NODE_NAME	U11 58
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'DQ0':;
NODE_NAME	U10 F2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'D0':;
NODE_NAME	U1 F16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_RX_T43P/DQ6T':;
NET_NAME
'FX2_PD4'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FX2_PD4':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fx2_pd4';
NODE_NAME	U18 B3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'PD4':;
NODE_NAME	U16 J6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662817@ALTERA.MAX II, EPM570GF100I5NB.NORMAL(CHIPS)':
 'IO_B1_J6':;
NET_NAME
'ENETB_MDI_N3'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETB_MDI_N3':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):enetb_mdi_n3';
NODE_NAME	U15 43
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'MDI3_N':;
NODE_NAME	J9 8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909845@CONN.CONN RJ45 1-PORT TSE BASE-T.NORMAL(CHIPS)':
 'TD3_N':;
NODE_NAME	R129 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909975@RESISTOR 0402.RES 49.9 OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'DDR3_DQ5'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_DQ5':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_dq5';
NODE_NAME	U8 H8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'DQ5':;
NODE_NAME	U1 C22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_TX_T12N/DQ2T':;
NET_NAME
'USB_CLK'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USB_CLK':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):usb_clk';
NODE_NAME	U18 G2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'IFCLK':;
NODE_NAME	U16 E2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662666@ALTERA.MAX II, EPM570GF100I5ND.NORMAL(CHIPS)':
 'IO1/GCLK0P':;
NODE_NAME	U13 H5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'IOB1/CLK0':;
NODE_NAME	U1 P29
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_RX_R43P/DQ6R':;
NET_NAME
'C_USB_MAX_TMS'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):C_USB_MAX_TMS':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):c_usb_max_tms';
NODE_NAME	U16 J1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662666@ALTERA.MAX II, EPM570GF100I5ND.NORMAL(CHIPS)':
 'TMS':;
NODE_NAME	R159 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663347@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J11 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663358@CONN.HEADER, 2X5-PIN.NORMAL(CHIPS)':
 '5':;
NODE_NAME	R166 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663414@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'ENETB_TRST_N'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETB_TRST_N':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):enetb_trst_n';
NODE_NAME	U15 47
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'TRST_N':;
NODE_NAME	R132 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910325@RESISTOR 0402.RES 4.7K OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NET_NAME
'DDR3_DQ12'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_DQ12':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_dq12';
NODE_NAME	U8 A7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'DQ12':;
NODE_NAME	U1 C24
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_TX_T18P/DQ3T':;
NET_NAME
'FSM_A21'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FSM_A21':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fsm_a21';
NODE_NAME	U13 H13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'DIFFIO_R11P':;
NODE_NAME	U11 39
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'NC13':;
NODE_NAME	U10 C8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'A21':;
NODE_NAME	U1 J9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_TX_T64P/DQ8T':;
NET_NAME
'FX2_PB7'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FX2_PB7':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fx2_pb7';
NODE_NAME	U18 H6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'PB7':;
NODE_NAME	U16 E1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662666@ALTERA.MAX II, EPM570GF100I5ND.NORMAL(CHIPS)':
 'IO1/GCLK1P':;
NET_NAME
'ENETB_LED_RX'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETB_LED_RX':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):enetb_led_rx';
NODE_NAME	R134 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909785@RESISTOR 0402.RES 220 OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U15 69
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'LED_RX':;
NODE_NAME	U15 58
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'CONFIG6':;
NET_NAME
'2.5V_FPGA_FILTER'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):2.5V_FPGA_FILTER':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):\2.5v_fpga_filter\';
NODE_NAME	D38 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638856@DIODE.DIODE, SCHOTKKY 1N6263W-7-F.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	V47 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17588655@MISC.SENSE PAD.NORMAL(CHIPS)':
 'RSNS':;
NODE_NAME	V49 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17588663@MISC.SENSE PAD.NORMAL(CHIPS)':
 'RSNS':;
NODE_NAME	C205 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19128922@CAPACITOR_0805.CAP 10UF +/-10% 6.3V 0805.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R237 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18003452@RESISTOR 2010.RES 0.003 OHM 1% 1/2W 2010.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R236 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18003444@RESISTOR 2010.RES 0.003 OHM 1% 1/2W 2010.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L5 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18004870@INDUCTOR.IND FERRITE 0805 4A/33 OHMS.NORMAL(CHIPS)':
 '2':;
NET_NAME
'DDR3_A6'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_A6':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_a6';
NODE_NAME	U7 R8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'A6':;
NODE_NAME	U8 R8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'A6':;
NODE_NAME	RN3 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19079587@RESPAK.RES, 51 OHM RES_PAK_8.NORMAL(CHIPS)':
 '1':;
NODE_NAME	V7 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19895600@MISC.VIA, 017RD010_PTH.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	U1 A15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_TX_T32N':;
NET_NAME
'M570_CLOCK'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):M570_CLOCK':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):m570_clock';
NODE_NAME	U16 E10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662666@ALTERA.MAX II, EPM570GF100I5ND.NORMAL(CHIPS)':
 'IO2/GCLK3P':;
NODE_NAME	U13 P11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635788@ALTERA.MAX V, 5M2210ZF256I5ND.NORMAL(CHIPS)':
 'DIFFIO_B18N':;
NET_NAME
'FSM_A4'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FSM_A4':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fsm_a4';
NODE_NAME	U13 E13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'DIFFIO_R2N':;
NODE_NAME	U11 33
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'A3':;
NODE_NAME	U10 D1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'A4':;
NODE_NAME	U1 C10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_TX_T46N/DQ6T':;
NET_NAME
'C_JTAG_TDO'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):C_JTAG_TDO':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):c_jtag_tdo';
NODE_NAME	R149 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663031@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 K5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662817@ALTERA.MAX II, EPM570GF100I5NB.NORMAL(CHIPS)':
 'IO_B1_K5':;
NET_NAME
'ENETB_MDI_2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETB_MDI_2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):enetb_mdi_2';
NODE_NAME	C125 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910295@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R126 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910275@RESISTOR 0402.RES 49.9 OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R127 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910351@RESISTOR 0402.RES 49.9 OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NET_NAME
'LPDDR2_DQS2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_DQS2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_dqs2';
NODE_NAME	R62 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19176984@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U9 AB18
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DQS2':;
NET_NAME
'DDR3_A7'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_A7':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_a7';
NODE_NAME	U7 R2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'A7':;
NODE_NAME	U8 R2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'A7':;
NODE_NAME	RN1 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18568670@RESPAK.RES, 51 OHM RES_PAK_8.NORMAL(CHIPS)':
 '1':;
NODE_NAME	V21 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19894649@MISC.VIA, 017RD010_PTH.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	U1 B26
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_TX_T8P/DQ1T':;
NET_NAME
'USB_CFG3'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USB_CFG3':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):usb_cfg3';
NODE_NAME	U16 C3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663064@ALTERA.MAX II, EPM570GF100I5NC.NORMAL(CHIPS)':
 'IO_B2_C3':;
NODE_NAME	U13 T7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635788@ALTERA.MAX V, 5M2210ZF256I5ND.NORMAL(CHIPS)':
 'DIFFIO_B9N':;
NET_NAME
'FSM_D13'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FSM_D13':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fsm_d13';
NODE_NAME	U13 L14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'DIFFIO_R19N':;
NODE_NAME	U11 19
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'DQ13':;
NODE_NAME	U10 H5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'D13':;
NODE_NAME	U1 L9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_RX_T57N':;
NET_NAME
'FX2_PD3'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FX2_PD3':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fx2_pd3';
NODE_NAME	U18 A6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'PD3':;
NODE_NAME	R160 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662910@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NET_NAME
'ENETB_XTAL_25MHZ'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETB_XTAL_25MHZ':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):enetb_xtal_25mhz';
NODE_NAME	U15 55
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'XTAL1':;
NODE_NAME	X5 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19115976@CLOCK.OSC, 25MHZ 2.5V.NORMAL(CHIPS)':
 'OUT':;
NET_NAME
'LPDDR2_DQSN2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_DQSN2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_dqsn2';
NODE_NAME	R63 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19177122@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U9 AC19
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DQS#2':;
NET_NAME
'USB_EMPTY'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USB_EMPTY':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):usb_empty';
NODE_NAME	U16 E8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663064@ALTERA.MAX II, EPM570GF100I5NC.NORMAL(CHIPS)':
 'IO_B2_E8':;
NODE_NAME	R155 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663583@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 G28
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_TX_R56N':;
NET_NAME
'SC_RX'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):SC_RX':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):sc_rx';
NODE_NAME	D13 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662576@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	U16 A10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663064@ALTERA.MAX II, EPM570GF100I5NC.NORMAL(CHIPS)':
 'IO_B2_A10':;
NET_NAME
'ENETB_LED_TX'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETB_LED_TX':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):enetb_led_tx';
NODE_NAME	U15 65
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'CONFIG0':;
NODE_NAME	R133 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910285@RESISTOR 0402.RES 220 OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U15 68
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'LED_TX':;
NODE_NAME	U15 61
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'CONFIG3':;
NET_NAME
'LPDDR2_DQS3'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_DQS3':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_dqs3';
NODE_NAME	R66 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19177137@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U9 B18
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DQS3':;
NET_NAME
'VREF_2.5V_VCCIO'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):VREF_2.5V_VCCIO':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):\vref_2.5v_vccio\';
NODE_NAME	R288 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638882@RESISTOR 0402.RES 10.0K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U1 B9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VREFB8AN0':;
NODE_NAME	U1 M26
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VREFB6AN0':;
NODE_NAME	U1 AJ13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VREFB3BN0':;
NODE_NAME	U1 AH16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VREFB4AN0':;
NODE_NAME	R287 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638500@RESISTOR 0402.RES 10.0K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C267 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18330409@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C269 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18330435@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C270 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18330448@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C268 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18330422@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FX2_PA5'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FX2_PA5':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fx2_pa5';
NODE_NAME	U18 C8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'PA5':;
NODE_NAME	U16 K4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662817@ALTERA.MAX II, EPM570GF100I5NB.NORMAL(CHIPS)':
 'IO_B1_K4':;
NET_NAME
'ENETB_MDI_0'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETB_MDI_0':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):enetb_mdi_0';
NODE_NAME	C123 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909688@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R122 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910341@RESISTOR 0402.RES 49.9 OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R123 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909754@RESISTOR 0402.RES 49.9 OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NET_NAME
'LPDDR2_DQSN3'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_DQSN3':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_dqsn3';
NODE_NAME	R67 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19177152@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U9 A19
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DQS#3':;
NET_NAME
'HSMC_TX_D_P1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_TX_D_P1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_tx_d_p1',
 RELATIVE_PROPAGATION_DELAY='HSMA_TX:G:L:S::200 mil';
NODE_NAME	J7 53
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '53':;
NODE_NAME	U1 AJ27
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_TX_B72P/DQ9B':;
NET_NAME
'DDR3_WEN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_WEN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_wen';
NODE_NAME	U8 L3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'W\E\':;
NODE_NAME	U7 L3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'W\E\':;
NODE_NAME	RN3 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19079555@RESPAK.RES, 51 OHM RES_PAK_8.NORMAL(CHIPS)':
 '1':;
NODE_NAME	V22 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19895219@MISC.VIA, 017RD010_PTH.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	U1 B22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_TX_T22P':;
NET_NAME
'FX2_PB6'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FX2_PB6':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fx2_pb6';
NODE_NAME	U18 F5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'PB6':;
NODE_NAME	U16 H7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662817@ALTERA.MAX II, EPM570GF100I5NB.NORMAL(CHIPS)':
 'IO_B1_H7':;
NET_NAME
'ENETB_HSDAC_N'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETB_HSDAC_N':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):enetb_hsdac_n';
NODE_NAME	U15 38
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'HSDAC_N':;
NODE_NAME	V30 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909738@MISC.TP_18_8_MIL, PTH.NORMAL(CHIPS)':
 'TP':;
NET_NAME
'HSMC_TX_D_P2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_TX_D_P2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_tx_d_p2',
 RELATIVE_PROPAGATION_DELAY='HSMA_TX:G:L:S::200 mil';
NODE_NAME	J7 59
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '59':;
NODE_NAME	U1 AG26
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_TX_B76P':;
NET_NAME
'DDR3_DQ4'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_DQ4':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_dq4';
NODE_NAME	U8 H3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'DQ4':;
NODE_NAME	U1 C20
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_RX_T11N/DQ2T':;
NET_NAME
'USB_CFG1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USB_CFG1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):usb_cfg1';
NODE_NAME	V32 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662943@MISC.TP_18_8_MIL, PTH.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	U16 H9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663064@ALTERA.MAX II, EPM570GF100I5NC.NORMAL(CHIPS)':
 'IO_B2_H9':;
NODE_NAME	U13 T4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635788@ALTERA.MAX V, 5M2210ZF256I5ND.NORMAL(CHIPS)':
 'IOB4_33':;
NET_NAME
'SRAM_CEN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):SRAM_CEN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):sram_cen';
NODE_NAME	U11 98
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'CE1_N':;
NODE_NAME	R78 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16789286@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 D7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_TX_T72P/DQ9T':;
NET_NAME
'FSM_A9'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FSM_A9':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fsm_a9';
NODE_NAME	U13 F13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'DIFFIO_R5P':;
NODE_NAME	U11 44
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'A8':;
NODE_NAME	U10 B3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'A9':;
NODE_NAME	U1 B7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_TX_T52P/DQ7T':;
NET_NAME
'C_USB_MAX_TCK'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):C_USB_MAX_TCK':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):c_usb_max_tck';
NODE_NAME	U16 H3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662666@ALTERA.MAX II, EPM570GF100I5ND.NORMAL(CHIPS)':
 'TCK':;
NODE_NAME	R158 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662655@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J11 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663358@CONN.HEADER, 2X5-PIN.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R164 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662715@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'ENETB_CONF4'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETB_CONF4':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):enetb_conf4';
NODE_NAME	U15 60
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'CONFIG4':;
NODE_NAME	R135 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16922779@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R136 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16922827@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NET_NAME
'HSMC_TX_D_P3'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_TX_D_P3':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_tx_d_p3',
 RELATIVE_PROPAGATION_DELAY='HSMA_TX:G:L:S::200 mil';
NODE_NAME	J7 65
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '65':;
NODE_NAME	U1 AJ25
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_TX_B68P':;
NET_NAME
'ENETA_GTX_CLK'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETA_GTX_CLK':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):eneta_gtx_clk';
NODE_NAME	U14 8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'GTX_CLK':;
NODE_NAME	U1 H27
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_TX_R62P':;
NET_NAME
'SRAM_CLK'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):SRAM_CLK':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):sram_clk';
NODE_NAME	U11 89
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'CLK':;
NODE_NAME	U1 K10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_TX_T76P/DQ10T':;
NET_NAME
'FSM_A6'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FSM_A6':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fsm_a6';
NODE_NAME	U13 D15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'DIFFIO_R3N':;
NODE_NAME	U11 35
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'A5':;
NODE_NAME	U10 A2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'A6':;
NODE_NAME	U1 A9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_TX_T48N':;
NET_NAME
'FX2_SLWRN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FX2_SLWRN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fx2_slwrn';
NODE_NAME	U18 B1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'RDY1':;
NODE_NAME	U16 J9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662817@ALTERA.MAX II, EPM570GF100I5NB.NORMAL(CHIPS)':
 'IO_B1_J9':;
NET_NAME
'ENETB_MDI_P2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETB_MDI_P2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):enetb_mdi_p2';
NODE_NAME	U15 39
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'MDI2_P':;
NODE_NAME	R126 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910275@RESISTOR 0402.RES 49.9 OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J9 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909845@CONN.CONN RJ45 1-PORT TSE BASE-T.NORMAL(CHIPS)':
 'TD2_P':;
NET_NAME
'HSMC_TX_D_P4'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_TX_D_P4':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_tx_d_p4',
 RELATIVE_PROPAGATION_DELAY='HSMA_TX:G:L:S::200 mil';
NODE_NAME	J7 71
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '71':;
NODE_NAME	U1 AH24
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_TX_B65P/DQ9B':;
NET_NAME
'DDR3_DQ30'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_DQ30':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_dq30';
NODE_NAME	U7 B8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'DQ14':;
NODE_NAME	U1 D12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_TX_T36P/DQ5T':;
NET_NAME
'ENETA_TX_CLK'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETA_TX_CLK':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):eneta_tx_clk';
NODE_NAME	U14 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'TX_CLK':;
NODE_NAME	U1 G26
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_TX_R62N/DQ8R':;
NET_NAME
'SRAM_ADSCN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):SRAM_ADSCN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):sram_adscn';
NODE_NAME	U11 85
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'ADSC_N':;
NODE_NAME	R85 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16790581@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 E6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_TX_T74N/DQ10T':;
NET_NAME
'FSM_D15'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FSM_D15':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fsm_d15';
NODE_NAME	U13 M13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'DIFFIO_R20N':;
NODE_NAME	U11 23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'DQ15':;
NODE_NAME	U10 E7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'D15':;
NODE_NAME	U1 F14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_RX_T59N/DQ8T':;
NET_NAME
'FX2_D_P'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FX2_D_P':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fx2_d_p';
NODE_NAME	U18 E2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'DPLUS':;
NODE_NAME	J10 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18978745@CONN.CONN, USB TYPE B.NORMAL(CHIPS)':
 '3':;
NODE_NAME	U19 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662620@DIODE.DIODE, ESD TPD2EUSB30.NORMAL(CHIPS)':
 'D+':;
NET_NAME
'CLKIN_50_FPGA_TOP'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):CLKIN_50_FPGA_TOP':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):clkin_50_fpga_top';
NODE_NAME	U4 8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16825370@CLOCK.CLK BUFFER 1TO3 LVCMOS SL18860.NORMAL(CHIPS)':
 'CLKOUT1':;
NODE_NAME	U1 L14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17174560@ALTERA.5CEFA7F31C7NES_F896N.NORMAL(CHIPS)':
 'CLK8P,FPLL_TL_FBP /DIFFIO_RX_T4':;
NET_NAME
'HSMC_TX_D_P5'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_TX_D_P5':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_tx_d_p5',
 RELATIVE_PROPAGATION_DELAY='HSMA_TX:G:L:S::200 mil';
NODE_NAME	J7 77
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '77':;
NODE_NAME	U1 AH21
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_TX_B61P/DQ8B':;
NET_NAME
'DDR3_DQ8'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_DQ8':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_dq8';
NODE_NAME	U8 D7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'DQ8':;
NODE_NAME	U1 B24
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_TX_T18N/DQ3T':;
NET_NAME
'ENETA_TX_EN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETA_TX_EN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):eneta_tx_en';
NODE_NAME	U14 9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'TX_EN':;
NODE_NAME	U1 F30
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_TX_R64P/DQ8R':;
NET_NAME
'FLASH_OEN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FLASH_OEN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):flash_oen';
NODE_NAME	U13 M6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635788@ALTERA.MAX V, 5M2210ZF256I5ND.NORMAL(CHIPS)':
 'DIFFIO_B5N':;
NODE_NAME	U10 F8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'OE#':;
NODE_NAME	U1 L11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_RX_T63P/DQ8T':;
NET_NAME
'C_JTAG_TDI'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):C_JTAG_TDI':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):c_jtag_tdi';
NODE_NAME	R147 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663336@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 K7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662817@ALTERA.MAX II, EPM570GF100I5NB.NORMAL(CHIPS)':
 'IO_B1_K7':;
NET_NAME
'HSMC_TX_D_P6'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_TX_D_P6':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_tx_d_p6',
 RELATIVE_PROPAGATION_DELAY='HSMA_TX:G:L:S::200 mil';
NODE_NAME	J7 83
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '83':;
NODE_NAME	U1 AJ23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_TX_B64P/DQ8B':;
NET_NAME
'DDR3_DQ7'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_DQ7':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_dq7';
NODE_NAME	U8 H7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'DQ7':;
NODE_NAME	U1 D20
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_RX_T15P/DQ2T':;
NET_NAME
'ENETA_TX_ER'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETA_TX_ER':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):eneta_tx_er';
NODE_NAME	U14 7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'TX_ER':;
NODE_NAME	U1 E30
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_TX_R64N':;
NET_NAME
'USB_DATA4'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USB_DATA4':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):usb_data4';
NODE_NAME	U16 B10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663064@ALTERA.MAX II, EPM570GF100I5NC.NORMAL(CHIPS)':
 'IO_B2_B10':;
NODE_NAME	U1 K25
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_TX_R50P/DQ7R':;
NET_NAME
'FSM_A8'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FSM_A8':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fsm_a8';
NODE_NAME	U13 D16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'DIFFIO_R4N':;
NODE_NAME	U11 43
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'A7':;
NODE_NAME	U10 A3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'A8':;
NODE_NAME	U1 B8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_TX_T50N/DQ7T':;
NET_NAME
'JTAG_TX'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):JTAG_TX':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):jtag_tx';
NODE_NAME	D12 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662932@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	U16 A1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663064@ALTERA.MAX II, EPM570GF100I5NC.NORMAL(CHIPS)':
 'IO_B2_A1':;
NET_NAME
'VREF_3.3V_VCCIO'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):VREF_3.3V_VCCIO':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):\vref_3.3v_vccio\';
NODE_NAME	U1 AE8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VREFB3AN0':;
NODE_NAME	R290 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638654@RESISTOR 0402.RES 10.0K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R289 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638665@RESISTOR 0402.RES 10.0K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C286 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18330814@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C288 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18330830@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C289 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18330844@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C287 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18330822@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'HSMC_TX_D_P7'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_TX_D_P7':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_tx_d_p7',
 RELATIVE_PROPAGATION_DELAY='HSMA_TX:G:L:S::200 mil';
NODE_NAME	J7 89
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '89':;
NODE_NAME	U1 AK21
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_TX_B60P':;
NET_NAME
'DDR3_CKE'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_CKE':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_cke';
NODE_NAME	U7 K9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'CKE':;
NODE_NAME	U8 K9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'CKE':;
NODE_NAME	R58 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18571552@RESISTOR 0402.RES 51 OHM 5% 1/10W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R59 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19216745@RESISTOR 0402.RES 4.7K OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	V3 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19218008@MISC.VIA, 017RD010_PTH.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	U1 C11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_TX_T40P/DQ5T':;
NET_NAME
'ENETA_TX_D0'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETA_TX_D0':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):eneta_tx_d0';
NODE_NAME	U14 11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'TXD0':;
NODE_NAME	U1 J28
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_TX_R58P/DQ8R':;
NET_NAME
'FX2_PA4'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FX2_PA4':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fx2_pa4';
NODE_NAME	U18 F6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'PA4':;
NODE_NAME	U16 D3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662817@ALTERA.MAX II, EPM570GF100I5NB.NORMAL(CHIPS)':
 'IO_B1_D3':;
NET_NAME
'HSMC_TX_D_P8'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_TX_D_P8':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_tx_d_p8',
 RELATIVE_PROPAGATION_DELAY='HSMA_TX:G:L:S::200 mil';
NODE_NAME	J7 101
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '101':;
NODE_NAME	U1 AJ20
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_TX_B57P/DQ8B':;
NET_NAME
'DDR3_DQ2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_DQ2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_dq2';
NODE_NAME	U8 F2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'DQ2':;
NODE_NAME	U1 C21
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_RX_T11P/DQ2T':;
NET_NAME
'ENETA_TX_D1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETA_TX_D1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):eneta_tx_d1';
NODE_NAME	U14 12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'TXD1':;
NODE_NAME	U1 J29
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_TX_R58N/DQ8R':;
NET_NAME
'FSM_D9'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FSM_D9':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fsm_d9';
NODE_NAME	U13 L12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'DIFFIO_R17N':;
NODE_NAME	U11 9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'DQ9':;
NODE_NAME	U10 E3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'D9':;
NODE_NAME	U1 H15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_RX_T53N/DQSN7T':;
NET_NAME
'FX2_PA3'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FX2_PA3':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fx2_pa3';
NODE_NAME	U18 F7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'PA3':;
NODE_NAME	U16 D2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662817@ALTERA.MAX II, EPM570GF100I5NB.NORMAL(CHIPS)':
 'IO_B1_D2':;
NET_NAME
'HSMC_TX_D_P9'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_TX_D_P9':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_tx_d_p9',
 RELATIVE_PROPAGATION_DELAY='HSMA_TX:G:L:S::200 mil';
NODE_NAME	J7 107
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '107':;
NODE_NAME	U1 AJ19
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_TX_B53P/DQ7B':;
NET_NAME
'DDR3_A2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_A2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_a2';
NODE_NAME	U7 P3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'A2':;
NODE_NAME	U8 P3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'A2':;
NODE_NAME	RN1 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18567737@RESPAK.RES, 51 OHM RES_PAK_8.NORMAL(CHIPS)':
 '1':;
NODE_NAME	V18 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19894358@MISC.VIA, 017RD010_PTH.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	U1 E21
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_RX_T7N/DQ1T':;
NET_NAME
'ENETA_TX_D2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETA_TX_D2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):eneta_tx_d2';
NODE_NAME	U14 14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'TXD2':;
NODE_NAME	U1 H29
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_TX_R60P/DQ8R':;
NET_NAME
'SRAM_BWBN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):SRAM_BWBN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):sram_bwbn';
NODE_NAME	U11 94
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'BWB_N':;
NODE_NAME	U1 A2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_TX_T70N/DQ9T':;
NET_NAME
'FSM_A5'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FSM_A5':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fsm_a5';
NODE_NAME	U13 E12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'DIFFIO_R3P':;
NODE_NAME	U11 34
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'A4':;
NODE_NAME	U10 D2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'A5':;
NODE_NAME	U1 A10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_TX_T48P/DQ6T':;
NET_NAME
'24M_XTALOUT'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):24M_XTALOUT':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):\24m_xtalout\';
NODE_NAME	U18 C2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'XTALOUT':;
NODE_NAME	Y1 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663310@CLOCK.OSC, CRYSTAL 24MHZ MINI XTL.NORMAL(CHIPS)':
 '3':;
NODE_NAME	C147 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662609@CAPACITOR_0402.CAP 12PF +/-5% 50V 0402.NORMAL(CHIPS)':
 '1':;
NET_NAME
'HSMC_TX_D_P10'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_TX_D_P10':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_tx_d_p10',
 RELATIVE_PROPAGATION_DELAY='HSMA_TX:G:L:S::200 mil';
NODE_NAME	J7 113
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '113':;
NODE_NAME	U1 AJ17
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_TX_B52P':;
NET_NAME
'DDR3_DQ21'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_DQ21':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_dq21';
NODE_NAME	U7 H8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'DQ5':;
NODE_NAME	U1 C17
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_RX_T31P/DQ4T':;
NET_NAME
'ENETA_TX_D3'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETA_TX_D3':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):eneta_tx_d3';
NODE_NAME	U14 16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'TXD3':;
NODE_NAME	U1 H30
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_TX_R60N/DQ8R':;
NET_NAME
'SRAM_BWAN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):SRAM_BWAN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):sram_bwan';
NODE_NAME	U11 93
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'BWA_N':;
NODE_NAME	U1 A3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_TX_T70P':;
NET_NAME
'FSM_A19'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FSM_A19':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fsm_a19';
NODE_NAME	U13 H14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'DIFFIO_R10P':;
NODE_NAME	U11 99
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'A18':;
NODE_NAME	U10 B7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'A19':;
NODE_NAME	U1 J7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_TX_T62P':;
NET_NAME
'FX2_FLAGB'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FX2_FLAGB':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fx2_flagb';
NODE_NAME	U18 G7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'CTL1':;
NODE_NAME	U16 G1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662817@ALTERA.MAX II, EPM570GF100I5NB.NORMAL(CHIPS)':
 'IO_B1_G1':;
NET_NAME
'PGOOD_MAIN_12V'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):PGOOD_MAIN_12V':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):pgood_main_12v';
NODE_NAME	R267 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18247215@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U26 12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'RUN/SS':;
NODE_NAME	C210 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20190317@CAPACITOR_0402.CAP 1.0UF 10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R246 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18429642@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R254 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18430257@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R227 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19359654@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U24 17
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901781@REGULATOR.REG SWITCHING, LTC3855.NORMAL(CHIPS)':
 'PGOOD2':;
NODE_NAME	R219 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902371@RESISTOR 0402.RES 100K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NET_NAME
'HSMC_TX_D_P11'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_TX_D_P11':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_tx_d_p11',
 RELATIVE_PROPAGATION_DELAY='HSMA_TX:G:L:S::200 mil';
NODE_NAME	J7 119
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '119':;
NODE_NAME	U1 AG24
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_TX_B69P/DQ9B':;
NET_NAME
'DDR3_DQS_P3'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_DQS_P3':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_dqs_p3';
NODE_NAME	U7 C7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'DQS_P1':;
NODE_NAME	U1 K17
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_RX_T37P/DQS5T':;
NET_NAME
'ENETA_RX_CLK'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETA_RX_CLK':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):eneta_rx_clk';
NODE_NAME	U14 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'RXCLK':;
NODE_NAME	U1 T23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17174560@ALTERA.5CEFA7F31C7NES_F896N.NORMAL(CHIPS)':
 'CLK5P /DIFFIO_RX_R41P':;
NET_NAME
'FSM_D6'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FSM_D6':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fsm_d6';
NODE_NAME	U13 L16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'DIFFIO_R16P':;
NODE_NAME	U11 72
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'DQ6':;
NODE_NAME	U10 G6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'D6':;
NODE_NAME	U1 E12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_RX_T51P/DQ7T':;
NET_NAME
'C_JTAG_TMS'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):C_JTAG_TMS':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):c_jtag_tms';
NODE_NAME	R148 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663288@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 K6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662817@ALTERA.MAX II, EPM570GF100I5NB.NORMAL(CHIPS)':
 'IO_B1_K6':;
NET_NAME
'HSMC_TX_D_P12'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_TX_D_P12':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_tx_d_p12',
 RELATIVE_PROPAGATION_DELAY='HSMA_TX:G:L:S::200 mil';
NODE_NAME	J7 125
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '125':;
NODE_NAME	U1 AH19
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_TX_B56P/DQ7B':;
NET_NAME
'DDR3_DQ6'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_DQ6':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_dq6';
NODE_NAME	U8 G2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'DQ6':;
NODE_NAME	U1 D25
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_TX_T10P/DQ2T':;
NET_NAME
'ENETA_RX_DV'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETA_RX_DV':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):eneta_rx_dv';
NODE_NAME	U14 94
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'RX_DV':;
NODE_NAME	U1 L26
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_RX_R55N/DQ7R':;
NET_NAME
'SRAM_ADVN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):SRAM_ADVN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):sram_advn';
NODE_NAME	U11 83
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'ADV_N':;
NODE_NAME	R87 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16790728@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 G6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_TX_T78P':;
NET_NAME
'FSM_A2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FSM_A2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fsm_a2';
NODE_NAME	U13 C14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'DIFFIO_R1N':;
NODE_NAME	U11 36
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'A1':;
NODE_NAME	U10 B1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'A2':;
NODE_NAME	U1 A11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_TX_T42N/DQ6T':;
NET_NAME
'N186625920'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):N186625920':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):n186625920';
NODE_NAME	D14 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662587@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	R167 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663524@RESISTOR 0402.RES 56.2 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'HSMC_TX_D_P13'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_TX_D_P13':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_tx_d_p13',
 RELATIVE_PROPAGATION_DELAY='HSMA_TX:G:L:S::200 mil';
NODE_NAME	J7 131
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '131':;
NODE_NAME	U1 AG17
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_TX_B49P/DQ7B':;
NET_NAME
'ENETA_RX_ER'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETA_RX_ER':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):eneta_rx_er';
NODE_NAME	U14 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'RX_ER':;
NODE_NAME	U1 R21
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_RX_R57P':;
NET_NAME
'FX2_PD2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FX2_PD2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fx2_pd2';
NODE_NAME	U18 B6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'PD2':;
NODE_NAME	R156 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663480@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NET_NAME
'HSMC_TX_D_P14'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_TX_D_P14':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_tx_d_p14',
 RELATIVE_PROPAGATION_DELAY='HSMA_TX:G:L:S::200 mil';
NODE_NAME	J7 137
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '137':;
NODE_NAME	U1 AJ15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_TX_B45P/DQ6B':;
NET_NAME
'DDR3_A8'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_A8':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_a8';
NODE_NAME	U7 T8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'A8':;
NODE_NAME	U8 T8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'A8':;
NODE_NAME	RN3 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19079563@RESPAK.RES, 51 OHM RES_PAK_8.NORMAL(CHIPS)':
 '1':;
NODE_NAME	V8 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19895272@MISC.VIA, 017RD010_PTH.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	U1 H17
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17174560@ALTERA.5CEFA7F31C7NES_F896N.NORMAL(CHIPS)':
 'CLK10P /DIFFIO_RX_T33P':;
NET_NAME
'ENETA_RX_D0'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETA_RX_D0':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):eneta_rx_d0';
NODE_NAME	U14 95
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'RXD0':;
NODE_NAME	U1 N26
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_RX_R51P/DQ7R':;
NET_NAME
'SRAM_ADSPN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):SRAM_ADSPN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):sram_adspn';
NODE_NAME	U11 84
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'ADSP_N':;
NODE_NAME	R86 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16790654@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 J10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_TX_T76N/DQ10T':;
NET_NAME
'FSM_A14'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FSM_A14':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fsm_a14';
NODE_NAME	U13 F16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'DIFFIO_R7N':;
NODE_NAME	U11 49
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'A13':;
NODE_NAME	U10 B5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'A14':;
NODE_NAME	U1 C6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_TX_T56N':;
NET_NAME
'FX2_PD7'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FX2_PD7':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fx2_pd7';
NODE_NAME	U18 A2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'PD7':;
NODE_NAME	U16 K2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662817@ALTERA.MAX II, EPM570GF100I5NB.NORMAL(CHIPS)':
 'IO_B1_K2':;
NET_NAME
'HSMC_TX_D_P15'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_TX_D_P15':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_tx_d_p15',
 RELATIVE_PROPAGATION_DELAY='HSMA_TX:G:L:S::200 mil';
NODE_NAME	J7 143
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '143':;
NODE_NAME	U1 AH14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_TX_B44P':;
NET_NAME
'DDR3_DQ13'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_DQ13':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_dq13';
NODE_NAME	U8 A2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'DQ13':;
NODE_NAME	U1 B23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_TX_T20P/DQ3T':;
NET_NAME
'ENETA_RX_D1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETA_RX_D1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):eneta_rx_d1';
NODE_NAME	U14 92
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'RXD1':;
NODE_NAME	U1 N27
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_RX_R51N/DQ7R':;
NET_NAME
'SRAM_ZZ'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):SRAM_ZZ':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):sram_zz';
NODE_NAME	U11 64
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'ZZ':;
NODE_NAME	R88 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16790802@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 F6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_TX_T78N/DQ10T':;
NET_NAME
'N186627311'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):N186627311':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):n186627311';
NODE_NAME	R163 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662726@RESISTOR 0402.RES 56.2 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	D12 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662932@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'ANODE':;
NET_NAME
'FAN_FORCE_ON'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FAN_FORCE_ON':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fan_force_on';
NODE_NAME	U13 C8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635679@ALTERA.MAX V, 5M2210ZF256I5NB.NORMAL(CHIPS)':
 'DIFFIO_T7P':;
NODE_NAME	R48 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586118@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	SW2 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586008@SWITCH.SWITCH, DIP X4, TDA04H0SB1.NORMAL(CHIPS)':
 'B4':;
NET_NAME
'HSMC_TX_D_P16'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_TX_D_P16':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_tx_d_p16',
 RELATIVE_PROPAGATION_DELAY='HSMA_TX:G:L:S::200 mil';
NODE_NAME	J7 149
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '149':;
NODE_NAME	U1 AE15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_TX_B48P/DQ6B':;
NET_NAME
'DDR3_A12'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_A12':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_a12';
NODE_NAME	U7 N7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'A12/BCN':;
NODE_NAME	U8 N7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'A12/BCN':;
NODE_NAME	RN1 7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18569606@RESPAK.RES, 51 OHM RES_PAK_8.NORMAL(CHIPS)':
 '1':;
NODE_NAME	V15 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19894762@MISC.VIA, 017RD010_PTH.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	U1 C25
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_TX_T10N/DQ2T':;
NET_NAME
'ENETA_RX_D2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETA_RX_D2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):eneta_rx_d2';
NODE_NAME	U14 93
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'RXD2':;
NODE_NAME	U1 N24
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_RX_R53P/DQS7R':;
NET_NAME
'FX2_PA7'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FX2_PA7':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fx2_pa7';
NODE_NAME	U18 C6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'PA7':;
NODE_NAME	U16 C2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662817@ALTERA.MAX II, EPM570GF100I5NB.NORMAL(CHIPS)':
 'IO_B1_C2':;
NET_NAME
'CLKIN_50_FPGA_RIGHT'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):CLKIN_50_FPGA_RIGHT':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):clkin_50_fpga_right';
NODE_NAME	U4 9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16825370@CLOCK.CLK BUFFER 1TO3 LVCMOS SL18860.NORMAL(CHIPS)':
 'CLKOUT2':;
NODE_NAME	U1 P22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17174560@ALTERA.5CEFA7F31C7NES_F896N.NORMAL(CHIPS)':
 'CLK4P,FPLL_TR_FBP /DIFFIO_RX_R4':;
NET_NAME
'FPGA_MAX_DCLK'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FPGA_MAX_DCLK':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fpga_max_dclk';
NODE_NAME	U13 K4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'IOB1_4':;
NODE_NAME	R17 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17264706@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R16 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17264140@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NET_NAME
'DDR3_DQ23'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_DQ23':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_dq23';
NODE_NAME	U7 H7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'DQ7':;
NODE_NAME	U1 B19
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_TX_T26P/DQ4T':;
NET_NAME
'ENETA_RX_D3'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETA_RX_D3':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):eneta_rx_d3';
NODE_NAME	U14 91
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'RXD3':;
NODE_NAME	U1 N25
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_RX_R53N/DQSN7R':;
NET_NAME
'FLASH_WEN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FLASH_WEN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):flash_wen';
NODE_NAME	U13 N6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635788@ALTERA.MAX V, 5M2210ZF256I5ND.NORMAL(CHIPS)':
 'DIFFIO_B4N':;
NODE_NAME	U10 G8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'WE#':;
NODE_NAME	R80 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16800439@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 P12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_RX_T65P':;
NET_NAME
'N186627090'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):N186627090':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):n186627090';
NODE_NAME	R162 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663513@RESISTOR 0402.RES 56.2 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	D11 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662704@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'ANODE':;
NET_NAME
'DDR3_DQ14'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_DQ14':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_dq14';
NODE_NAME	U8 B8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'DQ14':;
NODE_NAME	U1 E18
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_RX_T19N/DQ3T':;
NET_NAME
'ENETA_RX_CRS'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETA_RX_CRS':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):eneta_rx_crs';
NODE_NAME	U14 84
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'CRS':;
NODE_NAME	U1 R22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_RX_R57N':;
NET_NAME
'LTC3608B_SW'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3608B_SW':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3608b_sw';
NODE_NAME	U25 8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'SW#8':;
NODE_NAME	U25 33
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'SW#33':;
NODE_NAME	U25 45
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'SW#45':;
NODE_NAME	U25 46
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'SW#46':;
NODE_NAME	U25 44
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'SW#44':;
NODE_NAME	U25 43
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'SW#43':;
NODE_NAME	U25 42
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'SW#42':;
NODE_NAME	U25 41
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'SW#41':;
NODE_NAME	U25 47
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'SW#47':;
NODE_NAME	U25 55
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'SW_EPAD':;
NODE_NAME	L4 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19491346@INDUCTOR.IND 0.47UH IR=18A ISAT=20A SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C197 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349494@CAPACITOR_0402.CAP 0.22UF 10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FX2_D_N'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FX2_D_N':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fx2_d_n';
NODE_NAME	U18 E1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'DMINUS':;
NODE_NAME	J10 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18978745@CONN.CONN, USB TYPE B.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U19 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662620@DIODE.DIODE, ESD TPD2EUSB30.NORMAL(CHIPS)':
 'D-':;
NET_NAME
'FPGA_MAX_NCS'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FPGA_MAX_NCS':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fpga_max_ncs';
NODE_NAME	U13 L5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'IOB1_5':;
NODE_NAME	R19 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17264714@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R22 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17264151@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NET_NAME
'ENETA_RX_COL'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETA_RX_COL':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):eneta_rx_col';
NODE_NAME	U14 83
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'COL':;
NODE_NAME	U1 K27
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_RX_R59P/DQ8R':;
NET_NAME
'LTC3608B_BOOST'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3608B_BOOST':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3608b_boost';
NODE_NAME	C197 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349494@CAPACITOR_0402.CAP 0.22UF 10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D36 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349442@DIODE.DIODE, SCHOTTKY CMDSH-3.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U25 11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'BOOST':;
NET_NAME
'FX2_PD6'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FX2_PD6':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fx2_pd6';
NODE_NAME	U18 C3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'PD6':;
NODE_NAME	U16 J5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662817@ALTERA.MAX II, EPM570GF100I5NB.NORMAL(CHIPS)':
 'IO_B1_J5':;
NET_NAME
'OVERTEMP'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):OVERTEMP':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):overtemp';
NODE_NAME	R285 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17593855@RESISTOR 0402.RES 4.7K OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U13 B7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635679@ALTERA.MAX V, 5M2210ZF256I5NB.NORMAL(CHIPS)':
 'DIFFIO_T7N':;
NET_NAME
'DDR3_DQ18'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_DQ18':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_dq18';
NODE_NAME	U7 F2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'DQ2':;
NODE_NAME	U1 A18
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_TX_T28N/DQ4T':;
NET_NAME
'LTC3608B_RUN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3608B_RUN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3608b_run';
NODE_NAME	R227 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19359654@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C198 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20190153@CAPACITOR_0402.CAP 1.0UF 10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U25 12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'RUN/SS':;
NODE_NAME	R228 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19360037@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FX2_FLAGA'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FX2_FLAGA':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fx2_flaga';
NODE_NAME	U18 H7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'CTL0':;
NODE_NAME	U16 D1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662817@ALTERA.MAX II, EPM570GF100I5NB.NORMAL(CHIPS)':
 'IO_B1_D1':;
NET_NAME
'FPGA_PR_ERROR'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FPGA_PR_ERROR':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fpga_pr_error';
NODE_NAME	U13 P2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'DIFFIO_L21N':;
NODE_NAME	R7 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17204022@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U1 V11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17175700@ALTERA.5CEFA7F31C7NES_F896G.NORMAL(CHIPS)':
 'PR_ERROR /DIFFIO_RX_B7P':;
NET_NAME
'DDR3_DQ24'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_DQ24':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_dq24';
NODE_NAME	U7 D7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'DQ8':;
NODE_NAME	U1 C15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_RX_T39N/DQ5T':;
NET_NAME
'LTC3608B_ITH'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3608B_ITH':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3608b_ith';
NODE_NAME	R230 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349234@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C203 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19409240@CAPACITOR_0402.CAP 22PF 5% 50V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U25 18
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'ITH':;
NODE_NAME	C204 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19409612@CAPACITOR_0402.CAP 270PF 5% 50V 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FX2_FLAGC'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FX2_FLAGC':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fx2_flagc';
NODE_NAME	U18 H8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'CTL2':;
NODE_NAME	U16 C1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662817@ALTERA.MAX II, EPM570GF100I5NB.NORMAL(CHIPS)':
 'IO_B1_C1':;
NET_NAME
'FPGA_PR_DONE'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FPGA_PR_DONE':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fpga_pr_done';
NODE_NAME	U13 H1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'IOB1_3':;
NODE_NAME	R8 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17204037@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U1 V10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17175700@ALTERA.5CEFA7F31C7NES_F896G.NORMAL(CHIPS)':
 'PR_DONE /DIFFIO_RX_B7N':;
NET_NAME
'DDR3_BA1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_BA1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_ba1';
NODE_NAME	U7 N8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'BA1':;
NODE_NAME	U8 N8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'BA1':;
NODE_NAME	RN3 8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19079605@RESPAK.RES, 51 OHM RES_PAK_8.NORMAL(CHIPS)':
 '1':;
NODE_NAME	V13 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19895745@MISC.VIA, 017RD010_PTH.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	U1 F20
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_RX_T17P':;
NET_NAME
'EEPROM_SCL'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):EEPROM_SCL':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):eeprom_scl';
NODE_NAME	J5 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18709658@CONN.HEADER, 1X3-PIN.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R294 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20183585@RESISTOR 0402.RES 2.0K OHM 1/16W 1% 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U12 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16903089@MEMORY.EEPROM, 24AA64, MSOP, 8-LEAD.NORMAL(CHIPS)':
 'SCL':;
NODE_NAME	U1 AG7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_TX_B16P/DQ2B':;
NET_NAME
'LTC3608B_ITH_CR'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3608B_ITH_CR':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3608b_ith_cr';
NODE_NAME	C204 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19409612@CAPACITOR_0402.CAP 270PF 5% 50V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R232 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19409775@RESISTOR 0402.RES 11.3K OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FX2_PA6'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FX2_PA6':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fx2_pa6';
NODE_NAME	U18 C7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'PA6':;
NODE_NAME	U16 F2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662817@ALTERA.MAX II, EPM570GF100I5NB.NORMAL(CHIPS)':
 'IO_B1_F2':;
NET_NAME
'FPGA_PR_READY'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FPGA_PR_READY':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fpga_pr_ready';
NODE_NAME	U13 E2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'IOB1_1':;
NODE_NAME	R9 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17204052@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U1 AF6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17175700@ALTERA.5CEFA7F31C7NES_F896G.NORMAL(CHIPS)':
 'PR_READY /DIFFIO_TX_B8N/DQ1B':;
NET_NAME
'DDR3_DQ3'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_DQ3':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_dq3';
NODE_NAME	U8 F8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'DQ3':;
NODE_NAME	U1 C19
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_RX_T15N/DQ2T':;
NET_NAME
'EEPROM_SDA'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):EEPROM_SDA':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):eeprom_sda';
NODE_NAME	J5 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18709658@CONN.HEADER, 1X3-PIN.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R295 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20183593@RESISTOR 0402.RES 2.0K OHM 1/16W 1% 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U12 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16903089@MEMORY.EEPROM, 24AA64, MSOP, 8-LEAD.NORMAL(CHIPS)':
 'SDA':;
NODE_NAME	U1 AH7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_TX_B16N/DQ2B':;
NET_NAME
'FSM_D11'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FSM_D11':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fsm_d11';
NODE_NAME	U13 L13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'DIFFIO_R18N':;
NODE_NAME	U11 13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'DQ11':;
NODE_NAME	U10 F4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'D11':;
NODE_NAME	U1 D10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_RX_T55N/DQ7T':;
NET_NAME
'LTC3608B_EXTVCC'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3608B_EXTVCC':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3608b_extvcc';
NODE_NAME	U25 29
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'EXTVCC':;
NET_NAME
'MAX_SDA'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):MAX_SDA':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):max_sda';
NODE_NAME	U16 J7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662666@ALTERA.MAX II, EPM570GF100I5ND.NORMAL(CHIPS)':
 'IO1/DEV_OE':;
NODE_NAME	R151 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662888@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_INIT_DONE'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FPGA_INIT_DONE':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fpga_init_done';
NODE_NAME	U13 L1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'DIFFIO_L15N':;
NODE_NAME	R10 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17203892@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U1 W22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17175700@ALTERA.5CEFA7F31C7NES_F896G.NORMAL(CHIPS)':
 'INIT_DONE /DIFFIO_RX_R2P':;
NET_NAME
'DDR3_RASN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_RASN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_rasn';
NODE_NAME	U8 J3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'R\A\S\':;
NODE_NAME	U7 J3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'R\A\S\':;
NODE_NAME	RN2 7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18570357@RESPAK.RES, 51 OHM RES_PAK_8.NORMAL(CHIPS)':
 '1':;
NODE_NAME	V12 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19895171@MISC.VIA, 017RD010_PTH.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	U1 A24
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_TX_T16N':;
NET_NAME
'LTC3608B_VRNG'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3608B_VRNG':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3608b_vrng';
NODE_NAME	U25 17
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'VRNG':;
NODE_NAME	R234 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349619@RESISTOR 0402.RES 10.0K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NET_NAME
'24M_XTALIN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):24M_XTALIN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):\24m_xtalin\';
NODE_NAME	U18 C1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'XTALIN':;
NODE_NAME	Y1 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663310@CLOCK.OSC, CRYSTAL 24MHZ MINI XTL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C146 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662998@CAPACITOR_0402.CAP 12PF +/-5% 50V 0402.NORMAL(CHIPS)':
 '1':;
NET_NAME
'SI570_EN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):SI570_EN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):si570_en';
NODE_NAME	U13 A9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635679@ALTERA.MAX V, 5M2210ZF256I5NB.NORMAL(CHIPS)':
 'DIFFIO_T10P':;
NODE_NAME	X1 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20139482@CLOCK.XO, I2C PROGRAMMABLE 2.5V SI570.NORMAL(CHIPS)':
 'OE':;
NODE_NAME	R33 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17887553@RESISTOR 0402.RES 4.7K OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'DDR3_DQS_P0'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_DQS_P0':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_dqs_p0';
NODE_NAME	U8 F3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'DQS_P0':;
NODE_NAME	U1 K20
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_RX_T13P/DQS2T':;
NET_NAME
'FSM_A1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FSM_A1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fsm_a1';
NODE_NAME	U13 E14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'DIFFIO_R1P':;
NODE_NAME	U11 37
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'A0':;
NODE_NAME	U10 A1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'A1':;
NODE_NAME	U1 B11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_TX_T42P/DQ6T':;
NET_NAME
'LTC3608B_INTVCC'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3608B_INTVCC':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3608b_intvcc';
NODE_NAME	R230 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349234@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U25 32
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'INTVCC#32':;
NODE_NAME	U25 31
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'INTVCC#31':;
NODE_NAME	D36 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349442@DIODE.DIODE, SCHOTTKY CMDSH-3.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C196 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349459@CAPACITOR_0805.CAP 4.7UF +/-10% 16V 0805.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U25 19
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'FCB':;
NET_NAME
'FX2_PA2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FX2_PA2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fx2_pa2';
NODE_NAME	U18 F8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'PA2':;
NODE_NAME	U16 B1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662817@ALTERA.MAX II, EPM570GF100I5NB.NORMAL(CHIPS)':
 'IO_B1_B1':;
NET_NAME
'DDR3_DQ26'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_DQ26':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_dq26';
NODE_NAME	U7 C8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'DQ10':;
NODE_NAME	U1 C12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_TX_T36N/DQ5T':;
NET_NAME
'FSM_A15'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FSM_A15':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fsm_a15';
NODE_NAME	U13 G13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'DIFFIO_R8P':;
NODE_NAME	U11 50
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'A14':;
NODE_NAME	U10 C5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'A15':;
NODE_NAME	U1 F13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_TX_T58P/DQ8T':;
NET_NAME
'LTC3608B_VFB'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3608B_VFB':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3608b_vfb';
NODE_NAME	R233 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19360273@RESISTOR 0402.RES 9.53K OHMS 1% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U25 23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'VFB':;
NODE_NAME	R231 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19360236@RESISTOR 0402.RES 30.1K OHM 1% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FX2_PD5'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FX2_PD5':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fx2_pd5';
NODE_NAME	U18 A3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'PD5':;
NODE_NAME	U16 K3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662817@ALTERA.MAX II, EPM570GF100I5NB.NORMAL(CHIPS)':
 'IO_B1_K3':;
NET_NAME
'DDR3_A1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_A1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_a1';
NODE_NAME	U7 P7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'A1':;
NODE_NAME	U8 P7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'A1':;
NODE_NAME	RN3 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19079595@RESPAK.RES, 51 OHM RES_PAK_8.NORMAL(CHIPS)':
 '1':;
NODE_NAME	V9 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19895518@MISC.VIA, 017RD010_PTH.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	U1 G23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_RX_T3N/DQ1T':;
NET_NAME
'SRAM_OEN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):SRAM_OEN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):sram_oen';
NODE_NAME	U11 86
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'OE_N':;
NODE_NAME	U1 E7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_TX_T74P/DQ10T':;
NET_NAME
'FSM_A16'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FSM_A16':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fsm_a16';
NODE_NAME	U13 G15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'DIFFIO_R8N':;
NODE_NAME	U11 80
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'A15':;
NODE_NAME	U10 D7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'A16':;
NODE_NAME	U1 E13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_TX_T58N/DQ8T':;
NET_NAME
'LTC3608B_ION'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3608B_ION':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3608b_ion';
NODE_NAME	U25 22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'ION':;
NODE_NAME	R226 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19408984@RESISTOR 0402.RES 75K OHM 1% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FX2_PB0'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FX2_PB0':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fx2_pb0';
NODE_NAME	U18 H3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'PB0':;
NODE_NAME	U16 G2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662817@ALTERA.MAX II, EPM570GF100I5NB.NORMAL(CHIPS)':
 'IO_B1_G2':;
NET_NAME
'DDR3_DQ11'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_DQ11':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_dq11';
NODE_NAME	U8 C2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'DQ11':;
NODE_NAME	U1 F19
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_RX_T19P/DQ3T':;
NET_NAME
'SRAM_WEN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):SRAM_WEN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):sram_wen';
NODE_NAME	U11 87
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'BWE_N':;
NODE_NAME	U1 D6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_TX_T72N':;
NET_NAME
'FSM_D1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FSM_D1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fsm_d1';
NODE_NAME	U13 J15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'DIFFIO_R13N':;
NODE_NAME	U11 59
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'DQ1':;
NODE_NAME	U10 E2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'D1':;
NODE_NAME	U1 E16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_RX_T43N/DQ6T':;
NET_NAME
'LTC3608_SW'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3608_SW':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3608_sw';
NODE_NAME	U26 8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'SW#8':;
NODE_NAME	U26 33
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'SW#33':;
NODE_NAME	U26 45
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'SW#45':;
NODE_NAME	U26 46
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'SW#46':;
NODE_NAME	U26 44
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'SW#44':;
NODE_NAME	U26 43
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'SW#43':;
NODE_NAME	U26 42
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'SW#42':;
NODE_NAME	U26 41
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'SW#41':;
NODE_NAME	U26 47
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'SW#47':;
NODE_NAME	U26 55
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'SW_EPAD':;
NODE_NAME	L6 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18858547@INDUCTOR.IND 0.47UH IR=18A ISAT=20A SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C209 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18414394@CAPACITOR_0402.CAP 0.22UF 10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FX2_PD1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FX2_PD1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fx2_pd1';
NODE_NAME	U18 A7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'PD1':;
NODE_NAME	R159 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663347@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NET_NAME
'DDR3_A0'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_A0':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_a0';
NODE_NAME	U7 N3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'A0':;
NODE_NAME	U8 N3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'A0':;
NODE_NAME	RN1 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18568938@RESPAK.RES, 51 OHM RES_PAK_8.NORMAL(CHIPS)':
 '1':;
NODE_NAME	V5 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19894665@MISC.VIA, 017RD010_PTH.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	U1 A16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_TX_T32P/DQ4T':;
NET_NAME
'FSM_A10'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FSM_A10':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fsm_a10';
NODE_NAME	U13 E15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'DIFFIO_R5N':;
NODE_NAME	U11 45
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'A9':;
NODE_NAME	U10 C3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'A10':;
NODE_NAME	U1 A8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_TX_T52N/DQ7T':;
NET_NAME
'LTC3600_INTVCC'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3600_INTVCC':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3600_intvcc';
NODE_NAME	U28 10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18857016@REGULATOR.REG SWITCHING, LTC3600EDD.NORMAL(CHIPS)':
 'INTVCC':;
NODE_NAME	U28 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18857016@REGULATOR.REG SWITCHING, LTC3600EDD.NORMAL(CHIPS)':
 'MODE/SYNC':;
NODE_NAME	U28 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18857016@REGULATOR.REG SWITCHING, LTC3600EDD.NORMAL(CHIPS)':
 'ITH':;
NODE_NAME	C224 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19110290@CAPACITOR_0402.CAP 1.0UF 10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'JTAG_RX'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):JTAG_RX':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):jtag_rx';
NODE_NAME	D11 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662704@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	U16 A2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663064@ALTERA.MAX II, EPM570GF100I5NC.NORMAL(CHIPS)':
 'IO_B2_A2':;
NET_NAME
'LPDDR2_DM2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_DM2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_dm2';
NODE_NAME	U9 AB20
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DM2':;
NODE_NAME	R70 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19185421@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'DDR3_DQS_N3'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_DQS_N3':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_dqs_n3';
NODE_NAME	U7 B7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'DQS_N1':;
NODE_NAME	U1 J17
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_RX_T37N/DQSN5T':;
NET_NAME
'LTC3600_RT'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3600_RT':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3600_rt';
NODE_NAME	U28 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18857016@REGULATOR.REG SWITCHING, LTC3600EDD.NORMAL(CHIPS)':
 'RT':;
NODE_NAME	R260 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19110795@RESISTOR 0402.RES 17.8K OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NET_NAME
'FX2_PA1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FX2_PA1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fx2_pa1';
NODE_NAME	U18 G6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'PA1':;
NODE_NAME	U16 G3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662817@ALTERA.MAX II, EPM570GF100I5NB.NORMAL(CHIPS)':
 'IO_B1_G3':;
NET_NAME
'LPDDR2_DM3'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_DM3':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_dm3';
NODE_NAME	U9 B20
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DM3':;
NODE_NAME	R71 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19185413@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'DDR3_ODT'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_ODT':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_odt';
NODE_NAME	U7 K1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'ODT':;
NODE_NAME	U8 K1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'ODT':;
NODE_NAME	RN2 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18570317@RESPAK.RES, 51 OHM RES_PAK_8.NORMAL(CHIPS)':
 '1':;
NODE_NAME	V19 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19894910@MISC.VIA, 017RD010_PTH.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	U1 H19
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17174560@ALTERA.5CEFA7F31C7NES_F896N.NORMAL(CHIPS)':
 'CLK11P /DIFFIO_RX_T25P':;
NET_NAME
'FSM_A13'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FSM_A13':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fsm_a13';
NODE_NAME	U13 G14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'DIFFIO_R7P':;
NODE_NAME	U11 48
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'A12':;
NODE_NAME	U10 A5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'A13':;
NODE_NAME	U1 C7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_TX_T56P/DQ7T':;
NET_NAME
'LTC3600_ISET'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3600_ISET':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3600_iset';
NODE_NAME	U28 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18857016@REGULATOR.REG SWITCHING, LTC3600EDD.NORMAL(CHIPS)':
 'ISET':;
NODE_NAME	C225 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19110630@CAPACITOR_0402.CAP 2200PF 10% 50V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R258 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19109792@RESISTOR 0402.RES 30.1K OHM 1% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NET_NAME
'FX2_SLRDN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FX2_SLRDN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fx2_slrdn';
NODE_NAME	U18 A1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'RDY0':;
NODE_NAME	U16 K1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662817@ALTERA.MAX II, EPM570GF100I5NB.NORMAL(CHIPS)':
 'IO_B1_K1':;
NET_NAME
'DDR3_A3'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_A3':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_a3';
NODE_NAME	U7 N2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'A3':;
NODE_NAME	U8 N2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'A3':;
NODE_NAME	RN2 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18570333@RESPAK.RES, 51 OHM RES_PAK_8.NORMAL(CHIPS)':
 '1':;
NODE_NAME	V23 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19894998@MISC.VIA, 017RD010_PTH.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	U1 E22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_RX_T7P/DQ1T':;
NET_NAME
'LTC3103_FB'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3103_FB':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3103_fb';
NODE_NAME	U27 8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18855334@REGULATOR.REGULATOR, LTC3103.NORMAL(CHIPS)':
 'FB':;
NODE_NAME	R248 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18429540@RESISTOR 0402.RES 1 MEG OHM 1% 1/10W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R252 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18429562@RESISTOR 0402.RES 221K OHM 1% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C219 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18429594@CAPACITOR_0402.CAP 12PF +/-5% 50V 0402.NORMAL(CHIPS)':
 '1':;
NET_NAME
'FX2_PD0'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FX2_PD0':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fx2_pd0';
NODE_NAME	U18 A8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'PD0':;
NODE_NAME	R158 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662655@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NET_NAME
'DDR3_A10'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_A10':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_a10';
NODE_NAME	U7 L7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'A10/AP':;
NODE_NAME	U8 L7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'A10/AP':;
NODE_NAME	RN2 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18570349@RESPAK.RES, 51 OHM RES_PAK_8.NORMAL(CHIPS)':
 '1':;
NODE_NAME	V10 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19895118@MISC.VIA, 017RD010_PTH.NORMAL(CHIPS)':
 'TP':;
NODE_NAME	U1 E23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_TX_T14P':;
NET_NAME
'3.3V_FPGA'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):3.3V_FPGA':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):\3.3v_fpga\';
NODE_NAME	L7 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18858789@INDUCTOR.IND 10UH ISAT=560MA 0.205OHM.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C221 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18429621@CAPACITOR_1210.CAP 22UF +/-10% 25V 1210.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R248 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18429540@RESISTOR 0402.RES 1 MEG OHM 1% 1/10W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C219 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18429594@CAPACITOR_0402.CAP 12PF +/-5% 50V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R247 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18429706@RESISTOR 2010.RES 0.003 OHM 1% 1/2W 2010.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R249 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18429722@RESISTOR 2010.RES 0.003 OHM 1% 1/2W 2010.NORMAL(CHIPS)':
 '1':;
NET_NAME
'FX2_WAKEUP'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FX2_WAKEUP':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fx2_wakeup';
NODE_NAME	U18 B7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'WAKEUP':;
NODE_NAME	R140 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663158@RESISTOR 0402.RES 10.0K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R142 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663502@RESISTOR 0402.RES 20K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C142 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663447@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NET_NAME
'HSMC_TX_D_N0'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_TX_D_N0':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_tx_d_n0',
 RELATIVE_PROPAGATION_DELAY='HSMA_TX:G:L:S::200 mil';
NODE_NAME	J7 49
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '49':;
NODE_NAME	U1 AK28
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_TX_B73N':;
NET_NAME
'LTC3608_INTVCC'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3608_INTVCC':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3608_intvcc';
NODE_NAME	R241 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18371516@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U26 32
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'INTVCC#32':;
NODE_NAME	U26 31
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'INTVCC#31':;
NODE_NAME	D37 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18414329@DIODE.DIODE, SCHOTTKY CMDSH-3.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C208 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18414346@CAPACITOR_0805.CAP 4.7UF +/-10% 16V 0805.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U26 19
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'FCB':;
NET_NAME
'C_USB_MAX_TDO'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):C_USB_MAX_TDO':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):c_usb_max_tdo';
NODE_NAME	U16 J2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662666@ALTERA.MAX II, EPM570GF100I5ND.NORMAL(CHIPS)':
 'TDO':;
NODE_NAME	R160 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662910@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J11 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663358@CONN.HEADER, 2X5-PIN.NORMAL(CHIPS)':
 '3':;
NET_NAME
'LPDDR2_ZQ'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LPDDR2_ZQ':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):lpddr2_zq';
NODE_NAME	R72 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19186060@RESISTOR 0402.RES 240 OHM 5% 1/10W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U9 P1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'ZQ':;
NET_NAME
'HSMC_TX_D_N1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_TX_D_N1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_tx_d_n1',
 RELATIVE_PROPAGATION_DELAY='HSMA_TX:G:L:S::200 mil';
NODE_NAME	J7 55
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '55':;
NODE_NAME	U1 AK26
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_TX_B72N/DQ9B':;
NET_NAME
'DDR3_DQ1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_DQ1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_dq1';
NODE_NAME	U8 F7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'DQ1':;
NODE_NAME	U1 D22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_TX_T14N/DQ2T':;
NET_NAME
'12V'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):12V':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):\12v\';
NODE_NAME	J18 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17593757@CONN.HDR 1X2, VT, THM, MOLEX, FAN.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U30 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18009880@REGULATOR.REGULATOR, LT3009EDC.NORMAL(CHIPS)':
 'S\H\D\N\':;
NODE_NAME	U30 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18009880@REGULATOR.REGULATOR, LT3009EDC.NORMAL(CHIPS)':
 'IN':;
NODE_NAME	C229 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18009868@CAPACITOR_0805.CAP 2.2UF +/-10% 25V X7R 0805.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U34 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19491632@REGULATOR.REGULATOR, LT3009EDC.NORMAL(CHIPS)':
 'S\H\D\N\':;
NODE_NAME	U34 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19491632@REGULATOR.REGULATOR, LT3009EDC.NORMAL(CHIPS)':
 'IN':;
NODE_NAME	C241 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19491623@CAPACITOR_0805.CAP 2.2UF +/-10% 25V X7R 0805.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U26 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'PVIN#3':;
NODE_NAME	U26 52
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'PVIN#52':;
NODE_NAME	U26 53
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'PVIN_EPAD':;
NODE_NAME	U26 50
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'PVIN#50':;
NODE_NAME	U26 51
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'PVIN#51':;
NODE_NAME	U26 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'PVIN#5':;
NODE_NAME	U26 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'PVIN#6':;
NODE_NAME	U26 49
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'PVIN#49':;
NODE_NAME	U26 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'PVIN#4':;
NODE_NAME	U26 48
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'PVIN#48':;
NODE_NAME	U26 7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'PVIN#7':;
NODE_NAME	U26 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'PVIN#2':;
NODE_NAME	C207 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18369660@CAPACITOR_1210.CAP 22UF +/-10% 25V 1210.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C206 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18370051@CAPACITOR_1210.CAP 22UF +/-10% 25V 1210.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C217 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18429513@CAPACITOR_1206.CAP 10UF +/-10% 25V X5R 1206.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U27 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18855334@REGULATOR.REGULATOR, LTC3103.NORMAL(CHIPS)':
 'IN1':;
NODE_NAME	C222 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18430407@CAPACITOR_1210.CAP 22UF +/-10% 25V 1210.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U28 8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18857016@REGULATOR.REG SWITCHING, LTC3600EDD.NORMAL(CHIPS)':
 'VIN':;
NODE_NAME	R238 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18370300@RESISTOR 0402.RES 143K OHM 1/16W 1% 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U26 30
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'SVIN':;
NODE_NAME	U26 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'PVIN#1':;
NODE_NAME	U25 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'PVIN#3':;
NODE_NAME	U25 52
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'PVIN#52':;
NODE_NAME	U25 53
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'PVIN_EPAD':;
NODE_NAME	U25 50
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'PVIN#50':;
NODE_NAME	U25 51
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'PVIN#51':;
NODE_NAME	U25 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'PVIN#5':;
NODE_NAME	U25 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'PVIN#6':;
NODE_NAME	U25 49
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'PVIN#49':;
NODE_NAME	U25 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'PVIN#4':;
NODE_NAME	U25 48
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'PVIN#48':;
NODE_NAME	U25 7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'PVIN#7':;
NODE_NAME	U25 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'PVIN#2':;
NODE_NAME	R226 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19408984@RESISTOR 0402.RES 75K OHM 1% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U25 30
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'SVIN':;
NODE_NAME	C195 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349109@CAPACITOR_1210.CAP 22UF +/-10% 25V 1210.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C194 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349132@CAPACITOR_1210.CAP 22UF +/-10% 25V 1210.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U25 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'PVIN#1':;
NODE_NAME	R215 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902199@RESISTOR 0402.RES 215K OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C190 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902027@CAPACITOR_TANT.CAP-TANT 100UF 7260 10% 25V CAS.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C192 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901957@CAPACITOR_TANT.CAP-TANT 220UF 7343 10% 16V.NORMAL(CHIPS)':
 '1':;
NODE_NAME	V37 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902450@MISC.SENSE PAD.NORMAL(CHIPS)':
 'SNS':;
NODE_NAME	L3 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19686868@INDUCTOR.IND 3.3UH ISAT=11A 17.2MOHM.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C191 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902045@CAPACITOR_TANT.CAP-TANT 100UF 7260 10% 25V CAS.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J7 136
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '12V#136':;
NODE_NAME	J7 88
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '12V#88':;
NODE_NAME	J7 46
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '12V#46':;
NODE_NAME	J7 130
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '12V#130':;
NODE_NAME	J7 82
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '12V#82':;
NODE_NAME	J7 124
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '12V#124':;
NODE_NAME	J7 76
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '12V#76':;
NODE_NAME	J7 118
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '12V#118':;
NODE_NAME	J7 70
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '12V#70':;
NODE_NAME	J7 154
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '12V#154':;
NODE_NAME	J7 112
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '12V#112':;
NODE_NAME	J7 64
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '12V#64':;
NODE_NAME	J7 106
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '12V#106':;
NODE_NAME	J7 58
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '12V#58':;
NODE_NAME	C103 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16876422@CAPACITOR_1206.CAP 10UF +/-10% 25V X5R 1206.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J7 100
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '12V#100':;
NODE_NAME	J7 148
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '12V#148':;
NODE_NAME	J7 52
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '12V#52':;
NODE_NAME	J7 142
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '12V#142':;
NODE_NAME	J7 94
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '12V#94':;
NET_NAME
'FSM_A17'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FSM_A17':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fsm_a17';
NODE_NAME	U13 G12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'DIFFIO_R9P':;
NODE_NAME	U11 81
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'A16':;
NODE_NAME	U10 D8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'A17':;
NODE_NAME	U1 A5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_TX_T60P/DQ8T':;
NET_NAME
'LTC3600_PGFB'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3600_PGFB':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3600_pgfb';
NODE_NAME	R256 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18430293@RESISTOR 0402.RES 47.5K OHM 1% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R257 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18430285@RESISTOR 0402.RES 31.6K OHM 1% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U28 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18857016@REGULATOR.REG SWITCHING, LTC3600EDD.NORMAL(CHIPS)':
 'PGFB':;
NET_NAME
'FX2_SDA'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FX2_SDA':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fx2_sda';
NODE_NAME	R146 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663020@RESISTOR 0402.RES 2.0K OHM 1/16W 1% 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U18 G3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'SDA':;
NODE_NAME	R151 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662888@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NET_NAME
'HSMC_TX_D_N2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_TX_D_N2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_tx_d_n2',
 RELATIVE_PROPAGATION_DELAY='HSMA_TX:G:L:S::200 mil';
NODE_NAME	J7 61
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '61':;
NODE_NAME	U1 AH26
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_TX_B76N/DQ10B':;
NET_NAME
'DDR3_DQ27'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_DQ27':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_dq27';
NODE_NAME	U7 C2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'DQ11':;
NODE_NAME	U1 E17
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_RX_T35P/DQ5T':;
NET_NAME
'LTC3103_VCC'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3103_VCC':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3103_vcc';
NODE_NAME	C220 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18429690@CAPACITOR_0603.CAP 1UF +/-10% 25V 0603.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U27 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18855334@REGULATOR.REGULATOR, LTC3103.NORMAL(CHIPS)':
 'VCC':;
NET_NAME
'C_USB_MAX_TDI'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):C_USB_MAX_TDI':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):c_usb_max_tdi';
NODE_NAME	U16 H2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662666@ALTERA.MAX II, EPM570GF100I5ND.NORMAL(CHIPS)':
 'TDI':;
NODE_NAME	R156 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663480@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J11 9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663358@CONN.HEADER, 2X5-PIN.NORMAL(CHIPS)':
 '9':;
NET_NAME
'HSMC_TX_D_N3'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_TX_D_N3':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_tx_d_n3',
 RELATIVE_PROPAGATION_DELAY='HSMA_TX:G:L:S::200 mil';
NODE_NAME	J7 67
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '67':;
NODE_NAME	U1 AK25
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_TX_B68N/DQ9B':;
NET_NAME
'FPGA_CONF_DONE'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FPGA_CONF_DONE':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fpga_conf_done';
NODE_NAME	U13 K1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'DIFFIO_L13N':;
NODE_NAME	R12 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17204760@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U1 L8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17175700@ALTERA.5CEFA7F31C7NES_F896G.NORMAL(CHIPS)':
 'CONF_DONE':;
NET_NAME
'FSM_D8'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FSM_D8':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fsm_d8';
NODE_NAME	U13 L15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'DIFFIO_R17P':;
NODE_NAME	U11 8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'DQ8':;
NODE_NAME	U10 E1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'D8':;
NODE_NAME	U1 J15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_RX_T53P/DQS7T':;
NET_NAME
'PGOOD_1.5V'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):PGOOD_1.5V':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):\pgood_1.5v\';
NODE_NAME	R259 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18430325@RESISTOR 0402.RES 100K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U28 12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18857016@REGULATOR.REG SWITCHING, LTC3600EDD.NORMAL(CHIPS)':
 'PGOOD':;
NET_NAME
'FX2_PB3'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FX2_PB3':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fx2_pb3';
NODE_NAME	U18 G4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'PB3':;
NODE_NAME	U16 J3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662817@ALTERA.MAX II, EPM570GF100I5NB.NORMAL(CHIPS)':
 'IO_B1_J3':;
NET_NAME
'HSMC_TX_D_N4'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_TX_D_N4':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_tx_d_n4',
 RELATIVE_PROPAGATION_DELAY='HSMA_TX:G:L:S::200 mil';
NODE_NAME	J7 73
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '73':;
NODE_NAME	U1 AJ24
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_TX_B65N':;
NET_NAME
'FPGA_NSTATUS'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FPGA_NSTATUS':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fpga_nstatus';
NODE_NAME	U13 J4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'DIFFIO_L13P':;
NODE_NAME	R13 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17204775@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U1 K7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17175700@ALTERA.5CEFA7F31C7NES_F896G.NORMAL(CHIPS)':
 'NSTATUS':;
NET_NAME
'1.5V'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):1.5V':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):\1.5v\';
NODE_NAME	V41 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17588623@MISC.SENSE PAD.NORMAL(CHIPS)':
 'RSNS':;
NODE_NAME	U33 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18010167@REGULATOR.REGULATOR, TPS51100DGQ.NORMAL(CHIPS)':
 'VDDQSNS':;
NODE_NAME	C240 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18010239@CAPACITOR_0805.CAP 10UF +/-10% 6.3V 0805.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U33 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18010167@REGULATOR.REGULATOR, TPS51100DGQ.NORMAL(CHIPS)':
 'VLDOIN':;
NODE_NAME	R256 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18430293@RESISTOR 0402.RES 47.5K OHM 1% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C226 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18430502@CAPACITOR_0805.CAP 22UF +/-10% 6.3V 0805.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U28 11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18857016@REGULATOR.REG SWITCHING, LTC3600EDD.NORMAL(CHIPS)':
 'VOUT':;
NODE_NAME	L8 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19111050@INDUCTOR.IND 0.47UH IR=3.3A SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C227 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18430480@CAPACITOR_0805.CAP 22UF +/-10% 6.3V 0805.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R255 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18430510@RESISTOR 2010.RES 0.003 OHM 1% 1/2W 2010.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C32 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17094749@CAPACITOR_0402.CAP 0.47UF -20%+80% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C20 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17094716@CAPACITOR_0402.CAP 4.7NF 10% 50V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C25 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17095589@CAPACITOR_0402.CAP 2200PF 10% 50V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C21 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17094527@CAPACITOR_0402.CAP 3300PF 10% 50V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C22 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17094616@CAPACITOR_0402.CAP 2200PF 10% 50V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C23 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17095148@CAPACITOR_0402.CAP 2200PF 10% 50V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C24 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17095534@CAPACITOR_0402.CAP 2200PF 10% 50V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C39 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17094727@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C33 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17094683@CAPACITOR_0402.CAP 0.47UF -20%+80% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C34 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17094804@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C35 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17095280@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C36 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17095170@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C37 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17095324@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C38 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17095137@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C40 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17094771@CAPACITOR_0402.CAP 0.47UF -20%+80% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C26 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17095545@CAPACITOR_0402.CAP 4.7NF 10% 50V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C31 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17095047@CAPACITOR_0402.CAP 2200PF 10% 50V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C27 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17094672@CAPACITOR_0402.CAP 3300PF 10% 50V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C28 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17094549@CAPACITOR_0402.CAP 2200PF 10% 50V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C29 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17095159@CAPACITOR_0402.CAP 2200PF 10% 50V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C30 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17094605@CAPACITOR_0402.CAP 2200PF 10% 50V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C47 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17094516@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C41 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17094571@CAPACITOR_0402.CAP 0.47UF -20%+80% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C42 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17095247@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C43 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17095115@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C44 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17095058@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C45 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17095203@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C46 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17095025@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U7 R9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VDD#R9':;
NODE_NAME	U7 D9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VDD#D9':;
NODE_NAME	U7 A8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VDDQ#A8':;
NODE_NAME	U7 H9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VDDQ#H9':;
NODE_NAME	U7 G7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VDD#G7':;
NODE_NAME	U7 C1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VDDQ#C1':;
NODE_NAME	U7 C9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VDDQ#C9':;
NODE_NAME	U7 K2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VDD#K2':;
NODE_NAME	U7 D2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VDDQ#D2':;
NODE_NAME	U7 K8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VDD#K8':;
NODE_NAME	U7 E9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VDDQ#E9':;
NODE_NAME	U7 N1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VDD#N1':;
NODE_NAME	U7 F1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VDDQ#F1':;
NODE_NAME	U7 N9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VDD#N9':;
NODE_NAME	U7 H2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VDDQ#H2':;
NODE_NAME	U7 R1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VDD#R1':;
NODE_NAME	U7 B2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VDD#B2':;
NODE_NAME	U7 A1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VDDQ#A1':;
NODE_NAME	U8 N9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VDD#N9':;
NODE_NAME	U8 R1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VDD#R1':;
NODE_NAME	U8 F1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VDDQ#F1':;
NODE_NAME	U8 B2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VDD#B2':;
NODE_NAME	U8 A1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VDDQ#A1':;
NODE_NAME	U8 A8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VDDQ#A8':;
NODE_NAME	U8 D9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VDD#D9':;
NODE_NAME	U8 C1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VDDQ#C1':;
NODE_NAME	U8 G7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VDD#G7':;
NODE_NAME	U8 C9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VDDQ#C9':;
NODE_NAME	U8 K2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VDD#K2':;
NODE_NAME	U8 K8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VDD#K8':;
NODE_NAME	U8 E9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VDDQ#E9':;
NODE_NAME	U8 N1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VDD#N1':;
NODE_NAME	U8 H2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VDDQ#H2':;
NODE_NAME	U8 D2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VDDQ#D2':;
NODE_NAME	U8 R9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VDD#R9':;
NODE_NAME	U8 H9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'VDDQ#H9':;
NET_NAME
'FSM_A20'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FSM_A20':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fsm_a20';
NODE_NAME	U13 H15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'DIFFIO_R10N':;
NODE_NAME	U11 100
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'A19':;
NODE_NAME	U10 C7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'A20':;
NODE_NAME	U1 H7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_TX_T62N/DQ8T':;
NET_NAME
'LTC3103_RUN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3103_RUN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3103_run';
NODE_NAME	U27 7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18855334@REGULATOR.REGULATOR, LTC3103.NORMAL(CHIPS)':
 'RUN':;
NODE_NAME	R250 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18429653@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R246 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18429642@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N186625810'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):N186625810':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):n186625810';
NODE_NAME	R165 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662961@RESISTOR 0402.RES 56.2 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	D13 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662576@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'ANODE':;
NET_NAME
'N19590056'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):N19590056':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):n19590056';
NODE_NAME	U21 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19484938@IC.USB-TO-UART BRIDGE, CP2104.NORMAL(CHIPS)':
 'D-':;
NODE_NAME	U22 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19609118@DIODE.DIODE, 4-CH ESD, TPD4S012DRYR.NORMAL(CHIPS)':
 'D-':;
NODE_NAME	J13 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19770076@CONN.CONN, USB HORIZONTAL, TYPE A.NORMAL(CHIPS)':
 '2':;
NET_NAME
'3.3V_VCCIO_VCCPD'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):3.3V_VCCIO_VCCPD':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):\3.3v_vccio_vccpd\';
NODE_NAME	U1 AD11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO3A#AD11':;
NODE_NAME	U1 Y9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO3A#Y9':;
NODE_NAME	U1 U10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO3A#U10':;
NODE_NAME	U1 AC8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638511@ALTERA.5CEFA7F31C7NES_F896K.NORMAL(CHIPS)':
 'VCCIO3A#AC8':;
NODE_NAME	U1 AD10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCCPD3A#AD10':;
NODE_NAME	U1 AB11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCCPD3A#AB11':;
NODE_NAME	R289 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638665@RESISTOR 0402.RES 10.0K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R247 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18429706@RESISTOR 2010.RES 0.003 OHM 1% 1/2W 2010.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C348 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18313066@CAPACITOR_0402.CAP 1.0UF 10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C349 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18322239@CAPACITOR_0402.CAP 47000PF 25V 0402.NORMAL(CHIPS)':
 '1':;
NET_NAME
'HSMC_TX_D_N5'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_TX_D_N5':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_tx_d_n5',
 RELATIVE_PROPAGATION_DELAY='HSMA_TX:G:L:S::200 mil';
NODE_NAME	J7 79
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '79':;
NODE_NAME	U1 AJ22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_TX_B61N/DQ8B':;
NET_NAME
'FPGA_NCONFIG'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FPGA_NCONFIG':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fpga_nconfig';
NODE_NAME	U13 N1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'DIFFIO_L19P':;
NODE_NAME	R14 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17204810@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U1 C5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17175700@ALTERA.5CEFA7F31C7NES_F896G.NORMAL(CHIPS)':
 'NCONFIG':;
NET_NAME
'DDR3_DQS_N0'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DDR3_DQS_N0':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ddr3_dqs_n0';
NODE_NAME	U8 G3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'DQS_N0':;
NODE_NAME	U1 J19
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_RX_T13N/DQSN2T':;
NET_NAME
'FSM_A7'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FSM_A7':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fsm_a7';
NODE_NAME	U13 F14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'DIFFIO_R4P':;
NODE_NAME	U11 42
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'A6':;
NODE_NAME	U10 C2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'A7':;
NODE_NAME	U1 C9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_TX_T50P/DQ7T':;
NET_NAME
'1.8V'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):1.8V':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):\1.8v\';
NODE_NAME	C232 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19039994@CAPACITOR_0402.CAP 1.0UF 10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C230 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18009610@CAPACITOR_0402.CAP 2.2UF +/-20% 6.3V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U29 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18009587@REGULATOR.REGULATOR, LTC3025-1.NORMAL(CHIPS)':
 'OUT':;
NODE_NAME	R261 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18009490@RESISTOR 0402.RES 4.02K OHM 1% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C157 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662921@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C156 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663491@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 C6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662759@ALTERA.MAX II, EPM570GF100I5NA.NORMAL(CHIPS)':
 'VCCINT#C6':;
NODE_NAME	U16 E7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662759@ALTERA.MAX II, EPM570GF100I5NA.NORMAL(CHIPS)':
 'VCCINT#E7':;
NODE_NAME	U16 F4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662759@ALTERA.MAX II, EPM570GF100I5NA.NORMAL(CHIPS)':
 'VCCINT#F4':;
NODE_NAME	U16 H6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662759@ALTERA.MAX II, EPM570GF100I5NA.NORMAL(CHIPS)':
 'VCCINT#H6':;
NODE_NAME	U13 F10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635895@ALTERA.MAX V, 5M2210ZF256I5NE.NORMAL(CHIPS)':
 'VCCINT#F10':;
NODE_NAME	U13 G11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635895@ALTERA.MAX V, 5M2210ZF256I5NE.NORMAL(CHIPS)':
 'VCCINT#G11':;
NODE_NAME	U13 K6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635895@ALTERA.MAX V, 5M2210ZF256I5NE.NORMAL(CHIPS)':
 'VCCINT#K6':;
NODE_NAME	U13 L7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635895@ALTERA.MAX V, 5M2210ZF256I5NE.NORMAL(CHIPS)':
 'VCCINT#L7':;
NODE_NAME	U13 H8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635895@ALTERA.MAX V, 5M2210ZF256I5NE.NORMAL(CHIPS)':
 'VCCINT#H8':;
NODE_NAME	U13 J7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635895@ALTERA.MAX V, 5M2210ZF256I5NE.NORMAL(CHIPS)':
 'VCCINT#J7':;
NODE_NAME	U13 H10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635895@ALTERA.MAX V, 5M2210ZF256I5NE.NORMAL(CHIPS)':
 'VCCINT#H10':;
NODE_NAME	U13 J9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635895@ALTERA.MAX V, 5M2210ZF256I5NE.NORMAL(CHIPS)':
 'VCCINT#J9':;
NODE_NAME	C83 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18344018@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C84 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18344048@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C85 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18344168@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C89 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18344220@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C90 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18344233@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C86 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18344181@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C87 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18344194@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C88 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18344207@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C64 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16838003@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C65 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16838110@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C66 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16838217@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U10 A6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'VCC#A6':;
NODE_NAME	U10 H3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'VCC#H3':;
NODE_NAME	U10 A4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'VPP':;
NODE_NAME	U9 A11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VDD1#A11':;
NODE_NAME	U9 A20
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VDD1#A20':;
NODE_NAME	U9 B3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VDD1#B3':;
NODE_NAME	U9 N2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VDD1#N2':;
NODE_NAME	U9 N22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VDD1#N22':;
NODE_NAME	U9 AB5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VDD1#AB5':;
NODE_NAME	U9 AC20
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042498@MEMORY.LPDDR2, MT42L128M32D1LF-25WTB.NORMAL(CHIPS)':
 'VDD1#AC20':;
NODE_NAME	C63 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18356645@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C62 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17110297@CAPACITOR_0402.CAP 4.7UF 10% 6.3V X5R 0402 .NORMAL(CHIPS)':
 '1':;
NET_NAME
'LTC3608_ITH'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3608_ITH':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3608_ith';
NODE_NAME	R241 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18371516@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C215 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18373052@CAPACITOR_0402.CAP 180PF 10% 50V 0402 X7R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U26 18
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'ITH':;
NODE_NAME	C216 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18372464@CAPACITOR_0402.CAP 3300PF 10% 50V 0402.NORMAL(CHIPS)':
 '1':;
NET_NAME
'GND_EARTH'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):GND_EARTH':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):gnd_earth';
NODE_NAME	R141 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663469@RESISTOR 0402.RES 1 MEG OHM 1% 1/10W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C144 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663147@CAPACITOR_0402.CAP 4.7NF 10% 50V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J10 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18978745@CONN.CONN, USB TYPE B.NORMAL(CHIPS)':
 'MTG2':;
NODE_NAME	J10 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18978745@CONN.CONN, USB TYPE B.NORMAL(CHIPS)':
 'MTG1':;
NET_NAME
'N19590023'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):N19590023':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):n19590023';
NODE_NAME	U21 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19484938@IC.USB-TO-UART BRIDGE, CP2104.NORMAL(CHIPS)':
 'D+':;
NODE_NAME	U22 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19609118@DIODE.DIODE, 4-CH ESD, TPD4S012DRYR.NORMAL(CHIPS)':
 'D+':;
NODE_NAME	J13 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19770076@CONN.CONN, USB HORIZONTAL, TYPE A.NORMAL(CHIPS)':
 '3':;
NET_NAME
'HSMC_TX_D_N6'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_TX_D_N6':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_tx_d_n6',
 RELATIVE_PROPAGATION_DELAY='HSMA_TX:G:L:S::200 mil';
NODE_NAME	J7 85
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '85':;
NODE_NAME	U1 AK23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_TX_B64N/DQ8B':;
NET_NAME
'FSM_D2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FSM_D2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fsm_d2';
NODE_NAME	U13 K16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'DIFFIO_R14P':;
NODE_NAME	U11 62
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'DQ2':;
NODE_NAME	U10 G3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'D2':;
NODE_NAME	U1 M9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_RX_T45P/DQS6T':;
NET_NAME
'LTC3608_ITH_CR'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3608_ITH_CR':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3608_ith_cr';
NODE_NAME	C216 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18372464@CAPACITOR_0402.CAP 3300PF 10% 50V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R243 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18372549@RESISTOR 0402.RES 2.32K OHM 1.0% 1/10W 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'SC_TX'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):SC_TX':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):sc_tx';
NODE_NAME	D14 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662587@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	U16 B2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663064@ALTERA.MAX II, EPM570GF100I5NC.NORMAL(CHIPS)':
 'IO_B2_B2':;
NET_NAME
'N19609171'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):N19609171':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):n19609171';
NODE_NAME	U21 8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19484938@IC.USB-TO-UART BRIDGE, CP2104.NORMAL(CHIPS)':
 'VBUS':;
NODE_NAME	J13 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19770076@CONN.CONN, USB HORIZONTAL, TYPE A.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U22 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19609118@DIODE.DIODE, 4-CH ESD, TPD4S012DRYR.NORMAL(CHIPS)':
 'VBUS':;
NET_NAME
'3.3V_VCCPGM'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):3.3V_VCCPGM':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):\3.3v_vccpgm\';
NODE_NAME	U1 AC11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCCPGM#AC11':;
NODE_NAME	U1 F10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCCPGM#F10':;
NODE_NAME	U1 AB24
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638713@ALTERA.5CEFA7F31C7NES_F896J.NORMAL(CHIPS)':
 'VCCPGM#AB24':;
NODE_NAME	R249 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18429722@RESISTOR 2010.RES 0.003 OHM 1% 1/2W 2010.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R25 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17195454@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R21 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17195402@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R24 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17195428@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R20 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17195376@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R11 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17194509@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R7 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17204022@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R9 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17204052@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R8 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17204037@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R10 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17203892@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R12 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17204760@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R14 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17204810@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R13 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17204775@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R4 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19113378@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C347 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17877858@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'HSMC_TX_D_N7'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_TX_D_N7':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_tx_d_n7',
 RELATIVE_PROPAGATION_DELAY='HSMA_TX:G:L:S::200 mil';
NODE_NAME	J7 91
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '91':;
NODE_NAME	U1 AK22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_TX_B60N/DQ8B':;
NET_NAME
'SECURITY_MODE'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):SECURITY_MODE':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):security_mode';
NODE_NAME	R199 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142977@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	SW4 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17142751@SWITCH.SWITCH, DIP X4, TDA04H0SB1.NORMAL(CHIPS)':
 'B4':;
NODE_NAME	U13 R12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635788@ALTERA.MAX V, 5M2210ZF256I5ND.NORMAL(CHIPS)':
 'DIFFIO_B18P':;
NET_NAME
'LTC3608_ION'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3608_ION':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3608_ion';
NODE_NAME	R238 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18370300@RESISTOR 0402.RES 143K OHM 1/16W 1% 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U26 22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'ION':;
NET_NAME
'FX2_PB1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FX2_PB1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fx2_pb1';
NODE_NAME	U18 F4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'PB1':;
NODE_NAME	U16 H8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662817@ALTERA.MAX II, EPM570GF100I5NB.NORMAL(CHIPS)':
 'IO_B1_H8':;
NET_NAME
'HSMC_TX_D_N8'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_TX_D_N8':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_tx_d_n8',
 RELATIVE_PROPAGATION_DELAY='HSMA_TX:G:L:S::200 mil';
NODE_NAME	J7 103
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '103':;
NODE_NAME	U1 AK20
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_TX_B57N':;
NET_NAME
'LTC3103_SW'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3103_SW':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3103_sw';
NODE_NAME	L7 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18858789@INDUCTOR.IND 10UH ISAT=560MA 0.205OHM.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C218 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18429548@CAPACITOR_0402.CAP 22NF 10% 16V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U27 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18855334@REGULATOR.REGULATOR, LTC3103.NORMAL(CHIPS)':
 'SW':;
NET_NAME
'FX2_PB4'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FX2_PB4':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fx2_pb4';
NODE_NAME	U18 H5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'PB4':;
NODE_NAME	U16 F1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662817@ALTERA.MAX II, EPM570GF100I5NB.NORMAL(CHIPS)':
 'IO_B1_F1':;
NET_NAME
'UART_RXD_LED'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):UART_RXD_LED':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):uart_rxd_led';
NODE_NAME	D23 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19116788@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	U1 AJ2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_TX_B20N/DQ3B':;
NET_NAME
'1.1V'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):1.1V':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):\1.1v\';
NODE_NAME	V39 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17588551@MISC.SENSE PAD.NORMAL(CHIPS)':
 'RSNS':;
NODE_NAME	R242 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18415115@RESISTOR 0402.RES 13.7K OHM, 1/16W, 1%, 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U26 13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'VON':;
NODE_NAME	C211 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18425513@CAPACITOR_1206.CAP 47UF +/-20% 6.3V 1206.NORMAL(SCH_1)':
 '1':;
NODE_NAME	C212 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18425526@CAPACITOR_1206.CAP 47UF +/-20% 6.3V 1206.NORMAL(SCH_1)':
 '1':;
NODE_NAME	C213 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18425539@CAPACITOR_1206.CAP 47UF +/-20% 6.3V 1206.NORMAL(SCH_1)':
 '1':;
NODE_NAME	C214 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18425552@CAPACITOR_1206.CAP 47UF +/-20% 6.3V 1206.NORMAL(SCH_1)':
 '1':;
NODE_NAME	R239 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18425953@RESISTOR 2010.RES 0.001 OHM 1% 1W 2010.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L6 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18858547@INDUCTOR.IND 0.47UH IR=18A ISAT=20A SMD.NORMAL(CHIPS)':
 '2':;
NET_NAME
'HSMC_TX_D_N9'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_TX_D_N9':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_tx_d_n9',
 RELATIVE_PROPAGATION_DELAY='HSMA_TX:G:L:S::200 mil';
NODE_NAME	J7 109
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '109':;
NODE_NAME	U1 AK18
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_TX_B53N/DQ7B':;
NET_NAME
'FSM_D4'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FSM_D4':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fsm_d4';
NODE_NAME	U13 K15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'DIFFIO_R15P':;
NODE_NAME	U11 68
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'DQ4':;
NODE_NAME	U10 E5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'D4':;
NODE_NAME	U1 F15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_RX_T47P/DQ6T':;
NET_NAME
'LTC3103_BST'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3103_BST':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3103_bst';
NODE_NAME	C218 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18429548@CAPACITOR_0402.CAP 22NF 10% 16V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U27 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18855334@REGULATOR.REGULATOR, LTC3103.NORMAL(CHIPS)':
 'BST':;
NET_NAME
'FX2_PB5'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FX2_PB5':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fx2_pb5';
NODE_NAME	U18 G5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'PB5':;
NODE_NAME	U16 H1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662817@ALTERA.MAX II, EPM570GF100I5NB.NORMAL(CHIPS)':
 'IO_B1_H1':;
NET_NAME
'N19590058'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):N19590058':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):n19590058';
NODE_NAME	R172 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19609518@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J13 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19770076@CONN.CONN, USB HORIZONTAL, TYPE A.NORMAL(CHIPS)':
 '4':;
NET_NAME
'UART_TXD_LED'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):UART_TXD_LED':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):uart_txd_led';
NODE_NAME	D24 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19116796@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	U1 AJ3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_TX_B21P/DQ3B':;
NET_NAME
'USB_FULL'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USB_FULL':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):usb_full';
NODE_NAME	U16 D10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663064@ALTERA.MAX II, EPM570GF100I5NC.NORMAL(CHIPS)':
 'IO_B2_D10':;
NODE_NAME	R154 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663458@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 G27
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_TX_R56P/DQ7R':;
NET_NAME
'HSMC_TX_D_N10'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_TX_D_N10':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_tx_d_n10',
 RELATIVE_PROPAGATION_DELAY='HSMA_TX:G:L:S::200 mil';
NODE_NAME	J7 115
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '115':;
NODE_NAME	U1 AJ18
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_TX_B52N/DQ7B':;
NET_NAME
'LTC3600_SW'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3600_SW':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3600_sw';
NODE_NAME	U28 7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18857016@REGULATOR.REG SWITCHING, LTC3600EDD.NORMAL(CHIPS)':
 'SW':;
NODE_NAME	L8 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19111050@INDUCTOR.IND 0.47UH IR=3.3A SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C223 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18430419@CAPACITOR_0603.CAP 0.1UF 50V 0603.NORMAL(CHIPS)':
 '2':;
NET_NAME
'VBUS_5V'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):VBUS_5V':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):vbus_5v';
NODE_NAME	J10 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18978745@CONN.CONN, USB TYPE B.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C141 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663042@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R140 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663158@RESISTOR 0402.RES 10.0K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NET_NAME
'HSMC_TX_D_N11'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_TX_D_N11':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_tx_d_n11',
 RELATIVE_PROPAGATION_DELAY='HSMA_TX:G:L:S::200 mil';
NODE_NAME	J7 121
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '121':;
NODE_NAME	U1 AH25
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_TX_B69N/DQ9B':;
NET_NAME
'FSM_D5'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FSM_D5':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fsm_d5';
NODE_NAME	U13 K14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'DIFFIO_R15N':;
NODE_NAME	U11 69
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'DQ5':;
NODE_NAME	U10 G5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'D5':;
NODE_NAME	U1 E15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_RX_T47N/DQ6T':;
NET_NAME
'PGOOD_3.3V'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):PGOOD_3.3V':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):\pgood_3.3v\';
NODE_NAME	R251 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18429577@RESISTOR 0402.RES 100K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U27 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18855334@REGULATOR.REGULATOR, LTC3103.NORMAL(CHIPS)':
 'PGOOD':;
NET_NAME
'FX2_PB2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FX2_PB2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fx2_pb2';
NODE_NAME	U18 H4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'PB2':;
NODE_NAME	U16 F3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662817@ALTERA.MAX II, EPM570GF100I5NB.NORMAL(CHIPS)':
 'IO_B1_F3':;
NET_NAME
'2.5V_VCCA_FPLL'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):2.5V_VCCA_FPLL':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):\2.5v_vcca_fpll\';
NODE_NAME	U1 AB6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638676@ALTERA.5CEFA7F31C7NES_F896L.NORMAL(CHIPS)':
 'VCCA_FPLL#AB6':;
NODE_NAME	U1 V6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638676@ALTERA.5CEFA7F31C7NES_F896L.NORMAL(CHIPS)':
 'VCCA_FPLL#V6':;
NODE_NAME	U1 J24
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638676@ALTERA.5CEFA7F31C7NES_F896L.NORMAL(CHIPS)':
 'VCCA_FPLL#J24':;
NODE_NAME	U1 AB23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638676@ALTERA.5CEFA7F31C7NES_F896L.NORMAL(CHIPS)':
 'VCCA_FPLL#AB23':;
NODE_NAME	U1 K6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638676@ALTERA.5CEFA7F31C7NES_F896L.NORMAL(CHIPS)':
 'VCCA_FPLL#K6':;
NODE_NAME	U1 J8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638676@ALTERA.5CEFA7F31C7NES_F896L.NORMAL(CHIPS)':
 'VCCA_FPLL#J8':;
NODE_NAME	U1 Y8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638676@ALTERA.5CEFA7F31C7NES_F896L.NORMAL(CHIPS)':
 'VCCA_FPLL#Y8':;
NODE_NAME	U1 P6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638676@ALTERA.5CEFA7F31C7NES_F896L.NORMAL(CHIPS)':
 'VCCA_FPLL#P6':;
NODE_NAME	V46 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17588599@MISC.SENSE PAD.NORMAL(CHIPS)':
 'RSNS':;
NODE_NAME	R237 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18003452@RESISTOR 2010.RES 0.003 OHM 1% 1/2W 2010.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C355 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17877970@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'HSMC_TX_D_N12'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_TX_D_N12':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_tx_d_n12',
 RELATIVE_PROPAGATION_DELAY='HSMA_TX:G:L:S::200 mil';
NODE_NAME	J7 127
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '127':;
NODE_NAME	U1 AH20
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_TX_B56N/DQ7B':;
NET_NAME
'LTC3600_BOOST'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3600_BOOST':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3600_boost';
NODE_NAME	C223 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18430419@CAPACITOR_0603.CAP 0.1UF 50V 0603.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U28 9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18857016@REGULATOR.REG SWITCHING, LTC3600EDD.NORMAL(CHIPS)':
 'BOOST':;
NET_NAME
'DIFFOUT'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DIFFOUT':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):diffout';
NODE_NAME	R209 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902142@RESISTOR 0402.RES 11.5K OHM 1% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U24 12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901781@REGULATOR.REG SWITCHING, LTC3855.NORMAL(CHIPS)':
 'DIFFOUT':;
NET_NAME
'2.5V_VCCAUX'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):2.5V_VCCAUX':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):\2.5v_vccaux\';
NODE_NAME	U1 AC10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638676@ALTERA.5CEFA7F31C7NES_F896L.NORMAL(CHIPS)':
 'VCC_AUX#AC10':;
NODE_NAME	U1 AC16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638676@ALTERA.5CEFA7F31C7NES_F896L.NORMAL(CHIPS)':
 'VCC_AUX#AC16':;
NODE_NAME	U1 AD22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638676@ALTERA.5CEFA7F31C7NES_F896L.NORMAL(CHIPS)':
 'VCC_AUX#AD22':;
NODE_NAME	U1 H22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638676@ALTERA.5CEFA7F31C7NES_F896L.NORMAL(CHIPS)':
 'VCC_AUX#H22':;
NODE_NAME	U1 H16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638676@ALTERA.5CEFA7F31C7NES_F896L.NORMAL(CHIPS)':
 'VCC_AUX#H16':;
NODE_NAME	U1 G11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17638676@ALTERA.5CEFA7F31C7NES_F896L.NORMAL(CHIPS)':
 'VCC_AUX#G11':;
NODE_NAME	V48 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17588607@MISC.SENSE PAD.NORMAL(CHIPS)':
 'RSNS':;
NODE_NAME	R236 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18003444@RESISTOR 2010.RES 0.003 OHM 1% 1/2W 2010.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C352 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17878308@CAPACITOR_0402.CAP 1.0UF 10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C353 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17878321@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C354 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18318574@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '1':;
NET_NAME
'HSMC_TX_D_N13'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_TX_D_N13':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_tx_d_n13',
 RELATIVE_PROPAGATION_DELAY='HSMA_TX:G:L:S::200 mil';
NODE_NAME	J7 133
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '133':;
NODE_NAME	U1 AH17
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_TX_B49N':;
NET_NAME
'LTC3608_BOOST'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3608_BOOST':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3608_boost';
NODE_NAME	C209 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18414394@CAPACITOR_0402.CAP 0.22UF 10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D37 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18414329@DIODE.DIODE, SCHOTTKY CMDSH-3.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U26 11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'BOOST':;
NET_NAME
'N17901227'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):N17901227':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):n17901227';
NODE_NAME	V34 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902409@MISC.SENSE PAD.NORMAL(CHIPS)':
 'RSNS':;
NODE_NAME	R206 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19641387@RESISTOR 0402.RES 2.43K OHM 1% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NET_NAME
'USB_UART_GPIO2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):USB_UART_GPIO2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):usb_uart_gpio2';
NODE_NAME	U21 12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19484938@IC.USB-TO-UART BRIDGE, CP2104.NORMAL(CHIPS)':
 'GPIO2':;
NODE_NAME	U1 AE13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_RX_B22N/DQ3B':;
NET_NAME
'HSMC_TX_D_N14'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_TX_D_N14':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_tx_d_n14',
 RELATIVE_PROPAGATION_DELAY='HSMA_TX:G:L:S::200 mil';
NODE_NAME	J7 139
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '139':;
NODE_NAME	U1 AK15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_TX_B45N/DQ6B':;
NET_NAME
'FSM_A11'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FSM_A11':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fsm_a11';
NODE_NAME	U13 E16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'DIFFIO_R6P':;
NODE_NAME	U11 46
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'A10':;
NODE_NAME	U10 D3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'A11':;
NODE_NAME	U1 B6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_TX_T54P':;
NET_NAME
'LTC3608_VFB'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3608_VFB':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3608_vfb';
NODE_NAME	R244 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18414376@RESISTOR 0402.RES 16.5K OHM 1/10W 1% 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U26 23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'VFB':;
NODE_NAME	R242 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18415115@RESISTOR 0402.RES 13.7K OHM, 1/16W, 1%, 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'LTC3855_S2P'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3855_S2P':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3855_s2p';
NODE_NAME	R216 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19641511@RESISTOR 0402.RES 4.64K OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R218 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19686782@RESISTOR 0402.RES 3.24K OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C193 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902354@CAPACITOR_0402.CAP 0.1UF 10% 16V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U24 8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901781@REGULATOR.REG SWITCHING, LTC3855.NORMAL(CHIPS)':
 'SENSE2+':;
NET_NAME
'HSMC_TX_D_N15'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_TX_D_N15':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_tx_d_n15',
 RELATIVE_PROPAGATION_DELAY='HSMA_TX:G:L:S::200 mil';
NODE_NAME	J7 145
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '145':;
NODE_NAME	U1 AH15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_TX_B44N/DQ6B':;
NET_NAME
'FSM_A23'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FSM_A23':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fsm_a23';
NODE_NAME	U13 J13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'DIFFIO_R12P':;
NODE_NAME	U10 G1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'NC(64M)/A23':;
NODE_NAME	U1 G9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_TX_T66P/DQ9T':;
NET_NAME
'FSM_D10'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FSM_D10':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fsm_d10';
NODE_NAME	U13 M16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'DIFFIO_R18P':;
NODE_NAME	U11 12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'DQ10':;
NODE_NAME	U10 F3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'D10':;
NODE_NAME	U1 E11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_RX_T55P/DQ7T':;
NET_NAME
'RUN_1.5V'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):RUN_1.5V':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):\run_1.5v\';
NODE_NAME	R253 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18430277@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U28 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18857016@REGULATOR.REG SWITCHING, LTC3600EDD.NORMAL(CHIPS)':
 'RUN':;
NODE_NAME	R254 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18430257@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NET_NAME
'LTC3855_BG2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3855_BG2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3855_bg2';
NODE_NAME	U24 23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901781@REGULATOR.REG SWITCHING, LTC3855.NORMAL(CHIPS)':
 'BG2':;
NODE_NAME	Q3 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902064@TRANSISTOR.MOSFET N-CHANNEL HILO SI4816BDY.NORMAL(CHIPS)':
 'G2':;
NET_NAME
'HSMC_TX_D_N16'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_TX_D_N16':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_tx_d_n16',
 RELATIVE_PROPAGATION_DELAY='HSMA_TX:G:L:S::200 mil';
NODE_NAME	J7 151
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '151':;
NODE_NAME	U1 AF14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_TX_B48N/DQ6B':;
NET_NAME
'FLASH_CEN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FLASH_CEN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):flash_cen';
NODE_NAME	U13 R5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635788@ALTERA.MAX V, 5M2210ZF256I5ND.NORMAL(CHIPS)':
 'DIFFIO_B5P':;
NODE_NAME	U10 B4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'CE#':;
NODE_NAME	U1 H14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_RX_T61N/DQSN8T':;
NET_NAME
'FSM_D3'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FSM_D3':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fsm_d3';
NODE_NAME	U13 K13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'DIFFIO_R14N':;
NODE_NAME	U11 63
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'DQ3':;
NODE_NAME	U10 E4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'D3':;
NODE_NAME	U1 M8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_RX_T45N/DQSN6T':;
NET_NAME
'LTC3608_EXTVCC'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3608_EXTVCC':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3608_extvcc';
NODE_NAME	U26 29
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'EXTVCC':;
NET_NAME
'LTC3855_BOOST2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3855_BOOST2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3855_boost2';
NODE_NAME	U24 21
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901781@REGULATOR.REG SWITCHING, LTC3855.NORMAL(CHIPS)':
 'BOOST2':;
NODE_NAME	C185 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901840@CAPACITOR_0603.CAP 0.1UF 50V 0603.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D34 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901997@DIODE.DIODE, SCHOTTKY CMDSH-3.NORMAL(CHIPS)':
 '1':;
NET_NAME
'HSMC_RX_D_P0'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_RX_D_P0':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_rx_d_p0',
 RELATIVE_PROPAGATION_DELAY='HSMA_RX:G:L:S::200 mil';
NODE_NAME	J7 48
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '48':;
NODE_NAME	U1 Y16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_RX_B43P/DQS6B':;
NET_NAME
'FSM_A25'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FSM_A25':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fsm_a25';
NODE_NAME	U13 T2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635788@ALTERA.MAX V, 5M2210ZF256I5ND.NORMAL(CHIPS)':
 'DIFFIO_B2P':;
NODE_NAME	U10 B6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'NC/A25(512M)':;
NODE_NAME	R75 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19082947@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U1 E8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_TX_T68P/DQ9T':;
NET_NAME
'FSM_A18'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FSM_A18':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fsm_a18';
NODE_NAME	U13 G16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'DIFFIO_R9N':;
NODE_NAME	U11 82
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'A17':;
NODE_NAME	U10 A7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'A18':;
NODE_NAME	U1 A4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_TX_T60N/DQ8T':;
NET_NAME
'LTC3608_VRNG'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3608_VRNG':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3608_vrng';
NODE_NAME	U26 17
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'VRNG':;
NODE_NAME	R245 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18416266@RESISTOR 0402.RES 10.0K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N17900971'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):N17900971':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):n17900971';
NODE_NAME	D32 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902362@DIODE.DIODE PACK 100V 200MA MMBD1205.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	U23 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902277@IC.DIODE CONTROLLER, LTC4357.NORMAL(CHIPS)':
 'GND':;
NET_NAME
'FLASH_RDYBSYN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FLASH_RDYBSYN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):flash_rdybsyn';
NODE_NAME	U13 T5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635788@ALTERA.MAX V, 5M2210ZF256I5ND.NORMAL(CHIPS)':
 'DIFFIO_B6P':;
NODE_NAME	R76 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16801352@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U10 F7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'WAIT':;
NODE_NAME	U1 J14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_RX_T61P/DQS8T':;
NET_NAME
'ENETA_MDI_N0'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETA_MDI_N0':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):eneta_mdi_n0';
NODE_NAME	U14 31
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'MDI0_N':;
NODE_NAME	J8 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933769@CONN.CONN RJ45 1-PORT TSE BASE-T.NORMAL(CHIPS)':
 'TD0_N':;
NODE_NAME	R101 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933822@RESISTOR 0402.RES 49.9 OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'LTC3855_EXTVCC'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3855_EXTVCC':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3855_extvcc';
NODE_NAME	U24 24
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901781@REGULATOR.REG SWITCHING, LTC3855.NORMAL(CHIPS)':
 'EXTVCC':;
NET_NAME
'FLASH_CLK'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FLASH_CLK':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):flash_clk';
NODE_NAME	U13 R6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635788@ALTERA.MAX V, 5M2210ZF256I5ND.NORMAL(CHIPS)':
 'DIFFIO_B7P':;
NODE_NAME	U10 E6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'CLK':;
NODE_NAME	U1 N12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_RX_T65N':;
NET_NAME
'ENETA_LED_LINK1000'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETA_LED_LINK1000':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):eneta_led_link1000';
NODE_NAME	R115 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933378@RESISTOR 0402.RES 220 OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U14 73
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'LED_LINK1000':;
NET_NAME
'LTC3855_SW1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3855_SW1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3855_sw1';
NODE_NAME	L2 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902389@INDUCTOR.IND 2.2UH IR=9A 7040 SMD .NORMAL(CHIPS)':
 '1':;
NODE_NAME	U24 31
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901781@REGULATOR.REG SWITCHING, LTC3855.NORMAL(CHIPS)':
 'SW1':;
NODE_NAME	V34 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902409@MISC.SENSE PAD.NORMAL(CHIPS)':
 'SNS':;
NODE_NAME	Q2 7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901502@TRANSISTOR.MOSFET N-CHANNEL HILO SI4816BDY.NORMAL(CHIPS)':
 'D2_S1_3':;
NODE_NAME	Q2 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901502@TRANSISTOR.MOSFET N-CHANNEL HILO SI4816BDY.NORMAL(CHIPS)':
 'D2_S1_2':;
NODE_NAME	Q2 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901502@TRANSISTOR.MOSFET N-CHANNEL HILO SI4816BDY.NORMAL(CHIPS)':
 'D2_S1_1':;
NODE_NAME	C176 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901828@CAPACITOR_0603.CAP 0.1UF 50V 0603.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FLASH_ADVN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FLASH_ADVN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):flash_advn';
NODE_NAME	U13 N7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635788@ALTERA.MAX V, 5M2210ZF256I5ND.NORMAL(CHIPS)':
 'DIFFIO_B7N':;
NODE_NAME	U10 F6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'ADV#':;
NODE_NAME	U1 H12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_RX_T67P/DQ9T':;
NET_NAME
'FSM_D12'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FSM_D12':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fsm_d12';
NODE_NAME	U13 M15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'DIFFIO_R19P':;
NODE_NAME	U11 18
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'DQ12':;
NODE_NAME	U10 F5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'D12':;
NODE_NAME	U1 L10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_RX_T57P':;
NET_NAME
'ENETA_MDI_N2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETA_MDI_N2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):eneta_mdi_n2';
NODE_NAME	U14 41
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'MDI2_N':;
NODE_NAME	J8 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933769@CONN.CONN RJ45 1-PORT TSE BASE-T.NORMAL(CHIPS)':
 'TD2_N':;
NODE_NAME	R105 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16934031@RESISTOR 0402.RES 49.9 OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'LTC3855_SW2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3855_SW2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3855_sw2';
NODE_NAME	Q3 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902064@TRANSISTOR.MOSFET N-CHANNEL HILO SI4816BDY.NORMAL(CHIPS)':
 'D2_S1_1':;
NODE_NAME	V36 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902500@MISC.SENSE PAD.NORMAL(CHIPS)':
 'SNS':;
NODE_NAME	Q3 7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902064@TRANSISTOR.MOSFET N-CHANNEL HILO SI4816BDY.NORMAL(CHIPS)':
 'D2_S1_3':;
NODE_NAME	L3 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19686868@INDUCTOR.IND 3.3UH ISAT=11A 17.2MOHM.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U24 19
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901781@REGULATOR.REG SWITCHING, LTC3855.NORMAL(CHIPS)':
 'SW2':;
NODE_NAME	C185 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901840@CAPACITOR_0603.CAP 0.1UF 50V 0603.NORMAL(CHIPS)':
 '2':;
NODE_NAME	Q3 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902064@TRANSISTOR.MOSFET N-CHANNEL HILO SI4816BDY.NORMAL(CHIPS)':
 'D2_S1_2':;
NET_NAME
'FLASH_RESETN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FLASH_RESETN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):flash_resetn';
NODE_NAME	U13 P7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635788@ALTERA.MAX V, 5M2210ZF256I5ND.NORMAL(CHIPS)':
 'DIFFIO_B6N':;
NODE_NAME	U10 D4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'RESET#':;
NODE_NAME	R77 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16803261@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 K11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_RX_T63N/DQ8T':;
NET_NAME
'JTAG_FPGA_TDO_RETIMER'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):JTAG_FPGA_TDO_RETIMER':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):jtag_fpga_tdo_retimer';
NODE_NAME	U16 K10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662817@ALTERA.MAX II, EPM570GF100I5NB.NORMAL(CHIPS)':
 'IO_B1_K10':;
NODE_NAME	R144 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663425@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J7 38
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '38':;
NODE_NAME	U5 9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586080@IC.DUAL 10 OHM SPDT, TS5A23157.NORMAL(CHIPS)':
 'NC1':;
NET_NAME
'N16933111'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):N16933111':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):n16933111';
NODE_NAME	D3 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933663@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	R115 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933378@RESISTOR 0402.RES 220 OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'3.3V_SHDNN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):3.3V_SHDNN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):\3.3v_shdnn\';
NODE_NAME	U24 38
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901781@REGULATOR.REG SWITCHING, LTC3855.NORMAL(CHIPS)':
 'RUN1':;
NODE_NAME	SW5 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17983701@SWITCH.SWITCH, SLIDE EE2201A.NORMAL(CHIPS)':
 '5':;
NODE_NAME	R225 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17988411@RESISTOR 0402.RES 20K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NET_NAME
'FSM_A22'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FSM_A22':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fsm_a22';
NODE_NAME	U13 H16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'DIFFIO_R11N':;
NODE_NAME	U10 A8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'A22':;
NODE_NAME	U1 H9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_TX_T64N':;
NET_NAME
'FSM_D7'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FSM_D7':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fsm_d7';
NODE_NAME	U13 L11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'DIFFIO_R16N':;
NODE_NAME	U11 73
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'DQ7':;
NODE_NAME	U10 H7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'D7':;
NODE_NAME	U1 D13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_RX_T51N/DQ7T':;
NET_NAME
'ENETA_XTAL_25MHZ'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETA_XTAL_25MHZ':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):eneta_xtal_25mhz';
NODE_NAME	U14 55
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'XTAL1':;
NODE_NAME	X4 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933549@CLOCK.OSC, 25MHZ 2.5V.NORMAL(CHIPS)':
 'OUT':;
NET_NAME
'RES_POWER_LED'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):RES_POWER_LED':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):res_power_led';
NODE_NAME	D35 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17900792@DIODE.LED, BLUE 0805 LUMEX.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	R220 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17900780@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FSM_A24'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FSM_A24':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fsm_a24';
NODE_NAME	U13 J16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'DIFFIO_R12N':;
NODE_NAME	U10 H8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'NC(64M,128M)/A24':;
NODE_NAME	U1 F8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_TX_T66N/DQ9T':;
NET_NAME
'ENETA_LED_LINK10'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETA_LED_LINK10':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):eneta_led_link10';
NODE_NAME	U14 76
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'LED_LINK10':;
NODE_NAME	R117 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933516@RESISTOR 0402.RES 220 OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NET_NAME
'LTC3855_S1N'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3855_S1N':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3855_s1n';
NODE_NAME	R207 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19641357@RESISTOR 0402.RES 6.49K OHM 1% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U24 40
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901781@REGULATOR.REG SWITCHING, LTC3855.NORMAL(CHIPS)':
 'SENSE1-':;
NODE_NAME	C179 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902346@CAPACITOR_0402.CAP 0.1UF 10% 16V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	V35 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902438@MISC.SENSE PAD.NORMAL(CHIPS)':
 'RSNS':;
NET_NAME
'JTAG_TCK'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):JTAG_TCK':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):jtag_tck';
NODE_NAME	R150 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662644@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J7 35
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '35':;
NODE_NAME	U13 P3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'TCK':;
NODE_NAME	J4 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19497034@CONN.HDR 2X5, VERTICAL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R53 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586129@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R52 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586151@RESISTOR 0402.RES 10.0K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U1 AC7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17175700@ALTERA.5CEFA7F31C7NES_F896G.NORMAL(CHIPS)':
 'TCK':;
NET_NAME
'N16933110'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):N16933110':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):n16933110';
NODE_NAME	D2 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16934109@DIODE.LED, GREEN 0805 LUMEX.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	R112 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933707@RESISTOR 0402.RES 220 OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'LTC3855_TG2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3855_TG2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3855_tg2';
NODE_NAME	U24 20
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901781@REGULATOR.REG SWITCHING, LTC3855.NORMAL(CHIPS)':
 'TG2':;
NODE_NAME	Q3 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902064@TRANSISTOR.MOSFET N-CHANNEL HILO SI4816BDY.NORMAL(CHIPS)':
 'G1':;
NET_NAME
'FSM_A12'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FSM_A12':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fsm_a12';
NODE_NAME	U13 F15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'DIFFIO_R6N':;
NODE_NAME	U11 47
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'A11':;
NODE_NAME	U10 C4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'A12':;
NODE_NAME	U1 A6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_TX_T54N/DQ7T':;
NET_NAME
'ENETA_CONF4'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETA_CONF4':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):eneta_conf4';
NODE_NAME	U14 60
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'CONFIG4':;
NODE_NAME	R113 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16934064@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R114 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933811@RESISTOR 0402.RES 0 OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N17909842'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):N17909842':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):n17909842';
NODE_NAME	R214 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902212@RESISTOR 0402.RES 215K OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C184 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902191@CAPACITOR_0402.CAP 27PF 5% 50V NP0 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N16933310'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):N16933310':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):n16933310';
NODE_NAME	X4 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933549@CLOCK.OSC, 25MHZ 2.5V.NORMAL(CHIPS)':
 'EN':;
NODE_NAME	R108 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933652@RESISTOR 0402.RES 10K OHM 5% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '2':;
NET_NAME
'12V_SHDNN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):12V_SHDNN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):\12v_shdnn\';
NODE_NAME	U24 13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901781@REGULATOR.REG SWITCHING, LTC3855.NORMAL(CHIPS)':
 'RUN2':;
NODE_NAME	SW5 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17983701@SWITCH.SWITCH, SLIDE EE2201A.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R224 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17988231@RESISTOR 0402.RES 20K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NET_NAME
'FSM_A3'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FSM_A3':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fsm_a3';
NODE_NAME	U13 C15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'DIFFIO_R2P':;
NODE_NAME	U11 32
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'A2':;
NODE_NAME	U10 C1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'A3':;
NODE_NAME	U1 D9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_TX_T46P':;
NET_NAME
'CLKIN_SMA_P'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):CLKIN_SMA_P':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):clkin_sma_p';
NODE_NAME	C9 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16818421@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R42 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16818663@RESISTOR 0402.RES 100 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J2 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16818601@CONN.CONN, SMA.NORMAL(CHIPS)':
 '1':;
NET_NAME
'ENETA_MDI_N1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETA_MDI_N1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):eneta_mdi_n1';
NODE_NAME	U14 34
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'MDI1_N':;
NODE_NAME	J8 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933769@CONN.CONN RJ45 1-PORT TSE BASE-T.NORMAL(CHIPS)':
 'TD1_N':;
NODE_NAME	R103 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933685@RESISTOR 0402.RES 49.9 OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'PGOOD_MAIN_3.3V'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):PGOOD_MAIN_3.3V':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):\pgood_main_3.3v\';
NODE_NAME	U24 16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901781@REGULATOR.REG SWITCHING, LTC3855.NORMAL(CHIPS)':
 'PGOOD1':;
NODE_NAME	R221 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17900819@RESISTOR 0402.RES 100K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N16832908'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):N16832908':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):n16832908';
NODE_NAME	U3 8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16821364@CLOCK.CLOCK BUFFER, ICS8543.NORMAL(CHIPS)':
 'OE':;
NODE_NAME	R36 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16832571@RESISTOR 0402.RES 4.7K OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'ENETA_MDI_0'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETA_MDI_0':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):eneta_mdi_0';
NODE_NAME	C105 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16934053@CAPACITOR_0402.CAP 0.01UF 16V X7R 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R100 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933564@RESISTOR 0402.RES 49.9 OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R101 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933822@RESISTOR 0402.RES 49.9 OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NET_NAME
'DC_IN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):DC_IN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):dc_in';
NODE_NAME	C172 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901945@CAPACITOR_1210.CAP 22UF +/-10% 25V 1210.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U23 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902277@IC.DIODE CONTROLLER, LTC4357.NORMAL(CHIPS)':
 'VDD':;
NODE_NAME	Q1 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901931@TRANSISTOR.MOSFET N-CHANNEL, FDMC8878.NORMAL(CHIPS)':
 'D2':;
NODE_NAME	Q1 7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901931@TRANSISTOR.MOSFET N-CHANNEL, FDMC8878.NORMAL(CHIPS)':
 'D3':;
NODE_NAME	Q1 8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901931@TRANSISTOR.MOSFET N-CHANNEL, FDMC8878.NORMAL(CHIPS)':
 'D4':;
NODE_NAME	C170 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19000328@CAPACITOR_0603.CAP 0.1UF 50V 0603.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C171 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19000450@CAPACITOR_0603.CAP 0.1UF 50V 0603.NORMAL(CHIPS)':
 '2':;
NODE_NAME	Q2 8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901502@TRANSISTOR.MOSFET N-CHANNEL HILO SI4816BDY.NORMAL(CHIPS)':
 'D1':;
NODE_NAME	U24 26
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901781@REGULATOR.REG SWITCHING, LTC3855.NORMAL(CHIPS)':
 'VIN':;
NODE_NAME	Q3 8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902064@TRANSISTOR.MOSFET N-CHANNEL HILO SI4816BDY.NORMAL(CHIPS)':
 'D1':;
NODE_NAME	R222 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17987138@RESISTOR 0402.RES 100K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R223 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17987364@RESISTOR 0402.RES 100K OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	Q1 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901931@TRANSISTOR.MOSFET N-CHANNEL, FDMC8878.NORMAL(CHIPS)':
 'D1':;
NODE_NAME	U23 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902277@IC.DIODE CONTROLLER, LTC4357.NORMAL(CHIPS)':
 'OUT':;
NODE_NAME	C173 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18336455@CAPACITOR_1210.CAP 22UF +/-10% 25V 1210.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C174 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18336467@CAPACITOR_1210.CAP 22UF +/-10% 25V 1210.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C186 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902321@CAPACITOR_1210.CAP 22UF +/-10% 25V 1210.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C182 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18337850@CAPACITOR_TANT.CAP-TANT 47UF 7343 20% 35V.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C187 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18337860@CAPACITOR_TANT.CAP-TANT 47UF 7343 20% 35V.NORMAL(CHIPS)':
 '1':;
NET_NAME
'FSM_D14'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):FSM_D14':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):fsm_d14';
NODE_NAME	U13 N16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'DIFFIO_R20P':;
NODE_NAME	U11 22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'DQ14':;
NODE_NAME	U10 G7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'D14':;
NODE_NAME	U1 G14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_RX_T59P/DQ8T':;
NET_NAME
'CLKOUT_50'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):CLKOUT_50':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):clkout_50';
NODE_NAME	U4 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16825370@CLOCK.CLK BUFFER 1TO3 LVCMOS SL18860.NORMAL(CHIPS)':
 'CLKIN':;
NODE_NAME	X2 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16824969@CLOCK.XO, 50MHZ CMOS, 3.2X5MM, SI510.NORMAL(CHIPS)':
 'OUT':;
NET_NAME
'ENETA_LED_LINK100'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETA_LED_LINK100':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):eneta_led_link100';
NODE_NAME	R116 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933461@RESISTOR 0402.RES 220 OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U14 74
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'LED_LINK100':;
NET_NAME
'LTC3855_BG1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3855_BG1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3855_bg1';
NODE_NAME	U24 27
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901781@REGULATOR.REG SWITCHING, LTC3855.NORMAL(CHIPS)':
 'BG1':;
NODE_NAME	Q2 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901502@TRANSISTOR.MOSFET N-CHANNEL HILO SI4816BDY.NORMAL(CHIPS)':
 'G2':;
NET_NAME
'CLKIN_SMA_N'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):CLKIN_SMA_N':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):clkin_sma_n';
NODE_NAME	C11 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16818653@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R42 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16818663@RESISTOR 0402.RES 100 OHM 1.0% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J3 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16818536@CONN.CONN, SMA.NORMAL(CHIPS)':
 '1':;
NET_NAME
'ENETA_MDI_P2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETA_MDI_P2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):eneta_mdi_p2';
NODE_NAME	U14 39
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'MDI2_P':;
NODE_NAME	R104 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933630@RESISTOR 0402.RES 49.9 OHM 1% 1/16W 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J8 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933769@CONN.CONN RJ45 1-PORT TSE BASE-T.NORMAL(CHIPS)':
 'TD2_P':;
NET_NAME
'LTC3855_SS2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3855_SS2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3855_ss2';
NODE_NAME	U24 7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901781@REGULATOR.REG SWITCHING, LTC3855.NORMAL(CHIPS)':
 'TK/SS2':;
NODE_NAME	C181 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901981@CAPACITOR_0402.CAP 1000PF 10% 50V 0402.NORMAL(CHIPS)':
 '1':;
NET_NAME
'CLKIN_SMA_CN'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):CLKIN_SMA_CN':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):clkin_sma_cn';
NODE_NAME	C11 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16818653@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R44 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16831803@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R39 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16831652@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U3 7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16821364@CLOCK.CLOCK BUFFER, ICS8543.NORMAL(CHIPS)':
 'PCLKN':;
NET_NAME
'ENETA_HSDAC_P'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETA_HSDAC_P':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):eneta_hsdac_p';
NODE_NAME	U14 37
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'HSDAC_P':;
NODE_NAME	V27 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933866@MISC.TP_18_8_MIL, PTH.NORMAL(CHIPS)':
 'TP':;
NET_NAME
'N17901253'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):N17901253':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):n17901253';
NODE_NAME	R213 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902055@RESISTOR 0402.RES 71.5K OHM 1% 1/16W 0402 SMD.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C183 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902037@CAPACITOR_0402.CAP 100PF 5% 50VDC 0402.NORMAL(CHIPS)':
 '2':;
NET_NAME
'CLKIN_SMA_CP'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):CLKIN_SMA_CP':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):clkin_sma_cp';
NODE_NAME	R40 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16831683@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R43 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16831714@RESISTOR 0402.RES 1.00K OHMS, 1.0%,1/16W,0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C9 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16818421@CAPACITOR_0402.CAP 0.1UF +/-10% 10V 0402.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U3 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16821364@CLOCK.CLOCK BUFFER, ICS8543.NORMAL(CHIPS)':
 'PCLKP':;
NET_NAME
'ENETA_LED_TX'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):ENETA_LED_TX':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):eneta_led_tx';
NODE_NAME	R111 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16934120@RESISTOR 0402.RES 220 OHM 5% 1/16W 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U14 68
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'LED_TX':;
NODE_NAME	U14 61
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'CONFIG3':;
NET_NAME
'LTC3855_ITH2'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):LTC3855_ITH2':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):ltc3855_ith2';
NODE_NAME	U24 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901781@REGULATOR.REG SWITCHING, LTC3855.NORMAL(CHIPS)':
 'ITH2':;
NODE_NAME	C184 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902191@CAPACITOR_0402.CAP 27PF 5% 50V NP0 0402.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C189 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902125@CAPACITOR_0402.CAP 10PF 5% 50V C0G/NP0 0402.NORMAL(CHIPS)':
 '1':;
NET_NAME
'HSMC_RX_D_P1'
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):HSMC_RX_D_P1':
 C_SIGNAL='@c5e_dev_kit.schematic1(sch_1):hsmc_rx_d_p1',
 RELATIVE_PROPAGATION_DELAY='HSMA_RX:G:L:S::200 mil';
NODE_NAME	J7 54
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '54':;
NODE_NAME	U1 Y17
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221121@ALTERA.5CEFA7F31C7NES_F896B.NORMAL(CHIPS)':
 'DIFFIO_RX_B51P/DQS7B':;
NET_NAME
'NC'
 'NC':
 C_SIGNAL='NC';
NODE_NAME	U7 L9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'NC4':;
NODE_NAME	U7 M7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'NC5':;
NODE_NAME	U7 J1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'NC1':;
NODE_NAME	U7 L1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'NC3':;
NODE_NAME	U7 J9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'NC2':;
NODE_NAME	U7 T7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18438475@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'NC6':;
NODE_NAME	U8 L9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'NC4':;
NODE_NAME	U8 M7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'NC5':;
NODE_NAME	U8 J1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'NC1':;
NODE_NAME	U8 L1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'NC3':;
NODE_NAME	U8 J9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'NC2':;
NODE_NAME	U8 T7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18439896@MEMORY.DDR3 SDRAM, MT41J128M16JT-125D.NORMAL(CHIPS)':
 'NC6':;
NODE_NAME	U3 11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16821364@CLOCK.CLOCK BUFFER, ICS8543.NORMAL(CHIPS)':
 'Q3N':;
NODE_NAME	U3 12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16821364@CLOCK.CLOCK BUFFER, ICS8543.NORMAL(CHIPS)':
 'Q3P':;
NODE_NAME	U3 14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16821364@CLOCK.CLOCK BUFFER, ICS8543.NORMAL(CHIPS)':
 'Q2N':;
NODE_NAME	U3 15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16821364@CLOCK.CLOCK BUFFER, ICS8543.NORMAL(CHIPS)':
 'Q2P':;
NODE_NAME	U1 M29
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17174560@ALTERA.5CEFA7F31C7NES_F896N.NORMAL(CHIPS)':
 'FPLL_TR_CLKOUT0 /FPLL_TR_CLKOUT':;
NODE_NAME	U1 N30
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17174560@ALTERA.5CEFA7F31C7NES_F896N.NORMAL(CHIPS)':
 'FPLL_TR_CLKOUT1 /FPLL_TR_CLKOUT':;
NODE_NAME	U1 E10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17174560@ALTERA.5CEFA7F31C7NES_F896N.NORMAL(CHIPS)':
 'FPLL_TL_CLKOUT1 /FPLL_TL_CLKOUT':;
NODE_NAME	U2 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17262499@ALTERA.EPCQ256.NORMAL(CHIPS)':
 'NC01':;
NODE_NAME	U2 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17262499@ALTERA.EPCQ256.NORMAL(CHIPS)':
 'NC02':;
NODE_NAME	U2 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17262499@ALTERA.EPCQ256.NORMAL(CHIPS)':
 'NC03':;
NODE_NAME	U2 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17262499@ALTERA.EPCQ256.NORMAL(CHIPS)':
 'NC04':;
NODE_NAME	U2 11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17262499@ALTERA.EPCQ256.NORMAL(CHIPS)':
 'NC05':;
NODE_NAME	U2 12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17262499@ALTERA.EPCQ256.NORMAL(CHIPS)':
 'NC06':;
NODE_NAME	U2 13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17262499@ALTERA.EPCQ256.NORMAL(CHIPS)':
 'NC07':;
NODE_NAME	U2 14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17262499@ALTERA.EPCQ256.NORMAL(CHIPS)':
 'NC08':;
NODE_NAME	U1 T11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17175700@ALTERA.5CEFA7F31C7NES_F896G.NORMAL(CHIPS)':
 'CLKUSR /DIFFIO_RX_B5P/DQ1B':;
NODE_NAME	U1 Y21
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17175700@ALTERA.5CEFA7F31C7NES_F896G.NORMAL(CHIPS)':
 'CRC_ERROR /DIFFIO_RX_R2N':;
NODE_NAME	U1 AD24
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17175700@ALTERA.5CEFA7F31C7NES_F896G.NORMAL(CHIPS)':
 'NCEO /DIFFIO_TX_R3P/DQ1R':;
NODE_NAME	U1 AD25
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17175700@ALTERA.5CEFA7F31C7NES_F896G.NORMAL(CHIPS)':
 'CVP_CONFDONE /DIFFIO_TX_R3N/DQ1':;
NODE_NAME	U1 AB26
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17175700@ALTERA.5CEFA7F31C7NES_F896G.NORMAL(CHIPS)':
 'DEV_OE /DIFFIO_TX_R5P':;
NODE_NAME	U1 Y23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17175700@ALTERA.5CEFA7F31C7NES_F896G.NORMAL(CHIPS)':
 'NPERSTL0 /DIFFIO_RX_R6P/DQS1R':;
NODE_NAME	U1 W24
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17175700@ALTERA.5CEFA7F31C7NES_F896G.NORMAL(CHIPS)':
 'NPERSTL1 /DIFFIO_RX_R6N/DQSN1R':;
NODE_NAME	U1 J12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_RX_T75N/DQ10T':;
NODE_NAME	U1 M12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_RX_T79P/DQ10T':;
NODE_NAME	U1 M11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17141150@ALTERA.5CEFA7F31C7NES_F896F.NORMAL(CHIPS)':
 'DIFFIO_RX_T79N/DQ10T':;
NODE_NAME	U1 A28
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140991@ALTERA.5CEFA7F31C7NES_F896E.NORMAL(CHIPS)':
 'DIFFIO_TX_T6N/DQ1T':;
NODE_NAME	U1 Y25
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_RX_R4P/DQ1R':;
NODE_NAME	U1 Y26
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_RX_R4N/DQ1R':;
NODE_NAME	U1 AJ29
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_TX_R18N/DQ3R':;
NODE_NAME	U1 AJ30
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_TX_R22P':;
NODE_NAME	U1 AF28
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_TX_R24N':;
NODE_NAME	U1 AD29
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_TX_R30P':;
NODE_NAME	U1 AA29
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_RX_R31P/DQ4R':;
NODE_NAME	U1 AB28
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_TX_R32N':;
NODE_NAME	U1 V29
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_TX_R38P':;
NODE_NAME	U1 V30
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_TX_R40N':;
NODE_NAME	U1 AC26
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_TX_R7P/DQ1R':;
NODE_NAME	U1 Y22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_RX_R8P/DQ1R':;
NODE_NAME	U1 AC27
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_TX_R7N':;
NODE_NAME	U1 AA23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_RX_R8N/DQ1R':;
NODE_NAME	U1 AA24
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_RX_R9P':;
NODE_NAME	U1 AE23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_TX_R10P/DQ2R':;
NODE_NAME	U1 AA25
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_RX_R9N':;
NODE_NAME	U1 AF24
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_TX_R10N/DQ2R':;
NODE_NAME	U1 AE27
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_RX_R11P/DQ2R':;
NODE_NAME	U1 AE25
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_TX_R12P/DQ2R':;
NODE_NAME	U1 AD27
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_RX_R11N/DQ2R':;
NODE_NAME	U1 AE26
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_TX_R12N/DQ2R':;
NODE_NAME	U1 AF25
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_TX_R14P':;
NODE_NAME	U1 AF26
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_TX_R14N/DQ2R':;
NODE_NAME	U1 Y27
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_RX_R15P/DQ2R':;
NODE_NAME	U1 AH27
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_TX_R16P/DQ2R':;
NODE_NAME	U1 W27
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_RX_R15N/DQ2R':;
NODE_NAME	U1 AG27
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_TX_R16N':;
NODE_NAME	U1 V24
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_RX_R17P':;
NODE_NAME	U1 V25
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140354@ALTERA.5CEFA7F31C7NES_F896C.NORMAL(CHIPS)':
 'DIFFIO_RX_R17N':;
NODE_NAME	U1 M23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_RX_R61N/DQSN8R':;
NODE_NAME	U1 L21
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17140502@ALTERA.5CEFA7F31C7NES_F896D.NORMAL(CHIPS)':
 'DIFFIO_RX_R73N':;
NODE_NAME	U1 AA9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_TX_B9P/DQ2B':;
NODE_NAME	U1 AG8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_TX_B12N/DQ2B':;
NODE_NAME	U1 AB8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_TX_B13N/DQ2B':;
NODE_NAME	U1 AA8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_TX_B13P/DQ2B':;
NODE_NAME	U1 AH5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_RX_B14N/DQ2B':;
NODE_NAME	U1 T9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_RX_B11P/DQS2B':;
NODE_NAME	U1 T10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_RX_B15P':;
NODE_NAME	U1 U9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_RX_B15N':;
NODE_NAME	U1 AH4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_RX_B14P/DQ2B':;
NODE_NAME	U1 U8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17221280@ALTERA.5CEFA7F31C7NES_F896A.NORMAL(CHIPS)':
 'DIFFIO_RX_B11N/DQSN2B':;
NODE_NAME	U21 11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19484938@IC.USB-TO-UART BRIDGE, CP2104.NORMAL(CHIPS)':
 'GPIO3':;
NODE_NAME	U21 10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19484938@IC.USB-TO-UART BRIDGE, CP2104.NORMAL(CHIPS)':
 'NC':;
NODE_NAME	J4 7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19497034@CONN.HDR 2X5, VERTICAL.NORMAL(CHIPS)':
 '7':;
NODE_NAME	J4 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19497034@CONN.HDR 2X5, VERTICAL.NORMAL(CHIPS)':
 '6':;
NODE_NAME	J4 8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19497034@CONN.HDR 2X5, VERTICAL.NORMAL(CHIPS)':
 '8':;
NODE_NAME	U22 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19609118@DIODE.DIODE, 4-CH ESD, TPD4S012DRYR.NORMAL(CHIPS)':
 'ID':;
NODE_NAME	U22 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19609118@DIODE.DIODE, 4-CH ESD, TPD4S012DRYR.NORMAL(CHIPS)':
 'NC':;
NODE_NAME	U9 A1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DNU0':;
NODE_NAME	U9 A2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DNU1':;
NODE_NAME	U9 A3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'NC0':;
NODE_NAME	U9 A4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'NC1':;
NODE_NAME	U9 A5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'NC2':;
NODE_NAME	U9 A6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'NC3':;
NODE_NAME	U9 A7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'NC4':;
NODE_NAME	U9 A8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'NC5':;
NODE_NAME	U9 A9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'NC6':;
NODE_NAME	U9 A10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'NC7':;
NODE_NAME	U9 A22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DNU2':;
NODE_NAME	U9 A23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DNU3':;
NODE_NAME	U9 AB22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DNU10':;
NODE_NAME	U9 AB23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DNU11':;
NODE_NAME	U9 AB1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DNU8':;
NODE_NAME	U9 AB2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DNU9':;
NODE_NAME	U9 AB4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'CS#1':;
NODE_NAME	U9 AC10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'NC28':;
NODE_NAME	U9 AC11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'NC/ZQ':;
NODE_NAME	U9 AC22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DNU14':;
NODE_NAME	U9 AC23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DNU15':;
NODE_NAME	U9 AC1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DNU12':;
NODE_NAME	U9 AC2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DNU13':;
NODE_NAME	U9 AC4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'CKE1':;
NODE_NAME	U9 B1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DNU4':;
NODE_NAME	U9 B2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DNU5':;
NODE_NAME	U9 B22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DNU6':;
NODE_NAME	U9 B23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'DNU7':;
NODE_NAME	U9 B4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'NC8':;
NODE_NAME	U9 B6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'NC9':;
NODE_NAME	U9 B7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'NC10':;
NODE_NAME	U9 B9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'NC11':;
NODE_NAME	U9 D1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'NC12':;
NODE_NAME	U9 D2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'NC13':;
NODE_NAME	U9 E1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'NC14':;
NODE_NAME	U9 E2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'NC15':;
NODE_NAME	U9 F1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'NC16':;
NODE_NAME	U9 G1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'NC17':;
NODE_NAME	U9 G2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'NC18':;
NODE_NAME	U9 H1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'NC19':;
NODE_NAME	U9 H2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'NC20':;
NODE_NAME	U9 J1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'NC21':;
NODE_NAME	U9 K1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'NC22':;
NODE_NAME	U9 K2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'NC23':;
NODE_NAME	U9 L1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'NC24':;
NODE_NAME	U9 L2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'NC25':;
NODE_NAME	U9 M1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'NC26':;
NODE_NAME	U9 N1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20042118@MEMORY.LPDDR2, MT42L128M32D1LF-25WTA.NORMAL(CHIPS)':
 'NC27':;
NODE_NAME	X1 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS20139482@CLOCK.XO, I2C PROGRAMMABLE 2.5V SI570.NORMAL(CHIPS)':
 'NC':;
NODE_NAME	U1 B4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17641113@ALTERA.5CEFA7F31C7NES_F896M.NORMAL(CHIPS)':
 'DNU1':;
NODE_NAME	U1 B3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17641113@ALTERA.5CEFA7F31C7NES_F896M.NORMAL(CHIPS)':
 'DNU2':;
NODE_NAME	U1 AD8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17641113@ALTERA.5CEFA7F31C7NES_F896M.NORMAL(CHIPS)':
 'DNU3':;
NODE_NAME	U1 AD14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17641113@ALTERA.5CEFA7F31C7NES_F896M.NORMAL(CHIPS)':
 'DNU4':;
NODE_NAME	U1 F24
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17641113@ALTERA.5CEFA7F31C7NES_F896M.NORMAL(CHIPS)':
 'DNU5':;
NODE_NAME	U1 D15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17641113@ALTERA.5CEFA7F31C7NES_F896M.NORMAL(CHIPS)':
 'DNU6':;
NODE_NAME	U1 P4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17641113@ALTERA.5CEFA7F31C7NES_F896M.NORMAL(CHIPS)':
 'DNU7':;
NODE_NAME	U1 P3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17641113@ALTERA.5CEFA7F31C7NES_F896M.NORMAL(CHIPS)':
 'DNU8':;
NODE_NAME	U1 M4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17641113@ALTERA.5CEFA7F31C7NES_F896M.NORMAL(CHIPS)':
 'DNU9':;
NODE_NAME	U1 M3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17641113@ALTERA.5CEFA7F31C7NES_F896M.NORMAL(CHIPS)':
 'DNU10':;
NODE_NAME	U1 K4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17641113@ALTERA.5CEFA7F31C7NES_F896M.NORMAL(CHIPS)':
 'DNU11':;
NODE_NAME	U1 K3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17641113@ALTERA.5CEFA7F31C7NES_F896M.NORMAL(CHIPS)':
 'DNU12':;
NODE_NAME	U1 AF4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17641113@ALTERA.5CEFA7F31C7NES_F896M.NORMAL(CHIPS)':
 'DNU13':;
NODE_NAME	U1 AF3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17641113@ALTERA.5CEFA7F31C7NES_F896M.NORMAL(CHIPS)':
 'DNU14':;
NODE_NAME	U1 AD4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17641113@ALTERA.5CEFA7F31C7NES_F896M.NORMAL(CHIPS)':
 'DNU15':;
NODE_NAME	U1 AD3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17641113@ALTERA.5CEFA7F31C7NES_F896M.NORMAL(CHIPS)':
 'DNU16':;
NODE_NAME	U1 AB4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17641113@ALTERA.5CEFA7F31C7NES_F896M.NORMAL(CHIPS)':
 'DNU17':;
NODE_NAME	U1 AB3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17641113@ALTERA.5CEFA7F31C7NES_F896M.NORMAL(CHIPS)':
 'DNU18':;
NODE_NAME	U1 Y4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17641113@ALTERA.5CEFA7F31C7NES_F896M.NORMAL(CHIPS)':
 'DNU19':;
NODE_NAME	U1 Y3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17641113@ALTERA.5CEFA7F31C7NES_F896M.NORMAL(CHIPS)':
 'DNU20':;
NODE_NAME	U1 V4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17641113@ALTERA.5CEFA7F31C7NES_F896M.NORMAL(CHIPS)':
 'DNU21':;
NODE_NAME	U1 V3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17641113@ALTERA.5CEFA7F31C7NES_F896M.NORMAL(CHIPS)':
 'DNU22':;
NODE_NAME	U1 T4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17641113@ALTERA.5CEFA7F31C7NES_F896M.NORMAL(CHIPS)':
 'DNU23':;
NODE_NAME	U1 T3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17641113@ALTERA.5CEFA7F31C7NES_F896M.NORMAL(CHIPS)':
 'DNU24':;
NODE_NAME	U1 J1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17641113@ALTERA.5CEFA7F31C7NES_F896M.NORMAL(CHIPS)':
 'NC1':;
NODE_NAME	U1 J2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17641113@ALTERA.5CEFA7F31C7NES_F896M.NORMAL(CHIPS)':
 'NC2':;
NODE_NAME	U1 H4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17641113@ALTERA.5CEFA7F31C7NES_F896M.NORMAL(CHIPS)':
 'NC3':;
NODE_NAME	U1 H3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17641113@ALTERA.5CEFA7F31C7NES_F896M.NORMAL(CHIPS)':
 'NC4':;
NODE_NAME	U1 G1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17641113@ALTERA.5CEFA7F31C7NES_F896M.NORMAL(CHIPS)':
 'NC5':;
NODE_NAME	U1 G2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17641113@ALTERA.5CEFA7F31C7NES_F896M.NORMAL(CHIPS)':
 'NC6':;
NODE_NAME	U1 F4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17641113@ALTERA.5CEFA7F31C7NES_F896M.NORMAL(CHIPS)':
 'NC7':;
NODE_NAME	U1 F3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17641113@ALTERA.5CEFA7F31C7NES_F896M.NORMAL(CHIPS)':
 'NC8':;
NODE_NAME	U1 E1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17641113@ALTERA.5CEFA7F31C7NES_F896M.NORMAL(CHIPS)':
 'NC9':;
NODE_NAME	U1 E2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17641113@ALTERA.5CEFA7F31C7NES_F896M.NORMAL(CHIPS)':
 'NC10':;
NODE_NAME	U1 D4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17641113@ALTERA.5CEFA7F31C7NES_F896M.NORMAL(CHIPS)':
 'NC11':;
NODE_NAME	U1 D3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17641113@ALTERA.5CEFA7F31C7NES_F896M.NORMAL(CHIPS)':
 'NC12':;
NODE_NAME	U1 K8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17641113@ALTERA.5CEFA7F31C7NES_F896M.NORMAL(CHIPS)':
 'NC13':;
NODE_NAME	U1 L7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17641113@ALTERA.5CEFA7F31C7NES_F896M.NORMAL(CHIPS)':
 'NC14':;
NODE_NAME	U36 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17589580@IC.LEVEL SHIFTER, MAX3378.NORMAL(CHIPS)':
 'NC1':;
NODE_NAME	U36 9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17589580@IC.LEVEL SHIFTER, MAX3378.NORMAL(CHIPS)':
 'NC2':;
NODE_NAME	U35 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586651@IC.ADC, LTC2418 16-CH.NORMAL(CHIPS)':
 'CH12':;
NODE_NAME	U35 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586651@IC.ADC, LTC2418 16-CH.NORMAL(CHIPS)':
 'CH13':;
NODE_NAME	U35 7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586651@IC.ADC, LTC2418 16-CH.NORMAL(CHIPS)':
 'CH14':;
NODE_NAME	U35 8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586651@IC.ADC, LTC2418 16-CH.NORMAL(CHIPS)':
 'CH15':;
NODE_NAME	U35 13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586651@IC.ADC, LTC2418 16-CH.NORMAL(CHIPS)':
 'NC1':;
NODE_NAME	U35 14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17586651@IC.ADC, LTC2418 16-CH.NORMAL(CHIPS)':
 'NC2':;
NODE_NAME	U32 7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18857322@REGULATOR.REGULATOR, LTC3026_EDD.NORMAL(CHIPS)':
 'PG':;
NODE_NAME	U31 7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18857775@REGULATOR.REGULATOR, LTC3026_EDD.NORMAL(CHIPS)':
 'PG':;
NODE_NAME	U26 21
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'NC2':;
NODE_NAME	U26 24
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'NC3':;
NODE_NAME	U26 25
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'NC4':;
NODE_NAME	U26 28
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'NC5':;
NODE_NAME	U26 9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18854716@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'NC1':;
NODE_NAME	U25 21
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'NC2':;
NODE_NAME	U25 24
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'NC3':;
NODE_NAME	U25 25
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'NC4':;
NODE_NAME	U25 28
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'NC5':;
NODE_NAME	U25 9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS19349507@REGULATOR.REG SWITCHING, LTC3608.NORMAL(CHIPS)':
 'NC1':;
NODE_NAME	U23 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17902277@IC.DIODE CONTROLLER, LTC4357.NORMAL(CHIPS)':
 'NC':;
NODE_NAME	SW5 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17983701@SWITCH.SWITCH, SLIDE EE2201A.NORMAL(CHIPS)':
 '3':;
NODE_NAME	SW5 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17983701@SWITCH.SWITCH, SLIDE EE2201A.NORMAL(CHIPS)':
 '6':;
NODE_NAME	U24 18
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901781@REGULATOR.REG SWITCHING, LTC3855.NORMAL(CHIPS)':
 'NC':;
NODE_NAME	U24 32
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901781@REGULATOR.REG SWITCHING, LTC3855.NORMAL(CHIPS)':
 'CLKOUT':;
NODE_NAME	U24 33
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901781@REGULATOR.REG SWITCHING, LTC3855.NORMAL(CHIPS)':
 'PHSASMD':;
NODE_NAME	U24 34
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901781@REGULATOR.REG SWITCHING, LTC3855.NORMAL(CHIPS)':
 'MODE/PLLIN':;
NODE_NAME	U24 36
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901781@REGULATOR.REG SWITCHING, LTC3855.NORMAL(CHIPS)':
 'ITEMP2':;
NODE_NAME	U24 37
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17901781@REGULATOR.REG SWITCHING, LTC3855.NORMAL(CHIPS)':
 'ITEMP1':;
NODE_NAME	J12 9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17139409@CONN.CONN, DB9 FEMALE RIGHT ANGLE.NORMAL(CHIPS)':
 '9':;
NODE_NAME	J12 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17139409@CONN.CONN, DB9 FEMALE RIGHT ANGLE.NORMAL(CHIPS)':
 '4':;
NODE_NAME	J12 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17139409@CONN.CONN, DB9 FEMALE RIGHT ANGLE.NORMAL(CHIPS)':
 '6':;
NODE_NAME	J12 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17139409@CONN.CONN, DB9 FEMALE RIGHT ANGLE.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U18 B2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'CLKOUT':;
NODE_NAME	U18 G8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663169@IC.USB MICROCONTROLLER, CY7C68013A.NORMAL(CHIPS)':
 'PA0':;
NODE_NAME	J11 7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663358@CONN.HEADER, 2X5-PIN.NORMAL(CHIPS)':
 '7':;
NODE_NAME	J11 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663358@CONN.HEADER, 2X5-PIN.NORMAL(CHIPS)':
 '6':;
NODE_NAME	J11 8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18663358@CONN.HEADER, 2X5-PIN.NORMAL(CHIPS)':
 '8':;
NODE_NAME	U17 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18662972@IC.RESET, MAX811.NORMAL(CHIPS)':
 'M\R\':;
NODE_NAME	U15 13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909905@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'NC1':;
NODE_NAME	U15 51
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16909905@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'NC2':;
NODE_NAME	U15 22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 '125CLK':;
NODE_NAME	U15 54
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'XTAL2':;
NODE_NAME	U15 56
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'SEL_FREQ':;
NODE_NAME	U15 79
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'S_CLK_P':;
NODE_NAME	U15 80
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'S_CLK_N':;
NODE_NAME	U15 82
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'S_IN_P':;
NODE_NAME	U15 81
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'S_IN_N':;
NODE_NAME	U15 77
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'S_OUT_P':;
NODE_NAME	U15 75
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'S_OUT_N':;
NODE_NAME	U15 90
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'RXD4':;
NODE_NAME	U15 89
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'RXD5':;
NODE_NAME	U15 87
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'RXD6':;
NODE_NAME	U15 86
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'RXD7':;
NODE_NAME	U15 46
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'TMS':;
NODE_NAME	U15 50
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'TDO':;
NODE_NAME	U15 44
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'TDI':;
NODE_NAME	U15 49
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16910079@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'TCK':;
NODE_NAME	U14 13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933400@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'NC1':;
NODE_NAME	U14 51
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933400@IC.ETHERNET PHY, 88E1111B.NORMAL(CHIPS)':
 'NC2':;
NODE_NAME	U14 22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 '125CLK':;
NODE_NAME	U14 54
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'XTAL2':;
NODE_NAME	U14 56
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'SEL_FREQ':;
NODE_NAME	U14 79
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'S_CLK_P':;
NODE_NAME	U14 80
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'S_CLK_N':;
NODE_NAME	U14 82
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'S_IN_P':;
NODE_NAME	U14 81
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'S_IN_N':;
NODE_NAME	U14 77
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'S_OUT_P':;
NODE_NAME	U14 75
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'S_OUT_N':;
NODE_NAME	U14 90
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'RXD4':;
NODE_NAME	U14 89
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'RXD5':;
NODE_NAME	U14 87
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'RXD6':;
NODE_NAME	U14 86
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'RXD7':;
NODE_NAME	U14 46
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'TMS':;
NODE_NAME	U14 50
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'TDO':;
NODE_NAME	U14 44
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'TDI':;
NODE_NAME	U14 49
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16933884@IC.ETHERNET PHY, 88E1111A.NORMAL(CHIPS)':
 'TCK':;
NODE_NAME	J7 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J7 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '3':;
NODE_NAME	J7 5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '5':;
NODE_NAME	J7 7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '7':;
NODE_NAME	J7 9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '9':;
NODE_NAME	J7 11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '11':;
NODE_NAME	J7 13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '13':;
NODE_NAME	J7 15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '15':;
NODE_NAME	J7 17
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '17':;
NODE_NAME	J7 19
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '19':;
NODE_NAME	J7 21
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '21':;
NODE_NAME	J7 23
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '23':;
NODE_NAME	J7 25
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '25':;
NODE_NAME	J7 27
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '27':;
NODE_NAME	J7 29
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '29':;
NODE_NAME	J7 31
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '31':;
NODE_NAME	J7 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J7 4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '4':;
NODE_NAME	J7 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '6':;
NODE_NAME	J7 8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '8':;
NODE_NAME	J7 10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '10':;
NODE_NAME	J7 12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '12':;
NODE_NAME	J7 14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '14':;
NODE_NAME	J7 16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '16':;
NODE_NAME	J7 18
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '18':;
NODE_NAME	J7 20
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '20':;
NODE_NAME	J7 22
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '22':;
NODE_NAME	J7 24
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '24':;
NODE_NAME	J7 26
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '26':;
NODE_NAME	J7 28
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '28':;
NODE_NAME	J7 30
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '30':;
NODE_NAME	J7 32
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16886584@CONN.CONN, HSMC_MALE.NORMAL(CHIPS)':
 '32':;
NODE_NAME	U13 A8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635679@ALTERA.MAX V, 5M2210ZF256I5NB.NORMAL(CHIPS)':
 'DIFFIO_T9N':;
NODE_NAME	U13 D8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635679@ALTERA.MAX V, 5M2210ZF256I5NB.NORMAL(CHIPS)':
 'DIFFIO_T8P':;
NODE_NAME	U13 A7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635679@ALTERA.MAX V, 5M2210ZF256I5NB.NORMAL(CHIPS)':
 'DIFFIO_T8N':;
NODE_NAME	U13 E6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635679@ALTERA.MAX V, 5M2210ZF256I5NB.NORMAL(CHIPS)':
 'DIFFIO_T4P':;
NODE_NAME	U13 B5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635679@ALTERA.MAX V, 5M2210ZF256I5NB.NORMAL(CHIPS)':
 'DIFFIO_T4N':;
NODE_NAME	U13 B4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635679@ALTERA.MAX V, 5M2210ZF256I5NB.NORMAL(CHIPS)':
 'DIFFIO_T3P':;
NODE_NAME	U13 D6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635679@ALTERA.MAX V, 5M2210ZF256I5NB.NORMAL(CHIPS)':
 'DIFFIO_T3N':;
NODE_NAME	U13 C5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635679@ALTERA.MAX V, 5M2210ZF256I5NB.NORMAL(CHIPS)':
 'DIFFIO_T2P':;
NODE_NAME	U13 C4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635679@ALTERA.MAX V, 5M2210ZF256I5NB.NORMAL(CHIPS)':
 'DIFFIO_T2N':;
NODE_NAME	U13 D4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635679@ALTERA.MAX V, 5M2210ZF256I5NB.NORMAL(CHIPS)':
 'DIFFIO_T1P':;
NODE_NAME	U13 B1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635679@ALTERA.MAX V, 5M2210ZF256I5NB.NORMAL(CHIPS)':
 'DIFFIO_T1N':;
NODE_NAME	U13 C11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635679@ALTERA.MAX V, 5M2210ZF256I5NB.NORMAL(CHIPS)':
 'DIFFIO_T16P':;
NODE_NAME	U13 B12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635679@ALTERA.MAX V, 5M2210ZF256I5NB.NORMAL(CHIPS)':
 'DIFFIO_T15N':;
NODE_NAME	U13 B11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635679@ALTERA.MAX V, 5M2210ZF256I5NB.NORMAL(CHIPS)':
 'DIFFIO_T14P':;
NODE_NAME	U13 A12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635679@ALTERA.MAX V, 5M2210ZF256I5NB.NORMAL(CHIPS)':
 'DIFFIO_T14N':;
NODE_NAME	U13 E10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635679@ALTERA.MAX V, 5M2210ZF256I5NB.NORMAL(CHIPS)':
 'DIFFIO_T13P':;
NODE_NAME	U13 A11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635679@ALTERA.MAX V, 5M2210ZF256I5NB.NORMAL(CHIPS)':
 'DIFFIO_T13N':;
NODE_NAME	U13 A10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635679@ALTERA.MAX V, 5M2210ZF256I5NB.NORMAL(CHIPS)':
 'DIFFIO_T12P':;
NODE_NAME	U13 B9
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635679@ALTERA.MAX V, 5M2210ZF256I5NB.NORMAL(CHIPS)':
 'DIFFIO_T11P':;
NODE_NAME	U13 B10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635679@ALTERA.MAX V, 5M2210ZF256I5NB.NORMAL(CHIPS)':
 'IOB2_11':;
NODE_NAME	U13 B3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635679@ALTERA.MAX V, 5M2210ZF256I5NB.NORMAL(CHIPS)':
 'IOB2_12':;
NODE_NAME	U13 C10
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635679@ALTERA.MAX V, 5M2210ZF256I5NB.NORMAL(CHIPS)':
 'IOB2_13':;
NODE_NAME	U13 C12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635679@ALTERA.MAX V, 5M2210ZF256I5NB.NORMAL(CHIPS)':
 'IOB2_14':;
NODE_NAME	U13 C6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635679@ALTERA.MAX V, 5M2210ZF256I5NB.NORMAL(CHIPS)':
 'IOB2_15':;
NODE_NAME	U13 C7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635679@ALTERA.MAX V, 5M2210ZF256I5NB.NORMAL(CHIPS)':
 'IOB2_16':;
NODE_NAME	U13 D11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635679@ALTERA.MAX V, 5M2210ZF256I5NB.NORMAL(CHIPS)':
 'IOB2_18':;
NODE_NAME	U13 D5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635679@ALTERA.MAX V, 5M2210ZF256I5NB.NORMAL(CHIPS)':
 'IOB2_19':;
NODE_NAME	U13 E8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635679@ALTERA.MAX V, 5M2210ZF256I5NB.NORMAL(CHIPS)':
 'IOB2_20':;
NODE_NAME	U13 M7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635788@ALTERA.MAX V, 5M2210ZF256I5ND.NORMAL(CHIPS)':
 'DIFFIO_B8P':;
NODE_NAME	U13 R7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635788@ALTERA.MAX V, 5M2210ZF256I5ND.NORMAL(CHIPS)':
 'DIFFIO_B8N':;
NODE_NAME	U13 P6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635788@ALTERA.MAX V, 5M2210ZF256I5ND.NORMAL(CHIPS)':
 'DIFFIO_B4P':;
NODE_NAME	U13 R3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635788@ALTERA.MAX V, 5M2210ZF256I5ND.NORMAL(CHIPS)':
 'DIFFIO_B3P':;
NODE_NAME	U13 N5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635788@ALTERA.MAX V, 5M2210ZF256I5ND.NORMAL(CHIPS)':
 'DIFFIO_B3N':;
NODE_NAME	U13 R16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635788@ALTERA.MAX V, 5M2210ZF256I5ND.NORMAL(CHIPS)':
 'DIFFIO_B22P':;
NODE_NAME	U13 R1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635788@ALTERA.MAX V, 5M2210ZF256I5ND.NORMAL(CHIPS)':
 'DIFFIO_B1P':;
NODE_NAME	U13 P4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635788@ALTERA.MAX V, 5M2210ZF256I5ND.NORMAL(CHIPS)':
 'DIFFIO_B1N':;
NODE_NAME	U13 R13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17635788@ALTERA.MAX V, 5M2210ZF256I5ND.NORMAL(CHIPS)':
 'DIFFIO_B19N':;
NODE_NAME	U13 J5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'IOB1/CLK1':;
NODE_NAME	U13 N3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'DIFFIO_L21P':;
NODE_NAME	U13 N2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'DIFFIO_L20P':;
NODE_NAME	U13 M3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'DIFFIO_L20N':;
NODE_NAME	U13 M4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'DIFFIO_L19N':;
NODE_NAME	U13 L4
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'DIFFIO_L18P':;
NODE_NAME	U13 L3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'DIFFIO_L18N':;
NODE_NAME	U13 M2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'DIFFIO_L17N':;
NODE_NAME	U13 L2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'DIFFIO_L16P':;
NODE_NAME	U13 K3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'DIFFIO_L16N':;
NODE_NAME	U13 K5
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'DIFFIO_L15P':;
NODE_NAME	U13 K2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'DIFFIO_L14N':;
NODE_NAME	U13 J2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636000@ALTERA.MAX V, 5M2210ZF256I5NA.NORMAL(CHIPS)':
 'DIFFIO_L12N':;
NODE_NAME	RN1 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS18568089@RESPAK.RES, 51 OHM RES_PAK_8.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U13 P15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'DIFFIO_R22P':;
NODE_NAME	U13 P14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'DIFFIO_R22N':;
NODE_NAME	U13 N15
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'DIFFIO_R21P':;
NODE_NAME	U13 N14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'DIFFIO_R21N':;
NODE_NAME	U13 D13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'IOB3_21':;
NODE_NAME	U13 D14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'IOB3_22':;
NODE_NAME	U13 F11
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'IOB3_23':;
NODE_NAME	U13 F12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'IOB3_24':;
NODE_NAME	U13 K12
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'IOB3_25':;
NODE_NAME	U13 M14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'IOB3_26':;
NODE_NAME	U13 N13
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS17636113@ALTERA.MAX V, 5M2210ZF256I5NC.NORMAL(CHIPS)':
 'IOB3_27':;
NODE_NAME	U10 E8
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'RFU3':;
NODE_NAME	U10 F1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'RFU2':;
NODE_NAME	U10 G2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'RFU1':;
NODE_NAME	U10 H1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16798267@MEMORY.FLASH, PC28F512P30BF.NORMAL(CHIPS)':
 'RFU0':;
NODE_NAME	U11 3
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'NC3':;
NODE_NAME	U11 7
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'NC5':;
NODE_NAME	U11 14
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'NC6':;
NODE_NAME	U11 16
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'NC7':;
NODE_NAME	U11 25
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'NC8':;
NODE_NAME	U11 28
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'NC9':;
NODE_NAME	U11 1
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'NC1':;
NODE_NAME	U11 29
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'NC10':;
NODE_NAME	U11 6
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'NC4':;
NODE_NAME	U11 2
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'NC2':;
NODE_NAME	U11 30
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'NC11':;
NODE_NAME	U11 38
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'NC12':;
NODE_NAME	U11 51
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'NC14':;
NODE_NAME	U11 52
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'NC15':;
NODE_NAME	U11 53
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'NC16':;
NODE_NAME	U11 56
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'NC17':;
NODE_NAME	U11 57
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'NC18':;
NODE_NAME	U11 66
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'NC19':;
NODE_NAME	U11 75
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'NC20':;
NODE_NAME	U11 78
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'NC21':;
NODE_NAME	U11 79
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'NC22':;
NODE_NAME	U11 95
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'NC23':;
NODE_NAME	U11 96
 '@C5E_DEV_KIT.SCHEMATIC1(SCH_1):INS16786599@MEMORY.SRAM, IS61VPS102418A-250TQL.NORMAL(CHIPS)':
 'NC24':;
END.
