$date
	Thu Jan 09 11:46:45 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fa_tb $end
$var wire 1 ! sum $end
$var wire 1 " co $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#5
1!
1%
#10
0%
1$
#15
0!
1"
1%
#20
0"
1!
0%
0$
1#
#25
0!
1"
1%
#30
0%
1$
#35
1!
1%
#40
