`timescale  1ns/1ns
 module  vga_ctrl (     
  input   wire            vga_clk     ,   //è¾“å…¥å·¥ä½œæ—¶é’Ÿ,é¢‘ç‡25MHz     
  input   wire            sys_rst_n   ,   //è¾“å…¥å¤ä½ä¿¡å·,ä½ç”µå¹³æœ‰æ•?     
  input   wire    [15:0]  pix_data    ,   //è¾“å…¥åƒç´ ç‚¹è‰²å½©ä¿¡æ?
  output  wire    [9:0]   pix_x       ,   //è¾“å‡ºVGAæœ‰æ•ˆæ˜¾ç¤ºåŒºåŸŸåƒç´ ç‚¹Xè½´åæ ? 
  output  wire    [9:0]   pix_y       ,   //è¾“å‡ºVGAæœ‰æ•ˆæ˜¾ç¤ºåŒºåŸŸåƒç´ ç‚¹Yè½´åæ ? 
  output  wire            hsync       ,   //è¾“å‡ºè¡ŒåŒæ­¥ä¿¡å? 
  output  wire            vsync       ,   //è¾“å‡ºåœºåŒæ­¥ä¿¡å? 
  output  wire    [15:0]  rgb             //è¾“å‡ºåƒç´ ç‚¹è‰²å½©ä¿¡æ?
 );

//parameter define 
parameter H_SYNC    =   10'd96  ,   //è¡ŒåŒæ­¥æ—¶é’Ÿå‘¨æœŸæ•°           
          H_BACK    =   10'd40  ,   //è¡Œæ—¶åºåæ²?           
          H_LEFT    =   10'd8   ,   //è¡Œæ—¶åºå·¦è¾¹æ¡†           
          H_VALID   =   10'd640 ,   //è¡Œæœ‰æ•ˆæ•°æ?           
          H_RIGHT   =   10'd8   ,   //è¡Œæ—¶åºå³è¾¹æ¡†           
          H_FRONT   =   10'd8   ,   //è¡Œæ—¶åºå‰æ²?           
          H_TOTAL   =   10'd800 ;   //è¡Œæ‰«æå‘¨æœ? 
parameter V_SYNC    =   10'd2   ,   //åœºåŒæ­?           
          V_BACK    =   10'd25  ,   //åœºæ—¶åºåæ²?     
          V_TOP     =   10'd8   ,   //åœºæ—¶åºä¸Šè¾¹æ¡†       
          V_VALID   =   10'd480 ,   //åœºæœ‰æ•ˆæ•°æ?
          V_BOTTOM  =   10'd8   ,   //åœºæ—¶åºä¸‹è¾¹æ¡†    
          V_FRONT   =   10'd2   ,   //åœºæ—¶åºå‰æ²?       
          V_TOTAL   =   10'd525 ;   //åœºæ‰«æå‘¨æœ?
 //wire  define 
          wire            rgb_valid       ;   //VGAæœ‰æ•ˆæ˜¾ç¤ºåŒºåŸŸ 
          wire            pix_data_req    ;   //åƒç´ ç‚¹è‰²å½©ä¿¡æ¯è¯·æ±‚ä¿¡å?
 //reg   define 
          reg     [9:0]   cnt_h           ;   //è¡ŒåŒæ­¥ä¿¡å·è®¡æ•°å™¨ 
          reg     [9:0]   cnt_v           ;   //åœºåŒæ­¥ä¿¡å·è®¡æ•°å™¨
//***** Main Code ****//

//cnt_h:è¡ŒåŒæ­¥ä¿¡å·è®¡æ•°å™¨ 
always@(posedge vga_clk or  negedge sys_rst_n)     
if(sys_rst_n == 1'b0)         
   cnt_h   <=  10'd0   ;     
else   if(cnt_h == H_TOTAL - 1'd1)         
   cnt_h   <=  10'd0   ;     
else  
   cnt_h   <=  cnt_h + 1'd1   ;

 //hsync:è¡ŒåŒæ­¥ä¿¡å? 
assign  hsync = (cnt_h  <=  H_SYNC - 1'd1) ? 1'b1 : 1'b0  ;

 //cnt_v:åœºåŒæ­¥ä¿¡å·è®¡æ•°å™¨ 
always@(posedge vga_clk or  negedge sys_rst_n)     
if(sys_rst_n == 1'b0)      
    cnt_v   <=  10'd0 ;     
else    if((cnt_v == V_TOTAL - 1'd1) &&  (cnt_h == H_TOTAL-1'd1))        
    cnt_v   <=  10'd0 ;    
else    if(cnt_h == H_TOTAL - 1'd1)        
    cnt_v   <=  cnt_v + 1'd1 ;    
else       
    cnt_v   <=  cnt_v ;

 //vsync:åœºåŒæ­¥ä¿¡å? 
assign  vsync = (cnt_v  <=  V_SYNC - 1'd1) ? 1'b1 : 1'b0  ;

 //rgb_valid:VGAæœ‰æ•ˆæ˜¾ç¤ºåŒºåŸŸ 
assign  rgb_valid = (((cnt_h >= H_SYNC + H_BACK + H_LEFT)
                     && (cnt_h < H_SYNC + H_BACK + H_LEFT + H_VALID))
                     &&((cnt_v >= V_SYNC + V_BACK + V_TOP)                     
                     && (cnt_v < V_SYNC + V_BACK + V_TOP + V_VALID)))       
                     ? 1'b1 : 1'b0;

 //pix_data_req:åƒç´ ç‚¹è‰²å½©ä¿¡æ¯è¯·æ±‚ä¿¡å?,è¶…å‰rgb_validä¿¡å·ä¸?ä¸ªæ—¶é’Ÿå‘¨æœ? 
assign  pix_data_req = (((cnt_h >= H_SYNC + H_BACK + H_LEFT - 1'b1)                     
                       && (cnt_h < H_SYNC + H_BACK + H_LEFT + H_VALID - 1'b1))
                       &&((cnt_v >= V_SYNC + V_BACK + V_TOP)
                       && (cnt_v < V_SYNC + V_BACK + V_TOP + V_VALID)))
                       ? 1'b1 : 1'b0;

 //pix_x,pix_y:VGAæœ‰æ•ˆæ˜¾ç¤ºåŒºåŸŸåƒç´ ç‚¹åæ ? 
assign  pix_x = (pix_data_req == 1'b1)
                 ? (cnt_h - (H_SYNC + H_BACK + H_LEFT - 1'b1)) : 10'h3ff; 
assign  pix_y = (pix_data_req == 1'b1)
                 ? (cnt_v - (V_SYNC + V_BACK + V_TOP)) : 10'h3ff;

 //rgb:è¾“å‡ºåƒç´ ç‚¹è‰²å½©ä¿¡æ? 
assign  rgb = (rgb_valid == 1'b1) ? pix_data : 16'b0 ;


 endmodule