$date
	Fri Aug  5 14:37:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module morfsmolp_tb $end
$var wire 1 ! y $end
$var reg 1 " clk $end
$var reg 1 # din $end
$var reg 1 $ reset $end
$scope module m1 $end
$var wire 1 " clk $end
$var wire 1 # din $end
$var wire 1 $ reset $end
$var reg 3 % cst [2:0] $end
$var reg 3 & nst [2:0] $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
bx %
0$
0#
0"
x!
$end
#5
b0 %
1"
#10
0!
b1 &
0"
1#
#15
b1 %
1"
#20
0"
#25
1"
#30
0"
#35
1"
#40
b10 &
0"
0#
#45
b0 &
b10 %
1"
#50
b100 &
0"
1#
#55
b1 &
b100 %
1"
#60
b101 &
0"
0#
#65
1!
b1 &
b101 %
1"
#70
b100 &
0"
1#
#75
0!
b1 &
b100 %
1"
#80
b101 &
0"
0#
#85
1!
b1 &
b101 %
1"
#90
b100 &
0"
1#
#95
0!
b1 &
b100 %
1"
#100
0"
