
LoRa_GNSS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000033e0  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  080034ec  080034ec  000044ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003518  08003518  0000500c  2**0
                  CONTENTS
  4 .ARM          00000000  08003518  08003518  0000500c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003518  08003518  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003518  08003518  00004518  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800351c  0800351c  0000451c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08003520  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000030d4  2000000c  0800352c  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200030e0  0800352c  000050e0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009573  00000000  00000000  00005035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c63  00000000  00000000  0000e5a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000768  00000000  00000000  00010210  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000059e  00000000  00000000  00010978  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016eac  00000000  00000000  00010f16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a097  00000000  00000000  00027dc2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00081bf6  00000000  00000000  00031e59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b3a4f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001bfc  00000000  00000000  000b3a94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000049  00000000  00000000  000b5690  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	080034d4 	.word	0x080034d4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	080034d4 	.word	0x080034d4

0800014c <loraGnssMain>:
#include "protokol.h"

Global_t Glo_st = {0};

void loraGnssMain()
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
//		UartDmaInit(&huart1, &hdma_usart1_rx, &Glo_st.usartDma1_st);
//		UartDmaInit(&huart2, &hdma_usart2_rx, &Glo_st.usartDma2_st);
		UartDmaInit(&huart3, &hdma_usart3_rx, &Glo_st.usartDma3_st);
 8000150:	4a25      	ldr	r2, [pc, #148]	@ (80001e8 <loraGnssMain+0x9c>)
 8000152:	4926      	ldr	r1, [pc, #152]	@ (80001ec <loraGnssMain+0xa0>)
 8000154:	4826      	ldr	r0, [pc, #152]	@ (80001f0 <loraGnssMain+0xa4>)
 8000156:	f000 f989 	bl	800046c <UartDmaInit>

		Glo_st.lora_st.adres_u8 = 0x01;
 800015a:	4b26      	ldr	r3, [pc, #152]	@ (80001f4 <loraGnssMain+0xa8>)
 800015c:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000160:	2201      	movs	r2, #1
 8000162:	f883 2948 	strb.w	r2, [r3, #2376]	@ 0x948
		Glo_st.lora_st.kanal_u8 = 0x04;
 8000166:	4b23      	ldr	r3, [pc, #140]	@ (80001f4 <loraGnssMain+0xa8>)
 8000168:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800016c:	2204      	movs	r2, #4
 800016e:	f883 2949 	strb.w	r2, [r3, #2377]	@ 0x949

	while(1)
	{
		if(1 == Glo_st._100HzFlag_u8)
 8000172:	4b20      	ldr	r3, [pc, #128]	@ (80001f4 <loraGnssMain+0xa8>)
 8000174:	7a9b      	ldrb	r3, [r3, #10]
 8000176:	2b01      	cmp	r3, #1
 8000178:	d1fb      	bne.n	8000172 <loraGnssMain+0x26>
		{
//			Lora_veri_gonderme_cevrimi(&Glo_st.usartDma3_st, &Glo_st.veri_pkt_st, &Glo_st.lora_st);
//			Lora_veri_alma_cevrimi(&Glo_st.usartDma3_st, &Glo_st.veri_pkt_st);

			if(Glo_st.usartDma3_st.okunanVeriSayisi_u16 > 0)
 800017a:	4b1e      	ldr	r3, [pc, #120]	@ (80001f4 <loraGnssMain+0xa8>)
 800017c:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000180:	f8b3 3438 	ldrh.w	r3, [r3, #1080]	@ 0x438
 8000184:	2b00      	cmp	r3, #0
 8000186:	d002      	beq.n	800018e <loraGnssMain+0x42>
			{
				parse_rtcm_v3_message_while(&Glo_st.usartDma3_st);
 8000188:	4817      	ldr	r0, [pc, #92]	@ (80001e8 <loraGnssMain+0x9c>)
 800018a:	f000 f86d 	bl	8000268 <parse_rtcm_v3_message_while>
			}

			if(Glo_st.lora_st.paket_hazir_u8)
 800018e:	4b19      	ldr	r3, [pc, #100]	@ (80001f4 <loraGnssMain+0xa8>)
 8000190:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000194:	f893 3a3b 	ldrb.w	r3, [r3, #2619]	@ 0xa3b
 8000198:	2b00      	cmp	r3, #0
 800019a:	d020      	beq.n	80001de <loraGnssMain+0x92>
			{
				if(Glo_st.usartDma3_st.txCallBackFlag_u8)
 800019c:	4b15      	ldr	r3, [pc, #84]	@ (80001f4 <loraGnssMain+0xa8>)
 800019e:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80001a2:	f893 343a 	ldrb.w	r3, [r3, #1082]	@ 0x43a
 80001a6:	2b00      	cmp	r3, #0
 80001a8:	d019      	beq.n	80001de <loraGnssMain+0x92>
				{
					HAL_UART_Transmit_DMA(Glo_st.usartDma3_st.pUart, Glo_st.lora_st.data, Glo_st.lora_st.veri_boyutu_u8);
 80001aa:	4b12      	ldr	r3, [pc, #72]	@ (80001f4 <loraGnssMain+0xa8>)
 80001ac:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80001b0:	f8d3 382c 	ldr.w	r3, [r3, #2092]	@ 0x82c
 80001b4:	4a0f      	ldr	r2, [pc, #60]	@ (80001f4 <loraGnssMain+0xa8>)
 80001b6:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 80001ba:	f892 2a3a 	ldrb.w	r2, [r2, #2618]	@ 0xa3a
 80001be:	490e      	ldr	r1, [pc, #56]	@ (80001f8 <loraGnssMain+0xac>)
 80001c0:	4618      	mov	r0, r3
 80001c2:	f002 f985 	bl	80024d0 <HAL_UART_Transmit_DMA>
					Glo_st.lora_st.paket_hazir_u8 = 0;
 80001c6:	4b0b      	ldr	r3, [pc, #44]	@ (80001f4 <loraGnssMain+0xa8>)
 80001c8:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80001cc:	2200      	movs	r2, #0
 80001ce:	f883 2a3b 	strb.w	r2, [r3, #2619]	@ 0xa3b
					Glo_st.usartDma3_st.txCallBackFlag_u8 = 0;
 80001d2:	4b08      	ldr	r3, [pc, #32]	@ (80001f4 <loraGnssMain+0xa8>)
 80001d4:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80001d8:	2200      	movs	r2, #0
 80001da:	f883 243a 	strb.w	r2, [r3, #1082]	@ 0x43a
				}
			}

			Glo_st._100HzFlag_u8 = 0;
 80001de:	4b05      	ldr	r3, [pc, #20]	@ (80001f4 <loraGnssMain+0xa8>)
 80001e0:	2200      	movs	r2, #0
 80001e2:	729a      	strb	r2, [r3, #10]
		if(1 == Glo_st._100HzFlag_u8)
 80001e4:	e7c5      	b.n	8000172 <loraGnssMain+0x26>
 80001e6:	bf00      	nop
 80001e8:	20001854 	.word	0x20001854
 80001ec:	20003054 	.word	0x20003054
 80001f0:	20002efc 	.word	0x20002efc
 80001f4:	20000028 	.word	0x20000028
 80001f8:	20002972 	.word	0x20002972

080001fc <compute_crc24q>:
#include <string.h>


// Function to compute the CRC-24Q (used in RTCM v3)
uint32_t compute_crc24q(const uint8_t *buffer, int length)
{
 80001fc:	b480      	push	{r7}
 80001fe:	b085      	sub	sp, #20
 8000200:	af00      	add	r7, sp, #0
 8000202:	6078      	str	r0, [r7, #4]
 8000204:	6039      	str	r1, [r7, #0]
    uint32_t crc = 0;
 8000206:	2300      	movs	r3, #0
 8000208:	60fb      	str	r3, [r7, #12]
    int i;

    while (length--) {
 800020a:	e01d      	b.n	8000248 <compute_crc24q+0x4c>
        crc ^= (*buffer++) << 16;
 800020c:	687b      	ldr	r3, [r7, #4]
 800020e:	1c5a      	adds	r2, r3, #1
 8000210:	607a      	str	r2, [r7, #4]
 8000212:	781b      	ldrb	r3, [r3, #0]
 8000214:	041b      	lsls	r3, r3, #16
 8000216:	461a      	mov	r2, r3
 8000218:	68fb      	ldr	r3, [r7, #12]
 800021a:	4053      	eors	r3, r2
 800021c:	60fb      	str	r3, [r7, #12]
        for (i = 0; i < 8; i++) {
 800021e:	2300      	movs	r3, #0
 8000220:	60bb      	str	r3, [r7, #8]
 8000222:	e00e      	b.n	8000242 <compute_crc24q+0x46>
            crc <<= 1;
 8000224:	68fb      	ldr	r3, [r7, #12]
 8000226:	005b      	lsls	r3, r3, #1
 8000228:	60fb      	str	r3, [r7, #12]
            if (crc & 0x1000000) {
 800022a:	68fb      	ldr	r3, [r7, #12]
 800022c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8000230:	2b00      	cmp	r3, #0
 8000232:	d003      	beq.n	800023c <compute_crc24q+0x40>
                crc ^= 0x1864CFB;
 8000234:	68fa      	ldr	r2, [r7, #12]
 8000236:	4b0b      	ldr	r3, [pc, #44]	@ (8000264 <compute_crc24q+0x68>)
 8000238:	4053      	eors	r3, r2
 800023a:	60fb      	str	r3, [r7, #12]
        for (i = 0; i < 8; i++) {
 800023c:	68bb      	ldr	r3, [r7, #8]
 800023e:	3301      	adds	r3, #1
 8000240:	60bb      	str	r3, [r7, #8]
 8000242:	68bb      	ldr	r3, [r7, #8]
 8000244:	2b07      	cmp	r3, #7
 8000246:	dded      	ble.n	8000224 <compute_crc24q+0x28>
    while (length--) {
 8000248:	683b      	ldr	r3, [r7, #0]
 800024a:	1e5a      	subs	r2, r3, #1
 800024c:	603a      	str	r2, [r7, #0]
 800024e:	2b00      	cmp	r3, #0
 8000250:	d1dc      	bne.n	800020c <compute_crc24q+0x10>
            }
        }
    }
    return crc & 0xFFFFFF;
 8000252:	68fb      	ldr	r3, [r7, #12]
 8000254:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
}
 8000258:	4618      	mov	r0, r3
 800025a:	3714      	adds	r7, #20
 800025c:	46bd      	mov	sp, r7
 800025e:	bc80      	pop	{r7}
 8000260:	4770      	bx	lr
 8000262:	bf00      	nop
 8000264:	01864cfb 	.word	0x01864cfb

08000268 <parse_rtcm_v3_message_while>:
    }
}


void parse_rtcm_v3_message_while(Dma_t *pDma_st)
{
 8000268:	b580      	push	{r7, lr}
 800026a:	b086      	sub	sp, #24
 800026c:	af00      	add	r7, sp, #0
 800026e:	6078      	str	r0, [r7, #4]
    static rtcm_state_t state = STATE_PREAMBLE;
    static uint16_t length = 0;
    static uint16_t index = 0;
    static uint8_t message[1024];
    uint32_t crc = 0;
 8000270:	2300      	movs	r3, #0
 8000272:	617b      	str	r3, [r7, #20]

	while(pDma_st->okunanVeriSayisi_u16 > 0)
 8000274:	e0e3      	b.n	800043e <parse_rtcm_v3_message_while+0x1d6>
	{
		uint8_t byte = RingBufferdanVeriOku(pDma_st);
 8000276:	6878      	ldr	r0, [r7, #4]
 8000278:	f000 f921 	bl	80004be <RingBufferdanVeriOku>
 800027c:	4603      	mov	r3, r0
 800027e:	74fb      	strb	r3, [r7, #19]

        switch (state) {
 8000280:	4b74      	ldr	r3, [pc, #464]	@ (8000454 <parse_rtcm_v3_message_while+0x1ec>)
 8000282:	781b      	ldrb	r3, [r3, #0]
 8000284:	2b03      	cmp	r3, #3
 8000286:	f200 80da 	bhi.w	800043e <parse_rtcm_v3_message_while+0x1d6>
 800028a:	a201      	add	r2, pc, #4	@ (adr r2, 8000290 <parse_rtcm_v3_message_while+0x28>)
 800028c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000290:	080002a1 	.word	0x080002a1
 8000294:	080002d5 	.word	0x080002d5
 8000298:	0800032d 	.word	0x0800032d
 800029c:	08000359 	.word	0x08000359
            case STATE_PREAMBLE:
            {
                if (byte == 0xD3) {
 80002a0:	7cfb      	ldrb	r3, [r7, #19]
 80002a2:	2bd3      	cmp	r3, #211	@ 0xd3
 80002a4:	f040 80c4 	bne.w	8000430 <parse_rtcm_v3_message_while+0x1c8>
                    state = STATE_LENGTH;
 80002a8:	4b6a      	ldr	r3, [pc, #424]	@ (8000454 <parse_rtcm_v3_message_while+0x1ec>)
 80002aa:	2201      	movs	r2, #1
 80002ac:	701a      	strb	r2, [r3, #0]
                    length = 0;
 80002ae:	4b6a      	ldr	r3, [pc, #424]	@ (8000458 <parse_rtcm_v3_message_while+0x1f0>)
 80002b0:	2200      	movs	r2, #0
 80002b2:	801a      	strh	r2, [r3, #0]
                    index = 0;
 80002b4:	4b69      	ldr	r3, [pc, #420]	@ (800045c <parse_rtcm_v3_message_while+0x1f4>)
 80002b6:	2200      	movs	r2, #0
 80002b8:	801a      	strh	r2, [r3, #0]
                    crc = 0;
 80002ba:	2300      	movs	r3, #0
 80002bc:	617b      	str	r3, [r7, #20]
                    message[index++] = byte;
 80002be:	4b67      	ldr	r3, [pc, #412]	@ (800045c <parse_rtcm_v3_message_while+0x1f4>)
 80002c0:	881b      	ldrh	r3, [r3, #0]
 80002c2:	1c5a      	adds	r2, r3, #1
 80002c4:	b291      	uxth	r1, r2
 80002c6:	4a65      	ldr	r2, [pc, #404]	@ (800045c <parse_rtcm_v3_message_while+0x1f4>)
 80002c8:	8011      	strh	r1, [r2, #0]
 80002ca:	4619      	mov	r1, r3
 80002cc:	4a64      	ldr	r2, [pc, #400]	@ (8000460 <parse_rtcm_v3_message_while+0x1f8>)
 80002ce:	7cfb      	ldrb	r3, [r7, #19]
 80002d0:	5453      	strb	r3, [r2, r1]
                }
                break;
 80002d2:	e0ad      	b.n	8000430 <parse_rtcm_v3_message_while+0x1c8>
            }

            case STATE_LENGTH:
            {
                if (index == 1) {
 80002d4:	4b61      	ldr	r3, [pc, #388]	@ (800045c <parse_rtcm_v3_message_while+0x1f4>)
 80002d6:	881b      	ldrh	r3, [r3, #0]
 80002d8:	2b01      	cmp	r3, #1
 80002da:	d108      	bne.n	80002ee <parse_rtcm_v3_message_while+0x86>
                    length = (byte & 0x03) << 8; // İlk byte'ı uzunluğun yüksek 8 bitine yerleştir
 80002dc:	7cfb      	ldrb	r3, [r7, #19]
 80002de:	021b      	lsls	r3, r3, #8
 80002e0:	b29b      	uxth	r3, r3
 80002e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80002e6:	b29a      	uxth	r2, r3
 80002e8:	4b5b      	ldr	r3, [pc, #364]	@ (8000458 <parse_rtcm_v3_message_while+0x1f0>)
 80002ea:	801a      	strh	r2, [r3, #0]
 80002ec:	e00b      	b.n	8000306 <parse_rtcm_v3_message_while+0x9e>
                } else if (index == 2) {
 80002ee:	4b5b      	ldr	r3, [pc, #364]	@ (800045c <parse_rtcm_v3_message_while+0x1f4>)
 80002f0:	881b      	ldrh	r3, [r3, #0]
 80002f2:	2b02      	cmp	r3, #2
 80002f4:	d107      	bne.n	8000306 <parse_rtcm_v3_message_while+0x9e>
                    length |= byte; // İkinci byte'ı uzunluğun düşük 8 bitine yerleştir
 80002f6:	7cfb      	ldrb	r3, [r7, #19]
 80002f8:	b29a      	uxth	r2, r3
 80002fa:	4b57      	ldr	r3, [pc, #348]	@ (8000458 <parse_rtcm_v3_message_while+0x1f0>)
 80002fc:	881b      	ldrh	r3, [r3, #0]
 80002fe:	4313      	orrs	r3, r2
 8000300:	b29a      	uxth	r2, r3
 8000302:	4b55      	ldr	r3, [pc, #340]	@ (8000458 <parse_rtcm_v3_message_while+0x1f0>)
 8000304:	801a      	strh	r2, [r3, #0]
                }
                message[index++] = byte;
 8000306:	4b55      	ldr	r3, [pc, #340]	@ (800045c <parse_rtcm_v3_message_while+0x1f4>)
 8000308:	881b      	ldrh	r3, [r3, #0]
 800030a:	1c5a      	adds	r2, r3, #1
 800030c:	b291      	uxth	r1, r2
 800030e:	4a53      	ldr	r2, [pc, #332]	@ (800045c <parse_rtcm_v3_message_while+0x1f4>)
 8000310:	8011      	strh	r1, [r2, #0]
 8000312:	4619      	mov	r1, r3
 8000314:	4a52      	ldr	r2, [pc, #328]	@ (8000460 <parse_rtcm_v3_message_while+0x1f8>)
 8000316:	7cfb      	ldrb	r3, [r7, #19]
 8000318:	5453      	strb	r3, [r2, r1]
                if (index == 3) {
 800031a:	4b50      	ldr	r3, [pc, #320]	@ (800045c <parse_rtcm_v3_message_while+0x1f4>)
 800031c:	881b      	ldrh	r3, [r3, #0]
 800031e:	2b03      	cmp	r3, #3
 8000320:	f040 8088 	bne.w	8000434 <parse_rtcm_v3_message_while+0x1cc>
                    state = STATE_MESSAGE;
 8000324:	4b4b      	ldr	r3, [pc, #300]	@ (8000454 <parse_rtcm_v3_message_while+0x1ec>)
 8000326:	2202      	movs	r2, #2
 8000328:	701a      	strb	r2, [r3, #0]
                }
                break;
 800032a:	e083      	b.n	8000434 <parse_rtcm_v3_message_while+0x1cc>
            }

            case STATE_MESSAGE:
            {
                message[index++] = byte;
 800032c:	4b4b      	ldr	r3, [pc, #300]	@ (800045c <parse_rtcm_v3_message_while+0x1f4>)
 800032e:	881b      	ldrh	r3, [r3, #0]
 8000330:	1c5a      	adds	r2, r3, #1
 8000332:	b291      	uxth	r1, r2
 8000334:	4a49      	ldr	r2, [pc, #292]	@ (800045c <parse_rtcm_v3_message_while+0x1f4>)
 8000336:	8011      	strh	r1, [r2, #0]
 8000338:	4619      	mov	r1, r3
 800033a:	4a49      	ldr	r2, [pc, #292]	@ (8000460 <parse_rtcm_v3_message_while+0x1f8>)
 800033c:	7cfb      	ldrb	r3, [r7, #19]
 800033e:	5453      	strb	r3, [r2, r1]
                if (index == (3 + length)) {  // 3 bytes header + message length
 8000340:	4b46      	ldr	r3, [pc, #280]	@ (800045c <parse_rtcm_v3_message_while+0x1f4>)
 8000342:	881b      	ldrh	r3, [r3, #0]
 8000344:	461a      	mov	r2, r3
 8000346:	4b44      	ldr	r3, [pc, #272]	@ (8000458 <parse_rtcm_v3_message_while+0x1f0>)
 8000348:	881b      	ldrh	r3, [r3, #0]
 800034a:	3303      	adds	r3, #3
 800034c:	429a      	cmp	r2, r3
 800034e:	d173      	bne.n	8000438 <parse_rtcm_v3_message_while+0x1d0>
                    state = STATE_CRC;
 8000350:	4b40      	ldr	r3, [pc, #256]	@ (8000454 <parse_rtcm_v3_message_while+0x1ec>)
 8000352:	2203      	movs	r2, #3
 8000354:	701a      	strb	r2, [r3, #0]
                }
                break;
 8000356:	e06f      	b.n	8000438 <parse_rtcm_v3_message_while+0x1d0>
            }

            case STATE_CRC:
            {
                message[index++] = byte;
 8000358:	4b40      	ldr	r3, [pc, #256]	@ (800045c <parse_rtcm_v3_message_while+0x1f4>)
 800035a:	881b      	ldrh	r3, [r3, #0]
 800035c:	1c5a      	adds	r2, r3, #1
 800035e:	b291      	uxth	r1, r2
 8000360:	4a3e      	ldr	r2, [pc, #248]	@ (800045c <parse_rtcm_v3_message_while+0x1f4>)
 8000362:	8011      	strh	r1, [r2, #0]
 8000364:	4619      	mov	r1, r3
 8000366:	4a3e      	ldr	r2, [pc, #248]	@ (8000460 <parse_rtcm_v3_message_while+0x1f8>)
 8000368:	7cfb      	ldrb	r3, [r7, #19]
 800036a:	5453      	strb	r3, [r2, r1]
                if ((index) == (3 + length + 3)) {  // 3 bytes header + message length + 3 bytes CRC
 800036c:	4b3b      	ldr	r3, [pc, #236]	@ (800045c <parse_rtcm_v3_message_while+0x1f4>)
 800036e:	881b      	ldrh	r3, [r3, #0]
 8000370:	461a      	mov	r2, r3
 8000372:	4b39      	ldr	r3, [pc, #228]	@ (8000458 <parse_rtcm_v3_message_while+0x1f0>)
 8000374:	881b      	ldrh	r3, [r3, #0]
 8000376:	3306      	adds	r3, #6
 8000378:	429a      	cmp	r2, r3
 800037a:	d15f      	bne.n	800043c <parse_rtcm_v3_message_while+0x1d4>
                    crc = (message[index-3] << 16) | (message[index-2] << 8) | message[index-1];
 800037c:	4b37      	ldr	r3, [pc, #220]	@ (800045c <parse_rtcm_v3_message_while+0x1f4>)
 800037e:	881b      	ldrh	r3, [r3, #0]
 8000380:	3b03      	subs	r3, #3
 8000382:	4a37      	ldr	r2, [pc, #220]	@ (8000460 <parse_rtcm_v3_message_while+0x1f8>)
 8000384:	5cd3      	ldrb	r3, [r2, r3]
 8000386:	041a      	lsls	r2, r3, #16
 8000388:	4b34      	ldr	r3, [pc, #208]	@ (800045c <parse_rtcm_v3_message_while+0x1f4>)
 800038a:	881b      	ldrh	r3, [r3, #0]
 800038c:	3b02      	subs	r3, #2
 800038e:	4934      	ldr	r1, [pc, #208]	@ (8000460 <parse_rtcm_v3_message_while+0x1f8>)
 8000390:	5ccb      	ldrb	r3, [r1, r3]
 8000392:	021b      	lsls	r3, r3, #8
 8000394:	4313      	orrs	r3, r2
 8000396:	4a31      	ldr	r2, [pc, #196]	@ (800045c <parse_rtcm_v3_message_while+0x1f4>)
 8000398:	8812      	ldrh	r2, [r2, #0]
 800039a:	3a01      	subs	r2, #1
 800039c:	4930      	ldr	r1, [pc, #192]	@ (8000460 <parse_rtcm_v3_message_while+0x1f8>)
 800039e:	5c8a      	ldrb	r2, [r1, r2]
 80003a0:	4313      	orrs	r3, r2
 80003a2:	617b      	str	r3, [r7, #20]
                     uint32_t computed_crc = compute_crc24q(message, 3 + length);
 80003a4:	4b2c      	ldr	r3, [pc, #176]	@ (8000458 <parse_rtcm_v3_message_while+0x1f0>)
 80003a6:	881b      	ldrh	r3, [r3, #0]
 80003a8:	3303      	adds	r3, #3
 80003aa:	4619      	mov	r1, r3
 80003ac:	482c      	ldr	r0, [pc, #176]	@ (8000460 <parse_rtcm_v3_message_while+0x1f8>)
 80003ae:	f7ff ff25 	bl	80001fc <compute_crc24q>
 80003b2:	60f8      	str	r0, [r7, #12]

                    if (crc == computed_crc) {
 80003b4:	697a      	ldr	r2, [r7, #20]
 80003b6:	68fb      	ldr	r3, [r7, #12]
 80003b8:	429a      	cmp	r2, r3
 80003ba:	d118      	bne.n	80003ee <parse_rtcm_v3_message_while+0x186>
                        memcpy(Glo_st.rtcm_st.rtcm_buffer, message, index);
 80003bc:	4b27      	ldr	r3, [pc, #156]	@ (800045c <parse_rtcm_v3_message_while+0x1f4>)
 80003be:	881b      	ldrh	r3, [r3, #0]
 80003c0:	461a      	mov	r2, r3
 80003c2:	4927      	ldr	r1, [pc, #156]	@ (8000460 <parse_rtcm_v3_message_while+0x1f8>)
 80003c4:	4827      	ldr	r0, [pc, #156]	@ (8000464 <parse_rtcm_v3_message_while+0x1fc>)
 80003c6:	f003 f877 	bl	80034b8 <memcpy>
                        Glo_st.rtcm_st.basarili_mesaj_u32++;
 80003ca:	4b27      	ldr	r3, [pc, #156]	@ (8000468 <parse_rtcm_v3_message_while+0x200>)
 80003cc:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80003d0:	f8d3 353c 	ldr.w	r3, [r3, #1340]	@ 0x53c
 80003d4:	3301      	adds	r3, #1
 80003d6:	4a24      	ldr	r2, [pc, #144]	@ (8000468 <parse_rtcm_v3_message_while+0x200>)
 80003d8:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 80003dc:	f8c2 353c 	str.w	r3, [r2, #1340]	@ 0x53c
                        Glo_st.rtcm_st.rtcm_mesaj_geldi_u8 = 1;
 80003e0:	4b21      	ldr	r3, [pc, #132]	@ (8000468 <parse_rtcm_v3_message_while+0x200>)
 80003e2:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80003e6:	2201      	movs	r2, #1
 80003e8:	f883 2544 	strb.w	r2, [r3, #1348]	@ 0x544
 80003ec:	e010      	b.n	8000410 <parse_rtcm_v3_message_while+0x1a8>
                    } else {
                        Glo_st.rtcm_st.rtcm_mesaj_geldi_u8 = 0;
 80003ee:	4b1e      	ldr	r3, [pc, #120]	@ (8000468 <parse_rtcm_v3_message_while+0x200>)
 80003f0:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80003f4:	2200      	movs	r2, #0
 80003f6:	f883 2544 	strb.w	r2, [r3, #1348]	@ 0x544
                        Glo_st.rtcm_st.crc_hatali_mesaj_u32++;
 80003fa:	4b1b      	ldr	r3, [pc, #108]	@ (8000468 <parse_rtcm_v3_message_while+0x200>)
 80003fc:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000400:	f8d3 3540 	ldr.w	r3, [r3, #1344]	@ 0x540
 8000404:	3301      	adds	r3, #1
 8000406:	4a18      	ldr	r2, [pc, #96]	@ (8000468 <parse_rtcm_v3_message_while+0x200>)
 8000408:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 800040c:	f8c2 3540 	str.w	r3, [r2, #1344]	@ 0x540
                    }

                    state = STATE_PREAMBLE;
 8000410:	4b10      	ldr	r3, [pc, #64]	@ (8000454 <parse_rtcm_v3_message_while+0x1ec>)
 8000412:	2200      	movs	r2, #0
 8000414:	701a      	strb	r2, [r3, #0]
                    length = 0;
 8000416:	4b10      	ldr	r3, [pc, #64]	@ (8000458 <parse_rtcm_v3_message_while+0x1f0>)
 8000418:	2200      	movs	r2, #0
 800041a:	801a      	strh	r2, [r3, #0]
                    index = 0;
 800041c:	4b0f      	ldr	r3, [pc, #60]	@ (800045c <parse_rtcm_v3_message_while+0x1f4>)
 800041e:	2200      	movs	r2, #0
 8000420:	801a      	strh	r2, [r3, #0]
                    memset(message, 0, sizeof(message)); // Reset the buffer
 8000422:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000426:	2100      	movs	r1, #0
 8000428:	480d      	ldr	r0, [pc, #52]	@ (8000460 <parse_rtcm_v3_message_while+0x1f8>)
 800042a:	f003 f819 	bl	8003460 <memset>
                }
                break;
 800042e:	e005      	b.n	800043c <parse_rtcm_v3_message_while+0x1d4>
                break;
 8000430:	bf00      	nop
 8000432:	e004      	b.n	800043e <parse_rtcm_v3_message_while+0x1d6>
                break;
 8000434:	bf00      	nop
 8000436:	e002      	b.n	800043e <parse_rtcm_v3_message_while+0x1d6>
                break;
 8000438:	bf00      	nop
 800043a:	e000      	b.n	800043e <parse_rtcm_v3_message_while+0x1d6>
                break;
 800043c:	bf00      	nop
	while(pDma_st->okunanVeriSayisi_u16 > 0)
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	f8b3 3c0c 	ldrh.w	r3, [r3, #3084]	@ 0xc0c
 8000444:	2b00      	cmp	r3, #0
 8000446:	f47f af16 	bne.w	8000276 <parse_rtcm_v3_message_while+0xe>
            }
        }
    }
}
 800044a:	bf00      	nop
 800044c:	bf00      	nop
 800044e:	3718      	adds	r7, #24
 8000450:	46bd      	mov	sp, r7
 8000452:	bd80      	pop	{r7, pc}
 8000454:	20002a64 	.word	0x20002a64
 8000458:	20002a66 	.word	0x20002a66
 800045c:	20002a68 	.word	0x20002a68
 8000460:	20002a6c 	.word	0x20002a6c
 8000464:	2000256d 	.word	0x2000256d
 8000468:	20000028 	.word	0x20000028

0800046c <UartDmaInit>:




void UartDmaInit(UART_HandleTypeDef *pUart, DMA_HandleTypeDef *pDmaUartRx, Dma_t *pDma_st)
{
 800046c:	b580      	push	{r7, lr}
 800046e:	b084      	sub	sp, #16
 8000470:	af00      	add	r7, sp, #0
 8000472:	60f8      	str	r0, [r7, #12]
 8000474:	60b9      	str	r1, [r7, #8]
 8000476:	607a      	str	r2, [r7, #4]
    pDma_st->pUart = pUart;
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	68fa      	ldr	r2, [r7, #12]
 800047c:	601a      	str	r2, [r3, #0]
    pDma_st->pDmaUartRx = pDmaUartRx;
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	68ba      	ldr	r2, [r7, #8]
 8000482:	605a      	str	r2, [r3, #4]

    HAL_UART_Transmit_DMA(pUart, pDma_st->txBuffer_u8a, TX_BUFFER_BOYUT);
 8000484:	687b      	ldr	r3, [r7, #4]
 8000486:	3308      	adds	r3, #8
 8000488:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800048c:	4619      	mov	r1, r3
 800048e:	68f8      	ldr	r0, [r7, #12]
 8000490:	f002 f81e 	bl	80024d0 <HAL_UART_Transmit_DMA>

    HAL_UARTEx_ReceiveToIdle_DMA(pUart, pDma_st->rxBuffer_u8a, RX_BUFFER_BOYUT);
 8000494:	687b      	ldr	r3, [r7, #4]
 8000496:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 800049a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800049e:	4619      	mov	r1, r3
 80004a0:	68f8      	ldr	r0, [r7, #12]
 80004a2:	f002 f885 	bl	80025b0 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(pDmaUartRx, DMA_IT_HT);
 80004a6:	68bb      	ldr	r3, [r7, #8]
 80004a8:	681b      	ldr	r3, [r3, #0]
 80004aa:	681a      	ldr	r2, [r3, #0]
 80004ac:	68bb      	ldr	r3, [r7, #8]
 80004ae:	681b      	ldr	r3, [r3, #0]
 80004b0:	f022 0204 	bic.w	r2, r2, #4
 80004b4:	601a      	str	r2, [r3, #0]
}
 80004b6:	bf00      	nop
 80004b8:	3710      	adds	r7, #16
 80004ba:	46bd      	mov	sp, r7
 80004bc:	bd80      	pop	{r7, pc}

080004be <RingBufferdanVeriOku>:


uint8_t RingBufferdanVeriOku(Dma_t *pDma_st)
{
 80004be:	b480      	push	{r7}
 80004c0:	b085      	sub	sp, #20
 80004c2:	af00      	add	r7, sp, #0
 80004c4:	6078      	str	r0, [r7, #4]
    uint8_t veri = 0;
 80004c6:	2300      	movs	r3, #0
 80004c8:	73fb      	strb	r3, [r7, #15]

    // Eğer okunan veri sayısı sıfırdan büyükse işlem yap
    if (pDma_st->okunanVeriSayisi_u16 > 0)
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	f8b3 3c0c 	ldrh.w	r3, [r3, #3084]	@ 0xc0c
 80004d0:	2b00      	cmp	r3, #0
 80004d2:	d01b      	beq.n	800050c <RingBufferdanVeriOku+0x4e>
    {
        // Ring buffer'dan bir bayt veri oku
        veri = pDma_st->ringBuffer_u8a[pDma_st->eskiPoz_u16];
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	f8b3 3c0a 	ldrh.w	r3, [r3, #3082]	@ 0xc0a
 80004da:	461a      	mov	r2, r3
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	4413      	add	r3, r2
 80004e0:	f893 3808 	ldrb.w	r3, [r3, #2056]	@ 0x808
 80004e4:	73fb      	strb	r3, [r7, #15]

        // Eski pozisyonu güncelle ve wrap-around kontrolü yap
        pDma_st->eskiPoz_u16 = (pDma_st->eskiPoz_u16 + 1) % RING_BUFFER_BOYUT;
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	f8b3 3c0a 	ldrh.w	r3, [r3, #3082]	@ 0xc0a
 80004ec:	3301      	adds	r3, #1
 80004ee:	b29b      	uxth	r3, r3
 80004f0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80004f4:	b29a      	uxth	r2, r3
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	f8a3 2c0a 	strh.w	r2, [r3, #3082]	@ 0xc0a

        // Okunan veri sayısını bir azalt
        pDma_st->okunanVeriSayisi_u16--;
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	f8b3 3c0c 	ldrh.w	r3, [r3, #3084]	@ 0xc0c
 8000502:	3b01      	subs	r3, #1
 8000504:	b29a      	uxth	r2, r3
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	f8a3 2c0c 	strh.w	r2, [r3, #3084]	@ 0xc0c
    }
    return veri;
 800050c:	7bfb      	ldrb	r3, [r7, #15]
}
 800050e:	4618      	mov	r0, r3
 8000510:	3714      	adds	r7, #20
 8000512:	46bd      	mov	sp, r7
 8000514:	bc80      	pop	{r7}
 8000516:	4770      	bx	lr

08000518 <RingBufferYaz>:


void RingBufferYaz(Dma_t *pDma_st, uint16_t boyut_u16)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b084      	sub	sp, #16
 800051c:	af00      	add	r7, sp, #0
 800051e:	6078      	str	r0, [r7, #4]
 8000520:	460b      	mov	r3, r1
 8000522:	807b      	strh	r3, [r7, #2]
    uint16_t eskiPozTemp = pDma_st->yeniPoz_u16; // Mevcut pozisyonu geçici bir değişkene kaydet
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 800052a:	81fb      	strh	r3, [r7, #14]

    if((eskiPozTemp + boyut_u16) > RING_BUFFER_BOYUT)
 800052c:	89fa      	ldrh	r2, [r7, #14]
 800052e:	887b      	ldrh	r3, [r7, #2]
 8000530:	4413      	add	r3, r2
 8000532:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000536:	d927      	bls.n	8000588 <RingBufferYaz+0x70>
    {
        uint16_t kalan_u16 = RING_BUFFER_BOYUT - eskiPozTemp;
 8000538:	89fb      	ldrh	r3, [r7, #14]
 800053a:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 800053e:	81bb      	strh	r3, [r7, #12]
        memcpy((uint8_t *)pDma_st->ringBuffer_u8a + eskiPozTemp, pDma_st->rxBuffer_u8a, kalan_u16);
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	f603 0208 	addw	r2, r3, #2056	@ 0x808
 8000546:	89fb      	ldrh	r3, [r7, #14]
 8000548:	18d0      	adds	r0, r2, r3
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8000550:	89ba      	ldrh	r2, [r7, #12]
 8000552:	4619      	mov	r1, r3
 8000554:	f002 ffb0 	bl	80034b8 <memcpy>

        eskiPozTemp = 0;
 8000558:	2300      	movs	r3, #0
 800055a:	81fb      	strh	r3, [r7, #14]
        memcpy((uint8_t *)pDma_st->ringBuffer_u8a, (uint8_t *)pDma_st->rxBuffer_u8a + kalan_u16, (boyut_u16 - kalan_u16));
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	f603 0008 	addw	r0, r3, #2056	@ 0x808
 8000562:	687b      	ldr	r3, [r7, #4]
 8000564:	f503 6281 	add.w	r2, r3, #1032	@ 0x408
 8000568:	89bb      	ldrh	r3, [r7, #12]
 800056a:	18d1      	adds	r1, r2, r3
 800056c:	887a      	ldrh	r2, [r7, #2]
 800056e:	89bb      	ldrh	r3, [r7, #12]
 8000570:	1ad3      	subs	r3, r2, r3
 8000572:	461a      	mov	r2, r3
 8000574:	f002 ffa0 	bl	80034b8 <memcpy>
        pDma_st->yeniPoz_u16 = (boyut_u16 - kalan_u16);
 8000578:	887a      	ldrh	r2, [r7, #2]
 800057a:	89bb      	ldrh	r3, [r7, #12]
 800057c:	1ad3      	subs	r3, r2, r3
 800057e:	b29a      	uxth	r2, r3
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	f8a3 2c08 	strh.w	r2, [r3, #3080]	@ 0xc08
 8000586:	e015      	b.n	80005b4 <RingBufferYaz+0x9c>
    }
    else
    {
        memcpy((uint8_t *)pDma_st->ringBuffer_u8a + eskiPozTemp, pDma_st->rxBuffer_u8a, boyut_u16);
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	f603 0208 	addw	r2, r3, #2056	@ 0x808
 800058e:	89fb      	ldrh	r3, [r7, #14]
 8000590:	18d0      	adds	r0, r2, r3
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8000598:	887a      	ldrh	r2, [r7, #2]
 800059a:	4619      	mov	r1, r3
 800059c:	f002 ff8c 	bl	80034b8 <memcpy>
        pDma_st->yeniPoz_u16 = (eskiPozTemp + boyut_u16) % RING_BUFFER_BOYUT;
 80005a0:	89fa      	ldrh	r2, [r7, #14]
 80005a2:	887b      	ldrh	r3, [r7, #2]
 80005a4:	4413      	add	r3, r2
 80005a6:	b29b      	uxth	r3, r3
 80005a8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80005ac:	b29a      	uxth	r2, r3
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	f8a3 2c08 	strh.w	r2, [r3, #3080]	@ 0xc08
    }

    pDma_st->okunanVeriSayisi_u16 += boyut_u16;
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	f8b3 2c0c 	ldrh.w	r2, [r3, #3084]	@ 0xc0c
 80005ba:	887b      	ldrh	r3, [r7, #2]
 80005bc:	4413      	add	r3, r2
 80005be:	b29a      	uxth	r2, r3
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	f8a3 2c0c 	strh.w	r2, [r3, #3084]	@ 0xc0c
}
 80005c6:	bf00      	nop
 80005c8:	3710      	adds	r7, #16
 80005ca:	46bd      	mov	sp, r7
 80005cc:	bd80      	pop	{r7, pc}

080005ce <DmaRxKesme>:


void DmaRxKesme(Dma_t *pDma_st, uint16_t boyut_u16)
{
 80005ce:	b580      	push	{r7, lr}
 80005d0:	b082      	sub	sp, #8
 80005d2:	af00      	add	r7, sp, #0
 80005d4:	6078      	str	r0, [r7, #4]
 80005d6:	460b      	mov	r3, r1
 80005d8:	807b      	strh	r3, [r7, #2]
    // Ring buffer'a veri yaz
    RingBufferYaz(pDma_st, boyut_u16);
 80005da:	887b      	ldrh	r3, [r7, #2]
 80005dc:	4619      	mov	r1, r3
 80005de:	6878      	ldr	r0, [r7, #4]
 80005e0:	f7ff ff9a 	bl	8000518 <RingBufferYaz>


    // UART DMA alımını yeniden başlat
    if (HAL_UARTEx_ReceiveToIdle_DMA(pDma_st->pUart, pDma_st->rxBuffer_u8a, RX_BUFFER_BOYUT) != HAL_OK)
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	6818      	ldr	r0, [r3, #0]
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 80005ee:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80005f2:	4619      	mov	r1, r3
 80005f4:	f001 ffdc 	bl	80025b0 <HAL_UARTEx_ReceiveToIdle_DMA>
    {

    }

    // Half Transfer Interrupt'ı devre dışı bırak
    __HAL_DMA_DISABLE_IT(pDma_st->pDmaUartRx, DMA_IT_HT);
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	685b      	ldr	r3, [r3, #4]
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	681a      	ldr	r2, [r3, #0]
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	685b      	ldr	r3, [r3, #4]
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	f022 0204 	bic.w	r2, r2, #4
 800060a:	601a      	str	r2, [r3, #0]
}
 800060c:	bf00      	nop
 800060e:	3708      	adds	r7, #8
 8000610:	46bd      	mov	sp, r7
 8000612:	bd80      	pop	{r7, pc}

08000614 <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b082      	sub	sp, #8
 8000618:	af00      	add	r7, sp, #0
 800061a:	6078      	str	r0, [r7, #4]
 800061c:	460b      	mov	r3, r1
 800061e:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART1)
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	4a0f      	ldr	r2, [pc, #60]	@ (8000664 <HAL_UARTEx_RxEventCallback+0x50>)
 8000626:	4293      	cmp	r3, r2
 8000628:	d104      	bne.n	8000634 <HAL_UARTEx_RxEventCallback+0x20>
	{
		DmaRxKesme(&Glo_st.usartDma1_st, Size);
 800062a:	887b      	ldrh	r3, [r7, #2]
 800062c:	4619      	mov	r1, r3
 800062e:	480e      	ldr	r0, [pc, #56]	@ (8000668 <HAL_UARTEx_RxEventCallback+0x54>)
 8000630:	f7ff ffcd 	bl	80005ce <DmaRxKesme>
	}
	if (huart->Instance == USART2)
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	4a0c      	ldr	r2, [pc, #48]	@ (800066c <HAL_UARTEx_RxEventCallback+0x58>)
 800063a:	4293      	cmp	r3, r2
 800063c:	d104      	bne.n	8000648 <HAL_UARTEx_RxEventCallback+0x34>
	{
		DmaRxKesme(&Glo_st.usartDma2_st, Size);
 800063e:	887b      	ldrh	r3, [r7, #2]
 8000640:	4619      	mov	r1, r3
 8000642:	480b      	ldr	r0, [pc, #44]	@ (8000670 <HAL_UARTEx_RxEventCallback+0x5c>)
 8000644:	f7ff ffc3 	bl	80005ce <DmaRxKesme>
	}
	if (huart->Instance == USART3)
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	4a09      	ldr	r2, [pc, #36]	@ (8000674 <HAL_UARTEx_RxEventCallback+0x60>)
 800064e:	4293      	cmp	r3, r2
 8000650:	d104      	bne.n	800065c <HAL_UARTEx_RxEventCallback+0x48>
	{
		DmaRxKesme(&Glo_st.usartDma3_st, Size);
 8000652:	887b      	ldrh	r3, [r7, #2]
 8000654:	4619      	mov	r1, r3
 8000656:	4808      	ldr	r0, [pc, #32]	@ (8000678 <HAL_UARTEx_RxEventCallback+0x64>)
 8000658:	f7ff ffb9 	bl	80005ce <DmaRxKesme>
	}
}
 800065c:	bf00      	nop
 800065e:	3708      	adds	r7, #8
 8000660:	46bd      	mov	sp, r7
 8000662:	bd80      	pop	{r7, pc}
 8000664:	40013800 	.word	0x40013800
 8000668:	20000034 	.word	0x20000034
 800066c:	40004400 	.word	0x40004400
 8000670:	20000c44 	.word	0x20000c44
 8000674:	40004800 	.word	0x40004800
 8000678:	20001854 	.word	0x20001854

0800067c <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800067c:	b480      	push	{r7}
 800067e:	b083      	sub	sp, #12
 8000680:	af00      	add	r7, sp, #0
 8000682:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1)
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	4a10      	ldr	r2, [pc, #64]	@ (80006cc <HAL_UART_TxCpltCallback+0x50>)
 800068a:	4293      	cmp	r3, r2
 800068c:	d103      	bne.n	8000696 <HAL_UART_TxCpltCallback+0x1a>
	{
		Glo_st.usartDma1_st.txCallBackFlag_u8 = 1;
 800068e:	4b10      	ldr	r3, [pc, #64]	@ (80006d0 <HAL_UART_TxCpltCallback+0x54>)
 8000690:	2201      	movs	r2, #1
 8000692:	f883 2c1a 	strb.w	r2, [r3, #3098]	@ 0xc1a
	}
	if (huart->Instance == USART2)
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	4a0e      	ldr	r2, [pc, #56]	@ (80006d4 <HAL_UART_TxCpltCallback+0x58>)
 800069c:	4293      	cmp	r3, r2
 800069e:	d105      	bne.n	80006ac <HAL_UART_TxCpltCallback+0x30>
	{
		Glo_st.usartDma2_st.txCallBackFlag_u8 = 1;
 80006a0:	4b0b      	ldr	r3, [pc, #44]	@ (80006d0 <HAL_UART_TxCpltCallback+0x54>)
 80006a2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80006a6:	2201      	movs	r2, #1
 80006a8:	f883 282a 	strb.w	r2, [r3, #2090]	@ 0x82a
	}
	if (huart->Instance == USART3)
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	4a09      	ldr	r2, [pc, #36]	@ (80006d8 <HAL_UART_TxCpltCallback+0x5c>)
 80006b2:	4293      	cmp	r3, r2
 80006b4:	d105      	bne.n	80006c2 <HAL_UART_TxCpltCallback+0x46>
	{
		Glo_st.usartDma3_st.txCallBackFlag_u8 = 1;
 80006b6:	4b06      	ldr	r3, [pc, #24]	@ (80006d0 <HAL_UART_TxCpltCallback+0x54>)
 80006b8:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80006bc:	2201      	movs	r2, #1
 80006be:	f883 243a 	strb.w	r2, [r3, #1082]	@ 0x43a
	}

}
 80006c2:	bf00      	nop
 80006c4:	370c      	adds	r7, #12
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bc80      	pop	{r7}
 80006ca:	4770      	bx	lr
 80006cc:	40013800 	.word	0x40013800
 80006d0:	20000028 	.word	0x20000028
 80006d4:	40004400 	.word	0x40004400
 80006d8:	40004800 	.word	0x40004800

080006dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006e0:	f000 fce8 	bl	80010b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006e4:	f000 f80e 	bl	8000704 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006e8:	f000 f916 	bl	8000918 <MX_GPIO_Init>
  MX_DMA_Init();
 80006ec:	f000 f8ce 	bl	800088c <MX_DMA_Init>
  MX_USART1_UART_Init();
 80006f0:	f000 f84e 	bl	8000790 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80006f4:	f000 f876 	bl	80007e4 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80006f8:	f000 f89e 	bl	8000838 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  loraGnssMain();
 80006fc:	f7ff fd26 	bl	800014c <loraGnssMain>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000700:	bf00      	nop
 8000702:	e7fd      	b.n	8000700 <main+0x24>

08000704 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b090      	sub	sp, #64	@ 0x40
 8000708:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800070a:	f107 0318 	add.w	r3, r7, #24
 800070e:	2228      	movs	r2, #40	@ 0x28
 8000710:	2100      	movs	r1, #0
 8000712:	4618      	mov	r0, r3
 8000714:	f002 fea4 	bl	8003460 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000718:	1d3b      	adds	r3, r7, #4
 800071a:	2200      	movs	r2, #0
 800071c:	601a      	str	r2, [r3, #0]
 800071e:	605a      	str	r2, [r3, #4]
 8000720:	609a      	str	r2, [r3, #8]
 8000722:	60da      	str	r2, [r3, #12]
 8000724:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000726:	2301      	movs	r3, #1
 8000728:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800072a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800072e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 8000730:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000734:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000736:	2301      	movs	r3, #1
 8000738:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800073a:	2302      	movs	r3, #2
 800073c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800073e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000742:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL15;
 8000744:	f44f 1350 	mov.w	r3, #3407872	@ 0x340000
 8000748:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800074a:	f107 0318 	add.w	r3, r7, #24
 800074e:	4618      	mov	r0, r3
 8000750:	f001 fa5e 	bl	8001c10 <HAL_RCC_OscConfig>
 8000754:	4603      	mov	r3, r0
 8000756:	2b00      	cmp	r3, #0
 8000758:	d001      	beq.n	800075e <SystemClock_Config+0x5a>
  {
    Error_Handler();
 800075a:	f000 f959 	bl	8000a10 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800075e:	230f      	movs	r3, #15
 8000760:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000762:	2302      	movs	r3, #2
 8000764:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000766:	2300      	movs	r3, #0
 8000768:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800076a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800076e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000770:	2300      	movs	r3, #0
 8000772:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000774:	1d3b      	adds	r3, r7, #4
 8000776:	2102      	movs	r1, #2
 8000778:	4618      	mov	r0, r3
 800077a:	f001 fccb 	bl	8002114 <HAL_RCC_ClockConfig>
 800077e:	4603      	mov	r3, r0
 8000780:	2b00      	cmp	r3, #0
 8000782:	d001      	beq.n	8000788 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000784:	f000 f944 	bl	8000a10 <Error_Handler>
  }
}
 8000788:	bf00      	nop
 800078a:	3740      	adds	r7, #64	@ 0x40
 800078c:	46bd      	mov	sp, r7
 800078e:	bd80      	pop	{r7, pc}

08000790 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000794:	4b11      	ldr	r3, [pc, #68]	@ (80007dc <MX_USART1_UART_Init+0x4c>)
 8000796:	4a12      	ldr	r2, [pc, #72]	@ (80007e0 <MX_USART1_UART_Init+0x50>)
 8000798:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800079a:	4b10      	ldr	r3, [pc, #64]	@ (80007dc <MX_USART1_UART_Init+0x4c>)
 800079c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80007a0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80007a2:	4b0e      	ldr	r3, [pc, #56]	@ (80007dc <MX_USART1_UART_Init+0x4c>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80007a8:	4b0c      	ldr	r3, [pc, #48]	@ (80007dc <MX_USART1_UART_Init+0x4c>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80007ae:	4b0b      	ldr	r3, [pc, #44]	@ (80007dc <MX_USART1_UART_Init+0x4c>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80007b4:	4b09      	ldr	r3, [pc, #36]	@ (80007dc <MX_USART1_UART_Init+0x4c>)
 80007b6:	220c      	movs	r2, #12
 80007b8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007ba:	4b08      	ldr	r3, [pc, #32]	@ (80007dc <MX_USART1_UART_Init+0x4c>)
 80007bc:	2200      	movs	r2, #0
 80007be:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80007c0:	4b06      	ldr	r3, [pc, #24]	@ (80007dc <MX_USART1_UART_Init+0x4c>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80007c6:	4805      	ldr	r0, [pc, #20]	@ (80007dc <MX_USART1_UART_Init+0x4c>)
 80007c8:	f001 fe32 	bl	8002430 <HAL_UART_Init>
 80007cc:	4603      	mov	r3, r0
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d001      	beq.n	80007d6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80007d2:	f000 f91d 	bl	8000a10 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80007d6:	bf00      	nop
 80007d8:	bd80      	pop	{r7, pc}
 80007da:	bf00      	nop
 80007dc:	20002e6c 	.word	0x20002e6c
 80007e0:	40013800 	.word	0x40013800

080007e4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007e8:	4b11      	ldr	r3, [pc, #68]	@ (8000830 <MX_USART2_UART_Init+0x4c>)
 80007ea:	4a12      	ldr	r2, [pc, #72]	@ (8000834 <MX_USART2_UART_Init+0x50>)
 80007ec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007ee:	4b10      	ldr	r3, [pc, #64]	@ (8000830 <MX_USART2_UART_Init+0x4c>)
 80007f0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80007f4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007f6:	4b0e      	ldr	r3, [pc, #56]	@ (8000830 <MX_USART2_UART_Init+0x4c>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007fc:	4b0c      	ldr	r3, [pc, #48]	@ (8000830 <MX_USART2_UART_Init+0x4c>)
 80007fe:	2200      	movs	r2, #0
 8000800:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000802:	4b0b      	ldr	r3, [pc, #44]	@ (8000830 <MX_USART2_UART_Init+0x4c>)
 8000804:	2200      	movs	r2, #0
 8000806:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000808:	4b09      	ldr	r3, [pc, #36]	@ (8000830 <MX_USART2_UART_Init+0x4c>)
 800080a:	220c      	movs	r2, #12
 800080c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800080e:	4b08      	ldr	r3, [pc, #32]	@ (8000830 <MX_USART2_UART_Init+0x4c>)
 8000810:	2200      	movs	r2, #0
 8000812:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000814:	4b06      	ldr	r3, [pc, #24]	@ (8000830 <MX_USART2_UART_Init+0x4c>)
 8000816:	2200      	movs	r2, #0
 8000818:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800081a:	4805      	ldr	r0, [pc, #20]	@ (8000830 <MX_USART2_UART_Init+0x4c>)
 800081c:	f001 fe08 	bl	8002430 <HAL_UART_Init>
 8000820:	4603      	mov	r3, r0
 8000822:	2b00      	cmp	r3, #0
 8000824:	d001      	beq.n	800082a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000826:	f000 f8f3 	bl	8000a10 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800082a:	bf00      	nop
 800082c:	bd80      	pop	{r7, pc}
 800082e:	bf00      	nop
 8000830:	20002eb4 	.word	0x20002eb4
 8000834:	40004400 	.word	0x40004400

08000838 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800083c:	4b11      	ldr	r3, [pc, #68]	@ (8000884 <MX_USART3_UART_Init+0x4c>)
 800083e:	4a12      	ldr	r2, [pc, #72]	@ (8000888 <MX_USART3_UART_Init+0x50>)
 8000840:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000842:	4b10      	ldr	r3, [pc, #64]	@ (8000884 <MX_USART3_UART_Init+0x4c>)
 8000844:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000848:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800084a:	4b0e      	ldr	r3, [pc, #56]	@ (8000884 <MX_USART3_UART_Init+0x4c>)
 800084c:	2200      	movs	r2, #0
 800084e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000850:	4b0c      	ldr	r3, [pc, #48]	@ (8000884 <MX_USART3_UART_Init+0x4c>)
 8000852:	2200      	movs	r2, #0
 8000854:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000856:	4b0b      	ldr	r3, [pc, #44]	@ (8000884 <MX_USART3_UART_Init+0x4c>)
 8000858:	2200      	movs	r2, #0
 800085a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800085c:	4b09      	ldr	r3, [pc, #36]	@ (8000884 <MX_USART3_UART_Init+0x4c>)
 800085e:	220c      	movs	r2, #12
 8000860:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000862:	4b08      	ldr	r3, [pc, #32]	@ (8000884 <MX_USART3_UART_Init+0x4c>)
 8000864:	2200      	movs	r2, #0
 8000866:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000868:	4b06      	ldr	r3, [pc, #24]	@ (8000884 <MX_USART3_UART_Init+0x4c>)
 800086a:	2200      	movs	r2, #0
 800086c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800086e:	4805      	ldr	r0, [pc, #20]	@ (8000884 <MX_USART3_UART_Init+0x4c>)
 8000870:	f001 fdde 	bl	8002430 <HAL_UART_Init>
 8000874:	4603      	mov	r3, r0
 8000876:	2b00      	cmp	r3, #0
 8000878:	d001      	beq.n	800087e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800087a:	f000 f8c9 	bl	8000a10 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800087e:	bf00      	nop
 8000880:	bd80      	pop	{r7, pc}
 8000882:	bf00      	nop
 8000884:	20002efc 	.word	0x20002efc
 8000888:	40004800 	.word	0x40004800

0800088c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b082      	sub	sp, #8
 8000890:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000892:	4b20      	ldr	r3, [pc, #128]	@ (8000914 <MX_DMA_Init+0x88>)
 8000894:	695b      	ldr	r3, [r3, #20]
 8000896:	4a1f      	ldr	r2, [pc, #124]	@ (8000914 <MX_DMA_Init+0x88>)
 8000898:	f043 0301 	orr.w	r3, r3, #1
 800089c:	6153      	str	r3, [r2, #20]
 800089e:	4b1d      	ldr	r3, [pc, #116]	@ (8000914 <MX_DMA_Init+0x88>)
 80008a0:	695b      	ldr	r3, [r3, #20]
 80008a2:	f003 0301 	and.w	r3, r3, #1
 80008a6:	607b      	str	r3, [r7, #4]
 80008a8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80008aa:	2200      	movs	r2, #0
 80008ac:	2100      	movs	r1, #0
 80008ae:	200c      	movs	r0, #12
 80008b0:	f000 fd39 	bl	8001326 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80008b4:	200c      	movs	r0, #12
 80008b6:	f000 fd52 	bl	800135e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80008ba:	2200      	movs	r2, #0
 80008bc:	2100      	movs	r1, #0
 80008be:	200d      	movs	r0, #13
 80008c0:	f000 fd31 	bl	8001326 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80008c4:	200d      	movs	r0, #13
 80008c6:	f000 fd4a 	bl	800135e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80008ca:	2200      	movs	r2, #0
 80008cc:	2100      	movs	r1, #0
 80008ce:	200e      	movs	r0, #14
 80008d0:	f000 fd29 	bl	8001326 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80008d4:	200e      	movs	r0, #14
 80008d6:	f000 fd42 	bl	800135e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80008da:	2200      	movs	r2, #0
 80008dc:	2100      	movs	r1, #0
 80008de:	200f      	movs	r0, #15
 80008e0:	f000 fd21 	bl	8001326 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80008e4:	200f      	movs	r0, #15
 80008e6:	f000 fd3a 	bl	800135e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 80008ea:	2200      	movs	r2, #0
 80008ec:	2100      	movs	r1, #0
 80008ee:	2010      	movs	r0, #16
 80008f0:	f000 fd19 	bl	8001326 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80008f4:	2010      	movs	r0, #16
 80008f6:	f000 fd32 	bl	800135e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 80008fa:	2200      	movs	r2, #0
 80008fc:	2100      	movs	r1, #0
 80008fe:	2011      	movs	r0, #17
 8000900:	f000 fd11 	bl	8001326 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8000904:	2011      	movs	r0, #17
 8000906:	f000 fd2a 	bl	800135e <HAL_NVIC_EnableIRQ>

}
 800090a:	bf00      	nop
 800090c:	3708      	adds	r7, #8
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}
 8000912:	bf00      	nop
 8000914:	40021000 	.word	0x40021000

08000918 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b088      	sub	sp, #32
 800091c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800091e:	f107 0310 	add.w	r3, r7, #16
 8000922:	2200      	movs	r2, #0
 8000924:	601a      	str	r2, [r3, #0]
 8000926:	605a      	str	r2, [r3, #4]
 8000928:	609a      	str	r2, [r3, #8]
 800092a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800092c:	4b35      	ldr	r3, [pc, #212]	@ (8000a04 <MX_GPIO_Init+0xec>)
 800092e:	699b      	ldr	r3, [r3, #24]
 8000930:	4a34      	ldr	r2, [pc, #208]	@ (8000a04 <MX_GPIO_Init+0xec>)
 8000932:	f043 0310 	orr.w	r3, r3, #16
 8000936:	6193      	str	r3, [r2, #24]
 8000938:	4b32      	ldr	r3, [pc, #200]	@ (8000a04 <MX_GPIO_Init+0xec>)
 800093a:	699b      	ldr	r3, [r3, #24]
 800093c:	f003 0310 	and.w	r3, r3, #16
 8000940:	60fb      	str	r3, [r7, #12]
 8000942:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000944:	4b2f      	ldr	r3, [pc, #188]	@ (8000a04 <MX_GPIO_Init+0xec>)
 8000946:	699b      	ldr	r3, [r3, #24]
 8000948:	4a2e      	ldr	r2, [pc, #184]	@ (8000a04 <MX_GPIO_Init+0xec>)
 800094a:	f043 0320 	orr.w	r3, r3, #32
 800094e:	6193      	str	r3, [r2, #24]
 8000950:	4b2c      	ldr	r3, [pc, #176]	@ (8000a04 <MX_GPIO_Init+0xec>)
 8000952:	699b      	ldr	r3, [r3, #24]
 8000954:	f003 0320 	and.w	r3, r3, #32
 8000958:	60bb      	str	r3, [r7, #8]
 800095a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800095c:	4b29      	ldr	r3, [pc, #164]	@ (8000a04 <MX_GPIO_Init+0xec>)
 800095e:	699b      	ldr	r3, [r3, #24]
 8000960:	4a28      	ldr	r2, [pc, #160]	@ (8000a04 <MX_GPIO_Init+0xec>)
 8000962:	f043 0304 	orr.w	r3, r3, #4
 8000966:	6193      	str	r3, [r2, #24]
 8000968:	4b26      	ldr	r3, [pc, #152]	@ (8000a04 <MX_GPIO_Init+0xec>)
 800096a:	699b      	ldr	r3, [r3, #24]
 800096c:	f003 0304 	and.w	r3, r3, #4
 8000970:	607b      	str	r3, [r7, #4]
 8000972:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000974:	4b23      	ldr	r3, [pc, #140]	@ (8000a04 <MX_GPIO_Init+0xec>)
 8000976:	699b      	ldr	r3, [r3, #24]
 8000978:	4a22      	ldr	r2, [pc, #136]	@ (8000a04 <MX_GPIO_Init+0xec>)
 800097a:	f043 0308 	orr.w	r3, r3, #8
 800097e:	6193      	str	r3, [r2, #24]
 8000980:	4b20      	ldr	r3, [pc, #128]	@ (8000a04 <MX_GPIO_Init+0xec>)
 8000982:	699b      	ldr	r3, [r3, #24]
 8000984:	f003 0308 	and.w	r3, r3, #8
 8000988:	603b      	str	r3, [r7, #0]
 800098a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800098c:	2200      	movs	r2, #0
 800098e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000992:	481d      	ldr	r0, [pc, #116]	@ (8000a08 <MX_GPIO_Init+0xf0>)
 8000994:	f001 f924 	bl	8001be0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, M1_Pin_Pin|M0_Pin_Pin, GPIO_PIN_RESET);
 8000998:	2200      	movs	r2, #0
 800099a:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 800099e:	481b      	ldr	r0, [pc, #108]	@ (8000a0c <MX_GPIO_Init+0xf4>)
 80009a0:	f001 f91e 	bl	8001be0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80009a4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80009a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009aa:	2301      	movs	r3, #1
 80009ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ae:	2300      	movs	r3, #0
 80009b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009b2:	2302      	movs	r3, #2
 80009b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80009b6:	f107 0310 	add.w	r3, r7, #16
 80009ba:	4619      	mov	r1, r3
 80009bc:	4812      	ldr	r0, [pc, #72]	@ (8000a08 <MX_GPIO_Init+0xf0>)
 80009be:	f000 ff8b 	bl	80018d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : M1_Pin_Pin M0_Pin_Pin */
  GPIO_InitStruct.Pin = M1_Pin_Pin|M0_Pin_Pin;
 80009c2:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80009c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009c8:	2301      	movs	r3, #1
 80009ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80009cc:	2302      	movs	r3, #2
 80009ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009d0:	2302      	movs	r3, #2
 80009d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009d4:	f107 0310 	add.w	r3, r7, #16
 80009d8:	4619      	mov	r1, r3
 80009da:	480c      	ldr	r0, [pc, #48]	@ (8000a0c <MX_GPIO_Init+0xf4>)
 80009dc:	f000 ff7c 	bl	80018d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Aux_pin_Pin */
  GPIO_InitStruct.Pin = Aux_pin_Pin;
 80009e0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80009e4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009e6:	2300      	movs	r3, #0
 80009e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ea:	2300      	movs	r3, #0
 80009ec:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Aux_pin_GPIO_Port, &GPIO_InitStruct);
 80009ee:	f107 0310 	add.w	r3, r7, #16
 80009f2:	4619      	mov	r1, r3
 80009f4:	4805      	ldr	r0, [pc, #20]	@ (8000a0c <MX_GPIO_Init+0xf4>)
 80009f6:	f000 ff6f 	bl	80018d8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80009fa:	bf00      	nop
 80009fc:	3720      	adds	r7, #32
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	bf00      	nop
 8000a04:	40021000 	.word	0x40021000
 8000a08:	40011000 	.word	0x40011000
 8000a0c:	40010c00 	.word	0x40010c00

08000a10 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a10:	b480      	push	{r7}
 8000a12:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a14:	b672      	cpsid	i
}
 8000a16:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a18:	bf00      	nop
 8000a1a:	e7fd      	b.n	8000a18 <Error_Handler+0x8>

08000a1c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	b085      	sub	sp, #20
 8000a20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000a22:	4b15      	ldr	r3, [pc, #84]	@ (8000a78 <HAL_MspInit+0x5c>)
 8000a24:	699b      	ldr	r3, [r3, #24]
 8000a26:	4a14      	ldr	r2, [pc, #80]	@ (8000a78 <HAL_MspInit+0x5c>)
 8000a28:	f043 0301 	orr.w	r3, r3, #1
 8000a2c:	6193      	str	r3, [r2, #24]
 8000a2e:	4b12      	ldr	r3, [pc, #72]	@ (8000a78 <HAL_MspInit+0x5c>)
 8000a30:	699b      	ldr	r3, [r3, #24]
 8000a32:	f003 0301 	and.w	r3, r3, #1
 8000a36:	60bb      	str	r3, [r7, #8]
 8000a38:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a3a:	4b0f      	ldr	r3, [pc, #60]	@ (8000a78 <HAL_MspInit+0x5c>)
 8000a3c:	69db      	ldr	r3, [r3, #28]
 8000a3e:	4a0e      	ldr	r2, [pc, #56]	@ (8000a78 <HAL_MspInit+0x5c>)
 8000a40:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a44:	61d3      	str	r3, [r2, #28]
 8000a46:	4b0c      	ldr	r3, [pc, #48]	@ (8000a78 <HAL_MspInit+0x5c>)
 8000a48:	69db      	ldr	r3, [r3, #28]
 8000a4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a4e:	607b      	str	r3, [r7, #4]
 8000a50:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000a52:	4b0a      	ldr	r3, [pc, #40]	@ (8000a7c <HAL_MspInit+0x60>)
 8000a54:	685b      	ldr	r3, [r3, #4]
 8000a56:	60fb      	str	r3, [r7, #12]
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000a5e:	60fb      	str	r3, [r7, #12]
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000a66:	60fb      	str	r3, [r7, #12]
 8000a68:	4a04      	ldr	r2, [pc, #16]	@ (8000a7c <HAL_MspInit+0x60>)
 8000a6a:	68fb      	ldr	r3, [r7, #12]
 8000a6c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a6e:	bf00      	nop
 8000a70:	3714      	adds	r7, #20
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bc80      	pop	{r7}
 8000a76:	4770      	bx	lr
 8000a78:	40021000 	.word	0x40021000
 8000a7c:	40010000 	.word	0x40010000

08000a80 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b08c      	sub	sp, #48	@ 0x30
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a88:	f107 0320 	add.w	r3, r7, #32
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	601a      	str	r2, [r3, #0]
 8000a90:	605a      	str	r2, [r3, #4]
 8000a92:	609a      	str	r2, [r3, #8]
 8000a94:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	4a8c      	ldr	r2, [pc, #560]	@ (8000ccc <HAL_UART_MspInit+0x24c>)
 8000a9c:	4293      	cmp	r3, r2
 8000a9e:	f040 8088 	bne.w	8000bb2 <HAL_UART_MspInit+0x132>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000aa2:	4b8b      	ldr	r3, [pc, #556]	@ (8000cd0 <HAL_UART_MspInit+0x250>)
 8000aa4:	699b      	ldr	r3, [r3, #24]
 8000aa6:	4a8a      	ldr	r2, [pc, #552]	@ (8000cd0 <HAL_UART_MspInit+0x250>)
 8000aa8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000aac:	6193      	str	r3, [r2, #24]
 8000aae:	4b88      	ldr	r3, [pc, #544]	@ (8000cd0 <HAL_UART_MspInit+0x250>)
 8000ab0:	699b      	ldr	r3, [r3, #24]
 8000ab2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ab6:	61fb      	str	r3, [r7, #28]
 8000ab8:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aba:	4b85      	ldr	r3, [pc, #532]	@ (8000cd0 <HAL_UART_MspInit+0x250>)
 8000abc:	699b      	ldr	r3, [r3, #24]
 8000abe:	4a84      	ldr	r2, [pc, #528]	@ (8000cd0 <HAL_UART_MspInit+0x250>)
 8000ac0:	f043 0304 	orr.w	r3, r3, #4
 8000ac4:	6193      	str	r3, [r2, #24]
 8000ac6:	4b82      	ldr	r3, [pc, #520]	@ (8000cd0 <HAL_UART_MspInit+0x250>)
 8000ac8:	699b      	ldr	r3, [r3, #24]
 8000aca:	f003 0304 	and.w	r3, r3, #4
 8000ace:	61bb      	str	r3, [r7, #24]
 8000ad0:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000ad2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000ad6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ad8:	2302      	movs	r3, #2
 8000ada:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000adc:	2303      	movs	r3, #3
 8000ade:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ae0:	f107 0320 	add.w	r3, r7, #32
 8000ae4:	4619      	mov	r1, r3
 8000ae6:	487b      	ldr	r0, [pc, #492]	@ (8000cd4 <HAL_UART_MspInit+0x254>)
 8000ae8:	f000 fef6 	bl	80018d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000aec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000af0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000af2:	2300      	movs	r3, #0
 8000af4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af6:	2300      	movs	r3, #0
 8000af8:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000afa:	f107 0320 	add.w	r3, r7, #32
 8000afe:	4619      	mov	r1, r3
 8000b00:	4874      	ldr	r0, [pc, #464]	@ (8000cd4 <HAL_UART_MspInit+0x254>)
 8000b02:	f000 fee9 	bl	80018d8 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8000b06:	4b74      	ldr	r3, [pc, #464]	@ (8000cd8 <HAL_UART_MspInit+0x258>)
 8000b08:	4a74      	ldr	r2, [pc, #464]	@ (8000cdc <HAL_UART_MspInit+0x25c>)
 8000b0a:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000b0c:	4b72      	ldr	r3, [pc, #456]	@ (8000cd8 <HAL_UART_MspInit+0x258>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b12:	4b71      	ldr	r3, [pc, #452]	@ (8000cd8 <HAL_UART_MspInit+0x258>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000b18:	4b6f      	ldr	r3, [pc, #444]	@ (8000cd8 <HAL_UART_MspInit+0x258>)
 8000b1a:	2280      	movs	r2, #128	@ 0x80
 8000b1c:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000b1e:	4b6e      	ldr	r3, [pc, #440]	@ (8000cd8 <HAL_UART_MspInit+0x258>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000b24:	4b6c      	ldr	r3, [pc, #432]	@ (8000cd8 <HAL_UART_MspInit+0x258>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8000b2a:	4b6b      	ldr	r3, [pc, #428]	@ (8000cd8 <HAL_UART_MspInit+0x258>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000b30:	4b69      	ldr	r3, [pc, #420]	@ (8000cd8 <HAL_UART_MspInit+0x258>)
 8000b32:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000b36:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8000b38:	4867      	ldr	r0, [pc, #412]	@ (8000cd8 <HAL_UART_MspInit+0x258>)
 8000b3a:	f000 fc2b 	bl	8001394 <HAL_DMA_Init>
 8000b3e:	4603      	mov	r3, r0
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d001      	beq.n	8000b48 <HAL_UART_MspInit+0xc8>
    {
      Error_Handler();
 8000b44:	f7ff ff64 	bl	8000a10 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	4a63      	ldr	r2, [pc, #396]	@ (8000cd8 <HAL_UART_MspInit+0x258>)
 8000b4c:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000b4e:	4a62      	ldr	r2, [pc, #392]	@ (8000cd8 <HAL_UART_MspInit+0x258>)
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8000b54:	4b62      	ldr	r3, [pc, #392]	@ (8000ce0 <HAL_UART_MspInit+0x260>)
 8000b56:	4a63      	ldr	r2, [pc, #396]	@ (8000ce4 <HAL_UART_MspInit+0x264>)
 8000b58:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000b5a:	4b61      	ldr	r3, [pc, #388]	@ (8000ce0 <HAL_UART_MspInit+0x260>)
 8000b5c:	2210      	movs	r2, #16
 8000b5e:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b60:	4b5f      	ldr	r3, [pc, #380]	@ (8000ce0 <HAL_UART_MspInit+0x260>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000b66:	4b5e      	ldr	r3, [pc, #376]	@ (8000ce0 <HAL_UART_MspInit+0x260>)
 8000b68:	2280      	movs	r2, #128	@ 0x80
 8000b6a:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000b6c:	4b5c      	ldr	r3, [pc, #368]	@ (8000ce0 <HAL_UART_MspInit+0x260>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000b72:	4b5b      	ldr	r3, [pc, #364]	@ (8000ce0 <HAL_UART_MspInit+0x260>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8000b78:	4b59      	ldr	r3, [pc, #356]	@ (8000ce0 <HAL_UART_MspInit+0x260>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000b7e:	4b58      	ldr	r3, [pc, #352]	@ (8000ce0 <HAL_UART_MspInit+0x260>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8000b84:	4856      	ldr	r0, [pc, #344]	@ (8000ce0 <HAL_UART_MspInit+0x260>)
 8000b86:	f000 fc05 	bl	8001394 <HAL_DMA_Init>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d001      	beq.n	8000b94 <HAL_UART_MspInit+0x114>
    {
      Error_Handler();
 8000b90:	f7ff ff3e 	bl	8000a10 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	4a52      	ldr	r2, [pc, #328]	@ (8000ce0 <HAL_UART_MspInit+0x260>)
 8000b98:	639a      	str	r2, [r3, #56]	@ 0x38
 8000b9a:	4a51      	ldr	r2, [pc, #324]	@ (8000ce0 <HAL_UART_MspInit+0x260>)
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	2100      	movs	r1, #0
 8000ba4:	2025      	movs	r0, #37	@ 0x25
 8000ba6:	f000 fbbe 	bl	8001326 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000baa:	2025      	movs	r0, #37	@ 0x25
 8000bac:	f000 fbd7 	bl	800135e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000bb0:	e131      	b.n	8000e16 <HAL_UART_MspInit+0x396>
  else if(huart->Instance==USART2)
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	4a4c      	ldr	r2, [pc, #304]	@ (8000ce8 <HAL_UART_MspInit+0x268>)
 8000bb8:	4293      	cmp	r3, r2
 8000bba:	f040 809f 	bne.w	8000cfc <HAL_UART_MspInit+0x27c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000bbe:	4b44      	ldr	r3, [pc, #272]	@ (8000cd0 <HAL_UART_MspInit+0x250>)
 8000bc0:	69db      	ldr	r3, [r3, #28]
 8000bc2:	4a43      	ldr	r2, [pc, #268]	@ (8000cd0 <HAL_UART_MspInit+0x250>)
 8000bc4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000bc8:	61d3      	str	r3, [r2, #28]
 8000bca:	4b41      	ldr	r3, [pc, #260]	@ (8000cd0 <HAL_UART_MspInit+0x250>)
 8000bcc:	69db      	ldr	r3, [r3, #28]
 8000bce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000bd2:	617b      	str	r3, [r7, #20]
 8000bd4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bd6:	4b3e      	ldr	r3, [pc, #248]	@ (8000cd0 <HAL_UART_MspInit+0x250>)
 8000bd8:	699b      	ldr	r3, [r3, #24]
 8000bda:	4a3d      	ldr	r2, [pc, #244]	@ (8000cd0 <HAL_UART_MspInit+0x250>)
 8000bdc:	f043 0304 	orr.w	r3, r3, #4
 8000be0:	6193      	str	r3, [r2, #24]
 8000be2:	4b3b      	ldr	r3, [pc, #236]	@ (8000cd0 <HAL_UART_MspInit+0x250>)
 8000be4:	699b      	ldr	r3, [r3, #24]
 8000be6:	f003 0304 	and.w	r3, r3, #4
 8000bea:	613b      	str	r3, [r7, #16]
 8000bec:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000bee:	2304      	movs	r3, #4
 8000bf0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bf2:	2302      	movs	r3, #2
 8000bf4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000bf6:	2303      	movs	r3, #3
 8000bf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bfa:	f107 0320 	add.w	r3, r7, #32
 8000bfe:	4619      	mov	r1, r3
 8000c00:	4834      	ldr	r0, [pc, #208]	@ (8000cd4 <HAL_UART_MspInit+0x254>)
 8000c02:	f000 fe69 	bl	80018d8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000c06:	2308      	movs	r3, #8
 8000c08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c0e:	2300      	movs	r3, #0
 8000c10:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c12:	f107 0320 	add.w	r3, r7, #32
 8000c16:	4619      	mov	r1, r3
 8000c18:	482e      	ldr	r0, [pc, #184]	@ (8000cd4 <HAL_UART_MspInit+0x254>)
 8000c1a:	f000 fe5d 	bl	80018d8 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8000c1e:	4b33      	ldr	r3, [pc, #204]	@ (8000cec <HAL_UART_MspInit+0x26c>)
 8000c20:	4a33      	ldr	r2, [pc, #204]	@ (8000cf0 <HAL_UART_MspInit+0x270>)
 8000c22:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000c24:	4b31      	ldr	r3, [pc, #196]	@ (8000cec <HAL_UART_MspInit+0x26c>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c2a:	4b30      	ldr	r3, [pc, #192]	@ (8000cec <HAL_UART_MspInit+0x26c>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000c30:	4b2e      	ldr	r3, [pc, #184]	@ (8000cec <HAL_UART_MspInit+0x26c>)
 8000c32:	2280      	movs	r2, #128	@ 0x80
 8000c34:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000c36:	4b2d      	ldr	r3, [pc, #180]	@ (8000cec <HAL_UART_MspInit+0x26c>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000c3c:	4b2b      	ldr	r3, [pc, #172]	@ (8000cec <HAL_UART_MspInit+0x26c>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8000c42:	4b2a      	ldr	r3, [pc, #168]	@ (8000cec <HAL_UART_MspInit+0x26c>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000c48:	4b28      	ldr	r3, [pc, #160]	@ (8000cec <HAL_UART_MspInit+0x26c>)
 8000c4a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000c4e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000c50:	4826      	ldr	r0, [pc, #152]	@ (8000cec <HAL_UART_MspInit+0x26c>)
 8000c52:	f000 fb9f 	bl	8001394 <HAL_DMA_Init>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d001      	beq.n	8000c60 <HAL_UART_MspInit+0x1e0>
      Error_Handler();
 8000c5c:	f7ff fed8 	bl	8000a10 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	4a22      	ldr	r2, [pc, #136]	@ (8000cec <HAL_UART_MspInit+0x26c>)
 8000c64:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000c66:	4a21      	ldr	r2, [pc, #132]	@ (8000cec <HAL_UART_MspInit+0x26c>)
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	6253      	str	r3, [r2, #36]	@ 0x24
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8000c6c:	4b21      	ldr	r3, [pc, #132]	@ (8000cf4 <HAL_UART_MspInit+0x274>)
 8000c6e:	4a22      	ldr	r2, [pc, #136]	@ (8000cf8 <HAL_UART_MspInit+0x278>)
 8000c70:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000c72:	4b20      	ldr	r3, [pc, #128]	@ (8000cf4 <HAL_UART_MspInit+0x274>)
 8000c74:	2210      	movs	r2, #16
 8000c76:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c78:	4b1e      	ldr	r3, [pc, #120]	@ (8000cf4 <HAL_UART_MspInit+0x274>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000c7e:	4b1d      	ldr	r3, [pc, #116]	@ (8000cf4 <HAL_UART_MspInit+0x274>)
 8000c80:	2280      	movs	r2, #128	@ 0x80
 8000c82:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000c84:	4b1b      	ldr	r3, [pc, #108]	@ (8000cf4 <HAL_UART_MspInit+0x274>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000c8a:	4b1a      	ldr	r3, [pc, #104]	@ (8000cf4 <HAL_UART_MspInit+0x274>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8000c90:	4b18      	ldr	r3, [pc, #96]	@ (8000cf4 <HAL_UART_MspInit+0x274>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000c96:	4b17      	ldr	r3, [pc, #92]	@ (8000cf4 <HAL_UART_MspInit+0x274>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8000c9c:	4815      	ldr	r0, [pc, #84]	@ (8000cf4 <HAL_UART_MspInit+0x274>)
 8000c9e:	f000 fb79 	bl	8001394 <HAL_DMA_Init>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d001      	beq.n	8000cac <HAL_UART_MspInit+0x22c>
      Error_Handler();
 8000ca8:	f7ff feb2 	bl	8000a10 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	4a11      	ldr	r2, [pc, #68]	@ (8000cf4 <HAL_UART_MspInit+0x274>)
 8000cb0:	639a      	str	r2, [r3, #56]	@ 0x38
 8000cb2:	4a10      	ldr	r2, [pc, #64]	@ (8000cf4 <HAL_UART_MspInit+0x274>)
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	6253      	str	r3, [r2, #36]	@ 0x24
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000cb8:	2200      	movs	r2, #0
 8000cba:	2100      	movs	r1, #0
 8000cbc:	2026      	movs	r0, #38	@ 0x26
 8000cbe:	f000 fb32 	bl	8001326 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000cc2:	2026      	movs	r0, #38	@ 0x26
 8000cc4:	f000 fb4b 	bl	800135e <HAL_NVIC_EnableIRQ>
}
 8000cc8:	e0a5      	b.n	8000e16 <HAL_UART_MspInit+0x396>
 8000cca:	bf00      	nop
 8000ccc:	40013800 	.word	0x40013800
 8000cd0:	40021000 	.word	0x40021000
 8000cd4:	40010800 	.word	0x40010800
 8000cd8:	20002f44 	.word	0x20002f44
 8000cdc:	40020058 	.word	0x40020058
 8000ce0:	20002f88 	.word	0x20002f88
 8000ce4:	40020044 	.word	0x40020044
 8000ce8:	40004400 	.word	0x40004400
 8000cec:	20002fcc 	.word	0x20002fcc
 8000cf0:	4002006c 	.word	0x4002006c
 8000cf4:	20003010 	.word	0x20003010
 8000cf8:	40020080 	.word	0x40020080
  else if(huart->Instance==USART3)
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	4a47      	ldr	r2, [pc, #284]	@ (8000e20 <HAL_UART_MspInit+0x3a0>)
 8000d02:	4293      	cmp	r3, r2
 8000d04:	f040 8087 	bne.w	8000e16 <HAL_UART_MspInit+0x396>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000d08:	4b46      	ldr	r3, [pc, #280]	@ (8000e24 <HAL_UART_MspInit+0x3a4>)
 8000d0a:	69db      	ldr	r3, [r3, #28]
 8000d0c:	4a45      	ldr	r2, [pc, #276]	@ (8000e24 <HAL_UART_MspInit+0x3a4>)
 8000d0e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000d12:	61d3      	str	r3, [r2, #28]
 8000d14:	4b43      	ldr	r3, [pc, #268]	@ (8000e24 <HAL_UART_MspInit+0x3a4>)
 8000d16:	69db      	ldr	r3, [r3, #28]
 8000d18:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000d1c:	60fb      	str	r3, [r7, #12]
 8000d1e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d20:	4b40      	ldr	r3, [pc, #256]	@ (8000e24 <HAL_UART_MspInit+0x3a4>)
 8000d22:	699b      	ldr	r3, [r3, #24]
 8000d24:	4a3f      	ldr	r2, [pc, #252]	@ (8000e24 <HAL_UART_MspInit+0x3a4>)
 8000d26:	f043 0308 	orr.w	r3, r3, #8
 8000d2a:	6193      	str	r3, [r2, #24]
 8000d2c:	4b3d      	ldr	r3, [pc, #244]	@ (8000e24 <HAL_UART_MspInit+0x3a4>)
 8000d2e:	699b      	ldr	r3, [r3, #24]
 8000d30:	f003 0308 	and.w	r3, r3, #8
 8000d34:	60bb      	str	r3, [r7, #8]
 8000d36:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000d38:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d3e:	2302      	movs	r3, #2
 8000d40:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d42:	2303      	movs	r3, #3
 8000d44:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d46:	f107 0320 	add.w	r3, r7, #32
 8000d4a:	4619      	mov	r1, r3
 8000d4c:	4836      	ldr	r0, [pc, #216]	@ (8000e28 <HAL_UART_MspInit+0x3a8>)
 8000d4e:	f000 fdc3 	bl	80018d8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000d52:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000d56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d60:	f107 0320 	add.w	r3, r7, #32
 8000d64:	4619      	mov	r1, r3
 8000d66:	4830      	ldr	r0, [pc, #192]	@ (8000e28 <HAL_UART_MspInit+0x3a8>)
 8000d68:	f000 fdb6 	bl	80018d8 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8000d6c:	4b2f      	ldr	r3, [pc, #188]	@ (8000e2c <HAL_UART_MspInit+0x3ac>)
 8000d6e:	4a30      	ldr	r2, [pc, #192]	@ (8000e30 <HAL_UART_MspInit+0x3b0>)
 8000d70:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000d72:	4b2e      	ldr	r3, [pc, #184]	@ (8000e2c <HAL_UART_MspInit+0x3ac>)
 8000d74:	2200      	movs	r2, #0
 8000d76:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d78:	4b2c      	ldr	r3, [pc, #176]	@ (8000e2c <HAL_UART_MspInit+0x3ac>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000d7e:	4b2b      	ldr	r3, [pc, #172]	@ (8000e2c <HAL_UART_MspInit+0x3ac>)
 8000d80:	2280      	movs	r2, #128	@ 0x80
 8000d82:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000d84:	4b29      	ldr	r3, [pc, #164]	@ (8000e2c <HAL_UART_MspInit+0x3ac>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000d8a:	4b28      	ldr	r3, [pc, #160]	@ (8000e2c <HAL_UART_MspInit+0x3ac>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8000d90:	4b26      	ldr	r3, [pc, #152]	@ (8000e2c <HAL_UART_MspInit+0x3ac>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000d96:	4b25      	ldr	r3, [pc, #148]	@ (8000e2c <HAL_UART_MspInit+0x3ac>)
 8000d98:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000d9c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8000d9e:	4823      	ldr	r0, [pc, #140]	@ (8000e2c <HAL_UART_MspInit+0x3ac>)
 8000da0:	f000 faf8 	bl	8001394 <HAL_DMA_Init>
 8000da4:	4603      	mov	r3, r0
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d001      	beq.n	8000dae <HAL_UART_MspInit+0x32e>
      Error_Handler();
 8000daa:	f7ff fe31 	bl	8000a10 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	4a1e      	ldr	r2, [pc, #120]	@ (8000e2c <HAL_UART_MspInit+0x3ac>)
 8000db2:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000db4:	4a1d      	ldr	r2, [pc, #116]	@ (8000e2c <HAL_UART_MspInit+0x3ac>)
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	6253      	str	r3, [r2, #36]	@ 0x24
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8000dba:	4b1e      	ldr	r3, [pc, #120]	@ (8000e34 <HAL_UART_MspInit+0x3b4>)
 8000dbc:	4a1e      	ldr	r2, [pc, #120]	@ (8000e38 <HAL_UART_MspInit+0x3b8>)
 8000dbe:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000dc0:	4b1c      	ldr	r3, [pc, #112]	@ (8000e34 <HAL_UART_MspInit+0x3b4>)
 8000dc2:	2210      	movs	r2, #16
 8000dc4:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000dc6:	4b1b      	ldr	r3, [pc, #108]	@ (8000e34 <HAL_UART_MspInit+0x3b4>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000dcc:	4b19      	ldr	r3, [pc, #100]	@ (8000e34 <HAL_UART_MspInit+0x3b4>)
 8000dce:	2280      	movs	r2, #128	@ 0x80
 8000dd0:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000dd2:	4b18      	ldr	r3, [pc, #96]	@ (8000e34 <HAL_UART_MspInit+0x3b4>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000dd8:	4b16      	ldr	r3, [pc, #88]	@ (8000e34 <HAL_UART_MspInit+0x3b4>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8000dde:	4b15      	ldr	r3, [pc, #84]	@ (8000e34 <HAL_UART_MspInit+0x3b4>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000de4:	4b13      	ldr	r3, [pc, #76]	@ (8000e34 <HAL_UART_MspInit+0x3b4>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8000dea:	4812      	ldr	r0, [pc, #72]	@ (8000e34 <HAL_UART_MspInit+0x3b4>)
 8000dec:	f000 fad2 	bl	8001394 <HAL_DMA_Init>
 8000df0:	4603      	mov	r3, r0
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d001      	beq.n	8000dfa <HAL_UART_MspInit+0x37a>
      Error_Handler();
 8000df6:	f7ff fe0b 	bl	8000a10 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	4a0d      	ldr	r2, [pc, #52]	@ (8000e34 <HAL_UART_MspInit+0x3b4>)
 8000dfe:	639a      	str	r2, [r3, #56]	@ 0x38
 8000e00:	4a0c      	ldr	r2, [pc, #48]	@ (8000e34 <HAL_UART_MspInit+0x3b4>)
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	6253      	str	r3, [r2, #36]	@ 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8000e06:	2200      	movs	r2, #0
 8000e08:	2100      	movs	r1, #0
 8000e0a:	2027      	movs	r0, #39	@ 0x27
 8000e0c:	f000 fa8b 	bl	8001326 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000e10:	2027      	movs	r0, #39	@ 0x27
 8000e12:	f000 faa4 	bl	800135e <HAL_NVIC_EnableIRQ>
}
 8000e16:	bf00      	nop
 8000e18:	3730      	adds	r7, #48	@ 0x30
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bd80      	pop	{r7, pc}
 8000e1e:	bf00      	nop
 8000e20:	40004800 	.word	0x40004800
 8000e24:	40021000 	.word	0x40021000
 8000e28:	40010c00 	.word	0x40010c00
 8000e2c:	20003054 	.word	0x20003054
 8000e30:	40020030 	.word	0x40020030
 8000e34:	20003098 	.word	0x20003098
 8000e38:	4002001c 	.word	0x4002001c

08000e3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e40:	bf00      	nop
 8000e42:	e7fd      	b.n	8000e40 <NMI_Handler+0x4>

08000e44 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e44:	b480      	push	{r7}
 8000e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e48:	bf00      	nop
 8000e4a:	e7fd      	b.n	8000e48 <HardFault_Handler+0x4>

08000e4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e50:	bf00      	nop
 8000e52:	e7fd      	b.n	8000e50 <MemManage_Handler+0x4>

08000e54 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e54:	b480      	push	{r7}
 8000e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e58:	bf00      	nop
 8000e5a:	e7fd      	b.n	8000e58 <BusFault_Handler+0x4>

08000e5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e60:	bf00      	nop
 8000e62:	e7fd      	b.n	8000e60 <UsageFault_Handler+0x4>

08000e64 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e64:	b480      	push	{r7}
 8000e66:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e68:	bf00      	nop
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bc80      	pop	{r7}
 8000e6e:	4770      	bx	lr

08000e70 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e70:	b480      	push	{r7}
 8000e72:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e74:	bf00      	nop
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bc80      	pop	{r7}
 8000e7a:	4770      	bx	lr

08000e7c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e80:	bf00      	nop
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bc80      	pop	{r7}
 8000e86:	4770      	bx	lr

08000e88 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e8c:	f000 f958 	bl	8001140 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
	Glo_st.sayac_u32++;
 8000e90:	4b41      	ldr	r3, [pc, #260]	@ (8000f98 <SysTick_Handler+0x110>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	3301      	adds	r3, #1
 8000e96:	4a40      	ldr	r2, [pc, #256]	@ (8000f98 <SysTick_Handler+0x110>)
 8000e98:	6013      	str	r3, [r2, #0]

	if( (Glo_st.sayac_u32 % 1000U) == 0 )
 8000e9a:	4b3f      	ldr	r3, [pc, #252]	@ (8000f98 <SysTick_Handler+0x110>)
 8000e9c:	681a      	ldr	r2, [r3, #0]
 8000e9e:	4b3f      	ldr	r3, [pc, #252]	@ (8000f9c <SysTick_Handler+0x114>)
 8000ea0:	fba3 1302 	umull	r1, r3, r3, r2
 8000ea4:	099b      	lsrs	r3, r3, #6
 8000ea6:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000eaa:	fb01 f303 	mul.w	r3, r1, r3
 8000eae:	1ad3      	subs	r3, r2, r3
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d102      	bne.n	8000eba <SysTick_Handler+0x32>
	{
		Glo_st._1HzFlag_u8 = 1;
 8000eb4:	4b38      	ldr	r3, [pc, #224]	@ (8000f98 <SysTick_Handler+0x110>)
 8000eb6:	2201      	movs	r2, #1
 8000eb8:	711a      	strb	r2, [r3, #4]
	}
	if( (Glo_st.sayac_u32 % 500U) == 0 )
 8000eba:	4b37      	ldr	r3, [pc, #220]	@ (8000f98 <SysTick_Handler+0x110>)
 8000ebc:	681a      	ldr	r2, [r3, #0]
 8000ebe:	4b37      	ldr	r3, [pc, #220]	@ (8000f9c <SysTick_Handler+0x114>)
 8000ec0:	fba3 1302 	umull	r1, r3, r3, r2
 8000ec4:	095b      	lsrs	r3, r3, #5
 8000ec6:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000eca:	fb01 f303 	mul.w	r3, r1, r3
 8000ece:	1ad3      	subs	r3, r2, r3
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d102      	bne.n	8000eda <SysTick_Handler+0x52>
	{
		Glo_st._2HzFlag_u8 = 1;
 8000ed4:	4b30      	ldr	r3, [pc, #192]	@ (8000f98 <SysTick_Handler+0x110>)
 8000ed6:	2201      	movs	r2, #1
 8000ed8:	715a      	strb	r2, [r3, #5]
	}
	if( (Glo_st.sayac_u32 % 200U) == 0 )
 8000eda:	4b2f      	ldr	r3, [pc, #188]	@ (8000f98 <SysTick_Handler+0x110>)
 8000edc:	681a      	ldr	r2, [r3, #0]
 8000ede:	4b30      	ldr	r3, [pc, #192]	@ (8000fa0 <SysTick_Handler+0x118>)
 8000ee0:	fba3 1302 	umull	r1, r3, r3, r2
 8000ee4:	099b      	lsrs	r3, r3, #6
 8000ee6:	21c8      	movs	r1, #200	@ 0xc8
 8000ee8:	fb01 f303 	mul.w	r3, r1, r3
 8000eec:	1ad3      	subs	r3, r2, r3
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d102      	bne.n	8000ef8 <SysTick_Handler+0x70>
	{
		Glo_st._5HzFlag_u8 = 1;
 8000ef2:	4b29      	ldr	r3, [pc, #164]	@ (8000f98 <SysTick_Handler+0x110>)
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	719a      	strb	r2, [r3, #6]
	}
	if( (Glo_st.sayac_u32 % 100U) == 0 )
 8000ef8:	4b27      	ldr	r3, [pc, #156]	@ (8000f98 <SysTick_Handler+0x110>)
 8000efa:	681a      	ldr	r2, [r3, #0]
 8000efc:	4b28      	ldr	r3, [pc, #160]	@ (8000fa0 <SysTick_Handler+0x118>)
 8000efe:	fba3 1302 	umull	r1, r3, r3, r2
 8000f02:	095b      	lsrs	r3, r3, #5
 8000f04:	2164      	movs	r1, #100	@ 0x64
 8000f06:	fb01 f303 	mul.w	r3, r1, r3
 8000f0a:	1ad3      	subs	r3, r2, r3
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d102      	bne.n	8000f16 <SysTick_Handler+0x8e>
	{
		Glo_st._10HzFlag_u8 = 1;
 8000f10:	4b21      	ldr	r3, [pc, #132]	@ (8000f98 <SysTick_Handler+0x110>)
 8000f12:	2201      	movs	r2, #1
 8000f14:	71da      	strb	r2, [r3, #7]
	}
	if( (Glo_st.sayac_u32 % 50U) == 0 )
 8000f16:	4b20      	ldr	r3, [pc, #128]	@ (8000f98 <SysTick_Handler+0x110>)
 8000f18:	681a      	ldr	r2, [r3, #0]
 8000f1a:	4b21      	ldr	r3, [pc, #132]	@ (8000fa0 <SysTick_Handler+0x118>)
 8000f1c:	fba3 1302 	umull	r1, r3, r3, r2
 8000f20:	091b      	lsrs	r3, r3, #4
 8000f22:	2132      	movs	r1, #50	@ 0x32
 8000f24:	fb01 f303 	mul.w	r3, r1, r3
 8000f28:	1ad3      	subs	r3, r2, r3
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d102      	bne.n	8000f34 <SysTick_Handler+0xac>
	{
		Glo_st._20HzFlag_u8 = 1;
 8000f2e:	4b1a      	ldr	r3, [pc, #104]	@ (8000f98 <SysTick_Handler+0x110>)
 8000f30:	2201      	movs	r2, #1
 8000f32:	721a      	strb	r2, [r3, #8]
	}
	if( (Glo_st.sayac_u32 % 20U) == 0 )
 8000f34:	4b18      	ldr	r3, [pc, #96]	@ (8000f98 <SysTick_Handler+0x110>)
 8000f36:	6819      	ldr	r1, [r3, #0]
 8000f38:	4b1a      	ldr	r3, [pc, #104]	@ (8000fa4 <SysTick_Handler+0x11c>)
 8000f3a:	fba3 2301 	umull	r2, r3, r3, r1
 8000f3e:	091a      	lsrs	r2, r3, #4
 8000f40:	4613      	mov	r3, r2
 8000f42:	009b      	lsls	r3, r3, #2
 8000f44:	4413      	add	r3, r2
 8000f46:	009b      	lsls	r3, r3, #2
 8000f48:	1aca      	subs	r2, r1, r3
 8000f4a:	2a00      	cmp	r2, #0
 8000f4c:	d102      	bne.n	8000f54 <SysTick_Handler+0xcc>
	{
		Glo_st._50HzFlag_u8 = 1;
 8000f4e:	4b12      	ldr	r3, [pc, #72]	@ (8000f98 <SysTick_Handler+0x110>)
 8000f50:	2201      	movs	r2, #1
 8000f52:	725a      	strb	r2, [r3, #9]
	}
	if( (Glo_st.sayac_u32 % 10U) == 0 )
 8000f54:	4b10      	ldr	r3, [pc, #64]	@ (8000f98 <SysTick_Handler+0x110>)
 8000f56:	6819      	ldr	r1, [r3, #0]
 8000f58:	4b12      	ldr	r3, [pc, #72]	@ (8000fa4 <SysTick_Handler+0x11c>)
 8000f5a:	fba3 2301 	umull	r2, r3, r3, r1
 8000f5e:	08da      	lsrs	r2, r3, #3
 8000f60:	4613      	mov	r3, r2
 8000f62:	009b      	lsls	r3, r3, #2
 8000f64:	4413      	add	r3, r2
 8000f66:	005b      	lsls	r3, r3, #1
 8000f68:	1aca      	subs	r2, r1, r3
 8000f6a:	2a00      	cmp	r2, #0
 8000f6c:	d102      	bne.n	8000f74 <SysTick_Handler+0xec>
	{
		Glo_st._100HzFlag_u8 = 1;
 8000f6e:	4b0a      	ldr	r3, [pc, #40]	@ (8000f98 <SysTick_Handler+0x110>)
 8000f70:	2201      	movs	r2, #1
 8000f72:	729a      	strb	r2, [r3, #10]
	}
	if( (Glo_st.sayac_u32 % 5U) == 0 )
 8000f74:	4b08      	ldr	r3, [pc, #32]	@ (8000f98 <SysTick_Handler+0x110>)
 8000f76:	6819      	ldr	r1, [r3, #0]
 8000f78:	4b0a      	ldr	r3, [pc, #40]	@ (8000fa4 <SysTick_Handler+0x11c>)
 8000f7a:	fba3 2301 	umull	r2, r3, r3, r1
 8000f7e:	089a      	lsrs	r2, r3, #2
 8000f80:	4613      	mov	r3, r2
 8000f82:	009b      	lsls	r3, r3, #2
 8000f84:	4413      	add	r3, r2
 8000f86:	1aca      	subs	r2, r1, r3
 8000f88:	2a00      	cmp	r2, #0
 8000f8a:	d102      	bne.n	8000f92 <SysTick_Handler+0x10a>
	{
		Glo_st._200HzFlag_u8 = 1;
 8000f8c:	4b02      	ldr	r3, [pc, #8]	@ (8000f98 <SysTick_Handler+0x110>)
 8000f8e:	2201      	movs	r2, #1
 8000f90:	72da      	strb	r2, [r3, #11]
	}

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f92:	bf00      	nop
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	bf00      	nop
 8000f98:	20000028 	.word	0x20000028
 8000f9c:	10624dd3 	.word	0x10624dd3
 8000fa0:	51eb851f 	.word	0x51eb851f
 8000fa4:	cccccccd 	.word	0xcccccccd

08000fa8 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8000fac:	4802      	ldr	r0, [pc, #8]	@ (8000fb8 <DMA1_Channel2_IRQHandler+0x10>)
 8000fae:	f000 fb5f 	bl	8001670 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8000fb2:	bf00      	nop
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	20003098 	.word	0x20003098

08000fbc <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8000fc0:	4802      	ldr	r0, [pc, #8]	@ (8000fcc <DMA1_Channel3_IRQHandler+0x10>)
 8000fc2:	f000 fb55 	bl	8001670 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8000fc6:	bf00      	nop
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	20003054 	.word	0x20003054

08000fd0 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8000fd4:	4802      	ldr	r0, [pc, #8]	@ (8000fe0 <DMA1_Channel4_IRQHandler+0x10>)
 8000fd6:	f000 fb4b 	bl	8001670 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8000fda:	bf00      	nop
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	bf00      	nop
 8000fe0:	20002f88 	.word	0x20002f88

08000fe4 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000fe8:	4802      	ldr	r0, [pc, #8]	@ (8000ff4 <DMA1_Channel5_IRQHandler+0x10>)
 8000fea:	f000 fb41 	bl	8001670 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8000fee:	bf00      	nop
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	20002f44 	.word	0x20002f44

08000ff8 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000ffc:	4802      	ldr	r0, [pc, #8]	@ (8001008 <DMA1_Channel6_IRQHandler+0x10>)
 8000ffe:	f000 fb37 	bl	8001670 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001002:	bf00      	nop
 8001004:	bd80      	pop	{r7, pc}
 8001006:	bf00      	nop
 8001008:	20002fcc 	.word	0x20002fcc

0800100c <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001010:	4802      	ldr	r0, [pc, #8]	@ (800101c <DMA1_Channel7_IRQHandler+0x10>)
 8001012:	f000 fb2d 	bl	8001670 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8001016:	bf00      	nop
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	20003010 	.word	0x20003010

08001020 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001024:	4802      	ldr	r0, [pc, #8]	@ (8001030 <USART1_IRQHandler+0x10>)
 8001026:	f001 fb21 	bl	800266c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800102a:	bf00      	nop
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	20002e6c 	.word	0x20002e6c

08001034 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001038:	4802      	ldr	r0, [pc, #8]	@ (8001044 <USART2_IRQHandler+0x10>)
 800103a:	f001 fb17 	bl	800266c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800103e:	bf00      	nop
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	20002eb4 	.word	0x20002eb4

08001048 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800104c:	4802      	ldr	r0, [pc, #8]	@ (8001058 <USART3_IRQHandler+0x10>)
 800104e:	f001 fb0d 	bl	800266c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001052:	bf00      	nop
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	20002efc 	.word	0x20002efc

0800105c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800105c:	b480      	push	{r7}
 800105e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001060:	bf00      	nop
 8001062:	46bd      	mov	sp, r7
 8001064:	bc80      	pop	{r7}
 8001066:	4770      	bx	lr

08001068 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001068:	f7ff fff8 	bl	800105c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800106c:	480b      	ldr	r0, [pc, #44]	@ (800109c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800106e:	490c      	ldr	r1, [pc, #48]	@ (80010a0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001070:	4a0c      	ldr	r2, [pc, #48]	@ (80010a4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001072:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001074:	e002      	b.n	800107c <LoopCopyDataInit>

08001076 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001076:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001078:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800107a:	3304      	adds	r3, #4

0800107c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800107c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800107e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001080:	d3f9      	bcc.n	8001076 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001082:	4a09      	ldr	r2, [pc, #36]	@ (80010a8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001084:	4c09      	ldr	r4, [pc, #36]	@ (80010ac <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001086:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001088:	e001      	b.n	800108e <LoopFillZerobss>

0800108a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800108a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800108c:	3204      	adds	r2, #4

0800108e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800108e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001090:	d3fb      	bcc.n	800108a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001092:	f002 f9ed 	bl	8003470 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001096:	f7ff fb21 	bl	80006dc <main>
  bx lr
 800109a:	4770      	bx	lr
  ldr r0, =_sdata
 800109c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010a0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80010a4:	08003520 	.word	0x08003520
  ldr r2, =_sbss
 80010a8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80010ac:	200030e0 	.word	0x200030e0

080010b0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80010b0:	e7fe      	b.n	80010b0 <ADC1_2_IRQHandler>
	...

080010b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010b8:	4b08      	ldr	r3, [pc, #32]	@ (80010dc <HAL_Init+0x28>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	4a07      	ldr	r2, [pc, #28]	@ (80010dc <HAL_Init+0x28>)
 80010be:	f043 0310 	orr.w	r3, r3, #16
 80010c2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010c4:	2003      	movs	r0, #3
 80010c6:	f000 f923 	bl	8001310 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010ca:	200f      	movs	r0, #15
 80010cc:	f000 f808 	bl	80010e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010d0:	f7ff fca4 	bl	8000a1c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010d4:	2300      	movs	r3, #0
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	40022000 	.word	0x40022000

080010e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010e8:	4b12      	ldr	r3, [pc, #72]	@ (8001134 <HAL_InitTick+0x54>)
 80010ea:	681a      	ldr	r2, [r3, #0]
 80010ec:	4b12      	ldr	r3, [pc, #72]	@ (8001138 <HAL_InitTick+0x58>)
 80010ee:	781b      	ldrb	r3, [r3, #0]
 80010f0:	4619      	mov	r1, r3
 80010f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80010fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80010fe:	4618      	mov	r0, r3
 8001100:	f000 f93b 	bl	800137a <HAL_SYSTICK_Config>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d001      	beq.n	800110e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800110a:	2301      	movs	r3, #1
 800110c:	e00e      	b.n	800112c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	2b0f      	cmp	r3, #15
 8001112:	d80a      	bhi.n	800112a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001114:	2200      	movs	r2, #0
 8001116:	6879      	ldr	r1, [r7, #4]
 8001118:	f04f 30ff 	mov.w	r0, #4294967295
 800111c:	f000 f903 	bl	8001326 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001120:	4a06      	ldr	r2, [pc, #24]	@ (800113c <HAL_InitTick+0x5c>)
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001126:	2300      	movs	r3, #0
 8001128:	e000      	b.n	800112c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800112a:	2301      	movs	r3, #1
}
 800112c:	4618      	mov	r0, r3
 800112e:	3708      	adds	r7, #8
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}
 8001134:	20000000 	.word	0x20000000
 8001138:	20000008 	.word	0x20000008
 800113c:	20000004 	.word	0x20000004

08001140 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001140:	b480      	push	{r7}
 8001142:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001144:	4b05      	ldr	r3, [pc, #20]	@ (800115c <HAL_IncTick+0x1c>)
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	461a      	mov	r2, r3
 800114a:	4b05      	ldr	r3, [pc, #20]	@ (8001160 <HAL_IncTick+0x20>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	4413      	add	r3, r2
 8001150:	4a03      	ldr	r2, [pc, #12]	@ (8001160 <HAL_IncTick+0x20>)
 8001152:	6013      	str	r3, [r2, #0]
}
 8001154:	bf00      	nop
 8001156:	46bd      	mov	sp, r7
 8001158:	bc80      	pop	{r7}
 800115a:	4770      	bx	lr
 800115c:	20000008 	.word	0x20000008
 8001160:	200030dc 	.word	0x200030dc

08001164 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001164:	b480      	push	{r7}
 8001166:	af00      	add	r7, sp, #0
  return uwTick;
 8001168:	4b02      	ldr	r3, [pc, #8]	@ (8001174 <HAL_GetTick+0x10>)
 800116a:	681b      	ldr	r3, [r3, #0]
}
 800116c:	4618      	mov	r0, r3
 800116e:	46bd      	mov	sp, r7
 8001170:	bc80      	pop	{r7}
 8001172:	4770      	bx	lr
 8001174:	200030dc 	.word	0x200030dc

08001178 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001178:	b480      	push	{r7}
 800117a:	b085      	sub	sp, #20
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	f003 0307 	and.w	r3, r3, #7
 8001186:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001188:	4b0c      	ldr	r3, [pc, #48]	@ (80011bc <__NVIC_SetPriorityGrouping+0x44>)
 800118a:	68db      	ldr	r3, [r3, #12]
 800118c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800118e:	68ba      	ldr	r2, [r7, #8]
 8001190:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001194:	4013      	ands	r3, r2
 8001196:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800119c:	68bb      	ldr	r3, [r7, #8]
 800119e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80011a0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80011a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011aa:	4a04      	ldr	r2, [pc, #16]	@ (80011bc <__NVIC_SetPriorityGrouping+0x44>)
 80011ac:	68bb      	ldr	r3, [r7, #8]
 80011ae:	60d3      	str	r3, [r2, #12]
}
 80011b0:	bf00      	nop
 80011b2:	3714      	adds	r7, #20
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bc80      	pop	{r7}
 80011b8:	4770      	bx	lr
 80011ba:	bf00      	nop
 80011bc:	e000ed00 	.word	0xe000ed00

080011c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011c0:	b480      	push	{r7}
 80011c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011c4:	4b04      	ldr	r3, [pc, #16]	@ (80011d8 <__NVIC_GetPriorityGrouping+0x18>)
 80011c6:	68db      	ldr	r3, [r3, #12]
 80011c8:	0a1b      	lsrs	r3, r3, #8
 80011ca:	f003 0307 	and.w	r3, r3, #7
}
 80011ce:	4618      	mov	r0, r3
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bc80      	pop	{r7}
 80011d4:	4770      	bx	lr
 80011d6:	bf00      	nop
 80011d8:	e000ed00 	.word	0xe000ed00

080011dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011dc:	b480      	push	{r7}
 80011de:	b083      	sub	sp, #12
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	4603      	mov	r3, r0
 80011e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	db0b      	blt.n	8001206 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011ee:	79fb      	ldrb	r3, [r7, #7]
 80011f0:	f003 021f 	and.w	r2, r3, #31
 80011f4:	4906      	ldr	r1, [pc, #24]	@ (8001210 <__NVIC_EnableIRQ+0x34>)
 80011f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011fa:	095b      	lsrs	r3, r3, #5
 80011fc:	2001      	movs	r0, #1
 80011fe:	fa00 f202 	lsl.w	r2, r0, r2
 8001202:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001206:	bf00      	nop
 8001208:	370c      	adds	r7, #12
 800120a:	46bd      	mov	sp, r7
 800120c:	bc80      	pop	{r7}
 800120e:	4770      	bx	lr
 8001210:	e000e100 	.word	0xe000e100

08001214 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001214:	b480      	push	{r7}
 8001216:	b083      	sub	sp, #12
 8001218:	af00      	add	r7, sp, #0
 800121a:	4603      	mov	r3, r0
 800121c:	6039      	str	r1, [r7, #0]
 800121e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001220:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001224:	2b00      	cmp	r3, #0
 8001226:	db0a      	blt.n	800123e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	b2da      	uxtb	r2, r3
 800122c:	490c      	ldr	r1, [pc, #48]	@ (8001260 <__NVIC_SetPriority+0x4c>)
 800122e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001232:	0112      	lsls	r2, r2, #4
 8001234:	b2d2      	uxtb	r2, r2
 8001236:	440b      	add	r3, r1
 8001238:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800123c:	e00a      	b.n	8001254 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	b2da      	uxtb	r2, r3
 8001242:	4908      	ldr	r1, [pc, #32]	@ (8001264 <__NVIC_SetPriority+0x50>)
 8001244:	79fb      	ldrb	r3, [r7, #7]
 8001246:	f003 030f 	and.w	r3, r3, #15
 800124a:	3b04      	subs	r3, #4
 800124c:	0112      	lsls	r2, r2, #4
 800124e:	b2d2      	uxtb	r2, r2
 8001250:	440b      	add	r3, r1
 8001252:	761a      	strb	r2, [r3, #24]
}
 8001254:	bf00      	nop
 8001256:	370c      	adds	r7, #12
 8001258:	46bd      	mov	sp, r7
 800125a:	bc80      	pop	{r7}
 800125c:	4770      	bx	lr
 800125e:	bf00      	nop
 8001260:	e000e100 	.word	0xe000e100
 8001264:	e000ed00 	.word	0xe000ed00

08001268 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001268:	b480      	push	{r7}
 800126a:	b089      	sub	sp, #36	@ 0x24
 800126c:	af00      	add	r7, sp, #0
 800126e:	60f8      	str	r0, [r7, #12]
 8001270:	60b9      	str	r1, [r7, #8]
 8001272:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	f003 0307 	and.w	r3, r3, #7
 800127a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800127c:	69fb      	ldr	r3, [r7, #28]
 800127e:	f1c3 0307 	rsb	r3, r3, #7
 8001282:	2b04      	cmp	r3, #4
 8001284:	bf28      	it	cs
 8001286:	2304      	movcs	r3, #4
 8001288:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800128a:	69fb      	ldr	r3, [r7, #28]
 800128c:	3304      	adds	r3, #4
 800128e:	2b06      	cmp	r3, #6
 8001290:	d902      	bls.n	8001298 <NVIC_EncodePriority+0x30>
 8001292:	69fb      	ldr	r3, [r7, #28]
 8001294:	3b03      	subs	r3, #3
 8001296:	e000      	b.n	800129a <NVIC_EncodePriority+0x32>
 8001298:	2300      	movs	r3, #0
 800129a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800129c:	f04f 32ff 	mov.w	r2, #4294967295
 80012a0:	69bb      	ldr	r3, [r7, #24]
 80012a2:	fa02 f303 	lsl.w	r3, r2, r3
 80012a6:	43da      	mvns	r2, r3
 80012a8:	68bb      	ldr	r3, [r7, #8]
 80012aa:	401a      	ands	r2, r3
 80012ac:	697b      	ldr	r3, [r7, #20]
 80012ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012b0:	f04f 31ff 	mov.w	r1, #4294967295
 80012b4:	697b      	ldr	r3, [r7, #20]
 80012b6:	fa01 f303 	lsl.w	r3, r1, r3
 80012ba:	43d9      	mvns	r1, r3
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012c0:	4313      	orrs	r3, r2
         );
}
 80012c2:	4618      	mov	r0, r3
 80012c4:	3724      	adds	r7, #36	@ 0x24
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bc80      	pop	{r7}
 80012ca:	4770      	bx	lr

080012cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	3b01      	subs	r3, #1
 80012d8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80012dc:	d301      	bcc.n	80012e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012de:	2301      	movs	r3, #1
 80012e0:	e00f      	b.n	8001302 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012e2:	4a0a      	ldr	r2, [pc, #40]	@ (800130c <SysTick_Config+0x40>)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	3b01      	subs	r3, #1
 80012e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012ea:	210f      	movs	r1, #15
 80012ec:	f04f 30ff 	mov.w	r0, #4294967295
 80012f0:	f7ff ff90 	bl	8001214 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012f4:	4b05      	ldr	r3, [pc, #20]	@ (800130c <SysTick_Config+0x40>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012fa:	4b04      	ldr	r3, [pc, #16]	@ (800130c <SysTick_Config+0x40>)
 80012fc:	2207      	movs	r2, #7
 80012fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001300:	2300      	movs	r3, #0
}
 8001302:	4618      	mov	r0, r3
 8001304:	3708      	adds	r7, #8
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}
 800130a:	bf00      	nop
 800130c:	e000e010 	.word	0xe000e010

08001310 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b082      	sub	sp, #8
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001318:	6878      	ldr	r0, [r7, #4]
 800131a:	f7ff ff2d 	bl	8001178 <__NVIC_SetPriorityGrouping>
}
 800131e:	bf00      	nop
 8001320:	3708      	adds	r7, #8
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}

08001326 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001326:	b580      	push	{r7, lr}
 8001328:	b086      	sub	sp, #24
 800132a:	af00      	add	r7, sp, #0
 800132c:	4603      	mov	r3, r0
 800132e:	60b9      	str	r1, [r7, #8]
 8001330:	607a      	str	r2, [r7, #4]
 8001332:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001334:	2300      	movs	r3, #0
 8001336:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001338:	f7ff ff42 	bl	80011c0 <__NVIC_GetPriorityGrouping>
 800133c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800133e:	687a      	ldr	r2, [r7, #4]
 8001340:	68b9      	ldr	r1, [r7, #8]
 8001342:	6978      	ldr	r0, [r7, #20]
 8001344:	f7ff ff90 	bl	8001268 <NVIC_EncodePriority>
 8001348:	4602      	mov	r2, r0
 800134a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800134e:	4611      	mov	r1, r2
 8001350:	4618      	mov	r0, r3
 8001352:	f7ff ff5f 	bl	8001214 <__NVIC_SetPriority>
}
 8001356:	bf00      	nop
 8001358:	3718      	adds	r7, #24
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}

0800135e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800135e:	b580      	push	{r7, lr}
 8001360:	b082      	sub	sp, #8
 8001362:	af00      	add	r7, sp, #0
 8001364:	4603      	mov	r3, r0
 8001366:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001368:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800136c:	4618      	mov	r0, r3
 800136e:	f7ff ff35 	bl	80011dc <__NVIC_EnableIRQ>
}
 8001372:	bf00      	nop
 8001374:	3708      	adds	r7, #8
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}

0800137a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800137a:	b580      	push	{r7, lr}
 800137c:	b082      	sub	sp, #8
 800137e:	af00      	add	r7, sp, #0
 8001380:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001382:	6878      	ldr	r0, [r7, #4]
 8001384:	f7ff ffa2 	bl	80012cc <SysTick_Config>
 8001388:	4603      	mov	r3, r0
}
 800138a:	4618      	mov	r0, r3
 800138c:	3708      	adds	r7, #8
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
	...

08001394 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001394:	b480      	push	{r7}
 8001396:	b085      	sub	sp, #20
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800139c:	2300      	movs	r3, #0
 800139e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d101      	bne.n	80013aa <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80013a6:	2301      	movs	r3, #1
 80013a8:	e043      	b.n	8001432 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	461a      	mov	r2, r3
 80013b0:	4b22      	ldr	r3, [pc, #136]	@ (800143c <HAL_DMA_Init+0xa8>)
 80013b2:	4413      	add	r3, r2
 80013b4:	4a22      	ldr	r2, [pc, #136]	@ (8001440 <HAL_DMA_Init+0xac>)
 80013b6:	fba2 2303 	umull	r2, r3, r2, r3
 80013ba:	091b      	lsrs	r3, r3, #4
 80013bc:	009a      	lsls	r2, r3, #2
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	4a1f      	ldr	r2, [pc, #124]	@ (8001444 <HAL_DMA_Init+0xb0>)
 80013c6:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	2202      	movs	r2, #2
 80013cc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80013de:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80013e2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80013ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	68db      	ldr	r3, [r3, #12]
 80013f2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80013f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	695b      	ldr	r3, [r3, #20]
 80013fe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001404:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	69db      	ldr	r3, [r3, #28]
 800140a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800140c:	68fa      	ldr	r2, [r7, #12]
 800140e:	4313      	orrs	r3, r2
 8001410:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	68fa      	ldr	r2, [r7, #12]
 8001418:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	2200      	movs	r2, #0
 800141e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	2201      	movs	r2, #1
 8001424:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	2200      	movs	r2, #0
 800142c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001430:	2300      	movs	r3, #0
}
 8001432:	4618      	mov	r0, r3
 8001434:	3714      	adds	r7, #20
 8001436:	46bd      	mov	sp, r7
 8001438:	bc80      	pop	{r7}
 800143a:	4770      	bx	lr
 800143c:	bffdfff8 	.word	0xbffdfff8
 8001440:	cccccccd 	.word	0xcccccccd
 8001444:	40020000 	.word	0x40020000

08001448 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b086      	sub	sp, #24
 800144c:	af00      	add	r7, sp, #0
 800144e:	60f8      	str	r0, [r7, #12]
 8001450:	60b9      	str	r1, [r7, #8]
 8001452:	607a      	str	r2, [r7, #4]
 8001454:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001456:	2300      	movs	r3, #0
 8001458:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001460:	2b01      	cmp	r3, #1
 8001462:	d101      	bne.n	8001468 <HAL_DMA_Start_IT+0x20>
 8001464:	2302      	movs	r3, #2
 8001466:	e04b      	b.n	8001500 <HAL_DMA_Start_IT+0xb8>
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	2201      	movs	r2, #1
 800146c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001476:	b2db      	uxtb	r3, r3
 8001478:	2b01      	cmp	r3, #1
 800147a:	d13a      	bne.n	80014f2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	2202      	movs	r2, #2
 8001480:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	2200      	movs	r2, #0
 8001488:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	681a      	ldr	r2, [r3, #0]
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	f022 0201 	bic.w	r2, r2, #1
 8001498:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	687a      	ldr	r2, [r7, #4]
 800149e:	68b9      	ldr	r1, [r7, #8]
 80014a0:	68f8      	ldr	r0, [r7, #12]
 80014a2:	f000 f9eb 	bl	800187c <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d008      	beq.n	80014c0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	681a      	ldr	r2, [r3, #0]
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f042 020e 	orr.w	r2, r2, #14
 80014bc:	601a      	str	r2, [r3, #0]
 80014be:	e00f      	b.n	80014e0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	681a      	ldr	r2, [r3, #0]
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f022 0204 	bic.w	r2, r2, #4
 80014ce:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	681a      	ldr	r2, [r3, #0]
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f042 020a 	orr.w	r2, r2, #10
 80014de:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	681a      	ldr	r2, [r3, #0]
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f042 0201 	orr.w	r2, r2, #1
 80014ee:	601a      	str	r2, [r3, #0]
 80014f0:	e005      	b.n	80014fe <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	2200      	movs	r2, #0
 80014f6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80014fa:	2302      	movs	r3, #2
 80014fc:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80014fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8001500:	4618      	mov	r0, r3
 8001502:	3718      	adds	r7, #24
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}

08001508 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001508:	b480      	push	{r7}
 800150a:	b085      	sub	sp, #20
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001510:	2300      	movs	r3, #0
 8001512:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800151a:	b2db      	uxtb	r3, r3
 800151c:	2b02      	cmp	r3, #2
 800151e:	d008      	beq.n	8001532 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	2204      	movs	r2, #4
 8001524:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	2200      	movs	r2, #0
 800152a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800152e:	2301      	movs	r3, #1
 8001530:	e020      	b.n	8001574 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	681a      	ldr	r2, [r3, #0]
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f022 020e 	bic.w	r2, r2, #14
 8001540:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	681a      	ldr	r2, [r3, #0]
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	f022 0201 	bic.w	r2, r2, #1
 8001550:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800155a:	2101      	movs	r1, #1
 800155c:	fa01 f202 	lsl.w	r2, r1, r2
 8001560:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	2201      	movs	r2, #1
 8001566:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	2200      	movs	r2, #0
 800156e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001572:	7bfb      	ldrb	r3, [r7, #15]
}
 8001574:	4618      	mov	r0, r3
 8001576:	3714      	adds	r7, #20
 8001578:	46bd      	mov	sp, r7
 800157a:	bc80      	pop	{r7}
 800157c:	4770      	bx	lr
	...

08001580 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001580:	b580      	push	{r7, lr}
 8001582:	b084      	sub	sp, #16
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001588:	2300      	movs	r3, #0
 800158a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001592:	b2db      	uxtb	r3, r3
 8001594:	2b02      	cmp	r3, #2
 8001596:	d005      	beq.n	80015a4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	2204      	movs	r2, #4
 800159c:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800159e:	2301      	movs	r3, #1
 80015a0:	73fb      	strb	r3, [r7, #15]
 80015a2:	e051      	b.n	8001648 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	681a      	ldr	r2, [r3, #0]
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f022 020e 	bic.w	r2, r2, #14
 80015b2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	681a      	ldr	r2, [r3, #0]
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f022 0201 	bic.w	r2, r2, #1
 80015c2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	4a22      	ldr	r2, [pc, #136]	@ (8001654 <HAL_DMA_Abort_IT+0xd4>)
 80015ca:	4293      	cmp	r3, r2
 80015cc:	d029      	beq.n	8001622 <HAL_DMA_Abort_IT+0xa2>
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	4a21      	ldr	r2, [pc, #132]	@ (8001658 <HAL_DMA_Abort_IT+0xd8>)
 80015d4:	4293      	cmp	r3, r2
 80015d6:	d022      	beq.n	800161e <HAL_DMA_Abort_IT+0x9e>
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4a1f      	ldr	r2, [pc, #124]	@ (800165c <HAL_DMA_Abort_IT+0xdc>)
 80015de:	4293      	cmp	r3, r2
 80015e0:	d01a      	beq.n	8001618 <HAL_DMA_Abort_IT+0x98>
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	4a1e      	ldr	r2, [pc, #120]	@ (8001660 <HAL_DMA_Abort_IT+0xe0>)
 80015e8:	4293      	cmp	r3, r2
 80015ea:	d012      	beq.n	8001612 <HAL_DMA_Abort_IT+0x92>
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	4a1c      	ldr	r2, [pc, #112]	@ (8001664 <HAL_DMA_Abort_IT+0xe4>)
 80015f2:	4293      	cmp	r3, r2
 80015f4:	d00a      	beq.n	800160c <HAL_DMA_Abort_IT+0x8c>
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	4a1b      	ldr	r2, [pc, #108]	@ (8001668 <HAL_DMA_Abort_IT+0xe8>)
 80015fc:	4293      	cmp	r3, r2
 80015fe:	d102      	bne.n	8001606 <HAL_DMA_Abort_IT+0x86>
 8001600:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001604:	e00e      	b.n	8001624 <HAL_DMA_Abort_IT+0xa4>
 8001606:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800160a:	e00b      	b.n	8001624 <HAL_DMA_Abort_IT+0xa4>
 800160c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001610:	e008      	b.n	8001624 <HAL_DMA_Abort_IT+0xa4>
 8001612:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001616:	e005      	b.n	8001624 <HAL_DMA_Abort_IT+0xa4>
 8001618:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800161c:	e002      	b.n	8001624 <HAL_DMA_Abort_IT+0xa4>
 800161e:	2310      	movs	r3, #16
 8001620:	e000      	b.n	8001624 <HAL_DMA_Abort_IT+0xa4>
 8001622:	2301      	movs	r3, #1
 8001624:	4a11      	ldr	r2, [pc, #68]	@ (800166c <HAL_DMA_Abort_IT+0xec>)
 8001626:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	2201      	movs	r2, #1
 800162c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	2200      	movs	r2, #0
 8001634:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800163c:	2b00      	cmp	r3, #0
 800163e:	d003      	beq.n	8001648 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001644:	6878      	ldr	r0, [r7, #4]
 8001646:	4798      	blx	r3
    } 
  }
  return status;
 8001648:	7bfb      	ldrb	r3, [r7, #15]
}
 800164a:	4618      	mov	r0, r3
 800164c:	3710      	adds	r7, #16
 800164e:	46bd      	mov	sp, r7
 8001650:	bd80      	pop	{r7, pc}
 8001652:	bf00      	nop
 8001654:	40020008 	.word	0x40020008
 8001658:	4002001c 	.word	0x4002001c
 800165c:	40020030 	.word	0x40020030
 8001660:	40020044 	.word	0x40020044
 8001664:	40020058 	.word	0x40020058
 8001668:	4002006c 	.word	0x4002006c
 800166c:	40020000 	.word	0x40020000

08001670 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b084      	sub	sp, #16
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800168c:	2204      	movs	r2, #4
 800168e:	409a      	lsls	r2, r3
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	4013      	ands	r3, r2
 8001694:	2b00      	cmp	r3, #0
 8001696:	d04f      	beq.n	8001738 <HAL_DMA_IRQHandler+0xc8>
 8001698:	68bb      	ldr	r3, [r7, #8]
 800169a:	f003 0304 	and.w	r3, r3, #4
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d04a      	beq.n	8001738 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	f003 0320 	and.w	r3, r3, #32
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d107      	bne.n	80016c0 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	681a      	ldr	r2, [r3, #0]
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f022 0204 	bic.w	r2, r2, #4
 80016be:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	4a66      	ldr	r2, [pc, #408]	@ (8001860 <HAL_DMA_IRQHandler+0x1f0>)
 80016c6:	4293      	cmp	r3, r2
 80016c8:	d029      	beq.n	800171e <HAL_DMA_IRQHandler+0xae>
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	4a65      	ldr	r2, [pc, #404]	@ (8001864 <HAL_DMA_IRQHandler+0x1f4>)
 80016d0:	4293      	cmp	r3, r2
 80016d2:	d022      	beq.n	800171a <HAL_DMA_IRQHandler+0xaa>
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	4a63      	ldr	r2, [pc, #396]	@ (8001868 <HAL_DMA_IRQHandler+0x1f8>)
 80016da:	4293      	cmp	r3, r2
 80016dc:	d01a      	beq.n	8001714 <HAL_DMA_IRQHandler+0xa4>
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	4a62      	ldr	r2, [pc, #392]	@ (800186c <HAL_DMA_IRQHandler+0x1fc>)
 80016e4:	4293      	cmp	r3, r2
 80016e6:	d012      	beq.n	800170e <HAL_DMA_IRQHandler+0x9e>
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4a60      	ldr	r2, [pc, #384]	@ (8001870 <HAL_DMA_IRQHandler+0x200>)
 80016ee:	4293      	cmp	r3, r2
 80016f0:	d00a      	beq.n	8001708 <HAL_DMA_IRQHandler+0x98>
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	4a5f      	ldr	r2, [pc, #380]	@ (8001874 <HAL_DMA_IRQHandler+0x204>)
 80016f8:	4293      	cmp	r3, r2
 80016fa:	d102      	bne.n	8001702 <HAL_DMA_IRQHandler+0x92>
 80016fc:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001700:	e00e      	b.n	8001720 <HAL_DMA_IRQHandler+0xb0>
 8001702:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8001706:	e00b      	b.n	8001720 <HAL_DMA_IRQHandler+0xb0>
 8001708:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800170c:	e008      	b.n	8001720 <HAL_DMA_IRQHandler+0xb0>
 800170e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001712:	e005      	b.n	8001720 <HAL_DMA_IRQHandler+0xb0>
 8001714:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001718:	e002      	b.n	8001720 <HAL_DMA_IRQHandler+0xb0>
 800171a:	2340      	movs	r3, #64	@ 0x40
 800171c:	e000      	b.n	8001720 <HAL_DMA_IRQHandler+0xb0>
 800171e:	2304      	movs	r3, #4
 8001720:	4a55      	ldr	r2, [pc, #340]	@ (8001878 <HAL_DMA_IRQHandler+0x208>)
 8001722:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001728:	2b00      	cmp	r3, #0
 800172a:	f000 8094 	beq.w	8001856 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001732:	6878      	ldr	r0, [r7, #4]
 8001734:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001736:	e08e      	b.n	8001856 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800173c:	2202      	movs	r2, #2
 800173e:	409a      	lsls	r2, r3
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	4013      	ands	r3, r2
 8001744:	2b00      	cmp	r3, #0
 8001746:	d056      	beq.n	80017f6 <HAL_DMA_IRQHandler+0x186>
 8001748:	68bb      	ldr	r3, [r7, #8]
 800174a:	f003 0302 	and.w	r3, r3, #2
 800174e:	2b00      	cmp	r3, #0
 8001750:	d051      	beq.n	80017f6 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f003 0320 	and.w	r3, r3, #32
 800175c:	2b00      	cmp	r3, #0
 800175e:	d10b      	bne.n	8001778 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	681a      	ldr	r2, [r3, #0]
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f022 020a 	bic.w	r2, r2, #10
 800176e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	2201      	movs	r2, #1
 8001774:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	4a38      	ldr	r2, [pc, #224]	@ (8001860 <HAL_DMA_IRQHandler+0x1f0>)
 800177e:	4293      	cmp	r3, r2
 8001780:	d029      	beq.n	80017d6 <HAL_DMA_IRQHandler+0x166>
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	4a37      	ldr	r2, [pc, #220]	@ (8001864 <HAL_DMA_IRQHandler+0x1f4>)
 8001788:	4293      	cmp	r3, r2
 800178a:	d022      	beq.n	80017d2 <HAL_DMA_IRQHandler+0x162>
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4a35      	ldr	r2, [pc, #212]	@ (8001868 <HAL_DMA_IRQHandler+0x1f8>)
 8001792:	4293      	cmp	r3, r2
 8001794:	d01a      	beq.n	80017cc <HAL_DMA_IRQHandler+0x15c>
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	4a34      	ldr	r2, [pc, #208]	@ (800186c <HAL_DMA_IRQHandler+0x1fc>)
 800179c:	4293      	cmp	r3, r2
 800179e:	d012      	beq.n	80017c6 <HAL_DMA_IRQHandler+0x156>
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	4a32      	ldr	r2, [pc, #200]	@ (8001870 <HAL_DMA_IRQHandler+0x200>)
 80017a6:	4293      	cmp	r3, r2
 80017a8:	d00a      	beq.n	80017c0 <HAL_DMA_IRQHandler+0x150>
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4a31      	ldr	r2, [pc, #196]	@ (8001874 <HAL_DMA_IRQHandler+0x204>)
 80017b0:	4293      	cmp	r3, r2
 80017b2:	d102      	bne.n	80017ba <HAL_DMA_IRQHandler+0x14a>
 80017b4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80017b8:	e00e      	b.n	80017d8 <HAL_DMA_IRQHandler+0x168>
 80017ba:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80017be:	e00b      	b.n	80017d8 <HAL_DMA_IRQHandler+0x168>
 80017c0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80017c4:	e008      	b.n	80017d8 <HAL_DMA_IRQHandler+0x168>
 80017c6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80017ca:	e005      	b.n	80017d8 <HAL_DMA_IRQHandler+0x168>
 80017cc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80017d0:	e002      	b.n	80017d8 <HAL_DMA_IRQHandler+0x168>
 80017d2:	2320      	movs	r3, #32
 80017d4:	e000      	b.n	80017d8 <HAL_DMA_IRQHandler+0x168>
 80017d6:	2302      	movs	r3, #2
 80017d8:	4a27      	ldr	r2, [pc, #156]	@ (8001878 <HAL_DMA_IRQHandler+0x208>)
 80017da:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	2200      	movs	r2, #0
 80017e0:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d034      	beq.n	8001856 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017f0:	6878      	ldr	r0, [r7, #4]
 80017f2:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80017f4:	e02f      	b.n	8001856 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017fa:	2208      	movs	r2, #8
 80017fc:	409a      	lsls	r2, r3
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	4013      	ands	r3, r2
 8001802:	2b00      	cmp	r3, #0
 8001804:	d028      	beq.n	8001858 <HAL_DMA_IRQHandler+0x1e8>
 8001806:	68bb      	ldr	r3, [r7, #8]
 8001808:	f003 0308 	and.w	r3, r3, #8
 800180c:	2b00      	cmp	r3, #0
 800180e:	d023      	beq.n	8001858 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	681a      	ldr	r2, [r3, #0]
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	f022 020e 	bic.w	r2, r2, #14
 800181e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001828:	2101      	movs	r1, #1
 800182a:	fa01 f202 	lsl.w	r2, r1, r2
 800182e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	2201      	movs	r2, #1
 8001834:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	2201      	movs	r2, #1
 800183a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	2200      	movs	r2, #0
 8001842:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800184a:	2b00      	cmp	r3, #0
 800184c:	d004      	beq.n	8001858 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001852:	6878      	ldr	r0, [r7, #4]
 8001854:	4798      	blx	r3
    }
  }
  return;
 8001856:	bf00      	nop
 8001858:	bf00      	nop
}
 800185a:	3710      	adds	r7, #16
 800185c:	46bd      	mov	sp, r7
 800185e:	bd80      	pop	{r7, pc}
 8001860:	40020008 	.word	0x40020008
 8001864:	4002001c 	.word	0x4002001c
 8001868:	40020030 	.word	0x40020030
 800186c:	40020044 	.word	0x40020044
 8001870:	40020058 	.word	0x40020058
 8001874:	4002006c 	.word	0x4002006c
 8001878:	40020000 	.word	0x40020000

0800187c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800187c:	b480      	push	{r7}
 800187e:	b085      	sub	sp, #20
 8001880:	af00      	add	r7, sp, #0
 8001882:	60f8      	str	r0, [r7, #12]
 8001884:	60b9      	str	r1, [r7, #8]
 8001886:	607a      	str	r2, [r7, #4]
 8001888:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001892:	2101      	movs	r1, #1
 8001894:	fa01 f202 	lsl.w	r2, r1, r2
 8001898:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	683a      	ldr	r2, [r7, #0]
 80018a0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	2b10      	cmp	r3, #16
 80018a8:	d108      	bne.n	80018bc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	687a      	ldr	r2, [r7, #4]
 80018b0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	68ba      	ldr	r2, [r7, #8]
 80018b8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80018ba:	e007      	b.n	80018cc <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	68ba      	ldr	r2, [r7, #8]
 80018c2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	687a      	ldr	r2, [r7, #4]
 80018ca:	60da      	str	r2, [r3, #12]
}
 80018cc:	bf00      	nop
 80018ce:	3714      	adds	r7, #20
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bc80      	pop	{r7}
 80018d4:	4770      	bx	lr
	...

080018d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018d8:	b480      	push	{r7}
 80018da:	b08b      	sub	sp, #44	@ 0x2c
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
 80018e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80018e2:	2300      	movs	r3, #0
 80018e4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80018e6:	2300      	movs	r3, #0
 80018e8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018ea:	e169      	b.n	8001bc0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80018ec:	2201      	movs	r2, #1
 80018ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018f0:	fa02 f303 	lsl.w	r3, r2, r3
 80018f4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	69fa      	ldr	r2, [r7, #28]
 80018fc:	4013      	ands	r3, r2
 80018fe:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001900:	69ba      	ldr	r2, [r7, #24]
 8001902:	69fb      	ldr	r3, [r7, #28]
 8001904:	429a      	cmp	r2, r3
 8001906:	f040 8158 	bne.w	8001bba <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	685b      	ldr	r3, [r3, #4]
 800190e:	4a9a      	ldr	r2, [pc, #616]	@ (8001b78 <HAL_GPIO_Init+0x2a0>)
 8001910:	4293      	cmp	r3, r2
 8001912:	d05e      	beq.n	80019d2 <HAL_GPIO_Init+0xfa>
 8001914:	4a98      	ldr	r2, [pc, #608]	@ (8001b78 <HAL_GPIO_Init+0x2a0>)
 8001916:	4293      	cmp	r3, r2
 8001918:	d875      	bhi.n	8001a06 <HAL_GPIO_Init+0x12e>
 800191a:	4a98      	ldr	r2, [pc, #608]	@ (8001b7c <HAL_GPIO_Init+0x2a4>)
 800191c:	4293      	cmp	r3, r2
 800191e:	d058      	beq.n	80019d2 <HAL_GPIO_Init+0xfa>
 8001920:	4a96      	ldr	r2, [pc, #600]	@ (8001b7c <HAL_GPIO_Init+0x2a4>)
 8001922:	4293      	cmp	r3, r2
 8001924:	d86f      	bhi.n	8001a06 <HAL_GPIO_Init+0x12e>
 8001926:	4a96      	ldr	r2, [pc, #600]	@ (8001b80 <HAL_GPIO_Init+0x2a8>)
 8001928:	4293      	cmp	r3, r2
 800192a:	d052      	beq.n	80019d2 <HAL_GPIO_Init+0xfa>
 800192c:	4a94      	ldr	r2, [pc, #592]	@ (8001b80 <HAL_GPIO_Init+0x2a8>)
 800192e:	4293      	cmp	r3, r2
 8001930:	d869      	bhi.n	8001a06 <HAL_GPIO_Init+0x12e>
 8001932:	4a94      	ldr	r2, [pc, #592]	@ (8001b84 <HAL_GPIO_Init+0x2ac>)
 8001934:	4293      	cmp	r3, r2
 8001936:	d04c      	beq.n	80019d2 <HAL_GPIO_Init+0xfa>
 8001938:	4a92      	ldr	r2, [pc, #584]	@ (8001b84 <HAL_GPIO_Init+0x2ac>)
 800193a:	4293      	cmp	r3, r2
 800193c:	d863      	bhi.n	8001a06 <HAL_GPIO_Init+0x12e>
 800193e:	4a92      	ldr	r2, [pc, #584]	@ (8001b88 <HAL_GPIO_Init+0x2b0>)
 8001940:	4293      	cmp	r3, r2
 8001942:	d046      	beq.n	80019d2 <HAL_GPIO_Init+0xfa>
 8001944:	4a90      	ldr	r2, [pc, #576]	@ (8001b88 <HAL_GPIO_Init+0x2b0>)
 8001946:	4293      	cmp	r3, r2
 8001948:	d85d      	bhi.n	8001a06 <HAL_GPIO_Init+0x12e>
 800194a:	2b12      	cmp	r3, #18
 800194c:	d82a      	bhi.n	80019a4 <HAL_GPIO_Init+0xcc>
 800194e:	2b12      	cmp	r3, #18
 8001950:	d859      	bhi.n	8001a06 <HAL_GPIO_Init+0x12e>
 8001952:	a201      	add	r2, pc, #4	@ (adr r2, 8001958 <HAL_GPIO_Init+0x80>)
 8001954:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001958:	080019d3 	.word	0x080019d3
 800195c:	080019ad 	.word	0x080019ad
 8001960:	080019bf 	.word	0x080019bf
 8001964:	08001a01 	.word	0x08001a01
 8001968:	08001a07 	.word	0x08001a07
 800196c:	08001a07 	.word	0x08001a07
 8001970:	08001a07 	.word	0x08001a07
 8001974:	08001a07 	.word	0x08001a07
 8001978:	08001a07 	.word	0x08001a07
 800197c:	08001a07 	.word	0x08001a07
 8001980:	08001a07 	.word	0x08001a07
 8001984:	08001a07 	.word	0x08001a07
 8001988:	08001a07 	.word	0x08001a07
 800198c:	08001a07 	.word	0x08001a07
 8001990:	08001a07 	.word	0x08001a07
 8001994:	08001a07 	.word	0x08001a07
 8001998:	08001a07 	.word	0x08001a07
 800199c:	080019b5 	.word	0x080019b5
 80019a0:	080019c9 	.word	0x080019c9
 80019a4:	4a79      	ldr	r2, [pc, #484]	@ (8001b8c <HAL_GPIO_Init+0x2b4>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d013      	beq.n	80019d2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80019aa:	e02c      	b.n	8001a06 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	68db      	ldr	r3, [r3, #12]
 80019b0:	623b      	str	r3, [r7, #32]
          break;
 80019b2:	e029      	b.n	8001a08 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	68db      	ldr	r3, [r3, #12]
 80019b8:	3304      	adds	r3, #4
 80019ba:	623b      	str	r3, [r7, #32]
          break;
 80019bc:	e024      	b.n	8001a08 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	68db      	ldr	r3, [r3, #12]
 80019c2:	3308      	adds	r3, #8
 80019c4:	623b      	str	r3, [r7, #32]
          break;
 80019c6:	e01f      	b.n	8001a08 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	68db      	ldr	r3, [r3, #12]
 80019cc:	330c      	adds	r3, #12
 80019ce:	623b      	str	r3, [r7, #32]
          break;
 80019d0:	e01a      	b.n	8001a08 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	689b      	ldr	r3, [r3, #8]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d102      	bne.n	80019e0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80019da:	2304      	movs	r3, #4
 80019dc:	623b      	str	r3, [r7, #32]
          break;
 80019de:	e013      	b.n	8001a08 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	689b      	ldr	r3, [r3, #8]
 80019e4:	2b01      	cmp	r3, #1
 80019e6:	d105      	bne.n	80019f4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80019e8:	2308      	movs	r3, #8
 80019ea:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	69fa      	ldr	r2, [r7, #28]
 80019f0:	611a      	str	r2, [r3, #16]
          break;
 80019f2:	e009      	b.n	8001a08 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80019f4:	2308      	movs	r3, #8
 80019f6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	69fa      	ldr	r2, [r7, #28]
 80019fc:	615a      	str	r2, [r3, #20]
          break;
 80019fe:	e003      	b.n	8001a08 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001a00:	2300      	movs	r3, #0
 8001a02:	623b      	str	r3, [r7, #32]
          break;
 8001a04:	e000      	b.n	8001a08 <HAL_GPIO_Init+0x130>
          break;
 8001a06:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001a08:	69bb      	ldr	r3, [r7, #24]
 8001a0a:	2bff      	cmp	r3, #255	@ 0xff
 8001a0c:	d801      	bhi.n	8001a12 <HAL_GPIO_Init+0x13a>
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	e001      	b.n	8001a16 <HAL_GPIO_Init+0x13e>
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	3304      	adds	r3, #4
 8001a16:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001a18:	69bb      	ldr	r3, [r7, #24]
 8001a1a:	2bff      	cmp	r3, #255	@ 0xff
 8001a1c:	d802      	bhi.n	8001a24 <HAL_GPIO_Init+0x14c>
 8001a1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a20:	009b      	lsls	r3, r3, #2
 8001a22:	e002      	b.n	8001a2a <HAL_GPIO_Init+0x152>
 8001a24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a26:	3b08      	subs	r3, #8
 8001a28:	009b      	lsls	r3, r3, #2
 8001a2a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001a2c:	697b      	ldr	r3, [r7, #20]
 8001a2e:	681a      	ldr	r2, [r3, #0]
 8001a30:	210f      	movs	r1, #15
 8001a32:	693b      	ldr	r3, [r7, #16]
 8001a34:	fa01 f303 	lsl.w	r3, r1, r3
 8001a38:	43db      	mvns	r3, r3
 8001a3a:	401a      	ands	r2, r3
 8001a3c:	6a39      	ldr	r1, [r7, #32]
 8001a3e:	693b      	ldr	r3, [r7, #16]
 8001a40:	fa01 f303 	lsl.w	r3, r1, r3
 8001a44:	431a      	orrs	r2, r3
 8001a46:	697b      	ldr	r3, [r7, #20]
 8001a48:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	685b      	ldr	r3, [r3, #4]
 8001a4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	f000 80b1 	beq.w	8001bba <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001a58:	4b4d      	ldr	r3, [pc, #308]	@ (8001b90 <HAL_GPIO_Init+0x2b8>)
 8001a5a:	699b      	ldr	r3, [r3, #24]
 8001a5c:	4a4c      	ldr	r2, [pc, #304]	@ (8001b90 <HAL_GPIO_Init+0x2b8>)
 8001a5e:	f043 0301 	orr.w	r3, r3, #1
 8001a62:	6193      	str	r3, [r2, #24]
 8001a64:	4b4a      	ldr	r3, [pc, #296]	@ (8001b90 <HAL_GPIO_Init+0x2b8>)
 8001a66:	699b      	ldr	r3, [r3, #24]
 8001a68:	f003 0301 	and.w	r3, r3, #1
 8001a6c:	60bb      	str	r3, [r7, #8]
 8001a6e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001a70:	4a48      	ldr	r2, [pc, #288]	@ (8001b94 <HAL_GPIO_Init+0x2bc>)
 8001a72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a74:	089b      	lsrs	r3, r3, #2
 8001a76:	3302      	adds	r3, #2
 8001a78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a7c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001a7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a80:	f003 0303 	and.w	r3, r3, #3
 8001a84:	009b      	lsls	r3, r3, #2
 8001a86:	220f      	movs	r2, #15
 8001a88:	fa02 f303 	lsl.w	r3, r2, r3
 8001a8c:	43db      	mvns	r3, r3
 8001a8e:	68fa      	ldr	r2, [r7, #12]
 8001a90:	4013      	ands	r3, r2
 8001a92:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	4a40      	ldr	r2, [pc, #256]	@ (8001b98 <HAL_GPIO_Init+0x2c0>)
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	d013      	beq.n	8001ac4 <HAL_GPIO_Init+0x1ec>
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	4a3f      	ldr	r2, [pc, #252]	@ (8001b9c <HAL_GPIO_Init+0x2c4>)
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	d00d      	beq.n	8001ac0 <HAL_GPIO_Init+0x1e8>
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	4a3e      	ldr	r2, [pc, #248]	@ (8001ba0 <HAL_GPIO_Init+0x2c8>)
 8001aa8:	4293      	cmp	r3, r2
 8001aaa:	d007      	beq.n	8001abc <HAL_GPIO_Init+0x1e4>
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	4a3d      	ldr	r2, [pc, #244]	@ (8001ba4 <HAL_GPIO_Init+0x2cc>)
 8001ab0:	4293      	cmp	r3, r2
 8001ab2:	d101      	bne.n	8001ab8 <HAL_GPIO_Init+0x1e0>
 8001ab4:	2303      	movs	r3, #3
 8001ab6:	e006      	b.n	8001ac6 <HAL_GPIO_Init+0x1ee>
 8001ab8:	2304      	movs	r3, #4
 8001aba:	e004      	b.n	8001ac6 <HAL_GPIO_Init+0x1ee>
 8001abc:	2302      	movs	r3, #2
 8001abe:	e002      	b.n	8001ac6 <HAL_GPIO_Init+0x1ee>
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	e000      	b.n	8001ac6 <HAL_GPIO_Init+0x1ee>
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ac8:	f002 0203 	and.w	r2, r2, #3
 8001acc:	0092      	lsls	r2, r2, #2
 8001ace:	4093      	lsls	r3, r2
 8001ad0:	68fa      	ldr	r2, [r7, #12]
 8001ad2:	4313      	orrs	r3, r2
 8001ad4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001ad6:	492f      	ldr	r1, [pc, #188]	@ (8001b94 <HAL_GPIO_Init+0x2bc>)
 8001ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ada:	089b      	lsrs	r3, r3, #2
 8001adc:	3302      	adds	r3, #2
 8001ade:	68fa      	ldr	r2, [r7, #12]
 8001ae0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d006      	beq.n	8001afe <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001af0:	4b2d      	ldr	r3, [pc, #180]	@ (8001ba8 <HAL_GPIO_Init+0x2d0>)
 8001af2:	689a      	ldr	r2, [r3, #8]
 8001af4:	492c      	ldr	r1, [pc, #176]	@ (8001ba8 <HAL_GPIO_Init+0x2d0>)
 8001af6:	69bb      	ldr	r3, [r7, #24]
 8001af8:	4313      	orrs	r3, r2
 8001afa:	608b      	str	r3, [r1, #8]
 8001afc:	e006      	b.n	8001b0c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001afe:	4b2a      	ldr	r3, [pc, #168]	@ (8001ba8 <HAL_GPIO_Init+0x2d0>)
 8001b00:	689a      	ldr	r2, [r3, #8]
 8001b02:	69bb      	ldr	r3, [r7, #24]
 8001b04:	43db      	mvns	r3, r3
 8001b06:	4928      	ldr	r1, [pc, #160]	@ (8001ba8 <HAL_GPIO_Init+0x2d0>)
 8001b08:	4013      	ands	r3, r2
 8001b0a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	685b      	ldr	r3, [r3, #4]
 8001b10:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d006      	beq.n	8001b26 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001b18:	4b23      	ldr	r3, [pc, #140]	@ (8001ba8 <HAL_GPIO_Init+0x2d0>)
 8001b1a:	68da      	ldr	r2, [r3, #12]
 8001b1c:	4922      	ldr	r1, [pc, #136]	@ (8001ba8 <HAL_GPIO_Init+0x2d0>)
 8001b1e:	69bb      	ldr	r3, [r7, #24]
 8001b20:	4313      	orrs	r3, r2
 8001b22:	60cb      	str	r3, [r1, #12]
 8001b24:	e006      	b.n	8001b34 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001b26:	4b20      	ldr	r3, [pc, #128]	@ (8001ba8 <HAL_GPIO_Init+0x2d0>)
 8001b28:	68da      	ldr	r2, [r3, #12]
 8001b2a:	69bb      	ldr	r3, [r7, #24]
 8001b2c:	43db      	mvns	r3, r3
 8001b2e:	491e      	ldr	r1, [pc, #120]	@ (8001ba8 <HAL_GPIO_Init+0x2d0>)
 8001b30:	4013      	ands	r3, r2
 8001b32:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d006      	beq.n	8001b4e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001b40:	4b19      	ldr	r3, [pc, #100]	@ (8001ba8 <HAL_GPIO_Init+0x2d0>)
 8001b42:	685a      	ldr	r2, [r3, #4]
 8001b44:	4918      	ldr	r1, [pc, #96]	@ (8001ba8 <HAL_GPIO_Init+0x2d0>)
 8001b46:	69bb      	ldr	r3, [r7, #24]
 8001b48:	4313      	orrs	r3, r2
 8001b4a:	604b      	str	r3, [r1, #4]
 8001b4c:	e006      	b.n	8001b5c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001b4e:	4b16      	ldr	r3, [pc, #88]	@ (8001ba8 <HAL_GPIO_Init+0x2d0>)
 8001b50:	685a      	ldr	r2, [r3, #4]
 8001b52:	69bb      	ldr	r3, [r7, #24]
 8001b54:	43db      	mvns	r3, r3
 8001b56:	4914      	ldr	r1, [pc, #80]	@ (8001ba8 <HAL_GPIO_Init+0x2d0>)
 8001b58:	4013      	ands	r3, r2
 8001b5a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d021      	beq.n	8001bac <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001b68:	4b0f      	ldr	r3, [pc, #60]	@ (8001ba8 <HAL_GPIO_Init+0x2d0>)
 8001b6a:	681a      	ldr	r2, [r3, #0]
 8001b6c:	490e      	ldr	r1, [pc, #56]	@ (8001ba8 <HAL_GPIO_Init+0x2d0>)
 8001b6e:	69bb      	ldr	r3, [r7, #24]
 8001b70:	4313      	orrs	r3, r2
 8001b72:	600b      	str	r3, [r1, #0]
 8001b74:	e021      	b.n	8001bba <HAL_GPIO_Init+0x2e2>
 8001b76:	bf00      	nop
 8001b78:	10320000 	.word	0x10320000
 8001b7c:	10310000 	.word	0x10310000
 8001b80:	10220000 	.word	0x10220000
 8001b84:	10210000 	.word	0x10210000
 8001b88:	10120000 	.word	0x10120000
 8001b8c:	10110000 	.word	0x10110000
 8001b90:	40021000 	.word	0x40021000
 8001b94:	40010000 	.word	0x40010000
 8001b98:	40010800 	.word	0x40010800
 8001b9c:	40010c00 	.word	0x40010c00
 8001ba0:	40011000 	.word	0x40011000
 8001ba4:	40011400 	.word	0x40011400
 8001ba8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001bac:	4b0b      	ldr	r3, [pc, #44]	@ (8001bdc <HAL_GPIO_Init+0x304>)
 8001bae:	681a      	ldr	r2, [r3, #0]
 8001bb0:	69bb      	ldr	r3, [r7, #24]
 8001bb2:	43db      	mvns	r3, r3
 8001bb4:	4909      	ldr	r1, [pc, #36]	@ (8001bdc <HAL_GPIO_Init+0x304>)
 8001bb6:	4013      	ands	r3, r2
 8001bb8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001bba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bbc:	3301      	adds	r3, #1
 8001bbe:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	681a      	ldr	r2, [r3, #0]
 8001bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bc6:	fa22 f303 	lsr.w	r3, r2, r3
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	f47f ae8e 	bne.w	80018ec <HAL_GPIO_Init+0x14>
  }
}
 8001bd0:	bf00      	nop
 8001bd2:	bf00      	nop
 8001bd4:	372c      	adds	r7, #44	@ 0x2c
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bc80      	pop	{r7}
 8001bda:	4770      	bx	lr
 8001bdc:	40010400 	.word	0x40010400

08001be0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001be0:	b480      	push	{r7}
 8001be2:	b083      	sub	sp, #12
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
 8001be8:	460b      	mov	r3, r1
 8001bea:	807b      	strh	r3, [r7, #2]
 8001bec:	4613      	mov	r3, r2
 8001bee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001bf0:	787b      	ldrb	r3, [r7, #1]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d003      	beq.n	8001bfe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001bf6:	887a      	ldrh	r2, [r7, #2]
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001bfc:	e003      	b.n	8001c06 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001bfe:	887b      	ldrh	r3, [r7, #2]
 8001c00:	041a      	lsls	r2, r3, #16
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	611a      	str	r2, [r3, #16]
}
 8001c06:	bf00      	nop
 8001c08:	370c      	adds	r7, #12
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bc80      	pop	{r7}
 8001c0e:	4770      	bx	lr

08001c10 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b086      	sub	sp, #24
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d101      	bne.n	8001c22 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	e272      	b.n	8002108 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f003 0301 	and.w	r3, r3, #1
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	f000 8087 	beq.w	8001d3e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001c30:	4b92      	ldr	r3, [pc, #584]	@ (8001e7c <HAL_RCC_OscConfig+0x26c>)
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	f003 030c 	and.w	r3, r3, #12
 8001c38:	2b04      	cmp	r3, #4
 8001c3a:	d00c      	beq.n	8001c56 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001c3c:	4b8f      	ldr	r3, [pc, #572]	@ (8001e7c <HAL_RCC_OscConfig+0x26c>)
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	f003 030c 	and.w	r3, r3, #12
 8001c44:	2b08      	cmp	r3, #8
 8001c46:	d112      	bne.n	8001c6e <HAL_RCC_OscConfig+0x5e>
 8001c48:	4b8c      	ldr	r3, [pc, #560]	@ (8001e7c <HAL_RCC_OscConfig+0x26c>)
 8001c4a:	685b      	ldr	r3, [r3, #4]
 8001c4c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001c54:	d10b      	bne.n	8001c6e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c56:	4b89      	ldr	r3, [pc, #548]	@ (8001e7c <HAL_RCC_OscConfig+0x26c>)
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d06c      	beq.n	8001d3c <HAL_RCC_OscConfig+0x12c>
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d168      	bne.n	8001d3c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	e24c      	b.n	8002108 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	685b      	ldr	r3, [r3, #4]
 8001c72:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001c76:	d106      	bne.n	8001c86 <HAL_RCC_OscConfig+0x76>
 8001c78:	4b80      	ldr	r3, [pc, #512]	@ (8001e7c <HAL_RCC_OscConfig+0x26c>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a7f      	ldr	r2, [pc, #508]	@ (8001e7c <HAL_RCC_OscConfig+0x26c>)
 8001c7e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c82:	6013      	str	r3, [r2, #0]
 8001c84:	e02e      	b.n	8001ce4 <HAL_RCC_OscConfig+0xd4>
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	685b      	ldr	r3, [r3, #4]
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d10c      	bne.n	8001ca8 <HAL_RCC_OscConfig+0x98>
 8001c8e:	4b7b      	ldr	r3, [pc, #492]	@ (8001e7c <HAL_RCC_OscConfig+0x26c>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	4a7a      	ldr	r2, [pc, #488]	@ (8001e7c <HAL_RCC_OscConfig+0x26c>)
 8001c94:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001c98:	6013      	str	r3, [r2, #0]
 8001c9a:	4b78      	ldr	r3, [pc, #480]	@ (8001e7c <HAL_RCC_OscConfig+0x26c>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	4a77      	ldr	r2, [pc, #476]	@ (8001e7c <HAL_RCC_OscConfig+0x26c>)
 8001ca0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ca4:	6013      	str	r3, [r2, #0]
 8001ca6:	e01d      	b.n	8001ce4 <HAL_RCC_OscConfig+0xd4>
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	685b      	ldr	r3, [r3, #4]
 8001cac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001cb0:	d10c      	bne.n	8001ccc <HAL_RCC_OscConfig+0xbc>
 8001cb2:	4b72      	ldr	r3, [pc, #456]	@ (8001e7c <HAL_RCC_OscConfig+0x26c>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	4a71      	ldr	r2, [pc, #452]	@ (8001e7c <HAL_RCC_OscConfig+0x26c>)
 8001cb8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001cbc:	6013      	str	r3, [r2, #0]
 8001cbe:	4b6f      	ldr	r3, [pc, #444]	@ (8001e7c <HAL_RCC_OscConfig+0x26c>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	4a6e      	ldr	r2, [pc, #440]	@ (8001e7c <HAL_RCC_OscConfig+0x26c>)
 8001cc4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001cc8:	6013      	str	r3, [r2, #0]
 8001cca:	e00b      	b.n	8001ce4 <HAL_RCC_OscConfig+0xd4>
 8001ccc:	4b6b      	ldr	r3, [pc, #428]	@ (8001e7c <HAL_RCC_OscConfig+0x26c>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4a6a      	ldr	r2, [pc, #424]	@ (8001e7c <HAL_RCC_OscConfig+0x26c>)
 8001cd2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001cd6:	6013      	str	r3, [r2, #0]
 8001cd8:	4b68      	ldr	r3, [pc, #416]	@ (8001e7c <HAL_RCC_OscConfig+0x26c>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	4a67      	ldr	r2, [pc, #412]	@ (8001e7c <HAL_RCC_OscConfig+0x26c>)
 8001cde:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ce2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d013      	beq.n	8001d14 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cec:	f7ff fa3a 	bl	8001164 <HAL_GetTick>
 8001cf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cf2:	e008      	b.n	8001d06 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001cf4:	f7ff fa36 	bl	8001164 <HAL_GetTick>
 8001cf8:	4602      	mov	r2, r0
 8001cfa:	693b      	ldr	r3, [r7, #16]
 8001cfc:	1ad3      	subs	r3, r2, r3
 8001cfe:	2b64      	cmp	r3, #100	@ 0x64
 8001d00:	d901      	bls.n	8001d06 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001d02:	2303      	movs	r3, #3
 8001d04:	e200      	b.n	8002108 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d06:	4b5d      	ldr	r3, [pc, #372]	@ (8001e7c <HAL_RCC_OscConfig+0x26c>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d0f0      	beq.n	8001cf4 <HAL_RCC_OscConfig+0xe4>
 8001d12:	e014      	b.n	8001d3e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d14:	f7ff fa26 	bl	8001164 <HAL_GetTick>
 8001d18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d1a:	e008      	b.n	8001d2e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d1c:	f7ff fa22 	bl	8001164 <HAL_GetTick>
 8001d20:	4602      	mov	r2, r0
 8001d22:	693b      	ldr	r3, [r7, #16]
 8001d24:	1ad3      	subs	r3, r2, r3
 8001d26:	2b64      	cmp	r3, #100	@ 0x64
 8001d28:	d901      	bls.n	8001d2e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001d2a:	2303      	movs	r3, #3
 8001d2c:	e1ec      	b.n	8002108 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d2e:	4b53      	ldr	r3, [pc, #332]	@ (8001e7c <HAL_RCC_OscConfig+0x26c>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d1f0      	bne.n	8001d1c <HAL_RCC_OscConfig+0x10c>
 8001d3a:	e000      	b.n	8001d3e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f003 0302 	and.w	r3, r3, #2
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d063      	beq.n	8001e12 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d4a:	4b4c      	ldr	r3, [pc, #304]	@ (8001e7c <HAL_RCC_OscConfig+0x26c>)
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	f003 030c 	and.w	r3, r3, #12
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d00b      	beq.n	8001d6e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001d56:	4b49      	ldr	r3, [pc, #292]	@ (8001e7c <HAL_RCC_OscConfig+0x26c>)
 8001d58:	685b      	ldr	r3, [r3, #4]
 8001d5a:	f003 030c 	and.w	r3, r3, #12
 8001d5e:	2b08      	cmp	r3, #8
 8001d60:	d11c      	bne.n	8001d9c <HAL_RCC_OscConfig+0x18c>
 8001d62:	4b46      	ldr	r3, [pc, #280]	@ (8001e7c <HAL_RCC_OscConfig+0x26c>)
 8001d64:	685b      	ldr	r3, [r3, #4]
 8001d66:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d116      	bne.n	8001d9c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d6e:	4b43      	ldr	r3, [pc, #268]	@ (8001e7c <HAL_RCC_OscConfig+0x26c>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f003 0302 	and.w	r3, r3, #2
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d005      	beq.n	8001d86 <HAL_RCC_OscConfig+0x176>
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	691b      	ldr	r3, [r3, #16]
 8001d7e:	2b01      	cmp	r3, #1
 8001d80:	d001      	beq.n	8001d86 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001d82:	2301      	movs	r3, #1
 8001d84:	e1c0      	b.n	8002108 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d86:	4b3d      	ldr	r3, [pc, #244]	@ (8001e7c <HAL_RCC_OscConfig+0x26c>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	695b      	ldr	r3, [r3, #20]
 8001d92:	00db      	lsls	r3, r3, #3
 8001d94:	4939      	ldr	r1, [pc, #228]	@ (8001e7c <HAL_RCC_OscConfig+0x26c>)
 8001d96:	4313      	orrs	r3, r2
 8001d98:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d9a:	e03a      	b.n	8001e12 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	691b      	ldr	r3, [r3, #16]
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d020      	beq.n	8001de6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001da4:	4b36      	ldr	r3, [pc, #216]	@ (8001e80 <HAL_RCC_OscConfig+0x270>)
 8001da6:	2201      	movs	r2, #1
 8001da8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001daa:	f7ff f9db 	bl	8001164 <HAL_GetTick>
 8001dae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001db0:	e008      	b.n	8001dc4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001db2:	f7ff f9d7 	bl	8001164 <HAL_GetTick>
 8001db6:	4602      	mov	r2, r0
 8001db8:	693b      	ldr	r3, [r7, #16]
 8001dba:	1ad3      	subs	r3, r2, r3
 8001dbc:	2b02      	cmp	r3, #2
 8001dbe:	d901      	bls.n	8001dc4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001dc0:	2303      	movs	r3, #3
 8001dc2:	e1a1      	b.n	8002108 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dc4:	4b2d      	ldr	r3, [pc, #180]	@ (8001e7c <HAL_RCC_OscConfig+0x26c>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f003 0302 	and.w	r3, r3, #2
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d0f0      	beq.n	8001db2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dd0:	4b2a      	ldr	r3, [pc, #168]	@ (8001e7c <HAL_RCC_OscConfig+0x26c>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	695b      	ldr	r3, [r3, #20]
 8001ddc:	00db      	lsls	r3, r3, #3
 8001dde:	4927      	ldr	r1, [pc, #156]	@ (8001e7c <HAL_RCC_OscConfig+0x26c>)
 8001de0:	4313      	orrs	r3, r2
 8001de2:	600b      	str	r3, [r1, #0]
 8001de4:	e015      	b.n	8001e12 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001de6:	4b26      	ldr	r3, [pc, #152]	@ (8001e80 <HAL_RCC_OscConfig+0x270>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dec:	f7ff f9ba 	bl	8001164 <HAL_GetTick>
 8001df0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001df2:	e008      	b.n	8001e06 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001df4:	f7ff f9b6 	bl	8001164 <HAL_GetTick>
 8001df8:	4602      	mov	r2, r0
 8001dfa:	693b      	ldr	r3, [r7, #16]
 8001dfc:	1ad3      	subs	r3, r2, r3
 8001dfe:	2b02      	cmp	r3, #2
 8001e00:	d901      	bls.n	8001e06 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001e02:	2303      	movs	r3, #3
 8001e04:	e180      	b.n	8002108 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e06:	4b1d      	ldr	r3, [pc, #116]	@ (8001e7c <HAL_RCC_OscConfig+0x26c>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f003 0302 	and.w	r3, r3, #2
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d1f0      	bne.n	8001df4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f003 0308 	and.w	r3, r3, #8
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d03a      	beq.n	8001e94 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	699b      	ldr	r3, [r3, #24]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d019      	beq.n	8001e5a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e26:	4b17      	ldr	r3, [pc, #92]	@ (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001e28:	2201      	movs	r2, #1
 8001e2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e2c:	f7ff f99a 	bl	8001164 <HAL_GetTick>
 8001e30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e32:	e008      	b.n	8001e46 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e34:	f7ff f996 	bl	8001164 <HAL_GetTick>
 8001e38:	4602      	mov	r2, r0
 8001e3a:	693b      	ldr	r3, [r7, #16]
 8001e3c:	1ad3      	subs	r3, r2, r3
 8001e3e:	2b02      	cmp	r3, #2
 8001e40:	d901      	bls.n	8001e46 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001e42:	2303      	movs	r3, #3
 8001e44:	e160      	b.n	8002108 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e46:	4b0d      	ldr	r3, [pc, #52]	@ (8001e7c <HAL_RCC_OscConfig+0x26c>)
 8001e48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e4a:	f003 0302 	and.w	r3, r3, #2
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d0f0      	beq.n	8001e34 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001e52:	2001      	movs	r0, #1
 8001e54:	f000 face 	bl	80023f4 <RCC_Delay>
 8001e58:	e01c      	b.n	8001e94 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e5a:	4b0a      	ldr	r3, [pc, #40]	@ (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e60:	f7ff f980 	bl	8001164 <HAL_GetTick>
 8001e64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e66:	e00f      	b.n	8001e88 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e68:	f7ff f97c 	bl	8001164 <HAL_GetTick>
 8001e6c:	4602      	mov	r2, r0
 8001e6e:	693b      	ldr	r3, [r7, #16]
 8001e70:	1ad3      	subs	r3, r2, r3
 8001e72:	2b02      	cmp	r3, #2
 8001e74:	d908      	bls.n	8001e88 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001e76:	2303      	movs	r3, #3
 8001e78:	e146      	b.n	8002108 <HAL_RCC_OscConfig+0x4f8>
 8001e7a:	bf00      	nop
 8001e7c:	40021000 	.word	0x40021000
 8001e80:	42420000 	.word	0x42420000
 8001e84:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e88:	4b92      	ldr	r3, [pc, #584]	@ (80020d4 <HAL_RCC_OscConfig+0x4c4>)
 8001e8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e8c:	f003 0302 	and.w	r3, r3, #2
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d1e9      	bne.n	8001e68 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f003 0304 	and.w	r3, r3, #4
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	f000 80a6 	beq.w	8001fee <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ea6:	4b8b      	ldr	r3, [pc, #556]	@ (80020d4 <HAL_RCC_OscConfig+0x4c4>)
 8001ea8:	69db      	ldr	r3, [r3, #28]
 8001eaa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d10d      	bne.n	8001ece <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001eb2:	4b88      	ldr	r3, [pc, #544]	@ (80020d4 <HAL_RCC_OscConfig+0x4c4>)
 8001eb4:	69db      	ldr	r3, [r3, #28]
 8001eb6:	4a87      	ldr	r2, [pc, #540]	@ (80020d4 <HAL_RCC_OscConfig+0x4c4>)
 8001eb8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ebc:	61d3      	str	r3, [r2, #28]
 8001ebe:	4b85      	ldr	r3, [pc, #532]	@ (80020d4 <HAL_RCC_OscConfig+0x4c4>)
 8001ec0:	69db      	ldr	r3, [r3, #28]
 8001ec2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ec6:	60bb      	str	r3, [r7, #8]
 8001ec8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ece:	4b82      	ldr	r3, [pc, #520]	@ (80020d8 <HAL_RCC_OscConfig+0x4c8>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d118      	bne.n	8001f0c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001eda:	4b7f      	ldr	r3, [pc, #508]	@ (80020d8 <HAL_RCC_OscConfig+0x4c8>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	4a7e      	ldr	r2, [pc, #504]	@ (80020d8 <HAL_RCC_OscConfig+0x4c8>)
 8001ee0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ee4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ee6:	f7ff f93d 	bl	8001164 <HAL_GetTick>
 8001eea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001eec:	e008      	b.n	8001f00 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001eee:	f7ff f939 	bl	8001164 <HAL_GetTick>
 8001ef2:	4602      	mov	r2, r0
 8001ef4:	693b      	ldr	r3, [r7, #16]
 8001ef6:	1ad3      	subs	r3, r2, r3
 8001ef8:	2b64      	cmp	r3, #100	@ 0x64
 8001efa:	d901      	bls.n	8001f00 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001efc:	2303      	movs	r3, #3
 8001efe:	e103      	b.n	8002108 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f00:	4b75      	ldr	r3, [pc, #468]	@ (80020d8 <HAL_RCC_OscConfig+0x4c8>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d0f0      	beq.n	8001eee <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	68db      	ldr	r3, [r3, #12]
 8001f10:	2b01      	cmp	r3, #1
 8001f12:	d106      	bne.n	8001f22 <HAL_RCC_OscConfig+0x312>
 8001f14:	4b6f      	ldr	r3, [pc, #444]	@ (80020d4 <HAL_RCC_OscConfig+0x4c4>)
 8001f16:	6a1b      	ldr	r3, [r3, #32]
 8001f18:	4a6e      	ldr	r2, [pc, #440]	@ (80020d4 <HAL_RCC_OscConfig+0x4c4>)
 8001f1a:	f043 0301 	orr.w	r3, r3, #1
 8001f1e:	6213      	str	r3, [r2, #32]
 8001f20:	e02d      	b.n	8001f7e <HAL_RCC_OscConfig+0x36e>
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	68db      	ldr	r3, [r3, #12]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d10c      	bne.n	8001f44 <HAL_RCC_OscConfig+0x334>
 8001f2a:	4b6a      	ldr	r3, [pc, #424]	@ (80020d4 <HAL_RCC_OscConfig+0x4c4>)
 8001f2c:	6a1b      	ldr	r3, [r3, #32]
 8001f2e:	4a69      	ldr	r2, [pc, #420]	@ (80020d4 <HAL_RCC_OscConfig+0x4c4>)
 8001f30:	f023 0301 	bic.w	r3, r3, #1
 8001f34:	6213      	str	r3, [r2, #32]
 8001f36:	4b67      	ldr	r3, [pc, #412]	@ (80020d4 <HAL_RCC_OscConfig+0x4c4>)
 8001f38:	6a1b      	ldr	r3, [r3, #32]
 8001f3a:	4a66      	ldr	r2, [pc, #408]	@ (80020d4 <HAL_RCC_OscConfig+0x4c4>)
 8001f3c:	f023 0304 	bic.w	r3, r3, #4
 8001f40:	6213      	str	r3, [r2, #32]
 8001f42:	e01c      	b.n	8001f7e <HAL_RCC_OscConfig+0x36e>
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	68db      	ldr	r3, [r3, #12]
 8001f48:	2b05      	cmp	r3, #5
 8001f4a:	d10c      	bne.n	8001f66 <HAL_RCC_OscConfig+0x356>
 8001f4c:	4b61      	ldr	r3, [pc, #388]	@ (80020d4 <HAL_RCC_OscConfig+0x4c4>)
 8001f4e:	6a1b      	ldr	r3, [r3, #32]
 8001f50:	4a60      	ldr	r2, [pc, #384]	@ (80020d4 <HAL_RCC_OscConfig+0x4c4>)
 8001f52:	f043 0304 	orr.w	r3, r3, #4
 8001f56:	6213      	str	r3, [r2, #32]
 8001f58:	4b5e      	ldr	r3, [pc, #376]	@ (80020d4 <HAL_RCC_OscConfig+0x4c4>)
 8001f5a:	6a1b      	ldr	r3, [r3, #32]
 8001f5c:	4a5d      	ldr	r2, [pc, #372]	@ (80020d4 <HAL_RCC_OscConfig+0x4c4>)
 8001f5e:	f043 0301 	orr.w	r3, r3, #1
 8001f62:	6213      	str	r3, [r2, #32]
 8001f64:	e00b      	b.n	8001f7e <HAL_RCC_OscConfig+0x36e>
 8001f66:	4b5b      	ldr	r3, [pc, #364]	@ (80020d4 <HAL_RCC_OscConfig+0x4c4>)
 8001f68:	6a1b      	ldr	r3, [r3, #32]
 8001f6a:	4a5a      	ldr	r2, [pc, #360]	@ (80020d4 <HAL_RCC_OscConfig+0x4c4>)
 8001f6c:	f023 0301 	bic.w	r3, r3, #1
 8001f70:	6213      	str	r3, [r2, #32]
 8001f72:	4b58      	ldr	r3, [pc, #352]	@ (80020d4 <HAL_RCC_OscConfig+0x4c4>)
 8001f74:	6a1b      	ldr	r3, [r3, #32]
 8001f76:	4a57      	ldr	r2, [pc, #348]	@ (80020d4 <HAL_RCC_OscConfig+0x4c4>)
 8001f78:	f023 0304 	bic.w	r3, r3, #4
 8001f7c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	68db      	ldr	r3, [r3, #12]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d015      	beq.n	8001fb2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f86:	f7ff f8ed 	bl	8001164 <HAL_GetTick>
 8001f8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f8c:	e00a      	b.n	8001fa4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f8e:	f7ff f8e9 	bl	8001164 <HAL_GetTick>
 8001f92:	4602      	mov	r2, r0
 8001f94:	693b      	ldr	r3, [r7, #16]
 8001f96:	1ad3      	subs	r3, r2, r3
 8001f98:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d901      	bls.n	8001fa4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001fa0:	2303      	movs	r3, #3
 8001fa2:	e0b1      	b.n	8002108 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fa4:	4b4b      	ldr	r3, [pc, #300]	@ (80020d4 <HAL_RCC_OscConfig+0x4c4>)
 8001fa6:	6a1b      	ldr	r3, [r3, #32]
 8001fa8:	f003 0302 	and.w	r3, r3, #2
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d0ee      	beq.n	8001f8e <HAL_RCC_OscConfig+0x37e>
 8001fb0:	e014      	b.n	8001fdc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fb2:	f7ff f8d7 	bl	8001164 <HAL_GetTick>
 8001fb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001fb8:	e00a      	b.n	8001fd0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fba:	f7ff f8d3 	bl	8001164 <HAL_GetTick>
 8001fbe:	4602      	mov	r2, r0
 8001fc0:	693b      	ldr	r3, [r7, #16]
 8001fc2:	1ad3      	subs	r3, r2, r3
 8001fc4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d901      	bls.n	8001fd0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001fcc:	2303      	movs	r3, #3
 8001fce:	e09b      	b.n	8002108 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001fd0:	4b40      	ldr	r3, [pc, #256]	@ (80020d4 <HAL_RCC_OscConfig+0x4c4>)
 8001fd2:	6a1b      	ldr	r3, [r3, #32]
 8001fd4:	f003 0302 	and.w	r3, r3, #2
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d1ee      	bne.n	8001fba <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001fdc:	7dfb      	ldrb	r3, [r7, #23]
 8001fde:	2b01      	cmp	r3, #1
 8001fe0:	d105      	bne.n	8001fee <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001fe2:	4b3c      	ldr	r3, [pc, #240]	@ (80020d4 <HAL_RCC_OscConfig+0x4c4>)
 8001fe4:	69db      	ldr	r3, [r3, #28]
 8001fe6:	4a3b      	ldr	r2, [pc, #236]	@ (80020d4 <HAL_RCC_OscConfig+0x4c4>)
 8001fe8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001fec:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	69db      	ldr	r3, [r3, #28]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	f000 8087 	beq.w	8002106 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ff8:	4b36      	ldr	r3, [pc, #216]	@ (80020d4 <HAL_RCC_OscConfig+0x4c4>)
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	f003 030c 	and.w	r3, r3, #12
 8002000:	2b08      	cmp	r3, #8
 8002002:	d061      	beq.n	80020c8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	69db      	ldr	r3, [r3, #28]
 8002008:	2b02      	cmp	r3, #2
 800200a:	d146      	bne.n	800209a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800200c:	4b33      	ldr	r3, [pc, #204]	@ (80020dc <HAL_RCC_OscConfig+0x4cc>)
 800200e:	2200      	movs	r2, #0
 8002010:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002012:	f7ff f8a7 	bl	8001164 <HAL_GetTick>
 8002016:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002018:	e008      	b.n	800202c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800201a:	f7ff f8a3 	bl	8001164 <HAL_GetTick>
 800201e:	4602      	mov	r2, r0
 8002020:	693b      	ldr	r3, [r7, #16]
 8002022:	1ad3      	subs	r3, r2, r3
 8002024:	2b02      	cmp	r3, #2
 8002026:	d901      	bls.n	800202c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002028:	2303      	movs	r3, #3
 800202a:	e06d      	b.n	8002108 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800202c:	4b29      	ldr	r3, [pc, #164]	@ (80020d4 <HAL_RCC_OscConfig+0x4c4>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002034:	2b00      	cmp	r3, #0
 8002036:	d1f0      	bne.n	800201a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6a1b      	ldr	r3, [r3, #32]
 800203c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002040:	d108      	bne.n	8002054 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002042:	4b24      	ldr	r3, [pc, #144]	@ (80020d4 <HAL_RCC_OscConfig+0x4c4>)
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	689b      	ldr	r3, [r3, #8]
 800204e:	4921      	ldr	r1, [pc, #132]	@ (80020d4 <HAL_RCC_OscConfig+0x4c4>)
 8002050:	4313      	orrs	r3, r2
 8002052:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002054:	4b1f      	ldr	r3, [pc, #124]	@ (80020d4 <HAL_RCC_OscConfig+0x4c4>)
 8002056:	685b      	ldr	r3, [r3, #4]
 8002058:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6a19      	ldr	r1, [r3, #32]
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002064:	430b      	orrs	r3, r1
 8002066:	491b      	ldr	r1, [pc, #108]	@ (80020d4 <HAL_RCC_OscConfig+0x4c4>)
 8002068:	4313      	orrs	r3, r2
 800206a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800206c:	4b1b      	ldr	r3, [pc, #108]	@ (80020dc <HAL_RCC_OscConfig+0x4cc>)
 800206e:	2201      	movs	r2, #1
 8002070:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002072:	f7ff f877 	bl	8001164 <HAL_GetTick>
 8002076:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002078:	e008      	b.n	800208c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800207a:	f7ff f873 	bl	8001164 <HAL_GetTick>
 800207e:	4602      	mov	r2, r0
 8002080:	693b      	ldr	r3, [r7, #16]
 8002082:	1ad3      	subs	r3, r2, r3
 8002084:	2b02      	cmp	r3, #2
 8002086:	d901      	bls.n	800208c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002088:	2303      	movs	r3, #3
 800208a:	e03d      	b.n	8002108 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800208c:	4b11      	ldr	r3, [pc, #68]	@ (80020d4 <HAL_RCC_OscConfig+0x4c4>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002094:	2b00      	cmp	r3, #0
 8002096:	d0f0      	beq.n	800207a <HAL_RCC_OscConfig+0x46a>
 8002098:	e035      	b.n	8002106 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800209a:	4b10      	ldr	r3, [pc, #64]	@ (80020dc <HAL_RCC_OscConfig+0x4cc>)
 800209c:	2200      	movs	r2, #0
 800209e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020a0:	f7ff f860 	bl	8001164 <HAL_GetTick>
 80020a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020a6:	e008      	b.n	80020ba <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020a8:	f7ff f85c 	bl	8001164 <HAL_GetTick>
 80020ac:	4602      	mov	r2, r0
 80020ae:	693b      	ldr	r3, [r7, #16]
 80020b0:	1ad3      	subs	r3, r2, r3
 80020b2:	2b02      	cmp	r3, #2
 80020b4:	d901      	bls.n	80020ba <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80020b6:	2303      	movs	r3, #3
 80020b8:	e026      	b.n	8002108 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020ba:	4b06      	ldr	r3, [pc, #24]	@ (80020d4 <HAL_RCC_OscConfig+0x4c4>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d1f0      	bne.n	80020a8 <HAL_RCC_OscConfig+0x498>
 80020c6:	e01e      	b.n	8002106 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	69db      	ldr	r3, [r3, #28]
 80020cc:	2b01      	cmp	r3, #1
 80020ce:	d107      	bne.n	80020e0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80020d0:	2301      	movs	r3, #1
 80020d2:	e019      	b.n	8002108 <HAL_RCC_OscConfig+0x4f8>
 80020d4:	40021000 	.word	0x40021000
 80020d8:	40007000 	.word	0x40007000
 80020dc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80020e0:	4b0b      	ldr	r3, [pc, #44]	@ (8002110 <HAL_RCC_OscConfig+0x500>)
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	6a1b      	ldr	r3, [r3, #32]
 80020f0:	429a      	cmp	r2, r3
 80020f2:	d106      	bne.n	8002102 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020fe:	429a      	cmp	r2, r3
 8002100:	d001      	beq.n	8002106 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002102:	2301      	movs	r3, #1
 8002104:	e000      	b.n	8002108 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002106:	2300      	movs	r3, #0
}
 8002108:	4618      	mov	r0, r3
 800210a:	3718      	adds	r7, #24
 800210c:	46bd      	mov	sp, r7
 800210e:	bd80      	pop	{r7, pc}
 8002110:	40021000 	.word	0x40021000

08002114 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b084      	sub	sp, #16
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
 800211c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d101      	bne.n	8002128 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002124:	2301      	movs	r3, #1
 8002126:	e0d0      	b.n	80022ca <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002128:	4b6a      	ldr	r3, [pc, #424]	@ (80022d4 <HAL_RCC_ClockConfig+0x1c0>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f003 0307 	and.w	r3, r3, #7
 8002130:	683a      	ldr	r2, [r7, #0]
 8002132:	429a      	cmp	r2, r3
 8002134:	d910      	bls.n	8002158 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002136:	4b67      	ldr	r3, [pc, #412]	@ (80022d4 <HAL_RCC_ClockConfig+0x1c0>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f023 0207 	bic.w	r2, r3, #7
 800213e:	4965      	ldr	r1, [pc, #404]	@ (80022d4 <HAL_RCC_ClockConfig+0x1c0>)
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	4313      	orrs	r3, r2
 8002144:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002146:	4b63      	ldr	r3, [pc, #396]	@ (80022d4 <HAL_RCC_ClockConfig+0x1c0>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f003 0307 	and.w	r3, r3, #7
 800214e:	683a      	ldr	r2, [r7, #0]
 8002150:	429a      	cmp	r2, r3
 8002152:	d001      	beq.n	8002158 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002154:	2301      	movs	r3, #1
 8002156:	e0b8      	b.n	80022ca <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f003 0302 	and.w	r3, r3, #2
 8002160:	2b00      	cmp	r3, #0
 8002162:	d020      	beq.n	80021a6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f003 0304 	and.w	r3, r3, #4
 800216c:	2b00      	cmp	r3, #0
 800216e:	d005      	beq.n	800217c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002170:	4b59      	ldr	r3, [pc, #356]	@ (80022d8 <HAL_RCC_ClockConfig+0x1c4>)
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	4a58      	ldr	r2, [pc, #352]	@ (80022d8 <HAL_RCC_ClockConfig+0x1c4>)
 8002176:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800217a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f003 0308 	and.w	r3, r3, #8
 8002184:	2b00      	cmp	r3, #0
 8002186:	d005      	beq.n	8002194 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002188:	4b53      	ldr	r3, [pc, #332]	@ (80022d8 <HAL_RCC_ClockConfig+0x1c4>)
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	4a52      	ldr	r2, [pc, #328]	@ (80022d8 <HAL_RCC_ClockConfig+0x1c4>)
 800218e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002192:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002194:	4b50      	ldr	r3, [pc, #320]	@ (80022d8 <HAL_RCC_ClockConfig+0x1c4>)
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	689b      	ldr	r3, [r3, #8]
 80021a0:	494d      	ldr	r1, [pc, #308]	@ (80022d8 <HAL_RCC_ClockConfig+0x1c4>)
 80021a2:	4313      	orrs	r3, r2
 80021a4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f003 0301 	and.w	r3, r3, #1
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d040      	beq.n	8002234 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	2b01      	cmp	r3, #1
 80021b8:	d107      	bne.n	80021ca <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021ba:	4b47      	ldr	r3, [pc, #284]	@ (80022d8 <HAL_RCC_ClockConfig+0x1c4>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d115      	bne.n	80021f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021c6:	2301      	movs	r3, #1
 80021c8:	e07f      	b.n	80022ca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	2b02      	cmp	r3, #2
 80021d0:	d107      	bne.n	80021e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021d2:	4b41      	ldr	r3, [pc, #260]	@ (80022d8 <HAL_RCC_ClockConfig+0x1c4>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d109      	bne.n	80021f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021de:	2301      	movs	r3, #1
 80021e0:	e073      	b.n	80022ca <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021e2:	4b3d      	ldr	r3, [pc, #244]	@ (80022d8 <HAL_RCC_ClockConfig+0x1c4>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f003 0302 	and.w	r3, r3, #2
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d101      	bne.n	80021f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021ee:	2301      	movs	r3, #1
 80021f0:	e06b      	b.n	80022ca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80021f2:	4b39      	ldr	r3, [pc, #228]	@ (80022d8 <HAL_RCC_ClockConfig+0x1c4>)
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	f023 0203 	bic.w	r2, r3, #3
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	4936      	ldr	r1, [pc, #216]	@ (80022d8 <HAL_RCC_ClockConfig+0x1c4>)
 8002200:	4313      	orrs	r3, r2
 8002202:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002204:	f7fe ffae 	bl	8001164 <HAL_GetTick>
 8002208:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800220a:	e00a      	b.n	8002222 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800220c:	f7fe ffaa 	bl	8001164 <HAL_GetTick>
 8002210:	4602      	mov	r2, r0
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	1ad3      	subs	r3, r2, r3
 8002216:	f241 3288 	movw	r2, #5000	@ 0x1388
 800221a:	4293      	cmp	r3, r2
 800221c:	d901      	bls.n	8002222 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800221e:	2303      	movs	r3, #3
 8002220:	e053      	b.n	80022ca <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002222:	4b2d      	ldr	r3, [pc, #180]	@ (80022d8 <HAL_RCC_ClockConfig+0x1c4>)
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	f003 020c 	and.w	r2, r3, #12
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	009b      	lsls	r3, r3, #2
 8002230:	429a      	cmp	r2, r3
 8002232:	d1eb      	bne.n	800220c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002234:	4b27      	ldr	r3, [pc, #156]	@ (80022d4 <HAL_RCC_ClockConfig+0x1c0>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f003 0307 	and.w	r3, r3, #7
 800223c:	683a      	ldr	r2, [r7, #0]
 800223e:	429a      	cmp	r2, r3
 8002240:	d210      	bcs.n	8002264 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002242:	4b24      	ldr	r3, [pc, #144]	@ (80022d4 <HAL_RCC_ClockConfig+0x1c0>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f023 0207 	bic.w	r2, r3, #7
 800224a:	4922      	ldr	r1, [pc, #136]	@ (80022d4 <HAL_RCC_ClockConfig+0x1c0>)
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	4313      	orrs	r3, r2
 8002250:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002252:	4b20      	ldr	r3, [pc, #128]	@ (80022d4 <HAL_RCC_ClockConfig+0x1c0>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f003 0307 	and.w	r3, r3, #7
 800225a:	683a      	ldr	r2, [r7, #0]
 800225c:	429a      	cmp	r2, r3
 800225e:	d001      	beq.n	8002264 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002260:	2301      	movs	r3, #1
 8002262:	e032      	b.n	80022ca <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f003 0304 	and.w	r3, r3, #4
 800226c:	2b00      	cmp	r3, #0
 800226e:	d008      	beq.n	8002282 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002270:	4b19      	ldr	r3, [pc, #100]	@ (80022d8 <HAL_RCC_ClockConfig+0x1c4>)
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	68db      	ldr	r3, [r3, #12]
 800227c:	4916      	ldr	r1, [pc, #88]	@ (80022d8 <HAL_RCC_ClockConfig+0x1c4>)
 800227e:	4313      	orrs	r3, r2
 8002280:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f003 0308 	and.w	r3, r3, #8
 800228a:	2b00      	cmp	r3, #0
 800228c:	d009      	beq.n	80022a2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800228e:	4b12      	ldr	r3, [pc, #72]	@ (80022d8 <HAL_RCC_ClockConfig+0x1c4>)
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	691b      	ldr	r3, [r3, #16]
 800229a:	00db      	lsls	r3, r3, #3
 800229c:	490e      	ldr	r1, [pc, #56]	@ (80022d8 <HAL_RCC_ClockConfig+0x1c4>)
 800229e:	4313      	orrs	r3, r2
 80022a0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80022a2:	f000 f821 	bl	80022e8 <HAL_RCC_GetSysClockFreq>
 80022a6:	4602      	mov	r2, r0
 80022a8:	4b0b      	ldr	r3, [pc, #44]	@ (80022d8 <HAL_RCC_ClockConfig+0x1c4>)
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	091b      	lsrs	r3, r3, #4
 80022ae:	f003 030f 	and.w	r3, r3, #15
 80022b2:	490a      	ldr	r1, [pc, #40]	@ (80022dc <HAL_RCC_ClockConfig+0x1c8>)
 80022b4:	5ccb      	ldrb	r3, [r1, r3]
 80022b6:	fa22 f303 	lsr.w	r3, r2, r3
 80022ba:	4a09      	ldr	r2, [pc, #36]	@ (80022e0 <HAL_RCC_ClockConfig+0x1cc>)
 80022bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80022be:	4b09      	ldr	r3, [pc, #36]	@ (80022e4 <HAL_RCC_ClockConfig+0x1d0>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	4618      	mov	r0, r3
 80022c4:	f7fe ff0c 	bl	80010e0 <HAL_InitTick>

  return HAL_OK;
 80022c8:	2300      	movs	r3, #0
}
 80022ca:	4618      	mov	r0, r3
 80022cc:	3710      	adds	r7, #16
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}
 80022d2:	bf00      	nop
 80022d4:	40022000 	.word	0x40022000
 80022d8:	40021000 	.word	0x40021000
 80022dc:	080034ec 	.word	0x080034ec
 80022e0:	20000000 	.word	0x20000000
 80022e4:	20000004 	.word	0x20000004

080022e8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80022e8:	b480      	push	{r7}
 80022ea:	b087      	sub	sp, #28
 80022ec:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80022ee:	2300      	movs	r3, #0
 80022f0:	60fb      	str	r3, [r7, #12]
 80022f2:	2300      	movs	r3, #0
 80022f4:	60bb      	str	r3, [r7, #8]
 80022f6:	2300      	movs	r3, #0
 80022f8:	617b      	str	r3, [r7, #20]
 80022fa:	2300      	movs	r3, #0
 80022fc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80022fe:	2300      	movs	r3, #0
 8002300:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002302:	4b1e      	ldr	r3, [pc, #120]	@ (800237c <HAL_RCC_GetSysClockFreq+0x94>)
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	f003 030c 	and.w	r3, r3, #12
 800230e:	2b04      	cmp	r3, #4
 8002310:	d002      	beq.n	8002318 <HAL_RCC_GetSysClockFreq+0x30>
 8002312:	2b08      	cmp	r3, #8
 8002314:	d003      	beq.n	800231e <HAL_RCC_GetSysClockFreq+0x36>
 8002316:	e027      	b.n	8002368 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002318:	4b19      	ldr	r3, [pc, #100]	@ (8002380 <HAL_RCC_GetSysClockFreq+0x98>)
 800231a:	613b      	str	r3, [r7, #16]
      break;
 800231c:	e027      	b.n	800236e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	0c9b      	lsrs	r3, r3, #18
 8002322:	f003 030f 	and.w	r3, r3, #15
 8002326:	4a17      	ldr	r2, [pc, #92]	@ (8002384 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002328:	5cd3      	ldrb	r3, [r2, r3]
 800232a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002332:	2b00      	cmp	r3, #0
 8002334:	d010      	beq.n	8002358 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002336:	4b11      	ldr	r3, [pc, #68]	@ (800237c <HAL_RCC_GetSysClockFreq+0x94>)
 8002338:	685b      	ldr	r3, [r3, #4]
 800233a:	0c5b      	lsrs	r3, r3, #17
 800233c:	f003 0301 	and.w	r3, r3, #1
 8002340:	4a11      	ldr	r2, [pc, #68]	@ (8002388 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002342:	5cd3      	ldrb	r3, [r2, r3]
 8002344:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	4a0d      	ldr	r2, [pc, #52]	@ (8002380 <HAL_RCC_GetSysClockFreq+0x98>)
 800234a:	fb03 f202 	mul.w	r2, r3, r2
 800234e:	68bb      	ldr	r3, [r7, #8]
 8002350:	fbb2 f3f3 	udiv	r3, r2, r3
 8002354:	617b      	str	r3, [r7, #20]
 8002356:	e004      	b.n	8002362 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	4a0c      	ldr	r2, [pc, #48]	@ (800238c <HAL_RCC_GetSysClockFreq+0xa4>)
 800235c:	fb02 f303 	mul.w	r3, r2, r3
 8002360:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002362:	697b      	ldr	r3, [r7, #20]
 8002364:	613b      	str	r3, [r7, #16]
      break;
 8002366:	e002      	b.n	800236e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002368:	4b05      	ldr	r3, [pc, #20]	@ (8002380 <HAL_RCC_GetSysClockFreq+0x98>)
 800236a:	613b      	str	r3, [r7, #16]
      break;
 800236c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800236e:	693b      	ldr	r3, [r7, #16]
}
 8002370:	4618      	mov	r0, r3
 8002372:	371c      	adds	r7, #28
 8002374:	46bd      	mov	sp, r7
 8002376:	bc80      	pop	{r7}
 8002378:	4770      	bx	lr
 800237a:	bf00      	nop
 800237c:	40021000 	.word	0x40021000
 8002380:	007a1200 	.word	0x007a1200
 8002384:	08003504 	.word	0x08003504
 8002388:	08003514 	.word	0x08003514
 800238c:	003d0900 	.word	0x003d0900

08002390 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002390:	b480      	push	{r7}
 8002392:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002394:	4b02      	ldr	r3, [pc, #8]	@ (80023a0 <HAL_RCC_GetHCLKFreq+0x10>)
 8002396:	681b      	ldr	r3, [r3, #0]
}
 8002398:	4618      	mov	r0, r3
 800239a:	46bd      	mov	sp, r7
 800239c:	bc80      	pop	{r7}
 800239e:	4770      	bx	lr
 80023a0:	20000000 	.word	0x20000000

080023a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80023a8:	f7ff fff2 	bl	8002390 <HAL_RCC_GetHCLKFreq>
 80023ac:	4602      	mov	r2, r0
 80023ae:	4b05      	ldr	r3, [pc, #20]	@ (80023c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80023b0:	685b      	ldr	r3, [r3, #4]
 80023b2:	0a1b      	lsrs	r3, r3, #8
 80023b4:	f003 0307 	and.w	r3, r3, #7
 80023b8:	4903      	ldr	r1, [pc, #12]	@ (80023c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80023ba:	5ccb      	ldrb	r3, [r1, r3]
 80023bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80023c0:	4618      	mov	r0, r3
 80023c2:	bd80      	pop	{r7, pc}
 80023c4:	40021000 	.word	0x40021000
 80023c8:	080034fc 	.word	0x080034fc

080023cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80023d0:	f7ff ffde 	bl	8002390 <HAL_RCC_GetHCLKFreq>
 80023d4:	4602      	mov	r2, r0
 80023d6:	4b05      	ldr	r3, [pc, #20]	@ (80023ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	0adb      	lsrs	r3, r3, #11
 80023dc:	f003 0307 	and.w	r3, r3, #7
 80023e0:	4903      	ldr	r1, [pc, #12]	@ (80023f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80023e2:	5ccb      	ldrb	r3, [r1, r3]
 80023e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80023e8:	4618      	mov	r0, r3
 80023ea:	bd80      	pop	{r7, pc}
 80023ec:	40021000 	.word	0x40021000
 80023f0:	080034fc 	.word	0x080034fc

080023f4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80023f4:	b480      	push	{r7}
 80023f6:	b085      	sub	sp, #20
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80023fc:	4b0a      	ldr	r3, [pc, #40]	@ (8002428 <RCC_Delay+0x34>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a0a      	ldr	r2, [pc, #40]	@ (800242c <RCC_Delay+0x38>)
 8002402:	fba2 2303 	umull	r2, r3, r2, r3
 8002406:	0a5b      	lsrs	r3, r3, #9
 8002408:	687a      	ldr	r2, [r7, #4]
 800240a:	fb02 f303 	mul.w	r3, r2, r3
 800240e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002410:	bf00      	nop
  }
  while (Delay --);
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	1e5a      	subs	r2, r3, #1
 8002416:	60fa      	str	r2, [r7, #12]
 8002418:	2b00      	cmp	r3, #0
 800241a:	d1f9      	bne.n	8002410 <RCC_Delay+0x1c>
}
 800241c:	bf00      	nop
 800241e:	bf00      	nop
 8002420:	3714      	adds	r7, #20
 8002422:	46bd      	mov	sp, r7
 8002424:	bc80      	pop	{r7}
 8002426:	4770      	bx	lr
 8002428:	20000000 	.word	0x20000000
 800242c:	10624dd3 	.word	0x10624dd3

08002430 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b082      	sub	sp, #8
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2b00      	cmp	r3, #0
 800243c:	d101      	bne.n	8002442 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800243e:	2301      	movs	r3, #1
 8002440:	e042      	b.n	80024c8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002448:	b2db      	uxtb	r3, r3
 800244a:	2b00      	cmp	r3, #0
 800244c:	d106      	bne.n	800245c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	2200      	movs	r2, #0
 8002452:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002456:	6878      	ldr	r0, [r7, #4]
 8002458:	f7fe fb12 	bl	8000a80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2224      	movs	r2, #36	@ 0x24
 8002460:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	68da      	ldr	r2, [r3, #12]
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002472:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002474:	6878      	ldr	r0, [r7, #4]
 8002476:	f000 ff65 	bl	8003344 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	691a      	ldr	r2, [r3, #16]
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002488:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	695a      	ldr	r2, [r3, #20]
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002498:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	68da      	ldr	r2, [r3, #12]
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80024a8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2200      	movs	r2, #0
 80024ae:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2220      	movs	r2, #32
 80024b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2220      	movs	r2, #32
 80024bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2200      	movs	r2, #0
 80024c4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80024c6:	2300      	movs	r3, #0
}
 80024c8:	4618      	mov	r0, r3
 80024ca:	3708      	adds	r7, #8
 80024cc:	46bd      	mov	sp, r7
 80024ce:	bd80      	pop	{r7, pc}

080024d0 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b08c      	sub	sp, #48	@ 0x30
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	60f8      	str	r0, [r7, #12]
 80024d8:	60b9      	str	r1, [r7, #8]
 80024da:	4613      	mov	r3, r2
 80024dc:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80024e4:	b2db      	uxtb	r3, r3
 80024e6:	2b20      	cmp	r3, #32
 80024e8:	d156      	bne.n	8002598 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 80024ea:	68bb      	ldr	r3, [r7, #8]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d002      	beq.n	80024f6 <HAL_UART_Transmit_DMA+0x26>
 80024f0:	88fb      	ldrh	r3, [r7, #6]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d101      	bne.n	80024fa <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80024f6:	2301      	movs	r3, #1
 80024f8:	e04f      	b.n	800259a <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 80024fa:	68ba      	ldr	r2, [r7, #8]
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	88fa      	ldrh	r2, [r7, #6]
 8002504:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	88fa      	ldrh	r2, [r7, #6]
 800250a:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	2200      	movs	r2, #0
 8002510:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	2221      	movs	r2, #33	@ 0x21
 8002516:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800251e:	4a21      	ldr	r2, [pc, #132]	@ (80025a4 <HAL_UART_Transmit_DMA+0xd4>)
 8002520:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002526:	4a20      	ldr	r2, [pc, #128]	@ (80025a8 <HAL_UART_Transmit_DMA+0xd8>)
 8002528:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800252e:	4a1f      	ldr	r2, [pc, #124]	@ (80025ac <HAL_UART_Transmit_DMA+0xdc>)
 8002530:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002536:	2200      	movs	r2, #0
 8002538:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (const uint32_t *)&pData;
 800253a:	f107 0308 	add.w	r3, r7, #8
 800253e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8002544:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002546:	6819      	ldr	r1, [r3, #0]
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	3304      	adds	r3, #4
 800254e:	461a      	mov	r2, r3
 8002550:	88fb      	ldrh	r3, [r7, #6]
 8002552:	f7fe ff79 	bl	8001448 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800255e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	3314      	adds	r3, #20
 8002566:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002568:	69bb      	ldr	r3, [r7, #24]
 800256a:	e853 3f00 	ldrex	r3, [r3]
 800256e:	617b      	str	r3, [r7, #20]
   return(result);
 8002570:	697b      	ldr	r3, [r7, #20]
 8002572:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002576:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	3314      	adds	r3, #20
 800257e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002580:	627a      	str	r2, [r7, #36]	@ 0x24
 8002582:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002584:	6a39      	ldr	r1, [r7, #32]
 8002586:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002588:	e841 2300 	strex	r3, r2, [r1]
 800258c:	61fb      	str	r3, [r7, #28]
   return(result);
 800258e:	69fb      	ldr	r3, [r7, #28]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d1e5      	bne.n	8002560 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 8002594:	2300      	movs	r3, #0
 8002596:	e000      	b.n	800259a <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 8002598:	2302      	movs	r3, #2
  }
}
 800259a:	4618      	mov	r0, r3
 800259c:	3730      	adds	r7, #48	@ 0x30
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	08002bd9 	.word	0x08002bd9
 80025a8:	08002c73 	.word	0x08002c73
 80025ac:	08002df7 	.word	0x08002df7

080025b0 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b08c      	sub	sp, #48	@ 0x30
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	60f8      	str	r0, [r7, #12]
 80025b8:	60b9      	str	r1, [r7, #8]
 80025ba:	4613      	mov	r3, r2
 80025bc:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80025c4:	b2db      	uxtb	r3, r3
 80025c6:	2b20      	cmp	r3, #32
 80025c8:	d14a      	bne.n	8002660 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 80025ca:	68bb      	ldr	r3, [r7, #8]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d002      	beq.n	80025d6 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 80025d0:	88fb      	ldrh	r3, [r7, #6]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d101      	bne.n	80025da <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 80025d6:	2301      	movs	r3, #1
 80025d8:	e043      	b.n	8002662 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	2201      	movs	r2, #1
 80025de:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	2200      	movs	r2, #0
 80025e4:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80025e6:	88fb      	ldrh	r3, [r7, #6]
 80025e8:	461a      	mov	r2, r3
 80025ea:	68b9      	ldr	r1, [r7, #8]
 80025ec:	68f8      	ldr	r0, [r7, #12]
 80025ee:	f000 fc4d 	bl	8002e8c <UART_Start_Receive_DMA>
 80025f2:	4603      	mov	r3, r0
 80025f4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80025f8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d12c      	bne.n	800265a <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002604:	2b01      	cmp	r3, #1
 8002606:	d125      	bne.n	8002654 <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002608:	2300      	movs	r3, #0
 800260a:	613b      	str	r3, [r7, #16]
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	613b      	str	r3, [r7, #16]
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	613b      	str	r3, [r7, #16]
 800261c:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	330c      	adds	r3, #12
 8002624:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002626:	69bb      	ldr	r3, [r7, #24]
 8002628:	e853 3f00 	ldrex	r3, [r3]
 800262c:	617b      	str	r3, [r7, #20]
   return(result);
 800262e:	697b      	ldr	r3, [r7, #20]
 8002630:	f043 0310 	orr.w	r3, r3, #16
 8002634:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	330c      	adds	r3, #12
 800263c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800263e:	627a      	str	r2, [r7, #36]	@ 0x24
 8002640:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002642:	6a39      	ldr	r1, [r7, #32]
 8002644:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002646:	e841 2300 	strex	r3, r2, [r1]
 800264a:	61fb      	str	r3, [r7, #28]
   return(result);
 800264c:	69fb      	ldr	r3, [r7, #28]
 800264e:	2b00      	cmp	r3, #0
 8002650:	d1e5      	bne.n	800261e <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 8002652:	e002      	b.n	800265a <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8002654:	2301      	movs	r3, #1
 8002656:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800265a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800265e:	e000      	b.n	8002662 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8002660:	2302      	movs	r3, #2
  }
}
 8002662:	4618      	mov	r0, r3
 8002664:	3730      	adds	r7, #48	@ 0x30
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}
	...

0800266c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b0ba      	sub	sp, #232	@ 0xe8
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	68db      	ldr	r3, [r3, #12]
 8002684:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	695b      	ldr	r3, [r3, #20]
 800268e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002692:	2300      	movs	r3, #0
 8002694:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002698:	2300      	movs	r3, #0
 800269a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800269e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80026a2:	f003 030f 	and.w	r3, r3, #15
 80026a6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80026aa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d10f      	bne.n	80026d2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80026b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80026b6:	f003 0320 	and.w	r3, r3, #32
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d009      	beq.n	80026d2 <HAL_UART_IRQHandler+0x66>
 80026be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80026c2:	f003 0320 	and.w	r3, r3, #32
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d003      	beq.n	80026d2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80026ca:	6878      	ldr	r0, [r7, #4]
 80026cc:	f000 fd7c 	bl	80031c8 <UART_Receive_IT>
      return;
 80026d0:	e25b      	b.n	8002b8a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80026d2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	f000 80de 	beq.w	8002898 <HAL_UART_IRQHandler+0x22c>
 80026dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80026e0:	f003 0301 	and.w	r3, r3, #1
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d106      	bne.n	80026f6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80026e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80026ec:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	f000 80d1 	beq.w	8002898 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80026f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80026fa:	f003 0301 	and.w	r3, r3, #1
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d00b      	beq.n	800271a <HAL_UART_IRQHandler+0xae>
 8002702:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002706:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800270a:	2b00      	cmp	r3, #0
 800270c:	d005      	beq.n	800271a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002712:	f043 0201 	orr.w	r2, r3, #1
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800271a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800271e:	f003 0304 	and.w	r3, r3, #4
 8002722:	2b00      	cmp	r3, #0
 8002724:	d00b      	beq.n	800273e <HAL_UART_IRQHandler+0xd2>
 8002726:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800272a:	f003 0301 	and.w	r3, r3, #1
 800272e:	2b00      	cmp	r3, #0
 8002730:	d005      	beq.n	800273e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002736:	f043 0202 	orr.w	r2, r3, #2
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800273e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002742:	f003 0302 	and.w	r3, r3, #2
 8002746:	2b00      	cmp	r3, #0
 8002748:	d00b      	beq.n	8002762 <HAL_UART_IRQHandler+0xf6>
 800274a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800274e:	f003 0301 	and.w	r3, r3, #1
 8002752:	2b00      	cmp	r3, #0
 8002754:	d005      	beq.n	8002762 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800275a:	f043 0204 	orr.w	r2, r3, #4
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002762:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002766:	f003 0308 	and.w	r3, r3, #8
 800276a:	2b00      	cmp	r3, #0
 800276c:	d011      	beq.n	8002792 <HAL_UART_IRQHandler+0x126>
 800276e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002772:	f003 0320 	and.w	r3, r3, #32
 8002776:	2b00      	cmp	r3, #0
 8002778:	d105      	bne.n	8002786 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800277a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800277e:	f003 0301 	and.w	r3, r3, #1
 8002782:	2b00      	cmp	r3, #0
 8002784:	d005      	beq.n	8002792 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800278a:	f043 0208 	orr.w	r2, r3, #8
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002796:	2b00      	cmp	r3, #0
 8002798:	f000 81f2 	beq.w	8002b80 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800279c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80027a0:	f003 0320 	and.w	r3, r3, #32
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d008      	beq.n	80027ba <HAL_UART_IRQHandler+0x14e>
 80027a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80027ac:	f003 0320 	and.w	r3, r3, #32
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d002      	beq.n	80027ba <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80027b4:	6878      	ldr	r0, [r7, #4]
 80027b6:	f000 fd07 	bl	80031c8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	695b      	ldr	r3, [r3, #20]
 80027c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	bf14      	ite	ne
 80027c8:	2301      	movne	r3, #1
 80027ca:	2300      	moveq	r3, #0
 80027cc:	b2db      	uxtb	r3, r3
 80027ce:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027d6:	f003 0308 	and.w	r3, r3, #8
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d103      	bne.n	80027e6 <HAL_UART_IRQHandler+0x17a>
 80027de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d04f      	beq.n	8002886 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80027e6:	6878      	ldr	r0, [r7, #4]
 80027e8:	f000 fc11 	bl	800300e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	695b      	ldr	r3, [r3, #20]
 80027f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d041      	beq.n	800287e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	3314      	adds	r3, #20
 8002800:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002804:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002808:	e853 3f00 	ldrex	r3, [r3]
 800280c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002810:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002814:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002818:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	3314      	adds	r3, #20
 8002822:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002826:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800282a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800282e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002832:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002836:	e841 2300 	strex	r3, r2, [r1]
 800283a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800283e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002842:	2b00      	cmp	r3, #0
 8002844:	d1d9      	bne.n	80027fa <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800284a:	2b00      	cmp	r3, #0
 800284c:	d013      	beq.n	8002876 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002852:	4a7e      	ldr	r2, [pc, #504]	@ (8002a4c <HAL_UART_IRQHandler+0x3e0>)
 8002854:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800285a:	4618      	mov	r0, r3
 800285c:	f7fe fe90 	bl	8001580 <HAL_DMA_Abort_IT>
 8002860:	4603      	mov	r3, r0
 8002862:	2b00      	cmp	r3, #0
 8002864:	d016      	beq.n	8002894 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800286a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800286c:	687a      	ldr	r2, [r7, #4]
 800286e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002870:	4610      	mov	r0, r2
 8002872:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002874:	e00e      	b.n	8002894 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002876:	6878      	ldr	r0, [r7, #4]
 8002878:	f000 f9a5 	bl	8002bc6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800287c:	e00a      	b.n	8002894 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800287e:	6878      	ldr	r0, [r7, #4]
 8002880:	f000 f9a1 	bl	8002bc6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002884:	e006      	b.n	8002894 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002886:	6878      	ldr	r0, [r7, #4]
 8002888:	f000 f99d 	bl	8002bc6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2200      	movs	r2, #0
 8002890:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8002892:	e175      	b.n	8002b80 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002894:	bf00      	nop
    return;
 8002896:	e173      	b.n	8002b80 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800289c:	2b01      	cmp	r3, #1
 800289e:	f040 814f 	bne.w	8002b40 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80028a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80028a6:	f003 0310 	and.w	r3, r3, #16
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	f000 8148 	beq.w	8002b40 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80028b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80028b4:	f003 0310 	and.w	r3, r3, #16
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	f000 8141 	beq.w	8002b40 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80028be:	2300      	movs	r3, #0
 80028c0:	60bb      	str	r3, [r7, #8]
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	60bb      	str	r3, [r7, #8]
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	685b      	ldr	r3, [r3, #4]
 80028d0:	60bb      	str	r3, [r7, #8]
 80028d2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	695b      	ldr	r3, [r3, #20]
 80028da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028de:	2b00      	cmp	r3, #0
 80028e0:	f000 80b6 	beq.w	8002a50 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80028f0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	f000 8145 	beq.w	8002b84 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80028fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002902:	429a      	cmp	r2, r3
 8002904:	f080 813e 	bcs.w	8002b84 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800290e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002914:	699b      	ldr	r3, [r3, #24]
 8002916:	2b20      	cmp	r3, #32
 8002918:	f000 8088 	beq.w	8002a2c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	330c      	adds	r3, #12
 8002922:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002926:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800292a:	e853 3f00 	ldrex	r3, [r3]
 800292e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002932:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002936:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800293a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	330c      	adds	r3, #12
 8002944:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002948:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800294c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002950:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002954:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002958:	e841 2300 	strex	r3, r2, [r1]
 800295c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002960:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002964:	2b00      	cmp	r3, #0
 8002966:	d1d9      	bne.n	800291c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	3314      	adds	r3, #20
 800296e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002970:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002972:	e853 3f00 	ldrex	r3, [r3]
 8002976:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002978:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800297a:	f023 0301 	bic.w	r3, r3, #1
 800297e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	3314      	adds	r3, #20
 8002988:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800298c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002990:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002992:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002994:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002998:	e841 2300 	strex	r3, r2, [r1]
 800299c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800299e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d1e1      	bne.n	8002968 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	3314      	adds	r3, #20
 80029aa:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029ac:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80029ae:	e853 3f00 	ldrex	r3, [r3]
 80029b2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80029b4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80029b6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80029ba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	3314      	adds	r3, #20
 80029c4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80029c8:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80029ca:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029cc:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80029ce:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80029d0:	e841 2300 	strex	r3, r2, [r1]
 80029d4:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80029d6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d1e3      	bne.n	80029a4 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2220      	movs	r2, #32
 80029e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2200      	movs	r2, #0
 80029e8:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	330c      	adds	r3, #12
 80029f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80029f4:	e853 3f00 	ldrex	r3, [r3]
 80029f8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80029fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80029fc:	f023 0310 	bic.w	r3, r3, #16
 8002a00:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	330c      	adds	r3, #12
 8002a0a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002a0e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002a10:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a12:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002a14:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002a16:	e841 2300 	strex	r3, r2, [r1]
 8002a1a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002a1c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d1e3      	bne.n	80029ea <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a26:	4618      	mov	r0, r3
 8002a28:	f7fe fd6e 	bl	8001508 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2202      	movs	r2, #2
 8002a30:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002a3a:	b29b      	uxth	r3, r3
 8002a3c:	1ad3      	subs	r3, r2, r3
 8002a3e:	b29b      	uxth	r3, r3
 8002a40:	4619      	mov	r1, r3
 8002a42:	6878      	ldr	r0, [r7, #4]
 8002a44:	f7fd fde6 	bl	8000614 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002a48:	e09c      	b.n	8002b84 <HAL_UART_IRQHandler+0x518>
 8002a4a:	bf00      	nop
 8002a4c:	080030d3 	.word	0x080030d3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002a58:	b29b      	uxth	r3, r3
 8002a5a:	1ad3      	subs	r3, r2, r3
 8002a5c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002a64:	b29b      	uxth	r3, r3
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	f000 808e 	beq.w	8002b88 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002a6c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	f000 8089 	beq.w	8002b88 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	330c      	adds	r3, #12
 8002a7c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a80:	e853 3f00 	ldrex	r3, [r3]
 8002a84:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002a86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a88:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002a8c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	330c      	adds	r3, #12
 8002a96:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8002a9a:	647a      	str	r2, [r7, #68]	@ 0x44
 8002a9c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a9e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002aa0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002aa2:	e841 2300 	strex	r3, r2, [r1]
 8002aa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002aa8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d1e3      	bne.n	8002a76 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	3314      	adds	r3, #20
 8002ab4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ab8:	e853 3f00 	ldrex	r3, [r3]
 8002abc:	623b      	str	r3, [r7, #32]
   return(result);
 8002abe:	6a3b      	ldr	r3, [r7, #32]
 8002ac0:	f023 0301 	bic.w	r3, r3, #1
 8002ac4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	3314      	adds	r3, #20
 8002ace:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002ad2:	633a      	str	r2, [r7, #48]	@ 0x30
 8002ad4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ad6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002ad8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002ada:	e841 2300 	strex	r3, r2, [r1]
 8002ade:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002ae0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d1e3      	bne.n	8002aae <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2220      	movs	r2, #32
 8002aea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2200      	movs	r2, #0
 8002af2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	330c      	adds	r3, #12
 8002afa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002afc:	693b      	ldr	r3, [r7, #16]
 8002afe:	e853 3f00 	ldrex	r3, [r3]
 8002b02:	60fb      	str	r3, [r7, #12]
   return(result);
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	f023 0310 	bic.w	r3, r3, #16
 8002b0a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	330c      	adds	r3, #12
 8002b14:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8002b18:	61fa      	str	r2, [r7, #28]
 8002b1a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b1c:	69b9      	ldr	r1, [r7, #24]
 8002b1e:	69fa      	ldr	r2, [r7, #28]
 8002b20:	e841 2300 	strex	r3, r2, [r1]
 8002b24:	617b      	str	r3, [r7, #20]
   return(result);
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d1e3      	bne.n	8002af4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2202      	movs	r2, #2
 8002b30:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002b32:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002b36:	4619      	mov	r1, r3
 8002b38:	6878      	ldr	r0, [r7, #4]
 8002b3a:	f7fd fd6b 	bl	8000614 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002b3e:	e023      	b.n	8002b88 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002b40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002b44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d009      	beq.n	8002b60 <HAL_UART_IRQHandler+0x4f4>
 8002b4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002b50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d003      	beq.n	8002b60 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002b58:	6878      	ldr	r0, [r7, #4]
 8002b5a:	f000 face 	bl	80030fa <UART_Transmit_IT>
    return;
 8002b5e:	e014      	b.n	8002b8a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002b60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002b64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d00e      	beq.n	8002b8a <HAL_UART_IRQHandler+0x51e>
 8002b6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002b70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d008      	beq.n	8002b8a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002b78:	6878      	ldr	r0, [r7, #4]
 8002b7a:	f000 fb0d 	bl	8003198 <UART_EndTransmit_IT>
    return;
 8002b7e:	e004      	b.n	8002b8a <HAL_UART_IRQHandler+0x51e>
    return;
 8002b80:	bf00      	nop
 8002b82:	e002      	b.n	8002b8a <HAL_UART_IRQHandler+0x51e>
      return;
 8002b84:	bf00      	nop
 8002b86:	e000      	b.n	8002b8a <HAL_UART_IRQHandler+0x51e>
      return;
 8002b88:	bf00      	nop
  }
}
 8002b8a:	37e8      	adds	r7, #232	@ 0xe8
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	bd80      	pop	{r7, pc}

08002b90 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8002b90:	b480      	push	{r7}
 8002b92:	b083      	sub	sp, #12
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8002b98:	bf00      	nop
 8002b9a:	370c      	adds	r7, #12
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	bc80      	pop	{r7}
 8002ba0:	4770      	bx	lr

08002ba2 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002ba2:	b480      	push	{r7}
 8002ba4:	b083      	sub	sp, #12
 8002ba6:	af00      	add	r7, sp, #0
 8002ba8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002baa:	bf00      	nop
 8002bac:	370c      	adds	r7, #12
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bc80      	pop	{r7}
 8002bb2:	4770      	bx	lr

08002bb4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	b083      	sub	sp, #12
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8002bbc:	bf00      	nop
 8002bbe:	370c      	adds	r7, #12
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bc80      	pop	{r7}
 8002bc4:	4770      	bx	lr

08002bc6 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002bc6:	b480      	push	{r7}
 8002bc8:	b083      	sub	sp, #12
 8002bca:	af00      	add	r7, sp, #0
 8002bcc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002bce:	bf00      	nop
 8002bd0:	370c      	adds	r7, #12
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bc80      	pop	{r7}
 8002bd6:	4770      	bx	lr

08002bd8 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b090      	sub	sp, #64	@ 0x40
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002be4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f003 0320 	and.w	r3, r3, #32
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d137      	bne.n	8002c64 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8002bf4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002bfa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	3314      	adds	r3, #20
 8002c00:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c04:	e853 3f00 	ldrex	r3, [r3]
 8002c08:	623b      	str	r3, [r7, #32]
   return(result);
 8002c0a:	6a3b      	ldr	r3, [r7, #32]
 8002c0c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002c10:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002c12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	3314      	adds	r3, #20
 8002c18:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002c1a:	633a      	str	r2, [r7, #48]	@ 0x30
 8002c1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c1e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002c20:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002c22:	e841 2300 	strex	r3, r2, [r1]
 8002c26:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002c28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d1e5      	bne.n	8002bfa <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002c2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	330c      	adds	r3, #12
 8002c34:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c36:	693b      	ldr	r3, [r7, #16]
 8002c38:	e853 3f00 	ldrex	r3, [r3]
 8002c3c:	60fb      	str	r3, [r7, #12]
   return(result);
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002c44:	637b      	str	r3, [r7, #52]	@ 0x34
 8002c46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	330c      	adds	r3, #12
 8002c4c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002c4e:	61fa      	str	r2, [r7, #28]
 8002c50:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c52:	69b9      	ldr	r1, [r7, #24]
 8002c54:	69fa      	ldr	r2, [r7, #28]
 8002c56:	e841 2300 	strex	r3, r2, [r1]
 8002c5a:	617b      	str	r3, [r7, #20]
   return(result);
 8002c5c:	697b      	ldr	r3, [r7, #20]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d1e5      	bne.n	8002c2e <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8002c62:	e002      	b.n	8002c6a <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8002c64:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8002c66:	f7fd fd09 	bl	800067c <HAL_UART_TxCpltCallback>
}
 8002c6a:	bf00      	nop
 8002c6c:	3740      	adds	r7, #64	@ 0x40
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bd80      	pop	{r7, pc}

08002c72 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002c72:	b580      	push	{r7, lr}
 8002c74:	b084      	sub	sp, #16
 8002c76:	af00      	add	r7, sp, #0
 8002c78:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c7e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8002c80:	68f8      	ldr	r0, [r7, #12]
 8002c82:	f7ff ff85 	bl	8002b90 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002c86:	bf00      	nop
 8002c88:	3710      	adds	r7, #16
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	bd80      	pop	{r7, pc}

08002c8e <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8002c8e:	b580      	push	{r7, lr}
 8002c90:	b09c      	sub	sp, #112	@ 0x70
 8002c92:	af00      	add	r7, sp, #0
 8002c94:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c9a:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f003 0320 	and.w	r3, r3, #32
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d172      	bne.n	8002d90 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8002caa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002cac:	2200      	movs	r2, #0
 8002cae:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002cb0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	330c      	adds	r3, #12
 8002cb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cb8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002cba:	e853 3f00 	ldrex	r3, [r3]
 8002cbe:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002cc0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002cc2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002cc6:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002cc8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	330c      	adds	r3, #12
 8002cce:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8002cd0:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002cd2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cd4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002cd6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002cd8:	e841 2300 	strex	r3, r2, [r1]
 8002cdc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002cde:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d1e5      	bne.n	8002cb0 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ce4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	3314      	adds	r3, #20
 8002cea:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cee:	e853 3f00 	ldrex	r3, [r3]
 8002cf2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002cf4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002cf6:	f023 0301 	bic.w	r3, r3, #1
 8002cfa:	667b      	str	r3, [r7, #100]	@ 0x64
 8002cfc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	3314      	adds	r3, #20
 8002d02:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8002d04:	647a      	str	r2, [r7, #68]	@ 0x44
 8002d06:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d08:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002d0a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002d0c:	e841 2300 	strex	r3, r2, [r1]
 8002d10:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002d12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d1e5      	bne.n	8002ce4 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002d18:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	3314      	adds	r3, #20
 8002d1e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d22:	e853 3f00 	ldrex	r3, [r3]
 8002d26:	623b      	str	r3, [r7, #32]
   return(result);
 8002d28:	6a3b      	ldr	r3, [r7, #32]
 8002d2a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002d2e:	663b      	str	r3, [r7, #96]	@ 0x60
 8002d30:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	3314      	adds	r3, #20
 8002d36:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002d38:	633a      	str	r2, [r7, #48]	@ 0x30
 8002d3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d3c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002d3e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002d40:	e841 2300 	strex	r3, r2, [r1]
 8002d44:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002d46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d1e5      	bne.n	8002d18 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002d4c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002d4e:	2220      	movs	r2, #32
 8002d50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002d54:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002d56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d58:	2b01      	cmp	r3, #1
 8002d5a:	d119      	bne.n	8002d90 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002d5c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	330c      	adds	r3, #12
 8002d62:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d64:	693b      	ldr	r3, [r7, #16]
 8002d66:	e853 3f00 	ldrex	r3, [r3]
 8002d6a:	60fb      	str	r3, [r7, #12]
   return(result);
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	f023 0310 	bic.w	r3, r3, #16
 8002d72:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002d74:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	330c      	adds	r3, #12
 8002d7a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8002d7c:	61fa      	str	r2, [r7, #28]
 8002d7e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d80:	69b9      	ldr	r1, [r7, #24]
 8002d82:	69fa      	ldr	r2, [r7, #28]
 8002d84:	e841 2300 	strex	r3, r2, [r1]
 8002d88:	617b      	str	r3, [r7, #20]
   return(result);
 8002d8a:	697b      	ldr	r3, [r7, #20]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d1e5      	bne.n	8002d5c <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002d90:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002d92:	2200      	movs	r2, #0
 8002d94:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002d96:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d9a:	2b01      	cmp	r3, #1
 8002d9c:	d106      	bne.n	8002dac <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002d9e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002da0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002da2:	4619      	mov	r1, r3
 8002da4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8002da6:	f7fd fc35 	bl	8000614 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8002daa:	e002      	b.n	8002db2 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8002dac:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8002dae:	f7ff fef8 	bl	8002ba2 <HAL_UART_RxCpltCallback>
}
 8002db2:	bf00      	nop
 8002db4:	3770      	adds	r7, #112	@ 0x70
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd80      	pop	{r7, pc}

08002dba <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002dba:	b580      	push	{r7, lr}
 8002dbc:	b084      	sub	sp, #16
 8002dbe:	af00      	add	r7, sp, #0
 8002dc0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dc6:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	2201      	movs	r2, #1
 8002dcc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dd2:	2b01      	cmp	r3, #1
 8002dd4:	d108      	bne.n	8002de8 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002dda:	085b      	lsrs	r3, r3, #1
 8002ddc:	b29b      	uxth	r3, r3
 8002dde:	4619      	mov	r1, r3
 8002de0:	68f8      	ldr	r0, [r7, #12]
 8002de2:	f7fd fc17 	bl	8000614 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8002de6:	e002      	b.n	8002dee <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8002de8:	68f8      	ldr	r0, [r7, #12]
 8002dea:	f7ff fee3 	bl	8002bb4 <HAL_UART_RxHalfCpltCallback>
}
 8002dee:	bf00      	nop
 8002df0:	3710      	adds	r7, #16
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bd80      	pop	{r7, pc}

08002df6 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8002df6:	b580      	push	{r7, lr}
 8002df8:	b084      	sub	sp, #16
 8002dfa:	af00      	add	r7, sp, #0
 8002dfc:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8002dfe:	2300      	movs	r3, #0
 8002e00:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e06:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8002e08:	68bb      	ldr	r3, [r7, #8]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	695b      	ldr	r3, [r3, #20]
 8002e0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	bf14      	ite	ne
 8002e16:	2301      	movne	r3, #1
 8002e18:	2300      	moveq	r3, #0
 8002e1a:	b2db      	uxtb	r3, r3
 8002e1c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8002e1e:	68bb      	ldr	r3, [r7, #8]
 8002e20:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e24:	b2db      	uxtb	r3, r3
 8002e26:	2b21      	cmp	r3, #33	@ 0x21
 8002e28:	d108      	bne.n	8002e3c <UART_DMAError+0x46>
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d005      	beq.n	8002e3c <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8002e30:	68bb      	ldr	r3, [r7, #8]
 8002e32:	2200      	movs	r2, #0
 8002e34:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8002e36:	68b8      	ldr	r0, [r7, #8]
 8002e38:	f000 f8c2 	bl	8002fc0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002e3c:	68bb      	ldr	r3, [r7, #8]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	695b      	ldr	r3, [r3, #20]
 8002e42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	bf14      	ite	ne
 8002e4a:	2301      	movne	r3, #1
 8002e4c:	2300      	moveq	r3, #0
 8002e4e:	b2db      	uxtb	r3, r3
 8002e50:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8002e52:	68bb      	ldr	r3, [r7, #8]
 8002e54:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002e58:	b2db      	uxtb	r3, r3
 8002e5a:	2b22      	cmp	r3, #34	@ 0x22
 8002e5c:	d108      	bne.n	8002e70 <UART_DMAError+0x7a>
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d005      	beq.n	8002e70 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8002e64:	68bb      	ldr	r3, [r7, #8]
 8002e66:	2200      	movs	r2, #0
 8002e68:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8002e6a:	68b8      	ldr	r0, [r7, #8]
 8002e6c:	f000 f8cf 	bl	800300e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8002e70:	68bb      	ldr	r3, [r7, #8]
 8002e72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e74:	f043 0210 	orr.w	r2, r3, #16
 8002e78:	68bb      	ldr	r3, [r7, #8]
 8002e7a:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002e7c:	68b8      	ldr	r0, [r7, #8]
 8002e7e:	f7ff fea2 	bl	8002bc6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002e82:	bf00      	nop
 8002e84:	3710      	adds	r7, #16
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}
	...

08002e8c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b098      	sub	sp, #96	@ 0x60
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	60f8      	str	r0, [r7, #12]
 8002e94:	60b9      	str	r1, [r7, #8]
 8002e96:	4613      	mov	r3, r2
 8002e98:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8002e9a:	68ba      	ldr	r2, [r7, #8]
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	88fa      	ldrh	r2, [r7, #6]
 8002ea4:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	2222      	movs	r2, #34	@ 0x22
 8002eb0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002eb8:	4a3e      	ldr	r2, [pc, #248]	@ (8002fb4 <UART_Start_Receive_DMA+0x128>)
 8002eba:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ec0:	4a3d      	ldr	r2, [pc, #244]	@ (8002fb8 <UART_Start_Receive_DMA+0x12c>)
 8002ec2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ec8:	4a3c      	ldr	r2, [pc, #240]	@ (8002fbc <UART_Start_Receive_DMA+0x130>)
 8002eca:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8002ed4:	f107 0308 	add.w	r3, r7, #8
 8002ed8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	3304      	adds	r3, #4
 8002ee4:	4619      	mov	r1, r3
 8002ee6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002ee8:	681a      	ldr	r2, [r3, #0]
 8002eea:	88fb      	ldrh	r3, [r7, #6]
 8002eec:	f7fe faac 	bl	8001448 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	613b      	str	r3, [r7, #16]
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	613b      	str	r3, [r7, #16]
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	613b      	str	r3, [r7, #16]
 8002f04:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	691b      	ldr	r3, [r3, #16]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d019      	beq.n	8002f42 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	330c      	adds	r3, #12
 8002f14:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f16:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f18:	e853 3f00 	ldrex	r3, [r3]
 8002f1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002f1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f24:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	330c      	adds	r3, #12
 8002f2c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002f2e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8002f30:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f32:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8002f34:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002f36:	e841 2300 	strex	r3, r2, [r1]
 8002f3a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8002f3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d1e5      	bne.n	8002f0e <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	3314      	adds	r3, #20
 8002f48:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f4c:	e853 3f00 	ldrex	r3, [r3]
 8002f50:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002f52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f54:	f043 0301 	orr.w	r3, r3, #1
 8002f58:	657b      	str	r3, [r7, #84]	@ 0x54
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	3314      	adds	r3, #20
 8002f60:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002f62:	63ba      	str	r2, [r7, #56]	@ 0x38
 8002f64:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f66:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8002f68:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002f6a:	e841 2300 	strex	r3, r2, [r1]
 8002f6e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002f70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d1e5      	bne.n	8002f42 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	3314      	adds	r3, #20
 8002f7c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f7e:	69bb      	ldr	r3, [r7, #24]
 8002f80:	e853 3f00 	ldrex	r3, [r3]
 8002f84:	617b      	str	r3, [r7, #20]
   return(result);
 8002f86:	697b      	ldr	r3, [r7, #20]
 8002f88:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002f8c:	653b      	str	r3, [r7, #80]	@ 0x50
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	3314      	adds	r3, #20
 8002f94:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8002f96:	627a      	str	r2, [r7, #36]	@ 0x24
 8002f98:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f9a:	6a39      	ldr	r1, [r7, #32]
 8002f9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f9e:	e841 2300 	strex	r3, r2, [r1]
 8002fa2:	61fb      	str	r3, [r7, #28]
   return(result);
 8002fa4:	69fb      	ldr	r3, [r7, #28]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d1e5      	bne.n	8002f76 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8002faa:	2300      	movs	r3, #0
}
 8002fac:	4618      	mov	r0, r3
 8002fae:	3760      	adds	r7, #96	@ 0x60
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	bd80      	pop	{r7, pc}
 8002fb4:	08002c8f 	.word	0x08002c8f
 8002fb8:	08002dbb 	.word	0x08002dbb
 8002fbc:	08002df7 	.word	0x08002df7

08002fc0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	b089      	sub	sp, #36	@ 0x24
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	330c      	adds	r3, #12
 8002fce:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	e853 3f00 	ldrex	r3, [r3]
 8002fd6:	60bb      	str	r3, [r7, #8]
   return(result);
 8002fd8:	68bb      	ldr	r3, [r7, #8]
 8002fda:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8002fde:	61fb      	str	r3, [r7, #28]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	330c      	adds	r3, #12
 8002fe6:	69fa      	ldr	r2, [r7, #28]
 8002fe8:	61ba      	str	r2, [r7, #24]
 8002fea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fec:	6979      	ldr	r1, [r7, #20]
 8002fee:	69ba      	ldr	r2, [r7, #24]
 8002ff0:	e841 2300 	strex	r3, r2, [r1]
 8002ff4:	613b      	str	r3, [r7, #16]
   return(result);
 8002ff6:	693b      	ldr	r3, [r7, #16]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d1e5      	bne.n	8002fc8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2220      	movs	r2, #32
 8003000:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8003004:	bf00      	nop
 8003006:	3724      	adds	r7, #36	@ 0x24
 8003008:	46bd      	mov	sp, r7
 800300a:	bc80      	pop	{r7}
 800300c:	4770      	bx	lr

0800300e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800300e:	b480      	push	{r7}
 8003010:	b095      	sub	sp, #84	@ 0x54
 8003012:	af00      	add	r7, sp, #0
 8003014:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	330c      	adds	r3, #12
 800301c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800301e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003020:	e853 3f00 	ldrex	r3, [r3]
 8003024:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003026:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003028:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800302c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	330c      	adds	r3, #12
 8003034:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003036:	643a      	str	r2, [r7, #64]	@ 0x40
 8003038:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800303a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800303c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800303e:	e841 2300 	strex	r3, r2, [r1]
 8003042:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003044:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003046:	2b00      	cmp	r3, #0
 8003048:	d1e5      	bne.n	8003016 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	3314      	adds	r3, #20
 8003050:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003052:	6a3b      	ldr	r3, [r7, #32]
 8003054:	e853 3f00 	ldrex	r3, [r3]
 8003058:	61fb      	str	r3, [r7, #28]
   return(result);
 800305a:	69fb      	ldr	r3, [r7, #28]
 800305c:	f023 0301 	bic.w	r3, r3, #1
 8003060:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	3314      	adds	r3, #20
 8003068:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800306a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800306c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800306e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003070:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003072:	e841 2300 	strex	r3, r2, [r1]
 8003076:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800307a:	2b00      	cmp	r3, #0
 800307c:	d1e5      	bne.n	800304a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003082:	2b01      	cmp	r3, #1
 8003084:	d119      	bne.n	80030ba <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	330c      	adds	r3, #12
 800308c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	e853 3f00 	ldrex	r3, [r3]
 8003094:	60bb      	str	r3, [r7, #8]
   return(result);
 8003096:	68bb      	ldr	r3, [r7, #8]
 8003098:	f023 0310 	bic.w	r3, r3, #16
 800309c:	647b      	str	r3, [r7, #68]	@ 0x44
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	330c      	adds	r3, #12
 80030a4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80030a6:	61ba      	str	r2, [r7, #24]
 80030a8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030aa:	6979      	ldr	r1, [r7, #20]
 80030ac:	69ba      	ldr	r2, [r7, #24]
 80030ae:	e841 2300 	strex	r3, r2, [r1]
 80030b2:	613b      	str	r3, [r7, #16]
   return(result);
 80030b4:	693b      	ldr	r3, [r7, #16]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d1e5      	bne.n	8003086 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2220      	movs	r2, #32
 80030be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2200      	movs	r2, #0
 80030c6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80030c8:	bf00      	nop
 80030ca:	3754      	adds	r7, #84	@ 0x54
 80030cc:	46bd      	mov	sp, r7
 80030ce:	bc80      	pop	{r7}
 80030d0:	4770      	bx	lr

080030d2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80030d2:	b580      	push	{r7, lr}
 80030d4:	b084      	sub	sp, #16
 80030d6:	af00      	add	r7, sp, #0
 80030d8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030de:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	2200      	movs	r2, #0
 80030e4:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	2200      	movs	r2, #0
 80030ea:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80030ec:	68f8      	ldr	r0, [r7, #12]
 80030ee:	f7ff fd6a 	bl	8002bc6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80030f2:	bf00      	nop
 80030f4:	3710      	adds	r7, #16
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}

080030fa <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80030fa:	b480      	push	{r7}
 80030fc:	b085      	sub	sp, #20
 80030fe:	af00      	add	r7, sp, #0
 8003100:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003108:	b2db      	uxtb	r3, r3
 800310a:	2b21      	cmp	r3, #33	@ 0x21
 800310c:	d13e      	bne.n	800318c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	689b      	ldr	r3, [r3, #8]
 8003112:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003116:	d114      	bne.n	8003142 <UART_Transmit_IT+0x48>
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	691b      	ldr	r3, [r3, #16]
 800311c:	2b00      	cmp	r3, #0
 800311e:	d110      	bne.n	8003142 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6a1b      	ldr	r3, [r3, #32]
 8003124:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	881b      	ldrh	r3, [r3, #0]
 800312a:	461a      	mov	r2, r3
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003134:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6a1b      	ldr	r3, [r3, #32]
 800313a:	1c9a      	adds	r2, r3, #2
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	621a      	str	r2, [r3, #32]
 8003140:	e008      	b.n	8003154 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6a1b      	ldr	r3, [r3, #32]
 8003146:	1c59      	adds	r1, r3, #1
 8003148:	687a      	ldr	r2, [r7, #4]
 800314a:	6211      	str	r1, [r2, #32]
 800314c:	781a      	ldrb	r2, [r3, #0]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003158:	b29b      	uxth	r3, r3
 800315a:	3b01      	subs	r3, #1
 800315c:	b29b      	uxth	r3, r3
 800315e:	687a      	ldr	r2, [r7, #4]
 8003160:	4619      	mov	r1, r3
 8003162:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003164:	2b00      	cmp	r3, #0
 8003166:	d10f      	bne.n	8003188 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	68da      	ldr	r2, [r3, #12]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003176:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	68da      	ldr	r2, [r3, #12]
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003186:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003188:	2300      	movs	r3, #0
 800318a:	e000      	b.n	800318e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800318c:	2302      	movs	r3, #2
  }
}
 800318e:	4618      	mov	r0, r3
 8003190:	3714      	adds	r7, #20
 8003192:	46bd      	mov	sp, r7
 8003194:	bc80      	pop	{r7}
 8003196:	4770      	bx	lr

08003198 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b082      	sub	sp, #8
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	68da      	ldr	r2, [r3, #12]
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80031ae:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2220      	movs	r2, #32
 80031b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80031b8:	6878      	ldr	r0, [r7, #4]
 80031ba:	f7fd fa5f 	bl	800067c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80031be:	2300      	movs	r3, #0
}
 80031c0:	4618      	mov	r0, r3
 80031c2:	3708      	adds	r7, #8
 80031c4:	46bd      	mov	sp, r7
 80031c6:	bd80      	pop	{r7, pc}

080031c8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b08c      	sub	sp, #48	@ 0x30
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80031d6:	b2db      	uxtb	r3, r3
 80031d8:	2b22      	cmp	r3, #34	@ 0x22
 80031da:	f040 80ae 	bne.w	800333a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	689b      	ldr	r3, [r3, #8]
 80031e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80031e6:	d117      	bne.n	8003218 <UART_Receive_IT+0x50>
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	691b      	ldr	r3, [r3, #16]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d113      	bne.n	8003218 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80031f0:	2300      	movs	r3, #0
 80031f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031f8:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	b29b      	uxth	r3, r3
 8003202:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003206:	b29a      	uxth	r2, r3
 8003208:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800320a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003210:	1c9a      	adds	r2, r3, #2
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	629a      	str	r2, [r3, #40]	@ 0x28
 8003216:	e026      	b.n	8003266 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800321c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800321e:	2300      	movs	r3, #0
 8003220:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	689b      	ldr	r3, [r3, #8]
 8003226:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800322a:	d007      	beq.n	800323c <UART_Receive_IT+0x74>
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	689b      	ldr	r3, [r3, #8]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d10a      	bne.n	800324a <UART_Receive_IT+0x82>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	691b      	ldr	r3, [r3, #16]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d106      	bne.n	800324a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	b2da      	uxtb	r2, r3
 8003244:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003246:	701a      	strb	r2, [r3, #0]
 8003248:	e008      	b.n	800325c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	b2db      	uxtb	r3, r3
 8003252:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003256:	b2da      	uxtb	r2, r3
 8003258:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800325a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003260:	1c5a      	adds	r2, r3, #1
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800326a:	b29b      	uxth	r3, r3
 800326c:	3b01      	subs	r3, #1
 800326e:	b29b      	uxth	r3, r3
 8003270:	687a      	ldr	r2, [r7, #4]
 8003272:	4619      	mov	r1, r3
 8003274:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8003276:	2b00      	cmp	r3, #0
 8003278:	d15d      	bne.n	8003336 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	68da      	ldr	r2, [r3, #12]
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f022 0220 	bic.w	r2, r2, #32
 8003288:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	68da      	ldr	r2, [r3, #12]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003298:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	695a      	ldr	r2, [r3, #20]
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f022 0201 	bic.w	r2, r2, #1
 80032a8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2220      	movs	r2, #32
 80032ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2200      	movs	r2, #0
 80032b6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032bc:	2b01      	cmp	r3, #1
 80032be:	d135      	bne.n	800332c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2200      	movs	r2, #0
 80032c4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	330c      	adds	r3, #12
 80032cc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032ce:	697b      	ldr	r3, [r7, #20]
 80032d0:	e853 3f00 	ldrex	r3, [r3]
 80032d4:	613b      	str	r3, [r7, #16]
   return(result);
 80032d6:	693b      	ldr	r3, [r7, #16]
 80032d8:	f023 0310 	bic.w	r3, r3, #16
 80032dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	330c      	adds	r3, #12
 80032e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80032e6:	623a      	str	r2, [r7, #32]
 80032e8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032ea:	69f9      	ldr	r1, [r7, #28]
 80032ec:	6a3a      	ldr	r2, [r7, #32]
 80032ee:	e841 2300 	strex	r3, r2, [r1]
 80032f2:	61bb      	str	r3, [r7, #24]
   return(result);
 80032f4:	69bb      	ldr	r3, [r7, #24]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d1e5      	bne.n	80032c6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f003 0310 	and.w	r3, r3, #16
 8003304:	2b10      	cmp	r3, #16
 8003306:	d10a      	bne.n	800331e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003308:	2300      	movs	r3, #0
 800330a:	60fb      	str	r3, [r7, #12]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	60fb      	str	r3, [r7, #12]
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	60fb      	str	r3, [r7, #12]
 800331c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003322:	4619      	mov	r1, r3
 8003324:	6878      	ldr	r0, [r7, #4]
 8003326:	f7fd f975 	bl	8000614 <HAL_UARTEx_RxEventCallback>
 800332a:	e002      	b.n	8003332 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800332c:	6878      	ldr	r0, [r7, #4]
 800332e:	f7ff fc38 	bl	8002ba2 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003332:	2300      	movs	r3, #0
 8003334:	e002      	b.n	800333c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003336:	2300      	movs	r3, #0
 8003338:	e000      	b.n	800333c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800333a:	2302      	movs	r3, #2
  }
}
 800333c:	4618      	mov	r0, r3
 800333e:	3730      	adds	r7, #48	@ 0x30
 8003340:	46bd      	mov	sp, r7
 8003342:	bd80      	pop	{r7, pc}

08003344 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b084      	sub	sp, #16
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	691b      	ldr	r3, [r3, #16]
 8003352:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	68da      	ldr	r2, [r3, #12]
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	430a      	orrs	r2, r1
 8003360:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	689a      	ldr	r2, [r3, #8]
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	691b      	ldr	r3, [r3, #16]
 800336a:	431a      	orrs	r2, r3
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	695b      	ldr	r3, [r3, #20]
 8003370:	4313      	orrs	r3, r2
 8003372:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	68db      	ldr	r3, [r3, #12]
 800337a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800337e:	f023 030c 	bic.w	r3, r3, #12
 8003382:	687a      	ldr	r2, [r7, #4]
 8003384:	6812      	ldr	r2, [r2, #0]
 8003386:	68b9      	ldr	r1, [r7, #8]
 8003388:	430b      	orrs	r3, r1
 800338a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	695b      	ldr	r3, [r3, #20]
 8003392:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	699a      	ldr	r2, [r3, #24]
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	430a      	orrs	r2, r1
 80033a0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4a2c      	ldr	r2, [pc, #176]	@ (8003458 <UART_SetConfig+0x114>)
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d103      	bne.n	80033b4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80033ac:	f7ff f80e 	bl	80023cc <HAL_RCC_GetPCLK2Freq>
 80033b0:	60f8      	str	r0, [r7, #12]
 80033b2:	e002      	b.n	80033ba <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80033b4:	f7fe fff6 	bl	80023a4 <HAL_RCC_GetPCLK1Freq>
 80033b8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80033ba:	68fa      	ldr	r2, [r7, #12]
 80033bc:	4613      	mov	r3, r2
 80033be:	009b      	lsls	r3, r3, #2
 80033c0:	4413      	add	r3, r2
 80033c2:	009a      	lsls	r2, r3, #2
 80033c4:	441a      	add	r2, r3
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	685b      	ldr	r3, [r3, #4]
 80033ca:	009b      	lsls	r3, r3, #2
 80033cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80033d0:	4a22      	ldr	r2, [pc, #136]	@ (800345c <UART_SetConfig+0x118>)
 80033d2:	fba2 2303 	umull	r2, r3, r2, r3
 80033d6:	095b      	lsrs	r3, r3, #5
 80033d8:	0119      	lsls	r1, r3, #4
 80033da:	68fa      	ldr	r2, [r7, #12]
 80033dc:	4613      	mov	r3, r2
 80033de:	009b      	lsls	r3, r3, #2
 80033e0:	4413      	add	r3, r2
 80033e2:	009a      	lsls	r2, r3, #2
 80033e4:	441a      	add	r2, r3
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	009b      	lsls	r3, r3, #2
 80033ec:	fbb2 f2f3 	udiv	r2, r2, r3
 80033f0:	4b1a      	ldr	r3, [pc, #104]	@ (800345c <UART_SetConfig+0x118>)
 80033f2:	fba3 0302 	umull	r0, r3, r3, r2
 80033f6:	095b      	lsrs	r3, r3, #5
 80033f8:	2064      	movs	r0, #100	@ 0x64
 80033fa:	fb00 f303 	mul.w	r3, r0, r3
 80033fe:	1ad3      	subs	r3, r2, r3
 8003400:	011b      	lsls	r3, r3, #4
 8003402:	3332      	adds	r3, #50	@ 0x32
 8003404:	4a15      	ldr	r2, [pc, #84]	@ (800345c <UART_SetConfig+0x118>)
 8003406:	fba2 2303 	umull	r2, r3, r2, r3
 800340a:	095b      	lsrs	r3, r3, #5
 800340c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003410:	4419      	add	r1, r3
 8003412:	68fa      	ldr	r2, [r7, #12]
 8003414:	4613      	mov	r3, r2
 8003416:	009b      	lsls	r3, r3, #2
 8003418:	4413      	add	r3, r2
 800341a:	009a      	lsls	r2, r3, #2
 800341c:	441a      	add	r2, r3
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	009b      	lsls	r3, r3, #2
 8003424:	fbb2 f2f3 	udiv	r2, r2, r3
 8003428:	4b0c      	ldr	r3, [pc, #48]	@ (800345c <UART_SetConfig+0x118>)
 800342a:	fba3 0302 	umull	r0, r3, r3, r2
 800342e:	095b      	lsrs	r3, r3, #5
 8003430:	2064      	movs	r0, #100	@ 0x64
 8003432:	fb00 f303 	mul.w	r3, r0, r3
 8003436:	1ad3      	subs	r3, r2, r3
 8003438:	011b      	lsls	r3, r3, #4
 800343a:	3332      	adds	r3, #50	@ 0x32
 800343c:	4a07      	ldr	r2, [pc, #28]	@ (800345c <UART_SetConfig+0x118>)
 800343e:	fba2 2303 	umull	r2, r3, r2, r3
 8003442:	095b      	lsrs	r3, r3, #5
 8003444:	f003 020f 	and.w	r2, r3, #15
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	440a      	add	r2, r1
 800344e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003450:	bf00      	nop
 8003452:	3710      	adds	r7, #16
 8003454:	46bd      	mov	sp, r7
 8003456:	bd80      	pop	{r7, pc}
 8003458:	40013800 	.word	0x40013800
 800345c:	51eb851f 	.word	0x51eb851f

08003460 <memset>:
 8003460:	4603      	mov	r3, r0
 8003462:	4402      	add	r2, r0
 8003464:	4293      	cmp	r3, r2
 8003466:	d100      	bne.n	800346a <memset+0xa>
 8003468:	4770      	bx	lr
 800346a:	f803 1b01 	strb.w	r1, [r3], #1
 800346e:	e7f9      	b.n	8003464 <memset+0x4>

08003470 <__libc_init_array>:
 8003470:	b570      	push	{r4, r5, r6, lr}
 8003472:	2600      	movs	r6, #0
 8003474:	4d0c      	ldr	r5, [pc, #48]	@ (80034a8 <__libc_init_array+0x38>)
 8003476:	4c0d      	ldr	r4, [pc, #52]	@ (80034ac <__libc_init_array+0x3c>)
 8003478:	1b64      	subs	r4, r4, r5
 800347a:	10a4      	asrs	r4, r4, #2
 800347c:	42a6      	cmp	r6, r4
 800347e:	d109      	bne.n	8003494 <__libc_init_array+0x24>
 8003480:	f000 f828 	bl	80034d4 <_init>
 8003484:	2600      	movs	r6, #0
 8003486:	4d0a      	ldr	r5, [pc, #40]	@ (80034b0 <__libc_init_array+0x40>)
 8003488:	4c0a      	ldr	r4, [pc, #40]	@ (80034b4 <__libc_init_array+0x44>)
 800348a:	1b64      	subs	r4, r4, r5
 800348c:	10a4      	asrs	r4, r4, #2
 800348e:	42a6      	cmp	r6, r4
 8003490:	d105      	bne.n	800349e <__libc_init_array+0x2e>
 8003492:	bd70      	pop	{r4, r5, r6, pc}
 8003494:	f855 3b04 	ldr.w	r3, [r5], #4
 8003498:	4798      	blx	r3
 800349a:	3601      	adds	r6, #1
 800349c:	e7ee      	b.n	800347c <__libc_init_array+0xc>
 800349e:	f855 3b04 	ldr.w	r3, [r5], #4
 80034a2:	4798      	blx	r3
 80034a4:	3601      	adds	r6, #1
 80034a6:	e7f2      	b.n	800348e <__libc_init_array+0x1e>
 80034a8:	08003518 	.word	0x08003518
 80034ac:	08003518 	.word	0x08003518
 80034b0:	08003518 	.word	0x08003518
 80034b4:	0800351c 	.word	0x0800351c

080034b8 <memcpy>:
 80034b8:	440a      	add	r2, r1
 80034ba:	4291      	cmp	r1, r2
 80034bc:	f100 33ff 	add.w	r3, r0, #4294967295
 80034c0:	d100      	bne.n	80034c4 <memcpy+0xc>
 80034c2:	4770      	bx	lr
 80034c4:	b510      	push	{r4, lr}
 80034c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80034ca:	4291      	cmp	r1, r2
 80034cc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80034d0:	d1f9      	bne.n	80034c6 <memcpy+0xe>
 80034d2:	bd10      	pop	{r4, pc}

080034d4 <_init>:
 80034d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034d6:	bf00      	nop
 80034d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80034da:	bc08      	pop	{r3}
 80034dc:	469e      	mov	lr, r3
 80034de:	4770      	bx	lr

080034e0 <_fini>:
 80034e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034e2:	bf00      	nop
 80034e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80034e6:	bc08      	pop	{r3}
 80034e8:	469e      	mov	lr, r3
 80034ea:	4770      	bx	lr
