{
  "module_name": "cs46xx.h",
  "hash_id": "5b481b8b0e36e746eb597b44162443fa9e6d4e39196a3b77f97e0b0908a9f02c",
  "original_prompt": "Ingested from linux-6.6.14/sound/pci/cs46xx/cs46xx.h",
  "human_readable_source": " \n#ifndef __SOUND_CS46XX_H\n#define __SOUND_CS46XX_H\n\n \n\n#include <sound/pcm.h>\n#include <sound/pcm-indirect.h>\n#include <sound/rawmidi.h>\n#include <sound/ac97_codec.h>\n#include \"cs46xx_dsp_spos.h\"\n\n \n\n \n#define BA0_HISR\t\t\t\t0x00000000\n#define BA0_HSR0                                0x00000004\n#define BA0_HICR                                0x00000008\n#define BA0_DMSR                                0x00000100\n#define BA0_HSAR                                0x00000110\n#define BA0_HDAR                                0x00000114\n#define BA0_HDMR                                0x00000118\n#define BA0_HDCR                                0x0000011C\n#define BA0_PFMC                                0x00000200\n#define BA0_PFCV1                               0x00000204\n#define BA0_PFCV2                               0x00000208\n#define BA0_PCICFG00                            0x00000300\n#define BA0_PCICFG04                            0x00000304\n#define BA0_PCICFG08                            0x00000308\n#define BA0_PCICFG0C                            0x0000030C\n#define BA0_PCICFG10                            0x00000310\n#define BA0_PCICFG14                            0x00000314\n#define BA0_PCICFG18                            0x00000318\n#define BA0_PCICFG1C                            0x0000031C\n#define BA0_PCICFG20                            0x00000320\n#define BA0_PCICFG24                            0x00000324\n#define BA0_PCICFG28                            0x00000328\n#define BA0_PCICFG2C                            0x0000032C\n#define BA0_PCICFG30                            0x00000330\n#define BA0_PCICFG34                            0x00000334\n#define BA0_PCICFG38                            0x00000338\n#define BA0_PCICFG3C                            0x0000033C\n#define BA0_CLKCR1                              0x00000400\n#define BA0_CLKCR2                              0x00000404\n#define BA0_PLLM                                0x00000408\n#define BA0_PLLCC                               0x0000040C\n#define BA0_FRR                                 0x00000410 \n#define BA0_CFL1                                0x00000414\n#define BA0_CFL2                                0x00000418\n#define BA0_SERMC1                              0x00000420\n#define BA0_SERMC2                              0x00000424\n#define BA0_SERC1                               0x00000428\n#define BA0_SERC2                               0x0000042C\n#define BA0_SERC3                               0x00000430\n#define BA0_SERC4                               0x00000434\n#define BA0_SERC5                               0x00000438\n#define BA0_SERBSP                              0x0000043C\n#define BA0_SERBST                              0x00000440\n#define BA0_SERBCM                              0x00000444\n#define BA0_SERBAD                              0x00000448\n#define BA0_SERBCF                              0x0000044C\n#define BA0_SERBWP                              0x00000450\n#define BA0_SERBRP                              0x00000454\n#ifndef NO_CS4612\n#define BA0_ASER_FADDR                          0x00000458\n#endif\n#define BA0_ACCTL                               0x00000460\n#define BA0_ACSTS                               0x00000464\n#define BA0_ACOSV                               0x00000468\n#define BA0_ACCAD                               0x0000046C\n#define BA0_ACCDA                               0x00000470\n#define BA0_ACISV                               0x00000474\n#define BA0_ACSAD                               0x00000478\n#define BA0_ACSDA                               0x0000047C\n#define BA0_JSPT                                0x00000480\n#define BA0_JSCTL                               0x00000484\n#define BA0_JSC1                                0x00000488\n#define BA0_JSC2                                0x0000048C\n#define BA0_MIDCR                               0x00000490\n#define BA0_MIDSR                               0x00000494\n#define BA0_MIDWP                               0x00000498\n#define BA0_MIDRP                               0x0000049C\n#define BA0_JSIO                                0x000004A0\n#ifndef NO_CS4612\n#define BA0_ASER_MASTER                         0x000004A4\n#endif\n#define BA0_CFGI                                0x000004B0\n#define BA0_SSVID                               0x000004B4\n#define BA0_GPIOR                               0x000004B8\n#ifndef NO_CS4612\n#define BA0_EGPIODR                             0x000004BC\n#define BA0_EGPIOPTR                            0x000004C0\n#define BA0_EGPIOTR                             0x000004C4\n#define BA0_EGPIOWR                             0x000004C8\n#define BA0_EGPIOSR                             0x000004CC\n#define BA0_SERC6                               0x000004D0\n#define BA0_SERC7                               0x000004D4\n#define BA0_SERACC                              0x000004D8\n#define BA0_ACCTL2                              0x000004E0\n#define BA0_ACSTS2                              0x000004E4\n#define BA0_ACOSV2                              0x000004E8\n#define BA0_ACCAD2                              0x000004EC\n#define BA0_ACCDA2                              0x000004F0\n#define BA0_ACISV2                              0x000004F4\n#define BA0_ACSAD2                              0x000004F8\n#define BA0_ACSDA2                              0x000004FC\n#define BA0_IOTAC0                              0x00000500\n#define BA0_IOTAC1                              0x00000504\n#define BA0_IOTAC2                              0x00000508\n#define BA0_IOTAC3                              0x0000050C\n#define BA0_IOTAC4                              0x00000510\n#define BA0_IOTAC5                              0x00000514\n#define BA0_IOTAC6                              0x00000518\n#define BA0_IOTAC7                              0x0000051C\n#define BA0_IOTAC8                              0x00000520\n#define BA0_IOTAC9                              0x00000524\n#define BA0_IOTAC10                             0x00000528\n#define BA0_IOTAC11                             0x0000052C\n#define BA0_IOTFR0                              0x00000540\n#define BA0_IOTFR1                              0x00000544\n#define BA0_IOTFR2                              0x00000548\n#define BA0_IOTFR3                              0x0000054C\n#define BA0_IOTFR4                              0x00000550\n#define BA0_IOTFR5                              0x00000554\n#define BA0_IOTFR6                              0x00000558\n#define BA0_IOTFR7                              0x0000055C\n#define BA0_IOTFIFO                             0x00000580\n#define BA0_IOTRRD                              0x00000584\n#define BA0_IOTFP                               0x00000588\n#define BA0_IOTCR                               0x0000058C\n#define BA0_DPCID                               0x00000590\n#define BA0_DPCIA                               0x00000594\n#define BA0_DPCIC                               0x00000598\n#define BA0_PCPCIR                              0x00000600\n#define BA0_PCPCIG                              0x00000604\n#define BA0_PCPCIEN                             0x00000608\n#define BA0_EPCIPMC                             0x00000610\n#endif\n\n \n#define BA1_SP_DMEM0                            0x00000000\n#define BA1_SP_DMEM1                            0x00010000\n#define BA1_SP_PMEM                             0x00020000\n#define BA1_SP_REG\t\t\t\t0x00030000\n#define BA1_SPCR                                0x00030000\n#define BA1_DREG                                0x00030004\n#define BA1_DSRWP                               0x00030008\n#define BA1_TWPR                                0x0003000C\n#define BA1_SPWR                                0x00030010\n#define BA1_SPIR                                0x00030014\n#define BA1_FGR1                                0x00030020\n#define BA1_SPCS                                0x00030028\n#define BA1_SDSR                                0x0003002C\n#define BA1_FRMT                                0x00030030\n#define BA1_FRCC                                0x00030034\n#define BA1_FRSC                                0x00030038\n#define BA1_OMNI_MEM                            0x000E0000\n\n\n \n#define HISR_VC_MASK                            0x0000FFFF\n#define HISR_VC0                                0x00000001\n#define HISR_VC1                                0x00000002\n#define HISR_VC2                                0x00000004\n#define HISR_VC3                                0x00000008\n#define HISR_VC4                                0x00000010\n#define HISR_VC5                                0x00000020\n#define HISR_VC6                                0x00000040\n#define HISR_VC7                                0x00000080\n#define HISR_VC8                                0x00000100\n#define HISR_VC9                                0x00000200\n#define HISR_VC10                               0x00000400\n#define HISR_VC11                               0x00000800\n#define HISR_VC12                               0x00001000\n#define HISR_VC13                               0x00002000\n#define HISR_VC14                               0x00004000\n#define HISR_VC15                               0x00008000\n#define HISR_INT0                               0x00010000\n#define HISR_INT1                               0x00020000\n#define HISR_DMAI                               0x00040000\n#define HISR_FROVR                              0x00080000\n#define HISR_MIDI                               0x00100000\n#ifdef NO_CS4612\n#define HISR_RESERVED                           0x0FE00000\n#else\n#define HISR_SBINT                              0x00200000\n#define HISR_RESERVED                           0x0FC00000\n#endif\n#define HISR_H0P                                0x40000000\n#define HISR_INTENA                             0x80000000\n\n \n#define HSR0_VC_MASK                            0xFFFFFFFF\n#define HSR0_VC16                               0x00000001\n#define HSR0_VC17                               0x00000002\n#define HSR0_VC18                               0x00000004\n#define HSR0_VC19                               0x00000008\n#define HSR0_VC20                               0x00000010\n#define HSR0_VC21                               0x00000020\n#define HSR0_VC22                               0x00000040\n#define HSR0_VC23                               0x00000080\n#define HSR0_VC24                               0x00000100\n#define HSR0_VC25                               0x00000200\n#define HSR0_VC26                               0x00000400\n#define HSR0_VC27                               0x00000800\n#define HSR0_VC28                               0x00001000\n#define HSR0_VC29                               0x00002000\n#define HSR0_VC30                               0x00004000\n#define HSR0_VC31                               0x00008000\n#define HSR0_VC32                               0x00010000\n#define HSR0_VC33                               0x00020000\n#define HSR0_VC34                               0x00040000\n#define HSR0_VC35                               0x00080000\n#define HSR0_VC36                               0x00100000\n#define HSR0_VC37                               0x00200000\n#define HSR0_VC38                               0x00400000\n#define HSR0_VC39                               0x00800000\n#define HSR0_VC40                               0x01000000\n#define HSR0_VC41                               0x02000000\n#define HSR0_VC42                               0x04000000\n#define HSR0_VC43                               0x08000000\n#define HSR0_VC44                               0x10000000\n#define HSR0_VC45                               0x20000000\n#define HSR0_VC46                               0x40000000\n#define HSR0_VC47                               0x80000000\n\n \n#define HICR_IEV                                0x00000001\n#define HICR_CHGM                               0x00000002\n\n \n#define DMSR_HP                                 0x00000001\n#define DMSR_HR                                 0x00000002\n#define DMSR_SP                                 0x00000004\n#define DMSR_SR                                 0x00000008\n\n \n#define HSAR_HOST_ADDR_MASK                     0xFFFFFFFF\n#define HSAR_DSP_ADDR_MASK                      0x0000FFFF\n#define HSAR_MEMID_MASK                         0x000F0000\n#define HSAR_MEMID_SP_DMEM0                     0x00000000\n#define HSAR_MEMID_SP_DMEM1                     0x00010000\n#define HSAR_MEMID_SP_PMEM                      0x00020000\n#define HSAR_MEMID_SP_DEBUG                     0x00030000\n#define HSAR_MEMID_OMNI_MEM                     0x000E0000\n#define HSAR_END                                0x40000000\n#define HSAR_ERR                                0x80000000\n\n \n#define HDAR_HOST_ADDR_MASK                     0xFFFFFFFF\n#define HDAR_DSP_ADDR_MASK                      0x0000FFFF\n#define HDAR_MEMID_MASK                         0x000F0000\n#define HDAR_MEMID_SP_DMEM0                     0x00000000\n#define HDAR_MEMID_SP_DMEM1                     0x00010000\n#define HDAR_MEMID_SP_PMEM                      0x00020000\n#define HDAR_MEMID_SP_DEBUG                     0x00030000\n#define HDAR_MEMID_OMNI_MEM                     0x000E0000\n#define HDAR_END                                0x40000000\n#define HDAR_ERR                                0x80000000\n\n \n#define HDMR_AC_MASK                            0x0000F000\n#define HDMR_AC_8_16                            0x00001000\n#define HDMR_AC_M_S                             0x00002000\n#define HDMR_AC_B_L                             0x00004000\n#define HDMR_AC_S_U                             0x00008000\n\n \n#define HDCR_COUNT_MASK                         0x000003FF\n#define HDCR_DONE                               0x00004000\n#define HDCR_OPT                                0x00008000\n#define HDCR_WBD                                0x00400000\n#define HDCR_WBS                                0x00800000\n#define HDCR_DMS_MASK                           0x07000000\n#define HDCR_DMS_LINEAR                         0x00000000\n#define HDCR_DMS_16_DWORDS                      0x01000000\n#define HDCR_DMS_32_DWORDS                      0x02000000\n#define HDCR_DMS_64_DWORDS                      0x03000000\n#define HDCR_DMS_128_DWORDS                     0x04000000\n#define HDCR_DMS_256_DWORDS                     0x05000000\n#define HDCR_DMS_512_DWORDS                     0x06000000\n#define HDCR_DMS_1024_DWORDS                    0x07000000\n#define HDCR_DH                                 0x08000000\n#define HDCR_SMS_MASK                           0x70000000\n#define HDCR_SMS_LINEAR                         0x00000000\n#define HDCR_SMS_16_DWORDS                      0x10000000\n#define HDCR_SMS_32_DWORDS                      0x20000000\n#define HDCR_SMS_64_DWORDS                      0x30000000\n#define HDCR_SMS_128_DWORDS                     0x40000000\n#define HDCR_SMS_256_DWORDS                     0x50000000\n#define HDCR_SMS_512_DWORDS                     0x60000000\n#define HDCR_SMS_1024_DWORDS                    0x70000000\n#define HDCR_SH                                 0x80000000\n#define HDCR_COUNT_SHIFT                        0\n\n \n#define PFMC_C1SS_MASK                          0x0000001F\n#define PFMC_C1EV                               0x00000020\n#define PFMC_C1RS                               0x00008000\n#define PFMC_C2SS_MASK                          0x001F0000\n#define PFMC_C2EV                               0x00200000\n#define PFMC_C2RS                               0x80000000\n#define PFMC_C1SS_SHIFT                         0\n#define PFMC_C2SS_SHIFT                         16\n#define PFMC_BUS_GRANT                          0\n#define PFMC_GRANT_AFTER_REQ                    1\n#define PFMC_TRANSACTION                        2\n#define PFMC_DWORD_TRANSFER                     3\n#define PFMC_SLAVE_READ                         4\n#define PFMC_SLAVE_WRITE                        5\n#define PFMC_PREEMPTION                         6\n#define PFMC_DISCONNECT_RETRY                   7\n#define PFMC_INTERRUPT                          8\n#define PFMC_BUS_OWNERSHIP                      9\n#define PFMC_TRANSACTION_LAG                    10\n#define PFMC_PCI_CLOCK                          11\n#define PFMC_SERIAL_CLOCK                       12\n#define PFMC_SP_CLOCK                           13\n\n \n#define PFCV1_PC1V_MASK                         0xFFFFFFFF\n#define PFCV1_PC1V_SHIFT                        0\n\n \n#define PFCV2_PC2V_MASK                         0xFFFFFFFF\n#define PFCV2_PC2V_SHIFT                        0\n\n \n#define CLKCR1_OSCS                             0x00000001\n#define CLKCR1_OSCP                             0x00000002\n#define CLKCR1_PLLSS_MASK                       0x0000000C\n#define CLKCR1_PLLSS_SERIAL                     0x00000000\n#define CLKCR1_PLLSS_CRYSTAL                    0x00000004\n#define CLKCR1_PLLSS_PCI                        0x00000008\n#define CLKCR1_PLLSS_RESERVED                   0x0000000C\n#define CLKCR1_PLLP                             0x00000010\n#define CLKCR1_SWCE                             0x00000020\n#define CLKCR1_PLLOS                            0x00000040\n\n \n#define CLKCR2_PDIVS_MASK                       0x0000000F\n#define CLKCR2_PDIVS_1                          0x00000001\n#define CLKCR2_PDIVS_2                          0x00000002\n#define CLKCR2_PDIVS_4                          0x00000004\n#define CLKCR2_PDIVS_7                          0x00000007\n#define CLKCR2_PDIVS_8                          0x00000008\n#define CLKCR2_PDIVS_16                         0x00000000\n\n \n#define PLLM_MASK                               0x000000FF\n#define PLLM_SHIFT                              0\n\n \n#define PLLCC_CDR_MASK                          0x00000007\n#ifndef NO_CS4610\n#define PLLCC_CDR_240_350_MHZ                   0x00000000\n#define PLLCC_CDR_184_265_MHZ                   0x00000001\n#define PLLCC_CDR_144_205_MHZ                   0x00000002\n#define PLLCC_CDR_111_160_MHZ                   0x00000003\n#define PLLCC_CDR_87_123_MHZ                    0x00000004\n#define PLLCC_CDR_67_96_MHZ                     0x00000005\n#define PLLCC_CDR_52_74_MHZ                     0x00000006\n#define PLLCC_CDR_45_58_MHZ                     0x00000007\n#endif\n#ifndef NO_CS4612\n#define PLLCC_CDR_271_398_MHZ                   0x00000000\n#define PLLCC_CDR_227_330_MHZ                   0x00000001\n#define PLLCC_CDR_167_239_MHZ                   0x00000002\n#define PLLCC_CDR_150_215_MHZ                   0x00000003\n#define PLLCC_CDR_107_154_MHZ                   0x00000004\n#define PLLCC_CDR_98_140_MHZ                    0x00000005\n#define PLLCC_CDR_73_104_MHZ                    0x00000006\n#define PLLCC_CDR_63_90_MHZ                     0x00000007\n#endif\n#define PLLCC_LPF_MASK                          0x000000F8\n#ifndef NO_CS4610\n#define PLLCC_LPF_23850_60000_KHZ               0x00000000\n#define PLLCC_LPF_7960_26290_KHZ                0x00000008\n#define PLLCC_LPF_4160_10980_KHZ                0x00000018\n#define PLLCC_LPF_1740_4580_KHZ                 0x00000038\n#define PLLCC_LPF_724_1910_KHZ                  0x00000078\n#define PLLCC_LPF_317_798_KHZ                   0x000000F8\n#endif\n#ifndef NO_CS4612\n#define PLLCC_LPF_25580_64530_KHZ               0x00000000\n#define PLLCC_LPF_14360_37270_KHZ               0x00000008\n#define PLLCC_LPF_6100_16020_KHZ                0x00000018\n#define PLLCC_LPF_2540_6690_KHZ                 0x00000038\n#define PLLCC_LPF_1050_2780_KHZ                 0x00000078\n#define PLLCC_LPF_450_1160_KHZ                  0x000000F8\n#endif\n\n \n#define FRR_FAB_MASK                            0x00000003\n#define FRR_MASK_MASK                           0x0000001C\n#ifdef NO_CS4612\n#define FRR_CFOP_MASK                           0x000000E0\n#else\n#define FRR_CFOP_MASK                           0x00000FE0\n#endif\n#define FRR_CFOP_NOT_DVD                        0x00000020\n#define FRR_CFOP_A3D                            0x00000040\n#define FRR_CFOP_128_PIN                        0x00000080\n#ifndef NO_CS4612\n#define FRR_CFOP_CS4280                         0x00000800\n#endif\n#define FRR_FAB_SHIFT                           0\n#define FRR_MASK_SHIFT                          2\n#define FRR_CFOP_SHIFT                          5\n\n \n#define CFL1_CLOCK_SOURCE_MASK                  0x00000003\n#define CFL1_CLOCK_SOURCE_CS423X                0x00000000\n#define CFL1_CLOCK_SOURCE_AC97                  0x00000001\n#define CFL1_CLOCK_SOURCE_CRYSTAL               0x00000002\n#define CFL1_CLOCK_SOURCE_DUAL_AC97             0x00000003\n#define CFL1_VALID_DATA_MASK                    0x000000FF\n\n \n#define CFL2_VALID_DATA_MASK                    0x000000FF\n\n \n#define SERMC1_MSPE                             0x00000001\n#define SERMC1_PTC_MASK                         0x0000000E\n#define SERMC1_PTC_CS423X                       0x00000000\n#define SERMC1_PTC_AC97                         0x00000002\n#define SERMC1_PTC_DAC                          0x00000004\n#define SERMC1_PLB                              0x00000010\n#define SERMC1_XLB                              0x00000020\n\n \n#define SERMC2_LROE                             0x00000001\n#define SERMC2_MCOE                             0x00000002\n#define SERMC2_MCDIV                            0x00000004\n\n \n#define SERC1_SO1EN                             0x00000001\n#define SERC1_SO1F_MASK                         0x0000000E\n#define SERC1_SO1F_CS423X                       0x00000000\n#define SERC1_SO1F_AC97                         0x00000002\n#define SERC1_SO1F_DAC                          0x00000004\n#define SERC1_SO1F_SPDIF                        0x00000006\n\n \n#define SERC2_SI1EN                             0x00000001\n#define SERC2_SI1F_MASK                         0x0000000E\n#define SERC2_SI1F_CS423X                       0x00000000\n#define SERC2_SI1F_AC97                         0x00000002\n#define SERC2_SI1F_ADC                          0x00000004\n#define SERC2_SI1F_SPDIF                        0x00000006\n\n \n#define SERC3_SO2EN                             0x00000001\n#define SERC3_SO2F_MASK                         0x00000006\n#define SERC3_SO2F_DAC                          0x00000000\n#define SERC3_SO2F_SPDIF                        0x00000002\n\n \n#define SERC4_SO3EN                             0x00000001\n#define SERC4_SO3F_MASK                         0x00000006\n#define SERC4_SO3F_DAC                          0x00000000\n#define SERC4_SO3F_SPDIF                        0x00000002\n\n \n#define SERC5_SI2EN                             0x00000001\n#define SERC5_SI2F_MASK                         0x00000006\n#define SERC5_SI2F_ADC                          0x00000000\n#define SERC5_SI2F_SPDIF                        0x00000002\n\n \n#define SERBSP_FSP_MASK                         0x0000000F\n#define SERBSP_FSP_SHIFT                        0\n\n \n#define SERBST_RRDY                             0x00000001\n#define SERBST_WBSY                             0x00000002\n\n \n#define SERBCM_RDC                              0x00000001\n#define SERBCM_WRC                              0x00000002\n\n \n#ifdef NO_CS4612\n#define SERBAD_FAD_MASK                         0x000000FF\n#else\n#define SERBAD_FAD_MASK                         0x000001FF\n#endif\n#define SERBAD_FAD_SHIFT                        0\n\n \n#define SERBCF_HBP                              0x00000001\n\n \n#define SERBWP_FWD_MASK                         0x000FFFFF\n#define SERBWP_FWD_SHIFT                        0\n\n \n#define SERBRP_FRD_MASK                         0x000FFFFF\n#define SERBRP_FRD_SHIFT                        0\n\n \n#ifndef NO_CS4612\n#define ASER_FADDR_A1_MASK                      0x000001FF\n#define ASER_FADDR_EN1                          0x00008000\n#define ASER_FADDR_A2_MASK                      0x01FF0000\n#define ASER_FADDR_EN2                          0x80000000\n#define ASER_FADDR_A1_SHIFT                     0\n#define ASER_FADDR_A2_SHIFT                     16\n#endif\n\n \n#define ACCTL_RSTN                              0x00000001\n#define ACCTL_ESYN                              0x00000002\n#define ACCTL_VFRM                              0x00000004\n#define ACCTL_DCV                               0x00000008\n#define ACCTL_CRW                               0x00000010\n#define ACCTL_ASYN                              0x00000020\n#ifndef NO_CS4612\n#define ACCTL_TC                                0x00000040\n#endif\n\n \n#define ACSTS_CRDY                              0x00000001\n#define ACSTS_VSTS                              0x00000002\n#ifndef NO_CS4612\n#define ACSTS_WKUP                              0x00000004\n#endif\n\n \n#define ACOSV_SLV3                              0x00000001\n#define ACOSV_SLV4                              0x00000002\n#define ACOSV_SLV5                              0x00000004\n#define ACOSV_SLV6                              0x00000008\n#define ACOSV_SLV7                              0x00000010\n#define ACOSV_SLV8                              0x00000020\n#define ACOSV_SLV9                              0x00000040\n#define ACOSV_SLV10                             0x00000080\n#define ACOSV_SLV11                             0x00000100\n#define ACOSV_SLV12                             0x00000200\n\n \n#define ACCAD_CI_MASK                           0x0000007F\n#define ACCAD_CI_SHIFT                          0\n\n \n#define ACCDA_CD_MASK                           0x0000FFFF\n#define ACCDA_CD_SHIFT                          0\n\n \n#define ACISV_ISV3                              0x00000001\n#define ACISV_ISV4                              0x00000002\n#define ACISV_ISV5                              0x00000004\n#define ACISV_ISV6                              0x00000008\n#define ACISV_ISV7                              0x00000010\n#define ACISV_ISV8                              0x00000020\n#define ACISV_ISV9                              0x00000040\n#define ACISV_ISV10                             0x00000080\n#define ACISV_ISV11                             0x00000100\n#define ACISV_ISV12                             0x00000200\n\n \n#define ACSAD_SI_MASK                           0x0000007F\n#define ACSAD_SI_SHIFT                          0\n\n \n#define ACSDA_SD_MASK                           0x0000FFFF\n#define ACSDA_SD_SHIFT                          0\n\n \n#define JSPT_CAX                                0x00000001\n#define JSPT_CAY                                0x00000002\n#define JSPT_CBX                                0x00000004\n#define JSPT_CBY                                0x00000008\n#define JSPT_BA1                                0x00000010\n#define JSPT_BA2                                0x00000020\n#define JSPT_BB1                                0x00000040\n#define JSPT_BB2                                0x00000080\n\n \n#define JSCTL_SP_MASK                           0x00000003\n#define JSCTL_SP_SLOW                           0x00000000\n#define JSCTL_SP_MEDIUM_SLOW                    0x00000001\n#define JSCTL_SP_MEDIUM_FAST                    0x00000002\n#define JSCTL_SP_FAST                           0x00000003\n#define JSCTL_ARE                               0x00000004\n\n \n#define JSC1_Y1V_MASK                           0x0000FFFF\n#define JSC1_X1V_MASK                           0xFFFF0000\n#define JSC1_Y1V_SHIFT                          0\n#define JSC1_X1V_SHIFT                          16\n\n \n#define JSC2_Y2V_MASK                           0x0000FFFF\n#define JSC2_X2V_MASK                           0xFFFF0000\n#define JSC2_Y2V_SHIFT                          0\n#define JSC2_X2V_SHIFT                          16\n\n \n#define MIDCR_TXE                               0x00000001\t \n#define MIDCR_RXE                               0x00000002\t \n#define MIDCR_RIE                               0x00000004\t \n#define MIDCR_TIE                               0x00000008\t \n#define MIDCR_MLB                               0x00000010\t \n#define MIDCR_MRST                              0x00000020\t \n\n \n#define MIDSR_TBF                               0x00000001\t \n#define MIDSR_RBE                               0x00000002\t \n\n \n#define MIDWP_MWD_MASK                          0x000000FF\n#define MIDWP_MWD_SHIFT                         0\n\n \n#define MIDRP_MRD_MASK                          0x000000FF\n#define MIDRP_MRD_SHIFT                         0\n\n \n#define JSIO_DAX                                0x00000001\n#define JSIO_DAY                                0x00000002\n#define JSIO_DBX                                0x00000004\n#define JSIO_DBY                                0x00000008\n#define JSIO_AXOE                               0x00000010\n#define JSIO_AYOE                               0x00000020\n#define JSIO_BXOE                               0x00000040\n#define JSIO_BYOE                               0x00000080\n\n \n#ifndef NO_CS4612\n#define ASER_MASTER_ME                          0x00000001\n#endif\n\n \n#define CFGI_CLK                                0x00000001\n#define CFGI_DOUT                               0x00000002\n#define CFGI_DIN_EEN                            0x00000004\n#define CFGI_EELD                               0x00000008\n\n \n#define SSVID_VID_MASK                          0x0000FFFF\n#define SSVID_SID_MASK                          0xFFFF0000\n#define SSVID_VID_SHIFT                         0\n#define SSVID_SID_SHIFT                         16\n\n \n#define GPIOR_VOLDN                             0x00000001\n#define GPIOR_VOLUP                             0x00000002\n#define GPIOR_SI2D                              0x00000004\n#define GPIOR_SI2OE                             0x00000008\n\n \n#ifndef NO_CS4612\n#define EGPIODR_GPOE0                           0x00000001\n#define EGPIODR_GPOE1                           0x00000002\n#define EGPIODR_GPOE2                           0x00000004\n#define EGPIODR_GPOE3                           0x00000008\n#define EGPIODR_GPOE4                           0x00000010\n#define EGPIODR_GPOE5                           0x00000020\n#define EGPIODR_GPOE6                           0x00000040\n#define EGPIODR_GPOE7                           0x00000080\n#define EGPIODR_GPOE8                           0x00000100\n#endif\n\n \n#ifndef NO_CS4612\n#define EGPIOPTR_GPPT0                          0x00000001\n#define EGPIOPTR_GPPT1                          0x00000002\n#define EGPIOPTR_GPPT2                          0x00000004\n#define EGPIOPTR_GPPT3                          0x00000008\n#define EGPIOPTR_GPPT4                          0x00000010\n#define EGPIOPTR_GPPT5                          0x00000020\n#define EGPIOPTR_GPPT6                          0x00000040\n#define EGPIOPTR_GPPT7                          0x00000080\n#define EGPIOPTR_GPPT8                          0x00000100\n#endif\n\n \n#ifndef NO_CS4612\n#define EGPIOTR_GPS0                            0x00000001\n#define EGPIOTR_GPS1                            0x00000002\n#define EGPIOTR_GPS2                            0x00000004\n#define EGPIOTR_GPS3                            0x00000008\n#define EGPIOTR_GPS4                            0x00000010\n#define EGPIOTR_GPS5                            0x00000020\n#define EGPIOTR_GPS6                            0x00000040\n#define EGPIOTR_GPS7                            0x00000080\n#define EGPIOTR_GPS8                            0x00000100\n#endif\n\n \n#ifndef NO_CS4612\n#define EGPIOWR_GPW0                            0x00000001\n#define EGPIOWR_GPW1                            0x00000002\n#define EGPIOWR_GPW2                            0x00000004\n#define EGPIOWR_GPW3                            0x00000008\n#define EGPIOWR_GPW4                            0x00000010\n#define EGPIOWR_GPW5                            0x00000020\n#define EGPIOWR_GPW6                            0x00000040\n#define EGPIOWR_GPW7                            0x00000080\n#define EGPIOWR_GPW8                            0x00000100\n#endif\n\n \n#ifndef NO_CS4612\n#define EGPIOSR_GPS0                            0x00000001\n#define EGPIOSR_GPS1                            0x00000002\n#define EGPIOSR_GPS2                            0x00000004\n#define EGPIOSR_GPS3                            0x00000008\n#define EGPIOSR_GPS4                            0x00000010\n#define EGPIOSR_GPS5                            0x00000020\n#define EGPIOSR_GPS6                            0x00000040\n#define EGPIOSR_GPS7                            0x00000080\n#define EGPIOSR_GPS8                            0x00000100\n#endif\n\n \n#ifndef NO_CS4612\n#define SERC6_ASDO2EN                           0x00000001\n#endif\n\n \n#ifndef NO_CS4612\n#define SERC7_ASDI2EN                           0x00000001\n#define SERC7_POSILB                            0x00000002\n#define SERC7_SIPOLB                            0x00000004\n#define SERC7_SOSILB                            0x00000008\n#define SERC7_SISOLB                            0x00000010\n#endif\n\n \n#ifndef NO_CS4612\n#define SERACC_CHIP_TYPE_MASK                  0x00000001\n#define SERACC_CHIP_TYPE_1_03                  0x00000000\n#define SERACC_CHIP_TYPE_2_0                   0x00000001\n#define SERACC_TWO_CODECS                      0x00000002\n#define SERACC_MDM                             0x00000004\n#define SERACC_HSP                             0x00000008\n#define SERACC_ODT                             0x00000010  \n#endif\n\n \n#ifndef NO_CS4612\n#define ACCTL2_RSTN                             0x00000001\n#define ACCTL2_ESYN                             0x00000002\n#define ACCTL2_VFRM                             0x00000004\n#define ACCTL2_DCV                              0x00000008\n#define ACCTL2_CRW                              0x00000010\n#define ACCTL2_ASYN                             0x00000020\n#endif\n\n \n#ifndef NO_CS4612\n#define ACSTS2_CRDY                             0x00000001\n#define ACSTS2_VSTS                             0x00000002\n#endif\n\n \n#ifndef NO_CS4612\n#define ACOSV2_SLV3                             0x00000001\n#define ACOSV2_SLV4                             0x00000002\n#define ACOSV2_SLV5                             0x00000004\n#define ACOSV2_SLV6                             0x00000008\n#define ACOSV2_SLV7                             0x00000010\n#define ACOSV2_SLV8                             0x00000020\n#define ACOSV2_SLV9                             0x00000040\n#define ACOSV2_SLV10                            0x00000080\n#define ACOSV2_SLV11                            0x00000100\n#define ACOSV2_SLV12                            0x00000200\n#endif\n\n \n#ifndef NO_CS4612\n#define ACCAD2_CI_MASK                          0x0000007F\n#define ACCAD2_CI_SHIFT                         0\n#endif\n\n \n#ifndef NO_CS4612\n#define ACCDA2_CD_MASK                          0x0000FFFF\n#define ACCDA2_CD_SHIFT                         0  \n#endif\n\n \n#ifndef NO_CS4612\n#define ACISV2_ISV3                             0x00000001\n#define ACISV2_ISV4                             0x00000002\n#define ACISV2_ISV5                             0x00000004\n#define ACISV2_ISV6                             0x00000008\n#define ACISV2_ISV7                             0x00000010\n#define ACISV2_ISV8                             0x00000020\n#define ACISV2_ISV9                             0x00000040\n#define ACISV2_ISV10                            0x00000080\n#define ACISV2_ISV11                            0x00000100\n#define ACISV2_ISV12                            0x00000200\n#endif\n\n \n#ifndef NO_CS4612\n#define ACSAD2_SI_MASK                          0x0000007F\n#define ACSAD2_SI_SHIFT                         0\n#endif\n\n \n#ifndef NO_CS4612\n#define ACSDA2_SD_MASK                          0x0000FFFF\n#define ACSDA2_SD_SHIFT                         0\n#endif\n\n \n#ifndef NO_CS4612\n#define IOTAC_SA_MASK                           0x0000FFFF\n#define IOTAC_MSK_MASK                          0x000F0000\n#define IOTAC_IODC_MASK                         0x06000000\n#define IOTAC_IODC_16_BIT                       0x00000000\n#define IOTAC_IODC_10_BIT                       0x02000000\n#define IOTAC_IODC_12_BIT                       0x04000000\n#define IOTAC_WSPI                              0x08000000\n#define IOTAC_RSPI                              0x10000000\n#define IOTAC_WSE                               0x20000000\n#define IOTAC_WE                                0x40000000\n#define IOTAC_RE                                0x80000000\n#define IOTAC_SA_SHIFT                          0\n#define IOTAC_MSK_SHIFT                         16\n#endif\n\n \n#ifndef NO_CS4612\n#define IOTFR_D_MASK                            0x0000FFFF\n#define IOTFR_A_MASK                            0x000F0000\n#define IOTFR_R_MASK                            0x0F000000\n#define IOTFR_ALL                               0x40000000\n#define IOTFR_VL                                0x80000000\n#define IOTFR_D_SHIFT                           0\n#define IOTFR_A_SHIFT                           16\n#define IOTFR_R_SHIFT                           24\n#endif\n\n \n#ifndef NO_CS4612\n#define IOTFIFO_BA_MASK                         0x00003FFF\n#define IOTFIFO_S_MASK                          0x00FF0000\n#define IOTFIFO_OF                              0x40000000\n#define IOTFIFO_SPIOF                           0x80000000\n#define IOTFIFO_BA_SHIFT                        0\n#define IOTFIFO_S_SHIFT                         16\n#endif\n\n \n#ifndef NO_CS4612\n#define IOTRRD_D_MASK                           0x0000FFFF\n#define IOTRRD_RDV                              0x80000000\n#define IOTRRD_D_SHIFT                          0\n#endif\n\n \n#ifndef NO_CS4612\n#define IOTFP_CA_MASK                           0x00003FFF\n#define IOTFP_PA_MASK                           0x3FFF0000\n#define IOTFP_CA_SHIFT                          0\n#define IOTFP_PA_SHIFT                          16\n#endif\n\n \n#ifndef NO_CS4612\n#define IOTCR_ITD                               0x00000001\n#define IOTCR_HRV                               0x00000002\n#define IOTCR_SRV                               0x00000004\n#define IOTCR_DTI                               0x00000008\n#define IOTCR_DFI                               0x00000010\n#define IOTCR_DDP                               0x00000020\n#define IOTCR_JTE                               0x00000040\n#define IOTCR_PPE                               0x00000080\n#endif\n\n \n#ifndef NO_CS4612\n#define DPCID_D_MASK                            0xFFFFFFFF\n#define DPCID_D_SHIFT                           0\n#endif\n\n \n#ifndef NO_CS4612\n#define DPCIA_A_MASK                            0xFFFFFFFF\n#define DPCIA_A_SHIFT                           0\n#endif\n\n \n#ifndef NO_CS4612\n#define DPCIC_C_MASK                            0x0000000F\n#define DPCIC_C_IOREAD                          0x00000002\n#define DPCIC_C_IOWRITE                         0x00000003\n#define DPCIC_BE_MASK                           0x000000F0\n#endif\n\n \n#ifndef NO_CS4612\n#define PCPCIR_RDC_MASK                         0x00000007\n#define PCPCIR_C_MASK                           0x00007000\n#define PCPCIR_REQ                              0x00008000\n#define PCPCIR_RDC_SHIFT                        0\n#define PCPCIR_C_SHIFT                          12\n#endif\n\n  \n#ifndef NO_CS4612\n#define PCPCIG_GDC_MASK                         0x00000007\n#define PCPCIG_VL                               0x00008000\n#define PCPCIG_GDC_SHIFT                        0\n#endif\n\n \n#ifndef NO_CS4612\n#define PCPCIEN_EN                              0x00000001\n#endif\n\n \n#ifndef NO_CS4612\n#define EPCIPMC_GWU                             0x00000001\n#define EPCIPMC_FSPC                            0x00000002\n#endif \n\n \n#define SPCR_RUN                                0x00000001\n#define SPCR_STPFR                              0x00000002\n#define SPCR_RUNFR                              0x00000004\n#define SPCR_TICK                               0x00000008\n#define SPCR_DRQEN                              0x00000020\n#define SPCR_RSTSP                              0x00000040\n#define SPCR_OREN                               0x00000080\n#ifndef NO_CS4612\n#define SPCR_PCIINT                             0x00000100\n#define SPCR_OINTD                              0x00000200\n#define SPCR_CRE                                0x00008000\n#endif\n\n \n#define DREG_REGID_MASK                         0x0000007F\n#define DREG_DEBUG                              0x00000080\n#define DREG_RGBK_MASK                          0x00000700\n#define DREG_TRAP                               0x00000800\n#if !defined(NO_CS4612)\n#if !defined(NO_CS4615)\n#define DREG_TRAPX                              0x00001000\n#endif\n#endif\n#define DREG_REGID_SHIFT                        0\n#define DREG_RGBK_SHIFT                         8\n#define DREG_RGBK_REGID_MASK                    0x0000077F\n#define DREG_REGID_R0                           0x00000010\n#define DREG_REGID_R1                           0x00000011\n#define DREG_REGID_R2                           0x00000012\n#define DREG_REGID_R3                           0x00000013\n#define DREG_REGID_R4                           0x00000014\n#define DREG_REGID_R5                           0x00000015\n#define DREG_REGID_R6                           0x00000016\n#define DREG_REGID_R7                           0x00000017\n#define DREG_REGID_R8                           0x00000018\n#define DREG_REGID_R9                           0x00000019\n#define DREG_REGID_RA                           0x0000001A\n#define DREG_REGID_RB                           0x0000001B\n#define DREG_REGID_RC                           0x0000001C\n#define DREG_REGID_RD                           0x0000001D\n#define DREG_REGID_RE                           0x0000001E\n#define DREG_REGID_RF                           0x0000001F\n#define DREG_REGID_RA_BUS_LOW                   0x00000020\n#define DREG_REGID_RA_BUS_HIGH                  0x00000038\n#define DREG_REGID_YBUS_LOW                     0x00000050\n#define DREG_REGID_YBUS_HIGH                    0x00000058\n#define DREG_REGID_TRAP_0                       0x00000100\n#define DREG_REGID_TRAP_1                       0x00000101\n#define DREG_REGID_TRAP_2                       0x00000102\n#define DREG_REGID_TRAP_3                       0x00000103\n#define DREG_REGID_TRAP_4                       0x00000104\n#define DREG_REGID_TRAP_5                       0x00000105\n#define DREG_REGID_TRAP_6                       0x00000106\n#define DREG_REGID_TRAP_7                       0x00000107\n#define DREG_REGID_INDIRECT_ADDRESS             0x0000010E\n#define DREG_REGID_TOP_OF_STACK                 0x0000010F\n#if !defined(NO_CS4612)\n#if !defined(NO_CS4615)\n#define DREG_REGID_TRAP_8                       0x00000110\n#define DREG_REGID_TRAP_9                       0x00000111\n#define DREG_REGID_TRAP_10                      0x00000112\n#define DREG_REGID_TRAP_11                      0x00000113\n#define DREG_REGID_TRAP_12                      0x00000114\n#define DREG_REGID_TRAP_13                      0x00000115\n#define DREG_REGID_TRAP_14                      0x00000116\n#define DREG_REGID_TRAP_15                      0x00000117\n#define DREG_REGID_TRAP_16                      0x00000118\n#define DREG_REGID_TRAP_17                      0x00000119\n#define DREG_REGID_TRAP_18                      0x0000011A\n#define DREG_REGID_TRAP_19                      0x0000011B\n#define DREG_REGID_TRAP_20                      0x0000011C\n#define DREG_REGID_TRAP_21                      0x0000011D\n#define DREG_REGID_TRAP_22                      0x0000011E\n#define DREG_REGID_TRAP_23                      0x0000011F\n#endif\n#endif\n#define DREG_REGID_RSA0_LOW                     0x00000200\n#define DREG_REGID_RSA0_HIGH                    0x00000201\n#define DREG_REGID_RSA1_LOW                     0x00000202\n#define DREG_REGID_RSA1_HIGH                    0x00000203\n#define DREG_REGID_RSA2                         0x00000204\n#define DREG_REGID_RSA3                         0x00000205\n#define DREG_REGID_RSI0_LOW                     0x00000206\n#define DREG_REGID_RSI0_HIGH                    0x00000207\n#define DREG_REGID_RSI1                         0x00000208\n#define DREG_REGID_RSI2                         0x00000209\n#define DREG_REGID_SAGUSTATUS                   0x0000020A\n#define DREG_REGID_RSCONFIG01_LOW               0x0000020B\n#define DREG_REGID_RSCONFIG01_HIGH              0x0000020C\n#define DREG_REGID_RSCONFIG23_LOW               0x0000020D\n#define DREG_REGID_RSCONFIG23_HIGH              0x0000020E\n#define DREG_REGID_RSDMA01E                     0x0000020F\n#define DREG_REGID_RSDMA23E                     0x00000210\n#define DREG_REGID_RSD0_LOW                     0x00000211\n#define DREG_REGID_RSD0_HIGH                    0x00000212\n#define DREG_REGID_RSD1_LOW                     0x00000213\n#define DREG_REGID_RSD1_HIGH                    0x00000214\n#define DREG_REGID_RSD2_LOW                     0x00000215\n#define DREG_REGID_RSD2_HIGH                    0x00000216\n#define DREG_REGID_RSD3_LOW                     0x00000217\n#define DREG_REGID_RSD3_HIGH                    0x00000218\n#define DREG_REGID_SRAR_HIGH                    0x0000021A\n#define DREG_REGID_SRAR_LOW                     0x0000021B\n#define DREG_REGID_DMA_STATE                    0x0000021C\n#define DREG_REGID_CURRENT_DMA_STREAM           0x0000021D\n#define DREG_REGID_NEXT_DMA_STREAM              0x0000021E\n#define DREG_REGID_CPU_STATUS                   0x00000300\n#define DREG_REGID_MAC_MODE                     0x00000301\n#define DREG_REGID_STACK_AND_REPEAT             0x00000302\n#define DREG_REGID_INDEX0                       0x00000304\n#define DREG_REGID_INDEX1                       0x00000305\n#define DREG_REGID_DMA_STATE_0_3                0x00000400\n#define DREG_REGID_DMA_STATE_4_7                0x00000404\n#define DREG_REGID_DMA_STATE_8_11               0x00000408\n#define DREG_REGID_DMA_STATE_12_15              0x0000040C\n#define DREG_REGID_DMA_STATE_16_19              0x00000410\n#define DREG_REGID_DMA_STATE_20_23              0x00000414\n#define DREG_REGID_DMA_STATE_24_27              0x00000418\n#define DREG_REGID_DMA_STATE_28_31              0x0000041C\n#define DREG_REGID_DMA_STATE_32_35              0x00000420\n#define DREG_REGID_DMA_STATE_36_39              0x00000424\n#define DREG_REGID_DMA_STATE_40_43              0x00000428\n#define DREG_REGID_DMA_STATE_44_47              0x0000042C\n#define DREG_REGID_DMA_STATE_48_51              0x00000430\n#define DREG_REGID_DMA_STATE_52_55              0x00000434\n#define DREG_REGID_DMA_STATE_56_59              0x00000438\n#define DREG_REGID_DMA_STATE_60_63              0x0000043C\n#define DREG_REGID_DMA_STATE_64_67              0x00000440\n#define DREG_REGID_DMA_STATE_68_71              0x00000444\n#define DREG_REGID_DMA_STATE_72_75              0x00000448\n#define DREG_REGID_DMA_STATE_76_79              0x0000044C\n#define DREG_REGID_DMA_STATE_80_83              0x00000450\n#define DREG_REGID_DMA_STATE_84_87              0x00000454\n#define DREG_REGID_DMA_STATE_88_91              0x00000458\n#define DREG_REGID_DMA_STATE_92_95              0x0000045C\n#define DREG_REGID_TRAP_SELECT                  0x00000500\n#define DREG_REGID_TRAP_WRITE_0                 0x00000500\n#define DREG_REGID_TRAP_WRITE_1                 0x00000501\n#define DREG_REGID_TRAP_WRITE_2                 0x00000502\n#define DREG_REGID_TRAP_WRITE_3                 0x00000503\n#define DREG_REGID_TRAP_WRITE_4                 0x00000504\n#define DREG_REGID_TRAP_WRITE_5                 0x00000505\n#define DREG_REGID_TRAP_WRITE_6                 0x00000506\n#define DREG_REGID_TRAP_WRITE_7                 0x00000507\n#if !defined(NO_CS4612)\n#if !defined(NO_CS4615)\n#define DREG_REGID_TRAP_WRITE_8                 0x00000510\n#define DREG_REGID_TRAP_WRITE_9                 0x00000511\n#define DREG_REGID_TRAP_WRITE_10                0x00000512\n#define DREG_REGID_TRAP_WRITE_11                0x00000513\n#define DREG_REGID_TRAP_WRITE_12                0x00000514\n#define DREG_REGID_TRAP_WRITE_13                0x00000515\n#define DREG_REGID_TRAP_WRITE_14                0x00000516\n#define DREG_REGID_TRAP_WRITE_15                0x00000517\n#define DREG_REGID_TRAP_WRITE_16                0x00000518\n#define DREG_REGID_TRAP_WRITE_17                0x00000519\n#define DREG_REGID_TRAP_WRITE_18                0x0000051A\n#define DREG_REGID_TRAP_WRITE_19                0x0000051B\n#define DREG_REGID_TRAP_WRITE_20                0x0000051C\n#define DREG_REGID_TRAP_WRITE_21                0x0000051D\n#define DREG_REGID_TRAP_WRITE_22                0x0000051E\n#define DREG_REGID_TRAP_WRITE_23                0x0000051F\n#endif\n#endif\n#define DREG_REGID_MAC0_ACC0_LOW                0x00000600\n#define DREG_REGID_MAC0_ACC1_LOW                0x00000601\n#define DREG_REGID_MAC0_ACC2_LOW                0x00000602\n#define DREG_REGID_MAC0_ACC3_LOW                0x00000603\n#define DREG_REGID_MAC1_ACC0_LOW                0x00000604\n#define DREG_REGID_MAC1_ACC1_LOW                0x00000605\n#define DREG_REGID_MAC1_ACC2_LOW                0x00000606\n#define DREG_REGID_MAC1_ACC3_LOW                0x00000607\n#define DREG_REGID_MAC0_ACC0_MID                0x00000608\n#define DREG_REGID_MAC0_ACC1_MID                0x00000609\n#define DREG_REGID_MAC0_ACC2_MID                0x0000060A\n#define DREG_REGID_MAC0_ACC3_MID                0x0000060B\n#define DREG_REGID_MAC1_ACC0_MID                0x0000060C\n#define DREG_REGID_MAC1_ACC1_MID                0x0000060D\n#define DREG_REGID_MAC1_ACC2_MID                0x0000060E\n#define DREG_REGID_MAC1_ACC3_MID                0x0000060F\n#define DREG_REGID_MAC0_ACC0_HIGH               0x00000610\n#define DREG_REGID_MAC0_ACC1_HIGH               0x00000611\n#define DREG_REGID_MAC0_ACC2_HIGH               0x00000612\n#define DREG_REGID_MAC0_ACC3_HIGH               0x00000613\n#define DREG_REGID_MAC1_ACC0_HIGH               0x00000614\n#define DREG_REGID_MAC1_ACC1_HIGH               0x00000615\n#define DREG_REGID_MAC1_ACC2_HIGH               0x00000616\n#define DREG_REGID_MAC1_ACC3_HIGH               0x00000617\n#define DREG_REGID_RSHOUT_LOW                   0x00000620\n#define DREG_REGID_RSHOUT_MID                   0x00000628\n#define DREG_REGID_RSHOUT_HIGH                  0x00000630\n\n \n#define DSRWP_DSR_MASK                          0x0000000F\n#define DSRWP_DSR_BG_RQ                         0x00000001\n#define DSRWP_DSR_PRIORITY_MASK                 0x00000006\n#define DSRWP_DSR_PRIORITY_0                    0x00000000\n#define DSRWP_DSR_PRIORITY_1                    0x00000002\n#define DSRWP_DSR_PRIORITY_2                    0x00000004\n#define DSRWP_DSR_PRIORITY_3                    0x00000006\n#define DSRWP_DSR_RQ_PENDING                    0x00000008\n\n \n#define TWPR_TW_MASK                            0x0000FFFF\n#define TWPR_TW_SHIFT                           0\n\n \n#define SPWR_STKP_MASK                          0x0000000F\n#define SPWR_STKP_SHIFT                         0\n\n \n#define SPIR_FRI                                0x00000001\n#define SPIR_DOI                                0x00000002\n#define SPIR_GPI2                               0x00000004\n#define SPIR_GPI3                               0x00000008\n#define SPIR_IP0                                0x00000010\n#define SPIR_IP1                                0x00000020\n#define SPIR_IP2                                0x00000040\n#define SPIR_IP3                                0x00000080\n\n \n#define FGR1_F1S_MASK                           0x0000FFFF\n#define FGR1_F1S_SHIFT                          0\n\n \n#define SPCS_FRI                                0x00000001\n#define SPCS_DOI                                0x00000002\n#define SPCS_GPI2                               0x00000004\n#define SPCS_GPI3                               0x00000008\n#define SPCS_IP0                                0x00000010\n#define SPCS_IP1                                0x00000020\n#define SPCS_IP2                                0x00000040\n#define SPCS_IP3                                0x00000080\n#define SPCS_SPRUN                              0x00000100\n#define SPCS_SLEEP                              0x00000200\n#define SPCS_FG                                 0x00000400\n#define SPCS_ORUN                               0x00000800\n#define SPCS_IRQ                                0x00001000\n#define SPCS_FGN_MASK                           0x0000E000\n#define SPCS_FGN_SHIFT                          13\n\n \n#define SDSR_DCS_MASK                           0x000000FF\n#define SDSR_DCS_SHIFT                          0\n#define SDSR_DCS_NONE                           0x00000007\n\n \n#define FRMT_FTV_MASK                           0x0000FFFF\n#define FRMT_FTV_SHIFT                          0\n\n \n#define FRCC_FCC_MASK                           0x0000FFFF\n#define FRCC_FCC_SHIFT                          0\n\n \n#define FRSC_FCS_MASK                           0x0000FFFF\n#define FRSC_FCS_SHIFT                          0\n\n \n#define DMA_SG_NEXT_ENTRY_MASK                  0x00000FF8\n#define DMA_SG_SAMPLE_END_MASK                  0x0FFF0000\n#define DMA_SG_SAMPLE_END_FLAG                  0x10000000\n#define DMA_SG_LOOP_END_FLAG                    0x20000000\n#define DMA_SG_SIGNAL_END_FLAG                  0x40000000\n#define DMA_SG_SIGNAL_PAGE_FLAG                 0x80000000\n#define DMA_SG_NEXT_ENTRY_SHIFT                 3\n#define DMA_SG_SAMPLE_END_SHIFT                 16\n\n \n#define DMA_RQ_CONTROL1                         0x00000000\n#define DMA_RQ_CONTROL2                         0x00000004\n#define DMA_RQ_SOURCE_ADDR                      0x00000008\n#define DMA_RQ_DESTINATION_ADDR                 0x0000000C\n#define DMA_RQ_NEXT_PAGE_ADDR                   0x00000010\n#define DMA_RQ_NEXT_PAGE_SGDESC                 0x00000014\n#define DMA_RQ_LOOP_START_ADDR                  0x00000018\n#define DMA_RQ_POST_LOOP_ADDR                   0x0000001C\n#define DMA_RQ_PAGE_MAP_ADDR                    0x00000020\n\n \n#define DMA_RQ_C1_COUNT_MASK                    0x000003FF\n#define DMA_RQ_C1_DESTINATION_SCATTER           0x00001000\n#define DMA_RQ_C1_SOURCE_GATHER                 0x00002000\n#define DMA_RQ_C1_DONE_FLAG                     0x00004000\n#define DMA_RQ_C1_OPTIMIZE_STATE                0x00008000\n#define DMA_RQ_C1_SAMPLE_END_STATE_MASK         0x00030000\n#define DMA_RQ_C1_FULL_PAGE                     0x00000000\n#define DMA_RQ_C1_BEFORE_SAMPLE_END             0x00010000\n#define DMA_RQ_C1_PAGE_MAP_ERROR                0x00020000\n#define DMA_RQ_C1_AT_SAMPLE_END                 0x00030000\n#define DMA_RQ_C1_LOOP_END_STATE_MASK           0x000C0000\n#define DMA_RQ_C1_NOT_LOOP_END                  0x00000000\n#define DMA_RQ_C1_BEFORE_LOOP_END               0x00040000\n#define DMA_RQ_C1_2PAGE_LOOP_BEGIN              0x00080000\n#define DMA_RQ_C1_LOOP_BEGIN                    0x000C0000\n#define DMA_RQ_C1_PAGE_MAP_MASK                 0x00300000\n#define DMA_RQ_C1_PM_NONE_PENDING               0x00000000\n#define DMA_RQ_C1_PM_NEXT_PENDING               0x00100000\n#define DMA_RQ_C1_PM_RESERVED                   0x00200000\n#define DMA_RQ_C1_PM_LOOP_NEXT_PENDING          0x00300000\n#define DMA_RQ_C1_WRITEBACK_DEST_FLAG           0x00400000\n#define DMA_RQ_C1_WRITEBACK_SRC_FLAG            0x00800000\n#define DMA_RQ_C1_DEST_SIZE_MASK                0x07000000\n#define DMA_RQ_C1_DEST_LINEAR                   0x00000000\n#define DMA_RQ_C1_DEST_MOD16                    0x01000000\n#define DMA_RQ_C1_DEST_MOD32                    0x02000000\n#define DMA_RQ_C1_DEST_MOD64                    0x03000000\n#define DMA_RQ_C1_DEST_MOD128                   0x04000000\n#define DMA_RQ_C1_DEST_MOD256                   0x05000000\n#define DMA_RQ_C1_DEST_MOD512                   0x06000000\n#define DMA_RQ_C1_DEST_MOD1024                  0x07000000\n#define DMA_RQ_C1_DEST_ON_HOST                  0x08000000\n#define DMA_RQ_C1_SOURCE_SIZE_MASK              0x70000000\n#define DMA_RQ_C1_SOURCE_LINEAR                 0x00000000\n#define DMA_RQ_C1_SOURCE_MOD16                  0x10000000\n#define DMA_RQ_C1_SOURCE_MOD32                  0x20000000\n#define DMA_RQ_C1_SOURCE_MOD64                  0x30000000\n#define DMA_RQ_C1_SOURCE_MOD128                 0x40000000\n#define DMA_RQ_C1_SOURCE_MOD256                 0x50000000\n#define DMA_RQ_C1_SOURCE_MOD512                 0x60000000\n#define DMA_RQ_C1_SOURCE_MOD1024                0x70000000\n#define DMA_RQ_C1_SOURCE_ON_HOST                0x80000000\n#define DMA_RQ_C1_COUNT_SHIFT                   0\n\n \n#define DMA_RQ_C2_VIRTUAL_CHANNEL_MASK          0x0000003F\n#define DMA_RQ_C2_VIRTUAL_SIGNAL_MASK           0x00000300\n#define DMA_RQ_C2_NO_VIRTUAL_SIGNAL             0x00000000\n#define DMA_RQ_C2_SIGNAL_EVERY_DMA              0x00000100\n#define DMA_RQ_C2_SIGNAL_SOURCE_PINGPONG        0x00000200\n#define DMA_RQ_C2_SIGNAL_DEST_PINGPONG          0x00000300\n#define DMA_RQ_C2_AUDIO_CONVERT_MASK            0x0000F000\n#define DMA_RQ_C2_AC_NONE                       0x00000000\n#define DMA_RQ_C2_AC_8_TO_16_BIT                0x00001000\n#define DMA_RQ_C2_AC_MONO_TO_STEREO             0x00002000\n#define DMA_RQ_C2_AC_ENDIAN_CONVERT             0x00004000\n#define DMA_RQ_C2_AC_SIGNED_CONVERT             0x00008000\n#define DMA_RQ_C2_LOOP_END_MASK                 0x0FFF0000\n#define DMA_RQ_C2_LOOP_MASK                     0x30000000\n#define DMA_RQ_C2_NO_LOOP                       0x00000000\n#define DMA_RQ_C2_ONE_PAGE_LOOP                 0x10000000\n#define DMA_RQ_C2_TWO_PAGE_LOOP                 0x20000000\n#define DMA_RQ_C2_MULTI_PAGE_LOOP               0x30000000\n#define DMA_RQ_C2_SIGNAL_LOOP_BACK              0x40000000\n#define DMA_RQ_C2_SIGNAL_POST_BEGIN_PAGE        0x80000000\n#define DMA_RQ_C2_VIRTUAL_CHANNEL_SHIFT         0\n#define DMA_RQ_C2_LOOP_END_SHIFT                16\n\n \n#define DMA_RQ_SD_ADDRESS_MASK                  0x0000FFFF\n#define DMA_RQ_SD_MEMORY_ID_MASK                0x000F0000\n#define DMA_RQ_SD_SP_PARAM_ADDR                 0x00000000\n#define DMA_RQ_SD_SP_SAMPLE_ADDR                0x00010000\n#define DMA_RQ_SD_SP_PROGRAM_ADDR               0x00020000\n#define DMA_RQ_SD_SP_DEBUG_ADDR                 0x00030000\n#define DMA_RQ_SD_OMNIMEM_ADDR                  0x000E0000\n#define DMA_RQ_SD_END_FLAG                      0x40000000\n#define DMA_RQ_SD_ERROR_FLAG                    0x80000000\n#define DMA_RQ_SD_ADDRESS_SHIFT                 0\n\n \n#define DMA_RQ_PMA_LOOP_THIRD_PAGE_ENTRY_MASK   0x00000FF8\n#define DMA_RQ_PMA_PAGE_TABLE_MASK              0xFFFFF000\n#define DMA_RQ_PMA_LOOP_THIRD_PAGE_ENTRY_SHIFT  3\n#define DMA_RQ_PMA_PAGE_TABLE_SHIFT             12\n\n#define BA1_VARIDEC_BUF_1       0x000\n\n#define BA1_PDTC                0x0c0     \n#define BA1_PFIE                0x0c4     \n#define BA1_PBA                 0x0c8     \n#define BA1_PVOL                0x0f8     \n#define BA1_PSRC                0x288     \n#define BA1_PCTL                0x2a4     \n#define BA1_PPI                 0x2b4     \n\n#define BA1_CCTL                0x064     \n#define BA1_CIE                 0x104     \n#define BA1_CBA                 0x10c     \n#define BA1_CSRC                0x2c8     \n#define BA1_CCI                 0x2d8     \n#define BA1_CD                  0x2e0     \n#define BA1_CPI                 0x2f4     \n#define BA1_CVOL                0x2f8     \n\n#define BA1_CFG1                0x134     \n#define BA1_CFG2                0x138     \n#define BA1_CCST                0x13c     \n#define BA1_CSPB                0x340     \n\n \n\n#define CS46XX_MODE_OUTPUT\t(1<<0)\t   \n#define CS46XX_MODE_INPUT\t(1<<1)\t  \n\n \n\n#define SAVE_REG_MAX             0x10\n#define POWER_DOWN_ALL         0x7f0f\n\n \n#define MAX_NR_AC97\t\t\t\t            4\n#define CS46XX_PRIMARY_CODEC_INDEX          0\n#define CS46XX_SECONDARY_CODEC_INDEX\t\t1\n#define CS46XX_SECONDARY_CODEC_OFFSET\t\t0x80\n#define CS46XX_DSP_CAPTURE_CHANNEL          1\n\n \n#define CS46XX_DSP_CAPTURE_CHANNEL          1\n\n \n#define CS46XX_MIXER_SPDIF_INPUT_ELEMENT    1\n#define CS46XX_MIXER_SPDIF_OUTPUT_ELEMENT   2\n\n\nstruct snd_cs46xx_pcm {\n\tstruct snd_dma_buffer hw_buf;\n  \n\tunsigned int ctl;\n\tunsigned int shift;\t \n\tstruct snd_pcm_indirect pcm_rec;\n\tstruct snd_pcm_substream *substream;\n\n\tstruct dsp_pcm_channel_descriptor * pcm_channel;\n\n\tint pcm_channel_id;     \n};\n\nstruct snd_cs46xx_region {\n\tchar name[24];\n\tunsigned long base;\n\tvoid __iomem *remap_addr;\n\tunsigned long size;\n};\n\nstruct snd_cs46xx {\n\tint irq;\n\tunsigned long ba0_addr;\n\tunsigned long ba1_addr;\n\tunion {\n\t\tstruct {\n\t\t\tstruct snd_cs46xx_region ba0;\n\t\t\tstruct snd_cs46xx_region data0;\n\t\t\tstruct snd_cs46xx_region data1;\n\t\t\tstruct snd_cs46xx_region pmem;\n\t\t\tstruct snd_cs46xx_region reg;\n\t\t} name;\n\t\tstruct snd_cs46xx_region idx[5];\n\t} region;\n\n\tunsigned int mode;\n\t\n\tstruct {\n\t\tstruct snd_dma_buffer hw_buf;\n\n\t\tunsigned int ctl;\n\t\tunsigned int shift;\t \n\t\tstruct snd_pcm_indirect pcm_rec;\n\t\tstruct snd_pcm_substream *substream;\n\t} capt;\n\n\n\tint nr_ac97_codecs;\n\tstruct snd_ac97_bus *ac97_bus;\n\tstruct snd_ac97 *ac97[MAX_NR_AC97];\n\n\tstruct pci_dev *pci;\n\tstruct snd_card *card;\n\tstruct snd_pcm *pcm;\n\n\tstruct snd_rawmidi *rmidi;\n\tstruct snd_rawmidi_substream *midi_input;\n\tstruct snd_rawmidi_substream *midi_output;\n\n\tspinlock_t reg_lock;\n\tunsigned int midcr;\n\tunsigned int uartm;\n\n\tint amplifier;\n\tvoid (*amplifier_ctrl)(struct snd_cs46xx *, int);\n\tvoid (*active_ctrl)(struct snd_cs46xx *, int);\n  \tvoid (*mixer_init)(struct snd_cs46xx *);\n\n\tint acpi_port;\n\tstruct snd_kcontrol *eapd_switch;  \n\tint accept_valid;\t \n\tint in_suspend;\n\n\tstruct gameport *gameport;\n\n#ifdef CONFIG_SND_CS46XX_NEW_DSP\n\tstruct mutex spos_mutex;\n\n\tstruct dsp_spos_instance * dsp_spos_instance;\n\n\tstruct snd_pcm *pcm_rear;\n\tstruct snd_pcm *pcm_center_lfe;\n\tstruct snd_pcm *pcm_iec958;\n\n#define CS46XX_DSP_MODULES\t5\n\tstruct dsp_module_desc *modules[CS46XX_DSP_MODULES];\n#else  \n\tstruct snd_cs46xx_pcm *playback_pcm;\n\tunsigned int play_ctl;\n\n\tstruct ba1_struct *ba1;\n#endif\n\n#ifdef CONFIG_PM_SLEEP\n\tu32 *saved_regs;\n#endif\n};\n\nint snd_cs46xx_create(struct snd_card *card,\n\t\t      struct pci_dev *pci,\n\t\t      int external_amp, int thinkpad);\nextern const struct dev_pm_ops snd_cs46xx_pm;\n\nint snd_cs46xx_pcm(struct snd_cs46xx *chip, int device);\nint snd_cs46xx_pcm_rear(struct snd_cs46xx *chip, int device);\nint snd_cs46xx_pcm_iec958(struct snd_cs46xx *chip, int device);\nint snd_cs46xx_pcm_center_lfe(struct snd_cs46xx *chip, int device);\nint snd_cs46xx_mixer(struct snd_cs46xx *chip, int spdif_device);\nint snd_cs46xx_midi(struct snd_cs46xx *chip, int device);\nint snd_cs46xx_start_dsp(struct snd_cs46xx *chip);\nint snd_cs46xx_gameport(struct snd_cs46xx *chip);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}