

================================================================
== Vivado HLS Report for 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0'
================================================================
* Date:           Tue Apr 23 17:30:46 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.962|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    2|    2| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    636|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     15|    -|
|Register         |        -|      -|     236|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     236|    651|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |acc_10_V_fu_699_p2        |     +    |      0|  0|   8|          10|          10|
    |acc_11_V_fu_704_p2        |     +    |      0|  0|  14|          10|           2|
    |acc_14_V_fu_714_p2        |     +    |      0|  0|   8|          10|          10|
    |acc_15_V_fu_725_p2        |     +    |      0|  0|   8|          10|          10|
    |acc_1_V_fu_637_p2         |     +    |      0|  0|   8|          10|          10|
    |acc_3_V_fu_647_p2         |     +    |      0|  0|   8|          10|          10|
    |acc_4_V_fu_657_p2         |     +    |      0|  0|   8|          10|          10|
    |acc_5_V_fu_666_p2         |     +    |      0|  0|   8|          10|          10|
    |acc_7_V_fu_671_p2         |     +    |      0|  0|  14|          10|           2|
    |acc_8_V_fu_680_p2         |     +    |      0|  0|   8|          10|          10|
    |acc_9_V_fu_690_p2         |     +    |      0|  0|   8|          10|          10|
    |add_ln703_382_fu_632_p2   |     +    |      0|  0|   8|          10|          10|
    |add_ln703_384_fu_642_p2   |     +    |      0|  0|   8|          10|           1|
    |add_ln703_386_fu_534_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln703_387_fu_652_p2   |     +    |      0|  0|   8|          10|           1|
    |add_ln703_389_fu_540_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln703_390_fu_546_p2   |     +    |      0|  0|  14|          10|           1|
    |add_ln703_391_fu_662_p2   |     +    |      0|  0|   8|          10|          10|
    |add_ln703_394_fu_552_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln703_395_fu_676_p2   |     +    |      0|  0|   8|          10|          10|
    |add_ln703_397_fu_685_p2   |     +    |      0|  0|   8|          10|           1|
    |add_ln703_399_fu_695_p2   |     +    |      0|  0|   8|          10|          10|
    |add_ln703_402_fu_558_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln703_403_fu_709_p2   |     +    |      0|  0|   8|          10|          10|
    |add_ln703_405_fu_564_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln703_406_fu_719_p2   |     +    |      0|  0|   8|          10|          10|
    |p_Val2_s_fu_628_p2        |     +    |      0|  0|  14|          10|          10|
    |sub_ln1118_184_fu_182_p2  |     -    |      0|  0|  25|           1|          18|
    |sub_ln1118_185_fu_214_p2  |     -    |      0|  0|  25|           1|          18|
    |sub_ln1118_186_fu_248_p2  |     -    |      0|  0|  25|          18|          18|
    |sub_ln1118_187_fu_266_p2  |     -    |      0|  0|  25|          18|          18|
    |sub_ln1118_188_fu_298_p2  |     -    |      0|  0|   8|           1|          18|
    |sub_ln1118_189_fu_304_p2  |     -    |      0|  0|   8|          18|          18|
    |sub_ln1118_190_fu_362_p2  |     -    |      0|  0|  25|          18|          18|
    |sub_ln1118_191_fu_608_p2  |     -    |      0|  0|  25|           1|          18|
    |sub_ln1118_192_fu_438_p2  |     -    |      0|  0|  25|          18|          18|
    |sub_ln1118_193_fu_492_p2  |     -    |      0|  0|  25|          18|          18|
    |sub_ln1118_210_fu_282_p2  |     -    |      0|  0|  25|          18|          18|
    |sub_ln1118_211_fu_346_p2  |     -    |      0|  0|  25|          18|          18|
    |sub_ln1118_212_fu_410_p2  |     -    |      0|  0|  25|          18|          18|
    |sub_ln1118_213_fu_454_p2  |     -    |      0|  0|  25|          18|          18|
    |sub_ln1118_214_fu_508_p2  |     -    |      0|  0|  25|          18|          18|
    |sub_ln1118_fu_148_p2      |     -    |      0|  0|  25|          18|          18|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 636|         490|         506|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |acc_13_V_reg_1011          |  10|   0|   10|          0|
    |add_ln703_386_reg_1029     |  10|   0|   10|          0|
    |add_ln703_389_reg_1034     |  10|   0|   10|          0|
    |add_ln703_390_reg_1039     |  10|   0|   10|          0|
    |add_ln703_394_reg_1044     |  10|   0|   10|          0|
    |add_ln703_402_reg_1049     |  10|   0|   10|          0|
    |add_ln703_405_reg_1054     |  10|   0|   10|          0|
    |ap_CS_fsm                  |   2|   0|    2|          0|
    |ap_port_reg_data_6_V_read  |  16|   0|   16|          0|
    |mult_19_V_reg_953          |  10|   0|   10|          0|
    |mult_27_V_reg_958          |  10|   0|   10|          0|
    |mult_33_V_reg_964          |  10|   0|   10|          0|
    |tmp_32_reg_1059            |  10|   0|   10|          0|
    |trunc_ln708_132_reg_974    |  10|   0|   10|          0|
    |trunc_ln708_133_reg_979    |  10|   0|   10|          0|
    |trunc_ln708_136_reg_989    |  10|   0|   10|          0|
    |trunc_ln708_140_reg_995    |  10|   0|   10|          0|
    |trunc_ln708_141_reg_1001   |  10|   0|   10|          0|
    |trunc_ln708_142_reg_1006   |  10|   0|   10|          0|
    |trunc_ln708_144_reg_1018   |  10|   0|   10|          0|
    |trunc_ln708_145_reg_1023   |  10|   0|   10|          0|
    |trunc_ln708_312_reg_984    |   9|   0|    9|          0|
    |trunc_ln708_s_reg_948      |   9|   0|    9|          0|
    |trunc_ln_reg_969           |  10|   0|   10|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 236|   0|  236|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+---------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 | return value |
|ap_start       |  in |    1| ap_ctrl_hs | dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 | return value |
|ap_done        | out |    1| ap_ctrl_hs | dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 | return value |
|ap_idle        | out |    1| ap_ctrl_hs | dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 | return value |
|ap_ready       | out |    1| ap_ctrl_hs | dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_0    | out |   16| ap_ctrl_hs | dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_1    | out |   16| ap_ctrl_hs | dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_2    | out |   16| ap_ctrl_hs | dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_3    | out |   16| ap_ctrl_hs | dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_4    | out |   16| ap_ctrl_hs | dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_5    | out |   16| ap_ctrl_hs | dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_6    | out |   16| ap_ctrl_hs | dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_7    | out |   16| ap_ctrl_hs | dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_8    | out |   16| ap_ctrl_hs | dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_9    | out |   16| ap_ctrl_hs | dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_10   | out |   16| ap_ctrl_hs | dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_11   | out |   16| ap_ctrl_hs | dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_12   | out |   16| ap_ctrl_hs | dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_13   | out |   16| ap_ctrl_hs | dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_14   | out |   16| ap_ctrl_hs | dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 | return value |
|ap_ce          |  in |    1| ap_ctrl_hs | dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 | return value |
|data_0_V_read  |  in |   16|   ap_none  |                  data_0_V_read                  |    scalar    |
|data_1_V_read  |  in |   16|   ap_none  |                  data_1_V_read                  |    scalar    |
|data_2_V_read  |  in |   16|   ap_none  |                  data_2_V_read                  |    scalar    |
|data_3_V_read  |  in |   16|   ap_none  |                  data_3_V_read                  |    scalar    |
|data_4_V_read  |  in |   16|   ap_none  |                  data_4_V_read                  |    scalar    |
|data_5_V_read  |  in |   16|   ap_none  |                  data_5_V_read                  |    scalar    |
|data_6_V_read  |  in |   16|   ap_none  |                  data_6_V_read                  |    scalar    |
|data_7_V_read  |  in |   16|   ap_none  |                  data_7_V_read                  |    scalar    |
|data_8_V_read  |  in |   16|   ap_none  |                  data_8_V_read                  |    scalar    |
+---------------+-----+-----+------------+-------------------------------------------------+--------------+

