// Seed: 1647962449
module module_0 (
    input  tri1  id_0,
    output tri1  id_1,
    input  tri0  id_2,
    input  wand  id_3,
    output tri0  id_4,
    input  wand  id_5,
    input  wire  id_6,
    input  uwire id_7
);
endmodule
macromodule module_1 (
    input uwire id_0
    , id_12,
    output supply1 id_1,
    output supply0 id_2,
    output wand id_3,
    input wor id_4,
    output tri0 id_5,
    input wand id_6,
    input wire id_7,
    input wand id_8,
    input wire id_9,
    input supply0 id_10
);
  module_0 modCall_1 (
      id_10,
      id_3,
      id_8,
      id_8,
      id_1,
      id_7,
      id_4,
      id_7
  );
  assign modCall_1.id_1 = 0;
  wire id_13;
  ;
  wire  id_14;
  logic id_15;
endmodule
