# ******************************************************************************

# iCEcube Static Timer

# Version:            2014.12.27052

# Build Date:         Dec  8 2014 15:01:54

# File Generated:     Jun 17 2015 19:43:03

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock50MHz.PLL_inst/PLLOUTCORE
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock50MHz.PLL_inst/PLLOUTCORE:R vs. Clock50MHz.PLL_inst/PLLOUTCORE:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: HSync
			6.2.2::Path details for port: HSyncDebug
			6.2.3::Path details for port: Pixel
			6.2.4::Path details for port: PixelDebug
			6.2.5::Path details for port: VSync
			6.2.6::Path details for port: VSyncDebug
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: HSync
			6.5.2::Path details for port: HSyncDebug
			6.5.3::Path details for port: Pixel
			6.5.4::Path details for port: PixelDebug
			6.5.5::Path details for port: VSync
			6.5.6::Path details for port: VSyncDebug
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 3
Clock: Clock50MHz.PLL_inst/PLLOUTCORE    | Frequency: 55.07 MHz  | Target: 146.01 MHz  | 
Clock: Clock50MHz.PLL_inst/PLLOUTGLOBAL  | N/A                   | Target: 146.01 MHz  | 
Clock: SimpleVGA|Clock12MHz              | N/A                   | Target: 34.87 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                    Capture Clock                   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------------------  ------------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock50MHz.PLL_inst/PLLOUTCORE  Clock50MHz.PLL_inst/PLLOUTCORE  6848.96          -11309      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  


                       3.2::Clock to Out
                       -----------------

Data Port   Clock Port  Clock to Out  Clock Reference:Phase             
----------  ----------  ------------  --------------------------------  
HSync       Clock12MHz  14282         Clock50MHz.PLL_inst/PLLOUTCORE:R  
HSyncDebug  Clock12MHz  14935         Clock50MHz.PLL_inst/PLLOUTCORE:R  
Pixel       Clock12MHz  13981         Clock50MHz.PLL_inst/PLLOUTCORE:R  
PixelDebug  Clock12MHz  13946         Clock50MHz.PLL_inst/PLLOUTCORE:R  
VSync       Clock12MHz  13806         Clock50MHz.PLL_inst/PLLOUTCORE:R  
VSyncDebug  Clock12MHz  14247         Clock50MHz.PLL_inst/PLLOUTCORE:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  


               3.5::Minimum Clock to Out
               -------------------------

Data Port   Clock Port  Minimum Clock to Out  Clock Reference:Phase             
----------  ----------  --------------------  --------------------------------  
HSync       Clock12MHz  13863                 Clock50MHz.PLL_inst/PLLOUTCORE:R  
HSyncDebug  Clock12MHz  14515                 Clock50MHz.PLL_inst/PLLOUTCORE:R  
Pixel       Clock12MHz  13554                 Clock50MHz.PLL_inst/PLLOUTCORE:R  
PixelDebug  Clock12MHz  13540                 Clock50MHz.PLL_inst/PLLOUTCORE:R  
VSync       Clock12MHz  13386                 Clock50MHz.PLL_inst/PLLOUTCORE:R  
VSyncDebug  Clock12MHz  13814                 Clock50MHz.PLL_inst/PLLOUTCORE:R  


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock50MHz.PLL_inst/PLLOUTCORE
************************************************************
Clock: Clock50MHz.PLL_inst/PLLOUTCORE
Frequency: 55.07 MHz | Target: 146.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : beamY_fast_6_LC_9_2_2/lcout
Path End         : Pixel_1_LC_12_4_2/in2
Capture Clock    : Pixel_1_LC_12_4_2/clk
Setup Constraint : 6849p
Path slack       : -11309p

Capture Clock Arrival Time (Clock50MHz.PLL_inst/PLLOUTCORE:R#2)    6849
+ Master Clock Source Latency                                         0
+ Capture Clock Path Delay                                         7860
- Setup Time                                                       -372
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    14337

Launch Clock Arrival Time (Clock50MHz.PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                        0
+ Launch Clock Path Delay                                         7860
+ Clock To Q                                                       540
+ Data Path Delay                                                17246
--------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                    25646
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                            SimpleVGA                               0                 0  RISE       1
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                   IO_PAD                                  0                 0  RISE       1
Clock12MHz_ibuf_iopad/DOUT                                            IO_PAD                                510               510  RISE       1
Clock12MHz_ibuf_preio/PADIN                                           PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
Clock12MHz_ibuf_preio/DIN0                                            PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__228/I                                                              Odrv4                                   0              1127  RISE       1
I__228/O                                                              Odrv4                                 351              1478  RISE       1
I__229/I                                                              IoSpan4Mux                              0              1478  RISE       1
I__229/O                                                              IoSpan4Mux                            288              1765  RISE       1
I__230/I                                                              LocalMux                                0              1765  RISE       1
I__230/O                                                              LocalMux                              330              2095  RISE       1
I__231/I                                                              IoInMux                                 0              2095  RISE       1
I__231/O                                                              IoInMux                               259              2355  RISE       1
Clock50MHz.PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
Clock50MHz.PLL_inst/PLLOUTCORE                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__232/I                                                              Odrv4                                   0              4978  RISE       1
I__232/O                                                              Odrv4                                 351              5328  RISE       1
I__233/I                                                              IoSpan4Mux                              0              5328  RISE       1
I__233/O                                                              IoSpan4Mux                            288              5616  RISE       1
I__234/I                                                              IoSpan4Mux                              0              5616  RISE       1
I__234/O                                                              IoSpan4Mux                            288              5903  RISE       1
I__235/I                                                              IoSpan4Mux                              0              5903  RISE       1
I__235/O                                                              IoSpan4Mux                            288              6191  RISE       1
I__236/I                                                              LocalMux                                0              6191  RISE       1
I__236/O                                                              LocalMux                              330              6521  RISE       1
I__237/I                                                              IoInMux                                 0              6521  RISE       1
I__237/O                                                              IoInMux                               259              6780  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER  ICE_GB                                  0              6780  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT        ICE_GB                                617              7397  RISE      30
I__1206/I                                                             gio2CtrlBuf                             0              7397  RISE       1
I__1206/O                                                             gio2CtrlBuf                             0              7397  RISE       1
I__1207/I                                                             GlobalMux                               0              7397  RISE       1
I__1207/O                                                             GlobalMux                             154              7552  RISE       1
I__1219/I                                                             ClkMux                                  0              7552  RISE       1
I__1219/O                                                             ClkMux                                309              7860  RISE       1
beamY_fast_6_LC_9_2_2/clk                                             LogicCell40_SEQ_MODE_1000               0              7860  RISE       1

Data path
pin name                                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
beamY_fast_6_LC_9_2_2/lcout                                                    LogicCell40_SEQ_MODE_1000    540              8400  -11309  RISE       2
I__878/I                                                                       LocalMux                       0              8400  -11309  RISE       1
I__878/O                                                                       LocalMux                     330              8730  -11309  RISE       1
I__880/I                                                                       InMux                          0              8730  -11309  RISE       1
I__880/O                                                                       InMux                        259              8989  -11309  RISE       1
beamY_fast_RNIRPUB_6_LC_8_2_6/in1                                              LogicCell40_SEQ_MODE_0000      0              8989  -11309  RISE       1
beamY_fast_RNIRPUB_6_LC_8_2_6/lcout                                            LogicCell40_SEQ_MODE_0000    400              9389  -11309  RISE       2
I__535/I                                                                       LocalMux                       0              9389  -11309  RISE       1
I__535/O                                                                       LocalMux                     330              9719  -11309  RISE       1
I__536/I                                                                       InMux                          0              9719  -11309  RISE       1
I__536/O                                                                       InMux                        259              9978  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un33_sum_cry_2_c_RNO_LC_8_2_3/in3             LogicCell40_SEQ_MODE_0000      0              9978  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un33_sum_cry_2_c_RNO_LC_8_2_3/lcout           LogicCell40_SEQ_MODE_0000    316             10294  -11309  RISE       1
I__549/I                                                                       LocalMux                       0             10294  -11309  RISE       1
I__549/O                                                                       LocalMux                     330             10623  -11309  RISE       1
I__550/I                                                                       InMux                          0             10623  -11309  RISE       1
I__550/O                                                                       InMux                        259             10883  -11309  RISE       1
I__551/I                                                                       CascadeMux                     0             10883  -11309  RISE       1
I__551/O                                                                       CascadeMux                     0             10883  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un33_sum_cry_2_c_LC_7_2_0/in2                 LogicCell40_SEQ_MODE_0000      0             10883  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un33_sum_cry_2_c_LC_7_2_0/carryout            LogicCell40_SEQ_MODE_0000    231             11114  -11309  RISE       2
un1_beamY_if_generate_plus_mult1_un33_sum_cry_2_c_RNI3I151_LC_7_2_1/carryin    LogicCell40_SEQ_MODE_0000      0             11114  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un33_sum_cry_2_c_RNI3I151_LC_7_2_1/carryout   LogicCell40_SEQ_MODE_0000    126             11241  -11309  RISE       2
un1_beamY_if_generate_plus_mult1_un33_sum_cry_3_c_RNI4K251_LC_7_2_2/carryin    LogicCell40_SEQ_MODE_0000      0             11241  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un33_sum_cry_3_c_RNI4K251_LC_7_2_2/carryout   LogicCell40_SEQ_MODE_0000    126             11367  -11309  RISE       1
I__371/I                                                                       InMux                          0             11367  -11309  RISE       1
I__371/O                                                                       InMux                        259             11626  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un33_sum_cry_5_THRU_LUT4_0_LC_7_2_3/in3       LogicCell40_SEQ_MODE_0000      0             11626  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un33_sum_cry_5_THRU_LUT4_0_LC_7_2_3/ltout     LogicCell40_SEQ_MODE_0000    274             11900  -11309  FALL       1
I__370/I                                                                       CascadeMux                     0             11900  -11309  FALL       1
I__370/O                                                                       CascadeMux                     0             11900  -11309  FALL       1
un1_beamY_if_generate_plus_mult1_un40_sum_cry_6_c_inv_LC_7_2_4/in2             LogicCell40_SEQ_MODE_0000      0             11900  -11309  FALL       1
un1_beamY_if_generate_plus_mult1_un40_sum_cry_6_c_inv_LC_7_2_4/lcout           LogicCell40_SEQ_MODE_0000    379             12279  -11309  RISE       3
I__901/I                                                                       LocalMux                       0             12279  -11309  RISE       1
I__901/O                                                                       LocalMux                     330             12608  -11309  RISE       1
I__904/I                                                                       InMux                          0             12608  -11309  RISE       1
I__904/O                                                                       InMux                        259             12868  -11309  RISE       1
I__907/I                                                                       CascadeMux                     0             12868  -11309  RISE       1
I__907/O                                                                       CascadeMux                     0             12868  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un40_sum_cry_5_THRU_LUT4_0_LC_8_1_4/in2       LogicCell40_SEQ_MODE_0000      0             12868  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un40_sum_cry_5_THRU_LUT4_0_LC_8_1_4/carryout  LogicCell40_SEQ_MODE_0000    231             13099  -11309  RISE       1
I__502/I                                                                       InMux                          0             13099  -11309  RISE       1
I__502/O                                                                       InMux                        259             13359  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un40_sum_cry_6_c_RNIMEJB_LC_8_1_5/in3         LogicCell40_SEQ_MODE_0000      0             13359  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un40_sum_cry_6_c_RNIMEJB_LC_8_1_5/lcout       LogicCell40_SEQ_MODE_0000    316             13674  -11309  RISE       4
I__893/I                                                                       LocalMux                       0             13674  -11309  RISE       1
I__893/O                                                                       LocalMux                     330             14004  -11309  RISE       1
I__894/I                                                                       InMux                          0             14004  -11309  RISE       1
I__894/O                                                                       InMux                        259             14263  -11309  RISE       1
I__898/I                                                                       CascadeMux                     0             14263  -11309  RISE       1
I__898/O                                                                       CascadeMux                     0             14263  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un40_sum_sbtinv_RNI0B7H_LC_9_1_1/in2          LogicCell40_SEQ_MODE_0000      0             14263  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un40_sum_sbtinv_RNI0B7H_LC_9_1_1/carryout     LogicCell40_SEQ_MODE_0000    231             14495  -11309  RISE       2
un1_beamY_if_generate_plus_mult1_un47_sum_cry_3_c_RNINFV81_LC_9_1_2/carryin    LogicCell40_SEQ_MODE_0000      0             14495  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un47_sum_cry_3_c_RNINFV81_LC_9_1_2/carryout   LogicCell40_SEQ_MODE_0000    126             14621  -11309  RISE       2
un1_beamY_if_generate_plus_mult1_un47_sum_cry_4_c_RNIH6TK1_LC_9_1_3/carryin    LogicCell40_SEQ_MODE_0000      0             14621  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un47_sum_cry_4_c_RNIH6TK1_LC_9_1_3/carryout   LogicCell40_SEQ_MODE_0000    126             14747  -11309  RISE       2
un1_beamY_if_generate_plus_mult1_un47_sum_cry_5_c_RNI37VA3_LC_9_1_4/carryin    LogicCell40_SEQ_MODE_0000      0             14747  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un47_sum_cry_5_c_RNI37VA3_LC_9_1_4/carryout   LogicCell40_SEQ_MODE_0000    126             14874  -11309  RISE       1
I__892/I                                                                       InMux                          0             14874  -11309  RISE       1
I__892/O                                                                       InMux                        259             15133  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un47_sum_cry_6_c_RNIISVF_LC_9_1_5/in3         LogicCell40_SEQ_MODE_0000      0             15133  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un47_sum_cry_6_c_RNIISVF_LC_9_1_5/lcout       LogicCell40_SEQ_MODE_0000    316             15449  -11309  RISE       4
I__988/I                                                                       LocalMux                       0             15449  -11309  RISE       1
I__988/O                                                                       LocalMux                     330             15778  -11309  RISE       1
I__990/I                                                                       InMux                          0             15778  -11309  RISE       1
I__990/O                                                                       InMux                        259             16038  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un47_sum_cry_5_c_RNI37VA3_LC_9_1_4/in0        LogicCell40_SEQ_MODE_0000      0             16038  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un47_sum_cry_5_c_RNI37VA3_LC_9_1_4/lcout      LogicCell40_SEQ_MODE_0000    449             16487  -11309  RISE       1
I__972/I                                                                       Odrv4                          0             16487  -11309  RISE       1
I__972/O                                                                       Odrv4                        351             16837  -11309  RISE       1
I__973/I                                                                       LocalMux                       0             16837  -11309  RISE       1
I__973/O                                                                       LocalMux                     330             17167  -11309  RISE       1
I__974/I                                                                       InMux                          0             17167  -11309  RISE       1
I__974/O                                                                       InMux                        259             17426  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un54_sum_cry_6_c_RNI3ILK3_LC_11_1_5/in1       LogicCell40_SEQ_MODE_0000      0             17426  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un54_sum_cry_6_c_RNI3ILK3_LC_11_1_5/lcout     LogicCell40_SEQ_MODE_0000    400             17826  -11309  RISE       5
I__1020/I                                                                      LocalMux                       0             17826  -11309  RISE       1
I__1020/O                                                                      LocalMux                     330             18156  -11309  RISE       1
I__1022/I                                                                      InMux                          0             18156  -11309  RISE       1
I__1022/O                                                                      InMux                        259             18415  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un54_sum_cry_6_c_RNI3ILK3_0_LC_11_2_7/in3     LogicCell40_SEQ_MODE_0000      0             18415  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un54_sum_cry_6_c_RNI3ILK3_0_LC_11_2_7/lcout   LogicCell40_SEQ_MODE_0000    316             18731  -11309  RISE       1
I__1017/I                                                                      LocalMux                       0             18731  -11309  RISE       1
I__1017/O                                                                      LocalMux                     330             19061  -11309  RISE       1
I__1018/I                                                                      InMux                          0             19061  -11309  RISE       1
I__1018/O                                                                      InMux                        259             19320  -11309  RISE       1
I__1019/I                                                                      CascadeMux                     0             19320  -11309  RISE       1
I__1019/O                                                                      CascadeMux                     0             19320  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un61_sum_cry_5_c_RNIA9BQC_LC_11_2_4/in2       LogicCell40_SEQ_MODE_0000      0             19320  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un61_sum_cry_5_c_RNIA9BQC_LC_11_2_4/carryout  LogicCell40_SEQ_MODE_0000    231             19552  -11309  RISE       1
I__1029/I                                                                      InMux                          0             19552  -11309  RISE       1
I__1029/O                                                                      InMux                        259             19811  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un61_sum_cry_6_c_RNI3I5J6_LC_11_2_5/in3       LogicCell40_SEQ_MODE_0000      0             19811  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un61_sum_cry_6_c_RNI3I5J6_LC_11_2_5/lcout     LogicCell40_SEQ_MODE_0000    316             20127  -11309  RISE       4
I__1006/I                                                                      LocalMux                       0             20127  -11309  RISE       1
I__1006/O                                                                      LocalMux                     330             20456  -11309  RISE       1
I__1008/I                                                                      InMux                          0             20456  -11309  RISE       1
I__1008/O                                                                      InMux                        259             20716  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un61_sum_cry_5_c_RNIA9BQC_LC_11_2_4/in0       LogicCell40_SEQ_MODE_0000      0             20716  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un61_sum_cry_5_c_RNIA9BQC_LC_11_2_4/lcout     LogicCell40_SEQ_MODE_0000    449             21165  -11309  RISE       1
I__1099/I                                                                      LocalMux                       0             21165  -11309  RISE       1
I__1099/O                                                                      LocalMux                     330             21494  -11309  RISE       1
I__1100/I                                                                      InMux                          0             21494  -11309  RISE       1
I__1100/O                                                                      InMux                        259             21754  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un68_sum_cry_6_c_RNIFHPSC_LC_11_3_5/in1       LogicCell40_SEQ_MODE_0000      0             21754  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un68_sum_cry_6_c_RNIFHPSC_LC_11_3_5/lcout     LogicCell40_SEQ_MODE_0000    400             22154  -11309  RISE       5
I__1304/I                                                                      LocalMux                       0             22154  -11309  RISE       1
I__1304/O                                                                      LocalMux                     330             22483  -11309  RISE       1
I__1306/I                                                                      InMux                          0             22483  -11309  RISE       1
I__1306/O                                                                      InMux                        259             22743  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un75_sum_cry_6_c_inv_LC_12_3_4/in3            LogicCell40_SEQ_MODE_0000      0             22743  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un75_sum_cry_6_c_inv_LC_12_3_4/lcout          LogicCell40_SEQ_MODE_0000    316             23058  -11309  RISE       1
I__1301/I                                                                      LocalMux                       0             23058  -11309  RISE       1
I__1301/O                                                                      LocalMux                     330             23388  -11309  RISE       1
I__1302/I                                                                      InMux                          0             23388  -11309  RISE       1
I__1302/O                                                                      InMux                        259             23647  -11309  RISE       1
I__1303/I                                                                      CascadeMux                     0             23647  -11309  RISE       1
I__1303/O                                                                      CascadeMux                     0             23647  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un75_sum_cry_6_c_inv_LC_12_3_4/in2            LogicCell40_SEQ_MODE_0000      0             23647  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un75_sum_cry_6_c_inv_LC_12_3_4/carryout       LogicCell40_SEQ_MODE_0000    231             23879  -11309  RISE       1
I__1298/I                                                                      InMux                          0             23879  -11309  RISE       1
I__1298/O                                                                      InMux                        259             24138  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un75_sum_cry_6_c_RNI79DAP_LC_12_3_5/in3       LogicCell40_SEQ_MODE_0000      0             24138  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un75_sum_cry_6_c_RNI79DAP_LC_12_3_5/ltout     LogicCell40_SEQ_MODE_0000    274             24412  -11309  FALL       1
I__1295/I                                                                      CascadeMux                     0             24412  -11309  FALL       1
I__1295/O                                                                      CascadeMux                     0             24412  -11309  FALL       1
Pixel_1_RNO_9_LC_12_3_6/in2                                                    LogicCell40_SEQ_MODE_0000      0             24412  -11309  FALL       1
Pixel_1_RNO_9_LC_12_3_6/lcout                                                  LogicCell40_SEQ_MODE_0000    379             24791  -11309  RISE       1
I__1239/I                                                                      LocalMux                       0             24791  -11309  RISE       1
I__1239/O                                                                      LocalMux                     330             25120  -11309  RISE       1
I__1240/I                                                                      InMux                          0             25120  -11309  RISE       1
I__1240/O                                                                      InMux                        259             25380  -11309  RISE       1
Pixel_1_RNO_3_LC_12_4_1/in3                                                    LogicCell40_SEQ_MODE_0000      0             25380  -11309  RISE       1
Pixel_1_RNO_3_LC_12_4_1/ltout                                                  LogicCell40_SEQ_MODE_0000    267             25646  -11309  RISE       1
I__1232/I                                                                      CascadeMux                     0             25646  -11309  RISE       1
I__1232/O                                                                      CascadeMux                     0             25646  -11309  RISE       1
Pixel_1_LC_12_4_2/in2                                                          LogicCell40_SEQ_MODE_1000      0             25646  -11309  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                            SimpleVGA                               0                 0  RISE       1
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                   IO_PAD                                  0                 0  RISE       1
Clock12MHz_ibuf_iopad/DOUT                                            IO_PAD                                510               510  RISE       1
Clock12MHz_ibuf_preio/PADIN                                           PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
Clock12MHz_ibuf_preio/DIN0                                            PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__228/I                                                              Odrv4                                   0              1127  RISE       1
I__228/O                                                              Odrv4                                 351              1478  RISE       1
I__229/I                                                              IoSpan4Mux                              0              1478  RISE       1
I__229/O                                                              IoSpan4Mux                            288              1765  RISE       1
I__230/I                                                              LocalMux                                0              1765  RISE       1
I__230/O                                                              LocalMux                              330              2095  RISE       1
I__231/I                                                              IoInMux                                 0              2095  RISE       1
I__231/O                                                              IoInMux                               259              2355  RISE       1
Clock50MHz.PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
Clock50MHz.PLL_inst/PLLOUTCORE                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__232/I                                                              Odrv4                                   0              4978  RISE       1
I__232/O                                                              Odrv4                                 351              5328  RISE       1
I__233/I                                                              IoSpan4Mux                              0              5328  RISE       1
I__233/O                                                              IoSpan4Mux                            288              5616  RISE       1
I__234/I                                                              IoSpan4Mux                              0              5616  RISE       1
I__234/O                                                              IoSpan4Mux                            288              5903  RISE       1
I__235/I                                                              IoSpan4Mux                              0              5903  RISE       1
I__235/O                                                              IoSpan4Mux                            288              6191  RISE       1
I__236/I                                                              LocalMux                                0              6191  RISE       1
I__236/O                                                              LocalMux                              330              6521  RISE       1
I__237/I                                                              IoInMux                                 0              6521  RISE       1
I__237/O                                                              IoInMux                               259              6780  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER  ICE_GB                                  0              6780  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT        ICE_GB                                617              7397  RISE      30
I__1206/I                                                             gio2CtrlBuf                             0              7397  RISE       1
I__1206/O                                                             gio2CtrlBuf                             0              7397  RISE       1
I__1207/I                                                             GlobalMux                               0              7397  RISE       1
I__1207/O                                                             GlobalMux                             154              7552  RISE       1
I__1220/I                                                             ClkMux                                  0              7552  RISE       1
I__1220/O                                                             ClkMux                                309              7860  RISE       1
Pixel_1_LC_12_4_2/clk                                                 LogicCell40_SEQ_MODE_1000               0              7860  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock50MHz.PLL_inst/PLLOUTCORE:R vs. Clock50MHz.PLL_inst/PLLOUTCORE:R)
*****************************************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : beamY_fast_6_LC_9_2_2/lcout
Path End         : Pixel_1_LC_12_4_2/in2
Capture Clock    : Pixel_1_LC_12_4_2/clk
Setup Constraint : 6849p
Path slack       : -11309p

Capture Clock Arrival Time (Clock50MHz.PLL_inst/PLLOUTCORE:R#2)    6849
+ Master Clock Source Latency                                         0
+ Capture Clock Path Delay                                         7860
- Setup Time                                                       -372
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    14337

Launch Clock Arrival Time (Clock50MHz.PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                        0
+ Launch Clock Path Delay                                         7860
+ Clock To Q                                                       540
+ Data Path Delay                                                17246
--------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                    25646
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                            SimpleVGA                               0                 0  RISE       1
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                   IO_PAD                                  0                 0  RISE       1
Clock12MHz_ibuf_iopad/DOUT                                            IO_PAD                                510               510  RISE       1
Clock12MHz_ibuf_preio/PADIN                                           PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
Clock12MHz_ibuf_preio/DIN0                                            PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__228/I                                                              Odrv4                                   0              1127  RISE       1
I__228/O                                                              Odrv4                                 351              1478  RISE       1
I__229/I                                                              IoSpan4Mux                              0              1478  RISE       1
I__229/O                                                              IoSpan4Mux                            288              1765  RISE       1
I__230/I                                                              LocalMux                                0              1765  RISE       1
I__230/O                                                              LocalMux                              330              2095  RISE       1
I__231/I                                                              IoInMux                                 0              2095  RISE       1
I__231/O                                                              IoInMux                               259              2355  RISE       1
Clock50MHz.PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
Clock50MHz.PLL_inst/PLLOUTCORE                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__232/I                                                              Odrv4                                   0              4978  RISE       1
I__232/O                                                              Odrv4                                 351              5328  RISE       1
I__233/I                                                              IoSpan4Mux                              0              5328  RISE       1
I__233/O                                                              IoSpan4Mux                            288              5616  RISE       1
I__234/I                                                              IoSpan4Mux                              0              5616  RISE       1
I__234/O                                                              IoSpan4Mux                            288              5903  RISE       1
I__235/I                                                              IoSpan4Mux                              0              5903  RISE       1
I__235/O                                                              IoSpan4Mux                            288              6191  RISE       1
I__236/I                                                              LocalMux                                0              6191  RISE       1
I__236/O                                                              LocalMux                              330              6521  RISE       1
I__237/I                                                              IoInMux                                 0              6521  RISE       1
I__237/O                                                              IoInMux                               259              6780  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER  ICE_GB                                  0              6780  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT        ICE_GB                                617              7397  RISE      30
I__1206/I                                                             gio2CtrlBuf                             0              7397  RISE       1
I__1206/O                                                             gio2CtrlBuf                             0              7397  RISE       1
I__1207/I                                                             GlobalMux                               0              7397  RISE       1
I__1207/O                                                             GlobalMux                             154              7552  RISE       1
I__1219/I                                                             ClkMux                                  0              7552  RISE       1
I__1219/O                                                             ClkMux                                309              7860  RISE       1
beamY_fast_6_LC_9_2_2/clk                                             LogicCell40_SEQ_MODE_1000               0              7860  RISE       1

Data path
pin name                                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
beamY_fast_6_LC_9_2_2/lcout                                                    LogicCell40_SEQ_MODE_1000    540              8400  -11309  RISE       2
I__878/I                                                                       LocalMux                       0              8400  -11309  RISE       1
I__878/O                                                                       LocalMux                     330              8730  -11309  RISE       1
I__880/I                                                                       InMux                          0              8730  -11309  RISE       1
I__880/O                                                                       InMux                        259              8989  -11309  RISE       1
beamY_fast_RNIRPUB_6_LC_8_2_6/in1                                              LogicCell40_SEQ_MODE_0000      0              8989  -11309  RISE       1
beamY_fast_RNIRPUB_6_LC_8_2_6/lcout                                            LogicCell40_SEQ_MODE_0000    400              9389  -11309  RISE       2
I__535/I                                                                       LocalMux                       0              9389  -11309  RISE       1
I__535/O                                                                       LocalMux                     330              9719  -11309  RISE       1
I__536/I                                                                       InMux                          0              9719  -11309  RISE       1
I__536/O                                                                       InMux                        259              9978  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un33_sum_cry_2_c_RNO_LC_8_2_3/in3             LogicCell40_SEQ_MODE_0000      0              9978  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un33_sum_cry_2_c_RNO_LC_8_2_3/lcout           LogicCell40_SEQ_MODE_0000    316             10294  -11309  RISE       1
I__549/I                                                                       LocalMux                       0             10294  -11309  RISE       1
I__549/O                                                                       LocalMux                     330             10623  -11309  RISE       1
I__550/I                                                                       InMux                          0             10623  -11309  RISE       1
I__550/O                                                                       InMux                        259             10883  -11309  RISE       1
I__551/I                                                                       CascadeMux                     0             10883  -11309  RISE       1
I__551/O                                                                       CascadeMux                     0             10883  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un33_sum_cry_2_c_LC_7_2_0/in2                 LogicCell40_SEQ_MODE_0000      0             10883  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un33_sum_cry_2_c_LC_7_2_0/carryout            LogicCell40_SEQ_MODE_0000    231             11114  -11309  RISE       2
un1_beamY_if_generate_plus_mult1_un33_sum_cry_2_c_RNI3I151_LC_7_2_1/carryin    LogicCell40_SEQ_MODE_0000      0             11114  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un33_sum_cry_2_c_RNI3I151_LC_7_2_1/carryout   LogicCell40_SEQ_MODE_0000    126             11241  -11309  RISE       2
un1_beamY_if_generate_plus_mult1_un33_sum_cry_3_c_RNI4K251_LC_7_2_2/carryin    LogicCell40_SEQ_MODE_0000      0             11241  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un33_sum_cry_3_c_RNI4K251_LC_7_2_2/carryout   LogicCell40_SEQ_MODE_0000    126             11367  -11309  RISE       1
I__371/I                                                                       InMux                          0             11367  -11309  RISE       1
I__371/O                                                                       InMux                        259             11626  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un33_sum_cry_5_THRU_LUT4_0_LC_7_2_3/in3       LogicCell40_SEQ_MODE_0000      0             11626  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un33_sum_cry_5_THRU_LUT4_0_LC_7_2_3/ltout     LogicCell40_SEQ_MODE_0000    274             11900  -11309  FALL       1
I__370/I                                                                       CascadeMux                     0             11900  -11309  FALL       1
I__370/O                                                                       CascadeMux                     0             11900  -11309  FALL       1
un1_beamY_if_generate_plus_mult1_un40_sum_cry_6_c_inv_LC_7_2_4/in2             LogicCell40_SEQ_MODE_0000      0             11900  -11309  FALL       1
un1_beamY_if_generate_plus_mult1_un40_sum_cry_6_c_inv_LC_7_2_4/lcout           LogicCell40_SEQ_MODE_0000    379             12279  -11309  RISE       3
I__901/I                                                                       LocalMux                       0             12279  -11309  RISE       1
I__901/O                                                                       LocalMux                     330             12608  -11309  RISE       1
I__904/I                                                                       InMux                          0             12608  -11309  RISE       1
I__904/O                                                                       InMux                        259             12868  -11309  RISE       1
I__907/I                                                                       CascadeMux                     0             12868  -11309  RISE       1
I__907/O                                                                       CascadeMux                     0             12868  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un40_sum_cry_5_THRU_LUT4_0_LC_8_1_4/in2       LogicCell40_SEQ_MODE_0000      0             12868  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un40_sum_cry_5_THRU_LUT4_0_LC_8_1_4/carryout  LogicCell40_SEQ_MODE_0000    231             13099  -11309  RISE       1
I__502/I                                                                       InMux                          0             13099  -11309  RISE       1
I__502/O                                                                       InMux                        259             13359  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un40_sum_cry_6_c_RNIMEJB_LC_8_1_5/in3         LogicCell40_SEQ_MODE_0000      0             13359  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un40_sum_cry_6_c_RNIMEJB_LC_8_1_5/lcout       LogicCell40_SEQ_MODE_0000    316             13674  -11309  RISE       4
I__893/I                                                                       LocalMux                       0             13674  -11309  RISE       1
I__893/O                                                                       LocalMux                     330             14004  -11309  RISE       1
I__894/I                                                                       InMux                          0             14004  -11309  RISE       1
I__894/O                                                                       InMux                        259             14263  -11309  RISE       1
I__898/I                                                                       CascadeMux                     0             14263  -11309  RISE       1
I__898/O                                                                       CascadeMux                     0             14263  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un40_sum_sbtinv_RNI0B7H_LC_9_1_1/in2          LogicCell40_SEQ_MODE_0000      0             14263  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un40_sum_sbtinv_RNI0B7H_LC_9_1_1/carryout     LogicCell40_SEQ_MODE_0000    231             14495  -11309  RISE       2
un1_beamY_if_generate_plus_mult1_un47_sum_cry_3_c_RNINFV81_LC_9_1_2/carryin    LogicCell40_SEQ_MODE_0000      0             14495  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un47_sum_cry_3_c_RNINFV81_LC_9_1_2/carryout   LogicCell40_SEQ_MODE_0000    126             14621  -11309  RISE       2
un1_beamY_if_generate_plus_mult1_un47_sum_cry_4_c_RNIH6TK1_LC_9_1_3/carryin    LogicCell40_SEQ_MODE_0000      0             14621  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un47_sum_cry_4_c_RNIH6TK1_LC_9_1_3/carryout   LogicCell40_SEQ_MODE_0000    126             14747  -11309  RISE       2
un1_beamY_if_generate_plus_mult1_un47_sum_cry_5_c_RNI37VA3_LC_9_1_4/carryin    LogicCell40_SEQ_MODE_0000      0             14747  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un47_sum_cry_5_c_RNI37VA3_LC_9_1_4/carryout   LogicCell40_SEQ_MODE_0000    126             14874  -11309  RISE       1
I__892/I                                                                       InMux                          0             14874  -11309  RISE       1
I__892/O                                                                       InMux                        259             15133  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un47_sum_cry_6_c_RNIISVF_LC_9_1_5/in3         LogicCell40_SEQ_MODE_0000      0             15133  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un47_sum_cry_6_c_RNIISVF_LC_9_1_5/lcout       LogicCell40_SEQ_MODE_0000    316             15449  -11309  RISE       4
I__988/I                                                                       LocalMux                       0             15449  -11309  RISE       1
I__988/O                                                                       LocalMux                     330             15778  -11309  RISE       1
I__990/I                                                                       InMux                          0             15778  -11309  RISE       1
I__990/O                                                                       InMux                        259             16038  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un47_sum_cry_5_c_RNI37VA3_LC_9_1_4/in0        LogicCell40_SEQ_MODE_0000      0             16038  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un47_sum_cry_5_c_RNI37VA3_LC_9_1_4/lcout      LogicCell40_SEQ_MODE_0000    449             16487  -11309  RISE       1
I__972/I                                                                       Odrv4                          0             16487  -11309  RISE       1
I__972/O                                                                       Odrv4                        351             16837  -11309  RISE       1
I__973/I                                                                       LocalMux                       0             16837  -11309  RISE       1
I__973/O                                                                       LocalMux                     330             17167  -11309  RISE       1
I__974/I                                                                       InMux                          0             17167  -11309  RISE       1
I__974/O                                                                       InMux                        259             17426  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un54_sum_cry_6_c_RNI3ILK3_LC_11_1_5/in1       LogicCell40_SEQ_MODE_0000      0             17426  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un54_sum_cry_6_c_RNI3ILK3_LC_11_1_5/lcout     LogicCell40_SEQ_MODE_0000    400             17826  -11309  RISE       5
I__1020/I                                                                      LocalMux                       0             17826  -11309  RISE       1
I__1020/O                                                                      LocalMux                     330             18156  -11309  RISE       1
I__1022/I                                                                      InMux                          0             18156  -11309  RISE       1
I__1022/O                                                                      InMux                        259             18415  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un54_sum_cry_6_c_RNI3ILK3_0_LC_11_2_7/in3     LogicCell40_SEQ_MODE_0000      0             18415  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un54_sum_cry_6_c_RNI3ILK3_0_LC_11_2_7/lcout   LogicCell40_SEQ_MODE_0000    316             18731  -11309  RISE       1
I__1017/I                                                                      LocalMux                       0             18731  -11309  RISE       1
I__1017/O                                                                      LocalMux                     330             19061  -11309  RISE       1
I__1018/I                                                                      InMux                          0             19061  -11309  RISE       1
I__1018/O                                                                      InMux                        259             19320  -11309  RISE       1
I__1019/I                                                                      CascadeMux                     0             19320  -11309  RISE       1
I__1019/O                                                                      CascadeMux                     0             19320  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un61_sum_cry_5_c_RNIA9BQC_LC_11_2_4/in2       LogicCell40_SEQ_MODE_0000      0             19320  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un61_sum_cry_5_c_RNIA9BQC_LC_11_2_4/carryout  LogicCell40_SEQ_MODE_0000    231             19552  -11309  RISE       1
I__1029/I                                                                      InMux                          0             19552  -11309  RISE       1
I__1029/O                                                                      InMux                        259             19811  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un61_sum_cry_6_c_RNI3I5J6_LC_11_2_5/in3       LogicCell40_SEQ_MODE_0000      0             19811  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un61_sum_cry_6_c_RNI3I5J6_LC_11_2_5/lcout     LogicCell40_SEQ_MODE_0000    316             20127  -11309  RISE       4
I__1006/I                                                                      LocalMux                       0             20127  -11309  RISE       1
I__1006/O                                                                      LocalMux                     330             20456  -11309  RISE       1
I__1008/I                                                                      InMux                          0             20456  -11309  RISE       1
I__1008/O                                                                      InMux                        259             20716  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un61_sum_cry_5_c_RNIA9BQC_LC_11_2_4/in0       LogicCell40_SEQ_MODE_0000      0             20716  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un61_sum_cry_5_c_RNIA9BQC_LC_11_2_4/lcout     LogicCell40_SEQ_MODE_0000    449             21165  -11309  RISE       1
I__1099/I                                                                      LocalMux                       0             21165  -11309  RISE       1
I__1099/O                                                                      LocalMux                     330             21494  -11309  RISE       1
I__1100/I                                                                      InMux                          0             21494  -11309  RISE       1
I__1100/O                                                                      InMux                        259             21754  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un68_sum_cry_6_c_RNIFHPSC_LC_11_3_5/in1       LogicCell40_SEQ_MODE_0000      0             21754  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un68_sum_cry_6_c_RNIFHPSC_LC_11_3_5/lcout     LogicCell40_SEQ_MODE_0000    400             22154  -11309  RISE       5
I__1304/I                                                                      LocalMux                       0             22154  -11309  RISE       1
I__1304/O                                                                      LocalMux                     330             22483  -11309  RISE       1
I__1306/I                                                                      InMux                          0             22483  -11309  RISE       1
I__1306/O                                                                      InMux                        259             22743  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un75_sum_cry_6_c_inv_LC_12_3_4/in3            LogicCell40_SEQ_MODE_0000      0             22743  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un75_sum_cry_6_c_inv_LC_12_3_4/lcout          LogicCell40_SEQ_MODE_0000    316             23058  -11309  RISE       1
I__1301/I                                                                      LocalMux                       0             23058  -11309  RISE       1
I__1301/O                                                                      LocalMux                     330             23388  -11309  RISE       1
I__1302/I                                                                      InMux                          0             23388  -11309  RISE       1
I__1302/O                                                                      InMux                        259             23647  -11309  RISE       1
I__1303/I                                                                      CascadeMux                     0             23647  -11309  RISE       1
I__1303/O                                                                      CascadeMux                     0             23647  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un75_sum_cry_6_c_inv_LC_12_3_4/in2            LogicCell40_SEQ_MODE_0000      0             23647  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un75_sum_cry_6_c_inv_LC_12_3_4/carryout       LogicCell40_SEQ_MODE_0000    231             23879  -11309  RISE       1
I__1298/I                                                                      InMux                          0             23879  -11309  RISE       1
I__1298/O                                                                      InMux                        259             24138  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un75_sum_cry_6_c_RNI79DAP_LC_12_3_5/in3       LogicCell40_SEQ_MODE_0000      0             24138  -11309  RISE       1
un1_beamY_if_generate_plus_mult1_un75_sum_cry_6_c_RNI79DAP_LC_12_3_5/ltout     LogicCell40_SEQ_MODE_0000    274             24412  -11309  FALL       1
I__1295/I                                                                      CascadeMux                     0             24412  -11309  FALL       1
I__1295/O                                                                      CascadeMux                     0             24412  -11309  FALL       1
Pixel_1_RNO_9_LC_12_3_6/in2                                                    LogicCell40_SEQ_MODE_0000      0             24412  -11309  FALL       1
Pixel_1_RNO_9_LC_12_3_6/lcout                                                  LogicCell40_SEQ_MODE_0000    379             24791  -11309  RISE       1
I__1239/I                                                                      LocalMux                       0             24791  -11309  RISE       1
I__1239/O                                                                      LocalMux                     330             25120  -11309  RISE       1
I__1240/I                                                                      InMux                          0             25120  -11309  RISE       1
I__1240/O                                                                      InMux                        259             25380  -11309  RISE       1
Pixel_1_RNO_3_LC_12_4_1/in3                                                    LogicCell40_SEQ_MODE_0000      0             25380  -11309  RISE       1
Pixel_1_RNO_3_LC_12_4_1/ltout                                                  LogicCell40_SEQ_MODE_0000    267             25646  -11309  RISE       1
I__1232/I                                                                      CascadeMux                     0             25646  -11309  RISE       1
I__1232/O                                                                      CascadeMux                     0             25646  -11309  RISE       1
Pixel_1_LC_12_4_2/in2                                                          LogicCell40_SEQ_MODE_1000      0             25646  -11309  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                            SimpleVGA                               0                 0  RISE       1
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                   IO_PAD                                  0                 0  RISE       1
Clock12MHz_ibuf_iopad/DOUT                                            IO_PAD                                510               510  RISE       1
Clock12MHz_ibuf_preio/PADIN                                           PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
Clock12MHz_ibuf_preio/DIN0                                            PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__228/I                                                              Odrv4                                   0              1127  RISE       1
I__228/O                                                              Odrv4                                 351              1478  RISE       1
I__229/I                                                              IoSpan4Mux                              0              1478  RISE       1
I__229/O                                                              IoSpan4Mux                            288              1765  RISE       1
I__230/I                                                              LocalMux                                0              1765  RISE       1
I__230/O                                                              LocalMux                              330              2095  RISE       1
I__231/I                                                              IoInMux                                 0              2095  RISE       1
I__231/O                                                              IoInMux                               259              2355  RISE       1
Clock50MHz.PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
Clock50MHz.PLL_inst/PLLOUTCORE                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__232/I                                                              Odrv4                                   0              4978  RISE       1
I__232/O                                                              Odrv4                                 351              5328  RISE       1
I__233/I                                                              IoSpan4Mux                              0              5328  RISE       1
I__233/O                                                              IoSpan4Mux                            288              5616  RISE       1
I__234/I                                                              IoSpan4Mux                              0              5616  RISE       1
I__234/O                                                              IoSpan4Mux                            288              5903  RISE       1
I__235/I                                                              IoSpan4Mux                              0              5903  RISE       1
I__235/O                                                              IoSpan4Mux                            288              6191  RISE       1
I__236/I                                                              LocalMux                                0              6191  RISE       1
I__236/O                                                              LocalMux                              330              6521  RISE       1
I__237/I                                                              IoInMux                                 0              6521  RISE       1
I__237/O                                                              IoInMux                               259              6780  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER  ICE_GB                                  0              6780  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT        ICE_GB                                617              7397  RISE      30
I__1206/I                                                             gio2CtrlBuf                             0              7397  RISE       1
I__1206/O                                                             gio2CtrlBuf                             0              7397  RISE       1
I__1207/I                                                             GlobalMux                               0              7397  RISE       1
I__1207/O                                                             GlobalMux                             154              7552  RISE       1
I__1220/I                                                             ClkMux                                  0              7552  RISE       1
I__1220/O                                                             ClkMux                                309              7860  RISE       1
Pixel_1_LC_12_4_2/clk                                                 LogicCell40_SEQ_MODE_1000               0              7860  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


          6.2::Clock to Out Path Details
--------------------------------------------------

     6.2.1::Path details for port: HSync
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : HSync
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 14282


Launch Clock Path Delay        7860
+ Clock To Q Delay              540
+ Data Path Delay              5882
---------------------------- ------
Clock To Out Delay            14282

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__228/I                                                                Odrv4                               0      1127               RISE  1       
I__228/O                                                                Odrv4                               351    1478               RISE  1       
I__229/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__229/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__230/I                                                                LocalMux                            0      1765               RISE  1       
I__230/O                                                                LocalMux                            330    2095               RISE  1       
I__231/I                                                                IoInMux                             0      2095               RISE  1       
I__231/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__232/I                                                                Odrv4                               0      4978               RISE  1       
I__232/O                                                                Odrv4                               351    5328               RISE  1       
I__233/I                                                                IoSpan4Mux                          0      5328               RISE  1       
I__233/O                                                                IoSpan4Mux                          288    5616               RISE  1       
I__234/I                                                                IoSpan4Mux                          0      5616               RISE  1       
I__234/O                                                                IoSpan4Mux                          288    5903               RISE  1       
I__235/I                                                                IoSpan4Mux                          0      5903               RISE  1       
I__235/O                                                                IoSpan4Mux                          288    6191               RISE  1       
I__236/I                                                                LocalMux                            0      6191               RISE  1       
I__236/O                                                                LocalMux                            330    6521               RISE  1       
I__237/I                                                                IoInMux                             0      6521               RISE  1       
I__237/O                                                                IoInMux                             259    6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7397               RISE  30      
I__1206/I                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__1206/O                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__1207/I                                                               GlobalMux                           0      7397               RISE  1       
I__1207/O                                                               GlobalMux                           154    7552               RISE  1       
I__1211/I                                                               ClkMux                              0      7552               RISE  1       
I__1211/O                                                               ClkMux                              309    7860               RISE  1       
HSync_1_LC_6_6_4/clk                                                    LogicCell40_SEQ_MODE_1000           0      7860               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
HSync_1_LC_6_6_4/lcout           LogicCell40_SEQ_MODE_1000  540    8400               FALL  2       
I__269/I                         Odrv4                      0      8400               FALL  1       
I__269/O                         Odrv4                      372    8772               FALL  1       
I__271/I                         Span4Mux_s3_v              0      8772               FALL  1       
I__271/O                         Span4Mux_s3_v              337    9108               FALL  1       
I__273/I                         IoSpan4Mux                 0      9108               FALL  1       
I__273/O                         IoSpan4Mux                 323    9431               FALL  1       
I__275/I                         LocalMux                   0      9431               FALL  1       
I__275/O                         LocalMux                   309    9740               FALL  1       
I__277/I                         IoInMux                    0      9740               FALL  1       
I__277/O                         IoInMux                    217    9957               FALL  1       
HSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9957               FALL  1       
HSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   12194              FALL  1       
HSync_obuf_iopad/DIN             IO_PAD                     0      12194              FALL  1       
HSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   14282              FALL  1       
HSync                            SimpleVGA                  0      14282              FALL  1       

6.2.2::Path details for port: HSyncDebug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : HSyncDebug
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 14935


Launch Clock Path Delay        7860
+ Clock To Q Delay              540
+ Data Path Delay              6535
---------------------------- ------
Clock To Out Delay            14935

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__228/I                                                                Odrv4                               0      1127               RISE  1       
I__228/O                                                                Odrv4                               351    1478               RISE  1       
I__229/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__229/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__230/I                                                                LocalMux                            0      1765               RISE  1       
I__230/O                                                                LocalMux                            330    2095               RISE  1       
I__231/I                                                                IoInMux                             0      2095               RISE  1       
I__231/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__232/I                                                                Odrv4                               0      4978               RISE  1       
I__232/O                                                                Odrv4                               351    5328               RISE  1       
I__233/I                                                                IoSpan4Mux                          0      5328               RISE  1       
I__233/O                                                                IoSpan4Mux                          288    5616               RISE  1       
I__234/I                                                                IoSpan4Mux                          0      5616               RISE  1       
I__234/O                                                                IoSpan4Mux                          288    5903               RISE  1       
I__235/I                                                                IoSpan4Mux                          0      5903               RISE  1       
I__235/O                                                                IoSpan4Mux                          288    6191               RISE  1       
I__236/I                                                                LocalMux                            0      6191               RISE  1       
I__236/O                                                                LocalMux                            330    6521               RISE  1       
I__237/I                                                                IoInMux                             0      6521               RISE  1       
I__237/O                                                                IoInMux                             259    6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7397               RISE  30      
I__1206/I                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__1206/O                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__1207/I                                                               GlobalMux                           0      7397               RISE  1       
I__1207/O                                                               GlobalMux                           154    7552               RISE  1       
I__1211/I                                                               ClkMux                              0      7552               RISE  1       
I__1211/O                                                               ClkMux                              309    7860               RISE  1       
HSync_1_LC_6_6_4/clk                                                    LogicCell40_SEQ_MODE_1000           0      7860               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
HSync_1_LC_6_6_4/lcout                LogicCell40_SEQ_MODE_1000  540    8400               FALL  2       
I__270/I                              Odrv4                      0      8400               FALL  1       
I__270/O                              Odrv4                      372    8772               FALL  1       
I__272/I                              Span4Mux_v                 0      8772               FALL  1       
I__272/O                              Span4Mux_v                 372    9144               FALL  1       
I__274/I                              Span4Mux_v                 0      9144               FALL  1       
I__274/O                              Span4Mux_v                 372    9515               FALL  1       
I__276/I                              Span4Mux_h                 0      9515               FALL  1       
I__276/O                              Span4Mux_h                 316    9831               FALL  1       
I__278/I                              Span4Mux_s2_v              0      9831               FALL  1       
I__278/O                              Span4Mux_s2_v              252    10083              FALL  1       
I__279/I                              LocalMux                   0      10083              FALL  1       
I__279/O                              LocalMux                   309    10392              FALL  1       
I__280/I                              IoInMux                    0      10392              FALL  1       
I__280/O                              IoInMux                    217    10609              FALL  1       
HSyncDebug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10609              FALL  1       
HSyncDebug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   12847              FALL  1       
HSyncDebug_obuf_iopad/DIN             IO_PAD                     0      12847              FALL  1       
HSyncDebug_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   14935              FALL  1       
HSyncDebug                            SimpleVGA                  0      14935              FALL  1       

6.2.3::Path details for port: Pixel     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Pixel
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 13981


Launch Clock Path Delay        7860
+ Clock To Q Delay              540
+ Data Path Delay              5581
---------------------------- ------
Clock To Out Delay            13981

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__228/I                                                                Odrv4                               0      1127               RISE  1       
I__228/O                                                                Odrv4                               351    1478               RISE  1       
I__229/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__229/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__230/I                                                                LocalMux                            0      1765               RISE  1       
I__230/O                                                                LocalMux                            330    2095               RISE  1       
I__231/I                                                                IoInMux                             0      2095               RISE  1       
I__231/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__232/I                                                                Odrv4                               0      4978               RISE  1       
I__232/O                                                                Odrv4                               351    5328               RISE  1       
I__233/I                                                                IoSpan4Mux                          0      5328               RISE  1       
I__233/O                                                                IoSpan4Mux                          288    5616               RISE  1       
I__234/I                                                                IoSpan4Mux                          0      5616               RISE  1       
I__234/O                                                                IoSpan4Mux                          288    5903               RISE  1       
I__235/I                                                                IoSpan4Mux                          0      5903               RISE  1       
I__235/O                                                                IoSpan4Mux                          288    6191               RISE  1       
I__236/I                                                                LocalMux                            0      6191               RISE  1       
I__236/O                                                                LocalMux                            330    6521               RISE  1       
I__237/I                                                                IoInMux                             0      6521               RISE  1       
I__237/O                                                                IoInMux                             259    6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7397               RISE  30      
I__1206/I                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__1206/O                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__1207/I                                                               GlobalMux                           0      7397               RISE  1       
I__1207/O                                                               GlobalMux                           154    7552               RISE  1       
I__1220/I                                                               ClkMux                              0      7552               RISE  1       
I__1220/O                                                               ClkMux                              309    7860               RISE  1       
Pixel_1_LC_12_4_2/clk                                                   LogicCell40_SEQ_MODE_1000           0      7860               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
Pixel_1_LC_12_4_2/lcout          LogicCell40_SEQ_MODE_1000  540    8400               RISE  2       
I__1221/I                        Odrv4                      0      8400               RISE  1       
I__1221/O                        Odrv4                      351    8751               RISE  1       
I__1223/I                        Span4Mux_s3_v              0      8751               RISE  1       
I__1223/O                        Span4Mux_s3_v              316    9066               RISE  1       
I__1225/I                        LocalMux                   0      9066               RISE  1       
I__1225/O                        LocalMux                   330    9396               RISE  1       
I__1227/I                        IoInMux                    0      9396               RISE  1       
I__1227/O                        IoInMux                    259    9656               RISE  1       
Pixel_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9656               RISE  1       
Pixel_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   11893              FALL  1       
Pixel_obuf_iopad/DIN             IO_PAD                     0      11893              FALL  1       
Pixel_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   13981              FALL  1       
Pixel                            SimpleVGA                  0      13981              FALL  1       

6.2.4::Path details for port: PixelDebug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : PixelDebug
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 13946


Launch Clock Path Delay        7860
+ Clock To Q Delay              540
+ Data Path Delay              5546
---------------------------- ------
Clock To Out Delay            13946

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__228/I                                                                Odrv4                               0      1127               RISE  1       
I__228/O                                                                Odrv4                               351    1478               RISE  1       
I__229/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__229/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__230/I                                                                LocalMux                            0      1765               RISE  1       
I__230/O                                                                LocalMux                            330    2095               RISE  1       
I__231/I                                                                IoInMux                             0      2095               RISE  1       
I__231/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__232/I                                                                Odrv4                               0      4978               RISE  1       
I__232/O                                                                Odrv4                               351    5328               RISE  1       
I__233/I                                                                IoSpan4Mux                          0      5328               RISE  1       
I__233/O                                                                IoSpan4Mux                          288    5616               RISE  1       
I__234/I                                                                IoSpan4Mux                          0      5616               RISE  1       
I__234/O                                                                IoSpan4Mux                          288    5903               RISE  1       
I__235/I                                                                IoSpan4Mux                          0      5903               RISE  1       
I__235/O                                                                IoSpan4Mux                          288    6191               RISE  1       
I__236/I                                                                LocalMux                            0      6191               RISE  1       
I__236/O                                                                LocalMux                            330    6521               RISE  1       
I__237/I                                                                IoInMux                             0      6521               RISE  1       
I__237/O                                                                IoInMux                             259    6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7397               RISE  30      
I__1206/I                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__1206/O                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__1207/I                                                               GlobalMux                           0      7397               RISE  1       
I__1207/O                                                               GlobalMux                           154    7552               RISE  1       
I__1220/I                                                               ClkMux                              0      7552               RISE  1       
I__1220/O                                                               ClkMux                              309    7860               RISE  1       
Pixel_1_LC_12_4_2/clk                                                   LogicCell40_SEQ_MODE_1000           0      7860               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
Pixel_1_LC_12_4_2/lcout               LogicCell40_SEQ_MODE_1000  540    8400               FALL  2       
I__1222/I                             Odrv12                     0      8400               FALL  1       
I__1222/O                             Odrv12                     540    8940               FALL  1       
I__1224/I                             Span12Mux_s2_v             0      8940               FALL  1       
I__1224/O                             Span12Mux_s2_v             154    9094               FALL  1       
I__1226/I                             LocalMux                   0      9094               FALL  1       
I__1226/O                             LocalMux                   309    9403               FALL  1       
I__1228/I                             IoInMux                    0      9403               FALL  1       
I__1228/O                             IoInMux                    217    9620               FALL  1       
PixelDebug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9620               FALL  1       
PixelDebug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   11858              FALL  1       
PixelDebug_obuf_iopad/DIN             IO_PAD                     0      11858              FALL  1       
PixelDebug_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   13946              FALL  1       
PixelDebug                            SimpleVGA                  0      13946              FALL  1       

6.2.5::Path details for port: VSync     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VSync
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 13806


Launch Clock Path Delay        7860
+ Clock To Q Delay              540
+ Data Path Delay              5406
---------------------------- ------
Clock To Out Delay            13806

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__228/I                                                                Odrv4                               0      1127               RISE  1       
I__228/O                                                                Odrv4                               351    1478               RISE  1       
I__229/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__229/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__230/I                                                                LocalMux                            0      1765               RISE  1       
I__230/O                                                                LocalMux                            330    2095               RISE  1       
I__231/I                                                                IoInMux                             0      2095               RISE  1       
I__231/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__232/I                                                                Odrv4                               0      4978               RISE  1       
I__232/O                                                                Odrv4                               351    5328               RISE  1       
I__233/I                                                                IoSpan4Mux                          0      5328               RISE  1       
I__233/O                                                                IoSpan4Mux                          288    5616               RISE  1       
I__234/I                                                                IoSpan4Mux                          0      5616               RISE  1       
I__234/O                                                                IoSpan4Mux                          288    5903               RISE  1       
I__235/I                                                                IoSpan4Mux                          0      5903               RISE  1       
I__235/O                                                                IoSpan4Mux                          288    6191               RISE  1       
I__236/I                                                                LocalMux                            0      6191               RISE  1       
I__236/O                                                                LocalMux                            330    6521               RISE  1       
I__237/I                                                                IoInMux                             0      6521               RISE  1       
I__237/O                                                                IoInMux                             259    6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7397               RISE  30      
I__1206/I                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__1206/O                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__1207/I                                                               GlobalMux                           0      7397               RISE  1       
I__1207/O                                                               GlobalMux                           154    7552               RISE  1       
I__1215/I                                                               ClkMux                              0      7552               RISE  1       
I__1215/O                                                               ClkMux                              309    7860               RISE  1       
VSync_1_LC_8_5_5/clk                                                    LogicCell40_SEQ_MODE_1000           0      7860               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
VSync_1_LC_8_5_5/lcout           LogicCell40_SEQ_MODE_1000  540    8400               RISE  2       
I__628/I                         Odrv12                     0      8400               RISE  1       
I__628/O                         Odrv12                     491    8891               RISE  1       
I__630/I                         LocalMux                   0      8891               RISE  1       
I__630/O                         LocalMux                   330    9221               RISE  1       
I__632/I                         IoInMux                    0      9221               RISE  1       
I__632/O                         IoInMux                    259    9480               RISE  1       
VSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9480               RISE  1       
VSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   11718              FALL  1       
VSync_obuf_iopad/DIN             IO_PAD                     0      11718              FALL  1       
VSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   13806              FALL  1       
VSync                            SimpleVGA                  0      13806              FALL  1       

6.2.6::Path details for port: VSyncDebug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VSyncDebug
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 14247


Launch Clock Path Delay        7860
+ Clock To Q Delay              540
+ Data Path Delay              5847
---------------------------- ------
Clock To Out Delay            14247

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__228/I                                                                Odrv4                               0      1127               RISE  1       
I__228/O                                                                Odrv4                               351    1478               RISE  1       
I__229/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__229/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__230/I                                                                LocalMux                            0      1765               RISE  1       
I__230/O                                                                LocalMux                            330    2095               RISE  1       
I__231/I                                                                IoInMux                             0      2095               RISE  1       
I__231/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__232/I                                                                Odrv4                               0      4978               RISE  1       
I__232/O                                                                Odrv4                               351    5328               RISE  1       
I__233/I                                                                IoSpan4Mux                          0      5328               RISE  1       
I__233/O                                                                IoSpan4Mux                          288    5616               RISE  1       
I__234/I                                                                IoSpan4Mux                          0      5616               RISE  1       
I__234/O                                                                IoSpan4Mux                          288    5903               RISE  1       
I__235/I                                                                IoSpan4Mux                          0      5903               RISE  1       
I__235/O                                                                IoSpan4Mux                          288    6191               RISE  1       
I__236/I                                                                LocalMux                            0      6191               RISE  1       
I__236/O                                                                LocalMux                            330    6521               RISE  1       
I__237/I                                                                IoInMux                             0      6521               RISE  1       
I__237/O                                                                IoInMux                             259    6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7397               RISE  30      
I__1206/I                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__1206/O                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__1207/I                                                               GlobalMux                           0      7397               RISE  1       
I__1207/O                                                               GlobalMux                           154    7552               RISE  1       
I__1215/I                                                               ClkMux                              0      7552               RISE  1       
I__1215/O                                                               ClkMux                              309    7860               RISE  1       
VSync_1_LC_8_5_5/clk                                                    LogicCell40_SEQ_MODE_1000           0      7860               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
VSync_1_LC_8_5_5/lcout                LogicCell40_SEQ_MODE_1000  540    8400               FALL  2       
I__629/I                              Odrv12                     0      8400               FALL  1       
I__629/O                              Odrv12                     540    8940               FALL  1       
I__631/I                              Span12Mux_s11_v            0      8940               FALL  1       
I__631/O                              Span12Mux_s11_v            456    9396               FALL  1       
I__633/I                              LocalMux                   0      9396               FALL  1       
I__633/O                              LocalMux                   309    9705               FALL  1       
I__634/I                              IoInMux                    0      9705               FALL  1       
I__634/O                              IoInMux                    217    9922               FALL  1       
VSyncDebug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9922               FALL  1       
VSyncDebug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   12159              FALL  1       
VSyncDebug_obuf_iopad/DIN             IO_PAD                     0      12159              FALL  1       
VSyncDebug_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   14247              FALL  1       
VSyncDebug                            SimpleVGA                  0      14247              FALL  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: HSync     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : HSync
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 13863


Launch Clock Path Delay        7860
+ Clock To Q Delay              540
+ Data Path Delay              5463
---------------------------- ------
Clock To Out Delay            13863

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__228/I                                                                Odrv4                               0      1127               RISE  1       
I__228/O                                                                Odrv4                               351    1478               RISE  1       
I__229/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__229/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__230/I                                                                LocalMux                            0      1765               RISE  1       
I__230/O                                                                LocalMux                            330    2095               RISE  1       
I__231/I                                                                IoInMux                             0      2095               RISE  1       
I__231/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__232/I                                                                Odrv4                               0      4978               RISE  1       
I__232/O                                                                Odrv4                               351    5328               RISE  1       
I__233/I                                                                IoSpan4Mux                          0      5328               RISE  1       
I__233/O                                                                IoSpan4Mux                          288    5616               RISE  1       
I__234/I                                                                IoSpan4Mux                          0      5616               RISE  1       
I__234/O                                                                IoSpan4Mux                          288    5903               RISE  1       
I__235/I                                                                IoSpan4Mux                          0      5903               RISE  1       
I__235/O                                                                IoSpan4Mux                          288    6191               RISE  1       
I__236/I                                                                LocalMux                            0      6191               RISE  1       
I__236/O                                                                LocalMux                            330    6521               RISE  1       
I__237/I                                                                IoInMux                             0      6521               RISE  1       
I__237/O                                                                IoInMux                             259    6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7397               RISE  30      
I__1206/I                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__1206/O                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__1207/I                                                               GlobalMux                           0      7397               RISE  1       
I__1207/O                                                               GlobalMux                           154    7552               RISE  1       
I__1211/I                                                               ClkMux                              0      7552               RISE  1       
I__1211/O                                                               ClkMux                              309    7860               RISE  1       
HSync_1_LC_6_6_4/clk                                                    LogicCell40_SEQ_MODE_1000           0      7860               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
HSync_1_LC_6_6_4/lcout           LogicCell40_SEQ_MODE_1000  540    8400               RISE  2       
I__269/I                         Odrv4                      0      8400               RISE  1       
I__269/O                         Odrv4                      351    8751               RISE  1       
I__271/I                         Span4Mux_s3_v              0      8751               RISE  1       
I__271/O                         Span4Mux_s3_v              316    9066               RISE  1       
I__273/I                         IoSpan4Mux                 0      9066               RISE  1       
I__273/O                         IoSpan4Mux                 288    9354               RISE  1       
I__275/I                         LocalMux                   0      9354               RISE  1       
I__275/O                         LocalMux                   330    9684               RISE  1       
I__277/I                         IoInMux                    0      9684               RISE  1       
I__277/O                         IoInMux                    259    9943               RISE  1       
HSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9943               RISE  1       
HSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   11949              RISE  1       
HSync_obuf_iopad/DIN             IO_PAD                     0      11949              RISE  1       
HSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   13863              RISE  1       
HSync                            SimpleVGA                  0      13863              RISE  1       

6.5.2::Path details for port: HSyncDebug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : HSyncDebug
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 14515


Launch Clock Path Delay        7860
+ Clock To Q Delay              540
+ Data Path Delay              6115
---------------------------- ------
Clock To Out Delay            14515

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__228/I                                                                Odrv4                               0      1127               RISE  1       
I__228/O                                                                Odrv4                               351    1478               RISE  1       
I__229/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__229/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__230/I                                                                LocalMux                            0      1765               RISE  1       
I__230/O                                                                LocalMux                            330    2095               RISE  1       
I__231/I                                                                IoInMux                             0      2095               RISE  1       
I__231/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__232/I                                                                Odrv4                               0      4978               RISE  1       
I__232/O                                                                Odrv4                               351    5328               RISE  1       
I__233/I                                                                IoSpan4Mux                          0      5328               RISE  1       
I__233/O                                                                IoSpan4Mux                          288    5616               RISE  1       
I__234/I                                                                IoSpan4Mux                          0      5616               RISE  1       
I__234/O                                                                IoSpan4Mux                          288    5903               RISE  1       
I__235/I                                                                IoSpan4Mux                          0      5903               RISE  1       
I__235/O                                                                IoSpan4Mux                          288    6191               RISE  1       
I__236/I                                                                LocalMux                            0      6191               RISE  1       
I__236/O                                                                LocalMux                            330    6521               RISE  1       
I__237/I                                                                IoInMux                             0      6521               RISE  1       
I__237/O                                                                IoInMux                             259    6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7397               RISE  30      
I__1206/I                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__1206/O                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__1207/I                                                               GlobalMux                           0      7397               RISE  1       
I__1207/O                                                               GlobalMux                           154    7552               RISE  1       
I__1211/I                                                               ClkMux                              0      7552               RISE  1       
I__1211/O                                                               ClkMux                              309    7860               RISE  1       
HSync_1_LC_6_6_4/clk                                                    LogicCell40_SEQ_MODE_1000           0      7860               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
HSync_1_LC_6_6_4/lcout                LogicCell40_SEQ_MODE_1000  540    8400               RISE  2       
I__270/I                              Odrv4                      0      8400               RISE  1       
I__270/O                              Odrv4                      351    8751               RISE  1       
I__272/I                              Span4Mux_v                 0      8751               RISE  1       
I__272/O                              Span4Mux_v                 351    9101               RISE  1       
I__274/I                              Span4Mux_v                 0      9101               RISE  1       
I__274/O                              Span4Mux_v                 351    9452               RISE  1       
I__276/I                              Span4Mux_h                 0      9452               RISE  1       
I__276/O                              Span4Mux_h                 302    9754               RISE  1       
I__278/I                              Span4Mux_s2_v              0      9754               RISE  1       
I__278/O                              Span4Mux_s2_v              252    10006              RISE  1       
I__279/I                              LocalMux                   0      10006              RISE  1       
I__279/O                              LocalMux                   330    10336              RISE  1       
I__280/I                              IoInMux                    0      10336              RISE  1       
I__280/O                              IoInMux                    259    10595              RISE  1       
HSyncDebug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10595              RISE  1       
HSyncDebug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   12601              RISE  1       
HSyncDebug_obuf_iopad/DIN             IO_PAD                     0      12601              RISE  1       
HSyncDebug_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   14515              RISE  1       
HSyncDebug                            SimpleVGA                  0      14515              RISE  1       

6.5.3::Path details for port: Pixel     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Pixel
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 13554


Launch Clock Path Delay        7860
+ Clock To Q Delay              540
+ Data Path Delay              5154
---------------------------- ------
Clock To Out Delay            13554

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__228/I                                                                Odrv4                               0      1127               RISE  1       
I__228/O                                                                Odrv4                               351    1478               RISE  1       
I__229/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__229/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__230/I                                                                LocalMux                            0      1765               RISE  1       
I__230/O                                                                LocalMux                            330    2095               RISE  1       
I__231/I                                                                IoInMux                             0      2095               RISE  1       
I__231/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__232/I                                                                Odrv4                               0      4978               RISE  1       
I__232/O                                                                Odrv4                               351    5328               RISE  1       
I__233/I                                                                IoSpan4Mux                          0      5328               RISE  1       
I__233/O                                                                IoSpan4Mux                          288    5616               RISE  1       
I__234/I                                                                IoSpan4Mux                          0      5616               RISE  1       
I__234/O                                                                IoSpan4Mux                          288    5903               RISE  1       
I__235/I                                                                IoSpan4Mux                          0      5903               RISE  1       
I__235/O                                                                IoSpan4Mux                          288    6191               RISE  1       
I__236/I                                                                LocalMux                            0      6191               RISE  1       
I__236/O                                                                LocalMux                            330    6521               RISE  1       
I__237/I                                                                IoInMux                             0      6521               RISE  1       
I__237/O                                                                IoInMux                             259    6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7397               RISE  30      
I__1206/I                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__1206/O                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__1207/I                                                               GlobalMux                           0      7397               RISE  1       
I__1207/O                                                               GlobalMux                           154    7552               RISE  1       
I__1220/I                                                               ClkMux                              0      7552               RISE  1       
I__1220/O                                                               ClkMux                              309    7860               RISE  1       
Pixel_1_LC_12_4_2/clk                                                   LogicCell40_SEQ_MODE_1000           0      7860               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
Pixel_1_LC_12_4_2/lcout          LogicCell40_SEQ_MODE_1000  540    8400               FALL  2       
I__1221/I                        Odrv4                      0      8400               FALL  1       
I__1221/O                        Odrv4                      372    8772               FALL  1       
I__1223/I                        Span4Mux_s3_v              0      8772               FALL  1       
I__1223/O                        Span4Mux_s3_v              337    9108               FALL  1       
I__1225/I                        LocalMux                   0      9108               FALL  1       
I__1225/O                        LocalMux                   309    9417               FALL  1       
I__1227/I                        IoInMux                    0      9417               FALL  1       
I__1227/O                        IoInMux                    217    9635               FALL  1       
Pixel_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9635               FALL  1       
Pixel_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   11640              RISE  1       
Pixel_obuf_iopad/DIN             IO_PAD                     0      11640              RISE  1       
Pixel_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   13554              RISE  1       
Pixel                            SimpleVGA                  0      13554              RISE  1       

6.5.4::Path details for port: PixelDebug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : PixelDebug
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 13540


Launch Clock Path Delay        7860
+ Clock To Q Delay              540
+ Data Path Delay              5140
---------------------------- ------
Clock To Out Delay            13540

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__228/I                                                                Odrv4                               0      1127               RISE  1       
I__228/O                                                                Odrv4                               351    1478               RISE  1       
I__229/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__229/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__230/I                                                                LocalMux                            0      1765               RISE  1       
I__230/O                                                                LocalMux                            330    2095               RISE  1       
I__231/I                                                                IoInMux                             0      2095               RISE  1       
I__231/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__232/I                                                                Odrv4                               0      4978               RISE  1       
I__232/O                                                                Odrv4                               351    5328               RISE  1       
I__233/I                                                                IoSpan4Mux                          0      5328               RISE  1       
I__233/O                                                                IoSpan4Mux                          288    5616               RISE  1       
I__234/I                                                                IoSpan4Mux                          0      5616               RISE  1       
I__234/O                                                                IoSpan4Mux                          288    5903               RISE  1       
I__235/I                                                                IoSpan4Mux                          0      5903               RISE  1       
I__235/O                                                                IoSpan4Mux                          288    6191               RISE  1       
I__236/I                                                                LocalMux                            0      6191               RISE  1       
I__236/O                                                                LocalMux                            330    6521               RISE  1       
I__237/I                                                                IoInMux                             0      6521               RISE  1       
I__237/O                                                                IoInMux                             259    6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7397               RISE  30      
I__1206/I                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__1206/O                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__1207/I                                                               GlobalMux                           0      7397               RISE  1       
I__1207/O                                                               GlobalMux                           154    7552               RISE  1       
I__1220/I                                                               ClkMux                              0      7552               RISE  1       
I__1220/O                                                               ClkMux                              309    7860               RISE  1       
Pixel_1_LC_12_4_2/clk                                                   LogicCell40_SEQ_MODE_1000           0      7860               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
Pixel_1_LC_12_4_2/lcout               LogicCell40_SEQ_MODE_1000  540    8400               RISE  2       
I__1222/I                             Odrv12                     0      8400               RISE  1       
I__1222/O                             Odrv12                     491    8891               RISE  1       
I__1224/I                             Span12Mux_s2_v             0      8891               RISE  1       
I__1224/O                             Span12Mux_s2_v             140    9031               RISE  1       
I__1226/I                             LocalMux                   0      9031               RISE  1       
I__1226/O                             LocalMux                   330    9361               RISE  1       
I__1228/I                             IoInMux                    0      9361               RISE  1       
I__1228/O                             IoInMux                    259    9620               RISE  1       
PixelDebug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9620               RISE  1       
PixelDebug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   11626              RISE  1       
PixelDebug_obuf_iopad/DIN             IO_PAD                     0      11626              RISE  1       
PixelDebug_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   13540              RISE  1       
PixelDebug                            SimpleVGA                  0      13540              RISE  1       

6.5.5::Path details for port: VSync     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VSync
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 13386


Launch Clock Path Delay        7860
+ Clock To Q Delay              540
+ Data Path Delay              4986
---------------------------- ------
Clock To Out Delay            13386

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__228/I                                                                Odrv4                               0      1127               RISE  1       
I__228/O                                                                Odrv4                               351    1478               RISE  1       
I__229/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__229/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__230/I                                                                LocalMux                            0      1765               RISE  1       
I__230/O                                                                LocalMux                            330    2095               RISE  1       
I__231/I                                                                IoInMux                             0      2095               RISE  1       
I__231/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__232/I                                                                Odrv4                               0      4978               RISE  1       
I__232/O                                                                Odrv4                               351    5328               RISE  1       
I__233/I                                                                IoSpan4Mux                          0      5328               RISE  1       
I__233/O                                                                IoSpan4Mux                          288    5616               RISE  1       
I__234/I                                                                IoSpan4Mux                          0      5616               RISE  1       
I__234/O                                                                IoSpan4Mux                          288    5903               RISE  1       
I__235/I                                                                IoSpan4Mux                          0      5903               RISE  1       
I__235/O                                                                IoSpan4Mux                          288    6191               RISE  1       
I__236/I                                                                LocalMux                            0      6191               RISE  1       
I__236/O                                                                LocalMux                            330    6521               RISE  1       
I__237/I                                                                IoInMux                             0      6521               RISE  1       
I__237/O                                                                IoInMux                             259    6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7397               RISE  30      
I__1206/I                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__1206/O                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__1207/I                                                               GlobalMux                           0      7397               RISE  1       
I__1207/O                                                               GlobalMux                           154    7552               RISE  1       
I__1215/I                                                               ClkMux                              0      7552               RISE  1       
I__1215/O                                                               ClkMux                              309    7860               RISE  1       
VSync_1_LC_8_5_5/clk                                                    LogicCell40_SEQ_MODE_1000           0      7860               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
VSync_1_LC_8_5_5/lcout           LogicCell40_SEQ_MODE_1000  540    8400               FALL  2       
I__628/I                         Odrv12                     0      8400               FALL  1       
I__628/O                         Odrv12                     540    8940               FALL  1       
I__630/I                         LocalMux                   0      8940               FALL  1       
I__630/O                         LocalMux                   309    9249               FALL  1       
I__632/I                         IoInMux                    0      9249               FALL  1       
I__632/O                         IoInMux                    217    9466               FALL  1       
VSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9466               FALL  1       
VSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   11472              RISE  1       
VSync_obuf_iopad/DIN             IO_PAD                     0      11472              RISE  1       
VSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   13386              RISE  1       
VSync                            SimpleVGA                  0      13386              RISE  1       

6.5.6::Path details for port: VSyncDebug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VSyncDebug
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 13814


Launch Clock Path Delay        7860
+ Clock To Q Delay              540
+ Data Path Delay              5414
---------------------------- ------
Clock To Out Delay            13814

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__228/I                                                                Odrv4                               0      1127               RISE  1       
I__228/O                                                                Odrv4                               351    1478               RISE  1       
I__229/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__229/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__230/I                                                                LocalMux                            0      1765               RISE  1       
I__230/O                                                                LocalMux                            330    2095               RISE  1       
I__231/I                                                                IoInMux                             0      2095               RISE  1       
I__231/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__232/I                                                                Odrv4                               0      4978               RISE  1       
I__232/O                                                                Odrv4                               351    5328               RISE  1       
I__233/I                                                                IoSpan4Mux                          0      5328               RISE  1       
I__233/O                                                                IoSpan4Mux                          288    5616               RISE  1       
I__234/I                                                                IoSpan4Mux                          0      5616               RISE  1       
I__234/O                                                                IoSpan4Mux                          288    5903               RISE  1       
I__235/I                                                                IoSpan4Mux                          0      5903               RISE  1       
I__235/O                                                                IoSpan4Mux                          288    6191               RISE  1       
I__236/I                                                                LocalMux                            0      6191               RISE  1       
I__236/O                                                                LocalMux                            330    6521               RISE  1       
I__237/I                                                                IoInMux                             0      6521               RISE  1       
I__237/O                                                                IoInMux                             259    6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7397               RISE  30      
I__1206/I                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__1206/O                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__1207/I                                                               GlobalMux                           0      7397               RISE  1       
I__1207/O                                                               GlobalMux                           154    7552               RISE  1       
I__1215/I                                                               ClkMux                              0      7552               RISE  1       
I__1215/O                                                               ClkMux                              309    7860               RISE  1       
VSync_1_LC_8_5_5/clk                                                    LogicCell40_SEQ_MODE_1000           0      7860               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
VSync_1_LC_8_5_5/lcout                LogicCell40_SEQ_MODE_1000  540    8400               RISE  2       
I__629/I                              Odrv12                     0      8400               RISE  1       
I__629/O                              Odrv12                     491    8891               RISE  1       
I__631/I                              Span12Mux_s11_v            0      8891               RISE  1       
I__631/O                              Span12Mux_s11_v            414    9305               RISE  1       
I__633/I                              LocalMux                   0      9305               RISE  1       
I__633/O                              LocalMux                   330    9635               RISE  1       
I__634/I                              IoInMux                    0      9635               RISE  1       
I__634/O                              IoInMux                    259    9894               RISE  1       
VSyncDebug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9894               RISE  1       
VSyncDebug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   11900              RISE  1       
VSyncDebug_obuf_iopad/DIN             IO_PAD                     0      11900              RISE  1       
VSyncDebug_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   13814              RISE  1       
VSyncDebug                            SimpleVGA                  0      13814              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

