
*** Running vivado
    with args -log axi_lite_min.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_lite_min.tcl



****** Vivado v2024.2.1 (64-bit)
  **** SW Build 5266912 on Sun Dec 15 09:03:24 MST 2024
  **** IP Build 5264866 on Sun Dec 15 16:27:47 MST 2024
  **** SharedData Build 5264680 on Wed Dec 11 12:48:36 MST 2024
  **** Start of session at: Sun Jan 18 19:31:26 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source axi_lite_min.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 390.758 ; gain = 90.133
Command: synth_design -top axi_lite_min -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16252
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 867.383 ; gain = 475.641
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'axi_lite_min' [C:/Users/rvelago/ZYBO_Z7/Projects/project_2_PS_Plus_AxiLiteBasic/project_2_PS_Plus_AxiLiteBasic.srcs/sources_1/new/axi_lite_min.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_min' (0#1) [C:/Users/rvelago/ZYBO_Z7/Projects/project_2_PS_Plus_AxiLiteBasic/project_2_PS_Plus_AxiLiteBasic.srcs/sources_1/new/axi_lite_min.vhd:70]
WARNING: [Synth 8-6014] Unused sequential element awaddr_latched_reg was removed.  [C:/Users/rvelago/ZYBO_Z7/Projects/project_2_PS_Plus_AxiLiteBasic/project_2_PS_Plus_AxiLiteBasic.srcs/sources_1/new/axi_lite_min.vhd:93]
WARNING: [Synth 8-6014] Unused sequential element wdata_latched_reg was removed.  [C:/Users/rvelago/ZYBO_Z7/Projects/project_2_PS_Plus_AxiLiteBasic/project_2_PS_Plus_AxiLiteBasic.srcs/sources_1/new/axi_lite_min.vhd:101]
WARNING: [Synth 8-3848] Net BVALID in module/entity axi_lite_min does not have driver. [C:/Users/rvelago/ZYBO_Z7/Projects/project_2_PS_Plus_AxiLiteBasic/project_2_PS_Plus_AxiLiteBasic.srcs/sources_1/new/axi_lite_min.vhd:54]
WARNING: [Synth 8-3848] Net ARREADY in module/entity axi_lite_min does not have driver. [C:/Users/rvelago/ZYBO_Z7/Projects/project_2_PS_Plus_AxiLiteBasic/project_2_PS_Plus_AxiLiteBasic.srcs/sources_1/new/axi_lite_min.vhd:60]
WARNING: [Synth 8-3848] Net RDATA in module/entity axi_lite_min does not have driver. [C:/Users/rvelago/ZYBO_Z7/Projects/project_2_PS_Plus_AxiLiteBasic/project_2_PS_Plus_AxiLiteBasic.srcs/sources_1/new/axi_lite_min.vhd:63]
WARNING: [Synth 8-3848] Net RRESP in module/entity axi_lite_min does not have driver. [C:/Users/rvelago/ZYBO_Z7/Projects/project_2_PS_Plus_AxiLiteBasic/project_2_PS_Plus_AxiLiteBasic.srcs/sources_1/new/axi_lite_min.vhd:64]
WARNING: [Synth 8-3848] Net RVALID in module/entity axi_lite_min does not have driver. [C:/Users/rvelago/ZYBO_Z7/Projects/project_2_PS_Plus_AxiLiteBasic/project_2_PS_Plus_AxiLiteBasic.srcs/sources_1/new/axi_lite_min.vhd:65]
WARNING: [Synth 8-7129] Port BVALID in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARREADY in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[31] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[30] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[29] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[28] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[27] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[26] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[25] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[24] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[23] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[22] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[21] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[20] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[19] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[18] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[17] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[16] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[15] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[14] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[13] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[12] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[11] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[10] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[9] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[8] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[7] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[6] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[5] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[4] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[3] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[2] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[1] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[0] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port RRESP[1] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port RRESP[0] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port RVALID in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[31] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[30] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[29] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[28] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[27] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[26] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[25] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[24] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[23] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[22] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[21] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[20] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[19] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[18] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[17] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[16] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[15] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[14] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[13] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[12] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[11] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[10] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[9] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[8] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[7] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[6] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[5] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[4] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[3] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[2] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[1] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[31] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[15] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[14] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[13] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[12] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[11] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[10] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[9] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[8] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[7] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[6] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[5] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[4] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[3] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[2] in module axi_lite_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[1] in module axi_lite_min is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 972.621 ; gain = 580.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 972.621 ; gain = 580.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 972.621 ; gain = 580.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 972.621 ; gain = 580.879
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:01:04 . Memory (MB): peak = 1155.027 ; gain = 763.285
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:01:04 . Memory (MB): peak = 1170.770 ; gain = 779.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:01:04 . Memory (MB): peak = 1170.770 ; gain = 779.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:01:08 . Memory (MB): peak = 1371.691 ; gain = 979.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:01:08 . Memory (MB): peak = 1371.691 ; gain = 979.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:01:08 . Memory (MB): peak = 1371.691 ; gain = 979.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:01:08 . Memory (MB): peak = 1371.691 ; gain = 979.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:01:08 . Memory (MB): peak = 1371.691 ; gain = 979.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:01:08 . Memory (MB): peak = 1371.691 ; gain = 979.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     2|
|3     |LUT2  |     1|
|4     |FDRE  |     4|
|5     |IBUF  |     5|
|6     |OBUF  |     4|
|7     |OBUFT |    37|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    54|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:01:08 . Memory (MB): peak = 1371.691 ; gain = 979.949
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 286 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:01:08 . Memory (MB): peak = 1371.691 ; gain = 979.949
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:01:08 . Memory (MB): peak = 1371.691 ; gain = 979.949
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1386.707 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1503.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 914efda5
INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:01:14 . Memory (MB): peak = 1503.039 ; gain = 1112.281
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1503.039 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/rvelago/ZYBO_Z7/Projects/project_2_PS_Plus_AxiLiteBasic/project_2_PS_Plus_AxiLiteBasic.runs/synth_1/axi_lite_min.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file axi_lite_min_utilization_synth.rpt -pb axi_lite_min_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan 18 19:33:18 2026...
