From c2af6310a9be27e6ec9aca3ed61ba72db839bf2a Mon Sep 17 00:00:00 2001
From: Oleksandr Natalenko <oleksandr@natalenko.name>
Date: Thu, 13 Apr 2023 21:30:36 +0200
Subject: [PATCH 23/24] cpu-6.3: update L2 cache ID series to v2

Signed-off-by: Oleksandr Natalenko <oleksandr@natalenko.name>
---
 Documentation/x86/topology.rst   | 12 ++++--------
 arch/x86/include/asm/cacheinfo.h |  2 +-
 arch/x86/kernel/cpu/amd.c        |  2 +-
 arch/x86/kernel/cpu/cacheinfo.c  |  2 +-
 arch/x86/kernel/cpu/hygon.c      |  1 +
 5 files changed, 8 insertions(+), 11 deletions(-)

diff --git a/Documentation/x86/topology.rst b/Documentation/x86/topology.rst
index 35991d8cd..5dae8a032 100644
--- a/Documentation/x86/topology.rst
+++ b/Documentation/x86/topology.rst
@@ -91,12 +91,9 @@ Package-related topology information in the kernel:
         Cache. In general, it is a number identifying an LLC uniquely on the
         system.
 
-
 Clusters
 ========
-A cluster consists of 1 or more threads. It does not matter whether the threads
-are SMT- or CMT-type threads. All the threads of a cluster share the same L2
-cache.
+A cluster consists of threads of one or more cores sharing the same L2 cache.
 
 Cluster-related topology information in the kernel:
 
@@ -107,10 +104,9 @@ Cluster-related topology information in the kernel:
       - On Intel, the common upper bits of APIC ID of the list of CPUs sharing
         the L2 Cache with lower bits set to 0.
 
-      - On AMD, with Topology Extension, the common upper bits of the Extended
-        APIC ID of the list of CPUs sharing the L2 Cache, left shifted to
-        remove trailing 0s.
-
+      - On AMD and Hygon, with Topology Extension, the common upper bits of the
+        Extended APIC ID of the list of CPUs sharing the L2 Cache, left shifted
+        to remove trailing 0s.
 
 Cores
 =====
diff --git a/arch/x86/include/asm/cacheinfo.h b/arch/x86/include/asm/cacheinfo.h
index 5e472fc36..2034cd556 100644
--- a/arch/x86/include/asm/cacheinfo.h
+++ b/arch/x86/include/asm/cacheinfo.h
@@ -7,7 +7,7 @@ extern unsigned int memory_caching_control;
 #define CACHE_MTRR 0x01
 #define CACHE_PAT  0x02
 
-void cacheinfo_amd_init_l2c_id(struct cpuinfo_x86 *c, int cpu);
+void cacheinfo_topoext_init_l2c_id(struct cpuinfo_x86 *c, int cpu);
 void cacheinfo_amd_init_llc_id(struct cpuinfo_x86 *c, int cpu);
 void cacheinfo_hygon_init_llc_id(struct cpuinfo_x86 *c, int cpu);
 
diff --git a/arch/x86/kernel/cpu/amd.c b/arch/x86/kernel/cpu/amd.c
index 72ae20e9a..d6594727f 100644
--- a/arch/x86/kernel/cpu/amd.c
+++ b/arch/x86/kernel/cpu/amd.c
@@ -358,7 +358,7 @@ static void amd_get_topology(struct cpuinfo_x86 *c)
 		if (!err)
 			c->x86_coreid_bits = get_count_order(c->x86_max_cores);
 
-		cacheinfo_amd_init_l2c_id(c, cpu);
+		cacheinfo_topoext_init_l2c_id(c, cpu);
 		cacheinfo_amd_init_llc_id(c, cpu);
 
 	} else if (cpu_has(c, X86_FEATURE_NODEID_MSR)) {
diff --git a/arch/x86/kernel/cpu/cacheinfo.c b/arch/x86/kernel/cpu/cacheinfo.c
index 0f745563e..947a1f272 100644
--- a/arch/x86/kernel/cpu/cacheinfo.c
+++ b/arch/x86/kernel/cpu/cacheinfo.c
@@ -659,7 +659,7 @@ static int find_num_cache_leaves(struct cpuinfo_x86 *c)
 	return i;
 }
 
-void cacheinfo_amd_init_l2c_id(struct cpuinfo_x86 *c, int cpu)
+void cacheinfo_topoext_init_l2c_id(struct cpuinfo_x86 *c, int cpu)
 {
 	u32 eax, ebx, ecx, edx, num_sharing_cache;
 	int i = 0, bits;
diff --git a/arch/x86/kernel/cpu/hygon.c b/arch/x86/kernel/cpu/hygon.c
index 5a2962c49..cb0025b4a 100644
--- a/arch/x86/kernel/cpu/hygon.c
+++ b/arch/x86/kernel/cpu/hygon.c
@@ -89,6 +89,7 @@ static void hygon_get_topology(struct cpuinfo_x86 *c)
 		/* Socket ID is ApicId[6] for these processors. */
 		c->phys_proc_id = c->apicid >> APICID_SOCKET_ID_BIT;
 
+		cacheinfo_topoext_init_l2c_id(c, cpu);
 		cacheinfo_hygon_init_llc_id(c, cpu);
 	} else if (cpu_has(c, X86_FEATURE_NODEID_MSR)) {
 		u64 value;
-- 
2.40.0.71.g950264636c

