INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Master_slave/Ring_Counter/Ring_Counter.srcs/sources_1/new/ring_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Master_slave/Ring_Counter/Ring_Counter.srcs/sim_1/new/simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
