{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 19 21:13:24 2017 " "Info: Processing started: Sun Nov 19 21:13:24 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off register -c register --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off register -c register --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ms_ff:inst8\|d_latch:inst1\|inst5~1 " "Warning: Node \"ms_ff:inst8\|d_latch:inst1\|inst5~1\" is a latch" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ms_ff:inst7\|d_latch:inst1\|inst5~1 " "Warning: Node \"ms_ff:inst7\|d_latch:inst1\|inst5~1\" is a latch" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ms_ff:inst8\|d_latch:inst\|inst5~1 " "Warning: Node \"ms_ff:inst8\|d_latch:inst\|inst5~1\" is a latch" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ms_ff:inst7\|d_latch:inst\|inst5~1 " "Warning: Node \"ms_ff:inst7\|d_latch:inst\|inst5~1\" is a latch" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ms_ff:inst6\|d_latch:inst1\|inst5~1 " "Warning: Node \"ms_ff:inst6\|d_latch:inst1\|inst5~1\" is a latch" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ms_ff:inst6\|d_latch:inst\|inst5~1 " "Warning: Node \"ms_ff:inst6\|d_latch:inst\|inst5~1\" is a latch" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ms_ff:inst5\|d_latch:inst1\|inst5~1 " "Warning: Node \"ms_ff:inst5\|d_latch:inst1\|inst5~1\" is a latch" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ms_ff:inst5\|d_latch:inst\|inst5~1 " "Warning: Node \"ms_ff:inst5\|d_latch:inst\|inst5~1\" is a latch" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ms_ff:inst3\|d_latch:inst1\|inst5~1 " "Warning: Node \"ms_ff:inst3\|d_latch:inst1\|inst5~1\" is a latch" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ms_ff:inst3\|d_latch:inst\|inst5~1 " "Warning: Node \"ms_ff:inst3\|d_latch:inst\|inst5~1\" is a latch" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ms_ff:inst2\|d_latch:inst1\|inst5~1 " "Warning: Node \"ms_ff:inst2\|d_latch:inst1\|inst5~1\" is a latch" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ms_ff:inst2\|d_latch:inst\|inst5~1 " "Warning: Node \"ms_ff:inst2\|d_latch:inst\|inst5~1\" is a latch" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ms_ff:inst1\|d_latch:inst1\|inst5~1 " "Warning: Node \"ms_ff:inst1\|d_latch:inst1\|inst5~1\" is a latch" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ms_ff:inst1\|d_latch:inst\|inst5~1 " "Warning: Node \"ms_ff:inst1\|d_latch:inst\|inst5~1\" is a latch" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ms_ff:inst\|d_latch:inst1\|inst5~1 " "Warning: Node \"ms_ff:inst\|d_latch:inst1\|inst5~1\" is a latch" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ms_ff:inst\|d_latch:inst\|inst5~1 " "Warning: Node \"ms_ff:inst\|d_latch:inst\|inst5~1\" is a latch" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Clk " "Info: Assuming node \"Clk\" is a latch enable. Will not compute fmax for this pin." {  } { { "register.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/register.bdf" { { 200 -88 80 216 "Clk" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk register ms_ff:inst\|d_latch:inst\|inst5~1 register ms_ff:inst\|d_latch:inst1\|inst5~1 278.55 MHz 3.59 ns Internal " "Info: Clock \"Clk\" has Internal fmax of 278.55 MHz between source register \"ms_ff:inst\|d_latch:inst\|inst5~1\" and destination register \"ms_ff:inst\|d_latch:inst1\|inst5~1\" (period= 3.59 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.411 ns + Longest register register " "Info: + Longest register to register delay is 0.411 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ms_ff:inst\|d_latch:inst\|inst5~1 1 REG LCCOMB_X62_Y2_N28 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X62_Y2_N28; Fanout = 1; REG Node = 'ms_ff:inst\|d_latch:inst\|inst5~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ms_ff:inst|d_latch:inst|inst5~1 } "NODE_NAME" } } { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 0.411 ns ms_ff:inst\|d_latch:inst1\|inst5~1 2 REG LCCOMB_X62_Y2_N6 2 " "Info: 2: + IC(0.261 ns) + CELL(0.150 ns) = 0.411 ns; Loc. = LCCOMB_X62_Y2_N6; Fanout = 2; REG Node = 'ms_ff:inst\|d_latch:inst1\|inst5~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { ms_ff:inst|d_latch:inst|inst5~1 ms_ff:inst|d_latch:inst1|inst5~1 } "NODE_NAME" } } { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 36.50 % ) " "Info: Total cell delay = 0.150 ns ( 36.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.261 ns ( 63.50 % ) " "Info: Total interconnect delay = 0.261 ns ( 63.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { ms_ff:inst|d_latch:inst|inst5~1 ms_ff:inst|d_latch:inst1|inst5~1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.411 ns" { ms_ff:inst|d_latch:inst|inst5~1 {} ms_ff:inst|d_latch:inst1|inst5~1 {} } { 0.000ns 0.261ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.023 ns - Smallest " "Info: - Smallest clock skew is -0.023 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 3.541 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk\" to destination register is 3.541 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Clk 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'Clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/register.bdf" { { 200 -88 80 216 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.408 ns) + CELL(0.271 ns) 3.541 ns ms_ff:inst\|d_latch:inst1\|inst5~1 2 REG LCCOMB_X62_Y2_N6 2 " "Info: 2: + IC(2.408 ns) + CELL(0.271 ns) = 3.541 ns; Loc. = LCCOMB_X62_Y2_N6; Fanout = 2; REG Node = 'ms_ff:inst\|d_latch:inst1\|inst5~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { Clk ms_ff:inst|d_latch:inst1|inst5~1 } "NODE_NAME" } } { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.133 ns ( 32.00 % ) " "Info: Total cell delay = 1.133 ns ( 32.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.408 ns ( 68.00 % ) " "Info: Total interconnect delay = 2.408 ns ( 68.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.541 ns" { Clk ms_ff:inst|d_latch:inst1|inst5~1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.541 ns" { Clk {} Clk~combout {} ms_ff:inst|d_latch:inst1|inst5~1 {} } { 0.000ns 0.000ns 2.408ns } { 0.000ns 0.862ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 3.564 ns - Longest register " "Info: - Longest clock path from clock \"Clk\" to source register is 3.564 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Clk 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'Clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/register.bdf" { { 200 -88 80 216 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.427 ns) + CELL(0.275 ns) 3.564 ns ms_ff:inst\|d_latch:inst\|inst5~1 2 REG LCCOMB_X62_Y2_N28 1 " "Info: 2: + IC(2.427 ns) + CELL(0.275 ns) = 3.564 ns; Loc. = LCCOMB_X62_Y2_N28; Fanout = 1; REG Node = 'ms_ff:inst\|d_latch:inst\|inst5~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.702 ns" { Clk ms_ff:inst|d_latch:inst|inst5~1 } "NODE_NAME" } } { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.137 ns ( 31.90 % ) " "Info: Total cell delay = 1.137 ns ( 31.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.427 ns ( 68.10 % ) " "Info: Total interconnect delay = 2.427 ns ( 68.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.564 ns" { Clk ms_ff:inst|d_latch:inst|inst5~1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.564 ns" { Clk {} Clk~combout {} ms_ff:inst|d_latch:inst|inst5~1 {} } { 0.000ns 0.000ns 2.427ns } { 0.000ns 0.862ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.541 ns" { Clk ms_ff:inst|d_latch:inst1|inst5~1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.541 ns" { Clk {} Clk~combout {} ms_ff:inst|d_latch:inst1|inst5~1 {} } { 0.000ns 0.000ns 2.408ns } { 0.000ns 0.862ns 0.271ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.564 ns" { Clk ms_ff:inst|d_latch:inst|inst5~1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.564 ns" { Clk {} Clk~combout {} ms_ff:inst|d_latch:inst|inst5~1 {} } { 0.000ns 0.000ns 2.427ns } { 0.000ns 0.862ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.361 ns + " "Info: + Micro setup delay of destination is 1.361 ns" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { ms_ff:inst|d_latch:inst|inst5~1 ms_ff:inst|d_latch:inst1|inst5~1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.411 ns" { ms_ff:inst|d_latch:inst|inst5~1 {} ms_ff:inst|d_latch:inst1|inst5~1 {} } { 0.000ns 0.261ns } { 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.541 ns" { Clk ms_ff:inst|d_latch:inst1|inst5~1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.541 ns" { Clk {} Clk~combout {} ms_ff:inst|d_latch:inst1|inst5~1 {} } { 0.000ns 0.000ns 2.408ns } { 0.000ns 0.862ns 0.271ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.564 ns" { Clk ms_ff:inst|d_latch:inst|inst5~1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.564 ns" { Clk {} Clk~combout {} ms_ff:inst|d_latch:inst|inst5~1 {} } { 0.000ns 0.000ns 2.427ns } { 0.000ns 0.862ns 0.275ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ms_ff:inst\|d_latch:inst\|inst5~1 A Clk 5.679 ns register " "Info: tsu for register \"ms_ff:inst\|d_latch:inst\|inst5~1\" (data pin = \"A\", clock pin = \"Clk\") is 5.679 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.285 ns + Longest pin register " "Info: + Longest pin to register delay is 8.285 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns A 1 PIN PIN_V2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 1; PIN Node = 'A'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { A } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/register.bdf" { { 0 -88 80 16 "A" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.557 ns) + CELL(0.438 ns) 7.847 ns inst9~0 2 COMB LCCOMB_X62_Y2_N0 2 " "Info: 2: + IC(6.557 ns) + CELL(0.438 ns) = 7.847 ns; Loc. = LCCOMB_X62_Y2_N0; Fanout = 2; COMB Node = 'inst9~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.995 ns" { A inst9~0 } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/register.bdf" { { 24 416 464 56 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.150 ns) 8.285 ns ms_ff:inst\|d_latch:inst\|inst5~1 3 REG LCCOMB_X62_Y2_N28 1 " "Info: 3: + IC(0.288 ns) + CELL(0.150 ns) = 8.285 ns; Loc. = LCCOMB_X62_Y2_N28; Fanout = 1; REG Node = 'ms_ff:inst\|d_latch:inst\|inst5~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.438 ns" { inst9~0 ms_ff:inst|d_latch:inst|inst5~1 } "NODE_NAME" } } { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.440 ns ( 17.38 % ) " "Info: Total cell delay = 1.440 ns ( 17.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.845 ns ( 82.62 % ) " "Info: Total interconnect delay = 6.845 ns ( 82.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.285 ns" { A inst9~0 ms_ff:inst|d_latch:inst|inst5~1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.285 ns" { A {} A~combout {} inst9~0 {} ms_ff:inst|d_latch:inst|inst5~1 {} } { 0.000ns 0.000ns 6.557ns 0.288ns } { 0.000ns 0.852ns 0.438ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.958 ns + " "Info: + Micro setup delay of destination is 0.958 ns" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 3.564 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to destination register is 3.564 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Clk 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'Clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/register.bdf" { { 200 -88 80 216 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.427 ns) + CELL(0.275 ns) 3.564 ns ms_ff:inst\|d_latch:inst\|inst5~1 2 REG LCCOMB_X62_Y2_N28 1 " "Info: 2: + IC(2.427 ns) + CELL(0.275 ns) = 3.564 ns; Loc. = LCCOMB_X62_Y2_N28; Fanout = 1; REG Node = 'ms_ff:inst\|d_latch:inst\|inst5~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.702 ns" { Clk ms_ff:inst|d_latch:inst|inst5~1 } "NODE_NAME" } } { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.137 ns ( 31.90 % ) " "Info: Total cell delay = 1.137 ns ( 31.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.427 ns ( 68.10 % ) " "Info: Total interconnect delay = 2.427 ns ( 68.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.564 ns" { Clk ms_ff:inst|d_latch:inst|inst5~1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.564 ns" { Clk {} Clk~combout {} ms_ff:inst|d_latch:inst|inst5~1 {} } { 0.000ns 0.000ns 2.427ns } { 0.000ns 0.862ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.285 ns" { A inst9~0 ms_ff:inst|d_latch:inst|inst5~1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.285 ns" { A {} A~combout {} inst9~0 {} ms_ff:inst|d_latch:inst|inst5~1 {} } { 0.000ns 0.000ns 6.557ns 0.288ns } { 0.000ns 0.852ns 0.438ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.564 ns" { Clk ms_ff:inst|d_latch:inst|inst5~1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.564 ns" { Clk {} Clk~combout {} ms_ff:inst|d_latch:inst|inst5~1 {} } { 0.000ns 0.000ns 2.427ns } { 0.000ns 0.862ns 0.275ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk Q1 ms_ff:inst8\|d_latch:inst1\|inst5~1 7.559 ns register " "Info: tco from clock \"Clk\" to destination pin \"Q1\" through register \"ms_ff:inst8\|d_latch:inst1\|inst5~1\" is 7.559 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 3.390 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 3.390 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Clk 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'Clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/register.bdf" { { 200 -88 80 216 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.378 ns) + CELL(0.150 ns) 3.390 ns ms_ff:inst8\|d_latch:inst1\|inst5~1 2 REG LCCOMB_X62_Y2_N20 1 " "Info: 2: + IC(2.378 ns) + CELL(0.150 ns) = 3.390 ns; Loc. = LCCOMB_X62_Y2_N20; Fanout = 1; REG Node = 'ms_ff:inst8\|d_latch:inst1\|inst5~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.528 ns" { Clk ms_ff:inst8|d_latch:inst1|inst5~1 } "NODE_NAME" } } { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.012 ns ( 29.85 % ) " "Info: Total cell delay = 1.012 ns ( 29.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.378 ns ( 70.15 % ) " "Info: Total interconnect delay = 2.378 ns ( 70.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.390 ns" { Clk ms_ff:inst8|d_latch:inst1|inst5~1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.390 ns" { Clk {} Clk~combout {} ms_ff:inst8|d_latch:inst1|inst5~1 {} } { 0.000ns 0.000ns 2.378ns } { 0.000ns 0.862ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.169 ns + Longest register pin " "Info: + Longest register to pin delay is 4.169 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ms_ff:inst8\|d_latch:inst1\|inst5~1 1 REG LCCOMB_X62_Y2_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X62_Y2_N20; Fanout = 1; REG Node = 'ms_ff:inst8\|d_latch:inst1\|inst5~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ms_ff:inst8|d_latch:inst1|inst5~1 } "NODE_NAME" } } { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.275 ns) 0.549 ns inst9~0 2 COMB LCCOMB_X62_Y2_N0 2 " "Info: 2: + IC(0.274 ns) + CELL(0.275 ns) = 0.549 ns; Loc. = LCCOMB_X62_Y2_N0; Fanout = 2; COMB Node = 'inst9~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.549 ns" { ms_ff:inst8|d_latch:inst1|inst5~1 inst9~0 } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/register.bdf" { { 24 416 464 56 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.802 ns) + CELL(2.818 ns) 4.169 ns Q1 3 PIN PIN_AE23 0 " "Info: 3: + IC(0.802 ns) + CELL(2.818 ns) = 4.169 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'Q1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.620 ns" { inst9~0 Q1 } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/register.bdf" { { 264 632 648 440 "Q1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.093 ns ( 74.19 % ) " "Info: Total cell delay = 3.093 ns ( 74.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.076 ns ( 25.81 % ) " "Info: Total interconnect delay = 1.076 ns ( 25.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.169 ns" { ms_ff:inst8|d_latch:inst1|inst5~1 inst9~0 Q1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.169 ns" { ms_ff:inst8|d_latch:inst1|inst5~1 {} inst9~0 {} Q1 {} } { 0.000ns 0.274ns 0.802ns } { 0.000ns 0.275ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.390 ns" { Clk ms_ff:inst8|d_latch:inst1|inst5~1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.390 ns" { Clk {} Clk~combout {} ms_ff:inst8|d_latch:inst1|inst5~1 {} } { 0.000ns 0.000ns 2.378ns } { 0.000ns 0.862ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.169 ns" { ms_ff:inst8|d_latch:inst1|inst5~1 inst9~0 Q1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.169 ns" { ms_ff:inst8|d_latch:inst1|inst5~1 {} inst9~0 {} Q1 {} } { 0.000ns 0.274ns 0.802ns } { 0.000ns 0.275ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "A Q1 11.467 ns Longest " "Info: Longest tpd from source pin \"A\" to destination pin \"Q1\" is 11.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns A 1 PIN PIN_V2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 1; PIN Node = 'A'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { A } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/register.bdf" { { 0 -88 80 16 "A" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.557 ns) + CELL(0.438 ns) 7.847 ns inst9~0 2 COMB LCCOMB_X62_Y2_N0 2 " "Info: 2: + IC(6.557 ns) + CELL(0.438 ns) = 7.847 ns; Loc. = LCCOMB_X62_Y2_N0; Fanout = 2; COMB Node = 'inst9~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.995 ns" { A inst9~0 } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/register.bdf" { { 24 416 464 56 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.802 ns) + CELL(2.818 ns) 11.467 ns Q1 3 PIN PIN_AE23 0 " "Info: 3: + IC(0.802 ns) + CELL(2.818 ns) = 11.467 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'Q1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.620 ns" { inst9~0 Q1 } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/register.bdf" { { 264 632 648 440 "Q1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.108 ns ( 35.82 % ) " "Info: Total cell delay = 4.108 ns ( 35.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.359 ns ( 64.18 % ) " "Info: Total interconnect delay = 7.359 ns ( 64.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "11.467 ns" { A inst9~0 Q1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "11.467 ns" { A {} A~combout {} inst9~0 {} Q1 {} } { 0.000ns 0.000ns 6.557ns 0.802ns } { 0.000ns 0.852ns 0.438ns 2.818ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ms_ff:inst\|d_latch:inst\|inst5~1 D Clk -0.219 ns register " "Info: th for register \"ms_ff:inst\|d_latch:inst\|inst5~1\" (data pin = \"D\", clock pin = \"Clk\") is -0.219 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 3.564 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 3.564 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Clk 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'Clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/register.bdf" { { 200 -88 80 216 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.427 ns) + CELL(0.275 ns) 3.564 ns ms_ff:inst\|d_latch:inst\|inst5~1 2 REG LCCOMB_X62_Y2_N28 1 " "Info: 2: + IC(2.427 ns) + CELL(0.275 ns) = 3.564 ns; Loc. = LCCOMB_X62_Y2_N28; Fanout = 1; REG Node = 'ms_ff:inst\|d_latch:inst\|inst5~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.702 ns" { Clk ms_ff:inst|d_latch:inst|inst5~1 } "NODE_NAME" } } { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.137 ns ( 31.90 % ) " "Info: Total cell delay = 1.137 ns ( 31.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.427 ns ( 68.10 % ) " "Info: Total interconnect delay = 2.427 ns ( 68.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.564 ns" { Clk ms_ff:inst|d_latch:inst|inst5~1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.564 ns" { Clk {} Clk~combout {} ms_ff:inst|d_latch:inst|inst5~1 {} } { 0.000ns 0.000ns 2.427ns } { 0.000ns 0.862ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.783 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.783 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns D 1 PIN PIN_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 2; PIN Node = 'D'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/register.bdf" { { 128 -24 144 144 "D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.927 ns) + CELL(0.419 ns) 3.345 ns inst9~0 2 COMB LCCOMB_X62_Y2_N0 2 " "Info: 2: + IC(1.927 ns) + CELL(0.419 ns) = 3.345 ns; Loc. = LCCOMB_X62_Y2_N0; Fanout = 2; COMB Node = 'inst9~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.346 ns" { D inst9~0 } "NODE_NAME" } } { "register.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/register.bdf" { { 24 416 464 56 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.150 ns) 3.783 ns ms_ff:inst\|d_latch:inst\|inst5~1 3 REG LCCOMB_X62_Y2_N28 1 " "Info: 3: + IC(0.288 ns) + CELL(0.150 ns) = 3.783 ns; Loc. = LCCOMB_X62_Y2_N28; Fanout = 1; REG Node = 'ms_ff:inst\|d_latch:inst\|inst5~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.438 ns" { inst9~0 ms_ff:inst|d_latch:inst|inst5~1 } "NODE_NAME" } } { "d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/FeedBack_Register/d_latch.bdf" { { 80 520 584 128 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.568 ns ( 41.45 % ) " "Info: Total cell delay = 1.568 ns ( 41.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.215 ns ( 58.55 % ) " "Info: Total interconnect delay = 2.215 ns ( 58.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.783 ns" { D inst9~0 ms_ff:inst|d_latch:inst|inst5~1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.783 ns" { D {} D~combout {} inst9~0 {} ms_ff:inst|d_latch:inst|inst5~1 {} } { 0.000ns 0.000ns 1.927ns 0.288ns } { 0.000ns 0.999ns 0.419ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.564 ns" { Clk ms_ff:inst|d_latch:inst|inst5~1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.564 ns" { Clk {} Clk~combout {} ms_ff:inst|d_latch:inst|inst5~1 {} } { 0.000ns 0.000ns 2.427ns } { 0.000ns 0.862ns 0.275ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.783 ns" { D inst9~0 ms_ff:inst|d_latch:inst|inst5~1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.783 ns" { D {} D~combout {} inst9~0 {} ms_ff:inst|d_latch:inst|inst5~1 {} } { 0.000ns 0.000ns 1.927ns 0.288ns } { 0.000ns 0.999ns 0.419ns 0.150ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 18 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 19 21:13:24 2017 " "Info: Processing ended: Sun Nov 19 21:13:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
