{
  "design": {
    "design_info": {
      "boundary_crc": "0x4A5D8DEA20F490C7",
      "device": "xc7a200tfbg676-2",
      "name": "design_mips",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "axi_bram_ctrl_0": "",
      "blk_mem_gen_0": "",
      "util_vector_logic_0": "",
      "axi_uartlite_0": "",
      "system_ila_0": "",
      "xlconstant_0": "",
      "mig_7series_0": "",
      "rst_mig_7series_0_cpu": "",
      "axi_intc_0": "",
      "axi_ethernetlite_0": "",
      "axi_cfg_spi_0": "",
      "xlconcat_0": "",
      "axi_mem_intercon": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {
          "auto_pc": ""
        },
        "m02_couplers": {
          "auto_cc": ""
        },
        "m03_couplers": {
          "auto_pc": ""
        },
        "m04_couplers": {
          "auto_pc": ""
        },
        "m05_couplers": {
          "auto_pc": ""
        },
        "m06_couplers": {},
        "m07_couplers": {
          "auto_pc": ""
        },
        "m08_couplers": {
          "auto_cc": "",
          "auto_pc": ""
        },
        "m09_couplers": {
          "auto_pc": ""
        },
        "m10_couplers": {
          "auto_pc": ""
        },
        "m11_couplers": {
          "auto_pc": ""
        }
      },
      "axi_apb_bridge_0": "",
      "altera_up_ps2_0": "",
      "rst_utmi_clock_0_60M": "",
      "vio_0": "",
      "util_vector_logic_1": "",
      "confreg_0": "",
      "usbh_host_0": "",
      "axi_quad_spi_1": "",
      "nt35510_apb_adapter_0": "",
      "axi_apb_bridge_1": "",
      "xlconstant_1": "",
      "mycpu_top_0": ""
    },
    "interface_ports": {
      "uart": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      },
      "DDR3_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "mii": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:mii_rtl:1.0"
      },
      "mdio": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:mdio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "cfg_flash": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0"
      },
      "ps2_clk": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "ps2_dat": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "utmi_data_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "spi_flash": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0"
      },
      "LCD_data_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      }
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "resetn"
          },
          "CLK_DOMAIN": {
            "value": "design_mips_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "resetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "utmi_txvalid_0": {
        "direction": "O"
      },
      "utmi_termsel_0": {
        "direction": "O"
      },
      "utmi_dppulldown_0": {
        "direction": "O"
      },
      "utmi_reset_0": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "utmi_opmode_0": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "utmi_xcvrsel_0": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "utmi_dmpulldown_0": {
        "direction": "O"
      },
      "utmi_idpullup_0": {
        "direction": "O"
      },
      "utmi_chrgvbus_0": {
        "direction": "O"
      },
      "utmi_dischrgvbus_0": {
        "direction": "O"
      },
      "utmi_suspend_n_0": {
        "direction": "O"
      },
      "utmi_txready_0": {
        "direction": "I"
      },
      "utmi_linestate_0": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "utmi_rxvalid_0": {
        "direction": "I"
      },
      "utmi_hostdisc_0": {
        "direction": "I"
      },
      "utmi_iddig_0": {
        "direction": "I"
      },
      "utmi_vbusvalid_0": {
        "direction": "I"
      },
      "utmi_rxactive_0": {
        "direction": "I"
      },
      "utmi_rxerror_0": {
        "direction": "I"
      },
      "utmi_sessend_0": {
        "direction": "I"
      },
      "utmi_clock_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_mips_aclk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "60000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "led_rg1": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "led_rg0": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "led": {
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "LCD_csel_0": {
        "direction": "O"
      },
      "LCD_rs_0": {
        "direction": "O"
      },
      "LCD_wr_0": {
        "direction": "O"
      },
      "LCD_nrst_0": {
        "direction": "O"
      },
      "LCD_rd_0": {
        "direction": "O"
      },
      "LCD_lighton_0": {
        "direction": "O",
        "left": "0",
        "right": "0"
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_mips_clk_wiz_0_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "130.958"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLKOUT2_JITTER": {
            "value": "114.829"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "200.000"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_JITTER": {
            "value": "183.243"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "20.000"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "10.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "5"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "50"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "3"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "design_mips_axi_bram_ctrl_0_0",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_mips_blk_mem_gen_0_0",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../../GuGuMIPS/boot/bootloader.coe"
          },
          "EN_SAFETY_CKT": {
            "value": "true"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Single_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          },
          "Port_B_Clock": {
            "value": "0"
          },
          "Port_B_Enable_Rate": {
            "value": "0"
          },
          "Port_B_Write_Rate": {
            "value": "0"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "use_bram_block": {
            "value": "BRAM_Controller"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_mips_util_vector_logic_0_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "axi_uartlite_0": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "xci_name": "design_mips_axi_uartlite_0_0",
        "parameters": {
          "C_BAUDRATE": {
            "value": "115200"
          }
        }
      },
      "system_ila_0": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "xci_name": "design_mips_system_ila_0_0",
        "parameters": {
          "C_MON_TYPE": {
            "value": "MIX"
          },
          "C_NUM_MONITOR_SLOTS": {
            "value": "1"
          },
          "C_NUM_OF_PROBES": {
            "value": "3"
          },
          "C_PROBE0_TYPE": {
            "value": "0"
          },
          "C_PROBE1_TYPE": {
            "value": "0"
          },
          "C_PROBE2_TYPE": {
            "value": "0"
          },
          "C_SLOT_0_APC_EN": {
            "value": "0"
          },
          "C_SLOT_0_AXI_AR_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_0_AXI_AR_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_0_AXI_AW_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_0_AXI_AW_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_0_AXI_B_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_0_AXI_B_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_0_AXI_R_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_0_AXI_R_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_0_AXI_W_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_0_AXI_W_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_0_INTF_TYPE": {
            "value": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "C_SLOT_1_APC_EN": {
            "value": "0"
          },
          "C_SLOT_1_AXI_AR_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_1_AXI_AR_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_1_AXI_AW_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_1_AXI_AW_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_1_AXI_B_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_1_AXI_B_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_1_AXI_R_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_1_AXI_R_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_1_AXI_W_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_1_AXI_W_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_1_INTF_TYPE": {
            "value": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "interface_ports": {
          "SLOT_0_AXI": {
            "mode": "Monitor",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_mips_xlconstant_0_0",
        "parameters": {
          "CONST_VAL": {
            "value": "1"
          }
        }
      },
      "mig_7series_0": {
        "vlnv": "xilinx.com:ip:mig_7series:4.2",
        "xci_name": "design_mips_mig_7series_0_0",
        "parameters": {
          "BOARD_MIG_PARAM": {
            "value": "Custom"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "XML_INPUT_FILE": {
            "value": "mig_b.prj"
          }
        }
      },
      "rst_mig_7series_0_cpu": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_mips_rst_mig_7series_0_100M_0"
      },
      "axi_intc_0": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "xci_name": "design_mips_axi_intc_0_0"
      },
      "axi_ethernetlite_0": {
        "vlnv": "xilinx.com:ip:axi_ethernetlite:3.0",
        "xci_name": "design_mips_axi_ethernetlite_0_0"
      },
      "axi_cfg_spi_0": {
        "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
        "xci_name": "design_mips_axi_quad_spi_0_0",
        "parameters": {
          "C_SPI_MEMORY": {
            "value": "3"
          },
          "C_SPI_MEM_ADDR_BITS": {
            "value": "24"
          },
          "C_SPI_MODE": {
            "value": "0"
          },
          "C_TYPE_OF_AXI4_INTERFACE": {
            "value": "1"
          },
          "C_USE_STARTUP": {
            "value": "1"
          },
          "C_XIP_MODE": {
            "value": "1"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_mips_xlconcat_0_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "6"
          }
        }
      },
      "axi_mem_intercon": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "design_mips_axi_mem_intercon_1",
        "parameters": {
          "NUM_MI": {
            "value": "12"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M10_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M11_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M09_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M09_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M09_ARESETN"
              }
            }
          },
          "M09_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M10_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M10_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M10_ARESETN"
              }
            }
          },
          "M10_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M11_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M11_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M11_ARESETN"
              }
            }
          },
          "M11_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_mips_xbar_1",
            "parameters": {
              "NUM_MI": {
                "value": "12"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_mips_auto_pc_9",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_mips_auto_pc_0",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m01_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "design_mips_auto_cc_0"
              }
            },
            "interface_nets": {
              "m02_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_cc_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_mips_auto_pc_1",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m03_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_mips_auto_pc_2",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m04_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m04_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_mips_auto_pc_3",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m05_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m05_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m06_couplers_to_m06_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_mips_auto_pc_4",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m07_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m07_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "design_mips_auto_cc_1"
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_mips_auto_pc_5",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m08_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_cc_to_auto_pc": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m08_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m09_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_mips_auto_pc_6",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m09_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m09_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m10_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_mips_auto_pc_7",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m10_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m10_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m11_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_mips_auto_pc_8",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m11_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m11_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m04_couplers_to_axi_mem_intercon": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_axi_mem_intercon": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "xbar_to_m10_couplers": {
            "interface_ports": [
              "xbar/M10_AXI",
              "m10_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "m05_couplers_to_axi_mem_intercon": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_axi_mem_intercon": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m08_couplers_to_axi_mem_intercon": {
            "interface_ports": [
              "M08_AXI",
              "m08_couplers/M_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "m09_couplers_to_axi_mem_intercon": {
            "interface_ports": [
              "M09_AXI",
              "m09_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m11_couplers": {
            "interface_ports": [
              "xbar/M11_AXI",
              "m11_couplers/S_AXI"
            ]
          },
          "m07_couplers_to_axi_mem_intercon": {
            "interface_ports": [
              "M07_AXI",
              "m07_couplers/M_AXI"
            ]
          },
          "m06_couplers_to_axi_mem_intercon": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "m10_couplers_to_axi_mem_intercon": {
            "interface_ports": [
              "M10_AXI",
              "m10_couplers/M_AXI"
            ]
          },
          "xbar_to_m08_couplers": {
            "interface_ports": [
              "xbar/M08_AXI",
              "m08_couplers/S_AXI"
            ]
          },
          "axi_mem_intercon_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "xbar_to_m09_couplers": {
            "interface_ports": [
              "xbar/M09_AXI",
              "m09_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_mem_intercon": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_axi_mem_intercon": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "m11_couplers_to_axi_mem_intercon": {
            "interface_ports": [
              "M11_AXI",
              "m11_couplers/M_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_mem_intercon_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK",
              "m09_couplers/S_ACLK",
              "m10_couplers/S_ACLK",
              "m11_couplers/S_ACLK"
            ]
          },
          "axi_mem_intercon_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN",
              "m09_couplers/S_ARESETN",
              "m10_couplers/S_ARESETN",
              "m11_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          },
          "M06_ACLK_1": {
            "ports": [
              "M06_ACLK",
              "m06_couplers/M_ACLK"
            ]
          },
          "M06_ARESETN_1": {
            "ports": [
              "M06_ARESETN",
              "m06_couplers/M_ARESETN"
            ]
          },
          "M07_ACLK_1": {
            "ports": [
              "M07_ACLK",
              "m07_couplers/M_ACLK"
            ]
          },
          "M07_ARESETN_1": {
            "ports": [
              "M07_ARESETN",
              "m07_couplers/M_ARESETN"
            ]
          },
          "M08_ACLK_1": {
            "ports": [
              "M08_ACLK",
              "m08_couplers/M_ACLK"
            ]
          },
          "M08_ARESETN_1": {
            "ports": [
              "M08_ARESETN",
              "m08_couplers/M_ARESETN"
            ]
          },
          "M09_ACLK_1": {
            "ports": [
              "M09_ACLK",
              "m09_couplers/M_ACLK"
            ]
          },
          "M09_ARESETN_1": {
            "ports": [
              "M09_ARESETN",
              "m09_couplers/M_ARESETN"
            ]
          },
          "M10_ACLK_1": {
            "ports": [
              "M10_ACLK",
              "m10_couplers/M_ACLK"
            ]
          },
          "M10_ARESETN_1": {
            "ports": [
              "M10_ARESETN",
              "m10_couplers/M_ARESETN"
            ]
          },
          "M11_ACLK_1": {
            "ports": [
              "M11_ACLK",
              "m11_couplers/M_ACLK"
            ]
          },
          "M11_ARESETN_1": {
            "ports": [
              "M11_ARESETN",
              "m11_couplers/M_ARESETN"
            ]
          }
        }
      },
      "axi_apb_bridge_0": {
        "vlnv": "xilinx.com:ip:axi_apb_bridge:3.0",
        "xci_name": "design_mips_axi_apb_bridge_0_0",
        "parameters": {
          "C_APB_NUM_SLAVES": {
            "value": "1"
          },
          "C_M_APB_PROTOCOL": {
            "value": "apb4"
          }
        }
      },
      "altera_up_ps2_0": {
        "vlnv": "user.org:user:altera_up_ps2:1.2",
        "xci_name": "design_mips_altera_up_ps2_0_0",
        "parameters": {
          "CLK_FREQ": {
            "value": "50000000"
          }
        }
      },
      "rst_utmi_clock_0_60M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_mips_rst_utmi_clock_0_60M_0"
      },
      "vio_0": {
        "vlnv": "xilinx.com:ip:vio:3.0",
        "xci_name": "design_mips_vio_0_0",
        "parameters": {
          "C_NUM_PROBE_IN": {
            "value": "0"
          },
          "C_PROBE_OUT0_INIT_VAL": {
            "value": "0x1"
          }
        }
      },
      "util_vector_logic_1": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_mips_util_vector_logic_1_0",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "confreg_0": {
        "vlnv": "user.org:user:confreg:1.0",
        "xci_name": "design_mips_confreg_0_0"
      },
      "usbh_host_0": {
        "vlnv": "user.org:user:usbh_host:1.3",
        "xci_name": "design_mips_usbh_host_0_0"
      },
      "axi_quad_spi_1": {
        "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
        "xci_name": "design_mips_axi_quad_spi_1_0",
        "parameters": {
          "C_FIFO_DEPTH": {
            "value": "256"
          },
          "C_SPI_MEMORY": {
            "value": "2"
          },
          "C_SPI_MODE": {
            "value": "2"
          },
          "C_TYPE_OF_AXI4_INTERFACE": {
            "value": "0"
          },
          "C_USE_STARTUP": {
            "value": "0"
          },
          "C_XIP_MODE": {
            "value": "0"
          }
        }
      },
      "nt35510_apb_adapter_0": {
        "vlnv": "user.org:user:nt35510_apb_adapter:1.0",
        "xci_name": "design_mips_nt35510_apb_adapter_0_0"
      },
      "axi_apb_bridge_1": {
        "vlnv": "xilinx.com:ip:axi_apb_bridge:3.0",
        "xci_name": "design_mips_axi_apb_bridge_1_0",
        "parameters": {
          "C_APB_NUM_SLAVES": {
            "value": "1"
          },
          "C_M_APB_PROTOCOL": {
            "value": "apb4"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_mips_xlconstant_1_0"
      },
      "mycpu_top_0": {
        "vlnv": "xilinx.com:module_ref:mycpu_top:1.0",
        "xci_name": "design_mips_mycpu_top_0_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mycpu_top",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "interface_aximm": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "interface_aximm",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_mips_mig_7series_0_0_ui_clk",
                "value_src": "ip_prop"
              },
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "user_prop"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "4",
                "value_src": "constant"
              },
              "MAX_BURST_LENGTH": {
                "value": "16",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "PHASE": {
                "value": "0",
                "value_src": "default_prop"
              },
              "PROTOCOL": {
                "value": "AXI3",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "auto"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "AWID": {
                "physical_name": "awid",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWADDR": {
                "physical_name": "awaddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "awlen",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "awsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "awburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "awlock",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "AWCACHE": {
                "physical_name": "awcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "awprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "awvalid",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "awready",
                "direction": "I"
              },
              "WID": {
                "physical_name": "wid",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "WDATA": {
                "physical_name": "wdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "wstrb",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "wlast",
                "direction": "O"
              },
              "WVALID": {
                "physical_name": "wvalid",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "wready",
                "direction": "I"
              },
              "BID": {
                "physical_name": "bid",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "BRESP": {
                "physical_name": "bresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "bvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "bready",
                "direction": "O"
              },
              "ARID": {
                "physical_name": "arid",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "araddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "arlen",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "arsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "arburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "arlock",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ARCACHE": {
                "physical_name": "arcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "arprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "arvalid",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "arready",
                "direction": "I"
              },
              "RID": {
                "physical_name": "rid",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "RDATA": {
                "physical_name": "rdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "rresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "rlast",
                "direction": "I"
              },
              "RVALID": {
                "physical_name": "rvalid",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "rready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "interface_aximm",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "aresetn",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_mips_mig_7series_0_0_ui_clk",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0",
                "value_src": "default_prop"
              }
            }
          },
          "aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "debug_wb_pc": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "debug_wb_rf_wen": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "debug_wb_rf_wnum": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "int": {
            "direction": "I",
            "left": "5",
            "right": "0"
          }
        },
        "addressing": {
          "address_spaces": {
            "interface_aximm": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      }
    },
    "interface_nets": {
      "axi_apb_bridge_1_APB_M": {
        "interface_ports": [
          "axi_apb_bridge_1/APB_M",
          "nt35510_apb_adapter_0/APB"
        ]
      },
      "axi_mem_intercon_M11_AXI": {
        "interface_ports": [
          "axi_mem_intercon/M11_AXI",
          "axi_apb_bridge_1/AXI4_LITE"
        ]
      },
      "axi_mem_intercon_M06_AXI": {
        "interface_ports": [
          "axi_mem_intercon/M06_AXI",
          "axi_cfg_spi_0/AXI_FULL"
        ]
      },
      "axi_mem_intercon_M09_AXI": {
        "interface_ports": [
          "axi_mem_intercon/M09_AXI",
          "confreg_0/S00_AXI"
        ]
      },
      "nt35510_apb_adapter_0_LCD_data": {
        "interface_ports": [
          "LCD_data_0",
          "nt35510_apb_adapter_0/LCD_data"
        ]
      },
      "axi_mem_intercon_M07_AXI": {
        "interface_ports": [
          "axi_mem_intercon/M07_AXI",
          "axi_apb_bridge_0/AXI4_LITE"
        ]
      },
      "usbh_host_0_utmi_data": {
        "interface_ports": [
          "utmi_data_0",
          "usbh_host_0/utmi_data"
        ]
      },
      "mig_7series_0_DDR3": {
        "interface_ports": [
          "DDR3_0",
          "mig_7series_0/DDR3"
        ]
      },
      "axi_ethernetlite_0_MII": {
        "interface_ports": [
          "mii",
          "axi_ethernetlite_0/MII"
        ]
      },
      "axi_quad_spi_0_SPI_0": {
        "interface_ports": [
          "cfg_flash",
          "axi_cfg_spi_0/SPI_0"
        ]
      },
      "altera_up_ps2_0_ps2_clk": {
        "interface_ports": [
          "ps2_clk",
          "altera_up_ps2_0/ps2_clk"
        ]
      },
      "altera_up_ps2_0_ps2_dat": {
        "interface_ports": [
          "ps2_dat",
          "altera_up_ps2_0/ps2_dat"
        ]
      },
      "axi_apb_bridge_0_APB_M": {
        "interface_ports": [
          "altera_up_ps2_0/APB",
          "axi_apb_bridge_0/APB_M"
        ]
      },
      "mycpu_top_0_interface_aximm": {
        "interface_ports": [
          "mycpu_top_0/interface_aximm",
          "axi_mem_intercon/S00_AXI",
          "system_ila_0/SLOT_0_AXI"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_0/BRAM_PORTA",
          "blk_mem_gen_0/BRAM_PORTA"
        ]
      },
      "axi_mem_intercon_M05_AXI": {
        "interface_ports": [
          "axi_mem_intercon/M05_AXI",
          "axi_cfg_spi_0/AXI_LITE"
        ]
      },
      "axi_mem_intercon_M04_AXI": {
        "interface_ports": [
          "axi_mem_intercon/M04_AXI",
          "axi_ethernetlite_0/S_AXI"
        ]
      },
      "axi_mem_intercon_M02_AXI": {
        "interface_ports": [
          "axi_mem_intercon/M02_AXI",
          "mig_7series_0/S_AXI"
        ]
      },
      "axi_ethernetlite_0_MDIO": {
        "interface_ports": [
          "mdio",
          "axi_ethernetlite_0/MDIO"
        ]
      },
      "axi_mem_intercon_M01_AXI": {
        "interface_ports": [
          "axi_mem_intercon/M01_AXI",
          "axi_uartlite_0/S_AXI"
        ]
      },
      "axi_mem_intercon_M03_AXI": {
        "interface_ports": [
          "axi_mem_intercon/M03_AXI",
          "axi_intc_0/s_axi"
        ]
      },
      "axi_uartlite_0_UART": {
        "interface_ports": [
          "uart",
          "axi_uartlite_0/UART"
        ]
      },
      "axi_smc_M00_AXI": {
        "interface_ports": [
          "axi_mem_intercon/M00_AXI",
          "axi_bram_ctrl_0/S_AXI"
        ]
      },
      "axi_mem_intercon_M08_AXI": {
        "interface_ports": [
          "axi_mem_intercon/M08_AXI",
          "usbh_host_0/cfg"
        ]
      },
      "axi_mem_intercon_M10_AXI": {
        "interface_ports": [
          "axi_mem_intercon/M10_AXI",
          "axi_quad_spi_1/AXI_LITE"
        ]
      },
      "axi_quad_spi_1_SPI_0": {
        "interface_ports": [
          "spi_flash",
          "axi_quad_spi_1/SPI_0"
        ]
      }
    },
    "nets": {
      "clk_in1_0_1": {
        "ports": [
          "clk",
          "clk_wiz_0/clk_in1",
          "vio_0/clk"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "clk_wiz_0/resetn"
        ]
      },
      "mig_7series_0_mmcm_locked": {
        "ports": [
          "mig_7series_0/mmcm_locked",
          "rst_mig_7series_0_cpu/dcm_locked"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "mig_7series_0/sys_clk_i"
        ]
      },
      "rst_mig_7series_0_cpu_mb_reset": {
        "ports": [
          "rst_mig_7series_0_cpu/mb_reset",
          "util_vector_logic_0/Op1"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "mig_7series_0/sys_rst"
        ]
      },
      "clk_wiz_0_clk_out2": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "mig_7series_0/clk_ref_i"
        ]
      },
      "axi_quad_spi_0_ip2intc_irpt": {
        "ports": [
          "axi_cfg_spi_0/ip2intc_irpt",
          "xlconcat_0/In0"
        ]
      },
      "axi_uartlite_0_interrupt": {
        "ports": [
          "axi_uartlite_0/interrupt",
          "xlconcat_0/In1"
        ]
      },
      "axi_ethernetlite_0_ip2intc_irpt": {
        "ports": [
          "axi_ethernetlite_0/ip2intc_irpt",
          "xlconcat_0/In2"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "axi_intc_0/intr"
        ]
      },
      "mig_7series_0_ui_clk": {
        "ports": [
          "mig_7series_0/ui_clk",
          "axi_mem_intercon/M02_ACLK"
        ]
      },
      "ARESETN_1": {
        "ports": [
          "rst_mig_7series_0_cpu/interconnect_aresetn",
          "axi_mem_intercon/ARESETN",
          "mycpu_top_0/aresetn"
        ]
      },
      "rst_mig_7series_0_100M_peripheral_aresetn": {
        "ports": [
          "rst_mig_7series_0_cpu/peripheral_aresetn",
          "mig_7series_0/aresetn",
          "axi_bram_ctrl_0/s_axi_aresetn",
          "axi_uartlite_0/s_axi_aresetn",
          "system_ila_0/resetn",
          "axi_intc_0/s_axi_aresetn",
          "axi_ethernetlite_0/s_axi_aresetn",
          "axi_cfg_spi_0/s_axi_aresetn",
          "axi_mem_intercon/S00_ARESETN",
          "axi_mem_intercon/M00_ARESETN",
          "axi_mem_intercon/M01_ARESETN",
          "axi_mem_intercon/M03_ARESETN",
          "axi_mem_intercon/M04_ARESETN",
          "axi_mem_intercon/M05_ARESETN",
          "axi_mem_intercon/M06_ARESETN",
          "axi_mem_intercon/M02_ARESETN",
          "axi_mem_intercon/M07_ARESETN",
          "axi_apb_bridge_0/s_axi_aresetn",
          "altera_up_ps2_0/reset_n",
          "rst_utmi_clock_0_60M/ext_reset_in",
          "axi_mem_intercon/M09_ARESETN",
          "confreg_0/s00_axi_aresetn",
          "axi_quad_spi_1/s_axi_aresetn",
          "axi_mem_intercon/M10_ARESETN",
          "axi_cfg_spi_0/s_axi4_aresetn",
          "axi_mem_intercon/M11_ARESETN",
          "axi_apb_bridge_1/s_axi_aresetn",
          "nt35510_apb_adapter_0/nrst"
        ]
      },
      "mig_7series_0_ui_addn_clk_0": {
        "ports": [
          "mig_7series_0/ui_addn_clk_0",
          "axi_uartlite_0/s_axi_aclk",
          "axi_bram_ctrl_0/s_axi_aclk",
          "system_ila_0/clk",
          "rst_mig_7series_0_cpu/slowest_sync_clk",
          "axi_intc_0/s_axi_aclk",
          "axi_ethernetlite_0/s_axi_aclk",
          "axi_cfg_spi_0/s_axi_aclk",
          "axi_mem_intercon/ACLK",
          "axi_mem_intercon/S00_ACLK",
          "axi_mem_intercon/M00_ACLK",
          "axi_mem_intercon/M01_ACLK",
          "axi_mem_intercon/M03_ACLK",
          "axi_mem_intercon/M04_ACLK",
          "axi_mem_intercon/M05_ACLK",
          "axi_mem_intercon/M06_ACLK",
          "axi_mem_intercon/M07_ACLK",
          "axi_apb_bridge_0/s_axi_aclk",
          "altera_up_ps2_0/clk",
          "axi_mem_intercon/M09_ACLK",
          "confreg_0/s00_axi_aclk",
          "axi_quad_spi_1/s_axi_aclk",
          "axi_mem_intercon/M10_ACLK",
          "axi_cfg_spi_0/s_axi4_aclk",
          "axi_mem_intercon/M11_ACLK",
          "axi_apb_bridge_1/s_axi_aclk",
          "nt35510_apb_adapter_0/clk",
          "mycpu_top_0/aclk"
        ]
      },
      "altera_up_ps2_0_irq": {
        "ports": [
          "altera_up_ps2_0/irq",
          "xlconcat_0/In3"
        ]
      },
      "usbh_host_0_utmi_txvalid": {
        "ports": [
          "usbh_host_0/utmi_txvalid",
          "utmi_txvalid_0"
        ]
      },
      "usbh_host_0_utmi_termsel": {
        "ports": [
          "usbh_host_0/utmi_termsel",
          "utmi_termsel_0"
        ]
      },
      "usbh_host_0_utmi_dppulldown": {
        "ports": [
          "usbh_host_0/utmi_dppulldown",
          "utmi_dppulldown_0"
        ]
      },
      "usbh_host_0_utmi_reset": {
        "ports": [
          "usbh_host_0/utmi_reset",
          "utmi_reset_0"
        ]
      },
      "usbh_host_0_utmi_opmode": {
        "ports": [
          "usbh_host_0/utmi_opmode",
          "utmi_opmode_0"
        ]
      },
      "usbh_host_0_utmi_xcvrsel": {
        "ports": [
          "usbh_host_0/utmi_xcvrsel",
          "utmi_xcvrsel_0"
        ]
      },
      "usbh_host_0_utmi_dmpulldown": {
        "ports": [
          "usbh_host_0/utmi_dmpulldown",
          "utmi_dmpulldown_0"
        ]
      },
      "usbh_host_0_utmi_idpullup": {
        "ports": [
          "usbh_host_0/utmi_idpullup",
          "utmi_idpullup_0"
        ]
      },
      "usbh_host_0_utmi_chrgvbus": {
        "ports": [
          "usbh_host_0/utmi_chrgvbus",
          "utmi_chrgvbus_0"
        ]
      },
      "usbh_host_0_utmi_dischrgvbus": {
        "ports": [
          "usbh_host_0/utmi_dischrgvbus",
          "utmi_dischrgvbus_0"
        ]
      },
      "usbh_host_0_utmi_suspend_n": {
        "ports": [
          "usbh_host_0/utmi_suspend_n",
          "utmi_suspend_n_0"
        ]
      },
      "utmi_txready_0_1": {
        "ports": [
          "utmi_txready_0",
          "usbh_host_0/utmi_txready"
        ]
      },
      "utmi_linestate_0_1": {
        "ports": [
          "utmi_linestate_0",
          "usbh_host_0/utmi_linestate"
        ]
      },
      "utmi_rxvalid_0_1": {
        "ports": [
          "utmi_rxvalid_0",
          "usbh_host_0/utmi_rxvalid"
        ]
      },
      "utmi_hostdisc_0_1": {
        "ports": [
          "utmi_hostdisc_0",
          "usbh_host_0/utmi_hostdisc"
        ]
      },
      "utmi_iddig_0_1": {
        "ports": [
          "utmi_iddig_0",
          "usbh_host_0/utmi_iddig"
        ]
      },
      "utmi_vbusvalid_0_1": {
        "ports": [
          "utmi_vbusvalid_0",
          "usbh_host_0/utmi_vbusvalid"
        ]
      },
      "utmi_rxactive_0_1": {
        "ports": [
          "utmi_rxactive_0",
          "usbh_host_0/utmi_rxactive"
        ]
      },
      "utmi_rxerror_0_1": {
        "ports": [
          "utmi_rxerror_0",
          "usbh_host_0/utmi_rxerror"
        ]
      },
      "utmi_sessend_0_1": {
        "ports": [
          "utmi_sessend_0",
          "usbh_host_0/utmi_sessend"
        ]
      },
      "aclk_0_1": {
        "ports": [
          "utmi_clock_0",
          "axi_mem_intercon/M08_ACLK",
          "rst_utmi_clock_0_60M/slowest_sync_clk",
          "usbh_host_0/aclk"
        ]
      },
      "rst_utmi_clock_0_60M_peripheral_aresetn": {
        "ports": [
          "rst_utmi_clock_0_60M/peripheral_aresetn",
          "axi_mem_intercon/M08_ARESETN",
          "usbh_host_0/aresetn"
        ]
      },
      "usbh_host_0_intr": {
        "ports": [
          "usbh_host_0/intr",
          "xlconcat_0/In4"
        ]
      },
      "resetn_1": {
        "ports": [
          "resetn",
          "util_vector_logic_1/Op1"
        ]
      },
      "vio_0_probe_out0": {
        "ports": [
          "vio_0/probe_out0",
          "util_vector_logic_1/Op2"
        ]
      },
      "util_vector_logic_1_Res": {
        "ports": [
          "util_vector_logic_1/Res",
          "rst_mig_7series_0_cpu/ext_reset_in"
        ]
      },
      "confreg_0_led_rg1": {
        "ports": [
          "confreg_0/led_rg1",
          "led_rg1"
        ]
      },
      "confreg_0_led_rg0": {
        "ports": [
          "confreg_0/led_rg0",
          "led_rg0"
        ]
      },
      "confreg_0_led": {
        "ports": [
          "confreg_0/led",
          "led"
        ]
      },
      "axi_quad_spi_1_ip2intc_irpt": {
        "ports": [
          "axi_quad_spi_1/ip2intc_irpt",
          "xlconcat_0/In5"
        ]
      },
      "clk_wiz_0_clk_out3": {
        "ports": [
          "clk_wiz_0/clk_out3",
          "axi_cfg_spi_0/ext_spi_clk",
          "axi_quad_spi_1/ext_spi_clk"
        ]
      },
      "nt35510_apb_adapter_0_LCD_csel": {
        "ports": [
          "nt35510_apb_adapter_0/LCD_csel",
          "LCD_csel_0"
        ]
      },
      "nt35510_apb_adapter_0_LCD_rs": {
        "ports": [
          "nt35510_apb_adapter_0/LCD_rs",
          "LCD_rs_0"
        ]
      },
      "nt35510_apb_adapter_0_LCD_wr": {
        "ports": [
          "nt35510_apb_adapter_0/LCD_wr",
          "LCD_wr_0"
        ]
      },
      "nt35510_apb_adapter_0_LCD_nrst": {
        "ports": [
          "nt35510_apb_adapter_0/LCD_nrst",
          "LCD_nrst_0"
        ]
      },
      "nt35510_apb_adapter_0_LCD_rd": {
        "ports": [
          "nt35510_apb_adapter_0/LCD_rd",
          "LCD_rd_0"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "LCD_lighton_0"
        ]
      },
      "mycpu_top_0_debug_wb_pc": {
        "ports": [
          "mycpu_top_0/debug_wb_pc",
          "system_ila_0/probe0"
        ]
      },
      "mycpu_top_0_debug_wb_rf_wen": {
        "ports": [
          "mycpu_top_0/debug_wb_rf_wen",
          "system_ila_0/probe1"
        ]
      },
      "mycpu_top_0_debug_wb_rf_wnum": {
        "ports": [
          "mycpu_top_0/debug_wb_rf_wnum",
          "system_ila_0/probe2"
        ]
      },
      "axi_intc_0_irq": {
        "ports": [
          "axi_intc_0/irq",
          "mycpu_top_0/int"
        ]
      }
    },
    "addressing": {
      "/mycpu_top_0": {
        "address_spaces": {
          "interface_aximm": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_altera_up_ps2_0_ctl": {
                "address_block": "/altera_up_ps2_0/APB/ctl",
                "offset": "0x1F800000",
                "range": "64K"
              },
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x1FC00000",
                "range": "8K"
              },
              "SEG_axi_cfg_spi_0_MEM0": {
                "address_block": "/axi_cfg_spi_0/aximm/MEM0",
                "offset": "0x1C000000",
                "range": "32M"
              },
              "SEG_axi_cfg_spi_0_Reg": {
                "address_block": "/axi_cfg_spi_0/AXI_LITE/Reg",
                "offset": "0x1FA00000",
                "range": "64K"
              },
              "SEG_axi_ethernetlite_0_Reg": {
                "address_block": "/axi_ethernetlite_0/S_AXI/Reg",
                "offset": "0x1FB00000",
                "range": "64K"
              },
              "SEG_axi_intc_0_Reg": {
                "address_block": "/axi_intc_0/S_AXI/Reg",
                "offset": "0x1FE00000",
                "range": "64K"
              },
              "SEG_axi_quad_spi_1_Reg": {
                "address_block": "/axi_quad_spi_1/AXI_LITE/Reg",
                "offset": "0x1F900000",
                "range": "64K"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x1FD00000",
                "range": "64K"
              },
              "SEG_confreg_0_S00_AXI_reg": {
                "address_block": "/confreg_0/S00_AXI/S00_AXI_reg",
                "offset": "0x1F700000",
                "range": "64K"
              },
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x00000000",
                "range": "128M"
              },
              "SEG_nt35510_apb_adapter_0_Ctrl": {
                "address_block": "/nt35510_apb_adapter_0/APB/Ctrl",
                "offset": "0x1F600000",
                "range": "64K"
              },
              "SEG_usbh_host_0_reg0": {
                "address_block": "/usbh_host_0/cfg/reg0",
                "offset": "0x1E000000",
                "range": "4K"
              }
            }
          }
        }
      }
    }
  }
}