@W: MT530 :"c:\users\yh\desktop\rs422\rs4221107\hdl\single_recive.vhd":69:1:69:2|Found inferred clock single_recive|sys_clk which controls 26 sequential elements including data_recive[7:0]. This clock has no specified timing constraint which may adversely impact design performance. 
