// Seed: 1391969271
module module_0;
  wor id_1;
  assign id_2 = -1;
  assign module_2.type_0 = 0;
  supply1 id_3;
  assign id_1 = id_1;
  assign id_2 = 1;
  assign module_3.type_5 = 0;
  assign id_1 = id_2;
  wire id_4;
  always_latch id_3 = -1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  initial id_2 <= "";
  assign id_2 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri id_0
);
  module_0 modCall_1 ();
endmodule
module module_3 (
    input uwire id_0,
    input supply0 id_1,
    output tri id_2,
    output tri id_3,
    input supply0 id_4,
    input wire id_5,
    input supply0 id_6,
    input supply0 id_7,
    output wire id_8,
    input wor id_9,
    output tri id_10,
    output tri1 id_11,
    input wand id_12
);
  assign id_2 = 1;
  assign id_8 = id_5;
  wire id_14;
  wire id_15, id_16;
  module_0 modCall_1 ();
  assign id_2 = id_7;
endmodule
