// File: exer1207d.pepcpu
// Computer Systems, Fourth Edition
// Exercise 12.7(d)
// STBYTEA there,x
// RTL: byteOprnd <- A<8..15>
// Indexed addressing: Oprnd = Mem[OprndSpec + X]
// Shortest known implementation: 6 cycles

UnitPre: IR=0xF500FF, X=0x0005, A=0x00AB
UnitPre: N=1, Z=0, V=1, C=0, T1=0x0A // T1 stores NZVC=1010 in von Neumann step
UnitPost: Mem[0x0104]=0xAB, N=1, Z=0, V=1, C=0

