ncverilog(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on Apr 14, 2024 at 00:09:15 CST
ncverilog
	/home/YuChengWang/STAR/sim/softmax_tb.sv
	/home/YuChengWang/STAR/src/def.sv
	/home/YuChengWang/STAR/src/STAR.sv
	+incdir+/home/YuChengWang/STAR/src
	+nc64bit
	+access+r
	+define+FSDB_FILE="STAR.fsdb"
Recompiling... reason: file '../sim/softmax_tb.sv' is newer than expected.
	expected: Sat Apr 13 23:24:33 2024
	actual:   Sun Apr 14 00:09:14 2024
file: /home/YuChengWang/STAR/sim/softmax_tb.sv
	module worklib.softmax_tb:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
   STAR u_STAR(   .clk(clk),
             |
ncelab: *W,CUVWSP (../sim/softmax_tb.sv,44|13): 1 output port was not connected:
ncelab: (../src/STAR.sv,23): o_sum_MV

ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
                  .i_sub_MV(i_sub_MV),
                                   |
ncelab: *W,CUVMPW (../sim/softmax_tb.sv,55|35): port sizes differ in port connection (64/16).
                  .o_sub_MV(o_sub_MV),
                                   |
ncelab: *W,CUVMPW (../sim/softmax_tb.sv,59|35): port sizes differ in port connection (64/16).
                     .sub_MV(i_sub_MV),
                                    |
ncelab: *W,CUVMPW (../sim/softmax_tb.sv,73|36): port sizes differ in port connection (64/16).
                     .sub_MV(o_sub_MV),
                                    |
ncelab: *W,CUVMPW (../sim/softmax_tb.sv,79|36): port sizes differ in port connection (64/16).
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.softmax_tb:sv <0x7a0b804c>
			streams:  36, words: 21964
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  5       5
		Registers:               73      73
		Scalar wires:            24       -
		Vectored wires:          31       -
		Always blocks:           23      23
		Initial blocks:          16      16
		Cont. assignments:        8      16
		Pseudo assignments:      19      19
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.softmax_tb:sv
Loading snapshot worklib.softmax_tb:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_Q-2020.03, Linux x86_64/64bit, 02/09/2020
(C) 1996 - 2020 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'STAR.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
==> The input size is :         256
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

The total cycle take is                 1602
-----------------------------------------------------

Congratulations! All data have been generated successfully!

-------------------------PASS------------------------

Simulation complete via $finish(1) at time 19248 NS + 0
../sim/softmax_tb.sv:204       #(`CYCLE/2); $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s084: Exiting on Apr 14, 2024 at 00:09:16 CST  (total: 00:00:01)
