

================================================================
== Vitis HLS Report for 'bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1'
================================================================
* Date:           Thu Feb 26 20:47:23 2026

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        mnist_mlp_bgn
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |      Pipeline     |
    |   min   |   max   |    min   |    max   | min | max |        Type       |
    +---------+---------+----------+----------+-----+-----+-------------------+
    |    16017|    16017|  0.160 ms|  0.160 ms|    0|    0|  loop pipeline stp|
    +---------+---------+----------+----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- LAYER1_VITIS_LOOP_46_1  |    16015|    16015|        17|          1|          1|  16000|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|    508|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |       34|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       0|     81|    -|
|Register         |        -|    -|    1808|    768|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       34|    2|    1808|   1357|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       12|   ~0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_10ns_5ns_5ns_14_4_1_U1  |mac_muladd_10ns_5ns_5ns_14_4_1  |  i0 + i1 * i2|
    |mac_muladd_11s_5ns_13s_16_4_1_U2   |mac_muladd_11s_5ns_13s_16_4_1   |  i0 * i1 + i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    +--------------+-------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |    Memory    |                                  Module                                 | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------------+-------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |bn_offset_U   |bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_bn_offset_ROM_1P_BRAM_1R   |        1|  0|   0|    0|    640|   13|     1|         8320|
    |bn_scale_U    |bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_bn_scale_ROM_1P_BRAM_1R    |        1|  0|   0|    0|    640|    5|     1|         3200|
    |weights_l1_U  |bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1_weights_l1_ROM_1P_BRAM_1R  |       32|  0|   0|    0|  16000|   32|     1|       512000|
    +--------------+-------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total         |                                                                         |       34|  0|   0|    0|  17280|   50|     3|       523520|
    +--------------+-------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln17_10_fu_755_p2      |         +|   0|  0|   6|           4|           1|
    |add_ln17_11_fu_768_p2      |         +|   0|  0|   6|           4|           1|
    |add_ln17_12_fu_779_p2      |         +|   0|  0|   6|           4|           1|
    |add_ln17_13_fu_796_p2      |         +|   0|  0|   7|           5|           1|
    |add_ln17_14_fu_809_p2      |         +|   0|  0|   7|           5|           1|
    |add_ln17_15_fu_820_p2      |         +|   0|  0|   7|           5|           1|
    |add_ln17_16_fu_833_p2      |         +|   0|  0|   7|           5|           1|
    |add_ln17_17_fu_846_p2      |         +|   0|  0|   7|           5|           1|
    |add_ln17_18_fu_859_p2      |         +|   0|  0|   7|           5|           1|
    |add_ln17_19_fu_870_p2      |         +|   0|  0|   7|           5|           1|
    |add_ln17_1_fu_420_p2       |         +|   0|  0|   4|           3|           1|
    |add_ln17_20_fu_883_p2      |         +|   0|  0|   7|           5|           1|
    |add_ln17_21_fu_896_p2      |         +|   0|  0|   7|           5|           1|
    |add_ln17_22_fu_907_p2      |         +|   0|  0|   7|           5|           1|
    |add_ln17_23_fu_920_p2      |         +|   0|  0|   7|           5|           1|
    |add_ln17_24_fu_933_p2      |         +|   0|  0|   7|           5|           1|
    |add_ln17_25_fu_952_p2      |         +|   0|  0|   7|           5|           1|
    |add_ln17_26_fu_963_p2      |         +|   0|  0|   7|           5|           1|
    |add_ln17_27_fu_976_p2      |         +|   0|  0|   7|           5|           1|
    |add_ln17_28_fu_999_p2      |         +|   0|  0|   7|           5|           1|
    |add_ln17_29_fu_1021_p2     |         +|   0|  0|   6|           6|           1|
    |add_ln17_2_fu_442_p2       |         +|   0|  0|   4|           3|           1|
    |add_ln17_3_fu_464_p2       |         +|   0|  0|   4|           3|           1|
    |add_ln17_4_fu_675_p2       |         +|   0|  0|   4|           3|           1|
    |add_ln17_5_fu_692_p2       |         +|   0|  0|   6|           4|           1|
    |add_ln17_6_fu_705_p2       |         +|   0|  0|   6|           4|           1|
    |add_ln17_7_fu_718_p2       |         +|   0|  0|   6|           4|           1|
    |add_ln17_8_fu_729_p2       |         +|   0|  0|   6|           4|           1|
    |add_ln17_9_fu_742_p2       |         +|   0|  0|   6|           4|           1|
    |add_ln17_fu_394_p2         |         +|   0|  0|   3|           2|           1|
    |add_ln41_1_fu_287_p2       |         +|   0|  0|  10|          10|           1|
    |add_ln41_fu_261_p2         |         +|   0|  0|  14|          14|           1|
    |add_ln46_fu_305_p2         |         +|   0|  0|   7|           5|           1|
    |bipolar_val_fu_1053_p2     |         +|   0|  0|  11|          11|          11|
    |popcount_acc_1_fu_1039_p2  |         +|   0|  0|  10|          10|          10|
    |icmp_ln41_fu_255_p2        |      icmp|   0|  0|  14|          14|          10|
    |icmp_ln46_1_fu_311_p2      |      icmp|   0|  0|   7|           5|           4|
    |icmp_ln46_fu_273_p2        |      icmp|   0|  0|   7|           5|           4|
    |icmp_ln66_fu_1093_p2       |      icmp|   0|  0|   8|           8|           1|
    |select_ln17_10_fu_735_p3   |    select|   0|  0|   4|           1|           4|
    |select_ln17_11_fu_748_p3   |    select|   0|  0|   4|           1|           4|
    |select_ln17_12_fu_761_p3   |    select|   0|  0|   4|           1|           4|
    |select_ln17_13_fu_773_p3   |    select|   0|  0|   4|           1|           4|
    |select_ln17_14_fu_785_p3   |    select|   0|  0|   4|           1|           4|
    |select_ln17_15_fu_802_p3   |    select|   0|  0|   5|           1|           5|
    |select_ln17_16_fu_815_p3   |    select|   0|  0|   5|           1|           5|
    |select_ln17_17_fu_826_p3   |    select|   0|  0|   5|           1|           5|
    |select_ln17_18_fu_839_p3   |    select|   0|  0|   5|           1|           5|
    |select_ln17_19_fu_852_p3   |    select|   0|  0|   5|           1|           5|
    |select_ln17_1_fu_378_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln17_20_fu_864_p3   |    select|   0|  0|   5|           1|           5|
    |select_ln17_21_fu_876_p3   |    select|   0|  0|   5|           1|           5|
    |select_ln17_22_fu_889_p3   |    select|   0|  0|   5|           1|           5|
    |select_ln17_23_fu_902_p3   |    select|   0|  0|   5|           1|           5|
    |select_ln17_24_fu_913_p3   |    select|   0|  0|   5|           1|           5|
    |select_ln17_25_fu_926_p3   |    select|   0|  0|   5|           1|           5|
    |select_ln17_26_fu_939_p3   |    select|   0|  0|   5|           1|           5|
    |select_ln17_27_fu_957_p3   |    select|   0|  0|   5|           1|           5|
    |select_ln17_28_fu_969_p3   |    select|   0|  0|   5|           1|           5|
    |select_ln17_29_fu_982_p3   |    select|   0|  0|   5|           1|           5|
    |select_ln17_2_fu_400_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln17_30_fu_1004_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln17_31_fu_1027_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln17_3_fu_426_p3    |    select|   0|  0|   3|           1|           3|
    |select_ln17_4_fu_448_p3    |    select|   0|  0|   3|           1|           3|
    |select_ln17_5_fu_670_p3    |    select|   0|  0|   3|           1|           3|
    |select_ln17_6_fu_681_p3    |    select|   0|  0|   3|           1|           3|
    |select_ln17_7_fu_698_p3    |    select|   0|  0|   4|           1|           4|
    |select_ln17_8_fu_711_p3    |    select|   0|  0|   4|           1|           4|
    |select_ln17_9_fu_724_p3    |    select|   0|  0|   4|           1|           4|
    |select_ln17_fu_366_p3      |    select|   0|  0|   3|           1|           3|
    |select_ln41_1_fu_992_p3    |    select|   0|  0|  10|           1|           1|
    |select_ln41_2_fu_293_p3    |    select|   0|  0|  10|           1|          10|
    |select_ln41_fu_279_p3      |    select|   0|  0|   5|           1|           1|
    |select_ln66_fu_1099_p3     |    select|   0|  0|   7|           1|           7|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xnor_res_fu_349_p2         |       xor|   0|  0|  32|          32|          32|
    |xor_ln51_fu_343_p2         |       xor|   0|  0|  32|          32|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 508|         315|         265|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|   10|         20|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_j_load               |   9|          2|    5|         10|
    |i_fu_160                              |   9|          2|   10|         20|
    |indvar_flatten_fu_164                 |   9|          2|   14|         28|
    |j_fu_156                              |   9|          2|    5|         10|
    |popcount_acc_fu_152                   |   9|          2|   10|         20|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  81|         18|   70|        140|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |add_ln17_14_reg_1370                    |   5|   0|    5|          0|
    |add_ln17_21_reg_1386                    |   5|   0|    5|          0|
    |add_ln17_3_reg_1219                     |   3|   0|    3|          0|
    |add_ln17_7_reg_1354                     |   4|   0|    4|          0|
    |ap_CS_fsm                               |   1|   0|    1|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg        |   1|   0|    1|          0|
    |bn_offset_load_reg_1428                 |  13|   0|   13|          0|
    |bn_offset_load_reg_1428_pp0_iter14_reg  |  13|   0|   13|          0|
    |hidden_out_addr_reg_1413                |  10|   0|   10|          0|
    |i_fu_160                                |  10|   0|   10|          0|
    |icmp_ln46_1_reg_1180                    |   1|   0|    1|          0|
    |icmp_ln46_reg_1159                      |   1|   0|    1|          0|
    |indvar_flatten_fu_164                   |  14|   0|   14|          0|
    |j_fu_156                                |   5|   0|    5|          0|
    |popcount_acc_fu_152                     |  10|   0|   10|          0|
    |select_ln17_12_reg_1359                 |   4|   0|    4|          0|
    |select_ln17_15_reg_1365                 |   5|   0|    5|          0|
    |select_ln17_19_reg_1375                 |   5|   0|    5|          0|
    |select_ln17_22_reg_1381                 |   5|   0|    5|          0|
    |select_ln17_26_reg_1391                 |   5|   0|    5|          0|
    |select_ln17_29_reg_1397                 |   5|   0|    5|          0|
    |select_ln17_4_reg_1209                  |   3|   0|    3|          0|
    |select_ln17_8_reg_1349                  |   4|   0|    4|          0|
    |select_ln41_2_reg_1170                  |  10|   0|   10|          0|
    |select_ln41_reg_1164                    |   5|   0|    5|          0|
    |tmp_10_reg_1249                         |   1|   0|    1|          0|
    |tmp_10_reg_1249_pp0_iter6_reg           |   1|   0|    1|          0|
    |tmp_11_reg_1254                         |   1|   0|    1|          0|
    |tmp_11_reg_1254_pp0_iter6_reg           |   1|   0|    1|          0|
    |tmp_12_reg_1259                         |   1|   0|    1|          0|
    |tmp_13_reg_1264                         |   1|   0|    1|          0|
    |tmp_14_reg_1269                         |   1|   0|    1|          0|
    |tmp_15_reg_1274                         |   1|   0|    1|          0|
    |tmp_16_reg_1279                         |   1|   0|    1|          0|
    |tmp_17_reg_1284                         |   1|   0|    1|          0|
    |tmp_18_reg_1289                         |   1|   0|    1|          0|
    |tmp_19_reg_1294                         |   1|   0|    1|          0|
    |tmp_20_reg_1299                         |   1|   0|    1|          0|
    |tmp_21_reg_1304                         |   1|   0|    1|          0|
    |tmp_22_reg_1309                         |   1|   0|    1|          0|
    |tmp_23_reg_1314                         |   1|   0|    1|          0|
    |tmp_24_reg_1319                         |   1|   0|    1|          0|
    |tmp_25_reg_1324                         |   1|   0|    1|          0|
    |tmp_26_reg_1329                         |   1|   0|    1|          0|
    |tmp_27_reg_1334                         |   1|   0|    1|          0|
    |tmp_28_reg_1339                         |   1|   0|    1|          0|
    |tmp_29_reg_1344                         |   1|   0|    1|          0|
    |tmp_4_reg_1214                          |   1|   0|    1|          0|
    |tmp_5_reg_1224                          |   1|   0|    1|          0|
    |tmp_6_reg_1229                          |   1|   0|    1|          0|
    |tmp_7_reg_1234                          |   1|   0|    1|          0|
    |tmp_8_reg_1239                          |   1|   0|    1|          0|
    |tmp_8_reg_1239_pp0_iter6_reg            |   1|   0|    1|          0|
    |tmp_9_reg_1244                          |   1|   0|    1|          0|
    |tmp_9_reg_1244_pp0_iter6_reg            |   1|   0|    1|          0|
    |w_reg_1194                              |  32|   0|   32|          0|
    |xnor_res_reg_1204                       |  32|   0|   32|          0|
    |hidden_out_addr_reg_1413                |  64|  32|   10|          0|
    |icmp_ln46_1_reg_1180                    |  64|  32|    1|          0|
    |icmp_ln46_reg_1159                      |  64|  32|    1|          0|
    |select_ln41_2_reg_1170                  |  64|  32|   10|          0|
    |select_ln41_reg_1164                    |  64|  32|    5|          0|
    |tmp_12_reg_1259                         |  64|  32|    1|          0|
    |tmp_13_reg_1264                         |  64|  32|    1|          0|
    |tmp_14_reg_1269                         |  64|  32|    1|          0|
    |tmp_15_reg_1274                         |  64|  32|    1|          0|
    |tmp_16_reg_1279                         |  64|  32|    1|          0|
    |tmp_17_reg_1284                         |  64|  32|    1|          0|
    |tmp_18_reg_1289                         |  64|  32|    1|          0|
    |tmp_19_reg_1294                         |  64|  32|    1|          0|
    |tmp_20_reg_1299                         |  64|  32|    1|          0|
    |tmp_21_reg_1304                         |  64|  32|    1|          0|
    |tmp_22_reg_1309                         |  64|  32|    1|          0|
    |tmp_23_reg_1314                         |  64|  32|    1|          0|
    |tmp_24_reg_1319                         |  64|  32|    1|          0|
    |tmp_25_reg_1324                         |  64|  32|    1|          0|
    |tmp_26_reg_1329                         |  64|  32|    1|          0|
    |tmp_27_reg_1334                         |  64|  32|    1|          0|
    |tmp_28_reg_1339                         |  64|  32|    1|          0|
    |tmp_29_reg_1344                         |  64|  32|    1|          0|
    |xnor_res_reg_1204                       |  64|  32|   32|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |1808| 768|  349|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+---------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER1_VITIS_LOOP_46_1|  return value|
|input_img_address0   |  out|    5|   ap_memory|                                      input_img|         array|
|input_img_ce0        |  out|    1|   ap_memory|                                      input_img|         array|
|input_img_q0         |   in|   32|   ap_memory|                                      input_img|         array|
|hidden_out_address0  |  out|   10|   ap_memory|                                     hidden_out|         array|
|hidden_out_ce0       |  out|    1|   ap_memory|                                     hidden_out|         array|
|hidden_out_we0       |  out|    1|   ap_memory|                                     hidden_out|         array|
|hidden_out_d0        |  out|    7|   ap_memory|                                     hidden_out|         array|
+---------------------+-----+-----+------------+-----------------------------------------------+--------------+

