INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/Atfox_exTensible_Interface/Atfox_exTensible_Interface.srcs/sources_1/new/Atfox_exTensible_Interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Atfox_exTensible_Interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Dual_core_mcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_core_mcu
INFO: [VRFC 10-2458] undeclared symbol I2C_enable, assumed default net type wire [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Dual_core_mcu.v:369]
INFO: [VRFC 10-2458] undeclared symbol SPI_enable, assumed default net type wire [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Dual_core_mcu.v:370]
INFO: [VRFC 10-2458] undeclared symbol SPI_config_register, assumed default net type wire [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Dual_core_mcu.v:376]
INFO: [VRFC 10-2458] undeclared symbol I2C_config_register, assumed default net type wire [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Dual_core_mcu.v:377]
INFO: [VRFC 10-2458] undeclared symbol interrupt_enable_1, assumed default net type wire [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Dual_core_mcu.v:935]
INFO: [VRFC 10-2458] undeclared symbol RX_available_2, assumed default net type wire [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Dual_core_mcu.v:1109]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/GPIO_module/GPIO_module.srcs/sources_1/new/GPIO_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/LIFO_module/LIFO_module.srcs/sources_1/new/LIFO_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_lifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Multi_processor_manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_processor_manager
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2458] undeclared symbol send_debug_clk, assumed default net type wire [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Processor.v:402]
INFO: [VRFC 10-2458] undeclared symbol amount_snd_byte_debug, assumed default net type wire [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Processor.v:403]
INFO: [VRFC 10-2458] undeclared symbol data_snd_debug, assumed default net type wire [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Processor.v:404]
INFO: [VRFC 10-2458] undeclared symbol protocol_address_mapping, assumed default net type wire [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Processor.v:998]
INFO: [VRFC 10-2458] undeclared symbol data_snd_protocol_per, assumed default net type wire [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Processor.v:999]
INFO: [VRFC 10-2458] undeclared symbol send_protocol_clk, assumed default net type wire [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Processor.v:1000]
INFO: [VRFC 10-2458] undeclared symbol receive_protocol_clk, assumed default net type wire [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Processor.v:1001]
INFO: [VRFC 10-2458] undeclared symbol amount_snd_byte_protocol, assumed default net type wire [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Processor.v:1002]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/RX_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RX_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/TX_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2458] undeclared symbol alu_enable_seq_sync_wire, assumed default net type wire [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/alu.sv:178]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/baudrate_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baudrate_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/external_INT_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module external_INT_handler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/interrupt_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Interrupt_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/ram_pm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_pm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/registers_management.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_management
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/fifo_sync/fifo_sync.srcs/sources_1/new/sync_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2458] undeclared symbol wr_req_clk, assumed default net type wire [L:/Projects/fifo_sync/fifo_sync.srcs/sources_1/new/sync_fifo.sv:80]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/timer_INT_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_INT_handler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/uart_peripheral.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_peripheral
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Dual_core_Microcontroller_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_core_mcu_tb
