/*
* Copyright (c) 2019-2025 Allwinner Technology Co., Ltd. ALL rights reserved.
*
* Allwinner is a trademark of Allwinner Technology Co.,Ltd., registered in
* the the People's Republic of China and other countries.
* All Allwinner Technology Co.,Ltd. trademarks are used with permission.
*
* DISCLAIMER
* THIRD PARTY LICENCES MAY BE REQUIRED TO IMPLEMENT THE SOLUTION/PRODUCT.
* IF YOU NEED TO INTEGRATE THIRD PARTY’S TECHNOLOGY (SONY, DTS, DOLBY, AVS OR MPEGLA, ETC.)
* IN ALLWINNERS’SDK OR PRODUCTS, YOU SHALL BE SOLELY RESPONSIBLE TO OBTAIN
* ALL APPROPRIATELY REQUIRED THIRD PARTY LICENCES.
* ALLWINNER SHALL HAVE NO WARRANTY, INDEMNITY OR OTHER OBLIGATIONS WITH RESPECT TO MATTERS
* COVERED UNDER ANY REQUIRED THIRD PARTY LICENSE.
* YOU ARE SOLELY RESPONSIBLE FOR YOUR USAGE OF THIRD PARTY’S TECHNOLOGY.
*
*
* THIS SOFTWARE IS PROVIDED BY ALLWINNER"AS IS" AND TO THE MAXIMUM EXTENT
* PERMITTED BY LAW, ALLWINNER EXPRESSLY DISCLAIMS ALL WARRANTIES OF ANY KIND,
* WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING WITHOUT LIMITATION REGARDING
* THE TITLE, NON-INFRINGEMENT, ACCURACY, CONDITION, COMPLETENESS, PERFORMANCE
* OR MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
* IN NO EVENT SHALL ALLWINNER BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
* LOSS OF USE, DATA, OR PROFITS, OR BUSINESS INTERRUPTION)
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
* STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED
* OF THE POSSIBILITY OF SUCH DAMAGE.
*/

#ifndef __COMMON_GPADC_I_H__
#define __COMMON_GPADC_I_H__

#ifdef __cplusplus
extern "C" {
#endif

/* GPADC register offset */
#define GP_SR_REG       (0x00) /* Sample Rate config register */
#define GP_CTRL_REG     (0x04) /* control register */
#define GP_CS_EN_REG        (0x08) /* compare and select enable register */
#define GP_FIFO_INTC_REG    (0x0c) /* FIFO interrupt config register */
#define GP_FIFO_INTS_REG    (0x10) /* FIFO interrupt status register */
#define GP_FIFO_DATA_REG    (0X14) /* FIFO data register */
#define GP_CB_DATA_REG      (0X18) /* calibration data register */
#define GP_DATAL_INTC_REG   (0x20)
#define GP_DATAH_INTC_REG   (0x24)
#define GP_DATA_INTC_REG    (0x28)
#define GP_DATAL_INTS_REG   (0x30)
#define GP_DATAH_INTS_REG   (0x34)
#define GP_DATA_INTS_REG    (0x38)
#define GP_CH0_CMP_DATA_REG (0x40) /* channal 0 compare data register */
#define GP_CH1_CMP_DATA_REG (0x44) /* channal 1 compare data register */
#define GP_CH2_CMP_DATA_REG (0x48) /* channal 2 compare data register */
#define GP_CH3_CMP_DATA_REG (0x4c) /* channal 3 compare data register */
#define GP_CH4_CMP_DATA_REG (0x50) /* channal 4 compare data register */
#define GP_CH5_CMP_DATA_REG (0x54) /* channal 5 compare data register */
#define GP_CH6_CMP_DATA_REG (0x58) /* channal 6 compare data register */
#define GP_CH7_CMP_DATA_REG (0x5c) /* channal 7 compare data register */
#define GP_CH8_CMP_DATA_REG (0x60) /* channal 8 compare data register */
#define GP_CH9_CMP_DATA_REG (0x64) /* channal 9 compare data register */
#define GP_CHA_CMP_DATA_REG (0x68) /* channal 10 compare data register */
#define GP_CHB_CMP_DATA_REG (0x6c) /* channal 11 compare data register */
#define GP_CHC_CMP_DATA_REG (0x70) /* channal 12 compare data register */
#define GP_CHD_CMP_DATA_REG (0x74) /* channal 13 compare data register */
#define GP_CHE_CMP_DATA_REG (0x78) /* channal 14 compare data register */
#define GP_CH0_DATA_REG     (0x80) /* channal 0 data register */
#define GP_CH1_DATA_REG     (0x84) /* channal 1 data register */
#define GP_CH2_DATA_REG     (0x88) /* channal 2 data register */
#define GP_CH3_DATA_REG     (0x8c) /* channal 3 data register */
#define GP_CH4_DATA_REG     (0x90) /* channal 4 data register */
#define GP_CH5_DATA_REG     (0x94) /* channal 5 data register */
#define GP_CH6_DATA_REG     (0x98) /* channal 6 data register */
#define GP_CH7_DATA_REG     (0x9c) /* channal 7 data register */
#define GP_CH8_DATA_REG     (0xa0) /* channal 8 data register */
#define GP_CH9_DATA_REG     (0xa4) /* channal 9 data register */
#define GP_CHA_DATA_REG     (0xa8) /* channal 10 data register */
#define GP_CHB_DATA_REG     (0xac) /* channal 11 data register */
#define GP_CHC_DATA_REG     (0xb0) /* channal 12 data register */
#define GP_CHD_DATA_REG     (0xb4) /* channal 13 data register */
#define GP_CHE_DATA_REG     (0xb8) /* channal 14 data register */

/*
 * GP_SR_REG default value: 0x01df_002f 50KHZ
 * sample_rate = clk_in/(n+1) = 24MHZ/(0x1df + 1) = 50KHZ
 */
#define GP_SR_CON       (0xffff << 16)
#define GP_SR_TACQ      (0xffff << 0)

/* GP_CTRL_REG default value:0x0000_0000 */
#define GP_FIRST_CONCERT_DLY    (0xff<<24) /* delay time of the first time */
#define GP_CALI_EN		(1 << 17) /* enable calibration */
#define GP_ADC_EN		(1 << 16) /* GPADC function enable */
#define GP_LP_TEMPSENTS		(1 << 7)
#define GP_EN_TEMPSENS		(1 << 6)
#define GP_VBAT_DET_EN		(1 << 5)
#define GP_LP_EN		(1 << 4)
#define GP_VREF_MODE_SEL	(7 << 1)
#define GP_ADC_LDO_EN		(1 << 0)

/*
 * 00:single conversion mode
 * 01:single-cycle conversion mode
 * 10:continuous mode, 11:burst mode
 */
#define GP_MODE_SELECT      (3 << 18)

/* 0:disable, 1:enable */
#define GP_CH7_CMP_EN       (1 << 23)
#define GP_CH6_CMP_EN       (1 << 22)
#define GP_CH5_CMP_EN       (1 << 21)
#define GP_CH4_CMP_EN       (1 << 20)
#define GP_CH3_CMP_EN       (1 << 19)
#define GP_CH2_CMP_EN       (1 << 18)
#define GP_CH1_CMP_EN       (1 << 17)
#define GP_CH0_CMP_EN       (1 << 16)
#define GP_CH7_SELECT       (1 << 7)
#define GP_CH6_SELECT       (1 << 6)
#define GP_CH5_SELECT       (1 << 5)
#define GP_CH4_SELECT       (1 << 4)
#define GP_CH3_SELECT       (1 << 3)
#define GP_CH2_SELECT       (1 << 2)
#define GP_CH1_SELECT       (1 << 1)
#define GP_CH0_SELECT       (1 << 0)

/*
 * GP_FIFO_INTC_REG default value: 0x0000_0f00
 * 0:disable, 1:enable
 */
#define FIFO_OVER_IRQ_EN    (1 << 17) /* fifo over run irq enable */
#define FIFO_DATA_IRQ_EN    (1 << 16) /* fifo data irq enable */

/* write 1 to flush TX FIFO, self clear to 0 */
#define FIFO_FLUSH      (1 << 4)

/*
 * GP_FIFO_INTS_REG default value: 0x0000_0000
 * 0:no pending irq, 1: over pending, need write 1 to clear flag
 */
#define FIFO_OVER_PEND      (1 << 17) /* fifo over pending flag */
#define FIFO_DATA_PEND      (1 << 16) /* fifo data pending flag */
#define FIFO_CNT        (0x3f << 8) /* the data count in fifo */

/* GP_FIFO_DATA_REG default value: 0x0000_0000 */
#define GP_FIFO_DATA        (0xfff << 0) /* GPADC data in fifo */

/* GP_CB_DATA_REG default value: 0x0000_0000 */
#define GP_CB_DATA      (0xfff << 0) /* GPADC calibration data */

/* GP_INTC_REG default value: 0x0000_0000 */
#define GP_CH7_LOW_IRQ_EN   (1 << 7) /* 0:disable, 1:enable */
#define GP_CH6_LOW_IRQ_EN   (1 << 6)
#define GP_CH5_LOW_IRQ_EN   (1 << 5)
#define GP_CH4_LOW_IRQ_EN   (1 << 4)
#define GP_CH3_LOW_IRQ_EN   (1 << 3)
#define GP_CH2_LOW_IRQ_EN   (1 << 2)
#define GP_CH1_LOW_IRQ_EN   (1 << 1)
#define GP_CH0_LOW_IRQ_EN   (1 << 0)
#define GP_CH7_HIG_IRQ_EN   (1 << 7)
#define GP_CH6_HIG_IRQ_EN   (1 << 6)
#define GP_CH5_HIG_IRQ_EN   (1 << 5)
#define GP_CH4_HIG_IRQ_EN   (1 << 4)
#define GP_CH3_HIG_IRQ_EN   (1 << 3)
#define GP_CH2_HIG_IRQ_EN   (1 << 2)
#define GP_CH1_HIG_IRQ_EN   (1 << 1)
#define GP_CH0_HIG_IRQ_EN   (1 << 0)
#define GP_CH7_DATA_IRQ_EN  (1 << 7)
#define GP_CH6_DATA_IRQ_EN  (1 << 6)
#define GP_CH5_DATA_IRQ_EN  (1 << 5)
#define GP_CH4_DATA_IRQ_EN  (1 << 4)
#define GP_CH3_DATA_IRQ_EN  (1 << 3)
#define GP_CH2_DATA_IRQ_EN  (1 << 2)
#define GP_CH1_DATA_IRQ_EN  (1 << 1)
#define GP_CH0_DATA_IRQ_EN  (1 << 0)

/* GP_INTS_REG default value: 0x0000_0000 */
#define GP_CH7_LOW      (1 << 7) /* 0:no pending, 1:pending */
#define GP_CH6_LOW      (1 << 6)
#define GP_CH5_LOW      (1 << 5)
#define GP_CH4_LOW      (1 << 4)
#define GP_CH3_LOW      (1 << 3)
#define GP_CH2_LOW      (1 << 2)
#define GP_CH1_LOW      (1 << 1)
#define GP_CH0_LOW      (1 << 0)
#define GP_CH7_HIG      (1 << 7)
#define GP_CH6_HIG      (1 << 6)
#define GP_CH5_HIG      (1 << 5)
#define GP_CH4_HIG      (1 << 4)
#define GP_CH3_HIG      (1 << 3)
#define GP_CH2_HIG      (1 << 2)
#define GP_CH1_HIG      (1 << 1)
#define GP_CH0_HIG      (1 << 0)
#define GP_CH7_DATA     (1 << 7)
#define GP_CH6_DATA     (1 << 6)
#define GP_CH5_DATA     (1 << 5)
#define GP_CH4_DATA     (1 << 4)
#define GP_CH3_DATA     (1 << 3)
#define GP_CH2_DATA     (1 << 2)
#define GP_CH1_DATA     (1 << 1)
#define GP_CH0_DATA     (1 << 0)

/* GP_CH0_CMP_DATA_REG default value 0x0bff_0400 */
#define GP_CH0_CMP_HIG_DATA     (0xfff << 16)
#define GP_CH0_CMP_LOW_DATA     (0xfff << 0)
/* GP_CH1_CMP_DATA_REG default value 0x0bff_0400 */
#define GP_CH1_CMP_HIG_DATA     (0xfff << 16)
#define GP_CH1_CMP_LOW_DATA     (0xfff << 0)
/* GP_CH2_CMP_DATA_REG default value 0x0bff_0400 */
#define GP_CH2_CMP_HIG_DATA     (0xfff << 16)
#define GP_CH2_CMP_LOW_DATA     (0xfff << 0)
/* GP_CH3_CMP_DATA_REG default value 0x0bff_0400 */
#define GP_CH3_CMP_HIG_DATA     (0xfff << 16)
#define GP_CH3_CMP_LOW_DATA     (0xfff << 0)
/* GP_CH4_CMP_DATA_REG default value 0x0bff_0400 */
#define GP_CH4_CMP_HIG_DATA     (0xfff << 16)
#define GP_CH4_CMP_LOW_DATA     (0xfff << 0)
/* GP_CH5_CMP_DATA_REG default value 0x0bff_0400 */
#define GP_CH5_CMP_HIG_DATA     (0xfff << 16)
#define GP_CH5_CMP_LOW_DATA     (0xfff << 0)
/* GP_CH6_CMP_DATA_REG default value 0x0bff_0400 */
#define GP_CH6_CMP_HIG_DATA     (0xfff << 16)
#define GP_CH6_CMP_LOW_DATA     (0xfff << 0)
/* GP_CH7_CMP_DATA_REG default value 0x0bff_0400 */
#define GP_CH7_CMP_HIG_DATA     (0xfff << 16)
#define GP_CH7_CMP_LOW_DATA     (0xfff << 0)

/* GP_CH0_DATA_REG default value:0x0000_0000 */
#define GP_CH_DATA_MASK		(0xfff << 0) /*data mask */

#define CHANNEL_0_SELECT        (0x01 << 0)
#define CHANNEL_1_SELECT        (0x01 << 1)
#define CHANNEL_2_SELECT        (0x01 << 2)
#define CHANNEL_3_SELECT        (0x01 << 3)
#define CHANNEL_4_SELECT        (0x01 << 4)
#define CHANNEL_5_SELECT        (0x01 << 5)
#define CHANNEL_6_SELECT        (0x01 << 6)
#define CHANNEL_7_SELECT        (0x01 << 7)
#define CHANNEL_8_SELECT        (0x01 << 8)
#define CHANNEL_A_SELECT        (0x01 << 9)
#define CHANNEL_B_SELECT        (0x01 << 0xa)
#define CHANNEL_C_SELECT        (0x01 << 0xb)
#define CHANNEL_D_SELECT        (0x01 << 0xc)
#define CHANNEL_E_SELECT        (0x01 << 0xd)
#if defined(CONFIG_ARCH_SUN20IW2)
#define CHANNEL_MAX_NUM         16
#define CHANNEL_NUM 16
#else
#define CHANNEL_MAX_NUM         8
#define CHANNEL_NUM 4
#endif
#ifdef __cplusplus
}
#endif
#endif /* __COMMON_GPADC_I_H__ */
