{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699555297297 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699555297297 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 09 21:41:37 2023 " "Processing started: Thu Nov 09 21:41:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699555297297 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699555297297 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 3_lab -c 3_lab " "Command: quartus_map --read_settings_files=on --write_settings_files=off 3_lab -c 3_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699555297297 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699555297644 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699555297644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num2.sv 1 1 " "Found 1 design units, including 1 entities, in source file num2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 num2 " "Found entity 1: num2" {  } { { "num2.sv" "" { Text "E:/3 lab/num2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699555304677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699555304677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num1.sv 1 1 " "Found 1 design units, including 1 entities, in source file num1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 num1 " "Found entity 1: num1" {  } { { "num1.sv" "" { Text "E:/3 lab/num1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699555304679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699555304679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.sv 1 1 " "Found 1 design units, including 1 entities, in source file div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.sv" "" { Text "E:/3 lab/div.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699555304679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699555304679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg9.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg9.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg9 " "Found entity 1: reg9" {  } { { "reg9.sv" "" { Text "E:/3 lab/reg9.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699555304680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699555304680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "del_par.sv 1 1 " "Found 1 design units, including 1 entities, in source file del_par.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Del_par " "Found entity 1: Del_par" {  } { { "Del_par.sv" "" { Text "E:/3 lab/Del_par.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699555304681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699555304681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schet10.sv 1 1 " "Found 1 design units, including 1 entities, in source file schet10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 schet10 " "Found entity 1: schet10" {  } { { "schet10.sv" "" { Text "E:/3 lab/schet10.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699555304682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699555304682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "E:/3 lab/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699555304683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699555304683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schet10_par.sv 1 1 " "Found 1 design units, including 1 entities, in source file schet10_par.sv" { { "Info" "ISGN_ENTITY_NAME" "1 schet10_par " "Found entity 1: schet10_par" {  } { { "schet10_par.sv" "" { Text "E:/3 lab/schet10_par.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699555304683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699555304683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top2.sv 1 1 " "Found 1 design units, including 1 entities, in source file top2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top2 " "Found entity 1: top2" {  } { { "top2.sv" "" { Text "E:/3 lab/top2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699555304684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699555304684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "del_50_mgz.sv 1 1 " "Found 1 design units, including 1 entities, in source file del_50_mgz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Del_50_MGz " "Found entity 1: Del_50_MGz" {  } { { "Del_50_MGz.sv" "" { Text "E:/3 lab/Del_50_MGz.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699555304685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699555304685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_cir_par.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_cir_par.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_cir_par " "Found entity 1: reg_cir_par" {  } { { "reg_cir_par.sv" "" { Text "E:/3 lab/reg_cir_par.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699555304686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699555304686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 detector " "Found entity 1: detector" {  } { { "detector.sv" "" { Text "E:/3 lab/detector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699555304687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699555304687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sch_par.sv 1 1 " "Found 1 design units, including 1 entities, in source file sch_par.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sch_par " "Found entity 1: sch_par" {  } { { "sch_par.sv" "" { Text "E:/3 lab/sch_par.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699555304687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699555304687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg20.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg20 " "Found entity 1: reg20" {  } { { "reg20.sv" "" { Text "E:/3 lab/reg20.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699555304688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699555304688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwd.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pwd " "Found entity 1: pwd" {  } { { "pwd.sv" "" { Text "E:/3 lab/pwd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699555304689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699555304689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.sv 1 1 " "Found 1 design units, including 1 entities, in source file debounce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.sv" "" { Text "E:/3 lab/debounce.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699555304690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699555304690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bell.sv 1 1 " "Found 1 design units, including 1 entities, in source file bell.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bell " "Found entity 1: bell" {  } { { "bell.sv" "" { Text "E:/3 lab/bell.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699555304691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699555304691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "del_par2.sv 1 1 " "Found 1 design units, including 1 entities, in source file del_par2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Del_par2 " "Found entity 1: Del_par2" {  } { { "Del_par2.sv" "" { Text "E:/3 lab/Del_par2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699555304692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699555304692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_bell.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_bell.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_bell " "Found entity 1: FPGA_bell" {  } { { "FPGA_bell.sv" "" { Text "E:/3 lab/FPGA_bell.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699555304693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699555304693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_pwd.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_pwd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_pwd " "Found entity 1: FPGA_pwd" {  } { { "FPGA_pwd.sv" "" { Text "E:/3 lab/FPGA_pwd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699555304693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699555304693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_lab3_bell3.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_lab3_bell3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hw_lab3_bell3 " "Found entity 1: hw_lab3_bell3" {  } { { "hw_lab3_bell3.sv" "" { Text "E:/3 lab/hw_lab3_bell3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699555304694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699555304694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "del_par3.sv 1 1 " "Found 1 design units, including 1 entities, in source file del_par3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Del_par3 " "Found entity 1: Del_par3" {  } { { "Del_par3.sv" "" { Text "E:/3 lab/Del_par3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699555304695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699555304695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_fib.sv 1 1 " "Found 1 design units, including 1 entities, in source file lfsr_fib.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr_fib " "Found entity 1: lfsr_fib" {  } { { "lfsr_fib.sv" "" { Text "E:/3 lab/lfsr_fib.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699555304696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699555304696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_gal.sv 1 1 " "Found 1 design units, including 1 entities, in source file lfsr_gal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr_gal " "Found entity 1: lfsr_gal" {  } { { "lfsr_gal.sv" "" { Text "E:/3 lab/lfsr_gal.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699555304697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699555304697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/tb_lab3_9.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/tb_lab3_9.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_lab3_9 " "Found entity 1: tb_lab3_9" {  } { { "output_files/tb_lab3_9.sv" "" { Text "E:/3 lab/output_files/tb_lab3_9.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699555304698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699555304698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/tb_lab3_10.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/tb_lab3_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_lab3_10 " "Found entity 1: tb_lab3_10" {  } { { "output_files/tb_lab3_10.sv" "" { Text "E:/3 lab/output_files/tb_lab3_10.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699555304698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699555304698 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "outPRS tb_lab3_9.sv(5) " "Verilog HDL Implicit Net warning at tb_lab3_9.sv(5): created implicit net for \"outPRS\"" {  } { { "output_files/tb_lab3_9.sv" "" { Text "E:/3 lab/output_files/tb_lab3_9.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699555304700 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "outPRS tb_lab3_10.sv(5) " "Verilog HDL Implicit Net warning at tb_lab3_10.sv(5): created implicit net for \"outPRS\"" {  } { { "output_files/tb_lab3_10.sv" "" { Text "E:/3 lab/output_files/tb_lab3_10.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699555304700 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "num1 " "Elaborating entity \"num1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699555304741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div div:DUT1 " "Elaborating entity \"div\" for hierarchy \"div:DUT1\"" {  } { { "num1.sv" "DUT1" { Text "E:/3 lab/num1.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699555304746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div div:DUT2 " "Elaborating entity \"div\" for hierarchy \"div:DUT2\"" {  } { { "num1.sv" "DUT2" { Text "E:/3 lab/num1.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699555304748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div div:DUT3 " "Elaborating entity \"div\" for hierarchy \"div:DUT3\"" {  } { { "num1.sv" "DUT3" { Text "E:/3 lab/num1.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699555304749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div div:DUT4 " "Elaborating entity \"div\" for hierarchy \"div:DUT4\"" {  } { { "num1.sv" "DUT4" { Text "E:/3 lab/num1.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699555304750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div div:DUT5 " "Elaborating entity \"div\" for hierarchy \"div:DUT5\"" {  } { { "num1.sv" "DUT5" { Text "E:/3 lab/num1.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699555304751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div div:DUT6 " "Elaborating entity \"div\" for hierarchy \"div:DUT6\"" {  } { { "num1.sv" "DUT6" { Text "E:/3 lab/num1.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699555304752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div div:DUT7 " "Elaborating entity \"div\" for hierarchy \"div:DUT7\"" {  } { { "num1.sv" "DUT7" { Text "E:/3 lab/num1.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699555304753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div div:DUT8 " "Elaborating entity \"div\" for hierarchy \"div:DUT8\"" {  } { { "num1.sv" "DUT8" { Text "E:/3 lab/num1.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699555304754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div div:DUT9 " "Elaborating entity \"div\" for hierarchy \"div:DUT9\"" {  } { { "num1.sv" "DUT9" { Text "E:/3 lab/num1.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699555304755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div div:DUT10 " "Elaborating entity \"div\" for hierarchy \"div:DUT10\"" {  } { { "num1.sv" "DUT10" { Text "E:/3 lab/num1.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699555304757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div div:DUT11 " "Elaborating entity \"div\" for hierarchy \"div:DUT11\"" {  } { { "num1.sv" "DUT11" { Text "E:/3 lab/num1.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699555304758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div div:DUT12 " "Elaborating entity \"div\" for hierarchy \"div:DUT12\"" {  } { { "num1.sv" "DUT12" { Text "E:/3 lab/num1.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699555304759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div div:DUT13 " "Elaborating entity \"div\" for hierarchy \"div:DUT13\"" {  } { { "num1.sv" "DUT13" { Text "E:/3 lab/num1.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699555304759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div div:DUT14 " "Elaborating entity \"div\" for hierarchy \"div:DUT14\"" {  } { { "num1.sv" "DUT14" { Text "E:/3 lab/num1.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699555304760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div div:DUT15 " "Elaborating entity \"div\" for hierarchy \"div:DUT15\"" {  } { { "num1.sv" "DUT15" { Text "E:/3 lab/num1.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699555304761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div div:DUT16 " "Elaborating entity \"div\" for hierarchy \"div:DUT16\"" {  } { { "num1.sv" "DUT16" { Text "E:/3 lab/num1.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699555304762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div div:DUT17 " "Elaborating entity \"div\" for hierarchy \"div:DUT17\"" {  } { { "num1.sv" "DUT17" { Text "E:/3 lab/num1.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699555304762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div div:DUT18 " "Elaborating entity \"div\" for hierarchy \"div:DUT18\"" {  } { { "num1.sv" "DUT18" { Text "E:/3 lab/num1.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699555304763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div div:DUT19 " "Elaborating entity \"div\" for hierarchy \"div:DUT19\"" {  } { { "num1.sv" "DUT19" { Text "E:/3 lab/num1.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699555304764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div div:DUT20 " "Elaborating entity \"div\" for hierarchy \"div:DUT20\"" {  } { { "num1.sv" "DUT20" { Text "E:/3 lab/num1.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699555304765 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ctr\[0\]~0 " "Converted tri-state buffer \"ctr\[0\]~0\" feeding internal logic into a wire" {  } { { "num1.sv" "" { Text "E:/3 lab/num1.sv" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1699555304973 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ctr\[1\]~1 " "Converted tri-state buffer \"ctr\[1\]~1\" feeding internal logic into a wire" {  } { { "num1.sv" "" { Text "E:/3 lab/num1.sv" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1699555304973 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ctr\[2\]~2 " "Converted tri-state buffer \"ctr\[2\]~2\" feeding internal logic into a wire" {  } { { "num1.sv" "" { Text "E:/3 lab/num1.sv" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1699555304973 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ctr\[3\]~3 " "Converted tri-state buffer \"ctr\[3\]~3\" feeding internal logic into a wire" {  } { { "num1.sv" "" { Text "E:/3 lab/num1.sv" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1699555304973 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ctr\[4\]~4 " "Converted tri-state buffer \"ctr\[4\]~4\" feeding internal logic into a wire" {  } { { "num1.sv" "" { Text "E:/3 lab/num1.sv" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1699555304973 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ctr\[5\]~5 " "Converted tri-state buffer \"ctr\[5\]~5\" feeding internal logic into a wire" {  } { { "num1.sv" "" { Text "E:/3 lab/num1.sv" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1699555304973 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1699555304973 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699555305420 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699555305870 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699555306161 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699555306161 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "156 " "Implemented 156 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699555306328 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699555306328 ""} { "Info" "ICUT_CUT_TM_LCELLS" "151 " "Implemented 151 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699555306328 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699555306328 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699555306345 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 09 21:41:46 2023 " "Processing ended: Thu Nov 09 21:41:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699555306345 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699555306345 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699555306345 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699555306345 ""}
