

================================================================
== Vitis HLS Report for 'dft_Pipeline_VITIS_LOOP_39_3'
================================================================
* Date:           Sat Dec 14 18:45:09 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        dft_opt2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.202 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      261|      261|  2.610 us|  2.610 us|  261|  261|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_39_3  |      259|      259|         5|          1|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.41>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%freq_idx = alloca i32 1"   --->   Operation 8 'alloca' 'freq_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_output, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_output, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %freq_idx"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc49"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%freq_idx_1 = load i9 %freq_idx" [dft.cpp:39]   --->   Operation 13 'load' 'freq_idx_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.66ns)   --->   "%icmp_ln39 = icmp_eq  i9 %freq_idx_1, i9 256" [dft.cpp:39]   --->   Operation 15 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.82ns)   --->   "%add_ln39 = add i9 %freq_idx_1, i9 1" [dft.cpp:39]   --->   Operation 17 'add' 'add_ln39' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %for.inc49.split, void %for.end51.exitStub" [dft.cpp:39]   --->   Operation 18 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%freq_idx_1_cast = zext i9 %freq_idx_1" [dft.cpp:39]   --->   Operation 19 'zext' 'freq_idx_1_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%freq_real_addr = getelementptr i64 %freq_real, i64 0, i64 %freq_idx_1_cast" [dft.cpp:40]   --->   Operation 20 'getelementptr' 'freq_real_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (3.25ns)   --->   "%freq_real_load = load i8 %freq_real_addr" [dft.cpp:40]   --->   Operation 21 'load' 'freq_real_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%freq_imag_addr = getelementptr i64 %freq_imag, i64 0, i64 %freq_idx_1_cast" [dft.cpp:41]   --->   Operation 22 'getelementptr' 'freq_imag_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (3.25ns)   --->   "%freq_imag_load = load i8 %freq_imag_addr" [dft.cpp:41]   --->   Operation 23 'load' 'freq_imag_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln39 = store i9 %add_ln39, i9 %freq_idx" [dft.cpp:39]   --->   Operation 24 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 25 [1/2] (3.25ns)   --->   "%freq_real_load = load i8 %freq_real_addr" [dft.cpp:40]   --->   Operation 25 'load' 'freq_real_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_2 : Operation 26 [1/2] (3.25ns)   --->   "%freq_imag_load = load i8 %freq_imag_addr" [dft.cpp:41]   --->   Operation 26 'load' 'freq_imag_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 5.20>
ST_3 : Operation 27 [2/2] (5.20ns)   --->   "%conv1 = fptrunc i64 %freq_real_load" [dft.cpp:40]   --->   Operation 27 'fptrunc' 'conv1' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 28 [2/2] (5.20ns)   --->   "%conv2 = fptrunc i64 %freq_imag_load" [dft.cpp:41]   --->   Operation 28 'fptrunc' 'conv2' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.20>
ST_4 : Operation 29 [1/2] (5.20ns)   --->   "%conv1 = fptrunc i64 %freq_real_load" [dft.cpp:40]   --->   Operation 29 'fptrunc' 'conv1' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 30 [1/2] (5.20ns)   --->   "%conv2 = fptrunc i64 %freq_imag_load" [dft.cpp:41]   --->   Operation 30 'fptrunc' 'conv2' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [dft.cpp:10]   --->   Operation 31 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%bitcast_ln40 = bitcast i32 %conv1" [dft.cpp:40]   --->   Operation 32 'bitcast' 'bitcast_ln40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%real_output_addr = getelementptr i32 %real_output, i64 0, i64 %freq_idx_1_cast" [dft.cpp:40]   --->   Operation 33 'getelementptr' 'real_output_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (3.25ns)   --->   "%store_ln40 = store i32 %bitcast_ln40, i8 %real_output_addr" [dft.cpp:40]   --->   Operation 34 'store' 'store_ln40' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%bitcast_ln41 = bitcast i32 %conv2" [dft.cpp:41]   --->   Operation 35 'bitcast' 'bitcast_ln41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%imag_output_addr = getelementptr i32 %imag_output, i64 0, i64 %freq_idx_1_cast" [dft.cpp:41]   --->   Operation 36 'getelementptr' 'imag_output_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (3.25ns)   --->   "%store_ln41 = store i32 %bitcast_ln41, i8 %imag_output_addr" [dft.cpp:41]   --->   Operation 37 'store' 'store_ln41' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln39 = br void %for.inc49" [dft.cpp:39]   --->   Operation 38 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ freq_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ real_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ freq_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ imag_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
freq_idx          (alloca           ) [ 010000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
store_ln0         (store            ) [ 000000]
br_ln0            (br               ) [ 000000]
freq_idx_1        (load             ) [ 000000]
specpipeline_ln0  (specpipeline     ) [ 000000]
icmp_ln39         (icmp             ) [ 011110]
empty             (speclooptripcount) [ 000000]
add_ln39          (add              ) [ 000000]
br_ln39           (br               ) [ 000000]
freq_idx_1_cast   (zext             ) [ 011111]
freq_real_addr    (getelementptr    ) [ 011000]
freq_imag_addr    (getelementptr    ) [ 011000]
store_ln39        (store            ) [ 000000]
freq_real_load    (load             ) [ 010110]
freq_imag_load    (load             ) [ 010110]
conv1             (fptrunc          ) [ 010001]
conv2             (fptrunc          ) [ 010001]
specloopname_ln10 (specloopname     ) [ 000000]
bitcast_ln40      (bitcast          ) [ 000000]
real_output_addr  (getelementptr    ) [ 000000]
store_ln40        (store            ) [ 000000]
bitcast_ln41      (bitcast          ) [ 000000]
imag_output_addr  (getelementptr    ) [ 000000]
store_ln41        (store            ) [ 000000]
br_ln39           (br               ) [ 000000]
ret_ln0           (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="freq_real">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="freq_real"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="real_output">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_output"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="freq_imag">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="freq_imag"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="imag_output">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag_output"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="freq_idx_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="freq_idx/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="freq_real_addr_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="64" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="9" slack="0"/>
<pin id="48" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="freq_real_addr/1 "/>
</bind>
</comp>

<comp id="51" class="1004" name="grp_access_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="8" slack="0"/>
<pin id="53" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="54" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="55" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="freq_real_load/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="freq_imag_addr_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="64" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="9" slack="0"/>
<pin id="61" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="freq_imag_addr/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_access_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="67" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="freq_imag_load/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="real_output_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="9" slack="4"/>
<pin id="74" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_output_addr/5 "/>
</bind>
</comp>

<comp id="77" class="1004" name="store_ln40_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="8" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="0"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/5 "/>
</bind>
</comp>

<comp id="83" class="1004" name="imag_output_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="9" slack="4"/>
<pin id="87" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_output_addr/5 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln41_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/5 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="1"/>
<pin id="98" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="conv1/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="64" slack="1"/>
<pin id="101" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="conv2/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln0_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="9" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="freq_idx_1_load_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="9" slack="0"/>
<pin id="109" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="freq_idx_1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="icmp_ln39_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="9" slack="0"/>
<pin id="112" dir="0" index="1" bw="9" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="add_ln39_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="9" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="freq_idx_1_cast_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="9" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="freq_idx_1_cast/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln39_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="9" slack="0"/>
<pin id="130" dir="0" index="1" bw="9" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="bitcast_ln40_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="1"/>
<pin id="135" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln40/5 "/>
</bind>
</comp>

<comp id="137" class="1004" name="bitcast_ln41_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="1"/>
<pin id="139" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln41/5 "/>
</bind>
</comp>

<comp id="141" class="1005" name="freq_idx_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="9" slack="0"/>
<pin id="143" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="freq_idx "/>
</bind>
</comp>

<comp id="148" class="1005" name="icmp_ln39_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="3"/>
<pin id="150" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln39 "/>
</bind>
</comp>

<comp id="152" class="1005" name="freq_idx_1_cast_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="4"/>
<pin id="154" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="freq_idx_1_cast "/>
</bind>
</comp>

<comp id="158" class="1005" name="freq_real_addr_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="1"/>
<pin id="160" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="freq_real_addr "/>
</bind>
</comp>

<comp id="163" class="1005" name="freq_imag_addr_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="1"/>
<pin id="165" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="freq_imag_addr "/>
</bind>
</comp>

<comp id="168" class="1005" name="freq_real_load_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="1"/>
<pin id="170" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="freq_real_load "/>
</bind>
</comp>

<comp id="173" class="1005" name="freq_imag_load_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="64" slack="1"/>
<pin id="175" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="freq_imag_load "/>
</bind>
</comp>

<comp id="178" class="1005" name="conv1_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="1"/>
<pin id="180" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv1 "/>
</bind>
</comp>

<comp id="183" class="1005" name="conv2_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="8" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="34" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="44" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="62"><net_src comp="4" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="34" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="69"><net_src comp="57" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="34" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="88"><net_src comp="6" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="34" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="106"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="114"><net_src comp="107" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="26" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="107" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="32" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="125"><net_src comp="107" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="127"><net_src comp="122" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="132"><net_src comp="116" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="133" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="140"><net_src comp="137" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="144"><net_src comp="40" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="146"><net_src comp="141" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="147"><net_src comp="141" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="151"><net_src comp="110" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="122" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="157"><net_src comp="152" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="161"><net_src comp="44" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="166"><net_src comp="57" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="171"><net_src comp="51" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="176"><net_src comp="64" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="181"><net_src comp="96" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="186"><net_src comp="99" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="137" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: real_output | {5 }
	Port: imag_output | {5 }
 - Input state : 
	Port: dft_Pipeline_VITIS_LOOP_39_3 : freq_real | {1 2 }
	Port: dft_Pipeline_VITIS_LOOP_39_3 : freq_imag | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		freq_idx_1 : 1
		icmp_ln39 : 2
		add_ln39 : 2
		br_ln39 : 3
		freq_idx_1_cast : 2
		freq_real_addr : 3
		freq_real_load : 4
		freq_imag_addr : 3
		freq_imag_load : 4
		store_ln39 : 3
	State 2
	State 3
	State 4
	State 5
		store_ln40 : 1
		store_ln41 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    add   |     add_ln39_fu_116    |    0    |    14   |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln39_fu_110    |    0    |    11   |
|----------|------------------------|---------|---------|
|  fptrunc |        grp_fu_96       |    0    |    0    |
|          |        grp_fu_99       |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   | freq_idx_1_cast_fu_122 |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    25   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     conv1_reg_178     |   32   |
|     conv2_reg_183     |   32   |
|freq_idx_1_cast_reg_152|   64   |
|    freq_idx_reg_141   |    9   |
| freq_imag_addr_reg_163|    8   |
| freq_imag_load_reg_173|   64   |
| freq_real_addr_reg_158|    8   |
| freq_real_load_reg_168|   64   |
|   icmp_ln39_reg_148   |    1   |
+-----------------------+--------+
|         Total         |   282  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_51 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_64 |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   32   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   25   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   282  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   282  |   43   |
+-----------+--------+--------+--------+
