Determining the location of the ModelSim executable...

Using: /home/cloudywitt/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off prolag -c prolag --vector_source="/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/Waveform.vwf" --testbench_file="/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/simulation/qsim/Waveform.vwf.vht"

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and its AMPP partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details.    Info: Processing started: Mon Dec  4 19:27:23 2023Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off prolag -c prolag --vector_source=/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/Waveform.vwf --testbench_file=/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/simulation/qsim/Waveform.vwf.vhtInfo (119006): Selected device 5CGXFC7C7F23C8 for design "prolag"Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
]" in vector source file when writing test bench files
 (201005): Ignoring output pin "RAM_SAIDA[3]" in vector source file when writing test bench files
Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/simulation/qsim/" prolag -c prolag

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and its AMPP partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details.    Info: Processing started: Mon Dec  4 19:27:24 2023Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/simulation/qsim/ prolag -c prolagInfo (119006): Selected device 5CGXFC7C7F23C8 for design "prolag"Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.Info (204019): Generated file prolag.vho in folder "/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/simulation/qsim//" for EDA simulation toolInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning    Info: Peak virtual memory: 1113 megabytes    Info: Processing ended: Mon Dec  4 19:27:25 2023    Info: Elapsed time: 00:00:01    Info: Total CPU time (on all processors): 00:00:01
Completed successfully. 

**** Generating the ModelSim .do script ****

/home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/simulation/qsim/prolag.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

/home/cloudywitt/intelFPGA_lite/18.1/modelsim_ase/linuxaloem//vsim -c -do prolag.do

Reading pref.tcl
# 10.5b
# do prolag.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:26 on Dec 04,2023# vcom -work work prolag.vho # -- Loading package STANDARD
# -- Loading package TEXTIO# -- Loading package std_logic_1164# -- Loading package VITAL_Timing# -- Loading package VITAL_Primitives# -- Loading package dffeas_pack# -- Loading package altera_primitives_components
# -- Loading package altera_lnsim_components
# -- Loading package cyclonev_atom_pack
# -- Loading package cyclonev_components
# -- Compiling entity prolag# -- Compiling architecture structure of prolag
# End time: 19:27:27 on Dec 04,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:27 on Dec 04,2023# vcom -work work Waveform.vwf.vht # -- Loading package STANDARD
# -- Loading package TEXTIO# -- Loading package std_logic_1164# -- Compiling entity prolag_vhd_vec_tst# -- Compiling architecture prolag_arch of prolag_vhd_vec_tst
# End time: 19:27:27 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.prolag_vhd_vec_tst # Start time: 19:27:27 on Dec 04,2023# Loading std.standard# Loading std.textio(body)# Loading ieee.std_logic_1164(body)# Loading work.prolag_vhd_vec_tst(prolag_arch)# Loading ieee.vital_timing(body)# Loading ieee.vital_primitives(body)# Loading altera.dffeas_pack# Loading altera.altera_primitives_components# Loading altera_lnsim.altera_lnsim_components# Loading cyclonev.cyclonev_atom_pack(body)# Loading cyclonev.cyclonev_components# Loading work.prolag(structure)# Loading ieee.std_logic_arith(body)# Loading cyclonev.cyclonev_io_obuf(arch)# Loading cyclonev.cyclonev_io_ibuf(arch)# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)# Loading altera.dffeas(vital_dffeas)# ** Warning: Design size of 1100457 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.# Expect performance to be adversely affected.
# after#34
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# End time: 19:27:47 on Dec 04,2023, Elapsed time: 0:00:20# Errors: 0, Warnings: 8
Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading /home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/Waveform.vwf...

Reading /home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/simulation/qsim/prolag.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to /home/cloudywitt/Programming/github/AOC_AngeloGuilhermeLeonam_UFRR_2023/CPU_Prolag_16bits/Componentes/simulation/qsim/prolag_20231204192747.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.