Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Sep 13 13:13:04 2021
| Host         : B51-314-TS-W1 running 64-bit major release  (build 9200)
| Command      : report_methodology -file imx219_methodology_drc_routed.rpt -pb imx219_methodology_drc_routed.pb -rpx imx219_methodology_drc_routed.rpx
| Design       : imx219
| Device       : xc7a35tftg256-2
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 14
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 14         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on scl relative to clock(s) clk_in
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on sda relative to clock(s) clk_in
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on id_camera[0] relative to clock(s) clk_in
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on id_camera[1] relative to clock(s) clk_in
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on id_camera[2] relative to clock(s) clk_in
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on id_camera[3] relative to clock(s) clk_in
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on id_camera[4] relative to clock(s) clk_in
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on id_camera[5] relative to clock(s) clk_in
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on id_camera[6] relative to clock(s) clk_in
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on id_camera[7] relative to clock(s) clk_in
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on model_err relative to clock(s) clk_in
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on nack_err relative to clock(s) clk_in
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on power_enable relative to clock(s) clk_in
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on ready relative to clock(s) clk_in
Related violations: <none>


