{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 19:54:48 2019 " "Info: Processing started: Wed Oct 16 19:54:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mipsHardware -c mipsHardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mipsHardware -c mipsHardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[0\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[0\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[1\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[1\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[2\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[2\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[3\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[3\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[4\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[4\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[5\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[5\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[6\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[6\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDST:inst15\|regDSTOut\[1\] " "Warning: Node \"regDST:inst15\|regDSTOut\[1\]\" is a latch" {  } { { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDST:inst15\|regDSTOut\[3\] " "Warning: Node \"regDST:inst15\|regDSTOut\[3\]\" is a latch" {  } { { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDST:inst15\|regDSTOut\[0\] " "Warning: Node \"regDST:inst15\|regDSTOut\[0\]\" is a latch" {  } { { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDST:inst15\|regDSTOut\[2\] " "Warning: Node \"regDST:inst15\|regDSTOut\[2\]\" is a latch" {  } { { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDST:inst15\|regDSTOut\[4\] " "Warning: Node \"regDST:inst15\|regDSTOut\[4\]\" is a latch" {  } { { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[7\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[7\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[30\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[30\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[31\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[31\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[29\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[29\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[28\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[28\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[26\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[26\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[27\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[27\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[24\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[24\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[25\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[25\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[22\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[22\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[23\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[23\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[20\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[20\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[21\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[21\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[13\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[13\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[8\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[8\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[9\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[9\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[10\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[10\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[11\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[11\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[12\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[12\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[18\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[18\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[19\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[19\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[16\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[16\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[15\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[15\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[14\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[14\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[17\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[17\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "regDST:inst15\|Mux5~0 " "Info: Detected gated clock \"regDST:inst15\|Mux5~0\" as buffer" {  } { { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "regDST:inst15\|Mux5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst17\|muxxxchgctrl " "Info: Detected ripple clock \"unidadeControle:inst17\|muxxxchgctrl\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 61 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst17\|muxxxchgctrl" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst17\|muxregdst\[1\] " "Info: Detected ripple clock \"unidadeControle:inst17\|muxregdst\[1\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 120 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst17\|muxregdst\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst17\|muxregdst\[0\] " "Info: Detected ripple clock \"unidadeControle:inst17\|muxregdst\[0\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 120 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst17\|muxregdst\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst17\|muxmemtoreg\[3\] " "Info: Detected ripple clock \"unidadeControle:inst17\|muxmemtoreg\[3\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 120 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst17\|muxmemtoreg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst17\|muxmemtoreg\[2\] " "Info: Detected ripple clock \"unidadeControle:inst17\|muxmemtoreg\[2\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 120 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst17\|muxmemtoreg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst17\|muxmemtoreg\[1\] " "Info: Detected ripple clock \"unidadeControle:inst17\|muxmemtoreg\[1\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 120 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst17\|muxmemtoreg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "memToReg:inst7\|Mux32~0 " "Info: Detected gated clock \"memToReg:inst7\|Mux32~0\" as buffer" {  } { { "memToReg.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memToReg:inst7\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register regDST:inst15\|regDSTOut\[4\] register Banco_reg:inst6\|Reg5\[31\] 67.99 MHz 14.708 ns Internal " "Info: Clock \"clk\" has Internal fmax of 67.99 MHz between source register \"regDST:inst15\|regDSTOut\[4\]\" and destination register \"Banco_reg:inst6\|Reg5\[31\]\" (period= 14.708 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.788 ns + Longest register register " "Info: + Longest register to register delay is 2.788 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns regDST:inst15\|regDSTOut\[4\] 1 REG LCCOMB_X24_Y21_N28 33 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X24_Y21_N28; Fanout = 33; REG Node = 'regDST:inst15\|regDSTOut\[4\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regDST:inst15|regDSTOut[4] } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.357 ns) 1.061 ns Banco_reg:inst6\|Mux64~1 2 COMB LCCOMB_X25_Y23_N18 32 " "Info: 2: + IC(0.704 ns) + CELL(0.357 ns) = 1.061 ns; Loc. = LCCOMB_X25_Y23_N18; Fanout = 32; COMB Node = 'Banco_reg:inst6\|Mux64~1'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.061 ns" { regDST:inst15|regDSTOut[4] Banco_reg:inst6|Mux64~1 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.746 ns) 2.788 ns Banco_reg:inst6\|Reg5\[31\] 3 REG LCFF_X30_Y24_N15 2 " "Info: 3: + IC(0.981 ns) + CELL(0.746 ns) = 2.788 ns; Loc. = LCFF_X30_Y24_N15; Fanout = 2; REG Node = 'Banco_reg:inst6\|Reg5\[31\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.727 ns" { Banco_reg:inst6|Mux64~1 Banco_reg:inst6|Reg5[31] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.103 ns ( 39.56 % ) " "Info: Total cell delay = 1.103 ns ( 39.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.685 ns ( 60.44 % ) " "Info: Total interconnect delay = 1.685 ns ( 60.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.788 ns" { regDST:inst15|regDSTOut[4] Banco_reg:inst6|Mux64~1 Banco_reg:inst6|Reg5[31] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.788 ns" { regDST:inst15|regDSTOut[4] {} Banco_reg:inst6|Mux64~1 {} Banco_reg:inst6|Reg5[31] {} } { 0.000ns 0.704ns 0.981ns } { 0.000ns 0.357ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.476 ns - Smallest " "Info: - Smallest clock skew is -4.476 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.618 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.618 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns clk 1 CLK PIN_P23 8 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 8; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.187 ns clk~clkctrl 2 COMB CLKCTRL_G3 1425 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1425; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.618 ns) 2.618 ns Banco_reg:inst6\|Reg5\[31\] 3 REG LCFF_X30_Y24_N15 2 " "Info: 3: + IC(0.813 ns) + CELL(0.618 ns) = 2.618 ns; Loc. = LCFF_X30_Y24_N15; Fanout = 2; REG Node = 'Banco_reg:inst6\|Reg5\[31\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.431 ns" { clk~clkctrl Banco_reg:inst6|Reg5[31] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.462 ns ( 55.84 % ) " "Info: Total cell delay = 1.462 ns ( 55.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.156 ns ( 44.16 % ) " "Info: Total interconnect delay = 1.156 ns ( 44.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.618 ns" { clk clk~clkctrl Banco_reg:inst6|Reg5[31] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.618 ns" { clk {} clk~combout {} clk~clkctrl {} Banco_reg:inst6|Reg5[31] {} } { 0.000ns 0.000ns 0.343ns 0.813ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.094 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.094 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns clk 1 CLK PIN_P23 8 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 8; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.712 ns) 2.677 ns unidadeControle:inst17\|muxregdst\[1\] 2 REG LCFF_X21_Y14_N9 7 " "Info: 2: + IC(1.121 ns) + CELL(0.712 ns) = 2.677 ns; Loc. = LCFF_X21_Y14_N9; Fanout = 7; REG Node = 'unidadeControle:inst17\|muxregdst\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.833 ns" { clk unidadeControle:inst17|muxregdst[1] } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.189 ns) + CELL(0.228 ns) 4.094 ns regDST:inst15\|Mux5~0 3 COMB LCCOMB_X24_Y21_N26 1 " "Info: 3: + IC(1.189 ns) + CELL(0.228 ns) = 4.094 ns; Loc. = LCCOMB_X24_Y21_N26; Fanout = 1; COMB Node = 'regDST:inst15\|Mux5~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.417 ns" { unidadeControle:inst17|muxregdst[1] regDST:inst15|Mux5~0 } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.874 ns) + CELL(0.000 ns) 5.968 ns regDST:inst15\|Mux5~0clkctrl 4 COMB CLKCTRL_G14 5 " "Info: 4: + IC(1.874 ns) + CELL(0.000 ns) = 5.968 ns; Loc. = CLKCTRL_G14; Fanout = 5; COMB Node = 'regDST:inst15\|Mux5~0clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.874 ns" { regDST:inst15|Mux5~0 regDST:inst15|Mux5~0clkctrl } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.053 ns) 7.094 ns regDST:inst15\|regDSTOut\[4\] 5 REG LCCOMB_X24_Y21_N28 33 " "Info: 5: + IC(1.073 ns) + CELL(0.053 ns) = 7.094 ns; Loc. = LCCOMB_X24_Y21_N28; Fanout = 33; REG Node = 'regDST:inst15\|regDSTOut\[4\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.126 ns" { regDST:inst15|Mux5~0clkctrl regDST:inst15|regDSTOut[4] } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.837 ns ( 25.90 % ) " "Info: Total cell delay = 1.837 ns ( 25.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.257 ns ( 74.10 % ) " "Info: Total interconnect delay = 5.257 ns ( 74.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.094 ns" { clk unidadeControle:inst17|muxregdst[1] regDST:inst15|Mux5~0 regDST:inst15|Mux5~0clkctrl regDST:inst15|regDSTOut[4] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.094 ns" { clk {} clk~combout {} unidadeControle:inst17|muxregdst[1] {} regDST:inst15|Mux5~0 {} regDST:inst15|Mux5~0clkctrl {} regDST:inst15|regDSTOut[4] {} } { 0.000ns 0.000ns 1.121ns 1.189ns 1.874ns 1.073ns } { 0.000ns 0.844ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.618 ns" { clk clk~clkctrl Banco_reg:inst6|Reg5[31] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.618 ns" { clk {} clk~combout {} clk~clkctrl {} Banco_reg:inst6|Reg5[31] {} } { 0.000ns 0.000ns 0.343ns 0.813ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.094 ns" { clk unidadeControle:inst17|muxregdst[1] regDST:inst15|Mux5~0 regDST:inst15|Mux5~0clkctrl regDST:inst15|regDSTOut[4] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.094 ns" { clk {} clk~combout {} unidadeControle:inst17|muxregdst[1] {} regDST:inst15|Mux5~0 {} regDST:inst15|Mux5~0clkctrl {} regDST:inst15|regDSTOut[4] {} } { 0.000ns 0.000ns 1.121ns 1.189ns 1.874ns 1.073ns } { 0.000ns 0.844ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Banco_reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } } { "Banco_reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.788 ns" { regDST:inst15|regDSTOut[4] Banco_reg:inst6|Mux64~1 Banco_reg:inst6|Reg5[31] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.788 ns" { regDST:inst15|regDSTOut[4] {} Banco_reg:inst6|Mux64~1 {} Banco_reg:inst6|Reg5[31] {} } { 0.000ns 0.704ns 0.981ns } { 0.000ns 0.357ns 0.746ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.618 ns" { clk clk~clkctrl Banco_reg:inst6|Reg5[31] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.618 ns" { clk {} clk~combout {} clk~clkctrl {} Banco_reg:inst6|Reg5[31] {} } { 0.000ns 0.000ns 0.343ns 0.813ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.094 ns" { clk unidadeControle:inst17|muxregdst[1] regDST:inst15|Mux5~0 regDST:inst15|Mux5~0clkctrl regDST:inst15|regDSTOut[4] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.094 ns" { clk {} clk~combout {} unidadeControle:inst17|muxregdst[1] {} regDST:inst15|Mux5~0 {} regDST:inst15|Mux5~0clkctrl {} regDST:inst15|regDSTOut[4] {} } { 0.000ns 0.000ns 1.121ns 1.189ns 1.874ns 1.073ns } { 0.000ns 0.844ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Instr_Reg:inst4\|Instr20_16\[0\] regDST:inst15\|regDSTOut\[0\] clk 3.662 ns " "Info: Found hold time violation between source  pin or register \"Instr_Reg:inst4\|Instr20_16\[0\]\" and destination pin or register \"regDST:inst15\|regDSTOut\[0\]\" for clock \"clk\" (Hold time is 3.662 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.465 ns + Largest " "Info: + Largest clock skew is 4.465 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.093 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.093 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns clk 1 CLK PIN_P23 8 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 8; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.712 ns) 2.677 ns unidadeControle:inst17\|muxregdst\[1\] 2 REG LCFF_X21_Y14_N9 7 " "Info: 2: + IC(1.121 ns) + CELL(0.712 ns) = 2.677 ns; Loc. = LCFF_X21_Y14_N9; Fanout = 7; REG Node = 'unidadeControle:inst17\|muxregdst\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.833 ns" { clk unidadeControle:inst17|muxregdst[1] } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.189 ns) + CELL(0.228 ns) 4.094 ns regDST:inst15\|Mux5~0 3 COMB LCCOMB_X24_Y21_N26 1 " "Info: 3: + IC(1.189 ns) + CELL(0.228 ns) = 4.094 ns; Loc. = LCCOMB_X24_Y21_N26; Fanout = 1; COMB Node = 'regDST:inst15\|Mux5~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.417 ns" { unidadeControle:inst17|muxregdst[1] regDST:inst15|Mux5~0 } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.874 ns) + CELL(0.000 ns) 5.968 ns regDST:inst15\|Mux5~0clkctrl 4 COMB CLKCTRL_G14 5 " "Info: 4: + IC(1.874 ns) + CELL(0.000 ns) = 5.968 ns; Loc. = CLKCTRL_G14; Fanout = 5; COMB Node = 'regDST:inst15\|Mux5~0clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.874 ns" { regDST:inst15|Mux5~0 regDST:inst15|Mux5~0clkctrl } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.053 ns) 7.093 ns regDST:inst15\|regDSTOut\[0\] 5 REG LCCOMB_X24_Y21_N30 33 " "Info: 5: + IC(1.072 ns) + CELL(0.053 ns) = 7.093 ns; Loc. = LCCOMB_X24_Y21_N30; Fanout = 33; REG Node = 'regDST:inst15\|regDSTOut\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.125 ns" { regDST:inst15|Mux5~0clkctrl regDST:inst15|regDSTOut[0] } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.837 ns ( 25.90 % ) " "Info: Total cell delay = 1.837 ns ( 25.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.256 ns ( 74.10 % ) " "Info: Total interconnect delay = 5.256 ns ( 74.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.093 ns" { clk unidadeControle:inst17|muxregdst[1] regDST:inst15|Mux5~0 regDST:inst15|Mux5~0clkctrl regDST:inst15|regDSTOut[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.093 ns" { clk {} clk~combout {} unidadeControle:inst17|muxregdst[1] {} regDST:inst15|Mux5~0 {} regDST:inst15|Mux5~0clkctrl {} regDST:inst15|regDSTOut[0] {} } { 0.000ns 0.000ns 1.121ns 1.189ns 1.874ns 1.072ns } { 0.000ns 0.844ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.628 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns clk 1 CLK PIN_P23 8 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 8; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.187 ns clk~clkctrl 2 COMB CLKCTRL_G3 1425 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1425; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.618 ns) 2.628 ns Instr_Reg:inst4\|Instr20_16\[0\] 3 REG LCFF_X24_Y21_N1 34 " "Info: 3: + IC(0.823 ns) + CELL(0.618 ns) = 2.628 ns; Loc. = LCFF_X24_Y21_N1; Fanout = 34; REG Node = 'Instr_Reg:inst4\|Instr20_16\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.441 ns" { clk~clkctrl Instr_Reg:inst4|Instr20_16[0] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.462 ns ( 55.63 % ) " "Info: Total cell delay = 1.462 ns ( 55.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.166 ns ( 44.37 % ) " "Info: Total interconnect delay = 1.166 ns ( 44.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.628 ns" { clk clk~clkctrl Instr_Reg:inst4|Instr20_16[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.628 ns" { clk {} clk~combout {} clk~clkctrl {} Instr_Reg:inst4|Instr20_16[0] {} } { 0.000ns 0.000ns 0.343ns 0.823ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.093 ns" { clk unidadeControle:inst17|muxregdst[1] regDST:inst15|Mux5~0 regDST:inst15|Mux5~0clkctrl regDST:inst15|regDSTOut[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.093 ns" { clk {} clk~combout {} unidadeControle:inst17|muxregdst[1] {} regDST:inst15|Mux5~0 {} regDST:inst15|Mux5~0clkctrl {} regDST:inst15|regDSTOut[0] {} } { 0.000ns 0.000ns 1.121ns 1.189ns 1.874ns 1.072ns } { 0.000ns 0.844ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.628 ns" { clk clk~clkctrl Instr_Reg:inst4|Instr20_16[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.628 ns" { clk {} clk~combout {} clk~clkctrl {} Instr_Reg:inst4|Instr20_16[0] {} } { 0.000ns 0.000ns 0.343ns 0.823ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "Instr_Reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.709 ns - Shortest register register " "Info: - Shortest register to register delay is 0.709 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Instr_Reg:inst4\|Instr20_16\[0\] 1 REG LCFF_X24_Y21_N1 34 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y21_N1; Fanout = 34; REG Node = 'Instr_Reg:inst4\|Instr20_16\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr_Reg:inst4|Instr20_16[0] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns regDST:inst15\|Mux0~0 2 COMB LCCOMB_X24_Y21_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X24_Y21_N0; Fanout = 1; COMB Node = 'regDST:inst15\|Mux0~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.241 ns" { Instr_Reg:inst4|Instr20_16[0] regDST:inst15|Mux0~0 } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.228 ns) 0.709 ns regDST:inst15\|regDSTOut\[0\] 3 REG LCCOMB_X24_Y21_N30 33 " "Info: 3: + IC(0.240 ns) + CELL(0.228 ns) = 0.709 ns; Loc. = LCCOMB_X24_Y21_N30; Fanout = 33; REG Node = 'regDST:inst15\|regDSTOut\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.468 ns" { regDST:inst15|Mux0~0 regDST:inst15|regDSTOut[0] } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.469 ns ( 66.15 % ) " "Info: Total cell delay = 0.469 ns ( 66.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.240 ns ( 33.85 % ) " "Info: Total interconnect delay = 0.240 ns ( 33.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.709 ns" { Instr_Reg:inst4|Instr20_16[0] regDST:inst15|Mux0~0 regDST:inst15|regDSTOut[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "0.709 ns" { Instr_Reg:inst4|Instr20_16[0] {} regDST:inst15|Mux0~0 {} regDST:inst15|regDSTOut[0] {} } { 0.000ns 0.000ns 0.240ns } { 0.000ns 0.241ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Instr_Reg.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Instr_Reg.vhd" 65 -1 0 } } { "regDST.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.093 ns" { clk unidadeControle:inst17|muxregdst[1] regDST:inst15|Mux5~0 regDST:inst15|Mux5~0clkctrl regDST:inst15|regDSTOut[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.093 ns" { clk {} clk~combout {} unidadeControle:inst17|muxregdst[1] {} regDST:inst15|Mux5~0 {} regDST:inst15|Mux5~0clkctrl {} regDST:inst15|regDSTOut[0] {} } { 0.000ns 0.000ns 1.121ns 1.189ns 1.874ns 1.072ns } { 0.000ns 0.844ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.628 ns" { clk clk~clkctrl Instr_Reg:inst4|Instr20_16[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.628 ns" { clk {} clk~combout {} clk~clkctrl {} Instr_Reg:inst4|Instr20_16[0] {} } { 0.000ns 0.000ns 0.343ns 0.823ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.709 ns" { Instr_Reg:inst4|Instr20_16[0] regDST:inst15|Mux0~0 regDST:inst15|regDSTOut[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "0.709 ns" { Instr_Reg:inst4|Instr20_16[0] {} regDST:inst15|Mux0~0 {} regDST:inst15|regDSTOut[0] {} } { 0.000ns 0.000ns 0.240ns } { 0.000ns 0.241ns 0.228ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "unidadeControle:inst17\|muxpcsource\[0\] reset clk 5.457 ns register " "Info: tsu for register \"unidadeControle:inst17\|muxpcsource\[0\]\" (data pin = \"reset\", clock pin = \"clk\") is 5.457 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.992 ns + Longest pin register " "Info: + Longest pin to register delay is 7.992 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_N25 43 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N25; Fanout = 43; PIN Node = 'reset'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -912 472 640 -896 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.555 ns) + CELL(0.228 ns) 5.647 ns unidadeControle:inst17\|state~44 2 COMB LCCOMB_X23_Y14_N28 11 " "Info: 2: + IC(4.555 ns) + CELL(0.228 ns) = 5.647 ns; Loc. = LCCOMB_X23_Y14_N28; Fanout = 11; COMB Node = 'unidadeControle:inst17\|state~44'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.783 ns" { reset unidadeControle:inst17|state~44 } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.851 ns) + CELL(0.228 ns) 6.726 ns unidadeControle:inst17\|muxpcsource\[0\]~3 3 COMB LCCOMB_X26_Y15_N14 2 " "Info: 3: + IC(0.851 ns) + CELL(0.228 ns) = 6.726 ns; Loc. = LCCOMB_X26_Y15_N14; Fanout = 2; COMB Node = 'unidadeControle:inst17\|muxpcsource\[0\]~3'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.079 ns" { unidadeControle:inst17|state~44 unidadeControle:inst17|muxpcsource[0]~3 } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.520 ns) + CELL(0.746 ns) 7.992 ns unidadeControle:inst17\|muxpcsource\[0\] 4 REG LCFF_X23_Y15_N17 32 " "Info: 4: + IC(0.520 ns) + CELL(0.746 ns) = 7.992 ns; Loc. = LCFF_X23_Y15_N17; Fanout = 32; REG Node = 'unidadeControle:inst17\|muxpcsource\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.266 ns" { unidadeControle:inst17|muxpcsource[0]~3 unidadeControle:inst17|muxpcsource[0] } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.066 ns ( 25.85 % ) " "Info: Total cell delay = 2.066 ns ( 25.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.926 ns ( 74.15 % ) " "Info: Total interconnect delay = 5.926 ns ( 74.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.992 ns" { reset unidadeControle:inst17|state~44 unidadeControle:inst17|muxpcsource[0]~3 unidadeControle:inst17|muxpcsource[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.992 ns" { reset {} reset~combout {} unidadeControle:inst17|state~44 {} unidadeControle:inst17|muxpcsource[0]~3 {} unidadeControle:inst17|muxpcsource[0] {} } { 0.000ns 0.000ns 4.555ns 0.851ns 0.520ns } { 0.000ns 0.864ns 0.228ns 0.228ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 120 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.625 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.625 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns clk 1 CLK PIN_P23 8 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 8; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.187 ns clk~clkctrl 2 COMB CLKCTRL_G3 1425 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1425; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.618 ns) 2.625 ns unidadeControle:inst17\|muxpcsource\[0\] 3 REG LCFF_X23_Y15_N17 32 " "Info: 3: + IC(0.820 ns) + CELL(0.618 ns) = 2.625 ns; Loc. = LCFF_X23_Y15_N17; Fanout = 32; REG Node = 'unidadeControle:inst17\|muxpcsource\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.438 ns" { clk~clkctrl unidadeControle:inst17|muxpcsource[0] } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.462 ns ( 55.70 % ) " "Info: Total cell delay = 1.462 ns ( 55.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.163 ns ( 44.30 % ) " "Info: Total interconnect delay = 1.163 ns ( 44.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.625 ns" { clk clk~clkctrl unidadeControle:inst17|muxpcsource[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.625 ns" { clk {} clk~combout {} clk~clkctrl {} unidadeControle:inst17|muxpcsource[0] {} } { 0.000ns 0.000ns 0.343ns 0.820ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.992 ns" { reset unidadeControle:inst17|state~44 unidadeControle:inst17|muxpcsource[0]~3 unidadeControle:inst17|muxpcsource[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.992 ns" { reset {} reset~combout {} unidadeControle:inst17|state~44 {} unidadeControle:inst17|muxpcsource[0]~3 {} unidadeControle:inst17|muxpcsource[0] {} } { 0.000ns 0.000ns 4.555ns 0.851ns 0.520ns } { 0.000ns 0.864ns 0.228ns 0.228ns 0.746ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.625 ns" { clk clk~clkctrl unidadeControle:inst17|muxpcsource[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.625 ns" { clk {} clk~combout {} clk~clkctrl {} unidadeControle:inst17|muxpcsource[0] {} } { 0.000ns 0.000ns 0.343ns 0.820ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk aluresult\[29\] Registrador:B\|Saida\[0\] 16.155 ns register " "Info: tco from clock \"clk\" to destination pin \"aluresult\[29\]\" through register \"Registrador:B\|Saida\[0\]\" is 16.155 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.636 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns clk 1 CLK PIN_P23 8 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 8; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.187 ns clk~clkctrl 2 COMB CLKCTRL_G3 1425 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1425; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.618 ns) 2.636 ns Registrador:B\|Saida\[0\] 3 REG LCFF_X28_Y17_N1 60 " "Info: 3: + IC(0.831 ns) + CELL(0.618 ns) = 2.636 ns; Loc. = LCFF_X28_Y17_N1; Fanout = 60; REG Node = 'Registrador:B\|Saida\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.449 ns" { clk~clkctrl Registrador:B|Saida[0] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.462 ns ( 55.46 % ) " "Info: Total cell delay = 1.462 ns ( 55.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.174 ns ( 44.54 % ) " "Info: Total interconnect delay = 1.174 ns ( 44.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.636 ns" { clk clk~clkctrl Registrador:B|Saida[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.636 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:B|Saida[0] {} } { 0.000ns 0.000ns 0.343ns 0.831ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Registrador.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.425 ns + Longest register pin " "Info: + Longest register to pin delay is 13.425 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:B\|Saida\[0\] 1 REG LCFF_X28_Y17_N1 60 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y17_N1; Fanout = 60; REG Node = 'Registrador:B\|Saida\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Registrador:B|Saida[0] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.228 ns) 1.070 ns aluSrcB:inst1\|Mux31~0 2 COMB LCCOMB_X29_Y17_N12 4 " "Info: 2: + IC(0.842 ns) + CELL(0.228 ns) = 1.070 ns; Loc. = LCCOMB_X29_Y17_N12; Fanout = 4; COMB Node = 'aluSrcB:inst1\|Mux31~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.070 ns" { Registrador:B|Saida[0] aluSrcB:inst1|Mux31~0 } "NODE_NAME" } } { "aluSrcB.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/aluSrcB.sv" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.053 ns) 1.497 ns Ula32:inst3\|carry_temp\[0\]~1 3 COMB LCCOMB_X29_Y17_N24 1 " "Info: 3: + IC(0.374 ns) + CELL(0.053 ns) = 1.497 ns; Loc. = LCCOMB_X29_Y17_N24; Fanout = 1; COMB Node = 'Ula32:inst3\|carry_temp\[0\]~1'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.427 ns" { aluSrcB:inst1|Mux31~0 Ula32:inst3|carry_temp[0]~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.225 ns) 1.935 ns Ula32:inst3\|carry_temp\[1\]~2 4 COMB LCCOMB_X29_Y17_N30 4 " "Info: 4: + IC(0.213 ns) + CELL(0.225 ns) = 1.935 ns; Loc. = LCCOMB_X29_Y17_N30; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[1\]~2'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.438 ns" { Ula32:inst3|carry_temp[0]~1 Ula32:inst3|carry_temp[1]~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.053 ns) 2.208 ns Ula32:inst3\|carry_temp\[3\]~15 5 COMB LCCOMB_X29_Y17_N16 1 " "Info: 5: + IC(0.220 ns) + CELL(0.053 ns) = 2.208 ns; Loc. = LCCOMB_X29_Y17_N16; Fanout = 1; COMB Node = 'Ula32:inst3\|carry_temp\[3\]~15'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.273 ns" { Ula32:inst3|carry_temp[1]~2 Ula32:inst3|carry_temp[3]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.228 ns) 2.689 ns Ula32:inst3\|carry_temp\[3\]~3 6 COMB LCCOMB_X29_Y17_N28 4 " "Info: 6: + IC(0.253 ns) + CELL(0.228 ns) = 2.689 ns; Loc. = LCCOMB_X29_Y17_N28; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[3\]~3'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.481 ns" { Ula32:inst3|carry_temp[3]~15 Ula32:inst3|carry_temp[3]~3 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.225 ns) 3.141 ns Ula32:inst3\|carry_temp\[5\]~44 7 COMB LCCOMB_X29_Y17_N22 1 " "Info: 7: + IC(0.227 ns) + CELL(0.225 ns) = 3.141 ns; Loc. = LCCOMB_X29_Y17_N22; Fanout = 1; COMB Node = 'Ula32:inst3\|carry_temp\[5\]~44'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.452 ns" { Ula32:inst3|carry_temp[3]~3 Ula32:inst3|carry_temp[5]~44 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.225 ns) 3.579 ns Ula32:inst3\|carry_temp\[5\]~45 8 COMB LCCOMB_X29_Y17_N26 3 " "Info: 8: + IC(0.213 ns) + CELL(0.225 ns) = 3.579 ns; Loc. = LCCOMB_X29_Y17_N26; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[5\]~45'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.438 ns" { Ula32:inst3|carry_temp[5]~44 Ula32:inst3|carry_temp[5]~45 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 3.850 ns Ula32:inst3\|carry_temp\[7\]~4 9 COMB LCCOMB_X29_Y17_N8 3 " "Info: 9: + IC(0.218 ns) + CELL(0.053 ns) = 3.850 ns; Loc. = LCCOMB_X29_Y17_N8; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[7\]~4'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.271 ns" { Ula32:inst3|carry_temp[5]~45 Ula32:inst3|carry_temp[7]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.201 ns) + CELL(0.053 ns) 5.104 ns Ula32:inst3\|carry_temp\[9\]~5 10 COMB LCCOMB_X33_Y25_N26 3 " "Info: 10: + IC(1.201 ns) + CELL(0.053 ns) = 5.104 ns; Loc. = LCCOMB_X33_Y25_N26; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[9\]~5'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.254 ns" { Ula32:inst3|carry_temp[7]~4 Ula32:inst3|carry_temp[9]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 5.369 ns Ula32:inst3\|carry_temp\[11\]~6 11 COMB LCCOMB_X33_Y25_N30 3 " "Info: 11: + IC(0.212 ns) + CELL(0.053 ns) = 5.369 ns; Loc. = LCCOMB_X33_Y25_N30; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[11\]~6'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.265 ns" { Ula32:inst3|carry_temp[9]~5 Ula32:inst3|carry_temp[11]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 5.639 ns Ula32:inst3\|carry_temp\[13\]~7 12 COMB LCCOMB_X33_Y25_N0 3 " "Info: 12: + IC(0.217 ns) + CELL(0.053 ns) = 5.639 ns; Loc. = LCCOMB_X33_Y25_N0; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[13\]~7'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.270 ns" { Ula32:inst3|carry_temp[11]~6 Ula32:inst3|carry_temp[13]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 5.908 ns Ula32:inst3\|carry_temp\[15\]~8 13 COMB LCCOMB_X33_Y25_N4 3 " "Info: 13: + IC(0.216 ns) + CELL(0.053 ns) = 5.908 ns; Loc. = LCCOMB_X33_Y25_N4; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[15\]~8'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:inst3|carry_temp[13]~7 Ula32:inst3|carry_temp[15]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 6.176 ns Ula32:inst3\|carry_temp\[17\]~39 14 COMB LCCOMB_X33_Y25_N20 3 " "Info: 14: + IC(0.215 ns) + CELL(0.053 ns) = 6.176 ns; Loc. = LCCOMB_X33_Y25_N20; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[17\]~39'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:inst3|carry_temp[15]~8 Ula32:inst3|carry_temp[17]~39 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 6.446 ns Ula32:inst3\|carry_temp\[19\]~9 15 COMB LCCOMB_X33_Y25_N10 3 " "Info: 15: + IC(0.217 ns) + CELL(0.053 ns) = 6.446 ns; Loc. = LCCOMB_X33_Y25_N10; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[19\]~9'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.270 ns" { Ula32:inst3|carry_temp[17]~39 Ula32:inst3|carry_temp[19]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 6.713 ns Ula32:inst3\|carry_temp\[21\]~35 16 COMB LCCOMB_X33_Y25_N16 3 " "Info: 16: + IC(0.214 ns) + CELL(0.053 ns) = 6.713 ns; Loc. = LCCOMB_X33_Y25_N16; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[21\]~35'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.267 ns" { Ula32:inst3|carry_temp[19]~9 Ula32:inst3|carry_temp[21]~35 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.053 ns) 7.381 ns Ula32:inst3\|carry_temp\[23\]~31 17 COMB LCCOMB_X32_Y23_N28 3 " "Info: 17: + IC(0.615 ns) + CELL(0.053 ns) = 7.381 ns; Loc. = LCCOMB_X32_Y23_N28; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[23\]~31'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.668 ns" { Ula32:inst3|carry_temp[21]~35 Ula32:inst3|carry_temp[23]~31 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.053 ns) 7.808 ns Ula32:inst3\|carry_temp\[25\]~27 18 COMB LCCOMB_X32_Y23_N24 3 " "Info: 18: + IC(0.374 ns) + CELL(0.053 ns) = 7.808 ns; Loc. = LCCOMB_X32_Y23_N24; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[25\]~27'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.427 ns" { Ula32:inst3|carry_temp[23]~31 Ula32:inst3|carry_temp[25]~27 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.053 ns) 8.169 ns Ula32:inst3\|carry_temp\[27\]~23 19 COMB LCCOMB_X32_Y23_N20 3 " "Info: 19: + IC(0.308 ns) + CELL(0.053 ns) = 8.169 ns; Loc. = LCCOMB_X32_Y23_N20; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[27\]~23'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.361 ns" { Ula32:inst3|carry_temp[25]~27 Ula32:inst3|carry_temp[27]~23 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.053 ns) 8.859 ns Ula32:inst3\|Mux2~1 20 COMB LCCOMB_X33_Y26_N2 3 " "Info: 20: + IC(0.637 ns) + CELL(0.053 ns) = 8.859 ns; Loc. = LCCOMB_X33_Y26_N2; Fanout = 3; COMB Node = 'Ula32:inst3\|Mux2~1'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.690 ns" { Ula32:inst3|carry_temp[27]~23 Ula32:inst3|Mux2~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.422 ns) + CELL(2.144 ns) 13.425 ns aluresult\[29\] 21 PIN PIN_L25 0 " "Info: 21: + IC(2.422 ns) + CELL(2.144 ns) = 13.425 ns; Loc. = PIN_L25; Fanout = 0; PIN Node = 'aluresult\[29\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.566 ns" { Ula32:inst3|Mux2~1 aluresult[29] } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { 128 3344 3520 144 "aluresult\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.017 ns ( 29.92 % ) " "Info: Total cell delay = 4.017 ns ( 29.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.408 ns ( 70.08 % ) " "Info: Total interconnect delay = 9.408 ns ( 70.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "13.425 ns" { Registrador:B|Saida[0] aluSrcB:inst1|Mux31~0 Ula32:inst3|carry_temp[0]~1 Ula32:inst3|carry_temp[1]~2 Ula32:inst3|carry_temp[3]~15 Ula32:inst3|carry_temp[3]~3 Ula32:inst3|carry_temp[5]~44 Ula32:inst3|carry_temp[5]~45 Ula32:inst3|carry_temp[7]~4 Ula32:inst3|carry_temp[9]~5 Ula32:inst3|carry_temp[11]~6 Ula32:inst3|carry_temp[13]~7 Ula32:inst3|carry_temp[15]~8 Ula32:inst3|carry_temp[17]~39 Ula32:inst3|carry_temp[19]~9 Ula32:inst3|carry_temp[21]~35 Ula32:inst3|carry_temp[23]~31 Ula32:inst3|carry_temp[25]~27 Ula32:inst3|carry_temp[27]~23 Ula32:inst3|Mux2~1 aluresult[29] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "13.425 ns" { Registrador:B|Saida[0] {} aluSrcB:inst1|Mux31~0 {} Ula32:inst3|carry_temp[0]~1 {} Ula32:inst3|carry_temp[1]~2 {} Ula32:inst3|carry_temp[3]~15 {} Ula32:inst3|carry_temp[3]~3 {} Ula32:inst3|carry_temp[5]~44 {} Ula32:inst3|carry_temp[5]~45 {} Ula32:inst3|carry_temp[7]~4 {} Ula32:inst3|carry_temp[9]~5 {} Ula32:inst3|carry_temp[11]~6 {} Ula32:inst3|carry_temp[13]~7 {} Ula32:inst3|carry_temp[15]~8 {} Ula32:inst3|carry_temp[17]~39 {} Ula32:inst3|carry_temp[19]~9 {} Ula32:inst3|carry_temp[21]~35 {} Ula32:inst3|carry_temp[23]~31 {} Ula32:inst3|carry_temp[25]~27 {} Ula32:inst3|carry_temp[27]~23 {} Ula32:inst3|Mux2~1 {} aluresult[29] {} } { 0.000ns 0.842ns 0.374ns 0.213ns 0.220ns 0.253ns 0.227ns 0.213ns 0.218ns 1.201ns 0.212ns 0.217ns 0.216ns 0.215ns 0.217ns 0.214ns 0.615ns 0.374ns 0.308ns 0.637ns 2.422ns } { 0.000ns 0.228ns 0.053ns 0.225ns 0.053ns 0.228ns 0.225ns 0.225ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.636 ns" { clk clk~clkctrl Registrador:B|Saida[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.636 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:B|Saida[0] {} } { 0.000ns 0.000ns 0.343ns 0.831ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "13.425 ns" { Registrador:B|Saida[0] aluSrcB:inst1|Mux31~0 Ula32:inst3|carry_temp[0]~1 Ula32:inst3|carry_temp[1]~2 Ula32:inst3|carry_temp[3]~15 Ula32:inst3|carry_temp[3]~3 Ula32:inst3|carry_temp[5]~44 Ula32:inst3|carry_temp[5]~45 Ula32:inst3|carry_temp[7]~4 Ula32:inst3|carry_temp[9]~5 Ula32:inst3|carry_temp[11]~6 Ula32:inst3|carry_temp[13]~7 Ula32:inst3|carry_temp[15]~8 Ula32:inst3|carry_temp[17]~39 Ula32:inst3|carry_temp[19]~9 Ula32:inst3|carry_temp[21]~35 Ula32:inst3|carry_temp[23]~31 Ula32:inst3|carry_temp[25]~27 Ula32:inst3|carry_temp[27]~23 Ula32:inst3|Mux2~1 aluresult[29] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "13.425 ns" { Registrador:B|Saida[0] {} aluSrcB:inst1|Mux31~0 {} Ula32:inst3|carry_temp[0]~1 {} Ula32:inst3|carry_temp[1]~2 {} Ula32:inst3|carry_temp[3]~15 {} Ula32:inst3|carry_temp[3]~3 {} Ula32:inst3|carry_temp[5]~44 {} Ula32:inst3|carry_temp[5]~45 {} Ula32:inst3|carry_temp[7]~4 {} Ula32:inst3|carry_temp[9]~5 {} Ula32:inst3|carry_temp[11]~6 {} Ula32:inst3|carry_temp[13]~7 {} Ula32:inst3|carry_temp[15]~8 {} Ula32:inst3|carry_temp[17]~39 {} Ula32:inst3|carry_temp[19]~9 {} Ula32:inst3|carry_temp[21]~35 {} Ula32:inst3|carry_temp[23]~31 {} Ula32:inst3|carry_temp[25]~27 {} Ula32:inst3|carry_temp[27]~23 {} Ula32:inst3|Mux2~1 {} aluresult[29] {} } { 0.000ns 0.842ns 0.374ns 0.213ns 0.220ns 0.253ns 0.227ns 0.213ns 0.218ns 1.201ns 0.212ns 0.217ns 0.216ns 0.215ns 0.217ns 0.214ns 0.615ns 0.374ns 0.308ns 0.637ns 2.422ns } { 0.000ns 0.228ns 0.053ns 0.225ns 0.053ns 0.228ns 0.225ns 0.225ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "clk debug 7.266 ns Longest " "Info: Longest tpd from source pin \"clk\" to destination pin \"debug\" is 7.266 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns clk 1 CLK PIN_P23 8 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 8; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.308 ns) + CELL(2.114 ns) 7.266 ns debug 2 PIN PIN_U20 0 " "Info: 2: + IC(4.308 ns) + CELL(2.114 ns) = 7.266 ns; Loc. = PIN_U20; Fanout = 0; PIN Node = 'debug'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.422 ns" { clk debug } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { 536 2000 2176 552 "debug" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.958 ns ( 40.71 % ) " "Info: Total cell delay = 2.958 ns ( 40.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.308 ns ( 59.29 % ) " "Info: Total interconnect delay = 4.308 ns ( 59.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.266 ns" { clk debug } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.266 ns" { clk {} clk~combout {} debug {} } { 0.000ns 0.000ns 4.308ns } { 0.000ns 0.844ns 2.114ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "unidadeControle:inst17\|muxpcsource\[0\] reset clk -2.964 ns register " "Info: th for register \"unidadeControle:inst17\|muxpcsource\[0\]\" (data pin = \"reset\", clock pin = \"clk\") is -2.964 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.625 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.625 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns clk 1 CLK PIN_P23 8 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 8; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.187 ns clk~clkctrl 2 COMB CLKCTRL_G3 1425 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1425; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.618 ns) 2.625 ns unidadeControle:inst17\|muxpcsource\[0\] 3 REG LCFF_X23_Y15_N17 32 " "Info: 3: + IC(0.820 ns) + CELL(0.618 ns) = 2.625 ns; Loc. = LCFF_X23_Y15_N17; Fanout = 32; REG Node = 'unidadeControle:inst17\|muxpcsource\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.438 ns" { clk~clkctrl unidadeControle:inst17|muxpcsource[0] } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.462 ns ( 55.70 % ) " "Info: Total cell delay = 1.462 ns ( 55.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.163 ns ( 44.30 % ) " "Info: Total interconnect delay = 1.163 ns ( 44.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.625 ns" { clk clk~clkctrl unidadeControle:inst17|muxpcsource[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.625 ns" { clk {} clk~combout {} clk~clkctrl {} unidadeControle:inst17|muxpcsource[0] {} } { 0.000ns 0.000ns 0.343ns 0.820ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 120 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.738 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_N25 43 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N25; Fanout = 43; PIN Node = 'reset'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -912 472 640 -896 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.477 ns) + CELL(0.397 ns) 5.738 ns unidadeControle:inst17\|muxpcsource\[0\] 2 REG LCFF_X23_Y15_N17 32 " "Info: 2: + IC(4.477 ns) + CELL(0.397 ns) = 5.738 ns; Loc. = LCFF_X23_Y15_N17; Fanout = 32; REG Node = 'unidadeControle:inst17\|muxpcsource\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.874 ns" { reset unidadeControle:inst17|muxpcsource[0] } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/absn2/Desktop/cpu_hardware/CPUQuartus/unidadeControle.sv" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.261 ns ( 21.98 % ) " "Info: Total cell delay = 1.261 ns ( 21.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.477 ns ( 78.02 % ) " "Info: Total interconnect delay = 4.477 ns ( 78.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.738 ns" { reset unidadeControle:inst17|muxpcsource[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.738 ns" { reset {} reset~combout {} unidadeControle:inst17|muxpcsource[0] {} } { 0.000ns 0.000ns 4.477ns } { 0.000ns 0.864ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.625 ns" { clk clk~clkctrl unidadeControle:inst17|muxpcsource[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.625 ns" { clk {} clk~combout {} clk~clkctrl {} unidadeControle:inst17|muxpcsource[0] {} } { 0.000ns 0.000ns 0.343ns 0.820ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.738 ns" { reset unidadeControle:inst17|muxpcsource[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.738 ns" { reset {} reset~combout {} unidadeControle:inst17|muxpcsource[0] {} } { 0.000ns 0.000ns 4.477ns } { 0.000ns 0.864ns 0.397ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 41 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4398 " "Info: Peak virtual memory: 4398 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 19:54:49 2019 " "Info: Processing ended: Wed Oct 16 19:54:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
