Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 4fbbc2702a8e46e58db89a5154e3a779 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot task2_tb_behav xil_defaultlib.task2_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port Y [C:/Users/Lori/DigitalDesign/Assignment_3/Assignment_3.srcs/sim_1/new/task2_tb.v:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.task2
Compiling module xil_defaultlib.task2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot task2_tb_behav
