<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SIRegisterInfo.cpp source code [llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='SIRegisterInfo.cpp.html'>SIRegisterInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- SIRegisterInfo.cpp - SI Register Information ---------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// SI implementation of the TargetRegisterInfo class.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="SIRegisterInfo.h.html">"SIRegisterInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="AMDGPURegisterBankInfo.h.html">"AMDGPURegisterBankInfo.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="AMDGPUSubtarget.h.html">"AMDGPUSubtarget.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="SIInstrInfo.h.html">"SIInstrInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="SIMachineFunctionInfo.h.html">"SIMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/LiveIntervals.h.html">"llvm/CodeGen/LiveIntervals.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineDominators.h.html">"llvm/CodeGen/MachineDominators.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/RegisterScavenging.h.html">"llvm/CodeGen/RegisterScavenging.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/SlotIndexes.h.html">"llvm/CodeGen/SlotIndexes.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/IR/LLVMContext.h.html">"llvm/IR/LLVMContext.h"</a></u></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL14hasPressureSetPKij" title='hasPressureSet' data-type='bool hasPressureSet(const int * PSets, unsigned int PSetID)' data-ref="_ZL14hasPressureSetPKij">hasPressureSet</dfn>(<em>const</em> <em>int</em> *<dfn class="local col1 decl" id="1PSets" title='PSets' data-type='const int *' data-ref="1PSets">PSets</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="2PSetID" title='PSetID' data-type='unsigned int' data-ref="2PSetID">PSetID</dfn>) {</td></tr>
<tr><th id="32">32</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="3i" title='i' data-type='unsigned int' data-ref="3i">i</dfn> = <var>0</var>; <a class="local col1 ref" href="#1PSets" title='PSets' data-ref="1PSets">PSets</a>[<a class="local col3 ref" href="#3i" title='i' data-ref="3i">i</a>] != -<var>1</var>; ++<a class="local col3 ref" href="#3i" title='i' data-ref="3i">i</a>) {</td></tr>
<tr><th id="33">33</th><td>    <b>if</b> (<a class="local col1 ref" href="#1PSets" title='PSets' data-ref="1PSets">PSets</a>[<a class="local col3 ref" href="#3i" title='i' data-ref="3i">i</a>] == (<em>int</em>)<a class="local col2 ref" href="#2PSetID" title='PSetID' data-ref="2PSetID">PSetID</a>)</td></tr>
<tr><th id="34">34</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="35">35</th><td>  }</td></tr>
<tr><th id="36">36</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="37">37</th><td>}</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><em>void</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo19classifyPressureSetEjjRNS_9BitVectorE" title='llvm::SIRegisterInfo::classifyPressureSet' data-ref="_ZNK4llvm14SIRegisterInfo19classifyPressureSetEjjRNS_9BitVectorE">classifyPressureSet</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="4PSetID" title='PSetID' data-type='unsigned int' data-ref="4PSetID">PSetID</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="5Reg" title='Reg' data-type='unsigned int' data-ref="5Reg">Reg</dfn>,</td></tr>
<tr><th id="40">40</th><td>                                         <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col6 decl" id="6PressureSets" title='PressureSets' data-type='llvm::BitVector &amp;' data-ref="6PressureSets">PressureSets</dfn>) <em>const</em> {</td></tr>
<tr><th id="41">41</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator">MCRegUnitIterator</a> <span class='error' title="no matching constructor for initialization of &apos;llvm::MCRegUnitIterator&apos;"><dfn class="local col7 decl" id="7U" title='U' data-type='llvm::MCRegUnitIterator' data-ref="7U">U</dfn></span>(Reg, <b>this</b>); U.isValid(); ++U) {</td></tr>
<tr><th id="42">42</th><td>    <em>const</em> <em>int</em> *<dfn class="local col8 decl" id="8PSets" title='PSets' data-type='const int *' data-ref="8PSets">PSets</dfn> = getRegUnitPressureSets(*U);</td></tr>
<tr><th id="43">43</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL14hasPressureSetPKij" title='hasPressureSet' data-use='c' data-ref="_ZL14hasPressureSetPKij">hasPressureSet</a>(<a class="local col8 ref" href="#8PSets" title='PSets' data-ref="8PSets">PSets</a>, <a class="local col4 ref" href="#4PSetID" title='PSetID' data-ref="4PSetID">PSetID</a>)) {</td></tr>
<tr><th id="44">44</th><td>      <a class="local col6 ref" href="#6PressureSets" title='PressureSets' data-ref="6PressureSets">PressureSets</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="local col4 ref" href="#4PSetID" title='PSetID' data-ref="4PSetID">PSetID</a>);</td></tr>
<tr><th id="45">45</th><td>      <b>break</b>;</td></tr>
<tr><th id="46">46</th><td>    }</td></tr>
<tr><th id="47">47</th><td>  }</td></tr>
<tr><th id="48">48</th><td>}</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnableSpillSGPRToSMEM" title='EnableSpillSGPRToSMEM' data-type='cl::opt&lt;bool&gt;' data-ref="EnableSpillSGPRToSMEM">EnableSpillSGPRToSMEM</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="51">51</th><td>  <q>"amdgpu-spill-sgpr-to-smem"</q>,</td></tr>
<tr><th id="52">52</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Use scalar stores to spill SGPRs if supported by subtarget"</q>),</td></tr>
<tr><th id="53">53</th><td>  <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>));</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnableSpillSGPRToVGPR" title='EnableSpillSGPRToVGPR' data-type='cl::opt&lt;bool&gt;' data-ref="EnableSpillSGPRToVGPR">EnableSpillSGPRToVGPR</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="56">56</th><td>  <q>"amdgpu-spill-sgpr-to-vgpr"</q>,</td></tr>
<tr><th id="57">57</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable spilling VGPRs to SGPRs"</q>),</td></tr>
<tr><th id="58">58</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::ReallyHidden" title='llvm::cl::OptionHidden::ReallyHidden' data-ref="llvm::cl::OptionHidden::ReallyHidden">ReallyHidden</a>,</td></tr>
<tr><th id="59">59</th><td>  <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>));</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def" id="_ZN4llvm14SIRegisterInfoC1ERKNS_12GCNSubtargetE" title='llvm::SIRegisterInfo::SIRegisterInfo' data-ref="_ZN4llvm14SIRegisterInfoC1ERKNS_12GCNSubtargetE">SIRegisterInfo</dfn>(<em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col9 decl" id="9ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="9ST">ST</dfn>) :</td></tr>
<tr><th id="62">62</th><td>  <a class="type" href="AMDGPURegisterInfo.h.html#llvm::AMDGPURegisterInfo" title='llvm::AMDGPURegisterInfo' data-ref="llvm::AMDGPURegisterInfo">AMDGPURegisterInfo</a><a class="ref" href="AMDGPURegisterInfo.h.html#_ZN4llvm18AMDGPURegisterInfoC1Ev" title='llvm::AMDGPURegisterInfo::AMDGPURegisterInfo' data-ref="_ZN4llvm18AMDGPURegisterInfoC1Ev">(</a>),</td></tr>
<tr><th id="63">63</th><td>  SGPRPressureSets(<span class='error' title="use of undeclared identifier &apos;getNumRegPressureSets&apos;">getNumRegPressureSets</span>()),</td></tr>
<tr><th id="64">64</th><td>  VGPRPressureSets(<span class='error' title="use of undeclared identifier &apos;getNumRegPressureSets&apos;">getNumRegPressureSets</span>()),</td></tr>
<tr><th id="65">65</th><td>  <a class="member" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::SpillSGPRToVGPR" title='llvm::SIRegisterInfo::SpillSGPRToVGPR' data-ref="llvm::SIRegisterInfo::SpillSGPRToVGPR">SpillSGPRToVGPR</a>(<b>false</b>),</td></tr>
<tr><th id="66">66</th><td>  <a class="member" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::SpillSGPRToSMEM" title='llvm::SIRegisterInfo::SpillSGPRToSMEM' data-ref="llvm::SIRegisterInfo::SpillSGPRToSMEM">SpillSGPRToSMEM</a>(<b>false</b>) {</td></tr>
<tr><th id="67">67</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableSpillSGPRToSMEM" title='EnableSpillSGPRToSMEM' data-use='m' data-ref="EnableSpillSGPRToSMEM">EnableSpillSGPRToSMEM</a> &amp;&amp; <a class="local col9 ref" href="#9ST" title='ST' data-ref="9ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget15hasScalarStoresEv" title='llvm::GCNSubtarget::hasScalarStores' data-ref="_ZNK4llvm12GCNSubtarget15hasScalarStoresEv">hasScalarStores</a>())</td></tr>
<tr><th id="68">68</th><td>    <a class="member" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::SpillSGPRToSMEM" title='llvm::SIRegisterInfo::SpillSGPRToSMEM' data-ref="llvm::SIRegisterInfo::SpillSGPRToSMEM">SpillSGPRToSMEM</a> = <b>true</b>;</td></tr>
<tr><th id="69">69</th><td>  <b>else</b> <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableSpillSGPRToVGPR" title='EnableSpillSGPRToVGPR' data-use='m' data-ref="EnableSpillSGPRToVGPR">EnableSpillSGPRToVGPR</a>)</td></tr>
<tr><th id="70">70</th><td>    <a class="member" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::SpillSGPRToVGPR" title='llvm::SIRegisterInfo::SpillSGPRToVGPR' data-ref="llvm::SIRegisterInfo::SpillSGPRToVGPR">SpillSGPRToVGPR</a> = <b>true</b>;</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="10NumRegPressureSets" title='NumRegPressureSets' data-type='unsigned int' data-ref="10NumRegPressureSets">NumRegPressureSets</dfn> = <span class='error' title="use of undeclared identifier &apos;getNumRegPressureSets&apos;">getNumRegPressureSets</span>();</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td>  <a class="member" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::SGPRSetID" title='llvm::SIRegisterInfo::SGPRSetID' data-ref="llvm::SIRegisterInfo::SGPRSetID">SGPRSetID</a> = <a class="local col0 ref" href="#10NumRegPressureSets" title='NumRegPressureSets' data-ref="10NumRegPressureSets">NumRegPressureSets</a>;</td></tr>
<tr><th id="75">75</th><td>  <a class="member" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::VGPRSetID" title='llvm::SIRegisterInfo::VGPRSetID' data-ref="llvm::SIRegisterInfo::VGPRSetID">VGPRSetID</a> = <a class="local col0 ref" href="#10NumRegPressureSets" title='NumRegPressureSets' data-ref="10NumRegPressureSets">NumRegPressureSets</a>;</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="11i" title='i' data-type='unsigned int' data-ref="11i">i</dfn> = <var>0</var>; <a class="local col1 ref" href="#11i" title='i' data-ref="11i">i</a> &lt; <a class="local col0 ref" href="#10NumRegPressureSets" title='NumRegPressureSets' data-ref="10NumRegPressureSets">NumRegPressureSets</a>; ++<a class="local col1 ref" href="#11i" title='i' data-ref="11i">i</a>) {</td></tr>
<tr><th id="78">78</th><td>    classifyPressureSet(i, AMDGPU::<span class='error' title="no member named &apos;SGPR0&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR0</span>, SGPRPressureSets);</td></tr>
<tr><th id="79">79</th><td>    classifyPressureSet(i, AMDGPU::<span class='error' title="no member named &apos;VGPR0&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR0</span>, VGPRPressureSets);</td></tr>
<tr><th id="80">80</th><td>  }</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>  <i>// Determine the number of reg units for each pressure set.</i></td></tr>
<tr><th id="83">83</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <dfn class="local col2 decl" id="12PressureSetRegUnits" title='PressureSetRegUnits' data-type='std::vector&lt;unsigned int&gt;' data-ref="12PressureSetRegUnits">PressureSetRegUnits</dfn><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1EmRKT_RKT0_" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1EmRKT_RKT0_">(</a><a class="local col0 ref" href="#10NumRegPressureSets" title='NumRegPressureSets' data-ref="10NumRegPressureSets">NumRegPressureSets</a>, <var>0</var>);</td></tr>
<tr><th id="84">84</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="13i" title='i' data-type='unsigned int' data-ref="13i">i</dfn> = <var>0</var>, <dfn class="local col4 decl" id="14e" title='e' data-type='unsigned int' data-ref="14e">e</dfn> = <span class='error' title="use of undeclared identifier &apos;getNumRegUnits&apos;">getNumRegUnits</span>(); <a class="local col3 ref" href="#13i" title='i' data-ref="13i">i</a> != <a class="local col4 ref" href="#14e" title='e' data-ref="14e">e</a>; ++<a class="local col3 ref" href="#13i" title='i' data-ref="13i">i</a>) {</td></tr>
<tr><th id="85">85</th><td>    <em>const</em> <em>int</em> *<dfn class="local col5 decl" id="15PSets" title='PSets' data-type='const int *' data-ref="15PSets">PSets</dfn> = <a class="member" href="#_ZNK4llvm14SIRegisterInfo22getRegUnitPressureSetsEj" title='llvm::SIRegisterInfo::getRegUnitPressureSets' data-ref="_ZNK4llvm14SIRegisterInfo22getRegUnitPressureSetsEj">getRegUnitPressureSets</a>(<a class="local col3 ref" href="#13i" title='i' data-ref="13i">i</a>);</td></tr>
<tr><th id="86">86</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="16j" title='j' data-type='unsigned int' data-ref="16j">j</dfn> = <var>0</var>; <a class="local col5 ref" href="#15PSets" title='PSets' data-ref="15PSets">PSets</a>[<a class="local col6 ref" href="#16j" title='j' data-ref="16j">j</a>] != -<var>1</var>; ++<a class="local col6 ref" href="#16j" title='j' data-ref="16j">j</a>) {</td></tr>
<tr><th id="87">87</th><td>      ++<a class="local col2 ref" href="#12PressureSetRegUnits" title='PressureSetRegUnits' data-ref="12PressureSetRegUnits">PressureSetRegUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#15PSets" title='PSets' data-ref="15PSets">PSets</a>[<a class="local col6 ref" href="#16j" title='j' data-ref="16j">j</a>]]</a>;</td></tr>
<tr><th id="88">88</th><td>    }</td></tr>
<tr><th id="89">89</th><td>  }</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="17VGPRMax" title='VGPRMax' data-type='unsigned int' data-ref="17VGPRMax">VGPRMax</dfn> = <var>0</var>, <dfn class="local col8 decl" id="18SGPRMax" title='SGPRMax' data-type='unsigned int' data-ref="18SGPRMax">SGPRMax</dfn> = <var>0</var>;</td></tr>
<tr><th id="92">92</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="19i" title='i' data-type='unsigned int' data-ref="19i">i</dfn> = <var>0</var>; <a class="local col9 ref" href="#19i" title='i' data-ref="19i">i</a> &lt; <a class="local col0 ref" href="#10NumRegPressureSets" title='NumRegPressureSets' data-ref="10NumRegPressureSets">NumRegPressureSets</a>; ++<a class="local col9 ref" href="#19i" title='i' data-ref="19i">i</a>) {</td></tr>
<tr><th id="93">93</th><td>    <b>if</b> (<a class="member" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo17isVGPRPressureSetEj" title='llvm::SIRegisterInfo::isVGPRPressureSet' data-ref="_ZNK4llvm14SIRegisterInfo17isVGPRPressureSetEj">isVGPRPressureSet</a>(<a class="local col9 ref" href="#19i" title='i' data-ref="19i">i</a>) &amp;&amp; <a class="local col2 ref" href="#12PressureSetRegUnits" title='PressureSetRegUnits' data-ref="12PressureSetRegUnits">PressureSetRegUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#19i" title='i' data-ref="19i">i</a>]</a> &gt; <a class="local col7 ref" href="#17VGPRMax" title='VGPRMax' data-ref="17VGPRMax">VGPRMax</a>) {</td></tr>
<tr><th id="94">94</th><td>      <a class="member" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::VGPRSetID" title='llvm::SIRegisterInfo::VGPRSetID' data-ref="llvm::SIRegisterInfo::VGPRSetID">VGPRSetID</a> = <a class="local col9 ref" href="#19i" title='i' data-ref="19i">i</a>;</td></tr>
<tr><th id="95">95</th><td>      <a class="local col7 ref" href="#17VGPRMax" title='VGPRMax' data-ref="17VGPRMax">VGPRMax</a> = <a class="local col2 ref" href="#12PressureSetRegUnits" title='PressureSetRegUnits' data-ref="12PressureSetRegUnits">PressureSetRegUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#19i" title='i' data-ref="19i">i</a>]</a>;</td></tr>
<tr><th id="96">96</th><td>      <b>continue</b>;</td></tr>
<tr><th id="97">97</th><td>    }</td></tr>
<tr><th id="98">98</th><td>    <b>if</b> (<a class="member" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo17isSGPRPressureSetEj" title='llvm::SIRegisterInfo::isSGPRPressureSet' data-ref="_ZNK4llvm14SIRegisterInfo17isSGPRPressureSetEj">isSGPRPressureSet</a>(<a class="local col9 ref" href="#19i" title='i' data-ref="19i">i</a>) &amp;&amp; <a class="local col2 ref" href="#12PressureSetRegUnits" title='PressureSetRegUnits' data-ref="12PressureSetRegUnits">PressureSetRegUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#19i" title='i' data-ref="19i">i</a>]</a> &gt; <a class="local col8 ref" href="#18SGPRMax" title='SGPRMax' data-ref="18SGPRMax">SGPRMax</a>) {</td></tr>
<tr><th id="99">99</th><td>      <a class="member" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::SGPRSetID" title='llvm::SIRegisterInfo::SGPRSetID' data-ref="llvm::SIRegisterInfo::SGPRSetID">SGPRSetID</a> = <a class="local col9 ref" href="#19i" title='i' data-ref="19i">i</a>;</td></tr>
<tr><th id="100">100</th><td>      <a class="local col8 ref" href="#18SGPRMax" title='SGPRMax' data-ref="18SGPRMax">SGPRMax</a> = <a class="local col2 ref" href="#12PressureSetRegUnits" title='PressureSetRegUnits' data-ref="12PressureSetRegUnits">PressureSetRegUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#19i" title='i' data-ref="19i">i</a>]</a>;</td></tr>
<tr><th id="101">101</th><td>    }</td></tr>
<tr><th id="102">102</th><td>  }</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SGPRSetID &lt; NumRegPressureSets &amp;&amp; VGPRSetID &lt; NumRegPressureSets) ? void (0) : __assert_fail (&quot;SGPRSetID &lt; NumRegPressureSets &amp;&amp; VGPRSetID &lt; NumRegPressureSets&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp&quot;, 105, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::SGPRSetID" title='llvm::SIRegisterInfo::SGPRSetID' data-ref="llvm::SIRegisterInfo::SGPRSetID">SGPRSetID</a> &lt; <a class="local col0 ref" href="#10NumRegPressureSets" title='NumRegPressureSets' data-ref="10NumRegPressureSets">NumRegPressureSets</a> &amp;&amp;</td></tr>
<tr><th id="105">105</th><td>         <a class="member" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo::VGPRSetID" title='llvm::SIRegisterInfo::VGPRSetID' data-ref="llvm::SIRegisterInfo::VGPRSetID">VGPRSetID</a> &lt; <a class="local col0 ref" href="#10NumRegPressureSets" title='NumRegPressureSets' data-ref="10NumRegPressureSets">NumRegPressureSets</a>);</td></tr>
<tr><th id="106">106</th><td>}</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><em>unsigned</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo31reservedPrivateSegmentBufferRegERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::reservedPrivateSegmentBufferReg' data-ref="_ZNK4llvm14SIRegisterInfo31reservedPrivateSegmentBufferRegERKNS_15MachineFunctionE">reservedPrivateSegmentBufferReg</dfn>(</td></tr>
<tr><th id="109">109</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="20MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="20MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col1 decl" id="21ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="21ST">ST</dfn> = <a class="local col0 ref" href="#20MF" title='MF' data-ref="20MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="112">112</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="22BaseIdx" title='BaseIdx' data-type='unsigned int' data-ref="22BaseIdx">BaseIdx</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm9alignDownEmmm" title='llvm::alignDown' data-ref="_ZN4llvm9alignDownEmmm">alignDown</a>(<a class="local col1 ref" href="#21ST" title='ST' data-ref="21ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsERKNS_15MachineFunctionE" title='llvm::GCNSubtarget::getMaxNumSGPRs' data-ref="_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsERKNS_15MachineFunctionE">getMaxNumSGPRs</a>(<a class="local col0 ref" href="#20MF" title='MF' data-ref="20MF">MF</a>), <var>4</var>) - <var>4</var>;</td></tr>
<tr><th id="113">113</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="23BaseReg" title='BaseReg' data-type='unsigned int' data-ref="23BaseReg">BaseReg</dfn>(AMDGPU::<span class='error' title="no member named &apos;SGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_32RegClass</span>.getRegister(BaseIdx));</td></tr>
<tr><th id="114">114</th><td>  <b>return</b> getMatchingSuperReg(BaseReg, AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>, &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_128RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_128RegClass</span>);</td></tr>
<tr><th id="115">115</th><td>}</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL40findPrivateSegmentWaveByteOffsetRegIndexj" title='findPrivateSegmentWaveByteOffsetRegIndex' data-type='unsigned int findPrivateSegmentWaveByteOffsetRegIndex(unsigned int RegCount)' data-ref="_ZL40findPrivateSegmentWaveByteOffsetRegIndexj">findPrivateSegmentWaveByteOffsetRegIndex</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="24RegCount" title='RegCount' data-type='unsigned int' data-ref="24RegCount">RegCount</dfn>) {</td></tr>
<tr><th id="118">118</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="25Reg" title='Reg' data-type='unsigned int' data-ref="25Reg">Reg</dfn>;</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td>  <i>// Try to place it in a hole after PrivateSegmentBufferReg.</i></td></tr>
<tr><th id="121">121</th><td>  <b>if</b> (<a class="local col4 ref" href="#24RegCount" title='RegCount' data-ref="24RegCount">RegCount</a> &amp; <var>3</var>) {</td></tr>
<tr><th id="122">122</th><td>    <i>// We cannot put the segment buffer in (Idx - 4) ... (Idx - 1) due to</i></td></tr>
<tr><th id="123">123</th><td><i>    // alignment constraints, so we have a hole where can put the wave offset.</i></td></tr>
<tr><th id="124">124</th><td>    <a class="local col5 ref" href="#25Reg" title='Reg' data-ref="25Reg">Reg</a> = <a class="local col4 ref" href="#24RegCount" title='RegCount' data-ref="24RegCount">RegCount</a> - <var>1</var>;</td></tr>
<tr><th id="125">125</th><td>  } <b>else</b> {</td></tr>
<tr><th id="126">126</th><td>    <i>// We can put the segment buffer in (Idx - 4) ... (Idx - 1) and put the</i></td></tr>
<tr><th id="127">127</th><td><i>    // wave offset before it.</i></td></tr>
<tr><th id="128">128</th><td>    <a class="local col5 ref" href="#25Reg" title='Reg' data-ref="25Reg">Reg</a> = <a class="local col4 ref" href="#24RegCount" title='RegCount' data-ref="24RegCount">RegCount</a> - <var>5</var>;</td></tr>
<tr><th id="129">129</th><td>  }</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td>  <b>return</b> <a class="local col5 ref" href="#25Reg" title='Reg' data-ref="25Reg">Reg</a>;</td></tr>
<tr><th id="132">132</th><td>}</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><em>unsigned</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo39reservedPrivateSegmentWaveByteOffsetRegERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::reservedPrivateSegmentWaveByteOffsetReg' data-ref="_ZNK4llvm14SIRegisterInfo39reservedPrivateSegmentWaveByteOffsetRegERKNS_15MachineFunctionE">reservedPrivateSegmentWaveByteOffsetReg</dfn>(</td></tr>
<tr><th id="135">135</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="26MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="26MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="136">136</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col7 decl" id="27ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="27ST">ST</dfn> = <a class="local col6 ref" href="#26MF" title='MF' data-ref="26MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="137">137</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="28Reg" title='Reg' data-type='unsigned int' data-ref="28Reg">Reg</dfn> = <a class="tu ref" href="#_ZL40findPrivateSegmentWaveByteOffsetRegIndexj" title='findPrivateSegmentWaveByteOffsetRegIndex' data-use='c' data-ref="_ZL40findPrivateSegmentWaveByteOffsetRegIndexj">findPrivateSegmentWaveByteOffsetRegIndex</a>(<a class="local col7 ref" href="#27ST" title='ST' data-ref="27ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsERKNS_15MachineFunctionE" title='llvm::GCNSubtarget::getMaxNumSGPRs' data-ref="_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsERKNS_15MachineFunctionE">getMaxNumSGPRs</a>(<a class="local col6 ref" href="#26MF" title='MF' data-ref="26MF">MF</a>));</td></tr>
<tr><th id="138">138</th><td>  <b>return</b> AMDGPU::<span class='error' title="no member named &apos;SGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_32RegClass</span>.getRegister(Reg);</td></tr>
<tr><th id="139">139</th><td>}</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo15getReservedRegsERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getReservedRegs' data-ref="_ZNK4llvm14SIRegisterInfo15getReservedRegsERKNS_15MachineFunctionE">getReservedRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="29MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="29MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="142">142</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col0 decl" id="30Reserved" title='Reserved' data-type='llvm::BitVector' data-ref="30Reserved">Reserved</dfn>(<span class='error' title="use of undeclared identifier &apos;getNumRegs&apos;">getNumRegs</span>());</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>  <i>// EXEC_LO and EXEC_HI could be allocated and used as regular register, but</i></td></tr>
<tr><th id="145">145</th><td><i>  // this seems likely to result in bugs, so I'm marking them as reserved.</i></td></tr>
<tr><th id="146">146</th><td>  reserveRegisterTuples(Reserved, AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>);</td></tr>
<tr><th id="147">147</th><td>  reserveRegisterTuples(Reserved, AMDGPU::<span class='error' title="no member named &apos;FLAT_SCR&apos; in namespace &apos;llvm::AMDGPU&apos;">FLAT_SCR</span>);</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>  <i>// M0 has to be reserved so that llvm accepts it as a live-in into a block.</i></td></tr>
<tr><th id="150">150</th><td>  reserveRegisterTuples(Reserved, AMDGPU::<span class='error' title="no member named &apos;M0&apos; in namespace &apos;llvm::AMDGPU&apos;">M0</span>);</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td>  <i>// Reserve src_vccz, src_execz, src_scc.</i></td></tr>
<tr><th id="153">153</th><td>  reserveRegisterTuples(Reserved, AMDGPU::<span class='error' title="no member named &apos;SRC_VCCZ&apos; in namespace &apos;llvm::AMDGPU&apos;">SRC_VCCZ</span>);</td></tr>
<tr><th id="154">154</th><td>  reserveRegisterTuples(Reserved, AMDGPU::<span class='error' title="no member named &apos;SRC_EXECZ&apos; in namespace &apos;llvm::AMDGPU&apos;">SRC_EXECZ</span>);</td></tr>
<tr><th id="155">155</th><td>  reserveRegisterTuples(Reserved, AMDGPU::<span class='error' title="no member named &apos;SRC_SCC&apos; in namespace &apos;llvm::AMDGPU&apos;">SRC_SCC</span>);</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td>  <i>// Reserve the memory aperture registers.</i></td></tr>
<tr><th id="158">158</th><td>  reserveRegisterTuples(Reserved, AMDGPU::<span class='error' title="no member named &apos;SRC_SHARED_BASE&apos; in namespace &apos;llvm::AMDGPU&apos;">SRC_SHARED_BASE</span>);</td></tr>
<tr><th id="159">159</th><td>  reserveRegisterTuples(Reserved, AMDGPU::<span class='error' title="no member named &apos;SRC_SHARED_LIMIT&apos; in namespace &apos;llvm::AMDGPU&apos;">SRC_SHARED_LIMIT</span>);</td></tr>
<tr><th id="160">160</th><td>  reserveRegisterTuples(Reserved, AMDGPU::<span class='error' title="no member named &apos;SRC_PRIVATE_BASE&apos; in namespace &apos;llvm::AMDGPU&apos;">SRC_PRIVATE_BASE</span>);</td></tr>
<tr><th id="161">161</th><td>  reserveRegisterTuples(Reserved, AMDGPU::<span class='error' title="no member named &apos;SRC_PRIVATE_LIMIT&apos; in namespace &apos;llvm::AMDGPU&apos;">SRC_PRIVATE_LIMIT</span>);</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td>  <i>// Reserve src_pops_exiting_wave_id - support is not implemented in Codegen.</i></td></tr>
<tr><th id="164">164</th><td>  reserveRegisterTuples(Reserved, AMDGPU::<span class='error' title="no member named &apos;SRC_POPS_EXITING_WAVE_ID&apos; in namespace &apos;llvm::AMDGPU&apos;">SRC_POPS_EXITING_WAVE_ID</span>);</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td>  <i>// Reserve xnack_mask registers - support is not implemented in Codegen.</i></td></tr>
<tr><th id="167">167</th><td>  reserveRegisterTuples(Reserved, AMDGPU::<span class='error' title="no member named &apos;XNACK_MASK&apos; in namespace &apos;llvm::AMDGPU&apos;">XNACK_MASK</span>);</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td>  <i>// Reserve lds_direct register - support is not implemented in Codegen.</i></td></tr>
<tr><th id="170">170</th><td>  reserveRegisterTuples(Reserved, AMDGPU::<span class='error' title="no member named &apos;LDS_DIRECT&apos; in namespace &apos;llvm::AMDGPU&apos;">LDS_DIRECT</span>);</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td>  <i>// Reserve Trap Handler registers - support is not implemented in Codegen.</i></td></tr>
<tr><th id="173">173</th><td>  reserveRegisterTuples(Reserved, AMDGPU::<span class='error' title="no member named &apos;TBA&apos; in namespace &apos;llvm::AMDGPU&apos;">TBA</span>);</td></tr>
<tr><th id="174">174</th><td>  reserveRegisterTuples(Reserved, AMDGPU::<span class='error' title="no member named &apos;TMA&apos; in namespace &apos;llvm::AMDGPU&apos;">TMA</span>);</td></tr>
<tr><th id="175">175</th><td>  reserveRegisterTuples(Reserved, AMDGPU::<span class='error' title="no member named &apos;TTMP0_TTMP1&apos; in namespace &apos;llvm::AMDGPU&apos;">TTMP0_TTMP1</span>);</td></tr>
<tr><th id="176">176</th><td>  reserveRegisterTuples(Reserved, AMDGPU::<span class='error' title="no member named &apos;TTMP2_TTMP3&apos; in namespace &apos;llvm::AMDGPU&apos;">TTMP2_TTMP3</span>);</td></tr>
<tr><th id="177">177</th><td>  reserveRegisterTuples(Reserved, AMDGPU::<span class='error' title="no member named &apos;TTMP4_TTMP5&apos; in namespace &apos;llvm::AMDGPU&apos;">TTMP4_TTMP5</span>);</td></tr>
<tr><th id="178">178</th><td>  reserveRegisterTuples(Reserved, AMDGPU::<span class='error' title="no member named &apos;TTMP6_TTMP7&apos; in namespace &apos;llvm::AMDGPU&apos;">TTMP6_TTMP7</span>);</td></tr>
<tr><th id="179">179</th><td>  reserveRegisterTuples(Reserved, AMDGPU::<span class='error' title="no member named &apos;TTMP8_TTMP9&apos; in namespace &apos;llvm::AMDGPU&apos;">TTMP8_TTMP9</span>);</td></tr>
<tr><th id="180">180</th><td>  reserveRegisterTuples(Reserved, AMDGPU::<span class='error' title="no member named &apos;TTMP10_TTMP11&apos; in namespace &apos;llvm::AMDGPU&apos;">TTMP10_TTMP11</span>);</td></tr>
<tr><th id="181">181</th><td>  reserveRegisterTuples(Reserved, AMDGPU::<span class='error' title="no member named &apos;TTMP12_TTMP13&apos; in namespace &apos;llvm::AMDGPU&apos;">TTMP12_TTMP13</span>);</td></tr>
<tr><th id="182">182</th><td>  reserveRegisterTuples(Reserved, AMDGPU::<span class='error' title="no member named &apos;TTMP14_TTMP15&apos; in namespace &apos;llvm::AMDGPU&apos;">TTMP14_TTMP15</span>);</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td>  <i>// Reserve null register - it shall never be allocated</i></td></tr>
<tr><th id="185">185</th><td>  reserveRegisterTuples(Reserved, AMDGPU::<span class='error' title="no member named &apos;SGPR_NULL&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_NULL</span>);</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col1 decl" id="31ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="31ST">ST</dfn> = <a class="local col9 ref" href="#29MF" title='MF' data-ref="29MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="32MaxNumSGPRs" title='MaxNumSGPRs' data-type='unsigned int' data-ref="32MaxNumSGPRs">MaxNumSGPRs</dfn> = <a class="local col1 ref" href="#31ST" title='ST' data-ref="31ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsERKNS_15MachineFunctionE" title='llvm::GCNSubtarget::getMaxNumSGPRs' data-ref="_ZNK4llvm12GCNSubtarget14getMaxNumSGPRsERKNS_15MachineFunctionE">getMaxNumSGPRs</a>(<a class="local col9 ref" href="#29MF" title='MF' data-ref="29MF">MF</a>);</td></tr>
<tr><th id="190">190</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="33TotalNumSGPRs" title='TotalNumSGPRs' data-type='unsigned int' data-ref="33TotalNumSGPRs">TotalNumSGPRs</dfn> = AMDGPU::<span class='error' title="no member named &apos;SGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_32RegClass</span>.getNumRegs();</td></tr>
<tr><th id="191">191</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="34i" title='i' data-type='unsigned int' data-ref="34i">i</dfn> = <a class="local col2 ref" href="#32MaxNumSGPRs" title='MaxNumSGPRs' data-ref="32MaxNumSGPRs">MaxNumSGPRs</a>; i &lt; TotalNumSGPRs; ++<a class="local col4 ref" href="#34i" title='i' data-ref="34i">i</a>) {</td></tr>
<tr><th id="192">192</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="35Reg" title='Reg' data-type='unsigned int' data-ref="35Reg">Reg</dfn> = AMDGPU::<span class='error' title="no member named &apos;SGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_32RegClass</span>.getRegister(i);</td></tr>
<tr><th id="193">193</th><td>    reserveRegisterTuples(Reserved, Reg);</td></tr>
<tr><th id="194">194</th><td>  }</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="36MaxNumVGPRs" title='MaxNumVGPRs' data-type='unsigned int' data-ref="36MaxNumVGPRs">MaxNumVGPRs</dfn> = <a class="local col1 ref" href="#31ST" title='ST' data-ref="31ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget14getMaxNumVGPRsERKNS_15MachineFunctionE" title='llvm::GCNSubtarget::getMaxNumVGPRs' data-ref="_ZNK4llvm12GCNSubtarget14getMaxNumVGPRsERKNS_15MachineFunctionE">getMaxNumVGPRs</a>(<a class="local col9 ref" href="#29MF" title='MF' data-ref="29MF">MF</a>);</td></tr>
<tr><th id="197">197</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="37TotalNumVGPRs" title='TotalNumVGPRs' data-type='unsigned int' data-ref="37TotalNumVGPRs">TotalNumVGPRs</dfn> = AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>.getNumRegs();</td></tr>
<tr><th id="198">198</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="38i" title='i' data-type='unsigned int' data-ref="38i">i</dfn> = <a class="local col6 ref" href="#36MaxNumVGPRs" title='MaxNumVGPRs' data-ref="36MaxNumVGPRs">MaxNumVGPRs</a>; i &lt; TotalNumVGPRs; ++<a class="local col8 ref" href="#38i" title='i' data-ref="38i">i</a>) {</td></tr>
<tr><th id="199">199</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="39Reg" title='Reg' data-type='unsigned int' data-ref="39Reg">Reg</dfn> = AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>.getRegister(i);</td></tr>
<tr><th id="200">200</th><td>    reserveRegisterTuples(Reserved, Reg);</td></tr>
<tr><th id="201">201</th><td>  }</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col0 decl" id="40MFI" title='MFI' data-type='const llvm::SIMachineFunctionInfo *' data-ref="40MFI">MFI</dfn> = <a class="local col9 ref" href="#29MF" title='MF' data-ref="29MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZNK4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="41ScratchWaveOffsetReg" title='ScratchWaveOffsetReg' data-type='unsigned int' data-ref="41ScratchWaveOffsetReg">ScratchWaveOffsetReg</dfn> = <a class="local col0 ref" href="#40MFI" title='MFI' data-ref="40MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo23getScratchWaveOffsetRegEv" title='llvm::SIMachineFunctionInfo::getScratchWaveOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo23getScratchWaveOffsetRegEv">getScratchWaveOffsetReg</a>();</td></tr>
<tr><th id="206">206</th><td>  <b>if</b> (<a class="local col1 ref" href="#41ScratchWaveOffsetReg" title='ScratchWaveOffsetReg' data-ref="41ScratchWaveOffsetReg">ScratchWaveOffsetReg</a> != <span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;R600TargetLowering::C_Register&apos;?"><a class="type" href="R600ISelLowering.h.html#llvm::R600TargetLowering" title='llvm::R600TargetLowering' data-ref="llvm::R600TargetLowering">AMDGPU</a></span>::<a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::ConstraintType::C_Register" title='llvm::TargetLowering::ConstraintType::C_Register' data-ref="llvm::TargetLowering::ConstraintType::C_Register">NoRegister</a>) {</td></tr>
<tr><th id="207">207</th><td>    <i>// Reserve 1 SGPR for scratch wave offset in case we need to spill.</i></td></tr>
<tr><th id="208">208</th><td>    reserveRegisterTuples(Reserved, ScratchWaveOffsetReg);</td></tr>
<tr><th id="209">209</th><td>  }</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="42ScratchRSrcReg" title='ScratchRSrcReg' data-type='unsigned int' data-ref="42ScratchRSrcReg">ScratchRSrcReg</dfn> = <a class="local col0 ref" href="#40MFI" title='MFI' data-ref="40MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv" title='llvm::SIMachineFunctionInfo::getScratchRSrcReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv">getScratchRSrcReg</a>();</td></tr>
<tr><th id="212">212</th><td>  <b>if</b> (ScratchRSrcReg != AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>) {</td></tr>
<tr><th id="213">213</th><td>    <i>// Reserve 4 SGPRs for the scratch buffer resource descriptor in case we need</i></td></tr>
<tr><th id="214">214</th><td><i>    // to spill.</i></td></tr>
<tr><th id="215">215</th><td><i>    // TODO: May need to reserve a VGPR if doing LDS spilling.</i></td></tr>
<tr><th id="216">216</th><td>    reserveRegisterTuples(Reserved, ScratchRSrcReg);</td></tr>
<tr><th id="217">217</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!isSubRegister(ScratchRSrcReg, ScratchWaveOffsetReg)) ? void (0) : __assert_fail (&quot;!isSubRegister(ScratchRSrcReg, ScratchWaveOffsetReg)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp&quot;, 217, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<span class='error' title="use of undeclared identifier &apos;isSubRegister&apos;">isSubRegister</span>(ScratchRSrcReg, ScratchWaveOffsetReg));</td></tr>
<tr><th id="218">218</th><td>  }</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td>  <i>// We have to assume the SP is needed in case there are calls in the function,</i></td></tr>
<tr><th id="221">221</th><td><i>  // which is detected after the function is lowered. If we aren't really going</i></td></tr>
<tr><th id="222">222</th><td><i>  // to need SP, don't bother reserving it.</i></td></tr>
<tr><th id="223">223</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="43StackPtrReg" title='StackPtrReg' data-type='unsigned int' data-ref="43StackPtrReg">StackPtrReg</dfn> = <a class="local col0 ref" href="#40MFI" title='MFI' data-ref="40MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv" title='llvm::SIMachineFunctionInfo::getStackPtrOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv">getStackPtrOffsetReg</a>();</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td>  <b>if</b> (StackPtrReg != AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>) {</td></tr>
<tr><th id="226">226</th><td>    reserveRegisterTuples(Reserved, StackPtrReg);</td></tr>
<tr><th id="227">227</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!isSubRegister(ScratchRSrcReg, StackPtrReg)) ? void (0) : __assert_fail (&quot;!isSubRegister(ScratchRSrcReg, StackPtrReg)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp&quot;, 227, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<span class='error' title="use of undeclared identifier &apos;isSubRegister&apos;">isSubRegister</span>(ScratchRSrcReg, StackPtrReg));</td></tr>
<tr><th id="228">228</th><td>  }</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="44FrameReg" title='FrameReg' data-type='unsigned int' data-ref="44FrameReg">FrameReg</dfn> = <a class="local col0 ref" href="#40MFI" title='MFI' data-ref="40MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo17getFrameOffsetRegEv" title='llvm::SIMachineFunctionInfo::getFrameOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getFrameOffsetRegEv">getFrameOffsetReg</a>();</td></tr>
<tr><th id="231">231</th><td>  <b>if</b> (FrameReg != AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>) {</td></tr>
<tr><th id="232">232</th><td>    reserveRegisterTuples(Reserved, FrameReg);</td></tr>
<tr><th id="233">233</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!isSubRegister(ScratchRSrcReg, FrameReg)) ? void (0) : __assert_fail (&quot;!isSubRegister(ScratchRSrcReg, FrameReg)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp&quot;, 233, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<span class='error' title="use of undeclared identifier &apos;isSubRegister&apos;">isSubRegister</span>(ScratchRSrcReg, FrameReg));</td></tr>
<tr><th id="234">234</th><td>  }</td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="45Reg" title='Reg' data-type='unsigned int' data-ref="45Reg">Reg</dfn> : <a class="local col0 ref" href="#40MFI" title='MFI' data-ref="40MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::WWMReservedRegs" title='llvm::SIMachineFunctionInfo::WWMReservedRegs' data-ref="llvm::SIMachineFunctionInfo::WWMReservedRegs">WWMReservedRegs</a>) {</td></tr>
<tr><th id="237">237</th><td>    reserveRegisterTuples(Reserved, Reg);</td></tr>
<tr><th id="238">238</th><td>  }</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td>  <b>return</b> <a class="local col0 ref" href="#30Reserved" title='Reserved' data-ref="30Reserved">Reserved</a>;</td></tr>
<tr><th id="241">241</th><td>}</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td><em>bool</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo15canRealignStackERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::canRealignStack' data-ref="_ZNK4llvm14SIRegisterInfo15canRealignStackERKNS_15MachineFunctionE">canRealignStack</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="46MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="46MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="244">244</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col7 decl" id="47Info" title='Info' data-type='const llvm::SIMachineFunctionInfo *' data-ref="47Info">Info</dfn> = <a class="local col6 ref" href="#46MF" title='MF' data-ref="46MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZNK4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="245">245</th><td>  <i>// On entry, the base address is 0, so it can't possibly need any more</i></td></tr>
<tr><th id="246">246</th><td><i>  // alignment.</i></td></tr>
<tr><th id="247">247</th><td><i></i></td></tr>
<tr><th id="248">248</th><td><i>  // FIXME: Should be able to specify the entry frame alignment per calling</i></td></tr>
<tr><th id="249">249</th><td><i>  // convention instead.</i></td></tr>
<tr><th id="250">250</th><td>  <b>if</b> (<a class="local col7 ref" href="#47Info" title='Info' data-ref="47Info">Info</a>-&gt;<a class="ref" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" title='llvm::AMDGPUMachineFunction::isEntryFunction' data-ref="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv">isEntryFunction</a>())</td></tr>
<tr><th id="251">251</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td>  <b>return</b> TargetRegisterInfo::<span class='error' title="call to non-static member function without an object argument">canRealignStack</span>(MF);</td></tr>
<tr><th id="254">254</th><td>}</td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td><em>bool</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo26requiresRegisterScavengingERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::requiresRegisterScavenging' data-ref="_ZNK4llvm14SIRegisterInfo26requiresRegisterScavengingERKNS_15MachineFunctionE">requiresRegisterScavenging</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="48Fn" title='Fn' data-type='const llvm::MachineFunction &amp;' data-ref="48Fn">Fn</dfn>) <em>const</em> {</td></tr>
<tr><th id="257">257</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col9 decl" id="49Info" title='Info' data-type='const llvm::SIMachineFunctionInfo *' data-ref="49Info">Info</dfn> = <a class="local col8 ref" href="#48Fn" title='Fn' data-ref="48Fn">Fn</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZNK4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="258">258</th><td>  <b>if</b> (<a class="local col9 ref" href="#49Info" title='Info' data-ref="49Info">Info</a>-&gt;<a class="ref" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" title='llvm::AMDGPUMachineFunction::isEntryFunction' data-ref="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv">isEntryFunction</a>()) {</td></tr>
<tr><th id="259">259</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col0 decl" id="50MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="50MFI">MFI</dfn> = <a class="local col8 ref" href="#48Fn" title='Fn' data-ref="48Fn">Fn</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="260">260</th><td>    <b>return</b> <a class="local col0 ref" href="#50MFI" title='MFI' data-ref="50MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15hasStackObjectsEv" title='llvm::MachineFrameInfo::hasStackObjects' data-ref="_ZNK4llvm16MachineFrameInfo15hasStackObjectsEv">hasStackObjects</a>() || <a class="local col0 ref" href="#50MFI" title='MFI' data-ref="50MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo8hasCallsEv" title='llvm::MachineFrameInfo::hasCalls' data-ref="_ZNK4llvm16MachineFrameInfo8hasCallsEv">hasCalls</a>();</td></tr>
<tr><th id="261">261</th><td>  }</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td>  <i>// May need scavenger for dealing with callee saved registers.</i></td></tr>
<tr><th id="264">264</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="265">265</th><td>}</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td><em>bool</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::requiresFrameIndexScavenging' data-ref="_ZNK4llvm14SIRegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE">requiresFrameIndexScavenging</dfn>(</td></tr>
<tr><th id="268">268</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="51MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="51MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="269">269</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col2 decl" id="52MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="52MFI">MFI</dfn> = <a class="local col1 ref" href="#51MF" title='MF' data-ref="51MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="270">270</th><td>  <b>if</b> (<a class="local col2 ref" href="#52MFI" title='MFI' data-ref="52MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15hasStackObjectsEv" title='llvm::MachineFrameInfo::hasStackObjects' data-ref="_ZNK4llvm16MachineFrameInfo15hasStackObjectsEv">hasStackObjects</a>())</td></tr>
<tr><th id="271">271</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td>  <i>// May need to deal with callee saved registers.</i></td></tr>
<tr><th id="274">274</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col3 decl" id="53Info" title='Info' data-type='const llvm::SIMachineFunctionInfo *' data-ref="53Info">Info</dfn> = <a class="local col1 ref" href="#51MF" title='MF' data-ref="51MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZNK4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="275">275</th><td>  <b>return</b> !<a class="local col3 ref" href="#53Info" title='Info' data-ref="53Info">Info</a>-&gt;<a class="ref" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" title='llvm::AMDGPUMachineFunction::isEntryFunction' data-ref="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv">isEntryFunction</a>();</td></tr>
<tr><th id="276">276</th><td>}</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td><em>bool</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo39requiresFrameIndexReplacementScavengingERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::requiresFrameIndexReplacementScavenging' data-ref="_ZNK4llvm14SIRegisterInfo39requiresFrameIndexReplacementScavengingERKNS_15MachineFunctionE">requiresFrameIndexReplacementScavenging</dfn>(</td></tr>
<tr><th id="279">279</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="54MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="54MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="280">280</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col5 decl" id="55MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="55MFI">MFI</dfn> = <a class="local col4 ref" href="#54MF" title='MF' data-ref="54MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="281">281</th><td>  <b>if</b> (!<a class="local col5 ref" href="#55MFI" title='MFI' data-ref="55MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15hasStackObjectsEv" title='llvm::MachineFrameInfo::hasStackObjects' data-ref="_ZNK4llvm16MachineFrameInfo15hasStackObjectsEv">hasStackObjects</a>())</td></tr>
<tr><th id="282">282</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td>  <i>// The scavenger is used for large frames which may require finding a free</i></td></tr>
<tr><th id="285">285</th><td><i>  // register for large offsets.</i></td></tr>
<tr><th id="286">286</th><td>  <b>if</b> (!<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>12</var>&gt;(<a class="local col5 ref" href="#55MFI" title='MFI' data-ref="55MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo12getStackSizeEv" title='llvm::MachineFrameInfo::getStackSize' data-ref="_ZNK4llvm16MachineFrameInfo12getStackSizeEv">getStackSize</a>()))</td></tr>
<tr><th id="287">287</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td>  <i>// If using scalar stores, for spills, m0 is needed for the scalar store</i></td></tr>
<tr><th id="290">290</th><td><i>  // offset (pre-GFX9). m0 is unallocatable, so we can't create a virtual</i></td></tr>
<tr><th id="291">291</th><td><i>  // register for it during frame index elimination, so the scavenger is</i></td></tr>
<tr><th id="292">292</th><td><i>  // directly needed.</i></td></tr>
<tr><th id="293">293</th><td>  <b>return</b> <a class="local col4 ref" href="#54MF" title='MF' data-ref="54MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;().<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget15hasScalarStoresEv" title='llvm::GCNSubtarget::hasScalarStores' data-ref="_ZNK4llvm12GCNSubtarget15hasScalarStoresEv">hasScalarStores</a>() &amp;&amp;</td></tr>
<tr><th id="294">294</th><td>         <a class="local col4 ref" href="#54MF" title='MF' data-ref="54MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZNK4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;()-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo15hasSpilledSGPRsEv" title='llvm::SIMachineFunctionInfo::hasSpilledSGPRs' data-ref="_ZNK4llvm21SIMachineFunctionInfo15hasSpilledSGPRsEv">hasSpilledSGPRs</a>();</td></tr>
<tr><th id="295">295</th><td>}</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td><em>bool</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo28requiresVirtualBaseRegistersERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::requiresVirtualBaseRegisters' data-ref="_ZNK4llvm14SIRegisterInfo28requiresVirtualBaseRegistersERKNS_15MachineFunctionE">requiresVirtualBaseRegisters</dfn>(</td></tr>
<tr><th id="298">298</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;) <em>const</em> {</td></tr>
<tr><th id="299">299</th><td>  <i>// There are no special dedicated stack or frame pointers.</i></td></tr>
<tr><th id="300">300</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="301">301</th><td>}</td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td><em>bool</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo26trackLivenessAfterRegAllocERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::trackLivenessAfterRegAlloc' data-ref="_ZNK4llvm14SIRegisterInfo26trackLivenessAfterRegAllocERKNS_15MachineFunctionE">trackLivenessAfterRegAlloc</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="56MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="56MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="304">304</th><td>  <i>// This helps catch bugs as verifier errors.</i></td></tr>
<tr><th id="305">305</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="306">306</th><td>}</td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td><a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo19getMUBUFInstrOffsetEPKNS_12MachineInstrE" title='llvm::SIRegisterInfo::getMUBUFInstrOffset' data-ref="_ZNK4llvm14SIRegisterInfo19getMUBUFInstrOffsetEPKNS_12MachineInstrE">getMUBUFInstrOffset</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="57MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="57MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="309">309</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SIInstrInfo::isMUBUF(*MI)) ? void (0) : __assert_fail (&quot;SIInstrInfo::isMUBUF(*MI)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp&quot;, 309, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMUBUF' data-ref="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE">isMUBUF</a>(*<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>));</td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td>  <em>int</em> <dfn class="local col8 decl" id="58OffIdx" title='OffIdx' data-type='int' data-ref="58OffIdx">OffIdx</dfn> = AMDGPU::getNamedOperandIdx(MI-&gt;getOpcode(),</td></tr>
<tr><th id="312">312</th><td>                                          AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::offset);</td></tr>
<tr><th id="313">313</th><td>  <b>return</b> <a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#58OffIdx" title='OffIdx' data-ref="58OffIdx">OffIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="314">314</th><td>}</td></tr>
<tr><th id="315">315</th><td></td></tr>
<tr><th id="316">316</th><td><a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo24getFrameIndexInstrOffsetEPKNS_12MachineInstrEi" title='llvm::SIRegisterInfo::getFrameIndexInstrOffset' data-ref="_ZNK4llvm14SIRegisterInfo24getFrameIndexInstrOffsetEPKNS_12MachineInstrEi">getFrameIndexInstrOffset</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="59MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="59MI">MI</dfn>,</td></tr>
<tr><th id="317">317</th><td>                                                 <em>int</em> <dfn class="local col0 decl" id="60Idx" title='Idx' data-type='int' data-ref="60Idx">Idx</dfn>) <em>const</em> {</td></tr>
<tr><th id="318">318</th><td>  <b>if</b> (!<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMUBUF' data-ref="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE">isMUBUF</a>(*<a class="local col9 ref" href="#59MI" title='MI' data-ref="59MI">MI</a>))</td></tr>
<tr><th id="319">319</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Idx == AMDGPU::getNamedOperandIdx(MI-&gt;getOpcode(), AMDGPU::OpName::vaddr) &amp;&amp; &quot;Should never see frame index on non-address operand&quot;) ? void (0) : __assert_fail (&quot;Idx == AMDGPU::getNamedOperandIdx(MI-&gt;getOpcode(), AMDGPU::OpName::vaddr) &amp;&amp; \&quot;Should never see frame index on non-address operand\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp&quot;, 323, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Idx == AMDGPU::getNamedOperandIdx(MI-&gt;getOpcode(),</td></tr>
<tr><th id="322">322</th><td>                                           AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vaddr) &amp;&amp;</td></tr>
<tr><th id="323">323</th><td>         <q>"Should never see frame index on non-address operand"</q>);</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm14SIRegisterInfo19getMUBUFInstrOffsetEPKNS_12MachineInstrE" title='llvm::SIRegisterInfo::getMUBUFInstrOffset' data-ref="_ZNK4llvm14SIRegisterInfo19getMUBUFInstrOffsetEPKNS_12MachineInstrE">getMUBUFInstrOffset</a>(<a class="local col9 ref" href="#59MI" title='MI' data-ref="59MI">MI</a>);</td></tr>
<tr><th id="326">326</th><td>}</td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td><em>bool</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo17needsFrameBaseRegEPNS_12MachineInstrEl" title='llvm::SIRegisterInfo::needsFrameBaseReg' data-ref="_ZNK4llvm14SIRegisterInfo17needsFrameBaseRegEPNS_12MachineInstrEl">needsFrameBaseReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="61MI" title='MI' data-type='llvm::MachineInstr *' data-ref="61MI">MI</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col2 decl" id="62Offset" title='Offset' data-type='int64_t' data-ref="62Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="329">329</th><td>  <b>if</b> (!<a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoadOrStore' data-ref="_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE">mayLoadOrStore</a>())</td></tr>
<tr><th id="330">330</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col3 decl" id="63FullOffset" title='FullOffset' data-type='int64_t' data-ref="63FullOffset">FullOffset</dfn> = <a class="local col2 ref" href="#62Offset" title='Offset' data-ref="62Offset">Offset</a> + <a class="member" href="#_ZNK4llvm14SIRegisterInfo19getMUBUFInstrOffsetEPKNS_12MachineInstrE" title='llvm::SIRegisterInfo::getMUBUFInstrOffset' data-ref="_ZNK4llvm14SIRegisterInfo19getMUBUFInstrOffsetEPKNS_12MachineInstrE">getMUBUFInstrOffset</a>(<a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI">MI</a>);</td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td>  <b>return</b> !<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>12</var>&gt;(<a class="local col3 ref" href="#63FullOffset" title='FullOffset' data-ref="63FullOffset">FullOffset</a>);</td></tr>
<tr><th id="335">335</th><td>}</td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td><em>void</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo28materializeFrameBaseRegisterEPNS_17MachineBasicBlockEjil" title='llvm::SIRegisterInfo::materializeFrameBaseRegister' data-ref="_ZNK4llvm14SIRegisterInfo28materializeFrameBaseRegisterEPNS_17MachineBasicBlockEjil">materializeFrameBaseRegister</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="64MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="64MBB">MBB</dfn>,</td></tr>
<tr><th id="338">338</th><td>                                                  <em>unsigned</em> <dfn class="local col5 decl" id="65BaseReg" title='BaseReg' data-type='unsigned int' data-ref="65BaseReg">BaseReg</dfn>,</td></tr>
<tr><th id="339">339</th><td>                                                  <em>int</em> <dfn class="local col6 decl" id="66FrameIdx" title='FrameIdx' data-type='int' data-ref="66FrameIdx">FrameIdx</dfn>,</td></tr>
<tr><th id="340">340</th><td>                                                  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col7 decl" id="67Offset" title='Offset' data-type='int64_t' data-ref="67Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="341">341</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="68Ins" title='Ins' data-type='MachineBasicBlock::iterator' data-ref="68Ins">Ins</dfn> = <a class="local col4 ref" href="#64MBB" title='MBB' data-ref="64MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="342">342</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col9 decl" id="69DL" title='DL' data-type='llvm::DebugLoc' data-ref="69DL">DL</dfn>; <i>// Defaults to "unknown"</i></td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td>  <b>if</b> (<a class="local col8 ref" href="#68Ins" title='Ins' data-ref="68Ins">Ins</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#64MBB" title='MBB' data-ref="64MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="345">345</th><td>    <a class="local col9 ref" href="#69DL" title='DL' data-ref="69DL">DL</a> <a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::operator=' data-ref="_ZN4llvm8DebugLocaSERKS0_">=</a> <a class="local col8 ref" href="#68Ins" title='Ins' data-ref="68Ins">Ins</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col0 decl" id="70MF" title='MF' data-type='llvm::MachineFunction *' data-ref="70MF">MF</dfn> = <a class="local col4 ref" href="#64MBB" title='MBB' data-ref="64MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="348">348</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col1 decl" id="71Subtarget" title='Subtarget' data-type='const llvm::GCNSubtarget &amp;' data-ref="71Subtarget">Subtarget</dfn> = <a class="local col0 ref" href="#70MF" title='MF' data-ref="70MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="349">349</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col2 decl" id="72TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="72TII">TII</dfn> = <a class="local col1 ref" href="#71Subtarget" title='Subtarget' data-ref="71Subtarget">Subtarget</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td>  <b>if</b> (<a class="local col7 ref" href="#67Offset" title='Offset' data-ref="67Offset">Offset</a> == <var>0</var>) {</td></tr>
<tr><th id="352">352</th><td>    BuildMI(*MBB, Ins, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;V_MOV_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B32_e32</span>), BaseReg)</td></tr>
<tr><th id="353">353</th><td>      .addFrameIndex(FrameIdx);</td></tr>
<tr><th id="354">354</th><td>    <b>return</b>;</td></tr>
<tr><th id="355">355</th><td>  }</td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="73MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="73MRI">MRI</dfn> = <a class="local col0 ref" href="#70MF" title='MF' data-ref="70MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="358">358</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="74OffsetReg" title='OffsetReg' data-type='unsigned int' data-ref="74OffsetReg">OffsetReg</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32_XM0RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32_XM0RegClass</span>);</td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="75FIReg" title='FIReg' data-type='unsigned int' data-ref="75FIReg">FIReg</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>);</td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td>  BuildMI(*MBB, Ins, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_MOV_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B32</span>), OffsetReg)</td></tr>
<tr><th id="363">363</th><td>    .addImm(Offset);</td></tr>
<tr><th id="364">364</th><td>  BuildMI(*MBB, Ins, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;V_MOV_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B32_e32</span>), FIReg)</td></tr>
<tr><th id="365">365</th><td>    .addFrameIndex(FrameIdx);</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td>  <a class="local col2 ref" href="#72TII" title='TII' data-ref="72TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo13getAddNoCarryERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEj" title='llvm::SIInstrInfo::getAddNoCarry' data-ref="_ZNK4llvm11SIInstrInfo13getAddNoCarryERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEj">getAddNoCarry</a>(<span class='refarg'>*<a class="local col4 ref" href="#64MBB" title='MBB' data-ref="64MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#68Ins" title='Ins' data-ref="68Ins">Ins</a>, <a class="local col9 ref" href="#69DL" title='DL' data-ref="69DL">DL</a>, <a class="local col5 ref" href="#65BaseReg" title='BaseReg' data-ref="65BaseReg">BaseReg</a>)</td></tr>
<tr><th id="368">368</th><td>    .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col4 ref" href="#74OffsetReg" title='OffsetReg' data-ref="74OffsetReg">OffsetReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill">Kill</a>)</td></tr>
<tr><th id="369">369</th><td>    .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col5 ref" href="#75FIReg" title='FIReg' data-ref="75FIReg">FIReg</a>)</td></tr>
<tr><th id="370">370</th><td>    .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>); <i>// clamp bit</i></td></tr>
<tr><th id="371">371</th><td>}</td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td><em>void</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo17resolveFrameIndexERNS_12MachineInstrEjl" title='llvm::SIRegisterInfo::resolveFrameIndex' data-ref="_ZNK4llvm14SIRegisterInfo17resolveFrameIndexERNS_12MachineInstrEjl">resolveFrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="76MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="76MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="77BaseReg" title='BaseReg' data-type='unsigned int' data-ref="77BaseReg">BaseReg</dfn>,</td></tr>
<tr><th id="374">374</th><td>                                       <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col8 decl" id="78Offset" title='Offset' data-type='int64_t' data-ref="78Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="79MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="79MBB">MBB</dfn> = <a class="local col6 ref" href="#76MI" title='MI' data-ref="76MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="377">377</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col0 decl" id="80MF" title='MF' data-type='llvm::MachineFunction *' data-ref="80MF">MF</dfn> = <a class="local col9 ref" href="#79MBB" title='MBB' data-ref="79MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="378">378</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col1 decl" id="81Subtarget" title='Subtarget' data-type='const llvm::GCNSubtarget &amp;' data-ref="81Subtarget">Subtarget</dfn> = <a class="local col0 ref" href="#80MF" title='MF' data-ref="80MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="379">379</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col2 decl" id="82TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="82TII">TII</dfn> = <a class="local col1 ref" href="#81Subtarget" title='Subtarget' data-ref="81Subtarget">Subtarget</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td><u>#<span data-ppcond="381">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="382">382</th><td>  <i>// FIXME: Is it possible to be storing a frame index to itself?</i></td></tr>
<tr><th id="383">383</th><td>  <em>bool</em> <dfn class="local col3 decl" id="83SeenFI" title='SeenFI' data-type='bool' data-ref="83SeenFI">SeenFI</dfn> = <b>false</b>;</td></tr>
<tr><th id="384">384</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="84MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="84MO">MO</dfn>: <a class="local col6 ref" href="#76MI" title='MI' data-ref="76MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="385">385</th><td>    <b>if</b> (<a class="local col4 ref" href="#84MO" title='MO' data-ref="84MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>()) {</td></tr>
<tr><th id="386">386</th><td>      <b>if</b> (<a class="local col3 ref" href="#83SeenFI" title='SeenFI' data-ref="83SeenFI">SeenFI</a>)</td></tr>
<tr><th id="387">387</th><td>        <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;should not see multiple frame indices&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp&quot;, 387)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"should not see multiple frame indices"</q>);</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td>      <a class="local col3 ref" href="#83SeenFI" title='SeenFI' data-ref="83SeenFI">SeenFI</a> = <b>true</b>;</td></tr>
<tr><th id="390">390</th><td>    }</td></tr>
<tr><th id="391">391</th><td>  }</td></tr>
<tr><th id="392">392</th><td><u>#<span data-ppcond="381">endif</span></u></td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col5 decl" id="85FIOp" title='FIOp' data-type='llvm::MachineOperand *' data-ref="85FIOp">FIOp</dfn> = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vaddr);</td></tr>
<tr><th id="395">395</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (FIOp &amp;&amp; FIOp-&gt;isFI() &amp;&amp; &quot;frame index must be address operand&quot;) ? void (0) : __assert_fail (&quot;FIOp &amp;&amp; FIOp-&gt;isFI() &amp;&amp; \&quot;frame index must be address operand\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp&quot;, 395, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#85FIOp" title='FIOp' data-ref="85FIOp">FIOp</a> &amp;&amp; <a class="local col5 ref" href="#85FIOp" title='FIOp' data-ref="85FIOp">FIOp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>() &amp;&amp; <q>"frame index must be address operand"</q>);</td></tr>
<tr><th id="396">396</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TII-&gt;isMUBUF(MI)) ? void (0) : __assert_fail (&quot;TII-&gt;isMUBUF(MI)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp&quot;, 396, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#82TII" title='TII' data-ref="82TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMUBUF' data-ref="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE">isMUBUF</a>(<a class="local col6 ref" href="#76MI" title='MI' data-ref="76MI">MI</a>));</td></tr>
<tr><th id="397">397</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TII-&gt;getNamedOperand(MI, AMDGPU::OpName::soffset)-&gt;getReg() == MF-&gt;getInfo&lt;SIMachineFunctionInfo&gt;()-&gt;getFrameOffsetReg() &amp;&amp; &quot;should only be seeing frame offset relative FrameIndex&quot;) ? void (0) : __assert_fail (&quot;TII-&gt;getNamedOperand(MI, AMDGPU::OpName::soffset)-&gt;getReg() == MF-&gt;getInfo&lt;SIMachineFunctionInfo&gt;()-&gt;getFrameOffsetReg() &amp;&amp; \&quot;should only be seeing frame offset relative FrameIndex\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp&quot;, 399, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::soffset)-&gt;getReg() ==</td></tr>
<tr><th id="398">398</th><td>         MF-&gt;getInfo&lt;SIMachineFunctionInfo&gt;()-&gt;getFrameOffsetReg() &amp;&amp;</td></tr>
<tr><th id="399">399</th><td>         <q>"should only be seeing frame offset relative FrameIndex"</q>);</td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col6 decl" id="86OffsetOp" title='OffsetOp' data-type='llvm::MachineOperand *' data-ref="86OffsetOp">OffsetOp</dfn> = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::offset);</td></tr>
<tr><th id="403">403</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col7 decl" id="87NewOffset" title='NewOffset' data-type='int64_t' data-ref="87NewOffset">NewOffset</dfn> = <a class="local col6 ref" href="#86OffsetOp" title='OffsetOp' data-ref="86OffsetOp">OffsetOp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() + <a class="local col8 ref" href="#78Offset" title='Offset' data-ref="78Offset">Offset</a>;</td></tr>
<tr><th id="404">404</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isUInt&lt;12&gt;(NewOffset) &amp;&amp; &quot;offset should be legal&quot;) ? void (0) : __assert_fail (&quot;isUInt&lt;12&gt;(NewOffset) &amp;&amp; \&quot;offset should be legal\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp&quot;, 404, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>12</var>&gt;(<a class="local col7 ref" href="#87NewOffset" title='NewOffset' data-ref="87NewOffset">NewOffset</a>) &amp;&amp; <q>"offset should be legal"</q>);</td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td>  <a class="local col5 ref" href="#85FIOp" title='FIOp' data-ref="85FIOp">FIOp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb">ChangeToRegister</a>(<a class="local col7 ref" href="#77BaseReg" title='BaseReg' data-ref="77BaseReg">BaseReg</a>, <b>false</b>);</td></tr>
<tr><th id="407">407</th><td>  <a class="local col6 ref" href="#86OffsetOp" title='OffsetOp' data-ref="86OffsetOp">OffsetOp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col7 ref" href="#87NewOffset" title='NewOffset' data-ref="87NewOffset">NewOffset</a>);</td></tr>
<tr><th id="408">408</th><td>}</td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td><em>bool</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo18isFrameOffsetLegalEPKNS_12MachineInstrEjl" title='llvm::SIRegisterInfo::isFrameOffsetLegal' data-ref="_ZNK4llvm14SIRegisterInfo18isFrameOffsetLegalEPKNS_12MachineInstrEjl">isFrameOffsetLegal</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="88MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="88MI">MI</dfn>,</td></tr>
<tr><th id="411">411</th><td>                                        <em>unsigned</em> <dfn class="local col9 decl" id="89BaseReg" title='BaseReg' data-type='unsigned int' data-ref="89BaseReg">BaseReg</dfn>,</td></tr>
<tr><th id="412">412</th><td>                                        <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col0 decl" id="90Offset" title='Offset' data-type='int64_t' data-ref="90Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="413">413</th><td>  <b>if</b> (!<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMUBUF' data-ref="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE">isMUBUF</a>(*<a class="local col8 ref" href="#88MI" title='MI' data-ref="88MI">MI</a>))</td></tr>
<tr><th id="414">414</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col1 decl" id="91NewOffset" title='NewOffset' data-type='int64_t' data-ref="91NewOffset">NewOffset</dfn> = <a class="local col0 ref" href="#90Offset" title='Offset' data-ref="90Offset">Offset</a> + <a class="member" href="#_ZNK4llvm14SIRegisterInfo19getMUBUFInstrOffsetEPKNS_12MachineInstrE" title='llvm::SIRegisterInfo::getMUBUFInstrOffset' data-ref="_ZNK4llvm14SIRegisterInfo19getMUBUFInstrOffsetEPKNS_12MachineInstrE">getMUBUFInstrOffset</a>(<a class="local col8 ref" href="#88MI" title='MI' data-ref="88MI">MI</a>);</td></tr>
<tr><th id="417">417</th><td></td></tr>
<tr><th id="418">418</th><td>  <b>return</b> <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>12</var>&gt;(<a class="local col1 ref" href="#91NewOffset" title='NewOffset' data-ref="91NewOffset">NewOffset</a>);</td></tr>
<tr><th id="419">419</th><td>}</td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj" title='llvm::SIRegisterInfo::getPointerRegClass' data-ref="_ZNK4llvm14SIRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj">getPointerRegClass</dfn>(</td></tr>
<tr><th id="422">422</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="92MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="92MF">MF</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="93Kind" title='Kind' data-type='unsigned int' data-ref="93Kind">Kind</dfn>) <em>const</em> {</td></tr>
<tr><th id="423">423</th><td>  <i>// This is inaccurate. It depends on the instruction and address space. The</i></td></tr>
<tr><th id="424">424</th><td><i>  // only place where we should hit this is for dealing with frame indexes /</i></td></tr>
<tr><th id="425">425</th><td><i>  // private accesses, so this is correct in that case.</i></td></tr>
<tr><th id="426">426</th><td>  <b>return</b> &amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>;</td></tr>
<tr><th id="427">427</th><td>}</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL23getNumSubRegsForSpillOpj" title='getNumSubRegsForSpillOp' data-type='unsigned int getNumSubRegsForSpillOp(unsigned int Op)' data-ref="_ZL23getNumSubRegsForSpillOpj">getNumSubRegsForSpillOp</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="94Op" title='Op' data-type='unsigned int' data-ref="94Op">Op</dfn>) {</td></tr>
<tr><th id="430">430</th><td></td></tr>
<tr><th id="431">431</th><td>  <b>switch</b> (<a class="local col4 ref" href="#94Op" title='Op' data-ref="94Op">Op</a>) {</td></tr>
<tr><th id="432">432</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S512_SAVE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S512_SAVE</span>:</td></tr>
<tr><th id="433">433</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S512_RESTORE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S512_RESTORE</span>:</td></tr>
<tr><th id="434">434</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_V512_SAVE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_V512_SAVE</span>:</td></tr>
<tr><th id="435">435</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_V512_RESTORE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_V512_RESTORE</span>:</td></tr>
<tr><th id="436">436</th><td>    <b>return</b> <var>16</var>;</td></tr>
<tr><th id="437">437</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S256_SAVE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S256_SAVE</span>:</td></tr>
<tr><th id="438">438</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S256_RESTORE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S256_RESTORE</span>:</td></tr>
<tr><th id="439">439</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_V256_SAVE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_V256_SAVE</span>:</td></tr>
<tr><th id="440">440</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_V256_RESTORE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_V256_RESTORE</span>:</td></tr>
<tr><th id="441">441</th><td>    <b>return</b> <var>8</var>;</td></tr>
<tr><th id="442">442</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S160_SAVE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S160_SAVE</span>:</td></tr>
<tr><th id="443">443</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S160_RESTORE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S160_RESTORE</span>:</td></tr>
<tr><th id="444">444</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_V160_SAVE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_V160_SAVE</span>:</td></tr>
<tr><th id="445">445</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_V160_RESTORE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_V160_RESTORE</span>:</td></tr>
<tr><th id="446">446</th><td>    <b>return</b> <var>5</var>;</td></tr>
<tr><th id="447">447</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S128_SAVE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S128_SAVE</span>:</td></tr>
<tr><th id="448">448</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S128_RESTORE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S128_RESTORE</span>:</td></tr>
<tr><th id="449">449</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_V128_SAVE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_V128_SAVE</span>:</td></tr>
<tr><th id="450">450</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_V128_RESTORE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_V128_RESTORE</span>:</td></tr>
<tr><th id="451">451</th><td>    <b>return</b> <var>4</var>;</td></tr>
<tr><th id="452">452</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S96_SAVE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S96_SAVE</span>:</td></tr>
<tr><th id="453">453</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S96_RESTORE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S96_RESTORE</span>:</td></tr>
<tr><th id="454">454</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_V96_SAVE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_V96_SAVE</span>:</td></tr>
<tr><th id="455">455</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_V96_RESTORE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_V96_RESTORE</span>:</td></tr>
<tr><th id="456">456</th><td>    <b>return</b> <var>3</var>;</td></tr>
<tr><th id="457">457</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S64_SAVE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S64_SAVE</span>:</td></tr>
<tr><th id="458">458</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S64_RESTORE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S64_RESTORE</span>:</td></tr>
<tr><th id="459">459</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_V64_SAVE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_V64_SAVE</span>:</td></tr>
<tr><th id="460">460</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_V64_RESTORE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_V64_RESTORE</span>:</td></tr>
<tr><th id="461">461</th><td>    <b>return</b> <var>2</var>;</td></tr>
<tr><th id="462">462</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S32_SAVE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S32_SAVE</span>:</td></tr>
<tr><th id="463">463</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S32_RESTORE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S32_RESTORE</span>:</td></tr>
<tr><th id="464">464</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_V32_SAVE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_V32_SAVE</span>:</td></tr>
<tr><th id="465">465</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_V32_RESTORE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_V32_RESTORE</span>:</td></tr>
<tr><th id="466">466</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="467">467</th><td>  <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Invalid spill opcode&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp&quot;, 467)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid spill opcode"</q>);</td></tr>
<tr><th id="468">468</th><td>  }</td></tr>
<tr><th id="469">469</th><td>}</td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="_ZL19getOffsetMUBUFStorej" title='getOffsetMUBUFStore' data-type='int getOffsetMUBUFStore(unsigned int Opc)' data-ref="_ZL19getOffsetMUBUFStorej">getOffsetMUBUFStore</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="95Opc" title='Opc' data-type='unsigned int' data-ref="95Opc">Opc</dfn>) {</td></tr>
<tr><th id="472">472</th><td>  <b>switch</b> (<a class="local col5 ref" href="#95Opc" title='Opc' data-ref="95Opc">Opc</a>) {</td></tr>
<tr><th id="473">473</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;BUFFER_STORE_DWORD_OFFEN&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_STORE_DWORD_OFFEN</span>:</td></tr>
<tr><th id="474">474</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;BUFFER_STORE_DWORD_OFFSET&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_STORE_DWORD_OFFSET</span>;</td></tr>
<tr><th id="475">475</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;BUFFER_STORE_BYTE_OFFEN&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_STORE_BYTE_OFFEN</span>:</td></tr>
<tr><th id="476">476</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;BUFFER_STORE_BYTE_OFFSET&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_STORE_BYTE_OFFSET</span>;</td></tr>
<tr><th id="477">477</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;BUFFER_STORE_SHORT_OFFEN&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_STORE_SHORT_OFFEN</span>:</td></tr>
<tr><th id="478">478</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;BUFFER_STORE_SHORT_OFFSET&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_STORE_SHORT_OFFSET</span>;</td></tr>
<tr><th id="479">479</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;BUFFER_STORE_DWORDX2_OFFEN&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_STORE_DWORDX2_OFFEN</span>:</td></tr>
<tr><th id="480">480</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;BUFFER_STORE_DWORDX2_OFFSET&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_STORE_DWORDX2_OFFSET</span>;</td></tr>
<tr><th id="481">481</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;BUFFER_STORE_DWORDX4_OFFEN&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_STORE_DWORDX4_OFFEN</span>:</td></tr>
<tr><th id="482">482</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;BUFFER_STORE_DWORDX4_OFFSET&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_STORE_DWORDX4_OFFSET</span>;</td></tr>
<tr><th id="483">483</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;BUFFER_STORE_SHORT_D16_HI_OFFEN&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_STORE_SHORT_D16_HI_OFFEN</span>:</td></tr>
<tr><th id="484">484</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;BUFFER_STORE_SHORT_D16_HI_OFFSET&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_STORE_SHORT_D16_HI_OFFSET</span>;</td></tr>
<tr><th id="485">485</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;BUFFER_STORE_BYTE_D16_HI_OFFEN&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_STORE_BYTE_D16_HI_OFFEN</span>:</td></tr>
<tr><th id="486">486</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;BUFFER_STORE_BYTE_D16_HI_OFFSET&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_STORE_BYTE_D16_HI_OFFSET</span>;</td></tr>
<tr><th id="487">487</th><td>  <b>default</b>:</td></tr>
<tr><th id="488">488</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="489">489</th><td>  }</td></tr>
<tr><th id="490">490</th><td>}</td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="_ZL18getOffsetMUBUFLoadj" title='getOffsetMUBUFLoad' data-type='int getOffsetMUBUFLoad(unsigned int Opc)' data-ref="_ZL18getOffsetMUBUFLoadj">getOffsetMUBUFLoad</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="96Opc" title='Opc' data-type='unsigned int' data-ref="96Opc">Opc</dfn>) {</td></tr>
<tr><th id="493">493</th><td>  <b>switch</b> (<a class="local col6 ref" href="#96Opc" title='Opc' data-ref="96Opc">Opc</a>) {</td></tr>
<tr><th id="494">494</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;BUFFER_LOAD_DWORD_OFFEN&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_LOAD_DWORD_OFFEN</span>:</td></tr>
<tr><th id="495">495</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;BUFFER_LOAD_DWORD_OFFSET&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_LOAD_DWORD_OFFSET</span>;</td></tr>
<tr><th id="496">496</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;BUFFER_LOAD_UBYTE_OFFEN&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_LOAD_UBYTE_OFFEN</span>:</td></tr>
<tr><th id="497">497</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;BUFFER_LOAD_UBYTE_OFFSET&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_LOAD_UBYTE_OFFSET</span>;</td></tr>
<tr><th id="498">498</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;BUFFER_LOAD_SBYTE_OFFEN&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_LOAD_SBYTE_OFFEN</span>:</td></tr>
<tr><th id="499">499</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;BUFFER_LOAD_SBYTE_OFFSET&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_LOAD_SBYTE_OFFSET</span>;</td></tr>
<tr><th id="500">500</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;BUFFER_LOAD_USHORT_OFFEN&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_LOAD_USHORT_OFFEN</span>:</td></tr>
<tr><th id="501">501</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;BUFFER_LOAD_USHORT_OFFSET&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_LOAD_USHORT_OFFSET</span>;</td></tr>
<tr><th id="502">502</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;BUFFER_LOAD_SSHORT_OFFEN&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_LOAD_SSHORT_OFFEN</span>:</td></tr>
<tr><th id="503">503</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;BUFFER_LOAD_SSHORT_OFFSET&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_LOAD_SSHORT_OFFSET</span>;</td></tr>
<tr><th id="504">504</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;BUFFER_LOAD_DWORDX2_OFFEN&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_LOAD_DWORDX2_OFFEN</span>:</td></tr>
<tr><th id="505">505</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;BUFFER_LOAD_DWORDX2_OFFSET&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_LOAD_DWORDX2_OFFSET</span>;</td></tr>
<tr><th id="506">506</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;BUFFER_LOAD_DWORDX4_OFFEN&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_LOAD_DWORDX4_OFFEN</span>:</td></tr>
<tr><th id="507">507</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;BUFFER_LOAD_DWORDX4_OFFSET&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_LOAD_DWORDX4_OFFSET</span>;</td></tr>
<tr><th id="508">508</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;BUFFER_LOAD_UBYTE_D16_OFFEN&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_LOAD_UBYTE_D16_OFFEN</span>:</td></tr>
<tr><th id="509">509</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;BUFFER_LOAD_UBYTE_D16_OFFSET&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_LOAD_UBYTE_D16_OFFSET</span>;</td></tr>
<tr><th id="510">510</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;BUFFER_LOAD_UBYTE_D16_HI_OFFEN&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_LOAD_UBYTE_D16_HI_OFFEN</span>:</td></tr>
<tr><th id="511">511</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;BUFFER_LOAD_UBYTE_D16_HI_OFFSET&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_LOAD_UBYTE_D16_HI_OFFSET</span>;</td></tr>
<tr><th id="512">512</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;BUFFER_LOAD_SBYTE_D16_OFFEN&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_LOAD_SBYTE_D16_OFFEN</span>:</td></tr>
<tr><th id="513">513</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;BUFFER_LOAD_SBYTE_D16_OFFSET&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_LOAD_SBYTE_D16_OFFSET</span>;</td></tr>
<tr><th id="514">514</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;BUFFER_LOAD_SBYTE_D16_HI_OFFEN&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_LOAD_SBYTE_D16_HI_OFFEN</span>:</td></tr>
<tr><th id="515">515</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;BUFFER_LOAD_SBYTE_D16_HI_OFFSET&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_LOAD_SBYTE_D16_HI_OFFSET</span>;</td></tr>
<tr><th id="516">516</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;BUFFER_LOAD_SHORT_D16_OFFEN&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_LOAD_SHORT_D16_OFFEN</span>:</td></tr>
<tr><th id="517">517</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;BUFFER_LOAD_SHORT_D16_OFFSET&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_LOAD_SHORT_D16_OFFSET</span>;</td></tr>
<tr><th id="518">518</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;BUFFER_LOAD_SHORT_D16_HI_OFFEN&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_LOAD_SHORT_D16_HI_OFFEN</span>:</td></tr>
<tr><th id="519">519</th><td>    <b>return</b> AMDGPU::<span class='error' title="no member named &apos;BUFFER_LOAD_SHORT_D16_HI_OFFSET&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_LOAD_SHORT_D16_HI_OFFSET</span>;</td></tr>
<tr><th id="520">520</th><td>  <b>default</b>:</td></tr>
<tr><th id="521">521</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="522">522</th><td>  }</td></tr>
<tr><th id="523">523</th><td>}</td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td><i  data-doc="_ZL25buildMUBUFOffsetLoadStorePKN4llvm11SIInstrInfoERNS_16MachineFrameInfoENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEil">// This differs from buildSpillLoadStore by only scavenging a VGPR. It does not</i></td></tr>
<tr><th id="526">526</th><td><i  data-doc="_ZL25buildMUBUFOffsetLoadStorePKN4llvm11SIInstrInfoERNS_16MachineFrameInfoENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEil">// need to handle the case where an SGPR may need to be spilled while spilling.</i></td></tr>
<tr><th id="527">527</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL25buildMUBUFOffsetLoadStorePKN4llvm11SIInstrInfoERNS_16MachineFrameInfoENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEil" title='buildMUBUFOffsetLoadStore' data-type='bool buildMUBUFOffsetLoadStore(const llvm::SIInstrInfo * TII, llvm::MachineFrameInfo &amp; MFI, MachineBasicBlock::iterator MI, int Index, int64_t Offset)' data-ref="_ZL25buildMUBUFOffsetLoadStorePKN4llvm11SIInstrInfoERNS_16MachineFrameInfoENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEil">buildMUBUFOffsetLoadStore</dfn>(<em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col7 decl" id="97TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="97TII">TII</dfn>,</td></tr>
<tr><th id="528">528</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col8 decl" id="98MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="98MFI">MFI</dfn>,</td></tr>
<tr><th id="529">529</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="99MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="99MI">MI</dfn>,</td></tr>
<tr><th id="530">530</th><td>                                      <em>int</em> <dfn class="local col0 decl" id="100Index" title='Index' data-type='int' data-ref="100Index">Index</dfn>,</td></tr>
<tr><th id="531">531</th><td>                                      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col1 decl" id="101Offset" title='Offset' data-type='int64_t' data-ref="101Offset">Offset</dfn>) {</td></tr>
<tr><th id="532">532</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="102MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="102MBB">MBB</dfn> = <a class="local col9 ref" href="#99MI" title='MI' data-ref="99MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="533">533</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col3 decl" id="103DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="103DL">DL</dfn> = <a class="local col9 ref" href="#99MI" title='MI' data-ref="99MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="534">534</th><td>  <em>bool</em> <dfn class="local col4 decl" id="104IsStore" title='IsStore' data-type='bool' data-ref="104IsStore">IsStore</dfn> = <a class="local col9 ref" href="#99MI" title='MI' data-ref="99MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>();</td></tr>
<tr><th id="535">535</th><td></td></tr>
<tr><th id="536">536</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="105Opc" title='Opc' data-type='unsigned int' data-ref="105Opc">Opc</dfn> = <a class="local col9 ref" href="#99MI" title='MI' data-ref="99MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="537">537</th><td>  <em>int</em> <dfn class="local col6 decl" id="106LoadStoreOp" title='LoadStoreOp' data-type='int' data-ref="106LoadStoreOp">LoadStoreOp</dfn> = <a class="local col4 ref" href="#104IsStore" title='IsStore' data-ref="104IsStore">IsStore</a> ?</td></tr>
<tr><th id="538">538</th><td>    <a class="tu ref" href="#_ZL19getOffsetMUBUFStorej" title='getOffsetMUBUFStore' data-use='c' data-ref="_ZL19getOffsetMUBUFStorej">getOffsetMUBUFStore</a>(<a class="local col5 ref" href="#105Opc" title='Opc' data-ref="105Opc">Opc</a>) : <a class="tu ref" href="#_ZL18getOffsetMUBUFLoadj" title='getOffsetMUBUFLoad' data-use='c' data-ref="_ZL18getOffsetMUBUFLoadj">getOffsetMUBUFLoad</a>(<a class="local col5 ref" href="#105Opc" title='Opc' data-ref="105Opc">Opc</a>);</td></tr>
<tr><th id="539">539</th><td>  <b>if</b> (<a class="local col6 ref" href="#106LoadStoreOp" title='LoadStoreOp' data-ref="106LoadStoreOp">LoadStoreOp</a> == -<var>1</var>)</td></tr>
<tr><th id="540">540</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="541">541</th><td></td></tr>
<tr><th id="542">542</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col7 decl" id="107Reg" title='Reg' data-type='const llvm::MachineOperand *' data-ref="107Reg">Reg</dfn> = TII-&gt;getNamedOperand(*MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdata);</td></tr>
<tr><th id="543">543</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col8 decl" id="108NewMI" title='NewMI' data-type='llvm::MachineInstrBuilder' data-ref="108NewMI">NewMI</dfn> =</td></tr>
<tr><th id="544">544</th><td>      BuildMI(*MBB, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(LoadStoreOp))</td></tr>
<tr><th id="545">545</th><td>          .add(*Reg)</td></tr>
<tr><th id="546">546</th><td>          .add(*TII-&gt;getNamedOperand(*MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::srsrc))</td></tr>
<tr><th id="547">547</th><td>          .add(*TII-&gt;getNamedOperand(*MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::soffset))</td></tr>
<tr><th id="548">548</th><td>          .addImm(Offset)</td></tr>
<tr><th id="549">549</th><td>          .addImm(<var>0</var>) <i>// glc</i></td></tr>
<tr><th id="550">550</th><td>          .addImm(<var>0</var>) <i>// slc</i></td></tr>
<tr><th id="551">551</th><td>          .addImm(<var>0</var>) <i>// tfe</i></td></tr>
<tr><th id="552">552</th><td>          .addImm(<var>0</var>) <i>// dlc</i></td></tr>
<tr><th id="553">553</th><td>          .cloneMemRefs(*MI);</td></tr>
<tr><th id="554">554</th><td></td></tr>
<tr><th id="555">555</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col9 decl" id="109VDataIn" title='VDataIn' data-type='const llvm::MachineOperand *' data-ref="109VDataIn">VDataIn</dfn> = TII-&gt;getNamedOperand(*MI,</td></tr>
<tr><th id="556">556</th><td>                                                       AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdata_in);</td></tr>
<tr><th id="557">557</th><td>  <b>if</b> (<a class="local col9 ref" href="#109VDataIn" title='VDataIn' data-ref="109VDataIn">VDataIn</a>)</td></tr>
<tr><th id="558">558</th><td>    <a class="local col8 ref" href="#108NewMI" title='NewMI' data-ref="108NewMI">NewMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="local col9 ref" href="#109VDataIn" title='VDataIn' data-ref="109VDataIn">VDataIn</a>);</td></tr>
<tr><th id="559">559</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="560">560</th><td>}</td></tr>
<tr><th id="561">561</th><td></td></tr>
<tr><th id="562">562</th><td><em>void</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo19buildSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjijbjjlPNS_17MachineMemOperandEPNS_12RegScavengerE" title='llvm::SIRegisterInfo::buildSpillLoadStore' data-ref="_ZNK4llvm14SIRegisterInfo19buildSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjijbjjlPNS_17MachineMemOperandEPNS_12RegScavengerE">buildSpillLoadStore</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="110MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="110MI">MI</dfn>,</td></tr>
<tr><th id="563">563</th><td>                                         <em>unsigned</em> <dfn class="local col1 decl" id="111LoadStoreOp" title='LoadStoreOp' data-type='unsigned int' data-ref="111LoadStoreOp">LoadStoreOp</dfn>,</td></tr>
<tr><th id="564">564</th><td>                                         <em>int</em> <dfn class="local col2 decl" id="112Index" title='Index' data-type='int' data-ref="112Index">Index</dfn>,</td></tr>
<tr><th id="565">565</th><td>                                         <em>unsigned</em> <dfn class="local col3 decl" id="113ValueReg" title='ValueReg' data-type='unsigned int' data-ref="113ValueReg">ValueReg</dfn>,</td></tr>
<tr><th id="566">566</th><td>                                         <em>bool</em> <dfn class="local col4 decl" id="114IsKill" title='IsKill' data-type='bool' data-ref="114IsKill">IsKill</dfn>,</td></tr>
<tr><th id="567">567</th><td>                                         <em>unsigned</em> <dfn class="local col5 decl" id="115ScratchRsrcReg" title='ScratchRsrcReg' data-type='unsigned int' data-ref="115ScratchRsrcReg">ScratchRsrcReg</dfn>,</td></tr>
<tr><th id="568">568</th><td>                                         <em>unsigned</em> <dfn class="local col6 decl" id="116ScratchOffsetReg" title='ScratchOffsetReg' data-type='unsigned int' data-ref="116ScratchOffsetReg">ScratchOffsetReg</dfn>,</td></tr>
<tr><th id="569">569</th><td>                                         <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col7 decl" id="117InstOffset" title='InstOffset' data-type='int64_t' data-ref="117InstOffset">InstOffset</dfn>,</td></tr>
<tr><th id="570">570</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col8 decl" id="118MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="118MMO">MMO</dfn>,</td></tr>
<tr><th id="571">571</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a> *<dfn class="local col9 decl" id="119RS" title='RS' data-type='llvm::RegScavenger *' data-ref="119RS">RS</dfn>) <em>const</em> {</td></tr>
<tr><th id="572">572</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="120MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="120MBB">MBB</dfn> = <a class="local col0 ref" href="#110MI" title='MI' data-ref="110MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="573">573</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col1 decl" id="121MF" title='MF' data-type='llvm::MachineFunction *' data-ref="121MF">MF</dfn> = <a class="local col0 ref" href="#110MI" title='MI' data-ref="110MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="574">574</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col2 decl" id="122ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="122ST">ST</dfn> =  <a class="local col1 ref" href="#121MF" title='MF' data-ref="121MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="575">575</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col3 decl" id="123TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="123TII">TII</dfn> = <a class="local col2 ref" href="#122ST" title='ST' data-ref="122ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="576">576</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col4 decl" id="124MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="124MFI">MFI</dfn> = <a class="local col1 ref" href="#121MF" title='MF' data-ref="121MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="577">577</th><td></td></tr>
<tr><th id="578">578</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col5 decl" id="125Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="125Desc">Desc</dfn> = TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(LoadStoreOp);</td></tr>
<tr><th id="579">579</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col6 decl" id="126DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="126DL">DL</dfn> = <a class="local col0 ref" href="#110MI" title='MI' data-ref="110MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="580">580</th><td>  <em>bool</em> <dfn class="local col7 decl" id="127IsStore" title='IsStore' data-type='bool' data-ref="127IsStore">IsStore</dfn> = <a class="local col5 ref" href="#125Desc" title='Desc' data-ref="125Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc8mayStoreEv" title='llvm::MCInstrDesc::mayStore' data-ref="_ZNK4llvm11MCInstrDesc8mayStoreEv">mayStore</a>();</td></tr>
<tr><th id="581">581</th><td></td></tr>
<tr><th id="582">582</th><td>  <em>bool</em> <dfn class="local col8 decl" id="128Scavenged" title='Scavenged' data-type='bool' data-ref="128Scavenged">Scavenged</dfn> = <b>false</b>;</td></tr>
<tr><th id="583">583</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="129SOffset" title='SOffset' data-type='unsigned int' data-ref="129SOffset">SOffset</dfn> = <a class="local col6 ref" href="#116ScratchOffsetReg" title='ScratchOffsetReg' data-ref="116ScratchOffsetReg">ScratchOffsetReg</a>;</td></tr>
<tr><th id="584">584</th><td></td></tr>
<tr><th id="585">585</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col0 decl" id="130EltSize" title='EltSize' data-type='const unsigned int' data-ref="130EltSize">EltSize</dfn> = <var>4</var>;</td></tr>
<tr><th id="586">586</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="131RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="131RC">RC</dfn> = <a class="member" href="#_ZNK4llvm14SIRegisterInfo17getRegClassForRegERKNS_19MachineRegisterInfoEj" title='llvm::SIRegisterInfo::getRegClassForReg' data-ref="_ZNK4llvm14SIRegisterInfo17getRegClassForRegERKNS_19MachineRegisterInfoEj">getRegClassForReg</a>(<a class="local col1 ref" href="#121MF" title='MF' data-ref="121MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>(), <a class="local col3 ref" href="#113ValueReg" title='ValueReg' data-ref="113ValueReg">ValueReg</a>);</td></tr>
<tr><th id="587">587</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="132NumSubRegs" title='NumSubRegs' data-type='unsigned int' data-ref="132NumSubRegs">NumSubRegs</dfn> = <span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU14getRegBitWidthEj" title='llvm::AMDGPU::getRegBitWidth' data-ref="_ZN4llvm6AMDGPU14getRegBitWidthEj">getRegBitWidth</a>(<a class="local col1 ref" href="#131RC" title='RC' data-ref="131RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>()) / (<a class="local col0 ref" href="#130EltSize" title='EltSize' data-ref="130EltSize">EltSize</a> * <span class="macro" title="8" data-ref="_M/CHAR_BIT">CHAR_BIT</span>);</td></tr>
<tr><th id="588">588</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="133Size" title='Size' data-type='unsigned int' data-ref="133Size">Size</dfn> = <a class="local col2 ref" href="#132NumSubRegs" title='NumSubRegs' data-ref="132NumSubRegs">NumSubRegs</a> * <a class="local col0 ref" href="#130EltSize" title='EltSize' data-ref="130EltSize">EltSize</a>;</td></tr>
<tr><th id="589">589</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col4 decl" id="134Offset" title='Offset' data-type='int64_t' data-ref="134Offset">Offset</dfn> = <a class="local col7 ref" href="#117InstOffset" title='InstOffset' data-ref="117InstOffset">InstOffset</a> + <a class="local col4 ref" href="#124MFI" title='MFI' data-ref="124MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" title='llvm::MachineFrameInfo::getObjectOffset' data-ref="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi">getObjectOffset</a>(<a class="local col2 ref" href="#112Index" title='Index' data-ref="112Index">Index</a>);</td></tr>
<tr><th id="590">590</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col5 decl" id="135ScratchOffsetRegDelta" title='ScratchOffsetRegDelta' data-type='int64_t' data-ref="135ScratchOffsetRegDelta">ScratchOffsetRegDelta</dfn> = <var>0</var>;</td></tr>
<tr><th id="591">591</th><td></td></tr>
<tr><th id="592">592</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="136Align" title='Align' data-type='unsigned int' data-ref="136Align">Align</dfn> = <a class="local col4 ref" href="#124MFI" title='MFI' data-ref="124MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi" title='llvm::MachineFrameInfo::getObjectAlignment' data-ref="_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi">getObjectAlignment</a>(<a class="local col2 ref" href="#112Index" title='Index' data-ref="112Index">Index</a>);</td></tr>
<tr><th id="593">593</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a> &amp;<dfn class="local col7 decl" id="137BasePtrInfo" title='BasePtrInfo' data-type='const llvm::MachinePointerInfo &amp;' data-ref="137BasePtrInfo">BasePtrInfo</dfn> = <a class="local col8 ref" href="#118MMO" title='MMO' data-ref="118MMO">MMO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand14getPointerInfoEv" title='llvm::MachineMemOperand::getPointerInfo' data-ref="_ZNK4llvm17MachineMemOperand14getPointerInfoEv">getPointerInfo</a>();</td></tr>
<tr><th id="594">594</th><td></td></tr>
<tr><th id="595">595</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Offset % EltSize) == 0 &amp;&amp; &quot;unexpected VGPR spill offset&quot;) ? void (0) : __assert_fail (&quot;(Offset % EltSize) == 0 &amp;&amp; \&quot;unexpected VGPR spill offset\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp&quot;, 595, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col4 ref" href="#134Offset" title='Offset' data-ref="134Offset">Offset</a> % <a class="local col0 ref" href="#130EltSize" title='EltSize' data-ref="130EltSize">EltSize</a>) == <var>0</var> &amp;&amp; <q>"unexpected VGPR spill offset"</q>);</td></tr>
<tr><th id="596">596</th><td></td></tr>
<tr><th id="597">597</th><td>  <b>if</b> (!<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>12</var>&gt;(<a class="local col4 ref" href="#134Offset" title='Offset' data-ref="134Offset">Offset</a> + <a class="local col3 ref" href="#133Size" title='Size' data-ref="133Size">Size</a> - <a class="local col0 ref" href="#130EltSize" title='EltSize' data-ref="130EltSize">EltSize</a>)) {</td></tr>
<tr><th id="598">598</th><td>    SOffset = AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>;</td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td>    <i>// We currently only support spilling VGPRs to EltSize boundaries, meaning</i></td></tr>
<tr><th id="601">601</th><td><i>    // we can simplify the adjustment of Offset here to just scale with</i></td></tr>
<tr><th id="602">602</th><td><i>    // WavefrontSize.</i></td></tr>
<tr><th id="603">603</th><td>    Offset *= <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>.getWavefrontSize();</td></tr>
<tr><th id="604">604</th><td></td></tr>
<tr><th id="605">605</th><td>    <i>// We don't have access to the register scavenger if this function is called</i></td></tr>
<tr><th id="606">606</th><td><i>    // during  PEI::scavengeFrameVirtualRegs().</i></td></tr>
<tr><th id="607">607</th><td>    <b>if</b> (RS)</td></tr>
<tr><th id="608">608</th><td>      SOffset = RS-&gt;scavengeRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_32RegClass</span>, MI, <var>0</var>, <b>false</b>);</td></tr>
<tr><th id="609">609</th><td></td></tr>
<tr><th id="610">610</th><td>    <b>if</b> (SOffset == AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>) {</td></tr>
<tr><th id="611">611</th><td>      <i>// There are no free SGPRs, and since we are in the process of spilling</i></td></tr>
<tr><th id="612">612</th><td><i>      // VGPRs too.  Since we need a VGPR in order to spill SGPRs (this is true</i></td></tr>
<tr><th id="613">613</th><td><i>      // on SI/CI and on VI it is true until we implement spilling using scalar</i></td></tr>
<tr><th id="614">614</th><td><i>      // stores), we have no way to free up an SGPR.  Our solution here is to</i></td></tr>
<tr><th id="615">615</th><td><i>      // add the offset directly to the ScratchOffset register, and then</i></td></tr>
<tr><th id="616">616</th><td><i>      // subtract the offset after the spill to return ScratchOffset to it's</i></td></tr>
<tr><th id="617">617</th><td><i>      // original value.</i></td></tr>
<tr><th id="618">618</th><td>      <a class="local col9 ref" href="#129SOffset" title='SOffset' data-ref="129SOffset">SOffset</a> = <a class="local col6 ref" href="#116ScratchOffsetReg" title='ScratchOffsetReg' data-ref="116ScratchOffsetReg">ScratchOffsetReg</a>;</td></tr>
<tr><th id="619">619</th><td>      <a class="local col5 ref" href="#135ScratchOffsetRegDelta" title='ScratchOffsetRegDelta' data-ref="135ScratchOffsetRegDelta">ScratchOffsetRegDelta</a> = <a class="local col4 ref" href="#134Offset" title='Offset' data-ref="134Offset">Offset</a>;</td></tr>
<tr><th id="620">620</th><td>    } <b>else</b> {</td></tr>
<tr><th id="621">621</th><td>      <a class="local col8 ref" href="#128Scavenged" title='Scavenged' data-ref="128Scavenged">Scavenged</a> = <b>true</b>;</td></tr>
<tr><th id="622">622</th><td>    }</td></tr>
<tr><th id="623">623</th><td></td></tr>
<tr><th id="624">624</th><td>    BuildMI(*MBB, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_ADD_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ADD_U32</span>), SOffset)</td></tr>
<tr><th id="625">625</th><td>      .addReg(ScratchOffsetReg)</td></tr>
<tr><th id="626">626</th><td>      .addImm(Offset);</td></tr>
<tr><th id="627">627</th><td></td></tr>
<tr><th id="628">628</th><td>    <a class="local col4 ref" href="#134Offset" title='Offset' data-ref="134Offset">Offset</a> = <var>0</var>;</td></tr>
<tr><th id="629">629</th><td>  }</td></tr>
<tr><th id="630">630</th><td></td></tr>
<tr><th id="631">631</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="138i" title='i' data-type='unsigned int' data-ref="138i">i</dfn> = <var>0</var>, <dfn class="local col9 decl" id="139e" title='e' data-type='unsigned int' data-ref="139e">e</dfn> = <a class="local col2 ref" href="#132NumSubRegs" title='NumSubRegs' data-ref="132NumSubRegs">NumSubRegs</a>; <a class="local col8 ref" href="#138i" title='i' data-ref="138i">i</a> != <a class="local col9 ref" href="#139e" title='e' data-ref="139e">e</a>; ++<a class="local col8 ref" href="#138i" title='i' data-ref="138i">i</a>, <a class="local col4 ref" href="#134Offset" title='Offset' data-ref="134Offset">Offset</a> += <a class="local col0 ref" href="#130EltSize" title='EltSize' data-ref="130EltSize">EltSize</a>) {</td></tr>
<tr><th id="632">632</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="140SubReg" title='SubReg' data-type='unsigned int' data-ref="140SubReg">SubReg</dfn> = NumSubRegs == <var>1</var> ?</td></tr>
<tr><th id="633">633</th><td>      ValueReg : <span class='error' title="use of undeclared identifier &apos;getSubReg&apos;">getSubReg</span>(ValueReg, getSubRegFromChannel(i));</td></tr>
<tr><th id="634">634</th><td></td></tr>
<tr><th id="635">635</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="141SOffsetRegState" title='SOffsetRegState' data-type='unsigned int' data-ref="141SOffsetRegState">SOffsetRegState</dfn> = <var>0</var>;</td></tr>
<tr><th id="636">636</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="142SrcDstRegState" title='SrcDstRegState' data-type='unsigned int' data-ref="142SrcDstRegState">SrcDstRegState</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm14getDefRegStateEb" title='llvm::getDefRegState' data-ref="_ZN4llvm14getDefRegStateEb">getDefRegState</a>(!<a class="local col7 ref" href="#127IsStore" title='IsStore' data-ref="127IsStore">IsStore</a>);</td></tr>
<tr><th id="637">637</th><td>    <b>if</b> (<a class="local col8 ref" href="#138i" title='i' data-ref="138i">i</a> + <var>1</var> == <a class="local col9 ref" href="#139e" title='e' data-ref="139e">e</a>) {</td></tr>
<tr><th id="638">638</th><td>      <a class="local col1 ref" href="#141SOffsetRegState" title='SOffsetRegState' data-ref="141SOffsetRegState">SOffsetRegState</a> |= <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col8 ref" href="#128Scavenged" title='Scavenged' data-ref="128Scavenged">Scavenged</a>);</td></tr>
<tr><th id="639">639</th><td>      <i>// The last implicit use carries the "Kill" flag.</i></td></tr>
<tr><th id="640">640</th><td>      <a class="local col2 ref" href="#142SrcDstRegState" title='SrcDstRegState' data-ref="142SrcDstRegState">SrcDstRegState</a> |= <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col4 ref" href="#114IsKill" title='IsKill' data-ref="114IsKill">IsKill</a>);</td></tr>
<tr><th id="641">641</th><td>    }</td></tr>
<tr><th id="642">642</th><td></td></tr>
<tr><th id="643">643</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a> <dfn class="local col3 decl" id="143PInfo" title='PInfo' data-type='llvm::MachinePointerInfo' data-ref="143PInfo">PInfo</dfn> = <a class="local col7 ref" href="#137BasePtrInfo" title='BasePtrInfo' data-ref="137BasePtrInfo">BasePtrInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm18MachinePointerInfo13getWithOffsetEl" title='llvm::MachinePointerInfo::getWithOffset' data-ref="_ZNK4llvm18MachinePointerInfo13getWithOffsetEl">getWithOffset</a>(<a class="local col0 ref" href="#130EltSize" title='EltSize' data-ref="130EltSize">EltSize</a> * <a class="local col8 ref" href="#138i" title='i' data-ref="138i">i</a>);</td></tr>
<tr><th id="644">644</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col4 decl" id="144NewMMO" title='NewMMO' data-type='llvm::MachineMemOperand *' data-ref="144NewMMO">NewMMO</dfn></td></tr>
<tr><th id="645">645</th><td>      = <a class="local col1 ref" href="#121MF" title='MF' data-ref="121MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#36" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1ERKS0_"></a><a class="local col3 ref" href="#143PInfo" title='PInfo' data-ref="143PInfo">PInfo</a>, <a class="local col8 ref" href="#118MMO" title='MMO' data-ref="118MMO">MMO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getFlagsEv" title='llvm::MachineMemOperand::getFlags' data-ref="_ZNK4llvm17MachineMemOperand8getFlagsEv">getFlags</a>(),</td></tr>
<tr><th id="646">646</th><td>                                 <a class="local col0 ref" href="#130EltSize" title='EltSize' data-ref="130EltSize">EltSize</a>, <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm8MinAlignEmm" title='llvm::MinAlign' data-ref="_ZN4llvm8MinAlignEmm">MinAlign</a>(<a class="local col6 ref" href="#136Align" title='Align' data-ref="136Align">Align</a>, <a class="local col0 ref" href="#130EltSize" title='EltSize' data-ref="130EltSize">EltSize</a> * <a class="local col8 ref" href="#138i" title='i' data-ref="138i">i</a>));</td></tr>
<tr><th id="647">647</th><td></td></tr>
<tr><th id="648">648</th><td>    <em>auto</em> <dfn class="local col5 decl" id="145MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="145MIB">MIB</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="local col0 ref" href="#120MBB" title='MBB' data-ref="120MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#110MI" title='MI' data-ref="110MI">MI</a>, <a class="local col6 ref" href="#126DL" title='DL' data-ref="126DL">DL</a>, <a class="local col5 ref" href="#125Desc" title='Desc' data-ref="125Desc">Desc</a>)</td></tr>
<tr><th id="649">649</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col0 ref" href="#140SubReg" title='SubReg' data-ref="140SubReg">SubReg</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm14getDefRegStateEb" title='llvm::getDefRegState' data-ref="_ZN4llvm14getDefRegStateEb">getDefRegState</a>(!<a class="local col7 ref" href="#127IsStore" title='IsStore' data-ref="127IsStore">IsStore</a>) | <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col4 ref" href="#114IsKill" title='IsKill' data-ref="114IsKill">IsKill</a>))</td></tr>
<tr><th id="650">650</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col5 ref" href="#115ScratchRsrcReg" title='ScratchRsrcReg' data-ref="115ScratchRsrcReg">ScratchRsrcReg</a>)</td></tr>
<tr><th id="651">651</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#129SOffset" title='SOffset' data-ref="129SOffset">SOffset</a>, <a class="local col1 ref" href="#141SOffsetRegState" title='SOffsetRegState' data-ref="141SOffsetRegState">SOffsetRegState</a>)</td></tr>
<tr><th id="652">652</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#134Offset" title='Offset' data-ref="134Offset">Offset</a>)</td></tr>
<tr><th id="653">653</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// glc</i></td></tr>
<tr><th id="654">654</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// slc</i></td></tr>
<tr><th id="655">655</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// tfe</i></td></tr>
<tr><th id="656">656</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>) <i>// dlc</i></td></tr>
<tr><th id="657">657</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col4 ref" href="#144NewMMO" title='NewMMO' data-ref="144NewMMO">NewMMO</a>);</td></tr>
<tr><th id="658">658</th><td></td></tr>
<tr><th id="659">659</th><td>    <b>if</b> (<a class="local col2 ref" href="#132NumSubRegs" title='NumSubRegs' data-ref="132NumSubRegs">NumSubRegs</a> &gt; <var>1</var>)</td></tr>
<tr><th id="660">660</th><td>      <a class="local col5 ref" href="#145MIB" title='MIB' data-ref="145MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col3 ref" href="#113ValueReg" title='ValueReg' data-ref="113ValueReg">ValueReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit">Implicit</a> | <a class="local col2 ref" href="#142SrcDstRegState" title='SrcDstRegState' data-ref="142SrcDstRegState">SrcDstRegState</a>);</td></tr>
<tr><th id="661">661</th><td>  }</td></tr>
<tr><th id="662">662</th><td></td></tr>
<tr><th id="663">663</th><td>  <b>if</b> (<a class="local col5 ref" href="#135ScratchOffsetRegDelta" title='ScratchOffsetRegDelta' data-ref="135ScratchOffsetRegDelta">ScratchOffsetRegDelta</a> != <var>0</var>) {</td></tr>
<tr><th id="664">664</th><td>    <i>// Subtract the offset we added to the ScratchOffset register.</i></td></tr>
<tr><th id="665">665</th><td>    BuildMI(*MBB, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_SUB_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SUB_U32</span>), ScratchOffsetReg)</td></tr>
<tr><th id="666">666</th><td>        .addReg(ScratchOffsetReg)</td></tr>
<tr><th id="667">667</th><td>        .addImm(ScratchOffsetRegDelta);</td></tr>
<tr><th id="668">668</th><td>  }</td></tr>
<tr><th id="669">669</th><td>}</td></tr>
<tr><th id="670">670</th><td></td></tr>
<tr><th id="671">671</th><td><em>static</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <dfn class="tu decl def" id="_ZL15getSpillEltSizejb" title='getSpillEltSize' data-type='std::pair&lt;unsigned int, unsigned int&gt; getSpillEltSize(unsigned int SuperRegSize, bool Store)' data-ref="_ZL15getSpillEltSizejb">getSpillEltSize</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="146SuperRegSize" title='SuperRegSize' data-type='unsigned int' data-ref="146SuperRegSize">SuperRegSize</dfn>,</td></tr>
<tr><th id="672">672</th><td>                                                     <em>bool</em> <dfn class="local col7 decl" id="147Store" title='Store' data-type='bool' data-ref="147Store">Store</dfn>) {</td></tr>
<tr><th id="673">673</th><td>  <b>if</b> (<a class="local col6 ref" href="#146SuperRegSize" title='SuperRegSize' data-ref="146SuperRegSize">SuperRegSize</a> % <var>16</var> == <var>0</var>) {</td></tr>
<tr><th id="674">674</th><td>    <b>return</b> { <var>16</var>, Store ? AMDGPU::<span class='error' title="no member named &apos;S_BUFFER_STORE_DWORDX4_SGPR&apos; in namespace &apos;llvm::AMDGPU&apos;">S_BUFFER_STORE_DWORDX4_SGPR</span> :</td></tr>
<tr><th id="675">675</th><td>                         AMDGPU::<span class='error' title="no member named &apos;S_BUFFER_LOAD_DWORDX4_SGPR&apos; in namespace &apos;llvm::AMDGPU&apos;">S_BUFFER_LOAD_DWORDX4_SGPR</span> };</td></tr>
<tr><th id="676">676</th><td>  }</td></tr>
<tr><th id="677">677</th><td></td></tr>
<tr><th id="678">678</th><td>  <b>if</b> (<a class="local col6 ref" href="#146SuperRegSize" title='SuperRegSize' data-ref="146SuperRegSize">SuperRegSize</a> % <var>8</var> == <var>0</var>) {</td></tr>
<tr><th id="679">679</th><td>    <b>return</b> { <var>8</var>, Store ? AMDGPU::<span class='error' title="no member named &apos;S_BUFFER_STORE_DWORDX2_SGPR&apos; in namespace &apos;llvm::AMDGPU&apos;">S_BUFFER_STORE_DWORDX2_SGPR</span> :</td></tr>
<tr><th id="680">680</th><td>                        AMDGPU::<span class='error' title="no member named &apos;S_BUFFER_LOAD_DWORDX2_SGPR&apos; in namespace &apos;llvm::AMDGPU&apos;">S_BUFFER_LOAD_DWORDX2_SGPR</span> };</td></tr>
<tr><th id="681">681</th><td>  }</td></tr>
<tr><th id="682">682</th><td></td></tr>
<tr><th id="683">683</th><td>  <b>return</b> { <var>4</var>, Store ? AMDGPU::<span class='error' title="no member named &apos;S_BUFFER_STORE_DWORD_SGPR&apos; in namespace &apos;llvm::AMDGPU&apos;">S_BUFFER_STORE_DWORD_SGPR</span> :</td></tr>
<tr><th id="684">684</th><td>                      AMDGPU::<span class='error' title="no member named &apos;S_BUFFER_LOAD_DWORD_SGPR&apos; in namespace &apos;llvm::AMDGPU&apos;">S_BUFFER_LOAD_DWORD_SGPR</span>};</td></tr>
<tr><th id="685">685</th><td>}</td></tr>
<tr><th id="686">686</th><td></td></tr>
<tr><th id="687">687</th><td><em>bool</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo9spillSGPRENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerEb" title='llvm::SIRegisterInfo::spillSGPR' data-ref="_ZNK4llvm14SIRegisterInfo9spillSGPRENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerEb">spillSGPR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="148MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="148MI">MI</dfn>,</td></tr>
<tr><th id="688">688</th><td>                               <em>int</em> <dfn class="local col9 decl" id="149Index" title='Index' data-type='int' data-ref="149Index">Index</dfn>,</td></tr>
<tr><th id="689">689</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a> *<dfn class="local col0 decl" id="150RS" title='RS' data-type='llvm::RegScavenger *' data-ref="150RS">RS</dfn>,</td></tr>
<tr><th id="690">690</th><td>                               <em>bool</em> <dfn class="local col1 decl" id="151OnlyToVGPR" title='OnlyToVGPR' data-type='bool' data-ref="151OnlyToVGPR">OnlyToVGPR</dfn>) <em>const</em> {</td></tr>
<tr><th id="691">691</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="152MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="152MBB">MBB</dfn> = <a class="local col8 ref" href="#148MI" title='MI' data-ref="148MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="692">692</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col3 decl" id="153MF" title='MF' data-type='llvm::MachineFunction *' data-ref="153MF">MF</dfn> = <a class="local col2 ref" href="#152MBB" title='MBB' data-ref="152MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="693">693</th><td>  <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col4 decl" id="154MFI" title='MFI' data-type='llvm::SIMachineFunctionInfo *' data-ref="154MFI">MFI</dfn> = <a class="local col3 ref" href="#153MF" title='MF' data-ref="153MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="694">694</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseSet.h.html#llvm::DenseSet" title='llvm::DenseSet' data-ref="llvm::DenseSet">DenseSet</a>&lt;<em>unsigned</em>&gt; <a class="ref fake" href="../../../include/llvm/ADT/DenseSet.h.html#249" title='llvm::DenseSet&lt;unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt; &gt;::DenseSet' data-ref="_ZN4llvm8DenseSetIjNS_12DenseMapInfoIjEEEC1Ev"></a><dfn class="local col5 decl" id="155SGPRSpillVGPRDefinedSet" title='SGPRSpillVGPRDefinedSet' data-type='DenseSet&lt;unsigned int&gt;' data-ref="155SGPRSpillVGPRDefinedSet">SGPRSpillVGPRDefinedSet</dfn>;</td></tr>
<tr><th id="695">695</th><td></td></tr>
<tr><th id="696">696</th><td>  <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SpilledReg" title='llvm::SIMachineFunctionInfo::SpilledReg' data-ref="llvm::SIMachineFunctionInfo::SpilledReg">SpilledReg</a>&gt; <dfn class="local col6 decl" id="156VGPRSpills" title='VGPRSpills' data-type='ArrayRef&lt;SIMachineFunctionInfo::SpilledReg&gt;' data-ref="156VGPRSpills">VGPRSpills</dfn></td></tr>
<tr><th id="697">697</th><td>    = <a class="local col4 ref" href="#154MFI" title='MFI' data-ref="154MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo19getSGPRToVGPRSpillsEi" title='llvm::SIMachineFunctionInfo::getSGPRToVGPRSpills' data-ref="_ZNK4llvm21SIMachineFunctionInfo19getSGPRToVGPRSpillsEi">getSGPRToVGPRSpills</a>(<a class="local col9 ref" href="#149Index" title='Index' data-ref="149Index">Index</a>);</td></tr>
<tr><th id="698">698</th><td>  <em>bool</em> <dfn class="local col7 decl" id="157SpillToVGPR" title='SpillToVGPR' data-type='bool' data-ref="157SpillToVGPR">SpillToVGPR</dfn> = !<a class="local col6 ref" href="#156VGPRSpills" title='VGPRSpills' data-ref="156VGPRSpills">VGPRSpills</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv">empty</a>();</td></tr>
<tr><th id="699">699</th><td>  <b>if</b> (<a class="local col1 ref" href="#151OnlyToVGPR" title='OnlyToVGPR' data-ref="151OnlyToVGPR">OnlyToVGPR</a> &amp;&amp; !<a class="local col7 ref" href="#157SpillToVGPR" title='SpillToVGPR' data-ref="157SpillToVGPR">SpillToVGPR</a>)</td></tr>
<tr><th id="700">700</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="701">701</th><td></td></tr>
<tr><th id="702">702</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="158MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="158MRI">MRI</dfn> = <a class="local col3 ref" href="#153MF" title='MF' data-ref="153MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="703">703</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col9 decl" id="159ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="159ST">ST</dfn> =  <a class="local col3 ref" href="#153MF" title='MF' data-ref="153MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="704">704</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col0 decl" id="160TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="160TII">TII</dfn> = <a class="local col9 ref" href="#159ST" title='ST' data-ref="159ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="705">705</th><td></td></tr>
<tr><th id="706">706</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="161SuperReg" title='SuperReg' data-type='unsigned int' data-ref="161SuperReg">SuperReg</dfn> = <a class="local col8 ref" href="#148MI" title='MI' data-ref="148MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="707">707</th><td>  <em>bool</em> <dfn class="local col2 decl" id="162IsKill" title='IsKill' data-type='bool' data-ref="162IsKill">IsKill</dfn> = <a class="local col8 ref" href="#148MI" title='MI' data-ref="148MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="708">708</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col3 decl" id="163DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="163DL">DL</dfn> = <a class="local col8 ref" href="#148MI" title='MI' data-ref="148MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="709">709</th><td></td></tr>
<tr><th id="710">710</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col4 decl" id="164FrameInfo" title='FrameInfo' data-type='llvm::MachineFrameInfo &amp;' data-ref="164FrameInfo">FrameInfo</dfn> = <a class="local col3 ref" href="#153MF" title='MF' data-ref="153MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="711">711</th><td></td></tr>
<tr><th id="712">712</th><td>  <em>bool</em> <dfn class="local col5 decl" id="165SpillToSMEM" title='SpillToSMEM' data-type='bool' data-ref="165SpillToSMEM">SpillToSMEM</dfn> = <a class="member" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo15spillSGPRToSMEMEv" title='llvm::SIRegisterInfo::spillSGPRToSMEM' data-ref="_ZNK4llvm14SIRegisterInfo15spillSGPRToSMEMEv">spillSGPRToSMEM</a>();</td></tr>
<tr><th id="713">713</th><td>  <b>if</b> (<a class="local col5 ref" href="#165SpillToSMEM" title='SpillToSMEM' data-ref="165SpillToSMEM">SpillToSMEM</a> &amp;&amp; <a class="local col1 ref" href="#151OnlyToVGPR" title='OnlyToVGPR' data-ref="151OnlyToVGPR">OnlyToVGPR</a>)</td></tr>
<tr><th id="714">714</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="715">715</th><td></td></tr>
<tr><th id="716">716</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="166FrameReg" title='FrameReg' data-type='unsigned int' data-ref="166FrameReg">FrameReg</dfn> = <a class="member" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getFrameRegister' data-ref="_ZNK4llvm14SIRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</a>(*<a class="local col3 ref" href="#153MF" title='MF' data-ref="153MF">MF</a>);</td></tr>
<tr><th id="717">717</th><td></td></tr>
<tr><th id="718">718</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SpillToVGPR || (SuperReg != MFI-&gt;getStackPtrOffsetReg() &amp;&amp; SuperReg != MFI-&gt;getFrameOffsetReg() &amp;&amp; SuperReg != MFI-&gt;getScratchWaveOffsetReg())) ? void (0) : __assert_fail (&quot;SpillToVGPR || (SuperReg != MFI-&gt;getStackPtrOffsetReg() &amp;&amp; SuperReg != MFI-&gt;getFrameOffsetReg() &amp;&amp; SuperReg != MFI-&gt;getScratchWaveOffsetReg())&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp&quot;, 720, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#157SpillToVGPR" title='SpillToVGPR' data-ref="157SpillToVGPR">SpillToVGPR</a> || (<a class="local col1 ref" href="#161SuperReg" title='SuperReg' data-ref="161SuperReg">SuperReg</a> != <a class="local col4 ref" href="#154MFI" title='MFI' data-ref="154MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv" title='llvm::SIMachineFunctionInfo::getStackPtrOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo20getStackPtrOffsetRegEv">getStackPtrOffsetReg</a>() &amp;&amp;</td></tr>
<tr><th id="719">719</th><td>                         <a class="local col1 ref" href="#161SuperReg" title='SuperReg' data-ref="161SuperReg">SuperReg</a> != <a class="local col4 ref" href="#154MFI" title='MFI' data-ref="154MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo17getFrameOffsetRegEv" title='llvm::SIMachineFunctionInfo::getFrameOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getFrameOffsetRegEv">getFrameOffsetReg</a>() &amp;&amp;</td></tr>
<tr><th id="720">720</th><td>                         <a class="local col1 ref" href="#161SuperReg" title='SuperReg' data-ref="161SuperReg">SuperReg</a> != <a class="local col4 ref" href="#154MFI" title='MFI' data-ref="154MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo23getScratchWaveOffsetRegEv" title='llvm::SIMachineFunctionInfo::getScratchWaveOffsetReg' data-ref="_ZNK4llvm21SIMachineFunctionInfo23getScratchWaveOffsetRegEv">getScratchWaveOffsetReg</a>()));</td></tr>
<tr><th id="721">721</th><td></td></tr>
<tr><th id="722">722</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SuperReg != AMDGPU::M0 &amp;&amp; &quot;m0 should never spill&quot;) ? void (0) : __assert_fail (&quot;SuperReg != AMDGPU::M0 &amp;&amp; \&quot;m0 should never spill\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp&quot;, 722, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(SuperReg != AMDGPU::<span class='error' title="no member named &apos;M0&apos; in namespace &apos;llvm::AMDGPU&apos;">M0</span> &amp;&amp; <q>"m0 should never spill"</q>);</td></tr>
<tr><th id="723">723</th><td></td></tr>
<tr><th id="724">724</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="167OffsetReg" title='OffsetReg' data-type='unsigned int' data-ref="167OffsetReg">OffsetReg</dfn> = AMDGPU::<span class='error' title="no member named &apos;M0&apos; in namespace &apos;llvm::AMDGPU&apos;">M0</span>;</td></tr>
<tr><th id="725">725</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="168M0CopyReg" title='M0CopyReg' data-type='unsigned int' data-ref="168M0CopyReg">M0CopyReg</dfn> = AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>;</td></tr>
<tr><th id="726">726</th><td></td></tr>
<tr><th id="727">727</th><td>  <b>if</b> (<a class="local col5 ref" href="#165SpillToSMEM" title='SpillToSMEM' data-ref="165SpillToSMEM">SpillToSMEM</a>) {</td></tr>
<tr><th id="728">728</th><td>    <b>if</b> (RS-&gt;isRegUsed(AMDGPU::<span class='error' title="no member named &apos;M0&apos; in namespace &apos;llvm::AMDGPU&apos;">M0</span>)) {</td></tr>
<tr><th id="729">729</th><td>      M0CopyReg = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32_XM0RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32_XM0RegClass</span>);</td></tr>
<tr><th id="730">730</th><td>      BuildMI(*MBB, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;">COPY</span>), M0CopyReg)</td></tr>
<tr><th id="731">731</th><td>        .addReg(AMDGPU::<span class='error' title="no member named &apos;M0&apos; in namespace &apos;llvm::AMDGPU&apos;">M0</span>);</td></tr>
<tr><th id="732">732</th><td>    }</td></tr>
<tr><th id="733">733</th><td>  }</td></tr>
<tr><th id="734">734</th><td></td></tr>
<tr><th id="735">735</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="169ScalarStoreOp" title='ScalarStoreOp' data-type='unsigned int' data-ref="169ScalarStoreOp">ScalarStoreOp</dfn>;</td></tr>
<tr><th id="736">736</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="170EltSize" title='EltSize' data-type='unsigned int' data-ref="170EltSize">EltSize</dfn> = <var>4</var>;</td></tr>
<tr><th id="737">737</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="171RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="171RC">RC</dfn> = <a class="member" href="#_ZNK4llvm14SIRegisterInfo15getPhysRegClassEj" title='llvm::SIRegisterInfo::getPhysRegClass' data-ref="_ZNK4llvm14SIRegisterInfo15getPhysRegClassEj">getPhysRegClass</a>(<a class="local col1 ref" href="#161SuperReg" title='SuperReg' data-ref="161SuperReg">SuperReg</a>);</td></tr>
<tr><th id="738">738</th><td>  <b>if</b> (<a class="local col5 ref" href="#165SpillToSMEM" title='SpillToSMEM' data-ref="165SpillToSMEM">SpillToSMEM</a> &amp;&amp; <a class="member" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col1 ref" href="#171RC" title='RC' data-ref="171RC">RC</a>)) {</td></tr>
<tr><th id="739">739</th><td>    <i>// XXX - if private_element_size is larger than 4 it might be useful to be</i></td></tr>
<tr><th id="740">740</th><td><i>    // able to spill wider vmem spills.</i></td></tr>
<tr><th id="741">741</th><td>    std::tie(EltSize, ScalarStoreOp) =</td></tr>
<tr><th id="742">742</th><td>          getSpillEltSize(<span class='error' title="use of undeclared identifier &apos;getRegSizeInBits&apos;">getRegSizeInBits</span>(*RC) / <var>8</var>, <b>true</b>);</td></tr>
<tr><th id="743">743</th><td>  }</td></tr>
<tr><th id="744">744</th><td></td></tr>
<tr><th id="745">745</th><td>  <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t">int16_t</a>&gt; <dfn class="local col2 decl" id="172SplitParts" title='SplitParts' data-type='ArrayRef&lt;int16_t&gt;' data-ref="172SplitParts">SplitParts</dfn> = <a class="member" href="#_ZNK4llvm14SIRegisterInfo16getRegSplitPartsEPKNS_19TargetRegisterClassEj" title='llvm::SIRegisterInfo::getRegSplitParts' data-ref="_ZNK4llvm14SIRegisterInfo16getRegSplitPartsEPKNS_19TargetRegisterClassEj">getRegSplitParts</a>(<a class="local col1 ref" href="#171RC" title='RC' data-ref="171RC">RC</a>, <a class="local col0 ref" href="#170EltSize" title='EltSize' data-ref="170EltSize">EltSize</a>);</td></tr>
<tr><th id="746">746</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="173NumSubRegs" title='NumSubRegs' data-type='unsigned int' data-ref="173NumSubRegs">NumSubRegs</dfn> = <a class="local col2 ref" href="#172SplitParts" title='SplitParts' data-ref="172SplitParts">SplitParts</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv">empty</a>() ? <var>1</var> : <a class="local col2 ref" href="#172SplitParts" title='SplitParts' data-ref="172SplitParts">SplitParts</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>();</td></tr>
<tr><th id="747">747</th><td></td></tr>
<tr><th id="748">748</th><td>  <i>// SubReg carries the "Kill" flag when SubReg == SuperReg.</i></td></tr>
<tr><th id="749">749</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="174SubKillState" title='SubKillState' data-type='unsigned int' data-ref="174SubKillState">SubKillState</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>((<a class="local col3 ref" href="#173NumSubRegs" title='NumSubRegs' data-ref="173NumSubRegs">NumSubRegs</a> == <var>1</var>) &amp;&amp; <a class="local col2 ref" href="#162IsKill" title='IsKill' data-ref="162IsKill">IsKill</a>);</td></tr>
<tr><th id="750">750</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="175i" title='i' data-type='unsigned int' data-ref="175i">i</dfn> = <var>0</var>, <dfn class="local col6 decl" id="176e" title='e' data-type='unsigned int' data-ref="176e">e</dfn> = <a class="local col3 ref" href="#173NumSubRegs" title='NumSubRegs' data-ref="173NumSubRegs">NumSubRegs</a>; <a class="local col5 ref" href="#175i" title='i' data-ref="175i">i</a> &lt; <a class="local col6 ref" href="#176e" title='e' data-ref="176e">e</a>; ++<a class="local col5 ref" href="#175i" title='i' data-ref="175i">i</a>) {</td></tr>
<tr><th id="751">751</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="177SubReg" title='SubReg' data-type='unsigned int' data-ref="177SubReg">SubReg</dfn> = NumSubRegs == <var>1</var> ?</td></tr>
<tr><th id="752">752</th><td>      SuperReg : <span class='error' title="use of undeclared identifier &apos;getSubReg&apos;">getSubReg</span>(SuperReg, SplitParts[i]);</td></tr>
<tr><th id="753">753</th><td></td></tr>
<tr><th id="754">754</th><td>    <b>if</b> (<a class="local col5 ref" href="#165SpillToSMEM" title='SpillToSMEM' data-ref="165SpillToSMEM">SpillToSMEM</a>) {</td></tr>
<tr><th id="755">755</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col8 decl" id="178FrOffset" title='FrOffset' data-type='int64_t' data-ref="178FrOffset">FrOffset</dfn> = <a class="local col4 ref" href="#164FrameInfo" title='FrameInfo' data-ref="164FrameInfo">FrameInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" title='llvm::MachineFrameInfo::getObjectOffset' data-ref="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi">getObjectOffset</a>(<a class="local col9 ref" href="#149Index" title='Index' data-ref="149Index">Index</a>);</td></tr>
<tr><th id="756">756</th><td></td></tr>
<tr><th id="757">757</th><td>      <i>// The allocated memory size is really the wavefront size * the frame</i></td></tr>
<tr><th id="758">758</th><td><i>      // index size. The widest register class is 64 bytes, so a 4-byte scratch</i></td></tr>
<tr><th id="759">759</th><td><i>      // allocation is enough to spill this in a single stack object.</i></td></tr>
<tr><th id="760">760</th><td><i>      //</i></td></tr>
<tr><th id="761">761</th><td><i>      // FIXME: Frame size/offsets are computed earlier than this, so the extra</i></td></tr>
<tr><th id="762">762</th><td><i>      // space is still unnecessarily allocated.</i></td></tr>
<tr><th id="763">763</th><td></td></tr>
<tr><th id="764">764</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="179Align" title='Align' data-type='unsigned int' data-ref="179Align">Align</dfn> = <a class="local col4 ref" href="#164FrameInfo" title='FrameInfo' data-ref="164FrameInfo">FrameInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi" title='llvm::MachineFrameInfo::getObjectAlignment' data-ref="_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi">getObjectAlignment</a>(<a class="local col9 ref" href="#149Index" title='Index' data-ref="149Index">Index</a>);</td></tr>
<tr><th id="765">765</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a> <dfn class="local col0 decl" id="180PtrInfo" title='PtrInfo' data-type='llvm::MachinePointerInfo' data-ref="180PtrInfo">PtrInfo</dfn></td></tr>
<tr><th id="766">766</th><td>        = <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'>*<a class="local col3 ref" href="#153MF" title='MF' data-ref="153MF">MF</a></span>, <a class="local col9 ref" href="#149Index" title='Index' data-ref="149Index">Index</a>, <a class="local col0 ref" href="#170EltSize" title='EltSize' data-ref="170EltSize">EltSize</a> * <a class="local col5 ref" href="#175i" title='i' data-ref="175i">i</a>);</td></tr>
<tr><th id="767">767</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col1 decl" id="181MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="181MMO">MMO</dfn></td></tr>
<tr><th id="768">768</th><td>        = <a class="local col3 ref" href="#153MF" title='MF' data-ref="153MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#36" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1ERKS0_"></a><a class="local col0 ref" href="#180PtrInfo" title='PtrInfo' data-ref="180PtrInfo">PtrInfo</a>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOStore" title='llvm::MachineMemOperand::Flags::MOStore' data-ref="llvm::MachineMemOperand::Flags::MOStore">MOStore</a>,</td></tr>
<tr><th id="769">769</th><td>                                   <a class="local col0 ref" href="#170EltSize" title='EltSize' data-ref="170EltSize">EltSize</a>, <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm8MinAlignEmm" title='llvm::MinAlign' data-ref="_ZN4llvm8MinAlignEmm">MinAlign</a>(<a class="local col9 ref" href="#179Align" title='Align' data-ref="179Align">Align</a>, <a class="local col0 ref" href="#170EltSize" title='EltSize' data-ref="170EltSize">EltSize</a> * <a class="local col5 ref" href="#175i" title='i' data-ref="175i">i</a>));</td></tr>
<tr><th id="770">770</th><td></td></tr>
<tr><th id="771">771</th><td>      <i>// SMEM instructions only support a single offset, so increment the wave</i></td></tr>
<tr><th id="772">772</th><td><i>      // offset.</i></td></tr>
<tr><th id="773">773</th><td></td></tr>
<tr><th id="774">774</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col2 decl" id="182Offset" title='Offset' data-type='int64_t' data-ref="182Offset">Offset</dfn> = (<span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>.getWavefrontSize() * FrOffset) + (EltSize * i);</td></tr>
<tr><th id="775">775</th><td>      <b>if</b> (<a class="local col2 ref" href="#182Offset" title='Offset' data-ref="182Offset">Offset</a> != <var>0</var>) {</td></tr>
<tr><th id="776">776</th><td>        BuildMI(*MBB, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_ADD_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ADD_U32</span>), OffsetReg)</td></tr>
<tr><th id="777">777</th><td>          .addReg(FrameReg)</td></tr>
<tr><th id="778">778</th><td>          .addImm(Offset);</td></tr>
<tr><th id="779">779</th><td>      } <b>else</b> {</td></tr>
<tr><th id="780">780</th><td>        BuildMI(*MBB, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_MOV_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B32</span>), OffsetReg)</td></tr>
<tr><th id="781">781</th><td>          .addReg(FrameReg);</td></tr>
<tr><th id="782">782</th><td>      }</td></tr>
<tr><th id="783">783</th><td></td></tr>
<tr><th id="784">784</th><td>      BuildMI(*MBB, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(ScalarStoreOp))</td></tr>
<tr><th id="785">785</th><td>        .addReg(SubReg, getKillRegState(IsKill)) <i>// sdata</i></td></tr>
<tr><th id="786">786</th><td>        .addReg(MFI-&gt;getScratchRSrcReg())        <i>// sbase</i></td></tr>
<tr><th id="787">787</th><td>        .addReg(OffsetReg, RegState::Kill)       <i>// soff</i></td></tr>
<tr><th id="788">788</th><td>        .addImm(<var>0</var>)                               <i>// glc</i></td></tr>
<tr><th id="789">789</th><td>        .addImm(<var>0</var>)                               <i>// dlc</i></td></tr>
<tr><th id="790">790</th><td>        .addMemOperand(MMO);</td></tr>
<tr><th id="791">791</th><td></td></tr>
<tr><th id="792">792</th><td>      <b>continue</b>;</td></tr>
<tr><th id="793">793</th><td>    }</td></tr>
<tr><th id="794">794</th><td></td></tr>
<tr><th id="795">795</th><td>    <b>if</b> (<a class="local col7 ref" href="#157SpillToVGPR" title='SpillToVGPR' data-ref="157SpillToVGPR">SpillToVGPR</a>) {</td></tr>
<tr><th id="796">796</th><td>      <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SpilledReg" title='llvm::SIMachineFunctionInfo::SpilledReg' data-ref="llvm::SIMachineFunctionInfo::SpilledReg">SpilledReg</a> <dfn class="local col3 decl" id="183Spill" title='Spill' data-type='SIMachineFunctionInfo::SpilledReg' data-ref="183Spill">Spill</dfn> = <a class="ref fake" href="SIMachineFunctionInfo.h.html#241" title='llvm::SIMachineFunctionInfo::SpilledReg::SpilledReg' data-ref="_ZN4llvm21SIMachineFunctionInfo10SpilledRegC1ERKS1_"></a><a class="local col6 ref" href="#156VGPRSpills" title='VGPRSpills' data-ref="156VGPRSpills">VGPRSpills</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col5 ref" href="#175i" title='i' data-ref="175i">i</a>]</a>;</td></tr>
<tr><th id="797">797</th><td></td></tr>
<tr><th id="798">798</th><td>      <i>// During SGPR spilling to VGPR, determine if the VGPR is defined. The</i></td></tr>
<tr><th id="799">799</th><td><i>      // only circumstance in which we say it is undefined is when it is the</i></td></tr>
<tr><th id="800">800</th><td><i>      // first spill to this VGPR in the first basic block.</i></td></tr>
<tr><th id="801">801</th><td>      <em>bool</em> <dfn class="local col4 decl" id="184VGPRDefined" title='VGPRDefined' data-type='bool' data-ref="184VGPRDefined">VGPRDefined</dfn> = <b>true</b>;</td></tr>
<tr><th id="802">802</th><td>      <b>if</b> (<a class="local col2 ref" href="#152MBB" title='MBB' data-ref="152MBB">MBB</a> == &amp;<a class="local col3 ref" href="#153MF" title='MF' data-ref="153MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5frontEv" title='llvm::MachineFunction::front' data-ref="_ZN4llvm15MachineFunction5frontEv">front</a>())</td></tr>
<tr><th id="803">803</th><td>        <a class="local col4 ref" href="#184VGPRDefined" title='VGPRDefined' data-ref="184VGPRDefined">VGPRDefined</a> = !<a class="local col5 ref" href="#155SGPRSpillVGPRDefinedSet" title='SGPRSpillVGPRDefinedSet' data-ref="155SGPRSpillVGPRDefinedSet">SGPRSpillVGPRDefinedSet</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertERKT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertERKT_">insert</a>(<a class="local col3 ref" href="#183Spill" title='Spill' data-ref="183Spill">Spill</a>.<a class="ref" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SpilledReg::VGPR" title='llvm::SIMachineFunctionInfo::SpilledReg::VGPR' data-ref="llvm::SIMachineFunctionInfo::SpilledReg::VGPR">VGPR</a>).<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::detail::DenseSetImpl&lt;unsigned int, llvm::DenseMap&lt;unsigned int, llvm::detail::DenseSetEmpty, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseSetPair&lt;unsigned int&gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt; &gt;::Iterator, bool&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="804">804</th><td></td></tr>
<tr><th id="805">805</th><td>      <i>// Mark the "old value of vgpr" input undef only if this is the first sgpr</i></td></tr>
<tr><th id="806">806</th><td><i>      // spill to this specific vgpr in the first basic block.</i></td></tr>
<tr><th id="807">807</th><td>      BuildMI(*MBB, MI, DL,</td></tr>
<tr><th id="808">808</th><td>              TII-&gt;getMCOpcodeFromPseudo(AMDGPU::<span class='error' title="no member named &apos;V_WRITELANE_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_WRITELANE_B32</span>),</td></tr>
<tr><th id="809">809</th><td>              Spill.VGPR)</td></tr>
<tr><th id="810">810</th><td>        .addReg(SubReg, getKillRegState(IsKill))</td></tr>
<tr><th id="811">811</th><td>        .addImm(Spill.Lane)</td></tr>
<tr><th id="812">812</th><td>        .addReg(Spill.VGPR, VGPRDefined ? <var>0</var> : RegState::Undef);</td></tr>
<tr><th id="813">813</th><td></td></tr>
<tr><th id="814">814</th><td>      <i>// FIXME: Since this spills to another register instead of an actual</i></td></tr>
<tr><th id="815">815</th><td><i>      // frame index, we should delete the frame index when all references to</i></td></tr>
<tr><th id="816">816</th><td><i>      // it are fixed.</i></td></tr>
<tr><th id="817">817</th><td>    } <b>else</b> {</td></tr>
<tr><th id="818">818</th><td>      <i>// XXX - Can to VGPR spill fail for some subregisters but not others?</i></td></tr>
<tr><th id="819">819</th><td>      <b>if</b> (<a class="local col1 ref" href="#151OnlyToVGPR" title='OnlyToVGPR' data-ref="151OnlyToVGPR">OnlyToVGPR</a>)</td></tr>
<tr><th id="820">820</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="821">821</th><td></td></tr>
<tr><th id="822">822</th><td>      <i>// Spill SGPR to a frame index.</i></td></tr>
<tr><th id="823">823</th><td><i>      // TODO: Should VI try to spill to VGPR and then spill to SMEM?</i></td></tr>
<tr><th id="824">824</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="185TmpReg" title='TmpReg' data-type='unsigned int' data-ref="185TmpReg">TmpReg</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>);</td></tr>
<tr><th id="825">825</th><td>      <i>// TODO: Should VI try to spill to VGPR and then spill to SMEM?</i></td></tr>
<tr><th id="826">826</th><td></td></tr>
<tr><th id="827">827</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col6 decl" id="186Mov" title='Mov' data-type='llvm::MachineInstrBuilder' data-ref="186Mov">Mov</dfn></td></tr>
<tr><th id="828">828</th><td>        = BuildMI(*MBB, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;V_MOV_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B32_e32</span>), TmpReg)</td></tr>
<tr><th id="829">829</th><td>        .addReg(SubReg, SubKillState);</td></tr>
<tr><th id="830">830</th><td></td></tr>
<tr><th id="831">831</th><td></td></tr>
<tr><th id="832">832</th><td>      <i>// There could be undef components of a spilled super register.</i></td></tr>
<tr><th id="833">833</th><td><i>      // TODO: Can we detect this and skip the spill?</i></td></tr>
<tr><th id="834">834</th><td>      <b>if</b> (<a class="local col3 ref" href="#173NumSubRegs" title='NumSubRegs' data-ref="173NumSubRegs">NumSubRegs</a> &gt; <var>1</var>) {</td></tr>
<tr><th id="835">835</th><td>        <i>// The last implicit use of the SuperReg carries the "Kill" flag.</i></td></tr>
<tr><th id="836">836</th><td>        <em>unsigned</em> <dfn class="local col7 decl" id="187SuperKillState" title='SuperKillState' data-type='unsigned int' data-ref="187SuperKillState">SuperKillState</dfn> = <var>0</var>;</td></tr>
<tr><th id="837">837</th><td>        <b>if</b> (<a class="local col5 ref" href="#175i" title='i' data-ref="175i">i</a> + <var>1</var> == <a class="local col6 ref" href="#176e" title='e' data-ref="176e">e</a>)</td></tr>
<tr><th id="838">838</th><td>          <a class="local col7 ref" href="#187SuperKillState" title='SuperKillState' data-ref="187SuperKillState">SuperKillState</a> |= <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col2 ref" href="#162IsKill" title='IsKill' data-ref="162IsKill">IsKill</a>);</td></tr>
<tr><th id="839">839</th><td>        <a class="local col6 ref" href="#186Mov" title='Mov' data-ref="186Mov">Mov</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col1 ref" href="#161SuperReg" title='SuperReg' data-ref="161SuperReg">SuperReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit">Implicit</a> | <a class="local col7 ref" href="#187SuperKillState" title='SuperKillState' data-ref="187SuperKillState">SuperKillState</a>);</td></tr>
<tr><th id="840">840</th><td>      }</td></tr>
<tr><th id="841">841</th><td></td></tr>
<tr><th id="842">842</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="188Align" title='Align' data-type='unsigned int' data-ref="188Align">Align</dfn> = <a class="local col4 ref" href="#164FrameInfo" title='FrameInfo' data-ref="164FrameInfo">FrameInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi" title='llvm::MachineFrameInfo::getObjectAlignment' data-ref="_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi">getObjectAlignment</a>(<a class="local col9 ref" href="#149Index" title='Index' data-ref="149Index">Index</a>);</td></tr>
<tr><th id="843">843</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a> <dfn class="local col9 decl" id="189PtrInfo" title='PtrInfo' data-type='llvm::MachinePointerInfo' data-ref="189PtrInfo">PtrInfo</dfn></td></tr>
<tr><th id="844">844</th><td>        = <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'>*<a class="local col3 ref" href="#153MF" title='MF' data-ref="153MF">MF</a></span>, <a class="local col9 ref" href="#149Index" title='Index' data-ref="149Index">Index</a>, <a class="local col0 ref" href="#170EltSize" title='EltSize' data-ref="170EltSize">EltSize</a> * <a class="local col5 ref" href="#175i" title='i' data-ref="175i">i</a>);</td></tr>
<tr><th id="845">845</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col0 decl" id="190MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="190MMO">MMO</dfn></td></tr>
<tr><th id="846">846</th><td>        = <a class="local col3 ref" href="#153MF" title='MF' data-ref="153MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#36" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1ERKS0_"></a><a class="local col9 ref" href="#189PtrInfo" title='PtrInfo' data-ref="189PtrInfo">PtrInfo</a>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOStore" title='llvm::MachineMemOperand::Flags::MOStore' data-ref="llvm::MachineMemOperand::Flags::MOStore">MOStore</a>,</td></tr>
<tr><th id="847">847</th><td>                                   <a class="local col0 ref" href="#170EltSize" title='EltSize' data-ref="170EltSize">EltSize</a>, <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm8MinAlignEmm" title='llvm::MinAlign' data-ref="_ZN4llvm8MinAlignEmm">MinAlign</a>(<a class="local col8 ref" href="#188Align" title='Align' data-ref="188Align">Align</a>, <a class="local col0 ref" href="#170EltSize" title='EltSize' data-ref="170EltSize">EltSize</a> * <a class="local col5 ref" href="#175i" title='i' data-ref="175i">i</a>));</td></tr>
<tr><th id="848">848</th><td>      BuildMI(*MBB, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_V32_SAVE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_V32_SAVE</span>))</td></tr>
<tr><th id="849">849</th><td>        .addReg(TmpReg, RegState::Kill)       <i>// src</i></td></tr>
<tr><th id="850">850</th><td>        .addFrameIndex(Index)                 <i>// vaddr</i></td></tr>
<tr><th id="851">851</th><td>        .addReg(MFI-&gt;getScratchRSrcReg())     <i>// srrsrc</i></td></tr>
<tr><th id="852">852</th><td>        .addReg(MFI-&gt;getStackPtrOffsetReg())  <i>// soffset</i></td></tr>
<tr><th id="853">853</th><td>        .addImm(i * <var>4</var>)                        <i>// offset</i></td></tr>
<tr><th id="854">854</th><td>        .addMemOperand(MMO);</td></tr>
<tr><th id="855">855</th><td>    }</td></tr>
<tr><th id="856">856</th><td>  }</td></tr>
<tr><th id="857">857</th><td></td></tr>
<tr><th id="858">858</th><td>  <b>if</b> (M0CopyReg != AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>) {</td></tr>
<tr><th id="859">859</th><td>    BuildMI(*MBB, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;">COPY</span>), AMDGPU::<span class='error' title="no member named &apos;M0&apos; in namespace &apos;llvm::AMDGPU&apos;">M0</span>)</td></tr>
<tr><th id="860">860</th><td>      .addReg(M0CopyReg, RegState::Kill);</td></tr>
<tr><th id="861">861</th><td>  }</td></tr>
<tr><th id="862">862</th><td></td></tr>
<tr><th id="863">863</th><td>  <a class="local col8 ref" href="#148MI" title='MI' data-ref="148MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="864">864</th><td>  <a class="local col4 ref" href="#154MFI" title='MFI' data-ref="154MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo17addToSpilledSGPRsEj" title='llvm::SIMachineFunctionInfo::addToSpilledSGPRs' data-ref="_ZN4llvm21SIMachineFunctionInfo17addToSpilledSGPRsEj">addToSpilledSGPRs</a>(<a class="local col3 ref" href="#173NumSubRegs" title='NumSubRegs' data-ref="173NumSubRegs">NumSubRegs</a>);</td></tr>
<tr><th id="865">865</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="866">866</th><td>}</td></tr>
<tr><th id="867">867</th><td></td></tr>
<tr><th id="868">868</th><td><em>bool</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo11restoreSGPRENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerEb" title='llvm::SIRegisterInfo::restoreSGPR' data-ref="_ZNK4llvm14SIRegisterInfo11restoreSGPRENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerEb">restoreSGPR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="191MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="191MI">MI</dfn>,</td></tr>
<tr><th id="869">869</th><td>                                 <em>int</em> <dfn class="local col2 decl" id="192Index" title='Index' data-type='int' data-ref="192Index">Index</dfn>,</td></tr>
<tr><th id="870">870</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a> *<dfn class="local col3 decl" id="193RS" title='RS' data-type='llvm::RegScavenger *' data-ref="193RS">RS</dfn>,</td></tr>
<tr><th id="871">871</th><td>                                 <em>bool</em> <dfn class="local col4 decl" id="194OnlyToVGPR" title='OnlyToVGPR' data-type='bool' data-ref="194OnlyToVGPR">OnlyToVGPR</dfn>) <em>const</em> {</td></tr>
<tr><th id="872">872</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col5 decl" id="195MF" title='MF' data-type='llvm::MachineFunction *' data-ref="195MF">MF</dfn> = <a class="local col1 ref" href="#191MI" title='MI' data-ref="191MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="873">873</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="196MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="196MRI">MRI</dfn> = <a class="local col5 ref" href="#195MF" title='MF' data-ref="195MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="874">874</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="197MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="197MBB">MBB</dfn> = <a class="local col1 ref" href="#191MI" title='MI' data-ref="191MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="875">875</th><td>  <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col8 decl" id="198MFI" title='MFI' data-type='llvm::SIMachineFunctionInfo *' data-ref="198MFI">MFI</dfn> = <a class="local col5 ref" href="#195MF" title='MF' data-ref="195MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="876">876</th><td></td></tr>
<tr><th id="877">877</th><td>  <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SpilledReg" title='llvm::SIMachineFunctionInfo::SpilledReg' data-ref="llvm::SIMachineFunctionInfo::SpilledReg">SpilledReg</a>&gt; <dfn class="local col9 decl" id="199VGPRSpills" title='VGPRSpills' data-type='ArrayRef&lt;SIMachineFunctionInfo::SpilledReg&gt;' data-ref="199VGPRSpills">VGPRSpills</dfn></td></tr>
<tr><th id="878">878</th><td>    = <a class="local col8 ref" href="#198MFI" title='MFI' data-ref="198MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo19getSGPRToVGPRSpillsEi" title='llvm::SIMachineFunctionInfo::getSGPRToVGPRSpills' data-ref="_ZNK4llvm21SIMachineFunctionInfo19getSGPRToVGPRSpillsEi">getSGPRToVGPRSpills</a>(<a class="local col2 ref" href="#192Index" title='Index' data-ref="192Index">Index</a>);</td></tr>
<tr><th id="879">879</th><td>  <em>bool</em> <dfn class="local col0 decl" id="200SpillToVGPR" title='SpillToVGPR' data-type='bool' data-ref="200SpillToVGPR">SpillToVGPR</dfn> = !<a class="local col9 ref" href="#199VGPRSpills" title='VGPRSpills' data-ref="199VGPRSpills">VGPRSpills</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv">empty</a>();</td></tr>
<tr><th id="880">880</th><td>  <b>if</b> (<a class="local col4 ref" href="#194OnlyToVGPR" title='OnlyToVGPR' data-ref="194OnlyToVGPR">OnlyToVGPR</a> &amp;&amp; !<a class="local col0 ref" href="#200SpillToVGPR" title='SpillToVGPR' data-ref="200SpillToVGPR">SpillToVGPR</a>)</td></tr>
<tr><th id="881">881</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="882">882</th><td></td></tr>
<tr><th id="883">883</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col1 decl" id="201FrameInfo" title='FrameInfo' data-type='llvm::MachineFrameInfo &amp;' data-ref="201FrameInfo">FrameInfo</dfn> = <a class="local col5 ref" href="#195MF" title='MF' data-ref="195MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="884">884</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col2 decl" id="202ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="202ST">ST</dfn> =  <a class="local col5 ref" href="#195MF" title='MF' data-ref="195MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="885">885</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col3 decl" id="203TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="203TII">TII</dfn> = <a class="local col2 ref" href="#202ST" title='ST' data-ref="202ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="886">886</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col4 decl" id="204DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="204DL">DL</dfn> = <a class="local col1 ref" href="#191MI" title='MI' data-ref="191MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="887">887</th><td></td></tr>
<tr><th id="888">888</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="205SuperReg" title='SuperReg' data-type='unsigned int' data-ref="205SuperReg">SuperReg</dfn> = <a class="local col1 ref" href="#191MI" title='MI' data-ref="191MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="889">889</th><td>  <em>bool</em> <dfn class="local col6 decl" id="206SpillToSMEM" title='SpillToSMEM' data-type='bool' data-ref="206SpillToSMEM">SpillToSMEM</dfn> = <a class="member" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo15spillSGPRToSMEMEv" title='llvm::SIRegisterInfo::spillSGPRToSMEM' data-ref="_ZNK4llvm14SIRegisterInfo15spillSGPRToSMEMEv">spillSGPRToSMEM</a>();</td></tr>
<tr><th id="890">890</th><td>  <b>if</b> (<a class="local col6 ref" href="#206SpillToSMEM" title='SpillToSMEM' data-ref="206SpillToSMEM">SpillToSMEM</a> &amp;&amp; <a class="local col4 ref" href="#194OnlyToVGPR" title='OnlyToVGPR' data-ref="194OnlyToVGPR">OnlyToVGPR</a>)</td></tr>
<tr><th id="891">891</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="892">892</th><td></td></tr>
<tr><th id="893">893</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SuperReg != AMDGPU::M0 &amp;&amp; &quot;m0 should never spill&quot;) ? void (0) : __assert_fail (&quot;SuperReg != AMDGPU::M0 &amp;&amp; \&quot;m0 should never spill\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp&quot;, 893, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(SuperReg != AMDGPU::<span class='error' title="no member named &apos;M0&apos; in namespace &apos;llvm::AMDGPU&apos;">M0</span> &amp;&amp; <q>"m0 should never spill"</q>);</td></tr>
<tr><th id="894">894</th><td></td></tr>
<tr><th id="895">895</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="207OffsetReg" title='OffsetReg' data-type='unsigned int' data-ref="207OffsetReg">OffsetReg</dfn> = AMDGPU::<span class='error' title="no member named &apos;M0&apos; in namespace &apos;llvm::AMDGPU&apos;">M0</span>;</td></tr>
<tr><th id="896">896</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="208M0CopyReg" title='M0CopyReg' data-type='unsigned int' data-ref="208M0CopyReg">M0CopyReg</dfn> = AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>;</td></tr>
<tr><th id="897">897</th><td></td></tr>
<tr><th id="898">898</th><td>  <b>if</b> (<a class="local col6 ref" href="#206SpillToSMEM" title='SpillToSMEM' data-ref="206SpillToSMEM">SpillToSMEM</a>) {</td></tr>
<tr><th id="899">899</th><td>    <b>if</b> (RS-&gt;isRegUsed(AMDGPU::<span class='error' title="no member named &apos;M0&apos; in namespace &apos;llvm::AMDGPU&apos;">M0</span>)) {</td></tr>
<tr><th id="900">900</th><td>      M0CopyReg = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32_XM0RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32_XM0RegClass</span>);</td></tr>
<tr><th id="901">901</th><td>      BuildMI(*MBB, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;">COPY</span>), M0CopyReg)</td></tr>
<tr><th id="902">902</th><td>        .addReg(AMDGPU::<span class='error' title="no member named &apos;M0&apos; in namespace &apos;llvm::AMDGPU&apos;">M0</span>);</td></tr>
<tr><th id="903">903</th><td>    }</td></tr>
<tr><th id="904">904</th><td>  }</td></tr>
<tr><th id="905">905</th><td></td></tr>
<tr><th id="906">906</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="209EltSize" title='EltSize' data-type='unsigned int' data-ref="209EltSize">EltSize</dfn> = <var>4</var>;</td></tr>
<tr><th id="907">907</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="210ScalarLoadOp" title='ScalarLoadOp' data-type='unsigned int' data-ref="210ScalarLoadOp">ScalarLoadOp</dfn>;</td></tr>
<tr><th id="908">908</th><td></td></tr>
<tr><th id="909">909</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="211FrameReg" title='FrameReg' data-type='unsigned int' data-ref="211FrameReg">FrameReg</dfn> = <a class="member" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getFrameRegister' data-ref="_ZNK4llvm14SIRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</a>(*<a class="local col5 ref" href="#195MF" title='MF' data-ref="195MF">MF</a>);</td></tr>
<tr><th id="910">910</th><td></td></tr>
<tr><th id="911">911</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="212RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="212RC">RC</dfn> = <a class="member" href="#_ZNK4llvm14SIRegisterInfo15getPhysRegClassEj" title='llvm::SIRegisterInfo::getPhysRegClass' data-ref="_ZNK4llvm14SIRegisterInfo15getPhysRegClassEj">getPhysRegClass</a>(<a class="local col5 ref" href="#205SuperReg" title='SuperReg' data-ref="205SuperReg">SuperReg</a>);</td></tr>
<tr><th id="912">912</th><td>  <b>if</b> (<a class="local col6 ref" href="#206SpillToSMEM" title='SpillToSMEM' data-ref="206SpillToSMEM">SpillToSMEM</a> &amp;&amp; <a class="member" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col2 ref" href="#212RC" title='RC' data-ref="212RC">RC</a>)) {</td></tr>
<tr><th id="913">913</th><td>    <i>// XXX - if private_element_size is larger than 4 it might be useful to be</i></td></tr>
<tr><th id="914">914</th><td><i>    // able to spill wider vmem spills.</i></td></tr>
<tr><th id="915">915</th><td>    std::tie(EltSize, ScalarLoadOp) =</td></tr>
<tr><th id="916">916</th><td>          getSpillEltSize(<span class='error' title="use of undeclared identifier &apos;getRegSizeInBits&apos;">getRegSizeInBits</span>(*RC) / <var>8</var>, <b>false</b>);</td></tr>
<tr><th id="917">917</th><td>  }</td></tr>
<tr><th id="918">918</th><td></td></tr>
<tr><th id="919">919</th><td>  <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t">int16_t</a>&gt; <dfn class="local col3 decl" id="213SplitParts" title='SplitParts' data-type='ArrayRef&lt;int16_t&gt;' data-ref="213SplitParts">SplitParts</dfn> = <a class="member" href="#_ZNK4llvm14SIRegisterInfo16getRegSplitPartsEPKNS_19TargetRegisterClassEj" title='llvm::SIRegisterInfo::getRegSplitParts' data-ref="_ZNK4llvm14SIRegisterInfo16getRegSplitPartsEPKNS_19TargetRegisterClassEj">getRegSplitParts</a>(<a class="local col2 ref" href="#212RC" title='RC' data-ref="212RC">RC</a>, <a class="local col9 ref" href="#209EltSize" title='EltSize' data-ref="209EltSize">EltSize</a>);</td></tr>
<tr><th id="920">920</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="214NumSubRegs" title='NumSubRegs' data-type='unsigned int' data-ref="214NumSubRegs">NumSubRegs</dfn> = <a class="local col3 ref" href="#213SplitParts" title='SplitParts' data-ref="213SplitParts">SplitParts</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv">empty</a>() ? <var>1</var> : <a class="local col3 ref" href="#213SplitParts" title='SplitParts' data-ref="213SplitParts">SplitParts</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>();</td></tr>
<tr><th id="921">921</th><td></td></tr>
<tr><th id="922">922</th><td>  <i>// SubReg carries the "Kill" flag when SubReg == SuperReg.</i></td></tr>
<tr><th id="923">923</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col5 decl" id="215FrOffset" title='FrOffset' data-type='int64_t' data-ref="215FrOffset">FrOffset</dfn> = <a class="local col1 ref" href="#201FrameInfo" title='FrameInfo' data-ref="201FrameInfo">FrameInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" title='llvm::MachineFrameInfo::getObjectOffset' data-ref="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi">getObjectOffset</a>(<a class="local col2 ref" href="#192Index" title='Index' data-ref="192Index">Index</a>);</td></tr>
<tr><th id="924">924</th><td></td></tr>
<tr><th id="925">925</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="216i" title='i' data-type='unsigned int' data-ref="216i">i</dfn> = <var>0</var>, <dfn class="local col7 decl" id="217e" title='e' data-type='unsigned int' data-ref="217e">e</dfn> = <a class="local col4 ref" href="#214NumSubRegs" title='NumSubRegs' data-ref="214NumSubRegs">NumSubRegs</a>; <a class="local col6 ref" href="#216i" title='i' data-ref="216i">i</a> &lt; <a class="local col7 ref" href="#217e" title='e' data-ref="217e">e</a>; ++<a class="local col6 ref" href="#216i" title='i' data-ref="216i">i</a>) {</td></tr>
<tr><th id="926">926</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="218SubReg" title='SubReg' data-type='unsigned int' data-ref="218SubReg">SubReg</dfn> = NumSubRegs == <var>1</var> ?</td></tr>
<tr><th id="927">927</th><td>      SuperReg : <span class='error' title="use of undeclared identifier &apos;getSubReg&apos;">getSubReg</span>(SuperReg, SplitParts[i]);</td></tr>
<tr><th id="928">928</th><td></td></tr>
<tr><th id="929">929</th><td>    <b>if</b> (<a class="local col6 ref" href="#206SpillToSMEM" title='SpillToSMEM' data-ref="206SpillToSMEM">SpillToSMEM</a>) {</td></tr>
<tr><th id="930">930</th><td>      <i>// FIXME: Size may be &gt; 4 but extra bytes wasted.</i></td></tr>
<tr><th id="931">931</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="219Align" title='Align' data-type='unsigned int' data-ref="219Align">Align</dfn> = <a class="local col1 ref" href="#201FrameInfo" title='FrameInfo' data-ref="201FrameInfo">FrameInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi" title='llvm::MachineFrameInfo::getObjectAlignment' data-ref="_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi">getObjectAlignment</a>(<a class="local col2 ref" href="#192Index" title='Index' data-ref="192Index">Index</a>);</td></tr>
<tr><th id="932">932</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a> <dfn class="local col0 decl" id="220PtrInfo" title='PtrInfo' data-type='llvm::MachinePointerInfo' data-ref="220PtrInfo">PtrInfo</dfn></td></tr>
<tr><th id="933">933</th><td>        = <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'>*<a class="local col5 ref" href="#195MF" title='MF' data-ref="195MF">MF</a></span>, <a class="local col2 ref" href="#192Index" title='Index' data-ref="192Index">Index</a>, <a class="local col9 ref" href="#209EltSize" title='EltSize' data-ref="209EltSize">EltSize</a> * <a class="local col6 ref" href="#216i" title='i' data-ref="216i">i</a>);</td></tr>
<tr><th id="934">934</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col1 decl" id="221MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="221MMO">MMO</dfn></td></tr>
<tr><th id="935">935</th><td>        = <a class="local col5 ref" href="#195MF" title='MF' data-ref="195MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#36" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1ERKS0_"></a><a class="local col0 ref" href="#220PtrInfo" title='PtrInfo' data-ref="220PtrInfo">PtrInfo</a>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOLoad" title='llvm::MachineMemOperand::Flags::MOLoad' data-ref="llvm::MachineMemOperand::Flags::MOLoad">MOLoad</a>,</td></tr>
<tr><th id="936">936</th><td>                                   <a class="local col9 ref" href="#209EltSize" title='EltSize' data-ref="209EltSize">EltSize</a>, <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm8MinAlignEmm" title='llvm::MinAlign' data-ref="_ZN4llvm8MinAlignEmm">MinAlign</a>(<a class="local col9 ref" href="#219Align" title='Align' data-ref="219Align">Align</a>, <a class="local col9 ref" href="#209EltSize" title='EltSize' data-ref="209EltSize">EltSize</a> * <a class="local col6 ref" href="#216i" title='i' data-ref="216i">i</a>));</td></tr>
<tr><th id="937">937</th><td></td></tr>
<tr><th id="938">938</th><td>      <i>// Add i * 4 offset</i></td></tr>
<tr><th id="939">939</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col2 decl" id="222Offset" title='Offset' data-type='int64_t' data-ref="222Offset">Offset</dfn> = (<span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>.getWavefrontSize() * FrOffset) + (EltSize * i);</td></tr>
<tr><th id="940">940</th><td>      <b>if</b> (<a class="local col2 ref" href="#222Offset" title='Offset' data-ref="222Offset">Offset</a> != <var>0</var>) {</td></tr>
<tr><th id="941">941</th><td>        BuildMI(*MBB, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_ADD_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ADD_U32</span>), OffsetReg)</td></tr>
<tr><th id="942">942</th><td>          .addReg(FrameReg)</td></tr>
<tr><th id="943">943</th><td>          .addImm(Offset);</td></tr>
<tr><th id="944">944</th><td>      } <b>else</b> {</td></tr>
<tr><th id="945">945</th><td>        BuildMI(*MBB, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_MOV_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B32</span>), OffsetReg)</td></tr>
<tr><th id="946">946</th><td>          .addReg(FrameReg);</td></tr>
<tr><th id="947">947</th><td>      }</td></tr>
<tr><th id="948">948</th><td></td></tr>
<tr><th id="949">949</th><td>      <em>auto</em> <dfn class="local col3 decl" id="223MIB" title='MIB' data-type='auto' data-ref="223MIB">MIB</dfn> =</td></tr>
<tr><th id="950">950</th><td>        BuildMI(*MBB, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(ScalarLoadOp), SubReg)</td></tr>
<tr><th id="951">951</th><td>        .addReg(MFI-&gt;getScratchRSrcReg())  <i>// sbase</i></td></tr>
<tr><th id="952">952</th><td>        .addReg(OffsetReg, RegState::Kill) <i>// soff</i></td></tr>
<tr><th id="953">953</th><td>        .addImm(<var>0</var>)                         <i>// glc</i></td></tr>
<tr><th id="954">954</th><td>        .addImm(<var>0</var>)                         <i>// dlc</i></td></tr>
<tr><th id="955">955</th><td>        .addMemOperand(MMO);</td></tr>
<tr><th id="956">956</th><td></td></tr>
<tr><th id="957">957</th><td>      <b>if</b> (NumSubRegs &gt; <var>1</var> &amp;&amp; i == <var>0</var>)</td></tr>
<tr><th id="958">958</th><td>        MIB.addReg(SuperReg, RegState::ImplicitDefine);</td></tr>
<tr><th id="959">959</th><td></td></tr>
<tr><th id="960">960</th><td>      <b>continue</b>;</td></tr>
<tr><th id="961">961</th><td>    }</td></tr>
<tr><th id="962">962</th><td></td></tr>
<tr><th id="963">963</th><td>    <b>if</b> (<a class="local col0 ref" href="#200SpillToVGPR" title='SpillToVGPR' data-ref="200SpillToVGPR">SpillToVGPR</a>) {</td></tr>
<tr><th id="964">964</th><td>      <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>::<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo::SpilledReg" title='llvm::SIMachineFunctionInfo::SpilledReg' data-ref="llvm::SIMachineFunctionInfo::SpilledReg">SpilledReg</a> <dfn class="local col4 decl" id="224Spill" title='Spill' data-type='SIMachineFunctionInfo::SpilledReg' data-ref="224Spill">Spill</dfn> = <a class="ref fake" href="SIMachineFunctionInfo.h.html#241" title='llvm::SIMachineFunctionInfo::SpilledReg::SpilledReg' data-ref="_ZN4llvm21SIMachineFunctionInfo10SpilledRegC1ERKS1_"></a><a class="local col9 ref" href="#199VGPRSpills" title='VGPRSpills' data-ref="199VGPRSpills">VGPRSpills</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col6 ref" href="#216i" title='i' data-ref="216i">i</a>]</a>;</td></tr>
<tr><th id="965">965</th><td>      <em>auto</em> <dfn class="local col5 decl" id="225MIB" title='MIB' data-type='auto' data-ref="225MIB">MIB</dfn> =</td></tr>
<tr><th id="966">966</th><td>        BuildMI(*MBB, MI, DL, TII-&gt;getMCOpcodeFromPseudo(AMDGPU::<span class='error' title="no member named &apos;V_READLANE_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_READLANE_B32</span>),</td></tr>
<tr><th id="967">967</th><td>                SubReg)</td></tr>
<tr><th id="968">968</th><td>        .addReg(Spill.VGPR)</td></tr>
<tr><th id="969">969</th><td>        .addImm(Spill.Lane);</td></tr>
<tr><th id="970">970</th><td></td></tr>
<tr><th id="971">971</th><td>      <b>if</b> (NumSubRegs &gt; <var>1</var> &amp;&amp; i == <var>0</var>)</td></tr>
<tr><th id="972">972</th><td>        MIB.addReg(SuperReg, RegState::ImplicitDefine);</td></tr>
<tr><th id="973">973</th><td>    } <b>else</b> {</td></tr>
<tr><th id="974">974</th><td>      <b>if</b> (<a class="local col4 ref" href="#194OnlyToVGPR" title='OnlyToVGPR' data-ref="194OnlyToVGPR">OnlyToVGPR</a>)</td></tr>
<tr><th id="975">975</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="976">976</th><td></td></tr>
<tr><th id="977">977</th><td>      <i>// Restore SGPR from a stack slot.</i></td></tr>
<tr><th id="978">978</th><td><i>      // FIXME: We should use S_LOAD_DWORD here for VI.</i></td></tr>
<tr><th id="979">979</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="226TmpReg" title='TmpReg' data-type='unsigned int' data-ref="226TmpReg">TmpReg</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>);</td></tr>
<tr><th id="980">980</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="227Align" title='Align' data-type='unsigned int' data-ref="227Align">Align</dfn> = <a class="local col1 ref" href="#201FrameInfo" title='FrameInfo' data-ref="201FrameInfo">FrameInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi" title='llvm::MachineFrameInfo::getObjectAlignment' data-ref="_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi">getObjectAlignment</a>(<a class="local col2 ref" href="#192Index" title='Index' data-ref="192Index">Index</a>);</td></tr>
<tr><th id="981">981</th><td></td></tr>
<tr><th id="982">982</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a> <dfn class="local col8 decl" id="228PtrInfo" title='PtrInfo' data-type='llvm::MachinePointerInfo' data-ref="228PtrInfo">PtrInfo</dfn></td></tr>
<tr><th id="983">983</th><td>        = <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'>*<a class="local col5 ref" href="#195MF" title='MF' data-ref="195MF">MF</a></span>, <a class="local col2 ref" href="#192Index" title='Index' data-ref="192Index">Index</a>, <a class="local col9 ref" href="#209EltSize" title='EltSize' data-ref="209EltSize">EltSize</a> * <a class="local col6 ref" href="#216i" title='i' data-ref="216i">i</a>);</td></tr>
<tr><th id="984">984</th><td></td></tr>
<tr><th id="985">985</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col9 decl" id="229MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="229MMO">MMO</dfn> = <a class="local col5 ref" href="#195MF" title='MF' data-ref="195MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#36" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1ERKS0_"></a><a class="local col8 ref" href="#228PtrInfo" title='PtrInfo' data-ref="228PtrInfo">PtrInfo</a>,</td></tr>
<tr><th id="986">986</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOLoad" title='llvm::MachineMemOperand::Flags::MOLoad' data-ref="llvm::MachineMemOperand::Flags::MOLoad">MOLoad</a>, <a class="local col9 ref" href="#209EltSize" title='EltSize' data-ref="209EltSize">EltSize</a>,</td></tr>
<tr><th id="987">987</th><td>        <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm8MinAlignEmm" title='llvm::MinAlign' data-ref="_ZN4llvm8MinAlignEmm">MinAlign</a>(<a class="local col7 ref" href="#227Align" title='Align' data-ref="227Align">Align</a>, <a class="local col9 ref" href="#209EltSize" title='EltSize' data-ref="209EltSize">EltSize</a> * <a class="local col6 ref" href="#216i" title='i' data-ref="216i">i</a>));</td></tr>
<tr><th id="988">988</th><td></td></tr>
<tr><th id="989">989</th><td>      BuildMI(*MBB, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_V32_RESTORE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_V32_RESTORE</span>), TmpReg)</td></tr>
<tr><th id="990">990</th><td>        .addFrameIndex(Index)                 <i>// vaddr</i></td></tr>
<tr><th id="991">991</th><td>        .addReg(MFI-&gt;getScratchRSrcReg())     <i>// srsrc</i></td></tr>
<tr><th id="992">992</th><td>        .addReg(MFI-&gt;getStackPtrOffsetReg())  <i>// soffset</i></td></tr>
<tr><th id="993">993</th><td>        .addImm(i * <var>4</var>)                        <i>// offset</i></td></tr>
<tr><th id="994">994</th><td>        .addMemOperand(MMO);</td></tr>
<tr><th id="995">995</th><td></td></tr>
<tr><th id="996">996</th><td>      <em>auto</em> <dfn class="local col0 decl" id="230MIB" title='MIB' data-type='auto' data-ref="230MIB">MIB</dfn> =</td></tr>
<tr><th id="997">997</th><td>        BuildMI(*MBB, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;V_READFIRSTLANE_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_READFIRSTLANE_B32</span>), SubReg)</td></tr>
<tr><th id="998">998</th><td>        .addReg(TmpReg, RegState::Kill);</td></tr>
<tr><th id="999">999</th><td></td></tr>
<tr><th id="1000">1000</th><td>      <b>if</b> (NumSubRegs &gt; <var>1</var>)</td></tr>
<tr><th id="1001">1001</th><td>        MIB.addReg(MI-&gt;getOperand(<var>0</var>).getReg(), RegState::ImplicitDefine);</td></tr>
<tr><th id="1002">1002</th><td>    }</td></tr>
<tr><th id="1003">1003</th><td>  }</td></tr>
<tr><th id="1004">1004</th><td></td></tr>
<tr><th id="1005">1005</th><td>  <b>if</b> (M0CopyReg != AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>) {</td></tr>
<tr><th id="1006">1006</th><td>    BuildMI(*MBB, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;">COPY</span>), AMDGPU::<span class='error' title="no member named &apos;M0&apos; in namespace &apos;llvm::AMDGPU&apos;">M0</span>)</td></tr>
<tr><th id="1007">1007</th><td>      .addReg(M0CopyReg, RegState::Kill);</td></tr>
<tr><th id="1008">1008</th><td>  }</td></tr>
<tr><th id="1009">1009</th><td></td></tr>
<tr><th id="1010">1010</th><td>  <a class="local col1 ref" href="#191MI" title='MI' data-ref="191MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1011">1011</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1012">1012</th><td>}</td></tr>
<tr><th id="1013">1013</th><td></td></tr>
<tr><th id="1014">1014</th><td><i class="doc">/// Special case of eliminateFrameIndex. Returns true if the SGPR was spilled to</i></td></tr>
<tr><th id="1015">1015</th><td><i class="doc">/// a VGPR and the stack slot can be safely eliminated when all other users are</i></td></tr>
<tr><th id="1016">1016</th><td><i class="doc">/// handled.</i></td></tr>
<tr><th id="1017">1017</th><td><em>bool</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo34eliminateSGPRToVGPRSpillFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerE" title='llvm::SIRegisterInfo::eliminateSGPRToVGPRSpillFrameIndex' data-ref="_ZNK4llvm14SIRegisterInfo34eliminateSGPRToVGPRSpillFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerE">eliminateSGPRToVGPRSpillFrameIndex</dfn>(</td></tr>
<tr><th id="1018">1018</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="231MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="231MI">MI</dfn>,</td></tr>
<tr><th id="1019">1019</th><td>  <em>int</em> <dfn class="local col2 decl" id="232FI" title='FI' data-type='int' data-ref="232FI">FI</dfn>,</td></tr>
<tr><th id="1020">1020</th><td>  <a class="type" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a> *<dfn class="local col3 decl" id="233RS" title='RS' data-type='llvm::RegScavenger *' data-ref="233RS">RS</dfn>) <em>const</em> {</td></tr>
<tr><th id="1021">1021</th><td>  <b>switch</b> (<a class="local col1 ref" href="#231MI" title='MI' data-ref="231MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1022">1022</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S512_SAVE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S512_SAVE</span>:</td></tr>
<tr><th id="1023">1023</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S256_SAVE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S256_SAVE</span>:</td></tr>
<tr><th id="1024">1024</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S160_SAVE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S160_SAVE</span>:</td></tr>
<tr><th id="1025">1025</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S128_SAVE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S128_SAVE</span>:</td></tr>
<tr><th id="1026">1026</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S96_SAVE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S96_SAVE</span>:</td></tr>
<tr><th id="1027">1027</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S64_SAVE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S64_SAVE</span>:</td></tr>
<tr><th id="1028">1028</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S32_SAVE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S32_SAVE</span>:</td></tr>
<tr><th id="1029">1029</th><td>    <b>return</b> spillSGPR(MI, FI, RS, <b>true</b>);</td></tr>
<tr><th id="1030">1030</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S512_RESTORE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S512_RESTORE</span>:</td></tr>
<tr><th id="1031">1031</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S256_RESTORE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S256_RESTORE</span>:</td></tr>
<tr><th id="1032">1032</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S160_RESTORE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S160_RESTORE</span>:</td></tr>
<tr><th id="1033">1033</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S128_RESTORE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S128_RESTORE</span>:</td></tr>
<tr><th id="1034">1034</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S96_RESTORE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S96_RESTORE</span>:</td></tr>
<tr><th id="1035">1035</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S64_RESTORE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S64_RESTORE</span>:</td></tr>
<tr><th id="1036">1036</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S32_RESTORE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S32_RESTORE</span>:</td></tr>
<tr><th id="1037">1037</th><td>    <b>return</b> restoreSGPR(MI, FI, RS, <b>true</b>);</td></tr>
<tr><th id="1038">1038</th><td>  <b>default</b>:</td></tr>
<tr><th id="1039">1039</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;not an SGPR spill instruction&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp&quot;, 1039)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"not an SGPR spill instruction"</q>);</td></tr>
<tr><th id="1040">1040</th><td>  }</td></tr>
<tr><th id="1041">1041</th><td>}</td></tr>
<tr><th id="1042">1042</th><td></td></tr>
<tr><th id="1043">1043</th><td><em>void</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE" title='llvm::SIRegisterInfo::eliminateFrameIndex' data-ref="_ZNK4llvm14SIRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE">eliminateFrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="234MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="234MI">MI</dfn>,</td></tr>
<tr><th id="1044">1044</th><td>                                        <em>int</em> <dfn class="local col5 decl" id="235SPAdj" title='SPAdj' data-type='int' data-ref="235SPAdj">SPAdj</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="236FIOperandNum" title='FIOperandNum' data-type='unsigned int' data-ref="236FIOperandNum">FIOperandNum</dfn>,</td></tr>
<tr><th id="1045">1045</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a> *<dfn class="local col7 decl" id="237RS" title='RS' data-type='llvm::RegScavenger *' data-ref="237RS">RS</dfn>) <em>const</em> {</td></tr>
<tr><th id="1046">1046</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col8 decl" id="238MF" title='MF' data-type='llvm::MachineFunction *' data-ref="238MF">MF</dfn> = <a class="local col4 ref" href="#234MI" title='MI' data-ref="234MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1047">1047</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="239MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="239MRI">MRI</dfn> = <a class="local col8 ref" href="#238MF" title='MF' data-ref="238MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1048">1048</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="240MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="240MBB">MBB</dfn> = <a class="local col4 ref" href="#234MI" title='MI' data-ref="234MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1049">1049</th><td>  <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col1 decl" id="241MFI" title='MFI' data-type='llvm::SIMachineFunctionInfo *' data-ref="241MFI">MFI</dfn> = <a class="local col8 ref" href="#238MF" title='MF' data-ref="238MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1050">1050</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col2 decl" id="242FrameInfo" title='FrameInfo' data-type='llvm::MachineFrameInfo &amp;' data-ref="242FrameInfo">FrameInfo</dfn> = <a class="local col8 ref" href="#238MF" title='MF' data-ref="238MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="1051">1051</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col3 decl" id="243ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="243ST">ST</dfn> =  <a class="local col8 ref" href="#238MF" title='MF' data-ref="238MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="1052">1052</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col4 decl" id="244TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="244TII">TII</dfn> = <a class="local col3 ref" href="#243ST" title='ST' data-ref="243ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="1053">1053</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col5 decl" id="245DL" title='DL' data-type='llvm::DebugLoc' data-ref="245DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col4 ref" href="#234MI" title='MI' data-ref="234MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1054">1054</th><td></td></tr>
<tr><th id="1055">1055</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="246FIOp" title='FIOp' data-type='llvm::MachineOperand &amp;' data-ref="246FIOp">FIOp</dfn> = <a class="local col4 ref" href="#234MI" title='MI' data-ref="234MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#236FIOperandNum" title='FIOperandNum' data-ref="236FIOperandNum">FIOperandNum</a>);</td></tr>
<tr><th id="1056">1056</th><td>  <em>int</em> <dfn class="local col7 decl" id="247Index" title='Index' data-type='int' data-ref="247Index">Index</dfn> = <a class="local col4 ref" href="#234MI" title='MI' data-ref="234MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#236FIOperandNum" title='FIOperandNum' data-ref="236FIOperandNum">FIOperandNum</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="1057">1057</th><td></td></tr>
<tr><th id="1058">1058</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="248FrameReg" title='FrameReg' data-type='unsigned int' data-ref="248FrameReg">FrameReg</dfn> = <a class="member" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getFrameRegister' data-ref="_ZNK4llvm14SIRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</a>(*<a class="local col8 ref" href="#238MF" title='MF' data-ref="238MF">MF</a>);</td></tr>
<tr><th id="1059">1059</th><td></td></tr>
<tr><th id="1060">1060</th><td>  <b>switch</b> (<a class="local col4 ref" href="#234MI" title='MI' data-ref="234MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1061">1061</th><td>    <i>// SGPR register spill</i></td></tr>
<tr><th id="1062">1062</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S512_SAVE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S512_SAVE</span>:</td></tr>
<tr><th id="1063">1063</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S256_SAVE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S256_SAVE</span>:</td></tr>
<tr><th id="1064">1064</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S160_SAVE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S160_SAVE</span>:</td></tr>
<tr><th id="1065">1065</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S128_SAVE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S128_SAVE</span>:</td></tr>
<tr><th id="1066">1066</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S96_SAVE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S96_SAVE</span>:</td></tr>
<tr><th id="1067">1067</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S64_SAVE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S64_SAVE</span>:</td></tr>
<tr><th id="1068">1068</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S32_SAVE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S32_SAVE</span>: {</td></tr>
<tr><th id="1069">1069</th><td>      spillSGPR(MI, Index, RS);</td></tr>
<tr><th id="1070">1070</th><td>      <b>break</b>;</td></tr>
<tr><th id="1071">1071</th><td>    }</td></tr>
<tr><th id="1072">1072</th><td></td></tr>
<tr><th id="1073">1073</th><td>    <i>// SGPR register restore</i></td></tr>
<tr><th id="1074">1074</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S512_RESTORE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S512_RESTORE</span>:</td></tr>
<tr><th id="1075">1075</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S256_RESTORE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S256_RESTORE</span>:</td></tr>
<tr><th id="1076">1076</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S160_RESTORE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S160_RESTORE</span>:</td></tr>
<tr><th id="1077">1077</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S128_RESTORE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S128_RESTORE</span>:</td></tr>
<tr><th id="1078">1078</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S96_RESTORE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S96_RESTORE</span>:</td></tr>
<tr><th id="1079">1079</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S64_RESTORE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S64_RESTORE</span>:</td></tr>
<tr><th id="1080">1080</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_S32_RESTORE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_S32_RESTORE</span>: {</td></tr>
<tr><th id="1081">1081</th><td>      restoreSGPR(MI, Index, RS);</td></tr>
<tr><th id="1082">1082</th><td>      <b>break</b>;</td></tr>
<tr><th id="1083">1083</th><td>    }</td></tr>
<tr><th id="1084">1084</th><td></td></tr>
<tr><th id="1085">1085</th><td>    <i>// VGPR register spill</i></td></tr>
<tr><th id="1086">1086</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_V512_SAVE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_V512_SAVE</span>:</td></tr>
<tr><th id="1087">1087</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_V256_SAVE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_V256_SAVE</span>:</td></tr>
<tr><th id="1088">1088</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_V160_SAVE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_V160_SAVE</span>:</td></tr>
<tr><th id="1089">1089</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_V128_SAVE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_V128_SAVE</span>:</td></tr>
<tr><th id="1090">1090</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_V96_SAVE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_V96_SAVE</span>:</td></tr>
<tr><th id="1091">1091</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_V64_SAVE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_V64_SAVE</span>:</td></tr>
<tr><th id="1092">1092</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_V32_SAVE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_V32_SAVE</span>: {</td></tr>
<tr><th id="1093">1093</th><td>      <em>const</em> MachineOperand *VData = TII-&gt;getNamedOperand(*MI,</td></tr>
<tr><th id="1094">1094</th><td>                                                         AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdata);</td></tr>
<tr><th id="1095">1095</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TII-&gt;getNamedOperand(*MI, AMDGPU::OpName::soffset)-&gt;getReg() == MFI-&gt;getStackPtrOffsetReg()) ? void (0) : __assert_fail (&quot;TII-&gt;getNamedOperand(*MI, AMDGPU::OpName::soffset)-&gt;getReg() == MFI-&gt;getStackPtrOffsetReg()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp&quot;, 1096, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(TII-&gt;getNamedOperand(*MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::soffset)-&gt;getReg() ==</td></tr>
<tr><th id="1096">1096</th><td>             MFI-&gt;getStackPtrOffsetReg());</td></tr>
<tr><th id="1097">1097</th><td></td></tr>
<tr><th id="1098">1098</th><td>      buildSpillLoadStore(MI, AMDGPU::<span class='error' title="no member named &apos;BUFFER_STORE_DWORD_OFFSET&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_STORE_DWORD_OFFSET</span>,</td></tr>
<tr><th id="1099">1099</th><td>            Index,</td></tr>
<tr><th id="1100">1100</th><td>            VData-&gt;getReg(), VData-&gt;isKill(),</td></tr>
<tr><th id="1101">1101</th><td>            TII-&gt;getNamedOperand(*MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::srsrc)-&gt;getReg(),</td></tr>
<tr><th id="1102">1102</th><td>            FrameReg,</td></tr>
<tr><th id="1103">1103</th><td>            TII-&gt;getNamedOperand(*MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::offset)-&gt;getImm(),</td></tr>
<tr><th id="1104">1104</th><td>            *MI-&gt;memoperands_begin(),</td></tr>
<tr><th id="1105">1105</th><td>            RS);</td></tr>
<tr><th id="1106">1106</th><td>      MFI-&gt;addToSpilledVGPRs(getNumSubRegsForSpillOp(MI-&gt;getOpcode()));</td></tr>
<tr><th id="1107">1107</th><td>      MI-&gt;eraseFromParent();</td></tr>
<tr><th id="1108">1108</th><td>      <b>break</b>;</td></tr>
<tr><th id="1109">1109</th><td>    }</td></tr>
<tr><th id="1110">1110</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_V32_RESTORE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_V32_RESTORE</span>:</td></tr>
<tr><th id="1111">1111</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_V64_RESTORE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_V64_RESTORE</span>:</td></tr>
<tr><th id="1112">1112</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_V96_RESTORE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_V96_RESTORE</span>:</td></tr>
<tr><th id="1113">1113</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_V128_RESTORE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_V128_RESTORE</span>:</td></tr>
<tr><th id="1114">1114</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_V160_RESTORE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_V160_RESTORE</span>:</td></tr>
<tr><th id="1115">1115</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_V256_RESTORE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_V256_RESTORE</span>:</td></tr>
<tr><th id="1116">1116</th><td>    <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SI_SPILL_V512_RESTORE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_SPILL_V512_RESTORE</span>: {</td></tr>
<tr><th id="1117">1117</th><td>      <em>const</em> MachineOperand *VData = TII-&gt;getNamedOperand(*MI,</td></tr>
<tr><th id="1118">1118</th><td>                                                         AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdata);</td></tr>
<tr><th id="1119">1119</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TII-&gt;getNamedOperand(*MI, AMDGPU::OpName::soffset)-&gt;getReg() == MFI-&gt;getStackPtrOffsetReg()) ? void (0) : __assert_fail (&quot;TII-&gt;getNamedOperand(*MI, AMDGPU::OpName::soffset)-&gt;getReg() == MFI-&gt;getStackPtrOffsetReg()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp&quot;, 1120, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(TII-&gt;getNamedOperand(*MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::soffset)-&gt;getReg() ==</td></tr>
<tr><th id="1120">1120</th><td>             MFI-&gt;getStackPtrOffsetReg());</td></tr>
<tr><th id="1121">1121</th><td></td></tr>
<tr><th id="1122">1122</th><td>      buildSpillLoadStore(MI, AMDGPU::<span class='error' title="no member named &apos;BUFFER_LOAD_DWORD_OFFSET&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_LOAD_DWORD_OFFSET</span>,</td></tr>
<tr><th id="1123">1123</th><td>            Index,</td></tr>
<tr><th id="1124">1124</th><td>            VData-&gt;getReg(), VData-&gt;isKill(),</td></tr>
<tr><th id="1125">1125</th><td>            TII-&gt;getNamedOperand(*MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::srsrc)-&gt;getReg(),</td></tr>
<tr><th id="1126">1126</th><td>            FrameReg,</td></tr>
<tr><th id="1127">1127</th><td>            TII-&gt;getNamedOperand(*MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::offset)-&gt;getImm(),</td></tr>
<tr><th id="1128">1128</th><td>            *MI-&gt;memoperands_begin(),</td></tr>
<tr><th id="1129">1129</th><td>            RS);</td></tr>
<tr><th id="1130">1130</th><td>      MI-&gt;eraseFromParent();</td></tr>
<tr><th id="1131">1131</th><td>      <b>break</b>;</td></tr>
<tr><th id="1132">1132</th><td>    }</td></tr>
<tr><th id="1133">1133</th><td></td></tr>
<tr><th id="1134">1134</th><td>    <b>default</b>: {</td></tr>
<tr><th id="1135">1135</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="249DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="249DL">DL</dfn> = <a class="local col4 ref" href="#234MI" title='MI' data-ref="234MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1136">1136</th><td>      <em>bool</em> <dfn class="local col0 decl" id="250IsMUBUF" title='IsMUBUF' data-type='bool' data-ref="250IsMUBUF">IsMUBUF</dfn> = <a class="local col4 ref" href="#244TII" title='TII' data-ref="244TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMUBUF' data-ref="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE">isMUBUF</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#234MI" title='MI' data-ref="234MI">MI</a>);</td></tr>
<tr><th id="1137">1137</th><td></td></tr>
<tr><th id="1138">1138</th><td>      <b>if</b> (!<a class="local col0 ref" href="#250IsMUBUF" title='IsMUBUF' data-ref="250IsMUBUF">IsMUBUF</a> &amp;&amp; !<a class="local col1 ref" href="#241MFI" title='MFI' data-ref="241MFI">MFI</a>-&gt;<a class="ref" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" title='llvm::AMDGPUMachineFunction::isEntryFunction' data-ref="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv">isEntryFunction</a>()) {</td></tr>
<tr><th id="1139">1139</th><td>        <i>// Convert to an absolute stack address by finding the offset from the</i></td></tr>
<tr><th id="1140">1140</th><td><i>        // scratch wave base and scaling by the wave size.</i></td></tr>
<tr><th id="1141">1141</th><td><i>        //</i></td></tr>
<tr><th id="1142">1142</th><td><i>        // In an entry function/kernel the offset is already the absolute</i></td></tr>
<tr><th id="1143">1143</th><td><i>        // address relative to the frame register.</i></td></tr>
<tr><th id="1144">1144</th><td></td></tr>
<tr><th id="1145">1145</th><td>        <em>unsigned</em> <dfn class="local col1 decl" id="251DiffReg" title='DiffReg' data-type='unsigned int' data-ref="251DiffReg">DiffReg</dfn></td></tr>
<tr><th id="1146">1146</th><td>          = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32_XM0RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32_XM0RegClass</span>);</td></tr>
<tr><th id="1147">1147</th><td></td></tr>
<tr><th id="1148">1148</th><td>        <em>bool</em> <dfn class="local col2 decl" id="252IsCopy" title='IsCopy' data-type='bool' data-ref="252IsCopy">IsCopy</dfn> = MI-&gt;getOpcode() == AMDGPU::<span class='error' title="no member named &apos;V_MOV_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B32_e32</span>;</td></tr>
<tr><th id="1149">1149</th><td>        <em>unsigned</em> <dfn class="local col3 decl" id="253ResultReg" title='ResultReg' data-type='unsigned int' data-ref="253ResultReg">ResultReg</dfn> = IsCopy ?</td></tr>
<tr><th id="1150">1150</th><td>          MI-&gt;getOperand(<var>0</var>).getReg() :</td></tr>
<tr><th id="1151">1151</th><td>          MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>);</td></tr>
<tr><th id="1152">1152</th><td></td></tr>
<tr><th id="1153">1153</th><td>        BuildMI(*MBB, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_SUB_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SUB_U32</span>), DiffReg)</td></tr>
<tr><th id="1154">1154</th><td>          .addReg(FrameReg)</td></tr>
<tr><th id="1155">1155</th><td>          .addReg(MFI-&gt;getScratchWaveOffsetReg());</td></tr>
<tr><th id="1156">1156</th><td></td></tr>
<tr><th id="1157">1157</th><td>        <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col4 decl" id="254Offset" title='Offset' data-type='int64_t' data-ref="254Offset">Offset</dfn> = <a class="local col2 ref" href="#242FrameInfo" title='FrameInfo' data-ref="242FrameInfo">FrameInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" title='llvm::MachineFrameInfo::getObjectOffset' data-ref="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi">getObjectOffset</a>(<a class="local col7 ref" href="#247Index" title='Index' data-ref="247Index">Index</a>);</td></tr>
<tr><th id="1158">1158</th><td>        <b>if</b> (<a class="local col4 ref" href="#254Offset" title='Offset' data-ref="254Offset">Offset</a> == <var>0</var>) {</td></tr>
<tr><th id="1159">1159</th><td>          <i>// XXX - This never happens because of emergency scavenging slot at 0?</i></td></tr>
<tr><th id="1160">1160</th><td>          BuildMI(*MBB, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;V_LSHRREV_B32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_LSHRREV_B32_e64</span>), ResultReg)</td></tr>
<tr><th id="1161">1161</th><td>            .addImm(Log2_32(<span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>.getWavefrontSize()))</td></tr>
<tr><th id="1162">1162</th><td>            .addReg(DiffReg);</td></tr>
<tr><th id="1163">1163</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1164">1164</th><td>          <em>unsigned</em> <dfn class="local col5 decl" id="255ScaledReg" title='ScaledReg' data-type='unsigned int' data-ref="255ScaledReg">ScaledReg</dfn></td></tr>
<tr><th id="1165">1165</th><td>            = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>);</td></tr>
<tr><th id="1166">1166</th><td></td></tr>
<tr><th id="1167">1167</th><td>          BuildMI(*MBB, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;V_LSHRREV_B32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_LSHRREV_B32_e64</span>), ScaledReg)</td></tr>
<tr><th id="1168">1168</th><td>            .addImm(Log2_32(<span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>.getWavefrontSize()))</td></tr>
<tr><th id="1169">1169</th><td>            .addReg(DiffReg, RegState::Kill);</td></tr>
<tr><th id="1170">1170</th><td></td></tr>
<tr><th id="1171">1171</th><td>          <i>// TODO: Fold if use instruction is another add of a constant.</i></td></tr>
<tr><th id="1172">1172</th><td>          <b>if</b> (AMDGPU::isInlinableLiteral32(Offset, <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>.hasInv2PiInlineImm())) {</td></tr>
<tr><th id="1173">1173</th><td>            <a class="local col4 ref" href="#244TII" title='TII' data-ref="244TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo13getAddNoCarryERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEj" title='llvm::SIInstrInfo::getAddNoCarry' data-ref="_ZNK4llvm11SIInstrInfo13getAddNoCarryERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEj">getAddNoCarry</a>(<span class='refarg'>*<a class="local col0 ref" href="#240MBB" title='MBB' data-ref="240MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#234MI" title='MI' data-ref="234MI">MI</a>, <a class="local col9 ref" href="#249DL" title='DL' data-ref="249DL">DL</a>, <a class="local col3 ref" href="#253ResultReg" title='ResultReg' data-ref="253ResultReg">ResultReg</a>)</td></tr>
<tr><th id="1174">1174</th><td>              .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#254Offset" title='Offset' data-ref="254Offset">Offset</a>)</td></tr>
<tr><th id="1175">1175</th><td>              .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col5 ref" href="#255ScaledReg" title='ScaledReg' data-ref="255ScaledReg">ScaledReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill">Kill</a>)</td></tr>
<tr><th id="1176">1176</th><td>              .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>); <i>// clamp bit</i></td></tr>
<tr><th id="1177">1177</th><td>          } <b>else</b> {</td></tr>
<tr><th id="1178">1178</th><td>            <em>unsigned</em> <dfn class="local col6 decl" id="256ConstOffsetReg" title='ConstOffsetReg' data-type='unsigned int' data-ref="256ConstOffsetReg">ConstOffsetReg</dfn></td></tr>
<tr><th id="1179">1179</th><td>              = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32_XM0RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32_XM0RegClass</span>);</td></tr>
<tr><th id="1180">1180</th><td></td></tr>
<tr><th id="1181">1181</th><td>            BuildMI(*MBB, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_MOV_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B32</span>), ConstOffsetReg)</td></tr>
<tr><th id="1182">1182</th><td>              .addImm(Offset);</td></tr>
<tr><th id="1183">1183</th><td>            <a class="local col4 ref" href="#244TII" title='TII' data-ref="244TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo13getAddNoCarryERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEj" title='llvm::SIInstrInfo::getAddNoCarry' data-ref="_ZNK4llvm11SIInstrInfo13getAddNoCarryERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEj">getAddNoCarry</a>(<span class='refarg'>*<a class="local col0 ref" href="#240MBB" title='MBB' data-ref="240MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#234MI" title='MI' data-ref="234MI">MI</a>, <a class="local col9 ref" href="#249DL" title='DL' data-ref="249DL">DL</a>, <a class="local col3 ref" href="#253ResultReg" title='ResultReg' data-ref="253ResultReg">ResultReg</a>)</td></tr>
<tr><th id="1184">1184</th><td>              .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col6 ref" href="#256ConstOffsetReg" title='ConstOffsetReg' data-ref="256ConstOffsetReg">ConstOffsetReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill">Kill</a>)</td></tr>
<tr><th id="1185">1185</th><td>              .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col5 ref" href="#255ScaledReg" title='ScaledReg' data-ref="255ScaledReg">ScaledReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill">Kill</a>)</td></tr>
<tr><th id="1186">1186</th><td>              .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>); <i>// clamp bit</i></td></tr>
<tr><th id="1187">1187</th><td>          }</td></tr>
<tr><th id="1188">1188</th><td>        }</td></tr>
<tr><th id="1189">1189</th><td></td></tr>
<tr><th id="1190">1190</th><td>        <i>// Don't introduce an extra copy if we're just materializing in a mov.</i></td></tr>
<tr><th id="1191">1191</th><td>        <b>if</b> (<a class="local col2 ref" href="#252IsCopy" title='IsCopy' data-ref="252IsCopy">IsCopy</a>)</td></tr>
<tr><th id="1192">1192</th><td>          <a class="local col4 ref" href="#234MI" title='MI' data-ref="234MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1193">1193</th><td>        <b>else</b></td></tr>
<tr><th id="1194">1194</th><td>          <a class="local col6 ref" href="#246FIOp" title='FIOp' data-ref="246FIOp">FIOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb">ChangeToRegister</a>(<a class="local col3 ref" href="#253ResultReg" title='ResultReg' data-ref="253ResultReg">ResultReg</a>, <b>false</b>, <b>false</b>, <b>true</b>);</td></tr>
<tr><th id="1195">1195</th><td>        <b>return</b>;</td></tr>
<tr><th id="1196">1196</th><td>      }</td></tr>
<tr><th id="1197">1197</th><td></td></tr>
<tr><th id="1198">1198</th><td>      <b>if</b> (<a class="local col0 ref" href="#250IsMUBUF" title='IsMUBUF' data-ref="250IsMUBUF">IsMUBUF</a>) {</td></tr>
<tr><th id="1199">1199</th><td>        <i>// Disable offen so we don't need a 0 vgpr base.</i></td></tr>
<tr><th id="1200">1200</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (static_cast&lt;int&gt;(FIOperandNum) == AMDGPU::getNamedOperandIdx(MI-&gt;getOpcode(), AMDGPU::OpName::vaddr)) ? void (0) : __assert_fail (&quot;static_cast&lt;int&gt;(FIOperandNum) == AMDGPU::getNamedOperandIdx(MI-&gt;getOpcode(), AMDGPU::OpName::vaddr)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp&quot;, 1202, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<b>static_cast</b>&lt;<em>int</em>&gt;(FIOperandNum) ==</td></tr>
<tr><th id="1201">1201</th><td>               AMDGPU::getNamedOperandIdx(MI-&gt;getOpcode(),</td></tr>
<tr><th id="1202">1202</th><td>                                          AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vaddr));</td></tr>
<tr><th id="1203">1203</th><td></td></tr>
<tr><th id="1204">1204</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TII-&gt;getNamedOperand(*MI, AMDGPU::OpName::soffset)-&gt;getReg() == MFI-&gt;getStackPtrOffsetReg()) ? void (0) : __assert_fail (&quot;TII-&gt;getNamedOperand(*MI, AMDGPU::OpName::soffset)-&gt;getReg() == MFI-&gt;getStackPtrOffsetReg()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp&quot;, 1205, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(TII-&gt;getNamedOperand(*MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::soffset)-&gt;getReg() ==</td></tr>
<tr><th id="1205">1205</th><td>               MFI-&gt;getStackPtrOffsetReg());</td></tr>
<tr><th id="1206">1206</th><td></td></tr>
<tr><th id="1207">1207</th><td>        TII-&gt;getNamedOperand(*MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::soffset)-&gt;setReg(FrameReg);</td></tr>
<tr><th id="1208">1208</th><td></td></tr>
<tr><th id="1209">1209</th><td>        <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col7 decl" id="257Offset" title='Offset' data-type='int64_t' data-ref="257Offset">Offset</dfn> = <a class="local col2 ref" href="#242FrameInfo" title='FrameInfo' data-ref="242FrameInfo">FrameInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" title='llvm::MachineFrameInfo::getObjectOffset' data-ref="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi">getObjectOffset</a>(<a class="local col7 ref" href="#247Index" title='Index' data-ref="247Index">Index</a>);</td></tr>
<tr><th id="1210">1210</th><td>        <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col8 decl" id="258OldImm" title='OldImm' data-type='int64_t' data-ref="258OldImm">OldImm</dfn></td></tr>
<tr><th id="1211">1211</th><td>          = TII-&gt;getNamedOperand(*MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::offset)-&gt;getImm();</td></tr>
<tr><th id="1212">1212</th><td>        <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col9 decl" id="259NewOffset" title='NewOffset' data-type='int64_t' data-ref="259NewOffset">NewOffset</dfn> = <a class="local col8 ref" href="#258OldImm" title='OldImm' data-ref="258OldImm">OldImm</a> + <a class="local col7 ref" href="#257Offset" title='Offset' data-ref="257Offset">Offset</a>;</td></tr>
<tr><th id="1213">1213</th><td></td></tr>
<tr><th id="1214">1214</th><td>        <b>if</b> (<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>12</var>&gt;(<a class="local col9 ref" href="#259NewOffset" title='NewOffset' data-ref="259NewOffset">NewOffset</a>) &amp;&amp;</td></tr>
<tr><th id="1215">1215</th><td>            <a class="tu ref" href="#_ZL25buildMUBUFOffsetLoadStorePKN4llvm11SIInstrInfoERNS_16MachineFrameInfoENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEil" title='buildMUBUFOffsetLoadStore' data-use='c' data-ref="_ZL25buildMUBUFOffsetLoadStorePKN4llvm11SIInstrInfoERNS_16MachineFrameInfoENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEil">buildMUBUFOffsetLoadStore</a>(<a class="local col4 ref" href="#244TII" title='TII' data-ref="244TII">TII</a>, <span class='refarg'><a class="local col2 ref" href="#242FrameInfo" title='FrameInfo' data-ref="242FrameInfo">FrameInfo</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#234MI" title='MI' data-ref="234MI">MI</a>, <a class="local col7 ref" href="#247Index" title='Index' data-ref="247Index">Index</a>, <a class="local col9 ref" href="#259NewOffset" title='NewOffset' data-ref="259NewOffset">NewOffset</a>)) {</td></tr>
<tr><th id="1216">1216</th><td>          <a class="local col4 ref" href="#234MI" title='MI' data-ref="234MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1217">1217</th><td>          <b>return</b>;</td></tr>
<tr><th id="1218">1218</th><td>        }</td></tr>
<tr><th id="1219">1219</th><td>      }</td></tr>
<tr><th id="1220">1220</th><td></td></tr>
<tr><th id="1221">1221</th><td>      <i>// If the offset is simply too big, don't convert to a scratch wave offset</i></td></tr>
<tr><th id="1222">1222</th><td><i>      // relative index.</i></td></tr>
<tr><th id="1223">1223</th><td></td></tr>
<tr><th id="1224">1224</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col0 decl" id="260Offset" title='Offset' data-type='int64_t' data-ref="260Offset">Offset</dfn> = <a class="local col2 ref" href="#242FrameInfo" title='FrameInfo' data-ref="242FrameInfo">FrameInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" title='llvm::MachineFrameInfo::getObjectOffset' data-ref="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi">getObjectOffset</a>(<a class="local col7 ref" href="#247Index" title='Index' data-ref="247Index">Index</a>);</td></tr>
<tr><th id="1225">1225</th><td>      <a class="local col6 ref" href="#246FIOp" title='FIOp' data-ref="246FIOp">FIOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<a class="local col0 ref" href="#260Offset" title='Offset' data-ref="260Offset">Offset</a>);</td></tr>
<tr><th id="1226">1226</th><td>      <b>if</b> (!<a class="local col4 ref" href="#244TII" title='TII' data-ref="244TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo17isImmOperandLegalERKNS_12MachineInstrEjRKNS_14MachineOperandE" title='llvm::SIInstrInfo::isImmOperandLegal' data-ref="_ZNK4llvm11SIInstrInfo17isImmOperandLegalERKNS_12MachineInstrEjRKNS_14MachineOperandE">isImmOperandLegal</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#234MI" title='MI' data-ref="234MI">MI</a>, <a class="local col6 ref" href="#236FIOperandNum" title='FIOperandNum' data-ref="236FIOperandNum">FIOperandNum</a>, <a class="local col6 ref" href="#246FIOp" title='FIOp' data-ref="246FIOp">FIOp</a>)) {</td></tr>
<tr><th id="1227">1227</th><td>        <em>unsigned</em> <dfn class="local col1 decl" id="261TmpReg" title='TmpReg' data-type='unsigned int' data-ref="261TmpReg">TmpReg</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>);</td></tr>
<tr><th id="1228">1228</th><td>        BuildMI(*MBB, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;V_MOV_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B32_e32</span>), TmpReg)</td></tr>
<tr><th id="1229">1229</th><td>          .addImm(Offset);</td></tr>
<tr><th id="1230">1230</th><td>        <a class="local col6 ref" href="#246FIOp" title='FIOp' data-ref="246FIOp">FIOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb">ChangeToRegister</a>(<a class="local col1 ref" href="#261TmpReg" title='TmpReg' data-ref="261TmpReg">TmpReg</a>, <b>false</b>, <b>false</b>, <b>true</b>);</td></tr>
<tr><th id="1231">1231</th><td>      }</td></tr>
<tr><th id="1232">1232</th><td>    }</td></tr>
<tr><th id="1233">1233</th><td>  }</td></tr>
<tr><th id="1234">1234</th><td>}</td></tr>
<tr><th id="1235">1235</th><td></td></tr>
<tr><th id="1236">1236</th><td><a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo13getRegAsmNameEj" title='llvm::SIRegisterInfo::getRegAsmName' data-ref="_ZNK4llvm14SIRegisterInfo13getRegAsmNameEj">getRegAsmName</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="262Reg" title='Reg' data-type='unsigned int' data-ref="262Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="1237">1237</th><td>  <u>#define <dfn class="macro" id="_M/AMDGPU_REG_ASM_NAMES" data-ref="_M/AMDGPU_REG_ASM_NAMES">AMDGPU_REG_ASM_NAMES</dfn></u></td></tr>
<tr><th id="1238">1238</th><td>  <u>#include <a href="AMDGPURegAsmNames.inc.cpp.html">"AMDGPURegAsmNames.inc.cpp"</a></u></td></tr>
<tr><th id="1239">1239</th><td></td></tr>
<tr><th id="1240">1240</th><td>  <u>#define <dfn class="macro" id="_M/REG_RANGE" data-ref="_M/REG_RANGE">REG_RANGE</dfn>(BeginReg, EndReg, RegTable)            \</u></td></tr>
<tr><th id="1241">1241</th><td><u>    if (Reg &gt;= BeginReg &amp;&amp; Reg &lt;= EndReg) {                \</u></td></tr>
<tr><th id="1242">1242</th><td><u>      unsigned <dfn class="local col3 decl" id="263Index" title='Index' data-type='unsigned int' data-ref="263Index"><dfn class="local col5 decl" id="265Index" title='Index' data-type='unsigned int' data-ref="265Index"><dfn class="local col7 decl" id="267Index" title='Index' data-type='unsigned int' data-ref="267Index"><dfn class="local col9 decl" id="269Index" title='Index' data-type='unsigned int' data-ref="269Index"><dfn class="local col1 decl" id="271Index" title='Index' data-type='unsigned int' data-ref="271Index"><dfn class="local col3 decl" id="273Index" title='Index' data-type='unsigned int' data-ref="273Index"><dfn class="local col5 decl" id="275Index" title='Index' data-type='unsigned int' data-ref="275Index"><dfn class="local col7 decl" id="277Index" title='Index' data-type='unsigned int' data-ref="277Index"><dfn class="local col9 decl" id="279Index" title='Index' data-type='unsigned int' data-ref="279Index"><dfn class="local col1 decl" id="281Index" title='Index' data-type='unsigned int' data-ref="281Index"><dfn class="local col3 decl" id="283Index" title='Index' data-type='unsigned int' data-ref="283Index">Index</dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn> = Reg - BeginReg;                     \</u></td></tr>
<tr><th id="1243">1243</th><td><u>      assert(<a class="local col3 ref" href="#1247" title='Index' data-ref="263Index"><a class="local col5 ref" href="#1248" title='Index' data-ref="265Index"><a class="local col7 ref" href="#1249" title='Index' data-ref="267Index"><a class="local col9 ref" href="#1250" title='Index' data-ref="269Index"><a class="local col1 ref" href="#1251" title='Index' data-ref="271Index"><a class="local col3 ref" href="#1254" title='Index' data-ref="273Index"><a class="local col5 ref" href="#1257" title='Index' data-ref="275Index"><a class="local col7 ref" href="#1261" title='Index' data-ref="277Index"><a class="local col9 ref" href="#1265" title='Index' data-ref="279Index"><a class="local col1 ref" href="#1270" title='Index' data-ref="281Index"><a class="local col3 ref" href="#1274" title='Index' data-ref="283Index">Index</a></a></a></a></a></a></a></a></a></a></a> &lt; <a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm14array_lengthofERAT0__T_" title='llvm::array_lengthof' data-ref="_ZN4llvm14array_lengthofERAT0__T_">array_lengthof</a>(RegTable));            \</u></td></tr>
<tr><th id="1244">1244</th><td><u>      return RegTable[<a class="local col3 ref" href="#1247" title='Index' data-ref="263Index"><a class="local col5 ref" href="#1248" title='Index' data-ref="265Index"><a class="local col7 ref" href="#1249" title='Index' data-ref="267Index"><a class="local col9 ref" href="#1250" title='Index' data-ref="269Index"><a class="local col1 ref" href="#1251" title='Index' data-ref="271Index"><a class="local col3 ref" href="#1254" title='Index' data-ref="273Index"><a class="local col5 ref" href="#1257" title='Index' data-ref="275Index"><a class="local col7 ref" href="#1261" title='Index' data-ref="277Index"><a class="local col9 ref" href="#1265" title='Index' data-ref="279Index"><a class="local col1 ref" href="#1270" title='Index' data-ref="281Index"><a class="local col3 ref" href="#1274" title='Index' data-ref="283Index">Index</a></a></a></a></a></a></a></a></a></a></a>];                              \</u></td></tr>
<tr><th id="1245">1245</th><td><u>    }</u></td></tr>
<tr><th id="1246">1246</th><td></td></tr>
<tr><th id="1247">1247</th><td>  <a class="macro" href="#1240" title="if (Reg &gt;= AMDGPU::VGPR0 &amp;&amp; Reg &lt;= AMDGPU::VGPR255) { unsigned Index = Reg - AMDGPU::VGPR0; (static_cast &lt;bool&gt; (Index &lt; array_lengthof(VGPR32RegNames)) ? void (0) : __assert_fail (&quot;Index &lt; array_lengthof(VGPR32RegNames)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp&quot;, 1247, __extension__ __PRETTY_FUNCTION__)); return VGPR32RegNames[Index]; }" data-ref="_M/REG_RANGE">REG_RANGE</a>(AMDGPU::<span class='error' title="no member named &apos;VGPR0&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR0</span>, AMDGPU::<span class='error' title="no member named &apos;VGPR255&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR255</span>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="local col4 ref" href="AMDGPURegAsmNames.inc.cpp.html#264VGPR32RegNames" title='VGPR32RegNames' data-ref="264VGPR32RegNames">VGPR32RegNames</a>);</td></tr>
<tr><th id="1248">1248</th><td>  <a class="macro" href="#1240" title="if (Reg &gt;= AMDGPU::SGPR0 &amp;&amp; Reg &lt;= AMDGPU::SGPR105) { unsigned Index = Reg - AMDGPU::SGPR0; (static_cast &lt;bool&gt; (Index &lt; array_lengthof(SGPR32RegNames)) ? void (0) : __assert_fail (&quot;Index &lt; array_lengthof(SGPR32RegNames)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp&quot;, 1248, __extension__ __PRETTY_FUNCTION__)); return SGPR32RegNames[Index]; }" data-ref="_M/REG_RANGE">REG_RANGE</a>(AMDGPU::<span class='error' title="no member named &apos;SGPR0&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR0</span>, AMDGPU::<span class='error' title="no member named &apos;SGPR105&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR105</span>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="local col6 ref" href="AMDGPURegAsmNames.inc.cpp.html#266SGPR32RegNames" title='SGPR32RegNames' data-ref="266SGPR32RegNames">SGPR32RegNames</a>);</td></tr>
<tr><th id="1249">1249</th><td>  <a class="macro" href="#1240" title="if (Reg &gt;= AMDGPU::VGPR0_VGPR1 &amp;&amp; Reg &lt;= AMDGPU::VGPR254_VGPR255) { unsigned Index = Reg - AMDGPU::VGPR0_VGPR1; (static_cast &lt;bool&gt; (Index &lt; array_lengthof(VGPR64RegNames)) ? void (0) : __assert_fail (&quot;Index &lt; array_lengthof(VGPR64RegNames)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp&quot;, 1249, __extension__ __PRETTY_FUNCTION__)); return VGPR64RegNames[Index]; }" data-ref="_M/REG_RANGE">REG_RANGE</a>(AMDGPU::<span class='error' title="no member named &apos;VGPR0_VGPR1&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR0_VGPR1</span>, AMDGPU::<span class='error' title="no member named &apos;VGPR254_VGPR255&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR254_VGPR255</span>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="local col8 ref" href="AMDGPURegAsmNames.inc.cpp.html#268VGPR64RegNames" title='VGPR64RegNames' data-ref="268VGPR64RegNames">VGPR64RegNames</a>);</td></tr>
<tr><th id="1250">1250</th><td>  <a class="macro" href="#1240" title="if (Reg &gt;= AMDGPU::SGPR0_SGPR1 &amp;&amp; Reg &lt;= AMDGPU::SGPR104_SGPR105) { unsigned Index = Reg - AMDGPU::SGPR0_SGPR1; (static_cast &lt;bool&gt; (Index &lt; array_lengthof(SGPR64RegNames)) ? void (0) : __assert_fail (&quot;Index &lt; array_lengthof(SGPR64RegNames)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp&quot;, 1250, __extension__ __PRETTY_FUNCTION__)); return SGPR64RegNames[Index]; }" data-ref="_M/REG_RANGE">REG_RANGE</a>(AMDGPU::<span class='error' title="no member named &apos;SGPR0_SGPR1&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR0_SGPR1</span>, AMDGPU::<span class='error' title="no member named &apos;SGPR104_SGPR105&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR104_SGPR105</span>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="local col0 ref" href="AMDGPURegAsmNames.inc.cpp.html#270SGPR64RegNames" title='SGPR64RegNames' data-ref="270SGPR64RegNames">SGPR64RegNames</a>);</td></tr>
<tr><th id="1251">1251</th><td>  <a class="macro" href="#1240" title="if (Reg &gt;= AMDGPU::VGPR0_VGPR1_VGPR2 &amp;&amp; Reg &lt;= AMDGPU::VGPR253_VGPR254_VGPR255) { unsigned Index = Reg - AMDGPU::VGPR0_VGPR1_VGPR2; (static_cast &lt;bool&gt; (Index &lt; array_lengthof(VGPR96RegNames)) ? void (0) : __assert_fail (&quot;Index &lt; array_lengthof( VGPR96RegNames)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp&quot;, 1252, __extension__ __PRETTY_FUNCTION__)); return VGPR96RegNames[Index]; }" data-ref="_M/REG_RANGE">REG_RANGE</a>(AMDGPU::<span class='error' title="no member named &apos;VGPR0_VGPR1_VGPR2&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR0_VGPR1_VGPR2</span>, AMDGPU::<span class='error' title="no member named &apos;VGPR253_VGPR254_VGPR255&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR253_VGPR254_VGPR255</span>,</td></tr>
<tr><th id="1252">1252</th><td>            <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="local col2 ref" href="AMDGPURegAsmNames.inc.cpp.html#272VGPR96RegNames" title='VGPR96RegNames' data-ref="272VGPR96RegNames">VGPR96RegNames</a>);</td></tr>
<tr><th id="1253">1253</th><td></td></tr>
<tr><th id="1254">1254</th><td>  <a class="macro" href="#1240" title="if (Reg &gt;= AMDGPU::VGPR0_VGPR1_VGPR2_VGPR3 &amp;&amp; Reg &lt;= AMDGPU::VGPR252_VGPR253_VGPR254_VGPR255) { unsigned Index = Reg - AMDGPU::VGPR0_VGPR1_VGPR2_VGPR3; (static_cast &lt;bool&gt; (Index &lt; array_lengthof(VGPR128RegNames)) ? void (0) : __assert_fail (&quot;Index &lt; array_lengthof( VGPR128RegNames)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp&quot;, 1256, __extension__ __PRETTY_FUNCTION__)); return VGPR128RegNames[Index]; }" data-ref="_M/REG_RANGE">REG_RANGE</a>(AMDGPU::<span class='error' title="no member named &apos;VGPR0_VGPR1_VGPR2_VGPR3&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR0_VGPR1_VGPR2_VGPR3</span>,</td></tr>
<tr><th id="1255">1255</th><td>            AMDGPU::<span class='error' title="no member named &apos;VGPR252_VGPR253_VGPR254_VGPR255&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR252_VGPR253_VGPR254_VGPR255</span>,</td></tr>
<tr><th id="1256">1256</th><td>            <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="local col4 ref" href="AMDGPURegAsmNames.inc.cpp.html#274VGPR128RegNames" title='VGPR128RegNames' data-ref="274VGPR128RegNames">VGPR128RegNames</a>);</td></tr>
<tr><th id="1257">1257</th><td>  <a class="macro" href="#1240" title="if (Reg &gt;= AMDGPU::SGPR0_SGPR1_SGPR2_SGPR3 &amp;&amp; Reg &lt;= AMDGPU::SGPR100_SGPR101_SGPR102_SGPR103) { unsigned Index = Reg - AMDGPU::SGPR0_SGPR1_SGPR2_SGPR3; (static_cast &lt;bool&gt; (Index &lt; array_lengthof(SGPR128RegNames)) ? void (0) : __assert_fail (&quot;Index &lt; array_lengthof( SGPR128RegNames)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp&quot;, 1259, __extension__ __PRETTY_FUNCTION__)); return SGPR128RegNames[Index]; }" data-ref="_M/REG_RANGE">REG_RANGE</a>(AMDGPU::<span class='error' title="no member named &apos;SGPR0_SGPR1_SGPR2_SGPR3&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR0_SGPR1_SGPR2_SGPR3</span>,</td></tr>
<tr><th id="1258">1258</th><td>            AMDGPU::<span class='error' title="no member named &apos;SGPR100_SGPR101_SGPR102_SGPR103&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR100_SGPR101_SGPR102_SGPR103</span>,</td></tr>
<tr><th id="1259">1259</th><td>            <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="local col6 ref" href="AMDGPURegAsmNames.inc.cpp.html#276SGPR128RegNames" title='SGPR128RegNames' data-ref="276SGPR128RegNames">SGPR128RegNames</a>);</td></tr>
<tr><th id="1260">1260</th><td></td></tr>
<tr><th id="1261">1261</th><td>  <a class="macro" href="#1240" title="if (Reg &gt;= AMDGPU::VGPR0_VGPR1_VGPR2_VGPR3_VGPR4_VGPR5_VGPR6_VGPR7 &amp;&amp; Reg &lt;= AMDGPU::VGPR248_VGPR249_VGPR250_VGPR251_VGPR252_VGPR253_VGPR254_VGPR255) { unsigned Index = Reg - AMDGPU::VGPR0_VGPR1_VGPR2_VGPR3_VGPR4_VGPR5_VGPR6_VGPR7; (static_cast &lt;bool&gt; (Index &lt; array_lengthof(VGPR256RegNames)) ? void (0) : __assert_fail (&quot;Index &lt; array_lengthof( VGPR256RegNames)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp&quot;, 1263, __extension__ __PRETTY_FUNCTION__)); return VGPR256RegNames[Index]; }" data-ref="_M/REG_RANGE">REG_RANGE</a>(AMDGPU::<span class='error' title="no member named &apos;VGPR0_VGPR1_VGPR2_VGPR3_VGPR4_VGPR5_VGPR6_VGPR7&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR0_VGPR1_VGPR2_VGPR3_VGPR4_VGPR5_VGPR6_VGPR7</span>,</td></tr>
<tr><th id="1262">1262</th><td>            AMDGPU::<span class='error' title="no member named &apos;VGPR248_VGPR249_VGPR250_VGPR251_VGPR252_VGPR253_VGPR254_VGPR255&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR248_VGPR249_VGPR250_VGPR251_VGPR252_VGPR253_VGPR254_VGPR255</span>,</td></tr>
<tr><th id="1263">1263</th><td>            <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="local col8 ref" href="AMDGPURegAsmNames.inc.cpp.html#278VGPR256RegNames" title='VGPR256RegNames' data-ref="278VGPR256RegNames">VGPR256RegNames</a>);</td></tr>
<tr><th id="1264">1264</th><td></td></tr>
<tr><th id="1265">1265</th><td>  <a class="macro" href="#1240" title="if (Reg &gt;= AMDGPU::VGPR0_VGPR1_VGPR2_VGPR3_VGPR4_VGPR5_VGPR6_VGPR7_VGPR8_VGPR9_VGPR10_VGPR11_VGPR12_VGPR13_VGPR14_VGPR15 &amp;&amp; Reg &lt;= AMDGPU::VGPR240_VGPR241_VGPR242_VGPR243_VGPR244_VGPR245_VGPR246_VGPR247_VGPR248_VGPR249_VGPR250_VGPR251_VGPR252_VGPR253_VGPR254_VGPR255) { unsigned Index = Reg - AMDGPU::VGPR0_VGPR1_VGPR2_VGPR3_VGPR4_VGPR5_VGPR6_VGPR7_VGPR8_VGPR9_VGPR10_VGPR11_VGPR12_VGPR13_VGPR14_VGPR15; (static_cast &lt;bool&gt; (Index &lt; array_lengthof(VGPR512RegNames)) ? void (0) : __assert_fail (&quot;Index &lt; array_lengthof( VGPR512RegNames)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp&quot;, 1268, __extension__ __PRETTY_FUNCTION__)); return VGPR512RegNames[Index]; }" data-ref="_M/REG_RANGE">REG_RANGE</a>(</td></tr>
<tr><th id="1266">1266</th><td>    AMDGPU::<span class='error' title="no member named &apos;VGPR0_VGPR1_VGPR2_VGPR3_VGPR4_VGPR5_VGPR6_VGPR7_VGPR8_VGPR9_VGPR10_VGPR11_VGPR12_VGPR13_VGPR14_VGPR15&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR0_VGPR1_VGPR2_VGPR3_VGPR4_VGPR5_VGPR6_VGPR7_VGPR8_VGPR9_VGPR10_VGPR11_VGPR12_VGPR13_VGPR14_VGPR15</span>,</td></tr>
<tr><th id="1267">1267</th><td>    AMDGPU::<span class='error' title="no member named &apos;VGPR240_VGPR241_VGPR242_VGPR243_VGPR244_VGPR245_VGPR246_VGPR247_VGPR248_VGPR249_VGPR250_VGPR251_VGPR252_VGPR253_VGPR254_VGPR255&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR240_VGPR241_VGPR242_VGPR243_VGPR244_VGPR245_VGPR246_VGPR247_VGPR248_VGPR249_VGPR250_VGPR251_VGPR252_VGPR253_VGPR254_VGPR255</span>,</td></tr>
<tr><th id="1268">1268</th><td>    <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="local col0 ref" href="AMDGPURegAsmNames.inc.cpp.html#280VGPR512RegNames" title='VGPR512RegNames' data-ref="280VGPR512RegNames">VGPR512RegNames</a>);</td></tr>
<tr><th id="1269">1269</th><td></td></tr>
<tr><th id="1270">1270</th><td>  <a class="macro" href="#1240" title="if (Reg &gt;= AMDGPU::SGPR0_SGPR1_SGPR2_SGPR3_SGPR4_SGPR5_SGPR6_SGPR7 &amp;&amp; Reg &lt;= AMDGPU::SGPR96_SGPR97_SGPR98_SGPR99_SGPR100_SGPR101_SGPR102_SGPR103) { unsigned Index = Reg - AMDGPU::SGPR0_SGPR1_SGPR2_SGPR3_SGPR4_SGPR5_SGPR6_SGPR7; (static_cast &lt;bool&gt; (Index &lt; array_lengthof(SGPR256RegNames)) ? void (0) : __assert_fail (&quot;Index &lt; array_lengthof( SGPR256RegNames)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp&quot;, 1272, __extension__ __PRETTY_FUNCTION__)); return SGPR256RegNames[Index]; }" data-ref="_M/REG_RANGE">REG_RANGE</a>(AMDGPU::<span class='error' title="no member named &apos;SGPR0_SGPR1_SGPR2_SGPR3_SGPR4_SGPR5_SGPR6_SGPR7&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR0_SGPR1_SGPR2_SGPR3_SGPR4_SGPR5_SGPR6_SGPR7</span>,</td></tr>
<tr><th id="1271">1271</th><td>            AMDGPU::<span class='error' title="no member named &apos;SGPR96_SGPR97_SGPR98_SGPR99_SGPR100_SGPR101_SGPR102_SGPR103&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR96_SGPR97_SGPR98_SGPR99_SGPR100_SGPR101_SGPR102_SGPR103</span>,</td></tr>
<tr><th id="1272">1272</th><td>            <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="local col2 ref" href="AMDGPURegAsmNames.inc.cpp.html#282SGPR256RegNames" title='SGPR256RegNames' data-ref="282SGPR256RegNames">SGPR256RegNames</a>);</td></tr>
<tr><th id="1273">1273</th><td></td></tr>
<tr><th id="1274">1274</th><td>  <a class="macro" href="#1240" title="if (Reg &gt;= AMDGPU::SGPR0_SGPR1_SGPR2_SGPR3_SGPR4_SGPR5_SGPR6_SGPR7_SGPR8_SGPR9_SGPR10_SGPR11_SGPR12_SGPR13_SGPR14_SGPR15 &amp;&amp; Reg &lt;= AMDGPU::SGPR88_SGPR89_SGPR90_SGPR91_SGPR92_SGPR93_SGPR94_SGPR95_SGPR96_SGPR97_SGPR98_SGPR99_SGPR100_SGPR101_SGPR102_SGPR103) { unsigned Index = Reg - AMDGPU::SGPR0_SGPR1_SGPR2_SGPR3_SGPR4_SGPR5_SGPR6_SGPR7_SGPR8_SGPR9_SGPR10_SGPR11_SGPR12_SGPR13_SGPR14_SGPR15; (static_cast &lt;bool&gt; (Index &lt; array_lengthof(SGPR512RegNames)) ? void (0) : __assert_fail (&quot;Index &lt; array_lengthof( SGPR512RegNames)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp&quot;, 1278, __extension__ __PRETTY_FUNCTION__)); return SGPR512RegNames[Index]; }" data-ref="_M/REG_RANGE">REG_RANGE</a>(</td></tr>
<tr><th id="1275">1275</th><td>    AMDGPU::<span class='error' title="no member named &apos;SGPR0_SGPR1_SGPR2_SGPR3_SGPR4_SGPR5_SGPR6_SGPR7_SGPR8_SGPR9_SGPR10_SGPR11_SGPR12_SGPR13_SGPR14_SGPR15&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR0_SGPR1_SGPR2_SGPR3_SGPR4_SGPR5_SGPR6_SGPR7_SGPR8_SGPR9_SGPR10_SGPR11_SGPR12_SGPR13_SGPR14_SGPR15</span>,</td></tr>
<tr><th id="1276">1276</th><td>    AMDGPU::<span class='error' title="no member named &apos;SGPR88_SGPR89_SGPR90_SGPR91_SGPR92_SGPR93_SGPR94_SGPR95_SGPR96_SGPR97_SGPR98_SGPR99_SGPR100_SGPR101_SGPR102_SGPR103&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR88_SGPR89_SGPR90_SGPR91_SGPR92_SGPR93_SGPR94_SGPR95_SGPR96_SGPR97_SGPR98_SGPR99_SGPR100_SGPR101_SGPR102_SGPR103</span>,</td></tr>
<tr><th id="1277">1277</th><td>    <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="local col4 ref" href="AMDGPURegAsmNames.inc.cpp.html#284SGPR512RegNames" title='SGPR512RegNames' data-ref="284SGPR512RegNames">SGPR512RegNames</a></td></tr>
<tr><th id="1278">1278</th><td>  );</td></tr>
<tr><th id="1279">1279</th><td></td></tr>
<tr><th id="1280">1280</th><td><u>#undef <a class="macro" href="#1240" data-ref="_M/REG_RANGE">REG_RANGE</a></u></td></tr>
<tr><th id="1281">1281</th><td></td></tr>
<tr><th id="1282">1282</th><td>  <i>// FIXME: Rename flat_scr so we don't need to special case this.</i></td></tr>
<tr><th id="1283">1283</th><td>  <b>switch</b> (<a class="local col2 ref" href="#262Reg" title='Reg' data-ref="262Reg">Reg</a>) {</td></tr>
<tr><th id="1284">1284</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;FLAT_SCR&apos; in namespace &apos;llvm::AMDGPU&apos;">FLAT_SCR</span>:</td></tr>
<tr><th id="1285">1285</th><td>    <b>return</b> <q>"flat_scratch"</q>;</td></tr>
<tr><th id="1286">1286</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;FLAT_SCR_LO&apos; in namespace &apos;llvm::AMDGPU&apos;">FLAT_SCR_LO</span>:</td></tr>
<tr><th id="1287">1287</th><td>    <b>return</b> <q>"flat_scratch_lo"</q>;</td></tr>
<tr><th id="1288">1288</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;FLAT_SCR_HI&apos; in namespace &apos;llvm::AMDGPU&apos;">FLAT_SCR_HI</span>:</td></tr>
<tr><th id="1289">1289</th><td>    <b>return</b> <q>"flat_scratch_hi"</q>;</td></tr>
<tr><th id="1290">1290</th><td>  <b>default</b>:</td></tr>
<tr><th id="1291">1291</th><td>    <i>// For the special named registers the default is fine.</i></td></tr>
<tr><th id="1292">1292</th><td>    <b>return</b> TargetRegisterInfo::<span class='error' title="call to non-static member function without an object argument">getRegAsmName</span>(Reg);</td></tr>
<tr><th id="1293">1293</th><td>  }</td></tr>
<tr><th id="1294">1294</th><td>}</td></tr>
<tr><th id="1295">1295</th><td></td></tr>
<tr><th id="1296">1296</th><td><i>// FIXME: This is very slow. It might be worth creating a map from physreg to</i></td></tr>
<tr><th id="1297">1297</th><td><i>// register class.</i></td></tr>
<tr><th id="1298">1298</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo15getPhysRegClassEj" title='llvm::SIRegisterInfo::getPhysRegClass' data-ref="_ZNK4llvm14SIRegisterInfo15getPhysRegClassEj">getPhysRegClass</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="285Reg" title='Reg' data-type='unsigned int' data-ref="285Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="1299">1299</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!TargetRegisterInfo::isVirtualRegister(Reg)) ? void (0) : __assert_fail (&quot;!TargetRegisterInfo::isVirtualRegister(Reg)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp&quot;, 1299, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col5 ref" href="#285Reg" title='Reg' data-ref="285Reg">Reg</a>));</td></tr>
<tr><th id="1300">1300</th><td></td></tr>
<tr><th id="1301">1301</th><td>  <em>static</em> <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<em>const</em> <dfn class="local col6 decl" id="286BaseClasses" title='BaseClasses' data-type='const llvm::TargetRegisterClass *const []' data-ref="286BaseClasses">BaseClasses</dfn>[] = {</td></tr>
<tr><th id="1302">1302</th><td>    &amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>,</td></tr>
<tr><th id="1303">1303</th><td>    &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32RegClass</span>,</td></tr>
<tr><th id="1304">1304</th><td>    &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_64RegClass</span>,</td></tr>
<tr><th id="1305">1305</th><td>    &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>,</td></tr>
<tr><th id="1306">1306</th><td>    &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_96RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_96RegClass</span>,</td></tr>
<tr><th id="1307">1307</th><td>    &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_96RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_96RegClass</span>,</td></tr>
<tr><th id="1308">1308</th><td>    &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_128RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_128RegClass</span>,</td></tr>
<tr><th id="1309">1309</th><td>    &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_128RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_128RegClass</span>,</td></tr>
<tr><th id="1310">1310</th><td>    &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_160RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_160RegClass</span>,</td></tr>
<tr><th id="1311">1311</th><td>    &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_160RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_160RegClass</span>,</td></tr>
<tr><th id="1312">1312</th><td>    &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_256RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_256RegClass</span>,</td></tr>
<tr><th id="1313">1313</th><td>    &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_256RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_256RegClass</span>,</td></tr>
<tr><th id="1314">1314</th><td>    &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_512RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_512RegClass</span>,</td></tr>
<tr><th id="1315">1315</th><td>    &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_512RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_512RegClass</span>,</td></tr>
<tr><th id="1316">1316</th><td>    &amp;AMDGPU::<span class='error' title="no member named &apos;SCC_CLASSRegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SCC_CLASSRegClass</span>,</td></tr>
<tr><th id="1317">1317</th><td>    &amp;AMDGPU::<span class='error' title="no member named &apos;Pseudo_SReg_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">Pseudo_SReg_32RegClass</span>,</td></tr>
<tr><th id="1318">1318</th><td>    &amp;AMDGPU::<span class='error' title="no member named &apos;Pseudo_SReg_128RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">Pseudo_SReg_128RegClass</span>,</td></tr>
<tr><th id="1319">1319</th><td>  };</td></tr>
<tr><th id="1320">1320</th><td></td></tr>
<tr><th id="1321">1321</th><td>  <b>for</b> (<em>const</em> TargetRegisterClass *BaseClass : <span class='error' title="cannot use incomplete type &apos;const llvm::TargetRegisterClass *const []&apos; as a range">BaseClasses</span>) {</td></tr>
<tr><th id="1322">1322</th><td>    <b>if</b> (BaseClass-&gt;contains(Reg)) {</td></tr>
<tr><th id="1323">1323</th><td>      <b>return</b> BaseClass;</td></tr>
<tr><th id="1324">1324</th><td>    }</td></tr>
<tr><th id="1325">1325</th><td>  }</td></tr>
<tr><th id="1326">1326</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1327">1327</th><td>}</td></tr>
<tr><th id="1328">1328</th><td></td></tr>
<tr><th id="1329">1329</th><td><i>// TODO: It might be helpful to have some target specific flags in</i></td></tr>
<tr><th id="1330">1330</th><td><i>// TargetRegisterClass to mark which classes are VGPRs to make this trivial.</i></td></tr>
<tr><th id="1331">1331</th><td><em>bool</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasVGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE">hasVGPRs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="287RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="287RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="1332">1332</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="288Size" title='Size' data-type='unsigned int' data-ref="288Size">Size</dfn> = <span class='error' title="use of undeclared identifier &apos;getRegSizeInBits&apos;">getRegSizeInBits</span>(*RC);</td></tr>
<tr><th id="1333">1333</th><td>  <b>if</b> (<a class="local col8 ref" href="#288Size" title='Size' data-ref="288Size">Size</a> &lt; <var>32</var>)</td></tr>
<tr><th id="1334">1334</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1335">1335</th><td>  <b>switch</b> (<a class="local col8 ref" href="#288Size" title='Size' data-ref="288Size">Size</a>) {</td></tr>
<tr><th id="1336">1336</th><td>  <b>case</b> <var>32</var>:</td></tr>
<tr><th id="1337">1337</th><td>    <b>return</b> getCommonSubClass(&amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>, RC) != <b>nullptr</b>;</td></tr>
<tr><th id="1338">1338</th><td>  <b>case</b> <var>64</var>:</td></tr>
<tr><th id="1339">1339</th><td>    <b>return</b> getCommonSubClass(&amp;AMDGPU::<span class='error' title="no member named &apos;VReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_64RegClass</span>, RC) != <b>nullptr</b>;</td></tr>
<tr><th id="1340">1340</th><td>  <b>case</b> <var>96</var>:</td></tr>
<tr><th id="1341">1341</th><td>    <b>return</b> getCommonSubClass(&amp;AMDGPU::<span class='error' title="no member named &apos;VReg_96RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_96RegClass</span>, RC) != <b>nullptr</b>;</td></tr>
<tr><th id="1342">1342</th><td>  <b>case</b> <var>128</var>:</td></tr>
<tr><th id="1343">1343</th><td>    <b>return</b> getCommonSubClass(&amp;AMDGPU::<span class='error' title="no member named &apos;VReg_128RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_128RegClass</span>, RC) != <b>nullptr</b>;</td></tr>
<tr><th id="1344">1344</th><td>  <b>case</b> <var>160</var>:</td></tr>
<tr><th id="1345">1345</th><td>    <b>return</b> getCommonSubClass(&amp;AMDGPU::<span class='error' title="no member named &apos;VReg_160RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_160RegClass</span>, RC) != <b>nullptr</b>;</td></tr>
<tr><th id="1346">1346</th><td>  <b>case</b> <var>256</var>:</td></tr>
<tr><th id="1347">1347</th><td>    <b>return</b> getCommonSubClass(&amp;AMDGPU::<span class='error' title="no member named &apos;VReg_256RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_256RegClass</span>, RC) != <b>nullptr</b>;</td></tr>
<tr><th id="1348">1348</th><td>  <b>case</b> <var>512</var>:</td></tr>
<tr><th id="1349">1349</th><td>    <b>return</b> getCommonSubClass(&amp;AMDGPU::<span class='error' title="no member named &apos;VReg_512RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_512RegClass</span>, RC) != <b>nullptr</b>;</td></tr>
<tr><th id="1350">1350</th><td>  <b>default</b>:</td></tr>
<tr><th id="1351">1351</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Invalid register class size&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp&quot;, 1351)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid register class size"</q>);</td></tr>
<tr><th id="1352">1352</th><td>  }</td></tr>
<tr><th id="1353">1353</th><td>}</td></tr>
<tr><th id="1354">1354</th><td></td></tr>
<tr><th id="1355">1355</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::getEquivalentVGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE">getEquivalentVGPRClass</dfn>(</td></tr>
<tr><th id="1356">1356</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="289SRC" title='SRC' data-type='const llvm::TargetRegisterClass *' data-ref="289SRC">SRC</dfn>) <em>const</em> {</td></tr>
<tr><th id="1357">1357</th><td>  <b>switch</b> (<span class='error' title="use of undeclared identifier &apos;getRegSizeInBits&apos;">getRegSizeInBits</span>(*SRC)) {</td></tr>
<tr><th id="1358">1358</th><td>  <b>case</b> <var>32</var>:</td></tr>
<tr><th id="1359">1359</th><td>    <b>return</b> &amp;AMDGPU::VGPR_32RegClass;</td></tr>
<tr><th id="1360">1360</th><td>  <b>case</b> <var>64</var>:</td></tr>
<tr><th id="1361">1361</th><td>    <b>return</b> &amp;AMDGPU::VReg_64RegClass;</td></tr>
<tr><th id="1362">1362</th><td>  <b>case</b> <var>96</var>:</td></tr>
<tr><th id="1363">1363</th><td>    <b>return</b> &amp;AMDGPU::VReg_96RegClass;</td></tr>
<tr><th id="1364">1364</th><td>  <b>case</b> <var>128</var>:</td></tr>
<tr><th id="1365">1365</th><td>    <b>return</b> &amp;AMDGPU::VReg_128RegClass;</td></tr>
<tr><th id="1366">1366</th><td>  <b>case</b> <var>160</var>:</td></tr>
<tr><th id="1367">1367</th><td>    <b>return</b> &amp;AMDGPU::VReg_160RegClass;</td></tr>
<tr><th id="1368">1368</th><td>  <b>case</b> <var>256</var>:</td></tr>
<tr><th id="1369">1369</th><td>    <b>return</b> &amp;AMDGPU::VReg_256RegClass;</td></tr>
<tr><th id="1370">1370</th><td>  <b>case</b> <var>512</var>:</td></tr>
<tr><th id="1371">1371</th><td>    <b>return</b> &amp;AMDGPU::VReg_512RegClass;</td></tr>
<tr><th id="1372">1372</th><td>  <b>default</b>:</td></tr>
<tr><th id="1373">1373</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Invalid register class size&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp&quot;, 1373)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid register class size"</q>);</td></tr>
<tr><th id="1374">1374</th><td>  }</td></tr>
<tr><th id="1375">1375</th><td>}</td></tr>
<tr><th id="1376">1376</th><td></td></tr>
<tr><th id="1377">1377</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo22getEquivalentSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::getEquivalentSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo22getEquivalentSGPRClassEPKNS_19TargetRegisterClassE">getEquivalentSGPRClass</dfn>(</td></tr>
<tr><th id="1378">1378</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="290VRC" title='VRC' data-type='const llvm::TargetRegisterClass *' data-ref="290VRC">VRC</dfn>) <em>const</em> {</td></tr>
<tr><th id="1379">1379</th><td>  <b>switch</b> (<span class='error' title="use of undeclared identifier &apos;getRegSizeInBits&apos;">getRegSizeInBits</span>(*VRC)) {</td></tr>
<tr><th id="1380">1380</th><td>  <b>case</b> <var>32</var>:</td></tr>
<tr><th id="1381">1381</th><td>    <b>return</b> &amp;AMDGPU::SGPR_32RegClass;</td></tr>
<tr><th id="1382">1382</th><td>  <b>case</b> <var>64</var>:</td></tr>
<tr><th id="1383">1383</th><td>    <b>return</b> &amp;AMDGPU::SReg_64RegClass;</td></tr>
<tr><th id="1384">1384</th><td>  <b>case</b> <var>96</var>:</td></tr>
<tr><th id="1385">1385</th><td>    <b>return</b> &amp;AMDGPU::SReg_96RegClass;</td></tr>
<tr><th id="1386">1386</th><td>  <b>case</b> <var>128</var>:</td></tr>
<tr><th id="1387">1387</th><td>    <b>return</b> &amp;AMDGPU::SReg_128RegClass;</td></tr>
<tr><th id="1388">1388</th><td>  <b>case</b> <var>160</var>:</td></tr>
<tr><th id="1389">1389</th><td>    <b>return</b> &amp;AMDGPU::SReg_160RegClass;</td></tr>
<tr><th id="1390">1390</th><td>  <b>case</b> <var>256</var>:</td></tr>
<tr><th id="1391">1391</th><td>    <b>return</b> &amp;AMDGPU::SReg_256RegClass;</td></tr>
<tr><th id="1392">1392</th><td>  <b>case</b> <var>512</var>:</td></tr>
<tr><th id="1393">1393</th><td>    <b>return</b> &amp;AMDGPU::SReg_512RegClass;</td></tr>
<tr><th id="1394">1394</th><td>  <b>default</b>:</td></tr>
<tr><th id="1395">1395</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Invalid register class size&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp&quot;, 1395)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid register class size"</q>);</td></tr>
<tr><th id="1396">1396</th><td>  }</td></tr>
<tr><th id="1397">1397</th><td>}</td></tr>
<tr><th id="1398">1398</th><td></td></tr>
<tr><th id="1399">1399</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj" title='llvm::SIRegisterInfo::getSubRegClass' data-ref="_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj">getSubRegClass</dfn>(</td></tr>
<tr><th id="1400">1400</th><td>                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="291RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="291RC">RC</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="292SubIdx" title='SubIdx' data-type='unsigned int' data-ref="292SubIdx">SubIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="1401">1401</th><td>  <b>if</b> (SubIdx == AMDGPU::<span class='error' title="no member named &apos;NoSubRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoSubRegister</span>)</td></tr>
<tr><th id="1402">1402</th><td>    <b>return</b> <a class="local col1 ref" href="#291RC" title='RC' data-ref="291RC">RC</a>;</td></tr>
<tr><th id="1403">1403</th><td></td></tr>
<tr><th id="1404">1404</th><td>  <i>// We can assume that each lane corresponds to one 32-bit register.</i></td></tr>
<tr><th id="1405">1405</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="293Count" title='Count' data-type='unsigned int' data-ref="293Count">Count</dfn> = <span class='error' title="use of undeclared identifier &apos;getSubRegIndexLaneMask&apos;">getSubRegIndexLaneMask</span>(SubIdx).getNumLanes();</td></tr>
<tr><th id="1406">1406</th><td>  <b>if</b> (<a class="member" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col1 ref" href="#291RC" title='RC' data-ref="291RC">RC</a>)) {</td></tr>
<tr><th id="1407">1407</th><td>    <b>switch</b> (<a class="local col3 ref" href="#293Count" title='Count' data-ref="293Count">Count</a>) {</td></tr>
<tr><th id="1408">1408</th><td>    <b>case</b> <var>1</var>:</td></tr>
<tr><th id="1409">1409</th><td>      <b>return</b> &amp;AMDGPU::<span class='error' title="no member named &apos;SGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_32RegClass</span>;</td></tr>
<tr><th id="1410">1410</th><td>    <b>case</b> <var>2</var>:</td></tr>
<tr><th id="1411">1411</th><td>      <b>return</b> &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>;</td></tr>
<tr><th id="1412">1412</th><td>    <b>case</b> <var>3</var>:</td></tr>
<tr><th id="1413">1413</th><td>      <b>return</b> &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_96RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_96RegClass</span>;</td></tr>
<tr><th id="1414">1414</th><td>    <b>case</b> <var>4</var>:</td></tr>
<tr><th id="1415">1415</th><td>      <b>return</b> &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_128RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_128RegClass</span>;</td></tr>
<tr><th id="1416">1416</th><td>    <b>case</b> <var>5</var>:</td></tr>
<tr><th id="1417">1417</th><td>      <b>return</b> &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_160RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_160RegClass</span>;</td></tr>
<tr><th id="1418">1418</th><td>    <b>case</b> <var>8</var>:</td></tr>
<tr><th id="1419">1419</th><td>      <b>return</b> &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_256RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_256RegClass</span>;</td></tr>
<tr><th id="1420">1420</th><td>    <b>case</b> <var>16</var>: <i>/* fall-through */</i></td></tr>
<tr><th id="1421">1421</th><td>    <b>default</b>:</td></tr>
<tr><th id="1422">1422</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Invalid sub-register class size&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp&quot;, 1422)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid sub-register class size"</q>);</td></tr>
<tr><th id="1423">1423</th><td>    }</td></tr>
<tr><th id="1424">1424</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1425">1425</th><td>    <b>switch</b> (<a class="local col3 ref" href="#293Count" title='Count' data-ref="293Count">Count</a>) {</td></tr>
<tr><th id="1426">1426</th><td>    <b>case</b> <var>1</var>:</td></tr>
<tr><th id="1427">1427</th><td>      <b>return</b> &amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>;</td></tr>
<tr><th id="1428">1428</th><td>    <b>case</b> <var>2</var>:</td></tr>
<tr><th id="1429">1429</th><td>      <b>return</b> &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_64RegClass</span>;</td></tr>
<tr><th id="1430">1430</th><td>    <b>case</b> <var>3</var>:</td></tr>
<tr><th id="1431">1431</th><td>      <b>return</b> &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_96RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_96RegClass</span>;</td></tr>
<tr><th id="1432">1432</th><td>    <b>case</b> <var>4</var>:</td></tr>
<tr><th id="1433">1433</th><td>      <b>return</b> &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_128RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_128RegClass</span>;</td></tr>
<tr><th id="1434">1434</th><td>    <b>case</b> <var>5</var>:</td></tr>
<tr><th id="1435">1435</th><td>      <b>return</b> &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_160RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_160RegClass</span>;</td></tr>
<tr><th id="1436">1436</th><td>    <b>case</b> <var>8</var>:</td></tr>
<tr><th id="1437">1437</th><td>      <b>return</b> &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_256RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_256RegClass</span>;</td></tr>
<tr><th id="1438">1438</th><td>    <b>case</b> <var>16</var>: <i>/* fall-through */</i></td></tr>
<tr><th id="1439">1439</th><td>    <b>default</b>:</td></tr>
<tr><th id="1440">1440</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Invalid sub-register class size&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp&quot;, 1440)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid sub-register class size"</q>);</td></tr>
<tr><th id="1441">1441</th><td>    }</td></tr>
<tr><th id="1442">1442</th><td>  }</td></tr>
<tr><th id="1443">1443</th><td>}</td></tr>
<tr><th id="1444">1444</th><td></td></tr>
<tr><th id="1445">1445</th><td><em>bool</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo20shouldRewriteCopySrcEPKNS_19TargetRegisterClassEjS3_j" title='llvm::SIRegisterInfo::shouldRewriteCopySrc' data-ref="_ZNK4llvm14SIRegisterInfo20shouldRewriteCopySrcEPKNS_19TargetRegisterClassEjS3_j">shouldRewriteCopySrc</dfn>(</td></tr>
<tr><th id="1446">1446</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="294DefRC" title='DefRC' data-type='const llvm::TargetRegisterClass *' data-ref="294DefRC">DefRC</dfn>,</td></tr>
<tr><th id="1447">1447</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="295DefSubReg" title='DefSubReg' data-type='unsigned int' data-ref="295DefSubReg">DefSubReg</dfn>,</td></tr>
<tr><th id="1448">1448</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="296SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="296SrcRC">SrcRC</dfn>,</td></tr>
<tr><th id="1449">1449</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="297SrcSubReg" title='SrcSubReg' data-type='unsigned int' data-ref="297SrcSubReg">SrcSubReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="1450">1450</th><td>  <i>// We want to prefer the smallest register class possible, so we don't want to</i></td></tr>
<tr><th id="1451">1451</th><td><i>  // stop and rewrite on anything that looks like a subregister</i></td></tr>
<tr><th id="1452">1452</th><td><i>  // extract. Operations mostly don't care about the super register class, so we</i></td></tr>
<tr><th id="1453">1453</th><td><i>  // only want to stop on the most basic of copies between the same register</i></td></tr>
<tr><th id="1454">1454</th><td><i>  // class.</i></td></tr>
<tr><th id="1455">1455</th><td><i>  //</i></td></tr>
<tr><th id="1456">1456</th><td><i>  // e.g. if we have something like</i></td></tr>
<tr><th id="1457">1457</th><td><i>  // %0 = ...</i></td></tr>
<tr><th id="1458">1458</th><td><i>  // %1 = ...</i></td></tr>
<tr><th id="1459">1459</th><td><i>  // %2 = REG_SEQUENCE %0, sub0, %1, sub1, %2, sub2</i></td></tr>
<tr><th id="1460">1460</th><td><i>  // %3 = COPY %2, sub0</i></td></tr>
<tr><th id="1461">1461</th><td><i>  //</i></td></tr>
<tr><th id="1462">1462</th><td><i>  // We want to look through the COPY to find:</i></td></tr>
<tr><th id="1463">1463</th><td><i>  //  =&gt; %3 = COPY %0</i></td></tr>
<tr><th id="1464">1464</th><td><i></i></td></tr>
<tr><th id="1465">1465</th><td><i>  // Plain copy.</i></td></tr>
<tr><th id="1466">1466</th><td>  <b>return</b> <span class='error' title="use of undeclared identifier &apos;getCommonSubClass&apos;">getCommonSubClass</span>(DefRC, SrcRC) != <b>nullptr</b>;</td></tr>
<tr><th id="1467">1467</th><td>}</td></tr>
<tr><th id="1468">1468</th><td></td></tr>
<tr><th id="1469">1469</th><td><i class="doc">/// Returns a register that is not used at any point in the function.</i></td></tr>
<tr><th id="1470">1470</th><td><i class="doc">///        If all registers are used, then this function will return</i></td></tr>
<tr><th id="1471">1471</th><td><i class="doc">//         AMDGPU::NoRegister.</i></td></tr>
<tr><th id="1472">1472</th><td><em>unsigned</em></td></tr>
<tr><th id="1473">1473</th><td><a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo18findUnusedRegisterERKNS_19MachineRegisterInfoEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::findUnusedRegister' data-ref="_ZNK4llvm14SIRegisterInfo18findUnusedRegisterERKNS_19MachineRegisterInfoEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE">findUnusedRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="298MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="298MRI">MRI</dfn>,</td></tr>
<tr><th id="1474">1474</th><td>                                   <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="299RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="299RC">RC</dfn>,</td></tr>
<tr><th id="1475">1475</th><td>                                   <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="300MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="300MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="1476">1476</th><td></td></tr>
<tr><th id="1477">1477</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="301Reg" title='Reg' data-type='unsigned int' data-ref="301Reg">Reg</dfn> : *<a class="local col9 ref" href="#299RC" title='RC' data-ref="299RC">RC</a>)</td></tr>
<tr><th id="1478">1478</th><td>    <b>if</b> (<a class="local col8 ref" href="#298MRI" title='MRI' data-ref="298MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13isAllocatableEj" title='llvm::MachineRegisterInfo::isAllocatable' data-ref="_ZNK4llvm19MachineRegisterInfo13isAllocatableEj">isAllocatable</a>(<a class="local col1 ref" href="#301Reg" title='Reg' data-ref="301Reg">Reg</a>) &amp;&amp; !<a class="local col8 ref" href="#298MRI" title='MRI' data-ref="298MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13isPhysRegUsedEj" title='llvm::MachineRegisterInfo::isPhysRegUsed' data-ref="_ZNK4llvm19MachineRegisterInfo13isPhysRegUsedEj">isPhysRegUsed</a>(<a class="local col1 ref" href="#301Reg" title='Reg' data-ref="301Reg">Reg</a>))</td></tr>
<tr><th id="1479">1479</th><td>      <b>return</b> <a class="local col1 ref" href="#301Reg" title='Reg' data-ref="301Reg">Reg</a>;</td></tr>
<tr><th id="1480">1480</th><td>  <b>return</b> AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>;</td></tr>
<tr><th id="1481">1481</th><td>}</td></tr>
<tr><th id="1482">1482</th><td></td></tr>
<tr><th id="1483">1483</th><td><a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t">int16_t</a>&gt; <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo16getRegSplitPartsEPKNS_19TargetRegisterClassEj" title='llvm::SIRegisterInfo::getRegSplitParts' data-ref="_ZNK4llvm14SIRegisterInfo16getRegSplitPartsEPKNS_19TargetRegisterClassEj">getRegSplitParts</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="302RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="302RC">RC</dfn>,</td></tr>
<tr><th id="1484">1484</th><td>                                                   <em>unsigned</em> <dfn class="local col3 decl" id="303EltSize" title='EltSize' data-type='unsigned int' data-ref="303EltSize">EltSize</dfn>) <em>const</em> {</td></tr>
<tr><th id="1485">1485</th><td>  <b>if</b> (<a class="local col3 ref" href="#303EltSize" title='EltSize' data-ref="303EltSize">EltSize</a> == <var>4</var>) {</td></tr>
<tr><th id="1486">1486</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t">int16_t</a> <dfn class="local col4 decl" id="304Sub0_15" title='Sub0_15' data-type='const int16_t []' data-ref="304Sub0_15">Sub0_15</dfn>[] = {</td></tr>
<tr><th id="1487">1487</th><td>      AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>, AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>, AMDGPU::<span class='error' title="no member named &apos;sub2&apos; in namespace &apos;llvm::AMDGPU&apos;">sub2</span>, AMDGPU::<span class='error' title="no member named &apos;sub3&apos; in namespace &apos;llvm::AMDGPU&apos;">sub3</span>,</td></tr>
<tr><th id="1488">1488</th><td>      AMDGPU::<span class='error' title="no member named &apos;sub4&apos; in namespace &apos;llvm::AMDGPU&apos;">sub4</span>, AMDGPU::<span class='error' title="no member named &apos;sub5&apos; in namespace &apos;llvm::AMDGPU&apos;">sub5</span>, AMDGPU::<span class='error' title="no member named &apos;sub6&apos; in namespace &apos;llvm::AMDGPU&apos;">sub6</span>, AMDGPU::<span class='error' title="no member named &apos;sub7&apos; in namespace &apos;llvm::AMDGPU&apos;">sub7</span>,</td></tr>
<tr><th id="1489">1489</th><td>      AMDGPU::<span class='error' title="no member named &apos;sub8&apos; in namespace &apos;llvm::AMDGPU&apos;">sub8</span>, AMDGPU::<span class='error' title="no member named &apos;sub9&apos; in namespace &apos;llvm::AMDGPU&apos;">sub9</span>, AMDGPU::<span class='error' title="no member named &apos;sub10&apos; in namespace &apos;llvm::AMDGPU&apos;">sub10</span>, AMDGPU::<span class='error' title="no member named &apos;sub11&apos; in namespace &apos;llvm::AMDGPU&apos;">sub11</span>,</td></tr>
<tr><th id="1490">1490</th><td>      AMDGPU::<span class='error' title="no member named &apos;sub12&apos; in namespace &apos;llvm::AMDGPU&apos;">sub12</span>, AMDGPU::<span class='error' title="no member named &apos;sub13&apos; in namespace &apos;llvm::AMDGPU&apos;">sub13</span>, AMDGPU::<span class='error' title="no member named &apos;sub14&apos; in namespace &apos;llvm::AMDGPU&apos;">sub14</span>, AMDGPU::<span class='error' title="no member named &apos;sub15&apos; in namespace &apos;llvm::AMDGPU&apos;">sub15</span>,</td></tr>
<tr><th id="1491">1491</th><td>    };</td></tr>
<tr><th id="1492">1492</th><td></td></tr>
<tr><th id="1493">1493</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t">int16_t</a> <dfn class="local col5 decl" id="305Sub0_7" title='Sub0_7' data-type='const int16_t []' data-ref="305Sub0_7">Sub0_7</dfn>[] = {</td></tr>
<tr><th id="1494">1494</th><td>      AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>, AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>, AMDGPU::<span class='error' title="no member named &apos;sub2&apos; in namespace &apos;llvm::AMDGPU&apos;">sub2</span>, AMDGPU::<span class='error' title="no member named &apos;sub3&apos; in namespace &apos;llvm::AMDGPU&apos;">sub3</span>,</td></tr>
<tr><th id="1495">1495</th><td>      AMDGPU::<span class='error' title="no member named &apos;sub4&apos; in namespace &apos;llvm::AMDGPU&apos;">sub4</span>, AMDGPU::<span class='error' title="no member named &apos;sub5&apos; in namespace &apos;llvm::AMDGPU&apos;">sub5</span>, AMDGPU::<span class='error' title="no member named &apos;sub6&apos; in namespace &apos;llvm::AMDGPU&apos;">sub6</span>, AMDGPU::<span class='error' title="no member named &apos;sub7&apos; in namespace &apos;llvm::AMDGPU&apos;">sub7</span>,</td></tr>
<tr><th id="1496">1496</th><td>    };</td></tr>
<tr><th id="1497">1497</th><td></td></tr>
<tr><th id="1498">1498</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t">int16_t</a> <dfn class="local col6 decl" id="306Sub0_4" title='Sub0_4' data-type='const int16_t []' data-ref="306Sub0_4">Sub0_4</dfn>[] = {</td></tr>
<tr><th id="1499">1499</th><td>      AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>, AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>, AMDGPU::<span class='error' title="no member named &apos;sub2&apos; in namespace &apos;llvm::AMDGPU&apos;">sub2</span>, AMDGPU::<span class='error' title="no member named &apos;sub3&apos; in namespace &apos;llvm::AMDGPU&apos;">sub3</span>, AMDGPU::<span class='error' title="no member named &apos;sub4&apos; in namespace &apos;llvm::AMDGPU&apos;">sub4</span>,</td></tr>
<tr><th id="1500">1500</th><td>    };</td></tr>
<tr><th id="1501">1501</th><td></td></tr>
<tr><th id="1502">1502</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t">int16_t</a> <dfn class="local col7 decl" id="307Sub0_3" title='Sub0_3' data-type='const int16_t []' data-ref="307Sub0_3">Sub0_3</dfn>[] = {</td></tr>
<tr><th id="1503">1503</th><td>      AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>, AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>, AMDGPU::<span class='error' title="no member named &apos;sub2&apos; in namespace &apos;llvm::AMDGPU&apos;">sub2</span>, AMDGPU::<span class='error' title="no member named &apos;sub3&apos; in namespace &apos;llvm::AMDGPU&apos;">sub3</span>,</td></tr>
<tr><th id="1504">1504</th><td>    };</td></tr>
<tr><th id="1505">1505</th><td></td></tr>
<tr><th id="1506">1506</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t">int16_t</a> <dfn class="local col8 decl" id="308Sub0_2" title='Sub0_2' data-type='const int16_t []' data-ref="308Sub0_2">Sub0_2</dfn>[] = {</td></tr>
<tr><th id="1507">1507</th><td>      AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>, AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>, AMDGPU::<span class='error' title="no member named &apos;sub2&apos; in namespace &apos;llvm::AMDGPU&apos;">sub2</span>,</td></tr>
<tr><th id="1508">1508</th><td>    };</td></tr>
<tr><th id="1509">1509</th><td></td></tr>
<tr><th id="1510">1510</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t">int16_t</a> <dfn class="local col9 decl" id="309Sub0_1" title='Sub0_1' data-type='const int16_t []' data-ref="309Sub0_1">Sub0_1</dfn>[] = {</td></tr>
<tr><th id="1511">1511</th><td>      AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>, AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>,</td></tr>
<tr><th id="1512">1512</th><td>    };</td></tr>
<tr><th id="1513">1513</th><td></td></tr>
<tr><th id="1514">1514</th><td>    <b>switch</b> (<span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU14getRegBitWidthERKNS_15MCRegisterClassE" title='llvm::AMDGPU::getRegBitWidth' data-ref="_ZN4llvm6AMDGPU14getRegBitWidthERKNS_15MCRegisterClassE">getRegBitWidth</a>(*<a class="local col2 ref" href="#302RC" title='RC' data-ref="302RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass::MC" title='llvm::TargetRegisterClass::MC' data-ref="llvm::TargetRegisterClass::MC">MC</a>)) {</td></tr>
<tr><th id="1515">1515</th><td>    <b>case</b> <var>32</var>:</td></tr>
<tr><th id="1516">1516</th><td>      <b>return</b> <a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev">{</a>};</td></tr>
<tr><th id="1517">1517</th><td>    <b>case</b> <var>64</var>:</td></tr>
<tr><th id="1518">1518</th><td>      <b>return</b> <span class='error' title="no viable conversion from returned value of type &apos;ArrayRef&lt;short []&gt;&apos; to function return type &apos;ArrayRef&lt;int16_t&gt;&apos;">makeArrayRef</span>(Sub0_1);</td></tr>
<tr><th id="1519">1519</th><td>    <b>case</b> <var>96</var>:</td></tr>
<tr><th id="1520">1520</th><td>      <b>return</b> <span class='error' title="no viable conversion from returned value of type &apos;ArrayRef&lt;short []&gt;&apos; to function return type &apos;ArrayRef&lt;int16_t&gt;&apos;">makeArrayRef</span>(Sub0_2);</td></tr>
<tr><th id="1521">1521</th><td>    <b>case</b> <var>128</var>:</td></tr>
<tr><th id="1522">1522</th><td>      <b>return</b> <span class='error' title="no viable conversion from returned value of type &apos;ArrayRef&lt;short []&gt;&apos; to function return type &apos;ArrayRef&lt;int16_t&gt;&apos;">makeArrayRef</span>(Sub0_3);</td></tr>
<tr><th id="1523">1523</th><td>    <b>case</b> <var>160</var>:</td></tr>
<tr><th id="1524">1524</th><td>      <b>return</b> <span class='error' title="no viable conversion from returned value of type &apos;ArrayRef&lt;short []&gt;&apos; to function return type &apos;ArrayRef&lt;int16_t&gt;&apos;">makeArrayRef</span>(Sub0_4);</td></tr>
<tr><th id="1525">1525</th><td>    <b>case</b> <var>256</var>:</td></tr>
<tr><th id="1526">1526</th><td>      <b>return</b> <span class='error' title="no viable conversion from returned value of type &apos;ArrayRef&lt;short []&gt;&apos; to function return type &apos;ArrayRef&lt;int16_t&gt;&apos;">makeArrayRef</span>(Sub0_7);</td></tr>
<tr><th id="1527">1527</th><td>    <b>case</b> <var>512</var>:</td></tr>
<tr><th id="1528">1528</th><td>      <b>return</b> <span class='error' title="no viable conversion from returned value of type &apos;ArrayRef&lt;short []&gt;&apos; to function return type &apos;ArrayRef&lt;int16_t&gt;&apos;">makeArrayRef</span>(Sub0_15);</td></tr>
<tr><th id="1529">1529</th><td>    <b>default</b>:</td></tr>
<tr><th id="1530">1530</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unhandled register size&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp&quot;, 1530)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unhandled register size"</q>);</td></tr>
<tr><th id="1531">1531</th><td>    }</td></tr>
<tr><th id="1532">1532</th><td>  }</td></tr>
<tr><th id="1533">1533</th><td></td></tr>
<tr><th id="1534">1534</th><td>  <b>if</b> (<a class="local col3 ref" href="#303EltSize" title='EltSize' data-ref="303EltSize">EltSize</a> == <var>8</var>) {</td></tr>
<tr><th id="1535">1535</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t">int16_t</a> <dfn class="local col0 decl" id="310Sub0_15_64" title='Sub0_15_64' data-type='const int16_t []' data-ref="310Sub0_15_64">Sub0_15_64</dfn>[] = {</td></tr>
<tr><th id="1536">1536</th><td>      AMDGPU::<span class='error' title="no member named &apos;sub0_sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0_sub1</span>, AMDGPU::<span class='error' title="no member named &apos;sub2_sub3&apos; in namespace &apos;llvm::AMDGPU&apos;">sub2_sub3</span>,</td></tr>
<tr><th id="1537">1537</th><td>      AMDGPU::<span class='error' title="no member named &apos;sub4_sub5&apos; in namespace &apos;llvm::AMDGPU&apos;">sub4_sub5</span>, AMDGPU::<span class='error' title="no member named &apos;sub6_sub7&apos; in namespace &apos;llvm::AMDGPU&apos;">sub6_sub7</span>,</td></tr>
<tr><th id="1538">1538</th><td>      AMDGPU::<span class='error' title="no member named &apos;sub8_sub9&apos; in namespace &apos;llvm::AMDGPU&apos;">sub8_sub9</span>, AMDGPU::<span class='error' title="no member named &apos;sub10_sub11&apos; in namespace &apos;llvm::AMDGPU&apos;">sub10_sub11</span>,</td></tr>
<tr><th id="1539">1539</th><td>      AMDGPU::<span class='error' title="no member named &apos;sub12_sub13&apos; in namespace &apos;llvm::AMDGPU&apos;">sub12_sub13</span>, AMDGPU::<span class='error' title="no member named &apos;sub14_sub15&apos; in namespace &apos;llvm::AMDGPU&apos;">sub14_sub15</span></td></tr>
<tr><th id="1540">1540</th><td>    };</td></tr>
<tr><th id="1541">1541</th><td></td></tr>
<tr><th id="1542">1542</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t">int16_t</a> <dfn class="local col1 decl" id="311Sub0_7_64" title='Sub0_7_64' data-type='const int16_t []' data-ref="311Sub0_7_64">Sub0_7_64</dfn>[] = {</td></tr>
<tr><th id="1543">1543</th><td>      AMDGPU::<span class='error' title="no member named &apos;sub0_sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0_sub1</span>, AMDGPU::<span class='error' title="no member named &apos;sub2_sub3&apos; in namespace &apos;llvm::AMDGPU&apos;">sub2_sub3</span>,</td></tr>
<tr><th id="1544">1544</th><td>      AMDGPU::<span class='error' title="no member named &apos;sub4_sub5&apos; in namespace &apos;llvm::AMDGPU&apos;">sub4_sub5</span>, AMDGPU::<span class='error' title="no member named &apos;sub6_sub7&apos; in namespace &apos;llvm::AMDGPU&apos;">sub6_sub7</span></td></tr>
<tr><th id="1545">1545</th><td>    };</td></tr>
<tr><th id="1546">1546</th><td></td></tr>
<tr><th id="1547">1547</th><td></td></tr>
<tr><th id="1548">1548</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t">int16_t</a> <dfn class="local col2 decl" id="312Sub0_3_64" title='Sub0_3_64' data-type='const int16_t []' data-ref="312Sub0_3_64">Sub0_3_64</dfn>[] = {</td></tr>
<tr><th id="1549">1549</th><td>      AMDGPU::<span class='error' title="no member named &apos;sub0_sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0_sub1</span>, AMDGPU::<span class='error' title="no member named &apos;sub2_sub3&apos; in namespace &apos;llvm::AMDGPU&apos;">sub2_sub3</span></td></tr>
<tr><th id="1550">1550</th><td>    };</td></tr>
<tr><th id="1551">1551</th><td></td></tr>
<tr><th id="1552">1552</th><td>    <b>switch</b> (<span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU14getRegBitWidthERKNS_15MCRegisterClassE" title='llvm::AMDGPU::getRegBitWidth' data-ref="_ZN4llvm6AMDGPU14getRegBitWidthERKNS_15MCRegisterClassE">getRegBitWidth</a>(*<a class="local col2 ref" href="#302RC" title='RC' data-ref="302RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass::MC" title='llvm::TargetRegisterClass::MC' data-ref="llvm::TargetRegisterClass::MC">MC</a>)) {</td></tr>
<tr><th id="1553">1553</th><td>    <b>case</b> <var>64</var>:</td></tr>
<tr><th id="1554">1554</th><td>      <b>return</b> <a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev">{</a>};</td></tr>
<tr><th id="1555">1555</th><td>    <b>case</b> <var>128</var>:</td></tr>
<tr><th id="1556">1556</th><td>      <b>return</b> <span class='error' title="no viable conversion from returned value of type &apos;ArrayRef&lt;short []&gt;&apos; to function return type &apos;ArrayRef&lt;int16_t&gt;&apos;">makeArrayRef</span>(Sub0_3_64);</td></tr>
<tr><th id="1557">1557</th><td>    <b>case</b> <var>256</var>:</td></tr>
<tr><th id="1558">1558</th><td>      <b>return</b> <span class='error' title="no viable conversion from returned value of type &apos;ArrayRef&lt;short []&gt;&apos; to function return type &apos;ArrayRef&lt;int16_t&gt;&apos;">makeArrayRef</span>(Sub0_7_64);</td></tr>
<tr><th id="1559">1559</th><td>    <b>case</b> <var>512</var>:</td></tr>
<tr><th id="1560">1560</th><td>      <b>return</b> <span class='error' title="no viable conversion from returned value of type &apos;ArrayRef&lt;short []&gt;&apos; to function return type &apos;ArrayRef&lt;int16_t&gt;&apos;">makeArrayRef</span>(Sub0_15_64);</td></tr>
<tr><th id="1561">1561</th><td>    <b>default</b>:</td></tr>
<tr><th id="1562">1562</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unhandled register size&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp&quot;, 1562)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unhandled register size"</q>);</td></tr>
<tr><th id="1563">1563</th><td>    }</td></tr>
<tr><th id="1564">1564</th><td>  }</td></tr>
<tr><th id="1565">1565</th><td></td></tr>
<tr><th id="1566">1566</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (EltSize == 16 &amp;&amp; &quot;unhandled register spill split size&quot;) ? void (0) : __assert_fail (&quot;EltSize == 16 &amp;&amp; \&quot;unhandled register spill split size\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp&quot;, 1566, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#303EltSize" title='EltSize' data-ref="303EltSize">EltSize</a> == <var>16</var> &amp;&amp; <q>"unhandled register spill split size"</q>);</td></tr>
<tr><th id="1567">1567</th><td></td></tr>
<tr><th id="1568">1568</th><td>  <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t">int16_t</a> <dfn class="local col3 decl" id="313Sub0_15_128" title='Sub0_15_128' data-type='const int16_t []' data-ref="313Sub0_15_128">Sub0_15_128</dfn>[] = {</td></tr>
<tr><th id="1569">1569</th><td>    AMDGPU::<span class='error' title="no member named &apos;sub0_sub1_sub2_sub3&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0_sub1_sub2_sub3</span>,</td></tr>
<tr><th id="1570">1570</th><td>    AMDGPU::<span class='error' title="no member named &apos;sub4_sub5_sub6_sub7&apos; in namespace &apos;llvm::AMDGPU&apos;">sub4_sub5_sub6_sub7</span>,</td></tr>
<tr><th id="1571">1571</th><td>    AMDGPU::<span class='error' title="no member named &apos;sub8_sub9_sub10_sub11&apos; in namespace &apos;llvm::AMDGPU&apos;">sub8_sub9_sub10_sub11</span>,</td></tr>
<tr><th id="1572">1572</th><td>    AMDGPU::<span class='error' title="no member named &apos;sub12_sub13_sub14_sub15&apos; in namespace &apos;llvm::AMDGPU&apos;">sub12_sub13_sub14_sub15</span></td></tr>
<tr><th id="1573">1573</th><td>  };</td></tr>
<tr><th id="1574">1574</th><td></td></tr>
<tr><th id="1575">1575</th><td>  <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t">int16_t</a> <dfn class="local col4 decl" id="314Sub0_7_128" title='Sub0_7_128' data-type='const int16_t []' data-ref="314Sub0_7_128">Sub0_7_128</dfn>[] = {</td></tr>
<tr><th id="1576">1576</th><td>    AMDGPU::<span class='error' title="no member named &apos;sub0_sub1_sub2_sub3&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0_sub1_sub2_sub3</span>,</td></tr>
<tr><th id="1577">1577</th><td>    AMDGPU::<span class='error' title="no member named &apos;sub4_sub5_sub6_sub7&apos; in namespace &apos;llvm::AMDGPU&apos;">sub4_sub5_sub6_sub7</span></td></tr>
<tr><th id="1578">1578</th><td>  };</td></tr>
<tr><th id="1579">1579</th><td></td></tr>
<tr><th id="1580">1580</th><td>  <b>switch</b> (<span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU14getRegBitWidthERKNS_15MCRegisterClassE" title='llvm::AMDGPU::getRegBitWidth' data-ref="_ZN4llvm6AMDGPU14getRegBitWidthERKNS_15MCRegisterClassE">getRegBitWidth</a>(*<a class="local col2 ref" href="#302RC" title='RC' data-ref="302RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass::MC" title='llvm::TargetRegisterClass::MC' data-ref="llvm::TargetRegisterClass::MC">MC</a>)) {</td></tr>
<tr><th id="1581">1581</th><td>  <b>case</b> <var>128</var>:</td></tr>
<tr><th id="1582">1582</th><td>    <b>return</b> <a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev">{</a>};</td></tr>
<tr><th id="1583">1583</th><td>  <b>case</b> <var>256</var>:</td></tr>
<tr><th id="1584">1584</th><td>    <b>return</b> <span class='error' title="no viable conversion from returned value of type &apos;ArrayRef&lt;short []&gt;&apos; to function return type &apos;ArrayRef&lt;int16_t&gt;&apos;">makeArrayRef</span>(Sub0_7_128);</td></tr>
<tr><th id="1585">1585</th><td>  <b>case</b> <var>512</var>:</td></tr>
<tr><th id="1586">1586</th><td>    <b>return</b> <span class='error' title="no viable conversion from returned value of type &apos;ArrayRef&lt;short []&gt;&apos; to function return type &apos;ArrayRef&lt;int16_t&gt;&apos;">makeArrayRef</span>(Sub0_15_128);</td></tr>
<tr><th id="1587">1587</th><td>  <b>default</b>:</td></tr>
<tr><th id="1588">1588</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unhandled register size&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp&quot;, 1588)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unhandled register size"</q>);</td></tr>
<tr><th id="1589">1589</th><td>  }</td></tr>
<tr><th id="1590">1590</th><td>}</td></tr>
<tr><th id="1591">1591</th><td></td></tr>
<tr><th id="1592">1592</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a>*</td></tr>
<tr><th id="1593">1593</th><td><a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo17getRegClassForRegERKNS_19MachineRegisterInfoEj" title='llvm::SIRegisterInfo::getRegClassForReg' data-ref="_ZNK4llvm14SIRegisterInfo17getRegClassForRegERKNS_19MachineRegisterInfoEj">getRegClassForReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="315MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="315MRI">MRI</dfn>,</td></tr>
<tr><th id="1594">1594</th><td>                                  <em>unsigned</em> <dfn class="local col6 decl" id="316Reg" title='Reg' data-type='unsigned int' data-ref="316Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="1595">1595</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col6 ref" href="#316Reg" title='Reg' data-ref="316Reg">Reg</a>))</td></tr>
<tr><th id="1596">1596</th><td>    <b>return</b>  <a class="local col5 ref" href="#315MRI" title='MRI' data-ref="315MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col6 ref" href="#316Reg" title='Reg' data-ref="316Reg">Reg</a>);</td></tr>
<tr><th id="1597">1597</th><td></td></tr>
<tr><th id="1598">1598</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm14SIRegisterInfo15getPhysRegClassEj" title='llvm::SIRegisterInfo::getPhysRegClass' data-ref="_ZNK4llvm14SIRegisterInfo15getPhysRegClassEj">getPhysRegClass</a>(<a class="local col6 ref" href="#316Reg" title='Reg' data-ref="316Reg">Reg</a>);</td></tr>
<tr><th id="1599">1599</th><td>}</td></tr>
<tr><th id="1600">1600</th><td></td></tr>
<tr><th id="1601">1601</th><td><em>bool</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoEj" title='llvm::SIRegisterInfo::isVGPR' data-ref="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoEj">isVGPR</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="317MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="317MRI">MRI</dfn>,</td></tr>
<tr><th id="1602">1602</th><td>                            <em>unsigned</em> <dfn class="local col8 decl" id="318Reg" title='Reg' data-type='unsigned int' data-ref="318Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="1603">1603</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> * <dfn class="local col9 decl" id="319RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="319RC">RC</dfn> = <a class="member" href="#_ZNK4llvm14SIRegisterInfo17getRegClassForRegERKNS_19MachineRegisterInfoEj" title='llvm::SIRegisterInfo::getRegClassForReg' data-ref="_ZNK4llvm14SIRegisterInfo17getRegClassForRegERKNS_19MachineRegisterInfoEj">getRegClassForReg</a>(<a class="local col7 ref" href="#317MRI" title='MRI' data-ref="317MRI">MRI</a>, <a class="local col8 ref" href="#318Reg" title='Reg' data-ref="318Reg">Reg</a>);</td></tr>
<tr><th id="1604">1604</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RC &amp;&amp; &quot;Register class for the reg not found&quot;) ? void (0) : __assert_fail (&quot;RC &amp;&amp; \&quot;Register class for the reg not found\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp&quot;, 1604, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#319RC" title='RC' data-ref="319RC">RC</a> &amp;&amp; <q>"Register class for the reg not found"</q>);</td></tr>
<tr><th id="1605">1605</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasVGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE">hasVGPRs</a>(<a class="local col9 ref" href="#319RC" title='RC' data-ref="319RC">RC</a>);</td></tr>
<tr><th id="1606">1606</th><td>}</td></tr>
<tr><th id="1607">1607</th><td></td></tr>
<tr><th id="1608">1608</th><td><em>bool</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE" title='llvm::SIRegisterInfo::shouldCoalesce' data-ref="_ZNK4llvm14SIRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE">shouldCoalesce</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="320MI" title='MI' data-type='llvm::MachineInstr *' data-ref="320MI">MI</dfn>,</td></tr>
<tr><th id="1609">1609</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="321SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="321SrcRC">SrcRC</dfn>,</td></tr>
<tr><th id="1610">1610</th><td>                                    <em>unsigned</em> <dfn class="local col2 decl" id="322SubReg" title='SubReg' data-type='unsigned int' data-ref="322SubReg">SubReg</dfn>,</td></tr>
<tr><th id="1611">1611</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="323DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="323DstRC">DstRC</dfn>,</td></tr>
<tr><th id="1612">1612</th><td>                                    <em>unsigned</em> <dfn class="local col4 decl" id="324DstSubReg" title='DstSubReg' data-type='unsigned int' data-ref="324DstSubReg">DstSubReg</dfn>,</td></tr>
<tr><th id="1613">1613</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="325NewRC" title='NewRC' data-type='const llvm::TargetRegisterClass *' data-ref="325NewRC">NewRC</dfn>,</td></tr>
<tr><th id="1614">1614</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> &amp;<dfn class="local col6 decl" id="326LIS" title='LIS' data-type='llvm::LiveIntervals &amp;' data-ref="326LIS">LIS</dfn>) <em>const</em> {</td></tr>
<tr><th id="1615">1615</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="327SrcSize" title='SrcSize' data-type='unsigned int' data-ref="327SrcSize">SrcSize</dfn> = <span class='error' title="use of undeclared identifier &apos;getRegSizeInBits&apos;">getRegSizeInBits</span>(*SrcRC);</td></tr>
<tr><th id="1616">1616</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="328DstSize" title='DstSize' data-type='unsigned int' data-ref="328DstSize">DstSize</dfn> = <span class='error' title="use of undeclared identifier &apos;getRegSizeInBits&apos;">getRegSizeInBits</span>(*DstRC);</td></tr>
<tr><th id="1617">1617</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="329NewSize" title='NewSize' data-type='unsigned int' data-ref="329NewSize">NewSize</dfn> = <span class='error' title="use of undeclared identifier &apos;getRegSizeInBits&apos;">getRegSizeInBits</span>(*NewRC);</td></tr>
<tr><th id="1618">1618</th><td></td></tr>
<tr><th id="1619">1619</th><td>  <i>// Do not increase size of registers beyond dword, we would need to allocate</i></td></tr>
<tr><th id="1620">1620</th><td><i>  // adjacent registers and constraint regalloc more than needed.</i></td></tr>
<tr><th id="1621">1621</th><td><i></i></td></tr>
<tr><th id="1622">1622</th><td><i>  // Always allow dword coalescing.</i></td></tr>
<tr><th id="1623">1623</th><td>  <b>if</b> (<a class="local col7 ref" href="#327SrcSize" title='SrcSize' data-ref="327SrcSize">SrcSize</a> &lt;= <var>32</var> || <a class="local col8 ref" href="#328DstSize" title='DstSize' data-ref="328DstSize">DstSize</a> &lt;= <var>32</var>)</td></tr>
<tr><th id="1624">1624</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1625">1625</th><td></td></tr>
<tr><th id="1626">1626</th><td>  <b>return</b> <a class="local col9 ref" href="#329NewSize" title='NewSize' data-ref="329NewSize">NewSize</a> &lt;= <a class="local col8 ref" href="#328DstSize" title='DstSize' data-ref="328DstSize">DstSize</a> || <a class="local col9 ref" href="#329NewSize" title='NewSize' data-ref="329NewSize">NewSize</a> &lt;= <a class="local col7 ref" href="#327SrcSize" title='SrcSize' data-ref="327SrcSize">SrcSize</a>;</td></tr>
<tr><th id="1627">1627</th><td>}</td></tr>
<tr><th id="1628">1628</th><td></td></tr>
<tr><th id="1629">1629</th><td><em>unsigned</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getRegPressureLimit' data-ref="_ZNK4llvm14SIRegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE">getRegPressureLimit</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="330RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="330RC">RC</dfn>,</td></tr>
<tr><th id="1630">1630</th><td>                                             <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="331MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="331MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="1631">1631</th><td></td></tr>
<tr><th id="1632">1632</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col2 decl" id="332ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="332ST">ST</dfn> = <a class="local col1 ref" href="#331MF" title='MF' data-ref="331MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="1633">1633</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col3 decl" id="333MFI" title='MFI' data-type='const llvm::SIMachineFunctionInfo *' data-ref="333MFI">MFI</dfn> = <a class="local col1 ref" href="#331MF" title='MF' data-ref="331MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1634">1634</th><td></td></tr>
<tr><th id="1635">1635</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="334Occupancy" title='Occupancy' data-type='unsigned int' data-ref="334Occupancy">Occupancy</dfn> = ST.<span class='error' title="no matching member function for call to &apos;getOccupancyWithLocalMemSize&apos;">getOccupancyWithLocalMemSize</span>(MFI-&gt;getLDSSize(),</td></tr>
<tr><th id="1636">1636</th><td>                                                       MF.getFunction());</td></tr>
<tr><th id="1637">1637</th><td>  <b>switch</b> (<a class="local col0 ref" href="#330RC" title='RC' data-ref="330RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>()) {</td></tr>
<tr><th id="1638">1638</th><td>  <b>default</b>:</td></tr>
<tr><th id="1639">1639</th><td>    <b>return</b> AMDGPURegisterInfo::<span class='error' title="no member named &apos;getRegPressureLimit&apos; in &apos;llvm::AMDGPURegisterInfo&apos;">getRegPressureLimit</span>(RC, MF);</td></tr>
<tr><th id="1640">1640</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClassID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClassID</span>:</td></tr>
<tr><th id="1641">1641</th><td>    <b>return</b> std::min(ST.getMaxNumVGPRs(Occupancy), ST.getMaxNumVGPRs(MF));</td></tr>
<tr><th id="1642">1642</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;SGPR_32RegClassID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_32RegClassID</span>:</td></tr>
<tr><th id="1643">1643</th><td>    <b>return</b> std::min(ST.getMaxNumSGPRs(Occupancy, <b>true</b>), ST.getMaxNumSGPRs(MF));</td></tr>
<tr><th id="1644">1644</th><td>  }</td></tr>
<tr><th id="1645">1645</th><td>}</td></tr>
<tr><th id="1646">1646</th><td></td></tr>
<tr><th id="1647">1647</th><td><em>unsigned</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo22getRegPressureSetLimitERKNS_15MachineFunctionEj" title='llvm::SIRegisterInfo::getRegPressureSetLimit' data-ref="_ZNK4llvm14SIRegisterInfo22getRegPressureSetLimitERKNS_15MachineFunctionEj">getRegPressureSetLimit</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="335MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="335MF">MF</dfn>,</td></tr>
<tr><th id="1648">1648</th><td>                                                <em>unsigned</em> <dfn class="local col6 decl" id="336Idx" title='Idx' data-type='unsigned int' data-ref="336Idx">Idx</dfn>) <em>const</em> {</td></tr>
<tr><th id="1649">1649</th><td>  <b>if</b> (Idx == getVGPRPressureSet())</td></tr>
<tr><th id="1650">1650</th><td>    <b>return</b> getRegPressureLimit(&amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>,</td></tr>
<tr><th id="1651">1651</th><td>                               <b>const_cast</b>&lt;MachineFunction &amp;&gt;(MF));</td></tr>
<tr><th id="1652">1652</th><td></td></tr>
<tr><th id="1653">1653</th><td>  <b>if</b> (Idx == getSGPRPressureSet())</td></tr>
<tr><th id="1654">1654</th><td>    <b>return</b> getRegPressureLimit(&amp;AMDGPU::<span class='error' title="no member named &apos;SGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_32RegClass</span>,</td></tr>
<tr><th id="1655">1655</th><td>                               <b>const_cast</b>&lt;MachineFunction &amp;&gt;(MF));</td></tr>
<tr><th id="1656">1656</th><td></td></tr>
<tr><th id="1657">1657</th><td>  <b>return</b> AMDGPURegisterInfo::<span class='error' title="no member named &apos;getRegPressureSetLimit&apos; in &apos;llvm::AMDGPURegisterInfo&apos;">getRegPressureSetLimit</span>(MF, Idx);</td></tr>
<tr><th id="1658">1658</th><td>}</td></tr>
<tr><th id="1659">1659</th><td></td></tr>
<tr><th id="1660">1660</th><td><em>const</em> <em>int</em> *<a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo22getRegUnitPressureSetsEj" title='llvm::SIRegisterInfo::getRegUnitPressureSets' data-ref="_ZNK4llvm14SIRegisterInfo22getRegUnitPressureSetsEj">getRegUnitPressureSets</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="337RegUnit" title='RegUnit' data-type='unsigned int' data-ref="337RegUnit">RegUnit</dfn>) <em>const</em> {</td></tr>
<tr><th id="1661">1661</th><td>  <em>static</em> <em>const</em> <em>int</em> <dfn class="local col8 decl" id="338Empty" title='Empty' data-type='const int [1]' data-ref="338Empty">Empty</dfn>[] = { -<var>1</var> };</td></tr>
<tr><th id="1662">1662</th><td></td></tr>
<tr><th id="1663">1663</th><td>  <b>if</b> (hasRegUnit(AMDGPU::<span class='error' title="no member named &apos;M0&apos; in namespace &apos;llvm::AMDGPU&apos;">M0</span>, RegUnit))</td></tr>
<tr><th id="1664">1664</th><td>    <b>return</b> <a class="local col8 ref" href="#338Empty" title='Empty' data-ref="338Empty">Empty</a>;</td></tr>
<tr><th id="1665">1665</th><td>  <b>return</b> AMDGPURegisterInfo::<span class='error' title="no member named &apos;getRegUnitPressureSets&apos; in &apos;llvm::AMDGPURegisterInfo&apos;">getRegUnitPressureSets</span>(RegUnit);</td></tr>
<tr><th id="1666">1666</th><td>}</td></tr>
<tr><th id="1667">1667</th><td></td></tr>
<tr><th id="1668">1668</th><td><em>unsigned</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo19getReturnAddressRegERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getReturnAddressReg' data-ref="_ZNK4llvm14SIRegisterInfo19getReturnAddressRegERKNS_15MachineFunctionE">getReturnAddressReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="339MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="339MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="1669">1669</th><td>  <i>// Not a callee saved register.</i></td></tr>
<tr><th id="1670">1670</th><td>  <b>return</b> AMDGPU::<span class='error' title="no member named &apos;SGPR30_SGPR31&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR30_SGPR31</span>;</td></tr>
<tr><th id="1671">1671</th><td>}</td></tr>
<tr><th id="1672">1672</th><td></td></tr>
<tr><th id="1673">1673</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="1674">1674</th><td><a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE" title='llvm::SIRegisterInfo::getConstrainedRegClassForOperand' data-ref="_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE">getConstrainedRegClassForOperand</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="340MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="340MO">MO</dfn>,</td></tr>
<tr><th id="1675">1675</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="341MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="341MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1676">1676</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="342Size" title='Size' data-type='unsigned int' data-ref="342Size">Size</dfn> = <span class='error' title="use of undeclared identifier &apos;getRegSizeInBits&apos;">getRegSizeInBits</span>(MO.getReg(), MRI);</td></tr>
<tr><th id="1677">1677</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> *<dfn class="local col3 decl" id="343RB" title='RB' data-type='const llvm::RegisterBank *' data-ref="343RB">RB</dfn> = <a class="local col1 ref" href="#341MRI" title='MRI' data-ref="341MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getRegBankOrNullEj" title='llvm::MachineRegisterInfo::getRegBankOrNull' data-ref="_ZNK4llvm19MachineRegisterInfo16getRegBankOrNullEj">getRegBankOrNull</a>(<a class="local col0 ref" href="#340MO" title='MO' data-ref="340MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1678">1678</th><td>  <b>if</b> (!<a class="local col3 ref" href="#343RB" title='RB' data-ref="343RB">RB</a>)</td></tr>
<tr><th id="1679">1679</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1680">1680</th><td></td></tr>
<tr><th id="1681">1681</th><td>  <a class="local col2 ref" href="#342Size" title='Size' data-ref="342Size">Size</a> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12PowerOf2CeilEm" title='llvm::PowerOf2Ceil' data-ref="_ZN4llvm12PowerOf2CeilEm">PowerOf2Ceil</a>(<a class="local col2 ref" href="#342Size" title='Size' data-ref="342Size">Size</a>);</td></tr>
<tr><th id="1682">1682</th><td>  <b>switch</b> (<a class="local col2 ref" href="#342Size" title='Size' data-ref="342Size">Size</a>) {</td></tr>
<tr><th id="1683">1683</th><td>  <b>case</b> <var>32</var>:</td></tr>
<tr><th id="1684">1684</th><td>    <b>return</b> RB-&gt;getID() == AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span> ? &amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span> :</td></tr>
<tr><th id="1685">1685</th><td>                                                  &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32_XM0RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32_XM0RegClass</span>;</td></tr>
<tr><th id="1686">1686</th><td>  <b>case</b> <var>64</var>:</td></tr>
<tr><th id="1687">1687</th><td>    <b>return</b> RB-&gt;getID() == AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span> ? &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_64RegClass</span> :</td></tr>
<tr><th id="1688">1688</th><td>                                                   &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64_XEXECRegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64_XEXECRegClass</span>;</td></tr>
<tr><th id="1689">1689</th><td>  <b>case</b> <var>96</var>:</td></tr>
<tr><th id="1690">1690</th><td>    <b>return</b> RB-&gt;getID() == AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span> ? &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_96RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_96RegClass</span> :</td></tr>
<tr><th id="1691">1691</th><td>                                                  &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_96RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_96RegClass</span>;</td></tr>
<tr><th id="1692">1692</th><td>  <b>case</b> <var>128</var>:</td></tr>
<tr><th id="1693">1693</th><td>    <b>return</b> RB-&gt;getID() == AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span> ? &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_128RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_128RegClass</span> :</td></tr>
<tr><th id="1694">1694</th><td>                                                  &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_128RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_128RegClass</span>;</td></tr>
<tr><th id="1695">1695</th><td>  <b>case</b> <var>160</var>:</td></tr>
<tr><th id="1696">1696</th><td>    <b>return</b> RB-&gt;getID() == AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span> ? &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_160RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_160RegClass</span> :</td></tr>
<tr><th id="1697">1697</th><td>                                                  &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_160RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_160RegClass</span>;</td></tr>
<tr><th id="1698">1698</th><td>  <b>case</b> <var>256</var>:</td></tr>
<tr><th id="1699">1699</th><td>    <b>return</b> RB-&gt;getID() == AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span> ? &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_256RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_256RegClass</span> :</td></tr>
<tr><th id="1700">1700</th><td>                                                  &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_256RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_256RegClass</span>;</td></tr>
<tr><th id="1701">1701</th><td>  <b>case</b> <var>512</var>:</td></tr>
<tr><th id="1702">1702</th><td>    <b>return</b> RB-&gt;getID() == AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span> ? &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_512RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_512RegClass</span> :</td></tr>
<tr><th id="1703">1703</th><td>                                                  &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_512RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_512RegClass</span>;</td></tr>
<tr><th id="1704">1704</th><td>  <b>default</b>:</td></tr>
<tr><th id="1705">1705</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;not implemented&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp&quot;, 1705)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"not implemented"</q>);</td></tr>
<tr><th id="1706">1706</th><td>  }</td></tr>
<tr><th id="1707">1707</th><td>}</td></tr>
<tr><th id="1708">1708</th><td></td></tr>
<tr><th id="1709">1709</th><td><i>// Find reaching register definition</i></td></tr>
<tr><th id="1710">1710</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm14SIRegisterInfo15findReachingDefEjjRNS_12MachineInstrERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE" title='llvm::SIRegisterInfo::findReachingDef' data-ref="_ZNK4llvm14SIRegisterInfo15findReachingDefEjjRNS_12MachineInstrERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE">findReachingDef</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="344Reg" title='Reg' data-type='unsigned int' data-ref="344Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="345SubReg" title='SubReg' data-type='unsigned int' data-ref="345SubReg">SubReg</dfn>,</td></tr>
<tr><th id="1711">1711</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="346Use" title='Use' data-type='llvm::MachineInstr &amp;' data-ref="346Use">Use</dfn>,</td></tr>
<tr><th id="1712">1712</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="347MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="347MRI">MRI</dfn>,</td></tr>
<tr><th id="1713">1713</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="local col8 decl" id="348LIS" title='LIS' data-type='llvm::LiveIntervals *' data-ref="348LIS">LIS</dfn>) <em>const</em> {</td></tr>
<tr><th id="1714">1714</th><td>  <em>auto</em> &amp;<dfn class="local col9 decl" id="349MDT" title='MDT' data-type='llvm::MachineDominatorTree &amp;' data-ref="349MDT">MDT</dfn> = <a class="local col8 ref" href="#348LIS" title='LIS' data-ref="348LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="1715">1715</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col0 decl" id="350UseIdx" title='UseIdx' data-type='llvm::SlotIndex' data-ref="350UseIdx">UseIdx</dfn> = <a class="local col8 ref" href="#348LIS" title='LIS' data-ref="348LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(<a class="local col6 ref" href="#346Use" title='Use' data-ref="346Use">Use</a>);</td></tr>
<tr><th id="1716">1716</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm9SlotIndexC1Ev" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1Ev"></a><dfn class="local col1 decl" id="351DefIdx" title='DefIdx' data-type='llvm::SlotIndex' data-ref="351DefIdx">DefIdx</dfn>;</td></tr>
<tr><th id="1717">1717</th><td></td></tr>
<tr><th id="1718">1718</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col4 ref" href="#344Reg" title='Reg' data-ref="344Reg">Reg</a>)) {</td></tr>
<tr><th id="1719">1719</th><td>    <b>if</b> (!<a class="local col8 ref" href="#348LIS" title='LIS' data-ref="348LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals11hasIntervalEj" title='llvm::LiveIntervals::hasInterval' data-ref="_ZNK4llvm13LiveIntervals11hasIntervalEj">hasInterval</a>(<a class="local col4 ref" href="#344Reg" title='Reg' data-ref="344Reg">Reg</a>))</td></tr>
<tr><th id="1720">1720</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1721">1721</th><td>    <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col2 decl" id="352LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="352LI">LI</dfn> = <a class="local col8 ref" href="#348LIS" title='LIS' data-ref="348LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col4 ref" href="#344Reg" title='Reg' data-ref="344Reg">Reg</a>);</td></tr>
<tr><th id="1722">1722</th><td>    <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col3 decl" id="353SubLanes" title='SubLanes' data-type='llvm::LaneBitmask' data-ref="353SubLanes">SubLanes</dfn> = SubReg ? <span class='error' title="use of undeclared identifier &apos;getSubRegIndexLaneMask&apos;">getSubRegIndexLaneMask</span>(SubReg)</td></tr>
<tr><th id="1723">1723</th><td>                                  : MRI.getMaxLaneMaskForVReg(Reg);</td></tr>
<tr><th id="1724">1724</th><td>    <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col4 decl" id="354V" title='V' data-type='llvm::VNInfo *' data-ref="354V">V</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1725">1725</th><td>    <b>if</b> (<a class="local col2 ref" href="#352LI" title='LI' data-ref="352LI">LI</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval12hasSubRangesEv" title='llvm::LiveInterval::hasSubRanges' data-ref="_ZNK4llvm12LiveInterval12hasSubRangesEv">hasSubRanges</a>()) {</td></tr>
<tr><th id="1726">1726</th><td>      <b>for</b> (<em>auto</em> &amp;<dfn class="local col5 decl" id="355S" title='S' data-type='llvm::LiveInterval::SubRange &amp;' data-ref="355S">S</dfn> : <a class="local col2 ref" href="#352LI" title='LI' data-ref="352LI">LI</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm12LiveInterval9subrangesEv" title='llvm::LiveInterval::subranges' data-ref="_ZN4llvm12LiveInterval9subrangesEv">subranges</a>()) {</td></tr>
<tr><th id="1727">1727</th><td>        <b>if</b> ((<a class="local col5 ref" href="#355S" title='S' data-ref="355S">S</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange::LaneMask" title='llvm::LiveInterval::SubRange::LaneMask' data-ref="llvm::LiveInterval::SubRange::LaneMask">LaneMask</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col3 ref" href="#353SubLanes" title='SubLanes' data-ref="353SubLanes">SubLanes</a>) <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskeqES0_" title='llvm::LaneBitmask::operator==' data-ref="_ZNK4llvm11LaneBitmaskeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col3 ref" href="#353SubLanes" title='SubLanes' data-ref="353SubLanes">SubLanes</a>) {</td></tr>
<tr><th id="1728">1728</th><td>          <a class="local col4 ref" href="#354V" title='V' data-ref="354V">V</a> = <a class="local col5 ref" href="#355S" title='S' data-ref="355S">S</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE" title='llvm::LiveRange::getVNInfoAt' data-ref="_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE">getVNInfoAt</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#350UseIdx" title='UseIdx' data-ref="350UseIdx">UseIdx</a>);</td></tr>
<tr><th id="1729">1729</th><td>          <b>break</b>;</td></tr>
<tr><th id="1730">1730</th><td>        }</td></tr>
<tr><th id="1731">1731</th><td>      }</td></tr>
<tr><th id="1732">1732</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1733">1733</th><td>      <a class="local col4 ref" href="#354V" title='V' data-ref="354V">V</a> = <a class="local col2 ref" href="#352LI" title='LI' data-ref="352LI">LI</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE" title='llvm::LiveRange::getVNInfoAt' data-ref="_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE">getVNInfoAt</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#350UseIdx" title='UseIdx' data-ref="350UseIdx">UseIdx</a>);</td></tr>
<tr><th id="1734">1734</th><td>    }</td></tr>
<tr><th id="1735">1735</th><td>    <b>if</b> (!<a class="local col4 ref" href="#354V" title='V' data-ref="354V">V</a>)</td></tr>
<tr><th id="1736">1736</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1737">1737</th><td>    <a class="local col1 ref" href="#351DefIdx" title='DefIdx' data-ref="351DefIdx">DefIdx</a> <a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSERKS0_">=</a> <a class="local col4 ref" href="#354V" title='V' data-ref="354V">V</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a>;</td></tr>
<tr><th id="1738">1738</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1739">1739</th><td>    <i>// Find last def.</i></td></tr>
<tr><th id="1740">1740</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator">MCRegUnitIterator</a> <span class='error' title="no matching constructor for initialization of &apos;llvm::MCRegUnitIterator&apos;"><dfn class="local col6 decl" id="356Units" title='Units' data-type='llvm::MCRegUnitIterator' data-ref="356Units">Units</dfn></span>(Reg, <b>this</b>); Units.isValid(); ++Units) {</td></tr>
<tr><th id="1741">1741</th><td>      <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> &amp;<dfn class="local col7 decl" id="357LR" title='LR' data-type='llvm::LiveRange &amp;' data-ref="357LR">LR</dfn> = LIS-&gt;getRegUnit(*Units);</td></tr>
<tr><th id="1742">1742</th><td>      <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col8 decl" id="358V" title='V' data-type='llvm::VNInfo *' data-ref="358V"><a class="local col8 ref" href="#358V" title='V' data-ref="358V">V</a></dfn> = <a class="local col7 ref" href="#357LR" title='LR' data-ref="357LR">LR</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE" title='llvm::LiveRange::getVNInfoAt' data-ref="_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE">getVNInfoAt</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#350UseIdx" title='UseIdx' data-ref="350UseIdx">UseIdx</a>)) {</td></tr>
<tr><th id="1743">1743</th><td>        <b>if</b> (!<a class="local col1 ref" href="#351DefIdx" title='DefIdx' data-ref="351DefIdx">DefIdx</a>.<a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex7isValidEv" title='llvm::SlotIndex::isValid' data-ref="_ZNK4llvm9SlotIndex7isValidEv">isValid</a>() ||</td></tr>
<tr><th id="1744">1744</th><td>            <a class="local col9 ref" href="#349MDT" title='MDT' data-ref="349MDT">MDT</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_" title='llvm::MachineDominatorTree::dominates' data-ref="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_">dominates</a>(<a class="local col8 ref" href="#348LIS" title='LIS' data-ref="348LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE" title='llvm::LiveIntervals::getInstructionFromIndex' data-ref="_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE">getInstructionFromIndex</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col1 ref" href="#351DefIdx" title='DefIdx' data-ref="351DefIdx">DefIdx</a>),</td></tr>
<tr><th id="1745">1745</th><td>                          <a class="local col8 ref" href="#348LIS" title='LIS' data-ref="348LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE" title='llvm::LiveIntervals::getInstructionFromIndex' data-ref="_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE">getInstructionFromIndex</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col8 ref" href="#358V" title='V' data-ref="358V">V</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a>)))</td></tr>
<tr><th id="1746">1746</th><td>          <a class="local col1 ref" href="#351DefIdx" title='DefIdx' data-ref="351DefIdx">DefIdx</a> <a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSERKS0_">=</a> <a class="local col8 ref" href="#358V" title='V' data-ref="358V">V</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a>;</td></tr>
<tr><th id="1747">1747</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1748">1748</th><td>        <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1749">1749</th><td>      }</td></tr>
<tr><th id="1750">1750</th><td>    }</td></tr>
<tr><th id="1751">1751</th><td>  }</td></tr>
<tr><th id="1752">1752</th><td></td></tr>
<tr><th id="1753">1753</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="359Def" title='Def' data-type='llvm::MachineInstr *' data-ref="359Def">Def</dfn> = <a class="local col8 ref" href="#348LIS" title='LIS' data-ref="348LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE" title='llvm::LiveIntervals::getInstructionFromIndex' data-ref="_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE">getInstructionFromIndex</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col1 ref" href="#351DefIdx" title='DefIdx' data-ref="351DefIdx">DefIdx</a>);</td></tr>
<tr><th id="1754">1754</th><td></td></tr>
<tr><th id="1755">1755</th><td>  <b>if</b> (!<a class="local col9 ref" href="#359Def" title='Def' data-ref="359Def">Def</a> || !<a class="local col9 ref" href="#349MDT" title='MDT' data-ref="349MDT">MDT</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_" title='llvm::MachineDominatorTree::dominates' data-ref="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_">dominates</a>(<a class="local col9 ref" href="#359Def" title='Def' data-ref="359Def">Def</a>, &amp;<a class="local col6 ref" href="#346Use" title='Use' data-ref="346Use">Use</a>))</td></tr>
<tr><th id="1756">1756</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1757">1757</th><td></td></tr>
<tr><th id="1758">1758</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Def-&gt;modifiesRegister(Reg, this)) ? void (0) : __assert_fail (&quot;Def-&gt;modifiesRegister(Reg, this)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp&quot;, 1758, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Def-&gt;modifiesRegister(Reg, <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an rvalue of type &apos;const llvm::SIRegisterInfo *&apos;"><b>this</b></span>));</td></tr>
<tr><th id="1759">1759</th><td></td></tr>
<tr><th id="1760">1760</th><td>  <b>return</b> <a class="local col9 ref" href="#359Def" title='Def' data-ref="359Def">Def</a>;</td></tr>
<tr><th id="1761">1761</th><td>}</td></tr>
<tr><th id="1762">1762</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
