// Seed: 999317776
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_4;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3
  );
  assign id_2 = ~id_4;
  wire id_5 = id_5;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input wire id_2,
    input supply1 id_3,
    output wor id_4
);
  wire [-1 : 1] id_6;
  always_comb @(posedge 1) $unsigned(7);
  ;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output uwire id_1;
  assign id_1 = -1;
endmodule
