0.7
2020.2
Oct 13 2023
20:21:30
/home/tiago/Documents/Vespa/project_micro/project_micro.sim/sim_1/impl/func/xsim/topTB_func_impl.v,1704740344,verilog,,/home/tiago/Documents/Vespa/project_micro/project_micro.srcs/sim_1/new/topTB.v,,RegFileHandler;RegFileIP;RegFileIP_blk_mem_gen_0_0;RegFileIP_blk_mem_gen_0_0_blk_mem_gen_generic_cstr;RegFileIP_blk_mem_gen_0_0_blk_mem_gen_prim_width;RegFileIP_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init;RegFileIP_blk_mem_gen_0_0_blk_mem_gen_top;RegFileIP_blk_mem_gen_0_0_blk_mem_gen_v8_4_7;RegFileIP_blk_mem_gen_0_0_blk_mem_gen_v8_4_7_synth;RegFileIP_blk_mem_gen_0_1;RegFileIP_blk_mem_gen_0_1_blk_mem_gen_generic_cstr;RegFileIP_blk_mem_gen_0_1_blk_mem_gen_prim_width;RegFileIP_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper_init;RegFileIP_blk_mem_gen_0_1_blk_mem_gen_top;RegFileIP_blk_mem_gen_0_1_blk_mem_gen_v8_4_7;RegFileIP_blk_mem_gen_0_1_blk_mem_gen_v8_4_7_synth;addrHandler;alu;clockModule;controlunit;datapath;glbl;memory_ip;memory_ip_MemBlock0_0;memory_ip_MemBlock0_0_blk_mem_gen_generic_cstr;memory_ip_MemBlock0_0_blk_mem_gen_mux;memory_ip_MemBlock0_0_blk_mem_gen_prim_width;memory_ip_MemBlock0_0_blk_mem_gen_prim_width__parameterized0;memory_ip_MemBlock0_0_blk_mem_gen_prim_wrapper_init;memory_ip_MemBlock0_0_blk_mem_gen_prim_wrapper_init__parameterized0;memory_ip_MemBlock0_0_blk_mem_gen_top;memory_ip_MemBlock0_0_blk_mem_gen_v8_4_7;memory_ip_MemBlock0_0_blk_mem_gen_v8_4_7_synth;memory_ip_MemBlock0_1;memory_ip_MemBlock0_1_blk_mem_gen_generic_cstr;memory_ip_MemBlock0_1_blk_mem_gen_mux;memory_ip_MemBlock0_1_blk_mem_gen_prim_width;memory_ip_MemBlock0_1_blk_mem_gen_prim_width__parameterized0;memory_ip_MemBlock0_1_blk_mem_gen_prim_wrapper_init;memory_ip_MemBlock0_1_blk_mem_gen_prim_wrapper_init__parameterized0;memory_ip_MemBlock0_1_blk_mem_gen_top;memory_ip_MemBlock0_1_blk_mem_gen_v8_4_7;memory_ip_MemBlock0_1_blk_mem_gen_v8_4_7_synth;memory_ip_MemBlock0_2;memory_ip_MemBlock0_2_blk_mem_gen_generic_cstr;memory_ip_MemBlock0_2_blk_mem_gen_mux;memory_ip_MemBlock0_2_blk_mem_gen_prim_width;memory_ip_MemBlock0_2_blk_mem_gen_prim_width__parameterized0;memory_ip_MemBlock0_2_blk_mem_gen_prim_wrapper_init;memory_ip_MemBlock0_2_blk_mem_gen_prim_wrapper_init__parameterized0;memory_ip_MemBlock0_2_blk_mem_gen_top;memory_ip_MemBlock0_2_blk_mem_gen_v8_4_7;memory_ip_MemBlock0_2_blk_mem_gen_v8_4_7_synth;memory_ip_blk_mem_gen_0_1;memory_ip_blk_mem_gen_0_1_blk_mem_gen_generic_cstr;memory_ip_blk_mem_gen_0_1_blk_mem_gen_mux;memory_ip_blk_mem_gen_0_1_blk_mem_gen_prim_width;memory_ip_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized0;memory_ip_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper_init;memory_ip_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper_init__parameterized0;memory_ip_blk_mem_gen_0_1_blk_mem_gen_top;memory_ip_blk_mem_gen_0_1_blk_mem_gen_v8_4_7;memory_ip_blk_mem_gen_0_1_blk_mem_gen_v8_4_7_synth;top,,,,,,,,
/home/tiago/Documents/Vespa/project_micro/project_micro.srcs/sim_1/new/topTB.v,1700361166,verilog,,,,topTB,,,,,,,,
