OpenROAD 6152e58f84f491089daa6361239468c001e24e34 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO CTS-0049] Characterization buffer is: BUFx4_ASAP7_75t_R.
[INFO CTS-0039] Number of created patterns = 11880.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           34          1           64          
[WARNING CTS-0043] 1584 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 11112.
[INFO CTS-0047]     Number of keys in characterization LUT: 1833.
[INFO CTS-0048]     Actual min input cap: 1.
[WARNING CTS-0083] No clock nets have been found.
[INFO CTS-0008] TritonCTS found 0 clock nets.
[WARNING CTS-0082] No valid clock nets in the design.
[WARNING STA-0357] virtual clock clk can not be propagated.

==========================================================================
cts pre-repair report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts pre-repair report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts pre-repair report_worst_slack
--------------------------------------------------------------------------
worst slack 536.13

==========================================================================
cts pre-repair report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
cts pre-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _1630_ (positive level-sensitive latch)
Endpoint: rdata_b_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                 45.27    0.00    0.00 ^ _1630_/CLK (DHLx1_ASAP7_75t_R)
                 15.96   48.68   48.68 ^ _1630_/Q (DHLx1_ASAP7_75t_R)
     2    1.16                           mem[5][2] (net)
                 15.96    0.02   48.70 ^ _0799_/A1 (AO21x1_ASAP7_75t_R)
                  8.45   18.58   67.28 ^ _0799_/Y (AO21x1_ASAP7_75t_R)
     1    0.59                           _0226_ (net)
                  8.45    0.01   67.28 ^ _0803_/C (OR4x1_ASAP7_75t_R)
                 17.33   19.30   86.58 ^ _0803_/Y (OR4x1_ASAP7_75t_R)
     1    1.58                           net57 (net)
                 17.34    0.21   86.79 ^ output57/A (BUFx2_ASAP7_75t_R)
                  7.41   19.53  106.32 ^ output57/Y (BUFx2_ASAP7_75t_R)
     1    0.65                           rdata_b_o[2] (net)
                  7.41    0.04  106.36 ^ rdata_b_o[2] (out)
                                106.36   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                       -100.00 -100.00   output external delay
                               -100.00   data required time
-----------------------------------------------------------------------------
                               -100.00   data required time
                               -106.36   data arrival time
-----------------------------------------------------------------------------
                                206.36   slack (MET)



==========================================================================
cts pre-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: raddr_b_i[0] (input port clocked by clk)
Endpoint: rdata_b_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_b_i[0] (in)
     1    2.63                           raddr_b_i[0] (net)
                  0.29    0.09  100.09 ^ input6/A (BUFx24_ASAP7_75t_R)
                 34.94   24.11  124.20 ^ input6/Y (BUFx24_ASAP7_75t_R)
    38   45.10                           net6 (net)
                 51.64   12.80  137.00 ^ _0710_/A (CKINVDCx20_ASAP7_75t_R)
                 33.38   22.80  159.80 v _0710_/Y (CKINVDCx20_ASAP7_75t_R)
    49   40.39                           _0139_ (net)
                 33.54    1.38  161.18 v _0774_/B (AND3x4_ASAP7_75t_R)
                 30.21   45.51  206.69 v _0774_/Y (AND3x4_ASAP7_75t_R)
    14   12.90                           _0202_ (net)
                 30.46    1.53  208.22 v _0800_/B (AND2x6_ASAP7_75t_R)
                 23.90   38.14  246.35 v _0800_/Y (AND2x6_ASAP7_75t_R)
    14   14.49                           _0227_ (net)
                 23.95    0.62  246.98 v _0841_/C1 (AO222x2_ASAP7_75t_R)
                 12.54   42.04  289.01 v _0841_/Y (AO222x2_ASAP7_75t_R)
     1    0.59                           _0266_ (net)
                 12.54    0.00  289.02 v _0844_/C (OR4x2_ASAP7_75t_R)
                 22.81   50.87  339.89 v _0844_/Y (OR4x2_ASAP7_75t_R)
     1    2.89                           net59 (net)
                 22.89    0.75  340.64 v output59/A (BUFx2_ASAP7_75t_R)
                  7.33   23.19  363.83 v output59/Y (BUFx2_ASAP7_75t_R)
     1    0.69                           rdata_b_o[4] (net)
                  7.33    0.04  363.87 v rdata_b_o[4] (out)
                                363.87   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -363.87   data arrival time
-----------------------------------------------------------------------------
                                536.13   slack (MET)



==========================================================================
cts pre-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: raddr_b_i[0] (input port clocked by clk)
Endpoint: rdata_b_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_b_i[0] (in)
     1    2.63                           raddr_b_i[0] (net)
                  0.29    0.09  100.09 ^ input6/A (BUFx24_ASAP7_75t_R)
                 34.94   24.11  124.20 ^ input6/Y (BUFx24_ASAP7_75t_R)
    38   45.10                           net6 (net)
                 51.64   12.80  137.00 ^ _0710_/A (CKINVDCx20_ASAP7_75t_R)
                 33.38   22.80  159.80 v _0710_/Y (CKINVDCx20_ASAP7_75t_R)
    49   40.39                           _0139_ (net)
                 33.54    1.38  161.18 v _0774_/B (AND3x4_ASAP7_75t_R)
                 30.21   45.51  206.69 v _0774_/Y (AND3x4_ASAP7_75t_R)
    14   12.90                           _0202_ (net)
                 30.46    1.53  208.22 v _0800_/B (AND2x6_ASAP7_75t_R)
                 23.90   38.14  246.35 v _0800_/Y (AND2x6_ASAP7_75t_R)
    14   14.49                           _0227_ (net)
                 23.95    0.62  246.98 v _0841_/C1 (AO222x2_ASAP7_75t_R)
                 12.54   42.04  289.01 v _0841_/Y (AO222x2_ASAP7_75t_R)
     1    0.59                           _0266_ (net)
                 12.54    0.00  289.02 v _0844_/C (OR4x2_ASAP7_75t_R)
                 22.81   50.87  339.89 v _0844_/Y (OR4x2_ASAP7_75t_R)
     1    2.89                           net59 (net)
                 22.89    0.75  340.64 v output59/A (BUFx2_ASAP7_75t_R)
                  7.33   23.19  363.83 v output59/Y (BUFx2_ASAP7_75t_R)
     1    0.69                           rdata_b_o[4] (net)
                  7.33    0.04  363.87 v rdata_b_o[4] (out)
                                363.87   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -363.87   data arrival time
-----------------------------------------------------------------------------
                                536.13   slack (MET)



==========================================================================
cts pre-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts pre-repair max_slew_check_slack
--------------------------------------------------------------------------
254.94090270996094

==========================================================================
cts pre-repair max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
cts pre-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7967

==========================================================================
cts pre-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_capacitance_check_slack
--------------------------------------------------------------------------
41.112552642822266

==========================================================================
cts pre-repair max_capacitance_check_limit
--------------------------------------------------------------------------
46.08000183105469

==========================================================================
cts pre-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8922

==========================================================================
cts pre-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts pre-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts pre-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts pre-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts pre-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts pre-repair critical path delay
--------------------------------------------------------------------------
363.8740

==========================================================================
cts pre-repair critical path slack
--------------------------------------------------------------------------
536.1260

==========================================================================
cts pre-repair slack div critical path delay
--------------------------------------------------------------------------
147.338364

==========================================================================
cts pre-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.03e-05   1.09e-05   3.95e-08   4.12e-05  31.2%
Combinational          4.66e-05   4.43e-05   1.19e-07   9.11e-05  68.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.69e-05   5.53e-05   1.59e-07   1.32e-04 100.0%
                          58.1%      41.8%       0.1%

==========================================================================
cts pre-repair report_design_area
--------------------------------------------------------------------------
Design area 153 u^2 23% utilization.
Core area = 664848000

[INFO RSZ-0058] Using max wire length 192um.

==========================================================================
cts post-repair report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts post-repair report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts post-repair report_worst_slack
--------------------------------------------------------------------------
worst slack 536.13

==========================================================================
cts post-repair report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
cts post-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _1630_ (positive level-sensitive latch)
Endpoint: rdata_b_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                 45.27    0.00    0.00 ^ _1630_/CLK (DHLx1_ASAP7_75t_R)
                 15.96   48.68   48.68 ^ _1630_/Q (DHLx1_ASAP7_75t_R)
     2    1.16                           mem[5][2] (net)
                 15.96    0.02   48.70 ^ _0799_/A1 (AO21x1_ASAP7_75t_R)
                  8.45   18.58   67.28 ^ _0799_/Y (AO21x1_ASAP7_75t_R)
     1    0.59                           _0226_ (net)
                  8.45    0.01   67.28 ^ _0803_/C (OR4x1_ASAP7_75t_R)
                 17.33   19.30   86.58 ^ _0803_/Y (OR4x1_ASAP7_75t_R)
     1    1.58                           net57 (net)
                 17.34    0.21   86.79 ^ output57/A (BUFx2_ASAP7_75t_R)
                  7.41   19.53  106.32 ^ output57/Y (BUFx2_ASAP7_75t_R)
     1    0.65                           rdata_b_o[2] (net)
                  7.41    0.04  106.36 ^ rdata_b_o[2] (out)
                                106.36   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                       -100.00 -100.00   output external delay
                               -100.00   data required time
-----------------------------------------------------------------------------
                               -100.00   data required time
                               -106.36   data arrival time
-----------------------------------------------------------------------------
                                206.36   slack (MET)



==========================================================================
cts post-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: raddr_b_i[0] (input port clocked by clk)
Endpoint: rdata_b_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_b_i[0] (in)
     1    2.63                           raddr_b_i[0] (net)
                  0.29    0.09  100.09 ^ input6/A (BUFx24_ASAP7_75t_R)
                 34.94   24.11  124.20 ^ input6/Y (BUFx24_ASAP7_75t_R)
    38   45.10                           net6 (net)
                 51.64   12.80  137.00 ^ _0710_/A (CKINVDCx20_ASAP7_75t_R)
                 33.38   22.80  159.80 v _0710_/Y (CKINVDCx20_ASAP7_75t_R)
    49   40.39                           _0139_ (net)
                 33.54    1.38  161.18 v _0774_/B (AND3x4_ASAP7_75t_R)
                 30.21   45.51  206.69 v _0774_/Y (AND3x4_ASAP7_75t_R)
    14   12.90                           _0202_ (net)
                 30.46    1.53  208.22 v _0800_/B (AND2x6_ASAP7_75t_R)
                 23.90   38.14  246.35 v _0800_/Y (AND2x6_ASAP7_75t_R)
    14   14.49                           _0227_ (net)
                 23.95    0.62  246.98 v _0841_/C1 (AO222x2_ASAP7_75t_R)
                 12.54   42.04  289.01 v _0841_/Y (AO222x2_ASAP7_75t_R)
     1    0.59                           _0266_ (net)
                 12.54    0.00  289.02 v _0844_/C (OR4x2_ASAP7_75t_R)
                 22.81   50.87  339.89 v _0844_/Y (OR4x2_ASAP7_75t_R)
     1    2.89                           net59 (net)
                 22.89    0.75  340.64 v output59/A (BUFx2_ASAP7_75t_R)
                  7.33   23.19  363.83 v output59/Y (BUFx2_ASAP7_75t_R)
     1    0.69                           rdata_b_o[4] (net)
                  7.33    0.04  363.87 v rdata_b_o[4] (out)
                                363.87   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -363.87   data arrival time
-----------------------------------------------------------------------------
                                536.13   slack (MET)



==========================================================================
cts post-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: raddr_b_i[0] (input port clocked by clk)
Endpoint: rdata_b_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_b_i[0] (in)
     1    2.63                           raddr_b_i[0] (net)
                  0.29    0.09  100.09 ^ input6/A (BUFx24_ASAP7_75t_R)
                 34.94   24.11  124.20 ^ input6/Y (BUFx24_ASAP7_75t_R)
    38   45.10                           net6 (net)
                 51.64   12.80  137.00 ^ _0710_/A (CKINVDCx20_ASAP7_75t_R)
                 33.38   22.80  159.80 v _0710_/Y (CKINVDCx20_ASAP7_75t_R)
    49   40.39                           _0139_ (net)
                 33.54    1.38  161.18 v _0774_/B (AND3x4_ASAP7_75t_R)
                 30.21   45.51  206.69 v _0774_/Y (AND3x4_ASAP7_75t_R)
    14   12.90                           _0202_ (net)
                 30.46    1.53  208.22 v _0800_/B (AND2x6_ASAP7_75t_R)
                 23.90   38.14  246.35 v _0800_/Y (AND2x6_ASAP7_75t_R)
    14   14.49                           _0227_ (net)
                 23.95    0.62  246.98 v _0841_/C1 (AO222x2_ASAP7_75t_R)
                 12.54   42.04  289.01 v _0841_/Y (AO222x2_ASAP7_75t_R)
     1    0.59                           _0266_ (net)
                 12.54    0.00  289.02 v _0844_/C (OR4x2_ASAP7_75t_R)
                 22.81   50.87  339.89 v _0844_/Y (OR4x2_ASAP7_75t_R)
     1    2.89                           net59 (net)
                 22.89    0.75  340.64 v output59/A (BUFx2_ASAP7_75t_R)
                  7.33   23.19  363.83 v output59/Y (BUFx2_ASAP7_75t_R)
     1    0.69                           rdata_b_o[4] (net)
                  7.33    0.04  363.87 v rdata_b_o[4] (out)
                                363.87   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -363.87   data arrival time
-----------------------------------------------------------------------------
                                536.13   slack (MET)



==========================================================================
cts post-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts post-repair max_slew_check_slack
--------------------------------------------------------------------------
254.94090270996094

==========================================================================
cts post-repair max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
cts post-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7967

==========================================================================
cts post-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_capacitance_check_slack
--------------------------------------------------------------------------
41.112552642822266

==========================================================================
cts post-repair max_capacitance_check_limit
--------------------------------------------------------------------------
46.08000183105469

==========================================================================
cts post-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8922

==========================================================================
cts post-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts post-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts post-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts post-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts post-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts post-repair critical path delay
--------------------------------------------------------------------------
363.8740

==========================================================================
cts post-repair critical path slack
--------------------------------------------------------------------------
536.1260

==========================================================================
cts post-repair slack div critical path delay
--------------------------------------------------------------------------
147.338364

==========================================================================
cts post-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.03e-05   1.09e-05   3.95e-08   4.12e-05  31.2%
Combinational          4.66e-05   4.43e-05   1.19e-07   9.11e-05  68.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.69e-05   5.53e-05   1.59e-07   1.32e-04 100.0%
                          58.1%      41.8%       0.1%

==========================================================================
cts post-repair report_design_area
--------------------------------------------------------------------------
Design area 153 u^2 23% utilization.
Core area = 664848000

Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL            3118.3 u
legalized HPWL           3179.0 u
delta HPWL                    2 %

Repair setup and hold violations...
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL            3179.0 u
legalized HPWL           3179.0 u
delta HPWL                    0 %


==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 536.51

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _1630_ (positive level-sensitive latch)
Endpoint: rdata_b_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                 45.44    0.00    0.00 ^ _1630_/CLK (DHLx1_ASAP7_75t_R)
                 15.96   48.71   48.71 ^ _1630_/Q (DHLx1_ASAP7_75t_R)
     2    1.16                           mem[5][2] (net)
                 15.96    0.02   48.73 ^ _0799_/A1 (AO21x1_ASAP7_75t_R)
                  8.46   18.58   67.31 ^ _0799_/Y (AO21x1_ASAP7_75t_R)
     1    0.59                           _0226_ (net)
                  8.46    0.01   67.31 ^ _0803_/C (OR4x1_ASAP7_75t_R)
                 17.57   19.41   86.72 ^ _0803_/Y (OR4x1_ASAP7_75t_R)
     1    1.61                           net57 (net)
                 17.58    0.22   86.93 ^ output57/A (BUFx2_ASAP7_75t_R)
                  7.49   19.65  106.59 ^ output57/Y (BUFx2_ASAP7_75t_R)
     1    0.67                           rdata_b_o[2] (net)
                  7.50    0.04  106.63 ^ rdata_b_o[2] (out)
                                106.63   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                       -100.00 -100.00   output external delay
                               -100.00   data required time
-----------------------------------------------------------------------------
                               -100.00   data required time
                               -106.63   data arrival time
-----------------------------------------------------------------------------
                                206.63   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: raddr_b_i[0] (input port clocked by clk)
Endpoint: rdata_b_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_b_i[0] (in)
     1    2.63                           raddr_b_i[0] (net)
                  0.29    0.09  100.09 ^ input6/A (BUFx24_ASAP7_75t_R)
                 34.96   24.10  124.19 ^ input6/Y (BUFx24_ASAP7_75t_R)
    38   45.08                           net6 (net)
                 51.65   12.80  137.00 ^ _0710_/A (CKINVDCx20_ASAP7_75t_R)
                 33.44   22.77  159.76 v _0710_/Y (CKINVDCx20_ASAP7_75t_R)
    49   40.40                           _0139_ (net)
                 33.60    1.41  161.17 v _0774_/B (AND3x4_ASAP7_75t_R)
                 30.25   45.55  206.73 v _0774_/Y (AND3x4_ASAP7_75t_R)
    14   12.92                           _0202_ (net)
                 30.49    1.54  208.27 v _0800_/B (AND2x6_ASAP7_75t_R)
                 23.40   37.63  245.90 v _0800_/Y (AND2x6_ASAP7_75t_R)
    14   13.87                           _0227_ (net)
                 23.47    0.77  246.66 v _0841_/C1 (AO222x2_ASAP7_75t_R)
                 12.54   41.88  288.55 v _0841_/Y (AO222x2_ASAP7_75t_R)
     1    0.59                           _0266_ (net)
                 12.54    0.00  288.55 v _0844_/C (OR4x2_ASAP7_75t_R)
                 22.92   50.95  339.51 v _0844_/Y (OR4x2_ASAP7_75t_R)
     1    2.92                           net59 (net)
                 23.01    0.77  340.27 v output59/A (BUFx2_ASAP7_75t_R)
                  7.28   23.18  363.45 v output59/Y (BUFx2_ASAP7_75t_R)
     1    0.67                           rdata_b_o[4] (net)
                  7.28    0.04  363.49 v rdata_b_o[4] (out)
                                363.49   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -363.49   data arrival time
-----------------------------------------------------------------------------
                                536.51   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: raddr_b_i[0] (input port clocked by clk)
Endpoint: rdata_b_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_b_i[0] (in)
     1    2.63                           raddr_b_i[0] (net)
                  0.29    0.09  100.09 ^ input6/A (BUFx24_ASAP7_75t_R)
                 34.96   24.10  124.19 ^ input6/Y (BUFx24_ASAP7_75t_R)
    38   45.08                           net6 (net)
                 51.65   12.80  137.00 ^ _0710_/A (CKINVDCx20_ASAP7_75t_R)
                 33.44   22.77  159.76 v _0710_/Y (CKINVDCx20_ASAP7_75t_R)
    49   40.40                           _0139_ (net)
                 33.60    1.41  161.17 v _0774_/B (AND3x4_ASAP7_75t_R)
                 30.25   45.55  206.73 v _0774_/Y (AND3x4_ASAP7_75t_R)
    14   12.92                           _0202_ (net)
                 30.49    1.54  208.27 v _0800_/B (AND2x6_ASAP7_75t_R)
                 23.40   37.63  245.90 v _0800_/Y (AND2x6_ASAP7_75t_R)
    14   13.87                           _0227_ (net)
                 23.47    0.77  246.66 v _0841_/C1 (AO222x2_ASAP7_75t_R)
                 12.54   41.88  288.55 v _0841_/Y (AO222x2_ASAP7_75t_R)
     1    0.59                           _0266_ (net)
                 12.54    0.00  288.55 v _0844_/C (OR4x2_ASAP7_75t_R)
                 22.92   50.95  339.51 v _0844_/Y (OR4x2_ASAP7_75t_R)
     1    2.92                           net59 (net)
                 23.01    0.77  340.27 v output59/A (BUFx2_ASAP7_75t_R)
                  7.28   23.18  363.45 v output59/Y (BUFx2_ASAP7_75t_R)
     1    0.67                           rdata_b_o[4] (net)
                  7.28    0.04  363.49 v rdata_b_o[4] (out)
                                363.49   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -363.49   data arrival time
-----------------------------------------------------------------------------
                                536.51   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
255.11729431152344

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7972

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
41.112552642822266

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
46.08000183105469

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8922

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
363.4945

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
536.5054

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
147.596566

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.03e-05   1.10e-05   3.95e-08   4.13e-05  31.1%
Combinational          4.66e-05   4.45e-05   1.19e-07   9.13e-05  68.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.69e-05   5.55e-05   1.59e-07   1.33e-04 100.0%
                          58.0%      41.9%       0.1%

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 153 u^2 23% utilization.
Core area = 664848000

Elapsed time: 0:11.90[h:]min:sec. CPU time: user 11.77 sys 0.11 (99%). Peak memory: 222156KB.
