// Seed: 473750699
`timescale 1ps / 1ps
module module_0;
  logic id_1;
  logic id_2;
  logic id_3;
  reg   id_4;
  type_12(
      1, id_3
  );
  logic id_5;
  always @(posedge 1, negedge id_0) begin
    id_4 <= 1;
  end
  logic id_6;
  logic id_7;
endmodule
