 Timing Path to regB/out_reg[1]/D 
  
 Path Start Point : inputB[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[1]                 Rise  0.2000 0.0000 0.0000 0.333472 0.894119 1.22759           1       100      c             | 
|    regB/inp[1]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_3/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_3/ZN     AND2_X1 Rise  0.2270 0.0270 0.0080 0.432925 1.06234  1.49527           1       100                    | 
|    regB/out_reg[1]/D DFF_X1  Rise  0.2270 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[1]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0640 0.0070 0.0120                      5.70005                                     F             | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0870 0.0230 0.0200             14.8586  15.9184  30.777            2       100      F    K        | 
|    outB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1030 0.0160 0.0250    0.0020            7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1540 0.0510 0.0300             53.0838  30.3506  83.4344           32      100      FA   K        | 
|    regB/out_reg[1]/CK          DFF_X1        Rise  0.1680 0.0140 0.0310                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1680 0.1680 | 
| library hold check                        |  0.0150 0.1830 | 
| data required time                        |  0.1830        | 
|                                           |                | 
| data arrival time                         |  0.2270        | 
| data required time                        | -0.1830        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0440        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[9]/D 
  
 Path Start Point : inputB[9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[9]                 Rise  0.2000 0.0000 0.0000 2.32011  0.894119 3.21423           1       100      c             | 
|    regB/inp[9]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_11/A2    AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_11/ZN    AND2_X1 Rise  0.2270 0.0270 0.0080 0.31406  1.06234  1.3764            1       100                    | 
|    regB/out_reg[9]/D DFF_X1  Rise  0.2270 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[9]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0640 0.0070 0.0120                      5.70005                                     F             | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0870 0.0230 0.0200             14.8586  15.9184  30.777            2       100      F    K        | 
|    outB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1030 0.0160 0.0250    0.0020            7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1540 0.0510 0.0300             53.0838  30.3506  83.4344           32      100      FA   K        | 
|    regB/out_reg[9]/CK          DFF_X1        Rise  0.1670 0.0130 0.0310                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1670 0.1670 | 
| library hold check                        |  0.0150 0.1820 | 
| data required time                        |  0.1820        | 
|                                           |                | 
| data arrival time                         |  0.2270        | 
| data required time                        | -0.1820        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0450        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[0]/D 
  
 Path Start Point : inputB[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[0]                 Rise  0.2000 0.0000 0.0000 0.397888 0.894119 1.29201           1       100      c             | 
|    regB/inp[0]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_2/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_2/ZN     AND2_X1 Rise  0.2280 0.0280 0.0080 0.551677 1.06234  1.61402           1       100                    | 
|    regB/out_reg[0]/D DFF_X1  Rise  0.2280 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[0]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0640 0.0070 0.0120                      5.70005                                     F             | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0870 0.0230 0.0200             14.8586  15.9184  30.777            2       100      F    K        | 
|    outB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1030 0.0160 0.0250    0.0020            7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1540 0.0510 0.0300             53.0838  30.3506  83.4344           32      100      FA   K        | 
|    regB/out_reg[0]/CK          DFF_X1        Rise  0.1680 0.0140 0.0310                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1680 0.1680 | 
| library hold check                        |  0.0150 0.1830 | 
| data required time                        |  0.1830        | 
|                                           |                | 
| data arrival time                         |  0.2280        | 
| data required time                        | -0.1830        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0450        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[4]/D 
  
 Path Start Point : inputB[4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[4]                 Rise  0.2000 0.0000 0.0000 0.336948 0.894119 1.23107           1       100      c             | 
|    regB/inp[4]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_6/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_6/ZN     AND2_X1 Rise  0.2280 0.0280 0.0080 0.547651 1.06234  1.60999           1       100                    | 
|    regB/out_reg[4]/D DFF_X1  Rise  0.2280 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[4]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0640 0.0070 0.0120                      5.70005                                     F             | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0870 0.0230 0.0200             14.8586  15.9184  30.777            2       100      F    K        | 
|    outB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1030 0.0160 0.0250    0.0020            7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1540 0.0510 0.0300             53.0838  30.3506  83.4344           32      100      FA   K        | 
|    regB/out_reg[4]/CK          DFF_X1        Rise  0.1670 0.0130 0.0310                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1670 0.1670 | 
| library hold check                        |  0.0150 0.1820 | 
| data required time                        |  0.1820        | 
|                                           |                | 
| data arrival time                         |  0.2280        | 
| data required time                        | -0.1820        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0460        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[27]/D 
  
 Path Start Point : inputB[27] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputB[27]                 Rise  0.2000 0.0000 0.0000 2.37216  0.894119 3.26628           1       100      c             | 
|    regB/inp[27]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_29/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_29/ZN     AND2_X1 Rise  0.2270 0.0270 0.0080 0.313208 1.06234  1.37555           1       100                    | 
|    regB/out_reg[27]/D DFF_X1  Rise  0.2270 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[27]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0640 0.0070 0.0120                      5.70005                                     F             | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0870 0.0230 0.0200             14.8586  15.9184  30.777            2       100      F    K        | 
|    outB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1030 0.0160 0.0250    0.0020            7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1540 0.0510 0.0300             53.0838  30.3506  83.4344           32      100      FA   K        | 
|    regB/out_reg[27]/CK         DFF_X1        Rise  0.1650 0.0110 0.0310                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1650 0.1650 | 
| library hold check                        |  0.0150 0.1800 | 
| data required time                        |  0.1800        | 
|                                           |                | 
| data arrival time                         |  0.2270        | 
| data required time                        | -0.1800        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0470        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[30]/D 
  
 Path Start Point : inputB[30] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputB[30]                 Rise  0.2000 0.0000 0.0000 1.00835  0.894119 1.90247           1       100      c             | 
|    regB/inp[30]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_32/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_32/ZN     AND2_X1 Rise  0.2270 0.0270 0.0080 0.327327 1.06234  1.38967           1       100                    | 
|    regB/out_reg[30]/D DFF_X1  Rise  0.2270 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[30]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0640 0.0070 0.0120                      5.70005                                     F             | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0870 0.0230 0.0200             14.8586  15.9184  30.777            2       100      F    K        | 
|    outB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1030 0.0160 0.0250    0.0020            7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1540 0.0510 0.0300             53.0838  30.3506  83.4344           32      100      FA   K        | 
|    regB/out_reg[30]/CK         DFF_X1        Rise  0.1650 0.0110 0.0310                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1650 0.1650 | 
| library hold check                        |  0.0150 0.1800 | 
| data required time                        |  0.1800        | 
|                                           |                | 
| data arrival time                         |  0.2270        | 
| data required time                        | -0.1800        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0470        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[29]/D 
  
 Path Start Point : inputB[29] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[29]                 Rise  0.2000  0.0000 0.0000             1.79474  0.894119 2.68886           1       100      c             | 
|    regB/inp[29]               Rise  0.2000  0.0000                                                                                       | 
|    regB/i_0_31/A2     AND2_X1 Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    regB/i_0_31/ZN     AND2_X1 Rise  0.2300  0.0300 0.0100             1.28225  1.06234  2.34459           1       100                    | 
|    regB/out_reg[29]/D DFF_X1  Rise  0.2290 -0.0010 0.0100    -0.0010           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[29]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0640 0.0070 0.0120                      5.70005                                     F             | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0870 0.0230 0.0200             14.8586  15.9184  30.777            2       100      F    K        | 
|    outB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1030 0.0160 0.0250    0.0020            7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1540 0.0510 0.0300             53.0838  30.3506  83.4344           32      100      FA   K        | 
|    regB/out_reg[29]/CK         DFF_X1        Rise  0.1650 0.0110 0.0310                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1650 0.1650 | 
| library hold check                        |  0.0160 0.1810 | 
| data required time                        |  0.1810        | 
|                                           |                | 
| data arrival time                         |  0.2290        | 
| data required time                        | -0.1810        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0480        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[31]/D 
  
 Path Start Point : inputB[31] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[31]                 Rise  0.2000  0.0000 0.0000             2.4935   0.894119 3.38761           1       100      c             | 
|    regB/inp[31]               Rise  0.2000  0.0000                                                                                       | 
|    regB/i_0_33/A2     AND2_X1 Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    regB/i_0_33/ZN     AND2_X1 Rise  0.2300  0.0300 0.0100             1.30452  1.06234  2.36687           1       100                    | 
|    regB/out_reg[31]/D DFF_X1  Rise  0.2290 -0.0010 0.0100    -0.0010           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[31]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0640 0.0070 0.0120                      5.70005                                     F             | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0870 0.0230 0.0200             14.8586  15.9184  30.777            2       100      F    K        | 
|    outB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1030 0.0160 0.0250    0.0020            7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1540 0.0510 0.0300             53.0838  30.3506  83.4344           32      100      FA   K        | 
|    regB/out_reg[31]/CK         DFF_X1        Rise  0.1650 0.0110 0.0310                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1650 0.1650 | 
| library hold check                        |  0.0160 0.1810 | 
| data required time                        |  0.1810        | 
|                                           |                | 
| data arrival time                         |  0.2290        | 
| data required time                        | -0.1810        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0480        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[7]/D 
  
 Path Start Point : inputB[7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[7]                 Rise  0.2000 0.0000 0.0000 1.74608  0.894119 2.6402            1       100      c             | 
|    regB/inp[7]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_9/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_9/ZN     AND2_X1 Rise  0.2300 0.0300 0.0100 1.28604  1.06234  2.34839           1       100                    | 
|    regB/out_reg[7]/D DFF_X1  Rise  0.2300 0.0000 0.0100          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[7]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0640 0.0070 0.0120                      5.70005                                     F             | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0870 0.0230 0.0200             14.8586  15.9184  30.777            2       100      F    K        | 
|    outB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1030 0.0160 0.0250    0.0020            7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1540 0.0510 0.0300             53.0838  30.3506  83.4344           32      100      FA   K        | 
|    regB/out_reg[7]/CK          DFF_X1        Rise  0.1660 0.0120 0.0310                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1660 0.1660 | 
| library hold check                        |  0.0160 0.1820 | 
| data required time                        |  0.1820        | 
|                                           |                | 
| data arrival time                         |  0.2300        | 
| data required time                        | -0.1820        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0480        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[28]/D 
  
 Path Start Point : inputB[28] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputB[28]                 Rise  0.2000 0.0000 0.0000 1.1266   0.894119 2.02072           1       100      c             | 
|    regB/inp[28]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_30/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_30/ZN     AND2_X1 Rise  0.2290 0.0290 0.0090 0.859946 1.06234  1.92229           1       100                    | 
|    regB/out_reg[28]/D DFF_X1  Rise  0.2290 0.0000 0.0090          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[28]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0640 0.0070 0.0120                      5.70005                                     F             | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0870 0.0230 0.0200             14.8586  15.9184  30.777            2       100      F    K        | 
|    outB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1030 0.0160 0.0250    0.0020            7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1540 0.0510 0.0300             53.0838  30.3506  83.4344           32      100      FA   K        | 
|    regB/out_reg[28]/CK         DFF_X1        Rise  0.1650 0.0110 0.0310                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1650 0.1650 | 
| library hold check                        |  0.0150 0.1800 | 
| data required time                        |  0.1800        | 
|                                           |                | 
| data arrival time                         |  0.2290        | 
| data required time                        | -0.1800        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0490        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[26]/D 
  
 Path Start Point : inputB[26] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputB[26]                 Rise  0.2000 0.0000 0.0000 2.00374  0.894119 2.89786           1       100      c             | 
|    regB/inp[26]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_28/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_28/ZN     AND2_X1 Rise  0.2300 0.0300 0.0100 1.2639   1.06234  2.32624           1       100                    | 
|    regB/out_reg[26]/D DFF_X1  Rise  0.2300 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[26]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0640 0.0070 0.0120                      5.70005                                     F             | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0870 0.0230 0.0200             14.8586  15.9184  30.777            2       100      F    K        | 
|    outB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1030 0.0160 0.0250    0.0020            7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1540 0.0510 0.0300             53.0838  30.3506  83.4344           32      100      FA   K        | 
|    regB/out_reg[26]/CK         DFF_X1        Rise  0.1650 0.0110 0.0310                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1650 0.1650 | 
| library hold check                        |  0.0160 0.1810 | 
| data required time                        |  0.1810        | 
|                                           |                | 
| data arrival time                         |  0.2300        | 
| data required time                        | -0.1810        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0490        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[14]/D 
  
 Path Start Point : inputB[14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputB[14]                 Rise  0.2000 0.0000 0.0000 10.969   0.894119 11.8631           1       100      c             | 
|    regB/inp[14]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_16/A2     AND2_X1 Rise  0.2020 0.0020 0.0000          0.97463                                                   | 
|    regB/i_0_16/ZN     AND2_X1 Rise  0.2320 0.0300 0.0100 1.39512  1.06234  2.45747           1       100                    | 
|    regB/out_reg[14]/D DFF_X1  Rise  0.2320 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[14]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0640 0.0070 0.0120                      5.70005                                     F             | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0870 0.0230 0.0200             14.8586  15.9184  30.777            2       100      F    K        | 
|    outB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1030 0.0160 0.0250    0.0020            7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1540 0.0510 0.0300             53.0838  30.3506  83.4344           32      100      FA   K        | 
|    regB/out_reg[14]/CK         DFF_X1        Rise  0.1670 0.0130 0.0310                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1670 0.1670 | 
| library hold check                        |  0.0160 0.1830 | 
| data required time                        |  0.1830        | 
|                                           |                | 
| data arrival time                         |  0.2320        | 
| data required time                        | -0.1830        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0490        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[8]/D 
  
 Path Start Point : inputB[8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[8]                 Rise  0.2000 0.0000 0.0000 1.54553  0.894119 2.43965           1       100      c             | 
|    regB/inp[8]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_10/A2    AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_10/ZN    AND2_X1 Rise  0.2320 0.0320 0.0120 2.12303  1.06234  3.18538           1       100                    | 
|    regB/out_reg[8]/D DFF_X1  Rise  0.2320 0.0000 0.0120          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[8]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0640 0.0070 0.0120                      5.70005                                     F             | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0870 0.0230 0.0200             14.8586  15.9184  30.777            2       100      F    K        | 
|    outB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1030 0.0160 0.0250    0.0020            7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1540 0.0510 0.0300             53.0838  30.3506  83.4344           32      100      FA   K        | 
|    regB/out_reg[8]/CK          DFF_X1        Rise  0.1660 0.0120 0.0310                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1660 0.1660 | 
| library hold check                        |  0.0160 0.1820 | 
| data required time                        |  0.1820        | 
|                                           |                | 
| data arrival time                         |  0.2320        | 
| data required time                        | -0.1820        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0500        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[24]/D 
  
 Path Start Point : inputB[24] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputB[24]                 Rise  0.2000 0.0000 0.0000 1.63434  0.894119 2.52846           1       100      c             | 
|    regB/inp[24]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_26/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_26/ZN     AND2_X1 Rise  0.2300 0.0300 0.0100 1.3605   1.06234  2.42284           1       100                    | 
|    regB/out_reg[24]/D DFF_X1  Rise  0.2300 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[24]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0640 0.0070 0.0120                      5.70005                                     F             | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0870 0.0230 0.0200             14.8586  15.9184  30.777            2       100      F    K        | 
|    outB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1030 0.0160 0.0250    0.0020            7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1540 0.0510 0.0300             53.0838  30.3506  83.4344           32      100      FA   K        | 
|    regB/out_reg[24]/CK         DFF_X1        Rise  0.1620 0.0080 0.0310                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1620 0.1620 | 
| library hold check                        |  0.0160 0.1780 | 
| data required time                        |  0.1780        | 
|                                           |                | 
| data arrival time                         |  0.2300        | 
| data required time                        | -0.1780        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0520        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[16]/D 
  
 Path Start Point : inputB[16] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputB[16]                 Rise  0.2000 0.0000 0.0000 1.0599   0.894119 1.95402           1       100      c             | 
|    regB/inp[16]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_18/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_18/ZN     AND2_X1 Rise  0.2270 0.0270 0.0080 0.314731 1.06234  1.37707           1       100                    | 
|    regB/out_reg[16]/D DFF_X1  Rise  0.2270 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[16]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0640 0.0070 0.0120                      5.70005                                     F             | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0870 0.0230 0.0200             14.8586  15.9184  30.777            2       100      F    K        | 
|    outB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1030 0.0160 0.0250    0.0020            7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1540 0.0510 0.0300             53.0838  30.3506  83.4344           32      100      FA   K        | 
|    regB/out_reg[16]/CK         DFF_X1        Rise  0.1590 0.0050 0.0310                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1590 0.1590 | 
| library hold check                        |  0.0150 0.1740 | 
| data required time                        |  0.1740        | 
|                                           |                | 
| data arrival time                         |  0.2270        | 
| data required time                        | -0.1740        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0530        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[20]/D 
  
 Path Start Point : inputB[20] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputB[20]                 Rise  0.2000 0.0000 0.0000 1.2783   0.894119 2.17242           1       100      c             | 
|    regB/inp[20]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_22/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_22/ZN     AND2_X1 Rise  0.2270 0.0270 0.0080 0.173662 1.06234  1.236             1       100                    | 
|    regB/out_reg[20]/D DFF_X1  Rise  0.2270 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[20]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0640 0.0070 0.0120                      5.70005                                     F             | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0870 0.0230 0.0200             14.8586  15.9184  30.777            2       100      F    K        | 
|    outB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1030 0.0160 0.0250    0.0020            7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1540 0.0510 0.0300             53.0838  30.3506  83.4344           32      100      FA   K        | 
|    regB/out_reg[20]/CK         DFF_X1        Rise  0.1590 0.0050 0.0300                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1590 0.1590 | 
| library hold check                        |  0.0150 0.1740 | 
| data required time                        |  0.1740        | 
|                                           |                | 
| data arrival time                         |  0.2270        | 
| data required time                        | -0.1740        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0530        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[22]/D 
  
 Path Start Point : inputB[22] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputB[22]                 Rise  0.2000 0.0000 0.0000 4.37603  0.894119 5.27015           1       100      c             | 
|    regB/inp[22]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_24/A2     AND2_X1 Rise  0.2010 0.0010 0.0000          0.97463                                                   | 
|    regB/i_0_24/ZN     AND2_X1 Rise  0.2330 0.0320 0.0110 1.99084  1.06234  3.05319           1       100                    | 
|    regB/out_reg[22]/D DFF_X1  Rise  0.2330 0.0000 0.0110          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[22]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0640 0.0070 0.0120                      5.70005                                     F             | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0870 0.0230 0.0200             14.8586  15.9184  30.777            2       100      F    K        | 
|    outB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1030 0.0160 0.0250    0.0020            7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1540 0.0510 0.0300             53.0838  30.3506  83.4344           32      100      FA   K        | 
|    regB/out_reg[22]/CK         DFF_X1        Rise  0.1640 0.0100 0.0310                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1640 0.1640 | 
| library hold check                        |  0.0160 0.1800 | 
| data required time                        |  0.1800        | 
|                                           |                | 
| data arrival time                         |  0.2330        | 
| data required time                        | -0.1800        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0530        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[23]/D 
  
 Path Start Point : inputB[23] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputB[23]                 Rise  0.2000 0.0000 0.0000 3.15498  0.894119 4.0491            1       100      c             | 
|    regB/inp[23]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_25/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_25/ZN     AND2_X1 Rise  0.2330 0.0330 0.0120 2.49096  1.06234  3.55331           1       100                    | 
|    regB/out_reg[23]/D DFF_X1  Rise  0.2330 0.0000 0.0120          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[23]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0640 0.0070 0.0120                      5.70005                                     F             | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0870 0.0230 0.0200             14.8586  15.9184  30.777            2       100      F    K        | 
|    outB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1030 0.0160 0.0250    0.0020            7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1540 0.0510 0.0300             53.0838  30.3506  83.4344           32      100      FA   K        | 
|    regB/out_reg[23]/CK         DFF_X1        Rise  0.1640 0.0100 0.0310                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1640 0.1640 | 
| library hold check                        |  0.0160 0.1800 | 
| data required time                        |  0.1800        | 
|                                           |                | 
| data arrival time                         |  0.2330        | 
| data required time                        | -0.1800        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0530        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[17]/D 
  
 Path Start Point : inputB[17] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputB[17]                 Rise  0.2000 0.0000 0.0000 0.17311  0.894119 1.06723           1       100      c             | 
|    regB/inp[17]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_19/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_19/ZN     AND2_X1 Rise  0.2270 0.0270 0.0080 0.285038 1.06234  1.34738           1       100                    | 
|    regB/out_reg[17]/D DFF_X1  Rise  0.2270 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[17]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0640 0.0070 0.0120                      5.70005                                     F             | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0870 0.0230 0.0200             14.8586  15.9184  30.777            2       100      F    K        | 
|    outB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1030 0.0160 0.0250    0.0020            7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1540 0.0510 0.0300             53.0838  30.3506  83.4344           32      100      FA   K        | 
|    regB/out_reg[17]/CK         DFF_X1        Rise  0.1580 0.0040 0.0310                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1580 0.1580 | 
| library hold check                        |  0.0150 0.1730 | 
| data required time                        |  0.1730        | 
|                                           |                | 
| data arrival time                         |  0.2270        | 
| data required time                        | -0.1730        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0540        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[18]/D 
  
 Path Start Point : inputB[18] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputB[18]                 Rise  0.2000 0.0000 0.0000 0.638033 0.894119 1.53215           1       100      c             | 
|    regB/inp[18]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_20/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_20/ZN     AND2_X1 Rise  0.2270 0.0270 0.0080 0.378482 1.06234  1.44082           1       100                    | 
|    regB/out_reg[18]/D DFF_X1  Rise  0.2270 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[18]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0640 0.0070 0.0120                      5.70005                                     F             | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0870 0.0230 0.0200             14.8586  15.9184  30.777            2       100      F    K        | 
|    outB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1030 0.0160 0.0250    0.0020            7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1540 0.0510 0.0300             53.0838  30.3506  83.4344           32      100      FA   K        | 
|    regB/out_reg[18]/CK         DFF_X1        Rise  0.1580 0.0040 0.0300                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1580 0.1580 | 
| library hold check                        |  0.0150 0.1730 | 
| data required time                        |  0.1730        | 
|                                           |                | 
| data arrival time                         |  0.2270        | 
| data required time                        | -0.1730        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0540        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[19]/D 
  
 Path Start Point : inputB[19] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputB[19]                 Rise  0.2000 0.0000 0.0000 1.60354  0.894119 2.49766           1       100      c             | 
|    regB/inp[19]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_21/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_21/ZN     AND2_X1 Rise  0.2270 0.0270 0.0080 0.295242 1.06234  1.35758           1       100                    | 
|    regB/out_reg[19]/D DFF_X1  Rise  0.2270 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[19]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0640 0.0070 0.0120                      5.70005                                     F             | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0870 0.0230 0.0200             14.8586  15.9184  30.777            2       100      F    K        | 
|    outB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1030 0.0160 0.0250    0.0020            7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1540 0.0510 0.0300             53.0838  30.3506  83.4344           32      100      FA   K        | 
|    regB/out_reg[19]/CK         DFF_X1        Rise  0.1580 0.0040 0.0300                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1580 0.1580 | 
| library hold check                        |  0.0150 0.1730 | 
| data required time                        |  0.1730        | 
|                                           |                | 
| data arrival time                         |  0.2270        | 
| data required time                        | -0.1730        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0540        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[2]/D 
  
 Path Start Point : inputB[2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[2] (DFF_X2) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[2]                 Rise  0.2000 0.0000 0.0000 7.28621  0.894119 8.18033           1       100      c             | 
|    regB/inp[2]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_4/A2     AND2_X1 Rise  0.2010 0.0010 0.0000          0.97463                                                   | 
|    regB/i_0_4/ZN     AND2_X1 Rise  0.2280 0.0270 0.0080 0.282264 1.05453  1.3368            1       100                    | 
|    regB/out_reg[2]/D DFF_X2  Rise  0.2280 0.0000 0.0080          1.1276                                      F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[2]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0640 0.0070 0.0120                      5.70005                                     F             | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0870 0.0230 0.0200             14.8586  15.9184  30.777            2       100      F    K        | 
|    outB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1030 0.0160 0.0250    0.0020            7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1540 0.0510 0.0300             53.0838  30.3506  83.4344           32      100      FA   K        | 
|    regB/out_reg[2]/CK          DFF_X2        Rise  0.1600 0.0060 0.0300                      0.930494                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1600 0.1600 | 
| library hold check                        |  0.0140 0.1740 | 
| data required time                        |  0.1740        | 
|                                           |                | 
| data arrival time                         |  0.2280        | 
| data required time                        | -0.1740        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0540        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[15]/D 
  
 Path Start Point : inputB[15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputB[15]                 Rise  0.2000 0.0000 0.0000 0.323322 0.894119 1.21744           1       100      c             | 
|    regB/inp[15]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_17/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_17/ZN     AND2_X1 Rise  0.2280 0.0280 0.0080 0.600211 1.06234  1.66255           1       100                    | 
|    regB/out_reg[15]/D DFF_X1  Rise  0.2280 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[15]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0640 0.0070 0.0120                      5.70005                                     F             | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0870 0.0230 0.0200             14.8586  15.9184  30.777            2       100      F    K        | 
|    outB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1030 0.0160 0.0250    0.0020            7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1540 0.0510 0.0300             53.0838  30.3506  83.4344           32      100      FA   K        | 
|    regB/out_reg[15]/CK         DFF_X1        Rise  0.1590 0.0050 0.0310                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1590 0.1590 | 
| library hold check                        |  0.0150 0.1740 | 
| data required time                        |  0.1740        | 
|                                           |                | 
| data arrival time                         |  0.2280        | 
| data required time                        | -0.1740        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0540        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[21]/D 
  
 Path Start Point : inputB[21] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputB[21]                 Rise  0.2000 0.0000 0.0000 1.67578  0.894119 2.56989           1       100      c             | 
|    regB/inp[21]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_23/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_23/ZN     AND2_X1 Rise  0.2290 0.0290 0.0090 0.79623  1.06234  1.85857           1       100                    | 
|    regB/out_reg[21]/D DFF_X1  Rise  0.2290 0.0000 0.0090          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[21]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0640 0.0070 0.0120                      5.70005                                     F             | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0870 0.0230 0.0200             14.8586  15.9184  30.777            2       100      F    K        | 
|    outB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1030 0.0160 0.0250    0.0020            7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1540 0.0510 0.0300             53.0838  30.3506  83.4344           32      100      FA   K        | 
|    regB/out_reg[21]/CK         DFF_X1        Rise  0.1600 0.0060 0.0310                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1600 0.1600 | 
| library hold check                        |  0.0150 0.1750 | 
| data required time                        |  0.1750        | 
|                                           |                | 
| data arrival time                         |  0.2290        | 
| data required time                        | -0.1750        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0540        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[25]/D 
  
 Path Start Point : inputB[25] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputB[25]                 Rise  0.2000 0.0000 0.0000 3.40963  0.894119 4.30374           1       100      c             | 
|    regB/inp[25]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_27/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_27/ZN     AND2_X1 Rise  0.2340 0.0340 0.0130 2.69254  1.06234  3.75489           1       100                    | 
|    regB/out_reg[25]/D DFF_X1  Rise  0.2340 0.0000 0.0130          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[25]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0640 0.0070 0.0120                      5.70005                                     F             | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0870 0.0230 0.0200             14.8586  15.9184  30.777            2       100      F    K        | 
|    outB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1030 0.0160 0.0250    0.0020            7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1540 0.0510 0.0300             53.0838  30.3506  83.4344           32      100      FA   K        | 
|    regB/out_reg[25]/CK         DFF_X1        Rise  0.1640 0.0100 0.0310                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1640 0.1640 | 
| library hold check                        |  0.0160 0.1800 | 
| data required time                        |  0.1800        | 
|                                           |                | 
| data arrival time                         |  0.2340        | 
| data required time                        | -0.1800        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0540        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[22]/D 
  
 Path Start Point : inputA[22] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[22]                 Rise  0.2000 0.0000 0.0000 0.20987  0.894119 1.10399           1       100      c             | 
|    regA/inp[22]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_24/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_24/ZN     AND2_X1 Rise  0.2270 0.0270 0.0070 0.150775 1.06234  1.21312           1       100                    | 
|    regA/out_reg[22]/D DFF_X1  Rise  0.2270 0.0000 0.0070          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[22]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050 0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                           | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050 2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050          10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140 3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                           | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                           | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140          6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100 10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                           | 
|    regA/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                           | 
|    regA/CTS_L5_c_tid1_45/A     INV_X8        Fall  0.0640 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L5_c_tid1_45/ZN    INV_X8        Rise  0.0800 0.0160 0.0100 13.1438  7.95918  21.103            1       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0860 0.0060 0.0120          7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1300 0.0440 0.0270 52.5225  30.3889  82.9114           32      100      FA   K        | 
|    regA/out_reg[22]/CK         DFF_X1        Rise  0.1560 0.0260 0.0350          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1560 0.1560 | 
| library hold check                        |  0.0160 0.1720 | 
| data required time                        |  0.1720        | 
|                                           |                | 
| data arrival time                         |  0.2270        | 
| data required time                        | -0.1720        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0550        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[27]/D 
  
 Path Start Point : inputA[27] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[27]                 Rise  0.2000 0.0000 0.0000 0.327066 0.894119 1.22118           1       100      c             | 
|    regA/inp[27]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_29/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_29/ZN     AND2_X1 Rise  0.2270 0.0270 0.0080 0.35965  1.06234  1.42199           1       100                    | 
|    regA/out_reg[27]/D DFF_X1  Rise  0.2270 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[27]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050 0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                           | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050 2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050          10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140 3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                           | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                           | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140          6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100 10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                           | 
|    regA/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                           | 
|    regA/CTS_L5_c_tid1_45/A     INV_X8        Fall  0.0640 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L5_c_tid1_45/ZN    INV_X8        Rise  0.0800 0.0160 0.0100 13.1438  7.95918  21.103            1       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0860 0.0060 0.0120          7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1300 0.0440 0.0270 52.5225  30.3889  82.9114           32      100      FA   K        | 
|    regA/out_reg[27]/CK         DFF_X1        Rise  0.1560 0.0260 0.0350          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1560 0.1560 | 
| library hold check                        |  0.0160 0.1720 | 
| data required time                        |  0.1720        | 
|                                           |                | 
| data arrival time                         |  0.2270        | 
| data required time                        | -0.1720        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0550        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[28]/D 
  
 Path Start Point : inputA[28] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[28]                 Rise  0.2000 0.0000 0.0000 0.447295 0.894119 1.34141           1       100      c             | 
|    regA/inp[28]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_30/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_30/ZN     AND2_X1 Rise  0.2270 0.0270 0.0080 0.292529 1.06234  1.35487           1       100                    | 
|    regA/out_reg[28]/D DFF_X1  Rise  0.2270 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[28]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050 0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                           | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050 2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050          10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140 3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                           | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                           | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140          6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100 10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                           | 
|    regA/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                           | 
|    regA/CTS_L5_c_tid1_45/A     INV_X8        Fall  0.0640 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L5_c_tid1_45/ZN    INV_X8        Rise  0.0800 0.0160 0.0100 13.1438  7.95918  21.103            1       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0860 0.0060 0.0120          7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1300 0.0440 0.0270 52.5225  30.3889  82.9114           32      100      FA   K        | 
|    regA/out_reg[28]/CK         DFF_X1        Rise  0.1560 0.0260 0.0350          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1560 0.1560 | 
| library hold check                        |  0.0160 0.1720 | 
| data required time                        |  0.1720        | 
|                                           |                | 
| data arrival time                         |  0.2270        | 
| data required time                        | -0.1720        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0550        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[23]/D 
  
 Path Start Point : inputA[23] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[23]                 Rise  0.2000 0.0000 0.0000 0.275178 0.894119 1.1693            1       100      c             | 
|    regA/inp[23]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_25/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_25/ZN     AND2_X1 Rise  0.2280 0.0280 0.0080 0.447558 1.06234  1.5099            1       100                    | 
|    regA/out_reg[23]/D DFF_X1  Rise  0.2280 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[23]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050 0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                           | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050 2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050          10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140 3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                           | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                           | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140          6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100 10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                           | 
|    regA/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                           | 
|    regA/CTS_L5_c_tid1_45/A     INV_X8        Fall  0.0640 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L5_c_tid1_45/ZN    INV_X8        Rise  0.0800 0.0160 0.0100 13.1438  7.95918  21.103            1       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0860 0.0060 0.0120          7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1300 0.0440 0.0270 52.5225  30.3889  82.9114           32      100      FA   K        | 
|    regA/out_reg[23]/CK         DFF_X1        Rise  0.1560 0.0260 0.0350          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1560 0.1560 | 
| library hold check                        |  0.0160 0.1720 | 
| data required time                        |  0.1720        | 
|                                           |                | 
| data arrival time                         |  0.2280        | 
| data required time                        | -0.1720        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0560        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[13]/D 
  
 Path Start Point : inputB[13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[13]                 Rise  0.2000 0.0000 0.0000             8.05604  0.894119 8.95016           1       100      c             | 
|    regB/inp[13]               Rise  0.2000 0.0000                                                                                       | 
|    regB/i_0_15/A2     AND2_X1 Rise  0.2010 0.0010 0.0000                      0.97463                                                   | 
|    regB/i_0_15/ZN     AND2_X1 Rise  0.2450 0.0440 0.0210             6.44162  1.06234  7.50397           1       100                    | 
|    regB/out_reg[13]/D DFF_X1  Rise  0.2450 0.0000 0.0210    -0.0010           1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[13]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0640 0.0070 0.0120                      5.70005                                     F             | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0870 0.0230 0.0200             14.8586  15.9184  30.777            2       100      F    K        | 
|    outB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1030 0.0160 0.0250    0.0020            7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1540 0.0510 0.0300             53.0838  30.3506  83.4344           32      100      FA   K        | 
|    regB/out_reg[13]/CK         DFF_X1        Rise  0.1670 0.0130 0.0310                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1670 0.1670 | 
| library hold check                        |  0.0190 0.1860 | 
| data required time                        |  0.1860        | 
|                                           |                | 
| data arrival time                         |  0.2450        | 
| data required time                        | -0.1860        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0590        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[10]/D 
  
 Path Start Point : inputB[10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputB[10]                 Rise  0.2000 0.0000 0.0000 1.6673   0.894119 2.56142           1       100      c             | 
|    regB/inp[10]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_12/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_12/ZN     AND2_X1 Rise  0.2380 0.0380 0.0160 4.24566  1.06234  5.308             1       100                    | 
|    regB/out_reg[10]/D DFF_X1  Rise  0.2380 0.0000 0.0160          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[10]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0640 0.0070 0.0120                      5.70005                                     F             | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0870 0.0230 0.0200             14.8586  15.9184  30.777            2       100      F    K        | 
|    outB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1030 0.0160 0.0250    0.0020            7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1540 0.0510 0.0300             53.0838  30.3506  83.4344           32      100      FA   K        | 
|    regB/out_reg[10]/CK         DFF_X1        Rise  0.1610 0.0070 0.0300                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1610 0.1610 | 
| library hold check                        |  0.0170 0.1780 | 
| data required time                        |  0.1780        | 
|                                           |                | 
| data arrival time                         |  0.2380        | 
| data required time                        | -0.1780        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0600        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[26]/D 
  
 Path Start Point : inputA[26] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[26]                 Rise  0.2000 0.0000 0.0000 1.22002  0.894119 2.11414           1       100      c             | 
|    regA/inp[26]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_28/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_28/ZN     AND2_X1 Rise  0.2270 0.0270 0.0080 0.2618   1.06234  1.32414           1       100                    | 
|    regA/out_reg[26]/D DFF_X1  Rise  0.2270 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[26]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050 0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                           | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050 2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050          10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140 3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                           | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                           | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140          6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100 10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                           | 
|    regA/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                           | 
|    regA/CTS_L5_c_tid1_45/A     INV_X8        Fall  0.0640 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L5_c_tid1_45/ZN    INV_X8        Rise  0.0800 0.0160 0.0100 13.1438  7.95918  21.103            1       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0860 0.0060 0.0120          7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1300 0.0440 0.0270 52.5225  30.3889  82.9114           32      100      FA   K        | 
|    regA/out_reg[26]/CK         DFF_X1        Rise  0.1490 0.0190 0.0350          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1490 0.1490 | 
| library hold check                        |  0.0160 0.1650 | 
| data required time                        |  0.1650        | 
|                                           |                | 
| data arrival time                         |  0.2270        | 
| data required time                        | -0.1650        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0620        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[30]/D 
  
 Path Start Point : inputA[30] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[30]                 Rise  0.2000 0.0000 0.0000 1.09052  0.894119 1.98464           1       100      c             | 
|    regA/inp[30]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_32/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_32/ZN     AND2_X1 Rise  0.2270 0.0270 0.0080 0.435348 1.06234  1.49769           1       100                    | 
|    regA/out_reg[30]/D DFF_X1  Rise  0.2270 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[30]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050 0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                           | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050 2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050          10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140 3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                           | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                           | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140          6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100 10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                           | 
|    regA/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                           | 
|    regA/CTS_L5_c_tid1_45/A     INV_X8        Fall  0.0640 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L5_c_tid1_45/ZN    INV_X8        Rise  0.0800 0.0160 0.0100 13.1438  7.95918  21.103            1       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0860 0.0060 0.0120          7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1300 0.0440 0.0270 52.5225  30.3889  82.9114           32      100      FA   K        | 
|    regA/out_reg[30]/CK         DFF_X1        Rise  0.1490 0.0190 0.0350          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1490 0.1490 | 
| library hold check                        |  0.0160 0.1650 | 
| data required time                        |  0.1650        | 
|                                           |                | 
| data arrival time                         |  0.2270        | 
| data required time                        | -0.1650        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0620        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[12]/D 
  
 Path Start Point : inputB[12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[12]                 Rise  0.2000  0.0000 0.0000             1.1845   0.894119 2.07861           1       100      c             | 
|    regB/inp[12]               Rise  0.2000  0.0000                                                                                       | 
|    regB/i_0_14/A2     AND2_X1 Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    regB/i_0_14/ZN     AND2_X1 Rise  0.2380  0.0380 0.0160             4.38539  1.06234  5.44773           1       100                    | 
|    regB/out_reg[12]/D DFF_X1  Rise  0.2370 -0.0010 0.0160    -0.0010           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[12]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0640 0.0070 0.0120                      5.70005                                     F             | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0870 0.0230 0.0200             14.8586  15.9184  30.777            2       100      F    K        | 
|    outB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1030 0.0160 0.0250    0.0020            7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1540 0.0510 0.0300             53.0838  30.3506  83.4344           32      100      FA   K        | 
|    regB/out_reg[12]/CK         DFF_X1        Rise  0.1580 0.0040 0.0300                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1580 0.1580 | 
| library hold check                        |  0.0170 0.1750 | 
| data required time                        |  0.1750        | 
|                                           |                | 
| data arrival time                         |  0.2370        | 
| data required time                        | -0.1750        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0620        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[25]/D 
  
 Path Start Point : inputA[25] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[25]                 Rise  0.2000 0.0000 0.0000 1.94927  0.894119 2.84339           1       100      c             | 
|    regA/inp[25]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_27/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_27/ZN     AND2_X1 Rise  0.2290 0.0290 0.0090 0.848688 1.06234  1.91103           1       100                    | 
|    regA/out_reg[25]/D DFF_X1  Rise  0.2290 0.0000 0.0090          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[25]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050 0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                           | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050 2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050          10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140 3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                           | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                           | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140          6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100 10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                           | 
|    regA/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                           | 
|    regA/CTS_L5_c_tid1_45/A     INV_X8        Fall  0.0640 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L5_c_tid1_45/ZN    INV_X8        Rise  0.0800 0.0160 0.0100 13.1438  7.95918  21.103            1       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0860 0.0060 0.0120          7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1300 0.0440 0.0270 52.5225  30.3889  82.9114           32      100      FA   K        | 
|    regA/out_reg[25]/CK         DFF_X1        Rise  0.1490 0.0190 0.0350          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1490 0.1490 | 
| library hold check                        |  0.0160 0.1650 | 
| data required time                        |  0.1650        | 
|                                           |                | 
| data arrival time                         |  0.2290        | 
| data required time                        | -0.1650        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0640        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[29]/D 
  
 Path Start Point : inputA[29] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[29]                 Rise  0.2000 0.0000 0.0000 1.54318  0.894119 2.4373            1       100      c             | 
|    regA/inp[29]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_31/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_31/ZN     AND2_X1 Rise  0.2300 0.0300 0.0100 1.26259  1.06234  2.32493           1       100                    | 
|    regA/out_reg[29]/D DFF_X1  Rise  0.2300 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[29]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050 0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                           | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050 2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050          10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140 3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                           | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                           | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140          6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100 10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                           | 
|    regA/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                           | 
|    regA/CTS_L5_c_tid1_45/A     INV_X8        Fall  0.0640 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L5_c_tid1_45/ZN    INV_X8        Rise  0.0800 0.0160 0.0100 13.1438  7.95918  21.103            1       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0860 0.0060 0.0120          7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1300 0.0440 0.0270 52.5225  30.3889  82.9114           32      100      FA   K        | 
|    regA/out_reg[29]/CK         DFF_X1        Rise  0.1490 0.0190 0.0350          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1490 0.1490 | 
| library hold check                        |  0.0170 0.1660 | 
| data required time                        |  0.1660        | 
|                                           |                | 
| data arrival time                         |  0.2300        | 
| data required time                        | -0.1660        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0640        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[11]/D 
  
 Path Start Point : inputB[11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[11]                 Rise  0.2000  0.0000 0.0000             0.869927 0.894119 1.76405           1       100      c             | 
|    regB/inp[11]               Rise  0.2000  0.0000                                                                                       | 
|    regB/i_0_13/A2     AND2_X1 Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    regB/i_0_13/ZN     AND2_X1 Rise  0.2410  0.0410 0.0180             5.33841  1.06234  6.40075           1       100                    | 
|    regB/out_reg[11]/D DFF_X1  Rise  0.2400 -0.0010 0.0180    -0.0010           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[11]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0640 0.0070 0.0120                      5.70005                                     F             | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0870 0.0230 0.0200             14.8586  15.9184  30.777            2       100      F    K        | 
|    outB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1030 0.0160 0.0250    0.0020            7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1540 0.0510 0.0300             53.0838  30.3506  83.4344           32      100      FA   K        | 
|    regB/out_reg[11]/CK         DFF_X1        Rise  0.1580 0.0040 0.0300                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1580 0.1580 | 
| library hold check                        |  0.0180 0.1760 | 
| data required time                        |  0.1760        | 
|                                           |                | 
| data arrival time                         |  0.2400        | 
| data required time                        | -0.1760        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0640        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[24]/D 
  
 Path Start Point : inputA[24] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[24]                 Rise  0.2000 0.0000 0.0000 1.45559  0.894119 2.34971           1       100      c             | 
|    regA/inp[24]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_26/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_26/ZN     AND2_X1 Rise  0.2310 0.0310 0.0100 1.51244  1.06234  2.57478           1       100                    | 
|    regA/out_reg[24]/D DFF_X1  Rise  0.2310 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[24]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050 0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                           | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050 2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050          10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140 3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                           | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                           | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140          6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100 10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                           | 
|    regA/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                           | 
|    regA/CTS_L5_c_tid1_45/A     INV_X8        Fall  0.0640 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L5_c_tid1_45/ZN    INV_X8        Rise  0.0800 0.0160 0.0100 13.1438  7.95918  21.103            1       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0860 0.0060 0.0120          7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1300 0.0440 0.0270 52.5225  30.3889  82.9114           32      100      FA   K        | 
|    regA/out_reg[24]/CK         DFF_X1        Rise  0.1480 0.0180 0.0350          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1480 0.1480 | 
| library hold check                        |  0.0170 0.1650 | 
| data required time                        |  0.1650        | 
|                                           |                | 
| data arrival time                         |  0.2310        | 
| data required time                        | -0.1650        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0660        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[5]/D 
  
 Path Start Point : inputA[5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[5]                 Rise  0.2000  0.0000 0.0000             2.11193  0.894119 3.00605           1       100      c             | 
|    regA/inp[5]               Rise  0.2000  0.0000                                                                                       | 
|    regA/i_0_7/A2     AND2_X1 Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    regA/i_0_7/ZN     AND2_X1 Rise  0.2420  0.0420 0.0190             5.67984  1.06234  6.74218           1       100                    | 
|    regA/out_reg[5]/D DFF_X1  Rise  0.2390 -0.0030 0.0190    -0.0040           1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[5]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050 0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                           | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050 2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050          10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140 3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                           | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                           | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140          6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100 10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                           | 
|    regA/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                           | 
|    regA/CTS_L5_c_tid1_45/A     INV_X8        Fall  0.0640 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L5_c_tid1_45/ZN    INV_X8        Rise  0.0800 0.0160 0.0100 13.1438  7.95918  21.103            1       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0860 0.0060 0.0120          7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1300 0.0440 0.0270 52.5225  30.3889  82.9114           32      100      FA   K        | 
|    regA/out_reg[5]/CK          DFF_X1        Rise  0.1500 0.0200 0.0350          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1500 0.1500 | 
| library hold check                        |  0.0190 0.1690 | 
| data required time                        |  0.1690        | 
|                                           |                | 
| data arrival time                         |  0.2390        | 
| data required time                        | -0.1690        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0700        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[16]/D 
  
 Path Start Point : inputA[16] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[16]                 Rise  0.2000 0.0000 0.0000 0.210988 0.894119 1.10511           1       100      c             | 
|    regA/inp[16]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_18/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_18/ZN     AND2_X1 Rise  0.2270 0.0270 0.0080 0.349586 1.06234  1.41193           1       100                    | 
|    regA/out_reg[16]/D DFF_X1  Rise  0.2270 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[16]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                                       | 
|    regA/CTS_L5_c_tid1_45/A     INV_X8        Fall  0.0640 0.0070 0.0120                      10.8                                        F             | 
|    regA/CTS_L5_c_tid1_45/ZN    INV_X8        Rise  0.0800 0.0160 0.0100             13.1438  7.95918  21.103            1       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0860 0.0060 0.0120                      7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1300 0.0440 0.0270             52.5225  30.3889  82.9114           32      100      FA   K        | 
|    regA/out_reg[16]/CK         DFF_X1        Rise  0.1410 0.0110 0.0300    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1410 0.1410 | 
| library hold check                        |  0.0150 0.1560 | 
| data required time                        |  0.1560        | 
|                                           |                | 
| data arrival time                         |  0.2270        | 
| data required time                        | -0.1560        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0710        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[17]/D 
  
 Path Start Point : inputA[17] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[17]                 Rise  0.2000 0.0000 0.0000 0.7897   0.894119 1.68382           1       100      c             | 
|    regA/inp[17]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_19/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_19/ZN     AND2_X1 Rise  0.2280 0.0280 0.0080 0.56225  1.06234  1.62459           1       100                    | 
|    regA/out_reg[17]/D DFF_X1  Rise  0.2280 0.0000 0.0080          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[17]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                                       | 
|    regA/CTS_L5_c_tid1_45/A     INV_X8        Fall  0.0640 0.0070 0.0120                      10.8                                        F             | 
|    regA/CTS_L5_c_tid1_45/ZN    INV_X8        Rise  0.0800 0.0160 0.0100             13.1438  7.95918  21.103            1       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0860 0.0060 0.0120                      7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1300 0.0440 0.0270             52.5225  30.3889  82.9114           32      100      FA   K        | 
|    regA/out_reg[17]/CK         DFF_X1        Rise  0.1420 0.0120 0.0300    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1420 0.1420 | 
| library hold check                        |  0.0150 0.1570 | 
| data required time                        |  0.1570        | 
|                                           |                | 
| data arrival time                         |  0.2280        | 
| data required time                        | -0.1570        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0710        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[14]/D 
  
 Path Start Point : inputA[14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[14]                 Rise  0.2000 0.0000 0.0000 1.14856  0.894119 2.04268           1       100      c             | 
|    regA/inp[14]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_16/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_16/ZN     AND2_X1 Rise  0.2290 0.0290 0.0090 0.911138 1.06234  1.97348           1       100                    | 
|    regA/out_reg[14]/D DFF_X1  Rise  0.2290 0.0000 0.0090          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[14]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                                       | 
|    regA/CTS_L5_c_tid1_45/A     INV_X8        Fall  0.0640 0.0070 0.0120                      10.8                                        F             | 
|    regA/CTS_L5_c_tid1_45/ZN    INV_X8        Rise  0.0800 0.0160 0.0100             13.1438  7.95918  21.103            1       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0860 0.0060 0.0120                      7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1300 0.0440 0.0270             52.5225  30.3889  82.9114           32      100      FA   K        | 
|    regA/out_reg[14]/CK         DFF_X1        Rise  0.1420 0.0120 0.0300    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1420 0.1420 | 
| library hold check                        |  0.0150 0.1570 | 
| data required time                        |  0.1570        | 
|                                           |                | 
| data arrival time                         |  0.2290        | 
| data required time                        | -0.1570        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0720        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[19]/D 
  
 Path Start Point : inputA[19] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[19]                 Rise  0.2000 0.0000 0.0000 1.414    0.894119 2.30812           1       100      c             | 
|    regA/inp[19]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_21/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_21/ZN     AND2_X1 Rise  0.2300 0.0300 0.0100 1.40109  1.06234  2.46344           1       100                    | 
|    regA/out_reg[19]/D DFF_X1  Rise  0.2300 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[19]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                                       | 
|    regA/CTS_L5_c_tid1_45/A     INV_X8        Fall  0.0640 0.0070 0.0120                      10.8                                        F             | 
|    regA/CTS_L5_c_tid1_45/ZN    INV_X8        Rise  0.0800 0.0160 0.0100             13.1438  7.95918  21.103            1       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0860 0.0060 0.0120                      7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1300 0.0440 0.0270             52.5225  30.3889  82.9114           32      100      FA   K        | 
|    regA/out_reg[19]/CK         DFF_X1        Rise  0.1430 0.0130 0.0300    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1430 0.1430 | 
| library hold check                        |  0.0150 0.1580 | 
| data required time                        |  0.1580        | 
|                                           |                | 
| data arrival time                         |  0.2300        | 
| data required time                        | -0.1580        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0720        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[15]/D 
  
 Path Start Point : inputA[15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[15]                 Rise  0.2000 0.0000 0.0000 0.475616 0.894119 1.36973           1       100      c             | 
|    regA/inp[15]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_17/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_17/ZN     AND2_X1 Rise  0.2290 0.0290 0.0090 1.02082  1.06234  2.08317           1       100                    | 
|    regA/out_reg[15]/D DFF_X1  Rise  0.2290 0.0000 0.0090          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[15]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                                       | 
|    regA/CTS_L5_c_tid1_45/A     INV_X8        Fall  0.0640 0.0070 0.0120                      10.8                                        F             | 
|    regA/CTS_L5_c_tid1_45/ZN    INV_X8        Rise  0.0800 0.0160 0.0100             13.1438  7.95918  21.103            1       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0860 0.0060 0.0120                      7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1300 0.0440 0.0270             52.5225  30.3889  82.9114           32      100      FA   K        | 
|    regA/out_reg[15]/CK         DFF_X1        Rise  0.1410 0.0110 0.0300    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1410 0.1410 | 
| library hold check                        |  0.0150 0.1560 | 
| data required time                        |  0.1560        | 
|                                           |                | 
| data arrival time                         |  0.2290        | 
| data required time                        | -0.1560        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0730        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[18]/D 
  
 Path Start Point : inputA[18] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[18]                 Rise  0.2000 0.0000 0.0000 0.49243  0.894119 1.38655           1       100      c             | 
|    regA/inp[18]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_20/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_20/ZN     AND2_X1 Rise  0.2290 0.0290 0.0090 0.797886 1.06234  1.86023           1       100                    | 
|    regA/out_reg[18]/D DFF_X1  Rise  0.2290 0.0000 0.0090          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[18]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                                       | 
|    regA/CTS_L5_c_tid1_45/A     INV_X8        Fall  0.0640 0.0070 0.0120                      10.8                                        F             | 
|    regA/CTS_L5_c_tid1_45/ZN    INV_X8        Rise  0.0800 0.0160 0.0100             13.1438  7.95918  21.103            1       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0860 0.0060 0.0120                      7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1300 0.0440 0.0270             52.5225  30.3889  82.9114           32      100      FA   K        | 
|    regA/out_reg[18]/CK         DFF_X1        Rise  0.1410 0.0110 0.0300    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1410 0.1410 | 
| library hold check                        |  0.0150 0.1560 | 
| data required time                        |  0.1560        | 
|                                           |                | 
| data arrival time                         |  0.2290        | 
| data required time                        | -0.1560        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0730        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[0]/D 
  
 Path Start Point : inputA[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[0]                 Rise  0.2000  0.0000 0.0000             2.28949  0.894119 3.18361           1       100      c             | 
|    regA/inp[0]               Rise  0.2000  0.0000                                                                                       | 
|    regA/i_0_2/A2     AND2_X1 Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    regA/i_0_2/ZN     AND2_X1 Rise  0.2470  0.0470 0.0240             7.71686  1.06234  8.77921           1       100                    | 
|    regA/out_reg[0]/D DFF_X1  Rise  0.2440 -0.0030 0.0240    -0.0040           1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[0]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050 0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                           | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050 2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050          10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140 3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                           | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                           | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140          6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100 10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                           | 
|    regA/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                           | 
|    regA/CTS_L5_c_tid1_45/A     INV_X8        Fall  0.0640 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L5_c_tid1_45/ZN    INV_X8        Rise  0.0800 0.0160 0.0100 13.1438  7.95918  21.103            1       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0860 0.0060 0.0120          7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1300 0.0440 0.0270 52.5225  30.3889  82.9114           32      100      FA   K        | 
|    regA/out_reg[0]/CK          DFF_X1        Rise  0.1500 0.0200 0.0350          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1500 0.1500 | 
| library hold check                        |  0.0210 0.1710 | 
| data required time                        |  0.1710        | 
|                                           |                | 
| data arrival time                         |  0.2440        | 
| data required time                        | -0.1710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0730        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[13]/D 
  
 Path Start Point : inputA[13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[13]                 Rise  0.2000 0.0000 0.0000 0.516592 0.894119 1.41071           1       100      c             | 
|    regA/inp[13]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_15/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_15/ZN     AND2_X1 Rise  0.2300 0.0300 0.0100 1.4174   1.06234  2.47974           1       100                    | 
|    regA/out_reg[13]/D DFF_X1  Rise  0.2300 0.0000 0.0100          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[13]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                                       | 
|    regA/CTS_L5_c_tid1_45/A     INV_X8        Fall  0.0640 0.0070 0.0120                      10.8                                        F             | 
|    regA/CTS_L5_c_tid1_45/ZN    INV_X8        Rise  0.0800 0.0160 0.0100             13.1438  7.95918  21.103            1       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0860 0.0060 0.0120                      7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1300 0.0440 0.0270             52.5225  30.3889  82.9114           32      100      FA   K        | 
|    regA/out_reg[13]/CK         DFF_X1        Rise  0.1410 0.0110 0.0300    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1410 0.1410 | 
| library hold check                        |  0.0150 0.1560 | 
| data required time                        |  0.1560        | 
|                                           |                | 
| data arrival time                         |  0.2300        | 
| data required time                        | -0.1560        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0740        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[2]/D 
  
 Path Start Point : inputA[2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[2]                 Rise  0.2000  0.0000 0.0000             1.67445  0.894119 2.56857           1       100      c             | 
|    regA/inp[2]               Rise  0.2000  0.0000                                                                                       | 
|    regA/i_0_4/A2     AND2_X1 Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    regA/i_0_4/ZN     AND2_X1 Rise  0.2460  0.0460 0.0230             7.3453   1.06234  8.40764           1       100                    | 
|    regA/out_reg[2]/D DFF_X1  Rise  0.2440 -0.0020 0.0230    -0.0030           1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[2]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050 0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                           | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050 2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050          10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140 3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                           | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                           | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140          6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100 10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                           | 
|    regA/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                           | 
|    regA/CTS_L5_c_tid1_45/A     INV_X8        Fall  0.0640 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L5_c_tid1_45/ZN    INV_X8        Rise  0.0800 0.0160 0.0100 13.1438  7.95918  21.103            1       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0860 0.0060 0.0120          7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1300 0.0440 0.0270 52.5225  30.3889  82.9114           32      100      FA   K        | 
|    regA/out_reg[2]/CK          DFF_X1        Rise  0.1500 0.0200 0.0350          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1500 0.1500 | 
| library hold check                        |  0.0200 0.1700 | 
| data required time                        |  0.1700        | 
|                                           |                | 
| data arrival time                         |  0.2440        | 
| data required time                        | -0.1700        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0740        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[11]/D 
  
 Path Start Point : inputA[11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[11]                 Rise  0.2000 0.0000 0.0000 1.94565  0.894119 2.83977           1       100      c             | 
|    regA/inp[11]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_13/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_13/ZN     AND2_X1 Rise  0.2330 0.0330 0.0120 2.35527  1.06234  3.41761           1       100                    | 
|    regA/out_reg[11]/D DFF_X1  Rise  0.2330 0.0000 0.0120          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[11]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                                       | 
|    regA/CTS_L5_c_tid1_45/A     INV_X8        Fall  0.0640 0.0070 0.0120                      10.8                                        F             | 
|    regA/CTS_L5_c_tid1_45/ZN    INV_X8        Rise  0.0800 0.0160 0.0100             13.1438  7.95918  21.103            1       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0860 0.0060 0.0120                      7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1300 0.0440 0.0270             52.5225  30.3889  82.9114           32      100      FA   K        | 
|    regA/out_reg[11]/CK         DFF_X1        Rise  0.1420 0.0120 0.0300    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1420 0.1420 | 
| library hold check                        |  0.0160 0.1580 | 
| data required time                        |  0.1580        | 
|                                           |                | 
| data arrival time                         |  0.2330        | 
| data required time                        | -0.1580        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0750        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[21]/D 
  
 Path Start Point : inputA[21] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputA[21]                 Rise  0.2000 0.0000 0.0000 0.265051 0.894119 1.15917           1       100      c             | 
|    regA/inp[21]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_23/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_23/ZN     AND2_X1 Rise  0.2340 0.0340 0.0130 2.81985  1.06234  3.88219           1       100                    | 
|    regA/out_reg[21]/D DFF_X1  Rise  0.2340 0.0000 0.0130          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[21]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                                       | 
|    regA/CTS_L5_c_tid1_45/A     INV_X8        Fall  0.0640 0.0070 0.0120                      10.8                                        F             | 
|    regA/CTS_L5_c_tid1_45/ZN    INV_X8        Rise  0.0800 0.0160 0.0100             13.1438  7.95918  21.103            1       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0860 0.0060 0.0120                      7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1300 0.0440 0.0270             52.5225  30.3889  82.9114           32      100      FA   K        | 
|    regA/out_reg[21]/CK         DFF_X1        Rise  0.1430 0.0130 0.0300    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1430 0.1430 | 
| library hold check                        |  0.0160 0.1590 | 
| data required time                        |  0.1590        | 
|                                           |                | 
| data arrival time                         |  0.2340        | 
| data required time                        | -0.1590        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0750        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[20]/D 
  
 Path Start Point : inputA[20] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[20]                 Rise  0.2000  0.0000 0.0000             1.2533   0.894119 2.14742           1       100      c             | 
|    regA/inp[20]               Rise  0.2000  0.0000                                                                                       | 
|    regA/i_0_22/A2     AND2_X1 Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    regA/i_0_22/ZN     AND2_X1 Rise  0.2370  0.0370 0.0150             3.76063  1.06234  4.82297           1       100                    | 
|    regA/out_reg[20]/D DFF_X1  Rise  0.2350 -0.0020 0.0150    -0.0020           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[20]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                                       | 
|    regA/CTS_L5_c_tid1_45/A     INV_X8        Fall  0.0640 0.0070 0.0120                      10.8                                        F             | 
|    regA/CTS_L5_c_tid1_45/ZN    INV_X8        Rise  0.0800 0.0160 0.0100             13.1438  7.95918  21.103            1       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0860 0.0060 0.0120                      7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1300 0.0440 0.0270             52.5225  30.3889  82.9114           32      100      FA   K        | 
|    regA/out_reg[20]/CK         DFF_X1        Rise  0.1430 0.0130 0.0300    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1430 0.1430 | 
| library hold check                        |  0.0170 0.1600 | 
| data required time                        |  0.1600        | 
|                                           |                | 
| data arrival time                         |  0.2350        | 
| data required time                        | -0.1600        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0750        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[9]/D 
  
 Path Start Point : inputA[9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[9]                 Rise  0.2000 0.0000 0.0000 0.778542 0.894119 1.67266           1       100      c             | 
|    regA/inp[9]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_11/A2    AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_11/ZN    AND2_X1 Rise  0.2320 0.0320 0.0110 2.02782  1.06234  3.09016           1       100                    | 
|    regA/out_reg[9]/D DFF_X1  Rise  0.2320 0.0000 0.0110          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[9]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                                       | 
|    regA/CTS_L5_c_tid1_45/A     INV_X8        Fall  0.0640 0.0070 0.0120                      10.8                                        F             | 
|    regA/CTS_L5_c_tid1_45/ZN    INV_X8        Rise  0.0800 0.0160 0.0100             13.1438  7.95918  21.103            1       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0860 0.0060 0.0120                      7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1300 0.0440 0.0270             52.5225  30.3889  82.9114           32      100      FA   K        | 
|    regA/out_reg[9]/CK          DFF_X1        Rise  0.1400 0.0100 0.0300    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1400 0.1400 | 
| library hold check                        |  0.0160 0.1560 | 
| data required time                        |  0.1560        | 
|                                           |                | 
| data arrival time                         |  0.2320        | 
| data required time                        | -0.1560        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0760        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[1]/D 
  
 Path Start Point : inputA[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[1]                 Rise  0.2000 0.0000 0.0000             1.13333  0.894119 2.02745           1       100      c             | 
|    regA/inp[1]               Rise  0.2000 0.0000                                                                                       | 
|    regA/i_0_3/A2     AND2_X1 Rise  0.2000 0.0000 0.0000                      0.97463                                                   | 
|    regA/i_0_3/ZN     AND2_X1 Rise  0.2460 0.0460 0.0230             7.42875  1.06234  8.49109           1       100                    | 
|    regA/out_reg[1]/D DFF_X1  Rise  0.2460 0.0000 0.0230    -0.0010           1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[1]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050 0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                           | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050 2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050          10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140 3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                           | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                           | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140          6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100 10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                           | 
|    regA/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                           | 
|    regA/CTS_L5_c_tid1_45/A     INV_X8        Fall  0.0640 0.0070 0.0120          10.8                                        F             | 
|    regA/CTS_L5_c_tid1_45/ZN    INV_X8        Rise  0.0800 0.0160 0.0100 13.1438  7.95918  21.103            1       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0860 0.0060 0.0120          7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1300 0.0440 0.0270 52.5225  30.3889  82.9114           32      100      FA   K        | 
|    regA/out_reg[1]/CK          DFF_X1        Rise  0.1500 0.0200 0.0350          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1500 0.1500 | 
| library hold check                        |  0.0200 0.1700 | 
| data required time                        |  0.1700        | 
|                                           |                | 
| data arrival time                         |  0.2460        | 
| data required time                        | -0.1700        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0760        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[31]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                       Rise  0.2000 0.0000 0.0000 14.8147  20.4448 35.2595           8       100      c             | 
|    outB/reset                  Rise  0.2000 0.0000                                                                          | 
|    outB/i_0_1/A       INV_X4   Rise  0.2030 0.0030 0.0000          6.25843                                                  | 
|    outB/i_0_1/ZN      INV_X4   Fall  0.2240 0.0210 0.0170 30.0029  29.3201 59.323            32      100                    | 
|    outB/slo__c16/A2   NAND2_X1 Fall  0.2260 0.0020 0.0170          1.50228                                                  | 
|    outB/slo__c16/ZN   NAND2_X1 Rise  0.2470 0.0210 0.0080 0.176281 1.54936 1.72564           1       100                    | 
|    outB/slo__c18/A    INV_X1   Rise  0.2470 0.0000 0.0080          1.70023                                                  | 
|    outB/slo__c18/ZN   INV_X1   Fall  0.2540 0.0070 0.0040 0.430195 1.06234 1.49254           1       100                    | 
|    outB/out_reg[31]/D DFF_X1   Fall  0.2540 0.0000 0.0040          1.06234                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[31]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0640 0.0070 0.0120                      5.70005                                     F             | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0870 0.0230 0.0200             14.8586  15.9184  30.777            2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1030 0.0160 0.0250    0.0020            7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1480 0.0450 0.0260             47.8641  30.3889  78.253            32      100      FA   K        | 
|    outB/out_reg[31]/CK         DFF_X1        Rise  0.1660 0.0180 0.0310                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1660 0.1660 | 
| library hold check                        |  0.0080 0.1740 | 
| data required time                        |  0.1740        | 
|                                           |                | 
| data arrival time                         |  0.2540        | 
| data required time                        | -0.1740        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0800        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[8]/D 
  
 Path Start Point : inputA[8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[8]                 Rise  0.2000  0.0000 0.0000             3.3474   0.894119 4.24152           1       100      c             | 
|    regA/inp[8]               Rise  0.2000  0.0000                                                                                       | 
|    regA/i_0_10/A2    AND2_X1 Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    regA/i_0_10/ZN    AND2_X1 Rise  0.2360  0.0360 0.0140             3.39035  1.06234  4.45269           1       100                    | 
|    regA/out_reg[8]/D DFF_X1  Rise  0.2330 -0.0030 0.0140    -0.0030           1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[8]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                                       | 
|    regA/CTS_L5_c_tid1_45/A     INV_X8        Fall  0.0640 0.0070 0.0120                      10.8                                        F             | 
|    regA/CTS_L5_c_tid1_45/ZN    INV_X8        Rise  0.0800 0.0160 0.0100             13.1438  7.95918  21.103            1       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0860 0.0060 0.0120                      7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1300 0.0440 0.0270             52.5225  30.3889  82.9114           32      100      FA   K        | 
|    regA/out_reg[8]/CK          DFF_X1        Rise  0.1360 0.0060 0.0300    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1360 0.1360 | 
| library hold check                        |  0.0160 0.1520 | 
| data required time                        |  0.1520        | 
|                                           |                | 
| data arrival time                         |  0.2330        | 
| data required time                        | -0.1520        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0810        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[30]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000 14.8147  20.4448 35.2595           8       100      c             | 
|    outB/reset                 Rise  0.2000 0.0000                                                                          | 
|    outB/i_0_1/A       INV_X4  Rise  0.2030 0.0030 0.0000          6.25843                                                  | 
|    outB/i_0_1/ZN      INV_X4  Fall  0.2240 0.0210 0.0170 30.0029  29.3201 59.323            32      100                    | 
|    outB/i_0_32/A1     AND2_X2 Fall  0.2250 0.0010 0.0170          1.57285                                                  | 
|    outB/i_0_32/ZN     AND2_X2 Fall  0.2550 0.0300 0.0050 0.604148 1.06234 1.66649           1       100                    | 
|    outB/out_reg[30]/D DFF_X1  Fall  0.2550 0.0000 0.0050          1.06234                                    F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[30]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0640 0.0070 0.0120                      5.70005                                     F             | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0870 0.0230 0.0200             14.8586  15.9184  30.777            2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1030 0.0160 0.0250    0.0020            7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1480 0.0450 0.0260             47.8641  30.3889  78.253            32      100      FA   K        | 
|    outB/out_reg[30]/CK         DFF_X1        Rise  0.1660 0.0180 0.0310                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1660 0.1660 | 
| library hold check                        |  0.0080 0.1740 | 
| data required time                        |  0.1740        | 
|                                           |                | 
| data arrival time                         |  0.2550        | 
| data required time                        | -0.1740        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0810        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[7]/D 
  
 Path Start Point : inputA[7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[7]                 Rise  0.2000  0.0000 0.0000             0.236477 0.894119 1.1306            1       100      c             | 
|    regA/inp[7]               Rise  0.2000  0.0000                                                                                       | 
|    regA/i_0_9/A2     AND2_X1 Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    regA/i_0_9/ZN     AND2_X1 Rise  0.2410  0.0410 0.0190             5.47201  1.06234  6.53435           1       100                    | 
|    regA/out_reg[7]/D DFF_X1  Rise  0.2390 -0.0020 0.0190    -0.0030           1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[7]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                                       | 
|    regA/CTS_L5_c_tid1_45/A     INV_X8        Fall  0.0640 0.0070 0.0120                      10.8                                        F             | 
|    regA/CTS_L5_c_tid1_45/ZN    INV_X8        Rise  0.0800 0.0160 0.0100             13.1438  7.95918  21.103            1       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0860 0.0060 0.0120                      7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1300 0.0440 0.0270             52.5225  30.3889  82.9114           32      100      FA   K        | 
|    regA/out_reg[7]/CK          DFF_X1        Rise  0.1370 0.0070 0.0310    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1370 0.1370 | 
| library hold check                        |  0.0180 0.1550 | 
| data required time                        |  0.1550        | 
|                                           |                | 
| data arrival time                         |  0.2390        | 
| data required time                        | -0.1550        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0840        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[3]/D 
  
 Path Start Point : inputB[3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[3]                 Rise  0.2000 0.0000 0.0000             0.602151 0.894119 1.49627           1       100      c             | 
|    regB/inp[3]               Rise  0.2000 0.0000                                                                                       | 
|    regB/i_0_5/A2     AND2_X1 Rise  0.2000 0.0000 0.0000                      0.97463                                                   | 
|    regB/i_0_5/ZN     AND2_X1 Rise  0.2770 0.0770 0.0580             21.4387  1.06234  22.501            1       100                    | 
|    regB/out_reg[3]/D DFF_X1  Rise  0.2770 0.0000 0.0580    -0.0090           1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[3]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0640 0.0070 0.0120                      5.70005                                     F             | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0870 0.0230 0.0200             14.8586  15.9184  30.777            2       100      F    K        | 
|    outB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1030 0.0160 0.0250    0.0020            7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1540 0.0510 0.0300             53.0838  30.3506  83.4344           32      100      FA   K        | 
|    regB/out_reg[3]/CK          DFF_X1        Rise  0.1600 0.0060 0.0300                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1600 0.1600 | 
| library hold check                        |  0.0330 0.1930 | 
| data required time                        |  0.1930        | 
|                                           |                | 
| data arrival time                         |  0.2770        | 
| data required time                        | -0.1930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0840        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[6]/D 
  
 Path Start Point : inputA[6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[6]                 Rise  0.2000  0.0000 0.0000             1.52172  0.894119 2.41584           1       100      c             | 
|    regA/inp[6]               Rise  0.2000  0.0000                                                                                       | 
|    regA/i_0_8/A2     AND2_X1 Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    regA/i_0_8/ZN     AND2_X1 Rise  0.2450  0.0450 0.0220             6.88958  1.06234  7.95192           1       100                    | 
|    regA/out_reg[6]/D DFF_X1  Rise  0.2420 -0.0030 0.0220    -0.0040           1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[6]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                                       | 
|    regA/CTS_L5_c_tid1_45/A     INV_X8        Fall  0.0640 0.0070 0.0120                      10.8                                        F             | 
|    regA/CTS_L5_c_tid1_45/ZN    INV_X8        Rise  0.0800 0.0160 0.0100             13.1438  7.95918  21.103            1       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0860 0.0060 0.0120                      7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1300 0.0440 0.0270             52.5225  30.3889  82.9114           32      100      FA   K        | 
|    regA/out_reg[6]/CK          DFF_X1        Rise  0.1380 0.0080 0.0320    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1380 0.1380 | 
| library hold check                        |  0.0190 0.1570 | 
| data required time                        |  0.1570        | 
|                                           |                | 
| data arrival time                         |  0.2420        | 
| data required time                        | -0.1570        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0850        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[3]/D 
  
 Path Start Point : inputA[3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[3]                 Rise  0.2000  0.0000 0.0000             1.21754  0.894119 2.11166           1       100      c             | 
|    regA/inp[3]               Rise  0.2000  0.0000                                                                                       | 
|    regA/i_0_5/A2     AND2_X1 Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    regA/i_0_5/ZN     AND2_X1 Rise  0.2480  0.0480 0.0260             8.37762  1.06234  9.43996           1       100                    | 
|    regA/out_reg[3]/D DFF_X1  Rise  0.2460 -0.0020 0.0260    -0.0030           1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[3]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                                       | 
|    regA/CTS_L5_c_tid1_45/A     INV_X8        Fall  0.0640 0.0070 0.0120                      10.8                                        F             | 
|    regA/CTS_L5_c_tid1_45/ZN    INV_X8        Rise  0.0800 0.0160 0.0100             13.1438  7.95918  21.103            1       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0860 0.0060 0.0120                      7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1300 0.0440 0.0270             52.5225  30.3889  82.9114           32      100      FA   K        | 
|    regA/out_reg[3]/CK          DFF_X1        Rise  0.1400 0.0100 0.0330    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1400 0.1400 | 
| library hold check                        |  0.0210 0.1610 | 
| data required time                        |  0.1610        | 
|                                           |                | 
| data arrival time                         |  0.2460        | 
| data required time                        | -0.1610        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0850        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[29]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000 14.8147  20.4448  35.2595           8       100      c             | 
|    outB/reset                 Rise  0.2000 0.0000                                                                           | 
|    outB/i_0_1/A       INV_X4  Rise  0.2030 0.0030 0.0000          6.25843                                                   | 
|    outB/i_0_1/ZN      INV_X4  Fall  0.2240 0.0210 0.0170 30.0029  29.3201  59.323            32      100                    | 
|    outB/i_0_31/A1     AND2_X1 Fall  0.2270 0.0030 0.0170          0.874832                                                  | 
|    outB/i_0_31/ZN     AND2_X1 Fall  0.2590 0.0320 0.0060 0.224704 1.06234  1.28705           1       100                    | 
|    outB/out_reg[29]/D DFF_X1  Fall  0.2590 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[29]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0640 0.0070 0.0120                      5.70005                                     F             | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0870 0.0230 0.0200             14.8586  15.9184  30.777            2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1030 0.0160 0.0250    0.0020            7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1480 0.0450 0.0260             47.8641  30.3889  78.253            32      100      FA   K        | 
|    outB/out_reg[29]/CK         DFF_X1        Rise  0.1660 0.0180 0.0310                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1660 0.1660 | 
| library hold check                        |  0.0080 0.1740 | 
| data required time                        |  0.1740        | 
|                                           |                | 
| data arrival time                         |  0.2590        | 
| data required time                        | -0.1740        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0850        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[12]/D 
  
 Path Start Point : inputA[12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[12]                 Rise  0.2000  0.0000 0.0000             2.12266  0.894119 3.01678           1       100      c             | 
|    regA/inp[12]               Rise  0.2000  0.0000                                                                                       | 
|    regA/i_0_14/A2     AND2_X1 Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    regA/i_0_14/ZN     AND2_X1 Rise  0.2440  0.0440 0.0220             6.8704   1.06234  7.93274           1       100                    | 
|    regA/out_reg[12]/D DFF_X1  Rise  0.2430 -0.0010 0.0220    -0.0020           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[12]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                                       | 
|    regA/CTS_L5_c_tid1_45/A     INV_X8        Fall  0.0640 0.0070 0.0120                      10.8                                        F             | 
|    regA/CTS_L5_c_tid1_45/ZN    INV_X8        Rise  0.0800 0.0160 0.0100             13.1438  7.95918  21.103            1       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0860 0.0060 0.0120                      7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1300 0.0440 0.0270             52.5225  30.3889  82.9114           32      100      FA   K        | 
|    regA/out_reg[12]/CK         DFF_X1        Rise  0.1380 0.0080 0.0310    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1380 0.1380 | 
| library hold check                        |  0.0190 0.1570 | 
| data required time                        |  0.1570        | 
|                                           |                | 
| data arrival time                         |  0.2430        | 
| data required time                        | -0.1570        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[27]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000 14.8147  20.4448  35.2595           8       100      c             | 
|    outB/reset                 Rise  0.2000 0.0000                                                                           | 
|    outB/i_0_1/A       INV_X4  Rise  0.2030 0.0030 0.0000          6.25843                                                   | 
|    outB/i_0_1/ZN      INV_X4  Fall  0.2240 0.0210 0.0170 30.0029  29.3201  59.323            32      100                    | 
|    outB/i_0_29/A1     AND2_X1 Fall  0.2280 0.0040 0.0170          0.874832                                                  | 
|    outB/i_0_29/ZN     AND2_X1 Fall  0.2600 0.0320 0.0060 0.392425 1.06234  1.45477           1       100                    | 
|    outB/out_reg[27]/D DFF_X1  Fall  0.2600 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[27]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0640 0.0070 0.0120                      5.70005                                     F             | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0870 0.0230 0.0200             14.8586  15.9184  30.777            2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1030 0.0160 0.0250    0.0020            7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1480 0.0450 0.0260             47.8641  30.3889  78.253            32      100      FA   K        | 
|    outB/out_reg[27]/CK         DFF_X1        Rise  0.1660 0.0180 0.0310                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1660 0.1660 | 
| library hold check                        |  0.0080 0.1740 | 
| data required time                        |  0.1740        | 
|                                           |                | 
| data arrival time                         |  0.2600        | 
| data required time                        | -0.1740        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[28]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000 14.8147  20.4448  35.2595           8       100      c             | 
|    outB/reset                 Rise  0.2000 0.0000                                                                           | 
|    outB/i_0_1/A       INV_X4  Rise  0.2030 0.0030 0.0000          6.25843                                                   | 
|    outB/i_0_1/ZN      INV_X4  Fall  0.2240 0.0210 0.0170 30.0029  29.3201  59.323            32      100                    | 
|    outB/i_0_30/A1     AND2_X1 Fall  0.2280 0.0040 0.0170          0.874832                                                  | 
|    outB/i_0_30/ZN     AND2_X1 Fall  0.2600 0.0320 0.0060 0.302085 1.06234  1.36443           1       100                    | 
|    outB/out_reg[28]/D DFF_X1  Fall  0.2600 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[28]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0640 0.0070 0.0120                      5.70005                                     F             | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0870 0.0230 0.0200             14.8586  15.9184  30.777            2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1030 0.0160 0.0250    0.0020            7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1480 0.0450 0.0260             47.8641  30.3889  78.253            32      100      FA   K        | 
|    outB/out_reg[28]/CK         DFF_X1        Rise  0.1660 0.0180 0.0310                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1660 0.1660 | 
| library hold check                        |  0.0080 0.1740 | 
| data required time                        |  0.1740        | 
|                                           |                | 
| data arrival time                         |  0.2600        | 
| data required time                        | -0.1740        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[5]/D 
  
 Path Start Point : inputB[5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[5]                 Rise  0.2000 0.0000 0.0000             1.72599  0.894119 2.62011           1       100      c             | 
|    regB/inp[5]               Rise  0.2000 0.0000                                                                                       | 
|    regB/i_0_7/A2     AND2_X1 Rise  0.2000 0.0000 0.0000                      0.97463                                                   | 
|    regB/i_0_7/ZN     AND2_X1 Rise  0.2760 0.0760 0.0580             21.2177  1.06234  22.28             1       100                    | 
|    regB/out_reg[5]/D DFF_X1  Rise  0.2800 0.0040 0.0580    -0.0060           1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[5]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0640 0.0070 0.0120                      5.70005                                     F             | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0870 0.0230 0.0200             14.8586  15.9184  30.777            2       100      F    K        | 
|    outB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1030 0.0160 0.0250    0.0020            7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1540 0.0510 0.0300             53.0838  30.3506  83.4344           32      100      FA   K        | 
|    regB/out_reg[5]/CK          DFF_X1        Rise  0.1610 0.0070 0.0300                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1610 0.1610 | 
| library hold check                        |  0.0330 0.1940 | 
| data required time                        |  0.1940        | 
|                                           |                | 
| data arrival time                         |  0.2800        | 
| data required time                        | -0.1940        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[31]/D 
  
 Path Start Point : inputA[31] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[31]                 Rise  0.2000  0.0000 0.0000             1.47686  0.894119 2.37098           1       100      c             | 
|    regA/inp[31]               Rise  0.2000  0.0000                                                                                       | 
|    regA/i_0_33/A2     AND2_X1 Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    regA/i_0_33/ZN     AND2_X1 Rise  0.2400  0.0400 0.0180             5.0636   1.06234  6.12594           1       100                    | 
|    regA/out_reg[31]/D DFF_X1  Rise  0.2370 -0.0030 0.0180    -0.0030           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[31]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                                       | 
|    regA/CTS_L5_c_tid1_45/A     INV_X8        Fall  0.0640 0.0070 0.0120                      10.8                                        F             | 
|    regA/CTS_L5_c_tid1_45/ZN    INV_X8        Rise  0.0800 0.0160 0.0100             13.1438  7.95918  21.103            1       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0860 0.0060 0.0120                      7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1300 0.0440 0.0270             52.5225  30.3889  82.9114           32      100      FA   K        | 
|    regA/out_reg[31]/CK         DFF_X1        Rise  0.1330 0.0030 0.0290    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1330 0.1330 | 
| library hold check                        |  0.0170 0.1500 | 
| data required time                        |  0.1500        | 
|                                           |                | 
| data arrival time                         |  0.2370        | 
| data required time                        | -0.1500        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[10]/D 
  
 Path Start Point : inputA[10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[10]                 Rise  0.2000  0.0000 0.0000             1.03742  0.894119 1.93154           1       100      c             | 
|    regA/inp[10]               Rise  0.2000  0.0000                                                                                       | 
|    regA/i_0_12/A2     AND2_X1 Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    regA/i_0_12/ZN     AND2_X1 Rise  0.2400  0.0400 0.0180             5.06983  1.06234  6.13217           1       100                    | 
|    regA/out_reg[10]/D DFF_X1  Rise  0.2380 -0.0020 0.0180    -0.0020           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[10]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                                       | 
|    regA/clk_CTS_1_PP_10                      Fall  0.0570 0.0000                                                                                       | 
|    regA/CTS_L5_c_tid1_45/A     INV_X8        Fall  0.0640 0.0070 0.0120                      10.8                                        F             | 
|    regA/CTS_L5_c_tid1_45/ZN    INV_X8        Rise  0.0800 0.0160 0.0100             13.1438  7.95918  21.103            1       100      F    K        | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.0860 0.0060 0.0120                      7.95918                                     FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1300 0.0440 0.0270             52.5225  30.3889  82.9114           32      100      FA   K        | 
|    regA/out_reg[10]/CK         DFF_X1        Rise  0.1340 0.0040 0.0290    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1340 0.1340 | 
| library hold check                        |  0.0170 0.1510 | 
| data required time                        |  0.1510        | 
|                                           |                | 
| data arrival time                         |  0.2380        | 
| data required time                        | -0.1510        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[26]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000 14.8147  20.4448  35.2595           8       100      c             | 
|    outB/reset                 Rise  0.2000 0.0000                                                                           | 
|    outB/i_0_1/A       INV_X4  Rise  0.2030 0.0030 0.0000          6.25843                                                   | 
|    outB/i_0_1/ZN      INV_X4  Fall  0.2240 0.0210 0.0170 30.0029  29.3201  59.323            32      100                    | 
|    outB/i_0_28/A1     AND2_X1 Fall  0.2290 0.0050 0.0170          0.874832                                                  | 
|    outB/i_0_28/ZN     AND2_X1 Fall  0.2610 0.0320 0.0060 0.444406 1.06234  1.50675           1       100                    | 
|    outB/out_reg[26]/D DFF_X1  Fall  0.2610 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[26]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0640 0.0070 0.0120                      5.70005                                     F             | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0870 0.0230 0.0200             14.8586  15.9184  30.777            2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1030 0.0160 0.0250    0.0020            7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1480 0.0450 0.0260             47.8641  30.3889  78.253            32      100      FA   K        | 
|    outB/out_reg[26]/CK         DFF_X1        Rise  0.1660 0.0180 0.0310                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1660 0.1660 | 
| library hold check                        |  0.0080 0.1740 | 
| data required time                        |  0.1740        | 
|                                           |                | 
| data arrival time                         |  0.2610        | 
| data required time                        | -0.1740        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[25]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000 14.8147  20.4448  35.2595           8       100      c             | 
|    outB/reset                 Rise  0.2000 0.0000                                                                           | 
|    outB/i_0_1/A       INV_X4  Rise  0.2030 0.0030 0.0000          6.25843                                                   | 
|    outB/i_0_1/ZN      INV_X4  Fall  0.2240 0.0210 0.0170 30.0029  29.3201  59.323            32      100                    | 
|    outB/i_0_27/A1     AND2_X1 Fall  0.2300 0.0060 0.0170          0.874832                                                  | 
|    outB/i_0_27/ZN     AND2_X1 Fall  0.2620 0.0320 0.0060 0.258255 1.06234  1.3206            1       100                    | 
|    outB/out_reg[25]/D DFF_X1  Fall  0.2620 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[25]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0640 0.0070 0.0120                      5.70005                                     F             | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0870 0.0230 0.0200             14.8586  15.9184  30.777            2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1030 0.0160 0.0250    0.0020            7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1480 0.0450 0.0260             47.8641  30.3889  78.253            32      100      FA   K        | 
|    outB/out_reg[25]/CK         DFF_X1        Rise  0.1650 0.0170 0.0310                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1650 0.1650 | 
| library hold check                        |  0.0080 0.1730 | 
| data required time                        |  0.1730        | 
|                                           |                | 
| data arrival time                         |  0.2620        | 
| data required time                        | -0.1730        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0890        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[6]/D 
  
 Path Start Point : inputB[6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[6] (DFF_X2) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[6]                 Rise  0.2000 0.0000 0.0000             1.65481  0.894119 2.54893           1       100      c             | 
|    regB/inp[6]               Rise  0.2000 0.0000                                                                                       | 
|    regB/i_0_8/A2     AND2_X1 Rise  0.2000 0.0000 0.0000                      0.97463                                                   | 
|    regB/i_0_8/ZN     AND2_X1 Rise  0.2810 0.0810 0.0650             23.7865  1.05453  24.841            1       100                    | 
|    regB/out_reg[6]/D DFF_X2  Rise  0.2850 0.0040 0.0640    -0.0070           1.1276                                      F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[6]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0640 0.0070 0.0120                      5.70005                                     F             | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0870 0.0230 0.0200             14.8586  15.9184  30.777            2       100      F    K        | 
|    outB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_CTS_1_PP_1                       Rise  0.0870 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1030 0.0160 0.0250    0.0020            7.95918                                     FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1540 0.0510 0.0300             53.0838  30.3506  83.4344           32      100      FA   K        | 
|    regB/out_reg[6]/CK          DFF_X2        Rise  0.1610 0.0070 0.0300                      0.930494                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1610 0.1610 | 
| library hold check                        |  0.0350 0.1960 | 
| data required time                        |  0.1960        | 
|                                           |                | 
| data arrival time                         |  0.2850        | 
| data required time                        | -0.1960        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0890        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[24]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000 14.8147  20.4448  35.2595           8       100      c             | 
|    outB/reset                 Rise  0.2000 0.0000                                                                           | 
|    outB/i_0_1/A       INV_X4  Rise  0.2030 0.0030 0.0000          6.25843                                                   | 
|    outB/i_0_1/ZN      INV_X4  Fall  0.2240 0.0210 0.0170 30.0029  29.3201  59.323            32      100                    | 
|    outB/i_0_26/A1     AND2_X1 Fall  0.2310 0.0070 0.0170          0.874832                                                  | 
|    outB/i_0_26/ZN     AND2_X1 Fall  0.2640 0.0330 0.0060 0.949133 1.06234  2.01148           1       100                    | 
|    outB/out_reg[24]/D DFF_X1  Fall  0.2640 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[24]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0640 0.0070 0.0120                      5.70005                                     F             | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0870 0.0230 0.0200             14.8586  15.9184  30.777            2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1030 0.0160 0.0250    0.0020            7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1480 0.0450 0.0260             47.8641  30.3889  78.253            32      100      FA   K        | 
|    outB/out_reg[24]/CK         DFF_X1        Rise  0.1650 0.0170 0.0310                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1650 0.1650 | 
| library hold check                        |  0.0080 0.1730 | 
| data required time                        |  0.1730        | 
|                                           |                | 
| data arrival time                         |  0.2640        | 
| data required time                        | -0.1730        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0910        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[23]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000 14.8147  20.4448  35.2595           8       100      c             | 
|    outB/reset                 Rise  0.2000 0.0000                                                                           | 
|    outB/i_0_1/A       INV_X4  Rise  0.2030 0.0030 0.0000          6.25843                                                   | 
|    outB/i_0_1/ZN      INV_X4  Fall  0.2240 0.0210 0.0170 30.0029  29.3201  59.323            32      100                    | 
|    outB/i_0_25/A1     AND2_X1 Fall  0.2320 0.0080 0.0170          0.874832                                                  | 
|    outB/i_0_25/ZN     AND2_X1 Fall  0.2640 0.0320 0.0060 0.286806 1.06234  1.34915           1       100                    | 
|    outB/out_reg[23]/D DFF_X1  Fall  0.2640 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[23]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0640 0.0070 0.0120                      5.70005                                     F             | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0870 0.0230 0.0200             14.8586  15.9184  30.777            2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1030 0.0160 0.0250    0.0020            7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1480 0.0450 0.0260             47.8641  30.3889  78.253            32      100      FA   K        | 
|    outB/out_reg[23]/CK         DFF_X1        Rise  0.1640 0.0160 0.0310                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1640 0.1640 | 
| library hold check                        |  0.0080 0.1720 | 
| data required time                        |  0.1720        | 
|                                           |                | 
| data arrival time                         |  0.2640        | 
| data required time                        | -0.1720        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0920        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[22]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000 14.8147  20.4448  35.2595           8       100      c             | 
|    outB/reset                 Rise  0.2000 0.0000                                                                           | 
|    outB/i_0_1/A       INV_X4  Rise  0.2030 0.0030 0.0000          6.25843                                                   | 
|    outB/i_0_1/ZN      INV_X4  Fall  0.2240 0.0210 0.0170 30.0029  29.3201  59.323            32      100                    | 
|    outB/i_0_24/A1     AND2_X1 Fall  0.2330 0.0090 0.0170          0.874832                                                  | 
|    outB/i_0_24/ZN     AND2_X1 Fall  0.2650 0.0320 0.0060 0.410985 1.06234  1.47333           1       100                    | 
|    outB/out_reg[22]/D DFF_X1  Fall  0.2650 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[22]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0640 0.0070 0.0120                      5.70005                                     F             | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0870 0.0230 0.0200             14.8586  15.9184  30.777            2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1030 0.0160 0.0250    0.0020            7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1480 0.0450 0.0260             47.8641  30.3889  78.253            32      100      FA   K        | 
|    outB/out_reg[22]/CK         DFF_X1        Rise  0.1630 0.0150 0.0310                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1630 0.1630 | 
| library hold check                        |  0.0080 0.1710 | 
| data required time                        |  0.1710        | 
|                                           |                | 
| data arrival time                         |  0.2650        | 
| data required time                        | -0.1710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0940        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[11]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000 14.8147  20.4448  35.2595           8       100      c             | 
|    outA/reset                 Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A       INV_X1  Rise  0.2040 0.0040 0.0000          1.70023                                                   | 
|    outA/i_0_1/ZN      INV_X1  Fall  0.2580 0.0540 0.0460 14.8513  27.9946  42.846            32      100                    | 
|    outA/i_0_13/A1     AND2_X1 Fall  0.2580 0.0000 0.0460          0.874832                                                  | 
|    outA/i_0_13/ZN     AND2_X1 Fall  0.3020 0.0440 0.0070 0.328427 1.06234  1.39077           1       100                    | 
|    outA/out_reg[11]/D DFF_X1  Fall  0.3020 0.0000 0.0070          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[11]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/CTS_L4_c_tid1_17/A     INV_X16       Rise  0.0440 0.0020 0.0140                      25.2281                                     F             | 
|    outA/CTS_L4_c_tid1_17/ZN    INV_X16       Fall  0.0500 0.0060 0.0040             0.256114 6.25843  6.51454           1       100      F    K        | 
|    outA/CTS_L5_c_tid1_7/A      INV_X4        Fall  0.0500 0.0000 0.0040                      5.70005                                     F             | 
|    outA/CTS_L5_c_tid1_7/ZN     INV_X4        Rise  0.0580 0.0080 0.0040             0.318107 1.8122   2.13031           1       100      F    K        | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0580 0.0000 0.0040                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1920 0.1340 0.1130             17.1517  30.3889  47.5406           32      100      FA   K        | 
|    outA/out_reg[11]/CK         DFF_X1        Rise  0.1960 0.0040 0.1130    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1960 0.1960 | 
| library hold check                        |  0.0110 0.2070 | 
| data required time                        |  0.2070        | 
|                                           |                | 
| data arrival time                         |  0.3020        | 
| data required time                        | -0.2070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0950        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[12]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000 14.8147  20.4448  35.2595           8       100      c             | 
|    outA/reset                 Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A       INV_X1  Rise  0.2040 0.0040 0.0000          1.70023                                                   | 
|    outA/i_0_1/ZN      INV_X1  Fall  0.2580 0.0540 0.0460 14.8513  27.9946  42.846            32      100                    | 
|    outA/i_0_14/A1     AND2_X1 Fall  0.2580 0.0000 0.0460          0.874832                                                  | 
|    outA/i_0_14/ZN     AND2_X1 Fall  0.3020 0.0440 0.0060 0.21949  1.06234  1.28183           1       100                    | 
|    outA/out_reg[12]/D DFF_X1  Fall  0.3020 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[12]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/CTS_L4_c_tid1_17/A     INV_X16       Rise  0.0440 0.0020 0.0140                      25.2281                                     F             | 
|    outA/CTS_L4_c_tid1_17/ZN    INV_X16       Fall  0.0500 0.0060 0.0040             0.256114 6.25843  6.51454           1       100      F    K        | 
|    outA/CTS_L5_c_tid1_7/A      INV_X4        Fall  0.0500 0.0000 0.0040                      5.70005                                     F             | 
|    outA/CTS_L5_c_tid1_7/ZN     INV_X4        Rise  0.0580 0.0080 0.0040             0.318107 1.8122   2.13031           1       100      F    K        | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0580 0.0000 0.0040                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1920 0.1340 0.1130             17.1517  30.3889  47.5406           32      100      FA   K        | 
|    outA/out_reg[12]/CK         DFF_X1        Rise  0.1960 0.0040 0.1130    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1960 0.1960 | 
| library hold check                        |  0.0110 0.2070 | 
| data required time                        |  0.2070        | 
|                                           |                | 
| data arrival time                         |  0.3020        | 
| data required time                        | -0.2070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0950        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[5]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    reset                     Rise  0.2000 0.0000 0.0000 14.8147  20.4448  35.2595           8       100      c             | 
|    outA/reset                Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A      INV_X1  Rise  0.2040 0.0040 0.0000          1.70023                                                   | 
|    outA/i_0_1/ZN     INV_X1  Fall  0.2580 0.0540 0.0460 14.8513  27.9946  42.846            32      100                    | 
|    outA/i_0_7/A1     AND2_X1 Fall  0.2590 0.0010 0.0460          0.874832                                                  | 
|    outA/i_0_7/ZN     AND2_X1 Fall  0.3030 0.0440 0.0060 0.378532 1.06234  1.44087           1       100                    | 
|    outA/out_reg[5]/D DFF_X1  Fall  0.3030 0.0000 0.0060          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[5]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/CTS_L4_c_tid1_17/A     INV_X16       Rise  0.0440 0.0020 0.0140                      25.2281                                     F             | 
|    outA/CTS_L4_c_tid1_17/ZN    INV_X16       Fall  0.0500 0.0060 0.0040             0.256114 6.25843  6.51454           1       100      F    K        | 
|    outA/CTS_L5_c_tid1_7/A      INV_X4        Fall  0.0500 0.0000 0.0040                      5.70005                                     F             | 
|    outA/CTS_L5_c_tid1_7/ZN     INV_X4        Rise  0.0580 0.0080 0.0040             0.318107 1.8122   2.13031           1       100      F    K        | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0580 0.0000 0.0040                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1920 0.1340 0.1130             17.1517  30.3889  47.5406           32      100      FA   K        | 
|    outA/out_reg[5]/CK          DFF_X1        Rise  0.1960 0.0040 0.1130    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1960 0.1960 | 
| library hold check                        |  0.0110 0.2070 | 
| data required time                        |  0.2070        | 
|                                           |                | 
| data arrival time                         |  0.3030        | 
| data required time                        | -0.2070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0960        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[6]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    reset                     Rise  0.2000 0.0000 0.0000 14.8147  20.4448  35.2595           8       100      c             | 
|    outA/reset                Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A      INV_X1  Rise  0.2040 0.0040 0.0000          1.70023                                                   | 
|    outA/i_0_1/ZN     INV_X1  Fall  0.2580 0.0540 0.0460 14.8513  27.9946  42.846            32      100                    | 
|    outA/i_0_8/A1     AND2_X1 Fall  0.2590 0.0010 0.0460          0.874832                                                  | 
|    outA/i_0_8/ZN     AND2_X1 Fall  0.3030 0.0440 0.0060 0.374566 1.06234  1.43691           1       100                    | 
|    outA/out_reg[6]/D DFF_X1  Fall  0.3030 0.0000 0.0060          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[6]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/CTS_L4_c_tid1_17/A     INV_X16       Rise  0.0440 0.0020 0.0140                      25.2281                                     F             | 
|    outA/CTS_L4_c_tid1_17/ZN    INV_X16       Fall  0.0500 0.0060 0.0040             0.256114 6.25843  6.51454           1       100      F    K        | 
|    outA/CTS_L5_c_tid1_7/A      INV_X4        Fall  0.0500 0.0000 0.0040                      5.70005                                     F             | 
|    outA/CTS_L5_c_tid1_7/ZN     INV_X4        Rise  0.0580 0.0080 0.0040             0.318107 1.8122   2.13031           1       100      F    K        | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0580 0.0000 0.0040                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1920 0.1340 0.1130             17.1517  30.3889  47.5406           32      100      FA   K        | 
|    outA/out_reg[6]/CK          DFF_X1        Rise  0.1960 0.0040 0.1130    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1960 0.1960 | 
| library hold check                        |  0.0110 0.2070 | 
| data required time                        |  0.2070        | 
|                                           |                | 
| data arrival time                         |  0.3030        | 
| data required time                        | -0.2070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0960        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[7]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    reset                     Rise  0.2000 0.0000 0.0000 14.8147  20.4448  35.2595           8       100      c             | 
|    outA/reset                Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A      INV_X1  Rise  0.2040 0.0040 0.0000          1.70023                                                   | 
|    outA/i_0_1/ZN     INV_X1  Fall  0.2580 0.0540 0.0460 14.8513  27.9946  42.846            32      100                    | 
|    outA/i_0_9/A1     AND2_X1 Fall  0.2580 0.0000 0.0460          0.874832                                                  | 
|    outA/i_0_9/ZN     AND2_X1 Fall  0.3030 0.0450 0.0060 0.745374 1.06234  1.80772           1       100                    | 
|    outA/out_reg[7]/D DFF_X1  Fall  0.3030 0.0000 0.0060          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[7]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/CTS_L4_c_tid1_17/A     INV_X16       Rise  0.0440 0.0020 0.0140                      25.2281                                     F             | 
|    outA/CTS_L4_c_tid1_17/ZN    INV_X16       Fall  0.0500 0.0060 0.0040             0.256114 6.25843  6.51454           1       100      F    K        | 
|    outA/CTS_L5_c_tid1_7/A      INV_X4        Fall  0.0500 0.0000 0.0040                      5.70005                                     F             | 
|    outA/CTS_L5_c_tid1_7/ZN     INV_X4        Rise  0.0580 0.0080 0.0040             0.318107 1.8122   2.13031           1       100      F    K        | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0580 0.0000 0.0040                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1920 0.1340 0.1130             17.1517  30.3889  47.5406           32      100      FA   K        | 
|    outA/out_reg[7]/CK          DFF_X1        Rise  0.1960 0.0040 0.1130    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1960 0.1960 | 
| library hold check                        |  0.0110 0.2070 | 
| data required time                        |  0.2070        | 
|                                           |                | 
| data arrival time                         |  0.3030        | 
| data required time                        | -0.2070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0960        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[13]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000 14.8147  20.4448  35.2595           8       100      c             | 
|    outA/reset                 Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A       INV_X1  Rise  0.2040 0.0040 0.0000          1.70023                                                   | 
|    outA/i_0_1/ZN      INV_X1  Fall  0.2580 0.0540 0.0460 14.8513  27.9946  42.846            32      100                    | 
|    outA/i_0_15/A1     AND2_X1 Fall  0.2580 0.0000 0.0460          0.874832                                                  | 
|    outA/i_0_15/ZN     AND2_X1 Fall  0.3030 0.0450 0.0060 0.803215 1.06234  1.86556           1       100                    | 
|    outA/out_reg[13]/D DFF_X1  Fall  0.3030 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[13]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/CTS_L4_c_tid1_17/A     INV_X16       Rise  0.0440 0.0020 0.0140                      25.2281                                     F             | 
|    outA/CTS_L4_c_tid1_17/ZN    INV_X16       Fall  0.0500 0.0060 0.0040             0.256114 6.25843  6.51454           1       100      F    K        | 
|    outA/CTS_L5_c_tid1_7/A      INV_X4        Fall  0.0500 0.0000 0.0040                      5.70005                                     F             | 
|    outA/CTS_L5_c_tid1_7/ZN     INV_X4        Rise  0.0580 0.0080 0.0040             0.318107 1.8122   2.13031           1       100      F    K        | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0580 0.0000 0.0040                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1920 0.1340 0.1130             17.1517  30.3889  47.5406           32      100      FA   K        | 
|    outA/out_reg[13]/CK         DFF_X1        Rise  0.1960 0.0040 0.1130    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1960 0.1960 | 
| library hold check                        |  0.0110 0.2070 | 
| data required time                        |  0.2070        | 
|                                           |                | 
| data arrival time                         |  0.3030        | 
| data required time                        | -0.2070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0960        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[14]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000 14.8147  20.4448  35.2595           8       100      c             | 
|    outA/reset                 Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A       INV_X1  Rise  0.2040 0.0040 0.0000          1.70023                                                   | 
|    outA/i_0_1/ZN      INV_X1  Fall  0.2580 0.0540 0.0460 14.8513  27.9946  42.846            32      100                    | 
|    outA/i_0_16/A1     AND2_X1 Fall  0.2580 0.0000 0.0460          0.874832                                                  | 
|    outA/i_0_16/ZN     AND2_X1 Fall  0.3030 0.0450 0.0060 0.615127 1.06234  1.67747           1       100                    | 
|    outA/out_reg[14]/D DFF_X1  Fall  0.3030 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[14]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/CTS_L4_c_tid1_17/A     INV_X16       Rise  0.0440 0.0020 0.0140                      25.2281                                     F             | 
|    outA/CTS_L4_c_tid1_17/ZN    INV_X16       Fall  0.0500 0.0060 0.0040             0.256114 6.25843  6.51454           1       100      F    K        | 
|    outA/CTS_L5_c_tid1_7/A      INV_X4        Fall  0.0500 0.0000 0.0040                      5.70005                                     F             | 
|    outA/CTS_L5_c_tid1_7/ZN     INV_X4        Rise  0.0580 0.0080 0.0040             0.318107 1.8122   2.13031           1       100      F    K        | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0580 0.0000 0.0040                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1920 0.1340 0.1130             17.1517  30.3889  47.5406           32      100      FA   K        | 
|    outA/out_reg[14]/CK         DFF_X1        Rise  0.1960 0.0040 0.1130    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1960 0.1960 | 
| library hold check                        |  0.0110 0.2070 | 
| data required time                        |  0.2070        | 
|                                           |                | 
| data arrival time                         |  0.3030        | 
| data required time                        | -0.2070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0960        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[16]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000 14.8147  20.4448  35.2595           8       100      c             | 
|    outA/reset                 Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A       INV_X1  Rise  0.2040 0.0040 0.0000          1.70023                                                   | 
|    outA/i_0_1/ZN      INV_X1  Fall  0.2580 0.0540 0.0460 14.8513  27.9946  42.846            32      100                    | 
|    outA/i_0_18/A1     AND2_X1 Fall  0.2590 0.0010 0.0460          0.874832                                                  | 
|    outA/i_0_18/ZN     AND2_X1 Fall  0.3030 0.0440 0.0060 0.365058 1.06234  1.4274            1       100                    | 
|    outA/out_reg[16]/D DFF_X1  Fall  0.3030 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[16]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/CTS_L4_c_tid1_17/A     INV_X16       Rise  0.0440 0.0020 0.0140                      25.2281                                     F             | 
|    outA/CTS_L4_c_tid1_17/ZN    INV_X16       Fall  0.0500 0.0060 0.0040             0.256114 6.25843  6.51454           1       100      F    K        | 
|    outA/CTS_L5_c_tid1_7/A      INV_X4        Fall  0.0500 0.0000 0.0040                      5.70005                                     F             | 
|    outA/CTS_L5_c_tid1_7/ZN     INV_X4        Rise  0.0580 0.0080 0.0040             0.318107 1.8122   2.13031           1       100      F    K        | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0580 0.0000 0.0040                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1920 0.1340 0.1130             17.1517  30.3889  47.5406           32      100      FA   K        | 
|    outA/out_reg[16]/CK         DFF_X1        Rise  0.1960 0.0040 0.1130    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1960 0.1960 | 
| library hold check                        |  0.0110 0.2070 | 
| data required time                        |  0.2070        | 
|                                           |                | 
| data arrival time                         |  0.3030        | 
| data required time                        | -0.2070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0960        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[21]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000 14.8147  20.4448  35.2595           8       100      c             | 
|    outB/reset                 Rise  0.2000 0.0000                                                                           | 
|    outB/i_0_1/A       INV_X4  Rise  0.2030 0.0030 0.0000          6.25843                                                   | 
|    outB/i_0_1/ZN      INV_X4  Fall  0.2240 0.0210 0.0170 30.0029  29.3201  59.323            32      100                    | 
|    outB/i_0_23/A1     AND2_X1 Fall  0.2350 0.0110 0.0170          0.874832                                                  | 
|    outB/i_0_23/ZN     AND2_X1 Fall  0.2670 0.0320 0.0060 0.339799 1.06234  1.40214           1       100                    | 
|    outB/out_reg[21]/D DFF_X1  Fall  0.2670 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[21]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0640 0.0070 0.0120                      5.70005                                     F             | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0870 0.0230 0.0200             14.8586  15.9184  30.777            2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1030 0.0160 0.0250    0.0020            7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1480 0.0450 0.0260             47.8641  30.3889  78.253            32      100      FA   K        | 
|    outB/out_reg[21]/CK         DFF_X1        Rise  0.1620 0.0140 0.0310                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1620 0.1620 | 
| library hold check                        |  0.0080 0.1700 | 
| data required time                        |  0.1700        | 
|                                           |                | 
| data arrival time                         |  0.2670        | 
| data required time                        | -0.1700        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0970        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[3]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    reset                     Rise  0.2000 0.0000 0.0000 14.8147  20.4448  35.2595           8       100      c             | 
|    outA/reset                Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A      INV_X1  Rise  0.2040 0.0040 0.0000          1.70023                                                   | 
|    outA/i_0_1/ZN     INV_X1  Fall  0.2580 0.0540 0.0460 14.8513  27.9946  42.846            32      100                    | 
|    outA/i_0_5/A1     AND2_X1 Fall  0.2590 0.0010 0.0460          0.874832                                                  | 
|    outA/i_0_5/ZN     AND2_X1 Fall  0.3040 0.0450 0.0060 0.651788 1.06234  1.71413           1       100                    | 
|    outA/out_reg[3]/D DFF_X1  Fall  0.3040 0.0000 0.0060          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[3]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/CTS_L4_c_tid1_17/A     INV_X16       Rise  0.0440 0.0020 0.0140                      25.2281                                     F             | 
|    outA/CTS_L4_c_tid1_17/ZN    INV_X16       Fall  0.0500 0.0060 0.0040             0.256114 6.25843  6.51454           1       100      F    K        | 
|    outA/CTS_L5_c_tid1_7/A      INV_X4        Fall  0.0500 0.0000 0.0040                      5.70005                                     F             | 
|    outA/CTS_L5_c_tid1_7/ZN     INV_X4        Rise  0.0580 0.0080 0.0040             0.318107 1.8122   2.13031           1       100      F    K        | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0580 0.0000 0.0040                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1920 0.1340 0.1130             17.1517  30.3889  47.5406           32      100      FA   K        | 
|    outA/out_reg[3]/CK          DFF_X1        Rise  0.1960 0.0040 0.1130    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1960 0.1960 | 
| library hold check                        |  0.0110 0.2070 | 
| data required time                        |  0.2070        | 
|                                           |                | 
| data arrival time                         |  0.3040        | 
| data required time                        | -0.2070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0970        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[4]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    reset                     Rise  0.2000 0.0000 0.0000 14.8147  20.4448  35.2595           8       100      c             | 
|    outA/reset                Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A      INV_X1  Rise  0.2040 0.0040 0.0000          1.70023                                                   | 
|    outA/i_0_1/ZN     INV_X1  Fall  0.2580 0.0540 0.0460 14.8513  27.9946  42.846            32      100                    | 
|    outA/i_0_6/A1     AND2_X1 Fall  0.2590 0.0010 0.0460          0.874832                                                  | 
|    outA/i_0_6/ZN     AND2_X1 Fall  0.3040 0.0450 0.0060 0.761174 1.06234  1.82352           1       100                    | 
|    outA/out_reg[4]/D DFF_X1  Fall  0.3040 0.0000 0.0060          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[4]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/CTS_L4_c_tid1_17/A     INV_X16       Rise  0.0440 0.0020 0.0140                      25.2281                                     F             | 
|    outA/CTS_L4_c_tid1_17/ZN    INV_X16       Fall  0.0500 0.0060 0.0040             0.256114 6.25843  6.51454           1       100      F    K        | 
|    outA/CTS_L5_c_tid1_7/A      INV_X4        Fall  0.0500 0.0000 0.0040                      5.70005                                     F             | 
|    outA/CTS_L5_c_tid1_7/ZN     INV_X4        Rise  0.0580 0.0080 0.0040             0.318107 1.8122   2.13031           1       100      F    K        | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0580 0.0000 0.0040                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1920 0.1340 0.1130             17.1517  30.3889  47.5406           32      100      FA   K        | 
|    outA/out_reg[4]/CK          DFF_X1        Rise  0.1960 0.0040 0.1130    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1960 0.1960 | 
| library hold check                        |  0.0110 0.2070 | 
| data required time                        |  0.2070        | 
|                                           |                | 
| data arrival time                         |  0.3040        | 
| data required time                        | -0.2070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0970        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[9]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    reset                     Rise  0.2000 0.0000 0.0000 14.8147  20.4448  35.2595           8       100      c             | 
|    outA/reset                Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A      INV_X1  Rise  0.2040 0.0040 0.0000          1.70023                                                   | 
|    outA/i_0_1/ZN     INV_X1  Fall  0.2580 0.0540 0.0460 14.8513  27.9946  42.846            32      100                    | 
|    outA/i_0_11/A1    AND2_X1 Fall  0.2590 0.0010 0.0460          0.874832                                                  | 
|    outA/i_0_11/ZN    AND2_X1 Fall  0.3040 0.0450 0.0070 0.78095  1.06234  1.84329           1       100                    | 
|    outA/out_reg[9]/D DFF_X1  Fall  0.3040 0.0000 0.0070          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[9]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/CTS_L4_c_tid1_17/A     INV_X16       Rise  0.0440 0.0020 0.0140                      25.2281                                     F             | 
|    outA/CTS_L4_c_tid1_17/ZN    INV_X16       Fall  0.0500 0.0060 0.0040             0.256114 6.25843  6.51454           1       100      F    K        | 
|    outA/CTS_L5_c_tid1_7/A      INV_X4        Fall  0.0500 0.0000 0.0040                      5.70005                                     F             | 
|    outA/CTS_L5_c_tid1_7/ZN     INV_X4        Rise  0.0580 0.0080 0.0040             0.318107 1.8122   2.13031           1       100      F    K        | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0580 0.0000 0.0040                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1920 0.1340 0.1130             17.1517  30.3889  47.5406           32      100      FA   K        | 
|    outA/out_reg[9]/CK          DFF_X1        Rise  0.1960 0.0040 0.1130    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1960 0.1960 | 
| library hold check                        |  0.0110 0.2070 | 
| data required time                        |  0.2070        | 
|                                           |                | 
| data arrival time                         |  0.3040        | 
| data required time                        | -0.2070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0970        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[10]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000 14.8147  20.4448  35.2595           8       100      c             | 
|    outA/reset                 Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A       INV_X1  Rise  0.2040 0.0040 0.0000          1.70023                                                   | 
|    outA/i_0_1/ZN      INV_X1  Fall  0.2580 0.0540 0.0460 14.8513  27.9946  42.846            32      100                    | 
|    outA/i_0_12/A1     AND2_X1 Fall  0.2590 0.0010 0.0460          0.874832                                                  | 
|    outA/i_0_12/ZN     AND2_X1 Fall  0.3040 0.0450 0.0070 0.681284 1.06234  1.74363           1       100                    | 
|    outA/out_reg[10]/D DFF_X1  Fall  0.3040 0.0000 0.0070          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[10]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/CTS_L4_c_tid1_17/A     INV_X16       Rise  0.0440 0.0020 0.0140                      25.2281                                     F             | 
|    outA/CTS_L4_c_tid1_17/ZN    INV_X16       Fall  0.0500 0.0060 0.0040             0.256114 6.25843  6.51454           1       100      F    K        | 
|    outA/CTS_L5_c_tid1_7/A      INV_X4        Fall  0.0500 0.0000 0.0040                      5.70005                                     F             | 
|    outA/CTS_L5_c_tid1_7/ZN     INV_X4        Rise  0.0580 0.0080 0.0040             0.318107 1.8122   2.13031           1       100      F    K        | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0580 0.0000 0.0040                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1920 0.1340 0.1130             17.1517  30.3889  47.5406           32      100      FA   K        | 
|    outA/out_reg[10]/CK         DFF_X1        Rise  0.1960 0.0040 0.1130    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1960 0.1960 | 
| library hold check                        |  0.0110 0.2070 | 
| data required time                        |  0.2070        | 
|                                           |                | 
| data arrival time                         |  0.3040        | 
| data required time                        | -0.2070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0970        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[15]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000 14.8147  20.4448  35.2595           8       100      c             | 
|    outA/reset                 Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A       INV_X1  Rise  0.2040 0.0040 0.0000          1.70023                                                   | 
|    outA/i_0_1/ZN      INV_X1  Fall  0.2580 0.0540 0.0460 14.8513  27.9946  42.846            32      100                    | 
|    outA/i_0_17/A1     AND2_X1 Fall  0.2590 0.0010 0.0460          0.874832                                                  | 
|    outA/i_0_17/ZN     AND2_X1 Fall  0.3040 0.0450 0.0060 0.612454 1.06234  1.6748            1       100                    | 
|    outA/out_reg[15]/D DFF_X1  Fall  0.3040 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[15]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/CTS_L4_c_tid1_17/A     INV_X16       Rise  0.0440 0.0020 0.0140                      25.2281                                     F             | 
|    outA/CTS_L4_c_tid1_17/ZN    INV_X16       Fall  0.0500 0.0060 0.0040             0.256114 6.25843  6.51454           1       100      F    K        | 
|    outA/CTS_L5_c_tid1_7/A      INV_X4        Fall  0.0500 0.0000 0.0040                      5.70005                                     F             | 
|    outA/CTS_L5_c_tid1_7/ZN     INV_X4        Rise  0.0580 0.0080 0.0040             0.318107 1.8122   2.13031           1       100      F    K        | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0580 0.0000 0.0040                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1920 0.1340 0.1130             17.1517  30.3889  47.5406           32      100      FA   K        | 
|    outA/out_reg[15]/CK         DFF_X1        Rise  0.1960 0.0040 0.1130    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1960 0.1960 | 
| library hold check                        |  0.0110 0.2070 | 
| data required time                        |  0.2070        | 
|                                           |                | 
| data arrival time                         |  0.3040        | 
| data required time                        | -0.2070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0970        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[19]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000 14.8147  20.4448  35.2595           8       100      c             | 
|    outA/reset                 Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A       INV_X1  Rise  0.2040 0.0040 0.0000          1.70023                                                   | 
|    outA/i_0_1/ZN      INV_X1  Fall  0.2580 0.0540 0.0460 14.8513  27.9946  42.846            32      100                    | 
|    outA/i_0_21/A1     AND2_X1 Fall  0.2610 0.0030 0.0460          0.874832                                                  | 
|    outA/i_0_21/ZN     AND2_X1 Fall  0.3060 0.0450 0.0060 0.72948  1.06234  1.79182           1       100                    | 
|    outA/out_reg[19]/D DFF_X1  Fall  0.3060 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[19]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/CTS_L4_c_tid1_17/A     INV_X16       Rise  0.0440 0.0020 0.0140                      25.2281                                     F             | 
|    outA/CTS_L4_c_tid1_17/ZN    INV_X16       Fall  0.0500 0.0060 0.0040             0.256114 6.25843  6.51454           1       100      F    K        | 
|    outA/CTS_L5_c_tid1_7/A      INV_X4        Fall  0.0500 0.0000 0.0040                      5.70005                                     F             | 
|    outA/CTS_L5_c_tid1_7/ZN     INV_X4        Rise  0.0580 0.0080 0.0040             0.318107 1.8122   2.13031           1       100      F    K        | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0580 0.0000 0.0040                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1920 0.1340 0.1130             17.1517  30.3889  47.5406           32      100      FA   K        | 
|    outA/out_reg[19]/CK         DFF_X1        Rise  0.1980 0.0060 0.1130    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1980 0.1980 | 
| library hold check                        |  0.0110 0.2090 | 
| data required time                        |  0.2090        | 
|                                           |                | 
| data arrival time                         |  0.3060        | 
| data required time                        | -0.2090        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0970        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[0]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    reset                     Rise  0.2000 0.0000 0.0000 14.8147  20.4448  35.2595           8       100      c             | 
|    outA/reset                Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A      INV_X1  Rise  0.2040 0.0040 0.0000          1.70023                                                   | 
|    outA/i_0_1/ZN     INV_X1  Fall  0.2580 0.0540 0.0460 14.8513  27.9946  42.846            32      100                    | 
|    outA/i_0_2/A1     AND2_X1 Fall  0.2600 0.0020 0.0460          0.874832                                                  | 
|    outA/i_0_2/ZN     AND2_X1 Fall  0.3050 0.0450 0.0060 0.584495 1.06234  1.64684           1       100                    | 
|    outA/out_reg[0]/D DFF_X1  Fall  0.3050 0.0000 0.0060          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[0]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/CTS_L4_c_tid1_17/A     INV_X16       Rise  0.0440 0.0020 0.0140                      25.2281                                     F             | 
|    outA/CTS_L4_c_tid1_17/ZN    INV_X16       Fall  0.0500 0.0060 0.0040             0.256114 6.25843  6.51454           1       100      F    K        | 
|    outA/CTS_L5_c_tid1_7/A      INV_X4        Fall  0.0500 0.0000 0.0040                      5.70005                                     F             | 
|    outA/CTS_L5_c_tid1_7/ZN     INV_X4        Rise  0.0580 0.0080 0.0040             0.318107 1.8122   2.13031           1       100      F    K        | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0580 0.0000 0.0040                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1920 0.1340 0.1130             17.1517  30.3889  47.5406           32      100      FA   K        | 
|    outA/out_reg[0]/CK          DFF_X1        Rise  0.1960 0.0040 0.1130    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1960 0.1960 | 
| library hold check                        |  0.0110 0.2070 | 
| data required time                        |  0.2070        | 
|                                           |                | 
| data arrival time                         |  0.3050        | 
| data required time                        | -0.2070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0980        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[1]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    reset                     Rise  0.2000 0.0000 0.0000 14.8147  20.4448  35.2595           8       100      c             | 
|    outA/reset                Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A      INV_X1  Rise  0.2040 0.0040 0.0000          1.70023                                                   | 
|    outA/i_0_1/ZN     INV_X1  Fall  0.2580 0.0540 0.0460 14.8513  27.9946  42.846            32      100                    | 
|    outA/i_0_3/A1     AND2_X1 Fall  0.2600 0.0020 0.0460          0.874832                                                  | 
|    outA/i_0_3/ZN     AND2_X1 Fall  0.3050 0.0450 0.0060 0.46227  1.06234  1.52461           1       100                    | 
|    outA/out_reg[1]/D DFF_X1  Fall  0.3050 0.0000 0.0060          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[1]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/CTS_L4_c_tid1_17/A     INV_X16       Rise  0.0440 0.0020 0.0140                      25.2281                                     F             | 
|    outA/CTS_L4_c_tid1_17/ZN    INV_X16       Fall  0.0500 0.0060 0.0040             0.256114 6.25843  6.51454           1       100      F    K        | 
|    outA/CTS_L5_c_tid1_7/A      INV_X4        Fall  0.0500 0.0000 0.0040                      5.70005                                     F             | 
|    outA/CTS_L5_c_tid1_7/ZN     INV_X4        Rise  0.0580 0.0080 0.0040             0.318107 1.8122   2.13031           1       100      F    K        | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0580 0.0000 0.0040                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1920 0.1340 0.1130             17.1517  30.3889  47.5406           32      100      FA   K        | 
|    outA/out_reg[1]/CK          DFF_X1        Rise  0.1960 0.0040 0.1130    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1960 0.1960 | 
| library hold check                        |  0.0110 0.2070 | 
| data required time                        |  0.2070        | 
|                                           |                | 
| data arrival time                         |  0.3050        | 
| data required time                        | -0.2070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0980        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[2]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    reset                     Rise  0.2000 0.0000 0.0000 14.8147  20.4448  35.2595           8       100      c             | 
|    outA/reset                Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A      INV_X1  Rise  0.2040 0.0040 0.0000          1.70023                                                   | 
|    outA/i_0_1/ZN     INV_X1  Fall  0.2580 0.0540 0.0460 14.8513  27.9946  42.846            32      100                    | 
|    outA/i_0_4/A1     AND2_X1 Fall  0.2600 0.0020 0.0460          0.874832                                                  | 
|    outA/i_0_4/ZN     AND2_X1 Fall  0.3050 0.0450 0.0060 0.469881 1.06234  1.53222           1       100                    | 
|    outA/out_reg[2]/D DFF_X1  Fall  0.3050 0.0000 0.0060          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[2]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/CTS_L4_c_tid1_17/A     INV_X16       Rise  0.0440 0.0020 0.0140                      25.2281                                     F             | 
|    outA/CTS_L4_c_tid1_17/ZN    INV_X16       Fall  0.0500 0.0060 0.0040             0.256114 6.25843  6.51454           1       100      F    K        | 
|    outA/CTS_L5_c_tid1_7/A      INV_X4        Fall  0.0500 0.0000 0.0040                      5.70005                                     F             | 
|    outA/CTS_L5_c_tid1_7/ZN     INV_X4        Rise  0.0580 0.0080 0.0040             0.318107 1.8122   2.13031           1       100      F    K        | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0580 0.0000 0.0040                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1920 0.1340 0.1130             17.1517  30.3889  47.5406           32      100      FA   K        | 
|    outA/out_reg[2]/CK          DFF_X1        Rise  0.1960 0.0040 0.1130    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1960 0.1960 | 
| library hold check                        |  0.0110 0.2070 | 
| data required time                        |  0.2070        | 
|                                           |                | 
| data arrival time                         |  0.3050        | 
| data required time                        | -0.2070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0980        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[8]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    reset                     Rise  0.2000 0.0000 0.0000 14.8147  20.4448  35.2595           8       100      c             | 
|    outA/reset                Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A      INV_X1  Rise  0.2040 0.0040 0.0000          1.70023                                                   | 
|    outA/i_0_1/ZN     INV_X1  Fall  0.2580 0.0540 0.0460 14.8513  27.9946  42.846            32      100                    | 
|    outA/i_0_10/A1    AND2_X1 Fall  0.2590 0.0010 0.0460          0.874832                                                  | 
|    outA/i_0_10/ZN    AND2_X1 Fall  0.3050 0.0460 0.0060 0.862823 1.06234  1.92517           1       100                    | 
|    outA/out_reg[8]/D DFF_X1  Fall  0.3050 0.0000 0.0060          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[8]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/CTS_L4_c_tid1_17/A     INV_X16       Rise  0.0440 0.0020 0.0140                      25.2281                                     F             | 
|    outA/CTS_L4_c_tid1_17/ZN    INV_X16       Fall  0.0500 0.0060 0.0040             0.256114 6.25843  6.51454           1       100      F    K        | 
|    outA/CTS_L5_c_tid1_7/A      INV_X4        Fall  0.0500 0.0000 0.0040                      5.70005                                     F             | 
|    outA/CTS_L5_c_tid1_7/ZN     INV_X4        Rise  0.0580 0.0080 0.0040             0.318107 1.8122   2.13031           1       100      F    K        | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0580 0.0000 0.0040                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1920 0.1340 0.1130             17.1517  30.3889  47.5406           32      100      FA   K        | 
|    outA/out_reg[8]/CK          DFF_X1        Rise  0.1960 0.0040 0.1130    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1960 0.1960 | 
| library hold check                        |  0.0110 0.2070 | 
| data required time                        |  0.2070        | 
|                                           |                | 
| data arrival time                         |  0.3050        | 
| data required time                        | -0.2070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0980        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[17]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000 14.8147  20.4448  35.2595           8       100      c             | 
|    outA/reset                 Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A       INV_X1  Rise  0.2040 0.0040 0.0000          1.70023                                                   | 
|    outA/i_0_1/ZN      INV_X1  Fall  0.2580 0.0540 0.0460 14.8513  27.9946  42.846            32      100                    | 
|    outA/i_0_19/A1     AND2_X1 Fall  0.2600 0.0020 0.0460          0.874832                                                  | 
|    outA/i_0_19/ZN     AND2_X1 Fall  0.3050 0.0450 0.0060 0.608227 1.06234  1.67057           1       100                    | 
|    outA/out_reg[17]/D DFF_X1  Fall  0.3050 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[17]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/CTS_L4_c_tid1_17/A     INV_X16       Rise  0.0440 0.0020 0.0140                      25.2281                                     F             | 
|    outA/CTS_L4_c_tid1_17/ZN    INV_X16       Fall  0.0500 0.0060 0.0040             0.256114 6.25843  6.51454           1       100      F    K        | 
|    outA/CTS_L5_c_tid1_7/A      INV_X4        Fall  0.0500 0.0000 0.0040                      5.70005                                     F             | 
|    outA/CTS_L5_c_tid1_7/ZN     INV_X4        Rise  0.0580 0.0080 0.0040             0.318107 1.8122   2.13031           1       100      F    K        | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0580 0.0000 0.0040                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1920 0.1340 0.1130             17.1517  30.3889  47.5406           32      100      FA   K        | 
|    outA/out_reg[17]/CK         DFF_X1        Rise  0.1960 0.0040 0.1130    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1960 0.1960 | 
| library hold check                        |  0.0110 0.2070 | 
| data required time                        |  0.2070        | 
|                                           |                | 
| data arrival time                         |  0.3050        | 
| data required time                        | -0.2070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0980        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[18]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000 14.8147  20.4448  35.2595           8       100      c             | 
|    outA/reset                 Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A       INV_X1  Rise  0.2040 0.0040 0.0000          1.70023                                                   | 
|    outA/i_0_1/ZN      INV_X1  Fall  0.2580 0.0540 0.0460 14.8513  27.9946  42.846            32      100                    | 
|    outA/i_0_20/A1     AND2_X1 Fall  0.2600 0.0020 0.0460          0.874832                                                  | 
|    outA/i_0_20/ZN     AND2_X1 Fall  0.3050 0.0450 0.0060 0.478215 1.06234  1.54056           1       100                    | 
|    outA/out_reg[18]/D DFF_X1  Fall  0.3050 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[18]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/CTS_L4_c_tid1_17/A     INV_X16       Rise  0.0440 0.0020 0.0140                      25.2281                                     F             | 
|    outA/CTS_L4_c_tid1_17/ZN    INV_X16       Fall  0.0500 0.0060 0.0040             0.256114 6.25843  6.51454           1       100      F    K        | 
|    outA/CTS_L5_c_tid1_7/A      INV_X4        Fall  0.0500 0.0000 0.0040                      5.70005                                     F             | 
|    outA/CTS_L5_c_tid1_7/ZN     INV_X4        Rise  0.0580 0.0080 0.0040             0.318107 1.8122   2.13031           1       100      F    K        | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0580 0.0000 0.0040                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1920 0.1340 0.1130             17.1517  30.3889  47.5406           32      100      FA   K        | 
|    outA/out_reg[18]/CK         DFF_X1        Rise  0.1960 0.0040 0.1130    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1960 0.1960 | 
| library hold check                        |  0.0110 0.2070 | 
| data required time                        |  0.2070        | 
|                                           |                | 
| data arrival time                         |  0.3050        | 
| data required time                        | -0.2070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0980        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[21]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000 14.8147  20.4448  35.2595           8       100      c             | 
|    outA/reset                 Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A       INV_X1  Rise  0.2040 0.0040 0.0000          1.70023                                                   | 
|    outA/i_0_1/ZN      INV_X1  Fall  0.2580 0.0540 0.0460 14.8513  27.9946  42.846            32      100                    | 
|    outA/i_0_23/A1     AND2_X1 Fall  0.2620 0.0040 0.0460          0.874832                                                  | 
|    outA/i_0_23/ZN     AND2_X1 Fall  0.3070 0.0450 0.0060 0.603256 1.06234  1.6656            1       100                    | 
|    outA/out_reg[21]/D DFF_X1  Fall  0.3070 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[21]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/CTS_L4_c_tid1_17/A     INV_X16       Rise  0.0440 0.0020 0.0140                      25.2281                                     F             | 
|    outA/CTS_L4_c_tid1_17/ZN    INV_X16       Fall  0.0500 0.0060 0.0040             0.256114 6.25843  6.51454           1       100      F    K        | 
|    outA/CTS_L5_c_tid1_7/A      INV_X4        Fall  0.0500 0.0000 0.0040                      5.70005                                     F             | 
|    outA/CTS_L5_c_tid1_7/ZN     INV_X4        Rise  0.0580 0.0080 0.0040             0.318107 1.8122   2.13031           1       100      F    K        | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0580 0.0000 0.0040                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1920 0.1340 0.1130             17.1517  30.3889  47.5406           32      100      FA   K        | 
|    outA/out_reg[21]/CK         DFF_X1        Rise  0.1980 0.0060 0.1130    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1980 0.1980 | 
| library hold check                        |  0.0110 0.2090 | 
| data required time                        |  0.2090        | 
|                                           |                | 
| data arrival time                         |  0.3070        | 
| data required time                        | -0.2090        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0980        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[26]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000  0.0000 0.0000             14.8147  20.4448  35.2595           8       100      c             | 
|    outA/reset                 Rise  0.2000  0.0000                                                                                       | 
|    outA/i_0_1/A       INV_X1  Rise  0.2040  0.0040 0.0000                      1.70023                                                   | 
|    outA/i_0_1/ZN      INV_X1  Fall  0.2580  0.0540 0.0460             14.8513  27.9946  42.846            32      100                    | 
|    outA/i_0_28/A1     AND2_X1 Fall  0.2630  0.0050 0.0460                      0.874832                                                  | 
|    outA/i_0_28/ZN     AND2_X1 Fall  0.3100  0.0470 0.0070             1.5387   1.06234  2.60104           1       100                    | 
|    outA/out_reg[26]/D DFF_X1  Fall  0.3090 -0.0010 0.0070    -0.0010           1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[26]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/CTS_L4_c_tid1_17/A     INV_X16       Rise  0.0440 0.0020 0.0140                      25.2281                                     F             | 
|    outA/CTS_L4_c_tid1_17/ZN    INV_X16       Fall  0.0500 0.0060 0.0040             0.256114 6.25843  6.51454           1       100      F    K        | 
|    outA/CTS_L5_c_tid1_7/A      INV_X4        Fall  0.0500 0.0000 0.0040                      5.70005                                     F             | 
|    outA/CTS_L5_c_tid1_7/ZN     INV_X4        Rise  0.0580 0.0080 0.0040             0.318107 1.8122   2.13031           1       100      F    K        | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0580 0.0000 0.0040                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1920 0.1340 0.1130             17.1517  30.3889  47.5406           32      100      FA   K        | 
|    outA/out_reg[26]/CK         DFF_X1        Rise  0.2000 0.0080 0.1130    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2000 0.2000 | 
| library hold check                        |  0.0110 0.2110 | 
| data required time                        |  0.2110        | 
|                                           |                | 
| data arrival time                         |  0.3090        | 
| data required time                        | -0.2110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0980        | 
--------------------------------------------------------------


 Timing Path to outB/out_reg[20]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outB/out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000 14.8147  20.4448  35.2595           8       100      c             | 
|    outB/reset                 Rise  0.2000 0.0000                                                                           | 
|    outB/i_0_1/A       INV_X4  Rise  0.2030 0.0030 0.0000          6.25843                                                   | 
|    outB/i_0_1/ZN      INV_X4  Fall  0.2240 0.0210 0.0170 30.0029  29.3201  59.323            32      100                    | 
|    outB/i_0_22/A1     AND2_X1 Fall  0.2360 0.0120 0.0170          0.874832                                                  | 
|    outB/i_0_22/ZN     AND2_X1 Fall  0.2680 0.0320 0.0060 0.258087 1.06234  1.32043           1       100                    | 
|    outB/out_reg[20]/D DFF_X1  Fall  0.2680 0.0000 0.0060          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[20]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0420 0.0000                                                                                       | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0420 0.0000                                                                                       | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0430 0.0010 0.0140                      6.25843                                     F             | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0570 0.0140 0.0100             10.4252  18.0691  28.4943           2       100      F    K        | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0640 0.0070 0.0120                      5.70005                                     F             | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0870 0.0230 0.0200             14.8586  15.9184  30.777            2       100      F    K        | 
|    outB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1030 0.0160 0.0250    0.0020            7.95918                                     FA            | 
|    outB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1480 0.0450 0.0260             47.8641  30.3889  78.253            32      100      FA   K        | 
|    outB/out_reg[20]/CK         DFF_X1        Rise  0.1610 0.0130 0.0310                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1610 0.1610 | 
| library hold check                        |  0.0080 0.1690 | 
| data required time                        |  0.1690        | 
|                                           |                | 
| data arrival time                         |  0.2680        | 
| data required time                        | -0.1690        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0990        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[20]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000 14.8147  20.4448  35.2595           8       100      c             | 
|    outA/reset                 Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A       INV_X1  Rise  0.2040 0.0040 0.0000          1.70023                                                   | 
|    outA/i_0_1/ZN      INV_X1  Fall  0.2580 0.0540 0.0460 14.8513  27.9946  42.846            32      100                    | 
|    outA/i_0_22/A1     AND2_X1 Fall  0.2620 0.0040 0.0460          0.874832                                                  | 
|    outA/i_0_22/ZN     AND2_X1 Fall  0.3080 0.0460 0.0070 1.16624  1.06234  2.22858           1       100                    | 
|    outA/out_reg[20]/D DFF_X1  Fall  0.3080 0.0000 0.0070          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[20]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/CTS_L4_c_tid1_17/A     INV_X16       Rise  0.0440 0.0020 0.0140                      25.2281                                     F             | 
|    outA/CTS_L4_c_tid1_17/ZN    INV_X16       Fall  0.0500 0.0060 0.0040             0.256114 6.25843  6.51454           1       100      F    K        | 
|    outA/CTS_L5_c_tid1_7/A      INV_X4        Fall  0.0500 0.0000 0.0040                      5.70005                                     F             | 
|    outA/CTS_L5_c_tid1_7/ZN     INV_X4        Rise  0.0580 0.0080 0.0040             0.318107 1.8122   2.13031           1       100      F    K        | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0580 0.0000 0.0040                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1920 0.1340 0.1130             17.1517  30.3889  47.5406           32      100      FA   K        | 
|    outA/out_reg[20]/CK         DFF_X1        Rise  0.1980 0.0060 0.1130    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1980 0.1980 | 
| library hold check                        |  0.0110 0.2090 | 
| data required time                        |  0.2090        | 
|                                           |                | 
| data arrival time                         |  0.3080        | 
| data required time                        | -0.2090        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0990        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[28]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000 14.8147  20.4448  35.2595           8       100      c             | 
|    outA/reset                 Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A       INV_X1  Rise  0.2040 0.0040 0.0000          1.70023                                                   | 
|    outA/i_0_1/ZN      INV_X1  Fall  0.2580 0.0540 0.0460 14.8513  27.9946  42.846            32      100                    | 
|    outA/i_0_30/A1     AND2_X1 Fall  0.2630 0.0050 0.0460          0.874832                                                  | 
|    outA/i_0_30/ZN     AND2_X1 Fall  0.3100 0.0470 0.0080 1.49367  1.06234  2.55601           1       100                    | 
|    outA/out_reg[28]/D DFF_X1  Fall  0.3100 0.0000 0.0080          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[28]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/CTS_L4_c_tid1_17/A     INV_X16       Rise  0.0440 0.0020 0.0140                      25.2281                                     F             | 
|    outA/CTS_L4_c_tid1_17/ZN    INV_X16       Fall  0.0500 0.0060 0.0040             0.256114 6.25843  6.51454           1       100      F    K        | 
|    outA/CTS_L5_c_tid1_7/A      INV_X4        Fall  0.0500 0.0000 0.0040                      5.70005                                     F             | 
|    outA/CTS_L5_c_tid1_7/ZN     INV_X4        Rise  0.0580 0.0080 0.0040             0.318107 1.8122   2.13031           1       100      F    K        | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0580 0.0000 0.0040                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1920 0.1340 0.1130             17.1517  30.3889  47.5406           32      100      FA   K        | 
|    outA/out_reg[28]/CK         DFF_X1        Rise  0.2000 0.0080 0.1130    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2000 0.2000 | 
| library hold check                        |  0.0110 0.2110 | 
| data required time                        |  0.2110        | 
|                                           |                | 
| data arrival time                         |  0.3100        | 
| data required time                        | -0.2110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0990        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[29]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    reset                      Rise  0.2000 0.0000 0.0000 14.8147  20.4448  35.2595           8       100      c             | 
|    outA/reset                 Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_1/A       INV_X1  Rise  0.2040 0.0040 0.0000          1.70023                                                   | 
|    outA/i_0_1/ZN      INV_X1  Fall  0.2580 0.0540 0.0460 14.8513  27.9946  42.846            32      100                    | 
|    outA/i_0_31/A1     AND2_X1 Fall  0.2630 0.0050 0.0460          0.874832                                                  | 
|    outA/i_0_31/ZN     AND2_X1 Fall  0.3100 0.0470 0.0080 1.71437  1.06234  2.77671           1       100                    | 
|    outA/out_reg[29]/D DFF_X1  Fall  0.3100 0.0000 0.0080          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[29]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.186347 6.58518  6.77152           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.316164 6.25843  6.57459           1       100      F    K        | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                                       | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0050             2.17154  11.8107  13.9822           1       100      F    K        | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0050                      10.8                                        F             | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0420 0.0170 0.0140             3.39152  31.4866  34.8781           2       100      F    K        | 
|    outA/CTS_L4_c_tid1_17/A     INV_X16       Rise  0.0440 0.0020 0.0140                      25.2281                                     F             | 
|    outA/CTS_L4_c_tid1_17/ZN    INV_X16       Fall  0.0500 0.0060 0.0040             0.256114 6.25843  6.51454           1       100      F    K        | 
|    outA/CTS_L5_c_tid1_7/A      INV_X4        Fall  0.0500 0.0000 0.0040                      5.70005                                     F             | 
|    outA/CTS_L5_c_tid1_7/ZN     INV_X4        Rise  0.0580 0.0080 0.0040             0.318107 1.8122   2.13031           1       100      F    K        | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0580 0.0000 0.0040                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1920 0.1340 0.1130             17.1517  30.3889  47.5406           32      100      FA   K        | 
|    outA/out_reg[29]/CK         DFF_X1        Rise  0.2000 0.0080 0.1130    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2000 0.2000 | 
| library hold check                        |  0.0110 0.2110 | 
| data required time                        |  0.2110        | 
|                                           |                | 
| data arrival time                         |  0.3100        | 
| data required time                        | -0.2110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0990        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 612M, CVMEM - 2342M, PVMEM - 3059M)
