#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Jun 07 09:57:19 2018
# Process ID: 3940
# Log file: C:/Users/Administor/Desktop/Logical/Logical3/vivado.log
# Journal file: C:/Users/Administor/Desktop/Logical/Logical3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administor/Desktop/Logical/Logical3/Logical3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 718.789 ; gain = 162.684
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administor/Desktop/Logical/Logical3/Logical3.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/new/pipe3b_OK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe3b_OK
WARNING: [VRFC 10-1315] redeclaration of ansi port q1 is not allowed [C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/new/pipe3b_OK.v:31]
WARNING: [VRFC 10-1315] redeclaration of ansi port q2 is not allowed [C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/new/pipe3b_OK.v:32]
WARNING: [VRFC 10-1315] redeclaration of ansi port sig_syn is not allowed [C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/new/pipe3b_OK.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/imports/Logical/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Logical3/Logical3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administor/Desktop/Logical/Logical3/Logical3.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto b456ca0cdd004b6089fa32e7f4104d12 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.pipe3b_OK
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot top_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administor/Desktop/Logical/Logical3/Logical3.sim/sim_1/behav/xsim.dir/top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Administor/Desktop/Logical/Logical3/Logical3.sim/sim_1/behav/xsim.dir/top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 07 09:58:23 2018. For additional details about this file, please refer to the WebTalk help file at E:/Vivado/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 07 09:58:23 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 760.414 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administor/Desktop/Logical/Logical3/Logical3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 760.414 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administor/Desktop/Logical/Logical3/Logical3.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/new/pipe3b_OK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe3b_OK
WARNING: [VRFC 10-1315] redeclaration of ansi port q1 is not allowed [C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/new/pipe3b_OK.v:31]
WARNING: [VRFC 10-1315] redeclaration of ansi port q2 is not allowed [C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/new/pipe3b_OK.v:32]
WARNING: [VRFC 10-1315] redeclaration of ansi port sig_syn is not allowed [C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/new/pipe3b_OK.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/imports/Logical/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Logical3/Logical3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administor/Desktop/Logical/Logical3/Logical3.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto b456ca0cdd004b6089fa32e7f4104d12 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.pipe3b_OK
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot top_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administor/Desktop/Logical/Logical3/Logical3.sim/sim_1/behav/xsim.dir/top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Administor/Desktop/Logical/Logical3/Logical3.sim/sim_1/behav/xsim.dir/top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 07 10:01:37 2018. For additional details about this file, please refer to the WebTalk help file at E:/Vivado/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 07 10:01:37 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 778.176 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administor/Desktop/Logical/Logical3/Logical3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 778.176 ; gain = 0.000
set_property top test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administor/Desktop/Logical/Logical3/Logical3.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administor/Desktop/Logical/Logical3/Logical3.sim/sim_1/behav/top_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administor/Desktop/Logical/Logical3/Logical3.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administor/Desktop/Logical/Logical3/Logical3.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/new/pipe3b_OK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe3b_OK
WARNING: [VRFC 10-1315] redeclaration of ansi port q1 is not allowed [C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/new/pipe3b_OK.v:31]
WARNING: [VRFC 10-1315] redeclaration of ansi port q2 is not allowed [C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/new/pipe3b_OK.v:32]
WARNING: [VRFC 10-1315] redeclaration of ansi port sig_syn is not allowed [C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/new/pipe3b_OK.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Logical3/Logical3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administor/Desktop/Logical/Logical3/Logical3.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto b456ca0cdd004b6089fa32e7f4104d12 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe3b_OK
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administor/Desktop/Logical/Logical3/Logical3.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Administor/Desktop/Logical/Logical3/Logical3.sim/sim_1/behav/xsim.dir/test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 07 10:02:04 2018. For additional details about this file, please refer to the WebTalk help file at E:/Vivado/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 07 10:02:04 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 791.215 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administor/Desktop/Logical/Logical3/Logical3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 791.215 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administor/Desktop/Logical/Logical3/Logical3.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administor/Desktop/Logical/Logical3/Logical3.sim/sim_1/behav/top_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administor/Desktop/Logical/Logical3/Logical3.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administor/Desktop/Logical/Logical3/Logical3.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/new/pipe3b_OK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe3b_OK
WARNING: [VRFC 10-1315] redeclaration of ansi port q1 is not allowed [C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/new/pipe3b_OK.v:31]
WARNING: [VRFC 10-1315] redeclaration of ansi port q2 is not allowed [C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/new/pipe3b_OK.v:32]
WARNING: [VRFC 10-1315] redeclaration of ansi port sig_syn is not allowed [C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/new/pipe3b_OK.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Logical3/Logical3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administor/Desktop/Logical/Logical3/Logical3.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto b456ca0cdd004b6089fa32e7f4104d12 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe3b_OK
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administor/Desktop/Logical/Logical3/Logical3.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Administor/Desktop/Logical/Logical3/Logical3.sim/sim_1/behav/xsim.dir/test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 07 10:02:53 2018. For additional details about this file, please refer to the WebTalk help file at E:/Vivado/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 07 10:02:53 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 791.215 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administor/Desktop/Logical/Logical3/Logical3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 791.215 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administor/Desktop/Logical/Logical3/Logical3.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administor/Desktop/Logical/Logical3/Logical3.sim/sim_1/behav/top_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administor/Desktop/Logical/Logical3/Logical3.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administor/Desktop/Logical/Logical3/Logical3.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/new/pipe3b_OK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe3b_OK
WARNING: [VRFC 10-1315] redeclaration of ansi port q1 is not allowed [C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/new/pipe3b_OK.v:31]
WARNING: [VRFC 10-1315] redeclaration of ansi port q2 is not allowed [C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/new/pipe3b_OK.v:32]
WARNING: [VRFC 10-1315] redeclaration of ansi port sig_syn is not allowed [C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/new/pipe3b_OK.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Logical3/Logical3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administor/Desktop/Logical/Logical3/Logical3.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto b456ca0cdd004b6089fa32e7f4104d12 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe3b_OK
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administor/Desktop/Logical/Logical3/Logical3.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Administor/Desktop/Logical/Logical3/Logical3.sim/sim_1/behav/xsim.dir/test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 07 10:10:23 2018. For additional details about this file, please refer to the WebTalk help file at E:/Vivado/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 07 10:10:23 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 792.852 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administor/Desktop/Logical/Logical3/Logical3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 792.852 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administor/Desktop/Logical/Logical3/Logical3.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administor/Desktop/Logical/Logical3/Logical3.sim/sim_1/behav/top_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administor/Desktop/Logical/Logical3/Logical3.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administor/Desktop/Logical/Logical3/Logical3.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/new/pipe3b_OK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe3b_OK
WARNING: [VRFC 10-1315] redeclaration of ansi port q1 is not allowed [C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/new/pipe3b_OK.v:31]
WARNING: [VRFC 10-1315] redeclaration of ansi port q2 is not allowed [C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/new/pipe3b_OK.v:32]
WARNING: [VRFC 10-1315] redeclaration of ansi port sig_syn is not allowed [C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/new/pipe3b_OK.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Logical3/Logical3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administor/Desktop/Logical/Logical3/Logical3.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto b456ca0cdd004b6089fa32e7f4104d12 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe3b_OK
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administor/Desktop/Logical/Logical3/Logical3.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Administor/Desktop/Logical/Logical3/Logical3.sim/sim_1/behav/xsim.dir/test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 07 10:12:26 2018. For additional details about this file, please refer to the WebTalk help file at E:/Vivado/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 07 10:12:26 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 795.738 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administor/Desktop/Logical/Logical3/Logical3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 795.738 ; gain = 0.000
set_property top pipe3b_OK [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/new/T3.v" into library work [C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/new/T3.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/imports/Logical/divider.v" into library work [C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/imports/Logical/divider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/new/pipe3b_OK.v" into library work [C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/new/pipe3b_OK.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/new/top.v" into library work [C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/new/top.v:1]
[Thu Jun 07 10:21:10 2018] Launched synth_1...
Run output will be captured here: C:/Users/Administor/Desktop/Logical/Logical3/Logical3.runs/synth_1/runme.log
launch_runs impl_1
[Thu Jun 07 10:21:58 2018] Launched impl_1...
Run output will be captured here: C:/Users/Administor/Desktop/Logical/Logical3/Logical3.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Thu Jun 07 10:25:43 2018] Launched synth_1...
Run output will be captured here: C:/Users/Administor/Desktop/Logical/Logical3/Logical3.runs/synth_1/runme.log
[Thu Jun 07 10:25:44 2018] Launched impl_1...
Run output will be captured here: C:/Users/Administor/Desktop/Logical/Logical3/Logical3.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Thu Jun 07 10:30:14 2018] Launched synth_1...
Run output will be captured here: C:/Users/Administor/Desktop/Logical/Logical3/Logical3.runs/synth_1/runme.log
[Thu Jun 07 10:30:14 2018] Launched impl_1...
Run output will be captured here: C:/Users/Administor/Desktop/Logical/Logical3/Logical3.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Thu Jun 07 10:33:24 2018] Launched synth_1...
Run output will be captured here: C:/Users/Administor/Desktop/Logical/Logical3/Logical3.runs/synth_1/runme.log
[Thu Jun 07 10:33:24 2018] Launched impl_1...
Run output will be captured here: C:/Users/Administor/Desktop/Logical/Logical3/Logical3.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Thu Jun 07 10:36:20 2018] Launched synth_1...
Run output will be captured here: C:/Users/Administor/Desktop/Logical/Logical3/Logical3.runs/synth_1/runme.log
[Thu Jun 07 10:36:20 2018] Launched impl_1...
Run output will be captured here: C:/Users/Administor/Desktop/Logical/Logical3/Logical3.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/new/T3.v" into library work [C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/new/T3.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/imports/Logical/divider.v" into library work [C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/imports/Logical/divider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/new/pipe3b_OK.v" into library work [C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/new/pipe3b_OK.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/new/top.v" into library work [C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/new/top.v:1]
[Thu Jun 07 10:36:43 2018] Launched synth_1...
Run output will be captured here: C:/Users/Administor/Desktop/Logical/Logical3/Logical3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/new/T3.v" into library work [C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/new/T3.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/imports/Logical/divider.v" into library work [C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/imports/Logical/divider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/new/pipe3b_OK.v" into library work [C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/new/pipe3b_OK.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/new/top.v" into library work [C:/Users/Administor/Desktop/Logical/Logical3/Logical3.srcs/sources_1/new/top.v:1]
[Thu Jun 07 10:38:15 2018] Launched synth_1...
Run output will be captured here: C:/Users/Administor/Desktop/Logical/Logical3/Logical3.runs/synth_1/runme.log
launch_runs impl_1
[Thu Jun 07 10:39:11 2018] Launched impl_1...
Run output will be captured here: C:/Users/Administor/Desktop/Logical/Logical3/Logical3.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Thu Jun 07 10:49:26 2018] Launched synth_1...
Run output will be captured here: C:/Users/Administor/Desktop/Logical/Logical3/Logical3.runs/synth_1/runme.log
[Thu Jun 07 10:49:26 2018] Launched impl_1...
Run output will be captured here: C:/Users/Administor/Desktop/Logical/Logical3/Logical3.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Thu Jun 07 10:52:22 2018] Launched synth_1...
Run output will be captured here: C:/Users/Administor/Desktop/Logical/Logical3/Logical3.runs/synth_1/runme.log
[Thu Jun 07 10:52:22 2018] Launched impl_1...
Run output will be captured here: C:/Users/Administor/Desktop/Logical/Logical3/Logical3.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Thu Jun 07 10:56:37 2018] Launched synth_1...
Run output will be captured here: C:/Users/Administor/Desktop/Logical/Logical3/Logical3.runs/synth_1/runme.log
[Thu Jun 07 10:56:37 2018] Launched impl_1...
Run output will be captured here: C:/Users/Administor/Desktop/Logical/Logical3/Logical3.runs/impl_1/runme.log
create_run impl_2 -parent_run synth_1 -flow {Vivado Implementation 2015} -strategy {Vivado Implementation Defaults}
Run is defaulting to parent run srcset: sources_1
Run is defaulting to parent run constrset: constrs_1
Run is defaulting to parent run part: xc7vx485tffg1157-1
current_run [get_runs impl_2]
set_property part xc7a100tcsg324-1 [current_project]
reset_run synth_1
launch_runs impl_2
[Thu Jun 07 10:58:21 2018] Launched synth_1...
Run output will be captured here: C:/Users/Administor/Desktop/Logical/Logical3/Logical3.runs/synth_1/runme.log
[Thu Jun 07 10:58:21 2018] Launched impl_2...
Run output will be captured here: C:/Users/Administor/Desktop/Logical/Logical3/Logical3.runs/impl_2/runme.log
reset_run synth_1
launch_runs impl_2
[Thu Jun 07 11:00:14 2018] Launched synth_1...
Run output will be captured here: C:/Users/Administor/Desktop/Logical/Logical3/Logical3.runs/synth_1/runme.log
[Thu Jun 07 11:00:14 2018] Launched impl_2...
Run output will be captured here: C:/Users/Administor/Desktop/Logical/Logical3/Logical3.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream
[Thu Jun 07 11:02:06 2018] Launched impl_2...
Run output will be captured here: C:/Users/Administor/Desktop/Logical/Logical3/Logical3.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:56:39
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274533616A
set_property PROGRAM.FILE {C:/Users/Administor/Desktop/Logical/Logical3/Logical3.runs/impl_2/pipe3b_OK.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Administor/Desktop/Logical/Logical3/Logical3.runs/impl_2/pipe3b_OK.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 857.852 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 07 11:05:15 2018...
