---
tags:
  - csce/digital_design/debugging
---
If you use Verilator you can _verilate_ your verilog design, the verilated design can have its input/output exposed to the external system.

>[!note] Verilated design
