#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Apr  3 22:36:38 2019
# Process ID: 4604
# Current directory: D:/aulas/cr/projects/p06/p06.runs/synth_1
# Command line: vivado.exe -log MemMaxMin.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MemMaxMin.tcl
# Log file: D:/aulas/cr/projects/p06/p06.runs/synth_1/MemMaxMin.vds
# Journal file: D:/aulas/cr/projects/p06/p06.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source MemMaxMin.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 319.910 ; gain = 56.422
Command: synth_design -top MemMaxMin -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1240 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 431.340 ; gain = 98.426
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MemMaxMin' [D:/aulas/cr/projects/p06/p06.srcs/sources_1/new/e2_MemMaxMin.vhd:20]
	Parameter ELEMS bound to: 5 - type: integer 
	Parameter SIZE bound to: 32 - type: integer 
WARNING: [Synth 8-614] signal 'value' is read in the process but is not in the sensitivity list [D:/aulas/cr/projects/p06/p06.srcs/sources_1/new/e2_MemMaxMin.vhd:43]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [D:/aulas/cr/projects/p06/p06.srcs/sources_1/new/e2_MemMaxMin.vhd:43]
INFO: [Synth 8-638] synthesizing module 'DispCont' [D:/aulas/cr/projects/p06/p06.srcs/sources_1/imports/aula8ficheiros/disp.vhd:15]
INFO: [Synth 8-638] synthesizing module 'segment_decoder' [D:/aulas/cr/projects/p06/p06.srcs/sources_1/imports/aula8ficheiros/segment_decoder.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'segment_decoder' (1#1) [D:/aulas/cr/projects/p06/p06.srcs/sources_1/imports/aula8ficheiros/segment_decoder.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'DispCont' (2#1) [D:/aulas/cr/projects/p06/p06.srcs/sources_1/imports/aula8ficheiros/disp.vhd:15]
WARNING: [Synth 8-3848] Net led in module/entity MemMaxMin does not have driver. [D:/aulas/cr/projects/p06/p06.srcs/sources_1/new/e2_MemMaxMin.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'MemMaxMin' (3#1) [D:/aulas/cr/projects/p06/p06.srcs/sources_1/new/e2_MemMaxMin.vhd:20]
WARNING: [Synth 8-3331] design MemMaxMin has unconnected port led[15]
WARNING: [Synth 8-3331] design MemMaxMin has unconnected port led[14]
WARNING: [Synth 8-3331] design MemMaxMin has unconnected port led[13]
WARNING: [Synth 8-3331] design MemMaxMin has unconnected port led[12]
WARNING: [Synth 8-3331] design MemMaxMin has unconnected port led[11]
WARNING: [Synth 8-3331] design MemMaxMin has unconnected port led[10]
WARNING: [Synth 8-3331] design MemMaxMin has unconnected port led[9]
WARNING: [Synth 8-3331] design MemMaxMin has unconnected port led[8]
WARNING: [Synth 8-3331] design MemMaxMin has unconnected port led[7]
WARNING: [Synth 8-3331] design MemMaxMin has unconnected port led[6]
WARNING: [Synth 8-3331] design MemMaxMin has unconnected port led[5]
WARNING: [Synth 8-3331] design MemMaxMin has unconnected port led[4]
WARNING: [Synth 8-3331] design MemMaxMin has unconnected port led[3]
WARNING: [Synth 8-3331] design MemMaxMin has unconnected port led[2]
WARNING: [Synth 8-3331] design MemMaxMin has unconnected port led[1]
WARNING: [Synth 8-3331] design MemMaxMin has unconnected port led[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 487.340 ; gain = 154.426
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 487.340 ; gain = 154.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 487.340 ; gain = 154.426
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:197]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:197]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:198]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:198]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:206]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:206]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:207]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc:207]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/aulas/cr/projects/p06/p06.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MemMaxMin_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MemMaxMin_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 830.707 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 830.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 830.707 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 830.707 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 830.707 ; gain = 497.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 830.707 ; gain = 497.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 830.707 ; gain = 497.793
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "segments" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'MemMaxMin'
INFO: [Synth 8-5544] ROM "n_value" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "disp_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                               00 |                               00
                     max |                               01 |                               01
                     min |                               10 |                               10
                    show |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'MemMaxMin'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 830.707 ; gain = 497.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MemMaxMin 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module segment_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module DispCont 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design MemMaxMin has unconnected port led[15]
WARNING: [Synth 8-3331] design MemMaxMin has unconnected port led[14]
WARNING: [Synth 8-3331] design MemMaxMin has unconnected port led[13]
WARNING: [Synth 8-3331] design MemMaxMin has unconnected port led[12]
WARNING: [Synth 8-3331] design MemMaxMin has unconnected port led[11]
WARNING: [Synth 8-3331] design MemMaxMin has unconnected port led[10]
WARNING: [Synth 8-3331] design MemMaxMin has unconnected port led[9]
WARNING: [Synth 8-3331] design MemMaxMin has unconnected port led[8]
WARNING: [Synth 8-3331] design MemMaxMin has unconnected port led[7]
WARNING: [Synth 8-3331] design MemMaxMin has unconnected port led[6]
WARNING: [Synth 8-3331] design MemMaxMin has unconnected port led[5]
WARNING: [Synth 8-3331] design MemMaxMin has unconnected port led[4]
WARNING: [Synth 8-3331] design MemMaxMin has unconnected port led[3]
WARNING: [Synth 8-3331] design MemMaxMin has unconnected port led[2]
WARNING: [Synth 8-3331] design MemMaxMin has unconnected port led[1]
WARNING: [Synth 8-3331] design MemMaxMin has unconnected port led[0]
INFO: [Synth 8-3886] merging instance 'value_reg[28]' (FDE) to 'value_reg[3]'
INFO: [Synth 8-3886] merging instance 'value_reg[24]' (FDE) to 'value_reg[3]'
INFO: [Synth 8-3886] merging instance 'value_reg[20]' (FDE) to 'value_reg[3]'
INFO: [Synth 8-3886] merging instance 'value_reg[16]' (FDE) to 'value_reg[3]'
INFO: [Synth 8-3886] merging instance 'value_reg[12]' (FDE) to 'value_reg[0]'
INFO: [Synth 8-3886] merging instance 'value_reg[8]' (FDE) to 'value_reg[0]'
INFO: [Synth 8-3886] merging instance 'value_reg[4]' (FDE) to 'value_reg[0]'
INFO: [Synth 8-3886] merging instance 'value_reg[0]' (FDE) to 'value_reg[14]'
INFO: [Synth 8-3886] merging instance 'value_reg[29]' (FDE) to 'value_reg[3]'
INFO: [Synth 8-3886] merging instance 'value_reg[25]' (FDE) to 'value_reg[3]'
INFO: [Synth 8-3886] merging instance 'value_reg[21]' (FDE) to 'value_reg[3]'
INFO: [Synth 8-3886] merging instance 'value_reg[17]' (FDE) to 'value_reg[3]'
INFO: [Synth 8-3886] merging instance 'value_reg[13]' (FDE) to 'value_reg[3]'
INFO: [Synth 8-3886] merging instance 'value_reg[9]' (FDE) to 'value_reg[1]'
INFO: [Synth 8-3886] merging instance 'value_reg[5]' (FDE) to 'value_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\value_reg[1] )
INFO: [Synth 8-3886] merging instance 'value_reg[30]' (FDE) to 'value_reg[3]'
INFO: [Synth 8-3886] merging instance 'value_reg[26]' (FDE) to 'value_reg[3]'
INFO: [Synth 8-3886] merging instance 'value_reg[22]' (FDE) to 'value_reg[3]'
INFO: [Synth 8-3886] merging instance 'value_reg[18]' (FDE) to 'value_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\value_reg[14] )
INFO: [Synth 8-3886] merging instance 'value_reg[10]' (FDE) to 'value_reg[2]'
INFO: [Synth 8-3886] merging instance 'value_reg[6]' (FDE) to 'value_reg[2]'
INFO: [Synth 8-3886] merging instance 'value_reg[31]' (FDE) to 'value_reg[3]'
INFO: [Synth 8-3886] merging instance 'value_reg[27]' (FDE) to 'value_reg[3]'
INFO: [Synth 8-3886] merging instance 'value_reg[23]' (FDE) to 'value_reg[3]'
INFO: [Synth 8-3886] merging instance 'value_reg[19]' (FDE) to 'value_reg[3]'
INFO: [Synth 8-3886] merging instance 'value_reg[15]' (FDE) to 'value_reg[3]'
INFO: [Synth 8-3886] merging instance 'value_reg[11]' (FDE) to 'value_reg[3]'
INFO: [Synth 8-3886] merging instance 'value_reg[7]' (FDE) to 'value_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 830.707 ; gain = 497.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 830.707 ; gain = 497.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 836.559 ; gain = 503.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 836.559 ; gain = 503.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 836.559 ; gain = 503.645
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 836.559 ; gain = 503.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 836.559 ; gain = 503.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 836.559 ; gain = 503.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 836.559 ; gain = 503.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 836.559 ; gain = 503.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     2|
|4     |LUT2   |     1|
|5     |LUT3   |    10|
|6     |LUT4   |     1|
|7     |LUT5   |     2|
|8     |LUT6   |     4|
|9     |FDRE   |    21|
|10    |IBUF   |     4|
|11    |OBUF   |    15|
|12    |OBUFT  |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------------+---------+------+
|      |Instance       |Module   |Cells |
+------+---------------+---------+------+
|1     |top            |         |    82|
|2     |  send_to_disp |DispCont |    36|
+------+---------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 836.559 ; gain = 503.645
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 836.559 ; gain = 160.277
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 836.559 ; gain = 503.645
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 845.594 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 71 Warnings, 36 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 845.594 ; gain = 525.684
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 845.594 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/aulas/cr/projects/p06/p06.runs/synth_1/MemMaxMin.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MemMaxMin_utilization_synth.rpt -pb MemMaxMin_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr  3 22:37:33 2019...
