# load this configuration file with a benchmark
# load configuration from a file
# -config               

# dump configuration to a file
# -dumpconfig           

# print help message
# -h                          false 

# verbose operation
# -v                          false 

# enable debug message
# -d                          false 

# start in Dlite debugger
# -i                          false 

# random number generator seed (0 for timer seed)
-seed                             1 

# initialize and terminate immediately
# -q                          false 

# restore EIO trace execution from <fname>
# -chkpt                     <null> 

# redirect simulator output to file (non-interactive only)
-redir:sim                output 

# redirect simulated program output to file
# -redir:prog                <null> 

# simulator scheduling priority
-nice                             0 

# maximum number of inst's to execute
-max:inst                         100000000 



-cache:il1 il1:512:64:16:l -cache:il2 dl2
-cache:dl1 dl1:128:64:1:l -cache:dl2 ul2:1024:64:16:s  #set l for lru, s for slru, b for slru with bypass table



# l1 data cache config, i.e., {<config>|none} (trying unified caches)
#-cache:dl1             dl1:128:32:4:l -cache: dl2 ul2: 1024:64:16:l 

# l1 data cache hit latency (in cycles)
#-cache:dl1lat                     1 

# l2 data cache config, i.e., {<config>|none}
#-cache:dl2             ul2:1024:64:4:l 

# l2 data cache hit latency (in cycles)
#-cache:dl2lat                     6 

# l1 inst cache config, i.e., {<config>|dl1|dl2|none}
#-cache:il1             il1:512:32:1:l 
#-cache:il2 dl2 

# l1 instruction cache hit latency (in cycles)
#-cache:il1lat                     1 

# l2 instruction cache config, i.e., {<config>|dl2|none}
#-cache:il2                      dl2 

# l2 instruction cache hit latency (in cycles)
#-cache:il2lat                     6 

# flush caches on system calls
#-cache:flush                  false 

# convert 64-bit inst addresses to 32-bit inst equivalents
-cache:icompress              false 

# memory access latency (<first_chunk> <inter_chunk>)
#-mem:lat               18 2 

# memory access bus width (in bytes)
#-mem:width                        8 

# instruction TLB config, i.e., {<config>|none}
-tlb:itlb              itlb:16:4096:4:l 

# data TLB config, i.e., {<config>|none}
-tlb:dtlb              dtlb:32:4096:4:l 

# inst/data TLB miss latency (in cycles)
#-tlb:lat                         30 

# total number of integer ALU's available
#-res:ialu                         4 

# total number of integer multiplier/dividers available
#-res:imult                        1 

# total number of memory system ports available (to CPU)
#-res:memport                      2 

# total number of floating point ALU's available
#-res:fpalu                        4 

# total number of floating point multiplier/dividers available
#-res:fpmult                       1 

# profile stat(s) against text addr's (mult uses ok)
# -pcstat                    <null> 

# operate in backward-compatible bugs mode (for testing only)
#-bugcompat                    false 

