\hypertarget{struct_d_m_a___init_type_def}{}\section{D\+M\+A\+\_\+\+Init\+Type\+Def Struct Reference}
\label{struct_d_m_a___init_type_def}\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}


D\+MA Configuration Structure definition.  




{\ttfamily \#include $<$stm32f1xx\+\_\+hal\+\_\+dma.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_d_m_a___init_type_def_ab94410c1333b512e271b1c135fe50916}{Direction}
\item 
uint32\+\_\+t \hyperlink{struct_d_m_a___init_type_def_a4925ca3ceb52340daddc92817dc304d9}{Periph\+Inc}
\item 
uint32\+\_\+t \hyperlink{struct_d_m_a___init_type_def_a831756fbcd64feb1e570a9bf743b5b8d}{Mem\+Inc}
\item 
uint32\+\_\+t \hyperlink{struct_d_m_a___init_type_def_aca5b89241171c093fd0fc6dacf72683c}{Periph\+Data\+Alignment}
\item 
uint32\+\_\+t \hyperlink{struct_d_m_a___init_type_def_afe3adac32f5411b1a744c030f398aa5e}{Mem\+Data\+Alignment}
\item 
uint32\+\_\+t \hyperlink{struct_d_m_a___init_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}
\item 
uint32\+\_\+t \hyperlink{struct_d_m_a___init_type_def_a72acf77c0b19359eb70764505ae4bd70}{Priority}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
D\+MA Configuration Structure definition. 

Definition at line 66 of file stm32f1xx\+\_\+hal\+\_\+dma.\+h.



\subsection{Field Documentation}
\mbox{\Hypertarget{struct_d_m_a___init_type_def_ab94410c1333b512e271b1c135fe50916}\label{struct_d_m_a___init_type_def_ab94410c1333b512e271b1c135fe50916}} 
\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!Direction@{Direction}}
\index{Direction@{Direction}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{Direction}{Direction}}
{\footnotesize\ttfamily uint32\+\_\+t Direction}

Specifies if the data will be transferred from memory to peripheral, from memory to memory or from peripheral to memory. This parameter can be a value of \hyperlink{group___d_m_a___data__transfer__direction}{D\+MA Data transfer direction} 

Definition at line 68 of file stm32f1xx\+\_\+hal\+\_\+dma.\+h.

\mbox{\Hypertarget{struct_d_m_a___init_type_def_afe3adac32f5411b1a744c030f398aa5e}\label{struct_d_m_a___init_type_def_afe3adac32f5411b1a744c030f398aa5e}} 
\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!Mem\+Data\+Alignment@{Mem\+Data\+Alignment}}
\index{Mem\+Data\+Alignment@{Mem\+Data\+Alignment}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{Mem\+Data\+Alignment}{MemDataAlignment}}
{\footnotesize\ttfamily uint32\+\_\+t Mem\+Data\+Alignment}

Specifies the Memory data width. This parameter can be a value of \hyperlink{group___d_m_a___memory__data__size}{D\+MA Memory data size} 

Definition at line 81 of file stm32f1xx\+\_\+hal\+\_\+dma.\+h.

\mbox{\Hypertarget{struct_d_m_a___init_type_def_a831756fbcd64feb1e570a9bf743b5b8d}\label{struct_d_m_a___init_type_def_a831756fbcd64feb1e570a9bf743b5b8d}} 
\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!Mem\+Inc@{Mem\+Inc}}
\index{Mem\+Inc@{Mem\+Inc}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{Mem\+Inc}{MemInc}}
{\footnotesize\ttfamily uint32\+\_\+t Mem\+Inc}

Specifies whether the memory address register should be incremented or not. This parameter can be a value of \hyperlink{group___d_m_a___memory__incremented__mode}{D\+MA Memory incremented mode} 

Definition at line 75 of file stm32f1xx\+\_\+hal\+\_\+dma.\+h.

\mbox{\Hypertarget{struct_d_m_a___init_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}\label{struct_d_m_a___init_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}} 
\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!Mode@{Mode}}
\index{Mode@{Mode}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{Mode}{Mode}}
{\footnotesize\ttfamily uint32\+\_\+t Mode}

Specifies the operation mode of the D\+M\+Ay Channelx. This parameter can be a value of \hyperlink{group___d_m_a__mode}{D\+MA mode} \begin{DoxyNote}{Note}
The circular buffer mode cannot be used if the memory-\/to-\/memory data transfer is configured on the selected Channel 
\end{DoxyNote}


Definition at line 84 of file stm32f1xx\+\_\+hal\+\_\+dma.\+h.

\mbox{\Hypertarget{struct_d_m_a___init_type_def_aca5b89241171c093fd0fc6dacf72683c}\label{struct_d_m_a___init_type_def_aca5b89241171c093fd0fc6dacf72683c}} 
\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!Periph\+Data\+Alignment@{Periph\+Data\+Alignment}}
\index{Periph\+Data\+Alignment@{Periph\+Data\+Alignment}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{Periph\+Data\+Alignment}{PeriphDataAlignment}}
{\footnotesize\ttfamily uint32\+\_\+t Periph\+Data\+Alignment}

Specifies the Peripheral data width. This parameter can be a value of \hyperlink{group___d_m_a___peripheral__data__size}{D\+MA Peripheral data size} 

Definition at line 78 of file stm32f1xx\+\_\+hal\+\_\+dma.\+h.

\mbox{\Hypertarget{struct_d_m_a___init_type_def_a4925ca3ceb52340daddc92817dc304d9}\label{struct_d_m_a___init_type_def_a4925ca3ceb52340daddc92817dc304d9}} 
\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!Periph\+Inc@{Periph\+Inc}}
\index{Periph\+Inc@{Periph\+Inc}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{Periph\+Inc}{PeriphInc}}
{\footnotesize\ttfamily uint32\+\_\+t Periph\+Inc}

Specifies whether the Peripheral address register should be incremented or not. This parameter can be a value of \hyperlink{group___d_m_a___peripheral__incremented__mode}{D\+MA Peripheral incremented mode} 

Definition at line 72 of file stm32f1xx\+\_\+hal\+\_\+dma.\+h.

\mbox{\Hypertarget{struct_d_m_a___init_type_def_a72acf77c0b19359eb70764505ae4bd70}\label{struct_d_m_a___init_type_def_a72acf77c0b19359eb70764505ae4bd70}} 
\index{D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}!Priority@{Priority}}
\index{Priority@{Priority}!D\+M\+A\+\_\+\+Init\+Type\+Def@{D\+M\+A\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{Priority}{Priority}}
{\footnotesize\ttfamily uint32\+\_\+t Priority}

Specifies the software priority for the D\+M\+Ay Channelx. This parameter can be a value of \hyperlink{group___d_m_a___priority__level}{D\+MA Priority level} 

Definition at line 89 of file stm32f1xx\+\_\+hal\+\_\+dma.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Inc/\hyperlink{stm32f1xx__hal__dma_8h}{stm32f1xx\+\_\+hal\+\_\+dma.\+h}\end{DoxyCompactItemize}
