<html><body><samp><pre>
<!@TC:1684183237>
#Build: Synplify (R) Premier O-2018.09-SP1, Build 3588R, Nov 27 2018
#install: /vol/synopsys/fpga/O-2018.09-SP1
#OS: Linux 
#Hostname: joker.ece.northwestern.edu

# Mon May 15 15:40:37 2023

#Implementation: rev_1


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.7 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 62382
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport22></a>Synopsys HDL Compiler, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1684183240> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.7 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 62382
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport23></a>Synopsys Verilog Compiler, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1684183240> | Running in 64-bit mode 
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1684183240> | Running Verilog Compiler in System Verilog mode 

@N:<a href="@N:CG1350:@XP_HELP">CG1350</a> : <!@TM:1684183240> | Running Verilog Compiler in Multiple File Compilation Unit mode 

@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera_mult_add.v" (library work)
@N:<a href="@N:CG1343:@XP_HELP">CG1343</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera_mult_add.v:735:14:735:34:@N:CG1343:@XP_MSG">altera_mult_add.v(735)</a><!@TM:1684183240> | Read directive read_comments_as_HDL on.
@N:<a href="@N:CG1344:@XP_HELP">CG1344</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera_mult_add.v:743:14:743:34:@N:CG1344:@XP_MSG">altera_mult_add.v(743)</a><!@TM:1684183240> | Read directive read_comments_as_HDL off.
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev.v" (library work)
@I:"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev.v":"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev_atoms.v" (library work)
@I:"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev.v":"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev_hssi_atoms.v" (library work)
@I:"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev.v":"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev_hps_atoms.sv" (library work)
@I:"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev.v":"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev_pcie_hip_atoms.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53001:16:53001:29:@N:CG334:@XP_MSG">altera_mf.v(53001)</a><!@TM:1684183240> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53051:16:53051:28:@N:CG333:@XP_MSG">altera_mf.v(53051)</a><!@TM:1684183240> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53060:16:53060:29:@N:CG334:@XP_MSG">altera_mf.v(53060)</a><!@TM:1684183240> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53074:16:53074:28:@N:CG333:@XP_MSG">altera_mf.v(53074)</a><!@TM:1684183240> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53221:20:53221:33:@N:CG334:@XP_MSG">altera_mf.v(53221)</a><!@TM:1684183240> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53226:20:53226:32:@N:CG333:@XP_MSG">altera_mf.v(53226)</a><!@TM:1684183240> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53229:20:53229:33:@N:CG334:@XP_MSG">altera_mf.v(53229)</a><!@TM:1684183240> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53232:20:53232:32:@N:CG333:@XP_MSG">altera_mf.v(53232)</a><!@TM:1684183240> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53346:20:53346:33:@N:CG334:@XP_MSG">altera_mf.v(53346)</a><!@TM:1684183240> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53351:20:53351:32:@N:CG333:@XP_MSG">altera_mf.v(53351)</a><!@TM:1684183240> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53354:20:53354:33:@N:CG334:@XP_MSG">altera_mf.v(53354)</a><!@TM:1684183240> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53357:20:53357:32:@N:CG333:@XP_MSG">altera_mf.v(53357)</a><!@TM:1684183240> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53446:20:53446:33:@N:CG334:@XP_MSG">altera_mf.v(53446)</a><!@TM:1684183240> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53451:20:53451:32:@N:CG333:@XP_MSG">altera_mf.v(53451)</a><!@TM:1684183240> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53454:20:53454:33:@N:CG334:@XP_MSG">altera_mf.v(53454)</a><!@TM:1684183240> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53457:20:53457:32:@N:CG333:@XP_MSG">altera_mf.v(53457)</a><!@TM:1684183240> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53545:20:53545:33:@N:CG334:@XP_MSG">altera_mf.v(53545)</a><!@TM:1684183240> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53550:20:53550:32:@N:CG333:@XP_MSG">altera_mf.v(53550)</a><!@TM:1684183240> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53553:20:53553:33:@N:CG334:@XP_MSG">altera_mf.v(53553)</a><!@TM:1684183240> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53556:20:53556:32:@N:CG333:@XP_MSG">altera_mf.v(53556)</a><!@TM:1684183240> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53642:20:53642:33:@N:CG334:@XP_MSG">altera_mf.v(53642)</a><!@TM:1684183240> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53647:20:53647:32:@N:CG333:@XP_MSG">altera_mf.v(53647)</a><!@TM:1684183240> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53650:20:53650:33:@N:CG334:@XP_MSG">altera_mf.v(53650)</a><!@TM:1684183240> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53653:20:53653:32:@N:CG333:@XP_MSG">altera_mf.v(53653)</a><!@TM:1684183240> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53861:12:53861:25:@N:CG334:@XP_MSG">altera_mf.v(53861)</a><!@TM:1684183240> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53875:12:53875:24:@N:CG333:@XP_MSG">altera_mf.v(53875)</a><!@TM:1684183240> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:54140:12:54140:25:@N:CG334:@XP_MSG">altera_mf.v(54140)</a><!@TM:1684183240> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:54154:12:54154:24:@N:CG333:@XP_MSG">altera_mf.v(54154)</a><!@TM:1684183240> | Read directive translate_on.
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/synip/hcei/zceistubs.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/jco1147/ray_tracer/github/RayTracer/sv/top/streamer.sv" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 85MB peak: 86MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 15 15:40:38 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.7 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 62382
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport24></a>Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1684183240> | Running in 64-bit mode 

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 15 15:40:38 2023

###########################################################]

Finished Containment srs generation. (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

<font color=#A52A2A>@W: : <!@TM:1684183240> | : Distributed compilation : All files are passed to distribution points</font> 
Divided design in to 1 groups
Log file for distribution node work.streamer.verilog  <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/rev_1/synwork//distcomp/distcomp0/distcomp0.log:@XP_FILE">distcomp0.log</a>
Compiling work_streamer_verilog as a separate process
Compilation of node work.streamer finished successfully.Real start time 0h:00m:00s, Real end time = 0h:00m:01s, Total real run time = 0h:00m:01s

Distributed Compiler Report
***************************

DP Name                   Status      Start time     End Time       Total Real Time     Log File                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
work.streamer.verilog     Success     0h:00m:00s     0h:00m:01s     0h:00m:01s          /home/jco1147/ray_tracer/github/RayTracer/sv/top/rev_1/synwork//distcomp/distcomp0/distcomp0.log
========================================================================================================================================================================================
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.7 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 62382
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport25></a>Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1684183240> | Running in 64-bit mode 

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 15 15:40:40 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 5MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 15 15:40:40 2023

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1684183237>

@A: : <!@TM:1684183241> | multi_srs_gen output is up to date. No run necessary. 
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Multi-srs Generator Report
<a name=compilerReport26_head></a>Linked File:  <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/rev_1/synlog/streamer_multi_srs_gen.srr:@XP_FILE">streamer_multi_srs_gen.srr</a>

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1684183237>

@A: : <!@TM:1684183241> | premap output is up to date. No run necessary. 
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Premap Report
<a name=mapperReport27_head></a>Linked File:  <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/rev_1/synlog/streamer_premap.srr:@XP_FILE">streamer_premap.srr</a>

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1684183237>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1684183237>
# Mon May 15 15:40:41 2023


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.7 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 62382
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=mapperReport29></a>Synopsys Intel FPGA Technology Mapper, Version maprc, Build 4745R, Built Nov 27 2018 21:14:52</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1684183243> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MF915:@XP_HELP">MF915</a> : <!@TM:1684183243> | Option synthesis_strategy=advanced is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1684183243> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1684183243> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

<font color=#A52A2A>@W:<a href="@W:FA406:@XP_HELP">FA406</a> : <!@TM:1684183243> | Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.</font> 
@N:<a href="@N:FA350:@XP_HELP">FA350</a> : <!@TM:1684183243> | Clearbox flow is not supported when QUARTUS_ROOTDIR is not set 
@N:<a href="@N:FA351:@XP_HELP">FA351</a> : <!@TM:1684183243> | Clearbox flow is not supported because clearbox does not exist 
<font color=#A52A2A>@W:<a href="@W:FA352:@XP_HELP">FA352</a> : <!@TM:1684183243> | Not using the Clearbox flow might affect timing correlation and Quality of Results (QoR).</font> 
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1684183243> | Setting synthesis effort to medium for the design 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 117MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1684183243> | Auto Constrain mode is enabled 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 117MB)

@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/streamer.sv:24:0:24:6:@N:MO231:@XP_MSG">streamer.sv(24)</a><!@TM:1684183243> | Found counter in view:work.streamer(verilog) instance mem_addr[11:0] 
Encoding state machine state[3:0] (in view: work.streamer(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/streamer.sv:24:0:24:6:@N:MO225:@XP_MSG">streamer.sv(24)</a><!@TM:1684183243> | There are no possible illegal states for state machine state[3:0] (in view: work.streamer(verilog)); safe FSM implementation is not required.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 119MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 119MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 120MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 120MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 124MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 124MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 124MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 124MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 124MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 124MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 124MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 124MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 124MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 124MB)

@N:<a href="@N:FA444:@XP_HELP">FA444</a> : <!@TM:1684183243> | 4 sequential registers and / or combinational logic cells added using replication.  

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 123MB peak: 124MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 124MB peak: 126MB)



@S |Clock Optimization Summary


<a name=clockReport30></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 592 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance        
-----------------------------------------------------------------------------------------------
<a href="@|S:clock_in@|E:instruction_out\[6\][0]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       clock_in            cyclonev_io_ibuf       592        instruction_out\[6\][0]
===============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]



Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 107MB peak: 126MB)

Writing Analyst data base /home/jco1147/ray_tracer/github/RayTracer/sv/top/rev_1/synwork/streamer_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 120MB peak: 126MB)

<a name=error31></a><font color=red>@E:<a href="@E:FA459:@XP_HELP">FA459</a> : <!@TM:1684183243> | I/O usage is 1170, which is much higher than part resource 522</font> 
<a name=error32></a><font color=red>@E:<a href="@E:MF871:@XP_HELP">MF871</a> : <!@TM:1684183243> | Unable to write netlist because of resource overflow.</font> 

Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 123MB peak: 126MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1684183243> | Found inferred clock streamer|clock with period 1.50ns. Please declare a user-defined clock on port clock.</font> 


<a name=timingReport33></a>##### START OF TIMING REPORT #####[</a>
<a name=34></a># Timing Report written on Mon May 15 15:40:43 2023</a>
#


Top view:               streamer
Requested Frequency:    666.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1684183243> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1684183243> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary35></a>Performance Summary</a>
*******************


Worst slack in design: -0.265

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
streamer|clock     666.8 MHz     566.7 MHz     1.500         1.764         -0.265     inferred     Autoconstr_clkgroup_0
========================================================================================================================





<a name=clockRelationships36></a>Clock Relationships</a>
*******************

Clocks                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------
Starting        Ending          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------
streamer|clock  streamer|clock  |  1.500       -0.265  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo37></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport38></a>Detailed Report for Clock: streamer|clock</a>
====================================



<a name=startingSlack39></a>Starting Points with Worst Slack</a>
********************************

                Starting                                                Arrival           
Instance        Reference          Type       Pin     Net               Time        Slack 
                Clock                                                                     
------------------------------------------------------------------------------------------
state[1]        streamer|clock     dffeas     q       state[1]          0.825       -0.265
state[0]        streamer|clock     dffeas     q       state[0]          0.825       -0.160
mem_addr[0]     streamer|clock     dffeas     q       mem_addr_c[0]     0.825       0.115 
mem_addr[1]     streamer|clock     dffeas     q       mem_addr_c[1]     0.825       0.125 
mem_addr[2]     streamer|clock     dffeas     q       mem_addr_c[2]     0.825       0.136 
mem_addr[3]     streamer|clock     dffeas     q       mem_addr_c[3]     0.825       0.146 
mem_addr[4]     streamer|clock     dffeas     q       mem_addr_c[4]     0.825       0.157 
mem_addr[5]     streamer|clock     dffeas     q       mem_addr_c[5]     0.825       0.167 
mem_addr[6]     streamer|clock     dffeas     q       mem_addr_c[6]     0.825       0.178 
mem_addr[7]     streamer|clock     dffeas     q       mem_addr_c[7]     0.825       0.188 
==========================================================================================


<a name=endingSlack40></a>Ending Points with Worst Slack</a>
******************************

                            Starting                                                                 Required           
Instance                    Reference          Type       Pin     Net                                Time         Slack 
                            Clock                                                                                       
------------------------------------------------------------------------------------------------------------------------
instruction_out\[0\][0]     streamer|clock     dffeas     ena     instruction_out\[0\]_1_0_0__g2     1.813        -0.265
instruction_out\[0\][1]     streamer|clock     dffeas     ena     instruction_out\[0\]_1_0_0__g2     1.813        -0.265
instruction_out\[0\][2]     streamer|clock     dffeas     ena     instruction_out\[0\]_1_0_0__g2     1.813        -0.265
instruction_out\[0\][3]     streamer|clock     dffeas     ena     instruction_out\[0\]_1_0_0__g2     1.813        -0.265
instruction_out\[0\][4]     streamer|clock     dffeas     ena     instruction_out\[0\]_1_0_0__g2     1.813        -0.265
instruction_out\[0\][5]     streamer|clock     dffeas     ena     instruction_out\[0\]_1_0_0__g2     1.813        -0.265
instruction_out\[0\][6]     streamer|clock     dffeas     ena     instruction_out\[0\]_1_0_0__g2     1.813        -0.265
instruction_out\[0\][7]     streamer|clock     dffeas     ena     instruction_out\[0\]_1_0_0__g2     1.813        -0.265
instruction_out\[0\][8]     streamer|clock     dffeas     ena     instruction_out\[0\]_1_0_0__g2     1.813        -0.265
instruction_out\[0\][9]     streamer|clock     dffeas     ena     instruction_out\[0\]_1_0_0__g2     1.813        -0.265
========================================================================================================================



<a name=worstPaths41></a>Worst Path Information</a>
<a href="/home/jco1147/ray_tracer/github/RayTracer/sv/top/rev_1/streamer.srr:srsf/home/jco1147/ray_tracer/github/RayTracer/sv/top/rev_1/streamer.srs:fp:26341:27013:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.500
    - Setup time:                            0.453
    + Intrinsic clock delay:                 0.766
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.813

    - Propagation time:                      1.311
    - Intrinsic clock delay:                 0.766
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.265

    Number of logic level(s):                1
    Starting point:                          state[1] / q
    Ending point:                            instruction_out\[6\][1] / ena
    The start point is clocked by            streamer|clock [rising] on pin clk
    The end   point is clocked by            streamer|clock [rising] on pin clk

Instance / Net                                             Pin         Pin               Arrival     No. of    
Name                               Type                    Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
state[1]                           dffeas                  q           Out     0.058     0.825       -         
state[1]                           Net                     -           -       0.467     -           11        
state_RNIJV9Q[1]                   cyclonev_lcell_comb     datae       In      -         1.292       -         
state_RNIJV9Q[1]                   cyclonev_lcell_comb     combout     Out     0.195     1.487       -         
instruction_out\[6\]_1_0_0__g2     Net                     -           -       0.591     -           96        
instruction_out\[6\][1]            dffeas                  ena         In      -         2.078       -         
===============================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.764 is 0.707(40.0%) logic and 1.058(60.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      1.500
    - Setup time:                            0.453
    + Intrinsic clock delay:                 0.766
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.813

    - Propagation time:                      1.311
    - Intrinsic clock delay:                 0.766
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.265

    Number of logic level(s):                1
    Starting point:                          state[1] / q
    Ending point:                            instruction_out\[0\][0] / ena
    The start point is clocked by            streamer|clock [rising] on pin clk
    The end   point is clocked by            streamer|clock [rising] on pin clk

Instance / Net                                             Pin         Pin               Arrival     No. of    
Name                               Type                    Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
state[1]                           dffeas                  q           Out     0.058     0.825       -         
state[1]                           Net                     -           -       0.467     -           11        
state_RNIJV9Q_4[1]                 cyclonev_lcell_comb     datae       In      -         1.292       -         
state_RNIJV9Q_4[1]                 cyclonev_lcell_comb     combout     Out     0.195     1.487       -         
instruction_out\[0\]_1_0_0__g2     Net                     -           -       0.591     -           96        
instruction_out\[0\][0]            dffeas                  ena         In      -         2.078       -         
===============================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.764 is 0.707(40.0%) logic and 1.058(60.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      1.500
    - Setup time:                            0.453
    + Intrinsic clock delay:                 0.766
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.813

    - Propagation time:                      1.311
    - Intrinsic clock delay:                 0.766
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.265

    Number of logic level(s):                1
    Starting point:                          state[1] / q
    Ending point:                            instruction_out\[12\][0] / ena
    The start point is clocked by            streamer|clock [rising] on pin clk
    The end   point is clocked by            streamer|clock [rising] on pin clk

Instance / Net                                               Pin         Pin               Arrival     No. of    
Name                                 Type                    Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
state[1]                             dffeas                  q           Out     0.058     0.825       -         
state[1]                             Net                     -           -       0.467     -           11        
state_RNIJV9Q_2[1]                   cyclonev_lcell_comb     datae       In      -         1.292       -         
state_RNIJV9Q_2[1]                   cyclonev_lcell_comb     combout     Out     0.195     1.487       -         
instruction_out\[6\]_1_0_0__g2_0     Net                     -           -       0.591     -           96        
instruction_out\[12\][0]             dffeas                  ena         In      -         2.078       -         
=================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.764 is 0.707(40.0%) logic and 1.058(60.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      1.500
    - Setup time:                            0.453
    + Intrinsic clock delay:                 0.766
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.813

    - Propagation time:                      1.311
    - Intrinsic clock delay:                 0.766
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.265

    Number of logic level(s):                1
    Starting point:                          state[1] / q
    Ending point:                            instruction_out\[12\][1] / ena
    The start point is clocked by            streamer|clock [rising] on pin clk
    The end   point is clocked by            streamer|clock [rising] on pin clk

Instance / Net                                               Pin         Pin               Arrival     No. of    
Name                                 Type                    Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
state[1]                             dffeas                  q           Out     0.058     0.825       -         
state[1]                             Net                     -           -       0.467     -           11        
state_RNIJV9Q_1[1]                   cyclonev_lcell_comb     datae       In      -         1.292       -         
state_RNIJV9Q_1[1]                   cyclonev_lcell_comb     combout     Out     0.195     1.487       -         
instruction_out\[6\]_1_0_0__g2_1     Net                     -           -       0.591     -           96        
instruction_out\[12\][1]             dffeas                  ena         In      -         2.078       -         
=================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.764 is 0.707(40.0%) logic and 1.058(60.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      1.500
    - Setup time:                            0.453
    + Intrinsic clock delay:                 0.766
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.813

    - Propagation time:                      1.311
    - Intrinsic clock delay:                 0.766
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.265

    Number of logic level(s):                1
    Starting point:                          state[1] / q
    Ending point:                            instruction_out\[6\][0] / ena
    The start point is clocked by            streamer|clock [rising] on pin clk
    The end   point is clocked by            streamer|clock [rising] on pin clk

Instance / Net                                               Pin         Pin               Arrival     No. of    
Name                                 Type                    Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
state[1]                             dffeas                  q           Out     0.058     0.825       -         
state[1]                             Net                     -           -       0.467     -           11        
state_RNIJV9Q_0[1]                   cyclonev_lcell_comb     datae       In      -         1.292       -         
state_RNIJV9Q_0[1]                   cyclonev_lcell_comb     combout     Out     0.195     1.487       -         
instruction_out\[6\]_1_0_0__g2_2     Net                     -           -       0.591     -           96        
instruction_out\[6\][0]              dffeas                  ena         In      -         2.078       -         
=================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.764 is 0.707(40.0%) logic and 1.058(60.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 123MB peak: 126MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 123MB peak: 126MB)

<a name=areaReport42></a>##### START OF AREA REPORT #####[</a>
Design view:work.streamer(verilog)
Selecting part 5CGXFC7C6F23C6
@N:<a href="@N:FA174:@XP_HELP">FA174</a> : <!@TM:1684183243> | The following device usage report estimates place and route data. Please look at the place and route report for final resource usage. 

Total combinational functions 26 of 112960 ( 0%)
ALUT usage by number of inputs
		  7 input functions 	 0
		  6 input functions 	 2
		  5 input functions 	 0
		  4 input functions 	 4
		  [=3 input functions 	 20
ALUTs by mode
		  normal mode            14
		  extended LUT mode      0
		  arithmetic mode        12
		  shared arithmetic mode 0
Total registers 592 of 225920 ( 0%)
Total Estimated Packed ALMs 148 of 56480 ( 0%)
I/O pins 1170 of 522 (224%), total I/O based on largest package of this part.

Number of I/O registers
			Input DDRs    :0
			Output DDRs   :0

DSP Blocks:     0 
ShiftTap:       0  (0 registers)
Ena:             576
Sload:           12
Sclr:            0
M10Ks:           0  (0% of 686)
Memory ALUTs:   0  (0% of 28240)
Total ESB:      0 bits 

##### END OF AREA REPORT #####]

 2 Errors occurred during mapping - no output produced
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon May 15 15:40:43 2023

###########################################################]

</pre></samp></body></html>
