Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Jan 15 15:23:57 2026
| Host         : DESKTOP-VSR4OFT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: u_i2c/cnt_i2c_clk_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_i2c/cnt_i2c_clk_reg[1]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: u_i2c/i2c_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 136 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.001        0.000                      0                  617        0.163        0.000                      0                  617        4.500        0.000                       0                   366  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.001        0.000                      0                  617        0.163        0.000                      0                  617        4.500        0.000                       0                   366  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.001ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/FSM_onehot_rx_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 1.491ns (31.607%)  route 3.226ns (68.393%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.720     5.323    uart_rx_inst/CLK
    SLICE_X4Y87          FDCE                                         r  uart_rx_inst/baud_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.419     5.742 r  uart_rx_inst/baud_cnt_reg[6]/Q
                         net (fo=4, routed)           0.841     6.583    uart_rx_inst/baud_cnt_reg_n_0_[6]
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     7.283 f  uart_rx_inst/rx_state1_carry/CO[3]
                         net (fo=15, routed)          0.805     8.088    uart_rx_inst/rx_state1_carry_n_0
    SLICE_X2Y87          LUT2 (Prop_lut2_I1_O)        0.124     8.212 r  uart_rx_inst/o_Rx_DV_i_1/O
                         net (fo=10, routed)          0.489     8.700    uart_rx_inst/o_Rx_DV_i_1_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I4_O)        0.124     8.824 r  uart_rx_inst/FSM_onehot_rx_state[4]_i_2/O
                         net (fo=1, routed)           0.564     9.388    uart_rx_inst/FSM_onehot_rx_state[4]_i_2_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I5_O)        0.124     9.512 r  uart_rx_inst/FSM_onehot_rx_state[4]_i_1/O
                         net (fo=5, routed)           0.528    10.040    uart_rx_inst/FSM_onehot_rx_state[4]_i_1_n_0
    SLICE_X3Y86          FDCE                                         r  uart_rx_inst/FSM_onehot_rx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.600    15.023    uart_rx_inst/CLK
    SLICE_X3Y86          FDCE                                         r  uart_rx_inst/FSM_onehot_rx_state_reg[1]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X3Y86          FDCE (Setup_fdce_C_CE)      -0.205    15.041    uart_rx_inst/FSM_onehot_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -10.040    
  -------------------------------------------------------------------
                         slack                                  5.001    

Slack (MET) :             5.024ns  (required time - arrival time)
  Source:                 DEB[7].debounce_inst/sw_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_byte_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 1.014ns (21.498%)  route 3.703ns (78.502%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.707     5.310    DEB[7].debounce_inst/CLK
    SLICE_X6Y72          FDCE                                         r  DEB[7].debounce_inst/sw_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDCE (Prop_fdce_C_Q)         0.518     5.828 r  DEB[7].debounce_inst/sw_out_reg/Q
                         net (fo=4, routed)           1.412     7.240    DEB[7].debounce_inst/debouncedd[0]
    SLICE_X6Y70          LUT4 (Prop_lut4_I0_O)        0.124     7.364 r  DEB[7].debounce_inst/prev_sw[7]_i_5/O
                         net (fo=1, routed)           0.622     7.986    DEB[0].debounce_inst/prev_sw[7]_i_2_0
    SLICE_X7Y70          LUT5 (Prop_lut5_I4_O)        0.124     8.110 r  DEB[0].debounce_inst/prev_sw[7]_i_4/O
                         net (fo=1, routed)           0.263     8.373    DEB[3].debounce_inst/sw_sent_flag_reg_1
    SLICE_X7Y70          LUT6 (Prop_lut6_I5_O)        0.124     8.497 r  DEB[3].debounce_inst/prev_sw[7]_i_2/O
                         net (fo=3, routed)           0.607     9.104    DEB[3].debounce_inst/tx_dv10_out
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.124     9.228 r  DEB[3].debounce_inst/tx_dv_i_1/O
                         net (fo=9, routed)           0.798    10.026    DEB[3].debounce_inst_n_1
    SLICE_X5Y69          FDCE                                         r  tx_byte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.592    15.015    clock_IBUF_BUFG
    SLICE_X5Y69          FDCE                                         r  tx_byte_reg[2]/C
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X5Y69          FDCE (Setup_fdce_C_CE)      -0.205    15.050    tx_byte_reg[2]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -10.026    
  -------------------------------------------------------------------
                         slack                                  5.024    

Slack (MET) :             5.024ns  (required time - arrival time)
  Source:                 DEB[7].debounce_inst/sw_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_byte_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 1.014ns (21.498%)  route 3.703ns (78.502%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.707     5.310    DEB[7].debounce_inst/CLK
    SLICE_X6Y72          FDCE                                         r  DEB[7].debounce_inst/sw_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDCE (Prop_fdce_C_Q)         0.518     5.828 r  DEB[7].debounce_inst/sw_out_reg/Q
                         net (fo=4, routed)           1.412     7.240    DEB[7].debounce_inst/debouncedd[0]
    SLICE_X6Y70          LUT4 (Prop_lut4_I0_O)        0.124     7.364 r  DEB[7].debounce_inst/prev_sw[7]_i_5/O
                         net (fo=1, routed)           0.622     7.986    DEB[0].debounce_inst/prev_sw[7]_i_2_0
    SLICE_X7Y70          LUT5 (Prop_lut5_I4_O)        0.124     8.110 r  DEB[0].debounce_inst/prev_sw[7]_i_4/O
                         net (fo=1, routed)           0.263     8.373    DEB[3].debounce_inst/sw_sent_flag_reg_1
    SLICE_X7Y70          LUT6 (Prop_lut6_I5_O)        0.124     8.497 r  DEB[3].debounce_inst/prev_sw[7]_i_2/O
                         net (fo=3, routed)           0.607     9.104    DEB[3].debounce_inst/tx_dv10_out
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.124     9.228 r  DEB[3].debounce_inst/tx_dv_i_1/O
                         net (fo=9, routed)           0.798    10.026    DEB[3].debounce_inst_n_1
    SLICE_X5Y69          FDCE                                         r  tx_byte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.592    15.015    clock_IBUF_BUFG
    SLICE_X5Y69          FDCE                                         r  tx_byte_reg[3]/C
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X5Y69          FDCE (Setup_fdce_C_CE)      -0.205    15.050    tx_byte_reg[3]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -10.026    
  -------------------------------------------------------------------
                         slack                                  5.024    

Slack (MET) :             5.024ns  (required time - arrival time)
  Source:                 DEB[7].debounce_inst/sw_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_byte_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 1.014ns (21.498%)  route 3.703ns (78.502%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.707     5.310    DEB[7].debounce_inst/CLK
    SLICE_X6Y72          FDCE                                         r  DEB[7].debounce_inst/sw_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDCE (Prop_fdce_C_Q)         0.518     5.828 r  DEB[7].debounce_inst/sw_out_reg/Q
                         net (fo=4, routed)           1.412     7.240    DEB[7].debounce_inst/debouncedd[0]
    SLICE_X6Y70          LUT4 (Prop_lut4_I0_O)        0.124     7.364 r  DEB[7].debounce_inst/prev_sw[7]_i_5/O
                         net (fo=1, routed)           0.622     7.986    DEB[0].debounce_inst/prev_sw[7]_i_2_0
    SLICE_X7Y70          LUT5 (Prop_lut5_I4_O)        0.124     8.110 r  DEB[0].debounce_inst/prev_sw[7]_i_4/O
                         net (fo=1, routed)           0.263     8.373    DEB[3].debounce_inst/sw_sent_flag_reg_1
    SLICE_X7Y70          LUT6 (Prop_lut6_I5_O)        0.124     8.497 r  DEB[3].debounce_inst/prev_sw[7]_i_2/O
                         net (fo=3, routed)           0.607     9.104    DEB[3].debounce_inst/tx_dv10_out
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.124     9.228 r  DEB[3].debounce_inst/tx_dv_i_1/O
                         net (fo=9, routed)           0.798    10.026    DEB[3].debounce_inst_n_1
    SLICE_X5Y69          FDCE                                         r  tx_byte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.592    15.015    clock_IBUF_BUFG
    SLICE_X5Y69          FDCE                                         r  tx_byte_reg[5]/C
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X5Y69          FDCE (Setup_fdce_C_CE)      -0.205    15.050    tx_byte_reg[5]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -10.026    
  -------------------------------------------------------------------
                         slack                                  5.024    

Slack (MET) :             5.221ns  (required time - arrival time)
  Source:                 u_i2c/scan_cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_i2c/seg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 1.250ns (26.043%)  route 3.550ns (73.957%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.628     5.231    u_i2c/CLK
    SLICE_X12Y76         FDCE                                         r  u_i2c/scan_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDCE (Prop_fdce_C_Q)         0.518     5.749 r  u_i2c/scan_cnt_reg[16]/Q
                         net (fo=39, routed)          1.070     6.819    u_i2c/digit_sel[1]
    SLICE_X13Y78         LUT3 (Prop_lut3_I1_O)        0.152     6.971 f  u_i2c/seg[6]_i_20/O
                         net (fo=7, routed)           0.885     7.855    u_i2c/seg[6]_i_20_n_0
    SLICE_X11Y76         LUT6 (Prop_lut6_I5_O)        0.332     8.187 r  u_i2c/seg[6]_i_17/O
                         net (fo=8, routed)           1.286     9.473    u_i2c/seg[6]_i_17_n_0
    SLICE_X12Y79         LUT6 (Prop_lut6_I5_O)        0.124     9.597 r  u_i2c/seg[1]_i_5/O
                         net (fo=1, routed)           0.309     9.907    u_i2c/seg[1]_i_5_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I4_O)        0.124    10.031 r  u_i2c/seg[1]_i_1/O
                         net (fo=1, routed)           0.000    10.031    u_i2c/seg_next[1]
    SLICE_X12Y77         FDPE                                         r  u_i2c/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.510    14.933    u_i2c/CLK
    SLICE_X12Y77         FDPE                                         r  u_i2c/seg_reg[1]/C
                         clock pessimism              0.277    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X12Y77         FDPE (Setup_fdpe_C_D)        0.077    15.251    u_i2c/seg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                         -10.031    
  -------------------------------------------------------------------
                         slack                                  5.221    

Slack (MET) :             5.227ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/FSM_onehot_rx_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 1.491ns (32.928%)  route 3.037ns (67.072%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.720     5.323    uart_rx_inst/CLK
    SLICE_X4Y87          FDCE                                         r  uart_rx_inst/baud_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.419     5.742 r  uart_rx_inst/baud_cnt_reg[6]/Q
                         net (fo=4, routed)           0.841     6.583    uart_rx_inst/baud_cnt_reg_n_0_[6]
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     7.283 f  uart_rx_inst/rx_state1_carry/CO[3]
                         net (fo=15, routed)          0.805     8.088    uart_rx_inst/rx_state1_carry_n_0
    SLICE_X2Y87          LUT2 (Prop_lut2_I1_O)        0.124     8.212 r  uart_rx_inst/o_Rx_DV_i_1/O
                         net (fo=10, routed)          0.489     8.700    uart_rx_inst/o_Rx_DV_i_1_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I4_O)        0.124     8.824 r  uart_rx_inst/FSM_onehot_rx_state[4]_i_2/O
                         net (fo=1, routed)           0.564     9.388    uart_rx_inst/FSM_onehot_rx_state[4]_i_2_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I5_O)        0.124     9.512 r  uart_rx_inst/FSM_onehot_rx_state[4]_i_1/O
                         net (fo=5, routed)           0.338     9.851    uart_rx_inst/FSM_onehot_rx_state[4]_i_1_n_0
    SLICE_X2Y86          FDPE                                         r  uart_rx_inst/FSM_onehot_rx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.600    15.023    uart_rx_inst/CLK
    SLICE_X2Y86          FDPE                                         r  uart_rx_inst/FSM_onehot_rx_state_reg[0]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X2Y86          FDPE (Setup_fdpe_C_CE)      -0.169    15.077    uart_rx_inst/FSM_onehot_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -9.851    
  -------------------------------------------------------------------
                         slack                                  5.227    

Slack (MET) :             5.227ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/FSM_onehot_rx_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 1.491ns (32.928%)  route 3.037ns (67.072%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.720     5.323    uart_rx_inst/CLK
    SLICE_X4Y87          FDCE                                         r  uart_rx_inst/baud_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.419     5.742 r  uart_rx_inst/baud_cnt_reg[6]/Q
                         net (fo=4, routed)           0.841     6.583    uart_rx_inst/baud_cnt_reg_n_0_[6]
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     7.283 f  uart_rx_inst/rx_state1_carry/CO[3]
                         net (fo=15, routed)          0.805     8.088    uart_rx_inst/rx_state1_carry_n_0
    SLICE_X2Y87          LUT2 (Prop_lut2_I1_O)        0.124     8.212 r  uart_rx_inst/o_Rx_DV_i_1/O
                         net (fo=10, routed)          0.489     8.700    uart_rx_inst/o_Rx_DV_i_1_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I4_O)        0.124     8.824 r  uart_rx_inst/FSM_onehot_rx_state[4]_i_2/O
                         net (fo=1, routed)           0.564     9.388    uart_rx_inst/FSM_onehot_rx_state[4]_i_2_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I5_O)        0.124     9.512 r  uart_rx_inst/FSM_onehot_rx_state[4]_i_1/O
                         net (fo=5, routed)           0.338     9.851    uart_rx_inst/FSM_onehot_rx_state[4]_i_1_n_0
    SLICE_X2Y86          FDCE                                         r  uart_rx_inst/FSM_onehot_rx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.600    15.023    uart_rx_inst/CLK
    SLICE_X2Y86          FDCE                                         r  uart_rx_inst/FSM_onehot_rx_state_reg[2]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X2Y86          FDCE (Setup_fdce_C_CE)      -0.169    15.077    uart_rx_inst/FSM_onehot_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -9.851    
  -------------------------------------------------------------------
                         slack                                  5.227    

Slack (MET) :             5.227ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/FSM_onehot_rx_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 1.491ns (32.928%)  route 3.037ns (67.072%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.720     5.323    uart_rx_inst/CLK
    SLICE_X4Y87          FDCE                                         r  uart_rx_inst/baud_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.419     5.742 r  uart_rx_inst/baud_cnt_reg[6]/Q
                         net (fo=4, routed)           0.841     6.583    uart_rx_inst/baud_cnt_reg_n_0_[6]
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     7.283 f  uart_rx_inst/rx_state1_carry/CO[3]
                         net (fo=15, routed)          0.805     8.088    uart_rx_inst/rx_state1_carry_n_0
    SLICE_X2Y87          LUT2 (Prop_lut2_I1_O)        0.124     8.212 r  uart_rx_inst/o_Rx_DV_i_1/O
                         net (fo=10, routed)          0.489     8.700    uart_rx_inst/o_Rx_DV_i_1_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I4_O)        0.124     8.824 r  uart_rx_inst/FSM_onehot_rx_state[4]_i_2/O
                         net (fo=1, routed)           0.564     9.388    uart_rx_inst/FSM_onehot_rx_state[4]_i_2_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I5_O)        0.124     9.512 r  uart_rx_inst/FSM_onehot_rx_state[4]_i_1/O
                         net (fo=5, routed)           0.338     9.851    uart_rx_inst/FSM_onehot_rx_state[4]_i_1_n_0
    SLICE_X2Y86          FDCE                                         r  uart_rx_inst/FSM_onehot_rx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.600    15.023    uart_rx_inst/CLK
    SLICE_X2Y86          FDCE                                         r  uart_rx_inst/FSM_onehot_rx_state_reg[3]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X2Y86          FDCE (Setup_fdce_C_CE)      -0.169    15.077    uart_rx_inst/FSM_onehot_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -9.851    
  -------------------------------------------------------------------
                         slack                                  5.227    

Slack (MET) :             5.227ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/FSM_onehot_rx_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 1.491ns (32.928%)  route 3.037ns (67.072%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.720     5.323    uart_rx_inst/CLK
    SLICE_X4Y87          FDCE                                         r  uart_rx_inst/baud_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.419     5.742 r  uart_rx_inst/baud_cnt_reg[6]/Q
                         net (fo=4, routed)           0.841     6.583    uart_rx_inst/baud_cnt_reg_n_0_[6]
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     7.283 f  uart_rx_inst/rx_state1_carry/CO[3]
                         net (fo=15, routed)          0.805     8.088    uart_rx_inst/rx_state1_carry_n_0
    SLICE_X2Y87          LUT2 (Prop_lut2_I1_O)        0.124     8.212 r  uart_rx_inst/o_Rx_DV_i_1/O
                         net (fo=10, routed)          0.489     8.700    uart_rx_inst/o_Rx_DV_i_1_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I4_O)        0.124     8.824 r  uart_rx_inst/FSM_onehot_rx_state[4]_i_2/O
                         net (fo=1, routed)           0.564     9.388    uart_rx_inst/FSM_onehot_rx_state[4]_i_2_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I5_O)        0.124     9.512 r  uart_rx_inst/FSM_onehot_rx_state[4]_i_1/O
                         net (fo=5, routed)           0.338     9.851    uart_rx_inst/FSM_onehot_rx_state[4]_i_1_n_0
    SLICE_X2Y86          FDCE                                         r  uart_rx_inst/FSM_onehot_rx_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.600    15.023    uart_rx_inst/CLK
    SLICE_X2Y86          FDCE                                         r  uart_rx_inst/FSM_onehot_rx_state_reg[4]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X2Y86          FDCE (Setup_fdce_C_CE)      -0.169    15.077    uart_rx_inst/FSM_onehot_rx_state_reg[4]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -9.851    
  -------------------------------------------------------------------
                         slack                                  5.227    

Slack (MET) :             5.286ns  (required time - arrival time)
  Source:                 DEB[7].debounce_inst/sw_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_byte_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.454ns  (logic 1.014ns (22.767%)  route 3.440ns (77.233%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.707     5.310    DEB[7].debounce_inst/CLK
    SLICE_X6Y72          FDCE                                         r  DEB[7].debounce_inst/sw_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDCE (Prop_fdce_C_Q)         0.518     5.828 r  DEB[7].debounce_inst/sw_out_reg/Q
                         net (fo=4, routed)           1.412     7.240    DEB[7].debounce_inst/debouncedd[0]
    SLICE_X6Y70          LUT4 (Prop_lut4_I0_O)        0.124     7.364 r  DEB[7].debounce_inst/prev_sw[7]_i_5/O
                         net (fo=1, routed)           0.622     7.986    DEB[0].debounce_inst/prev_sw[7]_i_2_0
    SLICE_X7Y70          LUT5 (Prop_lut5_I4_O)        0.124     8.110 r  DEB[0].debounce_inst/prev_sw[7]_i_4/O
                         net (fo=1, routed)           0.263     8.373    DEB[3].debounce_inst/sw_sent_flag_reg_1
    SLICE_X7Y70          LUT6 (Prop_lut6_I5_O)        0.124     8.497 r  DEB[3].debounce_inst/prev_sw[7]_i_2/O
                         net (fo=3, routed)           0.607     9.104    DEB[3].debounce_inst/tx_dv10_out
    SLICE_X6Y71          LUT6 (Prop_lut6_I0_O)        0.124     9.228 r  DEB[3].debounce_inst/tx_dv_i_1/O
                         net (fo=9, routed)           0.535     9.764    DEB[3].debounce_inst_n_1
    SLICE_X5Y71          FDCE                                         r  tx_byte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.591    15.014    clock_IBUF_BUFG
    SLICE_X5Y71          FDCE                                         r  tx_byte_reg[0]/C
                         clock pessimism              0.276    15.290    
                         clock uncertainty           -0.035    15.254    
    SLICE_X5Y71          FDCE (Setup_fdce_C_CE)      -0.205    15.049    tx_byte_reg[0]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                  5.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 uart_rx_inst/FSM_onehot_rx_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/FSM_onehot_rx_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.600     1.519    uart_rx_inst/CLK
    SLICE_X3Y86          FDCE                                         r  uart_rx_inst/FSM_onehot_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  uart_rx_inst/FSM_onehot_rx_state_reg[1]/Q
                         net (fo=6, routed)           0.110     1.771    uart_rx_inst/FSM_onehot_rx_state_reg_n_0_[1]
    SLICE_X2Y86          LUT3 (Prop_lut3_I1_O)        0.045     1.816 r  uart_rx_inst/FSM_onehot_rx_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.816    uart_rx_inst/FSM_onehot_rx_state[0]_i_1_n_0
    SLICE_X2Y86          FDPE                                         r  uart_rx_inst/FSM_onehot_rx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.872     2.037    uart_rx_inst/CLK
    SLICE_X2Y86          FDPE                                         r  uart_rx_inst/FSM_onehot_rx_state_reg[0]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X2Y86          FDPE (Hold_fdpe_C_D)         0.120     1.652    uart_rx_inst/FSM_onehot_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 uart_rx_inst/FSM_onehot_rx_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/FSM_onehot_rx_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.916%)  route 0.114ns (38.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.600     1.519    uart_rx_inst/CLK
    SLICE_X3Y86          FDCE                                         r  uart_rx_inst/FSM_onehot_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  uart_rx_inst/FSM_onehot_rx_state_reg[1]/Q
                         net (fo=6, routed)           0.114     1.775    uart_rx_inst/FSM_onehot_rx_state_reg_n_0_[1]
    SLICE_X2Y86          LUT2 (Prop_lut2_I0_O)        0.045     1.820 r  uart_rx_inst/FSM_onehot_rx_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.820    uart_rx_inst/FSM_onehot_rx_state[2]_i_1_n_0
    SLICE_X2Y86          FDCE                                         r  uart_rx_inst/FSM_onehot_rx_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.872     2.037    uart_rx_inst/CLK
    SLICE_X2Y86          FDCE                                         r  uart_rx_inst/FSM_onehot_rx_state_reg[2]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X2Y86          FDCE (Hold_fdce_C_D)         0.121     1.653    uart_rx_inst/FSM_onehot_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 uart_rx_inst/rx_shift_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/o_Rx_Byte_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.603     1.522    uart_rx_inst/CLK
    SLICE_X1Y90          FDCE                                         r  uart_rx_inst/rx_shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  uart_rx_inst/rx_shift_reg_reg[2]/Q
                         net (fo=1, routed)           0.110     1.773    uart_rx_inst/rx_shift_reg[2]
    SLICE_X0Y90          FDCE                                         r  uart_rx_inst/o_Rx_Byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.876     2.041    uart_rx_inst/CLK
    SLICE_X0Y90          FDCE                                         r  uart_rx_inst/o_Rx_Byte_reg[2]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X0Y90          FDCE (Hold_fdce_C_D)         0.070     1.605    uart_rx_inst/o_Rx_Byte_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 uart_rx_inst/o_Rx_Byte_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_led_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.603     1.522    uart_rx_inst/CLK
    SLICE_X0Y90          FDCE                                         r  uart_rx_inst/o_Rx_Byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  uart_rx_inst/o_Rx_Byte_reg[2]/Q
                         net (fo=1, routed)           0.113     1.776    rx_byte[2]
    SLICE_X0Y89          FDCE                                         r  debug_led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.875     2.040    clock_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  debug_led_reg[2]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X0Y89          FDCE (Hold_fdce_C_D)         0.070     1.607    debug_led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 uart_rx_inst/o_Rx_Byte_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_led_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.603     1.522    uart_rx_inst/CLK
    SLICE_X0Y90          FDCE                                         r  uart_rx_inst/o_Rx_Byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  uart_rx_inst/o_Rx_Byte_reg[1]/Q
                         net (fo=1, routed)           0.112     1.775    rx_byte[1]
    SLICE_X0Y89          FDCE                                         r  debug_led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.875     2.040    clock_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  debug_led_reg[1]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X0Y89          FDCE (Hold_fdce_C_D)         0.066     1.603    debug_led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 uart_rx_inst/o_Rx_Byte_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_led_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.603     1.522    uart_rx_inst/CLK
    SLICE_X0Y90          FDCE                                         r  uart_rx_inst/o_Rx_Byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  uart_rx_inst/o_Rx_Byte_reg[0]/Q
                         net (fo=1, routed)           0.119     1.783    rx_byte[0]
    SLICE_X0Y89          FDCE                                         r  debug_led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.875     2.040    clock_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  debug_led_reg[0]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X0Y89          FDCE (Hold_fdce_C_D)         0.070     1.607    debug_led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 uart_rx_inst/o_Rx_Byte_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_led_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.060%)  route 0.120ns (45.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.602     1.521    uart_rx_inst/CLK
    SLICE_X0Y88          FDCE                                         r  uart_rx_inst/o_Rx_Byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  uart_rx_inst/o_Rx_Byte_reg[3]/Q
                         net (fo=1, routed)           0.120     1.782    rx_byte[3]
    SLICE_X1Y86          FDCE                                         r  debug_led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.872     2.037    clock_IBUF_BUFG
    SLICE_X1Y86          FDCE                                         r  debug_led_reg[3]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X1Y86          FDCE (Hold_fdce_C_D)         0.070     1.604    debug_led_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_i2c/cnt_clk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_i2c/cnt_clk_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.823%)  route 0.097ns (34.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.564     1.483    u_i2c/CLK
    SLICE_X52Y96         FDCE                                         r  u_i2c/cnt_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  u_i2c/cnt_clk_reg[1]/Q
                         net (fo=7, routed)           0.097     1.721    u_i2c/cnt_clk_reg_n_0_[1]
    SLICE_X53Y96         LUT6 (Prop_lut6_I3_O)        0.045     1.766 r  u_i2c/cnt_clk[5]_i_1/O
                         net (fo=1, routed)           0.000     1.766    u_i2c/cnt_clk[5]
    SLICE_X53Y96         FDCE                                         r  u_i2c/cnt_clk_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.834     1.999    u_i2c/CLK
    SLICE_X53Y96         FDCE                                         r  u_i2c/cnt_clk_reg[5]/C
                         clock pessimism             -0.502     1.496    
    SLICE_X53Y96         FDCE (Hold_fdce_C_D)         0.091     1.587    u_i2c/cnt_clk_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 uart_rx_inst/rx_shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/o_Rx_Byte_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.837%)  route 0.148ns (51.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.601     1.520    uart_rx_inst/CLK
    SLICE_X0Y87          FDCE                                         r  uart_rx_inst/rx_shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  uart_rx_inst/rx_shift_reg_reg[4]/Q
                         net (fo=1, routed)           0.148     1.809    uart_rx_inst/rx_shift_reg[4]
    SLICE_X0Y88          FDCE                                         r  uart_rx_inst/o_Rx_Byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.875     2.040    uart_rx_inst/CLK
    SLICE_X0Y88          FDCE                                         r  uart_rx_inst/o_Rx_Byte_reg[4]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X0Y88          FDCE (Hold_fdce_C_D)         0.066     1.603    uart_rx_inst/o_Rx_Byte_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 tx_dv_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/FSM_sequential_tx_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.594     1.513    clock_IBUF_BUFG
    SLICE_X3Y72          FDCE                                         r  tx_dv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDCE (Prop_fdce_C_Q)         0.128     1.641 r  tx_dv_reg/Q
                         net (fo=2, routed)           0.070     1.711    uart_tx_inst/FSM_sequential_tx_state_reg[0]_0
    SLICE_X3Y72          LUT6 (Prop_lut6_I1_O)        0.099     1.810 r  uart_tx_inst/FSM_sequential_tx_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.810    uart_tx_inst/FSM_sequential_tx_state[0]_i_1_n_0
    SLICE_X3Y72          FDCE                                         r  uart_tx_inst/FSM_sequential_tx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.864     2.029    uart_tx_inst/CLK
    SLICE_X3Y72          FDCE                                         r  uart_tx_inst/FSM_sequential_tx_state_reg[0]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X3Y72          FDCE (Hold_fdce_C_D)         0.091     1.604    uart_tx_inst/FSM_sequential_tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y71     DEB[1].debounce_inst/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y64     DEB[2].debounce_inst/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y66     DEB[2].debounce_inst/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y66     DEB[2].debounce_inst/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y67     DEB[2].debounce_inst/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y63     DEB[3].debounce_inst/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y65     DEB[3].debounce_inst/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y65     DEB[3].debounce_inst/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y66     DEB[3].debounce_inst/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     DEB[7].debounce_inst/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     DEB[7].debounce_inst/counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     DEB[7].debounce_inst/counter_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     DEB[7].debounce_inst/counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     DEB[0].debounce_inst/counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     DEB[7].debounce_inst/counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     DEB[7].debounce_inst/counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     DEB[7].debounce_inst/counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     DEB[0].debounce_inst/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     DEB[0].debounce_inst/counter_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     DEB[2].debounce_inst/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     DEB[2].debounce_inst/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y65     DEB[3].debounce_inst/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y65     DEB[3].debounce_inst/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y66     DEB[3].debounce_inst/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y66     DEB[3].debounce_inst/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y66     DEB[3].debounce_inst/counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y66     DEB[3].debounce_inst/counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y66     DEB[4].debounce_inst/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y66     DEB[4].debounce_inst/counter_reg[11]/C



