Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\dusty\Documents\ece-3710\with_accel2\final2\SPI_interface.v" into library work
Parsing module <SPI_interface>.
Analyzing Verilog file "C:\Users\dusty\Documents\ece-3710\with_accel2\final2\SCLK_gen.v" into library work
Parsing module <SCLK_gen>.
Analyzing Verilog file "C:\Users\dusty\Documents\ece-3710\with_accel2\final2\PixleCLK.v" into library work
Parsing module <PixleCLK>.
Analyzing Verilog file "C:\Users\dusty\Documents\ece-3710\with_accel2\final2\Mux16.v" into library work
Parsing module <Mux16>.
Analyzing Verilog file "C:\Users\dusty\Documents\ece-3710\with_accel2\final2\decoder.v" into library work
Parsing module <decoder4>.
Analyzing Verilog file "C:\Users\dusty\Documents\ece-3710\with_accel2\final2\accel_state.v" into library work
Parsing module <state_controller>.
Analyzing Verilog file "C:\Users\dusty\Documents\ece-3710\with_accel2\final2\VGAcontroller.v" into library work
Parsing module <VGAcontroller>.
Analyzing Verilog file "C:\Users\dusty\Documents\ece-3710\with_accel2\final2\RegisterFile.v" into library work
Parsing module <RegisterFile>.
Analyzing Verilog file "C:\Users\dusty\Documents\ece-3710\with_accel2\final2\reg5.v" into library work
Parsing module <reg5>.
Analyzing Verilog file "C:\Users\dusty\Documents\ece-3710\with_accel2\final2\ProgramCounter.v" into library work
Parsing module <ProgramCounter>.
Analyzing Verilog file "C:\Users\dusty\Documents\ece-3710\with_accel2\final2\num_display.v" into library work
Parsing module <num_display>.
Analyzing Verilog file "C:\Users\dusty\Documents\ece-3710\with_accel2\final2\memory.v" into library work
Parsing module <memory>.
Analyzing Verilog file "C:\Users\dusty\Documents\ece-3710\with_accel2\final2\controller.v" into library work
Parsing module <controller>.
Analyzing Verilog file "C:\Users\dusty\Documents\ece-3710\with_accel2\final2\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "C:\Users\dusty\Documents\ece-3710\with_accel2\final2\accelerometer.v" into library work
Parsing module <accelerometer>.
Analyzing Verilog file "C:\Users\dusty\Documents\ece-3710\with_accel2\final2\Main.v" into library work
Parsing module <Main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Main>.

Elaborating module <memory>.
Reading initialization file \"instructions.txt\".
WARNING:HDLCompiler:1670 - "C:\Users\dusty\Documents\ece-3710\with_accel2\final2\memory.v" Line 52: Signal <the_memory_core> in initial block is partially initialized.

Elaborating module <RegisterFile>.

Elaborating module <decoder4>.

Elaborating module <Mux16>.

Elaborating module <ALU>.

Elaborating module <reg5>.

Elaborating module <ProgramCounter>.

Elaborating module <controller>.

Elaborating module <num_display>.
WARNING:HDLCompiler:413 - "C:\Users\dusty\Documents\ece-3710\with_accel2\final2\num_display.v" Line 41: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:91 - "C:\Users\dusty\Documents\ece-3710\with_accel2\final2\num_display.v" Line 63: Signal <dig1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\dusty\Documents\ece-3710\with_accel2\final2\num_display.v" Line 80: Signal <dig10> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\dusty\Documents\ece-3710\with_accel2\final2\num_display.v" Line 97: Signal <dig100> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\dusty\Documents\ece-3710\with_accel2\final2\num_display.v" Line 114: Signal <dig1000> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\dusty\Documents\ece-3710\with_accel2\final2\num_display.v" Line 181: Result of 15-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\dusty\Documents\ece-3710\with_accel2\final2\num_display.v" Line 181: Assignment to result ignored, since the identifier is never used

Elaborating module <VGAcontroller>.

Elaborating module <PixleCLK>.
WARNING:HDLCompiler:413 - "C:\Users\dusty\Documents\ece-3710\with_accel2\final2\PixleCLK.v" Line 44: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\dusty\Documents\ece-3710\with_accel2\final2\VGAcontroller.v" Line 96: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\dusty\Documents\ece-3710\with_accel2\final2\VGAcontroller.v" Line 105: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\dusty\Documents\ece-3710\with_accel2\final2\VGAcontroller.v" Line 117: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\dusty\Documents\ece-3710\with_accel2\final2\VGAcontroller.v" Line 118: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\dusty\Documents\ece-3710\with_accel2\final2\VGAcontroller.v" Line 126: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\dusty\Documents\ece-3710\with_accel2\final2\VGAcontroller.v" Line 127: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\dusty\Documents\ece-3710\with_accel2\final2\VGAcontroller.v" Line 142: Result of 16-bit expression is truncated to fit in 15-bit target.

Elaborating module <accelerometer>.

Elaborating module <SCLK_gen>.

Elaborating module <state_controller>.

Elaborating module <SPI_interface>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Main>.
    Related source file is "C:\Users\dusty\Documents\ece-3710\with_accel2\final2\Main.v".
    Found 2-bit register for signal <presentState>.
    Found 1-bit register for signal <fetch_instr>.
    Found 16-bit register for signal <instruction>.
    Found finite state machine <FSM_0> for signal <presentState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 1                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 15-bit adder for signal <program_counter[14]_PC_change[14]_add_9_OUT> created at line 115.
    Found 4x1-bit Read Only RAM for signal <instr_type[1]_GND_1_o_Mux_19_o>
    Found 1-bit 3-to-1 multiplexer for signal <presentState[1]_instr_type[1]_Mux_26_o> created at line 183.
    Found 1-bit 3-to-1 multiplexer for signal <presentState[1]_instr_type[1]_Mux_27_o> created at line 183.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred  21 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Main> synthesized.

Synthesizing Unit <memory>.
    Related source file is "C:\Users\dusty\Documents\ece-3710\with_accel2\final2\memory.v".
        RAM_WIDTH = 16
        RAM_ADDR_BITS = 15
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32768x16-bit dual-port RAM <Mram_the_memory_core> for signal <the_memory_core>.
    Found 16-bit register for signal <vga_out>.
    Found 16-bit register for signal <dout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <memory> synthesized.

Synthesizing Unit <RegisterFile>.
    Related source file is "C:\Users\dusty\Documents\ece-3710\with_accel2\final2\RegisterFile.v".
    Found 16-bit register for signal <data_out1>.
    Found 16-bit register for signal <data_out2>.
    Found 16-bit register for signal <data_out3>.
    Found 16-bit register for signal <data_out4>.
    Found 16-bit register for signal <data_out5>.
    Found 16-bit register for signal <data_out6>.
    Found 16-bit register for signal <data_out7>.
    Found 16-bit register for signal <data_out8>.
    Found 16-bit register for signal <data_out9>.
    Found 16-bit register for signal <data_out10>.
    Found 16-bit register for signal <data_out11>.
    Found 16-bit register for signal <data_out12>.
    Found 16-bit register for signal <data_out13>.
    Found 16-bit register for signal <data_out14>.
    Found 16-bit register for signal <data_out15>.
    Found 16-bit register for signal <led_out>.
    Found 16-bit register for signal <data_out0>.
    Summary:
	inferred 272 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <RegisterFile> synthesized.

Synthesizing Unit <decoder4>.
    Related source file is "C:\Users\dusty\Documents\ece-3710\with_accel2\final2\decoder.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <decoder4> synthesized.

Synthesizing Unit <Mux16>.
    Related source file is "C:\Users\dusty\Documents\ece-3710\with_accel2\final2\Mux16.v".
    Found 16-bit 16-to-1 multiplexer for signal <out> created at line 27.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux16> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\dusty\Documents\ece-3710\with_accel2\final2\ALU.v".
        ADD = 4'b0101
        ADDU = 4'b0110
        ADDC = 4'b0111
        ADDCU = 4'b0001
        SUB = 4'b1001
        CMP = 4'b1011
        CMPU = 4'b1000
        AND = 4'b1111
        OR = 4'b0010
        XOR = 4'b0011
        NOT = 4'b1010
        LSH = 4'b0100
        ACCEL = 4'b1100
        MULT = 4'b1110
        NOP = 4'b0000
    Found 17-bit subtractor for signal <GND_6_o_GND_6_o_sub_9_OUT> created at line 97.
    Found 17-bit adder for signal <n0062> created at line 75.
    Found 17-bit adder for signal <BUS_0003_GND_6_o_add_4_OUT> created at line 75.
    Found 16-bit shifter logical left for signal <input1[15]_input2[15]_shift_left_17_OUT> created at line 169
    Found 16x16-bit multiplier for signal <n0051> created at line 181.
    Found 16-bit 16-to-1 multiplexer for signal <result> created at line 51.
    Found 16-bit comparator greater for signal <input1[15]_input2[15]_LessThan_10_o> created at line 108
    Found 16-bit comparator equal for signal <input1[15]_input2[15]_equal_11_o> created at line 113
    Found 16-bit comparator greater for signal <input2[15]_input1[15]_LessThan_12_o> created at line 126
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred  25 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <ALU> synthesized.

Synthesizing Unit <reg5>.
    Related source file is "C:\Users\dusty\Documents\ece-3710\with_accel2\final2\reg5.v".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <dataout>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <reg5> synthesized.

Synthesizing Unit <ProgramCounter>.
    Related source file is "C:\Users\dusty\Documents\ece-3710\with_accel2\final2\ProgramCounter.v".
WARNING:Xst:647 - Input <old_program_counter> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 15-bit register for signal <program_counter>.
    Summary:
	inferred  15 D-type flip-flop(s).
Unit <ProgramCounter> synthesized.

Synthesizing Unit <controller>.
    Related source file is "C:\Users\dusty\Documents\ece-3710\with_accel2\final2\controller.v".
WARNING:Xst:647 - Input <flags<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <flags<4:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16x1-bit Read Only RAM for signal <select_immediate>
    Found 15-bit 7-to-1 multiplexer for signal <_n0100> created at line 49.
    Found 2-bit 7-to-1 multiplexer for signal <_n0111> created at line 80.
    Summary:
	inferred   1 RAM(s).
	inferred  15 Multiplexer(s).
Unit <controller> synthesized.

Synthesizing Unit <num_display>.
    Related source file is "C:\Users\dusty\Documents\ece-3710\with_accel2\final2\num_display.v".
    Found 4-bit register for signal <state>.
    Found 12-bit register for signal <count>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 2                                              |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 1111                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit subtractor for signal <value[15]_GND_12_o_sub_26_OUT> created at line 144.
    Found 16-bit subtractor for signal <value[15]_GND_12_o_sub_31_OUT> created at line 144.
    Found 16-bit subtractor for signal <value[15]_GND_12_o_sub_36_OUT> created at line 144.
    Found 16-bit subtractor for signal <value[15]_GND_12_o_sub_41_OUT> created at line 144.
    Found 16-bit subtractor for signal <value[15]_GND_12_o_sub_46_OUT> created at line 144.
    Found 16-bit subtractor for signal <value[15]_GND_12_o_sub_51_OUT> created at line 144.
    Found 16-bit subtractor for signal <value[15]_GND_12_o_sub_56_OUT> created at line 144.
    Found 16-bit subtractor for signal <value[15]_GND_12_o_sub_61_OUT> created at line 144.
    Found 16-bit subtractor for signal <value[15]_GND_12_o_sub_66_OUT> created at line 144.
    Found 16-bit subtractor for signal <value[15]_GND_12_o_sub_70_OUT> created at line 153.
    Found 16-bit subtractor for signal <value[15]_GND_12_o_sub_75_OUT> created at line 153.
    Found 16-bit subtractor for signal <value[15]_GND_12_o_sub_80_OUT> created at line 153.
    Found 16-bit subtractor for signal <value[15]_GND_12_o_sub_85_OUT> created at line 153.
    Found 16-bit subtractor for signal <value[15]_GND_12_o_sub_90_OUT> created at line 153.
    Found 16-bit subtractor for signal <value[15]_GND_12_o_sub_95_OUT> created at line 153.
    Found 16-bit subtractor for signal <value[15]_GND_12_o_sub_100_OUT> created at line 153.
    Found 16-bit subtractor for signal <value[15]_GND_12_o_sub_105_OUT> created at line 153.
    Found 16-bit subtractor for signal <value[15]_GND_12_o_sub_110_OUT> created at line 153.
    Found 16-bit subtractor for signal <value[15]_GND_12_o_sub_114_OUT> created at line 163.
    Found 16-bit subtractor for signal <value[15]_GND_12_o_sub_119_OUT> created at line 163.
    Found 16-bit subtractor for signal <value[15]_GND_12_o_sub_124_OUT> created at line 163.
    Found 16-bit subtractor for signal <value[15]_GND_12_o_sub_129_OUT> created at line 163.
    Found 16-bit subtractor for signal <value[15]_GND_12_o_sub_134_OUT> created at line 163.
    Found 16-bit subtractor for signal <value[15]_GND_12_o_sub_139_OUT> created at line 163.
    Found 16-bit subtractor for signal <value[15]_GND_12_o_sub_144_OUT> created at line 163.
    Found 16-bit subtractor for signal <value[15]_GND_12_o_sub_149_OUT> created at line 163.
    Found 16-bit subtractor for signal <value[15]_GND_12_o_sub_154_OUT> created at line 163.
    Found 16-bit subtractor for signal <value[15]_GND_12_o_sub_158_OUT> created at line 173.
    Found 16-bit subtractor for signal <value[15]_GND_12_o_sub_163_OUT> created at line 173.
    Found 16-bit subtractor for signal <value[15]_GND_12_o_sub_168_OUT> created at line 173.
    Found 16-bit subtractor for signal <value[15]_GND_12_o_sub_173_OUT> created at line 173.
    Found 16-bit subtractor for signal <value[15]_GND_12_o_sub_178_OUT> created at line 173.
    Found 16-bit subtractor for signal <value[15]_GND_12_o_sub_183_OUT> created at line 173.
    Found 16-bit subtractor for signal <value[15]_GND_12_o_sub_188_OUT> created at line 173.
    Found 16-bit subtractor for signal <value[15]_GND_12_o_sub_193_OUT> created at line 173.
    Found 12-bit adder for signal <_n0475> created at line 41.
    Found 4-bit adder for signal <GND_12_o_GND_12_o_add_29_OUT> created at line 143.
    Found 4-bit adder for signal <GND_12_o_GND_12_o_add_34_OUT> created at line 143.
    Found 4-bit adder for signal <GND_12_o_GND_12_o_add_39_OUT> created at line 143.
    Found 4-bit adder for signal <GND_12_o_GND_12_o_add_44_OUT> created at line 143.
    Found 4-bit adder for signal <GND_12_o_GND_12_o_add_49_OUT> created at line 143.
    Found 4-bit adder for signal <GND_12_o_GND_12_o_add_54_OUT> created at line 143.
    Found 4-bit adder for signal <GND_12_o_GND_12_o_add_59_OUT> created at line 143.
    Found 4-bit adder for signal <GND_12_o_GND_12_o_add_64_OUT> created at line 143.
    Found 4-bit adder for signal <GND_12_o_GND_12_o_add_73_OUT> created at line 152.
    Found 4-bit adder for signal <GND_12_o_GND_12_o_add_78_OUT> created at line 152.
    Found 4-bit adder for signal <GND_12_o_GND_12_o_add_83_OUT> created at line 152.
    Found 4-bit adder for signal <GND_12_o_GND_12_o_add_88_OUT> created at line 152.
    Found 4-bit adder for signal <GND_12_o_GND_12_o_add_93_OUT> created at line 152.
    Found 4-bit adder for signal <GND_12_o_GND_12_o_add_98_OUT> created at line 152.
    Found 4-bit adder for signal <GND_12_o_GND_12_o_add_103_OUT> created at line 152.
    Found 4-bit adder for signal <GND_12_o_GND_12_o_add_108_OUT> created at line 152.
    Found 4-bit adder for signal <GND_12_o_GND_12_o_add_117_OUT> created at line 162.
    Found 4-bit adder for signal <GND_12_o_GND_12_o_add_122_OUT> created at line 162.
    Found 4-bit adder for signal <GND_12_o_GND_12_o_add_127_OUT> created at line 162.
    Found 4-bit adder for signal <GND_12_o_GND_12_o_add_132_OUT> created at line 162.
    Found 4-bit adder for signal <GND_12_o_GND_12_o_add_137_OUT> created at line 162.
    Found 4-bit adder for signal <GND_12_o_GND_12_o_add_142_OUT> created at line 162.
    Found 4-bit adder for signal <GND_12_o_GND_12_o_add_147_OUT> created at line 162.
    Found 4-bit adder for signal <GND_12_o_GND_12_o_add_152_OUT> created at line 162.
    Found 4-bit adder for signal <GND_12_o_GND_12_o_add_161_OUT> created at line 172.
    Found 4-bit adder for signal <GND_12_o_GND_12_o_add_166_OUT> created at line 172.
    Found 4-bit adder for signal <GND_12_o_GND_12_o_add_171_OUT> created at line 172.
    Found 4-bit adder for signal <GND_12_o_GND_12_o_add_176_OUT> created at line 172.
    Found 4-bit adder for signal <GND_12_o_GND_12_o_add_181_OUT> created at line 172.
    Found 4-bit adder for signal <GND_12_o_GND_12_o_add_186_OUT> created at line 172.
    Found 4-bit adder for signal <GND_12_o_GND_12_o_add_191_OUT> created at line 172.
    Found 4-bit adder for signal <GND_12_o_GND_12_o_add_196_OUT> created at line 172.
    Found 16-bit comparator lessequal for signal <n0020> created at line 142
    Found 16-bit comparator lessequal for signal <n0025> created at line 142
    Found 16-bit comparator lessequal for signal <n0031> created at line 142
    Found 16-bit comparator lessequal for signal <n0037> created at line 142
    Found 16-bit comparator lessequal for signal <n0043> created at line 142
    Found 16-bit comparator lessequal for signal <n0049> created at line 142
    Found 16-bit comparator lessequal for signal <n0055> created at line 142
    Found 16-bit comparator lessequal for signal <n0061> created at line 142
    Found 16-bit comparator lessequal for signal <n0067> created at line 142
    Found 16-bit comparator lessequal for signal <n0073> created at line 151
    Found 16-bit comparator lessequal for signal <n0078> created at line 151
    Found 16-bit comparator lessequal for signal <n0084> created at line 151
    Found 16-bit comparator lessequal for signal <n0090> created at line 151
    Found 16-bit comparator lessequal for signal <n0096> created at line 151
    Found 16-bit comparator lessequal for signal <n0102> created at line 151
    Found 16-bit comparator lessequal for signal <n0108> created at line 151
    Found 16-bit comparator lessequal for signal <n0114> created at line 151
    Found 16-bit comparator lessequal for signal <n0120> created at line 151
    Found 16-bit comparator lessequal for signal <n0126> created at line 161
    Found 16-bit comparator lessequal for signal <n0131> created at line 161
    Found 16-bit comparator lessequal for signal <n0137> created at line 161
    Found 16-bit comparator lessequal for signal <n0143> created at line 161
    Found 16-bit comparator lessequal for signal <n0149> created at line 161
    Found 16-bit comparator lessequal for signal <n0155> created at line 161
    Found 16-bit comparator lessequal for signal <n0161> created at line 161
    Found 16-bit comparator lessequal for signal <n0167> created at line 161
    Found 16-bit comparator lessequal for signal <n0173> created at line 161
    Summary:
	inferred  68 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred  27 Comparator(s).
	inferred  67 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <num_display> synthesized.

Synthesizing Unit <VGAcontroller>.
    Related source file is "C:\Users\dusty\Documents\ece-3710\with_accel2\final2\VGAcontroller.v".
        hpixels = 800
        vlines = 521
        hpulse = 96
        vpulse = 2
        hbp = 144
        hfp = 784
        vbp = 31
        vfp = 511
        fb_offset = 15'b010000000000000
        lib_offset = 4'b0111
    Found 10-bit register for signal <vc>.
    Found 10-bit register for signal <hc>.
    Found 1-bit register for signal <en>.
    Found 8-bit register for signal <bitColor>.
    Found 10-bit adder for signal <hc[9]_GND_16_o_add_2_OUT> created at line 96.
    Found 10-bit adder for signal <vc[9]_GND_16_o_add_4_OUT> created at line 105.
    Found 15-bit adder for signal <n0083> created at line 142.
    Found 15-bit adder for signal <addr> created at line 142.
    Found 9-bit subtractor for signal <GND_16_o_GND_16_o_sub_19_OUT<8:0>> created at line 126.
    Found 10-bit subtractor for signal <GND_16_o_GND_16_o_sub_20_OUT<9:0>> created at line 127.
    Found 7x6-bit multiplier for signal <PWR_13_o_vpixle[8]_MuLt_22_OUT> created at line 142.
    Found 10-bit comparator greater for signal <hc[9]_PWR_13_o_LessThan_2_o> created at line 95
    Found 10-bit comparator greater for signal <vc[9]_PWR_13_o_LessThan_4_o> created at line 104
    Found 10-bit comparator greater for signal <hc[9]_GND_16_o_LessThan_11_o> created at line 117
    Found 10-bit comparator greater for signal <vc[9]_GND_16_o_LessThan_13_o> created at line 118
    Found 10-bit comparator greater for signal <GND_16_o_hc[9]_LessThan_15_o> created at line 124
    Found 10-bit comparator greater for signal <hc[9]_PWR_13_o_LessThan_16_o> created at line 124
    Found 10-bit comparator greater for signal <GND_16_o_vc[9]_LessThan_17_o> created at line 124
    Found 10-bit comparator greater for signal <vc[9]_PWR_13_o_LessThan_18_o> created at line 124
    WARNING:Xst:2404 -  FFs/Latches <we<0:0>> (without init value) have a constant value of 0 in block <VGAcontroller>.
    Summary:
	inferred   1 Multiplier(s).
	inferred   6 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <VGAcontroller> synthesized.

Synthesizing Unit <PixleCLK>.
    Related source file is "C:\Users\dusty\Documents\ece-3710\with_accel2\final2\PixleCLK.v".
    Found 1-bit register for signal <PIXCLK>.
    Found 4-bit register for signal <a>.
    Found 4-bit adder for signal <a[3]_GND_17_o_add_2_OUT> created at line 44.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <PixleCLK> synthesized.

Synthesizing Unit <accelerometer>.
    Related source file is "C:\Users\dusty\Documents\ece-3710\with_accel2\final2\accelerometer.v".
    Summary:
	no macro.
Unit <accelerometer> synthesized.

Synthesizing Unit <SCLK_gen>.
    Related source file is "C:\Users\dusty\Documents\ece-3710\with_accel2\final2\SCLK_gen.v".
        SCLK_freq = 7'b1100100
    Found 1-bit register for signal <read>.
    Found 1-bit register for signal <write>.
    Found 1-bit register for signal <SCLK_pulse>.
    Found 7-bit register for signal <SCLK_counter>.
    Found 1-bit register for signal <pulse_sent>.
    Found 1-bit register for signal <SCLK>.
    Found 7-bit adder for signal <SCLK_counter[6]_GND_20_o_add_2_OUT> created at line 43.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <SCLK_gen> synthesized.

Synthesizing Unit <state_controller>.
    Related source file is "C:\Users\dusty\Documents\ece-3710\with_accel2\final2\accel_state.v".
        power_config = 3'b001
        format_config = 3'b010
        rate_config = 3'b011
        read_low = 3'b100
        read_high = 3'b101
        delay = 3'b000
        power_data = 16'b0010110100001000
        format_data = 16'b0011000100000100
        rate_data = 16'b0010110000001011
        read_data0 = 16'b1011010000000000
        read_data1 = 16'b1011010100000000
        delay_time = 32'b00000000000000001100100000000000
    Found 1-bit register for signal <transmit>.
    Found 3-bit register for signal <state>.
    Found 16-bit register for signal <axis_value>.
    Found 1-bit register for signal <advance_state>.
    Found 32-bit register for signal <delay_counter>.
    Found 3-bit register for signal <next_state>.
    Found 16-bit register for signal <tx_data>.
    Found 32-bit adder for signal <delay_counter[31]_GND_21_o_add_19_OUT> created at line 100.
    Found 8x17-bit Read Only RAM for signal <_n0091>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  72 D-type flip-flop(s).
	inferred  17 Multiplexer(s).
Unit <state_controller> synthesized.

Synthesizing Unit <SPI_interface>.
    Related source file is "C:\Users\dusty\Documents\ece-3710\with_accel2\final2\SPI_interface.v".
    Found 1-bit register for signal <SCLK_start>.
    Found 9-bit register for signal <rx_buffer>.
    Found 16-bit register for signal <tx_buffer>.
    Found 1-bit register for signal <tx_done>.
    Found 5-bit register for signal <counter>.
    Found 1-bit register for signal <CS>.
    Found 5-bit adder for signal <counter[4]_GND_22_o_add_15_OUT> created at line 67.
    Found 5-bit comparator greater for signal <GND_22_o_counter[4]_LessThan_6_o> created at line 49
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <SPI_interface> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x1-bit single-port Read Only RAM                    : 1
 32768x16-bit dual-port RAM                            : 1
 4x1-bit single-port Read Only RAM                     : 1
 8x17-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 2
 16x16-bit multiplier                                  : 1
 7x6-bit multiplier                                    : 1
# Adders/Subtractors                                   : 82
 10-bit adder                                          : 2
 10-bit subtractor                                     : 1
 12-bit adder                                          : 1
 15-bit adder                                          : 3
 16-bit subtractor                                     : 35
 17-bit adder                                          : 2
 17-bit subtractor                                     : 1
 32-bit adder                                          : 1
 4-bit adder                                           : 33
 5-bit adder                                           : 1
 7-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Registers                                            : 49
 1-bit register                                        : 13
 10-bit register                                       : 2
 12-bit register                                       : 1
 15-bit register                                       : 1
 16-bit register                                       : 23
 3-bit register                                        : 2
 32-bit register                                       : 1
 4-bit register                                        : 1
 5-bit register                                        : 2
 7-bit register                                        : 1
 8-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 39
 10-bit comparator greater                             : 8
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 2
 16-bit comparator lessequal                           : 27
 5-bit comparator greater                              : 1
# Multiplexers                                         : 162
 1-bit 2-to-1 multiplexer                              : 48
 1-bit 3-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 3
 15-bit 2-to-1 multiplexer                             : 10
 15-bit 7-to-1 multiplexer                             : 1
 16-bit 16-to-1 multiplexer                            : 3
 16-bit 2-to-1 multiplexer                             : 45
 2-bit 2-to-1 multiplexer                              : 5
 2-bit 7-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 5
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 33
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 16-bit shifter logical left                           : 1
# FSMs                                                 : 2
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <dataout_4> of sequential type is unconnected in block <flag_reg>.
WARNING:Xst:2677 - Node <rx_buffer_8> of sequential type is unconnected in block <SPI>.

Synthesizing (advanced) Unit <Main>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_instr_type[1]_GND_1_o_Mux_19_o> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <instr_type>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Main> synthesized (advanced).

Synthesizing (advanced) Unit <PixleCLK>.
The following registers are absorbed into counter <a>: 1 register on signal <a>.
Unit <PixleCLK> synthesized (advanced).

Synthesizing (advanced) Unit <SCLK_gen>.
The following registers are absorbed into counter <SCLK_counter>: 1 register on signal <SCLK_counter>.
Unit <SCLK_gen> synthesized (advanced).

Synthesizing (advanced) Unit <SPI_interface>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <SPI_interface> synthesized (advanced).

Synthesizing (advanced) Unit <VGAcontroller>.
The following registers are absorbed into counter <hc>: 1 register on signal <hc>.
The following registers are absorbed into counter <vc>: 1 register on signal <vc>.
	Multiplier <Mmult_PWR_13_o_vpixle[8]_MuLt_22_OUT> in block <VGAcontroller> and adder/subtractor <Madd_n0083> in block <VGAcontroller> are combined into a MAC<Maddsub_PWR_13_o_vpixle[8]_MuLt_22_OUT>.
Unit <VGAcontroller> synthesized (advanced).

Synthesizing (advanced) Unit <controller>.
INFO:Xst:3231 - The small RAM <Mram_select_immediate> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <full_instruction<15:12>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <select_immediate> |          |
    -----------------------------------------------------------------------
Unit <controller> synthesized (advanced).

Synthesizing (advanced) Unit <memory>.
INFO:Xst:3226 - The RAM <Mram_the_memory_core> will be implemented as a BLOCK RAM, absorbing the following register(s): <dout> <vga_out>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32768-word x 16-bit                 |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <enA>           | high     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <din>           |          |
    |     doA            | connected to signal <dout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32768-word x 16-bit                 |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <enB>           | high     |
    |     weB            | connected to signal <weB>           | high     |
    |     addrB          | connected to signal <vga_addr>      |          |
    |     diB            | connected to signal <din>           |          |
    |     doB            | connected to signal <vga_out>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <memory> synthesized (advanced).

Synthesizing (advanced) Unit <num_display>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <num_display> synthesized (advanced).

Synthesizing (advanced) Unit <state_controller>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <state> prevents it from being combined with the RAM <Mram__n0091> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 17-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <state_controller> synthesized (advanced).
WARNING:Xst:2677 - Node <rx_buffer_8> of sequential type is unconnected in block <SPI_interface>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x1-bit single-port distributed Read Only RAM        : 1
 32768x16-bit dual-port block RAM                      : 1
 4x1-bit single-port distributed Read Only RAM         : 1
 8x17-bit single-port distributed Read Only RAM        : 1
# MACs                                                 : 1
 7x6-to-15-bit MAC                                     : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 76
 10-bit subtractor                                     : 1
 12-bit adder                                          : 1
 15-bit adder                                          : 2
 16-bit subtractor                                     : 35
 17-bit adder                                          : 2
 17-bit subtractor                                     : 1
 32-bit adder                                          : 1
 4-bit adder                                           : 32
 9-bit subtractor                                      : 1
# Counters                                             : 6
 10-bit up counter                                     : 2
 12-bit up counter                                     : 1
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
 7-bit up counter                                      : 1
# Registers                                            : 423
 Flip-Flops                                            : 423
# Comparators                                          : 39
 10-bit comparator greater                             : 8
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 2
 16-bit comparator lessequal                           : 27
 5-bit comparator greater                              : 1
# Multiplexers                                         : 213
 1-bit 16-to-1 multiplexer                             : 32
 1-bit 2-to-1 multiplexer                              : 77
 1-bit 3-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 1
 15-bit 2-to-1 multiplexer                             : 10
 15-bit 7-to-1 multiplexer                             : 1
 16-bit 16-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 41
 2-bit 2-to-1 multiplexer                              : 5
 2-bit 7-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 5
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 32
 8-bit 2-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 16-bit shifter logical left                           : 1
# FSMs                                                 : 2
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <presentState[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <display/FSM_1> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 1111  | 1111
 0111  | 0111
 1110  | 1110
 1101  | 1101
 1011  | 1011
-------------------
WARNING:Xst:1293 - FF/Latch <tx_data_4> has a constant value of 0 in block <state_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tx_data_5> has a constant value of 0 in block <state_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tx_data_6> has a constant value of 0 in block <state_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tx_data_7> has a constant value of 0 in block <state_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tx_data_9> has a constant value of 0 in block <state_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tx_data_14> has a constant value of 0 in block <state_controller>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <tx_data_0> in Unit <state_controller> is equivalent to the following FF/Latch, which will be removed : <tx_data_1> 
INFO:Xst:2261 - The FF/Latch <tx_data_3> in Unit <state_controller> is equivalent to the following FF/Latch, which will be removed : <tx_data_11> 

Optimizing unit <Main> ...

Optimizing unit <RegisterFile> ...

Optimizing unit <ProgramCounter> ...

Optimizing unit <num_display> ...

Optimizing unit <VGAcontroller> ...

Optimizing unit <SCLK_gen> ...

Optimizing unit <state_controller> ...

Optimizing unit <SPI_interface> ...

Optimizing unit <ALU> ...
WARNING:Xst:1710 - FF/Latch <inst_LPM_FF1> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <flag_reg/dataout_4> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <flag_reg/dataout_2> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <accel/FSM/axis_value_15> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <accel/FSM/axis_value_14> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <accel/FSM/axis_value_13> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <accel/FSM/axis_value_12> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <accel/FSM/axis_value_11> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <accel/FSM/axis_value_10> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <accel/FSM/axis_value_9> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <accel/FSM/axis_value_8> of sequential type is unconnected in block <Main>.
WARNING:Xst:1710 - FF/Latch <vga/pclk/a_3> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vga/pclk/a_2> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:3203 - The FF/Latch <accel/FSM/transmit> in Unit <Main> is the opposite to the following FF/Latch, which will be removed : <accel/FSM/tx_data_13> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Main, actual ratio is 31.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 457
 Flip-Flops                                            : 457

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3445
#      GND                         : 1
#      INV                         : 13
#      LUT1                        : 78
#      LUT2                        : 45
#      LUT3                        : 409
#      LUT4                        : 135
#      LUT5                        : 686
#      LUT6                        : 658
#      MUXCY                       : 626
#      MUXF7                       : 115
#      MUXF8                       : 31
#      VCC                         : 1
#      XORCY                       : 647
# FlipFlops/Latches                : 457
#      FD                          : 40
#      FDC                         : 13
#      FDCE                        : 10
#      FDE                         : 4
#      FDR                         : 75
#      FDRE                        : 312
#      FDS                         : 2
#      FDSE                        : 1
# RAMS                             : 32
#      RAMB16BWER                  : 32
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 28
#      IBUF                        : 3
#      OBUF                        : 25
# DSPs                             : 3
#      DSP48A1                     : 3

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             457  out of  18224     2%  
 Number of Slice LUTs:                 2024  out of   9112    22%  
    Number used as Logic:              2024  out of   9112    22%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2108
   Number with an unused Flip Flop:    1651  out of   2108    78%  
   Number with an unused LUT:            84  out of   2108     3%  
   Number of fully used LUT-FF pairs:   373  out of   2108    17%  
   Number of unique control sets:        36

IO Utilization: 
 Number of IOs:                          29
 Number of bonded IOBs:                  29  out of    232    12%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               32  out of     32   100%  
    Number using Block RAM only:         32
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  
 Number of DSP48A1s:                      3  out of     32     9%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 445   |
fetch_instr                        | NONE(instruction_0)    | 16    |
vga/pclk/Mcount_a_lut<2>           | NONE(vga/Madd_addr1)   | 1     |
vga/pclk/PIXCLK                    | BUFG                   | 28    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 9.429ns (Maximum Frequency: 106.060MHz)
   Minimum input arrival time before clock: 7.727ns
   Maximum output required time after clock: 147.883ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.429ns (frequency: 106.060MHz)
  Total number of paths / destination ports: 6585922 / 1914
-------------------------------------------------------------------------
Delay:               9.429ns (Levels of Logic = 41)
  Source:            reg_file/data_out15_0 (FF)
  Destination:       pc/program_counter_14 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: reg_file/data_out15_0 to pc/program_counter_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.879  reg_file/data_out15_0 (reg_file/data_out15_0)
     LUT6:I3->O            1   0.205   0.000  reg_file/mux16_4 (reg_file/mux16_4)
     MUXF7:I1->O           1   0.140   0.000  reg_file/mux16_3_f7 (reg_file/mux16_3_f7)
     MUXF8:I1->O          19   0.152   1.072  reg_file/mux16_2_f8 (regfile_to_ALU<0>)
     LUT4:I3->O            1   0.205   0.000  alu/Msub_GND_6_o_GND_6_o_sub_9_OUT_lut<0> (alu/Msub_GND_6_o_GND_6_o_sub_9_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  alu/Msub_GND_6_o_GND_6_o_sub_9_OUT_cy<0> (alu/Msub_GND_6_o_GND_6_o_sub_9_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  alu/Msub_GND_6_o_GND_6_o_sub_9_OUT_cy<1> (alu/Msub_GND_6_o_GND_6_o_sub_9_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  alu/Msub_GND_6_o_GND_6_o_sub_9_OUT_cy<2> (alu/Msub_GND_6_o_GND_6_o_sub_9_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  alu/Msub_GND_6_o_GND_6_o_sub_9_OUT_cy<3> (alu/Msub_GND_6_o_GND_6_o_sub_9_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  alu/Msub_GND_6_o_GND_6_o_sub_9_OUT_cy<4> (alu/Msub_GND_6_o_GND_6_o_sub_9_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  alu/Msub_GND_6_o_GND_6_o_sub_9_OUT_cy<5> (alu/Msub_GND_6_o_GND_6_o_sub_9_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  alu/Msub_GND_6_o_GND_6_o_sub_9_OUT_cy<6> (alu/Msub_GND_6_o_GND_6_o_sub_9_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  alu/Msub_GND_6_o_GND_6_o_sub_9_OUT_cy<7> (alu/Msub_GND_6_o_GND_6_o_sub_9_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  alu/Msub_GND_6_o_GND_6_o_sub_9_OUT_cy<8> (alu/Msub_GND_6_o_GND_6_o_sub_9_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  alu/Msub_GND_6_o_GND_6_o_sub_9_OUT_cy<9> (alu/Msub_GND_6_o_GND_6_o_sub_9_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  alu/Msub_GND_6_o_GND_6_o_sub_9_OUT_cy<10> (alu/Msub_GND_6_o_GND_6_o_sub_9_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  alu/Msub_GND_6_o_GND_6_o_sub_9_OUT_cy<11> (alu/Msub_GND_6_o_GND_6_o_sub_9_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  alu/Msub_GND_6_o_GND_6_o_sub_9_OUT_cy<12> (alu/Msub_GND_6_o_GND_6_o_sub_9_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  alu/Msub_GND_6_o_GND_6_o_sub_9_OUT_cy<13> (alu/Msub_GND_6_o_GND_6_o_sub_9_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  alu/Msub_GND_6_o_GND_6_o_sub_9_OUT_cy<14> (alu/Msub_GND_6_o_GND_6_o_sub_9_OUT_cy<14>)
     MUXCY:CI->O           0   0.019   0.000  alu/Msub_GND_6_o_GND_6_o_sub_9_OUT_cy<15> (alu/Msub_GND_6_o_GND_6_o_sub_9_OUT_cy<15>)
     XORCY:CI->O           4   0.180   0.684  alu/Msub_GND_6_o_GND_6_o_sub_9_OUT_xor<16> (alu/GND_6_o_GND_6_o_sub_9_OUT<16>)
     LUT6:I5->O            5   0.205   0.819  alu/Mmux_outFlags<0>1_SW0 (N103)
     LUT5:I3->O            1   0.203   0.827  alu/Mmux_outFlags<0>1_SW10 (N402)
     LUT6:I2->O           14   0.203   1.062  controls/Mmux_branch2_SW1 (N188)
     LUT6:I4->O            1   0.203   0.000  Madd_program_counter[14]_PC_change[14]_add_9_OUT_lut<0> (Madd_program_counter[14]_PC_change[14]_add_9_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<0> (Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<1> (Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<2> (Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<3> (Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<4> (Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<5> (Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<6> (Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<7> (Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<8> (Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<9> (Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<10> (Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<11> (Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<12> (Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<12>)
     MUXCY:CI->O           0   0.019   0.000  Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<13> (Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<13>)
     XORCY:CI->O           1   0.180   0.580  Madd_program_counter[14]_PC_change[14]_add_9_OUT_xor<14> (program_counter[14]_PC_change[14]_add_9_OUT<14>)
     LUT4:I3->O            1   0.205   0.000  Mmux_step61 (step<14>)
     FDRE:D                    0.102          pc/program_counter_14
    ----------------------------------------
    Total                      9.429ns (3.506ns logic, 5.923ns route)
                                       (37.2% logic, 62.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'vga/pclk/PIXCLK'
  Clock period: 6.257ns (frequency: 159.814MHz)
  Total number of paths / destination ports: 1577 / 46
-------------------------------------------------------------------------
Delay:               6.257ns (Levels of Logic = 4)
  Source:            vga/vc_7 (FF)
  Destination:       vga/bitColor_7 (FF)
  Source Clock:      vga/pclk/PIXCLK rising
  Destination Clock: vga/pclk/PIXCLK rising

  Data Path: vga/vc_7 to vga/bitColor_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            14   0.447   1.186  vga/vc_7 (vga/vc_7)
     LUT3:I0->O           19   0.205   1.416  vga/vc[9]_GND_16_o_LessThan_13_o111 (vga/vc[9]_GND_16_o_LessThan_13_o11)
     LUT6:I1->O            2   0.203   0.981  vga/bright1 (vga/bright1)
     LUT6:I0->O           26   0.203   1.311  vga/bright3 (vga/bright)
     LUT4:I2->O            1   0.203   0.000  vga/Mmux_GND_16_o_vga_out[7]_mux_34_OUT11 (vga/GND_16_o_vga_out[7]_mux_34_OUT<0>)
     FDR:D                     0.102          vga/bitColor_0
    ----------------------------------------
    Total                      6.257ns (1.363ns logic, 4.894ns route)
                                       (21.8% logic, 78.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2394 / 397
-------------------------------------------------------------------------
Offset:              7.727ns (Levels of Logic = 21)
  Source:            start_button (PAD)
  Destination:       pc/program_counter_14 (FF)
  Destination Clock: clk rising

  Data Path: start_button to pc/program_counter_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   1.222   1.321  start_button_IBUF (start_button_IBUF)
     LUT6:I3->O            3   0.205   0.995  controls/Mmux_branch2_SW1_SW3 (N261)
     LUT5:I0->O            1   0.203   0.827  alu/Mmux_outFlags<0>1_SW10 (N402)
     LUT6:I2->O           14   0.203   1.062  controls/Mmux_branch2_SW1 (N188)
     LUT6:I4->O            1   0.203   0.000  Madd_program_counter[14]_PC_change[14]_add_9_OUT_lut<0> (Madd_program_counter[14]_PC_change[14]_add_9_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<0> (Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<1> (Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<2> (Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<3> (Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<4> (Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<5> (Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<6> (Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<7> (Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<8> (Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<9> (Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<10> (Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<11> (Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<12> (Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<12>)
     MUXCY:CI->O           0   0.019   0.000  Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<13> (Madd_program_counter[14]_PC_change[14]_add_9_OUT_cy<13>)
     XORCY:CI->O           1   0.180   0.580  Madd_program_counter[14]_PC_change[14]_add_9_OUT_xor<14> (program_counter[14]_PC_change[14]_add_9_OUT<14>)
     LUT4:I3->O            1   0.205   0.000  Mmux_step61 (step<14>)
     FDRE:D                    0.102          pc/program_counter_14
    ----------------------------------------
    Total                      7.727ns (2.942ns logic, 4.785ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'vga/pclk/PIXCLK'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              3.636ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       vga/vc_9 (FF)
  Destination Clock: vga/pclk/PIXCLK rising

  Data Path: reset to vga/vc_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           141   1.222   1.984  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.430          vga/hc_0
    ----------------------------------------
    Total                      3.636ns (1.652ns logic, 1.984ns route)
                                       (45.4% logic, 54.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 194896893353788190000000000000000000000000000000000 / 15
-------------------------------------------------------------------------
Offset:              147.883ns (Levels of Logic = 115)
  Source:            reg_file/led_out_3 (FF)
  Destination:       led<7> (PAD)
  Source Clock:      clk rising

  Data Path: reg_file/led_out_3 to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              28   0.447   1.235  reg_file/led_out_3 (reg_file/led_out_3)
     LUT1:I0->O            1   0.205   0.000  display/Msub_value[15]_GND_12_o_sub_26_OUT_cy<3>_rt (display/Msub_value[15]_GND_12_o_sub_26_OUT_cy<3>_rt)
     MUXCY:S->O            1   0.172   0.000  display/Msub_value[15]_GND_12_o_sub_26_OUT_cy<3> (display/Msub_value[15]_GND_12_o_sub_26_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  display/Msub_value[15]_GND_12_o_sub_26_OUT_cy<4> (display/Msub_value[15]_GND_12_o_sub_26_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  display/Msub_value[15]_GND_12_o_sub_26_OUT_cy<5> (display/Msub_value[15]_GND_12_o_sub_26_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  display/Msub_value[15]_GND_12_o_sub_26_OUT_cy<6> (display/Msub_value[15]_GND_12_o_sub_26_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  display/Msub_value[15]_GND_12_o_sub_26_OUT_cy<7> (display/Msub_value[15]_GND_12_o_sub_26_OUT_cy<7>)
     XORCY:CI->O           2   0.180   0.981  display/Msub_value[15]_GND_12_o_sub_26_OUT_xor<8> (display/value[15]_GND_12_o_sub_26_OUT<8>)
     LUT6:I0->O            3   0.203   0.995  display/Mmux_value[15]_value[15]_mux_27_OUT151 (display/value[15]_value[15]_mux_27_OUT<8>)
     LUT5:I0->O           28   0.203   1.579  display/GND_12_o_value[15]_LessThan_29_o22 (display/GND_12_o_value[15]_LessThan_29_o21)
     LUT6:I1->O            3   0.203   0.995  display/Mmux_value[15]_value[15]_mux_32_OUT151 (display/value[15]_value[15]_mux_32_OUT<8>)
     LUT5:I0->O           27   0.203   1.565  display/GND_12_o_value[15]_LessThan_34_o22 (display/GND_12_o_value[15]_LessThan_34_o21)
     LUT6:I1->O            3   0.203   0.995  display/Mmux_value[15]_value[15]_mux_37_OUT151 (display/value[15]_value[15]_mux_37_OUT<8>)
     LUT5:I0->O           28   0.203   1.579  display/GND_12_o_value[15]_LessThan_39_o22 (display/GND_12_o_value[15]_LessThan_39_o21)
     LUT6:I1->O            3   0.203   0.995  display/Mmux_value[15]_value[15]_mux_42_OUT151 (display/value[15]_value[15]_mux_42_OUT<8>)
     LUT5:I0->O           27   0.203   1.565  display/GND_12_o_value[15]_LessThan_44_o22 (display/GND_12_o_value[15]_LessThan_44_o21)
     LUT6:I1->O            3   0.203   0.995  display/Mmux_value[15]_value[15]_mux_47_OUT151 (display/value[15]_value[15]_mux_47_OUT<8>)
     LUT5:I0->O           27   0.203   1.565  display/GND_12_o_value[15]_LessThan_49_o22 (display/GND_12_o_value[15]_LessThan_49_o21)
     LUT6:I1->O            3   0.203   0.995  display/Mmux_value[15]_value[15]_mux_52_OUT151 (display/value[15]_value[15]_mux_52_OUT<8>)
     LUT5:I0->O           27   0.203   1.565  display/GND_12_o_value[15]_LessThan_54_o22 (display/GND_12_o_value[15]_LessThan_54_o21)
     LUT6:I1->O            3   0.203   0.995  display/Mmux_value[15]_value[15]_mux_57_OUT151 (display/value[15]_value[15]_mux_57_OUT<8>)
     LUT5:I0->O           27   0.203   1.565  display/GND_12_o_value[15]_LessThan_59_o22 (display/GND_12_o_value[15]_LessThan_59_o21)
     LUT6:I1->O            5   0.203   1.059  display/Mmux_value[15]_value[15]_mux_62_OUT151 (display/value[15]_value[15]_mux_62_OUT<8>)
     LUT5:I0->O           25   0.203   1.537  display/GND_12_o_value[15]_LessThan_64_o22 (display/GND_12_o_value[15]_LessThan_64_o21)
     LUT6:I1->O            5   0.203   1.059  display/Mmux_value[15]_value[15]_mux_67_OUT51 (display/value[15]_value[15]_mux_67_OUT<13>)
     LUT5:I0->O            2   0.203   0.864  display/GND_12_o_value[15]_LessThan_69_o21 (display/GND_12_o_value[15]_LessThan_69_o2)
     LUT6:I2->O            1   0.203   0.000  display/GND_12_o_value[15]_LessThan_69_o23_G (N674)
     MUXF7:I1->O          56   0.140   1.816  display/GND_12_o_value[15]_LessThan_69_o23 (display/Madd_GND_12_o_GND_12_o_add_73_OUT_cy<0>)
     LUT3:I0->O            1   0.205   0.924  display/Mmux_value[15]_value[15]_mux_71_OUT51 (display/value[15]_value[15]_mux_71_OUT<13>)
     LUT5:I0->O            1   0.203   0.827  display/GND_12_o_value[15]_LessThan_73_o21 (display/GND_12_o_value[15]_LessThan_73_o2)
     LUT6:I2->O           36   0.203   1.693  display/GND_12_o_value[15]_LessThan_73_o23 (display/GND_12_o_value[15]_LessThan_73_o)
     LUT5:I0->O            5   0.203   1.059  display/Mmux_value[15]_value[15]_mux_76_OUT51 (display/value[15]_value[15]_mux_76_OUT<13>)
     LUT5:I0->O            1   0.203   0.827  display/GND_12_o_value[15]_LessThan_78_o21 (display/GND_12_o_value[15]_LessThan_78_o2)
     LUT6:I2->O           56   0.203   1.816  display/GND_12_o_value[15]_LessThan_78_o23 (display/GND_12_o_value[15]_LessThan_78_o)
     LUT3:I0->O            1   0.205   0.924  display/Mmux_value[15]_value[15]_mux_81_OUT51 (display/value[15]_value[15]_mux_81_OUT<13>)
     LUT5:I0->O            1   0.203   0.827  display/GND_12_o_value[15]_LessThan_83_o21 (display/GND_12_o_value[15]_LessThan_83_o2)
     LUT6:I2->O           37   0.203   1.707  display/GND_12_o_value[15]_LessThan_83_o23 (display/GND_12_o_value[15]_LessThan_83_o)
     LUT5:I0->O            5   0.203   1.059  display/Mmux_value[15]_value[15]_mux_86_OUT51 (display/value[15]_value[15]_mux_86_OUT<13>)
     LUT5:I0->O            1   0.203   0.827  display/GND_12_o_value[15]_LessThan_88_o21 (display/GND_12_o_value[15]_LessThan_88_o2)
     LUT6:I2->O           57   0.203   1.822  display/GND_12_o_value[15]_LessThan_88_o23 (display/GND_12_o_value[15]_LessThan_88_o)
     LUT3:I0->O            1   0.205   0.924  display/Mmux_value[15]_value[15]_mux_91_OUT51 (display/value[15]_value[15]_mux_91_OUT<13>)
     LUT5:I0->O            1   0.203   0.827  display/GND_12_o_value[15]_LessThan_93_o21 (display/GND_12_o_value[15]_LessThan_93_o2)
     LUT6:I2->O           41   0.203   1.764  display/GND_12_o_value[15]_LessThan_93_o23 (display/GND_12_o_value[15]_LessThan_93_o)
     LUT5:I0->O            5   0.203   1.059  display/Mmux_value[15]_value[15]_mux_96_OUT51 (display/value[15]_value[15]_mux_96_OUT<13>)
     LUT5:I0->O            1   0.203   0.827  display/GND_12_o_value[15]_LessThan_98_o21 (display/GND_12_o_value[15]_LessThan_98_o2)
     LUT6:I2->O           58   0.203   1.829  display/GND_12_o_value[15]_LessThan_98_o23 (display/GND_12_o_value[15]_LessThan_98_o)
     LUT3:I0->O            1   0.205   0.924  display/Mmux_value[15]_value[15]_mux_101_OUT51 (display/value[15]_value[15]_mux_101_OUT<13>)
     LUT5:I0->O            2   0.203   0.864  display/GND_12_o_value[15]_LessThan_103_o21 (display/GND_12_o_value[15]_LessThan_103_o2)
     LUT6:I2->O            1   0.203   0.000  display/GND_12_o_value[15]_LessThan_103_o23_G (N672)
     MUXF7:I1->O          39   0.140   1.736  display/GND_12_o_value[15]_LessThan_103_o23 (display/GND_12_o_value[15]_LessThan_103_o)
     LUT5:I0->O            5   0.203   1.059  display/Mmux_value[15]_value[15]_mux_106_OUT51 (display/value[15]_value[15]_mux_106_OUT<13>)
     LUT5:I0->O            2   0.203   0.864  display/GND_12_o_value[15]_LessThan_108_o21 (display/GND_12_o_value[15]_LessThan_108_o2)
     LUT6:I2->O            1   0.203   0.000  display/GND_12_o_value[15]_LessThan_108_o23_G (N670)
     MUXF7:I1->O          54   0.140   1.918  display/GND_12_o_value[15]_LessThan_108_o23 (display/GND_12_o_value[15]_LessThan_108_o)
     LUT5:I0->O            5   0.203   1.079  display/Mmux_value[15]_value[15]_mux_111_OUT151 (display/value[15]_value[15]_mux_111_OUT<8>)
     LUT6:I0->O            1   0.203   0.684  display/GND_12_o_value[15]_LessThan_113_o22 (display/GND_12_o_value[15]_LessThan_113_o21)
     LUT5:I3->O           42   0.203   1.778  display/GND_12_o_value[15]_LessThan_113_o23 (display/Madd_GND_12_o_GND_12_o_add_117_OUT_cy<0>)
     LUT5:I0->O            5   0.203   1.079  display/Mmux_value[15]_value[15]_mux_115_OUT111 (display/value[15]_value[15]_mux_115_OUT<4>)
     LUT6:I0->O            1   0.203   0.944  display/GND_12_o_value[15]_LessThan_117_o21 (display/GND_12_o_value[15]_LessThan_117_o2)
     LUT6:I0->O           56   0.203   1.932  display/GND_12_o_value[15]_LessThan_117_o24 (display/GND_12_o_value[15]_LessThan_117_o)
     LUT5:I0->O            5   0.203   1.079  display/Mmux_value[15]_value[15]_mux_120_OUT151 (display/value[15]_value[15]_mux_120_OUT<8>)
     LUT6:I0->O            1   0.203   0.684  display/GND_12_o_value[15]_LessThan_122_o22 (display/GND_12_o_value[15]_LessThan_122_o21)
     LUT5:I3->O           42   0.203   1.778  display/GND_12_o_value[15]_LessThan_122_o23 (display/GND_12_o_value[15]_LessThan_122_o)
     LUT5:I0->O            5   0.203   1.079  display/Mmux_value[15]_value[15]_mux_125_OUT111 (display/value[15]_value[15]_mux_125_OUT<4>)
     LUT6:I0->O            1   0.203   0.944  display/GND_12_o_value[15]_LessThan_127_o21 (display/GND_12_o_value[15]_LessThan_127_o2)
     LUT6:I0->O           57   0.203   1.938  display/GND_12_o_value[15]_LessThan_127_o24 (display/GND_12_o_value[15]_LessThan_127_o)
     LUT5:I0->O            5   0.203   1.079  display/Mmux_value[15]_value[15]_mux_130_OUT151 (display/value[15]_value[15]_mux_130_OUT<8>)
     LUT6:I0->O            1   0.203   0.684  display/GND_12_o_value[15]_LessThan_132_o22 (display/GND_12_o_value[15]_LessThan_132_o21)
     LUT5:I3->O           40   0.203   1.750  display/GND_12_o_value[15]_LessThan_132_o23 (display/GND_12_o_value[15]_LessThan_132_o)
     LUT5:I0->O            5   0.203   1.079  display/Mmux_value[15]_value[15]_mux_135_OUT111 (display/value[15]_value[15]_mux_135_OUT<4>)
     LUT6:I0->O            1   0.203   0.944  display/GND_12_o_value[15]_LessThan_137_o21 (display/GND_12_o_value[15]_LessThan_137_o2)
     LUT6:I0->O           60   0.203   1.958  display/GND_12_o_value[15]_LessThan_137_o24 (display/GND_12_o_value[15]_LessThan_137_o)
     LUT5:I0->O            5   0.203   1.079  display/Mmux_value[15]_value[15]_mux_140_OUT151 (display/value[15]_value[15]_mux_140_OUT<8>)
     LUT6:I0->O            1   0.203   0.684  display/GND_12_o_value[15]_LessThan_142_o22 (display/GND_12_o_value[15]_LessThan_142_o21)
     LUT5:I3->O           43   0.203   1.793  display/GND_12_o_value[15]_LessThan_142_o23 (display/GND_12_o_value[15]_LessThan_142_o)
     LUT5:I0->O            5   0.203   1.079  display/Mmux_value[15]_value[15]_mux_145_OUT111 (display/value[15]_value[15]_mux_145_OUT<4>)
     LUT6:I0->O            1   0.203   0.944  display/GND_12_o_value[15]_LessThan_147_o21 (display/GND_12_o_value[15]_LessThan_147_o2)
     LUT6:I0->O           53   0.203   1.912  display/GND_12_o_value[15]_LessThan_147_o24 (display/GND_12_o_value[15]_LessThan_147_o)
     LUT5:I0->O            6   0.203   1.109  display/Mmux_value[15]_value[15]_mux_150_OUT151 (display/value[15]_value[15]_mux_150_OUT<8>)
     LUT6:I0->O            1   0.203   0.000  display/GND_12_o_value[15]_LessThan_152_o22_G (N660)
     MUXF7:I1->O           1   0.140   0.684  display/GND_12_o_value[15]_LessThan_152_o22 (display/GND_12_o_value[15]_LessThan_152_o21)
     LUT5:I3->O           42   0.203   1.778  display/GND_12_o_value[15]_LessThan_152_o23 (display/GND_12_o_value[15]_LessThan_152_o)
     LUT5:I0->O            5   0.203   1.079  display/Mmux_value[15]_value[15]_mux_155_OUT141 (display/value[15]_value[15]_mux_155_OUT<7>)
     LUT6:I0->O            1   0.203   0.944  display/_n0441<15>2 (display/_n0441<15>1)
     LUT6:I0->O           52   0.203   1.905  display/_n0441<15>3 (display/Madd_GND_12_o_GND_12_o_add_161_OUT_lut<0>)
     LUT5:I0->O            6   0.203   0.992  display/Mmux_value[15]_value[15]_mux_159_OUT151 (display/value[15]_value[15]_mux_159_OUT<8>)
     LUT6:I2->O            1   0.203   0.000  display/_n0445<15>2_G (N654)
     MUXF7:I1->O           2   0.140   0.981  display/_n0445<15>2 (display/_n0445<15>1)
     LUT6:I0->O            1   0.203   0.000  display/_n0445<15>3_G (N676)
     MUXF7:I1->O          47   0.140   1.849  display/_n0445<15>3 (display/_n0445)
     LUT5:I0->O            5   0.203   1.079  display/Mmux_value[15]_value[15]_mux_164_OUT141 (display/value[15]_value[15]_mux_164_OUT<7>)
     LUT6:I0->O            1   0.203   0.944  display/_n0447<15>2 (display/_n0447<15>1)
     LUT6:I0->O           57   0.203   1.938  display/_n0447<15>3 (display/_n0447)
     LUT5:I0->O            5   0.203   0.962  display/Mmux_value[15]_value[15]_mux_169_OUT151 (display/value[15]_value[15]_mux_169_OUT<8>)
     LUT6:I2->O            1   0.203   0.944  display/_n0449<15>2 (display/_n0449<15>1)
     LUT6:I0->O           48   0.203   1.864  display/_n0449<15>3 (display/_n0449)
     LUT5:I0->O            5   0.203   1.079  display/Mmux_value[15]_value[15]_mux_174_OUT141 (display/value[15]_value[15]_mux_174_OUT<7>)
     LUT6:I0->O            1   0.203   0.944  display/_n0453<15>2 (display/_n0453<15>1)
     LUT6:I0->O           59   0.203   1.951  display/_n0453<15>3 (display/_n0453)
     LUT5:I0->O            5   0.203   0.962  display/Mmux_value[15]_value[15]_mux_179_OUT151 (display/value[15]_value[15]_mux_179_OUT<8>)
     LUT6:I2->O            1   0.203   0.944  display/_n0455<15>2 (display/_n0455<15>1)
     LUT6:I0->O           49   0.203   1.878  display/_n0455<15>3 (display/_n0455)
     LUT5:I0->O            3   0.203   1.015  display/Mmux_value[15]_value[15]_mux_184_OUT141 (display/value[15]_value[15]_mux_184_OUT<7>)
     LUT6:I0->O            1   0.203   0.944  display/_n0457<15>2 (display/_n0457<15>1)
     LUT6:I0->O           33   0.203   1.650  display/_n0457<15>3 (display/_n0457)
     LUT5:I0->O            2   0.203   0.981  display/Mmux_value[15]_value[15]_mux_189_OUT151 (display/value[15]_value[15]_mux_189_OUT<8>)
     LUT6:I0->O            1   0.203   0.000  display/_n0473<15>12_G (N658)
     MUXF7:I1->O           2   0.140   0.981  display/_n0473<15>12 (display/_n0473<15>12)
     LUT6:I0->O            1   0.203   0.000  display/_n0473<15>13_G (N648)
     MUXF7:I1->O           7   0.140   1.021  display/_n0473<15>13 (display/_n0473<15>1)
     LUT6:I2->O            2   0.203   0.864  display/Mmux_n043941 (display/Madd_GND_12_o_GND_12_o_add_196_OUT_lut<3>)
     LUT4:I0->O            7   0.203   1.002  display/Mmux_dig141 (display/dig1<3>)
     LUT4:I1->O            2   0.205   0.981  display/led<4>23 (display/led<4>2)
     LUT6:I0->O            4   0.203   0.788  display/led<7>24 (display/led<7>2)
     LUT2:I0->O            1   0.203   0.579  display/led<7>6 (led_7_OBUF)
     OBUF:I->O                 2.571          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                    147.883ns (24.878ns logic, 123.005ns route)
                                       (16.8% logic, 83.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'vga/pclk/PIXCLK'
  Total number of paths / destination ports: 22 / 10
-------------------------------------------------------------------------
Offset:              6.446ns (Levels of Logic = 3)
  Source:            vga/vc_4 (FF)
  Destination:       VSYNC (PAD)
  Source Clock:      vga/pclk/PIXCLK rising

  Data Path: vga/vc_4 to VSYNC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   0.973  vga/vc_4 (vga/vc_4)
     LUT3:I0->O           27   0.205   1.468  vga/vc[9]_GND_16_o_LessThan_13_o21 (vga/vc[9]_GND_16_o_LessThan_13_o2)
     LUT5:I1->O            1   0.203   0.579  vga/VSYC1 (VSYNC_OBUF)
     OBUF:I->O                 2.571          VSYNC_OBUF (VSYNC)
    ----------------------------------------
    Total                      6.446ns (3.426ns logic, 3.020ns route)
                                       (53.2% logic, 46.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.429|         |         |         |
fetch_instr    |   10.905|         |         |         |
vga/pclk/PIXCLK|   17.600|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fetch_instr
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.876|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock vga/pclk/Mcount_a_lut<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
vga/pclk/PIXCLK|   12.910|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock vga/pclk/PIXCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.982|         |         |         |
vga/pclk/PIXCLK|    6.257|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 32.00 secs
Total CPU time to Xst completion: 31.64 secs
 
--> 

Total memory usage is 381800 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   44 (   0 filtered)
Number of infos    :    8 (   0 filtered)

