GowinSynthesis start
Running parser ...
Analyzing Verilog file '/Work/Embedded/digital_UN/femtoRV/basic/rtl/cores/Led_panel_12bpp/count.v'
Analyzing Verilog file '/Work/Embedded/digital_UN/femtoRV/basic/rtl/cores/Led_panel_12bpp/ctrl_lp4k.v'
Analyzing Verilog file '/Work/Embedded/digital_UN/femtoRV/basic/rtl/cores/Led_panel_12bpp/led_panel_4k.v'
Undeclared symbol 'PX_CLK_EN', assumed default net type 'wire'("/Work/Embedded/digital_UN/femtoRV/basic/rtl/cores/Led_panel_12bpp/led_panel_4k.v":92)
Analyzing Verilog file '/Work/Embedded/digital_UN/femtoRV/basic/rtl/cores/Led_panel_12bpp/memory.v'
Analyzing Verilog file '/Work/Embedded/digital_UN/femtoRV/basic/rtl/cores/Led_panel_12bpp/comp.v'
Analyzing Verilog file '/Work/Embedded/digital_UN/femtoRV/basic/rtl/cores/Led_panel_12bpp/lsr_led.v'
Analyzing Verilog file '/Work/Embedded/digital_UN/femtoRV/basic/rtl/cores/Led_panel_12bpp/mux_led.v'
WARN  (EX3073) : Port 'zero' remains unconnected for this instance("/Work/Embedded/digital_UN/femtoRV/basic/rtl/cores/Led_panel_12bpp/led_panel_4k.v":81)
Compiling module 'led_panel_8'("/Work/Embedded/digital_UN/femtoRV/basic/rtl/cores/Led_panel_12bpp/led_panel_4k.v":1)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("/Work/Embedded/digital_UN/femtoRV/basic/rtl/cores/Led_panel_12bpp/led_panel_4k.v":71)
Compiling module 'count(width=10)'("/Work/Embedded/digital_UN/femtoRV/basic/rtl/cores/Led_panel_12bpp/count.v":1)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("/Work/Embedded/digital_UN/femtoRV/basic/rtl/cores/Led_panel_12bpp/count.v":15)
WARN  (EX3670) : Actual bit length 5 differs from formal bit length 11 for port 'outc'("/Work/Embedded/digital_UN/femtoRV/basic/rtl/cores/Led_panel_12bpp/led_panel_4k.v":79)
Compiling module 'count'("/Work/Embedded/digital_UN/femtoRV/basic/rtl/cores/Led_panel_12bpp/count.v":1)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("/Work/Embedded/digital_UN/femtoRV/basic/rtl/cores/Led_panel_12bpp/count.v":15)
Compiling module 'count(width=1)'("/Work/Embedded/digital_UN/femtoRV/basic/rtl/cores/Led_panel_12bpp/count.v":1)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("/Work/Embedded/digital_UN/femtoRV/basic/rtl/cores/Led_panel_12bpp/count.v":15)
Compiling module 'lsr_led(init_value=50)'("/Work/Embedded/digital_UN/femtoRV/basic/rtl/cores/Led_panel_12bpp/lsr_led.v":1)
Compiling module 'comp_4k'("/Work/Embedded/digital_UN/femtoRV/basic/rtl/cores/Led_panel_12bpp/comp.v":1)
Compiling module 'memory(width=10)'("/Work/Embedded/digital_UN/femtoRV/basic/rtl/cores/Led_panel_12bpp/memory.v":1)
Extracting RAM for identifier 'MEM'("/Work/Embedded/digital_UN/femtoRV/basic/rtl/cores/Led_panel_12bpp/memory.v":11)
WARN  (EX3670) : Actual bit length 12 differs from formal bit length 11 for port 'address'("/Work/Embedded/digital_UN/femtoRV/basic/rtl/cores/Led_panel_12bpp/led_panel_4k.v":85)
Compiling module 'mux_led'("/Work/Embedded/digital_UN/femtoRV/basic/rtl/cores/Led_panel_12bpp/mux_led.v":1)
Compiling module 'ctrl_lp4k'("/Work/Embedded/digital_UN/femtoRV/basic/rtl/cores/Led_panel_12bpp/ctrl_lp4k.v":1)
NOTE  (EX0101) : Current top module is "led_panel_8"
[5%] Running netlist conversion ...
WARN  (CV0016) : Input init is unused("/Work/Embedded/digital_UN/femtoRV/basic/rtl/cores/Led_panel_12bpp/led_panel_4k.v":5)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "comp_4k" instantiated to "compa" is swept in optimizing("/Work/Embedded/digital_UN/femtoRV/basic/rtl/cores/Led_panel_12bpp/led_panel_4k.v":84)
[95%] Generate netlist file "/Work/Embedded/digital_UN/femtoRV/basic/rtl/cores/Led_panel_12bpp/impl/gwsynthesis/project.vg" completed
[100%] Generate report file "/Work/Embedded/digital_UN/femtoRV/basic/rtl/cores/Led_panel_12bpp/impl/gwsynthesis/project_syn.rpt.html" completed
GowinSynthesis finish
