
## Authors

- [@NgoDuc25](https://github.com/NgoMinhDuc25)
- [@MyMainGithubProfile](https://github.com/NgoDuc2505)

## Compile and run script

Run testbench and verilog module file
```bash
iverilog -o [out_file_name] [verilog_module.v] [testbench.v]
```
Run result test and generate .vcd file
```bash
vvp [out_file_name]    
```
Run gtkwave
```bash
gtkwave [out_vcd_file]  
```


## dff_and_mux

![Schematic](img/b1.jpg)

## Add 16 

![Schematic](img/b2.jpg)

## Binary decoder 

![Schematic](img/2to4decoder.png)

## 4 to 2 priority encoder 

![Schematic](img/4x2Encoder.png)

## 8 to 3 priority encoder 

![Schematic](img/8to3encoder.png)

## 4 bit comparator from 2 bit comparator

![Schematic](img/4bit_comparator.png)

## 7 segment anode decoder

![Schematic](img/anode7seg_detail.png)

## Traffic light

![Schematic](img/traffic.jpg)

## Traffic light wave monitor

![Schematic](img/traffic_light_wave1.png)
![Schematic](img/traffic_light_wave2.png)
![Schematic](img/traffic_light_wave3.png)

## Summary

![Schematic](img/bt.jpg)