
## Day 16
### Topic Good Fl0orplan vs bad floorpan and introduction to library cells

### Topic:Chip Floor Planing Consideration  
 <Details>
 <summary>Utilization factor and aspec ratio </summary>
 
>![image](https://user-images.githubusercontent.com/118953939/212715488-dbc350da-b9bb-432a-896f-a5661762323a.png)
  
>![image](https://user-images.githubusercontent.com/118953939/212715520-a1a1e8c8-5429-47f9-95e7-b2e1057aa15c.png)

  </details>
  
 <Details>
 <summary>Concept of pre place cells</summary>
 
 >![image](https://user-images.githubusercontent.com/118953939/212715673-a4f79c96-da28-4b07-a407-35a9c9c9262a.png)
  
 >![image](https://user-images.githubusercontent.com/118953939/212715709-cdb45af0-cc18-443b-8f36-32ab818351a2.png)

   </details>
   
  <Details>
 <summary>Decoupling Capacitor</summary>
 
>![image](https://user-images.githubusercontent.com/118953939/212716686-35ca751e-1f9a-4c23-8fc4-b1593049ae96.png)
 
>![image](https://user-images.githubusercontent.com/118953939/212716728-e180e2bb-e53c-4372-9e44-d28fa85897d6.png)
 
>![image](https://user-images.githubusercontent.com/118953939/212716782-d2d9b84e-9a6c-4e8c-be99-c2d1f8f17512.png)

</details>
 
  <Details>
<summary>Power Planing </summary>
 
>![image](https://user-images.githubusercontent.com/118953939/212716314-e179e386-2d3d-4294-9867-4795b37939db.png)

>![image](https://user-images.githubusercontent.com/118953939/212716368-62b1c117-a447-4830-960a-e5bde5fab000.png)

  </details>
  
  <details>
<summary>Pin placement and logical cell placement blockage</summary>

 ![image](https://user-images.githubusercontent.com/118953939/213113500-53f1786a-8fe0-413a-9932-c06aed0ef0c9.png)

</details>

<details>
<summary>Steps to run floorplan using OpenLANE</summary>

>![image](https://user-images.githubusercontent.com/118953939/213113609-c3b4bc4f-090b-4e46-ae63-7867b8ad50e0.png)

>![image](https://user-images.githubusercontent.com/118953939/213113642-e54e1a83-e52f-4227-b1b8-a70c3530ff24.png)

>![image](https://user-images.githubusercontent.com/118953939/213113668-1bbf6e13-3653-4e87-bfa6-3c43624b3d28.png)

>![image](https://user-images.githubusercontent.com/118953939/213113698-5b27baf1-1c80-4fce-bd12-394551c8faa1.png)

</details>


<details>
<summary>Review floorplan files and steps to view floorplan</summary>

 >![image](https://user-images.githubusercontent.com/118953939/213113816-fb3fddc6-bdde-4586-b48e-176cbd2ea467.png)

>![image](https://user-images.githubusercontent.com/118953939/213113858-bc463924-89bb-4d74-bb0c-79b55d8bdd65.png)
 
</details>

###  Library Binding and Placement

<details>
<summary>Netlist binding and initial place design</summary>

 >![image](https://user-images.githubusercontent.com/118953939/213114145-3dd1549d-e527-4f82-949c-e8a333b0f252.png)

 >![image](https://user-images.githubusercontent.com/118953939/213114212-d2cced5a-16bd-4b77-b001-e366d96c8076.png)
 
 >![image](https://user-images.githubusercontent.com/118953939/213114356-cff8c02c-008a-47f7-85ce-5be1f32cabc8.png)

 </details>
 
 <details>
 <summary>Optimize placement using estimated wire-length,capacitance and final placement </summary>
 
 >![image](https://user-images.githubusercontent.com/118953939/213114612-27568e06-bc7e-49b1-aaaa-3b0dd4a84a90.png)

</details>

<details>
<summary>Congestion aware placement using RePlAcee</summary>

 >![image](https://user-images.githubusercontent.com/118953939/213116110-2fad588c-441a-4e4a-bd27-dc2153d05c06.png)


</details>

 

###  Cell design and characterization flows

<details>
<summary>Inputs for cell design flow</summary>

>![image](https://user-images.githubusercontent.com/118953939/213116181-3c28faf4-6ca3-4bac-a88a-f3a0dd032ce9.png)

>![image](https://user-images.githubusercontent.com/118953939/213116216-758b24cf-7a4d-4811-adb8-86fef9122895.png)

</details>

<details>
<summary>Circuit design step</summary>

 >![image](https://user-images.githubusercontent.com/118953939/213116328-7b2b2863-bb1e-404f-adaa-07088107a8ed.png)

 >![image](https://user-images.githubusercontent.com/118953939/213116373-546b875a-5bef-4ce3-98f9-b3360f024501.png)

 >![image](https://user-images.githubusercontent.com/118953939/213116550-c8e75b88-0782-486d-a6e4-506227d30a1d.png)

</details>

<details>
<summary>Layout design step</summary>

>![image](https://user-images.githubusercontent.com/118953939/213116614-63cb610f-3225-4038-b11c-f760d39d0875.png)

>![image](https://user-images.githubusercontent.com/118953939/213116639-d6e34c5f-baca-49be-94f9-e314492e0b95.png)

</details>


<details>
<summary>Typical characterization flow</summary>

>![image](https://user-images.githubusercontent.com/118953939/213116767-22bf1b4b-6eb8-49cf-947a-d0ec6e917818.png)

>![image](https://user-images.githubusercontent.com/118953939/213116812-f8b653ef-4f1b-40bc-9735-476c6a3f7aba.png)
</details>

 

###  General timing characterization parameters

<details>
<summary>Timing threshold definitions</summary>

>![image](https://user-images.githubusercontent.com/118953939/213116905-820f448e-e303-4045-a66a-69f3882f0c12.png)

</details>

<details>
<summary>Propagation delay and transition time</summary>

 

content
</details>   
 
