[{"DBLP title": "Performability/Energy Tradeoff in Error-Control Schemes for On-Chip Networks.", "DBLP authors": ["Alireza Ejlali", "Bashir M. Al-Hashimi", "Paul M. Rosinger", "Seyed Ghassem Miremadi", "Luca Benini"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2008.2000994", "OA papers": [{"PaperId": "https://openalex.org/W2122715817", "PaperTitle": "Performability/Energy Tradeoff in Error-Control Schemes for On-Chip Networks", "Year": 2010, "CitationCount": 55, "EstimatedCitation": 55, "Affiliations": {"Sharif University of Technology": 2.0, "University of Southampton": 2.0, "University of Bologna": 1.0}, "Authors": ["Alireza Ejlali", "Bashir M. Al-Hashimi", "P. Rosinger", "Seyed Ghassem Miremadi", "Luca Benini"]}]}, {"DBLP title": "Dynamic Context Compression for Low-Power Coarse-Grained Reconfigurable Architecture.", "DBLP authors": ["Yoonjin Kim", "Rabi N. Mahapatra"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2008.2006846", "OA papers": [{"PaperId": "https://openalex.org/W2126199331", "PaperTitle": "Dynamic Context Compression for Low-Power Coarse-Grained Reconfigurable Architecture", "Year": 2010, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"Texas A&M University": 2.0}, "Authors": ["Yoonjin Kim", "Rabi N. Mahapatra"]}]}, {"DBLP title": "A VLSI Architecture and Algorithm for Lucas-Kanade-Based Optical Flow Computation.", "DBLP authors": ["Venkataraman Mahalingam", "Koustav Bhattacharya", "N. Ranganathan", "Hari Chakravarthula", "Robin R. Murphy", "Kevin S. Pratt"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2008.2006900", "OA papers": [{"PaperId": "https://openalex.org/W2120507162", "PaperTitle": "A VLSI Architecture and Algorithm for Lucas\u2013Kanade-Based Optical Flow Computation", "Year": 2010, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"University of South Florida": 4.0, "Xperi (United States)": 1.0, "Dept. of Comput. Sci., Texas A&M, College Station, TX, USA": 1.0}, "Authors": ["V. Mahalingam", "Kankar Bhattacharya", "Nagarajan Ranganathan", "H. Chakravarthula", "Robin R. Murphy", "Kevin Pratt"]}]}, {"DBLP title": "Design and Analysis of High-Throughput Lossless Image Compression Engine Using VLSI-Oriented FELICS Algorithm.", "DBLP authors": ["Tsung-Han Tsai", "Yu-Hsuan Lee", "Yu-Yu Lee"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2008.2007230", "OA papers": [{"PaperId": "https://openalex.org/W2122045885", "PaperTitle": "Design and Analysis of High-Throughput Lossless Image Compression Engine Using VLSI-Oriented FELICS Algorithm", "Year": 2010, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"National Central University": 3.0}, "Authors": ["Tsung-Han Tsai", "Yu Hsuan Lee", "Yu-Yu Lee"]}]}, {"DBLP title": "Trifecta: A Nonspeculative Scheme to Exploit Common, Data-Dependent Subcritical Paths.", "DBLP authors": ["Patrick Ndai", "Nauman Rafique", "Mithuna Thottethodi", "Swaroop Ghosh", "Swarup Bhunia", "Kaushik Roy"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2008.2007491", "OA papers": [{"PaperId": "https://openalex.org/W2155118152", "PaperTitle": "Trifecta: A Nonspeculative Scheme to Exploit Common, Data-Dependent Subcritical Paths", "Year": 2010, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Purdue University West Lafayette": 5.0, "Case Western Reserve University": 1.0}, "Authors": ["Patrick Ndai", "Nazish Rafique", "Mithuna Thottethodi", "Saranya Ghosh", "Swarup Bhunia", "Kaushik Roy"]}]}, {"DBLP title": "Design of Spin-Torque Transfer Magnetoresistive RAM and CAM/TCAM with High Sensing and Search Speed.", "DBLP authors": ["Wei Xu", "Tong Zhang", "Yiran Chen"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2008.2007735", "OA papers": [{"PaperId": "https://openalex.org/W2122385695", "PaperTitle": "Design of Spin-Torque Transfer Magnetoresistive RAM and CAM/TCAM with High Sensing and Search Speed", "Year": 2010, "CitationCount": 70, "EstimatedCitation": 70, "Affiliations": {"Rensselaer Polytechnic Institute": 2.0, "Seagate (United States)": 1.0}, "Authors": ["Wei Xu", "Tong Zhang", "Yi Chen"]}]}, {"DBLP title": "Self-Repairing SRAM Using On-Chip Detection and Compensation.", "DBLP authors": ["Niladri Narayan Mojumder", "Saibal Mukhopadhyay", "Jae-Joon Kim", "Ching-Te Chuang", "Kaushik Roy"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2008.2008808", "OA papers": [{"PaperId": "https://openalex.org/W2137262409", "PaperTitle": "Self-Repairing SRAM Using On-Chip Detection and Compensation", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Purdue University West Lafayette": 2.0, "IBM (United States)": 3.0}, "Authors": ["Niladri Narayan Mojumder", "Supratik Mukhopadhyay", "Jae-Joon Kim", "Ching-Te Chuang", "Kaushik Roy"]}]}, {"DBLP title": "Low-Complexity Switch Network for Reconfigurable LDPC Decoders.", "DBLP authors": ["Daesun Oh", "Keshab K. Parhi"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2008.2007736", "OA papers": [{"PaperId": "https://openalex.org/W2058275835", "PaperTitle": "Low-Complexity Switch Network for Reconfigurable LDPC Decoders", "Year": 2010, "CitationCount": 50, "EstimatedCitation": 50, "Affiliations": {"University of Minnesota": 2.0}, "Authors": ["Daesun Oh", "Keshab K. Parhi"]}]}, {"DBLP title": "Using the Minimum Set of Input Combinations to Minimize the Area of Local Routing Networks in Logic Clusters Containing Logically Equivalent I/Os in FPGAs.", "DBLP authors": ["Andy Gean Ye"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2008.2008188", "OA papers": [{"PaperId": "https://openalex.org/W2127309005", "PaperTitle": "Using the Minimum Set of Input Combinations to Minimize the Area of Local Routing Networks in Logic Clusters Containing Logically Equivalent I/Os in FPGAs", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Toronto Metropolitan University": 1.0}, "Authors": ["Andy Ye"]}]}, {"DBLP title": "EMPIRE: An Efficient and Compact Multiple-Parameterized Model-Order Reduction Method for Physical Optimization.", "DBLP authors": ["Yiyu Shi", "Lei He"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2008.2007842", "OA papers": [{"PaperId": "https://openalex.org/W2126432840", "PaperTitle": "EMPIRE: An Efficient and Compact Multiple-Parameterized Model-Order Reduction Method for Physical Optimization", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of California, Los Angeles": 2.0}, "Authors": ["Yiyu Shi", "Lei He"]}]}, {"DBLP title": "Modeling of Distributed RLC Interconnect and Transmission Line via Closed Forms and Recursive Algorithms.", "DBLP authors": ["Sheng-Guo Wang", "Ben Wang"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2008.2008439", "OA papers": [{"PaperId": "https://openalex.org/W2117570875", "PaperTitle": "Modeling of Distributed<i>RLC</i>Interconnect and Transmission Line via Closed Forms and Recursive Algorithms", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of North Carolina at Charlotte": 1.0, "Research Triangle Park Foundation": 1.0}, "Authors": ["Sheng-Guo Wang", "Ben Wang"]}]}, {"DBLP title": "Combinatorial Algorithms for Fast Clock Mesh Optimization.", "DBLP authors": ["Ganesh Venkataraman", "Zhuo Feng", "Jiang Hu", "Peng Li"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2008.2007737", "OA papers": [{"PaperId": "https://openalex.org/W2076139224", "PaperTitle": "Combinatorial Algorithms for Fast Clock Mesh Optimization", "Year": 2010, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Magma Design Autom., San Jose, CA, USA": 1.0, "Texas A&M University": 3.0}, "Authors": ["Gopalan Venkataraman", "Zhuo Feng", "Jiang Hu", "Peng Li"]}]}, {"DBLP title": "Recursive Pseudo-Exhaustive Two-Pattern Generation.", "DBLP authors": ["Ioannis Voyiatzis", "Dimitris Gizopoulos", "Antonis M. Paschalis"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2031300", "OA papers": [{"PaperId": "https://openalex.org/W2136619957", "PaperTitle": "Recursive Pseudo-Exhaustive Two-Pattern Generation", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Dept. of Inf., Technol. Educ. Inst. of Athens, Athens, Greece": 1.0, "University of Piraeus": 1.0, "National and Kapodistrian University of Athens": 1.0}, "Authors": ["Ioannis Voyiatzis", "Dimitris Gizopoulos", "Antonis Paschalis"]}]}, {"DBLP title": "ECP- and CMP-Aware Detailed Routing Algorithm for DFM.", "DBLP authors": ["Yin Shen", "Qiang Zhou", "Yici Cai", "Xianlong Hong"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2008.2008020", "OA papers": [{"PaperId": "https://openalex.org/W2170088633", "PaperTitle": "ECP- and CMP-Aware Detailed Routing Algorithm for DFM", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Tsinghua University": 4.0}, "Authors": ["Yin Shen", "Qiang Zhou", "Yici Cai", "Xianlong Hong"]}]}, {"DBLP title": "Passive and Active Reduction Techniques for On-Chip High-Frequency Digital Power Supply Noise.", "DBLP authors": ["Eric Bohannon", "Christopher Urban", "Mark Pude", "Yoshinori Nishi", "Anand Gopalan", "Ponnathpur R. Mukund"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2008.2008305", "OA papers": [{"PaperId": "https://openalex.org/W2171796208", "PaperTitle": "Passive and Active Reduction Techniques for On-Chip High-Frequency Digital Power Supply Noise", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Rochester Institute of Technology": 4.0, "United Microelectronics (United States)": 2.0}, "Authors": ["Eric Scott Bohannon", "Christian Urban", "Mark Pude", "Yoshikazu Nishi", "A. Gopalan", "P.R. Mukund"]}]}, {"DBLP title": "Three Steps to the Thermal Noise Death of Moore's Law.", "DBLP authors": ["Jacek Izydorczyk"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2008.2008809", "OA papers": [{"PaperId": "https://openalex.org/W2154493444", "PaperTitle": "Three Steps to the Thermal Noise Death of Moore's Law", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Silesian University of Technology": 1.0}, "Authors": ["Jacek Izydorczyk"]}]}, {"DBLP title": "Dynamically Pulsed MTCMOS With Bus Encoding for Reduction of Total Power and Crosstalk Noise.", "DBLP authors": ["Harmander Singh", "Rahul M. Rao", "Kanak Agarwal", "Dennis Sylvester", "Richard B. Brown"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2031290", "OA papers": [{"PaperId": "https://openalex.org/W2111232989", "PaperTitle": "Dynamically Pulsed MTCMOS With Bus Encoding for Reduction of Total Power and Crosstalk Noise", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0, "[T J Watson Research Center, IBM, Corporation, Yorktown Heights, NY, USA]": 1.0, "IBM Research - Austin": 1.0, "University of Utah": 1.0}, "Authors": ["Hanwant B. Singh", "Ramesh R. Rao", "Kosh Agarwal", "Dennis Sylvester", "R. M. Brown"]}]}, {"DBLP title": "The Impact of NBTI Effect on Combinational Circuit: Modeling, Simulation, and Analysis.", "DBLP authors": ["Wenping Wang", "Shengqi Yang", "Sarvesh Bhardwaj", "Sarma B. K. Vrudhula", "Frank Liu", "Yu Cao"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2008.2008810", "OA papers": [{"PaperId": "https://openalex.org/W2170333286", "PaperTitle": "The Impact of NBTI Effect on Combinational Circuit: Modeling, Simulation, and Analysis", "Year": 2010, "CitationCount": 262, "EstimatedCitation": 262, "Affiliations": {"Arizona State University": 3.0, "Shanghai University": 1.0, "Synopsys (United States)": 1.0, "IBM Research - Austin": 1.0}, "Authors": ["Wenping Wang", "Sheng-Qi Yang", "Sarvesh Bhardwaj", "Sarma Vrudhula", "F. Liu", "Yu Cao"]}]}, {"DBLP title": "Efficient BISR Techniques for Embedded Memories Considering Cluster Faults.", "DBLP authors": ["Shyue-Kung Lu", "Chun-Lin Yang", "Yuang-Cheng Hsiao", "Cheng-Wen Wu"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2008.2008996", "OA papers": [{"PaperId": "https://openalex.org/W1966747106", "PaperTitle": "Efficient BISR Techniques for Embedded Memories Considering Cluster Faults", "Year": 2010, "CitationCount": 50, "EstimatedCitation": 50, "Affiliations": {"Fu Jen Catholic University": 2.5, "National Chip Implementation Center (CTC), Hsinchu, Taiwan": 0.5, "Industrial Technology Research Institute": 0.5, "National Tsing Hua University": 0.5}, "Authors": ["Shyue-Kung Lu", "Chunlin Yang", "Yuang-Cheng Hsiao", "Cheng-Wen Wu"]}]}, {"DBLP title": "Optimal Sigma Delta Modulator Architectures for Fractional- N Frequency Synthesis.", "DBLP authors": ["Sleiman Bou-Sleiman", "Jad G. Atallah", "Saul Rodriguez", "Ana Rusu", "Mohammed Ismail"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2008.2009058", "OA papers": [{"PaperId": "https://openalex.org/W76047383", "PaperTitle": "Optimal &lt;formula formulatype=\"inline\"&gt;&lt;tex Notation=\"TeX\"&gt;$ \\Sigma \\Delta$&lt;/tex&gt;&lt;/formula&gt; Modulator Architectures for Fractional-&lt;formula formulatype=\"inline\"&gt;&lt;tex Notation=\"TeX\"&gt;$ {N}$&lt;/tex&gt;&lt;/formula&gt; Frequency Synthesis", "Year": 2010, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Analogic (United States)": 2.0, "Radio & Mixed Signal Integrated Syst. (RaMSiS) Group, R. Inst. of Technol. (KTH), Stockholm, Sweden": 3.0}, "Authors": ["Sleiman Bou Sleiman", "Jad G. Atallah", "S. Rodriguez", "A. Rusu", "Mohammed Ismail"]}]}, {"DBLP title": "A New VLSI Architecture of Parallel Multiplier-Accumulator Based on Radix-2 Modified Booth Algorithm.", "DBLP authors": ["Young-Ho Seo", "Dong-Wook Kim"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2008.2009113", "OA papers": [{"PaperId": "https://openalex.org/W2096734593", "PaperTitle": "A New VLSI Architecture of Parallel Multiplier\u2013Accumulator Based on Radix-2 Modified Booth Algorithm", "Year": 2010, "CitationCount": 74, "EstimatedCitation": 74, "Affiliations": {"Kwangwoon University": 2.0}, "Authors": ["Youngho Seo", "Dong-Hyun Kim"]}]}, {"DBLP title": "CAPPS: A Framework for Power-Performance Tradeoffs in Bus-Matrix-Based On-Chip Communication Architecture Synthesis.", "DBLP authors": ["Sudeep Pasricha", "Young-Hwan Park", "Fadi J. Kurdahi", "Nikil D. Dutt"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2008.2009304", "OA papers": [{"PaperId": "https://openalex.org/W2166402720", "PaperTitle": "CAPPS: A Framework for Power\u2013Performance Tradeoffs in Bus-Matrix-Based On-Chip Communication Architecture Synthesis", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Colorado State University": 1.0, "University of California, Irvine": 3.0}, "Authors": ["Sudeep Pasricha", "Youngsoo Park", "Fadi J. Kurdahi", "Nikil Dutt"]}]}, {"DBLP title": "A Novel Overlap-Based Logic Cell: An Efficient Implementation of Flip-Flops With Embedded Logic.", "DBLP authors": ["Omid Sarbishei", "Mohammad Maymandi-Nejad"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2008.2009453", "OA papers": [{"PaperId": "https://openalex.org/W2098044033", "PaperTitle": "A Novel Overlap-Based Logic Cell: An Efficient Implementation of Flip\u2013Flops With Embedded Logic", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Sharif University of Technology": 1.0, "Ferdowsi University of Mashhad": 1.0}, "Authors": ["O. Sarbishei", "Mohammad Maymandi-Nejad"]}]}, {"DBLP title": "Leakage-Delay Tradeoff in FinFET Logic Circuits: A Comparative Analysis With Bulk Technology.", "DBLP authors": ["Matteo Agostinelli", "Massimo Alioto", "David Esseni", "Luca Selmi"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2008.2009633", "OA papers": [{"PaperId": "https://openalex.org/W2123636681", "PaperTitle": "Leakage\u2013Delay Tradeoff in FinFET Logic Circuits: A Comparative Analysis With Bulk Technology", "Year": 2010, "CitationCount": 66, "EstimatedCitation": 66, "Affiliations": {"University of Klagenfurt": 1.0, "University of Siena": 1.0, "University of Udine": 2.0}, "Authors": ["Matteo Agostinelli", "Massimo Alioto", "David Esseni", "Luca Selmi"]}]}, {"DBLP title": "An Efficient Wake-Up Strategy Considering Spurious Glitches Phenomenon for Power Gating Designs.", "DBLP authors": ["Da-Cheng Juan", "Yu-Ting Chen", "Ming-Chao Lee", "Shih-Chieh Chang"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2008.2010324", "OA papers": [{"PaperId": "https://openalex.org/W2101293217", "PaperTitle": "An Efficient Wake-Up Strategy Considering Spurious Glitches Phenomenon for Power Gating Designs", "Year": 2010, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"National Tsing Hua University": 4.0}, "Authors": ["Da-Cheng Juan", "Yuting Chen", "Ming-Chao Lee", "Shih-Chieh Chang"]}]}, {"DBLP title": "Built-In Sensor for Signal Integrity Faults in Digital Interconnect Signals.", "DBLP authors": ["V\u00edctor H. Champac", "Victor Avenda\u00f1o", "Joan Figueras"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2008.2010398", "OA papers": [{"PaperId": "https://openalex.org/W2104340517", "PaperTitle": "Built-In Sensor for Signal Integrity Faults in Digital Interconnect Signals", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"National Institute of Astrophysics, Optics and Electronics": 1.0, "Mixed-Signal Technology Center, Freescale Semiconductor Mexico, Tlaquepaque, Mexico#TAB#": 1.0, "Universitat Polit\u00e8cnica de Catalunya": 1.0}, "Authors": ["Victor Champac", "V. Avendano", "Juan Figueras"]}]}, {"DBLP title": "On-Chip Variability Sensor Using Phase-Locked Loop for Detecting and Correcting Parametric Timing Failures.", "DBLP authors": ["Kunhyuk Kang", "Sang Phill Park", "Keejong Kim", "Kaushik Roy"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2008.2010399", "OA papers": [{"PaperId": "https://openalex.org/W2146750110", "PaperTitle": "On-Chip Variability Sensor Using Phase-Locked Loop for Detecting and Correcting Parametric Timing Failures", "Year": 2010, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"Intel (United States)": 1.0, "Purdue University West Lafayette": 2.0, "[Broadcom Corp., Tempe, AZ, USA]": 1.0}, "Authors": ["Kunhyuk Kang", "Sang Min Park", "Kee-Jong Kim", "Kaushik Roy"]}]}, {"DBLP title": "ABRM: Adaptive Beta -Ratio Modulation for Process-Tolerant Ultradynamic Voltage Scaling.", "DBLP authors": ["Myeong-Eun Hwang", "Kaushik Roy"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2008.2010767", "OA papers": [{"PaperId": "https://openalex.org/W2123262270", "PaperTitle": "ABRM: Adaptive $ \\beta$-Ratio Modulation for Process-Tolerant Ultradynamic Voltage Scaling", "Year": 2010, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Intel (United States)": 1.0, "Purdue University West Lafayette": 1.0}, "Authors": ["Myeong-Eun Hwang", "Kaushik Roy"]}]}, {"DBLP title": "High-Efficiency Soft-Error-Tolerant Digital Signal Processing Using Fine-Grain Subword-Detection Processing.", "DBLP authors": ["Yuan-Hao Huang"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2008.2009636", "OA papers": [{"PaperId": "https://openalex.org/W2169250333", "PaperTitle": "High-Efficiency Soft-Error-Tolerant Digital Signal Processing Using Fine-Grain Subword-Detection Processing", "Year": 2010, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"National Tsing Hua University": 1.0}, "Authors": ["Yuan-Hao Huang"]}]}, {"DBLP title": "DSP-Driven Self-Tuning of RF Circuits for Process-Induced Performance Variability.", "DBLP authors": ["Donghoon Han", "Byung-Sung Kim", "Abhijit Chatterjee"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2008.2009454", "OA papers": [{"PaperId": "https://openalex.org/W2123394857", "PaperTitle": "DSP-Driven Self-Tuning of RF Circuits for Process-Induced Performance Variability", "Year": 2010, "CitationCount": 80, "EstimatedCitation": 80, "Affiliations": {"Texas Instruments (United States)": 1.0, "Sungkyunkwan University": 1.0, "Georgia Institute of Technology": 1.0}, "Authors": ["Donghoon Han", "Byung-Sung Kim", "Avishek Chatterjee"]}]}, {"DBLP title": "Preprocessing and Partial Rerouting Techniques for Accelerating Reconfiguration of Degradable VLSI Arrays.", "DBLP authors": ["Jigang Wu", "Thambipillai Srikanthan", "Xiaogang Han"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2008.2009057", "OA papers": [{"PaperId": "https://openalex.org/W2070784944", "PaperTitle": "Preprocessing and Partial Rerouting Techniques for Accelerating Reconfiguration of Degradable VLSI Arrays", "Year": 2010, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Tianjin Polytechnic University": 1.0, "Nanyang Technological University": 2.0}, "Authors": ["Wu Jigang", "Thambipillai Srikanthan", "Xiaogang Han"]}]}, {"DBLP title": "Built-in Self-Detection/Correction Architecture for Motion Estimation Computing Arrays.", "DBLP authors": ["Chun-Lung Hsu", "Chang-Hsin Cheng", "Yu Liu"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2008.2009452", "OA papers": [{"PaperId": "https://openalex.org/W2101902338", "PaperTitle": "Built-in Self-Detection/Correction Architecture for Motion Estimation Computing Arrays", "Year": 2010, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"National Dong Hwa University": 3.0}, "Authors": ["Chun-Lung Hsu", "Chang-Hsin Cheng", "Yu Liu"]}]}, {"DBLP title": "A Novel x -ploiting Strategy for Improving Performance of Test Data Compression.", "DBLP authors": ["Maoxiang Yi", "Huaguo Liang", "Lei Zhang", "Wenfa Zhan"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2008.2009873", "OA papers": [{"PaperId": "https://openalex.org/W2162064806", "PaperTitle": "A Novel $ {\\rm x}$-ploiting Strategy for Improving Performance of Test Data Compression", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Hefei University of Technology": 4.0}, "Authors": ["Maoxiang Yi", "Huaguo Liang", "Lei Zhang", "Wenfa Zhan"]}]}, {"DBLP title": "Self-Test Techniques for Crypto-Devices.", "DBLP authors": ["Giorgio Di Natale", "M. Doulcier", "Marie-Lise Flottes", "Bruno Rouzeyre"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2008.2010045", "OA papers": [{"PaperId": "https://openalex.org/W1976475840", "PaperTitle": "Self-Test Techniques for Crypto-Devices", "Year": 2010, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Montpellier Laboratory of Informatics, Robotics and Microelectronics": 4.0}, "Authors": ["Giorgio Di Natale", "Marion Doulcier", "Marie-Lise Flottes", "Bruno Rouzeyre"]}]}, {"DBLP title": "Hazard-Based Detection Conditions for Improved Transition Fault Coverage of Scan-Based Tests.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2008.2010216", "OA papers": [{"PaperId": "https://openalex.org/W1969903927", "PaperTitle": "Hazard-Based Detection Conditions for Improved Transition Fault Coverage of Scan-Based Tests", "Year": 2010, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Purdue University West Lafayette": 1.0, "University of Iowa": 1.0}, "Authors": ["Irith Pomeranz", "Sudhakar M. Reddy"]}]}, {"DBLP title": "Analysis of the Impacts of Signal Slew and Skew on the Behavior of Coupled RLC Interconnects for Different Switching Patterns.", "DBLP authors": ["Abinash Roy", "Jingye Xu", "Masud H. Chowdhury"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2008.2011911", "OA papers": [{"PaperId": "https://openalex.org/W2126796211", "PaperTitle": "Analysis of the Impacts of Signal Slew and Skew on the Behavior of Coupled RLC Interconnects for Different Switching Patterns", "Year": 2010, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of Illinois at Chicago": 3.0}, "Authors": ["Ashim Roy", "Jingye Xu", "Mahbub M. U. Chowdhury"]}]}, {"DBLP title": "Dual Supply Voltages and Dual Clock Frequencies for Lower Clock Power and Suppressed Temperature-Gradient-Induced Clock Skew.", "DBLP authors": ["Sherif A. Tawfik", "Volkan Kursun"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2008.2010549", "OA papers": [{"PaperId": "https://openalex.org/W2137229108", "PaperTitle": "Dual Supply Voltages and Dual Clock Frequencies for Lower Clock Power and Suppressed Temperature-Gradient-Induced Clock Skew", "Year": 2010, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"University of Wisconsin\u2013Madison": 1.0, "Hong Kong University of Science and Technology": 1.0}, "Authors": ["S.A. Tawfik", "Volkan Kursun"]}]}, {"DBLP title": "Reducing SRAM Power Using Fine-Grained Wordline Pulsewidth Control.", "DBLP authors": ["Mohamed H. Abu-Rahma", "Mohab Anis", "Sei Seung Yoon"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2012511", "OA papers": [{"PaperId": "https://openalex.org/W2126051429", "PaperTitle": "Reducing SRAM Power Using Fine-Grained Wordline Pulsewidth Control", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Qualcomm (United States)": 2.0, "University of Waterloo": 1.0}, "Authors": ["Mohamed Hassan Abu-Rahma", "Mohammad Anis", "Sei Hyung Yoon"]}]}, {"DBLP title": "On the Latency and Energy of Checkpointed Superscalar Register Alias Tables.", "DBLP authors": ["Elham Safi", "Andreas Moshovos", "Andreas G. Veneris"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2008.2012128", "OA papers": [{"PaperId": "https://openalex.org/W2103744327", "PaperTitle": "On the Latency and Energy of Checkpointed Superscalar Register Alias Tables", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Toronto": 3.0}, "Authors": ["E. Safi", "Andreas Moshovos", "Andreas Veneris"]}]}, {"DBLP title": "Crosstalk-Induced Delay, Noise, and Interconnect Planarization Implications of Fill Metal in Nanoscale Process Technology.", "DBLP authors": ["Arthur Nieuwoudt", "Jamil Kawa", "Yehia Massoud"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2008.2010830", "OA papers": [{"PaperId": "https://openalex.org/W2133708550", "PaperTitle": "Crosstalk-Induced Delay, Noise, and Interconnect Planarization Implications of Fill Metal in Nanoscale Process Technology", "Year": 2010, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Rice University": 2.0, "Synopsys (United States)": 1.0}, "Authors": ["Arthur Nieuwoudt", "Jamil Kawa", "Yehia Massoud"]}]}, {"DBLP title": "DFT and Minimum Leakage Pattern Generation for Static Power Reduction During Test and Burn-In.", "DBLP authors": ["Wei-Chung Kao", "Wei-Shun Chuang", "Shiu-Ting Lin", "Chien-Mo James Li", "Vasco M. Manquinho"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2008.2011048", "OA papers": [{"PaperId": "https://openalex.org/W2149706304", "PaperTitle": "DFT and Minimum Leakage Pattern Generation for Static Power Reduction During Test and Burn-In", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Taiwan University": 4.0, "Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 0.5, "University of Lisbon": 0.5}, "Authors": ["Wei-Chung Kao", "Wei-Shun Chuang", "Hsiu-Ting Lin", "J. C. Li", "V. Manquinho"]}]}, {"DBLP title": "Path Selection for Transition Path Delay Faults.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2008.2011913", "OA papers": [{"PaperId": "https://openalex.org/W2124163129", "PaperTitle": "Path Selection for Transition Path Delay Faults", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Purdue University West Lafayette": 1.0, "University of Iowa": 1.0}, "Authors": ["Irith Pomeranz", "Sudhakar M. Reddy"]}]}, {"DBLP title": "Design of Asynchronous Circuits for High Soft Error Tolerance in Deep Submicrometer CMOS Circuits.", "DBLP authors": ["Weidong Kuang", "Peiyi Zhao", "Jiann-Shiun Yuan", "Ronald F. DeMara"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2008.2011554", "OA papers": [{"PaperId": "https://openalex.org/W2109445343", "PaperTitle": "Design of Asynchronous Circuits for High Soft Error Tolerance in Deep Submicrometer CMOS Circuits", "Year": 2010, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Dept. of Electr. Eng., Univ. of Texas Pan American, Edinburg, TX, USA": 1.0, "Chapman University": 1.0, "University of Central Florida": 2.0}, "Authors": ["Weidong Kuang", "Peiyi Zhao", "Jiann-Shiun Yuan", "Ronald F. DeMara"]}]}, {"DBLP title": "FPGA Design for Timing Yield Under Process Variations.", "DBLP authors": ["Akhilesh Kumar", "Mohab Anis"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2008.2011555", "OA papers": [{"PaperId": "https://openalex.org/W2168296432", "PaperTitle": "FPGA Design for Timing Yield Under Process Variations", "Year": 2010, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"University of Waterloo": 2.0}, "Authors": ["Ashok Kumar", "Mohab Anis"]}]}, {"DBLP title": "Exploration of Heterogeneous FPGAs for Mapping Linear Projection Designs.", "DBLP authors": ["Christos-Savvas Bouganis", "Iosifina Pournara", "Peter Y. K. Cheung"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2012510", "OA papers": [{"PaperId": "https://openalex.org/W2137294391", "PaperTitle": "Exploration of Heterogeneous FPGAs for Mapping Linear Projection Designs", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Imperial College London": 2.0, "Birkbeck, University of London": 1.0}, "Authors": ["Christos-Savvas Bouganis", "I. Pournara", "Patrick Cheung"]}]}, {"DBLP title": "Interstratum Connection Design Considerations for Cost-Effective 3-D System Integration.", "DBLP authors": ["Syed M. Alam", "Robert E. Jones", "Scott Pozder", "Ritwik Chatterjee", "Shahid Rauf", "Ankur Jain"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2008.2011910", "OA papers": [{"PaperId": "https://openalex.org/W2169868553", "PaperTitle": "Interstratum Connection Design Considerations for Cost-Effective 3-D System Integration", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Everspin Technologies (United States)": 1.0, "Freescale Semicond., Inc., Austin, TX, USA#TAB#": 3.0, "Georgia Institute of Technology": 1.0, "Applied Materials (United States)": 1.0}, "Authors": ["S. Munir Alam", "Roger Jones", "Scott K. Pozder", "Rajdeep Mohan Chatterjee", "Shahid Rauf", "Anil K. Jain"]}]}, {"DBLP title": "Design of a CMOS Broadband Transimpedance Amplifier With Active Feedback.", "DBLP authors": ["Zhenghao Lu", "Kiat Seng Yeo", "Wei Meng Lim", "Manh Anh Do", "Chirn Chye Boon"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2008.2012262", "OA papers": [{"PaperId": "https://openalex.org/W2139460824", "PaperTitle": "Design of a CMOS Broadband Transimpedance Amplifier With Active Feedback", "Year": 2010, "CitationCount": 72, "EstimatedCitation": 72, "Affiliations": {"Nanyang Technological University": 5.0}, "Authors": ["Zhenghao Lu", "Kiat Seng Yeo", "Wei Meng Lim", "Manh Anh Do", "Chirn Chye Boon"]}]}, {"DBLP title": "A Low-Cost VLSI Implementation for Efficient Removal of Impulse Noise.", "DBLP authors": ["Pei-Yin Chen", "Chih-Yuan Lien", "Hsu-Ming Chuang"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2008.2012263", "OA papers": [{"PaperId": "https://openalex.org/W2142758265", "PaperTitle": "A Low-Cost VLSI Implementation for Efficient Removal of Impulse Noise", "Year": 2010, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"National Cheng Kung University": 3.0}, "Authors": ["Pei-Yin Chen", "Chih-Yuan Lien", "Hsu-Ming Chuang"]}]}, {"DBLP title": "Design of High-Throughput Fully Parallel LDPC Decoders Based on Wire Partitioning.", "DBLP authors": ["Naoya Onizawa", "Takahiro Hanyu", "Vincent C. Gaudet"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2008.2011360", "OA papers": [{"PaperId": "https://openalex.org/W2120150623", "PaperTitle": "Design of High-Throughput Fully Parallel LDPC Decoders Based on Wire Partitioning", "Year": 2010, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {"Tohoku University": 2.0, "University of Alberta": 1.0}, "Authors": ["Naoya Onizawa", "Takahiro Hanyu", "Vincent Gaudet"]}]}, {"DBLP title": "Compressive Acquisition CMOS Image Sensor: From the Algorithm to Hardware Implementation.", "DBLP authors": ["Milin Zhang", "Amine Bermak"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2008.2011489", "OA papers": [{"PaperId": "https://openalex.org/W2145348019", "PaperTitle": "Compressive Acquisition CMOS Image Sensor: From the Algorithm to Hardware Implementation", "Year": 2010, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"Hong Kong University of Science and Technology": 2.0}, "Authors": ["Milin Zhang", "Amine Bermak"]}]}, {"DBLP title": "Dynamic and Leakage Energy Minimization With Soft Real-Time Loop Scheduling and Voltage Assignment.", "DBLP authors": ["Meikang Qiu", "Laurence Tianruo Yang", "Zili Shao", "Edwin Hsing-Mean Sha"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2008.2010941", "OA papers": [{"PaperId": "https://openalex.org/W2122084979", "PaperTitle": "Dynamic and Leakage Energy Minimization With Soft Real-Time Loop Scheduling and Voltage Assignment", "Year": 2010, "CitationCount": 76, "EstimatedCitation": 76, "Affiliations": {"University of New Orleans": 1.0, "St. Francis Xavier University": 1.0, "Hong Kong Polytechnic University": 1.0, "The University of Texas at Dallas": 1.0}, "Authors": ["Meikang Qiu", "L. Yang", "Zili Shao", "Edwin H.-M. Sha"]}]}, {"DBLP title": "Supply Switching With Ground Collapse for Low-Leakage Register Files in 65-nm CMOS.", "DBLP authors": ["Hyung-Ock Kim", "Bong Hyun Lee", "Jong-Tae Kim", "Jung Yun Choi", "Kyu-Myung Choi", "Youngsoo Shin"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2012429", "OA papers": [{"PaperId": "https://openalex.org/W2096335660", "PaperTitle": "Supply Switching With Ground Collapse for Low-Leakage Register Files in 65-nm CMOS", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Samsung (South Korea)": 5.0, "Korea Advanced Institute of Science and Technology": 1.0}, "Authors": ["Hyung-Ock Kim", "Bong-Hyun Lee", "Jong-Tae Kim", "Jung Choi", "Kyu-Myung Choi", "Youngsoo Shin"]}]}, {"DBLP title": "A 5-bit 3.2-GS/s Flash ADC With a Digital Offset Calibration Scheme.", "DBLP authors": ["Ying-Zu Lin", "Cheng-Wu Lin", "Soon-Jyh Chang"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2013628", "OA papers": [{"PaperId": "https://openalex.org/W2133992557", "PaperTitle": "A 5-bit 3.2-GS/s Flash ADC With a Digital Offset Calibration Scheme", "Year": 2010, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"National Cheng Kung University": 3.0}, "Authors": ["Ying-Zu Lin", "Cheng-Wu Lin", "Soon-Jyh Chang"]}]}, {"DBLP title": "Computation Error Analysis in Digital Signal Processing Systems With Overscaled Supply Voltage.", "DBLP authors": ["Yang Liu", "Tong Zhang", "Keshab K. Parhi"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2012863", "OA papers": [{"PaperId": "https://openalex.org/W2171661253", "PaperTitle": "Computation Error Analysis in Digital Signal Processing Systems With Overscaled Supply Voltage", "Year": 2010, "CitationCount": 62, "EstimatedCitation": 62, "Affiliations": {"Rensselaer Polytechnic Institute": 2.0, "University of Minnesota": 1.0}, "Authors": ["Yang Liu", "Tong Zhang", "Keshab K. Parhi"]}]}, {"DBLP title": "Self-Adaptive System for Addressing Permanent Errors in On-Chip Interconnects.", "DBLP authors": ["Teijo Lehtonen", "David Wolpert", "Pasi Liljeberg", "Juha Plosila", "Paul Ampadu"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2013711", "OA papers": [{"PaperId": "https://openalex.org/W2132928495", "PaperTitle": "Self-Adaptive System for Addressing Permanent Errors in On-Chip Interconnects", "Year": 2010, "CitationCount": 76, "EstimatedCitation": 76, "Affiliations": {"Turku Centre for Computer Science": 1.0, "University of Rochester": 2.0, "University of Turku": 1.0, "Res. Council for Natural Sci. & Eng., Acad. of Finland, Helsinki, Finland": 1.0}, "Authors": ["Timo Lehtonen", "David H. Wolpert", "Pasi Liljeberg", "Juha Plosila", "Paul Ampadu"]}]}, {"DBLP title": "Single- and Multi-core Configurable AES Architectures for Flexible Security.", "DBLP authors": ["Mao-Yin Wang", "Chih-Pin Su", "Chia-Lung Horng", "Cheng-Wen Wu", "Chih-Tsun Huang"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2013231", "OA papers": [{"PaperId": "https://openalex.org/W2162626712", "PaperTitle": "Single- and Multi-core Configurable AES Architectures for Flexible Security", "Year": 2010, "CitationCount": 62, "EstimatedCitation": 62, "Affiliations": {"National Tsing Hua University": 5.0}, "Authors": ["Maoyin Wang", "Chih-Pin Su", "Chia-Lung Horng", "Cheng-Wen Wu", "Chih-Tsun Huang"]}]}, {"DBLP title": "An Efficient Multimode Multiplier Supporting AES and Fundamental Operations of Public-Key Cryptosystems.", "DBLP authors": ["Chen-Hsing Wang", "Chieh-Lin Chuang", "Cheng-Wen Wu"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2013958", "OA papers": [{"PaperId": "https://openalex.org/W2088506136", "PaperTitle": "An Efficient Multimode Multiplier Supporting AES and Fundamental Operations of Public-Key Cryptosystems", "Year": 2010, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"National Tsing Hua University": 3.0}, "Authors": ["Chen-Hsing Wang", "Chieh-Lin Chuang", "Cheng-Wen Wu"]}]}, {"DBLP title": "LOPASS: A Low-Power Architectural Synthesis System for FPGAs With Interconnect Estimation and Optimization.", "DBLP authors": ["Deming Chen", "Jason Cong", "Yiping Fan", "Lu Wan"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2013353", "OA papers": [{"PaperId": "https://openalex.org/W2137966900", "PaperTitle": "LOPASS: A Low-Power Architectural Synthesis System for FPGAs With Interconnect Estimation and Optimization", "Year": 2010, "CitationCount": 51, "EstimatedCitation": 51, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0, "Comput. Sci. Dept., Univ. of California at Los Angeles, Los Angeles, CA, USA": 1.0, "AutoESL Design Technol., Inc., Los Angeles, CA, USA": 1.0}, "Authors": ["Deming Chen", "Jason Cong", "Yiping Fan", "Lu Wan"]}]}, {"DBLP title": "Improving FPGA Performance for Carry-Save Arithmetic.", "DBLP authors": ["Hadi Parandeh-Afshar", "Ajay K. Verma", "Philip Brisk", "Paolo Ienne"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2014380", "OA papers": [{"PaperId": "https://openalex.org/W2127832194", "PaperTitle": "Improving FPGA Performance for Carry-Save Arithmetic", "Year": 2010, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 4.0}, "Authors": ["Hadi Parandeh-Afshar", "A. K. Verma", "Philip Brisk", "Paolo Ienne"]}]}, {"DBLP title": "Initialization-Based Test Pattern Generation for Asynchronous Circuits.", "DBLP authors": ["Aristides Efthymiou"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2013470", "OA papers": [{"PaperId": "https://openalex.org/W2155694037", "PaperTitle": "Initialization-Based Test Pattern Generation for Asynchronous Circuits", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Edinburgh": 1.0}, "Authors": ["A. Efthymiou"]}]}, {"DBLP title": "Statistical Leakage Estimation Based on Sequential Addition of Cell Leakage Currents.", "DBLP authors": ["Wook Kim", "Kyung Tae Do", "Young Hwan Kim"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2013956", "OA papers": [{"PaperId": "https://openalex.org/W2130278895", "PaperTitle": "Statistical Leakage Estimation Based on Sequential Addition of Cell Leakage Currents", "Year": 2010, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Pohang University of Science and Technology": 2.0, "University of California, Berkeley": 1.0}, "Authors": ["Wook Kim", "Kyung Tae", "Young Ho Kim"]}]}, {"DBLP title": "Robust Bioinspired Architecture for Optical-Flow Computation.", "DBLP authors": ["Guillermo Botella Juan", "Antonio Garc\u00eda R\u00edos", "M. Rodriguez-Alvarez", "Eduardo Ros Vidal", "Uwe Meyer-B\u00e4se", "Mar\u00eda C. Molina"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2013957", "OA papers": [{"PaperId": "https://openalex.org/W2157828724", "PaperTitle": "Robust Bioinspired Architecture for Optical-Flow Computation", "Year": 2010, "CitationCount": 74, "EstimatedCitation": 74, "Affiliations": {"Universidad Complutense de Madrid": 2.0, "University of Granada": 3.0, "Florida Agricultural and Mechanical University": 1.0}, "Authors": ["Guillermo Botella", "Angel Garcia", "Manuel Rodr\u00edguez-\u00c1lvarez", "Eduardo Ros", "Uwe Meyer-Baese", "Mario J. Molina"]}]}, {"DBLP title": "A Fast Heuristic Algorithm for Multidomain Clock Skew Scheduling.", "DBLP authors": ["Min Ni", "Seda Ogrenci Memik"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2014069", "OA papers": [{"PaperId": "https://openalex.org/W2096283348", "PaperTitle": "A Fast Heuristic Algorithm for Multidomain Clock Skew Scheduling", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Northwestern University": 1.5, "Synopsys (United States)": 0.5}, "Authors": ["Min Ni", "Gokhan Memik"]}]}, {"DBLP title": "Analysis and Design of a Multistage CMOS Band-Pass Low-Noise Preamplifier for Ultrawideband RF Receiver.", "DBLP authors": ["S. M. Rezaul Hasan"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2014166", "OA papers": [{"PaperId": "https://openalex.org/W2137077794", "PaperTitle": "Analysis and Design of a Multistage CMOS Band-Pass Low-Noise Preamplifier for Ultrawideband RF Receiver", "Year": 2010, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Massey University": 1.0}, "Authors": ["S. Saif Hasan"]}]}, {"DBLP title": "Area and Power Optimization of High-Order Gain Calibration in Digitally-Enhanced Pipelined ADCs.", "DBLP authors": ["Mohammad Taherzadeh-Sani", "Anas A. Hamoui"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2014773", "OA papers": [{"PaperId": "https://openalex.org/W2164497716", "PaperTitle": "Area and Power Optimization of High-Order Gain Calibration in Digitally-Enhanced Pipelined ADCs", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"McGill University": 2.0}, "Authors": ["Mohammad Taherzadeh-Sani", "Anas A. Hamoui"]}]}, {"DBLP title": "Techniques to Prioritize Paths for Diagnosis.", "DBLP authors": ["Rajsekhar Adapa", "Spyros Tragoudas"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2013469", "OA papers": [{"PaperId": "https://openalex.org/W2157798930", "PaperTitle": "Techniques to Prioritize Paths for Diagnosis", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Southern Illinois University Carbondale": 2.0}, "Authors": ["R. Adapa", "Spyros Tragoudas"]}]}, {"DBLP title": "A High-Performance Three-Engine Architecture for H.264/AVC Fractional Motion Estimation.", "DBLP authors": ["Chao-Yang Kao", "Cheng-Long Wu", "Youn-Long Lin"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2013629", "OA papers": [{"PaperId": "https://openalex.org/W2135419508", "PaperTitle": "A High-Performance Three-Engine Architecture for H.264/AVC Fractional Motion Estimation", "Year": 2010, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"National Tsing Hua University": 3.0}, "Authors": ["Chao-Yang Kao", "Chenglong Wu", "Youn-Long Lin"]}]}, {"DBLP title": "Modeling and Analysis of the Nonrectangular Gate Effect for Postlithography Circuit Simulation.", "DBLP authors": ["Ritu Singhal", "Asha Balijepalli", "Anupama R. Subramaniam", "Chi-Chao Wang", "Frank Liu", "Sani R. Nassif", "Yu Cao"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2013630", "OA papers": [{"PaperId": "https://openalex.org/W2114892410", "PaperTitle": "Modeling and Analysis of the Nonrectangular Gate Effect for Postlithography Circuit Simulation", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Microchip Technology (United States)": 1.0, "Arizona State University": 4.0, "IBM Research - Austin": 2.0}, "Authors": ["R. Singal", "A. Balijepalli", "Annapurni Subramaniam", "Chi-Chao Wang", "F. Liu", "Sani R. Nassif", "Yu Cao"]}]}, {"DBLP title": "Configuration Locking and Schedulability Estimation for Reduced Reconfiguration Overheads of Reconfigurable Systems.", "DBLP authors": ["Rahul Kalra", "Roman L. Lysecky"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2014068", "OA papers": [{"PaperId": "https://openalex.org/W2122356583", "PaperTitle": "Configuration Locking and Schedulability Estimation for Reduced Reconfiguration Overheads of &lt;newline/&gt;Reconfigurable Systems", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Motorola (United States)": 0.5, "University of Arizona": 1.5}, "Authors": ["R.L. Kalra", "Roman Lysecky"]}]}, {"DBLP title": "Post-Manufacture Tuning for Nano-CMOS Yield Recovery Using Reconfigurable Logic.", "DBLP authors": ["Maryam Ashouei", "Abhijit Chatterjee", "Adit D. Singh"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2014559", "OA papers": [{"PaperId": "https://openalex.org/W2139256921", "PaperTitle": "Post-Manufacture Tuning for Nano-CMOS Yield Recovery Using Reconfigurable Logic", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Georgia Institute of Technology": 2.0, "Auburn University": 1.0}, "Authors": ["M. Ashouei", "Avishek Chatterjee", "A. K. Singh"]}]}, {"DBLP title": "Accurate Predictive Interconnect Modeling for System-Level Design.", "DBLP authors": ["Luca P. Carloni", "Andrew B. Kahng", "Sudhakar Muddu", "Alessandro Pinto", "Kambiz Samadi", "Puneet Sharma"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2014772", "OA papers": [{"PaperId": "https://openalex.org/W2007066032", "PaperTitle": "Accurate Predictive Interconnect Modeling for System-Level Design", "Year": 2010, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Columbia University": 1.0, "University of California, San Diego": 2.0, "Advanced Micro Devices (United States)": 1.0, "University of California, Berkeley": 1.0, "Freescale Semicond., Austin, TX, USA": 1.0}, "Authors": ["Luca P. Carloni", "Andrew B. Kahng", "Sudhakar Muddu", "Antonio Pinto", "Kambiz Samadi", "Pushp Sharma"]}]}, {"DBLP title": "An Approach for Adaptive DRAM Temperature and Power Management.", "DBLP authors": ["Song Liu", "Yu Zhang", "Seda Ogrenci Memik", "Gokhan Memik"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2014842", "OA papers": [{"PaperId": "https://openalex.org/W2085748534", "PaperTitle": "An Approach for Adaptive DRAM Temperature and Power Management", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"[Dept. of Electr. Eng. and Comput. Sci., Northwestern Univ., Evanston, IL, USA]": 4.0}, "Authors": ["Song Liu", "Yu Zhang", "Gokhan Memik", "Gokhan Memik"]}]}, {"DBLP title": "Unified Logical Effort - A Method for Delay Evaluation and Minimization in Logic Paths With RC Interconnect.", "DBLP authors": ["Arkadiy Morgenshtein", "Eby G. Friedman", "Ran Ginosar", "Avinoam Kolodny"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2014239", "OA papers": [{"PaperId": "https://openalex.org/W2109288479", "PaperTitle": "Unified Logical Effort\u2014A Method for Delay Evaluation and Minimization in Logic Paths With $RC$ Interconnect", "Year": 2010, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Technion \u2013 Israel Institute of Technology": 2.333333333333333, "Israel Electric (Israel)": 0.3333333333333333, "Intel (Israel)": 0.3333333333333333, "University of Rochester": 1.0}, "Authors": ["Arkadiy Morgenshtein", "Eby G. Friedman", "Ran Ginosar", "Avinoam Kolodny"]}]}, {"DBLP title": "Understanding the Effect of Process Variations on the Delay of Static and Domino Logic.", "DBLP authors": ["Massimo Alioto", "Gaetano Palumbo", "Melita Pennisi"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2015455", "OA papers": [{"PaperId": "https://openalex.org/W2138724413", "PaperTitle": "Understanding the Effect of Process Variations on the Delay of Static and Domino Logic", "Year": 2010, "CitationCount": 171, "EstimatedCitation": 171, "Affiliations": {"University of Siena": 1.0, "University of Catania": 2.0}, "Authors": ["Massimo Alioto", "Gaetano Palumbo", "M. Pennisi"]}]}, {"DBLP title": "A General Power Model of Differential Power Analysis Attacks to Static Logic Circuits.", "DBLP authors": ["Massimo Alioto", "Massimo Poli", "Santina Rocchi"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2015327", "OA papers": [{"PaperId": "https://openalex.org/W2160641164", "PaperTitle": "A General Power Model of Differential Power Analysis Attacks to Static Logic Circuits", "Year": 2008, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"University of Siena": 3.0}, "Authors": ["Massimo Alioto", "M. Poli", "Santina Rocchi"]}]}, {"DBLP title": "A Mesh-Structured Scalable IPsec Processor.", "DBLP authors": ["Mao-Yin Wang", "Cheng-Wen Wu"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2016102", "OA papers": [{"PaperId": "https://openalex.org/W2096155271", "PaperTitle": "A Mesh-Structured Scalable IPsec Processor", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"National Tsing Hua University": 2.0}, "Authors": ["Maoyin Wang", "Cheng-Wen Wu"]}]}, {"DBLP title": "A Reverse-Encoding-Based On-Chip Bus Tracer for Efficient Circular-Buffer Utilization.", "DBLP authors": ["Fu-Ching Yang", "Cheng-Lung Chiang", "Ing-Jer Huang"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2014872", "OA papers": [{"PaperId": "https://openalex.org/W2163289071", "PaperTitle": "A Reverse-Encoding-Based On-Chip Bus Tracer for Efficient Circular-Buffer Utilization", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"National Sun Yat-sen University": 3.0}, "Authors": ["Fu-Ching Yang", "Cheng-Lung Chiang", "Ing-Jer Huang"]}]}, {"DBLP title": "Resource Based Optimization for Simultaneous Shield and Repeater Insertion.", "DBLP authors": ["Renatas Jakushokas", "Eby G. Friedman"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2015950", "OA papers": [{"PaperId": "https://openalex.org/W2106542081", "PaperTitle": "Resource Based Optimization for Simultaneous Shield and Repeater Insertion", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Rochester": 2.0}, "Authors": ["Renatas Jakushokas", "Eby G. Friedman"]}]}, {"DBLP title": "A Low-Area Multi-Link Interconnect Architecture for GALS Chip Multiprocessors.", "DBLP authors": ["Zhiyi Yu", "Bevan M. Baas"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2017912", "OA papers": [{"PaperId": "https://openalex.org/W2098544339", "PaperTitle": "A Low-Area Multi-Link Interconnect Architecture for GALS Chip Multiprocessors", "Year": 2010, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Shanghai Fudan Microelectronics (China)": 0.5, "Fudan University": 0.5, "University of California, Davis": 1.0}, "Authors": ["Zhiyi Yu", "Bevan M. Baas"]}]}, {"DBLP title": "A Discussion on SRAM Circuit Design Trend in Deeper Nanometer-Scale Technologies.", "DBLP authors": ["Hiroyuki Yamauchi"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2016205", "OA papers": [{"PaperId": "https://openalex.org/W2155462892", "PaperTitle": "A Discussion on SRAM Circuit Design Trend in Deeper Nanometer-Scale Technologies", "Year": 2010, "CitationCount": 74, "EstimatedCitation": 74, "Affiliations": {"Fukuoka Institute of Technology": 1.0}, "Authors": ["Hiroyuki Yamauchi"]}]}, {"DBLP title": "Gate-Level Redundancy: A New Design-for-Reliability Paradigm for Nanotechnologies.", "DBLP authors": ["Ali Namazi", "Mehrdad Nourani"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2016206", "OA papers": [{"PaperId": "https://openalex.org/W2171478428", "PaperTitle": "Gate-Level Redundancy: A New Design-for-Reliability Paradigm for Nanotechnologies", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"The University of Texas at Dallas": 2.0}, "Authors": ["A. Namazi", "Mehrdad Nourani"]}]}, {"DBLP title": "Dynamic Bit-Width Adaptation in DCT: An Approach to Trade Off Image Quality and Computation Energy.", "DBLP authors": ["Jongsun Park", "Jung Hwan Choi", "Kaushik Roy"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2016839", "OA papers": [{"PaperId": "https://openalex.org/W2113592437", "PaperTitle": "Dynamic Bit-Width Adaptation in DCT: An Approach to Trade Off Image Quality and Computation Energy", "Year": 2010, "CitationCount": 82, "EstimatedCitation": 82, "Affiliations": {"Korea University": 1.0, "Samsung (South Korea)": 1.0, "Purdue University West Lafayette": 1.0}, "Authors": ["Jongsun Park", "Jung Choi", "Kaushik Roy"]}]}, {"DBLP title": "Design Space Exploration of Hard-Decision Viterbi Decoding: Algorithm and VLSI Implementation.", "DBLP authors": ["Irfan Habib", "\u00d6zg\u00fcn Paker", "Sergei Sawitzki"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2017024", "OA papers": [{"PaperId": "https://openalex.org/W2167704123", "PaperTitle": "Design Space Exploration of Hard-Decision Viterbi Decoding: Algorithm and VLSI Implementation", "Year": 2010, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"NXP (Netherlands)": 1.0, "Ericsson (Netherlands)": 1.0, "University of Applied Sciences Wedel": 1.0}, "Authors": ["Irfan Habib", "\u00d6zg\u00fcn Paker", "Sergei Sawitzki"]}]}, {"DBLP title": "An Efficient 4-D 8PSK TCM Decoder Architecture.", "DBLP authors": ["Jinjin He", "Zhongfeng Wang", "Huaping Liu"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2015325", "OA papers": [{"PaperId": "https://openalex.org/W2159904694", "PaperTitle": "An Efficient 4-D 8PSK TCM Decoder Architecture", "Year": 2010, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Oregon State University": 2.0, "Broadcom \u00ae Corporation, Irvine, CA, USA": 1.0}, "Authors": ["Jinjin He", "Zhongfeng Wang", "Huping Liu"]}]}, {"DBLP title": "Implementation of a Self-Motivated Arbitration Scheme for the Multilayer AHB Busmatrix.", "DBLP authors": ["Soo Yun Hwang", "Dong-Soo Kang", "Hyeong Jun Park", "Kyoung Son Jhang"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2015665", "OA papers": [{"PaperId": "https://openalex.org/W2104320822", "PaperTitle": "Implementation of a Self-Motivated Arbitration Scheme for the Multilayer AHB Busmatrix", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Electronics and Telecommunications Research Institute": 2.0, "Chungnam National University": 2.0}, "Authors": ["Soo Min Hwang", "Dongsoo Kang", "Hyeongjun Park", "Kyoung-Son Jhang"]}]}, {"DBLP title": "Interframe Bus Encoding Technique and Architecture for MPEG-4 AVC/H.264 Video Compression.", "DBLP authors": ["Asral Bahari", "Tughrul Arslan", "Ahmet T. Erdogan"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2015324", "OA papers": [{"PaperId": "https://openalex.org/W2156924658", "PaperTitle": "Interframe Bus Encoding Technique and Architecture for MPEG-4 AVC/H.264 Video Compression", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Universiti Malaysia Perlis": 1.0, "University of Edinburgh": 2.0}, "Authors": ["Asral Bahari", "Tughrul Arslan", "Ahmet T. Erdogan"]}]}, {"DBLP title": "Power Estimation of Embedded Multiplier Blocks in FPGAs.", "DBLP authors": ["Ruzica Jevtic", "Carlos Carreras"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2015326", "OA papers": [{"PaperId": "https://openalex.org/W2108677147", "PaperTitle": "Power Estimation of Embedded Multiplier Blocks in FPGAs", "Year": 2010, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Technical University of Madrid": 2.0}, "Authors": ["Ruzica Jevtic", "Carlos Carreras"]}]}, {"DBLP title": "A Multibank Memory-Based VLSI Architecture of DVB Symbol Deinterleaver.", "DBLP authors": ["Yun-Nan Chang"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2015456", "OA papers": [{"PaperId": "https://openalex.org/W2127523095", "PaperTitle": "A Multibank Memory-Based VLSI Architecture of DVB Symbol Deinterleaver", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Sun Yat-sen University": 1.0}, "Authors": ["Yun-Nan Chang"]}]}, {"DBLP title": "VLSI Implementation of BCH Error Correction for Multilevel Cell NAND Flash Memory.", "DBLP authors": ["Hyojin Choi", "Wei Liu", "Wonyong Sung"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2015666", "OA papers": [{"PaperId": "https://openalex.org/W2109190450", "PaperTitle": "VLSI Implementation of BCH Error Correction for Multilevel Cell NAND Flash Memory", "Year": 2010, "CitationCount": 78, "EstimatedCitation": 78, "Affiliations": {"Seoul National University": 2.5, "Samsung (South Korea)": 0.5}, "Authors": ["Hyojin Choi", "Wei Liu", "Wonyong Sung"]}]}, {"DBLP title": "Low Complexity Digit Serial Systolic Montgomery Multipliers for Special Class of GF(2m).", "DBLP authors": ["Somsubhra Talapatra", "Hafizur Rahaman", "Jimson Mathew"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2016753", "OA papers": [{"PaperId": "https://openalex.org/W2136921119", "PaperTitle": "Low Complexity Digit Serial Systolic Montgomery Multipliers for Special Class of ${\\rm GF}(2^{m})$", "Year": 2010, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {"Indian Institute of Engineering Science and Technology, Shibpur": 2.0, "University of Bristol": 1.0}, "Authors": ["Somsubhra Talapatra", "Hafizur Rahaman", "Jimson Mathew"]}]}, {"DBLP title": "Low-Power Multimedia System Design by Aggressive Voltage Scaling.", "DBLP authors": ["Fadi J. Kurdahi", "Ahmed M. Eltawil", "Kang Yi", "Stanley Cheng", "Amin Khajeh"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2016665", "OA papers": [{"PaperId": "https://openalex.org/W2098404312", "PaperTitle": "Low-Power Multimedia System Design by Aggressive Voltage Scaling", "Year": 2010, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"Irvine University": 2.0, "University of California, Irvine": 2.0, "Handong Global University": 1.0}, "Authors": ["Fadi J. Kurdahi", "Ahmed M. Eltawil", "Kang Yi", "Stanley Cheng", "Amin Khajeh"]}]}, {"DBLP title": "CMOS Bandgap References With Self-Biased Symmetrically Matched Current-Voltage Mirror and Extension of Sub-1-V Design.", "DBLP authors": ["Yat-Hei Lam", "Wing-Hung Ki"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2016204", "OA papers": [{"PaperId": "https://openalex.org/W2140755946", "PaperTitle": "CMOS Bandgap References With Self-Biased Symmetrically Matched Current\u2013Voltage Mirror and Extension of Sub-1-V Design", "Year": 2010, "CitationCount": 61, "EstimatedCitation": 61, "Affiliations": {"Hong Kong University of Science and Technology": 2.0}, "Authors": ["Yat-Hei Lam", "Wing-Hung Ki"]}]}, {"DBLP title": "A Memory-Efficient and Highly Parallel Architecture for Variable Block Size Integer Motion Estimation in H.264/AVC.", "DBLP authors": ["Chao-Yang Kao", "Youn-Long Lin"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2017122", "OA papers": [{"PaperId": "https://openalex.org/W2116194281", "PaperTitle": "A Memory-Efficient and Highly Parallel Architecture for Variable Block Size Integer Motion Estimation in H.264/AVC", "Year": 2010, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"National Tsing Hua University": 2.0}, "Authors": ["Chao-Yang Kao", "Youn-Long Lin"]}]}, {"DBLP title": "Design of a Scalable and Programmable Sound Synthesizer.", "DBLP authors": ["Tae-Hwan Kim", "Youngjoo Lee", "In-Cheol Park"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2017197", "OA papers": [{"PaperId": "https://openalex.org/W2153650301", "PaperTitle": "Design of a Scalable and Programmable Sound Synthesizer", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Korea Advanced Institute of Science and Technology": 3.0}, "Authors": ["Tae-Hwan Kim", "Young-Joo Lee", "In-Cheol Park"]}]}, {"DBLP title": "SRAM Read/Write Margin Enhancements Using FinFETs.", "DBLP authors": ["Andrew Carlson", "Zheng Guo", "Sriram Balasubramanian", "Radu Zlatanovici", "Tsu-Jae King Liu", "Borivoje Nikolic"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2019279", "OA papers": [{"PaperId": "https://openalex.org/W2161637772", "PaperTitle": "SRAM Read/Write Margin Enhancements Using FinFETs", "Year": 2010, "CitationCount": 61, "EstimatedCitation": 61, "Affiliations": {"University of California, Berkeley": 6.0}, "Authors": ["Andrew P. Carlson", "Maria Fiorenza Caboni", "Sriram Balasubramanian", "Radu Zlatanovici", "Tiehui Liu", "Borivoje Nikolic"]}]}, {"DBLP title": "Detailed Characterization of Transceiver Parameters Through Loop-Back-Based BiST.", "DBLP authors": ["Erdem Serkan Erdogan", "Sule Ozev"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2017542", "OA papers": [{"PaperId": "https://openalex.org/W2141190432", "PaperTitle": "Detailed Characterization of Transceiver Parameters Through Loop-Back-Based BiST", "Year": 2010, "CitationCount": 48, "EstimatedCitation": 48, "Affiliations": {"Duke University": 1.0}, "Authors": ["Erdem Serkan Erdogan", "Sule Ozev"]}]}, {"DBLP title": "Testing Comparison and Delay Faults of TCAMs With Asymmetric Cells.", "DBLP authors": ["Jin-Fu Li"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2017903", "OA papers": [{"PaperId": "https://openalex.org/W2169747615", "PaperTitle": "Testing Comparison and Delay Faults of TCAMs With Asymmetric Cells", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"National Central University": 1.0}, "Authors": ["Jin-Fu Li"]}]}, {"DBLP title": "ReBISR: A Reconfigurable Built-In Self-Repair Scheme for Random Access Memories in SOCs.", "DBLP authors": ["Tsu-Wei Tseng", "Jin-Fu Li", "Chih-Chiang Hsu"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2017906", "OA papers": [{"PaperId": "https://openalex.org/W2116273964", "PaperTitle": "ReBISR: A Reconfigurable Built-In Self-Repair Scheme for Random Access Memories in SOCs", "Year": 2010, "CitationCount": 47, "EstimatedCitation": 47, "Affiliations": {"National Central University": 2.0, "Faraday Technology (Taiwan)": 1.0}, "Authors": ["Tsu-Wei Tseng", "Jin-Fu Li", "Chih-Chiang Hsu"]}]}, {"DBLP title": "Built-in Loopback Test for IC RF Transceivers.", "DBLP authors": ["Jerzy J. Dabrowski", "Rashad Ramzan"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2019085", "OA papers": [{"PaperId": "https://openalex.org/W1597918288", "PaperTitle": "Built-in Loopback Test for IC RF Transceivers", "Year": 2010, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Link\u00f6ping University": 2.0}, "Authors": ["Jerzy Dabrowski", "Rashad Ramzan"]}]}, {"DBLP title": "An On-Chip NBTI Sensor for Measuring pMOS Threshold Voltage Degradation.", "DBLP authors": ["John Keane", "Tony Tae-Hyoung Kim", "Chris H. Kim"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2017751", "OA papers": [{"PaperId": "https://openalex.org/W2102913295", "PaperTitle": "An On-Chip NBTI Sensor for Measuring pMOS Threshold Voltage Degradation", "Year": 2010, "CitationCount": 69, "EstimatedCitation": 69, "Affiliations": {"University of Minnesota": 3.0}, "Authors": ["John A. Keane", "Tae-Hyoung Kim", "Chris H. Kim"]}]}, {"DBLP title": "Bandwidth Adaptive Hardware Architecture of K-Means Clustering for Video Analysis.", "DBLP authors": ["Tse-Wei Chen", "Shao-Yi Chien"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2017543", "OA papers": [{"PaperId": "https://openalex.org/W2072131729", "PaperTitle": "Bandwidth Adaptive Hardware Architecture of K-Means Clustering for Video Analysis", "Year": 2010, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"National Taiwan University": 2.0}, "Authors": ["Tse-Wei Chen", "Shao-Yi Chien"]}]}, {"DBLP title": "A 3-D Cache With Ultra-Wide Data Bus for 3-D Processor-Memory Integration.", "DBLP authors": ["Aamir Zia", "Philip Jacob", "Jin Woo Kim", "Michael Chu", "Russell P. Kraft", "John F. McDonald"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2017750", "OA papers": [{"PaperId": "https://openalex.org/W2159217072", "PaperTitle": "A 3-D Cache With Ultra-Wide Data Bus for 3-D Processor-Memory Integration", "Year": 2010, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Rensselaer Polytechnic Institute": 6.0}, "Authors": ["Aamir Zia", "Philip E. Jacob", "Jin-Soo Kim", "Michael W.A. Chu", "Russell P. Kraft", "John F. McDonald"]}]}, {"DBLP title": "Parallel Interleavers Through Optimized Memory Address Remapping.", "DBLP authors": ["Jing-Ling Yang"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2019076", "OA papers": [{"PaperId": "https://openalex.org/W2112098434", "PaperTitle": "Parallel Interleavers Through Optimized Memory Address Remapping", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Dept. of Electr. & Electron. Eng., Univ. of Hong Kong, Hong Kong, , China": 1.0}, "Authors": ["Jingling Yang"]}]}, {"DBLP title": "Reducing Functional Unit Power Consumption and its Variation Using Leakage Sensors.", "DBLP authors": ["Aviral Shrivastava", "Deepa Kannan", "Sarvesh Bhardwaj", "Sarma B. K. Vrudhula"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2019082", "OA papers": [{"PaperId": "https://openalex.org/W2125219129", "PaperTitle": "Reducing Functional Unit Power Consumption and its Variation Using Leakage Sensors", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Arizona State University": 3.0, "Design Compiler Group, Synopsys Inc., Mountain View, CA, USA": 1.0}, "Authors": ["Aviral Shrivastava", "Deepa Kannan", "Sarvesh Bhardwaj", "Sarma Vrudhula"]}]}, {"DBLP title": "RF Specification Test Compaction Using Learning Machines.", "DBLP authors": ["Haralampos-G. D. Stratigopoulos", "Petros Drineas", "Mustapha Slamani", "Yiorgos Makris"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2017196", "OA papers": [{"PaperId": "https://openalex.org/W2136522087", "PaperTitle": "RF Specification Test Compaction Using Learning Machines", "Year": 2010, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {}, "Authors": ["Haralampos-G. Stratigopoulos", "Petros Drineas", "Mustapha Slamani", "Yiorgos Makris"]}]}, {"DBLP title": "Pattern Sensitive Placement Perturbation for Manufacturability.", "DBLP authors": ["Shiyan Hu", "Patrik Shah", "Jiang Hu"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2017268", "OA papers": [{"PaperId": "https://openalex.org/W2103632023", "PaperTitle": "Pattern Sensitive Placement Perturbation for Manufacturability", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Michigan Technological University": 1.0, "Texas A&M University": 2.0}, "Authors": ["Shiyan Hu", "Pratik Shah", "Jiang Hu"]}]}, {"DBLP title": "Timing-Based Placement Considering Uncertainty Due to Process Variations.", "DBLP authors": ["Venkataraman Mahalingam", "N. Ranganathan"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2017540", "OA papers": [{"PaperId": "https://openalex.org/W2106581821", "PaperTitle": "Timing-Based Placement Considering Uncertainty Due to Process Variations", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of South Florida": 2.0}, "Authors": ["V. Mahalingam", "Nagarajan Ranganathan"]}]}, {"DBLP title": "Identification of Delay Measurable PDFs Using Linear Dependency Relationships.", "DBLP authors": ["Edward Flanigan", "Spyros Tragoudas"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2017541", "OA papers": [{"PaperId": "https://openalex.org/W2099769670", "PaperTitle": "Identification of Delay Measurable PDFs Using Linear Dependency Relationships", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Southern Illinois University Carbondale": 2.0}, "Authors": ["E. Flanigan", "Spyros Tragoudas"]}]}, {"DBLP title": "Throughput Optimization for Area-Constrained Links With Crosstalk Avoidance Methods.", "DBLP authors": ["Basel Halak", "Alexandre Yakovlev"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2017915", "OA papers": [{"PaperId": "https://openalex.org/W2133734948", "PaperTitle": "Throughput Optimization for Area-Constrained Links With Crosstalk Avoidance Methods", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Newcastle University": 2.0}, "Authors": ["Basel Halak", "Alex Yakovlev"]}]}, {"DBLP title": "A Novel Architecture for Block Interleaving Algorithm in MB-OFDM Using Mixed Radix System.", "DBLP authors": ["Youngsun Han", "Peter Harliman", "Seon Wook Kim", "Jong-Kook Kim", "Chulwoo Kim"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2018091", "OA papers": [{"PaperId": "https://openalex.org/W2109415111", "PaperTitle": "A Novel Architecture for Block Interleaving Algorithm in MB-OFDM Using Mixed Radix System", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Korea University": 4.0, "LG Digital Media Co., Seoul, South Korea": 1.0}, "Authors": ["Youngsun Han", "Peter Harliman", "Seon Jeong Kim", "Joongheon Kim", "Chulwoo Kim"]}]}, {"DBLP title": "Discrete Buffer and Wire Sizing for Link-Based Non-Tree Clock Networks.", "DBLP authors": ["Rupak Samanta", "Jiang Hu", "Peng Li"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2019088", "OA papers": [{"PaperId": "https://openalex.org/W2121427769", "PaperTitle": "Discrete Buffer and Wire Sizing for Link-Based Non-Tree Clock Networks", "Year": 2010, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Intel (United States)": 1.0, "Texas A&M University": 2.0}, "Authors": ["Rupak Samanta", "Jiang Hu", "Peng Li"]}]}, {"DBLP title": "Low-Complexity All-Digital Sample Clock Dither for OFDM Timing Recovery.", "DBLP authors": ["You-Hsien Lin", "Terng-Yin Hsu"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2019079", "OA papers": [{"PaperId": "https://openalex.org/W2154399062", "PaperTitle": "Low-Complexity All-Digital Sample Clock Dither for OFDM Timing Recovery", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0}, "Authors": ["You-Hsien Lin", "Terng-Yin Hsu"]}]}, {"DBLP title": "An Adaptively Pipelined Mixed Synchronous-Asynchronous Digital FIR Filter Chip Operating at 1.3 Gigahertz.", "DBLP authors": ["Montek Singh", "Jos\u00e9 A. Tierno", "Alexander V. Rylyakov", "Sergey V. Rylov", "Steven M. Nowick"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2019660", "OA papers": [{"PaperId": "https://openalex.org/W2103457869", "PaperTitle": "An Adaptively Pipelined Mixed Synchronous-Asynchronous Digital FIR Filter Chip Operating at 1.3 Gigahertz", "Year": 2010, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of North Carolina at Chapel Hill": 1.0, "IBM Research - Thomas J. Watson Research Center": 3.0, "Columbia University": 1.0}, "Authors": ["Montek Singh", "Jose A. Tierno", "Alexander V. Rylyakov", "Sergey V. Rylov", "Steven M. Nowick"]}]}, {"DBLP title": "Complexity Analysis and Efficient Implementations of Bit Parallel Finite Field Multipliers Based on Karatsuba-Ofman Algorithm on FPGAs.", "DBLP authors": ["Gang Zhou", "Harald Michalik", "L\u00e1szl\u00f3 Hinsenkamp"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2020088", "OA papers": [{"PaperId": "https://openalex.org/W2108453186", "PaperTitle": "Complexity Analysis and Efficient Implementations of Bit Parallel Finite Field Multipliers Based on Karatsuba-Ofman Algorithm on FPGAs", "Year": 2010, "CitationCount": 47, "EstimatedCitation": 47, "Affiliations": {"Technische Universit\u00e4t Braunschweig": 2.0, "Digital Signalprocessing & Inf. Technol., Bremen, Germany": 1.0}, "Authors": ["Gang Zhou", "Harald Michalik", "L\u00e1szl\u00f3 Hinsenkamp"]}]}, {"DBLP title": "Adaptive and Deadlock-Free Tree-Based Multicast Routing for Networks-on-Chip.", "DBLP authors": ["Faizal Arya Samman", "Thomas Hollstein", "Manfred Glesner"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2019758", "OA papers": [{"PaperId": "https://openalex.org/W2102071889", "PaperTitle": "Adaptive and Deadlock-Free Tree-Based Multicast Routing for Networks-on-Chip", "Year": 2010, "CitationCount": 50, "EstimatedCitation": 50, "Affiliations": {"Technical University of Darmstadt": 3.0}, "Authors": ["Faizal Arya Samman", "Thomas Hollstein", "Manfred Glesner"]}]}, {"DBLP title": "X-Filling for Simultaneous Shift- and Capture-Power Reduction in At-Speed Scan-Based Testing.", "DBLP authors": ["Jia Li", "Qiang Xu", "Yu Hu", "Xiaowei Li"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2019980", "OA papers": [{"PaperId": "https://openalex.org/W2170530584", "PaperTitle": "X-Filling for Simultaneous Shift- and Capture-Power Reduction in At-Speed Scan-Based Testing", "Year": 2010, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Institute of Computing Technology": 3.0, "Chinese University of Hong Kong": 0.5, "China Academy of Space Technology": 0.5}, "Authors": ["Jia Li", "Qiang Xu", "Yu Hu", "Xiaowei Li"]}]}, {"DBLP title": "Asynchronous Data-Driven Circuit Synthesis.", "DBLP authors": ["Sam Taylor", "Doug A. Edwards", "Luis A. Plana", "Luis A. Tarazona"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2020168", "OA papers": [{"PaperId": "https://openalex.org/W2115523094", "PaperTitle": "Asynchronous Data-Driven Circuit Synthesis", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Manchester": 4.0}, "Authors": ["Samuel J. Taylor", "Doug Edwards", "Luis A. Plana", "Luis A Tarazona D"]}]}, {"DBLP title": "Asynchronous Current Mode Serial Communication.", "DBLP authors": ["Rostislav (Reuven) Dobkin", "Michael Moyal", "Avinoam Kolodny", "Ran Ginosar"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2020859", "OA papers": [{"PaperId": "https://openalex.org/W2041317581", "PaperTitle": "Asynchronous Current Mode Serial Communication", "Year": 2010, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"Technion \u2013 Israel Institute of Technology": 3.0, "Israel Electric (Israel)": 0.5, "Intel (Israel)": 0.5}, "Authors": ["Rostislav (Reuven) Dobkin", "Michael Moyal", "Avinoam Kolodny", "Ran Ginosar"]}]}, {"DBLP title": "Transistor Variability Modeling and its Validation With Ring-Oscillation Frequencies for Body-Biased Subthreshold Circuits.", "DBLP authors": ["Hiroshi Fuketa", "Masanori Hashimoto", "Yukio Mitsuyama", "Takao Onoye"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2020594", "OA papers": [{"PaperId": "https://openalex.org/W2125453829", "PaperTitle": "Transistor Variability Modeling and its Validation With Ring-Oscillation Frequencies for Body-Biased Subthreshold Circuits", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Osaka University": 2.0, "Japan Science and Technology Agency": 2.0}, "Authors": ["Hiroshi Fuketa", "Masanori Hashimoto", "Yukio Mitsuyama", "Takao Onoye"]}]}, {"DBLP title": "An Antiharmonic, Programmable, DLL-Based Frequency Multiplier for Dynamic Frequency Scaling.", "DBLP authors": ["Sunghwa Ok", "Kyunghoon Chung", "Jabeom Koo", "Chulwoo Kim"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2019757", "OA papers": [{"PaperId": "https://openalex.org/W2108647531", "PaperTitle": "An Antiharmonic, Programmable, DLL-Based Frequency Multiplier for Dynamic Frequency Scaling", "Year": 2010, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Korea University": 4.0}, "Authors": ["Sunghwa Ok", "Kyung-hoon Chung", "Jabeom Koo", "Chulwoo Kim"]}]}, {"DBLP title": "On-Chip SOC Test Platform Design Based on IEEE 1500 Standard.", "DBLP authors": ["Kuen-Jong Lee", "Tong-Yu Hsieh", "Chin-Yao Chang", "Yu-Ting Hong", "Wen-Cheng Huang"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2019978", "OA papers": [{"PaperId": "https://openalex.org/W2107029536", "PaperTitle": "On-Chip SOC Test Platform Design Based on IEEE 1500 Standard", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"National Cheng Kung University": 5.0}, "Authors": ["Kuen-Jong Lee", "Tong-Yu Hsieh", "Ching-Yao Chang", "Yu-Ting Hong", "Wen Cheng Huang"]}]}, {"DBLP title": "New Architectural Design of CA-Based Codec.", "DBLP authors": ["Jaydeb Bhaumik", "Dipanwita Roy Chowdhury"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2020396", "OA papers": [{"PaperId": "https://openalex.org/W2101527038", "PaperTitle": "New Architectural Design of CA-Based Codec", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Indian Institute of Technology Kharagpur": 2.0}, "Authors": ["Jaydeb Bhaumik", "Dipanwita Roy Chowdhury"]}]}, {"DBLP title": "A High-Performance Unified-Field Reconfigurable Cryptographic Processor.", "DBLP authors": ["Jun-Hong Chen", "Ming-Der Shieh", "Wen-Ching Lin"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2020397", "OA papers": [{"PaperId": "https://openalex.org/W2059866937", "PaperTitle": "A High-Performance Unified-Field Reconfigurable Cryptographic Processor", "Year": 2010, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"National Cheng Kung University": 3.0}, "Authors": ["Junhong Chen", "Ming-Der Shieh", "Wen-Ching Lin"]}]}, {"DBLP title": "Time-Multiplexed Compressed Test of SOC Designs.", "DBLP authors": ["Adam B. Kinsman", "Nicola Nicolici"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2021602", "OA papers": [{"PaperId": "https://openalex.org/W2130177743", "PaperTitle": "Time-Multiplexed Compressed Test of SOC Designs", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"McMaster University": 2.0}, "Authors": ["Adam B. Kinsman", "Nicola Nicolici"]}]}, {"DBLP title": "Variation-Aware System-Level Power Analysis.", "DBLP authors": ["Saumya Chandra", "Kanishka Lahiri", "Anand Raghunathan", "Sujit Dey"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2021478", "OA papers": [{"PaperId": "https://openalex.org/W2087322972", "PaperTitle": "Variation-Aware System-Level Power Analysis", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of California, San Diego": 2.0, "Micro Devices, Bangalore, India": 1.0, "Purdue University West Lafayette": 1.0}, "Authors": ["Saumya Chandra", "K. Lahiri", "Anand Raghunathan", "Sujit Dey"]}]}, {"DBLP title": "An Energy Efficient Layered Decoding Architecture for LDPC Decoder.", "DBLP authors": ["Jie Jin", "Chi-Ying Tsui"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2021479", "OA papers": [{"PaperId": "https://openalex.org/W2149134102", "PaperTitle": "An Energy Efficient Layered Decoding Architecture for LDPC Decoder", "Year": 2010, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Hong Kong University of Science and Technology": 2.0}, "Authors": ["Jie Jin", "Chi-Ying Tsui"]}]}, {"DBLP title": "C-Pack: A High-Performance Microprocessor Cache Compression Algorithm.", "DBLP authors": ["Xi Chen", "Lei Yang", "Robert P. Dick", "Li Shang", "Haris Lekatsas"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2020989", "OA papers": [{"PaperId": "https://openalex.org/W2114668191", "PaperTitle": "C-Pack: A High-Performance Microprocessor Cache Compression Algorithm", "Year": 2010, "CitationCount": 119, "EstimatedCitation": 119, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0, "Google (United States)": 1.0, "University of Colorado Boulder": 1.0, "Mistras Group (United States)": 1.0}, "Authors": ["Xi Chen", "Lei Yang", "Robert P. Dick", "Li Shang", "Haris Lekatsas"]}]}, {"DBLP title": "A Scalable Circuit-Architecture Co-Design to Improve Memory Yield for High-Performance Processors.", "DBLP authors": ["Patrick Ndai", "Ashish Goel", "Kaushik Roy"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2022628", "OA papers": [{"PaperId": "https://openalex.org/W2144897439", "PaperTitle": "A Scalable Circuit-Architecture Co-Design to Improve Memory Yield for High-Performance Processors", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Purdue University West Lafayette": 3.0}, "Authors": ["Patrick Ndai", "Ashish Goel", "Kaushik Roy"]}]}, {"DBLP title": "On Reducing Test Power and Test Volume by Selective Pattern Compression Schemes.", "DBLP authors": ["Chia-Yi Lin", "Hsiu-Chuan Lin", "Hung-Ming Chen"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2021061", "OA papers": [{"PaperId": "https://openalex.org/W2153902080", "PaperTitle": "On Reducing Test Power and Test Volume by Selective Pattern Compression Schemes", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0}, "Authors": ["Chia-Yi Lin", "Hsiu-Chuan Lin", "Hung-Ming Chen"]}]}, {"DBLP title": "Design of Low-Power High-Speed Truncation-Error-Tolerant Adder and Its Application in Digital Signal Processing.", "DBLP authors": ["Ning Zhu", "Wang Ling Goh", "Weija Zhang", "Kiat Seng Yeo", "Zhi-Hui Kong"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2020591", "OA papers": [{"PaperId": "https://openalex.org/W2126044301", "PaperTitle": "Design of Low-Power High-Speed Truncation-Error-Tolerant Adder and Its Application in Digital Signal Processing", "Year": 2010, "CitationCount": 246, "EstimatedCitation": 246, "Affiliations": {"Nanyang Technological University": 5.0}, "Authors": ["Ning Zhu", "Wang Ling Goh", "Weija Zhang", "Kiat Seng Yeo", "Zhi Hui Kong"]}]}, {"DBLP title": "Robust Fault Models Where Undetectable Faults Imply Logic Redundancy.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2020592", "OA papers": [{"PaperId": "https://openalex.org/W2128854813", "PaperTitle": "Robust Fault Models Where Undetectable Faults Imply Logic Redundancy", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Purdue University West Lafayette": 1.0, "University of Iowa": 1.0}, "Authors": ["Irith Pomeranz", "Sudhakar M. Reddy"]}]}, {"DBLP title": "Concurrent Error Detection in Bit-Serial Normal Basis Multiplication Over GF(2m) Using Multiple Parity Prediction Schemes.", "DBLP authors": ["Chiou-Yng Lee", "Pramod Kumar Meher", "Jagdish Chandra Patra"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2020593", "OA papers": [{"PaperId": "https://openalex.org/W2151988775", "PaperTitle": "Concurrent Error Detection in Bit-Serial Normal Basis Multiplication Over ${\\rm GF}(2^{m})$ Using Multiple Parity Prediction Schemes", "Year": 2010, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Lunghwa University of Science and Technology": 1.0, "Institute for Infocomm Research": 1.0, "Nanyang Technological University": 1.0}, "Authors": ["Chiou-Yng Lee", "Pramod Kumar Meher", "Jagdish C. Patra"]}]}, {"DBLP title": "Modeling and Experimental Verification of Misalignment Tolerance in Inductive-Coupling Inter-Chip Link for Low-Power 3-D System Integration.", "DBLP authors": ["Kiichi Niitsu", "Yoshinori Kohama", "Yasufumi Sugimori", "Kazutaka Kasuga", "Kenichi Osada", "Naohiko Irie", "Hiroki Ishikuro", "Tadahiro Kuroda"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2020724", "OA papers": [{"PaperId": "https://openalex.org/W2115663172", "PaperTitle": "Modeling and Experimental Verification of Misalignment Tolerance in Inductive-Coupling Inter-Chip Link for Low-Power 3-D System Integration", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Keio University": 6.0, "Hitachi (Japan)": 2.0}, "Authors": ["Kiichi Niitsu", "Yoshinori Kohama", "Yasufumi Sugimori", "Kazutaka Kasuga", "Kenichi Osada", "Naohiko Irie", "Hiroki Ishikuro", "Tadahiro Kuroda"]}]}, {"DBLP title": "On the Power Management of Simultaneous Multithreading Processors.", "DBLP authors": ["Ahmed Youssef", "Mohamed Zahran", "Mohab Anis", "Mohamed I. Elmasry"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2020727", "OA papers": [{"PaperId": "https://openalex.org/W2039018000", "PaperTitle": "On the Power Management of Simultaneous Multithreading Processors", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Waterloo": 3.0, "City University of New York": 1.0}, "Authors": ["Ahmed M. Youssef", "Mohamed Zahran", "Mohab Anis", "Mohamed I. Elmasry"]}]}, {"DBLP title": "Register File Partitioning and Compiler Support for Reducing Embedded Processor Power Consumption.", "DBLP authors": ["Xuan Guan", "Yunsi Fei"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2020860", "OA papers": [{"PaperId": "https://openalex.org/W2113720578", "PaperTitle": "Register File Partitioning and Compiler Support for Reducing Embedded Processor Power Consumption", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Connecticut": 2.0}, "Authors": ["Xuan Guan", "Yunsi Fei"]}]}, {"DBLP title": "An Adaptive Algorithm for Single-Electron Device and Circuit Simulation.", "DBLP authors": ["Nicholas Allec", "Robert G. Knobel", "Li Shang"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2020988", "OA papers": [{"PaperId": "https://openalex.org/W2168734475", "PaperTitle": "An Adaptive Algorithm for Single-Electron Device and Circuit Simulation", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Waterloo": 0.5, "Queen's University": 1.5, "University of Colorado Boulder": 1.0}, "Authors": ["Nicholas Allec", "Robert G. Knobel", "Li Shang"]}]}, {"DBLP title": "Low-Cost and Energy-Efficient Distributed Synchronization for Embedded Multiprocessors.", "DBLP authors": ["Chenjie Yu", "Peter Petrov"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2022361", "OA papers": [{"PaperId": "https://openalex.org/W2107716502", "PaperTitle": "Low-Cost and Energy-Efficient Distributed Synchronization for Embedded Multiprocessors", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Maryland, College Park": 2.0}, "Authors": ["Chenjie Yu", "Peter K. Petrov"]}]}, {"DBLP title": "Construction of SEU Tolerant Flip-Flops Allowing Enhanced Scan Delay Fault Testing.", "DBLP authors": ["Kazuteru Namba", "Takashi Ikeda", "Hideo Ito"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2022083", "OA papers": [{"PaperId": "https://openalex.org/W2134239437", "PaperTitle": "Construction of SEU Tolerant Flip-Flops Allowing Enhanced Scan Delay Fault Testing", "Year": 2010, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Chiba University": 3.0}, "Authors": ["Keiichi Namba", "Tokihiro Ikeda", "Hiroshi Ito"]}]}, {"DBLP title": "Test Data Compression Using Efficient Bitmask and Dictionary Selection Methods.", "DBLP authors": ["Kanad Basu", "Prabhat Mishra"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2024116", "OA papers": [{"PaperId": "https://openalex.org/W2106186395", "PaperTitle": "Test Data Compression Using Efficient Bitmask and Dictionary Selection Methods", "Year": 2010, "CitationCount": 56, "EstimatedCitation": 56, "Affiliations": {"University of Florida": 2.0}, "Authors": ["Kanad Basu", "Prabhat Mishra"]}]}, {"DBLP title": "Control for Power Gating of Wires.", "DBLP authors": ["Kris Heyrman", "Antonis Papanikolaou", "Francky Catthoor", "Peter Veelaert", "Wilfried Philips"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2022269", "OA papers": [{"PaperId": "https://openalex.org/W2130937434", "PaperTitle": "Control for Power Gating of Wires", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University College Ghent": 2.0, "Imec": 2.0, "Ghent University": 1.0}, "Authors": ["Kris Heyrman", "Apostolos Papanikolaou", "Francky Catthoor", "Peter Veelaert", "Wilfried Philips"]}]}, {"DBLP title": "Voltage Scalable High-Speed Robust Hybrid Arithmetic Units Using Adaptive Clocking.", "DBLP authors": ["Swaroop Ghosh", "Debabrata Mohapatra", "Georgios Karakonstantis", "Kaushik Roy"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2022531", "OA papers": [{"PaperId": "https://openalex.org/W2112870827", "PaperTitle": "Voltage Scalable High-Speed Robust Hybrid Arithmetic Units Using Adaptive Clocking", "Year": 2010, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"Purdue University West Lafayette": 3.0, "Intel (United States)": 1.0}, "Authors": ["Saranya Ghosh", "D. Mohapatra", "Georgios Karakonstantis", "Kaushik Roy"]}]}, {"DBLP title": "A Low-Power DSP for Wireless Communications.", "DBLP authors": ["Hyunseok Lee", "Chaitali Chakrabarti", "Trevor N. Mudge"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2023547", "OA papers": [{"PaperId": "https://openalex.org/W2122417110", "PaperTitle": "A Low-Power DSP for Wireless Communications", "Year": 2010, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Kwangwoon University": 1.0, "Arizona State University": 1.0, "University of Michigan\u2013Ann Arbor": 1.0}, "Authors": ["Hyunseok Lee", "Chaitali Chakrabarti", "Trevor Mudge"]}]}, {"DBLP title": "SACTA: A Self-Adjusting Clock Tree Architecture for Adapting to Thermal-Induced Delay Variation.", "DBLP authors": ["Jieyi Long", "Ja Chun Ku", "Seda Ogrenci Memik", "Yehea I. Ismail"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2023992", "OA papers": [{"PaperId": "https://openalex.org/W2136006926", "PaperTitle": "SACTA: A Self-Adjusting Clock Tree Architecture for Adapting to Thermal-Induced Delay Variation", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Northwestern University": 4.0}, "Authors": ["Jieyi Long", "Ja Hyeon Ku", "Gokhan Memik", "Yehea Ismail"]}]}, {"DBLP title": "Principle Hessian Direction-Based Parameter Reduction for Interconnect Networks With Process Variation.", "DBLP authors": ["Alexander V. Mitev", "Michael M. Marefat", "Dongsheng Ma", "Janet Meiling Wang"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2024340", "OA papers": [{"PaperId": "https://openalex.org/W2078858297", "PaperTitle": "Principle Hessian Direction-Based Parameter Reduction for Interconnect Networks With Process Variation", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Arizona": 4.0}, "Authors": ["A. Mitev", "Michael M. Marefat", "Dongsheng Ma", "Jing Wang"]}]}, {"DBLP title": "Low Cost MIMO Testing for RF Integrated Circuits.", "DBLP authors": ["Erkan Acar", "Sule Ozev"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2024018", "OA papers": [{"PaperId": "https://openalex.org/W2130927165", "PaperTitle": "Low Cost MIMO Testing for RF Integrated Circuits", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Duke University": 1.0, "Arizona State University": 1.0}, "Authors": ["Emre Acar", "Sule Ozev"]}]}, {"DBLP title": "Switching Activity as a Test Compaction Heuristic for Transition Faults.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2022474", "OA papers": [{"PaperId": "https://openalex.org/W2095853358", "PaperTitle": "Switching Activity as a Test Compaction Heuristic for Transition Faults", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Purdue University West Lafayette": 1.0, "University of Iowa": 1.0}, "Authors": ["Irith Pomeranz", "Sudhakar M. Reddy"]}]}, {"DBLP title": "Reliability-Enhancement and Self-Repair Schemes for SRAMs With Static and Dynamic Faults.", "DBLP authors": ["Jin-Fu Li", "Tsu-Wei Tseng", "Chih-Sheng Hou"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2022363", "OA papers": [{"PaperId": "https://openalex.org/W2100312232", "PaperTitle": "Reliability-Enhancement and Self-Repair Schemes for SRAMs With Static and Dynamic Faults", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"National Central University": 3.0}, "Authors": ["Jin-Fu Li", "Tsu-Wei Tseng", "Chih-Sheng Hou"]}]}, {"DBLP title": "Test Generation in Systolic Architecture for Multiplication Over GF(2 m).", "DBLP authors": ["Hafizur Rahaman", "Jimson Mathew", "Dhiraj K. Pradhan"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2023381", "OA papers": [{"PaperId": "https://openalex.org/W2121514616", "PaperTitle": "Test Generation in Systolic Architecture for Multiplication Over $GF(2 ^{m})$", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Bristol": 3.0}, "Authors": ["Hafizur Rahaman", "Jimson Mathew", "Dhiraj K. Pradhan"]}]}, {"DBLP title": "A Generic Scalable Architecture for Min-Sum/Offset-Min-Sum Unit for Irregular/Regular LDPC Decoder.", "DBLP authors": ["Venkata K. Kidambi Srinivasan", "Chitranjan K. Singh", "Poras T. Balsara"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2023659", "OA papers": [{"PaperId": "https://openalex.org/W2140759933", "PaperTitle": "A Generic Scalable Architecture for Min-Sum/Offset-Min-Sum Unit for Irregular/Regular LDPC Decoder", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"The University of Texas at Dallas": 3.0}, "Authors": ["V K K Srinivasan", "C.K. Singh", "Poras T. Balsara"]}]}, {"DBLP title": "Evaluating Carbon Nanotube Global Interconnects for Chip Multiprocessor Applications.", "DBLP authors": ["Sudeep Pasricha", "Fadi J. Kurdahi", "Nikil D. Dutt"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2024118", "OA papers": [{"PaperId": "https://openalex.org/W2152059818", "PaperTitle": "Evaluating Carbon Nanotube Global Interconnects for Chip Multiprocessor Applications", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Colorado State University": 1.0, "University of California, Irvine": 2.0}, "Authors": ["Sudeep Pasricha", "Fadi J. Kurdahi", "Nikil Dutt"]}]}, {"DBLP title": "Fully CMOS-Compatible On-Chip Optical Clock Distribution and Recovery.", "DBLP authors": ["Charles Thangaraj", "Robert Pownall", "Phil Nikkel", "Guangwei Yuan", "Kevin L. Lear", "Tom Chen"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2024206", "OA papers": [{"PaperId": "https://openalex.org/W2156814729", "PaperTitle": "Fully CMOS-Compatible On-Chip Optical Clock Distribution and Recovery", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Colorado State University": 4.0, "Broadcom (United States)": 2.0}, "Authors": ["Charles Thangaraj", "R. Pownall", "Phil Nikkel", "Guangwei Yuan", "Kevin L. Lear", "Thomas M. Chen"]}]}, {"DBLP title": "Fast Analysis of a Large-Scale Inductive Interconnect by Block-Structure-Preserved Macromodeling.", "DBLP authors": ["Hao Yu", "Chunta Chu", "Yiyu Shi", "David Smart", "Lei He", "Sheldon X.-D. Tan"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2024343", "OA papers": [{"PaperId": "https://openalex.org/W2113773672", "PaperTitle": "Fast Analysis of a Large-Scale Inductive Interconnect by Block-Structure-Preserved Macromodeling", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Berkeley Design Autom., Santa Clara, CA, USA": 1.0, "Apache Design Solutions, San Jose, CA, USA": 1.0, "University of California, Los Angeles": 2.0, "Analog Devices (United States)": 1.0, "University of California, Riverside": 1.0}, "Authors": ["Hao Yu", "Chunta Chu", "Yiyu Shi", "Dave Smart", "Lei He", "Shao Min Tan"]}]}, {"DBLP title": "Improving Multi-Level NAND Flash Memory Storage Reliability Using Concatenated BCH-TCM Coding.", "DBLP authors": ["Shu Li", "Tong Zhang"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2024154", "OA papers": [{"PaperId": "https://openalex.org/W2199682189", "PaperTitle": "Improving Multi-Level NAND Flash Memory Storage Reliability Using Concatenated BCH-TCM Coding", "Year": 2010, "CitationCount": 53, "EstimatedCitation": 53, "Affiliations": {"Rensselaer Polytechnic Institute": 2.0}, "Authors": ["Shu Li", "Tong Zhang"]}]}, {"DBLP title": "Stochastic Networked Computation.", "DBLP authors": ["Girish Varatkar", "Shrikanth S. Narayanan", "Naresh R. Shanbhag", "Douglas L. Jones"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2024673", "OA papers": [{"PaperId": "https://openalex.org/W2034152738", "PaperTitle": "Stochastic Networked Computation", "Year": 2010, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"University of Illinois Urbana-Champaign": 4.0}, "Authors": ["G.V. Varatkar", "Sriram Narayanan", "Naresh R. Shanbhag", "Douglas L. Jones"]}]}, {"DBLP title": "A Fault-Tolerant Interconnect Mechanism for NMR Nanoarchitectures.", "DBLP authors": ["Ali Namazi", "Mehrdad Nourani", "M. Saquib"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2024779", "OA papers": [{"PaperId": "https://openalex.org/W2120719067", "PaperTitle": "A Fault-Tolerant Interconnect Mechanism for NMR Nanoarchitectures", "Year": 2010, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"The University of Texas at Dallas": 2.5, "Intelligent Automation (United States)": 0.5}, "Authors": ["A. Namazi", "Mehrdad Nourani", "Mohammad Saquib"]}]}, {"DBLP title": "An Area-Efficient and Low-Power Multirate Decoder for Quasi-Cyclic Low-Density Parity-Check Codes.", "DBLP authors": ["Bo Xiang", "Rui Shen", "An Pan", "Dan Bao", "Xiaoyang Zeng"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2025169", "OA papers": [{"PaperId": "https://openalex.org/W2099868119", "PaperTitle": "An Area-Efficient and Low-Power Multirate Decoder for Quasi-Cyclic Low-Density Parity-Check Codes", "Year": 2010, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Shanghai Fudan Microelectronics (China)": 2.5, "Fudan University": 2.5}, "Authors": ["Bo Xiang", "Rui Shen", "An Pan", "Dan Bao", "Xiaoyang Zeng"]}]}, {"DBLP title": "Process-Variation Resilient and Voltage-Scalable DCT Architecture for Robust Low-Power Computing.", "DBLP authors": ["Georgios Karakonstantis", "Nilanjan Banerjee", "Kaushik Roy"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2025279", "OA papers": [{"PaperId": "https://openalex.org/W2119982490", "PaperTitle": "Process-Variation Resilient and Voltage-Scalable DCT Architecture for Robust Low-Power Computing", "Year": 2010, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"Purdue University West Lafayette": 3.0}, "Authors": ["Georgios Karakonstantis", "Nilanjan Banerjee", "Kaushik Roy"]}]}, {"DBLP title": "Design Space Exploration for Efficient Resource Utilization in Coarse-Grained Reconfigurable Architecture.", "DBLP authors": ["Yoonjin Kim", "Rabi N. Mahapatra", "Kiyoung Choi"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2025280", "OA papers": [{"PaperId": "https://openalex.org/W2166613240", "PaperTitle": "Design Space Exploration for Efficient Resource Utilization in Coarse-Grained Reconfigurable Architecture", "Year": 2010, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Samsung (South Korea)": 1.0, "Texas A&M University": 1.0, "Seoul National University": 1.0}, "Authors": ["Yoonjin Kim", "Rabi N. Mahapatra", "Kiyoung Choi"]}]}, {"DBLP title": "Correlation-Based Rectangular Encoding.", "DBLP authors": ["Jinkyu Lee", "Nur A. Touba"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2025882", "OA papers": [{"PaperId": "https://openalex.org/W2009591720", "PaperTitle": "Correlation-Based Rectangular Encoding", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Intel (United States)": 1.0, "The University of Texas at Austin": 1.0}, "Authors": ["Jin-Kyu Lee", "Nur A. Touba"]}]}, {"DBLP title": "Variable-Latency Floating-Point Multipliers for Low-Power Applications.", "DBLP authors": ["Shiann-Rong Kuang", "Jiun-Ping Wang", "Hong-Yi Huang"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2025167", "OA papers": [{"PaperId": "https://openalex.org/W2141155482", "PaperTitle": "Variable-Latency Floating-Point Multipliers for Low-Power Applications", "Year": 2010, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"National Sun Yat-sen University": 3.0}, "Authors": ["Shiann-Rong Kuang", "Jiun-Ping Wang", "Hua-Yi Hong"]}]}, {"DBLP title": "Design and Implementation of a Sort-Free K-Best Sphere Decoder.", "DBLP authors": ["Sudip Mondal", "Ahmed M. Eltawil", "Chung-An Shen", "Khaled N. Salama"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2025168", "OA papers": [{"PaperId": "https://openalex.org/W2125526602", "PaperTitle": "Design and Implementation of a Sort-Free K-Best Sphere Decoder", "Year": 2010, "CitationCount": 65, "EstimatedCitation": 65, "Affiliations": {"Rensselaer Polytechnic Institute": 1.0, "University of California, Irvine": 2.0, "King Abdullah University of Science and Technology": 1.0}, "Authors": ["Sudip Kumar Mondal", "Ahmed M. Eltawil", "Chung-An Shen", "Khaled N. Salama"]}]}, {"DBLP title": "Enhancing the Performance of Symmetric-Key Cryptography via Instruction Set Extensions.", "DBLP authors": ["Sean O'Melia", "Adam J. Elbirt"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2025171", "OA papers": [{"PaperId": "https://openalex.org/W2145206281", "PaperTitle": "Enhancing the Performance of Symmetric-Key Cryptography via Instruction Set Extensions", "Year": 2010, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"MIT Lincoln Laboratory": 1.0, "Draper Laboratory": 1.0}, "Authors": ["Sean O'Melia", "A.J. Elbirt"]}]}, {"DBLP title": "Architectural Enhancement and System Software Support for Program Code Integrity Monitoring in Application-Specific Instruction-Set Processors.", "DBLP authors": ["Hai Lin", "Yunsi Fei", "Xuan Guan", "Zhijie Jerry Shi"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2025765", "OA papers": [{"PaperId": "https://openalex.org/W2163445432", "PaperTitle": "Architectural Enhancement and System Software Support for Program Code Integrity Monitoring in Application-Specific Instruction-Set Processors", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Connecticut": 4.0}, "Authors": ["Hai Lin", "Yunsi Fei", "Xuan Guan", "Zhaozhong Shi"]}]}, {"DBLP title": "Selection of a Fault Model for Fault Diagnosis Based on Unique Responses.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2025503", "OA papers": [{"PaperId": "https://openalex.org/W2087771111", "PaperTitle": "Selection of a Fault Model for Fault Diagnosis Based on Unique Responses", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Purdue University West Lafayette": 1.0, "University of Iowa": 1.0}, "Authors": ["Irith Pomeranz", "Sudhakar M. Reddy"]}]}, {"DBLP title": "A MIMO Decoder Accelerator for Next Generation Wireless Communications.", "DBLP authors": ["Karim Mohammed", "Babak Daneshrad"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2025590", "OA papers": [{"PaperId": "https://openalex.org/W2115116530", "PaperTitle": "A MIMO Decoder Accelerator for Next Generation Wireless Communications", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of California, Los Angeles": 2.0}, "Authors": ["Karim Mohammed", "Babak Daneshrad"]}]}, {"DBLP title": "Variational Capacitance Extraction and Modeling Based on Orthogonal Polynomial Method.", "DBLP authors": ["Ruijing Shen", "Sheldon X.-D. Tan", "Jian Cui", "Wenjian Yu", "Yici Cai", "Gengsheng Chen"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2025378", "OA papers": [{"PaperId": "https://openalex.org/W2143047587", "PaperTitle": "Variational Capacitance Extraction and Modeling Based on Orthogonal Polynomial Method", "Year": 2010, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of California, Riverside": 3.0, "Tsinghua University": 2.0, "Shanghai Fudan Microelectronics (China)": 0.5, "Fudan University": 0.5}, "Authors": ["Ruijing Shen", "Sheldon X.-D. Tan", "Jianzhong Cui", "Wenjian Yu", "Yici Cai", "Gengsheng Chen"]}]}, {"DBLP title": "A Novel Variation-Tolerant Keeper Architecture for High-Performance Low-Power Wide Fan-In Dynamic or Gates.", "DBLP authors": ["Hamed F. Dadgour", "Kaustav Banerjee"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2025591", "OA papers": [{"PaperId": "https://openalex.org/W2100115371", "PaperTitle": "A Novel Variation-Tolerant Keeper Architecture for High-Performance Low-Power Wide Fan-In Dynamic or Gates", "Year": 2010, "CitationCount": 64, "EstimatedCitation": 64, "Affiliations": {"University of California, Santa Barbara": 2.0}, "Authors": ["Hamed F. Dadgour", "Kaustav Banerjee"]}]}, {"DBLP title": "On Incremental Component Implementation Selection in System Synthesis.", "DBLP authors": ["Soheil Ghiasi"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2025764", "OA papers": [{"PaperId": "https://openalex.org/W2119113611", "PaperTitle": "On Incremental Component Implementation Selection in System Synthesis", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, Davis": 1.0}, "Authors": ["Soheil Ghiasi"]}]}, {"DBLP title": "Yield-Driven Near-Threshold SRAM Design.", "DBLP authors": ["Gregory K. Chen", "Dennis Sylvester", "David T. Blaauw", "Trevor N. Mudge"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2025766", "OA papers": [{"PaperId": "https://openalex.org/W2093108390", "PaperTitle": "Yield-Driven Near-Threshold SRAM Design", "Year": 2010, "CitationCount": 89, "EstimatedCitation": 89, "Affiliations": {"University of Michigan\u2013Ann Arbor": 4.0}, "Authors": ["Guo-Ming Chen", "Dennis Sylvester", "David Blaauw", "Trevor Mudge"]}]}, {"DBLP title": "Don't-Care Gating (DCG) TCAM Design Used in Network Routing Table.", "DBLP authors": ["Yen-Jen Chang"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2025951", "OA papers": [{"PaperId": "https://openalex.org/W2107595299", "PaperTitle": "Don't-Care Gating (DCG) TCAM Design Used in Network Routing Table", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Chung Hsing University": 1.0}, "Authors": ["Yen-Jen Chang"]}]}, {"DBLP title": "Temperature-Insensitive Dual- Vth Synthesis for Nanometer CMOS Technologies Under Inverse Temperature Dependence.", "DBLP authors": ["Andrea Calimera", "R. Iris Bahar", "Enrico Macii", "Massimo Poncino"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2025884", "OA papers": [{"PaperId": "https://openalex.org/W2147793529", "PaperTitle": "Temperature-Insensitive Dual-$V_{\\rm th}$ Synthesis for Nanometer CMOS Technologies Under Inverse Temperature Dependence", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Polytechnic University of Turin": 3.0, "Brown University": 0.5, "Providence College": 0.5}, "Authors": ["Andrea Calimera", "R. Iris Bahar", "Enrico Macii", "Massimo Poncino"]}]}, {"DBLP title": "Variable-Latency Adder (VL-Adder) Designs for Low Power and NBTI Tolerance.", "DBLP authors": ["Yiran Chen", "Hai Li", "Cheng-Kok Koh", "Guangyu Sun", "Jing Li", "Yuan Xie", "Kaushik Roy"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2026280", "OA papers": [{"PaperId": "https://openalex.org/W2122393626", "PaperTitle": "Variable-Latency Adder (VL-Adder) Designs for Low Power and NBTI Tolerance", "Year": 2010, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Seagate (United States)": 1.0, "SUNY Polytechnic Institute": 1.0, "Purdue University West Lafayette": 3.0, "Pennsylvania State University": 2.0}, "Authors": ["Yi Chen", "Hai Li", "Cheng-Kok Koh", "Guangyu Sun", "Jing Li", "Yuan Xie", "Kaushik Roy"]}]}, {"DBLP title": "Properties of Digital Switching Currents in Fully CMOS Combinational Logic.", "DBLP authors": ["Giorgio Boselli", "Gabriella Trucco", "Valentino Liberali"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2025883", "OA papers": [{"PaperId": "https://openalex.org/W2098557027", "PaperTitle": "Properties of Digital Switching Currents in Fully CMOS Combinational Logic", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Milan": 1.5, "Informa (Italy)": 1.5}, "Authors": ["G. Boselli", "Gabriella Trucco", "Valentino Liberali"]}]}, {"DBLP title": "An Effective Gated Clock Tree Design Based on Activity and Register Aware Placement.", "DBLP authors": ["Weixiang Shen", "Yici Cai", "Xianlong Hong", "Jiang Hu"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2030156", "OA papers": [{"PaperId": "https://openalex.org/W2149996407", "PaperTitle": "An Effective Gated Clock Tree Design Based on Activity and Register Aware Placement", "Year": 2010, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"Tsinghua University": 3.0, "Texas A&M University": 1.0}, "Authors": ["Weixiang Shen", "Yici Cai", "Xianlong Hong", "Jiang Hu"]}]}, {"DBLP title": "TABS: Temperature-Aware Layout-Driven Behavioral Synthesis.", "DBLP authors": ["Vyas Krishnan", "Srinivas Katkoori"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2026047", "OA papers": [{"PaperId": "https://openalex.org/W2133705025", "PaperTitle": "TABS: Temperature-Aware Layout-Driven Behavioral Synthesis", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of South Florida": 2.0}, "Authors": ["V. Krishnan", "Srinivas Katkoori"]}]}, {"DBLP title": "SRAM Leakage Reduction by Row/Column Redundancy Under Random Within-Die Delay Variation.", "DBLP authors": ["Maziar Goudarzi", "Tohru Ishihara"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2026048", "OA papers": [{"PaperId": "https://openalex.org/W2117211406", "PaperTitle": "SRAM Leakage Reduction by Row/Column Redundancy Under Random Within-Die Delay Variation", "Year": 2010, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Sharif University of Technology": 1.0, "Kyushu University": 1.0}, "Authors": ["Mohsen Goudarzi", "Tohru Ishihara"]}]}, {"DBLP title": "A Low Overhead High Test Compression Technique Using Pattern Clustering With $n$-Detection Test Support.", "DBLP authors": ["Seongmoon Wang", "Wenlong Wei", "Zhanglei Wang"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2026420", "OA papers": [{"PaperId": "https://openalex.org/W2170203458", "PaperTitle": "A Low Overhead High Test Compression Technique Using Pattern Clustering With $n$-Detection Test Support", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Princeton University": 2.0, "Cisco Systems (United States)": 1.0}, "Authors": ["Seongmoon Wang", "Wenlong Wei", "Zhanglei Wang"]}]}, {"DBLP title": "Reconfigurable ECO Cells for Timing Closure and IR Drop Minimization.", "DBLP authors": ["Hsien-Te Chen", "Chieh-Chun Chang", "TingTing Hwang"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2026478", "OA papers": [{"PaperId": "https://openalex.org/W2161198171", "PaperTitle": "Reconfigurable ECO Cells for Timing Closure and IR Drop Minimization", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"National Tsing Hua University": 3.0}, "Authors": ["Hsien-Te Chen", "Chieh-Chun Chang", "TingTing Hwang"]}]}, {"DBLP title": "Enhancing the Area Efficiency of FPGAs With Hard Circuits Using Shadow Clusters.", "DBLP authors": ["Peter A. Jamieson", "Jonathan Rose"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2026651", "OA papers": [{"PaperId": "https://openalex.org/W2143803406", "PaperTitle": "Enhancing the Area Efficiency of FPGAs With Hard Circuits Using Shadow Clusters", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Toronto": 2.0}, "Authors": ["Peter Jamieson", "Jonathan Rose"]}]}, {"DBLP title": "Design Paradigm for Robust Spin-Torque Transfer Magnetic RAM (STT MRAM) From Circuit/Architecture Perspective.", "DBLP authors": ["Jing Li", "Patrick Ndai", "Ashish Goel", "Sayeef S. Salahuddin", "Kaushik Roy"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2027907", "OA papers": [{"PaperId": "https://openalex.org/W2096470311", "PaperTitle": "Design Paradigm for Robust Spin-Torque Transfer Magnetic RAM (STT MRAM) From Circuit/Architecture Perspective", "Year": 2010, "CitationCount": 108, "EstimatedCitation": 108, "Affiliations": {"Purdue University West Lafayette": 4.0, "University of California, Berkeley": 1.0}, "Authors": ["Jing Li", "Patrick Ndai", "Ashish Goel", "Sayeef Salahuddin", "Kaushik Roy"]}]}, {"DBLP title": "Design Margin Exploration of Spin-Transfer Torque RAM (STT-RAM) in Scaled Technologies.", "DBLP authors": ["Yiran Chen", "Xiaobin Wang", "Hai Li", "Haiwen Xi", "Yuan Yan", "Wenzhong Zhu"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2032192", "OA papers": [{"PaperId": "https://openalex.org/W2122287325", "PaperTitle": "Design Margin Exploration of Spin-Transfer Torque RAM (STT-RAM) in Scaled Technologies", "Year": 2010, "CitationCount": 72, "EstimatedCitation": 72, "Affiliations": {"Seagate (United States)": 4.0, "SUNY Polytechnic Institute": 1.0, "Hitachi Global Storage Technologies (United States)": 1.0}, "Authors": ["Yi Chen", "Ralf Gold", "Hai Li", "Haiwen Xi", "Yuan Yan", "Wenzhong Zhu"]}]}, {"DBLP title": "A Sensitivity Analysis of Power Signal Methods for Detecting Hardware Trojans Under Real Process and Environmental Conditions.", "DBLP authors": ["Reza M. Rad", "James F. Plusquellic", "Mohammad Tehranipoor"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2029117", "OA papers": [{"PaperId": "https://openalex.org/W2109894721", "PaperTitle": "A Sensitivity Analysis of Power Signal Methods for Detecting Hardware Trojans Under Real Process and Environmental Conditions", "Year": 2010, "CitationCount": 107, "EstimatedCitation": 107, "Affiliations": {"University of Maryland, Baltimore": 1.0, "University of New Mexico": 1.0, "University of Connecticut": 1.0}, "Authors": ["Roland Rad", "Jim Plusquellic", "M. Tehranipoor"]}]}, {"DBLP title": "A 64-Mb Chain FeRAM With Quad BL Architecture and 200 MB/s Burst Mode.", "DBLP authors": ["Katsuhiko Hoya", "Daisaburo Takashima", "Shinichiro Shiratake", "Ryu Ogiwara", "Tadashi Miyakawa", "Hidehiro Shiga", "Sumiko M. Doumae", "Sumito Ohtsuki", "Yoshinori Kumura", "Susumu Shuto", "Tohru Ozaki", "Koji Yamakawa", "Iwao Kunishima", "Akihiro Nitayama", "Shuso Fujii"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2034380", "OA papers": [{"PaperId": "https://openalex.org/W2125700950", "PaperTitle": "A 64-Mb Chain FeRAM With Quad BL Architecture and 200 MB/s Burst Mode", "Year": 2010, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Toshiba (Japan)": 15.0}, "Authors": ["Katsuhiko Hoya", "Daisaburo Takashima", "Shinichiro Shiratake", "Ryu Ogiwara", "Takuma Miyakawa", "Hayao Shiga", "Sumiko Doumae", "S. Ohtsuki", "Yoshinori Kumura", "Satoshi Shuto", "Tsuneyuki Ozaki", "Koji Yamakawa", "Iwao Kunishima", "Akihiro Nitayama", "Shingo Fujii"]}]}, {"DBLP title": "692-nW Advanced Encryption Standard (AES) on a 0.13-mum CMOS.", "DBLP authors": ["Tim Good", "Mohammed Benaissa"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2025952", "OA papers": [{"PaperId": "https://openalex.org/W2164285156", "PaperTitle": "692-nW Advanced Encryption Standard (AES) on a 0.13-$\\mu$m CMOS", "Year": 2010, "CitationCount": 51, "EstimatedCitation": 51, "Affiliations": {"University of Sheffield": 2.0}, "Authors": ["Tim Good", "Mohammed Benaissa"]}]}, {"DBLP title": "A Chip-Area Efficient Voltage Regulator for VLSI Systems.", "DBLP authors": ["Ka Nang Leung", "Yuan Yen Mai", "Philip K. T. Mok"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2026176", "OA papers": [{"PaperId": "https://openalex.org/W2141704326", "PaperTitle": "A Chip-Area Efficient Voltage Regulator for VLSI Systems", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Chinese University of Hong Kong": 0.5, "Hong Kong University of Science and Technology": 2.5}, "Authors": ["Ka Nang Leung", "Yuan Yen Mai", "Philip K. T. Mok"]}]}, {"DBLP title": "Diagnosis of MRAM Write Disturbance Fault.", "DBLP authors": ["Chin-Lung Su", "Chih-Wea Tsai", "Ching-Yi Chen", "Wan-Yu Lo", "Cheng-Wen Wu", "Ji-Jan Chen", "Wen Ching Wu", "Chien-Chung Hung", "Ming-Jer Kao"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2026905", "OA papers": [{"PaperId": "https://openalex.org/W2113901513", "PaperTitle": "Diagnosis of MRAM Write Disturbance Fault", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"R&D Dept., Skymedi Corp., Hsinchu, Taiwan": 2.0, "National Tsing Hua University": 3.0, "SOC Technol. Center, Ind. Technol. Res. Inst., Chutung, Taiwan": 2.0, "Electron. & Opto-Electron. Res. Lab., Ind. Technol. Res. Inst., Chutung, Taiwan": 2.0}, "Authors": ["Chin-Lung Su", "Chih-Wea Tsai", "Ching-Yi Chen", "Wan-Yu Lo", "Cheng-Wen Wu", "Ji-Jan Chen", "Wen-Ching Wu", "Chien-Chung Hung", "Ming-Jer Kao"]}]}, {"DBLP title": "A Low Error and High Performance Multiplexer-Based Truncated Multiplier.", "DBLP authors": ["Chip-Hong Chang", "Ravi Kumar Satzoda"], "year": 2010, "doi": "https://doi.org/10.1109/TVLSI.2009.2027327", "OA papers": [{"PaperId": "https://openalex.org/W2152652708", "PaperTitle": "A Low Error and High Performance Multiplexer-Based Truncated Multiplier", "Year": 2010, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"Nanyang Technological University": 2.0}, "Authors": ["Chip-Hong Chang", "Ravi Kumar Satzoda"]}]}]