// Seed: 1557446308
module module_0;
  always @(posedge id_1) begin
    id_1 <= 1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2[1+1] = id_6;
  module_0();
endmodule
module module_2 (
    input supply1 id_0,
    input wor id_1,
    input wor id_2,
    input tri id_3,
    output tri1 id_4,
    output supply1 id_5,
    output wire id_6
);
  wire id_8;
  module_0();
endmodule
