[
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_biu_ar_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_biu_ar_prot_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_biu_aw_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_biu_aw_user_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_biu_dw_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_biu_dw_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_biu_dw_data_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_db_resp_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_rbuf0_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_rbuf0_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_rbuf0_resp_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_rbuf1_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_rbuf1_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_rbuf1_resp_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_rbuf_skid_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_rbuf_skid_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_rbuf_skid_resp_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_lfb_page_index_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_lfb_page_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_lower_dword_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_lower_dword_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_lower_dword_data_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_lower_dword_data_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_lower_dword_data_reg_3/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_lower_dword_data_reg_4/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_lower_dword_data_reg_5/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_lower_dword_data_reg_6/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_lower_dword_locally_modified_bytes_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_upper_dword_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_upper_dword_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_upper_dword_data_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_upper_dword_data_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_upper_dword_data_reg_3/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_upper_dword_data_reg_4/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_upper_dword_data_reg_5/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_upper_dword_data_reg_6/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_lfb_page_index_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_lfb_page_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_lower_dword_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_lower_dword_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_lower_dword_data_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_lower_dword_data_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_lower_dword_data_reg_3/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_lower_dword_data_reg_4/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_lower_dword_data_reg_5/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_lower_dword_data_reg_6/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_lower_dword_locally_modified_bytes_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_upper_dword_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_upper_dword_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_upper_dword_data_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_upper_dword_data_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_upper_dword_data_reg_3/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_upper_dword_data_reg_4/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_upper_dword_data_reg_5/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_upper_dword_data_reg_6/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_linefill/u_prefetch_0/clk_gate_pf_addr0_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_linefill/u_prefetch_0/clk_gate_pf_addr1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_linefill/u_prefetch_0/clk_gate_pf_addr2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_write_address_buffers/clk_gate_waddr_reg_0_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_write_address_buffers/clk_gate_waddr_reg_0__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_write_address_buffers/clk_gate_waddr_reg_1_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_write_address_buffers/clk_gate_waddr_reg_1__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_write_address_buffers/clk_gate_waddr_reg_2_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_write_address_buffers/clk_gate_waddr_reg_2__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_write_address_buffers/clk_gate_write_counter_sodev_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_lower_beat_reg_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_wbuf_slot0_bls_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_wbuf_slot1_bls_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_wbuf_slot2_bls_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_wbuf_slot3_bls_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_10/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_11/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_12/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_13/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_14/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_15/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_16/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_17/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_18/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_19/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_20/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_21/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_22/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_23/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_24/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_25/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_26/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_27/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_28/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_29/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_3/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_30/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_4/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_5/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_6/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_7/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_8/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_9/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dcu/u_cachearb/clk_gate_dc_dirty_data_m1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dcu/u_cachearb/clk_gate_dc_dirty_mbist_strb_m1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dcu/u_cachearb/clk_gate_dc_dirty_mbist_wr_m1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dcu/u_cachearb/clk_gate_dc_tag_addr_m1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dcu/u_cachearb/clk_gate_dc_tag_write_m1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dcu/u_cachearb/clk_gate_dc_tagram_tag_m2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dcu/u_ccbctl/clk_gate_ccb_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dcu/u_ccbctl/clk_gate_ccb_cmd_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dcu/u_ccbctl/clk_gate_ccb_outer_attrs_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dcu/u_ccbctl/clk_gate_ddi_buf_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dcu/u_ccbctl/clk_gate_ddi_buf_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dcu/u_ccbctl/clk_gate_ddi_buf_data_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dcu/u_ccbctl/clk_gate_ddi_buf_data_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dcu/u_cp15/clk_gate_dc_clean_inval_op_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dcu/u_cp15/clk_gate_dcp15_outer_attrs_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dcu/u_cp15/clk_gate_inv_all_count_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dcu/u_cp15fwd/clk_gate_block_count_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dcu/u_cp15fwd/clk_gate_cp_fwd_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dcu/u_cp15fwd/clk_gate_cp_fwd_src_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_data_dc2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_data_dc2_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_data_dc2_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_data_dc2_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_data_dc3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_data_dc3_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_data_dc3_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_data_dc3_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_dcu_load_sameline_dc3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_dcu_tlb_d_page_size_dc1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_dmb_ld_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_exclusive_monitor_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_misc_stall_dc2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_misc_stall_dc3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_ns_dsc_dc2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_p_fault_dc2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_p_fault_dc3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_size_dc3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_store_perm_check_dc1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_va_dc2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_va_dc3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/NEON1_u_dpu_neon_ld/clk_gate_load_buffer_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/NEON1_u_dpu_neon_ld/clk_gate_load_buffer_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/NEON1_u_dpu_neon_ld/clk_gate_load_buffer_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/clk_gate_NEON1_neon_vld_ctl_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/clk_gate_imm_data_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/clk_gate_imm_data_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/clk_gate_ls_rt_data_fw0_f4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/clk_gate_ls_rt_data_fw0_f5_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_clz_input_f4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_clz_input_f4_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_clz_res_f4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_frc_opa_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_frc_opa_f2_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_frc_opa_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_frc_opa_f3_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_frc_opb_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_frc_opb_f2_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_frc_opb_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_frc_opb_f3_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_frc_sres_f5_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_frc_sres_f5_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_frc_sres_f5_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_fused_mac_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_gtfrc_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_ifz_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_ifz_f4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_ifz_f5_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_neon_frc_opc_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_neon_frc_opc_f2_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_neon_frc_opc_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_neon_frc_opc_f3_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_out_format_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_zero_expa_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_a_mant_other_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_acc_exp_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_acc_sub_inc_f5_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_acc_val_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_acc_val_f3_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_b_mant_other_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_b_sign_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_first_cycle_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_in_flushzero_f4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_mant_lz_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_mul_op_a_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_mul_op_a_f2_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_mul_op_a_f2_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_mul_op_b_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_mul_op_b_f2_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_mul_sum_f4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_neg_result_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_neg_result_f4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_neon_mul_sat_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_norm_frac_f5_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_op_c_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_op_c_f2_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_op_c_f2_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_prod_hi_hi_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_prod_hi_lo_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_prod_lo_hi_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_prod_lo_lo_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_raw_neon_force_dn_fz_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_res_sign_f4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_stickybit_f5_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_b_mant_lz_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_div_fsm_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_divisor_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_divisor_f3_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_quot_exp_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_quot_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_quot_f3_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_quot_m1_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_quot_m1_f3_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_raw_mask_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_raw_rem_carry_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_rem_sum_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_rem_sum_f3_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_rem_sum_f3_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_32_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_33_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_34_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_35_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_36_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_37_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_38_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_39_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_40_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_41_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_42_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_43_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_44_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_45_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_46_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_47_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_48_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_49_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_50_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_51_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_52_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_53_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_54_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_55_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_56_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_57_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_58_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_59_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_60_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_61_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_62_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_63_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_0_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_10_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_11_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_12_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_13_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_14_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_15_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_16_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_17_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_18_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_19_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_20_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_21_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_22_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_23_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_24_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_25_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_26_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_27_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_28_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_29_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_30_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_31_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_5_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_6_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_7_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_8_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_9_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rf_rd_addr_fr0_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rf_rd_addr_fr1_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rf_rd_addr_fr2_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_sysreg/clk_gate_enable_f1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_sysreg/clk_gate_fp_cflags_add_f4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_sysreg/clk_gate_fp_cflags_add_f5_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_sysreg/clk_gate_fp_sysreg_addr_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_sysreg/clk_gate_fp_sysreg_wen_f1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_sysreg/clk_gate_fp_sysreg_wen_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_sysreg/clk_gate_fpscr_reg_f5_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_sysreg/clk_gate_st_data_f4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_sysreg/clk_gate_st_data_f5_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_br/clk_gate_br_btac_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_br/clk_gate_br_btac_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_br/clk_gate_br_data_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_br/clk_gate_br_data_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_br/clk_gate_br_data_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_br/clk_gate_br_data_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_br/clk_gate_dpu_br_taken_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_br/clk_gate_dpu_fe_addr_opa_ret_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_br/clk_gate_dpu_fe_addr_opb_ret_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_br/clk_gate_pc_instr0_1to0_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_clock_divider_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_decode_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_decode_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_decode_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_dfar_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_dfar_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_dfsr_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_dfsr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_ifar_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_ifar_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_ifsr_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_ifsr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_mvbar_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_scr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_sctlr_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_sctlr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_tpidrprw_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_tpidrprw_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_tpidruro_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_tpidruro_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_tpidrurw_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_tpidrurw_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_vbar_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_vbar_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_dpu_enable_excl_cache_ctl_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_dpu_pmn_evntbus_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_genblk5_cp_nsfpudis_internal_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_pmn_ccnt_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_pmn_disable_ccnt_when_prohibited_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_pmn_pmn0_evtsel_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_pmn_pmn0_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_pmn_pmn1_evtsel_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_pmn_pmn1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_raw_cp_decode_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_teehbr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/clk_gate_cpsr_ld_data_ret_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/clk_gate_it_cpsr_mask_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/clk_gate_it_cpsr_mask_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/clk_gate_it_cpsr_mask_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/clk_gate_it_cpsr_mask_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/clk_gate_it_cpsr_v_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/clk_gate_psr_wr_en_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/clk_gate_psr_wr_en_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/clk_gate_psr_wr_en_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/clk_gate_raw_psr_wr_en_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_cpsr_ret_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_abt_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_abt_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_abt_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_fiq_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_fiq_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_fiq_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_irq_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_irq_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_irq_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_mon_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_mon_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_mon_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_svc_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_svc_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_svc_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_svc_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_und_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_und_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_und_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/FPU1_u_dpu_special/clk_gate_fdivs_rf_wr_addr_fw0_f1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/FPU1_u_dpu_special/clk_gate_fmac_wr_addr_f1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/FPU1_u_dpu_special/clk_gate_fmac_wr_en_f4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/FPU1_u_dpu_special/clk_gate_fmuld_sign_f1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_FPU1_fp_pipectl_f1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_FPU1_fp_pipectl_f1_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_FPU1_rf_ilock_ctl_fw0_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_FPU1_rf_rd_en_fr2_f1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_FPU1_rf_rd_need_fr1_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_FPU1_rf_wr_when_fw0_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_FPU1_rf_wr_when_fw0_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_FPU1_rf_wr_when_fw0_f4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_FPU1_sel_fml_c_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_array_check_except_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_cond_code_instr1_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_dp_pipectl_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_dp_pipectl_iss_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_head_instr_ret_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_ls_nullptr_expt_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_ls_nullptr_expt_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_mac_fwd_ctl_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_mod_pc_top_bits_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_muls_in_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_no_interrupt_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_pc_instr0_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_pc_instr0_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_pc_instr0_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_pc_instr0_ret_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_pc_instr0_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_r2_w1_where_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_raw_imm_data_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_raw_rf_rd_en_r2_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_rf_rd_addr_r0_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_rf_rd_addr_r1_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_rf_rd_addr_r2_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_rf_rd_need_r0_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_rf_wr_addr_w1_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_rf_wr_src_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/u_dpu_exception/clk_gate_current_type_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_dbg/clk_gate_claim_reg_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_dbg/clk_gate_dbgselfaddr_reg_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_dbg/clk_gate_dscr_dbg_ack_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_dbg/clk_gate_dtrrx_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_dbg/clk_gate_dtrtx_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_dbg/clk_gate_itr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_dbg/clk_gate_load_initial_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_dbg/clk_gate_prdatadbg_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_dbg/clk_gate_pwdatadbg_reg_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_dbg/clk_gate_pwdatadbg_reg_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_dbg/clk_gate_wfar_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_de/clk_gate_JFN1_decoder_fsm_jfn_reg_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_de/clk_gate_NEON1_neon_vld_ctl_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_de/clk_gate_decoder_fsm_ls_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_de/clk_gate_lsm_state_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_JFN1_decode_reg0_jfn_de_reg_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_JFN1_decode_reg0_jfn_de_reg_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_decode_reg0_dp_de_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_decode_reg0_dp_de_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_decode_reg0_ls_de_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_decode_reg0_ls_de_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_decode_reg0_other_de_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_decode_reg0_other_de_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_fifo0_xx_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_fifo0_xx_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_fifo1_xx_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_fifo1_xx_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_fifo2_xx_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_fifo2_xx_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_fifo3_xx_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_fifo3_xx_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_fifo4_xx_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_fifo4_xx_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_fifo5_xx_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_fifo5_xx_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_read_ptr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_valid_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_write_ptr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_alu/clk_gate_alu_data_a_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_alu/clk_gate_alu_data_a_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_alu/clk_gate_alu_data_b_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_alu/clk_gate_alu_data_b_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_alu/clk_gate_alu_data_q_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_alu/clk_gate_alu_mask_data_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_alu/clk_gate_ccflags_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_alu/clk_gate_dp_ex1_ctl_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_alu/clk_gate_dp_wr_ctl_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_alu/clk_gate_dp_wr_ctl_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_alu/clk_gate_shift_carry_valid_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_alu/u_alu_au/clk_gate_sub_operation_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_a_lo_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_acc_sign_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_accum_res_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_accum_res_wr_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_adj_ext_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_adj_val_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_b_hi_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_b_lo_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_do_usad_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_m0_out_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_m1_out_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_m2_out_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_m3_out_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_mult_type_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_store/clk_gate_base_reg_number_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_store/clk_gate_base_reg_number_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_store/clk_gate_base_reg_number_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_store/clk_gate_enable_base_restore_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_store/clk_gate_raw_st_data_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_store/clk_gate_st_data_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_store/clk_gate_st_data_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_etmif/u_dpu_etmif_i/clk_gate_exception_type_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/clk_gate_agu_sub_b_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/clk_gate_algn_size_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/clk_gate_dpu_length_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/clk_gate_dpu_length_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/clk_gate_second_x32_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/clk_gate_v_addr_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/clk_gate_v_addr_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/clk_gate_va_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/clk_gate_cp_other_sec_dc1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry0/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry0/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry1/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry1/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry2/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry2/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry3/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry3/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry4/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry4/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry5/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry5/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry6/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry6/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry7/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry7/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry8/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry8/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry9/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry9/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_swizzle_load/clk_gate_raw_ctl_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_long_rf_rd_addr_r0_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_long_rf_rd_addr_r1_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r00_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r01_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r02_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r03_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r04_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r05_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r06_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r07_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r08_fiq_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r08_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r09_fiq_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r09_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r10_fiq_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r10_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r11_fiq_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r11_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r12_fiq_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r12_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r13_abt_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r13_fiq_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r13_irq_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r13_mon_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r13_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r13_svc_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r13_und_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r14_abt_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r14_fiq_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r14_irq_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r14_mon_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r14_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r14_svc_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r14_und_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5icu/u_ca5icu_cp15/clk_gate_cp15_ack_seen_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5icu/u_ca5icu_cp15/clk_gate_cp15_inval_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_alloc_completed_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_alloc_data_ic1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_cache_almost_hit_ic3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_ctl_addr_31to5_ic3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_ctl_mbist_way_ic1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_ctl_va_ic3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_dataram_strb_prearb_ic1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_dataram_wdata_prearb_ic1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_dataram_wdata_prearb_ic1_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_lfb_arlen_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_lfb_pa_31to11_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_tagram_wdata_prearb_ic1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_tagram_wdata_prearb_ic1_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_cacheable_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_cwf_en_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_packet_valid_seen_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_10/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_11/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_12/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_13/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_14/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_3/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_4/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_5/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_6/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_7/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_8/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_9/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5icu/u_ca5icu_pd/clk_gate_pd_jazelle_en_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5icu/u_ca5icu_pd/clk_gate_pd_rdata_arm_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5icu/u_ca5icu_pd/clk_gate_pd_rdata_arm_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5icu/u_ca5icu_pd/u_ca5icu_pd_thumb/clk_gate_buffer_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5icu/u_ca5icu_pd/u_ca5icu_pd_thumb/clk_gate_fifth_tr_pd0_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5icu/u_ca5icu_pd/u_ca5icu_pd_thumb/clk_gate_raw_encoding_t32_0_pd1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5icu/u_ca5icu_pd/u_ca5icu_pd_thumb/clk_gate_raw_encoding_t32_1_pd1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5icu/u_ca5icu_pd/u_ca5icu_pd_thumb/clk_gate_store_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5icu/u_ca5icu_pd/u_ca5icu_pd_thumb/clk_gate_store_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5icu/u_ca5icu_pd/u_ca5icu_pd_thumb/clk_gate_store_en_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5icu/u_ca5icu_pdc/clk_gate_pdc_addr_first_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5icu/u_ca5icu_pdc/clk_gate_pdc_raw_encoding_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/clk_gate_abort_type_fe3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/clk_gate_abuf_cache_hit_fe3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/clk_gate_abuf_fe3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/clk_gate_abuf_fe3_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/clk_gate_abuf_fe3_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/clk_gate_abuf_fe3_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/clk_gate_agu_a_operand_fe1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/clk_gate_agu_b_operand_fe1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/clk_gate_bbuf_fe3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/clk_gate_bbuf_fe3_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/clk_gate_bbuf_fe3_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/clk_gate_bbuf_utlb_flushed_fe3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/clk_gate_cbuf_fe3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/clk_gate_cbuf_fe3_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/clk_gate_cbuf_utlb_flushed_fe3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/clk_gate_instr_is_thumbee_fe3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/clk_gate_ip_top_buf_fe3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/clk_gate_utlb_flushed_fe2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/clk_gate_va_fe2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/clk_gate_va_fe3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/clk_gate_valid_fe1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_106_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_121_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_137_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_14_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_152_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_168_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_183_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_199_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_214_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_230_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_245_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_29_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_44_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_59_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_75_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_90_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_cm_loop_flag_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_loop_end_reg_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_sp_taken_held_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_ca5pfu_btac/clk_gate_entry0_cmp_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_ca5pfu_btac/clk_gate_entry0_target_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_ca5pfu_btac/clk_gate_entry1_cmp_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_ca5pfu_btac/clk_gate_entry1_target_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_ca5pfu_btac/clk_gate_entry2_cmp_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_ca5pfu_btac/clk_gate_entry2_target_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_ca5pfu_btac/clk_gate_entry3_cmp_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_ca5pfu_btac/clk_gate_entry3_target_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_ca5pfu_btac/clk_gate_in_play_queue_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_ca5pfu_crs/clk_gate_crs_entry0_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_ca5pfu_crs/clk_gate_crs_entry1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_ca5pfu_crs/clk_gate_crs_entry2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_ca5pfu_crs/clk_gate_crs_entry3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry0/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry0/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry1/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry1/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry2/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry2/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry3/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry3/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry4/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry4/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry5/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry5/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry6/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry6/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry7/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry7/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry8/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry8/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry9/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry9/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/clk_gate_drain_count_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_bls_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_data_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_data_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_data_reg_3/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_data_reg_4/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_data_reg_5/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_data_reg_6/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_earlier_hint_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_state_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_state_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_bls_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_data_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_data_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_data_reg_3/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_data_reg_4/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_data_reg_5/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_data_reg_6/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_earlier_hint_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_state_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_state_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_bls_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_data_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_data_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_data_reg_3/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_data_reg_4/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_data_reg_5/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_data_reg_6/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_earlier_hint_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_state_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_state_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_bls_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_data_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_data_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_data_reg_3/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_data_reg_4/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_data_reg_5/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_data_reg_6/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_earlier_hint_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_state_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_state_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_context_id_value_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_context_id_value_s_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_dacr_value_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_dacr_value_s_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_dbgdr0_value_s_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_dbgdr1_value_s_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_nmrr_value_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_nmrr_value_s_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_par_value_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_par_value_s_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_prrr_value_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_prrr_value_s_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_ttbcr_value_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_ttbcr_value_s_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_ttbr0_value_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_ttbr0_value_s_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_ttbr1_value_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_ttbr1_value_s_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5tlb/u_tlb_dbg/clk_gate_cidsr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5tlb/u_tlb_dbg/clk_gate_vcr_reg_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5tlb/u_tlb_dbg/u_tlb_bkpt0/clk_gate_bcr_en_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5tlb/u_tlb_dbg/u_tlb_bkpt0/clk_gate_bvr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5tlb/u_tlb_dbg/u_tlb_bkpt1/clk_gate_bcr_en_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5tlb/u_tlb_dbg/u_tlb_bkpt1/clk_gate_bvr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5tlb/u_tlb_dbg/u_tlb_bkpt2/clk_gate_bcr_en_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5tlb/u_tlb_dbg/u_tlb_bkpt2/clk_gate_bvr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5tlb/u_tlb_dbg/u_tlb_wpt0/clk_gate_wcr_en_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5tlb/u_tlb_dbg/u_tlb_wpt0/clk_gate_wvr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5tlb/u_tlb_dbg/u_tlb_wpt1/clk_gate_wcr_en_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5tlb/u_tlb_dbg/u_tlb_wpt1/clk_gate_wvr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5tlb/u_tlb_lookup/clk_gate_count_inval_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5tlb/u_tlb_lookup/clk_gate_ews_way_bits_pagewalk_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5tlb/u_tlb_lookup/clk_gate_lookup_endian_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5tlb/u_tlb_lookup/clk_gate_lookup_va_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5tlb/u_tlb_lookup/clk_gate_ram_addr_early_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5tlb/u_tlb_lookup/clk_gate_transaction_hitmap_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5tlb/u_tlb_pagewalk/clk_gate_domain_page_table_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5tlb/u_tlb_pagewalk/clk_gate_pagewalk_disable_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5tlb/u_tlb_pagewalk/clk_gate_pagewalk_read_data_capture_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_biu_ar_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_biu_ar_prot_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_biu_aw_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_biu_aw_user_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_biu_dw_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_biu_dw_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_biu_dw_data_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_db_resp_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_rbuf0_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_rbuf0_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_rbuf0_resp_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_rbuf1_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_rbuf1_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_rbuf1_resp_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_rbuf_skid_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_rbuf_skid_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_rbuf_skid_resp_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_lfb_page_index_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_lfb_page_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_lower_dword_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_lower_dword_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_lower_dword_data_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_lower_dword_data_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_lower_dword_data_reg_3/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_lower_dword_data_reg_4/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_lower_dword_data_reg_5/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_lower_dword_data_reg_6/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_lower_dword_locally_modified_bytes_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_upper_dword_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_upper_dword_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_upper_dword_data_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_upper_dword_data_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_upper_dword_data_reg_3/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_upper_dword_data_reg_4/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_upper_dword_data_reg_5/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_upper_dword_data_reg_6/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_lfb_page_index_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_lfb_page_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_lower_dword_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_lower_dword_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_lower_dword_data_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_lower_dword_data_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_lower_dword_data_reg_3/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_lower_dword_data_reg_4/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_lower_dword_data_reg_5/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_lower_dword_data_reg_6/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_lower_dword_locally_modified_bytes_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_upper_dword_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_upper_dword_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_upper_dword_data_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_upper_dword_data_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_upper_dword_data_reg_3/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_upper_dword_data_reg_4/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_upper_dword_data_reg_5/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_upper_dword_data_reg_6/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_linefill/u_prefetch_0/clk_gate_pf_addr0_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_linefill/u_prefetch_0/clk_gate_pf_addr1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_linefill/u_prefetch_0/clk_gate_pf_addr2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_write_address_buffers/clk_gate_waddr_reg_0_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_write_address_buffers/clk_gate_waddr_reg_0__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_write_address_buffers/clk_gate_waddr_reg_1_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_write_address_buffers/clk_gate_waddr_reg_1__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_write_address_buffers/clk_gate_waddr_reg_2_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_write_address_buffers/clk_gate_waddr_reg_2__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_write_address_buffers/clk_gate_write_counter_sodev_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_lower_beat_reg_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_wbuf_slot0_bls_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_wbuf_slot1_bls_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_wbuf_slot2_bls_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_wbuf_slot3_bls_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_10/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_11/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_12/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_13/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_14/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_15/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_16/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_17/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_18/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_19/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_20/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_21/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_22/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_23/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_24/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_25/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_26/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_27/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_28/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_29/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_3/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_30/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_4/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_5/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_6/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_7/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_8/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_9/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dcu/u_cachearb/clk_gate_dc_dirty_data_m1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dcu/u_cachearb/clk_gate_dc_dirty_mbist_strb_m1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dcu/u_cachearb/clk_gate_dc_dirty_mbist_wr_m1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dcu/u_cachearb/clk_gate_dc_tag_addr_m1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dcu/u_cachearb/clk_gate_dc_tag_write_m1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dcu/u_cachearb/clk_gate_dc_tagram_tag_m2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dcu/u_ccbctl/clk_gate_ccb_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dcu/u_ccbctl/clk_gate_ccb_cmd_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dcu/u_ccbctl/clk_gate_ccb_outer_attrs_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dcu/u_ccbctl/clk_gate_ddi_buf_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dcu/u_ccbctl/clk_gate_ddi_buf_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dcu/u_ccbctl/clk_gate_ddi_buf_data_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dcu/u_ccbctl/clk_gate_ddi_buf_data_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dcu/u_cp15/clk_gate_dc_clean_inval_op_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dcu/u_cp15/clk_gate_dcp15_outer_attrs_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dcu/u_cp15/clk_gate_inv_all_count_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dcu/u_cp15fwd/clk_gate_block_count_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dcu/u_cp15fwd/clk_gate_cp_fwd_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dcu/u_cp15fwd/clk_gate_cp_fwd_src_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_data_dc2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_data_dc2_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_data_dc2_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_data_dc2_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_data_dc3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_data_dc3_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_data_dc3_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_data_dc3_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_dcu_load_sameline_dc3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_dcu_tlb_d_page_size_dc1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_dmb_ld_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_exclusive_monitor_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_misc_stall_dc2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_misc_stall_dc3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_ns_dsc_dc2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_p_fault_dc2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_p_fault_dc3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_size_dc3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_store_perm_check_dc1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_va_dc2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_va_dc3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/NEON1_u_dpu_neon_ld/clk_gate_load_buffer_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/NEON1_u_dpu_neon_ld/clk_gate_load_buffer_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/NEON1_u_dpu_neon_ld/clk_gate_load_buffer_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/clk_gate_NEON1_neon_vld_ctl_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/clk_gate_imm_data_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/clk_gate_imm_data_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/clk_gate_ls_rt_data_fw0_f4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/clk_gate_ls_rt_data_fw0_f5_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_clz_input_f4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_clz_input_f4_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_clz_res_f4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_frc_opa_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_frc_opa_f2_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_frc_opa_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_frc_opa_f3_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_frc_opb_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_frc_opb_f2_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_frc_opb_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_frc_opb_f3_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_frc_sres_f5_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_frc_sres_f5_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_frc_sres_f5_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_fused_mac_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_gtfrc_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_ifz_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_ifz_f4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_ifz_f5_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_neon_frc_opc_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_neon_frc_opc_f2_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_neon_frc_opc_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_neon_frc_opc_f3_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_out_format_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_zero_expa_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_a_mant_other_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_acc_exp_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_acc_sub_inc_f5_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_acc_val_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_acc_val_f3_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_b_mant_other_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_b_sign_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_first_cycle_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_in_flushzero_f4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_mant_lz_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_mul_op_a_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_mul_op_a_f2_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_mul_op_a_f2_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_mul_op_b_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_mul_op_b_f2_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_mul_sum_f4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_neg_result_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_neg_result_f4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_neon_mul_sat_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_norm_frac_f5_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_op_c_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_op_c_f2_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_op_c_f2_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_prod_hi_hi_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_prod_hi_lo_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_prod_lo_hi_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_prod_lo_lo_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_raw_neon_force_dn_fz_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_res_sign_f4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_stickybit_f5_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_b_mant_lz_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_div_fsm_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_divisor_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_divisor_f3_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_quot_exp_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_quot_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_quot_f3_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_quot_m1_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_quot_m1_f3_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_raw_mask_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_raw_rem_carry_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_rem_sum_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_rem_sum_f3_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_rem_sum_f3_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_32_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_33_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_34_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_35_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_36_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_37_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_38_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_39_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_40_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_41_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_42_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_43_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_44_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_45_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_46_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_47_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_48_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_49_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_50_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_51_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_52_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_53_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_54_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_55_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_56_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_57_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_58_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_59_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_60_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_61_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_62_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_63_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_0_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_10_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_11_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_12_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_13_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_14_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_15_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_16_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_17_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_18_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_19_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_20_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_21_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_22_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_23_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_24_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_25_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_26_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_27_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_28_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_29_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_30_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_31_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_5_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_6_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_7_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_8_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_9_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rf_rd_addr_fr0_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rf_rd_addr_fr1_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rf_rd_addr_fr2_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_sysreg/clk_gate_enable_f1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_sysreg/clk_gate_fp_cflags_add_f4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_sysreg/clk_gate_fp_cflags_add_f5_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_sysreg/clk_gate_fp_sysreg_addr_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_sysreg/clk_gate_fp_sysreg_wen_f1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_sysreg/clk_gate_fp_sysreg_wen_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_sysreg/clk_gate_fpscr_reg_f5_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_sysreg/clk_gate_st_data_f4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_sysreg/clk_gate_st_data_f5_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_br/clk_gate_br_btac_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_br/clk_gate_br_btac_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_br/clk_gate_br_data_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_br/clk_gate_br_data_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_br/clk_gate_br_data_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_br/clk_gate_br_data_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_br/clk_gate_dpu_br_taken_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_br/clk_gate_dpu_fe_addr_opa_ret_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_br/clk_gate_dpu_fe_addr_opb_ret_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_br/clk_gate_pc_instr0_1to0_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_clock_divider_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_decode_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_decode_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_decode_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_dfar_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_dfar_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_dfsr_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_dfsr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_ifar_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_ifar_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_ifsr_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_ifsr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_mvbar_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_scr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_sctlr_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_sctlr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_tpidrprw_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_tpidrprw_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_tpidruro_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_tpidruro_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_tpidrurw_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_tpidrurw_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_vbar_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_vbar_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_dpu_enable_excl_cache_ctl_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_dpu_pmn_evntbus_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_genblk5_cp_nsfpudis_internal_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_pmn_ccnt_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_pmn_disable_ccnt_when_prohibited_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_pmn_pmn0_evtsel_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_pmn_pmn0_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_pmn_pmn1_evtsel_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_pmn_pmn1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_raw_cp_decode_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_teehbr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/clk_gate_cpsr_ld_data_ret_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/clk_gate_it_cpsr_mask_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/clk_gate_it_cpsr_mask_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/clk_gate_it_cpsr_mask_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/clk_gate_it_cpsr_mask_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/clk_gate_it_cpsr_v_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/clk_gate_psr_wr_en_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/clk_gate_psr_wr_en_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/clk_gate_psr_wr_en_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/clk_gate_raw_psr_wr_en_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_cpsr_ret_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_abt_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_abt_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_abt_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_fiq_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_fiq_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_fiq_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_irq_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_irq_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_irq_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_mon_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_mon_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_mon_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_svc_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_svc_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_svc_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_svc_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_und_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_und_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_und_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/FPU1_u_dpu_special/clk_gate_fdivs_rf_wr_addr_fw0_f1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/FPU1_u_dpu_special/clk_gate_fmac_wr_addr_f1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/FPU1_u_dpu_special/clk_gate_fmac_wr_en_f4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/FPU1_u_dpu_special/clk_gate_fmuld_sign_f1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_FPU1_fp_pipectl_f1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_FPU1_fp_pipectl_f1_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_FPU1_rf_ilock_ctl_fw0_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_FPU1_rf_rd_en_fr2_f1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_FPU1_rf_rd_need_fr1_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_FPU1_rf_wr_when_fw0_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_FPU1_rf_wr_when_fw0_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_FPU1_rf_wr_when_fw0_f4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_FPU1_sel_fml_c_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_array_check_except_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_cond_code_instr1_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_dp_pipectl_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_dp_pipectl_iss_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_head_instr_ret_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_ls_nullptr_expt_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_ls_nullptr_expt_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_mac_fwd_ctl_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_mod_pc_top_bits_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_muls_in_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_no_interrupt_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_pc_instr0_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_pc_instr0_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_pc_instr0_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_pc_instr0_ret_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_pc_instr0_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_r2_w1_where_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_raw_imm_data_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_raw_rf_rd_en_r2_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_rf_rd_addr_r0_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_rf_rd_addr_r1_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_rf_rd_addr_r2_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_rf_rd_need_r0_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_rf_wr_addr_w1_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_rf_wr_src_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/u_dpu_exception/clk_gate_current_type_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_dbg/clk_gate_claim_reg_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_dbg/clk_gate_dbgselfaddr_reg_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_dbg/clk_gate_dscr_dbg_ack_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_dbg/clk_gate_dtrrx_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_dbg/clk_gate_dtrtx_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_dbg/clk_gate_itr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_dbg/clk_gate_load_initial_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_dbg/clk_gate_prdatadbg_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_dbg/clk_gate_pwdatadbg_reg_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_dbg/clk_gate_pwdatadbg_reg_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_dbg/clk_gate_wfar_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_de/clk_gate_JFN1_decoder_fsm_jfn_reg_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_de/clk_gate_NEON1_neon_vld_ctl_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_de/clk_gate_decoder_fsm_ls_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_de/clk_gate_lsm_state_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_JFN1_decode_reg0_jfn_de_reg_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_JFN1_decode_reg0_jfn_de_reg_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_decode_reg0_dp_de_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_decode_reg0_dp_de_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_decode_reg0_ls_de_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_decode_reg0_ls_de_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_decode_reg0_other_de_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_decode_reg0_other_de_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_fifo0_xx_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_fifo0_xx_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_fifo1_xx_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_fifo1_xx_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_fifo2_xx_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_fifo2_xx_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_fifo3_xx_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_fifo3_xx_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_fifo4_xx_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_fifo4_xx_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_fifo5_xx_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_fifo5_xx_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_read_ptr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_valid_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_write_ptr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_alu/clk_gate_alu_data_a_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_alu/clk_gate_alu_data_a_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_alu/clk_gate_alu_data_b_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_alu/clk_gate_alu_data_b_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_alu/clk_gate_alu_data_q_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_alu/clk_gate_alu_mask_data_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_alu/clk_gate_ccflags_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_alu/clk_gate_dp_ex1_ctl_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_alu/clk_gate_dp_wr_ctl_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_alu/clk_gate_dp_wr_ctl_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_alu/clk_gate_shift_carry_valid_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_alu/u_alu_au/clk_gate_sub_operation_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_a_lo_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_acc_sign_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_accum_res_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_accum_res_wr_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_adj_ext_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_adj_val_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_b_hi_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_b_lo_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_do_usad_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_m0_out_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_m1_out_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_m2_out_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_m3_out_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_mult_type_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_store/clk_gate_base_reg_number_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_store/clk_gate_base_reg_number_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_store/clk_gate_base_reg_number_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_store/clk_gate_enable_base_restore_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_store/clk_gate_raw_st_data_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_store/clk_gate_st_data_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_store/clk_gate_st_data_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_etmif/u_dpu_etmif_i/clk_gate_exception_type_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/clk_gate_agu_sub_b_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/clk_gate_algn_size_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/clk_gate_dpu_length_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/clk_gate_dpu_length_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/clk_gate_second_x32_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/clk_gate_v_addr_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/clk_gate_v_addr_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/clk_gate_va_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/clk_gate_cp_other_sec_dc1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry0/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry0/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry1/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry1/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry2/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry2/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry3/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry3/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry4/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry4/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry5/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry5/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry6/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry6/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry7/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry7/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry8/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry8/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry9/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry9/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_swizzle_load/clk_gate_raw_ctl_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_long_rf_rd_addr_r0_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_long_rf_rd_addr_r1_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r00_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r01_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r02_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r03_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r04_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r05_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r06_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r07_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r08_fiq_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r08_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r09_fiq_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r09_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r10_fiq_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r10_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r11_fiq_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r11_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r12_fiq_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r12_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r13_abt_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r13_fiq_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r13_irq_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r13_mon_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r13_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r13_svc_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r13_und_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r14_abt_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r14_fiq_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r14_irq_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r14_mon_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r14_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r14_svc_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r14_und_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5icu/u_ca5icu_cp15/clk_gate_cp15_ack_seen_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5icu/u_ca5icu_cp15/clk_gate_cp15_inval_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_alloc_completed_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_alloc_data_ic1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_cache_almost_hit_ic3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_ctl_addr_31to5_ic3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_ctl_mbist_way_ic1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_ctl_va_ic3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_dataram_strb_prearb_ic1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_dataram_wdata_prearb_ic1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_dataram_wdata_prearb_ic1_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_lfb_arlen_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_lfb_pa_31to11_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_tagram_wdata_prearb_ic1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_tagram_wdata_prearb_ic1_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_cacheable_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_cwf_en_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_packet_valid_seen_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_10/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_11/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_12/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_13/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_14/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_3/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_4/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_5/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_6/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_7/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_8/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_9/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5icu/u_ca5icu_pd/clk_gate_pd_jazelle_en_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5icu/u_ca5icu_pd/clk_gate_pd_rdata_arm_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5icu/u_ca5icu_pd/clk_gate_pd_rdata_arm_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5icu/u_ca5icu_pd/u_ca5icu_pd_thumb/clk_gate_buffer_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5icu/u_ca5icu_pd/u_ca5icu_pd_thumb/clk_gate_fifth_tr_pd0_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5icu/u_ca5icu_pd/u_ca5icu_pd_thumb/clk_gate_raw_encoding_t32_0_pd1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5icu/u_ca5icu_pd/u_ca5icu_pd_thumb/clk_gate_raw_encoding_t32_1_pd1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5icu/u_ca5icu_pd/u_ca5icu_pd_thumb/clk_gate_store_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5icu/u_ca5icu_pd/u_ca5icu_pd_thumb/clk_gate_store_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5icu/u_ca5icu_pd/u_ca5icu_pd_thumb/clk_gate_store_en_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5icu/u_ca5icu_pdc/clk_gate_pdc_addr_first_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5icu/u_ca5icu_pdc/clk_gate_pdc_raw_encoding_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/clk_gate_abort_type_fe3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/clk_gate_abuf_cache_hit_fe3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/clk_gate_abuf_fe3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/clk_gate_abuf_fe3_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/clk_gate_abuf_fe3_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/clk_gate_abuf_fe3_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/clk_gate_agu_a_operand_fe1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/clk_gate_agu_b_operand_fe1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/clk_gate_bbuf_fe3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/clk_gate_bbuf_fe3_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/clk_gate_bbuf_fe3_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/clk_gate_bbuf_utlb_flushed_fe3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/clk_gate_cbuf_fe3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/clk_gate_cbuf_fe3_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/clk_gate_cbuf_utlb_flushed_fe3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/clk_gate_instr_is_thumbee_fe3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/clk_gate_ip_top_buf_fe3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/clk_gate_utlb_flushed_fe2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/clk_gate_va_fe2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/clk_gate_va_fe3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/clk_gate_valid_fe1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_106_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_121_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_137_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_14_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_152_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_168_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_183_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_199_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_214_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_230_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_245_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_29_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_44_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_59_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_75_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_90_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_cm_loop_flag_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_loop_end_reg_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_sp_taken_held_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_ca5pfu_btac/clk_gate_entry0_cmp_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_ca5pfu_btac/clk_gate_entry0_target_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_ca5pfu_btac/clk_gate_entry1_cmp_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_ca5pfu_btac/clk_gate_entry1_target_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_ca5pfu_btac/clk_gate_entry2_cmp_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_ca5pfu_btac/clk_gate_entry2_target_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_ca5pfu_btac/clk_gate_entry3_cmp_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_ca5pfu_btac/clk_gate_entry3_target_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_ca5pfu_btac/clk_gate_in_play_queue_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_ca5pfu_crs/clk_gate_crs_entry0_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_ca5pfu_crs/clk_gate_crs_entry1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_ca5pfu_crs/clk_gate_crs_entry2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_ca5pfu_crs/clk_gate_crs_entry3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry0/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry0/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry1/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry1/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry2/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry2/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry3/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry3/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry4/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry4/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry5/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry5/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry6/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry6/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry7/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry7/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry8/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry8/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry9/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry9/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/clk_gate_drain_count_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_bls_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_data_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_data_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_data_reg_3/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_data_reg_4/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_data_reg_5/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_data_reg_6/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_earlier_hint_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_state_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_state_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_bls_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_data_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_data_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_data_reg_3/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_data_reg_4/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_data_reg_5/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_data_reg_6/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_earlier_hint_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_state_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_state_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_bls_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_data_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_data_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_data_reg_3/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_data_reg_4/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_data_reg_5/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_data_reg_6/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_earlier_hint_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_state_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_state_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_bls_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_data_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_data_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_data_reg_3/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_data_reg_4/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_data_reg_5/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_data_reg_6/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_earlier_hint_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_state_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_state_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_context_id_value_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_context_id_value_s_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_dacr_value_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_dacr_value_s_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_dbgdr0_value_s_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_dbgdr1_value_s_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_nmrr_value_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_nmrr_value_s_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_par_value_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_par_value_s_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_prrr_value_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_prrr_value_s_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_ttbcr_value_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_ttbcr_value_s_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_ttbr0_value_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_ttbr0_value_s_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_ttbr1_value_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_ttbr1_value_s_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5tlb/u_tlb_dbg/clk_gate_cidsr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5tlb/u_tlb_dbg/clk_gate_vcr_reg_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5tlb/u_tlb_dbg/u_tlb_bkpt0/clk_gate_bcr_en_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5tlb/u_tlb_dbg/u_tlb_bkpt0/clk_gate_bvr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5tlb/u_tlb_dbg/u_tlb_bkpt1/clk_gate_bcr_en_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5tlb/u_tlb_dbg/u_tlb_bkpt1/clk_gate_bvr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5tlb/u_tlb_dbg/u_tlb_bkpt2/clk_gate_bcr_en_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5tlb/u_tlb_dbg/u_tlb_bkpt2/clk_gate_bvr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5tlb/u_tlb_dbg/u_tlb_wpt0/clk_gate_wcr_en_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5tlb/u_tlb_dbg/u_tlb_wpt0/clk_gate_wvr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5tlb/u_tlb_dbg/u_tlb_wpt1/clk_gate_wcr_en_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5tlb/u_tlb_dbg/u_tlb_wpt1/clk_gate_wvr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5tlb/u_tlb_lookup/clk_gate_count_inval_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5tlb/u_tlb_lookup/clk_gate_ews_way_bits_pagewalk_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5tlb/u_tlb_lookup/clk_gate_lookup_endian_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5tlb/u_tlb_lookup/clk_gate_lookup_va_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5tlb/u_tlb_lookup/clk_gate_ram_addr_early_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5tlb/u_tlb_lookup/clk_gate_transaction_hitmap_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5tlb/u_tlb_pagewalk/clk_gate_domain_page_table_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5tlb/u_tlb_pagewalk/clk_gate_pagewalk_disable_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5tlb/u_tlb_pagewalk/clk_gate_pagewalk_read_data_capture_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_biu_ar_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_biu_ar_prot_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_biu_aw_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_biu_aw_user_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_biu_dw_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_biu_dw_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_biu_dw_data_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_db_resp_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_rbuf0_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_rbuf0_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_rbuf0_resp_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_rbuf1_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_rbuf1_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_rbuf1_resp_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_rbuf_skid_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_rbuf_skid_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_rbuf_skid_resp_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_lfb_page_index_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_lfb_page_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_lower_dword_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_lower_dword_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_lower_dword_data_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_lower_dword_data_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_lower_dword_data_reg_3/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_lower_dword_data_reg_4/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_lower_dword_data_reg_5/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_lower_dword_data_reg_6/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_lower_dword_locally_modified_bytes_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_upper_dword_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_upper_dword_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_upper_dword_data_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_upper_dword_data_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_upper_dword_data_reg_3/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_upper_dword_data_reg_4/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_upper_dword_data_reg_5/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_upper_dword_data_reg_6/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_lfb_page_index_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_lfb_page_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_lower_dword_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_lower_dword_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_lower_dword_data_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_lower_dword_data_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_lower_dword_data_reg_3/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_lower_dword_data_reg_4/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_lower_dword_data_reg_5/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_lower_dword_data_reg_6/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_lower_dword_locally_modified_bytes_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_upper_dword_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_upper_dword_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_upper_dword_data_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_upper_dword_data_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_upper_dword_data_reg_3/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_upper_dword_data_reg_4/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_upper_dword_data_reg_5/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_upper_dword_data_reg_6/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_linefill/u_prefetch_0/clk_gate_pf_addr0_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_linefill/u_prefetch_0/clk_gate_pf_addr1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_linefill/u_prefetch_0/clk_gate_pf_addr2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_write_address_buffers/clk_gate_waddr_reg_0_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_write_address_buffers/clk_gate_waddr_reg_0__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_write_address_buffers/clk_gate_waddr_reg_1_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_write_address_buffers/clk_gate_waddr_reg_1__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_write_address_buffers/clk_gate_waddr_reg_2_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_write_address_buffers/clk_gate_waddr_reg_2__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_write_address_buffers/clk_gate_write_counter_sodev_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_lower_beat_reg_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_wbuf_slot0_bls_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_wbuf_slot1_bls_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_wbuf_slot2_bls_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_wbuf_slot3_bls_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_10/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_11/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_12/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_13/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_14/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_15/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_16/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_17/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_18/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_19/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_20/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_21/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_22/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_23/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_24/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_25/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_26/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_27/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_28/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_29/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_3/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_30/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_4/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_5/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_6/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_7/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_8/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_9/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dcu/u_cachearb/clk_gate_dc_dirty_data_m1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dcu/u_cachearb/clk_gate_dc_dirty_mbist_strb_m1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dcu/u_cachearb/clk_gate_dc_dirty_mbist_wr_m1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dcu/u_cachearb/clk_gate_dc_tag_addr_m1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dcu/u_cachearb/clk_gate_dc_tag_write_m1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dcu/u_cachearb/clk_gate_dc_tagram_tag_m2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dcu/u_ccbctl/clk_gate_ccb_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dcu/u_ccbctl/clk_gate_ccb_cmd_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dcu/u_ccbctl/clk_gate_ccb_outer_attrs_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dcu/u_ccbctl/clk_gate_ddi_buf_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dcu/u_ccbctl/clk_gate_ddi_buf_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dcu/u_ccbctl/clk_gate_ddi_buf_data_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dcu/u_ccbctl/clk_gate_ddi_buf_data_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dcu/u_cp15/clk_gate_dc_clean_inval_op_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dcu/u_cp15/clk_gate_dcp15_outer_attrs_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dcu/u_cp15/clk_gate_inv_all_count_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dcu/u_cp15fwd/clk_gate_block_count_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dcu/u_cp15fwd/clk_gate_cp_fwd_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dcu/u_cp15fwd/clk_gate_cp_fwd_src_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_data_dc2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_data_dc2_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_data_dc2_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_data_dc2_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_data_dc3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_data_dc3_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_data_dc3_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_data_dc3_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_dcu_load_sameline_dc3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_dcu_tlb_d_page_size_dc1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_dmb_ld_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_exclusive_monitor_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_misc_stall_dc2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_misc_stall_dc3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_ns_dsc_dc2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_p_fault_dc2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_p_fault_dc3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_size_dc3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_store_perm_check_dc1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_va_dc2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_va_dc3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/NEON1_u_dpu_neon_ld/clk_gate_load_buffer_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/NEON1_u_dpu_neon_ld/clk_gate_load_buffer_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/NEON1_u_dpu_neon_ld/clk_gate_load_buffer_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/clk_gate_NEON1_neon_vld_ctl_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/clk_gate_imm_data_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/clk_gate_imm_data_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/clk_gate_ls_rt_data_fw0_f4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/clk_gate_ls_rt_data_fw0_f5_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_clz_input_f4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_clz_input_f4_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_clz_res_f4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_frc_opa_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_frc_opa_f2_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_frc_opa_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_frc_opa_f3_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_frc_opb_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_frc_opb_f2_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_frc_opb_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_frc_opb_f3_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_frc_sres_f5_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_frc_sres_f5_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_frc_sres_f5_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_fused_mac_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_gtfrc_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_ifz_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_ifz_f4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_ifz_f5_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_neon_frc_opc_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_neon_frc_opc_f2_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_neon_frc_opc_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_neon_frc_opc_f3_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_out_format_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_zero_expa_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_a_mant_other_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_acc_exp_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_acc_sub_inc_f5_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_acc_val_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_acc_val_f3_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_b_mant_other_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_b_sign_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_first_cycle_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_in_flushzero_f4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_mant_lz_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_mul_op_a_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_mul_op_a_f2_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_mul_op_a_f2_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_mul_op_b_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_mul_op_b_f2_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_mul_sum_f4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_neg_result_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_neg_result_f4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_neon_mul_sat_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_norm_frac_f5_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_op_c_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_op_c_f2_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_op_c_f2_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_prod_hi_hi_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_prod_hi_lo_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_prod_lo_hi_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_prod_lo_lo_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_raw_neon_force_dn_fz_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_res_sign_f4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_stickybit_f5_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_b_mant_lz_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_div_fsm_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_divisor_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_divisor_f3_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_quot_exp_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_quot_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_quot_f3_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_quot_m1_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_quot_m1_f3_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_raw_mask_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_raw_rem_carry_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_rem_sum_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_rem_sum_f3_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_rem_sum_f3_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_32_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_33_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_34_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_35_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_36_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_37_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_38_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_39_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_40_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_41_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_42_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_43_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_44_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_45_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_46_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_47_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_48_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_49_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_50_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_51_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_52_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_53_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_54_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_55_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_56_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_57_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_58_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_59_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_60_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_61_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_62_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_63_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_0_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_10_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_11_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_12_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_13_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_14_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_15_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_16_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_17_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_18_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_19_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_20_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_21_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_22_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_23_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_24_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_25_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_26_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_27_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_28_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_29_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_30_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_31_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_5_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_6_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_7_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_8_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_9_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rf_rd_addr_fr0_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rf_rd_addr_fr1_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rf_rd_addr_fr2_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_sysreg/clk_gate_enable_f1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_sysreg/clk_gate_fp_cflags_add_f4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_sysreg/clk_gate_fp_cflags_add_f5_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_sysreg/clk_gate_fp_sysreg_addr_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_sysreg/clk_gate_fp_sysreg_wen_f1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_sysreg/clk_gate_fp_sysreg_wen_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_sysreg/clk_gate_fpscr_reg_f5_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_sysreg/clk_gate_st_data_f4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_sysreg/clk_gate_st_data_f5_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_br/clk_gate_br_btac_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_br/clk_gate_br_btac_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_br/clk_gate_br_data_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_br/clk_gate_br_data_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_br/clk_gate_br_data_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_br/clk_gate_br_data_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_br/clk_gate_dpu_br_taken_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_br/clk_gate_dpu_fe_addr_opa_ret_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_br/clk_gate_dpu_fe_addr_opb_ret_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_br/clk_gate_pc_instr0_1to0_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_clock_divider_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_decode_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_decode_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_decode_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_dfar_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_dfar_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_dfsr_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_dfsr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_ifar_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_ifar_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_ifsr_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_ifsr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_mvbar_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_scr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_sctlr_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_sctlr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_tpidrprw_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_tpidrprw_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_tpidruro_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_tpidruro_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_tpidrurw_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_tpidrurw_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_vbar_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_vbar_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_dpu_enable_excl_cache_ctl_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_dpu_pmn_evntbus_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_genblk5_cp_nsfpudis_internal_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_pmn_ccnt_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_pmn_disable_ccnt_when_prohibited_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_pmn_pmn0_evtsel_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_pmn_pmn0_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_pmn_pmn1_evtsel_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_pmn_pmn1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_raw_cp_decode_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_teehbr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/clk_gate_cpsr_ld_data_ret_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/clk_gate_it_cpsr_mask_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/clk_gate_it_cpsr_mask_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/clk_gate_it_cpsr_mask_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/clk_gate_it_cpsr_mask_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/clk_gate_it_cpsr_v_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/clk_gate_psr_wr_en_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/clk_gate_psr_wr_en_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/clk_gate_psr_wr_en_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/clk_gate_raw_psr_wr_en_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_cpsr_ret_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_abt_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_abt_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_abt_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_fiq_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_fiq_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_fiq_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_irq_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_irq_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_irq_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_mon_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_mon_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_mon_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_svc_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_svc_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_svc_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_svc_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_und_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_und_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_und_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/FPU1_u_dpu_special/clk_gate_fdivs_rf_wr_addr_fw0_f1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/FPU1_u_dpu_special/clk_gate_fmac_wr_addr_f1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/FPU1_u_dpu_special/clk_gate_fmac_wr_en_f4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/FPU1_u_dpu_special/clk_gate_fmuld_sign_f1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_FPU1_fp_pipectl_f1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_FPU1_fp_pipectl_f1_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_FPU1_rf_ilock_ctl_fw0_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_FPU1_rf_rd_en_fr2_f1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_FPU1_rf_rd_need_fr1_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_FPU1_rf_wr_when_fw0_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_FPU1_rf_wr_when_fw0_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_FPU1_rf_wr_when_fw0_f4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_FPU1_sel_fml_c_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_array_check_except_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_cond_code_instr1_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_dp_pipectl_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_dp_pipectl_iss_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_head_instr_ret_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_ls_nullptr_expt_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_ls_nullptr_expt_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_mac_fwd_ctl_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_mod_pc_top_bits_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_muls_in_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_no_interrupt_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_pc_instr0_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_pc_instr0_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_pc_instr0_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_pc_instr0_ret_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_pc_instr0_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_r2_w1_where_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_raw_imm_data_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_raw_rf_rd_en_r2_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_rf_rd_addr_r0_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_rf_rd_addr_r1_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_rf_rd_addr_r2_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_rf_rd_need_r0_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_rf_wr_addr_w1_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_rf_wr_src_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/u_dpu_exception/clk_gate_current_type_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_dbg/clk_gate_claim_reg_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_dbg/clk_gate_dbgselfaddr_reg_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_dbg/clk_gate_dscr_dbg_ack_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_dbg/clk_gate_dtrrx_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_dbg/clk_gate_dtrtx_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_dbg/clk_gate_itr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_dbg/clk_gate_load_initial_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_dbg/clk_gate_prdatadbg_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_dbg/clk_gate_pwdatadbg_reg_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_dbg/clk_gate_pwdatadbg_reg_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_dbg/clk_gate_wfar_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_de/clk_gate_JFN1_decoder_fsm_jfn_reg_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_de/clk_gate_NEON1_neon_vld_ctl_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_de/clk_gate_decoder_fsm_ls_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_de/clk_gate_lsm_state_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_JFN1_decode_reg0_jfn_de_reg_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_JFN1_decode_reg0_jfn_de_reg_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_decode_reg0_dp_de_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_decode_reg0_dp_de_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_decode_reg0_ls_de_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_decode_reg0_ls_de_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_decode_reg0_other_de_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_decode_reg0_other_de_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_fifo0_xx_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_fifo0_xx_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_fifo1_xx_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_fifo1_xx_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_fifo2_xx_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_fifo2_xx_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_fifo3_xx_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_fifo3_xx_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_fifo4_xx_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_fifo4_xx_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_fifo5_xx_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_fifo5_xx_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_read_ptr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_valid_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_write_ptr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_alu/clk_gate_alu_data_a_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_alu/clk_gate_alu_data_a_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_alu/clk_gate_alu_data_b_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_alu/clk_gate_alu_data_b_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_alu/clk_gate_alu_data_q_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_alu/clk_gate_alu_mask_data_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_alu/clk_gate_ccflags_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_alu/clk_gate_dp_ex1_ctl_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_alu/clk_gate_dp_wr_ctl_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_alu/clk_gate_dp_wr_ctl_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_alu/clk_gate_shift_carry_valid_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_alu/u_alu_au/clk_gate_sub_operation_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_a_lo_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_acc_sign_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_accum_res_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_accum_res_wr_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_adj_ext_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_adj_val_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_b_hi_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_b_lo_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_do_usad_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_m0_out_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_m1_out_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_m2_out_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_m3_out_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_mult_type_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_store/clk_gate_base_reg_number_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_store/clk_gate_base_reg_number_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_store/clk_gate_base_reg_number_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_store/clk_gate_enable_base_restore_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_store/clk_gate_raw_st_data_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_store/clk_gate_st_data_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_store/clk_gate_st_data_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_etmif/u_dpu_etmif_i/clk_gate_exception_type_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/clk_gate_agu_sub_b_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/clk_gate_algn_size_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/clk_gate_dpu_length_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/clk_gate_dpu_length_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/clk_gate_second_x32_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/clk_gate_v_addr_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/clk_gate_v_addr_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/clk_gate_va_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/clk_gate_cp_other_sec_dc1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry0/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry0/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry1/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry1/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry2/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry2/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry3/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry3/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry4/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry4/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry5/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry5/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry6/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry6/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry7/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry7/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry8/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry8/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry9/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry9/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_swizzle_load/clk_gate_raw_ctl_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_long_rf_rd_addr_r0_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_long_rf_rd_addr_r1_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r00_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r01_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r02_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r03_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r04_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r05_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r06_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r07_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r08_fiq_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r08_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r09_fiq_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r09_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r10_fiq_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r10_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r11_fiq_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r11_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r12_fiq_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r12_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r13_abt_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r13_fiq_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r13_irq_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r13_mon_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r13_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r13_svc_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r13_und_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r14_abt_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r14_fiq_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r14_irq_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r14_mon_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r14_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r14_svc_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r14_und_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5icu/u_ca5icu_cp15/clk_gate_cp15_ack_seen_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5icu/u_ca5icu_cp15/clk_gate_cp15_inval_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_alloc_completed_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_alloc_data_ic1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_cache_almost_hit_ic3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_ctl_addr_31to5_ic3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_ctl_mbist_way_ic1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_ctl_va_ic3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_dataram_strb_prearb_ic1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_dataram_wdata_prearb_ic1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_dataram_wdata_prearb_ic1_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_lfb_arlen_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_lfb_pa_31to11_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_tagram_wdata_prearb_ic1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_tagram_wdata_prearb_ic1_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_cacheable_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_cwf_en_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_packet_valid_seen_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_10/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_11/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_12/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_13/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_14/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_3/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_4/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_5/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_6/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_7/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_8/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_9/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5icu/u_ca5icu_pd/clk_gate_pd_jazelle_en_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5icu/u_ca5icu_pd/clk_gate_pd_rdata_arm_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5icu/u_ca5icu_pd/clk_gate_pd_rdata_arm_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5icu/u_ca5icu_pd/u_ca5icu_pd_thumb/clk_gate_buffer_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5icu/u_ca5icu_pd/u_ca5icu_pd_thumb/clk_gate_fifth_tr_pd0_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5icu/u_ca5icu_pd/u_ca5icu_pd_thumb/clk_gate_raw_encoding_t32_0_pd1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5icu/u_ca5icu_pd/u_ca5icu_pd_thumb/clk_gate_raw_encoding_t32_1_pd1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5icu/u_ca5icu_pd/u_ca5icu_pd_thumb/clk_gate_store_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5icu/u_ca5icu_pd/u_ca5icu_pd_thumb/clk_gate_store_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5icu/u_ca5icu_pd/u_ca5icu_pd_thumb/clk_gate_store_en_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5icu/u_ca5icu_pdc/clk_gate_pdc_addr_first_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5icu/u_ca5icu_pdc/clk_gate_pdc_raw_encoding_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/clk_gate_abort_type_fe3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/clk_gate_abuf_cache_hit_fe3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/clk_gate_abuf_fe3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/clk_gate_abuf_fe3_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/clk_gate_abuf_fe3_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/clk_gate_abuf_fe3_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/clk_gate_agu_a_operand_fe1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/clk_gate_agu_b_operand_fe1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/clk_gate_bbuf_fe3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/clk_gate_bbuf_fe3_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/clk_gate_bbuf_fe3_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/clk_gate_bbuf_utlb_flushed_fe3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/clk_gate_cbuf_fe3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/clk_gate_cbuf_fe3_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/clk_gate_cbuf_utlb_flushed_fe3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/clk_gate_instr_is_thumbee_fe3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/clk_gate_ip_top_buf_fe3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/clk_gate_utlb_flushed_fe2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/clk_gate_va_fe2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/clk_gate_va_fe3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/clk_gate_valid_fe1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_106_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_121_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_137_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_14_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_152_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_168_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_183_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_199_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_214_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_230_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_245_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_29_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_44_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_59_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_75_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_90_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_cm_loop_flag_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_loop_end_reg_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_sp_taken_held_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_ca5pfu_btac/clk_gate_entry0_cmp_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_ca5pfu_btac/clk_gate_entry0_target_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_ca5pfu_btac/clk_gate_entry1_cmp_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_ca5pfu_btac/clk_gate_entry1_target_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_ca5pfu_btac/clk_gate_entry2_cmp_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_ca5pfu_btac/clk_gate_entry2_target_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_ca5pfu_btac/clk_gate_entry3_cmp_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_ca5pfu_btac/clk_gate_entry3_target_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_ca5pfu_btac/clk_gate_in_play_queue_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_ca5pfu_crs/clk_gate_crs_entry0_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_ca5pfu_crs/clk_gate_crs_entry1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_ca5pfu_crs/clk_gate_crs_entry2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_ca5pfu_crs/clk_gate_crs_entry3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry0/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry0/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry1/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry1/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry2/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry2/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry3/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry3/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry4/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry4/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry5/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry5/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry6/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry6/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry7/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry7/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry8/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry8/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry9/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry9/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/clk_gate_drain_count_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_bls_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_data_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_data_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_data_reg_3/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_data_reg_4/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_data_reg_5/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_data_reg_6/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_earlier_hint_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_state_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_state_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_bls_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_data_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_data_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_data_reg_3/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_data_reg_4/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_data_reg_5/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_data_reg_6/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_earlier_hint_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_state_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_state_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_bls_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_data_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_data_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_data_reg_3/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_data_reg_4/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_data_reg_5/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_data_reg_6/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_earlier_hint_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_state_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_state_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_bls_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_data_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_data_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_data_reg_3/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_data_reg_4/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_data_reg_5/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_data_reg_6/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_earlier_hint_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_state_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_state_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_context_id_value_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_context_id_value_s_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_dacr_value_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_dacr_value_s_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_dbgdr0_value_s_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_dbgdr1_value_s_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_nmrr_value_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_nmrr_value_s_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_par_value_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_par_value_s_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_prrr_value_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_prrr_value_s_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_ttbcr_value_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_ttbcr_value_s_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_ttbr0_value_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_ttbr0_value_s_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_ttbr1_value_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_ttbr1_value_s_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5tlb/u_tlb_dbg/clk_gate_cidsr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5tlb/u_tlb_dbg/clk_gate_vcr_reg_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5tlb/u_tlb_dbg/u_tlb_bkpt0/clk_gate_bcr_en_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5tlb/u_tlb_dbg/u_tlb_bkpt0/clk_gate_bvr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5tlb/u_tlb_dbg/u_tlb_bkpt1/clk_gate_bcr_en_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5tlb/u_tlb_dbg/u_tlb_bkpt1/clk_gate_bvr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5tlb/u_tlb_dbg/u_tlb_bkpt2/clk_gate_bcr_en_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5tlb/u_tlb_dbg/u_tlb_bkpt2/clk_gate_bvr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5tlb/u_tlb_dbg/u_tlb_wpt0/clk_gate_wcr_en_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5tlb/u_tlb_dbg/u_tlb_wpt0/clk_gate_wvr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5tlb/u_tlb_dbg/u_tlb_wpt1/clk_gate_wcr_en_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5tlb/u_tlb_dbg/u_tlb_wpt1/clk_gate_wvr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5tlb/u_tlb_lookup/clk_gate_count_inval_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5tlb/u_tlb_lookup/clk_gate_ews_way_bits_pagewalk_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5tlb/u_tlb_lookup/clk_gate_lookup_endian_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5tlb/u_tlb_lookup/clk_gate_lookup_va_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5tlb/u_tlb_lookup/clk_gate_ram_addr_early_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5tlb/u_tlb_lookup/clk_gate_transaction_hitmap_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5tlb/u_tlb_pagewalk/clk_gate_domain_page_table_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5tlb/u_tlb_pagewalk/clk_gate_pagewalk_disable_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5tlb/u_tlb_pagewalk/clk_gate_pagewalk_read_data_capture_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_biu_ar_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_biu_ar_prot_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_biu_aw_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_biu_aw_user_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_biu_dw_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_biu_dw_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_biu_dw_data_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_db_resp_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_rbuf0_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_rbuf0_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_rbuf0_resp_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_rbuf1_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_rbuf1_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_rbuf1_resp_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_rbuf_skid_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_rbuf_skid_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_axi_interface/clk_gate_rbuf_skid_resp_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_lfb_page_index_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_lfb_page_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_lower_dword_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_lower_dword_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_lower_dword_data_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_lower_dword_data_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_lower_dword_data_reg_3/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_lower_dword_data_reg_4/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_lower_dword_data_reg_5/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_lower_dword_data_reg_6/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_lower_dword_locally_modified_bytes_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_upper_dword_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_upper_dword_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_upper_dword_data_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_upper_dword_data_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_upper_dword_data_reg_3/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_upper_dword_data_reg_4/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_upper_dword_data_reg_5/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_0/clk_gate_upper_dword_data_reg_6/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_lfb_page_index_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_lfb_page_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_lower_dword_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_lower_dword_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_lower_dword_data_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_lower_dword_data_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_lower_dword_data_reg_3/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_lower_dword_data_reg_4/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_lower_dword_data_reg_5/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_lower_dword_data_reg_6/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_lower_dword_locally_modified_bytes_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_upper_dword_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_upper_dword_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_upper_dword_data_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_upper_dword_data_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_upper_dword_data_reg_3/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_upper_dword_data_reg_4/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_upper_dword_data_reg_5/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_linefill/u_linefill_buffer_1/clk_gate_upper_dword_data_reg_6/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_linefill/u_prefetch_0/clk_gate_pf_addr0_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_linefill/u_prefetch_0/clk_gate_pf_addr1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_linefill/u_prefetch_0/clk_gate_pf_addr2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_write_address_buffers/clk_gate_waddr_reg_0_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_write_address_buffers/clk_gate_waddr_reg_0__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_write_address_buffers/clk_gate_waddr_reg_1_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_write_address_buffers/clk_gate_waddr_reg_1__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_write_address_buffers/clk_gate_waddr_reg_2_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_write_address_buffers/clk_gate_waddr_reg_2__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_write_address_buffers/clk_gate_write_counter_sodev_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_lower_beat_reg_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_wbuf_slot0_bls_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_wbuf_slot1_bls_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_wbuf_slot2_bls_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_wbuf_slot3_bls_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_10/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_11/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_12/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_13/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_14/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_15/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_16/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_17/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_18/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_19/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_20/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_21/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_22/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_23/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_24/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_25/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_26/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_27/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_28/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_29/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_3/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_30/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_4/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_5/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_6/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_7/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_8/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5biu/u_write_arbiter/clk_gate_write_buffer_data_reg_9/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dcu/u_cachearb/clk_gate_dc_dirty_data_m1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dcu/u_cachearb/clk_gate_dc_dirty_mbist_strb_m1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dcu/u_cachearb/clk_gate_dc_dirty_mbist_wr_m1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dcu/u_cachearb/clk_gate_dc_tag_addr_m1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dcu/u_cachearb/clk_gate_dc_tag_write_m1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dcu/u_cachearb/clk_gate_dc_tagram_tag_m2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dcu/u_ccbctl/clk_gate_ccb_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dcu/u_ccbctl/clk_gate_ccb_cmd_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dcu/u_ccbctl/clk_gate_ccb_outer_attrs_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dcu/u_ccbctl/clk_gate_ddi_buf_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dcu/u_ccbctl/clk_gate_ddi_buf_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dcu/u_ccbctl/clk_gate_ddi_buf_data_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dcu/u_ccbctl/clk_gate_ddi_buf_data_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dcu/u_cp15/clk_gate_dc_clean_inval_op_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dcu/u_cp15/clk_gate_dcp15_outer_attrs_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dcu/u_cp15/clk_gate_inv_all_count_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dcu/u_cp15fwd/clk_gate_block_count_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dcu/u_cp15fwd/clk_gate_cp_fwd_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dcu/u_cp15fwd/clk_gate_cp_fwd_src_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_data_dc2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_data_dc2_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_data_dc2_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_data_dc2_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_data_dc3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_data_dc3_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_data_dc3_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_data_dc3_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_dcu_load_sameline_dc3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_dcu_tlb_d_page_size_dc1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_dmb_ld_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_exclusive_monitor_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_misc_stall_dc2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_misc_stall_dc3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_ns_dsc_dc2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_p_fault_dc2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_p_fault_dc3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_size_dc3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_store_perm_check_dc1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_va_dc2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dcu/u_lspipe/clk_gate_va_dc3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/NEON1_u_dpu_neon_ld/clk_gate_load_buffer_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/NEON1_u_dpu_neon_ld/clk_gate_load_buffer_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/NEON1_u_dpu_neon_ld/clk_gate_load_buffer_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/clk_gate_NEON1_neon_vld_ctl_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/clk_gate_imm_data_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/clk_gate_imm_data_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/clk_gate_ls_rt_data_fw0_f4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/clk_gate_ls_rt_data_fw0_f5_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_clz_input_f4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_clz_input_f4_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_clz_res_f4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_frc_opa_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_frc_opa_f2_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_frc_opa_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_frc_opa_f3_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_frc_opb_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_frc_opb_f2_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_frc_opb_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_frc_opb_f3_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_frc_sres_f5_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_frc_sres_f5_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_frc_sres_f5_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_fused_mac_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_gtfrc_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_ifz_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_ifz_f4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_ifz_f5_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_neon_frc_opc_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_neon_frc_opc_f2_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_neon_frc_opc_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_neon_frc_opc_f3_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_out_format_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_alu/clk_gate_zero_expa_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_a_mant_other_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_acc_exp_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_acc_sub_inc_f5_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_acc_val_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_acc_val_f3_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_b_mant_other_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_b_sign_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_first_cycle_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_in_flushzero_f4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_mant_lz_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_mul_op_a_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_mul_op_a_f2_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_mul_op_a_f2_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_mul_op_b_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_mul_op_b_f2_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_mul_sum_f4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_neg_result_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_neg_result_f4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_neon_mul_sat_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_norm_frac_f5_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_op_c_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_op_c_f2_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_op_c_f2_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_prod_hi_hi_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_prod_hi_lo_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_prod_lo_hi_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_prod_lo_lo_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_raw_neon_force_dn_fz_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_res_sign_f4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/clk_gate_stickybit_f5_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_b_mant_lz_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_div_fsm_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_divisor_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_divisor_f3_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_quot_exp_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_quot_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_quot_f3_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_quot_m1_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_quot_m1_f3_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_raw_mask_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_raw_rem_carry_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_rem_sum_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_rem_sum_f3_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_dp/u_ca5dpu_fp_mul/u_fp_div/clk_gate_rem_sum_f3_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_32_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_33_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_34_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_35_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_36_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_37_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_38_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_39_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_40_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_41_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_42_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_43_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_44_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_45_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_46_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_47_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_48_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_49_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_50_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_51_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_52_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_53_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_54_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_55_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_56_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_57_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_58_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_59_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_60_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_61_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_62_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_NEON1_rbank_63_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_0_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_10_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_11_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_12_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_13_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_14_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_15_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_16_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_17_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_18_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_19_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_20_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_21_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_22_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_23_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_24_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_25_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_26_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_27_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_28_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_29_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_30_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_31_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_5_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_6_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_7_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_8_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rbank_9_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rf_rd_addr_fr0_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rf_rd_addr_fr1_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_regbank/clk_gate_rf_rd_addr_fr2_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_sysreg/clk_gate_enable_f1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_sysreg/clk_gate_fp_cflags_add_f4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_sysreg/clk_gate_fp_cflags_add_f5_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_sysreg/clk_gate_fp_sysreg_addr_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_sysreg/clk_gate_fp_sysreg_wen_f1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_sysreg/clk_gate_fp_sysreg_wen_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_sysreg/clk_gate_fpscr_reg_f5_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_sysreg/clk_gate_st_data_f4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/FPU1_u_dpu_fp_sysreg/clk_gate_st_data_f5_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_br/clk_gate_br_btac_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_br/clk_gate_br_btac_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_br/clk_gate_br_data_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_br/clk_gate_br_data_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_br/clk_gate_br_data_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_br/clk_gate_br_data_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_br/clk_gate_dpu_br_taken_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_br/clk_gate_dpu_fe_addr_opa_ret_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_br/clk_gate_dpu_fe_addr_opb_ret_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_br/clk_gate_pc_instr0_1to0_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_clock_divider_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_decode_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_decode_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_decode_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_dfar_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_dfar_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_dfsr_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_dfsr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_ifar_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_ifar_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_ifsr_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_ifsr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_mvbar_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_scr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_sctlr_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_sctlr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_tpidrprw_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_tpidrprw_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_tpidruro_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_tpidruro_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_tpidrurw_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_tpidrurw_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_vbar_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_cp_vbar_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_dpu_enable_excl_cache_ctl_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_dpu_pmn_evntbus_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_genblk5_cp_nsfpudis_internal_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_pmn_ccnt_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_pmn_disable_ccnt_when_prohibited_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_pmn_pmn0_evtsel_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_pmn_pmn0_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_pmn_pmn1_evtsel_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_pmn_pmn1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_raw_cp_decode_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cp/clk_gate_teehbr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/clk_gate_cpsr_ld_data_ret_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/clk_gate_it_cpsr_mask_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/clk_gate_it_cpsr_mask_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/clk_gate_it_cpsr_mask_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/clk_gate_it_cpsr_mask_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/clk_gate_it_cpsr_v_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/clk_gate_psr_wr_en_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/clk_gate_psr_wr_en_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/clk_gate_psr_wr_en_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/clk_gate_raw_psr_wr_en_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_cpsr_ret_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_abt_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_abt_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_abt_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_fiq_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_fiq_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_fiq_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_irq_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_irq_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_irq_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_mon_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_mon_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_mon_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_svc_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_svc_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_svc_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_svc_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_und_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_und_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_cpsr/u_psr_rf/clk_gate_spsr_und_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/FPU1_u_dpu_special/clk_gate_fdivs_rf_wr_addr_fw0_f1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/FPU1_u_dpu_special/clk_gate_fmac_wr_addr_f1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/FPU1_u_dpu_special/clk_gate_fmac_wr_en_f4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/FPU1_u_dpu_special/clk_gate_fmuld_sign_f1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_FPU1_fp_pipectl_f1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_FPU1_fp_pipectl_f1_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_FPU1_rf_ilock_ctl_fw0_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_FPU1_rf_rd_en_fr2_f1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_FPU1_rf_rd_need_fr1_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_FPU1_rf_wr_when_fw0_f2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_FPU1_rf_wr_when_fw0_f3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_FPU1_rf_wr_when_fw0_f4_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_FPU1_sel_fml_c_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_array_check_except_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_cond_code_instr1_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_dp_pipectl_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_dp_pipectl_iss_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_head_instr_ret_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_ls_nullptr_expt_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_ls_nullptr_expt_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_mac_fwd_ctl_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_mod_pc_top_bits_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_muls_in_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_no_interrupt_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_pc_instr0_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_pc_instr0_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_pc_instr0_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_pc_instr0_ret_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_pc_instr0_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_r2_w1_where_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_raw_imm_data_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_raw_rf_rd_en_r2_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_rf_rd_addr_r0_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_rf_rd_addr_r1_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_rf_rd_addr_r2_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_rf_rd_need_r0_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_rf_wr_addr_w1_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/clk_gate_rf_wr_src_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ctl/u_dpu_exception/clk_gate_current_type_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_dbg/clk_gate_claim_reg_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_dbg/clk_gate_dbgselfaddr_reg_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_dbg/clk_gate_dscr_dbg_ack_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_dbg/clk_gate_dtrrx_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_dbg/clk_gate_dtrtx_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_dbg/clk_gate_itr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_dbg/clk_gate_load_initial_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_dbg/clk_gate_prdatadbg_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_dbg/clk_gate_pwdatadbg_reg_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_dbg/clk_gate_pwdatadbg_reg_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_dbg/clk_gate_wfar_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_de/clk_gate_JFN1_decoder_fsm_jfn_reg_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_de/clk_gate_NEON1_neon_vld_ctl_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_de/clk_gate_decoder_fsm_ls_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_de/clk_gate_lsm_state_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_JFN1_decode_reg0_jfn_de_reg_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_JFN1_decode_reg0_jfn_de_reg_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_decode_reg0_dp_de_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_decode_reg0_dp_de_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_decode_reg0_ls_de_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_decode_reg0_ls_de_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_decode_reg0_other_de_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_decode_reg0_other_de_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_fifo0_xx_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_fifo0_xx_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_fifo1_xx_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_fifo1_xx_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_fifo2_xx_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_fifo2_xx_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_fifo3_xx_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_fifo3_xx_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_fifo4_xx_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_fifo4_xx_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_fifo5_xx_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_fifo5_xx_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_read_ptr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_valid_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_de/u_iq/clk_gate_write_ptr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_alu/clk_gate_alu_data_a_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_alu/clk_gate_alu_data_a_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_alu/clk_gate_alu_data_b_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_alu/clk_gate_alu_data_b_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_alu/clk_gate_alu_data_q_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_alu/clk_gate_alu_mask_data_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_alu/clk_gate_ccflags_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_alu/clk_gate_dp_ex1_ctl_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_alu/clk_gate_dp_wr_ctl_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_alu/clk_gate_dp_wr_ctl_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_alu/clk_gate_shift_carry_valid_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_alu/u_alu_au/clk_gate_sub_operation_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_a_lo_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_acc_sign_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_accum_res_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_accum_res_wr_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_adj_ext_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_adj_val_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_b_hi_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_b_lo_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_do_usad_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_m0_out_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_m1_out_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_m2_out_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_m3_out_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_mac/clk_gate_mult_type_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_store/clk_gate_base_reg_number_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_store/clk_gate_base_reg_number_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_store/clk_gate_base_reg_number_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_store/clk_gate_enable_base_restore_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_store/clk_gate_raw_st_data_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_store/clk_gate_st_data_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_dp/u_store/clk_gate_st_data_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_etmif/u_dpu_etmif_i/clk_gate_exception_type_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/clk_gate_agu_sub_b_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/clk_gate_algn_size_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/clk_gate_dpu_length_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/clk_gate_dpu_length_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/clk_gate_second_x32_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/clk_gate_v_addr_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/clk_gate_v_addr_ex2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/clk_gate_va_ex1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/clk_gate_cp_other_sec_dc1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry0/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry0/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry1/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry1/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry2/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry2/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry3/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry3/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry4/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry4/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry5/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry5/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry6/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry6/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry7/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry7/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry8/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry8/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry9/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_agu/u_entry9/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_ldst/u_swizzle_load/clk_gate_raw_ctl_wr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_long_rf_rd_addr_r0_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_long_rf_rd_addr_r1_iss_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r00_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r01_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r02_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r03_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r04_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r05_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r06_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r07_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r08_fiq_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r08_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r09_fiq_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r09_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r10_fiq_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r10_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r11_fiq_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r11_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r12_fiq_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r12_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r13_abt_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r13_fiq_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r13_irq_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r13_mon_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r13_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r13_svc_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r13_und_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r14_abt_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r14_fiq_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r14_irq_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r14_mon_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r14_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r14_svc_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5dpu/u_dpu_regbank/clk_gate_rbank_r14_und_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5icu/u_ca5icu_cp15/clk_gate_cp15_ack_seen_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5icu/u_ca5icu_cp15/clk_gate_cp15_inval_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_alloc_completed_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_alloc_data_ic1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_cache_almost_hit_ic3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_ctl_addr_31to5_ic3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_ctl_mbist_way_ic1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_ctl_va_ic3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_dataram_strb_prearb_ic1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_dataram_wdata_prearb_ic1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_dataram_wdata_prearb_ic1_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_lfb_arlen_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_lfb_pa_31to11_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_tagram_wdata_prearb_ic1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5icu/u_ca5icu_ctl/clk_gate_tagram_wdata_prearb_ic1_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_cacheable_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_cwf_en_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_packet_valid_seen_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_10/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_11/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_12/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_13/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_14/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_3/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_4/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_5/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_6/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_7/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_8/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5icu/u_ca5icu_lfb/clk_gate_lfb_reg_9/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5icu/u_ca5icu_pd/clk_gate_pd_jazelle_en_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5icu/u_ca5icu_pd/clk_gate_pd_rdata_arm_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5icu/u_ca5icu_pd/clk_gate_pd_rdata_arm_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5icu/u_ca5icu_pd/u_ca5icu_pd_thumb/clk_gate_buffer_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5icu/u_ca5icu_pd/u_ca5icu_pd_thumb/clk_gate_fifth_tr_pd0_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5icu/u_ca5icu_pd/u_ca5icu_pd_thumb/clk_gate_raw_encoding_t32_0_pd1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5icu/u_ca5icu_pd/u_ca5icu_pd_thumb/clk_gate_raw_encoding_t32_1_pd1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5icu/u_ca5icu_pd/u_ca5icu_pd_thumb/clk_gate_store_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5icu/u_ca5icu_pd/u_ca5icu_pd_thumb/clk_gate_store_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5icu/u_ca5icu_pd/u_ca5icu_pd_thumb/clk_gate_store_en_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5icu/u_ca5icu_pdc/clk_gate_pdc_addr_first_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5icu/u_ca5icu_pdc/clk_gate_pdc_raw_encoding_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/clk_gate_abort_type_fe3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/clk_gate_abuf_cache_hit_fe3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/clk_gate_abuf_fe3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/clk_gate_abuf_fe3_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/clk_gate_abuf_fe3_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/clk_gate_abuf_fe3_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/clk_gate_agu_a_operand_fe1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/clk_gate_agu_b_operand_fe1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/clk_gate_bbuf_fe3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/clk_gate_bbuf_fe3_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/clk_gate_bbuf_fe3_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/clk_gate_bbuf_utlb_flushed_fe3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/clk_gate_cbuf_fe3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/clk_gate_cbuf_fe3_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/clk_gate_cbuf_utlb_flushed_fe3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/clk_gate_instr_is_thumbee_fe3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/clk_gate_ip_top_buf_fe3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/clk_gate_utlb_flushed_fe2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/clk_gate_va_fe2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/clk_gate_va_fe3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/clk_gate_valid_fe1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_106_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_121_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_137_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_14_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_152_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_168_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_183_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_199_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_214_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_230_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_245_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_29_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_44_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_59_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_75_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_bht_reg_90_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_cm_loop_flag_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_loop_end_reg_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_ca5pfu_bpd/clk_gate_sp_taken_held_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_ca5pfu_btac/clk_gate_entry0_cmp_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_ca5pfu_btac/clk_gate_entry0_target_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_ca5pfu_btac/clk_gate_entry1_cmp_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_ca5pfu_btac/clk_gate_entry1_target_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_ca5pfu_btac/clk_gate_entry2_cmp_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_ca5pfu_btac/clk_gate_entry2_target_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_ca5pfu_btac/clk_gate_entry3_cmp_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_ca5pfu_btac/clk_gate_entry3_target_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_ca5pfu_btac/clk_gate_in_play_queue_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_ca5pfu_crs/clk_gate_crs_entry0_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_ca5pfu_crs/clk_gate_crs_entry1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_ca5pfu_crs/clk_gate_crs_entry2_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_ca5pfu_crs/clk_gate_crs_entry3_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry0/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry0/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry1/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry1/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry2/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry2/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry3/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry3/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry4/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry4/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry5/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry5/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry6/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry6/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry7/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry7/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry8/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry8/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry9/clk_gate_utlb_entry_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5pfu/u_pfu_utlb/u_entry9/clk_gate_utlb_entry_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/clk_gate_drain_count_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_bls_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_data_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_data_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_data_reg_3/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_data_reg_4/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_data_reg_5/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_data_reg_6/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_earlier_hint_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_state_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot0/clk_gate_slot_state_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_bls_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_data_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_data_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_data_reg_3/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_data_reg_4/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_data_reg_5/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_data_reg_6/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_earlier_hint_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_state_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot1/clk_gate_slot_state_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_bls_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_data_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_data_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_data_reg_3/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_data_reg_4/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_data_reg_5/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_data_reg_6/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_earlier_hint_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_state_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot2/clk_gate_slot_state_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_bls_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_data_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_data_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_data_reg_3/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_data_reg_4/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_data_reg_5/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_data_reg_6/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_earlier_hint_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_state_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5stb/u_slot3/clk_gate_slot_state_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_context_id_value_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_context_id_value_s_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_dacr_value_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_dacr_value_s_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_dbgdr0_value_s_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_dbgdr1_value_s_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_nmrr_value_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_nmrr_value_s_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_par_value_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_par_value_s_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_prrr_value_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_prrr_value_s_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_ttbcr_value_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_ttbcr_value_s_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_ttbr0_value_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_ttbr0_value_s_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_ttbr1_value_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5tlb/u_tlb_cp_regs/clk_gate_ttbr1_value_s_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5tlb/u_tlb_dbg/clk_gate_cidsr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5tlb/u_tlb_dbg/clk_gate_vcr_reg_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5tlb/u_tlb_dbg/u_tlb_bkpt0/clk_gate_bcr_en_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5tlb/u_tlb_dbg/u_tlb_bkpt0/clk_gate_bvr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5tlb/u_tlb_dbg/u_tlb_bkpt1/clk_gate_bcr_en_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5tlb/u_tlb_dbg/u_tlb_bkpt1/clk_gate_bvr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5tlb/u_tlb_dbg/u_tlb_bkpt2/clk_gate_bcr_en_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5tlb/u_tlb_dbg/u_tlb_bkpt2/clk_gate_bvr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5tlb/u_tlb_dbg/u_tlb_wpt0/clk_gate_wcr_en_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5tlb/u_tlb_dbg/u_tlb_wpt0/clk_gate_wvr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5tlb/u_tlb_dbg/u_tlb_wpt1/clk_gate_wcr_en_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5tlb/u_tlb_dbg/u_tlb_wpt1/clk_gate_wvr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5tlb/u_tlb_lookup/clk_gate_count_inval_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5tlb/u_tlb_lookup/clk_gate_ews_way_bits_pagewalk_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5tlb/u_tlb_lookup/clk_gate_lookup_endian_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5tlb/u_tlb_lookup/clk_gate_lookup_va_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5tlb/u_tlb_lookup/clk_gate_ram_addr_early_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5tlb/u_tlb_lookup/clk_gate_transaction_hitmap_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5tlb/u_tlb_pagewalk/clk_gate_domain_page_table_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5tlb/u_tlb_pagewalk/clk_gate_pagewalk_disable_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5tlb/u_tlb_pagewalk/clk_gate_pagewalk_read_data_capture_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/l_gen_req_buff_0__u_scu_req_buff/clk_gate_req_buff_addr_pre_acp_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/l_gen_req_buff_0__u_scu_req_buff/clk_gate_req_buff_force_to_ext1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/clk_gate_genblk1_req_buff_type_reg_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/clk_gate_req_buff_addr_pre_acp_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/clk_gate_genblk1_req_buff_type_reg_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/clk_gate_req_buff_addr_pre_acp_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/u_scu_cpuslv_ar_l2mreq/clk_gate_sel_buff_reg_0_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/u_scu_cpuslv_ar_tagctlreq/clk_gate_sel_tagctl_buff_anycomplete_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_aw/l_gen_aw_buff_0__u_scu_aw_buff/clk_gate_gen_aw_req_read_id_blk_req_buff_aw_read_id_reg_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_aw/l_gen_aw_buff_0__u_scu_aw_buff/clk_gate_req_buff_addr_pre_acp_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_aw/u_scu_idcounter_devso/clk_gate_os_count_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_aw/u_scu_idcounter_nshc/clk_gate_os_count_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_dw/clk_gate_dw_data_buff_reg_0_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_dw/clk_gate_dw_data_buff_reg_0__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_dw/clk_gate_dw_data_buff_reg_0__1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_dw/clk_gate_dw_data_buff_reg_1_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_dw/clk_gate_dw_data_buff_reg_1__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_dw/clk_gate_dw_data_buff_reg_1__1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_dw/clk_gate_dw_strb_buff_reg_0_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_dw/clk_gate_gen_cpu_db_buffer_blk_db_id_buff_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_dw/clk_gate_merge_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_cpuslv_dr/clk_gate_requester_dr_data_buff_reg_0_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_cpuslv_dr/clk_gate_requester_dr_data_buff_reg_0__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_cpuslv_dr/clk_gate_requester_dr_last_buff_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/l_gen_req_buff_0__u_scu_req_buff/clk_gate_req_buff_addr_pre_acp_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/l_gen_req_buff_0__u_scu_req_buff/clk_gate_req_buff_force_to_ext1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/clk_gate_genblk1_req_buff_type_reg_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/clk_gate_req_buff_addr_pre_acp_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/clk_gate_genblk1_req_buff_type_reg_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/clk_gate_req_buff_addr_pre_acp_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/u_scu_cpuslv_ar_l2mreq/clk_gate_sel_buff_reg_0_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/u_scu_cpuslv_ar_tagctlreq/clk_gate_sel_tagctl_buff_anycomplete_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_aw/l_gen_aw_buff_0__u_scu_aw_buff/clk_gate_gen_aw_req_read_id_blk_req_buff_aw_read_id_reg_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_aw/l_gen_aw_buff_0__u_scu_aw_buff/clk_gate_req_buff_addr_pre_acp_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_aw/u_scu_idcounter_devso/clk_gate_os_count_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_aw/u_scu_idcounter_nshc/clk_gate_os_count_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_dw/clk_gate_dw_data_buff_reg_0_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_dw/clk_gate_dw_data_buff_reg_0__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_dw/clk_gate_dw_data_buff_reg_0__1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_dw/clk_gate_dw_data_buff_reg_1_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_dw/clk_gate_dw_data_buff_reg_1__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_dw/clk_gate_dw_data_buff_reg_1__1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_dw/clk_gate_dw_strb_buff_reg_0_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_dw/clk_gate_gen_cpu_db_buffer_blk_db_id_buff_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_dw/clk_gate_merge_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_cpuslv_dr/clk_gate_requester_dr_data_buff_reg_0_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_cpuslv_dr/clk_gate_requester_dr_data_buff_reg_0__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_cpuslv_dr/clk_gate_requester_dr_last_buff_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/l_gen_req_buff_0__u_scu_req_buff/clk_gate_req_buff_addr_pre_acp_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/l_gen_req_buff_0__u_scu_req_buff/clk_gate_req_buff_force_to_ext1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/clk_gate_genblk1_req_buff_type_reg_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/clk_gate_req_buff_addr_pre_acp_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/clk_gate_genblk1_req_buff_type_reg_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/clk_gate_req_buff_addr_pre_acp_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/u_scu_cpuslv_ar_l2mreq/clk_gate_sel_buff_reg_0_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/u_scu_cpuslv_ar_tagctlreq/clk_gate_sel_tagctl_buff_anycomplete_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_aw/l_gen_aw_buff_0__u_scu_aw_buff/clk_gate_gen_aw_req_read_id_blk_req_buff_aw_read_id_reg_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_aw/l_gen_aw_buff_0__u_scu_aw_buff/clk_gate_req_buff_addr_pre_acp_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_aw/u_scu_idcounter_devso/clk_gate_os_count_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_aw/u_scu_idcounter_nshc/clk_gate_os_count_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_dw/clk_gate_dw_data_buff_reg_0_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_dw/clk_gate_dw_data_buff_reg_0__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_dw/clk_gate_dw_data_buff_reg_0__1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_dw/clk_gate_dw_data_buff_reg_1_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_dw/clk_gate_dw_data_buff_reg_1__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_dw/clk_gate_dw_data_buff_reg_1__1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_dw/clk_gate_dw_strb_buff_reg_0_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_dw/clk_gate_gen_cpu_db_buffer_blk_db_id_buff_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_dw/clk_gate_merge_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_cpuslv_dr/clk_gate_requester_dr_data_buff_reg_0_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_cpuslv_dr/clk_gate_requester_dr_data_buff_reg_0__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_cpuslv_dr/clk_gate_requester_dr_last_buff_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/l_gen_req_buff_0__u_scu_req_buff/clk_gate_req_buff_addr_pre_acp_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/l_gen_req_buff_0__u_scu_req_buff/clk_gate_req_buff_force_to_ext1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/clk_gate_genblk1_req_buff_type_reg_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/clk_gate_req_buff_addr_pre_acp_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/clk_gate_genblk1_req_buff_type_reg_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/clk_gate_req_buff_addr_pre_acp_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/u_scu_cpuslv_ar_l2mreq/clk_gate_sel_buff_reg_0_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/u_scu_cpuslv_ar_tagctlreq/clk_gate_sel_tagctl_buff_anycomplete_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_aw/l_gen_aw_buff_0__u_scu_aw_buff/clk_gate_gen_aw_req_read_id_blk_req_buff_aw_read_id_reg_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_aw/l_gen_aw_buff_0__u_scu_aw_buff/clk_gate_req_buff_addr_pre_acp_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_aw/u_scu_idcounter_devso/clk_gate_os_count_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_aw/u_scu_idcounter_nshc/clk_gate_os_count_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_dw/clk_gate_dw_data_buff_reg_0_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_dw/clk_gate_dw_data_buff_reg_0__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_dw/clk_gate_dw_data_buff_reg_0__1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_dw/clk_gate_dw_data_buff_reg_1_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_dw/clk_gate_dw_data_buff_reg_1__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_dw/clk_gate_dw_data_buff_reg_1__1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_dw/clk_gate_dw_strb_buff_reg_0_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_dw/clk_gate_gen_cpu_db_buffer_blk_db_id_buff_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_dw/clk_gate_merge_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_cpuslv_dr/clk_gate_requester_dr_data_buff_reg_0_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_cpuslv_dr/clk_gate_requester_dr_data_buff_reg_0__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_cpuslv_dr/clk_gate_requester_dr_last_buff_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_0_u_ca5scu_timers_0/clk_gate_tim_clk_counter_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_0_u_ca5scu_timers_0/clk_gate_tim_counter_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_0_u_ca5scu_timers_0/clk_gate_tim_interrupt_enable_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_0_u_ca5scu_timers_0/clk_gate_tim_load_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_0_u_ca5scu_timers_0/clk_gate_wdog_clk_counter_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_0_u_ca5scu_timers_0/clk_gate_wdog_counter_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_0_u_ca5scu_timers_0/clk_gate_wdog_interrupt_enable_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_0_u_ca5scu_timers_0/clk_gate_wdog_load_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_1_u_ca5scu_timers_1/clk_gate_tim_clk_counter_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_1_u_ca5scu_timers_1/clk_gate_tim_counter_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_1_u_ca5scu_timers_1/clk_gate_tim_interrupt_enable_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_1_u_ca5scu_timers_1/clk_gate_tim_load_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_1_u_ca5scu_timers_1/clk_gate_wdog_clk_counter_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_1_u_ca5scu_timers_1/clk_gate_wdog_counter_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_1_u_ca5scu_timers_1/clk_gate_wdog_interrupt_enable_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_1_u_ca5scu_timers_1/clk_gate_wdog_load_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_2_u_ca5scu_timers_2/clk_gate_tim_clk_counter_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_2_u_ca5scu_timers_2/clk_gate_tim_counter_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_2_u_ca5scu_timers_2/clk_gate_tim_interrupt_enable_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_2_u_ca5scu_timers_2/clk_gate_tim_load_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_2_u_ca5scu_timers_2/clk_gate_wdog_clk_counter_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_2_u_ca5scu_timers_2/clk_gate_wdog_counter_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_2_u_ca5scu_timers_2/clk_gate_wdog_interrupt_enable_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_2_u_ca5scu_timers_2/clk_gate_wdog_load_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_3_u_ca5scu_timers_3/clk_gate_tim_clk_counter_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_3_u_ca5scu_timers_3/clk_gate_tim_counter_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_3_u_ca5scu_timers_3/clk_gate_tim_interrupt_enable_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_3_u_ca5scu_timers_3/clk_gate_tim_load_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_3_u_ca5scu_timers_3/clk_gate_wdog_clk_counter_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_3_u_ca5scu_timers_3/clk_gate_wdog_counter_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_3_u_ca5scu_timers_3/clk_gate_wdog_interrupt_enable_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_3_u_ca5scu_timers_3/clk_gate_wdog_load_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/l_gen_ic_intf_0__genblk1_u_interface/clk_gate_active_irq_priority_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/l_gen_ic_intf_0__genblk1_u_interface/clk_gate_pending_irq_cpu_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/l_gen_ic_intf_0__genblk1_u_interface/clk_gate_priority_mask_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/l_gen_ic_intf_0__genblk1_u_interface/clk_gate_secure_binary_point_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/l_gen_ic_intf_1__genblk1_u_interface/clk_gate_active_irq_priority_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/l_gen_ic_intf_1__genblk1_u_interface/clk_gate_pending_irq_cpu_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/l_gen_ic_intf_1__genblk1_u_interface/clk_gate_priority_mask_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/l_gen_ic_intf_1__genblk1_u_interface/clk_gate_secure_binary_point_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/l_gen_ic_intf_2__genblk1_u_interface/clk_gate_active_irq_priority_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/l_gen_ic_intf_2__genblk1_u_interface/clk_gate_pending_irq_cpu_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/l_gen_ic_intf_2__genblk1_u_interface/clk_gate_priority_mask_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/l_gen_ic_intf_2__genblk1_u_interface/clk_gate_secure_binary_point_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/l_gen_ic_intf_3__genblk1_u_interface/clk_gate_active_irq_priority_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/l_gen_ic_intf_3__genblk1_u_interface/clk_gate_pending_irq_cpu_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/l_gen_ic_intf_3__genblk1_u_interface/clk_gate_priority_mask_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/l_gen_ic_intf_3__genblk1_u_interface/clk_gate_secure_binary_point_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_cpu0_active_status_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_cpu1_active_status_q_int_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_cpu2_active_status_q_int_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_cpu3_active_status_q_int_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_edge_level_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_irqs_enable_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_irqs_nsecurity_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_irqs_pending_status_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_irqs_pending_status_q_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_irqs_pending_status_q_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_irqs_pending_status_q_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_nirqs_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_nirqs_q_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_nirqs_q_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_nirqs_q_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_priority0_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_priority10_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_priority11_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_priority12_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_priority13_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_priority14_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_priority15_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_priority16_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_priority17_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_priority18_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_priority19_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_priority1_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_priority20_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_priority21_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_priority22_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_priority23_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_priority24_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_priority25_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_priority26_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_priority27_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_priority28_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_priority29_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_priority2_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_priority30_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_priority31_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_priority3_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_priority4_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_priority5_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_priority6_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_priority7_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_priority8_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_priority9_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_targets15_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_targets23_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_targets31_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_targets7_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/genblk10_u_cpu3/clk_gate_nsecure_1500_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/genblk10_u_cpu3/clk_gate_nsecure_3116_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/genblk8_u_cpu1/clk_gate_nsecure_1500_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/genblk8_u_cpu1/clk_gate_nsecure_3116_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/genblk9_u_cpu2/clk_gate_nsecure_1500_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/genblk9_u_cpu2/clk_gate_nsecure_3116_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/u_cpu0/clk_gate_nsecure_1500_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/u_cpu0/clk_gate_nsecure_3116_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_cpu0_active_status_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_cpu1_active_status_q_int_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_cpu2_active_status_q_int_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_cpu3_active_status_q_int_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_edge_level_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_irqs_enable_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_irqs_nsecurity_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_irqs_pending_status_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_irqs_pending_status_q_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_irqs_pending_status_q_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_irqs_pending_status_q_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_nirqs_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_nirqs_q_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_nirqs_q_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_nirqs_q_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_priority0_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_priority10_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_priority11_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_priority12_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_priority13_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_priority14_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_priority15_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_priority16_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_priority17_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_priority18_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_priority19_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_priority1_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_priority20_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_priority21_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_priority22_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_priority23_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_priority24_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_priority25_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_priority26_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_priority27_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_priority28_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_priority29_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_priority2_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_priority30_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_priority31_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_priority3_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_priority4_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_priority5_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_priority6_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_priority7_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_priority8_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_priority9_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_targets15_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_targets23_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_targets31_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_targets7_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/genblk10_u_cpu3/clk_gate_nsecure_1500_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/genblk10_u_cpu3/clk_gate_nsecure_3116_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/genblk8_u_cpu1/clk_gate_nsecure_1500_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/genblk8_u_cpu1/clk_gate_nsecure_3116_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/genblk9_u_cpu2/clk_gate_nsecure_1500_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/genblk9_u_cpu2/clk_gate_nsecure_3116_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/u_cpu0/clk_gate_nsecure_1500_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/u_cpu0/clk_gate_nsecure_3116_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_cpu0_active_status_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_cpu1_active_status_q_int_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_cpu2_active_status_q_int_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_cpu3_active_status_q_int_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_edge_level_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_irqs_enable_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_irqs_nsecurity_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_irqs_pending_status_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_irqs_pending_status_q_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_irqs_pending_status_q_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_irqs_pending_status_q_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_nirqs_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_nirqs_q_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_nirqs_q_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_nirqs_q_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_priority0_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_priority10_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_priority11_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_priority12_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_priority13_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_priority14_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_priority15_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_priority16_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_priority17_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_priority18_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_priority19_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_priority1_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_priority20_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_priority21_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_priority22_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_priority23_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_priority24_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_priority25_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_priority26_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_priority27_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_priority28_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_priority29_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_priority2_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_priority30_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_priority31_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_priority3_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_priority4_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_priority5_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_priority6_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_priority7_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_priority8_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_priority9_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_targets15_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_targets23_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_targets31_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_targets7_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/genblk10_u_cpu3/clk_gate_nsecure_1500_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/genblk10_u_cpu3/clk_gate_nsecure_3116_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/genblk8_u_cpu1/clk_gate_nsecure_1500_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/genblk8_u_cpu1/clk_gate_nsecure_3116_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/genblk9_u_cpu2/clk_gate_nsecure_1500_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/genblk9_u_cpu2/clk_gate_nsecure_3116_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/u_cpu0/clk_gate_nsecure_1500_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/u_cpu0/clk_gate_nsecure_3116_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_cpu0_active_status_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_cpu1_active_status_q_int_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_cpu2_active_status_q_int_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_cpu3_active_status_q_int_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_edge_level_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_irqs_enable_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_irqs_nsecurity_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_irqs_pending_status_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_irqs_pending_status_q_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_irqs_pending_status_q_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_irqs_pending_status_q_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_nirqs_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_nirqs_q_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_nirqs_q_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_nirqs_q_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_priority0_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_priority10_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_priority11_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_priority12_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_priority13_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_priority14_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_priority15_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_priority16_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_priority17_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_priority18_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_priority19_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_priority1_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_priority20_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_priority21_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_priority22_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_priority23_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_priority24_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_priority25_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_priority26_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_priority27_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_priority28_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_priority29_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_priority2_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_priority30_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_priority31_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_priority3_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_priority4_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_priority5_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_priority6_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_priority7_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_priority8_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_priority9_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_targets15_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_targets23_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_targets31_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_targets7_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/genblk10_u_cpu3/clk_gate_nsecure_1500_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/genblk10_u_cpu3/clk_gate_nsecure_3116_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/genblk8_u_cpu1/clk_gate_nsecure_1500_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/genblk8_u_cpu1/clk_gate_nsecure_3116_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/genblk9_u_cpu2/clk_gate_nsecure_1500_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/genblk9_u_cpu2/clk_gate_nsecure_3116_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/u_cpu0/clk_gate_nsecure_1500_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/u_cpu0/clk_gate_nsecure_3116_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_cpu0_active_status_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_cpu1_active_status_q_int_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_cpu2_active_status_q_int_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_cpu3_active_status_q_int_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_edge_level_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_irqs_enable_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_irqs_nsecurity_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_irqs_pending_status_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_irqs_pending_status_q_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_irqs_pending_status_q_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_irqs_pending_status_q_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_nirqs_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_nirqs_q_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_nirqs_q_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_nirqs_q_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_priority0_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_priority10_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_priority11_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_priority12_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_priority13_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_priority14_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_priority15_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_priority16_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_priority17_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_priority18_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_priority19_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_priority1_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_priority20_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_priority21_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_priority22_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_priority23_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_priority24_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_priority25_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_priority26_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_priority27_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_priority28_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_priority29_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_priority2_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_priority30_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_priority31_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_priority3_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_priority4_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_priority5_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_priority6_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_priority7_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_priority8_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_priority9_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_targets15_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_targets23_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_targets31_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_targets7_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/genblk10_u_cpu3/clk_gate_nsecure_1500_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/genblk10_u_cpu3/clk_gate_nsecure_3116_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/genblk8_u_cpu1/clk_gate_nsecure_1500_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/genblk8_u_cpu1/clk_gate_nsecure_3116_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/genblk9_u_cpu2/clk_gate_nsecure_1500_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/genblk9_u_cpu2/clk_gate_nsecure_3116_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/u_cpu0/clk_gate_nsecure_1500_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/u_cpu0/clk_gate_nsecure_3116_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_cpu0_active_status_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_cpu1_active_status_q_int_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_cpu2_active_status_q_int_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_cpu3_active_status_q_int_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_edge_level_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_irqs_enable_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_irqs_nsecurity_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_irqs_pending_status_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_irqs_pending_status_q_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_irqs_pending_status_q_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_irqs_pending_status_q_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_nirqs_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_nirqs_q_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_nirqs_q_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_nirqs_q_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_priority0_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_priority10_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_priority11_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_priority12_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_priority13_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_priority14_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_priority15_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_priority16_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_priority17_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_priority18_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_priority19_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_priority1_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_priority20_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_priority21_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_priority22_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_priority23_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_priority24_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_priority25_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_priority26_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_priority27_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_priority28_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_priority29_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_priority2_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_priority30_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_priority31_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_priority3_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_priority4_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_priority5_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_priority6_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_priority7_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_priority8_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_priority9_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_targets15_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_targets23_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_targets31_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_targets7_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/genblk10_u_cpu3/clk_gate_nsecure_1500_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/genblk10_u_cpu3/clk_gate_nsecure_3116_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/genblk8_u_cpu1/clk_gate_nsecure_1500_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/genblk8_u_cpu1/clk_gate_nsecure_3116_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/genblk9_u_cpu2/clk_gate_nsecure_1500_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/genblk9_u_cpu2/clk_gate_nsecure_3116_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/u_cpu0/clk_gate_nsecure_1500_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/u_cpu0/clk_gate_nsecure_3116_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_cpu0_active_status_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_cpu1_active_status_q_int_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_cpu2_active_status_q_int_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_cpu3_active_status_q_int_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_edge_level_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_irqs_enable_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_irqs_nsecurity_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_irqs_pending_status_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_irqs_pending_status_q_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_irqs_pending_status_q_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_irqs_pending_status_q_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_nirqs_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_nirqs_q_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_nirqs_q_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_nirqs_q_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_priority0_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_priority10_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_priority11_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_priority12_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_priority13_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_priority14_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_priority15_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_priority16_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_priority17_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_priority18_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_priority19_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_priority1_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_priority20_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_priority21_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_priority22_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_priority23_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_priority24_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_priority25_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_priority26_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_priority27_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_priority28_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_priority29_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_priority2_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_priority30_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_priority31_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_priority3_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_priority4_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_priority5_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_priority6_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_priority7_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_priority8_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_priority9_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_targets15_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_targets23_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_targets31_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_targets7_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/genblk10_u_cpu3/clk_gate_nsecure_1500_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/genblk10_u_cpu3/clk_gate_nsecure_3116_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/genblk8_u_cpu1/clk_gate_nsecure_1500_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/genblk8_u_cpu1/clk_gate_nsecure_3116_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/genblk9_u_cpu2/clk_gate_nsecure_1500_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/genblk9_u_cpu2/clk_gate_nsecure_3116_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/u_cpu0/clk_gate_nsecure_1500_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/u_cpu0/clk_gate_nsecure_3116_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk7_u_cpu1/clk_gate_cpu_1508_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk7_u_cpu1/clk_gate_int_active_status_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk7_u_cpu1/clk_gate_int_irq_enable_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk7_u_cpu1/clk_gate_int_irq_nsecurity_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk7_u_cpu1/clk_gate_nsecure_3127_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk7_u_cpu1/clk_gate_priority_0_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk7_u_cpu1/clk_gate_priority_10_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk7_u_cpu1/clk_gate_priority_11_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk7_u_cpu1/clk_gate_priority_12_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk7_u_cpu1/clk_gate_priority_13_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk7_u_cpu1/clk_gate_priority_14_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk7_u_cpu1/clk_gate_priority_15_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk7_u_cpu1/clk_gate_priority_1_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk7_u_cpu1/clk_gate_priority_27_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk7_u_cpu1/clk_gate_priority_28_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk7_u_cpu1/clk_gate_priority_29_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk7_u_cpu1/clk_gate_priority_2_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk7_u_cpu1/clk_gate_priority_30_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk7_u_cpu1/clk_gate_priority_31_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk7_u_cpu1/clk_gate_priority_3_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk7_u_cpu1/clk_gate_priority_4_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk7_u_cpu1/clk_gate_priority_5_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk7_u_cpu1/clk_gate_priority_6_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk7_u_cpu1/clk_gate_priority_7_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk7_u_cpu1/clk_gate_priority_8_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk7_u_cpu1/clk_gate_priority_9_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk7_u_cpu1/clk_gate_soft0_active_status_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk7_u_cpu1/clk_gate_soft0_pending_status_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk7_u_cpu1/clk_gate_soft2_active_status_q_int_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk7_u_cpu1/clk_gate_soft2_pending_status_q_int_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk7_u_cpu1/clk_gate_soft_irq_nsecurity_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk7_u_cpu1/clk_gate_soft_irq_nsecurity_q_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk8_u_cpu2/clk_gate_cpu_1508_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk8_u_cpu2/clk_gate_int_active_status_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk8_u_cpu2/clk_gate_int_irq_enable_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk8_u_cpu2/clk_gate_int_irq_nsecurity_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk8_u_cpu2/clk_gate_nsecure_3127_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk8_u_cpu2/clk_gate_priority_0_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk8_u_cpu2/clk_gate_priority_10_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk8_u_cpu2/clk_gate_priority_11_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk8_u_cpu2/clk_gate_priority_12_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk8_u_cpu2/clk_gate_priority_13_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk8_u_cpu2/clk_gate_priority_14_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk8_u_cpu2/clk_gate_priority_15_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk8_u_cpu2/clk_gate_priority_1_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk8_u_cpu2/clk_gate_priority_27_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk8_u_cpu2/clk_gate_priority_28_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk8_u_cpu2/clk_gate_priority_29_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk8_u_cpu2/clk_gate_priority_2_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk8_u_cpu2/clk_gate_priority_30_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk8_u_cpu2/clk_gate_priority_31_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk8_u_cpu2/clk_gate_priority_3_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk8_u_cpu2/clk_gate_priority_4_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk8_u_cpu2/clk_gate_priority_5_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk8_u_cpu2/clk_gate_priority_6_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk8_u_cpu2/clk_gate_priority_7_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk8_u_cpu2/clk_gate_priority_8_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk8_u_cpu2/clk_gate_priority_9_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk8_u_cpu2/clk_gate_soft0_active_status_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk8_u_cpu2/clk_gate_soft0_pending_status_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk8_u_cpu2/clk_gate_soft2_active_status_q_int_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk8_u_cpu2/clk_gate_soft2_pending_status_q_int_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk8_u_cpu2/clk_gate_soft_irq_nsecurity_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk8_u_cpu2/clk_gate_soft_irq_nsecurity_q_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk9_u_cpu3/clk_gate_cpu_1508_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk9_u_cpu3/clk_gate_int_active_status_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk9_u_cpu3/clk_gate_int_irq_enable_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk9_u_cpu3/clk_gate_int_irq_nsecurity_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk9_u_cpu3/clk_gate_nsecure_3127_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk9_u_cpu3/clk_gate_priority_0_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk9_u_cpu3/clk_gate_priority_10_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk9_u_cpu3/clk_gate_priority_11_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk9_u_cpu3/clk_gate_priority_12_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk9_u_cpu3/clk_gate_priority_13_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk9_u_cpu3/clk_gate_priority_14_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk9_u_cpu3/clk_gate_priority_15_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk9_u_cpu3/clk_gate_priority_1_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk9_u_cpu3/clk_gate_priority_27_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk9_u_cpu3/clk_gate_priority_28_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk9_u_cpu3/clk_gate_priority_29_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk9_u_cpu3/clk_gate_priority_2_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk9_u_cpu3/clk_gate_priority_30_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk9_u_cpu3/clk_gate_priority_31_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk9_u_cpu3/clk_gate_priority_3_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk9_u_cpu3/clk_gate_priority_4_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk9_u_cpu3/clk_gate_priority_5_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk9_u_cpu3/clk_gate_priority_6_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk9_u_cpu3/clk_gate_priority_7_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk9_u_cpu3/clk_gate_priority_8_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk9_u_cpu3/clk_gate_priority_9_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk9_u_cpu3/clk_gate_soft0_active_status_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk9_u_cpu3/clk_gate_soft0_pending_status_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk9_u_cpu3/clk_gate_soft2_active_status_q_int_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk9_u_cpu3/clk_gate_soft2_pending_status_q_int_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk9_u_cpu3/clk_gate_soft_irq_nsecurity_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk9_u_cpu3/clk_gate_soft_irq_nsecurity_q_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/u_cpu0/clk_gate_cpu_1508_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/u_cpu0/clk_gate_int_active_status_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/u_cpu0/clk_gate_int_irq_enable_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/u_cpu0/clk_gate_int_irq_nsecurity_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/u_cpu0/clk_gate_nsecure_3127_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/u_cpu0/clk_gate_priority_0_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/u_cpu0/clk_gate_priority_10_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/u_cpu0/clk_gate_priority_11_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/u_cpu0/clk_gate_priority_12_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/u_cpu0/clk_gate_priority_13_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/u_cpu0/clk_gate_priority_14_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/u_cpu0/clk_gate_priority_15_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/u_cpu0/clk_gate_priority_1_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/u_cpu0/clk_gate_priority_27_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/u_cpu0/clk_gate_priority_28_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/u_cpu0/clk_gate_priority_29_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/u_cpu0/clk_gate_priority_2_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/u_cpu0/clk_gate_priority_30_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/u_cpu0/clk_gate_priority_31_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/u_cpu0/clk_gate_priority_3_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/u_cpu0/clk_gate_priority_4_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/u_cpu0/clk_gate_priority_5_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/u_cpu0/clk_gate_priority_6_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/u_cpu0/clk_gate_priority_7_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/u_cpu0/clk_gate_priority_8_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/u_cpu0/clk_gate_priority_9_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/u_cpu0/clk_gate_soft0_active_status_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/u_cpu0/clk_gate_soft0_pending_status_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/u_cpu0/clk_gate_soft2_active_status_q_int_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/u_cpu0/clk_gate_soft2_pending_status_q_int_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/u_cpu0/clk_gate_soft_irq_nsecurity_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/u_cpu0/clk_gate_soft_irq_nsecurity_q_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_ar/clk_gate_port_round_robin_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_ar/clk_gate_scu_ext0_ar_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_ar/clk_gate_scu_ext0_ar_id_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_ar/clk_gate_swp_block_other_slvs_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_aw/clk_gate_arbitrated_aw_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_aw/clk_gate_arbitrated_aw_id_os_count_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_aw/clk_gate_arbitrated_force_to_ext1_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_aw/clk_gate_arbitrated_slv_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_aw/clk_gate_lowest_priority_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_aw/clk_gate_scu_ext0_aw_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_aw/clk_gate_scu_ext0_aw_id_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_db/clk_gate_ext0_buf0_resp_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_db/clk_gate_ext0_buf1_resp_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_dr/clk_gate_ext0_buf0_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_dr/clk_gate_ext0_buf0_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_dr/clk_gate_ext0_buf0_last_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_dr/clk_gate_ext0_buf1_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_dr/clk_gate_ext0_buf1_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_dr/clk_gate_ext0_buf1_last_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_dw/clk_gate_ext0_dw_data_skid_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_dw/clk_gate_ext0_dw_data_skid_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_dw/clk_gate_ext0_dw_id_skid_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_dw/clk_gate_scu_ext0_dw_data_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_dw/clk_gate_scu_ext0_dw_data_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_dw/clk_gate_scu_ext0_dw_data_reg_1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_dw/clk_gate_scu_ext0_dw_data_reg_2/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_dw/clk_gate_scu_ext0_dw_data_reg_3/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_dw/clk_gate_scu_ext0_dw_data_reg_4/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_dw/clk_gate_scu_ext0_dw_data_reg_5/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_dw/clk_gate_scu_ext0_dw_data_reg_6/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_dw/clk_gate_scu_ext0_dw_id_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_0_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_0__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_10_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_10__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_11_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_11__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_12_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_12__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_13_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_13__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_14_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_14__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_15_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_15__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_1_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_1__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_2_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_2__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_3_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_3__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_4_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_4__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_5_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_5__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_6_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_6__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_7_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_7__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_8_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_8__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_9_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_9__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_id_os_counts_reg_0_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_id_os_counts_reg_10_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_id_os_counts_reg_11_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_id_os_counts_reg_12_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_id_os_counts_reg_13_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_id_os_counts_reg_14_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_id_os_counts_reg_15_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_id_os_counts_reg_1_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_id_os_counts_reg_2_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_id_os_counts_reg_3_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_id_os_counts_reg_4_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_id_os_counts_reg_5_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_id_os_counts_reg_6_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_id_os_counts_reg_7_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_id_os_counts_reg_8_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_id_os_counts_reg_9_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_cp15/clk_gate_gen_fwd_logic_cp_fwd_data_reg_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_cp15/clk_gate_gen_fwd_logic_lowest_priority_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/clk_gate_ddi_data_buf_reg_0_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/clk_gate_ddi_data_buf_reg_0__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/clk_gate_ddi_data_buf_reg_0__1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/clk_gate_ddi_data_buf_reg_1_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/clk_gate_ddi_data_buf_reg_1__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/clk_gate_ddi_data_buf_reg_1__1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/clk_gate_ddi_data_buf_reg_2_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/clk_gate_ddi_data_buf_reg_2__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/clk_gate_ddi_data_buf_reg_2__1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/clk_gate_ddi_data_buf_reg_3_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/clk_gate_ddi_data_buf_reg_3__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/clk_gate_ddi_data_buf_reg_3__1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/clk_gate_ddi_req_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/clk_gate_ddi_req_hit_way_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/clk_gate_ddi_req_mig_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/clk_gate_gen_chan0_mbist_attbs_scu_mbistarray_cpu_sel_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/clk_gate_ddi_data_buf_reg_0_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/clk_gate_ddi_data_buf_reg_0__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/clk_gate_ddi_data_buf_reg_0__1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/clk_gate_ddi_data_buf_reg_1_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/clk_gate_ddi_data_buf_reg_1__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/clk_gate_ddi_data_buf_reg_1__1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/clk_gate_ddi_data_buf_reg_2_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/clk_gate_ddi_data_buf_reg_2__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/clk_gate_ddi_data_buf_reg_2__1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/clk_gate_ddi_data_buf_reg_3_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/clk_gate_ddi_data_buf_reg_3__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/clk_gate_ddi_data_buf_reg_3__1/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/clk_gate_ddi_req_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/clk_gate_ddi_req_hit_way_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/clk_gate_ddi_req_mig_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_global_timer/clk_gate_cpu_timer_comp_q_reg_0_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_global_timer/clk_gate_cpu_timer_comp_q_reg_0__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_global_timer/clk_gate_cpu_timer_comp_q_reg_1_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_global_timer/clk_gate_cpu_timer_comp_q_reg_1__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_global_timer/clk_gate_cpu_timer_comp_q_reg_2_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_global_timer/clk_gate_cpu_timer_comp_q_reg_2__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_global_timer/clk_gate_cpu_timer_comp_q_reg_3_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_global_timer/clk_gate_cpu_timer_comp_q_reg_3__0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_global_timer/clk_gate_cpu_timer_offset_q_reg_0_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_global_timer/clk_gate_cpu_timer_offset_q_reg_1_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_global_timer/clk_gate_cpu_timer_offset_q_reg_2_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_global_timer/clk_gate_cpu_timer_offset_q_reg_3_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_global_timer/clk_gate_timer_clk_counter_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_global_timer/clk_gate_timer_counter_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_global_timer/clk_gate_timer_counter_q_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_global_timer/clk_gate_timer_enable_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/clk_gate_cpu_wdata_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/clk_gate_cpu_wdata_q_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/clk_gate_cpu_wstrb_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/clk_gate_p_ns_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/clk_gate_p_rdata_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/clk_gate_p_sel_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/clk_gate_p_wdata_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/clk_gate_p_wdata_q_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/clk_gate_periphbase_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/clk_gate_regs_en_dyn_ic_clk_gating_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/clk_gate_rr_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/clk_gate_scu_secure_access_ctl_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/clk_gate_scu_secure_access_ctl_q_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs_ungated/clk_gate_cpu0_nfiq_q_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/clk_gate_inv_count_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/l_gen_stc1_buff_0__u_stc1buff/clk_gate_stc1_buff_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/l_gen_stc1_buff_0__u_stc1buff/clk_gate_stc1_buff_addr_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/l_gen_stc1_buff_0__u_stc1buff/clk_gate_stc1_buff_slv_buff_id_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/l_gen_stc1_buff_1__u_stc1buff/clk_gate_stc1_buff_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/l_gen_stc1_buff_1__u_stc1buff/clk_gate_stc1_buff_slv_buff_id_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/u_reqarb/clk_gate_lfsr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc2/clk_gate_last_stc2_addr_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc2/clk_gate_last_stc2_ns_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc2/clk_gate_mbist_mig_bit_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc2/clk_gate_stc3_dest_victim_hit_cpu_reg/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc2/clk_gate_stc3_dest_victim_hit_cpu_reg_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc2/clk_gate_stc3_mig_way_reg_0_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc2/clk_gate_stc3_mig_way_reg_1_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc3/genblk_victimbuff_cpu0_u_stc3_victimbuff_cpu0/clk_gate_victim_buff_addr_reg_0_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc3/genblk_victimbuff_cpu0_u_stc3_victimbuff_cpu0/clk_gate_victim_buff_addr_reg_1_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc3/genblk_victimbuff_cpu1_u_stc3_victimbuff_cpu1/clk_gate_victim_buff_addr_reg_0_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc3/genblk_victimbuff_cpu1_u_stc3_victimbuff_cpu1/clk_gate_victim_buff_addr_reg_1_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc3/genblk_victimbuff_cpu2_u_stc3_victimbuff_cpu2/clk_gate_victim_buff_addr_reg_0_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc3/genblk_victimbuff_cpu2_u_stc3_victimbuff_cpu2/clk_gate_victim_buff_addr_reg_1_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc3/genblk_victimbuff_cpu3_u_stc3_victimbuff_cpu3/clk_gate_victim_buff_addr_reg_0_0/latch TE",
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc3/genblk_victimbuff_cpu3_u_stc3_victimbuff_cpu3/clk_gate_victim_buff_addr_reg_1_0/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cache_ctl/clk_gate_data_access_op_bank0_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cache_ctl/clk_gate_data_access_op_bank1_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cache_ctl/clk_gate_data_access_op_bank2_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cache_ctl/clk_gate_data_access_op_bank3_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cache_ctl/clk_gate_data_en_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cache_ctl/clk_gate_data_nrw_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cache_ctl/clk_gate_data_ram_index_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cache_ctl/clk_gate_data_read_err_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cache_ctl/clk_gate_data_wd_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cache_ctl/clk_gate_data_wd_q_reg_0/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cache_ctl/clk_gate_data_wd_q_reg_1/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cache_ctl/clk_gate_data_wd_q_reg_2/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cache_ctl/clk_gate_data_wd_q_reg_3/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cache_ctl/clk_gate_data_wd_q_reg_4/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cache_ctl/clk_gate_data_wd_q_reg_5/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cache_ctl/clk_gate_data_wd_q_reg_6/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cache_ctl/clk_gate_eb_addr_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cache_ctl/clk_gate_eb_slot_id_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cache_ctl/clk_gate_lockdown_way_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cache_ctl/clk_gate_maintenance_hit_way_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cache_ctl/clk_gate_master_alloc_wait_count_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cache_ctl/clk_gate_need_capture_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cache_ctl/clk_gate_nindex_match_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cache_ctl/clk_gate_stb_lookup_wait_count_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cache_ctl/clk_gate_stb_write_wait_count_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cache_ctl/clk_gate_tag_access_addr_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cache_ctl/clk_gate_tag_access_canceled_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cache_ctl/clk_gate_tag_access_op_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cache_ctl/clk_gate_tag_capture_addr_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cache_ctl/clk_gate_tag_capture_wa_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cache_ctl/clk_gate_tag_cs_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cache_ctl/clk_gate_tag_hit_addr_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cache_ctl/clk_gate_tag_hit_op_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cache_ctl/clk_gate_tag_hit_wa_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cache_ctl/clk_gate_tag_lrd_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cache_ctl/clk_gate_tag_lrd_q_reg_0/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cache_ctl/clk_gate_tag_lrd_q_reg_1/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cache_ctl/clk_gate_tag_lrd_q_reg_2/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cache_ctl/clk_gate_tag_lrd_q_reg_3/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cache_ctl/clk_gate_tag_lrd_q_reg_4/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cache_ctl/clk_gate_tag_lrd_q_reg_5/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cache_ctl/clk_gate_tag_lrd_q_reg_6/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cache_ctl/clk_gate_tag_nrw_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cache_ctl/clk_gate_tag_ram_index_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cache_ctl/clk_gate_tag_wd_dirty_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cache_ctl/clk_gate_tag_write_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cache_ctl/clk_gate_victim_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cache_ctl/u_pl310_data_parity/clk_gate_data_parity_err_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cache_ctl/u_pl310_data_parity/clk_gate_data_prd_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cache_ctl/u_pl310_data_parity/clk_gate_data_pwd_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cfg_n_ctrl_regs/clk_gate_active_way_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cfg_n_ctrl_regs/clk_gate_aux_ctrl_5to0_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cfg_n_ctrl_regs/clk_gate_data_ram_ctrl_10to8_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cfg_n_ctrl_regs/clk_gate_dec_err_intr_raw_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cfg_n_ctrl_regs/clk_gate_dr_data_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cfg_n_ctrl_regs/clk_gate_ev_counter0_cfg_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cfg_n_ctrl_regs/clk_gate_ev_counter0_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cfg_n_ctrl_regs/clk_gate_ev_counter1_cfg_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cfg_n_ctrl_regs/clk_gate_ev_counter1_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cfg_n_ctrl_regs/clk_gate_index_count_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cfg_n_ctrl_regs/clk_gate_int_mask_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cfg_n_ctrl_regs/clk_gate_power_ctrl_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cfg_n_ctrl_regs/clk_gate_prefetch_nb_line_increment_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cfg_n_ctrl_regs/clk_gate_reg7_clean_index_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cfg_n_ctrl_regs/clk_gate_reg9_d_lockdown0_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cfg_n_ctrl_regs/clk_gate_reg9_i_lockdown0_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cfg_n_ctrl_regs/clk_gate_s01_rw_arbitrator_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cfg_n_ctrl_regs/clk_gate_tag_ram_ctrl_10to8_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_cfg_n_ctrl_regs/clk_gate_way_op_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_clock_module/clk_gate_idle_count_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_event/clk_gate_s0_external_prefetch_received_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_event/clk_gate_s0_external_prefetch_received_raw_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_eviction_buffer/clk_gate_lru_slot_top_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_eviction_buffer/clk_gate_master_aw_addr_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_eviction_buffer/clk_gate_master_aw_req_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_eviction_buffer/clk_gate_slot00_addr_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_eviction_buffer/clk_gate_slot01_way_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_eviction_buffer/clk_gate_slot0_data_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_eviction_buffer/clk_gate_slot0_data_q_reg_0/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_eviction_buffer/clk_gate_slot0_data_q_reg_1/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_eviction_buffer/clk_gate_slot0_data_q_reg_2/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_eviction_buffer/clk_gate_slot0_data_q_reg_3/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_eviction_buffer/clk_gate_slot0_data_q_reg_4/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_eviction_buffer/clk_gate_slot0_data_q_reg_5/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_eviction_buffer/clk_gate_slot0_data_q_reg_6/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_eviction_buffer/clk_gate_slot0_master_second_lf_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_eviction_buffer/clk_gate_slot0_ns_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_eviction_buffer/clk_gate_slot10_addr_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_eviction_buffer/clk_gate_slot11_way_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_eviction_buffer/clk_gate_slot1_data_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_eviction_buffer/clk_gate_slot1_data_q_reg_0/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_eviction_buffer/clk_gate_slot1_data_q_reg_1/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_eviction_buffer/clk_gate_slot1_data_q_reg_2/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_eviction_buffer/clk_gate_slot1_data_q_reg_3/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_eviction_buffer/clk_gate_slot1_data_q_reg_4/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_eviction_buffer/clk_gate_slot1_data_q_reg_5/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_eviction_buffer/clk_gate_slot1_data_q_reg_6/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_eviction_buffer/clk_gate_slot1_master_second_lf_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_eviction_buffer/clk_gate_slot1_ns_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_eviction_buffer/clk_gate_slot20_addr_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_eviction_buffer/clk_gate_slot21_way_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_eviction_buffer/clk_gate_slot2_data_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_eviction_buffer/clk_gate_slot2_data_q_reg_0/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_eviction_buffer/clk_gate_slot2_data_q_reg_1/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_eviction_buffer/clk_gate_slot2_data_q_reg_2/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_eviction_buffer/clk_gate_slot2_data_q_reg_3/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_eviction_buffer/clk_gate_slot2_data_q_reg_4/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_eviction_buffer/clk_gate_slot2_data_q_reg_5/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_eviction_buffer/clk_gate_slot2_data_q_reg_6/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_eviction_buffer/clk_gate_slot2_master_second_lf_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_eviction_buffer/clk_gate_slot2_ns_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_eviction_buffer/clk_gate_slot_master_data_drain_active_q_reg_2_0/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_eviction_buffer/clk_gate_slot_master_data_drain_fifo_wrptr_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_ar_addr_m0_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_ar_prot_m0_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_aw_addr_m0_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_aw_prot_m0_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_ca_lf0_wait_count_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_cache_addr_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_dr_data_m0_q_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_dr_data_m0_q_q_reg_0/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_dr_data_m0_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_dr_data_m0_q_reg_0/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_dr_id_m0_q_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_dr_id_m0_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_dw_data_m0_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_dw_data_m0_q_reg_0/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_dw_last_m0_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_lfb0_data_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_lfb0_data_q_reg_0/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_lfb0_data_q_reg_1/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_lfb0_data_q_reg_2/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_lfb0_data_q_reg_3/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_lfb0_data_q_reg_4/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_lfb0_data_q_reg_5/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_lfb0_data_q_reg_6/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_lfb1_data_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_lfb1_data_q_reg_0/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_lfb1_data_q_reg_1/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_lfb1_data_q_reg_2/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_lfb1_data_q_reg_3/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_lfb1_data_q_reg_4/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_lfb1_data_q_reg_5/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_lfb1_data_q_reg_6/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_lfb2_data_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_lfb2_data_q_reg_0/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_lfb2_data_q_reg_1/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_lfb2_data_q_reg_2/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_lfb2_data_q_reg_3/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_lfb2_data_q_reg_4/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_lfb2_data_q_reg_5/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_lfb2_data_q_reg_6/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_lfb3_data_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_lfb3_data_q_reg_0/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_lfb3_data_q_reg_1/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_lfb3_data_q_reg_2/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_lfb3_data_q_reg_3/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_lfb3_data_q_reg_4/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_lfb3_data_q_reg_5/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_lfb3_data_q_reg_6/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_list_ar_m0_addr0_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_list_ar_m0_addr1_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_list_ar_m0_addr2_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_list_ar_m0_addr3_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_list_ar_m0_eb_ev_req_sel_second_lf_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_list_ar_m0_lfb_lookup_req_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_list_ar_m0_lfb_num1_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_list_ar_m0_prefetch_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_list_ar_m0_prefetch_q_reg_0/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_list_ar_m0_prefetch_q_reg_1/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_list_ar_m0_prefetch_q_reg_2/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_list_ar_m0_s0_pushed_not_issued_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_list_ar_m0_s1_pushed_not_issued_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_list_ar_m0_second_lf_dest_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_list_ar_m0_second_lf_dest_q_reg_0/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_list_ar_m0_second_lf_dest_q_reg_1/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_list_ar_m0_second_lf_dest_q_reg_2/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_list_ar_m0_slv_err_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_m0_slot_read_done_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_m01/clk_gate_s0_nc_wait_count_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_aw_addr_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_aw_addr_q_reg_0/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_aw_cache_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_aw_state_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_aw_user_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_b_resp_num_3_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_cache_data_way_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_dr_data_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_dr_data_q_reg_0/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_dr_data_q_reg_1/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_fifo_b_id_rdptr_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_fifo_cache_addr_slot_num_3_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_fifo_cache_miss_slot_num_3_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_fifo_cache_req_rdptr_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_first_dw_buffer_data_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_first_dw_buffer_data_q_reg_0/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_first_dw_buffer_data_q_reg_1/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_hz_tag_addr_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_hz_tag_addr_q_reg_0/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_lrb0_data0_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_lrb0_data0_q_reg_0/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_lrb0_data1_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_lrb0_data1_q_reg_0/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_lrb0_data2_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_lrb0_data2_q_reg_0/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_lrb0_data3_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_lrb0_data3_q_reg_0/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_lrb1_data0_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_lrb1_data0_q_reg_0/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_lrb1_data0_q_reg_1/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_lrb1_data1_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_lrb1_data1_q_reg_0/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_lrb1_data2_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_lrb1_data2_q_reg_0/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_lrb1_data3_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_lrb1_data3_q_reg_0/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_m_dr_data_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_m_dr_data_q_reg_0/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_m_dr_resp_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_m_lf_ar_addr_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_m_lf_ar_external_prefetch_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_second_dw_buffer_data_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_second_dw_buffer_data_q_reg_0/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_second_dw_buffer_data_q_reg_1/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_slot0_ar_for_reg_file_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_slot0_ar_len_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_slot0_dr_addr_11to0_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_slot0_dr_addr_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_slot0_dr_count_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_slot0_dr_miss_count_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_slot0_dr_ref_value_for_cross_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_slot1_ar_double_lf_merge_info_q_reg_1_0/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_slot1_ar_for_reg_file_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_slot1_ar_len_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_slot1_dr_addr_11to0_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_slot1_dr_addr_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_slot1_dr_ref_value_for_cross_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_slot2_ar_for_reg_file_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_slot2_ar_len_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_slot2_dr_addr_11to0_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_slot2_dr_addr_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_slot2_dr_ref_value_for_cross_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_slot3_ar_for_reg_file_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_slot3_ar_len_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_slot3_dr_addr_11to0_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_slot3_dr_addr_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_slot3_dr_ref_value_for_cross_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_slot_dr_cancel_cache_req_fast_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_slot_dr_uses_lrb_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_s0/clk_gate_slot_nc_ar_req_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_lru_slot_bot_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot00_addr_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot00_addr_q_reg_0/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot01_addr_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot0_ben_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot0_ben_q_reg_0/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot0_ben_q_reg_1/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot0_ben_q_reg_2/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot0_data_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot0_data_q_reg_0/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot0_data_q_reg_1/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot0_data_q_reg_10/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot0_data_q_reg_11/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot0_data_q_reg_12/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot0_data_q_reg_13/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot0_data_q_reg_14/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot0_data_q_reg_15/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot0_data_q_reg_16/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot0_data_q_reg_17/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot0_data_q_reg_18/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot0_data_q_reg_19/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot0_data_q_reg_2/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot0_data_q_reg_20/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot0_data_q_reg_21/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot0_data_q_reg_22/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot0_data_q_reg_23/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot0_data_q_reg_24/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot0_data_q_reg_25/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot0_data_q_reg_26/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot0_data_q_reg_27/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot0_data_q_reg_28/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot0_data_q_reg_29/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot0_data_q_reg_3/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot0_data_q_reg_30/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot0_data_q_reg_4/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot0_data_q_reg_5/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot0_data_q_reg_6/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot0_data_q_reg_7/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot0_data_q_reg_8/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot0_data_q_reg_9/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot0_dr_data_sel_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot0_hit_parity_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot0_must_drain_count_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot10_addr_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot10_addr_q_reg_0/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot11_addr_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot1_ben_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot1_ben_q_reg_0/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot1_ben_q_reg_1/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot1_ben_q_reg_2/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot1_data_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot1_data_q_reg_0/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot1_data_q_reg_1/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot1_data_q_reg_10/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot1_data_q_reg_11/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot1_data_q_reg_12/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot1_data_q_reg_13/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot1_data_q_reg_14/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot1_data_q_reg_15/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot1_data_q_reg_16/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot1_data_q_reg_17/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot1_data_q_reg_18/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot1_data_q_reg_19/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot1_data_q_reg_2/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot1_data_q_reg_20/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot1_data_q_reg_21/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot1_data_q_reg_22/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot1_data_q_reg_23/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot1_data_q_reg_24/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot1_data_q_reg_25/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot1_data_q_reg_26/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot1_data_q_reg_27/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot1_data_q_reg_28/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot1_data_q_reg_29/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot1_data_q_reg_3/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot1_data_q_reg_30/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot1_data_q_reg_4/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot1_data_q_reg_5/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot1_data_q_reg_6/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot1_data_q_reg_7/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot1_data_q_reg_8/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot1_data_q_reg_9/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot1_hit_parity_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot1_must_drain_count_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot20_addr_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot20_addr_q_reg_0/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot21_addr_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot2_ben_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot2_ben_q_reg_0/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot2_ben_q_reg_1/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot2_ben_q_reg_2/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot2_data_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot2_data_q_reg_0/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot2_data_q_reg_1/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot2_data_q_reg_10/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot2_data_q_reg_11/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot2_data_q_reg_12/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot2_data_q_reg_13/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot2_data_q_reg_14/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot2_data_q_reg_15/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot2_data_q_reg_16/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot2_data_q_reg_17/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot2_data_q_reg_18/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot2_data_q_reg_19/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot2_data_q_reg_2/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot2_data_q_reg_20/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot2_data_q_reg_21/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot2_data_q_reg_22/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot2_data_q_reg_23/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot2_data_q_reg_24/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot2_data_q_reg_25/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot2_data_q_reg_26/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot2_data_q_reg_27/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot2_data_q_reg_28/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot2_data_q_reg_29/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot2_data_q_reg_3/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot2_data_q_reg_30/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot2_data_q_reg_4/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot2_data_q_reg_5/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot2_data_q_reg_6/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot2_data_q_reg_7/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot2_data_q_reg_8/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot2_data_q_reg_9/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot2_hit_parity_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot2_must_drain_count_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot_cache_lookup_active_q_reg/latch TE",
    "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_store_buffer/clk_gate_slot_m0_data_drain_fifo_wrptr_q_reg/latch TE"
]