$date
	Sun Oct 23 04:50:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#604793
b10 !
1"
#604794
b10 &
b10 %
1$
#604795
0"
#604798
b1 &
1#
b1 %
#604802
b0 &
b0 %
0#
0$
#1572115
b10101 !
1"
#1572118
b10101 &
b10101 %
1$
#1572119
0"
#1572122
b1000000 &
b1000000 %
#1572126
b100000 &
b100000 %
#1572130
b10000 &
b10000 %
#1572134
b1000 &
b1000 %
#1572138
b100 &
b100 %
#1572142
b10 &
b10 %
#1572146
b1 &
b1 %
1#
#1572150
b0 &
0#
b0 %
0$
#2598718
b10111 &
b10111 %
1$
b10111 !
1"
#2598719
0"
#2598722
b1000110 &
b1000110 %
#2598726
b100011 &
b100011 %
#2598730
b1101010 &
b1101010 %
#2598734
b110101 &
b110101 %
#2598738
b10100000 &
b10100000 %
#2598742
b1010000 &
b1010000 %
#2598746
b101000 &
b101000 %
#2598750
b10100 &
b10100 %
#2598754
b1010 &
b1010 %
#2598758
b101 &
b101 %
#2598762
b10000 &
b10000 %
#2598766
b1000 &
b1000 %
#2598770
b100 &
b100 %
#2598774
b10 &
b10 %
#2598778
b1 &
b1 %
1#
#2598782
b0 &
0#
b0 %
0$
#4500012
