Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Entity <D_ff> compiled.
ERROR:HDLParsers:164 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" Line 39. parse error, unexpected VARIABLE
ERROR:HDLParsers:3312 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" Line 42. Undefined symbol 'clk'.
ERROR:HDLParsers:808 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" Line 42. = can not have such operands in this context.
ERROR:HDLParsers:3312 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" Line 43. Undefined symbol 'temp'.
ERROR:HDLParsers:3312 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" Line 47. Undefined symbol 'temp'.
ERROR:HDLParsers:1209 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" Line 47. temp: Undefined symbol (last report in this block)
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Entity <d_ff> compiled.
ERROR:HDLParsers:164 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" Line 40. parse error, unexpected SIGNAL
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Entity <d_ff> compiled.
ERROR:HDLParsers:3312 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" Line 41. Undefined symbol 'clk'.
ERROR:HDLParsers:808 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" Line 41. = can not have such operands in this context.
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Entity <d_ff> compiled.
Entity <D_ff> (Architecture <Behavioral>) compiled.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Entity <d_ff> compiled.
Entity <d_ff> (Architecture <behavioral>) compiled.


Project Navigator Auto-Make Log File
-------------------------------------







Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.


Project Navigator Auto-Make Log File
-------------------------------------





Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Entity <d_ff> compiled.
Entity <d_ff> (Architecture <behavioral>) compiled.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" in Library work.
Entity <shift_register> compiled.
ERROR:HDLParsers:3312 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" Line 46. Undefined symbol 'Q1'.
ERROR:HDLParsers:1209 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" Line 46. Q1: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" Line 47. Undefined symbol 'Q2'.
ERROR:HDLParsers:1209 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" Line 47. Q2: Undefined symbol (last report in this block)
ERROR:HDLParsers:3324 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" Line 47. IN mode Formal clk of D_ff with no default value must be associated with an actual value.
ERROR:HDLParsers:3312 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" Line 48. Undefined symbol 'Q3'.
ERROR:HDLParsers:1209 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" Line 48. Q3: Undefined symbol (last report in this block)
ERROR:HDLParsers:3324 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" Line 48. IN mode Formal clk of D_ff with no default value must be associated with an actual value.
ERROR:HDLParsers:1411 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" Line 49. Parameter serial_out of mode out can not be associated with a formal port of mode in.
ERROR:HDLParsers:3312 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" Line 51. Undefined symbol 's'.
ERROR:HDLParsers:1402 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" Line 51. Object clk of mode IN can not be updated.
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" in Library work.
Entity <shift_register> compiled.
ERROR:HDLParsers:820 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" Line 46. Type of actual ports is not compatible with type of ports of D_ff.
ERROR:HDLParsers:820 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" Line 47. Type of actual ports is not compatible with type of ports of D_ff.
ERROR:HDLParsers:820 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" Line 48. Type of actual ports is not compatible with type of ports of D_ff.
ERROR:HDLParsers:820 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" Line 49. Type of actual ports is not compatible with type of ports of D_ff.
ERROR:HDLParsers:3312 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" Line 51. Undefined symbol 's'.
ERROR:HDLParsers:1402 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" Line 51. Object clk of mode IN can not be updated.
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" in Library work.
Entity <shift_register> compiled.
ERROR:HDLParsers:3312 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" Line 51. Undefined symbol 's'.
ERROR:HDLParsers:1402 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" Line 51. Object clk of mode IN can not be updated.
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" in Library work.
Entity <shift_register> compiled.
ERROR:HDLParsers:1402 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" Line 51. Object clk of mode IN can not be updated.
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" in Library work.
Entity <shift_register> compiled.
ERROR:HDLParsers:3312 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" Line 46. Undefined symbol 'int_clk'.
ERROR:HDLParsers:1209 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" Line 46. int_clk: Undefined symbol (last report in this block)
ERROR:HDLParsers:1411 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" Line 49. Parameter serial_out of mode out can not be associated with a formal port of mode in.
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Entity <d_ff> compiled.
Entity <d_ff> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" in Library work.
Entity <shift_register> compiled.
ERROR:HDLParsers:3313 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" Line 47. Undefined symbol 'cclk'.  Should it be: clk?
ERROR:HDLParsers:1209 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" Line 47. cclk: Undefined symbol (last report in this block)
ERROR:HDLParsers:1411 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" Line 50. Parameter serial_out of mode out can not be associated with a formal port of mode in.
ERROR:HDLParsers:1402 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" Line 52. Object clk of mode IN can not be updated.
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" in Library work.
ERROR:HDLParsers:3313 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" Line 47. Undefined symbol 'cclk'.  Should it be: clk?
ERROR:HDLParsers:1209 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" Line 47. cclk: Undefined symbol (last report in this block)
ERROR:HDLParsers:1411 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" Line 50. Parameter serial_out of mode out can not be associated with a formal port of mode in.
ERROR:HDLParsers:1402 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" Line 52. Object clk of mode IN can not be updated.
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------







Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" in Library work.
Entity <shift_register> compiled.
ERROR:HDLParsers:1402 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" Line 53. Object clk of mode IN can not be updated.
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" in Library work.
Entity <shift_register> compiled.
Entity <shift_register> (Architecture <dataflow>) compiled.


Project Navigator Auto-Make Log File
-------------------------------------





Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" in Library work.
Entity <internal_clock> compiled.
Entity <internal_clock> (Architecture <Behavioral>) compiled.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" in Library work.
Architecture behavioral of Entity internal_clock is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" in Library work.
Entity <shift_register> compiled.
ERROR:HDLParsers:1411 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" Line 56. Parameter clk of mode in can not be associated with a formal port of mode inout.
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" in Library work.
Architecture behavioral of Entity internal_clock is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" in Library work.
Entity <shift_register> compiled.
Entity <shift_register> (Architecture <dataflow>) compiled.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" in Library work.
Architecture behavioral of Entity internal_clock is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" in Library work.
Architecture dataflow of Entity shift_register is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <shift_register> (Architecture <dataflow>).
Entity <shift_register> analyzed. Unit <shift_register> generated.

Analyzing Entity <D_ff> (Architecture <behavioral>).
Entity <D_ff> analyzed. Unit <D_ff> generated.

Analyzing Entity <internal_clock> (Architecture <behavioral>).
Entity <internal_clock> analyzed. Unit <internal_clock> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <internal_clock>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd".
Unit <internal_clock> synthesized.


Synthesizing Unit <D_ff>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd".
    Found 1-bit register for signal <temp>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <D_ff> synthesized.


Synthesizing Unit <shift_register>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd".
Unit <shift_register> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 4
 1-bit register                    : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit shift_register : the following signal(s) form a combinatorial loop: clk.

Optimizing unit <shift_register> ...
Loading device for application Rf_Device from file '3s400.nph' in environment C:/Program Files/Xilinx.

Mapping all equations...
WARNING:Xst:2016 - Found a loop when searching source clock on port 'clock1/clock:O'
Last warning will be issued only once.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block shift_register, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-5 

 Number of Slices:                       2  out of   3584     0%  
 Number of Slice Flip Flops:             4  out of   7168     0%  
 Number of bonded IOBs:                  3  out of    141     2%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_OBUF(clock1/clock_INV_0:O)     | NONE(*)(dff3/temp)     | 4     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 1.483ns (Maximum Frequency: 674.377MHz)
   Minimum input arrival time before clock: 1.572ns
   Maximum output required time after clock: 6.216ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "c:\documents and
settings\user\desktop\sp_mini_shiftregister/_ngo" -uc shift_register.ucf -p
xc3s400-pq208-5 shift_register.ngc shift_register.ngd 

Reading NGO file 'C:/Documents and
Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.ngc' ...

Applying constraints in "shift_register.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:837 - pins 'I' and 'O' on instance 'clock1/clock_INV_0' of type
   'INV' are both connected to the same signal 'clk_OBUF', which forms a ring
   buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "shift_register.ngd" ...

Writing NGDBUILD log file "shift_register.bld"...

NGDBUILD done.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" in Library work.
Architecture behavioral of Entity internal_clock is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" in Library work.
Entity <shift_register> compiled.
ERROR:HDLParsers:3312 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" Line 52. Undefined symbol 'clk'.
ERROR:HDLParsers:1209 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" Line 52. clk: Undefined symbol (last report in this block)
ERROR:HDLParsers:1411 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" Line 55. Parameter serial_out of mode out can not be associated with a formal port of mode in.
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" in Library work.
Architecture behavioral of Entity internal_clock is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" in Library work.
Entity <shift_register> compiled.
ERROR:HDLParsers:3312 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" Line 52. Undefined symbol 'clk'.
ERROR:HDLParsers:1209 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" Line 52. clk: Undefined symbol (last report in this block)
ERROR:HDLParsers:1411 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" Line 56. Parameter serial_out of mode out can not be associated with a formal port of mode in.
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" in Library work.
Architecture behavioral of Entity internal_clock is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" in Library work.
Entity <shift_register> compiled.
Entity <shift_register> (Architecture <dataflow>) compiled.


Project Navigator Auto-Make Log File
-------------------------------------







Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" in Library work.
Architecture behavioral of Entity internal_clock is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" in Library work.
Architecture dataflow of Entity shift_register is up to date.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" in Library work.
Entity <internal_clock> compiled.
Entity <internal_clock> (Architecture <behavioral>) compiled.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" in Library work.
Architecture behavioral of Entity internal_clock is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" in Library work.
Architecture dataflow of Entity shift_register is up to date.


Project Navigator Auto-Make Log File
-------------------------------------







Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" in Library work.
Architecture behavioral of Entity internal_clock is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" in Library work.
Architecture dataflow of Entity shift_register is up to date.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" in Library work.
Architecture behavioral of Entity internal_clock is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" in Library work.
Architecture dataflow of Entity shift_register is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <shift_register> (Architecture <dataflow>).
Entity <shift_register> analyzed. Unit <shift_register> generated.

Analyzing Entity <internal_clock> (Architecture <behavioral>).
Entity <internal_clock> analyzed. Unit <internal_clock> generated.

Analyzing Entity <D_ff> (Architecture <behavioral>).
Entity <D_ff> analyzed. Unit <D_ff> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <D_ff>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd".
    Found 1-bit register for signal <temp>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <D_ff> synthesized.


Synthesizing Unit <internal_clock>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd".
Unit <internal_clock> synthesized.


Synthesizing Unit <shift_register>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd".
Unit <shift_register> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 4
 1-bit register                    : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit shift_register : the following signal(s) form a combinatorial loop: clk.

Optimizing unit <shift_register> ...
Loading device for application Rf_Device from file '3s400.nph' in environment C:/Program Files/Xilinx.

Mapping all equations...
WARNING:Xst:2016 - Found a loop when searching source clock on port 'clock1/clock:O'
Last warning will be issued only once.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block shift_register, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-5 

 Number of Slices:                       2  out of   3584     0%  
 Number of Slice Flip Flops:             4  out of   7168     0%  
 Number of bonded IOBs:                  2  out of    141     1%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk(clock1/clock_INV_0:O)          | NONE(*)(dff1/temp)     | 4     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 1.483ns (Maximum Frequency: 674.377MHz)
   Minimum input arrival time before clock: 1.572ns
   Maximum output required time after clock: 6.216ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "c:\documents and
settings\user\desktop\sp_mini_shiftregister/_ngo" -uc shift_register.ucf -p
xc3s400-pq208-5 shift_register.ngc shift_register.ngd 

Reading NGO file 'C:/Documents and
Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.ngc' ...

Applying constraints in "shift_register.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:837 - pins 'I' and 'O' on instance 'clock1/clock_INV_0' of type
   'INV' are both connected to the same signal 'clk', which forms a ring buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "shift_register.ngd" ...

Writing NGDBUILD log file "shift_register.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s400pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...
ERROR:Pack:198 - NCD was not produced. All logic was removed from design.  This
   is usually due to having no input or output PAD connections in the design and
   no nets or symbols marked as 'SAVE'.  You can either add PADs or 'SAVE'
   attributes to the design, or run 'map -u' to disable logic trimming in the
   mapper.

Mapping completed.
See MAP report file "shift_register_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   1
Number of warnings :   2
ERROR: MAP failed
Process "Map" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Map".

Using target part "3s400pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...
ERROR:Pack:198 - NCD was not produced. All logic was removed from design.  This
   is usually due to having no input or output PAD connections in the design and
   no nets or symbols marked as 'SAVE'.  You can either add PADs or 'SAVE'
   attributes to the design, or run 'map -u' to disable logic trimming in the
   mapper.

Mapping completed.
See MAP report file "shift_register_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   1
Number of warnings :   2
ERROR: MAP failed
Process "Map" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" in Library work.
ERROR:HDLParsers:164 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" Line 31. parse error, unexpected EQ, expecting COMMA or COLON
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" in Library work.
ERROR:HDLParsers:164 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" Line 31. parse error, unexpected EQ, expecting COMMA or COLON
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" in Library work.
ERROR:HDLParsers:164 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" Line 31. parse error, unexpected AFFECT, expecting COMMA or COLON
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" in Library work.
Entity <internal_clock> compiled.
ERROR:HDLParsers:164 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" Line 37. parse error, unexpected AFFECT, expecting OPENPAR or TICK or LSQBRACK
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" in Library work.
Entity <internal_clock> compiled.
Entity <internal_clock> (Architecture <behavioral>) compiled.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" in Library work.
Architecture behavioral of Entity internal_clock is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" in Library work.
Entity <shift_register> compiled.
ERROR:HDLParsers:864 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" Line 52. Actual, character '0', associated with Formal Signal, Signal 'clock', is not a Signal. (LRM 2.1.1)
ERROR:HDLParsers:1411 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" Line 52. Parameter '0' of mode in can not be associated with a formal port of mode inout.
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" in Library work.
Architecture behavioral of Entity internal_clock is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" in Library work.
Entity <shift_register> compiled.
Entity <shift_register> (Architecture <dataflow>) compiled.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" in Library work.
Architecture behavioral of Entity internal_clock is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" in Library work.
Architecture dataflow of Entity shift_register is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <shift_register> (Architecture <dataflow>).
Entity <shift_register> analyzed. Unit <shift_register> generated.

Analyzing Entity <internal_clock> (Architecture <behavioral>).
Entity <internal_clock> analyzed. Unit <internal_clock> generated.

Analyzing Entity <D_ff> (Architecture <behavioral>).
Entity <D_ff> analyzed. Unit <D_ff> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <D_ff>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd".
    Found 1-bit register for signal <temp>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <D_ff> synthesized.


Synthesizing Unit <internal_clock>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd".
Unit <internal_clock> synthesized.


Synthesizing Unit <shift_register>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd".
Unit <shift_register> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 4
 1-bit register                    : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit shift_register : the following signal(s) form a combinatorial loop: clk.

Optimizing unit <shift_register> ...
Loading device for application Rf_Device from file '3s400.nph' in environment C:/Program Files/Xilinx.

Mapping all equations...
WARNING:Xst:2016 - Found a loop when searching source clock on port 'clock1/clock:O'
Last warning will be issued only once.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block shift_register, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-5 

 Number of Slices:                       2  out of   3584     0%  
 Number of Slice Flip Flops:             4  out of   7168     0%  
 Number of bonded IOBs:                  2  out of    141     1%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk(clock1/clock_INV_0:O)          | NONE(*)(dff1/temp)     | 4     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 1.483ns (Maximum Frequency: 674.377MHz)
   Minimum input arrival time before clock: 1.572ns
   Maximum output required time after clock: 6.216ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "c:\documents and
settings\user\desktop\sp_mini_shiftregister/_ngo" -uc shift_register.ucf -p
xc3s400-pq208-5 shift_register.ngc shift_register.ngd 

Reading NGO file 'C:/Documents and
Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.ngc' ...

Applying constraints in "shift_register.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:837 - pins 'I' and 'O' on instance 'clock1/clock_INV_0' of type
   'INV' are both connected to the same signal 'clk', which forms a ring buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "shift_register.ngd" ...

Writing NGDBUILD log file "shift_register.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s400pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...
ERROR:Pack:198 - NCD was not produced. All logic was removed from design.  This
   is usually due to having no input or output PAD connections in the design and
   no nets or symbols marked as 'SAVE'.  You can either add PADs or 'SAVE'
   attributes to the design, or run 'map -u' to disable logic trimming in the
   mapper.

Mapping completed.
See MAP report file "shift_register_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   1
Number of warnings :   2
ERROR: MAP failed
Process "Map" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" in Library work.
Entity <internal_clock> compiled.
Entity <internal_clock> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" in Library work.
Entity <shift_register> compiled.
ERROR:HDLParsers:800 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" Line 39. Type of clk is incompatible with type of 0.
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" in Library work.
Architecture behavioral of Entity internal_clock is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" in Library work.
Entity <shift_register> compiled.
Entity <shift_register> (Architecture <dataflow>) compiled.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" in Library work.
Architecture behavioral of Entity internal_clock is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" in Library work.
Architecture dataflow of Entity shift_register is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <shift_register> (Architecture <dataflow>).
Entity <shift_register> analyzed. Unit <shift_register> generated.

Analyzing Entity <internal_clock> (Architecture <behavioral>).
Entity <internal_clock> analyzed. Unit <internal_clock> generated.

Analyzing Entity <D_ff> (Architecture <behavioral>).
Entity <D_ff> analyzed. Unit <D_ff> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <D_ff>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd".
    Found 1-bit register for signal <temp>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <D_ff> synthesized.


Synthesizing Unit <internal_clock>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd".
Unit <internal_clock> synthesized.


Synthesizing Unit <shift_register>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd".
Unit <shift_register> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 4
 1-bit register                    : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit shift_register : the following signal(s) form a combinatorial loop: clk.

Optimizing unit <shift_register> ...
Loading device for application Rf_Device from file '3s400.nph' in environment C:/Program Files/Xilinx.

Mapping all equations...
WARNING:Xst:2016 - Found a loop when searching source clock on port 'clock1/clock:O'
Last warning will be issued only once.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block shift_register, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-5 

 Number of Slices:                       2  out of   3584     0%  
 Number of Slice Flip Flops:             4  out of   7168     0%  
 Number of bonded IOBs:                  2  out of    141     1%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk(clock1/clock_INV_0:O)          | NONE(*)(dff1/temp)     | 4     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 1.483ns (Maximum Frequency: 674.377MHz)
   Minimum input arrival time before clock: 1.572ns
   Maximum output required time after clock: 6.216ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "c:\documents and
settings\user\desktop\sp_mini_shiftregister/_ngo" -uc shift_register.ucf -p
xc3s400-pq208-5 shift_register.ngc shift_register.ngd 

Reading NGO file 'C:/Documents and
Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.ngc' ...

Applying constraints in "shift_register.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:837 - pins 'I' and 'O' on instance 'clock1/clock_INV_0' of type
   'INV' are both connected to the same signal 'clk', which forms a ring buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "shift_register.ngd" ...

Writing NGDBUILD log file "shift_register.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s400pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...
ERROR:Pack:198 - NCD was not produced. All logic was removed from design.  This
   is usually due to having no input or output PAD connections in the design and
   no nets or symbols marked as 'SAVE'.  You can either add PADs or 'SAVE'
   attributes to the design, or run 'map -u' to disable logic trimming in the
   mapper.

Mapping completed.
See MAP report file "shift_register_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   1
Number of warnings :   2
ERROR: MAP failed
Process "Map" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Map".

Using target part "3s400pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...
ERROR:Pack:198 - NCD was not produced. All logic was removed from design.  This
   is usually due to having no input or output PAD connections in the design and
   no nets or symbols marked as 'SAVE'.  You can either add PADs or 'SAVE'
   attributes to the design, or run 'map -u' to disable logic trimming in the
   mapper.

Mapping completed.
See MAP report file "shift_register_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   1
Number of warnings :   2
ERROR: MAP failed
Process "Map" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Map".

Using target part "3s400pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...
ERROR:Pack:198 - NCD was not produced. All logic was removed from design.  This
   is usually due to having no input or output PAD connections in the design and
   no nets or symbols marked as 'SAVE'.  You can either add PADs or 'SAVE'
   attributes to the design, or run 'map -u' to disable logic trimming in the
   mapper.

Mapping completed.
See MAP report file "shift_register_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   1
Number of warnings :   2
ERROR: MAP failed
Process "Map" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Map".

Using target part "3s400pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...
ERROR:Pack:198 - NCD was not produced. All logic was removed from design.  This
   is usually due to having no input or output PAD connections in the design and
   no nets or symbols marked as 'SAVE'.  You can either add PADs or 'SAVE'
   attributes to the design, or run 'map -u' to disable logic trimming in the
   mapper.

Mapping completed.
See MAP report file "shift_register_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   1
Number of warnings :   2
ERROR: MAP failed
Process "Map" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" in Library work.
Architecture behavioral of Entity internal_clock is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" in Library work.
Architecture dataflow of Entity shift_register is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <shift_register> (Architecture <dataflow>).
Entity <shift_register> analyzed. Unit <shift_register> generated.

Analyzing Entity <internal_clock> (Architecture <behavioral>).
Entity <internal_clock> analyzed. Unit <internal_clock> generated.

Analyzing Entity <D_ff> (Architecture <behavioral>).
Entity <D_ff> analyzed. Unit <D_ff> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <D_ff>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd".
    Found 1-bit register for signal <temp>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <D_ff> synthesized.


Synthesizing Unit <internal_clock>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd".
Unit <internal_clock> synthesized.


Synthesizing Unit <shift_register>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd".
Unit <shift_register> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 4
 1-bit register                    : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit shift_register : the following signal(s) form a combinatorial loop: clk.

Optimizing unit <shift_register> ...
Loading device for application Rf_Device from file '3s400.nph' in environment C:/Program Files/Xilinx.

Mapping all equations...
WARNING:Xst:2016 - Found a loop when searching source clock on port 'clock1/clock:O'
Last warning will be issued only once.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block shift_register, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-5 

 Number of Slices:                       2  out of   3584     0%  
 Number of Slice Flip Flops:             4  out of   7168     0%  
 Number of bonded IOBs:                  2  out of    141     1%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk(clock1/clock_INV_0:O)          | NONE(*)(dff2/temp)     | 4     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 1.483ns (Maximum Frequency: 674.377MHz)
   Minimum input arrival time before clock: 1.572ns
   Maximum output required time after clock: 6.216ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "c:\documents and
settings\user\desktop\sp_mini_shiftregister/_ngo" -uc shift_register.ucf -p
xc3s400-pq208-5 shift_register.ngc shift_register.ngd 

Reading NGO file 'C:/Documents and
Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.ngc' ...

Applying constraints in "shift_register.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:837 - pins 'I' and 'O' on instance 'clock1/clock_INV_0' of type
   'INV' are both connected to the same signal 'clk', which forms a ring buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "shift_register.ngd" ...

Writing NGDBUILD log file "shift_register.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s400pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...
ERROR:Pack:198 - NCD was not produced. All logic was removed from design.  This
   is usually due to having no input or output PAD connections in the design and
   no nets or symbols marked as 'SAVE'.  You can either add PADs or 'SAVE'
   attributes to the design, or run 'map -u' to disable logic trimming in the
   mapper.

Mapping completed.
See MAP report file "shift_register_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   1
Number of warnings :   2
ERROR: MAP failed
Process "Map" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" in Library work.
Entity <internal_clock> compiled.
Entity <internal_clock> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" in Library work.
Architecture dataflow of Entity shift_register is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <shift_register> (Architecture <dataflow>).
Entity <shift_register> analyzed. Unit <shift_register> generated.

Analyzing Entity <internal_clock> (Architecture <behavioral>).
Entity <internal_clock> analyzed. Unit <internal_clock> generated.

Analyzing Entity <D_ff> (Architecture <behavioral>).
Entity <D_ff> analyzed. Unit <D_ff> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <D_ff>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd".
    Found 1-bit register for signal <temp>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <D_ff> synthesized.


Synthesizing Unit <internal_clock>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd".
Unit <internal_clock> synthesized.


Synthesizing Unit <shift_register>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd".
Unit <shift_register> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 4
 1-bit register                    : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit shift_register : the following signal(s) form a combinatorial loop: clk.

Optimizing unit <shift_register> ...
Loading device for application Rf_Device from file '3s400.nph' in environment C:/Program Files/Xilinx.

Mapping all equations...
WARNING:Xst:2016 - Found a loop when searching source clock on port 'clock1/clock:O'
Last warning will be issued only once.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block shift_register, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-5 

 Number of Slices:                       2  out of   3584     0%  
 Number of Slice Flip Flops:             4  out of   7168     0%  
 Number of bonded IOBs:                  2  out of    141     1%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk(clock1/clock_INV_0:O)          | NONE(*)(dff1/temp)     | 4     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 1.483ns (Maximum Frequency: 674.377MHz)
   Minimum input arrival time before clock: 1.572ns
   Maximum output required time after clock: 6.216ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "c:\documents and
settings\user\desktop\sp_mini_shiftregister/_ngo" -uc shift_register.ucf -p
xc3s400-pq208-5 shift_register.ngc shift_register.ngd 

Reading NGO file 'C:/Documents and
Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.ngc' ...

Applying constraints in "shift_register.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:837 - pins 'I' and 'O' on instance 'clock1/clock_INV_0' of type
   'INV' are both connected to the same signal 'clk', which forms a ring buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "shift_register.ngd" ...

Writing NGDBUILD log file "shift_register.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s400pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...
ERROR:Pack:198 - NCD was not produced. All logic was removed from design.  This
   is usually due to having no input or output PAD connections in the design and
   no nets or symbols marked as 'SAVE'.  You can either add PADs or 'SAVE'
   attributes to the design, or run 'map -u' to disable logic trimming in the
   mapper.

Mapping completed.
See MAP report file "shift_register_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   1
Number of warnings :   2
ERROR: MAP failed
Process "Map" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <d_ff> (Architecture <behavioral>).
Entity <d_ff> analyzed. Unit <d_ff> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <d_ff>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd".
    Found 1-bit register for signal <temp>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <d_ff> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
 1-bit register                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <d_ff> ...
Loading device for application Rf_Device from file '3s400.nph' in environment C:/Program Files/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block d_ff, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-5 

 Number of Slices:                       1  out of   3584     0%  
 Number of Slice Flip Flops:             1  out of   7168     0%  
 Number of bonded IOBs:                  3  out of    141     2%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
cclk                               | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: 1.572ns
   Maximum output required time after clock: 6.216ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "c:\documents and
settings\user\desktop\sp_mini_shiftregister/_ngo" -uc d_ff.ucf -p
xc3s400-pq208-5 d_ff.ngc d_ff.ngd 

Reading NGO file 'C:/Documents and
Settings/user/Desktop/SP_mini_ShiftRegister/d_ff.ngc' ...

Applying constraints in "d_ff.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "d_ff.ngd" ...

Writing NGDBUILD log file "d_ff.bld"...

NGDBUILD done.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Map".

Using target part "3s400pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...
ERROR:Pack:198 - NCD was not produced. All logic was removed from design.  This
   is usually due to having no input or output PAD connections in the design and
   no nets or symbols marked as 'SAVE'.  You can either add PADs or 'SAVE'
   attributes to the design, or run 'map -u' to disable logic trimming in the
   mapper.

Mapping completed.
See MAP report file "shift_register_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   1
Number of warnings :   2
ERROR: MAP failed
Process "Map" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" in Library work.
Architecture behavioral of Entity internal_clock is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" in Library work.
Architecture dataflow of Entity shift_register is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <shift_register> (Architecture <dataflow>).
Entity <shift_register> analyzed. Unit <shift_register> generated.

Analyzing Entity <internal_clock> (Architecture <behavioral>).
Entity <internal_clock> analyzed. Unit <internal_clock> generated.

Analyzing Entity <D_ff> (Architecture <behavioral>).
Entity <D_ff> analyzed. Unit <D_ff> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <D_ff>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd".
    Found 1-bit register for signal <temp>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <D_ff> synthesized.


Synthesizing Unit <internal_clock>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd".
Unit <internal_clock> synthesized.


Synthesizing Unit <shift_register>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd".
Unit <shift_register> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 4
 1-bit register                    : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit shift_register : the following signal(s) form a combinatorial loop: clk.

Optimizing unit <shift_register> ...
Loading device for application Rf_Device from file '3s400.nph' in environment C:/Program Files/Xilinx.

Mapping all equations...
WARNING:Xst:2016 - Found a loop when searching source clock on port 'clock1/clock:O'
Last warning will be issued only once.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block shift_register, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-5 

 Number of Slices:                       2  out of   3584     0%  
 Number of Slice Flip Flops:             4  out of   7168     0%  
 Number of bonded IOBs:                  2  out of    141     1%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk(clock1/clock_INV_0:O)          | NONE(*)(dff2/temp)     | 4     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 1.483ns (Maximum Frequency: 674.377MHz)
   Minimum input arrival time before clock: 1.572ns
   Maximum output required time after clock: 6.216ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "c:\documents and
settings\user\desktop\sp_mini_shiftregister/_ngo" -uc shift_register.ucf -p
xc3s400-pq208-5 shift_register.ngc shift_register.ngd 

Reading NGO file 'C:/Documents and
Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.ngc' ...

Applying constraints in "shift_register.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:837 - pins 'I' and 'O' on instance 'clock1/clock_INV_0' of type
   'INV' are both connected to the same signal 'clk', which forms a ring buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "shift_register.ngd" ...

Writing NGDBUILD log file "shift_register.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s400pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...
ERROR:Pack:198 - NCD was not produced. All logic was removed from design.  This
   is usually due to having no input or output PAD connections in the design and
   no nets or symbols marked as 'SAVE'.  You can either add PADs or 'SAVE'
   attributes to the design, or run 'map -u' to disable logic trimming in the
   mapper.

Mapping completed.
See MAP report file "shift_register_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   1
Number of warnings :   2
ERROR: MAP failed
Process "Map" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------



deleting "d_ff.lso"
deleting "d_ff.stx"
deleting "d_ff.lso"
deleting "d_ff.stx"
deleting "d_ff.lso"
deleting "d_ff.stx"
deleting "d_ff.lso"
deleting "d_ff.stx"
deleting "if"
deleting " $IsCopy "
deleting ""
deleting "            Xilinx::Dpm::dpm_flowUtilsFilesToDelete "DID_File"  "$HDLModule""
deleting "         "
ERROR: error deleting "         ": no such file or directory
deleting "d_ff.lso"
deleting "d_ff.stx"
deleting "d_ff.lso"
deleting "d_ff.stx"
deleting "d_ff.ldo"
deleting "vsim.wlf"
deleting "if"
deleting " $IsCopy "
deleting ""
deleting "            Xilinx::Dpm::dpm_flowUtilsFilesToDelete "DID_File"  "$HDLModule""
deleting "         "
ERROR: error deleting "         ": no such file or directory
deleting "d_ff.lso"
deleting "d_ff.stx"
deleting "shift_register.lso"
deleting "shift_register.stx"
deleting "shift_register.lso"
deleting "shift_register.stx"
deleting "shift_register.lso"
deleting "shift_register.stx"
deleting "shift_register.lso"
deleting "shift_register.stx"
deleting "shift_register.lso"
deleting "shift_register.stx"
deleting "shift_register.lso"
deleting "shift_register.stx"
deleting "d_ff.lso"
deleting "d_ff.stx"
deleting "shift_register.lso"
deleting "shift_register.stx"
deleting "d_ff.lso"
deleting "d_ff.stx"
deleting "d_ff.lso"
deleting "d_ff.stx"
deleting "shift_register.lso"
deleting "shift_register.stx"
deleting "shift_register.lso"
deleting "shift_register.stx"
deleting "shift_register.ldo"
deleting "vsim.wlf"
deleting "internal_clock.lso"
deleting "internal_clock.stx"
deleting "shift_register.lso"
deleting "shift_register.stx"
deleting "shift_register.lso"
deleting "shift_register.stx"
deleting "if"
deleting " $IsCopy "
deleting ""
deleting "            Xilinx::Dpm::dpm_flowUtilsFilesToDelete "DID_File"  "$HDLModule""
deleting "         "
ERROR: error deleting "         ": no such file or directory
deleting "shift_register_summary.html"
deleting "shift_register.syr"
deleting "shift_register.prj"
deleting "shift_register.sprj"
deleting "shift_register.ana"
deleting "shift_register.stx"
deleting "shift_register.cmd_log"
deleting "shift_register.ngc"
deleting "shift_register.ngr"
deleting "__projnav/ednTOngd_tcl.rsp"
deleting ""c:\documents and settings\user\desktop\sp_mini_shiftregister/_ngo""
deleting "shift_register.ngd"
deleting "shift_register_ngdbuild.nav"
deleting "shift_register.bld"
deleting "shift_register.ucf.untf"
deleting "shift_register.cmd_log"
deleting "shift_register.lso"
deleting "shift_register.stx"
deleting "shift_register.ngc"
deleting "shift_register.lso"
deleting "shift_register.stx"
deleting "shift_register.ngc"
deleting "shift_register.lso"
deleting "shift_register.stx"
deleting "shift_register.ngc"
deleting "shift_register.lso"
deleting "shift_register.stx"
deleting "shift_register.ngc"
deleting "internal_clock.lso"
deleting "internal_clock.stx"
deleting "shift_register.lso"
deleting "shift_register.stx"
deleting "shift_register.ngc"
deleting "shift_register.lso"
deleting "shift_register.stx"
deleting "shift_register.ngc"
deleting "if"
deleting " $IsCopy "
deleting ""
deleting "            Xilinx::Dpm::dpm_flowUtilsFilesToDelete "DID_File"  "$HDLModule""
deleting "         "
ERROR: error deleting "         ": no such file or directory
deleting "shift_register_summary.html"
deleting "shift_register.syr"
deleting "shift_register.prj"
deleting "shift_register.sprj"
deleting "shift_register.ana"
deleting "shift_register.stx"
deleting "shift_register.cmd_log"
deleting "shift_register.ngc"
deleting "shift_register.ngr"
deleting "__projnav/ednTOngd_tcl.rsp"
deleting ""c:\documents and settings\user\desktop\sp_mini_shiftregister/_ngo""
deleting "shift_register.ngd"
deleting "shift_register_ngdbuild.nav"
deleting "shift_register.bld"
deleting "shift_register.ucf.untf"
deleting "shift_register.cmd_log"
deleting "shift_register_summary.html"
deleting "shift_register_map.ncd"
deleting "shift_register.ngm"
deleting "shift_register.pcf"
deleting "shift_register.nc1"
deleting "shift_register.mrp"
deleting "shift_register_map.mrp"
deleting "shift_register.mdf"
deleting "shift_register.cmd_log"
deleting "shift_register_map.ngm"
deleting "shift_register_summary.html"
deleting "shift_register_map.ncd"
deleting "shift_register.ngm"
deleting "shift_register.pcf"
deleting "shift_register.nc1"
deleting "shift_register.mrp"
deleting "shift_register_map.mrp"
deleting "shift_register.mdf"
deleting "shift_register.cmd_log"
deleting "shift_register_map.ngm"
deleting "internal_clock.lso"
deleting "internal_clock.stx"
deleting "internal_clock.lso"
deleting "internal_clock.stx"
deleting "internal_clock.lso"
deleting "internal_clock.stx"
deleting "internal_clock.lso"
deleting "internal_clock.stx"
deleting "internal_clock.lso"
deleting "internal_clock.stx"
deleting "shift_register.lso"
deleting "shift_register.stx"
deleting "shift_register.ngc"
deleting "if"
deleting " $IsCopy "
deleting ""
deleting "            Xilinx::Dpm::dpm_flowUtilsFilesToDelete "DID_File"  "$HDLModule""
deleting "         "
ERROR: error deleting "         ": no such file or directory
deleting "shift_register.lso"
deleting "shift_register.stx"
deleting "shift_register.ngc"
deleting "shift_register_summary.html"
deleting "shift_register.syr"
deleting "shift_register.prj"
deleting "shift_register.sprj"
deleting "shift_register.ana"
deleting "shift_register.stx"
deleting "shift_register.cmd_log"
deleting "shift_register.ngc"
deleting "shift_register.ngr"
deleting "__projnav/ednTOngd_tcl.rsp"
deleting ""c:\documents and settings\user\desktop\sp_mini_shiftregister/_ngo""
deleting "shift_register.ngd"
deleting "shift_register_ngdbuild.nav"
deleting "shift_register.bld"
deleting "shift_register.ucf.untf"
deleting "shift_register.cmd_log"
deleting "shift_register_summary.html"
deleting "shift_register_map.ncd"
deleting "shift_register.ngm"
deleting "shift_register.pcf"
deleting "shift_register.nc1"
deleting "shift_register.mrp"
deleting "shift_register_map.mrp"
deleting "shift_register.mdf"
deleting "shift_register.cmd_log"
deleting "shift_register_map.ngm"
deleting "shift_register.lso"
deleting "shift_register.stx"
deleting "shift_register.ngc"
deleting "shift_register.lso"
deleting "shift_register.stx"
deleting "shift_register.ngc"
deleting "shift_register_summary.html"
deleting "shift_register.syr"
deleting "shift_register.prj"
deleting "shift_register.sprj"
deleting "shift_register.ana"
deleting "shift_register.stx"
deleting "shift_register.cmd_log"
deleting "shift_register.ngc"
deleting "shift_register.ngr"
deleting "__projnav/ednTOngd_tcl.rsp"
deleting ""c:\documents and settings\user\desktop\sp_mini_shiftregister/_ngo""
deleting "shift_register.ngd"
deleting "shift_register_ngdbuild.nav"
deleting "shift_register.bld"
deleting "shift_register.ucf.untf"
deleting "shift_register.cmd_log"
deleting "shift_register_summary.html"
deleting "shift_register_map.ncd"
deleting "shift_register.ngm"
deleting "shift_register.pcf"
deleting "shift_register.nc1"
deleting "shift_register.mrp"
deleting "shift_register_map.mrp"
deleting "shift_register.mdf"
deleting "shift_register.cmd_log"
deleting "shift_register_map.ngm"
deleting "shift_register_summary.html"
deleting "shift_register_map.ncd"
deleting "shift_register.ngm"
deleting "shift_register.pcf"
deleting "shift_register.nc1"
deleting "shift_register.mrp"
deleting "shift_register_map.mrp"
deleting "shift_register.mdf"
deleting "shift_register.cmd_log"
deleting "shift_register_map.ngm"
deleting "shift_register_summary.html"
deleting "shift_register_map.ncd"
deleting "shift_register.ngm"
deleting "shift_register.pcf"
deleting "shift_register.nc1"
deleting "shift_register.mrp"
deleting "shift_register_map.mrp"
deleting "shift_register.mdf"
deleting "shift_register.cmd_log"
deleting "shift_register_map.ngm"
deleting "shift_register_summary.html"
deleting "shift_register_map.ncd"
deleting "shift_register.ngm"
deleting "shift_register.pcf"
deleting "shift_register.nc1"
deleting "shift_register.mrp"
deleting "shift_register_map.mrp"
deleting "shift_register.mdf"
deleting "shift_register.cmd_log"
deleting "shift_register_map.ngm"
deleting "shift_register.lso"
deleting "shift_register_summary.html"
deleting "shift_register.syr"
deleting "shift_register.prj"
deleting "shift_register.sprj"
deleting "shift_register.ana"
deleting "shift_register.stx"
deleting "shift_register.cmd_log"
deleting "shift_register.ngc"
deleting "shift_register.ngr"
deleting "__projnav/ednTOngd_tcl.rsp"
deleting ""c:\documents and settings\user\desktop\sp_mini_shiftregister/_ngo""
deleting "shift_register.ngd"
deleting "shift_register_ngdbuild.nav"
deleting "shift_register.bld"
deleting "shift_register.ucf.untf"
deleting "shift_register.cmd_log"
deleting "shift_register_summary.html"
deleting "shift_register_map.ncd"
deleting "shift_register.ngm"
deleting "shift_register.pcf"
deleting "shift_register.nc1"
deleting "shift_register.mrp"
deleting "shift_register_map.mrp"
deleting "shift_register.mdf"
deleting "shift_register.cmd_log"
deleting "shift_register_map.ngm"
deleting "shift_register.lso"
deleting "shift_register_summary.html"
deleting "shift_register.syr"
deleting "shift_register.prj"
deleting "shift_register.sprj"
deleting "shift_register.ana"
deleting "shift_register.stx"
deleting "shift_register.cmd_log"
deleting "shift_register.ngc"
deleting "shift_register.ngr"
deleting "__projnav/ednTOngd_tcl.rsp"
deleting ""c:\documents and settings\user\desktop\sp_mini_shiftregister/_ngo""
deleting "shift_register.ngd"
deleting "shift_register_ngdbuild.nav"
deleting "shift_register.bld"
deleting "shift_register.ucf.untf"
deleting "shift_register.cmd_log"
deleting "shift_register_summary.html"
deleting "shift_register_map.ncd"
deleting "shift_register.ngm"
deleting "shift_register.pcf"
deleting "shift_register.nc1"
deleting "shift_register.mrp"
deleting "shift_register_map.mrp"
deleting "shift_register.mdf"
deleting "shift_register.cmd_log"
deleting "shift_register_map.ngm"
deleting "d_ff_summary.html"
deleting "d_ff.syr"
deleting "d_ff.prj"
deleting "d_ff.sprj"
deleting "d_ff.ana"
deleting "d_ff.stx"
deleting "d_ff.cmd_log"
deleting "d_ff.ngc"
deleting "d_ff.ngr"
deleting "__projnav/ednTOngd_tcl.rsp"
deleting ""c:\documents and settings\user\desktop\sp_mini_shiftregister/_ngo""
deleting "d_ff.ngd"
deleting "d_ff_ngdbuild.nav"
deleting "d_ff.bld"
deleting "d_ff.ucf.untf"
deleting "d_ff.cmd_log"
deleting "shift_register_summary.html"
deleting "shift_register_map.ncd"
deleting "shift_register.ngm"
deleting "shift_register.pcf"
deleting "shift_register.nc1"
deleting "shift_register.mrp"
deleting "shift_register_map.mrp"
deleting "shift_register.mdf"
deleting "shift_register.cmd_log"
deleting "shift_register_map.ngm"
deleting "shift_register.lso"
deleting "shift_register_summary.html"
deleting "shift_register.syr"
deleting "shift_register.prj"
deleting "shift_register.sprj"
deleting "shift_register.ana"
deleting "shift_register.stx"
deleting "shift_register.cmd_log"
deleting "d_ff.ngc"
deleting "shift_register.ngc"
deleting "d_ff.ngr"
deleting "shift_register.ngr"
deleting "__projnav/ednTOngd_tcl.rsp"
deleting ""c:\documents and settings\user\desktop\sp_mini_shiftregister/_ngo""
deleting "shift_register.ngd"
deleting "shift_register_ngdbuild.nav"
deleting "shift_register.bld"
deleting "shift_register.ucf.untf"
deleting "shift_register.cmd_log"
deleting "shift_register_summary.html"
deleting "shift_register_map.ncd"
deleting "shift_register.ngm"
deleting "shift_register.pcf"
deleting "shift_register.nc1"
deleting "shift_register.mrp"
deleting "shift_register_map.mrp"
deleting "shift_register.mdf"
deleting "shift_register.cmd_log"
deleting "shift_register_map.ngm"
deleting "d_ff.prj"
deleting "d_ff.sprj"
deleting "__projnav/d_ff.xst"
deleting "xst"
deleting "d_ff.prj"
deleting "d_ff.sprj"
deleting "__projnav/d_ff.xst"
deleting "xst"
deleting "d_ff.prj"
deleting "d_ff.sprj"
deleting "__projnav/d_ff.xst"
deleting "xst"
deleting "d_ff.prj"
deleting "d_ff.sprj"
deleting "__projnav/d_ff.xst"
deleting "xst"
deleting "d_ff.prj"
deleting "d_ff.sprj"
deleting "__projnav/d_ff.xst"
deleting "xst"
deleting "d_ff.sprj"
deleting "__projnav/d_ff.xst"
deleting "xst"
deleting "d_ff.prj"
deleting "d_ff.sprj"
deleting "__projnav/d_ff.xst"
deleting "xst"
deleting "shift_register.prj"
deleting "shift_register.sprj"
deleting "__projnav/shift_register.xst"
deleting "xst"
deleting "shift_register.prj"
deleting "shift_register.sprj"
deleting "__projnav/shift_register.xst"
deleting "xst"
deleting "shift_register.prj"
deleting "shift_register.sprj"
deleting "__projnav/shift_register.xst"
deleting "xst"
deleting "shift_register.prj"
deleting "shift_register.sprj"
deleting "__projnav/shift_register.xst"
deleting "xst"
deleting "shift_register.prj"
deleting "shift_register.sprj"
deleting "__projnav/shift_register.xst"
deleting "xst"
deleting "shift_register.prj"
deleting "shift_register.sprj"
deleting "__projnav/shift_register.xst"
deleting "xst"
deleting "d_ff.prj"
deleting "d_ff.sprj"
deleting "__projnav/d_ff.xst"
deleting "xst"
deleting "shift_register.prj"
deleting "shift_register.sprj"
deleting "__projnav/shift_register.xst"
deleting "xst"
deleting "d_ff.sprj"
deleting "__projnav/d_ff.xst"
deleting "xst"
deleting "d_ff.prj"
deleting "d_ff.sprj"
deleting "__projnav/d_ff.xst"
deleting "xst"
deleting "shift_register.prj"
deleting "shift_register.sprj"
deleting "__projnav/shift_register.xst"
deleting "xst"
deleting "shift_register.prj"
deleting "shift_register.sprj"
deleting "__projnav/shift_register.xst"
deleting "xst"
deleting "internal_clock.prj"
deleting "internal_clock.sprj"
deleting "__projnav/internal_clock.xst"
deleting "xst"
deleting "shift_register.prj"
deleting "shift_register.sprj"
deleting "__projnav/shift_register.xst"
deleting "xst"
deleting "shift_register.prj"
deleting "shift_register.sprj"
deleting "__projnav/shift_register.xst"
deleting "xst"
deleting "shift_register.prj"
deleting "__projnav/shift_register.xst"
deleting "./xst"
deleting "shift_register.prj"
deleting "shift_register.sprj"
deleting "__projnav/shift_register.xst"
deleting "xst"
deleting "shift_register.prj"
deleting "shift_register.sprj"
deleting "__projnav/shift_register.xst"
deleting "xst"
deleting "shift_register.prj"
deleting "shift_register.sprj"
deleting "__projnav/shift_register.xst"
deleting "xst"
deleting "shift_register.sprj"
deleting "__projnav/shift_register.xst"
deleting "xst"
deleting "internal_clock.prj"
deleting "internal_clock.sprj"
deleting "__projnav/internal_clock.xst"
deleting "xst"
deleting "shift_register.prj"
deleting "shift_register.sprj"
deleting "__projnav/shift_register.xst"
deleting "xst"
deleting "shift_register.sprj"
deleting "__projnav/shift_register.xst"
deleting "xst"
deleting "shift_register.prj"
deleting "__projnav/shift_register.xst"
deleting "./xst"
deleting "internal_clock.prj"
deleting "internal_clock.sprj"
deleting "__projnav/internal_clock.xst"
deleting "xst"
deleting "internal_clock.prj"
deleting "internal_clock.sprj"
deleting "__projnav/internal_clock.xst"
deleting "xst"
deleting "internal_clock.prj"
deleting "internal_clock.sprj"
deleting "__projnav/internal_clock.xst"
deleting "xst"
deleting "internal_clock.prj"
deleting "internal_clock.sprj"
deleting "__projnav/internal_clock.xst"
deleting "xst"
deleting "internal_clock.prj"
deleting "internal_clock.sprj"
deleting "__projnav/internal_clock.xst"
deleting "xst"
deleting "shift_register.prj"
deleting "shift_register.sprj"
deleting "__projnav/shift_register.xst"
deleting "xst"
deleting "shift_register.prj"
deleting "shift_register.sprj"
deleting "__projnav/shift_register.xst"
deleting "xst"
deleting "shift_register.prj"
deleting "__projnav/shift_register.xst"
deleting "./xst"
deleting "shift_register.prj"
deleting "shift_register.sprj"
deleting "__projnav/shift_register.xst"
deleting "xst"
deleting "shift_register.prj"
deleting "shift_register.sprj"
deleting "__projnav/shift_register.xst"
deleting "xst"
deleting "shift_register.prj"
deleting "__projnav/shift_register.xst"
deleting "./xst"
deleting "shift_register.prj"
deleting "shift_register.prj"
deleting "__projnav/shift_register.xst"
deleting "./xst"
deleting "shift_register.prj"
deleting "shift_register.prj"
deleting "__projnav/shift_register.xst"
deleting "./xst"
deleting "d_ff.prj"
deleting "__projnav/d_ff.xst"
deleting "./xst"
deleting "shift_register.prj"
deleting "shift_register.prj"
deleting "__projnav/shift_register.xst"
deleting "./xst"
deleting "__projnav/mini_ShiftRegister.gfl"
deleting "__projnav/mini_ShiftRegister_flowplus.gfl"
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" in Library work.
Entity <internal_clock> compiled.
Entity <internal_clock> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Entity <D_ff> compiled.
Entity <D_ff> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" in Library work.
Entity <shift_register> compiled.
Entity <shift_register> (Architecture <dataflow>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <shift_register> (Architecture <dataflow>).
Entity <shift_register> analyzed. Unit <shift_register> generated.

Analyzing Entity <internal_clock> (Architecture <behavioral>).
Entity <internal_clock> analyzed. Unit <internal_clock> generated.

Analyzing Entity <D_ff> (Architecture <behavioral>).
Entity <D_ff> analyzed. Unit <D_ff> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <D_ff>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd".
    Found 1-bit register for signal <temp>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <D_ff> synthesized.


Synthesizing Unit <internal_clock>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd".
Unit <internal_clock> synthesized.


Synthesizing Unit <shift_register>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd".
Unit <shift_register> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 4
 1-bit register                    : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit shift_register : the following signal(s) form a combinatorial loop: clk.

Optimizing unit <shift_register> ...
Loading device for application Rf_Device from file '3s400.nph' in environment C:/Program Files/Xilinx.

Mapping all equations...
WARNING:Xst:2016 - Found a loop when searching source clock on port 'clock1/clock:O'
Last warning will be issued only once.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block shift_register, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-5 

 Number of Slices:                       2  out of   3584     0%  
 Number of Slice Flip Flops:             4  out of   7168     0%  
 Number of bonded IOBs:                  2  out of    141     1%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk(clock1/clock_INV_0:O)          | NONE(*)(dff3/temp)     | 4     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 1.483ns (Maximum Frequency: 674.377MHz)
   Minimum input arrival time before clock: 1.572ns
   Maximum output required time after clock: 6.216ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "c:\documents and
settings\user\desktop\sp_mini_shiftregister/_ngo" -uc shift_register.ucf -p
xc3s400-pq208-5 shift_register.ngc shift_register.ngd 

Reading NGO file 'C:/Documents and
Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.ngc' ...

Applying constraints in "shift_register.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:837 - pins 'I' and 'O' on instance 'clock1/clock_INV_0' of type
   'INV' are both connected to the same signal 'clk', which forms a ring buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "shift_register.ngd" ...

Writing NGDBUILD log file "shift_register.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s400pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...
ERROR:Pack:198 - NCD was not produced. All logic was removed from design.  This
   is usually due to having no input or output PAD connections in the design and
   no nets or symbols marked as 'SAVE'.  You can either add PADs or 'SAVE'
   attributes to the design, or run 'map -u' to disable logic trimming in the
   mapper.

Mapping completed.
See MAP report file "shift_register_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   1
Number of warnings :   2
ERROR: MAP failed
Process "Map" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" in Library work.
Entity <internal_clock> compiled.
Entity <internal_clock> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" in Library work.
Architecture dataflow of Entity shift_register is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <shift_register> (Architecture <dataflow>).
Entity <shift_register> analyzed. Unit <shift_register> generated.

Analyzing Entity <internal_clock> (Architecture <behavioral>).
Entity <internal_clock> analyzed. Unit <internal_clock> generated.

Analyzing Entity <D_ff> (Architecture <behavioral>).
Entity <D_ff> analyzed. Unit <D_ff> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <D_ff>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd".
    Found 1-bit register for signal <temp>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <D_ff> synthesized.


Synthesizing Unit <internal_clock>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd".
Unit <internal_clock> synthesized.


Synthesizing Unit <shift_register>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd".
Unit <shift_register> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 4
 1-bit register                    : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit shift_register : the following signal(s) form a combinatorial loop: clk.

Optimizing unit <shift_register> ...
Loading device for application Rf_Device from file '3s400.nph' in environment C:/Program Files/Xilinx.

Mapping all equations...
WARNING:Xst:2016 - Found a loop when searching source clock on port 'clock1/clock:O'
Last warning will be issued only once.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block shift_register, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-5 

 Number of Slices:                       2  out of   3584     0%  
 Number of Slice Flip Flops:             4  out of   7168     0%  
 Number of bonded IOBs:                  2  out of    141     1%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk(clock1/clock_INV_0:O)          | NONE(*)(dff1/temp)     | 4     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 1.483ns (Maximum Frequency: 674.377MHz)
   Minimum input arrival time before clock: 1.572ns
   Maximum output required time after clock: 6.216ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "c:\documents and
settings\user\desktop\sp_mini_shiftregister/_ngo" -uc shift_register.ucf -p
xc3s400-pq208-5 shift_register.ngc shift_register.ngd 

Reading NGO file 'C:/Documents and
Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.ngc' ...

Applying constraints in "shift_register.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:837 - pins 'I' and 'O' on instance 'clock1/clock_INV_0' of type
   'INV' are both connected to the same signal 'clk', which forms a ring buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "shift_register.ngd" ...

Writing NGDBUILD log file "shift_register.bld"...

NGDBUILD done.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "c:\documents and
settings\user\desktop\sp_mini_shiftregister/_ngo" -uc shift_register.ucf -p
xc3s400-pq208-5 shift_register.ngc shift_register.ngd 

Reading NGO file 'C:/Documents and
Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.ngc' ...

Applying constraints in "shift_register.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:837 - pins 'I' and 'O' on instance 'clock1/clock_INV_0' of type
   'INV' are both connected to the same signal 'clk', which forms a ring buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "shift_register.ngd" ...

Writing NGDBUILD log file "shift_register.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s400pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...
ERROR:Pack:198 - NCD was not produced. All logic was removed from design.  This
   is usually due to having no input or output PAD connections in the design and
   no nets or symbols marked as 'SAVE'.  You can either add PADs or 'SAVE'
   attributes to the design, or run 'map -u' to disable logic trimming in the
   mapper.

Mapping completed.
See MAP report file "shift_register_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   1
Number of warnings :   2
ERROR: MAP failed
Process "Map" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Map".

Using target part "3s400pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...
ERROR:Pack:198 - NCD was not produced. All logic was removed from design.  This
   is usually due to having no input or output PAD connections in the design and
   no nets or symbols marked as 'SAVE'.  You can either add PADs or 'SAVE'
   attributes to the design, or run 'map -u' to disable logic trimming in the
   mapper.

Mapping completed.
See MAP report file "shift_register_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   1
Number of warnings :   2
ERROR: MAP failed
Process "Map" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Post-Translate Simulation Model Report".

INFO:NetListWriters:635 - The generated VHDL netlist contains Xilinx SIMPRIM
   simulation primitives and has to be used with SIMPRIM library for correct
   compilation and simulation. 


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" in Library work.
Architecture behavioral of Entity internal_clock is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <internal_clock> (Architecture <behavioral>).
Entity <internal_clock> analyzed. Unit <internal_clock> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <internal_clock>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd".
Unit <internal_clock> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit internal_clock : the following signal(s) form a combinatorial loop: clock.

Optimizing unit <internal_clock> ...
Loading device for application Rf_Device from file '3s400.nph' in environment C:/Program Files/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block internal_clock, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-5 

 Number of bonded IOBs:                  1  out of    141     0%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "c:\documents and
settings\user\desktop\sp_mini_shiftregister/_ngo" -i -p xc3s400-pq208-5
internal_clock.ngc internal_clock.ngd 

Reading NGO file 'C:/Documents and
Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.ngc' ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "internal_clock.ngd" ...

Writing NGDBUILD log file "internal_clock.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s400pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...
ERROR:Pack:198 - NCD was not produced. All logic was removed from design.  This
   is usually due to having no input or output PAD connections in the design and
   no nets or symbols marked as 'SAVE'.  You can either add PADs or 'SAVE'
   attributes to the design, or run 'map -u' to disable logic trimming in the
   mapper.

Mapping completed.
See MAP report file "internal_clock_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   1
Number of warnings :   1
ERROR: MAP failed
Process "Map" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <d_ff> (Architecture <behavioral>).
Entity <d_ff> analyzed. Unit <d_ff> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <d_ff>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd".
    Found 1-bit register for signal <temp>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <d_ff> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
 1-bit register                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <d_ff> ...
Loading device for application Rf_Device from file '3s400.nph' in environment C:/Program Files/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block d_ff, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-5 

 Number of Slices:                       1  out of   3584     0%  
 Number of Slice Flip Flops:             1  out of   7168     0%  
 Number of bonded IOBs:                  3  out of    141     2%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
cclk                               | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: 1.572ns
   Maximum output required time after clock: 6.216ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "c:\documents and
settings\user\desktop\sp_mini_shiftregister/_ngo" -i -p xc3s400-pq208-5 d_ff.ngc
d_ff.ngd 

Reading NGO file 'C:/Documents and
Settings/user/Desktop/SP_mini_ShiftRegister/d_ff.ngc' ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "d_ff.ngd" ...

Writing NGDBUILD log file "d_ff.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s400pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
Logic Distribution:
    Number of Slices containing only related logic:       0 out of       0    0%
    Number of Slices containing unrelated logic:          0 out of       0    0%
      *See NOTES below for an explanation of the effects of unrelated logic
  Number of bonded IOBs:                3 out of     141    2%
    IOB Flip Flops:                     1
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  11
Additional JTAG gate count for IOBs:  144
Peak Memory Usage:  108 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "d_ff_map.mrp" for details.




Started process "Place & Route".




Constraints file: d_ff.pcf.
Loading device for application Rf_Device from file '3s400.nph' in environment
C:/Program Files/Xilinx.
   "d_ff" is an NCD, version 3.1, device xc3s400, package pq208, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "ADVANCED 1.35 2005-01-22".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 8      12%
   Number of External IOBs             3 out of 141     2%
      Number of LOCed IOBs             0 out of 3       0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989687) REAL time: 1 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 1 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 1 secs 

Phase 4.3
Phase 4.3 (Checksum:26259fc) REAL time: 1 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 1 secs 

Phase 6.8
Phase 6.8 (Checksum:98989b) REAL time: 1 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 1 secs 

Phase 8.18
Phase 8.18 (Checksum:4c4b3f8) REAL time: 1 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 1 secs 

Writing design to file d_ff.ncd


Total REAL time to Placer completion: 1 secs 
Total CPU time to Placer completion: 1 secs 

Starting Router

Phase 1: 4 unrouted;       REAL time: 1 secs 

Phase 2: 2 unrouted;       REAL time: 1 secs 

Phase 3: 0 unrouted;       REAL time: 1 secs 

Phase 4: 0 unrouted;       REAL time: 1 secs 


Total REAL time to Router completion: 1 secs 
Total CPU time to Router completion: 1 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|          cclk_BUFGP |      BUFGMUX6| No   |    1 |  0.000     |  0.936      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  76 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file d_ff.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '3s400.nph' in environment
C:/Program Files/Xilinx.
   "d_ff" is an NCD, version 3.1, device xc3s400, package pq208, speed -5

Analysis completed Thu Jul 27 19:18:32 2006
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 1 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Map".

Using target part "3s400pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...
ERROR:Pack:198 - NCD was not produced. All logic was removed from design.  This
   is usually due to having no input or output PAD connections in the design and
   no nets or symbols marked as 'SAVE'.  You can either add PADs or 'SAVE'
   attributes to the design, or run 'map -u' to disable logic trimming in the
   mapper.

Mapping completed.
See MAP report file "internal_clock_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   1
Number of warnings :   1
ERROR: MAP failed
Process "Map" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" in Library work.
Architecture behavioral of Entity internal_clock is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <internal_clock> (Architecture <behavioral>).
Entity <internal_clock> analyzed. Unit <internal_clock> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <internal_clock>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd".
Unit <internal_clock> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit internal_clock : the following signal(s) form a combinatorial loop: clock.

Optimizing unit <internal_clock> ...
Loading device for application Rf_Device from file '3s400.nph' in environment C:/Program Files/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block internal_clock, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-5 

 Number of bonded IOBs:                  1  out of    141     0%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "c:\documents and
settings\user\desktop\sp_mini_shiftregister/_ngo" -i -p xc3s400-pq208-5
internal_clock.ngc internal_clock.ngd 

Reading NGO file 'C:/Documents and
Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.ngc' ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "internal_clock.ngd" ...

Writing NGDBUILD log file "internal_clock.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s400pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...
ERROR:Pack:198 - NCD was not produced. All logic was removed from design.  This
   is usually due to having no input or output PAD connections in the design and
   no nets or symbols marked as 'SAVE'.  You can either add PADs or 'SAVE'
   attributes to the design, or run 'map -u' to disable logic trimming in the
   mapper.

Mapping completed.
See MAP report file "internal_clock_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   1
Number of warnings :   1
ERROR: MAP failed
Process "Map" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" in Library work.
Entity <internal_clock> compiled.
ERROR:HDLParsers:164 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" Line 38. parse error, unexpected IDENTIFIER
--> 

Total memory usage is 76760 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" in Library work.
ERROR:HDLParsers:164 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" Line 38. parse error, unexpected IDENTIFIER
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" in Library work.
Entity <internal_clock> compiled.
ERROR:HDLParsers:164 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" Line 38. parse error, unexpected IDENTIFIER
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" in Library work.
Entity <internal_clock> compiled.
ERROR:HDLParsers:164 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" Line 38. parse error, unexpected IDENTIFIER
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" in Library work.
Entity <internal_clock> compiled.
ERROR:HDLParsers:164 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" Line 38. parse error, unexpected IDENTIFIER
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" in Library work.
Entity <internal_clock> compiled.
ERROR:HDLParsers:164 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" Line 45. parse error, unexpected END, expecting SEMICOLON
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" in Library work.
Entity <internal_clock> compiled.
ERROR:HDLParsers:164 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" Line 45. parse error, unexpected END, expecting SEMICOLON
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" in Library work.
Entity <internal_clock> compiled.
Entity <internal_clock> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" in Library work.
Architecture dataflow of Entity shift_register is up to date.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" in Library work.
Architecture behavioral of Entity internal_clock is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <internal_clock> (Architecture <behavioral>).
Entity <internal_clock> analyzed. Unit <internal_clock> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <internal_clock>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd".
Unit <internal_clock> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit internal_clock : the following signal(s) form a combinatorial loop: clock.

Optimizing unit <internal_clock> ...
Loading device for application Rf_Device from file '3s400.nph' in environment C:/Program Files/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block internal_clock, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-5 

 Number of bonded IOBs:                  1  out of    141     0%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "c:\documents and
settings\user\desktop\sp_mini_shiftregister/_ngo" -i -p xc3s400-pq208-5
internal_clock.ngc internal_clock.ngd 

Reading NGO file 'C:/Documents and
Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.ngc' ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "internal_clock.ngd" ...

Writing NGDBUILD log file "internal_clock.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s400pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...
ERROR:Pack:198 - NCD was not produced. All logic was removed from design.  This
   is usually due to having no input or output PAD connections in the design and
   no nets or symbols marked as 'SAVE'.  You can either add PADs or 'SAVE'
   attributes to the design, or run 'map -u' to disable logic trimming in the
   mapper.

Mapping completed.
See MAP report file "internal_clock_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   1
Number of warnings :   1
ERROR: MAP failed
Process "Map" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" in Library work.
Entity <internal_clock> compiled.
ERROR:HDLParsers:1401 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" Line 37. Object clock of mode OUT can not be read.
ERROR:HDLParsers:1401 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" Line 40. Object clock of mode OUT can not be read.
WARNING:HDLParsers:1406 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" Line 37. No sensitivity list and no wait in the process
--> 

Total memory usage is 76760 kilobytes

Number of errors   :    2 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------



deleting "         "
ERROR: error deleting "         ": no such file or directory
deleting "         "
ERROR: error deleting "         ": no such file or directory
deleting "         "
ERROR: error deleting "         ": no such file or directory
deleting "         "
ERROR: error deleting "         ": no such file or directory
deleting "         "
ERROR: error deleting "         ": no such file or directory
deleting "shift_register.lso"
deleting "shift_register_summary.html"
deleting "shift_register.syr"
deleting "shift_register.prj"
deleting "shift_register.sprj"
deleting "shift_register.ana"
deleting "shift_register.stx"
deleting "shift_register.cmd_log"
deleting "shift_register.ngc"
deleting "shift_register.ngr"
deleting "__projnav/ednTOngd_tcl.rsp"
deleting ""c:\documents and settings\user\desktop\sp_mini_shiftregister/_ngo""
deleting "shift_register.ngd"
deleting "shift_register_ngdbuild.nav"
deleting "shift_register.bld"
deleting "shift_register.ucf.untf"
deleting "shift_register.cmd_log"
deleting "shift_register_summary.html"
deleting "shift_register_map.ncd"
deleting "shift_register.ngm"
deleting "shift_register.pcf"
deleting "shift_register.nc1"
deleting "shift_register.mrp"
deleting "shift_register_map.mrp"
deleting "shift_register.mdf"
deleting "shift_register.cmd_log"
deleting "shift_register_map.ngm"
deleting "shift_register.lso"
deleting "shift_register_summary.html"
deleting "shift_register.syr"
deleting "shift_register.prj"
deleting "shift_register.sprj"
deleting "shift_register.ana"
deleting "shift_register.stx"
deleting "shift_register.cmd_log"
deleting "shift_register.ngc"
deleting "shift_register.ngr"
deleting "__projnav/ednTOngd_tcl.rsp"
deleting ""c:\documents and settings\user\desktop\sp_mini_shiftregister/_ngo""
deleting "shift_register.ngd"
deleting "shift_register_ngdbuild.nav"
deleting "shift_register.bld"
deleting "shift_register.ucf.untf"
deleting "shift_register.cmd_log"
deleting "__projnav/ednTOngd_tcl.rsp"
deleting ""c:\documents and settings\user\desktop\sp_mini_shiftregister/_ngo""
deleting "shift_register.ngd"
deleting "shift_register_ngdbuild.nav"
deleting "shift_register.bld"
deleting "shift_register.ucf.untf"
deleting "shift_register.cmd_log"
deleting "shift_register_summary.html"
deleting "shift_register_map.ncd"
deleting "shift_register.ngm"
deleting "shift_register.pcf"
deleting "shift_register.nc1"
deleting "shift_register.mrp"
deleting "shift_register_map.mrp"
deleting "shift_register.mdf"
deleting "shift_register.cmd_log"
deleting "shift_register_map.ngm"
deleting "shift_register_summary.html"
deleting "shift_register_map.ncd"
deleting "shift_register.ngm"
deleting "shift_register.pcf"
deleting "shift_register.nc1"
deleting "shift_register.mrp"
deleting "shift_register_map.mrp"
deleting "shift_register.mdf"
deleting "shift_register.cmd_log"
deleting "shift_register_map.ngm"
deleting "shift_register_translate.vhd"
deleting "shift_register_translate.nlf"
deleting "shift_register.vhdsim_xlate"
deleting "shift_register.xlate_nlf"
deleting "shift_register.cmd_log"
deleting "shift_register_translate.vhd"
deleting "internal_clock.lso"
deleting "internal_clock_summary.html"
deleting "internal_clock.syr"
deleting "internal_clock.prj"
deleting "internal_clock.sprj"
deleting "internal_clock.ana"
deleting "internal_clock.stx"
deleting "internal_clock.cmd_log"
deleting "internal_clock.ngc"
deleting "internal_clock.ngr"
deleting "__projnav/ednTOngd_tcl.rsp"
deleting ""c:\documents and settings\user\desktop\sp_mini_shiftregister/_ngo""
deleting "internal_clock.ngd"
deleting "internal_clock_ngdbuild.nav"
deleting "internal_clock.bld"
deleting ".untf"
deleting "internal_clock.cmd_log"
deleting "internal_clock_summary.html"
deleting "internal_clock_map.ncd"
deleting "internal_clock.ngm"
deleting "internal_clock.pcf"
deleting "internal_clock.nc1"
deleting "internal_clock.mrp"
deleting "internal_clock_map.mrp"
deleting "internal_clock.mdf"
deleting "internal_clock.cmd_log"
deleting "internal_clock_map.ngm"
deleting "d_ff.lso"
deleting "d_ff_summary.html"
deleting "d_ff.syr"
deleting "d_ff.prj"
deleting "d_ff.sprj"
deleting "d_ff.ana"
deleting "d_ff.stx"
deleting "d_ff.cmd_log"
deleting "d_ff.ngc"
deleting "d_ff.ngr"
deleting "__projnav/ednTOngd_tcl.rsp"
deleting ""c:\documents and settings\user\desktop\sp_mini_shiftregister/_ngo""
deleting "d_ff.ngd"
deleting "d_ff_ngdbuild.nav"
deleting "d_ff.bld"
deleting ".untf"
deleting "d_ff.cmd_log"
deleting "d_ff_summary.html"
deleting "d_ff_map.ncd"
deleting "d_ff.ngm"
deleting "d_ff.pcf"
deleting "d_ff.nc1"
deleting "d_ff.mrp"
deleting "d_ff_map.mrp"
deleting "d_ff.mdf"
deleting "d_ff.cmd_log"
deleting "d_ff_map.ngm"
deleting "__projnav/ncdTOtwr_tcl.rsp"
deleting "d_ff.twr"
deleting "d_ff.twx"
deleting "d_ff.tsi"
deleting "d_ff.cmd_log"
deleting "d_ff_summary.html"
deleting "__projnav/nc1TOncd_tcl.rsp"
deleting "d_ff.ncd"
deleting "d_ff.par"
deleting "d_ff.pad"
deleting "d_ff_pad.txt"
deleting "d_ff_pad.csv"
deleting "d_ff.pad_txt"
deleting "d_ff.dly"
deleting "reportgen.log"
deleting "d_ff.xpi"
deleting "d_ff.grf"
deleting "d_ff.itr"
deleting "d_ff_last_par.ncd"
deleting "d_ff.placed_ncd_tracker"
deleting "d_ff.routed_ncd_tracker"
deleting "d_ff.cmd_log"
deleting "__projnav/d_ff_ncdTOut_tcl.rsp"
deleting "__projnav/bitgen.rsp"
deleting "bitgen.ut"
deleting "d_ff.ut"
deleting "d_ff.bgn"
deleting "d_ff.rbt"
deleting "d_ff.ll"
deleting "d_ff.msk"
deleting "d_ff.drc"
deleting "d_ff.nky"
deleting "d_ff.bit"
deleting "d_ff.bin"
deleting "d_ff.isc"
deleting "d_ff.cmd_log"
deleting "internal_clock_summary.html"
deleting "internal_clock_map.ncd"
deleting "internal_clock.ngm"
deleting "internal_clock.pcf"
deleting "internal_clock.nc1"
deleting "internal_clock.mrp"
deleting "internal_clock_map.mrp"
deleting "internal_clock.mdf"
deleting "internal_clock.cmd_log"
deleting "internal_clock_map.ngm"
deleting "internal_clock.lso"
deleting "internal_clock_summary.html"
deleting "internal_clock.syr"
deleting "internal_clock.prj"
deleting "internal_clock.sprj"
deleting "internal_clock.ana"
deleting "internal_clock.stx"
deleting "internal_clock.cmd_log"
deleting "internal_clock.ngc"
deleting "internal_clock.ngr"
deleting "__projnav/ednTOngd_tcl.rsp"
deleting ""c:\documents and settings\user\desktop\sp_mini_shiftregister/_ngo""
deleting "internal_clock.ngd"
deleting "internal_clock_ngdbuild.nav"
deleting "internal_clock.bld"
deleting ".untf"
deleting "internal_clock.cmd_log"
deleting "internal_clock_summary.html"
deleting "internal_clock_map.ncd"
deleting "internal_clock.ngm"
deleting "internal_clock.pcf"
deleting "internal_clock.nc1"
deleting "internal_clock.mrp"
deleting "internal_clock_map.mrp"
deleting "internal_clock.mdf"
deleting "internal_clock.cmd_log"
deleting "internal_clock_map.ngm"
deleting "internal_clock.lso"
deleting "internal_clock_summary.html"
deleting "internal_clock.syr"
deleting "internal_clock.prj"
deleting "internal_clock.sprj"
deleting "internal_clock.ana"
deleting "internal_clock.stx"
deleting "internal_clock.cmd_log"
deleting "internal_clock.ngc"
deleting "internal_clock.ngr"
deleting "internal_clock.stx"
deleting "internal_clock.ngc"
deleting "internal_clock.lso"
deleting "internal_clock.stx"
deleting "internal_clock.ngc"
deleting "internal_clock.lso"
deleting "internal_clock.stx"
deleting "internal_clock.ngc"
deleting "internal_clock.lso"
deleting "internal_clock.stx"
deleting "internal_clock.ngc"
deleting "internal_clock.lso"
deleting "internal_clock.stx"
deleting "internal_clock.ngc"
deleting "internal_clock.lso"
deleting "internal_clock.stx"
deleting "internal_clock.ngc"
deleting "shift_register.lso"
deleting "shift_register.stx"
deleting "internal_clock.ngc"
deleting "d_ff.ngc"
deleting "shift_register.ngc"
deleting "internal_clock.lso"
deleting "internal_clock_summary.html"
deleting "internal_clock.syr"
deleting "internal_clock.prj"
deleting "internal_clock.sprj"
deleting "internal_clock.ana"
deleting "internal_clock.stx"
deleting "internal_clock.cmd_log"
deleting "internal_clock.ngc"
deleting "internal_clock.ngr"
deleting "__projnav/ednTOngd_tcl.rsp"
deleting ""c:\documents and settings\user\desktop\sp_mini_shiftregister/_ngo""
deleting "internal_clock.ngd"
deleting "internal_clock_ngdbuild.nav"
deleting "internal_clock.bld"
deleting ".untf"
deleting "internal_clock.cmd_log"
deleting "internal_clock_summary.html"
deleting "internal_clock_map.ncd"
deleting "internal_clock.ngm"
deleting "internal_clock.pcf"
deleting "internal_clock.nc1"
deleting "internal_clock.mrp"
deleting "internal_clock_map.mrp"
deleting "internal_clock.mdf"
deleting "internal_clock.cmd_log"
deleting "internal_clock_map.ngm"
deleting "internal_clock.lso"
deleting "internal_clock_summary.html"
deleting "internal_clock.syr"
deleting "internal_clock.prj"
deleting "internal_clock.sprj"
deleting "internal_clock.ana"
deleting "internal_clock.stx"
deleting "internal_clock.cmd_log"
deleting "internal_clock.ngc"
deleting "internal_clock.ngr"
deleting "shift_register.prj"
deleting "shift_register.prj"
deleting "__projnav/shift_register.xst"
deleting "./xst"
deleting "shift_register.prj"
deleting "shift_register.prj"
deleting "__projnav/shift_register.xst"
deleting "./xst"
deleting "internal_clock.prj"
deleting "internal_clock.prj"
deleting "__projnav/internal_clock.xst"
deleting "./xst"
deleting "d_ff.prj"
deleting "d_ff.prj"
deleting "__projnav/d_ff.xst"
deleting "./xst"
deleting "internal_clock.prj"
deleting "internal_clock.prj"
deleting "__projnav/internal_clock.xst"
deleting "./xst"
deleting "internal_clock.prj"
deleting "internal_clock.prj"
deleting "__projnav/internal_clock.xst"
deleting "./xst"
deleting "internal_clock.sprj"
deleting "__projnav/internal_clock.xst"
deleting "xst"
deleting "internal_clock.prj"
deleting "internal_clock.sprj"
deleting "__projnav/internal_clock.xst"
deleting "xst"
deleting "internal_clock.prj"
deleting "internal_clock.sprj"
deleting "__projnav/internal_clock.xst"
deleting "xst"
deleting "internal_clock.prj"
deleting "internal_clock.sprj"
deleting "__projnav/internal_clock.xst"
deleting "xst"
deleting "internal_clock.prj"
deleting "internal_clock.sprj"
deleting "__projnav/internal_clock.xst"
deleting "xst"
deleting "internal_clock.prj"
deleting "internal_clock.sprj"
deleting "__projnav/internal_clock.xst"
deleting "xst"
deleting "shift_register.prj"
deleting "shift_register.sprj"
deleting "__projnav/shift_register.xst"
deleting "xst"
deleting "internal_clock.prj"
deleting "internal_clock.prj"
deleting "__projnav/internal_clock.xst"
deleting "./xst"
deleting "internal_clock.prj"
deleting "internal_clock.prj"
deleting "__projnav/internal_clock.xst"
deleting "./xst"
deleting "__projnav/mini_ShiftRegister.gfl"
deleting "__projnav/mini_ShiftRegister_flowplus.gfl"
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" in Library work.
Entity <internal_clock> compiled.
ERROR:HDLParsers:1401 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" Line 37. Object clock of mode OUT can not be read.
ERROR:HDLParsers:1401 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" Line 40. Object clock of mode OUT can not be read.
WARNING:HDLParsers:1406 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/internal_clock.vhd" Line 37. No sensitivity list and no wait in the process
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Entity <D_ff> compiled.
Entity <D_ff> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" in Library work.
Entity <shift_register> compiled.
Entity <shift_register> (Architecture <dataflow>) compiled.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" in Library work.
Architecture dataflow of Entity shift_register is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <shift_register> (Architecture <dataflow>).
Entity <shift_register> analyzed. Unit <shift_register> generated.

Analyzing Entity <D_ff> (Architecture <behavioral>).
Entity <D_ff> analyzed. Unit <D_ff> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <D_ff>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd".
    Found 1-bit register for signal <temp>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <D_ff> synthesized.


Synthesizing Unit <shift_register>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd".
WARNING:Xst:1779 - Inout <clk> is used but is never assigned.
Unit <shift_register> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 4
 1-bit register                    : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <shift_register> ...
Loading device for application Rf_Device from file '3s400.nph' in environment C:/Program Files/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block shift_register, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-5 

 Number of Slices:                       2  out of   3584     0%  
 Number of Slice Flip Flops:             4  out of   7168     0%  
 Number of bonded IOBs:                  3  out of    141     2%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 4     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 1.483ns (Maximum Frequency: 674.377MHz)
   Minimum input arrival time before clock: 1.572ns
   Maximum output required time after clock: 6.216ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "c:\documents and
settings\user\desktop\sp_mini_shiftregister/_ngo" -uc shift_register.ucf -p
xc3s400-pq208-5 shift_register.ngc shift_register.ngd 

Reading NGO file 'C:/Documents and
Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.ngc' ...

Applying constraints in "shift_register.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "shift_register.ngd" ...

Writing NGDBUILD log file "shift_register.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s400pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:           2 out of   7,168    1%
Logic Distribution:
  Number of occupied Slices:                            2 out of   3,584    1%
    Number of Slices containing only related logic:       2 out of       2  100%
    Number of Slices containing unrelated logic:          0 out of       2    0%
      *See NOTES below for an explanation of the effects of unrelated logic
  Number of bonded IOBs:                3 out of     141    2%
    IOB Flip Flops:                     2
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  35
Additional JTAG gate count for IOBs:  144
Peak Memory Usage:  108 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "shift_register_map.mrp" for details.




Started process "Place & Route".




Constraints file: shift_register.pcf.
Loading device for application Rf_Device from file '3s400.nph' in environment
C:/Program Files/Xilinx.
   "shift_register" is an NCD, version 3.1, device xc3s400, package pq208, speed
-5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "ADVANCED 1.35 2005-01-22".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 8      12%
   Number of External IOBs             3 out of 141     2%
      Number of LOCed IOBs             2 out of 3      66%

   Number of Slices                    2 out of 3584    1%
      Number of SLICEMs                0 out of 1792    0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989691) REAL time: 1 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 1 secs 

Phase 3.2



Phase 3.2 (Checksum:1c9c37d) REAL time: 1 secs 

Phase 4.8
.
Phase 4.8 (Checksum:989c97) REAL time: 1 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 1 secs 

Phase 6.18
Phase 6.18 (Checksum:39386fa) REAL time: 1 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 1 secs 

Writing design to file shift_register.ncd


Total REAL time to Placer completion: 1 secs 
Total CPU time to Placer completion: 1 secs 

Starting Router

Phase 1: 9 unrouted;       REAL time: 1 secs 

Phase 2: 4 unrouted;       REAL time: 1 secs 

Phase 3: 0 unrouted;       REAL time: 1 secs 

Phase 4: 0 unrouted;       REAL time: 1 secs 


Total REAL time to Router completion: 1 secs 
Total CPU time to Router completion: 1 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           clk_BUFGP |      BUFGMUX5| No   |    4 |  0.036     |  0.919      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  76 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file shift_register.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '3s400.nph' in environment
C:/Program Files/Xilinx.
   "shift_register" is an NCD, version 3.1, device xc3s400, package pq208, speed
-5

Analysis completed Thu Jul 27 19:55:05 2006
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 1 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------



deleting "         "
ERROR: error deleting "         ": no such file or directory
deleting "         "
ERROR: error deleting "         ": no such file or directory
deleting "         "
ERROR: error deleting "         ": no such file or directory
deleting "         "
ERROR: error deleting "         ": no such file or directory
deleting "         "
ERROR: error deleting "         ": no such file or directory
deleting "internal_clock.lso"
deleting "internal_clock.stx"
deleting "shift_register.lso"
deleting "shift_register.stx"
deleting "shift_register_summary.html"
deleting "shift_register.syr"
deleting "shift_register.prj"
deleting "shift_register.sprj"
deleting "shift_register.ana"
deleting "shift_register.stx"
deleting "shift_register.cmd_log"
deleting "shift_register.ngc"
deleting "shift_register.ngr"
deleting "__projnav/ednTOngd_tcl.rsp"
deleting ""c:\documents and settings\user\desktop\sp_mini_shiftregister/_ngo""
deleting "shift_register.ngd"
deleting "shift_register_ngdbuild.nav"
deleting "shift_register.bld"
deleting "shift_register.ucf.untf"
deleting "shift_register.cmd_log"
deleting "shift_register_summary.html"
deleting "shift_register_map.ncd"
deleting "shift_register.ngm"
deleting "shift_register.pcf"
deleting "shift_register.nc1"
deleting "shift_register.mrp"
deleting "shift_register_map.mrp"
deleting "shift_register.mdf"
deleting "shift_register.cmd_log"
deleting "shift_register_map.ngm"
deleting "__projnav/ncdTOtwr_tcl.rsp"
deleting "shift_register.twr"
deleting "shift_register.twx"
deleting "shift_register.tsi"
deleting "shift_register.cmd_log"
deleting "shift_register_summary.html"
deleting "__projnav/nc1TOncd_tcl.rsp"
deleting "shift_register.ncd"
deleting "shift_register.par"
deleting "shift_register.pad"
deleting "shift_register_pad.txt"
deleting "shift_register_pad.csv"
deleting "shift_register.pad_txt"
deleting "shift_register.dly"
deleting "reportgen.log"
deleting "shift_register.xpi"
deleting "shift_register.grf"
deleting "shift_register.itr"
deleting "shift_register_last_par.ncd"
deleting "shift_register.placed_ncd_tracker"
deleting "shift_register.routed_ncd_tracker"
deleting "shift_register.cmd_log"
deleting "__projnav/shift_register_ncdTOut_tcl.rsp"
deleting "__projnav/bitgen.rsp"
deleting "bitgen.ut"
deleting "shift_register.ut"
deleting "shift_register.bgn"
deleting "shift_register.rbt"
deleting "shift_register.ll"
deleting "shift_register.msk"
deleting "shift_register.drc"
deleting "shift_register.nky"
deleting "shift_register.bit"
deleting "shift_register.bin"
deleting "shift_register.isc"
deleting "shift_register.cmd_log"
deleting "shift_register.prm"
deleting "shift_register.isc"
deleting "shift_register.svf"
deleting "xilinx.sys"
deleting "shift_register.mcs"
deleting "shift_register.exo"
deleting "shift_register.hex"
deleting "shift_register.tek"
deleting "shift_register.dst"
deleting "shift_register.dst_compressed"
deleting "shift_register.mpm"
deleting "_impact.cmd"
deleting "_impact.log"
deleting "internal_clock.prj"
deleting "internal_clock.sprj"
deleting "__projnav/internal_clock.xst"
deleting "xst"
deleting "shift_register.prj"
deleting "shift_register.sprj"
deleting "__projnav/shift_register.xst"
deleting "xst"
deleting "shift_register.prj"
deleting "__projnav/shift_register.xst"
deleting "./xst"
deleting "__projnav/mini_ShiftRegister.gfl"
deleting "__projnav/mini_ShiftRegister_flowplus.gfl"
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Entity <D_ff> compiled.
Entity <D_ff> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" in Library work.
Entity <shift_register> compiled.
Entity <shift_register> (Architecture <dataflow>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <shift_register> (Architecture <dataflow>).
Entity <shift_register> analyzed. Unit <shift_register> generated.

Analyzing Entity <D_ff> (Architecture <behavioral>).
Entity <D_ff> analyzed. Unit <D_ff> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <D_ff>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd".
    Found 1-bit register for signal <temp>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <D_ff> synthesized.


Synthesizing Unit <shift_register>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd".
WARNING:Xst:1779 - Inout <clk> is used but is never assigned.
Unit <shift_register> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 4
 1-bit register                    : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <shift_register> ...
Loading device for application Rf_Device from file '3s400.nph' in environment C:/Program Files/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block shift_register, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-5 

 Number of Slices:                       2  out of   3584     0%  
 Number of Slice Flip Flops:             4  out of   7168     0%  
 Number of bonded IOBs:                  3  out of    141     2%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 4     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 1.483ns (Maximum Frequency: 674.377MHz)
   Minimum input arrival time before clock: 1.572ns
   Maximum output required time after clock: 6.216ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "c:\documents and
settings\user\desktop\sp_mini_shiftregister/_ngo" -uc shift_register.ucf -p
xc3s400-pq208-5 shift_register.ngc shift_register.ngd 

Reading NGO file 'C:/Documents and
Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.ngc' ...

Applying constraints in "shift_register.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "shift_register.ngd" ...

Writing NGDBUILD log file "shift_register.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s400pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:           2 out of   7,168    1%
Logic Distribution:
  Number of occupied Slices:                            2 out of   3,584    1%
    Number of Slices containing only related logic:       2 out of       2  100%
    Number of Slices containing unrelated logic:          0 out of       2    0%
      *See NOTES below for an explanation of the effects of unrelated logic
  Number of bonded IOBs:                3 out of     141    2%
    IOB Flip Flops:                     2
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  35
Additional JTAG gate count for IOBs:  144
Peak Memory Usage:  108 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "shift_register_map.mrp" for details.




Started process "Place & Route".




Constraints file: shift_register.pcf.
Loading device for application Rf_Device from file '3s400.nph' in environment
C:/Program Files/Xilinx.
   "shift_register" is an NCD, version 3.1, device xc3s400, package pq208, speed
-5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "ADVANCED 1.35 2005-01-22".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 8      12%
   Number of External IOBs             3 out of 141     2%
      Number of LOCed IOBs             2 out of 3      66%

   Number of Slices                    2 out of 3584    1%
      Number of SLICEMs                0 out of 1792    0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989691) REAL time: 1 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 1 secs 

Phase 3.2



Phase 3.2 (Checksum:1c9c37d) REAL time: 1 secs 

Phase 4.8
.
Phase 4.8 (Checksum:989c97) REAL time: 1 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 1 secs 

Phase 6.18
Phase 6.18 (Checksum:39386fa) REAL time: 1 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 1 secs 

Writing design to file shift_register.ncd


Total REAL time to Placer completion: 1 secs 
Total CPU time to Placer completion: 1 secs 

Starting Router

Phase 1: 9 unrouted;       REAL time: 1 secs 

Phase 2: 4 unrouted;       REAL time: 1 secs 

Phase 3: 0 unrouted;       REAL time: 1 secs 

Phase 4: 0 unrouted;       REAL time: 1 secs 


Total REAL time to Router completion: 1 secs 
Total CPU time to Router completion: 1 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           clk_BUFGP |      BUFGMUX5| No   |    4 |  0.036     |  0.919      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  76 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file shift_register.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '3s400.nph' in environment
C:/Program Files/Xilinx.
   "shift_register" is an NCD, version 3.1, device xc3s400, package pq208, speed
-5

Analysis completed Thu Jul 27 19:59:27 2006
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 1 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" in Library work.
Architecture dataflow of Entity shift_register is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <shift_register> (Architecture <dataflow>).
Entity <shift_register> analyzed. Unit <shift_register> generated.

Analyzing Entity <D_ff> (Architecture <behavioral>).
Entity <D_ff> analyzed. Unit <D_ff> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <D_ff>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd".
    Found 1-bit register for signal <temp>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <D_ff> synthesized.


Synthesizing Unit <shift_register>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd".
WARNING:Xst:1779 - Inout <clk> is used but is never assigned.
Unit <shift_register> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 4
 1-bit register                    : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <shift_register> ...
Loading device for application Rf_Device from file '3s400.nph' in environment C:/Program Files/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block shift_register, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-5 

 Number of Slices:                       2  out of   3584     0%  
 Number of Slice Flip Flops:             4  out of   7168     0%  
 Number of bonded IOBs:                  3  out of    141     2%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 4     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 1.483ns (Maximum Frequency: 674.377MHz)
   Minimum input arrival time before clock: 1.572ns
   Maximum output required time after clock: 6.216ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "c:\documents and
settings\user\desktop\sp_mini_shiftregister/_ngo" -uc shift_register.ucf -p
xc3s400-pq208-5 shift_register.ngc shift_register.ngd 

Reading NGO file 'C:/Documents and
Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.ngc' ...

Applying constraints in "shift_register.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "shift_register.ngd" ...

Writing NGDBUILD log file "shift_register.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s400pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:           2 out of   7,168    1%
Logic Distribution:
  Number of occupied Slices:                            2 out of   3,584    1%
    Number of Slices containing only related logic:       2 out of       2  100%
    Number of Slices containing unrelated logic:          0 out of       2    0%
      *See NOTES below for an explanation of the effects of unrelated logic
  Number of bonded IOBs:                3 out of     141    2%
    IOB Flip Flops:                     2
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  35
Additional JTAG gate count for IOBs:  144
Peak Memory Usage:  108 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "shift_register_map.mrp" for details.




Started process "Place & Route".




Constraints file: shift_register.pcf.
Loading device for application Rf_Device from file '3s400.nph' in environment
C:/Program Files/Xilinx.
   "shift_register" is an NCD, version 3.1, device xc3s400, package pq208, speed
-5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "ADVANCED 1.35 2005-01-22".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 8      12%
   Number of External IOBs             3 out of 141     2%
      Number of LOCed IOBs             2 out of 3      66%

   Number of Slices                    2 out of 3584    1%
      Number of SLICEMs                0 out of 1792    0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989691) REAL time: 1 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 1 secs 

Phase 3.2



Phase 3.2 (Checksum:1c9c37d) REAL time: 1 secs 

Phase 4.8
.
Phase 4.8 (Checksum:989c97) REAL time: 1 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 1 secs 

Phase 6.18
Phase 6.18 (Checksum:39386fa) REAL time: 1 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 1 secs 

Writing design to file shift_register.ncd


Total REAL time to Placer completion: 1 secs 
Total CPU time to Placer completion: 1 secs 

Starting Router

Phase 1: 9 unrouted;       REAL time: 1 secs 

Phase 2: 4 unrouted;       REAL time: 1 secs 

Phase 3: 0 unrouted;       REAL time: 1 secs 

Phase 4: 0 unrouted;       REAL time: 1 secs 


Total REAL time to Router completion: 1 secs 
Total CPU time to Router completion: 1 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           clk_BUFGP |      BUFGMUX5| No   |    4 |  0.036     |  0.919      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  76 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file shift_register.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '3s400.nph' in environment
C:/Program Files/Xilinx.
   "shift_register" is an NCD, version 3.1, device xc3s400, package pq208, speed
-5

Analysis completed Thu Jul 27 20:01:24 2006
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 1 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "c:\documents and
settings\user\desktop\sp_mini_shiftregister/_ngo" -uc shift_register.ucf -p
xc3s400-pq208-5 shift_register.ngc shift_register.ngd 

Reading NGO file 'C:/Documents and
Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.ngc' ...

Applying constraints in "shift_register.ucf" to the design...

Checking timing specifications ...
ERROR:XdmHelpers:877 - Period specification "TS_clk" has a value of
   "20000000000.000000 pS". Values greater than 2mS are not supported by the
   Xilinx timing analyzer.
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:   0


One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "shift_register.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "c:\documents and
settings\user\desktop\sp_mini_shiftregister/_ngo" -uc shift_register.ucf -p
xc3s400-pq208-5 shift_register.ngc shift_register.ngd 

Reading NGO file 'C:/Documents and
Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.ngc' ...

Applying constraints in "shift_register.ucf" to the design...

Checking timing specifications ...
ERROR:XdmHelpers:877 - Period specification "TS_clk" has a value of
   "20000000000.000000 pS". Values greater than 2mS are not supported by the
   Xilinx timing analyzer.
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:   0


One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "shift_register.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "c:\documents and
settings\user\desktop\sp_mini_shiftregister/_ngo" -uc shift_register.ucf -p
xc3s400-pq208-5 shift_register.ngc shift_register.ngd 

Reading NGO file 'C:/Documents and
Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.ngc' ...

Applying constraints in "shift_register.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "shift_register.ngd" ...

Writing NGDBUILD log file "shift_register.bld"...

NGDBUILD done.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "c:\documents and
settings\user\desktop\sp_mini_shiftregister/_ngo" -uc shift_register.ucf -p
xc3s400-pq208-5 shift_register.ngc shift_register.ngd 

Reading NGO file 'C:/Documents and
Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.ngc' ...

Applying constraints in "shift_register.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "shift_register.ngd" ...

Writing NGDBUILD log file "shift_register.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s400pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:           2 out of   7,168    1%
Logic Distribution:
  Number of occupied Slices:                            2 out of   3,584    1%
    Number of Slices containing only related logic:       2 out of       2  100%
    Number of Slices containing unrelated logic:          0 out of       2    0%
      *See NOTES below for an explanation of the effects of unrelated logic
  Number of bonded IOBs:                3 out of     141    2%
    IOB Flip Flops:                     2
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  35
Additional JTAG gate count for IOBs:  144
Peak Memory Usage:  108 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "shift_register_map.mrp" for details.




Started process "Generate Post-Map Static Timing".

Loading device for application Rf_Device from file '3s400.nph' in environment
C:/Program Files/Xilinx.
   "shift_register" is an NCD, version 3.1, device xc3s400, package pq208, speed
-5

Analysis completed Fri Jul 28 19:42:33 2006
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 2 secs 


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Place & Route".




Constraints file: shift_register.pcf.
Loading device for application Rf_Device from file '3s400.nph' in environment
C:/Program Files/Xilinx.
   "shift_register" is an NCD, version 3.1, device xc3s400, package pq208, speed
-5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "ADVANCED 1.35 2005-01-22".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 8      12%
   Number of External IOBs             3 out of 141     2%
      Number of LOCed IOBs             3 out of 3     100%

   Number of Slices                    2 out of 3584    1%
      Number of SLICEMs                0 out of 1792    0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 1 secs 
ERROR:Par:228 - At least one timing constraint is impossible to meet because
   component delays alone exceed the constraint.  A physical timing constraint
   summary follows. This summary will show a MINIMUM net delay for the paths.
   The "Actual" delays listed in this summary are the UNROUTED delays with a 100
   ps timing budget for each route, NOT the achieved timing.  Any constraint in
   the summary showing a failure ("*" in the first column) has a constraint that
   is too tight.  These constraints must be relaxed before PAR can continue.
     Please use the Timing Analyzer (GUI) or TRCE (command line) with the Mapped
   NCD and PCF files to identify the problem paths.  For more information about
   the Timing Analyzer, consult the Xilinx Timing Analyzer Reference manual; for
   more information on TRCE, consult the Xilinx Development System Reference
   Guide "TRACE" chapter. 

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH  | 20.000ns   | 0.983ns    | 0    
  50% INPUT_JITTER 0.06 ns                  |            |            |      
--------------------------------------------------------------------------------
* OFFSET = OUT 5 ns AFTER COMP "clk"        | 5.000ns    | 5.717ns    | 0    
--------------------------------------------------------------------------------


1 constraint not met.
ERROR: PAR failed
Process "Place & Route" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Pad Report".




Constraints file: shift_register.pcf.
Loading device for application Rf_Device from file '3s400.nph' in environment
C:/Program Files/Xilinx.
   "shift_register" is an NCD, version 3.1, device xc3s400, package pq208, speed
-5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "ADVANCED 1.35 2005-01-22".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 8      12%
   Number of External IOBs             3 out of 141     2%
      Number of LOCed IOBs             3 out of 3     100%

   Number of Slices                    2 out of 3584    1%
      Number of SLICEMs                0 out of 1792    0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 1 secs 
ERROR:Par:228 - At least one timing constraint is impossible to meet because
   component delays alone exceed the constraint.  A physical timing constraint
   summary follows. This summary will show a MINIMUM net delay for the paths.
   The "Actual" delays listed in this summary are the UNROUTED delays with a 100
   ps timing budget for each route, NOT the achieved timing.  Any constraint in
   the summary showing a failure ("*" in the first column) has a constraint that
   is too tight.  These constraints must be relaxed before PAR can continue.
     Please use the Timing Analyzer (GUI) or TRCE (command line) with the Mapped
   NCD and PCF files to identify the problem paths.  For more information about
   the Timing Analyzer, consult the Xilinx Timing Analyzer Reference manual; for
   more information on TRCE, consult the Xilinx Development System Reference
   Guide "TRACE" chapter. 

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH  | 20.000ns   | 0.983ns    | 0    
  50% INPUT_JITTER 0.06 ns                  |            |            |      
--------------------------------------------------------------------------------
* OFFSET = OUT 5 ns AFTER COMP "clk"        | 5.000ns    | 5.717ns    | 0    
--------------------------------------------------------------------------------


1 constraint not met.
ERROR: PAR failed
Process "Pad Report" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------







Started process "Generate Programming File".

ERROR:PhysDesignRules:794 - Component clk is not placed.
ERROR:PhysDesignRules:794 - Component serial_out is not placed.
ERROR:PhysDesignRules:794 - Component serial_in is not placed.
ERROR:PhysDesignRules:794 - Component clk_BUFGP/BUFG is not placed.
ERROR:PhysDesignRules:794 - Component dff2/temp is not placed.
ERROR:PhysDesignRules:794 - Component dff3/temp is not placed.
ERROR:Bitgen:25 - DRC detected 6 errors and 0 warnings.
Error: bitgen failed
Reason: 
Process "Generate Programming File" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "c:\documents and
settings\user\desktop\sp_mini_shiftregister/_ngo" -uc shift_register.ucf -p
xc3s400-pq208-5 shift_register.ngc shift_register.ngd 

Reading NGO file 'C:/Documents and
Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.ngc' ...

Applying constraints in "shift_register.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "shift_register.ngd" ...

Writing NGDBUILD log file "shift_register.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s400pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:           2 out of   7,168    1%
Logic Distribution:
  Number of occupied Slices:                            2 out of   3,584    1%
    Number of Slices containing only related logic:       2 out of       2  100%
    Number of Slices containing unrelated logic:          0 out of       2    0%
      *See NOTES below for an explanation of the effects of unrelated logic
  Number of bonded IOBs:                3 out of     141    2%
    IOB Flip Flops:                     2
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  35
Additional JTAG gate count for IOBs:  144
Peak Memory Usage:  108 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "shift_register_map.mrp" for details.




Started process "Place & Route".




Constraints file: shift_register.pcf.
Loading device for application Rf_Device from file '3s400.nph' in environment
C:/Program Files/Xilinx.
   "shift_register" is an NCD, version 3.1, device xc3s400, package pq208, speed
-5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "ADVANCED 1.35 2005-01-22".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 8      12%
   Number of External IOBs             3 out of 141     2%
      Number of LOCed IOBs             3 out of 3     100%

   Number of Slices                    2 out of 3584    1%
      Number of SLICEMs                0 out of 1792    0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 1 secs 
ERROR:Par:228 - At least one timing constraint is impossible to meet because
   component delays alone exceed the constraint.  A physical timing constraint
   summary follows. This summary will show a MINIMUM net delay for the paths.
   The "Actual" delays listed in this summary are the UNROUTED delays with a 100
   ps timing budget for each route, NOT the achieved timing.  Any constraint in
   the summary showing a failure ("*" in the first column) has a constraint that
   is too tight.  These constraints must be relaxed before PAR can continue.
     Please use the Timing Analyzer (GUI) or TRCE (command line) with the Mapped
   NCD and PCF files to identify the problem paths.  For more information about
   the Timing Analyzer, consult the Xilinx Timing Analyzer Reference manual; for
   more information on TRCE, consult the Xilinx Development System Reference
   Guide "TRACE" chapter. 

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH  | 20.000ns   | 0.983ns    | 0    
  50% INPUT_JITTER 0.06 ns                  |            |            |      
--------------------------------------------------------------------------------
* OFFSET = OUT 5 ns AFTER COMP "clk"        | 5.000ns    | 5.717ns    | 0    
--------------------------------------------------------------------------------


1 constraint not met.
ERROR: PAR failed
Process "Place & Route" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "c:\documents and
settings\user\desktop\sp_mini_shiftregister/_ngo" -uc shift_register.ucf -p
xc3s400-pq208-5 shift_register.ngc shift_register.ngd 

Reading NGO file 'C:/Documents and
Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.ngc' ...

Applying constraints in "shift_register.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "shift_register.ngd" ...

Writing NGDBUILD log file "shift_register.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s400pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:           2 out of   7,168    1%
Logic Distribution:
  Number of occupied Slices:                            2 out of   3,584    1%
    Number of Slices containing only related logic:       2 out of       2  100%
    Number of Slices containing unrelated logic:          0 out of       2    0%
      *See NOTES below for an explanation of the effects of unrelated logic
  Number of bonded IOBs:                3 out of     141    2%
    IOB Flip Flops:                     2
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  35
Additional JTAG gate count for IOBs:  144
Peak Memory Usage:  108 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "shift_register_map.mrp" for details.




Started process "Place & Route".




Constraints file: shift_register.pcf.
Loading device for application Rf_Device from file '3s400.nph' in environment
C:/Program Files/Xilinx.
   "shift_register" is an NCD, version 3.1, device xc3s400, package pq208, speed
-5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "ADVANCED 1.35 2005-01-22".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 8      12%
   Number of External IOBs             3 out of 141     2%
      Number of LOCed IOBs             3 out of 3     100%

   Number of Slices                    2 out of 3584    1%
      Number of SLICEMs                0 out of 1792    0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 1 secs 
ERROR:Par:228 - At least one timing constraint is impossible to meet because
   component delays alone exceed the constraint.  A physical timing constraint
   summary follows. This summary will show a MINIMUM net delay for the paths.
   The "Actual" delays listed in this summary are the UNROUTED delays with a 100
   ps timing budget for each route, NOT the achieved timing.  Any constraint in
   the summary showing a failure ("*" in the first column) has a constraint that
   is too tight.  These constraints must be relaxed before PAR can continue.
     Please use the Timing Analyzer (GUI) or TRCE (command line) with the Mapped
   NCD and PCF files to identify the problem paths.  For more information about
   the Timing Analyzer, consult the Xilinx Timing Analyzer Reference manual; for
   more information on TRCE, consult the Xilinx Development System Reference
   Guide "TRACE" chapter. 

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH  | 20.000ns   | 0.983ns    | 0    
  50% INPUT_JITTER 0.06 ns                  |            |            |      
--------------------------------------------------------------------------------
* OFFSET = OUT 2 ns AFTER COMP "clk"        | 2.000ns    | 5.717ns    | 0    
--------------------------------------------------------------------------------


1 constraint not met.
ERROR: PAR failed
Process "Place & Route" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Place & Route".




Constraints file: shift_register.pcf.
Loading device for application Rf_Device from file '3s400.nph' in environment
C:/Program Files/Xilinx.
   "shift_register" is an NCD, version 3.1, device xc3s400, package pq208, speed
-5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "ADVANCED 1.35 2005-01-22".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 8      12%
   Number of External IOBs             3 out of 141     2%
      Number of LOCed IOBs             3 out of 3     100%

   Number of Slices                    2 out of 3584    1%
      Number of SLICEMs                0 out of 1792    0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 1 secs 
ERROR:Par:228 - At least one timing constraint is impossible to meet because
   component delays alone exceed the constraint.  A physical timing constraint
   summary follows. This summary will show a MINIMUM net delay for the paths.
   The "Actual" delays listed in this summary are the UNROUTED delays with a 100
   ps timing budget for each route, NOT the achieved timing.  Any constraint in
   the summary showing a failure ("*" in the first column) has a constraint that
   is too tight.  These constraints must be relaxed before PAR can continue.
     Please use the Timing Analyzer (GUI) or TRCE (command line) with the Mapped
   NCD and PCF files to identify the problem paths.  For more information about
   the Timing Analyzer, consult the Xilinx Timing Analyzer Reference manual; for
   more information on TRCE, consult the Xilinx Development System Reference
   Guide "TRACE" chapter. 

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH  | 20.000ns   | 0.983ns    | 0    
  50% INPUT_JITTER 0.06 ns                  |            |            |      
--------------------------------------------------------------------------------
* OFFSET = OUT 2 ns AFTER COMP "clk"        | 2.000ns    | 5.717ns    | 0    
--------------------------------------------------------------------------------


1 constraint not met.
ERROR: PAR failed
Process "Place & Route" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3215 - Unit work/D_FF is now defined in a different file: was C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd, now is D:/VHDL Project/SP_mini_ShiftRegister/D_ff.vhd
WARNING:HDLParsers:3215 - Unit work/D_FF/BEHAVIORAL is now defined in a different file: was C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd, now is D:/VHDL Project/SP_mini_ShiftRegister/D_ff.vhd
Compiling vhdl file "D:/VHDL Project/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/VHDL Project/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "View RTL Schematic".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/VHDL Project/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <d_ff> (Architecture <behavioral>).
Entity <d_ff> analyzed. Unit <d_ff> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <d_ff>.
    Related source file is "D:/VHDL Project/SP_mini_ShiftRegister/D_ff.vhd".
    Found 1-bit register for signal <temp>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <d_ff> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
 1-bit register                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

=========================================================================
*                            Final Report                               *
=========================================================================


Project Navigator Auto-Make Log File
-------------------------------------





Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3215 - Unit work/SHIFT_REGISTER is now defined in a different file: was C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd, now is D:/VHDL Project/SP_mini_ShiftRegister/shift_register.vhd
WARNING:HDLParsers:3215 - Unit work/SHIFT_REGISTER/DATAFLOW is now defined in a different file: was C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd, now is D:/VHDL Project/SP_mini_ShiftRegister/shift_register.vhd
Compiling vhdl file "D:/VHDL Project/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.
Compiling vhdl file "D:/VHDL Project/SP_mini_ShiftRegister/shift_register.vhd" in Library work.
Entity <shift_register> compiled.
Entity <shift_register> (Architecture <dataflow>) compiled.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/VHDL Project/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.
Compiling vhdl file "D:/VHDL Project/SP_mini_ShiftRegister/shift_register.vhd" in Library work.
Architecture dataflow of Entity shift_register is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <shift_register> (Architecture <dataflow>).
Entity <shift_register> analyzed. Unit <shift_register> generated.

Analyzing Entity <D_ff> (Architecture <behavioral>).
Entity <D_ff> analyzed. Unit <D_ff> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <D_ff>.
    Related source file is "D:/VHDL Project/SP_mini_ShiftRegister/D_ff.vhd".
    Found 1-bit register for signal <temp>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <D_ff> synthesized.


Synthesizing Unit <shift_register>.
    Related source file is "D:/VHDL Project/SP_mini_ShiftRegister/shift_register.vhd".
WARNING:Xst:1779 - Inout <clk> is used but is never assigned.
Unit <shift_register> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 4
 1-bit register                    : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <shift_register> ...
Loading device for application Rf_Device from file '3s400.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block shift_register, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-5 

 Number of Slices:                       2  out of   3584     0%  
 Number of Slice Flip Flops:             4  out of   7168     0%  
 Number of bonded IOBs:                  3  out of    141     2%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 4     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 1.483ns (Maximum Frequency: 674.377MHz)
   Minimum input arrival time before clock: 1.572ns
   Maximum output required time after clock: 6.216ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "d:\vhdl
project\sp_mini_shiftregister/_ngo" -uc shift_register.ucf -p xc3s400-pq208-5
shift_register.ngc shift_register.ngd 

Reading NGO file 'D:/VHDL Project/SP_mini_ShiftRegister/shift_register.ngc' ...

Applying constraints in "shift_register.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "shift_register.ngd" ...

Writing NGDBUILD log file "shift_register.bld"...

NGDBUILD done.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Map".

Using target part "3s400pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:           2 out of   7,168    1%
Logic Distribution:
  Number of occupied Slices:                            2 out of   3,584    1%
    Number of Slices containing only related logic:       2 out of       2  100%
    Number of Slices containing unrelated logic:          0 out of       2    0%
      *See NOTES below for an explanation of the effects of unrelated logic
  Number of bonded IOBs:                3 out of     141    2%
    IOB Flip Flops:                     2
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  35
Additional JTAG gate count for IOBs:  144
Peak Memory Usage:  108 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "shift_register_map.mrp" for details.




Started process "Place & Route".




Constraints file: shift_register.pcf.
Loading device for application Rf_Device from file '3s400.nph' in environment
C:/Xilinx.
   "shift_register" is an NCD, version 3.1, device xc3s400, package pq208, speed
-5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "ADVANCED 1.35 2005-01-22".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 8      12%
   Number of External IOBs             3 out of 141     2%
      Number of LOCed IOBs             3 out of 3     100%

   Number of Slices                    2 out of 3584    1%
      Number of SLICEMs                0 out of 1792    0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 4 secs 
ERROR:Par:228 - At least one timing constraint is impossible to meet because
   component delays alone exceed the constraint.  A physical timing constraint
   summary follows. This summary will show a MINIMUM net delay for the paths.
   The "Actual" delays listed in this summary are the UNROUTED delays with a 100
   ps timing budget for each route, NOT the achieved timing.  Any constraint in
   the summary showing a failure ("*" in the first column) has a constraint that
   is too tight.  These constraints must be relaxed before PAR can continue.
     Please use the Timing Analyzer (GUI) or TRCE (command line) with the Mapped
   NCD and PCF files to identify the problem paths.  For more information about
   the Timing Analyzer, consult the Xilinx Timing Analyzer Reference manual; for
   more information on TRCE, consult the Xilinx Development System Reference
   Guide "TRACE" chapter. 

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH  | 20.000ns   | 0.983ns    | 0    
  50% INPUT_JITTER 0.06 ns                  |            |            |      
--------------------------------------------------------------------------------
* OFFSET = OUT 2 ns AFTER COMP "clk"        | 2.000ns    | 5.717ns    | 0    
--------------------------------------------------------------------------------


1 constraint not met.
ERROR: PAR failed
Process "Place & Route" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3215 - Unit work/SHIFT_REGISTER is now defined in a different file: was D:/VHDL Project/SP_mini_ShiftRegister/shift_register.vhd, now is C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd
WARNING:HDLParsers:3215 - Unit work/SHIFT_REGISTER/DATAFLOW is now defined in a different file: was D:/VHDL Project/SP_mini_ShiftRegister/shift_register.vhd, now is C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd
WARNING:HDLParsers:3215 - Unit work/D_FF is now defined in a different file: was D:/VHDL Project/SP_mini_ShiftRegister/D_ff.vhd, now is C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd
WARNING:HDLParsers:3215 - Unit work/D_FF/BEHAVIORAL is now defined in a different file: was D:/VHDL Project/SP_mini_ShiftRegister/D_ff.vhd, now is C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" in Library work.
Entity <shift_register> compiled.
Entity <shift_register> (Architecture <dataflow>) compiled.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "View HDL Source".

xaw2vhdl: Completed successfully




Started process "View HDL Instantiation Template".

Compiling vhdl file "C:/Documents and
Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" in Library work.
WARNING:HDLParsers:3530 - Time stamp of file "C:/Documents and
   Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" is newer than current
   system time.
Entity <DCM1> compiled.
Entity <DCM1> (Architecture <BEHAVIORAL>) compiled.
tdtfi(vhdl) completed successfully.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "View HDL Source".

xaw2vhdl: Completed successfully




Started process "View HDL Instantiation Template".

Compiling vhdl file "C:/Documents and
Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" in Library work.
WARNING:HDLParsers:3530 - Time stamp of file "C:/Documents and
   Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" is newer than current
   system time.
Entity <DCM1> compiled.
Entity <DCM1> (Architecture <BEHAVIORAL>) compiled.
tdtfi(vhdl) completed successfully.



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" in Library work.
Entity <DCM1> compiled.
Entity <DCM1> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/clk_div_262k.vhd" in Library work.
Entity <clk_div_262k> compiled.
Entity <clk_div_262k> (Architecture <clk_div_262k_arch>) compiled.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" in Library work.
Entity <shift_register> compiled.
Entity <shift_register> (Architecture <dataflow>) compiled.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/Shift_Register_Full.vhd" in Library work.
Entity <Shift_Register_Full> compiled.
ERROR:HDLParsers:164 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/Shift_Register_Full.vhd" Line 55. parse error, unexpected CLOSEPAR, expecting END
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" in Library work.
Architecture behavioral of Entity dcm1 is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/clk_div_262k.vhd" in Library work.
Architecture clk_div_262k_arch of Entity clk_div_262k is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" in Library work.
Architecture dataflow of Entity shift_register is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/Shift_Register_Full.vhd" in Library work.
Entity <shift_register_full> compiled.
Entity <Shift_Register_Full> (Architecture <dataflow>) compiled.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" in Library work.
Architecture behavioral of Entity dcm1 is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/clk_div_262k.vhd" in Library work.
Architecture clk_div_262k_arch of Entity clk_div_262k is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" in Library work.
Architecture dataflow of Entity shift_register is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/Shift_Register_Full.vhd" in Library work.
Architecture dataflow of Entity shift_register_full is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <shift_register_full> (Architecture <dataflow>).
WARNING:Xst:753 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/Shift_Register_Full.vhd" line 69: Unconnected output port 'CLKIN_IBUFG_OUT' of component 'DCM1'.
WARNING:Xst:753 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/Shift_Register_Full.vhd" line 69: Unconnected output port 'LOCKED_OUT' of component 'DCM1'.
Entity <shift_register_full> analyzed. Unit <shift_register_full> generated.

Analyzing Entity <DCM1> (Architecture <behavioral>).
WARNING:Xst:766 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 94: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 98: Generating a Black Box for component <IBUFG>.
WARNING:Xst:753 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 102: Unconnected output port 'CLK0' of component 'DCM'.
WARNING:Xst:753 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 102: Unconnected output port 'CLK90' of component 'DCM'.
WARNING:Xst:753 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 102: Unconnected output port 'CLK180' of component 'DCM'.
WARNING:Xst:753 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 102: Unconnected output port 'CLK270' of component 'DCM'.
WARNING:Xst:753 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 102: Unconnected output port 'CLKDV' of component 'DCM'.
WARNING:Xst:753 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 102: Unconnected output port 'CLK2X' of component 'DCM'.
WARNING:Xst:753 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 102: Unconnected output port 'CLK2X180' of component 'DCM'.
WARNING:Xst:753 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 102: Unconnected output port 'CLKFX180' of component 'DCM'.
WARNING:Xst:753 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 102: Unconnected output port 'STATUS' of component 'DCM'.
WARNING:Xst:753 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 102: Unconnected output port 'PSDONE' of component 'DCM'.
WARNING:Xst:766 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 102: Generating a Black Box for component <DCM>.
Entity <DCM1> analyzed. Unit <DCM1> generated.

Analyzing Entity <clk_div_262k> (Architecture <clk_div_262k_arch>).
Entity <clk_div_262k> analyzed. Unit <clk_div_262k> generated.

Analyzing Entity <shift_register> (Architecture <dataflow>).
Entity <shift_register> analyzed. Unit <shift_register> generated.

Analyzing Entity <D_ff> (Architecture <behavioral>).
Entity <D_ff> analyzed. Unit <D_ff> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <D_ff>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd".
    Found 1-bit register for signal <temp>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <D_ff> synthesized.


Synthesizing Unit <shift_register>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd".
WARNING:Xst:1779 - Inout <clk> is used but is never assigned.
Unit <shift_register> synthesized.


Synthesizing Unit <clk_div_262k>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/clk_div_262k.vhd".
    Found 16-bit shift register for signal <div_1024<15>>.
    Found 16-bit shift register for signal <div_32<15>>.
    Found 16-bit shift register for signal <div_32768<15>>.
    Found 4-bit shift register for signal <temp_div_262144<3>>.
    Summary:
	inferred   4 Shift register(s).
Unit <clk_div_262k> synthesized.


Synthesizing Unit <DCM1>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd".
Unit <DCM1> synthesized.


Synthesizing Unit <shift_register_full>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/Shift_Register_Full.vhd".
Unit <shift_register_full> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 4
 1-bit register                    : 4
# Shift Registers                  : 4
 16-bit shift register             : 3
 4-bit shift register              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <shift_register_full> ...
Loading device for application Rf_Device from file '3s400.nph' in environment C:/Program Files/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block shift_register_full, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-5 

 Number of Slices:                       4  out of   3584     0%  
 Number of Slice Flip Flops:             8  out of   7168     0%  
 Number of 4 input LUTs:                 4  out of   7168     0%  
 Number of bonded IOBs:                  4  out of    141     2%  
 Number of GCLKs:                        1  out of      8    12%  
 Number of DCM_ADVs:                     1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------------------+-------------------------+-------+
Clock Signal                                   | Clock buffer(FF name)   | Load  |
-----------------------------------------------+-------------------------+-------+
Inst_clk_div_262k/Mshreg_div_32<15>_0:Q        | NONE                    | 2     |
Inst_clk_div_262k/Mshreg_temp_div_262144<3>_0:Q| NONE                    | 4     |
Inst_clk_div_262k/Mshreg_div_1024<15>_0:Q      | NONE                    | 2     |
Inst_clk_div_262k/Mshreg_div_32768<15>_0:Q     | NONE                    | 2     |
CLK                                            | Inst_DCM1/DCM_INST:CLKFX| 2     |
-----------------------------------------------+-------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.637ns (Maximum Frequency: 274.963MHz)
   Minimum input arrival time before clock: 1.572ns
   Maximum output required time after clock: 6.216ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "c:\documents and
settings\user\desktop\sp_mini_shiftregister/_ngo" -i -p xc3s400-pq208-5
shift_register_full.ngc shift_register_full.ngd 

Reading NGO file 'C:/Documents and
Settings/user/Desktop/SP_mini_ShiftRegister/shift_register_full.ngc' ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "shift_register_full.ngd" ...

Writing NGDBUILD log file "shift_register_full.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s400pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    2
Logic Utilization:
  Number of Slice Flip Flops:           6 out of   7,168    1%
  Number of 4 input LUTs:               4 out of   7,168    1%
Logic Distribution:
  Number of occupied Slices:                           10 out of   3,584    1%
    Number of Slices containing only related logic:      10 out of      10  100%
    Number of Slices containing unrelated logic:          0 out of      10    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:              8 out of   7,168    1%
  Number used as logic:                  4
  Number used as Shift registers:        4
  Number of bonded IOBs:                4 out of     141    2%
    IOB Flip Flops:                     2
  Number of GCLKs:                     1 out of       8   12%
  Number of DCMs:                      1 out of       4   25%

Total equivalent gate count for design:  7,347
Additional JTAG gate count for IOBs:  192
Peak Memory Usage:  109 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "shift_register_full_map.mrp" for details.




Started process "Place & Route".




Constraints file: shift_register_full.pcf.
Loading device for application Rf_Device from file '3s400.nph' in environment
C:/Program Files/Xilinx.
   "shift_register_full" is an NCD, version 3.1, device xc3s400, package pq208,
speed -5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "ADVANCED 1.35 2005-01-22".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 8      12%
   Number of DCMs                      1 out of 4      25%
   Number of External IOBs             4 out of 141     2%
      Number of LOCed IOBs             0 out of 4       0%

   Number of Slices                   10 out of 3584    1%
      Number of SLICEMs                4 out of 1792    1%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:9896cf) REAL time: 1 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 1 secs 

Phase 3.2



Phase 3.2 (Checksum:1c9c37d) REAL time: 1 secs 

Phase 4.3
Phase 4.3 (Checksum:26259fc) REAL time: 1 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 1 secs 

Phase 6.8
.
Phase 6.8 (Checksum:98c86b) REAL time: 1 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 1 secs 

Phase 8.18
Phase 8.18 (Checksum:4c4b3f8) REAL time: 1 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 1 secs 

Writing design to file shift_register_full.ncd


Total REAL time to Placer completion: 1 secs 
Total CPU time to Placer completion: 1 secs 

Starting Router

Phase 1: 47 unrouted;       REAL time: 1 secs 

Phase 2: 21 unrouted;       REAL time: 1 secs 

Phase 3: 0 unrouted;       REAL time: 1 secs 

Phase 4: 0 unrouted;       REAL time: 1 secs 


WARNING:CLK Net:Inst_clk_div_262k/Mshreg_div_32<15>_0
may have excessive skew because 1 CLK pins and 1 NON_CLK pins
failed to route using a CLK template.

WARNING:CLK Net:Inst_clk_div_262k/Mshreg_div_1024<15>_0
may have excessive skew because 1 CLK pins and 1 NON_CLK pins
failed to route using a CLK template.

WARNING:CLK Net:Inst_clk_div_262k/Mshreg_div_32768<15>_0
may have excessive skew because 1 CLK pins and 1 NON_CLK pins
failed to route using a CLK template.

WARNING:CLK Net:Inst_clk_div_262k/Mshreg_temp_div_262144<3>_0
may have excessive skew because 2 CLK pins and 1 NON_CLK pins
failed to route using a CLK template.

Total REAL time to Router completion: 1 secs 
Total CPU time to Router completion: 1 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|             DCM_OUT |      BUFGMUX3| No   |    1 |  0.000     |  0.883      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_clk_div_262k/Ms |              |      |      |            |             |
|hreg_temp_div_262144 |              |      |      |            |             |
|               <3>_0 |         Local|      |    5 |  0.041     |  1.382      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_clk_div_262k/Ms |              |      |      |            |             |
|   hreg_div_32<15>_0 |         Local|      |    2 |  0.000     |  1.538      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_clk_div_262k/Ms |              |      |      |            |             |
| hreg_div_1024<15>_0 |         Local|      |    2 |  0.000     |  1.575      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_clk_div_262k/Ms |              |      |      |            |             |
|hreg_div_32768<15>_0 |              |      |      |            |             |
|                     |         Local|      |    2 |  0.000     |  1.546      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  79 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file shift_register_full.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '3s400.nph' in environment
C:/Program Files/Xilinx.
   "shift_register_full" is an NCD, version 3.1, device xc3s400, package pq208,
speed -5

Analysis completed Sun Aug 06 16:16:50 2006
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 2 secs 







Started process "Programming File Generation Report".

INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   Inst_DCM1/DCM_INST/Inst_DCM1/DCM_INST, consult the device Interactive Data
   Sheet.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" in Library work.
Architecture behavioral of Entity dcm1 is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/clk_div_262k.vhd" in Library work.
Architecture clk_div_262k_arch of Entity clk_div_262k is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" in Library work.
Architecture dataflow of Entity shift_register is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/Shift_Register_Full.vhd" in Library work.
Entity <shift_register_full> compiled.
Entity <shift_register_full> (Architecture <dataflow>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <shift_register_full> (Architecture <dataflow>).
WARNING:Xst:753 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/Shift_Register_Full.vhd" line 69: Unconnected output port 'CLKIN_IBUFG_OUT' of component 'DCM1'.
WARNING:Xst:753 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/Shift_Register_Full.vhd" line 69: Unconnected output port 'LOCKED_OUT' of component 'DCM1'.
Entity <shift_register_full> analyzed. Unit <shift_register_full> generated.

Analyzing Entity <DCM1> (Architecture <behavioral>).
WARNING:Xst:766 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 94: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 98: Generating a Black Box for component <IBUFG>.
WARNING:Xst:753 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 102: Unconnected output port 'CLK0' of component 'DCM'.
WARNING:Xst:753 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 102: Unconnected output port 'CLK90' of component 'DCM'.
WARNING:Xst:753 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 102: Unconnected output port 'CLK180' of component 'DCM'.
WARNING:Xst:753 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 102: Unconnected output port 'CLK270' of component 'DCM'.
WARNING:Xst:753 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 102: Unconnected output port 'CLKDV' of component 'DCM'.
WARNING:Xst:753 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 102: Unconnected output port 'CLK2X' of component 'DCM'.
WARNING:Xst:753 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 102: Unconnected output port 'CLK2X180' of component 'DCM'.
WARNING:Xst:753 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 102: Unconnected output port 'CLKFX180' of component 'DCM'.
WARNING:Xst:753 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 102: Unconnected output port 'STATUS' of component 'DCM'.
WARNING:Xst:753 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 102: Unconnected output port 'PSDONE' of component 'DCM'.
WARNING:Xst:766 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 102: Generating a Black Box for component <DCM>.
Entity <DCM1> analyzed. Unit <DCM1> generated.

Analyzing Entity <clk_div_262k> (Architecture <clk_div_262k_arch>).
Entity <clk_div_262k> analyzed. Unit <clk_div_262k> generated.

Analyzing Entity <shift_register> (Architecture <dataflow>).
Entity <shift_register> analyzed. Unit <shift_register> generated.

Analyzing Entity <D_ff> (Architecture <behavioral>).
Entity <D_ff> analyzed. Unit <D_ff> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <D_ff>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd".
    Found 1-bit register for signal <temp>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <D_ff> synthesized.


Synthesizing Unit <shift_register>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd".
WARNING:Xst:1779 - Inout <clk> is used but is never assigned.
Unit <shift_register> synthesized.


Synthesizing Unit <clk_div_262k>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/clk_div_262k.vhd".
    Found 16-bit shift register for signal <div_1024<15>>.
    Found 16-bit shift register for signal <div_32<15>>.
    Found 16-bit shift register for signal <div_32768<15>>.
    Found 4-bit shift register for signal <temp_div_262144<3>>.
    Summary:
	inferred   4 Shift register(s).
Unit <clk_div_262k> synthesized.


Synthesizing Unit <DCM1>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd".
Unit <DCM1> synthesized.


Synthesizing Unit <shift_register_full>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/Shift_Register_Full.vhd".
Unit <shift_register_full> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 4
 1-bit register                    : 4
# Shift Registers                  : 4
 16-bit shift register             : 3
 4-bit shift register              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <shift_register_full> ...
Loading device for application Rf_Device from file '3s400.nph' in environment C:/Program Files/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block shift_register_full, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-5 

 Number of Slices:                       4  out of   3584     0%  
 Number of Slice Flip Flops:             8  out of   7168     0%  
 Number of 4 input LUTs:                 4  out of   7168     0%  
 Number of bonded IOBs:                  4  out of    141     2%  
 Number of GCLKs:                        1  out of      8    12%  
 Number of DCM_ADVs:                     1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------------------+-------------------------+-------+
Clock Signal                                   | Clock buffer(FF name)   | Load  |
-----------------------------------------------+-------------------------+-------+
Inst_clk_div_262k/Mshreg_div_32<15>_0:Q        | NONE                    | 2     |
Inst_clk_div_262k/Mshreg_temp_div_262144<3>_0:Q| NONE                    | 4     |
Inst_clk_div_262k/Mshreg_div_1024<15>_0:Q      | NONE                    | 2     |
Inst_clk_div_262k/Mshreg_div_32768<15>_0:Q     | NONE                    | 2     |
CLK                                            | Inst_DCM1/DCM_INST:CLKFX| 2     |
-----------------------------------------------+-------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.637ns (Maximum Frequency: 274.963MHz)
   Minimum input arrival time before clock: 2.288ns
   Maximum output required time after clock: 6.216ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "c:\documents and
settings\user\desktop\sp_mini_shiftregister/_ngo" -uc shift_register_full.ucf -p
xc3s400-pq208-5 shift_register_full.ngc shift_register_full.ngd 

Reading NGO file 'C:/Documents and
Settings/user/Desktop/SP_mini_ShiftRegister/shift_register_full.ngc' ...

Applying constraints in "shift_register_full.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "shift_register_full.ngd" ...

Writing NGDBUILD log file "shift_register_full.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s400pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    2
Logic Utilization:
  Number of Slice Flip Flops:           7 out of   7,168    1%
  Number of 4 input LUTs:               4 out of   7,168    1%
Logic Distribution:
  Number of occupied Slices:                           11 out of   3,584    1%
    Number of Slices containing only related logic:      11 out of      11  100%
    Number of Slices containing unrelated logic:          0 out of      11    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:              8 out of   7,168    1%
  Number used as logic:                  4
  Number used as Shift registers:        4
  Number of bonded IOBs:                4 out of     141    2%
    IOB Flip Flops:                     1
  Number of GCLKs:                     1 out of       8   12%
  Number of DCMs:                      1 out of       4   25%

Total equivalent gate count for design:  7,347
Additional JTAG gate count for IOBs:  192
Peak Memory Usage:  108 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "shift_register_full_map.mrp" for details.




Started process "Place & Route".




Constraints file: shift_register_full.pcf.
Loading device for application Rf_Device from file '3s400.nph' in environment
C:/Program Files/Xilinx.
   "shift_register_full" is an NCD, version 3.1, device xc3s400, package pq208,
speed -5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "ADVANCED 1.35 2005-01-22".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 8      12%
   Number of DCMs                      1 out of 4      25%
   Number of External IOBs             4 out of 141     2%
      Number of LOCed IOBs             4 out of 4     100%

   Number of Slices                   11 out of 3584    1%
      Number of SLICEMs                4 out of 1792    1%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:9896d4) REAL time: 1 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 1 secs 

Phase 3.2
.....
..


Phase 3.2 (Checksum:1c9c37d) REAL time: 1 secs 

Phase 4.8
.
Phase 4.8 (Checksum:98c6c7) REAL time: 1 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 1 secs 

Phase 6.18
Phase 6.18 (Checksum:39386fa) REAL time: 1 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 1 secs 

Writing design to file shift_register_full.ncd


Total REAL time to Placer completion: 1 secs 
Total CPU time to Placer completion: 1 secs 

Starting Router

Phase 1: 49 unrouted;       REAL time: 1 secs 

Phase 2: 24 unrouted;       REAL time: 1 secs 

Phase 3: 4 unrouted;       REAL time: 1 secs 

Phase 4: 0 unrouted;       REAL time: 1 secs 


WARNING:CLK Net:Inst_clk_div_262k/Mshreg_div_32<15>_0
may have excessive skew because 1 CLK pins and 1 NON_CLK pins
failed to route using a CLK template.

WARNING:CLK Net:Inst_clk_div_262k/Mshreg_div_1024<15>_0
may have excessive skew because 1 CLK pins and 1 NON_CLK pins
failed to route using a CLK template.

WARNING:CLK Net:Inst_clk_div_262k/Mshreg_div_32768<15>_0
may have excessive skew because 1 CLK pins and 1 NON_CLK pins
failed to route using a CLK template.

WARNING:CLK Net:Inst_clk_div_262k/Mshreg_temp_div_262144<3>_0
may have excessive skew because 4 CLK pins and 1 NON_CLK pins
failed to route using a CLK template.

Total REAL time to Router completion: 1 secs 
Total CPU time to Router completion: 1 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|             DCM_OUT |      BUFGMUX7| No   |    1 |  0.000     |  0.901      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_clk_div_262k/Ms |              |      |      |            |             |
|hreg_temp_div_262144 |              |      |      |            |             |
|               <3>_0 |         Local|      |    5 |  1.158     |  1.951      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_clk_div_262k/Ms |              |      |      |            |             |
|   hreg_div_32<15>_0 |         Local|      |    2 |  0.000     |  1.231      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_clk_div_262k/Ms |              |      |      |            |             |
| hreg_div_1024<15>_0 |         Local|      |    2 |  0.000     |  1.287      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_clk_div_262k/Ms |              |      |      |            |             |
|hreg_div_32768<15>_0 |              |      |      |            |             |
|                     |         Local|      |    2 |  0.000     |  1.380      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  79 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file shift_register_full.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '3s400.nph' in environment
C:/Program Files/Xilinx.
   "shift_register_full" is an NCD, version 3.1, device xc3s400, package pq208,
speed -5

Analysis completed Sun Aug 06 16:20:09 2006
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 1 secs 







Started process "Programming File Generation Report".

INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   Inst_DCM1/DCM_INST/Inst_DCM1/DCM_INST, consult the device Interactive Data
   Sheet.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/clk_div_262k.vhd" in Library work.
Entity <clk_div_262k> compiled.
Entity <clk_div_262k> (Architecture <clk_div_262k_arch>) compiled.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" in Library work.
Architecture behavioral of Entity dcm1 is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/clk_div_262k.vhd" in Library work.
Architecture clk_div_262k_arch of Entity clk_div_262k is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" in Library work.
Architecture dataflow of Entity shift_register is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/Shift_Register_Full.vhd" in Library work.
Entity <shift_register_full> compiled.
ERROR:HDLParsers:850 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/Shift_Register_Full.vhd" Line 79. Formal port DIV_262144 does not exist in Component 'clk_div_262k'.
--> 

Total memory usage is 76760 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" in Library work.
Architecture behavioral of Entity dcm1 is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/clk_div_262k.vhd" in Library work.
Architecture clk_div_262k_arch of Entity clk_div_262k is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" in Library work.
Architecture dataflow of Entity shift_register is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/Shift_Register_Full.vhd" in Library work.
Entity <shift_register_full> compiled.
Entity <shift_register_full> (Architecture <dataflow>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <shift_register_full> (Architecture <dataflow>).
WARNING:Xst:753 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/Shift_Register_Full.vhd" line 69: Unconnected output port 'CLKIN_IBUFG_OUT' of component 'DCM1'.
WARNING:Xst:753 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/Shift_Register_Full.vhd" line 69: Unconnected output port 'LOCKED_OUT' of component 'DCM1'.
WARNING:Xst:753 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/Shift_Register_Full.vhd" line 77: Unconnected output port 'DIV_8388608' of component 'clk_div_262k'.
ERROR:Xst:760 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/Shift_Register_Full.vhd" line 77: No default binding for component: <clk_div_262k>. Port <DIV_83s88608> is not on the entity.
--> 

Total memory usage is 76760 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" in Library work.
Architecture behavioral of Entity dcm1 is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/clk_div_262k.vhd" in Library work.
Architecture clk_div_262k_arch of Entity clk_div_262k is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" in Library work.
Architecture dataflow of Entity shift_register is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/Shift_Register_Full.vhd" in Library work.
Entity <shift_register_full> compiled.
Entity <shift_register_full> (Architecture <dataflow>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <shift_register_full> (Architecture <dataflow>).
WARNING:Xst:753 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/Shift_Register_Full.vhd" line 69: Unconnected output port 'CLKIN_IBUFG_OUT' of component 'DCM1'.
WARNING:Xst:753 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/Shift_Register_Full.vhd" line 69: Unconnected output port 'LOCKED_OUT' of component 'DCM1'.
Entity <shift_register_full> analyzed. Unit <shift_register_full> generated.

Analyzing Entity <DCM1> (Architecture <behavioral>).
WARNING:Xst:766 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 94: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 98: Generating a Black Box for component <IBUFG>.
WARNING:Xst:753 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 102: Unconnected output port 'CLK0' of component 'DCM'.
WARNING:Xst:753 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 102: Unconnected output port 'CLK90' of component 'DCM'.
WARNING:Xst:753 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 102: Unconnected output port 'CLK180' of component 'DCM'.
WARNING:Xst:753 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 102: Unconnected output port 'CLK270' of component 'DCM'.
WARNING:Xst:753 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 102: Unconnected output port 'CLKDV' of component 'DCM'.
WARNING:Xst:753 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 102: Unconnected output port 'CLK2X' of component 'DCM'.
WARNING:Xst:753 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 102: Unconnected output port 'CLK2X180' of component 'DCM'.
WARNING:Xst:753 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 102: Unconnected output port 'CLKFX180' of component 'DCM'.
WARNING:Xst:753 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 102: Unconnected output port 'STATUS' of component 'DCM'.
WARNING:Xst:753 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 102: Unconnected output port 'PSDONE' of component 'DCM'.
WARNING:Xst:766 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 102: Generating a Black Box for component <DCM>.
Entity <DCM1> analyzed. Unit <DCM1> generated.

Analyzing Entity <clk_div_262k> (Architecture <clk_div_262k_arch>).
Entity <clk_div_262k> analyzed. Unit <clk_div_262k> generated.

Analyzing Entity <shift_register> (Architecture <dataflow>).
Entity <shift_register> analyzed. Unit <shift_register> generated.

Analyzing Entity <D_ff> (Architecture <behavioral>).
Entity <D_ff> analyzed. Unit <D_ff> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <D_ff>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd".
    Found 1-bit register for signal <temp>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <D_ff> synthesized.


Synthesizing Unit <shift_register>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd".
WARNING:Xst:1779 - Inout <clk> is used but is never assigned.
Unit <shift_register> synthesized.


Synthesizing Unit <clk_div_262k>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/clk_div_262k.vhd".
    Found 16-bit shift register for signal <div_1024<15>>.
    Found 16-bit shift register for signal <div_262144<15>>.
    Found 16-bit shift register for signal <div_32<15>>.
    Found 16-bit shift register for signal <div_32768<15>>.
    Found 4-bit shift register for signal <temp_div_262144<3>>.
    Summary:
	inferred   5 Shift register(s).
Unit <clk_div_262k> synthesized.


Synthesizing Unit <DCM1>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd".
Unit <DCM1> synthesized.


Synthesizing Unit <shift_register_full>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/Shift_Register_Full.vhd".
Unit <shift_register_full> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 4
 1-bit register                    : 4
# Shift Registers                  : 5
 16-bit shift register             : 4
 4-bit shift register              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <shift_register_full> ...
Loading device for application Rf_Device from file '3s400.nph' in environment C:/Program Files/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block shift_register_full, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-5 

 Number of Slices:                       5  out of   3584     0%  
 Number of Slice Flip Flops:             9  out of   7168     0%  
 Number of 4 input LUTs:                 5  out of   7168     0%  
 Number of bonded IOBs:                  4  out of    141     2%  
 Number of GCLKs:                        1  out of      8    12%  
 Number of DCM_ADVs:                     1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------------------+-------------------------+-------+
Clock Signal                                   | Clock buffer(FF name)   | Load  |
-----------------------------------------------+-------------------------+-------+
Inst_clk_div_262k/Mshreg_div_32<15>_0:Q        | NONE                    | 2     |
Inst_clk_div_262k/Mshreg_temp_div_262144<3>_0:Q| NONE                    | 4     |
Inst_clk_div_262k/Mshreg_div_1024<15>_0:Q      | NONE                    | 2     |
Inst_clk_div_262k/Mshreg_div_262144<15>_0:Q    | NONE                    | 2     |
Inst_clk_div_262k/Mshreg_div_32768<15>_0:Q     | NONE                    | 2     |
CLK                                            | Inst_DCM1/DCM_INST:CLKFX| 2     |
-----------------------------------------------+-------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.637ns (Maximum Frequency: 274.963MHz)
   Minimum input arrival time before clock: 2.288ns
   Maximum output required time after clock: 6.216ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "c:\documents and
settings\user\desktop\sp_mini_shiftregister/_ngo" -uc shift_register_full.ucf -p
xc3s400-pq208-5 shift_register_full.ngc shift_register_full.ngd 

Reading NGO file 'C:/Documents and
Settings/user/Desktop/SP_mini_ShiftRegister/shift_register_full.ngc' ...

Applying constraints in "shift_register_full.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "shift_register_full.ngd" ...

Writing NGDBUILD log file "shift_register_full.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s400pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    2
Logic Utilization:
  Number of Slice Flip Flops:           8 out of   7,168    1%
  Number of 4 input LUTs:               5 out of   7,168    1%
Logic Distribution:
  Number of occupied Slices:                           13 out of   3,584    1%
    Number of Slices containing only related logic:      13 out of      13  100%
    Number of Slices containing unrelated logic:          0 out of      13    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:             10 out of   7,168    1%
  Number used as logic:                  5
  Number used as Shift registers:        5
  Number of bonded IOBs:                4 out of     141    2%
    IOB Flip Flops:                     1
  Number of GCLKs:                     1 out of       8   12%
  Number of DCMs:                      1 out of       4   25%

Total equivalent gate count for design:  7,425
Additional JTAG gate count for IOBs:  192
Peak Memory Usage:  108 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "shift_register_full_map.mrp" for details.




Started process "Place & Route".




Constraints file: shift_register_full.pcf.
Loading device for application Rf_Device from file '3s400.nph' in environment
C:/Program Files/Xilinx.
   "shift_register_full" is an NCD, version 3.1, device xc3s400, package pq208,
speed -5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "ADVANCED 1.35 2005-01-22".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 8      12%
   Number of DCMs                      1 out of 4      25%
   Number of External IOBs             4 out of 141     2%
      Number of LOCed IOBs             4 out of 4     100%

   Number of Slices                   13 out of 3584    1%
      Number of SLICEMs                5 out of 1792    1%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:9896de) REAL time: 1 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 1 secs 

Phase 3.2
.....
..


Phase 3.2 (Checksum:1c9c37d) REAL time: 1 secs 

Phase 4.8
.
Phase 4.8 (Checksum:98c64f) REAL time: 1 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 1 secs 

Phase 6.18
Phase 6.18 (Checksum:39386fa) REAL time: 1 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 1 secs 

Writing design to file shift_register_full.ncd


Total REAL time to Placer completion: 1 secs 
Total CPU time to Placer completion: 1 secs 

Starting Router

Phase 1: 57 unrouted;       REAL time: 1 secs 

Phase 2: 27 unrouted;       REAL time: 1 secs 

Phase 3: 4 unrouted;       REAL time: 1 secs 

Phase 4: 0 unrouted;       REAL time: 1 secs 


WARNING:CLK Net:Inst_clk_div_262k/Mshreg_div_32<15>_0
may have excessive skew because 1 CLK pins and 1 NON_CLK pins
failed to route using a CLK template.

WARNING:CLK Net:Inst_clk_div_262k/Mshreg_div_1024<15>_0
may have excessive skew because 1 CLK pins and 1 NON_CLK pins
failed to route using a CLK template.

WARNING:CLK Net:Inst_clk_div_262k/Mshreg_div_32768<15>_0
may have excessive skew because 1 CLK pins and 1 NON_CLK pins
failed to route using a CLK template.

WARNING:CLK Net:Inst_clk_div_262k/Mshreg_div_262144<15>_0
may have excessive skew because 1 CLK pins and 1 NON_CLK pins
failed to route using a CLK template.

WARNING:CLK Net:Inst_clk_div_262k/Mshreg_temp_div_262144<3>_0
may have excessive skew because 4 CLK pins and 1 NON_CLK pins
failed to route using a CLK template.

Total REAL time to Router completion: 1 secs 
Total CPU time to Router completion: 1 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|             DCM_OUT |      BUFGMUX7| No   |    1 |  0.000     |  0.901      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_clk_div_262k/Ms |              |      |      |            |             |
|hreg_temp_div_262144 |              |      |      |            |             |
|               <3>_0 |         Local|      |    5 |  1.158     |  1.951      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_clk_div_262k/Ms |              |      |      |            |             |
|   hreg_div_32<15>_0 |         Local|      |    2 |  0.000     |  1.231      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_clk_div_262k/Ms |              |      |      |            |             |
| hreg_div_1024<15>_0 |         Local|      |    2 |  0.000     |  1.247      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_clk_div_262k/Ms |              |      |      |            |             |
|hreg_div_32768<15>_0 |              |      |      |            |             |
|                     |         Local|      |    2 |  0.000     |  1.311      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_clk_div_262k/Ms |              |      |      |            |             |
|hreg_div_262144<15>_ |              |      |      |            |             |
|                   0 |         Local|      |    2 |  0.000     |  1.311      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  79 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file shift_register_full.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '3s400.nph' in environment
C:/Program Files/Xilinx.
   "shift_register_full" is an NCD, version 3.1, device xc3s400, package pq208,
speed -5

Analysis completed Sun Aug 06 16:29:19 2006
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 1 secs 







Started process "Programming File Generation Report".

INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   Inst_DCM1/DCM_INST/Inst_DCM1/DCM_INST, consult the device Interactive Data
   Sheet.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" in Library work.
Architecture behavioral of Entity dcm1 is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/clk_div_262k.vhd" in Library work.
Entity <clk_div_8388k> compiled.
Entity <clk_div_8388k> (Architecture <clk_div_8388k_arch>) compiled.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" in Library work.
Architecture dataflow of Entity shift_register is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/Shift_Register_Full.vhd" in Library work.
Entity <shift_register_full> compiled.
Entity <shift_register_full> (Architecture <dataflow>) compiled.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd" in Library work.
Architecture behavioral of Entity d_ff is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" in Library work.
Architecture behavioral of Entity dcm1 is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/clk_div_262k.vhd" in Library work.
Architecture clk_div_8388k_arch of Entity clk_div_8388k is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd" in Library work.
Architecture dataflow of Entity shift_register is up to date.
Compiling vhdl file "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/Shift_Register_Full.vhd" in Library work.
Architecture dataflow of Entity shift_register_full is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <shift_register_full> (Architecture <dataflow>).
WARNING:Xst:753 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/Shift_Register_Full.vhd" line 69: Unconnected output port 'CLKIN_IBUFG_OUT' of component 'DCM1'.
WARNING:Xst:753 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/Shift_Register_Full.vhd" line 69: Unconnected output port 'LOCKED_OUT' of component 'DCM1'.
Entity <shift_register_full> analyzed. Unit <shift_register_full> generated.

Analyzing Entity <DCM1> (Architecture <behavioral>).
WARNING:Xst:766 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 94: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 98: Generating a Black Box for component <IBUFG>.
WARNING:Xst:753 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 102: Unconnected output port 'CLK0' of component 'DCM'.
WARNING:Xst:753 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 102: Unconnected output port 'CLK90' of component 'DCM'.
WARNING:Xst:753 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 102: Unconnected output port 'CLK180' of component 'DCM'.
WARNING:Xst:753 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 102: Unconnected output port 'CLK270' of component 'DCM'.
WARNING:Xst:753 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 102: Unconnected output port 'CLKDV' of component 'DCM'.
WARNING:Xst:753 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 102: Unconnected output port 'CLK2X' of component 'DCM'.
WARNING:Xst:753 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 102: Unconnected output port 'CLK2X180' of component 'DCM'.
WARNING:Xst:753 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 102: Unconnected output port 'CLKFX180' of component 'DCM'.
WARNING:Xst:753 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 102: Unconnected output port 'STATUS' of component 'DCM'.
WARNING:Xst:753 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 102: Unconnected output port 'PSDONE' of component 'DCM'.
WARNING:Xst:766 - "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd" line 102: Generating a Black Box for component <DCM>.
Entity <DCM1> analyzed. Unit <DCM1> generated.

Analyzing Entity <clk_div_8388k> (Architecture <clk_div_8388k_arch>).
Entity <clk_div_8388k> analyzed. Unit <clk_div_8388k> generated.

Analyzing Entity <shift_register> (Architecture <dataflow>).
Entity <shift_register> analyzed. Unit <shift_register> generated.

Analyzing Entity <D_ff> (Architecture <behavioral>).
Entity <D_ff> analyzed. Unit <D_ff> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <D_ff>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/D_ff.vhd".
    Found 1-bit register for signal <temp>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <D_ff> synthesized.


Synthesizing Unit <shift_register>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/shift_register.vhd".
WARNING:Xst:1779 - Inout <clk> is used but is never assigned.
Unit <shift_register> synthesized.


Synthesizing Unit <clk_div_8388k>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/clk_div_262k.vhd".
    Found 16-bit shift register for signal <div_1024<15>>.
    Found 16-bit shift register for signal <div_262144<15>>.
    Found 16-bit shift register for signal <div_32<15>>.
    Found 16-bit shift register for signal <div_32768<15>>.
    Found 4-bit shift register for signal <temp_div_8388608<3>>.
    Summary:
	inferred   5 Shift register(s).
Unit <clk_div_8388k> synthesized.


Synthesizing Unit <DCM1>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/DCM1.vhd".
Unit <DCM1> synthesized.


Synthesizing Unit <shift_register_full>.
    Related source file is "C:/Documents and Settings/user/Desktop/SP_mini_ShiftRegister/Shift_Register_Full.vhd".
Unit <shift_register_full> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 4
 1-bit register                    : 4
# Shift Registers                  : 5
 16-bit shift register             : 4
 4-bit shift register              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <shift_register_full> ...
Loading device for application Rf_Device from file '3s400.nph' in environment C:/Program Files/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block shift_register_full, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-5 

 Number of Slices:                       5  out of   3584     0%  
 Number of Slice Flip Flops:             9  out of   7168     0%  
 Number of 4 input LUTs:                 5  out of   7168     0%  
 Number of bonded IOBs:                  4  out of    141     2%  
 Number of GCLKs:                        1  out of      8    12%  
 Number of DCM_ADVs:                     1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-------------------------------------------------+-------------------------+-------+
Clock Signal                                     | Clock buffer(FF name)   | Load  |
-------------------------------------------------+-------------------------+-------+
Inst_clk_div_8388k/Mshreg_div_262144<15>_0:Q     | NONE                    | 2     |
Inst_clk_div_8388k/Mshreg_temp_div_8388608<3>_0:Q| NONE                    | 4     |
Inst_clk_div_8388k/Mshreg_div_1024<15>_0:Q       | NONE                    | 2     |
Inst_clk_div_8388k/Mshreg_div_32768<15>_0:Q      | NONE                    | 2     |
CLK                                              | Inst_DCM1/DCM_INST:CLKFX| 2     |
Inst_clk_div_8388k/Mshreg_div_32<15>_0:Q         | NONE                    | 2     |
-------------------------------------------------+-------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.637ns (Maximum Frequency: 274.963MHz)
   Minimum input arrival time before clock: 2.288ns
   Maximum output required time after clock: 6.216ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "c:\documents and
settings\user\desktop\sp_mini_shiftregister/_ngo" -uc shift_register_full.ucf -p
xc3s400-pq208-5 shift_register_full.ngc shift_register_full.ngd 

Reading NGO file 'C:/Documents and
Settings/user/Desktop/SP_mini_ShiftRegister/shift_register_full.ngc' ...

Applying constraints in "shift_register_full.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "shift_register_full.ngd" ...

Writing NGDBUILD log file "shift_register_full.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s400pq208-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    2
Logic Utilization:
  Number of Slice Flip Flops:           8 out of   7,168    1%
  Number of 4 input LUTs:               5 out of   7,168    1%
Logic Distribution:
  Number of occupied Slices:                           13 out of   3,584    1%
    Number of Slices containing only related logic:      13 out of      13  100%
    Number of Slices containing unrelated logic:          0 out of      13    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:             10 out of   7,168    1%
  Number used as logic:                  5
  Number used as Shift registers:        5
  Number of bonded IOBs:                4 out of     141    2%
    IOB Flip Flops:                     1
  Number of GCLKs:                     1 out of       8   12%
  Number of DCMs:                      1 out of       4   25%

Total equivalent gate count for design:  7,425
Additional JTAG gate count for IOBs:  192
Peak Memory Usage:  108 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "shift_register_full_map.mrp" for details.




Started process "Place & Route".




Constraints file: shift_register_full.pcf.
Loading device for application Rf_Device from file '3s400.nph' in environment
C:/Program Files/Xilinx.
   "shift_register_full" is an NCD, version 3.1, device xc3s400, package pq208,
speed -5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "ADVANCED 1.35 2005-01-22".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 8      12%
   Number of DCMs                      1 out of 4      25%
   Number of External IOBs             4 out of 141     2%
      Number of LOCed IOBs             4 out of 4     100%

   Number of Slices                   13 out of 3584    1%
      Number of SLICEMs                5 out of 1792    1%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:9896de) REAL time: 1 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 1 secs 

Phase 3.2
.....
..


Phase 3.2 (Checksum:1c9c37d) REAL time: 1 secs 

Phase 4.8
.
Phase 4.8 (Checksum:98c64f) REAL time: 1 secs 

Phase 5.5
Phase 5.5 (Checksum:2faf07b) REAL time: 1 secs 

Phase 6.18
Phase 6.18 (Checksum:39386fa) REAL time: 1 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 1 secs 

Writing design to file shift_register_full.ncd


Total REAL time to Placer completion: 1 secs 
Total CPU time to Placer completion: 1 secs 

Starting Router

Phase 1: 57 unrouted;       REAL time: 1 secs 

Phase 2: 27 unrouted;       REAL time: 1 secs 

Phase 3: 4 unrouted;       REAL time: 1 secs 

Phase 4: 0 unrouted;       REAL time: 1 secs 


WARNING:CLK Net:Inst_clk_div_8388k/Mshreg_div_32<15>_0
may have excessive skew because 1 CLK pins and 1 NON_CLK pins
failed to route using a CLK template.

WARNING:CLK Net:Inst_clk_div_8388k/Mshreg_div_1024<15>_0
may have excessive skew because 1 CLK pins and 1 NON_CLK pins
failed to route using a CLK template.

WARNING:CLK Net:Inst_clk_div_8388k/Mshreg_div_262144<15>_0
may have excessive skew because 1 CLK pins and 1 NON_CLK pins
failed to route using a CLK template.

WARNING:CLK Net:Inst_clk_div_8388k/Mshreg_div_32768<15>_0
may have excessive skew because 1 CLK pins and 1 NON_CLK pins
failed to route using a CLK template.

WARNING:CLK Net:Inst_clk_div_8388k/Mshreg_temp_div_8388608<3>_0
may have excessive skew because 4 CLK pins and 1 NON_CLK pins
failed to route using a CLK template.

Total REAL time to Router completion: 1 secs 
Total CPU time to Router completion: 1 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|             DCM_OUT |      BUFGMUX7| No   |    1 |  0.000     |  0.901      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_clk_div_8388k/M |              |      |      |            |             |
|shreg_temp_div_83886 |              |      |      |            |             |
|             08<3>_0 |         Local|      |    5 |  1.158     |  1.951      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_clk_div_8388k/M |              |      |      |            |             |
|  shreg_div_32<15>_0 |         Local|      |    2 |  0.000     |  1.231      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_clk_div_8388k/M |              |      |      |            |             |
|shreg_div_1024<15>_0 |              |      |      |            |             |
|                     |         Local|      |    2 |  0.000     |  1.247      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_clk_div_8388k/M |              |      |      |            |             |
|shreg_div_262144<15> |              |      |      |            |             |
|                  _0 |         Local|      |    2 |  0.000     |  1.311      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_clk_div_8388k/M |              |      |      |            |             |
|shreg_div_32768<15>_ |              |      |      |            |             |
|                   0 |         Local|      |    2 |  0.000     |  1.311      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  79 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file shift_register_full.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '3s400.nph' in environment
C:/Program Files/Xilinx.
   "shift_register_full" is an NCD, version 3.1, device xc3s400, package pq208,
speed -5

Analysis completed Sun Aug 06 16:34:12 2006
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 1 secs 







Started process "Programming File Generation Report".

INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   Inst_DCM1/DCM_INST/Inst_DCM1/DCM_INST, consult the device Interactive Data
   Sheet.


Project Navigator Auto-Make Log File
-------------------------------------



deleting "         "
ERROR: error deleting "         ": no such file or directory
deleting "         "
ERROR: error deleting "         ": no such file or directory
deleting "         "
ERROR: error deleting "         ": no such file or directory
deleting "         "
ERROR: error deleting "         ": no such file or directory
deleting "         "
ERROR: error deleting "         ": no such file or directory
deleting "if"
deleting " $IsCopy "
deleting ""
deleting "            Xilinx::Dpm::dpm_flowUtilsFilesToDelete "DID_File"  "$HDLModule""
deleting "         "
ERROR: error deleting "         ": no such file or directory
deleting "shift_register.lso"
deleting "shift_register_summary.html"
deleting "shift_register.syr"
deleting "shift_register.prj"
deleting "shift_register.sprj"
deleting "shift_register.ana"
deleting "shift_register.stx"
deleting "shift_register.cmd_log"
deleting "shift_register.ngc"
deleting "shift_register.ngr"
deleting "__projnav/ednTOngd_tcl.rsp"
deleting ""c:\documents and settings\user\desktop\sp_mini_shiftregister/_ngo""
deleting "shift_register.ngd"
deleting "shift_register_ngdbuild.nav"
deleting "shift_register.bld"
deleting "shift_register.ucf.untf"
deleting "shift_register.cmd_log"
deleting "shift_register_summary.html"
deleting "shift_register_map.ncd"
deleting "shift_register.ngm"
deleting "shift_register.pcf"
deleting "shift_register.nc1"
deleting "shift_register.mrp"
deleting "shift_register_map.mrp"
deleting "shift_register.mdf"
deleting "shift_register.cmd_log"
deleting "shift_register_map.ngm"
deleting "__projnav/ncdTOtwr_tcl.rsp"
deleting "shift_register.twr"
deleting "shift_register.twx"
deleting "shift_register.tsi"
deleting "shift_register.cmd_log"
deleting "shift_register_summary.html"
deleting "__projnav/nc1TOncd_tcl.rsp"
deleting "shift_register.ncd"
deleting "shift_register.par"
deleting "shift_register.pad"
deleting "shift_register_pad.txt"
deleting "shift_register_pad.csv"
deleting "shift_register.pad_txt"
deleting "shift_register.dly"
deleting "reportgen.log"
deleting "shift_register.xpi"
deleting "shift_register.grf"
deleting "shift_register.itr"
deleting "shift_register_last_par.ncd"
deleting "shift_register.placed_ncd_tracker"
deleting "shift_register.routed_ncd_tracker"
deleting "shift_register.cmd_log"
deleting "__projnav/shift_register_ncdTOut_tcl.rsp"
deleting "__projnav/bitgen.rsp"
deleting "bitgen.ut"
deleting "shift_register.ut"
deleting "shift_register.bgn"
deleting "shift_register.rbt"
deleting "shift_register.ll"
deleting "shift_register.msk"
deleting "shift_register.drc"
deleting "shift_register.nky"
deleting "shift_register.bit"
deleting "shift_register.bin"
deleting "shift_register.isc"
deleting "shift_register.cmd_log"
deleting "shift_register.prm"
deleting "shift_register.isc"
deleting "shift_register.svf"
deleting "xilinx.sys"
deleting "shift_register.mcs"
deleting "shift_register.exo"
deleting "shift_register.hex"
deleting "shift_register.tek"
deleting "shift_register.dst"
deleting "shift_register.dst_compressed"
deleting "shift_register.mpm"
deleting "_impact.cmd"
deleting "_impact.log"
deleting "__projnav/shift_register_ncdTOut_tcl.rsp"
deleting "__projnav/bitgen.rsp"
deleting "bitgen.ut"
deleting "shift_register.ut"
deleting "shift_register.bgn"
deleting "shift_register.rbt"
deleting "shift_register.ll"
deleting "shift_register.msk"
deleting "shift_register.drc"
deleting "shift_register.nky"
deleting "shift_register.bit"
deleting "shift_register.bin"
deleting "shift_register.isc"
deleting "shift_register.cmd_log"
deleting "shift_register.ace"
deleting "xilinx.sys"
deleting "shift_register.mpm"
deleting "shift_register.mcs"
deleting "shift_register.prm"
deleting "shift_register.dst"
deleting "shift_register.exo"
deleting "shift_register.tek"
deleting "shift_register.hex"
deleting "shift_register.svf"
deleting "shift_register.stapl"
deleting "impact.cmd"
deleting "_impact.log"
deleting "_impact.cmd"
deleting "shift_register.prm"
deleting "shift_register.isc"
deleting "shift_register.svf"
deleting "xilinx.sys"
deleting "shift_register.mcs"
deleting "shift_register.exo"
deleting "shift_register.hex"
deleting "shift_register.tek"
deleting "shift_register.dst"
deleting "shift_register.dst_compressed"
deleting "shift_register.mpm"
deleting "_impact.cmd"
deleting "_impact.log"
deleting "shift_register.lso"
deleting "shift_register_summary.html"
deleting "shift_register.syr"
deleting "shift_register.prj"
deleting "shift_register.sprj"
deleting "shift_register.ana"
deleting "shift_register.stx"
deleting "shift_register.cmd_log"
deleting "shift_register.ngc"
deleting "shift_register.ngr"
deleting "__projnav/ednTOngd_tcl.rsp"
deleting ""c:\documents and settings\user\desktop\sp_mini_shiftregister/_ngo""
deleting "shift_register.ngd"
deleting "shift_register_ngdbuild.nav"
deleting "shift_register.bld"
deleting "shift_register.ucf.untf"
deleting "shift_register.cmd_log"
deleting "shift_register_summary.html"
deleting "shift_register_map.ncd"
deleting "shift_register.ngm"
deleting "shift_register.pcf"
deleting "shift_register.nc1"
deleting "shift_register.mrp"
deleting "shift_register_map.mrp"
deleting "shift_register.mdf"
deleting "shift_register.cmd_log"
deleting "shift_register_map.ngm"
deleting "__projnav/ncdTOtwr_tcl.rsp"
deleting "shift_register.twr"
deleting "shift_register.twx"
deleting "shift_register.tsi"
deleting "shift_register.cmd_log"
deleting "shift_register_summary.html"
deleting "__projnav/nc1TOncd_tcl.rsp"
deleting "shift_register.ncd"
deleting "shift_register.par"
deleting "shift_register.pad"
deleting "shift_register_pad.txt"
deleting "shift_register_pad.csv"
deleting "shift_register.pad_txt"
deleting "shift_register.dly"
deleting "reportgen.log"
deleting "shift_register.xpi"
deleting "shift_register.grf"
deleting "shift_register.itr"
deleting "shift_register_last_par.ncd"
deleting "shift_register.placed_ncd_tracker"
deleting "shift_register.routed_ncd_tracker"
deleting "shift_register.cmd_log"
deleting "__projnav/shift_register_ncdTOut_tcl.rsp"
deleting "__projnav/bitgen.rsp"
deleting "bitgen.ut"
deleting "shift_register.ut"
deleting "shift_register.bgn"
deleting "shift_register.rbt"
deleting "shift_register.ll"
deleting "shift_register.msk"
deleting "shift_register.drc"
deleting "shift_register.nky"
deleting "shift_register.bit"
deleting "shift_register.bin"
deleting "shift_register.isc"
deleting "shift_register.cmd_log"
deleting "shift_register.prm"
deleting "shift_register.isc"
deleting "shift_register.svf"
deleting "xilinx.sys"
deleting "shift_register.mcs"
deleting "shift_register.exo"
deleting "shift_register.hex"
deleting "shift_register.tek"
deleting "shift_register.dst"
deleting "shift_register.dst_compressed"
deleting "shift_register.mpm"
deleting "_impact.cmd"
deleting "_impact.log"
deleting "shift_register.ace"
deleting "xilinx.sys"
deleting "shift_register.mpm"
deleting "shift_register.mcs"
deleting "shift_register.prm"
deleting "shift_register.dst"
deleting "shift_register.exo"
deleting "shift_register.tek"
deleting "shift_register.hex"
deleting "shift_register.svf"
deleting "shift_register.stapl"
deleting "impact.cmd"
deleting "_impact.log"
deleting "_impact.cmd"
deleting "shift_register_summary.html"
deleting "shift_register_summary.html"
deleting "__projnav/ednTOngd_tcl.rsp"
deleting ""c:\documents and settings\user\desktop\sp_mini_shiftregister/_ngo""
deleting "shift_register.ngd"
deleting "shift_register_ngdbuild.nav"
deleting "shift_register.bld"
deleting "shift_register.ucf.untf"
deleting "shift_register.cmd_log"
deleting "__projnav/ednTOngd_tcl.rsp"
deleting ""c:\documents and settings\user\desktop\sp_mini_shiftregister/_ngo""
deleting "shift_register.ngd"
deleting "shift_register_ngdbuild.nav"
deleting "shift_register.bld"
deleting "shift_register.ucf.untf"
deleting "shift_register.cmd_log"
deleting "__projnav/ednTOngd_tcl.rsp"
deleting ""c:\documents and settings\user\desktop\sp_mini_shiftregister/_ngo""
deleting "shift_register.ngd"
deleting "shift_register_ngdbuild.nav"
deleting "shift_register.bld"
deleting "shift_register.ucf.untf"
deleting "shift_register.cmd_log"
deleting "if"
deleting " $IsCopy "
deleting ""
deleting "            Xilinx::Dpm::dpm_flowUtilsFilesToDelete "DID_File"  "$HDLModule""
deleting "         "
ERROR: error deleting "         ": no such file or directory
deleting "__projnav/ednTOngd_tcl.rsp"
deleting ""c:\documents and settings\user\desktop\sp_mini_shiftregister/_ngo""
deleting "shift_register.ngd"
deleting "shift_register_ngdbuild.nav"
deleting "shift_register.bld"
deleting "shift_register.ucf.untf"
deleting "shift_register.cmd_log"
deleting "shift_register_summary.html"
deleting "shift_register_map.ncd"
deleting "shift_register.ngm"
deleting "shift_register.pcf"
deleting "shift_register.nc1"
deleting "shift_register.mrp"
deleting "shift_register_map.mrp"
deleting "shift_register.mdf"
deleting "shift_register.cmd_log"
deleting "shift_register_map.ngm"
deleting "shift_register_preroute.twr"
deleting "shift_register_preroute.twx"
deleting "shift_register.twx_map"
deleting "shift_register.tsi"
deleting "shift_register.tw1"
deleting "shift_register.cmd_log"
deleting "shift_register_summary.html"
deleting "__projnav/nc1TOncd_tcl.rsp"
deleting "shift_register.ncd"
deleting "shift_register.par"
deleting "shift_register.pad"
deleting "shift_register_pad.txt"
deleting "shift_register_pad.csv"
deleting "shift_register.pad_txt"
deleting "shift_register.dly"
deleting "reportgen.log"
deleting "shift_register.xpi"
deleting "shift_register.grf"
deleting "shift_register.itr"
deleting "shift_register_last_par.ncd"
deleting "shift_register.placed_ncd_tracker"
deleting "shift_register.routed_ncd_tracker"
deleting "shift_register.cmd_log"
deleting "shift_register_summary.html"
deleting "__projnav/nc1TOncd_tcl.rsp"
deleting "shift_register.ncd"
deleting "shift_register.par"
deleting "shift_register.pad"
deleting "shift_register_pad.txt"
deleting "shift_register_pad.csv"
deleting "shift_register.pad_txt"
deleting "shift_register.dly"
deleting "reportgen.log"
deleting "shift_register.xpi"
deleting "shift_register.grf"
deleting "shift_register.itr"
deleting "shift_register_last_par.ncd"
deleting "shift_register.placed_ncd_tracker"
deleting "shift_register.routed_ncd_tracker"
deleting "shift_register.cmd_log"
deleting "__projnav/shift_register_ncdTOut_tcl.rsp"
deleting "__projnav/bitgen.rsp"
deleting "bitgen.ut"
deleting "shift_register.ut"
deleting "shift_register.bgn"
deleting "shift_register.rbt"
deleting "shift_register.ll"
deleting "shift_register.msk"
deleting "shift_register.drc"
deleting "shift_register.nky"
deleting "shift_register.bit"
deleting "shift_register.bin"
deleting "shift_register.isc"
deleting "shift_register.cmd_log"
deleting "if"
deleting " $IsCopy "
deleting ""
deleting "            Xilinx::Dpm::dpm_flowUtilsFilesToDelete "DID_File"  "$HDLModule""
deleting "         "
ERROR: error deleting "         ": no such file or directory
deleting "__projnav/ednTOngd_tcl.rsp"
deleting ""c:\documents and settings\user\desktop\sp_mini_shiftregister/_ngo""
deleting "shift_register.ngd"
deleting "shift_register_ngdbuild.nav"
deleting "shift_register.bld"
deleting "shift_register.ucf.untf"
deleting "shift_register.cmd_log"
deleting "shift_register_summary.html"
deleting "shift_register_map.ncd"
deleting "shift_register.ngm"
deleting "shift_register.pcf"
deleting "shift_register.nc1"
deleting "shift_register.mrp"
deleting "shift_register_map.mrp"
deleting "shift_register.mdf"
deleting "shift_register.cmd_log"
deleting "shift_register_map.ngm"
deleting "shift_register_summary.html"
deleting "__projnav/nc1TOncd_tcl.rsp"
deleting "shift_register.ncd"
deleting "shift_register.par"
deleting "shift_register.pad"
deleting "shift_register_pad.txt"
deleting "shift_register_pad.csv"
deleting "shift_register.pad_txt"
deleting "shift_register.dly"
deleting "reportgen.log"
deleting "shift_register.xpi"
deleting "shift_register.grf"
deleting "shift_register.itr"
deleting "shift_register_last_par.ncd"
deleting "shift_register.placed_ncd_tracker"
deleting "shift_register.routed_ncd_tracker"
deleting "shift_register.cmd_log"
deleting "__projnav/ednTOngd_tcl.rsp"
deleting ""c:\documents and settings\user\desktop\sp_mini_shiftregister/_ngo""
deleting "shift_register.ngd"
deleting "shift_register_ngdbuild.nav"
deleting "shift_register.bld"
deleting "shift_register.ucf.untf"
deleting "shift_register.cmd_log"
deleting "shift_register_summary.html"
deleting "shift_register_map.ncd"
deleting "shift_register.ngm"
deleting "shift_register.pcf"
deleting "shift_register.nc1"
deleting "shift_register.mrp"
deleting "shift_register_map.mrp"
deleting "shift_register.mdf"
deleting "shift_register.cmd_log"
deleting "shift_register_map.ngm"
deleting "shift_register_summary.html"
deleting "__projnav/nc1TOncd_tcl.rsp"
deleting "shift_register.ncd"
deleting "shift_register.par"
deleting "shift_register.pad"
deleting "shift_register_pad.txt"
deleting "shift_register_pad.csv"
deleting "shift_register.pad_txt"
deleting "shift_register.dly"
deleting "reportgen.log"
deleting "shift_register.xpi"
deleting "shift_register.grf"
deleting "shift_register.itr"
deleting "shift_register_last_par.ncd"
deleting "shift_register.placed_ncd_tracker"
deleting "shift_register.routed_ncd_tracker"
deleting "shift_register.cmd_log"
deleting "shift_register_summary.html"
deleting "__projnav/nc1TOncd_tcl.rsp"
deleting "shift_register.ncd"
deleting "shift_register.par"
deleting "shift_register.pad"
deleting "shift_register_pad.txt"
deleting "shift_register_pad.csv"
deleting "shift_register.pad_txt"
deleting "shift_register.dly"
deleting "reportgen.log"
deleting "shift_register.xpi"
deleting "shift_register.grf"
deleting "shift_register.itr"
deleting "shift_register_last_par.ncd"
deleting "shift_register.placed_ncd_tracker"
deleting "shift_register.routed_ncd_tracker"
deleting "shift_register.cmd_log"
deleting "shift_register_summary.html"
deleting "shift_register_summary.html"
deleting "shift_register_summary.html"
deleting "shift_register_summary.html"
deleting "shift_register_summary.html"
deleting "d_ff.lso"
deleting "d_ff.stx"
deleting "d_ff.lso"
deleting "d_ff.stx"
deleting "d_ff_summary.html"
deleting "d_ff.syr"
deleting "d_ff.prj"
deleting "d_ff.sprj"
deleting "d_ff.ana"
deleting "d_ff.stx"
deleting "d_ff.cmd_log"
deleting "d_ff.ngr"
deleting "d_ff.ngr"
deleting "d_ff.ngc"
deleting "d_ff.ldo"
deleting "vsim.wlf"
deleting "shift_register.lso"
deleting "shift_register.stx"
deleting "shift_register.ngc"
deleting "shift_register_summary.html"
deleting "shift_register.syr"
deleting "shift_register.prj"
deleting "shift_register.sprj"
deleting "shift_register.ana"
deleting "shift_register.stx"
deleting "shift_register.cmd_log"
deleting "shift_register.ngc"
deleting "d_ff.ngr"
deleting "shift_register.ngr"
deleting "__projnav/ednTOngd_tcl.rsp"
deleting ""d:\vhdl project\sp_mini_shiftregister/_ngo""
deleting "shift_register.ngd"
deleting "shift_register_ngdbuild.nav"
deleting "shift_register.bld"
deleting "shift_register.ucf.untf"
deleting "shift_register.cmd_log"
deleting "shift_register_summary.html"
deleting "shift_register_summary.html"
deleting "shift_register_map.ncd"
deleting "shift_register.ngm"
deleting "shift_register.pcf"
deleting "shift_register.nc1"
deleting "shift_register.mrp"
deleting "shift_register_map.mrp"
deleting "shift_register.mdf"
deleting "shift_register.cmd_log"
deleting "shift_register_map.ngm"
deleting "shift_register_summary.html"
deleting "__projnav/nc1TOncd_tcl.rsp"
deleting "shift_register.ncd"
deleting "shift_register.par"
deleting "shift_register.pad"
deleting "shift_register_pad.txt"
deleting "shift_register_pad.csv"
deleting "shift_register.pad_txt"
deleting "shift_register.dly"
deleting "reportgen.log"
deleting "shift_register.xpi"
deleting "shift_register.grf"
deleting "shift_register.itr"
deleting "shift_register_last_par.ncd"
deleting "shift_register.placed_ncd_tracker"
deleting "shift_register.routed_ncd_tracker"
deleting "shift_register.cmd_log"
deleting "shift_register_summary.html"
deleting "shift_register_summary.html"
deleting "shift_register_summary.html"
deleting "shift_register_summary.html"
deleting "shift_register_summary.html"
deleting "shift_register_summary.html"
deleting "shift_register_summary.html"
deleting "shift_register_summary.html"
deleting "shift_register_summary.html"
deleting "shift_register.lso"
deleting "shift_register.stx"
deleting "shift_register.ngc"
deleting "clk_div_262k_summary.html"
deleting "__projnav/DCM1_jhdparse_tcl.rsp"
deleting "__projnav/DCM1_jhdparse_tcl.rsp"
deleting "__projnav/DCM1_jhdparse_tcl.rsp"
deleting "__projnav/DCM1_jhdparse_tcl.rsp"
deleting "clk_div_262k_summary.html"
deleting "__projnav/DCM1_jhdparse_tcl.rsp"
deleting "__projnav/DCM1_jhdparse_tcl.rsp"
deleting "DCM1.vhd"
deleting "xaw2vhdl.log"
deleting "__projnav/tb.rsp"
deleting "DCM1.vhi"
deleting "__projnav/vhd2vhi.err"
deleting "DCM1.vhd"
deleting "xaw2vhdl.log"
deleting "__projnav/tb.rsp"
deleting "DCM1.vhi"
deleting "__projnav/vhd2vhi.err"
deleting "shift_register_full.lso"
deleting "shift_register_full.stx"
deleting "shift_register.ngc"
deleting "shift_register_full.lso"
deleting "shift_register_full.stx"
deleting "shift_register.ngc"
deleting "shift_register_full_summary.html"
deleting "shift_register_full.syr"
deleting "shift_register_full.prj"
deleting "shift_register_full.sprj"
deleting "shift_register_full.ana"
deleting "shift_register_full.stx"
deleting "shift_register_full.cmd_log"
deleting "shift_register.ngc"
deleting "shift_register_full.ngc"
deleting "d_ff.ngr"
deleting "shift_register.ngr"
deleting "shift_register_full.ngr"
deleting "__projnav/ednTOngd_tcl.rsp"
deleting ""c:\documents and settings\user\desktop\sp_mini_shiftregister/_ngo""
deleting "shift_register_full.ngd"
deleting "shift_register_full_ngdbuild.nav"
deleting "shift_register_full.bld"
deleting ".untf"
deleting "shift_register_full.cmd_log"
deleting "shift_register_full_summary.html"
deleting "shift_register_full_map.ncd"
deleting "shift_register_full.ngm"
deleting "shift_register_full.pcf"
deleting "shift_register_full.nc1"
deleting "shift_register_full.mrp"
deleting "shift_register_full_map.mrp"
deleting "shift_register_full.mdf"
deleting "shift_register_full.cmd_log"
deleting "shift_register_full_map.ngm"
deleting "__projnav/ncdTOtwr_tcl.rsp"
deleting "shift_register_full.twr"
deleting "shift_register_full.twx"
deleting "shift_register_full.tsi"
deleting "shift_register_full.cmd_log"
deleting "shift_register_full_summary.html"
deleting "__projnav/nc1TOncd_tcl.rsp"
deleting "shift_register_full.ncd"
deleting "shift_register_full.par"
deleting "shift_register_full.pad"
deleting "shift_register_full_pad.txt"
deleting "shift_register_full_pad.csv"
deleting "shift_register_full.pad_txt"
deleting "shift_register_full.dly"
deleting "reportgen.log"
deleting "shift_register_full.xpi"
deleting "shift_register_full.grf"
deleting "shift_register_full.itr"
deleting "shift_register_full_last_par.ncd"
deleting "shift_register_full.placed_ncd_tracker"
deleting "shift_register_full.routed_ncd_tracker"
deleting "shift_register_full.cmd_log"
deleting "__projnav/shift_register_full_ncdTOut_tcl.rsp"
deleting "__projnav/bitgen.rsp"
deleting "bitgen.ut"
deleting "shift_register_full.ut"
deleting "shift_register_full.bgn"
deleting "shift_register_full.rbt"
deleting "shift_register_full.ll"
deleting "shift_register_full.msk"
deleting "shift_register_full.drc"
deleting "shift_register_full.nky"
deleting "shift_register_full.bit"
deleting "shift_register_full.bin"
deleting "shift_register_full.isc"
deleting "shift_register_full.cmd_log"
deleting "shift_register_full.ace"
deleting "xilinx.sys"
deleting "shift_register_full.mpm"
deleting "shift_register_full.mcs"
deleting "shift_register_full.prm"
deleting "shift_register_full.dst"
deleting "shift_register_full.exo"
deleting "shift_register_full.tek"
deleting "shift_register_full.hex"
deleting "shift_register_full.svf"
deleting "shift_register_full.stapl"
deleting "impact.cmd"
deleting "_impact.log"
deleting "_impact.cmd"
deleting "shift_register_full.prm"
deleting "shift_register_full.isc"
deleting "shift_register_full.svf"
deleting "xilinx.sys"
deleting "shift_register_full.mcs"
deleting "shift_register_full.exo"
deleting "shift_register_full.hex"
deleting "shift_register_full.tek"
deleting "shift_register_full.dst"
deleting "shift_register_full.dst_compressed"
deleting "shift_register_full.mpm"
deleting "_impact.cmd"
deleting "_impact.log"
deleting "shift_register_full.prm"
deleting "shift_register_full.isc"
deleting "shift_register_full.svf"
deleting "xilinx.sys"
deleting "shift_register_full.mcs"
deleting "shift_register_full.exo"
deleting "shift_register_full.hex"
deleting "shift_register_full.tek"
deleting "shift_register_full.dst"
deleting "shift_register_full.dst_compressed"
deleting "shift_register_full.mpm"
deleting "_impact.cmd"
deleting "_impact.log"
deleting "if"
deleting " $IsCopy "
deleting ""
deleting "            Xilinx::Dpm::dpm_flowUtilsFilesToDelete "DID_File"  "$HDLModule""
deleting "         "
ERROR: error deleting "         ": no such file or directory
deleting "shift_register_full.lso"
deleting "shift_register_full_summary.html"
deleting "shift_register_full.syr"
deleting "shift_register_full.prj"
deleting "shift_register_full.sprj"
deleting "shift_register_full.ana"
deleting "shift_register_full.stx"
deleting "shift_register_full.cmd_log"
deleting "shift_register.ngc"
deleting "shift_register_full.ngc"
deleting "d_ff.ngr"
deleting "shift_register.ngr"
deleting "shift_register_full.ngr"
deleting "__projnav/ednTOngd_tcl.rsp"
deleting ""c:\documents and settings\user\desktop\sp_mini_shiftregister/_ngo""
deleting "shift_register_full.ngd"
deleting "shift_register_full_ngdbuild.nav"
deleting "shift_register_full.bld"
deleting "shift_register_full.ucf.untf"
deleting "shift_register_full.cmd_log"
deleting "shift_register_full_summary.html"
deleting "shift_register_full_map.ncd"
deleting "shift_register_full.ngm"
deleting "shift_register_full.pcf"
deleting "shift_register_full.nc1"
deleting "shift_register_full.mrp"
deleting "shift_register_full_map.mrp"
deleting "shift_register_full.mdf"
deleting "shift_register_full.cmd_log"
deleting "shift_register_full_map.ngm"
deleting "__projnav/ncdTOtwr_tcl.rsp"
deleting "shift_register_full.twr"
deleting "shift_register_full.twx"
deleting "shift_register_full.tsi"
deleting "shift_register_full.cmd_log"
deleting "shift_register_full_summary.html"
deleting "__projnav/nc1TOncd_tcl.rsp"
deleting "shift_register_full.ncd"
deleting "shift_register_full.par"
deleting "shift_register_full.pad"
deleting "shift_register_full_pad.txt"
deleting "shift_register_full_pad.csv"
deleting "shift_register_full.pad_txt"
deleting "shift_register_full.dly"
deleting "reportgen.log"
deleting "shift_register_full.xpi"
deleting "shift_register_full.grf"
deleting "shift_register_full.itr"
deleting "shift_register_full_last_par.ncd"
deleting "shift_register_full.placed_ncd_tracker"
deleting "shift_register_full.routed_ncd_tracker"
deleting "shift_register_full.cmd_log"
deleting "__projnav/shift_register_full_ncdTOut_tcl.rsp"
deleting "__projnav/bitgen.rsp"
deleting "bitgen.ut"
deleting "shift_register_full.ut"
deleting "shift_register_full.bgn"
deleting "shift_register_full.rbt"
deleting "shift_register_full.ll"
deleting "shift_register_full.msk"
deleting "shift_register_full.drc"
deleting "shift_register_full.nky"
deleting "shift_register_full.bit"
deleting "shift_register_full.bin"
deleting "shift_register_full.isc"
deleting "shift_register_full.cmd_log"
deleting "shift_register_full.ace"
deleting "xilinx.sys"
deleting "shift_register_full.mpm"
deleting "shift_register_full.mcs"
deleting "shift_register_full.prm"
deleting "shift_register_full.dst"
deleting "shift_register_full.exo"
deleting "shift_register_full.tek"
deleting "shift_register_full.hex"
deleting "shift_register_full.svf"
deleting "shift_register_full.stapl"
deleting "impact.cmd"
deleting "_impact.log"
deleting "_impact.cmd"
deleting "shift_register_full.prm"
deleting "shift_register_full.isc"
deleting "shift_register_full.svf"
deleting "xilinx.sys"
deleting "shift_register_full.mcs"
deleting "shift_register_full.exo"
deleting "shift_register_full.hex"
deleting "shift_register_full.tek"
deleting "shift_register_full.dst"
deleting "shift_register_full.dst_compressed"
deleting "shift_register_full.mpm"
deleting "_impact.cmd"
deleting "_impact.log"
deleting "clk_div_262k.lso"
deleting "clk_div_262k.stx"
deleting "shift_register_full.lso"
deleting "shift_register_full_summary.html"
deleting "shift_register_full.syr"
deleting "shift_register_full.prj"
deleting "shift_register_full.sprj"
deleting "shift_register_full.ana"
deleting "shift_register_full.stx"
deleting "shift_register_full.cmd_log"
deleting "shift_register.ngc"
deleting "shift_register_full.ngc"
deleting "d_ff.ngr"
deleting "shift_register.ngr"
deleting "shift_register_full.ngr"
deleting "shift_register_full.lso"
deleting "shift_register_full_summary.html"
deleting "shift_register_full.syr"
deleting "shift_register_full.prj"
deleting "shift_register_full.sprj"
deleting "shift_register_full.ana"
deleting "shift_register_full.stx"
deleting "shift_register_full.cmd_log"
deleting "shift_register.ngc"
deleting "shift_register_full.ngc"
deleting "d_ff.ngr"
deleting "shift_register.ngr"
deleting "shift_register_full.ngr"
deleting "shift_register_full.lso"
deleting "shift_register_full_summary.html"
deleting "shift_register_full.syr"
deleting "shift_register_full.prj"
deleting "shift_register_full.sprj"
deleting "shift_register_full.ana"
deleting "shift_register_full.stx"
deleting "shift_register_full.cmd_log"
deleting "shift_register.ngc"
deleting "shift_register_full.ngc"
deleting "d_ff.ngr"
deleting "shift_register.ngr"
deleting "shift_register_full.ngr"
deleting "__projnav/ednTOngd_tcl.rsp"
deleting ""c:\documents and settings\user\desktop\sp_mini_shiftregister/_ngo""
deleting "shift_register_full.ngd"
deleting "shift_register_full_ngdbuild.nav"
deleting "shift_register_full.bld"
deleting "shift_register_full.ucf.untf"
deleting "shift_register_full.cmd_log"
deleting "shift_register_full_summary.html"
deleting "shift_register_full_map.ncd"
deleting "shift_register_full.ngm"
deleting "shift_register_full.pcf"
deleting "shift_register_full.nc1"
deleting "shift_register_full.mrp"
deleting "shift_register_full_map.mrp"
deleting "shift_register_full.mdf"
deleting "shift_register_full.cmd_log"
deleting "shift_register_full_map.ngm"
deleting "__projnav/ncdTOtwr_tcl.rsp"
deleting "shift_register_full.twr"
deleting "shift_register_full.twx"
deleting "shift_register_full.tsi"
deleting "shift_register_full.cmd_log"
deleting "shift_register_full_summary.html"
deleting "__projnav/nc1TOncd_tcl.rsp"
deleting "shift_register_full.ncd"
deleting "shift_register_full.par"
deleting "shift_register_full.pad"
deleting "shift_register_full_pad.txt"
deleting "shift_register_full_pad.csv"
deleting "shift_register_full.pad_txt"
deleting "shift_register_full.dly"
deleting "reportgen.log"
deleting "shift_register_full.xpi"
deleting "shift_register_full.grf"
deleting "shift_register_full.itr"
deleting "shift_register_full_last_par.ncd"
deleting "shift_register_full.placed_ncd_tracker"
deleting "shift_register_full.routed_ncd_tracker"
deleting "shift_register_full.cmd_log"
deleting "__projnav/shift_register_full_ncdTOut_tcl.rsp"
deleting "__projnav/bitgen.rsp"
deleting "bitgen.ut"
deleting "shift_register_full.ut"
deleting "shift_register_full.bgn"
deleting "shift_register_full.rbt"
deleting "shift_register_full.ll"
deleting "shift_register_full.msk"
deleting "shift_register_full.drc"
deleting "shift_register_full.nky"
deleting "shift_register_full.bit"
deleting "shift_register_full.bin"
deleting "shift_register_full.isc"
deleting "shift_register_full.cmd_log"
deleting "shift_register_full.ace"
deleting "xilinx.sys"
deleting "shift_register_full.mpm"
deleting "shift_register_full.mcs"
deleting "shift_register_full.prm"
deleting "shift_register_full.dst"
deleting "shift_register_full.exo"
deleting "shift_register_full.tek"
deleting "shift_register_full.hex"
deleting "shift_register_full.svf"
deleting "shift_register_full.stapl"
deleting "impact.cmd"
deleting "_impact.log"
deleting "_impact.cmd"
deleting "shift_register_full.lso"
deleting "shift_register_full.stx"
deleting "shift_register.ngc"
deleting "shift_register_full.ngc"
deleting "shift_register_full_summary.html"
deleting "shift_register_full.syr"
deleting "shift_register_full.prj"
deleting "shift_register_full.sprj"
deleting "shift_register_full.ana"
deleting "shift_register_full.stx"
deleting "shift_register_full.cmd_log"
deleting "shift_register.ngc"
deleting "shift_register_full.ngc"
deleting "d_ff.ngr"
deleting "shift_register.ngr"
deleting "shift_register_full.ngr"
deleting "__projnav/ednTOngd_tcl.rsp"
deleting ""c:\documents and settings\user\desktop\sp_mini_shiftregister/_ngo""
deleting "shift_register_full.ngd"
deleting "shift_register_full_ngdbuild.nav"
deleting "shift_register_full.bld"
deleting "shift_register_full.ucf.untf"
deleting "shift_register_full.cmd_log"
deleting "shift_register_full_summary.html"
deleting "shift_register_full_map.ncd"
deleting "shift_register_full.ngm"
deleting "shift_register_full.pcf"
deleting "shift_register_full.nc1"
deleting "shift_register_full.mrp"
deleting "shift_register_full_map.mrp"
deleting "shift_register_full.mdf"
deleting "shift_register_full.cmd_log"
deleting "shift_register_full_map.ngm"
deleting "__projnav/ncdTOtwr_tcl.rsp"
deleting "shift_register_full.twr"
deleting "shift_register_full.twx"
deleting "shift_register_full.tsi"
deleting "shift_register_full.cmd_log"
deleting "shift_register_full_summary.html"
deleting "__projnav/nc1TOncd_tcl.rsp"
deleting "shift_register_full.ncd"
deleting "shift_register_full.par"
deleting "shift_register_full.pad"
deleting "shift_register_full_pad.txt"
deleting "shift_register_full_pad.csv"
deleting "shift_register_full.pad_txt"
deleting "shift_register_full.dly"
deleting "reportgen.log"
deleting "shift_register_full.xpi"
deleting "shift_register_full.grf"
deleting "shift_register_full.itr"
deleting "shift_register_full_last_par.ncd"
deleting "shift_register_full.placed_ncd_tracker"
deleting "shift_register_full.routed_ncd_tracker"
deleting "shift_register_full.cmd_log"
deleting "__projnav/shift_register_full_ncdTOut_tcl.rsp"
deleting "__projnav/bitgen.rsp"
deleting "bitgen.ut"
deleting "shift_register_full.ut"
deleting "shift_register_full.bgn"
deleting "shift_register_full.rbt"
deleting "shift_register_full.ll"
deleting "shift_register_full.msk"
deleting "shift_register_full.drc"
deleting "shift_register_full.nky"
deleting "shift_register_full.bit"
deleting "shift_register_full.bin"
deleting "shift_register_full.isc"
deleting "shift_register_full.cmd_log"
deleting "shift_register_full.prm"
deleting "shift_register_full.isc"
deleting "shift_register_full.svf"
deleting "xilinx.sys"
deleting "shift_register_full.mcs"
deleting "shift_register_full.exo"
deleting "shift_register_full.hex"
deleting "shift_register_full.tek"
deleting "shift_register_full.dst"
deleting "shift_register_full.dst_compressed"
deleting "shift_register_full.mpm"
deleting "_impact.cmd"
deleting "_impact.log"
deleting "shift_register_full_summary.html"
deleting "shift_register.prj"
deleting "shift_register.prj"
deleting "__projnav/shift_register.xst"
deleting "./xst"
deleting "shift_register.prj"
deleting "shift_register.prj"
deleting "__projnav/shift_register.xst"
deleting "./xst"
deleting "d_ff.prj"
deleting "d_ff.sprj"
deleting "__projnav/d_ff.xst"
deleting "xst"
deleting "d_ff.prj"
deleting "d_ff.sprj"
deleting "__projnav/d_ff.xst"
deleting "xst"
deleting "d_ff.prj"
deleting "__projnav/d_ff.xst"
deleting "./xst"
deleting "shift_register.prj"
deleting "shift_register.sprj"
deleting "__projnav/shift_register.xst"
deleting "xst"
deleting "shift_register.prj"
deleting "__projnav/shift_register.xst"
deleting "./xst"
deleting "shift_register.prj"
deleting "shift_register.sprj"
deleting "__projnav/shift_register.xst"
deleting "xst"
deleting "shift_register_full.prj"
deleting "shift_register_full.sprj"
deleting "__projnav/shift_register_full.xst"
deleting "xst"
deleting "shift_register_full.prj"
deleting "shift_register_full.sprj"
deleting "__projnav/shift_register_full.xst"
deleting "xst"
deleting "shift_register_full.prj"
deleting "__projnav/shift_register_full.xst"
deleting "./xst"
deleting "shift_register_full.prj"
deleting "shift_register_full.prj"
deleting "__projnav/shift_register_full.xst"
deleting "./xst"
deleting "clk_div_262k.prj"
deleting "clk_div_262k.sprj"
deleting "__projnav/clk_div_262k.xst"
deleting "xst"
deleting "shift_register_full.prj"
deleting "shift_register_full.prj"
deleting "__projnav/shift_register_full.xst"
deleting "./xst"
deleting "shift_register_full.prj"
deleting "shift_register_full.prj"
deleting "__projnav/shift_register_full.xst"
deleting "./xst"
deleting "shift_register_full.prj"
deleting "shift_register_full.prj"
deleting "__projnav/shift_register_full.xst"
deleting "./xst"
deleting "shift_register_full.prj"
deleting "shift_register_full.sprj"
deleting "__projnav/shift_register_full.xst"
deleting "xst"
deleting "shift_register_full.prj"
deleting "__projnav/shift_register_full.xst"
deleting "./xst"
deleting "__projnav/mini_ShiftRegister.gfl"
deleting "__projnav/mini_ShiftRegister_flowplus.gfl"
deleting mini_ShiftRegister.dhp
Finished cleaning up project

