Warning (10268): Verilog HDL information at register.sv(12): always construct contains both blocking and non-blocking assignments File: /home/gsegura/Documents/taller/laboratorio3/LAB 3/register.sv Line: 12
