
@Article{	  Furey,
  author	= {Furey, Dennis},
  title		= {{High Level Asynchronous Datapath Design}},
  url		= {http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.36.8072{\&}rep=rep1{\&}type=pdf}
}

@Article{	  Parsan2014,
  author	= {Parsan, Farhad A. and Al-Assadi, Waleed K. and Smith,
		  Scott C.},
  doi		= {10.1109/TVLSI.2012.2231889},
  issn		= {1063-8210},
  journal	= {IEEE Trans. Very Large Scale Integr. Syst.},
  month		= jan,
  number	= {1},
  pages		= {99--112},
  title		= {{Gate Mapping Automation for Asynchronous NULL Convention
		  Logic Circuits}},
  url		= {http://ieeexplore.ieee.org/document/6478840/},
  volume	= {22},
  year		= {2014}
}

@Article{	  Sacker2004,
  author	= {Sacker, M. and Brown, A.D. and Rushton, A.J. and Wilson,
		  P.R.},
  doi		= {10.1109/TVLSI.2004.832944},
  issn		= {1063-8210},
  journal	= {IEEE Trans. Very Large Scale Integr. Syst.},
  keywords	= {Index Termsâ€”Asynchronous synthesis,behavioral
		  synthesis},
  month		= sep,
  number	= {9},
  pages		= {978--994},
  title		= {{A Behavioral Synthesis System for Asynchronous
		  Circuits}},
  url		= {http://ieeexplore.ieee.org/document/1327634/},
  volume	= {12},
  year		= {2004}
}

@InProceedings{	  Shang,
  author	= {Shang, D. and Xia, F. and Yakovlev, A.},
  booktitle	= {2002 IEEE Int. Symp. Circuits Syst. Proc. (Cat.
		  No.02CH37353)},
  doi		= {10.1109/ISCAS.2002.1010237},
  isbn		= {0-7803-7448-7},
  pages		= {III--369--III--372},
  publisher	= {IEEE},
  title		= {{Asynchronous circuit synthesis via direct translation}},
  url		= {http://ieeexplore.ieee.org/document/1010237/},
  volume	= {3}
}

@TechReport{	  Sokolovic,
  author	= {Sokolovi{\'{c}}, Miljana Lj. and Litovski, Van{\v{c}}o B.},
  title		= {{Statistical Timing Analysis of Asynchronous Circuits
		  Using Logic Simulator}},
  url		= {http://electronics.etfbl.net/journal/Vol13No1/xPaper_06.pdf}
}

@InProceedings{	  Yang2006,
  author	= {Yang, Jung-Lin and Tien, Hsu-Ching and Hsu, Chia-Ming and
		  Lin, Sung-Min},
  booktitle	= {APCCAS 2006 - 2006 IEEE Asia Pacific Conf. Circuits
		  Syst.},
  doi		= {10.1109/APCCAS.2006.342465},
  isbn		= {1-4244-0386-3},
  month		= dec,
  pages		= {1410--1413},
  publisher	= {IEEE},
  title		= {{High-Level Synthesis for Self-Timed Systems}},
  url		= {http://ieeexplore.ieee.org/document/4145665/},
  year		= {2006}
}
