-------- This is the 16 registers circuit for MIPS -----------------
library ieee;
use ieee.std_logic_1164.all;
USE work.components.all;

entity IF_ID is
	port(clock, reset : in std_logic;
			PC : in std_logic_vector(3 downto 0);
			value1, value2 : out std_logic_vector(31 downto 0));
end IF_ID;

architecture struc_behaviour of IF_ID is

end struc_behaviour;