module freq_control(clk,in,out);

	input clk;
	input [9:0] in;
	output reg [15:0] out = 0;
	
	reg [13:0] r = 0;
	reg [3:0] k = 4'b1101;
	
	always @(posedge clk)
		begin
			r = k * in;
			out[13:0] = r; 
		end

endmodule