\relax 
\citation{NAERC}
\citation{NAERC}
\citation{WAPODNorway}
\citation{Yuwa}
\citation{localREMcomparison}
\citation{WAPODNorway}
\citation{WAPODChina}
\citation{PhasorPOD}
\citation{cRIO9081}
\citation{KundurTwoArea}
\citation{PhasorPOD}
\citation{PhasorPODImplement}
\citation{PhasorPODImplement}
\@writefile{toc}{\contentsline {section}{\numberline {I}Introduction}{1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {\unhbox \voidb@x \hbox {I-A}}Motivation}{1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {\unhbox \voidb@x \hbox {I-B}}Previous Experiences}{1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {\unhbox \voidb@x \hbox {I-C}}Contributions}{1}}
\@writefile{lof}{\contentsline {figure}{\numberline {1}{\ignorespaces Two-area model including SVC}}{1}}
\newlabel{TwoArea}{{1}{1}}
\@writefile{toc}{\contentsline {section}{\numberline {II}Background}{1}}
\newlabel{background}{{II}{1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {\unhbox \voidb@x \hbox {II-A}}Two-Area Model \& Phasor POD}{1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {\unhbox \voidb@x \hbox {II-B}}Controller Architecture}{1}}
\citation{SmarTSLab}
\citation{OPALemegasim}
\bibcite{NAERC}{1}
\bibcite{WAPODNorway}{2}
\bibcite{localREMcomparison}{3}
\bibcite{Yuwa}{4}
\bibcite{WAPODChina}{5}
\bibcite{PhasorPOD}{6}
\bibcite{TaskForce}{7}
\bibcite{PhasorPODImplement}{8}
\bibcite{KundurTwoArea}{9}
\bibcite{OPALemegasim}{10}
\bibcite{cRIO9081}{11}
\@writefile{lof}{\contentsline {figure}{\numberline {2}{\ignorespaces Three layer controller architecture as implemented}}{2}}
\newlabel{FinalArch}{{2}{2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {\unhbox \voidb@x \hbox {II-C}}SmarTS Lab}{2}}
\@writefile{toc}{\contentsline {section}{\numberline {III}Hardware \& Test Setup}{2}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {\unhbox \voidb@x \hbox {III-}1}OPAL-RT Simulator}{2}}
\@writefile{lof}{\contentsline {figure}{\numberline {4}{\ignorespaces cRIO9081 showing empty module slots}}{2}}
\newlabel{cRIO}{{4}{2}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {\unhbox \voidb@x \hbox {III-}2}cRIO Real-Time Controllers}{2}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {\unhbox \voidb@x \hbox {III-}3}Final Implementation}{2}}
\@writefile{toc}{\contentsline {section}{\numberline {IV}Hardware-in-the-Loop Test}{2}}
\newlabel{HILtest}{{IV}{2}}
\@writefile{toc}{\contentsline {section}{References}{2}}
\bibcite{PMUMario}{12}
\bibcite{SIMULINKOnline}{13}
\bibcite{SmarTSLab}{14}
\bibcite{SDK}{15}
\@writefile{lof}{\contentsline {figure}{\numberline {3}{\ignorespaces Data path in HIL test. Hardware used is indicated in {\color  {red}red} text.}}{3}}
\newlabel{ExperimentOutline}{{3}{3}}
