<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3"/>
<title>dsitxss: XDsiTxSs_Config Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">dsitxss
   </div>
   <div id="projectbrief">Xilinx Vitis Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="pages.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_x_dsi_tx_ss___config.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">XDsiTxSs_Config Struct Reference<div class="ingroups"><a class="el" href="group__dsitxss__v2__2.html">Dsitxss_v2_2</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>MIPI DSI Tx Subsystem configuration structure.  
 <a href="struct_x_dsi_tx_ss___config.html#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a61bc3ab2be7e74f0e2244e0c02295d4b"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dsi_tx_ss___config.html#a61bc3ab2be7e74f0e2244e0c02295d4b">DeviceId</a></td></tr>
<tr class="memdesc:a61bc3ab2be7e74f0e2244e0c02295d4b"><td class="mdescLeft">&#160;</td><td class="mdescRight"><pre class="fragment">    DeviceId is the unique ID
</pre><p> of the device  <a href="#a61bc3ab2be7e74f0e2244e0c02295d4b"></a><br/></td></tr>
<tr class="separator:a61bc3ab2be7e74f0e2244e0c02295d4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d585195086fad6ffb7623bbf1881d43"><td class="memItemLeft" align="right" valign="top">UINTPTR&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dsi_tx_ss___config.html#a7d585195086fad6ffb7623bbf1881d43">BaseAddr</a></td></tr>
<tr class="memdesc:a7d585195086fad6ffb7623bbf1881d43"><td class="mdescLeft">&#160;</td><td class="mdescRight"><pre class="fragment">            BaseAddress is the physical
</pre><p> base address of the subsystem address range  <a href="#a7d585195086fad6ffb7623bbf1881d43"></a><br/></td></tr>
<tr class="separator:a7d585195086fad6ffb7623bbf1881d43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5bca47e3d8c2b12165513646ecb2a04"><td class="memItemLeft" align="right" valign="top">UINTPTR&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dsi_tx_ss___config.html#ad5bca47e3d8c2b12165513646ecb2a04">HighAddr</a></td></tr>
<tr class="memdesc:ad5bca47e3d8c2b12165513646ecb2a04"><td class="mdescLeft">&#160;</td><td class="mdescRight"><pre class="fragment">            HighAddress is the physical
</pre><p> MAX address of the subsystem address range  <a href="#ad5bca47e3d8c2b12165513646ecb2a04"></a><br/></td></tr>
<tr class="separator:ad5bca47e3d8c2b12165513646ecb2a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a577c288549941ba5f8278307b62f1377"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dsi_tx_ss___config.html#a577c288549941ba5f8278307b62f1377">DsiLanes</a></td></tr>
<tr class="memdesc:a577c288549941ba5f8278307b62f1377"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI supported lanes 1, 2, 3, 4.  <a href="#a577c288549941ba5f8278307b62f1377"></a><br/></td></tr>
<tr class="separator:a577c288549941ba5f8278307b62f1377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae486561e1280ecbae8d0eed9899e897a"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dsi_tx_ss___config.html#ae486561e1280ecbae8d0eed9899e897a">DataType</a></td></tr>
<tr class="memdesc:ae486561e1280ecbae8d0eed9899e897a"><td class="mdescLeft">&#160;</td><td class="mdescRight">RGB type.  <a href="#ae486561e1280ecbae8d0eed9899e897a"></a><br/></td></tr>
<tr class="separator:ae486561e1280ecbae8d0eed9899e897a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a11c849e71447b1fb262c771e62b705"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dsi_tx_ss___config.html#a5a11c849e71447b1fb262c771e62b705">DsiByteFifo</a></td></tr>
<tr class="memdesc:a5a11c849e71447b1fb262c771e62b705"><td class="mdescLeft">&#160;</td><td class="mdescRight">128, 256, 512, 1024, 2048, 4096, 8192, 16384  <a href="#a5a11c849e71447b1fb262c771e62b705"></a><br/></td></tr>
<tr class="separator:a5a11c849e71447b1fb262c771e62b705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0ed323752a5c083372f5c56e4c2aaea"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dsi_tx_ss___config.html#aa0ed323752a5c083372f5c56e4c2aaea">CrcGen</a></td></tr>
<tr class="memdesc:aa0ed323752a5c083372f5c56e4c2aaea"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC Generation enable or not.  <a href="#aa0ed323752a5c083372f5c56e4c2aaea"></a><br/></td></tr>
<tr class="separator:aa0ed323752a5c083372f5c56e4c2aaea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e7abd1f22f0673c4620ac24c0bd75f4"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dsi_tx_ss___config.html#a1e7abd1f22f0673c4620ac24c0bd75f4">DsiPixel</a></td></tr>
<tr class="memdesc:a1e7abd1f22f0673c4620ac24c0bd75f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pixels per beat received on input stream.  <a href="#a1e7abd1f22f0673c4620ac24c0bd75f4"></a><br/></td></tr>
<tr class="separator:a1e7abd1f22f0673c4620ac24c0bd75f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51f7855b03e97c7106fed916fa842e72"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dsi_tx_ss___config.html#a51f7855b03e97c7106fed916fa842e72">DphyLinerate</a></td></tr>
<tr class="memdesc:a51f7855b03e97c7106fed916fa842e72"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPHY line rate.  <a href="#a51f7855b03e97c7106fed916fa842e72"></a><br/></td></tr>
<tr class="separator:a51f7855b03e97c7106fed916fa842e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa773bef1fcc5616169b86d4a4d559eb8"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dsi_tx_ss___config.html#aa773bef1fcc5616169b86d4a4d559eb8">IsDphyRegIntfcPresent</a></td></tr>
<tr class="memdesc:aa773bef1fcc5616169b86d4a4d559eb8"><td class="mdescLeft">&#160;</td><td class="mdescRight"><pre class="fragment">     Flag for DPHY register
</pre><p> interface presence  <a href="#aa773bef1fcc5616169b86d4a4d559eb8"></a><br/></td></tr>
<tr class="separator:aa773bef1fcc5616169b86d4a4d559eb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a726206548f75b4e56967dfd6523b3485"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_dsi_tx_ss_sub_core.html">DsiTxSsSubCore</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dsi_tx_ss___config.html#a726206548f75b4e56967dfd6523b3485">DphyInfo</a></td></tr>
<tr class="memdesc:a726206548f75b4e56967dfd6523b3485"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sub-core instance configuration.  <a href="#a726206548f75b4e56967dfd6523b3485"></a><br/></td></tr>
<tr class="separator:a726206548f75b4e56967dfd6523b3485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae37e75593d8c004c2a745b25a503f9c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_dsi_tx_ss_sub_core.html">DsiTxSsSubCore</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dsi_tx_ss___config.html#ae37e75593d8c004c2a745b25a503f9c4">DsiInfo</a></td></tr>
<tr class="memdesc:ae37e75593d8c004c2a745b25a503f9c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sub-core instance configuration.  <a href="#ae37e75593d8c004c2a745b25a503f9c4"></a><br/></td></tr>
<tr class="separator:ae37e75593d8c004c2a745b25a503f9c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>MIPI DSI Tx Subsystem configuration structure. </p>
<p>Each subsystem device should have a configuration structure associated that defines the MAX supported sub-cores within subsystem </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a7d585195086fad6ffb7623bbf1881d43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UINTPTR XDsiTxSs_Config::BaseAddr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><pre class="fragment">            BaseAddress is the physical
</pre><p> base address of the subsystem address range </p>

<p>Referenced by <a class="el" href="xdsitxss__intr__example_8c.html#af332a23bd0cd610cf1e95df34b70c998">DsiTxSs_IntrExample()</a>, <a class="el" href="xdsitxss__selftest__example_8c.html#a45fd3120f2e09254f53e6181be47269c">DsiTxSs_SelfTestExample()</a>, <a class="el" href="xdsitxss__video__test__example_8c.html#a17e686b9a365a72175c35bd7be2566ac">DsiTxSs_VideoTestExample()</a>, and <a class="el" href="group__dsitxss__v2__2.html#gaa4193394015188a834eeeee8e5da3e40">XDsiTxSs_CfgInitialize()</a>.</p>

</div>
</div>
<a class="anchor" id="aa0ed323752a5c083372f5c56e4c2aaea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XDsiTxSs_Config::CrcGen</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CRC Generation enable or not. </p>

</div>
</div>
<a class="anchor" id="ae486561e1280ecbae8d0eed9899e897a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XDsiTxSs_Config::DataType</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RGB type. </p>

</div>
</div>
<a class="anchor" id="a61bc3ab2be7e74f0e2244e0c02295d4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XDsiTxSs_Config::DeviceId</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><pre class="fragment">    DeviceId is the unique ID
</pre><p> of the device </p>

</div>
</div>
<a class="anchor" id="a726206548f75b4e56967dfd6523b3485"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_dsi_tx_ss_sub_core.html">DsiTxSsSubCore</a> XDsiTxSs_Config::DphyInfo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sub-core instance configuration. </p>

<p>Referenced by <a class="el" href="group__dsitxss__v2__2.html#gacdbf8bdffcc5c58bafabca09ce89ffbb">XDsiTxSs_ReportCoreInfo()</a>, and <a class="el" href="group__dsitxss__v2__2.html#ga5c2a0c949b32000d56edf503bcee3b48">XDsiTxSs_SelfTest()</a>.</p>

</div>
</div>
<a class="anchor" id="a51f7855b03e97c7106fed916fa842e72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XDsiTxSs_Config::DphyLinerate</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DPHY line rate. </p>

</div>
</div>
<a class="anchor" id="a5a11c849e71447b1fb262c771e62b705"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XDsiTxSs_Config::DsiByteFifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>128, 256, 512, 1024, 2048, 4096, 8192, 16384 </p>

</div>
</div>
<a class="anchor" id="ae37e75593d8c004c2a745b25a503f9c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_dsi_tx_ss_sub_core.html">DsiTxSsSubCore</a> XDsiTxSs_Config::DsiInfo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sub-core instance configuration. </p>

</div>
</div>
<a class="anchor" id="a577c288549941ba5f8278307b62f1377"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XDsiTxSs_Config::DsiLanes</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSI supported lanes 1, 2, 3, 4. </p>

</div>
</div>
<a class="anchor" id="a1e7abd1f22f0673c4620ac24c0bd75f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XDsiTxSs_Config::DsiPixel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pixels per beat received on input stream. </p>

</div>
</div>
<a class="anchor" id="ad5bca47e3d8c2b12165513646ecb2a04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UINTPTR XDsiTxSs_Config::HighAddr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><pre class="fragment">            HighAddress is the physical
</pre><p> MAX address of the subsystem address range </p>

</div>
</div>
<a class="anchor" id="aa773bef1fcc5616169b86d4a4d559eb8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XDsiTxSs_Config::IsDphyRegIntfcPresent</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><pre class="fragment">     Flag for DPHY register
</pre><p> interface presence </p>

<p>Referenced by <a class="el" href="group__dsitxss__v2__2.html#ga72465c9ad620c0103bfdc2055f4db426">XDsiTxSs_Reset()</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
