###############################################################
#  Generated by:      Cadence Encounter 14.26-s039_1
#  OS:                Linux x86_64(Host ID lab1-5.eng.utah.edu)
#  Generated on:      Thu Dec 17 18:51:52 2015
#  Design:            FPU_Control
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix FPU_Control_postRoute -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_3_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_3_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.689
- Setup                         0.408
+ Phase Shift                  20.000
= Required Time                22.281
- Arrival Time                 15.622
= Slack Time                    6.659
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.399
     = Beginpoint Arrival Time            0.599
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                     |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                |         |       |   0.599 |    7.258 | 
     | U1792/IN                                |   v   | RSTn                | INVX4   | 0.000 |   0.599 |    7.258 | 
     | U1792/OUT                               |   ^   | n1795               | INVX4   | 0.658 |   1.257 |    7.916 | 
     | U1801/IN                                |   ^   | n1795               | INVX4   | 0.001 |   1.258 |    7.917 | 
     | U1801/OUT                               |   v   | n1794               | INVX4   | 0.672 |   1.931 |    8.589 | 
     | FE_OFC99_n1795/IN                       |   v   | n1794               | INVX4   | 0.007 |   1.938 |    8.596 | 
     | FE_OFC99_n1795/OUT                      |   ^   | FE_OFN99_n1795      | INVX4   | 0.715 |   2.653 |    9.311 | 
     | FE_OFC1096_n1795/IN                     |   ^   | FE_OFN99_n1795      | INVX1   | 0.005 |   2.658 |    9.316 | 
     | FE_OFC1096_n1795/OUT                    |   v   | FE_OFN1096_n1795    | INVX1   | 1.199 |   3.857 |   10.515 | 
     | FE_OFC1097_n1795/IN                     |   v   | FE_OFN1096_n1795    | INVX8   | 0.001 |   3.858 |   10.517 | 
     | FE_OFC1097_n1795/OUT                    |   ^   | FE_OFN1097_n1795    | INVX8   | 1.209 |   5.067 |   11.725 | 
     | FE_OFC368_n1794/IN                      |   ^   | FE_OFN1097_n1795    | INVX8   | 0.048 |   5.115 |   11.773 | 
     | FE_OFC368_n1794/OUT                     |   v   | FE_OFN368_n1794     | INVX8   | 0.983 |   6.098 |   12.757 | 
     | u_adder_cntrl/U601/IN                   |   v   | FE_OFN368_n1794     | INVX4   | 0.014 |   6.112 |   12.771 | 
     | u_adder_cntrl/U601/OUT                  |   ^   | u_adder_cntrl/n265  | INVX4   | 1.012 |   7.124 |   13.783 | 
     | u_adder_cntrl/U994/IN1                  |   ^   | u_adder_cntrl/n265  | NOR2X1  | 0.002 |   7.126 |   13.784 | 
     | u_adder_cntrl/U994/OUT                  |   v   | u_adder_cntrl/n843  | NOR2X1  | 1.199 |   8.324 |   14.983 | 
     | u_adder_cntrl/U586/IN1                  |   v   | u_adder_cntrl/n843  | NANDX2  | 0.000 |   8.324 |   14.983 | 
     | u_adder_cntrl/U586/OUT                  |   ^   | u_adder_cntrl/n1071 | NANDX2  | 1.094 |   9.418 |   16.077 | 
     | u_adder_cntrl/U355/IN                   |   ^   | u_adder_cntrl/n1071 | INVX4   | 0.001 |   9.419 |   16.078 | 
     | u_adder_cntrl/U355/OUT                  |   v   | u_adder_cntrl/n745  | INVX4   | 1.274 |  10.694 |   17.352 | 
     | u_adder_cntrl/U212/IN1                  |   v   | u_adder_cntrl/n745  | NANDX2  | 0.008 |  10.701 |   17.360 | 
     | u_adder_cntrl/U212/OUT                  |   ^   | u_adder_cntrl/n1019 | NANDX2  | 0.936 |  11.638 |   18.296 | 
     | u_adder_cntrl/U1094/IN2                 |   ^   | u_adder_cntrl/n1019 | NOR2X1  | 0.001 |  11.639 |   18.297 | 
     | u_adder_cntrl/U1094/OUT                 |   v   | u_adder_cntrl/n1000 | NOR2X1  | 0.707 |  12.346 |   19.004 | 
     | u_adder_cntrl/U1129/IN3                 |   v   | u_adder_cntrl/n1000 | AOI22   | 0.000 |  12.346 |   19.004 | 
     | u_adder_cntrl/U1129/OUT                 |   ^   | u_adder_cntrl/n1005 | AOI22   | 0.641 |  12.987 |   19.646 | 
     | u_adder_cntrl/U1131/IN2                 |   ^   | u_adder_cntrl/n1005 | NAND3X1 | 0.000 |  12.987 |   19.646 | 
     | u_adder_cntrl/U1131/OUT                 |   v   | u_adder_cntrl/n1017 | NAND3X1 | 0.555 |  13.542 |   20.201 | 
     | u_adder_cntrl/U1140/IN                  |   v   | u_adder_cntrl/n1017 | INVX4   | 0.000 |  13.542 |   20.201 | 
     | u_adder_cntrl/U1140/OUT                 |   ^   | u_adder_cntrl/n1024 | INVX4   | 0.325 |  13.867 |   20.526 | 
     | u_adder_cntrl/U1143/IN2                 |   ^   | u_adder_cntrl/n1024 | AOI22   | 0.000 |  13.868 |   20.526 | 
     | u_adder_cntrl/U1143/OUT                 |   v   | u_adder_cntrl/n1025 | AOI22   | 0.501 |  14.369 |   21.028 | 
     | u_adder_cntrl/U1144/IN3                 |   v   | u_adder_cntrl/n1025 | AOI21   | 0.000 |  14.369 |   21.028 | 
     | u_adder_cntrl/U1144/OUT                 |   ^   | u_adder_cntrl/n1027 | AOI21   | 0.608 |  14.977 |   21.636 | 
     | u_adder_cntrl/U1145/IN3                 |   ^   | u_adder_cntrl/n1027 | OAI21   | 0.000 |  14.977 |   21.636 | 
     | u_adder_cntrl/U1145/OUT                 |   v   | u_adder_cntrl/n1139 | OAI21   | 0.645 |  15.622 |   22.281 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_3_/D |   v   | u_adder_cntrl/n1139 | DFFRX1  | 0.000 |  15.622 |   22.281 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.210 |   -6.448 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -6.448 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -5.971 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -5.967 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.154 |   -5.505 | 
     | CLK__L3_I0/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.159 |   -5.500 | 
     | CLK__L3_I0/OUT                            |   ^   | CLK__L3_N0  | BUF8X  | 0.490 |   1.649 |   -5.010 | 
     | CLK__L4_I6/IN                             |   ^   | CLK__L3_N0  | BUF8X  | 0.001 |   1.650 |   -5.009 | 
     | CLK__L4_I6/OUT                            |   ^   | CLK__L4_N6  | BUF8X  | 0.485 |   2.134 |   -4.524 | 
     | CLK__L5_I13/IN                            |   ^   | CLK__L4_N6  | BUF8X  | 0.005 |   2.139 |   -4.520 | 
     | CLK__L5_I13/OUT                           |   ^   | CLK__L5_N13 | BUF8X  | 0.547 |   2.686 |   -3.972 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_3_/CLK |   ^   | CLK__L5_N13 | DFFRX1 | 0.002 |   2.689 |   -3.970 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_0_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_0_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.689
- Setup                         0.389
+ Phase Shift                  20.000
= Required Time                22.301
- Arrival Time                 15.189
= Slack Time                    7.112
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.399
     = Beginpoint Arrival Time            0.599
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                     |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                |         |       |   0.599 |    7.711 | 
     | U1792/IN                                |   v   | RSTn                | INVX4   | 0.000 |   0.599 |    7.711 | 
     | U1792/OUT                               |   ^   | n1795               | INVX4   | 0.658 |   1.257 |    8.369 | 
     | U1801/IN                                |   ^   | n1795               | INVX4   | 0.001 |   1.258 |    8.370 | 
     | U1801/OUT                               |   v   | n1794               | INVX4   | 0.672 |   1.931 |    9.043 | 
     | FE_OFC99_n1795/IN                       |   v   | n1794               | INVX4   | 0.007 |   1.938 |    9.050 | 
     | FE_OFC99_n1795/OUT                      |   ^   | FE_OFN99_n1795      | INVX4   | 0.715 |   2.653 |    9.765 | 
     | FE_OFC1096_n1795/IN                     |   ^   | FE_OFN99_n1795      | INVX1   | 0.005 |   2.658 |    9.770 | 
     | FE_OFC1096_n1795/OUT                    |   v   | FE_OFN1096_n1795    | INVX1   | 1.199 |   3.857 |   10.969 | 
     | FE_OFC1097_n1795/IN                     |   v   | FE_OFN1096_n1795    | INVX8   | 0.001 |   3.858 |   10.970 | 
     | FE_OFC1097_n1795/OUT                    |   ^   | FE_OFN1097_n1795    | INVX8   | 1.209 |   5.067 |   12.179 | 
     | FE_OFC368_n1794/IN                      |   ^   | FE_OFN1097_n1795    | INVX8   | 0.048 |   5.115 |   12.227 | 
     | FE_OFC368_n1794/OUT                     |   v   | FE_OFN368_n1794     | INVX8   | 0.983 |   6.098 |   13.210 | 
     | u_adder_cntrl/U601/IN                   |   v   | FE_OFN368_n1794     | INVX4   | 0.014 |   6.112 |   13.224 | 
     | u_adder_cntrl/U601/OUT                  |   ^   | u_adder_cntrl/n265  | INVX4   | 1.012 |   7.124 |   14.236 | 
     | u_adder_cntrl/U994/IN1                  |   ^   | u_adder_cntrl/n265  | NOR2X1  | 0.002 |   7.126 |   14.238 | 
     | u_adder_cntrl/U994/OUT                  |   v   | u_adder_cntrl/n843  | NOR2X1  | 1.199 |   8.324 |   15.436 | 
     | u_adder_cntrl/U586/IN1                  |   v   | u_adder_cntrl/n843  | NANDX2  | 0.000 |   8.324 |   15.436 | 
     | u_adder_cntrl/U586/OUT                  |   ^   | u_adder_cntrl/n1071 | NANDX2  | 1.094 |   9.418 |   16.530 | 
     | u_adder_cntrl/U355/IN                   |   ^   | u_adder_cntrl/n1071 | INVX4   | 0.001 |   9.419 |   16.531 | 
     | u_adder_cntrl/U355/OUT                  |   v   | u_adder_cntrl/n745  | INVX4   | 1.274 |  10.694 |   17.806 | 
     | u_adder_cntrl/U212/IN1                  |   v   | u_adder_cntrl/n745  | NANDX2  | 0.008 |  10.701 |   17.813 | 
     | u_adder_cntrl/U212/OUT                  |   ^   | u_adder_cntrl/n1019 | NANDX2  | 0.936 |  11.638 |   18.750 | 
     | u_adder_cntrl/U1093/IN2                 |   ^   | u_adder_cntrl/n1019 | NOR2X1  | 0.001 |  11.639 |   18.751 | 
     | u_adder_cntrl/U1093/OUT                 |   v   | u_adder_cntrl/n967  | NOR2X1  | 1.083 |  12.722 |   19.834 | 
     | u_adder_cntrl/U1095/IN1                 |   v   | u_adder_cntrl/n967  | AOI22   | 0.000 |  12.722 |   19.834 | 
     | u_adder_cntrl/U1095/OUT                 |   ^   | u_adder_cntrl/n948  | AOI22   | 0.778 |  13.500 |   20.612 | 
     | u_adder_cntrl/U1096/IN3                 |   ^   | u_adder_cntrl/n948  | OAI21   | 0.001 |  13.500 |   20.612 | 
     | u_adder_cntrl/U1096/OUT                 |   v   | u_adder_cntrl/n953  | OAI21   | 0.462 |  13.963 |   21.075 | 
     | u_adder_cntrl/U1100/IN2                 |   v   | u_adder_cntrl/n953  | AOI22   | 0.000 |  13.963 |   21.075 | 
     | u_adder_cntrl/U1100/OUT                 |   ^   | u_adder_cntrl/n954  | AOI22   | 0.629 |  14.592 |   21.704 | 
     | u_adder_cntrl/U1101/IN3                 |   ^   | u_adder_cntrl/n954  | NAND3X1 | 0.000 |  14.592 |   21.704 | 
     | u_adder_cntrl/U1101/OUT                 |   v   | u_adder_cntrl/n1142 | NAND3X1 | 0.596 |  15.188 |   22.300 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_0_/D |   v   | u_adder_cntrl/n1142 | DFFRX1  | 0.000 |  15.189 |   22.301 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.210 |   -6.902 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -6.902 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -6.424 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -6.421 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.154 |   -5.958 | 
     | CLK__L3_I0/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.159 |   -5.953 | 
     | CLK__L3_I0/OUT                            |   ^   | CLK__L3_N0  | BUF8X  | 0.490 |   1.649 |   -5.463 | 
     | CLK__L4_I6/IN                             |   ^   | CLK__L3_N0  | BUF8X  | 0.001 |   1.650 |   -5.462 | 
     | CLK__L4_I6/OUT                            |   ^   | CLK__L4_N6  | BUF8X  | 0.485 |   2.134 |   -4.978 | 
     | CLK__L5_I13/IN                            |   ^   | CLK__L4_N6  | BUF8X  | 0.005 |   2.139 |   -4.973 | 
     | CLK__L5_I13/OUT                           |   ^   | CLK__L5_N13 | BUF8X  | 0.547 |   2.686 |   -4.426 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_0_/CLK |   ^   | CLK__L5_N13 | DFFRX1 | 0.003 |   2.689 |   -4.423 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_2_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_2_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.689
- Setup                         0.429
+ Phase Shift                  20.000
= Required Time                22.260
- Arrival Time                 15.115
= Slack Time                    7.144
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.399
     = Beginpoint Arrival Time            0.599
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                     |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                |         |       |   0.599 |    7.743 | 
     | U1792/IN                                |   v   | RSTn                | INVX4   | 0.000 |   0.599 |    7.744 | 
     | U1792/OUT                               |   ^   | n1795               | INVX4   | 0.658 |   1.257 |    8.402 | 
     | U1801/IN                                |   ^   | n1795               | INVX4   | 0.001 |   1.258 |    8.403 | 
     | U1801/OUT                               |   v   | n1794               | INVX4   | 0.672 |   1.931 |    9.075 | 
     | FE_OFC99_n1795/IN                       |   v   | n1794               | INVX4   | 0.007 |   1.938 |    9.082 | 
     | FE_OFC99_n1795/OUT                      |   ^   | FE_OFN99_n1795      | INVX4   | 0.715 |   2.653 |    9.797 | 
     | FE_OFC1096_n1795/IN                     |   ^   | FE_OFN99_n1795      | INVX1   | 0.005 |   2.658 |    9.802 | 
     | FE_OFC1096_n1795/OUT                    |   v   | FE_OFN1096_n1795    | INVX1   | 1.199 |   3.857 |   11.001 | 
     | FE_OFC1097_n1795/IN                     |   v   | FE_OFN1096_n1795    | INVX8   | 0.001 |   3.858 |   11.003 | 
     | FE_OFC1097_n1795/OUT                    |   ^   | FE_OFN1097_n1795    | INVX8   | 1.209 |   5.067 |   12.211 | 
     | FE_OFC368_n1794/IN                      |   ^   | FE_OFN1097_n1795    | INVX8   | 0.048 |   5.115 |   12.259 | 
     | FE_OFC368_n1794/OUT                     |   v   | FE_OFN368_n1794     | INVX8   | 0.983 |   6.098 |   13.243 | 
     | u_adder_cntrl/U601/IN                   |   v   | FE_OFN368_n1794     | INVX4   | 0.014 |   6.112 |   13.257 | 
     | u_adder_cntrl/U601/OUT                  |   ^   | u_adder_cntrl/n265  | INVX4   | 1.012 |   7.124 |   14.268 | 
     | u_adder_cntrl/U994/IN1                  |   ^   | u_adder_cntrl/n265  | NOR2X1  | 0.002 |   7.126 |   14.270 | 
     | u_adder_cntrl/U994/OUT                  |   v   | u_adder_cntrl/n843  | NOR2X1  | 1.199 |   8.324 |   15.468 | 
     | u_adder_cntrl/U586/IN1                  |   v   | u_adder_cntrl/n843  | NANDX2  | 0.000 |   8.324 |   15.469 | 
     | u_adder_cntrl/U586/OUT                  |   ^   | u_adder_cntrl/n1071 | NANDX2  | 1.094 |   9.418 |   16.563 | 
     | u_adder_cntrl/U355/IN                   |   ^   | u_adder_cntrl/n1071 | INVX4   | 0.001 |   9.419 |   16.564 | 
     | u_adder_cntrl/U355/OUT                  |   v   | u_adder_cntrl/n745  | INVX4   | 1.274 |  10.694 |   17.838 | 
     | u_adder_cntrl/U212/IN1                  |   v   | u_adder_cntrl/n745  | NANDX2  | 0.008 |  10.701 |   17.846 | 
     | u_adder_cntrl/U212/OUT                  |   ^   | u_adder_cntrl/n1019 | NANDX2  | 0.936 |  11.638 |   18.782 | 
     | u_adder_cntrl/U1093/IN2                 |   ^   | u_adder_cntrl/n1019 | NOR2X1  | 0.001 |  11.639 |   18.783 | 
     | u_adder_cntrl/U1093/OUT                 |   v   | u_adder_cntrl/n967  | NOR2X1  | 1.083 |  12.722 |   19.866 | 
     | u_adder_cntrl/U1109/IN3                 |   v   | u_adder_cntrl/n967  | AOI22   | 0.000 |  12.722 |   19.866 | 
     | u_adder_cntrl/U1109/OUT                 |   ^   | u_adder_cntrl/n968  | AOI22   | 0.753 |  13.475 |   20.619 | 
     | u_adder_cntrl/U433/IN2                  |   ^   | u_adder_cntrl/n968  | NANDX2  | 0.000 |  13.475 |   20.619 | 
     | u_adder_cntrl/U433/OUT                  |   v   | u_adder_cntrl/n1007 | NANDX2  | 0.539 |  14.014 |   21.158 | 
     | u_adder_cntrl/U1132/IN2                 |   v   | u_adder_cntrl/n1007 | AOI22   | 0.002 |  14.016 |   21.161 | 
     | u_adder_cntrl/U1132/OUT                 |   ^   | u_adder_cntrl/n1012 | AOI22   | 0.479 |  14.495 |   21.640 | 
     | u_adder_cntrl/U1136/IN2                 |   ^   | u_adder_cntrl/n1012 | NAND3X1 | 0.000 |  14.495 |   21.640 | 
     | u_adder_cntrl/U1136/OUT                 |   v   | u_adder_cntrl/n1140 | NAND3X1 | 0.620 |  15.115 |   22.260 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_2_/D |   v   | u_adder_cntrl/n1140 | DFFRX1  | 0.000 |  15.115 |   22.260 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.210 |   -6.934 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -6.934 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -6.457 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -6.453 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.154 |   -5.991 | 
     | CLK__L3_I0/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.159 |   -5.985 | 
     | CLK__L3_I0/OUT                            |   ^   | CLK__L3_N0  | BUF8X  | 0.490 |   1.649 |   -5.496 | 
     | CLK__L4_I6/IN                             |   ^   | CLK__L3_N0  | BUF8X  | 0.001 |   1.650 |   -5.495 | 
     | CLK__L4_I6/OUT                            |   ^   | CLK__L4_N6  | BUF8X  | 0.485 |   2.134 |   -5.010 | 
     | CLK__L5_I13/IN                            |   ^   | CLK__L4_N6  | BUF8X  | 0.005 |   2.139 |   -5.005 | 
     | CLK__L5_I13/OUT                           |   ^   | CLK__L5_N13 | BUF8X  | 0.547 |   2.686 |   -4.458 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_2_/CLK |   ^   | CLK__L5_N13 | DFFRX1 | 0.002 |   2.689 |   -4.456 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_1_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_1_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.687
- Setup                         0.383
+ Phase Shift                  20.000
= Required Time                22.304
- Arrival Time                 15.060
= Slack Time                    7.244
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.399
     = Beginpoint Arrival Time            0.599
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                     |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                |         |       |   0.599 |    7.843 | 
     | U1792/IN                                |   v   | RSTn                | INVX4   | 0.000 |   0.599 |    7.843 | 
     | U1792/OUT                               |   ^   | n1795               | INVX4   | 0.658 |   1.257 |    8.501 | 
     | U1801/IN                                |   ^   | n1795               | INVX4   | 0.001 |   1.258 |    8.502 | 
     | U1801/OUT                               |   v   | n1794               | INVX4   | 0.672 |   1.930 |    9.174 | 
     | FE_OFC99_n1795/IN                       |   v   | n1794               | INVX4   | 0.007 |   1.938 |    9.182 | 
     | FE_OFC99_n1795/OUT                      |   ^   | FE_OFN99_n1795      | INVX4   | 0.715 |   2.653 |    9.897 | 
     | FE_OFC1096_n1795/IN                     |   ^   | FE_OFN99_n1795      | INVX1   | 0.005 |   2.658 |    9.902 | 
     | FE_OFC1096_n1795/OUT                    |   v   | FE_OFN1096_n1795    | INVX1   | 1.199 |   3.857 |   11.101 | 
     | FE_OFC1097_n1795/IN                     |   v   | FE_OFN1096_n1795    | INVX8   | 0.001 |   3.858 |   11.102 | 
     | FE_OFC1097_n1795/OUT                    |   ^   | FE_OFN1097_n1795    | INVX8   | 1.209 |   5.067 |   12.311 | 
     | FE_OFC368_n1794/IN                      |   ^   | FE_OFN1097_n1795    | INVX8   | 0.048 |   5.115 |   12.359 | 
     | FE_OFC368_n1794/OUT                     |   v   | FE_OFN368_n1794     | INVX8   | 0.983 |   6.098 |   13.342 | 
     | u_adder_cntrl/U601/IN                   |   v   | FE_OFN368_n1794     | INVX4   | 0.014 |   6.112 |   13.356 | 
     | u_adder_cntrl/U601/OUT                  |   ^   | u_adder_cntrl/n265  | INVX4   | 1.012 |   7.124 |   14.368 | 
     | u_adder_cntrl/U994/IN1                  |   ^   | u_adder_cntrl/n265  | NOR2X1  | 0.002 |   7.125 |   14.369 | 
     | u_adder_cntrl/U994/OUT                  |   v   | u_adder_cntrl/n843  | NOR2X1  | 1.199 |   8.324 |   15.568 | 
     | u_adder_cntrl/U586/IN1                  |   v   | u_adder_cntrl/n843  | NANDX2  | 0.000 |   8.324 |   15.568 | 
     | u_adder_cntrl/U586/OUT                  |   ^   | u_adder_cntrl/n1071 | NANDX2  | 1.094 |   9.418 |   16.662 | 
     | u_adder_cntrl/U355/IN                   |   ^   | u_adder_cntrl/n1071 | INVX4   | 0.001 |   9.419 |   16.663 | 
     | u_adder_cntrl/U355/OUT                  |   v   | u_adder_cntrl/n745  | INVX4   | 1.274 |  10.693 |   17.937 | 
     | u_adder_cntrl/U212/IN1                  |   v   | u_adder_cntrl/n745  | NANDX2  | 0.008 |  10.701 |   17.945 | 
     | u_adder_cntrl/U212/OUT                  |   ^   | u_adder_cntrl/n1019 | NANDX2  | 0.936 |  11.638 |   18.882 | 
     | u_adder_cntrl/U1093/IN2                 |   ^   | u_adder_cntrl/n1019 | NOR2X1  | 0.001 |  11.639 |   18.883 | 
     | u_adder_cntrl/U1093/OUT                 |   v   | u_adder_cntrl/n967  | NOR2X1  | 1.083 |  12.722 |   19.966 | 
     | u_adder_cntrl/U1099/IN3                 |   v   | u_adder_cntrl/n967  | AOI22   | 0.000 |  12.722 |   19.966 | 
     | u_adder_cntrl/U1099/OUT                 |   ^   | u_adder_cntrl/n951  | AOI22   | 0.753 |  13.475 |   20.719 | 
     | u_adder_cntrl/U432/IN2                  |   ^   | u_adder_cntrl/n951  | NANDX2  | 0.000 |  13.475 |   20.719 | 
     | u_adder_cntrl/U432/OUT                  |   v   | u_adder_cntrl/n966  | NANDX2  | 0.482 |  13.957 |   21.201 | 
     | u_adder_cntrl/U1107/IN2                 |   v   | u_adder_cntrl/n966  | AOI22   | 0.002 |  13.959 |   21.203 | 
     | u_adder_cntrl/U1107/OUT                 |   ^   | u_adder_cntrl/n978  | AOI22   | 0.511 |  14.470 |   21.714 | 
     | u_adder_cntrl/U204/IN1                  |   ^   | u_adder_cntrl/n978  | NAND2X1 | 0.000 |  14.470 |   21.714 | 
     | u_adder_cntrl/U204/OUT                  |   v   | u_adder_cntrl/n1141 | NAND2X1 | 0.590 |  15.060 |   22.304 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_1_/D |   v   | u_adder_cntrl/n1141 | DFFRX1  | 0.000 |  15.060 |   22.304 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.210 |   -7.034 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -7.034 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -6.556 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -6.553 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |   -6.091 | 
     | CLK__L3_I0/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.159 |   -6.085 | 
     | CLK__L3_I0/OUT                            |   ^   | CLK__L3_N0  | BUF8X  | 0.490 |   1.649 |   -5.595 | 
     | CLK__L4_I6/IN                             |   ^   | CLK__L3_N0  | BUF8X  | 0.001 |   1.650 |   -5.594 | 
     | CLK__L4_I6/OUT                            |   ^   | CLK__L4_N6  | BUF8X  | 0.485 |   2.134 |   -5.110 | 
     | CLK__L5_I13/IN                            |   ^   | CLK__L4_N6  | BUF8X  | 0.005 |   2.139 |   -5.105 | 
     | CLK__L5_I13/OUT                           |   ^   | CLK__L5_N13 | BUF8X  | 0.547 |   2.686 |   -4.558 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_1_/CLK |   ^   | CLK__L5_N13 | DFFRX1 | 0.001 |   2.687 |   -4.557 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_6_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_6_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.687
- Setup                         0.426
+ Phase Shift                  20.000
= Required Time                22.261
- Arrival Time                 13.872
= Slack Time                    8.389
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.399
     = Beginpoint Arrival Time            0.599
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                     |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                |         |       |   0.599 |    8.988 | 
     | U1792/IN                                |   v   | RSTn                | INVX4   | 0.000 |   0.599 |    8.988 | 
     | U1792/OUT                               |   ^   | n1795               | INVX4   | 0.658 |   1.257 |    9.647 | 
     | U1801/IN                                |   ^   | n1795               | INVX4   | 0.001 |   1.258 |    9.648 | 
     | U1801/OUT                               |   v   | n1794               | INVX4   | 0.672 |   1.931 |   10.320 | 
     | FE_OFC99_n1795/IN                       |   v   | n1794               | INVX4   | 0.007 |   1.938 |   10.327 | 
     | FE_OFC99_n1795/OUT                      |   ^   | FE_OFN99_n1795      | INVX4   | 0.715 |   2.653 |   11.042 | 
     | FE_OFC1096_n1795/IN                     |   ^   | FE_OFN99_n1795      | INVX1   | 0.005 |   2.658 |   11.047 | 
     | FE_OFC1096_n1795/OUT                    |   v   | FE_OFN1096_n1795    | INVX1   | 1.199 |   3.857 |   12.246 | 
     | FE_OFC1097_n1795/IN                     |   v   | FE_OFN1096_n1795    | INVX8   | 0.001 |   3.858 |   12.247 | 
     | FE_OFC1097_n1795/OUT                    |   ^   | FE_OFN1097_n1795    | INVX8   | 1.209 |   5.067 |   13.456 | 
     | FE_OFC368_n1794/IN                      |   ^   | FE_OFN1097_n1795    | INVX8   | 0.048 |   5.115 |   13.504 | 
     | FE_OFC368_n1794/OUT                     |   v   | FE_OFN368_n1794     | INVX8   | 0.983 |   6.098 |   14.487 | 
     | u_adder_cntrl/U601/IN                   |   v   | FE_OFN368_n1794     | INVX4   | 0.014 |   6.112 |   14.502 | 
     | u_adder_cntrl/U601/OUT                  |   ^   | u_adder_cntrl/n265  | INVX4   | 1.012 |   7.124 |   15.513 | 
     | u_adder_cntrl/U994/IN1                  |   ^   | u_adder_cntrl/n265  | NOR2X1  | 0.002 |   7.126 |   15.515 | 
     | u_adder_cntrl/U994/OUT                  |   v   | u_adder_cntrl/n843  | NOR2X1  | 1.199 |   8.324 |   16.713 | 
     | u_adder_cntrl/U586/IN1                  |   v   | u_adder_cntrl/n843  | NANDX2  | 0.000 |   8.324 |   16.713 | 
     | u_adder_cntrl/U586/OUT                  |   ^   | u_adder_cntrl/n1071 | NANDX2  | 1.094 |   9.418 |   17.807 | 
     | u_adder_cntrl/U355/IN                   |   ^   | u_adder_cntrl/n1071 | INVX4   | 0.001 |   9.419 |   17.808 | 
     | u_adder_cntrl/U355/OUT                  |   v   | u_adder_cntrl/n745  | INVX4   | 1.274 |  10.694 |   19.083 | 
     | u_adder_cntrl/U1133/IN1                 |   v   | u_adder_cntrl/n745  | NAND2X1 | 0.005 |  10.698 |   19.087 | 
     | u_adder_cntrl/U1133/OUT                 |   ^   | u_adder_cntrl/n1008 | NAND2X1 | 0.743 |  11.442 |   19.831 | 
     | u_adder_cntrl/U1134/IN3                 |   ^   | u_adder_cntrl/n1008 | AOI21   | 0.000 |  11.442 |   19.831 | 
     | u_adder_cntrl/U1134/OUT                 |   v   | u_adder_cntrl/n1043 | AOI21   | 0.999 |  12.441 |   20.830 | 
     | u_adder_cntrl/U1150/IN3                 |   v   | u_adder_cntrl/n1043 | AOI21   | 0.001 |  12.442 |   20.831 | 
     | u_adder_cntrl/U1150/OUT                 |   ^   | u_adder_cntrl/n1048 | AOI21   | 0.694 |  13.135 |   21.524 | 
     | u_adder_cntrl/U1152/IN1                 |   ^   | u_adder_cntrl/n1048 | OAI21   | 0.000 |  13.136 |   21.525 | 
     | u_adder_cntrl/U1152/OUT                 |   v   | u_adder_cntrl/n1136 | OAI21   | 0.736 |  13.871 |   22.260 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_6_/D |   v   | u_adder_cntrl/n1136 | DFFRX1  | 0.000 |  13.872 |   22.261 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.210 |   -8.179 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -8.179 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -7.701 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -7.698 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.154 |   -7.236 | 
     | CLK__L3_I0/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.159 |   -7.230 | 
     | CLK__L3_I0/OUT                            |   ^   | CLK__L3_N0  | BUF8X  | 0.490 |   1.649 |   -6.740 | 
     | CLK__L4_I6/IN                             |   ^   | CLK__L3_N0  | BUF8X  | 0.001 |   1.650 |   -6.739 | 
     | CLK__L4_I6/OUT                            |   ^   | CLK__L4_N6  | BUF8X  | 0.485 |   2.134 |   -6.255 | 
     | CLK__L5_I13/IN                            |   ^   | CLK__L4_N6  | BUF8X  | 0.005 |   2.139 |   -6.250 | 
     | CLK__L5_I13/OUT                           |   ^   | CLK__L5_N13 | BUF8X  | 0.547 |   2.686 |   -5.703 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_6_/CLK |   ^   | CLK__L5_N13 | DFFRX1 | 0.000 |   2.687 |   -5.702 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_5_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_5_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.694
- Setup                         0.348
+ Phase Shift                  20.000
= Required Time                22.345
- Arrival Time                 13.699
= Slack Time                    8.646
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.399
     = Beginpoint Arrival Time            0.599
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                     |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                |         |       |   0.599 |    9.245 | 
     | U1792/IN                                |   v   | RSTn                | INVX4   | 0.000 |   0.599 |    9.246 | 
     | U1792/OUT                               |   ^   | n1795               | INVX4   | 0.658 |   1.257 |    9.904 | 
     | U1801/IN                                |   ^   | n1795               | INVX4   | 0.001 |   1.258 |    9.905 | 
     | U1801/OUT                               |   v   | n1794               | INVX4   | 0.672 |   1.930 |   10.577 | 
     | FE_OFC99_n1795/IN                       |   v   | n1794               | INVX4   | 0.007 |   1.938 |   10.584 | 
     | FE_OFC99_n1795/OUT                      |   ^   | FE_OFN99_n1795      | INVX4   | 0.715 |   2.653 |   11.299 | 
     | FE_OFC1096_n1795/IN                     |   ^   | FE_OFN99_n1795      | INVX1   | 0.005 |   2.658 |   11.304 | 
     | FE_OFC1096_n1795/OUT                    |   v   | FE_OFN1096_n1795    | INVX1   | 1.199 |   3.857 |   12.503 | 
     | FE_OFC1097_n1795/IN                     |   v   | FE_OFN1096_n1795    | INVX8   | 0.001 |   3.858 |   12.505 | 
     | FE_OFC1097_n1795/OUT                    |   ^   | FE_OFN1097_n1795    | INVX8   | 1.209 |   5.067 |   13.713 | 
     | FE_OFC368_n1794/IN                      |   ^   | FE_OFN1097_n1795    | INVX8   | 0.048 |   5.115 |   13.761 | 
     | FE_OFC368_n1794/OUT                     |   v   | FE_OFN368_n1794     | INVX8   | 0.983 |   6.098 |   14.745 | 
     | u_adder_cntrl/U601/IN                   |   v   | FE_OFN368_n1794     | INVX4   | 0.014 |   6.112 |   14.759 | 
     | u_adder_cntrl/U601/OUT                  |   ^   | u_adder_cntrl/n265  | INVX4   | 1.012 |   7.124 |   15.770 | 
     | u_adder_cntrl/U994/IN1                  |   ^   | u_adder_cntrl/n265  | NOR2X1  | 0.002 |   7.125 |   15.772 | 
     | u_adder_cntrl/U994/OUT                  |   v   | u_adder_cntrl/n843  | NOR2X1  | 1.199 |   8.324 |   16.970 | 
     | u_adder_cntrl/U586/IN1                  |   v   | u_adder_cntrl/n843  | NANDX2  | 0.000 |   8.324 |   16.971 | 
     | u_adder_cntrl/U586/OUT                  |   ^   | u_adder_cntrl/n1071 | NANDX2  | 1.094 |   9.418 |   18.065 | 
     | u_adder_cntrl/U355/IN                   |   ^   | u_adder_cntrl/n1071 | INVX4   | 0.001 |   9.419 |   18.066 | 
     | u_adder_cntrl/U355/OUT                  |   v   | u_adder_cntrl/n745  | INVX4   | 1.274 |  10.693 |   19.340 | 
     | u_adder_cntrl/U225/IN1                  |   v   | u_adder_cntrl/n745  | NAND2X1 | 0.005 |  10.698 |   19.345 | 
     | u_adder_cntrl/U225/OUT                  |   ^   | u_adder_cntrl/n1002 | NAND2X1 | 1.002 |  11.701 |   20.347 | 
     | u_adder_cntrl/U1106/IN1                 |   ^   | u_adder_cntrl/n1002 | OAI21   | 0.000 |  11.701 |   20.347 | 
     | u_adder_cntrl/U1106/OUT                 |   v   | u_adder_cntrl/n1035 | OAI21   | 0.880 |  12.581 |   21.227 | 
     | u_adder_cntrl/U1148/IN2                 |   v   | u_adder_cntrl/n1035 | AOI22   | 0.001 |  12.582 |   21.228 | 
     | u_adder_cntrl/U1148/OUT                 |   ^   | u_adder_cntrl/n1042 | AOI22   | 0.593 |  13.174 |   21.821 | 
     | u_adder_cntrl/U208/IN1                  |   ^   | u_adder_cntrl/n1042 | NAND2X1 | 0.000 |  13.174 |   21.821 | 
     | u_adder_cntrl/U208/OUT                  |   v   | u_adder_cntrl/n1137 | NAND2X1 | 0.524 |  13.699 |   22.345 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_5_/D |   v   | u_adder_cntrl/n1137 | DFFRX1  | 0.000 |  13.699 |   22.345 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |            |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK        |        |       |   0.210 |   -8.436 | 
     | CLK__L1_I0/IN                             |   ^   | CLK        | BUF8X  | 0.000 |   0.210 |   -8.436 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0 | BUF8X  | 0.478 |   0.688 |   -7.959 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0 | BUF8X  | 0.003 |   0.691 |   -7.955 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0 | BUF8X  | 0.462 |   1.154 |   -7.493 | 
     | CLK__L3_I0/IN                             |   ^   | CLK__L2_N0 | BUF8X  | 0.005 |   1.159 |   -7.487 | 
     | CLK__L3_I0/OUT                            |   ^   | CLK__L3_N0 | BUF8X  | 0.490 |   1.649 |   -6.998 | 
     | CLK__L4_I0/IN                             |   ^   | CLK__L3_N0 | BUF8X  | 0.001 |   1.650 |   -6.997 | 
     | CLK__L4_I0/OUT                            |   ^   | CLK__L4_N0 | BUF8X  | 0.483 |   2.133 |   -6.513 | 
     | CLK__L5_I0/IN                             |   ^   | CLK__L4_N0 | BUF8X  | 0.004 |   2.138 |   -6.509 | 
     | CLK__L5_I0/OUT                            |   ^   | CLK__L5_N0 | BUF8X  | 0.556 |   2.693 |   -5.953 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_5_/CLK |   ^   | CLK__L5_N0 | DFFRX1 | 0.000 |   2.694 |   -5.953 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_4_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_4_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.689
- Setup                         0.289
+ Phase Shift                  20.000
= Required Time                22.400
- Arrival Time                 13.669
= Slack Time                    8.731
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.399
     = Beginpoint Arrival Time            0.599
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                     |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                |         |       |   0.599 |    9.330 | 
     | U1792/IN                                |   v   | RSTn                | INVX4   | 0.000 |   0.599 |    9.330 | 
     | U1792/OUT                               |   ^   | n1795               | INVX4   | 0.658 |   1.257 |    9.988 | 
     | U1801/IN                                |   ^   | n1795               | INVX4   | 0.001 |   1.258 |    9.990 | 
     | U1801/OUT                               |   v   | n1794               | INVX4   | 0.672 |   1.931 |   10.662 | 
     | FE_OFC99_n1795/IN                       |   v   | n1794               | INVX4   | 0.007 |   1.938 |   10.669 | 
     | FE_OFC99_n1795/OUT                      |   ^   | FE_OFN99_n1795      | INVX4   | 0.715 |   2.653 |   11.384 | 
     | FE_OFC1096_n1795/IN                     |   ^   | FE_OFN99_n1795      | INVX1   | 0.005 |   2.658 |   11.389 | 
     | FE_OFC1096_n1795/OUT                    |   v   | FE_OFN1096_n1795    | INVX1   | 1.199 |   3.857 |   12.588 | 
     | FE_OFC1097_n1795/IN                     |   v   | FE_OFN1096_n1795    | INVX8   | 0.001 |   3.858 |   12.589 | 
     | FE_OFC1097_n1795/OUT                    |   ^   | FE_OFN1097_n1795    | INVX8   | 1.209 |   5.067 |   13.798 | 
     | FE_OFC368_n1794/IN                      |   ^   | FE_OFN1097_n1795    | INVX8   | 0.048 |   5.115 |   13.846 | 
     | FE_OFC368_n1794/OUT                     |   v   | FE_OFN368_n1794     | INVX8   | 0.983 |   6.098 |   14.829 | 
     | u_adder_cntrl/U601/IN                   |   v   | FE_OFN368_n1794     | INVX4   | 0.014 |   6.112 |   14.844 | 
     | u_adder_cntrl/U601/OUT                  |   ^   | u_adder_cntrl/n265  | INVX4   | 1.012 |   7.124 |   15.855 | 
     | u_adder_cntrl/U994/IN1                  |   ^   | u_adder_cntrl/n265  | NOR2X1  | 0.002 |   7.126 |   15.857 | 
     | u_adder_cntrl/U994/OUT                  |   v   | u_adder_cntrl/n843  | NOR2X1  | 1.199 |   8.324 |   17.055 | 
     | u_adder_cntrl/U586/IN1                  |   v   | u_adder_cntrl/n843  | NANDX2  | 0.000 |   8.324 |   17.055 | 
     | u_adder_cntrl/U586/OUT                  |   ^   | u_adder_cntrl/n1071 | NANDX2  | 1.094 |   9.418 |   18.149 | 
     | u_adder_cntrl/U355/IN                   |   ^   | u_adder_cntrl/n1071 | INVX4   | 0.001 |   9.419 |   18.150 | 
     | u_adder_cntrl/U355/OUT                  |   v   | u_adder_cntrl/n745  | INVX4   | 1.274 |  10.694 |   19.425 | 
     | u_adder_cntrl/U225/IN1                  |   v   | u_adder_cntrl/n745  | NAND2X1 | 0.005 |  10.698 |   19.429 | 
     | u_adder_cntrl/U225/OUT                  |   ^   | u_adder_cntrl/n1002 | NAND2X1 | 1.002 |  11.701 |   20.432 | 
     | u_adder_cntrl/U1083/IN2                 |   ^   | u_adder_cntrl/n1002 | OAI21   | 0.000 |  11.701 |   20.432 | 
     | u_adder_cntrl/U1083/OUT                 |   v   | u_adder_cntrl/n1032 | OAI21   | 0.906 |  12.607 |   21.338 | 
     | u_adder_cntrl/U1147/IN2                 |   v   | u_adder_cntrl/n1032 | AOI22   | 0.001 |  12.608 |   21.339 | 
     | u_adder_cntrl/U1147/OUT                 |   ^   | u_adder_cntrl/n1033 | AOI22   | 0.648 |  13.256 |   21.987 | 
     | u_adder_cntrl/U424/IN2                  |   ^   | u_adder_cntrl/n1033 | NANDX2  | 0.000 |  13.256 |   21.987 | 
     | u_adder_cntrl/U424/OUT                  |   v   | u_adder_cntrl/n1138 | NANDX2  | 0.413 |  13.669 |   22.400 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_4_/D |   v   | u_adder_cntrl/n1138 | DFFRX1  | 0.000 |  13.669 |   22.400 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.210 |   -8.521 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -8.521 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -8.043 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -8.040 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.154 |   -7.578 | 
     | CLK__L3_I0/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.159 |   -7.572 | 
     | CLK__L3_I0/OUT                            |   ^   | CLK__L3_N0  | BUF8X  | 0.490 |   1.649 |   -7.082 | 
     | CLK__L4_I6/IN                             |   ^   | CLK__L3_N0  | BUF8X  | 0.001 |   1.650 |   -7.081 | 
     | CLK__L4_I6/OUT                            |   ^   | CLK__L4_N6  | BUF8X  | 0.485 |   2.134 |   -6.597 | 
     | CLK__L5_I13/IN                            |   ^   | CLK__L4_N6  | BUF8X  | 0.005 |   2.139 |   -6.592 | 
     | CLK__L5_I13/OUT                           |   ^   | CLK__L5_N13 | BUF8X  | 0.547 |   2.686 |   -6.045 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_4_/CLK |   ^   | CLK__L5_N13 | DFFRX1 | 0.003 |   2.689 |   -6.042 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin u_adder_cntrl/R_reg_reg/CLK 
Endpoint:   u_adder_cntrl/R_reg_reg/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                      (^) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.698
- Setup                         0.635
+ Phase Shift                  20.000
= Required Time                22.063
- Arrival Time                 12.764
= Slack Time                    9.299
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.294
     = Beginpoint Arrival Time            0.494
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                           |       |                     |         |       |  Time   |   Time   | 
     |---------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                      |   ^   | RSTn                |         |       |   0.494 |    9.793 | 
     | U1792/IN                  |   ^   | RSTn                | INVX4   | 0.000 |   0.494 |    9.793 | 
     | U1792/OUT                 |   v   | n1795               | INVX4   | 0.609 |   1.103 |   10.401 | 
     | U1801/IN                  |   v   | n1795               | INVX4   | 0.001 |   1.104 |   10.402 | 
     | U1801/OUT                 |   ^   | n1794               | INVX4   | 0.661 |   1.764 |   11.063 | 
     | FE_OFC99_n1795/IN         |   ^   | n1794               | INVX4   | 0.007 |   1.772 |   11.070 | 
     | FE_OFC99_n1795/OUT        |   v   | FE_OFN99_n1795      | INVX4   | 0.720 |   2.492 |   11.790 | 
     | FE_OFC1096_n1795/IN       |   v   | FE_OFN99_n1795      | INVX1   | 0.005 |   2.497 |   11.796 | 
     | FE_OFC1096_n1795/OUT      |   ^   | FE_OFN1096_n1795    | INVX1   | 0.941 |   3.437 |   12.736 | 
     | FE_OFC1097_n1795/IN       |   ^   | FE_OFN1096_n1795    | INVX8   | 0.001 |   3.439 |   12.738 | 
     | FE_OFC1097_n1795/OUT      |   v   | FE_OFN1097_n1795    | INVX8   | 1.074 |   4.513 |   13.812 | 
     | FE_OFC368_n1794/IN        |   v   | FE_OFN1097_n1795    | INVX8   | 0.048 |   4.561 |   13.860 | 
     | FE_OFC368_n1794/OUT       |   ^   | FE_OFN368_n1794     | INVX8   | 0.984 |   5.545 |   14.844 | 
     | u_adder_cntrl/U601/IN     |   ^   | FE_OFN368_n1794     | INVX4   | 0.014 |   5.560 |   14.858 | 
     | u_adder_cntrl/U601/OUT    |   v   | u_adder_cntrl/n265  | INVX4   | 1.005 |   6.565 |   15.864 | 
     | u_adder_cntrl/U773/IN1    |   v   | u_adder_cntrl/n265  | NOR2X1  | 0.005 |   6.570 |   15.869 | 
     | u_adder_cntrl/U773/OUT    |   ^   | u_adder_cntrl/n748  | NOR2X1  | 0.534 |   7.104 |   16.403 | 
     | u_adder_cntrl/U384/IN     |   ^   | u_adder_cntrl/n748  | BUF4X   | 0.000 |   7.104 |   16.403 | 
     | u_adder_cntrl/U384/OUT    |   ^   | u_adder_cntrl/n250  | BUF4X   | 0.898 |   8.003 |   17.301 | 
     | u_adder_cntrl/U774/IN     |   ^   | u_adder_cntrl/n250  | INVX4   | 0.004 |   8.006 |   17.305 | 
     | u_adder_cntrl/U774/OUT    |   v   | u_adder_cntrl/n1193 | INVX4   | 0.557 |   8.563 |   17.862 | 
     | u_adder_cntrl/U1158/IN2   |   v   | u_adder_cntrl/n1193 | NAND3X1 | 0.002 |   8.565 |   17.864 | 
     | u_adder_cntrl/U1158/OUT   |   ^   | u_adder_cntrl/n1058 | NAND3X1 | 0.828 |   9.393 |   18.692 | 
     | u_adder_cntrl/U1159/IN3   |   ^   | u_adder_cntrl/n1058 | AOI21   | 0.000 |   9.393 |   18.692 | 
     | u_adder_cntrl/U1159/OUT   |   v   | u_adder_cntrl/n1068 | AOI21   | 1.129 |  10.522 |   19.821 | 
     | u_adder_cntrl/U245/IN     |   v   | u_adder_cntrl/n1068 | INVX1   | 0.000 |  10.522 |   19.821 | 
     | u_adder_cntrl/U245/OUT    |   ^   | u_adder_cntrl/n1069 | INVX1   | 0.874 |  11.396 |   20.695 | 
     | u_adder_cntrl/U170/IN1    |   ^   | u_adder_cntrl/n1069 | AOI22   | 0.000 |  11.396 |   20.695 | 
     | u_adder_cntrl/U170/OUT    |   v   | u_adder_cntrl/n172  | AOI22   | 0.664 |  12.060 |   21.359 | 
     | u_adder_cntrl/U171/IN2    |   v   | u_adder_cntrl/n172  | NAND2X1 | 0.000 |  12.060 |   21.359 | 
     | u_adder_cntrl/U171/OUT    |   ^   | u_adder_cntrl/n1132 | NAND2X1 | 0.704 |  12.764 |   22.063 | 
     | u_adder_cntrl/R_reg_reg/D |   ^   | u_adder_cntrl/n1132 | DFFRX1  | 0.000 |  12.764 |   22.063 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                             |       |            |        |       |  Time   |   Time   | 
     |-----------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                         |   ^   | CLK        |        |       |   0.210 |   -9.089 | 
     | CLK__L1_I0/IN               |   ^   | CLK        | BUF8X  | 0.000 |   0.210 |   -9.089 | 
     | CLK__L1_I0/OUT              |   ^   | CLK__L1_N0 | BUF8X  | 0.478 |   0.688 |   -8.611 | 
     | CLK__L2_I0/IN               |   ^   | CLK__L1_N0 | BUF8X  | 0.003 |   0.691 |   -8.608 | 
     | CLK__L2_I0/OUT              |   ^   | CLK__L2_N0 | BUF8X  | 0.462 |   1.153 |   -8.145 | 
     | CLK__L3_I0/IN               |   ^   | CLK__L2_N0 | BUF8X  | 0.005 |   1.159 |   -8.140 | 
     | CLK__L3_I0/OUT              |   ^   | CLK__L3_N0 | BUF8X  | 0.490 |   1.649 |   -7.650 | 
     | CLK__L4_I0/IN               |   ^   | CLK__L3_N0 | BUF8X  | 0.001 |   1.650 |   -7.649 | 
     | CLK__L4_I0/OUT              |   ^   | CLK__L4_N0 | BUF8X  | 0.483 |   2.133 |   -7.166 | 
     | CLK__L5_I0/IN               |   ^   | CLK__L4_N0 | BUF8X  | 0.004 |   2.138 |   -7.161 | 
     | CLK__L5_I0/OUT              |   ^   | CLK__L5_N0 | BUF8X  | 0.556 |   2.693 |   -6.605 | 
     | u_adder_cntrl/R_reg_reg/CLK |   ^   | CLK__L5_N0 | DFFRX1 | 0.004 |   2.698 |   -6.601 | 
     +----------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin u_mul_cntrl/Multi_datain1_reg_5_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain1_reg_5_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.609
- Setup                         0.672
+ Phase Shift                  20.000
= Required Time                21.937
- Arrival Time                 12.363
= Slack Time                    9.574
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.399
     = Beginpoint Arrival Time            0.599
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |             Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                             |        |       |  Time   |   Time   | 
     |------------------------------------+-------+-----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                        |        |       |   0.599 |   10.173 | 
     | U1792/IN                           |   v   | RSTn                        | INVX4  | 0.000 |   0.599 |   10.173 | 
     | U1792/OUT                          |   ^   | n1795                       | INVX4  | 0.658 |   1.257 |   10.832 | 
     | U1801/IN                           |   ^   | n1795                       | INVX4  | 0.001 |   1.258 |   10.833 | 
     | U1801/OUT                          |   v   | n1794                       | INVX4  | 0.672 |   1.930 |   11.505 | 
     | FE_OFC99_n1795/IN                  |   v   | n1794                       | INVX4  | 0.007 |   1.938 |   11.512 | 
     | FE_OFC99_n1795/OUT                 |   ^   | FE_OFN99_n1795              | INVX4  | 0.715 |   2.653 |   12.227 | 
     | FE_OFC1096_n1795/IN                |   ^   | FE_OFN99_n1795              | INVX1  | 0.005 |   2.658 |   12.232 | 
     | FE_OFC1096_n1795/OUT               |   v   | FE_OFN1096_n1795            | INVX1  | 1.199 |   3.857 |   13.431 | 
     | FE_OFC1097_n1795/IN                |   v   | FE_OFN1096_n1795            | INVX8  | 0.001 |   3.858 |   13.432 | 
     | FE_OFC1097_n1795/OUT               |   ^   | FE_OFN1097_n1795            | INVX8  | 1.209 |   5.067 |   14.641 | 
     | u_mul_cntrl/FE_OFC366_n1794/IN     |   ^   | FE_OFN1097_n1795            | INVX8  | 0.024 |   5.091 |   14.665 | 
     | u_mul_cntrl/FE_OFC366_n1794/OUT    |   v   | u_mul_cntrl/FE_OFN366_n1794 | INVX8  | 0.951 |   6.042 |   15.617 | 
     | u_mul_cntrl/U575/IN1               |   v   | u_mul_cntrl/FE_OFN366_n1794 | NANDX2 | 0.026 |   6.068 |   15.642 | 
     | u_mul_cntrl/U575/OUT               |   ^   | u_mul_cntrl/n349            | NANDX2 | 0.660 |   6.728 |   16.302 | 
     | u_mul_cntrl/U246/IN                |   ^   | u_mul_cntrl/n349            | INVX4  | 0.000 |   6.728 |   16.302 | 
     | u_mul_cntrl/U246/OUT               |   v   | u_mul_cntrl/n491            | INVX4  | 1.061 |   7.789 |   17.363 | 
     | u_mul_cntrl/U895/IN2               |   v   | u_mul_cntrl/n491            | NOR2X1 | 0.001 |   7.790 |   17.364 | 
     | u_mul_cntrl/U895/OUT               |   ^   | u_mul_cntrl/n835            | NOR2X1 | 0.543 |   8.332 |   17.907 | 
     | u_mul_cntrl/FE_OFC488_n835/IN      |   ^   | u_mul_cntrl/n835            | BUF4X  | 0.000 |   8.332 |   17.907 | 
     | u_mul_cntrl/FE_OFC488_n835/OUT     |   ^   | u_mul_cntrl/FE_OFN488_n835  | BUF4X  | 0.731 |   9.063 |   18.638 | 
     | u_mul_cntrl/U896/IN                |   ^   | u_mul_cntrl/FE_OFN488_n835  | INVX1  | 0.003 |   9.066 |   18.640 | 
     | u_mul_cntrl/U896/OUT               |   v   | u_mul_cntrl/n834            | INVX1  | 0.616 |   9.682 |   19.256 | 
     | u_mul_cntrl/U898/IN1               |   v   | u_mul_cntrl/n834            | NOR2X1 | 0.000 |   9.682 |   19.256 | 
     | u_mul_cntrl/U898/OUT               |   ^   | u_mul_cntrl/n851            | NOR2X1 | 0.335 |  10.017 |   19.591 | 
     | u_mul_cntrl/U244/IN                |   ^   | u_mul_cntrl/n851            | BUF4X  | 0.000 |  10.017 |   19.591 | 
     | u_mul_cntrl/U244/OUT               |   ^   | u_mul_cntrl/n115            | BUF4X  | 1.031 |  11.047 |   20.621 | 
     | u_mul_cntrl/U908/IN2               |   ^   | u_mul_cntrl/n115            | AOI22  | 0.016 |  11.063 |   20.637 | 
     | u_mul_cntrl/U908/OUT               |   v   | u_mul_cntrl/n845            | AOI22  | 0.590 |  11.653 |   21.227 | 
     | u_mul_cntrl/U112/IN                |   v   | u_mul_cntrl/n845            | INVX1  | 0.000 |  11.653 |   21.227 | 
     | u_mul_cntrl/U112/OUT               |   ^   | u_mul_cntrl/n133            | INVX1  | 0.710 |  12.363 |   21.937 | 
     | u_mul_cntrl/Multi_datain1_reg_5_/D |   ^   | u_mul_cntrl/n133            | DFFRX1 | 0.000 |  12.363 |   21.937 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                      |       |             |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK         |        |       |   0.210 |   -9.364 | 
     | CLK__L1_I0/IN                        |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -9.364 | 
     | CLK__L1_I0/OUT                       |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -8.886 | 
     | CLK__L2_I0/IN                        |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -8.883 | 
     | CLK__L2_I0/OUT                       |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.154 |   -8.421 | 
     | CLK__L3_I2/IN                        |   ^   | CLK__L2_N0  | BUF8X  | 0.002 |   1.155 |   -8.419 | 
     | CLK__L3_I2/OUT                       |   ^   | CLK__L3_N2  | BUF8X  | 0.450 |   1.606 |   -7.969 | 
     | CLK__L4_I11/IN                       |   ^   | CLK__L3_N2  | BUF8X  | 0.002 |   1.608 |   -7.966 | 
     | CLK__L4_I11/OUT                      |   ^   | CLK__L4_N11 | BUF8X  | 0.464 |   2.072 |   -7.502 | 
     | CLK__L5_I32/IN                       |   ^   | CLK__L4_N11 | BUF8X  | 0.003 |   2.075 |   -7.499 | 
     | CLK__L5_I32/OUT                      |   ^   | CLK__L5_N32 | BUF8X  | 0.533 |   2.608 |   -6.966 | 
     | u_mul_cntrl/Multi_datain1_reg_5_/CLK |   ^   | CLK__L5_N32 | DFFRX1 | 0.001 |   2.609 |   -6.965 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin u_adder_cntrl/S_reg_reg/CLK 
Endpoint:   u_adder_cntrl/S_reg_reg/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                      (^) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.698
- Setup                         0.696
+ Phase Shift                  20.000
= Required Time                22.002
- Arrival Time                 12.423
= Slack Time                    9.579
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.294
     = Beginpoint Arrival Time            0.494
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                           |       |                     |         |       |  Time   |   Time   | 
     |---------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                      |   ^   | RSTn                |         |       |   0.494 |   10.073 | 
     | U1792/IN                  |   ^   | RSTn                | INVX4   | 0.000 |   0.494 |   10.073 | 
     | U1792/OUT                 |   v   | n1795               | INVX4   | 0.609 |   1.103 |   10.682 | 
     | U1801/IN                  |   v   | n1795               | INVX4   | 0.001 |   1.104 |   10.683 | 
     | U1801/OUT                 |   ^   | n1794               | INVX4   | 0.661 |   1.764 |   11.343 | 
     | FE_OFC99_n1795/IN         |   ^   | n1794               | INVX4   | 0.007 |   1.772 |   11.351 | 
     | FE_OFC99_n1795/OUT        |   v   | FE_OFN99_n1795      | INVX4   | 0.720 |   2.492 |   12.071 | 
     | FE_OFC1096_n1795/IN       |   v   | FE_OFN99_n1795      | INVX1   | 0.005 |   2.497 |   12.076 | 
     | FE_OFC1096_n1795/OUT      |   ^   | FE_OFN1096_n1795    | INVX1   | 0.941 |   3.437 |   13.016 | 
     | FE_OFC1097_n1795/IN       |   ^   | FE_OFN1096_n1795    | INVX8   | 0.001 |   3.439 |   13.018 | 
     | FE_OFC1097_n1795/OUT      |   v   | FE_OFN1097_n1795    | INVX8   | 1.074 |   4.513 |   14.092 | 
     | FE_OFC368_n1794/IN        |   v   | FE_OFN1097_n1795    | INVX8   | 0.048 |   4.562 |   14.140 | 
     | FE_OFC368_n1794/OUT       |   ^   | FE_OFN368_n1794     | INVX8   | 0.984 |   5.545 |   15.124 | 
     | u_adder_cntrl/U601/IN     |   ^   | FE_OFN368_n1794     | INVX4   | 0.014 |   5.560 |   15.139 | 
     | u_adder_cntrl/U601/OUT    |   v   | u_adder_cntrl/n265  | INVX4   | 1.005 |   6.565 |   16.144 | 
     | u_adder_cntrl/U773/IN1    |   v   | u_adder_cntrl/n265  | NOR2X1  | 0.005 |   6.571 |   16.149 | 
     | u_adder_cntrl/U773/OUT    |   ^   | u_adder_cntrl/n748  | NOR2X1  | 0.534 |   7.104 |   16.683 | 
     | u_adder_cntrl/U384/IN     |   ^   | u_adder_cntrl/n748  | BUF4X   | 0.000 |   7.104 |   16.683 | 
     | u_adder_cntrl/U384/OUT    |   ^   | u_adder_cntrl/n250  | BUF4X   | 0.898 |   8.003 |   17.582 | 
     | u_adder_cntrl/U774/IN     |   ^   | u_adder_cntrl/n250  | INVX4   | 0.004 |   8.006 |   17.585 | 
     | u_adder_cntrl/U774/OUT    |   v   | u_adder_cntrl/n1193 | INVX4   | 0.557 |   8.563 |   18.142 | 
     | u_adder_cntrl/U1158/IN2   |   v   | u_adder_cntrl/n1193 | NAND3X1 | 0.002 |   8.565 |   18.144 | 
     | u_adder_cntrl/U1158/OUT   |   ^   | u_adder_cntrl/n1058 | NAND3X1 | 0.828 |   9.393 |   18.972 | 
     | u_adder_cntrl/U1159/IN3   |   ^   | u_adder_cntrl/n1058 | AOI21   | 0.000 |   9.393 |   18.972 | 
     | u_adder_cntrl/U1159/OUT   |   v   | u_adder_cntrl/n1068 | AOI21   | 1.129 |  10.522 |   20.101 | 
     | u_adder_cntrl/U75/IN2     |   v   | u_adder_cntrl/n1068 | NAND2X1 | 0.000 |  10.523 |   20.101 | 
     | u_adder_cntrl/U75/OUT     |   ^   | u_adder_cntrl/n64   | NAND2X1 | 0.695 |  11.217 |   20.796 | 
     | u_adder_cntrl/U76/IN4     |   ^   | u_adder_cntrl/n64   | AOI22   | 0.000 |  11.217 |   20.796 | 
     | u_adder_cntrl/U76/OUT     |   v   | u_adder_cntrl/n65   | AOI22   | 0.404 |  11.621 |   21.200 | 
     | u_adder_cntrl/U92/IN1     |   v   | u_adder_cntrl/n65   | NAND2X1 | 0.000 |  11.621 |   21.200 | 
     | u_adder_cntrl/U92/OUT     |   ^   | u_adder_cntrl/n1133 | NAND2X1 | 0.801 |  12.422 |   22.001 | 
     | u_adder_cntrl/S_reg_reg/D |   ^   | u_adder_cntrl/n1133 | DFFRX1  | 0.001 |  12.423 |   22.002 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                             |       |            |        |       |  Time   |   Time   | 
     |-----------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                         |   ^   | CLK        |        |       |   0.210 |   -9.369 | 
     | CLK__L1_I0/IN               |   ^   | CLK        | BUF8X  | 0.000 |   0.210 |   -9.369 | 
     | CLK__L1_I0/OUT              |   ^   | CLK__L1_N0 | BUF8X  | 0.478 |   0.688 |   -8.891 | 
     | CLK__L2_I0/IN               |   ^   | CLK__L1_N0 | BUF8X  | 0.003 |   0.691 |   -8.888 | 
     | CLK__L2_I0/OUT              |   ^   | CLK__L2_N0 | BUF8X  | 0.462 |   1.153 |   -8.425 | 
     | CLK__L3_I0/IN               |   ^   | CLK__L2_N0 | BUF8X  | 0.005 |   1.159 |   -8.420 | 
     | CLK__L3_I0/OUT              |   ^   | CLK__L3_N0 | BUF8X  | 0.490 |   1.649 |   -7.930 | 
     | CLK__L4_I0/IN               |   ^   | CLK__L3_N0 | BUF8X  | 0.001 |   1.650 |   -7.929 | 
     | CLK__L4_I0/OUT              |   ^   | CLK__L4_N0 | BUF8X  | 0.483 |   2.133 |   -7.446 | 
     | CLK__L5_I0/IN               |   ^   | CLK__L4_N0 | BUF8X  | 0.004 |   2.138 |   -7.441 | 
     | CLK__L5_I0/OUT              |   ^   | CLK__L5_N0 | BUF8X  | 0.556 |   2.694 |   -6.885 | 
     | u_adder_cntrl/S_reg_reg/CLK |   ^   | CLK__L5_N0 | DFFRX1 | 0.005 |   2.698 |   -6.881 | 
     +----------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin u_adder_cntrl/Final_Exponent_reg_reg_7_/CLK 
Endpoint:   u_adder_cntrl/Final_Exponent_reg_reg_7_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.717
- Setup                         0.240
+ Phase Shift                  20.000
= Required Time                22.476
- Arrival Time                 12.883
= Slack Time                    9.594
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.399
     = Beginpoint Arrival Time            0.599
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |           Net            |  Cell   | Delay | Arrival | Required | 
     |                                           |       |                          |         |       |  Time   |   Time   | 
     |-------------------------------------------+-------+--------------------------+---------+-------+---------+----------| 
     | RSTn                                      |   v   | RSTn                     |         |       |   0.599 |   10.193 | 
     | U1792/IN                                  |   v   | RSTn                     | INVX4   | 0.000 |   0.599 |   10.193 | 
     | U1792/OUT                                 |   ^   | n1795                    | INVX4   | 0.658 |   1.257 |   10.851 | 
     | U1801/IN                                  |   ^   | n1795                    | INVX4   | 0.001 |   1.258 |   10.852 | 
     | U1801/OUT                                 |   v   | n1794                    | INVX4   | 0.672 |   1.930 |   11.524 | 
     | FE_OFC99_n1795/IN                         |   v   | n1794                    | INVX4   | 0.007 |   1.938 |   11.531 | 
     | FE_OFC99_n1795/OUT                        |   ^   | FE_OFN99_n1795           | INVX4   | 0.715 |   2.653 |   12.246 | 
     | FE_OFC1096_n1795/IN                       |   ^   | FE_OFN99_n1795           | INVX1   | 0.005 |   2.658 |   12.251 | 
     | FE_OFC1096_n1795/OUT                      |   v   | FE_OFN1096_n1795         | INVX1   | 1.199 |   3.857 |   13.450 | 
     | FE_OFC1097_n1795/IN                       |   v   | FE_OFN1096_n1795         | INVX8   | 0.001 |   3.858 |   13.452 | 
     | FE_OFC1097_n1795/OUT                      |   ^   | FE_OFN1097_n1795         | INVX8   | 1.209 |   5.067 |   14.660 | 
     | FE_OFC368_n1794/IN                        |   ^   | FE_OFN1097_n1795         | INVX8   | 0.048 |   5.115 |   14.708 | 
     | FE_OFC368_n1794/OUT                       |   v   | FE_OFN368_n1794          | INVX8   | 0.983 |   6.098 |   15.692 | 
     | u_adder_cntrl/U601/IN                     |   v   | FE_OFN368_n1794          | INVX4   | 0.014 |   6.112 |   15.706 | 
     | u_adder_cntrl/U601/OUT                    |   ^   | u_adder_cntrl/n265       | INVX4   | 1.012 |   7.124 |   16.718 | 
     | u_adder_cntrl/U994/IN1                    |   ^   | u_adder_cntrl/n265       | NOR2X1  | 0.002 |   7.125 |   16.719 | 
     | u_adder_cntrl/U994/OUT                    |   v   | u_adder_cntrl/n843       | NOR2X1  | 1.199 |   8.324 |   17.918 | 
     | u_adder_cntrl/U586/IN1                    |   v   | u_adder_cntrl/n843       | NANDX2  | 0.000 |   8.324 |   17.918 | 
     | u_adder_cntrl/U586/OUT                    |   ^   | u_adder_cntrl/n1071      | NANDX2  | 1.094 |   9.418 |   19.012 | 
     | u_adder_cntrl/U355/IN                     |   ^   | u_adder_cntrl/n1071      | INVX4   | 0.001 |   9.419 |   19.013 | 
     | u_adder_cntrl/U355/OUT                    |   v   | u_adder_cntrl/n745       | INVX4   | 1.274 |  10.693 |   20.287 | 
     | u_adder_cntrl/U585/IN2                    |   v   | u_adder_cntrl/n745       | NAND2X1 | 0.007 |  10.700 |   20.294 | 
     | u_adder_cntrl/U585/OUT                    |   ^   | u_adder_cntrl/n556       | NAND2X1 | 0.895 |  11.595 |   21.189 | 
     | u_adder_cntrl/FE_RC_70_0/IN2              |   ^   | u_adder_cntrl/n556       | NAND2X1 | 0.000 |  11.596 |   21.189 | 
     | u_adder_cntrl/FE_RC_70_0/OUT              |   v   | u_adder_cntrl/FE_RN_58_0 | NAND2X1 | 0.438 |  12.034 |   21.628 | 
     | u_adder_cntrl/FE_RC_69_0/IN3              |   v   | u_adder_cntrl/FE_RN_58_0 | AOI21   | 0.000 |  12.035 |   21.628 | 
     | u_adder_cntrl/FE_RC_69_0/OUT              |   ^   | u_adder_cntrl/FE_RN_57_0 | AOI21   | 0.496 |  12.530 |   22.124 | 
     | u_adder_cntrl/FE_RC_71_0/IN               |   ^   | u_adder_cntrl/FE_RN_57_0 | INVX4   | 0.000 |  12.531 |   22.125 | 
     | u_adder_cntrl/FE_RC_71_0/OUT              |   v   | u_adder_cntrl/n1164      | INVX4   | 0.352 |  12.883 |   22.476 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_7_/D |   v   | u_adder_cntrl/n1164      | DFFRX1  | 0.000 |  12.883 |   22.476 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                             |       |             |        |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK         |        |       |   0.210 |   -9.384 | 
     | CLK__L1_I0/IN                               |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -9.384 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -8.906 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -8.903 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |   -8.440 | 
     | CLK__L3_I1/IN                               |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.159 |   -8.435 | 
     | CLK__L3_I1/OUT                              |   ^   | CLK__L3_N1  | BUF8X  | 0.436 |   1.595 |   -7.998 | 
     | CLK__L4_I10/IN                              |   ^   | CLK__L3_N1  | BUF8X  | 0.001 |   1.596 |   -7.997 | 
     | CLK__L4_I10/OUT                             |   ^   | CLK__L4_N10 | BUF8X  | 0.518 |   2.114 |   -7.479 | 
     | CLK__L5_I26/IN                              |   ^   | CLK__L4_N10 | BUF8X  | 0.015 |   2.129 |   -7.465 | 
     | CLK__L5_I26/OUT                             |   ^   | CLK__L5_N26 | BUF8X  | 0.582 |   2.711 |   -6.883 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_7_/CLK |   ^   | CLK__L5_N26 | DFFRX1 | 0.006 |   2.717 |   -6.877 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin u_adder_cntrl/G_reg_reg/CLK 
Endpoint:   u_adder_cntrl/G_reg_reg/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                      (^) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.695
- Setup                         0.571
+ Phase Shift                  20.000
= Required Time                22.124
- Arrival Time                 12.455
= Slack Time                    9.668
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.294
     = Beginpoint Arrival Time            0.494
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                           |       |                     |         |       |  Time   |   Time   | 
     |---------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                      |   ^   | RSTn                |         |       |   0.494 |   10.163 | 
     | U1792/IN                  |   ^   | RSTn                | INVX4   | 0.000 |   0.494 |   10.163 | 
     | U1792/OUT                 |   v   | n1795               | INVX4   | 0.609 |   1.103 |   10.771 | 
     | U1801/IN                  |   v   | n1795               | INVX4   | 0.001 |   1.104 |   10.772 | 
     | U1801/OUT                 |   ^   | n1794               | INVX4   | 0.661 |   1.764 |   11.433 | 
     | FE_OFC99_n1795/IN         |   ^   | n1794               | INVX4   | 0.007 |   1.772 |   11.440 | 
     | FE_OFC99_n1795/OUT        |   v   | FE_OFN99_n1795      | INVX4   | 0.720 |   2.492 |   12.160 | 
     | FE_OFC1096_n1795/IN       |   v   | FE_OFN99_n1795      | INVX1   | 0.005 |   2.497 |   12.165 | 
     | FE_OFC1096_n1795/OUT      |   ^   | FE_OFN1096_n1795    | INVX1   | 0.941 |   3.437 |   13.106 | 
     | FE_OFC1097_n1795/IN       |   ^   | FE_OFN1096_n1795    | INVX8   | 0.001 |   3.439 |   13.107 | 
     | FE_OFC1097_n1795/OUT      |   v   | FE_OFN1097_n1795    | INVX8   | 1.074 |   4.513 |   14.182 | 
     | FE_OFC368_n1794/IN        |   v   | FE_OFN1097_n1795    | INVX8   | 0.048 |   4.561 |   14.230 | 
     | FE_OFC368_n1794/OUT       |   ^   | FE_OFN368_n1794     | INVX8   | 0.984 |   5.545 |   15.214 | 
     | u_adder_cntrl/U601/IN     |   ^   | FE_OFN368_n1794     | INVX4   | 0.014 |   5.560 |   15.228 | 
     | u_adder_cntrl/U601/OUT    |   v   | u_adder_cntrl/n265  | INVX4   | 1.005 |   6.565 |   16.234 | 
     | u_adder_cntrl/U773/IN1    |   v   | u_adder_cntrl/n265  | NOR2X1  | 0.005 |   6.570 |   16.239 | 
     | u_adder_cntrl/U773/OUT    |   ^   | u_adder_cntrl/n748  | NOR2X1  | 0.534 |   7.104 |   16.773 | 
     | u_adder_cntrl/U384/IN     |   ^   | u_adder_cntrl/n748  | BUF4X   | 0.000 |   7.104 |   16.773 | 
     | u_adder_cntrl/U384/OUT    |   ^   | u_adder_cntrl/n250  | BUF4X   | 0.898 |   8.003 |   17.671 | 
     | u_adder_cntrl/U774/IN     |   ^   | u_adder_cntrl/n250  | INVX4   | 0.004 |   8.006 |   17.675 | 
     | u_adder_cntrl/U774/OUT    |   v   | u_adder_cntrl/n1193 | INVX4   | 0.557 |   8.563 |   18.232 | 
     | u_adder_cntrl/U1158/IN2   |   v   | u_adder_cntrl/n1193 | NAND3X1 | 0.002 |   8.565 |   18.234 | 
     | u_adder_cntrl/U1158/OUT   |   ^   | u_adder_cntrl/n1058 | NAND3X1 | 0.828 |   9.393 |   19.062 | 
     | u_adder_cntrl/U1159/IN3   |   ^   | u_adder_cntrl/n1058 | AOI21   | 0.000 |   9.393 |   19.062 | 
     | u_adder_cntrl/U1159/OUT   |   v   | u_adder_cntrl/n1068 | AOI21   | 1.129 |  10.522 |   20.190 | 
     | u_adder_cntrl/U245/IN     |   v   | u_adder_cntrl/n1068 | INVX1   | 0.000 |  10.522 |   20.191 | 
     | u_adder_cntrl/U245/OUT    |   ^   | u_adder_cntrl/n1069 | INVX1   | 0.874 |  11.396 |   21.065 | 
     | u_adder_cntrl/U1160/IN4   |   ^   | u_adder_cntrl/n1069 | AOI22   | 0.000 |  11.396 |   21.065 | 
     | u_adder_cntrl/U1160/OUT   |   v   | u_adder_cntrl/n1064 | AOI22   | 0.535 |  11.931 |   21.600 | 
     | u_adder_cntrl/U425/IN1    |   v   | u_adder_cntrl/n1064 | NANDX2  | 0.000 |  11.932 |   21.600 | 
     | u_adder_cntrl/U425/OUT    |   ^   | u_adder_cntrl/n1134 | NANDX2  | 0.524 |  12.455 |   22.124 | 
     | u_adder_cntrl/G_reg_reg/D |   ^   | u_adder_cntrl/n1134 | DFFRX1  | 0.000 |  12.455 |   22.124 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                             |       |            |        |       |  Time   |   Time   | 
     |-----------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                         |   ^   | CLK        |        |       |   0.210 |   -9.458 | 
     | CLK__L1_I0/IN               |   ^   | CLK        | BUF8X  | 0.000 |   0.210 |   -9.458 | 
     | CLK__L1_I0/OUT              |   ^   | CLK__L1_N0 | BUF8X  | 0.478 |   0.688 |   -8.981 | 
     | CLK__L2_I0/IN               |   ^   | CLK__L1_N0 | BUF8X  | 0.003 |   0.691 |   -8.977 | 
     | CLK__L2_I0/OUT              |   ^   | CLK__L2_N0 | BUF8X  | 0.462 |   1.154 |   -8.515 | 
     | CLK__L3_I0/IN               |   ^   | CLK__L2_N0 | BUF8X  | 0.005 |   1.159 |   -8.509 | 
     | CLK__L3_I0/OUT              |   ^   | CLK__L3_N0 | BUF8X  | 0.490 |   1.649 |   -8.020 | 
     | CLK__L4_I0/IN               |   ^   | CLK__L3_N0 | BUF8X  | 0.001 |   1.650 |   -8.019 | 
     | CLK__L4_I0/OUT              |   ^   | CLK__L4_N0 | BUF8X  | 0.483 |   2.133 |   -7.535 | 
     | CLK__L5_I0/IN               |   ^   | CLK__L4_N0 | BUF8X  | 0.004 |   2.138 |   -7.531 | 
     | CLK__L5_I0/OUT              |   ^   | CLK__L5_N0 | BUF8X  | 0.556 |   2.694 |   -6.975 | 
     | u_adder_cntrl/G_reg_reg/CLK |   ^   | CLK__L5_N0 | DFFRX1 | 0.002 |   2.695 |   -6.973 | 
     +----------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin u_mul_cntrl/Multi_datain1_reg_4_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain1_reg_4_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.631
- Setup                         0.620
+ Phase Shift                  20.000
= Required Time                22.011
- Arrival Time                 12.305
= Slack Time                    9.706
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.399
     = Beginpoint Arrival Time            0.599
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |             Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                             |        |       |  Time   |   Time   | 
     |------------------------------------+-------+-----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                        |        |       |   0.599 |   10.305 | 
     | U1792/IN                           |   v   | RSTn                        | INVX4  | 0.000 |   0.599 |   10.305 | 
     | U1792/OUT                          |   ^   | n1795                       | INVX4  | 0.658 |   1.257 |   10.963 | 
     | U1801/IN                           |   ^   | n1795                       | INVX4  | 0.001 |   1.258 |   10.964 | 
     | U1801/OUT                          |   v   | n1794                       | INVX4  | 0.672 |   1.930 |   11.636 | 
     | FE_OFC99_n1795/IN                  |   v   | n1794                       | INVX4  | 0.007 |   1.938 |   11.644 | 
     | FE_OFC99_n1795/OUT                 |   ^   | FE_OFN99_n1795              | INVX4  | 0.715 |   2.653 |   12.359 | 
     | FE_OFC1096_n1795/IN                |   ^   | FE_OFN99_n1795              | INVX1  | 0.005 |   2.658 |   12.364 | 
     | FE_OFC1096_n1795/OUT               |   v   | FE_OFN1096_n1795            | INVX1  | 1.199 |   3.857 |   13.563 | 
     | FE_OFC1097_n1795/IN                |   v   | FE_OFN1096_n1795            | INVX8  | 0.001 |   3.858 |   13.564 | 
     | FE_OFC1097_n1795/OUT               |   ^   | FE_OFN1097_n1795            | INVX8  | 1.209 |   5.067 |   14.773 | 
     | u_mul_cntrl/FE_OFC366_n1794/IN     |   ^   | FE_OFN1097_n1795            | INVX8  | 0.024 |   5.091 |   14.797 | 
     | u_mul_cntrl/FE_OFC366_n1794/OUT    |   v   | u_mul_cntrl/FE_OFN366_n1794 | INVX8  | 0.951 |   6.042 |   15.748 | 
     | u_mul_cntrl/U575/IN1               |   v   | u_mul_cntrl/FE_OFN366_n1794 | NANDX2 | 0.026 |   6.068 |   15.774 | 
     | u_mul_cntrl/U575/OUT               |   ^   | u_mul_cntrl/n349            | NANDX2 | 0.660 |   6.728 |   16.434 | 
     | u_mul_cntrl/U246/IN                |   ^   | u_mul_cntrl/n349            | INVX4  | 0.000 |   6.728 |   16.434 | 
     | u_mul_cntrl/U246/OUT               |   v   | u_mul_cntrl/n491            | INVX4  | 1.061 |   7.789 |   17.495 | 
     | u_mul_cntrl/U895/IN2               |   v   | u_mul_cntrl/n491            | NOR2X1 | 0.001 |   7.790 |   17.496 | 
     | u_mul_cntrl/U895/OUT               |   ^   | u_mul_cntrl/n835            | NOR2X1 | 0.543 |   8.332 |   18.038 | 
     | u_mul_cntrl/FE_OFC488_n835/IN      |   ^   | u_mul_cntrl/n835            | BUF4X  | 0.000 |   8.332 |   18.038 | 
     | u_mul_cntrl/FE_OFC488_n835/OUT     |   ^   | u_mul_cntrl/FE_OFN488_n835  | BUF4X  | 0.731 |   9.063 |   18.769 | 
     | u_mul_cntrl/U896/IN                |   ^   | u_mul_cntrl/FE_OFN488_n835  | INVX1  | 0.003 |   9.066 |   18.772 | 
     | u_mul_cntrl/U896/OUT               |   v   | u_mul_cntrl/n834            | INVX1  | 0.616 |   9.682 |   19.388 | 
     | u_mul_cntrl/U898/IN1               |   v   | u_mul_cntrl/n834            | NOR2X1 | 0.000 |   9.682 |   19.388 | 
     | u_mul_cntrl/U898/OUT               |   ^   | u_mul_cntrl/n851            | NOR2X1 | 0.335 |  10.016 |   19.722 | 
     | u_mul_cntrl/U244/IN                |   ^   | u_mul_cntrl/n851            | BUF4X  | 0.000 |  10.016 |   19.722 | 
     | u_mul_cntrl/U244/OUT               |   ^   | u_mul_cntrl/n115            | BUF4X  | 1.031 |  11.047 |   20.753 | 
     | u_mul_cntrl/U909/IN2               |   ^   | u_mul_cntrl/n115            | AOI22  | 0.016 |  11.063 |   20.769 | 
     | u_mul_cntrl/U909/OUT               |   v   | u_mul_cntrl/n846            | AOI22  | 0.597 |  11.660 |   21.366 | 
     | u_mul_cntrl/U111/IN                |   v   | u_mul_cntrl/n846            | INVX1  | 0.000 |  11.660 |   21.366 | 
     | u_mul_cntrl/U111/OUT               |   ^   | u_mul_cntrl/n132            | INVX1  | 0.645 |  12.305 |   22.011 | 
     | u_mul_cntrl/Multi_datain1_reg_4_/D |   ^   | u_mul_cntrl/n132            | DFFRX1 | 0.000 |  12.305 |   22.011 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                      |       |             |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK         |        |       |   0.210 |   -9.496 | 
     | CLK__L1_I0/IN                        |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -9.496 | 
     | CLK__L1_I0/OUT                       |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -9.018 | 
     | CLK__L2_I0/IN                        |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -9.015 | 
     | CLK__L2_I0/OUT                       |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.154 |   -8.552 | 
     | CLK__L3_I2/IN                        |   ^   | CLK__L2_N0  | BUF8X  | 0.002 |   1.155 |   -8.551 | 
     | CLK__L3_I2/OUT                       |   ^   | CLK__L3_N2  | BUF8X  | 0.450 |   1.606 |   -8.100 | 
     | CLK__L4_I11/IN                       |   ^   | CLK__L3_N2  | BUF8X  | 0.002 |   1.608 |   -8.098 | 
     | CLK__L4_I11/OUT                      |   ^   | CLK__L4_N11 | BUF8X  | 0.464 |   2.072 |   -7.634 | 
     | CLK__L5_I31/IN                       |   ^   | CLK__L4_N11 | BUF8X  | 0.003 |   2.075 |   -7.631 | 
     | CLK__L5_I31/OUT                      |   ^   | CLK__L5_N31 | BUF8X  | 0.553 |   2.628 |   -7.077 | 
     | u_mul_cntrl/Multi_datain1_reg_4_/CLK |   ^   | CLK__L5_N31 | DFFRX1 | 0.003 |   2.631 |   -7.075 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin u_mul_cntrl/Multi_datain2_reg_5_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain2_reg_5_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.680
- Setup                         0.653
+ Phase Shift                  20.000
= Required Time                22.026
- Arrival Time                 12.305
= Slack Time                    9.721
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.399
     = Beginpoint Arrival Time            0.599
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |             Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                             |        |       |  Time   |   Time   | 
     |------------------------------------+-------+-----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                        |        |       |   0.599 |   10.320 | 
     | U1792/IN                           |   v   | RSTn                        | INVX4  | 0.000 |   0.599 |   10.320 | 
     | U1792/OUT                          |   ^   | n1795                       | INVX4  | 0.658 |   1.257 |   10.978 | 
     | U1801/IN                           |   ^   | n1795                       | INVX4  | 0.001 |   1.258 |   10.979 | 
     | U1801/OUT                          |   v   | n1794                       | INVX4  | 0.672 |   1.930 |   11.651 | 
     | FE_OFC99_n1795/IN                  |   v   | n1794                       | INVX4  | 0.007 |   1.938 |   11.659 | 
     | FE_OFC99_n1795/OUT                 |   ^   | FE_OFN99_n1795              | INVX4  | 0.715 |   2.653 |   12.374 | 
     | FE_OFC1096_n1795/IN                |   ^   | FE_OFN99_n1795              | INVX1  | 0.005 |   2.658 |   12.379 | 
     | FE_OFC1096_n1795/OUT               |   v   | FE_OFN1096_n1795            | INVX1  | 1.199 |   3.857 |   13.578 | 
     | FE_OFC1097_n1795/IN                |   v   | FE_OFN1096_n1795            | INVX8  | 0.001 |   3.858 |   13.579 | 
     | FE_OFC1097_n1795/OUT               |   ^   | FE_OFN1097_n1795            | INVX8  | 1.209 |   5.067 |   14.788 | 
     | u_mul_cntrl/FE_OFC366_n1794/IN     |   ^   | FE_OFN1097_n1795            | INVX8  | 0.024 |   5.091 |   14.812 | 
     | u_mul_cntrl/FE_OFC366_n1794/OUT    |   v   | u_mul_cntrl/FE_OFN366_n1794 | INVX8  | 0.951 |   6.042 |   15.763 | 
     | u_mul_cntrl/U575/IN1               |   v   | u_mul_cntrl/FE_OFN366_n1794 | NANDX2 | 0.026 |   6.068 |   15.789 | 
     | u_mul_cntrl/U575/OUT               |   ^   | u_mul_cntrl/n349            | NANDX2 | 0.660 |   6.728 |   16.448 | 
     | u_mul_cntrl/U246/IN                |   ^   | u_mul_cntrl/n349            | INVX4  | 0.000 |   6.728 |   16.449 | 
     | u_mul_cntrl/U246/OUT               |   v   | u_mul_cntrl/n491            | INVX4  | 1.061 |   7.789 |   17.510 | 
     | u_mul_cntrl/U895/IN2               |   v   | u_mul_cntrl/n491            | NOR2X1 | 0.001 |   7.790 |   17.511 | 
     | u_mul_cntrl/U895/OUT               |   ^   | u_mul_cntrl/n835            | NOR2X1 | 0.543 |   8.332 |   18.053 | 
     | u_mul_cntrl/FE_OFC488_n835/IN      |   ^   | u_mul_cntrl/n835            | BUF4X  | 0.000 |   8.332 |   18.053 | 
     | u_mul_cntrl/FE_OFC488_n835/OUT     |   ^   | u_mul_cntrl/FE_OFN488_n835  | BUF4X  | 0.731 |   9.063 |   18.784 | 
     | u_mul_cntrl/U896/IN                |   ^   | u_mul_cntrl/FE_OFN488_n835  | INVX1  | 0.003 |   9.066 |   18.787 | 
     | u_mul_cntrl/U896/OUT               |   v   | u_mul_cntrl/n834            | INVX1  | 0.616 |   9.682 |   19.403 | 
     | u_mul_cntrl/U898/IN1               |   v   | u_mul_cntrl/n834            | NOR2X1 | 0.000 |   9.682 |   19.403 | 
     | u_mul_cntrl/U898/OUT               |   ^   | u_mul_cntrl/n851            | NOR2X1 | 0.335 |  10.016 |   19.737 | 
     | u_mul_cntrl/U244/IN                |   ^   | u_mul_cntrl/n851            | BUF4X  | 0.000 |  10.016 |   19.737 | 
     | u_mul_cntrl/U244/OUT               |   ^   | u_mul_cntrl/n115            | BUF4X  | 1.031 |  11.047 |   20.768 | 
     | u_mul_cntrl/U902/IN2               |   ^   | u_mul_cntrl/n115            | AOI22  | 0.010 |  11.057 |   20.778 | 
     | u_mul_cntrl/U902/OUT               |   v   | u_mul_cntrl/n839            | AOI22  | 0.578 |  11.635 |   21.355 | 
     | u_mul_cntrl/U98/IN                 |   v   | u_mul_cntrl/n839            | INVX1  | 0.000 |  11.635 |   21.355 | 
     | u_mul_cntrl/U98/OUT                |   ^   | u_mul_cntrl/n139            | INVX1  | 0.671 |  12.305 |   22.026 | 
     | u_mul_cntrl/Multi_datain2_reg_5_/D |   ^   | u_mul_cntrl/n139            | DFFRX1 | 0.000 |  12.305 |   22.026 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                                      |       |            |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK        |        |       |   0.210 |   -9.511 | 
     | CLK__L1_I0/IN                        |   ^   | CLK        | BUF8X  | 0.000 |   0.210 |   -9.511 | 
     | CLK__L1_I0/OUT                       |   ^   | CLK__L1_N0 | BUF8X  | 0.478 |   0.688 |   -9.033 | 
     | CLK__L2_I0/IN                        |   ^   | CLK__L1_N0 | BUF8X  | 0.003 |   0.691 |   -9.030 | 
     | CLK__L2_I0/OUT                       |   ^   | CLK__L2_N0 | BUF8X  | 0.462 |   1.153 |   -8.567 | 
     | CLK__L3_I0/IN                        |   ^   | CLK__L2_N0 | BUF8X  | 0.005 |   1.159 |   -8.562 | 
     | CLK__L3_I0/OUT                       |   ^   | CLK__L3_N0 | BUF8X  | 0.490 |   1.649 |   -8.072 | 
     | CLK__L4_I3/IN                        |   ^   | CLK__L3_N0 | BUF8X  | 0.001 |   1.649 |   -8.072 | 
     | CLK__L4_I3/OUT                       |   ^   | CLK__L4_N3 | BUF8X  | 0.507 |   2.156 |   -7.565 | 
     | CLK__L5_I4/IN                        |   ^   | CLK__L4_N3 | BUF8X  | 0.009 |   2.165 |   -7.556 | 
     | CLK__L5_I4/OUT                       |   ^   | CLK__L5_N4 | BUF8X  | 0.514 |   2.679 |   -7.042 | 
     | u_mul_cntrl/Multi_datain2_reg_5_/CLK |   ^   | CLK__L5_N4 | DFFRX1 | 0.000 |   2.680 |   -7.041 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin u_adder_cntrl/Final_Exponent_reg_reg_5_/CLK 
Endpoint:   u_adder_cntrl/Final_Exponent_reg_reg_5_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.710
- Setup                         0.455
+ Phase Shift                  20.000
= Required Time                22.255
- Arrival Time                 12.515
= Slack Time                    9.740
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.399
     = Beginpoint Arrival Time            0.599
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                           |       |                     |         |       |  Time   |   Time   | 
     |-------------------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                                      |   v   | RSTn                |         |       |   0.599 |   10.339 | 
     | U1792/IN                                  |   v   | RSTn                | INVX4   | 0.000 |   0.599 |   10.339 | 
     | U1792/OUT                                 |   ^   | n1795               | INVX4   | 0.658 |   1.257 |   10.997 | 
     | U1801/IN                                  |   ^   | n1795               | INVX4   | 0.001 |   1.258 |   10.998 | 
     | U1801/OUT                                 |   v   | n1794               | INVX4   | 0.672 |   1.930 |   11.670 | 
     | FE_OFC99_n1795/IN                         |   v   | n1794               | INVX4   | 0.007 |   1.938 |   11.678 | 
     | FE_OFC99_n1795/OUT                        |   ^   | FE_OFN99_n1795      | INVX4   | 0.715 |   2.653 |   12.392 | 
     | FE_OFC1096_n1795/IN                       |   ^   | FE_OFN99_n1795      | INVX1   | 0.005 |   2.658 |   12.398 | 
     | FE_OFC1096_n1795/OUT                      |   v   | FE_OFN1096_n1795    | INVX1   | 1.199 |   3.857 |   13.596 | 
     | FE_OFC1097_n1795/IN                       |   v   | FE_OFN1096_n1795    | INVX8   | 0.001 |   3.858 |   13.598 | 
     | FE_OFC1097_n1795/OUT                      |   ^   | FE_OFN1097_n1795    | INVX8   | 1.209 |   5.067 |   14.807 | 
     | FE_OFC368_n1794/IN                        |   ^   | FE_OFN1097_n1795    | INVX8   | 0.048 |   5.115 |   14.855 | 
     | FE_OFC368_n1794/OUT                       |   v   | FE_OFN368_n1794     | INVX8   | 0.983 |   6.098 |   15.838 | 
     | u_adder_cntrl/U601/IN                     |   v   | FE_OFN368_n1794     | INVX4   | 0.014 |   6.112 |   15.852 | 
     | u_adder_cntrl/U601/OUT                    |   ^   | u_adder_cntrl/n265  | INVX4   | 1.012 |   7.124 |   16.864 | 
     | u_adder_cntrl/U994/IN1                    |   ^   | u_adder_cntrl/n265  | NOR2X1  | 0.002 |   7.125 |   16.865 | 
     | u_adder_cntrl/U994/OUT                    |   v   | u_adder_cntrl/n843  | NOR2X1  | 1.199 |   8.324 |   18.064 | 
     | u_adder_cntrl/U586/IN1                    |   v   | u_adder_cntrl/n843  | NANDX2  | 0.000 |   8.324 |   18.064 | 
     | u_adder_cntrl/U586/OUT                    |   ^   | u_adder_cntrl/n1071 | NANDX2  | 1.094 |   9.418 |   19.158 | 
     | u_adder_cntrl/U355/IN                     |   ^   | u_adder_cntrl/n1071 | INVX4   | 0.001 |   9.419 |   19.159 | 
     | u_adder_cntrl/U355/OUT                    |   v   | u_adder_cntrl/n745  | INVX4   | 1.274 |  10.693 |   20.433 | 
     | u_adder_cntrl/U615/IN2                    |   v   | u_adder_cntrl/n745  | NAND2X1 | 0.007 |  10.700 |   20.440 | 
     | u_adder_cntrl/U615/OUT                    |   ^   | u_adder_cntrl/n547  | NAND2X1 | 1.060 |  11.760 |   21.500 | 
     | u_adder_cntrl/U787/IN2                    |   ^   | u_adder_cntrl/n547  | NAND3X1 | 0.000 |  11.760 |   21.500 | 
     | u_adder_cntrl/U787/OUT                    |   v   | u_adder_cntrl/n1161 | NAND3X1 | 0.753 |  12.513 |   22.253 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_5_/D |   v   | u_adder_cntrl/n1161 | DFFRX1  | 0.001 |  12.515 |   22.255 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                             |       |             |        |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK         |        |       |   0.210 |   -9.530 | 
     | CLK__L1_I0/IN                               |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -9.530 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -9.052 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -9.049 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |   -8.586 | 
     | CLK__L3_I1/IN                               |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.159 |   -8.581 | 
     | CLK__L3_I1/OUT                              |   ^   | CLK__L3_N1  | BUF8X  | 0.436 |   1.595 |   -8.144 | 
     | CLK__L4_I10/IN                              |   ^   | CLK__L3_N1  | BUF8X  | 0.001 |   1.596 |   -8.143 | 
     | CLK__L4_I10/OUT                             |   ^   | CLK__L4_N10 | BUF8X  | 0.518 |   2.114 |   -7.626 | 
     | CLK__L5_I28/IN                              |   ^   | CLK__L4_N10 | BUF8X  | 0.015 |   2.129 |   -7.611 | 
     | CLK__L5_I28/OUT                             |   ^   | CLK__L5_N28 | BUF8X  | 0.580 |   2.709 |   -7.031 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_5_/CLK |   ^   | CLK__L5_N28 | DFFRX1 | 0.001 |   2.710 |   -7.030 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin u_mul_cntrl/Multi_datain1_reg_2_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain1_reg_2_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.708
- Setup                         0.620
+ Phase Shift                  20.000
= Required Time                22.088
- Arrival Time                 12.316
= Slack Time                    9.772
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.399
     = Beginpoint Arrival Time            0.599
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |             Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                             |        |       |  Time   |   Time   | 
     |------------------------------------+-------+-----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                        |        |       |   0.599 |   10.371 | 
     | U1792/IN                           |   v   | RSTn                        | INVX4  | 0.000 |   0.599 |   10.371 | 
     | U1792/OUT                          |   ^   | n1795                       | INVX4  | 0.658 |   1.257 |   11.029 | 
     | U1801/IN                           |   ^   | n1795                       | INVX4  | 0.001 |   1.258 |   11.030 | 
     | U1801/OUT                          |   v   | n1794                       | INVX4  | 0.672 |   1.931 |   11.702 | 
     | FE_OFC99_n1795/IN                  |   v   | n1794                       | INVX4  | 0.007 |   1.938 |   11.710 | 
     | FE_OFC99_n1795/OUT                 |   ^   | FE_OFN99_n1795              | INVX4  | 0.715 |   2.653 |   12.424 | 
     | FE_OFC1096_n1795/IN                |   ^   | FE_OFN99_n1795              | INVX1  | 0.005 |   2.658 |   12.430 | 
     | FE_OFC1096_n1795/OUT               |   v   | FE_OFN1096_n1795            | INVX1  | 1.199 |   3.857 |   13.628 | 
     | FE_OFC1097_n1795/IN                |   v   | FE_OFN1096_n1795            | INVX8  | 0.001 |   3.858 |   13.630 | 
     | FE_OFC1097_n1795/OUT               |   ^   | FE_OFN1097_n1795            | INVX8  | 1.209 |   5.067 |   14.839 | 
     | u_mul_cntrl/FE_OFC366_n1794/IN     |   ^   | FE_OFN1097_n1795            | INVX8  | 0.024 |   5.091 |   14.863 | 
     | u_mul_cntrl/FE_OFC366_n1794/OUT    |   v   | u_mul_cntrl/FE_OFN366_n1794 | INVX8  | 0.951 |   6.042 |   15.814 | 
     | u_mul_cntrl/U575/IN1               |   v   | u_mul_cntrl/FE_OFN366_n1794 | NANDX2 | 0.026 |   6.068 |   15.840 | 
     | u_mul_cntrl/U575/OUT               |   ^   | u_mul_cntrl/n349            | NANDX2 | 0.660 |   6.728 |   16.499 | 
     | u_mul_cntrl/U246/IN                |   ^   | u_mul_cntrl/n349            | INVX4  | 0.000 |   6.728 |   16.500 | 
     | u_mul_cntrl/U246/OUT               |   v   | u_mul_cntrl/n491            | INVX4  | 1.061 |   7.789 |   17.561 | 
     | u_mul_cntrl/U895/IN2               |   v   | u_mul_cntrl/n491            | NOR2X1 | 0.001 |   7.790 |   17.562 | 
     | u_mul_cntrl/U895/OUT               |   ^   | u_mul_cntrl/n835            | NOR2X1 | 0.543 |   8.332 |   18.104 | 
     | u_mul_cntrl/FE_OFC488_n835/IN      |   ^   | u_mul_cntrl/n835            | BUF4X  | 0.000 |   8.332 |   18.104 | 
     | u_mul_cntrl/FE_OFC488_n835/OUT     |   ^   | u_mul_cntrl/FE_OFN488_n835  | BUF4X  | 0.731 |   9.063 |   18.835 | 
     | u_mul_cntrl/U896/IN                |   ^   | u_mul_cntrl/FE_OFN488_n835  | INVX1  | 0.003 |   9.066 |   18.838 | 
     | u_mul_cntrl/U896/OUT               |   v   | u_mul_cntrl/n834            | INVX1  | 0.616 |   9.682 |   19.454 | 
     | u_mul_cntrl/U898/IN1               |   v   | u_mul_cntrl/n834            | NOR2X1 | 0.000 |   9.682 |   19.454 | 
     | u_mul_cntrl/U898/OUT               |   ^   | u_mul_cntrl/n851            | NOR2X1 | 0.335 |  10.017 |   19.788 | 
     | u_mul_cntrl/U244/IN                |   ^   | u_mul_cntrl/n851            | BUF4X  | 0.000 |  10.017 |   19.788 | 
     | u_mul_cntrl/U244/OUT               |   ^   | u_mul_cntrl/n115            | BUF4X  | 1.031 |  11.047 |   20.819 | 
     | u_mul_cntrl/U911/IN2               |   ^   | u_mul_cntrl/n115            | AOI22  | 0.015 |  11.062 |   20.834 | 
     | u_mul_cntrl/U911/OUT               |   v   | u_mul_cntrl/n848            | AOI22  | 0.599 |  11.661 |   21.433 | 
     | u_mul_cntrl/U107/IN                |   v   | u_mul_cntrl/n848            | INVX1  | 0.000 |  11.661 |   21.433 | 
     | u_mul_cntrl/U107/OUT               |   ^   | u_mul_cntrl/n130            | INVX1  | 0.655 |  12.316 |   22.088 | 
     | u_mul_cntrl/Multi_datain1_reg_2_/D |   ^   | u_mul_cntrl/n130            | DFFRX1 | 0.000 |  12.316 |   22.088 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                      |       |             |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK         |        |       |   0.210 |   -9.562 | 
     | CLK__L1_I0/IN                        |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -9.562 | 
     | CLK__L1_I0/OUT                       |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -9.084 | 
     | CLK__L2_I0/IN                        |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -9.081 | 
     | CLK__L2_I0/OUT                       |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.154 |   -8.618 | 
     | CLK__L3_I2/IN                        |   ^   | CLK__L2_N0  | BUF8X  | 0.002 |   1.155 |   -8.616 | 
     | CLK__L3_I2/OUT                       |   ^   | CLK__L3_N2  | BUF8X  | 0.450 |   1.606 |   -8.166 | 
     | CLK__L4_I13/IN                       |   ^   | CLK__L3_N2  | BUF8X  | 0.002 |   1.608 |   -8.164 | 
     | CLK__L4_I13/OUT                      |   ^   | CLK__L4_N13 | BUF8X  | 0.495 |   2.103 |   -7.669 | 
     | CLK__L5_I42/IN                       |   ^   | CLK__L4_N13 | BUF8X  | 0.006 |   2.109 |   -7.663 | 
     | CLK__L5_I42/OUT                      |   ^   | CLK__L5_N42 | BUF8X  | 0.591 |   2.700 |   -7.072 | 
     | u_mul_cntrl/Multi_datain1_reg_2_/CLK |   ^   | CLK__L5_N42 | DFFRX1 | 0.008 |   2.708 |   -7.064 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin u_mul_cntrl/Multi_datain2_reg_7_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain2_reg_7_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.680
- Setup                         0.636
+ Phase Shift                  20.000
= Required Time                22.044
- Arrival Time                 12.268
= Slack Time                    9.776
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.399
     = Beginpoint Arrival Time            0.599
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |             Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                             |        |       |  Time   |   Time   | 
     |------------------------------------+-------+-----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                        |        |       |   0.599 |   10.375 | 
     | U1792/IN                           |   v   | RSTn                        | INVX4  | 0.000 |   0.599 |   10.375 | 
     | U1792/OUT                          |   ^   | n1795                       | INVX4  | 0.658 |   1.257 |   11.034 | 
     | U1801/IN                           |   ^   | n1795                       | INVX4  | 0.001 |   1.258 |   11.035 | 
     | U1801/OUT                          |   v   | n1794                       | INVX4  | 0.672 |   1.930 |   11.707 | 
     | FE_OFC99_n1795/IN                  |   v   | n1794                       | INVX4  | 0.007 |   1.938 |   11.714 | 
     | FE_OFC99_n1795/OUT                 |   ^   | FE_OFN99_n1795              | INVX4  | 0.715 |   2.653 |   12.429 | 
     | FE_OFC1096_n1795/IN                |   ^   | FE_OFN99_n1795              | INVX1  | 0.005 |   2.658 |   12.434 | 
     | FE_OFC1096_n1795/OUT               |   v   | FE_OFN1096_n1795            | INVX1  | 1.199 |   3.857 |   13.633 | 
     | FE_OFC1097_n1795/IN                |   v   | FE_OFN1096_n1795            | INVX8  | 0.001 |   3.858 |   13.635 | 
     | FE_OFC1097_n1795/OUT               |   ^   | FE_OFN1097_n1795            | INVX8  | 1.209 |   5.067 |   14.843 | 
     | u_mul_cntrl/FE_OFC366_n1794/IN     |   ^   | FE_OFN1097_n1795            | INVX8  | 0.024 |   5.091 |   14.867 | 
     | u_mul_cntrl/FE_OFC366_n1794/OUT    |   v   | u_mul_cntrl/FE_OFN366_n1794 | INVX8  | 0.951 |   6.042 |   15.819 | 
     | u_mul_cntrl/U575/IN1               |   v   | u_mul_cntrl/FE_OFN366_n1794 | NANDX2 | 0.026 |   6.068 |   15.844 | 
     | u_mul_cntrl/U575/OUT               |   ^   | u_mul_cntrl/n349            | NANDX2 | 0.660 |   6.728 |   16.504 | 
     | u_mul_cntrl/U246/IN                |   ^   | u_mul_cntrl/n349            | INVX4  | 0.000 |   6.728 |   16.504 | 
     | u_mul_cntrl/U246/OUT               |   v   | u_mul_cntrl/n491            | INVX4  | 1.061 |   7.789 |   17.565 | 
     | u_mul_cntrl/U895/IN2               |   v   | u_mul_cntrl/n491            | NOR2X1 | 0.001 |   7.790 |   17.566 | 
     | u_mul_cntrl/U895/OUT               |   ^   | u_mul_cntrl/n835            | NOR2X1 | 0.543 |   8.332 |   18.109 | 
     | u_mul_cntrl/FE_OFC488_n835/IN      |   ^   | u_mul_cntrl/n835            | BUF4X  | 0.000 |   8.332 |   18.109 | 
     | u_mul_cntrl/FE_OFC488_n835/OUT     |   ^   | u_mul_cntrl/FE_OFN488_n835  | BUF4X  | 0.731 |   9.063 |   18.840 | 
     | u_mul_cntrl/U896/IN                |   ^   | u_mul_cntrl/FE_OFN488_n835  | INVX1  | 0.003 |   9.066 |   18.842 | 
     | u_mul_cntrl/U896/OUT               |   v   | u_mul_cntrl/n834            | INVX1  | 0.616 |   9.682 |   19.458 | 
     | u_mul_cntrl/U898/IN1               |   v   | u_mul_cntrl/n834            | NOR2X1 | 0.000 |   9.682 |   19.458 | 
     | u_mul_cntrl/U898/OUT               |   ^   | u_mul_cntrl/n851            | NOR2X1 | 0.335 |  10.017 |   19.793 | 
     | u_mul_cntrl/U244/IN                |   ^   | u_mul_cntrl/n851            | BUF4X  | 0.000 |  10.017 |   19.793 | 
     | u_mul_cntrl/U244/OUT               |   ^   | u_mul_cntrl/n115            | BUF4X  | 1.031 |  11.047 |   20.823 | 
     | u_mul_cntrl/U900/IN2               |   ^   | u_mul_cntrl/n115            | AOI22  | 0.011 |  11.058 |   20.834 | 
     | u_mul_cntrl/U900/OUT               |   v   | u_mul_cntrl/n837            | AOI22  | 0.576 |  11.633 |   21.410 | 
     | u_mul_cntrl/U101/IN                |   v   | u_mul_cntrl/n837            | INVX1  | 0.000 |  11.633 |   21.410 | 
     | u_mul_cntrl/U101/OUT               |   ^   | u_mul_cntrl/n141            | INVX1  | 0.634 |  12.267 |   22.044 | 
     | u_mul_cntrl/Multi_datain2_reg_7_/D |   ^   | u_mul_cntrl/n141            | DFFRX1 | 0.000 |  12.268 |   22.044 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                                      |       |            |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK        |        |       |   0.210 |   -9.566 | 
     | CLK__L1_I0/IN                        |   ^   | CLK        | BUF8X  | 0.000 |   0.210 |   -9.566 | 
     | CLK__L1_I0/OUT                       |   ^   | CLK__L1_N0 | BUF8X  | 0.478 |   0.688 |   -9.089 | 
     | CLK__L2_I0/IN                        |   ^   | CLK__L1_N0 | BUF8X  | 0.003 |   0.691 |   -9.085 | 
     | CLK__L2_I0/OUT                       |   ^   | CLK__L2_N0 | BUF8X  | 0.462 |   1.153 |   -8.623 | 
     | CLK__L3_I0/IN                        |   ^   | CLK__L2_N0 | BUF8X  | 0.005 |   1.159 |   -8.617 | 
     | CLK__L3_I0/OUT                       |   ^   | CLK__L3_N0 | BUF8X  | 0.490 |   1.649 |   -8.128 | 
     | CLK__L4_I3/IN                        |   ^   | CLK__L3_N0 | BUF8X  | 0.001 |   1.649 |   -8.127 | 
     | CLK__L4_I3/OUT                       |   ^   | CLK__L4_N3 | BUF8X  | 0.507 |   2.156 |   -7.620 | 
     | CLK__L5_I4/IN                        |   ^   | CLK__L4_N3 | BUF8X  | 0.009 |   2.165 |   -7.611 | 
     | CLK__L5_I4/OUT                       |   ^   | CLK__L5_N4 | BUF8X  | 0.514 |   2.679 |   -7.097 | 
     | u_mul_cntrl/Multi_datain2_reg_7_/CLK |   ^   | CLK__L5_N4 | DFFRX1 | 0.001 |   2.680 |   -7.096 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin u_mul_cntrl/Multi_datain1_reg_1_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain1_reg_1_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.706
- Setup                         0.611
+ Phase Shift                  20.000
= Required Time                22.094
- Arrival Time                 12.308
= Slack Time                    9.786
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.399
     = Beginpoint Arrival Time            0.599
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |             Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                             |        |       |  Time   |   Time   | 
     |------------------------------------+-------+-----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                        |        |       |   0.599 |   10.385 | 
     | U1792/IN                           |   v   | RSTn                        | INVX4  | 0.000 |   0.599 |   10.385 | 
     | U1792/OUT                          |   ^   | n1795                       | INVX4  | 0.658 |   1.257 |   11.044 | 
     | U1801/IN                           |   ^   | n1795                       | INVX4  | 0.001 |   1.258 |   11.045 | 
     | U1801/OUT                          |   v   | n1794                       | INVX4  | 0.672 |   1.930 |   11.717 | 
     | FE_OFC99_n1795/IN                  |   v   | n1794                       | INVX4  | 0.007 |   1.938 |   11.724 | 
     | FE_OFC99_n1795/OUT                 |   ^   | FE_OFN99_n1795              | INVX4  | 0.715 |   2.653 |   12.439 | 
     | FE_OFC1096_n1795/IN                |   ^   | FE_OFN99_n1795              | INVX1  | 0.005 |   2.658 |   12.444 | 
     | FE_OFC1096_n1795/OUT               |   v   | FE_OFN1096_n1795            | INVX1  | 1.199 |   3.857 |   13.643 | 
     | FE_OFC1097_n1795/IN                |   v   | FE_OFN1096_n1795            | INVX8  | 0.001 |   3.858 |   13.644 | 
     | FE_OFC1097_n1795/OUT               |   ^   | FE_OFN1097_n1795            | INVX8  | 1.209 |   5.067 |   14.853 | 
     | u_mul_cntrl/FE_OFC366_n1794/IN     |   ^   | FE_OFN1097_n1795            | INVX8  | 0.024 |   5.091 |   14.877 | 
     | u_mul_cntrl/FE_OFC366_n1794/OUT    |   v   | u_mul_cntrl/FE_OFN366_n1794 | INVX8  | 0.951 |   6.042 |   15.829 | 
     | u_mul_cntrl/U575/IN1               |   v   | u_mul_cntrl/FE_OFN366_n1794 | NANDX2 | 0.026 |   6.068 |   15.854 | 
     | u_mul_cntrl/U575/OUT               |   ^   | u_mul_cntrl/n349            | NANDX2 | 0.660 |   6.728 |   16.514 | 
     | u_mul_cntrl/U246/IN                |   ^   | u_mul_cntrl/n349            | INVX4  | 0.000 |   6.728 |   16.514 | 
     | u_mul_cntrl/U246/OUT               |   v   | u_mul_cntrl/n491            | INVX4  | 1.061 |   7.789 |   17.575 | 
     | u_mul_cntrl/U895/IN2               |   v   | u_mul_cntrl/n491            | NOR2X1 | 0.001 |   7.790 |   17.576 | 
     | u_mul_cntrl/U895/OUT               |   ^   | u_mul_cntrl/n835            | NOR2X1 | 0.543 |   8.332 |   18.119 | 
     | u_mul_cntrl/FE_OFC488_n835/IN      |   ^   | u_mul_cntrl/n835            | BUF4X  | 0.000 |   8.332 |   18.119 | 
     | u_mul_cntrl/FE_OFC488_n835/OUT     |   ^   | u_mul_cntrl/FE_OFN488_n835  | BUF4X  | 0.731 |   9.063 |   18.850 | 
     | u_mul_cntrl/U896/IN                |   ^   | u_mul_cntrl/FE_OFN488_n835  | INVX1  | 0.003 |   9.066 |   18.852 | 
     | u_mul_cntrl/U896/OUT               |   v   | u_mul_cntrl/n834            | INVX1  | 0.616 |   9.682 |   19.468 | 
     | u_mul_cntrl/U898/IN1               |   v   | u_mul_cntrl/n834            | NOR2X1 | 0.000 |   9.682 |   19.468 | 
     | u_mul_cntrl/U898/OUT               |   ^   | u_mul_cntrl/n851            | NOR2X1 | 0.335 |  10.016 |   19.803 | 
     | u_mul_cntrl/U244/IN                |   ^   | u_mul_cntrl/n851            | BUF4X  | 0.000 |  10.016 |   19.803 | 
     | u_mul_cntrl/U244/OUT               |   ^   | u_mul_cntrl/n115            | BUF4X  | 1.031 |  11.047 |   20.833 | 
     | u_mul_cntrl/U912/IN2               |   ^   | u_mul_cntrl/n115            | AOI22  | 0.015 |  11.062 |   20.849 | 
     | u_mul_cntrl/U912/OUT               |   v   | u_mul_cntrl/n849            | AOI22  | 0.590 |  11.652 |   21.438 | 
     | u_mul_cntrl/U100/IN                |   v   | u_mul_cntrl/n849            | INVX1  | 0.000 |  11.652 |   21.438 | 
     | u_mul_cntrl/U100/OUT               |   ^   | u_mul_cntrl/n129            | INVX1  | 0.656 |  12.308 |   22.094 | 
     | u_mul_cntrl/Multi_datain1_reg_1_/D |   ^   | u_mul_cntrl/n129            | DFFRX1 | 0.000 |  12.308 |   22.094 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                      |       |             |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK         |        |       |   0.210 |   -9.576 | 
     | CLK__L1_I0/IN                        |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -9.576 | 
     | CLK__L1_I0/OUT                       |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -9.098 | 
     | CLK__L2_I0/IN                        |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -9.095 | 
     | CLK__L2_I0/OUT                       |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.154 |   -8.633 | 
     | CLK__L3_I2/IN                        |   ^   | CLK__L2_N0  | BUF8X  | 0.002 |   1.155 |   -8.631 | 
     | CLK__L3_I2/OUT                       |   ^   | CLK__L3_N2  | BUF8X  | 0.450 |   1.606 |   -8.181 | 
     | CLK__L4_I13/IN                       |   ^   | CLK__L3_N2  | BUF8X  | 0.002 |   1.608 |   -8.179 | 
     | CLK__L4_I13/OUT                      |   ^   | CLK__L4_N13 | BUF8X  | 0.495 |   2.103 |   -7.683 | 
     | CLK__L5_I42/IN                       |   ^   | CLK__L4_N13 | BUF8X  | 0.006 |   2.109 |   -7.677 | 
     | CLK__L5_I42/OUT                      |   ^   | CLK__L5_N42 | BUF8X  | 0.591 |   2.700 |   -7.086 | 
     | u_mul_cntrl/Multi_datain1_reg_1_/CLK |   ^   | CLK__L5_N42 | DFFRX1 | 0.005 |   2.706 |   -7.081 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin u_mul_cntrl/Multi_datain2_reg_0_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain2_reg_0_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.687
- Setup                         0.622
+ Phase Shift                  20.000
= Required Time                22.066
- Arrival Time                 12.276
= Slack Time                    9.790
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.399
     = Beginpoint Arrival Time            0.599
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |             Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                             |        |       |  Time   |   Time   | 
     |------------------------------------+-------+-----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                        |        |       |   0.599 |   10.389 | 
     | U1792/IN                           |   v   | RSTn                        | INVX4  | 0.000 |   0.599 |   10.389 | 
     | U1792/OUT                          |   ^   | n1795                       | INVX4  | 0.658 |   1.257 |   11.047 | 
     | U1801/IN                           |   ^   | n1795                       | INVX4  | 0.001 |   1.258 |   11.049 | 
     | U1801/OUT                          |   v   | n1794                       | INVX4  | 0.672 |   1.930 |   11.721 | 
     | FE_OFC99_n1795/IN                  |   v   | n1794                       | INVX4  | 0.007 |   1.938 |   11.728 | 
     | FE_OFC99_n1795/OUT                 |   ^   | FE_OFN99_n1795              | INVX4  | 0.715 |   2.653 |   12.443 | 
     | FE_OFC1096_n1795/IN                |   ^   | FE_OFN99_n1795              | INVX1  | 0.005 |   2.658 |   12.448 | 
     | FE_OFC1096_n1795/OUT               |   v   | FE_OFN1096_n1795            | INVX1  | 1.199 |   3.857 |   13.647 | 
     | FE_OFC1097_n1795/IN                |   v   | FE_OFN1096_n1795            | INVX8  | 0.001 |   3.858 |   13.648 | 
     | FE_OFC1097_n1795/OUT               |   ^   | FE_OFN1097_n1795            | INVX8  | 1.209 |   5.067 |   14.857 | 
     | u_mul_cntrl/FE_OFC366_n1794/IN     |   ^   | FE_OFN1097_n1795            | INVX8  | 0.024 |   5.091 |   14.881 | 
     | u_mul_cntrl/FE_OFC366_n1794/OUT    |   v   | u_mul_cntrl/FE_OFN366_n1794 | INVX8  | 0.951 |   6.042 |   15.832 | 
     | u_mul_cntrl/U575/IN1               |   v   | u_mul_cntrl/FE_OFN366_n1794 | NANDX2 | 0.026 |   6.068 |   15.858 | 
     | u_mul_cntrl/U575/OUT               |   ^   | u_mul_cntrl/n349            | NANDX2 | 0.660 |   6.728 |   16.518 | 
     | u_mul_cntrl/U246/IN                |   ^   | u_mul_cntrl/n349            | INVX4  | 0.000 |   6.728 |   16.518 | 
     | u_mul_cntrl/U246/OUT               |   v   | u_mul_cntrl/n491            | INVX4  | 1.061 |   7.789 |   17.579 | 
     | u_mul_cntrl/U895/IN2               |   v   | u_mul_cntrl/n491            | NOR2X1 | 0.001 |   7.790 |   17.580 | 
     | u_mul_cntrl/U895/OUT               |   ^   | u_mul_cntrl/n835            | NOR2X1 | 0.543 |   8.332 |   18.123 | 
     | u_mul_cntrl/FE_OFC488_n835/IN      |   ^   | u_mul_cntrl/n835            | BUF4X  | 0.000 |   8.332 |   18.123 | 
     | u_mul_cntrl/FE_OFC488_n835/OUT     |   ^   | u_mul_cntrl/FE_OFN488_n835  | BUF4X  | 0.731 |   9.063 |   18.853 | 
     | u_mul_cntrl/U896/IN                |   ^   | u_mul_cntrl/FE_OFN488_n835  | INVX1  | 0.003 |   9.066 |   18.856 | 
     | u_mul_cntrl/U896/OUT               |   v   | u_mul_cntrl/n834            | INVX1  | 0.616 |   9.682 |   19.472 | 
     | u_mul_cntrl/U898/IN1               |   v   | u_mul_cntrl/n834            | NOR2X1 | 0.000 |   9.682 |   19.472 | 
     | u_mul_cntrl/U898/OUT               |   ^   | u_mul_cntrl/n851            | NOR2X1 | 0.335 |  10.016 |   19.807 | 
     | u_mul_cntrl/U244/IN                |   ^   | u_mul_cntrl/n851            | BUF4X  | 0.000 |  10.016 |   19.807 | 
     | u_mul_cntrl/U244/OUT               |   ^   | u_mul_cntrl/n115            | BUF4X  | 1.031 |  11.047 |   20.837 | 
     | u_mul_cntrl/U907/IN2               |   ^   | u_mul_cntrl/n115            | AOI22  | 0.013 |  11.060 |   20.850 | 
     | u_mul_cntrl/U907/OUT               |   v   | u_mul_cntrl/n844            | AOI22  | 0.576 |  11.636 |   21.426 | 
     | u_mul_cntrl/U104/IN                |   v   | u_mul_cntrl/n844            | INVX1  | 0.000 |  11.636 |   21.426 | 
     | u_mul_cntrl/U104/OUT               |   ^   | u_mul_cntrl/n134            | INVX1  | 0.639 |  12.275 |   22.066 | 
     | u_mul_cntrl/Multi_datain2_reg_0_/D |   ^   | u_mul_cntrl/n134            | DFFRX1 | 0.000 |  12.276 |   22.066 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                      |       |             |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK         |        |       |   0.210 |   -9.580 | 
     | CLK__L1_I0/IN                        |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -9.580 | 
     | CLK__L1_I0/OUT                       |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -9.102 | 
     | CLK__L2_I0/IN                        |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -9.099 | 
     | CLK__L2_I0/OUT                       |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |   -8.637 | 
     | CLK__L3_I2/IN                        |   ^   | CLK__L2_N0  | BUF8X  | 0.002 |   1.155 |   -8.635 | 
     | CLK__L3_I2/OUT                       |   ^   | CLK__L3_N2  | BUF8X  | 0.450 |   1.606 |   -8.184 | 
     | CLK__L4_I13/IN                       |   ^   | CLK__L3_N2  | BUF8X  | 0.002 |   1.608 |   -8.182 | 
     | CLK__L4_I13/OUT                      |   ^   | CLK__L4_N13 | BUF8X  | 0.495 |   2.103 |   -7.687 | 
     | CLK__L5_I46/IN                       |   ^   | CLK__L4_N13 | BUF8X  | 0.005 |   2.108 |   -7.682 | 
     | CLK__L5_I46/OUT                      |   ^   | CLK__L5_N46 | BUF8X  | 0.572 |   2.680 |   -7.110 | 
     | u_mul_cntrl/Multi_datain2_reg_0_/CLK |   ^   | CLK__L5_N46 | DFFRX1 | 0.007 |   2.687 |   -7.103 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin u_mul_cntrl/Multi_datain2_reg_1_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain2_reg_1_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.687
- Setup                         0.615
+ Phase Shift                  20.000
= Required Time                22.072
- Arrival Time                 12.281
= Slack Time                    9.791
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.399
     = Beginpoint Arrival Time            0.599
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |             Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                             |        |       |  Time   |   Time   | 
     |------------------------------------+-------+-----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                        |        |       |   0.599 |   10.390 | 
     | U1792/IN                           |   v   | RSTn                        | INVX4  | 0.000 |   0.599 |   10.390 | 
     | U1792/OUT                          |   ^   | n1795                       | INVX4  | 0.658 |   1.257 |   11.049 | 
     | U1801/IN                           |   ^   | n1795                       | INVX4  | 0.001 |   1.258 |   11.050 | 
     | U1801/OUT                          |   v   | n1794                       | INVX4  | 0.672 |   1.930 |   11.722 | 
     | FE_OFC99_n1795/IN                  |   v   | n1794                       | INVX4  | 0.007 |   1.938 |   11.729 | 
     | FE_OFC99_n1795/OUT                 |   ^   | FE_OFN99_n1795              | INVX4  | 0.715 |   2.653 |   12.444 | 
     | FE_OFC1096_n1795/IN                |   ^   | FE_OFN99_n1795              | INVX1  | 0.005 |   2.658 |   12.449 | 
     | FE_OFC1096_n1795/OUT               |   v   | FE_OFN1096_n1795            | INVX1  | 1.199 |   3.857 |   13.648 | 
     | FE_OFC1097_n1795/IN                |   v   | FE_OFN1096_n1795            | INVX8  | 0.001 |   3.858 |   13.649 | 
     | FE_OFC1097_n1795/OUT               |   ^   | FE_OFN1097_n1795            | INVX8  | 1.209 |   5.067 |   14.858 | 
     | u_mul_cntrl/FE_OFC366_n1794/IN     |   ^   | FE_OFN1097_n1795            | INVX8  | 0.024 |   5.091 |   14.882 | 
     | u_mul_cntrl/FE_OFC366_n1794/OUT    |   v   | u_mul_cntrl/FE_OFN366_n1794 | INVX8  | 0.951 |   6.042 |   15.833 | 
     | u_mul_cntrl/U575/IN1               |   v   | u_mul_cntrl/FE_OFN366_n1794 | NANDX2 | 0.026 |   6.068 |   15.859 | 
     | u_mul_cntrl/U575/OUT               |   ^   | u_mul_cntrl/n349            | NANDX2 | 0.660 |   6.728 |   16.519 | 
     | u_mul_cntrl/U246/IN                |   ^   | u_mul_cntrl/n349            | INVX4  | 0.000 |   6.728 |   16.519 | 
     | u_mul_cntrl/U246/OUT               |   v   | u_mul_cntrl/n491            | INVX4  | 1.061 |   7.789 |   17.580 | 
     | u_mul_cntrl/U895/IN2               |   v   | u_mul_cntrl/n491            | NOR2X1 | 0.001 |   7.790 |   17.581 | 
     | u_mul_cntrl/U895/OUT               |   ^   | u_mul_cntrl/n835            | NOR2X1 | 0.543 |   8.332 |   18.124 | 
     | u_mul_cntrl/FE_OFC488_n835/IN      |   ^   | u_mul_cntrl/n835            | BUF4X  | 0.000 |   8.332 |   18.124 | 
     | u_mul_cntrl/FE_OFC488_n835/OUT     |   ^   | u_mul_cntrl/FE_OFN488_n835  | BUF4X  | 0.731 |   9.063 |   18.854 | 
     | u_mul_cntrl/U896/IN                |   ^   | u_mul_cntrl/FE_OFN488_n835  | INVX1  | 0.003 |   9.066 |   18.857 | 
     | u_mul_cntrl/U896/OUT               |   v   | u_mul_cntrl/n834            | INVX1  | 0.616 |   9.682 |   19.473 | 
     | u_mul_cntrl/U898/IN1               |   v   | u_mul_cntrl/n834            | NOR2X1 | 0.000 |   9.682 |   19.473 | 
     | u_mul_cntrl/U898/OUT               |   ^   | u_mul_cntrl/n851            | NOR2X1 | 0.335 |  10.016 |   19.808 | 
     | u_mul_cntrl/U244/IN                |   ^   | u_mul_cntrl/n851            | BUF4X  | 0.000 |  10.016 |   19.808 | 
     | u_mul_cntrl/U244/OUT               |   ^   | u_mul_cntrl/n115            | BUF4X  | 1.031 |  11.047 |   20.838 | 
     | u_mul_cntrl/U906/IN2               |   ^   | u_mul_cntrl/n115            | AOI22  | 0.012 |  11.059 |   20.851 | 
     | u_mul_cntrl/U906/OUT               |   v   | u_mul_cntrl/n843            | AOI22  | 0.584 |  11.644 |   21.435 | 
     | u_mul_cntrl/U99/IN                 |   v   | u_mul_cntrl/n843            | INVX1  | 0.000 |  11.644 |   21.435 | 
     | u_mul_cntrl/U99/OUT                |   ^   | u_mul_cntrl/n135            | INVX1  | 0.637 |  12.281 |   22.072 | 
     | u_mul_cntrl/Multi_datain2_reg_1_/D |   ^   | u_mul_cntrl/n135            | DFFRX1 | 0.000 |  12.281 |   22.072 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                      |       |             |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK         |        |       |   0.210 |   -9.581 | 
     | CLK__L1_I0/IN                        |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -9.581 | 
     | CLK__L1_I0/OUT                       |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -9.103 | 
     | CLK__L2_I0/IN                        |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -9.100 | 
     | CLK__L2_I0/OUT                       |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |   -8.638 | 
     | CLK__L3_I2/IN                        |   ^   | CLK__L2_N0  | BUF8X  | 0.002 |   1.155 |   -8.636 | 
     | CLK__L3_I2/OUT                       |   ^   | CLK__L3_N2  | BUF8X  | 0.450 |   1.606 |   -8.186 | 
     | CLK__L4_I13/IN                       |   ^   | CLK__L3_N2  | BUF8X  | 0.002 |   1.608 |   -8.184 | 
     | CLK__L4_I13/OUT                      |   ^   | CLK__L4_N13 | BUF8X  | 0.495 |   2.103 |   -7.688 | 
     | CLK__L5_I46/IN                       |   ^   | CLK__L4_N13 | BUF8X  | 0.005 |   2.108 |   -7.683 | 
     | CLK__L5_I46/OUT                      |   ^   | CLK__L5_N46 | BUF8X  | 0.572 |   2.680 |   -7.111 | 
     | u_mul_cntrl/Multi_datain2_reg_1_/CLK |   ^   | CLK__L5_N46 | DFFRX1 | 0.007 |   2.687 |   -7.104 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin u_mul_cntrl/Multi_datain2_reg_2_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain2_reg_2_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.695
- Setup                         0.614
+ Phase Shift                  20.000
= Required Time                22.081
- Arrival Time                 12.287
= Slack Time                    9.794
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.399
     = Beginpoint Arrival Time            0.599
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |             Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                             |        |       |  Time   |   Time   | 
     |------------------------------------+-------+-----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                        |        |       |   0.599 |   10.393 | 
     | U1792/IN                           |   v   | RSTn                        | INVX4  | 0.000 |   0.599 |   10.393 | 
     | U1792/OUT                          |   ^   | n1795                       | INVX4  | 0.658 |   1.257 |   11.051 | 
     | U1801/IN                           |   ^   | n1795                       | INVX4  | 0.001 |   1.258 |   11.052 | 
     | U1801/OUT                          |   v   | n1794                       | INVX4  | 0.672 |   1.930 |   11.724 | 
     | FE_OFC99_n1795/IN                  |   v   | n1794                       | INVX4  | 0.007 |   1.938 |   11.731 | 
     | FE_OFC99_n1795/OUT                 |   ^   | FE_OFN99_n1795              | INVX4  | 0.715 |   2.653 |   12.446 | 
     | FE_OFC1096_n1795/IN                |   ^   | FE_OFN99_n1795              | INVX1  | 0.005 |   2.658 |   12.451 | 
     | FE_OFC1096_n1795/OUT               |   v   | FE_OFN1096_n1795            | INVX1  | 1.199 |   3.857 |   13.650 | 
     | FE_OFC1097_n1795/IN                |   v   | FE_OFN1096_n1795            | INVX8  | 0.001 |   3.858 |   13.652 | 
     | FE_OFC1097_n1795/OUT               |   ^   | FE_OFN1097_n1795            | INVX8  | 1.209 |   5.067 |   14.860 | 
     | u_mul_cntrl/FE_OFC366_n1794/IN     |   ^   | FE_OFN1097_n1795            | INVX8  | 0.024 |   5.091 |   14.885 | 
     | u_mul_cntrl/FE_OFC366_n1794/OUT    |   v   | u_mul_cntrl/FE_OFN366_n1794 | INVX8  | 0.951 |   6.042 |   15.836 | 
     | u_mul_cntrl/U575/IN1               |   v   | u_mul_cntrl/FE_OFN366_n1794 | NANDX2 | 0.026 |   6.068 |   15.862 | 
     | u_mul_cntrl/U575/OUT               |   ^   | u_mul_cntrl/n349            | NANDX2 | 0.660 |   6.728 |   16.521 | 
     | u_mul_cntrl/U246/IN                |   ^   | u_mul_cntrl/n349            | INVX4  | 0.000 |   6.728 |   16.521 | 
     | u_mul_cntrl/U246/OUT               |   v   | u_mul_cntrl/n491            | INVX4  | 1.061 |   7.789 |   17.582 | 
     | u_mul_cntrl/U895/IN2               |   v   | u_mul_cntrl/n491            | NOR2X1 | 0.001 |   7.790 |   17.584 | 
     | u_mul_cntrl/U895/OUT               |   ^   | u_mul_cntrl/n835            | NOR2X1 | 0.543 |   8.332 |   18.126 | 
     | u_mul_cntrl/FE_OFC488_n835/IN      |   ^   | u_mul_cntrl/n835            | BUF4X  | 0.000 |   8.332 |   18.126 | 
     | u_mul_cntrl/FE_OFC488_n835/OUT     |   ^   | u_mul_cntrl/FE_OFN488_n835  | BUF4X  | 0.731 |   9.063 |   18.857 | 
     | u_mul_cntrl/U896/IN                |   ^   | u_mul_cntrl/FE_OFN488_n835  | INVX1  | 0.003 |   9.066 |   18.860 | 
     | u_mul_cntrl/U896/OUT               |   v   | u_mul_cntrl/n834            | INVX1  | 0.616 |   9.682 |   19.476 | 
     | u_mul_cntrl/U898/IN1               |   v   | u_mul_cntrl/n834            | NOR2X1 | 0.000 |   9.682 |   19.476 | 
     | u_mul_cntrl/U898/OUT               |   ^   | u_mul_cntrl/n851            | NOR2X1 | 0.335 |  10.016 |   19.810 | 
     | u_mul_cntrl/U244/IN                |   ^   | u_mul_cntrl/n851            | BUF4X  | 0.000 |  10.016 |   19.810 | 
     | u_mul_cntrl/U244/OUT               |   ^   | u_mul_cntrl/n115            | BUF4X  | 1.031 |  11.047 |   20.841 | 
     | u_mul_cntrl/U905/IN2               |   ^   | u_mul_cntrl/n115            | AOI22  | 0.011 |  11.058 |   20.852 | 
     | u_mul_cntrl/U905/OUT               |   v   | u_mul_cntrl/n842            | AOI22  | 0.592 |  11.650 |   21.444 | 
     | u_mul_cntrl/U108/IN                |   v   | u_mul_cntrl/n842            | INVX1  | 0.000 |  11.650 |   21.444 | 
     | u_mul_cntrl/U108/OUT               |   ^   | u_mul_cntrl/n136            | INVX1  | 0.637 |  12.287 |   22.081 | 
     | u_mul_cntrl/Multi_datain2_reg_2_/D |   ^   | u_mul_cntrl/n136            | DFFRX1 | 0.000 |  12.287 |   22.081 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                      |       |             |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK         |        |       |   0.210 |   -9.584 | 
     | CLK__L1_I0/IN                        |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -9.584 | 
     | CLK__L1_I0/OUT                       |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -9.106 | 
     | CLK__L2_I0/IN                        |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -9.103 | 
     | CLK__L2_I0/OUT                       |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.154 |   -8.640 | 
     | CLK__L3_I2/IN                        |   ^   | CLK__L2_N0  | BUF8X  | 0.002 |   1.155 |   -8.638 | 
     | CLK__L3_I2/OUT                       |   ^   | CLK__L3_N2  | BUF8X  | 0.450 |   1.606 |   -8.188 | 
     | CLK__L4_I13/IN                       |   ^   | CLK__L3_N2  | BUF8X  | 0.002 |   1.608 |   -8.186 | 
     | CLK__L4_I13/OUT                      |   ^   | CLK__L4_N13 | BUF8X  | 0.495 |   2.103 |   -7.691 | 
     | CLK__L5_I45/IN                       |   ^   | CLK__L4_N13 | BUF8X  | 0.006 |   2.109 |   -7.685 | 
     | CLK__L5_I45/OUT                      |   ^   | CLK__L5_N45 | BUF8X  | 0.578 |   2.687 |   -7.107 | 
     | u_mul_cntrl/Multi_datain2_reg_2_/CLK |   ^   | CLK__L5_N45 | DFFRX1 | 0.008 |   2.695 |   -7.098 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin u_mul_cntrl/Multi_datain2_reg_3_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain2_reg_3_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.680
- Setup                         0.635
+ Phase Shift                  20.000
= Required Time                22.045
- Arrival Time                 12.251
= Slack Time                    9.794
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.399
     = Beginpoint Arrival Time            0.599
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |             Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                             |        |       |  Time   |   Time   | 
     |------------------------------------+-------+-----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                        |        |       |   0.599 |   10.393 | 
     | U1792/IN                           |   v   | RSTn                        | INVX4  | 0.000 |   0.599 |   10.393 | 
     | U1792/OUT                          |   ^   | n1795                       | INVX4  | 0.658 |   1.257 |   11.051 | 
     | U1801/IN                           |   ^   | n1795                       | INVX4  | 0.001 |   1.258 |   11.052 | 
     | U1801/OUT                          |   v   | n1794                       | INVX4  | 0.672 |   1.930 |   11.724 | 
     | FE_OFC99_n1795/IN                  |   v   | n1794                       | INVX4  | 0.007 |   1.938 |   11.732 | 
     | FE_OFC99_n1795/OUT                 |   ^   | FE_OFN99_n1795              | INVX4  | 0.715 |   2.653 |   12.447 | 
     | FE_OFC1096_n1795/IN                |   ^   | FE_OFN99_n1795              | INVX1  | 0.005 |   2.658 |   12.452 | 
     | FE_OFC1096_n1795/OUT               |   v   | FE_OFN1096_n1795            | INVX1  | 1.199 |   3.857 |   13.651 | 
     | FE_OFC1097_n1795/IN                |   v   | FE_OFN1096_n1795            | INVX8  | 0.001 |   3.858 |   13.652 | 
     | FE_OFC1097_n1795/OUT               |   ^   | FE_OFN1097_n1795            | INVX8  | 1.209 |   5.067 |   14.861 | 
     | u_mul_cntrl/FE_OFC366_n1794/IN     |   ^   | FE_OFN1097_n1795            | INVX8  | 0.024 |   5.091 |   14.885 | 
     | u_mul_cntrl/FE_OFC366_n1794/OUT    |   v   | u_mul_cntrl/FE_OFN366_n1794 | INVX8  | 0.951 |   6.042 |   15.836 | 
     | u_mul_cntrl/U575/IN1               |   v   | u_mul_cntrl/FE_OFN366_n1794 | NANDX2 | 0.026 |   6.068 |   15.862 | 
     | u_mul_cntrl/U575/OUT               |   ^   | u_mul_cntrl/n349            | NANDX2 | 0.660 |   6.728 |   16.522 | 
     | u_mul_cntrl/U246/IN                |   ^   | u_mul_cntrl/n349            | INVX4  | 0.000 |   6.728 |   16.522 | 
     | u_mul_cntrl/U246/OUT               |   v   | u_mul_cntrl/n491            | INVX4  | 1.061 |   7.789 |   17.583 | 
     | u_mul_cntrl/U895/IN2               |   v   | u_mul_cntrl/n491            | NOR2X1 | 0.001 |   7.790 |   17.584 | 
     | u_mul_cntrl/U895/OUT               |   ^   | u_mul_cntrl/n835            | NOR2X1 | 0.543 |   8.332 |   18.126 | 
     | u_mul_cntrl/FE_OFC488_n835/IN      |   ^   | u_mul_cntrl/n835            | BUF4X  | 0.000 |   8.332 |   18.126 | 
     | u_mul_cntrl/FE_OFC488_n835/OUT     |   ^   | u_mul_cntrl/FE_OFN488_n835  | BUF4X  | 0.731 |   9.063 |   18.857 | 
     | u_mul_cntrl/U896/IN                |   ^   | u_mul_cntrl/FE_OFN488_n835  | INVX1  | 0.003 |   9.066 |   18.860 | 
     | u_mul_cntrl/U896/OUT               |   v   | u_mul_cntrl/n834            | INVX1  | 0.616 |   9.682 |   19.476 | 
     | u_mul_cntrl/U898/IN1               |   v   | u_mul_cntrl/n834            | NOR2X1 | 0.000 |   9.682 |   19.476 | 
     | u_mul_cntrl/U898/OUT               |   ^   | u_mul_cntrl/n851            | NOR2X1 | 0.335 |  10.016 |   19.810 | 
     | u_mul_cntrl/U244/IN                |   ^   | u_mul_cntrl/n851            | BUF4X  | 0.000 |  10.016 |   19.810 | 
     | u_mul_cntrl/U244/OUT               |   ^   | u_mul_cntrl/n115            | BUF4X  | 1.031 |  11.047 |   20.841 | 
     | u_mul_cntrl/U904/IN2               |   ^   | u_mul_cntrl/n115            | AOI22  | 0.010 |  11.057 |   20.851 | 
     | u_mul_cntrl/U904/OUT               |   v   | u_mul_cntrl/n841            | AOI22  | 0.576 |  11.633 |   21.427 | 
     | u_mul_cntrl/U96/IN                 |   v   | u_mul_cntrl/n841            | INVX1  | 0.000 |  11.633 |   21.427 | 
     | u_mul_cntrl/U96/OUT                |   ^   | u_mul_cntrl/n137            | INVX1  | 0.618 |  12.250 |   22.044 | 
     | u_mul_cntrl/Multi_datain2_reg_3_/D |   ^   | u_mul_cntrl/n137            | DFFRX1 | 0.000 |  12.251 |   22.045 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                                      |       |            |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK        |        |       |   0.210 |   -9.584 | 
     | CLK__L1_I0/IN                        |   ^   | CLK        | BUF8X  | 0.000 |   0.210 |   -9.584 | 
     | CLK__L1_I0/OUT                       |   ^   | CLK__L1_N0 | BUF8X  | 0.478 |   0.688 |   -9.106 | 
     | CLK__L2_I0/IN                        |   ^   | CLK__L1_N0 | BUF8X  | 0.003 |   0.691 |   -9.103 | 
     | CLK__L2_I0/OUT                       |   ^   | CLK__L2_N0 | BUF8X  | 0.462 |   1.154 |   -8.641 | 
     | CLK__L3_I0/IN                        |   ^   | CLK__L2_N0 | BUF8X  | 0.005 |   1.159 |   -8.635 | 
     | CLK__L3_I0/OUT                       |   ^   | CLK__L3_N0 | BUF8X  | 0.490 |   1.649 |   -8.145 | 
     | CLK__L4_I3/IN                        |   ^   | CLK__L3_N0 | BUF8X  | 0.001 |   1.649 |   -8.145 | 
     | CLK__L4_I3/OUT                       |   ^   | CLK__L4_N3 | BUF8X  | 0.507 |   2.156 |   -7.638 | 
     | CLK__L5_I4/IN                        |   ^   | CLK__L4_N3 | BUF8X  | 0.009 |   2.165 |   -7.629 | 
     | CLK__L5_I4/OUT                       |   ^   | CLK__L5_N4 | BUF8X  | 0.514 |   2.679 |   -7.115 | 
     | u_mul_cntrl/Multi_datain2_reg_3_/CLK |   ^   | CLK__L5_N4 | DFFRX1 | 0.000 |   2.680 |   -7.114 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin u_adder_cntrl/Debug_reg_reg_0_/CLK 
Endpoint:   u_adder_cntrl/Debug_reg_reg_0_/D (v) checked with  leading edge of 
'CLK'
Beginpoint: RSTn                             (v) triggered by  leading edge of 
'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.703
- Setup                         0.473
+ Phase Shift                  20.000
= Required Time                22.229
- Arrival Time                 12.435
= Slack Time                    9.794
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.399
     = Beginpoint Arrival Time            0.599
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                     |         |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                             |   v   | RSTn                |         |       |   0.599 |   10.393 | 
     | U1792/IN                         |   v   | RSTn                | INVX4   | 0.000 |   0.599 |   10.393 | 
     | U1792/OUT                        |   ^   | n1795               | INVX4   | 0.658 |   1.257 |   11.052 | 
     | U1801/IN                         |   ^   | n1795               | INVX4   | 0.001 |   1.258 |   11.053 | 
     | U1801/OUT                        |   v   | n1794               | INVX4   | 0.672 |   1.931 |   11.725 | 
     | FE_OFC99_n1795/IN                |   v   | n1794               | INVX4   | 0.007 |   1.938 |   11.732 | 
     | FE_OFC99_n1795/OUT               |   ^   | FE_OFN99_n1795      | INVX4   | 0.715 |   2.653 |   12.447 | 
     | FE_OFC1096_n1795/IN              |   ^   | FE_OFN99_n1795      | INVX1   | 0.005 |   2.658 |   12.452 | 
     | FE_OFC1096_n1795/OUT             |   v   | FE_OFN1096_n1795    | INVX1   | 1.199 |   3.857 |   13.651 | 
     | FE_OFC1097_n1795/IN              |   v   | FE_OFN1096_n1795    | INVX8   | 0.001 |   3.858 |   13.652 | 
     | FE_OFC1097_n1795/OUT             |   ^   | FE_OFN1097_n1795    | INVX8   | 1.209 |   5.067 |   14.861 | 
     | FE_OFC368_n1794/IN               |   ^   | FE_OFN1097_n1795    | INVX8   | 0.048 |   5.115 |   14.909 | 
     | FE_OFC368_n1794/OUT              |   v   | FE_OFN368_n1794     | INVX8   | 0.983 |   6.098 |   15.892 | 
     | u_adder_cntrl/U301/IN1           |   v   | FE_OFN368_n1794     | NAND2X1 | 0.014 |   6.112 |   15.906 | 
     | u_adder_cntrl/U301/OUT           |   ^   | u_adder_cntrl/n1077 | NAND2X1 | 0.910 |   7.021 |   16.815 | 
     | u_adder_cntrl/U292/IN            |   ^   | u_adder_cntrl/n1077 | INVX1   | 0.000 |   7.021 |   16.816 | 
     | u_adder_cntrl/U292/OUT           |   v   | u_adder_cntrl/n273  | INVX1   | 0.707 |   7.729 |   17.523 | 
     | u_adder_cntrl/U471/IN1           |   v   | u_adder_cntrl/n273  | NANDX2  | 0.000 |   7.729 |   17.523 | 
     | u_adder_cntrl/U471/OUT           |   ^   | u_adder_cntrl/n1092 | NANDX2  | 0.912 |   8.641 |   18.435 | 
     | u_adder_cntrl/U463/IN2           |   ^   | u_adder_cntrl/n1092 | NANDX2  | 0.001 |   8.642 |   18.436 | 
     | u_adder_cntrl/U463/OUT           |   v   | u_adder_cntrl/n679  | NANDX2  | 0.648 |   9.290 |   19.084 | 
     | u_adder_cntrl/U259/IN            |   v   | u_adder_cntrl/n679  | INVX1   | 0.000 |   9.290 |   19.084 | 
     | u_adder_cntrl/U259/OUT           |   ^   | u_adder_cntrl/n680  | INVX1   | 0.545 |   9.835 |   19.629 | 
     | u_adder_cntrl/U838/IN3           |   ^   | u_adder_cntrl/n680  | OAI21   | 0.000 |   9.835 |   19.629 | 
     | u_adder_cntrl/U838/OUT           |   v   | u_adder_cntrl/n1117 | OAI21   | 1.000 |  10.835 |   20.629 | 
     | u_adder_cntrl/U841/IN2           |   v   | u_adder_cntrl/n1117 | AOI22   | 0.002 |  10.837 |   20.631 | 
     | u_adder_cntrl/U841/OUT           |   ^   | u_adder_cntrl/n685  | AOI22   | 0.746 |  11.583 |   21.378 | 
     | u_adder_cntrl/U197/IN            |   ^   | u_adder_cntrl/n685  | INVX1   | 0.000 |  11.583 |   21.378 | 
     | u_adder_cntrl/U197/OUT           |   v   | u_adder_cntrl/n118  | INVX1   | 0.852 |  12.435 |   22.229 | 
     | u_adder_cntrl/Debug_reg_reg_0_/D |   v   | u_adder_cntrl/n118  | DFFRX1  | 0.000 |  12.435 |   22.229 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                    |       |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                |   ^   | CLK         |        |       |   0.210 |   -9.584 | 
     | CLK__L1_I0/IN                      |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -9.584 | 
     | CLK__L1_I0/OUT                     |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -9.106 | 
     | CLK__L2_I0/IN                      |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -9.103 | 
     | CLK__L2_I0/OUT                     |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |   -8.641 | 
     | CLK__L3_I0/IN                      |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.159 |   -8.635 | 
     | CLK__L3_I0/OUT                     |   ^   | CLK__L3_N0  | BUF8X  | 0.490 |   1.649 |   -8.145 | 
     | CLK__L4_I5/IN                      |   ^   | CLK__L3_N0  | BUF8X  | 0.001 |   1.650 |   -8.145 | 
     | CLK__L4_I5/OUT                     |   ^   | CLK__L4_N5  | BUF8X  | 0.513 |   2.163 |   -7.631 | 
     | CLK__L5_I12/IN                     |   ^   | CLK__L4_N5  | BUF8X  | 0.009 |   2.172 |   -7.622 | 
     | CLK__L5_I12/OUT                    |   ^   | CLK__L5_N12 | BUF8X  | 0.530 |   2.702 |   -7.092 | 
     | u_adder_cntrl/Debug_reg_reg_0_/CLK |   ^   | CLK__L5_N12 | DFFRX1 | 0.001 |   2.703 |   -7.091 | 
     +------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin u_mul_cntrl/Multi_datain2_reg_4_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain2_reg_4_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.700
- Setup                         0.631
+ Phase Shift                  20.000
= Required Time                22.069
- Arrival Time                 12.270
= Slack Time                    9.799
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.399
     = Beginpoint Arrival Time            0.599
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |             Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                             |        |       |  Time   |   Time   | 
     |------------------------------------+-------+-----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                        |        |       |   0.599 |   10.398 | 
     | U1792/IN                           |   v   | RSTn                        | INVX4  | 0.000 |   0.599 |   10.398 | 
     | U1792/OUT                          |   ^   | n1795                       | INVX4  | 0.658 |   1.257 |   11.057 | 
     | U1801/IN                           |   ^   | n1795                       | INVX4  | 0.001 |   1.258 |   11.058 | 
     | U1801/OUT                          |   v   | n1794                       | INVX4  | 0.672 |   1.930 |   11.730 | 
     | FE_OFC99_n1795/IN                  |   v   | n1794                       | INVX4  | 0.007 |   1.938 |   11.737 | 
     | FE_OFC99_n1795/OUT                 |   ^   | FE_OFN99_n1795              | INVX4  | 0.715 |   2.653 |   12.452 | 
     | FE_OFC1096_n1795/IN                |   ^   | FE_OFN99_n1795              | INVX1  | 0.005 |   2.658 |   12.457 | 
     | FE_OFC1096_n1795/OUT               |   v   | FE_OFN1096_n1795            | INVX1  | 1.199 |   3.857 |   13.656 | 
     | FE_OFC1097_n1795/IN                |   v   | FE_OFN1096_n1795            | INVX8  | 0.001 |   3.858 |   13.657 | 
     | FE_OFC1097_n1795/OUT               |   ^   | FE_OFN1097_n1795            | INVX8  | 1.209 |   5.067 |   14.866 | 
     | u_mul_cntrl/FE_OFC366_n1794/IN     |   ^   | FE_OFN1097_n1795            | INVX8  | 0.024 |   5.091 |   14.890 | 
     | u_mul_cntrl/FE_OFC366_n1794/OUT    |   v   | u_mul_cntrl/FE_OFN366_n1794 | INVX8  | 0.951 |   6.042 |   15.842 | 
     | u_mul_cntrl/U575/IN1               |   v   | u_mul_cntrl/FE_OFN366_n1794 | NANDX2 | 0.026 |   6.068 |   15.867 | 
     | u_mul_cntrl/U575/OUT               |   ^   | u_mul_cntrl/n349            | NANDX2 | 0.660 |   6.728 |   16.527 | 
     | u_mul_cntrl/U246/IN                |   ^   | u_mul_cntrl/n349            | INVX4  | 0.000 |   6.728 |   16.527 | 
     | u_mul_cntrl/U246/OUT               |   v   | u_mul_cntrl/n491            | INVX4  | 1.061 |   7.789 |   17.588 | 
     | u_mul_cntrl/U895/IN2               |   v   | u_mul_cntrl/n491            | NOR2X1 | 0.001 |   7.790 |   17.589 | 
     | u_mul_cntrl/U895/OUT               |   ^   | u_mul_cntrl/n835            | NOR2X1 | 0.543 |   8.332 |   18.132 | 
     | u_mul_cntrl/FE_OFC488_n835/IN      |   ^   | u_mul_cntrl/n835            | BUF4X  | 0.000 |   8.332 |   18.132 | 
     | u_mul_cntrl/FE_OFC488_n835/OUT     |   ^   | u_mul_cntrl/FE_OFN488_n835  | BUF4X  | 0.731 |   9.063 |   18.863 | 
     | u_mul_cntrl/U896/IN                |   ^   | u_mul_cntrl/FE_OFN488_n835  | INVX1  | 0.003 |   9.066 |   18.865 | 
     | u_mul_cntrl/U896/OUT               |   v   | u_mul_cntrl/n834            | INVX1  | 0.616 |   9.682 |   19.481 | 
     | u_mul_cntrl/U898/IN1               |   v   | u_mul_cntrl/n834            | NOR2X1 | 0.000 |   9.682 |   19.481 | 
     | u_mul_cntrl/U898/OUT               |   ^   | u_mul_cntrl/n851            | NOR2X1 | 0.335 |  10.016 |   19.816 | 
     | u_mul_cntrl/U244/IN                |   ^   | u_mul_cntrl/n851            | BUF4X  | 0.000 |  10.016 |   19.816 | 
     | u_mul_cntrl/U244/OUT               |   ^   | u_mul_cntrl/n115            | BUF4X  | 1.031 |  11.047 |   20.846 | 
     | u_mul_cntrl/U903/IN2               |   ^   | u_mul_cntrl/n115            | AOI22  | 0.008 |  11.055 |   20.855 | 
     | u_mul_cntrl/U903/OUT               |   v   | u_mul_cntrl/n840            | AOI22  | 0.576 |  11.631 |   21.430 | 
     | u_mul_cntrl/U105/IN                |   v   | u_mul_cntrl/n840            | INVX1  | 0.000 |  11.631 |   21.430 | 
     | u_mul_cntrl/U105/OUT               |   ^   | u_mul_cntrl/n138            | INVX1  | 0.639 |  12.270 |   22.069 | 
     | u_mul_cntrl/Multi_datain2_reg_4_/D |   ^   | u_mul_cntrl/n138            | DFFRX1 | 0.000 |  12.270 |   22.069 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                                      |       |            |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK        |        |       |   0.210 |   -9.589 | 
     | CLK__L1_I0/IN                        |   ^   | CLK        | BUF8X  | 0.000 |   0.210 |   -9.589 | 
     | CLK__L1_I0/OUT                       |   ^   | CLK__L1_N0 | BUF8X  | 0.478 |   0.688 |   -9.112 | 
     | CLK__L2_I0/IN                        |   ^   | CLK__L1_N0 | BUF8X  | 0.003 |   0.691 |   -9.108 | 
     | CLK__L2_I0/OUT                       |   ^   | CLK__L2_N0 | BUF8X  | 0.462 |   1.153 |   -8.646 | 
     | CLK__L3_I0/IN                        |   ^   | CLK__L2_N0 | BUF8X  | 0.005 |   1.159 |   -8.640 | 
     | CLK__L3_I0/OUT                       |   ^   | CLK__L3_N0 | BUF8X  | 0.490 |   1.649 |   -8.151 | 
     | CLK__L4_I3/IN                        |   ^   | CLK__L3_N0 | BUF8X  | 0.001 |   1.649 |   -8.150 | 
     | CLK__L4_I3/OUT                       |   ^   | CLK__L4_N3 | BUF8X  | 0.507 |   2.156 |   -7.643 | 
     | CLK__L5_I5/IN                        |   ^   | CLK__L4_N3 | BUF8X  | 0.009 |   2.165 |   -7.634 | 
     | CLK__L5_I5/OUT                       |   ^   | CLK__L5_N5 | BUF8X  | 0.534 |   2.699 |   -7.100 | 
     | u_mul_cntrl/Multi_datain2_reg_4_/CLK |   ^   | CLK__L5_N5 | DFFRX1 | 0.001 |   2.700 |   -7.099 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin u_mul_cntrl/Multi_datain1_reg_0_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain1_reg_0_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.706
- Setup                         0.604
+ Phase Shift                  20.000
= Required Time                22.101
- Arrival Time                 12.279
= Slack Time                    9.822
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.399
     = Beginpoint Arrival Time            0.599
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |             Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                             |        |       |  Time   |   Time   | 
     |------------------------------------+-------+-----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                        |        |       |   0.599 |   10.421 | 
     | U1792/IN                           |   v   | RSTn                        | INVX4  | 0.000 |   0.599 |   10.421 | 
     | U1792/OUT                          |   ^   | n1795                       | INVX4  | 0.658 |   1.257 |   11.080 | 
     | U1801/IN                           |   ^   | n1795                       | INVX4  | 0.001 |   1.258 |   11.081 | 
     | U1801/OUT                          |   v   | n1794                       | INVX4  | 0.672 |   1.931 |   11.753 | 
     | FE_OFC99_n1795/IN                  |   v   | n1794                       | INVX4  | 0.007 |   1.938 |   11.760 | 
     | FE_OFC99_n1795/OUT                 |   ^   | FE_OFN99_n1795              | INVX4  | 0.715 |   2.653 |   12.475 | 
     | FE_OFC1096_n1795/IN                |   ^   | FE_OFN99_n1795              | INVX1  | 0.005 |   2.658 |   12.480 | 
     | FE_OFC1096_n1795/OUT               |   v   | FE_OFN1096_n1795            | INVX1  | 1.199 |   3.857 |   13.679 | 
     | FE_OFC1097_n1795/IN                |   v   | FE_OFN1096_n1795            | INVX8  | 0.001 |   3.858 |   13.681 | 
     | FE_OFC1097_n1795/OUT               |   ^   | FE_OFN1097_n1795            | INVX8  | 1.209 |   5.067 |   14.889 | 
     | u_mul_cntrl/FE_OFC366_n1794/IN     |   ^   | FE_OFN1097_n1795            | INVX8  | 0.024 |   5.091 |   14.913 | 
     | u_mul_cntrl/FE_OFC366_n1794/OUT    |   v   | u_mul_cntrl/FE_OFN366_n1794 | INVX8  | 0.951 |   6.042 |   15.865 | 
     | u_mul_cntrl/U575/IN1               |   v   | u_mul_cntrl/FE_OFN366_n1794 | NANDX2 | 0.026 |   6.068 |   15.890 | 
     | u_mul_cntrl/U575/OUT               |   ^   | u_mul_cntrl/n349            | NANDX2 | 0.660 |   6.728 |   16.550 | 
     | u_mul_cntrl/U246/IN                |   ^   | u_mul_cntrl/n349            | INVX4  | 0.000 |   6.728 |   16.550 | 
     | u_mul_cntrl/U246/OUT               |   v   | u_mul_cntrl/n491            | INVX4  | 1.061 |   7.789 |   17.611 | 
     | u_mul_cntrl/U895/IN2               |   v   | u_mul_cntrl/n491            | NOR2X1 | 0.001 |   7.790 |   17.612 | 
     | u_mul_cntrl/U895/OUT               |   ^   | u_mul_cntrl/n835            | NOR2X1 | 0.543 |   8.332 |   18.155 | 
     | u_mul_cntrl/FE_OFC488_n835/IN      |   ^   | u_mul_cntrl/n835            | BUF4X  | 0.000 |   8.332 |   18.155 | 
     | u_mul_cntrl/FE_OFC488_n835/OUT     |   ^   | u_mul_cntrl/FE_OFN488_n835  | BUF4X  | 0.731 |   9.063 |   18.886 | 
     | u_mul_cntrl/U896/IN                |   ^   | u_mul_cntrl/FE_OFN488_n835  | INVX1  | 0.003 |   9.066 |   18.888 | 
     | u_mul_cntrl/U896/OUT               |   v   | u_mul_cntrl/n834            | INVX1  | 0.616 |   9.682 |   19.504 | 
     | u_mul_cntrl/U898/IN1               |   v   | u_mul_cntrl/n834            | NOR2X1 | 0.000 |   9.682 |   19.504 | 
     | u_mul_cntrl/U898/OUT               |   ^   | u_mul_cntrl/n851            | NOR2X1 | 0.335 |  10.017 |   19.839 | 
     | u_mul_cntrl/U244/IN                |   ^   | u_mul_cntrl/n851            | BUF4X  | 0.000 |  10.017 |   19.839 | 
     | u_mul_cntrl/U244/OUT               |   ^   | u_mul_cntrl/n115            | BUF4X  | 1.031 |  11.047 |   20.869 | 
     | u_mul_cntrl/U913/IN2               |   ^   | u_mul_cntrl/n115            | AOI22  | 0.014 |  11.061 |   20.883 | 
     | u_mul_cntrl/U913/OUT               |   v   | u_mul_cntrl/n852            | AOI22  | 0.599 |  11.660 |   21.482 | 
     | u_mul_cntrl/U106/IN                |   v   | u_mul_cntrl/n852            | INVX1  | 0.000 |  11.660 |   21.482 | 
     | u_mul_cntrl/U106/OUT               |   ^   | u_mul_cntrl/n128            | INVX1  | 0.620 |  12.279 |   22.101 | 
     | u_mul_cntrl/Multi_datain1_reg_0_/D |   ^   | u_mul_cntrl/n128            | DFFRX1 | 0.000 |  12.279 |   22.101 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                      |       |             |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK         |        |       |   0.210 |   -9.612 | 
     | CLK__L1_I0/IN                        |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -9.612 | 
     | CLK__L1_I0/OUT                       |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -9.135 | 
     | CLK__L2_I0/IN                        |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -9.131 | 
     | CLK__L2_I0/OUT                       |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |   -8.669 | 
     | CLK__L3_I2/IN                        |   ^   | CLK__L2_N0  | BUF8X  | 0.002 |   1.155 |   -8.667 | 
     | CLK__L3_I2/OUT                       |   ^   | CLK__L3_N2  | BUF8X  | 0.450 |   1.606 |   -8.217 | 
     | CLK__L4_I13/IN                       |   ^   | CLK__L3_N2  | BUF8X  | 0.002 |   1.608 |   -8.215 | 
     | CLK__L4_I13/OUT                      |   ^   | CLK__L4_N13 | BUF8X  | 0.495 |   2.103 |   -7.719 | 
     | CLK__L5_I43/IN                       |   ^   | CLK__L4_N13 | BUF8X  | 0.006 |   2.109 |   -7.713 | 
     | CLK__L5_I43/OUT                      |   ^   | CLK__L5_N43 | BUF8X  | 0.592 |   2.701 |   -7.121 | 
     | u_mul_cntrl/Multi_datain1_reg_0_/CLK |   ^   | CLK__L5_N43 | DFFRX1 | 0.004 |   2.706 |   -7.116 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin u_mul_cntrl/Multi_datain1_reg_3_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain1_reg_3_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.702
- Setup                         0.609
+ Phase Shift                  20.000
= Required Time                22.093
- Arrival Time                 12.265
= Slack Time                    9.827
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.399
     = Beginpoint Arrival Time            0.599
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |             Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                             |        |       |  Time   |   Time   | 
     |------------------------------------+-------+-----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                        |        |       |   0.599 |   10.426 | 
     | U1792/IN                           |   v   | RSTn                        | INVX4  | 0.000 |   0.599 |   10.426 | 
     | U1792/OUT                          |   ^   | n1795                       | INVX4  | 0.658 |   1.257 |   11.085 | 
     | U1801/IN                           |   ^   | n1795                       | INVX4  | 0.001 |   1.258 |   11.086 | 
     | U1801/OUT                          |   v   | n1794                       | INVX4  | 0.672 |   1.931 |   11.758 | 
     | FE_OFC99_n1795/IN                  |   v   | n1794                       | INVX4  | 0.007 |   1.938 |   11.765 | 
     | FE_OFC99_n1795/OUT                 |   ^   | FE_OFN99_n1795              | INVX4  | 0.715 |   2.653 |   12.480 | 
     | FE_OFC1096_n1795/IN                |   ^   | FE_OFN99_n1795              | INVX1  | 0.005 |   2.658 |   12.485 | 
     | FE_OFC1096_n1795/OUT               |   v   | FE_OFN1096_n1795            | INVX1  | 1.199 |   3.857 |   13.684 | 
     | FE_OFC1097_n1795/IN                |   v   | FE_OFN1096_n1795            | INVX8  | 0.001 |   3.858 |   13.686 | 
     | FE_OFC1097_n1795/OUT               |   ^   | FE_OFN1097_n1795            | INVX8  | 1.209 |   5.067 |   14.894 | 
     | u_mul_cntrl/FE_OFC366_n1794/IN     |   ^   | FE_OFN1097_n1795            | INVX8  | 0.024 |   5.091 |   14.918 | 
     | u_mul_cntrl/FE_OFC366_n1794/OUT    |   v   | u_mul_cntrl/FE_OFN366_n1794 | INVX8  | 0.951 |   6.042 |   15.870 | 
     | u_mul_cntrl/U575/IN1               |   v   | u_mul_cntrl/FE_OFN366_n1794 | NANDX2 | 0.026 |   6.068 |   15.895 | 
     | u_mul_cntrl/U575/OUT               |   ^   | u_mul_cntrl/n349            | NANDX2 | 0.660 |   6.728 |   16.555 | 
     | u_mul_cntrl/U246/IN                |   ^   | u_mul_cntrl/n349            | INVX4  | 0.000 |   6.728 |   16.555 | 
     | u_mul_cntrl/U246/OUT               |   v   | u_mul_cntrl/n491            | INVX4  | 1.061 |   7.789 |   17.616 | 
     | u_mul_cntrl/U895/IN2               |   v   | u_mul_cntrl/n491            | NOR2X1 | 0.001 |   7.790 |   17.617 | 
     | u_mul_cntrl/U895/OUT               |   ^   | u_mul_cntrl/n835            | NOR2X1 | 0.543 |   8.332 |   18.160 | 
     | u_mul_cntrl/FE_OFC488_n835/IN      |   ^   | u_mul_cntrl/n835            | BUF4X  | 0.000 |   8.332 |   18.160 | 
     | u_mul_cntrl/FE_OFC488_n835/OUT     |   ^   | u_mul_cntrl/FE_OFN488_n835  | BUF4X  | 0.731 |   9.063 |   18.891 | 
     | u_mul_cntrl/U896/IN                |   ^   | u_mul_cntrl/FE_OFN488_n835  | INVX1  | 0.003 |   9.066 |   18.893 | 
     | u_mul_cntrl/U896/OUT               |   v   | u_mul_cntrl/n834            | INVX1  | 0.616 |   9.682 |   19.509 | 
     | u_mul_cntrl/U898/IN1               |   v   | u_mul_cntrl/n834            | NOR2X1 | 0.000 |   9.682 |   19.509 | 
     | u_mul_cntrl/U898/OUT               |   ^   | u_mul_cntrl/n851            | NOR2X1 | 0.335 |  10.017 |   19.844 | 
     | u_mul_cntrl/U244/IN                |   ^   | u_mul_cntrl/n851            | BUF4X  | 0.000 |  10.017 |   19.844 | 
     | u_mul_cntrl/U244/OUT               |   ^   | u_mul_cntrl/n115            | BUF4X  | 1.031 |  11.047 |   20.875 | 
     | u_mul_cntrl/U910/IN2               |   ^   | u_mul_cntrl/n115            | AOI22  | 0.016 |  11.063 |   20.890 | 
     | u_mul_cntrl/U910/OUT               |   v   | u_mul_cntrl/n847            | AOI22  | 0.579 |  11.642 |   21.469 | 
     | u_mul_cntrl/U103/IN                |   v   | u_mul_cntrl/n847            | INVX1  | 0.000 |  11.642 |   21.469 | 
     | u_mul_cntrl/U103/OUT               |   ^   | u_mul_cntrl/n131            | INVX1  | 0.624 |  12.265 |   22.093 | 
     | u_mul_cntrl/Multi_datain1_reg_3_/D |   ^   | u_mul_cntrl/n131            | DFFRX1 | 0.000 |  12.265 |   22.093 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                      |       |             |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK         |        |       |   0.210 |   -9.617 | 
     | CLK__L1_I0/IN                        |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -9.617 | 
     | CLK__L1_I0/OUT                       |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -9.140 | 
     | CLK__L2_I0/IN                        |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -9.136 | 
     | CLK__L2_I0/OUT                       |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |   -8.674 | 
     | CLK__L3_I2/IN                        |   ^   | CLK__L2_N0  | BUF8X  | 0.002 |   1.155 |   -8.672 | 
     | CLK__L3_I2/OUT                       |   ^   | CLK__L3_N2  | BUF8X  | 0.450 |   1.606 |   -8.222 | 
     | CLK__L4_I13/IN                       |   ^   | CLK__L3_N2  | BUF8X  | 0.002 |   1.608 |   -8.220 | 
     | CLK__L4_I13/OUT                      |   ^   | CLK__L4_N13 | BUF8X  | 0.495 |   2.103 |   -7.724 | 
     | CLK__L5_I43/IN                       |   ^   | CLK__L4_N13 | BUF8X  | 0.006 |   2.109 |   -7.718 | 
     | CLK__L5_I43/OUT                      |   ^   | CLK__L5_N43 | BUF8X  | 0.592 |   2.701 |   -7.126 | 
     | u_mul_cntrl/Multi_datain1_reg_3_/CLK |   ^   | CLK__L5_N43 | DFFRX1 | 0.001 |   2.702 |   -7.125 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin u_mul_cntrl/Multi_datain2_reg_6_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain2_reg_6_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.727
- Setup                         0.621
+ Phase Shift                  20.000
= Required Time                22.106
- Arrival Time                 12.274
= Slack Time                    9.832
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.399
     = Beginpoint Arrival Time            0.599
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |             Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                             |        |       |  Time   |   Time   | 
     |------------------------------------+-------+-----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                        |        |       |   0.599 |   10.431 | 
     | U1792/IN                           |   v   | RSTn                        | INVX4  | 0.000 |   0.599 |   10.432 | 
     | U1792/OUT                          |   ^   | n1795                       | INVX4  | 0.658 |   1.257 |   11.090 | 
     | U1801/IN                           |   ^   | n1795                       | INVX4  | 0.001 |   1.258 |   11.091 | 
     | U1801/OUT                          |   v   | n1794                       | INVX4  | 0.672 |   1.931 |   11.763 | 
     | FE_OFC99_n1795/IN                  |   v   | n1794                       | INVX4  | 0.007 |   1.938 |   11.770 | 
     | FE_OFC99_n1795/OUT                 |   ^   | FE_OFN99_n1795              | INVX4  | 0.715 |   2.653 |   12.485 | 
     | FE_OFC1096_n1795/IN                |   ^   | FE_OFN99_n1795              | INVX1  | 0.005 |   2.658 |   12.490 | 
     | FE_OFC1096_n1795/OUT               |   v   | FE_OFN1096_n1795            | INVX1  | 1.199 |   3.857 |   13.689 | 
     | FE_OFC1097_n1795/IN                |   v   | FE_OFN1096_n1795            | INVX8  | 0.001 |   3.858 |   13.691 | 
     | FE_OFC1097_n1795/OUT               |   ^   | FE_OFN1097_n1795            | INVX8  | 1.209 |   5.067 |   14.899 | 
     | u_mul_cntrl/FE_OFC366_n1794/IN     |   ^   | FE_OFN1097_n1795            | INVX8  | 0.024 |   5.091 |   14.923 | 
     | u_mul_cntrl/FE_OFC366_n1794/OUT    |   v   | u_mul_cntrl/FE_OFN366_n1794 | INVX8  | 0.951 |   6.042 |   15.875 | 
     | u_mul_cntrl/U575/IN1               |   v   | u_mul_cntrl/FE_OFN366_n1794 | NANDX2 | 0.026 |   6.068 |   15.901 | 
     | u_mul_cntrl/U575/OUT               |   ^   | u_mul_cntrl/n349            | NANDX2 | 0.660 |   6.728 |   16.560 | 
     | u_mul_cntrl/U246/IN                |   ^   | u_mul_cntrl/n349            | INVX4  | 0.000 |   6.728 |   16.560 | 
     | u_mul_cntrl/U246/OUT               |   v   | u_mul_cntrl/n491            | INVX4  | 1.061 |   7.789 |   17.621 | 
     | u_mul_cntrl/U895/IN2               |   v   | u_mul_cntrl/n491            | NOR2X1 | 0.001 |   7.790 |   17.622 | 
     | u_mul_cntrl/U895/OUT               |   ^   | u_mul_cntrl/n835            | NOR2X1 | 0.543 |   8.332 |   18.165 | 
     | u_mul_cntrl/FE_OFC488_n835/IN      |   ^   | u_mul_cntrl/n835            | BUF4X  | 0.000 |   8.332 |   18.165 | 
     | u_mul_cntrl/FE_OFC488_n835/OUT     |   ^   | u_mul_cntrl/FE_OFN488_n835  | BUF4X  | 0.731 |   9.063 |   18.896 | 
     | u_mul_cntrl/U896/IN                |   ^   | u_mul_cntrl/FE_OFN488_n835  | INVX1  | 0.003 |   9.066 |   18.898 | 
     | u_mul_cntrl/U896/OUT               |   v   | u_mul_cntrl/n834            | INVX1  | 0.616 |   9.682 |   19.515 | 
     | u_mul_cntrl/U898/IN1               |   v   | u_mul_cntrl/n834            | NOR2X1 | 0.000 |   9.682 |   19.515 | 
     | u_mul_cntrl/U898/OUT               |   ^   | u_mul_cntrl/n851            | NOR2X1 | 0.335 |  10.017 |   19.849 | 
     | u_mul_cntrl/U244/IN                |   ^   | u_mul_cntrl/n851            | BUF4X  | 0.000 |  10.017 |   19.849 | 
     | u_mul_cntrl/U244/OUT               |   ^   | u_mul_cntrl/n115            | BUF4X  | 1.031 |  11.047 |   20.880 | 
     | u_mul_cntrl/U901/IN2               |   ^   | u_mul_cntrl/n115            | AOI22  | 0.011 |  11.058 |   20.890 | 
     | u_mul_cntrl/U901/OUT               |   v   | u_mul_cntrl/n838            | AOI22  | 0.581 |  11.639 |   21.471 | 
     | u_mul_cntrl/U102/IN                |   v   | u_mul_cntrl/n838            | INVX1  | 0.000 |  11.639 |   21.471 | 
     | u_mul_cntrl/U102/OUT               |   ^   | u_mul_cntrl/n140            | INVX1  | 0.635 |  12.274 |   22.106 | 
     | u_mul_cntrl/Multi_datain2_reg_6_/D |   ^   | u_mul_cntrl/n140            | DFFRX1 | 0.000 |  12.274 |   22.106 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                                      |       |            |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK        |        |       |   0.210 |   -9.622 | 
     | CLK__L1_I0/IN                        |   ^   | CLK        | BUF8X  | 0.000 |   0.210 |   -9.622 | 
     | CLK__L1_I0/OUT                       |   ^   | CLK__L1_N0 | BUF8X  | 0.478 |   0.688 |   -9.145 | 
     | CLK__L2_I0/IN                        |   ^   | CLK__L1_N0 | BUF8X  | 0.003 |   0.691 |   -9.141 | 
     | CLK__L2_I0/OUT                       |   ^   | CLK__L2_N0 | BUF8X  | 0.462 |   1.153 |   -8.679 | 
     | CLK__L3_I0/IN                        |   ^   | CLK__L2_N0 | BUF8X  | 0.005 |   1.159 |   -8.674 | 
     | CLK__L3_I0/OUT                       |   ^   | CLK__L3_N0 | BUF8X  | 0.490 |   1.649 |   -8.184 | 
     | CLK__L4_I3/IN                        |   ^   | CLK__L3_N0 | BUF8X  | 0.001 |   1.649 |   -8.183 | 
     | CLK__L4_I3/OUT                       |   ^   | CLK__L4_N3 | BUF8X  | 0.507 |   2.156 |   -7.676 | 
     | CLK__L5_I3/IN                        |   ^   | CLK__L4_N3 | BUF8X  | 0.009 |   2.165 |   -7.667 | 
     | CLK__L5_I3/OUT                       |   ^   | CLK__L5_N3 | BUF8X  | 0.559 |   2.725 |   -7.108 | 
     | u_mul_cntrl/Multi_datain2_reg_6_/CLK |   ^   | CLK__L5_N3 | DFFRX1 | 0.003 |   2.727 |   -7.105 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin u_adder_cntrl/Debug_reg_reg_3_/CLK 
Endpoint:   u_adder_cntrl/Debug_reg_reg_3_/D (v) checked with  leading edge of 
'CLK'
Beginpoint: RSTn                             (v) triggered by  leading edge of 
'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.704
- Setup                         0.450
+ Phase Shift                  20.000
= Required Time                22.254
- Arrival Time                 12.381
= Slack Time                    9.873
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.399
     = Beginpoint Arrival Time            0.599
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                     |         |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                             |   v   | RSTn                |         |       |   0.599 |   10.472 | 
     | U1792/IN                         |   v   | RSTn                | INVX4   | 0.000 |   0.599 |   10.472 | 
     | U1792/OUT                        |   ^   | n1795               | INVX4   | 0.658 |   1.257 |   11.130 | 
     | U1801/IN                         |   ^   | n1795               | INVX4   | 0.001 |   1.258 |   11.131 | 
     | U1801/OUT                        |   v   | n1794               | INVX4   | 0.672 |   1.931 |   11.803 | 
     | FE_OFC99_n1795/IN                |   v   | n1794               | INVX4   | 0.007 |   1.938 |   11.811 | 
     | FE_OFC99_n1795/OUT               |   ^   | FE_OFN99_n1795      | INVX4   | 0.715 |   2.653 |   12.526 | 
     | FE_OFC1096_n1795/IN              |   ^   | FE_OFN99_n1795      | INVX1   | 0.005 |   2.658 |   12.531 | 
     | FE_OFC1096_n1795/OUT             |   v   | FE_OFN1096_n1795    | INVX1   | 1.199 |   3.857 |   13.730 | 
     | FE_OFC1097_n1795/IN              |   v   | FE_OFN1096_n1795    | INVX8   | 0.001 |   3.858 |   13.731 | 
     | FE_OFC1097_n1795/OUT             |   ^   | FE_OFN1097_n1795    | INVX8   | 1.209 |   5.067 |   14.940 | 
     | FE_OFC368_n1794/IN               |   ^   | FE_OFN1097_n1795    | INVX8   | 0.048 |   5.115 |   14.988 | 
     | FE_OFC368_n1794/OUT              |   v   | FE_OFN368_n1794     | INVX8   | 0.983 |   6.098 |   15.971 | 
     | u_adder_cntrl/U301/IN1           |   v   | FE_OFN368_n1794     | NAND2X1 | 0.014 |   6.112 |   15.985 | 
     | u_adder_cntrl/U301/OUT           |   ^   | u_adder_cntrl/n1077 | NAND2X1 | 0.910 |   7.021 |   16.894 | 
     | u_adder_cntrl/U292/IN            |   ^   | u_adder_cntrl/n1077 | INVX1   | 0.000 |   7.021 |   16.894 | 
     | u_adder_cntrl/U292/OUT           |   v   | u_adder_cntrl/n273  | INVX1   | 0.707 |   7.729 |   17.602 | 
     | u_adder_cntrl/U471/IN1           |   v   | u_adder_cntrl/n273  | NANDX2  | 0.000 |   7.729 |   17.602 | 
     | u_adder_cntrl/U471/OUT           |   ^   | u_adder_cntrl/n1092 | NANDX2  | 0.912 |   8.641 |   18.514 | 
     | u_adder_cntrl/U463/IN2           |   ^   | u_adder_cntrl/n1092 | NANDX2  | 0.001 |   8.642 |   18.515 | 
     | u_adder_cntrl/U463/OUT           |   v   | u_adder_cntrl/n679  | NANDX2  | 0.648 |   9.290 |   19.163 | 
     | u_adder_cntrl/U259/IN            |   v   | u_adder_cntrl/n679  | INVX1   | 0.000 |   9.290 |   19.163 | 
     | u_adder_cntrl/U259/OUT           |   ^   | u_adder_cntrl/n680  | INVX1   | 0.545 |   9.835 |   19.708 | 
     | u_adder_cntrl/U838/IN3           |   ^   | u_adder_cntrl/n680  | OAI21   | 0.000 |   9.835 |   19.708 | 
     | u_adder_cntrl/U838/OUT           |   v   | u_adder_cntrl/n1117 | OAI21   | 1.000 |  10.835 |   20.708 | 
     | u_adder_cntrl/U10/IN2            |   v   | u_adder_cntrl/n1117 | AOI22   | 0.002 |  10.837 |   20.710 | 
     | u_adder_cntrl/U10/OUT            |   ^   | u_adder_cntrl/n6    | AOI22   | 0.750 |  11.587 |   21.460 | 
     | u_adder_cntrl/U11/IN             |   ^   | u_adder_cntrl/n6    | INVX1   | 0.000 |  11.587 |   21.460 | 
     | u_adder_cntrl/U11/OUT            |   v   | u_adder_cntrl/n121  | INVX1   | 0.793 |  12.381 |   22.254 | 
     | u_adder_cntrl/Debug_reg_reg_3_/D |   v   | u_adder_cntrl/n121  | DFFRX1  | 0.000 |  12.381 |   22.254 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                    |       |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                |   ^   | CLK         |        |       |   0.210 |   -9.663 | 
     | CLK__L1_I0/IN                      |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -9.663 | 
     | CLK__L1_I0/OUT                     |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -9.185 | 
     | CLK__L2_I0/IN                      |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -9.182 | 
     | CLK__L2_I0/OUT                     |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |   -8.719 | 
     | CLK__L3_I0/IN                      |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.159 |   -8.714 | 
     | CLK__L3_I0/OUT                     |   ^   | CLK__L3_N0  | BUF8X  | 0.490 |   1.649 |   -8.224 | 
     | CLK__L4_I5/IN                      |   ^   | CLK__L3_N0  | BUF8X  | 0.001 |   1.650 |   -8.223 | 
     | CLK__L4_I5/OUT                     |   ^   | CLK__L4_N5  | BUF8X  | 0.513 |   2.163 |   -7.710 | 
     | CLK__L5_I12/IN                     |   ^   | CLK__L4_N5  | BUF8X  | 0.009 |   2.172 |   -7.701 | 
     | CLK__L5_I12/OUT                    |   ^   | CLK__L5_N12 | BUF8X  | 0.530 |   2.702 |   -7.171 | 
     | u_adder_cntrl/Debug_reg_reg_3_/CLK |   ^   | CLK__L5_N12 | DFFRX1 | 0.002 |   2.704 |   -7.169 | 
     +------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin u_adder_cntrl/Op1_Mantissa_reg_reg_3_/CLK 
Endpoint:   u_adder_cntrl/Op1_Mantissa_reg_reg_3_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.710
- Setup                         0.431
+ Phase Shift                  20.000
= Required Time                22.280
- Arrival Time                 12.396
= Slack Time                    9.883
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.399
     = Beginpoint Arrival Time            0.599
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |         Net         |  Cell  | Delay | Arrival | Required | 
     |                                         |       |                     |        |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------+--------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                |        |       |   0.599 |   10.482 | 
     | U1792/IN                                |   v   | RSTn                | INVX4  | 0.000 |   0.599 |   10.482 | 
     | U1792/OUT                               |   ^   | n1795               | INVX4  | 0.658 |   1.257 |   11.141 | 
     | U1801/IN                                |   ^   | n1795               | INVX4  | 0.001 |   1.258 |   11.142 | 
     | U1801/OUT                               |   v   | n1794               | INVX4  | 0.672 |   1.931 |   11.814 | 
     | FE_OFC99_n1795/IN                       |   v   | n1794               | INVX4  | 0.007 |   1.938 |   11.821 | 
     | FE_OFC99_n1795/OUT                      |   ^   | FE_OFN99_n1795      | INVX4  | 0.715 |   2.653 |   12.536 | 
     | FE_OFC1096_n1795/IN                     |   ^   | FE_OFN99_n1795      | INVX1  | 0.005 |   2.658 |   12.541 | 
     | FE_OFC1096_n1795/OUT                    |   v   | FE_OFN1096_n1795    | INVX1  | 1.199 |   3.857 |   13.740 | 
     | FE_OFC1097_n1795/IN                     |   v   | FE_OFN1096_n1795    | INVX8  | 0.001 |   3.858 |   13.742 | 
     | FE_OFC1097_n1795/OUT                    |   ^   | FE_OFN1097_n1795    | INVX8  | 1.209 |   5.067 |   14.950 | 
     | FE_OFC368_n1794/IN                      |   ^   | FE_OFN1097_n1795    | INVX8  | 0.048 |   5.115 |   14.998 | 
     | FE_OFC368_n1794/OUT                     |   v   | FE_OFN368_n1794     | INVX8  | 0.983 |   6.098 |   15.982 | 
     | u_adder_cntrl/U601/IN                   |   v   | FE_OFN368_n1794     | INVX4  | 0.014 |   6.112 |   15.996 | 
     | u_adder_cntrl/U601/OUT                  |   ^   | u_adder_cntrl/n265  | INVX4  | 1.012 |   7.124 |   17.007 | 
     | u_adder_cntrl/U994/IN1                  |   ^   | u_adder_cntrl/n265  | NOR2X1 | 0.002 |   7.126 |   17.009 | 
     | u_adder_cntrl/U994/OUT                  |   v   | u_adder_cntrl/n843  | NOR2X1 | 1.199 |   8.324 |   18.207 | 
     | u_adder_cntrl/U586/IN1                  |   v   | u_adder_cntrl/n843  | NANDX2 | 0.000 |   8.324 |   18.208 | 
     | u_adder_cntrl/U586/OUT                  |   ^   | u_adder_cntrl/n1071 | NANDX2 | 1.094 |   9.418 |   19.302 | 
     | u_adder_cntrl/U355/IN                   |   ^   | u_adder_cntrl/n1071 | INVX4  | 0.001 |   9.419 |   19.303 | 
     | u_adder_cntrl/U355/OUT                  |   v   | u_adder_cntrl/n745  | INVX4  | 1.274 |  10.694 |   20.577 | 
     | u_adder_cntrl/U1015/IN1                 |   v   | u_adder_cntrl/n745  | AOI22  | 0.014 |  10.708 |   20.591 | 
     | u_adder_cntrl/U1015/OUT                 |   ^   | u_adder_cntrl/n865  | AOI22  | 0.970 |  11.678 |   21.561 | 
     | u_adder_cntrl/U1016/IN3                 |   ^   | u_adder_cntrl/n865  | OAI21  | 0.000 |  11.678 |   21.561 | 
     | u_adder_cntrl/U1016/OUT                 |   v   | u_adder_cntrl/n1148 | OAI21  | 0.719 |  12.396 |   22.280 | 
     | u_adder_cntrl/Op1_Mantissa_reg_reg_3_/D |   v   | u_adder_cntrl/n1148 | DFFRX1 | 0.000 |  12.396 |   22.280 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.210 |   -9.673 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -9.673 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -9.196 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -9.192 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.154 |   -8.730 | 
     | CLK__L3_I2/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.002 |   1.155 |   -8.728 | 
     | CLK__L3_I2/OUT                            |   ^   | CLK__L3_N2  | BUF8X  | 0.450 |   1.606 |   -8.278 | 
     | CLK__L4_I14/IN                            |   ^   | CLK__L3_N2  | BUF8X  | 0.002 |   1.608 |   -8.276 | 
     | CLK__L4_I14/OUT                           |   ^   | CLK__L4_N14 | BUF8X  | 0.510 |   2.118 |   -7.765 | 
     | CLK__L5_I47/IN                            |   ^   | CLK__L4_N14 | BUF8X  | 0.007 |   2.125 |   -7.759 | 
     | CLK__L5_I47/OUT                           |   ^   | CLK__L5_N47 | BUF8X  | 0.582 |   2.707 |   -7.176 | 
     | u_adder_cntrl/Op1_Mantissa_reg_reg_3_/CLK |   ^   | CLK__L5_N47 | DFFRX1 | 0.003 |   2.710 |   -7.173 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin u_adder_cntrl/Final_Exponent_reg_reg_6_/CLK 
Endpoint:   u_adder_cntrl/Final_Exponent_reg_reg_6_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.761
- Setup                         0.424
+ Phase Shift                  20.000
= Required Time                22.337
- Arrival Time                 12.440
= Slack Time                    9.896
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.399
     = Beginpoint Arrival Time            0.599
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                           |       |                     |         |       |  Time   |   Time   | 
     |-------------------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                                      |   v   | RSTn                |         |       |   0.599 |   10.495 | 
     | U1792/IN                                  |   v   | RSTn                | INVX4   | 0.000 |   0.599 |   10.495 | 
     | U1792/OUT                                 |   ^   | n1795               | INVX4   | 0.658 |   1.257 |   11.154 | 
     | U1801/IN                                  |   ^   | n1795               | INVX4   | 0.001 |   1.258 |   11.155 | 
     | U1801/OUT                                 |   v   | n1794               | INVX4   | 0.672 |   1.930 |   11.827 | 
     | FE_OFC99_n1795/IN                         |   v   | n1794               | INVX4   | 0.007 |   1.938 |   11.834 | 
     | FE_OFC99_n1795/OUT                        |   ^   | FE_OFN99_n1795      | INVX4   | 0.715 |   2.653 |   12.549 | 
     | FE_OFC1096_n1795/IN                       |   ^   | FE_OFN99_n1795      | INVX1   | 0.005 |   2.658 |   12.554 | 
     | FE_OFC1096_n1795/OUT                      |   v   | FE_OFN1096_n1795    | INVX1   | 1.199 |   3.857 |   13.753 | 
     | FE_OFC1097_n1795/IN                       |   v   | FE_OFN1096_n1795    | INVX8   | 0.001 |   3.858 |   13.755 | 
     | FE_OFC1097_n1795/OUT                      |   ^   | FE_OFN1097_n1795    | INVX8   | 1.209 |   5.067 |   14.963 | 
     | FE_OFC368_n1794/IN                        |   ^   | FE_OFN1097_n1795    | INVX8   | 0.048 |   5.115 |   15.011 | 
     | FE_OFC368_n1794/OUT                       |   v   | FE_OFN368_n1794     | INVX8   | 0.983 |   6.098 |   15.994 | 
     | u_adder_cntrl/U601/IN                     |   v   | FE_OFN368_n1794     | INVX4   | 0.014 |   6.112 |   16.009 | 
     | u_adder_cntrl/U601/OUT                    |   ^   | u_adder_cntrl/n265  | INVX4   | 1.012 |   7.124 |   17.020 | 
     | u_adder_cntrl/U994/IN1                    |   ^   | u_adder_cntrl/n265  | NOR2X1  | 0.002 |   7.126 |   17.022 | 
     | u_adder_cntrl/U994/OUT                    |   v   | u_adder_cntrl/n843  | NOR2X1  | 1.199 |   8.324 |   18.220 | 
     | u_adder_cntrl/U586/IN1                    |   v   | u_adder_cntrl/n843  | NANDX2  | 0.000 |   8.324 |   18.221 | 
     | u_adder_cntrl/U586/OUT                    |   ^   | u_adder_cntrl/n1071 | NANDX2  | 1.094 |   9.418 |   19.315 | 
     | u_adder_cntrl/U355/IN                     |   ^   | u_adder_cntrl/n1071 | INVX4   | 0.001 |   9.419 |   19.315 | 
     | u_adder_cntrl/U355/OUT                    |   v   | u_adder_cntrl/n745  | INVX4   | 1.274 |  10.693 |   20.590 | 
     | u_adder_cntrl/U512/IN2                    |   v   | u_adder_cntrl/n745  | NAND2X1 | 0.007 |  10.700 |   20.597 | 
     | u_adder_cntrl/U512/OUT                    |   ^   | u_adder_cntrl/n550  | NAND2X1 | 1.025 |  11.725 |   21.621 | 
     | u_adder_cntrl/U789/IN2                    |   ^   | u_adder_cntrl/n550  | NAND3X1 | 0.001 |  11.726 |   21.623 | 
     | u_adder_cntrl/U789/OUT                    |   v   | u_adder_cntrl/n1162 | NAND3X1 | 0.713 |  12.439 |   22.335 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_6_/D |   v   | u_adder_cntrl/n1162 | DFFRX1  | 0.001 |  12.440 |   22.337 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                             |       |             |        |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK         |        |       |   0.210 |   -9.686 | 
     | CLK__L1_I0/IN                               |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -9.686 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -9.209 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -9.205 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |   -8.743 | 
     | CLK__L3_I1/IN                               |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.159 |   -8.737 | 
     | CLK__L3_I1/OUT                              |   ^   | CLK__L3_N1  | BUF8X  | 0.436 |   1.595 |   -8.301 | 
     | CLK__L4_I7/IN                               |   ^   | CLK__L3_N1  | BUF8X  | 0.001 |   1.596 |   -8.300 | 
     | CLK__L4_I7/OUT                              |   ^   | CLK__L4_N7  | BUF8X  | 0.524 |   2.121 |   -7.776 | 
     | CLK__L5_I16/IN                              |   ^   | CLK__L4_N7  | BUF8X  | 0.013 |   2.134 |   -7.763 | 
     | CLK__L5_I16/OUT                             |   ^   | CLK__L5_N16 | BUF8X  | 0.624 |   2.758 |   -7.139 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_6_/CLK |   ^   | CLK__L5_N16 | DFFRX1 | 0.003 |   2.761 |   -7.135 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin u_adder_cntrl/Debug_reg_reg_1_/CLK 
Endpoint:   u_adder_cntrl/Debug_reg_reg_1_/D (v) checked with  leading edge of 
'CLK'
Beginpoint: RSTn                             (v) triggered by  leading edge of 
'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.709
- Setup                         0.451
+ Phase Shift                  20.000
= Required Time                22.258
- Arrival Time                 12.326
= Slack Time                    9.932
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.399
     = Beginpoint Arrival Time            0.599
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                     |         |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                             |   v   | RSTn                |         |       |   0.599 |   10.531 | 
     | U1792/IN                         |   v   | RSTn                | INVX4   | 0.000 |   0.599 |   10.532 | 
     | U1792/OUT                        |   ^   | n1795               | INVX4   | 0.658 |   1.257 |   11.190 | 
     | U1801/IN                         |   ^   | n1795               | INVX4   | 0.001 |   1.258 |   11.191 | 
     | U1801/OUT                        |   v   | n1794               | INVX4   | 0.672 |   1.931 |   11.863 | 
     | FE_OFC99_n1795/IN                |   v   | n1794               | INVX4   | 0.007 |   1.938 |   11.870 | 
     | FE_OFC99_n1795/OUT               |   ^   | FE_OFN99_n1795      | INVX4   | 0.715 |   2.653 |   12.585 | 
     | FE_OFC1096_n1795/IN              |   ^   | FE_OFN99_n1795      | INVX1   | 0.005 |   2.658 |   12.590 | 
     | FE_OFC1096_n1795/OUT             |   v   | FE_OFN1096_n1795    | INVX1   | 1.199 |   3.857 |   13.789 | 
     | FE_OFC1097_n1795/IN              |   v   | FE_OFN1096_n1795    | INVX8   | 0.001 |   3.858 |   13.791 | 
     | FE_OFC1097_n1795/OUT             |   ^   | FE_OFN1097_n1795    | INVX8   | 1.209 |   5.067 |   14.999 | 
     | FE_OFC368_n1794/IN               |   ^   | FE_OFN1097_n1795    | INVX8   | 0.048 |   5.115 |   15.047 | 
     | FE_OFC368_n1794/OUT              |   v   | FE_OFN368_n1794     | INVX8   | 0.983 |   6.098 |   16.031 | 
     | u_adder_cntrl/U301/IN1           |   v   | FE_OFN368_n1794     | NAND2X1 | 0.014 |   6.112 |   16.044 | 
     | u_adder_cntrl/U301/OUT           |   ^   | u_adder_cntrl/n1077 | NAND2X1 | 0.910 |   7.021 |   16.954 | 
     | u_adder_cntrl/U292/IN            |   ^   | u_adder_cntrl/n1077 | INVX1   | 0.000 |   7.021 |   16.954 | 
     | u_adder_cntrl/U292/OUT           |   v   | u_adder_cntrl/n273  | INVX1   | 0.707 |   7.729 |   17.661 | 
     | u_adder_cntrl/U471/IN1           |   v   | u_adder_cntrl/n273  | NANDX2  | 0.000 |   7.729 |   17.661 | 
     | u_adder_cntrl/U471/OUT           |   ^   | u_adder_cntrl/n1092 | NANDX2  | 0.912 |   8.641 |   18.573 | 
     | u_adder_cntrl/U463/IN2           |   ^   | u_adder_cntrl/n1092 | NANDX2  | 0.001 |   8.642 |   18.574 | 
     | u_adder_cntrl/U463/OUT           |   v   | u_adder_cntrl/n679  | NANDX2  | 0.648 |   9.290 |   19.222 | 
     | u_adder_cntrl/U259/IN            |   v   | u_adder_cntrl/n679  | INVX1   | 0.000 |   9.290 |   19.222 | 
     | u_adder_cntrl/U259/OUT           |   ^   | u_adder_cntrl/n680  | INVX1   | 0.545 |   9.835 |   19.767 | 
     | u_adder_cntrl/U838/IN3           |   ^   | u_adder_cntrl/n680  | OAI21   | 0.000 |   9.835 |   19.767 | 
     | u_adder_cntrl/U838/OUT           |   v   | u_adder_cntrl/n1117 | OAI21   | 1.000 |  10.835 |   20.767 | 
     | u_adder_cntrl/U1175/IN4          |   v   | u_adder_cntrl/n1117 | AOI22   | 0.001 |  10.836 |   20.768 | 
     | u_adder_cntrl/U1175/OUT          |   ^   | u_adder_cntrl/n1114 | AOI22   | 0.690 |  11.526 |   21.458 | 
     | u_adder_cntrl/U195/IN            |   ^   | u_adder_cntrl/n1114 | INVX1   | 0.000 |  11.526 |   21.458 | 
     | u_adder_cntrl/U195/OUT           |   v   | u_adder_cntrl/n119  | INVX1   | 0.800 |  12.326 |   22.258 | 
     | u_adder_cntrl/Debug_reg_reg_1_/D |   v   | u_adder_cntrl/n119  | DFFRX1  | 0.000 |  12.326 |   22.258 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                    |       |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                |   ^   | CLK         |        |       |   0.210 |   -9.722 | 
     | CLK__L1_I0/IN                      |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -9.722 | 
     | CLK__L1_I0/OUT                     |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -9.245 | 
     | CLK__L2_I0/IN                      |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -9.241 | 
     | CLK__L2_I0/OUT                     |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |   -8.779 | 
     | CLK__L3_I0/IN                      |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.159 |   -8.773 | 
     | CLK__L3_I0/OUT                     |   ^   | CLK__L3_N0  | BUF8X  | 0.490 |   1.649 |   -8.284 | 
     | CLK__L4_I5/IN                      |   ^   | CLK__L3_N0  | BUF8X  | 0.001 |   1.650 |   -8.283 | 
     | CLK__L4_I5/OUT                     |   ^   | CLK__L4_N5  | BUF8X  | 0.513 |   2.163 |   -7.769 | 
     | CLK__L5_I11/IN                     |   ^   | CLK__L4_N5  | BUF8X  | 0.009 |   2.172 |   -7.760 | 
     | CLK__L5_I11/OUT                    |   ^   | CLK__L5_N11 | BUF8X  | 0.536 |   2.708 |   -7.224 | 
     | u_adder_cntrl/Debug_reg_reg_1_/CLK |   ^   | CLK__L5_N11 | DFFRX1 | 0.001 |   2.709 |   -7.223 | 
     +------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin u_adder_cntrl/Final_Sign_reg_reg/CLK 
Endpoint:   u_adder_cntrl/Final_Sign_reg_reg/D (v) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.704
- Setup                         0.444
+ Phase Shift                  20.000
= Required Time                22.261
- Arrival Time                 12.299
= Slack Time                    9.962
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.399
     = Beginpoint Arrival Time            0.599
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                    |       |                     |         |       |  Time   |   Time   | 
     |------------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                |         |       |   0.599 |   10.561 | 
     | U1792/IN                           |   v   | RSTn                | INVX4   | 0.000 |   0.599 |   10.561 | 
     | U1792/OUT                          |   ^   | n1795               | INVX4   | 0.658 |   1.257 |   11.219 | 
     | U1801/IN                           |   ^   | n1795               | INVX4   | 0.001 |   1.258 |   11.220 | 
     | U1801/OUT                          |   v   | n1794               | INVX4   | 0.672 |   1.931 |   11.892 | 
     | FE_OFC99_n1795/IN                  |   v   | n1794               | INVX4   | 0.007 |   1.938 |   11.900 | 
     | FE_OFC99_n1795/OUT                 |   ^   | FE_OFN99_n1795      | INVX4   | 0.715 |   2.653 |   12.614 | 
     | FE_OFC1096_n1795/IN                |   ^   | FE_OFN99_n1795      | INVX1   | 0.005 |   2.658 |   12.620 | 
     | FE_OFC1096_n1795/OUT               |   v   | FE_OFN1096_n1795    | INVX1   | 1.199 |   3.857 |   13.818 | 
     | FE_OFC1097_n1795/IN                |   v   | FE_OFN1096_n1795    | INVX8   | 0.001 |   3.858 |   13.820 | 
     | FE_OFC1097_n1795/OUT               |   ^   | FE_OFN1097_n1795    | INVX8   | 1.209 |   5.067 |   15.029 | 
     | FE_OFC368_n1794/IN                 |   ^   | FE_OFN1097_n1795    | INVX8   | 0.048 |   5.115 |   15.077 | 
     | FE_OFC368_n1794/OUT                |   v   | FE_OFN368_n1794     | INVX8   | 0.983 |   6.098 |   16.060 | 
     | u_adder_cntrl/U301/IN1             |   v   | FE_OFN368_n1794     | NAND2X1 | 0.014 |   6.112 |   16.073 | 
     | u_adder_cntrl/U301/OUT             |   ^   | u_adder_cntrl/n1077 | NAND2X1 | 0.910 |   7.021 |   16.983 | 
     | u_adder_cntrl/U292/IN              |   ^   | u_adder_cntrl/n1077 | INVX1   | 0.000 |   7.021 |   16.983 | 
     | u_adder_cntrl/U292/OUT             |   v   | u_adder_cntrl/n273  | INVX1   | 0.707 |   7.729 |   17.690 | 
     | u_adder_cntrl/U471/IN1             |   v   | u_adder_cntrl/n273  | NANDX2  | 0.000 |   7.729 |   17.691 | 
     | u_adder_cntrl/U471/OUT             |   ^   | u_adder_cntrl/n1092 | NANDX2  | 0.912 |   8.641 |   18.603 | 
     | u_adder_cntrl/U463/IN2             |   ^   | u_adder_cntrl/n1092 | NANDX2  | 0.001 |   8.642 |   18.604 | 
     | u_adder_cntrl/U463/OUT             |   v   | u_adder_cntrl/n679  | NANDX2  | 0.648 |   9.290 |   19.251 | 
     | u_adder_cntrl/U259/IN              |   v   | u_adder_cntrl/n679  | INVX1   | 0.000 |   9.290 |   19.251 | 
     | u_adder_cntrl/U259/OUT             |   ^   | u_adder_cntrl/n680  | INVX1   | 0.545 |   9.835 |   19.797 | 
     | u_adder_cntrl/U838/IN3             |   ^   | u_adder_cntrl/n680  | OAI21   | 0.000 |   9.835 |   19.797 | 
     | u_adder_cntrl/U838/OUT             |   v   | u_adder_cntrl/n1117 | OAI21   | 1.000 |  10.835 |   20.797 | 
     | u_adder_cntrl/U1169/IN3            |   v   | u_adder_cntrl/n1117 | AOI22   | 0.002 |  10.837 |   20.799 | 
     | u_adder_cntrl/U1169/OUT            |   ^   | u_adder_cntrl/n1102 | AOI22   | 0.799 |  11.636 |   21.597 | 
     | u_adder_cntrl/U1170/IN3            |   ^   | u_adder_cntrl/n1102 | OAI21   | 0.000 |  11.636 |   21.597 | 
     | u_adder_cntrl/U1170/OUT            |   v   | u_adder_cntrl/n1122 | OAI21   | 0.663 |  12.299 |   22.260 | 
     | u_adder_cntrl/Final_Sign_reg_reg/D |   v   | u_adder_cntrl/n1122 | DFFRX1  | 0.001 |  12.299 |   22.261 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                      |       |             |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK         |        |       |   0.210 |   -9.752 | 
     | CLK__L1_I0/IN                        |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -9.752 | 
     | CLK__L1_I0/OUT                       |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -9.274 | 
     | CLK__L2_I0/IN                        |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -9.271 | 
     | CLK__L2_I0/OUT                       |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |   -8.808 | 
     | CLK__L3_I0/IN                        |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.159 |   -8.803 | 
     | CLK__L3_I0/OUT                       |   ^   | CLK__L3_N0  | BUF8X  | 0.490 |   1.649 |   -8.313 | 
     | CLK__L4_I5/IN                        |   ^   | CLK__L3_N0  | BUF8X  | 0.001 |   1.650 |   -8.312 | 
     | CLK__L4_I5/OUT                       |   ^   | CLK__L4_N5  | BUF8X  | 0.513 |   2.163 |   -7.799 | 
     | CLK__L5_I12/IN                       |   ^   | CLK__L4_N5  | BUF8X  | 0.009 |   2.172 |   -7.789 | 
     | CLK__L5_I12/OUT                      |   ^   | CLK__L5_N12 | BUF8X  | 0.530 |   2.702 |   -7.260 | 
     | u_adder_cntrl/Final_Sign_reg_reg/CLK |   ^   | CLK__L5_N12 | DFFRX1 | 0.003 |   2.705 |   -7.257 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin u_adder_cntrl/Debug_reg_reg_2_/CLK 
Endpoint:   u_adder_cntrl/Debug_reg_reg_2_/D (v) checked with  leading edge of 
'CLK'
Beginpoint: RSTn                             (v) triggered by  leading edge of 
'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.709
- Setup                         0.446
+ Phase Shift                  20.000
= Required Time                22.262
- Arrival Time                 12.295
= Slack Time                    9.968
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.399
     = Beginpoint Arrival Time            0.599
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                     |         |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                             |   v   | RSTn                |         |       |   0.599 |   10.567 | 
     | U1792/IN                         |   v   | RSTn                | INVX4   | 0.000 |   0.599 |   10.567 | 
     | U1792/OUT                        |   ^   | n1795               | INVX4   | 0.658 |   1.257 |   11.225 | 
     | U1801/IN                         |   ^   | n1795               | INVX4   | 0.001 |   1.258 |   11.226 | 
     | U1801/OUT                        |   v   | n1794               | INVX4   | 0.672 |   1.930 |   11.898 | 
     | FE_OFC99_n1795/IN                |   v   | n1794               | INVX4   | 0.007 |   1.938 |   11.906 | 
     | FE_OFC99_n1795/OUT               |   ^   | FE_OFN99_n1795      | INVX4   | 0.715 |   2.653 |   12.621 | 
     | FE_OFC1096_n1795/IN              |   ^   | FE_OFN99_n1795      | INVX1   | 0.005 |   2.658 |   12.626 | 
     | FE_OFC1096_n1795/OUT             |   v   | FE_OFN1096_n1795    | INVX1   | 1.199 |   3.857 |   13.825 | 
     | FE_OFC1097_n1795/IN              |   v   | FE_OFN1096_n1795    | INVX8   | 0.001 |   3.858 |   13.826 | 
     | FE_OFC1097_n1795/OUT             |   ^   | FE_OFN1097_n1795    | INVX8   | 1.209 |   5.067 |   15.035 | 
     | FE_OFC368_n1794/IN               |   ^   | FE_OFN1097_n1795    | INVX8   | 0.048 |   5.115 |   15.083 | 
     | FE_OFC368_n1794/OUT              |   v   | FE_OFN368_n1794     | INVX8   | 0.983 |   6.098 |   16.066 | 
     | u_adder_cntrl/U301/IN1           |   v   | FE_OFN368_n1794     | NAND2X1 | 0.014 |   6.112 |   16.079 | 
     | u_adder_cntrl/U301/OUT           |   ^   | u_adder_cntrl/n1077 | NAND2X1 | 0.910 |   7.021 |   16.989 | 
     | u_adder_cntrl/U292/IN            |   ^   | u_adder_cntrl/n1077 | INVX1   | 0.000 |   7.021 |   16.989 | 
     | u_adder_cntrl/U292/OUT           |   v   | u_adder_cntrl/n273  | INVX1   | 0.707 |   7.729 |   17.697 | 
     | u_adder_cntrl/U471/IN1           |   v   | u_adder_cntrl/n273  | NANDX2  | 0.000 |   7.729 |   17.697 | 
     | u_adder_cntrl/U471/OUT           |   ^   | u_adder_cntrl/n1092 | NANDX2  | 0.912 |   8.641 |   18.609 | 
     | u_adder_cntrl/U463/IN2           |   ^   | u_adder_cntrl/n1092 | NANDX2  | 0.001 |   8.642 |   18.610 | 
     | u_adder_cntrl/U463/OUT           |   v   | u_adder_cntrl/n679  | NANDX2  | 0.648 |   9.290 |   19.258 | 
     | u_adder_cntrl/U259/IN            |   v   | u_adder_cntrl/n679  | INVX1   | 0.000 |   9.290 |   19.258 | 
     | u_adder_cntrl/U259/OUT           |   ^   | u_adder_cntrl/n680  | INVX1   | 0.545 |   9.835 |   19.803 | 
     | u_adder_cntrl/U838/IN3           |   ^   | u_adder_cntrl/n680  | OAI21   | 0.000 |   9.835 |   19.803 | 
     | u_adder_cntrl/U838/OUT           |   v   | u_adder_cntrl/n1117 | OAI21   | 1.000 |  10.835 |   20.803 | 
     | u_adder_cntrl/U1173/IN4          |   v   | u_adder_cntrl/n1117 | AOI22   | 0.002 |  10.836 |   20.804 | 
     | u_adder_cntrl/U1173/OUT          |   ^   | u_adder_cntrl/n1110 | AOI22   | 0.694 |  11.530 |   21.498 | 
     | u_adder_cntrl/U200/IN            |   ^   | u_adder_cntrl/n1110 | INVX1   | 0.000 |  11.530 |   21.498 | 
     | u_adder_cntrl/U200/OUT           |   v   | u_adder_cntrl/n120  | INVX1   | 0.764 |  12.294 |   22.262 | 
     | u_adder_cntrl/Debug_reg_reg_2_/D |   v   | u_adder_cntrl/n120  | DFFRX1  | 0.000 |  12.295 |   22.262 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                    |       |             |        |       |  Time   |   Time   | 
     |------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                |   ^   | CLK         |        |       |   0.210 |   -9.758 | 
     | CLK__L1_I0/IN                      |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -9.758 | 
     | CLK__L1_I0/OUT                     |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -9.280 | 
     | CLK__L2_I0/IN                      |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -9.277 | 
     | CLK__L2_I0/OUT                     |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |   -8.814 | 
     | CLK__L3_I0/IN                      |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.159 |   -8.809 | 
     | CLK__L3_I0/OUT                     |   ^   | CLK__L3_N0  | BUF8X  | 0.490 |   1.649 |   -8.319 | 
     | CLK__L4_I5/IN                      |   ^   | CLK__L3_N0  | BUF8X  | 0.001 |   1.650 |   -8.318 | 
     | CLK__L4_I5/OUT                     |   ^   | CLK__L4_N5  | BUF8X  | 0.513 |   2.163 |   -7.805 | 
     | CLK__L5_I11/IN                     |   ^   | CLK__L4_N5  | BUF8X  | 0.009 |   2.172 |   -7.796 | 
     | CLK__L5_I11/OUT                    |   ^   | CLK__L5_N11 | BUF8X  | 0.536 |   2.708 |   -7.260 | 
     | u_adder_cntrl/Debug_reg_reg_2_/CLK |   ^   | CLK__L5_N11 | DFFRX1 | 0.001 |   2.709 |   -7.259 | 
     +------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin u_adder_cntrl/Op1_Mantissa_reg_reg_4_/CLK 
Endpoint:   u_adder_cntrl/Op1_Mantissa_reg_reg_4_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.708
- Setup                         0.422
+ Phase Shift                  20.000
= Required Time                22.286
- Arrival Time                 12.277
= Slack Time                   10.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.399
     = Beginpoint Arrival Time            0.599
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |         Net         |  Cell  | Delay | Arrival | Required | 
     |                                         |       |                     |        |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------+--------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                |        |       |   0.599 |   10.608 | 
     | U1792/IN                                |   v   | RSTn                | INVX4  | 0.000 |   0.599 |   10.608 | 
     | U1792/OUT                               |   ^   | n1795               | INVX4  | 0.658 |   1.257 |   11.266 | 
     | U1801/IN                                |   ^   | n1795               | INVX4  | 0.001 |   1.258 |   11.267 | 
     | U1801/OUT                               |   v   | n1794               | INVX4  | 0.672 |   1.930 |   11.940 | 
     | FE_OFC99_n1795/IN                       |   v   | n1794               | INVX4  | 0.007 |   1.938 |   11.947 | 
     | FE_OFC99_n1795/OUT                      |   ^   | FE_OFN99_n1795      | INVX4  | 0.715 |   2.653 |   12.662 | 
     | FE_OFC1096_n1795/IN                     |   ^   | FE_OFN99_n1795      | INVX1  | 0.005 |   2.658 |   12.667 | 
     | FE_OFC1096_n1795/OUT                    |   v   | FE_OFN1096_n1795    | INVX1  | 1.199 |   3.857 |   13.866 | 
     | FE_OFC1097_n1795/IN                     |   v   | FE_OFN1096_n1795    | INVX8  | 0.001 |   3.858 |   13.867 | 
     | FE_OFC1097_n1795/OUT                    |   ^   | FE_OFN1097_n1795    | INVX8  | 1.209 |   5.067 |   15.076 | 
     | FE_OFC368_n1794/IN                      |   ^   | FE_OFN1097_n1795    | INVX8  | 0.048 |   5.115 |   15.124 | 
     | FE_OFC368_n1794/OUT                     |   v   | FE_OFN368_n1794     | INVX8  | 0.983 |   6.098 |   16.107 | 
     | u_adder_cntrl/U601/IN                   |   v   | FE_OFN368_n1794     | INVX4  | 0.014 |   6.112 |   16.121 | 
     | u_adder_cntrl/U601/OUT                  |   ^   | u_adder_cntrl/n265  | INVX4  | 1.012 |   7.124 |   17.133 | 
     | u_adder_cntrl/U994/IN1                  |   ^   | u_adder_cntrl/n265  | NOR2X1 | 0.002 |   7.125 |   17.135 | 
     | u_adder_cntrl/U994/OUT                  |   v   | u_adder_cntrl/n843  | NOR2X1 | 1.199 |   8.324 |   18.333 | 
     | u_adder_cntrl/U586/IN1                  |   v   | u_adder_cntrl/n843  | NANDX2 | 0.000 |   8.324 |   18.333 | 
     | u_adder_cntrl/U586/OUT                  |   ^   | u_adder_cntrl/n1071 | NANDX2 | 1.094 |   9.418 |   19.427 | 
     | u_adder_cntrl/U355/IN                   |   ^   | u_adder_cntrl/n1071 | INVX4  | 0.001 |   9.419 |   19.428 | 
     | u_adder_cntrl/U355/OUT                  |   v   | u_adder_cntrl/n745  | INVX4  | 1.274 |  10.693 |   20.703 | 
     | u_adder_cntrl/U1017/IN1                 |   v   | u_adder_cntrl/n745  | AOI22  | 0.014 |  10.708 |   20.717 | 
     | u_adder_cntrl/U1017/OUT                 |   ^   | u_adder_cntrl/n866  | AOI22  | 0.916 |  11.624 |   21.633 | 
     | u_adder_cntrl/U1018/IN3                 |   ^   | u_adder_cntrl/n866  | OAI21  | 0.001 |  11.625 |   21.634 | 
     | u_adder_cntrl/U1018/OUT                 |   v   | u_adder_cntrl/n1147 | OAI21  | 0.652 |  12.277 |   22.286 | 
     | u_adder_cntrl/Op1_Mantissa_reg_reg_4_/D |   v   | u_adder_cntrl/n1147 | DFFRX1 | 0.000 |  12.277 |   22.286 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.210 |   -9.799 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -9.799 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -9.321 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -9.318 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.154 |   -8.856 | 
     | CLK__L3_I2/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.002 |   1.155 |   -8.854 | 
     | CLK__L3_I2/OUT                            |   ^   | CLK__L3_N2  | BUF8X  | 0.450 |   1.606 |   -8.403 | 
     | CLK__L4_I14/IN                            |   ^   | CLK__L3_N2  | BUF8X  | 0.002 |   1.608 |   -8.401 | 
     | CLK__L4_I14/OUT                           |   ^   | CLK__L4_N14 | BUF8X  | 0.510 |   2.118 |   -7.891 | 
     | CLK__L5_I48/IN                            |   ^   | CLK__L4_N14 | BUF8X  | 0.007 |   2.125 |   -7.884 | 
     | CLK__L5_I48/OUT                           |   ^   | CLK__L5_N48 | BUF8X  | 0.580 |   2.705 |   -7.304 | 
     | u_adder_cntrl/Op1_Mantissa_reg_reg_4_/CLK |   ^   | CLK__L5_N48 | DFFRX1 | 0.003 |   2.708 |   -7.301 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin u_adder_cntrl/Op1_Mantissa_reg_reg_2_/CLK 
Endpoint:   u_adder_cntrl/Op1_Mantissa_reg_reg_2_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.655
- Setup                         0.454
+ Phase Shift                  20.000
= Required Time                22.202
- Arrival Time                 12.181
= Slack Time                   10.021
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.399
     = Beginpoint Arrival Time            0.599
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |         Net         |  Cell  | Delay | Arrival | Required | 
     |                                         |       |                     |        |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------+--------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                |        |       |   0.599 |   10.620 | 
     | U1792/IN                                |   v   | RSTn                | INVX4  | 0.000 |   0.599 |   10.620 | 
     | U1792/OUT                               |   ^   | n1795               | INVX4  | 0.658 |   1.257 |   11.278 | 
     | U1801/IN                                |   ^   | n1795               | INVX4  | 0.001 |   1.258 |   11.279 | 
     | U1801/OUT                               |   v   | n1794               | INVX4  | 0.672 |   1.930 |   11.951 | 
     | FE_OFC99_n1795/IN                       |   v   | n1794               | INVX4  | 0.007 |   1.938 |   11.958 | 
     | FE_OFC99_n1795/OUT                      |   ^   | FE_OFN99_n1795      | INVX4  | 0.715 |   2.653 |   12.673 | 
     | FE_OFC1096_n1795/IN                     |   ^   | FE_OFN99_n1795      | INVX1  | 0.005 |   2.658 |   12.678 | 
     | FE_OFC1096_n1795/OUT                    |   v   | FE_OFN1096_n1795    | INVX1  | 1.199 |   3.857 |   13.877 | 
     | FE_OFC1097_n1795/IN                     |   v   | FE_OFN1096_n1795    | INVX8  | 0.001 |   3.858 |   13.879 | 
     | FE_OFC1097_n1795/OUT                    |   ^   | FE_OFN1097_n1795    | INVX8  | 1.209 |   5.067 |   15.087 | 
     | FE_OFC368_n1794/IN                      |   ^   | FE_OFN1097_n1795    | INVX8  | 0.048 |   5.115 |   15.135 | 
     | FE_OFC368_n1794/OUT                     |   v   | FE_OFN368_n1794     | INVX8  | 0.983 |   6.098 |   16.119 | 
     | u_adder_cntrl/U601/IN                   |   v   | FE_OFN368_n1794     | INVX4  | 0.014 |   6.112 |   16.133 | 
     | u_adder_cntrl/U601/OUT                  |   ^   | u_adder_cntrl/n265  | INVX4  | 1.012 |   7.124 |   17.145 | 
     | u_adder_cntrl/U994/IN1                  |   ^   | u_adder_cntrl/n265  | NOR2X1 | 0.002 |   7.125 |   17.146 | 
     | u_adder_cntrl/U994/OUT                  |   v   | u_adder_cntrl/n843  | NOR2X1 | 1.199 |   8.324 |   18.345 | 
     | u_adder_cntrl/U586/IN1                  |   v   | u_adder_cntrl/n843  | NANDX2 | 0.000 |   8.324 |   18.345 | 
     | u_adder_cntrl/U586/OUT                  |   ^   | u_adder_cntrl/n1071 | NANDX2 | 1.094 |   9.418 |   19.439 | 
     | u_adder_cntrl/U355/IN                   |   ^   | u_adder_cntrl/n1071 | INVX4  | 0.001 |   9.419 |   19.440 | 
     | u_adder_cntrl/U355/OUT                  |   v   | u_adder_cntrl/n745  | INVX4  | 1.274 |  10.694 |   20.714 | 
     | u_adder_cntrl/U1013/IN1                 |   v   | u_adder_cntrl/n745  | AOI22  | 0.014 |  10.708 |   20.728 | 
     | u_adder_cntrl/U1013/OUT                 |   ^   | u_adder_cntrl/n864  | AOI22  | 0.838 |  11.546 |   21.566 | 
     | u_adder_cntrl/U1014/IN3                 |   ^   | u_adder_cntrl/n864  | OAI21  | 0.000 |  11.546 |   21.566 | 
     | u_adder_cntrl/U1014/OUT                 |   v   | u_adder_cntrl/n1149 | OAI21  | 0.635 |  12.181 |   22.201 | 
     | u_adder_cntrl/Op1_Mantissa_reg_reg_2_/D |   v   | u_adder_cntrl/n1149 | DFFRX1 | 0.000 |  12.181 |   22.202 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.210 |   -9.811 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -9.811 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -9.333 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -9.330 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |   -8.867 | 
     | CLK__L3_I2/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.002 |   1.155 |   -8.865 | 
     | CLK__L3_I2/OUT                            |   ^   | CLK__L3_N2  | BUF8X  | 0.450 |   1.606 |   -8.415 | 
     | CLK__L4_I14/IN                            |   ^   | CLK__L3_N2  | BUF8X  | 0.002 |   1.608 |   -8.413 | 
     | CLK__L4_I14/OUT                           |   ^   | CLK__L4_N14 | BUF8X  | 0.510 |   2.118 |   -7.903 | 
     | CLK__L5_I52/IN                            |   ^   | CLK__L4_N14 | BUF8X  | 0.007 |   2.125 |   -7.896 | 
     | CLK__L5_I52/OUT                           |   ^   | CLK__L5_N52 | BUF8X  | 0.528 |   2.653 |   -7.368 | 
     | u_adder_cntrl/Op1_Mantissa_reg_reg_2_/CLK |   ^   | CLK__L5_N52 | DFFRX1 | 0.003 |   2.655 |   -7.365 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin u_adder_cntrl/Final_Exponent_reg_reg_4_/CLK 
Endpoint:   u_adder_cntrl/Final_Exponent_reg_reg_4_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.719
- Setup                         0.372
+ Phase Shift                  20.000
= Required Time                22.346
- Arrival Time                 12.301
= Slack Time                   10.045
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.399
     = Beginpoint Arrival Time            0.599
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                           |       |                     |         |       |  Time   |   Time   | 
     |-------------------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                                      |   v   | RSTn                |         |       |   0.599 |   10.644 | 
     | U1792/IN                                  |   v   | RSTn                | INVX4   | 0.000 |   0.599 |   10.644 | 
     | U1792/OUT                                 |   ^   | n1795               | INVX4   | 0.658 |   1.257 |   11.303 | 
     | U1801/IN                                  |   ^   | n1795               | INVX4   | 0.001 |   1.258 |   11.304 | 
     | U1801/OUT                                 |   v   | n1794               | INVX4   | 0.672 |   1.930 |   11.976 | 
     | FE_OFC99_n1795/IN                         |   v   | n1794               | INVX4   | 0.007 |   1.938 |   11.983 | 
     | FE_OFC99_n1795/OUT                        |   ^   | FE_OFN99_n1795      | INVX4   | 0.715 |   2.653 |   12.698 | 
     | FE_OFC1096_n1795/IN                       |   ^   | FE_OFN99_n1795      | INVX1   | 0.005 |   2.658 |   12.703 | 
     | FE_OFC1096_n1795/OUT                      |   v   | FE_OFN1096_n1795    | INVX1   | 1.199 |   3.857 |   13.902 | 
     | FE_OFC1097_n1795/IN                       |   v   | FE_OFN1096_n1795    | INVX8   | 0.001 |   3.858 |   13.904 | 
     | FE_OFC1097_n1795/OUT                      |   ^   | FE_OFN1097_n1795    | INVX8   | 1.209 |   5.067 |   15.112 | 
     | FE_OFC368_n1794/IN                        |   ^   | FE_OFN1097_n1795    | INVX8   | 0.048 |   5.115 |   15.160 | 
     | FE_OFC368_n1794/OUT                       |   v   | FE_OFN368_n1794     | INVX8   | 0.983 |   6.098 |   16.143 | 
     | u_adder_cntrl/U601/IN                     |   v   | FE_OFN368_n1794     | INVX4   | 0.014 |   6.112 |   16.158 | 
     | u_adder_cntrl/U601/OUT                    |   ^   | u_adder_cntrl/n265  | INVX4   | 1.012 |   7.124 |   17.169 | 
     | u_adder_cntrl/U994/IN1                    |   ^   | u_adder_cntrl/n265  | NOR2X1  | 0.002 |   7.125 |   17.171 | 
     | u_adder_cntrl/U994/OUT                    |   v   | u_adder_cntrl/n843  | NOR2X1  | 1.199 |   8.324 |   18.369 | 
     | u_adder_cntrl/U586/IN1                    |   v   | u_adder_cntrl/n843  | NANDX2  | 0.000 |   8.324 |   18.370 | 
     | u_adder_cntrl/U586/OUT                    |   ^   | u_adder_cntrl/n1071 | NANDX2  | 1.094 |   9.418 |   19.464 | 
     | u_adder_cntrl/U355/IN                     |   ^   | u_adder_cntrl/n1071 | INVX4   | 0.001 |   9.419 |   19.464 | 
     | u_adder_cntrl/U355/OUT                    |   v   | u_adder_cntrl/n745  | INVX4   | 1.274 |  10.693 |   20.739 | 
     | u_adder_cntrl/U510/IN2                    |   v   | u_adder_cntrl/n745  | NAND2X1 | 0.007 |  10.700 |   20.746 | 
     | u_adder_cntrl/U510/OUT                    |   ^   | u_adder_cntrl/n544  | NAND2X1 | 1.035 |  11.735 |   21.780 | 
     | u_adder_cntrl/U785/IN2                    |   ^   | u_adder_cntrl/n544  | NAND3X1 | 0.001 |  11.736 |   21.781 | 
     | u_adder_cntrl/U785/OUT                    |   v   | u_adder_cntrl/n1160 | NAND3X1 | 0.565 |  12.301 |   22.346 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_4_/D |   v   | u_adder_cntrl/n1160 | DFFRX1  | 0.000 |  12.301 |   22.346 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                             |       |             |        |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK         |        |       |   0.210 |   -9.835 | 
     | CLK__L1_I0/IN                               |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -9.835 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -9.358 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -9.354 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |   -8.892 | 
     | CLK__L3_I1/IN                               |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.159 |   -8.886 | 
     | CLK__L3_I1/OUT                              |   ^   | CLK__L3_N1  | BUF8X  | 0.436 |   1.595 |   -8.450 | 
     | CLK__L4_I10/IN                              |   ^   | CLK__L3_N1  | BUF8X  | 0.001 |   1.596 |   -8.449 | 
     | CLK__L4_I10/OUT                             |   ^   | CLK__L4_N10 | BUF8X  | 0.518 |   2.114 |   -7.931 | 
     | CLK__L5_I26/IN                              |   ^   | CLK__L4_N10 | BUF8X  | 0.015 |   2.129 |   -7.916 | 
     | CLK__L5_I26/OUT                             |   ^   | CLK__L5_N26 | BUF8X  | 0.582 |   2.711 |   -7.334 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_4_/CLK |   ^   | CLK__L5_N26 | DFFRX1 | 0.008 |   2.719 |   -7.327 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin u_adder_cntrl/Final_Exponent_reg_reg_3_/CLK 
Endpoint:   u_adder_cntrl/Final_Exponent_reg_reg_3_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.761
- Setup                         0.400
+ Phase Shift                  20.000
= Required Time                22.361
- Arrival Time                 12.308
= Slack Time                   10.053
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.399
     = Beginpoint Arrival Time            0.599
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                           |       |                     |         |       |  Time   |   Time   | 
     |-------------------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                                      |   v   | RSTn                |         |       |   0.599 |   10.652 | 
     | U1792/IN                                  |   v   | RSTn                | INVX4   | 0.000 |   0.599 |   10.652 | 
     | U1792/OUT                                 |   ^   | n1795               | INVX4   | 0.658 |   1.257 |   11.311 | 
     | U1801/IN                                  |   ^   | n1795               | INVX4   | 0.001 |   1.258 |   11.312 | 
     | U1801/OUT                                 |   v   | n1794               | INVX4   | 0.672 |   1.930 |   11.984 | 
     | FE_OFC99_n1795/IN                         |   v   | n1794               | INVX4   | 0.007 |   1.938 |   11.991 | 
     | FE_OFC99_n1795/OUT                        |   ^   | FE_OFN99_n1795      | INVX4   | 0.715 |   2.653 |   12.706 | 
     | FE_OFC1096_n1795/IN                       |   ^   | FE_OFN99_n1795      | INVX1   | 0.005 |   2.658 |   12.711 | 
     | FE_OFC1096_n1795/OUT                      |   v   | FE_OFN1096_n1795    | INVX1   | 1.199 |   3.857 |   13.910 | 
     | FE_OFC1097_n1795/IN                       |   v   | FE_OFN1096_n1795    | INVX8   | 0.001 |   3.858 |   13.912 | 
     | FE_OFC1097_n1795/OUT                      |   ^   | FE_OFN1097_n1795    | INVX8   | 1.209 |   5.067 |   15.120 | 
     | FE_OFC368_n1794/IN                        |   ^   | FE_OFN1097_n1795    | INVX8   | 0.048 |   5.115 |   15.168 | 
     | FE_OFC368_n1794/OUT                       |   v   | FE_OFN368_n1794     | INVX8   | 0.983 |   6.098 |   16.151 | 
     | u_adder_cntrl/U601/IN                     |   v   | FE_OFN368_n1794     | INVX4   | 0.014 |   6.112 |   16.166 | 
     | u_adder_cntrl/U601/OUT                    |   ^   | u_adder_cntrl/n265  | INVX4   | 1.012 |   7.124 |   17.177 | 
     | u_adder_cntrl/U994/IN1                    |   ^   | u_adder_cntrl/n265  | NOR2X1  | 0.002 |   7.126 |   17.179 | 
     | u_adder_cntrl/U994/OUT                    |   v   | u_adder_cntrl/n843  | NOR2X1  | 1.199 |   8.324 |   18.377 | 
     | u_adder_cntrl/U586/IN1                    |   v   | u_adder_cntrl/n843  | NANDX2  | 0.000 |   8.324 |   18.378 | 
     | u_adder_cntrl/U586/OUT                    |   ^   | u_adder_cntrl/n1071 | NANDX2  | 1.094 |   9.418 |   19.472 | 
     | u_adder_cntrl/U355/IN                     |   ^   | u_adder_cntrl/n1071 | INVX4   | 0.001 |   9.419 |   19.472 | 
     | u_adder_cntrl/U355/OUT                    |   v   | u_adder_cntrl/n745  | INVX4   | 1.274 |  10.693 |   20.747 | 
     | u_adder_cntrl/U509/IN2                    |   v   | u_adder_cntrl/n745  | NAND2X1 | 0.007 |  10.700 |   20.753 | 
     | u_adder_cntrl/U509/OUT                    |   ^   | u_adder_cntrl/n626  | NAND2X1 | 0.967 |  11.667 |   21.720 | 
     | u_adder_cntrl/U826/IN2                    |   ^   | u_adder_cntrl/n626  | NAND3X1 | 0.000 |  11.667 |   21.720 | 
     | u_adder_cntrl/U826/OUT                    |   v   | u_adder_cntrl/n1159 | NAND3X1 | 0.641 |  12.308 |   22.361 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_3_/D |   v   | u_adder_cntrl/n1159 | DFFRX1  | 0.000 |  12.308 |   22.361 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                             |       |             |        |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK         |        |       |   0.210 |   -9.843 | 
     | CLK__L1_I0/IN                               |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -9.843 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -9.366 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -9.362 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |   -8.900 | 
     | CLK__L3_I1/IN                               |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.159 |   -8.894 | 
     | CLK__L3_I1/OUT                              |   ^   | CLK__L3_N1  | BUF8X  | 0.436 |   1.595 |   -8.458 | 
     | CLK__L4_I7/IN                               |   ^   | CLK__L3_N1  | BUF8X  | 0.001 |   1.596 |   -8.457 | 
     | CLK__L4_I7/OUT                              |   ^   | CLK__L4_N7  | BUF8X  | 0.524 |   2.121 |   -7.933 | 
     | CLK__L5_I16/IN                              |   ^   | CLK__L4_N7  | BUF8X  | 0.013 |   2.134 |   -7.920 | 
     | CLK__L5_I16/OUT                             |   ^   | CLK__L5_N16 | BUF8X  | 0.624 |   2.758 |   -7.296 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_3_/CLK |   ^   | CLK__L5_N16 | DFFRX1 | 0.003 |   2.761 |   -7.293 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin u_adder_cntrl/Op1_Mantissa_reg_reg_1_/CLK 
Endpoint:   u_adder_cntrl/Op1_Mantissa_reg_reg_1_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.692
- Setup                         0.429
+ Phase Shift                  20.000
= Required Time                22.264
- Arrival Time                 12.200
= Slack Time                   10.064
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.399
     = Beginpoint Arrival Time            0.599
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |         Net         |  Cell  | Delay | Arrival | Required | 
     |                                         |       |                     |        |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------+--------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                |        |       |   0.599 |   10.663 | 
     | U1792/IN                                |   v   | RSTn                | INVX4  | 0.000 |   0.599 |   10.663 | 
     | U1792/OUT                               |   ^   | n1795               | INVX4  | 0.658 |   1.257 |   11.321 | 
     | U1801/IN                                |   ^   | n1795               | INVX4  | 0.001 |   1.258 |   11.322 | 
     | U1801/OUT                               |   v   | n1794               | INVX4  | 0.672 |   1.931 |   11.994 | 
     | FE_OFC99_n1795/IN                       |   v   | n1794               | INVX4  | 0.007 |   1.938 |   12.002 | 
     | FE_OFC99_n1795/OUT                      |   ^   | FE_OFN99_n1795      | INVX4  | 0.715 |   2.653 |   12.717 | 
     | FE_OFC1096_n1795/IN                     |   ^   | FE_OFN99_n1795      | INVX1  | 0.005 |   2.658 |   12.722 | 
     | FE_OFC1096_n1795/OUT                    |   v   | FE_OFN1096_n1795    | INVX1  | 1.199 |   3.857 |   13.921 | 
     | FE_OFC1097_n1795/IN                     |   v   | FE_OFN1096_n1795    | INVX8  | 0.001 |   3.858 |   13.922 | 
     | FE_OFC1097_n1795/OUT                    |   ^   | FE_OFN1097_n1795    | INVX8  | 1.209 |   5.067 |   15.131 | 
     | FE_OFC368_n1794/IN                      |   ^   | FE_OFN1097_n1795    | INVX8  | 0.048 |   5.115 |   15.179 | 
     | FE_OFC368_n1794/OUT                     |   v   | FE_OFN368_n1794     | INVX8  | 0.983 |   6.098 |   16.162 | 
     | u_adder_cntrl/U601/IN                   |   v   | FE_OFN368_n1794     | INVX4  | 0.014 |   6.112 |   16.176 | 
     | u_adder_cntrl/U601/OUT                  |   ^   | u_adder_cntrl/n265  | INVX4  | 1.012 |   7.124 |   17.188 | 
     | u_adder_cntrl/U994/IN1                  |   ^   | u_adder_cntrl/n265  | NOR2X1 | 0.002 |   7.126 |   17.189 | 
     | u_adder_cntrl/U994/OUT                  |   v   | u_adder_cntrl/n843  | NOR2X1 | 1.199 |   8.324 |   18.388 | 
     | u_adder_cntrl/U586/IN1                  |   v   | u_adder_cntrl/n843  | NANDX2 | 0.000 |   8.324 |   18.388 | 
     | u_adder_cntrl/U586/OUT                  |   ^   | u_adder_cntrl/n1071 | NANDX2 | 1.094 |   9.418 |   19.482 | 
     | u_adder_cntrl/U355/IN                   |   ^   | u_adder_cntrl/n1071 | INVX4  | 0.001 |   9.419 |   19.483 | 
     | u_adder_cntrl/U355/OUT                  |   v   | u_adder_cntrl/n745  | INVX4  | 1.274 |  10.694 |   20.757 | 
     | u_adder_cntrl/U1011/IN1                 |   v   | u_adder_cntrl/n745  | AOI22  | 0.014 |  10.708 |   20.772 | 
     | u_adder_cntrl/U1011/OUT                 |   ^   | u_adder_cntrl/n863  | AOI22  | 0.865 |  11.572 |   21.636 | 
     | u_adder_cntrl/U1012/IN3                 |   ^   | u_adder_cntrl/n863  | OAI21  | 0.000 |  11.572 |   21.636 | 
     | u_adder_cntrl/U1012/OUT                 |   v   | u_adder_cntrl/n1150 | OAI21  | 0.627 |  12.200 |   22.263 | 
     | u_adder_cntrl/Op1_Mantissa_reg_reg_1_/D |   v   | u_adder_cntrl/n1150 | DFFRX1 | 0.000 |  12.200 |   22.264 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.210 |   -9.854 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -9.854 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -9.376 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -9.373 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |   -8.910 | 
     | CLK__L3_I2/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.002 |   1.155 |   -8.909 | 
     | CLK__L3_I2/OUT                            |   ^   | CLK__L3_N2  | BUF8X  | 0.450 |   1.606 |   -8.458 | 
     | CLK__L4_I14/IN                            |   ^   | CLK__L3_N2  | BUF8X  | 0.002 |   1.608 |   -8.456 | 
     | CLK__L4_I14/OUT                           |   ^   | CLK__L4_N14 | BUF8X  | 0.510 |   2.118 |   -7.946 | 
     | CLK__L5_I51/IN                            |   ^   | CLK__L4_N14 | BUF8X  | 0.006 |   2.124 |   -7.940 | 
     | CLK__L5_I51/OUT                           |   ^   | CLK__L5_N51 | BUF8X  | 0.566 |   2.691 |   -7.373 | 
     | u_adder_cntrl/Op1_Mantissa_reg_reg_1_/CLK |   ^   | CLK__L5_N51 | DFFRX1 | 0.001 |   2.692 |   -7.372 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin u_adder_cntrl/Op1_Mantissa_reg_reg_5_/CLK 
Endpoint:   u_adder_cntrl/Op1_Mantissa_reg_reg_5_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.693
- Setup                         0.440
+ Phase Shift                  20.000
= Required Time                22.253
- Arrival Time                 12.175
= Slack Time                   10.078
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.399
     = Beginpoint Arrival Time            0.599
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |         Net         |  Cell  | Delay | Arrival | Required | 
     |                                         |       |                     |        |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------+--------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                |        |       |   0.599 |   10.677 | 
     | U1792/IN                                |   v   | RSTn                | INVX4  | 0.000 |   0.599 |   10.677 | 
     | U1792/OUT                               |   ^   | n1795               | INVX4  | 0.658 |   1.257 |   11.335 | 
     | U1801/IN                                |   ^   | n1795               | INVX4  | 0.001 |   1.258 |   11.336 | 
     | U1801/OUT                               |   v   | n1794               | INVX4  | 0.672 |   1.930 |   12.008 | 
     | FE_OFC99_n1795/IN                       |   v   | n1794               | INVX4  | 0.007 |   1.938 |   12.016 | 
     | FE_OFC99_n1795/OUT                      |   ^   | FE_OFN99_n1795      | INVX4  | 0.715 |   2.653 |   12.730 | 
     | FE_OFC1096_n1795/IN                     |   ^   | FE_OFN99_n1795      | INVX1  | 0.005 |   2.658 |   12.736 | 
     | FE_OFC1096_n1795/OUT                    |   v   | FE_OFN1096_n1795    | INVX1  | 1.199 |   3.857 |   13.934 | 
     | FE_OFC1097_n1795/IN                     |   v   | FE_OFN1096_n1795    | INVX8  | 0.001 |   3.858 |   13.936 | 
     | FE_OFC1097_n1795/OUT                    |   ^   | FE_OFN1097_n1795    | INVX8  | 1.209 |   5.067 |   15.145 | 
     | FE_OFC368_n1794/IN                      |   ^   | FE_OFN1097_n1795    | INVX8  | 0.048 |   5.115 |   15.193 | 
     | FE_OFC368_n1794/OUT                     |   v   | FE_OFN368_n1794     | INVX8  | 0.983 |   6.098 |   16.176 | 
     | u_adder_cntrl/U601/IN                   |   v   | FE_OFN368_n1794     | INVX4  | 0.014 |   6.112 |   16.190 | 
     | u_adder_cntrl/U601/OUT                  |   ^   | u_adder_cntrl/n265  | INVX4  | 1.012 |   7.124 |   17.202 | 
     | u_adder_cntrl/U994/IN1                  |   ^   | u_adder_cntrl/n265  | NOR2X1 | 0.002 |   7.125 |   17.203 | 
     | u_adder_cntrl/U994/OUT                  |   v   | u_adder_cntrl/n843  | NOR2X1 | 1.199 |   8.324 |   18.402 | 
     | u_adder_cntrl/U586/IN1                  |   v   | u_adder_cntrl/n843  | NANDX2 | 0.000 |   8.324 |   18.402 | 
     | u_adder_cntrl/U586/OUT                  |   ^   | u_adder_cntrl/n1071 | NANDX2 | 1.094 |   9.418 |   19.496 | 
     | u_adder_cntrl/U355/IN                   |   ^   | u_adder_cntrl/n1071 | INVX4  | 0.001 |   9.419 |   19.497 | 
     | u_adder_cntrl/U355/OUT                  |   v   | u_adder_cntrl/n745  | INVX4  | 1.274 |  10.693 |   20.771 | 
     | u_adder_cntrl/U1019/IN1                 |   v   | u_adder_cntrl/n745  | AOI22  | 0.014 |  10.708 |   20.786 | 
     | u_adder_cntrl/U1019/OUT                 |   ^   | u_adder_cntrl/n867  | AOI22  | 0.820 |  11.528 |   21.606 | 
     | u_adder_cntrl/U1020/IN3                 |   ^   | u_adder_cntrl/n867  | OAI21  | 0.000 |  11.529 |   21.606 | 
     | u_adder_cntrl/U1020/OUT                 |   v   | u_adder_cntrl/n1146 | OAI21  | 0.646 |  12.175 |   22.252 | 
     | u_adder_cntrl/Op1_Mantissa_reg_reg_5_/D |   v   | u_adder_cntrl/n1146 | DFFRX1 | 0.000 |  12.175 |   22.253 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.210 |   -9.868 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -9.868 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -9.390 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -9.387 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |   -8.924 | 
     | CLK__L3_I2/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.002 |   1.155 |   -8.922 | 
     | CLK__L3_I2/OUT                            |   ^   | CLK__L3_N2  | BUF8X  | 0.450 |   1.606 |   -8.472 | 
     | CLK__L4_I14/IN                            |   ^   | CLK__L3_N2  | BUF8X  | 0.002 |   1.608 |   -8.470 | 
     | CLK__L4_I14/OUT                           |   ^   | CLK__L4_N14 | BUF8X  | 0.510 |   2.118 |   -7.960 | 
     | CLK__L5_I50/IN                            |   ^   | CLK__L4_N14 | BUF8X  | 0.007 |   2.125 |   -7.953 | 
     | CLK__L5_I50/OUT                           |   ^   | CLK__L5_N50 | BUF8X  | 0.564 |   2.689 |   -7.388 | 
     | u_adder_cntrl/Op1_Mantissa_reg_reg_5_/CLK |   ^   | CLK__L5_N50 | DFFRX1 | 0.004 |   2.693 |   -7.385 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin u_adder_cntrl/Op1_Sign_reg_reg/CLK 
Endpoint:   u_adder_cntrl/Op1_Sign_reg_reg/D (v) checked with  leading edge of 
'CLK'
Beginpoint: RSTn                             (v) triggered by  leading edge of 
'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.675
- Setup                         0.451
+ Phase Shift                  20.000
= Required Time                22.224
- Arrival Time                 12.142
= Slack Time                   10.081
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.399
     = Beginpoint Arrival Time            0.599
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net         |  Cell  | Delay | Arrival | Required | 
     |                                  |       |                     |        |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------------+--------+-------+---------+----------| 
     | RSTn                             |   v   | RSTn                |        |       |   0.599 |   10.680 | 
     | U1792/IN                         |   v   | RSTn                | INVX4  | 0.000 |   0.599 |   10.680 | 
     | U1792/OUT                        |   ^   | n1795               | INVX4  | 0.658 |   1.257 |   11.339 | 
     | U1801/IN                         |   ^   | n1795               | INVX4  | 0.001 |   1.258 |   11.340 | 
     | U1801/OUT                        |   v   | n1794               | INVX4  | 0.672 |   1.930 |   12.012 | 
     | FE_OFC99_n1795/IN                |   v   | n1794               | INVX4  | 0.007 |   1.938 |   12.019 | 
     | FE_OFC99_n1795/OUT               |   ^   | FE_OFN99_n1795      | INVX4  | 0.715 |   2.653 |   12.734 | 
     | FE_OFC1096_n1795/IN              |   ^   | FE_OFN99_n1795      | INVX1  | 0.005 |   2.658 |   12.739 | 
     | FE_OFC1096_n1795/OUT             |   v   | FE_OFN1096_n1795    | INVX1  | 1.199 |   3.857 |   13.938 | 
     | FE_OFC1097_n1795/IN              |   v   | FE_OFN1096_n1795    | INVX8  | 0.001 |   3.858 |   13.940 | 
     | FE_OFC1097_n1795/OUT             |   ^   | FE_OFN1097_n1795    | INVX8  | 1.209 |   5.067 |   15.148 | 
     | FE_OFC368_n1794/IN               |   ^   | FE_OFN1097_n1795    | INVX8  | 0.048 |   5.115 |   15.196 | 
     | FE_OFC368_n1794/OUT              |   v   | FE_OFN368_n1794     | INVX8  | 0.983 |   6.098 |   16.179 | 
     | u_adder_cntrl/U601/IN            |   v   | FE_OFN368_n1794     | INVX4  | 0.014 |   6.112 |   16.194 | 
     | u_adder_cntrl/U601/OUT           |   ^   | u_adder_cntrl/n265  | INVX4  | 1.012 |   7.124 |   17.205 | 
     | u_adder_cntrl/U994/IN1           |   ^   | u_adder_cntrl/n265  | NOR2X1 | 0.002 |   7.125 |   17.207 | 
     | u_adder_cntrl/U994/OUT           |   v   | u_adder_cntrl/n843  | NOR2X1 | 1.199 |   8.324 |   18.405 | 
     | u_adder_cntrl/U586/IN1           |   v   | u_adder_cntrl/n843  | NANDX2 | 0.000 |   8.324 |   18.406 | 
     | u_adder_cntrl/U586/OUT           |   ^   | u_adder_cntrl/n1071 | NANDX2 | 1.094 |   9.418 |   19.500 | 
     | u_adder_cntrl/U355/IN            |   ^   | u_adder_cntrl/n1071 | INVX4  | 0.001 |   9.419 |   19.500 | 
     | u_adder_cntrl/U355/OUT           |   v   | u_adder_cntrl/n745  | INVX4  | 1.274 |  10.693 |   20.775 | 
     | u_adder_cntrl/U1030/IN1          |   v   | u_adder_cntrl/n745  | AOI22  | 0.004 |  10.698 |   20.779 | 
     | u_adder_cntrl/U1030/OUT          |   ^   | u_adder_cntrl/n876  | AOI22  | 0.793 |  11.490 |   21.572 | 
     | u_adder_cntrl/U1031/IN3          |   ^   | u_adder_cntrl/n876  | OAI21  | 0.000 |  11.491 |   21.572 | 
     | u_adder_cntrl/U1031/OUT          |   v   | u_adder_cntrl/n1143 | OAI21  | 0.651 |  12.142 |   22.224 | 
     | u_adder_cntrl/Op1_Sign_reg_reg/D |   v   | u_adder_cntrl/n1143 | DFFRX1 | 0.000 |  12.142 |   22.224 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                                    |       |            |        |       |  Time   |   Time   | 
     |------------------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                                |   ^   | CLK        |        |       |   0.210 |   -9.871 | 
     | CLK__L1_I0/IN                      |   ^   | CLK        | BUF8X  | 0.000 |   0.210 |   -9.871 | 
     | CLK__L1_I0/OUT                     |   ^   | CLK__L1_N0 | BUF8X  | 0.478 |   0.688 |   -9.394 | 
     | CLK__L2_I0/IN                      |   ^   | CLK__L1_N0 | BUF8X  | 0.003 |   0.691 |   -9.390 | 
     | CLK__L2_I0/OUT                     |   ^   | CLK__L2_N0 | BUF8X  | 0.462 |   1.153 |   -8.928 | 
     | CLK__L3_I0/IN                      |   ^   | CLK__L2_N0 | BUF8X  | 0.005 |   1.159 |   -8.922 | 
     | CLK__L3_I0/OUT                     |   ^   | CLK__L3_N0 | BUF8X  | 0.490 |   1.649 |   -8.433 | 
     | CLK__L4_I5/IN                      |   ^   | CLK__L3_N0 | BUF8X  | 0.001 |   1.650 |   -8.432 | 
     | CLK__L4_I5/OUT                     |   ^   | CLK__L4_N5 | BUF8X  | 0.513 |   2.163 |   -7.918 | 
     | CLK__L5_I9/IN                      |   ^   | CLK__L4_N5 | BUF8X  | 0.007 |   2.170 |   -7.912 | 
     | CLK__L5_I9/OUT                     |   ^   | CLK__L5_N9 | BUF8X  | 0.504 |   2.674 |   -7.407 | 
     | u_adder_cntrl/Op1_Sign_reg_reg/CLK |   ^   | CLK__L5_N9 | DFFRX1 | 0.000 |   2.675 |   -7.407 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin u_adder_cntrl/Final_Exponent_reg_reg_1_/CLK 
Endpoint:   u_adder_cntrl/Final_Exponent_reg_reg_1_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.719
- Setup                         0.375
+ Phase Shift                  20.000
= Required Time                22.344
- Arrival Time                 12.236
= Slack Time                   10.108
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.399
     = Beginpoint Arrival Time            0.599
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                           |       |                     |         |       |  Time   |   Time   | 
     |-------------------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                                      |   v   | RSTn                |         |       |   0.599 |   10.707 | 
     | U1792/IN                                  |   v   | RSTn                | INVX4   | 0.000 |   0.599 |   10.707 | 
     | U1792/OUT                                 |   ^   | n1795               | INVX4   | 0.658 |   1.257 |   11.365 | 
     | U1801/IN                                  |   ^   | n1795               | INVX4   | 0.001 |   1.258 |   11.366 | 
     | U1801/OUT                                 |   v   | n1794               | INVX4   | 0.672 |   1.931 |   12.038 | 
     | FE_OFC99_n1795/IN                         |   v   | n1794               | INVX4   | 0.007 |   1.938 |   12.045 | 
     | FE_OFC99_n1795/OUT                        |   ^   | FE_OFN99_n1795      | INVX4   | 0.715 |   2.653 |   12.760 | 
     | FE_OFC1096_n1795/IN                       |   ^   | FE_OFN99_n1795      | INVX1   | 0.005 |   2.658 |   12.765 | 
     | FE_OFC1096_n1795/OUT                      |   v   | FE_OFN1096_n1795    | INVX1   | 1.199 |   3.857 |   13.964 | 
     | FE_OFC1097_n1795/IN                       |   v   | FE_OFN1096_n1795    | INVX8   | 0.001 |   3.858 |   13.966 | 
     | FE_OFC1097_n1795/OUT                      |   ^   | FE_OFN1097_n1795    | INVX8   | 1.209 |   5.067 |   15.174 | 
     | FE_OFC368_n1794/IN                        |   ^   | FE_OFN1097_n1795    | INVX8   | 0.048 |   5.115 |   15.222 | 
     | FE_OFC368_n1794/OUT                       |   v   | FE_OFN368_n1794     | INVX8   | 0.983 |   6.098 |   16.206 | 
     | u_adder_cntrl/U601/IN                     |   v   | FE_OFN368_n1794     | INVX4   | 0.014 |   6.112 |   16.220 | 
     | u_adder_cntrl/U601/OUT                    |   ^   | u_adder_cntrl/n265  | INVX4   | 1.012 |   7.124 |   17.232 | 
     | u_adder_cntrl/U994/IN1                    |   ^   | u_adder_cntrl/n265  | NOR2X1  | 0.002 |   7.126 |   17.233 | 
     | u_adder_cntrl/U994/OUT                    |   v   | u_adder_cntrl/n843  | NOR2X1  | 1.199 |   8.324 |   18.432 | 
     | u_adder_cntrl/U586/IN1                    |   v   | u_adder_cntrl/n843  | NANDX2  | 0.000 |   8.324 |   18.432 | 
     | u_adder_cntrl/U586/OUT                    |   ^   | u_adder_cntrl/n1071 | NANDX2  | 1.094 |   9.418 |   19.526 | 
     | u_adder_cntrl/U355/IN                     |   ^   | u_adder_cntrl/n1071 | INVX4   | 0.001 |   9.419 |   19.527 | 
     | u_adder_cntrl/U355/OUT                    |   v   | u_adder_cntrl/n745  | INVX4   | 1.274 |  10.694 |   20.801 | 
     | u_adder_cntrl/U507/IN2                    |   v   | u_adder_cntrl/n745  | NAND2X1 | 0.006 |  10.700 |   20.807 | 
     | u_adder_cntrl/U507/OUT                    |   ^   | u_adder_cntrl/n538  | NAND2X1 | 0.972 |  11.672 |   21.780 | 
     | u_adder_cntrl/U781/IN2                    |   ^   | u_adder_cntrl/n538  | NAND3X1 | 0.001 |  11.673 |   21.781 | 
     | u_adder_cntrl/U781/OUT                    |   v   | u_adder_cntrl/n1157 | NAND3X1 | 0.563 |  12.236 |   22.344 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_1_/D |   v   | u_adder_cntrl/n1157 | DFFRX1  | 0.000 |  12.236 |   22.344 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                             |       |             |        |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK         |        |       |   0.210 |   -9.898 | 
     | CLK__L1_I0/IN                               |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -9.898 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -9.420 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -9.417 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |   -8.954 | 
     | CLK__L3_I1/IN                               |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.159 |   -8.949 | 
     | CLK__L3_I1/OUT                              |   ^   | CLK__L3_N1  | BUF8X  | 0.436 |   1.595 |   -8.512 | 
     | CLK__L4_I10/IN                              |   ^   | CLK__L3_N1  | BUF8X  | 0.001 |   1.596 |   -8.511 | 
     | CLK__L4_I10/OUT                             |   ^   | CLK__L4_N10 | BUF8X  | 0.518 |   2.114 |   -7.993 | 
     | CLK__L5_I26/IN                              |   ^   | CLK__L4_N10 | BUF8X  | 0.015 |   2.129 |   -7.979 | 
     | CLK__L5_I26/OUT                             |   ^   | CLK__L5_N26 | BUF8X  | 0.582 |   2.711 |   -7.397 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_1_/CLK |   ^   | CLK__L5_N26 | DFFRX1 | 0.008 |   2.719 |   -7.389 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin u_adder_cntrl/Final_Exponent_reg_reg_2_/CLK 
Endpoint:   u_adder_cntrl/Final_Exponent_reg_reg_2_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.761
- Setup                         0.372
+ Phase Shift                  20.000
= Required Time                22.389
- Arrival Time                 12.252
= Slack Time                   10.137
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.399
     = Beginpoint Arrival Time            0.599
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                           |       |                     |         |       |  Time   |   Time   | 
     |-------------------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                                      |   v   | RSTn                |         |       |   0.599 |   10.736 | 
     | U1792/IN                                  |   v   | RSTn                | INVX4   | 0.000 |   0.599 |   10.736 | 
     | U1792/OUT                                 |   ^   | n1795               | INVX4   | 0.658 |   1.257 |   11.394 | 
     | U1801/IN                                  |   ^   | n1795               | INVX4   | 0.001 |   1.258 |   11.395 | 
     | U1801/OUT                                 |   v   | n1794               | INVX4   | 0.672 |   1.931 |   12.067 | 
     | FE_OFC99_n1795/IN                         |   v   | n1794               | INVX4   | 0.007 |   1.938 |   12.075 | 
     | FE_OFC99_n1795/OUT                        |   ^   | FE_OFN99_n1795      | INVX4   | 0.715 |   2.653 |   12.790 | 
     | FE_OFC1096_n1795/IN                       |   ^   | FE_OFN99_n1795      | INVX1   | 0.005 |   2.658 |   12.795 | 
     | FE_OFC1096_n1795/OUT                      |   v   | FE_OFN1096_n1795    | INVX1   | 1.199 |   3.857 |   13.994 | 
     | FE_OFC1097_n1795/IN                       |   v   | FE_OFN1096_n1795    | INVX8   | 0.001 |   3.858 |   13.995 | 
     | FE_OFC1097_n1795/OUT                      |   ^   | FE_OFN1097_n1795    | INVX8   | 1.209 |   5.067 |   15.204 | 
     | FE_OFC368_n1794/IN                        |   ^   | FE_OFN1097_n1795    | INVX8   | 0.048 |   5.115 |   15.252 | 
     | FE_OFC368_n1794/OUT                       |   v   | FE_OFN368_n1794     | INVX8   | 0.983 |   6.098 |   16.235 | 
     | u_adder_cntrl/U601/IN                     |   v   | FE_OFN368_n1794     | INVX4   | 0.014 |   6.112 |   16.249 | 
     | u_adder_cntrl/U601/OUT                    |   ^   | u_adder_cntrl/n265  | INVX4   | 1.012 |   7.124 |   17.261 | 
     | u_adder_cntrl/U994/IN1                    |   ^   | u_adder_cntrl/n265  | NOR2X1  | 0.002 |   7.126 |   17.262 | 
     | u_adder_cntrl/U994/OUT                    |   v   | u_adder_cntrl/n843  | NOR2X1  | 1.199 |   8.324 |   18.461 | 
     | u_adder_cntrl/U586/IN1                    |   v   | u_adder_cntrl/n843  | NANDX2  | 0.000 |   8.324 |   18.461 | 
     | u_adder_cntrl/U586/OUT                    |   ^   | u_adder_cntrl/n1071 | NANDX2  | 1.094 |   9.418 |   19.555 | 
     | u_adder_cntrl/U355/IN                     |   ^   | u_adder_cntrl/n1071 | INVX4   | 0.001 |   9.419 |   19.556 | 
     | u_adder_cntrl/U355/OUT                    |   v   | u_adder_cntrl/n745  | INVX4   | 1.274 |  10.694 |   20.830 | 
     | u_adder_cntrl/U508/IN2                    |   v   | u_adder_cntrl/n745  | NAND2X1 | 0.006 |  10.699 |   20.836 | 
     | u_adder_cntrl/U508/OUT                    |   ^   | u_adder_cntrl/n541  | NAND2X1 | 0.970 |  11.670 |   21.807 | 
     | u_adder_cntrl/U783/IN2                    |   ^   | u_adder_cntrl/n541  | NAND3X1 | 0.001 |  11.670 |   21.807 | 
     | u_adder_cntrl/U783/OUT                    |   v   | u_adder_cntrl/n1158 | NAND3X1 | 0.581 |  12.252 |   22.389 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_2_/D |   v   | u_adder_cntrl/n1158 | DFFRX1  | 0.000 |  12.252 |   22.389 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                             |       |             |        |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK         |        |       |   0.210 |   -9.927 | 
     | CLK__L1_I0/IN                               |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -9.927 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -9.449 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -9.446 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |   -8.983 | 
     | CLK__L3_I1/IN                               |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.159 |   -8.978 | 
     | CLK__L3_I1/OUT                              |   ^   | CLK__L3_N1  | BUF8X  | 0.436 |   1.595 |   -8.542 | 
     | CLK__L4_I7/IN                               |   ^   | CLK__L3_N1  | BUF8X  | 0.001 |   1.596 |   -8.541 | 
     | CLK__L4_I7/OUT                              |   ^   | CLK__L4_N7  | BUF8X  | 0.524 |   2.121 |   -8.016 | 
     | CLK__L5_I16/IN                              |   ^   | CLK__L4_N7  | BUF8X  | 0.013 |   2.134 |   -8.003 | 
     | CLK__L5_I16/OUT                             |   ^   | CLK__L5_N16 | BUF8X  | 0.624 |   2.758 |   -7.379 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_2_/CLK |   ^   | CLK__L5_N16 | DFFRX1 | 0.003 |   2.761 |   -7.376 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin u_adder_cntrl/Final_Exponent_reg_reg_0_/CLK 
Endpoint:   u_adder_cntrl/Final_Exponent_reg_reg_0_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                      (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.707
- Setup                         0.374
+ Phase Shift                  20.000
= Required Time                22.333
- Arrival Time                 12.180
= Slack Time                   10.153
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.399
     = Beginpoint Arrival Time            0.599
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                           |       |                     |         |       |  Time   |   Time   | 
     |-------------------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                                      |   v   | RSTn                |         |       |   0.599 |   10.752 | 
     | U1792/IN                                  |   v   | RSTn                | INVX4   | 0.000 |   0.599 |   10.752 | 
     | U1792/OUT                                 |   ^   | n1795               | INVX4   | 0.658 |   1.257 |   11.411 | 
     | U1801/IN                                  |   ^   | n1795               | INVX4   | 0.001 |   1.258 |   11.412 | 
     | U1801/OUT                                 |   v   | n1794               | INVX4   | 0.672 |   1.930 |   12.084 | 
     | FE_OFC99_n1795/IN                         |   v   | n1794               | INVX4   | 0.007 |   1.938 |   12.091 | 
     | FE_OFC99_n1795/OUT                        |   ^   | FE_OFN99_n1795      | INVX4   | 0.715 |   2.653 |   12.806 | 
     | FE_OFC1096_n1795/IN                       |   ^   | FE_OFN99_n1795      | INVX1   | 0.005 |   2.658 |   12.811 | 
     | FE_OFC1096_n1795/OUT                      |   v   | FE_OFN1096_n1795    | INVX1   | 1.199 |   3.857 |   14.010 | 
     | FE_OFC1097_n1795/IN                       |   v   | FE_OFN1096_n1795    | INVX8   | 0.001 |   3.858 |   14.012 | 
     | FE_OFC1097_n1795/OUT                      |   ^   | FE_OFN1097_n1795    | INVX8   | 1.209 |   5.067 |   15.220 | 
     | FE_OFC368_n1794/IN                        |   ^   | FE_OFN1097_n1795    | INVX8   | 0.048 |   5.115 |   15.268 | 
     | FE_OFC368_n1794/OUT                       |   v   | FE_OFN368_n1794     | INVX8   | 0.983 |   6.098 |   16.251 | 
     | u_adder_cntrl/U601/IN                     |   v   | FE_OFN368_n1794     | INVX4   | 0.014 |   6.112 |   16.266 | 
     | u_adder_cntrl/U601/OUT                    |   ^   | u_adder_cntrl/n265  | INVX4   | 1.012 |   7.124 |   17.277 | 
     | u_adder_cntrl/U994/IN1                    |   ^   | u_adder_cntrl/n265  | NOR2X1  | 0.002 |   7.125 |   17.279 | 
     | u_adder_cntrl/U994/OUT                    |   v   | u_adder_cntrl/n843  | NOR2X1  | 1.199 |   8.324 |   18.477 | 
     | u_adder_cntrl/U586/IN1                    |   v   | u_adder_cntrl/n843  | NANDX2  | 0.000 |   8.324 |   18.478 | 
     | u_adder_cntrl/U586/OUT                    |   ^   | u_adder_cntrl/n1071 | NANDX2  | 1.094 |   9.418 |   19.572 | 
     | u_adder_cntrl/U355/IN                     |   ^   | u_adder_cntrl/n1071 | INVX4   | 0.001 |   9.419 |   19.572 | 
     | u_adder_cntrl/U355/OUT                    |   v   | u_adder_cntrl/n745  | INVX4   | 1.274 |  10.693 |   20.847 | 
     | u_adder_cntrl/U437/IN2                    |   v   | u_adder_cntrl/n745  | NAND2X1 | 0.006 |  10.699 |   20.853 | 
     | u_adder_cntrl/U437/OUT                    |   ^   | u_adder_cntrl/n553  | NAND2X1 | 0.951 |  11.651 |   21.804 | 
     | u_adder_cntrl/U791/IN2                    |   ^   | u_adder_cntrl/n553  | NAND3X1 | 0.000 |  11.651 |   21.804 | 
     | u_adder_cntrl/U791/OUT                    |   v   | u_adder_cntrl/n1156 | NAND3X1 | 0.529 |  12.180 |   22.333 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_0_/D |   v   | u_adder_cntrl/n1156 | DFFRX1  | 0.000 |  12.180 |   22.333 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                             |       |             |        |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK         |        |       |   0.210 |   -9.943 | 
     | CLK__L1_I0/IN                               |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |   -9.943 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -9.466 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -9.462 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |   -9.000 | 
     | CLK__L3_I0/IN                               |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.159 |   -8.994 | 
     | CLK__L3_I0/OUT                              |   ^   | CLK__L3_N0  | BUF8X  | 0.490 |   1.649 |   -8.505 | 
     | CLK__L4_I5/IN                               |   ^   | CLK__L3_N0  | BUF8X  | 0.001 |   1.650 |   -8.504 | 
     | CLK__L4_I5/OUT                              |   ^   | CLK__L4_N5  | BUF8X  | 0.513 |   2.163 |   -7.990 | 
     | CLK__L5_I10/IN                              |   ^   | CLK__L4_N5  | BUF8X  | 0.009 |   2.172 |   -7.981 | 
     | CLK__L5_I10/OUT                             |   ^   | CLK__L5_N10 | BUF8X  | 0.528 |   2.700 |   -7.453 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_0_/CLK |   ^   | CLK__L5_N10 | DFFRX1 | 0.007 |   2.707 |   -7.447 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin u_adder_cntrl/Op2_Sign_reg_reg/CLK 
Endpoint:   u_adder_cntrl/Op2_Sign_reg_reg/D (v) checked with  leading edge of 
'CLK'
Beginpoint: RSTn                             (v) triggered by  leading edge of 
'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.675
- Setup                         0.450
+ Phase Shift                  20.000
= Required Time                22.225
- Arrival Time                 12.062
= Slack Time                   10.163
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.399
     = Beginpoint Arrival Time            0.599
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net         |  Cell  | Delay | Arrival | Required | 
     |                                  |       |                     |        |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------------+--------+-------+---------+----------| 
     | RSTn                             |   v   | RSTn                |        |       |   0.599 |   10.762 | 
     | U1792/IN                         |   v   | RSTn                | INVX4  | 0.000 |   0.599 |   10.762 | 
     | U1792/OUT                        |   ^   | n1795               | INVX4  | 0.658 |   1.257 |   11.420 | 
     | U1801/IN                         |   ^   | n1795               | INVX4  | 0.001 |   1.258 |   11.421 | 
     | U1801/OUT                        |   v   | n1794               | INVX4  | 0.672 |   1.930 |   12.093 | 
     | FE_OFC99_n1795/IN                |   v   | n1794               | INVX4  | 0.007 |   1.938 |   12.101 | 
     | FE_OFC99_n1795/OUT               |   ^   | FE_OFN99_n1795      | INVX4  | 0.715 |   2.653 |   12.816 | 
     | FE_OFC1096_n1795/IN              |   ^   | FE_OFN99_n1795      | INVX1  | 0.005 |   2.658 |   12.821 | 
     | FE_OFC1096_n1795/OUT             |   v   | FE_OFN1096_n1795    | INVX1  | 1.199 |   3.857 |   14.020 | 
     | FE_OFC1097_n1795/IN              |   v   | FE_OFN1096_n1795    | INVX8  | 0.001 |   3.858 |   14.021 | 
     | FE_OFC1097_n1795/OUT             |   ^   | FE_OFN1097_n1795    | INVX8  | 1.209 |   5.067 |   15.230 | 
     | FE_OFC368_n1794/IN               |   ^   | FE_OFN1097_n1795    | INVX8  | 0.048 |   5.115 |   15.278 | 
     | FE_OFC368_n1794/OUT              |   v   | FE_OFN368_n1794     | INVX8  | 0.983 |   6.098 |   16.261 | 
     | u_adder_cntrl/U601/IN            |   v   | FE_OFN368_n1794     | INVX4  | 0.014 |   6.112 |   16.275 | 
     | u_adder_cntrl/U601/OUT           |   ^   | u_adder_cntrl/n265  | INVX4  | 1.012 |   7.124 |   17.287 | 
     | u_adder_cntrl/U994/IN1           |   ^   | u_adder_cntrl/n265  | NOR2X1 | 0.002 |   7.125 |   17.288 | 
     | u_adder_cntrl/U994/OUT           |   v   | u_adder_cntrl/n843  | NOR2X1 | 1.199 |   8.324 |   18.487 | 
     | u_adder_cntrl/U586/IN1           |   v   | u_adder_cntrl/n843  | NANDX2 | 0.000 |   8.324 |   18.487 | 
     | u_adder_cntrl/U586/OUT           |   ^   | u_adder_cntrl/n1071 | NANDX2 | 1.094 |   9.418 |   19.581 | 
     | u_adder_cntrl/U355/IN            |   ^   | u_adder_cntrl/n1071 | INVX4  | 0.001 |   9.419 |   19.582 | 
     | u_adder_cntrl/U355/OUT           |   v   | u_adder_cntrl/n745  | INVX4  | 1.274 |  10.693 |   20.856 | 
     | u_adder_cntrl/U1007/IN1          |   v   | u_adder_cntrl/n745  | AOI22  | 0.004 |  10.697 |   20.860 | 
     | u_adder_cntrl/U1007/OUT          |   ^   | u_adder_cntrl/n861  | AOI22  | 0.756 |  11.453 |   21.616 | 
     | u_adder_cntrl/U1008/IN3          |   ^   | u_adder_cntrl/n861  | OAI21  | 0.000 |  11.453 |   21.616 | 
     | u_adder_cntrl/U1008/OUT          |   v   | u_adder_cntrl/n1152 | OAI21  | 0.609 |  12.062 |   22.225 | 
     | u_adder_cntrl/Op2_Sign_reg_reg/D |   v   | u_adder_cntrl/n1152 | DFFRX1 | 0.000 |  12.062 |   22.225 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                                    |       |            |        |       |  Time   |   Time   | 
     |------------------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                                |   ^   | CLK        |        |       |   0.210 |   -9.953 | 
     | CLK__L1_I0/IN                      |   ^   | CLK        | BUF8X  | 0.000 |   0.210 |   -9.953 | 
     | CLK__L1_I0/OUT                     |   ^   | CLK__L1_N0 | BUF8X  | 0.478 |   0.688 |   -9.475 | 
     | CLK__L2_I0/IN                      |   ^   | CLK__L1_N0 | BUF8X  | 0.003 |   0.691 |   -9.472 | 
     | CLK__L2_I0/OUT                     |   ^   | CLK__L2_N0 | BUF8X  | 0.462 |   1.153 |   -9.009 | 
     | CLK__L3_I0/IN                      |   ^   | CLK__L2_N0 | BUF8X  | 0.005 |   1.159 |   -9.004 | 
     | CLK__L3_I0/OUT                     |   ^   | CLK__L3_N0 | BUF8X  | 0.490 |   1.649 |   -8.514 | 
     | CLK__L4_I5/IN                      |   ^   | CLK__L3_N0 | BUF8X  | 0.001 |   1.650 |   -8.513 | 
     | CLK__L4_I5/OUT                     |   ^   | CLK__L4_N5 | BUF8X  | 0.513 |   2.163 |   -8.000 | 
     | CLK__L5_I9/IN                      |   ^   | CLK__L4_N5 | BUF8X  | 0.007 |   2.170 |   -7.993 | 
     | CLK__L5_I9/OUT                     |   ^   | CLK__L5_N9 | BUF8X  | 0.504 |   2.674 |   -7.489 | 
     | u_adder_cntrl/Op2_Sign_reg_reg/CLK |   ^   | CLK__L5_N9 | DFFRX1 | 0.000 |   2.675 |   -7.488 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin u_adder_cntrl/Op1_Mantissa_reg_reg_6_/CLK 
Endpoint:   u_adder_cntrl/Op1_Mantissa_reg_reg_6_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.720
- Setup                         0.423
+ Phase Shift                  20.000
= Required Time                22.297
- Arrival Time                 12.076
= Slack Time                   10.221
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.399
     = Beginpoint Arrival Time            0.599
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |         Net         |  Cell  | Delay | Arrival | Required | 
     |                                         |       |                     |        |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------+--------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                |        |       |   0.599 |   10.819 | 
     | U1792/IN                                |   v   | RSTn                | INVX4  | 0.000 |   0.599 |   10.820 | 
     | U1792/OUT                               |   ^   | n1795               | INVX4  | 0.658 |   1.257 |   11.478 | 
     | U1801/IN                                |   ^   | n1795               | INVX4  | 0.001 |   1.258 |   11.479 | 
     | U1801/OUT                               |   v   | n1794               | INVX4  | 0.672 |   1.930 |   12.151 | 
     | FE_OFC99_n1795/IN                       |   v   | n1794               | INVX4  | 0.007 |   1.938 |   12.158 | 
     | FE_OFC99_n1795/OUT                      |   ^   | FE_OFN99_n1795      | INVX4  | 0.715 |   2.653 |   12.873 | 
     | FE_OFC1096_n1795/IN                     |   ^   | FE_OFN99_n1795      | INVX1  | 0.005 |   2.658 |   12.878 | 
     | FE_OFC1096_n1795/OUT                    |   v   | FE_OFN1096_n1795    | INVX1  | 1.199 |   3.857 |   14.077 | 
     | FE_OFC1097_n1795/IN                     |   v   | FE_OFN1096_n1795    | INVX8  | 0.001 |   3.858 |   14.079 | 
     | FE_OFC1097_n1795/OUT                    |   ^   | FE_OFN1097_n1795    | INVX8  | 1.209 |   5.067 |   15.287 | 
     | FE_OFC368_n1794/IN                      |   ^   | FE_OFN1097_n1795    | INVX8  | 0.048 |   5.115 |   15.335 | 
     | FE_OFC368_n1794/OUT                     |   v   | FE_OFN368_n1794     | INVX8  | 0.983 |   6.098 |   16.319 | 
     | u_adder_cntrl/U601/IN                   |   v   | FE_OFN368_n1794     | INVX4  | 0.014 |   6.112 |   16.333 | 
     | u_adder_cntrl/U601/OUT                  |   ^   | u_adder_cntrl/n265  | INVX4  | 1.012 |   7.124 |   17.344 | 
     | u_adder_cntrl/U994/IN1                  |   ^   | u_adder_cntrl/n265  | NOR2X1 | 0.002 |   7.125 |   17.346 | 
     | u_adder_cntrl/U994/OUT                  |   v   | u_adder_cntrl/n843  | NOR2X1 | 1.199 |   8.324 |   18.544 | 
     | u_adder_cntrl/U586/IN1                  |   v   | u_adder_cntrl/n843  | NANDX2 | 0.000 |   8.324 |   18.545 | 
     | u_adder_cntrl/U586/OUT                  |   ^   | u_adder_cntrl/n1071 | NANDX2 | 1.094 |   9.418 |   19.639 | 
     | u_adder_cntrl/U355/IN                   |   ^   | u_adder_cntrl/n1071 | INVX4  | 0.001 |   9.419 |   19.640 | 
     | u_adder_cntrl/U355/OUT                  |   v   | u_adder_cntrl/n745  | INVX4  | 1.274 |  10.693 |   20.914 | 
     | u_adder_cntrl/U1021/IN1                 |   v   | u_adder_cntrl/n745  | AOI22  | 0.014 |  10.707 |   20.928 | 
     | u_adder_cntrl/U1021/OUT                 |   ^   | u_adder_cntrl/n868  | AOI22  | 0.774 |  11.482 |   21.702 | 
     | u_adder_cntrl/U1022/IN3                 |   ^   | u_adder_cntrl/n868  | OAI21  | 0.000 |  11.482 |   21.702 | 
     | u_adder_cntrl/U1022/OUT                 |   v   | u_adder_cntrl/n1145 | OAI21  | 0.595 |  12.076 |   22.297 | 
     | u_adder_cntrl/Op1_Mantissa_reg_reg_6_/D |   v   | u_adder_cntrl/n1145 | DFFRX1 | 0.000 |  12.076 |   22.297 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.210 |  -10.010 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |  -10.010 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -9.533 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -9.529 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.154 |   -9.067 | 
     | CLK__L3_I2/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.002 |   1.155 |   -9.065 | 
     | CLK__L3_I2/OUT                            |   ^   | CLK__L3_N2  | BUF8X  | 0.450 |   1.606 |   -8.615 | 
     | CLK__L4_I12/IN                            |   ^   | CLK__L3_N2  | BUF8X  | 0.002 |   1.608 |   -8.613 | 
     | CLK__L4_I12/OUT                           |   ^   | CLK__L4_N12 | BUF8X  | 0.523 |   2.131 |   -8.090 | 
     | CLK__L5_I35/IN                            |   ^   | CLK__L4_N12 | BUF8X  | 0.007 |   2.138 |   -8.083 | 
     | CLK__L5_I35/OUT                           |   ^   | CLK__L5_N35 | BUF8X  | 0.581 |   2.719 |   -7.502 | 
     | u_adder_cntrl/Op1_Mantissa_reg_reg_6_/CLK |   ^   | CLK__L5_N35 | DFFRX1 | 0.001 |   2.720 |   -7.500 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin u_adder_cntrl/Op1_Mantissa_reg_reg_0_/CLK 
Endpoint:   u_adder_cntrl/Op1_Mantissa_reg_reg_0_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.720
- Setup                         0.431
+ Phase Shift                  20.000
= Required Time                22.289
- Arrival Time                 12.035
= Slack Time                   10.254
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.399
     = Beginpoint Arrival Time            0.599
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |         Net         |  Cell  | Delay | Arrival | Required | 
     |                                         |       |                     |        |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------+--------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                |        |       |   0.599 |   10.853 | 
     | U1792/IN                                |   v   | RSTn                | INVX4  | 0.000 |   0.599 |   10.853 | 
     | U1792/OUT                               |   ^   | n1795               | INVX4  | 0.658 |   1.257 |   11.511 | 
     | U1801/IN                                |   ^   | n1795               | INVX4  | 0.001 |   1.258 |   11.512 | 
     | U1801/OUT                               |   v   | n1794               | INVX4  | 0.672 |   1.930 |   12.184 | 
     | FE_OFC99_n1795/IN                       |   v   | n1794               | INVX4  | 0.007 |   1.938 |   12.192 | 
     | FE_OFC99_n1795/OUT                      |   ^   | FE_OFN99_n1795      | INVX4  | 0.715 |   2.653 |   12.907 | 
     | FE_OFC1096_n1795/IN                     |   ^   | FE_OFN99_n1795      | INVX1  | 0.005 |   2.658 |   12.912 | 
     | FE_OFC1096_n1795/OUT                    |   v   | FE_OFN1096_n1795    | INVX1  | 1.199 |   3.857 |   14.111 | 
     | FE_OFC1097_n1795/IN                     |   v   | FE_OFN1096_n1795    | INVX8  | 0.001 |   3.858 |   14.112 | 
     | FE_OFC1097_n1795/OUT                    |   ^   | FE_OFN1097_n1795    | INVX8  | 1.209 |   5.067 |   15.321 | 
     | FE_OFC368_n1794/IN                      |   ^   | FE_OFN1097_n1795    | INVX8  | 0.048 |   5.115 |   15.369 | 
     | FE_OFC368_n1794/OUT                     |   v   | FE_OFN368_n1794     | INVX8  | 0.983 |   6.098 |   16.352 | 
     | u_adder_cntrl/U601/IN                   |   v   | FE_OFN368_n1794     | INVX4  | 0.014 |   6.112 |   16.366 | 
     | u_adder_cntrl/U601/OUT                  |   ^   | u_adder_cntrl/n265  | INVX4  | 1.012 |   7.124 |   17.378 | 
     | u_adder_cntrl/U994/IN1                  |   ^   | u_adder_cntrl/n265  | NOR2X1 | 0.002 |   7.125 |   17.379 | 
     | u_adder_cntrl/U994/OUT                  |   v   | u_adder_cntrl/n843  | NOR2X1 | 1.199 |   8.324 |   18.578 | 
     | u_adder_cntrl/U586/IN1                  |   v   | u_adder_cntrl/n843  | NANDX2 | 0.000 |   8.324 |   18.578 | 
     | u_adder_cntrl/U586/OUT                  |   ^   | u_adder_cntrl/n1071 | NANDX2 | 1.094 |   9.418 |   19.672 | 
     | u_adder_cntrl/U355/IN                   |   ^   | u_adder_cntrl/n1071 | INVX4  | 0.001 |   9.419 |   19.673 | 
     | u_adder_cntrl/U355/OUT                  |   v   | u_adder_cntrl/n745  | INVX4  | 1.274 |  10.693 |   20.947 | 
     | u_adder_cntrl/U1009/IN1                 |   v   | u_adder_cntrl/n745  | AOI22  | 0.014 |  10.707 |   20.961 | 
     | u_adder_cntrl/U1009/OUT                 |   ^   | u_adder_cntrl/n862  | AOI22  | 0.717 |  11.424 |   21.678 | 
     | u_adder_cntrl/U1010/IN3                 |   ^   | u_adder_cntrl/n862  | OAI21  | 0.000 |  11.424 |   21.678 | 
     | u_adder_cntrl/U1010/OUT                 |   v   | u_adder_cntrl/n1151 | OAI21  | 0.610 |  12.035 |   22.289 | 
     | u_adder_cntrl/Op1_Mantissa_reg_reg_0_/D |   v   | u_adder_cntrl/n1151 | DFFRX1 | 0.000 |  12.035 |   22.289 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.210 |  -10.044 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |  -10.044 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -9.566 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -9.563 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.154 |   -9.100 | 
     | CLK__L3_I2/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.002 |   1.155 |   -9.098 | 
     | CLK__L3_I2/OUT                            |   ^   | CLK__L3_N2  | BUF8X  | 0.450 |   1.606 |   -8.648 | 
     | CLK__L4_I12/IN                            |   ^   | CLK__L3_N2  | BUF8X  | 0.002 |   1.608 |   -8.646 | 
     | CLK__L4_I12/OUT                           |   ^   | CLK__L4_N12 | BUF8X  | 0.523 |   2.131 |   -8.123 | 
     | CLK__L5_I35/IN                            |   ^   | CLK__L4_N12 | BUF8X  | 0.007 |   2.138 |   -8.116 | 
     | CLK__L5_I35/OUT                           |   ^   | CLK__L5_N35 | BUF8X  | 0.581 |   2.719 |   -7.535 | 
     | u_adder_cntrl/Op1_Mantissa_reg_reg_0_/CLK |   ^   | CLK__L5_N35 | DFFRX1 | 0.001 |   2.720 |   -7.534 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin u_adder_cntrl/Adder_datain2_reg_8_/CLK 
Endpoint:   u_adder_cntrl/Adder_datain2_reg_8_/D (v) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                                 (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.655
- Setup                         0.252
+ Phase Shift                  20.000
= Required Time                22.403
- Arrival Time                 12.142
= Slack Time                   10.261
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.399
     = Beginpoint Arrival Time            0.599
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |              Net              |  Cell  | Delay | Arrival | Required | 
     |                                      |       |                               |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------------------------------+--------+-------+---------+----------| 
     | RSTn                                 |   v   | RSTn                          |        |       |   0.599 |   10.860 | 
     | U1792/IN                             |   v   | RSTn                          | INVX4  | 0.000 |   0.599 |   10.860 | 
     | U1792/OUT                            |   ^   | n1795                         | INVX4  | 0.658 |   1.257 |   11.518 | 
     | U1801/IN                             |   ^   | n1795                         | INVX4  | 0.001 |   1.258 |   11.519 | 
     | U1801/OUT                            |   v   | n1794                         | INVX4  | 0.672 |   1.930 |   12.191 | 
     | FE_OFC99_n1795/IN                    |   v   | n1794                         | INVX4  | 0.007 |   1.938 |   12.199 | 
     | FE_OFC99_n1795/OUT                   |   ^   | FE_OFN99_n1795                | INVX4  | 0.715 |   2.653 |   12.914 | 
     | FE_OFC1096_n1795/IN                  |   ^   | FE_OFN99_n1795                | INVX1  | 0.005 |   2.658 |   12.919 | 
     | FE_OFC1096_n1795/OUT                 |   v   | FE_OFN1096_n1795              | INVX1  | 1.199 |   3.857 |   14.118 | 
     | FE_OFC1097_n1795/IN                  |   v   | FE_OFN1096_n1795              | INVX8  | 0.001 |   3.858 |   14.119 | 
     | FE_OFC1097_n1795/OUT                 |   ^   | FE_OFN1097_n1795              | INVX8  | 1.209 |   5.067 |   15.328 | 
     | FE_OFC368_n1794/IN                   |   ^   | FE_OFN1097_n1795              | INVX8  | 0.048 |   5.115 |   15.376 | 
     | FE_OFC368_n1794/OUT                  |   v   | FE_OFN368_n1794               | INVX8  | 0.983 |   6.098 |   16.359 | 
     | u_adder_cntrl/U601/IN                |   v   | FE_OFN368_n1794               | INVX4  | 0.014 |   6.112 |   16.373 | 
     | u_adder_cntrl/U601/OUT               |   ^   | u_adder_cntrl/n265            | INVX4  | 1.012 |   7.124 |   17.385 | 
     | u_adder_cntrl/U970/IN1               |   ^   | u_adder_cntrl/n265            | NOR2X1 | 0.000 |   7.124 |   17.385 | 
     | u_adder_cntrl/U970/OUT               |   v   | u_adder_cntrl/n1187           | NOR2X1 | 0.770 |   7.894 |   18.155 | 
     | u_adder_cntrl/U366/IN                |   v   | u_adder_cntrl/n1187           | BUF4X  | 0.000 |   7.894 |   18.155 | 
     | u_adder_cntrl/U366/OUT               |   v   | u_adder_cntrl/n254            | BUF4X  | 1.017 |   8.910 |   19.171 | 
     | u_adder_cntrl/U344/IN2               |   v   | u_adder_cntrl/n254            | NANDX2 | 0.004 |   8.914 |   19.175 | 
     | u_adder_cntrl/U344/OUT               |   ^   | u_adder_cntrl/n1119           | NANDX2 | 0.633 |   9.547 |   19.808 | 
     | u_adder_cntrl/U1181/IN3              |   ^   | u_adder_cntrl/n1119           | AOI21  | 0.000 |   9.547 |   19.808 | 
     | u_adder_cntrl/U1181/OUT              |   v   | u_adder_cntrl/n114            | AOI21  | 1.206 |  10.753 |   21.014 | 
     | u_adder_cntrl/FE_PDC1133_n114/IN     |   v   | u_adder_cntrl/n114            | BUF4X  | 0.002 |  10.755 |   21.016 | 
     | u_adder_cntrl/FE_PDC1133_n114/OUT    |   v   | u_adder_cntrl/FE_PDN1133_n114 | BUF4X  | 0.896 |  11.651 |   21.912 | 
     | u_adder_cntrl/FE_OFC452_n114/IN      |   v   | u_adder_cntrl/FE_PDN1133_n114 | BUF4X  | 0.002 |  11.654 |   21.915 | 
     | u_adder_cntrl/FE_OFC452_n114/OUT     |   v   | u_adder_cntrl/FE_OFN452_n114  | BUF4X  | 0.487 |  12.141 |   22.402 | 
     | u_adder_cntrl/Adder_datain2_reg_8_/D |   v   | u_adder_cntrl/FE_OFN452_n114  | DFFRX1 | 0.001 |  12.142 |   22.403 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                        |       |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                    |   ^   | CLK         |        |       |   0.210 |  -10.051 | 
     | CLK__L1_I0/IN                          |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |  -10.051 | 
     | CLK__L1_I0/OUT                         |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -9.573 | 
     | CLK__L2_I0/IN                          |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -9.570 | 
     | CLK__L2_I0/OUT                         |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.153 |   -9.108 | 
     | CLK__L3_I2/IN                          |   ^   | CLK__L2_N0  | BUF8X  | 0.002 |   1.155 |   -9.106 | 
     | CLK__L3_I2/OUT                         |   ^   | CLK__L3_N2  | BUF8X  | 0.450 |   1.606 |   -8.655 | 
     | CLK__L4_I14/IN                         |   ^   | CLK__L3_N2  | BUF8X  | 0.002 |   1.608 |   -8.653 | 
     | CLK__L4_I14/OUT                        |   ^   | CLK__L4_N14 | BUF8X  | 0.510 |   2.118 |   -8.143 | 
     | CLK__L5_I52/IN                         |   ^   | CLK__L4_N14 | BUF8X  | 0.007 |   2.125 |   -8.136 | 
     | CLK__L5_I52/OUT                        |   ^   | CLK__L5_N52 | BUF8X  | 0.528 |   2.653 |   -7.608 | 
     | u_adder_cntrl/Adder_datain2_reg_8_/CLK |   ^   | CLK__L5_N52 | DFFRX1 | 0.002 |   2.655 |   -7.606 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_7_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_7_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.697
- Setup                         0.447
+ Phase Shift                  20.000
= Required Time                22.249
- Arrival Time                 11.851
= Slack Time                   10.399
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.399
     = Beginpoint Arrival Time            0.599
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |              Net              |  Cell  | Delay | Arrival | Required | 
     |                                         |       |                               |        |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------------------------+--------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                          |        |       |   0.599 |   10.998 | 
     | U1792/IN                                |   v   | RSTn                          | INVX4  | 0.000 |   0.599 |   10.998 | 
     | U1792/OUT                               |   ^   | n1795                         | INVX4  | 0.658 |   1.257 |   11.656 | 
     | U1801/IN                                |   ^   | n1795                         | INVX4  | 0.001 |   1.258 |   11.657 | 
     | U1801/OUT                               |   v   | n1794                         | INVX4  | 0.672 |   1.931 |   12.329 | 
     | FE_OFC99_n1795/IN                       |   v   | n1794                         | INVX4  | 0.007 |   1.938 |   12.337 | 
     | FE_OFC99_n1795/OUT                      |   ^   | FE_OFN99_n1795                | INVX4  | 0.715 |   2.653 |   13.052 | 
     | FE_OFC1096_n1795/IN                     |   ^   | FE_OFN99_n1795                | INVX1  | 0.005 |   2.658 |   13.057 | 
     | FE_OFC1096_n1795/OUT                    |   v   | FE_OFN1096_n1795              | INVX1  | 1.199 |   3.857 |   14.256 | 
     | FE_OFC1097_n1795/IN                     |   v   | FE_OFN1096_n1795              | INVX8  | 0.001 |   3.858 |   14.257 | 
     | FE_OFC1097_n1795/OUT                    |   ^   | FE_OFN1097_n1795              | INVX8  | 1.209 |   5.067 |   15.466 | 
     | FE_OFC368_n1794/IN                      |   ^   | FE_OFN1097_n1795              | INVX8  | 0.048 |   5.115 |   15.514 | 
     | FE_OFC368_n1794/OUT                     |   v   | FE_OFN368_n1794               | INVX8  | 0.983 |   6.098 |   16.497 | 
     | u_adder_cntrl/U601/IN                   |   v   | FE_OFN368_n1794               | INVX4  | 0.014 |   6.112 |   16.511 | 
     | u_adder_cntrl/U601/OUT                  |   ^   | u_adder_cntrl/n265            | INVX4  | 1.012 |   7.124 |   17.523 | 
     | u_adder_cntrl/U994/IN1                  |   ^   | u_adder_cntrl/n265            | NOR2X1 | 0.002 |   7.126 |   17.524 | 
     | u_adder_cntrl/U994/OUT                  |   v   | u_adder_cntrl/n843            | NOR2X1 | 1.199 |   8.324 |   18.723 | 
     | u_adder_cntrl/U586/IN1                  |   v   | u_adder_cntrl/n843            | NANDX2 | 0.000 |   8.324 |   18.723 | 
     | u_adder_cntrl/U586/OUT                  |   ^   | u_adder_cntrl/n1071           | NANDX2 | 1.094 |   9.418 |   19.817 | 
     | u_adder_cntrl/U1079/IN2                 |   ^   | u_adder_cntrl/n1071           | NOR2X1 | 0.002 |   9.420 |   19.819 | 
     | u_adder_cntrl/U1079/OUT                 |   v   | u_adder_cntrl/n1052           | NOR2X1 | 0.638 |  10.059 |   20.457 | 
     | u_adder_cntrl/FE_OFC615_n1052/IN        |   v   | u_adder_cntrl/n1052           | BUF4X  | 0.000 |  10.059 |   20.457 | 
     | u_adder_cntrl/FE_OFC615_n1052/OUT       |   v   | u_adder_cntrl/FE_OFN615_n1052 | BUF4X  | 0.605 |  10.663 |   21.062 | 
     | u_adder_cntrl/U1154/IN2                 |   v   | u_adder_cntrl/FE_OFN615_n1052 | AOI22  | 0.000 |  10.664 |   21.062 | 
     | u_adder_cntrl/U1154/OUT                 |   ^   | u_adder_cntrl/n1053           | AOI22  | 0.403 |  11.067 |   21.466 | 
     | u_adder_cntrl/U207/IN                   |   ^   | u_adder_cntrl/n1053           | INVX1  | 0.000 |  11.067 |   21.466 | 
     | u_adder_cntrl/U207/OUT                  |   v   | u_adder_cntrl/n1135           | INVX1  | 0.783 |  11.850 |   22.249 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_7_/D |   v   | u_adder_cntrl/n1135           | DFFRX1 | 0.000 |  11.851 |   22.249 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |            |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK        |        |       |   0.210 |  -10.189 | 
     | CLK__L1_I0/IN                             |   ^   | CLK        | BUF8X  | 0.000 |   0.210 |  -10.189 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0 | BUF8X  | 0.478 |   0.688 |   -9.711 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0 | BUF8X  | 0.003 |   0.691 |   -9.708 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0 | BUF8X  | 0.462 |   1.154 |   -9.245 | 
     | CLK__L3_I0/IN                             |   ^   | CLK__L2_N0 | BUF8X  | 0.005 |   1.159 |   -9.240 | 
     | CLK__L3_I0/OUT                            |   ^   | CLK__L3_N0 | BUF8X  | 0.490 |   1.649 |   -8.750 | 
     | CLK__L4_I0/IN                             |   ^   | CLK__L3_N0 | BUF8X  | 0.001 |   1.650 |   -8.749 | 
     | CLK__L4_I0/OUT                            |   ^   | CLK__L4_N0 | BUF8X  | 0.483 |   2.133 |   -8.266 | 
     | CLK__L5_I0/IN                             |   ^   | CLK__L4_N0 | BUF8X  | 0.004 |   2.138 |   -8.261 | 
     | CLK__L5_I0/OUT                            |   ^   | CLK__L5_N0 | BUF8X  | 0.556 |   2.694 |   -7.705 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_7_/CLK |   ^   | CLK__L5_N0 | DFFRX1 | 0.003 |   2.697 |   -7.702 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin u_adder_cntrl/Add_sign_reg_reg/CLK 
Endpoint:   u_adder_cntrl/Add_sign_reg_reg/D (v) checked with  leading edge of 
'CLK'
Beginpoint: RSTn                             (v) triggered by  leading edge of 
'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.775
- Setup                         0.441
+ Phase Shift                  20.000
= Required Time                22.335
- Arrival Time                 11.811
= Slack Time                   10.524
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.399
     = Beginpoint Arrival Time            0.599
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                     |         |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                             |   v   | RSTn                |         |       |   0.599 |   11.123 | 
     | U1792/IN                         |   v   | RSTn                | INVX4   | 0.000 |   0.599 |   11.123 | 
     | U1792/OUT                        |   ^   | n1795               | INVX4   | 0.658 |   1.257 |   11.781 | 
     | U1801/IN                         |   ^   | n1795               | INVX4   | 0.001 |   1.258 |   11.782 | 
     | U1801/OUT                        |   v   | n1794               | INVX4   | 0.672 |   1.931 |   12.454 | 
     | FE_OFC99_n1795/IN                |   v   | n1794               | INVX4   | 0.007 |   1.938 |   12.461 | 
     | FE_OFC99_n1795/OUT               |   ^   | FE_OFN99_n1795      | INVX4   | 0.715 |   2.653 |   13.176 | 
     | FE_OFC1096_n1795/IN              |   ^   | FE_OFN99_n1795      | INVX1   | 0.005 |   2.658 |   13.181 | 
     | FE_OFC1096_n1795/OUT             |   v   | FE_OFN1096_n1795    | INVX1   | 1.199 |   3.857 |   14.380 | 
     | FE_OFC1097_n1795/IN              |   v   | FE_OFN1096_n1795    | INVX8   | 0.001 |   3.858 |   14.382 | 
     | FE_OFC1097_n1795/OUT             |   ^   | FE_OFN1097_n1795    | INVX8   | 1.209 |   5.067 |   15.590 | 
     | FE_OFC368_n1794/IN               |   ^   | FE_OFN1097_n1795    | INVX8   | 0.048 |   5.115 |   15.639 | 
     | FE_OFC368_n1794/OUT              |   v   | FE_OFN368_n1794     | INVX8   | 0.983 |   6.098 |   16.622 | 
     | u_adder_cntrl/U601/IN            |   v   | FE_OFN368_n1794     | INVX4   | 0.014 |   6.112 |   16.636 | 
     | u_adder_cntrl/U601/OUT           |   ^   | u_adder_cntrl/n265  | INVX4   | 1.012 |   7.124 |   17.648 | 
     | u_adder_cntrl/U970/IN1           |   ^   | u_adder_cntrl/n265  | NOR2X1  | 0.000 |   7.124 |   17.648 | 
     | u_adder_cntrl/U970/OUT           |   v   | u_adder_cntrl/n1187 | NOR2X1  | 0.770 |   7.894 |   18.417 | 
     | u_adder_cntrl/U366/IN            |   v   | u_adder_cntrl/n1187 | BUF4X   | 0.000 |   7.894 |   18.417 | 
     | u_adder_cntrl/U366/OUT           |   v   | u_adder_cntrl/n254  | BUF4X   | 1.017 |   8.910 |   19.434 | 
     | u_adder_cntrl/U647/IN            |   v   | u_adder_cntrl/n254  | INVX4   | 0.008 |   8.918 |   19.442 | 
     | u_adder_cntrl/U647/OUT           |   ^   | u_adder_cntrl/n1091 | INVX4   | 1.144 |  10.062 |   20.585 | 
     | u_adder_cntrl/U981/IN3           |   ^   | u_adder_cntrl/n1091 | NAND3X1 | 0.002 |  10.064 |   20.588 | 
     | u_adder_cntrl/U981/OUT           |   v   | u_adder_cntrl/n833  | NAND3X1 | 0.582 |  10.646 |   21.170 | 
     | u_adder_cntrl/U982/IN4           |   v   | u_adder_cntrl/n833  | AOI22   | 0.000 |  10.647 |   21.170 | 
     | u_adder_cntrl/U982/OUT           |   ^   | u_adder_cntrl/n834  | AOI22   | 0.394 |  11.040 |   21.564 | 
     | u_adder_cntrl/U235/IN            |   ^   | u_adder_cntrl/n834  | INVX1   | 0.000 |  11.041 |   21.564 | 
     | u_adder_cntrl/U235/OUT           |   v   | u_adder_cntrl/n1165 | INVX1   | 0.770 |  11.811 |   22.334 | 
     | u_adder_cntrl/Add_sign_reg_reg/D |   v   | u_adder_cntrl/n1165 | DFFRX1  | 0.000 |  11.811 |   22.335 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                                    |       |            |        |       |  Time   |   Time   | 
     |------------------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                                |   ^   | CLK        |        |       |   0.210 |  -10.314 | 
     | CLK__L1_I0/IN                      |   ^   | CLK        | BUF8X  | 0.000 |   0.210 |  -10.314 | 
     | CLK__L1_I0/OUT                     |   ^   | CLK__L1_N0 | BUF8X  | 0.478 |   0.688 |   -9.836 | 
     | CLK__L2_I0/IN                      |   ^   | CLK__L1_N0 | BUF8X  | 0.003 |   0.691 |   -9.833 | 
     | CLK__L2_I0/OUT                     |   ^   | CLK__L2_N0 | BUF8X  | 0.462 |   1.154 |   -9.370 | 
     | CLK__L3_I0/IN                      |   ^   | CLK__L2_N0 | BUF8X  | 0.005 |   1.159 |   -9.365 | 
     | CLK__L3_I0/OUT                     |   ^   | CLK__L3_N0 | BUF8X  | 0.490 |   1.649 |   -8.875 | 
     | CLK__L4_I1/IN                      |   ^   | CLK__L3_N0 | BUF8X  | 0.001 |   1.650 |   -8.874 | 
     | CLK__L4_I1/OUT                     |   ^   | CLK__L4_N1 | BUF8X  | 0.519 |   2.169 |   -8.355 | 
     | CLK__L5_I1/IN                      |   ^   | CLK__L4_N1 | BUF8X  | 0.009 |   2.178 |   -8.346 | 
     | CLK__L5_I1/OUT                     |   ^   | CLK__L5_N1 | BUF8X  | 0.593 |   2.771 |   -7.752 | 
     | u_adder_cntrl/Add_sign_reg_reg/CLK |   ^   | CLK__L5_N1 | DFFRX1 | 0.004 |   2.775 |   -7.748 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin u_adder_cntrl/Adder_datain1_reg_7_/CLK 
Endpoint:   u_adder_cntrl/Adder_datain1_reg_7_/D (v) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                                 (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.707
- Setup                         0.236
+ Phase Shift                  20.000
= Required Time                22.471
- Arrival Time                 11.944
= Slack Time                   10.527
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.399
     = Beginpoint Arrival Time            0.599
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |              Net              |  Cell  | Delay | Arrival | Required | 
     |                                      |       |                               |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------------------------------+--------+-------+---------+----------| 
     | RSTn                                 |   v   | RSTn                          |        |       |   0.599 |   11.126 | 
     | U1792/IN                             |   v   | RSTn                          | INVX4  | 0.000 |   0.599 |   11.126 | 
     | U1792/OUT                            |   ^   | n1795                         | INVX4  | 0.658 |   1.257 |   11.785 | 
     | U1801/IN                             |   ^   | n1795                         | INVX4  | 0.001 |   1.258 |   11.786 | 
     | U1801/OUT                            |   v   | n1794                         | INVX4  | 0.672 |   1.930 |   12.458 | 
     | FE_OFC99_n1795/IN                    |   v   | n1794                         | INVX4  | 0.007 |   1.938 |   12.465 | 
     | FE_OFC99_n1795/OUT                   |   ^   | FE_OFN99_n1795                | INVX4  | 0.715 |   2.653 |   13.180 | 
     | FE_OFC1096_n1795/IN                  |   ^   | FE_OFN99_n1795                | INVX1  | 0.005 |   2.658 |   13.185 | 
     | FE_OFC1096_n1795/OUT                 |   v   | FE_OFN1096_n1795              | INVX1  | 1.199 |   3.857 |   14.384 | 
     | FE_OFC1097_n1795/IN                  |   v   | FE_OFN1096_n1795              | INVX8  | 0.001 |   3.858 |   14.385 | 
     | FE_OFC1097_n1795/OUT                 |   ^   | FE_OFN1097_n1795              | INVX8  | 1.209 |   5.067 |   15.594 | 
     | FE_OFC368_n1794/IN                   |   ^   | FE_OFN1097_n1795              | INVX8  | 0.048 |   5.115 |   15.642 | 
     | FE_OFC368_n1794/OUT                  |   v   | FE_OFN368_n1794               | INVX8  | 0.983 |   6.098 |   16.625 | 
     | u_adder_cntrl/U601/IN                |   v   | FE_OFN368_n1794               | INVX4  | 0.014 |   6.112 |   16.640 | 
     | u_adder_cntrl/U601/OUT               |   ^   | u_adder_cntrl/n265            | INVX4  | 1.012 |   7.124 |   17.651 | 
     | u_adder_cntrl/U970/IN1               |   ^   | u_adder_cntrl/n265            | NOR2X1 | 0.000 |   7.124 |   17.651 | 
     | u_adder_cntrl/U970/OUT               |   v   | u_adder_cntrl/n1187           | NOR2X1 | 0.770 |   7.894 |   18.421 | 
     | u_adder_cntrl/U366/IN                |   v   | u_adder_cntrl/n1187           | BUF4X  | 0.000 |   7.894 |   18.421 | 
     | u_adder_cntrl/U366/OUT               |   v   | u_adder_cntrl/n254            | BUF4X  | 1.017 |   8.910 |   19.437 | 
     | u_adder_cntrl/U647/IN                |   v   | u_adder_cntrl/n254            | INVX4  | 0.008 |   8.918 |   19.445 | 
     | u_adder_cntrl/U647/OUT               |   ^   | u_adder_cntrl/n1091           | INVX4  | 1.144 |  10.062 |   20.589 | 
     | u_adder_cntrl/U978/IN2               |   ^   | u_adder_cntrl/n1091           | NOR2X1 | 0.022 |  10.083 |   20.610 | 
     | u_adder_cntrl/U978/OUT               |   v   | u_adder_cntrl/N263            | NOR2X1 | 1.132 |  11.215 |   21.742 | 
     | u_adder_cntrl/FE_OFC1112_N263/IN     |   v   | u_adder_cntrl/N263            | BUF4X  | 0.001 |  11.216 |   21.743 | 
     | u_adder_cntrl/FE_OFC1112_N263/OUT    |   v   | u_adder_cntrl/FE_OFN1112_N263 | BUF4X  | 0.728 |  11.944 |   22.471 | 
     | u_adder_cntrl/Adder_datain1_reg_7_/D |   v   | u_adder_cntrl/FE_OFN1112_N263 | DFFRX1 | 0.000 |  11.944 |   22.471 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.210
     = Beginpoint Arrival Time            0.210
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                        |       |             |        |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                    |   ^   | CLK         |        |       |   0.210 |  -10.317 | 
     | CLK__L1_I0/IN                          |   ^   | CLK         | BUF8X  | 0.000 |   0.210 |  -10.317 | 
     | CLK__L1_I0/OUT                         |   ^   | CLK__L1_N0  | BUF8X  | 0.478 |   0.688 |   -9.839 | 
     | CLK__L2_I0/IN                          |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.691 |   -9.836 | 
     | CLK__L2_I0/OUT                         |   ^   | CLK__L2_N0  | BUF8X  | 0.462 |   1.154 |   -9.374 | 
     | CLK__L3_I2/IN                          |   ^   | CLK__L2_N0  | BUF8X  | 0.002 |   1.155 |   -9.372 | 
     | CLK__L3_I2/OUT                         |   ^   | CLK__L3_N2  | BUF8X  | 0.450 |   1.606 |   -8.922 | 
     | CLK__L4_I14/IN                         |   ^   | CLK__L3_N2  | BUF8X  | 0.002 |   1.608 |   -8.919 | 
     | CLK__L4_I14/OUT                        |   ^   | CLK__L4_N14 | BUF8X  | 0.510 |   2.118 |   -8.409 | 
     | CLK__L5_I48/IN                         |   ^   | CLK__L4_N14 | BUF8X  | 0.007 |   2.125 |   -8.402 | 
     | CLK__L5_I48/OUT                        |   ^   | CLK__L5_N48 | BUF8X  | 0.580 |   2.705 |   -7.822 | 
     | u_adder_cntrl/Adder_datain1_reg_7_/CLK |   ^   | CLK__L5_N48 | DFFRX1 | 0.001 |   2.707 |   -7.820 | 
     +----------------------------------------------------------------------------------------------------+ 

