-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity rocev2_top_prepend_ibh_header_64_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    tx_shift2ibhFifo_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    tx_shift2ibhFifo_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    tx_shift2ibhFifo_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    tx_shift2ibhFifo_empty_n : IN STD_LOGIC;
    tx_shift2ibhFifo_read : OUT STD_LOGIC;
    tx_ibhHeaderFifo_dout : IN STD_LOGIC_VECTOR (112 downto 0);
    tx_ibhHeaderFifo_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    tx_ibhHeaderFifo_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    tx_ibhHeaderFifo_empty_n : IN STD_LOGIC;
    tx_ibhHeaderFifo_read : OUT STD_LOGIC;
    tx_ib2udpFifo_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    tx_ib2udpFifo_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    tx_ib2udpFifo_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    tx_ib2udpFifo_full_n : IN STD_LOGIC;
    tx_ib2udpFifo_write : OUT STD_LOGIC );
end;


architecture behav of rocev2_top_prepend_ibh_header_64_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv128_lc_2 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv23_40 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000001000000";
    constant ap_const_lv23_61 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000001100001";
    constant ap_const_lv22_60 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000001100000";
    constant ap_const_lv96_FFFFFFFFFFFFFFFFFFFFFFFF : STD_LOGIC_VECTOR (95 downto 0) := "111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv23_60 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000001100000";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal state_2_load_load_fu_203_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nbreadreq_fu_118_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op22_read_state1 : BOOLEAN;
    signal ap_predicate_op102_read_state1 : BOOLEAN;
    signal tmp_i_nbreadreq_fu_132_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op111_read_state1 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal state_2_load_reg_660 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_i_251_reg_664 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op122_write_state2 : BOOLEAN;
    signal tmp_128_i_reg_710 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op130_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal state_2 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal header_idx_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal header_header_V_1 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal tx_ibhHeaderFifo_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tx_ib2udpFifo_blk_n : STD_LOGIC;
    signal tx_shift2ibhFifo_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal currWord_data_V_7_fu_216_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_14_fu_296_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln76_1_fu_246_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln82_1_fu_252_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal currWord_data_V_4_fu_332_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_reg_689 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_12_fu_448_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln76_fu_398_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln82_fu_404_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal currWord_data_V_fu_484_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tx_shift2ibhFifo_read_reg_714 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_phi_mux_phi_ln1027_phi_fu_156_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln80_fu_574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1027_reg_153 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_currWord_data_V_6_reg_166 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_currWord_data_V_6_reg_166 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter0_currWord_data_V_3_reg_177 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_currWord_data_V_3_reg_177 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln1588_cast_i_fu_358_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_190_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_198_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1581_fu_638_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal zext_ln1569_fu_655_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal shl_ln76_1_fu_228_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln76_1_fu_236_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln76_1_fu_240_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln76_3_fu_224_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_fu_258_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln628_4_fu_266_p1 : STD_LOGIC_VECTOR (95 downto 0);
    signal zext_ln628_5_fu_270_p1 : STD_LOGIC_VECTOR (95 downto 0);
    signal lshr_ln628_4_fu_274_p2 : STD_LOGIC_VECTOR (95 downto 0);
    signal lshr_ln628_5_fu_280_p2 : STD_LOGIC_VECTOR (95 downto 0);
    signal p_Result_13_fu_286_p2 : STD_LOGIC_VECTOR (95 downto 0);
    signal trunc_ln368_1_fu_292_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln76_2_fu_220_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_fu_314_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln628_3_fu_322_p1 : STD_LOGIC_VECTOR (95 downto 0);
    signal lshr_ln628_3_fu_326_p2 : STD_LOGIC_VECTOR (95 downto 0);
    signal xor_ln1588_fu_352_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln_fu_380_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln76_fu_388_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln76_fu_392_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln76_1_fu_376_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_fu_410_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln628_1_fu_418_p1 : STD_LOGIC_VECTOR (95 downto 0);
    signal zext_ln628_2_fu_422_p1 : STD_LOGIC_VECTOR (95 downto 0);
    signal lshr_ln628_1_fu_426_p2 : STD_LOGIC_VECTOR (95 downto 0);
    signal lshr_ln628_2_fu_432_p2 : STD_LOGIC_VECTOR (95 downto 0);
    signal p_Result_s_fu_438_p2 : STD_LOGIC_VECTOR (95 downto 0);
    signal trunc_ln368_fu_444_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln76_fu_372_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_fu_466_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln628_fu_474_p1 : STD_LOGIC_VECTOR (95 downto 0);
    signal lshr_ln628_fu_478_p2 : STD_LOGIC_VECTOR (95 downto 0);
    signal shl_ln4_fu_494_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln80_fu_502_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal sub_ln80_fu_506_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln80_fu_512_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln80_1_fu_524_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln80_5_fu_530_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln80_2_fu_540_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_27_fu_516_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_fu_546_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_29_fu_556_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln80_fu_566_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_s_fu_631_p3 : STD_LOGIC_VECTOR (72 downto 0);
    signal or_ln_fu_643_p3 : STD_LOGIC_VECTOR (64 downto 0);
    signal sext_ln1569_fu_651_p1 : STD_LOGIC_VECTOR (71 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_182 : BOOLEAN;
    signal ap_condition_152 : BOOLEAN;
    signal ap_condition_170 : BOOLEAN;
    signal ap_condition_165 : BOOLEAN;
    signal ap_condition_210 : BOOLEAN;
    signal ap_condition_222 : BOOLEAN;
    signal ap_condition_246 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_currWord_data_V_3_reg_177_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_152)) then
                if ((ap_const_boolean_1 = ap_condition_182)) then 
                    ap_phi_reg_pp0_iter1_currWord_data_V_3_reg_177 <= p_Result_12_fu_448_p5;
                elsif (((state_2_load_load_fu_203_p1 = ap_const_lv2_1) and (icmp_ln76_fu_398_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_currWord_data_V_3_reg_177 <= currWord_data_V_fu_484_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_currWord_data_V_3_reg_177 <= ap_phi_reg_pp0_iter0_currWord_data_V_3_reg_177;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_currWord_data_V_6_reg_166_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_152)) then
                if ((ap_const_boolean_1 = ap_condition_210)) then 
                    ap_phi_reg_pp0_iter1_currWord_data_V_6_reg_166 <= currWord_data_V_7_fu_216_p1;
                elsif ((ap_const_boolean_1 = ap_condition_165)) then 
                    ap_phi_reg_pp0_iter1_currWord_data_V_6_reg_166 <= p_Result_14_fu_296_p5;
                elsif ((ap_const_boolean_1 = ap_condition_170)) then 
                    ap_phi_reg_pp0_iter1_currWord_data_V_6_reg_166 <= currWord_data_V_4_fu_332_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_currWord_data_V_6_reg_166 <= ap_phi_reg_pp0_iter0_currWord_data_V_6_reg_166;
                end if;
            end if; 
        end if;
    end process;

    header_idx_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_nbreadreq_fu_132_p3 = ap_const_lv1_1) and (state_2 = ap_const_lv2_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                header_idx_1 <= tx_ibhHeaderFifo_dout(16 downto 1);
            elsif ((((grp_nbreadreq_fu_118_p3 = ap_const_lv1_1) and (state_2 = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln76_1_fu_246_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((grp_nbreadreq_fu_118_p3 = ap_const_lv1_1) and (state_2 = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln82_1_fu_252_p2 = ap_const_lv1_1) and (icmp_ln76_1_fu_246_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((state_2_load_load_fu_203_p1 = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln76_fu_398_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((state_2_load_load_fu_203_p1 = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln82_fu_404_p2 = ap_const_lv1_1) and (icmp_ln76_fu_398_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                header_idx_1 <= grp_fu_198_p2;
            end if; 
        end if;
    end process;

    state_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_152)) then
                if (((tmp_i_nbreadreq_fu_132_p3 = ap_const_lv1_1) and (state_2 = ap_const_lv2_0))) then 
                    state_2 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_condition_222)) then 
                    state_2 <= ap_const_lv2_0;
                elsif (((state_2_load_load_fu_203_p1 = ap_const_lv2_1) and (ap_phi_mux_phi_ln1027_phi_fu_156_p6 = ap_const_lv1_1))) then 
                    state_2 <= ap_const_lv2_2;
                elsif (((grp_nbreadreq_fu_118_p3 = ap_const_lv1_1) and (state_2 = ap_const_lv2_2))) then 
                    state_2 <= select_ln1588_cast_i_fu_358_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_nbreadreq_fu_132_p3 = ap_const_lv1_1) and (state_2 = ap_const_lv2_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                header_header_V_1 <= tx_ibhHeaderFifo_dout(112 downto 17);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                state_2_load_reg_660 <= state_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state_2 = ap_const_lv2_3) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_128_i_reg_710 <= grp_nbreadreq_fu_118_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state_2 = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_i_251_reg_664 <= grp_nbreadreq_fu_118_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_nbreadreq_fu_118_p3 = ap_const_lv1_1) and (state_2 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_reg_689 <= tx_shift2ibhFifo_dout(72 downto 64);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_op102_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tx_shift2ibhFifo_read_reg_714 <= tx_shift2ibhFifo_dout;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln76_1_fu_240_p2 <= std_logic_vector(unsigned(zext_ln76_1_fu_236_p1) + unsigned(ap_const_lv23_40));
    add_ln76_fu_392_p2 <= std_logic_vector(unsigned(zext_ln76_fu_388_p1) + unsigned(ap_const_lv23_40));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, tx_shift2ibhFifo_empty_n, ap_predicate_op22_read_state1, ap_predicate_op102_read_state1, tx_ibhHeaderFifo_empty_n, ap_predicate_op111_read_state1, ap_done_reg, tx_ib2udpFifo_full_n, state_2_load_reg_660, ap_predicate_op122_write_state2, ap_predicate_op130_write_state2)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op111_read_state1 = ap_const_boolean_1) and (tx_ibhHeaderFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op102_read_state1 = ap_const_boolean_1) and (tx_shift2ibhFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op22_read_state1 = ap_const_boolean_1) and (tx_shift2ibhFifo_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((state_2_load_reg_660 = ap_const_lv2_1) and (tx_ib2udpFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op122_write_state2 = ap_const_boolean_1) and (tx_ib2udpFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op130_write_state2 = ap_const_boolean_1) and (tx_ib2udpFifo_full_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, tx_shift2ibhFifo_empty_n, ap_predicate_op22_read_state1, ap_predicate_op102_read_state1, tx_ibhHeaderFifo_empty_n, ap_predicate_op111_read_state1, ap_done_reg, tx_ib2udpFifo_full_n, state_2_load_reg_660, ap_predicate_op122_write_state2, ap_predicate_op130_write_state2)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op111_read_state1 = ap_const_boolean_1) and (tx_ibhHeaderFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op102_read_state1 = ap_const_boolean_1) and (tx_shift2ibhFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op22_read_state1 = ap_const_boolean_1) and (tx_shift2ibhFifo_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((state_2_load_reg_660 = ap_const_lv2_1) and (tx_ib2udpFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op122_write_state2 = ap_const_boolean_1) and (tx_ib2udpFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op130_write_state2 = ap_const_boolean_1) and (tx_ib2udpFifo_full_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, tx_shift2ibhFifo_empty_n, ap_predicate_op22_read_state1, ap_predicate_op102_read_state1, tx_ibhHeaderFifo_empty_n, ap_predicate_op111_read_state1, ap_done_reg, tx_ib2udpFifo_full_n, state_2_load_reg_660, ap_predicate_op122_write_state2, ap_predicate_op130_write_state2)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op111_read_state1 = ap_const_boolean_1) and (tx_ibhHeaderFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op102_read_state1 = ap_const_boolean_1) and (tx_shift2ibhFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op22_read_state1 = ap_const_boolean_1) and (tx_shift2ibhFifo_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((state_2_load_reg_660 = ap_const_lv2_1) and (tx_ib2udpFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op122_write_state2 = ap_const_boolean_1) and (tx_ib2udpFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op130_write_state2 = ap_const_boolean_1) and (tx_ib2udpFifo_full_n = ap_const_logic_0)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(tx_shift2ibhFifo_empty_n, ap_predicate_op22_read_state1, ap_predicate_op102_read_state1, tx_ibhHeaderFifo_empty_n, ap_predicate_op111_read_state1, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op111_read_state1 = ap_const_boolean_1) and (tx_ibhHeaderFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op102_read_state1 = ap_const_boolean_1) and (tx_shift2ibhFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op22_read_state1 = ap_const_boolean_1) and (tx_shift2ibhFifo_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(tx_ib2udpFifo_full_n, state_2_load_reg_660, ap_predicate_op122_write_state2, ap_predicate_op130_write_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((state_2_load_reg_660 = ap_const_lv2_1) and (tx_ib2udpFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op122_write_state2 = ap_const_boolean_1) and (tx_ib2udpFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op130_write_state2 = ap_const_boolean_1) and (tx_ib2udpFifo_full_n = ap_const_logic_0)));
    end process;


    ap_condition_152_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_152 <= ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_165_assign_proc : process(grp_nbreadreq_fu_118_p3, state_2, icmp_ln76_1_fu_246_p2, icmp_ln82_1_fu_252_p2)
    begin
                ap_condition_165 <= ((grp_nbreadreq_fu_118_p3 = ap_const_lv1_1) and (state_2 = ap_const_lv2_2) and (icmp_ln82_1_fu_252_p2 = ap_const_lv1_1) and (icmp_ln76_1_fu_246_p2 = ap_const_lv1_0));
    end process;


    ap_condition_170_assign_proc : process(grp_nbreadreq_fu_118_p3, state_2, icmp_ln76_1_fu_246_p2)
    begin
                ap_condition_170 <= ((grp_nbreadreq_fu_118_p3 = ap_const_lv1_1) and (state_2 = ap_const_lv2_2) and (icmp_ln76_1_fu_246_p2 = ap_const_lv1_1));
    end process;


    ap_condition_182_assign_proc : process(state_2_load_load_fu_203_p1, icmp_ln76_fu_398_p2, icmp_ln82_fu_404_p2)
    begin
                ap_condition_182 <= ((state_2_load_load_fu_203_p1 = ap_const_lv2_1) and (icmp_ln82_fu_404_p2 = ap_const_lv1_1) and (icmp_ln76_fu_398_p2 = ap_const_lv1_0));
    end process;


    ap_condition_210_assign_proc : process(grp_nbreadreq_fu_118_p3, state_2, icmp_ln76_1_fu_246_p2, icmp_ln82_1_fu_252_p2)
    begin
                ap_condition_210 <= ((grp_nbreadreq_fu_118_p3 = ap_const_lv1_1) and (state_2 = ap_const_lv2_2) and (icmp_ln82_1_fu_252_p2 = ap_const_lv1_0) and (icmp_ln76_1_fu_246_p2 = ap_const_lv1_0));
    end process;


    ap_condition_222_assign_proc : process(grp_nbreadreq_fu_118_p3, state_2, grp_fu_190_p3)
    begin
                ap_condition_222 <= ((grp_nbreadreq_fu_118_p3 = ap_const_lv1_1) and (state_2 = ap_const_lv2_3) and (grp_fu_190_p3 = ap_const_lv1_1));
    end process;


    ap_condition_246_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_01001)
    begin
                ap_condition_246 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_done_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_phi_ln1027_phi_fu_156_p6_assign_proc : process(state_2_load_load_fu_203_p1, icmp_ln76_fu_398_p2, icmp_ln82_fu_404_p2, icmp_ln80_fu_574_p2, ap_phi_reg_pp0_iter0_phi_ln1027_reg_153)
    begin
        if ((((state_2_load_load_fu_203_p1 = ap_const_lv2_1) and (icmp_ln82_fu_404_p2 = ap_const_lv1_0) and (icmp_ln76_fu_398_p2 = ap_const_lv1_0)) or ((state_2_load_load_fu_203_p1 = ap_const_lv2_1) and (icmp_ln82_fu_404_p2 = ap_const_lv1_1) and (icmp_ln76_fu_398_p2 = ap_const_lv1_0)))) then 
            ap_phi_mux_phi_ln1027_phi_fu_156_p6 <= ap_const_lv1_1;
        elsif (((state_2_load_load_fu_203_p1 = ap_const_lv2_1) and (icmp_ln76_fu_398_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_phi_ln1027_phi_fu_156_p6 <= icmp_ln80_fu_574_p2;
        else 
            ap_phi_mux_phi_ln1027_phi_fu_156_p6 <= ap_phi_reg_pp0_iter0_phi_ln1027_reg_153;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_currWord_data_V_3_reg_177 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_currWord_data_V_6_reg_166 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_phi_ln1027_reg_153 <= "X";

    ap_predicate_op102_read_state1_assign_proc : process(grp_nbreadreq_fu_118_p3, state_2)
    begin
                ap_predicate_op102_read_state1 <= ((grp_nbreadreq_fu_118_p3 = ap_const_lv1_1) and (state_2 = ap_const_lv2_3));
    end process;


    ap_predicate_op111_read_state1_assign_proc : process(tmp_i_nbreadreq_fu_132_p3, state_2)
    begin
                ap_predicate_op111_read_state1 <= ((tmp_i_nbreadreq_fu_132_p3 = ap_const_lv1_1) and (state_2 = ap_const_lv2_0));
    end process;


    ap_predicate_op122_write_state2_assign_proc : process(state_2_load_reg_660, tmp_i_251_reg_664)
    begin
                ap_predicate_op122_write_state2 <= ((tmp_i_251_reg_664 = ap_const_lv1_1) and (state_2_load_reg_660 = ap_const_lv2_2));
    end process;


    ap_predicate_op130_write_state2_assign_proc : process(state_2_load_reg_660, tmp_128_i_reg_710)
    begin
                ap_predicate_op130_write_state2 <= ((tmp_128_i_reg_710 = ap_const_lv1_1) and (state_2_load_reg_660 = ap_const_lv2_3));
    end process;


    ap_predicate_op22_read_state1_assign_proc : process(grp_nbreadreq_fu_118_p3, state_2)
    begin
                ap_predicate_op22_read_state1 <= ((grp_nbreadreq_fu_118_p3 = ap_const_lv1_1) and (state_2 = ap_const_lv2_2));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    currWord_data_V_4_fu_332_p1 <= lshr_ln628_3_fu_326_p2(64 - 1 downto 0);
    currWord_data_V_7_fu_216_p1 <= tx_shift2ibhFifo_dout(64 - 1 downto 0);
    currWord_data_V_fu_484_p1 <= lshr_ln628_fu_478_p2(64 - 1 downto 0);
    grp_fu_190_p3 <= tx_shift2ibhFifo_dout(72 downto 72);
    grp_fu_198_p2 <= std_logic_vector(unsigned(header_idx_1) + unsigned(ap_const_lv16_1));
    grp_nbreadreq_fu_118_p3 <= (0=>(tx_shift2ibhFifo_empty_n), others=>'-');
    icmp_ln76_1_fu_246_p2 <= "1" when (unsigned(add_ln76_1_fu_240_p2) < unsigned(ap_const_lv23_61)) else "0";
    icmp_ln76_fu_398_p2 <= "1" when (unsigned(add_ln76_fu_392_p2) < unsigned(ap_const_lv23_61)) else "0";
    icmp_ln80_fu_574_p2 <= "1" when (select_ln80_fu_566_p3 = ap_const_lv5_0) else "0";
    icmp_ln82_1_fu_252_p2 <= "1" when (unsigned(shl_ln76_1_fu_228_p3) < unsigned(ap_const_lv22_60)) else "0";
    icmp_ln82_fu_404_p2 <= "1" when (unsigned(shl_ln_fu_380_p3) < unsigned(ap_const_lv22_60)) else "0";
    lshr_ln628_1_fu_426_p2 <= std_logic_vector(shift_right(unsigned(header_header_V_1),to_integer(unsigned('0' & zext_ln628_1_fu_418_p1(31-1 downto 0)))));
    lshr_ln628_2_fu_432_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv96_FFFFFFFFFFFFFFFFFFFFFFFF),to_integer(unsigned('0' & zext_ln628_2_fu_422_p1(31-1 downto 0)))));
    lshr_ln628_3_fu_326_p2 <= std_logic_vector(shift_right(unsigned(header_header_V_1),to_integer(unsigned('0' & zext_ln628_3_fu_322_p1(31-1 downto 0)))));
    lshr_ln628_4_fu_274_p2 <= std_logic_vector(shift_right(unsigned(header_header_V_1),to_integer(unsigned('0' & zext_ln628_4_fu_266_p1(31-1 downto 0)))));
    lshr_ln628_5_fu_280_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv96_FFFFFFFFFFFFFFFFFFFFFFFF),to_integer(unsigned('0' & zext_ln628_5_fu_270_p1(31-1 downto 0)))));
    lshr_ln628_fu_478_p2 <= std_logic_vector(shift_right(unsigned(header_header_V_1),to_integer(unsigned('0' & zext_ln628_fu_474_p1(31-1 downto 0)))));
    or_ln_fu_643_p3 <= (ap_const_lv1_1 & ap_phi_reg_pp0_iter1_currWord_data_V_3_reg_177);
    p_Result_12_fu_448_p5 <= (ap_const_lv64_0(63 downto 32) & trunc_ln368_fu_444_p1);
    p_Result_13_fu_286_p2 <= (lshr_ln628_5_fu_280_p2 and lshr_ln628_4_fu_274_p2);
    p_Result_14_fu_296_p5 <= (currWord_data_V_7_fu_216_p1(63 downto 32) & trunc_ln368_1_fu_292_p1);
    p_Result_s_fu_438_p2 <= (lshr_ln628_2_fu_432_p2 and lshr_ln628_1_fu_426_p2);
    select_ln1588_cast_i_fu_358_p3 <= 
        ap_const_lv2_3 when (xor_ln1588_fu_352_p2(0) = '1') else 
        ap_const_lv2_0;
    select_ln80_fu_566_p3 <= 
        tmp_28_fu_546_p4 when (tmp_27_fu_516_p3(0) = '1') else 
        tmp_29_fu_556_p4;
        sext_ln1569_fu_651_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(or_ln_fu_643_p3),72));

    shl_ln4_fu_494_p3 <= (grp_fu_198_p2 & ap_const_lv6_0);
    shl_ln76_1_fu_228_p3 <= (header_idx_1 & ap_const_lv6_0);
    shl_ln_fu_380_p3 <= (header_idx_1 & ap_const_lv6_0);
    state_2_load_load_fu_203_p1 <= state_2;
    sub_ln80_1_fu_524_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(trunc_ln80_fu_512_p1));
    sub_ln80_2_fu_540_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(trunc_ln80_5_fu_530_p4));
    sub_ln80_fu_506_p2 <= std_logic_vector(unsigned(ap_const_lv23_60) - unsigned(zext_ln80_fu_502_p1));
    tmp_26_fu_466_p3 <= (trunc_ln76_fu_372_p1 & ap_const_lv6_0);
    tmp_27_fu_516_p3 <= sub_ln80_fu_506_p2(22 downto 22);
    tmp_28_fu_546_p4 <= sub_ln80_2_fu_540_p2(7 downto 3);
    tmp_29_fu_556_p4 <= sub_ln80_fu_506_p2(10 downto 6);
    tmp_31_fu_410_p3 <= (trunc_ln76_1_fu_376_p1 & ap_const_lv6_0);
    tmp_32_fu_314_p3 <= (trunc_ln76_2_fu_220_p1 & ap_const_lv6_0);
    tmp_33_fu_258_p3 <= (trunc_ln76_3_fu_224_p1 & ap_const_lv6_0);
    tmp_i_nbreadreq_fu_132_p3 <= (0=>(tx_ibhHeaderFifo_empty_n), others=>'-');
    tmp_s_fu_631_p3 <= (tmp_reg_689 & ap_phi_reg_pp0_iter1_currWord_data_V_6_reg_166);
    trunc_ln368_1_fu_292_p1 <= p_Result_13_fu_286_p2(32 - 1 downto 0);
    trunc_ln368_fu_444_p1 <= p_Result_s_fu_438_p2(32 - 1 downto 0);
    trunc_ln76_1_fu_376_p1 <= header_idx_1(1 - 1 downto 0);
    trunc_ln76_2_fu_220_p1 <= header_idx_1(1 - 1 downto 0);
    trunc_ln76_3_fu_224_p1 <= header_idx_1(1 - 1 downto 0);
    trunc_ln76_fu_372_p1 <= header_idx_1(1 - 1 downto 0);
    trunc_ln80_5_fu_530_p4 <= sub_ln80_1_fu_524_p2(10 downto 3);
    trunc_ln80_fu_512_p1 <= sub_ln80_fu_506_p2(11 - 1 downto 0);

    tx_ib2udpFifo_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tx_ib2udpFifo_full_n, state_2_load_reg_660, ap_predicate_op122_write_state2, ap_predicate_op130_write_state2, ap_block_pp0_stage0)
    begin
        if ((((state_2_load_reg_660 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_predicate_op122_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_predicate_op130_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            tx_ib2udpFifo_blk_n <= tx_ib2udpFifo_full_n;
        else 
            tx_ib2udpFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    tx_ib2udpFifo_din_assign_proc : process(state_2_load_reg_660, ap_predicate_op122_write_state2, ap_predicate_op130_write_state2, tx_shift2ibhFifo_read_reg_714, zext_ln1581_fu_638_p1, zext_ln1569_fu_655_p1, ap_condition_246)
    begin
        if ((ap_const_boolean_1 = ap_condition_246)) then
            if ((ap_predicate_op130_write_state2 = ap_const_boolean_1)) then 
                tx_ib2udpFifo_din <= tx_shift2ibhFifo_read_reg_714;
            elsif ((state_2_load_reg_660 = ap_const_lv2_1)) then 
                tx_ib2udpFifo_din <= zext_ln1569_fu_655_p1;
            elsif ((ap_predicate_op122_write_state2 = ap_const_boolean_1)) then 
                tx_ib2udpFifo_din <= zext_ln1581_fu_638_p1;
            else 
                tx_ib2udpFifo_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            tx_ib2udpFifo_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    tx_ib2udpFifo_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, state_2_load_reg_660, ap_predicate_op122_write_state2, ap_predicate_op130_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((state_2_load_reg_660 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op122_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op130_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tx_ib2udpFifo_write <= ap_const_logic_1;
        else 
            tx_ib2udpFifo_write <= ap_const_logic_0;
        end if; 
    end process;


    tx_ibhHeaderFifo_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tx_ibhHeaderFifo_empty_n, ap_predicate_op111_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_done_reg = ap_const_logic_0) and (ap_predicate_op111_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            tx_ibhHeaderFifo_blk_n <= tx_ibhHeaderFifo_empty_n;
        else 
            tx_ibhHeaderFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    tx_ibhHeaderFifo_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op111_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op111_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tx_ibhHeaderFifo_read <= ap_const_logic_1;
        else 
            tx_ibhHeaderFifo_read <= ap_const_logic_0;
        end if; 
    end process;


    tx_shift2ibhFifo_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tx_shift2ibhFifo_empty_n, ap_predicate_op22_read_state1, ap_predicate_op102_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if ((((ap_done_reg = ap_const_logic_0) and (ap_predicate_op102_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_done_reg = ap_const_logic_0) and (ap_predicate_op22_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            tx_shift2ibhFifo_blk_n <= tx_shift2ibhFifo_empty_n;
        else 
            tx_shift2ibhFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    tx_shift2ibhFifo_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op22_read_state1, ap_predicate_op102_read_state1, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op102_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op22_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tx_shift2ibhFifo_read <= ap_const_logic_1;
        else 
            tx_shift2ibhFifo_read <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln1588_fu_352_p2 <= (grp_fu_190_p3 xor ap_const_lv1_1);
    zext_ln1569_fu_655_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1569_fu_651_p1),128));
    zext_ln1581_fu_638_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_631_p3),128));
    zext_ln628_1_fu_418_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_31_fu_410_p3),96));
    zext_ln628_2_fu_422_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_31_fu_410_p3),96));
    zext_ln628_3_fu_322_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_32_fu_314_p3),96));
    zext_ln628_4_fu_266_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_33_fu_258_p3),96));
    zext_ln628_5_fu_270_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_33_fu_258_p3),96));
    zext_ln628_fu_474_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_26_fu_466_p3),96));
    zext_ln76_1_fu_236_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln76_1_fu_228_p3),23));
    zext_ln76_fu_388_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_380_p3),23));
    zext_ln80_fu_502_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln4_fu_494_p3),23));
end behav;
