blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_3,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
ram_chanel.v,verilog,xil_defaultlib,../../../../../ip/ram_chanel/sim/ram_chanel.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
