{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 30 22:48:34 2015 " "Info: Processing started: Thu Apr 30 22:48:34 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CSC343_Mutil_Cycle_CPU -c CSC343_Mutil_Cycle_CPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CSC343_Mutil_Cycle_CPU -c CSC343_Mutil_Cycle_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Addsub-arch " "Info: Found design unit 1: Addsub-arch" {  } { { "AddSub.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/AddSub.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 AddSub " "Info: Found entity 1: AddSub" {  } { { "AddSub.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/AddSub.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_Unit-arch " "Info: Found design unit 1: Control_Unit-arch" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Info: Found entity 1: Control_Unit" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-arch " "Info: Found design unit 1: Counter-arch" {  } { { "counter.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/counter.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Info: Found entity 1: Counter" {  } { { "counter.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/counter.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu2 " "Info: Found entity 1: cpu2" {  } { { "cpu2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/cpu2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3to8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dec3to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec3to8-Behavior " "Info: Found design unit 1: dec3to8-Behavior" {  } { { "dec3to8.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/dec3to8.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Info: Found entity 1: dec3to8" {  } { { "dec3to8.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/dec3to8.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file part1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Info: Found entity 1: part1" {  } { { "part1.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-arch " "Info: Found design unit 1: IR-arch" {  } { { "IR.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/IR.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Info: Found entity 1: IR" {  } { { "IR.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/IR.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd " "Warning: Entity \"Mux\" obtained from \"C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux-arch " "Info: Found design unit 1: Mux-arch" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Info: Found entity 1: Mux" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-arch " "Info: Found design unit 1: reg-arch" {  } { { "Reg.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Reg.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Info: Found entity 1: Reg" {  } { { "Reg.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Reg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regn-arch " "Info: Found design unit 1: regn-arch" {  } { { "regn.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/regn.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Regn " "Info: Found entity 1: Regn" {  } { { "regn.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/regn.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment-a " "Info: Found design unit 1: segment-a" {  } { { "segment.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/segment.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 segment " "Info: Found entity 1: segment" {  } { { "segment.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/segment.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Info: Found entity 1: cpu" {  } { { "cpu.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/cpu.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_mem.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file inst_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inst_mem-SYN " "Info: Found design unit 1: inst_mem-SYN" {  } { { "inst_mem.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/inst_mem.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Info: Found entity 1: inst_mem" {  } { { "inst_mem.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/inst_mem.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file part2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Info: Found entity 1: part2" {  } { { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "part2 " "Info: Elaborating entity \"part2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:inst2 " "Info: Elaborating entity \"cpu\" for hierarchy \"cpu:inst2\"" {  } { { "part2.bdf" "inst2" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 168 648 816 424 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit cpu:inst2\|Control_Unit:cu " "Info: Elaborating entity \"Control_Unit\" for hierarchy \"cpu:inst2\|Control_Unit:cu\"" {  } { { "cpu.bdf" "cu" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/cpu.bdf" { { -240 408 760 -64 "cu" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction Control_Unit.vhd(62) " "Warning (10492): VHDL Process Statement warning at Control_Unit.vhd(62): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction Control_Unit.vhd(75) " "Warning (10492): VHDL Process Statement warning at Control_Unit.vhd(75): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction Control_Unit.vhd(77) " "Warning (10492): VHDL Process Statement warning at Control_Unit.vhd(77): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yReg Control_Unit.vhd(78) " "Warning (10492): VHDL Process Statement warning at Control_Unit.vhd(78): signal \"yReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction Control_Unit.vhd(81) " "Warning (10492): VHDL Process Statement warning at Control_Unit.vhd(81): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction Control_Unit.vhd(87) " "Warning (10492): VHDL Process Statement warning at Control_Unit.vhd(87): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yReg Control_Unit.vhd(88) " "Warning (10492): VHDL Process Statement warning at Control_Unit.vhd(88): signal \"yReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction Control_Unit.vhd(92) " "Warning (10492): VHDL Process Statement warning at Control_Unit.vhd(92): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction Control_Unit.vhd(97) " "Warning (10492): VHDL Process Statement warning at Control_Unit.vhd(97): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ry Control_Unit.vhd(53) " "Warning (10631): VHDL Process Statement warning at Control_Unit.vhd(53): inferring latch(es) for signal or variable \"Ry\", which holds its previous value in one or more paths through the process" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Sign Control_Unit.vhd(53) " "Warning (10631): VHDL Process Statement warning at Control_Unit.vhd(53): inferring latch(es) for signal or variable \"Sign\", which holds its previous value in one or more paths through the process" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sign Control_Unit.vhd(53) " "Info (10041): Inferred latch for \"Sign\" at Control_Unit.vhd(53)" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ry\[0\] Control_Unit.vhd(53) " "Info (10041): Inferred latch for \"Ry\[0\]\" at Control_Unit.vhd(53)" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ry\[1\] Control_Unit.vhd(53) " "Info (10041): Inferred latch for \"Ry\[1\]\" at Control_Unit.vhd(53)" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ry\[2\] Control_Unit.vhd(53) " "Info (10041): Inferred latch for \"Ry\[2\]\" at Control_Unit.vhd(53)" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR cpu:inst2\|IR:inst " "Info: Elaborating entity \"IR\" for hierarchy \"cpu:inst2\|IR:inst\"" {  } { { "cpu.bdf" "inst" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/cpu.bdf" { { -240 -56 120 -144 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRin IR.vhd(19) " "Warning (10492): VHDL Process Statement warning at IR.vhd(19): signal \"IRin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IR.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/IR.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux cpu:inst2\|Mux:inst2 " "Info: Elaborating entity \"Mux\" for hierarchy \"cpu:inst2\|Mux:inst2\"" {  } { { "cpu.bdf" "inst2" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/cpu.bdf" { { 312 272 592 480 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G mux.vhd(20) " "Warning (10492): VHDL Process Statement warning at mux.vhd(20): signal \"G\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Din mux.vhd(21) " "Warning (10492): VHDL Process Statement warning at mux.vhd(21): signal \"Din\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q0 mux.vhd(22) " "Warning (10492): VHDL Process Statement warning at mux.vhd(22): signal \"Q0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q1 mux.vhd(23) " "Warning (10492): VHDL Process Statement warning at mux.vhd(23): signal \"Q1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q2 mux.vhd(24) " "Warning (10492): VHDL Process Statement warning at mux.vhd(24): signal \"Q2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q3 mux.vhd(25) " "Warning (10492): VHDL Process Statement warning at mux.vhd(25): signal \"Q3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q4 mux.vhd(26) " "Warning (10492): VHDL Process Statement warning at mux.vhd(26): signal \"Q4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q5 mux.vhd(27) " "Warning (10492): VHDL Process Statement warning at mux.vhd(27): signal \"Q5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q6 mux.vhd(28) " "Warning (10492): VHDL Process Statement warning at mux.vhd(28): signal \"Q6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q7 mux.vhd(29) " "Warning (10492): VHDL Process Statement warning at mux.vhd(29): signal \"Q7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "res mux.vhd(18) " "Warning (10631): VHDL Process Statement warning at mux.vhd(18): inferring latch(es) for signal or variable \"res\", which holds its previous value in one or more paths through the process" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[0\] mux.vhd(18) " "Info (10041): Inferred latch for \"res\[0\]\" at mux.vhd(18)" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[1\] mux.vhd(18) " "Info (10041): Inferred latch for \"res\[1\]\" at mux.vhd(18)" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[2\] mux.vhd(18) " "Info (10041): Inferred latch for \"res\[2\]\" at mux.vhd(18)" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[3\] mux.vhd(18) " "Info (10041): Inferred latch for \"res\[3\]\" at mux.vhd(18)" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[4\] mux.vhd(18) " "Info (10041): Inferred latch for \"res\[4\]\" at mux.vhd(18)" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[5\] mux.vhd(18) " "Info (10041): Inferred latch for \"res\[5\]\" at mux.vhd(18)" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[6\] mux.vhd(18) " "Info (10041): Inferred latch for \"res\[6\]\" at mux.vhd(18)" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[7\] mux.vhd(18) " "Info (10041): Inferred latch for \"res\[7\]\" at mux.vhd(18)" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[8\] mux.vhd(18) " "Info (10041): Inferred latch for \"res\[8\]\" at mux.vhd(18)" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[9\] mux.vhd(18) " "Info (10041): Inferred latch for \"res\[9\]\" at mux.vhd(18)" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[10\] mux.vhd(18) " "Info (10041): Inferred latch for \"res\[10\]\" at mux.vhd(18)" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[11\] mux.vhd(18) " "Info (10041): Inferred latch for \"res\[11\]\" at mux.vhd(18)" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[12\] mux.vhd(18) " "Info (10041): Inferred latch for \"res\[12\]\" at mux.vhd(18)" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[13\] mux.vhd(18) " "Info (10041): Inferred latch for \"res\[13\]\" at mux.vhd(18)" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[14\] mux.vhd(18) " "Info (10041): Inferred latch for \"res\[14\]\" at mux.vhd(18)" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[15\] mux.vhd(18) " "Info (10041): Inferred latch for \"res\[15\]\" at mux.vhd(18)" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg cpu:inst2\|Reg:G " "Info: Elaborating entity \"Reg\" for hierarchy \"cpu:inst2\|Reg:G\"" {  } { { "cpu.bdf" "G" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/cpu.bdf" { { 208 984 1080 352 "G" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rin Reg.vhd(18) " "Warning (10492): VHDL Process Statement warning at Reg.vhd(18): signal \"Rin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Reg.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Reg.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSub cpu:inst2\|AddSub:inst5 " "Info: Elaborating entity \"AddSub\" for hierarchy \"cpu:inst2\|AddSub:inst5\"" {  } { { "cpu.bdf" "inst5" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/cpu.bdf" { { 208 1104 1224 376 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem inst_mem:inst1 " "Info: Elaborating entity \"inst_mem\" for hierarchy \"inst_mem:inst1\"" {  } { { "part2.bdf" "inst1" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 200 392 544 296 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram inst_mem:inst1\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"inst_mem:inst1\|altsyncram:altsyncram_component\"" {  } { { "inst_mem.vhd" "altsyncram_component" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/inst_mem.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "inst_mem:inst1\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"inst_mem:inst1\|altsyncram:altsyncram_component\"" {  } { { "inst_mem.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/inst_mem.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "inst_mem:inst1\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"inst_mem:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file int_mem.mif " "Info: Parameter \"init_file\" = \"int_mem.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "inst_mem.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/inst_mem.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8t71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_8t71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8t71 " "Info: Found entity 1: altsyncram_8t71" {  } { { "db/altsyncram_8t71.tdf" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/db/altsyncram_8t71.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8t71 inst_mem:inst1\|altsyncram:altsyncram_component\|altsyncram_8t71:auto_generated " "Info: Elaborating entity \"altsyncram_8t71\" for hierarchy \"inst_mem:inst1\|altsyncram:altsyncram_component\|altsyncram_8t71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:inst " "Info: Elaborating entity \"Counter\" for hierarchy \"Counter:inst\"" {  } { { "part2.bdf" "inst" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 200 192 304 296 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst2\|Mux:inst2\|res\[15\] " "Warning: LATCH primitive \"cpu:inst2\|Mux:inst2\|res\[15\]\" is permanently enabled" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst2\|Mux:inst2\|res\[14\] " "Warning: LATCH primitive \"cpu:inst2\|Mux:inst2\|res\[14\]\" is permanently enabled" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst2\|Mux:inst2\|res\[13\] " "Warning: LATCH primitive \"cpu:inst2\|Mux:inst2\|res\[13\]\" is permanently enabled" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst2\|Mux:inst2\|res\[12\] " "Warning: LATCH primitive \"cpu:inst2\|Mux:inst2\|res\[12\]\" is permanently enabled" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst2\|Mux:inst2\|res\[11\] " "Warning: LATCH primitive \"cpu:inst2\|Mux:inst2\|res\[11\]\" is permanently enabled" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst2\|Mux:inst2\|res\[10\] " "Warning: LATCH primitive \"cpu:inst2\|Mux:inst2\|res\[10\]\" is permanently enabled" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst2\|Mux:inst2\|res\[9\] " "Warning: LATCH primitive \"cpu:inst2\|Mux:inst2\|res\[9\]\" is permanently enabled" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst2\|Mux:inst2\|res\[8\] " "Warning: LATCH primitive \"cpu:inst2\|Mux:inst2\|res\[8\]\" is permanently enabled" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst2\|Mux:inst2\|res\[7\] " "Warning: LATCH primitive \"cpu:inst2\|Mux:inst2\|res\[7\]\" is permanently enabled" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst2\|Mux:inst2\|res\[6\] " "Warning: LATCH primitive \"cpu:inst2\|Mux:inst2\|res\[6\]\" is permanently enabled" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst2\|Mux:inst2\|res\[5\] " "Warning: LATCH primitive \"cpu:inst2\|Mux:inst2\|res\[5\]\" is permanently enabled" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst2\|Mux:inst2\|res\[4\] " "Warning: LATCH primitive \"cpu:inst2\|Mux:inst2\|res\[4\]\" is permanently enabled" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst2\|Mux:inst2\|res\[3\] " "Warning: LATCH primitive \"cpu:inst2\|Mux:inst2\|res\[3\]\" is permanently enabled" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst2\|Mux:inst2\|res\[2\] " "Warning: LATCH primitive \"cpu:inst2\|Mux:inst2\|res\[2\]\" is permanently enabled" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst2\|Mux:inst2\|res\[1\] " "Warning: LATCH primitive \"cpu:inst2\|Mux:inst2\|res\[1\]\" is permanently enabled" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst2\|Mux:inst2\|res\[0\] " "Warning: LATCH primitive \"cpu:inst2\|Mux:inst2\|res\[0\]\" is permanently enabled" {  } { { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu:inst2\|Control_Unit:cu\|Ry\[2\] " "Warning: Latch cpu:inst2\|Control_Unit:cu\|Ry\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst2\|Control_Unit:cu\|step\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu:inst2\|Control_Unit:cu\|step\[0\]" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 42 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 53 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu:inst2\|Control_Unit:cu\|Ry\[1\] " "Warning: Latch cpu:inst2\|Control_Unit:cu\|Ry\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst2\|Control_Unit:cu\|step\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu:inst2\|Control_Unit:cu\|step\[0\]" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 42 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 53 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cpu:inst2\|Control_Unit:cu\|Ry\[0\] " "Warning: Latch cpu:inst2\|Control_Unit:cu\|Ry\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst2\|Control_Unit:cu\|step\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cpu:inst2\|Control_Unit:cu\|step\[0\]" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 42 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 53 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Run " "Warning (15610): No output dependent on input pin \"Run\"" {  } { { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 168 400 568 184 "Run" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "491 " "Info: Implemented 491 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "156 " "Info: Implemented 156 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "315 " "Info: Implemented 315 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Info: Implemented 16 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 30 22:48:37 2015 " "Info: Processing ended: Thu Apr 30 22:48:37 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 30 22:48:38 2015 " "Info: Processing started: Thu Apr 30 22:48:38 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CSC343_Mutil_Cycle_CPU -c CSC343_Mutil_Cycle_CPU " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CSC343_Mutil_Cycle_CPU -c CSC343_Mutil_Cycle_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "CSC343_Mutil_Cycle_CPU EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"CSC343_Mutil_Cycle_CPU\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 749 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 750 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 751 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "160 160 " "Critical Warning: No exact pin location assignment(s) for 160 pins of 160 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Done " "Info: Pin Done not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Done } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 224 816 992 240 "Done" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 297 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Run " "Info: Pin Run not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Run } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 168 400 568 184 "Run" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Run } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 298 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bus\[15\] " "Info: Pin Bus\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Bus[15] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 368 816 992 384 "Bus\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bus[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 142 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bus\[14\] " "Info: Pin Bus\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Bus[14] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 368 816 992 384 "Bus\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bus[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 143 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bus\[13\] " "Info: Pin Bus\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Bus[13] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 368 816 992 384 "Bus\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bus[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 144 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bus\[12\] " "Info: Pin Bus\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Bus[12] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 368 816 992 384 "Bus\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bus[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 145 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bus\[11\] " "Info: Pin Bus\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Bus[11] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 368 816 992 384 "Bus\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bus[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 146 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bus\[10\] " "Info: Pin Bus\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Bus[10] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 368 816 992 384 "Bus\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bus[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 147 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bus\[9\] " "Info: Pin Bus\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Bus[9] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 368 816 992 384 "Bus\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bus[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 148 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bus\[8\] " "Info: Pin Bus\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Bus[8] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 368 816 992 384 "Bus\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bus[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 149 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bus\[7\] " "Info: Pin Bus\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Bus[7] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 368 816 992 384 "Bus\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bus[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 150 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bus\[6\] " "Info: Pin Bus\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Bus[6] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 368 816 992 384 "Bus\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bus[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 151 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bus\[5\] " "Info: Pin Bus\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Bus[5] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 368 816 992 384 "Bus\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bus[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 152 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bus\[4\] " "Info: Pin Bus\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Bus[4] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 368 816 992 384 "Bus\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bus[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 153 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bus\[3\] " "Info: Pin Bus\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Bus[3] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 368 816 992 384 "Bus\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bus[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 154 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bus\[2\] " "Info: Pin Bus\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Bus[2] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 368 816 992 384 "Bus\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bus[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 155 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bus\[1\] " "Info: Pin Bus\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Bus[1] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 368 816 992 384 "Bus\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bus[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 156 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bus\[0\] " "Info: Pin Bus\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Bus[0] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 368 816 992 384 "Bus\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bus[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 157 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[8\] " "Info: Pin IR\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { IR[8] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 208 816 992 224 "IR\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 158 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[7\] " "Info: Pin IR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { IR[7] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 208 816 992 224 "IR\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 159 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[6\] " "Info: Pin IR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { IR[6] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 208 816 992 224 "IR\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 160 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[5\] " "Info: Pin IR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { IR[5] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 208 816 992 224 "IR\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 161 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[4\] " "Info: Pin IR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { IR[4] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 208 816 992 224 "IR\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 162 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[3\] " "Info: Pin IR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { IR[3] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 208 816 992 224 "IR\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 163 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[2\] " "Info: Pin IR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { IR[2] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 208 816 992 224 "IR\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 164 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[1\] " "Info: Pin IR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { IR[1] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 208 816 992 224 "IR\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 165 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[0\] " "Info: Pin IR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { IR[0] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 208 816 992 224 "IR\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 166 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_0\[15\] " "Info: Pin R_0\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_0[15] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 304 816 992 320 "R_0\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 167 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_0\[14\] " "Info: Pin R_0\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_0[14] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 304 816 992 320 "R_0\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 168 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_0\[13\] " "Info: Pin R_0\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_0[13] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 304 816 992 320 "R_0\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 169 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_0\[12\] " "Info: Pin R_0\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_0[12] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 304 816 992 320 "R_0\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 170 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_0\[11\] " "Info: Pin R_0\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_0[11] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 304 816 992 320 "R_0\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 171 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_0\[10\] " "Info: Pin R_0\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_0[10] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 304 816 992 320 "R_0\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 172 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_0\[9\] " "Info: Pin R_0\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_0[9] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 304 816 992 320 "R_0\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 173 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_0\[8\] " "Info: Pin R_0\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_0[8] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 304 816 992 320 "R_0\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 174 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_0\[7\] " "Info: Pin R_0\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_0[7] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 304 816 992 320 "R_0\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 175 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_0\[6\] " "Info: Pin R_0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_0[6] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 304 816 992 320 "R_0\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 176 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_0\[5\] " "Info: Pin R_0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_0[5] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 304 816 992 320 "R_0\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 177 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_0\[4\] " "Info: Pin R_0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_0[4] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 304 816 992 320 "R_0\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 178 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_0\[3\] " "Info: Pin R_0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_0[3] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 304 816 992 320 "R_0\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 179 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_0\[2\] " "Info: Pin R_0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_0[2] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 304 816 992 320 "R_0\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 180 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_0\[1\] " "Info: Pin R_0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_0[1] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 304 816 992 320 "R_0\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 181 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_0\[0\] " "Info: Pin R_0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_0[0] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 304 816 992 320 "R_0\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 182 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_1\[15\] " "Info: Pin R_1\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_1[15] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 288 816 992 304 "R_1\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 183 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_1\[14\] " "Info: Pin R_1\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_1[14] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 288 816 992 304 "R_1\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 184 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_1\[13\] " "Info: Pin R_1\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_1[13] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 288 816 992 304 "R_1\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 185 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_1\[12\] " "Info: Pin R_1\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_1[12] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 288 816 992 304 "R_1\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 186 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_1\[11\] " "Info: Pin R_1\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_1[11] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 288 816 992 304 "R_1\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 187 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_1\[10\] " "Info: Pin R_1\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_1[10] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 288 816 992 304 "R_1\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 188 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_1\[9\] " "Info: Pin R_1\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_1[9] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 288 816 992 304 "R_1\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 189 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_1\[8\] " "Info: Pin R_1\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_1[8] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 288 816 992 304 "R_1\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 190 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_1\[7\] " "Info: Pin R_1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_1[7] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 288 816 992 304 "R_1\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 191 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_1\[6\] " "Info: Pin R_1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_1[6] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 288 816 992 304 "R_1\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 192 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_1\[5\] " "Info: Pin R_1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_1[5] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 288 816 992 304 "R_1\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 193 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_1\[4\] " "Info: Pin R_1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_1[4] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 288 816 992 304 "R_1\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 194 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_1\[3\] " "Info: Pin R_1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_1[3] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 288 816 992 304 "R_1\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 195 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_1\[2\] " "Info: Pin R_1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_1[2] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 288 816 992 304 "R_1\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 196 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_1\[1\] " "Info: Pin R_1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_1[1] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 288 816 992 304 "R_1\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 197 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_1\[0\] " "Info: Pin R_1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_1[0] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 288 816 992 304 "R_1\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 198 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_2\[15\] " "Info: Pin R_2\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_2[15] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 272 816 992 288 "R_2\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_2[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 199 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_2\[14\] " "Info: Pin R_2\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_2[14] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 272 816 992 288 "R_2\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_2[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 200 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_2\[13\] " "Info: Pin R_2\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_2[13] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 272 816 992 288 "R_2\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_2[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 201 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_2\[12\] " "Info: Pin R_2\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_2[12] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 272 816 992 288 "R_2\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 202 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_2\[11\] " "Info: Pin R_2\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_2[11] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 272 816 992 288 "R_2\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 203 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_2\[10\] " "Info: Pin R_2\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_2[10] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 272 816 992 288 "R_2\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 204 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_2\[9\] " "Info: Pin R_2\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_2[9] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 272 816 992 288 "R_2\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 205 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_2\[8\] " "Info: Pin R_2\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_2[8] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 272 816 992 288 "R_2\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 206 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_2\[7\] " "Info: Pin R_2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_2[7] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 272 816 992 288 "R_2\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 207 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_2\[6\] " "Info: Pin R_2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_2[6] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 272 816 992 288 "R_2\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 208 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_2\[5\] " "Info: Pin R_2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_2[5] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 272 816 992 288 "R_2\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 209 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_2\[4\] " "Info: Pin R_2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_2[4] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 272 816 992 288 "R_2\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 210 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_2\[3\] " "Info: Pin R_2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_2[3] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 272 816 992 288 "R_2\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 211 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_2\[2\] " "Info: Pin R_2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_2[2] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 272 816 992 288 "R_2\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 212 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_2\[1\] " "Info: Pin R_2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_2[1] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 272 816 992 288 "R_2\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 213 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_2\[0\] " "Info: Pin R_2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_2[0] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 272 816 992 288 "R_2\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 214 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_3\[15\] " "Info: Pin R_3\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_3[15] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 240 816 992 256 "R_3\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_3[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 215 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_3\[14\] " "Info: Pin R_3\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_3[14] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 240 816 992 256 "R_3\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_3[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 216 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_3\[13\] " "Info: Pin R_3\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_3[13] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 240 816 992 256 "R_3\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_3[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 217 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_3\[12\] " "Info: Pin R_3\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_3[12] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 240 816 992 256 "R_3\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_3[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 218 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_3\[11\] " "Info: Pin R_3\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_3[11] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 240 816 992 256 "R_3\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_3[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 219 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_3\[10\] " "Info: Pin R_3\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_3[10] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 240 816 992 256 "R_3\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_3[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 220 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_3\[9\] " "Info: Pin R_3\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_3[9] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 240 816 992 256 "R_3\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_3[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 221 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_3\[8\] " "Info: Pin R_3\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_3[8] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 240 816 992 256 "R_3\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_3[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 222 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_3\[7\] " "Info: Pin R_3\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_3[7] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 240 816 992 256 "R_3\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 223 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_3\[6\] " "Info: Pin R_3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_3[6] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 240 816 992 256 "R_3\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 224 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_3\[5\] " "Info: Pin R_3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_3[5] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 240 816 992 256 "R_3\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 225 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_3\[4\] " "Info: Pin R_3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_3[4] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 240 816 992 256 "R_3\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 226 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_3\[3\] " "Info: Pin R_3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_3[3] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 240 816 992 256 "R_3\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 227 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_3\[2\] " "Info: Pin R_3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_3[2] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 240 816 992 256 "R_3\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 228 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_3\[1\] " "Info: Pin R_3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_3[1] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 240 816 992 256 "R_3\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 229 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_3\[0\] " "Info: Pin R_3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_3[0] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 240 816 992 256 "R_3\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 230 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_4\[15\] " "Info: Pin R_4\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_4[15] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 256 816 992 272 "R_4\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_4[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 231 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_4\[14\] " "Info: Pin R_4\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_4[14] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 256 816 992 272 "R_4\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_4[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 232 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_4\[13\] " "Info: Pin R_4\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_4[13] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 256 816 992 272 "R_4\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_4[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 233 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_4\[12\] " "Info: Pin R_4\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_4[12] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 256 816 992 272 "R_4\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_4[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 234 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_4\[11\] " "Info: Pin R_4\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_4[11] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 256 816 992 272 "R_4\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_4[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 235 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_4\[10\] " "Info: Pin R_4\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_4[10] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 256 816 992 272 "R_4\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_4[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 236 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_4\[9\] " "Info: Pin R_4\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_4[9] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 256 816 992 272 "R_4\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_4[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 237 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_4\[8\] " "Info: Pin R_4\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_4[8] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 256 816 992 272 "R_4\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_4[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 238 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_4\[7\] " "Info: Pin R_4\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_4[7] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 256 816 992 272 "R_4\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 239 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_4\[6\] " "Info: Pin R_4\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_4[6] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 256 816 992 272 "R_4\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 240 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_4\[5\] " "Info: Pin R_4\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_4[5] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 256 816 992 272 "R_4\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 241 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_4\[4\] " "Info: Pin R_4\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_4[4] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 256 816 992 272 "R_4\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 242 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_4\[3\] " "Info: Pin R_4\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_4[3] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 256 816 992 272 "R_4\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 243 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_4\[2\] " "Info: Pin R_4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_4[2] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 256 816 992 272 "R_4\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 244 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_4\[1\] " "Info: Pin R_4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_4[1] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 256 816 992 272 "R_4\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 245 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_4\[0\] " "Info: Pin R_4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_4[0] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 256 816 992 272 "R_4\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 246 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_5\[15\] " "Info: Pin R_5\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_5[15] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 320 816 992 336 "R_5\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_5[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 247 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_5\[14\] " "Info: Pin R_5\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_5[14] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 320 816 992 336 "R_5\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_5[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 248 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_5\[13\] " "Info: Pin R_5\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_5[13] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 320 816 992 336 "R_5\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_5[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 249 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_5\[12\] " "Info: Pin R_5\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_5[12] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 320 816 992 336 "R_5\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_5[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 250 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_5\[11\] " "Info: Pin R_5\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_5[11] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 320 816 992 336 "R_5\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_5[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 251 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_5\[10\] " "Info: Pin R_5\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_5[10] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 320 816 992 336 "R_5\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_5[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 252 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_5\[9\] " "Info: Pin R_5\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_5[9] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 320 816 992 336 "R_5\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_5[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 253 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_5\[8\] " "Info: Pin R_5\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_5[8] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 320 816 992 336 "R_5\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_5[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 254 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_5\[7\] " "Info: Pin R_5\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_5[7] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 320 816 992 336 "R_5\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 255 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_5\[6\] " "Info: Pin R_5\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_5[6] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 320 816 992 336 "R_5\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 256 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_5\[5\] " "Info: Pin R_5\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_5[5] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 320 816 992 336 "R_5\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 257 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_5\[4\] " "Info: Pin R_5\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_5[4] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 320 816 992 336 "R_5\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 258 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_5\[3\] " "Info: Pin R_5\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_5[3] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 320 816 992 336 "R_5\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 259 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_5\[2\] " "Info: Pin R_5\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_5[2] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 320 816 992 336 "R_5\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 260 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_5\[1\] " "Info: Pin R_5\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_5[1] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 320 816 992 336 "R_5\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 261 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_5\[0\] " "Info: Pin R_5\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_5[0] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 320 816 992 336 "R_5\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 262 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_6\[15\] " "Info: Pin R_6\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_6[15] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 336 816 992 352 "R_6\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_6[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 263 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_6\[14\] " "Info: Pin R_6\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_6[14] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 336 816 992 352 "R_6\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_6[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 264 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_6\[13\] " "Info: Pin R_6\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_6[13] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 336 816 992 352 "R_6\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_6[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 265 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_6\[12\] " "Info: Pin R_6\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_6[12] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 336 816 992 352 "R_6\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_6[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 266 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_6\[11\] " "Info: Pin R_6\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_6[11] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 336 816 992 352 "R_6\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_6[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 267 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_6\[10\] " "Info: Pin R_6\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_6[10] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 336 816 992 352 "R_6\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_6[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 268 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_6\[9\] " "Info: Pin R_6\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_6[9] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 336 816 992 352 "R_6\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_6[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 269 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_6\[8\] " "Info: Pin R_6\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_6[8] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 336 816 992 352 "R_6\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_6[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 270 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_6\[7\] " "Info: Pin R_6\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_6[7] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 336 816 992 352 "R_6\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_6[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 271 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_6\[6\] " "Info: Pin R_6\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_6[6] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 336 816 992 352 "R_6\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 272 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_6\[5\] " "Info: Pin R_6\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_6[5] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 336 816 992 352 "R_6\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 273 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_6\[4\] " "Info: Pin R_6\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_6[4] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 336 816 992 352 "R_6\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 274 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_6\[3\] " "Info: Pin R_6\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_6[3] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 336 816 992 352 "R_6\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 275 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_6\[2\] " "Info: Pin R_6\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_6[2] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 336 816 992 352 "R_6\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 276 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_6\[1\] " "Info: Pin R_6\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_6[1] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 336 816 992 352 "R_6\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 277 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_6\[0\] " "Info: Pin R_6\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_6[0] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 336 816 992 352 "R_6\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 278 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_7\[15\] " "Info: Pin R_7\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_7[15] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 352 816 992 368 "R_7\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_7[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 279 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_7\[14\] " "Info: Pin R_7\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_7[14] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 352 816 992 368 "R_7\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_7[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 280 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_7\[13\] " "Info: Pin R_7\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_7[13] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 352 816 992 368 "R_7\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_7[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 281 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_7\[12\] " "Info: Pin R_7\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_7[12] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 352 816 992 368 "R_7\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_7[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 282 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_7\[11\] " "Info: Pin R_7\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_7[11] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 352 816 992 368 "R_7\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_7[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 283 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_7\[10\] " "Info: Pin R_7\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_7[10] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 352 816 992 368 "R_7\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_7[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 284 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_7\[9\] " "Info: Pin R_7\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_7[9] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 352 816 992 368 "R_7\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_7[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 285 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_7\[8\] " "Info: Pin R_7\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_7[8] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 352 816 992 368 "R_7\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_7[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 286 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_7\[7\] " "Info: Pin R_7\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_7[7] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 352 816 992 368 "R_7\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_7[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 287 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_7\[6\] " "Info: Pin R_7\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_7[6] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 352 816 992 368 "R_7\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 288 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_7\[5\] " "Info: Pin R_7\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_7[5] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 352 816 992 368 "R_7\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 289 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_7\[4\] " "Info: Pin R_7\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_7[4] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 352 816 992 368 "R_7\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 290 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_7\[3\] " "Info: Pin R_7\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_7[3] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 352 816 992 368 "R_7\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 291 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_7\[2\] " "Info: Pin R_7\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_7[2] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 352 816 992 368 "R_7\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 292 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_7\[1\] " "Info: Pin R_7\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_7[1] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 352 816 992 368 "R_7\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 293 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_7\[0\] " "Info: Pin R_7\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R_7[0] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 352 816 992 368 "R_7\[15..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 294 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tstep\[1\] " "Info: Pin Tstep\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Tstep[1] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 192 816 992 208 "Tstep\[1..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Tstep[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 295 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tstep\[0\] " "Info: Pin Tstep\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Tstep[0] } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 192 816 992 208 "Tstep\[1..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Tstep[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 296 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PClock " "Info: Pin PClock not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PClock } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 312 400 568 328 "PClock" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 300 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Resetn " "Info: Pin Resetn not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Resetn } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 136 344 512 152 "Resetn" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Resetn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 299 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MClock " "Info: Pin MClock not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MClock } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 224 -16 152 240 "MClock" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 301 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PClock (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node PClock (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst2\|Control_Unit:cu\|step\[0\] " "Info: Destination node cpu:inst2\|Control_Unit:cu\|step\[0\]" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 42 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst2|Control_Unit:cu|step[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 111 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst2\|Control_Unit:cu\|step\[1\] " "Info: Destination node cpu:inst2\|Control_Unit:cu\|step\[1\]" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 42 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst2|Control_Unit:cu|step[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 110 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst2\|IR:inst\|IRout\[6\] " "Info: Destination node cpu:inst2\|IR:inst\|IRout\[6\]" {  } { { "IR.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/IR.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst2|IR:inst|IRout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 104 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst2\|IR:inst\|IRout\[7\] " "Info: Destination node cpu:inst2\|IR:inst\|IRout\[7\]" {  } { { "IR.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/IR.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst2|IR:inst|IRout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 105 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst2\|IR:inst\|IRout\[8\] " "Info: Destination node cpu:inst2\|IR:inst\|IRout\[8\]" {  } { { "IR.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/IR.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst2|IR:inst|IRout[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 106 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PClock } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 312 400 568 328 "PClock" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 300 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MClock (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node MClock (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { MClock } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 224 -16 152 240 "MClock" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 301 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst2\|Control_Unit:cu\|Mux26~1  " "Info: Automatically promoted node cpu:inst2\|Control_Unit:cu\|Mux26~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst2|Control_Unit:cu|Mux26~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 611 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Resetn (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node Resetn (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Resetn } } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 136 344 512 152 "Resetn" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Resetn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 299 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "157 unused 3.3V 1 156 0 " "Info: Number of I/O pins in group: 157 (unused VREF, 3.3V VCCIO, 1 input, 156 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 56 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "6.731 ns register register " "Info: Estimated most critical path is register to register delay of 6.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu:inst2\|Control_Unit:cu\|Ry\[1\] 1 REG LAB_X28_Y26 48 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X28_Y26; Fanout = 48; REG Node = 'cpu:inst2\|Control_Unit:cu\|Ry\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst2|Control_Unit:cu|Ry[1] } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.275 ns) 1.042 ns cpu:inst2\|Mux:inst2\|res\[4\]~74 2 COMB LAB_X27_Y25 1 " "Info: 2: + IC(0.767 ns) + CELL(0.275 ns) = 1.042 ns; Loc. = LAB_X27_Y25; Fanout = 1; COMB Node = 'cpu:inst2\|Mux:inst2\|res\[4\]~74'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { cpu:inst2|Control_Unit:cu|Ry[1] cpu:inst2|Mux:inst2|res[4]~74 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.271 ns) 1.794 ns cpu:inst2\|Mux:inst2\|res\[4\]~75 3 COMB LAB_X28_Y25 1 " "Info: 3: + IC(0.481 ns) + CELL(0.271 ns) = 1.794 ns; Loc. = LAB_X28_Y25; Fanout = 1; COMB Node = 'cpu:inst2\|Mux:inst2\|res\[4\]~75'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.752 ns" { cpu:inst2|Mux:inst2|res[4]~74 cpu:inst2|Mux:inst2|res[4]~75 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.150 ns) 2.836 ns cpu:inst2\|Mux:inst2\|res\[4\]~76 4 COMB LAB_X28_Y26 11 " "Info: 4: + IC(0.892 ns) + CELL(0.150 ns) = 2.836 ns; Loc. = LAB_X28_Y26; Fanout = 11; COMB Node = 'cpu:inst2\|Mux:inst2\|res\[4\]~76'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { cpu:inst2|Mux:inst2|res[4]~75 cpu:inst2|Mux:inst2|res[4]~76 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.275 ns) 4.149 ns cpu:inst2\|AddSub:inst5\|Add0~12 5 COMB LAB_X30_Y25 2 " "Info: 5: + IC(1.038 ns) + CELL(0.275 ns) = 4.149 ns; Loc. = LAB_X30_Y25; Fanout = 2; COMB Node = 'cpu:inst2\|AddSub:inst5\|Add0~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { cpu:inst2|Mux:inst2|res[4]~76 cpu:inst2|AddSub:inst5|Add0~12 } "NODE_NAME" } } { "AddSub.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/AddSub.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.414 ns) 5.437 ns cpu:inst2\|Reg:G\|Q\[4\]~27 6 COMB LAB_X29_Y26 2 " "Info: 6: + IC(0.874 ns) + CELL(0.414 ns) = 5.437 ns; Loc. = LAB_X29_Y26; Fanout = 2; COMB Node = 'cpu:inst2\|Reg:G\|Q\[4\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { cpu:inst2|AddSub:inst5|Add0~12 cpu:inst2|Reg:G|Q[4]~27 } "NODE_NAME" } } { "Reg.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Reg.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.508 ns cpu:inst2\|Reg:G\|Q\[5\]~29 7 COMB LAB_X29_Y26 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 5.508 ns; Loc. = LAB_X29_Y26; Fanout = 2; COMB Node = 'cpu:inst2\|Reg:G\|Q\[5\]~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu:inst2|Reg:G|Q[4]~27 cpu:inst2|Reg:G|Q[5]~29 } "NODE_NAME" } } { "Reg.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Reg.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.579 ns cpu:inst2\|Reg:G\|Q\[6\]~31 8 COMB LAB_X29_Y26 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 5.579 ns; Loc. = LAB_X29_Y26; Fanout = 2; COMB Node = 'cpu:inst2\|Reg:G\|Q\[6\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu:inst2|Reg:G|Q[5]~29 cpu:inst2|Reg:G|Q[6]~31 } "NODE_NAME" } } { "Reg.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Reg.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 5.740 ns cpu:inst2\|Reg:G\|Q\[7\]~33 9 COMB LAB_X29_Y25 2 " "Info: 9: + IC(0.090 ns) + CELL(0.071 ns) = 5.740 ns; Loc. = LAB_X29_Y25; Fanout = 2; COMB Node = 'cpu:inst2\|Reg:G\|Q\[7\]~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { cpu:inst2|Reg:G|Q[6]~31 cpu:inst2|Reg:G|Q[7]~33 } "NODE_NAME" } } { "Reg.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Reg.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.811 ns cpu:inst2\|Reg:G\|Q\[8\]~35 10 COMB LAB_X29_Y25 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 5.811 ns; Loc. = LAB_X29_Y25; Fanout = 2; COMB Node = 'cpu:inst2\|Reg:G\|Q\[8\]~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu:inst2|Reg:G|Q[7]~33 cpu:inst2|Reg:G|Q[8]~35 } "NODE_NAME" } } { "Reg.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Reg.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.882 ns cpu:inst2\|Reg:G\|Q\[9\]~37 11 COMB LAB_X29_Y25 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 5.882 ns; Loc. = LAB_X29_Y25; Fanout = 2; COMB Node = 'cpu:inst2\|Reg:G\|Q\[9\]~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu:inst2|Reg:G|Q[8]~35 cpu:inst2|Reg:G|Q[9]~37 } "NODE_NAME" } } { "Reg.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Reg.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.953 ns cpu:inst2\|Reg:G\|Q\[10\]~39 12 COMB LAB_X29_Y25 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 5.953 ns; Loc. = LAB_X29_Y25; Fanout = 2; COMB Node = 'cpu:inst2\|Reg:G\|Q\[10\]~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu:inst2|Reg:G|Q[9]~37 cpu:inst2|Reg:G|Q[10]~39 } "NODE_NAME" } } { "Reg.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Reg.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.024 ns cpu:inst2\|Reg:G\|Q\[11\]~41 13 COMB LAB_X29_Y25 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 6.024 ns; Loc. = LAB_X29_Y25; Fanout = 2; COMB Node = 'cpu:inst2\|Reg:G\|Q\[11\]~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu:inst2|Reg:G|Q[10]~39 cpu:inst2|Reg:G|Q[11]~41 } "NODE_NAME" } } { "Reg.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Reg.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.095 ns cpu:inst2\|Reg:G\|Q\[12\]~43 14 COMB LAB_X29_Y25 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 6.095 ns; Loc. = LAB_X29_Y25; Fanout = 2; COMB Node = 'cpu:inst2\|Reg:G\|Q\[12\]~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu:inst2|Reg:G|Q[11]~41 cpu:inst2|Reg:G|Q[12]~43 } "NODE_NAME" } } { "Reg.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Reg.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.166 ns cpu:inst2\|Reg:G\|Q\[13\]~45 15 COMB LAB_X29_Y25 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 6.166 ns; Loc. = LAB_X29_Y25; Fanout = 2; COMB Node = 'cpu:inst2\|Reg:G\|Q\[13\]~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu:inst2|Reg:G|Q[12]~43 cpu:inst2|Reg:G|Q[13]~45 } "NODE_NAME" } } { "Reg.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Reg.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.237 ns cpu:inst2\|Reg:G\|Q\[14\]~47 16 COMB LAB_X29_Y25 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 6.237 ns; Loc. = LAB_X29_Y25; Fanout = 1; COMB Node = 'cpu:inst2\|Reg:G\|Q\[14\]~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu:inst2|Reg:G|Q[13]~45 cpu:inst2|Reg:G|Q[14]~47 } "NODE_NAME" } } { "Reg.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Reg.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.647 ns cpu:inst2\|Reg:G\|Q\[15\]~48 17 COMB LAB_X29_Y25 1 " "Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 6.647 ns; Loc. = LAB_X29_Y25; Fanout = 1; COMB Node = 'cpu:inst2\|Reg:G\|Q\[15\]~48'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { cpu:inst2|Reg:G|Q[14]~47 cpu:inst2|Reg:G|Q[15]~48 } "NODE_NAME" } } { "Reg.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Reg.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.731 ns cpu:inst2\|Reg:G\|Q\[15\] 18 REG LAB_X29_Y25 1 " "Info: 18: + IC(0.000 ns) + CELL(0.084 ns) = 6.731 ns; Loc. = LAB_X29_Y25; Fanout = 1; REG Node = 'cpu:inst2\|Reg:G\|Q\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { cpu:inst2|Reg:G|Q[15]~48 cpu:inst2|Reg:G|Q[15] } "NODE_NAME" } } { "Reg.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Reg.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.589 ns ( 38.46 % ) " "Info: Total cell delay = 2.589 ns ( 38.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.142 ns ( 61.54 % ) " "Info: Total interconnect delay = 4.142 ns ( 61.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.731 ns" { cpu:inst2|Control_Unit:cu|Ry[1] cpu:inst2|Mux:inst2|res[4]~74 cpu:inst2|Mux:inst2|res[4]~75 cpu:inst2|Mux:inst2|res[4]~76 cpu:inst2|AddSub:inst5|Add0~12 cpu:inst2|Reg:G|Q[4]~27 cpu:inst2|Reg:G|Q[5]~29 cpu:inst2|Reg:G|Q[6]~31 cpu:inst2|Reg:G|Q[7]~33 cpu:inst2|Reg:G|Q[8]~35 cpu:inst2|Reg:G|Q[9]~37 cpu:inst2|Reg:G|Q[10]~39 cpu:inst2|Reg:G|Q[11]~41 cpu:inst2|Reg:G|Q[12]~43 cpu:inst2|Reg:G|Q[13]~45 cpu:inst2|Reg:G|Q[14]~47 cpu:inst2|Reg:G|Q[15]~48 cpu:inst2|Reg:G|Q[15] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X22_Y24 X32_Y36 " "Info: Peak interconnect usage is 6% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "156 " "Warning: Found 156 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Done 0 " "Info: Pin \"Done\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Bus\[15\] 0 " "Info: Pin \"Bus\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Bus\[14\] 0 " "Info: Pin \"Bus\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Bus\[13\] 0 " "Info: Pin \"Bus\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Bus\[12\] 0 " "Info: Pin \"Bus\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Bus\[11\] 0 " "Info: Pin \"Bus\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Bus\[10\] 0 " "Info: Pin \"Bus\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Bus\[9\] 0 " "Info: Pin \"Bus\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Bus\[8\] 0 " "Info: Pin \"Bus\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Bus\[7\] 0 " "Info: Pin \"Bus\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Bus\[6\] 0 " "Info: Pin \"Bus\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Bus\[5\] 0 " "Info: Pin \"Bus\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Bus\[4\] 0 " "Info: Pin \"Bus\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Bus\[3\] 0 " "Info: Pin \"Bus\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Bus\[2\] 0 " "Info: Pin \"Bus\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Bus\[1\] 0 " "Info: Pin \"Bus\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Bus\[0\] 0 " "Info: Pin \"Bus\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[8\] 0 " "Info: Pin \"IR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[7\] 0 " "Info: Pin \"IR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[6\] 0 " "Info: Pin \"IR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[5\] 0 " "Info: Pin \"IR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[4\] 0 " "Info: Pin \"IR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[3\] 0 " "Info: Pin \"IR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[2\] 0 " "Info: Pin \"IR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[1\] 0 " "Info: Pin \"IR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[0\] 0 " "Info: Pin \"IR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_0\[15\] 0 " "Info: Pin \"R_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_0\[14\] 0 " "Info: Pin \"R_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_0\[13\] 0 " "Info: Pin \"R_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_0\[12\] 0 " "Info: Pin \"R_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_0\[11\] 0 " "Info: Pin \"R_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_0\[10\] 0 " "Info: Pin \"R_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_0\[9\] 0 " "Info: Pin \"R_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_0\[8\] 0 " "Info: Pin \"R_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_0\[7\] 0 " "Info: Pin \"R_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_0\[6\] 0 " "Info: Pin \"R_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_0\[5\] 0 " "Info: Pin \"R_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_0\[4\] 0 " "Info: Pin \"R_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_0\[3\] 0 " "Info: Pin \"R_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_0\[2\] 0 " "Info: Pin \"R_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_0\[1\] 0 " "Info: Pin \"R_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_0\[0\] 0 " "Info: Pin \"R_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_1\[15\] 0 " "Info: Pin \"R_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_1\[14\] 0 " "Info: Pin \"R_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_1\[13\] 0 " "Info: Pin \"R_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_1\[12\] 0 " "Info: Pin \"R_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_1\[11\] 0 " "Info: Pin \"R_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_1\[10\] 0 " "Info: Pin \"R_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_1\[9\] 0 " "Info: Pin \"R_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_1\[8\] 0 " "Info: Pin \"R_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_1\[7\] 0 " "Info: Pin \"R_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_1\[6\] 0 " "Info: Pin \"R_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_1\[5\] 0 " "Info: Pin \"R_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_1\[4\] 0 " "Info: Pin \"R_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_1\[3\] 0 " "Info: Pin \"R_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_1\[2\] 0 " "Info: Pin \"R_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_1\[1\] 0 " "Info: Pin \"R_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_1\[0\] 0 " "Info: Pin \"R_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_2\[15\] 0 " "Info: Pin \"R_2\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_2\[14\] 0 " "Info: Pin \"R_2\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_2\[13\] 0 " "Info: Pin \"R_2\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_2\[12\] 0 " "Info: Pin \"R_2\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_2\[11\] 0 " "Info: Pin \"R_2\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_2\[10\] 0 " "Info: Pin \"R_2\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_2\[9\] 0 " "Info: Pin \"R_2\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_2\[8\] 0 " "Info: Pin \"R_2\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_2\[7\] 0 " "Info: Pin \"R_2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_2\[6\] 0 " "Info: Pin \"R_2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_2\[5\] 0 " "Info: Pin \"R_2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_2\[4\] 0 " "Info: Pin \"R_2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_2\[3\] 0 " "Info: Pin \"R_2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_2\[2\] 0 " "Info: Pin \"R_2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_2\[1\] 0 " "Info: Pin \"R_2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_2\[0\] 0 " "Info: Pin \"R_2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_3\[15\] 0 " "Info: Pin \"R_3\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_3\[14\] 0 " "Info: Pin \"R_3\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_3\[13\] 0 " "Info: Pin \"R_3\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_3\[12\] 0 " "Info: Pin \"R_3\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_3\[11\] 0 " "Info: Pin \"R_3\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_3\[10\] 0 " "Info: Pin \"R_3\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_3\[9\] 0 " "Info: Pin \"R_3\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_3\[8\] 0 " "Info: Pin \"R_3\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_3\[7\] 0 " "Info: Pin \"R_3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_3\[6\] 0 " "Info: Pin \"R_3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_3\[5\] 0 " "Info: Pin \"R_3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_3\[4\] 0 " "Info: Pin \"R_3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_3\[3\] 0 " "Info: Pin \"R_3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_3\[2\] 0 " "Info: Pin \"R_3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_3\[1\] 0 " "Info: Pin \"R_3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_3\[0\] 0 " "Info: Pin \"R_3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_4\[15\] 0 " "Info: Pin \"R_4\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_4\[14\] 0 " "Info: Pin \"R_4\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_4\[13\] 0 " "Info: Pin \"R_4\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_4\[12\] 0 " "Info: Pin \"R_4\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_4\[11\] 0 " "Info: Pin \"R_4\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_4\[10\] 0 " "Info: Pin \"R_4\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_4\[9\] 0 " "Info: Pin \"R_4\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_4\[8\] 0 " "Info: Pin \"R_4\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_4\[7\] 0 " "Info: Pin \"R_4\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_4\[6\] 0 " "Info: Pin \"R_4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_4\[5\] 0 " "Info: Pin \"R_4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_4\[4\] 0 " "Info: Pin \"R_4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_4\[3\] 0 " "Info: Pin \"R_4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_4\[2\] 0 " "Info: Pin \"R_4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_4\[1\] 0 " "Info: Pin \"R_4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_4\[0\] 0 " "Info: Pin \"R_4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_5\[15\] 0 " "Info: Pin \"R_5\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_5\[14\] 0 " "Info: Pin \"R_5\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_5\[13\] 0 " "Info: Pin \"R_5\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_5\[12\] 0 " "Info: Pin \"R_5\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_5\[11\] 0 " "Info: Pin \"R_5\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_5\[10\] 0 " "Info: Pin \"R_5\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_5\[9\] 0 " "Info: Pin \"R_5\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_5\[8\] 0 " "Info: Pin \"R_5\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_5\[7\] 0 " "Info: Pin \"R_5\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_5\[6\] 0 " "Info: Pin \"R_5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_5\[5\] 0 " "Info: Pin \"R_5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_5\[4\] 0 " "Info: Pin \"R_5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_5\[3\] 0 " "Info: Pin \"R_5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_5\[2\] 0 " "Info: Pin \"R_5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_5\[1\] 0 " "Info: Pin \"R_5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_5\[0\] 0 " "Info: Pin \"R_5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_6\[15\] 0 " "Info: Pin \"R_6\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_6\[14\] 0 " "Info: Pin \"R_6\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_6\[13\] 0 " "Info: Pin \"R_6\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_6\[12\] 0 " "Info: Pin \"R_6\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_6\[11\] 0 " "Info: Pin \"R_6\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_6\[10\] 0 " "Info: Pin \"R_6\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_6\[9\] 0 " "Info: Pin \"R_6\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_6\[8\] 0 " "Info: Pin \"R_6\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_6\[7\] 0 " "Info: Pin \"R_6\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_6\[6\] 0 " "Info: Pin \"R_6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_6\[5\] 0 " "Info: Pin \"R_6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_6\[4\] 0 " "Info: Pin \"R_6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_6\[3\] 0 " "Info: Pin \"R_6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_6\[2\] 0 " "Info: Pin \"R_6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_6\[1\] 0 " "Info: Pin \"R_6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_6\[0\] 0 " "Info: Pin \"R_6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_7\[15\] 0 " "Info: Pin \"R_7\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_7\[14\] 0 " "Info: Pin \"R_7\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_7\[13\] 0 " "Info: Pin \"R_7\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_7\[12\] 0 " "Info: Pin \"R_7\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_7\[11\] 0 " "Info: Pin \"R_7\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_7\[10\] 0 " "Info: Pin \"R_7\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_7\[9\] 0 " "Info: Pin \"R_7\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_7\[8\] 0 " "Info: Pin \"R_7\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_7\[7\] 0 " "Info: Pin \"R_7\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_7\[6\] 0 " "Info: Pin \"R_7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_7\[5\] 0 " "Info: Pin \"R_7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_7\[4\] 0 " "Info: Pin \"R_7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_7\[3\] 0 " "Info: Pin \"R_7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_7\[2\] 0 " "Info: Pin \"R_7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_7\[1\] 0 " "Info: Pin \"R_7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R_7\[0\] 0 " "Info: Pin \"R_7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tstep\[1\] 0 " "Info: Pin \"Tstep\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tstep\[0\] 0 " "Info: Pin \"Tstep\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "261 " "Info: Peak virtual memory: 261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 30 22:48:47 2015 " "Info: Processing ended: Thu Apr 30 22:48:47 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 30 22:48:48 2015 " "Info: Processing started: Thu Apr 30 22:48:48 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CSC343_Mutil_Cycle_CPU -c CSC343_Mutil_Cycle_CPU " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off CSC343_Mutil_Cycle_CPU -c CSC343_Mutil_Cycle_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Info: Peak virtual memory: 246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 30 22:48:51 2015 " "Info: Processing ended: Thu Apr 30 22:48:51 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 30 22:48:52 2015 " "Info: Processing started: Thu Apr 30 22:48:52 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CSC343_Mutil_Cycle_CPU -c CSC343_Mutil_Cycle_CPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CSC343_Mutil_Cycle_CPU -c CSC343_Mutil_Cycle_CPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "cpu:inst2\|Control_Unit:cu\|Sign " "Warning: Node \"cpu:inst2\|Control_Unit:cu\|Sign\" is a latch" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu:inst2\|Control_Unit:cu\|Ry\[0\] " "Warning: Node \"cpu:inst2\|Control_Unit:cu\|Ry\[0\]\" is a latch" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu:inst2\|Control_Unit:cu\|Ry\[2\] " "Warning: Node \"cpu:inst2\|Control_Unit:cu\|Ry\[2\]\" is a latch" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu:inst2\|Control_Unit:cu\|Ry\[1\] " "Warning: Node \"cpu:inst2\|Control_Unit:cu\|Ry\[1\]\" is a latch" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "PClock " "Info: Assuming node \"PClock\" is an undefined clock" {  } { { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 312 400 568 328 "PClock" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PClock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "MClock " "Info: Assuming node \"MClock\" is an undefined clock" {  } { { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 224 -16 152 240 "MClock" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MClock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "cpu:inst2\|Control_Unit:cu\|Mux26~0 " "Info: Detected gated clock \"cpu:inst2\|Control_Unit:cu\|Mux26~0\" as buffer" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu:inst2\|Control_Unit:cu\|Mux26~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu:inst2\|Control_Unit:cu\|Mux26~1 " "Info: Detected gated clock \"cpu:inst2\|Control_Unit:cu\|Mux26~1\" as buffer" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu:inst2\|Control_Unit:cu\|Mux26~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu:inst2\|IR:inst\|IRout\[6\] " "Info: Detected ripple clock \"cpu:inst2\|IR:inst\|IRout\[6\]\" as buffer" {  } { { "IR.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/IR.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu:inst2\|IR:inst\|IRout\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu:inst2\|Control_Unit:cu\|step\[1\] " "Info: Detected ripple clock \"cpu:inst2\|Control_Unit:cu\|step\[1\]\" as buffer" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 42 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu:inst2\|Control_Unit:cu\|step\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu:inst2\|IR:inst\|IRout\[7\] " "Info: Detected ripple clock \"cpu:inst2\|IR:inst\|IRout\[7\]\" as buffer" {  } { { "IR.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/IR.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu:inst2\|IR:inst\|IRout\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu:inst2\|IR:inst\|IRout\[8\] " "Info: Detected ripple clock \"cpu:inst2\|IR:inst\|IRout\[8\]\" as buffer" {  } { { "IR.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/IR.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu:inst2\|IR:inst\|IRout\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu:inst2\|Control_Unit:cu\|step\[0\] " "Info: Detected ripple clock \"cpu:inst2\|Control_Unit:cu\|step\[0\]\" as buffer" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 42 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu:inst2\|Control_Unit:cu\|step\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu:inst2\|Control_Unit:cu\|Mux24~0 " "Info: Detected gated clock \"cpu:inst2\|Control_Unit:cu\|Mux24~0\" as buffer" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu:inst2\|Control_Unit:cu\|Mux24~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PClock register cpu:inst2\|Control_Unit:cu\|Ry\[0\] register cpu:inst2\|Reg:G\|Q\[15\] 43.99 MHz 22.73 ns Internal " "Info: Clock \"PClock\" has Internal fmax of 43.99 MHz between source register \"cpu:inst2\|Control_Unit:cu\|Ry\[0\]\" and destination register \"cpu:inst2\|Reg:G\|Q\[15\]\" (period= 22.73 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.369 ns + Longest register register " "Info: + Longest register to register delay is 6.369 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu:inst2\|Control_Unit:cu\|Ry\[0\] 1 REG LCCOMB_X27_Y26_N6 48 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y26_N6; Fanout = 48; REG Node = 'cpu:inst2\|Control_Unit:cu\|Ry\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst2|Control_Unit:cu|Ry[0] } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.420 ns) 1.147 ns cpu:inst2\|Mux:inst2\|res\[6\]~59 2 COMB LCCOMB_X24_Y26_N30 1 " "Info: 2: + IC(0.727 ns) + CELL(0.420 ns) = 1.147 ns; Loc. = LCCOMB_X24_Y26_N30; Fanout = 1; COMB Node = 'cpu:inst2\|Mux:inst2\|res\[6\]~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.147 ns" { cpu:inst2|Control_Unit:cu|Ry[0] cpu:inst2|Mux:inst2|res[6]~59 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.150 ns) 1.688 ns cpu:inst2\|Mux:inst2\|res\[6\]~60 3 COMB LCCOMB_X23_Y26_N18 1 " "Info: 3: + IC(0.391 ns) + CELL(0.150 ns) = 1.688 ns; Loc. = LCCOMB_X23_Y26_N18; Fanout = 1; COMB Node = 'cpu:inst2\|Mux:inst2\|res\[6\]~60'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { cpu:inst2|Mux:inst2|res[6]~59 cpu:inst2|Mux:inst2|res[6]~60 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.959 ns) + CELL(0.275 ns) 2.922 ns cpu:inst2\|Mux:inst2\|res\[6\]~64 4 COMB LCCOMB_X25_Y25_N14 11 " "Info: 4: + IC(0.959 ns) + CELL(0.275 ns) = 2.922 ns; Loc. = LCCOMB_X25_Y25_N14; Fanout = 11; COMB Node = 'cpu:inst2\|Mux:inst2\|res\[6\]~64'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { cpu:inst2|Mux:inst2|res[6]~60 cpu:inst2|Mux:inst2|res[6]~64 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.938 ns) + CELL(0.150 ns) 4.010 ns cpu:inst2\|AddSub:inst5\|Add0~10 5 COMB LCCOMB_X30_Y25_N0 2 " "Info: 5: + IC(0.938 ns) + CELL(0.150 ns) = 4.010 ns; Loc. = LCCOMB_X30_Y25_N0; Fanout = 2; COMB Node = 'cpu:inst2\|AddSub:inst5\|Add0~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.088 ns" { cpu:inst2|Mux:inst2|res[6]~64 cpu:inst2|AddSub:inst5|Add0~10 } "NODE_NAME" } } { "AddSub.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/AddSub.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.495 ns) 5.219 ns cpu:inst2\|Reg:G\|Q\[6\]~31 6 COMB LCCOMB_X29_Y26_N30 2 " "Info: 6: + IC(0.714 ns) + CELL(0.495 ns) = 5.219 ns; Loc. = LCCOMB_X29_Y26_N30; Fanout = 2; COMB Node = 'cpu:inst2\|Reg:G\|Q\[6\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.209 ns" { cpu:inst2|AddSub:inst5|Add0~10 cpu:inst2|Reg:G|Q[6]~31 } "NODE_NAME" } } { "Reg.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Reg.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.290 ns cpu:inst2\|Reg:G\|Q\[7\]~33 7 COMB LCCOMB_X29_Y25_N0 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 5.290 ns; Loc. = LCCOMB_X29_Y25_N0; Fanout = 2; COMB Node = 'cpu:inst2\|Reg:G\|Q\[7\]~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu:inst2|Reg:G|Q[6]~31 cpu:inst2|Reg:G|Q[7]~33 } "NODE_NAME" } } { "Reg.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Reg.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.361 ns cpu:inst2\|Reg:G\|Q\[8\]~35 8 COMB LCCOMB_X29_Y25_N2 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 5.361 ns; Loc. = LCCOMB_X29_Y25_N2; Fanout = 2; COMB Node = 'cpu:inst2\|Reg:G\|Q\[8\]~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu:inst2|Reg:G|Q[7]~33 cpu:inst2|Reg:G|Q[8]~35 } "NODE_NAME" } } { "Reg.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Reg.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.432 ns cpu:inst2\|Reg:G\|Q\[9\]~37 9 COMB LCCOMB_X29_Y25_N4 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 5.432 ns; Loc. = LCCOMB_X29_Y25_N4; Fanout = 2; COMB Node = 'cpu:inst2\|Reg:G\|Q\[9\]~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu:inst2|Reg:G|Q[8]~35 cpu:inst2|Reg:G|Q[9]~37 } "NODE_NAME" } } { "Reg.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Reg.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.503 ns cpu:inst2\|Reg:G\|Q\[10\]~39 10 COMB LCCOMB_X29_Y25_N6 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 5.503 ns; Loc. = LCCOMB_X29_Y25_N6; Fanout = 2; COMB Node = 'cpu:inst2\|Reg:G\|Q\[10\]~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu:inst2|Reg:G|Q[9]~37 cpu:inst2|Reg:G|Q[10]~39 } "NODE_NAME" } } { "Reg.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Reg.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.574 ns cpu:inst2\|Reg:G\|Q\[11\]~41 11 COMB LCCOMB_X29_Y25_N8 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 5.574 ns; Loc. = LCCOMB_X29_Y25_N8; Fanout = 2; COMB Node = 'cpu:inst2\|Reg:G\|Q\[11\]~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu:inst2|Reg:G|Q[10]~39 cpu:inst2|Reg:G|Q[11]~41 } "NODE_NAME" } } { "Reg.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Reg.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.645 ns cpu:inst2\|Reg:G\|Q\[12\]~43 12 COMB LCCOMB_X29_Y25_N10 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 5.645 ns; Loc. = LCCOMB_X29_Y25_N10; Fanout = 2; COMB Node = 'cpu:inst2\|Reg:G\|Q\[12\]~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu:inst2|Reg:G|Q[11]~41 cpu:inst2|Reg:G|Q[12]~43 } "NODE_NAME" } } { "Reg.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Reg.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.716 ns cpu:inst2\|Reg:G\|Q\[13\]~45 13 COMB LCCOMB_X29_Y25_N12 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 5.716 ns; Loc. = LCCOMB_X29_Y25_N12; Fanout = 2; COMB Node = 'cpu:inst2\|Reg:G\|Q\[13\]~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu:inst2|Reg:G|Q[12]~43 cpu:inst2|Reg:G|Q[13]~45 } "NODE_NAME" } } { "Reg.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Reg.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 5.875 ns cpu:inst2\|Reg:G\|Q\[14\]~47 14 COMB LCCOMB_X29_Y25_N14 1 " "Info: 14: + IC(0.000 ns) + CELL(0.159 ns) = 5.875 ns; Loc. = LCCOMB_X29_Y25_N14; Fanout = 1; COMB Node = 'cpu:inst2\|Reg:G\|Q\[14\]~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { cpu:inst2|Reg:G|Q[13]~45 cpu:inst2|Reg:G|Q[14]~47 } "NODE_NAME" } } { "Reg.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Reg.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.285 ns cpu:inst2\|Reg:G\|Q\[15\]~48 15 COMB LCCOMB_X29_Y25_N16 1 " "Info: 15: + IC(0.000 ns) + CELL(0.410 ns) = 6.285 ns; Loc. = LCCOMB_X29_Y25_N16; Fanout = 1; COMB Node = 'cpu:inst2\|Reg:G\|Q\[15\]~48'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { cpu:inst2|Reg:G|Q[14]~47 cpu:inst2|Reg:G|Q[15]~48 } "NODE_NAME" } } { "Reg.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Reg.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.369 ns cpu:inst2\|Reg:G\|Q\[15\] 16 REG LCFF_X29_Y25_N17 1 " "Info: 16: + IC(0.000 ns) + CELL(0.084 ns) = 6.369 ns; Loc. = LCFF_X29_Y25_N17; Fanout = 1; REG Node = 'cpu:inst2\|Reg:G\|Q\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { cpu:inst2|Reg:G|Q[15]~48 cpu:inst2|Reg:G|Q[15] } "NODE_NAME" } } { "Reg.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Reg.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.640 ns ( 41.45 % ) " "Info: Total cell delay = 2.640 ns ( 41.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.729 ns ( 58.55 % ) " "Info: Total interconnect delay = 3.729 ns ( 58.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.369 ns" { cpu:inst2|Control_Unit:cu|Ry[0] cpu:inst2|Mux:inst2|res[6]~59 cpu:inst2|Mux:inst2|res[6]~60 cpu:inst2|Mux:inst2|res[6]~64 cpu:inst2|AddSub:inst5|Add0~10 cpu:inst2|Reg:G|Q[6]~31 cpu:inst2|Reg:G|Q[7]~33 cpu:inst2|Reg:G|Q[8]~35 cpu:inst2|Reg:G|Q[9]~37 cpu:inst2|Reg:G|Q[10]~39 cpu:inst2|Reg:G|Q[11]~41 cpu:inst2|Reg:G|Q[12]~43 cpu:inst2|Reg:G|Q[13]~45 cpu:inst2|Reg:G|Q[14]~47 cpu:inst2|Reg:G|Q[15]~48 cpu:inst2|Reg:G|Q[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.369 ns" { cpu:inst2|Control_Unit:cu|Ry[0] {} cpu:inst2|Mux:inst2|res[6]~59 {} cpu:inst2|Mux:inst2|res[6]~60 {} cpu:inst2|Mux:inst2|res[6]~64 {} cpu:inst2|AddSub:inst5|Add0~10 {} cpu:inst2|Reg:G|Q[6]~31 {} cpu:inst2|Reg:G|Q[7]~33 {} cpu:inst2|Reg:G|Q[8]~35 {} cpu:inst2|Reg:G|Q[9]~37 {} cpu:inst2|Reg:G|Q[10]~39 {} cpu:inst2|Reg:G|Q[11]~41 {} cpu:inst2|Reg:G|Q[12]~43 {} cpu:inst2|Reg:G|Q[13]~45 {} cpu:inst2|Reg:G|Q[14]~47 {} cpu:inst2|Reg:G|Q[15]~48 {} cpu:inst2|Reg:G|Q[15] {} } { 0.000ns 0.727ns 0.391ns 0.959ns 0.938ns 0.714ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.420ns 0.150ns 0.275ns 0.150ns 0.495ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.032 ns - Smallest " "Info: - Smallest clock skew is -5.032 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PClock destination 2.674 ns + Shortest register " "Info: + Shortest clock path from clock \"PClock\" to destination register is 2.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns PClock 1 CLK PIN_P2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 6; CLK Node = 'PClock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PClock } "NODE_NAME" } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 312 400 568 328 "PClock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns PClock~clkctrl 2 COMB CLKCTRL_G3 166 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 166; COMB Node = 'PClock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { PClock PClock~clkctrl } "NODE_NAME" } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 312 400 568 328 "PClock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.674 ns cpu:inst2\|Reg:G\|Q\[15\] 3 REG LCFF_X29_Y25_N17 1 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X29_Y25_N17; Fanout = 1; REG Node = 'cpu:inst2\|Reg:G\|Q\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { PClock~clkctrl cpu:inst2|Reg:G|Q[15] } "NODE_NAME" } } { "Reg.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Reg.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.44 % ) " "Info: Total cell delay = 1.536 ns ( 57.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.138 ns ( 42.56 % ) " "Info: Total interconnect delay = 1.138 ns ( 42.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { PClock PClock~clkctrl cpu:inst2|Reg:G|Q[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { PClock {} PClock~combout {} PClock~clkctrl {} cpu:inst2|Reg:G|Q[15] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PClock source 7.706 ns - Longest register " "Info: - Longest clock path from clock \"PClock\" to source register is 7.706 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns PClock 1 CLK PIN_P2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 6; CLK Node = 'PClock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PClock } "NODE_NAME" } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 312 400 568 328 "PClock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.021 ns) + CELL(0.787 ns) 3.807 ns cpu:inst2\|Control_Unit:cu\|step\[0\] 2 REG LCFF_X28_Y29_N5 12 " "Info: 2: + IC(2.021 ns) + CELL(0.787 ns) = 3.807 ns; Loc. = LCFF_X28_Y29_N5; Fanout = 12; REG Node = 'cpu:inst2\|Control_Unit:cu\|step\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.808 ns" { PClock cpu:inst2|Control_Unit:cu|step[0] } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.420 ns) 4.545 ns cpu:inst2\|Control_Unit:cu\|Mux26~0 3 COMB LCCOMB_X28_Y29_N12 1 " "Info: 3: + IC(0.318 ns) + CELL(0.420 ns) = 4.545 ns; Loc. = LCCOMB_X28_Y29_N12; Fanout = 1; COMB Node = 'cpu:inst2\|Control_Unit:cu\|Mux26~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { cpu:inst2|Control_Unit:cu|step[0] cpu:inst2|Control_Unit:cu|Mux26~0 } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 4.935 ns cpu:inst2\|Control_Unit:cu\|Mux26~1 4 COMB LCCOMB_X28_Y29_N18 1 " "Info: 4: + IC(0.240 ns) + CELL(0.150 ns) = 4.935 ns; Loc. = LCCOMB_X28_Y29_N18; Fanout = 1; COMB Node = 'cpu:inst2\|Control_Unit:cu\|Mux26~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { cpu:inst2|Control_Unit:cu|Mux26~0 cpu:inst2|Control_Unit:cu|Mux26~1 } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.298 ns) + CELL(0.000 ns) 6.233 ns cpu:inst2\|Control_Unit:cu\|Mux26~1clkctrl 5 COMB CLKCTRL_G8 3 " "Info: 5: + IC(1.298 ns) + CELL(0.000 ns) = 6.233 ns; Loc. = CLKCTRL_G8; Fanout = 3; COMB Node = 'cpu:inst2\|Control_Unit:cu\|Mux26~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { cpu:inst2|Control_Unit:cu|Mux26~1 cpu:inst2|Control_Unit:cu|Mux26~1clkctrl } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.323 ns) + CELL(0.150 ns) 7.706 ns cpu:inst2\|Control_Unit:cu\|Ry\[0\] 6 REG LCCOMB_X27_Y26_N6 48 " "Info: 6: + IC(1.323 ns) + CELL(0.150 ns) = 7.706 ns; Loc. = LCCOMB_X27_Y26_N6; Fanout = 48; REG Node = 'cpu:inst2\|Control_Unit:cu\|Ry\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { cpu:inst2|Control_Unit:cu|Mux26~1clkctrl cpu:inst2|Control_Unit:cu|Ry[0] } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.506 ns ( 32.52 % ) " "Info: Total cell delay = 2.506 ns ( 32.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.200 ns ( 67.48 % ) " "Info: Total interconnect delay = 5.200 ns ( 67.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.706 ns" { PClock cpu:inst2|Control_Unit:cu|step[0] cpu:inst2|Control_Unit:cu|Mux26~0 cpu:inst2|Control_Unit:cu|Mux26~1 cpu:inst2|Control_Unit:cu|Mux26~1clkctrl cpu:inst2|Control_Unit:cu|Ry[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.706 ns" { PClock {} PClock~combout {} cpu:inst2|Control_Unit:cu|step[0] {} cpu:inst2|Control_Unit:cu|Mux26~0 {} cpu:inst2|Control_Unit:cu|Mux26~1 {} cpu:inst2|Control_Unit:cu|Mux26~1clkctrl {} cpu:inst2|Control_Unit:cu|Ry[0] {} } { 0.000ns 0.000ns 2.021ns 0.318ns 0.240ns 1.298ns 1.323ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { PClock PClock~clkctrl cpu:inst2|Reg:G|Q[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { PClock {} PClock~combout {} PClock~clkctrl {} cpu:inst2|Reg:G|Q[15] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.706 ns" { PClock cpu:inst2|Control_Unit:cu|step[0] cpu:inst2|Control_Unit:cu|Mux26~0 cpu:inst2|Control_Unit:cu|Mux26~1 cpu:inst2|Control_Unit:cu|Mux26~1clkctrl cpu:inst2|Control_Unit:cu|Ry[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.706 ns" { PClock {} PClock~combout {} cpu:inst2|Control_Unit:cu|step[0] {} cpu:inst2|Control_Unit:cu|Mux26~0 {} cpu:inst2|Control_Unit:cu|Mux26~1 {} cpu:inst2|Control_Unit:cu|Mux26~1clkctrl {} cpu:inst2|Control_Unit:cu|Ry[0] {} } { 0.000ns 0.000ns 2.021ns 0.318ns 0.240ns 1.298ns 1.323ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 53 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Reg.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Reg.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 53 -1 0 } } { "Reg.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Reg.vhd" 18 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.369 ns" { cpu:inst2|Control_Unit:cu|Ry[0] cpu:inst2|Mux:inst2|res[6]~59 cpu:inst2|Mux:inst2|res[6]~60 cpu:inst2|Mux:inst2|res[6]~64 cpu:inst2|AddSub:inst5|Add0~10 cpu:inst2|Reg:G|Q[6]~31 cpu:inst2|Reg:G|Q[7]~33 cpu:inst2|Reg:G|Q[8]~35 cpu:inst2|Reg:G|Q[9]~37 cpu:inst2|Reg:G|Q[10]~39 cpu:inst2|Reg:G|Q[11]~41 cpu:inst2|Reg:G|Q[12]~43 cpu:inst2|Reg:G|Q[13]~45 cpu:inst2|Reg:G|Q[14]~47 cpu:inst2|Reg:G|Q[15]~48 cpu:inst2|Reg:G|Q[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.369 ns" { cpu:inst2|Control_Unit:cu|Ry[0] {} cpu:inst2|Mux:inst2|res[6]~59 {} cpu:inst2|Mux:inst2|res[6]~60 {} cpu:inst2|Mux:inst2|res[6]~64 {} cpu:inst2|AddSub:inst5|Add0~10 {} cpu:inst2|Reg:G|Q[6]~31 {} cpu:inst2|Reg:G|Q[7]~33 {} cpu:inst2|Reg:G|Q[8]~35 {} cpu:inst2|Reg:G|Q[9]~37 {} cpu:inst2|Reg:G|Q[10]~39 {} cpu:inst2|Reg:G|Q[11]~41 {} cpu:inst2|Reg:G|Q[12]~43 {} cpu:inst2|Reg:G|Q[13]~45 {} cpu:inst2|Reg:G|Q[14]~47 {} cpu:inst2|Reg:G|Q[15]~48 {} cpu:inst2|Reg:G|Q[15] {} } { 0.000ns 0.727ns 0.391ns 0.959ns 0.938ns 0.714ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.420ns 0.150ns 0.275ns 0.150ns 0.495ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { PClock PClock~clkctrl cpu:inst2|Reg:G|Q[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { PClock {} PClock~combout {} PClock~clkctrl {} cpu:inst2|Reg:G|Q[15] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.706 ns" { PClock cpu:inst2|Control_Unit:cu|step[0] cpu:inst2|Control_Unit:cu|Mux26~0 cpu:inst2|Control_Unit:cu|Mux26~1 cpu:inst2|Control_Unit:cu|Mux26~1clkctrl cpu:inst2|Control_Unit:cu|Ry[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.706 ns" { PClock {} PClock~combout {} cpu:inst2|Control_Unit:cu|step[0] {} cpu:inst2|Control_Unit:cu|Mux26~0 {} cpu:inst2|Control_Unit:cu|Mux26~1 {} cpu:inst2|Control_Unit:cu|Mux26~1clkctrl {} cpu:inst2|Control_Unit:cu|Ry[0] {} } { 0.000ns 0.000ns 2.021ns 0.318ns 0.240ns 1.298ns 1.323ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "MClock register register Counter:inst\|count\[0\] Counter:inst\|count\[4\] 420.17 MHz Internal " "Info: Clock \"MClock\" Internal fmax is restricted to 420.17 MHz between source register \"Counter:inst\|count\[0\]\" and destination register \"Counter:inst\|count\[4\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.379 ns + Longest register register " "Info: + Longest register to register delay is 1.379 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter:inst\|count\[0\] 1 REG LCFF_X27_Y27_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y27_N17; Fanout = 4; REG Node = 'Counter:inst\|count\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|count[0] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.414 ns) 0.743 ns Counter:inst\|count\[1\]~5 2 COMB LCCOMB_X27_Y27_N22 2 " "Info: 2: + IC(0.329 ns) + CELL(0.414 ns) = 0.743 ns; Loc. = LCCOMB_X27_Y27_N22; Fanout = 2; COMB Node = 'Counter:inst\|count\[1\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.743 ns" { Counter:inst|count[0] Counter:inst|count[1]~5 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.814 ns Counter:inst\|count\[2\]~7 3 COMB LCCOMB_X27_Y27_N24 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.814 ns; Loc. = LCCOMB_X27_Y27_N24; Fanout = 2; COMB Node = 'Counter:inst\|count\[2\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter:inst|count[1]~5 Counter:inst|count[2]~7 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.885 ns Counter:inst\|count\[3\]~9 4 COMB LCCOMB_X27_Y27_N26 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.885 ns; Loc. = LCCOMB_X27_Y27_N26; Fanout = 1; COMB Node = 'Counter:inst\|count\[3\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter:inst|count[2]~7 Counter:inst|count[3]~9 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.295 ns Counter:inst\|count\[4\]~10 5 COMB LCCOMB_X27_Y27_N28 1 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.295 ns; Loc. = LCCOMB_X27_Y27_N28; Fanout = 1; COMB Node = 'Counter:inst\|count\[4\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Counter:inst|count[3]~9 Counter:inst|count[4]~10 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.379 ns Counter:inst\|count\[4\] 6 REG LCFF_X27_Y27_N29 2 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 1.379 ns; Loc. = LCFF_X27_Y27_N29; Fanout = 2; REG Node = 'Counter:inst\|count\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Counter:inst|count[4]~10 Counter:inst|count[4] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.050 ns ( 76.14 % ) " "Info: Total cell delay = 1.050 ns ( 76.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.329 ns ( 23.86 % ) " "Info: Total interconnect delay = 0.329 ns ( 23.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.379 ns" { Counter:inst|count[0] Counter:inst|count[1]~5 Counter:inst|count[2]~7 Counter:inst|count[3]~9 Counter:inst|count[4]~10 Counter:inst|count[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.379 ns" { Counter:inst|count[0] {} Counter:inst|count[1]~5 {} Counter:inst|count[2]~7 {} Counter:inst|count[3]~9 {} Counter:inst|count[4]~10 {} Counter:inst|count[4] {} } { 0.000ns 0.329ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MClock destination 2.653 ns + Shortest register " "Info: + Shortest clock path from clock \"MClock\" to destination register is 2.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns MClock 1 CLK PIN_P1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 1; CLK Node = 'MClock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MClock } "NODE_NAME" } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 224 -16 152 240 "MClock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns MClock~clkctrl 2 COMB CLKCTRL_G1 10 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G1; Fanout = 10; COMB Node = 'MClock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { MClock MClock~clkctrl } "NODE_NAME" } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 224 -16 152 240 "MClock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 2.653 ns Counter:inst\|count\[4\] 3 REG LCFF_X27_Y27_N29 2 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.653 ns; Loc. = LCFF_X27_Y27_N29; Fanout = 2; REG Node = 'Counter:inst\|count\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { MClock~clkctrl Counter:inst|count[4] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.90 % ) " "Info: Total cell delay = 1.536 ns ( 57.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.117 ns ( 42.10 % ) " "Info: Total interconnect delay = 1.117 ns ( 42.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { MClock MClock~clkctrl Counter:inst|count[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { MClock {} MClock~combout {} MClock~clkctrl {} Counter:inst|count[4] {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MClock source 2.653 ns - Longest register " "Info: - Longest clock path from clock \"MClock\" to source register is 2.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns MClock 1 CLK PIN_P1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 1; CLK Node = 'MClock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MClock } "NODE_NAME" } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 224 -16 152 240 "MClock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns MClock~clkctrl 2 COMB CLKCTRL_G1 10 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G1; Fanout = 10; COMB Node = 'MClock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { MClock MClock~clkctrl } "NODE_NAME" } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 224 -16 152 240 "MClock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 2.653 ns Counter:inst\|count\[0\] 3 REG LCFF_X27_Y27_N17 4 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.653 ns; Loc. = LCFF_X27_Y27_N17; Fanout = 4; REG Node = 'Counter:inst\|count\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { MClock~clkctrl Counter:inst|count[0] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.90 % ) " "Info: Total cell delay = 1.536 ns ( 57.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.117 ns ( 42.10 % ) " "Info: Total interconnect delay = 1.117 ns ( 42.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { MClock MClock~clkctrl Counter:inst|count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { MClock {} MClock~combout {} MClock~clkctrl {} Counter:inst|count[0] {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { MClock MClock~clkctrl Counter:inst|count[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { MClock {} MClock~combout {} MClock~clkctrl {} Counter:inst|count[4] {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { MClock MClock~clkctrl Counter:inst|count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { MClock {} MClock~combout {} MClock~clkctrl {} Counter:inst|count[0] {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "counter.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/counter.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "counter.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/counter.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.379 ns" { Counter:inst|count[0] Counter:inst|count[1]~5 Counter:inst|count[2]~7 Counter:inst|count[3]~9 Counter:inst|count[4]~10 Counter:inst|count[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.379 ns" { Counter:inst|count[0] {} Counter:inst|count[1]~5 {} Counter:inst|count[2]~7 {} Counter:inst|count[3]~9 {} Counter:inst|count[4]~10 {} Counter:inst|count[4] {} } { 0.000ns 0.329ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { MClock MClock~clkctrl Counter:inst|count[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { MClock {} MClock~combout {} MClock~clkctrl {} Counter:inst|count[4] {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { MClock MClock~clkctrl Counter:inst|count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { MClock {} MClock~combout {} MClock~clkctrl {} Counter:inst|count[0] {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|count[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { Counter:inst|count[4] {} } {  } {  } "" } } { "counter.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/counter.vhd" 19 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "PClock 16 " "Warning: Circuit may not operate. Detected 16 non-operational path(s) clocked by clock \"PClock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "cpu:inst2\|IR:inst\|IRout\[0\] cpu:inst2\|Control_Unit:cu\|Ry\[0\] PClock 3.521 ns " "Info: Found hold time violation between source  pin or register \"cpu:inst2\|IR:inst\|IRout\[0\]\" and destination pin or register \"cpu:inst2\|Control_Unit:cu\|Ry\[0\]\" for clock \"PClock\" (Hold time is 3.521 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.040 ns + Largest " "Info: + Largest clock skew is 5.040 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PClock destination 7.706 ns + Longest register " "Info: + Longest clock path from clock \"PClock\" to destination register is 7.706 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns PClock 1 CLK PIN_P2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 6; CLK Node = 'PClock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PClock } "NODE_NAME" } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 312 400 568 328 "PClock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.021 ns) + CELL(0.787 ns) 3.807 ns cpu:inst2\|Control_Unit:cu\|step\[0\] 2 REG LCFF_X28_Y29_N5 12 " "Info: 2: + IC(2.021 ns) + CELL(0.787 ns) = 3.807 ns; Loc. = LCFF_X28_Y29_N5; Fanout = 12; REG Node = 'cpu:inst2\|Control_Unit:cu\|step\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.808 ns" { PClock cpu:inst2|Control_Unit:cu|step[0] } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.420 ns) 4.545 ns cpu:inst2\|Control_Unit:cu\|Mux26~0 3 COMB LCCOMB_X28_Y29_N12 1 " "Info: 3: + IC(0.318 ns) + CELL(0.420 ns) = 4.545 ns; Loc. = LCCOMB_X28_Y29_N12; Fanout = 1; COMB Node = 'cpu:inst2\|Control_Unit:cu\|Mux26~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { cpu:inst2|Control_Unit:cu|step[0] cpu:inst2|Control_Unit:cu|Mux26~0 } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 4.935 ns cpu:inst2\|Control_Unit:cu\|Mux26~1 4 COMB LCCOMB_X28_Y29_N18 1 " "Info: 4: + IC(0.240 ns) + CELL(0.150 ns) = 4.935 ns; Loc. = LCCOMB_X28_Y29_N18; Fanout = 1; COMB Node = 'cpu:inst2\|Control_Unit:cu\|Mux26~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { cpu:inst2|Control_Unit:cu|Mux26~0 cpu:inst2|Control_Unit:cu|Mux26~1 } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.298 ns) + CELL(0.000 ns) 6.233 ns cpu:inst2\|Control_Unit:cu\|Mux26~1clkctrl 5 COMB CLKCTRL_G8 3 " "Info: 5: + IC(1.298 ns) + CELL(0.000 ns) = 6.233 ns; Loc. = CLKCTRL_G8; Fanout = 3; COMB Node = 'cpu:inst2\|Control_Unit:cu\|Mux26~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { cpu:inst2|Control_Unit:cu|Mux26~1 cpu:inst2|Control_Unit:cu|Mux26~1clkctrl } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.323 ns) + CELL(0.150 ns) 7.706 ns cpu:inst2\|Control_Unit:cu\|Ry\[0\] 6 REG LCCOMB_X27_Y26_N6 48 " "Info: 6: + IC(1.323 ns) + CELL(0.150 ns) = 7.706 ns; Loc. = LCCOMB_X27_Y26_N6; Fanout = 48; REG Node = 'cpu:inst2\|Control_Unit:cu\|Ry\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { cpu:inst2|Control_Unit:cu|Mux26~1clkctrl cpu:inst2|Control_Unit:cu|Ry[0] } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.506 ns ( 32.52 % ) " "Info: Total cell delay = 2.506 ns ( 32.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.200 ns ( 67.48 % ) " "Info: Total interconnect delay = 5.200 ns ( 67.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.706 ns" { PClock cpu:inst2|Control_Unit:cu|step[0] cpu:inst2|Control_Unit:cu|Mux26~0 cpu:inst2|Control_Unit:cu|Mux26~1 cpu:inst2|Control_Unit:cu|Mux26~1clkctrl cpu:inst2|Control_Unit:cu|Ry[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.706 ns" { PClock {} PClock~combout {} cpu:inst2|Control_Unit:cu|step[0] {} cpu:inst2|Control_Unit:cu|Mux26~0 {} cpu:inst2|Control_Unit:cu|Mux26~1 {} cpu:inst2|Control_Unit:cu|Mux26~1clkctrl {} cpu:inst2|Control_Unit:cu|Ry[0] {} } { 0.000ns 0.000ns 2.021ns 0.318ns 0.240ns 1.298ns 1.323ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PClock source 2.666 ns - Shortest register " "Info: - Shortest clock path from clock \"PClock\" to source register is 2.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns PClock 1 CLK PIN_P2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 6; CLK Node = 'PClock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PClock } "NODE_NAME" } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 312 400 568 328 "PClock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns PClock~clkctrl 2 COMB CLKCTRL_G3 166 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 166; COMB Node = 'PClock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { PClock PClock~clkctrl } "NODE_NAME" } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 312 400 568 328 "PClock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 2.666 ns cpu:inst2\|IR:inst\|IRout\[0\] 3 REG LCFF_X30_Y26_N27 2 " "Info: 3: + IC(1.012 ns) + CELL(0.537 ns) = 2.666 ns; Loc. = LCFF_X30_Y26_N27; Fanout = 2; REG Node = 'cpu:inst2\|IR:inst\|IRout\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { PClock~clkctrl cpu:inst2|IR:inst|IRout[0] } "NODE_NAME" } } { "IR.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/IR.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.61 % ) " "Info: Total cell delay = 1.536 ns ( 57.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.130 ns ( 42.39 % ) " "Info: Total interconnect delay = 1.130 ns ( 42.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { PClock PClock~clkctrl cpu:inst2|IR:inst|IRout[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { PClock {} PClock~combout {} PClock~clkctrl {} cpu:inst2|IR:inst|IRout[0] {} } { 0.000ns 0.000ns 0.118ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.706 ns" { PClock cpu:inst2|Control_Unit:cu|step[0] cpu:inst2|Control_Unit:cu|Mux26~0 cpu:inst2|Control_Unit:cu|Mux26~1 cpu:inst2|Control_Unit:cu|Mux26~1clkctrl cpu:inst2|Control_Unit:cu|Ry[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.706 ns" { PClock {} PClock~combout {} cpu:inst2|Control_Unit:cu|step[0] {} cpu:inst2|Control_Unit:cu|Mux26~0 {} cpu:inst2|Control_Unit:cu|Mux26~1 {} cpu:inst2|Control_Unit:cu|Mux26~1clkctrl {} cpu:inst2|Control_Unit:cu|Ry[0] {} } { 0.000ns 0.000ns 2.021ns 0.318ns 0.240ns 1.298ns 1.323ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { PClock PClock~clkctrl cpu:inst2|IR:inst|IRout[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { PClock {} PClock~combout {} PClock~clkctrl {} cpu:inst2|IR:inst|IRout[0] {} } { 0.000ns 0.000ns 0.118ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "IR.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/IR.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.269 ns - Shortest register register " "Info: - Shortest register to register delay is 1.269 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu:inst2\|IR:inst\|IRout\[0\] 1 REG LCFF_X30_Y26_N27 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y26_N27; Fanout = 2; REG Node = 'cpu:inst2\|IR:inst\|IRout\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst2|IR:inst|IRout[0] } "NODE_NAME" } } { "IR.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/IR.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns cpu:inst2\|Control_Unit:cu\|Mux0~0 2 COMB LCCOMB_X30_Y26_N26 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X30_Y26_N26; Fanout = 1; COMB Node = 'cpu:inst2\|Control_Unit:cu\|Mux0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { cpu:inst2|IR:inst|IRout[0] cpu:inst2|Control_Unit:cu|Mux0~0 } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.271 ns) 1.269 ns cpu:inst2\|Control_Unit:cu\|Ry\[0\] 3 REG LCCOMB_X27_Y26_N6 48 " "Info: 3: + IC(0.675 ns) + CELL(0.271 ns) = 1.269 ns; Loc. = LCCOMB_X27_Y26_N6; Fanout = 48; REG Node = 'cpu:inst2\|Control_Unit:cu\|Ry\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.946 ns" { cpu:inst2|Control_Unit:cu|Mux0~0 cpu:inst2|Control_Unit:cu|Ry[0] } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.594 ns ( 46.81 % ) " "Info: Total cell delay = 0.594 ns ( 46.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.675 ns ( 53.19 % ) " "Info: Total interconnect delay = 0.675 ns ( 53.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { cpu:inst2|IR:inst|IRout[0] cpu:inst2|Control_Unit:cu|Mux0~0 cpu:inst2|Control_Unit:cu|Ry[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.269 ns" { cpu:inst2|IR:inst|IRout[0] {} cpu:inst2|Control_Unit:cu|Mux0~0 {} cpu:inst2|Control_Unit:cu|Ry[0] {} } { 0.000ns 0.000ns 0.675ns } { 0.000ns 0.323ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 53 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "IR.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/IR.vhd" 19 -1 0 } } { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 53 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.706 ns" { PClock cpu:inst2|Control_Unit:cu|step[0] cpu:inst2|Control_Unit:cu|Mux26~0 cpu:inst2|Control_Unit:cu|Mux26~1 cpu:inst2|Control_Unit:cu|Mux26~1clkctrl cpu:inst2|Control_Unit:cu|Ry[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.706 ns" { PClock {} PClock~combout {} cpu:inst2|Control_Unit:cu|step[0] {} cpu:inst2|Control_Unit:cu|Mux26~0 {} cpu:inst2|Control_Unit:cu|Mux26~1 {} cpu:inst2|Control_Unit:cu|Mux26~1clkctrl {} cpu:inst2|Control_Unit:cu|Ry[0] {} } { 0.000ns 0.000ns 2.021ns 0.318ns 0.240ns 1.298ns 1.323ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { PClock PClock~clkctrl cpu:inst2|IR:inst|IRout[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { PClock {} PClock~combout {} PClock~clkctrl {} cpu:inst2|IR:inst|IRout[0] {} } { 0.000ns 0.000ns 0.118ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { cpu:inst2|IR:inst|IRout[0] cpu:inst2|Control_Unit:cu|Mux0~0 cpu:inst2|Control_Unit:cu|Ry[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.269 ns" { cpu:inst2|IR:inst|IRout[0] {} cpu:inst2|Control_Unit:cu|Mux0~0 {} cpu:inst2|Control_Unit:cu|Ry[0] {} } { 0.000ns 0.000ns 0.675ns } { 0.000ns 0.323ns 0.271ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "PClock Bus\[0\] cpu:inst2\|Control_Unit:cu\|Ry\[0\] 16.159 ns register " "Info: tco from clock \"PClock\" to destination pin \"Bus\[0\]\" through register \"cpu:inst2\|Control_Unit:cu\|Ry\[0\]\" is 16.159 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PClock source 7.706 ns + Longest register " "Info: + Longest clock path from clock \"PClock\" to source register is 7.706 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns PClock 1 CLK PIN_P2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 6; CLK Node = 'PClock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PClock } "NODE_NAME" } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 312 400 568 328 "PClock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.021 ns) + CELL(0.787 ns) 3.807 ns cpu:inst2\|Control_Unit:cu\|step\[0\] 2 REG LCFF_X28_Y29_N5 12 " "Info: 2: + IC(2.021 ns) + CELL(0.787 ns) = 3.807 ns; Loc. = LCFF_X28_Y29_N5; Fanout = 12; REG Node = 'cpu:inst2\|Control_Unit:cu\|step\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.808 ns" { PClock cpu:inst2|Control_Unit:cu|step[0] } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.420 ns) 4.545 ns cpu:inst2\|Control_Unit:cu\|Mux26~0 3 COMB LCCOMB_X28_Y29_N12 1 " "Info: 3: + IC(0.318 ns) + CELL(0.420 ns) = 4.545 ns; Loc. = LCCOMB_X28_Y29_N12; Fanout = 1; COMB Node = 'cpu:inst2\|Control_Unit:cu\|Mux26~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { cpu:inst2|Control_Unit:cu|step[0] cpu:inst2|Control_Unit:cu|Mux26~0 } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 4.935 ns cpu:inst2\|Control_Unit:cu\|Mux26~1 4 COMB LCCOMB_X28_Y29_N18 1 " "Info: 4: + IC(0.240 ns) + CELL(0.150 ns) = 4.935 ns; Loc. = LCCOMB_X28_Y29_N18; Fanout = 1; COMB Node = 'cpu:inst2\|Control_Unit:cu\|Mux26~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { cpu:inst2|Control_Unit:cu|Mux26~0 cpu:inst2|Control_Unit:cu|Mux26~1 } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.298 ns) + CELL(0.000 ns) 6.233 ns cpu:inst2\|Control_Unit:cu\|Mux26~1clkctrl 5 COMB CLKCTRL_G8 3 " "Info: 5: + IC(1.298 ns) + CELL(0.000 ns) = 6.233 ns; Loc. = CLKCTRL_G8; Fanout = 3; COMB Node = 'cpu:inst2\|Control_Unit:cu\|Mux26~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { cpu:inst2|Control_Unit:cu|Mux26~1 cpu:inst2|Control_Unit:cu|Mux26~1clkctrl } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.323 ns) + CELL(0.150 ns) 7.706 ns cpu:inst2\|Control_Unit:cu\|Ry\[0\] 6 REG LCCOMB_X27_Y26_N6 48 " "Info: 6: + IC(1.323 ns) + CELL(0.150 ns) = 7.706 ns; Loc. = LCCOMB_X27_Y26_N6; Fanout = 48; REG Node = 'cpu:inst2\|Control_Unit:cu\|Ry\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { cpu:inst2|Control_Unit:cu|Mux26~1clkctrl cpu:inst2|Control_Unit:cu|Ry[0] } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.506 ns ( 32.52 % ) " "Info: Total cell delay = 2.506 ns ( 32.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.200 ns ( 67.48 % ) " "Info: Total interconnect delay = 5.200 ns ( 67.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.706 ns" { PClock cpu:inst2|Control_Unit:cu|step[0] cpu:inst2|Control_Unit:cu|Mux26~0 cpu:inst2|Control_Unit:cu|Mux26~1 cpu:inst2|Control_Unit:cu|Mux26~1clkctrl cpu:inst2|Control_Unit:cu|Ry[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.706 ns" { PClock {} PClock~combout {} cpu:inst2|Control_Unit:cu|step[0] {} cpu:inst2|Control_Unit:cu|Mux26~0 {} cpu:inst2|Control_Unit:cu|Mux26~1 {} cpu:inst2|Control_Unit:cu|Mux26~1clkctrl {} cpu:inst2|Control_Unit:cu|Ry[0] {} } { 0.000ns 0.000ns 2.021ns 0.318ns 0.240ns 1.298ns 1.323ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 53 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.453 ns + Longest register pin " "Info: + Longest register to pin delay is 8.453 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu:inst2\|Control_Unit:cu\|Ry\[0\] 1 REG LCCOMB_X27_Y26_N6 48 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y26_N6; Fanout = 48; REG Node = 'cpu:inst2\|Control_Unit:cu\|Ry\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst2|Control_Unit:cu|Ry[0] } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.055 ns) + CELL(0.393 ns) 1.448 ns cpu:inst2\|Mux:inst2\|res\[0\]~98 2 COMB LCCOMB_X24_Y25_N30 1 " "Info: 2: + IC(1.055 ns) + CELL(0.393 ns) = 1.448 ns; Loc. = LCCOMB_X24_Y25_N30; Fanout = 1; COMB Node = 'cpu:inst2\|Mux:inst2\|res\[0\]~98'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.448 ns" { cpu:inst2|Control_Unit:cu|Ry[0] cpu:inst2|Mux:inst2|res[0]~98 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 1.841 ns cpu:inst2\|Mux:inst2\|res\[0\]~99 3 COMB LCCOMB_X24_Y25_N20 1 " "Info: 3: + IC(0.243 ns) + CELL(0.150 ns) = 1.841 ns; Loc. = LCCOMB_X24_Y25_N20; Fanout = 1; COMB Node = 'cpu:inst2\|Mux:inst2\|res\[0\]~99'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { cpu:inst2|Mux:inst2|res[0]~98 cpu:inst2|Mux:inst2|res[0]~99 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.203 ns) + CELL(0.150 ns) 3.194 ns cpu:inst2\|Mux:inst2\|res\[0\]~100 4 COMB LCCOMB_X29_Y26_N6 11 " "Info: 4: + IC(1.203 ns) + CELL(0.150 ns) = 3.194 ns; Loc. = LCCOMB_X29_Y26_N6; Fanout = 11; COMB Node = 'cpu:inst2\|Mux:inst2\|res\[0\]~100'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.353 ns" { cpu:inst2|Mux:inst2|res[0]~99 cpu:inst2|Mux:inst2|res[0]~100 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.637 ns) + CELL(2.622 ns) 8.453 ns Bus\[0\] 5 PIN PIN_L7 0 " "Info: 5: + IC(2.637 ns) + CELL(2.622 ns) = 8.453 ns; Loc. = PIN_L7; Fanout = 0; PIN Node = 'Bus\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.259 ns" { cpu:inst2|Mux:inst2|res[0]~100 Bus[0] } "NODE_NAME" } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 368 816 992 384 "Bus\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.315 ns ( 39.22 % ) " "Info: Total cell delay = 3.315 ns ( 39.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.138 ns ( 60.78 % ) " "Info: Total interconnect delay = 5.138 ns ( 60.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.453 ns" { cpu:inst2|Control_Unit:cu|Ry[0] cpu:inst2|Mux:inst2|res[0]~98 cpu:inst2|Mux:inst2|res[0]~99 cpu:inst2|Mux:inst2|res[0]~100 Bus[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.453 ns" { cpu:inst2|Control_Unit:cu|Ry[0] {} cpu:inst2|Mux:inst2|res[0]~98 {} cpu:inst2|Mux:inst2|res[0]~99 {} cpu:inst2|Mux:inst2|res[0]~100 {} Bus[0] {} } { 0.000ns 1.055ns 0.243ns 1.203ns 2.637ns } { 0.000ns 0.393ns 0.150ns 0.150ns 2.622ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.706 ns" { PClock cpu:inst2|Control_Unit:cu|step[0] cpu:inst2|Control_Unit:cu|Mux26~0 cpu:inst2|Control_Unit:cu|Mux26~1 cpu:inst2|Control_Unit:cu|Mux26~1clkctrl cpu:inst2|Control_Unit:cu|Ry[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.706 ns" { PClock {} PClock~combout {} cpu:inst2|Control_Unit:cu|step[0] {} cpu:inst2|Control_Unit:cu|Mux26~0 {} cpu:inst2|Control_Unit:cu|Mux26~1 {} cpu:inst2|Control_Unit:cu|Mux26~1clkctrl {} cpu:inst2|Control_Unit:cu|Ry[0] {} } { 0.000ns 0.000ns 2.021ns 0.318ns 0.240ns 1.298ns 1.323ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.453 ns" { cpu:inst2|Control_Unit:cu|Ry[0] cpu:inst2|Mux:inst2|res[0]~98 cpu:inst2|Mux:inst2|res[0]~99 cpu:inst2|Mux:inst2|res[0]~100 Bus[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.453 ns" { cpu:inst2|Control_Unit:cu|Ry[0] {} cpu:inst2|Mux:inst2|res[0]~98 {} cpu:inst2|Mux:inst2|res[0]~99 {} cpu:inst2|Mux:inst2|res[0]~100 {} Bus[0] {} } { 0.000ns 1.055ns 0.243ns 1.203ns 2.637ns } { 0.000ns 0.393ns 0.150ns 0.150ns 2.622ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "167 " "Info: Peak virtual memory: 167 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 30 22:48:52 2015 " "Info: Processing ended: Thu Apr 30 22:48:52 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 61 s " "Info: Quartus II Full Compilation was successful. 0 errors, 61 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
