{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663775573425 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663775573425 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 21 10:52:53 2022 " "Processing started: Wed Sep 21 10:52:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663775573425 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663775573425 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digi_lock -c digi_lock " "Command: quartus_map --read_settings_files=on --write_settings_files=off digi_lock -c digi_lock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663775573425 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1663775573831 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1663775573831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digi_lock.v 5 5 " "Found 5 design units, including 5 entities, in source file digi_lock.v" { { "Info" "ISGN_ENTITY_NAME" "1 digi_clock " "Found entity 1: digi_clock" {  } { { "digi_lock.v" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663775581097 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter60 " "Found entity 2: counter60" {  } { { "digi_lock.v" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663775581097 ""} { "Info" "ISGN_ENTITY_NAME" "3 counter24 " "Found entity 3: counter24" {  } { { "digi_lock.v" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663775581097 ""} { "Info" "ISGN_ENTITY_NAME" "4 decTo7 " "Found entity 4: decTo7" {  } { { "digi_lock.v" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663775581097 ""} { "Info" "ISGN_ENTITY_NAME" "5 divide_by_50000000 " "Found entity 5: divide_by_50000000" {  } { { "digi_lock.v" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663775581097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663775581097 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digi_clock " "Elaborating entity \"digi_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1663775581158 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digi_lock.v(60) " "Verilog HDL assignment warning at digi_lock.v(60): truncated value with size 32 to match size of target (4)" {  } { { "digi_lock.v" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1663775581164 "|digi_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digi_lock.v(61) " "Verilog HDL assignment warning at digi_lock.v(61): truncated value with size 32 to match size of target (4)" {  } { { "digi_lock.v" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1663775581165 "|digi_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digi_lock.v(62) " "Verilog HDL assignment warning at digi_lock.v(62): truncated value with size 32 to match size of target (4)" {  } { { "digi_lock.v" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1663775581165 "|digi_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digi_lock.v(63) " "Verilog HDL assignment warning at digi_lock.v(63): truncated value with size 32 to match size of target (4)" {  } { { "digi_lock.v" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1663775581165 "|digi_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digi_lock.v(64) " "Verilog HDL assignment warning at digi_lock.v(64): truncated value with size 32 to match size of target (4)" {  } { { "digi_lock.v" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1663775581165 "|digi_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digi_lock.v(65) " "Verilog HDL assignment warning at digi_lock.v(65): truncated value with size 32 to match size of target (4)" {  } { { "digi_lock.v" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1663775581165 "|digi_clock"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "digi_lock.v(79) " "Verilog HDL warning at digi_lock.v(79): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "digi_lock.v" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 79 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1663775581165 "|digi_clock"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "digi_lock.v(80) " "Verilog HDL warning at digi_lock.v(80): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "digi_lock.v" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 80 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1663775581165 "|digi_clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_by_50000000 divide_by_50000000:clock " "Elaborating entity \"divide_by_50000000\" for hierarchy \"divide_by_50000000:clock\"" {  } { { "digi_lock.v" "clock" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663775581186 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 digi_lock.v(193) " "Verilog HDL assignment warning at digi_lock.v(193): truncated value with size 32 to match size of target (26)" {  } { { "digi_lock.v" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1663775581186 "|digi_clock|divide_by_50000000:clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter60 counter60:seconds " "Elaborating entity \"counter60\" for hierarchy \"counter60:seconds\"" {  } { { "digi_lock.v" "seconds" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663775581191 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 digi_lock.v(118) " "Verilog HDL assignment warning at digi_lock.v(118): truncated value with size 32 to match size of target (6)" {  } { { "digi_lock.v" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1663775581192 "|digi_clock|counter60:seconds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 digi_lock.v(123) " "Verilog HDL assignment warning at digi_lock.v(123): truncated value with size 32 to match size of target (6)" {  } { { "digi_lock.v" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1663775581192 "|digi_clock|counter60:seconds"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter24 counter24:hours " "Elaborating entity \"counter24\" for hierarchy \"counter24:hours\"" {  } { { "digi_lock.v" "hours" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663775581196 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 digi_lock.v(153) " "Verilog HDL assignment warning at digi_lock.v(153): truncated value with size 32 to match size of target (5)" {  } { { "digi_lock.v" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1663775581196 "|digi_clock|counter24:hours"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 digi_lock.v(157) " "Verilog HDL assignment warning at digi_lock.v(157): truncated value with size 32 to match size of target (5)" {  } { { "digi_lock.v" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1663775581197 "|digi_clock|counter24:hours"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decTo7 decTo7:sec_hexa0 " "Elaborating entity \"decTo7\" for hierarchy \"decTo7:sec_hexa0\"" {  } { { "digi_lock.v" "sec_hexa0" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663775581200 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "digi_lock.v" "Mod0" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 60 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1663775581604 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "digi_lock.v" "Div0" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1663775581604 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "digi_lock.v" "Mod1" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1663775581604 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "digi_lock.v" "Div1" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1663775581604 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "digi_lock.v" "Mod2" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 64 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1663775581604 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "digi_lock.v" "Div2" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 65 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1663775581604 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter60:seconds\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter60:seconds\|Mod0\"" {  } { { "digi_lock.v" "Mod0" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 118 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1663775581604 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter60:minutes\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter60:minutes\|Mod0\"" {  } { { "digi_lock.v" "Mod0" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 118 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1663775581604 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counter24:hours\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counter24:hours\|Mod0\"" {  } { { "digi_lock.v" "Mod0" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 153 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1663775581604 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1663775581604 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "digi_lock.v" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663775581662 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663775581662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663775581662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663775581662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663775581662 ""}  } { { "digi_lock.v" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1663775581662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62m " "Found entity 1: lpm_divide_62m" {  } { { "db/lpm_divide_62m.tdf" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/db/lpm_divide_62m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663775581712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663775581712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663775581723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663775581723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/db/alt_u_div_ose.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663775581735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663775581735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "digi_lock.v" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 61 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663775581748 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663775581748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663775581748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663775581748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663775581748 ""}  } { { "digi_lock.v" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 61 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1663775581748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3am " "Found entity 1: lpm_divide_3am" {  } { { "db/lpm_divide_3am.tdf" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/db/lpm_divide_3am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663775581789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663775581789 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "digi_lock.v" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 64 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663775581805 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663775581806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663775581806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663775581806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663775581806 ""}  } { { "digi_lock.v" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 64 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1663775581806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_52m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_52m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_52m " "Found entity 1: lpm_divide_52m" {  } { { "db/lpm_divide_52m.tdf" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/db/lpm_divide_52m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663775581845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663775581845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663775581857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663775581857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mse " "Found entity 1: alt_u_div_mse" {  } { { "db/alt_u_div_mse.tdf" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/db/alt_u_div_mse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663775581870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663775581870 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "digi_lock.v" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 65 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663775581877 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663775581877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663775581877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663775581877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663775581877 ""}  } { { "digi_lock.v" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 65 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1663775581877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2am " "Found entity 1: lpm_divide_2am" {  } { { "db/lpm_divide_2am.tdf" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/db/lpm_divide_2am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663775581924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663775581924 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter60:seconds\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"counter60:seconds\|lpm_divide:Mod0\"" {  } { { "digi_lock.v" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 118 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663775581931 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter60:seconds\|lpm_divide:Mod0 " "Instantiated megafunction \"counter60:seconds\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663775581931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663775581931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663775581931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663775581931 ""}  } { { "digi_lock.v" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 118 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1663775581931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_92m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_92m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_92m " "Found entity 1: lpm_divide_92m" {  } { { "db/lpm_divide_92m.tdf" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/db/lpm_divide_92m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663775581972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663775581972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/db/sign_div_unsign_ckh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663775581988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663775581988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_use.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_use.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_use " "Found entity 1: alt_u_div_use" {  } { { "db/alt_u_div_use.tdf" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/db/alt_u_div_use.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663775582003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663775582003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter24:hours\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"counter24:hours\|lpm_divide:Mod0\"" {  } { { "digi_lock.v" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 153 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663775582016 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter24:hours\|lpm_divide:Mod0 " "Instantiated megafunction \"counter24:hours\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663775582016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663775582016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663775582016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663775582016 ""}  } { { "digi_lock.v" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 153 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1663775582016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_72m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_72m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_72m " "Found entity 1: lpm_divide_72m" {  } { { "db/lpm_divide_72m.tdf" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/db/lpm_divide_72m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663775582058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663775582058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663775582069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663775582069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qse " "Found entity 1: alt_u_div_qse" {  } { { "db/alt_u_div_qse.tdf" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/db/alt_u_div_qse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663775582083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663775582083 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter60:minutes\|count\[0\] counter60:minutes\|count\[0\]~_emulated counter60:minutes\|count\[0\]~1 " "Register \"counter60:minutes\|count\[0\]\" is converted into an equivalent circuit using register \"counter60:minutes\|count\[0\]~_emulated\" and latch \"counter60:minutes\|count\[0\]~1\"" {  } { { "digi_lock.v" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 116 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1663775582268 "|digi_clock|counter60:minutes|count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter60:minutes\|count\[1\] counter60:minutes\|count\[1\]~_emulated counter60:minutes\|count\[1\]~5 " "Register \"counter60:minutes\|count\[1\]\" is converted into an equivalent circuit using register \"counter60:minutes\|count\[1\]~_emulated\" and latch \"counter60:minutes\|count\[1\]~5\"" {  } { { "digi_lock.v" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 116 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1663775582268 "|digi_clock|counter60:minutes|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter60:minutes\|count\[2\] counter60:minutes\|count\[2\]~_emulated counter60:minutes\|count\[2\]~9 " "Register \"counter60:minutes\|count\[2\]\" is converted into an equivalent circuit using register \"counter60:minutes\|count\[2\]~_emulated\" and latch \"counter60:minutes\|count\[2\]~9\"" {  } { { "digi_lock.v" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 116 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1663775582268 "|digi_clock|counter60:minutes|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter60:minutes\|count\[3\] counter60:minutes\|count\[3\]~_emulated counter60:minutes\|count\[3\]~13 " "Register \"counter60:minutes\|count\[3\]\" is converted into an equivalent circuit using register \"counter60:minutes\|count\[3\]~_emulated\" and latch \"counter60:minutes\|count\[3\]~13\"" {  } { { "digi_lock.v" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 116 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1663775582268 "|digi_clock|counter60:minutes|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter24:hours\|count\[0\] counter24:hours\|count\[0\]~_emulated counter24:hours\|count\[0\]~1 " "Register \"counter24:hours\|count\[0\]\" is converted into an equivalent circuit using register \"counter24:hours\|count\[0\]~_emulated\" and latch \"counter24:hours\|count\[0\]~1\"" {  } { { "digi_lock.v" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 151 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1663775582268 "|digi_clock|counter24:hours|count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter24:hours\|count\[1\] counter24:hours\|count\[1\]~_emulated counter24:hours\|count\[1\]~5 " "Register \"counter24:hours\|count\[1\]\" is converted into an equivalent circuit using register \"counter24:hours\|count\[1\]~_emulated\" and latch \"counter24:hours\|count\[1\]~5\"" {  } { { "digi_lock.v" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 151 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1663775582268 "|digi_clock|counter24:hours|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter24:hours\|count\[2\] counter24:hours\|count\[2\]~_emulated counter24:hours\|count\[2\]~9 " "Register \"counter24:hours\|count\[2\]\" is converted into an equivalent circuit using register \"counter24:hours\|count\[2\]~_emulated\" and latch \"counter24:hours\|count\[2\]~9\"" {  } { { "digi_lock.v" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 151 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1663775582268 "|digi_clock|counter24:hours|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter24:hours\|count\[3\] counter24:hours\|count\[3\]~_emulated counter24:hours\|count\[3\]~13 " "Register \"counter24:hours\|count\[3\]\" is converted into an equivalent circuit using register \"counter24:hours\|count\[3\]~_emulated\" and latch \"counter24:hours\|count\[3\]~13\"" {  } { { "digi_lock.v" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 151 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1663775582268 "|digi_clock|counter24:hours|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter60:minutes\|count\[4\] counter60:minutes\|count\[4\]~_emulated counter60:minutes\|count\[4\]~17 " "Register \"counter60:minutes\|count\[4\]\" is converted into an equivalent circuit using register \"counter60:minutes\|count\[4\]~_emulated\" and latch \"counter60:minutes\|count\[4\]~17\"" {  } { { "digi_lock.v" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 116 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1663775582268 "|digi_clock|counter60:minutes|count[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter60:minutes\|count\[5\] counter60:minutes\|count\[5\]~_emulated counter60:minutes\|count\[5\]~21 " "Register \"counter60:minutes\|count\[5\]\" is converted into an equivalent circuit using register \"counter60:minutes\|count\[5\]~_emulated\" and latch \"counter60:minutes\|count\[5\]~21\"" {  } { { "digi_lock.v" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 116 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1663775582268 "|digi_clock|counter60:minutes|count[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter24:hours\|count\[4\] counter24:hours\|count\[4\]~_emulated counter24:hours\|count\[4\]~17 " "Register \"counter24:hours\|count\[4\]\" is converted into an equivalent circuit using register \"counter24:hours\|count\[4\]~_emulated\" and latch \"counter24:hours\|count\[4\]~17\"" {  } { { "digi_lock.v" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 151 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1663775582268 "|digi_clock|counter24:hours|count[4]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1663775582268 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "digi_lock.v" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663775582361 "|digi_clock|HEX5[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1663775582361 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1663775582482 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1663775582955 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663775582955 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "digi_lock.v" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1663775583028 "|digi_clock|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "digi_lock.v" "" { Text "D:/akash/UTA courses/SOC/quartus examples/DIGITAL CLOCK/digi_lock.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1663775583028 "|digi_clock|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1663775583028 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "416 " "Implemented 416 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1663775583030 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1663775583030 ""} { "Info" "ICUT_CUT_TM_LCELLS" "359 " "Implemented 359 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1663775583030 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1663775583030 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4887 " "Peak virtual memory: 4887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663775583043 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 21 10:53:03 2022 " "Processing ended: Wed Sep 21 10:53:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663775583043 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663775583043 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663775583043 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1663775583043 ""}
