Info: Starting: Create testbench Platform Designer system
Info: C:/Math/Verilog/Deep_Neural_Network/source/task2/dnn_accel_system/testbench/dnn_accel_system.ipx
Info: qsys-generate C:\Math\Verilog\Deep_Neural_Network\source\task2\dnn_accel_system.qsys --testbench=STANDARD --output-directory=C:\Math\Verilog\Deep_Neural_Network\source\task2 --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading task2/dnn_accel_system.qsys
Progress: Reading input file
Progress: Adding LEDs [altera_avalon_pio 19.1]
Progress: Parameterizing module LEDs
Progress: Adding WordCopy_Accelerator_0 [WordCopy_Accelerator 1.0]
Progress: Parameterizing module WordCopy_Accelerator_0
Progress: Adding clk_0 [clock_source 19.1]
Progress: Parameterizing module clk_0
Progress: Adding hex0 [altera_avalon_pio 19.1]
Progress: Parameterizing module hex0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 19.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 19.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 19.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pll_0 [altera_pll 19.1]
Progress: Parameterizing module pll_0
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 19.1]
Progress: Parameterizing module sdram_controller
Progress: Adding switches [altera_avalon_pio 19.1]
Progress: Parameterizing module switches
Progress: Adding vga_avalon [vga_avalon 1.0]
Progress: Parameterizing module vga_avalon
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: dnn_accel_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: dnn_accel_system.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: dnn_accel_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Loading IP catalog for testbench.
Progress: 
Progress: 
Progress: 
Progress: (2) searching C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index C:\intelfpga_lite\19.1\quartus\sopc_builder\bin\root_components.ipx
Info: C:\intelfpga_lite\19.1\quartus\sopc_builder\bin\root_components.ipx: Loading now from components.ipx
Info: Reading index C:\intelfpga_lite\19.1\quartus\sopc_builder\bin\ip_component_categories.ipx
Info: C:\intelfpga_lite\19.1\quartus\sopc_builder\bin\ip_component_categories.ipx described 0 plugins, 0 paths, in 0.00 seconds
Info: C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0.00 seconds
Info: C:/Math/Verilog/Deep_Neural_Network/source/task2/dnn_accel_system/testbench/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index C:\Math\Verilog\Deep_Neural_Network\source\task2\dnn_accel_system\testbench\dnn_accel_system.ipx
Progress: Loading task2/dnn_accel_system.qsys
Progress: Loading task2/vga_avalon_hw.tcl
Progress: Loading task2/WordCopy_Accelerator_hw.tcl
Info: C:/Math/Verilog/Deep_Neural_Network/source/task2/* matched 49 files in 0.09 seconds
Info: C:/Math/Verilog/Deep_Neural_Network/source/task2/ip/**/* matched 0 files in 0.00 seconds
Info: C:/Math/Verilog/Deep_Neural_Network/source/task2/*/* matched 464 files in 0.05 seconds
Info: C:\Math\Verilog\Deep_Neural_Network\source\task2\dnn_accel_system\testbench\dnn_accel_system.ipx described 0 plugins, 3 paths, in 0.14 seconds
Progress: Loading testbench/dnn_accel_system_tb.qsys
Info: C:/Math/Verilog/Deep_Neural_Network/source/task2/dnn_accel_system/testbench/* matched 12 files in 0.17 seconds
Info: C:/Math/Verilog/Deep_Neural_Network/source/task2/dnn_accel_system/testbench/*/* matched 9 files in 0.00 seconds
Info: C:/Users/Alex Manak/.altera.quartus/ip/19.1/**/* matched 0 files in 0.00 seconds
Info: C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/$$QUARTUS_IP_PROJECTDIR/* matched 0 files in 0.00 seconds
Info: C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/$$QUARTUS_IP_USERDIR/* matched 0 files in 0.00 seconds
Info: C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/$$QUARTUS_IP_GLOBALDIR/* matched 0 files in 0.00 seconds
Info: Reading index C:\intelfpga_lite\19.1\ip\altera\altera_components.ipx
Info: C:\intelfpga_lite\19.1\ip\altera\altera_components.ipx described 1973 plugins, 0 paths, in 0.19 seconds
Info: Reading index C:\intelfpga_lite\19.1\ip\altera\up.ipx
Info: C:\intelfpga_lite\19.1\ip\altera\up.ipx described 3 plugins, 0 paths, in 0.00 seconds
Info: C:/intelfpga_lite/19.1/ip/**/* matched 109 files in 0.20 seconds
Info: C:/intelfpga_lite/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index C:\intelfpga_lite\19.1\quartus\sopc_builder\builtin.ipx
Info: C:\intelfpga_lite\19.1\quartus\sopc_builder\builtin.ipx described 83 plugins, 0 paths, in 0.02 seconds
Info: C:/intelfpga_lite/19.1/quartus/sopc_builder/**/* matched 8 files in 0.02 seconds
Info: C:/intelfpga_lite/19.1/quartus/common/librarian/factories/**/* matched 0 files in 0.00 seconds
Info: C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0.00 seconds
Info: C:\intelfpga_lite\19.1\quartus\sopc_builder\bin\root_components.ipx described 0 plugins, 13 paths, in 0.38 seconds
Info: C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0.38 seconds
Progress: 
Progress: 
Progress: 
Info: Running script C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: dnn_accel_system
Info: TB_Gen: System design is: dnn_accel_system
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in
Info: get_interface_property hex EXPORT_OF
Info: get_instance_property hex0 CLASS_NAME
Info: get_instance_assignment hex0 testbench.partner.map.external_connection
Info: get_interface_property leds EXPORT_OF
Info: get_instance_property LEDs CLASS_NAME
Info: get_instance_assignment LEDs testbench.partner.map.external_connection
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in_reset
Info: get_interface_property sdram EXPORT_OF
Info: get_instance_property sdram_controller CLASS_NAME
Info: get_instance_assignment sdram_controller testbench.partner.map.wire
Info: get_instance_assignment sdram_controller testbench.partner.map.wire
Info: get_instance_assignment sdram_controller testbench.partner.map.wire
Info: get_instance_assignment sdram_controller testbench.partner.my_partner.class
Info: get_instance_assignment sdram_controller testbench.partner.my_partner.version
Info: get_instance_assignments sdram_controller
Info: get_instance_assignment sdram_controller testbench.partner.my_partner.parameter.CAS_LATENCY
Info: get_instance_assignment sdram_controller testbench.partner.my_partner.parameter.CONTR_NAME
Info: get_instance_assignment sdram_controller testbench.partner.my_partner.parameter.SDRAM_BANK_WIDTH
Info: get_instance_assignment sdram_controller testbench.partner.my_partner.parameter.SDRAM_COL_WIDTH
Info: get_instance_assignment sdram_controller testbench.partner.my_partner.parameter.SDRAM_DATA_WIDTH
Info: get_instance_assignment sdram_controller testbench.partner.my_partner.parameter.SDRAM_NUM_CHIPSELECTS
Info: get_instance_assignment sdram_controller testbench.partner.my_partner.parameter.SDRAM_ROW_WIDTH
Info: send_message Info TB_Gen: Interface 'sdram' partner_name: 'sdram_controller_my_partner'
Info: TB_Gen: Interface 'sdram' partner_name: 'sdram_controller_my_partner'
Info: send_message Info TB_Gen: Interface 'sdram_controller_my_partner' sdram.partner_intf: 'conduit'
Info: TB_Gen: Interface 'sdram_controller_my_partner' sdram.partner_intf: 'conduit'
Info: send_message Info TB_Gen: Interface 'sdram_controller_my_partner' partner_class: 'altera_sdram_partner_module'
Info: TB_Gen: Interface 'sdram_controller_my_partner' partner_class: 'altera_sdram_partner_module'
Info: send_message Info TB_Gen: Interface 'sdram_controller_my_partner' partner_version: ''
Info: TB_Gen: Interface 'sdram_controller_my_partner' partner_version: ''
Info: send_message Info TB_Gen: Interface 'sdram_controller_my_partner' partner_param.CAS_LATENCY: '3'
Info: TB_Gen: Interface 'sdram_controller_my_partner' partner_param.CAS_LATENCY: '3'
Info: send_message Info TB_Gen: Interface 'sdram_controller_my_partner' partner_param.CONTR_NAME: 'dnn_accel_system_sdram_controller'
Info: TB_Gen: Interface 'sdram_controller_my_partner' partner_param.CONTR_NAME: 'dnn_accel_system_sdram_controller'
Info: send_message Info TB_Gen: Interface 'sdram_controller_my_partner' partner_param.SDRAM_BANK_WIDTH: '2'
Info: TB_Gen: Interface 'sdram_controller_my_partner' partner_param.SDRAM_BANK_WIDTH: '2'
Info: send_message Info TB_Gen: Interface 'sdram_controller_my_partner' partner_param.SDRAM_COL_WIDTH: '10'
Info: TB_Gen: Interface 'sdram_controller_my_partner' partner_param.SDRAM_COL_WIDTH: '10'
Info: send_message Info TB_Gen: Interface 'sdram_controller_my_partner' partner_param.SDRAM_DATA_WIDTH: '16'
Info: TB_Gen: Interface 'sdram_controller_my_partner' partner_param.SDRAM_DATA_WIDTH: '16'
Info: send_message Info TB_Gen: Interface 'sdram_controller_my_partner' partner_param.SDRAM_NUM_CHIPSELECTS: '1'
Info: TB_Gen: Interface 'sdram_controller_my_partner' partner_param.SDRAM_NUM_CHIPSELECTS: '1'
Info: send_message Info TB_Gen: Interface 'sdram_controller_my_partner' partner_param.SDRAM_ROW_WIDTH: '13'
Info: TB_Gen: Interface 'sdram_controller_my_partner' partner_param.SDRAM_ROW_WIDTH: '13'
Info: send_message Info TB_Gen: Interface 'sdram_controller_my_partner' partner_params: 'CAS_LATENCY CONTR_NAME SDRAM_BANK_WIDTH SDRAM_COL_WIDTH SDRAM_DATA_WIDTH SDRAM_NUM_CHIPSELECTS SDRAM_ROW_WIDTH'
Info: TB_Gen: Interface 'sdram_controller_my_partner' partner_params: 'CAS_LATENCY CONTR_NAME SDRAM_BANK_WIDTH SDRAM_COL_WIDTH SDRAM_DATA_WIDTH SDRAM_NUM_CHIPSELECTS SDRAM_ROW_WIDTH'
Info: get_instance_assignments sdram_controller
Info: get_instance_interfaces sdram_controller
Info: get_instance_interfaces sdram_controller
Info: get_interface_property clk EXPORT_OF
Info: get_interface_property hex EXPORT_OF
Info: get_interface_property leds EXPORT_OF
Info: get_interface_property reset EXPORT_OF
Info: get_interface_property sdram EXPORT_OF
Info: get_interface_property switches EXPORT_OF
Info: get_interface_property vga EXPORT_OF
Info: get_instance_assignment sdram_controller testbench.partner.map.clk
Info: get_instance_assignment sdram_controller testbench.partner.map.clk
Info: get_instance_assignment sdram_controller testbench.partner.map.clk
Info: get_instance_interface_property sdram_controller clk CLASS_NAME
Info: get_instance_interface_parameter_value sdram_controller clk clockRate
Info: get_instance_interface_property sdram_controller clk CLASS_NAME
Info: get_interface_property clk EXPORT_OF
Info: get_interface_property hex EXPORT_OF
Info: get_interface_property leds EXPORT_OF
Info: get_interface_property reset EXPORT_OF
Info: get_interface_property sdram EXPORT_OF
Info: get_interface_property switches EXPORT_OF
Info: get_interface_property vga EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_interfaces clk_0
Info: get_instance_interface_property clk_0 clk CLASS_NAME
Info: get_instance_interface_property clk_0 clk_in CLASS_NAME
Info: get_instance_interface_property clk_0 clk_in_reset CLASS_NAME
Info: get_instance_interface_property clk_0 clk_reset CLASS_NAME
Info: get_interface_property clk EXPORT_OF
Info: get_instance_interfaces clk_0
Info: get_instance_interface_property clk_0 clk CLASS_NAME
Info: get_instance_interface_property clk_0 clk_in CLASS_NAME
Info: get_instance_interface_property clk_0 clk_in_reset CLASS_NAME
Info: get_instance_interface_property clk_0 clk_reset CLASS_NAME
Info: get_instance_interface_parameter_value clk_0 clk clockRate
Info: send_message Info TB_Gen: Implicit assignment 'sdram_controller_my_partner' partner_implicit_name: 'sdram_controller_my_partner'
Info: TB_Gen: Implicit assignment 'sdram_controller_my_partner' partner_implicit_name: 'sdram_controller_my_partner'
Info: send_message Info TB_Gen: Implicit assignment 'sdram_controller_my_partner' partner_implicit_clks: 'clk'
Info: TB_Gen: Implicit assignment 'sdram_controller_my_partner' partner_implicit_clks: 'clk'
Info: send_message Info TB_Gen: Implicit assignment 'sdram_controller_my_partner' clk.partner_implicit_clk_rate: '50000000.0'
Info: TB_Gen: Implicit assignment 'sdram_controller_my_partner' clk.partner_implicit_clk_rate: '50000000.0'
Info: send_message Info TB_Gen: Implicit assignment 'sdram_controller_my_partner' clk.partner_implicit_clk_export: 'clk'
Info: TB_Gen: Implicit assignment 'sdram_controller_my_partner' clk.partner_implicit_clk_export: 'clk'
Info: get_instance_property sdram_controller CLASS_NAME
Info: get_interface_property switches EXPORT_OF
Info: get_instance_property switches CLASS_NAME
Info: get_instance_assignment switches testbench.partner.map.external_connection
Info: get_interface_property vga EXPORT_OF
Info: get_instance_property vga_avalon CLASS_NAME
Info: get_instance_assignment vga_avalon testbench.partner.map.conduit_vga_export
Info: send_message Info TB_Gen: Creating testbench system : dnn_accel_system_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : dnn_accel_system_tb with all standard BFMs
Info: create_system dnn_accel_system_tb
Info: add_instance dnn_accel_system_inst dnn_accel_system 
Info: set_use_testbench_naming_pattern true dnn_accel_system
Info: get_instance_interfaces dnn_accel_system_inst
Info: get_instance_interface_property dnn_accel_system_inst clk CLASS_NAME
Info: get_instance_interface_property dnn_accel_system_inst hex CLASS_NAME
Info: get_instance_interface_property dnn_accel_system_inst leds CLASS_NAME
Info: get_instance_interface_property dnn_accel_system_inst reset CLASS_NAME
Info: get_instance_interface_property dnn_accel_system_inst sdram CLASS_NAME
Info: get_instance_interface_property dnn_accel_system_inst switches CLASS_NAME
Info: get_instance_interface_property dnn_accel_system_inst vga CLASS_NAME
Info: get_instance_interface_property dnn_accel_system_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property dnn_accel_system_inst clk CLASS_NAME
Info: add_instance dnn_accel_system_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property dnn_accel_system_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value dnn_accel_system_inst clk clockRate
Info: set_instance_parameter_value dnn_accel_system_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value dnn_accel_system_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property dnn_accel_system_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property dnn_accel_system_inst clk CLASS_NAME
Info: get_instance_interfaces dnn_accel_system_inst_clk_bfm
Info: get_instance_interface_property dnn_accel_system_inst_clk_bfm clk CLASS_NAME
Info: add_connection dnn_accel_system_inst_clk_bfm.clk dnn_accel_system_inst.clk
Info: get_instance_interface_property dnn_accel_system_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property dnn_accel_system_inst reset CLASS_NAME
Info: add_instance dnn_accel_system_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property dnn_accel_system_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports dnn_accel_system_inst reset
Info: get_instance_interface_port_property dnn_accel_system_inst reset reset_reset_n ROLE
Info: get_instance_interface_port_property dnn_accel_system_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value dnn_accel_system_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value dnn_accel_system_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property dnn_accel_system_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces dnn_accel_system_inst_reset_bfm
Info: get_instance_interface_property dnn_accel_system_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property dnn_accel_system_inst_reset_bfm reset CLASS_NAME
Info: get_instance_property dnn_accel_system_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value dnn_accel_system_inst reset associatedClock
Info: get_instance_interfaces dnn_accel_system_inst_clk_bfm
Info: get_instance_interface_property dnn_accel_system_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: dnn_accel_system_inst_reset_bfm is not associated to any clock; connecting dnn_accel_system_inst_reset_bfm to 'dnn_accel_system_inst_clk_bfm.clk'
Warning: TB_Gen: dnn_accel_system_inst_reset_bfm is not associated to any clock; connecting dnn_accel_system_inst_reset_bfm to 'dnn_accel_system_inst_clk_bfm.clk'
Info: add_connection dnn_accel_system_inst_clk_bfm.clk dnn_accel_system_inst_reset_bfm.clk
Info: get_instance_interface_property dnn_accel_system_inst reset CLASS_NAME
Info: get_instance_interfaces dnn_accel_system_inst_reset_bfm
Info: get_instance_interface_property dnn_accel_system_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property dnn_accel_system_inst_reset_bfm reset CLASS_NAME
Info: add_connection dnn_accel_system_inst_reset_bfm.reset dnn_accel_system_inst.reset
Info: get_instance_interface_property dnn_accel_system_inst hex CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: hex
Info: TB_Gen: conduit_end found: hex
Info: get_instance_interface_property dnn_accel_system_inst hex CLASS_NAME
Info: add_instance dnn_accel_system_inst_hex_bfm altera_conduit_bfm 
Info: get_instance_property dnn_accel_system_inst_hex_bfm CLASS_NAME
Info: get_instance_interface_parameter_value dnn_accel_system_inst hex associatedClock
Info: get_instance_interface_parameter_value dnn_accel_system_inst hex associatedReset
Info: get_instance_interface_ports dnn_accel_system_inst hex
Info: get_instance_interface_port_property dnn_accel_system_inst hex hex_export ROLE
Info: get_instance_interface_port_property dnn_accel_system_inst hex hex_export WIDTH
Info: get_instance_interface_port_property dnn_accel_system_inst hex hex_export DIRECTION
Info: set_instance_parameter_value dnn_accel_system_inst_hex_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value dnn_accel_system_inst_hex_bfm ENABLE_RESET 0
Info: set_instance_parameter_value dnn_accel_system_inst_hex_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value dnn_accel_system_inst_hex_bfm SIGNAL_WIDTHS 7
Info: set_instance_parameter_value dnn_accel_system_inst_hex_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property dnn_accel_system_inst_hex_bfm CLASS_NAME
Info: get_instance_interface_property dnn_accel_system_inst hex CLASS_NAME
Info: get_instance_interfaces dnn_accel_system_inst_hex_bfm
Info: get_instance_interface_property dnn_accel_system_inst_hex_bfm conduit CLASS_NAME
Info: add_connection dnn_accel_system_inst_hex_bfm.conduit dnn_accel_system_inst.hex
Info: get_instance_interface_property dnn_accel_system_inst leds CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: leds
Info: TB_Gen: conduit_end found: leds
Info: get_instance_interface_property dnn_accel_system_inst leds CLASS_NAME
Info: add_instance dnn_accel_system_inst_leds_bfm altera_conduit_bfm 
Info: get_instance_property dnn_accel_system_inst_leds_bfm CLASS_NAME
Info: get_instance_interface_parameter_value dnn_accel_system_inst leds associatedClock
Info: get_instance_interface_parameter_value dnn_accel_system_inst leds associatedReset
Info: get_instance_interface_ports dnn_accel_system_inst leds
Info: get_instance_interface_port_property dnn_accel_system_inst leds leds_export ROLE
Info: get_instance_interface_port_property dnn_accel_system_inst leds leds_export WIDTH
Info: get_instance_interface_port_property dnn_accel_system_inst leds leds_export DIRECTION
Info: set_instance_parameter_value dnn_accel_system_inst_leds_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value dnn_accel_system_inst_leds_bfm ENABLE_RESET 0
Info: set_instance_parameter_value dnn_accel_system_inst_leds_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value dnn_accel_system_inst_leds_bfm SIGNAL_WIDTHS 8
Info: set_instance_parameter_value dnn_accel_system_inst_leds_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property dnn_accel_system_inst_leds_bfm CLASS_NAME
Info: get_instance_interface_property dnn_accel_system_inst leds CLASS_NAME
Info: get_instance_interfaces dnn_accel_system_inst_leds_bfm
Info: get_instance_interface_property dnn_accel_system_inst_leds_bfm conduit CLASS_NAME
Info: add_connection dnn_accel_system_inst_leds_bfm.conduit dnn_accel_system_inst.leds
Info: get_instance_interface_property dnn_accel_system_inst switches CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: switches
Info: TB_Gen: conduit_end found: switches
Info: get_instance_interface_property dnn_accel_system_inst switches CLASS_NAME
Info: add_instance dnn_accel_system_inst_switches_bfm altera_conduit_bfm 
Info: get_instance_property dnn_accel_system_inst_switches_bfm CLASS_NAME
Info: get_instance_interface_parameter_value dnn_accel_system_inst switches associatedClock
Info: get_instance_interface_parameter_value dnn_accel_system_inst switches associatedReset
Info: get_instance_interface_ports dnn_accel_system_inst switches
Info: get_instance_interface_port_property dnn_accel_system_inst switches switches_export ROLE
Info: get_instance_interface_port_property dnn_accel_system_inst switches switches_export WIDTH
Info: get_instance_interface_port_property dnn_accel_system_inst switches switches_export DIRECTION
Info: set_instance_parameter_value dnn_accel_system_inst_switches_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value dnn_accel_system_inst_switches_bfm ENABLE_RESET 0
Info: set_instance_parameter_value dnn_accel_system_inst_switches_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value dnn_accel_system_inst_switches_bfm SIGNAL_WIDTHS 8
Info: set_instance_parameter_value dnn_accel_system_inst_switches_bfm SIGNAL_DIRECTIONS output
Info: get_instance_property dnn_accel_system_inst_switches_bfm CLASS_NAME
Info: get_instance_interface_property dnn_accel_system_inst switches CLASS_NAME
Info: get_instance_interfaces dnn_accel_system_inst_switches_bfm
Info: get_instance_interface_property dnn_accel_system_inst_switches_bfm conduit CLASS_NAME
Info: add_connection dnn_accel_system_inst_switches_bfm.conduit dnn_accel_system_inst.switches
Info: get_instance_interface_property dnn_accel_system_inst vga CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: vga
Info: TB_Gen: conduit_end found: vga
Info: get_instance_interface_property dnn_accel_system_inst vga CLASS_NAME
Info: add_instance dnn_accel_system_inst_vga_bfm altera_conduit_bfm 
Info: get_instance_property dnn_accel_system_inst_vga_bfm CLASS_NAME
Info: get_instance_interface_parameter_value dnn_accel_system_inst vga associatedClock
Info: get_instance_interface_parameter_value dnn_accel_system_inst vga associatedReset
Info: get_instance_interface_ports dnn_accel_system_inst vga
Info: get_instance_interface_port_property dnn_accel_system_inst vga vga_vga_blu ROLE
Info: get_instance_interface_port_property dnn_accel_system_inst vga vga_vga_blu WIDTH
Info: get_instance_interface_port_property dnn_accel_system_inst vga vga_vga_blu DIRECTION
Info: get_instance_interface_port_property dnn_accel_system_inst vga vga_vga_clk ROLE
Info: get_instance_interface_port_property dnn_accel_system_inst vga vga_vga_clk WIDTH
Info: get_instance_interface_port_property dnn_accel_system_inst vga vga_vga_clk DIRECTION
Info: get_instance_interface_port_property dnn_accel_system_inst vga vga_vga_grn ROLE
Info: get_instance_interface_port_property dnn_accel_system_inst vga vga_vga_grn WIDTH
Info: get_instance_interface_port_property dnn_accel_system_inst vga vga_vga_grn DIRECTION
Info: get_instance_interface_port_property dnn_accel_system_inst vga vga_vga_hsync ROLE
Info: get_instance_interface_port_property dnn_accel_system_inst vga vga_vga_hsync WIDTH
Info: get_instance_interface_port_property dnn_accel_system_inst vga vga_vga_hsync DIRECTION
Info: get_instance_interface_port_property dnn_accel_system_inst vga vga_vga_red ROLE
Info: get_instance_interface_port_property dnn_accel_system_inst vga vga_vga_red WIDTH
Info: get_instance_interface_port_property dnn_accel_system_inst vga vga_vga_red DIRECTION
Info: get_instance_interface_port_property dnn_accel_system_inst vga vga_vga_vsync ROLE
Info: get_instance_interface_port_property dnn_accel_system_inst vga vga_vga_vsync WIDTH
Info: get_instance_interface_port_property dnn_accel_system_inst vga vga_vga_vsync DIRECTION
Info: set_instance_parameter_value dnn_accel_system_inst_vga_bfm CLOCKED_SIGNAL 1
Info: set_instance_parameter_value dnn_accel_system_inst_vga_bfm ENABLE_RESET 1
Info: set_instance_parameter_value dnn_accel_system_inst_vga_bfm SIGNAL_ROLES vga_blu vga_clk vga_grn vga_hsync vga_red vga_vsync
Info: set_instance_parameter_value dnn_accel_system_inst_vga_bfm SIGNAL_WIDTHS 8 1 8 1 8 1
Info: set_instance_parameter_value dnn_accel_system_inst_vga_bfm SIGNAL_DIRECTIONS input input input input input input
Info: get_instance_property dnn_accel_system_inst_vga_bfm CLASS_NAME
Info: get_instance_interfaces dnn_accel_system_inst_vga_bfm
Info: get_instance_interface_property dnn_accel_system_inst_vga_bfm clk CLASS_NAME
Info: get_instance_interface_property dnn_accel_system_inst_vga_bfm conduit CLASS_NAME
Info: get_instance_interface_property dnn_accel_system_inst_vga_bfm reset CLASS_NAME
Info: get_instance_property dnn_accel_system_inst_vga_bfm CLASS_NAME
Info: get_instance_interface_parameter_value dnn_accel_system_inst vga associatedClock
Info: get_instance_interface_property dnn_accel_system_inst clk CLASS_NAME
Info: get_instance_interfaces dnn_accel_system_inst_clk_bfm
Info: get_instance_interface_property dnn_accel_system_inst_clk_bfm clk CLASS_NAME
Info: add_connection dnn_accel_system_inst_clk_bfm.clk dnn_accel_system_inst_vga_bfm.clk
Info: get_instance_interfaces dnn_accel_system_inst_vga_bfm
Info: get_instance_interface_property dnn_accel_system_inst_vga_bfm clk CLASS_NAME
Info: get_instance_interface_property dnn_accel_system_inst_vga_bfm conduit CLASS_NAME
Info: get_instance_interface_property dnn_accel_system_inst_vga_bfm reset CLASS_NAME
Info: get_instance_property dnn_accel_system_inst_vga_bfm CLASS_NAME
Info: get_instance_interface_parameter_value dnn_accel_system_inst vga associatedReset
Info: get_instance_interface_property dnn_accel_system_inst reset CLASS_NAME
Info: get_instance_interfaces dnn_accel_system_inst_reset_bfm
Info: get_instance_interface_property dnn_accel_system_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property dnn_accel_system_inst_reset_bfm reset CLASS_NAME
Info: add_connection dnn_accel_system_inst_reset_bfm.reset dnn_accel_system_inst_vga_bfm.reset
Info: get_instance_interface_property dnn_accel_system_inst vga CLASS_NAME
Info: get_instance_interfaces dnn_accel_system_inst_vga_bfm
Info: get_instance_interface_property dnn_accel_system_inst_vga_bfm clk CLASS_NAME
Info: get_instance_interface_property dnn_accel_system_inst_vga_bfm conduit CLASS_NAME
Info: get_instance_interface_property dnn_accel_system_inst_vga_bfm reset CLASS_NAME
Info: add_connection dnn_accel_system_inst_vga_bfm.conduit dnn_accel_system_inst.vga
Info: get_instance_interface_property dnn_accel_system_inst sdram CLASS_NAME
Info: send_message Info TB_Gen: conduit_end (for partner module) found: sdram
Info: TB_Gen: conduit_end (for partner module) found: sdram
Info: add_instance sdram_controller_my_partner altera_sdram_partner_module 
Info: set_instance_parameter_value sdram_controller_my_partner CAS_LATENCY 3
Info: set_instance_parameter_value sdram_controller_my_partner CONTR_NAME dnn_accel_system_sdram_controller
Info: set_instance_parameter_value sdram_controller_my_partner SDRAM_BANK_WIDTH 2
Info: set_instance_parameter_value sdram_controller_my_partner SDRAM_COL_WIDTH 10
Info: set_instance_parameter_value sdram_controller_my_partner SDRAM_DATA_WIDTH 16
Info: set_instance_parameter_value sdram_controller_my_partner SDRAM_NUM_CHIPSELECTS 1
Info: set_instance_parameter_value sdram_controller_my_partner SDRAM_ROW_WIDTH 13
Info: get_instance_interface_property dnn_accel_system_inst sdram CLASS_NAME
Info: get_instance_interface_property sdram_controller_my_partner conduit CLASS_NAME
Info: get_instance_interface_property dnn_accel_system_inst sdram CLASS_NAME
Info: get_instance_interface_property sdram_controller_my_partner conduit CLASS_NAME
Info: add_connection sdram_controller_my_partner.conduit dnn_accel_system_inst.sdram
Info: get_instance_interface_property sdram_controller_my_partner clk CLASS_NAME
Info: get_instance_interface_property dnn_accel_system_inst clk CLASS_NAME
Info: get_instance_interface_property sdram_controller_my_partner clk CLASS_NAME
Info: get_instance_interfaces dnn_accel_system_inst_clk_bfm
Info: get_instance_interface_property dnn_accel_system_inst_clk_bfm clk CLASS_NAME
Info: add_connection dnn_accel_system_inst_clk_bfm.clk sdram_controller_my_partner.clk
Info: send_message Info TB_Gen: Saving testbench system: dnn_accel_system_tb.qsys
Info: TB_Gen: Saving testbench system: dnn_accel_system_tb.qsys
Info: save_system dnn_accel_system_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: C:/Math/Verilog/Deep_Neural_Network/source/task2/dnn_accel_system/testbench/dnn_accel_system_tb.qsys
Info: Done
Info: qsys-generate C:\Math\Verilog\Deep_Neural_Network\source\task2\dnn_accel_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --testbench=STANDARD --testbench-simulation=VERILOG --allow-mixed-language-testbench-simulation --output-directory=C:\Math\Verilog\Deep_Neural_Network\source\task2\dnn_accel_system\testbench\dnn_accel_system_tb\simulation --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading testbench/dnn_accel_system_tb.qsys
Progress: Reading input file
Progress: Adding dnn_accel_system_inst [dnn_accel_system 1.0]
Progress: Parameterizing module dnn_accel_system_inst
Progress: Adding dnn_accel_system_inst_clk_bfm [altera_avalon_clock_source 19.1]
Progress: Parameterizing module dnn_accel_system_inst_clk_bfm
Progress: Adding dnn_accel_system_inst_hex_bfm [altera_conduit_bfm 19.1]
Progress: Parameterizing module dnn_accel_system_inst_hex_bfm
Progress: Adding dnn_accel_system_inst_leds_bfm [altera_conduit_bfm 19.1]
Progress: Parameterizing module dnn_accel_system_inst_leds_bfm
Progress: Adding dnn_accel_system_inst_reset_bfm [altera_avalon_reset_source 19.1]
Progress: Parameterizing module dnn_accel_system_inst_reset_bfm
Progress: Adding dnn_accel_system_inst_switches_bfm [altera_conduit_bfm 19.1]
Progress: Parameterizing module dnn_accel_system_inst_switches_bfm
Progress: Adding dnn_accel_system_inst_vga_bfm [altera_conduit_bfm 19.1]
Progress: Parameterizing module dnn_accel_system_inst_vga_bfm
Progress: Adding sdram_controller_my_partner [altera_sdram_partner_module 11.0]
Progress: Parameterizing module sdram_controller_my_partner
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: dnn_accel_system_tb.dnn_accel_system_inst.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: dnn_accel_system_tb.dnn_accel_system_inst.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: dnn_accel_system_tb.dnn_accel_system_inst.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: dnn_accel_system_tb.dnn_accel_system_inst_clk_bfm: Elaborate: altera_clock_source
Info: dnn_accel_system_tb.dnn_accel_system_inst_clk_bfm:            $Revision: #1 $
Info: dnn_accel_system_tb.dnn_accel_system_inst_clk_bfm:            $Date: 2018/11/07 $
Info: dnn_accel_system_tb.dnn_accel_system_inst_reset_bfm: Elaborate: altera_reset_source
Info: dnn_accel_system_tb.dnn_accel_system_inst_reset_bfm:            $Revision: #1 $
Info: dnn_accel_system_tb.dnn_accel_system_inst_reset_bfm:            $Date: 2018/11/07 $
Info: dnn_accel_system_tb.dnn_accel_system_inst_reset_bfm: Reset is negatively asserted.
Info: dnn_accel_system_tb: Generating dnn_accel_system_tb "dnn_accel_system_tb" for SIM_VERILOG
Info: dnn_accel_system_inst: "dnn_accel_system_tb" instantiated dnn_accel_system "dnn_accel_system_inst"
Info: dnn_accel_system_inst_clk_bfm: "dnn_accel_system_tb" instantiated altera_avalon_clock_source "dnn_accel_system_inst_clk_bfm"
Info: dnn_accel_system_inst_hex_bfm: "dnn_accel_system_tb" instantiated altera_conduit_bfm "dnn_accel_system_inst_hex_bfm"
Info: Reusing file C:/Math/Verilog/Deep_Neural_Network/source/task2/dnn_accel_system/testbench/dnn_accel_system_tb/simulation/submodules/verbosity_pkg.sv
Info: dnn_accel_system_inst_leds_bfm: "dnn_accel_system_tb" instantiated altera_conduit_bfm "dnn_accel_system_inst_leds_bfm"
Info: Reusing file C:/Math/Verilog/Deep_Neural_Network/source/task2/dnn_accel_system/testbench/dnn_accel_system_tb/simulation/submodules/verbosity_pkg.sv
Info: dnn_accel_system_inst_reset_bfm: "dnn_accel_system_tb" instantiated altera_avalon_reset_source "dnn_accel_system_inst_reset_bfm"
Info: Reusing file C:/Math/Verilog/Deep_Neural_Network/source/task2/dnn_accel_system/testbench/dnn_accel_system_tb/simulation/submodules/verbosity_pkg.sv
Info: dnn_accel_system_inst_switches_bfm: "dnn_accel_system_tb" instantiated altera_conduit_bfm "dnn_accel_system_inst_switches_bfm"
Info: Reusing file C:/Math/Verilog/Deep_Neural_Network/source/task2/dnn_accel_system/testbench/dnn_accel_system_tb/simulation/submodules/verbosity_pkg.sv
Info: dnn_accel_system_inst_vga_bfm: "dnn_accel_system_tb" instantiated altera_conduit_bfm "dnn_accel_system_inst_vga_bfm"
Info: Reusing file C:/Math/Verilog/Deep_Neural_Network/source/task2/dnn_accel_system/testbench/dnn_accel_system_tb/simulation/submodules/verbosity_pkg.sv
Info: sdram_controller_my_partner: Starting RTL generation for partner module 'altera_sdram_partner_module'
Info: sdram_controller_my_partner:   Generation command is [exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/ip/altera/alt_mem_if/alt_mem_if_mem_models/altera_sdram_partner_module/ -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_sdram_partner_module -- C:/intelfpga_lite/19.1/ip/altera/alt_mem_if/alt_mem_if_mem_models/altera_sdram_partner_module//em_altera_sodimm.pl --output_dir=C:/Users/ALEXMA~1/AppData/Local/Temp/alt9618_6822886401909751356.dir/0008_sopcgen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --language=verilog --sdram_data_width=16 --sdram_bank_width=2 --sdram_col_width=10 --sdram_row_width=13 --sdram_num_chipselects=1 --module_name=altera_sdram_partner_module --cas_latency=3]
Info: sdram_controller_my_partner: # 2023.09.18 09:39:35 (*) Starting SDRAM Simulation Partner Module generation
Info: sdram_controller_my_partner: Done RTL generation for module 'altera_sdram_partner_module'
Info: sdram_controller_my_partner: "dnn_accel_system_tb" instantiated altera_sdram_partner_module "sdram_controller_my_partner"
Info: LEDs: Starting RTL generation for module 'dnn_accel_system_LEDs'
Info: LEDs:   Generation command is [exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=dnn_accel_system_LEDs --dir=C:/Users/ALEXMA~1/AppData/Local/Temp/alt9618_6822886401909751356.dir/0009_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/ALEXMA~1/AppData/Local/Temp/alt9618_6822886401909751356.dir/0009_LEDs_gen//dnn_accel_system_LEDs_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ALEXMA~1/AppData/Local/Temp/alt9618_6822886401909751356.dir/0009_LEDs_gen/  ]
Info: LEDs: Done RTL generation for module 'dnn_accel_system_LEDs'
Info: LEDs: "dnn_accel_system_inst" instantiated altera_avalon_pio "LEDs"
Info: WordCopy_Accelerator_0: "dnn_accel_system_inst" instantiated WordCopy_Accelerator "WordCopy_Accelerator_0"
Info: hex0: Starting RTL generation for module 'dnn_accel_system_hex0'
Info: hex0:   Generation command is [exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=dnn_accel_system_hex0 --dir=C:/Users/ALEXMA~1/AppData/Local/Temp/alt9618_6822886401909751356.dir/0011_hex0_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/ALEXMA~1/AppData/Local/Temp/alt9618_6822886401909751356.dir/0011_hex0_gen//dnn_accel_system_hex0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ALEXMA~1/AppData/Local/Temp/alt9618_6822886401909751356.dir/0011_hex0_gen/  ]
Info: hex0: Done RTL generation for module 'dnn_accel_system_hex0'
Info: hex0: "dnn_accel_system_inst" instantiated altera_avalon_pio "hex0"
Info: jtag_uart_0: Starting RTL generation for module 'dnn_accel_system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=dnn_accel_system_jtag_uart_0 --dir=C:/Users/ALEXMA~1/AppData/Local/Temp/alt9618_6822886401909751356.dir/0012_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/ALEXMA~1/AppData/Local/Temp/alt9618_6822886401909751356.dir/0012_jtag_uart_0_gen//dnn_accel_system_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ALEXMA~1/AppData/Local/Temp/alt9618_6822886401909751356.dir/0012_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'dnn_accel_system_jtag_uart_0'
Info: jtag_uart_0: "dnn_accel_system_inst" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "dnn_accel_system_inst" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'dnn_accel_system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=dnn_accel_system_onchip_memory2_0 --dir=C:/Users/ALEXMA~1/AppData/Local/Temp/alt9618_6822886401909751356.dir/0013_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/ALEXMA~1/AppData/Local/Temp/alt9618_6822886401909751356.dir/0013_onchip_memory2_0_gen//dnn_accel_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ALEXMA~1/AppData/Local/Temp/alt9618_6822886401909751356.dir/0013_onchip_memory2_0_gen/  ]
Info: onchip_memory2_0: Done RTL generation for module 'dnn_accel_system_onchip_memory2_0'
Info: onchip_memory2_0: "dnn_accel_system_inst" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: sdram_controller: Starting RTL generation for module 'dnn_accel_system_sdram_controller'
Info: sdram_controller:   Generation command is [exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=dnn_accel_system_sdram_controller --dir=C:/Users/ALEXMA~1/AppData/Local/Temp/alt9618_6822886401909751356.dir/0014_sdram_controller_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/ALEXMA~1/AppData/Local/Temp/alt9618_6822886401909751356.dir/0014_sdram_controller_gen//dnn_accel_system_sdram_controller_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ALEXMA~1/AppData/Local/Temp/alt9618_6822886401909751356.dir/0014_sdram_controller_gen/  ]
Info: sdram_controller: Done RTL generation for module 'dnn_accel_system_sdram_controller'
Info: sdram_controller: "dnn_accel_system_inst" instantiated altera_avalon_new_sdram_controller "sdram_controller"
Info: switches: Starting RTL generation for module 'dnn_accel_system_switches'
Info: switches:   Generation command is [exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=dnn_accel_system_switches --dir=C:/Users/ALEXMA~1/AppData/Local/Temp/alt9618_6822886401909751356.dir/0015_switches_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/ALEXMA~1/AppData/Local/Temp/alt9618_6822886401909751356.dir/0015_switches_gen//dnn_accel_system_switches_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ALEXMA~1/AppData/Local/Temp/alt9618_6822886401909751356.dir/0015_switches_gen/  ]
Info: switches: Done RTL generation for module 'dnn_accel_system_switches'
Info: switches: "dnn_accel_system_inst" instantiated altera_avalon_pio "switches"
Info: vga_avalon: "dnn_accel_system_inst" instantiated vga_avalon "vga_avalon"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "dnn_accel_system_inst" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "dnn_accel_system_inst" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "dnn_accel_system_inst" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'dnn_accel_system_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/19.1/quartus/bin64//perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/19.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/19.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/19.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/19.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=dnn_accel_system_nios2_gen2_0_cpu --dir=C:/Users/ALEXMA~1/AppData/Local/Temp/alt9618_6822886401909751356.dir/0019_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/19.1/quartus/bin64/ --verilog --config=C:/Users/ALEXMA~1/AppData/Local/Temp/alt9618_6822886401909751356.dir/0019_cpu_gen//dnn_accel_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ALEXMA~1/AppData/Local/Temp/alt9618_6822886401909751356.dir/0019_cpu_gen/  ]
Info: cpu: # 2023.09.18 09:39:53 (*) Starting Nios II generation
Info: cpu: # 2023.09.18 09:39:53 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.09.18 09:39:53 (*)   Creating all objects for CPU
Info: cpu: # 2023.09.18 09:39:54 (*)   Creating 'C:/Users/ALEXMA~1/AppData/Local/Temp/alt9618_6822886401909751356.dir/0019_cpu_gen//dnn_accel_system_nios2_gen2_0_cpu_nios2_waves.do'
Info: cpu: # 2023.09.18 09:39:54 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.09.18 09:39:54 (*)   Creating plain-text RTL
Info: cpu: # 2023.09.18 09:39:55 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'dnn_accel_system_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: WordCopy_Accelerator_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "WordCopy_Accelerator_0_avalon_master_translator"
Info: sdram_controller_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sdram_controller_s1_translator"
Info: WordCopy_Accelerator_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "WordCopy_Accelerator_0_avalon_master_agent"
Info: sdram_controller_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sdram_controller_s1_agent"
Info: sdram_controller_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "sdram_controller_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: sdram_controller_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_controller_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Math/Verilog/Deep_Neural_Network/source/task2/dnn_accel_system/testbench/dnn_accel_system_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Math/Verilog/Deep_Neural_Network/source/task2/dnn_accel_system/testbench/dnn_accel_system_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Math/Verilog/Deep_Neural_Network/source/task2/dnn_accel_system/testbench/dnn_accel_system_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/Math/Verilog/Deep_Neural_Network/source/task2/dnn_accel_system/testbench/dnn_accel_system_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: sdram_controller_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_controller_s1_rsp_width_adapter"
Info: Reusing file C:/Math/Verilog/Deep_Neural_Network/source/task2/dnn_accel_system/testbench/dnn_accel_system_tb/simulation/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Math/Verilog/Deep_Neural_Network/source/task2/dnn_accel_system/testbench/dnn_accel_system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: dnn_accel_system_tb: Done "dnn_accel_system_tb" with 48 modules, 83 files
Info: qsys-generate succeeded.
Info: sim-script-gen --spd=C:\Math\Verilog\Deep_Neural_Network\source\task2\dnn_accel_system_tb.spd --output-directory=C:/Math/Verilog/Deep_Neural_Network/source/task2/dnn_accel_system/testbench/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Math\Verilog\Deep_Neural_Network\source\task2\dnn_accel_system_tb.spd --output-directory=C:/Math/Verilog/Deep_Neural_Network/source/task2/dnn_accel_system/testbench/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Math/Verilog/Deep_Neural_Network/source/task2/dnn_accel_system/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/Math/Verilog/Deep_Neural_Network/source/task2/dnn_accel_system/testbench/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/Math/Verilog/Deep_Neural_Network/source/task2/dnn_accel_system/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Math/Verilog/Deep_Neural_Network/source/task2/dnn_accel_system/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	47 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Math/Verilog/Deep_Neural_Network/source/task2/dnn_accel_system/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Math/Verilog/Deep_Neural_Network/source/task2/dnn_accel_system/testbench/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create testbench Platform Designer system
