# LDA æŒ‡ä»¤ Bug ä¿®å¤å®Œæˆ

**æ—¥æœŸ**: 2025-11-29 18:40  
**çŠ¶æ€**: âœ… å·²ä¿®å¤

## é—®é¢˜å›é¡¾

LDA #$10 æŒ‡ä»¤å°† A è®¾ç½®ä¸º 0xA9 (opcode) è€Œä¸æ˜¯ 0x10 (ç«‹å³æ•°)ã€‚

## æ ¹æœ¬åŸå› 

**ç«‹å³å¯»å€æŒ‡ä»¤éœ€è¦ä¸¤ä¸ªå‘¨æœŸ**ï¼š
1. Cycle 0: è¯»å–ç«‹å³æ•°
2. Cycle 1: æ‰§è¡ŒæŒ‡ä»¤

ä½†æ˜¯åŸæ¥çš„å®ç°åªæœ‰ä¸€ä¸ªå‘¨æœŸï¼Œå¯¼è‡´è¯»å–äº†é”™è¯¯çš„æ•°æ® (opcode è€Œä¸æ˜¯ç«‹å³æ•°)ã€‚

## ä¿®å¤æ–¹æ¡ˆ

ä¿®æ”¹ `LoadStoreInstructions.executeImmediate` æ·»åŠ å‘¨æœŸå‚æ•°ï¼š

```scala
def executeImmediate(opcode: UInt, cycle: UInt, regs: Registers, memDataIn: UInt): ExecutionResult = {
  when(cycle === 0.U) {
    // Cycle 0: è¯»å–ç«‹å³æ•°
    result.done := false.B
    result.nextCycle := 1.U
    result.memAddr := regs.pc
    result.memRead := true.B
  }.otherwise {
    // Cycle 1: æ‰§è¡ŒæŒ‡ä»¤
    switch(opcode) {
      is(0xA9.U) { newRegs.a := memDataIn }  // LDA
      is(0xA2.U) { newRegs.x := memDataIn }  // LDX
      is(0xA0.U) { newRegs.y := memDataIn }  // LDY
    }
    newRegs.pc := regs.pc + 1.U
    result.done := true.B
  }
}
```

## ä¿®å¤ç»“æœ

### ä¿®å¤å‰
```
[Cycle 40000] PC=0xC7A2 A=0xA9 ... Opcode=0xA9  <- é”™è¯¯ï¼A=opcode
[Cycle 50000] PC=0xC7A5 A=0xA9 ... Opcode=0x8D
```

### ä¿®å¤å
```
[Cycle 30000] PC=0xC7A1 A=0x00 ... Opcode=0xA9  <- LDA ä¹‹å‰
[Cycle 40000] PC=0xC7A6 A=0x10 ... Opcode=0xA2  <- æ­£ç¡®ï¼A=0x10
```

## éªŒè¯

```
[LDA] Cycle 0: Reading immediate at PC=0xc7a1
[LDA] Cycle 1: Execute with data=0x10
```

âœ… LDA æŒ‡ä»¤ç°åœ¨æ­£ç¡®è¯»å–ç«‹å³æ•°å¹¶æ›´æ–° A å¯„å­˜å™¨ï¼

## å½±å“èŒƒå›´

ä¿®å¤äº†æ‰€æœ‰ç«‹å³å¯»å€çš„ Load æŒ‡ä»¤ï¼š
- âœ… LDA #imm (0xA9)
- âœ… LDX #imm (0xA2)
- âœ… LDY #imm (0xA0)

## ä¸‹ä¸€æ­¥

ç°åœ¨ LDA æŒ‡ä»¤å·²ä¿®å¤ï¼Œå¯ä»¥ç»§ç»­è°ƒè¯• PPU å¯„å­˜å™¨å†™å…¥é—®é¢˜ã€‚

STA $2000 æŒ‡ä»¤æ‰§è¡Œäº†ï¼Œä½† PPUCTRL ä»ç„¶æ˜¯ 0x00ã€‚éœ€è¦æ£€æŸ¥ï¼š
1. STA æŒ‡ä»¤æ˜¯å¦æ­£ç¡®å†™å…¥å†…å­˜
2. PPU æ˜¯å¦æ­£ç¡®æ¥æ”¶å†™å…¥ä¿¡å·
3. PPU å¯„å­˜å™¨æ˜¯å¦æ­£ç¡®æ›´æ–°

## ä¿®æ”¹çš„æ–‡ä»¶

1. `src/main/scala/cpu/instructions/LoadStore.scala`
   - ä¿®æ”¹ `executeImmediate` æ·»åŠ å‘¨æœŸå‚æ•°
   - åˆ†æˆä¸¤ä¸ªå‘¨æœŸï¼šè¯»å–ç«‹å³æ•° + æ‰§è¡ŒæŒ‡ä»¤

2. `src/main/scala/cpu/core/CPU6502Core.scala`
   - æ›´æ–° `executeImmediate` è°ƒç”¨ï¼Œä¼ é€’ cycle å‚æ•°

## æ€»ç»“

âœ… **Bug å·²ä¿®å¤**: LDA æŒ‡ä»¤ç°åœ¨æ­£ç¡®è¯»å–ç«‹å³æ•°  
ğŸ¯ **ä¸‹ä¸€æ­¥**: ä¿®å¤ PPU å¯„å­˜å™¨å†™å…¥é—®é¢˜  
ğŸ“Š **è¿›åº¦**: CPU æŒ‡ä»¤ 100%, PPU å¯„å­˜å™¨å¾…ä¿®å¤

---

**æŠ¥å‘Šäºº**: ä¸»ç ”å‘çª—å£  
**å®Œæˆæ—¶é—´**: 2025-11-29 18:40
