`begin_keywords "1800-2017"
`line 1 "../../rtl/MUX_4INPUT.v" 1
module MUX_4INPUT
#(
	parameter BUS_WIDTH = 1	 
)
(
	input logic [1:0]				control,
	input logic [BUS_WIDTH-1:0] 	input_0,
	input logic [BUS_WIDTH-1:0] 	input_1,
	input logic [BUS_WIDTH-1:0] 	input_2,
	input logic [BUS_WIDTH-1:0]		input_3,

`line 12 "../../rtl/MUX_4INPUT.v" 0
	output logic [BUS_WIDTH-1:0]	resolved
);

`line 15 "../../rtl/MUX_4INPUT.v" 0
	always_comb begin
		case(control)
			2'b00 	:	resolved = input_0;
			2'b01	:	resolved = input_1;
			2'b10	:	resolved = input_2;
			2'b11	:	resolved = input_3;
		endcase
	end

`line 24 "../../rtl/MUX_4INPUT.v" 0
endmodule
`line 25 "../../rtl/MUX_4INPUT.v" 2
