digraph "CFG for '_Z21set_dynamic_positionsPff' function" {
	label="CFG for '_Z21set_dynamic_positionsPff' function";

	Node0x4c7bf50 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%2:\l  %3 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %4 = icmp ult i32 %3, 3\l  br i1 %4, label %5, label %18\l|{<s0>T|<s1>F}}"];
	Node0x4c7bf50:s0 -> Node0x4c7d3d0;
	Node0x4c7bf50:s1 -> Node0x4c7d460;
	Node0x4c7d3d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%5:\l5:                                                \l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !5, !invariant.load !6\l  %11 = zext i16 %10 to i32\l  %12 = mul i32 %6, %11\l  %13 = add nsw i32 %12, %3\l  %14 = sext i32 %13 to i64\l  %15 = getelementptr inbounds float, float addrspace(1)* %0, i64 %14\l  %16 = load float, float addrspace(1)* %15, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %17 = fmul contract float %16, %1\l  store float %17, float addrspace(1)* %15, align 4, !tbaa !7\l  br label %18\l}"];
	Node0x4c7d3d0 -> Node0x4c7d460;
	Node0x4c7d460 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%18:\l18:                                               \l  ret void\l}"];
}
