// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module Directory(
  input         clock,
                reset,
                io_write_valid,
  input  [3:0]  io_write_bits_set,
  input  [5:0]  io_write_bits_way,
  input         io_write_bits_data_dirty,
  input  [1:0]  io_write_bits_data_state,
  input  [10:0] io_write_bits_data_clients,
  input  [17:0] io_write_bits_data_tag,
  input         io_read_valid,
  input  [3:0]  io_read_bits_set,
  input  [17:0] io_read_bits_tag,
  output        io_write_ready,
                io_result_bits_dirty,
  output [1:0]  io_result_bits_state,
  output [10:0] io_result_bits_clients,
  output [17:0] io_result_bits_tag,
  output        io_result_bits_hit,
  output [5:0]  io_result_bits_way,
  output        io_ready
);

  wire          cc_dir_MPORT_mask_63;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_62;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_61;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_60;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_59;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_58;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_57;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_56;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_55;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_54;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_53;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_52;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_51;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_50;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_49;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_48;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_47;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_46;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_45;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_44;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_43;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_42;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_41;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_40;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_39;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_38;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_37;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_36;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_35;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_34;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_33;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_32;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_31;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_30;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_29;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_28;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_27;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_26;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_25;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_24;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_23;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_22;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_21;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_20;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_19;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_18;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_17;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_16;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_15;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_14;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_13;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_12;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_11;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_10;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_9;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_8;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_7;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_6;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_5;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_4;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_3;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_2;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_1;	// @[Directory.scala:100:65]
  wire          cc_dir_MPORT_mask_0;	// @[Directory.scala:100:65]
  wire [31:0]   _WIRE_63;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_62;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_61;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_60;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_59;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_58;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_57;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_56;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_55;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_54;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_53;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_52;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_51;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_50;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_49;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_48;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_47;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_46;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_45;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_44;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_43;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_42;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_41;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_40;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_39;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_38;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_37;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_36;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_35;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_34;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_33;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_32;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_31;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_30;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_29;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_28;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_27;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_26;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_25;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_24;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_23;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_22;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_21;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_20;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_19;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_18;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_17;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_16;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_15;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_14;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_13;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_12;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_11;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_10;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_9;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_8;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_7;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_6;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_5;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_4;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_3;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_2;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_1;	// @[Directory.scala:99:44]
  wire [31:0]   _WIRE_0;	// @[Directory.scala:99:44]
  wire [3:0]    cc_dir_MPORT_addr;	// @[Directory.scala:98:10]
  wire          cc_dir_MPORT_en;	// @[Directory.scala:96:14]
  wire          _victimLFSR_prng_io_out_0;	// @[PRNG.scala:91:22]
  wire          _victimLFSR_prng_io_out_1;	// @[PRNG.scala:91:22]
  wire          _victimLFSR_prng_io_out_2;	// @[PRNG.scala:91:22]
  wire          _victimLFSR_prng_io_out_3;	// @[PRNG.scala:91:22]
  wire          _victimLFSR_prng_io_out_4;	// @[PRNG.scala:91:22]
  wire          _victimLFSR_prng_io_out_5;	// @[PRNG.scala:91:22]
  wire          _victimLFSR_prng_io_out_6;	// @[PRNG.scala:91:22]
  wire          _victimLFSR_prng_io_out_7;	// @[PRNG.scala:91:22]
  wire          _victimLFSR_prng_io_out_8;	// @[PRNG.scala:91:22]
  wire          _victimLFSR_prng_io_out_9;	// @[PRNG.scala:91:22]
  wire          _victimLFSR_prng_io_out_10;	// @[PRNG.scala:91:22]
  wire          _victimLFSR_prng_io_out_11;	// @[PRNG.scala:91:22]
  wire          _victimLFSR_prng_io_out_12;	// @[PRNG.scala:91:22]
  wire          _victimLFSR_prng_io_out_13;	// @[PRNG.scala:91:22]
  wire          _victimLFSR_prng_io_out_14;	// @[PRNG.scala:91:22]
  wire          _victimLFSR_prng_io_out_15;	// @[PRNG.scala:91:22]
  wire          _write_io_deq_valid;	// @[Decoupled.scala:375:21]
  wire [3:0]    _write_io_deq_bits_set;	// @[Decoupled.scala:375:21]
  wire [5:0]    _write_io_deq_bits_way;	// @[Decoupled.scala:375:21]
  wire          _write_io_deq_bits_data_dirty;	// @[Decoupled.scala:375:21]
  wire [1:0]    _write_io_deq_bits_data_state;	// @[Decoupled.scala:375:21]
  wire [10:0]   _write_io_deq_bits_data_clients;	// @[Decoupled.scala:375:21]
  wire [17:0]   _write_io_deq_bits_data_tag;	// @[Decoupled.scala:375:21]
  wire [2047:0] _cc_dir_RW0_rdata;	// @[DescribedSRAM.scala:17:26]
  reg  [4:0]    wipeCount;	// @[Directory.scala:79:26]
  reg           wipeOff;	// @[Directory.scala:80:24]
  assign cc_dir_MPORT_en = ~io_read_valid & (~(wipeCount[4]) & ~wipeOff | _write_io_deq_valid);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :80:24, :81:27, :85:{9,22}, :86:23, :90:{24,37}, :96:14]
  assign cc_dir_MPORT_addr = wipeCount[4] ? _write_io_deq_bits_set : wipeCount[3:0];	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :82:26, :98:10]
  assign _WIRE_0 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_1 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_2 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_3 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_4 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_5 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_6 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_7 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_8 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_9 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_10 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_11 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_12 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_13 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_14 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_15 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_16 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_17 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_18 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_19 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_20 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_21 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_22 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_23 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_24 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_25 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_26 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_27 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_28 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_29 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_30 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_31 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_32 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_33 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_34 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_35 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_36 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_37 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_38 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_39 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_40 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_41 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_42 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_43 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_44 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_45 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_46 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_47 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_48 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_49 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_50 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_51 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_52 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_53 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_54 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_55 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_56 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_57 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_58 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_59 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_60 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_61 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_62 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign _WIRE_63 = wipeCount[4] ? {_write_io_deq_bits_data_dirty, _write_io_deq_bits_data_state, _write_io_deq_bits_data_clients, _write_io_deq_bits_data_tag} : 32'h0;	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :99:{44,71}]
  assign cc_dir_MPORT_mask_0 = _write_io_deq_bits_way == 6'h0 | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :123:42]
  assign cc_dir_MPORT_mask_1 = _write_io_deq_bits_way == 6'h1 | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:{9,57}, :100:{51,65}]
  assign cc_dir_MPORT_mask_2 = _write_io_deq_bits_way == 6'h2 | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_3 = _write_io_deq_bits_way == 6'h3 | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_4 = _write_io_deq_bits_way == 6'h4 | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_5 = _write_io_deq_bits_way == 6'h5 | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_6 = _write_io_deq_bits_way == 6'h6 | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_7 = _write_io_deq_bits_way == 6'h7 | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_8 = _write_io_deq_bits_way == 6'h8 | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_9 = _write_io_deq_bits_way == 6'h9 | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_10 = _write_io_deq_bits_way == 6'hA | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_11 = _write_io_deq_bits_way == 6'hB | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_12 = _write_io_deq_bits_way == 6'hC | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_13 = _write_io_deq_bits_way == 6'hD | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_14 = _write_io_deq_bits_way == 6'hE | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_15 = _write_io_deq_bits_way == 6'hF | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_16 = _write_io_deq_bits_way == 6'h10 | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_17 = _write_io_deq_bits_way == 6'h11 | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_18 = _write_io_deq_bits_way == 6'h12 | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_19 = _write_io_deq_bits_way == 6'h13 | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_20 = _write_io_deq_bits_way == 6'h14 | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_21 = _write_io_deq_bits_way == 6'h15 | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_22 = _write_io_deq_bits_way == 6'h16 | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_23 = _write_io_deq_bits_way == 6'h17 | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_24 = _write_io_deq_bits_way == 6'h18 | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_25 = _write_io_deq_bits_way == 6'h19 | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_26 = _write_io_deq_bits_way == 6'h1A | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_27 = _write_io_deq_bits_way == 6'h1B | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_28 = _write_io_deq_bits_way == 6'h1C | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_29 = _write_io_deq_bits_way == 6'h1D | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_30 = _write_io_deq_bits_way == 6'h1E | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_31 = _write_io_deq_bits_way == 6'h1F | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_32 = _write_io_deq_bits_way == 6'h20 | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :117:43]
  assign cc_dir_MPORT_mask_33 = _write_io_deq_bits_way == 6'h21 | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_34 = _write_io_deq_bits_way == 6'h22 | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_35 = _write_io_deq_bits_way == 6'h23 | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_36 = _write_io_deq_bits_way == 6'h24 | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_37 = _write_io_deq_bits_way == 6'h25 | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_38 = _write_io_deq_bits_way == 6'h26 | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_39 = _write_io_deq_bits_way == 6'h27 | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_40 = _write_io_deq_bits_way == 6'h28 | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_41 = _write_io_deq_bits_way == 6'h29 | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_42 = _write_io_deq_bits_way == 6'h2A | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_43 = _write_io_deq_bits_way == 6'h2B | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_44 = _write_io_deq_bits_way == 6'h2C | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_45 = _write_io_deq_bits_way == 6'h2D | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_46 = _write_io_deq_bits_way == 6'h2E | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_47 = _write_io_deq_bits_way == 6'h2F | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_48 = _write_io_deq_bits_way == 6'h30 | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :117:43]
  assign cc_dir_MPORT_mask_49 = _write_io_deq_bits_way == 6'h31 | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_50 = _write_io_deq_bits_way == 6'h32 | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_51 = _write_io_deq_bits_way == 6'h33 | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_52 = _write_io_deq_bits_way == 6'h34 | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_53 = _write_io_deq_bits_way == 6'h35 | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_54 = _write_io_deq_bits_way == 6'h36 | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_55 = _write_io_deq_bits_way == 6'h37 | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_56 = _write_io_deq_bits_way == 6'h38 | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_57 = _write_io_deq_bits_way == 6'h39 | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_58 = _write_io_deq_bits_way == 6'h3A | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_59 = _write_io_deq_bits_way == 6'h3B | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_60 = _write_io_deq_bits_way == 6'h3C | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_61 = _write_io_deq_bits_way == 6'h3D | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_62 = _write_io_deq_bits_way == 6'h3E | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}, :131:63]
  assign cc_dir_MPORT_mask_63 = (&_write_io_deq_bits_way) | ~(wipeCount[4]);	// @[Decoupled.scala:375:21, Directory.scala:79:26, :81:27, :85:9, :100:{51,65}]
  reg           ren1;	// @[Directory.scala:103:21]
  reg  [17:0]   tag;	// @[Reg.scala:19:16]
  reg  [3:0]    set;	// @[Reg.scala:19:16]
  wire [9:0]    victimLFSR = {_victimLFSR_prng_io_out_9, _victimLFSR_prng_io_out_8, _victimLFSR_prng_io_out_7, _victimLFSR_prng_io_out_6, _victimLFSR_prng_io_out_5, _victimLFSR_prng_io_out_4, _victimLFSR_prng_io_out_3, _victimLFSR_prng_io_out_2, _victimLFSR_prng_io_out_1, _victimLFSR_prng_io_out_0};	// @[Directory.scala:115:63, PRNG.scala:91:22]
  wire [5:0]    _GEN = {_victimLFSR_prng_io_out_9, _victimLFSR_prng_io_out_8, _victimLFSR_prng_io_out_7, _victimLFSR_prng_io_out_6, _victimLFSR_prng_io_out_5, _victimLFSR_prng_io_out_4};	// @[Directory.scala:117:43, PRNG.scala:91:22]
  wire [4:0]    _GEN_0 = {_victimLFSR_prng_io_out_9, _victimLFSR_prng_io_out_8, _victimLFSR_prng_io_out_7, _victimLFSR_prng_io_out_6, _victimLFSR_prng_io_out_5};	// @[Directory.scala:117:43, PRNG.scala:91:22]
  wire          _victimLTE_T_3 = victimLFSR > 10'h2F;	// @[Directory.scala:115:63, :117:43]
  wire [3:0]    _GEN_1 = {_victimLFSR_prng_io_out_9, _victimLFSR_prng_io_out_8, _victimLFSR_prng_io_out_7, _victimLFSR_prng_io_out_6};	// @[Directory.scala:117:43, PRNG.scala:91:22]
  wire          _victimLTE_T_5 = victimLFSR > 10'h4F;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_6 = victimLFSR > 10'h5F;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_7 = victimLFSR > 10'h6F;	// @[Directory.scala:115:63, :117:43]
  wire [2:0]    _GEN_2 = {_victimLFSR_prng_io_out_9, _victimLFSR_prng_io_out_8, _victimLFSR_prng_io_out_7};	// @[Directory.scala:117:43, PRNG.scala:91:22]
  wire          _victimLTE_T_9 = victimLFSR > 10'h8F;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_10 = victimLFSR > 10'h9F;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_11 = victimLFSR > 10'hAF;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_12 = victimLFSR > 10'hBF;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_13 = victimLFSR > 10'hCF;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_14 = victimLFSR > 10'hDF;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_15 = victimLFSR > 10'hEF;	// @[Directory.scala:115:63, :117:43]
  wire [1:0]    _GEN_3 = {_victimLFSR_prng_io_out_9, _victimLFSR_prng_io_out_8};	// @[Directory.scala:117:43, PRNG.scala:91:22]
  wire          _victimLTE_T_17 = victimLFSR > 10'h10F;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_18 = victimLFSR > 10'h11F;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_19 = victimLFSR > 10'h12F;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_20 = victimLFSR > 10'h13F;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_21 = victimLFSR > 10'h14F;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_22 = victimLFSR > 10'h15F;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_23 = victimLFSR > 10'h16F;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_24 = victimLFSR > 10'h17F;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_25 = victimLFSR > 10'h18F;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_26 = victimLFSR > 10'h19F;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_27 = victimLFSR > 10'h1AF;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_28 = victimLFSR > 10'h1BF;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_29 = victimLFSR > 10'h1CF;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_30 = victimLFSR > 10'h1DF;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_31 = victimLFSR > 10'h1EF;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_33 = victimLFSR > 10'h20F;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_34 = victimLFSR > 10'h21F;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_35 = victimLFSR > 10'h22F;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_36 = victimLFSR > 10'h23F;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_37 = victimLFSR > 10'h24F;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_38 = victimLFSR > 10'h25F;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_39 = victimLFSR > 10'h26F;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_40 = victimLFSR > 10'h27F;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_41 = victimLFSR > 10'h28F;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_42 = victimLFSR > 10'h29F;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_43 = victimLFSR > 10'h2AF;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_44 = victimLFSR > 10'h2BF;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_45 = victimLFSR > 10'h2CF;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_46 = victimLFSR > 10'h2DF;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_47 = victimLFSR > 10'h2EF;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_48 = victimLFSR > 10'h2FF;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_49 = victimLFSR > 10'h30F;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_50 = victimLFSR > 10'h31F;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_51 = victimLFSR > 10'h32F;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_52 = victimLFSR > 10'h33F;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_53 = victimLFSR > 10'h34F;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_54 = victimLFSR > 10'h35F;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_55 = victimLFSR > 10'h36F;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_56 = victimLFSR > 10'h37F;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_57 = victimLFSR > 10'h38F;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_58 = victimLFSR > 10'h39F;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_59 = victimLFSR > 10'h3AF;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_60 = victimLFSR > 10'h3BF;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_61 = victimLFSR > 10'h3CF;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_62 = victimLFSR > 10'h3DF;	// @[Directory.scala:115:63, :117:43]
  wire          _victimLTE_T_63 = victimLFSR > 10'h3EF;	// @[Directory.scala:115:63, :117:43]
  wire [63:0]   victimWayOH =
    {_victimLTE_T_63, _victimLTE_T_62, _victimLTE_T_61, _victimLTE_T_60, _victimLTE_T_59, _victimLTE_T_58, _victimLTE_T_57, _victimLTE_T_56, _victimLTE_T_55, _victimLTE_T_54, _victimLTE_T_53, _victimLTE_T_52, _victimLTE_T_51, _victimLTE_T_50, _victimLTE_T_49, _victimLTE_T_48, _victimLTE_T_47, _victimLTE_T_46, _victimLTE_T_45, _victimLTE_T_44, _victimLTE_T_43, _victimLTE_T_42, _victimLTE_T_41, _victimLTE_T_40, _victimLTE_T_39, _victimLTE_T_38, _victimLTE_T_37, _victimLTE_T_36, _victimLTE_T_35, _victimLTE_T_34, _victimLTE_T_33, _victimLFSR_prng_io_out_9, _victimLTE_T_31, _victimLTE_T_30, _victimLTE_T_29, _victimLTE_T_28, _victimLTE_T_27, _victimLTE_T_26, _victimLTE_T_25, _victimLTE_T_24, _victimLTE_T_23, _victimLTE_T_22, _victimLTE_T_21, _victimLTE_T_20, _victimLTE_T_19, _victimLTE_T_18, _victimLTE_T_17, |_GEN_3, _victimLTE_T_15, _victimLTE_T_14, _victimLTE_T_13, _victimLTE_T_12, _victimLTE_T_11, _victimLTE_T_10, _victimLTE_T_9, |_GEN_2, _victimLTE_T_7, _victimLTE_T_6, _victimLTE_T_5, |_GEN_1, _victimLTE_T_3, |_GEN_0, |_GEN, 1'h1}
    & {1'h1, ~_victimLTE_T_63, ~_victimLTE_T_62, ~_victimLTE_T_61, ~_victimLTE_T_60, ~_victimLTE_T_59, ~_victimLTE_T_58, ~_victimLTE_T_57, ~_victimLTE_T_56, ~_victimLTE_T_55, ~_victimLTE_T_54, ~_victimLTE_T_53, ~_victimLTE_T_52, ~_victimLTE_T_51, ~_victimLTE_T_50, ~_victimLTE_T_49, ~_victimLTE_T_48, ~_victimLTE_T_47, ~_victimLTE_T_46, ~_victimLTE_T_45, ~_victimLTE_T_44, ~_victimLTE_T_43, ~_victimLTE_T_42, ~_victimLTE_T_41, ~_victimLTE_T_40, ~_victimLTE_T_39, ~_victimLTE_T_38, ~_victimLTE_T_37, ~_victimLTE_T_36, ~_victimLTE_T_35, ~_victimLTE_T_34, ~_victimLTE_T_33, ~_victimLFSR_prng_io_out_9, ~_victimLTE_T_31, ~_victimLTE_T_30, ~_victimLTE_T_29, ~_victimLTE_T_28, ~_victimLTE_T_27, ~_victimLTE_T_26, ~_victimLTE_T_25, ~_victimLTE_T_24, ~_victimLTE_T_23, ~_victimLTE_T_22, ~_victimLTE_T_21, ~_victimLTE_T_20, ~_victimLTE_T_19, ~_victimLTE_T_18, ~_victimLTE_T_17, ~(|_GEN_3), ~_victimLTE_T_15, ~_victimLTE_T_14, ~_victimLTE_T_13, ~_victimLTE_T_12, ~_victimLTE_T_11, ~_victimLTE_T_10, ~_victimLTE_T_9, ~(|_GEN_2), ~_victimLTE_T_7, ~_victimLTE_T_6, ~_victimLTE_T_5, ~(|_GEN_1), ~_victimLTE_T_3, ~(|_GEN_0), ~(|_GEN)};	// @[Directory.scala:117:43, :119:{31,55,57,70}, PRNG.scala:91:22]
  wire [30:0]   _GEN_4 = victimWayOH[63:33] | victimWayOH[31:1];	// @[Directory.scala:119:55, OneHot.scala:30:18, :31:18, :32:28]
  wire [14:0]   _GEN_5 = _GEN_4[30:16] | _GEN_4[14:0];	// @[OneHot.scala:30:18, :31:18, :32:28]
  wire [6:0]    _GEN_6 = _GEN_5[14:8] | _GEN_5[6:0];	// @[OneHot.scala:30:18, :31:18, :32:28]
  wire [2:0]    _GEN_7 = _GEN_6[6:4] | _GEN_6[2:0];	// @[OneHot.scala:30:18, :31:18, :32:28]
  wire [5:0]    victimWay = {|(victimWayOH[63:32]), |(_GEN_4[30:15]), |(_GEN_5[14:7]), |(_GEN_6[6:3]), |(_GEN_7[2:1]), _GEN_7[2] | _GEN_7[0]};	// @[Cat.scala:33:92, Directory.scala:119:55, OneHot.scala:30:18, :31:18, :32:{14,28}]
  wire          setQuash = _write_io_deq_valid & _write_io_deq_bits_set == set;	// @[Decoupled.scala:375:21, Directory.scala:125:{31,45}, Reg.scala:19:16]
  wire          tagMatch = _write_io_deq_bits_data_tag == tag;	// @[Decoupled.scala:375:21, Directory.scala:126:34, Reg.scala:19:16]
  wire          _hits_T_6 = _cc_dir_RW0_rdata[17:0] == tag & (|(_cc_dir_RW0_rdata[30:29])) & (~setQuash | (|_write_io_deq_bits_way));	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_13 = _cc_dir_RW0_rdata[49:32] == tag & (|(_cc_dir_RW0_rdata[62:61])) & (~setQuash | _write_io_deq_bits_way != 6'h1);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:85:57, :125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_20 = _cc_dir_RW0_rdata[81:64] == tag & (|(_cc_dir_RW0_rdata[94:93])) & (~setQuash | _write_io_deq_bits_way != 6'h2);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_27 = _cc_dir_RW0_rdata[113:96] == tag & (|(_cc_dir_RW0_rdata[126:125])) & (~setQuash | _write_io_deq_bits_way != 6'h3);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_34 = _cc_dir_RW0_rdata[145:128] == tag & (|(_cc_dir_RW0_rdata[158:157])) & (~setQuash | _write_io_deq_bits_way != 6'h4);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_41 = _cc_dir_RW0_rdata[177:160] == tag & (|(_cc_dir_RW0_rdata[190:189])) & (~setQuash | _write_io_deq_bits_way != 6'h5);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_48 = _cc_dir_RW0_rdata[209:192] == tag & (|(_cc_dir_RW0_rdata[222:221])) & (~setQuash | _write_io_deq_bits_way != 6'h6);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_55 = _cc_dir_RW0_rdata[241:224] == tag & (|(_cc_dir_RW0_rdata[254:253])) & (~setQuash | _write_io_deq_bits_way != 6'h7);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_62 = _cc_dir_RW0_rdata[273:256] == tag & (|(_cc_dir_RW0_rdata[286:285])) & (~setQuash | _write_io_deq_bits_way != 6'h8);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_69 = _cc_dir_RW0_rdata[305:288] == tag & (|(_cc_dir_RW0_rdata[318:317])) & (~setQuash | _write_io_deq_bits_way != 6'h9);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_76 = _cc_dir_RW0_rdata[337:320] == tag & (|(_cc_dir_RW0_rdata[350:349])) & (~setQuash | _write_io_deq_bits_way != 6'hA);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_83 = _cc_dir_RW0_rdata[369:352] == tag & (|(_cc_dir_RW0_rdata[382:381])) & (~setQuash | _write_io_deq_bits_way != 6'hB);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_90 = _cc_dir_RW0_rdata[401:384] == tag & (|(_cc_dir_RW0_rdata[414:413])) & (~setQuash | _write_io_deq_bits_way != 6'hC);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_97 = _cc_dir_RW0_rdata[433:416] == tag & (|(_cc_dir_RW0_rdata[446:445])) & (~setQuash | _write_io_deq_bits_way != 6'hD);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_104 = _cc_dir_RW0_rdata[465:448] == tag & (|(_cc_dir_RW0_rdata[478:477])) & (~setQuash | _write_io_deq_bits_way != 6'hE);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_111 = _cc_dir_RW0_rdata[497:480] == tag & (|(_cc_dir_RW0_rdata[510:509])) & (~setQuash | _write_io_deq_bits_way != 6'hF);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_118 = _cc_dir_RW0_rdata[529:512] == tag & (|(_cc_dir_RW0_rdata[542:541])) & (~setQuash | _write_io_deq_bits_way != 6'h10);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_125 = _cc_dir_RW0_rdata[561:544] == tag & (|(_cc_dir_RW0_rdata[574:573])) & (~setQuash | _write_io_deq_bits_way != 6'h11);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_132 = _cc_dir_RW0_rdata[593:576] == tag & (|(_cc_dir_RW0_rdata[606:605])) & (~setQuash | _write_io_deq_bits_way != 6'h12);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_139 = _cc_dir_RW0_rdata[625:608] == tag & (|(_cc_dir_RW0_rdata[638:637])) & (~setQuash | _write_io_deq_bits_way != 6'h13);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_146 = _cc_dir_RW0_rdata[657:640] == tag & (|(_cc_dir_RW0_rdata[670:669])) & (~setQuash | _write_io_deq_bits_way != 6'h14);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_153 = _cc_dir_RW0_rdata[689:672] == tag & (|(_cc_dir_RW0_rdata[702:701])) & (~setQuash | _write_io_deq_bits_way != 6'h15);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_160 = _cc_dir_RW0_rdata[721:704] == tag & (|(_cc_dir_RW0_rdata[734:733])) & (~setQuash | _write_io_deq_bits_way != 6'h16);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_167 = _cc_dir_RW0_rdata[753:736] == tag & (|(_cc_dir_RW0_rdata[766:765])) & (~setQuash | _write_io_deq_bits_way != 6'h17);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_174 = _cc_dir_RW0_rdata[785:768] == tag & (|(_cc_dir_RW0_rdata[798:797])) & (~setQuash | _write_io_deq_bits_way != 6'h18);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_181 = _cc_dir_RW0_rdata[817:800] == tag & (|(_cc_dir_RW0_rdata[830:829])) & (~setQuash | _write_io_deq_bits_way != 6'h19);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_188 = _cc_dir_RW0_rdata[849:832] == tag & (|(_cc_dir_RW0_rdata[862:861])) & (~setQuash | _write_io_deq_bits_way != 6'h1A);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_195 = _cc_dir_RW0_rdata[881:864] == tag & (|(_cc_dir_RW0_rdata[894:893])) & (~setQuash | _write_io_deq_bits_way != 6'h1B);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_202 = _cc_dir_RW0_rdata[913:896] == tag & (|(_cc_dir_RW0_rdata[926:925])) & (~setQuash | _write_io_deq_bits_way != 6'h1C);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_209 = _cc_dir_RW0_rdata[945:928] == tag & (|(_cc_dir_RW0_rdata[958:957])) & (~setQuash | _write_io_deq_bits_way != 6'h1D);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_216 = _cc_dir_RW0_rdata[977:960] == tag & (|(_cc_dir_RW0_rdata[990:989])) & (~setQuash | _write_io_deq_bits_way != 6'h1E);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_223 = _cc_dir_RW0_rdata[1009:992] == tag & (|(_cc_dir_RW0_rdata[1022:1021])) & (~setQuash | _write_io_deq_bits_way != 6'h1F);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_230 = _cc_dir_RW0_rdata[1041:1024] == tag & (|(_cc_dir_RW0_rdata[1054:1053])) & (~setQuash | _write_io_deq_bits_way != 6'h20);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:117:43, :125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_237 = _cc_dir_RW0_rdata[1073:1056] == tag & (|(_cc_dir_RW0_rdata[1086:1085])) & (~setQuash | _write_io_deq_bits_way != 6'h21);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_244 = _cc_dir_RW0_rdata[1105:1088] == tag & (|(_cc_dir_RW0_rdata[1118:1117])) & (~setQuash | _write_io_deq_bits_way != 6'h22);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_251 = _cc_dir_RW0_rdata[1137:1120] == tag & (|(_cc_dir_RW0_rdata[1150:1149])) & (~setQuash | _write_io_deq_bits_way != 6'h23);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_258 = _cc_dir_RW0_rdata[1169:1152] == tag & (|(_cc_dir_RW0_rdata[1182:1181])) & (~setQuash | _write_io_deq_bits_way != 6'h24);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_265 = _cc_dir_RW0_rdata[1201:1184] == tag & (|(_cc_dir_RW0_rdata[1214:1213])) & (~setQuash | _write_io_deq_bits_way != 6'h25);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_272 = _cc_dir_RW0_rdata[1233:1216] == tag & (|(_cc_dir_RW0_rdata[1246:1245])) & (~setQuash | _write_io_deq_bits_way != 6'h26);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_279 = _cc_dir_RW0_rdata[1265:1248] == tag & (|(_cc_dir_RW0_rdata[1278:1277])) & (~setQuash | _write_io_deq_bits_way != 6'h27);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_286 = _cc_dir_RW0_rdata[1297:1280] == tag & (|(_cc_dir_RW0_rdata[1310:1309])) & (~setQuash | _write_io_deq_bits_way != 6'h28);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_293 = _cc_dir_RW0_rdata[1329:1312] == tag & (|(_cc_dir_RW0_rdata[1342:1341])) & (~setQuash | _write_io_deq_bits_way != 6'h29);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_300 = _cc_dir_RW0_rdata[1361:1344] == tag & (|(_cc_dir_RW0_rdata[1374:1373])) & (~setQuash | _write_io_deq_bits_way != 6'h2A);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_307 = _cc_dir_RW0_rdata[1393:1376] == tag & (|(_cc_dir_RW0_rdata[1406:1405])) & (~setQuash | _write_io_deq_bits_way != 6'h2B);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_314 = _cc_dir_RW0_rdata[1425:1408] == tag & (|(_cc_dir_RW0_rdata[1438:1437])) & (~setQuash | _write_io_deq_bits_way != 6'h2C);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_321 = _cc_dir_RW0_rdata[1457:1440] == tag & (|(_cc_dir_RW0_rdata[1470:1469])) & (~setQuash | _write_io_deq_bits_way != 6'h2D);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_328 = _cc_dir_RW0_rdata[1489:1472] == tag & (|(_cc_dir_RW0_rdata[1502:1501])) & (~setQuash | _write_io_deq_bits_way != 6'h2E);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_335 = _cc_dir_RW0_rdata[1521:1504] == tag & (|(_cc_dir_RW0_rdata[1534:1533])) & (~setQuash | _write_io_deq_bits_way != 6'h2F);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_342 = _cc_dir_RW0_rdata[1553:1536] == tag & (|(_cc_dir_RW0_rdata[1566:1565])) & (~setQuash | _write_io_deq_bits_way != 6'h30);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:117:43, :125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_349 = _cc_dir_RW0_rdata[1585:1568] == tag & (|(_cc_dir_RW0_rdata[1598:1597])) & (~setQuash | _write_io_deq_bits_way != 6'h31);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_356 = _cc_dir_RW0_rdata[1617:1600] == tag & (|(_cc_dir_RW0_rdata[1630:1629])) & (~setQuash | _write_io_deq_bits_way != 6'h32);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_363 = _cc_dir_RW0_rdata[1649:1632] == tag & (|(_cc_dir_RW0_rdata[1662:1661])) & (~setQuash | _write_io_deq_bits_way != 6'h33);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_370 = _cc_dir_RW0_rdata[1681:1664] == tag & (|(_cc_dir_RW0_rdata[1694:1693])) & (~setQuash | _write_io_deq_bits_way != 6'h34);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_377 = _cc_dir_RW0_rdata[1713:1696] == tag & (|(_cc_dir_RW0_rdata[1726:1725])) & (~setQuash | _write_io_deq_bits_way != 6'h35);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_384 = _cc_dir_RW0_rdata[1745:1728] == tag & (|(_cc_dir_RW0_rdata[1758:1757])) & (~setQuash | _write_io_deq_bits_way != 6'h36);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_391 = _cc_dir_RW0_rdata[1777:1760] == tag & (|(_cc_dir_RW0_rdata[1790:1789])) & (~setQuash | _write_io_deq_bits_way != 6'h37);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_398 = _cc_dir_RW0_rdata[1809:1792] == tag & (|(_cc_dir_RW0_rdata[1822:1821])) & (~setQuash | _write_io_deq_bits_way != 6'h38);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_405 = _cc_dir_RW0_rdata[1841:1824] == tag & (|(_cc_dir_RW0_rdata[1854:1853])) & (~setQuash | _write_io_deq_bits_way != 6'h39);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_412 = _cc_dir_RW0_rdata[1873:1856] == tag & (|(_cc_dir_RW0_rdata[1886:1885])) & (~setQuash | _write_io_deq_bits_way != 6'h3A);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_419 = _cc_dir_RW0_rdata[1905:1888] == tag & (|(_cc_dir_RW0_rdata[1918:1917])) & (~setQuash | _write_io_deq_bits_way != 6'h3B);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_426 = _cc_dir_RW0_rdata[1937:1920] == tag & (|(_cc_dir_RW0_rdata[1950:1949])) & (~setQuash | _write_io_deq_bits_way != 6'h3C);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_433 = _cc_dir_RW0_rdata[1969:1952] == tag & (|(_cc_dir_RW0_rdata[1982:1981])) & (~setQuash | _write_io_deq_bits_way != 6'h3D);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_440 = _cc_dir_RW0_rdata[2001:1984] == tag & (|(_cc_dir_RW0_rdata[2014:2013])) & (~setQuash | _write_io_deq_bits_way != 6'h3E);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire          _hits_T_447 = _cc_dir_RW0_rdata[2033:2016] == tag & (|(_cc_dir_RW0_rdata[2046:2045])) & (~setQuash | _write_io_deq_bits_way != 6'h3F);	// @[Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:125:31, :129:40, :131:{11,30,42,46,56,63}, Reg.scala:19:16]
  wire [63:0]   hits = {_hits_T_447, _hits_T_440, _hits_T_433, _hits_T_426, _hits_T_419, _hits_T_412, _hits_T_405, _hits_T_398, _hits_T_391, _hits_T_384, _hits_T_377, _hits_T_370, _hits_T_363, _hits_T_356, _hits_T_349, _hits_T_342, _hits_T_335, _hits_T_328, _hits_T_321, _hits_T_314, _hits_T_307, _hits_T_300, _hits_T_293, _hits_T_286, _hits_T_279, _hits_T_272, _hits_T_265, _hits_T_258, _hits_T_251, _hits_T_244, _hits_T_237, _hits_T_230, _hits_T_223, _hits_T_216, _hits_T_209, _hits_T_202, _hits_T_195, _hits_T_188, _hits_T_181, _hits_T_174, _hits_T_167, _hits_T_160, _hits_T_153, _hits_T_146, _hits_T_139, _hits_T_132, _hits_T_125, _hits_T_118, _hits_T_111, _hits_T_104, _hits_T_97, _hits_T_90, _hits_T_83, _hits_T_76, _hits_T_69, _hits_T_62, _hits_T_55, _hits_T_48, _hits_T_41, _hits_T_34, _hits_T_27, _hits_T_20, _hits_T_13, _hits_T_6};	// @[Cat.scala:33:92, Directory.scala:131:42]
  wire          _view__T_573 = setQuash & (tagMatch | _write_io_deq_bits_way == victimWay);	// @[Cat.scala:33:92, Decoupled.scala:375:21, Directory.scala:125:31, :126:34, :127:29, :136:{105,118}]
  wire          _io_result_bits_way_T_16 = setQuash & tagMatch;	// @[Directory.scala:125:31, :126:34, :137:42]
  wire [30:0]   _GEN_8 = {_hits_T_447, _hits_T_440, _hits_T_433, _hits_T_426, _hits_T_419, _hits_T_412, _hits_T_405, _hits_T_398, _hits_T_391, _hits_T_384, _hits_T_377, _hits_T_370, _hits_T_363, _hits_T_356, _hits_T_349, _hits_T_342, _hits_T_335, _hits_T_328, _hits_T_321, _hits_T_314, _hits_T_307, _hits_T_300, _hits_T_293, _hits_T_286, _hits_T_279, _hits_T_272, _hits_T_265, _hits_T_258, _hits_T_251, _hits_T_244, _hits_T_237} | {_hits_T_223, _hits_T_216, _hits_T_209, _hits_T_202, _hits_T_195, _hits_T_188, _hits_T_181, _hits_T_174, _hits_T_167, _hits_T_160, _hits_T_153, _hits_T_146, _hits_T_139, _hits_T_132, _hits_T_125, _hits_T_118, _hits_T_111, _hits_T_104, _hits_T_97, _hits_T_90, _hits_T_83, _hits_T_76, _hits_T_69, _hits_T_62, _hits_T_55, _hits_T_48, _hits_T_41, _hits_T_34, _hits_T_27, _hits_T_20, _hits_T_13};	// @[Directory.scala:131:42, OneHot.scala:30:18, :31:18, :32:28]
  wire [14:0]   _GEN_9 = _GEN_8[30:16] | _GEN_8[14:0];	// @[OneHot.scala:30:18, :31:18, :32:28]
  wire [6:0]    _GEN_10 = _GEN_9[14:8] | _GEN_9[6:0];	// @[OneHot.scala:30:18, :31:18, :32:28]
  wire [2:0]    _GEN_11 = _GEN_10[6:4] | _GEN_10[2:0];	// @[OneHot.scala:30:18, :31:18, :32:28]
  always @(posedge clock) begin
    if (reset) begin
      wipeCount <= 5'h0;	// @[Directory.scala:79:26]
      wipeOff <= 1'h1;	// @[Directory.scala:80:24]
      ren1 <= 1'h0;	// @[Directory.scala:103:21]
    end
    else begin
      if (wipeCount[4] | wipeOff) begin	// @[Directory.scala:79:26, :80:24, :81:27, :85:{32,44}]
      end
      else	// @[Directory.scala:79:26, :85:{32,44}]
        wipeCount <= wipeCount + 5'h1;	// @[Directory.scala:79:26, :85:57]
      wipeOff <= 1'h0;	// @[Directory.scala:80:24]
      ren1 <= io_read_valid;	// @[Directory.scala:103:21]
    end
    if (io_read_valid) begin
      tag <= io_read_bits_tag;	// @[Reg.scala:19:16]
      set <= io_read_bits_set;	// @[Reg.scala:19:16]
    end
  end // always @(posedge)
  `ifndef SYNTHESIS
    always @(posedge clock) begin	// @[Directory.scala:86:10]
      if (~reset & ~(wipeCount[4] | ~io_read_valid)) begin	// @[Directory.scala:79:26, :81:27, :86:{10,20,23}]
        if (`ASSERT_VERBOSE_COND_)	// @[Directory.scala:86:10]
          $error("Assertion failed\n    at Directory.scala:86 assert (wipeDone || !io.read.valid)\n");	// @[Directory.scala:86:10]
        if (`STOP_COND_)	// @[Directory.scala:86:10]
          $fatal;	// @[Directory.scala:86:10]
      end
      if (~reset & ~(~io_read_valid | wipeCount[4])) begin	// @[Directory.scala:79:26, :81:27, :86:23, :91:{10,26}]
        if (`ASSERT_VERBOSE_COND_)	// @[Directory.scala:91:10]
          $error("Assertion failed\n    at Directory.scala:91 assert (!io.read.valid || wipeDone)\n");	// @[Directory.scala:91:10]
        if (`STOP_COND_)	// @[Directory.scala:91:10]
          $fatal;	// @[Directory.scala:91:10]
      end
      if (~reset
          & ~(~ren1
              | ({_victimLTE_T_63, _victimLTE_T_62, _victimLTE_T_61, _victimLTE_T_60, _victimLTE_T_59, _victimLTE_T_58, _victimLTE_T_57, _victimLTE_T_56, _victimLTE_T_55, _victimLTE_T_54, _victimLTE_T_53, _victimLTE_T_52, _victimLTE_T_51, _victimLTE_T_50, _victimLTE_T_49, _victimLTE_T_48, _victimLTE_T_47, _victimLTE_T_46, _victimLTE_T_45, _victimLTE_T_44, _victimLTE_T_43, _victimLTE_T_42, _victimLTE_T_41, _victimLTE_T_40, _victimLTE_T_39, _victimLTE_T_38, _victimLTE_T_37, _victimLTE_T_36, _victimLTE_T_35, _victimLTE_T_34, _victimLTE_T_33, _victimLFSR_prng_io_out_9, _victimLTE_T_31, _victimLTE_T_30, _victimLTE_T_29, _victimLTE_T_28, _victimLTE_T_27, _victimLTE_T_26, _victimLTE_T_25, _victimLTE_T_24, _victimLTE_T_23, _victimLTE_T_22, _victimLTE_T_21, _victimLTE_T_20, _victimLTE_T_19, _victimLTE_T_18, _victimLTE_T_17, |_GEN_3, _victimLTE_T_15, _victimLTE_T_14, _victimLTE_T_13, _victimLTE_T_12, _victimLTE_T_11, _victimLTE_T_10, _victimLTE_T_9, |_GEN_2, _victimLTE_T_7, _victimLTE_T_6, _victimLTE_T_5, |_GEN_1, _victimLTE_T_3, |_GEN_0}
                 & {~_victimLTE_T_62, ~_victimLTE_T_61, ~_victimLTE_T_60, ~_victimLTE_T_59, ~_victimLTE_T_58, ~_victimLTE_T_57, ~_victimLTE_T_56, ~_victimLTE_T_55, ~_victimLTE_T_54, ~_victimLTE_T_53, ~_victimLTE_T_52, ~_victimLTE_T_51, ~_victimLTE_T_50, ~_victimLTE_T_49, ~_victimLTE_T_48, ~_victimLTE_T_47, ~_victimLTE_T_46, ~_victimLTE_T_45, ~_victimLTE_T_44, ~_victimLTE_T_43, ~_victimLTE_T_42, ~_victimLTE_T_41, ~_victimLTE_T_40, ~_victimLTE_T_39, ~_victimLTE_T_38, ~_victimLTE_T_37, ~_victimLTE_T_36, ~_victimLTE_T_35, ~_victimLTE_T_34, ~_victimLTE_T_33, ~_victimLFSR_prng_io_out_9, ~_victimLTE_T_31, ~_victimLTE_T_30, ~_victimLTE_T_29, ~_victimLTE_T_28, ~_victimLTE_T_27, ~_victimLTE_T_26, ~_victimLTE_T_25, ~_victimLTE_T_24, ~_victimLTE_T_23, ~_victimLTE_T_22, ~_victimLTE_T_21, ~_victimLTE_T_20, ~_victimLTE_T_19, ~_victimLTE_T_18, ~_victimLTE_T_17, ~(|_GEN_3), ~_victimLTE_T_15, ~_victimLTE_T_14, ~_victimLTE_T_13, ~_victimLTE_T_12, ~_victimLTE_T_11, ~_victimLTE_T_10, ~_victimLTE_T_9, ~(|_GEN_2), ~_victimLTE_T_7, ~_victimLTE_T_6, ~_victimLTE_T_5, ~(|_GEN_1), ~_victimLTE_T_3, ~(|_GEN_0), ~(|_GEN)}) == 62'h0)) begin	// @[Cat.scala:33:92, Directory.scala:103:21, :117:43, :119:57, :121:11, :122:{10,17,39,54}, PRNG.scala:91:22]
        if (`ASSERT_VERBOSE_COND_)	// @[Directory.scala:122:10]
          $error("Assertion failed\n    at Directory.scala:122 assert (!ren2 || ((victimSimp >> 1) & ~victimSimp) === 0.U) // monotone\n");	// @[Directory.scala:122:10]
        if (`STOP_COND_)	// @[Directory.scala:122:10]
          $fatal;	// @[Directory.scala:122:10]
      end
      if (~reset
          & ~(~ren1 | {1'h0, {1'h0, {1'h0, {1'h0, {1'h0, {1'h0, victimWayOH[0]} + {1'h0, victimWayOH[1]}} + {1'h0, {1'h0, victimWayOH[2]} + {1'h0, victimWayOH[3]}}} + {1'h0, {1'h0, {1'h0, victimWayOH[4]} + {1'h0, victimWayOH[5]}} + {1'h0, {1'h0, victimWayOH[6]} + {1'h0, victimWayOH[7]}}}} + {1'h0, {1'h0, {1'h0, {1'h0, victimWayOH[8]} + {1'h0, victimWayOH[9]}} + {1'h0, {1'h0, victimWayOH[10]} + {1'h0, victimWayOH[11]}}} + {1'h0, {1'h0, {1'h0, victimWayOH[12]} + {1'h0, victimWayOH[13]}} + {1'h0, {1'h0, victimWayOH[14]} + {1'h0, victimWayOH[15]}}}}} + {1'h0, {1'h0, {1'h0, {1'h0, {1'h0, victimWayOH[16]} + {1'h0, victimWayOH[17]}} + {1'h0, {1'h0, victimWayOH[18]} + {1'h0, victimWayOH[19]}}} + {1'h0, {1'h0, {1'h0, victimWayOH[20]} + {1'h0, victimWayOH[21]}} + {1'h0, {1'h0, victimWayOH[22]} + {1'h0, victimWayOH[23]}}}} + {1'h0, {1'h0, {1'h0, {1'h0, victimWayOH[24]} + {1'h0, victimWayOH[25]}} + {1'h0, {1'h0, victimWayOH[26]} + {1'h0, victimWayOH[27]}}} + {1'h0, {1'h0, {1'h0, victimWayOH[28]} + {1'h0, victimWayOH[29]}} + {1'h0, {1'h0, victimWayOH[30]} + {1'h0, victimWayOH[31]}}}}}}
              + {1'h0, {1'h0, {1'h0, {1'h0, {1'h0, {1'h0, victimWayOH[32]} + {1'h0, victimWayOH[33]}} + {1'h0, {1'h0, victimWayOH[34]} + {1'h0, victimWayOH[35]}}} + {1'h0, {1'h0, {1'h0, victimWayOH[36]} + {1'h0, victimWayOH[37]}} + {1'h0, {1'h0, victimWayOH[38]} + {1'h0, victimWayOH[39]}}}} + {1'h0, {1'h0, {1'h0, {1'h0, victimWayOH[40]} + {1'h0, victimWayOH[41]}} + {1'h0, {1'h0, victimWayOH[42]} + {1'h0, victimWayOH[43]}}} + {1'h0, {1'h0, {1'h0, victimWayOH[44]} + {1'h0, victimWayOH[45]}} + {1'h0, {1'h0, victimWayOH[46]} + {1'h0, victimWayOH[47]}}}}} + {1'h0, {1'h0, {1'h0, {1'h0, {1'h0, victimWayOH[48]} + {1'h0, victimWayOH[49]}} + {1'h0, {1'h0, victimWayOH[50]} + {1'h0, victimWayOH[51]}}} + {1'h0, {1'h0, {1'h0, victimWayOH[52]} + {1'h0, victimWayOH[53]}} + {1'h0, {1'h0, victimWayOH[54]} + {1'h0, victimWayOH[55]}}}} + {1'h0, {1'h0, {1'h0, {1'h0, victimWayOH[56]} + {1'h0, victimWayOH[57]}} + {1'h0, {1'h0, victimWayOH[58]} + {1'h0, victimWayOH[59]}}} + {1'h0, {1'h0, {1'h0, victimWayOH[60]} + {1'h0, victimWayOH[61]}} + {1'h0, {1'h0, victimWayOH[62]} + {1'h0, victimWayOH[63]}}}}}} == 7'h1)) begin	// @[Bitwise.scala:51:90, :53:100, Directory.scala:103:21, :119:55, :121:11, :123:{10,17,42}]
        if (`ASSERT_VERBOSE_COND_)	// @[Directory.scala:123:10]
          $error("Assertion failed\n    at Directory.scala:123 assert (!ren2 || PopCount(victimWayOH) === 1.U)\n");	// @[Directory.scala:123:10]
        if (`STOP_COND_)	// @[Directory.scala:123:10]
          $fatal;	// @[Directory.scala:123:10]
      end
    end // always @(posedge)
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        wipeCount = _RANDOM_0[4:0];	// @[Directory.scala:79:26]
        wipeOff = _RANDOM_0[5];	// @[Directory.scala:79:26, :80:24]
        ren1 = _RANDOM_0[6];	// @[Directory.scala:79:26, :103:21]
        tag = _RANDOM_0[24:7];	// @[Directory.scala:79:26, Reg.scala:19:16]
        set = _RANDOM_0[28:25];	// @[Directory.scala:79:26, Reg.scala:19:16]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  cc_dir cc_dir (	// @[DescribedSRAM.scala:17:26]
    .RW0_addr  (cc_dir_MPORT_en ? cc_dir_MPORT_addr : io_read_bits_set),	// @[DescribedSRAM.scala:17:26, Directory.scala:96:14, :98:10]
    .RW0_en    (io_read_valid | cc_dir_MPORT_en),	// @[DescribedSRAM.scala:17:26, Directory.scala:96:14]
    .RW0_clk   (clock),
    .RW0_wmode (~io_read_valid),	// @[Directory.scala:86:23]
    .RW0_wdata ({_WIRE_63, _WIRE_62, _WIRE_61, _WIRE_60, _WIRE_59, _WIRE_58, _WIRE_57, _WIRE_56, _WIRE_55, _WIRE_54, _WIRE_53, _WIRE_52, _WIRE_51, _WIRE_50, _WIRE_49, _WIRE_48, _WIRE_47, _WIRE_46, _WIRE_45, _WIRE_44, _WIRE_43, _WIRE_42, _WIRE_41, _WIRE_40, _WIRE_39, _WIRE_38, _WIRE_37, _WIRE_36, _WIRE_35, _WIRE_34, _WIRE_33, _WIRE_32, _WIRE_31, _WIRE_30, _WIRE_29, _WIRE_28, _WIRE_27, _WIRE_26, _WIRE_25, _WIRE_24, _WIRE_23, _WIRE_22, _WIRE_21, _WIRE_20, _WIRE_19, _WIRE_18, _WIRE_17, _WIRE_16, _WIRE_15, _WIRE_14, _WIRE_13, _WIRE_12, _WIRE_11, _WIRE_10, _WIRE_9, _WIRE_8, _WIRE_7, _WIRE_6, _WIRE_5, _WIRE_4, _WIRE_3, _WIRE_2, _WIRE_1, _WIRE_0}),	// @[DescribedSRAM.scala:17:26, Directory.scala:99:44]
    .RW0_wmask ({cc_dir_MPORT_mask_63, cc_dir_MPORT_mask_62, cc_dir_MPORT_mask_61, cc_dir_MPORT_mask_60, cc_dir_MPORT_mask_59, cc_dir_MPORT_mask_58, cc_dir_MPORT_mask_57, cc_dir_MPORT_mask_56, cc_dir_MPORT_mask_55, cc_dir_MPORT_mask_54, cc_dir_MPORT_mask_53, cc_dir_MPORT_mask_52, cc_dir_MPORT_mask_51, cc_dir_MPORT_mask_50, cc_dir_MPORT_mask_49, cc_dir_MPORT_mask_48, cc_dir_MPORT_mask_47, cc_dir_MPORT_mask_46, cc_dir_MPORT_mask_45, cc_dir_MPORT_mask_44, cc_dir_MPORT_mask_43, cc_dir_MPORT_mask_42, cc_dir_MPORT_mask_41, cc_dir_MPORT_mask_40, cc_dir_MPORT_mask_39, cc_dir_MPORT_mask_38, cc_dir_MPORT_mask_37, cc_dir_MPORT_mask_36, cc_dir_MPORT_mask_35, cc_dir_MPORT_mask_34, cc_dir_MPORT_mask_33, cc_dir_MPORT_mask_32, cc_dir_MPORT_mask_31, cc_dir_MPORT_mask_30, cc_dir_MPORT_mask_29, cc_dir_MPORT_mask_28, cc_dir_MPORT_mask_27, cc_dir_MPORT_mask_26, cc_dir_MPORT_mask_25, cc_dir_MPORT_mask_24, cc_dir_MPORT_mask_23, cc_dir_MPORT_mask_22, cc_dir_MPORT_mask_21, cc_dir_MPORT_mask_20, cc_dir_MPORT_mask_19, cc_dir_MPORT_mask_18, cc_dir_MPORT_mask_17, cc_dir_MPORT_mask_16, cc_dir_MPORT_mask_15, cc_dir_MPORT_mask_14, cc_dir_MPORT_mask_13, cc_dir_MPORT_mask_12, cc_dir_MPORT_mask_11, cc_dir_MPORT_mask_10, cc_dir_MPORT_mask_9, cc_dir_MPORT_mask_8, cc_dir_MPORT_mask_7, cc_dir_MPORT_mask_6, cc_dir_MPORT_mask_5, cc_dir_MPORT_mask_4, cc_dir_MPORT_mask_3, cc_dir_MPORT_mask_2, cc_dir_MPORT_mask_1, cc_dir_MPORT_mask_0}),	// @[DescribedSRAM.scala:17:26, Directory.scala:100:65]
    .RW0_rdata (_cc_dir_RW0_rdata)
  );
  Queue_61 write (	// @[Decoupled.scala:375:21]
    .clock                    (clock),
    .reset                    (reset),
    .io_enq_valid             (io_write_valid),
    .io_enq_bits_set          (io_write_bits_set),
    .io_enq_bits_way          (io_write_bits_way),
    .io_enq_bits_data_dirty   (io_write_bits_data_dirty),
    .io_enq_bits_data_state   (io_write_bits_data_state),
    .io_enq_bits_data_clients (io_write_bits_data_clients),
    .io_enq_bits_data_tag     (io_write_bits_data_tag),
    .io_deq_ready             (~io_read_valid),	// @[Directory.scala:86:23]
    .io_enq_ready             (io_write_ready),
    .io_deq_valid             (_write_io_deq_valid),
    .io_deq_bits_set          (_write_io_deq_bits_set),
    .io_deq_bits_way          (_write_io_deq_bits_way),
    .io_deq_bits_data_dirty   (_write_io_deq_bits_data_dirty),
    .io_deq_bits_data_state   (_write_io_deq_bits_data_state),
    .io_deq_bits_data_clients (_write_io_deq_bits_data_clients),
    .io_deq_bits_data_tag     (_write_io_deq_bits_data_tag)
  );
  MaxPeriodFibonacciLFSR victimLFSR_prng (	// @[PRNG.scala:91:22]
    .clock        (clock),
    .reset        (reset),
    .io_increment (io_read_valid),
    .io_out_0     (_victimLFSR_prng_io_out_0),
    .io_out_1     (_victimLFSR_prng_io_out_1),
    .io_out_2     (_victimLFSR_prng_io_out_2),
    .io_out_3     (_victimLFSR_prng_io_out_3),
    .io_out_4     (_victimLFSR_prng_io_out_4),
    .io_out_5     (_victimLFSR_prng_io_out_5),
    .io_out_6     (_victimLFSR_prng_io_out_6),
    .io_out_7     (_victimLFSR_prng_io_out_7),
    .io_out_8     (_victimLFSR_prng_io_out_8),
    .io_out_9     (_victimLFSR_prng_io_out_9),
    .io_out_10    (_victimLFSR_prng_io_out_10),
    .io_out_11    (_victimLFSR_prng_io_out_11),
    .io_out_12    (_victimLFSR_prng_io_out_12),
    .io_out_13    (_victimLFSR_prng_io_out_13),
    .io_out_14    (_victimLFSR_prng_io_out_14),
    .io_out_15    (_victimLFSR_prng_io_out_15)
  );
  assign io_result_bits_dirty =
    (|hits)
      ? _hits_T_6 & _cc_dir_RW0_rdata[31] | _hits_T_13 & _cc_dir_RW0_rdata[63] | _hits_T_20 & _cc_dir_RW0_rdata[95] | _hits_T_27 & _cc_dir_RW0_rdata[127] | _hits_T_34 & _cc_dir_RW0_rdata[159] | _hits_T_41 & _cc_dir_RW0_rdata[191] | _hits_T_48 & _cc_dir_RW0_rdata[223] | _hits_T_55 & _cc_dir_RW0_rdata[255] | _hits_T_62 & _cc_dir_RW0_rdata[287] | _hits_T_69 & _cc_dir_RW0_rdata[319] | _hits_T_76 & _cc_dir_RW0_rdata[351] | _hits_T_83 & _cc_dir_RW0_rdata[383] | _hits_T_90 & _cc_dir_RW0_rdata[415] | _hits_T_97 & _cc_dir_RW0_rdata[447] | _hits_T_104 & _cc_dir_RW0_rdata[479] | _hits_T_111 & _cc_dir_RW0_rdata[511] | _hits_T_118 & _cc_dir_RW0_rdata[543] | _hits_T_125 & _cc_dir_RW0_rdata[575] | _hits_T_132 & _cc_dir_RW0_rdata[607] | _hits_T_139 & _cc_dir_RW0_rdata[639] | _hits_T_146 & _cc_dir_RW0_rdata[671] | _hits_T_153 & _cc_dir_RW0_rdata[703] | _hits_T_160 & _cc_dir_RW0_rdata[735] | _hits_T_167 & _cc_dir_RW0_rdata[767] | _hits_T_174 & _cc_dir_RW0_rdata[799] | _hits_T_181 & _cc_dir_RW0_rdata[831] | _hits_T_188 & _cc_dir_RW0_rdata[863] | _hits_T_195 & _cc_dir_RW0_rdata[895] | _hits_T_202 & _cc_dir_RW0_rdata[927] | _hits_T_209 & _cc_dir_RW0_rdata[959] | _hits_T_216 & _cc_dir_RW0_rdata[991] | _hits_T_223 & _cc_dir_RW0_rdata[1023] | _hits_T_230 & _cc_dir_RW0_rdata[1055] | _hits_T_237 & _cc_dir_RW0_rdata[1087] | _hits_T_244 & _cc_dir_RW0_rdata[1119] | _hits_T_251 & _cc_dir_RW0_rdata[1151] | _hits_T_258 & _cc_dir_RW0_rdata[1183] | _hits_T_265 & _cc_dir_RW0_rdata[1215] | _hits_T_272 & _cc_dir_RW0_rdata[1247] | _hits_T_279 & _cc_dir_RW0_rdata[1279] | _hits_T_286 & _cc_dir_RW0_rdata[1311] | _hits_T_293 & _cc_dir_RW0_rdata[1343] | _hits_T_300 & _cc_dir_RW0_rdata[1375] | _hits_T_307 & _cc_dir_RW0_rdata[1407] | _hits_T_314 & _cc_dir_RW0_rdata[1439] | _hits_T_321 & _cc_dir_RW0_rdata[1471] | _hits_T_328 & _cc_dir_RW0_rdata[1503] | _hits_T_335 & _cc_dir_RW0_rdata[1535] | _hits_T_342 & _cc_dir_RW0_rdata[1567] | _hits_T_349 & _cc_dir_RW0_rdata[1599] | _hits_T_356 & _cc_dir_RW0_rdata[1631] | _hits_T_363 & _cc_dir_RW0_rdata[1663]
        | _hits_T_370 & _cc_dir_RW0_rdata[1695] | _hits_T_377 & _cc_dir_RW0_rdata[1727] | _hits_T_384 & _cc_dir_RW0_rdata[1759] | _hits_T_391 & _cc_dir_RW0_rdata[1791] | _hits_T_398 & _cc_dir_RW0_rdata[1823] | _hits_T_405 & _cc_dir_RW0_rdata[1855] | _hits_T_412 & _cc_dir_RW0_rdata[1887] | _hits_T_419 & _cc_dir_RW0_rdata[1919] | _hits_T_426 & _cc_dir_RW0_rdata[1951] | _hits_T_433 & _cc_dir_RW0_rdata[1983] | _hits_T_440 & _cc_dir_RW0_rdata[2015] | _hits_T_447 & _cc_dir_RW0_rdata[2047]
      : _view__T_573
          ? _write_io_deq_bits_data_dirty
          : victimWayOH[0] & _cc_dir_RW0_rdata[31] | victimWayOH[1] & _cc_dir_RW0_rdata[63] | victimWayOH[2] & _cc_dir_RW0_rdata[95] | victimWayOH[3] & _cc_dir_RW0_rdata[127] | victimWayOH[4] & _cc_dir_RW0_rdata[159] | victimWayOH[5] & _cc_dir_RW0_rdata[191] | victimWayOH[6] & _cc_dir_RW0_rdata[223] | victimWayOH[7] & _cc_dir_RW0_rdata[255] | victimWayOH[8] & _cc_dir_RW0_rdata[287] | victimWayOH[9] & _cc_dir_RW0_rdata[319] | victimWayOH[10] & _cc_dir_RW0_rdata[351] | victimWayOH[11] & _cc_dir_RW0_rdata[383] | victimWayOH[12] & _cc_dir_RW0_rdata[415] | victimWayOH[13] & _cc_dir_RW0_rdata[447] | victimWayOH[14] & _cc_dir_RW0_rdata[479] | victimWayOH[15] & _cc_dir_RW0_rdata[511] | victimWayOH[16] & _cc_dir_RW0_rdata[543] | victimWayOH[17] & _cc_dir_RW0_rdata[575] | victimWayOH[18] & _cc_dir_RW0_rdata[607] | victimWayOH[19] & _cc_dir_RW0_rdata[639] | victimWayOH[20] & _cc_dir_RW0_rdata[671] | victimWayOH[21] & _cc_dir_RW0_rdata[703] | victimWayOH[22] & _cc_dir_RW0_rdata[735] | victimWayOH[23] & _cc_dir_RW0_rdata[767] | victimWayOH[24] & _cc_dir_RW0_rdata[799] | victimWayOH[25] & _cc_dir_RW0_rdata[831] | victimWayOH[26] & _cc_dir_RW0_rdata[863] | victimWayOH[27] & _cc_dir_RW0_rdata[895] | victimWayOH[28] & _cc_dir_RW0_rdata[927] | victimWayOH[29] & _cc_dir_RW0_rdata[959] | victimWayOH[30] & _cc_dir_RW0_rdata[991] | victimWayOH[31] & _cc_dir_RW0_rdata[1023] | victimWayOH[32] & _cc_dir_RW0_rdata[1055] | victimWayOH[33] & _cc_dir_RW0_rdata[1087] | victimWayOH[34] & _cc_dir_RW0_rdata[1119] | victimWayOH[35] & _cc_dir_RW0_rdata[1151] | victimWayOH[36] & _cc_dir_RW0_rdata[1183] | victimWayOH[37] & _cc_dir_RW0_rdata[1215] | victimWayOH[38] & _cc_dir_RW0_rdata[1247] | victimWayOH[39] & _cc_dir_RW0_rdata[1279] | victimWayOH[40] & _cc_dir_RW0_rdata[1311] | victimWayOH[41] & _cc_dir_RW0_rdata[1343] | victimWayOH[42] & _cc_dir_RW0_rdata[1375] | victimWayOH[43] & _cc_dir_RW0_rdata[1407] | victimWayOH[44] & _cc_dir_RW0_rdata[1439] | victimWayOH[45] & _cc_dir_RW0_rdata[1471] | victimWayOH[46] & _cc_dir_RW0_rdata[1503]
            | victimWayOH[47] & _cc_dir_RW0_rdata[1535] | victimWayOH[48] & _cc_dir_RW0_rdata[1567] | victimWayOH[49] & _cc_dir_RW0_rdata[1599] | victimWayOH[50] & _cc_dir_RW0_rdata[1631] | victimWayOH[51] & _cc_dir_RW0_rdata[1663] | victimWayOH[52] & _cc_dir_RW0_rdata[1695] | victimWayOH[53] & _cc_dir_RW0_rdata[1727] | victimWayOH[54] & _cc_dir_RW0_rdata[1759] | victimWayOH[55] & _cc_dir_RW0_rdata[1791] | victimWayOH[56] & _cc_dir_RW0_rdata[1823] | victimWayOH[57] & _cc_dir_RW0_rdata[1855] | victimWayOH[58] & _cc_dir_RW0_rdata[1887] | victimWayOH[59] & _cc_dir_RW0_rdata[1919] | victimWayOH[60] & _cc_dir_RW0_rdata[1951] | victimWayOH[61] & _cc_dir_RW0_rdata[1983] | victimWayOH[62] & _cc_dir_RW0_rdata[2015] | victimWayOH[63] & _cc_dir_RW0_rdata[2047];	// @[Bitwise.scala:53:100, Cat.scala:33:92, Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:119:55, :129:40, :131:42, :133:18, :136:{67,95,105}, Mux.scala:27:73]
  assign io_result_bits_state =
    (|hits)
      ? (_hits_T_6 ? _cc_dir_RW0_rdata[30:29] : 2'h0) | (_hits_T_13 ? _cc_dir_RW0_rdata[62:61] : 2'h0) | (_hits_T_20 ? _cc_dir_RW0_rdata[94:93] : 2'h0) | (_hits_T_27 ? _cc_dir_RW0_rdata[126:125] : 2'h0) | (_hits_T_34 ? _cc_dir_RW0_rdata[158:157] : 2'h0) | (_hits_T_41 ? _cc_dir_RW0_rdata[190:189] : 2'h0) | (_hits_T_48 ? _cc_dir_RW0_rdata[222:221] : 2'h0) | (_hits_T_55 ? _cc_dir_RW0_rdata[254:253] : 2'h0) | (_hits_T_62 ? _cc_dir_RW0_rdata[286:285] : 2'h0) | (_hits_T_69 ? _cc_dir_RW0_rdata[318:317] : 2'h0) | (_hits_T_76 ? _cc_dir_RW0_rdata[350:349] : 2'h0) | (_hits_T_83 ? _cc_dir_RW0_rdata[382:381] : 2'h0) | (_hits_T_90 ? _cc_dir_RW0_rdata[414:413] : 2'h0) | (_hits_T_97 ? _cc_dir_RW0_rdata[446:445] : 2'h0) | (_hits_T_104 ? _cc_dir_RW0_rdata[478:477] : 2'h0) | (_hits_T_111 ? _cc_dir_RW0_rdata[510:509] : 2'h0) | (_hits_T_118 ? _cc_dir_RW0_rdata[542:541] : 2'h0) | (_hits_T_125 ? _cc_dir_RW0_rdata[574:573] : 2'h0) | (_hits_T_132 ? _cc_dir_RW0_rdata[606:605] : 2'h0) | (_hits_T_139 ? _cc_dir_RW0_rdata[638:637] : 2'h0) | (_hits_T_146 ? _cc_dir_RW0_rdata[670:669] : 2'h0) | (_hits_T_153 ? _cc_dir_RW0_rdata[702:701] : 2'h0) | (_hits_T_160 ? _cc_dir_RW0_rdata[734:733] : 2'h0) | (_hits_T_167 ? _cc_dir_RW0_rdata[766:765] : 2'h0) | (_hits_T_174 ? _cc_dir_RW0_rdata[798:797] : 2'h0) | (_hits_T_181 ? _cc_dir_RW0_rdata[830:829] : 2'h0) | (_hits_T_188 ? _cc_dir_RW0_rdata[862:861] : 2'h0) | (_hits_T_195 ? _cc_dir_RW0_rdata[894:893] : 2'h0) | (_hits_T_202 ? _cc_dir_RW0_rdata[926:925] : 2'h0) | (_hits_T_209 ? _cc_dir_RW0_rdata[958:957] : 2'h0) | (_hits_T_216 ? _cc_dir_RW0_rdata[990:989] : 2'h0) | (_hits_T_223 ? _cc_dir_RW0_rdata[1022:1021] : 2'h0) | (_hits_T_230 ? _cc_dir_RW0_rdata[1054:1053] : 2'h0) | (_hits_T_237 ? _cc_dir_RW0_rdata[1086:1085] : 2'h0) | (_hits_T_244 ? _cc_dir_RW0_rdata[1118:1117] : 2'h0) | (_hits_T_251 ? _cc_dir_RW0_rdata[1150:1149] : 2'h0) | (_hits_T_258 ? _cc_dir_RW0_rdata[1182:1181] : 2'h0) | (_hits_T_265 ? _cc_dir_RW0_rdata[1214:1213] : 2'h0) | (_hits_T_272 ? _cc_dir_RW0_rdata[1246:1245] : 2'h0)
        | (_hits_T_279 ? _cc_dir_RW0_rdata[1278:1277] : 2'h0) | (_hits_T_286 ? _cc_dir_RW0_rdata[1310:1309] : 2'h0) | (_hits_T_293 ? _cc_dir_RW0_rdata[1342:1341] : 2'h0) | (_hits_T_300 ? _cc_dir_RW0_rdata[1374:1373] : 2'h0) | (_hits_T_307 ? _cc_dir_RW0_rdata[1406:1405] : 2'h0) | (_hits_T_314 ? _cc_dir_RW0_rdata[1438:1437] : 2'h0) | (_hits_T_321 ? _cc_dir_RW0_rdata[1470:1469] : 2'h0) | (_hits_T_328 ? _cc_dir_RW0_rdata[1502:1501] : 2'h0) | (_hits_T_335 ? _cc_dir_RW0_rdata[1534:1533] : 2'h0) | (_hits_T_342 ? _cc_dir_RW0_rdata[1566:1565] : 2'h0) | (_hits_T_349 ? _cc_dir_RW0_rdata[1598:1597] : 2'h0) | (_hits_T_356 ? _cc_dir_RW0_rdata[1630:1629] : 2'h0) | (_hits_T_363 ? _cc_dir_RW0_rdata[1662:1661] : 2'h0) | (_hits_T_370 ? _cc_dir_RW0_rdata[1694:1693] : 2'h0) | (_hits_T_377 ? _cc_dir_RW0_rdata[1726:1725] : 2'h0) | (_hits_T_384 ? _cc_dir_RW0_rdata[1758:1757] : 2'h0) | (_hits_T_391 ? _cc_dir_RW0_rdata[1790:1789] : 2'h0) | (_hits_T_398 ? _cc_dir_RW0_rdata[1822:1821] : 2'h0) | (_hits_T_405 ? _cc_dir_RW0_rdata[1854:1853] : 2'h0) | (_hits_T_412 ? _cc_dir_RW0_rdata[1886:1885] : 2'h0) | (_hits_T_419 ? _cc_dir_RW0_rdata[1918:1917] : 2'h0) | (_hits_T_426 ? _cc_dir_RW0_rdata[1950:1949] : 2'h0) | (_hits_T_433 ? _cc_dir_RW0_rdata[1982:1981] : 2'h0) | (_hits_T_440 ? _cc_dir_RW0_rdata[2014:2013] : 2'h0) | (_hits_T_447 ? _cc_dir_RW0_rdata[2046:2045] : 2'h0)
      : _view__T_573
          ? _write_io_deq_bits_data_state
          : (victimWayOH[0] ? _cc_dir_RW0_rdata[30:29] : 2'h0) | (victimWayOH[1] ? _cc_dir_RW0_rdata[62:61] : 2'h0) | (victimWayOH[2] ? _cc_dir_RW0_rdata[94:93] : 2'h0) | (victimWayOH[3] ? _cc_dir_RW0_rdata[126:125] : 2'h0) | (victimWayOH[4] ? _cc_dir_RW0_rdata[158:157] : 2'h0) | (victimWayOH[5] ? _cc_dir_RW0_rdata[190:189] : 2'h0) | (victimWayOH[6] ? _cc_dir_RW0_rdata[222:221] : 2'h0) | (victimWayOH[7] ? _cc_dir_RW0_rdata[254:253] : 2'h0) | (victimWayOH[8] ? _cc_dir_RW0_rdata[286:285] : 2'h0) | (victimWayOH[9] ? _cc_dir_RW0_rdata[318:317] : 2'h0) | (victimWayOH[10] ? _cc_dir_RW0_rdata[350:349] : 2'h0) | (victimWayOH[11] ? _cc_dir_RW0_rdata[382:381] : 2'h0) | (victimWayOH[12] ? _cc_dir_RW0_rdata[414:413] : 2'h0) | (victimWayOH[13] ? _cc_dir_RW0_rdata[446:445] : 2'h0) | (victimWayOH[14] ? _cc_dir_RW0_rdata[478:477] : 2'h0) | (victimWayOH[15] ? _cc_dir_RW0_rdata[510:509] : 2'h0) | (victimWayOH[16] ? _cc_dir_RW0_rdata[542:541] : 2'h0) | (victimWayOH[17] ? _cc_dir_RW0_rdata[574:573] : 2'h0) | (victimWayOH[18] ? _cc_dir_RW0_rdata[606:605] : 2'h0) | (victimWayOH[19] ? _cc_dir_RW0_rdata[638:637] : 2'h0) | (victimWayOH[20] ? _cc_dir_RW0_rdata[670:669] : 2'h0) | (victimWayOH[21] ? _cc_dir_RW0_rdata[702:701] : 2'h0) | (victimWayOH[22] ? _cc_dir_RW0_rdata[734:733] : 2'h0) | (victimWayOH[23] ? _cc_dir_RW0_rdata[766:765] : 2'h0) | (victimWayOH[24] ? _cc_dir_RW0_rdata[798:797] : 2'h0) | (victimWayOH[25] ? _cc_dir_RW0_rdata[830:829] : 2'h0) | (victimWayOH[26] ? _cc_dir_RW0_rdata[862:861] : 2'h0) | (victimWayOH[27] ? _cc_dir_RW0_rdata[894:893] : 2'h0) | (victimWayOH[28] ? _cc_dir_RW0_rdata[926:925] : 2'h0) | (victimWayOH[29] ? _cc_dir_RW0_rdata[958:957] : 2'h0) | (victimWayOH[30] ? _cc_dir_RW0_rdata[990:989] : 2'h0) | (victimWayOH[31] ? _cc_dir_RW0_rdata[1022:1021] : 2'h0) | (victimWayOH[32] ? _cc_dir_RW0_rdata[1054:1053] : 2'h0) | (victimWayOH[33] ? _cc_dir_RW0_rdata[1086:1085] : 2'h0) | (victimWayOH[34] ? _cc_dir_RW0_rdata[1118:1117] : 2'h0) | (victimWayOH[35] ? _cc_dir_RW0_rdata[1150:1149] : 2'h0)
            | (victimWayOH[36] ? _cc_dir_RW0_rdata[1182:1181] : 2'h0) | (victimWayOH[37] ? _cc_dir_RW0_rdata[1214:1213] : 2'h0) | (victimWayOH[38] ? _cc_dir_RW0_rdata[1246:1245] : 2'h0) | (victimWayOH[39] ? _cc_dir_RW0_rdata[1278:1277] : 2'h0) | (victimWayOH[40] ? _cc_dir_RW0_rdata[1310:1309] : 2'h0) | (victimWayOH[41] ? _cc_dir_RW0_rdata[1342:1341] : 2'h0) | (victimWayOH[42] ? _cc_dir_RW0_rdata[1374:1373] : 2'h0) | (victimWayOH[43] ? _cc_dir_RW0_rdata[1406:1405] : 2'h0) | (victimWayOH[44] ? _cc_dir_RW0_rdata[1438:1437] : 2'h0) | (victimWayOH[45] ? _cc_dir_RW0_rdata[1470:1469] : 2'h0) | (victimWayOH[46] ? _cc_dir_RW0_rdata[1502:1501] : 2'h0) | (victimWayOH[47] ? _cc_dir_RW0_rdata[1534:1533] : 2'h0) | (victimWayOH[48] ? _cc_dir_RW0_rdata[1566:1565] : 2'h0) | (victimWayOH[49] ? _cc_dir_RW0_rdata[1598:1597] : 2'h0) | (victimWayOH[50] ? _cc_dir_RW0_rdata[1630:1629] : 2'h0) | (victimWayOH[51] ? _cc_dir_RW0_rdata[1662:1661] : 2'h0) | (victimWayOH[52] ? _cc_dir_RW0_rdata[1694:1693] : 2'h0) | (victimWayOH[53] ? _cc_dir_RW0_rdata[1726:1725] : 2'h0) | (victimWayOH[54] ? _cc_dir_RW0_rdata[1758:1757] : 2'h0) | (victimWayOH[55] ? _cc_dir_RW0_rdata[1790:1789] : 2'h0) | (victimWayOH[56] ? _cc_dir_RW0_rdata[1822:1821] : 2'h0) | (victimWayOH[57] ? _cc_dir_RW0_rdata[1854:1853] : 2'h0) | (victimWayOH[58] ? _cc_dir_RW0_rdata[1886:1885] : 2'h0) | (victimWayOH[59] ? _cc_dir_RW0_rdata[1918:1917] : 2'h0) | (victimWayOH[60] ? _cc_dir_RW0_rdata[1950:1949] : 2'h0) | (victimWayOH[61] ? _cc_dir_RW0_rdata[1982:1981] : 2'h0) | (victimWayOH[62] ? _cc_dir_RW0_rdata[2014:2013] : 2'h0) | (victimWayOH[63] ? _cc_dir_RW0_rdata[2046:2045] : 2'h0);	// @[Bitwise.scala:53:100, Cat.scala:33:92, Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:119:55, :129:40, :131:{30,42}, :133:18, :136:{67,95,105}, Mux.scala:27:73]
  assign io_result_bits_clients =
    (|hits)
      ? (_hits_T_6 ? _cc_dir_RW0_rdata[28:18] : 11'h0) | (_hits_T_13 ? _cc_dir_RW0_rdata[60:50] : 11'h0) | (_hits_T_20 ? _cc_dir_RW0_rdata[92:82] : 11'h0) | (_hits_T_27 ? _cc_dir_RW0_rdata[124:114] : 11'h0) | (_hits_T_34 ? _cc_dir_RW0_rdata[156:146] : 11'h0) | (_hits_T_41 ? _cc_dir_RW0_rdata[188:178] : 11'h0) | (_hits_T_48 ? _cc_dir_RW0_rdata[220:210] : 11'h0) | (_hits_T_55 ? _cc_dir_RW0_rdata[252:242] : 11'h0) | (_hits_T_62 ? _cc_dir_RW0_rdata[284:274] : 11'h0) | (_hits_T_69 ? _cc_dir_RW0_rdata[316:306] : 11'h0) | (_hits_T_76 ? _cc_dir_RW0_rdata[348:338] : 11'h0) | (_hits_T_83 ? _cc_dir_RW0_rdata[380:370] : 11'h0) | (_hits_T_90 ? _cc_dir_RW0_rdata[412:402] : 11'h0) | (_hits_T_97 ? _cc_dir_RW0_rdata[444:434] : 11'h0) | (_hits_T_104 ? _cc_dir_RW0_rdata[476:466] : 11'h0) | (_hits_T_111 ? _cc_dir_RW0_rdata[508:498] : 11'h0) | (_hits_T_118 ? _cc_dir_RW0_rdata[540:530] : 11'h0) | (_hits_T_125 ? _cc_dir_RW0_rdata[572:562] : 11'h0) | (_hits_T_132 ? _cc_dir_RW0_rdata[604:594] : 11'h0) | (_hits_T_139 ? _cc_dir_RW0_rdata[636:626] : 11'h0) | (_hits_T_146 ? _cc_dir_RW0_rdata[668:658] : 11'h0) | (_hits_T_153 ? _cc_dir_RW0_rdata[700:690] : 11'h0) | (_hits_T_160 ? _cc_dir_RW0_rdata[732:722] : 11'h0) | (_hits_T_167 ? _cc_dir_RW0_rdata[764:754] : 11'h0) | (_hits_T_174 ? _cc_dir_RW0_rdata[796:786] : 11'h0) | (_hits_T_181 ? _cc_dir_RW0_rdata[828:818] : 11'h0) | (_hits_T_188 ? _cc_dir_RW0_rdata[860:850] : 11'h0) | (_hits_T_195 ? _cc_dir_RW0_rdata[892:882] : 11'h0) | (_hits_T_202 ? _cc_dir_RW0_rdata[924:914] : 11'h0) | (_hits_T_209 ? _cc_dir_RW0_rdata[956:946] : 11'h0) | (_hits_T_216 ? _cc_dir_RW0_rdata[988:978] : 11'h0) | (_hits_T_223 ? _cc_dir_RW0_rdata[1020:1010] : 11'h0) | (_hits_T_230 ? _cc_dir_RW0_rdata[1052:1042] : 11'h0) | (_hits_T_237 ? _cc_dir_RW0_rdata[1084:1074] : 11'h0) | (_hits_T_244 ? _cc_dir_RW0_rdata[1116:1106] : 11'h0) | (_hits_T_251 ? _cc_dir_RW0_rdata[1148:1138] : 11'h0) | (_hits_T_258 ? _cc_dir_RW0_rdata[1180:1170] : 11'h0) | (_hits_T_265 ? _cc_dir_RW0_rdata[1212:1202] : 11'h0)
        | (_hits_T_272 ? _cc_dir_RW0_rdata[1244:1234] : 11'h0) | (_hits_T_279 ? _cc_dir_RW0_rdata[1276:1266] : 11'h0) | (_hits_T_286 ? _cc_dir_RW0_rdata[1308:1298] : 11'h0) | (_hits_T_293 ? _cc_dir_RW0_rdata[1340:1330] : 11'h0) | (_hits_T_300 ? _cc_dir_RW0_rdata[1372:1362] : 11'h0) | (_hits_T_307 ? _cc_dir_RW0_rdata[1404:1394] : 11'h0) | (_hits_T_314 ? _cc_dir_RW0_rdata[1436:1426] : 11'h0) | (_hits_T_321 ? _cc_dir_RW0_rdata[1468:1458] : 11'h0) | (_hits_T_328 ? _cc_dir_RW0_rdata[1500:1490] : 11'h0) | (_hits_T_335 ? _cc_dir_RW0_rdata[1532:1522] : 11'h0) | (_hits_T_342 ? _cc_dir_RW0_rdata[1564:1554] : 11'h0) | (_hits_T_349 ? _cc_dir_RW0_rdata[1596:1586] : 11'h0) | (_hits_T_356 ? _cc_dir_RW0_rdata[1628:1618] : 11'h0) | (_hits_T_363 ? _cc_dir_RW0_rdata[1660:1650] : 11'h0) | (_hits_T_370 ? _cc_dir_RW0_rdata[1692:1682] : 11'h0) | (_hits_T_377 ? _cc_dir_RW0_rdata[1724:1714] : 11'h0) | (_hits_T_384 ? _cc_dir_RW0_rdata[1756:1746] : 11'h0) | (_hits_T_391 ? _cc_dir_RW0_rdata[1788:1778] : 11'h0) | (_hits_T_398 ? _cc_dir_RW0_rdata[1820:1810] : 11'h0) | (_hits_T_405 ? _cc_dir_RW0_rdata[1852:1842] : 11'h0) | (_hits_T_412 ? _cc_dir_RW0_rdata[1884:1874] : 11'h0) | (_hits_T_419 ? _cc_dir_RW0_rdata[1916:1906] : 11'h0) | (_hits_T_426 ? _cc_dir_RW0_rdata[1948:1938] : 11'h0) | (_hits_T_433 ? _cc_dir_RW0_rdata[1980:1970] : 11'h0) | (_hits_T_440 ? _cc_dir_RW0_rdata[2012:2002] : 11'h0) | (_hits_T_447 ? _cc_dir_RW0_rdata[2044:2034] : 11'h0)
      : _view__T_573
          ? _write_io_deq_bits_data_clients
          : (victimWayOH[0] ? _cc_dir_RW0_rdata[28:18] : 11'h0) | (victimWayOH[1] ? _cc_dir_RW0_rdata[60:50] : 11'h0) | (victimWayOH[2] ? _cc_dir_RW0_rdata[92:82] : 11'h0) | (victimWayOH[3] ? _cc_dir_RW0_rdata[124:114] : 11'h0) | (victimWayOH[4] ? _cc_dir_RW0_rdata[156:146] : 11'h0) | (victimWayOH[5] ? _cc_dir_RW0_rdata[188:178] : 11'h0) | (victimWayOH[6] ? _cc_dir_RW0_rdata[220:210] : 11'h0) | (victimWayOH[7] ? _cc_dir_RW0_rdata[252:242] : 11'h0) | (victimWayOH[8] ? _cc_dir_RW0_rdata[284:274] : 11'h0) | (victimWayOH[9] ? _cc_dir_RW0_rdata[316:306] : 11'h0) | (victimWayOH[10] ? _cc_dir_RW0_rdata[348:338] : 11'h0) | (victimWayOH[11] ? _cc_dir_RW0_rdata[380:370] : 11'h0) | (victimWayOH[12] ? _cc_dir_RW0_rdata[412:402] : 11'h0) | (victimWayOH[13] ? _cc_dir_RW0_rdata[444:434] : 11'h0) | (victimWayOH[14] ? _cc_dir_RW0_rdata[476:466] : 11'h0) | (victimWayOH[15] ? _cc_dir_RW0_rdata[508:498] : 11'h0) | (victimWayOH[16] ? _cc_dir_RW0_rdata[540:530] : 11'h0) | (victimWayOH[17] ? _cc_dir_RW0_rdata[572:562] : 11'h0) | (victimWayOH[18] ? _cc_dir_RW0_rdata[604:594] : 11'h0) | (victimWayOH[19] ? _cc_dir_RW0_rdata[636:626] : 11'h0) | (victimWayOH[20] ? _cc_dir_RW0_rdata[668:658] : 11'h0) | (victimWayOH[21] ? _cc_dir_RW0_rdata[700:690] : 11'h0) | (victimWayOH[22] ? _cc_dir_RW0_rdata[732:722] : 11'h0) | (victimWayOH[23] ? _cc_dir_RW0_rdata[764:754] : 11'h0) | (victimWayOH[24] ? _cc_dir_RW0_rdata[796:786] : 11'h0) | (victimWayOH[25] ? _cc_dir_RW0_rdata[828:818] : 11'h0) | (victimWayOH[26] ? _cc_dir_RW0_rdata[860:850] : 11'h0) | (victimWayOH[27] ? _cc_dir_RW0_rdata[892:882] : 11'h0) | (victimWayOH[28] ? _cc_dir_RW0_rdata[924:914] : 11'h0) | (victimWayOH[29] ? _cc_dir_RW0_rdata[956:946] : 11'h0) | (victimWayOH[30] ? _cc_dir_RW0_rdata[988:978] : 11'h0) | (victimWayOH[31] ? _cc_dir_RW0_rdata[1020:1010] : 11'h0) | (victimWayOH[32] ? _cc_dir_RW0_rdata[1052:1042] : 11'h0) | (victimWayOH[33] ? _cc_dir_RW0_rdata[1084:1074] : 11'h0) | (victimWayOH[34] ? _cc_dir_RW0_rdata[1116:1106] : 11'h0)
            | (victimWayOH[35] ? _cc_dir_RW0_rdata[1148:1138] : 11'h0) | (victimWayOH[36] ? _cc_dir_RW0_rdata[1180:1170] : 11'h0) | (victimWayOH[37] ? _cc_dir_RW0_rdata[1212:1202] : 11'h0) | (victimWayOH[38] ? _cc_dir_RW0_rdata[1244:1234] : 11'h0) | (victimWayOH[39] ? _cc_dir_RW0_rdata[1276:1266] : 11'h0) | (victimWayOH[40] ? _cc_dir_RW0_rdata[1308:1298] : 11'h0) | (victimWayOH[41] ? _cc_dir_RW0_rdata[1340:1330] : 11'h0) | (victimWayOH[42] ? _cc_dir_RW0_rdata[1372:1362] : 11'h0) | (victimWayOH[43] ? _cc_dir_RW0_rdata[1404:1394] : 11'h0) | (victimWayOH[44] ? _cc_dir_RW0_rdata[1436:1426] : 11'h0) | (victimWayOH[45] ? _cc_dir_RW0_rdata[1468:1458] : 11'h0) | (victimWayOH[46] ? _cc_dir_RW0_rdata[1500:1490] : 11'h0) | (victimWayOH[47] ? _cc_dir_RW0_rdata[1532:1522] : 11'h0) | (victimWayOH[48] ? _cc_dir_RW0_rdata[1564:1554] : 11'h0) | (victimWayOH[49] ? _cc_dir_RW0_rdata[1596:1586] : 11'h0) | (victimWayOH[50] ? _cc_dir_RW0_rdata[1628:1618] : 11'h0) | (victimWayOH[51] ? _cc_dir_RW0_rdata[1660:1650] : 11'h0) | (victimWayOH[52] ? _cc_dir_RW0_rdata[1692:1682] : 11'h0) | (victimWayOH[53] ? _cc_dir_RW0_rdata[1724:1714] : 11'h0) | (victimWayOH[54] ? _cc_dir_RW0_rdata[1756:1746] : 11'h0) | (victimWayOH[55] ? _cc_dir_RW0_rdata[1788:1778] : 11'h0) | (victimWayOH[56] ? _cc_dir_RW0_rdata[1820:1810] : 11'h0) | (victimWayOH[57] ? _cc_dir_RW0_rdata[1852:1842] : 11'h0) | (victimWayOH[58] ? _cc_dir_RW0_rdata[1884:1874] : 11'h0) | (victimWayOH[59] ? _cc_dir_RW0_rdata[1916:1906] : 11'h0) | (victimWayOH[60] ? _cc_dir_RW0_rdata[1948:1938] : 11'h0) | (victimWayOH[61] ? _cc_dir_RW0_rdata[1980:1970] : 11'h0) | (victimWayOH[62] ? _cc_dir_RW0_rdata[2012:2002] : 11'h0) | (victimWayOH[63] ? _cc_dir_RW0_rdata[2044:2034] : 11'h0);	// @[Bitwise.scala:53:100, Cat.scala:33:92, Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:119:55, :129:40, :131:42, :133:18, :136:{67,95,105}, Mux.scala:27:73]
  assign io_result_bits_tag =
    (|hits)
      ? (_hits_T_6 ? _cc_dir_RW0_rdata[17:0] : 18'h0) | (_hits_T_13 ? _cc_dir_RW0_rdata[49:32] : 18'h0) | (_hits_T_20 ? _cc_dir_RW0_rdata[81:64] : 18'h0) | (_hits_T_27 ? _cc_dir_RW0_rdata[113:96] : 18'h0) | (_hits_T_34 ? _cc_dir_RW0_rdata[145:128] : 18'h0) | (_hits_T_41 ? _cc_dir_RW0_rdata[177:160] : 18'h0) | (_hits_T_48 ? _cc_dir_RW0_rdata[209:192] : 18'h0) | (_hits_T_55 ? _cc_dir_RW0_rdata[241:224] : 18'h0) | (_hits_T_62 ? _cc_dir_RW0_rdata[273:256] : 18'h0) | (_hits_T_69 ? _cc_dir_RW0_rdata[305:288] : 18'h0) | (_hits_T_76 ? _cc_dir_RW0_rdata[337:320] : 18'h0) | (_hits_T_83 ? _cc_dir_RW0_rdata[369:352] : 18'h0) | (_hits_T_90 ? _cc_dir_RW0_rdata[401:384] : 18'h0) | (_hits_T_97 ? _cc_dir_RW0_rdata[433:416] : 18'h0) | (_hits_T_104 ? _cc_dir_RW0_rdata[465:448] : 18'h0) | (_hits_T_111 ? _cc_dir_RW0_rdata[497:480] : 18'h0) | (_hits_T_118 ? _cc_dir_RW0_rdata[529:512] : 18'h0) | (_hits_T_125 ? _cc_dir_RW0_rdata[561:544] : 18'h0) | (_hits_T_132 ? _cc_dir_RW0_rdata[593:576] : 18'h0) | (_hits_T_139 ? _cc_dir_RW0_rdata[625:608] : 18'h0) | (_hits_T_146 ? _cc_dir_RW0_rdata[657:640] : 18'h0) | (_hits_T_153 ? _cc_dir_RW0_rdata[689:672] : 18'h0) | (_hits_T_160 ? _cc_dir_RW0_rdata[721:704] : 18'h0) | (_hits_T_167 ? _cc_dir_RW0_rdata[753:736] : 18'h0) | (_hits_T_174 ? _cc_dir_RW0_rdata[785:768] : 18'h0) | (_hits_T_181 ? _cc_dir_RW0_rdata[817:800] : 18'h0) | (_hits_T_188 ? _cc_dir_RW0_rdata[849:832] : 18'h0) | (_hits_T_195 ? _cc_dir_RW0_rdata[881:864] : 18'h0) | (_hits_T_202 ? _cc_dir_RW0_rdata[913:896] : 18'h0) | (_hits_T_209 ? _cc_dir_RW0_rdata[945:928] : 18'h0) | (_hits_T_216 ? _cc_dir_RW0_rdata[977:960] : 18'h0) | (_hits_T_223 ? _cc_dir_RW0_rdata[1009:992] : 18'h0) | (_hits_T_230 ? _cc_dir_RW0_rdata[1041:1024] : 18'h0) | (_hits_T_237 ? _cc_dir_RW0_rdata[1073:1056] : 18'h0) | (_hits_T_244 ? _cc_dir_RW0_rdata[1105:1088] : 18'h0) | (_hits_T_251 ? _cc_dir_RW0_rdata[1137:1120] : 18'h0) | (_hits_T_258 ? _cc_dir_RW0_rdata[1169:1152] : 18'h0) | (_hits_T_265 ? _cc_dir_RW0_rdata[1201:1184] : 18'h0)
        | (_hits_T_272 ? _cc_dir_RW0_rdata[1233:1216] : 18'h0) | (_hits_T_279 ? _cc_dir_RW0_rdata[1265:1248] : 18'h0) | (_hits_T_286 ? _cc_dir_RW0_rdata[1297:1280] : 18'h0) | (_hits_T_293 ? _cc_dir_RW0_rdata[1329:1312] : 18'h0) | (_hits_T_300 ? _cc_dir_RW0_rdata[1361:1344] : 18'h0) | (_hits_T_307 ? _cc_dir_RW0_rdata[1393:1376] : 18'h0) | (_hits_T_314 ? _cc_dir_RW0_rdata[1425:1408] : 18'h0) | (_hits_T_321 ? _cc_dir_RW0_rdata[1457:1440] : 18'h0) | (_hits_T_328 ? _cc_dir_RW0_rdata[1489:1472] : 18'h0) | (_hits_T_335 ? _cc_dir_RW0_rdata[1521:1504] : 18'h0) | (_hits_T_342 ? _cc_dir_RW0_rdata[1553:1536] : 18'h0) | (_hits_T_349 ? _cc_dir_RW0_rdata[1585:1568] : 18'h0) | (_hits_T_356 ? _cc_dir_RW0_rdata[1617:1600] : 18'h0) | (_hits_T_363 ? _cc_dir_RW0_rdata[1649:1632] : 18'h0) | (_hits_T_370 ? _cc_dir_RW0_rdata[1681:1664] : 18'h0) | (_hits_T_377 ? _cc_dir_RW0_rdata[1713:1696] : 18'h0) | (_hits_T_384 ? _cc_dir_RW0_rdata[1745:1728] : 18'h0) | (_hits_T_391 ? _cc_dir_RW0_rdata[1777:1760] : 18'h0) | (_hits_T_398 ? _cc_dir_RW0_rdata[1809:1792] : 18'h0) | (_hits_T_405 ? _cc_dir_RW0_rdata[1841:1824] : 18'h0) | (_hits_T_412 ? _cc_dir_RW0_rdata[1873:1856] : 18'h0) | (_hits_T_419 ? _cc_dir_RW0_rdata[1905:1888] : 18'h0) | (_hits_T_426 ? _cc_dir_RW0_rdata[1937:1920] : 18'h0) | (_hits_T_433 ? _cc_dir_RW0_rdata[1969:1952] : 18'h0) | (_hits_T_440 ? _cc_dir_RW0_rdata[2001:1984] : 18'h0) | (_hits_T_447 ? _cc_dir_RW0_rdata[2033:2016] : 18'h0)
      : _view__T_573
          ? _write_io_deq_bits_data_tag
          : (victimWayOH[0] ? _cc_dir_RW0_rdata[17:0] : 18'h0) | (victimWayOH[1] ? _cc_dir_RW0_rdata[49:32] : 18'h0) | (victimWayOH[2] ? _cc_dir_RW0_rdata[81:64] : 18'h0) | (victimWayOH[3] ? _cc_dir_RW0_rdata[113:96] : 18'h0) | (victimWayOH[4] ? _cc_dir_RW0_rdata[145:128] : 18'h0) | (victimWayOH[5] ? _cc_dir_RW0_rdata[177:160] : 18'h0) | (victimWayOH[6] ? _cc_dir_RW0_rdata[209:192] : 18'h0) | (victimWayOH[7] ? _cc_dir_RW0_rdata[241:224] : 18'h0) | (victimWayOH[8] ? _cc_dir_RW0_rdata[273:256] : 18'h0) | (victimWayOH[9] ? _cc_dir_RW0_rdata[305:288] : 18'h0) | (victimWayOH[10] ? _cc_dir_RW0_rdata[337:320] : 18'h0) | (victimWayOH[11] ? _cc_dir_RW0_rdata[369:352] : 18'h0) | (victimWayOH[12] ? _cc_dir_RW0_rdata[401:384] : 18'h0) | (victimWayOH[13] ? _cc_dir_RW0_rdata[433:416] : 18'h0) | (victimWayOH[14] ? _cc_dir_RW0_rdata[465:448] : 18'h0) | (victimWayOH[15] ? _cc_dir_RW0_rdata[497:480] : 18'h0) | (victimWayOH[16] ? _cc_dir_RW0_rdata[529:512] : 18'h0) | (victimWayOH[17] ? _cc_dir_RW0_rdata[561:544] : 18'h0) | (victimWayOH[18] ? _cc_dir_RW0_rdata[593:576] : 18'h0) | (victimWayOH[19] ? _cc_dir_RW0_rdata[625:608] : 18'h0) | (victimWayOH[20] ? _cc_dir_RW0_rdata[657:640] : 18'h0) | (victimWayOH[21] ? _cc_dir_RW0_rdata[689:672] : 18'h0) | (victimWayOH[22] ? _cc_dir_RW0_rdata[721:704] : 18'h0) | (victimWayOH[23] ? _cc_dir_RW0_rdata[753:736] : 18'h0) | (victimWayOH[24] ? _cc_dir_RW0_rdata[785:768] : 18'h0) | (victimWayOH[25] ? _cc_dir_RW0_rdata[817:800] : 18'h0) | (victimWayOH[26] ? _cc_dir_RW0_rdata[849:832] : 18'h0) | (victimWayOH[27] ? _cc_dir_RW0_rdata[881:864] : 18'h0) | (victimWayOH[28] ? _cc_dir_RW0_rdata[913:896] : 18'h0) | (victimWayOH[29] ? _cc_dir_RW0_rdata[945:928] : 18'h0) | (victimWayOH[30] ? _cc_dir_RW0_rdata[977:960] : 18'h0) | (victimWayOH[31] ? _cc_dir_RW0_rdata[1009:992] : 18'h0) | (victimWayOH[32] ? _cc_dir_RW0_rdata[1041:1024] : 18'h0) | (victimWayOH[33] ? _cc_dir_RW0_rdata[1073:1056] : 18'h0) | (victimWayOH[34] ? _cc_dir_RW0_rdata[1105:1088] : 18'h0)
            | (victimWayOH[35] ? _cc_dir_RW0_rdata[1137:1120] : 18'h0) | (victimWayOH[36] ? _cc_dir_RW0_rdata[1169:1152] : 18'h0) | (victimWayOH[37] ? _cc_dir_RW0_rdata[1201:1184] : 18'h0) | (victimWayOH[38] ? _cc_dir_RW0_rdata[1233:1216] : 18'h0) | (victimWayOH[39] ? _cc_dir_RW0_rdata[1265:1248] : 18'h0) | (victimWayOH[40] ? _cc_dir_RW0_rdata[1297:1280] : 18'h0) | (victimWayOH[41] ? _cc_dir_RW0_rdata[1329:1312] : 18'h0) | (victimWayOH[42] ? _cc_dir_RW0_rdata[1361:1344] : 18'h0) | (victimWayOH[43] ? _cc_dir_RW0_rdata[1393:1376] : 18'h0) | (victimWayOH[44] ? _cc_dir_RW0_rdata[1425:1408] : 18'h0) | (victimWayOH[45] ? _cc_dir_RW0_rdata[1457:1440] : 18'h0) | (victimWayOH[46] ? _cc_dir_RW0_rdata[1489:1472] : 18'h0) | (victimWayOH[47] ? _cc_dir_RW0_rdata[1521:1504] : 18'h0) | (victimWayOH[48] ? _cc_dir_RW0_rdata[1553:1536] : 18'h0) | (victimWayOH[49] ? _cc_dir_RW0_rdata[1585:1568] : 18'h0) | (victimWayOH[50] ? _cc_dir_RW0_rdata[1617:1600] : 18'h0) | (victimWayOH[51] ? _cc_dir_RW0_rdata[1649:1632] : 18'h0) | (victimWayOH[52] ? _cc_dir_RW0_rdata[1681:1664] : 18'h0) | (victimWayOH[53] ? _cc_dir_RW0_rdata[1713:1696] : 18'h0) | (victimWayOH[54] ? _cc_dir_RW0_rdata[1745:1728] : 18'h0) | (victimWayOH[55] ? _cc_dir_RW0_rdata[1777:1760] : 18'h0) | (victimWayOH[56] ? _cc_dir_RW0_rdata[1809:1792] : 18'h0) | (victimWayOH[57] ? _cc_dir_RW0_rdata[1841:1824] : 18'h0) | (victimWayOH[58] ? _cc_dir_RW0_rdata[1873:1856] : 18'h0) | (victimWayOH[59] ? _cc_dir_RW0_rdata[1905:1888] : 18'h0) | (victimWayOH[60] ? _cc_dir_RW0_rdata[1937:1920] : 18'h0) | (victimWayOH[61] ? _cc_dir_RW0_rdata[1969:1952] : 18'h0) | (victimWayOH[62] ? _cc_dir_RW0_rdata[2001:1984] : 18'h0) | (victimWayOH[63] ? _cc_dir_RW0_rdata[2033:2016] : 18'h0);	// @[Bitwise.scala:53:100, Cat.scala:33:92, Decoupled.scala:375:21, DescribedSRAM.scala:17:26, Directory.scala:119:55, :129:40, :131:42, :133:18, :136:{67,95,105}, Mux.scala:27:73]
  assign io_result_bits_hit = (|hits) | _io_result_bits_way_T_16 & (|_write_io_deq_bits_data_state);	// @[Cat.scala:33:92, Decoupled.scala:375:21, Directory.scala:133:18, :137:{29,42,54,75}]
  assign io_result_bits_way = (|hits) ? {|{_hits_T_447, _hits_T_440, _hits_T_433, _hits_T_426, _hits_T_419, _hits_T_412, _hits_T_405, _hits_T_398, _hits_T_391, _hits_T_384, _hits_T_377, _hits_T_370, _hits_T_363, _hits_T_356, _hits_T_349, _hits_T_342, _hits_T_335, _hits_T_328, _hits_T_321, _hits_T_314, _hits_T_307, _hits_T_300, _hits_T_293, _hits_T_286, _hits_T_279, _hits_T_272, _hits_T_265, _hits_T_258, _hits_T_251, _hits_T_244, _hits_T_237, _hits_T_230}, |(_GEN_8[30:15]), |(_GEN_9[14:7]), |(_GEN_10[6:3]), |(_GEN_11[2:1]), _GEN_11[2] | _GEN_11[0]} : _io_result_bits_way_T_16 ? _write_io_deq_bits_way : victimWay;	// @[Cat.scala:33:92, Decoupled.scala:375:21, Directory.scala:131:42, :133:18, :137:42, :138:{28,53}, OneHot.scala:30:18, :31:18, :32:{14,28}]
  assign io_ready = wipeCount[4];	// @[Directory.scala:79:26, :81:27]
endmodule

