//
// Written by Synplify Pro 
// Product Version "R-2021.03M"
// Program "Synplify Pro", Mapper "map202103act, Build 060R"
// Tue Jan  4 12:41:40 2022
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microsemi\libero_soc_v2021.2\synplifypro\lib\generic\smartfusion2.v "
// file 1 "\c:\microsemi\libero_soc_v2021.2\synplifypro\lib\vlog\hypermods.v "
// file 2 "\c:\microsemi\libero_soc_v2021.2\synplifypro\lib\vlog\umr_capim.v "
// file 3 "\c:\microsemi\libero_soc_v2021.2\synplifypro\lib\vlog\scemi_objects.v "
// file 4 "\c:\microsemi\libero_soc_v2021.2\synplifypro\lib\vlog\scemi_pipes.svh "
// file 5 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\hdl\ff_ext.v "
// file 6 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\hdl\coreresetp_pcie_hotreset.v "
// file 7 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\hdl\coreresetp.v "
// file 8 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\hdl\coreresetp_0.v "
// file 9 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\component\work\flashfreeze_sb\ccc_0\flashfreeze_sb_ccc_0_fccc.v "
// file 10 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\component\work\flashfreeze_sb_mss\flashfreeze_sb_mss_syn.v "
// file 11 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\component\work\flashfreeze_sb_mss\flashfreeze_sb_mss.v "
// file 12 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\component\work\flashfreeze_sb\flashfreeze_sb.v "
// file 13 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\component\actel\sgcore\osc\2.0.101\osc_comps.v "
// file 14 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v "
// file 15 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\component\work\osc_c0\osc_c0.v "
// file 16 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core_obfuscated\rx_async.v "
// file 17 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core_obfuscated\tx_async.v "
// file 18 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core_obfuscated\fifo_256x8_g4.v "
// file 19 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core_obfuscated\clock_gen.v "
// file 20 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core_obfuscated\coreuart.v "
// file 21 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\component\work\coreuart_c0\coreuart_c0.v "
// file 22 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\component\work\uart_interface\uart_interface.v "
// file 23 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\hdl\led_blink.v "
// file 24 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\component\work\mux\mux.v "
// file 25 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_nstagessync.v "
// file 26 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_graytobinconv.v "
// file 27 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_async.v "
// file 28 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_fwft.v "
// file 29 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_sync.v "
// file 30 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_sync_scntr.v "
// file 31 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_c0_corefifo_c0_0_usram_top.v "
// file 32 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_c0_corefifo_c0_0_ram_wrapper.v "
// file 33 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo.v "
// file 34 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\component\work\corefifo_c0\corefifo_c0.v "
// file 35 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\component\work\dpsram_c0\dpsram_c0_0\dpsram_c0_dpsram_c0_0_dpsram.v "
// file 36 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\component\work\dpsram_c0\dpsram_c0.v "
// file 37 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\component\work\xy_display\xy_display.v "
// file 38 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\component\work\line_write_read\line_write_read.v "
// file 39 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\component\work\top\top.v "
// file 40 "\c:\microsemi\libero_soc_v2021.2\synplifypro\lib\vhd2008\std.vhd "
// file 41 "\c:\microsemi\libero_soc_v2021.2\synplifypro\lib\vhd\snps_haps_pkg.vhd "
// file 42 "\c:\microsemi\libero_soc_v2021.2\synplifypro\lib\vhd2008\std1164.vhd "
// file 43 "\c:\microsemi\libero_soc_v2021.2\synplifypro\lib\vhd2008\std_textio.vhd "
// file 44 "\c:\microsemi\libero_soc_v2021.2\synplifypro\lib\vhd2008\numeric.vhd "
// file 45 "\c:\microsemi\libero_soc_v2021.2\synplifypro\lib\vhd\umr_capim.vhd "
// file 46 "\c:\microsemi\libero_soc_v2021.2\synplifypro\lib\vhd2008\arith.vhd "
// file 47 "\c:\microsemi\libero_soc_v2021.2\synplifypro\lib\vhd2008\unsigned.vhd "
// file 48 "\c:\microsemi\libero_soc_v2021.2\synplifypro\lib\vhd\hyperents.vhd "
// file 49 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\hdl\ff_generator.vhd "
// file 50 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\hdl\addr_decoder.vhd "
// file 51 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\hdl\receive_data.vhd "
// file 52 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\hdl\apb3_if.vhd "
// file 53 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\hdl\image_enhancement.vhd "
// file 54 "\c:\microsemi\libero_soc_v2021.2\synplifypro\lib\vhd2008\signed.vhd "
// file 55 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\hdl\lcd_fsm.vhd "
// file 56 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\hdl\write_lsram.vhd "
// file 57 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\hdl\double_flop.vhd "
// file 58 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\hdl\mux5.vhd "
// file 59 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\hdl\mux6.vhd "
// file 60 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\hdl\ramdualport.vhd "
// file 61 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\hdl\row_ptr.vhd "
// file 62 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\hdl\rpoints.vhd "
// file 63 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\hdl\wpoints.vhd "
// file 64 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\hdl\xy_fifo_control.vhd "
// file 65 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\hdl\xy_generator.vhd "
// file 66 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\hdl\mux_2_1.vhd "
// file 67 "\c:\microsemi\libero_soc_v2021.2\synplifypro\lib\nlconst.dat "
// file 68 "\d:\time_eternity\desktop_download_doc_pic_vid_music\desktop\industrie_and_space\pro\image_processing_with_low_power_demo\hf10_ov7725_lcd_ff\designer\top\synthesis.fdc "
// file 69 "\d:/time_eternity/desktop_download_doc_pic_vid_music/desktop/industrie_and_space/pro/image_processing_with_low_power_demo/hf10_ov7725_lcd_ff/designer/top/synthesis.fdc "

`timescale 100 ps/100 ps
module FlashFreeze_SB_CCC_0_FCCC (
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC,
  FlashFreeze_SB_0_LOCK,
  CCC_0_GL1,
  FlashFreeze_SB_0_GL0,
  FlashFreeze_SB_0_FF_DONE
)
;
input OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
output FlashFreeze_SB_0_LOCK ;
output CCC_0_GL1 ;
output FlashFreeze_SB_0_GL0 ;
input FlashFreeze_SB_0_FF_DONE ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FlashFreeze_SB_0_LOCK ;
wire CCC_0_GL1 ;
wire FlashFreeze_SB_0_GL0 ;
wire FlashFreeze_SB_0_FF_DONE ;
wire [7:0] PRDATA;
wire FlashFreeze_SB_0_FF_DONE_i ;
wire GL0_net ;
wire GL1_net ;
wire Y0 ;
wire Y1 ;
wire Y2 ;
wire Y3 ;
wire BUSY ;
wire VCC ;
wire GND ;
wire GL2 ;
wire GL3 ;
  CFG1 CCC_INST_RNO (
	.A(FlashFreeze_SB_0_FF_DONE),
	.Y(FlashFreeze_SB_0_FF_DONE_i)
);
defparam CCC_INST_RNO.INIT=2'h1;
// @9:25
  CLKINT GL0_INST (
	.Y(FlashFreeze_SB_0_GL0),
	.A(GL0_net)
);
// @9:22
  CLKINT GL1_INST (
	.Y(CCC_0_GL1),
	.A(GL1_net)
);
// @9:27
  CCC CCC_INST (
	.Y0(Y0),
	.Y1(Y1),
	.Y2(Y2),
	.Y3(Y3),
	.PRDATA(PRDATA[7:0]),
	.LOCK(FlashFreeze_SB_0_LOCK),
	.BUSY(BUSY),
	.CLK0(VCC),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(FlashFreeze_SB_0_FF_DONE_i),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(GND),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1_net),
	.GL2(GL2),
	.GL3(GL3),
	.RCOSC_25_50MHZ(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=210'h0000007FB8000044164000F18C6309C231839DEC0404641801701;
defparam CCC_INST.VCOFREQUENCY=600.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FlashFreeze_SB_CCC_0_FCCC */

module CoreReset_FF_Z1_layer0 (
  SYSRESET_0_POWER_ON_RESET_N_1,
  FlashFreeze_SB_MSS_0_MSS_RESET_N_M2F,
  FlashFreeze_SB_MSS_0_FIC_2_APB_M_PRESET_N,
  FlashFreeze_SB_0_FF_DONE,
  OSC_C0_0_RCOSC_25_50MHZ_O2F,
  FlashFreeze_SB_0_GL0,
  INIT_DONE_1z,
  INIT_DONE_arst
)
;
input SYSRESET_0_POWER_ON_RESET_N_1 ;
input FlashFreeze_SB_MSS_0_MSS_RESET_N_M2F ;
input FlashFreeze_SB_MSS_0_FIC_2_APB_M_PRESET_N ;
input FlashFreeze_SB_0_FF_DONE ;
input OSC_C0_0_RCOSC_25_50MHZ_O2F ;
input FlashFreeze_SB_0_GL0 ;
output INIT_DONE_1z ;
output INIT_DONE_arst ;
wire SYSRESET_0_POWER_ON_RESET_N_1 ;
wire FlashFreeze_SB_MSS_0_MSS_RESET_N_M2F ;
wire FlashFreeze_SB_MSS_0_FIC_2_APB_M_PRESET_N ;
wire FlashFreeze_SB_0_FF_DONE ;
wire OSC_C0_0_RCOSC_25_50MHZ_O2F ;
wire FlashFreeze_SB_0_GL0 ;
wire INIT_DONE_1z ;
wire INIT_DONE_arst ;
wire [6:0] sm0_state_Z;
wire [6:6] sm0_state_ns_a3_Z;
wire [5:2] sm0_state_ns_Z;
wire sm0_areset_n_arst ;
wire sm0_areset_n ;
wire sm0_areset_n_clk_base_i ;
wire sm0_areset_n_clk_base_Z ;
wire FIC_2_APB_M_PRESET_N_q2_Z ;
wire VCC ;
wire in_FIC_2_APB_M_PRESET_N_i ;
wire FIC_2_APB_M_PRESET_N_q1_Z ;
wire GND ;
wire RESET_N_M2F_q2_Z ;
wire in_RESET_N_M2F_i ;
wire RESET_N_M2F_q1_Z ;
wire POWER_ON_RESET_N_q2_Z ;
wire in_POWER_ON_RESET_N_Z ;
wire POWER_ON_RESET_N_q1_Z ;
wire ddr_settled_Z ;
wire sm0_areset_n_rcosc_i ;
wire release_sdif3_core_Z ;
wire sdif3_areset_n_rcosc_i ;
wire release_sdif2_core_Z ;
wire sdif2_areset_n_rcosc_i ;
wire release_sdif1_core_Z ;
wire sdif1_areset_n_rcosc_i ;
wire release_sdif0_core_Z ;
wire sdif0_areset_n_rcosc_i ;
wire fpll_lock_q2_Z ;
wire CONFIG1_DONE_q1_Z ;
wire sm0_areset_n_rcosc_q2_Z ;
wire sm0_areset_n_rcosc_q1_Z ;
wire sm0_areset_n_q2_Z ;
wire sm0_areset_n_q1_Z ;
wire release_sdif3_core_clk_base_Z ;
wire release_sdif3_core_q1_Z ;
wire release_sdif2_core_clk_base_Z ;
wire release_sdif2_core_q1_Z ;
wire release_sdif1_core_clk_base_Z ;
wire release_sdif1_core_q1_Z ;
wire release_sdif0_core_clk_base_Z ;
wire release_sdif0_core_q1_Z ;
wire ddr_settled_clk_base_Z ;
wire ddr_settled_q1_Z ;
wire sdif3_areset_n_rcosc_q2_Z ;
wire sdif3_areset_n_rcosc_q1_Z ;
wire sdif2_areset_n_rcosc_q2_Z ;
wire sdif2_areset_n_rcosc_q1_Z ;
wire sdif1_areset_n_rcosc_q2_Z ;
wire sdif1_areset_n_rcosc_q1_Z ;
wire sdif0_areset_n_rcosc_q2_Z ;
wire sdif0_areset_n_rcosc_q1_Z ;
wire MSS_HPMS_READY_int_Z ;
wire POWER_ON_RESET_N_clk_base_i ;
wire MSS_HPMS_READY_int_4_Z ;
wire mss_ready_state_Z ;
wire RESET_N_M2F_clk_base_Z ;
wire INIT_DONE_int_Z ;
wire mss_ready_select_Z ;
wire mss_ready_select6_Z ;
wire next_sm0_state25_1_Z ;
wire next_sm0_state25_Z ;
wire N_227 ;
wire N_226 ;
wire N_225 ;
wire N_224 ;
wire N_223 ;
wire N_222 ;
wire N_221 ;
wire N_58 ;
wire N_57 ;
wire N_56 ;
wire N_55 ;
wire N_54 ;
wire N_53 ;
wire N_52 ;
wire N_51 ;
wire N_50 ;
wire N_49 ;
wire N_48 ;
wire N_47 ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_42 ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
  CLKINT sdif0_areset_n_RNICQO8 (
	.Y(sm0_areset_n_arst),
	.A(sm0_areset_n)
);
  CLKINT sm0_areset_n_clk_base_RNIPALD (
	.Y(sm0_areset_n_clk_base_i),
	.A(sm0_areset_n_clk_base_Z)
);
  CLKINT INIT_DONE_RNIV1UE (
	.Y(INIT_DONE_arst),
	.A(INIT_DONE_1z)
);
// @7:602
  SLE FIC_2_APB_M_PRESET_N_q2 (
	.Q(FIC_2_APB_M_PRESET_N_q2_Z),
	.ADn(VCC),
	.ALn(in_FIC_2_APB_M_PRESET_N_i),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(FIC_2_APB_M_PRESET_N_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:584
  SLE RESET_N_M2F_q2 (
	.Q(RESET_N_M2F_q2_Z),
	.ADn(VCC),
	.ALn(in_RESET_N_M2F_i),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(RESET_N_M2F_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:566
  SLE POWER_ON_RESET_N_q2 (
	.Q(POWER_ON_RESET_N_q2_Z),
	.ADn(VCC),
	.ALn(in_POWER_ON_RESET_N_Z),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(POWER_ON_RESET_N_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:1728
  SLE ddr_settled (
	.Q(ddr_settled_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_rcosc_i),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:1696
  SLE release_sdif3_core (
	.Q(release_sdif3_core_Z),
	.ADn(VCC),
	.ALn(sdif3_areset_n_rcosc_i),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:1664
  SLE release_sdif2_core (
	.Q(release_sdif2_core_Z),
	.ADn(VCC),
	.ALn(sdif2_areset_n_rcosc_i),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:1632
  SLE release_sdif1_core (
	.Q(release_sdif1_core_Z),
	.ADn(VCC),
	.ALn(sdif1_areset_n_rcosc_i),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:1600
  SLE release_sdif0_core (
	.Q(release_sdif0_core_Z),
	.ADn(VCC),
	.ALn(sdif0_areset_n_rcosc_i),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:1078
  SLE fpll_lock_q2 (
	.Q(fpll_lock_q2_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_i),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CONFIG1_DONE_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:1044
  SLE CONFIG1_DONE_q1 (
	.Q(CONFIG1_DONE_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_i),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:602
  SLE FIC_2_APB_M_PRESET_N_q1 (
	.Q(FIC_2_APB_M_PRESET_N_q1_Z),
	.ADn(VCC),
	.ALn(in_FIC_2_APB_M_PRESET_N_i),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:584
  SLE RESET_N_M2F_q1 (
	.Q(RESET_N_M2F_q1_Z),
	.ADn(VCC),
	.ALn(in_RESET_N_M2F_i),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:566
  SLE POWER_ON_RESET_N_q1 (
	.Q(POWER_ON_RESET_N_q1_Z),
	.ADn(VCC),
	.ALn(in_POWER_ON_RESET_N_Z),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:956
  SLE sm0_areset_n_rcosc_q2 (
	.Q(sm0_areset_n_rcosc_q2_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(sm0_areset_n_rcosc_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:834
  SLE sm0_areset_n_q2 (
	.Q(sm0_areset_n_q2_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(sm0_areset_n_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:1761
  SLE release_sdif3_core_clk_base (
	.Q(release_sdif3_core_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_i),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(release_sdif3_core_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:1761
  SLE release_sdif2_core_clk_base (
	.Q(release_sdif2_core_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_i),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(release_sdif2_core_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:1761
  SLE release_sdif1_core_clk_base (
	.Q(release_sdif1_core_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_i),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(release_sdif1_core_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:1761
  SLE release_sdif0_core_clk_base (
	.Q(release_sdif0_core_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_i),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(release_sdif0_core_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:1761
  SLE ddr_settled_clk_base (
	.Q(ddr_settled_clk_base_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_i),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(ddr_settled_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:956
  SLE sm0_areset_n_rcosc_q1 (
	.Q(sm0_areset_n_rcosc_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:834
  SLE sm0_areset_n_q1 (
	.Q(sm0_areset_n_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:1761
  SLE release_sdif3_core_q1 (
	.Q(release_sdif3_core_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_i),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(release_sdif3_core_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:1761
  SLE release_sdif2_core_q1 (
	.Q(release_sdif2_core_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_i),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(release_sdif2_core_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:1761
  SLE release_sdif1_core_q1 (
	.Q(release_sdif1_core_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_i),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(release_sdif1_core_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:1761
  SLE release_sdif0_core_q1 (
	.Q(release_sdif0_core_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_i),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(release_sdif0_core_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:1761
  SLE ddr_settled_q1 (
	.Q(ddr_settled_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_i),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(ddr_settled_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:1024
  SLE sdif3_areset_n_rcosc_q2 (
	.Q(sdif3_areset_n_rcosc_q2_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(sdif3_areset_n_rcosc_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:1007
  SLE sdif2_areset_n_rcosc_q2 (
	.Q(sdif2_areset_n_rcosc_q2_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(sdif2_areset_n_rcosc_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:990
  SLE sdif1_areset_n_rcosc_q2 (
	.Q(sdif1_areset_n_rcosc_q2_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(sdif1_areset_n_rcosc_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:973
  SLE sdif0_areset_n_rcosc_q2 (
	.Q(sdif0_areset_n_rcosc_q2_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(sdif0_areset_n_rcosc_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:644
  SLE MSS_HPMS_READY_int (
	.Q(MSS_HPMS_READY_int_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_i),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(MSS_HPMS_READY_int_4_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:1024
  SLE sdif3_areset_n_rcosc_q1 (
	.Q(sdif3_areset_n_rcosc_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:1007
  SLE sdif2_areset_n_rcosc_q1 (
	.Q(sdif2_areset_n_rcosc_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:990
  SLE sdif1_areset_n_rcosc_q1 (
	.Q(sdif1_areset_n_rcosc_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:973
  SLE sdif0_areset_n_rcosc_q1 (
	.Q(sdif0_areset_n_rcosc_q1_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_arst),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:1204
  SLE \sm0_state[6]  (
	.Q(sm0_state_Z[6]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_i),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(VCC),
	.EN(sm0_state_ns_a3_Z[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:1204
  SLE \sm0_state[5]  (
	.Q(sm0_state_Z[5]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_i),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(sm0_state_ns_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:1204
  SLE \sm0_state[4]  (
	.Q(sm0_state_Z[4]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_i),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(sm0_state_ns_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:1204
  SLE \sm0_state[3]  (
	.Q(sm0_state_Z[3]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_i),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(sm0_state_Z[2]),
	.EN(fpll_lock_q2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:1204
  SLE \sm0_state[2]  (
	.Q(sm0_state_Z[2]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_i),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(sm0_state_ns_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:1204
  SLE \sm0_state[1]  (
	.Q(sm0_state_Z[1]),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_i),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(sm0_state_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:1204
  SLE \sm0_state[0]  (
	.Q(sm0_state_Z[0]),
	.ADn(GND),
	.ALn(sm0_areset_n_clk_base_i),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(GND),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:624
  SLE mss_ready_state (
	.Q(mss_ready_state_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_i),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(VCC),
	.EN(RESET_N_M2F_clk_base_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:1204
  SLE INIT_DONE_int (
	.Q(INIT_DONE_int_Z),
	.ADn(VCC),
	.ALn(sm0_areset_n_clk_base_i),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(VCC),
	.EN(sm0_state_Z[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:624
  SLE mss_ready_select (
	.Q(mss_ready_select_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_i),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(VCC),
	.EN(mss_ready_select6_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:1170
  CFG2 next_sm0_state25_1 (
	.A(ddr_settled_clk_base_Z),
	.B(release_sdif0_core_clk_base_Z),
	.Y(next_sm0_state25_1_Z)
);
defparam next_sm0_state25_1.INIT=4'h8;
// @7:599
  CFG2 RESET_N_M2F_clk_base (
	.A(FlashFreeze_SB_0_FF_DONE),
	.B(RESET_N_M2F_q2_Z),
	.Y(RESET_N_M2F_clk_base_Z)
);
defparam RESET_N_M2F_clk_base.INIT=4'hE;
// @7:1204
  CFG2 \sm0_state_ns_a3[6]  (
	.A(fpll_lock_q2_Z),
	.B(sm0_state_Z[5]),
	.Y(sm0_state_ns_a3_Z[6])
);
defparam \sm0_state_ns_a3[6] .INIT=4'h8;
// @7:720
  CFG2 sdif0_areset_n (
	.A(MSS_HPMS_READY_int_Z),
	.B(in_POWER_ON_RESET_N_Z),
	.Y(sm0_areset_n)
);
defparam sdif0_areset_n.INIT=4'h8;
// @7:1235
  CFG2 INIT_DONE (
	.A(INIT_DONE_int_Z),
	.B(FlashFreeze_SB_0_FF_DONE),
	.Y(INIT_DONE_1z)
);
defparam INIT_DONE.INIT=4'hE;
// @7:1039
  CFG2 sdif3_areset_n_rcosc (
	.A(sdif3_areset_n_rcosc_q2_Z),
	.B(FlashFreeze_SB_0_FF_DONE),
	.Y(sdif3_areset_n_rcosc_i)
);
defparam sdif3_areset_n_rcosc.INIT=4'hE;
// @7:1022
  CFG2 sdif2_areset_n_rcosc (
	.A(sdif2_areset_n_rcosc_q2_Z),
	.B(FlashFreeze_SB_0_FF_DONE),
	.Y(sdif2_areset_n_rcosc_i)
);
defparam sdif2_areset_n_rcosc.INIT=4'hE;
// @7:1005
  CFG2 sdif1_areset_n_rcosc (
	.A(sdif1_areset_n_rcosc_q2_Z),
	.B(FlashFreeze_SB_0_FF_DONE),
	.Y(sdif1_areset_n_rcosc_i)
);
defparam sdif1_areset_n_rcosc.INIT=4'hE;
// @7:988
  CFG2 sdif0_areset_n_rcosc (
	.A(sdif0_areset_n_rcosc_q2_Z),
	.B(FlashFreeze_SB_0_FF_DONE),
	.Y(sdif0_areset_n_rcosc_i)
);
defparam sdif0_areset_n_rcosc.INIT=4'hE;
// @7:971
  CFG2 sm0_areset_n_rcosc (
	.A(sm0_areset_n_rcosc_q2_Z),
	.B(FlashFreeze_SB_0_FF_DONE),
	.Y(sm0_areset_n_rcosc_i)
);
defparam sm0_areset_n_rcosc.INIT=4'hE;
// @7:849
  CFG2 sm0_areset_n_clk_base (
	.A(sm0_areset_n_q2_Z),
	.B(FlashFreeze_SB_0_FF_DONE),
	.Y(sm0_areset_n_clk_base_Z)
);
defparam sm0_areset_n_clk_base.INIT=4'hE;
// @7:581
  CFG2 POWER_ON_RESET_N_clk_base (
	.A(POWER_ON_RESET_N_q2_Z),
	.B(FlashFreeze_SB_0_FF_DONE),
	.Y(POWER_ON_RESET_N_clk_base_i)
);
defparam POWER_ON_RESET_N_clk_base.INIT=4'hE;
// @7:502
  CFG2 in_FIC_2_APB_M_PRESET_N (
	.A(FlashFreeze_SB_MSS_0_FIC_2_APB_M_PRESET_N),
	.B(FlashFreeze_SB_0_FF_DONE),
	.Y(in_FIC_2_APB_M_PRESET_N_i)
);
defparam in_FIC_2_APB_M_PRESET_N.INIT=4'hE;
// @7:501
  CFG2 in_RESET_N_M2F (
	.A(FlashFreeze_SB_MSS_0_MSS_RESET_N_M2F),
	.B(FlashFreeze_SB_0_FF_DONE),
	.Y(in_RESET_N_M2F_i)
);
defparam in_RESET_N_M2F.INIT=4'hE;
// @7:500
  CFG2 in_POWER_ON_RESET_N (
	.A(FlashFreeze_SB_0_FF_DONE),
	.B(SYSRESET_0_POWER_ON_RESET_N_1),
	.Y(in_POWER_ON_RESET_N_Z)
);
defparam in_POWER_ON_RESET_N.INIT=4'hE;
// @7:1204
  CFG3 \sm0_state_ns[2]  (
	.A(sm0_state_Z[2]),
	.B(fpll_lock_q2_Z),
	.C(sm0_state_Z[1]),
	.Y(sm0_state_ns_Z[2])
);
defparam \sm0_state_ns[2] .INIT=8'hF2;
// @7:637
  CFG3 mss_ready_select6 (
	.A(FIC_2_APB_M_PRESET_N_q2_Z),
	.B(FlashFreeze_SB_0_FF_DONE),
	.C(mss_ready_state_Z),
	.Y(mss_ready_select6_Z)
);
defparam mss_ready_select6.INIT=8'hE0;
// @7:1170
  CFG4 next_sm0_state25 (
	.A(release_sdif3_core_clk_base_Z),
	.B(release_sdif2_core_clk_base_Z),
	.C(release_sdif1_core_clk_base_Z),
	.D(next_sm0_state25_1_Z),
	.Y(next_sm0_state25_Z)
);
defparam next_sm0_state25.INIT=16'h8000;
// @7:652
  CFG4 MSS_HPMS_READY_int_4 (
	.A(mss_ready_select_Z),
	.B(FIC_2_APB_M_PRESET_N_q2_Z),
	.C(FlashFreeze_SB_0_FF_DONE),
	.D(RESET_N_M2F_clk_base_Z),
	.Y(MSS_HPMS_READY_int_4_Z)
);
defparam MSS_HPMS_READY_int_4.INIT=16'hFCA8;
// @7:1204
  CFG4 \sm0_state_ns[4]  (
	.A(sm0_state_Z[3]),
	.B(sm0_state_Z[4]),
	.C(fpll_lock_q2_Z),
	.D(next_sm0_state25_Z),
	.Y(sm0_state_ns_Z[4])
);
defparam \sm0_state_ns[4] .INIT=16'hA0EC;
// @7:1204
  CFG4 \sm0_state_ns[5]  (
	.A(sm0_state_Z[4]),
	.B(sm0_state_Z[5]),
	.C(next_sm0_state25_Z),
	.D(fpll_lock_q2_Z),
	.Y(sm0_state_ns_Z[5])
);
defparam \sm0_state_ns[5] .INIT=16'hA0EC;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreReset_FF_Z1_layer0 */

module CORERESET_FF_0 (
  INIT_DONE_arst,
  INIT_DONE,
  FlashFreeze_SB_0_GL0,
  OSC_C0_0_RCOSC_25_50MHZ_O2F,
  FlashFreeze_SB_0_FF_DONE,
  FlashFreeze_SB_MSS_0_FIC_2_APB_M_PRESET_N,
  FlashFreeze_SB_MSS_0_MSS_RESET_N_M2F,
  SYSRESET_0_POWER_ON_RESET_N_1
)
;
output INIT_DONE_arst ;
output INIT_DONE ;
input FlashFreeze_SB_0_GL0 ;
input OSC_C0_0_RCOSC_25_50MHZ_O2F ;
input FlashFreeze_SB_0_FF_DONE ;
input FlashFreeze_SB_MSS_0_FIC_2_APB_M_PRESET_N ;
input FlashFreeze_SB_MSS_0_MSS_RESET_N_M2F ;
input SYSRESET_0_POWER_ON_RESET_N_1 ;
wire INIT_DONE_arst ;
wire INIT_DONE ;
wire FlashFreeze_SB_0_GL0 ;
wire OSC_C0_0_RCOSC_25_50MHZ_O2F ;
wire FlashFreeze_SB_0_FF_DONE ;
wire FlashFreeze_SB_MSS_0_FIC_2_APB_M_PRESET_N ;
wire FlashFreeze_SB_MSS_0_MSS_RESET_N_M2F ;
wire SYSRESET_0_POWER_ON_RESET_N_1 ;
wire GND ;
wire VCC ;
// @8:124
  CoreReset_FF_Z1_layer0 CORERESET_FF_0_0 (
	.SYSRESET_0_POWER_ON_RESET_N_1(SYSRESET_0_POWER_ON_RESET_N_1),
	.FlashFreeze_SB_MSS_0_MSS_RESET_N_M2F(FlashFreeze_SB_MSS_0_MSS_RESET_N_M2F),
	.FlashFreeze_SB_MSS_0_FIC_2_APB_M_PRESET_N(FlashFreeze_SB_MSS_0_FIC_2_APB_M_PRESET_N),
	.FlashFreeze_SB_0_FF_DONE(FlashFreeze_SB_0_FF_DONE),
	.OSC_C0_0_RCOSC_25_50MHZ_O2F(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.FlashFreeze_SB_0_GL0(FlashFreeze_SB_0_GL0),
	.INIT_DONE_1z(INIT_DONE),
	.INIT_DONE_arst(INIT_DONE_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CORERESET_FF_0 */

module FlashFreeze_SB_MSS (
  FlashFreeze_SB_0_FIC_0_APB_MASTER_PWDATA,
  FlashFreeze_SB_0_FIC_0_APB_MASTER_PADDR,
  FlashFreeze_SB_0_GL0,
  FF_Entry_SW_c,
  BIBUF_0_Y,
  BIBUF_1_Y,
  MX2_0_Y,
  FlashFreeze_SB_MSS_0_I2C_0_SDA_M2F_OE,
  FlashFreeze_SB_MSS_0_I2C_0_SDA_M2F,
  FlashFreeze_SB_MSS_0_I2C_0_SCL_M2F_OE,
  FlashFreeze_SB_MSS_0_I2C_0_SCL_M2F,
  FlashFreeze_SB_MSS_0_MSS_RESET_N_M2F,
  FlashFreeze_SB_0_FIC_0_APB_MASTER_PWRITE,
  FlashFreeze_SB_0_FIC_0_APB_MASTER_PSELx,
  FlashFreeze_SB_0_FIC_0_APB_MASTER_PENABLE,
  FlashFreeze_SB_MSS_0_FIC_2_APB_M_PRESET_N
)
;
output [7:0] FlashFreeze_SB_0_FIC_0_APB_MASTER_PWDATA ;
output [11:0] FlashFreeze_SB_0_FIC_0_APB_MASTER_PADDR ;
input FlashFreeze_SB_0_GL0 ;
input FF_Entry_SW_c ;
input BIBUF_0_Y ;
input BIBUF_1_Y ;
input MX2_0_Y ;
output FlashFreeze_SB_MSS_0_I2C_0_SDA_M2F_OE ;
output FlashFreeze_SB_MSS_0_I2C_0_SDA_M2F ;
output FlashFreeze_SB_MSS_0_I2C_0_SCL_M2F_OE ;
output FlashFreeze_SB_MSS_0_I2C_0_SCL_M2F ;
output FlashFreeze_SB_MSS_0_MSS_RESET_N_M2F ;
output FlashFreeze_SB_0_FIC_0_APB_MASTER_PWRITE ;
output FlashFreeze_SB_0_FIC_0_APB_MASTER_PSELx ;
output FlashFreeze_SB_0_FIC_0_APB_MASTER_PENABLE ;
output FlashFreeze_SB_MSS_0_FIC_2_APB_M_PRESET_N ;
wire FlashFreeze_SB_0_GL0 ;
wire FF_Entry_SW_c ;
wire BIBUF_0_Y ;
wire BIBUF_1_Y ;
wire MX2_0_Y ;
wire FlashFreeze_SB_MSS_0_I2C_0_SDA_M2F_OE ;
wire FlashFreeze_SB_MSS_0_I2C_0_SDA_M2F ;
wire FlashFreeze_SB_MSS_0_I2C_0_SCL_M2F_OE ;
wire FlashFreeze_SB_MSS_0_I2C_0_SCL_M2F ;
wire FlashFreeze_SB_MSS_0_MSS_RESET_N_M2F ;
wire FlashFreeze_SB_0_FIC_0_APB_MASTER_PWRITE ;
wire FlashFreeze_SB_0_FIC_0_APB_MASTER_PSELx ;
wire FlashFreeze_SB_0_FIC_0_APB_MASTER_PENABLE ;
wire FlashFreeze_SB_MSS_0_FIC_2_APB_M_PRESET_N ;
wire [7:0] EDAC_ERROR;
wire [31:0] F_FM0_RDATA;
wire [31:12] FIC_0_APB_M_PADDR;
wire [1:0] F_HM0_SIZE;
wire [31:8] FIC_0_APB_M_PWDATA;
wire [1:0] FAB_OPMODE;
wire [3:0] FAB_VCONTROL;
wire [1:0] FAB_XCVRSEL;
wire [7:0] FAB_XDATAOUT;
wire [1:0] FIC32_0_MASTER;
wire [1:0] FIC32_1_MASTER;
wire [15:0] H2F_INTERRUPT;
wire [15:2] FIC_2_APB_M_PADDR;
wire [31:0] FIC_2_APB_M_PWDATA;
wire [9:0] TCGF;
wire [3:0] TRACEDATA;
wire [3:0] TXD_RIF;
wire [7:0] TXDF;
wire [3:0] F_BID;
wire [1:0] F_BRESP_HRESP0;
wire [63:0] F_RDATA_HRDATA01;
wire [3:0] F_RID;
wire [1:0] F_RRESP_HRESP1;
wire [15:0] MDDR_FABRIC_PRDATA;
wire [15:0] DRAM_ADDR;
wire [2:0] DRAM_BA;
wire [2:0] DRAM_DM_RDQS_OUT;
wire [17:0] DRAM_DQ_OUT;
wire [2:0] DRAM_DQS_OUT;
wire [1:0] DRAM_FIFO_WE_OUT;
wire [2:0] DM_OE;
wire [17:0] DRAM_DQ_OE;
wire [2:0] DRAM_DQS_OE;
wire CAN_RXBUS_MGPIO3A_H2F_A ;
wire CAN_RXBUS_MGPIO3A_H2F_B ;
wire CAN_TX_EBL_MGPIO4A_H2F_A ;
wire CAN_TX_EBL_MGPIO4A_H2F_B ;
wire CAN_TXBUS_MGPIO2A_H2F_A ;
wire CAN_TXBUS_MGPIO2A_H2F_B ;
wire FIC_2_APB_M_PCLK ;
wire COMMS_INT ;
wire F_FM0_READYOUT ;
wire F_FM0_RESP ;
wire F_HM0_TRANS1 ;
wire FAB_CHRGVBUS ;
wire FAB_DISCHRGVBUS ;
wire FAB_DMPULLDOWN ;
wire FAB_DPPULLDOWN ;
wire FAB_DRVVBUS ;
wire FAB_IDPULLUP ;
wire FAB_SUSPENDM ;
wire FAB_TERMSEL ;
wire FAB_TXVALID ;
wire FAB_VCONTROLLOADM ;
wire FACC_GLMUX_SEL ;
wire GTX_CLK ;
wire H2F_NMI ;
wire H2FCALIB ;
wire I2C1_SCL_MGPIO1A_H2F_A ;
wire I2C1_SCL_MGPIO1A_H2F_B ;
wire I2C1_SDA_MGPIO0A_H2F_A ;
wire I2C1_SDA_MGPIO0A_H2F_B ;
wire MDCF ;
wire MDOENF ;
wire MDOF ;
wire MMUART0_CTS_MGPIO19B_H2F_A ;
wire MMUART0_CTS_MGPIO19B_H2F_B ;
wire MMUART0_DCD_MGPIO22B_H2F_A ;
wire MMUART0_DCD_MGPIO22B_H2F_B ;
wire MMUART0_DSR_MGPIO20B_H2F_A ;
wire MMUART0_DSR_MGPIO20B_H2F_B ;
wire MMUART0_DTR_MGPIO18B_H2F_A ;
wire MMUART0_DTR_MGPIO18B_H2F_B ;
wire MMUART0_RI_MGPIO21B_H2F_A ;
wire MMUART0_RI_MGPIO21B_H2F_B ;
wire MMUART0_RTS_MGPIO17B_H2F_A ;
wire MMUART0_RTS_MGPIO17B_H2F_B ;
wire MMUART0_RXD_MGPIO28B_H2F_A ;
wire MMUART0_RXD_MGPIO28B_H2F_B ;
wire MMUART0_SCK_MGPIO29B_H2F_A ;
wire MMUART0_SCK_MGPIO29B_H2F_B ;
wire MMUART0_TXD_MGPIO27B_H2F_A ;
wire MMUART0_TXD_MGPIO27B_H2F_B ;
wire MMUART1_DTR_MGPIO12B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_B ;
wire MMUART1_RXD_MGPIO26B_H2F_A ;
wire MMUART1_RXD_MGPIO26B_H2F_B ;
wire MMUART1_SCK_MGPIO25B_H2F_A ;
wire MMUART1_SCK_MGPIO25B_H2F_B ;
wire MMUART1_TXD_MGPIO24B_H2F_A ;
wire MMUART1_TXD_MGPIO24B_H2F_B ;
wire MPLL_LOCK ;
wire FIC_2_APB_M_PENABLE ;
wire FIC_2_APB_M_PSEL ;
wire FIC_2_APB_M_PWRITE ;
wire RTC_MATCH ;
wire SLEEPDEEP ;
wire SLEEPHOLDACK ;
wire SLEEPING ;
wire SMBALERT_NO0 ;
wire SMBALERT_NO1 ;
wire SMBSUS_NO0 ;
wire SMBSUS_NO1 ;
wire SPI0_CLK_OUT ;
wire SPI0_SDI_MGPIO5A_H2F_A ;
wire SPI0_SDI_MGPIO5A_H2F_B ;
wire SPI0_SDO_MGPIO6A_H2F_A ;
wire SPI0_SDO_MGPIO6A_H2F_B ;
wire SPI0_SS0_MGPIO7A_H2F_A ;
wire SPI0_SS0_MGPIO7A_H2F_B ;
wire SPI0_SS1_MGPIO8A_H2F_A ;
wire SPI0_SS1_MGPIO8A_H2F_B ;
wire SPI0_SS2_MGPIO9A_H2F_A ;
wire SPI0_SS2_MGPIO9A_H2F_B ;
wire SPI0_SS3_MGPIO10A_H2F_A ;
wire SPI0_SS3_MGPIO10A_H2F_B ;
wire SPI0_SS4_MGPIO19A_H2F_A ;
wire SPI0_SS5_MGPIO20A_H2F_A ;
wire SPI0_SS6_MGPIO21A_H2F_A ;
wire SPI0_SS7_MGPIO22A_H2F_A ;
wire SPI1_CLK_OUT ;
wire SPI1_SDI_MGPIO11A_H2F_A ;
wire SPI1_SDI_MGPIO11A_H2F_B ;
wire SPI1_SDO_MGPIO12A_H2F_A ;
wire SPI1_SDO_MGPIO12A_H2F_B ;
wire SPI1_SS0_MGPIO13A_H2F_A ;
wire SPI1_SS0_MGPIO13A_H2F_B ;
wire SPI1_SS1_MGPIO14A_H2F_A ;
wire SPI1_SS1_MGPIO14A_H2F_B ;
wire SPI1_SS2_MGPIO15A_H2F_A ;
wire SPI1_SS2_MGPIO15A_H2F_B ;
wire SPI1_SS3_MGPIO16A_H2F_A ;
wire SPI1_SS3_MGPIO16A_H2F_B ;
wire SPI1_SS4_MGPIO17A_H2F_A ;
wire SPI1_SS5_MGPIO18A_H2F_A ;
wire SPI1_SS6_MGPIO23A_H2F_A ;
wire SPI1_SS7_MGPIO24A_H2F_A ;
wire TRACECLK ;
wire TX_CLK ;
wire TX_ENF ;
wire TX_ERRF ;
wire TXCTL_EN_RIF ;
wire TXEV ;
wire WDOGTIMEOUT ;
wire F_ARREADY_HREADYOUT1 ;
wire F_AWREADY_HREADYOUT0 ;
wire F_BVALID ;
wire F_RLAST ;
wire F_RVALID ;
wire F_WREADY ;
wire MDDR_FABRIC_PREADY ;
wire MDDR_FABRIC_PSLVERR ;
wire VCC ;
wire GND ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT ;
wire DRAM_CASN ;
wire DRAM_CKE ;
wire DRAM_CLK ;
wire DRAM_CSN ;
wire DRAM_ODT ;
wire DRAM_RASN ;
wire DRAM_RSTN ;
wire DRAM_WEN ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OUT ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OUT ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OUT ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OUT ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT ;
wire MMUART0_DCD_MGPIO22B_OUT ;
wire MMUART0_DSR_MGPIO20B_OUT ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT ;
wire MMUART0_RI_MGPIO21B_OUT ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OUT ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OUT ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OUT ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT ;
wire RGMII_MDC_RMII_MDC_OUT ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT ;
wire RGMII_RX_CLK_OUT ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT ;
wire RGMII_RXD3_USBB_DATA4_OUT ;
wire RGMII_TX_CLK_OUT ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OUT ;
wire RGMII_TXD2_USBB_DATA5_OUT ;
wire RGMII_TXD3_USBB_DATA6_OUT ;
wire SPI0_SCK_USBA_XCLK_OUT ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OUT ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OUT ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OUT ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OUT ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OUT ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OUT ;
wire SPI1_SCK_OUT ;
wire SPI1_SDI_MGPIO11A_OUT ;
wire SPI1_SDO_MGPIO12A_OUT ;
wire SPI1_SS0_MGPIO13A_OUT ;
wire SPI1_SS1_MGPIO14A_OUT ;
wire SPI1_SS2_MGPIO15A_OUT ;
wire SPI1_SS3_MGPIO16A_OUT ;
wire SPI1_SS4_MGPIO17A_OUT ;
wire SPI1_SS5_MGPIO18A_OUT ;
wire SPI1_SS6_MGPIO23A_OUT ;
wire SPI1_SS7_MGPIO24A_OUT ;
wire USBC_XCLK_OUT ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OE ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OE ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OE ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OE ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OE ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OE ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OE ;
wire MMUART0_DCD_MGPIO22B_OE ;
wire MMUART0_DSR_MGPIO20B_OE ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OE ;
wire MMUART0_RI_MGPIO21B_OE ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OE ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OE ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OE ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OE ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OE ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OE ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OE ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE ;
wire RGMII_MDC_RMII_MDC_OE ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE ;
wire RGMII_RX_CLK_OE ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE ;
wire RGMII_RXD3_USBB_DATA4_OE ;
wire RGMII_TX_CLK_OE ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OE ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OE ;
wire RGMII_TXD2_USBB_DATA5_OE ;
wire RGMII_TXD3_USBB_DATA6_OE ;
wire SPI0_SCK_USBA_XCLK_OE ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OE ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OE ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OE ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OE ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OE ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OE ;
wire SPI1_SCK_OE ;
wire SPI1_SDI_MGPIO11A_OE ;
wire SPI1_SDO_MGPIO12A_OE ;
wire SPI1_SS0_MGPIO13A_OE ;
wire SPI1_SS1_MGPIO14A_OE ;
wire SPI1_SS2_MGPIO15A_OE ;
wire SPI1_SS3_MGPIO16A_OE ;
wire SPI1_SS4_MGPIO17A_OE ;
wire SPI1_SS5_MGPIO18A_OE ;
wire SPI1_SS6_MGPIO23A_OE ;
wire SPI1_SS7_MGPIO24A_OE ;
wire USBC_XCLK_OE ;
//@12:242
// @11:252
  MSS_010 MSS_ADLIB_INST (
	.CAN_RXBUS_MGPIO3A_H2F_A(CAN_RXBUS_MGPIO3A_H2F_A),
	.CAN_RXBUS_MGPIO3A_H2F_B(CAN_RXBUS_MGPIO3A_H2F_B),
	.CAN_TX_EBL_MGPIO4A_H2F_A(CAN_TX_EBL_MGPIO4A_H2F_A),
	.CAN_TX_EBL_MGPIO4A_H2F_B(CAN_TX_EBL_MGPIO4A_H2F_B),
	.CAN_TXBUS_MGPIO2A_H2F_A(CAN_TXBUS_MGPIO2A_H2F_A),
	.CAN_TXBUS_MGPIO2A_H2F_B(CAN_TXBUS_MGPIO2A_H2F_B),
	.CLK_CONFIG_APB(FIC_2_APB_M_PCLK),
	.COMMS_INT(COMMS_INT),
	.CONFIG_PRESET_N(FlashFreeze_SB_MSS_0_FIC_2_APB_M_PRESET_N),
	.EDAC_ERROR(EDAC_ERROR[7:0]),
	.F_FM0_RDATA(F_FM0_RDATA[31:0]),
	.F_FM0_READYOUT(F_FM0_READYOUT),
	.F_FM0_RESP(F_FM0_RESP),
	.F_HM0_ADDR({FIC_0_APB_M_PADDR[31:12], FlashFreeze_SB_0_FIC_0_APB_MASTER_PADDR[11:0]}),
	.F_HM0_ENABLE(FlashFreeze_SB_0_FIC_0_APB_MASTER_PENABLE),
	.F_HM0_SEL(FlashFreeze_SB_0_FIC_0_APB_MASTER_PSELx),
	.F_HM0_SIZE(F_HM0_SIZE[1:0]),
	.F_HM0_TRANS1(F_HM0_TRANS1),
	.F_HM0_WDATA({FIC_0_APB_M_PWDATA[31:8], FlashFreeze_SB_0_FIC_0_APB_MASTER_PWDATA[7:0]}),
	.F_HM0_WRITE(FlashFreeze_SB_0_FIC_0_APB_MASTER_PWRITE),
	.FAB_CHRGVBUS(FAB_CHRGVBUS),
	.FAB_DISCHRGVBUS(FAB_DISCHRGVBUS),
	.FAB_DMPULLDOWN(FAB_DMPULLDOWN),
	.FAB_DPPULLDOWN(FAB_DPPULLDOWN),
	.FAB_DRVVBUS(FAB_DRVVBUS),
	.FAB_IDPULLUP(FAB_IDPULLUP),
	.FAB_OPMODE(FAB_OPMODE[1:0]),
	.FAB_SUSPENDM(FAB_SUSPENDM),
	.FAB_TERMSEL(FAB_TERMSEL),
	.FAB_TXVALID(FAB_TXVALID),
	.FAB_VCONTROL(FAB_VCONTROL[3:0]),
	.FAB_VCONTROLLOADM(FAB_VCONTROLLOADM),
	.FAB_XCVRSEL(FAB_XCVRSEL[1:0]),
	.FAB_XDATAOUT(FAB_XDATAOUT[7:0]),
	.FACC_GLMUX_SEL(FACC_GLMUX_SEL),
	.FIC32_0_MASTER(FIC32_0_MASTER[1:0]),
	.FIC32_1_MASTER(FIC32_1_MASTER[1:0]),
	.FPGA_RESET_N(FlashFreeze_SB_MSS_0_MSS_RESET_N_M2F),
	.GTX_CLK(GTX_CLK),
	.H2F_INTERRUPT(H2F_INTERRUPT[15:0]),
	.H2F_NMI(H2F_NMI),
	.H2FCALIB(H2FCALIB),
	.I2C0_SCL_MGPIO31B_H2F_A(FlashFreeze_SB_MSS_0_I2C_0_SCL_M2F),
	.I2C0_SCL_MGPIO31B_H2F_B(FlashFreeze_SB_MSS_0_I2C_0_SCL_M2F_OE),
	.I2C0_SDA_MGPIO30B_H2F_A(FlashFreeze_SB_MSS_0_I2C_0_SDA_M2F),
	.I2C0_SDA_MGPIO30B_H2F_B(FlashFreeze_SB_MSS_0_I2C_0_SDA_M2F_OE),
	.I2C1_SCL_MGPIO1A_H2F_A(I2C1_SCL_MGPIO1A_H2F_A),
	.I2C1_SCL_MGPIO1A_H2F_B(I2C1_SCL_MGPIO1A_H2F_B),
	.I2C1_SDA_MGPIO0A_H2F_A(I2C1_SDA_MGPIO0A_H2F_A),
	.I2C1_SDA_MGPIO0A_H2F_B(I2C1_SDA_MGPIO0A_H2F_B),
	.MDCF(MDCF),
	.MDOENF(MDOENF),
	.MDOF(MDOF),
	.MMUART0_CTS_MGPIO19B_H2F_A(MMUART0_CTS_MGPIO19B_H2F_A),
	.MMUART0_CTS_MGPIO19B_H2F_B(MMUART0_CTS_MGPIO19B_H2F_B),
	.MMUART0_DCD_MGPIO22B_H2F_A(MMUART0_DCD_MGPIO22B_H2F_A),
	.MMUART0_DCD_MGPIO22B_H2F_B(MMUART0_DCD_MGPIO22B_H2F_B),
	.MMUART0_DSR_MGPIO20B_H2F_A(MMUART0_DSR_MGPIO20B_H2F_A),
	.MMUART0_DSR_MGPIO20B_H2F_B(MMUART0_DSR_MGPIO20B_H2F_B),
	.MMUART0_DTR_MGPIO18B_H2F_A(MMUART0_DTR_MGPIO18B_H2F_A),
	.MMUART0_DTR_MGPIO18B_H2F_B(MMUART0_DTR_MGPIO18B_H2F_B),
	.MMUART0_RI_MGPIO21B_H2F_A(MMUART0_RI_MGPIO21B_H2F_A),
	.MMUART0_RI_MGPIO21B_H2F_B(MMUART0_RI_MGPIO21B_H2F_B),
	.MMUART0_RTS_MGPIO17B_H2F_A(MMUART0_RTS_MGPIO17B_H2F_A),
	.MMUART0_RTS_MGPIO17B_H2F_B(MMUART0_RTS_MGPIO17B_H2F_B),
	.MMUART0_RXD_MGPIO28B_H2F_A(MMUART0_RXD_MGPIO28B_H2F_A),
	.MMUART0_RXD_MGPIO28B_H2F_B(MMUART0_RXD_MGPIO28B_H2F_B),
	.MMUART0_SCK_MGPIO29B_H2F_A(MMUART0_SCK_MGPIO29B_H2F_A),
	.MMUART0_SCK_MGPIO29B_H2F_B(MMUART0_SCK_MGPIO29B_H2F_B),
	.MMUART0_TXD_MGPIO27B_H2F_A(MMUART0_TXD_MGPIO27B_H2F_A),
	.MMUART0_TXD_MGPIO27B_H2F_B(MMUART0_TXD_MGPIO27B_H2F_B),
	.MMUART1_DTR_MGPIO12B_H2F_A(MMUART1_DTR_MGPIO12B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_A(MMUART1_RTS_MGPIO11B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_B(MMUART1_RTS_MGPIO11B_H2F_B),
	.MMUART1_RXD_MGPIO26B_H2F_A(MMUART1_RXD_MGPIO26B_H2F_A),
	.MMUART1_RXD_MGPIO26B_H2F_B(MMUART1_RXD_MGPIO26B_H2F_B),
	.MMUART1_SCK_MGPIO25B_H2F_A(MMUART1_SCK_MGPIO25B_H2F_A),
	.MMUART1_SCK_MGPIO25B_H2F_B(MMUART1_SCK_MGPIO25B_H2F_B),
	.MMUART1_TXD_MGPIO24B_H2F_A(MMUART1_TXD_MGPIO24B_H2F_A),
	.MMUART1_TXD_MGPIO24B_H2F_B(MMUART1_TXD_MGPIO24B_H2F_B),
	.MPLL_LOCK(MPLL_LOCK),
	.PER2_FABRIC_PADDR(FIC_2_APB_M_PADDR[15:2]),
	.PER2_FABRIC_PENABLE(FIC_2_APB_M_PENABLE),
	.PER2_FABRIC_PSEL(FIC_2_APB_M_PSEL),
	.PER2_FABRIC_PWDATA(FIC_2_APB_M_PWDATA[31:0]),
	.PER2_FABRIC_PWRITE(FIC_2_APB_M_PWRITE),
	.RTC_MATCH(RTC_MATCH),
	.SLEEPDEEP(SLEEPDEEP),
	.SLEEPHOLDACK(SLEEPHOLDACK),
	.SLEEPING(SLEEPING),
	.SMBALERT_NO0(SMBALERT_NO0),
	.SMBALERT_NO1(SMBALERT_NO1),
	.SMBSUS_NO0(SMBSUS_NO0),
	.SMBSUS_NO1(SMBSUS_NO1),
	.SPI0_CLK_OUT(SPI0_CLK_OUT),
	.SPI0_SDI_MGPIO5A_H2F_A(SPI0_SDI_MGPIO5A_H2F_A),
	.SPI0_SDI_MGPIO5A_H2F_B(SPI0_SDI_MGPIO5A_H2F_B),
	.SPI0_SDO_MGPIO6A_H2F_A(SPI0_SDO_MGPIO6A_H2F_A),
	.SPI0_SDO_MGPIO6A_H2F_B(SPI0_SDO_MGPIO6A_H2F_B),
	.SPI0_SS0_MGPIO7A_H2F_A(SPI0_SS0_MGPIO7A_H2F_A),
	.SPI0_SS0_MGPIO7A_H2F_B(SPI0_SS0_MGPIO7A_H2F_B),
	.SPI0_SS1_MGPIO8A_H2F_A(SPI0_SS1_MGPIO8A_H2F_A),
	.SPI0_SS1_MGPIO8A_H2F_B(SPI0_SS1_MGPIO8A_H2F_B),
	.SPI0_SS2_MGPIO9A_H2F_A(SPI0_SS2_MGPIO9A_H2F_A),
	.SPI0_SS2_MGPIO9A_H2F_B(SPI0_SS2_MGPIO9A_H2F_B),
	.SPI0_SS3_MGPIO10A_H2F_A(SPI0_SS3_MGPIO10A_H2F_A),
	.SPI0_SS3_MGPIO10A_H2F_B(SPI0_SS3_MGPIO10A_H2F_B),
	.SPI0_SS4_MGPIO19A_H2F_A(SPI0_SS4_MGPIO19A_H2F_A),
	.SPI0_SS5_MGPIO20A_H2F_A(SPI0_SS5_MGPIO20A_H2F_A),
	.SPI0_SS6_MGPIO21A_H2F_A(SPI0_SS6_MGPIO21A_H2F_A),
	.SPI0_SS7_MGPIO22A_H2F_A(SPI0_SS7_MGPIO22A_H2F_A),
	.SPI1_CLK_OUT(SPI1_CLK_OUT),
	.SPI1_SDI_MGPIO11A_H2F_A(SPI1_SDI_MGPIO11A_H2F_A),
	.SPI1_SDI_MGPIO11A_H2F_B(SPI1_SDI_MGPIO11A_H2F_B),
	.SPI1_SDO_MGPIO12A_H2F_A(SPI1_SDO_MGPIO12A_H2F_A),
	.SPI1_SDO_MGPIO12A_H2F_B(SPI1_SDO_MGPIO12A_H2F_B),
	.SPI1_SS0_MGPIO13A_H2F_A(SPI1_SS0_MGPIO13A_H2F_A),
	.SPI1_SS0_MGPIO13A_H2F_B(SPI1_SS0_MGPIO13A_H2F_B),
	.SPI1_SS1_MGPIO14A_H2F_A(SPI1_SS1_MGPIO14A_H2F_A),
	.SPI1_SS1_MGPIO14A_H2F_B(SPI1_SS1_MGPIO14A_H2F_B),
	.SPI1_SS2_MGPIO15A_H2F_A(SPI1_SS2_MGPIO15A_H2F_A),
	.SPI1_SS2_MGPIO15A_H2F_B(SPI1_SS2_MGPIO15A_H2F_B),
	.SPI1_SS3_MGPIO16A_H2F_A(SPI1_SS3_MGPIO16A_H2F_A),
	.SPI1_SS3_MGPIO16A_H2F_B(SPI1_SS3_MGPIO16A_H2F_B),
	.SPI1_SS4_MGPIO17A_H2F_A(SPI1_SS4_MGPIO17A_H2F_A),
	.SPI1_SS5_MGPIO18A_H2F_A(SPI1_SS5_MGPIO18A_H2F_A),
	.SPI1_SS6_MGPIO23A_H2F_A(SPI1_SS6_MGPIO23A_H2F_A),
	.SPI1_SS7_MGPIO24A_H2F_A(SPI1_SS7_MGPIO24A_H2F_A),
	.TCGF(TCGF[9:0]),
	.TRACECLK(TRACECLK),
	.TRACEDATA(TRACEDATA[3:0]),
	.TX_CLK(TX_CLK),
	.TX_ENF(TX_ENF),
	.TX_ERRF(TX_ERRF),
	.TXCTL_EN_RIF(TXCTL_EN_RIF),
	.TXD_RIF(TXD_RIF[3:0]),
	.TXDF(TXDF[7:0]),
	.TXEV(TXEV),
	.WDOGTIMEOUT(WDOGTIMEOUT),
	.F_ARREADY_HREADYOUT1(F_ARREADY_HREADYOUT1),
	.F_AWREADY_HREADYOUT0(F_AWREADY_HREADYOUT0),
	.F_BID(F_BID[3:0]),
	.F_BRESP_HRESP0(F_BRESP_HRESP0[1:0]),
	.F_BVALID(F_BVALID),
	.F_RDATA_HRDATA01(F_RDATA_HRDATA01[63:0]),
	.F_RID(F_RID[3:0]),
	.F_RLAST(F_RLAST),
	.F_RRESP_HRESP1(F_RRESP_HRESP1[1:0]),
	.F_RVALID(F_RVALID),
	.F_WREADY(F_WREADY),
	.MDDR_FABRIC_PRDATA(MDDR_FABRIC_PRDATA[15:0]),
	.MDDR_FABRIC_PREADY(MDDR_FABRIC_PREADY),
	.MDDR_FABRIC_PSLVERR(MDDR_FABRIC_PSLVERR),
	.CAN_RXBUS_F2H_SCP(VCC),
	.CAN_TX_EBL_F2H_SCP(VCC),
	.CAN_TXBUS_F2H_SCP(VCC),
	.COLF(VCC),
	.CRSF(VCC),
	.F2_DMAREADY({VCC, VCC}),
	.F2H_INTERRUPT({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F2HCALIB(VCC),
	.F_DMAREADY({VCC, VCC}),
	.F_FM0_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_ENABLE(GND),
	.F_FM0_MASTLOCK(GND),
	.F_FM0_READY(VCC),
	.F_FM0_SEL(GND),
	.F_FM0_SIZE({GND, GND}),
	.F_FM0_TRANS1(GND),
	.F_FM0_WDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_WRITE(GND),
	.F_HM0_RDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_HM0_READY(VCC),
	.F_HM0_RESP(GND),
	.FAB_AVALID(VCC),
	.FAB_HOSTDISCON(VCC),
	.FAB_IDDIG(VCC),
	.FAB_LINESTATE({VCC, VCC}),
	.FAB_M3_RESET_N(VCC),
	.FAB_PLL_LOCK(MX2_0_Y),
	.FAB_RXACTIVE(VCC),
	.FAB_RXERROR(VCC),
	.FAB_RXVALID(VCC),
	.FAB_RXVALIDH(GND),
	.FAB_SESSEND(VCC),
	.FAB_TXREADY(VCC),
	.FAB_VBUSVALID(VCC),
	.FAB_VSTATUS({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.FAB_XDATAIN({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.GTX_CLKPF(VCC),
	.I2C0_BCLK(VCC),
	.I2C0_SCL_F2H_SCP(BIBUF_1_Y),
	.I2C0_SDA_F2H_SCP(BIBUF_0_Y),
	.I2C1_BCLK(VCC),
	.I2C1_SCL_F2H_SCP(VCC),
	.I2C1_SDA_F2H_SCP(VCC),
	.MDIF(VCC),
	.MGPIO0A_F2H_GPIN(GND),
	.MGPIO10A_F2H_GPIN(VCC),
	.MGPIO11A_F2H_GPIN(VCC),
	.MGPIO11B_F2H_GPIN(VCC),
	.MGPIO12A_F2H_GPIN(VCC),
	.MGPIO13A_F2H_GPIN(VCC),
	.MGPIO14A_F2H_GPIN(VCC),
	.MGPIO15A_F2H_GPIN(VCC),
	.MGPIO16A_F2H_GPIN(VCC),
	.MGPIO17B_F2H_GPIN(VCC),
	.MGPIO18B_F2H_GPIN(VCC),
	.MGPIO19B_F2H_GPIN(VCC),
	.MGPIO1A_F2H_GPIN(FF_Entry_SW_c),
	.MGPIO20B_F2H_GPIN(VCC),
	.MGPIO21B_F2H_GPIN(VCC),
	.MGPIO22B_F2H_GPIN(VCC),
	.MGPIO24B_F2H_GPIN(VCC),
	.MGPIO25B_F2H_GPIN(VCC),
	.MGPIO26B_F2H_GPIN(VCC),
	.MGPIO27B_F2H_GPIN(VCC),
	.MGPIO28B_F2H_GPIN(VCC),
	.MGPIO29B_F2H_GPIN(VCC),
	.MGPIO2A_F2H_GPIN(VCC),
	.MGPIO30B_F2H_GPIN(VCC),
	.MGPIO31B_F2H_GPIN(VCC),
	.MGPIO3A_F2H_GPIN(VCC),
	.MGPIO4A_F2H_GPIN(VCC),
	.MGPIO5A_F2H_GPIN(VCC),
	.MGPIO6A_F2H_GPIN(VCC),
	.MGPIO7A_F2H_GPIN(VCC),
	.MGPIO8A_F2H_GPIN(VCC),
	.MGPIO9A_F2H_GPIN(VCC),
	.MMUART0_CTS_F2H_SCP(VCC),
	.MMUART0_DCD_F2H_SCP(VCC),
	.MMUART0_DSR_F2H_SCP(VCC),
	.MMUART0_DTR_F2H_SCP(VCC),
	.MMUART0_RI_F2H_SCP(VCC),
	.MMUART0_RTS_F2H_SCP(VCC),
	.MMUART0_RXD_F2H_SCP(VCC),
	.MMUART0_SCK_F2H_SCP(VCC),
	.MMUART0_TXD_F2H_SCP(VCC),
	.MMUART1_CTS_F2H_SCP(VCC),
	.MMUART1_DCD_F2H_SCP(VCC),
	.MMUART1_DSR_F2H_SCP(VCC),
	.MMUART1_RI_F2H_SCP(VCC),
	.MMUART1_RTS_F2H_SCP(VCC),
	.MMUART1_RXD_F2H_SCP(VCC),
	.MMUART1_SCK_F2H_SCP(VCC),
	.MMUART1_TXD_F2H_SCP(VCC),
	.PER2_FABRIC_PRDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.PER2_FABRIC_PREADY(VCC),
	.PER2_FABRIC_PSLVERR(GND),
	.RCGF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.RX_CLKPF(VCC),
	.RX_DVF(VCC),
	.RX_ERRF(VCC),
	.RX_EV(VCC),
	.RXDF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.SLEEPHOLDREQ(GND),
	.SMBALERT_NI0(VCC),
	.SMBALERT_NI1(VCC),
	.SMBSUS_NI0(VCC),
	.SMBSUS_NI1(VCC),
	.SPI0_CLK_IN(VCC),
	.SPI0_SDI_F2H_SCP(VCC),
	.SPI0_SDO_F2H_SCP(VCC),
	.SPI0_SS0_F2H_SCP(VCC),
	.SPI0_SS1_F2H_SCP(VCC),
	.SPI0_SS2_F2H_SCP(VCC),
	.SPI0_SS3_F2H_SCP(VCC),
	.SPI1_CLK_IN(VCC),
	.SPI1_SDI_F2H_SCP(VCC),
	.SPI1_SDO_F2H_SCP(VCC),
	.SPI1_SS0_F2H_SCP(VCC),
	.SPI1_SS1_F2H_SCP(VCC),
	.SPI1_SS2_F2H_SCP(VCC),
	.SPI1_SS3_F2H_SCP(VCC),
	.TX_CLKPF(VCC),
	.USER_MSS_GPIO_RESET_N(VCC),
	.USER_MSS_RESET_N(VCC),
	.XCLK_FAB(VCC),
	.CLK_BASE(FlashFreeze_SB_0_GL0),
	.CLK_MDDR_APB(VCC),
	.F_ARADDR_HADDR1({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_ARBURST_HTRANS1({GND, GND}),
	.F_ARID_HSEL1({GND, GND, GND, GND}),
	.F_ARLEN_HBURST1({GND, GND, GND, GND}),
	.F_ARLOCK_HMASTLOCK1({GND, GND}),
	.F_ARSIZE_HSIZE1({GND, GND}),
	.F_ARVALID_HWRITE1(GND),
	.F_AWADDR_HADDR0({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_AWBURST_HTRANS0({GND, GND}),
	.F_AWID_HSEL0({GND, GND, GND, GND}),
	.F_AWLEN_HBURST0({GND, GND, GND, GND}),
	.F_AWLOCK_HMASTLOCK0({GND, GND}),
	.F_AWSIZE_HSIZE0({GND, GND}),
	.F_AWVALID_HWRITE0(GND),
	.F_BREADY(GND),
	.F_RMW_AXI(GND),
	.F_RREADY(GND),
	.F_WDATA_HWDATA01({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_WID_HREADY01({GND, GND, GND, GND}),
	.F_WLAST(GND),
	.F_WSTRB({GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_WVALID(GND),
	.FPGA_MDDR_ARESET_N(VCC),
	.MDDR_FABRIC_PADDR({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PENABLE(VCC),
	.MDDR_FABRIC_PSEL(VCC),
	.MDDR_FABRIC_PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PWRITE(VCC),
	.PRESET_N(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_IN(GND),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_IN(GND),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_IN(GND),
	.DM_IN({GND, GND, GND}),
	.DRAM_DQ_IN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DRAM_DQS_IN({GND, GND, GND}),
	.DRAM_FIFO_WE_IN({GND, GND}),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_IN(GND),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_IN(GND),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_IN(GND),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_IN(GND),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_IN(GND),
	.MMUART0_DCD_MGPIO22B_IN(GND),
	.MMUART0_DSR_MGPIO20B_IN(GND),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_IN(GND),
	.MMUART0_RI_MGPIO21B_IN(GND),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_IN(GND),
	.MMUART0_RXD_USBC_STP_MGPIO28B_IN(GND),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_IN(GND),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_IN(GND),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_IN(GND),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_IN(GND),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_IN(GND),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_IN(GND),
	.RGMII_MDC_RMII_MDC_IN(GND),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_IN(GND),
	.RGMII_RX_CLK_IN(GND),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_IN(GND),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_IN(GND),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_IN(GND),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_IN(GND),
	.RGMII_RXD3_USBB_DATA4_IN(GND),
	.RGMII_TX_CLK_IN(GND),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_IN(GND),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_IN(GND),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_IN(GND),
	.RGMII_TXD2_USBB_DATA5_IN(GND),
	.RGMII_TXD3_USBB_DATA6_IN(GND),
	.SPI0_SCK_USBA_XCLK_IN(GND),
	.SPI0_SDI_USBA_DIR_MGPIO5A_IN(GND),
	.SPI0_SDO_USBA_STP_MGPIO6A_IN(GND),
	.SPI0_SS0_USBA_NXT_MGPIO7A_IN(GND),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_IN(GND),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_IN(GND),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_IN(GND),
	.SPI1_SCK_IN(GND),
	.SPI1_SDI_MGPIO11A_IN(GND),
	.SPI1_SDO_MGPIO12A_IN(GND),
	.SPI1_SS0_MGPIO13A_IN(GND),
	.SPI1_SS1_MGPIO14A_IN(GND),
	.SPI1_SS2_MGPIO15A_IN(GND),
	.SPI1_SS3_MGPIO16A_IN(GND),
	.SPI1_SS4_MGPIO17A_IN(GND),
	.SPI1_SS5_MGPIO18A_IN(GND),
	.SPI1_SS6_MGPIO23A_IN(GND),
	.SPI1_SS7_MGPIO24A_IN(GND),
	.USBC_XCLK_IN(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT(CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT(CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT),
	.DRAM_ADDR(DRAM_ADDR[15:0]),
	.DRAM_BA(DRAM_BA[2:0]),
	.DRAM_CASN(DRAM_CASN),
	.DRAM_CKE(DRAM_CKE),
	.DRAM_CLK(DRAM_CLK),
	.DRAM_CSN(DRAM_CSN),
	.DRAM_DM_RDQS_OUT(DRAM_DM_RDQS_OUT[2:0]),
	.DRAM_DQ_OUT(DRAM_DQ_OUT[17:0]),
	.DRAM_DQS_OUT(DRAM_DQS_OUT[2:0]),
	.DRAM_FIFO_WE_OUT(DRAM_FIFO_WE_OUT[1:0]),
	.DRAM_ODT(DRAM_ODT),
	.DRAM_RASN(DRAM_RASN),
	.DRAM_RSTN(DRAM_RSTN),
	.DRAM_WEN(DRAM_WEN),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OUT(I2C0_SCL_USBC_DATA1_MGPIO31B_OUT),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OUT(I2C0_SDA_USBC_DATA0_MGPIO30B_OUT),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OUT(I2C1_SCL_USBA_DATA4_MGPIO1A_OUT),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OUT(I2C1_SDA_USBA_DATA3_MGPIO0A_OUT),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT(MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT),
	.MMUART0_DCD_MGPIO22B_OUT(MMUART0_DCD_MGPIO22B_OUT),
	.MMUART0_DSR_MGPIO20B_OUT(MMUART0_DSR_MGPIO20B_OUT),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT(MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT),
	.MMUART0_RI_MGPIO21B_OUT(MMUART0_RI_MGPIO21B_OUT),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT(MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OUT(MMUART0_RXD_USBC_STP_MGPIO28B_OUT),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OUT(MMUART0_SCK_USBC_NXT_MGPIO29B_OUT),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OUT(MMUART0_TXD_USBC_DIR_MGPIO27B_OUT),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT(MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT(MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT(MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT),
	.RGMII_MDC_RMII_MDC_OUT(RGMII_MDC_RMII_MDC_OUT),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT),
	.RGMII_RX_CLK_OUT(RGMII_RX_CLK_OUT),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT),
	.RGMII_RXD3_USBB_DATA4_OUT(RGMII_RXD3_USBB_DATA4_OUT),
	.RGMII_TX_CLK_OUT(RGMII_TX_CLK_OUT),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT(RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OUT(RGMII_TXD1_RMII_TXD1_USBB_STP_OUT),
	.RGMII_TXD2_USBB_DATA5_OUT(RGMII_TXD2_USBB_DATA5_OUT),
	.RGMII_TXD3_USBB_DATA6_OUT(RGMII_TXD3_USBB_DATA6_OUT),
	.SPI0_SCK_USBA_XCLK_OUT(SPI0_SCK_USBA_XCLK_OUT),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OUT(SPI0_SDI_USBA_DIR_MGPIO5A_OUT),
	.SPI0_SDO_USBA_STP_MGPIO6A_OUT(SPI0_SDO_USBA_STP_MGPIO6A_OUT),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OUT(SPI0_SS0_USBA_NXT_MGPIO7A_OUT),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OUT(SPI0_SS1_USBA_DATA5_MGPIO8A_OUT),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OUT(SPI0_SS2_USBA_DATA6_MGPIO9A_OUT),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OUT(SPI0_SS3_USBA_DATA7_MGPIO10A_OUT),
	.SPI1_SCK_OUT(SPI1_SCK_OUT),
	.SPI1_SDI_MGPIO11A_OUT(SPI1_SDI_MGPIO11A_OUT),
	.SPI1_SDO_MGPIO12A_OUT(SPI1_SDO_MGPIO12A_OUT),
	.SPI1_SS0_MGPIO13A_OUT(SPI1_SS0_MGPIO13A_OUT),
	.SPI1_SS1_MGPIO14A_OUT(SPI1_SS1_MGPIO14A_OUT),
	.SPI1_SS2_MGPIO15A_OUT(SPI1_SS2_MGPIO15A_OUT),
	.SPI1_SS3_MGPIO16A_OUT(SPI1_SS3_MGPIO16A_OUT),
	.SPI1_SS4_MGPIO17A_OUT(SPI1_SS4_MGPIO17A_OUT),
	.SPI1_SS5_MGPIO18A_OUT(SPI1_SS5_MGPIO18A_OUT),
	.SPI1_SS6_MGPIO23A_OUT(SPI1_SS6_MGPIO23A_OUT),
	.SPI1_SS7_MGPIO24A_OUT(SPI1_SS7_MGPIO24A_OUT),
	.USBC_XCLK_OUT(USBC_XCLK_OUT),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OE(CAN_RXBUS_USBA_DATA1_MGPIO3A_OE),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OE(CAN_TXBUS_USBA_DATA0_MGPIO2A_OE),
	.DM_OE(DM_OE[2:0]),
	.DRAM_DQ_OE(DRAM_DQ_OE[17:0]),
	.DRAM_DQS_OE(DRAM_DQS_OE[2:0]),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OE(I2C0_SCL_USBC_DATA1_MGPIO31B_OE),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OE(I2C0_SDA_USBC_DATA0_MGPIO30B_OE),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OE(I2C1_SCL_USBA_DATA4_MGPIO1A_OE),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OE(I2C1_SDA_USBA_DATA3_MGPIO0A_OE),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OE(MMUART0_CTS_USBC_DATA7_MGPIO19B_OE),
	.MMUART0_DCD_MGPIO22B_OE(MMUART0_DCD_MGPIO22B_OE),
	.MMUART0_DSR_MGPIO20B_OE(MMUART0_DSR_MGPIO20B_OE),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OE(MMUART0_DTR_USBC_DATA6_MGPIO18B_OE),
	.MMUART0_RI_MGPIO21B_OE(MMUART0_RI_MGPIO21B_OE),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OE(MMUART0_RTS_USBC_DATA5_MGPIO17B_OE),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OE(MMUART0_RXD_USBC_STP_MGPIO28B_OE),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OE(MMUART0_SCK_USBC_NXT_MGPIO29B_OE),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OE(MMUART0_TXD_USBC_DIR_MGPIO27B_OE),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OE(MMUART1_RXD_USBC_DATA3_MGPIO26B_OE),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OE(MMUART1_SCK_USBC_DATA4_MGPIO25B_OE),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OE(MMUART1_TXD_USBC_DATA2_MGPIO24B_OE),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE),
	.RGMII_MDC_RMII_MDC_OE(RGMII_MDC_RMII_MDC_OE),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE),
	.RGMII_RX_CLK_OE(RGMII_RX_CLK_OE),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE),
	.RGMII_RXD3_USBB_DATA4_OE(RGMII_RXD3_USBB_DATA4_OE),
	.RGMII_TX_CLK_OE(RGMII_TX_CLK_OE),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OE(RGMII_TXD0_RMII_TXD0_USBB_DIR_OE),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OE(RGMII_TXD1_RMII_TXD1_USBB_STP_OE),
	.RGMII_TXD2_USBB_DATA5_OE(RGMII_TXD2_USBB_DATA5_OE),
	.RGMII_TXD3_USBB_DATA6_OE(RGMII_TXD3_USBB_DATA6_OE),
	.SPI0_SCK_USBA_XCLK_OE(SPI0_SCK_USBA_XCLK_OE),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OE(SPI0_SDI_USBA_DIR_MGPIO5A_OE),
	.SPI0_SDO_USBA_STP_MGPIO6A_OE(SPI0_SDO_USBA_STP_MGPIO6A_OE),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OE(SPI0_SS0_USBA_NXT_MGPIO7A_OE),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OE(SPI0_SS1_USBA_DATA5_MGPIO8A_OE),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OE(SPI0_SS2_USBA_DATA6_MGPIO9A_OE),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OE(SPI0_SS3_USBA_DATA7_MGPIO10A_OE),
	.SPI1_SCK_OE(SPI1_SCK_OE),
	.SPI1_SDI_MGPIO11A_OE(SPI1_SDI_MGPIO11A_OE),
	.SPI1_SDO_MGPIO12A_OE(SPI1_SDO_MGPIO12A_OE),
	.SPI1_SS0_MGPIO13A_OE(SPI1_SS0_MGPIO13A_OE),
	.SPI1_SS1_MGPIO14A_OE(SPI1_SS1_MGPIO14A_OE),
	.SPI1_SS2_MGPIO15A_OE(SPI1_SS2_MGPIO15A_OE),
	.SPI1_SS3_MGPIO16A_OE(SPI1_SS3_MGPIO16A_OE),
	.SPI1_SS4_MGPIO17A_OE(SPI1_SS4_MGPIO17A_OE),
	.SPI1_SS5_MGPIO18A_OE(SPI1_SS5_MGPIO18A_OE),
	.SPI1_SS6_MGPIO23A_OE(SPI1_SS6_MGPIO23A_OE),
	.SPI1_SS7_MGPIO24A_OE(SPI1_SS7_MGPIO24A_OE),
	.USBC_XCLK_OE(USBC_XCLK_OE)
);
defparam MSS_ADLIB_INST.INIT=1438'h0000300C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F00000000F000000000000000000000000000000007FFFFFFFB000001007C33C000000006092C0104003FFFFE4000000000000000000000F0E01C000001825DE4010842108421000001FE34001FF8000000400000000020091007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.ACT_UBITS=56'hFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.MEMORYFILE="ENVM_init.mem";
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_FREQ=0.0;
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_MODE="";
defparam MSS_ADLIB_INST.DDR_CLK_FREQ=100.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FlashFreeze_SB_MSS */

module FlashFreeze_SB (
  FlashFreeze_SB_0_FIC_0_APB_MASTER_PADDR,
  FlashFreeze_SB_0_FIC_0_APB_MASTER_PWDATA,
  FlashFreeze_SB_0_FIC_0_APB_MASTER_PENABLE,
  FlashFreeze_SB_0_FIC_0_APB_MASTER_PSELx,
  FlashFreeze_SB_0_FIC_0_APB_MASTER_PWRITE,
  FF_Entry_SW_c,
  SYSRESET_0_POWER_ON_RESET_N_1,
  OSC_C0_0_RCOSC_25_50MHZ_O2F,
  INIT_DONE,
  INIT_DONE_arst,
  FlashFreeze_SB_0_GL0,
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC,
  XCLK_c,
  FlashFreeze_SB_0_FF_TO_START,
  FlashFreeze_SB_0_FF_DONE,
  FlashFreeze_SB_0_LOCK,
  SDA,
  SCL
)
;
output [11:0] FlashFreeze_SB_0_FIC_0_APB_MASTER_PADDR ;
output [7:0] FlashFreeze_SB_0_FIC_0_APB_MASTER_PWDATA ;
output FlashFreeze_SB_0_FIC_0_APB_MASTER_PENABLE ;
output FlashFreeze_SB_0_FIC_0_APB_MASTER_PSELx ;
output FlashFreeze_SB_0_FIC_0_APB_MASTER_PWRITE ;
input FF_Entry_SW_c ;
input SYSRESET_0_POWER_ON_RESET_N_1 ;
input OSC_C0_0_RCOSC_25_50MHZ_O2F ;
output INIT_DONE ;
output INIT_DONE_arst ;
output FlashFreeze_SB_0_GL0 ;
input OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
output XCLK_c ;
output FlashFreeze_SB_0_FF_TO_START ;
output FlashFreeze_SB_0_FF_DONE ;
output FlashFreeze_SB_0_LOCK ;
inout SDA /* synthesis syn_tristate = 1 */ ;
inout SCL /* synthesis syn_tristate = 1 */ ;
wire FlashFreeze_SB_0_FIC_0_APB_MASTER_PENABLE ;
wire FlashFreeze_SB_0_FIC_0_APB_MASTER_PSELx ;
wire FlashFreeze_SB_0_FIC_0_APB_MASTER_PWRITE ;
wire FF_Entry_SW_c ;
wire SYSRESET_0_POWER_ON_RESET_N_1 ;
wire OSC_C0_0_RCOSC_25_50MHZ_O2F ;
wire INIT_DONE ;
wire INIT_DONE_arst ;
wire FlashFreeze_SB_0_GL0 ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire XCLK_c ;
wire FlashFreeze_SB_0_FF_TO_START ;
wire FlashFreeze_SB_0_FF_DONE ;
wire FlashFreeze_SB_0_LOCK ;
wire SDA ;
wire SCL ;
wire BIBUF_1_Y ;
wire FlashFreeze_SB_MSS_0_I2C_0_SCL_M2F ;
wire FlashFreeze_SB_MSS_0_I2C_0_SCL_M2F_OE ;
wire BIBUF_0_Y ;
wire FlashFreeze_SB_MSS_0_I2C_0_SDA_M2F ;
wire FlashFreeze_SB_MSS_0_I2C_0_SDA_M2F_OE ;
wire MX2_0_Y ;
wire VCC ;
wire CCC_0_GL1 ;
wire FlashFreeze_SB_MSS_0_FIC_2_APB_M_PRESET_N ;
wire FlashFreeze_SB_MSS_0_MSS_RESET_N_M2F ;
wire GND ;
// @12:193
  BIBUF BIBUF_1 (
	.Y(BIBUF_1_Y),
	.PAD(SCL),
	.D(FlashFreeze_SB_MSS_0_I2C_0_SCL_M2F),
	.E(FlashFreeze_SB_MSS_0_I2C_0_SCL_M2F_OE)
);
// @12:182
  BIBUF BIBUF_0 (
	.Y(BIBUF_0_Y),
	.PAD(SDA),
	.D(FlashFreeze_SB_MSS_0_I2C_0_SDA_M2F),
	.E(FlashFreeze_SB_MSS_0_I2C_0_SDA_M2F_OE)
);
//@39:225
// @12:278
  MX2 MX2_0 (
	.Y(MX2_0_Y),
	.A(FlashFreeze_SB_0_LOCK),
	.B(VCC),
	.S(FlashFreeze_SB_0_FF_DONE)
);
// @12:235
  FLASH_FREEZE FLASH_FREEZE_0 (
	.FF_TO_START(FlashFreeze_SB_0_FF_TO_START),
	.FF_DONE(FlashFreeze_SB_0_FF_DONE)
);
// @12:173
  AND2 AND2_0 (
	.Y(XCLK_c),
	.A(CCC_0_GL1),
	.B(MX2_0_Y)
);
// @12:204
  FlashFreeze_SB_CCC_0_FCCC CCC_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.FlashFreeze_SB_0_LOCK(FlashFreeze_SB_0_LOCK),
	.CCC_0_GL1(CCC_0_GL1),
	.FlashFreeze_SB_0_GL0(FlashFreeze_SB_0_GL0),
	.FlashFreeze_SB_0_FF_DONE(FlashFreeze_SB_0_FF_DONE)
);
// @12:216
  CORERESET_FF_0 CORERESET_FF_0_0 (
	.INIT_DONE_arst(INIT_DONE_arst),
	.INIT_DONE(INIT_DONE),
	.FlashFreeze_SB_0_GL0(FlashFreeze_SB_0_GL0),
	.OSC_C0_0_RCOSC_25_50MHZ_O2F(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.FlashFreeze_SB_0_FF_DONE(FlashFreeze_SB_0_FF_DONE),
	.FlashFreeze_SB_MSS_0_FIC_2_APB_M_PRESET_N(FlashFreeze_SB_MSS_0_FIC_2_APB_M_PRESET_N),
	.FlashFreeze_SB_MSS_0_MSS_RESET_N_M2F(FlashFreeze_SB_MSS_0_MSS_RESET_N_M2F),
	.SYSRESET_0_POWER_ON_RESET_N_1(SYSRESET_0_POWER_ON_RESET_N_1)
);
// @12:242
  FlashFreeze_SB_MSS FlashFreeze_SB_MSS_0 (
	.FlashFreeze_SB_0_FIC_0_APB_MASTER_PWDATA(FlashFreeze_SB_0_FIC_0_APB_MASTER_PWDATA[7:0]),
	.FlashFreeze_SB_0_FIC_0_APB_MASTER_PADDR(FlashFreeze_SB_0_FIC_0_APB_MASTER_PADDR[11:0]),
	.FlashFreeze_SB_0_GL0(FlashFreeze_SB_0_GL0),
	.FF_Entry_SW_c(FF_Entry_SW_c),
	.BIBUF_0_Y(BIBUF_0_Y),
	.BIBUF_1_Y(BIBUF_1_Y),
	.MX2_0_Y(MX2_0_Y),
	.FlashFreeze_SB_MSS_0_I2C_0_SDA_M2F_OE(FlashFreeze_SB_MSS_0_I2C_0_SDA_M2F_OE),
	.FlashFreeze_SB_MSS_0_I2C_0_SDA_M2F(FlashFreeze_SB_MSS_0_I2C_0_SDA_M2F),
	.FlashFreeze_SB_MSS_0_I2C_0_SCL_M2F_OE(FlashFreeze_SB_MSS_0_I2C_0_SCL_M2F_OE),
	.FlashFreeze_SB_MSS_0_I2C_0_SCL_M2F(FlashFreeze_SB_MSS_0_I2C_0_SCL_M2F),
	.FlashFreeze_SB_MSS_0_MSS_RESET_N_M2F(FlashFreeze_SB_MSS_0_MSS_RESET_N_M2F),
	.FlashFreeze_SB_0_FIC_0_APB_MASTER_PWRITE(FlashFreeze_SB_0_FIC_0_APB_MASTER_PWRITE),
	.FlashFreeze_SB_0_FIC_0_APB_MASTER_PSELx(FlashFreeze_SB_0_FIC_0_APB_MASTER_PSELx),
	.FlashFreeze_SB_0_FIC_0_APB_MASTER_PENABLE(FlashFreeze_SB_0_FIC_0_APB_MASTER_PENABLE),
	.FlashFreeze_SB_MSS_0_FIC_2_APB_M_PRESET_N(FlashFreeze_SB_MSS_0_FIC_2_APB_M_PRESET_N)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FlashFreeze_SB */

module led_blink (
  led_c_0,
  FlashFreeze_SB_0_GL0,
  MX2_0_Y_arst,
  CO0
)
;
output led_c_0 ;
input FlashFreeze_SB_0_GL0 ;
input MX2_0_Y_arst ;
output CO0 ;
wire led_c_0 ;
wire FlashFreeze_SB_0_GL0 ;
wire MX2_0_Y_arst ;
wire CO0 ;
wire [26:0] counter_Z;
wire [26:0] counter_3_Z;
wire [1:1] led_RNO_Z;
wire clkout_Z ;
wire clkout_0 ;
wire CO0_i ;
wire VCC ;
wire clkout_1_Z ;
wire GND ;
wire un6_counter_1_cry_8_S ;
wire un6_counter_1_cry_7_S ;
wire un6_counter_1_cry_6_S ;
wire un6_counter_1_cry_5_S ;
wire un6_counter_1_cry_4_S ;
wire un6_counter_1_cry_3_S ;
wire un6_counter_1_cry_2_S ;
wire un6_counter_1_cry_1_S ;
wire un6_counter_1_cry_23_S ;
wire un6_counter_1_cry_22_S ;
wire un6_counter_1_cry_21_S ;
wire un6_counter_1_cry_20_S ;
wire un6_counter_1_cry_19_S ;
wire un6_counter_1_cry_18_S ;
wire un6_counter_1_cry_17_S ;
wire un6_counter_1_cry_16_S ;
wire un6_counter_1_cry_15_S ;
wire un6_counter_1_cry_14_S ;
wire un6_counter_1_cry_13_S ;
wire un6_counter_1_cry_12_S ;
wire un6_counter_1_cry_11_S ;
wire un6_counter_1_cry_10_S ;
wire un6_counter_1_cry_9_S ;
wire un6_counter_1_cry_25_S ;
wire un6_counter_1_cry_24_S ;
wire un6_counter_1_s_1_753_FCO ;
wire un6_counter_1_s_1_753_S ;
wire un6_counter_1_s_1_753_Y ;
wire un6_counter_1_cry_1_Z ;
wire un6_counter_1_cry_1_Y ;
wire un6_counter_1_cry_2_Z ;
wire un6_counter_1_cry_2_Y ;
wire un6_counter_1_cry_3_Z ;
wire un6_counter_1_cry_3_Y ;
wire un6_counter_1_cry_4_Z ;
wire un6_counter_1_cry_4_Y ;
wire un6_counter_1_cry_5_Z ;
wire un6_counter_1_cry_5_Y ;
wire un6_counter_1_cry_6_Z ;
wire un6_counter_1_cry_6_Y ;
wire un6_counter_1_cry_7_Z ;
wire un6_counter_1_cry_7_Y ;
wire un6_counter_1_cry_8_Z ;
wire un6_counter_1_cry_8_Y ;
wire un6_counter_1_cry_9_Z ;
wire un6_counter_1_cry_9_Y ;
wire un6_counter_1_cry_10_Z ;
wire un6_counter_1_cry_10_Y ;
wire un6_counter_1_cry_11_Z ;
wire un6_counter_1_cry_11_Y ;
wire un6_counter_1_cry_12_Z ;
wire un6_counter_1_cry_12_Y ;
wire un6_counter_1_cry_13_Z ;
wire un6_counter_1_cry_13_Y ;
wire un6_counter_1_cry_14_Z ;
wire un6_counter_1_cry_14_Y ;
wire un6_counter_1_cry_15_Z ;
wire un6_counter_1_cry_15_Y ;
wire un6_counter_1_cry_16_Z ;
wire un6_counter_1_cry_16_Y ;
wire un6_counter_1_cry_17_Z ;
wire un6_counter_1_cry_17_Y ;
wire un6_counter_1_cry_18_Z ;
wire un6_counter_1_cry_18_Y ;
wire un6_counter_1_cry_19_Z ;
wire un6_counter_1_cry_19_Y ;
wire un6_counter_1_cry_20_Z ;
wire un6_counter_1_cry_20_Y ;
wire un6_counter_1_cry_21_Z ;
wire un6_counter_1_cry_21_Y ;
wire un6_counter_1_cry_22_Z ;
wire un6_counter_1_cry_22_Y ;
wire un6_counter_1_cry_23_Z ;
wire un6_counter_1_cry_23_Y ;
wire un6_counter_1_cry_24_Z ;
wire un6_counter_1_cry_24_Y ;
wire un6_counter_1_s_26_FCO ;
wire un6_counter_1_s_26_S ;
wire un6_counter_1_s_26_Y ;
wire un6_counter_1_cry_25_Z ;
wire un6_counter_1_cry_25_Y ;
  CLKINT clkout_inferred_clock_RNICM14 (
	.Y(clkout_Z),
	.A(clkout_0)
);
  CFG1 \led_RNO[0]  (
	.A(CO0),
	.Y(CO0_i)
);
defparam \led_RNO[0] .INIT=2'h1;
// @23:11
  SLE clkout (
	.Q(clkout_0),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(clkout_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:11
  SLE \counter[8]  (
	.Q(counter_Z[8]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un6_counter_1_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:11
  SLE \counter[7]  (
	.Q(counter_Z[7]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un6_counter_1_cry_7_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:11
  SLE \counter[6]  (
	.Q(counter_Z[6]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un6_counter_1_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:11
  SLE \counter[5]  (
	.Q(counter_Z[5]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un6_counter_1_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:11
  SLE \counter[4]  (
	.Q(counter_Z[4]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un6_counter_1_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:11
  SLE \counter[3]  (
	.Q(counter_Z[3]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un6_counter_1_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:11
  SLE \counter[2]  (
	.Q(counter_Z[2]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un6_counter_1_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:11
  SLE \counter[1]  (
	.Q(counter_Z[1]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un6_counter_1_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:11
  SLE \counter[0]  (
	.Q(counter_Z[0]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(counter_3_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:28
  SLE \led[1]  (
	.Q(led_c_0),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(clkout_Z),
	.D(led_RNO_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:28
  SLE \led[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(clkout_Z),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:11
  SLE \counter[23]  (
	.Q(counter_Z[23]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un6_counter_1_cry_23_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:11
  SLE \counter[22]  (
	.Q(counter_Z[22]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un6_counter_1_cry_22_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:11
  SLE \counter[21]  (
	.Q(counter_Z[21]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un6_counter_1_cry_21_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:11
  SLE \counter[20]  (
	.Q(counter_Z[20]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un6_counter_1_cry_20_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:11
  SLE \counter[19]  (
	.Q(counter_Z[19]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un6_counter_1_cry_19_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:11
  SLE \counter[18]  (
	.Q(counter_Z[18]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un6_counter_1_cry_18_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:11
  SLE \counter[17]  (
	.Q(counter_Z[17]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un6_counter_1_cry_17_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:11
  SLE \counter[16]  (
	.Q(counter_Z[16]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un6_counter_1_cry_16_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:11
  SLE \counter[15]  (
	.Q(counter_Z[15]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un6_counter_1_cry_15_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:11
  SLE \counter[14]  (
	.Q(counter_Z[14]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un6_counter_1_cry_14_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:11
  SLE \counter[13]  (
	.Q(counter_Z[13]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un6_counter_1_cry_13_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:11
  SLE \counter[12]  (
	.Q(counter_Z[12]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un6_counter_1_cry_12_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:11
  SLE \counter[11]  (
	.Q(counter_Z[11]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un6_counter_1_cry_11_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:11
  SLE \counter[10]  (
	.Q(counter_Z[10]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un6_counter_1_cry_10_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:11
  SLE \counter[9]  (
	.Q(counter_Z[9]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un6_counter_1_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:11
  SLE \counter[26]  (
	.Q(counter_Z[26]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(counter_3_Z[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:11
  SLE \counter[25]  (
	.Q(counter_Z[25]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un6_counter_1_cry_25_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:11
  SLE \counter[24]  (
	.Q(counter_Z[24]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un6_counter_1_cry_24_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @23:22
  ARI1 un6_counter_1_s_1_753 (
	.FCO(un6_counter_1_s_1_753_FCO),
	.S(un6_counter_1_s_1_753_S),
	.Y(un6_counter_1_s_1_753_Y),
	.B(counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_counter_1_s_1_753.INIT=20'h4AA00;
// @23:22
  ARI1 un6_counter_1_cry_1 (
	.FCO(un6_counter_1_cry_1_Z),
	.S(un6_counter_1_cry_1_S),
	.Y(un6_counter_1_cry_1_Y),
	.B(counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_counter_1_s_1_753_FCO)
);
defparam un6_counter_1_cry_1.INIT=20'h4AA00;
// @23:22
  ARI1 un6_counter_1_cry_2 (
	.FCO(un6_counter_1_cry_2_Z),
	.S(un6_counter_1_cry_2_S),
	.Y(un6_counter_1_cry_2_Y),
	.B(counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_counter_1_cry_1_Z)
);
defparam un6_counter_1_cry_2.INIT=20'h4AA00;
// @23:22
  ARI1 un6_counter_1_cry_3 (
	.FCO(un6_counter_1_cry_3_Z),
	.S(un6_counter_1_cry_3_S),
	.Y(un6_counter_1_cry_3_Y),
	.B(counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_counter_1_cry_2_Z)
);
defparam un6_counter_1_cry_3.INIT=20'h4AA00;
// @23:22
  ARI1 un6_counter_1_cry_4 (
	.FCO(un6_counter_1_cry_4_Z),
	.S(un6_counter_1_cry_4_S),
	.Y(un6_counter_1_cry_4_Y),
	.B(counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_counter_1_cry_3_Z)
);
defparam un6_counter_1_cry_4.INIT=20'h4AA00;
// @23:22
  ARI1 un6_counter_1_cry_5 (
	.FCO(un6_counter_1_cry_5_Z),
	.S(un6_counter_1_cry_5_S),
	.Y(un6_counter_1_cry_5_Y),
	.B(counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_counter_1_cry_4_Z)
);
defparam un6_counter_1_cry_5.INIT=20'h4AA00;
// @23:22
  ARI1 un6_counter_1_cry_6 (
	.FCO(un6_counter_1_cry_6_Z),
	.S(un6_counter_1_cry_6_S),
	.Y(un6_counter_1_cry_6_Y),
	.B(counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_counter_1_cry_5_Z)
);
defparam un6_counter_1_cry_6.INIT=20'h4AA00;
// @23:22
  ARI1 un6_counter_1_cry_7 (
	.FCO(un6_counter_1_cry_7_Z),
	.S(un6_counter_1_cry_7_S),
	.Y(un6_counter_1_cry_7_Y),
	.B(counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_counter_1_cry_6_Z)
);
defparam un6_counter_1_cry_7.INIT=20'h4AA00;
// @23:22
  ARI1 un6_counter_1_cry_8 (
	.FCO(un6_counter_1_cry_8_Z),
	.S(un6_counter_1_cry_8_S),
	.Y(un6_counter_1_cry_8_Y),
	.B(counter_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_counter_1_cry_7_Z)
);
defparam un6_counter_1_cry_8.INIT=20'h4AA00;
// @23:22
  ARI1 un6_counter_1_cry_9 (
	.FCO(un6_counter_1_cry_9_Z),
	.S(un6_counter_1_cry_9_S),
	.Y(un6_counter_1_cry_9_Y),
	.B(counter_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_counter_1_cry_8_Z)
);
defparam un6_counter_1_cry_9.INIT=20'h4AA00;
// @23:22
  ARI1 un6_counter_1_cry_10 (
	.FCO(un6_counter_1_cry_10_Z),
	.S(un6_counter_1_cry_10_S),
	.Y(un6_counter_1_cry_10_Y),
	.B(counter_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_counter_1_cry_9_Z)
);
defparam un6_counter_1_cry_10.INIT=20'h4AA00;
// @23:22
  ARI1 un6_counter_1_cry_11 (
	.FCO(un6_counter_1_cry_11_Z),
	.S(un6_counter_1_cry_11_S),
	.Y(un6_counter_1_cry_11_Y),
	.B(counter_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_counter_1_cry_10_Z)
);
defparam un6_counter_1_cry_11.INIT=20'h4AA00;
// @23:22
  ARI1 un6_counter_1_cry_12 (
	.FCO(un6_counter_1_cry_12_Z),
	.S(un6_counter_1_cry_12_S),
	.Y(un6_counter_1_cry_12_Y),
	.B(counter_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_counter_1_cry_11_Z)
);
defparam un6_counter_1_cry_12.INIT=20'h4AA00;
// @23:22
  ARI1 un6_counter_1_cry_13 (
	.FCO(un6_counter_1_cry_13_Z),
	.S(un6_counter_1_cry_13_S),
	.Y(un6_counter_1_cry_13_Y),
	.B(counter_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_counter_1_cry_12_Z)
);
defparam un6_counter_1_cry_13.INIT=20'h4AA00;
// @23:22
  ARI1 un6_counter_1_cry_14 (
	.FCO(un6_counter_1_cry_14_Z),
	.S(un6_counter_1_cry_14_S),
	.Y(un6_counter_1_cry_14_Y),
	.B(counter_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_counter_1_cry_13_Z)
);
defparam un6_counter_1_cry_14.INIT=20'h4AA00;
// @23:22
  ARI1 un6_counter_1_cry_15 (
	.FCO(un6_counter_1_cry_15_Z),
	.S(un6_counter_1_cry_15_S),
	.Y(un6_counter_1_cry_15_Y),
	.B(counter_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_counter_1_cry_14_Z)
);
defparam un6_counter_1_cry_15.INIT=20'h4AA00;
// @23:22
  ARI1 un6_counter_1_cry_16 (
	.FCO(un6_counter_1_cry_16_Z),
	.S(un6_counter_1_cry_16_S),
	.Y(un6_counter_1_cry_16_Y),
	.B(counter_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_counter_1_cry_15_Z)
);
defparam un6_counter_1_cry_16.INIT=20'h4AA00;
// @23:22
  ARI1 un6_counter_1_cry_17 (
	.FCO(un6_counter_1_cry_17_Z),
	.S(un6_counter_1_cry_17_S),
	.Y(un6_counter_1_cry_17_Y),
	.B(counter_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_counter_1_cry_16_Z)
);
defparam un6_counter_1_cry_17.INIT=20'h4AA00;
// @23:22
  ARI1 un6_counter_1_cry_18 (
	.FCO(un6_counter_1_cry_18_Z),
	.S(un6_counter_1_cry_18_S),
	.Y(un6_counter_1_cry_18_Y),
	.B(counter_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_counter_1_cry_17_Z)
);
defparam un6_counter_1_cry_18.INIT=20'h4AA00;
// @23:22
  ARI1 un6_counter_1_cry_19 (
	.FCO(un6_counter_1_cry_19_Z),
	.S(un6_counter_1_cry_19_S),
	.Y(un6_counter_1_cry_19_Y),
	.B(counter_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_counter_1_cry_18_Z)
);
defparam un6_counter_1_cry_19.INIT=20'h4AA00;
// @23:22
  ARI1 un6_counter_1_cry_20 (
	.FCO(un6_counter_1_cry_20_Z),
	.S(un6_counter_1_cry_20_S),
	.Y(un6_counter_1_cry_20_Y),
	.B(counter_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_counter_1_cry_19_Z)
);
defparam un6_counter_1_cry_20.INIT=20'h4AA00;
// @23:22
  ARI1 un6_counter_1_cry_21 (
	.FCO(un6_counter_1_cry_21_Z),
	.S(un6_counter_1_cry_21_S),
	.Y(un6_counter_1_cry_21_Y),
	.B(counter_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_counter_1_cry_20_Z)
);
defparam un6_counter_1_cry_21.INIT=20'h4AA00;
// @23:22
  ARI1 un6_counter_1_cry_22 (
	.FCO(un6_counter_1_cry_22_Z),
	.S(un6_counter_1_cry_22_S),
	.Y(un6_counter_1_cry_22_Y),
	.B(counter_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_counter_1_cry_21_Z)
);
defparam un6_counter_1_cry_22.INIT=20'h4AA00;
// @23:22
  ARI1 un6_counter_1_cry_23 (
	.FCO(un6_counter_1_cry_23_Z),
	.S(un6_counter_1_cry_23_S),
	.Y(un6_counter_1_cry_23_Y),
	.B(counter_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_counter_1_cry_22_Z)
);
defparam un6_counter_1_cry_23.INIT=20'h4AA00;
// @23:22
  ARI1 un6_counter_1_cry_24 (
	.FCO(un6_counter_1_cry_24_Z),
	.S(un6_counter_1_cry_24_S),
	.Y(un6_counter_1_cry_24_Y),
	.B(counter_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_counter_1_cry_23_Z)
);
defparam un6_counter_1_cry_24.INIT=20'h4AA00;
// @23:22
  ARI1 un6_counter_1_s_26 (
	.FCO(un6_counter_1_s_26_FCO),
	.S(un6_counter_1_s_26_S),
	.Y(un6_counter_1_s_26_Y),
	.B(counter_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_counter_1_cry_25_Z)
);
defparam un6_counter_1_s_26.INIT=20'h4AA00;
// @23:22
  ARI1 un6_counter_1_cry_25 (
	.FCO(un6_counter_1_cry_25_Z),
	.S(un6_counter_1_cry_25_S),
	.Y(un6_counter_1_cry_25_Y),
	.B(counter_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_counter_1_cry_24_Z)
);
defparam un6_counter_1_cry_25.INIT=20'h4AA00;
// @23:11
  CFG2 clkout_1 (
	.A(counter_Z[26]),
	.B(clkout_0),
	.Y(clkout_1_Z)
);
defparam clkout_1.INIT=4'h6;
// @23:35
  CFG2 \led_RNO[1]  (
	.A(CO0),
	.B(led_c_0),
	.Y(led_RNO_Z[1])
);
defparam \led_RNO[1] .INIT=4'h6;
// @23:17
  CFG2 \counter_3[26]  (
	.A(un6_counter_1_s_26_S),
	.B(counter_Z[26]),
	.Y(counter_3_Z[26])
);
defparam \counter_3[26] .INIT=4'h2;
// @23:17
  CFG2 \counter_3[0]  (
	.A(counter_Z[26]),
	.B(counter_Z[0]),
	.Y(counter_3_Z[0])
);
defparam \counter_3[0] .INIT=4'h1;
//@39:255
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* led_blink */

module mux6 (
  mux_1_mux6_0_pin_O,
  DATA_O_net_2,
  xy_display_1_sel
)
;
output [5:0] mux_1_mux6_0_pin_O ;
input [15:10] DATA_O_net_2 ;
input xy_display_1_sel ;
wire xy_display_1_sel ;
wire GND ;
wire VCC ;
// @59:37
  CFG2 \O[5]  (
	.A(xy_display_1_sel),
	.B(DATA_O_net_2[15]),
	.Y(mux_1_mux6_0_pin_O[5])
);
defparam \O[5] .INIT=4'hE;
// @59:37
  CFG2 \O[4]  (
	.A(xy_display_1_sel),
	.B(DATA_O_net_2[14]),
	.Y(mux_1_mux6_0_pin_O[4])
);
defparam \O[4] .INIT=4'hE;
// @59:37
  CFG2 \O[3]  (
	.A(xy_display_1_sel),
	.B(DATA_O_net_2[13]),
	.Y(mux_1_mux6_0_pin_O[3])
);
defparam \O[3] .INIT=4'hE;
// @59:37
  CFG2 \O[2]  (
	.A(xy_display_1_sel),
	.B(DATA_O_net_2[12]),
	.Y(mux_1_mux6_0_pin_O[2])
);
defparam \O[2] .INIT=4'hE;
// @59:37
  CFG2 \O[1]  (
	.A(xy_display_1_sel),
	.B(DATA_O_net_2[11]),
	.Y(mux_1_mux6_0_pin_O[1])
);
defparam \O[1] .INIT=4'hE;
// @59:37
  CFG2 \O[0]  (
	.A(xy_display_1_sel),
	.B(DATA_O_net_2[10]),
	.Y(mux_1_mux6_0_pin_O[0])
);
defparam \O[0] .INIT=4'hE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* mux6 */

module mux5_1 (
  mux_1_mux5_1_pin_O,
  DATA_O_net_2,
  xy_display_1_sel
)
;
output [4:0] mux_1_mux5_1_pin_O ;
input [7:3] DATA_O_net_2 ;
input xy_display_1_sel ;
wire xy_display_1_sel ;
wire GND ;
wire VCC ;
// @58:37
  CFG2 \O[4]  (
	.A(xy_display_1_sel),
	.B(DATA_O_net_2[7]),
	.Y(mux_1_mux5_1_pin_O[4])
);
defparam \O[4] .INIT=4'h4;
// @58:37
  CFG2 \O[3]  (
	.A(xy_display_1_sel),
	.B(DATA_O_net_2[6]),
	.Y(mux_1_mux5_1_pin_O[3])
);
defparam \O[3] .INIT=4'h4;
// @58:37
  CFG2 \O[2]  (
	.A(xy_display_1_sel),
	.B(DATA_O_net_2[5]),
	.Y(mux_1_mux5_1_pin_O[2])
);
defparam \O[2] .INIT=4'h4;
// @58:37
  CFG2 \O[1]  (
	.A(xy_display_1_sel),
	.B(DATA_O_net_2[4]),
	.Y(mux_1_mux5_1_pin_O[1])
);
defparam \O[1] .INIT=4'h4;
// @58:37
  CFG2 \O[0]  (
	.A(xy_display_1_sel),
	.B(DATA_O_net_2[3]),
	.Y(mux_1_mux5_1_pin_O[0])
);
defparam \O[0] .INIT=4'h4;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* mux5_1 */

module mux5_0 (
  mux_1_mux5_0_pin_O,
  DATA_O_net_2,
  xy_display_1_sel
)
;
output [4:0] mux_1_mux5_0_pin_O ;
input [23:19] DATA_O_net_2 ;
input xy_display_1_sel ;
wire xy_display_1_sel ;
wire GND ;
wire VCC ;
// @58:37
  CFG2 \O[4]  (
	.A(xy_display_1_sel),
	.B(DATA_O_net_2[23]),
	.Y(mux_1_mux5_0_pin_O[4])
);
defparam \O[4] .INIT=4'hE;
// @58:37
  CFG2 \O[3]  (
	.A(xy_display_1_sel),
	.B(DATA_O_net_2[22]),
	.Y(mux_1_mux5_0_pin_O[3])
);
defparam \O[3] .INIT=4'hE;
// @58:37
  CFG2 \O[2]  (
	.A(xy_display_1_sel),
	.B(DATA_O_net_2[21]),
	.Y(mux_1_mux5_0_pin_O[2])
);
defparam \O[2] .INIT=4'hE;
// @58:37
  CFG2 \O[1]  (
	.A(xy_display_1_sel),
	.B(DATA_O_net_2[20]),
	.Y(mux_1_mux5_0_pin_O[1])
);
defparam \O[1] .INIT=4'hE;
// @58:37
  CFG2 \O[0]  (
	.A(xy_display_1_sel),
	.B(DATA_O_net_2[19]),
	.Y(mux_1_mux5_0_pin_O[0])
);
defparam \O[0] .INIT=4'hE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* mux5_0 */

module mux (
  DATA_O_net_2_7,
  DATA_O_net_2_8,
  DATA_O_net_2_9,
  DATA_O_net_2_10,
  DATA_O_net_2_11,
  DATA_O_net_2_12,
  DATA_O_net_2_0,
  DATA_O_net_2_1,
  DATA_O_net_2_2,
  DATA_O_net_2_3,
  DATA_O_net_2_4,
  DATA_O_net_2_16,
  DATA_O_net_2_17,
  DATA_O_net_2_18,
  DATA_O_net_2_19,
  DATA_O_net_2_20,
  mux_1_mux5_0_pin_O,
  mux_1_mux5_1_pin_O,
  mux_1_mux6_0_pin_O,
  xy_display_1_sel
)
;
input DATA_O_net_2_7 ;
input DATA_O_net_2_8 ;
input DATA_O_net_2_9 ;
input DATA_O_net_2_10 ;
input DATA_O_net_2_11 ;
input DATA_O_net_2_12 ;
input DATA_O_net_2_0 ;
input DATA_O_net_2_1 ;
input DATA_O_net_2_2 ;
input DATA_O_net_2_3 ;
input DATA_O_net_2_4 ;
input DATA_O_net_2_16 ;
input DATA_O_net_2_17 ;
input DATA_O_net_2_18 ;
input DATA_O_net_2_19 ;
input DATA_O_net_2_20 ;
output [4:0] mux_1_mux5_0_pin_O ;
output [4:0] mux_1_mux5_1_pin_O ;
output [5:0] mux_1_mux6_0_pin_O ;
input xy_display_1_sel ;
wire DATA_O_net_2_7 ;
wire DATA_O_net_2_8 ;
wire DATA_O_net_2_9 ;
wire DATA_O_net_2_10 ;
wire DATA_O_net_2_11 ;
wire DATA_O_net_2_12 ;
wire DATA_O_net_2_0 ;
wire DATA_O_net_2_1 ;
wire DATA_O_net_2_2 ;
wire DATA_O_net_2_3 ;
wire DATA_O_net_2_4 ;
wire DATA_O_net_2_16 ;
wire DATA_O_net_2_17 ;
wire DATA_O_net_2_18 ;
wire DATA_O_net_2_19 ;
wire DATA_O_net_2_20 ;
wire xy_display_1_sel ;
wire GND ;
wire VCC ;
// @24:92
  mux6 mux6_0 (
	.mux_1_mux6_0_pin_O(mux_1_mux6_0_pin_O[5:0]),
	.DATA_O_net_2({DATA_O_net_2_12, DATA_O_net_2_11, DATA_O_net_2_10, DATA_O_net_2_9, DATA_O_net_2_8, DATA_O_net_2_7}),
	.xy_display_1_sel(xy_display_1_sel)
);
// @24:82
  mux5_1 mux5_1 (
	.mux_1_mux5_1_pin_O(mux_1_mux5_1_pin_O[4:0]),
	.DATA_O_net_2({DATA_O_net_2_4, DATA_O_net_2_3, DATA_O_net_2_2, DATA_O_net_2_1, DATA_O_net_2_0}),
	.xy_display_1_sel(xy_display_1_sel)
);
// @24:72
  mux5_0 mux5_0 (
	.mux_1_mux5_0_pin_O(mux_1_mux5_0_pin_O[4:0]),
	.DATA_O_net_2({DATA_O_net_2_20, DATA_O_net_2_19, DATA_O_net_2_18, DATA_O_net_2_17, DATA_O_net_2_16}),
	.xy_display_1_sel(xy_display_1_sel)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* mux */

module COREFIFO_C0_COREFIFO_C0_0_corefifo_sync_scntr_Z3_layer0 (
  fifo_MEMRADDR,
  fifo_MEMWADDR,
  MX2_0_Y,
  N_726,
  WPOINTS_0_fifo_re_o,
  xy_fifo_control_0_we,
  full_r_RNI87GK_Y,
  COREFIFO_C0_0_EMPTY,
  FlashFreeze_SB_0_GL0
)
;
output [5:0] fifo_MEMRADDR ;
output [5:0] fifo_MEMWADDR ;
input MX2_0_Y ;
output N_726 ;
input WPOINTS_0_fifo_re_o ;
input xy_fifo_control_0_we ;
output full_r_RNI87GK_Y ;
output COREFIFO_C0_0_EMPTY ;
input FlashFreeze_SB_0_GL0 ;
wire MX2_0_Y ;
wire N_726 ;
wire WPOINTS_0_fifo_re_o ;
wire xy_fifo_control_0_we ;
wire full_r_RNI87GK_Y ;
wire COREFIFO_C0_0_EMPTY ;
wire FlashFreeze_SB_0_GL0 ;
wire [5:5] memwaddr_r_s_Z;
wire [4:0] memwaddr_r_s;
wire [5:5] memraddr_r_s_Z;
wire [4:0] memraddr_r_s;
wire [6:0] sc_r_Z;
wire [6:0] sc_r_4_Z;
wire [6:0] sc_r_cmb;
wire [0:0] sc_r_RNIK4H02_Y;
wire [1:1] sc_r_RNI13IC3_Y;
wire [2:2] sc_r_RNIF2JO4_Y;
wire [3:3] sc_r_RNIU2K46_Y;
wire [4:4] sc_r_RNIE4LG7_Y;
wire [6:6] sc_r_4_RNO_FCO;
wire [6:6] sc_r_4_RNO_Y;
wire [5:5] sc_r_RNIV6MS8_Y;
wire [0:0] memraddr_r_cry_cy_S;
wire [0:0] memraddr_r_cry_cy_Y;
wire [4:0] memraddr_r_cry_Z;
wire [4:0] memraddr_r_cry_Y;
wire [5:5] memraddr_r_s_FCO;
wire [5:5] memraddr_r_s_Y;
wire [0:0] memwaddr_r_cry_cy_S;
wire [0:0] memwaddr_r_cry_cy_Y;
wire [4:0] memwaddr_r_cry_Z;
wire [4:0] memwaddr_r_cry_Y;
wire [5:5] memwaddr_r_s_FCO;
wire [5:5] memwaddr_r_s_Y;
wire VCC ;
wire memwaddr_re ;
wire GND ;
wire memraddr_re ;
wire N_41 ;
wire sc_r_1_sqmuxa_i ;
wire full_r ;
wire N_66 ;
wire sc_r_cmb_cry_0_cy ;
wire full_r_RNI87GK_S ;
wire sc_r_cmb_cry_0 ;
wire sc_r_cmb_cry_1 ;
wire sc_r_cmb_cry_2 ;
wire sc_r_cmb_cry_3 ;
wire sc_r_cmb_cry_4 ;
wire sc_r_cmb_cry_5 ;
wire memraddr_r_cry_cy ;
wire un1_sresetn_2_0_70_a3_3 ;
wire memwaddr_r_cry_cy ;
wire un1_sresetn_1_0_58_a3_3 ;
wire full_r_4_0_45_a2_5 ;
wire full_r_4_0_45_a2_4 ;
wire empty_r_3_0_23_a3_4 ;
wire empty_r_3_0_23_a3_3 ;
wire N_3 ;
wire N_2 ;
// @30:628
  SLE \memwaddr_r[5]  (
	.Q(fifo_MEMWADDR[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(memwaddr_r_s_Z[5]),
	.EN(memwaddr_re),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:628
  SLE \memwaddr_r[4]  (
	.Q(fifo_MEMWADDR[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(memwaddr_r_s[4]),
	.EN(memwaddr_re),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:628
  SLE \memwaddr_r[3]  (
	.Q(fifo_MEMWADDR[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(memwaddr_r_s[3]),
	.EN(memwaddr_re),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:628
  SLE \memwaddr_r[2]  (
	.Q(fifo_MEMWADDR[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(memwaddr_r_s[2]),
	.EN(memwaddr_re),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:628
  SLE \memwaddr_r[1]  (
	.Q(fifo_MEMWADDR[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(memwaddr_r_s[1]),
	.EN(memwaddr_re),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:628
  SLE \memwaddr_r[0]  (
	.Q(fifo_MEMWADDR[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(memwaddr_r_s[0]),
	.EN(memwaddr_re),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:644
  SLE \memraddr_r[5]  (
	.Q(fifo_MEMRADDR[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(memraddr_r_s_Z[5]),
	.EN(memraddr_re),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:644
  SLE \memraddr_r[4]  (
	.Q(fifo_MEMRADDR[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(memraddr_r_s[4]),
	.EN(memraddr_re),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:644
  SLE \memraddr_r[3]  (
	.Q(fifo_MEMRADDR[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(memraddr_r_s[3]),
	.EN(memraddr_re),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:644
  SLE \memraddr_r[2]  (
	.Q(fifo_MEMRADDR[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(memraddr_r_s[2]),
	.EN(memraddr_re),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:644
  SLE \memraddr_r[1]  (
	.Q(fifo_MEMRADDR[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(memraddr_r_s[1]),
	.EN(memraddr_re),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:644
  SLE \memraddr_r[0]  (
	.Q(fifo_MEMRADDR[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(memraddr_r_s[0]),
	.EN(memraddr_re),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:328
  SLE \genblk3.empty_r  (
	.Q(COREFIFO_C0_0_EMPTY),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(N_41),
	.EN(sc_r_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:546
  SLE \genblk7.full_r  (
	.Q(full_r),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(N_66),
	.EN(sc_r_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:361
  SLE \sc_r[6]  (
	.Q(sc_r_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(sc_r_4_Z[6]),
	.EN(sc_r_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:361
  SLE \sc_r[5]  (
	.Q(sc_r_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(sc_r_4_Z[5]),
	.EN(sc_r_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:361
  SLE \sc_r[4]  (
	.Q(sc_r_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(sc_r_4_Z[4]),
	.EN(sc_r_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:361
  SLE \sc_r[3]  (
	.Q(sc_r_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(sc_r_4_Z[3]),
	.EN(sc_r_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:361
  SLE \sc_r[2]  (
	.Q(sc_r_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(sc_r_4_Z[2]),
	.EN(sc_r_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:361
  SLE \sc_r[1]  (
	.Q(sc_r_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(sc_r_4_Z[1]),
	.EN(sc_r_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:361
  SLE \sc_r[0]  (
	.Q(sc_r_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(sc_r_4_Z[0]),
	.EN(sc_r_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:546
  ARI1 \genblk7.full_r_RNI87GK  (
	.FCO(sc_r_cmb_cry_0_cy),
	.S(full_r_RNI87GK_S),
	.Y(full_r_RNI87GK_Y),
	.B(full_r),
	.C(xy_fifo_control_0_we),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \genblk7.full_r_RNI87GK .INIT=20'h44400;
// @30:546
  ARI1 \sc_r_RNIK4H02[0]  (
	.FCO(sc_r_cmb_cry_0),
	.S(sc_r_cmb[0]),
	.Y(sc_r_RNIK4H02_Y[0]),
	.B(COREFIFO_C0_0_EMPTY),
	.C(WPOINTS_0_fifo_re_o),
	.D(GND),
	.A(sc_r_Z[0]),
	.FCI(sc_r_cmb_cry_0_cy)
);
defparam \sc_r_RNIK4H02[0] .INIT=20'h5BB44;
// @30:546
  ARI1 \sc_r_RNI13IC3[1]  (
	.FCO(sc_r_cmb_cry_1),
	.S(sc_r_cmb[1]),
	.Y(sc_r_RNI13IC3_Y[1]),
	.B(COREFIFO_C0_0_EMPTY),
	.C(WPOINTS_0_fifo_re_o),
	.D(GND),
	.A(sc_r_Z[1]),
	.FCI(sc_r_cmb_cry_0)
);
defparam \sc_r_RNI13IC3[1] .INIT=20'h5BB44;
// @30:546
  ARI1 \sc_r_RNIF2JO4[2]  (
	.FCO(sc_r_cmb_cry_2),
	.S(sc_r_cmb[2]),
	.Y(sc_r_RNIF2JO4_Y[2]),
	.B(COREFIFO_C0_0_EMPTY),
	.C(WPOINTS_0_fifo_re_o),
	.D(GND),
	.A(sc_r_Z[2]),
	.FCI(sc_r_cmb_cry_1)
);
defparam \sc_r_RNIF2JO4[2] .INIT=20'h5BB44;
// @30:546
  ARI1 \sc_r_RNIU2K46[3]  (
	.FCO(sc_r_cmb_cry_3),
	.S(sc_r_cmb[3]),
	.Y(sc_r_RNIU2K46_Y[3]),
	.B(COREFIFO_C0_0_EMPTY),
	.C(WPOINTS_0_fifo_re_o),
	.D(GND),
	.A(sc_r_Z[3]),
	.FCI(sc_r_cmb_cry_2)
);
defparam \sc_r_RNIU2K46[3] .INIT=20'h5BB44;
// @30:546
  ARI1 \sc_r_RNIE4LG7[4]  (
	.FCO(sc_r_cmb_cry_4),
	.S(sc_r_cmb[4]),
	.Y(sc_r_RNIE4LG7_Y[4]),
	.B(COREFIFO_C0_0_EMPTY),
	.C(WPOINTS_0_fifo_re_o),
	.D(GND),
	.A(sc_r_Z[4]),
	.FCI(sc_r_cmb_cry_3)
);
defparam \sc_r_RNIE4LG7[4] .INIT=20'h5BB44;
// @30:546
  ARI1 \sc_r_4_RNO[6]  (
	.FCO(sc_r_4_RNO_FCO[6]),
	.S(sc_r_cmb[6]),
	.Y(sc_r_4_RNO_Y[6]),
	.B(N_726),
	.C(sc_r_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(sc_r_cmb_cry_5)
);
defparam \sc_r_4_RNO[6] .INIT=20'h46600;
// @30:546
  ARI1 \sc_r_RNIV6MS8[5]  (
	.FCO(sc_r_cmb_cry_5),
	.S(sc_r_cmb[5]),
	.Y(sc_r_RNIV6MS8_Y[5]),
	.B(COREFIFO_C0_0_EMPTY),
	.C(WPOINTS_0_fifo_re_o),
	.D(GND),
	.A(sc_r_Z[5]),
	.FCI(sc_r_cmb_cry_4)
);
defparam \sc_r_RNIV6MS8[5] .INIT=20'h5BB44;
// @30:644
  ARI1 \memraddr_r_cry_cy[0]  (
	.FCO(memraddr_r_cry_cy),
	.S(memraddr_r_cry_cy_S[0]),
	.Y(memraddr_r_cry_cy_Y[0]),
	.B(MX2_0_Y),
	.C(fifo_MEMRADDR[2]),
	.D(fifo_MEMRADDR[3]),
	.A(un1_sresetn_2_0_70_a3_3),
	.FCI(VCC)
);
defparam \memraddr_r_cry_cy[0] .INIT=20'h42AAA;
// @30:644
  ARI1 \memraddr_r_cry[0]  (
	.FCO(memraddr_r_cry_Z[0]),
	.S(memraddr_r_s[0]),
	.Y(memraddr_r_cry_Y[0]),
	.B(fifo_MEMRADDR[0]),
	.C(memraddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_cy)
);
defparam \memraddr_r_cry[0] .INIT=20'h48800;
// @30:644
  ARI1 \memraddr_r_cry[1]  (
	.FCO(memraddr_r_cry_Z[1]),
	.S(memraddr_r_s[1]),
	.Y(memraddr_r_cry_Y[1]),
	.B(fifo_MEMRADDR[1]),
	.C(memraddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[0])
);
defparam \memraddr_r_cry[1] .INIT=20'h48800;
// @30:644
  ARI1 \memraddr_r_cry[2]  (
	.FCO(memraddr_r_cry_Z[2]),
	.S(memraddr_r_s[2]),
	.Y(memraddr_r_cry_Y[2]),
	.B(fifo_MEMRADDR[2]),
	.C(memraddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[1])
);
defparam \memraddr_r_cry[2] .INIT=20'h48800;
// @30:644
  ARI1 \memraddr_r_cry[3]  (
	.FCO(memraddr_r_cry_Z[3]),
	.S(memraddr_r_s[3]),
	.Y(memraddr_r_cry_Y[3]),
	.B(fifo_MEMRADDR[3]),
	.C(memraddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[2])
);
defparam \memraddr_r_cry[3] .INIT=20'h48800;
// @30:644
  ARI1 \memraddr_r_s[5]  (
	.FCO(memraddr_r_s_FCO[5]),
	.S(memraddr_r_s_Z[5]),
	.Y(memraddr_r_s_Y[5]),
	.B(fifo_MEMRADDR[5]),
	.C(memraddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[4])
);
defparam \memraddr_r_s[5] .INIT=20'h48800;
// @30:644
  ARI1 \memraddr_r_cry[4]  (
	.FCO(memraddr_r_cry_Z[4]),
	.S(memraddr_r_s[4]),
	.Y(memraddr_r_cry_Y[4]),
	.B(fifo_MEMRADDR[4]),
	.C(memraddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memraddr_r_cry_Z[3])
);
defparam \memraddr_r_cry[4] .INIT=20'h48800;
// @30:628
  ARI1 \memwaddr_r_cry_cy[0]  (
	.FCO(memwaddr_r_cry_cy),
	.S(memwaddr_r_cry_cy_S[0]),
	.Y(memwaddr_r_cry_cy_Y[0]),
	.B(MX2_0_Y),
	.C(fifo_MEMWADDR[2]),
	.D(fifo_MEMWADDR[3]),
	.A(un1_sresetn_1_0_58_a3_3),
	.FCI(VCC)
);
defparam \memwaddr_r_cry_cy[0] .INIT=20'h42AAA;
// @30:628
  ARI1 \memwaddr_r_cry[0]  (
	.FCO(memwaddr_r_cry_Z[0]),
	.S(memwaddr_r_s[0]),
	.Y(memwaddr_r_cry_Y[0]),
	.B(fifo_MEMWADDR[0]),
	.C(memwaddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_cy)
);
defparam \memwaddr_r_cry[0] .INIT=20'h48800;
// @30:628
  ARI1 \memwaddr_r_cry[1]  (
	.FCO(memwaddr_r_cry_Z[1]),
	.S(memwaddr_r_s[1]),
	.Y(memwaddr_r_cry_Y[1]),
	.B(fifo_MEMWADDR[1]),
	.C(memwaddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[0])
);
defparam \memwaddr_r_cry[1] .INIT=20'h48800;
// @30:628
  ARI1 \memwaddr_r_cry[2]  (
	.FCO(memwaddr_r_cry_Z[2]),
	.S(memwaddr_r_s[2]),
	.Y(memwaddr_r_cry_Y[2]),
	.B(fifo_MEMWADDR[2]),
	.C(memwaddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[1])
);
defparam \memwaddr_r_cry[2] .INIT=20'h48800;
// @30:628
  ARI1 \memwaddr_r_cry[3]  (
	.FCO(memwaddr_r_cry_Z[3]),
	.S(memwaddr_r_s[3]),
	.Y(memwaddr_r_cry_Y[3]),
	.B(fifo_MEMWADDR[3]),
	.C(memwaddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[2])
);
defparam \memwaddr_r_cry[3] .INIT=20'h48800;
// @30:628
  ARI1 \memwaddr_r_s[5]  (
	.FCO(memwaddr_r_s_FCO[5]),
	.S(memwaddr_r_s_Z[5]),
	.Y(memwaddr_r_s_Y[5]),
	.B(fifo_MEMWADDR[5]),
	.C(memwaddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[4])
);
defparam \memwaddr_r_s[5] .INIT=20'h48800;
// @30:628
  ARI1 \memwaddr_r_cry[4]  (
	.FCO(memwaddr_r_cry_Z[4]),
	.S(memwaddr_r_s[4]),
	.Y(memwaddr_r_cry_Y[4]),
	.B(fifo_MEMWADDR[4]),
	.C(memwaddr_r_cry_cy_Y[0]),
	.D(GND),
	.A(VCC),
	.FCI(memwaddr_r_cry_Z[3])
);
defparam \memwaddr_r_cry[4] .INIT=20'h48800;
// @30:328
  CFG4 \genblk7.full_r_RNILQIV  (
	.A(xy_fifo_control_0_we),
	.B(full_r),
	.C(MX2_0_Y),
	.D(N_726),
	.Y(sc_r_1_sqmuxa_i)
);
defparam \genblk7.full_r_RNILQIV .INIT=16'hDF2F;
// @30:231
  CFG2 memre (
	.A(COREFIFO_C0_0_EMPTY),
	.B(WPOINTS_0_fifo_re_o),
	.Y(N_726)
);
defparam memre.INIT=4'h4;
// @30:363
  CFG2 \sc_r_4[0]  (
	.A(MX2_0_Y),
	.B(sc_r_cmb[0]),
	.Y(sc_r_4_Z[0])
);
defparam \sc_r_4[0] .INIT=4'h8;
// @30:363
  CFG2 \sc_r_4[1]  (
	.A(MX2_0_Y),
	.B(sc_r_cmb[1]),
	.Y(sc_r_4_Z[1])
);
defparam \sc_r_4[1] .INIT=4'h8;
// @30:363
  CFG2 \sc_r_4[2]  (
	.A(MX2_0_Y),
	.B(sc_r_cmb[2]),
	.Y(sc_r_4_Z[2])
);
defparam \sc_r_4[2] .INIT=4'h8;
// @30:363
  CFG2 \sc_r_4[3]  (
	.A(MX2_0_Y),
	.B(sc_r_cmb[3]),
	.Y(sc_r_4_Z[3])
);
defparam \sc_r_4[3] .INIT=4'h8;
// @30:363
  CFG2 \sc_r_4[4]  (
	.A(MX2_0_Y),
	.B(sc_r_cmb[4]),
	.Y(sc_r_4_Z[4])
);
defparam \sc_r_4[4] .INIT=4'h8;
// @30:363
  CFG2 \sc_r_4[5]  (
	.A(MX2_0_Y),
	.B(sc_r_cmb[5]),
	.Y(sc_r_4_Z[5])
);
defparam \sc_r_4[5] .INIT=4'h8;
// @30:363
  CFG2 \sc_r_4[6]  (
	.A(sc_r_cmb[6]),
	.B(MX2_0_Y),
	.Y(sc_r_4_Z[6])
);
defparam \sc_r_4[6] .INIT=4'h8;
// @30:546
  CFG4 \genblk7.full_r_4_0_45_a2_5  (
	.A(sc_r_Z[3]),
	.B(sc_r_Z[2]),
	.C(sc_r_Z[1]),
	.D(sc_r_Z[0]),
	.Y(full_r_4_0_45_a2_5)
);
defparam \genblk7.full_r_4_0_45_a2_5 .INIT=16'h8000;
// @30:546
  CFG4 \genblk7.full_r_4_0_45_a2_4  (
	.A(sc_r_Z[6]),
	.B(sc_r_Z[5]),
	.C(sc_r_Z[4]),
	.D(MX2_0_Y),
	.Y(full_r_4_0_45_a2_4)
);
defparam \genblk7.full_r_4_0_45_a2_4 .INIT=16'h4000;
// @30:328
  CFG4 \genblk3.empty_r_3_0_23_a3_4  (
	.A(sc_r_Z[3]),
	.B(sc_r_Z[2]),
	.C(sc_r_Z[1]),
	.D(sc_r_Z[0]),
	.Y(empty_r_3_0_23_a3_4)
);
defparam \genblk3.empty_r_3_0_23_a3_4 .INIT=16'h0100;
// @30:328
  CFG3 \genblk3.empty_r_3_0_23_a3_3  (
	.A(sc_r_Z[6]),
	.B(sc_r_Z[5]),
	.C(sc_r_Z[4]),
	.Y(empty_r_3_0_23_a3_3)
);
defparam \genblk3.empty_r_3_0_23_a3_3 .INIT=8'h01;
// @33:613
  CFG4 \memraddr_r_cry_cy_RNO[0]  (
	.A(fifo_MEMRADDR[5]),
	.B(fifo_MEMRADDR[4]),
	.C(fifo_MEMRADDR[1]),
	.D(fifo_MEMRADDR[0]),
	.Y(un1_sresetn_2_0_70_a3_3)
);
defparam \memraddr_r_cry_cy_RNO[0] .INIT=16'h8000;
// @33:613
  CFG4 \memwaddr_r_cry_cy_RNO[0]  (
	.A(fifo_MEMWADDR[5]),
	.B(fifo_MEMWADDR[4]),
	.C(fifo_MEMWADDR[1]),
	.D(fifo_MEMWADDR[0]),
	.Y(un1_sresetn_1_0_58_a3_3)
);
defparam \memwaddr_r_cry_cy_RNO[0] .INIT=16'h8000;
// @33:613
  CFG2 \genblk7.full_r_RNIEHGP  (
	.A(MX2_0_Y),
	.B(full_r_RNI87GK_Y),
	.Y(memwaddr_re)
);
defparam \genblk7.full_r_RNIEHGP .INIT=4'hD;
// @33:613
  CFG2 memre_RNIDJ2B (
	.A(MX2_0_Y),
	.B(N_726),
	.Y(memraddr_re)
);
defparam memre_RNIDJ2B.INIT=4'hD;
// @30:546
  CFG3 \genblk7.full_r_4_0_45_a2  (
	.A(full_r_4_0_45_a2_4),
	.B(full_r_4_0_45_a2_5),
	.C(full_r_RNI87GK_Y),
	.Y(N_66)
);
defparam \genblk7.full_r_4_0_45_a2 .INIT=8'h80;
// @30:328
  CFG4 \genblk3.empty_r_3_0_23  (
	.A(empty_r_3_0_23_a3_4),
	.B(empty_r_3_0_23_a3_3),
	.C(MX2_0_Y),
	.D(full_r_RNI87GK_Y),
	.Y(N_41)
);
defparam \genblk3.empty_r_3_0_23 .INIT=16'h0F8F;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_corefifo_sync_scntr_Z3_layer0 */

module COREFIFO_C0_COREFIFO_C0_0_USRAM_top (
  xy_fifo_control_0_data_o,
  fifo_MEMWADDR,
  fifo_MEMRADDR,
  RDATA_int,
  full_r_RNI87GK_Y,
  N_726,
  MX2_0_Y,
  FlashFreeze_SB_0_GL0
)
;
input [17:0] xy_fifo_control_0_data_o ;
input [5:0] fifo_MEMWADDR ;
input [5:0] fifo_MEMRADDR ;
output [17:0] RDATA_int ;
input full_r_RNI87GK_Y ;
input N_726 ;
input MX2_0_Y ;
input FlashFreeze_SB_0_GL0 ;
wire full_r_RNI87GK_Y ;
wire N_726 ;
wire MX2_0_Y ;
wire FlashFreeze_SB_0_GL0 ;
wire [17:0] B_DOUT;
wire COREFIFO_C0_COREFIFO_C0_0_USRAM_top_R0C0_BUSY ;
wire VCC ;
wire GND ;
// @31:45
  RAM64x18 COREFIFO_C0_COREFIFO_C0_0_USRAM_top_R0C0 (
	.A_DOUT(RDATA_int[17:0]),
	.B_DOUT(B_DOUT[17:0]),
	.BUSY(COREFIFO_C0_COREFIFO_C0_0_USRAM_top_R0C0_BUSY),
	.A_ADDR_CLK(FlashFreeze_SB_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(MX2_0_Y),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(N_726),
	.A_DOUT_EN(VCC),
	.A_BLK({N_726, VCC}),
	.A_ADDR({fifo_MEMRADDR[5:0], GND, GND, GND, GND}),
	.B_ADDR_CLK(FlashFreeze_SB_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(MX2_0_Y),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(N_726),
	.B_DOUT_EN(VCC),
	.B_BLK({N_726, VCC}),
	.B_ADDR({fifo_MEMRADDR[5:0], GND, GND, GND, GND}),
	.C_CLK(FlashFreeze_SB_0_GL0),
	.C_ADDR({fifo_MEMWADDR[5:0], GND, GND, GND, GND}),
	.C_DIN(xy_fifo_control_0_data_o[17:0]),
	.C_WEN(full_r_RNI87GK_Y),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(GND),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({VCC, GND, GND}),
	.B_EN(VCC),
	.B_ADDR_LAT(GND),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.C_EN(VCC),
	.C_WIDTH({VCC, GND, GND}),
	.SII_LOCK(GND)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_USRAM_top */

module COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_18s_18s_6_6_1s_1s_0s_1s_3s (
  RDATA_int,
  fifo_MEMRADDR,
  fifo_MEMWADDR,
  xy_fifo_control_0_data_o,
  FlashFreeze_SB_0_GL0,
  MX2_0_Y,
  N_726,
  full_r_RNI87GK_Y
)
;
output [17:0] RDATA_int ;
input [5:0] fifo_MEMRADDR ;
input [5:0] fifo_MEMWADDR ;
input [17:0] xy_fifo_control_0_data_o ;
input FlashFreeze_SB_0_GL0 ;
input MX2_0_Y ;
input N_726 ;
input full_r_RNI87GK_Y ;
wire FlashFreeze_SB_0_GL0 ;
wire MX2_0_Y ;
wire N_726 ;
wire full_r_RNI87GK_Y ;
wire GND ;
wire VCC ;
// @32:53
  COREFIFO_C0_COREFIFO_C0_0_USRAM_top U5_syncnonpipe (
	.xy_fifo_control_0_data_o(xy_fifo_control_0_data_o[17:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[5:0]),
	.fifo_MEMRADDR(fifo_MEMRADDR[5:0]),
	.RDATA_int(RDATA_int[17:0]),
	.full_r_RNI87GK_Y(full_r_RNI87GK_Y),
	.N_726(N_726),
	.MX2_0_Y(MX2_0_Y),
	.FlashFreeze_SB_0_GL0(FlashFreeze_SB_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_18s_18s_6_6_1s_1s_0s_1s_3s */

module COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z2_layer0 (
  xy_fifo_control_0_data_o,
  COREFIFO_C0_0_Q,
  COREFIFO_C0_0_EMPTY,
  xy_fifo_control_0_we,
  MX2_0_Y,
  WPOINTS_0_fifo_re_o,
  FlashFreeze_SB_0_GL0
)
;
input [17:0] xy_fifo_control_0_data_o ;
output [17:0] COREFIFO_C0_0_Q ;
output COREFIFO_C0_0_EMPTY ;
input xy_fifo_control_0_we ;
input MX2_0_Y ;
input WPOINTS_0_fifo_re_o ;
input FlashFreeze_SB_0_GL0 ;
wire COREFIFO_C0_0_EMPTY ;
wire xy_fifo_control_0_we ;
wire MX2_0_Y ;
wire WPOINTS_0_fifo_re_o ;
wire FlashFreeze_SB_0_GL0 ;
wire [17:0] RDATA_r_Z;
wire [17:0] RDATA_int;
wire [5:0] fifo_MEMRADDR;
wire [5:0] fifo_MEMWADDR;
wire re_pulse_d1_Z ;
wire VCC ;
wire re_pulse_Z ;
wire GND ;
wire RE_d1_Z ;
wire REN_d1_Z ;
wire N_726 ;
wire re_set_Z ;
wire un1_re_set6_or ;
wire un1_re_pulse_or ;
wire full_r_RNI87GK_Y ;
// @33:1110
  SLE re_pulse_d1 (
	.Q(re_pulse_d1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(re_pulse_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1110
  SLE RE_d1 (
	.Q(RE_d1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(WPOINTS_0_fifo_re_o),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1110
  SLE REN_d1 (
	.Q(REN_d1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(N_726),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:1040
  SLE re_set (
	.Q(re_set_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(REN_d1_Z),
	.EN(un1_re_set6_or),
	.LAT(GND),
	.SD(GND),
	.SLn(MX2_0_Y)
);
// @33:1055
  SLE \RDATA_r[9]  (
	.Q(RDATA_r_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(RDATA_int[9]),
	.EN(un1_re_pulse_or),
	.LAT(GND),
	.SD(GND),
	.SLn(MX2_0_Y)
);
// @33:1055
  SLE \RDATA_r[8]  (
	.Q(RDATA_r_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(RDATA_int[8]),
	.EN(un1_re_pulse_or),
	.LAT(GND),
	.SD(GND),
	.SLn(MX2_0_Y)
);
// @33:1055
  SLE \RDATA_r[7]  (
	.Q(RDATA_r_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(RDATA_int[7]),
	.EN(un1_re_pulse_or),
	.LAT(GND),
	.SD(GND),
	.SLn(MX2_0_Y)
);
// @33:1055
  SLE \RDATA_r[6]  (
	.Q(RDATA_r_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(RDATA_int[6]),
	.EN(un1_re_pulse_or),
	.LAT(GND),
	.SD(GND),
	.SLn(MX2_0_Y)
);
// @33:1055
  SLE \RDATA_r[5]  (
	.Q(RDATA_r_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(RDATA_int[5]),
	.EN(un1_re_pulse_or),
	.LAT(GND),
	.SD(GND),
	.SLn(MX2_0_Y)
);
// @33:1055
  SLE \RDATA_r[4]  (
	.Q(RDATA_r_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(RDATA_int[4]),
	.EN(un1_re_pulse_or),
	.LAT(GND),
	.SD(GND),
	.SLn(MX2_0_Y)
);
// @33:1055
  SLE \RDATA_r[3]  (
	.Q(RDATA_r_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(RDATA_int[3]),
	.EN(un1_re_pulse_or),
	.LAT(GND),
	.SD(GND),
	.SLn(MX2_0_Y)
);
// @33:1055
  SLE \RDATA_r[2]  (
	.Q(RDATA_r_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(RDATA_int[2]),
	.EN(un1_re_pulse_or),
	.LAT(GND),
	.SD(GND),
	.SLn(MX2_0_Y)
);
// @33:1055
  SLE \RDATA_r[1]  (
	.Q(RDATA_r_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(RDATA_int[1]),
	.EN(un1_re_pulse_or),
	.LAT(GND),
	.SD(GND),
	.SLn(MX2_0_Y)
);
// @33:1055
  SLE \RDATA_r[0]  (
	.Q(RDATA_r_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(RDATA_int[0]),
	.EN(un1_re_pulse_or),
	.LAT(GND),
	.SD(GND),
	.SLn(MX2_0_Y)
);
// @33:1055
  SLE \RDATA_r[17]  (
	.Q(RDATA_r_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(RDATA_int[17]),
	.EN(un1_re_pulse_or),
	.LAT(GND),
	.SD(GND),
	.SLn(MX2_0_Y)
);
// @33:1055
  SLE \RDATA_r[16]  (
	.Q(RDATA_r_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(RDATA_int[16]),
	.EN(un1_re_pulse_or),
	.LAT(GND),
	.SD(GND),
	.SLn(MX2_0_Y)
);
// @33:1055
  SLE \RDATA_r[15]  (
	.Q(RDATA_r_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(RDATA_int[15]),
	.EN(un1_re_pulse_or),
	.LAT(GND),
	.SD(GND),
	.SLn(MX2_0_Y)
);
// @33:1055
  SLE \RDATA_r[14]  (
	.Q(RDATA_r_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(RDATA_int[14]),
	.EN(un1_re_pulse_or),
	.LAT(GND),
	.SD(GND),
	.SLn(MX2_0_Y)
);
// @33:1055
  SLE \RDATA_r[13]  (
	.Q(RDATA_r_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(RDATA_int[13]),
	.EN(un1_re_pulse_or),
	.LAT(GND),
	.SD(GND),
	.SLn(MX2_0_Y)
);
// @33:1055
  SLE \RDATA_r[12]  (
	.Q(RDATA_r_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(RDATA_int[12]),
	.EN(un1_re_pulse_or),
	.LAT(GND),
	.SD(GND),
	.SLn(MX2_0_Y)
);
// @33:1055
  SLE \RDATA_r[11]  (
	.Q(RDATA_r_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(RDATA_int[11]),
	.EN(un1_re_pulse_or),
	.LAT(GND),
	.SD(GND),
	.SLn(MX2_0_Y)
);
// @33:1055
  SLE \RDATA_r[10]  (
	.Q(RDATA_r_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(RDATA_int[10]),
	.EN(un1_re_pulse_or),
	.LAT(GND),
	.SD(GND),
	.SLn(MX2_0_Y)
);
// @33:1141
  CFG4 \Q[17]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[17]),
	.C(RDATA_int[17]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C0_0_Q[17])
);
defparam \Q[17] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[16]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[16]),
	.C(RDATA_int[16]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C0_0_Q[16])
);
defparam \Q[16] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[15]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[15]),
	.C(RDATA_int[15]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C0_0_Q[15])
);
defparam \Q[15] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[14]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[14]),
	.C(RDATA_int[14]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C0_0_Q[14])
);
defparam \Q[14] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[13]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[13]),
	.C(RDATA_int[13]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C0_0_Q[13])
);
defparam \Q[13] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[12]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[12]),
	.C(RDATA_int[12]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C0_0_Q[12])
);
defparam \Q[12] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[11]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[11]),
	.C(RDATA_int[11]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C0_0_Q[11])
);
defparam \Q[11] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[10]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[10]),
	.C(RDATA_int[10]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C0_0_Q[10])
);
defparam \Q[10] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[9]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[9]),
	.C(RDATA_int[9]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C0_0_Q[9])
);
defparam \Q[9] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[8]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[8]),
	.C(RDATA_int[8]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C0_0_Q[8])
);
defparam \Q[8] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[7]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[7]),
	.C(RDATA_int[7]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C0_0_Q[7])
);
defparam \Q[7] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[6]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[6]),
	.C(RDATA_int[6]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C0_0_Q[6])
);
defparam \Q[6] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[5]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[5]),
	.C(RDATA_int[5]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C0_0_Q[5])
);
defparam \Q[5] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[4]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[4]),
	.C(RDATA_int[4]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C0_0_Q[4])
);
defparam \Q[4] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[3]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[3]),
	.C(RDATA_int[3]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C0_0_Q[3])
);
defparam \Q[3] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[2]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[2]),
	.C(RDATA_int[2]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C0_0_Q[2])
);
defparam \Q[2] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[1]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[1]),
	.C(RDATA_int[1]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C0_0_Q[1])
);
defparam \Q[1] .INIT=16'hF0D8;
// @33:1141
  CFG4 \Q[0]  (
	.A(re_pulse_d1_Z),
	.B(RDATA_r_Z[0]),
	.C(RDATA_int[0]),
	.D(RE_d1_Z),
	.Y(COREFIFO_C0_0_Q[0])
);
defparam \Q[0] .INIT=16'hF0D8;
// @33:1136
  CFG3 re_pulse (
	.A(re_set_Z),
	.B(REN_d1_Z),
	.C(N_726),
	.Y(re_pulse_Z)
);
defparam re_pulse.INIT=8'hAE;
// @34:143
  CFG3 REN_d1_RNICAVG (
	.A(REN_d1_Z),
	.B(N_726),
	.C(MX2_0_Y),
	.Y(un1_re_pulse_or)
);
defparam REN_d1_RNICAVG.INIT=8'h2F;
// @34:143
  CFG3 re_set_RNO (
	.A(REN_d1_Z),
	.B(N_726),
	.C(MX2_0_Y),
	.Y(un1_re_set6_or)
);
defparam re_set_RNO.INIT=8'h6F;
// @33:613
  COREFIFO_C0_COREFIFO_C0_0_corefifo_sync_scntr_Z3_layer0 \genblk16.fifo_corefifo_sync_scntr  (
	.fifo_MEMRADDR(fifo_MEMRADDR[5:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[5:0]),
	.MX2_0_Y(MX2_0_Y),
	.N_726(N_726),
	.WPOINTS_0_fifo_re_o(WPOINTS_0_fifo_re_o),
	.xy_fifo_control_0_we(xy_fifo_control_0_we),
	.full_r_RNI87GK_Y(full_r_RNI87GK_Y),
	.COREFIFO_C0_0_EMPTY(COREFIFO_C0_0_EMPTY),
	.FlashFreeze_SB_0_GL0(FlashFreeze_SB_0_GL0)
);
// @33:1230
  COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_18s_18s_6_6_1s_1s_0s_1s_3s \genblk22.UI_ram_wrapper_1  (
	.RDATA_int(RDATA_int[17:0]),
	.fifo_MEMRADDR(fifo_MEMRADDR[5:0]),
	.fifo_MEMWADDR(fifo_MEMWADDR[5:0]),
	.xy_fifo_control_0_data_o(xy_fifo_control_0_data_o[17:0]),
	.FlashFreeze_SB_0_GL0(FlashFreeze_SB_0_GL0),
	.MX2_0_Y(MX2_0_Y),
	.N_726(N_726),
	.full_r_RNI87GK_Y(full_r_RNI87GK_Y)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z2_layer0 */

module COREFIFO_C0 (
  COREFIFO_C0_0_Q,
  xy_fifo_control_0_data_o,
  FlashFreeze_SB_0_GL0,
  WPOINTS_0_fifo_re_o,
  MX2_0_Y,
  xy_fifo_control_0_we,
  COREFIFO_C0_0_EMPTY
)
;
output [17:0] COREFIFO_C0_0_Q ;
input [17:0] xy_fifo_control_0_data_o ;
input FlashFreeze_SB_0_GL0 ;
input WPOINTS_0_fifo_re_o ;
input MX2_0_Y ;
input xy_fifo_control_0_we ;
output COREFIFO_C0_0_EMPTY ;
wire FlashFreeze_SB_0_GL0 ;
wire WPOINTS_0_fifo_re_o ;
wire MX2_0_Y ;
wire xy_fifo_control_0_we ;
wire COREFIFO_C0_0_EMPTY ;
wire GND ;
wire VCC ;
// @34:143
  COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z2_layer0 COREFIFO_C0_0 (
	.xy_fifo_control_0_data_o(xy_fifo_control_0_data_o[17:0]),
	.COREFIFO_C0_0_Q(COREFIFO_C0_0_Q[17:0]),
	.COREFIFO_C0_0_EMPTY(COREFIFO_C0_0_EMPTY),
	.xy_fifo_control_0_we(xy_fifo_control_0_we),
	.MX2_0_Y(MX2_0_Y),
	.WPOINTS_0_fifo_re_o(WPOINTS_0_fifo_re_o),
	.FlashFreeze_SB_0_GL0(FlashFreeze_SB_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREFIFO_C0 */

module DPSRAM_C0_DPSRAM_C0_0_DPSRAM (
  DPSRAM_C0_0_A_DOUT,
  DPSRAM_C0_0_B_DOUT,
  WPOINTS_0_a_d_o,
  RPOINTS_0_b_addr_o,
  WPOINTS_0_a_addr_o,
  WPOINTS_0_a_we_o,
  FlashFreeze_SB_0_GL0
)
;
output [7:0] DPSRAM_C0_0_A_DOUT ;
output [7:0] DPSRAM_C0_0_B_DOUT ;
input [7:0] WPOINTS_0_a_d_o ;
input [14:0] RPOINTS_0_b_addr_o ;
input [14:0] WPOINTS_0_a_addr_o ;
input WPOINTS_0_a_we_o ;
input FlashFreeze_SB_0_GL0 ;
wire WPOINTS_0_a_we_o ;
wire FlashFreeze_SB_0_GL0 ;
wire [17:1] DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C5_A_DOUT;
wire [17:1] DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C5_B_DOUT;
wire [17:1] DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C5_A_DOUT;
wire [17:1] DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C5_B_DOUT;
wire [17:1] DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C4_A_DOUT;
wire [17:1] DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C4_B_DOUT;
wire [17:1] DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C0_A_DOUT;
wire [17:1] DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C0_B_DOUT;
wire [17:1] DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C2_A_DOUT;
wire [17:1] DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C2_B_DOUT;
wire [17:1] DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C3_A_DOUT;
wire [17:1] DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C3_B_DOUT;
wire [17:1] DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C4_A_DOUT;
wire [17:1] DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C4_B_DOUT;
wire [17:1] DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C2_A_DOUT;
wire [17:1] DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C2_B_DOUT;
wire [17:1] DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C7_A_DOUT;
wire [17:1] DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C7_B_DOUT;
wire [17:1] DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C0_A_DOUT;
wire [17:1] DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C0_B_DOUT;
wire [17:1] DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C1_A_DOUT;
wire [17:1] DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C1_B_DOUT;
wire [17:1] DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C6_A_DOUT;
wire [17:1] DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C6_B_DOUT;
wire [17:1] DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C3_A_DOUT;
wire [17:1] DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C3_B_DOUT;
wire [17:1] DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C6_A_DOUT;
wire [17:1] DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C6_B_DOUT;
wire [17:1] DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C7_A_DOUT;
wire [17:1] DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C7_B_DOUT;
wire [17:1] DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C1_A_DOUT;
wire [17:1] DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C1_B_DOUT;
wire QAX_TEMPR0_4_ ;
wire QAX_TEMPR1_4_ ;
wire QBX_TEMPR0_4_ ;
wire QBX_TEMPR1_4_ ;
wire QAX_TEMPR0_5_ ;
wire QBX_TEMPR0_5_ ;
wire DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C5_BUSY ;
wire VCC ;
wire BLKX0_0_ ;
wire GND ;
wire BLKY0_0_ ;
wire QAX_TEMPR1_5_ ;
wire QBX_TEMPR1_5_ ;
wire DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C5_BUSY ;
wire QBX_TEMPR0_1_ ;
wire QBX_TEMPR1_1_ ;
wire QAX_TEMPR0_1_ ;
wire QAX_TEMPR1_1_ ;
wire DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C4_BUSY ;
wire QAX_TEMPR0_3_ ;
wire QAX_TEMPR1_3_ ;
wire QBX_TEMPR0_3_ ;
wire QBX_TEMPR1_3_ ;
wire QAX_TEMPR1_0_ ;
wire QBX_TEMPR1_0_ ;
wire DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C0_BUSY ;
wire QAX_TEMPR0_2_ ;
wire QBX_TEMPR0_2_ ;
wire DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C2_BUSY ;
wire DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C3_BUSY ;
wire DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C4_BUSY ;
wire QAX_TEMPR0_7_ ;
wire QAX_TEMPR1_7_ ;
wire QBX_TEMPR0_7_ ;
wire QBX_TEMPR1_7_ ;
wire QAX_TEMPR1_2_ ;
wire QBX_TEMPR1_2_ ;
wire DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C2_BUSY ;
wire DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C7_BUSY ;
wire QAX_TEMPR0_0_ ;
wire QBX_TEMPR0_0_ ;
wire DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C0_BUSY ;
wire DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C1_BUSY ;
wire QAX_TEMPR1_6_ ;
wire QBX_TEMPR1_6_ ;
wire DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C6_BUSY ;
wire DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C3_BUSY ;
wire QAX_TEMPR0_6_ ;
wire QBX_TEMPR0_6_ ;
wire DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C6_BUSY ;
wire DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C7_BUSY ;
wire DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C1_BUSY ;
// @35:444
  OR2 \OR2_A_DOUT[4]  (
	.Y(DPSRAM_C0_0_A_DOUT[4]),
	.A(QAX_TEMPR0_4_),
	.B(QAX_TEMPR1_4_)
);
// @35:442
  OR2 \OR2_B_DOUT[4]  (
	.Y(DPSRAM_C0_0_B_DOUT[4]),
	.A(QBX_TEMPR0_4_),
	.B(QBX_TEMPR1_4_)
);
// @35:419
  RAM1K18 DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C5 (
	.A_DOUT({DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C5_A_DOUT[17:1], QAX_TEMPR0_5_}),
	.B_DOUT({DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C5_B_DOUT[17:1], QBX_TEMPR0_5_}),
	.BUSY(DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C5_BUSY),
	.A_CLK(FlashFreeze_SB_0_GL0),
	.A_DOUT_CLK(FlashFreeze_SB_0_GL0),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, BLKX0_0_}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, WPOINTS_0_a_d_o[5]}),
	.A_ADDR(WPOINTS_0_a_addr_o[13:0]),
	.A_WEN({GND, WPOINTS_0_a_we_o}),
	.B_CLK(FlashFreeze_SB_0_GL0),
	.B_DOUT_CLK(FlashFreeze_SB_0_GL0),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, BLKY0_0_}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_ADDR(RPOINTS_0_b_addr_o[13:0]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(GND),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(GND),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @35:396
  RAM1K18 DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C5 (
	.A_DOUT({DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C5_A_DOUT[17:1], QAX_TEMPR1_5_}),
	.B_DOUT({DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C5_B_DOUT[17:1], QBX_TEMPR1_5_}),
	.BUSY(DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C5_BUSY),
	.A_CLK(FlashFreeze_SB_0_GL0),
	.A_DOUT_CLK(FlashFreeze_SB_0_GL0),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, WPOINTS_0_a_addr_o[14]}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, WPOINTS_0_a_d_o[5]}),
	.A_ADDR(WPOINTS_0_a_addr_o[13:0]),
	.A_WEN({GND, WPOINTS_0_a_we_o}),
	.B_CLK(FlashFreeze_SB_0_GL0),
	.B_DOUT_CLK(FlashFreeze_SB_0_GL0),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, RPOINTS_0_b_addr_o[14]}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_ADDR(RPOINTS_0_b_addr_o[13:0]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(GND),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(GND),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @35:394
  OR2 \OR2_B_DOUT[1]  (
	.Y(DPSRAM_C0_0_B_DOUT[1]),
	.A(QBX_TEMPR0_1_),
	.B(QBX_TEMPR1_1_)
);
// @35:392
  OR2 \OR2_A_DOUT[1]  (
	.Y(DPSRAM_C0_0_A_DOUT[1]),
	.A(QAX_TEMPR0_1_),
	.B(QAX_TEMPR1_1_)
);
// @35:391
  INV \INVBLKY0[0]  (
	.Y(BLKY0_0_),
	.A(RPOINTS_0_b_addr_o[14])
);
// @35:368
  RAM1K18 DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C4 (
	.A_DOUT({DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C4_A_DOUT[17:1], QAX_TEMPR1_4_}),
	.B_DOUT({DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C4_B_DOUT[17:1], QBX_TEMPR1_4_}),
	.BUSY(DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C4_BUSY),
	.A_CLK(FlashFreeze_SB_0_GL0),
	.A_DOUT_CLK(FlashFreeze_SB_0_GL0),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, WPOINTS_0_a_addr_o[14]}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, WPOINTS_0_a_d_o[4]}),
	.A_ADDR(WPOINTS_0_a_addr_o[13:0]),
	.A_WEN({GND, WPOINTS_0_a_we_o}),
	.B_CLK(FlashFreeze_SB_0_GL0),
	.B_DOUT_CLK(FlashFreeze_SB_0_GL0),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, RPOINTS_0_b_addr_o[14]}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_ADDR(RPOINTS_0_b_addr_o[13:0]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(GND),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(GND),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @35:366
  OR2 \OR2_A_DOUT[3]  (
	.Y(DPSRAM_C0_0_A_DOUT[3]),
	.A(QAX_TEMPR0_3_),
	.B(QAX_TEMPR1_3_)
);
// @35:364
  OR2 \OR2_B_DOUT[3]  (
	.Y(DPSRAM_C0_0_B_DOUT[3]),
	.A(QBX_TEMPR0_3_),
	.B(QBX_TEMPR1_3_)
);
// @35:341
  RAM1K18 DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C0 (
	.A_DOUT({DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C0_A_DOUT[17:1], QAX_TEMPR1_0_}),
	.B_DOUT({DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C0_B_DOUT[17:1], QBX_TEMPR1_0_}),
	.BUSY(DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C0_BUSY),
	.A_CLK(FlashFreeze_SB_0_GL0),
	.A_DOUT_CLK(FlashFreeze_SB_0_GL0),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, WPOINTS_0_a_addr_o[14]}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, WPOINTS_0_a_d_o[0]}),
	.A_ADDR(WPOINTS_0_a_addr_o[13:0]),
	.A_WEN({GND, WPOINTS_0_a_we_o}),
	.B_CLK(FlashFreeze_SB_0_GL0),
	.B_DOUT_CLK(FlashFreeze_SB_0_GL0),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, RPOINTS_0_b_addr_o[14]}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_ADDR(RPOINTS_0_b_addr_o[13:0]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(GND),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(GND),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @35:318
  RAM1K18 DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C2 (
	.A_DOUT({DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C2_A_DOUT[17:1], QAX_TEMPR0_2_}),
	.B_DOUT({DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C2_B_DOUT[17:1], QBX_TEMPR0_2_}),
	.BUSY(DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C2_BUSY),
	.A_CLK(FlashFreeze_SB_0_GL0),
	.A_DOUT_CLK(FlashFreeze_SB_0_GL0),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, BLKX0_0_}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, WPOINTS_0_a_d_o[2]}),
	.A_ADDR(WPOINTS_0_a_addr_o[13:0]),
	.A_WEN({GND, WPOINTS_0_a_we_o}),
	.B_CLK(FlashFreeze_SB_0_GL0),
	.B_DOUT_CLK(FlashFreeze_SB_0_GL0),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, BLKY0_0_}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_ADDR(RPOINTS_0_b_addr_o[13:0]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(GND),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(GND),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @35:295
  RAM1K18 DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C3 (
	.A_DOUT({DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C3_A_DOUT[17:1], QAX_TEMPR1_3_}),
	.B_DOUT({DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C3_B_DOUT[17:1], QBX_TEMPR1_3_}),
	.BUSY(DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C3_BUSY),
	.A_CLK(FlashFreeze_SB_0_GL0),
	.A_DOUT_CLK(FlashFreeze_SB_0_GL0),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, WPOINTS_0_a_addr_o[14]}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, WPOINTS_0_a_d_o[3]}),
	.A_ADDR(WPOINTS_0_a_addr_o[13:0]),
	.A_WEN({GND, WPOINTS_0_a_we_o}),
	.B_CLK(FlashFreeze_SB_0_GL0),
	.B_DOUT_CLK(FlashFreeze_SB_0_GL0),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, RPOINTS_0_b_addr_o[14]}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_ADDR(RPOINTS_0_b_addr_o[13:0]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(GND),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(GND),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @35:272
  RAM1K18 DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C4 (
	.A_DOUT({DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C4_A_DOUT[17:1], QAX_TEMPR0_4_}),
	.B_DOUT({DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C4_B_DOUT[17:1], QBX_TEMPR0_4_}),
	.BUSY(DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C4_BUSY),
	.A_CLK(FlashFreeze_SB_0_GL0),
	.A_DOUT_CLK(FlashFreeze_SB_0_GL0),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, BLKX0_0_}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, WPOINTS_0_a_d_o[4]}),
	.A_ADDR(WPOINTS_0_a_addr_o[13:0]),
	.A_WEN({GND, WPOINTS_0_a_we_o}),
	.B_CLK(FlashFreeze_SB_0_GL0),
	.B_DOUT_CLK(FlashFreeze_SB_0_GL0),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, BLKY0_0_}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_ADDR(RPOINTS_0_b_addr_o[13:0]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(GND),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(GND),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @35:270
  OR2 \OR2_A_DOUT[7]  (
	.Y(DPSRAM_C0_0_A_DOUT[7]),
	.A(QAX_TEMPR0_7_),
	.B(QAX_TEMPR1_7_)
);
// @35:268
  OR2 \OR2_B_DOUT[7]  (
	.Y(DPSRAM_C0_0_B_DOUT[7]),
	.A(QBX_TEMPR0_7_),
	.B(QBX_TEMPR1_7_)
);
// @35:245
  RAM1K18 DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C2 (
	.A_DOUT({DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C2_A_DOUT[17:1], QAX_TEMPR1_2_}),
	.B_DOUT({DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C2_B_DOUT[17:1], QBX_TEMPR1_2_}),
	.BUSY(DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C2_BUSY),
	.A_CLK(FlashFreeze_SB_0_GL0),
	.A_DOUT_CLK(FlashFreeze_SB_0_GL0),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, WPOINTS_0_a_addr_o[14]}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, WPOINTS_0_a_d_o[2]}),
	.A_ADDR(WPOINTS_0_a_addr_o[13:0]),
	.A_WEN({GND, WPOINTS_0_a_we_o}),
	.B_CLK(FlashFreeze_SB_0_GL0),
	.B_DOUT_CLK(FlashFreeze_SB_0_GL0),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, RPOINTS_0_b_addr_o[14]}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_ADDR(RPOINTS_0_b_addr_o[13:0]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(GND),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(GND),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @35:222
  RAM1K18 DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C7 (
	.A_DOUT({DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C7_A_DOUT[17:1], QAX_TEMPR0_7_}),
	.B_DOUT({DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C7_B_DOUT[17:1], QBX_TEMPR0_7_}),
	.BUSY(DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C7_BUSY),
	.A_CLK(FlashFreeze_SB_0_GL0),
	.A_DOUT_CLK(FlashFreeze_SB_0_GL0),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, BLKX0_0_}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, WPOINTS_0_a_d_o[7]}),
	.A_ADDR(WPOINTS_0_a_addr_o[13:0]),
	.A_WEN({GND, WPOINTS_0_a_we_o}),
	.B_CLK(FlashFreeze_SB_0_GL0),
	.B_DOUT_CLK(FlashFreeze_SB_0_GL0),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, BLKY0_0_}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_ADDR(RPOINTS_0_b_addr_o[13:0]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(GND),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(GND),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @35:199
  RAM1K18 DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C0 (
	.A_DOUT({DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C0_A_DOUT[17:1], QAX_TEMPR0_0_}),
	.B_DOUT({DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C0_B_DOUT[17:1], QBX_TEMPR0_0_}),
	.BUSY(DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C0_BUSY),
	.A_CLK(FlashFreeze_SB_0_GL0),
	.A_DOUT_CLK(FlashFreeze_SB_0_GL0),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, BLKX0_0_}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, WPOINTS_0_a_d_o[0]}),
	.A_ADDR(WPOINTS_0_a_addr_o[13:0]),
	.A_WEN({GND, WPOINTS_0_a_we_o}),
	.B_CLK(FlashFreeze_SB_0_GL0),
	.B_DOUT_CLK(FlashFreeze_SB_0_GL0),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, BLKY0_0_}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_ADDR(RPOINTS_0_b_addr_o[13:0]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(GND),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(GND),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @35:197
  OR2 \OR2_A_DOUT[2]  (
	.Y(DPSRAM_C0_0_A_DOUT[2]),
	.A(QAX_TEMPR0_2_),
	.B(QAX_TEMPR1_2_)
);
// @35:195
  OR2 \OR2_B_DOUT[2]  (
	.Y(DPSRAM_C0_0_B_DOUT[2]),
	.A(QBX_TEMPR0_2_),
	.B(QBX_TEMPR1_2_)
);
// @35:193
  OR2 \OR2_A_DOUT[5]  (
	.Y(DPSRAM_C0_0_A_DOUT[5]),
	.A(QAX_TEMPR0_5_),
	.B(QAX_TEMPR1_5_)
);
// @35:191
  OR2 \OR2_B_DOUT[5]  (
	.Y(DPSRAM_C0_0_B_DOUT[5]),
	.A(QBX_TEMPR0_5_),
	.B(QBX_TEMPR1_5_)
);
// @35:168
  RAM1K18 DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C1 (
	.A_DOUT({DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C1_A_DOUT[17:1], QAX_TEMPR0_1_}),
	.B_DOUT({DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C1_B_DOUT[17:1], QBX_TEMPR0_1_}),
	.BUSY(DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C1_BUSY),
	.A_CLK(FlashFreeze_SB_0_GL0),
	.A_DOUT_CLK(FlashFreeze_SB_0_GL0),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, BLKX0_0_}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, WPOINTS_0_a_d_o[1]}),
	.A_ADDR(WPOINTS_0_a_addr_o[13:0]),
	.A_WEN({GND, WPOINTS_0_a_we_o}),
	.B_CLK(FlashFreeze_SB_0_GL0),
	.B_DOUT_CLK(FlashFreeze_SB_0_GL0),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, BLKY0_0_}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_ADDR(RPOINTS_0_b_addr_o[13:0]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(GND),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(GND),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @35:145
  RAM1K18 DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C6 (
	.A_DOUT({DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C6_A_DOUT[17:1], QAX_TEMPR1_6_}),
	.B_DOUT({DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C6_B_DOUT[17:1], QBX_TEMPR1_6_}),
	.BUSY(DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C6_BUSY),
	.A_CLK(FlashFreeze_SB_0_GL0),
	.A_DOUT_CLK(FlashFreeze_SB_0_GL0),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, WPOINTS_0_a_addr_o[14]}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, WPOINTS_0_a_d_o[6]}),
	.A_ADDR(WPOINTS_0_a_addr_o[13:0]),
	.A_WEN({GND, WPOINTS_0_a_we_o}),
	.B_CLK(FlashFreeze_SB_0_GL0),
	.B_DOUT_CLK(FlashFreeze_SB_0_GL0),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, RPOINTS_0_b_addr_o[14]}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_ADDR(RPOINTS_0_b_addr_o[13:0]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(GND),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(GND),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @35:122
  RAM1K18 DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C3 (
	.A_DOUT({DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C3_A_DOUT[17:1], QAX_TEMPR0_3_}),
	.B_DOUT({DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C3_B_DOUT[17:1], QBX_TEMPR0_3_}),
	.BUSY(DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C3_BUSY),
	.A_CLK(FlashFreeze_SB_0_GL0),
	.A_DOUT_CLK(FlashFreeze_SB_0_GL0),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, BLKX0_0_}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, WPOINTS_0_a_d_o[3]}),
	.A_ADDR(WPOINTS_0_a_addr_o[13:0]),
	.A_WEN({GND, WPOINTS_0_a_we_o}),
	.B_CLK(FlashFreeze_SB_0_GL0),
	.B_DOUT_CLK(FlashFreeze_SB_0_GL0),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, BLKY0_0_}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_ADDR(RPOINTS_0_b_addr_o[13:0]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(GND),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(GND),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @35:121
  INV \INVBLKX0[0]  (
	.Y(BLKX0_0_),
	.A(WPOINTS_0_a_addr_o[14])
);
// @35:98
  RAM1K18 DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C6 (
	.A_DOUT({DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C6_A_DOUT[17:1], QAX_TEMPR0_6_}),
	.B_DOUT({DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C6_B_DOUT[17:1], QBX_TEMPR0_6_}),
	.BUSY(DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C6_BUSY),
	.A_CLK(FlashFreeze_SB_0_GL0),
	.A_DOUT_CLK(FlashFreeze_SB_0_GL0),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, BLKX0_0_}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, WPOINTS_0_a_d_o[6]}),
	.A_ADDR(WPOINTS_0_a_addr_o[13:0]),
	.A_WEN({GND, WPOINTS_0_a_we_o}),
	.B_CLK(FlashFreeze_SB_0_GL0),
	.B_DOUT_CLK(FlashFreeze_SB_0_GL0),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, BLKY0_0_}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_ADDR(RPOINTS_0_b_addr_o[13:0]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(GND),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(GND),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @35:96
  OR2 \OR2_A_DOUT[0]  (
	.Y(DPSRAM_C0_0_A_DOUT[0]),
	.A(QAX_TEMPR0_0_),
	.B(QAX_TEMPR1_0_)
);
// @35:94
  OR2 \OR2_B_DOUT[0]  (
	.Y(DPSRAM_C0_0_B_DOUT[0]),
	.A(QBX_TEMPR0_0_),
	.B(QBX_TEMPR1_0_)
);
// @35:92
  OR2 \OR2_B_DOUT[6]  (
	.Y(DPSRAM_C0_0_B_DOUT[6]),
	.A(QBX_TEMPR0_6_),
	.B(QBX_TEMPR1_6_)
);
// @35:69
  RAM1K18 DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C7 (
	.A_DOUT({DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C7_A_DOUT[17:1], QAX_TEMPR1_7_}),
	.B_DOUT({DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C7_B_DOUT[17:1], QBX_TEMPR1_7_}),
	.BUSY(DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C7_BUSY),
	.A_CLK(FlashFreeze_SB_0_GL0),
	.A_DOUT_CLK(FlashFreeze_SB_0_GL0),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, WPOINTS_0_a_addr_o[14]}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, WPOINTS_0_a_d_o[7]}),
	.A_ADDR(WPOINTS_0_a_addr_o[13:0]),
	.A_WEN({GND, WPOINTS_0_a_we_o}),
	.B_CLK(FlashFreeze_SB_0_GL0),
	.B_DOUT_CLK(FlashFreeze_SB_0_GL0),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, RPOINTS_0_b_addr_o[14]}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_ADDR(RPOINTS_0_b_addr_o[13:0]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(GND),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(GND),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @35:46
  RAM1K18 DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C1 (
	.A_DOUT({DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C1_A_DOUT[17:1], QAX_TEMPR1_1_}),
	.B_DOUT({DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C1_B_DOUT[17:1], QBX_TEMPR1_1_}),
	.BUSY(DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R1C1_BUSY),
	.A_CLK(FlashFreeze_SB_0_GL0),
	.A_DOUT_CLK(FlashFreeze_SB_0_GL0),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, WPOINTS_0_a_addr_o[14]}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, WPOINTS_0_a_d_o[1]}),
	.A_ADDR(WPOINTS_0_a_addr_o[13:0]),
	.A_WEN({GND, WPOINTS_0_a_we_o}),
	.B_CLK(FlashFreeze_SB_0_GL0),
	.B_DOUT_CLK(FlashFreeze_SB_0_GL0),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, RPOINTS_0_b_addr_o[14]}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.B_ADDR(RPOINTS_0_b_addr_o[13:0]),
	.B_WEN({GND, GND}),
	.A_EN(VCC),
	.A_DOUT_LAT(GND),
	.A_WIDTH({GND, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(GND),
	.B_WIDTH({GND, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
// @35:44
  OR2 \OR2_A_DOUT[6]  (
	.Y(DPSRAM_C0_0_A_DOUT[6]),
	.A(QAX_TEMPR0_6_),
	.B(QAX_TEMPR1_6_)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* DPSRAM_C0_DPSRAM_C0_0_DPSRAM */

module DPSRAM_C0 (
  WPOINTS_0_a_addr_o,
  RPOINTS_0_b_addr_o,
  WPOINTS_0_a_d_o,
  DPSRAM_C0_0_B_DOUT,
  DPSRAM_C0_0_A_DOUT,
  FlashFreeze_SB_0_GL0,
  WPOINTS_0_a_we_o
)
;
input [14:0] WPOINTS_0_a_addr_o ;
input [14:0] RPOINTS_0_b_addr_o ;
input [7:0] WPOINTS_0_a_d_o ;
output [7:0] DPSRAM_C0_0_B_DOUT ;
output [7:0] DPSRAM_C0_0_A_DOUT ;
input FlashFreeze_SB_0_GL0 ;
input WPOINTS_0_a_we_o ;
wire FlashFreeze_SB_0_GL0 ;
wire WPOINTS_0_a_we_o ;
wire GND ;
wire VCC ;
// @36:129
  DPSRAM_C0_DPSRAM_C0_0_DPSRAM DPSRAM_C0_0 (
	.DPSRAM_C0_0_A_DOUT(DPSRAM_C0_0_A_DOUT[7:0]),
	.DPSRAM_C0_0_B_DOUT(DPSRAM_C0_0_B_DOUT[7:0]),
	.WPOINTS_0_a_d_o(WPOINTS_0_a_d_o[7:0]),
	.RPOINTS_0_b_addr_o(RPOINTS_0_b_addr_o[14:0]),
	.WPOINTS_0_a_addr_o(WPOINTS_0_a_addr_o[14:0]),
	.WPOINTS_0_a_we_o(WPOINTS_0_a_we_o),
	.FlashFreeze_SB_0_GL0(FlashFreeze_SB_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* DPSRAM_C0 */

module WPOINTS (
  DPSRAM_C0_0_A_DOUT,
  COREFIFO_C0_0_Q,
  WPOINTS_0_a_addr_o,
  next_index_base_net_0,
  WPOINTS_0_a_d_o,
  COREFIFO_C0_0_EMPTY,
  WPOINTS_0_a_we_o,
  WPOINTS_0_fifo_re_o,
  FlashFreeze_SB_0_GL0,
  MX2_0_Y_arst
)
;
input [7:0] DPSRAM_C0_0_A_DOUT ;
input [17:0] COREFIFO_C0_0_Q ;
output [14:0] WPOINTS_0_a_addr_o ;
input [17:0] next_index_base_net_0 ;
output [7:0] WPOINTS_0_a_d_o ;
input COREFIFO_C0_0_EMPTY ;
output WPOINTS_0_a_we_o ;
output WPOINTS_0_fifo_re_o ;
input FlashFreeze_SB_0_GL0 ;
input MX2_0_Y_arst ;
wire COREFIFO_C0_0_EMPTY ;
wire WPOINTS_0_a_we_o ;
wire WPOINTS_0_fifo_re_o ;
wire FlashFreeze_SB_0_GL0 ;
wire MX2_0_Y_arst ;
wire [19:3] next_erase_virtual_index_Z;
wire [19:19] next_erase_virtual_index_s_Z;
wire [18:3] next_erase_virtual_index_s;
wire [5:0] s_state_Z;
wire [2:1] s_state_ns;
wire [63:17] s_state_d;
wire [7:0] buf8bits_Z;
wire [7:0] buf8bits_33_Z;
wire [20:0] xy_virtual_index_Z;
wire [20:1] xy_virtual_index_4;
wire [4:4] buf8bits_33;
wire [7:0] a_d_o_3_Z;
wire [17:0] index_base_Z;
wire [61:57] s_state_d_i;
wire [8:0] x_Z;
wire [14:1] a_addr_o_36;
wire [0:0] a_addr_o_36_Z;
wire [20:0] xy_true_index_Z;
wire [17:3] next_erase_true_index_Z;
wire [17:3] next_erase_true_index_3;
wire [3:3] next_erase_virtual_index_cry_cy_S;
wire [3:3] next_erase_virtual_index_cry_cy_Y;
wire [18:3] next_erase_virtual_index_cry_Z;
wire [18:3] next_erase_virtual_index_cry_Y;
wire [19:19] next_erase_virtual_index_s_FCO;
wire [19:19] next_erase_virtual_index_s_Y;
wire [12:0] P;
wire [0:0] un1_xy_true_index_7_m_1_1_Z;
wire [9:9] NoName_cnst;
wire [1:1] un1_s_state_35_Z;
wire [16:15] un1_xy_true_index_6_m_Z;
wire [4:4] buf8bits_33_17_1_Z;
wire [3:0] buf8bits_33_18_1_1_Z;
wire [5:5] buf8bits_33_18_d_1_0_Z;
wire [6:1] buf8bits_33_18_d_Z;
wire [7:7] buf8bits_33_18_1_0_Z;
wire [2:2] NoName_cnst_i_a3_0_0;
wire [1:1] un1_s_state_35_0_Z;
wire [1:1] un1_s_state_35_1_Z;
wire [0:0] a_addr_o_36_m1_Z;
wire [0:0] a_addr_o_36_m0_Z;
wire [43:0] un1_y_NC;
wire [43:13] un1_y_ONC;
wire VCC ;
wire next_erase_virtual_indexe ;
wire GND ;
wire N_200_i ;
wire N_197_i ;
wire N_182_i ;
wire N_73_i ;
wire N_1183 ;
wire un1_s_state_16_0_Z ;
wire un1_s_state_27_0_Z ;
wire un1_s_state_3_0_a10_Z ;
wire xy_virtual_index_4_cry_0_0_Y ;
wire un1_s_state_19_0_Z ;
wire N_510_i ;
wire un1_s_state_33_i ;
wire s_state24_14 ;
wire N_1206_i ;
wire un1_s_state_30_i ;
wire s_state24_13 ;
wire N_1216 ;
wire s_state24_12 ;
wire N_1225_i ;
wire s_state24_11 ;
wire N_1235 ;
wire s_state24_10 ;
wire N_1244_i ;
wire s_state24_9 ;
wire N_1254_i ;
wire s_state24_8 ;
wire N_1264_i ;
wire s_state24_7 ;
wire N_1274_i ;
wire s_state24_6 ;
wire N_1284_i ;
wire s_state24_5 ;
wire N_1294_i ;
wire s_state24_4 ;
wire N_1304_i ;
wire s_state24_3 ;
wire N_1314_i ;
wire s_state24_2 ;
wire N_1324_i ;
wire s_state24_1 ;
wire N_1334_i ;
wire s_state24_0 ;
wire N_1344_i ;
wire a_addr_o92lto6 ;
wire un1_xy_true_index_6_cry_9_0_S ;
wire un1_xy_true_index_6_cry_8_0_S ;
wire un1_xy_true_index_6_cry_7_0_S ;
wire a_addr_o107lto3 ;
wire un1_xy_true_index_6_cry_6_0_S ;
wire a_addr_o122lto2 ;
wire un1_xy_true_index_6_cry_5_0_S ;
wire un1_xy_true_index_6_cry_4_0_S ;
wire un1_xy_true_index_6_cry_3_0_S ;
wire un1_xy_true_index_6_cry_2_0_S ;
wire un1_xy_true_index_6_cry_1_0_S ;
wire un1_xy_true_index_6_cry_0_0_Y ;
wire s_state24_19 ;
wire N_1354 ;
wire s_state24_18 ;
wire N_1363 ;
wire s_state24_17 ;
wire N_1372_i ;
wire s_state24_16 ;
wire N_1382 ;
wire s_state24_15 ;
wire N_1391 ;
wire un1_xy_true_index_6_s_20_S ;
wire un1_xy_true_index_6_cry_19_S ;
wire un1_xy_true_index_6_cry_18_S ;
wire a_addr_o92lto14_Z ;
wire un1_xy_true_index_6_cry_17_0_S ;
wire un1_xy_true_index_6_cry_16_S ;
wire un1_xy_true_index_6_cry_15_S ;
wire un1_xy_true_index_6_cry_14_0_S ;
wire un1_xy_true_index_6_cry_13_0_S ;
wire un1_xy_true_index_6_cry_12_0_S ;
wire un1_xy_true_index_6_cry_11_0_S ;
wire a_addr_o92lto7 ;
wire un1_xy_true_index_6_cry_10_0_S ;
wire next_erase_virtual_index_cry_cy ;
wire N_547_i ;
wire xy_virtual_index_4_cry_0 ;
wire xy_virtual_index_4_cry_0_0_S ;
wire xy_virtual_index_4_cry_1 ;
wire xy_virtual_index_4_cry_1_0_Y ;
wire xy_virtual_index_4_cry_2 ;
wire xy_virtual_index_4_cry_2_0_Y ;
wire xy_virtual_index_4_cry_3 ;
wire xy_virtual_index_4_cry_3_0_Y ;
wire xy_virtual_index_4_cry_4 ;
wire xy_virtual_index_4_cry_4_0_Y ;
wire xy_virtual_index_4_cry_5 ;
wire xy_virtual_index_4_cry_5_0_Y ;
wire xy_virtual_index_4_cry_6 ;
wire xy_virtual_index_4_cry_6_0_Y ;
wire xy_virtual_index_4_cry_7 ;
wire xy_virtual_index_4_cry_7_0_Y ;
wire xy_virtual_index_4_cry_8 ;
wire xy_virtual_index_4_cry_8_0_Y ;
wire xy_virtual_index_4_cry_9_Z ;
wire xy_virtual_index_4_cry_9_Y ;
wire xy_virtual_index_4_cry_10_Z ;
wire xy_virtual_index_4_cry_10_Y ;
wire xy_virtual_index_4_cry_11_Z ;
wire xy_virtual_index_4_cry_11_Y ;
wire xy_virtual_index_4_cry_12_Z ;
wire xy_virtual_index_4_cry_12_Y ;
wire xy_virtual_index_4_cry_13_Z ;
wire xy_virtual_index_4_cry_13_Y ;
wire xy_virtual_index_4_cry_14_Z ;
wire xy_virtual_index_4_cry_14_Y ;
wire xy_virtual_index_4_cry_15_Z ;
wire xy_virtual_index_4_cry_15_Y ;
wire xy_virtual_index_4_cry_16_Z ;
wire xy_virtual_index_4_cry_16_Y ;
wire xy_virtual_index_4_cry_17_Z ;
wire xy_virtual_index_4_cry_17_Y ;
wire xy_virtual_index_4_cry_18_Z ;
wire xy_virtual_index_4_cry_18_Y ;
wire xy_virtual_index_4_s_20_FCO ;
wire xy_virtual_index_4_s_20_Y ;
wire xy_virtual_index_4_cry_19_Z ;
wire xy_virtual_index_4_cry_19_Y ;
wire un1_xy_true_index_7_cry_0 ;
wire un1_xy_true_index_7_cry_0_0_S ;
wire un1_xy_true_index_7_cry_0_0_Y ;
wire un1_s_state_28_i ;
wire un1_xy_true_index_7_cry_1_Z ;
wire un1_xy_true_index_7_cry_1_S ;
wire un1_xy_true_index_7_cry_1_Y ;
wire r_N_4 ;
wire un1_xy_true_index_7_cry_2_Z ;
wire un1_xy_true_index_7_cry_2_S ;
wire un1_xy_true_index_7_cry_2_Y ;
wire N_598_i ;
wire a_addr_o_2_sqmuxa_5_Z ;
wire un1_xy_true_index_7_cry_3_Z ;
wire un1_xy_true_index_7_cry_3_S ;
wire un1_xy_true_index_7_cry_3_Y ;
wire N_917 ;
wire un1_xy_true_index_7_cry_4_Z ;
wire un1_xy_true_index_7_cry_4_S ;
wire un1_xy_true_index_7_cry_4_Y ;
wire un1_xy_true_index_7_cry_5_Z ;
wire un1_xy_true_index_7_cry_5_S ;
wire un1_xy_true_index_7_cry_5_Y ;
wire un1_xy_true_index_7_cry_6_Z ;
wire un1_xy_true_index_7_cry_6_S ;
wire un1_xy_true_index_7_cry_6_Y ;
wire N_947 ;
wire un1_xy_true_index_7_cry_7 ;
wire un1_xy_true_index_7_cry_7_0_S ;
wire un1_xy_true_index_7_cry_7_0_Y ;
wire N_948 ;
wire un1_xy_true_index_7_cry_8 ;
wire un1_xy_true_index_7_cry_8_0_S ;
wire un1_xy_true_index_7_cry_8_0_Y ;
wire un1_xy_true_index_7_cry_9 ;
wire un1_xy_true_index_7_cry_9_0_S ;
wire un1_xy_true_index_7_cry_9_0_Y ;
wire un1_xy_true_index_7_cry_10 ;
wire un1_xy_true_index_7_cry_10_0_S ;
wire un1_xy_true_index_7_cry_10_0_Y ;
wire un1_xy_true_index_7_cry_11 ;
wire un1_xy_true_index_7_cry_11_0_S ;
wire un1_xy_true_index_7_cry_11_0_Y ;
wire un1_xy_true_index_7_cry_12_Z ;
wire un1_xy_true_index_7_cry_12_S ;
wire un1_xy_true_index_7_cry_12_Y ;
wire un1_xy_true_index_7_s_14_FCO ;
wire un1_xy_true_index_7_s_14_S ;
wire un1_xy_true_index_7_s_14_Y ;
wire un1_xy_true_index_7_cry_13_Z ;
wire un1_xy_true_index_7_cry_13_S ;
wire un1_xy_true_index_7_cry_13_Y ;
wire un1_xy_true_index_6_cry_0 ;
wire un1_xy_true_index_6_cry_0_0_S ;
wire un1_xy_true_index_6_cry_1 ;
wire un1_xy_true_index_6_cry_1_0_Y ;
wire un1_xy_true_index_6_cry_2 ;
wire un1_xy_true_index_6_cry_2_0_Y ;
wire un1_xy_true_index_6_cry_3 ;
wire un1_xy_true_index_6_cry_3_0_Y ;
wire un1_xy_true_index_6_cry_4 ;
wire un1_xy_true_index_6_cry_4_0_Y ;
wire un1_xy_true_index_6_cry_5 ;
wire un1_xy_true_index_6_cry_5_0_Y ;
wire un1_xy_true_index_6_cry_6 ;
wire un1_xy_true_index_6_cry_6_0_Y ;
wire un1_xy_true_index_6_cry_7 ;
wire un1_xy_true_index_6_cry_7_0_Y ;
wire un1_xy_true_index_6_cry_8 ;
wire un1_xy_true_index_6_cry_8_0_Y ;
wire un1_xy_true_index_6_cry_9 ;
wire un1_xy_true_index_6_cry_9_0_Y ;
wire un1_xy_true_index_6_cry_10 ;
wire un1_xy_true_index_6_cry_10_0_Y ;
wire un1_xy_true_index_6_cry_11 ;
wire un1_xy_true_index_6_cry_11_0_Y ;
wire un1_xy_true_index_6_cry_12 ;
wire un1_xy_true_index_6_cry_12_0_Y ;
wire un1_xy_true_index_6_cry_13 ;
wire un1_xy_true_index_6_cry_13_0_Y ;
wire un1_xy_true_index_6_cry_14 ;
wire un1_xy_true_index_6_cry_14_0_Y ;
wire un1_xy_true_index_6_cry_15_Z ;
wire un1_xy_true_index_6_cry_15_Y ;
wire un1_s_state_24_Z ;
wire un1_xy_true_index_6_cry_16_Z ;
wire un1_xy_true_index_6_cry_16_Y ;
wire un1_xy_true_index_6_cry_17 ;
wire un1_xy_true_index_6_cry_17_0_Y ;
wire un1_xy_true_index_6_cry_18_Z ;
wire un1_xy_true_index_6_cry_18_Y ;
wire un1_xy_true_index_6_s_20_FCO ;
wire un1_xy_true_index_6_s_20_Y ;
wire un1_xy_true_index_6_cry_19_Z ;
wire un1_xy_true_index_6_cry_19_Y ;
wire un4_erase_target_virtual_index_cry_0_Z ;
wire un4_erase_target_virtual_index_cry_0_S ;
wire un4_erase_target_virtual_index_cry_0_Y ;
wire un4_erase_target_virtual_index_cry_1_Z ;
wire un4_erase_target_virtual_index_cry_1_S ;
wire un4_erase_target_virtual_index_cry_1_Y ;
wire un4_erase_target_virtual_index_cry_2_Z ;
wire un4_erase_target_virtual_index_cry_2_S ;
wire un4_erase_target_virtual_index_cry_2_Y ;
wire un4_erase_target_virtual_index_cry_3_Z ;
wire un4_erase_target_virtual_index_cry_3_S ;
wire un4_erase_target_virtual_index_cry_3_Y ;
wire un4_erase_target_virtual_index_cry_4_Z ;
wire un4_erase_target_virtual_index_cry_4_S ;
wire un4_erase_target_virtual_index_cry_4_Y ;
wire un4_erase_target_virtual_index_cry_5_Z ;
wire un4_erase_target_virtual_index_cry_5_S ;
wire un4_erase_target_virtual_index_cry_5_Y ;
wire un4_erase_target_virtual_index_cry_6_Z ;
wire un4_erase_target_virtual_index_cry_6_S ;
wire un4_erase_target_virtual_index_cry_6_Y ;
wire un4_erase_target_virtual_index_cry_7_Z ;
wire un4_erase_target_virtual_index_cry_7_S ;
wire un4_erase_target_virtual_index_cry_7_Y ;
wire un4_erase_target_virtual_index_cry_8_Z ;
wire un4_erase_target_virtual_index_cry_8_S ;
wire un4_erase_target_virtual_index_cry_8_Y ;
wire un4_erase_target_virtual_index_cry_9_Z ;
wire un4_erase_target_virtual_index_cry_9_S ;
wire un4_erase_target_virtual_index_cry_9_Y ;
wire un4_erase_target_virtual_index_cry_10_Z ;
wire un4_erase_target_virtual_index_cry_10_S ;
wire un4_erase_target_virtual_index_cry_10_Y ;
wire un4_erase_target_virtual_index_s_12_FCO ;
wire un4_erase_target_virtual_index_s_12_S ;
wire un4_erase_target_virtual_index_s_12_Y ;
wire un4_erase_target_virtual_index_cry_11_Z ;
wire un4_erase_target_virtual_index_cry_11_S ;
wire un4_erase_target_virtual_index_cry_11_Y ;
wire s_state24_cry_0_Z ;
wire s_state24_cry_0_S ;
wire s_state24_cry_0_Y ;
wire s_state24_cry_1_Z ;
wire s_state24_cry_1_S ;
wire s_state24_cry_1_Y ;
wire s_state24_cry_2_Z ;
wire s_state24_cry_2_S ;
wire s_state24_cry_2_Y ;
wire s_state24_cry_3_Z ;
wire s_state24_cry_3_S ;
wire s_state24_cry_3_Y ;
wire s_state24_cry_4_Z ;
wire s_state24_cry_4_S ;
wire s_state24_cry_4_Y ;
wire s_state24_cry_5_Z ;
wire s_state24_cry_5_S ;
wire s_state24_cry_5_Y ;
wire s_state24_cry_6_Z ;
wire s_state24_cry_6_S ;
wire s_state24_cry_6_Y ;
wire s_state24_cry_7_Z ;
wire s_state24_cry_7_S ;
wire s_state24_cry_7_Y ;
wire s_state24_cry_8_Z ;
wire s_state24_cry_8_S ;
wire s_state24_cry_8_Y ;
wire s_state24_cry_9_Z ;
wire s_state24_cry_9_S ;
wire s_state24_cry_9_Y ;
wire s_state24_cry_10_Z ;
wire s_state24_cry_10_S ;
wire s_state24_cry_10_Y ;
wire s_state24_cry_11_Z ;
wire s_state24_cry_11_S ;
wire s_state24_cry_11_Y ;
wire s_state24_cry_12_Z ;
wire s_state24_cry_12_S ;
wire s_state24_cry_12_Y ;
wire s_state24_cry_13_Z ;
wire s_state24_cry_13_S ;
wire s_state24_cry_13_Y ;
wire s_state24_cry_14_Z ;
wire s_state24_cry_14_S ;
wire s_state24_cry_14_Y ;
wire s_state24_cry_15_Z ;
wire s_state24_cry_15_S ;
wire s_state24_cry_15_Y ;
wire s_state24_cry_16_Z ;
wire s_state24_cry_16_S ;
wire s_state24_cry_16_Y ;
wire s_state24_cry_17_Z ;
wire s_state24_cry_17_S ;
wire s_state24_cry_17_Y ;
wire s_state24_cry_18_Z ;
wire s_state24_cry_18_S ;
wire s_state24_cry_18_Y ;
wire s_state24 ;
wire s_state24_cry_19_S ;
wire s_state24_cry_19_Y ;
wire un1_next_erase_true_index_1_s_0_756_FCO ;
wire un1_next_erase_true_index_1_s_0_756_S ;
wire un1_next_erase_true_index_1_s_0_756_Y ;
wire N_527 ;
wire un1_next_erase_true_index_1_cry_0_Z ;
wire un1_next_erase_true_index_1_cry_0_S ;
wire un1_next_erase_true_index_1_cry_0_Y ;
wire un1_next_erase_true_index_1_cry_1_Z ;
wire un1_next_erase_true_index_1_cry_1_S ;
wire un1_next_erase_true_index_1_cry_1_Y ;
wire un1_next_erase_true_index_1_cry_2_Z ;
wire un1_next_erase_true_index_1_cry_2_S ;
wire un1_next_erase_true_index_1_cry_2_Y ;
wire un1_next_erase_true_index_1_cry_3_Z ;
wire un1_next_erase_true_index_1_cry_3_S ;
wire un1_next_erase_true_index_1_cry_3_Y ;
wire un1_next_erase_true_index_1_cry_4_Z ;
wire un1_next_erase_true_index_1_cry_4_S ;
wire un1_next_erase_true_index_1_cry_4_Y ;
wire un1_next_erase_true_index_1_cry_5_Z ;
wire un1_next_erase_true_index_1_cry_5_S ;
wire un1_next_erase_true_index_1_cry_5_Y ;
wire un1_next_erase_true_index_1_cry_6_Z ;
wire un1_next_erase_true_index_1_cry_6_S ;
wire un1_next_erase_true_index_1_cry_6_Y ;
wire un1_next_erase_true_index_1_cry_7_Z ;
wire un1_next_erase_true_index_1_cry_7_S ;
wire un1_next_erase_true_index_1_cry_7_Y ;
wire un1_next_erase_true_index_1_cry_8_Z ;
wire un1_next_erase_true_index_1_cry_8_S ;
wire un1_next_erase_true_index_1_cry_8_Y ;
wire un1_next_erase_true_index_1_cry_9_Z ;
wire un1_next_erase_true_index_1_cry_9_S ;
wire un1_next_erase_true_index_1_cry_9_Y ;
wire un1_next_erase_true_index_1_cry_10_Z ;
wire un1_next_erase_true_index_1_cry_10_S ;
wire un1_next_erase_true_index_1_cry_10_Y ;
wire un1_next_erase_true_index_1_cry_11_Z ;
wire un1_next_erase_true_index_1_cry_11_S ;
wire un1_next_erase_true_index_1_cry_11_Y ;
wire un1_next_erase_true_index_1_cry_12_Z ;
wire un1_next_erase_true_index_1_cry_12_S ;
wire un1_next_erase_true_index_1_cry_12_Y ;
wire un1_next_erase_true_index_1_s_14_FCO ;
wire un1_next_erase_true_index_1_s_14_S ;
wire un1_next_erase_true_index_1_s_14_Y ;
wire un1_next_erase_true_index_1_cry_13_Z ;
wire un1_next_erase_true_index_1_cry_13_S ;
wire un1_next_erase_true_index_1_cry_13_Y ;
wire m124_1_0_0_co1 ;
wire m124_1_0_0_wmux_0_S ;
wire m124_1_0_0_wmux_0_Y ;
wire un1_buf8bits28_0_a2_1_0 ;
wire N_3 ;
wire m124_1_0_0_y0 ;
wire m124_1_0_0_co0 ;
wire m124_1_0_0_wmux_S ;
wire N_638 ;
wire N_520 ;
wire un24_xy_virtual_indexlt14 ;
wire a_N_5_mux ;
wire N_682 ;
wire N_683 ;
wire N_1018 ;
wire m152_1 ;
wire m151_d_1_1 ;
wire N_153 ;
wire un1_buf8bits28_0_a2_2_0 ;
wire m152_d ;
wire buf8bits_33_sn_N_10 ;
wire un1_s_state_11 ;
wire N_1030 ;
wire N_66 ;
wire N_10 ;
wire m43_d_1 ;
wire m43_d ;
wire a_addr_o_0_sqmuxa_3_1_1_2_Z ;
wire a_addr_o_0_sqmuxa_3_1_0_1 ;
wire N_11 ;
wire m136_d_1_0 ;
wire m101_0 ;
wire N_100 ;
wire m136_d ;
wire N_534 ;
wire un1_s_state_19_0_1_Z ;
wire un1_s_state_16_1 ;
wire un1_s_state_16_0_1_Z ;
wire N_653 ;
wire N_1036 ;
wire N_1039 ;
wire N_1013 ;
wire N_1038 ;
wire N_1012 ;
wire m167_1_2_1 ;
wire N_247 ;
wire m167_1_2 ;
wire N_223_mux ;
wire N_168 ;
wire a_m8_1 ;
wire a_m8_0 ;
wire a_N_6 ;
wire un1_s_state_33_5_RNO_0_Z ;
wire a_addr_o_0_sqmuxa_3_1_1_2_1_Z ;
wire a_addr_o_0_sqmuxa_3_1_1_2_0_Z ;
wire a_addr_o_0_sqmuxa_3_1_0_a0_1_Z ;
wire s_state106lt5 ;
wire N_678 ;
wire un1_s_state_27_0_4_1_Z ;
wire un1_s_state_27_0_4_Z ;
wire N_956 ;
wire N_642 ;
wire N_977 ;
wire m162_1 ;
wire m98_d_1_0 ;
wire m98_d ;
wire N_255 ;
wire m130_d_1_2 ;
wire m130_d ;
wire m106_m10_0_m3_1_2 ;
wire m106_N_7 ;
wire m173_d_0_1_0 ;
wire N_171 ;
wire m173_d_0 ;
wire N_41 ;
wire N_1043 ;
wire N_1017 ;
wire m28_0 ;
wire m134_d_1_0 ;
wire m134_d ;
wire m124_2_1_1 ;
wire i60_mux ;
wire m124_1 ;
wire N_3_i ;
wire m9_2_1_1 ;
wire m9_1 ;
wire N_6 ;
wire un1_buf8bits28_0_a2_1_0_i ;
wire N_240_mux_i ;
wire N_41_mux ;
wire N_176 ;
wire N_221_mux ;
wire N_228 ;
wire N_661 ;
wire m90_e_14_3 ;
wire un29_xy_true_indexlto14_1_Z ;
wire m49_2 ;
wire m54_e_0_0 ;
wire N_529 ;
wire s_state85lto13_0 ;
wire un25_xy_true_index_i_4 ;
wire a_addr_o92lto13_0 ;
wire a_addr_o92lt13_2 ;
wire N_254_mux_1 ;
wire a_addr_o107lto6_0_Z ;
wire m33_s_out ;
wire a_addr_o92lto7_c_Z ;
wire N_1195_2 ;
wire un25_xy_true_index_i_3 ;
wire un25_xy_true_index_i_2 ;
wire N_684 ;
wire a_addr_o_0_sqmuxa_1_5_Z ;
wire un1_xy_true_index_5lt17 ;
wire N_521 ;
wire un1_s_state_12_0_a2_0_RNI4ASJ_Z ;
wire buf8bits_33_sn_N_7 ;
wire x_1_sqmuxa_i_0_Z ;
wire a_addr_o_0_sqmuxa_3_0_0_Z ;
wire m91_m3_0_a2_0 ;
wire m18_1 ;
wire a_addr_o_0_sqmuxa_1_4_Z ;
wire a_addr_o_0_sqmuxa_2_2_Z ;
wire m90_e_14_4 ;
wire s_state48_1_Z ;
wire m14_3 ;
wire m14_2 ;
wire a_m7_0_a5_1_2 ;
wire m65_m9_a0_1 ;
wire un1_s_state_27_0_a10_0 ;
wire un1_s_state_11_0_a10_1_1_Z ;
wire un1_m3_0_a2_0 ;
wire s_state106lto5_0_Z ;
wire un1_s_state_11_0_a10_3_0_Z ;
wire m49_3 ;
wire m112_3 ;
wire un1_xy_true_index_5lto20_1_Z ;
wire m39_a0 ;
wire un28_xy_virtual_indexlt14 ;
wire m90_e_12 ;
wire m90_e_9 ;
wire a_addr_o122lto11_2_Z ;
wire un20_xy_virtual_indexlt6 ;
wire N_1195 ;
wire a_addr_o_0_sqmuxa_2_8_Z ;
wire un29_xy_true_indexlt14 ;
wire a_addr_o92lt5 ;
wire un33_xy_true_indexlt14 ;
wire N_1014 ;
wire m65_m9_a1_1 ;
wire N_670 ;
wire un29_xy_true_indexlto14_3 ;
wire N_17 ;
wire a_addr_o107lt3 ;
wire un25_xy_true_indexlt6 ;
wire buf8bits_33_sn_m16_2_tz ;
wire m19_m1_e ;
wire a_addr_o_0_sqmuxa_3_1_0_1_tz_d_Z ;
wire a_addr_o_0_sqmuxa_3_1_0_1_tz_c_Z ;
wire m134_s ;
wire m192tt_N_5_mux ;
wire N_212_mux ;
wire un1_next_erase_true_index_i ;
wire N_608_i ;
wire un1_next_erase_true_index_1_sqmuxa_Z ;
wire N_660 ;
wire N_651 ;
wire N_671 ;
wire N_659 ;
wire N_630 ;
wire a_addr_o92 ;
wire a_addr_o107 ;
wire N_954 ;
wire N_59 ;
wire N_142 ;
wire N_70 ;
wire N_991 ;
wire un29_xy_true_index_i ;
wire erase_target_virtual_index_1_sqmuxa_2_Z ;
wire m90_e_0 ;
wire a_addr_o_0_sqmuxa_2_4_Z ;
wire a_addr_o_0_sqmuxa_2_3_Z ;
wire un25_xy_true_indexlto14_2_Z ;
wire a_addr_o_0_sqmuxa_1_2_Z ;
wire a_addr_o_0_sqmuxa_1_1_Z ;
wire a_addr_o107lto11_1_0_Z ;
wire a_addr_o92lto7_0_1_Z ;
wire m39_1_4 ;
wire m39_1_3 ;
wire un33_xy_true_indexlto14_3_Z ;
wire m65_m9_a0_3 ;
wire a_addr_o122lto13_d_1_Z ;
wire a_addr_o92lto7_d_Z ;
wire m90_e_14 ;
wire N_41_0 ;
wire N_604 ;
wire un33_xy_true_index_i ;
wire N_951 ;
wire N_588 ;
wire N_636 ;
wire un1_s_state_33_5_RNO_4_Z ;
wire m148tt_N_6_mux ;
wire N_1194 ;
wire N_1193 ;
wire N_652 ;
wire N_648 ;
wire N_1079 ;
wire erase_target_virtual_index10lt16 ;
wire N_634 ;
wire N_1016 ;
wire un25_xy_true_index_i ;
wire a_addr_o_0_sqmuxa_5_0_Z ;
wire un1_s_state_27_0_1_Z ;
wire a_addr_o_0_sqmuxa_8_0 ;
wire un1_s_state_18_i_1_Z ;
wire un1_s_state_18_i_0_Z ;
wire un1_s_state_11_0_0_Z ;
wire a_addr_o_0_sqmuxa_4_0 ;
wire a_addr_o122lto13_1_1_Z ;
wire m106_N_8 ;
wire N_649 ;
wire N_34_mux ;
wire s_state48_Z ;
wire a_addr_o107lt11 ;
wire buf8bits_33_sn_N_13 ;
wire m148_m1_e ;
wire m65_m9_a0 ;
wire N_637 ;
wire s_state106lt8 ;
wire un20_xy_virtual_indexlt14 ;
wire N_655 ;
wire un12_xy_virtual_index_Z ;
wire a_addr_o122 ;
wire N_548 ;
wire N_523 ;
wire N_672 ;
wire m192_N_5 ;
wire N_19 ;
wire un1_s_state_27_0_3_Z ;
wire un1_s_state_16_0_1_1_Z ;
wire un1_s_state_11_0_1_Z ;
wire m65_m9_0_2 ;
wire m21_0 ;
wire N_92 ;
wire a_addr_o_0_sqmuxa_1_Z ;
wire m19_m4 ;
wire a_addr_o_0_sqmuxa_7_Z ;
wire erase_target_virtual_index10lt19 ;
wire N_43_mux ;
wire N_1024 ;
wire N_1023 ;
wire un1_s_state_33_1_Z ;
wire un1_s_state_33_0_Z ;
wire un1_s_state_27_0_6_Z ;
wire N_38_mux ;
wire a_addr_o_0_sqmuxa_3_Z ;
wire N_489 ;
wire N_127 ;
wire N_57 ;
wire m148_N_6 ;
wire i53_mux ;
wire N_1020 ;
wire N_141 ;
wire un1_s_state_33_2_Z ;
wire buf8bits_33_sn_m16_2 ;
wire m42_d_0 ;
wire m192_m6 ;
wire s_state106lt11 ;
wire a_addr_o_36_sm0 ;
wire i59_mux_0 ;
wire N_67 ;
wire N_156 ;
wire N_42_mux ;
wire N_1019 ;
wire N_986 ;
wire N_985 ;
wire N_981 ;
wire un1_s_state_33_5_Z ;
wire buf8bits_33_sn_N_19_mux ;
wire N_193 ;
wire d_N_7_10 ;
wire d_N_7_9 ;
wire d_N_7_8 ;
wire d_N_7_7 ;
wire d_N_7_6 ;
wire d_N_7_5 ;
wire d_N_7_4 ;
wire d_N_7_3 ;
wire d_N_7_2 ;
wire d_N_7_1 ;
wire d_N_7_0 ;
wire d_N_7 ;
wire N_99 ;
wire N_60 ;
wire N_254_mux ;
wire N_143 ;
wire N_179 ;
wire N_150 ;
wire N_1042 ;
wire N_1037 ;
wire N_1041 ;
wire m71_d ;
wire N_108 ;
wire a_addr_o_0_sqmuxa_5_Z ;
wire N_44 ;
wire N_137 ;
wire i60_mux_2 ;
wire N_196 ;
wire N_69 ;
wire N_174 ;
wire N_72 ;
wire i60_mux_1 ;
wire N_138 ;
wire N_1387 ;
wire N_1386 ;
wire N_1385 ;
wire OVFL_CARRYOUT ;
wire N_82 ;
wire N_81 ;
wire N_80 ;
wire N_79 ;
wire N_78 ;
wire N_77 ;
wire N_76 ;
wire N_75 ;
wire N_74 ;
wire N_73 ;
wire N_72_0 ;
wire N_71 ;
wire N_70_0 ;
wire N_69_0 ;
wire N_68 ;
wire N_67_0 ;
wire N_66_0 ;
wire N_65 ;
wire N_64 ;
wire N_63 ;
wire N_62 ;
wire N_61 ;
wire N_60_0 ;
wire N_59_0 ;
wire N_58 ;
wire N_57_0 ;
wire N_56 ;
wire N_55 ;
wire N_54 ;
wire N_53 ;
wire N_52 ;
wire N_51 ;
wire N_50 ;
wire N_49 ;
wire N_48 ;
wire N_47 ;
wire N_46 ;
wire N_45 ;
wire N_44_0 ;
wire N_43 ;
wire N_42 ;
wire N_41_1 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19_0 ;
// @63:137
  SLE \next_erase_virtual_index[19]  (
	.Q(next_erase_virtual_index_Z[19]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_erase_virtual_index_s_Z[19]),
	.EN(next_erase_virtual_indexe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \next_erase_virtual_index[18]  (
	.Q(next_erase_virtual_index_Z[18]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_erase_virtual_index_s[18]),
	.EN(next_erase_virtual_indexe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \next_erase_virtual_index[17]  (
	.Q(next_erase_virtual_index_Z[17]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_erase_virtual_index_s[17]),
	.EN(next_erase_virtual_indexe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \next_erase_virtual_index[16]  (
	.Q(next_erase_virtual_index_Z[16]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_erase_virtual_index_s[16]),
	.EN(next_erase_virtual_indexe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \next_erase_virtual_index[15]  (
	.Q(next_erase_virtual_index_Z[15]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_erase_virtual_index_s[15]),
	.EN(next_erase_virtual_indexe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \next_erase_virtual_index[14]  (
	.Q(next_erase_virtual_index_Z[14]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_erase_virtual_index_s[14]),
	.EN(next_erase_virtual_indexe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \next_erase_virtual_index[13]  (
	.Q(next_erase_virtual_index_Z[13]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_erase_virtual_index_s[13]),
	.EN(next_erase_virtual_indexe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \next_erase_virtual_index[12]  (
	.Q(next_erase_virtual_index_Z[12]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_erase_virtual_index_s[12]),
	.EN(next_erase_virtual_indexe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \next_erase_virtual_index[11]  (
	.Q(next_erase_virtual_index_Z[11]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_erase_virtual_index_s[11]),
	.EN(next_erase_virtual_indexe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \next_erase_virtual_index[10]  (
	.Q(next_erase_virtual_index_Z[10]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_erase_virtual_index_s[10]),
	.EN(next_erase_virtual_indexe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \next_erase_virtual_index[9]  (
	.Q(next_erase_virtual_index_Z[9]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_erase_virtual_index_s[9]),
	.EN(next_erase_virtual_indexe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \next_erase_virtual_index[8]  (
	.Q(next_erase_virtual_index_Z[8]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_erase_virtual_index_s[8]),
	.EN(next_erase_virtual_indexe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \next_erase_virtual_index[7]  (
	.Q(next_erase_virtual_index_Z[7]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_erase_virtual_index_s[7]),
	.EN(next_erase_virtual_indexe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \next_erase_virtual_index[6]  (
	.Q(next_erase_virtual_index_Z[6]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_erase_virtual_index_s[6]),
	.EN(next_erase_virtual_indexe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \next_erase_virtual_index[5]  (
	.Q(next_erase_virtual_index_Z[5]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_erase_virtual_index_s[5]),
	.EN(next_erase_virtual_indexe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \next_erase_virtual_index[4]  (
	.Q(next_erase_virtual_index_Z[4]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_erase_virtual_index_s[4]),
	.EN(next_erase_virtual_indexe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \next_erase_virtual_index[3]  (
	.Q(next_erase_virtual_index_Z[3]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_erase_virtual_index_s[3]),
	.EN(next_erase_virtual_indexe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \s_state[5]  (
	.Q(s_state_Z[5]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(N_200_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \s_state[4]  (
	.Q(s_state_Z[4]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(N_197_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \s_state[3]  (
	.Q(s_state_Z[3]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(N_182_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \s_state[2]  (
	.Q(s_state_Z[2]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_state_ns[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \s_state[1]  (
	.Q(s_state_Z[1]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \s_state[0]  (
	.Q(s_state_Z[0]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(N_73_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE fifo_re_o (
	.Q(WPOINTS_0_fifo_re_o),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(VCC),
	.EN(s_state_d[62]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE a_we_o (
	.Q(WPOINTS_0_a_we_o),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(N_1183),
	.EN(un1_s_state_16_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \buf8bits[3]  (
	.Q(buf8bits_Z[3]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(buf8bits_33_Z[3]),
	.EN(un1_s_state_27_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \buf8bits[2]  (
	.Q(buf8bits_Z[2]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(buf8bits_33_Z[2]),
	.EN(un1_s_state_27_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \buf8bits[1]  (
	.Q(buf8bits_Z[1]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(buf8bits_33_Z[1]),
	.EN(un1_s_state_27_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \buf8bits[0]  (
	.Q(buf8bits_Z[0]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(buf8bits_33_Z[0]),
	.EN(un1_s_state_27_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \xy_virtual_index[10]  (
	.Q(xy_virtual_index_Z[10]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_virtual_index_4[10]),
	.EN(un1_s_state_3_0_a10_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \xy_virtual_index[9]  (
	.Q(xy_virtual_index_Z[9]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_virtual_index_4[9]),
	.EN(un1_s_state_3_0_a10_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \xy_virtual_index[8]  (
	.Q(xy_virtual_index_Z[8]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_virtual_index_4[8]),
	.EN(un1_s_state_3_0_a10_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \xy_virtual_index[7]  (
	.Q(xy_virtual_index_Z[7]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_virtual_index_4[7]),
	.EN(un1_s_state_3_0_a10_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \xy_virtual_index[6]  (
	.Q(xy_virtual_index_Z[6]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_virtual_index_4[6]),
	.EN(un1_s_state_3_0_a10_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \xy_virtual_index[5]  (
	.Q(xy_virtual_index_Z[5]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_virtual_index_4[5]),
	.EN(un1_s_state_3_0_a10_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \xy_virtual_index[4]  (
	.Q(xy_virtual_index_Z[4]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_virtual_index_4[4]),
	.EN(un1_s_state_3_0_a10_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \xy_virtual_index[3]  (
	.Q(xy_virtual_index_Z[3]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_virtual_index_4[3]),
	.EN(un1_s_state_3_0_a10_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \xy_virtual_index[2]  (
	.Q(xy_virtual_index_Z[2]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_virtual_index_4[2]),
	.EN(un1_s_state_3_0_a10_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \xy_virtual_index[1]  (
	.Q(xy_virtual_index_Z[1]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_virtual_index_4[1]),
	.EN(un1_s_state_3_0_a10_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \xy_virtual_index[0]  (
	.Q(xy_virtual_index_Z[0]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_virtual_index_4_cry_0_0_Y),
	.EN(un1_s_state_3_0_a10_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \buf8bits[7]  (
	.Q(buf8bits_Z[7]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(buf8bits_33_Z[7]),
	.EN(un1_s_state_27_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \buf8bits[6]  (
	.Q(buf8bits_Z[6]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(buf8bits_33_Z[6]),
	.EN(un1_s_state_27_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \buf8bits[5]  (
	.Q(buf8bits_Z[5]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(buf8bits_33_Z[5]),
	.EN(un1_s_state_27_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \buf8bits[4]  (
	.Q(buf8bits_Z[4]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(buf8bits_33[4]),
	.EN(un1_s_state_27_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \a_d_o[4]  (
	.Q(WPOINTS_0_a_d_o[4]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(a_d_o_3_Z[4]),
	.EN(un1_s_state_19_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \a_d_o[3]  (
	.Q(WPOINTS_0_a_d_o[3]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(a_d_o_3_Z[3]),
	.EN(un1_s_state_19_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \a_d_o[2]  (
	.Q(WPOINTS_0_a_d_o[2]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(a_d_o_3_Z[2]),
	.EN(un1_s_state_19_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \a_d_o[1]  (
	.Q(WPOINTS_0_a_d_o[1]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(a_d_o_3_Z[1]),
	.EN(un1_s_state_19_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \a_d_o[0]  (
	.Q(WPOINTS_0_a_d_o[0]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(a_d_o_3_Z[0]),
	.EN(un1_s_state_19_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \xy_virtual_index[20]  (
	.Q(xy_virtual_index_Z[20]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_virtual_index_4[20]),
	.EN(un1_s_state_3_0_a10_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \xy_virtual_index[19]  (
	.Q(xy_virtual_index_Z[19]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_virtual_index_4[19]),
	.EN(un1_s_state_3_0_a10_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \xy_virtual_index[18]  (
	.Q(xy_virtual_index_Z[18]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_virtual_index_4[18]),
	.EN(un1_s_state_3_0_a10_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \xy_virtual_index[17]  (
	.Q(xy_virtual_index_Z[17]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_virtual_index_4[17]),
	.EN(un1_s_state_3_0_a10_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \xy_virtual_index[16]  (
	.Q(xy_virtual_index_Z[16]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_virtual_index_4[16]),
	.EN(un1_s_state_3_0_a10_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \xy_virtual_index[15]  (
	.Q(xy_virtual_index_Z[15]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_virtual_index_4[15]),
	.EN(un1_s_state_3_0_a10_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \xy_virtual_index[14]  (
	.Q(xy_virtual_index_Z[14]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_virtual_index_4[14]),
	.EN(un1_s_state_3_0_a10_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \xy_virtual_index[13]  (
	.Q(xy_virtual_index_Z[13]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_virtual_index_4[13]),
	.EN(un1_s_state_3_0_a10_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \xy_virtual_index[12]  (
	.Q(xy_virtual_index_Z[12]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_virtual_index_4[12]),
	.EN(un1_s_state_3_0_a10_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \xy_virtual_index[11]  (
	.Q(xy_virtual_index_Z[11]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_virtual_index_4[11]),
	.EN(un1_s_state_3_0_a10_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \index_base[2]  (
	.Q(index_base_Z[2]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_index_base_net_0[2]),
	.EN(s_state_d_i[61]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \index_base[1]  (
	.Q(index_base_Z[1]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_index_base_net_0[1]),
	.EN(s_state_d_i[61]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \index_base[0]  (
	.Q(index_base_Z[0]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_index_base_net_0[0]),
	.EN(s_state_d_i[61]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \x[8]  (
	.Q(x_Z[8]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(COREFIFO_C0_0_Q[17]),
	.EN(N_510_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \x[7]  (
	.Q(x_Z[7]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(COREFIFO_C0_0_Q[16]),
	.EN(N_510_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \x[6]  (
	.Q(x_Z[6]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(COREFIFO_C0_0_Q[15]),
	.EN(N_510_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \x[5]  (
	.Q(x_Z[5]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(COREFIFO_C0_0_Q[14]),
	.EN(N_510_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \x[4]  (
	.Q(x_Z[4]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(COREFIFO_C0_0_Q[13]),
	.EN(N_510_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \x[3]  (
	.Q(x_Z[3]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(COREFIFO_C0_0_Q[12]),
	.EN(N_510_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \x[2]  (
	.Q(x_Z[2]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(COREFIFO_C0_0_Q[11]),
	.EN(N_510_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \x[1]  (
	.Q(x_Z[1]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(COREFIFO_C0_0_Q[10]),
	.EN(N_510_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \x[0]  (
	.Q(x_Z[0]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(COREFIFO_C0_0_Q[9]),
	.EN(N_510_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \a_d_o[7]  (
	.Q(WPOINTS_0_a_d_o[7]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(a_d_o_3_Z[7]),
	.EN(un1_s_state_19_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \a_d_o[6]  (
	.Q(WPOINTS_0_a_d_o[6]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(a_d_o_3_Z[6]),
	.EN(un1_s_state_19_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \a_d_o[5]  (
	.Q(WPOINTS_0_a_d_o[5]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(a_d_o_3_Z[5]),
	.EN(un1_s_state_19_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \index_base[17]  (
	.Q(index_base_Z[17]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_index_base_net_0[17]),
	.EN(s_state_d_i[61]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \index_base[16]  (
	.Q(index_base_Z[16]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_index_base_net_0[16]),
	.EN(s_state_d_i[61]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \index_base[15]  (
	.Q(index_base_Z[15]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_index_base_net_0[15]),
	.EN(s_state_d_i[61]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \index_base[14]  (
	.Q(index_base_Z[14]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_index_base_net_0[14]),
	.EN(s_state_d_i[61]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \index_base[13]  (
	.Q(index_base_Z[13]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_index_base_net_0[13]),
	.EN(s_state_d_i[61]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \index_base[12]  (
	.Q(index_base_Z[12]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_index_base_net_0[12]),
	.EN(s_state_d_i[61]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \index_base[11]  (
	.Q(index_base_Z[11]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_index_base_net_0[11]),
	.EN(s_state_d_i[61]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \index_base[10]  (
	.Q(index_base_Z[10]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_index_base_net_0[10]),
	.EN(s_state_d_i[61]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \index_base[9]  (
	.Q(index_base_Z[9]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_index_base_net_0[9]),
	.EN(s_state_d_i[61]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \index_base[8]  (
	.Q(index_base_Z[8]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_index_base_net_0[8]),
	.EN(s_state_d_i[61]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \index_base[7]  (
	.Q(index_base_Z[7]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_index_base_net_0[7]),
	.EN(s_state_d_i[61]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \index_base[6]  (
	.Q(index_base_Z[6]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_index_base_net_0[6]),
	.EN(s_state_d_i[61]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \index_base[5]  (
	.Q(index_base_Z[5]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_index_base_net_0[5]),
	.EN(s_state_d_i[61]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \index_base[4]  (
	.Q(index_base_Z[4]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_index_base_net_0[4]),
	.EN(s_state_d_i[61]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \index_base[3]  (
	.Q(index_base_Z[3]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_index_base_net_0[3]),
	.EN(s_state_d_i[61]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \a_addr_o[14]  (
	.Q(WPOINTS_0_a_addr_o[14]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(a_addr_o_36[14]),
	.EN(un1_s_state_33_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \a_addr_o[13]  (
	.Q(WPOINTS_0_a_addr_o[13]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(a_addr_o_36[13]),
	.EN(un1_s_state_33_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \a_addr_o[12]  (
	.Q(WPOINTS_0_a_addr_o[12]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(a_addr_o_36[12]),
	.EN(un1_s_state_33_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \a_addr_o[11]  (
	.Q(WPOINTS_0_a_addr_o[11]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(a_addr_o_36[11]),
	.EN(un1_s_state_33_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \a_addr_o[10]  (
	.Q(WPOINTS_0_a_addr_o[10]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(a_addr_o_36[10]),
	.EN(un1_s_state_33_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \a_addr_o[9]  (
	.Q(WPOINTS_0_a_addr_o[9]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(a_addr_o_36[9]),
	.EN(un1_s_state_33_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \a_addr_o[8]  (
	.Q(WPOINTS_0_a_addr_o[8]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(a_addr_o_36[8]),
	.EN(un1_s_state_33_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \a_addr_o[7]  (
	.Q(WPOINTS_0_a_addr_o[7]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(a_addr_o_36[7]),
	.EN(un1_s_state_33_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \a_addr_o[6]  (
	.Q(WPOINTS_0_a_addr_o[6]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(a_addr_o_36[6]),
	.EN(un1_s_state_33_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \a_addr_o[5]  (
	.Q(WPOINTS_0_a_addr_o[5]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(a_addr_o_36[5]),
	.EN(un1_s_state_33_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \a_addr_o[4]  (
	.Q(WPOINTS_0_a_addr_o[4]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(a_addr_o_36[4]),
	.EN(un1_s_state_33_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \a_addr_o[3]  (
	.Q(WPOINTS_0_a_addr_o[3]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(a_addr_o_36[3]),
	.EN(un1_s_state_33_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \a_addr_o[2]  (
	.Q(WPOINTS_0_a_addr_o[2]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(a_addr_o_36[2]),
	.EN(un1_s_state_33_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \a_addr_o[1]  (
	.Q(WPOINTS_0_a_addr_o[1]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(a_addr_o_36[1]),
	.EN(un1_s_state_33_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \a_addr_o[0]  (
	.Q(WPOINTS_0_a_addr_o[0]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(a_addr_o_36_Z[0]),
	.EN(un1_s_state_33_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \erase_target_virtual_index[14]  (
	.Q(s_state24_14),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(N_1206_i),
	.EN(un1_s_state_30_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \erase_target_virtual_index[13]  (
	.Q(s_state24_13),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(N_1216),
	.EN(un1_s_state_30_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \erase_target_virtual_index[12]  (
	.Q(s_state24_12),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(N_1225_i),
	.EN(un1_s_state_30_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \erase_target_virtual_index[11]  (
	.Q(s_state24_11),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(N_1235),
	.EN(un1_s_state_30_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \erase_target_virtual_index[10]  (
	.Q(s_state24_10),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(N_1244_i),
	.EN(un1_s_state_30_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \erase_target_virtual_index[9]  (
	.Q(s_state24_9),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(N_1254_i),
	.EN(un1_s_state_30_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \erase_target_virtual_index[8]  (
	.Q(s_state24_8),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(N_1264_i),
	.EN(un1_s_state_30_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \erase_target_virtual_index[7]  (
	.Q(s_state24_7),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(N_1274_i),
	.EN(un1_s_state_30_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \erase_target_virtual_index[6]  (
	.Q(s_state24_6),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(N_1284_i),
	.EN(un1_s_state_30_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \erase_target_virtual_index[5]  (
	.Q(s_state24_5),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(N_1294_i),
	.EN(un1_s_state_30_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \erase_target_virtual_index[4]  (
	.Q(s_state24_4),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(N_1304_i),
	.EN(un1_s_state_30_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \erase_target_virtual_index[3]  (
	.Q(s_state24_3),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(N_1314_i),
	.EN(un1_s_state_30_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \erase_target_virtual_index[2]  (
	.Q(s_state24_2),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(N_1324_i),
	.EN(un1_s_state_30_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \erase_target_virtual_index[1]  (
	.Q(s_state24_1),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(N_1334_i),
	.EN(un1_s_state_30_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \erase_target_virtual_index[0]  (
	.Q(s_state24_0),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(N_1344_i),
	.EN(un1_s_state_30_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \xy_true_index[9]  (
	.Q(a_addr_o92lto6),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un1_xy_true_index_6_cry_9_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \xy_true_index[8]  (
	.Q(xy_true_index_Z[8]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un1_xy_true_index_6_cry_8_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \xy_true_index[7]  (
	.Q(xy_true_index_Z[7]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un1_xy_true_index_6_cry_7_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \xy_true_index[6]  (
	.Q(a_addr_o107lto3),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un1_xy_true_index_6_cry_6_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \xy_true_index[5]  (
	.Q(a_addr_o122lto2),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un1_xy_true_index_6_cry_5_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \xy_true_index[4]  (
	.Q(xy_true_index_Z[4]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un1_xy_true_index_6_cry_4_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \xy_true_index[3]  (
	.Q(xy_true_index_Z[3]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un1_xy_true_index_6_cry_3_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \xy_true_index[2]  (
	.Q(xy_true_index_Z[2]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un1_xy_true_index_6_cry_2_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \xy_true_index[1]  (
	.Q(xy_true_index_Z[1]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un1_xy_true_index_6_cry_1_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \xy_true_index[0]  (
	.Q(xy_true_index_Z[0]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un1_xy_true_index_6_cry_0_0_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \erase_target_virtual_index[19]  (
	.Q(s_state24_19),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(N_1354),
	.EN(un1_s_state_30_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \erase_target_virtual_index[18]  (
	.Q(s_state24_18),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(N_1363),
	.EN(un1_s_state_30_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \erase_target_virtual_index[17]  (
	.Q(s_state24_17),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(N_1372_i),
	.EN(un1_s_state_30_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \erase_target_virtual_index[16]  (
	.Q(s_state24_16),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(N_1382),
	.EN(un1_s_state_30_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \erase_target_virtual_index[15]  (
	.Q(s_state24_15),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(N_1391),
	.EN(un1_s_state_30_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \xy_true_index[20]  (
	.Q(xy_true_index_Z[20]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un1_xy_true_index_6_s_20_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \xy_true_index[19]  (
	.Q(xy_true_index_Z[19]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un1_xy_true_index_6_cry_19_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \xy_true_index[18]  (
	.Q(xy_true_index_Z[18]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un1_xy_true_index_6_cry_18_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \xy_true_index[17]  (
	.Q(a_addr_o92lto14_Z),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un1_xy_true_index_6_cry_17_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \xy_true_index[16]  (
	.Q(xy_true_index_Z[16]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un1_xy_true_index_6_cry_16_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \xy_true_index[15]  (
	.Q(xy_true_index_Z[15]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un1_xy_true_index_6_cry_15_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \xy_true_index[14]  (
	.Q(xy_true_index_Z[14]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un1_xy_true_index_6_cry_14_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \xy_true_index[13]  (
	.Q(xy_true_index_Z[13]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un1_xy_true_index_6_cry_13_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \xy_true_index[12]  (
	.Q(xy_true_index_Z[12]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un1_xy_true_index_6_cry_12_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \xy_true_index[11]  (
	.Q(xy_true_index_Z[11]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un1_xy_true_index_6_cry_11_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \xy_true_index[10]  (
	.Q(a_addr_o92lto7),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un1_xy_true_index_6_cry_10_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \next_erase_true_index[16]  (
	.Q(next_erase_true_index_Z[16]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_erase_true_index_3[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \next_erase_true_index[15]  (
	.Q(next_erase_true_index_Z[15]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_erase_true_index_3[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \next_erase_true_index[14]  (
	.Q(next_erase_true_index_Z[14]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_erase_true_index_3[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \next_erase_true_index[13]  (
	.Q(next_erase_true_index_Z[13]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_erase_true_index_3[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \next_erase_true_index[12]  (
	.Q(next_erase_true_index_Z[12]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_erase_true_index_3[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \next_erase_true_index[11]  (
	.Q(next_erase_true_index_Z[11]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_erase_true_index_3[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \next_erase_true_index[10]  (
	.Q(next_erase_true_index_Z[10]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_erase_true_index_3[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \next_erase_true_index[9]  (
	.Q(next_erase_true_index_Z[9]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_erase_true_index_3[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \next_erase_true_index[8]  (
	.Q(next_erase_true_index_Z[8]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_erase_true_index_3[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \next_erase_true_index[7]  (
	.Q(next_erase_true_index_Z[7]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_erase_true_index_3[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \next_erase_true_index[6]  (
	.Q(next_erase_true_index_Z[6]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_erase_true_index_3[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \next_erase_true_index[5]  (
	.Q(next_erase_true_index_Z[5]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_erase_true_index_3[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \next_erase_true_index[4]  (
	.Q(next_erase_true_index_Z[4]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_erase_true_index_3[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \next_erase_true_index[3]  (
	.Q(next_erase_true_index_Z[3]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_erase_true_index_3[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  SLE \next_erase_true_index[17]  (
	.Q(next_erase_true_index_Z[17]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_erase_true_index_3[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @63:137
  ARI1 \next_erase_virtual_index_cry_cy[3]  (
	.FCO(next_erase_virtual_index_cry_cy),
	.S(next_erase_virtual_index_cry_cy_S[3]),
	.Y(next_erase_virtual_index_cry_cy_Y[3]),
	.B(N_547_i),
	.C(s_state_Z[0]),
	.D(s_state_Z[2]),
	.A(VCC),
	.FCI(VCC)
);
defparam \next_erase_virtual_index_cry_cy[3] .INIT=20'h4FB00;
// @63:137
  ARI1 \next_erase_virtual_index_cry[3]  (
	.FCO(next_erase_virtual_index_cry_Z[3]),
	.S(next_erase_virtual_index_s[3]),
	.Y(next_erase_virtual_index_cry_Y[3]),
	.B(next_erase_virtual_index_Z[3]),
	.C(s_state_d_i[61]),
	.D(GND),
	.A(VCC),
	.FCI(next_erase_virtual_index_cry_cy)
);
defparam \next_erase_virtual_index_cry[3] .INIT=20'h42200;
// @63:137
  ARI1 \next_erase_virtual_index_cry[4]  (
	.FCO(next_erase_virtual_index_cry_Z[4]),
	.S(next_erase_virtual_index_s[4]),
	.Y(next_erase_virtual_index_cry_Y[4]),
	.B(next_erase_virtual_index_Z[4]),
	.C(s_state_d_i[61]),
	.D(GND),
	.A(VCC),
	.FCI(next_erase_virtual_index_cry_Z[3])
);
defparam \next_erase_virtual_index_cry[4] .INIT=20'h42200;
// @63:137
  ARI1 \next_erase_virtual_index_cry[5]  (
	.FCO(next_erase_virtual_index_cry_Z[5]),
	.S(next_erase_virtual_index_s[5]),
	.Y(next_erase_virtual_index_cry_Y[5]),
	.B(next_erase_virtual_index_Z[5]),
	.C(s_state_d_i[61]),
	.D(GND),
	.A(VCC),
	.FCI(next_erase_virtual_index_cry_Z[4])
);
defparam \next_erase_virtual_index_cry[5] .INIT=20'h42200;
// @63:137
  ARI1 \next_erase_virtual_index_cry[6]  (
	.FCO(next_erase_virtual_index_cry_Z[6]),
	.S(next_erase_virtual_index_s[6]),
	.Y(next_erase_virtual_index_cry_Y[6]),
	.B(next_erase_virtual_index_Z[6]),
	.C(s_state_d_i[61]),
	.D(GND),
	.A(VCC),
	.FCI(next_erase_virtual_index_cry_Z[5])
);
defparam \next_erase_virtual_index_cry[6] .INIT=20'h42200;
// @63:137
  ARI1 \next_erase_virtual_index_cry[7]  (
	.FCO(next_erase_virtual_index_cry_Z[7]),
	.S(next_erase_virtual_index_s[7]),
	.Y(next_erase_virtual_index_cry_Y[7]),
	.B(next_erase_virtual_index_Z[7]),
	.C(s_state_d_i[61]),
	.D(GND),
	.A(VCC),
	.FCI(next_erase_virtual_index_cry_Z[6])
);
defparam \next_erase_virtual_index_cry[7] .INIT=20'h42200;
// @63:137
  ARI1 \next_erase_virtual_index_cry[8]  (
	.FCO(next_erase_virtual_index_cry_Z[8]),
	.S(next_erase_virtual_index_s[8]),
	.Y(next_erase_virtual_index_cry_Y[8]),
	.B(next_erase_virtual_index_Z[8]),
	.C(s_state_d_i[61]),
	.D(GND),
	.A(VCC),
	.FCI(next_erase_virtual_index_cry_Z[7])
);
defparam \next_erase_virtual_index_cry[8] .INIT=20'h42200;
// @63:137
  ARI1 \next_erase_virtual_index_cry[9]  (
	.FCO(next_erase_virtual_index_cry_Z[9]),
	.S(next_erase_virtual_index_s[9]),
	.Y(next_erase_virtual_index_cry_Y[9]),
	.B(next_erase_virtual_index_Z[9]),
	.C(s_state_d_i[61]),
	.D(GND),
	.A(VCC),
	.FCI(next_erase_virtual_index_cry_Z[8])
);
defparam \next_erase_virtual_index_cry[9] .INIT=20'h42200;
// @63:137
  ARI1 \next_erase_virtual_index_cry[10]  (
	.FCO(next_erase_virtual_index_cry_Z[10]),
	.S(next_erase_virtual_index_s[10]),
	.Y(next_erase_virtual_index_cry_Y[10]),
	.B(next_erase_virtual_index_Z[10]),
	.C(s_state_d_i[61]),
	.D(GND),
	.A(VCC),
	.FCI(next_erase_virtual_index_cry_Z[9])
);
defparam \next_erase_virtual_index_cry[10] .INIT=20'h42200;
// @63:137
  ARI1 \next_erase_virtual_index_cry[11]  (
	.FCO(next_erase_virtual_index_cry_Z[11]),
	.S(next_erase_virtual_index_s[11]),
	.Y(next_erase_virtual_index_cry_Y[11]),
	.B(next_erase_virtual_index_Z[11]),
	.C(s_state_d_i[61]),
	.D(GND),
	.A(VCC),
	.FCI(next_erase_virtual_index_cry_Z[10])
);
defparam \next_erase_virtual_index_cry[11] .INIT=20'h42200;
// @63:137
  ARI1 \next_erase_virtual_index_cry[12]  (
	.FCO(next_erase_virtual_index_cry_Z[12]),
	.S(next_erase_virtual_index_s[12]),
	.Y(next_erase_virtual_index_cry_Y[12]),
	.B(next_erase_virtual_index_Z[12]),
	.C(s_state_d_i[61]),
	.D(GND),
	.A(VCC),
	.FCI(next_erase_virtual_index_cry_Z[11])
);
defparam \next_erase_virtual_index_cry[12] .INIT=20'h42200;
// @63:137
  ARI1 \next_erase_virtual_index_cry[13]  (
	.FCO(next_erase_virtual_index_cry_Z[13]),
	.S(next_erase_virtual_index_s[13]),
	.Y(next_erase_virtual_index_cry_Y[13]),
	.B(next_erase_virtual_index_Z[13]),
	.C(s_state_d_i[61]),
	.D(GND),
	.A(VCC),
	.FCI(next_erase_virtual_index_cry_Z[12])
);
defparam \next_erase_virtual_index_cry[13] .INIT=20'h42200;
// @63:137
  ARI1 \next_erase_virtual_index_cry[14]  (
	.FCO(next_erase_virtual_index_cry_Z[14]),
	.S(next_erase_virtual_index_s[14]),
	.Y(next_erase_virtual_index_cry_Y[14]),
	.B(next_erase_virtual_index_Z[14]),
	.C(s_state_d_i[61]),
	.D(GND),
	.A(VCC),
	.FCI(next_erase_virtual_index_cry_Z[13])
);
defparam \next_erase_virtual_index_cry[14] .INIT=20'h42200;
// @63:137
  ARI1 \next_erase_virtual_index_cry[15]  (
	.FCO(next_erase_virtual_index_cry_Z[15]),
	.S(next_erase_virtual_index_s[15]),
	.Y(next_erase_virtual_index_cry_Y[15]),
	.B(next_erase_virtual_index_Z[15]),
	.C(s_state_d_i[61]),
	.D(GND),
	.A(VCC),
	.FCI(next_erase_virtual_index_cry_Z[14])
);
defparam \next_erase_virtual_index_cry[15] .INIT=20'h42200;
// @63:137
  ARI1 \next_erase_virtual_index_cry[16]  (
	.FCO(next_erase_virtual_index_cry_Z[16]),
	.S(next_erase_virtual_index_s[16]),
	.Y(next_erase_virtual_index_cry_Y[16]),
	.B(next_erase_virtual_index_Z[16]),
	.C(s_state_d_i[61]),
	.D(GND),
	.A(VCC),
	.FCI(next_erase_virtual_index_cry_Z[15])
);
defparam \next_erase_virtual_index_cry[16] .INIT=20'h42200;
// @63:137
  ARI1 \next_erase_virtual_index_cry[17]  (
	.FCO(next_erase_virtual_index_cry_Z[17]),
	.S(next_erase_virtual_index_s[17]),
	.Y(next_erase_virtual_index_cry_Y[17]),
	.B(next_erase_virtual_index_Z[17]),
	.C(s_state_d_i[61]),
	.D(GND),
	.A(VCC),
	.FCI(next_erase_virtual_index_cry_Z[16])
);
defparam \next_erase_virtual_index_cry[17] .INIT=20'h42200;
// @63:137
  ARI1 \next_erase_virtual_index_s[19]  (
	.FCO(next_erase_virtual_index_s_FCO[19]),
	.S(next_erase_virtual_index_s_Z[19]),
	.Y(next_erase_virtual_index_s_Y[19]),
	.B(next_erase_virtual_index_Z[19]),
	.C(s_state_d_i[61]),
	.D(GND),
	.A(VCC),
	.FCI(next_erase_virtual_index_cry_Z[18])
);
defparam \next_erase_virtual_index_s[19] .INIT=20'h42200;
// @63:137
  ARI1 \next_erase_virtual_index_cry[18]  (
	.FCO(next_erase_virtual_index_cry_Z[18]),
	.S(next_erase_virtual_index_s[18]),
	.Y(next_erase_virtual_index_cry_Y[18]),
	.B(next_erase_virtual_index_Z[18]),
	.C(s_state_d_i[61]),
	.D(GND),
	.A(VCC),
	.FCI(next_erase_virtual_index_cry_Z[17])
);
defparam \next_erase_virtual_index_cry[18] .INIT=20'h42200;
// @63:153
  ARI1 xy_virtual_index_4_cry_0_0 (
	.FCO(xy_virtual_index_4_cry_0),
	.S(xy_virtual_index_4_cry_0_0_S),
	.Y(xy_virtual_index_4_cry_0_0_Y),
	.B(s_state_d_i[57]),
	.C(xy_virtual_index_Z[0]),
	.D(GND),
	.A(x_Z[0]),
	.FCI(GND)
);
defparam xy_virtual_index_4_cry_0_0.INIT=20'h52288;
// @63:153
  ARI1 xy_virtual_index_4_cry_1_0 (
	.FCO(xy_virtual_index_4_cry_1),
	.S(xy_virtual_index_4[1]),
	.Y(xy_virtual_index_4_cry_1_0_Y),
	.B(s_state_d_i[57]),
	.C(xy_virtual_index_Z[1]),
	.D(GND),
	.A(x_Z[1]),
	.FCI(xy_virtual_index_4_cry_0)
);
defparam xy_virtual_index_4_cry_1_0.INIT=20'h52288;
// @63:153
  ARI1 xy_virtual_index_4_cry_2_0 (
	.FCO(xy_virtual_index_4_cry_2),
	.S(xy_virtual_index_4[2]),
	.Y(xy_virtual_index_4_cry_2_0_Y),
	.B(s_state_d_i[57]),
	.C(xy_virtual_index_Z[2]),
	.D(GND),
	.A(x_Z[2]),
	.FCI(xy_virtual_index_4_cry_1)
);
defparam xy_virtual_index_4_cry_2_0.INIT=20'h52288;
// @63:153
  ARI1 xy_virtual_index_4_cry_3_0 (
	.FCO(xy_virtual_index_4_cry_3),
	.S(xy_virtual_index_4[3]),
	.Y(xy_virtual_index_4_cry_3_0_Y),
	.B(s_state_d_i[57]),
	.C(xy_virtual_index_Z[3]),
	.D(GND),
	.A(x_Z[3]),
	.FCI(xy_virtual_index_4_cry_2)
);
defparam xy_virtual_index_4_cry_3_0.INIT=20'h52288;
// @63:153
  ARI1 xy_virtual_index_4_cry_4_0 (
	.FCO(xy_virtual_index_4_cry_4),
	.S(xy_virtual_index_4[4]),
	.Y(xy_virtual_index_4_cry_4_0_Y),
	.B(s_state_d_i[57]),
	.C(xy_virtual_index_Z[4]),
	.D(GND),
	.A(x_Z[4]),
	.FCI(xy_virtual_index_4_cry_3)
);
defparam xy_virtual_index_4_cry_4_0.INIT=20'h52288;
// @63:153
  ARI1 xy_virtual_index_4_cry_5_0 (
	.FCO(xy_virtual_index_4_cry_5),
	.S(xy_virtual_index_4[5]),
	.Y(xy_virtual_index_4_cry_5_0_Y),
	.B(s_state_d_i[57]),
	.C(P[0]),
	.D(xy_virtual_index_Z[5]),
	.A(x_Z[5]),
	.FCI(xy_virtual_index_4_cry_4)
);
defparam xy_virtual_index_4_cry_5_0.INIT=20'h54EE4;
// @63:153
  ARI1 xy_virtual_index_4_cry_6_0 (
	.FCO(xy_virtual_index_4_cry_6),
	.S(xy_virtual_index_4[6]),
	.Y(xy_virtual_index_4_cry_6_0_Y),
	.B(s_state_d_i[57]),
	.C(P[1]),
	.D(xy_virtual_index_Z[6]),
	.A(x_Z[6]),
	.FCI(xy_virtual_index_4_cry_5)
);
defparam xy_virtual_index_4_cry_6_0.INIT=20'h54EE4;
// @63:153
  ARI1 xy_virtual_index_4_cry_7_0 (
	.FCO(xy_virtual_index_4_cry_7),
	.S(xy_virtual_index_4[7]),
	.Y(xy_virtual_index_4_cry_7_0_Y),
	.B(s_state_d_i[57]),
	.C(P[2]),
	.D(xy_virtual_index_Z[7]),
	.A(x_Z[7]),
	.FCI(xy_virtual_index_4_cry_6)
);
defparam xy_virtual_index_4_cry_7_0.INIT=20'h54EE4;
// @63:153
  ARI1 xy_virtual_index_4_cry_8_0 (
	.FCO(xy_virtual_index_4_cry_8),
	.S(xy_virtual_index_4[8]),
	.Y(xy_virtual_index_4_cry_8_0_Y),
	.B(s_state_d_i[57]),
	.C(P[3]),
	.D(xy_virtual_index_Z[8]),
	.A(x_Z[8]),
	.FCI(xy_virtual_index_4_cry_7)
);
defparam xy_virtual_index_4_cry_8_0.INIT=20'h54EE4;
// @63:153
  ARI1 xy_virtual_index_4_cry_9 (
	.FCO(xy_virtual_index_4_cry_9_Z),
	.S(xy_virtual_index_4[9]),
	.Y(xy_virtual_index_4_cry_9_Y),
	.B(s_state_d_i[57]),
	.C(P[4]),
	.D(xy_virtual_index_Z[9]),
	.A(VCC),
	.FCI(xy_virtual_index_4_cry_8)
);
defparam xy_virtual_index_4_cry_9.INIT=20'h4E400;
// @63:153
  ARI1 xy_virtual_index_4_cry_10 (
	.FCO(xy_virtual_index_4_cry_10_Z),
	.S(xy_virtual_index_4[10]),
	.Y(xy_virtual_index_4_cry_10_Y),
	.B(s_state_d_i[57]),
	.C(P[5]),
	.D(xy_virtual_index_Z[10]),
	.A(VCC),
	.FCI(xy_virtual_index_4_cry_9_Z)
);
defparam xy_virtual_index_4_cry_10.INIT=20'h4E400;
// @63:153
  ARI1 xy_virtual_index_4_cry_11 (
	.FCO(xy_virtual_index_4_cry_11_Z),
	.S(xy_virtual_index_4[11]),
	.Y(xy_virtual_index_4_cry_11_Y),
	.B(s_state_d_i[57]),
	.C(P[6]),
	.D(xy_virtual_index_Z[11]),
	.A(VCC),
	.FCI(xy_virtual_index_4_cry_10_Z)
);
defparam xy_virtual_index_4_cry_11.INIT=20'h4E400;
// @63:153
  ARI1 xy_virtual_index_4_cry_12 (
	.FCO(xy_virtual_index_4_cry_12_Z),
	.S(xy_virtual_index_4[12]),
	.Y(xy_virtual_index_4_cry_12_Y),
	.B(s_state_d_i[57]),
	.C(P[7]),
	.D(xy_virtual_index_Z[12]),
	.A(VCC),
	.FCI(xy_virtual_index_4_cry_11_Z)
);
defparam xy_virtual_index_4_cry_12.INIT=20'h4E400;
// @63:153
  ARI1 xy_virtual_index_4_cry_13 (
	.FCO(xy_virtual_index_4_cry_13_Z),
	.S(xy_virtual_index_4[13]),
	.Y(xy_virtual_index_4_cry_13_Y),
	.B(s_state_d_i[57]),
	.C(P[8]),
	.D(xy_virtual_index_Z[13]),
	.A(VCC),
	.FCI(xy_virtual_index_4_cry_12_Z)
);
defparam xy_virtual_index_4_cry_13.INIT=20'h4E400;
// @63:153
  ARI1 xy_virtual_index_4_cry_14 (
	.FCO(xy_virtual_index_4_cry_14_Z),
	.S(xy_virtual_index_4[14]),
	.Y(xy_virtual_index_4_cry_14_Y),
	.B(s_state_d_i[57]),
	.C(P[9]),
	.D(xy_virtual_index_Z[14]),
	.A(VCC),
	.FCI(xy_virtual_index_4_cry_13_Z)
);
defparam xy_virtual_index_4_cry_14.INIT=20'h4E400;
// @63:153
  ARI1 xy_virtual_index_4_cry_15 (
	.FCO(xy_virtual_index_4_cry_15_Z),
	.S(xy_virtual_index_4[15]),
	.Y(xy_virtual_index_4_cry_15_Y),
	.B(s_state_d_i[57]),
	.C(P[10]),
	.D(xy_virtual_index_Z[15]),
	.A(VCC),
	.FCI(xy_virtual_index_4_cry_14_Z)
);
defparam xy_virtual_index_4_cry_15.INIT=20'h4E400;
// @63:153
  ARI1 xy_virtual_index_4_cry_16 (
	.FCO(xy_virtual_index_4_cry_16_Z),
	.S(xy_virtual_index_4[16]),
	.Y(xy_virtual_index_4_cry_16_Y),
	.B(s_state_d_i[57]),
	.C(P[11]),
	.D(xy_virtual_index_Z[16]),
	.A(VCC),
	.FCI(xy_virtual_index_4_cry_15_Z)
);
defparam xy_virtual_index_4_cry_16.INIT=20'h4E400;
// @63:153
  ARI1 xy_virtual_index_4_cry_17 (
	.FCO(xy_virtual_index_4_cry_17_Z),
	.S(xy_virtual_index_4[17]),
	.Y(xy_virtual_index_4_cry_17_Y),
	.B(s_state_d_i[57]),
	.C(P[12]),
	.D(xy_virtual_index_Z[17]),
	.A(VCC),
	.FCI(xy_virtual_index_4_cry_16_Z)
);
defparam xy_virtual_index_4_cry_17.INIT=20'h4E400;
// @63:153
  ARI1 xy_virtual_index_4_cry_18 (
	.FCO(xy_virtual_index_4_cry_18_Z),
	.S(xy_virtual_index_4[18]),
	.Y(xy_virtual_index_4_cry_18_Y),
	.B(s_state_d_i[57]),
	.C(xy_virtual_index_Z[18]),
	.D(GND),
	.A(VCC),
	.FCI(xy_virtual_index_4_cry_17_Z)
);
defparam xy_virtual_index_4_cry_18.INIT=20'h48800;
// @63:153
  ARI1 xy_virtual_index_4_s_20 (
	.FCO(xy_virtual_index_4_s_20_FCO),
	.S(xy_virtual_index_4[20]),
	.Y(xy_virtual_index_4_s_20_Y),
	.B(s_state_d_i[57]),
	.C(xy_virtual_index_Z[20]),
	.D(GND),
	.A(VCC),
	.FCI(xy_virtual_index_4_cry_19_Z)
);
defparam xy_virtual_index_4_s_20.INIT=20'h48800;
// @63:153
  ARI1 xy_virtual_index_4_cry_19 (
	.FCO(xy_virtual_index_4_cry_19_Z),
	.S(xy_virtual_index_4[19]),
	.Y(xy_virtual_index_4_cry_19_Y),
	.B(s_state_d_i[57]),
	.C(xy_virtual_index_Z[19]),
	.D(GND),
	.A(VCC),
	.FCI(xy_virtual_index_4_cry_18_Z)
);
defparam xy_virtual_index_4_cry_19.INIT=20'h48800;
// @63:153
  ARI1 un1_xy_true_index_7_cry_0_0 (
	.FCO(un1_xy_true_index_7_cry_0),
	.S(un1_xy_true_index_7_cry_0_0_S),
	.Y(un1_xy_true_index_7_cry_0_0_Y),
	.B(s_state_Z[3]),
	.C(s_state_Z[5]),
	.D(xy_true_index_Z[3]),
	.A(un1_s_state_28_i),
	.FCI(GND)
);
defparam un1_xy_true_index_7_cry_0_0.INIT=20'h5E1F0;
// @63:153
  ARI1 un1_xy_true_index_7_cry_1 (
	.FCO(un1_xy_true_index_7_cry_1_Z),
	.S(un1_xy_true_index_7_cry_1_S),
	.Y(un1_xy_true_index_7_cry_1_Y),
	.B(xy_true_index_Z[4]),
	.C(s_state_Z[2]),
	.D(r_N_4),
	.A(un1_s_state_28_i),
	.FCI(un1_xy_true_index_7_cry_0)
);
defparam un1_xy_true_index_7_cry_1.INIT=20'h59AAA;
// @63:153
  ARI1 un1_xy_true_index_7_cry_2 (
	.FCO(un1_xy_true_index_7_cry_2_Z),
	.S(un1_xy_true_index_7_cry_2_S),
	.Y(un1_xy_true_index_7_cry_2_Y),
	.B(N_598_i),
	.C(a_addr_o_2_sqmuxa_5_Z),
	.D(un1_xy_true_index_7_m_1_1_Z[0]),
	.A(a_addr_o122lto2),
	.FCI(un1_xy_true_index_7_cry_1_Z)
);
defparam un1_xy_true_index_7_cry_2.INIT=20'h5AB54;
// @63:153
  ARI1 un1_xy_true_index_7_cry_3 (
	.FCO(un1_xy_true_index_7_cry_3_Z),
	.S(un1_xy_true_index_7_cry_3_S),
	.Y(un1_xy_true_index_7_cry_3_Y),
	.B(N_598_i),
	.C(N_917),
	.D(a_addr_o_2_sqmuxa_5_Z),
	.A(a_addr_o107lto3),
	.FCI(un1_xy_true_index_7_cry_2_Z)
);
defparam un1_xy_true_index_7_cry_3.INIT=20'h5AE51;
// @63:153
  ARI1 un1_xy_true_index_7_cry_4 (
	.FCO(un1_xy_true_index_7_cry_4_Z),
	.S(un1_xy_true_index_7_cry_4_S),
	.Y(un1_xy_true_index_7_cry_4_Y),
	.B(N_598_i),
	.C(NoName_cnst[9]),
	.D(a_addr_o_2_sqmuxa_5_Z),
	.A(xy_true_index_Z[7]),
	.FCI(un1_xy_true_index_7_cry_3_Z)
);
defparam un1_xy_true_index_7_cry_4.INIT=20'h5AB54;
// @63:153
  ARI1 un1_xy_true_index_7_cry_5 (
	.FCO(un1_xy_true_index_7_cry_5_Z),
	.S(un1_xy_true_index_7_cry_5_S),
	.Y(un1_xy_true_index_7_cry_5_Y),
	.B(N_598_i),
	.C(NoName_cnst[9]),
	.D(a_addr_o_2_sqmuxa_5_Z),
	.A(xy_true_index_Z[8]),
	.FCI(un1_xy_true_index_7_cry_4_Z)
);
defparam un1_xy_true_index_7_cry_5.INIT=20'h5AB54;
// @63:153
  ARI1 un1_xy_true_index_7_cry_6 (
	.FCO(un1_xy_true_index_7_cry_6_Z),
	.S(un1_xy_true_index_7_cry_6_S),
	.Y(un1_xy_true_index_7_cry_6_Y),
	.B(N_947),
	.C(s_state_Z[2]),
	.D(un1_s_state_28_i),
	.A(a_addr_o92lto6),
	.FCI(un1_xy_true_index_7_cry_5_Z)
);
defparam un1_xy_true_index_7_cry_6.INIT=20'h5EF10;
// @63:153
  ARI1 un1_xy_true_index_7_cry_7_0 (
	.FCO(un1_xy_true_index_7_cry_7),
	.S(un1_xy_true_index_7_cry_7_0_S),
	.Y(un1_xy_true_index_7_cry_7_0_Y),
	.B(N_948),
	.C(s_state_Z[4]),
	.D(a_addr_o92lto7),
	.A(un1_s_state_28_i),
	.FCI(un1_xy_true_index_7_cry_6_Z)
);
defparam un1_xy_true_index_7_cry_7_0.INIT=20'h54BF0;
// @63:153
  ARI1 un1_xy_true_index_7_cry_8_0 (
	.FCO(un1_xy_true_index_7_cry_8),
	.S(un1_xy_true_index_7_cry_8_0_S),
	.Y(un1_xy_true_index_7_cry_8_0_Y),
	.B(N_598_i),
	.C(a_addr_o_2_sqmuxa_5_Z),
	.D(xy_true_index_Z[11]),
	.A(s_state_Z[1]),
	.FCI(un1_xy_true_index_7_cry_7)
);
defparam un1_xy_true_index_7_cry_8_0.INIT=20'h5E1F0;
// @63:153
  ARI1 un1_xy_true_index_7_cry_9_0 (
	.FCO(un1_xy_true_index_7_cry_9),
	.S(un1_xy_true_index_7_cry_9_0_S),
	.Y(un1_xy_true_index_7_cry_9_0_Y),
	.B(N_598_i),
	.C(a_addr_o_2_sqmuxa_5_Z),
	.D(xy_true_index_Z[12]),
	.A(s_state_Z[1]),
	.FCI(un1_xy_true_index_7_cry_8)
);
defparam un1_xy_true_index_7_cry_9_0.INIT=20'h5E1F0;
// @63:153
  ARI1 un1_xy_true_index_7_cry_10_0 (
	.FCO(un1_xy_true_index_7_cry_10),
	.S(un1_xy_true_index_7_cry_10_0_S),
	.Y(un1_xy_true_index_7_cry_10_0_Y),
	.B(N_598_i),
	.C(a_addr_o_2_sqmuxa_5_Z),
	.D(xy_true_index_Z[13]),
	.A(s_state_Z[1]),
	.FCI(un1_xy_true_index_7_cry_9)
);
defparam un1_xy_true_index_7_cry_10_0.INIT=20'h5E1F0;
// @63:153
  ARI1 un1_xy_true_index_7_cry_11_0 (
	.FCO(un1_xy_true_index_7_cry_11),
	.S(un1_xy_true_index_7_cry_11_0_S),
	.Y(un1_xy_true_index_7_cry_11_0_Y),
	.B(N_598_i),
	.C(a_addr_o_2_sqmuxa_5_Z),
	.D(xy_true_index_Z[14]),
	.A(s_state_Z[1]),
	.FCI(un1_xy_true_index_7_cry_10)
);
defparam un1_xy_true_index_7_cry_11_0.INIT=20'h5E1F0;
// @63:153
  ARI1 un1_xy_true_index_7_cry_12 (
	.FCO(un1_xy_true_index_7_cry_12_Z),
	.S(un1_xy_true_index_7_cry_12_S),
	.Y(un1_xy_true_index_7_cry_12_Y),
	.B(xy_true_index_Z[15]),
	.C(GND),
	.D(GND),
	.A(un1_s_state_35_Z[1]),
	.FCI(un1_xy_true_index_7_cry_11)
);
defparam un1_xy_true_index_7_cry_12.INIT=20'h555AA;
// @63:153
  ARI1 un1_xy_true_index_7_s_14 (
	.FCO(un1_xy_true_index_7_s_14_FCO),
	.S(un1_xy_true_index_7_s_14_S),
	.Y(un1_xy_true_index_7_s_14_Y),
	.B(a_addr_o92lto14_Z),
	.C(s_state_Z[1]),
	.D(un1_s_state_28_i),
	.A(VCC),
	.FCI(un1_xy_true_index_7_cry_13_Z)
);
defparam un1_xy_true_index_7_s_14.INIT=20'h46A00;
// @63:153
  ARI1 un1_xy_true_index_7_cry_13 (
	.FCO(un1_xy_true_index_7_cry_13_Z),
	.S(un1_xy_true_index_7_cry_13_S),
	.Y(un1_xy_true_index_7_cry_13_Y),
	.B(xy_true_index_Z[16]),
	.C(GND),
	.D(GND),
	.A(un1_s_state_35_Z[1]),
	.FCI(un1_xy_true_index_7_cry_12_Z)
);
defparam un1_xy_true_index_7_cry_13.INIT=20'h555AA;
// @63:153
  ARI1 un1_xy_true_index_6_cry_0_0 (
	.FCO(un1_xy_true_index_6_cry_0),
	.S(un1_xy_true_index_6_cry_0_0_S),
	.Y(un1_xy_true_index_6_cry_0_0_Y),
	.B(s_state_d[58]),
	.C(xy_true_index_Z[0]),
	.D(xy_virtual_index_Z[0]),
	.A(index_base_Z[0]),
	.FCI(GND)
);
defparam un1_xy_true_index_6_cry_0_0.INIT=20'h54EE4;
// @63:153
  ARI1 un1_xy_true_index_6_cry_1_0 (
	.FCO(un1_xy_true_index_6_cry_1),
	.S(un1_xy_true_index_6_cry_1_0_S),
	.Y(un1_xy_true_index_6_cry_1_0_Y),
	.B(s_state_d[58]),
	.C(xy_true_index_Z[1]),
	.D(xy_virtual_index_Z[1]),
	.A(index_base_Z[1]),
	.FCI(un1_xy_true_index_6_cry_0)
);
defparam un1_xy_true_index_6_cry_1_0.INIT=20'h54EE4;
// @63:153
  ARI1 un1_xy_true_index_6_cry_2_0 (
	.FCO(un1_xy_true_index_6_cry_2),
	.S(un1_xy_true_index_6_cry_2_0_S),
	.Y(un1_xy_true_index_6_cry_2_0_Y),
	.B(s_state_d[58]),
	.C(xy_true_index_Z[2]),
	.D(xy_virtual_index_Z[2]),
	.A(index_base_Z[2]),
	.FCI(un1_xy_true_index_6_cry_1)
);
defparam un1_xy_true_index_6_cry_2_0.INIT=20'h54EE4;
// @63:153
  ARI1 un1_xy_true_index_6_cry_3_0 (
	.FCO(un1_xy_true_index_6_cry_3),
	.S(un1_xy_true_index_6_cry_3_0_S),
	.Y(un1_xy_true_index_6_cry_3_0_Y),
	.B(s_state_d[58]),
	.C(xy_true_index_Z[3]),
	.D(xy_virtual_index_Z[3]),
	.A(index_base_Z[3]),
	.FCI(un1_xy_true_index_6_cry_2)
);
defparam un1_xy_true_index_6_cry_3_0.INIT=20'h54EE4;
// @63:153
  ARI1 un1_xy_true_index_6_cry_4_0 (
	.FCO(un1_xy_true_index_6_cry_4),
	.S(un1_xy_true_index_6_cry_4_0_S),
	.Y(un1_xy_true_index_6_cry_4_0_Y),
	.B(s_state_d[58]),
	.C(xy_true_index_Z[4]),
	.D(xy_virtual_index_Z[4]),
	.A(index_base_Z[4]),
	.FCI(un1_xy_true_index_6_cry_3)
);
defparam un1_xy_true_index_6_cry_4_0.INIT=20'h54EE4;
// @63:153
  ARI1 un1_xy_true_index_6_cry_5_0 (
	.FCO(un1_xy_true_index_6_cry_5),
	.S(un1_xy_true_index_6_cry_5_0_S),
	.Y(un1_xy_true_index_6_cry_5_0_Y),
	.B(s_state_d[58]),
	.C(a_addr_o122lto2),
	.D(xy_virtual_index_Z[5]),
	.A(index_base_Z[5]),
	.FCI(un1_xy_true_index_6_cry_4)
);
defparam un1_xy_true_index_6_cry_5_0.INIT=20'h54EE4;
// @63:153
  ARI1 un1_xy_true_index_6_cry_6_0 (
	.FCO(un1_xy_true_index_6_cry_6),
	.S(un1_xy_true_index_6_cry_6_0_S),
	.Y(un1_xy_true_index_6_cry_6_0_Y),
	.B(s_state_d[58]),
	.C(a_addr_o107lto3),
	.D(xy_virtual_index_Z[6]),
	.A(index_base_Z[6]),
	.FCI(un1_xy_true_index_6_cry_5)
);
defparam un1_xy_true_index_6_cry_6_0.INIT=20'h54EE4;
// @63:153
  ARI1 un1_xy_true_index_6_cry_7_0 (
	.FCO(un1_xy_true_index_6_cry_7),
	.S(un1_xy_true_index_6_cry_7_0_S),
	.Y(un1_xy_true_index_6_cry_7_0_Y),
	.B(s_state_d[58]),
	.C(xy_true_index_Z[7]),
	.D(xy_virtual_index_Z[7]),
	.A(index_base_Z[7]),
	.FCI(un1_xy_true_index_6_cry_6)
);
defparam un1_xy_true_index_6_cry_7_0.INIT=20'h54EE4;
// @63:153
  ARI1 un1_xy_true_index_6_cry_8_0 (
	.FCO(un1_xy_true_index_6_cry_8),
	.S(un1_xy_true_index_6_cry_8_0_S),
	.Y(un1_xy_true_index_6_cry_8_0_Y),
	.B(s_state_d[58]),
	.C(xy_true_index_Z[8]),
	.D(xy_virtual_index_Z[8]),
	.A(index_base_Z[8]),
	.FCI(un1_xy_true_index_6_cry_7)
);
defparam un1_xy_true_index_6_cry_8_0.INIT=20'h54EE4;
// @63:153
  ARI1 un1_xy_true_index_6_cry_9_0 (
	.FCO(un1_xy_true_index_6_cry_9),
	.S(un1_xy_true_index_6_cry_9_0_S),
	.Y(un1_xy_true_index_6_cry_9_0_Y),
	.B(s_state_d[58]),
	.C(a_addr_o92lto6),
	.D(xy_virtual_index_Z[9]),
	.A(index_base_Z[9]),
	.FCI(un1_xy_true_index_6_cry_8)
);
defparam un1_xy_true_index_6_cry_9_0.INIT=20'h54EE4;
// @63:153
  ARI1 un1_xy_true_index_6_cry_10_0 (
	.FCO(un1_xy_true_index_6_cry_10),
	.S(un1_xy_true_index_6_cry_10_0_S),
	.Y(un1_xy_true_index_6_cry_10_0_Y),
	.B(s_state_d[58]),
	.C(a_addr_o92lto7),
	.D(xy_virtual_index_Z[10]),
	.A(index_base_Z[10]),
	.FCI(un1_xy_true_index_6_cry_9)
);
defparam un1_xy_true_index_6_cry_10_0.INIT=20'h54EE4;
// @63:153
  ARI1 un1_xy_true_index_6_cry_11_0 (
	.FCO(un1_xy_true_index_6_cry_11),
	.S(un1_xy_true_index_6_cry_11_0_S),
	.Y(un1_xy_true_index_6_cry_11_0_Y),
	.B(s_state_d[58]),
	.C(xy_true_index_Z[11]),
	.D(xy_virtual_index_Z[11]),
	.A(index_base_Z[11]),
	.FCI(un1_xy_true_index_6_cry_10)
);
defparam un1_xy_true_index_6_cry_11_0.INIT=20'h54EE4;
// @63:153
  ARI1 un1_xy_true_index_6_cry_12_0 (
	.FCO(un1_xy_true_index_6_cry_12),
	.S(un1_xy_true_index_6_cry_12_0_S),
	.Y(un1_xy_true_index_6_cry_12_0_Y),
	.B(s_state_d[58]),
	.C(xy_true_index_Z[12]),
	.D(xy_virtual_index_Z[12]),
	.A(index_base_Z[12]),
	.FCI(un1_xy_true_index_6_cry_11)
);
defparam un1_xy_true_index_6_cry_12_0.INIT=20'h54EE4;
// @63:153
  ARI1 un1_xy_true_index_6_cry_13_0 (
	.FCO(un1_xy_true_index_6_cry_13),
	.S(un1_xy_true_index_6_cry_13_0_S),
	.Y(un1_xy_true_index_6_cry_13_0_Y),
	.B(s_state_d[58]),
	.C(xy_true_index_Z[13]),
	.D(xy_virtual_index_Z[13]),
	.A(index_base_Z[13]),
	.FCI(un1_xy_true_index_6_cry_12)
);
defparam un1_xy_true_index_6_cry_13_0.INIT=20'h54EE4;
// @63:153
  ARI1 un1_xy_true_index_6_cry_14_0 (
	.FCO(un1_xy_true_index_6_cry_14),
	.S(un1_xy_true_index_6_cry_14_0_S),
	.Y(un1_xy_true_index_6_cry_14_0_Y),
	.B(s_state_d[58]),
	.C(xy_true_index_Z[14]),
	.D(xy_virtual_index_Z[14]),
	.A(index_base_Z[14]),
	.FCI(un1_xy_true_index_6_cry_13)
);
defparam un1_xy_true_index_6_cry_14_0.INIT=20'h54EE4;
// @63:153
  ARI1 un1_xy_true_index_6_cry_15 (
	.FCO(un1_xy_true_index_6_cry_15_Z),
	.S(un1_xy_true_index_6_cry_15_S),
	.Y(un1_xy_true_index_6_cry_15_Y),
	.B(index_base_Z[15]),
	.C(s_state_d[58]),
	.D(un1_s_state_24_Z),
	.A(un1_xy_true_index_6_m_Z[15]),
	.FCI(un1_xy_true_index_6_cry_14)
);
defparam un1_xy_true_index_6_cry_15.INIT=20'h5748B;
// @63:153
  ARI1 un1_xy_true_index_6_cry_16 (
	.FCO(un1_xy_true_index_6_cry_16_Z),
	.S(un1_xy_true_index_6_cry_16_S),
	.Y(un1_xy_true_index_6_cry_16_Y),
	.B(index_base_Z[16]),
	.C(s_state_d[58]),
	.D(un1_s_state_24_Z),
	.A(un1_xy_true_index_6_m_Z[16]),
	.FCI(un1_xy_true_index_6_cry_15_Z)
);
defparam un1_xy_true_index_6_cry_16.INIT=20'h5748B;
// @63:153
  ARI1 un1_xy_true_index_6_cry_17_0 (
	.FCO(un1_xy_true_index_6_cry_17),
	.S(un1_xy_true_index_6_cry_17_0_S),
	.Y(un1_xy_true_index_6_cry_17_0_Y),
	.B(s_state_d[58]),
	.C(a_addr_o92lto14_Z),
	.D(xy_virtual_index_Z[17]),
	.A(index_base_Z[17]),
	.FCI(un1_xy_true_index_6_cry_16_Z)
);
defparam un1_xy_true_index_6_cry_17_0.INIT=20'h54EE4;
// @63:153
  ARI1 un1_xy_true_index_6_cry_18 (
	.FCO(un1_xy_true_index_6_cry_18_Z),
	.S(un1_xy_true_index_6_cry_18_S),
	.Y(un1_xy_true_index_6_cry_18_Y),
	.B(s_state_d[58]),
	.C(un1_s_state_24_Z),
	.D(xy_virtual_index_Z[18]),
	.A(xy_true_index_Z[18]),
	.FCI(un1_xy_true_index_6_cry_17)
);
defparam un1_xy_true_index_6_cry_18.INIT=20'h5E4B1;
// @63:153
  ARI1 un1_xy_true_index_6_s_20 (
	.FCO(un1_xy_true_index_6_s_20_FCO),
	.S(un1_xy_true_index_6_s_20_S),
	.Y(un1_xy_true_index_6_s_20_Y),
	.B(xy_virtual_index_Z[20]),
	.C(xy_true_index_Z[20]),
	.D(s_state_d[58]),
	.A(un1_s_state_24_Z),
	.FCI(un1_xy_true_index_6_cry_19_Z)
);
defparam un1_xy_true_index_6_s_20.INIT=20'h4ACA3;
// @63:153
  ARI1 un1_xy_true_index_6_cry_19 (
	.FCO(un1_xy_true_index_6_cry_19_Z),
	.S(un1_xy_true_index_6_cry_19_S),
	.Y(un1_xy_true_index_6_cry_19_Y),
	.B(s_state_d[58]),
	.C(un1_s_state_24_Z),
	.D(xy_virtual_index_Z[19]),
	.A(xy_true_index_Z[19]),
	.FCI(un1_xy_true_index_6_cry_18_Z)
);
defparam un1_xy_true_index_6_cry_19.INIT=20'h5E4B1;
// @63:212
  ARI1 un4_erase_target_virtual_index_cry_0 (
	.FCO(un4_erase_target_virtual_index_cry_0_Z),
	.S(un4_erase_target_virtual_index_cry_0_S),
	.Y(un4_erase_target_virtual_index_cry_0_Y),
	.B(xy_virtual_index_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam un4_erase_target_virtual_index_cry_0.INIT=20'h65500;
// @63:212
  ARI1 un4_erase_target_virtual_index_cry_1 (
	.FCO(un4_erase_target_virtual_index_cry_1_Z),
	.S(un4_erase_target_virtual_index_cry_1_S),
	.Y(un4_erase_target_virtual_index_cry_1_Y),
	.B(xy_virtual_index_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un4_erase_target_virtual_index_cry_0_Z)
);
defparam un4_erase_target_virtual_index_cry_1.INIT=20'h65500;
// @63:212
  ARI1 un4_erase_target_virtual_index_cry_2 (
	.FCO(un4_erase_target_virtual_index_cry_2_Z),
	.S(un4_erase_target_virtual_index_cry_2_S),
	.Y(un4_erase_target_virtual_index_cry_2_Y),
	.B(xy_virtual_index_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un4_erase_target_virtual_index_cry_1_Z)
);
defparam un4_erase_target_virtual_index_cry_2.INIT=20'h65500;
// @63:212
  ARI1 un4_erase_target_virtual_index_cry_3 (
	.FCO(un4_erase_target_virtual_index_cry_3_Z),
	.S(un4_erase_target_virtual_index_cry_3_S),
	.Y(un4_erase_target_virtual_index_cry_3_Y),
	.B(xy_virtual_index_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un4_erase_target_virtual_index_cry_2_Z)
);
defparam un4_erase_target_virtual_index_cry_3.INIT=20'h65500;
// @63:212
  ARI1 un4_erase_target_virtual_index_cry_4 (
	.FCO(un4_erase_target_virtual_index_cry_4_Z),
	.S(un4_erase_target_virtual_index_cry_4_S),
	.Y(un4_erase_target_virtual_index_cry_4_Y),
	.B(xy_virtual_index_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un4_erase_target_virtual_index_cry_3_Z)
);
defparam un4_erase_target_virtual_index_cry_4.INIT=20'h4AA00;
// @63:212
  ARI1 un4_erase_target_virtual_index_cry_5 (
	.FCO(un4_erase_target_virtual_index_cry_5_Z),
	.S(un4_erase_target_virtual_index_cry_5_S),
	.Y(un4_erase_target_virtual_index_cry_5_Y),
	.B(xy_virtual_index_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un4_erase_target_virtual_index_cry_4_Z)
);
defparam un4_erase_target_virtual_index_cry_5.INIT=20'h4AA00;
// @63:212
  ARI1 un4_erase_target_virtual_index_cry_6 (
	.FCO(un4_erase_target_virtual_index_cry_6_Z),
	.S(un4_erase_target_virtual_index_cry_6_S),
	.Y(un4_erase_target_virtual_index_cry_6_Y),
	.B(xy_virtual_index_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un4_erase_target_virtual_index_cry_5_Z)
);
defparam un4_erase_target_virtual_index_cry_6.INIT=20'h4AA00;
// @63:212
  ARI1 un4_erase_target_virtual_index_cry_7 (
	.FCO(un4_erase_target_virtual_index_cry_7_Z),
	.S(un4_erase_target_virtual_index_cry_7_S),
	.Y(un4_erase_target_virtual_index_cry_7_Y),
	.B(xy_virtual_index_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un4_erase_target_virtual_index_cry_6_Z)
);
defparam un4_erase_target_virtual_index_cry_7.INIT=20'h4AA00;
// @63:212
  ARI1 un4_erase_target_virtual_index_cry_8 (
	.FCO(un4_erase_target_virtual_index_cry_8_Z),
	.S(un4_erase_target_virtual_index_cry_8_S),
	.Y(un4_erase_target_virtual_index_cry_8_Y),
	.B(xy_virtual_index_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un4_erase_target_virtual_index_cry_7_Z)
);
defparam un4_erase_target_virtual_index_cry_8.INIT=20'h4AA00;
// @63:212
  ARI1 un4_erase_target_virtual_index_cry_9 (
	.FCO(un4_erase_target_virtual_index_cry_9_Z),
	.S(un4_erase_target_virtual_index_cry_9_S),
	.Y(un4_erase_target_virtual_index_cry_9_Y),
	.B(xy_virtual_index_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un4_erase_target_virtual_index_cry_8_Z)
);
defparam un4_erase_target_virtual_index_cry_9.INIT=20'h4AA00;
// @63:212
  ARI1 un4_erase_target_virtual_index_cry_10 (
	.FCO(un4_erase_target_virtual_index_cry_10_Z),
	.S(un4_erase_target_virtual_index_cry_10_S),
	.Y(un4_erase_target_virtual_index_cry_10_Y),
	.B(xy_virtual_index_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un4_erase_target_virtual_index_cry_9_Z)
);
defparam un4_erase_target_virtual_index_cry_10.INIT=20'h4AA00;
// @63:212
  ARI1 un4_erase_target_virtual_index_s_12 (
	.FCO(un4_erase_target_virtual_index_s_12_FCO),
	.S(un4_erase_target_virtual_index_s_12_S),
	.Y(un4_erase_target_virtual_index_s_12_Y),
	.B(xy_virtual_index_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un4_erase_target_virtual_index_cry_11_Z)
);
defparam un4_erase_target_virtual_index_s_12.INIT=20'h4AA00;
// @63:212
  ARI1 un4_erase_target_virtual_index_cry_11 (
	.FCO(un4_erase_target_virtual_index_cry_11_Z),
	.S(un4_erase_target_virtual_index_cry_11_S),
	.Y(un4_erase_target_virtual_index_cry_11_Y),
	.B(xy_virtual_index_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un4_erase_target_virtual_index_cry_10_Z)
);
defparam un4_erase_target_virtual_index_cry_11.INIT=20'h4AA00;
// @63:226
  ARI1 s_state24_cry_0 (
	.FCO(s_state24_cry_0_Z),
	.S(s_state24_cry_0_S),
	.Y(s_state24_cry_0_Y),
	.B(s_state24_0),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam s_state24_cry_0.INIT=20'h65500;
// @63:226
  ARI1 s_state24_cry_1 (
	.FCO(s_state24_cry_1_Z),
	.S(s_state24_cry_1_S),
	.Y(s_state24_cry_1_Y),
	.B(s_state24_1),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(s_state24_cry_0_Z)
);
defparam s_state24_cry_1.INIT=20'h65500;
// @63:226
  ARI1 s_state24_cry_2 (
	.FCO(s_state24_cry_2_Z),
	.S(s_state24_cry_2_S),
	.Y(s_state24_cry_2_Y),
	.B(s_state24_2),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(s_state24_cry_1_Z)
);
defparam s_state24_cry_2.INIT=20'h65500;
// @63:226
  ARI1 s_state24_cry_3 (
	.FCO(s_state24_cry_3_Z),
	.S(s_state24_cry_3_S),
	.Y(s_state24_cry_3_Y),
	.B(next_erase_virtual_index_Z[3]),
	.C(GND),
	.D(GND),
	.A(s_state24_3),
	.FCI(s_state24_cry_2_Z)
);
defparam s_state24_cry_3.INIT=20'h5AA55;
// @63:226
  ARI1 s_state24_cry_4 (
	.FCO(s_state24_cry_4_Z),
	.S(s_state24_cry_4_S),
	.Y(s_state24_cry_4_Y),
	.B(next_erase_virtual_index_Z[4]),
	.C(GND),
	.D(GND),
	.A(s_state24_4),
	.FCI(s_state24_cry_3_Z)
);
defparam s_state24_cry_4.INIT=20'h5AA55;
// @63:226
  ARI1 s_state24_cry_5 (
	.FCO(s_state24_cry_5_Z),
	.S(s_state24_cry_5_S),
	.Y(s_state24_cry_5_Y),
	.B(next_erase_virtual_index_Z[5]),
	.C(GND),
	.D(GND),
	.A(s_state24_5),
	.FCI(s_state24_cry_4_Z)
);
defparam s_state24_cry_5.INIT=20'h5AA55;
// @63:226
  ARI1 s_state24_cry_6 (
	.FCO(s_state24_cry_6_Z),
	.S(s_state24_cry_6_S),
	.Y(s_state24_cry_6_Y),
	.B(next_erase_virtual_index_Z[6]),
	.C(GND),
	.D(GND),
	.A(s_state24_6),
	.FCI(s_state24_cry_5_Z)
);
defparam s_state24_cry_6.INIT=20'h5AA55;
// @63:226
  ARI1 s_state24_cry_7 (
	.FCO(s_state24_cry_7_Z),
	.S(s_state24_cry_7_S),
	.Y(s_state24_cry_7_Y),
	.B(next_erase_virtual_index_Z[7]),
	.C(GND),
	.D(GND),
	.A(s_state24_7),
	.FCI(s_state24_cry_6_Z)
);
defparam s_state24_cry_7.INIT=20'h5AA55;
// @63:226
  ARI1 s_state24_cry_8 (
	.FCO(s_state24_cry_8_Z),
	.S(s_state24_cry_8_S),
	.Y(s_state24_cry_8_Y),
	.B(next_erase_virtual_index_Z[8]),
	.C(GND),
	.D(GND),
	.A(s_state24_8),
	.FCI(s_state24_cry_7_Z)
);
defparam s_state24_cry_8.INIT=20'h5AA55;
// @63:226
  ARI1 s_state24_cry_9 (
	.FCO(s_state24_cry_9_Z),
	.S(s_state24_cry_9_S),
	.Y(s_state24_cry_9_Y),
	.B(next_erase_virtual_index_Z[9]),
	.C(GND),
	.D(GND),
	.A(s_state24_9),
	.FCI(s_state24_cry_8_Z)
);
defparam s_state24_cry_9.INIT=20'h5AA55;
// @63:226
  ARI1 s_state24_cry_10 (
	.FCO(s_state24_cry_10_Z),
	.S(s_state24_cry_10_S),
	.Y(s_state24_cry_10_Y),
	.B(next_erase_virtual_index_Z[10]),
	.C(GND),
	.D(GND),
	.A(s_state24_10),
	.FCI(s_state24_cry_9_Z)
);
defparam s_state24_cry_10.INIT=20'h5AA55;
// @63:226
  ARI1 s_state24_cry_11 (
	.FCO(s_state24_cry_11_Z),
	.S(s_state24_cry_11_S),
	.Y(s_state24_cry_11_Y),
	.B(next_erase_virtual_index_Z[11]),
	.C(GND),
	.D(GND),
	.A(s_state24_11),
	.FCI(s_state24_cry_10_Z)
);
defparam s_state24_cry_11.INIT=20'h5AA55;
// @63:226
  ARI1 s_state24_cry_12 (
	.FCO(s_state24_cry_12_Z),
	.S(s_state24_cry_12_S),
	.Y(s_state24_cry_12_Y),
	.B(next_erase_virtual_index_Z[12]),
	.C(GND),
	.D(GND),
	.A(s_state24_12),
	.FCI(s_state24_cry_11_Z)
);
defparam s_state24_cry_12.INIT=20'h5AA55;
// @63:226
  ARI1 s_state24_cry_13 (
	.FCO(s_state24_cry_13_Z),
	.S(s_state24_cry_13_S),
	.Y(s_state24_cry_13_Y),
	.B(next_erase_virtual_index_Z[13]),
	.C(GND),
	.D(GND),
	.A(s_state24_13),
	.FCI(s_state24_cry_12_Z)
);
defparam s_state24_cry_13.INIT=20'h5AA55;
// @63:226
  ARI1 s_state24_cry_14 (
	.FCO(s_state24_cry_14_Z),
	.S(s_state24_cry_14_S),
	.Y(s_state24_cry_14_Y),
	.B(next_erase_virtual_index_Z[14]),
	.C(GND),
	.D(GND),
	.A(s_state24_14),
	.FCI(s_state24_cry_13_Z)
);
defparam s_state24_cry_14.INIT=20'h5AA55;
// @63:226
  ARI1 s_state24_cry_15 (
	.FCO(s_state24_cry_15_Z),
	.S(s_state24_cry_15_S),
	.Y(s_state24_cry_15_Y),
	.B(next_erase_virtual_index_Z[15]),
	.C(GND),
	.D(GND),
	.A(s_state24_15),
	.FCI(s_state24_cry_14_Z)
);
defparam s_state24_cry_15.INIT=20'h5AA55;
// @63:226
  ARI1 s_state24_cry_16 (
	.FCO(s_state24_cry_16_Z),
	.S(s_state24_cry_16_S),
	.Y(s_state24_cry_16_Y),
	.B(next_erase_virtual_index_Z[16]),
	.C(GND),
	.D(GND),
	.A(s_state24_16),
	.FCI(s_state24_cry_15_Z)
);
defparam s_state24_cry_16.INIT=20'h5AA55;
// @63:226
  ARI1 s_state24_cry_17 (
	.FCO(s_state24_cry_17_Z),
	.S(s_state24_cry_17_S),
	.Y(s_state24_cry_17_Y),
	.B(next_erase_virtual_index_Z[17]),
	.C(GND),
	.D(GND),
	.A(s_state24_17),
	.FCI(s_state24_cry_16_Z)
);
defparam s_state24_cry_17.INIT=20'h5AA55;
// @63:226
  ARI1 s_state24_cry_18 (
	.FCO(s_state24_cry_18_Z),
	.S(s_state24_cry_18_S),
	.Y(s_state24_cry_18_Y),
	.B(next_erase_virtual_index_Z[18]),
	.C(GND),
	.D(GND),
	.A(s_state24_18),
	.FCI(s_state24_cry_17_Z)
);
defparam s_state24_cry_18.INIT=20'h5AA55;
// @63:226
  ARI1 s_state24_cry_19 (
	.FCO(s_state24),
	.S(s_state24_cry_19_S),
	.Y(s_state24_cry_19_Y),
	.B(next_erase_virtual_index_Z[19]),
	.C(GND),
	.D(GND),
	.A(s_state24_19),
	.FCI(s_state24_cry_18_Z)
);
defparam s_state24_cry_19.INIT=20'h5AA55;
// @63:182
  ARI1 un1_next_erase_true_index_1_s_0_756 (
	.FCO(un1_next_erase_true_index_1_s_0_756_FCO),
	.S(un1_next_erase_true_index_1_s_0_756_S),
	.Y(un1_next_erase_true_index_1_s_0_756_Y),
	.B(N_527),
	.C(N_947),
	.D(s_state_Z[2]),
	.A(VCC),
	.FCI(VCC)
);
defparam un1_next_erase_true_index_1_s_0_756.INIT=20'h40400;
// @63:182
  ARI1 un1_next_erase_true_index_1_cry_0 (
	.FCO(un1_next_erase_true_index_1_cry_0_Z),
	.S(un1_next_erase_true_index_1_cry_0_S),
	.Y(un1_next_erase_true_index_1_cry_0_Y),
	.B(next_erase_true_index_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_next_erase_true_index_1_s_0_756_FCO)
);
defparam un1_next_erase_true_index_1_cry_0.INIT=20'h4AA00;
// @63:182
  ARI1 un1_next_erase_true_index_1_cry_1 (
	.FCO(un1_next_erase_true_index_1_cry_1_Z),
	.S(un1_next_erase_true_index_1_cry_1_S),
	.Y(un1_next_erase_true_index_1_cry_1_Y),
	.B(next_erase_true_index_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_next_erase_true_index_1_cry_0_Z)
);
defparam un1_next_erase_true_index_1_cry_1.INIT=20'h4AA00;
// @63:182
  ARI1 un1_next_erase_true_index_1_cry_2 (
	.FCO(un1_next_erase_true_index_1_cry_2_Z),
	.S(un1_next_erase_true_index_1_cry_2_S),
	.Y(un1_next_erase_true_index_1_cry_2_Y),
	.B(next_erase_true_index_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_next_erase_true_index_1_cry_1_Z)
);
defparam un1_next_erase_true_index_1_cry_2.INIT=20'h4AA00;
// @63:182
  ARI1 un1_next_erase_true_index_1_cry_3 (
	.FCO(un1_next_erase_true_index_1_cry_3_Z),
	.S(un1_next_erase_true_index_1_cry_3_S),
	.Y(un1_next_erase_true_index_1_cry_3_Y),
	.B(next_erase_true_index_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_next_erase_true_index_1_cry_2_Z)
);
defparam un1_next_erase_true_index_1_cry_3.INIT=20'h4AA00;
// @63:182
  ARI1 un1_next_erase_true_index_1_cry_4 (
	.FCO(un1_next_erase_true_index_1_cry_4_Z),
	.S(un1_next_erase_true_index_1_cry_4_S),
	.Y(un1_next_erase_true_index_1_cry_4_Y),
	.B(next_erase_true_index_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_next_erase_true_index_1_cry_3_Z)
);
defparam un1_next_erase_true_index_1_cry_4.INIT=20'h4AA00;
// @63:182
  ARI1 un1_next_erase_true_index_1_cry_5 (
	.FCO(un1_next_erase_true_index_1_cry_5_Z),
	.S(un1_next_erase_true_index_1_cry_5_S),
	.Y(un1_next_erase_true_index_1_cry_5_Y),
	.B(next_erase_true_index_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_next_erase_true_index_1_cry_4_Z)
);
defparam un1_next_erase_true_index_1_cry_5.INIT=20'h4AA00;
// @63:182
  ARI1 un1_next_erase_true_index_1_cry_6 (
	.FCO(un1_next_erase_true_index_1_cry_6_Z),
	.S(un1_next_erase_true_index_1_cry_6_S),
	.Y(un1_next_erase_true_index_1_cry_6_Y),
	.B(next_erase_true_index_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_next_erase_true_index_1_cry_5_Z)
);
defparam un1_next_erase_true_index_1_cry_6.INIT=20'h4AA00;
// @63:182
  ARI1 un1_next_erase_true_index_1_cry_7 (
	.FCO(un1_next_erase_true_index_1_cry_7_Z),
	.S(un1_next_erase_true_index_1_cry_7_S),
	.Y(un1_next_erase_true_index_1_cry_7_Y),
	.B(next_erase_true_index_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_next_erase_true_index_1_cry_6_Z)
);
defparam un1_next_erase_true_index_1_cry_7.INIT=20'h4AA00;
// @63:182
  ARI1 un1_next_erase_true_index_1_cry_8 (
	.FCO(un1_next_erase_true_index_1_cry_8_Z),
	.S(un1_next_erase_true_index_1_cry_8_S),
	.Y(un1_next_erase_true_index_1_cry_8_Y),
	.B(next_erase_true_index_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_next_erase_true_index_1_cry_7_Z)
);
defparam un1_next_erase_true_index_1_cry_8.INIT=20'h4AA00;
// @63:182
  ARI1 un1_next_erase_true_index_1_cry_9 (
	.FCO(un1_next_erase_true_index_1_cry_9_Z),
	.S(un1_next_erase_true_index_1_cry_9_S),
	.Y(un1_next_erase_true_index_1_cry_9_Y),
	.B(next_erase_true_index_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_next_erase_true_index_1_cry_8_Z)
);
defparam un1_next_erase_true_index_1_cry_9.INIT=20'h4AA00;
// @63:182
  ARI1 un1_next_erase_true_index_1_cry_10 (
	.FCO(un1_next_erase_true_index_1_cry_10_Z),
	.S(un1_next_erase_true_index_1_cry_10_S),
	.Y(un1_next_erase_true_index_1_cry_10_Y),
	.B(next_erase_true_index_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_next_erase_true_index_1_cry_9_Z)
);
defparam un1_next_erase_true_index_1_cry_10.INIT=20'h4AA00;
// @63:182
  ARI1 un1_next_erase_true_index_1_cry_11 (
	.FCO(un1_next_erase_true_index_1_cry_11_Z),
	.S(un1_next_erase_true_index_1_cry_11_S),
	.Y(un1_next_erase_true_index_1_cry_11_Y),
	.B(next_erase_true_index_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_next_erase_true_index_1_cry_10_Z)
);
defparam un1_next_erase_true_index_1_cry_11.INIT=20'h4AA00;
// @63:182
  ARI1 un1_next_erase_true_index_1_cry_12 (
	.FCO(un1_next_erase_true_index_1_cry_12_Z),
	.S(un1_next_erase_true_index_1_cry_12_S),
	.Y(un1_next_erase_true_index_1_cry_12_Y),
	.B(next_erase_true_index_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_next_erase_true_index_1_cry_11_Z)
);
defparam un1_next_erase_true_index_1_cry_12.INIT=20'h4AA00;
// @63:182
  ARI1 un1_next_erase_true_index_1_s_14 (
	.FCO(un1_next_erase_true_index_1_s_14_FCO),
	.S(un1_next_erase_true_index_1_s_14_S),
	.Y(un1_next_erase_true_index_1_s_14_Y),
	.B(next_erase_true_index_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_next_erase_true_index_1_cry_13_Z)
);
defparam un1_next_erase_true_index_1_s_14.INIT=20'h4AA00;
// @63:182
  ARI1 un1_next_erase_true_index_1_cry_13 (
	.FCO(un1_next_erase_true_index_1_cry_13_Z),
	.S(un1_next_erase_true_index_1_cry_13_S),
	.Y(un1_next_erase_true_index_1_cry_13_Y),
	.B(next_erase_true_index_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_next_erase_true_index_1_cry_12_Z)
);
defparam un1_next_erase_true_index_1_cry_13.INIT=20'h4AA00;
// @63:137
  ARI1 \s_state_ns_5_0_.m124_1_0_0_wmux_0  (
	.FCO(m124_1_0_0_co1),
	.S(m124_1_0_0_wmux_0_S),
	.Y(m124_1_0_0_wmux_0_Y),
	.B(s_state_Z[5]),
	.C(un1_buf8bits28_0_a2_1_0),
	.D(N_3),
	.A(m124_1_0_0_y0),
	.FCI(m124_1_0_0_co0)
);
defparam \s_state_ns_5_0_.m124_1_0_0_wmux_0 .INIT=20'h0F588;
// @63:137
  ARI1 \s_state_ns_5_0_.m124_1_0_0_wmux  (
	.FCO(m124_1_0_0_co0),
	.S(m124_1_0_0_wmux_S),
	.Y(m124_1_0_0_y0),
	.B(s_state_Z[5]),
	.C(un1_buf8bits28_0_a2_1_0),
	.D(N_3),
	.A(s_state_Z[0]),
	.FCI(VCC)
);
defparam \s_state_ns_5_0_.m124_1_0_0_wmux .INIT=20'h0FA44;
// @63:153
  CFG4 un1_s_state_11_0_o2_0 (
	.A(s_state_Z[5]),
	.B(s_state_Z[3]),
	.C(s_state_Z[1]),
	.D(N_638),
	.Y(N_520)
);
defparam un1_s_state_11_0_o2_0.INIT=16'hECA0;
// @63:421
  CFG4 un24_xy_virtual_indexlto6 (
	.A(xy_virtual_index_Z[7]),
	.B(xy_virtual_index_Z[8]),
	.C(xy_virtual_index_Z[9]),
	.D(xy_virtual_index_Z[6]),
	.Y(un24_xy_virtual_indexlt14)
);
defparam un24_xy_virtual_indexlto6.INIT=16'h7FFF;
// @63:153
  CFG4 \a_addr_o_RNO[13]  (
	.A(next_erase_true_index_Z[16]),
	.B(un1_next_erase_true_index_1_s_0_756_Y),
	.C(un1_xy_true_index_7_cry_13_S),
	.D(a_N_5_mux),
	.Y(a_addr_o_36[13])
);
defparam \a_addr_o_RNO[13] .INIT=16'hF088;
// @63:153
  CFG4 \a_addr_o_RNO[12]  (
	.A(next_erase_true_index_Z[15]),
	.B(un1_next_erase_true_index_1_s_0_756_Y),
	.C(un1_xy_true_index_7_cry_12_S),
	.D(a_N_5_mux),
	.Y(a_addr_o_36[12])
);
defparam \a_addr_o_RNO[12] .INIT=16'hF088;
// @63:153
  CFG4 \buf8bits_33_16[0]  (
	.A(xy_true_index_Z[1]),
	.B(buf8bits_Z[0]),
	.C(N_682),
	.D(N_683),
	.Y(N_1018)
);
defparam \buf8bits_33_16[0] .INIT=16'hFFCD;
// @63:137
  CFG4 \s_state_ns_5_0_.m152  (
	.A(s_state_Z[3]),
	.B(s_state_Z[5]),
	.C(m152_1),
	.D(m151_d_1_1),
	.Y(N_153)
);
defparam \s_state_ns_5_0_.m152 .INIT=16'h0B4F;
// @63:137
  CFG4 \s_state_ns_5_0_.m152_1  (
	.A(un1_buf8bits28_0_a2_2_0),
	.B(m152_d),
	.C(s_state_Z[5]),
	.D(s_state_Z[0]),
	.Y(m152_1)
);
defparam \s_state_ns_5_0_.m152_1 .INIT=16'h33A3;
// @63:153
  CFG4 \buf8bits_33_17[4]  (
	.A(buf8bits_Z[4]),
	.B(buf8bits_33_sn_N_10),
	.C(buf8bits_33_17_1_Z[4]),
	.D(un1_s_state_11),
	.Y(N_1030)
);
defparam \buf8bits_33_17[4] .INIT=16'hCBEA;
// @63:153
  CFG4 \buf8bits_33_17_1[4]  (
	.A(xy_true_index_Z[0]),
	.B(xy_true_index_Z[1]),
	.C(DPSRAM_C0_0_A_DOUT[4]),
	.D(buf8bits_33_sn_N_10),
	.Y(buf8bits_33_17_1_Z[4])
);
defparam \buf8bits_33_17_1[4] .INIT=16'h110F;
// @63:137
  CFG4 \s_state_ns_5_0_.m151_d_1_1  (
	.A(s_state_Z[2]),
	.B(s_state_Z[0]),
	.C(un1_buf8bits28_0_a2_1_0),
	.D(N_66),
	.Y(m151_d_1_1)
);
defparam \s_state_ns_5_0_.m151_d_1_1 .INIT=16'h3F1D;
// @63:137
  CFG4 \s_state_ns_5_0_.m43_d  (
	.A(N_10),
	.B(m43_d_1),
	.C(s_state_Z[5]),
	.D(un1_buf8bits28_0_a2_2_0),
	.Y(m43_d)
);
defparam \s_state_ns_5_0_.m43_d .INIT=16'hFACA;
// @63:137
  CFG4 \s_state_ns_5_0_.m43_d_1  (
	.A(s_state_Z[0]),
	.B(s_state_Z[1]),
	.C(a_addr_o_0_sqmuxa_3_1_1_2_Z),
	.D(a_addr_o_0_sqmuxa_3_1_0_1),
	.Y(m43_d_1)
);
defparam \s_state_ns_5_0_.m43_d_1 .INIT=16'h6444;
// @63:137
  CFG4 \s_state_ns_5_0_.m136_d_1_0  (
	.A(s_state_Z[3]),
	.B(s_state_Z[0]),
	.C(un1_buf8bits28_0_a2_2_0),
	.D(N_11),
	.Y(m136_d_1_0)
);
defparam \s_state_ns_5_0_.m136_d_1_0 .INIT=16'h5D7F;
// @63:137
  CFG4 \s_state_ns_5_0_.m136_d  (
	.A(m101_0),
	.B(s_state_Z[3]),
	.C(N_100),
	.D(m136_d_1_0),
	.Y(m136_d)
);
defparam \s_state_ns_5_0_.m136_d .INIT=16'h13FF;
// @63:153
  CFG4 un1_s_state_19_0 (
	.A(N_534),
	.B(un1_s_state_19_0_1_Z),
	.C(s_state_Z[1]),
	.D(N_947),
	.Y(un1_s_state_19_0_Z)
);
defparam un1_s_state_19_0.INIT=16'h7333;
// @63:153
  CFG4 un1_s_state_19_0_1 (
	.A(N_520),
	.B(un1_s_state_16_1),
	.C(s_state_Z[4]),
	.D(s_state_Z[0]),
	.Y(un1_s_state_19_0_1_Z)
);
defparam un1_s_state_19_0_1.INIT=16'h3331;
// @63:153
  CFG3 un1_s_state_16_0 (
	.A(s_state_Z[0]),
	.B(un1_s_state_16_0_1_Z),
	.C(un1_s_state_16_1),
	.Y(un1_s_state_16_0_Z)
);
defparam un1_s_state_16_0.INIT=8'hF4;
// @63:153
  CFG4 un1_s_state_16_0_1_0 (
	.A(s_state_Z[5]),
	.B(s_state_Z[4]),
	.C(N_947),
	.D(s_state_Z[1]),
	.Y(un1_s_state_16_0_1_Z)
);
defparam un1_s_state_16_0_1_0.INIT=16'h7250;
// @63:153
  CFG4 \buf8bits_33_18[0]  (
	.A(N_653),
	.B(buf8bits_Z[0]),
	.C(un1_s_state_11),
	.D(buf8bits_33_18_1_1_Z[0]),
	.Y(N_1036)
);
defparam \buf8bits_33_18[0] .INIT=16'hAEDC;
// @63:153
  CFG3 \buf8bits_33_18_1_1[0]  (
	.A(N_653),
	.B(xy_true_index_Z[2]),
	.C(DPSRAM_C0_0_A_DOUT[0]),
	.Y(buf8bits_33_18_1_1_Z[0])
);
defparam \buf8bits_33_18_1_1[0] .INIT=8'h27;
// @63:153
  CFG4 \buf8bits_33_18[3]  (
	.A(N_653),
	.B(buf8bits_Z[3]),
	.C(un1_s_state_11),
	.D(buf8bits_33_18_1_1_Z[3]),
	.Y(N_1039)
);
defparam \buf8bits_33_18[3] .INIT=16'h04FE;
// @63:153
  CFG3 \buf8bits_33_18_1_1[3]  (
	.A(N_653),
	.B(N_1013),
	.C(DPSRAM_C0_0_A_DOUT[3]),
	.Y(buf8bits_33_18_1_1_Z[3])
);
defparam \buf8bits_33_18_1_1[3] .INIT=8'h27;
// @63:153
  CFG4 \buf8bits_33_18[2]  (
	.A(N_653),
	.B(buf8bits_Z[2]),
	.C(un1_s_state_11),
	.D(buf8bits_33_18_1_1_Z[2]),
	.Y(N_1038)
);
defparam \buf8bits_33_18[2] .INIT=16'h04FE;
// @63:153
  CFG3 \buf8bits_33_18_1_1[2]  (
	.A(N_653),
	.B(N_1012),
	.C(DPSRAM_C0_0_A_DOUT[2]),
	.Y(buf8bits_33_18_1_1_Z[2])
);
defparam \buf8bits_33_18_1_1[2] .INIT=8'h27;
// @63:137
  CFG4 \s_state_ns_5_0_.m167_1_2  (
	.A(next_erase_virtual_index_Z[19]),
	.B(next_erase_virtual_index_Z[18]),
	.C(m167_1_2_1),
	.D(N_247),
	.Y(m167_1_2)
);
defparam \s_state_ns_5_0_.m167_1_2 .INIT=16'hFE10;
// @63:137
  CFG3 \s_state_ns_5_0_.m167_1_2_1  (
	.A(next_erase_virtual_index_Z[17]),
	.B(s_state_Z[2]),
	.C(N_223_mux),
	.Y(m167_1_2_1)
);
defparam \s_state_ns_5_0_.m167_1_2_1 .INIT=8'h02;
// @63:137
  CFG4 \s_state_ns_5_0_.m167  (
	.A(s_state_Z[0]),
	.B(m167_1_2),
	.C(s_state_Z[1]),
	.D(s_state_Z[2]),
	.Y(N_168)
);
defparam \s_state_ns_5_0_.m167 .INIT=16'h8D88;
// @63:572
  CFG4 un1_s_state_33_5_RNO_0 (
	.A(xy_virtual_index_Z[14]),
	.B(a_m8_1),
	.C(a_m8_0),
	.D(a_N_6),
	.Y(un1_s_state_33_5_RNO_0_Z)
);
defparam un1_s_state_33_5_RNO_0.INIT=16'hF0D0;
// @63:572
  CFG4 un1_s_state_33_5_RNO_1 (
	.A(xy_virtual_index_Z[10]),
	.B(xy_virtual_index_Z[13]),
	.C(xy_virtual_index_Z[12]),
	.D(xy_virtual_index_Z[11]),
	.Y(a_m8_1)
);
defparam un1_s_state_33_5_RNO_1.INIT=16'h0313;
// @63:523
  CFG4 a_addr_o_0_sqmuxa_3_1_1_2 (
	.A(a_addr_o_0_sqmuxa_3_1_1_2_1_Z),
	.B(a_addr_o_0_sqmuxa_3_1_1_2_0_Z),
	.C(xy_virtual_index_Z[13]),
	.D(a_addr_o_0_sqmuxa_3_1_0_a0_1_Z),
	.Y(a_addr_o_0_sqmuxa_3_1_1_2_Z)
);
defparam a_addr_o_0_sqmuxa_3_1_1_2.INIT=16'hC4CC;
// @63:523
  CFG4 a_addr_o_0_sqmuxa_3_1_1_2_1 (
	.A(xy_virtual_index_Z[8]),
	.B(xy_virtual_index_Z[7]),
	.C(xy_virtual_index_Z[6]),
	.D(s_state106lt5),
	.Y(a_addr_o_0_sqmuxa_3_1_1_2_1_Z)
);
defparam a_addr_o_0_sqmuxa_3_1_1_2_1.INIT=16'h0111;
// @63:153
  CFG4 un1_s_state_27_0_4 (
	.A(N_678),
	.B(un1_s_state_27_0_4_1_Z),
	.C(s_state_Z[4]),
	.D(s_state_Z[3]),
	.Y(un1_s_state_27_0_4_Z)
);
defparam un1_s_state_27_0_4.INIT=16'h33AB;
// @63:153
  CFG4 un1_s_state_27_0_4_1 (
	.A(s_state_Z[4]),
	.B(N_956),
	.C(N_642),
	.D(N_520),
	.Y(un1_s_state_27_0_4_1_Z)
);
defparam un1_s_state_27_0_4_1.INIT=16'h2F7F;
// @63:153
  CFG4 \buf8bits_33_18_d[5]  (
	.A(xy_true_index_Z[1]),
	.B(N_977),
	.C(buf8bits_33_18_d_1_0_Z[5]),
	.D(N_653),
	.Y(buf8bits_33_18_d_Z[5])
);
defparam \buf8bits_33_18_d[5] .INIT=16'hEE3C;
// @63:153
  CFG3 \buf8bits_33_18_d_1_0[5]  (
	.A(xy_true_index_Z[0]),
	.B(N_977),
	.C(buf8bits_Z[5]),
	.Y(buf8bits_33_18_d_1_0_Z[5])
);
defparam \buf8bits_33_18_d_1_0[5] .INIT=8'h14;
// @63:137
  CFG4 \s_state_ns_5_0_.m162  (
	.A(next_erase_virtual_index_Z[16]),
	.B(next_erase_virtual_index_Z[15]),
	.C(m162_1),
	.D(s_state_Z[1]),
	.Y(N_223_mux)
);
defparam \s_state_ns_5_0_.m162 .INIT=16'h10FF;
// @63:137
  CFG4 \s_state_ns_5_0_.m162_1  (
	.A(next_erase_virtual_index_Z[14]),
	.B(next_erase_virtual_index_Z[13]),
	.C(next_erase_virtual_index_Z[12]),
	.D(next_erase_virtual_index_Z[11]),
	.Y(m162_1)
);
defparam \s_state_ns_5_0_.m162_1 .INIT=16'h5777;
// @63:137
  CFG3 \s_state_ns_5_0_.m98_d  (
	.A(s_state_Z[3]),
	.B(N_3),
	.C(m98_d_1_0),
	.Y(m98_d)
);
defparam \s_state_ns_5_0_.m98_d .INIT=8'hE4;
// @63:137
  CFG4 \s_state_ns_5_0_.m98_d_1_0  (
	.A(s_state24),
	.B(s_state_Z[0]),
	.C(N_11),
	.D(N_247),
	.Y(m98_d_1_0)
);
defparam \s_state_ns_5_0_.m98_d_1_0 .INIT=16'h1D3F;
// @63:153
  CFG3 \un1_xy_true_index_7_m_1_1[0]  (
	.A(s_state_Z[5]),
	.B(s_state_Z[3]),
	.C(s_state_Z[2]),
	.Y(un1_xy_true_index_7_m_1_1_Z[0])
);
defparam \un1_xy_true_index_7_m_1_1[0] .INIT=8'h27;
// @63:137
  CFG3 \s_state_ns_5_0_.m130_d  (
	.A(s_state_Z[2]),
	.B(N_255),
	.C(m130_d_1_2),
	.Y(m130_d)
);
defparam \s_state_ns_5_0_.m130_d .INIT=8'h47;
// @63:137
  CFG3 \s_state_ns_5_0_.m130_d_1_2  (
	.A(s_state_Z[1]),
	.B(N_247),
	.C(s_state_Z[3]),
	.Y(m130_d_1_2)
);
defparam \s_state_ns_5_0_.m130_d_1_2 .INIT=8'h35;
// @63:137
  CFG3 \s_state_ns_5_0_.m106_m10_0_m3  (
	.A(N_3),
	.B(s_state_Z[0]),
	.C(m106_m10_0_m3_1_2),
	.Y(m106_N_7)
);
defparam \s_state_ns_5_0_.m106_m10_0_m3 .INIT=8'h47;
// @63:137
  CFG3 \s_state_ns_5_0_.m106_m10_0_m3_1_2  (
	.A(s_state_Z[2]),
	.B(s_state_Z[3]),
	.C(s_state_Z[1]),
	.Y(m106_m10_0_m3_1_2)
);
defparam \s_state_ns_5_0_.m106_m10_0_m3_1_2 .INIT=8'h27;
// @63:137
  CFG4 \s_state_ns_5_0_.m173_d_0  (
	.A(s_state_Z[5]),
	.B(s_state_Z[3]),
	.C(m173_d_0_1_0),
	.D(N_171),
	.Y(m173_d_0)
);
defparam \s_state_ns_5_0_.m173_d_0 .INIT=16'h85A7;
// @63:137
  CFG4 \s_state_ns_5_0_.m173_d_0_1_0  (
	.A(s_state_Z[0]),
	.B(s_state_Z[5]),
	.C(N_168),
	.D(N_41),
	.Y(m173_d_0_1_0)
);
defparam \s_state_ns_5_0_.m173_d_0_1_0 .INIT=16'h0347;
// @63:153
  CFG4 \buf8bits_33_18[7]  (
	.A(buf8bits_Z[7]),
	.B(N_653),
	.C(buf8bits_33_sn_N_10),
	.D(buf8bits_33_18_1_0_Z[7]),
	.Y(N_1043)
);
defparam \buf8bits_33_18[7] .INIT=16'hA0EF;
// @63:153
  CFG4 \buf8bits_33_18_1_0[7]  (
	.A(DPSRAM_C0_0_A_DOUT[7]),
	.B(N_1017),
	.C(un1_s_state_11),
	.D(N_653),
	.Y(buf8bits_33_18_1_0_Z[7])
);
defparam \buf8bits_33_18_1_0[7] .INIT=16'h3350;
// @63:137
  CFG4 \s_state_ns_5_0_.m134_d  (
	.A(m28_0),
	.B(N_642),
	.C(m134_d_1_0),
	.D(a_addr_o_0_sqmuxa_3_1_1_2_Z),
	.Y(m134_d)
);
defparam \s_state_ns_5_0_.m134_d .INIT=16'hCBC3;
// @63:137
  CFG4 \s_state_ns_5_0_.m134_d_1_1  (
	.A(s_state_Z[2]),
	.B(s_state_Z[1]),
	.C(N_642),
	.D(s_state_Z[0]),
	.Y(m134_d_1_0)
);
defparam \s_state_ns_5_0_.m134_d_1_1 .INIT=16'h035A;
  CFG4 \s_state_ns_5_0_.m124_2_1  (
	.A(m124_1_0_0_wmux_0_Y),
	.B(m124_2_1_1),
	.C(s_state_Z[5]),
	.D(s_state_Z[3]),
	.Y(i60_mux)
);
defparam \s_state_ns_5_0_.m124_2_1 .INIT=16'h3AA3;
  CFG4 \s_state_ns_5_0_.m124_2_1_1  (
	.A(N_11),
	.B(m124_1),
	.C(s_state_Z[3]),
	.D(N_3),
	.Y(m124_2_1_1)
);
defparam \s_state_ns_5_0_.m124_2_1_1 .INIT=16'h13D3;
  CFG4 \s_state_ns_5_0_.m9_2_1_1  (
	.A(s_state_Z[0]),
	.B(N_3_i),
	.C(s_state_Z[3]),
	.D(s_state_Z[2]),
	.Y(m9_2_1_1)
);
defparam \s_state_ns_5_0_.m9_2_1_1 .INIT=16'hB515;
  CFG4 \s_state_ns_5_0_.m9_2_1  (
	.A(m9_2_1_1),
	.B(s_state_Z[3]),
	.C(m9_1),
	.D(N_6),
	.Y(N_10)
);
defparam \s_state_ns_5_0_.m9_2_1 .INIT=16'h7564;
// @63:137
  CFG4 \s_state_ns_5_0_.m9_1  (
	.A(s_state_Z[0]),
	.B(COREFIFO_C0_0_EMPTY),
	.C(N_3),
	.D(un1_buf8bits28_0_a2_1_0_i),
	.Y(m9_1)
);
defparam \s_state_ns_5_0_.m9_1 .INIT=16'hD9C8;
// @63:137
  CFG4 \s_state_ns_5_0_.m124_1  (
	.A(s_state_Z[0]),
	.B(s_state_Z[5]),
	.C(N_240_mux_i),
	.D(N_3),
	.Y(m124_1)
);
defparam \s_state_ns_5_0_.m124_1 .INIT=16'hBA98;
// @63:137
  CFG2 \s_state_ns_5_0_.m1_i  (
	.A(s_state_Z[2]),
	.B(s_state_Z[1]),
	.Y(un1_buf8bits28_0_a2_1_0_i)
);
defparam \s_state_ns_5_0_.m1_i .INIT=4'h7;
// @63:137
  CFG2 \s_state_ns_5_0_.m106_m10_0_x4_i  (
	.A(s_state_Z[2]),
	.B(s_state_Z[1]),
	.Y(N_3_i)
);
defparam \s_state_ns_5_0_.m106_m10_0_x4_i .INIT=4'h9;
// @63:137
  CFG3 \s_state_ns_5_0_.m175  (
	.A(N_41_mux),
	.B(N_247),
	.C(s_state_Z[0]),
	.Y(N_176)
);
defparam \s_state_ns_5_0_.m175 .INIT=8'h4C;
// @63:137
  CFG4 \s_state_ns_5_0_.m99  (
	.A(xy_virtual_index_Z[6]),
	.B(xy_virtual_index_Z[5]),
	.C(N_221_mux),
	.D(N_228),
	.Y(N_100)
);
defparam \s_state_ns_5_0_.m99 .INIT=16'h70F0;
// @63:137
  CFG3 s_state_s24_0_a10 (
	.A(N_661),
	.B(s_state_Z[3]),
	.C(N_638),
	.Y(s_state_d[39])
);
defparam s_state_s24_0_a10.INIT=8'h20;
// @63:153
  CFG2 \NoName_cnst_i_a3_0_0_0[2]  (
	.A(s_state_Z[0]),
	.B(s_state_Z[5]),
	.Y(NoName_cnst_i_a3_0_0[2])
);
defparam \NoName_cnst_i_a3_0_0_0[2] .INIT=4'h8;
// @63:137
  CFG2 \s_state_ns_5_0_.m90_e_14_3  (
	.A(COREFIFO_C0_0_Q[15]),
	.B(COREFIFO_C0_0_Q[16]),
	.Y(m90_e_14_3)
);
defparam \s_state_ns_5_0_.m90_e_14_3 .INIT=4'h8;
// @63:425
  CFG2 un29_xy_true_indexlto14_1 (
	.A(a_addr_o92lto7),
	.B(a_addr_o92lto14_Z),
	.Y(un29_xy_true_indexlto14_1_Z)
);
defparam un29_xy_true_indexlto14_1.INIT=4'h1;
// @63:137
  CFG2 \s_state_ns_5_0_.m49_2  (
	.A(x_Z[5]),
	.B(x_Z[8]),
	.Y(m49_2)
);
defparam \s_state_ns_5_0_.m49_2 .INIT=4'h1;
// @38:242
  CFG2 \s_state_ns_5_0_.m54_e_0_0  (
	.A(xy_true_index_Z[2]),
	.B(xy_true_index_Z[3]),
	.Y(m54_e_0_0)
);
defparam \s_state_ns_5_0_.m54_e_0_0 .INIT=4'h1;
// @63:153
  CFG2 \buf8bits_33_15_1[4]  (
	.A(xy_true_index_Z[1]),
	.B(xy_true_index_Z[0]),
	.Y(N_529)
);
defparam \buf8bits_33_15_1[4] .INIT=4'hE;
// @63:617
  CFG2 s_state106lto13_0 (
	.A(xy_virtual_index_Z[15]),
	.B(xy_virtual_index_Z[16]),
	.Y(s_state85lto13_0)
);
defparam s_state106lto13_0.INIT=4'hE;
// @63:137
  CFG2 \s_state_ns_5_0_.m177_0  (
	.A(s_state_Z[2]),
	.B(s_state_Z[1]),
	.Y(un1_buf8bits28_0_a2_2_0)
);
defparam \s_state_ns_5_0_.m177_0 .INIT=4'h1;
// @63:572
  CFG2 \xy_virtual_index_RNINNL2[16]  (
	.A(xy_virtual_index_Z[15]),
	.B(xy_virtual_index_Z[16]),
	.Y(a_m8_0)
);
defparam \xy_virtual_index_RNINNL2[16] .INIT=4'h1;
// @63:153
  CFG2 \a_addr_o_36_sn.m21_0  (
	.A(a_addr_o92lto14_Z),
	.B(xy_true_index_Z[15]),
	.Y(un25_xy_true_index_i_4)
);
defparam \a_addr_o_36_sn.m21_0 .INIT=4'h1;
// @63:572
  CFG2 a_addr_o107lto13_0 (
	.A(xy_true_index_Z[15]),
	.B(xy_true_index_Z[16]),
	.Y(a_addr_o92lto13_0)
);
defparam a_addr_o107lto13_0.INIT=4'hE;
// @63:572
  CFG2 a_addr_o107lto11_0 (
	.A(xy_true_index_Z[12]),
	.B(xy_true_index_Z[13]),
	.Y(a_addr_o92lt13_2)
);
defparam a_addr_o107lto11_0.INIT=4'h8;
// @63:137
  CFG2 \s_state_ns_5_0_.m106_m10_0_a3_0  (
	.A(s_state_Z[0]),
	.B(s_state_Z[3]),
	.Y(N_254_mux_1)
);
defparam \s_state_ns_5_0_.m106_m10_0_a3_0 .INIT=4'h1;
// @63:572
  CFG2 a_addr_o107lto6_0 (
	.A(xy_true_index_Z[7]),
	.B(xy_true_index_Z[8]),
	.Y(a_addr_o107lto6_0_Z)
);
defparam a_addr_o107lto6_0.INIT=4'hE;
// @63:153
  CFG2 \buf8bits_33_15_0[5]  (
	.A(xy_true_index_Z[2]),
	.B(buf8bits_Z[5]),
	.Y(N_977)
);
defparam \buf8bits_33_15_0[5] .INIT=4'hE;
// @63:153
  CFG2 \s_state_RNISJ11[3]  (
	.A(s_state_Z[3]),
	.B(s_state_Z[5]),
	.Y(r_N_4)
);
defparam \s_state_RNISJ11[3] .INIT=4'h1;
// @63:137
  CFG2 \s_state_ns_5_0_.m106_m10_0_x4  (
	.A(s_state_Z[2]),
	.B(s_state_Z[1]),
	.Y(N_3)
);
defparam \s_state_ns_5_0_.m106_m10_0_x4 .INIT=4'h6;
// @63:137
  CFG2 \s_state_ns_5_0_.m33_s_s  (
	.A(xy_virtual_index_Z[14]),
	.B(xy_virtual_index_Z[12]),
	.Y(m33_s_out)
);
defparam \s_state_ns_5_0_.m33_s_s .INIT=4'h1;
// @63:523
  CFG2 a_addr_o92lto7_c (
	.A(a_addr_o92lto7),
	.B(a_addr_o92lto6),
	.Y(a_addr_o92lto7_c_Z)
);
defparam a_addr_o92lto7_c.INIT=4'hE;
// @63:137
  CFG2 \s_state_ns_5_0_.m101_0  (
	.A(xy_virtual_index_Z[10]),
	.B(xy_virtual_index_Z[9]),
	.Y(m101_0)
);
defparam \s_state_ns_5_0_.m101_0 .INIT=4'h1;
// @37:157
  CFG2 un1_next_erase_true_index_1_s_0_756_RNIESCG (
	.A(s_state_d_i[61]),
	.B(un1_next_erase_true_index_1_s_0_756_Y),
	.Y(next_erase_virtual_indexe)
);
defparam un1_next_erase_true_index_1_s_0_756_RNIESCG.INIT=4'hE;
// @63:137
  CFG2 \s_state_RNIOF11[1]  (
	.A(s_state_Z[1]),
	.B(s_state_Z[3]),
	.Y(N_1195_2)
);
defparam \s_state_RNIOF11[1] .INIT=4'h1;
// @63:153
  CFG2 \NoName_cnst_0_a3_0[10]  (
	.A(s_state_Z[1]),
	.B(s_state_Z[5]),
	.Y(N_956)
);
defparam \NoName_cnst_0_a3_0[10] .INIT=4'h4;
// @63:137
  CFG2 \s_state_ns_5_0_.m35_e  (
	.A(xy_virtual_index_Z[7]),
	.B(xy_virtual_index_Z[8]),
	.Y(N_228)
);
defparam \s_state_ns_5_0_.m35_e .INIT=4'h8;
// @63:378
  CFG2 un25_xy_true_indexlto14_3 (
	.A(xy_true_index_Z[14]),
	.B(xy_true_index_Z[16]),
	.Y(un25_xy_true_index_i_3)
);
defparam un25_xy_true_indexlto14_3.INIT=4'h1;
// @63:378
  CFG2 un25_xy_true_indexlto14_2 (
	.A(xy_true_index_Z[12]),
	.B(xy_true_index_Z[13]),
	.Y(un25_xy_true_index_i_2)
);
defparam un25_xy_true_indexlto14_2.INIT=4'h1;
// @63:153
  CFG2 un1_s_state_6_i_a2 (
	.A(N_547_i),
	.B(s_state_Z[2]),
	.Y(N_684)
);
defparam un1_s_state_6_i_a2.INIT=4'h4;
// @63:170
  CFG2 x_1_sqmuxa_i_o10 (
	.A(s_state_Z[0]),
	.B(s_state_Z[2]),
	.Y(N_534)
);
defparam x_1_sqmuxa_i_o10.INIT=4'hE;
// @63:425
  CFG2 a_addr_o_0_sqmuxa_1_5 (
	.A(xy_virtual_index_Z[11]),
	.B(xy_virtual_index_Z[17]),
	.Y(a_addr_o_0_sqmuxa_1_5_Z)
);
defparam a_addr_o_0_sqmuxa_1_5.INIT=4'h1;
// @63:217
  CFG2 un1_xy_true_index_5lto16 (
	.A(xy_true_index_Z[15]),
	.B(xy_true_index_Z[16]),
	.Y(un1_xy_true_index_5lt17)
);
defparam un1_xy_true_index_5lto16.INIT=4'h1;
// @63:137
  CFG2 s_state_s5_0_a2 (
	.A(s_state_Z[0]),
	.B(s_state_Z[2]),
	.Y(N_642)
);
defparam s_state_s5_0_a2.INIT=4'h8;
// @63:137
  CFG2 s_state_s24_0_a2 (
	.A(s_state_Z[1]),
	.B(s_state_Z[5]),
	.Y(N_638)
);
defparam s_state_s24_0_a2.INIT=4'h1;
// @63:153
  CFG2 \NoName_cnst_0_a2[7]  (
	.A(s_state_Z[2]),
	.B(s_state_Z[3]),
	.Y(N_948)
);
defparam \NoName_cnst_0_a2[7] .INIT=4'h1;
// @63:153
  CFG2 \NoName_cnst_i_a2[8]  (
	.A(s_state_Z[3]),
	.B(s_state_Z[4]),
	.Y(N_947)
);
defparam \NoName_cnst_i_a2[8] .INIT=4'h2;
// @63:153
  CFG2 un1_s_state_7_0_o2_0 (
	.A(s_state_Z[1]),
	.B(s_state_Z[5]),
	.Y(N_527)
);
defparam un1_s_state_7_0_o2_0.INIT=4'hD;
// @63:153
  CFG2 un1_s_state_7_0_o2 (
	.A(s_state_Z[3]),
	.B(s_state_Z[4]),
	.Y(N_521)
);
defparam un1_s_state_7_0_o2.INIT=4'hE;
// @63:137
  CFG2 \s_state_ns_5_0_.m10  (
	.A(s_state_Z[2]),
	.B(s_state_Z[1]),
	.Y(N_11)
);
defparam \s_state_ns_5_0_.m10 .INIT=4'hD;
// @63:137
  CFG2 \s_state_ns_5_0_.m129  (
	.A(s_state_Z[0]),
	.B(s_state_Z[3]),
	.Y(N_255)
);
defparam \s_state_ns_5_0_.m129 .INIT=4'h6;
// @63:137
  CFG2 \s_state_ns_5_0_.m103_e  (
	.A(s_state_Z[2]),
	.B(s_state_Z[1]),
	.Y(N_247)
);
defparam \s_state_ns_5_0_.m103_e .INIT=4'h4;
// @63:137
  CFG2 \s_state_ns_5_0_.m1  (
	.A(s_state_Z[2]),
	.B(s_state_Z[1]),
	.Y(un1_buf8bits28_0_a2_1_0)
);
defparam \s_state_ns_5_0_.m1 .INIT=4'h8;
// @63:153
  CFG2 \buf8bits_33_15[7]  (
	.A(xy_true_index_Z[2]),
	.B(buf8bits_Z[7]),
	.Y(N_1017)
);
defparam \buf8bits_33_15[7] .INIT=4'hE;
// @63:153
  CFG2 \a_d_o_3[7]  (
	.A(un1_s_state_12_0_a2_0_RNI4ASJ_Z),
	.B(buf8bits_Z[7]),
	.Y(a_d_o_3_Z[7])
);
defparam \a_d_o_3[7] .INIT=4'h4;
// @63:153
  CFG2 \a_d_o_3[6]  (
	.A(un1_s_state_12_0_a2_0_RNI4ASJ_Z),
	.B(buf8bits_Z[6]),
	.Y(a_d_o_3_Z[6])
);
defparam \a_d_o_3[6] .INIT=4'h4;
// @63:153
  CFG2 \a_d_o_3[5]  (
	.A(un1_s_state_12_0_a2_0_RNI4ASJ_Z),
	.B(buf8bits_Z[5]),
	.Y(a_d_o_3_Z[5])
);
defparam \a_d_o_3[5] .INIT=4'h4;
// @63:153
  CFG2 \a_d_o_3[4]  (
	.A(un1_s_state_12_0_a2_0_RNI4ASJ_Z),
	.B(buf8bits_Z[4]),
	.Y(a_d_o_3_Z[4])
);
defparam \a_d_o_3[4] .INIT=4'h4;
// @63:153
  CFG2 \a_d_o_3[3]  (
	.A(un1_s_state_12_0_a2_0_RNI4ASJ_Z),
	.B(buf8bits_Z[3]),
	.Y(a_d_o_3_Z[3])
);
defparam \a_d_o_3[3] .INIT=4'h4;
// @63:153
  CFG2 \a_d_o_3[2]  (
	.A(un1_s_state_12_0_a2_0_RNI4ASJ_Z),
	.B(buf8bits_Z[2]),
	.Y(a_d_o_3_Z[2])
);
defparam \a_d_o_3[2] .INIT=4'h4;
// @63:153
  CFG2 \a_d_o_3[1]  (
	.A(un1_s_state_12_0_a2_0_RNI4ASJ_Z),
	.B(buf8bits_Z[1]),
	.Y(a_d_o_3_Z[1])
);
defparam \a_d_o_3[1] .INIT=4'h4;
// @63:153
  CFG2 \a_d_o_3[0]  (
	.A(un1_s_state_12_0_a2_0_RNI4ASJ_Z),
	.B(buf8bits_Z[0]),
	.Y(a_d_o_3_Z[0])
);
defparam \a_d_o_3[0] .INIT=4'h4;
// @63:153
  CFG3 \un1_xy_true_index_6_m[16]  (
	.A(xy_virtual_index_Z[16]),
	.B(s_state_d[58]),
	.C(xy_true_index_Z[16]),
	.Y(un1_xy_true_index_6_m_Z[16])
);
defparam \un1_xy_true_index_6_m[16] .INIT=8'hB8;
// @63:153
  CFG3 \un1_xy_true_index_6_m[15]  (
	.A(xy_virtual_index_Z[15]),
	.B(s_state_d[58]),
	.C(xy_true_index_Z[15]),
	.Y(un1_xy_true_index_6_m_Z[15])
);
defparam \un1_xy_true_index_6_m[15] .INIT=8'hB8;
// @63:360
  CFG3 \xy_true_index_RNIDVJ7[0]  (
	.A(xy_true_index_Z[1]),
	.B(xy_true_index_Z[2]),
	.C(xy_true_index_Z[0]),
	.Y(buf8bits_33_sn_N_7)
);
defparam \xy_true_index_RNIDVJ7[0] .INIT=8'hA3;
// @63:170
  CFG2 x_1_sqmuxa_i_0 (
	.A(N_547_i),
	.B(N_534),
	.Y(x_1_sqmuxa_i_0_Z)
);
defparam x_1_sqmuxa_i_0.INIT=4'hE;
// @63:523
  CFG2 a_addr_o_0_sqmuxa_3_0_0 (
	.A(N_956),
	.B(N_521),
	.Y(a_addr_o_0_sqmuxa_3_0_0_Z)
);
defparam a_addr_o_0_sqmuxa_3_0_0.INIT=4'h2;
// @63:137
  CFG3 \s_state_ns_5_0_.m91_m3_0_a2_0  (
	.A(s_state_Z[1]),
	.B(COREFIFO_C0_0_Q[7]),
	.C(COREFIFO_C0_0_Q[6]),
	.Y(m91_m3_0_a2_0)
);
defparam \s_state_ns_5_0_.m91_m3_0_a2_0 .INIT=8'h80;
// @63:300
  CFG3 \a_addr_o_36_sn.m18_1  (
	.A(xy_true_index_Z[15]),
	.B(xy_true_index_Z[3]),
	.C(a_addr_o92lto14_Z),
	.Y(m18_1)
);
defparam \a_addr_o_36_sn.m18_1 .INIT=8'h20;
// @63:378
  CFG3 a_addr_o_0_sqmuxa_1_4 (
	.A(xy_virtual_index_Z[15]),
	.B(s_state_Z[3]),
	.C(a_addr_o_0_sqmuxa_1_5_Z),
	.Y(a_addr_o_0_sqmuxa_1_4_Z)
);
defparam a_addr_o_0_sqmuxa_1_4.INIT=8'h40;
// @63:474
  CFG2 a_addr_o_0_sqmuxa_2_2 (
	.A(N_534),
	.B(N_521),
	.Y(a_addr_o_0_sqmuxa_2_2_Z)
);
defparam a_addr_o_0_sqmuxa_2_2.INIT=4'h1;
// @63:137
  CFG4 \s_state_ns_5_0_.m90_e_14_4  (
	.A(COREFIFO_C0_0_Q[14]),
	.B(COREFIFO_C0_0_Q[13]),
	.C(COREFIFO_C0_0_Q[12]),
	.D(COREFIFO_C0_0_Q[11]),
	.Y(m90_e_14_4)
);
defparam \s_state_ns_5_0_.m90_e_14_4 .INIT=16'h8000;
// @63:335
  CFG4 s_state48_1 (
	.A(xy_true_index_Z[2]),
	.B(xy_true_index_Z[3]),
	.C(xy_true_index_Z[1]),
	.D(xy_true_index_Z[0]),
	.Y(s_state48_1_Z)
);
defparam s_state48_1.INIT=16'hFEEE;
// @63:153
  CFG4 \a_addr_o_36_sn.m14_3  (
	.A(a_addr_o122lto2),
	.B(xy_true_index_Z[16]),
	.C(a_addr_o92lto7),
	.D(a_addr_o92lto6),
	.Y(m14_3)
);
defparam \a_addr_o_36_sn.m14_3 .INIT=16'h0001;
// @63:153
  CFG3 \a_addr_o_36_sn.m14_2  (
	.A(xy_true_index_Z[4]),
	.B(a_addr_o122lto2),
	.C(a_addr_o107lto3),
	.Y(m14_2)
);
defparam \a_addr_o_36_sn.m14_2 .INIT=8'h0D;
// @63:572
  CFG3 un1_s_state_33_5_RNO_3 (
	.A(xy_virtual_index_Z[8]),
	.B(xy_virtual_index_Z[9]),
	.C(xy_virtual_index_Z[13]),
	.Y(a_m7_0_a5_1_2)
);
defparam un1_s_state_33_5_RNO_3.INIT=8'h01;
// @63:137
  CFG3 \s_state_ns_5_0_.m65_m9_a0_1  (
	.A(xy_virtual_index_Z[6]),
	.B(xy_virtual_index_Z[13]),
	.C(xy_virtual_index_Z[11]),
	.Y(m65_m9_a0_1)
);
defparam \s_state_ns_5_0_.m65_m9_a0_1 .INIT=8'h01;
// @63:153
  CFG4 un1_s_state_27_0_a10_0_0 (
	.A(xy_true_index_Z[1]),
	.B(xy_true_index_Z[0]),
	.C(s_state_Z[0]),
	.D(s_state_Z[4]),
	.Y(un1_s_state_27_0_a10_0)
);
defparam un1_s_state_27_0_a10_0_0.INIT=16'h0700;
// @63:153
  CFG4 un1_s_state_11_0_a10_1_1 (
	.A(s_state_Z[3]),
	.B(s_state_Z[5]),
	.C(s_state_Z[2]),
	.D(s_state_Z[1]),
	.Y(un1_s_state_11_0_a10_1_1_Z)
);
defparam un1_s_state_11_0_a10_1_1.INIT=16'h0080;
// @63:153
  CFG4 \s_state_RNII132[4]  (
	.A(s_state_Z[3]),
	.B(s_state_Z[4]),
	.C(s_state_Z[2]),
	.D(s_state_Z[1]),
	.Y(un1_m3_0_a2_0)
);
defparam \s_state_RNII132[4] .INIT=16'h2002;
// @63:617
  CFG3 s_state106lto5_0 (
	.A(xy_virtual_index_Z[8]),
	.B(xy_virtual_index_Z[7]),
	.C(xy_virtual_index_Z[6]),
	.Y(s_state106lto5_0_Z)
);
defparam s_state106lto5_0.INIT=8'hFE;
// @63:153
  CFG3 un1_s_state_11_0_a10_3_0 (
	.A(s_state_Z[2]),
	.B(s_state_Z[5]),
	.C(s_state_Z[1]),
	.Y(un1_s_state_11_0_a10_3_0_Z)
);
defparam un1_s_state_11_0_a10_3_0.INIT=8'h41;
// @63:137
  CFG4 \s_state_ns_5_0_.m49_3  (
	.A(x_Z[7]),
	.B(x_Z[6]),
	.C(x_Z[4]),
	.D(x_Z[3]),
	.Y(m49_3)
);
defparam \s_state_ns_5_0_.m49_3 .INIT=16'h0001;
// @63:137
  CFG4 \s_state_ns_5_0_.m112_3  (
	.A(x_Z[7]),
	.B(x_Z[6]),
	.C(x_Z[4]),
	.D(x_Z[3]),
	.Y(m112_3)
);
defparam \s_state_ns_5_0_.m112_3 .INIT=16'h8000;
// @63:217
  CFG3 un1_xy_true_index_5lto20_1 (
	.A(xy_true_index_Z[20]),
	.B(xy_true_index_Z[19]),
	.C(xy_true_index_Z[18]),
	.Y(un1_xy_true_index_5lto20_1_Z)
);
defparam un1_xy_true_index_5lto20_1.INIT=8'h01;
// @63:137
  CFG4 \s_state_ns_5_0_.m39_a0  (
	.A(xy_virtual_index_Z[9]),
	.B(xy_virtual_index_Z[6]),
	.C(xy_virtual_index_Z[8]),
	.D(xy_virtual_index_Z[7]),
	.Y(m39_a0)
);
defparam \s_state_ns_5_0_.m39_a0 .INIT=16'h8000;
// @63:137
  CFG3 \s_state_ns_5_0_.m106_m10_0_o3  (
	.A(xy_virtual_index_Z[6]),
	.B(N_228),
	.C(xy_virtual_index_Z[5]),
	.Y(un28_xy_virtual_indexlt14)
);
defparam \s_state_ns_5_0_.m106_m10_0_o3 .INIT=8'h7F;
// @63:137
  CFG4 \s_state_ns_5_0_.m90_e_12  (
	.A(COREFIFO_C0_0_Q[8]),
	.B(COREFIFO_C0_0_Q[0]),
	.C(COREFIFO_C0_0_Q[10]),
	.D(COREFIFO_C0_0_Q[9]),
	.Y(m90_e_12)
);
defparam \s_state_ns_5_0_.m90_e_12 .INIT=16'h8000;
// @63:137
  CFG4 \s_state_ns_5_0_.m90_e_9  (
	.A(COREFIFO_C0_0_Q[5]),
	.B(COREFIFO_C0_0_Q[4]),
	.C(COREFIFO_C0_0_Q[3]),
	.D(COREFIFO_C0_0_Q[2]),
	.Y(m90_e_9)
);
defparam \s_state_ns_5_0_.m90_e_9 .INIT=16'h8000;
// @63:625
  CFG4 a_addr_o122lto11_2 (
	.A(xy_true_index_Z[11]),
	.B(xy_true_index_Z[14]),
	.C(a_addr_o92lto7),
	.D(a_addr_o92lto6),
	.Y(a_addr_o122lto11_2_Z)
);
defparam a_addr_o122lto11_2.INIT=16'h8000;
// @63:374
  CFG4 un20_xy_virtual_indexlto5 (
	.A(xy_virtual_index_Z[7]),
	.B(xy_virtual_index_Z[6]),
	.C(xy_virtual_index_Z[5]),
	.D(xy_virtual_index_Z[8]),
	.Y(un20_xy_virtual_indexlt6)
);
defparam un20_xy_virtual_indexlto5.INIT=16'h57FF;
// @63:137
  CFG3 a_we_o_RNO_0 (
	.A(s_state_Z[4]),
	.B(s_state_Z[2]),
	.C(N_1195_2),
	.Y(N_1195)
);
defparam a_we_o_RNO_0.INIT=8'h20;
// @63:474
  CFG4 a_addr_o_0_sqmuxa_2_8 (
	.A(xy_virtual_index_Z[14]),
	.B(xy_virtual_index_Z[13]),
	.C(xy_virtual_index_Z[16]),
	.D(xy_virtual_index_Z[12]),
	.Y(a_addr_o_0_sqmuxa_2_8_Z)
);
defparam a_addr_o_0_sqmuxa_2_8.INIT=16'h0001;
// @63:425
  CFG4 un29_xy_true_indexlto6 (
	.A(xy_true_index_Z[8]),
	.B(xy_true_index_Z[7]),
	.C(a_addr_o107lto3),
	.D(a_addr_o92lto6),
	.Y(un29_xy_true_indexlt14)
);
defparam un29_xy_true_indexlto6.INIT=16'h7FFF;
// @63:523
  CFG4 a_addr_o92lto3 (
	.A(xy_true_index_Z[4]),
	.B(xy_true_index_Z[3]),
	.C(a_addr_o122lto2),
	.D(a_addr_o107lto3),
	.Y(a_addr_o92lt5)
);
defparam a_addr_o92lto3.INIT=16'hE000;
// @63:474
  CFG4 un33_xy_true_indexlto5 (
	.A(xy_true_index_Z[8]),
	.B(xy_true_index_Z[7]),
	.C(a_addr_o122lto2),
	.D(a_addr_o107lto3),
	.Y(un33_xy_true_indexlt14)
);
defparam un33_xy_true_indexlto5.INIT=16'h7FFF;
// @63:153
  CFG3 \buf8bits_33_15[2]  (
	.A(xy_true_index_Z[1]),
	.B(buf8bits_Z[2]),
	.C(xy_true_index_Z[2]),
	.Y(N_1012)
);
defparam \buf8bits_33_15[2] .INIT=8'hDF;
// @63:153
  CFG4 \buf8bits_33_15[3]  (
	.A(xy_true_index_Z[0]),
	.B(xy_true_index_Z[1]),
	.C(buf8bits_Z[3]),
	.D(xy_true_index_Z[2]),
	.Y(N_1013)
);
defparam \buf8bits_33_15[3] .INIT=16'hF7FF;
// @63:153
  CFG3 \buf8bits_33_15[4]  (
	.A(xy_true_index_Z[2]),
	.B(N_529),
	.C(buf8bits_Z[4]),
	.Y(N_1014)
);
defparam \buf8bits_33_15[4] .INIT=8'hFE;
// @63:137
  CFG4 \s_state_ns_5_0_.m65_m9_a1_1  (
	.A(xy_virtual_index_Z[9]),
	.B(xy_virtual_index_Z[11]),
	.C(xy_virtual_index_Z[13]),
	.D(xy_virtual_index_Z[10]),
	.Y(m65_m9_a1_1)
);
defparam \s_state_ns_5_0_.m65_m9_a1_1 .INIT=16'h0103;
// @63:153
  CFG3 un1_s_state_27_0_a2_2 (
	.A(xy_true_index_Z[2]),
	.B(s_state_Z[3]),
	.C(N_638),
	.Y(N_670)
);
defparam un1_s_state_27_0_a2_2.INIT=8'h40;
// @63:153
  CFG4 \a_addr_o_36_sn.m14_4_0  (
	.A(xy_true_index_Z[14]),
	.B(xy_true_index_Z[11]),
	.C(xy_true_index_Z[13]),
	.D(xy_true_index_Z[12]),
	.Y(un29_xy_true_indexlto14_3)
);
defparam \a_addr_o_36_sn.m14_4_0 .INIT=16'h0001;
// @63:523
  CFG4 a_addr_o_0_sqmuxa_3_1_0_a0_1 (
	.A(xy_virtual_index_Z[16]),
	.B(xy_virtual_index_Z[15]),
	.C(xy_virtual_index_Z[11]),
	.D(xy_virtual_index_Z[10]),
	.Y(a_addr_o_0_sqmuxa_3_1_0_a0_1_Z)
);
defparam a_addr_o_0_sqmuxa_3_1_0_a0_1.INIT=16'h0001;
// @63:137
  CFG4 \s_state_ns_5_0_.m16  (
	.A(xy_virtual_index_Z[15]),
	.B(xy_virtual_index_Z[16]),
	.C(xy_virtual_index_Z[13]),
	.D(xy_virtual_index_Z[12]),
	.Y(N_17)
);
defparam \s_state_ns_5_0_.m16 .INIT=16'h0001;
// @63:572
  CFG3 a_addr_o107lto2 (
	.A(xy_true_index_Z[4]),
	.B(xy_true_index_Z[3]),
	.C(a_addr_o122lto2),
	.Y(a_addr_o107lt3)
);
defparam a_addr_o107lto2.INIT=8'hFE;
// @63:378
  CFG4 un25_xy_true_indexlto5 (
	.A(xy_true_index_Z[8]),
	.B(xy_true_index_Z[7]),
	.C(a_addr_o122lto2),
	.D(a_addr_o107lto3),
	.Y(un25_xy_true_indexlt6)
);
defparam un25_xy_true_indexlto5.INIT=16'h777F;
// @63:153
  CFG3 \xy_true_index_RNIDVJ7_0[0]  (
	.A(xy_true_index_Z[1]),
	.B(xy_true_index_Z[2]),
	.C(xy_true_index_Z[0]),
	.Y(buf8bits_33_sn_m16_2_tz)
);
defparam \xy_true_index_RNIDVJ7_0[0] .INIT=8'h23;
// @63:137
  CFG3 \s_state_ns_5_0_.m19_m1_e  (
	.A(xy_virtual_index_Z[11]),
	.B(xy_virtual_index_Z[13]),
	.C(xy_virtual_index_Z[12]),
	.Y(m19_m1_e)
);
defparam \s_state_ns_5_0_.m19_m1_e .INIT=8'h13;
// @63:523
  CFG3 a_addr_o_0_sqmuxa_3_1_0_1_tz_d (
	.A(xy_virtual_index_Z[14]),
	.B(xy_virtual_index_Z[11]),
	.C(xy_virtual_index_Z[10]),
	.Y(a_addr_o_0_sqmuxa_3_1_0_1_tz_d_Z)
);
defparam a_addr_o_0_sqmuxa_3_1_0_1_tz_d.INIT=8'hA8;
// @63:523
  CFG3 a_addr_o_0_sqmuxa_3_1_0_1_tz_c (
	.A(xy_virtual_index_Z[13]),
	.B(xy_virtual_index_Z[14]),
	.C(xy_virtual_index_Z[9]),
	.Y(a_addr_o_0_sqmuxa_3_1_0_1_tz_c_Z)
);
defparam a_addr_o_0_sqmuxa_3_1_0_1_tz_c.INIT=8'hC8;
// @63:137
  CFG2 \s_state_ns_5_0_.m134_s  (
	.A(N_247),
	.B(s_state_Z[0]),
	.Y(m134_s)
);
defparam \s_state_ns_5_0_.m134_s .INIT=4'h2;
// @63:137
  CFG3 \s_state_ns_5_0_.m192tt_m2_0  (
	.A(xy_virtual_index_Z[6]),
	.B(N_228),
	.C(xy_virtual_index_Z[5]),
	.Y(m192tt_N_5_mux)
);
defparam \s_state_ns_5_0_.m192tt_m2_0 .INIT=8'h37;
// @63:153
  CFG2 a_addr_o_2_sqmuxa_5_RNIMHEG (
	.A(a_addr_o_2_sqmuxa_5_Z),
	.B(N_598_i),
	.Y(un1_s_state_28_i)
);
defparam a_addr_o_2_sqmuxa_5_RNIMHEG.INIT=4'h1;
// @63:137
  CFG2 erase_target_virtual_index_4_2_734_a2 (
	.A(N_642),
	.B(un4_erase_target_virtual_index_s_12_S),
	.Y(N_1354)
);
defparam erase_target_virtual_index_4_2_734_a2.INIT=4'h8;
// @63:137
  CFG2 erase_target_virtual_index_4_1_743_a2 (
	.A(N_642),
	.B(un4_erase_target_virtual_index_cry_11_S),
	.Y(N_1363)
);
defparam erase_target_virtual_index_4_1_743_a2.INIT=4'h8;
// @63:137
  CFG2 erase_target_virtual_index_4_3_604_a2 (
	.A(N_642),
	.B(un4_erase_target_virtual_index_cry_4_S),
	.Y(N_1235)
);
defparam erase_target_virtual_index_4_3_604_a2.INIT=4'h8;
// @63:137
  CFG3 \s_state_ns_5_0_.m184  (
	.A(s_state_Z[0]),
	.B(N_11),
	.C(s_state_Z[5]),
	.Y(N_212_mux)
);
defparam \s_state_ns_5_0_.m184 .INIT=8'h01;
// @63:153
  CFG3 un1_next_erase_true_index_1_sqmuxa (
	.A(un1_next_erase_true_index_i),
	.B(N_608_i),
	.C(un1_next_erase_true_index_1_s_0_756_Y),
	.Y(un1_next_erase_true_index_1_sqmuxa_Z)
);
defparam un1_next_erase_true_index_1_sqmuxa.INIT=8'hB3;
// @63:137
  CFG3 s_state_s18_0_a2 (
	.A(s_state_Z[4]),
	.B(s_state_Z[2]),
	.C(s_state_Z[0]),
	.Y(N_660)
);
defparam s_state_s18_0_a2.INIT=8'h20;
// @63:137
  CFG2 \s_state_ns_5_0_.m5  (
	.A(N_247),
	.B(COREFIFO_C0_0_EMPTY),
	.Y(N_6)
);
defparam \s_state_ns_5_0_.m5 .INIT=4'h2;
// @63:153
  CFG3 un1_s_state_11_0_a2_1 (
	.A(s_state_Z[2]),
	.B(s_state_Z[0]),
	.C(N_956),
	.Y(N_678)
);
defparam un1_s_state_11_0_a2_1.INIT=8'h40;
// @63:137
  CFG3 s_state_s24_0_a2_0 (
	.A(s_state_Z[4]),
	.B(s_state_Z[2]),
	.C(s_state_Z[0]),
	.Y(N_661)
);
defparam s_state_s24_0_a2_0.INIT=8'h08;
// @63:153
  CFG3 un1_s_state_16_0_a2 (
	.A(s_state_Z[4]),
	.B(s_state_Z[0]),
	.C(N_1195_2),
	.Y(N_651)
);
defparam un1_s_state_16_0_a2.INIT=8'h20;
// @63:137
  CFG3 s_state_s2_0_a10 (
	.A(s_state_Z[2]),
	.B(s_state_Z[0]),
	.C(N_547_i),
	.Y(s_state_d_i[61])
);
defparam s_state_s2_0_a10.INIT=8'h04;
// @63:617
  CFG3 s_state106lto2 (
	.A(xy_virtual_index_Z[3]),
	.B(xy_virtual_index_Z[5]),
	.C(xy_virtual_index_Z[4]),
	.Y(s_state106lt5)
);
defparam s_state106lto2.INIT=8'hC8;
// @63:137
  CFG2 erase_target_virtual_index_4_4_584_a2 (
	.A(N_642),
	.B(un4_erase_target_virtual_index_cry_6_S),
	.Y(N_1216)
);
defparam erase_target_virtual_index_4_4_584_a2.INIT=4'h8;
// @63:137
  CFG2 erase_target_virtual_index_4_0_763_a2 (
	.A(N_642),
	.B(un4_erase_target_virtual_index_cry_9_S),
	.Y(N_1382)
);
defparam erase_target_virtual_index_4_0_763_a2.INIT=4'h8;
// @63:137
  CFG2 erase_target_virtual_index_4_772_a2 (
	.A(N_642),
	.B(un4_erase_target_virtual_index_cry_8_S),
	.Y(N_1391)
);
defparam erase_target_virtual_index_4_772_a2.INIT=4'h8;
// @63:237
  CFG3 un1_next_erase_true_indexlto17 (
	.A(next_erase_true_index_Z[17]),
	.B(next_erase_true_index_Z[16]),
	.C(next_erase_true_index_Z[15]),
	.Y(un1_next_erase_true_index_i)
);
defparam un1_next_erase_true_indexlto17.INIT=8'h57;
// @63:137
  CFG2 s_state_s5_0_a10 (
	.A(N_547_i),
	.B(N_642),
	.Y(s_state_d[58])
);
defparam s_state_s5_0_a10.INIT=4'h4;
// @63:137
  CFG2 s_state_s0_0_a2 (
	.A(N_638),
	.B(N_521),
	.Y(N_671)
);
defparam s_state_s0_0_a2.INIT=4'h2;
// @63:153
  CFG3 \NoName_cnst_0_o2[10]  (
	.A(r_N_4),
	.B(N_956),
	.C(s_state_Z[1]),
	.Y(NoName_cnst[9])
);
defparam \NoName_cnst_0_o2[10] .INIT=8'hEC;
// @63:153
  CFG2 un1_s_state_7_0_o10 (
	.A(N_527),
	.B(N_521),
	.Y(N_547_i)
);
defparam un1_s_state_7_0_o10.INIT=4'hE;
// @63:153
  CFG2 un1_s_state_27_0_a2_0 (
	.A(N_638),
	.B(s_state_Z[3]),
	.Y(N_659)
);
defparam un1_s_state_27_0_a2_0.INIT=4'h8;
// @63:153
  CFG4 un1_s_state_27_0_a10_2 (
	.A(s_state_Z[5]),
	.B(s_state_Z[4]),
	.C(s_state_Z[0]),
	.D(s_state_Z[1]),
	.Y(N_630)
);
defparam un1_s_state_27_0_a10_2.INIT=16'h0800;
// @63:153
  CFG4 \NoName_cnst_i_a3_0[2]  (
	.A(a_addr_o92),
	.B(a_addr_o107),
	.C(s_state_Z[3]),
	.D(NoName_cnst_i_a3_0_0[2]),
	.Y(N_954)
);
defparam \NoName_cnst_i_a3_0[2] .INIT=16'h3500;
// @63:137
  CFG3 \s_state_ns_5_0_.m58  (
	.A(N_11),
	.B(s_state_Z[0]),
	.C(un1_buf8bits28_0_a2_2_0),
	.Y(N_59)
);
defparam \s_state_ns_5_0_.m58 .INIT=8'h47;
// @63:137
  CFG3 \s_state_ns_5_0_.m141  (
	.A(s_state_Z[0]),
	.B(un1_buf8bits28_0_a2_1_0),
	.C(s_state_Z[2]),
	.Y(N_142)
);
defparam \s_state_ns_5_0_.m141 .INIT=8'h27;
// @63:137
  CFG3 \s_state_ns_5_0_.m69  (
	.A(N_247),
	.B(s_state_Z[0]),
	.C(un1_buf8bits28_0_a2_1_0),
	.Y(N_70)
);
defparam \s_state_ns_5_0_.m69 .INIT=8'h2E;
// @63:153
  CFG3 \buf8bits_33_11[1]  (
	.A(buf8bits_Z[1]),
	.B(xy_true_index_Z[0]),
	.C(xy_true_index_Z[1]),
	.Y(N_991)
);
defparam \buf8bits_33_11[1] .INIT=8'hAB;
// @63:153
  CFG4 \un1_s_state_35_0[1]  (
	.A(s_state_Z[0]),
	.B(un29_xy_true_index_i),
	.C(s_state_Z[5]),
	.D(s_state_Z[3]),
	.Y(un1_s_state_35_0_Z[1])
);
defparam \un1_s_state_35_0[1] .INIT=16'hBAFA;
// @63:223
  CFG4 erase_target_virtual_index_1_sqmuxa_2 (
	.A(s_state_Z[0]),
	.B(N_684),
	.C(s_state24_19),
	.D(s_state24_18),
	.Y(erase_target_virtual_index_1_sqmuxa_2_Z)
);
defparam erase_target_virtual_index_1_sqmuxa_2.INIT=16'h0004;
// @63:137
  CFG3 \s_state_ns_5_0_.m90_e_0  (
	.A(COREFIFO_C0_0_Q[6]),
	.B(m90_e_9),
	.C(COREFIFO_C0_0_Q[7]),
	.Y(m90_e_0)
);
defparam \s_state_ns_5_0_.m90_e_0 .INIT=8'h80;
// @63:523
  CFG4 a_addr_o_0_sqmuxa_3_1_1_2_0 (
	.A(xy_virtual_index_Z[17]),
	.B(xy_virtual_index_Z[12]),
	.C(xy_virtual_index_Z[13]),
	.D(s_state85lto13_0),
	.Y(a_addr_o_0_sqmuxa_3_1_1_2_0_Z)
);
defparam a_addr_o_0_sqmuxa_3_1_1_2_0.INIT=16'hAAA8;
// @63:474
  CFG4 a_addr_o_0_sqmuxa_2_4 (
	.A(s_state_Z[1]),
	.B(s_state_Z[5]),
	.C(a_addr_o_0_sqmuxa_2_2_Z),
	.D(a_addr_o_0_sqmuxa_1_5_Z),
	.Y(a_addr_o_0_sqmuxa_2_4_Z)
);
defparam a_addr_o_0_sqmuxa_2_4.INIT=16'h8000;
// @63:474
  CFG4 a_addr_o_0_sqmuxa_2_3 (
	.A(xy_virtual_index_Z[15]),
	.B(xy_virtual_index_Z[9]),
	.C(xy_virtual_index_Z[10]),
	.D(a_addr_o_0_sqmuxa_2_8_Z),
	.Y(a_addr_o_0_sqmuxa_2_3_Z)
);
defparam a_addr_o_0_sqmuxa_2_3.INIT=16'h0100;
// @63:378
  CFG4 un25_xy_true_indexlto14_2_0 (
	.A(un25_xy_true_index_i_3),
	.B(un25_xy_true_index_i_4),
	.C(xy_true_index_Z[11]),
	.D(un25_xy_true_index_i_2),
	.Y(un25_xy_true_indexlto14_2_Z)
);
defparam un25_xy_true_indexlto14_2_0.INIT=16'h0800;
// @63:425
  CFG4 a_addr_o_0_sqmuxa_1_2 (
	.A(xy_virtual_index_Z[10]),
	.B(xy_virtual_index_Z[15]),
	.C(a_addr_o_0_sqmuxa_2_8_Z),
	.D(a_addr_o_0_sqmuxa_1_5_Z),
	.Y(a_addr_o_0_sqmuxa_1_2_Z)
);
defparam a_addr_o_0_sqmuxa_1_2.INIT=16'h1000;
// @63:425
  CFG3 a_addr_o_0_sqmuxa_1_1 (
	.A(s_state_Z[1]),
	.B(un24_xy_virtual_indexlt14),
	.C(s_state_Z[5]),
	.Y(a_addr_o_0_sqmuxa_1_1_Z)
);
defparam a_addr_o_0_sqmuxa_1_1.INIT=8'h80;
// @63:572
  CFG4 a_addr_o107lto11_1_0 (
	.A(xy_true_index_Z[14]),
	.B(xy_true_index_Z[11]),
	.C(a_addr_o92lto7),
	.D(a_addr_o92lt13_2),
	.Y(a_addr_o107lto11_1_0_Z)
);
defparam a_addr_o107lto11_1_0.INIT=16'h8000;
// @63:523
  CFG4 a_addr_o92lto7_0_1 (
	.A(xy_true_index_Z[14]),
	.B(xy_true_index_Z[11]),
	.C(a_addr_o92lto7_c_Z),
	.D(a_addr_o92lt13_2),
	.Y(a_addr_o92lto7_0_1_Z)
);
defparam a_addr_o92lto7_0_1.INIT=16'h8000;
// @63:137
  CFG3 \s_state_ns_5_0_.m39_1_4  (
	.A(a_addr_o_0_sqmuxa_1_5_Z),
	.B(m39_a0),
	.C(m33_s_out),
	.Y(m39_1_4)
);
defparam \s_state_ns_5_0_.m39_1_4 .INIT=8'h20;
// @63:137
  CFG4 \s_state_ns_5_0_.m39_1_3  (
	.A(xy_virtual_index_Z[13]),
	.B(xy_virtual_index_Z[10]),
	.C(a_m8_0),
	.D(s_state_Z[1]),
	.Y(m39_1_3)
);
defparam \s_state_ns_5_0_.m39_1_3 .INIT=16'h1000;
// @63:474
  CFG4 un33_xy_true_indexlto14_3 (
	.A(a_addr_o92lto7),
	.B(un25_xy_true_index_i_4),
	.C(xy_true_index_Z[11]),
	.D(a_addr_o92lto6),
	.Y(un33_xy_true_indexlto14_3_Z)
);
defparam un33_xy_true_indexlto14_3.INIT=16'h0004;
// @63:137
  CFG4 \s_state_ns_5_0_.m65_m9_a0_3  (
	.A(xy_virtual_index_Z[5]),
	.B(m65_m9_a0_1),
	.C(xy_virtual_index_Z[4]),
	.D(xy_virtual_index_Z[3]),
	.Y(m65_m9_a0_3)
);
defparam \s_state_ns_5_0_.m65_m9_a0_3 .INIT=16'h444C;
// @63:625
  CFG4 a_addr_o122lto13_d_1 (
	.A(xy_true_index_Z[4]),
	.B(xy_true_index_Z[3]),
	.C(a_addr_o122lto2),
	.D(a_addr_o92lto13_0),
	.Y(a_addr_o122lto13_d_1_Z)
);
defparam a_addr_o122lto13_d_1.INIT=16'hFFE0;
// @63:153
  CFG3 \s_state_RNIBI43[4]  (
	.A(s_state_Z[0]),
	.B(un1_m3_0_a2_0),
	.C(s_state_Z[5]),
	.Y(N_598_i)
);
defparam \s_state_RNIBI43[4] .INIT=8'h04;
// @63:523
  CFG3 a_addr_o92lto7_d (
	.A(a_addr_o92lt5),
	.B(a_addr_o107lto6_0_Z),
	.C(a_addr_o92lto7),
	.Y(a_addr_o92lto7_d_Z)
);
defparam a_addr_o92lto7_d.INIT=8'hFE;
// @63:137
  CFG4 \s_state_ns_5_0_.m90_e_14  (
	.A(COREFIFO_C0_0_Q[1]),
	.B(COREFIFO_C0_0_Q[17]),
	.C(m90_e_14_3),
	.D(m90_e_14_4),
	.Y(m90_e_14)
);
defparam \s_state_ns_5_0_.m90_e_14 .INIT=16'h8000;
// @63:137
  CFG4 \s_state_ns_5_0_.m33  (
	.A(m33_s_out),
	.B(xy_virtual_index_Z[13]),
	.C(a_m8_0),
	.D(a_addr_o_0_sqmuxa_1_5_Z),
	.Y(N_221_mux)
);
defparam \s_state_ns_5_0_.m33 .INIT=16'h2000;
// @38:242
  CFG4 \s_state_ns_5_0_.m54_e_0  (
	.A(xy_true_index_Z[1]),
	.B(xy_true_index_Z[0]),
	.C(s_state_Z[1]),
	.D(m54_e_0_0),
	.Y(N_41_0)
);
defparam \s_state_ns_5_0_.m54_e_0 .INIT=16'h7000;
// @63:153
  CFG4 un1_s_state_14_i_a10 (
	.A(N_254_mux_1),
	.B(N_527),
	.C(s_state_Z[4]),
	.D(s_state_Z[2]),
	.Y(N_608_i)
);
defparam un1_s_state_14_i_a10.INIT=16'h0001;
// @63:153
  CFG4 un1_s_state_18_i_a10 (
	.A(s_state_Z[5]),
	.B(s_state_Z[4]),
	.C(N_534),
	.D(s_state_Z[1]),
	.Y(N_604)
);
defparam un1_s_state_18_i_a10.INIT=16'h0201;
// @63:153
  CFG4 \NoName_cnst_i_a3_2[2]  (
	.A(s_state_Z[0]),
	.B(un33_xy_true_index_i),
	.C(s_state_Z[3]),
	.D(s_state_Z[1]),
	.Y(N_951)
);
defparam \NoName_cnst_i_a3_2[2] .INIT=16'h0400;
// @63:153
  CFG4 un1_s_state_11_0_a10_3 (
	.A(s_state_Z[0]),
	.B(s_state_Z[4]),
	.C(r_N_4),
	.D(un1_s_state_11_0_a10_3_0_Z),
	.Y(N_588)
);
defparam un1_s_state_11_0_a10_3.INIT=16'h0400;
// @63:153
  CFG4 un1_buf8bits28_0_a2_1 (
	.A(s_state_Z[4]),
	.B(s_state_Z[1]),
	.C(s_state_Z[2]),
	.D(s_state_Z[0]),
	.Y(N_636)
);
defparam un1_buf8bits28_0_a2_1.INIT=16'h4080;
// @63:572
  CFG4 un1_s_state_33_5_RNO_4 (
	.A(xy_virtual_index_Z[3]),
	.B(xy_virtual_index_Z[4]),
	.C(xy_virtual_index_Z[6]),
	.D(xy_virtual_index_Z[5]),
	.Y(un1_s_state_33_5_RNO_4_Z)
);
defparam un1_s_state_33_5_RNO_4.INIT=16'hF0E0;
// @63:137
  CFG4 \s_state_ns_5_0_.m148tt_m2_0  (
	.A(xy_virtual_index_Z[3]),
	.B(xy_virtual_index_Z[4]),
	.C(xy_virtual_index_Z[6]),
	.D(xy_virtual_index_Z[5]),
	.Y(m148tt_N_6_mux)
);
defparam \s_state_ns_5_0_.m148tt_m2_0 .INIT=16'h0F1F;
// @63:137
  CFG3 a_we_o_RNO_2 (
	.A(s_state_Z[4]),
	.B(s_state_Z[3]),
	.C(N_956),
	.Y(N_1194)
);
defparam a_we_o_RNO_2.INIT=8'h40;
// @63:137
  CFG4 a_we_o_RNO_1 (
	.A(s_state_Z[3]),
	.B(s_state_Z[5]),
	.C(s_state_Z[2]),
	.D(s_state_Z[1]),
	.Y(N_1193)
);
defparam a_we_o_RNO_1.INIT=16'hC0A0;
// @63:360
  CFG2 buf8bits_1_sqmuxa_2_0_a2_0 (
	.A(N_670),
	.B(N_661),
	.Y(N_682)
);
defparam buf8bits_1_sqmuxa_2_0_a2_0.INIT=4'h8;
// @63:153
  CFG4 un1_s_state_16_0_a2_0 (
	.A(s_state_Z[3]),
	.B(s_state_Z[2]),
	.C(s_state_Z[0]),
	.D(N_956),
	.Y(N_652)
);
defparam un1_s_state_16_0_a2_0.INIT=16'h2000;
// @63:153
  CFG4 un1_s_state_12_0_a2_0 (
	.A(s_state_Z[4]),
	.B(s_state_Z[2]),
	.C(s_state_Z[0]),
	.D(N_1195_2),
	.Y(N_648)
);
defparam un1_s_state_12_0_a2_0.INIT=16'h0200;
// @63:137
  CFG3 s_state_s46_0_a10 (
	.A(s_state_Z[3]),
	.B(N_956),
	.C(N_660),
	.Y(s_state_d[17])
);
defparam s_state_s46_0_a10.INIT=8'h80;
// @63:296
  CFG4 \un16_xy_virtual_index_1.CO3  (
	.A(xy_virtual_index_Z[0]),
	.B(xy_virtual_index_Z[3]),
	.C(xy_virtual_index_Z[2]),
	.D(xy_virtual_index_Z[1]),
	.Y(N_1079)
);
defparam \un16_xy_virtual_index_1.CO3 .INIT=16'h0313;
// @63:223
  CFG4 erase_target_virtual_index10lto14 (
	.A(s_state24_14),
	.B(s_state24_13),
	.C(s_state24_12),
	.D(s_state24_11),
	.Y(erase_target_virtual_index10lt16)
);
defparam erase_target_virtual_index10lto14.INIT=16'hA888;
// @63:137
  CFG2 s_state_s0_0_a10 (
	.A(N_671),
	.B(N_534),
	.Y(s_state_d[63])
);
defparam s_state_s0_0_a10.INIT=4'h2;
// @63:153
  CFG2 un1_s_state_3_0_a10 (
	.A(N_671),
	.B(s_state_Z[2]),
	.Y(un1_s_state_3_0_a10_Z)
);
defparam un1_s_state_3_0_a10.INIT=4'h8;
// @63:137
  CFG3 s_state_s1_0_a10 (
	.A(s_state_Z[2]),
	.B(s_state_Z[0]),
	.C(N_671),
	.Y(s_state_d[62])
);
defparam s_state_s1_0_a10.INIT=8'h40;
// @63:280
  CFG3 buf8bits_1_sqmuxa_0_a2_0 (
	.A(N_642),
	.B(N_638),
	.C(N_947),
	.Y(N_653)
);
defparam buf8bits_1_sqmuxa_0_a2_0.INIT=8'h80;
// @63:153
  CFG4 \NoName_cnst_i[11]  (
	.A(s_state_Z[5]),
	.B(s_state_Z[4]),
	.C(s_state_Z[2]),
	.D(s_state_Z[3]),
	.Y(N_917)
);
defparam \NoName_cnst_i[11] .INIT=16'h5072;
// @63:153
  CFG4 un1_s_state_27_0_a10_6 (
	.A(s_state_Z[4]),
	.B(s_state_Z[2]),
	.C(s_state_Z[0]),
	.D(N_659),
	.Y(N_634)
);
defparam un1_s_state_27_0_a10_6.INIT=16'h0200;
// @63:137
  CFG3 \erase_target_virtual_index_RNO[14]  (
	.A(un4_erase_target_virtual_index_cry_7_S),
	.B(s_state_Z[0]),
	.C(s_state_Z[2]),
	.Y(N_1206_i)
);
defparam \erase_target_virtual_index_RNO[14] .INIT=8'hB0;
// @63:137
  CFG3 \erase_target_virtual_index_RNO[12]  (
	.A(un4_erase_target_virtual_index_cry_5_S),
	.B(s_state_Z[0]),
	.C(s_state_Z[2]),
	.Y(N_1225_i)
);
defparam \erase_target_virtual_index_RNO[12] .INIT=8'hB0;
// @63:137
  CFG3 \erase_target_virtual_index_RNO[10]  (
	.A(un4_erase_target_virtual_index_cry_3_S),
	.B(s_state_Z[0]),
	.C(s_state_Z[2]),
	.Y(N_1244_i)
);
defparam \erase_target_virtual_index_RNO[10] .INIT=8'hB0;
// @63:137
  CFG3 \erase_target_virtual_index_RNO[9]  (
	.A(un4_erase_target_virtual_index_cry_2_S),
	.B(s_state_Z[0]),
	.C(s_state_Z[2]),
	.Y(N_1254_i)
);
defparam \erase_target_virtual_index_RNO[9] .INIT=8'hB0;
// @63:137
  CFG3 \erase_target_virtual_index_RNO[8]  (
	.A(un4_erase_target_virtual_index_cry_1_S),
	.B(s_state_Z[2]),
	.C(s_state_Z[0]),
	.Y(N_1264_i)
);
defparam \erase_target_virtual_index_RNO[8] .INIT=8'h8C;
// @63:137
  CFG3 \erase_target_virtual_index_RNO[7]  (
	.A(xy_virtual_index_Z[7]),
	.B(s_state_Z[2]),
	.C(s_state_Z[0]),
	.Y(N_1274_i)
);
defparam \erase_target_virtual_index_RNO[7] .INIT=8'h4C;
// @63:137
  CFG3 \erase_target_virtual_index_RNO[6]  (
	.A(xy_virtual_index_Z[6]),
	.B(s_state_Z[2]),
	.C(s_state_Z[0]),
	.Y(N_1284_i)
);
defparam \erase_target_virtual_index_RNO[6] .INIT=8'h8C;
// @63:137
  CFG3 \erase_target_virtual_index_RNO[5]  (
	.A(xy_virtual_index_Z[5]),
	.B(s_state_Z[2]),
	.C(s_state_Z[0]),
	.Y(N_1294_i)
);
defparam \erase_target_virtual_index_RNO[5] .INIT=8'h8C;
// @63:137
  CFG3 \erase_target_virtual_index_RNO[4]  (
	.A(xy_virtual_index_Z[4]),
	.B(s_state_Z[2]),
	.C(s_state_Z[0]),
	.Y(N_1304_i)
);
defparam \erase_target_virtual_index_RNO[4] .INIT=8'h8C;
// @63:137
  CFG3 \erase_target_virtual_index_RNO[3]  (
	.A(xy_virtual_index_Z[3]),
	.B(s_state_Z[2]),
	.C(s_state_Z[0]),
	.Y(N_1314_i)
);
defparam \erase_target_virtual_index_RNO[3] .INIT=8'h8C;
// @63:137
  CFG3 \erase_target_virtual_index_RNO[2]  (
	.A(xy_virtual_index_Z[2]),
	.B(s_state_Z[2]),
	.C(s_state_Z[0]),
	.Y(N_1324_i)
);
defparam \erase_target_virtual_index_RNO[2] .INIT=8'h8C;
// @63:137
  CFG3 \erase_target_virtual_index_RNO[1]  (
	.A(xy_virtual_index_Z[1]),
	.B(s_state_Z[2]),
	.C(s_state_Z[0]),
	.Y(N_1334_i)
);
defparam \erase_target_virtual_index_RNO[1] .INIT=8'h8C;
// @63:137
  CFG3 \erase_target_virtual_index_RNO[0]  (
	.A(xy_virtual_index_Z[0]),
	.B(s_state_Z[2]),
	.C(s_state_Z[0]),
	.Y(N_1344_i)
);
defparam \erase_target_virtual_index_RNO[0] .INIT=8'h8C;
// @63:137
  CFG3 \erase_target_virtual_index_RNO[17]  (
	.A(s_state_Z[0]),
	.B(un4_erase_target_virtual_index_cry_10_S),
	.C(s_state_Z[2]),
	.Y(N_1372_i)
);
defparam \erase_target_virtual_index_RNO[17] .INIT=8'hD0;
// @63:153
  CFG4 \buf8bits_33_15[6]  (
	.A(xy_true_index_Z[0]),
	.B(xy_true_index_Z[1]),
	.C(buf8bits_Z[6]),
	.D(xy_true_index_Z[2]),
	.Y(N_1016)
);
defparam \buf8bits_33_15[6] .INIT=16'hFFF8;
// @63:153
  CFG4 \un1_s_state_35_1[1]  (
	.A(un25_xy_true_index_i),
	.B(N_951),
	.C(s_state_Z[5]),
	.D(s_state_Z[3]),
	.Y(un1_s_state_35_1_Z[1])
);
defparam \un1_s_state_35_1[1] .INIT=16'h3133;
// @63:625
  CFG4 a_addr_o_0_sqmuxa_5_0 (
	.A(xy_virtual_index_Z[17]),
	.B(s_state_Z[3]),
	.C(N_956),
	.D(N_661),
	.Y(a_addr_o_0_sqmuxa_5_0_Z)
);
defparam a_addr_o_0_sqmuxa_5_0.INIT=16'h2000;
// @63:153
  CFG4 un1_s_state_27_0_1 (
	.A(s_state_Z[0]),
	.B(N_947),
	.C(N_956),
	.D(N_634),
	.Y(un1_s_state_27_0_1_Z)
);
defparam un1_s_state_27_0_1.INIT=16'hFF40;
// @63:572
  CFG2 un1_s_state_33_5_RNO (
	.A(s_state_d[17]),
	.B(xy_virtual_index_Z[17]),
	.Y(a_addr_o_0_sqmuxa_8_0)
);
defparam un1_s_state_33_5_RNO.INIT=4'h8;
// @63:153
  CFG3 un1_s_state_18_i_1 (
	.A(N_661),
	.B(s_state_d[17]),
	.C(N_1195_2),
	.Y(un1_s_state_18_i_1_Z)
);
defparam un1_s_state_18_i_1.INIT=8'hEC;
// @63:153
  CFG4 un1_s_state_18_i_0 (
	.A(N_947),
	.B(s_state_Z[0]),
	.C(N_604),
	.D(N_527),
	.Y(un1_s_state_18_i_0_Z)
);
defparam un1_s_state_18_i_0.INIT=16'hF0F2;
// @63:153
  CFG4 un1_s_state_11_0_0 (
	.A(un1_s_state_11_0_a10_1_1_Z),
	.B(N_588),
	.C(s_state_Z[4]),
	.D(s_state_Z[0]),
	.Y(un1_s_state_11_0_0_Z)
);
defparam un1_s_state_11_0_0.INIT=16'hECCE;
// @63:378
  CFG4 a_addr_o_0_sqmuxa_4 (
	.A(a_addr_o_0_sqmuxa_1_4_Z),
	.B(a_addr_o_0_sqmuxa_2_8_Z),
	.C(N_660),
	.D(N_527),
	.Y(a_addr_o_0_sqmuxa_4_0)
);
defparam a_addr_o_0_sqmuxa_4.INIT=16'h0080;
// @63:625
  CFG4 a_addr_o122lto13_1_1 (
	.A(a_addr_o92lto14_Z),
	.B(a_addr_o122lto11_2_Z),
	.C(a_addr_o92lt13_2),
	.D(a_addr_o92lto13_0),
	.Y(a_addr_o122lto13_1_1_Z)
);
defparam a_addr_o122lto13_1_1.INIT=16'hAA80;
// @63:137
  CFG4 \s_state_ns_5_0_.m106_m10_0_a3  (
	.A(un28_xy_virtual_indexlt14),
	.B(m101_0),
	.C(N_221_mux),
	.D(N_254_mux_1),
	.Y(m106_N_8)
);
defparam \s_state_ns_5_0_.m106_m10_0_a3 .INIT=16'h8000;
// @63:523
  CFG3 a_addr_o_0_sqmuxa_3_1_1_tz_0 (
	.A(a_addr_o_0_sqmuxa_3_1_0_1_tz_c_Z),
	.B(a_addr_o_0_sqmuxa_3_1_0_1_tz_d_Z),
	.C(s_state85lto13_0),
	.Y(a_addr_o_0_sqmuxa_3_1_0_1)
);
defparam a_addr_o_0_sqmuxa_3_1_1_tz_0.INIT=8'hFE;
// @63:153
  CFG4 un1_s_state_12_0_a2_1 (
	.A(s_state_Z[4]),
	.B(s_state_Z[2]),
	.C(s_state_Z[0]),
	.D(N_520),
	.Y(N_649)
);
defparam un1_s_state_12_0_a2_1.INIT=16'h8400;
// @63:425
  CFG4 un29_xy_true_indexlto14 (
	.A(un1_xy_true_index_5lt17),
	.B(un29_xy_true_indexlto14_1_Z),
	.C(un29_xy_true_indexlto14_3),
	.D(un29_xy_true_indexlt14),
	.Y(un29_xy_true_index_i)
);
defparam un29_xy_true_indexlto14.INIT=16'h8000;
// @63:153
  CFG4 \a_addr_o_36_sn.m14  (
	.A(un29_xy_true_indexlto14_3),
	.B(a_addr_o107lto6_0_Z),
	.C(m14_2),
	.D(m14_3),
	.Y(N_34_mux)
);
defparam \a_addr_o_36_sn.m14 .INIT=16'h2000;
// @63:335
  CFG3 s_state48 (
	.A(m49_3),
	.B(s_state48_1_Z),
	.C(m49_2),
	.Y(s_state48_Z)
);
defparam s_state48.INIT=8'hEC;
// @63:572
  CFG4 a_addr_o107lto6 (
	.A(a_addr_o92lto6),
	.B(a_addr_o107lto3),
	.C(a_addr_o107lto6_0_Z),
	.D(a_addr_o107lt3),
	.Y(a_addr_o107lt11)
);
defparam a_addr_o107lto6.INIT=16'hFEFA;
// @63:474
  CFG4 un33_xy_true_indexlto14 (
	.A(un25_xy_true_index_i_2),
	.B(un25_xy_true_index_i_3),
	.C(un33_xy_true_indexlt14),
	.D(un33_xy_true_indexlto14_3_Z),
	.Y(un33_xy_true_index_i)
);
defparam un33_xy_true_indexlto14.INIT=16'h8000;
// @63:153
  CFG3 buf8bits_1_sqmuxa_2_0_a2_0_RNII449 (
	.A(xy_true_index_Z[1]),
	.B(N_682),
	.C(xy_true_index_Z[0]),
	.Y(buf8bits_33_sn_N_13)
);
defparam buf8bits_1_sqmuxa_2_0_a2_0_RNII449.INIT=8'h08;
// @63:137
  CFG4 \s_state_ns_5_0_.m148_m1_e  (
	.A(xy_virtual_index_Z[9]),
	.B(m148tt_N_6_mux),
	.C(xy_virtual_index_Z[8]),
	.D(xy_virtual_index_Z[7]),
	.Y(m148_m1_e)
);
defparam \s_state_ns_5_0_.m148_m1_e .INIT=16'h0004;
// @63:137
  CFG4 \s_state_ns_5_0_.m65_m9_a0  (
	.A(xy_virtual_index_Z[8]),
	.B(xy_virtual_index_Z[7]),
	.C(m65_m9_a0_3),
	.D(a_m8_0),
	.Y(m65_m9_a0)
);
defparam \s_state_ns_5_0_.m65_m9_a0 .INIT=16'h1000;
// @63:572
  CFG4 un1_s_state_33_5_RNO_2 (
	.A(xy_virtual_index_Z[11]),
	.B(xy_virtual_index_Z[7]),
	.C(a_m7_0_a5_1_2),
	.D(un1_s_state_33_5_RNO_4_Z),
	.Y(a_N_6)
);
defparam un1_s_state_33_5_RNO_2.INIT=16'h0010;
// @63:153
  CFG3 un1_s_state_7_0_o2_RNIFTLL (
	.A(N_521),
	.B(N_638),
	.C(N_642),
	.Y(s_state_d_i[57])
);
defparam un1_s_state_7_0_o2_RNIFTLL.INIT=8'hBF;
// @63:153
  CFG4 un1_buf8bits28_0_a2_2 (
	.A(s_state_Z[0]),
	.B(un1_buf8bits28_0_a2_2_0),
	.C(s_state_Z[4]),
	.D(s_state_Z[3]),
	.Y(N_637)
);
defparam un1_buf8bits28_0_a2_2.INIT=16'h0480;
// @63:617
  CFG4 s_state106lto7 (
	.A(xy_virtual_index_Z[10]),
	.B(xy_virtual_index_Z[9]),
	.C(s_state106lt5),
	.D(s_state106lto5_0_Z),
	.Y(s_state106lt8)
);
defparam s_state106lto7.INIT=16'h8880;
// @63:153
  CFG4 \next_erase_true_index_3_iv[4]  (
	.A(s_state_d_i[61]),
	.B(un1_next_erase_true_index_1_sqmuxa_Z),
	.C(next_index_base_net_0[4]),
	.D(un1_next_erase_true_index_1_cry_1_S),
	.Y(next_erase_true_index_3[4])
);
defparam \next_erase_true_index_3_iv[4] .INIT=16'hECA0;
// @63:153
  CFG4 \next_erase_true_index_3_iv[5]  (
	.A(s_state_d_i[61]),
	.B(un1_next_erase_true_index_1_sqmuxa_Z),
	.C(next_index_base_net_0[5]),
	.D(un1_next_erase_true_index_1_cry_2_S),
	.Y(next_erase_true_index_3[5])
);
defparam \next_erase_true_index_3_iv[5] .INIT=16'hECA0;
// @63:153
  CFG4 \next_erase_true_index_3_iv[6]  (
	.A(s_state_d_i[61]),
	.B(un1_next_erase_true_index_1_sqmuxa_Z),
	.C(next_index_base_net_0[6]),
	.D(un1_next_erase_true_index_1_cry_3_S),
	.Y(next_erase_true_index_3[6])
);
defparam \next_erase_true_index_3_iv[6] .INIT=16'hECA0;
// @63:153
  CFG4 \next_erase_true_index_3_iv[7]  (
	.A(s_state_d_i[61]),
	.B(un1_next_erase_true_index_1_sqmuxa_Z),
	.C(next_index_base_net_0[7]),
	.D(un1_next_erase_true_index_1_cry_4_S),
	.Y(next_erase_true_index_3[7])
);
defparam \next_erase_true_index_3_iv[7] .INIT=16'hECA0;
// @63:153
  CFG4 \next_erase_true_index_3_iv[8]  (
	.A(s_state_d_i[61]),
	.B(un1_next_erase_true_index_1_sqmuxa_Z),
	.C(next_index_base_net_0[8]),
	.D(un1_next_erase_true_index_1_cry_5_S),
	.Y(next_erase_true_index_3[8])
);
defparam \next_erase_true_index_3_iv[8] .INIT=16'hECA0;
// @63:153
  CFG4 \next_erase_true_index_3_iv[10]  (
	.A(s_state_d_i[61]),
	.B(un1_next_erase_true_index_1_sqmuxa_Z),
	.C(next_index_base_net_0[10]),
	.D(un1_next_erase_true_index_1_cry_7_S),
	.Y(next_erase_true_index_3[10])
);
defparam \next_erase_true_index_3_iv[10] .INIT=16'hECA0;
// @63:153
  CFG4 \next_erase_true_index_3_iv[12]  (
	.A(s_state_d_i[61]),
	.B(un1_next_erase_true_index_1_sqmuxa_Z),
	.C(next_index_base_net_0[12]),
	.D(un1_next_erase_true_index_1_cry_9_S),
	.Y(next_erase_true_index_3[12])
);
defparam \next_erase_true_index_3_iv[12] .INIT=16'hECA0;
// @63:153
  CFG4 \next_erase_true_index_3_iv[14]  (
	.A(s_state_d_i[61]),
	.B(un1_next_erase_true_index_1_sqmuxa_Z),
	.C(next_index_base_net_0[14]),
	.D(un1_next_erase_true_index_1_cry_11_S),
	.Y(next_erase_true_index_3[14])
);
defparam \next_erase_true_index_3_iv[14] .INIT=16'hECA0;
// @63:153
  CFG4 \next_erase_true_index_3_iv[16]  (
	.A(s_state_d_i[61]),
	.B(un1_next_erase_true_index_1_sqmuxa_Z),
	.C(next_index_base_net_0[16]),
	.D(un1_next_erase_true_index_1_cry_13_S),
	.Y(next_erase_true_index_3[16])
);
defparam \next_erase_true_index_3_iv[16] .INIT=16'hECA0;
// @63:153
  CFG4 \next_erase_true_index_3_iv[17]  (
	.A(s_state_d_i[61]),
	.B(un1_next_erase_true_index_1_sqmuxa_Z),
	.C(next_index_base_net_0[17]),
	.D(un1_next_erase_true_index_1_s_14_S),
	.Y(next_erase_true_index_3[17])
);
defparam \next_erase_true_index_3_iv[17] .INIT=16'hECA0;
// @63:374
  CFG3 un20_xy_virtual_indexlto7 (
	.A(xy_virtual_index_Z[10]),
	.B(un20_xy_virtual_indexlt6),
	.C(xy_virtual_index_Z[9]),
	.Y(un20_xy_virtual_indexlt14)
);
defparam un20_xy_virtual_indexlto7.INIT=8'h5D;
// @63:153
  CFG3 un1_s_state_16_0_a2_2 (
	.A(s_state_Z[4]),
	.B(N_642),
	.C(N_520),
	.Y(N_655)
);
defparam un1_s_state_16_0_a2_2.INIT=8'h80;
// @63:296
  CFG4 un12_xy_virtual_index (
	.A(x_Z[8]),
	.B(x_Z[5]),
	.C(m112_3),
	.D(N_1079),
	.Y(un12_xy_virtual_index_Z)
);
defparam un12_xy_virtual_index.INIT=16'hFF20;
// @63:153
  CFG2 \a_addr_o_36_m1[0]  (
	.A(un1_next_erase_true_index_1_s_0_756_Y),
	.B(next_erase_true_index_Z[3]),
	.Y(a_addr_o_36_m1_Z[0])
);
defparam \a_addr_o_36_m1[0] .INIT=4'hD;
// @63:625
  CFG4 a_addr_o_2_sqmuxa_5 (
	.A(N_956),
	.B(s_state_Z[3]),
	.C(a_addr_o122),
	.D(N_661),
	.Y(a_addr_o_2_sqmuxa_5_Z)
);
defparam a_addr_o_2_sqmuxa_5.INIT=16'h0200;
// @63:153
  CFG3 un1_s_state_11_0_o2_1 (
	.A(s_state_Z[4]),
	.B(N_642),
	.C(N_598_i),
	.Y(N_548)
);
defparam un1_s_state_11_0_o2_1.INIT=8'hF8;
// @63:153
  CFG4 un1_s_state_24 (
	.A(un1_xy_true_index_5lto20_1_Z),
	.B(a_addr_o92lto14_Z),
	.C(un1_xy_true_index_5lt17),
	.D(N_684),
	.Y(un1_s_state_24_Z)
);
defparam un1_s_state_24.INIT=16'hA2FF;
// @63:153
  CFG4 un1_s_state_18_i_o2 (
	.A(N_527),
	.B(N_956),
	.C(s_state_Z[2]),
	.D(N_521),
	.Y(N_523)
);
defparam un1_s_state_18_i_o2.INIT=16'h05C0;
// @63:153
  CFG4 \next_erase_true_index_3_iv[15]  (
	.A(s_state_d_i[61]),
	.B(un1_next_erase_true_index_1_sqmuxa_Z),
	.C(next_index_base_net_0[15]),
	.D(un1_next_erase_true_index_1_cry_12_S),
	.Y(next_erase_true_index_3[15])
);
defparam \next_erase_true_index_3_iv[15] .INIT=16'hECA0;
// @63:153
  CFG4 \next_erase_true_index_3_iv[13]  (
	.A(s_state_d_i[61]),
	.B(un1_next_erase_true_index_1_sqmuxa_Z),
	.C(next_index_base_net_0[13]),
	.D(un1_next_erase_true_index_1_cry_10_S),
	.Y(next_erase_true_index_3[13])
);
defparam \next_erase_true_index_3_iv[13] .INIT=16'hECA0;
// @63:153
  CFG4 \next_erase_true_index_3_iv[11]  (
	.A(s_state_d_i[61]),
	.B(un1_next_erase_true_index_1_sqmuxa_Z),
	.C(next_index_base_net_0[11]),
	.D(un1_next_erase_true_index_1_cry_8_S),
	.Y(next_erase_true_index_3[11])
);
defparam \next_erase_true_index_3_iv[11] .INIT=16'hECA0;
// @63:153
  CFG4 \next_erase_true_index_3_iv[9]  (
	.A(s_state_d_i[61]),
	.B(un1_next_erase_true_index_1_sqmuxa_Z),
	.C(next_index_base_net_0[9]),
	.D(un1_next_erase_true_index_1_cry_6_S),
	.Y(next_erase_true_index_3[9])
);
defparam \next_erase_true_index_3_iv[9] .INIT=16'hECA0;
// @63:153
  CFG4 \next_erase_true_index_3_iv[3]  (
	.A(s_state_d_i[61]),
	.B(un1_next_erase_true_index_1_sqmuxa_Z),
	.C(next_index_base_net_0[3]),
	.D(un1_next_erase_true_index_1_cry_0_S),
	.Y(next_erase_true_index_3[3])
);
defparam \next_erase_true_index_3_iv[3] .INIT=16'hECA0;
// @63:153
  CFG3 un1_s_state_27_0_a2_3 (
	.A(xy_true_index_Z[2]),
	.B(s_state_Z[3]),
	.C(N_660),
	.Y(N_672)
);
defparam un1_s_state_27_0_a2_3.INIT=8'h20;
// @63:137
  CFG4 \s_state_ns_5_0_.m192_m4  (
	.A(xy_virtual_index_Z[9]),
	.B(xy_virtual_index_Z[10]),
	.C(s_state_Z[1]),
	.D(m192tt_N_5_mux),
	.Y(m192_N_5)
);
defparam \s_state_ns_5_0_.m192_m4 .INIT=16'h7030;
// @63:137
  CFG4 \s_state_ns_5_0_.m18  (
	.A(xy_virtual_index_Z[17]),
	.B(xy_virtual_index_Z[14]),
	.C(N_17),
	.D(a_m8_0),
	.Y(N_19)
);
defparam \s_state_ns_5_0_.m18 .INIT=16'h082A;
// @38:242
  CFG4 \s_state_ns_5_0_.m54  (
	.A(m49_3),
	.B(N_41_0),
	.C(m49_2),
	.D(s_state_Z[1]),
	.Y(N_41_mux)
);
defparam \s_state_ns_5_0_.m54 .INIT=16'h4C7F;
// @63:153
  CFG4 un1_s_state_27_0_3 (
	.A(N_670),
	.B(un1_s_state_27_0_1_Z),
	.C(un1_s_state_27_0_a10_0),
	.D(N_630),
	.Y(un1_s_state_27_0_3_Z)
);
defparam un1_s_state_27_0_3.INIT=16'hFFEC;
// @63:153
  CFG4 un1_s_state_16_0_1_1 (
	.A(N_652),
	.B(N_671),
	.C(s_state_Z[2]),
	.D(N_651),
	.Y(un1_s_state_16_0_1_1_Z)
);
defparam un1_s_state_16_0_1_1.INIT=16'hFFAE;
// @63:153
  CFG3 un1_s_state_11_0_1 (
	.A(N_678),
	.B(N_521),
	.C(un1_s_state_11_0_0_Z),
	.Y(un1_s_state_11_0_1_Z)
);
defparam un1_s_state_11_0_1.INIT=8'hF2;
// @63:137
  CFG4 \s_state_ns_5_0_.m28_0  (
	.A(a_addr_o_0_sqmuxa_3_1_0_1_tz_d_Z),
	.B(s_state85lto13_0),
	.C(s_state_Z[1]),
	.D(a_addr_o_0_sqmuxa_3_1_0_1_tz_c_Z),
	.Y(m28_0)
);
defparam \s_state_ns_5_0_.m28_0 .INIT=16'h0F0E;
// @63:137
  CFG4 \s_state_ns_5_0_.m65_m9_0_2  (
	.A(xy_virtual_index_Z[17]),
	.B(s_state_Z[1]),
	.C(N_17),
	.D(m65_m9_a0),
	.Y(m65_m9_0_2)
);
defparam \s_state_ns_5_0_.m65_m9_0_2 .INIT=16'h0002;
// @63:153
  CFG2 \a_addr_o_36_sn.m21_0_0  (
	.A(N_34_mux),
	.B(un25_xy_true_index_i_4),
	.Y(m21_0)
);
defparam \a_addr_o_36_sn.m21_0_0 .INIT=4'h8;
// @63:137
  CFG4 \s_state_ns_5_0_.m91_m3_0_a2  (
	.A(m90_e_12),
	.B(m90_e_14),
	.C(m91_m3_0_a2_0),
	.D(m90_e_9),
	.Y(N_92)
);
defparam \s_state_ns_5_0_.m91_m3_0_a2 .INIT=16'h8000;
// @63:625
  CFG4 a_addr_o122lto13_1 (
	.A(a_addr_o107lto6_0_Z),
	.B(a_addr_o107lto3),
	.C(a_addr_o122lto13_1_1_Z),
	.D(a_addr_o122lto13_d_1_Z),
	.Y(a_addr_o122)
);
defparam a_addr_o122lto13_1.INIT=16'hF0E0;
// @63:378
  CFG4 un25_xy_true_indexlto14 (
	.A(a_addr_o92lto6),
	.B(a_addr_o92lto7),
	.C(un25_xy_true_indexlt6),
	.D(un25_xy_true_indexlto14_2_Z),
	.Y(un25_xy_true_index_i)
);
defparam un25_xy_true_indexlto14.INIT=16'h7300;
// @63:425
  CFG4 a_addr_o_0_sqmuxa_1 (
	.A(a_addr_o_0_sqmuxa_1_2_Z),
	.B(a_addr_o_0_sqmuxa_1_1_Z),
	.C(N_534),
	.D(N_947),
	.Y(a_addr_o_0_sqmuxa_1_Z)
);
defparam a_addr_o_0_sqmuxa_1.INIT=16'h0800;
// @63:153
  CFG4 \buf8bits_33_18_d[6]  (
	.A(xy_true_index_Z[1]),
	.B(buf8bits_Z[6]),
	.C(N_653),
	.D(N_1016),
	.Y(buf8bits_33_18_d_Z[6])
);
defparam \buf8bits_33_18_d[6] .INIT=16'hFE0E;
// @63:153
  CFG4 \buf8bits_33_18_d[1]  (
	.A(xy_true_index_Z[2]),
	.B(buf8bits_Z[1]),
	.C(N_653),
	.D(N_991),
	.Y(buf8bits_33_18_d_Z[1])
);
defparam \buf8bits_33_18_d[1] .INIT=16'hFD5D;
// @63:137
  CFG4 \s_state_ns_5_0_.m19_m4  (
	.A(xy_virtual_index_Z[17]),
	.B(xy_virtual_index_Z[14]),
	.C(m19_m1_e),
	.D(a_m8_0),
	.Y(m19_m4)
);
defparam \s_state_ns_5_0_.m19_m4 .INIT=16'h08AA;
// @63:339
  CFG4 a_addr_o_0_sqmuxa_7 (
	.A(s_state48_Z),
	.B(s_state_Z[3]),
	.C(N_660),
	.D(N_527),
	.Y(a_addr_o_0_sqmuxa_7_Z)
);
defparam a_addr_o_0_sqmuxa_7.INIT=16'h0020;
// @63:223
  CFG4 erase_target_virtual_index10lto17 (
	.A(s_state24_17),
	.B(s_state24_16),
	.C(s_state24_15),
	.D(erase_target_virtual_index10lt16),
	.Y(erase_target_virtual_index10lt19)
);
defparam erase_target_virtual_index10lto17.INIT=16'hAAA8;
// @63:321
  CFG4 buf8bits_2_sqmuxa_0_a2 (
	.A(s_state_Z[3]),
	.B(xy_true_index_Z[2]),
	.C(N_660),
	.D(N_638),
	.Y(N_683)
);
defparam buf8bits_2_sqmuxa_0_a2.INIT=16'h4000;
// @63:137
  CFG4 \s_state_ns_5_0_.m40  (
	.A(s_state_Z[2]),
	.B(s_state_Z[1]),
	.C(m39_1_3),
	.D(m39_1_4),
	.Y(N_41)
);
defparam \s_state_ns_5_0_.m40 .INIT=16'h2777;
// @38:242
  CFG4 \buf8bits_33_RNO[5]  (
	.A(xy_true_index_Z[1]),
	.B(N_682),
	.C(buf8bits_Z[5]),
	.D(xy_true_index_Z[0]),
	.Y(N_43_mux)
);
defparam \buf8bits_33_RNO[5] .INIT=16'hF0F4;
// @63:153
  CFG3 \buf8bits_33_16[7]  (
	.A(xy_true_index_Z[1]),
	.B(N_682),
	.C(buf8bits_Z[7]),
	.Y(N_1024)
);
defparam \buf8bits_33_16[7] .INIT=8'hF4;
// @63:153
  CFG3 \buf8bits_33_16[6]  (
	.A(xy_true_index_Z[1]),
	.B(N_682),
	.C(buf8bits_Z[6]),
	.Y(N_1023)
);
defparam \buf8bits_33_16[6] .INIT=8'hF4;
// @63:137
  CFG2 \s_state_ns_5_0_.N_240_mux_i  (
	.A(N_11),
	.B(un12_xy_virtual_index_Z),
	.Y(N_240_mux_i)
);
defparam \s_state_ns_5_0_.N_240_mux_i .INIT=4'hE;
// @63:153
  CFG4 un1_s_state_33_1 (
	.A(un12_xy_virtual_index_Z),
	.B(un20_xy_virtual_indexlt14),
	.C(s_state_d[39]),
	.D(a_addr_o_0_sqmuxa_4_0),
	.Y(un1_s_state_33_1_Z)
);
defparam un1_s_state_33_1.INIT=16'hECA0;
// @63:153
  CFG4 un1_s_state_33_0 (
	.A(a_addr_o_0_sqmuxa_2_3_Z),
	.B(un28_xy_virtual_indexlt14),
	.C(a_addr_o_0_sqmuxa_1_Z),
	.D(a_addr_o_0_sqmuxa_2_4_Z),
	.Y(un1_s_state_33_0_Z)
);
defparam un1_s_state_33_0.INIT=16'hF8F0;
// @63:153
  CFG4 un1_s_state_27_0_6 (
	.A(N_529),
	.B(s_state_Z[1]),
	.C(un1_s_state_27_0_4_Z),
	.D(N_672),
	.Y(un1_s_state_27_0_6_Z)
);
defparam un1_s_state_27_0_6.INIT=16'hF2F0;
// @63:137
  CFG4 a_we_o_RNO (
	.A(N_1195),
	.B(N_1193),
	.C(un1_next_erase_true_index_1_s_0_756_Y),
	.D(N_1194),
	.Y(N_1183)
);
defparam a_we_o_RNO.INIT=16'hFFFE;
// @63:153
  CFG4 \a_addr_o_36_sn.m21  (
	.A(m21_0),
	.B(N_660),
	.C(s_state_Z[3]),
	.D(N_527),
	.Y(N_38_mux)
);
defparam \a_addr_o_36_sn.m21 .INIT=16'h0008;
// @63:523
  CFG4 a_addr_o_0_sqmuxa_3 (
	.A(N_642),
	.B(a_addr_o_0_sqmuxa_3_1_0_1),
	.C(a_addr_o_0_sqmuxa_3_1_1_2_Z),
	.D(a_addr_o_0_sqmuxa_3_0_0_Z),
	.Y(a_addr_o_0_sqmuxa_3_Z)
);
defparam a_addr_o_0_sqmuxa_3.INIT=16'h8000;
// @63:153
  CFG4 un1_s_state_18_i (
	.A(N_523),
	.B(s_state_Z[0]),
	.C(un1_s_state_18_i_1_Z),
	.D(un1_s_state_18_i_0_Z),
	.Y(N_489)
);
defparam un1_s_state_18_i.INIT=16'hFFF8;
// @63:153
  CFG3 un1_s_state_11_0 (
	.A(N_548),
	.B(N_527),
	.C(un1_s_state_11_0_1_Z),
	.Y(un1_s_state_11)
);
defparam un1_s_state_11_0.INIT=8'hF2;
// @63:137
  CFG4 \s_state_ns_5_0_.m65_m9_0  (
	.A(m65_m9_a1_1),
	.B(xy_virtual_index_Z[14]),
	.C(m65_m9_0_2),
	.D(a_m8_0),
	.Y(N_66)
);
defparam \s_state_ns_5_0_.m65_m9_0 .INIT=16'h40F0;
// @63:523
  CFG4 a_addr_o92lto14 (
	.A(a_addr_o92lto14_Z),
	.B(a_addr_o92lto13_0),
	.C(a_addr_o92lto7_d_Z),
	.D(a_addr_o92lto7_0_1_Z),
	.Y(a_addr_o92)
);
defparam a_addr_o92lto14.INIT=16'hA888;
// @63:137
  CFG4 \s_state_ns_5_0_.m126  (
	.A(s_state_Z[1]),
	.B(m90_e_12),
	.C(m90_e_0),
	.D(m90_e_14),
	.Y(N_127)
);
defparam \s_state_ns_5_0_.m126 .INIT=16'h2AAA;
// @37:157
  CFG4 un1_s_state_12_0_a2_0_RNI4ASJ (
	.A(N_678),
	.B(N_649),
	.C(N_947),
	.D(N_648),
	.Y(un1_s_state_12_0_a2_0_RNI4ASJ_Z)
);
defparam un1_s_state_12_0_a2_0_RNI4ASJ.INIT=16'h0013;
// @63:137
  CFG4 \s_state_ns_5_0_.m56  (
	.A(s_state_Z[2]),
	.B(s_state_Z[1]),
	.C(N_41_mux),
	.D(s_state_Z[0]),
	.Y(N_57)
);
defparam \s_state_ns_5_0_.m56 .INIT=16'h7244;
// @63:137
  CFG4 \s_state_ns_5_0_.m148_m5_i_m2  (
	.A(xy_virtual_index_Z[10]),
	.B(m148_m1_e),
	.C(m19_m4),
	.D(N_19),
	.Y(m148_N_6)
);
defparam \s_state_ns_5_0_.m148_m5_i_m2 .INIT=16'h0D2F;
// @63:137
  CFG4 \s_state_ns_5_0_.m94  (
	.A(s_state24),
	.B(s_state_Z[1]),
	.C(N_92),
	.D(s_state_Z[2]),
	.Y(i53_mux)
);
defparam \s_state_ns_5_0_.m94 .INIT=16'h440F;
// @63:153
  CFG4 \buf8bits_33_16[2]  (
	.A(xy_true_index_Z[1]),
	.B(N_683),
	.C(buf8bits_Z[2]),
	.D(xy_true_index_Z[0]),
	.Y(N_1020)
);
defparam \buf8bits_33_16[2] .INIT=16'hF8F2;
// @63:137
  CFG4 \s_state_ns_5_0_.m140  (
	.A(s_state_Z[0]),
	.B(un12_xy_virtual_index_Z),
	.C(s_state_Z[1]),
	.D(s_state_Z[2]),
	.Y(N_141)
);
defparam \s_state_ns_5_0_.m140 .INIT=16'h5B50;
// @63:153
  CFG2 un1_s_state_33_2 (
	.A(un1_s_state_33_0_Z),
	.B(a_addr_o_0_sqmuxa_7_Z),
	.Y(un1_s_state_33_2_Z)
);
defparam un1_s_state_33_2.INIT=4'hE;
// @63:153
  CFG4 un1_s_state_16_0_1 (
	.A(s_state_Z[0]),
	.B(N_523),
	.C(un1_s_state_16_0_1_1_Z),
	.D(N_655),
	.Y(un1_s_state_16_1)
);
defparam un1_s_state_16_0_1.INIT=16'hFFF8;
// @63:153
  CFG4 \un1_s_state_35[1]  (
	.A(un1_s_state_35_0_Z[1]),
	.B(N_954),
	.C(un1_s_state_35_1_Z[1]),
	.D(un1_s_state_28_i),
	.Y(un1_s_state_35_Z[1])
);
defparam \un1_s_state_35[1] .INIT=16'h2000;
// @63:153
  CFG4 un1_s_state_27_0 (
	.A(N_527),
	.B(N_548),
	.C(un1_s_state_27_0_3_Z),
	.D(un1_s_state_27_0_6_Z),
	.Y(un1_s_state_27_0_Z)
);
defparam un1_s_state_27_0.INIT=16'hFFF4;
// @63:153
  CFG4 un1_buf8bits28_0_a2_1_RNILV0E (
	.A(buf8bits_33_sn_m16_2_tz),
	.B(s_state_Z[5]),
	.C(N_637),
	.D(N_636),
	.Y(buf8bits_33_sn_m16_2)
);
defparam un1_buf8bits28_0_a2_1_RNILV0E.INIT=16'hBBBF;
// @63:137
  CFG4 \s_state_ns_5_0_.m42_d_0  (
	.A(s_state_Z[3]),
	.B(s_state_Z[0]),
	.C(N_247),
	.D(N_41),
	.Y(m42_d_0)
);
defparam \s_state_ns_5_0_.m42_d_0 .INIT=16'hF2D0;
// @63:137
  CFG4 \s_state_ns_5_0_.m192_m6  (
	.A(s_state_Z[1]),
	.B(s_state_Z[0]),
	.C(m192_N_5),
	.D(N_221_mux),
	.Y(m192_m6)
);
defparam \s_state_ns_5_0_.m192_m6 .INIT=16'hD111;
// @63:617
  CFG4 s_state106lto10 (
	.A(xy_virtual_index_Z[13]),
	.B(s_state106lt8),
	.C(xy_virtual_index_Z[12]),
	.D(xy_virtual_index_Z[11]),
	.Y(s_state106lt11)
);
defparam s_state106lto10.INIT=16'hFAEA;
// @63:572
  CFG4 a_addr_o107lto14 (
	.A(a_addr_o92lto14_Z),
	.B(a_addr_o92lto13_0),
	.C(a_addr_o107lto11_1_0_Z),
	.D(a_addr_o107lt11),
	.Y(a_addr_o107)
);
defparam a_addr_o107lto14.INIT=16'hA888;
// @63:153
  CFG4 a_addr_o_36_m2s2 (
	.A(s_state_d[39]),
	.B(un1_next_erase_true_index_1_s_0_756_Y),
	.C(m18_1),
	.D(N_34_mux),
	.Y(a_addr_o_36_sm0)
);
defparam a_addr_o_36_m2s2.INIT=16'hECCC;
// @63:153
  CFG4 \a_addr_o_36_m0[0]  (
	.A(xy_true_index_Z[3]),
	.B(r_N_4),
	.C(N_38_mux),
	.D(un1_s_state_28_i),
	.Y(a_addr_o_36_m0_Z[0])
);
defparam \a_addr_o_36_m0[0] .INIT=16'hF6FA;
// @63:360
  CFG4 un1_buf8bits28_0_a2_1_RNILV0E_0 (
	.A(buf8bits_33_sn_N_7),
	.B(s_state_Z[5]),
	.C(N_637),
	.D(N_636),
	.Y(buf8bits_33_sn_N_10)
);
defparam un1_buf8bits28_0_a2_1_RNILV0E_0.INIT=16'h4440;
// @63:204
  CFG4 x_1_sqmuxa_i_0_RNIRNFO2 (
	.A(m90_e_12),
	.B(x_1_sqmuxa_i_0_Z),
	.C(m90_e_0),
	.D(m90_e_14),
	.Y(N_510_i)
);
defparam x_1_sqmuxa_i_0_RNIRNFO2.INIT=16'h1333;
// @63:137
  CFG4 \s_state_ns_5_0_.m130  (
	.A(N_948),
	.B(N_255),
	.C(m130_d),
	.D(N_127),
	.Y(i59_mux_0)
);
defparam \s_state_ns_5_0_.m130 .INIT=16'hD0F2;
// @63:137
  CFG3 \s_state_ns_5_0_.m66  (
	.A(s_state_Z[1]),
	.B(s_state_Z[2]),
	.C(N_66),
	.Y(N_67)
);
defparam \s_state_ns_5_0_.m66 .INIT=8'hD1;
// @63:137
  CFG4 \s_state_ns_5_0_.m170  (
	.A(s_state_Z[0]),
	.B(N_11),
	.C(a_addr_o_0_sqmuxa_3_1_0_1),
	.D(a_addr_o_0_sqmuxa_3_1_1_2_Z),
	.Y(N_171)
);
defparam \s_state_ns_5_0_.m170 .INIT=16'h3111;
// @63:137
  CFG4 \s_state_ns_5_0_.m155  (
	.A(s_state_Z[0]),
	.B(N_92),
	.C(s_state_Z[1]),
	.D(s_state_Z[2]),
	.Y(N_156)
);
defparam \s_state_ns_5_0_.m155 .INIT=16'h5044;
// @38:242
  CFG4 \buf8bits_33_RNO[3]  (
	.A(xy_true_index_Z[1]),
	.B(N_683),
	.C(buf8bits_Z[3]),
	.D(xy_true_index_Z[0]),
	.Y(N_42_mux)
);
defparam \buf8bits_33_RNO[3] .INIT=16'hF2F0;
// @63:153
  CFG3 \buf8bits_33_16[1]  (
	.A(xy_true_index_Z[1]),
	.B(N_683),
	.C(buf8bits_Z[1]),
	.Y(N_1019)
);
defparam \buf8bits_33_16[1] .INIT=8'hF8;
// @63:153
  CFG3 \buf8bits_33_9[6]  (
	.A(DPSRAM_C0_0_A_DOUT[6]),
	.B(un1_s_state_11),
	.C(buf8bits_Z[6]),
	.Y(N_986)
);
defparam \buf8bits_33_9[6] .INIT=8'hB8;
// @63:153
  CFG3 \buf8bits_33_9[5]  (
	.A(DPSRAM_C0_0_A_DOUT[5]),
	.B(un1_s_state_11),
	.C(buf8bits_Z[5]),
	.Y(N_985)
);
defparam \buf8bits_33_9[5] .INIT=8'hB8;
// @63:153
  CFG3 \buf8bits_33_9[1]  (
	.A(DPSRAM_C0_0_A_DOUT[1]),
	.B(un1_s_state_11),
	.C(buf8bits_Z[1]),
	.Y(N_981)
);
defparam \buf8bits_33_9[1] .INIT=8'hB8;
// @63:153
  CFG4 un1_s_state_33_5 (
	.A(a_addr_o_0_sqmuxa_8_0),
	.B(a_addr_o_0_sqmuxa_3_Z),
	.C(un1_s_state_33_5_RNO_0_Z),
	.D(un1_s_state_33_1_Z),
	.Y(un1_s_state_33_5_Z)
);
defparam un1_s_state_33_5.INIT=16'hFFCE;
// @63:153
  CFG3 a_addr_o_36_m2s2_RNI6MQQ2 (
	.A(s_state_d[63]),
	.B(a_addr_o_36_sm0),
	.C(N_38_mux),
	.Y(a_N_5_mux)
);
defparam a_addr_o_36_m2s2_RNI6MQQ2.INIT=8'h01;
// @63:153
  CFG4 un1_s_state_11_0_RNI0HSA1 (
	.A(N_653),
	.B(buf8bits_33_sn_m16_2),
	.C(un1_s_state_11),
	.D(buf8bits_33_sn_N_13),
	.Y(buf8bits_33_sn_N_19_mux)
);
defparam un1_s_state_11_0_RNI0HSA1.INIT=16'h0004;
// @63:137
  CFG3 \s_state_ns_5_0_.m192_m8  (
	.A(s_state_Z[2]),
	.B(m192_m6),
	.C(s_state_Z[3]),
	.Y(N_193)
);
defparam \s_state_ns_5_0_.m192_m8 .INIT=8'h40;
// @63:153
  CFG3 \a_addr_o_RNO_0[1]  (
	.A(a_addr_o_36_sm0),
	.B(next_erase_true_index_Z[4]),
	.C(un1_next_erase_true_index_1_s_0_756_Y),
	.Y(d_N_7_10)
);
defparam \a_addr_o_RNO_0[1] .INIT=8'h2A;
// @63:153
  CFG3 \a_addr_o_RNO_0[2]  (
	.A(a_addr_o_36_sm0),
	.B(next_erase_true_index_Z[5]),
	.C(un1_next_erase_true_index_1_s_0_756_Y),
	.Y(d_N_7_9)
);
defparam \a_addr_o_RNO_0[2] .INIT=8'h2A;
// @63:153
  CFG3 \a_addr_o_RNO_0[3]  (
	.A(a_addr_o_36_sm0),
	.B(next_erase_true_index_Z[6]),
	.C(un1_next_erase_true_index_1_s_0_756_Y),
	.Y(d_N_7_8)
);
defparam \a_addr_o_RNO_0[3] .INIT=8'h2A;
// @63:153
  CFG3 \a_addr_o_RNO_0[4]  (
	.A(a_addr_o_36_sm0),
	.B(next_erase_true_index_Z[7]),
	.C(un1_next_erase_true_index_1_s_0_756_Y),
	.Y(d_N_7_7)
);
defparam \a_addr_o_RNO_0[4] .INIT=8'h2A;
// @63:153
  CFG3 \a_addr_o_RNO_0[5]  (
	.A(a_addr_o_36_sm0),
	.B(next_erase_true_index_Z[8]),
	.C(un1_next_erase_true_index_1_s_0_756_Y),
	.Y(d_N_7_6)
);
defparam \a_addr_o_RNO_0[5] .INIT=8'h2A;
// @63:153
  CFG3 \a_addr_o_RNO_0[6]  (
	.A(a_addr_o_36_sm0),
	.B(next_erase_true_index_Z[9]),
	.C(un1_next_erase_true_index_1_s_0_756_Y),
	.Y(d_N_7_5)
);
defparam \a_addr_o_RNO_0[6] .INIT=8'h2A;
// @63:153
  CFG3 \a_addr_o_RNO_0[7]  (
	.A(a_addr_o_36_sm0),
	.B(next_erase_true_index_Z[10]),
	.C(un1_next_erase_true_index_1_s_0_756_Y),
	.Y(d_N_7_4)
);
defparam \a_addr_o_RNO_0[7] .INIT=8'h2A;
// @63:153
  CFG3 \a_addr_o_RNO_0[8]  (
	.A(a_addr_o_36_sm0),
	.B(next_erase_true_index_Z[11]),
	.C(un1_next_erase_true_index_1_s_0_756_Y),
	.Y(d_N_7_3)
);
defparam \a_addr_o_RNO_0[8] .INIT=8'h2A;
// @63:153
  CFG3 \a_addr_o_RNO_0[9]  (
	.A(a_addr_o_36_sm0),
	.B(next_erase_true_index_Z[12]),
	.C(un1_next_erase_true_index_1_s_0_756_Y),
	.Y(d_N_7_2)
);
defparam \a_addr_o_RNO_0[9] .INIT=8'h2A;
// @63:153
  CFG3 \a_addr_o_RNO_0[10]  (
	.A(a_addr_o_36_sm0),
	.B(next_erase_true_index_Z[13]),
	.C(un1_next_erase_true_index_1_s_0_756_Y),
	.Y(d_N_7_1)
);
defparam \a_addr_o_RNO_0[10] .INIT=8'h2A;
// @63:153
  CFG3 \a_addr_o_RNO_0[11]  (
	.A(a_addr_o_36_sm0),
	.B(next_erase_true_index_Z[14]),
	.C(un1_next_erase_true_index_1_s_0_756_Y),
	.Y(d_N_7_0)
);
defparam \a_addr_o_RNO_0[11] .INIT=8'h2A;
// @63:153
  CFG3 \a_addr_o_RNO_0[14]  (
	.A(a_addr_o_36_sm0),
	.B(next_erase_true_index_Z[17]),
	.C(un1_next_erase_true_index_1_s_0_756_Y),
	.Y(d_N_7)
);
defparam \a_addr_o_RNO_0[14] .INIT=8'h2A;
// @63:137
  CFG3 \s_state_ns_5_0_.m98  (
	.A(m98_d),
	.B(i53_mux),
	.C(N_254_mux_1),
	.Y(N_99)
);
defparam \s_state_ns_5_0_.m98 .INIT=8'hCA;
// @63:137
  CFG3 \s_state_ns_5_0_.m59  (
	.A(s_state_Z[3]),
	.B(N_57),
	.C(N_59),
	.Y(N_60)
);
defparam \s_state_ns_5_0_.m59 .INIT=8'hB1;
// @63:137
  CFG4 erase_target_virtual_index_1_sqmuxa_2_RNIG22C (
	.A(N_534),
	.B(erase_target_virtual_index10lt19),
	.C(erase_target_virtual_index_1_sqmuxa_2_Z),
	.D(N_547_i),
	.Y(un1_s_state_30_i)
);
defparam erase_target_virtual_index_1_sqmuxa_2_RNIG22C.INIT=16'h008A;
// @63:137
  CFG4 \s_state_ns_5_0_.m194  (
	.A(s_state_Z[2]),
	.B(s_state_Z[1]),
	.C(N_66),
	.D(N_254_mux_1),
	.Y(N_254_mux)
);
defparam \s_state_ns_5_0_.m194 .INIT=16'hB100;
// @63:137
  CFG3 \s_state_ns_5_0_.m142  (
	.A(s_state_Z[3]),
	.B(N_141),
	.C(N_142),
	.Y(N_143)
);
defparam \s_state_ns_5_0_.m142 .INIT=8'hB1;
// @63:137
  CFG4 \s_state_ns_5_0_.m178  (
	.A(N_247),
	.B(m148_N_6),
	.C(s_state_Z[0]),
	.D(un1_buf8bits28_0_a2_2_0),
	.Y(N_179)
);
defparam \s_state_ns_5_0_.m178 .INIT=16'h3A0A;
// @63:137
  CFG3 \s_state_ns_5_0_.m149  (
	.A(s_state_Z[1]),
	.B(s_state_Z[2]),
	.C(m148_N_6),
	.Y(N_150)
);
defparam \s_state_ns_5_0_.m149 .INIT=8'h45;
// @63:153
  CFG4 \buf8bits_33_18[6]  (
	.A(N_653),
	.B(buf8bits_33_sn_N_10),
	.C(buf8bits_33_18_d_Z[6]),
	.D(N_986),
	.Y(N_1042)
);
defparam \buf8bits_33_18[6] .INIT=16'hF1E0;
// @63:153
  CFG4 \buf8bits_33_18[1]  (
	.A(N_653),
	.B(buf8bits_33_sn_N_10),
	.C(buf8bits_33_18_d_Z[1]),
	.D(N_981),
	.Y(N_1037)
);
defparam \buf8bits_33_18[1] .INIT=16'hF1E0;
// @63:153
  CFG4 \buf8bits_33_18[5]  (
	.A(N_653),
	.B(buf8bits_33_sn_N_10),
	.C(buf8bits_33_18_d_Z[5]),
	.D(N_985),
	.Y(N_1041)
);
defparam \buf8bits_33_18[5] .INIT=16'hF1E0;
// @63:137
  CFG3 \s_state_ns_5_0_.m71_d  (
	.A(N_60),
	.B(s_state_Z[5]),
	.C(N_70),
	.Y(m71_d)
);
defparam \s_state_ns_5_0_.m71_d .INIT=8'hD1;
// @63:153
  CFG4 \a_addr_o_36[0]  (
	.A(s_state_d[63]),
	.B(a_addr_o_36_m1_Z[0]),
	.C(a_addr_o_36_m0_Z[0]),
	.D(a_addr_o_36_sm0),
	.Y(a_addr_o_36_Z[0])
);
defparam \a_addr_o_36[0] .INIT=16'h4450;
// @63:137
  CFG4 \s_state_ns_5_0_.m107  (
	.A(m106_N_7),
	.B(s_state_Z[5]),
	.C(N_99),
	.D(m106_N_8),
	.Y(N_108)
);
defparam \s_state_ns_5_0_.m107 .INIT=16'hFC74;
// @63:153
  CFG3 \buf8bits_33[0]  (
	.A(N_1018),
	.B(N_1036),
	.C(buf8bits_33_sn_N_19_mux),
	.Y(buf8bits_33_Z[0])
);
defparam \buf8bits_33[0] .INIT=8'hAC;
// @63:153
  CFG3 \buf8bits_33[3]  (
	.A(N_42_mux),
	.B(N_1039),
	.C(buf8bits_33_sn_N_19_mux),
	.Y(buf8bits_33_Z[3])
);
defparam \buf8bits_33[3] .INIT=8'hAC;
// @63:153
  CFG3 \buf8bits_33[2]  (
	.A(N_1020),
	.B(N_1038),
	.C(buf8bits_33_sn_N_19_mux),
	.Y(buf8bits_33_Z[2])
);
defparam \buf8bits_33[2] .INIT=8'hAC;
// @63:625
  CFG4 a_addr_o_0_sqmuxa_5 (
	.A(xy_virtual_index_Z[14]),
	.B(s_state85lto13_0),
	.C(s_state106lt11),
	.D(a_addr_o_0_sqmuxa_5_0_Z),
	.Y(a_addr_o_0_sqmuxa_5_Z)
);
defparam a_addr_o_0_sqmuxa_5.INIT=16'hEC00;
// @63:137
  CFG4 \s_state_ns_5_0_.m43  (
	.A(s_state_Z[3]),
	.B(s_state_Z[5]),
	.C(m43_d),
	.D(m42_d_0),
	.Y(N_44)
);
defparam \s_state_ns_5_0_.m43 .INIT=16'hF870;
// @63:137
  CFG4 \s_state_ns_5_0_.m136  (
	.A(m136_d),
	.B(m134_d),
	.C(s_state_Z[3]),
	.D(m134_s),
	.Y(N_137)
);
defparam \s_state_ns_5_0_.m136 .INIT=16'hAAAC;
// @63:137
  CFG4 \s_state_ns_5_0_.m185  (
	.A(s_state_Z[5]),
	.B(s_state_Z[3]),
	.C(N_212_mux),
	.D(N_171),
	.Y(i60_mux_2)
);
defparam \s_state_ns_5_0_.m185 .INIT=16'hE2C0;
// @63:137
  CFG3 \s_state_ns_5_0_.m195  (
	.A(s_state_Z[5]),
	.B(N_193),
	.C(N_254_mux),
	.Y(N_196)
);
defparam \s_state_ns_5_0_.m195 .INIT=8'hE4;
// @63:137
  CFG4 \s_state_ns_5_0_.m68  (
	.A(COREFIFO_C0_0_EMPTY),
	.B(s_state_Z[0]),
	.C(N_11),
	.D(N_67),
	.Y(N_69)
);
defparam \s_state_ns_5_0_.m68 .INIT=16'h1D3F;
// @63:153
  CFG4 \a_addr_o_RNO[1]  (
	.A(s_state_d[63]),
	.B(d_N_7_10),
	.C(un1_xy_true_index_7_cry_1_S),
	.D(a_N_5_mux),
	.Y(a_addr_o_36[1])
);
defparam \a_addr_o_RNO[1] .INIT=16'hF011;
// @63:153
  CFG4 \a_addr_o_RNO[2]  (
	.A(s_state_d[63]),
	.B(d_N_7_9),
	.C(un1_xy_true_index_7_cry_2_S),
	.D(a_N_5_mux),
	.Y(a_addr_o_36[2])
);
defparam \a_addr_o_RNO[2] .INIT=16'hF011;
// @63:153
  CFG4 \a_addr_o_RNO[3]  (
	.A(s_state_d[63]),
	.B(d_N_7_8),
	.C(un1_xy_true_index_7_cry_3_S),
	.D(a_N_5_mux),
	.Y(a_addr_o_36[3])
);
defparam \a_addr_o_RNO[3] .INIT=16'hF011;
// @63:137
  CFG3 \s_state_ns_5_0_.m152_d  (
	.A(s_state_Z[5]),
	.B(N_143),
	.C(N_150),
	.Y(m152_d)
);
defparam \s_state_ns_5_0_.m152_d .INIT=8'hB1;
// @63:153
  CFG4 \a_addr_o_RNO[4]  (
	.A(s_state_d[63]),
	.B(d_N_7_7),
	.C(un1_xy_true_index_7_cry_4_S),
	.D(a_N_5_mux),
	.Y(a_addr_o_36[4])
);
defparam \a_addr_o_RNO[4] .INIT=16'hF011;
// @63:153
  CFG4 \a_addr_o_RNO[5]  (
	.A(s_state_d[63]),
	.B(d_N_7_6),
	.C(un1_xy_true_index_7_cry_5_S),
	.D(a_N_5_mux),
	.Y(a_addr_o_36[5])
);
defparam \a_addr_o_RNO[5] .INIT=16'hF011;
// @63:153
  CFG4 \a_addr_o_RNO[6]  (
	.A(s_state_d[63]),
	.B(d_N_7_5),
	.C(un1_xy_true_index_7_cry_6_S),
	.D(a_N_5_mux),
	.Y(a_addr_o_36[6])
);
defparam \a_addr_o_RNO[6] .INIT=16'hF011;
// @63:153
  CFG4 \a_addr_o_RNO[7]  (
	.A(s_state_d[63]),
	.B(d_N_7_4),
	.C(un1_xy_true_index_7_cry_7_0_S),
	.D(a_N_5_mux),
	.Y(a_addr_o_36[7])
);
defparam \a_addr_o_RNO[7] .INIT=16'hF011;
// @63:153
  CFG4 \a_addr_o_RNO[8]  (
	.A(s_state_d[63]),
	.B(d_N_7_3),
	.C(un1_xy_true_index_7_cry_8_0_S),
	.D(a_N_5_mux),
	.Y(a_addr_o_36[8])
);
defparam \a_addr_o_RNO[8] .INIT=16'hF011;
// @63:153
  CFG4 \a_addr_o_RNO[9]  (
	.A(s_state_d[63]),
	.B(d_N_7_2),
	.C(un1_xy_true_index_7_cry_9_0_S),
	.D(a_N_5_mux),
	.Y(a_addr_o_36[9])
);
defparam \a_addr_o_RNO[9] .INIT=16'hF011;
// @63:153
  CFG4 \a_addr_o_RNO[10]  (
	.A(s_state_d[63]),
	.B(d_N_7_1),
	.C(un1_xy_true_index_7_cry_10_0_S),
	.D(a_N_5_mux),
	.Y(a_addr_o_36[10])
);
defparam \a_addr_o_RNO[10] .INIT=16'hF011;
// @63:153
  CFG4 \a_addr_o_RNO[11]  (
	.A(s_state_d[63]),
	.B(d_N_7_0),
	.C(un1_xy_true_index_7_cry_11_0_S),
	.D(a_N_5_mux),
	.Y(a_addr_o_36[11])
);
defparam \a_addr_o_RNO[11] .INIT=16'hF011;
// @63:153
  CFG4 \a_addr_o_RNO[14]  (
	.A(s_state_d[63]),
	.B(d_N_7),
	.C(un1_xy_true_index_7_s_14_S),
	.D(a_N_5_mux),
	.Y(a_addr_o_36[14])
);
defparam \a_addr_o_RNO[14] .INIT=16'hF011;
// @63:153
  CFG3 \buf8bits_33[7]  (
	.A(N_1024),
	.B(N_1043),
	.C(buf8bits_33_sn_N_19_mux),
	.Y(buf8bits_33_Z[7])
);
defparam \buf8bits_33[7] .INIT=8'hAC;
// @63:153
  CFG3 \buf8bits_33_18[4]  (
	.A(N_653),
	.B(N_1030),
	.C(N_1014),
	.Y(buf8bits_33[4])
);
defparam \buf8bits_33_18[4] .INIT=8'hE4;
// @63:137
  CFG4 \s_state_ns_5_0_.m173  (
	.A(m173_d_0),
	.B(N_156),
	.C(s_state_Z[5]),
	.D(s_state_Z[3]),
	.Y(N_174)
);
defparam \s_state_ns_5_0_.m173 .INIT=16'hAAA3;
// @63:137
  CFG3 \s_state_ns_5_0_.m125  (
	.A(N_108),
	.B(s_state_Z[4]),
	.C(i60_mux),
	.Y(s_state_ns[1])
);
defparam \s_state_ns_5_0_.m125 .INIT=8'hD1;
// @63:153
  CFG3 \buf8bits_33[6]  (
	.A(N_1023),
	.B(N_1042),
	.C(buf8bits_33_sn_N_19_mux),
	.Y(buf8bits_33_Z[6])
);
defparam \buf8bits_33[6] .INIT=8'hAC;
// @63:153
  CFG3 \buf8bits_33[5]  (
	.A(N_43_mux),
	.B(N_1041),
	.C(buf8bits_33_sn_N_19_mux),
	.Y(buf8bits_33_Z[5])
);
defparam \buf8bits_33[5] .INIT=8'hAC;
// @63:153
  CFG3 \buf8bits_33[1]  (
	.A(N_1019),
	.B(N_1037),
	.C(buf8bits_33_sn_N_19_mux),
	.Y(buf8bits_33_Z[1])
);
defparam \buf8bits_33[1] .INIT=8'hAC;
// @63:137
  CFG4 \s_state_ns_5_0_.m71  (
	.A(m71_d),
	.B(N_69),
	.C(s_state_Z[5]),
	.D(s_state_Z[3]),
	.Y(N_72)
);
defparam \s_state_ns_5_0_.m71 .INIT=16'hAA3A;
// @63:137
  CFG4 \s_state_ns_5_0_.m180  (
	.A(s_state_Z[3]),
	.B(s_state_Z[5]),
	.C(N_179),
	.D(N_176),
	.Y(i60_mux_1)
);
defparam \s_state_ns_5_0_.m180 .INIT=16'hC4D5;
// @63:137
  CFG3 \s_state_ns_5_0_.m137  (
	.A(s_state_Z[5]),
	.B(N_137),
	.C(i59_mux_0),
	.Y(N_138)
);
defparam \s_state_ns_5_0_.m137 .INIT=8'hD8;
// @63:137
  CFG4 \s_state_ns_5_0_.N_200_i  (
	.A(s_state_Z[4]),
	.B(s_state_Z[5]),
	.C(N_193),
	.D(N_254_mux),
	.Y(N_200_i)
);
defparam \s_state_ns_5_0_.N_200_i .INIT=16'h64EC;
// @63:137
  CFG4 a_addr_o_0_sqmuxa_5_RNIND3G1 (
	.A(un1_s_state_33_5_Z),
	.B(a_addr_o_0_sqmuxa_5_Z),
	.C(N_489),
	.D(un1_s_state_33_2_Z),
	.Y(un1_s_state_33_i)
);
defparam a_addr_o_0_sqmuxa_5_RNIND3G1.INIT=16'h0010;
// @63:137
  CFG3 \s_state_ns_5_0_.N_197_i  (
	.A(N_196),
	.B(s_state_Z[4]),
	.C(i60_mux_2),
	.Y(N_197_i)
);
defparam \s_state_ns_5_0_.N_197_i .INIT=8'h74;
// @63:137
  CFG3 \s_state_ns_5_0_.m153  (
	.A(N_138),
	.B(s_state_Z[4]),
	.C(N_153),
	.Y(s_state_ns[2])
);
defparam \s_state_ns_5_0_.m153 .INIT=8'hD1;
// @63:137
  CFG3 \s_state_ns_5_0_.N_182_i  (
	.A(N_174),
	.B(s_state_Z[4]),
	.C(i60_mux_1),
	.Y(N_182_i)
);
defparam \s_state_ns_5_0_.N_182_i .INIT=8'h1D;
// @63:137
  CFG3 \s_state_ns_5_0_.N_73_i  (
	.A(s_state_Z[4]),
	.B(N_44),
	.C(N_72),
	.Y(N_73_i)
);
defparam \s_state_ns_5_0_.N_73_i .INIT=8'h4E;
// @63:204
  MACC \un1_y_mulonly_0[20:8]  (
	.CDOUT(un1_y_NC[43:0]),
	.OVFL_CARRYOUT(OVFL_CARRYOUT),
	.P({un1_y_ONC[43:13], P[12:0]}),
	.CDIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A({GND, GND, GND, GND, GND, GND, GND, GND, GND, COREFIFO_C0_0_Q[8:0]}),
	.B({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, VCC, VCC, VCC, VCC}),
	.C({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.P_BYPASS({VCC, VCC}),
	.A_BYPASS({GND, GND}),
	.B_BYPASS({VCC, VCC}),
	.C_BYPASS({VCC, VCC}),
	.P_EN({VCC, VCC}),
	.A_EN({N_510_i, N_510_i}),
	.B_EN({VCC, VCC}),
	.C_EN({VCC, VCC}),
	.P_ARST_N({VCC, VCC}),
	.A_ARST_N({MX2_0_Y_arst, MX2_0_Y_arst}),
	.B_ARST_N({VCC, VCC}),
	.C_ARST_N({VCC, VCC}),
	.P_SRST_N({VCC, VCC}),
	.A_SRST_N({VCC, VCC}),
	.B_SRST_N({VCC, VCC}),
	.C_SRST_N({VCC, VCC}),
	.CLK({FlashFreeze_SB_0_GL0, FlashFreeze_SB_0_GL0}),
	.FDBKSEL(GND),
	.CDSEL(GND),
	.ARSHFT17(GND),
	.SUB(GND),
	.FDBKSEL_BYPASS(VCC),
	.CDSEL_BYPASS(VCC),
	.ARSHFT17_BYPASS(VCC),
	.SUB_BYPASS(VCC),
	.FDBKSEL_EN(VCC),
	.CDSEL_EN(VCC),
	.ARSHFT17_EN(VCC),
	.SUB_EN(VCC),
	.FDBKSEL_AL_N(VCC),
	.CDSEL_AL_N(VCC),
	.ARSHFT17_AL_N(VCC),
	.SUB_AL_N(VCC),
	.FDBKSEL_AD(GND),
	.CDSEL_AD(GND),
	.ARSHFT17_AD(GND),
	.SUB_AD(GND),
	.FDBKSEL_SL_N(VCC),
	.CDSEL_SL_N(VCC),
	.ARSHFT17_SL_N(VCC),
	.SUB_SL_N(VCC),
	.FDBKSEL_SD_N(GND),
	.CDSEL_SD_N(GND),
	.ARSHFT17_SD_N(GND),
	.SUB_SD_N(VCC),
	.SIMD(GND),
	.DOTP(GND),
	.CARRYIN(GND),
	.OVFL_CARRYOUT_SEL(GND)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* WPOINTS */

module RPOINTS (
  DPSRAM_C0_0_B_DOUT,
  RPOINTS_0_b_addr_o,
  next_index_base_net_0,
  data_valid_i,
  ROW_PTR_0_v_sync_re,
  FlashFreeze_SB_0_GL0,
  MX2_0_Y_arst,
  xy_display_1_sel
)
;
input [7:0] DPSRAM_C0_0_B_DOUT ;
output [14:0] RPOINTS_0_b_addr_o ;
output [17:0] next_index_base_net_0 ;
input data_valid_i ;
input ROW_PTR_0_v_sync_re ;
input FlashFreeze_SB_0_GL0 ;
input MX2_0_Y_arst ;
output xy_display_1_sel ;
wire data_valid_i ;
wire ROW_PTR_0_v_sync_re ;
wire FlashFreeze_SB_0_GL0 ;
wire MX2_0_Y_arst ;
wire xy_display_1_sel ;
wire [19:0] index_base_Z;
wire [19:12] next_index_base_4;
wire [19:18] next_index_base_Z;
wire [19:0] index_true_3_Z;
wire [19:0] index_true_Z;
wire [0:0] next_index_base_RNID90U_Y;
wire [1:1] next_index_base_RNIQHH41_Y;
wire [2:2] next_index_base_RNI9S2B1_Y;
wire [3:3] next_index_base_RNIQ8KH1_Y;
wire [4:4] next_index_base_RNIDN5O1_Y;
wire [5:5] next_index_base_RNI28NU1_Y;
wire [6:6] next_index_base_RNIPQ852_Y;
wire [7:7] next_index_base_RNIIFQB2_Y;
wire [8:8] next_index_base_RNID6CI2_Y;
wire [9:9] next_index_base_RNIAVTO2_Y;
wire [10:10] next_index_base_RNINTF83_Y;
wire [11:11] next_index_base_RNI6U1O3_Y;
wire [12:12] next_index_base_RNIN0K74_Y;
wire [13:13] next_index_base_RNIA56N4_Y;
wire [14:14] next_index_base_RNIVBO65_Y;
wire [15:15] next_index_base_RNIMKAM5_Y;
wire [17:17] index_true_3_RNO_FCO;
wire [17:17] index_true_3_RNO_Y;
wire [16:16] next_index_base_RNIFVS56_Y;
wire VCC ;
wire sel_10 ;
wire GND ;
wire next_index_base_4_cry_0_Y ;
wire index_true_3_0_cry_0_cy ;
wire un5_data_valid_ilto19_RNI23FN_S ;
wire un5_data_valid_ilto19_RNI23FN_Y ;
wire un5_data_valid_i_i ;
wire index_true_3_0_cry_0 ;
wire N_49 ;
wire index_true_3_0_cry_1 ;
wire N_50 ;
wire index_true_3_0_cry_2 ;
wire N_51 ;
wire index_true_3_0_cry_3 ;
wire N_52 ;
wire index_true_3_0_cry_4 ;
wire N_53 ;
wire index_true_3_0_cry_5 ;
wire N_54 ;
wire index_true_3_0_cry_6 ;
wire N_55 ;
wire index_true_3_0_cry_7 ;
wire N_56 ;
wire index_true_3_0_cry_8 ;
wire N_57 ;
wire index_true_3_0_cry_9 ;
wire N_58 ;
wire index_true_3_0_cry_10 ;
wire N_59 ;
wire index_true_3_0_cry_11 ;
wire N_60 ;
wire index_true_3_0_cry_12 ;
wire N_61 ;
wire index_true_3_0_cry_13 ;
wire N_62 ;
wire index_true_3_0_cry_14 ;
wire N_63 ;
wire index_true_3_0_cry_15 ;
wire N_64 ;
wire N_66 ;
wire index_true_3_0_cry_16 ;
wire N_65 ;
wire next_index_base_4_cry_0_Z ;
wire next_index_base_4_cry_0_S ;
wire next_index_base_4_cry_1_Z ;
wire next_index_base_4_cry_1_Y ;
wire next_index_base_4_cry_2_Z ;
wire next_index_base_4_cry_2_Y ;
wire next_index_base_4_cry_3_Z ;
wire next_index_base_4_cry_3_Y ;
wire next_index_base_4_cry_4_Z ;
wire next_index_base_4_cry_4_Y ;
wire next_index_base_4_axb_4_Z ;
wire next_index_base_4_cry_5_Z ;
wire next_index_base_4_cry_5_Y ;
wire next_index_base_4_axb_5_Z ;
wire next_index_base_4_cry_6_Z ;
wire next_index_base_4_cry_6_Y ;
wire next_index_base_4_s_8_FCO ;
wire next_index_base_4_s_8_Y ;
wire un2_index_baselto19_Z ;
wire next_index_base_4_cry_7_Z ;
wire next_index_base_4_cry_7_Y ;
wire sel_10_7_2_wmux_3_FCO ;
wire sel_10_7_2_wmux_3_S ;
wire sel_10_7_2_0_y1 ;
wire sel_10_7_2_0_y3 ;
wire sel_10_7_2_co1_0 ;
wire sel_10_7_2_wmux_2_S ;
wire sel_10_7_2_y0_0 ;
wire sel_10_7_2_co0_0 ;
wire sel_10_7_2_wmux_1_S ;
wire sel_10_7_2_0_co1 ;
wire sel_10_7_2_wmux_0_S ;
wire sel_10_7_2_0_y0 ;
wire sel_10_7_2_0_co0 ;
wire sel_10_7_2_0_wmux_S ;
wire un2_index_baselt19 ;
wire un2_index_baselto19_3_Z ;
wire un5_data_valid_ilt17 ;
wire index_true_3_sn_N_4_mux ;
// @62:80
  SLE sel (
	.Q(xy_display_1_sel),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(sel_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:61
  SLE \index_base[2]  (
	.Q(index_base_Z[2]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_index_base_net_0[2]),
	.EN(ROW_PTR_0_v_sync_re),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:61
  SLE \index_base[1]  (
	.Q(index_base_Z[1]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_index_base_net_0[1]),
	.EN(ROW_PTR_0_v_sync_re),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:61
  SLE \index_base[0]  (
	.Q(index_base_Z[0]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_index_base_net_0[0]),
	.EN(ROW_PTR_0_v_sync_re),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:61
  SLE \index_base[17]  (
	.Q(index_base_Z[17]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_index_base_net_0[17]),
	.EN(ROW_PTR_0_v_sync_re),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:61
  SLE \index_base[16]  (
	.Q(index_base_Z[16]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_index_base_net_0[16]),
	.EN(ROW_PTR_0_v_sync_re),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:61
  SLE \index_base[15]  (
	.Q(index_base_Z[15]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_index_base_net_0[15]),
	.EN(ROW_PTR_0_v_sync_re),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:61
  SLE \index_base[14]  (
	.Q(index_base_Z[14]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_index_base_net_0[14]),
	.EN(ROW_PTR_0_v_sync_re),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:61
  SLE \index_base[13]  (
	.Q(index_base_Z[13]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_index_base_net_0[13]),
	.EN(ROW_PTR_0_v_sync_re),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:61
  SLE \index_base[12]  (
	.Q(index_base_Z[12]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_index_base_net_0[12]),
	.EN(ROW_PTR_0_v_sync_re),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:61
  SLE \index_base[11]  (
	.Q(index_base_Z[11]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_index_base_net_0[11]),
	.EN(ROW_PTR_0_v_sync_re),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:61
  SLE \index_base[10]  (
	.Q(index_base_Z[10]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_index_base_net_0[10]),
	.EN(ROW_PTR_0_v_sync_re),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:61
  SLE \index_base[9]  (
	.Q(index_base_Z[9]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_index_base_net_0[9]),
	.EN(ROW_PTR_0_v_sync_re),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:61
  SLE \index_base[8]  (
	.Q(index_base_Z[8]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_index_base_net_0[8]),
	.EN(ROW_PTR_0_v_sync_re),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:61
  SLE \index_base[7]  (
	.Q(index_base_Z[7]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_index_base_net_0[7]),
	.EN(ROW_PTR_0_v_sync_re),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:61
  SLE \index_base[6]  (
	.Q(index_base_Z[6]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_index_base_net_0[6]),
	.EN(ROW_PTR_0_v_sync_re),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:61
  SLE \index_base[5]  (
	.Q(index_base_Z[5]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_index_base_net_0[5]),
	.EN(ROW_PTR_0_v_sync_re),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:61
  SLE \index_base[4]  (
	.Q(index_base_Z[4]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_index_base_net_0[4]),
	.EN(ROW_PTR_0_v_sync_re),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:61
  SLE \index_base[3]  (
	.Q(index_base_Z[3]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_index_base_net_0[3]),
	.EN(ROW_PTR_0_v_sync_re),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:48
  SLE \next_index_base[12]  (
	.Q(next_index_base_net_0[12]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_index_base_4[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:48
  SLE \next_index_base[11]  (
	.Q(next_index_base_net_0[11]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_index_base_4_cry_0_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:48
  SLE \next_index_base[10]  (
	.Q(next_index_base_net_0[10]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(index_base_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:48
  SLE \next_index_base[9]  (
	.Q(next_index_base_net_0[9]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(index_base_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:48
  SLE \next_index_base[8]  (
	.Q(next_index_base_net_0[8]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(index_base_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:48
  SLE \next_index_base[7]  (
	.Q(next_index_base_net_0[7]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(index_base_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:48
  SLE \next_index_base[6]  (
	.Q(next_index_base_net_0[6]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(index_base_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:48
  SLE \next_index_base[5]  (
	.Q(next_index_base_net_0[5]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(index_base_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:48
  SLE \next_index_base[4]  (
	.Q(next_index_base_net_0[4]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(index_base_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:48
  SLE \next_index_base[3]  (
	.Q(next_index_base_net_0[3]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(index_base_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:48
  SLE \next_index_base[2]  (
	.Q(next_index_base_net_0[2]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(index_base_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:48
  SLE \next_index_base[1]  (
	.Q(next_index_base_net_0[1]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(index_base_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:48
  SLE \next_index_base[0]  (
	.Q(next_index_base_net_0[0]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(index_base_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:61
  SLE \index_base[19]  (
	.Q(index_base_Z[19]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_index_base_Z[19]),
	.EN(ROW_PTR_0_v_sync_re),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:61
  SLE \index_base[18]  (
	.Q(index_base_Z[18]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_index_base_Z[18]),
	.EN(ROW_PTR_0_v_sync_re),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:61
  SLE \index_true[7]  (
	.Q(RPOINTS_0_b_addr_o[4]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(index_true_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:61
  SLE \index_true[6]  (
	.Q(RPOINTS_0_b_addr_o[3]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(index_true_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:61
  SLE \index_true[5]  (
	.Q(RPOINTS_0_b_addr_o[2]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(index_true_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:61
  SLE \index_true[4]  (
	.Q(RPOINTS_0_b_addr_o[1]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(index_true_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:61
  SLE \index_true[3]  (
	.Q(RPOINTS_0_b_addr_o[0]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(index_true_3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:61
  SLE \index_true[2]  (
	.Q(index_true_Z[2]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(index_true_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:61
  SLE \index_true[1]  (
	.Q(index_true_Z[1]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(index_true_3_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:61
  SLE \index_true[0]  (
	.Q(index_true_Z[0]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(index_true_3_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:48
  SLE \next_index_base[19]  (
	.Q(next_index_base_Z[19]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_index_base_4[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:48
  SLE \next_index_base[18]  (
	.Q(next_index_base_Z[18]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_index_base_4[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:48
  SLE \next_index_base[17]  (
	.Q(next_index_base_net_0[17]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_index_base_4[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:48
  SLE \next_index_base[16]  (
	.Q(next_index_base_net_0[16]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_index_base_4[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:48
  SLE \next_index_base[15]  (
	.Q(next_index_base_net_0[15]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_index_base_4[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:48
  SLE \next_index_base[14]  (
	.Q(next_index_base_net_0[14]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_index_base_4[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:48
  SLE \next_index_base[13]  (
	.Q(next_index_base_net_0[13]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(next_index_base_4[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:61
  SLE \index_true[19]  (
	.Q(index_true_Z[19]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(index_true_3_Z[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:61
  SLE \index_true[18]  (
	.Q(index_true_Z[18]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(index_true_3_Z[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:61
  SLE \index_true[17]  (
	.Q(RPOINTS_0_b_addr_o[14]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(index_true_3_Z[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:61
  SLE \index_true[16]  (
	.Q(RPOINTS_0_b_addr_o[13]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(index_true_3_Z[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:61
  SLE \index_true[15]  (
	.Q(RPOINTS_0_b_addr_o[12]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(index_true_3_Z[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:61
  SLE \index_true[14]  (
	.Q(RPOINTS_0_b_addr_o[11]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(index_true_3_Z[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:61
  SLE \index_true[13]  (
	.Q(RPOINTS_0_b_addr_o[10]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(index_true_3_Z[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:61
  SLE \index_true[12]  (
	.Q(RPOINTS_0_b_addr_o[9]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(index_true_3_Z[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:61
  SLE \index_true[11]  (
	.Q(RPOINTS_0_b_addr_o[8]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(index_true_3_Z[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:61
  SLE \index_true[10]  (
	.Q(RPOINTS_0_b_addr_o[7]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(index_true_3_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:61
  SLE \index_true[9]  (
	.Q(RPOINTS_0_b_addr_o[6]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(index_true_3_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:61
  SLE \index_true[8]  (
	.Q(RPOINTS_0_b_addr_o[5]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(index_true_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @62:69
  ARI1 un5_data_valid_ilto19_RNI23FN (
	.FCO(index_true_3_0_cry_0_cy),
	.S(un5_data_valid_ilto19_RNI23FN_S),
	.Y(un5_data_valid_ilto19_RNI23FN_Y),
	.B(data_valid_i),
	.C(un5_data_valid_i_i),
	.D(ROW_PTR_0_v_sync_re),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_data_valid_ilto19_RNI23FN.INIT=20'h40800;
// @62:69
  ARI1 \next_index_base_RNID90U[0]  (
	.FCO(index_true_3_0_cry_0),
	.S(N_49),
	.Y(next_index_base_RNID90U_Y[0]),
	.B(index_true_Z[0]),
	.C(ROW_PTR_0_v_sync_re),
	.D(next_index_base_net_0[0]),
	.A(VCC),
	.FCI(index_true_3_0_cry_0_cy)
);
defparam \next_index_base_RNID90U[0] .INIT=20'h4E200;
// @62:69
  ARI1 \next_index_base_RNIQHH41[1]  (
	.FCO(index_true_3_0_cry_1),
	.S(N_50),
	.Y(next_index_base_RNIQHH41_Y[1]),
	.B(index_true_Z[1]),
	.C(ROW_PTR_0_v_sync_re),
	.D(next_index_base_net_0[1]),
	.A(VCC),
	.FCI(index_true_3_0_cry_0)
);
defparam \next_index_base_RNIQHH41[1] .INIT=20'h4E200;
// @62:69
  ARI1 \next_index_base_RNI9S2B1[2]  (
	.FCO(index_true_3_0_cry_2),
	.S(N_51),
	.Y(next_index_base_RNI9S2B1_Y[2]),
	.B(index_true_Z[2]),
	.C(ROW_PTR_0_v_sync_re),
	.D(next_index_base_net_0[2]),
	.A(VCC),
	.FCI(index_true_3_0_cry_1)
);
defparam \next_index_base_RNI9S2B1[2] .INIT=20'h4E200;
// @62:69
  ARI1 \next_index_base_RNIQ8KH1[3]  (
	.FCO(index_true_3_0_cry_3),
	.S(N_52),
	.Y(next_index_base_RNIQ8KH1_Y[3]),
	.B(ROW_PTR_0_v_sync_re),
	.C(RPOINTS_0_b_addr_o[0]),
	.D(next_index_base_net_0[3]),
	.A(VCC),
	.FCI(index_true_3_0_cry_2)
);
defparam \next_index_base_RNIQ8KH1[3] .INIT=20'h4E400;
// @62:69
  ARI1 \next_index_base_RNIDN5O1[4]  (
	.FCO(index_true_3_0_cry_4),
	.S(N_53),
	.Y(next_index_base_RNIDN5O1_Y[4]),
	.B(ROW_PTR_0_v_sync_re),
	.C(RPOINTS_0_b_addr_o[1]),
	.D(next_index_base_net_0[4]),
	.A(VCC),
	.FCI(index_true_3_0_cry_3)
);
defparam \next_index_base_RNIDN5O1[4] .INIT=20'h4E400;
// @62:69
  ARI1 \next_index_base_RNI28NU1[5]  (
	.FCO(index_true_3_0_cry_5),
	.S(N_54),
	.Y(next_index_base_RNI28NU1_Y[5]),
	.B(ROW_PTR_0_v_sync_re),
	.C(RPOINTS_0_b_addr_o[2]),
	.D(next_index_base_net_0[5]),
	.A(VCC),
	.FCI(index_true_3_0_cry_4)
);
defparam \next_index_base_RNI28NU1[5] .INIT=20'h4E400;
// @62:69
  ARI1 \next_index_base_RNIPQ852[6]  (
	.FCO(index_true_3_0_cry_6),
	.S(N_55),
	.Y(next_index_base_RNIPQ852_Y[6]),
	.B(ROW_PTR_0_v_sync_re),
	.C(RPOINTS_0_b_addr_o[3]),
	.D(next_index_base_net_0[6]),
	.A(VCC),
	.FCI(index_true_3_0_cry_5)
);
defparam \next_index_base_RNIPQ852[6] .INIT=20'h4E400;
// @62:69
  ARI1 \next_index_base_RNIIFQB2[7]  (
	.FCO(index_true_3_0_cry_7),
	.S(N_56),
	.Y(next_index_base_RNIIFQB2_Y[7]),
	.B(ROW_PTR_0_v_sync_re),
	.C(RPOINTS_0_b_addr_o[4]),
	.D(next_index_base_net_0[7]),
	.A(VCC),
	.FCI(index_true_3_0_cry_6)
);
defparam \next_index_base_RNIIFQB2[7] .INIT=20'h4E400;
// @62:69
  ARI1 \next_index_base_RNID6CI2[8]  (
	.FCO(index_true_3_0_cry_8),
	.S(N_57),
	.Y(next_index_base_RNID6CI2_Y[8]),
	.B(ROW_PTR_0_v_sync_re),
	.C(RPOINTS_0_b_addr_o[5]),
	.D(next_index_base_net_0[8]),
	.A(VCC),
	.FCI(index_true_3_0_cry_7)
);
defparam \next_index_base_RNID6CI2[8] .INIT=20'h4E400;
// @62:69
  ARI1 \next_index_base_RNIAVTO2[9]  (
	.FCO(index_true_3_0_cry_9),
	.S(N_58),
	.Y(next_index_base_RNIAVTO2_Y[9]),
	.B(ROW_PTR_0_v_sync_re),
	.C(RPOINTS_0_b_addr_o[6]),
	.D(next_index_base_net_0[9]),
	.A(VCC),
	.FCI(index_true_3_0_cry_8)
);
defparam \next_index_base_RNIAVTO2[9] .INIT=20'h4E400;
// @62:69
  ARI1 \next_index_base_RNINTF83[10]  (
	.FCO(index_true_3_0_cry_10),
	.S(N_59),
	.Y(next_index_base_RNINTF83_Y[10]),
	.B(ROW_PTR_0_v_sync_re),
	.C(RPOINTS_0_b_addr_o[7]),
	.D(next_index_base_net_0[10]),
	.A(VCC),
	.FCI(index_true_3_0_cry_9)
);
defparam \next_index_base_RNINTF83[10] .INIT=20'h4E400;
// @62:69
  ARI1 \next_index_base_RNI6U1O3[11]  (
	.FCO(index_true_3_0_cry_11),
	.S(N_60),
	.Y(next_index_base_RNI6U1O3_Y[11]),
	.B(ROW_PTR_0_v_sync_re),
	.C(RPOINTS_0_b_addr_o[8]),
	.D(next_index_base_net_0[11]),
	.A(VCC),
	.FCI(index_true_3_0_cry_10)
);
defparam \next_index_base_RNI6U1O3[11] .INIT=20'h4E400;
// @62:69
  ARI1 \next_index_base_RNIN0K74[12]  (
	.FCO(index_true_3_0_cry_12),
	.S(N_61),
	.Y(next_index_base_RNIN0K74_Y[12]),
	.B(ROW_PTR_0_v_sync_re),
	.C(RPOINTS_0_b_addr_o[9]),
	.D(next_index_base_net_0[12]),
	.A(VCC),
	.FCI(index_true_3_0_cry_11)
);
defparam \next_index_base_RNIN0K74[12] .INIT=20'h4E400;
// @62:69
  ARI1 \next_index_base_RNIA56N4[13]  (
	.FCO(index_true_3_0_cry_13),
	.S(N_62),
	.Y(next_index_base_RNIA56N4_Y[13]),
	.B(ROW_PTR_0_v_sync_re),
	.C(RPOINTS_0_b_addr_o[10]),
	.D(next_index_base_net_0[13]),
	.A(VCC),
	.FCI(index_true_3_0_cry_12)
);
defparam \next_index_base_RNIA56N4[13] .INIT=20'h4E400;
// @62:69
  ARI1 \next_index_base_RNIVBO65[14]  (
	.FCO(index_true_3_0_cry_14),
	.S(N_63),
	.Y(next_index_base_RNIVBO65_Y[14]),
	.B(ROW_PTR_0_v_sync_re),
	.C(RPOINTS_0_b_addr_o[11]),
	.D(next_index_base_net_0[14]),
	.A(VCC),
	.FCI(index_true_3_0_cry_13)
);
defparam \next_index_base_RNIVBO65[14] .INIT=20'h4E400;
// @62:69
  ARI1 \next_index_base_RNIMKAM5[15]  (
	.FCO(index_true_3_0_cry_15),
	.S(N_64),
	.Y(next_index_base_RNIMKAM5_Y[15]),
	.B(ROW_PTR_0_v_sync_re),
	.C(RPOINTS_0_b_addr_o[12]),
	.D(next_index_base_net_0[15]),
	.A(VCC),
	.FCI(index_true_3_0_cry_14)
);
defparam \next_index_base_RNIMKAM5[15] .INIT=20'h4E400;
// @62:69
  ARI1 \index_true_3_RNO[17]  (
	.FCO(index_true_3_RNO_FCO[17]),
	.S(N_66),
	.Y(index_true_3_RNO_Y[17]),
	.B(ROW_PTR_0_v_sync_re),
	.C(RPOINTS_0_b_addr_o[14]),
	.D(next_index_base_net_0[17]),
	.A(VCC),
	.FCI(index_true_3_0_cry_16)
);
defparam \index_true_3_RNO[17] .INIT=20'h4E400;
// @62:69
  ARI1 \next_index_base_RNIFVS56[16]  (
	.FCO(index_true_3_0_cry_16),
	.S(N_65),
	.Y(next_index_base_RNIFVS56_Y[16]),
	.B(ROW_PTR_0_v_sync_re),
	.C(RPOINTS_0_b_addr_o[13]),
	.D(next_index_base_net_0[16]),
	.A(VCC),
	.FCI(index_true_3_0_cry_15)
);
defparam \next_index_base_RNIFVS56[16] .INIT=20'h4E400;
// @62:51
  ARI1 next_index_base_4_cry_0 (
	.FCO(next_index_base_4_cry_0_Z),
	.S(next_index_base_4_cry_0_S),
	.Y(next_index_base_4_cry_0_Y),
	.B(index_base_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam next_index_base_4_cry_0.INIT=20'h65500;
// @62:51
  ARI1 next_index_base_4_cry_1 (
	.FCO(next_index_base_4_cry_1_Z),
	.S(next_index_base_4[12]),
	.Y(next_index_base_4_cry_1_Y),
	.B(index_base_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(next_index_base_4_cry_0_Z)
);
defparam next_index_base_4_cry_1.INIT=20'h65500;
// @62:51
  ARI1 next_index_base_4_cry_2 (
	.FCO(next_index_base_4_cry_2_Z),
	.S(next_index_base_4[13]),
	.Y(next_index_base_4_cry_2_Y),
	.B(index_base_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(next_index_base_4_cry_1_Z)
);
defparam next_index_base_4_cry_2.INIT=20'h4AA00;
// @62:51
  ARI1 next_index_base_4_cry_3 (
	.FCO(next_index_base_4_cry_3_Z),
	.S(next_index_base_4[14]),
	.Y(next_index_base_4_cry_3_Y),
	.B(index_base_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(next_index_base_4_cry_2_Z)
);
defparam next_index_base_4_cry_3.INIT=20'h65500;
// @62:51
  ARI1 next_index_base_4_cry_4 (
	.FCO(next_index_base_4_cry_4_Z),
	.S(next_index_base_4[15]),
	.Y(next_index_base_4_cry_4_Y),
	.B(index_base_Z[15]),
	.C(next_index_base_4_axb_4_Z),
	.D(GND),
	.A(VCC),
	.FCI(next_index_base_4_cry_3_Z)
);
defparam next_index_base_4_cry_4.INIT=20'h5CCAA;
// @62:51
  ARI1 next_index_base_4_cry_5 (
	.FCO(next_index_base_4_cry_5_Z),
	.S(next_index_base_4[16]),
	.Y(next_index_base_4_cry_5_Y),
	.B(index_base_Z[16]),
	.C(next_index_base_4_axb_5_Z),
	.D(GND),
	.A(VCC),
	.FCI(next_index_base_4_cry_4_Z)
);
defparam next_index_base_4_cry_5.INIT=20'h5CCAA;
// @62:51
  ARI1 next_index_base_4_cry_6 (
	.FCO(next_index_base_4_cry_6_Z),
	.S(next_index_base_4[17]),
	.Y(next_index_base_4_cry_6_Y),
	.B(index_base_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(next_index_base_4_cry_5_Z)
);
defparam next_index_base_4_cry_6.INIT=20'h65500;
// @62:51
  ARI1 next_index_base_4_s_8 (
	.FCO(next_index_base_4_s_8_FCO),
	.S(next_index_base_4[19]),
	.Y(next_index_base_4_s_8_Y),
	.B(index_base_Z[19]),
	.C(un2_index_baselto19_Z),
	.D(GND),
	.A(VCC),
	.FCI(next_index_base_4_cry_7_Z)
);
defparam next_index_base_4_s_8.INIT=20'h49900;
// @62:51
  ARI1 next_index_base_4_cry_7 (
	.FCO(next_index_base_4_cry_7_Z),
	.S(next_index_base_4[18]),
	.Y(next_index_base_4_cry_7_Y),
	.B(un2_index_baselto19_Z),
	.C(GND),
	.D(GND),
	.A(index_base_Z[18]),
	.FCI(next_index_base_4_cry_6_Z)
);
defparam next_index_base_4_cry_7.INIT=20'h5AA55;
  ARI1 sel_10_7_2_wmux_3 (
	.FCO(sel_10_7_2_wmux_3_FCO),
	.S(sel_10_7_2_wmux_3_S),
	.Y(sel_10),
	.B(sel_10_7_2_0_y1),
	.C(index_true_Z[0]),
	.D(VCC),
	.A(sel_10_7_2_0_y3),
	.FCI(sel_10_7_2_co1_0)
);
defparam sel_10_7_2_wmux_3.INIT=20'h0EC2C;
  ARI1 sel_10_7_2_wmux_2 (
	.FCO(sel_10_7_2_co1_0),
	.S(sel_10_7_2_wmux_2_S),
	.Y(sel_10_7_2_0_y3),
	.B(index_true_Z[1]),
	.C(DPSRAM_C0_0_B_DOUT[3]),
	.D(DPSRAM_C0_0_B_DOUT[7]),
	.A(sel_10_7_2_y0_0),
	.FCI(sel_10_7_2_co0_0)
);
defparam sel_10_7_2_wmux_2.INIT=20'h0F588;
  ARI1 sel_10_7_2_wmux_1 (
	.FCO(sel_10_7_2_co0_0),
	.S(sel_10_7_2_wmux_1_S),
	.Y(sel_10_7_2_y0_0),
	.B(index_true_Z[1]),
	.C(DPSRAM_C0_0_B_DOUT[1]),
	.D(DPSRAM_C0_0_B_DOUT[5]),
	.A(index_true_Z[2]),
	.FCI(sel_10_7_2_0_co1)
);
defparam sel_10_7_2_wmux_1.INIT=20'h0FA44;
  ARI1 sel_10_7_2_wmux_0 (
	.FCO(sel_10_7_2_0_co1),
	.S(sel_10_7_2_wmux_0_S),
	.Y(sel_10_7_2_0_y1),
	.B(index_true_Z[1]),
	.C(DPSRAM_C0_0_B_DOUT[2]),
	.D(DPSRAM_C0_0_B_DOUT[6]),
	.A(sel_10_7_2_0_y0),
	.FCI(sel_10_7_2_0_co0)
);
defparam sel_10_7_2_wmux_0.INIT=20'h0F588;
  ARI1 sel_10_7_2_0_wmux (
	.FCO(sel_10_7_2_0_co0),
	.S(sel_10_7_2_0_wmux_S),
	.Y(sel_10_7_2_0_y0),
	.B(index_true_Z[1]),
	.C(DPSRAM_C0_0_B_DOUT[0]),
	.D(DPSRAM_C0_0_B_DOUT[4]),
	.A(index_true_Z[2]),
	.FCI(VCC)
);
defparam sel_10_7_2_0_wmux.INIT=20'h0FA44;
// @62:51
  CFG4 next_index_base_4_axb_5 (
	.A(un2_index_baselt19),
	.B(un2_index_baselto19_3_Z),
	.C(index_base_Z[15]),
	.D(index_base_Z[16]),
	.Y(next_index_base_4_axb_5_Z)
);
defparam next_index_base_4_axb_5.INIT=16'h00F7;
// @62:51
  CFG4 next_index_base_4_axb_4 (
	.A(un2_index_baselt19),
	.B(un2_index_baselto19_3_Z),
	.C(index_base_Z[16]),
	.D(index_base_Z[15]),
	.Y(next_index_base_4_axb_4_Z)
);
defparam next_index_base_4_axb_4.INIT=16'h00F7;
// @62:70
  CFG2 un5_data_valid_ilto16 (
	.A(RPOINTS_0_b_addr_o[12]),
	.B(RPOINTS_0_b_addr_o[13]),
	.Y(un5_data_valid_ilt17)
);
defparam un5_data_valid_ilto16.INIT=4'h1;
// @62:51
  CFG4 un2_index_baselto19_3 (
	.A(index_base_Z[19]),
	.B(index_base_Z[18]),
	.C(index_base_Z[17]),
	.D(index_base_Z[14]),
	.Y(un2_index_baselto19_3_Z)
);
defparam un2_index_baselto19_3.INIT=16'h0001;
// @62:70
  CFG3 un5_data_valid_ilto19_RNI23FN_0 (
	.A(un5_data_valid_i_i),
	.B(data_valid_i),
	.C(ROW_PTR_0_v_sync_re),
	.Y(index_true_3_sn_N_4_mux)
);
defparam un5_data_valid_ilto19_RNI23FN_0.INIT=8'h04;
// @62:51
  CFG3 un2_index_baselto13 (
	.A(index_base_Z[13]),
	.B(index_base_Z[12]),
	.C(index_base_Z[11]),
	.Y(un2_index_baselt19)
);
defparam un2_index_baselto13.INIT=8'h57;
// @62:70
  CFG4 un5_data_valid_ilto19 (
	.A(index_true_Z[19]),
	.B(index_true_Z[18]),
	.C(RPOINTS_0_b_addr_o[14]),
	.D(un5_data_valid_ilt17),
	.Y(un5_data_valid_i_i)
);
defparam un5_data_valid_ilto19.INIT=16'h1101;
// @62:65
  CFG2 \index_true_3[0]  (
	.A(index_true_3_sn_N_4_mux),
	.B(N_49),
	.Y(index_true_3_Z[0])
);
defparam \index_true_3[0] .INIT=4'h4;
// @62:65
  CFG2 \index_true_3[1]  (
	.A(index_true_3_sn_N_4_mux),
	.B(N_50),
	.Y(index_true_3_Z[1])
);
defparam \index_true_3[1] .INIT=4'h4;
// @62:65
  CFG2 \index_true_3[2]  (
	.A(index_true_3_sn_N_4_mux),
	.B(N_51),
	.Y(index_true_3_Z[2])
);
defparam \index_true_3[2] .INIT=4'h4;
// @62:65
  CFG2 \index_true_3[4]  (
	.A(index_true_3_sn_N_4_mux),
	.B(N_53),
	.Y(index_true_3_Z[4])
);
defparam \index_true_3[4] .INIT=4'h4;
// @62:65
  CFG2 \index_true_3[5]  (
	.A(index_true_3_sn_N_4_mux),
	.B(N_54),
	.Y(index_true_3_Z[5])
);
defparam \index_true_3[5] .INIT=4'h4;
// @62:65
  CFG2 \index_true_3[6]  (
	.A(index_true_3_sn_N_4_mux),
	.B(N_55),
	.Y(index_true_3_Z[6])
);
defparam \index_true_3[6] .INIT=4'h4;
// @62:65
  CFG2 \index_true_3[7]  (
	.A(index_true_3_sn_N_4_mux),
	.B(N_56),
	.Y(index_true_3_Z[7])
);
defparam \index_true_3[7] .INIT=4'h4;
// @62:65
  CFG2 \index_true_3[8]  (
	.A(index_true_3_sn_N_4_mux),
	.B(N_57),
	.Y(index_true_3_Z[8])
);
defparam \index_true_3[8] .INIT=4'h4;
// @62:65
  CFG2 \index_true_3[9]  (
	.A(index_true_3_sn_N_4_mux),
	.B(N_58),
	.Y(index_true_3_Z[9])
);
defparam \index_true_3[9] .INIT=4'h4;
// @62:65
  CFG2 \index_true_3[10]  (
	.A(index_true_3_sn_N_4_mux),
	.B(N_59),
	.Y(index_true_3_Z[10])
);
defparam \index_true_3[10] .INIT=4'h4;
// @62:65
  CFG2 \index_true_3[11]  (
	.A(index_true_3_sn_N_4_mux),
	.B(N_60),
	.Y(index_true_3_Z[11])
);
defparam \index_true_3[11] .INIT=4'h4;
// @62:65
  CFG2 \index_true_3[12]  (
	.A(index_true_3_sn_N_4_mux),
	.B(N_61),
	.Y(index_true_3_Z[12])
);
defparam \index_true_3[12] .INIT=4'h4;
// @62:65
  CFG2 \index_true_3[13]  (
	.A(index_true_3_sn_N_4_mux),
	.B(N_62),
	.Y(index_true_3_Z[13])
);
defparam \index_true_3[13] .INIT=4'h4;
// @62:65
  CFG2 \index_true_3[14]  (
	.A(index_true_3_sn_N_4_mux),
	.B(N_63),
	.Y(index_true_3_Z[14])
);
defparam \index_true_3[14] .INIT=4'h4;
// @62:65
  CFG2 \index_true_3[15]  (
	.A(index_true_3_sn_N_4_mux),
	.B(N_64),
	.Y(index_true_3_Z[15])
);
defparam \index_true_3[15] .INIT=4'h4;
// @62:65
  CFG2 \index_true_3[16]  (
	.A(index_true_3_sn_N_4_mux),
	.B(N_65),
	.Y(index_true_3_Z[16])
);
defparam \index_true_3[16] .INIT=4'h4;
// @62:65
  CFG2 \index_true_3[17]  (
	.A(index_true_3_sn_N_4_mux),
	.B(N_66),
	.Y(index_true_3_Z[17])
);
defparam \index_true_3[17] .INIT=4'h4;
// @62:65
  CFG4 \index_true_3[18]  (
	.A(next_index_base_Z[18]),
	.B(index_true_Z[18]),
	.C(ROW_PTR_0_v_sync_re),
	.D(index_true_3_sn_N_4_mux),
	.Y(index_true_3_Z[18])
);
defparam \index_true_3[18] .INIT=16'h00AC;
// @62:65
  CFG4 \index_true_3[19]  (
	.A(next_index_base_Z[19]),
	.B(index_true_Z[19]),
	.C(ROW_PTR_0_v_sync_re),
	.D(index_true_3_sn_N_4_mux),
	.Y(index_true_3_Z[19])
);
defparam \index_true_3[19] .INIT=16'h00AC;
// @62:65
  CFG2 \index_true_3[3]  (
	.A(index_true_3_sn_N_4_mux),
	.B(N_52),
	.Y(index_true_3_Z[3])
);
defparam \index_true_3[3] .INIT=4'h4;
// @62:51
  CFG4 un2_index_baselto19 (
	.A(index_base_Z[15]),
	.B(index_base_Z[16]),
	.C(un2_index_baselto19_3_Z),
	.D(un2_index_baselt19),
	.Y(un2_index_baselto19_Z)
);
defparam un2_index_baselto19.INIT=16'h1000;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* RPOINTS */

module ROW_PTR (
  xy_display_1_INDEX,
  data_valid_i,
  ROW_PTR_0_v_sync_re,
  V_SYNC_I_c,
  FlashFreeze_SB_0_GL0,
  MX2_0_Y_arst
)
;
output [17:0] xy_display_1_INDEX ;
input data_valid_i ;
output ROW_PTR_0_v_sync_re ;
input V_SYNC_I_c ;
input FlashFreeze_SB_0_GL0 ;
input MX2_0_Y_arst ;
wire data_valid_i ;
wire ROW_PTR_0_v_sync_re ;
wire V_SYNC_I_c ;
wire FlashFreeze_SB_0_GL0 ;
wire MX2_0_Y_arst ;
wire [17:0] INDEX_s;
wire [16:0] INDEX_cry;
wire [0:0] INDEX_RNIHEI71_Y;
wire [1:1] INDEX_RNIAMKL1_Y;
wire [2:2] INDEX_RNI4VM32_Y;
wire [3:3] INDEX_RNIV8PH2_Y;
wire [4:4] INDEX_RNIRJRV2_Y;
wire [5:5] INDEX_RNIOVTD3_Y;
wire [6:6] INDEX_RNIMC0S3_Y;
wire [7:7] INDEX_RNILQ2A4_Y;
wire [8:8] INDEX_RNIL95O4_Y;
wire [9:9] INDEX_RNIMP765_Y;
wire [10:10] INDEX_RNIVEBE5_Y;
wire [11:11] INDEX_RNI95FM5_Y;
wire [12:12] INDEX_RNIKSIU5_Y;
wire [13:13] INDEX_RNI0LM66_Y;
wire [14:14] INDEX_RNIDEQE6_Y;
wire [15:15] INDEX_RNIR8UM6_Y;
wire [17:17] INDEX_RNO_FCO;
wire [17:17] INDEX_RNO_Y;
wire [16:16] INDEX_RNIA42V6_Y;
wire VCC ;
wire INDEXe ;
wire GND ;
wire s_v_sync_dly1_Z ;
wire s_v_sync_dly_Z ;
wire INDEX_cry_cy ;
wire s_v_sync_dly1_RNIP7GP_S ;
wire s_v_sync_dly1_RNIP7GP_Y ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @61:58
  SLE \INDEX[17]  (
	.Q(xy_display_1_INDEX[17]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(INDEX_s[17]),
	.EN(INDEXe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @61:58
  SLE \INDEX[16]  (
	.Q(xy_display_1_INDEX[16]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(INDEX_s[16]),
	.EN(INDEXe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @61:58
  SLE \INDEX[15]  (
	.Q(xy_display_1_INDEX[15]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(INDEX_s[15]),
	.EN(INDEXe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @61:58
  SLE \INDEX[14]  (
	.Q(xy_display_1_INDEX[14]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(INDEX_s[14]),
	.EN(INDEXe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @61:58
  SLE \INDEX[13]  (
	.Q(xy_display_1_INDEX[13]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(INDEX_s[13]),
	.EN(INDEXe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @61:58
  SLE \INDEX[12]  (
	.Q(xy_display_1_INDEX[12]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(INDEX_s[12]),
	.EN(INDEXe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @61:58
  SLE \INDEX[11]  (
	.Q(xy_display_1_INDEX[11]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(INDEX_s[11]),
	.EN(INDEXe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @61:58
  SLE \INDEX[10]  (
	.Q(xy_display_1_INDEX[10]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(INDEX_s[10]),
	.EN(INDEXe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @61:58
  SLE \INDEX[9]  (
	.Q(xy_display_1_INDEX[9]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(INDEX_s[9]),
	.EN(INDEXe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @61:58
  SLE \INDEX[8]  (
	.Q(xy_display_1_INDEX[8]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(INDEX_s[8]),
	.EN(INDEXe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @61:58
  SLE \INDEX[7]  (
	.Q(xy_display_1_INDEX[7]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(INDEX_s[7]),
	.EN(INDEXe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @61:58
  SLE \INDEX[6]  (
	.Q(xy_display_1_INDEX[6]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(INDEX_s[6]),
	.EN(INDEXe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @61:58
  SLE \INDEX[5]  (
	.Q(xy_display_1_INDEX[5]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(INDEX_s[5]),
	.EN(INDEXe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @61:58
  SLE \INDEX[4]  (
	.Q(xy_display_1_INDEX[4]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(INDEX_s[4]),
	.EN(INDEXe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @61:58
  SLE \INDEX[3]  (
	.Q(xy_display_1_INDEX[3]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(INDEX_s[3]),
	.EN(INDEXe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @61:58
  SLE \INDEX[2]  (
	.Q(xy_display_1_INDEX[2]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(INDEX_s[2]),
	.EN(INDEXe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @61:58
  SLE \INDEX[1]  (
	.Q(xy_display_1_INDEX[1]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(INDEX_s[1]),
	.EN(INDEXe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @61:58
  SLE \INDEX[0]  (
	.Q(xy_display_1_INDEX[0]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(INDEX_s[0]),
	.EN(INDEXe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @61:58
  SLE s_v_sync_dly1 (
	.Q(s_v_sync_dly1_Z),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_v_sync_dly_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @61:58
  SLE s_v_sync_dly (
	.Q(s_v_sync_dly_Z),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(V_SYNC_I_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @61:53
  ARI1 s_v_sync_dly1_RNIP7GP (
	.FCO(INDEX_cry_cy),
	.S(s_v_sync_dly1_RNIP7GP_S),
	.Y(s_v_sync_dly1_RNIP7GP_Y),
	.B(s_v_sync_dly_Z),
	.C(s_v_sync_dly1_Z),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam s_v_sync_dly1_RNIP7GP.INIT=20'h4DD00;
// @61:53
  ARI1 \INDEX_RNIHEI71[0]  (
	.FCO(INDEX_cry[0]),
	.S(INDEX_s[0]),
	.Y(INDEX_RNIHEI71_Y[0]),
	.B(ROW_PTR_0_v_sync_re),
	.C(xy_display_1_INDEX[0]),
	.D(GND),
	.A(VCC),
	.FCI(INDEX_cry_cy)
);
defparam \INDEX_RNIHEI71[0] .INIT=20'h44400;
// @61:53
  ARI1 \INDEX_RNIAMKL1[1]  (
	.FCO(INDEX_cry[1]),
	.S(INDEX_s[1]),
	.Y(INDEX_RNIAMKL1_Y[1]),
	.B(ROW_PTR_0_v_sync_re),
	.C(xy_display_1_INDEX[1]),
	.D(GND),
	.A(VCC),
	.FCI(INDEX_cry[0])
);
defparam \INDEX_RNIAMKL1[1] .INIT=20'h44400;
// @61:53
  ARI1 \INDEX_RNI4VM32[2]  (
	.FCO(INDEX_cry[2]),
	.S(INDEX_s[2]),
	.Y(INDEX_RNI4VM32_Y[2]),
	.B(ROW_PTR_0_v_sync_re),
	.C(xy_display_1_INDEX[2]),
	.D(GND),
	.A(VCC),
	.FCI(INDEX_cry[1])
);
defparam \INDEX_RNI4VM32[2] .INIT=20'h44400;
// @61:53
  ARI1 \INDEX_RNIV8PH2[3]  (
	.FCO(INDEX_cry[3]),
	.S(INDEX_s[3]),
	.Y(INDEX_RNIV8PH2_Y[3]),
	.B(ROW_PTR_0_v_sync_re),
	.C(xy_display_1_INDEX[3]),
	.D(GND),
	.A(VCC),
	.FCI(INDEX_cry[2])
);
defparam \INDEX_RNIV8PH2[3] .INIT=20'h44400;
// @61:53
  ARI1 \INDEX_RNIRJRV2[4]  (
	.FCO(INDEX_cry[4]),
	.S(INDEX_s[4]),
	.Y(INDEX_RNIRJRV2_Y[4]),
	.B(ROW_PTR_0_v_sync_re),
	.C(xy_display_1_INDEX[4]),
	.D(GND),
	.A(VCC),
	.FCI(INDEX_cry[3])
);
defparam \INDEX_RNIRJRV2[4] .INIT=20'h44400;
// @61:53
  ARI1 \INDEX_RNIOVTD3[5]  (
	.FCO(INDEX_cry[5]),
	.S(INDEX_s[5]),
	.Y(INDEX_RNIOVTD3_Y[5]),
	.B(ROW_PTR_0_v_sync_re),
	.C(xy_display_1_INDEX[5]),
	.D(GND),
	.A(VCC),
	.FCI(INDEX_cry[4])
);
defparam \INDEX_RNIOVTD3[5] .INIT=20'h44400;
// @61:53
  ARI1 \INDEX_RNIMC0S3[6]  (
	.FCO(INDEX_cry[6]),
	.S(INDEX_s[6]),
	.Y(INDEX_RNIMC0S3_Y[6]),
	.B(ROW_PTR_0_v_sync_re),
	.C(xy_display_1_INDEX[6]),
	.D(GND),
	.A(VCC),
	.FCI(INDEX_cry[5])
);
defparam \INDEX_RNIMC0S3[6] .INIT=20'h44400;
// @61:53
  ARI1 \INDEX_RNILQ2A4[7]  (
	.FCO(INDEX_cry[7]),
	.S(INDEX_s[7]),
	.Y(INDEX_RNILQ2A4_Y[7]),
	.B(ROW_PTR_0_v_sync_re),
	.C(xy_display_1_INDEX[7]),
	.D(GND),
	.A(VCC),
	.FCI(INDEX_cry[6])
);
defparam \INDEX_RNILQ2A4[7] .INIT=20'h44400;
// @61:53
  ARI1 \INDEX_RNIL95O4[8]  (
	.FCO(INDEX_cry[8]),
	.S(INDEX_s[8]),
	.Y(INDEX_RNIL95O4_Y[8]),
	.B(ROW_PTR_0_v_sync_re),
	.C(xy_display_1_INDEX[8]),
	.D(GND),
	.A(VCC),
	.FCI(INDEX_cry[7])
);
defparam \INDEX_RNIL95O4[8] .INIT=20'h44400;
// @61:53
  ARI1 \INDEX_RNIMP765[9]  (
	.FCO(INDEX_cry[9]),
	.S(INDEX_s[9]),
	.Y(INDEX_RNIMP765_Y[9]),
	.B(ROW_PTR_0_v_sync_re),
	.C(xy_display_1_INDEX[9]),
	.D(GND),
	.A(VCC),
	.FCI(INDEX_cry[8])
);
defparam \INDEX_RNIMP765[9] .INIT=20'h44400;
// @61:53
  ARI1 \INDEX_RNIVEBE5[10]  (
	.FCO(INDEX_cry[10]),
	.S(INDEX_s[10]),
	.Y(INDEX_RNIVEBE5_Y[10]),
	.B(ROW_PTR_0_v_sync_re),
	.C(xy_display_1_INDEX[10]),
	.D(GND),
	.A(VCC),
	.FCI(INDEX_cry[9])
);
defparam \INDEX_RNIVEBE5[10] .INIT=20'h44400;
// @61:53
  ARI1 \INDEX_RNI95FM5[11]  (
	.FCO(INDEX_cry[11]),
	.S(INDEX_s[11]),
	.Y(INDEX_RNI95FM5_Y[11]),
	.B(ROW_PTR_0_v_sync_re),
	.C(xy_display_1_INDEX[11]),
	.D(GND),
	.A(VCC),
	.FCI(INDEX_cry[10])
);
defparam \INDEX_RNI95FM5[11] .INIT=20'h44400;
// @61:53
  ARI1 \INDEX_RNIKSIU5[12]  (
	.FCO(INDEX_cry[12]),
	.S(INDEX_s[12]),
	.Y(INDEX_RNIKSIU5_Y[12]),
	.B(ROW_PTR_0_v_sync_re),
	.C(xy_display_1_INDEX[12]),
	.D(GND),
	.A(VCC),
	.FCI(INDEX_cry[11])
);
defparam \INDEX_RNIKSIU5[12] .INIT=20'h44400;
// @61:53
  ARI1 \INDEX_RNI0LM66[13]  (
	.FCO(INDEX_cry[13]),
	.S(INDEX_s[13]),
	.Y(INDEX_RNI0LM66_Y[13]),
	.B(ROW_PTR_0_v_sync_re),
	.C(xy_display_1_INDEX[13]),
	.D(GND),
	.A(VCC),
	.FCI(INDEX_cry[12])
);
defparam \INDEX_RNI0LM66[13] .INIT=20'h44400;
// @61:53
  ARI1 \INDEX_RNIDEQE6[14]  (
	.FCO(INDEX_cry[14]),
	.S(INDEX_s[14]),
	.Y(INDEX_RNIDEQE6_Y[14]),
	.B(ROW_PTR_0_v_sync_re),
	.C(xy_display_1_INDEX[14]),
	.D(GND),
	.A(VCC),
	.FCI(INDEX_cry[13])
);
defparam \INDEX_RNIDEQE6[14] .INIT=20'h44400;
// @61:53
  ARI1 \INDEX_RNIR8UM6[15]  (
	.FCO(INDEX_cry[15]),
	.S(INDEX_s[15]),
	.Y(INDEX_RNIR8UM6_Y[15]),
	.B(ROW_PTR_0_v_sync_re),
	.C(xy_display_1_INDEX[15]),
	.D(GND),
	.A(VCC),
	.FCI(INDEX_cry[14])
);
defparam \INDEX_RNIR8UM6[15] .INIT=20'h44400;
// @61:53
  ARI1 \INDEX_RNO[17]  (
	.FCO(INDEX_RNO_FCO[17]),
	.S(INDEX_s[17]),
	.Y(INDEX_RNO_Y[17]),
	.B(ROW_PTR_0_v_sync_re),
	.C(xy_display_1_INDEX[17]),
	.D(GND),
	.A(VCC),
	.FCI(INDEX_cry[16])
);
defparam \INDEX_RNO[17] .INIT=20'h44400;
// @61:53
  ARI1 \INDEX_RNIA42V6[16]  (
	.FCO(INDEX_cry[16]),
	.S(INDEX_s[16]),
	.Y(INDEX_RNIA42V6_Y[16]),
	.B(ROW_PTR_0_v_sync_re),
	.C(xy_display_1_INDEX[16]),
	.D(GND),
	.A(VCC),
	.FCI(INDEX_cry[15])
);
defparam \INDEX_RNIA42V6[16] .INIT=20'h44400;
// @61:53
  CFG2 v_sync_re (
	.A(s_v_sync_dly_Z),
	.B(s_v_sync_dly1_Z),
	.Y(ROW_PTR_0_v_sync_re)
);
defparam v_sync_re.INIT=4'h2;
// @37:128
  CFG2 v_sync_re_RNI7AQB (
	.A(ROW_PTR_0_v_sync_re),
	.B(data_valid_i),
	.Y(INDEXe)
);
defparam v_sync_re_RNI7AQB.INIT=4'hE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ROW_PTR */

module xy_fifo_control (
  xy_fifo_control_0_data_o,
  xy_generator_0_x,
  xy_generator_0_y,
  xy_generator_0_xy_refresh,
  xy_generator_0_xy_valid,
  xy_fifo_control_0_we,
  FlashFreeze_SB_0_GL0,
  MX2_0_Y_arst
)
;
output [17:0] xy_fifo_control_0_data_o ;
input [8:0] xy_generator_0_x ;
input [8:0] xy_generator_0_y ;
input xy_generator_0_xy_refresh ;
input xy_generator_0_xy_valid ;
output xy_fifo_control_0_we ;
input FlashFreeze_SB_0_GL0 ;
input MX2_0_Y_arst ;
wire xy_generator_0_xy_refresh ;
wire xy_generator_0_xy_valid ;
wire xy_fifo_control_0_we ;
wire FlashFreeze_SB_0_GL0 ;
wire MX2_0_Y_arst ;
wire [8:0] x_dly_Z;
wire [17:0] data_o_4;
wire [8:0] y_dly_Z;
wire VCC ;
wire GND ;
wire we_2_Z ;
wire xy_valid_dly_Z ;
wire xy_refresh_dly_Z ;
// @64:48
  SLE \x_dly[7]  (
	.Q(x_dly_Z[7]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_generator_0_x[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @64:48
  SLE \x_dly[6]  (
	.Q(x_dly_Z[6]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_generator_0_x[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @64:48
  SLE \x_dly[5]  (
	.Q(x_dly_Z[5]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_generator_0_x[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @64:48
  SLE \x_dly[4]  (
	.Q(x_dly_Z[4]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_generator_0_x[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @64:48
  SLE \x_dly[3]  (
	.Q(x_dly_Z[3]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_generator_0_x[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @64:48
  SLE \x_dly[2]  (
	.Q(x_dly_Z[2]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_generator_0_x[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @64:48
  SLE \x_dly[1]  (
	.Q(x_dly_Z[1]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_generator_0_x[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @64:48
  SLE \x_dly[0]  (
	.Q(x_dly_Z[0]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_generator_0_x[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @64:64
  SLE we (
	.Q(xy_fifo_control_0_we),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(we_2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @64:48
  SLE xy_valid_dly (
	.Q(xy_valid_dly_Z),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_generator_0_xy_valid),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @64:48
  SLE xy_refresh_dly (
	.Q(xy_refresh_dly_Z),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_generator_0_xy_refresh),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @64:64
  SLE \data_o[4]  (
	.Q(xy_fifo_control_0_data_o[4]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(data_o_4[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @64:64
  SLE \data_o[3]  (
	.Q(xy_fifo_control_0_data_o[3]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(data_o_4[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @64:64
  SLE \data_o[2]  (
	.Q(xy_fifo_control_0_data_o[2]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(data_o_4[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @64:64
  SLE \data_o[1]  (
	.Q(xy_fifo_control_0_data_o[1]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(data_o_4[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @64:64
  SLE \data_o[0]  (
	.Q(xy_fifo_control_0_data_o[0]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(data_o_4[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @64:48
  SLE \y_dly[8]  (
	.Q(y_dly_Z[8]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_generator_0_y[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @64:48
  SLE \y_dly[7]  (
	.Q(y_dly_Z[7]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_generator_0_y[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @64:48
  SLE \y_dly[6]  (
	.Q(y_dly_Z[6]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_generator_0_y[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @64:48
  SLE \y_dly[5]  (
	.Q(y_dly_Z[5]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_generator_0_y[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @64:48
  SLE \y_dly[4]  (
	.Q(y_dly_Z[4]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_generator_0_y[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @64:48
  SLE \y_dly[3]  (
	.Q(y_dly_Z[3]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_generator_0_y[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @64:48
  SLE \y_dly[2]  (
	.Q(y_dly_Z[2]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_generator_0_y[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @64:48
  SLE \y_dly[1]  (
	.Q(y_dly_Z[1]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_generator_0_y[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @64:48
  SLE \y_dly[0]  (
	.Q(y_dly_Z[0]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_generator_0_y[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @64:48
  SLE \x_dly[8]  (
	.Q(x_dly_Z[8]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_generator_0_x[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @64:64
  SLE \data_o[17]  (
	.Q(xy_fifo_control_0_data_o[17]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(data_o_4[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @64:64
  SLE \data_o[16]  (
	.Q(xy_fifo_control_0_data_o[16]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(data_o_4[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @64:64
  SLE \data_o[15]  (
	.Q(xy_fifo_control_0_data_o[15]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(data_o_4[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @64:64
  SLE \data_o[14]  (
	.Q(xy_fifo_control_0_data_o[14]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(data_o_4[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @64:64
  SLE \data_o[13]  (
	.Q(xy_fifo_control_0_data_o[13]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(data_o_4[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @64:64
  SLE \data_o[12]  (
	.Q(xy_fifo_control_0_data_o[12]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(data_o_4[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @64:64
  SLE \data_o[11]  (
	.Q(xy_fifo_control_0_data_o[11]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(data_o_4[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @64:64
  SLE \data_o[10]  (
	.Q(xy_fifo_control_0_data_o[10]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(data_o_4[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @64:64
  SLE \data_o[9]  (
	.Q(xy_fifo_control_0_data_o[9]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(data_o_4[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @64:64
  SLE \data_o[8]  (
	.Q(xy_fifo_control_0_data_o[8]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(data_o_4[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @64:64
  SLE \data_o[7]  (
	.Q(xy_fifo_control_0_data_o[7]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(data_o_4[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @64:64
  SLE \data_o[6]  (
	.Q(xy_fifo_control_0_data_o[6]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(data_o_4[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @64:64
  SLE \data_o[5]  (
	.Q(xy_fifo_control_0_data_o[5]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(data_o_4[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @64:69
  CFG3 \data_o_4_f0[9]  (
	.A(xy_valid_dly_Z),
	.B(xy_refresh_dly_Z),
	.C(x_dly_Z[0]),
	.Y(data_o_4[9])
);
defparam \data_o_4_f0[9] .INIT=8'hEC;
// @64:69
  CFG3 \data_o_4_f0[8]  (
	.A(xy_refresh_dly_Z),
	.B(y_dly_Z[8]),
	.C(xy_valid_dly_Z),
	.Y(data_o_4[8])
);
defparam \data_o_4_f0[8] .INIT=8'hEA;
// @64:69
  CFG3 \data_o_4_f0[7]  (
	.A(xy_refresh_dly_Z),
	.B(y_dly_Z[7]),
	.C(xy_valid_dly_Z),
	.Y(data_o_4[7])
);
defparam \data_o_4_f0[7] .INIT=8'hEA;
// @64:69
  CFG3 \data_o_4_f0[6]  (
	.A(xy_refresh_dly_Z),
	.B(y_dly_Z[6]),
	.C(xy_valid_dly_Z),
	.Y(data_o_4[6])
);
defparam \data_o_4_f0[6] .INIT=8'hEA;
// @64:69
  CFG3 \data_o_4_f0[5]  (
	.A(xy_refresh_dly_Z),
	.B(y_dly_Z[5]),
	.C(xy_valid_dly_Z),
	.Y(data_o_4[5])
);
defparam \data_o_4_f0[5] .INIT=8'hEA;
// @64:69
  CFG3 \data_o_4_f0[4]  (
	.A(xy_refresh_dly_Z),
	.B(y_dly_Z[4]),
	.C(xy_valid_dly_Z),
	.Y(data_o_4[4])
);
defparam \data_o_4_f0[4] .INIT=8'hEA;
// @64:69
  CFG3 \data_o_4_f0[3]  (
	.A(xy_refresh_dly_Z),
	.B(y_dly_Z[3]),
	.C(xy_valid_dly_Z),
	.Y(data_o_4[3])
);
defparam \data_o_4_f0[3] .INIT=8'hEA;
// @64:69
  CFG3 \data_o_4_f0[2]  (
	.A(xy_refresh_dly_Z),
	.B(y_dly_Z[2]),
	.C(xy_valid_dly_Z),
	.Y(data_o_4[2])
);
defparam \data_o_4_f0[2] .INIT=8'hEA;
// @64:69
  CFG3 \data_o_4_f0[1]  (
	.A(xy_refresh_dly_Z),
	.B(y_dly_Z[1]),
	.C(xy_valid_dly_Z),
	.Y(data_o_4[1])
);
defparam \data_o_4_f0[1] .INIT=8'hEA;
// @64:69
  CFG3 \data_o_4_f0[0]  (
	.A(xy_refresh_dly_Z),
	.B(y_dly_Z[0]),
	.C(xy_valid_dly_Z),
	.Y(data_o_4[0])
);
defparam \data_o_4_f0[0] .INIT=8'hEA;
// @64:69
  CFG3 \data_o_4_f0[17]  (
	.A(xy_valid_dly_Z),
	.B(xy_refresh_dly_Z),
	.C(x_dly_Z[8]),
	.Y(data_o_4[17])
);
defparam \data_o_4_f0[17] .INIT=8'hEC;
// @64:69
  CFG3 \data_o_4_f0[16]  (
	.A(xy_valid_dly_Z),
	.B(xy_refresh_dly_Z),
	.C(x_dly_Z[7]),
	.Y(data_o_4[16])
);
defparam \data_o_4_f0[16] .INIT=8'hEC;
// @64:69
  CFG3 \data_o_4_f0[15]  (
	.A(xy_valid_dly_Z),
	.B(xy_refresh_dly_Z),
	.C(x_dly_Z[6]),
	.Y(data_o_4[15])
);
defparam \data_o_4_f0[15] .INIT=8'hEC;
// @64:69
  CFG3 \data_o_4_f0[14]  (
	.A(xy_valid_dly_Z),
	.B(xy_refresh_dly_Z),
	.C(x_dly_Z[5]),
	.Y(data_o_4[14])
);
defparam \data_o_4_f0[14] .INIT=8'hEC;
// @64:69
  CFG3 \data_o_4_f0[13]  (
	.A(xy_valid_dly_Z),
	.B(xy_refresh_dly_Z),
	.C(x_dly_Z[4]),
	.Y(data_o_4[13])
);
defparam \data_o_4_f0[13] .INIT=8'hEC;
// @64:69
  CFG3 \data_o_4_f0[12]  (
	.A(xy_valid_dly_Z),
	.B(xy_refresh_dly_Z),
	.C(x_dly_Z[3]),
	.Y(data_o_4[12])
);
defparam \data_o_4_f0[12] .INIT=8'hEC;
// @64:69
  CFG3 \data_o_4_f0[11]  (
	.A(xy_valid_dly_Z),
	.B(xy_refresh_dly_Z),
	.C(x_dly_Z[2]),
	.Y(data_o_4[11])
);
defparam \data_o_4_f0[11] .INIT=8'hEC;
// @64:69
  CFG3 \data_o_4_f0[10]  (
	.A(xy_valid_dly_Z),
	.B(xy_refresh_dly_Z),
	.C(x_dly_Z[1]),
	.Y(data_o_4[10])
);
defparam \data_o_4_f0[10] .INIT=8'hEC;
// @64:69
  CFG2 we_2 (
	.A(xy_refresh_dly_Z),
	.B(xy_valid_dly_Z),
	.Y(we_2_Z)
);
defparam we_2.INIT=4'hE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* xy_fifo_control */

module xy_display (
  xy_generator_0_y,
  xy_generator_0_x,
  xy_display_1_INDEX,
  xy_generator_0_xy_valid,
  xy_generator_0_xy_refresh,
  V_SYNC_I_c,
  xy_display_1_sel,
  data_valid_i,
  MX2_0_Y_arst,
  MX2_0_Y,
  FlashFreeze_SB_0_GL0
)
;
input [8:0] xy_generator_0_y ;
input [8:0] xy_generator_0_x ;
output [17:0] xy_display_1_INDEX ;
input xy_generator_0_xy_valid ;
input xy_generator_0_xy_refresh ;
input V_SYNC_I_c ;
output xy_display_1_sel ;
input data_valid_i ;
input MX2_0_Y_arst ;
input MX2_0_Y ;
input FlashFreeze_SB_0_GL0 ;
wire xy_generator_0_xy_valid ;
wire xy_generator_0_xy_refresh ;
wire V_SYNC_I_c ;
wire xy_display_1_sel ;
wire data_valid_i ;
wire MX2_0_Y_arst ;
wire MX2_0_Y ;
wire FlashFreeze_SB_0_GL0 ;
wire [17:0] COREFIFO_C0_0_Q;
wire [17:0] xy_fifo_control_0_data_o;
wire [14:0] WPOINTS_0_a_addr_o;
wire [14:0] RPOINTS_0_b_addr_o;
wire [7:0] WPOINTS_0_a_d_o;
wire [7:0] DPSRAM_C0_0_B_DOUT;
wire [7:0] DPSRAM_C0_0_A_DOUT;
wire [17:0] next_index_base_net_0;
wire WPOINTS_0_fifo_re_o ;
wire xy_fifo_control_0_we ;
wire COREFIFO_C0_0_EMPTY ;
wire WPOINTS_0_a_we_o ;
wire ROW_PTR_0_v_sync_re ;
wire GND ;
wire VCC ;
// @37:99
  COREFIFO_C0 COREFIFO_C0_0 (
	.COREFIFO_C0_0_Q(COREFIFO_C0_0_Q[17:0]),
	.xy_fifo_control_0_data_o(xy_fifo_control_0_data_o[17:0]),
	.FlashFreeze_SB_0_GL0(FlashFreeze_SB_0_GL0),
	.WPOINTS_0_fifo_re_o(WPOINTS_0_fifo_re_o),
	.MX2_0_Y(MX2_0_Y),
	.xy_fifo_control_0_we(xy_fifo_control_0_we),
	.COREFIFO_C0_0_EMPTY(COREFIFO_C0_0_EMPTY)
);
// @37:113
  DPSRAM_C0 DPSRAM_C0_0 (
	.WPOINTS_0_a_addr_o(WPOINTS_0_a_addr_o[14:0]),
	.RPOINTS_0_b_addr_o(RPOINTS_0_b_addr_o[14:0]),
	.WPOINTS_0_a_d_o(WPOINTS_0_a_d_o[7:0]),
	.DPSRAM_C0_0_B_DOUT(DPSRAM_C0_0_B_DOUT[7:0]),
	.DPSRAM_C0_0_A_DOUT(DPSRAM_C0_0_A_DOUT[7:0]),
	.FlashFreeze_SB_0_GL0(FlashFreeze_SB_0_GL0),
	.WPOINTS_0_a_we_o(WPOINTS_0_a_we_o)
);
// @37:157
  WPOINTS WPOINTS_0 (
	.DPSRAM_C0_0_A_DOUT(DPSRAM_C0_0_A_DOUT[7:0]),
	.COREFIFO_C0_0_Q(COREFIFO_C0_0_Q[17:0]),
	.WPOINTS_0_a_addr_o(WPOINTS_0_a_addr_o[14:0]),
	.next_index_base_net_0(next_index_base_net_0[17:0]),
	.WPOINTS_0_a_d_o(WPOINTS_0_a_d_o[7:0]),
	.COREFIFO_C0_0_EMPTY(COREFIFO_C0_0_EMPTY),
	.WPOINTS_0_a_we_o(WPOINTS_0_a_we_o),
	.WPOINTS_0_fifo_re_o(WPOINTS_0_fifo_re_o),
	.FlashFreeze_SB_0_GL0(FlashFreeze_SB_0_GL0),
	.MX2_0_Y_arst(MX2_0_Y_arst)
);
// @37:143
  RPOINTS RPOINTS_0 (
	.DPSRAM_C0_0_B_DOUT(DPSRAM_C0_0_B_DOUT[7:0]),
	.RPOINTS_0_b_addr_o(RPOINTS_0_b_addr_o[14:0]),
	.next_index_base_net_0(next_index_base_net_0[17:0]),
	.data_valid_i(data_valid_i),
	.ROW_PTR_0_v_sync_re(ROW_PTR_0_v_sync_re),
	.FlashFreeze_SB_0_GL0(FlashFreeze_SB_0_GL0),
	.MX2_0_Y_arst(MX2_0_Y_arst),
	.xy_display_1_sel(xy_display_1_sel)
);
// @37:128
  ROW_PTR ROW_PTR_0 (
	.xy_display_1_INDEX(xy_display_1_INDEX[17:0]),
	.data_valid_i(data_valid_i),
	.ROW_PTR_0_v_sync_re(ROW_PTR_0_v_sync_re),
	.V_SYNC_I_c(V_SYNC_I_c),
	.FlashFreeze_SB_0_GL0(FlashFreeze_SB_0_GL0),
	.MX2_0_Y_arst(MX2_0_Y_arst)
);
  xy_fifo_control xy_fifo_control_0 (
	.xy_fifo_control_0_data_o(xy_fifo_control_0_data_o[17:0]),
	.xy_generator_0_x(xy_generator_0_x[8:0]),
	.xy_generator_0_y(xy_generator_0_y[8:0]),
	.xy_generator_0_xy_refresh(xy_generator_0_xy_refresh),
	.xy_generator_0_xy_valid(xy_generator_0_xy_valid),
	.xy_fifo_control_0_we(xy_fifo_control_0_we),
	.FlashFreeze_SB_0_GL0(FlashFreeze_SB_0_GL0),
	.MX2_0_Y_arst(MX2_0_Y_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* xy_display */

module WRITE_LSRAM (
  double_sync_0_DATA_O,
  DATA_O_net_3,
  WRITE_LSRAM_0_RAM_ADDRESS_O,
  WRITE_LSRAM_0_RAM_WR_EN_O,
  V_SYNC_I_c,
  MX2_0_Y,
  double_sync_0_HREF_O,
  double_sync_0_PCLK_O,
  FlashFreeze_SB_0_GL0,
  MX2_0_Y_arst
)
;
input [7:0] double_sync_0_DATA_O ;
output [15:0] DATA_O_net_3 ;
output [9:0] WRITE_LSRAM_0_RAM_ADDRESS_O ;
output WRITE_LSRAM_0_RAM_WR_EN_O ;
input V_SYNC_I_c ;
input MX2_0_Y ;
input double_sync_0_HREF_O ;
input double_sync_0_PCLK_O ;
input FlashFreeze_SB_0_GL0 ;
input MX2_0_Y_arst ;
wire WRITE_LSRAM_0_RAM_WR_EN_O ;
wire V_SYNC_I_c ;
wire MX2_0_Y ;
wire double_sync_0_HREF_O ;
wire double_sync_0_PCLK_O ;
wire FlashFreeze_SB_0_GL0 ;
wire MX2_0_Y_arst ;
wire [9:0] s_h_counter_Z;
wire [9:9] s_h_counter_s_Z;
wire [8:0] s_h_counter_s;
wire [9:0] s_v_counter_Z;
wire [9:9] s_v_counter_s_Z;
wire [8:0] s_v_counter_s;
wire [9:0] s_ram_address_s;
wire [0:0] s_ram_address_cry_cy_Y;
wire [0:0] s_ram_address_cry_cy_S;
wire [8:0] s_ram_address_cry;
wire [0:0] s_ram_address_RNI3GM81_Y;
wire [1:1] s_ram_address_RNIDJM42_Y;
wire [2:2] s_ram_address_RNIONM03_Y;
wire [3:3] s_ram_address_RNI4TMS3_Y;
wire [4:4] s_ram_address_RNIH3NO4_Y;
wire [5:5] s_ram_address_RNIVANK5_Y;
wire [6:6] s_ram_address_RNIEJNG6_Y;
wire [7:7] s_ram_address_RNIUSNC7_Y;
wire [9:9] s_ram_address_RNO_FCO;
wire [9:9] s_ram_address_RNO_Y;
wire [8:8] s_ram_address_RNIF7O88_Y;
wire [0:0] s_v_counter_cry_cy_S;
wire [0:0] s_v_counter_cry_cy_Y;
wire [8:0] s_v_counter_cry_Z;
wire [8:0] s_v_counter_cry_Y;
wire [9:9] s_v_counter_s_FCO;
wire [9:9] s_v_counter_s_Y;
wire [0:0] s_h_counter_cry_cy_S;
wire [0:0] s_h_counter_cry_cy_Y;
wire [6:6] s_h_counter_RNI19K23_Z;
wire [8:0] s_h_counter_cry_Z;
wire [8:0] s_h_counter_cry_Y;
wire [9:9] s_h_counter_s_FCO;
wire [9:9] s_h_counter_s_Y;
wire VCC ;
wire s_h_counter_2_sqmuxa_i_Z ;
wire GND ;
wire N_25_i ;
wire s_ram_addresse ;
wire s_pclk_dly1_Z ;
wire s_pclk_dly_Z ;
wire s_h_ref_dly1_Z ;
wire s_h_ref_dly_Z ;
wire s_pclk_dly1_RNIPIRQ_Z ;
wire N_2006_i ;
wire s_ram_address_cry_cy ;
wire s_v_counter_cry_cy ;
wire un6_ram_wr_en_o_0_a2_0_Z ;
wire s_h_counter_cry_cy ;
wire N_13 ;
wire un6_ram_wr_en_o_0_a2_0_3_Z ;
wire s_pclk_re_Z ;
wire un6_ram_wr_en_o_0_a2_1_Z ;
wire s_ram_addresslde_0_a2_1 ;
wire un6_ram_wr_en_o_0_a2_0_4_Z ;
wire un2_v_sync_i_0_18_0_a2_0_4 ;
wire un6_ram_wr_en_o_0_a2_4_Z ;
// @56:143
  SLE \s_h_counter[9]  (
	.Q(s_h_counter_Z[9]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_h_counter_s_Z[9]),
	.EN(s_h_counter_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:143
  SLE \s_h_counter[8]  (
	.Q(s_h_counter_Z[8]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_h_counter_s[8]),
	.EN(s_h_counter_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:143
  SLE \s_h_counter[7]  (
	.Q(s_h_counter_Z[7]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_h_counter_s[7]),
	.EN(s_h_counter_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:143
  SLE \s_h_counter[6]  (
	.Q(s_h_counter_Z[6]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_h_counter_s[6]),
	.EN(s_h_counter_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:143
  SLE \s_h_counter[5]  (
	.Q(s_h_counter_Z[5]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_h_counter_s[5]),
	.EN(s_h_counter_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:143
  SLE \s_h_counter[4]  (
	.Q(s_h_counter_Z[4]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_h_counter_s[4]),
	.EN(s_h_counter_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:143
  SLE \s_h_counter[3]  (
	.Q(s_h_counter_Z[3]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_h_counter_s[3]),
	.EN(s_h_counter_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:143
  SLE \s_h_counter[2]  (
	.Q(s_h_counter_Z[2]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_h_counter_s[2]),
	.EN(s_h_counter_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:143
  SLE \s_h_counter[1]  (
	.Q(s_h_counter_Z[1]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_h_counter_s[1]),
	.EN(s_h_counter_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:143
  SLE \s_h_counter[0]  (
	.Q(s_h_counter_Z[0]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_h_counter_s[0]),
	.EN(s_h_counter_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:177
  SLE \s_v_counter[9]  (
	.Q(s_v_counter_Z[9]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_v_counter_s_Z[9]),
	.EN(N_25_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:177
  SLE \s_v_counter[8]  (
	.Q(s_v_counter_Z[8]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_v_counter_s[8]),
	.EN(N_25_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:177
  SLE \s_v_counter[7]  (
	.Q(s_v_counter_Z[7]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_v_counter_s[7]),
	.EN(N_25_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:177
  SLE \s_v_counter[6]  (
	.Q(s_v_counter_Z[6]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_v_counter_s[6]),
	.EN(N_25_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:177
  SLE \s_v_counter[5]  (
	.Q(s_v_counter_Z[5]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_v_counter_s[5]),
	.EN(N_25_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:177
  SLE \s_v_counter[4]  (
	.Q(s_v_counter_Z[4]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_v_counter_s[4]),
	.EN(N_25_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:177
  SLE \s_v_counter[3]  (
	.Q(s_v_counter_Z[3]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_v_counter_s[3]),
	.EN(N_25_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:177
  SLE \s_v_counter[2]  (
	.Q(s_v_counter_Z[2]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_v_counter_s[2]),
	.EN(N_25_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:177
  SLE \s_v_counter[1]  (
	.Q(s_v_counter_Z[1]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_v_counter_s[1]),
	.EN(N_25_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:177
  SLE \s_v_counter[0]  (
	.Q(s_v_counter_Z[0]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_v_counter_s[0]),
	.EN(N_25_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:200
  SLE \s_ram_address[9]  (
	.Q(WRITE_LSRAM_0_RAM_ADDRESS_O[9]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_ram_address_s[9]),
	.EN(s_ram_addresse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:200
  SLE \s_ram_address[8]  (
	.Q(WRITE_LSRAM_0_RAM_ADDRESS_O[8]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_ram_address_s[8]),
	.EN(s_ram_addresse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:200
  SLE \s_ram_address[7]  (
	.Q(WRITE_LSRAM_0_RAM_ADDRESS_O[7]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_ram_address_s[7]),
	.EN(s_ram_addresse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:200
  SLE \s_ram_address[6]  (
	.Q(WRITE_LSRAM_0_RAM_ADDRESS_O[6]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_ram_address_s[6]),
	.EN(s_ram_addresse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:200
  SLE \s_ram_address[5]  (
	.Q(WRITE_LSRAM_0_RAM_ADDRESS_O[5]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_ram_address_s[5]),
	.EN(s_ram_addresse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:200
  SLE \s_ram_address[4]  (
	.Q(WRITE_LSRAM_0_RAM_ADDRESS_O[4]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_ram_address_s[4]),
	.EN(s_ram_addresse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:200
  SLE \s_ram_address[3]  (
	.Q(WRITE_LSRAM_0_RAM_ADDRESS_O[3]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_ram_address_s[3]),
	.EN(s_ram_addresse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:200
  SLE \s_ram_address[2]  (
	.Q(WRITE_LSRAM_0_RAM_ADDRESS_O[2]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_ram_address_s[2]),
	.EN(s_ram_addresse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:200
  SLE \s_ram_address[1]  (
	.Q(WRITE_LSRAM_0_RAM_ADDRESS_O[1]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_ram_address_s[1]),
	.EN(s_ram_addresse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:200
  SLE \s_ram_address[0]  (
	.Q(WRITE_LSRAM_0_RAM_ADDRESS_O[0]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_ram_address_s[0]),
	.EN(s_ram_addresse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:143
  SLE s_pclk_dly1 (
	.Q(s_pclk_dly1_Z),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_pclk_dly_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:143
  SLE s_h_ref_dly1 (
	.Q(s_h_ref_dly1_Z),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_h_ref_dly_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:143
  SLE s_pclk_dly (
	.Q(s_pclk_dly_Z),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(double_sync_0_PCLK_O),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:143
  SLE s_h_ref_dly (
	.Q(s_h_ref_dly_Z),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(double_sync_0_HREF_O),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @56:143
  SLE \s_data[2]  (
	.Q(DATA_O_net_3[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(double_sync_0_DATA_O[2]),
	.EN(s_pclk_dly1_RNIPIRQ_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2006_i)
);
// @56:143
  SLE \s_data[1]  (
	.Q(DATA_O_net_3[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(double_sync_0_DATA_O[1]),
	.EN(s_pclk_dly1_RNIPIRQ_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2006_i)
);
// @56:143
  SLE \s_data[0]  (
	.Q(DATA_O_net_3[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(double_sync_0_DATA_O[0]),
	.EN(s_pclk_dly1_RNIPIRQ_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2006_i)
);
// @56:143
  SLE \s_data[10]  (
	.Q(DATA_O_net_3[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(DATA_O_net_3[2]),
	.EN(s_pclk_dly1_RNIPIRQ_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2006_i)
);
// @56:143
  SLE \s_data[9]  (
	.Q(DATA_O_net_3[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(DATA_O_net_3[1]),
	.EN(s_pclk_dly1_RNIPIRQ_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2006_i)
);
// @56:143
  SLE \s_data[8]  (
	.Q(DATA_O_net_3[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(DATA_O_net_3[0]),
	.EN(s_pclk_dly1_RNIPIRQ_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2006_i)
);
// @56:143
  SLE \s_data[15]  (
	.Q(DATA_O_net_3[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(DATA_O_net_3[7]),
	.EN(s_pclk_dly1_RNIPIRQ_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2006_i)
);
// @56:143
  SLE \s_data[14]  (
	.Q(DATA_O_net_3[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(DATA_O_net_3[6]),
	.EN(s_pclk_dly1_RNIPIRQ_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2006_i)
);
// @56:143
  SLE \s_data[13]  (
	.Q(DATA_O_net_3[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(DATA_O_net_3[5]),
	.EN(s_pclk_dly1_RNIPIRQ_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2006_i)
);
// @56:143
  SLE \s_data[12]  (
	.Q(DATA_O_net_3[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(DATA_O_net_3[4]),
	.EN(s_pclk_dly1_RNIPIRQ_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2006_i)
);
// @56:143
  SLE \s_data[11]  (
	.Q(DATA_O_net_3[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(DATA_O_net_3[3]),
	.EN(s_pclk_dly1_RNIPIRQ_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2006_i)
);
// @56:143
  SLE \s_data[7]  (
	.Q(DATA_O_net_3[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(double_sync_0_DATA_O[7]),
	.EN(s_pclk_dly1_RNIPIRQ_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2006_i)
);
// @56:143
  SLE \s_data[6]  (
	.Q(DATA_O_net_3[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(double_sync_0_DATA_O[6]),
	.EN(s_pclk_dly1_RNIPIRQ_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2006_i)
);
// @56:143
  SLE \s_data[5]  (
	.Q(DATA_O_net_3[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(double_sync_0_DATA_O[5]),
	.EN(s_pclk_dly1_RNIPIRQ_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2006_i)
);
// @56:143
  SLE \s_data[4]  (
	.Q(DATA_O_net_3[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(double_sync_0_DATA_O[4]),
	.EN(s_pclk_dly1_RNIPIRQ_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2006_i)
);
// @56:143
  SLE \s_data[3]  (
	.Q(DATA_O_net_3[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(double_sync_0_DATA_O[3]),
	.EN(s_pclk_dly1_RNIPIRQ_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(N_2006_i)
);
// @54:91
  CFG2 s_data_and_fast (
	.A(MX2_0_Y),
	.B(s_ram_address_cry_cy_Y[0]),
	.Y(N_2006_i)
);
defparam s_data_and_fast.INIT=4'hD;
// @56:154
  ARI1 \s_ram_address_cry_cy[0]  (
	.FCO(s_ram_address_cry_cy),
	.S(s_ram_address_cry_cy_S[0]),
	.Y(s_ram_address_cry_cy_Y[0]),
	.B(V_SYNC_I_c),
	.C(double_sync_0_HREF_O),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \s_ram_address_cry_cy[0] .INIT=20'h44400;
// @56:154
  ARI1 \s_ram_address_RNI3GM81[0]  (
	.FCO(s_ram_address_cry[0]),
	.S(s_ram_address_s[0]),
	.Y(s_ram_address_RNI3GM81_Y[0]),
	.B(s_ram_address_cry_cy_Y[0]),
	.C(WRITE_LSRAM_0_RAM_ADDRESS_O[0]),
	.D(GND),
	.A(VCC),
	.FCI(s_ram_address_cry_cy)
);
defparam \s_ram_address_RNI3GM81[0] .INIT=20'h48800;
// @56:154
  ARI1 \s_ram_address_RNIDJM42[1]  (
	.FCO(s_ram_address_cry[1]),
	.S(s_ram_address_s[1]),
	.Y(s_ram_address_RNIDJM42_Y[1]),
	.B(s_ram_address_cry_cy_Y[0]),
	.C(WRITE_LSRAM_0_RAM_ADDRESS_O[1]),
	.D(GND),
	.A(VCC),
	.FCI(s_ram_address_cry[0])
);
defparam \s_ram_address_RNIDJM42[1] .INIT=20'h48800;
// @56:154
  ARI1 \s_ram_address_RNIONM03[2]  (
	.FCO(s_ram_address_cry[2]),
	.S(s_ram_address_s[2]),
	.Y(s_ram_address_RNIONM03_Y[2]),
	.B(s_ram_address_cry_cy_Y[0]),
	.C(WRITE_LSRAM_0_RAM_ADDRESS_O[2]),
	.D(GND),
	.A(VCC),
	.FCI(s_ram_address_cry[1])
);
defparam \s_ram_address_RNIONM03[2] .INIT=20'h48800;
// @56:154
  ARI1 \s_ram_address_RNI4TMS3[3]  (
	.FCO(s_ram_address_cry[3]),
	.S(s_ram_address_s[3]),
	.Y(s_ram_address_RNI4TMS3_Y[3]),
	.B(s_ram_address_cry_cy_Y[0]),
	.C(WRITE_LSRAM_0_RAM_ADDRESS_O[3]),
	.D(GND),
	.A(VCC),
	.FCI(s_ram_address_cry[2])
);
defparam \s_ram_address_RNI4TMS3[3] .INIT=20'h48800;
// @56:154
  ARI1 \s_ram_address_RNIH3NO4[4]  (
	.FCO(s_ram_address_cry[4]),
	.S(s_ram_address_s[4]),
	.Y(s_ram_address_RNIH3NO4_Y[4]),
	.B(s_ram_address_cry_cy_Y[0]),
	.C(WRITE_LSRAM_0_RAM_ADDRESS_O[4]),
	.D(GND),
	.A(VCC),
	.FCI(s_ram_address_cry[3])
);
defparam \s_ram_address_RNIH3NO4[4] .INIT=20'h48800;
// @56:154
  ARI1 \s_ram_address_RNIVANK5[5]  (
	.FCO(s_ram_address_cry[5]),
	.S(s_ram_address_s[5]),
	.Y(s_ram_address_RNIVANK5_Y[5]),
	.B(s_ram_address_cry_cy_Y[0]),
	.C(WRITE_LSRAM_0_RAM_ADDRESS_O[5]),
	.D(GND),
	.A(VCC),
	.FCI(s_ram_address_cry[4])
);
defparam \s_ram_address_RNIVANK5[5] .INIT=20'h48800;
// @56:154
  ARI1 \s_ram_address_RNIEJNG6[6]  (
	.FCO(s_ram_address_cry[6]),
	.S(s_ram_address_s[6]),
	.Y(s_ram_address_RNIEJNG6_Y[6]),
	.B(s_ram_address_cry_cy_Y[0]),
	.C(WRITE_LSRAM_0_RAM_ADDRESS_O[6]),
	.D(GND),
	.A(VCC),
	.FCI(s_ram_address_cry[5])
);
defparam \s_ram_address_RNIEJNG6[6] .INIT=20'h48800;
// @56:154
  ARI1 \s_ram_address_RNIUSNC7[7]  (
	.FCO(s_ram_address_cry[7]),
	.S(s_ram_address_s[7]),
	.Y(s_ram_address_RNIUSNC7_Y[7]),
	.B(s_ram_address_cry_cy_Y[0]),
	.C(WRITE_LSRAM_0_RAM_ADDRESS_O[7]),
	.D(GND),
	.A(VCC),
	.FCI(s_ram_address_cry[6])
);
defparam \s_ram_address_RNIUSNC7[7] .INIT=20'h48800;
// @56:154
  ARI1 \s_ram_address_RNO[9]  (
	.FCO(s_ram_address_RNO_FCO[9]),
	.S(s_ram_address_s[9]),
	.Y(s_ram_address_RNO_Y[9]),
	.B(s_ram_address_cry_cy_Y[0]),
	.C(WRITE_LSRAM_0_RAM_ADDRESS_O[9]),
	.D(GND),
	.A(VCC),
	.FCI(s_ram_address_cry[8])
);
defparam \s_ram_address_RNO[9] .INIT=20'h48800;
// @56:154
  ARI1 \s_ram_address_RNIF7O88[8]  (
	.FCO(s_ram_address_cry[8]),
	.S(s_ram_address_s[8]),
	.Y(s_ram_address_RNIF7O88_Y[8]),
	.B(s_ram_address_cry_cy_Y[0]),
	.C(WRITE_LSRAM_0_RAM_ADDRESS_O[8]),
	.D(GND),
	.A(VCC),
	.FCI(s_ram_address_cry[7])
);
defparam \s_ram_address_RNIF7O88[8] .INIT=20'h48800;
// @56:177
  ARI1 \s_v_counter_cry_cy[0]  (
	.FCO(s_v_counter_cry_cy),
	.S(s_v_counter_cry_cy_S[0]),
	.Y(s_v_counter_cry_cy_Y[0]),
	.B(un6_ram_wr_en_o_0_a2_0_Z),
	.C(V_SYNC_I_c),
	.D(s_v_counter_Z[0]),
	.A(s_v_counter_Z[1]),
	.FCI(VCC)
);
defparam \s_v_counter_cry_cy[0] .INIT=20'h43133;
// @56:177
  ARI1 \s_v_counter_cry[0]  (
	.FCO(s_v_counter_cry_Z[0]),
	.S(s_v_counter_s[0]),
	.Y(s_v_counter_cry_Y[0]),
	.B(s_v_counter_cry_cy_Y[0]),
	.C(s_v_counter_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(s_v_counter_cry_cy)
);
defparam \s_v_counter_cry[0] .INIT=20'h48800;
// @56:177
  ARI1 \s_v_counter_cry[1]  (
	.FCO(s_v_counter_cry_Z[1]),
	.S(s_v_counter_s[1]),
	.Y(s_v_counter_cry_Y[1]),
	.B(s_v_counter_cry_cy_Y[0]),
	.C(s_v_counter_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(s_v_counter_cry_Z[0])
);
defparam \s_v_counter_cry[1] .INIT=20'h48800;
// @56:177
  ARI1 \s_v_counter_cry[2]  (
	.FCO(s_v_counter_cry_Z[2]),
	.S(s_v_counter_s[2]),
	.Y(s_v_counter_cry_Y[2]),
	.B(s_v_counter_cry_cy_Y[0]),
	.C(s_v_counter_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(s_v_counter_cry_Z[1])
);
defparam \s_v_counter_cry[2] .INIT=20'h48800;
// @56:177
  ARI1 \s_v_counter_cry[3]  (
	.FCO(s_v_counter_cry_Z[3]),
	.S(s_v_counter_s[3]),
	.Y(s_v_counter_cry_Y[3]),
	.B(s_v_counter_cry_cy_Y[0]),
	.C(s_v_counter_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(s_v_counter_cry_Z[2])
);
defparam \s_v_counter_cry[3] .INIT=20'h48800;
// @56:177
  ARI1 \s_v_counter_cry[4]  (
	.FCO(s_v_counter_cry_Z[4]),
	.S(s_v_counter_s[4]),
	.Y(s_v_counter_cry_Y[4]),
	.B(s_v_counter_cry_cy_Y[0]),
	.C(s_v_counter_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(s_v_counter_cry_Z[3])
);
defparam \s_v_counter_cry[4] .INIT=20'h48800;
// @56:177
  ARI1 \s_v_counter_cry[5]  (
	.FCO(s_v_counter_cry_Z[5]),
	.S(s_v_counter_s[5]),
	.Y(s_v_counter_cry_Y[5]),
	.B(s_v_counter_cry_cy_Y[0]),
	.C(s_v_counter_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(s_v_counter_cry_Z[4])
);
defparam \s_v_counter_cry[5] .INIT=20'h48800;
// @56:177
  ARI1 \s_v_counter_cry[6]  (
	.FCO(s_v_counter_cry_Z[6]),
	.S(s_v_counter_s[6]),
	.Y(s_v_counter_cry_Y[6]),
	.B(s_v_counter_cry_cy_Y[0]),
	.C(s_v_counter_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(s_v_counter_cry_Z[5])
);
defparam \s_v_counter_cry[6] .INIT=20'h48800;
// @56:177
  ARI1 \s_v_counter_cry[7]  (
	.FCO(s_v_counter_cry_Z[7]),
	.S(s_v_counter_s[7]),
	.Y(s_v_counter_cry_Y[7]),
	.B(s_v_counter_cry_cy_Y[0]),
	.C(s_v_counter_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(s_v_counter_cry_Z[6])
);
defparam \s_v_counter_cry[7] .INIT=20'h48800;
// @56:177
  ARI1 \s_v_counter_s[9]  (
	.FCO(s_v_counter_s_FCO[9]),
	.S(s_v_counter_s_Z[9]),
	.Y(s_v_counter_s_Y[9]),
	.B(s_v_counter_cry_cy_Y[0]),
	.C(s_v_counter_Z[9]),
	.D(GND),
	.A(VCC),
	.FCI(s_v_counter_cry_Z[8])
);
defparam \s_v_counter_s[9] .INIT=20'h48800;
// @56:177
  ARI1 \s_v_counter_cry[8]  (
	.FCO(s_v_counter_cry_Z[8]),
	.S(s_v_counter_s[8]),
	.Y(s_v_counter_cry_Y[8]),
	.B(s_v_counter_cry_cy_Y[0]),
	.C(s_v_counter_Z[8]),
	.D(GND),
	.A(VCC),
	.FCI(s_v_counter_cry_Z[7])
);
defparam \s_v_counter_cry[8] .INIT=20'h48800;
// @56:143
  ARI1 \s_h_counter_cry_cy[0]  (
	.FCO(s_h_counter_cry_cy),
	.S(s_h_counter_cry_cy_S[0]),
	.Y(s_h_counter_cry_cy_Y[0]),
	.B(N_13),
	.C(s_h_counter_RNI19K23_Z[6]),
	.D(s_h_counter_Z[0]),
	.A(s_ram_address_cry_cy_Y[0]),
	.FCI(VCC)
);
defparam \s_h_counter_cry_cy[0] .INIT=20'h4BF00;
// @56:143
  ARI1 \s_h_counter_cry[0]  (
	.FCO(s_h_counter_cry_Z[0]),
	.S(s_h_counter_s[0]),
	.Y(s_h_counter_cry_Y[0]),
	.B(s_h_counter_cry_cy_Y[0]),
	.C(s_h_counter_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(s_h_counter_cry_cy)
);
defparam \s_h_counter_cry[0] .INIT=20'h48800;
// @56:143
  ARI1 \s_h_counter_cry[1]  (
	.FCO(s_h_counter_cry_Z[1]),
	.S(s_h_counter_s[1]),
	.Y(s_h_counter_cry_Y[1]),
	.B(s_h_counter_cry_cy_Y[0]),
	.C(s_h_counter_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(s_h_counter_cry_Z[0])
);
defparam \s_h_counter_cry[1] .INIT=20'h48800;
// @56:143
  ARI1 \s_h_counter_cry[2]  (
	.FCO(s_h_counter_cry_Z[2]),
	.S(s_h_counter_s[2]),
	.Y(s_h_counter_cry_Y[2]),
	.B(s_h_counter_cry_cy_Y[0]),
	.C(s_h_counter_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(s_h_counter_cry_Z[1])
);
defparam \s_h_counter_cry[2] .INIT=20'h48800;
// @56:143
  ARI1 \s_h_counter_cry[3]  (
	.FCO(s_h_counter_cry_Z[3]),
	.S(s_h_counter_s[3]),
	.Y(s_h_counter_cry_Y[3]),
	.B(s_h_counter_cry_cy_Y[0]),
	.C(s_h_counter_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(s_h_counter_cry_Z[2])
);
defparam \s_h_counter_cry[3] .INIT=20'h48800;
// @56:143
  ARI1 \s_h_counter_cry[4]  (
	.FCO(s_h_counter_cry_Z[4]),
	.S(s_h_counter_s[4]),
	.Y(s_h_counter_cry_Y[4]),
	.B(s_h_counter_cry_cy_Y[0]),
	.C(s_h_counter_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(s_h_counter_cry_Z[3])
);
defparam \s_h_counter_cry[4] .INIT=20'h48800;
// @56:143
  ARI1 \s_h_counter_cry[5]  (
	.FCO(s_h_counter_cry_Z[5]),
	.S(s_h_counter_s[5]),
	.Y(s_h_counter_cry_Y[5]),
	.B(s_h_counter_cry_cy_Y[0]),
	.C(s_h_counter_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(s_h_counter_cry_Z[4])
);
defparam \s_h_counter_cry[5] .INIT=20'h48800;
// @56:143
  ARI1 \s_h_counter_cry[6]  (
	.FCO(s_h_counter_cry_Z[6]),
	.S(s_h_counter_s[6]),
	.Y(s_h_counter_cry_Y[6]),
	.B(s_h_counter_cry_cy_Y[0]),
	.C(s_h_counter_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(s_h_counter_cry_Z[5])
);
defparam \s_h_counter_cry[6] .INIT=20'h48800;
// @56:143
  ARI1 \s_h_counter_cry[7]  (
	.FCO(s_h_counter_cry_Z[7]),
	.S(s_h_counter_s[7]),
	.Y(s_h_counter_cry_Y[7]),
	.B(s_h_counter_cry_cy_Y[0]),
	.C(s_h_counter_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(s_h_counter_cry_Z[6])
);
defparam \s_h_counter_cry[7] .INIT=20'h48800;
// @56:143
  ARI1 \s_h_counter_s[9]  (
	.FCO(s_h_counter_s_FCO[9]),
	.S(s_h_counter_s_Z[9]),
	.Y(s_h_counter_s_Y[9]),
	.B(s_h_counter_cry_cy_Y[0]),
	.C(s_h_counter_Z[9]),
	.D(GND),
	.A(VCC),
	.FCI(s_h_counter_cry_Z[8])
);
defparam \s_h_counter_s[9] .INIT=20'h48800;
// @56:143
  ARI1 \s_h_counter_cry[8]  (
	.FCO(s_h_counter_cry_Z[8]),
	.S(s_h_counter_s[8]),
	.Y(s_h_counter_cry_Y[8]),
	.B(s_h_counter_cry_cy_Y[0]),
	.C(s_h_counter_Z[8]),
	.D(GND),
	.A(VCC),
	.FCI(s_h_counter_cry_Z[7])
);
defparam \s_h_counter_cry[8] .INIT=20'h48800;
// @54:91
  CFG4 s_pclk_dly1_RNIPIRQ (
	.A(s_pclk_dly1_Z),
	.B(s_pclk_dly_Z),
	.C(s_ram_address_cry_cy_Y[0]),
	.D(MX2_0_Y),
	.Y(s_pclk_dly1_RNIPIRQ_Z)
);
defparam s_pclk_dly1_RNIPIRQ.INIT=16'h4F00;
// @56:114
  CFG2 un6_ram_wr_en_o_0_a2_0_3 (
	.A(s_v_counter_Z[6]),
	.B(s_v_counter_Z[7]),
	.Y(un6_ram_wr_en_o_0_a2_0_3_Z)
);
defparam un6_ram_wr_en_o_0_a2_0_3.INIT=4'h1;
// @56:114
  CFG2 un6_ram_wr_en_o_0_o3 (
	.A(s_h_counter_Z[1]),
	.B(s_h_counter_Z[2]),
	.Y(N_13)
);
defparam un6_ram_wr_en_o_0_o3.INIT=4'h7;
// @56:130
  CFG2 s_pclk_re (
	.A(s_pclk_dly_Z),
	.B(s_pclk_dly1_Z),
	.Y(s_pclk_re_Z)
);
defparam s_pclk_re.INIT=4'h2;
// @56:114
  CFG3 un6_ram_wr_en_o_0_a2_1 (
	.A(double_sync_0_HREF_O),
	.B(s_v_counter_Z[1]),
	.C(s_h_counter_Z[0]),
	.Y(un6_ram_wr_en_o_0_a2_1_Z)
);
defparam un6_ram_wr_en_o_0_a2_1.INIT=8'h02;
// @38:227
  CFG3 s_pclk_re_RNIJQ911 (
	.A(s_pclk_re_Z),
	.B(s_v_counter_Z[1]),
	.C(s_h_counter_Z[0]),
	.Y(s_ram_addresslde_0_a2_1)
);
defparam s_pclk_re_RNIJQ911.INIT=8'h02;
// @56:114
  CFG4 un6_ram_wr_en_o_0_a2_0_4 (
	.A(s_v_counter_Z[5]),
	.B(s_v_counter_Z[4]),
	.C(s_v_counter_Z[3]),
	.D(s_v_counter_Z[2]),
	.Y(un6_ram_wr_en_o_0_a2_0_4_Z)
);
defparam un6_ram_wr_en_o_0_a2_0_4.INIT=16'h0001;
// @38:227
  CFG4 \s_h_counter_RNIPFBO1[3]  (
	.A(s_h_counter_Z[9]),
	.B(s_h_counter_Z[5]),
	.C(s_h_counter_Z[4]),
	.D(s_h_counter_Z[3]),
	.Y(un2_v_sync_i_0_18_0_a2_0_4)
);
defparam \s_h_counter_RNIPFBO1[3] .INIT=16'h0001;
// @38:227
  CFG4 \s_h_counter_RNI19K23[6]  (
	.A(s_h_counter_Z[6]),
	.B(un2_v_sync_i_0_18_0_a2_0_4),
	.C(s_h_counter_Z[8]),
	.D(s_h_counter_Z[7]),
	.Y(s_h_counter_RNI19K23_Z[6])
);
defparam \s_h_counter_RNI19K23[6] .INIT=16'h0004;
// @56:114
  CFG4 un6_ram_wr_en_o_0_a2_0 (
	.A(s_v_counter_Z[8]),
	.B(s_v_counter_Z[9]),
	.C(un6_ram_wr_en_o_0_a2_0_4_Z),
	.D(un6_ram_wr_en_o_0_a2_0_3_Z),
	.Y(un6_ram_wr_en_o_0_a2_0_Z)
);
defparam un6_ram_wr_en_o_0_a2_0.INIT=16'h1000;
// @56:143
  CFG2 s_h_counter_2_sqmuxa_i (
	.A(s_ram_address_cry_cy_Y[0]),
	.B(s_pclk_re_Z),
	.Y(s_h_counter_2_sqmuxa_i_Z)
);
defparam s_h_counter_2_sqmuxa_i.INIT=4'hD;
// @56:177
  CFG3 s_h_ref_dly1_RNICJRE (
	.A(s_h_ref_dly_Z),
	.B(V_SYNC_I_c),
	.C(s_h_ref_dly1_Z),
	.Y(N_25_i)
);
defparam s_h_ref_dly1_RNICJRE.INIT=8'hDC;
// @56:114
  CFG2 un6_ram_wr_en_o_0_a2_4 (
	.A(un6_ram_wr_en_o_0_a2_0_Z),
	.B(s_h_counter_RNI19K23_Z[6]),
	.Y(un6_ram_wr_en_o_0_a2_4_Z)
);
defparam un6_ram_wr_en_o_0_a2_4.INIT=4'h8;
// @56:114
  CFG4 un6_ram_wr_en_o_0_a2 (
	.A(N_13),
	.B(un6_ram_wr_en_o_0_a2_1_Z),
	.C(un6_ram_wr_en_o_0_a2_4_Z),
	.D(s_pclk_re_Z),
	.Y(WRITE_LSRAM_0_RAM_WR_EN_O)
);
defparam un6_ram_wr_en_o_0_a2.INIT=16'h8000;
// @38:227
  CFG4 un6_ram_wr_en_o_0_a2_4_RNIHJK32 (
	.A(N_13),
	.B(s_ram_addresslde_0_a2_1),
	.C(s_ram_address_cry_cy_Y[0]),
	.D(un6_ram_wr_en_o_0_a2_4_Z),
	.Y(s_ram_addresse)
);
defparam un6_ram_wr_en_o_0_a2_4_RNIHJK32.INIT=16'h8F0F;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* WRITE_LSRAM */

module ramDualPort (
  RAM_WRITE_ADDR_I,
  mux_1_mux5_0_pin_O,
  mux_1_mux6_0_pin_O,
  mux_1_mux5_1_pin_O,
  LCD_FSM_0_ram_addr_o,
  ramDualPort_0_q_b,
  data_valid_i,
  LCD_FSM_0_ram_read_en_o,
  FlashFreeze_SB_0_GL0
)
;
input [9:0] RAM_WRITE_ADDR_I ;
input [4:0] mux_1_mux5_0_pin_O ;
input [5:0] mux_1_mux6_0_pin_O ;
input [4:0] mux_1_mux5_1_pin_O ;
input [9:0] LCD_FSM_0_ram_addr_o ;
output [15:0] ramDualPort_0_q_b ;
input data_valid_i ;
input LCD_FSM_0_ram_read_en_o ;
input FlashFreeze_SB_0_GL0 ;
wire data_valid_i ;
wire LCD_FSM_0_ram_read_en_o ;
wire FlashFreeze_SB_0_GL0 ;
wire [15:0] ram_ram_0_0_OLDA_Z;
wire [15:0] ram_ram_0_0_NEWA;
wire [17:16] ram_ram_0_0_A_DOUT;
wire [17:0] ram_ram_0_0_B_DOUT;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire GND ;
wire NC0 ;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(LCD_FSM_0_ram_read_en_o),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(ramDualPort_0_q_b[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(ramDualPort_0_q_b[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(ramDualPort_0_q_b[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(ramDualPort_0_q_b[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(ramDualPort_0_q_b[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(ramDualPort_0_q_b[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(ramDualPort_0_q_b[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(ramDualPort_0_q_b[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[8]  (
	.Q(ram_ram_0_0_OLDA_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(ramDualPort_0_q_b[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[9]  (
	.Q(ram_ram_0_0_OLDA_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(ramDualPort_0_q_b[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[10]  (
	.Q(ram_ram_0_0_OLDA_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(ramDualPort_0_q_b[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[11]  (
	.Q(ram_ram_0_0_OLDA_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(ramDualPort_0_q_b[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[12]  (
	.Q(ram_ram_0_0_OLDA_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(ramDualPort_0_q_b[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[13]  (
	.Q(ram_ram_0_0_OLDA_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(ramDualPort_0_q_b[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[14]  (
	.Q(ram_ram_0_0_OLDA_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(ramDualPort_0_q_b[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[15]  (
	.Q(ram_ram_0_0_OLDA_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(ramDualPort_0_q_b[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @60:72
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({ram_ram_0_0_A_DOUT[17:16], ram_ram_0_0_NEWA[15:0]}),
	.B_DOUT(ram_ram_0_0_B_DOUT[17:0]),
	.BUSY(NC0),
	.A_CLK(FlashFreeze_SB_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({LCD_FSM_0_ram_addr_o[9:0], GND, GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FlashFreeze_SB_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, mux_1_mux5_0_pin_O[4:0], mux_1_mux6_0_pin_O[5:0], mux_1_mux5_1_pin_O[4:0]}),
	.B_ADDR({RAM_WRITE_ADDR_I[9:0], GND, GND, GND, GND}),
	.B_WEN({data_valid_i, data_valid_i}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[15:0]%1024-1024%16-16%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 ram_ram_0_0_RNISKNR (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[15]),
	.C(ram_ram_0_0_OLDA_Z[15]),
	.Y(ramDualPort_0_q_b[15])
);
defparam ram_ram_0_0_RNISKNR.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIRJNR (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[14]),
	.C(ram_ram_0_0_OLDA_Z[14]),
	.Y(ramDualPort_0_q_b[14])
);
defparam ram_ram_0_0_RNIRJNR.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIQINR (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[13]),
	.C(ram_ram_0_0_OLDA_Z[13]),
	.Y(ramDualPort_0_q_b[13])
);
defparam ram_ram_0_0_RNIQINR.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIPHNR (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[12]),
	.C(ram_ram_0_0_OLDA_Z[12]),
	.Y(ramDualPort_0_q_b[12])
);
defparam ram_ram_0_0_RNIPHNR.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIOGNR (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[11]),
	.C(ram_ram_0_0_OLDA_Z[11]),
	.Y(ramDualPort_0_q_b[11])
);
defparam ram_ram_0_0_RNIOGNR.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNINFNR (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[10]),
	.C(ram_ram_0_0_OLDA_Z[10]),
	.Y(ramDualPort_0_q_b[10])
);
defparam ram_ram_0_0_RNINFNR.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIFCT01 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[9]),
	.C(ram_ram_0_0_OLDA_Z[9]),
	.Y(ramDualPort_0_q_b[9])
);
defparam ram_ram_0_0_RNIFCT01.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIEBT01 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[8]),
	.C(ram_ram_0_0_OLDA_Z[8]),
	.Y(ramDualPort_0_q_b[8])
);
defparam ram_ram_0_0_RNIEBT01.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIDAT01 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(ramDualPort_0_q_b[7])
);
defparam ram_ram_0_0_RNIDAT01.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIC9T01 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(ramDualPort_0_q_b[6])
);
defparam ram_ram_0_0_RNIC9T01.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIB8T01 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(ramDualPort_0_q_b[5])
);
defparam ram_ram_0_0_RNIB8T01.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIA7T01 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(ramDualPort_0_q_b[4])
);
defparam ram_ram_0_0_RNIA7T01.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI96T01 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(ramDualPort_0_q_b[3])
);
defparam ram_ram_0_0_RNI96T01.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI85T01 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(ramDualPort_0_q_b[2])
);
defparam ram_ram_0_0_RNI85T01.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI74T01 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(ramDualPort_0_q_b[1])
);
defparam ram_ram_0_0_RNI74T01.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI63T01 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(ramDualPort_0_q_b[0])
);
defparam ram_ram_0_0_RNI63T01.INIT=8'hD8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ramDualPort */

module LCD_FSM (
  ramDualPort_0_q_b,
  RAM_WRITE_ADDR_I,
  line_write_read_0_data_o,
  s_state_2,
  s_state_0,
  LCD_FSM_0_ram_addr_o,
  d_m7_0_a3_8,
  d_N_6_2,
  d_m7_0_a3_7,
  init_done_i,
  N_111_mux_2,
  N_13,
  line_write_read_0_lcd_wr_o,
  LCD_FSM_0_ram_read_en_o,
  line_write_read_0_cs_o,
  line_write_read_0_dc_o,
  V_SYNC_I_c,
  FlashFreeze_SB_0_GL0,
  MX2_0_Y_arst
)
;
input [15:0] ramDualPort_0_q_b ;
input [9:0] RAM_WRITE_ADDR_I ;
output [7:0] line_write_read_0_data_o ;
output s_state_2 ;
output s_state_0 ;
output [9:0] LCD_FSM_0_ram_addr_o ;
input d_m7_0_a3_8 ;
input d_N_6_2 ;
input d_m7_0_a3_7 ;
input init_done_i ;
output N_111_mux_2 ;
output N_13 ;
output line_write_read_0_lcd_wr_o ;
output LCD_FSM_0_ram_read_en_o ;
output line_write_read_0_cs_o ;
output line_write_read_0_dc_o ;
input V_SYNC_I_c ;
input FlashFreeze_SB_0_GL0 ;
input MX2_0_Y_arst ;
wire s_state_2 ;
wire s_state_0 ;
wire d_m7_0_a3_8 ;
wire d_N_6_2 ;
wire d_m7_0_a3_7 ;
wire init_done_i ;
wire N_111_mux_2 ;
wire N_13 ;
wire line_write_read_0_lcd_wr_o ;
wire LCD_FSM_0_ram_read_en_o ;
wire line_write_read_0_cs_o ;
wire line_write_read_0_dc_o ;
wire V_SYNC_I_c ;
wire FlashFreeze_SB_0_GL0 ;
wire MX2_0_Y_arst ;
wire [2:2] s_state_i;
wire [9:0] s_ram_address_s;
wire [5:1] s_state_Z;
wire [5:1] s_state_ns;
wire [7:3] data_o_13;
wire [8:0] s_ram_address_cry;
wire [0:0] s_ram_address_RNIQFSR1_Y;
wire [1:1] s_ram_address_RNI78903_Y;
wire [2:2] s_ram_address_RNIL1M44_Y;
wire [3:3] s_ram_address_RNI4S295_Y;
wire [4:4] s_ram_address_RNIKNFD6_Y;
wire [5:5] s_ram_address_RNI5KSH7_Y;
wire [6:6] s_ram_address_RNINH9M8_Y;
wire [7:7] s_ram_address_RNIAGMQ9_Y;
wire [9:9] s_ram_address_RNO_FCO_0;
wire [9:9] s_ram_address_RNO_Y_0;
wire [8:8] s_ram_address_RNIUF3VA_Y;
wire [5:5] s_state_RNIH0MP5_Z;
wire [3:3] data_o_13_iv_1;
wire [7:5] data_o_13_iv_0;
wire [5:5] data_o_cnst_a2_0_Z;
wire [6:6] data_o_cnst;
wire [4:4] s_state_RNIMTDD4_Z;
wire VCC ;
wire s_ram_addresse ;
wire GND ;
wire N_43_i ;
wire s_v_sync_dly2_Z ;
wire s_v_sync_dly_Z ;
wire un1_s_state_13 ;
wire un1_s_state_18_0_Z ;
wire un1_cs_o_1_sqmuxa_0_Z ;
wire un1_s_state_12_0_Z ;
wire N_207_i ;
wire N_343_i ;
wire N_193_i ;
wire un1_s_state_14_0_Z ;
wire N_353 ;
wire N_369 ;
wire N_383 ;
wire N_403 ;
wire s_ram_address_cry_cy ;
wire s_ram_address_1_sqmuxa_1_0_a7_1_0_RNIEOFN_S ;
wire s_ram_address_1_sqmuxa_1_0_a7_1_0_RNIEOFN_Y ;
wire N_264_3_0 ;
wire N_264_4_0 ;
wire s_v_sync_re_Z ;
wire m54_1_0_co1 ;
wire m54_1_0_wmux_0_S ;
wire N_55 ;
wire N_49 ;
wire N_53 ;
wire m54_1_0_y0 ;
wire m54_1_0_co0 ;
wire m54_1_0_wmux_S ;
wire N_25 ;
wire N_211 ;
wire N_280 ;
wire N_279 ;
wire un1_s_state_13_0_a7_0 ;
wire m86_1_2 ;
wire r_m2_1_1 ;
wire N_363_i ;
wire i27_mux_5 ;
wire N_5 ;
wire N_157 ;
wire N_235 ;
wire N_230 ;
wire un1_s_state_4 ;
wire N_193_i_1 ;
wire un1_s_state_16_i_3_Z ;
wire un1_s_state_16_i_0_Z ;
wire N_210 ;
wire N_207_2 ;
wire N_276 ;
wire m88_1_1 ;
wire N_87 ;
wire N_80 ;
wire N_396_1 ;
wire N_348_1 ;
wire m78_1_2 ;
wire N_76 ;
wire m61_1_1 ;
wire m61_1 ;
wire m61_2_1 ;
wire i26_mux_1 ;
wire N_380 ;
wire N_217 ;
wire N_214 ;
wire N_222 ;
wire N_379_1 ;
wire s_ram_address_1_sqmuxa_1_0_a7_1_0_4_Z ;
wire s_ram_address_1_sqmuxa_1_0_a7_1_0_3_Z ;
wire un1_cs_o_1_sqmuxa_0_a7_0_6_Z ;
wire un1_cs_o_1_sqmuxa_0_a7_0_5_Z ;
wire m22_e_5 ;
wire m22_e_4 ;
wire data_o_13_iv_1_298_a5_2_2 ;
wire un1_s_state_8_0_0_i_a5_0_0 ;
wire N_250 ;
wire N_347 ;
wire N_399 ;
wire N_271 ;
wire N_418 ;
wire N_350 ;
wire m42_m2_e ;
wire N_94_mux ;
wire N_246 ;
wire N_398 ;
wire N_218 ;
wire N_260 ;
wire i26_mux ;
wire un1_ram_read_en_o_1_sqmuxa_i_1_Z ;
wire un1_s_state_8_0_0_250_i_0 ;
wire data_o_13_iv_1_298_0 ;
wire un1_cs_o_1_sqmuxa_0_a7_0_7_Z ;
wire N_252 ;
wire N_262 ;
wire N_400 ;
wire N_366 ;
wire N_241 ;
wire N_101_mux ;
wire N_213 ;
wire N_416 ;
wire un1_s_state_14_0_1_Z ;
wire data_o_13_iv_0_317_2 ;
wire data_o_13_iv_3_277_0 ;
wire N_109 ;
wire N_243 ;
wire un1_s_state_18_0_3_Z ;
wire un1_s_state_18_0_1_Z ;
wire N_245 ;
wire N_257 ;
wire N_111_mux ;
wire N_67 ;
wire N_43 ;
wire N_42 ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25_0 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13_0 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5_0 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
  CFG1 ram_read_en_o_RNO (
	.A(s_state_2),
	.Y(s_state_i[2])
);
defparam ram_read_en_o_RNO.INIT=2'h1;
// @55:179
  SLE \s_ram_address[9]  (
	.Q(LCD_FSM_0_ram_addr_o[9]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_ram_address_s[9]),
	.EN(s_ram_addresse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @55:179
  SLE \s_ram_address[8]  (
	.Q(LCD_FSM_0_ram_addr_o[8]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_ram_address_s[8]),
	.EN(s_ram_addresse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @55:179
  SLE \s_ram_address[7]  (
	.Q(LCD_FSM_0_ram_addr_o[7]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_ram_address_s[7]),
	.EN(s_ram_addresse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @55:179
  SLE \s_ram_address[6]  (
	.Q(LCD_FSM_0_ram_addr_o[6]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_ram_address_s[6]),
	.EN(s_ram_addresse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @55:179
  SLE \s_ram_address[5]  (
	.Q(LCD_FSM_0_ram_addr_o[5]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_ram_address_s[5]),
	.EN(s_ram_addresse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @55:179
  SLE \s_ram_address[4]  (
	.Q(LCD_FSM_0_ram_addr_o[4]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_ram_address_s[4]),
	.EN(s_ram_addresse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @55:179
  SLE \s_ram_address[3]  (
	.Q(LCD_FSM_0_ram_addr_o[3]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_ram_address_s[3]),
	.EN(s_ram_addresse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @55:179
  SLE \s_ram_address[2]  (
	.Q(LCD_FSM_0_ram_addr_o[2]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_ram_address_s[2]),
	.EN(s_ram_addresse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @55:179
  SLE \s_ram_address[1]  (
	.Q(LCD_FSM_0_ram_addr_o[1]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_ram_address_s[1]),
	.EN(s_ram_addresse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @55:179
  SLE \s_ram_address[0]  (
	.Q(LCD_FSM_0_ram_addr_o[0]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_ram_address_s[0]),
	.EN(s_ram_addresse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @55:179
  SLE \s_state[5]  (
	.Q(s_state_Z[5]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_state_ns[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @55:179
  SLE \s_state[4]  (
	.Q(s_state_Z[4]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_state_ns[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @55:179
  SLE \s_state[3]  (
	.Q(s_state_Z[3]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_state_ns[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @55:179
  SLE \s_state[2]  (
	.Q(s_state_2),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_state_ns[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @55:179
  SLE \s_state[1]  (
	.Q(s_state_Z[1]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @55:179
  SLE \s_state[0]  (
	.Q(s_state_0),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(N_43_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @55:165
  SLE s_v_sync_dly2 (
	.Q(s_v_sync_dly2_Z),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_v_sync_dly_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @55:165
  SLE s_v_sync_dly (
	.Q(s_v_sync_dly_Z),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(V_SYNC_I_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @55:179
  SLE s_dc (
	.Q(line_write_read_0_dc_o),
	.ADn(GND),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un1_s_state_13),
	.EN(un1_s_state_18_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @55:179
  SLE cs_o (
	.Q(line_write_read_0_cs_o),
	.ADn(GND),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un1_cs_o_1_sqmuxa_0_Z),
	.EN(un1_s_state_12_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @55:179
  SLE ram_read_en_o (
	.Q(LCD_FSM_0_ram_read_en_o),
	.ADn(GND),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_state_i[2]),
	.EN(N_207_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @55:179
  SLE lcd_wr_o (
	.Q(line_write_read_0_lcd_wr_o),
	.ADn(GND),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(N_343_i),
	.EN(N_193_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @55:179
  SLE \data_o[7]  (
	.Q(line_write_read_0_data_o[7]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(data_o_13[7]),
	.EN(un1_s_state_14_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @55:179
  SLE \data_o[6]  (
	.Q(line_write_read_0_data_o[6]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(data_o_13[6]),
	.EN(un1_s_state_14_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @55:179
  SLE \data_o[5]  (
	.Q(line_write_read_0_data_o[5]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(data_o_13[5]),
	.EN(un1_s_state_14_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @55:179
  SLE \data_o[4]  (
	.Q(line_write_read_0_data_o[4]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(N_353),
	.EN(un1_s_state_14_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @55:179
  SLE \data_o[3]  (
	.Q(line_write_read_0_data_o[3]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(data_o_13[3]),
	.EN(un1_s_state_14_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @55:179
  SLE \data_o[2]  (
	.Q(line_write_read_0_data_o[2]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(N_369),
	.EN(un1_s_state_14_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @55:179
  SLE \data_o[1]  (
	.Q(line_write_read_0_data_o[1]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(N_383),
	.EN(un1_s_state_14_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @55:179
  SLE \data_o[0]  (
	.Q(line_write_read_0_data_o[0]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(N_403),
	.EN(un1_s_state_14_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @55:304
  ARI1 s_ram_address_1_sqmuxa_1_0_a7_1_0_RNIEOFN (
	.FCO(s_ram_address_cry_cy),
	.S(s_ram_address_1_sqmuxa_1_0_a7_1_0_RNIEOFN_S),
	.Y(s_ram_address_1_sqmuxa_1_0_a7_1_0_RNIEOFN_Y),
	.B(N_264_3_0),
	.C(N_264_4_0),
	.D(s_v_sync_re_Z),
	.A(VCC),
	.FCI(VCC)
);
defparam s_ram_address_1_sqmuxa_1_0_a7_1_0_RNIEOFN.INIT=20'h4F700;
// @55:304
  ARI1 \s_ram_address_RNIQFSR1[0]  (
	.FCO(s_ram_address_cry[0]),
	.S(s_ram_address_s[0]),
	.Y(s_ram_address_RNIQFSR1_Y[0]),
	.B(s_ram_address_1_sqmuxa_1_0_a7_1_0_RNIEOFN_Y),
	.C(LCD_FSM_0_ram_addr_o[0]),
	.D(GND),
	.A(VCC),
	.FCI(s_ram_address_cry_cy)
);
defparam \s_ram_address_RNIQFSR1[0] .INIT=20'h48800;
// @55:304
  ARI1 \s_ram_address_RNI78903[1]  (
	.FCO(s_ram_address_cry[1]),
	.S(s_ram_address_s[1]),
	.Y(s_ram_address_RNI78903_Y[1]),
	.B(s_ram_address_1_sqmuxa_1_0_a7_1_0_RNIEOFN_Y),
	.C(LCD_FSM_0_ram_addr_o[1]),
	.D(GND),
	.A(VCC),
	.FCI(s_ram_address_cry[0])
);
defparam \s_ram_address_RNI78903[1] .INIT=20'h48800;
// @55:304
  ARI1 \s_ram_address_RNIL1M44[2]  (
	.FCO(s_ram_address_cry[2]),
	.S(s_ram_address_s[2]),
	.Y(s_ram_address_RNIL1M44_Y[2]),
	.B(s_ram_address_1_sqmuxa_1_0_a7_1_0_RNIEOFN_Y),
	.C(LCD_FSM_0_ram_addr_o[2]),
	.D(GND),
	.A(VCC),
	.FCI(s_ram_address_cry[1])
);
defparam \s_ram_address_RNIL1M44[2] .INIT=20'h48800;
// @55:304
  ARI1 \s_ram_address_RNI4S295[3]  (
	.FCO(s_ram_address_cry[3]),
	.S(s_ram_address_s[3]),
	.Y(s_ram_address_RNI4S295_Y[3]),
	.B(s_ram_address_1_sqmuxa_1_0_a7_1_0_RNIEOFN_Y),
	.C(LCD_FSM_0_ram_addr_o[3]),
	.D(GND),
	.A(VCC),
	.FCI(s_ram_address_cry[2])
);
defparam \s_ram_address_RNI4S295[3] .INIT=20'h48800;
// @55:304
  ARI1 \s_ram_address_RNIKNFD6[4]  (
	.FCO(s_ram_address_cry[4]),
	.S(s_ram_address_s[4]),
	.Y(s_ram_address_RNIKNFD6_Y[4]),
	.B(s_ram_address_1_sqmuxa_1_0_a7_1_0_RNIEOFN_Y),
	.C(LCD_FSM_0_ram_addr_o[4]),
	.D(GND),
	.A(VCC),
	.FCI(s_ram_address_cry[3])
);
defparam \s_ram_address_RNIKNFD6[4] .INIT=20'h48800;
// @55:304
  ARI1 \s_ram_address_RNI5KSH7[5]  (
	.FCO(s_ram_address_cry[5]),
	.S(s_ram_address_s[5]),
	.Y(s_ram_address_RNI5KSH7_Y[5]),
	.B(s_ram_address_1_sqmuxa_1_0_a7_1_0_RNIEOFN_Y),
	.C(LCD_FSM_0_ram_addr_o[5]),
	.D(GND),
	.A(VCC),
	.FCI(s_ram_address_cry[4])
);
defparam \s_ram_address_RNI5KSH7[5] .INIT=20'h48800;
// @55:304
  ARI1 \s_ram_address_RNINH9M8[6]  (
	.FCO(s_ram_address_cry[6]),
	.S(s_ram_address_s[6]),
	.Y(s_ram_address_RNINH9M8_Y[6]),
	.B(s_ram_address_1_sqmuxa_1_0_a7_1_0_RNIEOFN_Y),
	.C(LCD_FSM_0_ram_addr_o[6]),
	.D(GND),
	.A(VCC),
	.FCI(s_ram_address_cry[5])
);
defparam \s_ram_address_RNINH9M8[6] .INIT=20'h48800;
// @55:304
  ARI1 \s_ram_address_RNIAGMQ9[7]  (
	.FCO(s_ram_address_cry[7]),
	.S(s_ram_address_s[7]),
	.Y(s_ram_address_RNIAGMQ9_Y[7]),
	.B(s_ram_address_1_sqmuxa_1_0_a7_1_0_RNIEOFN_Y),
	.C(LCD_FSM_0_ram_addr_o[7]),
	.D(GND),
	.A(VCC),
	.FCI(s_ram_address_cry[6])
);
defparam \s_ram_address_RNIAGMQ9[7] .INIT=20'h48800;
// @55:304
  ARI1 \s_ram_address_RNO[9]  (
	.FCO(s_ram_address_RNO_FCO_0[9]),
	.S(s_ram_address_s[9]),
	.Y(s_ram_address_RNO_Y_0[9]),
	.B(s_ram_address_1_sqmuxa_1_0_a7_1_0_RNIEOFN_Y),
	.C(LCD_FSM_0_ram_addr_o[9]),
	.D(GND),
	.A(VCC),
	.FCI(s_ram_address_cry[8])
);
defparam \s_ram_address_RNO[9] .INIT=20'h48800;
// @55:304
  ARI1 \s_ram_address_RNIUF3VA[8]  (
	.FCO(s_ram_address_cry[8]),
	.S(s_ram_address_s[8]),
	.Y(s_ram_address_RNIUF3VA_Y[8]),
	.B(s_ram_address_1_sqmuxa_1_0_a7_1_0_RNIEOFN_Y),
	.C(LCD_FSM_0_ram_addr_o[8]),
	.D(GND),
	.A(VCC),
	.FCI(s_ram_address_cry[7])
);
defparam \s_ram_address_RNIUF3VA[8] .INIT=20'h48800;
// @55:179
  ARI1 \s_state_ns_5_0_.m54_1_0_wmux_0  (
	.FCO(m54_1_0_co1),
	.S(m54_1_0_wmux_0_S),
	.Y(N_55),
	.B(s_state_2),
	.C(N_49),
	.D(N_53),
	.A(m54_1_0_y0),
	.FCI(m54_1_0_co0)
);
defparam \s_state_ns_5_0_.m54_1_0_wmux_0 .INIT=20'h0F588;
// @55:179
  ARI1 \s_state_ns_5_0_.m54_1_0_wmux  (
	.FCO(m54_1_0_co0),
	.S(m54_1_0_wmux_S),
	.Y(m54_1_0_y0),
	.B(s_state_2),
	.C(N_13),
	.D(N_25),
	.A(s_state_0),
	.FCI(VCC)
);
defparam \s_state_ns_5_0_.m54_1_0_wmux .INIT=20'h0FA44;
// @55:188
  CFG4 un1_s_state_12_0_a2 (
	.A(s_state_Z[4]),
	.B(s_state_2),
	.C(s_state_Z[3]),
	.D(N_211),
	.Y(N_280)
);
defparam un1_s_state_12_0_a2.INIT=16'h0001;
// @55:304
  CFG3 s_ram_address_1_sqmuxa_1_0_a2 (
	.A(s_state_2),
	.B(s_state_Z[1]),
	.C(s_state_Z[5]),
	.Y(N_279)
);
defparam s_ram_address_1_sqmuxa_1_0_a2.INIT=8'h40;
// @55:179
  CFG4 \s_state_ns_5_0_.m86_1_2  (
	.A(s_state_2),
	.B(V_SYNC_I_c),
	.C(un1_s_state_13_0_a7_0),
	.D(s_state_0),
	.Y(m86_1_2)
);
defparam \s_state_ns_5_0_.m86_1_2 .INIT=16'h27AF;
// @55:179
  CFG3 \s_state_RNIH0MP5[5]  (
	.A(s_state_Z[5]),
	.B(N_25),
	.C(r_m2_1_1),
	.Y(s_state_RNIH0MP5_Z[5])
);
defparam \s_state_RNIH0MP5[5] .INIT=8'h72;
// @55:179
  CFG4 \START_GEN.data_o_13_iv_3_277_x2_RNI87K91  (
	.A(N_363_i),
	.B(i27_mux_5),
	.C(s_state_0),
	.D(N_5),
	.Y(r_m2_1_1)
);
defparam \START_GEN.data_o_13_iv_3_277_x2_RNI87K91 .INIT=16'h444E;
// @55:188
  CFG3 \START_GEN.data_o_13_iv[3]  (
	.A(ramDualPort_0_q_b[11]),
	.B(data_o_13_iv_1[3]),
	.C(N_157),
	.Y(data_o_13[3])
);
defparam \START_GEN.data_o_13_iv[3] .INIT=8'hCE;
// @55:188
  CFG4 \START_GEN.data_o_13_iv_1[3]  (
	.A(ramDualPort_0_q_b[3]),
	.B(N_235),
	.C(N_230),
	.D(un1_s_state_4),
	.Y(data_o_13_iv_1[3])
);
defparam \START_GEN.data_o_13_iv_1[3] .INIT=16'h2F22;
// @55:179
  CFG4 lcd_wr_o_RNO_0 (
	.A(N_193_i_1),
	.B(un1_s_state_16_i_3_Z),
	.C(s_state_Z[1]),
	.D(un1_s_state_16_i_0_Z),
	.Y(N_193_i)
);
defparam lcd_wr_o_RNO_0.INIT=16'h0032;
// @55:179
  CFG3 lcd_wr_o_RNO_1 (
	.A(N_210),
	.B(s_state_Z[3]),
	.C(N_207_2),
	.Y(N_193_i_1)
);
defparam lcd_wr_o_RNO_1.INIT=8'h70;
// @55:179
  CFG4 \s_state_ns_5_0_.m88  (
	.A(s_state_Z[5]),
	.B(N_276),
	.C(m88_1_1),
	.D(N_87),
	.Y(s_state_ns[4])
);
defparam \s_state_ns_5_0_.m88 .INIT=16'hAFAD;
// @55:179
  CFG3 \s_state_ns_5_0_.m88_1_1  (
	.A(N_80),
	.B(N_276),
	.C(s_state_Z[4]),
	.Y(m88_1_1)
);
defparam \s_state_ns_5_0_.m88_1_1 .INIT=8'h07;
// @55:179
  CFG4 \s_state_ns_5_0_.m86  (
	.A(s_state_2),
	.B(s_v_sync_re_Z),
	.C(N_396_1),
	.D(m86_1_2),
	.Y(N_87)
);
defparam \s_state_ns_5_0_.m86 .INIT=16'hF713;
// @55:179
  CFG4 \s_state_ns_5_0_.m78  (
	.A(N_348_1),
	.B(m78_1_2),
	.C(s_state_Z[5]),
	.D(N_76),
	.Y(s_state_ns[3])
);
defparam \s_state_ns_5_0_.m78 .INIT=16'hA303;
// @55:179
  CFG4 \s_state_ns_5_0_.m78_1_2  (
	.A(s_state_Z[3]),
	.B(N_363_i),
	.C(s_state_Z[1]),
	.D(s_state_0),
	.Y(m78_1_2)
);
defparam \s_state_ns_5_0_.m78_1_2 .INIT=16'h551D;
// @55:179
  CFG4 \s_state_ns_5_0_.m61_1  (
	.A(s_state_Z[4]),
	.B(s_state_2),
	.C(un1_s_state_13_0_a7_0),
	.D(m61_1_1),
	.Y(m61_1)
);
defparam \s_state_ns_5_0_.m61_1 .INIT=16'h9BAA;
// @55:179
  CFG3 \s_state_ns_5_0_.m61_1_1  (
	.A(s_state_0),
	.B(N_5),
	.C(s_state_Z[4]),
	.Y(m61_1_1)
);
defparam \s_state_ns_5_0_.m61_1_1 .INIT=8'h57;
// @55:179
  CFG4 \s_state_ns_5_0_.m61_2  (
	.A(m61_2_1),
	.B(m61_1),
	.C(s_state_2),
	.D(s_state_0),
	.Y(i26_mux_1)
);
defparam \s_state_ns_5_0_.m61_2 .INIT=16'h4C1C;
// @55:179
  CFG3 \s_state_ns_5_0_.m61_2_1  (
	.A(s_state_0),
	.B(N_5),
	.C(un1_s_state_13_0_a7_0),
	.Y(m61_2_1)
);
defparam \s_state_ns_5_0_.m61_2_1 .INIT=8'h27;
// @55:188
  CFG3 \START_GEN.data_o_13_iv_0[5]  (
	.A(N_235),
	.B(ramDualPort_0_q_b[5]),
	.C(N_380),
	.Y(data_o_13_iv_0[5])
);
defparam \START_GEN.data_o_13_iv_0[5] .INIT=8'hF4;
// @55:179
  CFG2 \START_GEN.data_o_13_iv_1_298_a5_1_0_0  (
	.A(s_state_2),
	.B(s_state_Z[4]),
	.Y(N_276)
);
defparam \START_GEN.data_o_13_iv_1_298_a5_1_0_0 .INIT=4'h2;
// @55:179
  CFG2 \START_GEN.data_o_13_iv_0_317_a6_1_0  (
	.A(s_state_Z[3]),
	.B(s_state_Z[1]),
	.Y(N_396_1)
);
defparam \START_GEN.data_o_13_iv_0_317_a6_1_0 .INIT=4'h8;
// @55:179
  CFG2 \s_state_ns_5_0_.m11  (
	.A(s_state_Z[3]),
	.B(s_state_Z[1]),
	.Y(un1_s_state_13_0_a7_0)
);
defparam \s_state_ns_5_0_.m11 .INIT=4'h4;
// @55:179
  CFG2 \s_state_ns_5_0_.m38  (
	.A(s_v_sync_re_Z),
	.B(s_state_Z[3]),
	.Y(N_111_mux_2)
);
defparam \s_state_ns_5_0_.m38 .INIT=4'h1;
// @55:179
  CFG2 \s_state_ns_5_0_.m4  (
	.A(s_state_Z[3]),
	.B(s_state_Z[1]),
	.Y(N_5)
);
defparam \s_state_ns_5_0_.m4 .INIT=4'h6;
// @55:179
  CFG2 \START_GEN.data_o_13_iv_3_277_x2  (
	.A(s_state_2),
	.B(s_state_Z[4]),
	.Y(N_363_i)
);
defparam \START_GEN.data_o_13_iv_3_277_x2 .INIT=4'h6;
// @55:314
  CFG2 ram_read_en_o_1_sqmuxa_1_i_o7_0 (
	.A(s_state_Z[1]),
	.B(s_state_Z[5]),
	.Y(N_217)
);
defparam ram_read_en_o_1_sqmuxa_1_i_o7_0.INIT=4'h7;
// @55:188
  CFG2 un1_s_state_14_0_o2 (
	.A(s_v_sync_re_Z),
	.B(s_state_Z[5]),
	.Y(N_214)
);
defparam un1_s_state_14_0_o2.INIT=4'h7;
// @55:188
  CFG2 un1_s_state_16_i_o2_0 (
	.A(s_state_Z[1]),
	.B(s_state_2),
	.Y(N_222)
);
defparam un1_s_state_16_i_o2_0.INIT=4'hE;
// @55:179
  CFG2 \s_state_RNIQV16[4]  (
	.A(s_state_2),
	.B(s_state_Z[4]),
	.Y(N_348_1)
);
defparam \s_state_RNIQV16[4] .INIT=4'h8;
// @55:179
  CFG2 \START_GEN.data_o_13_iv_1_298_a5_1_0  (
	.A(s_state_Z[3]),
	.B(s_state_Z[5]),
	.Y(N_379_1)
);
defparam \START_GEN.data_o_13_iv_1_298_a5_1_0 .INIT=4'h8;
// @55:179
  CFG2 un1_s_state_4_0_o7 (
	.A(s_state_0),
	.B(s_state_Z[1]),
	.Y(N_211)
);
defparam un1_s_state_4_0_o7.INIT=4'hE;
// @55:154
  CFG2 s_v_sync_re (
	.A(s_v_sync_dly_Z),
	.B(s_v_sync_dly2_Z),
	.Y(s_v_sync_re_Z)
);
defparam s_v_sync_re.INIT=4'h2;
// @55:304
  CFG4 s_ram_address_1_sqmuxa_1_0_a7_1_0_4 (
	.A(RAM_WRITE_ADDR_I[7]),
	.B(RAM_WRITE_ADDR_I[3]),
	.C(RAM_WRITE_ADDR_I[2]),
	.D(RAM_WRITE_ADDR_I[0]),
	.Y(s_ram_address_1_sqmuxa_1_0_a7_1_0_4_Z)
);
defparam s_ram_address_1_sqmuxa_1_0_a7_1_0_4.INIT=16'h0002;
// @55:304
  CFG3 s_ram_address_1_sqmuxa_1_0_a7_1_0_3 (
	.A(RAM_WRITE_ADDR_I[5]),
	.B(RAM_WRITE_ADDR_I[4]),
	.C(RAM_WRITE_ADDR_I[1]),
	.Y(s_ram_address_1_sqmuxa_1_0_a7_1_0_3_Z)
);
defparam s_ram_address_1_sqmuxa_1_0_a7_1_0_3.INIT=8'h02;
// @55:188
  CFG4 un1_cs_o_1_sqmuxa_0_a7_0_6 (
	.A(LCD_FSM_0_ram_addr_o[8]),
	.B(LCD_FSM_0_ram_addr_o[7]),
	.C(LCD_FSM_0_ram_addr_o[6]),
	.D(LCD_FSM_0_ram_addr_o[5]),
	.Y(un1_cs_o_1_sqmuxa_0_a7_0_6_Z)
);
defparam un1_cs_o_1_sqmuxa_0_a7_0_6.INIT=16'h8000;
// @55:188
  CFG4 un1_cs_o_1_sqmuxa_0_a7_0_5 (
	.A(LCD_FSM_0_ram_addr_o[4]),
	.B(LCD_FSM_0_ram_addr_o[3]),
	.C(LCD_FSM_0_ram_addr_o[2]),
	.D(LCD_FSM_0_ram_addr_o[1]),
	.Y(un1_cs_o_1_sqmuxa_0_a7_0_5_Z)
);
defparam un1_cs_o_1_sqmuxa_0_a7_0_5.INIT=16'h0001;
// @55:179
  CFG4 \s_state_ns_5_0_.m22_e_5  (
	.A(LCD_FSM_0_ram_addr_o[9]),
	.B(LCD_FSM_0_ram_addr_o[8]),
	.C(LCD_FSM_0_ram_addr_o[5]),
	.D(LCD_FSM_0_ram_addr_o[2]),
	.Y(m22_e_5)
);
defparam \s_state_ns_5_0_.m22_e_5 .INIT=16'h0040;
// @55:179
  CFG4 \s_state_ns_5_0_.m22_e_4  (
	.A(LCD_FSM_0_ram_addr_o[4]),
	.B(LCD_FSM_0_ram_addr_o[3]),
	.C(LCD_FSM_0_ram_addr_o[1]),
	.D(LCD_FSM_0_ram_addr_o[0]),
	.Y(m22_e_4)
);
defparam \s_state_ns_5_0_.m22_e_4 .INIT=16'h0001;
// @55:188
  CFG2 \data_o_cnst_a2_0[5]  (
	.A(N_211),
	.B(s_state_Z[5]),
	.Y(data_o_cnst_a2_0_Z[5])
);
defparam \data_o_cnst_a2_0[5] .INIT=4'h1;
// @55:179
  CFG4 \START_GEN.data_o_13_iv_1_298_a5_2_2  (
	.A(s_state_Z[1]),
	.B(s_state_Z[5]),
	.C(s_state_Z[3]),
	.D(s_state_0),
	.Y(data_o_13_iv_1_298_a5_2_2)
);
defparam \START_GEN.data_o_13_iv_1_298_a5_2_2 .INIT=16'h0004;
// @55:179
  CFG3 lcd_wr_o_RNO_2 (
	.A(s_state_Z[3]),
	.B(s_state_Z[5]),
	.C(s_state_0),
	.Y(un1_s_state_8_0_0_i_a5_0_0)
);
defparam lcd_wr_o_RNO_2.INIT=8'h0D;
// @55:188
  CFG3 un1_s_state_16_i_a7_3 (
	.A(s_state_Z[1]),
	.B(s_state_0),
	.C(N_348_1),
	.Y(N_250)
);
defparam un1_s_state_16_i_a7_3.INIT=8'h20;
// @55:179
  CFG4 lcd_wr_o_RNO_4 (
	.A(s_state_Z[5]),
	.B(s_state_2),
	.C(s_state_Z[1]),
	.D(s_state_0),
	.Y(N_347)
);
defparam lcd_wr_o_RNO_4.INIT=16'h5040;
// @55:179
  CFG3 \START_GEN.data_o_13_iv_0_317_a6_2  (
	.A(s_state_Z[5]),
	.B(s_state_Z[1]),
	.C(N_348_1),
	.Y(N_399)
);
defparam \START_GEN.data_o_13_iv_0_317_a6_2 .INIT=8'h10;
// @55:188
  CFG4 un1_s_state_8_i_a2_1 (
	.A(s_state_Z[1]),
	.B(s_state_Z[4]),
	.C(s_state_Z[3]),
	.D(s_state_0),
	.Y(N_271)
);
defparam un1_s_state_8_i_a2_1.INIT=16'h0100;
// @55:179
  CFG4 \START_GEN.data_o_13_iv_345_a4_1  (
	.A(s_state_Z[1]),
	.B(s_state_Z[4]),
	.C(ramDualPort_0_q_b[8]),
	.D(s_state_Z[3]),
	.Y(N_418)
);
defparam \START_GEN.data_o_13_iv_345_a4_1 .INIT=16'h0040;
// @55:179
  CFG3 s_state_s40_i_o7 (
	.A(s_state_Z[3]),
	.B(s_state_Z[5]),
	.C(s_state_0),
	.Y(N_235)
);
defparam s_state_s40_i_o7.INIT=8'hF7;
// @55:179
  CFG3 \START_GEN.data_o_13_iv_1_298_a5_0  (
	.A(s_state_Z[3]),
	.B(s_state_Z[4]),
	.C(s_state_2),
	.Y(N_380)
);
defparam \START_GEN.data_o_13_iv_1_298_a5_0 .INIT=8'h08;
// @55:179
  CFG3 un1_s_state_4_0 (
	.A(s_state_Z[5]),
	.B(s_state_2),
	.C(N_211),
	.Y(un1_s_state_4)
);
defparam un1_s_state_4_0.INIT=8'hF7;
// @55:179
  CFG4 \s_state_RNIEP3C[1]  (
	.A(s_state_0),
	.B(s_state_Z[3]),
	.C(s_state_2),
	.D(s_state_Z[1]),
	.Y(N_350)
);
defparam \s_state_RNIEP3C[1] .INIT=16'h0004;
// @55:179
  CFG3 \s_state_ns_5_0_.m42_m2_e  (
	.A(s_state_Z[4]),
	.B(s_state_2),
	.C(s_state_0),
	.Y(m42_m2_e)
);
defparam \s_state_ns_5_0_.m42_m2_e .INIT=8'h20;
// @55:179
  CFG2 \s_state_ns_5_0_.m12  (
	.A(un1_s_state_13_0_a7_0),
	.B(s_v_sync_re_Z),
	.Y(N_13)
);
defparam \s_state_ns_5_0_.m12 .INIT=4'h2;
// @55:179
  CFG3 \s_state_ns_5_0_.m79  (
	.A(s_state_0),
	.B(s_state_Z[3]),
	.C(s_state_Z[1]),
	.Y(N_80)
);
defparam \s_state_ns_5_0_.m79 .INIT=8'h04;
// @55:179
  CFG4 \s_state_ns_5_0_.m3  (
	.A(s_state_Z[1]),
	.B(s_state_Z[3]),
	.C(V_SYNC_I_c),
	.D(init_done_i),
	.Y(N_94_mux)
);
defparam \s_state_ns_5_0_.m3 .INIT=16'h0111;
// @55:179
  CFG3 \s_state_ns_5_0_.m48  (
	.A(s_state_Z[1]),
	.B(s_state_Z[3]),
	.C(s_v_sync_re_Z),
	.Y(N_49)
);
defparam \s_state_ns_5_0_.m48 .INIT=8'h01;
// @55:188
  CFG3 un1_s_state_16_i_a7 (
	.A(s_state_Z[3]),
	.B(N_217),
	.C(s_state_0),
	.Y(N_246)
);
defparam un1_s_state_16_i_a7.INIT=8'h23;
// @55:179
  CFG3 \START_GEN.data_o_13_iv_0_317_a6_1  (
	.A(s_state_Z[3]),
	.B(s_state_Z[4]),
	.C(s_state_2),
	.Y(N_398)
);
defparam \START_GEN.data_o_13_iv_0_317_a6_1 .INIT=8'h01;
// @55:188
  CFG3 un1_ram_read_en_o_1_sqmuxa_i_2 (
	.A(s_state_Z[3]),
	.B(s_state_Z[5]),
	.C(s_state_0),
	.Y(N_207_2)
);
defparam un1_ram_read_en_o_1_sqmuxa_i_2.INIT=8'hBF;
// @55:188
  CFG2 \data_o_cnst_a2[6]  (
	.A(N_276),
	.B(s_state_Z[3]),
	.Y(data_o_cnst[6])
);
defparam \data_o_cnst_a2[6] .INIT=4'h8;
// @55:179
  CFG2 s_state_s39_i_o7 (
	.A(N_211),
	.B(s_state_Z[3]),
	.Y(N_218)
);
defparam s_state_s39_i_o7.INIT=4'hE;
// @55:188
  CFG4 un1_s_state_18_0_a7 (
	.A(s_state_Z[3]),
	.B(N_214),
	.C(s_state_2),
	.D(s_state_Z[1]),
	.Y(N_260)
);
defparam un1_s_state_18_0_a7.INIT=16'h1130;
// @55:179
  CFG4 \s_state_ns_5_0_.m47  (
	.A(s_state_Z[3]),
	.B(N_363_i),
	.C(s_state_Z[1]),
	.D(s_state_0),
	.Y(i26_mux)
);
defparam \s_state_ns_5_0_.m47 .INIT=16'hC374;
// @55:188
  CFG4 un1_s_state_16_i_0 (
	.A(s_state_Z[4]),
	.B(s_state_Z[1]),
	.C(s_state_0),
	.D(N_246),
	.Y(un1_s_state_16_i_0_Z)
);
defparam un1_s_state_16_i_0.INIT=16'hFF40;
// @55:188
  CFG3 un1_ram_read_en_o_1_sqmuxa_i_1 (
	.A(N_222),
	.B(s_v_sync_re_Z),
	.C(N_207_2),
	.Y(un1_ram_read_en_o_1_sqmuxa_i_1_Z)
);
defparam un1_ram_read_en_o_1_sqmuxa_i_1.INIT=8'hFD;
// @55:179
  CFG4 lcd_wr_o_RNO_3 (
	.A(s_state_Z[4]),
	.B(s_state_0),
	.C(s_state_Z[3]),
	.D(N_347),
	.Y(un1_s_state_8_0_0_250_i_0)
);
defparam lcd_wr_o_RNO_3.INIT=16'hFF04;
// @55:179
  CFG4 \START_GEN.data_o_13_iv_1_298_0  (
	.A(N_276),
	.B(N_379_1),
	.C(ramDualPort_0_q_b[2]),
	.D(N_396_1),
	.Y(data_o_13_iv_1_298_0)
);
defparam \START_GEN.data_o_13_iv_1_298_0 .INIT=16'hEAC0;
// @55:188
  CFG4 un1_cs_o_1_sqmuxa_0_a7_0_7 (
	.A(LCD_FSM_0_ram_addr_o[0]),
	.B(LCD_FSM_0_ram_addr_o[9]),
	.C(un1_cs_o_1_sqmuxa_0_a7_0_5_Z),
	.D(s_state_0),
	.Y(un1_cs_o_1_sqmuxa_0_a7_0_7_Z)
);
defparam un1_cs_o_1_sqmuxa_0_a7_0_7.INIT=16'h1000;
// @55:188
  CFG4 un1_s_state_16_i_a7_5 (
	.A(s_state_Z[5]),
	.B(s_state_Z[4]),
	.C(s_state_2),
	.D(N_218),
	.Y(N_252)
);
defparam un1_s_state_16_i_a7_5.INIT=16'h0004;
// @55:188
  CFG4 un1_s_state_18_0_a7_1 (
	.A(s_state_Z[4]),
	.B(s_state_0),
	.C(s_state_Z[3]),
	.D(N_222),
	.Y(N_262)
);
defparam un1_s_state_18_0_a7_1.INIT=16'h0080;
// @55:179
  CFG4 \START_GEN.data_o_13_iv_0_317_a6_3  (
	.A(N_348_1),
	.B(ramDualPort_0_q_b[9]),
	.C(s_state_Z[1]),
	.D(s_state_Z[3]),
	.Y(N_400)
);
defparam \START_GEN.data_o_13_iv_0_317_a6_3 .INIT=16'h0008;
// @55:188
  CFG4 un1_s_state_18_0_a7_3_8 (
	.A(RAM_WRITE_ADDR_I[6]),
	.B(s_state_0),
	.C(RAM_WRITE_ADDR_I[9]),
	.D(RAM_WRITE_ADDR_I[8]),
	.Y(N_264_3_0)
);
defparam un1_s_state_18_0_a7_3_8.INIT=16'h0001;
// @55:179
  CFG4 \START_GEN.data_o_13_iv_3_277_a4_1  (
	.A(s_state_Z[3]),
	.B(ramDualPort_0_q_b[12]),
	.C(s_state_Z[5]),
	.D(s_state_Z[4]),
	.Y(N_366)
);
defparam \START_GEN.data_o_13_iv_3_277_a4_1 .INIT=16'h4000;
// @55:188
  CFG3 un1_s_state_14_0_a7 (
	.A(N_218),
	.B(N_348_1),
	.C(N_214),
	.Y(N_241)
);
defparam un1_s_state_14_0_a7.INIT=8'h40;
// @55:179
  CFG3 s_state_s39_i (
	.A(s_state_Z[5]),
	.B(s_state_2),
	.C(N_218),
	.Y(N_157)
);
defparam s_state_s39_i.INIT=8'hF7;
// @55:188
  CFG4 un1_s_state_16_i_o2 (
	.A(s_state_Z[5]),
	.B(s_state_Z[4]),
	.C(s_state_0),
	.D(N_276),
	.Y(N_210)
);
defparam un1_s_state_16_i_o2.INIT=16'h4F40;
// @55:179
  CFG3 \s_state_ns_5_0_.m90  (
	.A(s_state_2),
	.B(N_80),
	.C(s_state_Z[4]),
	.Y(N_101_mux)
);
defparam \s_state_ns_5_0_.m90 .INIT=8'h40;
// @55:188
  CFG4 un1_s_state_13_0_o2 (
	.A(s_state_Z[5]),
	.B(s_state_Z[4]),
	.C(s_state_2),
	.D(s_state_0),
	.Y(N_213)
);
defparam un1_s_state_13_0_o2.INIT=16'h0340;
// @55:179
  CFG4 \START_GEN.data_o_13_iv_345_a4  (
	.A(s_state_Z[4]),
	.B(s_state_Z[5]),
	.C(s_state_Z[3]),
	.D(s_state_Z[1]),
	.Y(N_416)
);
defparam \START_GEN.data_o_13_iv_345_a4 .INIT=16'h3012;
// @55:179
  CFG4 \s_state_ns_5_0_.m75  (
	.A(s_state_0),
	.B(s_state_Z[1]),
	.C(s_v_sync_re_Z),
	.D(s_state_Z[3]),
	.Y(N_76)
);
defparam \s_state_ns_5_0_.m75 .INIT=16'h0304;
// @55:179
  CFG4 \s_state_ns_5_0_.m52  (
	.A(s_state_Z[3]),
	.B(s_v_sync_re_Z),
	.C(V_SYNC_I_c),
	.D(s_state_Z[1]),
	.Y(N_53)
);
defparam \s_state_ns_5_0_.m52 .INIT=16'h1B22;
// @55:179
  CFG4 \s_state_ns_5_0_.m7  (
	.A(s_state_Z[4]),
	.B(s_state_0),
	.C(N_94_mux),
	.D(N_5),
	.Y(i27_mux_5)
);
defparam \s_state_ns_5_0_.m7 .INIT=16'hEF23;
// @55:188
  CFG4 un1_s_state_14_0_1 (
	.A(s_v_sync_re_Z),
	.B(N_271),
	.C(N_350),
	.D(N_235),
	.Y(un1_s_state_14_0_1_Z)
);
defparam un1_s_state_14_0_1.INIT=16'hFCFD;
// @55:188
  CFG4 un1_s_state_16_i_3 (
	.A(N_214),
	.B(N_222),
	.C(N_252),
	.D(N_250),
	.Y(un1_s_state_16_i_3_Z)
);
defparam un1_s_state_16_i_3.INIT=16'hFFF4;
// @55:188
  CFG4 \START_GEN.data_o_13_iv_0[7]  (
	.A(data_o_cnst[6]),
	.B(un1_s_state_4),
	.C(N_235),
	.D(ramDualPort_0_q_b[7]),
	.Y(data_o_13_iv_0[7])
);
defparam \START_GEN.data_o_13_iv_0[7] .INIT=16'h8F88;
// @55:188
  CFG4 \START_GEN.data_o_13_iv_0[6]  (
	.A(data_o_cnst[6]),
	.B(un1_s_state_4),
	.C(N_235),
	.D(ramDualPort_0_q_b[6]),
	.Y(data_o_13_iv_0[6])
);
defparam \START_GEN.data_o_13_iv_0[6] .INIT=16'h8F88;
// @55:179
  CFG4 \START_GEN.data_o_13_iv_0_317_2  (
	.A(N_398),
	.B(N_379_1),
	.C(ramDualPort_0_q_b[1]),
	.D(N_400),
	.Y(data_o_13_iv_0_317_2)
);
defparam \START_GEN.data_o_13_iv_0_317_2 .INIT=16'hFFEA;
// @55:179
  CFG3 \START_GEN.data_o_13_iv_3_277_0  (
	.A(ramDualPort_0_q_b[4]),
	.B(N_366),
	.C(N_379_1),
	.Y(data_o_13_iv_3_277_0)
);
defparam \START_GEN.data_o_13_iv_3_277_0 .INIT=8'hEC;
// @55:304
  CFG3 s_ram_address_1_sqmuxa_1_0_a7_1_0 (
	.A(s_ram_address_1_sqmuxa_1_0_a7_1_0_4_Z),
	.B(N_279),
	.C(s_ram_address_1_sqmuxa_1_0_a7_1_0_3_Z),
	.Y(N_264_4_0)
);
defparam s_ram_address_1_sqmuxa_1_0_a7_1_0.INIT=8'h80;
// @55:179
  CFG4 \START_GEN.data_o_13_iv_345  (
	.A(N_416),
	.B(N_379_1),
	.C(ramDualPort_0_q_b[0]),
	.D(N_418),
	.Y(N_403)
);
defparam \START_GEN.data_o_13_iv_345 .INIT=16'hFFEA;
// @55:179
  CFG4 \s_state_ns_5_0_.m22_e  (
	.A(LCD_FSM_0_ram_addr_o[7]),
	.B(LCD_FSM_0_ram_addr_o[6]),
	.C(m22_e_5),
	.D(m22_e_4),
	.Y(N_109)
);
defparam \s_state_ns_5_0_.m22_e .INIT=16'h8000;
// @55:188
  CFG2 un1_s_state_13_0_a7 (
	.A(un1_s_state_13_0_a7_0),
	.B(N_213),
	.Y(N_243)
);
defparam un1_s_state_13_0_a7.INIT=4'h8;
// @55:188
  CFG4 un1_s_state_12_0 (
	.A(s_state_0),
	.B(s_v_sync_re_Z),
	.C(N_279),
	.D(N_280),
	.Y(un1_s_state_12_0_Z)
);
defparam un1_s_state_12_0.INIT=16'hFF20;
// @55:179
  CFG4 \s_state_ns_5_0_.m56  (
	.A(s_state_Z[5]),
	.B(s_state_Z[4]),
	.C(i26_mux),
	.D(N_55),
	.Y(s_state_ns[1])
);
defparam \s_state_ns_5_0_.m56 .INIT=16'hD850;
// @55:188
  CFG4 un1_s_state_18_0_3 (
	.A(init_done_i),
	.B(V_SYNC_I_c),
	.C(N_280),
	.D(N_243),
	.Y(un1_s_state_18_0_3_Z)
);
defparam un1_s_state_18_0_3.INIT=16'hFF80;
// @55:188
  CFG4 un1_s_state_18_0_1 (
	.A(N_211),
	.B(N_262),
	.C(N_260),
	.D(data_o_cnst[6]),
	.Y(un1_s_state_18_0_1_Z)
);
defparam un1_s_state_18_0_1.INIT=16'hFDFC;
// @55:188
  CFG3 un1_cs_o_1_sqmuxa_0_a7_0 (
	.A(un1_cs_o_1_sqmuxa_0_a7_0_7_Z),
	.B(N_279),
	.C(un1_cs_o_1_sqmuxa_0_a7_0_6_Z),
	.Y(N_245)
);
defparam un1_cs_o_1_sqmuxa_0_a7_0.INIT=8'h80;
// @55:179
  CFG4 \START_GEN.data_o_13_iv_0_317  (
	.A(N_363_i),
	.B(N_396_1),
	.C(N_399),
	.D(data_o_13_iv_0_317_2),
	.Y(N_383)
);
defparam \START_GEN.data_o_13_iv_0_317 .INIT=16'hFFF8;
// @55:179
  CFG3 \START_GEN.data_o_13_iv_3_277  (
	.A(N_363_i),
	.B(N_396_1),
	.C(data_o_13_iv_3_277_0),
	.Y(N_353)
);
defparam \START_GEN.data_o_13_iv_3_277 .INIT=8'hF8;
// @55:188
  CFG3 \START_GEN.data_o_13_iv[7]  (
	.A(ramDualPort_0_q_b[15]),
	.B(data_o_13_iv_0[7]),
	.C(N_157),
	.Y(data_o_13[7])
);
defparam \START_GEN.data_o_13_iv[7] .INIT=8'hCE;
// @55:188
  CFG3 \START_GEN.data_o_13_iv[6]  (
	.A(ramDualPort_0_q_b[14]),
	.B(data_o_13_iv_0[6]),
	.C(N_157),
	.Y(data_o_13[6])
);
defparam \START_GEN.data_o_13_iv[6] .INIT=8'hCE;
// @55:179
  CFG4 \START_GEN.data_o_13_iv_1_298  (
	.A(data_o_13_iv_1_298_a5_2_2),
	.B(N_380),
	.C(ramDualPort_0_q_b[10]),
	.D(data_o_13_iv_1_298_0),
	.Y(N_369)
);
defparam \START_GEN.data_o_13_iv_1_298 .INIT=16'hFFEC;
// @55:188
  CFG4 \data_o_cnst_a7[5]  (
	.A(s_state_Z[4]),
	.B(s_state_2),
	.C(s_state_Z[3]),
	.D(data_o_cnst_a2_0_Z[5]),
	.Y(N_257)
);
defparam \data_o_cnst_a7[5] .INIT=16'h0901;
// @55:188
  CFG4 \data_o_cnst_m2[3]  (
	.A(s_state_Z[4]),
	.B(s_state_2),
	.C(s_state_Z[3]),
	.D(data_o_cnst_a2_0_Z[5]),
	.Y(N_230)
);
defparam \data_o_cnst_m2[3] .INIT=16'h969E;
// @55:179
  CFG4 \s_state_RNIMTDD4[4]  (
	.A(s_state_Z[4]),
	.B(d_m7_0_a3_7),
	.C(d_N_6_2),
	.D(d_m7_0_a3_8),
	.Y(s_state_RNIMTDD4_Z[4])
);
defparam \s_state_RNIMTDD4[4] .INIT=16'h20A0;
// @55:179
  CFG4 \s_state_ns_5_0_.m64  (
	.A(s_state_Z[1]),
	.B(s_state_0),
	.C(N_111_mux_2),
	.D(N_109),
	.Y(N_111_mux)
);
defparam \s_state_ns_5_0_.m64 .INIT=16'h0080;
// @55:188
  CFG4 \START_GEN.data_o_13_iv[5]  (
	.A(ramDualPort_0_q_b[13]),
	.B(N_257),
	.C(data_o_13_iv_0[5]),
	.D(N_157),
	.Y(data_o_13[5])
);
defparam \START_GEN.data_o_13_iv[5] .INIT=16'hFCFE;
// @55:188
  CFG4 un1_s_state_14_0 (
	.A(s_state_Z[1]),
	.B(un1_s_state_14_0_1_Z),
	.C(N_210),
	.D(N_241),
	.Y(un1_s_state_14_0_Z)
);
defparam un1_s_state_14_0.INIT=16'hFFEC;
// @55:188
  CFG4 un1_cs_o_1_sqmuxa_0 (
	.A(init_done_i),
	.B(V_SYNC_I_c),
	.C(N_280),
	.D(N_245),
	.Y(un1_cs_o_1_sqmuxa_0_Z)
);
defparam un1_cs_o_1_sqmuxa_0.INIT=16'hFF70;
// @38:183
  CFG4 ram_read_en_o_1_sqmuxa_1_i_o7_0_RNIU5V81 (
	.A(s_state_Z[3]),
	.B(V_SYNC_I_c),
	.C(s_ram_address_1_sqmuxa_1_0_a7_1_0_RNIEOFN_Y),
	.D(N_217),
	.Y(s_ram_addresse)
);
defparam ram_read_en_o_1_sqmuxa_1_i_o7_0_RNIU5V81.INIT=16'h0F2F;
// @55:188
  CFG2 un1_s_state_13_0 (
	.A(s_ram_address_1_sqmuxa_1_0_a7_1_0_RNIEOFN_Y),
	.B(N_243),
	.Y(un1_s_state_13)
);
defparam un1_s_state_13_0.INIT=4'hD;
// @55:179
  CFG4 lcd_wr_o_RNO (
	.A(N_350),
	.B(un1_s_state_8_0_0_i_a5_0_0),
	.C(un1_s_state_8_0_0_250_i_0),
	.D(N_348_1),
	.Y(N_343_i)
);
defparam lcd_wr_o_RNO.INIT=16'h0105;
// @55:179
  CFG4 \s_state_ns_5_0_.m91  (
	.A(s_state_Z[5]),
	.B(s_state_Z[4]),
	.C(N_101_mux),
	.D(N_87),
	.Y(s_state_ns[5])
);
defparam \s_state_ns_5_0_.m91 .INIT=16'hFA72;
// @55:188
  CFG4 un1_s_state_18_0 (
	.A(N_264_3_0),
	.B(N_264_4_0),
	.C(un1_s_state_18_0_1_Z),
	.D(un1_s_state_18_0_3_Z),
	.Y(un1_s_state_18_0_Z)
);
defparam un1_s_state_18_0.INIT=16'hFFF8;
// @55:179
  CFG4 \s_state_ns_5_0_.m24  (
	.A(s_state_Z[3]),
	.B(s_state_Z[1]),
	.C(N_109),
	.D(s_v_sync_re_Z),
	.Y(N_25)
);
defparam \s_state_ns_5_0_.m24 .INIT=16'h1151;
// @55:179
  CFG4 \s_state_ns_5_0_.m66  (
	.A(s_state_2),
	.B(s_v_sync_re_Z),
	.C(N_396_1),
	.D(N_111_mux),
	.Y(N_67)
);
defparam \s_state_ns_5_0_.m66 .INIT=16'h5702;
// @55:179
  CFG4 ram_read_en_o_RNO_0 (
	.A(s_state_Z[1]),
	.B(s_state_2),
	.C(un1_ram_read_en_o_1_sqmuxa_i_1_Z),
	.D(N_109),
	.Y(N_207_i)
);
defparam ram_read_en_o_RNO_0.INIT=16'h0507;
// @55:179
  CFG4 \s_state_ns_5_0_.m68  (
	.A(s_state_Z[4]),
	.B(s_state_Z[5]),
	.C(i26_mux_1),
	.D(N_67),
	.Y(s_state_ns[2])
);
defparam \s_state_ns_5_0_.m68 .INIT=16'h8B03;
// @55:179
  CFG4 \s_state_ns_5_0_.N_43_i  (
	.A(s_state_RNIH0MP5_Z[5]),
	.B(s_state_RNIMTDD4_Z[4]),
	.C(s_state_Z[5]),
	.D(m42_m2_e),
	.Y(N_43_i)
);
defparam \s_state_ns_5_0_.N_43_i .INIT=16'hAA3A;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* LCD_FSM */

module Image_Enhancement (
  DATA_O_net_3,
  UART_interface_0_blue_const_o,
  UART_interface_0_green_const_o,
  UART_interface_0_common_const_o,
  UART_interface_0_red_const_o,
  s_state_0,
  WRITE_LSRAM_0_RAM_ADDRESS_O,
  RAM_WRITE_ADDR_I,
  DATA_O_net_2_2,
  DATA_O_net_2_1,
  DATA_O_net_2_0,
  DATA_O_net_2_12,
  DATA_O_net_2_11,
  DATA_O_net_2_10,
  DATA_O_net_2_8,
  DATA_O_net_2_9,
  DATA_O_net_2_7,
  DATA_O_net_2_4,
  DATA_O_net_2_3,
  DATA_O_net_2_19,
  DATA_O_net_2_20,
  DATA_O_net_2_18,
  DATA_O_net_2_17,
  DATA_O_net_2_16,
  d_m7_0_a3_8,
  d_m7_0_a3_7,
  WRITE_LSRAM_0_RAM_WR_EN_O,
  FlashFreeze_SB_0_GL0,
  MX2_0_Y_arst,
  data_valid_i
)
;
input [15:0] DATA_O_net_3 ;
input [9:0] UART_interface_0_blue_const_o ;
input [9:0] UART_interface_0_green_const_o ;
input [19:0] UART_interface_0_common_const_o ;
input [9:0] UART_interface_0_red_const_o ;
input s_state_0 ;
input [9:0] WRITE_LSRAM_0_RAM_ADDRESS_O ;
output [9:0] RAM_WRITE_ADDR_I ;
output DATA_O_net_2_2 ;
output DATA_O_net_2_1 ;
output DATA_O_net_2_0 ;
output DATA_O_net_2_12 ;
output DATA_O_net_2_11 ;
output DATA_O_net_2_10 ;
output DATA_O_net_2_8 ;
output DATA_O_net_2_9 ;
output DATA_O_net_2_7 ;
output DATA_O_net_2_4 ;
output DATA_O_net_2_3 ;
output DATA_O_net_2_19 ;
output DATA_O_net_2_20 ;
output DATA_O_net_2_18 ;
output DATA_O_net_2_17 ;
output DATA_O_net_2_16 ;
output d_m7_0_a3_8 ;
output d_m7_0_a3_7 ;
input WRITE_LSRAM_0_RAM_WR_EN_O ;
input FlashFreeze_SB_0_GL0 ;
input MX2_0_Y_arst ;
output data_valid_i ;
wire s_state_0 ;
wire DATA_O_net_2_2 ;
wire DATA_O_net_2_1 ;
wire DATA_O_net_2_0 ;
wire DATA_O_net_2_12 ;
wire DATA_O_net_2_11 ;
wire DATA_O_net_2_10 ;
wire DATA_O_net_2_8 ;
wire DATA_O_net_2_9 ;
wire DATA_O_net_2_7 ;
wire DATA_O_net_2_4 ;
wire DATA_O_net_2_3 ;
wire DATA_O_net_2_19 ;
wire DATA_O_net_2_20 ;
wire DATA_O_net_2_18 ;
wire DATA_O_net_2_17 ;
wire DATA_O_net_2_16 ;
wire d_m7_0_a3_8 ;
wire d_m7_0_a3_7 ;
wire WRITE_LSRAM_0_RAM_WR_EN_O ;
wire FlashFreeze_SB_0_GL0 ;
wire MX2_0_Y_arst ;
wire data_valid_i ;
wire [43:10] s_term1_b_Z;
wire [20:10] P_1;
wire [43:9] s_term1_g_Z;
wire [20:9] P_0;
wire [43:10] s_term1_r_Z;
wire [20:13] P;
wire [7:3] s_bout_4;
wire [7:2] s_gout_4;
wire [12:10] P_2;
wire [7:3] s_rout_6;
wire [9:0] s_ram_addr_Z;
wire [43:0] un9_s_term1_r_NC;
wire [43:24] un9_s_term1_r;
wire [43:21] un9_s_term1_r_ONC;
wire [43:0] un7_s_term1_g_NC;
wire [43:24] un7_s_term1_g;
wire [43:21] un7_s_term1_g_ONC;
wire [43:0] un7_s_term1_b_NC;
wire [43:24] un7_s_term1_b;
wire [43:21] un7_s_term1_b_ONC;
wire VCC ;
wire s_dvalid_Z ;
wire GND ;
wire d_m7_0_a3_6 ;
wire un28_enable_i ;
wire un19_enable_i ;
wire un10_enable_i ;
wire OVFL_CARRYOUT_0 ;
wire OVFL_CARRYOUT_1 ;
wire OVFL_CARRYOUT_2 ;
wire N_346 ;
wire N_345 ;
wire N_344 ;
wire N_343 ;
wire N_342 ;
wire N_341 ;
wire N_340 ;
wire N_339 ;
wire N_338 ;
wire N_337 ;
wire N_336 ;
wire N_335 ;
wire N_334 ;
wire N_333 ;
wire N_332 ;
wire N_331 ;
// @53:168
  SLE s_dvalid2 (
	.Q(data_valid_i),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_dvalid_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:168
  SLE s_dvalid (
	.Q(s_dvalid_Z),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(WRITE_LSRAM_0_RAM_WR_EN_O),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:188
  SLE \s_term1_b[43]  (
	.Q(s_term1_b_Z[43]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(P_1[20]),
	.EN(WRITE_LSRAM_0_RAM_WR_EN_O),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:188
  SLE \s_term1_g[43]  (
	.Q(s_term1_g_Z[43]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(P_0[20]),
	.EN(WRITE_LSRAM_0_RAM_WR_EN_O),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:188
  SLE \s_term1_r[43]  (
	.Q(s_term1_r_Z[43]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(P[20]),
	.EN(WRITE_LSRAM_0_RAM_WR_EN_O),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:188
  SLE \s_bout[5]  (
	.Q(DATA_O_net_2_2),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_bout_4[5]),
	.EN(s_dvalid_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:188
  SLE \s_bout[4]  (
	.Q(DATA_O_net_2_1),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_bout_4[4]),
	.EN(s_dvalid_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:188
  SLE \s_bout[3]  (
	.Q(DATA_O_net_2_0),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_bout_4[3]),
	.EN(s_dvalid_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:188
  SLE \s_gout[7]  (
	.Q(DATA_O_net_2_12),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_gout_4[7]),
	.EN(s_dvalid_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:188
  SLE \s_gout[6]  (
	.Q(DATA_O_net_2_11),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_gout_4[6]),
	.EN(s_dvalid_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:188
  SLE \s_gout[5]  (
	.Q(DATA_O_net_2_10),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_gout_4[5]),
	.EN(s_dvalid_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:188
  SLE \s_gout[4]  (
	.Q(DATA_O_net_2_8),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_gout_4[4]),
	.EN(s_dvalid_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:188
  SLE \s_gout[3]  (
	.Q(DATA_O_net_2_9),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_gout_4[3]),
	.EN(s_dvalid_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:188
  SLE \s_gout[2]  (
	.Q(DATA_O_net_2_7),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_gout_4[2]),
	.EN(s_dvalid_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:188
  SLE \s_term1_r[14]  (
	.Q(s_term1_r_Z[14]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(P[14]),
	.EN(WRITE_LSRAM_0_RAM_WR_EN_O),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:188
  SLE \s_term1_r[13]  (
	.Q(s_term1_r_Z[13]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(P[13]),
	.EN(WRITE_LSRAM_0_RAM_WR_EN_O),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:188
  SLE \s_term1_r[12]  (
	.Q(s_term1_r_Z[12]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(P_0[12]),
	.EN(WRITE_LSRAM_0_RAM_WR_EN_O),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:188
  SLE \s_term1_r[11]  (
	.Q(s_term1_r_Z[11]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(P_0[11]),
	.EN(WRITE_LSRAM_0_RAM_WR_EN_O),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:188
  SLE \s_term1_r[10]  (
	.Q(s_term1_r_Z[10]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(P_0[10]),
	.EN(WRITE_LSRAM_0_RAM_WR_EN_O),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:188
  SLE \s_bout[7]  (
	.Q(DATA_O_net_2_4),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_bout_4[7]),
	.EN(s_dvalid_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:188
  SLE \s_bout[6]  (
	.Q(DATA_O_net_2_3),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_bout_4[6]),
	.EN(s_dvalid_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:188
  SLE \s_term1_b[10]  (
	.Q(s_term1_b_Z[10]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(P_2[10]),
	.EN(WRITE_LSRAM_0_RAM_WR_EN_O),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:188
  SLE \s_term1_g[18]  (
	.Q(s_term1_g_Z[18]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(P_0[18]),
	.EN(WRITE_LSRAM_0_RAM_WR_EN_O),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:188
  SLE \s_term1_g[17]  (
	.Q(s_term1_g_Z[17]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(P_0[17]),
	.EN(WRITE_LSRAM_0_RAM_WR_EN_O),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:188
  SLE \s_term1_g[16]  (
	.Q(s_term1_g_Z[16]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(P_0[16]),
	.EN(WRITE_LSRAM_0_RAM_WR_EN_O),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:188
  SLE \s_term1_g[15]  (
	.Q(s_term1_g_Z[15]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(P_0[15]),
	.EN(WRITE_LSRAM_0_RAM_WR_EN_O),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:188
  SLE \s_term1_g[14]  (
	.Q(s_term1_g_Z[14]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(P_0[14]),
	.EN(WRITE_LSRAM_0_RAM_WR_EN_O),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:188
  SLE \s_term1_g[13]  (
	.Q(s_term1_g_Z[13]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(P_0[13]),
	.EN(WRITE_LSRAM_0_RAM_WR_EN_O),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:188
  SLE \s_term1_g[12]  (
	.Q(s_term1_g_Z[12]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(P_1[12]),
	.EN(WRITE_LSRAM_0_RAM_WR_EN_O),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:188
  SLE \s_term1_g[11]  (
	.Q(s_term1_g_Z[11]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(P_1[11]),
	.EN(WRITE_LSRAM_0_RAM_WR_EN_O),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:188
  SLE \s_term1_g[10]  (
	.Q(s_term1_g_Z[10]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(P_1[10]),
	.EN(WRITE_LSRAM_0_RAM_WR_EN_O),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:188
  SLE \s_term1_g[9]  (
	.Q(s_term1_g_Z[9]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(P_0[9]),
	.EN(WRITE_LSRAM_0_RAM_WR_EN_O),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:188
  SLE \s_term1_r[18]  (
	.Q(s_term1_r_Z[18]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(P[18]),
	.EN(WRITE_LSRAM_0_RAM_WR_EN_O),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:188
  SLE \s_term1_r[17]  (
	.Q(s_term1_r_Z[17]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(P[17]),
	.EN(WRITE_LSRAM_0_RAM_WR_EN_O),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:188
  SLE \s_term1_r[16]  (
	.Q(s_term1_r_Z[16]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(P[16]),
	.EN(WRITE_LSRAM_0_RAM_WR_EN_O),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:188
  SLE \s_term1_r[15]  (
	.Q(s_term1_r_Z[15]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(P[15]),
	.EN(WRITE_LSRAM_0_RAM_WR_EN_O),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:188
  SLE \s_rout[7]  (
	.Q(DATA_O_net_2_19),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_rout_6[7]),
	.EN(s_dvalid_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:188
  SLE \s_rout[6]  (
	.Q(DATA_O_net_2_20),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_rout_6[6]),
	.EN(s_dvalid_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:188
  SLE \s_rout[5]  (
	.Q(DATA_O_net_2_18),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_rout_6[5]),
	.EN(s_dvalid_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:188
  SLE \s_rout[4]  (
	.Q(DATA_O_net_2_17),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_rout_6[4]),
	.EN(s_dvalid_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:188
  SLE \s_rout[3]  (
	.Q(DATA_O_net_2_16),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_rout_6[3]),
	.EN(s_dvalid_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:188
  SLE \s_term1_b[18]  (
	.Q(s_term1_b_Z[18]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(P_1[18]),
	.EN(WRITE_LSRAM_0_RAM_WR_EN_O),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:188
  SLE \s_term1_b[17]  (
	.Q(s_term1_b_Z[17]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(P_1[17]),
	.EN(WRITE_LSRAM_0_RAM_WR_EN_O),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:188
  SLE \s_term1_b[16]  (
	.Q(s_term1_b_Z[16]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(P_1[16]),
	.EN(WRITE_LSRAM_0_RAM_WR_EN_O),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:188
  SLE \s_term1_b[15]  (
	.Q(s_term1_b_Z[15]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(P_1[15]),
	.EN(WRITE_LSRAM_0_RAM_WR_EN_O),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:188
  SLE \s_term1_b[14]  (
	.Q(s_term1_b_Z[14]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(P_1[14]),
	.EN(WRITE_LSRAM_0_RAM_WR_EN_O),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:188
  SLE \s_term1_b[13]  (
	.Q(s_term1_b_Z[13]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(P_1[13]),
	.EN(WRITE_LSRAM_0_RAM_WR_EN_O),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:188
  SLE \s_term1_b[12]  (
	.Q(s_term1_b_Z[12]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(P_2[12]),
	.EN(WRITE_LSRAM_0_RAM_WR_EN_O),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:188
  SLE \s_term1_b[11]  (
	.Q(s_term1_b_Z[11]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(P_2[11]),
	.EN(WRITE_LSRAM_0_RAM_WR_EN_O),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:168
  SLE \s_ram_addr[8]  (
	.Q(s_ram_addr_Z[8]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(WRITE_LSRAM_0_RAM_ADDRESS_O[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:168
  SLE \s_ram_addr[7]  (
	.Q(s_ram_addr_Z[7]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(WRITE_LSRAM_0_RAM_ADDRESS_O[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:168
  SLE \s_ram_addr[6]  (
	.Q(s_ram_addr_Z[6]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(WRITE_LSRAM_0_RAM_ADDRESS_O[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:168
  SLE \s_ram_addr[5]  (
	.Q(s_ram_addr_Z[5]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(WRITE_LSRAM_0_RAM_ADDRESS_O[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:168
  SLE \s_ram_addr[4]  (
	.Q(s_ram_addr_Z[4]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(WRITE_LSRAM_0_RAM_ADDRESS_O[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:168
  SLE \s_ram_addr[3]  (
	.Q(s_ram_addr_Z[3]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(WRITE_LSRAM_0_RAM_ADDRESS_O[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:168
  SLE \s_ram_addr[2]  (
	.Q(s_ram_addr_Z[2]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(WRITE_LSRAM_0_RAM_ADDRESS_O[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:168
  SLE \s_ram_addr[1]  (
	.Q(s_ram_addr_Z[1]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(WRITE_LSRAM_0_RAM_ADDRESS_O[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:168
  SLE \s_ram_addr[0]  (
	.Q(s_ram_addr_Z[0]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(WRITE_LSRAM_0_RAM_ADDRESS_O[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:168
  SLE \s_ram_addr_dly[9]  (
	.Q(RAM_WRITE_ADDR_I[9]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_ram_addr_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:168
  SLE \s_ram_addr_dly[8]  (
	.Q(RAM_WRITE_ADDR_I[8]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_ram_addr_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:168
  SLE \s_ram_addr_dly[7]  (
	.Q(RAM_WRITE_ADDR_I[7]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_ram_addr_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:168
  SLE \s_ram_addr_dly[6]  (
	.Q(RAM_WRITE_ADDR_I[6]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_ram_addr_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:168
  SLE \s_ram_addr_dly[5]  (
	.Q(RAM_WRITE_ADDR_I[5]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_ram_addr_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:168
  SLE \s_ram_addr_dly[4]  (
	.Q(RAM_WRITE_ADDR_I[4]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_ram_addr_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:168
  SLE \s_ram_addr_dly[3]  (
	.Q(RAM_WRITE_ADDR_I[3]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_ram_addr_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:168
  SLE \s_ram_addr_dly[2]  (
	.Q(RAM_WRITE_ADDR_I[2]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_ram_addr_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:168
  SLE \s_ram_addr_dly[1]  (
	.Q(RAM_WRITE_ADDR_I[1]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_ram_addr_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:168
  SLE \s_ram_addr_dly[0]  (
	.Q(RAM_WRITE_ADDR_I[0]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_ram_addr_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @53:168
  SLE \s_ram_addr[9]  (
	.Q(s_ram_addr_Z[9]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(WRITE_LSRAM_0_RAM_ADDRESS_O[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @55:179
  CFG4 \s_ram_addr_dly_RNI6OJC1[5]  (
	.A(RAM_WRITE_ADDR_I[8]),
	.B(RAM_WRITE_ADDR_I[7]),
	.C(RAM_WRITE_ADDR_I[6]),
	.D(RAM_WRITE_ADDR_I[5]),
	.Y(d_m7_0_a3_7)
);
defparam \s_ram_addr_dly_RNI6OJC1[5] .INIT=16'h0400;
// @55:179
  CFG4 \s_ram_addr_dly_RNIUFJC1[2]  (
	.A(RAM_WRITE_ADDR_I[9]),
	.B(RAM_WRITE_ADDR_I[4]),
	.C(RAM_WRITE_ADDR_I[3]),
	.D(RAM_WRITE_ADDR_I[2]),
	.Y(d_m7_0_a3_6)
);
defparam \s_ram_addr_dly_RNIUFJC1[2] .INIT=16'h0001;
// @54:101
  CFG4 \H_COUNTER.op_eq.un28_enable_i  (
	.A(s_term1_b_Z[18]),
	.B(s_term1_b_Z[17]),
	.C(s_term1_b_Z[16]),
	.D(s_term1_b_Z[15]),
	.Y(un28_enable_i)
);
defparam \H_COUNTER.op_eq.un28_enable_i .INIT=16'h0001;
// @54:101
  CFG4 \H_COUNTER.op_eq.un19_enable_i  (
	.A(s_term1_g_Z[18]),
	.B(s_term1_g_Z[17]),
	.C(s_term1_g_Z[16]),
	.D(s_term1_g_Z[15]),
	.Y(un19_enable_i)
);
defparam \H_COUNTER.op_eq.un19_enable_i .INIT=16'h0001;
// @54:101
  CFG4 \H_COUNTER.op_eq.un10_enable_i  (
	.A(s_term1_r_Z[18]),
	.B(s_term1_r_Z[17]),
	.C(s_term1_r_Z[16]),
	.D(s_term1_r_Z[15]),
	.Y(un10_enable_i)
);
defparam \H_COUNTER.op_eq.un10_enable_i .INIT=16'h0001;
// @53:196
  CFG3 \H_COUNTER.s_rout_6_iv[3]  (
	.A(s_term1_r_Z[43]),
	.B(un10_enable_i),
	.C(s_term1_r_Z[10]),
	.Y(s_rout_6[3])
);
defparam \H_COUNTER.s_rout_6_iv[3] .INIT=8'hD1;
// @53:196
  CFG3 \H_COUNTER.s_rout_6_iv[4]  (
	.A(s_term1_r_Z[43]),
	.B(un10_enable_i),
	.C(s_term1_r_Z[11]),
	.Y(s_rout_6[4])
);
defparam \H_COUNTER.s_rout_6_iv[4] .INIT=8'hD1;
// @53:196
  CFG3 \H_COUNTER.s_rout_6_iv[5]  (
	.A(s_term1_r_Z[43]),
	.B(un10_enable_i),
	.C(s_term1_r_Z[12]),
	.Y(s_rout_6[5])
);
defparam \H_COUNTER.s_rout_6_iv[5] .INIT=8'hD1;
// @53:196
  CFG3 \H_COUNTER.s_rout_6_iv[6]  (
	.A(s_term1_r_Z[43]),
	.B(un10_enable_i),
	.C(s_term1_r_Z[13]),
	.Y(s_rout_6[6])
);
defparam \H_COUNTER.s_rout_6_iv[6] .INIT=8'hD1;
// @53:196
  CFG3 \H_COUNTER.s_rout_6_iv[7]  (
	.A(s_term1_r_Z[43]),
	.B(un10_enable_i),
	.C(s_term1_r_Z[14]),
	.Y(s_rout_6[7])
);
defparam \H_COUNTER.s_rout_6_iv[7] .INIT=8'hD1;
// @53:196
  CFG3 \H_COUNTER.s_bout_4_iv[3]  (
	.A(s_term1_b_Z[43]),
	.B(un28_enable_i),
	.C(s_term1_b_Z[10]),
	.Y(s_bout_4[3])
);
defparam \H_COUNTER.s_bout_4_iv[3] .INIT=8'hD1;
// @53:196
  CFG3 \H_COUNTER.s_bout_4_iv[4]  (
	.A(s_term1_b_Z[43]),
	.B(un28_enable_i),
	.C(s_term1_b_Z[11]),
	.Y(s_bout_4[4])
);
defparam \H_COUNTER.s_bout_4_iv[4] .INIT=8'hD1;
// @53:196
  CFG3 \H_COUNTER.s_bout_4_iv[5]  (
	.A(s_term1_b_Z[43]),
	.B(un28_enable_i),
	.C(s_term1_b_Z[12]),
	.Y(s_bout_4[5])
);
defparam \H_COUNTER.s_bout_4_iv[5] .INIT=8'hD1;
// @53:196
  CFG3 \H_COUNTER.s_bout_4_iv[6]  (
	.A(s_term1_b_Z[43]),
	.B(un28_enable_i),
	.C(s_term1_b_Z[13]),
	.Y(s_bout_4[6])
);
defparam \H_COUNTER.s_bout_4_iv[6] .INIT=8'hD1;
// @53:196
  CFG3 \H_COUNTER.s_bout_4_iv[7]  (
	.A(s_term1_b_Z[43]),
	.B(un28_enable_i),
	.C(s_term1_b_Z[14]),
	.Y(s_bout_4[7])
);
defparam \H_COUNTER.s_bout_4_iv[7] .INIT=8'hD1;
// @53:196
  CFG3 \H_COUNTER.s_gout_4_iv[2]  (
	.A(s_term1_g_Z[43]),
	.B(un19_enable_i),
	.C(s_term1_g_Z[9]),
	.Y(s_gout_4[2])
);
defparam \H_COUNTER.s_gout_4_iv[2] .INIT=8'hD1;
// @53:196
  CFG3 \H_COUNTER.s_gout_4_iv[3]  (
	.A(s_term1_g_Z[43]),
	.B(un19_enable_i),
	.C(s_term1_g_Z[10]),
	.Y(s_gout_4[3])
);
defparam \H_COUNTER.s_gout_4_iv[3] .INIT=8'hD1;
// @53:196
  CFG3 \H_COUNTER.s_gout_4_iv[4]  (
	.A(s_term1_g_Z[43]),
	.B(un19_enable_i),
	.C(s_term1_g_Z[11]),
	.Y(s_gout_4[4])
);
defparam \H_COUNTER.s_gout_4_iv[4] .INIT=8'hD1;
// @53:196
  CFG3 \H_COUNTER.s_gout_4_iv[5]  (
	.A(s_term1_g_Z[43]),
	.B(un19_enable_i),
	.C(s_term1_g_Z[12]),
	.Y(s_gout_4[5])
);
defparam \H_COUNTER.s_gout_4_iv[5] .INIT=8'hD1;
// @53:196
  CFG3 \H_COUNTER.s_gout_4_iv[6]  (
	.A(s_term1_g_Z[43]),
	.B(un19_enable_i),
	.C(s_term1_g_Z[13]),
	.Y(s_gout_4[6])
);
defparam \H_COUNTER.s_gout_4_iv[6] .INIT=8'hD1;
// @53:196
  CFG3 \H_COUNTER.s_gout_4_iv[7]  (
	.A(s_term1_g_Z[43]),
	.B(un19_enable_i),
	.C(s_term1_g_Z[14]),
	.Y(s_gout_4[7])
);
defparam \H_COUNTER.s_gout_4_iv[7] .INIT=8'hD1;
// @55:179
  CFG4 \s_ram_addr_dly_RNIHUT52[0]  (
	.A(d_m7_0_a3_6),
	.B(s_state_0),
	.C(RAM_WRITE_ADDR_I[1]),
	.D(RAM_WRITE_ADDR_I[0]),
	.Y(d_m7_0_a3_8)
);
defparam \s_ram_addr_dly_RNIHUT52[0] .INIT=16'h0002;
// @63:204
  MACC \un1_r_const_i_muladd_0[35:18]  (
	.CDOUT(un9_s_term1_r_NC[43:0]),
	.OVFL_CARRYOUT(OVFL_CARRYOUT_0),
	.P({un9_s_term1_r_ONC[43:21], P[20], un9_s_term1_r[43], P[18:13], P_0[12:10], un9_s_term1_r[33:24]}),
	.CDIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A({GND, GND, GND, GND, GND, GND, GND, GND, UART_interface_0_red_const_o[9:0]}),
	.B({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, DATA_O_net_3[15:11], GND, GND, GND}),
	.C({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, UART_interface_0_common_const_o[19], UART_interface_0_common_const_o[19:0]}),
	.P_BYPASS({VCC, VCC}),
	.A_BYPASS({VCC, VCC}),
	.B_BYPASS({VCC, VCC}),
	.C_BYPASS({VCC, VCC}),
	.P_EN({VCC, VCC}),
	.A_EN({VCC, VCC}),
	.B_EN({VCC, VCC}),
	.C_EN({VCC, VCC}),
	.P_ARST_N({VCC, VCC}),
	.A_ARST_N({VCC, VCC}),
	.B_ARST_N({VCC, VCC}),
	.C_ARST_N({VCC, VCC}),
	.P_SRST_N({VCC, VCC}),
	.A_SRST_N({VCC, VCC}),
	.B_SRST_N({VCC, VCC}),
	.C_SRST_N({VCC, VCC}),
	.CLK({GND, GND}),
	.FDBKSEL(GND),
	.CDSEL(GND),
	.ARSHFT17(GND),
	.SUB(GND),
	.FDBKSEL_BYPASS(VCC),
	.CDSEL_BYPASS(VCC),
	.ARSHFT17_BYPASS(VCC),
	.SUB_BYPASS(VCC),
	.FDBKSEL_EN(VCC),
	.CDSEL_EN(VCC),
	.ARSHFT17_EN(VCC),
	.SUB_EN(VCC),
	.FDBKSEL_AL_N(VCC),
	.CDSEL_AL_N(VCC),
	.ARSHFT17_AL_N(VCC),
	.SUB_AL_N(VCC),
	.FDBKSEL_AD(GND),
	.CDSEL_AD(GND),
	.ARSHFT17_AD(GND),
	.SUB_AD(GND),
	.FDBKSEL_SL_N(VCC),
	.CDSEL_SL_N(VCC),
	.ARSHFT17_SL_N(VCC),
	.SUB_SL_N(VCC),
	.FDBKSEL_SD_N(GND),
	.CDSEL_SD_N(GND),
	.ARSHFT17_SD_N(GND),
	.SUB_SD_N(VCC),
	.SIMD(GND),
	.DOTP(GND),
	.CARRYIN(GND),
	.OVFL_CARRYOUT_SEL(GND)
);
// @63:204
  MACC \un1_g_const_i_muladd_0[35:18]  (
	.CDOUT(un7_s_term1_g_NC[43:0]),
	.OVFL_CARRYOUT(OVFL_CARRYOUT_1),
	.P({un7_s_term1_g_ONC[43:21], P_0[20], un7_s_term1_g[43], P_0[18:13], P_1[12:10], P_0[9], un7_s_term1_g[32:24]}),
	.CDIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A({GND, GND, GND, GND, GND, GND, GND, GND, UART_interface_0_green_const_o[9:0]}),
	.B({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, DATA_O_net_3[10:5], GND, GND}),
	.C({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, UART_interface_0_common_const_o[19], UART_interface_0_common_const_o[19:0]}),
	.P_BYPASS({VCC, VCC}),
	.A_BYPASS({VCC, VCC}),
	.B_BYPASS({VCC, VCC}),
	.C_BYPASS({VCC, VCC}),
	.P_EN({VCC, VCC}),
	.A_EN({VCC, VCC}),
	.B_EN({VCC, VCC}),
	.C_EN({VCC, VCC}),
	.P_ARST_N({VCC, VCC}),
	.A_ARST_N({VCC, VCC}),
	.B_ARST_N({VCC, VCC}),
	.C_ARST_N({VCC, VCC}),
	.P_SRST_N({VCC, VCC}),
	.A_SRST_N({VCC, VCC}),
	.B_SRST_N({VCC, VCC}),
	.C_SRST_N({VCC, VCC}),
	.CLK({GND, GND}),
	.FDBKSEL(GND),
	.CDSEL(GND),
	.ARSHFT17(GND),
	.SUB(GND),
	.FDBKSEL_BYPASS(VCC),
	.CDSEL_BYPASS(VCC),
	.ARSHFT17_BYPASS(VCC),
	.SUB_BYPASS(VCC),
	.FDBKSEL_EN(VCC),
	.CDSEL_EN(VCC),
	.ARSHFT17_EN(VCC),
	.SUB_EN(VCC),
	.FDBKSEL_AL_N(VCC),
	.CDSEL_AL_N(VCC),
	.ARSHFT17_AL_N(VCC),
	.SUB_AL_N(VCC),
	.FDBKSEL_AD(GND),
	.CDSEL_AD(GND),
	.ARSHFT17_AD(GND),
	.SUB_AD(GND),
	.FDBKSEL_SL_N(VCC),
	.CDSEL_SL_N(VCC),
	.ARSHFT17_SL_N(VCC),
	.SUB_SL_N(VCC),
	.FDBKSEL_SD_N(GND),
	.CDSEL_SD_N(GND),
	.ARSHFT17_SD_N(GND),
	.SUB_SD_N(VCC),
	.SIMD(GND),
	.DOTP(GND),
	.CARRYIN(GND),
	.OVFL_CARRYOUT_SEL(GND)
);
// @63:204
  MACC \un1_b_const_i_muladd_0[35:18]  (
	.CDOUT(un7_s_term1_b_NC[43:0]),
	.OVFL_CARRYOUT(OVFL_CARRYOUT_2),
	.P({un7_s_term1_b_ONC[43:21], P_1[20], un7_s_term1_b[43], P_1[18:13], P_2[12:10], un7_s_term1_b[33:24]}),
	.CDIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A({GND, GND, GND, GND, GND, GND, GND, GND, UART_interface_0_blue_const_o[9:0]}),
	.B({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, DATA_O_net_3[4:0], GND, GND, GND}),
	.C({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, UART_interface_0_common_const_o[19], UART_interface_0_common_const_o[19:0]}),
	.P_BYPASS({VCC, VCC}),
	.A_BYPASS({VCC, VCC}),
	.B_BYPASS({VCC, VCC}),
	.C_BYPASS({VCC, VCC}),
	.P_EN({VCC, VCC}),
	.A_EN({VCC, VCC}),
	.B_EN({VCC, VCC}),
	.C_EN({VCC, VCC}),
	.P_ARST_N({VCC, VCC}),
	.A_ARST_N({VCC, VCC}),
	.B_ARST_N({VCC, VCC}),
	.C_ARST_N({VCC, VCC}),
	.P_SRST_N({VCC, VCC}),
	.A_SRST_N({VCC, VCC}),
	.B_SRST_N({VCC, VCC}),
	.C_SRST_N({VCC, VCC}),
	.CLK({GND, GND}),
	.FDBKSEL(GND),
	.CDSEL(GND),
	.ARSHFT17(GND),
	.SUB(GND),
	.FDBKSEL_BYPASS(VCC),
	.CDSEL_BYPASS(VCC),
	.ARSHFT17_BYPASS(VCC),
	.SUB_BYPASS(VCC),
	.FDBKSEL_EN(VCC),
	.CDSEL_EN(VCC),
	.ARSHFT17_EN(VCC),
	.SUB_EN(VCC),
	.FDBKSEL_AL_N(VCC),
	.CDSEL_AL_N(VCC),
	.ARSHFT17_AL_N(VCC),
	.SUB_AL_N(VCC),
	.FDBKSEL_AD(GND),
	.CDSEL_AD(GND),
	.ARSHFT17_AD(GND),
	.SUB_AD(GND),
	.FDBKSEL_SL_N(VCC),
	.CDSEL_SL_N(VCC),
	.ARSHFT17_SL_N(VCC),
	.SUB_SL_N(VCC),
	.FDBKSEL_SD_N(GND),
	.CDSEL_SD_N(GND),
	.ARSHFT17_SD_N(GND),
	.SUB_SD_N(VCC),
	.SIMD(GND),
	.DOTP(GND),
	.CARRYIN(GND),
	.OVFL_CARRYOUT_SEL(GND)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Image_Enhancement */

module double_flop (
  DATA_I_c,
  double_sync_0_DATA_O,
  double_sync_0_HREF_O,
  double_sync_0_PCLK_O,
  H_REF_I_c,
  PCLK_I_c,
  MX2_0_Y_arst,
  MX2_0_Y,
  FlashFreeze_SB_0_GL0
)
;
input [7:0] DATA_I_c ;
output [7:0] double_sync_0_DATA_O ;
output double_sync_0_HREF_O ;
output double_sync_0_PCLK_O ;
input H_REF_I_c ;
input PCLK_I_c ;
input MX2_0_Y_arst ;
input MX2_0_Y ;
input FlashFreeze_SB_0_GL0 ;
wire double_sync_0_HREF_O ;
wire double_sync_0_PCLK_O ;
wire H_REF_I_c ;
wire PCLK_I_c ;
wire MX2_0_Y_arst ;
wire MX2_0_Y ;
wire FlashFreeze_SB_0_GL0 ;
wire [7:0] s_data_Z;
wire VCC ;
wire GND ;
wire s_pclk_Z ;
wire s_href_Z ;
// @57:107
  SLE \s_data2[2]  (
	.Q(double_sync_0_DATA_O[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_data_Z[2]),
	.EN(MX2_0_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @57:107
  SLE \s_data2[1]  (
	.Q(double_sync_0_DATA_O[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_data_Z[1]),
	.EN(MX2_0_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @57:107
  SLE \s_data2[0]  (
	.Q(double_sync_0_DATA_O[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_data_Z[0]),
	.EN(MX2_0_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @57:107
  SLE \s_data2[7]  (
	.Q(double_sync_0_DATA_O[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_data_Z[7]),
	.EN(MX2_0_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @57:107
  SLE \s_data2[6]  (
	.Q(double_sync_0_DATA_O[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_data_Z[6]),
	.EN(MX2_0_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @57:107
  SLE \s_data2[5]  (
	.Q(double_sync_0_DATA_O[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_data_Z[5]),
	.EN(MX2_0_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @57:107
  SLE \s_data2[4]  (
	.Q(double_sync_0_DATA_O[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_data_Z[4]),
	.EN(MX2_0_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @57:107
  SLE \s_data2[3]  (
	.Q(double_sync_0_DATA_O[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_data_Z[3]),
	.EN(MX2_0_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @57:107
  SLE s_pclk (
	.Q(s_pclk_Z),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(PCLK_I_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @57:107
  SLE s_href (
	.Q(s_href_Z),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(H_REF_I_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @57:107
  SLE s_pclk2 (
	.Q(double_sync_0_PCLK_O),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_pclk_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @57:107
  SLE s_href2 (
	.Q(double_sync_0_HREF_O),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(s_href_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @57:107
  SLE \s_data[1]  (
	.Q(s_data_Z[1]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(DATA_I_c[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @57:107
  SLE \s_data[0]  (
	.Q(s_data_Z[0]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(DATA_I_c[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @57:107
  SLE \s_data[7]  (
	.Q(s_data_Z[7]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(DATA_I_c[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @57:107
  SLE \s_data[6]  (
	.Q(s_data_Z[6]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(DATA_I_c[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @57:107
  SLE \s_data[5]  (
	.Q(s_data_Z[5]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(DATA_I_c[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @57:107
  SLE \s_data[4]  (
	.Q(s_data_Z[4]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(DATA_I_c[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @57:107
  SLE \s_data[3]  (
	.Q(s_data_Z[3]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(DATA_I_c[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @57:107
  SLE \s_data[2]  (
	.Q(s_data_Z[2]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(DATA_I_c[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* double_flop */

module xy_generator (
  xy_display_1_INDEX,
  xy_generator_0_y,
  xy_generator_0_x,
  data_valid_i,
  MX2_0_Y_arst,
  xy_generator_0_xy_valid,
  FlashFreeze_SB_0_GL0,
  xy_generator_0_xy_refresh
)
;
input [17:0] xy_display_1_INDEX ;
output [8:0] xy_generator_0_y ;
output [8:0] xy_generator_0_x ;
input data_valid_i ;
input MX2_0_Y_arst ;
output xy_generator_0_xy_valid ;
input FlashFreeze_SB_0_GL0 ;
output xy_generator_0_xy_refresh ;
wire data_valid_i ;
wire MX2_0_Y_arst ;
wire xy_generator_0_xy_valid ;
wire FlashFreeze_SB_0_GL0 ;
wire xy_generator_0_xy_refresh ;
wire [17:2] index_drifter_Z;
wire [17:2] index_drifter_3_Z;
wire [8:0] y_drifter_Z;
wire [7:7] y_drifter_RNIIL1R1_S;
wire [8:6] y_drifter_4_Z;
wire [5:5] y_drifter_RNI9R0J1_S;
wire [4:4] y_drifter_RNIMF0F1_S;
wire [3:3] y_drifter_RNI450B1_S;
wire [2:2] y_drifter_RNIJRV61_S;
wire [1:1] y_drifter_RNI3JV21_S;
wire [0:0] y_drifter_RNIKBVU_S;
wire [8:2] x_drifter_Z;
wire [8:2] x_drifter_3_Z;
wire [8:0] y_5_Z;
wire [8:0] x_7;
wire [2:2] x_7_1_iv_i_Z;
wire [17:0] index_i_delay_Z;
wire [0:0] y_drifter_RNIKBVU_Y;
wire [1:1] y_drifter_RNI3JV21_Y;
wire [2:2] y_drifter_RNIJRV61_Y;
wire [3:3] y_drifter_RNI450B1_Y;
wire [4:4] y_drifter_RNIMF0F1_Y;
wire [5:5] y_drifter_RNI9R0J1_Y;
wire [6:6] y_drifter_RNIT71N1_S;
wire [6:6] y_drifter_RNIT71N1_Y;
wire [8:8] y_drifter_4_RNO_FCO;
wire [8:8] y_drifter_4_RNO_S;
wire [8:8] y_drifter_4_RNO_Y;
wire [7:7] y_drifter_RNIIL1R1_Y;
wire [8:0] un42_data_valid_i_0_data_tmp;
wire VCC ;
wire xy_refresh_Z ;
wire GND ;
wire un1_data_valid_i_9_i ;
wire un9_index_i_Z ;
wire un2_index_drifter_cry_14_S ;
wire un2_index_drifter_cry_13_S ;
wire un2_index_drifter_cry_11_S ;
wire un2_index_drifter_cry_8_S ;
wire un2_index_drifter_cry_7_S ;
wire un2_index_drifter_cry_6_S ;
wire un2_index_drifter_cry_5_S ;
wire un2_index_drifter_cry_4_S ;
wire un2_index_drifter_cry_3_S ;
wire un2_index_drifter_cry_2_S ;
wire un2_index_drifter_cry_1_S ;
wire un3_x_drifter_1_cry_2_S ;
wire un3_x_drifter_1_cry_1_S ;
wire x_N_4_i_Z ;
wire un1_y_drifter_cry_0_cy ;
wire un17_index_i_RNI65VQ_S ;
wire un17_index_i_RNI65VQ_Y ;
wire un14_index_i_Z ;
wire un17_index_i_Z ;
wire un1_y_drifter_cry_0 ;
wire un1_y_drifter_cry_1 ;
wire un1_y_drifter_cry_2 ;
wire un1_y_drifter_cry_3 ;
wire un1_y_drifter_cry_4 ;
wire un1_y_drifter_cry_5 ;
wire un1_y_drifter_cry_6 ;
wire un1_y_drifter_cry_7 ;
wire un42_data_valid_i_0_I_1_S ;
wire un42_data_valid_i_0_I_1_Y ;
wire un42_data_valid_i_0_I_9_S ;
wire un42_data_valid_i_0_I_9_Y ;
wire un42_data_valid_i_0_I_15_S ;
wire un42_data_valid_i_0_I_15_Y ;
wire un42_data_valid_i_0_I_21_S ;
wire un42_data_valid_i_0_I_21_Y ;
wire un42_data_valid_i_0_I_27_S ;
wire un42_data_valid_i_0_I_27_Y ;
wire un42_data_valid_i_0_I_33_S ;
wire un42_data_valid_i_0_I_33_Y ;
wire un42_data_valid_i_0_I_39_S ;
wire un42_data_valid_i_0_I_39_Y ;
wire un42_data_valid_i_0_I_45_S ;
wire un42_data_valid_i_0_I_45_Y ;
wire CO1 ;
wire un42_data_valid_i_0_N_9 ;
wire un42_data_valid_i_0_I_51_S ;
wire un42_data_valid_i_0_I_51_Y ;
wire CO3 ;
wire un42_data_valid_i_0_N_4 ;
wire un2_index_drifter_s_1_754_FCO ;
wire un2_index_drifter_s_1_754_S ;
wire un2_index_drifter_s_1_754_Y ;
wire un2_index_drifter_cry_1_Z ;
wire un2_index_drifter_cry_1_Y ;
wire un2_index_drifter_cry_2_Z ;
wire un2_index_drifter_cry_2_Y ;
wire un2_index_drifter_cry_3_Z ;
wire un2_index_drifter_cry_3_Y ;
wire un2_index_drifter_cry_4_Z ;
wire un2_index_drifter_cry_4_Y ;
wire un2_index_drifter_cry_5_Z ;
wire un2_index_drifter_cry_5_Y ;
wire un2_index_drifter_cry_6_Z ;
wire un2_index_drifter_cry_6_Y ;
wire un2_index_drifter_cry_7_Z ;
wire un2_index_drifter_cry_7_Y ;
wire un2_index_drifter_cry_8_Z ;
wire un2_index_drifter_cry_8_Y ;
wire un2_index_drifter_cry_9_Z ;
wire un2_index_drifter_cry_9_S ;
wire un2_index_drifter_cry_9_Y ;
wire un2_index_drifter_cry_10_Z ;
wire un2_index_drifter_cry_10_S ;
wire un2_index_drifter_cry_10_Y ;
wire un2_index_drifter_cry_11_Z ;
wire un2_index_drifter_cry_11_Y ;
wire un2_index_drifter_cry_12_Z ;
wire un2_index_drifter_cry_12_S ;
wire un2_index_drifter_cry_12_Y ;
wire un2_index_drifter_cry_13_Z ;
wire un2_index_drifter_cry_13_Y ;
wire un2_index_drifter_s_15_FCO ;
wire un2_index_drifter_s_15_S ;
wire un2_index_drifter_s_15_Y ;
wire un2_index_drifter_cry_14_Z ;
wire un2_index_drifter_cry_14_Y ;
wire un3_x_drifter_1_s_1_755_FCO ;
wire un3_x_drifter_1_s_1_755_S ;
wire un3_x_drifter_1_s_1_755_Y ;
wire un3_x_drifter_1_cry_1_Z ;
wire un3_x_drifter_1_cry_1_Y ;
wire un3_x_drifter_1_cry_2_Z ;
wire un3_x_drifter_1_cry_2_Y ;
wire un3_x_drifter_1_cry_3_Z ;
wire un3_x_drifter_1_cry_3_S ;
wire un3_x_drifter_1_cry_3_Y ;
wire un3_x_drifter_1_cry_4_Z ;
wire un3_x_drifter_1_cry_4_S ;
wire un3_x_drifter_1_cry_4_Y ;
wire un3_x_drifter_1_s_6_FCO ;
wire un3_x_drifter_1_s_6_S ;
wire un3_x_drifter_1_s_6_Y ;
wire un3_x_drifter_1_cry_5_Z ;
wire un3_x_drifter_1_cry_5_S ;
wire un3_x_drifter_1_cry_5_Y ;
wire un8_data_valid_i_2_0 ;
wire xy_refreshc_10_Z ;
wire un8_data_valid_i_6_Z ;
wire un51_data_valid_i_Z ;
wire un54_data_valid_i_i ;
wire un8_data_valid_i_1_Z ;
wire un16_data_valid_i_4_Z ;
wire un9_data_valid_i_i ;
wire un4_data_valid_i_i ;
wire un35_data_valid_i_1_Z ;
wire un62_data_valid_i_i ;
wire N_78 ;
wire un46_data_valid_i_i ;
wire un43_data_valid_i_Z ;
wire un9_index_i_2_1_Z ;
wire un9_index_i_1_Z ;
wire un8_data_valid_i_3_Z ;
wire un51_data_valid_i_9_Z ;
wire un51_data_valid_i_8_Z ;
wire un51_data_valid_i_7_Z ;
wire un51_data_valid_i_6_Z ;
wire un59_data_valid_i_7_Z ;
wire un59_data_valid_i_5_Z ;
wire un4_data_valid_i_6_Z ;
wire un4_data_valid_i_5_Z ;
wire xy_refreshc_7_Z ;
wire xy_refreshc_6_Z ;
wire xy_refreshc_5_Z ;
wire un16_data_valid_i_5_0_Z ;
wire un16_data_valid_i_4_0_Z ;
wire un32_data_valid_i_8_0_2_Z ;
wire un32_data_valid_i_8_0_1_Z ;
wire un24_data_valid_i_12_3_Z ;
wire un24_data_valid_i_12_2_Z ;
wire un17_index_i_5_Z ;
wire un17_index_i_4_Z ;
wire un22_index_i_11_Z ;
wire un22_index_i_10_Z ;
wire un22_index_i_9_Z ;
wire un22_index_i_8_Z ;
wire un24_data_valid_i_11_3_0_Z ;
wire un14_index_i_4_Z ;
wire un11_index_ilto17_i_a2_12_Z ;
wire un11_index_ilto17_i_a2_11_Z ;
wire un11_index_ilto17_i_a2_10_Z ;
wire un11_index_ilto17_i_a2_9_Z ;
wire un32_data_valid_i_7_0_0_Z ;
wire un9_index_i_13 ;
wire un16_data_valid_i_8_Z ;
wire un9_index_i_2_0 ;
wire un1_data_valid_i_5_s2 ;
wire un25_data_valid_i_i ;
wire un1_data_valid_i_10_i ;
wire x_N_4_i_RNO_Z ;
wire un17_data_valid_i_i ;
wire un1_data_valid_i_4_i ;
wire un51_data_valid_i_10_Z ;
wire un59_data_valid_i_9_Z ;
wire un59_data_valid_i_8_Z ;
wire un4_data_valid_i_8_Z ;
wire un16_data_valid_i_8_2_Z ;
wire un24_data_valid_i_12_4_Z ;
wire un11_index_ilto17_i_a2_13_Z ;
wire un24_data_valid_i_11_Z ;
wire un32_data_valid_i_7 ;
wire un9_index_i_5_0 ;
wire xy_refreshc_10_0 ;
wire un32_data_valid_i_8 ;
wire un22_index_i_Z ;
wire N_492 ;
wire un16_data_valid_i_Z ;
wire un33_data_valid_i_Z ;
wire un24_data_valid_i_Z ;
wire un1_data_valid_i_9_0 ;
wire un1_data_valid_i_2_Z ;
wire un35_data_valid_i_Z ;
// @65:111
  SLE xy_refresh (
	.Q(xy_generator_0_xy_refresh),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_refresh_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:111
  SLE xy_valid (
	.Q(xy_generator_0_xy_valid),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un1_data_valid_i_9_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:82
  SLE \index_drifter[2]  (
	.Q(index_drifter_Z[2]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(index_drifter_3_Z[2]),
	.EN(un9_index_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:82
  SLE \index_drifter[17]  (
	.Q(index_drifter_Z[17]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(index_drifter_3_Z[17]),
	.EN(un9_index_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:82
  SLE \index_drifter[16]  (
	.Q(index_drifter_Z[16]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un2_index_drifter_cry_14_S),
	.EN(un9_index_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:82
  SLE \index_drifter[15]  (
	.Q(index_drifter_Z[15]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un2_index_drifter_cry_13_S),
	.EN(un9_index_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:82
  SLE \index_drifter[14]  (
	.Q(index_drifter_Z[14]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(index_drifter_3_Z[14]),
	.EN(un9_index_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:82
  SLE \index_drifter[13]  (
	.Q(index_drifter_Z[13]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un2_index_drifter_cry_11_S),
	.EN(un9_index_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:82
  SLE \index_drifter[12]  (
	.Q(index_drifter_Z[12]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(index_drifter_3_Z[12]),
	.EN(un9_index_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:82
  SLE \index_drifter[11]  (
	.Q(index_drifter_Z[11]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(index_drifter_3_Z[11]),
	.EN(un9_index_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:82
  SLE \index_drifter[10]  (
	.Q(index_drifter_Z[10]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un2_index_drifter_cry_8_S),
	.EN(un9_index_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:82
  SLE \index_drifter[9]  (
	.Q(index_drifter_Z[9]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un2_index_drifter_cry_7_S),
	.EN(un9_index_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:82
  SLE \index_drifter[8]  (
	.Q(index_drifter_Z[8]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un2_index_drifter_cry_6_S),
	.EN(un9_index_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:82
  SLE \index_drifter[7]  (
	.Q(index_drifter_Z[7]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un2_index_drifter_cry_5_S),
	.EN(un9_index_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:82
  SLE \index_drifter[6]  (
	.Q(index_drifter_Z[6]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un2_index_drifter_cry_4_S),
	.EN(un9_index_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:82
  SLE \index_drifter[5]  (
	.Q(index_drifter_Z[5]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un2_index_drifter_cry_3_S),
	.EN(un9_index_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:82
  SLE \index_drifter[4]  (
	.Q(index_drifter_Z[4]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un2_index_drifter_cry_2_S),
	.EN(un9_index_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:82
  SLE \index_drifter[3]  (
	.Q(index_drifter_Z[3]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un2_index_drifter_cry_1_S),
	.EN(un9_index_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:82
  SLE \y_drifter[7]  (
	.Q(y_drifter_Z[7]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(y_drifter_RNIIL1R1_S[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:82
  SLE \y_drifter[6]  (
	.Q(y_drifter_Z[6]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(y_drifter_4_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:82
  SLE \y_drifter[5]  (
	.Q(y_drifter_Z[5]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(y_drifter_RNI9R0J1_S[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:82
  SLE \y_drifter[4]  (
	.Q(y_drifter_Z[4]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(y_drifter_RNIMF0F1_S[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:82
  SLE \y_drifter[3]  (
	.Q(y_drifter_Z[3]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(y_drifter_RNI450B1_S[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:82
  SLE \y_drifter[2]  (
	.Q(y_drifter_Z[2]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(y_drifter_RNIJRV61_S[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:82
  SLE \y_drifter[1]  (
	.Q(y_drifter_Z[1]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(y_drifter_RNI3JV21_S[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:82
  SLE \y_drifter[0]  (
	.Q(y_drifter_Z[0]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(y_drifter_RNIKBVU_S[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:82
  SLE \x_drifter[8]  (
	.Q(x_drifter_Z[8]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(x_drifter_3_Z[8]),
	.EN(un9_index_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:82
  SLE \x_drifter[7]  (
	.Q(x_drifter_Z[7]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(x_drifter_3_Z[7]),
	.EN(un9_index_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:82
  SLE \x_drifter[6]  (
	.Q(x_drifter_Z[6]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(x_drifter_3_Z[6]),
	.EN(un9_index_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:82
  SLE \x_drifter[5]  (
	.Q(x_drifter_Z[5]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(x_drifter_3_Z[5]),
	.EN(un9_index_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:82
  SLE \x_drifter[4]  (
	.Q(x_drifter_Z[4]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un3_x_drifter_1_cry_2_S),
	.EN(un9_index_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:82
  SLE \x_drifter[3]  (
	.Q(x_drifter_Z[3]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(un3_x_drifter_1_cry_1_S),
	.EN(un9_index_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:82
  SLE \x_drifter[2]  (
	.Q(x_drifter_Z[2]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(x_drifter_3_Z[2]),
	.EN(un9_index_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:111
  SLE \y[4]  (
	.Q(xy_generator_0_y[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(y_5_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:111
  SLE \y[3]  (
	.Q(xy_generator_0_y[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(y_5_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:111
  SLE \y[2]  (
	.Q(xy_generator_0_y[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(y_5_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:111
  SLE \y[1]  (
	.Q(xy_generator_0_y[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(y_5_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:111
  SLE \y[0]  (
	.Q(xy_generator_0_y[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(y_5_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:111
  SLE \x[8]  (
	.Q(xy_generator_0_x[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(x_7[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:111
  SLE \x[7]  (
	.Q(xy_generator_0_x[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(x_7[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:111
  SLE \x[6]  (
	.Q(xy_generator_0_x[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(x_N_4_i_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:111
  SLE \x[5]  (
	.Q(xy_generator_0_x[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(x_7[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:111
  SLE \x[4]  (
	.Q(xy_generator_0_x[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(x_7[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:111
  SLE \x[3]  (
	.Q(xy_generator_0_x[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(x_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:111
  SLE \x[2]  (
	.Q(xy_generator_0_x[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(x_7_1_iv_i_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:111
  SLE \x[1]  (
	.Q(xy_generator_0_x[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(x_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:111
  SLE \x[0]  (
	.Q(xy_generator_0_x[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(x_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:82
  SLE \y_drifter[8]  (
	.Q(y_drifter_Z[8]),
	.ADn(VCC),
	.ALn(MX2_0_Y_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(y_drifter_4_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:72
  SLE \index_i_delay[10]  (
	.Q(index_i_delay_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_display_1_INDEX[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:72
  SLE \index_i_delay[9]  (
	.Q(index_i_delay_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_display_1_INDEX[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:72
  SLE \index_i_delay[8]  (
	.Q(index_i_delay_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_display_1_INDEX[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:72
  SLE \index_i_delay[7]  (
	.Q(index_i_delay_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_display_1_INDEX[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:72
  SLE \index_i_delay[6]  (
	.Q(index_i_delay_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_display_1_INDEX[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:72
  SLE \index_i_delay[5]  (
	.Q(index_i_delay_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_display_1_INDEX[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:72
  SLE \index_i_delay[4]  (
	.Q(index_i_delay_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_display_1_INDEX[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:72
  SLE \index_i_delay[3]  (
	.Q(index_i_delay_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_display_1_INDEX[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:72
  SLE \index_i_delay[2]  (
	.Q(index_i_delay_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_display_1_INDEX[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:72
  SLE \index_i_delay[1]  (
	.Q(index_i_delay_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_display_1_INDEX[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:72
  SLE \index_i_delay[0]  (
	.Q(index_i_delay_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_display_1_INDEX[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:111
  SLE \y[8]  (
	.Q(xy_generator_0_y[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(y_5_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:111
  SLE \y[7]  (
	.Q(xy_generator_0_y[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(y_5_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:111
  SLE \y[6]  (
	.Q(xy_generator_0_y[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(y_5_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:111
  SLE \y[5]  (
	.Q(xy_generator_0_y[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(y_5_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:72
  SLE \index_i_delay[17]  (
	.Q(index_i_delay_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_display_1_INDEX[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:72
  SLE \index_i_delay[16]  (
	.Q(index_i_delay_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_display_1_INDEX[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:72
  SLE \index_i_delay[15]  (
	.Q(index_i_delay_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_display_1_INDEX[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:72
  SLE \index_i_delay[14]  (
	.Q(index_i_delay_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_display_1_INDEX[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:72
  SLE \index_i_delay[13]  (
	.Q(index_i_delay_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_display_1_INDEX[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:72
  SLE \index_i_delay[12]  (
	.Q(index_i_delay_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_display_1_INDEX[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:72
  SLE \index_i_delay[11]  (
	.Q(index_i_delay_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(xy_display_1_INDEX[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @65:94
  ARI1 un17_index_i_RNI65VQ (
	.FCO(un1_y_drifter_cry_0_cy),
	.S(un17_index_i_RNI65VQ_S),
	.Y(un17_index_i_RNI65VQ_Y),
	.B(un9_index_i_Z),
	.C(un14_index_i_Z),
	.D(un17_index_i_Z),
	.A(VCC),
	.FCI(VCC)
);
defparam un17_index_i_RNI65VQ.INIT=20'h40800;
// @65:94
  ARI1 \y_drifter_RNIKBVU[0]  (
	.FCO(un1_y_drifter_cry_0),
	.S(y_drifter_RNIKBVU_S[0]),
	.Y(y_drifter_RNIKBVU_Y[0]),
	.B(y_drifter_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_y_drifter_cry_0_cy)
);
defparam \y_drifter_RNIKBVU[0] .INIT=20'h4AA00;
// @65:94
  ARI1 \y_drifter_RNI3JV21[1]  (
	.FCO(un1_y_drifter_cry_1),
	.S(y_drifter_RNI3JV21_S[1]),
	.Y(y_drifter_RNI3JV21_Y[1]),
	.B(y_drifter_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_y_drifter_cry_0)
);
defparam \y_drifter_RNI3JV21[1] .INIT=20'h4AA00;
// @65:94
  ARI1 \y_drifter_RNIJRV61[2]  (
	.FCO(un1_y_drifter_cry_2),
	.S(y_drifter_RNIJRV61_S[2]),
	.Y(y_drifter_RNIJRV61_Y[2]),
	.B(y_drifter_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_y_drifter_cry_1)
);
defparam \y_drifter_RNIJRV61[2] .INIT=20'h4AA00;
// @65:94
  ARI1 \y_drifter_RNI450B1[3]  (
	.FCO(un1_y_drifter_cry_3),
	.S(y_drifter_RNI450B1_S[3]),
	.Y(y_drifter_RNI450B1_Y[3]),
	.B(y_drifter_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_y_drifter_cry_2)
);
defparam \y_drifter_RNI450B1[3] .INIT=20'h4AA00;
// @65:94
  ARI1 \y_drifter_RNIMF0F1[4]  (
	.FCO(un1_y_drifter_cry_4),
	.S(y_drifter_RNIMF0F1_S[4]),
	.Y(y_drifter_RNIMF0F1_Y[4]),
	.B(y_drifter_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_y_drifter_cry_3)
);
defparam \y_drifter_RNIMF0F1[4] .INIT=20'h4AA00;
// @65:94
  ARI1 \y_drifter_RNI9R0J1[5]  (
	.FCO(un1_y_drifter_cry_5),
	.S(y_drifter_RNI9R0J1_S[5]),
	.Y(y_drifter_RNI9R0J1_Y[5]),
	.B(y_drifter_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_y_drifter_cry_4)
);
defparam \y_drifter_RNI9R0J1[5] .INIT=20'h4AA00;
// @65:94
  ARI1 \y_drifter_RNIT71N1[6]  (
	.FCO(un1_y_drifter_cry_6),
	.S(y_drifter_RNIT71N1_S[6]),
	.Y(y_drifter_RNIT71N1_Y[6]),
	.B(y_drifter_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_y_drifter_cry_5)
);
defparam \y_drifter_RNIT71N1[6] .INIT=20'h4AA00;
// @65:94
  ARI1 \y_drifter_4_RNO[8]  (
	.FCO(y_drifter_4_RNO_FCO[8]),
	.S(y_drifter_4_RNO_S[8]),
	.Y(y_drifter_4_RNO_Y[8]),
	.B(y_drifter_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_y_drifter_cry_7)
);
defparam \y_drifter_4_RNO[8] .INIT=20'h4AA00;
// @65:94
  ARI1 \y_drifter_RNIIL1R1[7]  (
	.FCO(un1_y_drifter_cry_7),
	.S(y_drifter_RNIIL1R1_S[7]),
	.Y(y_drifter_RNIIL1R1_Y[7]),
	.B(y_drifter_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_y_drifter_cry_6)
);
defparam \y_drifter_RNIIL1R1[7] .INIT=20'h4AA00;
// @65:134
  ARI1 un42_data_valid_i_0_I_1 (
	.FCO(un42_data_valid_i_0_data_tmp[0]),
	.S(un42_data_valid_i_0_I_1_S),
	.Y(un42_data_valid_i_0_I_1_Y),
	.B(xy_display_1_INDEX[0]),
	.C(xy_display_1_INDEX[1]),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam un42_data_valid_i_0_I_1.INIT=20'h61100;
// @65:134
  ARI1 un42_data_valid_i_0_I_9 (
	.FCO(un42_data_valid_i_0_data_tmp[1]),
	.S(un42_data_valid_i_0_I_9_S),
	.Y(un42_data_valid_i_0_I_9_Y),
	.B(xy_display_1_INDEX[2]),
	.C(xy_display_1_INDEX[3]),
	.D(index_drifter_Z[2]),
	.A(index_drifter_Z[3]),
	.FCI(un42_data_valid_i_0_data_tmp[0])
);
defparam un42_data_valid_i_0_I_9.INIT=20'h68421;
// @65:134
  ARI1 un42_data_valid_i_0_I_15 (
	.FCO(un42_data_valid_i_0_data_tmp[2]),
	.S(un42_data_valid_i_0_I_15_S),
	.Y(un42_data_valid_i_0_I_15_Y),
	.B(xy_display_1_INDEX[4]),
	.C(xy_display_1_INDEX[5]),
	.D(index_drifter_Z[4]),
	.A(index_drifter_Z[5]),
	.FCI(un42_data_valid_i_0_data_tmp[1])
);
defparam un42_data_valid_i_0_I_15.INIT=20'h68421;
// @65:134
  ARI1 un42_data_valid_i_0_I_21 (
	.FCO(un42_data_valid_i_0_data_tmp[3]),
	.S(un42_data_valid_i_0_I_21_S),
	.Y(un42_data_valid_i_0_I_21_Y),
	.B(xy_display_1_INDEX[6]),
	.C(xy_display_1_INDEX[7]),
	.D(index_drifter_Z[6]),
	.A(index_drifter_Z[7]),
	.FCI(un42_data_valid_i_0_data_tmp[2])
);
defparam un42_data_valid_i_0_I_21.INIT=20'h68421;
// @65:134
  ARI1 un42_data_valid_i_0_I_27 (
	.FCO(un42_data_valid_i_0_data_tmp[4]),
	.S(un42_data_valid_i_0_I_27_S),
	.Y(un42_data_valid_i_0_I_27_Y),
	.B(xy_display_1_INDEX[8]),
	.C(xy_display_1_INDEX[9]),
	.D(index_drifter_Z[8]),
	.A(index_drifter_Z[9]),
	.FCI(un42_data_valid_i_0_data_tmp[3])
);
defparam un42_data_valid_i_0_I_27.INIT=20'h68421;
// @65:134
  ARI1 un42_data_valid_i_0_I_33 (
	.FCO(un42_data_valid_i_0_data_tmp[5]),
	.S(un42_data_valid_i_0_I_33_S),
	.Y(un42_data_valid_i_0_I_33_Y),
	.B(xy_display_1_INDEX[10]),
	.C(xy_display_1_INDEX[11]),
	.D(index_drifter_Z[10]),
	.A(index_drifter_Z[11]),
	.FCI(un42_data_valid_i_0_data_tmp[4])
);
defparam un42_data_valid_i_0_I_33.INIT=20'h68421;
// @65:134
  ARI1 un42_data_valid_i_0_I_39 (
	.FCO(un42_data_valid_i_0_data_tmp[6]),
	.S(un42_data_valid_i_0_I_39_S),
	.Y(un42_data_valid_i_0_I_39_Y),
	.B(xy_display_1_INDEX[12]),
	.C(xy_display_1_INDEX[13]),
	.D(index_drifter_Z[12]),
	.A(index_drifter_Z[13]),
	.FCI(un42_data_valid_i_0_data_tmp[5])
);
defparam un42_data_valid_i_0_I_39.INIT=20'h62184;
// @65:134
  ARI1 un42_data_valid_i_0_I_45 (
	.FCO(un42_data_valid_i_0_data_tmp[7]),
	.S(un42_data_valid_i_0_I_45_S),
	.Y(un42_data_valid_i_0_I_45_Y),
	.B(xy_display_1_INDEX[15]),
	.C(index_drifter_Z[15]),
	.D(CO1),
	.A(un42_data_valid_i_0_N_9),
	.FCI(un42_data_valid_i_0_data_tmp[6])
);
defparam un42_data_valid_i_0_I_45.INIT=20'h60069;
// @65:134
  ARI1 un42_data_valid_i_0_I_51 (
	.FCO(un42_data_valid_i_0_data_tmp[8]),
	.S(un42_data_valid_i_0_I_51_S),
	.Y(un42_data_valid_i_0_I_51_Y),
	.B(xy_display_1_INDEX[17]),
	.C(index_drifter_Z[17]),
	.D(CO3),
	.A(un42_data_valid_i_0_N_4),
	.FCI(un42_data_valid_i_0_data_tmp[7])
);
defparam un42_data_valid_i_0_I_51.INIT=20'h60069;
// @65:98
  ARI1 un2_index_drifter_s_1_754 (
	.FCO(un2_index_drifter_s_1_754_FCO),
	.S(un2_index_drifter_s_1_754_S),
	.Y(un2_index_drifter_s_1_754_Y),
	.B(index_drifter_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un2_index_drifter_s_1_754.INIT=20'h4AA00;
// @65:98
  ARI1 un2_index_drifter_cry_1 (
	.FCO(un2_index_drifter_cry_1_Z),
	.S(un2_index_drifter_cry_1_S),
	.Y(un2_index_drifter_cry_1_Y),
	.B(index_drifter_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_index_drifter_s_1_754_FCO)
);
defparam un2_index_drifter_cry_1.INIT=20'h4AA00;
// @65:98
  ARI1 un2_index_drifter_cry_2 (
	.FCO(un2_index_drifter_cry_2_Z),
	.S(un2_index_drifter_cry_2_S),
	.Y(un2_index_drifter_cry_2_Y),
	.B(index_drifter_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_index_drifter_cry_1_Z)
);
defparam un2_index_drifter_cry_2.INIT=20'h4AA00;
// @65:98
  ARI1 un2_index_drifter_cry_3 (
	.FCO(un2_index_drifter_cry_3_Z),
	.S(un2_index_drifter_cry_3_S),
	.Y(un2_index_drifter_cry_3_Y),
	.B(index_drifter_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_index_drifter_cry_2_Z)
);
defparam un2_index_drifter_cry_3.INIT=20'h4AA00;
// @65:98
  ARI1 un2_index_drifter_cry_4 (
	.FCO(un2_index_drifter_cry_4_Z),
	.S(un2_index_drifter_cry_4_S),
	.Y(un2_index_drifter_cry_4_Y),
	.B(index_drifter_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_index_drifter_cry_3_Z)
);
defparam un2_index_drifter_cry_4.INIT=20'h4AA00;
// @65:98
  ARI1 un2_index_drifter_cry_5 (
	.FCO(un2_index_drifter_cry_5_Z),
	.S(un2_index_drifter_cry_5_S),
	.Y(un2_index_drifter_cry_5_Y),
	.B(index_drifter_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_index_drifter_cry_4_Z)
);
defparam un2_index_drifter_cry_5.INIT=20'h4AA00;
// @65:98
  ARI1 un2_index_drifter_cry_6 (
	.FCO(un2_index_drifter_cry_6_Z),
	.S(un2_index_drifter_cry_6_S),
	.Y(un2_index_drifter_cry_6_Y),
	.B(index_drifter_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_index_drifter_cry_5_Z)
);
defparam un2_index_drifter_cry_6.INIT=20'h4AA00;
// @65:98
  ARI1 un2_index_drifter_cry_7 (
	.FCO(un2_index_drifter_cry_7_Z),
	.S(un2_index_drifter_cry_7_S),
	.Y(un2_index_drifter_cry_7_Y),
	.B(index_drifter_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_index_drifter_cry_6_Z)
);
defparam un2_index_drifter_cry_7.INIT=20'h4AA00;
// @65:98
  ARI1 un2_index_drifter_cry_8 (
	.FCO(un2_index_drifter_cry_8_Z),
	.S(un2_index_drifter_cry_8_S),
	.Y(un2_index_drifter_cry_8_Y),
	.B(index_drifter_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_index_drifter_cry_7_Z)
);
defparam un2_index_drifter_cry_8.INIT=20'h4AA00;
// @65:98
  ARI1 un2_index_drifter_cry_9 (
	.FCO(un2_index_drifter_cry_9_Z),
	.S(un2_index_drifter_cry_9_S),
	.Y(un2_index_drifter_cry_9_Y),
	.B(index_drifter_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_index_drifter_cry_8_Z)
);
defparam un2_index_drifter_cry_9.INIT=20'h4AA00;
// @65:98
  ARI1 un2_index_drifter_cry_10 (
	.FCO(un2_index_drifter_cry_10_Z),
	.S(un2_index_drifter_cry_10_S),
	.Y(un2_index_drifter_cry_10_Y),
	.B(index_drifter_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_index_drifter_cry_9_Z)
);
defparam un2_index_drifter_cry_10.INIT=20'h4AA00;
// @65:98
  ARI1 un2_index_drifter_cry_11 (
	.FCO(un2_index_drifter_cry_11_Z),
	.S(un2_index_drifter_cry_11_S),
	.Y(un2_index_drifter_cry_11_Y),
	.B(index_drifter_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_index_drifter_cry_10_Z)
);
defparam un2_index_drifter_cry_11.INIT=20'h4AA00;
// @65:98
  ARI1 un2_index_drifter_cry_12 (
	.FCO(un2_index_drifter_cry_12_Z),
	.S(un2_index_drifter_cry_12_S),
	.Y(un2_index_drifter_cry_12_Y),
	.B(index_drifter_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_index_drifter_cry_11_Z)
);
defparam un2_index_drifter_cry_12.INIT=20'h4AA00;
// @65:98
  ARI1 un2_index_drifter_cry_13 (
	.FCO(un2_index_drifter_cry_13_Z),
	.S(un2_index_drifter_cry_13_S),
	.Y(un2_index_drifter_cry_13_Y),
	.B(index_drifter_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_index_drifter_cry_12_Z)
);
defparam un2_index_drifter_cry_13.INIT=20'h4AA00;
// @65:98
  ARI1 un2_index_drifter_s_15 (
	.FCO(un2_index_drifter_s_15_FCO),
	.S(un2_index_drifter_s_15_S),
	.Y(un2_index_drifter_s_15_Y),
	.B(index_drifter_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_index_drifter_cry_14_Z)
);
defparam un2_index_drifter_s_15.INIT=20'h4AA00;
// @65:98
  ARI1 un2_index_drifter_cry_14 (
	.FCO(un2_index_drifter_cry_14_Z),
	.S(un2_index_drifter_cry_14_S),
	.Y(un2_index_drifter_cry_14_Y),
	.B(index_drifter_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_index_drifter_cry_13_Z)
);
defparam un2_index_drifter_cry_14.INIT=20'h4AA00;
// @65:89
  ARI1 un3_x_drifter_1_s_1_755 (
	.FCO(un3_x_drifter_1_s_1_755_FCO),
	.S(un3_x_drifter_1_s_1_755_S),
	.Y(un3_x_drifter_1_s_1_755_Y),
	.B(x_drifter_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un3_x_drifter_1_s_1_755.INIT=20'h4AA00;
// @65:89
  ARI1 un3_x_drifter_1_cry_1 (
	.FCO(un3_x_drifter_1_cry_1_Z),
	.S(un3_x_drifter_1_cry_1_S),
	.Y(un3_x_drifter_1_cry_1_Y),
	.B(x_drifter_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_x_drifter_1_s_1_755_FCO)
);
defparam un3_x_drifter_1_cry_1.INIT=20'h4AA00;
// @65:89
  ARI1 un3_x_drifter_1_cry_2 (
	.FCO(un3_x_drifter_1_cry_2_Z),
	.S(un3_x_drifter_1_cry_2_S),
	.Y(un3_x_drifter_1_cry_2_Y),
	.B(x_drifter_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_x_drifter_1_cry_1_Z)
);
defparam un3_x_drifter_1_cry_2.INIT=20'h4AA00;
// @65:89
  ARI1 un3_x_drifter_1_cry_3 (
	.FCO(un3_x_drifter_1_cry_3_Z),
	.S(un3_x_drifter_1_cry_3_S),
	.Y(un3_x_drifter_1_cry_3_Y),
	.B(x_drifter_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_x_drifter_1_cry_2_Z)
);
defparam un3_x_drifter_1_cry_3.INIT=20'h4AA00;
// @65:89
  ARI1 un3_x_drifter_1_cry_4 (
	.FCO(un3_x_drifter_1_cry_4_Z),
	.S(un3_x_drifter_1_cry_4_S),
	.Y(un3_x_drifter_1_cry_4_Y),
	.B(x_drifter_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_x_drifter_1_cry_3_Z)
);
defparam un3_x_drifter_1_cry_4.INIT=20'h4AA00;
// @65:89
  ARI1 un3_x_drifter_1_s_6 (
	.FCO(un3_x_drifter_1_s_6_FCO),
	.S(un3_x_drifter_1_s_6_S),
	.Y(un3_x_drifter_1_s_6_Y),
	.B(x_drifter_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_x_drifter_1_cry_5_Z)
);
defparam un3_x_drifter_1_s_6.INIT=20'h4AA00;
// @65:89
  ARI1 un3_x_drifter_1_cry_5 (
	.FCO(un3_x_drifter_1_cry_5_Z),
	.S(un3_x_drifter_1_cry_5_S),
	.Y(un3_x_drifter_1_cry_5_Y),
	.B(x_drifter_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_x_drifter_1_cry_4_Z)
);
defparam un3_x_drifter_1_cry_5.INIT=20'h4AA00;
// @65:117
  CFG4 un8_data_valid_i_6 (
	.A(xy_display_1_INDEX[0]),
	.B(xy_display_1_INDEX[1]),
	.C(un8_data_valid_i_2_0),
	.D(xy_refreshc_10_Z),
	.Y(un8_data_valid_i_6_Z)
);
defparam un8_data_valid_i_6.INIT=16'h1000;
// @65:134
  CFG4 \un40_data_valid_i_1_1.CO3  (
	.A(index_drifter_Z[16]),
	.B(index_drifter_Z[14]),
	.C(index_drifter_Z[15]),
	.D(index_drifter_Z[13]),
	.Y(CO3)
);
defparam \un40_data_valid_i_1_1.CO3 .INIT=16'h8000;
// @65:138
  CFG3 un54_data_valid_i (
	.A(data_valid_i),
	.B(un42_data_valid_i_0_data_tmp[8]),
	.C(un51_data_valid_i_Z),
	.Y(un54_data_valid_i_i)
);
defparam un54_data_valid_i.INIT=8'hD0;
// @65:117
  CFG2 un8_data_valid_i_1 (
	.A(xy_display_1_INDEX[2]),
	.B(xy_display_1_INDEX[9]),
	.Y(un8_data_valid_i_1_Z)
);
defparam un8_data_valid_i_1.INIT=4'h8;
// @65:121
  CFG2 un16_data_valid_i_4 (
	.A(xy_display_1_INDEX[13]),
	.B(xy_display_1_INDEX[11]),
	.Y(un16_data_valid_i_4_Z)
);
defparam un16_data_valid_i_4.INIT=4'h4;
// @65:134
  CFG2 \un40_data_valid_i_1_1.CO1  (
	.A(index_drifter_Z[13]),
	.B(index_drifter_Z[14]),
	.Y(CO1)
);
defparam \un40_data_valid_i_1_1.CO1 .INIT=4'h8;
// @65:130
  CFG2 un35_data_valid_i_1 (
	.A(un9_data_valid_i_i),
	.B(un4_data_valid_i_i),
	.Y(un35_data_valid_i_1_Z)
);
defparam un35_data_valid_i_1.INIT=4'hE;
// @65:112
  CFG2 \y_cnst_i_a2[8]  (
	.A(un62_data_valid_i_i),
	.B(un54_data_valid_i_i),
	.Y(N_78)
);
defparam \y_cnst_i_a2[8] .INIT=4'h1;
// @65:112
  CFG2 \y_5[7]  (
	.A(un46_data_valid_i_i),
	.B(y_drifter_Z[7]),
	.Y(y_5_Z[7])
);
defparam \y_5[7] .INIT=4'h8;
// @65:134
  CFG2 un43_data_valid_i (
	.A(un42_data_valid_i_0_data_tmp[8]),
	.B(data_valid_i),
	.Y(un43_data_valid_i_Z)
);
defparam un43_data_valid_i.INIT=4'h4;
// @65:112
  CFG3 \y_5[3]  (
	.A(y_drifter_Z[3]),
	.B(un54_data_valid_i_i),
	.C(un46_data_valid_i_i),
	.Y(y_5_Z[3])
);
defparam \y_5[3] .INIT=8'hAC;
// @65:88
  CFG4 un9_index_i_2_1 (
	.A(xy_display_1_INDEX[11]),
	.B(xy_display_1_INDEX[15]),
	.C(xy_display_1_INDEX[12]),
	.D(xy_display_1_INDEX[9]),
	.Y(un9_index_i_2_1_Z)
);
defparam un9_index_i_2_1.INIT=16'h0001;
// @65:88
  CFG4 un9_index_i_1 (
	.A(xy_display_1_INDEX[13]),
	.B(xy_display_1_INDEX[14]),
	.C(xy_display_1_INDEX[10]),
	.D(xy_display_1_INDEX[6]),
	.Y(un9_index_i_1_Z)
);
defparam un9_index_i_1.INIT=16'h0001;
// @65:117
  CFG4 un8_data_valid_i_3 (
	.A(xy_display_1_INDEX[13]),
	.B(xy_display_1_INDEX[11]),
	.C(xy_display_1_INDEX[10]),
	.D(xy_display_1_INDEX[12]),
	.Y(un8_data_valid_i_3_Z)
);
defparam un8_data_valid_i_3.INIT=16'h0020;
// @65:117
  CFG4 un8_data_valid_i_2 (
	.A(xy_display_1_INDEX[9]),
	.B(xy_display_1_INDEX[6]),
	.C(xy_display_1_INDEX[3]),
	.D(xy_display_1_INDEX[2]),
	.Y(un8_data_valid_i_2_0)
);
defparam un8_data_valid_i_2.INIT=16'h0200;
// @65:138
  CFG4 un51_data_valid_i_9 (
	.A(xy_display_1_INDEX[9]),
	.B(xy_display_1_INDEX[8]),
	.C(xy_display_1_INDEX[7]),
	.D(xy_display_1_INDEX[5]),
	.Y(un51_data_valid_i_9_Z)
);
defparam un51_data_valid_i_9.INIT=16'h0001;
// @65:138
  CFG4 un51_data_valid_i_8 (
	.A(xy_display_1_INDEX[15]),
	.B(xy_display_1_INDEX[4]),
	.C(xy_display_1_INDEX[1]),
	.D(xy_display_1_INDEX[16]),
	.Y(un51_data_valid_i_8_Z)
);
defparam un51_data_valid_i_8.INIT=16'h0001;
// @65:138
  CFG4 un51_data_valid_i_7 (
	.A(xy_display_1_INDEX[13]),
	.B(xy_display_1_INDEX[14]),
	.C(xy_display_1_INDEX[10]),
	.D(xy_display_1_INDEX[2]),
	.Y(un51_data_valid_i_7_Z)
);
defparam un51_data_valid_i_7.INIT=16'h4000;
// @65:138
  CFG4 un51_data_valid_i_6 (
	.A(xy_display_1_INDEX[11]),
	.B(xy_display_1_INDEX[0]),
	.C(xy_display_1_INDEX[3]),
	.D(xy_display_1_INDEX[12]),
	.Y(un51_data_valid_i_6_Z)
);
defparam un51_data_valid_i_6.INIT=16'h1000;
// @65:142
  CFG4 un59_data_valid_i_7 (
	.A(xy_display_1_INDEX[7]),
	.B(xy_display_1_INDEX[5]),
	.C(xy_display_1_INDEX[3]),
	.D(xy_display_1_INDEX[2]),
	.Y(un59_data_valid_i_7_Z)
);
defparam un59_data_valid_i_7.INIT=16'h1000;
// @65:142
  CFG4 un59_data_valid_i_5 (
	.A(xy_display_1_INDEX[0]),
	.B(xy_display_1_INDEX[8]),
	.C(xy_display_1_INDEX[6]),
	.D(xy_display_1_INDEX[10]),
	.Y(un59_data_valid_i_5_Z)
);
defparam un59_data_valid_i_5.INIT=16'h0400;
// @65:112
  CFG4 un4_data_valid_i_6 (
	.A(xy_display_1_INDEX[13]),
	.B(xy_display_1_INDEX[14]),
	.C(xy_display_1_INDEX[10]),
	.D(xy_display_1_INDEX[6]),
	.Y(un4_data_valid_i_6_Z)
);
defparam un4_data_valid_i_6.INIT=16'h0020;
// @65:112
  CFG4 un4_data_valid_i_5 (
	.A(xy_display_1_INDEX[8]),
	.B(xy_display_1_INDEX[7]),
	.C(xy_display_1_INDEX[5]),
	.D(xy_display_1_INDEX[4]),
	.Y(un4_data_valid_i_5_Z)
);
defparam un4_data_valid_i_5.INIT=16'h0080;
// @65:111
  CFG4 xy_refreshc_7 (
	.A(xy_display_1_INDEX[2]),
	.B(xy_display_1_INDEX[10]),
	.C(xy_display_1_INDEX[9]),
	.D(xy_display_1_INDEX[8]),
	.Y(xy_refreshc_7_Z)
);
defparam xy_refreshc_7.INIT=16'h0001;
// @65:111
  CFG4 xy_refreshc_6 (
	.A(xy_display_1_INDEX[13]),
	.B(xy_display_1_INDEX[12]),
	.C(xy_display_1_INDEX[6]),
	.D(xy_display_1_INDEX[3]),
	.Y(xy_refreshc_6_Z)
);
defparam xy_refreshc_6.INIT=16'h0002;
// @65:111
  CFG3 xy_refreshc_5 (
	.A(xy_display_1_INDEX[4]),
	.B(un42_data_valid_i_0_I_1_Y),
	.C(xy_display_1_INDEX[11]),
	.Y(xy_refreshc_5_Z)
);
defparam xy_refreshc_5.INIT=8'h04;
// @65:121
  CFG4 un16_data_valid_i_5_0 (
	.A(xy_display_1_INDEX[3]),
	.B(xy_display_1_INDEX[12]),
	.C(xy_display_1_INDEX[10]),
	.D(xy_display_1_INDEX[2]),
	.Y(un16_data_valid_i_5_0_Z)
);
defparam un16_data_valid_i_5_0.INIT=16'h0400;
// @65:121
  CFG4 un16_data_valid_i_4_0 (
	.A(xy_display_1_INDEX[17]),
	.B(xy_display_1_INDEX[16]),
	.C(xy_display_1_INDEX[5]),
	.D(xy_display_1_INDEX[4]),
	.Y(un16_data_valid_i_4_0_Z)
);
defparam un16_data_valid_i_4_0.INIT=16'h0010;
// @65:130
  CFG4 un32_data_valid_i_8_0_2 (
	.A(xy_display_1_INDEX[13]),
	.B(xy_display_1_INDEX[12]),
	.C(xy_display_1_INDEX[3]),
	.D(xy_display_1_INDEX[2]),
	.Y(un32_data_valid_i_8_0_2_Z)
);
defparam un32_data_valid_i_8_0_2.INIT=16'h8000;
// @65:130
  CFG4 un32_data_valid_i_8_0_1 (
	.A(xy_display_1_INDEX[17]),
	.B(xy_display_1_INDEX[16]),
	.C(xy_display_1_INDEX[11]),
	.D(xy_display_1_INDEX[10]),
	.Y(un32_data_valid_i_8_0_1_Z)
);
defparam un32_data_valid_i_8_0_1.INIT=16'h0001;
// @65:126
  CFG4 un24_data_valid_i_12_3 (
	.A(xy_display_1_INDEX[1]),
	.B(xy_display_1_INDEX[6]),
	.C(xy_display_1_INDEX[4]),
	.D(xy_display_1_INDEX[10]),
	.Y(un24_data_valid_i_12_3_Z)
);
defparam un24_data_valid_i_12_3.INIT=16'h0001;
// @65:126
  CFG4 un24_data_valid_i_12_2 (
	.A(xy_display_1_INDEX[16]),
	.B(xy_display_1_INDEX[15]),
	.C(xy_display_1_INDEX[0]),
	.D(xy_display_1_INDEX[17]),
	.Y(un24_data_valid_i_12_2_Z)
);
defparam un24_data_valid_i_12_2.INIT=16'h0040;
// @65:94
  CFG4 un17_index_i_5 (
	.A(y_drifter_Z[8]),
	.B(y_drifter_Z[6]),
	.C(y_drifter_Z[2]),
	.D(y_drifter_Z[0]),
	.Y(un17_index_i_5_Z)
);
defparam un17_index_i_5.INIT=16'h0008;
// @65:94
  CFG3 un17_index_i_4 (
	.A(y_drifter_Z[4]),
	.B(y_drifter_Z[3]),
	.C(y_drifter_Z[1]),
	.Y(un17_index_i_4_Z)
);
defparam un17_index_i_4.INIT=8'h01;
// @65:99
  CFG4 un22_index_i_11 (
	.A(index_drifter_Z[3]),
	.B(index_drifter_Z[16]),
	.C(index_drifter_Z[2]),
	.D(index_drifter_Z[15]),
	.Y(un22_index_i_11_Z)
);
defparam un22_index_i_11.INIT=16'h0001;
// @65:99
  CFG4 un22_index_i_10 (
	.A(index_drifter_Z[12]),
	.B(index_drifter_Z[17]),
	.C(index_drifter_Z[14]),
	.D(index_drifter_Z[11]),
	.Y(un22_index_i_10_Z)
);
defparam un22_index_i_10.INIT=16'h8000;
// @65:99
  CFG4 un22_index_i_9 (
	.A(index_drifter_Z[8]),
	.B(index_drifter_Z[13]),
	.C(index_drifter_Z[10]),
	.D(index_drifter_Z[9]),
	.Y(un22_index_i_9_Z)
);
defparam un22_index_i_9.INIT=16'h0001;
// @65:99
  CFG4 un22_index_i_8 (
	.A(index_drifter_Z[7]),
	.B(index_drifter_Z[6]),
	.C(index_drifter_Z[5]),
	.D(index_drifter_Z[4]),
	.Y(un22_index_i_8_Z)
);
defparam un22_index_i_8.INIT=16'h0001;
// @65:126
  CFG4 un24_data_valid_i_11_3_0 (
	.A(xy_display_1_INDEX[14]),
	.B(xy_display_1_INDEX[11]),
	.C(xy_display_1_INDEX[8]),
	.D(xy_display_1_INDEX[3]),
	.Y(un24_data_valid_i_11_3_0_Z)
);
defparam un24_data_valid_i_11_3_0.INIT=16'h0002;
// @65:91
  CFG4 un14_index_i_4 (
	.A(x_drifter_Z[7]),
	.B(x_drifter_Z[5]),
	.C(x_drifter_Z[4]),
	.D(x_drifter_Z[3]),
	.Y(un14_index_i_4_Z)
);
defparam un14_index_i_4.INIT=16'h0008;
// @65:88
  CFG4 un11_index_ilto17_i_a2_12 (
	.A(index_i_delay_Z[17]),
	.B(index_i_delay_Z[16]),
	.C(index_i_delay_Z[1]),
	.D(index_i_delay_Z[0]),
	.Y(un11_index_ilto17_i_a2_12_Z)
);
defparam un11_index_ilto17_i_a2_12.INIT=16'h0001;
// @65:88
  CFG4 un11_index_ilto17_i_a2_11 (
	.A(index_i_delay_Z[15]),
	.B(index_i_delay_Z[14]),
	.C(index_i_delay_Z[13]),
	.D(index_i_delay_Z[12]),
	.Y(un11_index_ilto17_i_a2_11_Z)
);
defparam un11_index_ilto17_i_a2_11.INIT=16'h0001;
// @65:88
  CFG4 un11_index_ilto17_i_a2_10 (
	.A(index_i_delay_Z[11]),
	.B(index_i_delay_Z[10]),
	.C(index_i_delay_Z[9]),
	.D(index_i_delay_Z[8]),
	.Y(un11_index_ilto17_i_a2_10_Z)
);
defparam un11_index_ilto17_i_a2_10.INIT=16'h0001;
// @65:88
  CFG4 un11_index_ilto17_i_a2_9 (
	.A(index_i_delay_Z[7]),
	.B(index_i_delay_Z[6]),
	.C(index_i_delay_Z[5]),
	.D(index_i_delay_Z[4]),
	.Y(un11_index_ilto17_i_a2_9_Z)
);
defparam un11_index_ilto17_i_a2_9.INIT=16'h0001;
// @65:130
  CFG4 un32_data_valid_i_7_0_0 (
	.A(xy_display_1_INDEX[15]),
	.B(xy_display_1_INDEX[14]),
	.C(xy_display_1_INDEX[5]),
	.D(xy_display_1_INDEX[4]),
	.Y(un32_data_valid_i_7_0_0_Z)
);
defparam un32_data_valid_i_7_0_0.INIT=16'h0008;
// @65:117
  CFG4 un8_data_valid_i_13 (
	.A(xy_display_1_INDEX[8]),
	.B(xy_display_1_INDEX[7]),
	.C(xy_display_1_INDEX[5]),
	.D(xy_display_1_INDEX[4]),
	.Y(un9_index_i_13)
);
defparam un8_data_valid_i_13.INIT=16'h0001;
// @65:117
  CFG4 un8_data_valid_i_12 (
	.A(xy_display_1_INDEX[17]),
	.B(xy_display_1_INDEX[16]),
	.C(xy_display_1_INDEX[15]),
	.D(xy_display_1_INDEX[14]),
	.Y(xy_refreshc_10_Z)
);
defparam un8_data_valid_i_12.INIT=16'h0001;
// @65:134
  CFG3 un42_data_valid_i_0_I_47 (
	.A(index_drifter_Z[14]),
	.B(index_drifter_Z[13]),
	.C(xy_display_1_INDEX[14]),
	.Y(un42_data_valid_i_0_N_9)
);
defparam un42_data_valid_i_0_I_47.INIT=8'h96;
// @65:121
  CFG4 un16_data_valid_i_8 (
	.A(xy_display_1_INDEX[9]),
	.B(xy_display_1_INDEX[8]),
	.C(xy_display_1_INDEX[7]),
	.D(xy_display_1_INDEX[6]),
	.Y(un16_data_valid_i_8_Z)
);
defparam un16_data_valid_i_8.INIT=16'h8000;
// @65:88
  CFG4 un9_index_i_2 (
	.A(xy_display_1_INDEX[17]),
	.B(xy_display_1_INDEX[16]),
	.C(xy_display_1_INDEX[3]),
	.D(xy_display_1_INDEX[2]),
	.Y(un9_index_i_2_0)
);
defparam un9_index_i_2.INIT=16'h0001;
// @65:112
  CFG3 \x_7_0_iv[5]  (
	.A(x_drifter_Z[5]),
	.B(un46_data_valid_i_i),
	.C(un1_data_valid_i_5_s2),
	.Y(x_7[5])
);
defparam \x_7_0_iv[5] .INIT=8'hF8;
// @65:112
  CFG3 \x_7_0_iv[4]  (
	.A(x_drifter_Z[4]),
	.B(un62_data_valid_i_i),
	.C(un46_data_valid_i_i),
	.Y(x_7[4])
);
defparam \x_7_0_iv[4] .INIT=8'hAC;
// @65:112
  CFG3 \x_7_0_iv[1]  (
	.A(un46_data_valid_i_i),
	.B(un4_data_valid_i_i),
	.C(un62_data_valid_i_i),
	.Y(x_7[1])
);
defparam \x_7_0_iv[1] .INIT=8'h54;
// @65:112
  CFG3 \x_7_0_iv[0]  (
	.A(un4_data_valid_i_i),
	.B(un25_data_valid_i_i),
	.C(un46_data_valid_i_i),
	.Y(x_7[0])
);
defparam \x_7_0_iv[0] .INIT=8'h0E;
// @65:112
  CFG4 x_N_4_i_RNO (
	.A(un62_data_valid_i_i),
	.B(un46_data_valid_i_i),
	.C(x_drifter_Z[6]),
	.D(un1_data_valid_i_10_i),
	.Y(x_N_4_i_RNO_Z)
);
defparam x_N_4_i_RNO.INIT=16'h0C1D;
// @65:112
  CFG3 \y_5[8]  (
	.A(un46_data_valid_i_i),
	.B(y_drifter_Z[8]),
	.C(N_78),
	.Y(y_5_Z[8])
);
defparam \y_5[8] .INIT=8'h8D;
// @65:112
  CFG4 \y_5[6]  (
	.A(un17_data_valid_i_i),
	.B(un46_data_valid_i_i),
	.C(y_drifter_Z[6]),
	.D(un1_data_valid_i_4_i),
	.Y(y_5_Z[6])
);
defparam \y_5[6] .INIT=16'hF3E2;
// @65:112
  CFG4 \y_5[4]  (
	.A(un62_data_valid_i_i),
	.B(un46_data_valid_i_i),
	.C(y_drifter_Z[4]),
	.D(un1_data_valid_i_4_i),
	.Y(y_5_Z[4])
);
defparam \y_5[4] .INIT=16'hF3E2;
// @65:112
  CFG3 \y_5[0]  (
	.A(un46_data_valid_i_i),
	.B(y_drifter_Z[0]),
	.C(un35_data_valid_i_1_Z),
	.Y(y_5_Z[0])
);
defparam \y_5[0] .INIT=8'hD8;
// @65:138
  CFG4 un51_data_valid_i_10 (
	.A(data_valid_i),
	.B(un51_data_valid_i_6_Z),
	.C(xy_display_1_INDEX[17]),
	.D(xy_display_1_INDEX[6]),
	.Y(un51_data_valid_i_10_Z)
);
defparam un51_data_valid_i_10.INIT=16'h8000;
// @65:142
  CFG4 un59_data_valid_i_9 (
	.A(xy_display_1_INDEX[12]),
	.B(xy_display_1_INDEX[9]),
	.C(un16_data_valid_i_4_Z),
	.D(un59_data_valid_i_7_Z),
	.Y(un59_data_valid_i_9_Z)
);
defparam un59_data_valid_i_9.INIT=16'h4000;
// @65:142
  CFG4 un59_data_valid_i_8 (
	.A(data_valid_i),
	.B(un59_data_valid_i_5_Z),
	.C(xy_display_1_INDEX[1]),
	.D(xy_display_1_INDEX[4]),
	.Y(un59_data_valid_i_8_Z)
);
defparam un59_data_valid_i_8.INIT=16'h8000;
// @65:112
  CFG4 un4_data_valid_i_8 (
	.A(data_valid_i),
	.B(un4_data_valid_i_5_Z),
	.C(xy_display_1_INDEX[1]),
	.D(xy_display_1_INDEX[0]),
	.Y(un4_data_valid_i_8_Z)
);
defparam un4_data_valid_i_8.INIT=16'h8000;
// @65:121
  CFG4 un16_data_valid_i_8_2 (
	.A(xy_display_1_INDEX[15]),
	.B(xy_display_1_INDEX[14]),
	.C(un16_data_valid_i_5_0_Z),
	.D(un16_data_valid_i_4_Z),
	.Y(un16_data_valid_i_8_2_Z)
);
defparam un16_data_valid_i_8_2.INIT=16'h8000;
// @65:126
  CFG3 un24_data_valid_i_12_4 (
	.A(xy_display_1_INDEX[5]),
	.B(un24_data_valid_i_12_2_Z),
	.C(xy_display_1_INDEX[7]),
	.Y(un24_data_valid_i_12_4_Z)
);
defparam un24_data_valid_i_12_4.INIT=8'h04;
// @65:88
  CFG3 un11_index_ilto17_i_a2_13 (
	.A(index_i_delay_Z[2]),
	.B(un11_index_ilto17_i_a2_9_Z),
	.C(index_i_delay_Z[3]),
	.Y(un11_index_ilto17_i_a2_13_Z)
);
defparam un11_index_ilto17_i_a2_13.INIT=8'h04;
// @65:126
  CFG4 un24_data_valid_i_11 (
	.A(xy_display_1_INDEX[12]),
	.B(xy_display_1_INDEX[13]),
	.C(un24_data_valid_i_11_3_0_Z),
	.D(un8_data_valid_i_1_Z),
	.Y(un24_data_valid_i_11_Z)
);
defparam un24_data_valid_i_11.INIT=16'h8000;
// @65:130
  CFG2 un32_data_valid_i_7_0 (
	.A(un16_data_valid_i_8_Z),
	.B(un32_data_valid_i_7_0_0_Z),
	.Y(un32_data_valid_i_7)
);
defparam un32_data_valid_i_7_0.INIT=4'h8;
// @65:134
  CFG4 un42_data_valid_i_0_I_53 (
	.A(xy_display_1_INDEX[16]),
	.B(CO1),
	.C(index_drifter_Z[16]),
	.D(index_drifter_Z[15]),
	.Y(un42_data_valid_i_0_N_4)
);
defparam un42_data_valid_i_0_I_53.INIT=16'h965A;
// @65:91
  CFG4 un14_index_i (
	.A(x_drifter_Z[8]),
	.B(x_drifter_Z[6]),
	.C(x_drifter_Z[2]),
	.D(un14_index_i_4_Z),
	.Y(un14_index_i_Z)
);
defparam un14_index_i.INIT=16'h0800;
// @65:112
  CFG4 \x_7_0_iv[7]  (
	.A(un62_data_valid_i_i),
	.B(un46_data_valid_i_i),
	.C(x_drifter_Z[7]),
	.D(un1_data_valid_i_10_i),
	.Y(x_7[7])
);
defparam \x_7_0_iv[7] .INIT=16'hF3E2;
// @65:112
  CFG4 \x_7_0_iv[3]  (
	.A(un62_data_valid_i_i),
	.B(un46_data_valid_i_i),
	.C(x_drifter_Z[3]),
	.D(un1_data_valid_i_10_i),
	.Y(x_7[3])
);
defparam \x_7_0_iv[3] .INIT=16'hF3E2;
// @65:112
  CFG4 \x_7_0_iv[8]  (
	.A(un62_data_valid_i_i),
	.B(un46_data_valid_i_i),
	.C(x_drifter_Z[8]),
	.D(un1_data_valid_i_10_i),
	.Y(x_7[8])
);
defparam \x_7_0_iv[8] .INIT=16'hF3E2;
// @65:112
  CFG4 \y_5[5]  (
	.A(un35_data_valid_i_1_Z),
	.B(y_drifter_Z[5]),
	.C(un46_data_valid_i_i),
	.D(un1_data_valid_i_9_i),
	.Y(y_5_Z[5])
);
defparam \y_5[5] .INIT=16'hC5C0;
// @65:112
  CFG4 \y_5[2]  (
	.A(un17_data_valid_i_i),
	.B(y_drifter_Z[2]),
	.C(un46_data_valid_i_i),
	.D(N_78),
	.Y(y_5_Z[2])
);
defparam \y_5[2] .INIT=16'hCACF;
// @65:112
  CFG4 \y_5[1]  (
	.A(un62_data_valid_i_i),
	.B(un46_data_valid_i_i),
	.C(y_drifter_Z[1]),
	.D(un35_data_valid_i_1_Z),
	.Y(y_5_Z[1])
);
defparam \y_5[1] .INIT=16'hF3E2;
// @65:88
  CFG3 un9_index_i_5 (
	.A(un9_index_i_1_Z),
	.B(un42_data_valid_i_0_I_1_Y),
	.C(un9_index_i_13),
	.Y(un9_index_i_5_0)
);
defparam un9_index_i_5.INIT=8'h80;
// @65:111
  CFG4 xy_refreshc_10 (
	.A(xy_display_1_INDEX[7]),
	.B(xy_display_1_INDEX[5]),
	.C(xy_refreshc_10_Z),
	.D(xy_refreshc_5_Z),
	.Y(xy_refreshc_10_0)
);
defparam xy_refreshc_10.INIT=16'h1000;
// @65:130
  CFG3 un32_data_valid_i_8_0 (
	.A(un32_data_valid_i_8_0_2_Z),
	.B(un32_data_valid_i_8_0_1_Z),
	.C(un42_data_valid_i_0_I_1_Y),
	.Y(un32_data_valid_i_8)
);
defparam un32_data_valid_i_8_0.INIT=8'h80;
// @65:99
  CFG4 un22_index_i (
	.A(un22_index_i_8_Z),
	.B(un22_index_i_9_Z),
	.C(un22_index_i_11_Z),
	.D(un22_index_i_10_Z),
	.Y(un22_index_i_Z)
);
defparam un22_index_i.INIT=16'h8000;
// @65:94
  CFG4 un17_index_i (
	.A(y_drifter_Z[5]),
	.B(y_drifter_Z[7]),
	.C(un17_index_i_5_Z),
	.D(un17_index_i_4_Z),
	.Y(un17_index_i_Z)
);
defparam un17_index_i.INIT=16'h1000;
// @65:91
  CFG2 \x_drifter_3[2]  (
	.A(un14_index_i_Z),
	.B(x_drifter_Z[2]),
	.Y(x_drifter_3_Z[2])
);
defparam \x_drifter_3[2] .INIT=4'h1;
// @65:91
  CFG2 \x_drifter_3[8]  (
	.A(un14_index_i_Z),
	.B(un3_x_drifter_1_s_6_S),
	.Y(x_drifter_3_Z[8])
);
defparam \x_drifter_3[8] .INIT=4'h4;
// @65:91
  CFG2 \x_drifter_3[7]  (
	.A(un14_index_i_Z),
	.B(un3_x_drifter_1_cry_5_S),
	.Y(x_drifter_3_Z[7])
);
defparam \x_drifter_3[7] .INIT=4'h4;
// @65:91
  CFG2 \x_drifter_3[6]  (
	.A(un14_index_i_Z),
	.B(un3_x_drifter_1_cry_4_S),
	.Y(x_drifter_3_Z[6])
);
defparam \x_drifter_3[6] .INIT=4'h4;
// @65:91
  CFG2 \x_drifter_3[5]  (
	.A(un14_index_i_Z),
	.B(un3_x_drifter_1_cry_3_S),
	.Y(x_drifter_3_Z[5])
);
defparam \x_drifter_3[5] .INIT=4'h4;
// @65:111
  CFG4 \x_7_1_iv_i[2]  (
	.A(un4_data_valid_i_i),
	.B(x_drifter_Z[2]),
	.C(un46_data_valid_i_i),
	.D(un1_data_valid_i_9_i),
	.Y(x_7_1_iv_i_Z[2])
);
defparam \x_7_1_iv_i[2] .INIT=16'hC5C0;
// @65:111
  CFG2 x_N_4_i (
	.A(un1_data_valid_i_5_s2),
	.B(x_N_4_i_RNO_Z),
	.Y(x_N_4_i_Z)
);
defparam x_N_4_i.INIT=4'hB;
// @65:88
  CFG4 un11_index_ilto17_i_a2 (
	.A(un11_index_ilto17_i_a2_10_Z),
	.B(un11_index_ilto17_i_a2_13_Z),
	.C(un11_index_ilto17_i_a2_12_Z),
	.D(un11_index_ilto17_i_a2_11_Z),
	.Y(N_492)
);
defparam un11_index_ilto17_i_a2.INIT=16'h8000;
// @65:112
  CFG4 un4_data_valid_i (
	.A(un9_index_i_2_0),
	.B(un4_data_valid_i_8_Z),
	.C(un4_data_valid_i_6_Z),
	.D(un9_index_i_2_1_Z),
	.Y(un4_data_valid_i_i)
);
defparam un4_data_valid_i.INIT=16'h8000;
// @65:121
  CFG4 un16_data_valid_i (
	.A(un42_data_valid_i_0_I_1_Y),
	.B(un16_data_valid_i_8_2_Z),
	.C(un16_data_valid_i_4_0_Z),
	.D(un16_data_valid_i_8_Z),
	.Y(un16_data_valid_i_Z)
);
defparam un16_data_valid_i.INIT=16'h8000;
// @65:138
  CFG4 un51_data_valid_i (
	.A(un51_data_valid_i_7_Z),
	.B(un51_data_valid_i_8_Z),
	.C(un51_data_valid_i_10_Z),
	.D(un51_data_valid_i_9_Z),
	.Y(un51_data_valid_i_Z)
);
defparam un51_data_valid_i.INIT=16'h8000;
// @65:126
  CFG4 un25_data_valid_i (
	.A(un24_data_valid_i_12_3_Z),
	.B(data_valid_i),
	.C(un24_data_valid_i_11_Z),
	.D(un24_data_valid_i_12_4_Z),
	.Y(un25_data_valid_i_i)
);
defparam un25_data_valid_i.INIT=16'h8000;
// @65:130
  CFG3 un33_data_valid_i (
	.A(data_valid_i),
	.B(un32_data_valid_i_7),
	.C(un32_data_valid_i_8),
	.Y(un33_data_valid_i_Z)
);
defparam un33_data_valid_i.INIT=8'h80;
// @65:126
  CFG3 un24_data_valid_i (
	.A(un24_data_valid_i_12_4_Z),
	.B(un24_data_valid_i_11_Z),
	.C(un24_data_valid_i_12_3_Z),
	.Y(un24_data_valid_i_Z)
);
defparam un24_data_valid_i.INIT=8'h80;
// @65:99
  CFG2 \index_drifter_3[14]  (
	.A(un22_index_i_Z),
	.B(un2_index_drifter_cry_12_S),
	.Y(index_drifter_3_Z[14])
);
defparam \index_drifter_3[14] .INIT=4'h4;
// @65:99
  CFG2 \index_drifter_3[17]  (
	.A(un22_index_i_Z),
	.B(un2_index_drifter_s_15_S),
	.Y(index_drifter_3_Z[17])
);
defparam \index_drifter_3[17] .INIT=4'h4;
// @65:99
  CFG2 \index_drifter_3[11]  (
	.A(un22_index_i_Z),
	.B(un2_index_drifter_cry_9_S),
	.Y(index_drifter_3_Z[11])
);
defparam \index_drifter_3[11] .INIT=4'h4;
// @65:99
  CFG2 \index_drifter_3[12]  (
	.A(un22_index_i_Z),
	.B(un2_index_drifter_cry_10_S),
	.Y(index_drifter_3_Z[12])
);
defparam \index_drifter_3[12] .INIT=4'h4;
// @65:99
  CFG2 \index_drifter_3[2]  (
	.A(un22_index_i_Z),
	.B(index_drifter_Z[2]),
	.Y(index_drifter_3_Z[2])
);
defparam \index_drifter_3[2] .INIT=4'h1;
// @65:111
  CFG4 xy_refresh_r (
	.A(data_valid_i),
	.B(xy_refreshc_7_Z),
	.C(xy_refreshc_6_Z),
	.D(xy_refreshc_10_0),
	.Y(xy_refresh_Z)
);
defparam xy_refresh_r.INIT=16'h8000;
// @65:142
  CFG4 un1_data_valid_i_9_0_0 (
	.A(xy_refreshc_10_Z),
	.B(un59_data_valid_i_8_Z),
	.C(un59_data_valid_i_9_Z),
	.D(un51_data_valid_i_Z),
	.Y(un1_data_valid_i_9_0)
);
defparam un1_data_valid_i_9_0_0.INIT=16'h007F;
// @65:112
  CFG4 un1_data_valid_i_2 (
	.A(un9_index_i_13),
	.B(un8_data_valid_i_3_Z),
	.C(un8_data_valid_i_6_Z),
	.D(un16_data_valid_i_Z),
	.Y(un1_data_valid_i_2_Z)
);
defparam un1_data_valid_i_2.INIT=16'hFF80;
// @65:117
  CFG4 un9_data_valid_i (
	.A(un8_data_valid_i_3_Z),
	.B(data_valid_i),
	.C(un8_data_valid_i_6_Z),
	.D(un9_index_i_13),
	.Y(un9_data_valid_i_i)
);
defparam un9_data_valid_i.INIT=16'h8000;
// @65:121
  CFG2 un17_data_valid_i (
	.A(un16_data_valid_i_Z),
	.B(data_valid_i),
	.Y(un17_data_valid_i_i)
);
defparam un17_data_valid_i.INIT=4'h8;
// @65:112
  CFG2 un1_data_valid_i_10 (
	.A(un54_data_valid_i_i),
	.B(un33_data_valid_i_Z),
	.Y(un1_data_valid_i_10_i)
);
defparam un1_data_valid_i_10.INIT=4'hE;
// @65:142
  CFG4 un62_data_valid_i (
	.A(xy_refreshc_10_Z),
	.B(un59_data_valid_i_8_Z),
	.C(un59_data_valid_i_9_Z),
	.D(un43_data_valid_i_Z),
	.Y(un62_data_valid_i_i)
);
defparam un62_data_valid_i.INIT=16'h0080;
// @65:88
  CFG4 un9_index_i (
	.A(N_492),
	.B(un9_index_i_2_1_Z),
	.C(un9_index_i_2_0),
	.D(un9_index_i_5_0),
	.Y(un9_index_i_Z)
);
defparam un9_index_i.INIT=16'h4000;
// @65:112
  CFG4 un1_data_valid_i_4 (
	.A(un32_data_valid_i_7),
	.B(data_valid_i),
	.C(un24_data_valid_i_Z),
	.D(un32_data_valid_i_8),
	.Y(un1_data_valid_i_4_i)
);
defparam un1_data_valid_i_4.INIT=16'hC8C0;
// @54:91
  CFG3 un1_data_valid_i_2_RNIL2K41 (
	.A(data_valid_i),
	.B(un1_data_valid_i_2_Z),
	.C(un46_data_valid_i_i),
	.Y(un1_data_valid_i_5_s2)
);
defparam un1_data_valid_i_2_RNIL2K41.INIT=8'h08;
// @65:130
  CFG4 un35_data_valid_i (
	.A(un17_data_valid_i_i),
	.B(un35_data_valid_i_1_Z),
	.C(un25_data_valid_i_i),
	.D(un33_data_valid_i_Z),
	.Y(un35_data_valid_i_Z)
);
defparam un35_data_valid_i.INIT=16'hFFFE;
// @65:142
  CFG3 un1_data_valid_i_9 (
	.A(un35_data_valid_i_Z),
	.B(un1_data_valid_i_9_0),
	.C(un43_data_valid_i_Z),
	.Y(un1_data_valid_i_9_i)
);
defparam un1_data_valid_i_9.INIT=8'hFB;
// @65:134
  CFG2 un46_data_valid_i (
	.A(un35_data_valid_i_Z),
	.B(un43_data_valid_i_Z),
	.Y(un46_data_valid_i_i)
);
defparam un46_data_valid_i.INIT=4'h4;
// @65:88
  CFG4 \y_drifter_4[8]  (
	.A(un17_index_i_Z),
	.B(un14_index_i_Z),
	.C(un9_index_i_Z),
	.D(y_drifter_4_RNO_S[8]),
	.Y(y_drifter_4_Z[8])
);
defparam \y_drifter_4[8] .INIT=16'h7F00;
// @65:88
  CFG4 \y_drifter_4[6]  (
	.A(un17_index_i_Z),
	.B(un14_index_i_Z),
	.C(un9_index_i_Z),
	.D(y_drifter_RNIT71N1_S[6]),
	.Y(y_drifter_4_Z[6])
);
defparam \y_drifter_4[6] .INIT=16'h7F00;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* xy_generator */

module line_write_read (
  DATA_I_c,
  UART_interface_0_red_const_o,
  UART_interface_0_common_const_o,
  UART_interface_0_green_const_o,
  UART_interface_0_blue_const_o,
  s_state_0,
  line_write_read_0_data_o,
  PCLK_I_c,
  H_REF_I_c,
  line_write_read_0_dc_o,
  line_write_read_0_cs_o,
  line_write_read_0_lcd_wr_o,
  N_13,
  N_111_mux_2,
  init_done_i,
  d_N_6_2,
  FlashFreeze_SB_0_GL0,
  MX2_0_Y,
  MX2_0_Y_arst,
  V_SYNC_I_c
)
;
input [7:0] DATA_I_c ;
input [9:0] UART_interface_0_red_const_o ;
input [19:0] UART_interface_0_common_const_o ;
input [9:0] UART_interface_0_green_const_o ;
input [9:0] UART_interface_0_blue_const_o ;
output s_state_0 ;
output [7:0] line_write_read_0_data_o ;
input PCLK_I_c ;
input H_REF_I_c ;
output line_write_read_0_dc_o ;
output line_write_read_0_cs_o ;
output line_write_read_0_lcd_wr_o ;
output N_13 ;
output N_111_mux_2 ;
input init_done_i ;
input d_N_6_2 ;
input FlashFreeze_SB_0_GL0 ;
input MX2_0_Y ;
input MX2_0_Y_arst ;
input V_SYNC_I_c ;
wire s_state_0 ;
wire PCLK_I_c ;
wire H_REF_I_c ;
wire line_write_read_0_dc_o ;
wire line_write_read_0_cs_o ;
wire line_write_read_0_lcd_wr_o ;
wire N_13 ;
wire N_111_mux_2 ;
wire init_done_i ;
wire d_N_6_2 ;
wire FlashFreeze_SB_0_GL0 ;
wire MX2_0_Y ;
wire MX2_0_Y_arst ;
wire V_SYNC_I_c ;
wire [23:3] DATA_O_net_2;
wire [4:0] mux_1_mux5_0_pin_O;
wire [4:0] mux_1_mux5_1_pin_O;
wire [5:0] mux_1_mux6_0_pin_O;
wire [8:0] xy_generator_0_y;
wire [8:0] xy_generator_0_x;
wire [17:0] xy_display_1_INDEX;
wire [7:0] double_sync_0_DATA_O;
wire [15:0] DATA_O_net_3;
wire [9:0] WRITE_LSRAM_0_RAM_ADDRESS_O;
wire [9:0] RAM_WRITE_ADDR_I;
wire [9:0] LCD_FSM_0_ram_addr_o;
wire [15:0] ramDualPort_0_q_b;
wire [2:2] s_state;
wire xy_display_1_sel ;
wire xy_generator_0_xy_valid ;
wire xy_generator_0_xy_refresh ;
wire data_valid_i ;
wire WRITE_LSRAM_0_RAM_WR_EN_O ;
wire double_sync_0_HREF_O ;
wire double_sync_0_PCLK_O ;
wire LCD_FSM_0_ram_read_en_o ;
wire d_m7_0_a3_8 ;
wire d_m7_0_a3_7 ;
wire GND ;
wire VCC ;
// @38:201
  mux mux_1 (
	.DATA_O_net_2_7(DATA_O_net_2[10]),
	.DATA_O_net_2_8(DATA_O_net_2[11]),
	.DATA_O_net_2_9(DATA_O_net_2[12]),
	.DATA_O_net_2_10(DATA_O_net_2[13]),
	.DATA_O_net_2_11(DATA_O_net_2[14]),
	.DATA_O_net_2_12(DATA_O_net_2[15]),
	.DATA_O_net_2_0(DATA_O_net_2[3]),
	.DATA_O_net_2_1(DATA_O_net_2[4]),
	.DATA_O_net_2_2(DATA_O_net_2[5]),
	.DATA_O_net_2_3(DATA_O_net_2[6]),
	.DATA_O_net_2_4(DATA_O_net_2[7]),
	.DATA_O_net_2_16(DATA_O_net_2[19]),
	.DATA_O_net_2_17(DATA_O_net_2[20]),
	.DATA_O_net_2_18(DATA_O_net_2[21]),
	.DATA_O_net_2_19(DATA_O_net_2[22]),
	.DATA_O_net_2_20(DATA_O_net_2[23]),
	.mux_1_mux5_0_pin_O(mux_1_mux5_0_pin_O[4:0]),
	.mux_1_mux5_1_pin_O(mux_1_mux5_1_pin_O[4:0]),
	.mux_1_mux6_0_pin_O(mux_1_mux6_0_pin_O[5:0]),
	.xy_display_1_sel(xy_display_1_sel)
);
// @38:242
  xy_display xy_display_1 (
	.xy_generator_0_y(xy_generator_0_y[8:0]),
	.xy_generator_0_x(xy_generator_0_x[8:0]),
	.xy_display_1_INDEX(xy_display_1_INDEX[17:0]),
	.xy_generator_0_xy_valid(xy_generator_0_xy_valid),
	.xy_generator_0_xy_refresh(xy_generator_0_xy_refresh),
	.V_SYNC_I_c(V_SYNC_I_c),
	.xy_display_1_sel(xy_display_1_sel),
	.data_valid_i(data_valid_i),
	.MX2_0_Y_arst(MX2_0_Y_arst),
	.MX2_0_Y(MX2_0_Y),
	.FlashFreeze_SB_0_GL0(FlashFreeze_SB_0_GL0)
);
// @38:227
  WRITE_LSRAM WRITE_LSRAM_0 (
	.double_sync_0_DATA_O(double_sync_0_DATA_O[7:0]),
	.DATA_O_net_3(DATA_O_net_3[15:0]),
	.WRITE_LSRAM_0_RAM_ADDRESS_O(WRITE_LSRAM_0_RAM_ADDRESS_O[9:0]),
	.WRITE_LSRAM_0_RAM_WR_EN_O(WRITE_LSRAM_0_RAM_WR_EN_O),
	.V_SYNC_I_c(V_SYNC_I_c),
	.MX2_0_Y(MX2_0_Y),
	.double_sync_0_HREF_O(double_sync_0_HREF_O),
	.double_sync_0_PCLK_O(double_sync_0_PCLK_O),
	.FlashFreeze_SB_0_GL0(FlashFreeze_SB_0_GL0),
	.MX2_0_Y_arst(MX2_0_Y_arst)
);
// @38:214
  ramDualPort ramDualPort_0 (
	.RAM_WRITE_ADDR_I(RAM_WRITE_ADDR_I[9:0]),
	.mux_1_mux5_0_pin_O(mux_1_mux5_0_pin_O[4:0]),
	.mux_1_mux6_0_pin_O(mux_1_mux6_0_pin_O[5:0]),
	.mux_1_mux5_1_pin_O(mux_1_mux5_1_pin_O[4:0]),
	.LCD_FSM_0_ram_addr_o(LCD_FSM_0_ram_addr_o[9:0]),
	.ramDualPort_0_q_b(ramDualPort_0_q_b[15:0]),
	.data_valid_i(data_valid_i),
	.LCD_FSM_0_ram_read_en_o(LCD_FSM_0_ram_read_en_o),
	.FlashFreeze_SB_0_GL0(FlashFreeze_SB_0_GL0)
);
// @38:183
  LCD_FSM LCD_FSM_0 (
	.ramDualPort_0_q_b(ramDualPort_0_q_b[15:0]),
	.RAM_WRITE_ADDR_I(RAM_WRITE_ADDR_I[9:0]),
	.line_write_read_0_data_o(line_write_read_0_data_o[7:0]),
	.s_state_2(s_state[2]),
	.s_state_0(s_state_0),
	.LCD_FSM_0_ram_addr_o(LCD_FSM_0_ram_addr_o[9:0]),
	.d_m7_0_a3_8(d_m7_0_a3_8),
	.d_N_6_2(d_N_6_2),
	.d_m7_0_a3_7(d_m7_0_a3_7),
	.init_done_i(init_done_i),
	.N_111_mux_2(N_111_mux_2),
	.N_13(N_13),
	.line_write_read_0_lcd_wr_o(line_write_read_0_lcd_wr_o),
	.LCD_FSM_0_ram_read_en_o(LCD_FSM_0_ram_read_en_o),
	.line_write_read_0_cs_o(line_write_read_0_cs_o),
	.line_write_read_0_dc_o(line_write_read_0_dc_o),
	.V_SYNC_I_c(V_SYNC_I_c),
	.FlashFreeze_SB_0_GL0(FlashFreeze_SB_0_GL0),
	.MX2_0_Y_arst(MX2_0_Y_arst)
);
// @38:164
  Image_Enhancement Image_Enhancement_0 (
	.DATA_O_net_3(DATA_O_net_3[15:0]),
	.UART_interface_0_blue_const_o(UART_interface_0_blue_const_o[9:0]),
	.UART_interface_0_green_const_o(UART_interface_0_green_const_o[9:0]),
	.UART_interface_0_common_const_o(UART_interface_0_common_const_o[19:0]),
	.UART_interface_0_red_const_o(UART_interface_0_red_const_o[9:0]),
	.s_state_0(s_state[2]),
	.WRITE_LSRAM_0_RAM_ADDRESS_O(WRITE_LSRAM_0_RAM_ADDRESS_O[9:0]),
	.RAM_WRITE_ADDR_I(RAM_WRITE_ADDR_I[9:0]),
	.DATA_O_net_2_2(DATA_O_net_2[5]),
	.DATA_O_net_2_1(DATA_O_net_2[4]),
	.DATA_O_net_2_0(DATA_O_net_2[3]),
	.DATA_O_net_2_12(DATA_O_net_2[15]),
	.DATA_O_net_2_11(DATA_O_net_2[14]),
	.DATA_O_net_2_10(DATA_O_net_2[13]),
	.DATA_O_net_2_8(DATA_O_net_2[11]),
	.DATA_O_net_2_9(DATA_O_net_2[12]),
	.DATA_O_net_2_7(DATA_O_net_2[10]),
	.DATA_O_net_2_4(DATA_O_net_2[7]),
	.DATA_O_net_2_3(DATA_O_net_2[6]),
	.DATA_O_net_2_19(DATA_O_net_2[22]),
	.DATA_O_net_2_20(DATA_O_net_2[23]),
	.DATA_O_net_2_18(DATA_O_net_2[21]),
	.DATA_O_net_2_17(DATA_O_net_2[20]),
	.DATA_O_net_2_16(DATA_O_net_2[19]),
	.d_m7_0_a3_8(d_m7_0_a3_8),
	.d_m7_0_a3_7(d_m7_0_a3_7),
	.WRITE_LSRAM_0_RAM_WR_EN_O(WRITE_LSRAM_0_RAM_WR_EN_O),
	.FlashFreeze_SB_0_GL0(FlashFreeze_SB_0_GL0),
	.MX2_0_Y_arst(MX2_0_Y_arst),
	.data_valid_i(data_valid_i)
);
// @38:150
  double_flop double_flop_0 (
	.DATA_I_c(DATA_I_c[7:0]),
	.double_sync_0_DATA_O(double_sync_0_DATA_O[7:0]),
	.double_sync_0_HREF_O(double_sync_0_HREF_O),
	.double_sync_0_PCLK_O(double_sync_0_PCLK_O),
	.H_REF_I_c(H_REF_I_c),
	.PCLK_I_c(PCLK_I_c),
	.MX2_0_Y_arst(MX2_0_Y_arst),
	.MX2_0_Y(MX2_0_Y),
	.FlashFreeze_SB_0_GL0(FlashFreeze_SB_0_GL0)
);
  xy_generator xy_generator_0 (
	.xy_display_1_INDEX(xy_display_1_INDEX[17:0]),
	.xy_generator_0_y(xy_generator_0_y[8:0]),
	.xy_generator_0_x(xy_generator_0_x[8:0]),
	.data_valid_i(data_valid_i),
	.MX2_0_Y_arst(MX2_0_Y_arst),
	.xy_generator_0_xy_valid(xy_generator_0_xy_valid),
	.FlashFreeze_SB_0_GL0(FlashFreeze_SB_0_GL0),
	.xy_generator_0_xy_refresh(xy_generator_0_xy_refresh)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* line_write_read */

module OSC_C0_OSC_C0_0_OSC (
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC,
  OSC_C0_0_RCOSC_25_50MHZ_O2F
)
;
output OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
output OSC_C0_0_RCOSC_25_50MHZ_O2F ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire OSC_C0_0_RCOSC_25_50MHZ_O2F ;
wire N_RCOSC_25_50MHZ_CLKINT ;
wire GND ;
wire VCC ;
// @14:28
  CLKINT I_RCOSC_25_50MHZ_FAB_CLKINT (
	.Y(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.A(N_RCOSC_25_50MHZ_CLKINT)
);
// @14:26
  RCOSC_25_50MHZ I_RCOSC_25_50MHZ (
	.CLKOUT(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
defparam I_RCOSC_25_50MHZ.FREQUENCY=50.0;
// @14:24
  RCOSC_25_50MHZ_FAB I_RCOSC_25_50MHZ_FAB (
	.CLKOUT(N_RCOSC_25_50MHZ_CLKINT),
	.A(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OSC_C0_OSC_C0_0_OSC */

module OSC_C0 (
  OSC_C0_0_RCOSC_25_50MHZ_O2F,
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output OSC_C0_0_RCOSC_25_50MHZ_O2F ;
output OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire OSC_C0_0_RCOSC_25_50MHZ_O2F ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
// @15:46
  OSC_C0_OSC_C0_0_OSC OSC_C0_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.OSC_C0_0_RCOSC_25_50MHZ_O2F(OSC_C0_0_RCOSC_25_50MHZ_O2F)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OSC_C0 */

module COREUART_C0_COREUART_C0_0_Clock_gen_1s_0s (
  CUARTll_1z,
  CUARTIl,
  FlashFreeze_SB_0_GL0,
  INIT_DONE_arst
)
;
output CUARTll_1z ;
output CUARTIl ;
input FlashFreeze_SB_0_GL0 ;
input INIT_DONE_arst ;
wire CUARTll_1z ;
wire CUARTIl ;
wire FlashFreeze_SB_0_GL0 ;
wire INIT_DONE_arst ;
wire [12:0] CUARTO0;
wire [12:0] CUARTO0_s;
wire [3:0] CUARTO1_Z;
wire [3:0] CUARTO1_3;
wire [11:0] CUARTO0_cry;
wire [11:0] CUARTO0_cry_Y;
wire [12:12] CUARTO0_s_FCO;
wire [12:12] CUARTO0_s_Y;
wire VCC ;
wire GND ;
wire CUARTI0_1_sqmuxa_Z ;
wire CUARTOOI ;
wire CUARTOOI6 ;
wire CUARTl0_Z ;
wire CUARTl08 ;
wire CUARTO0_s_752_FCO ;
wire CUARTO0_s_752_S ;
wire CUARTO0_s_752_Y ;
wire m3_e_6 ;
wire m3_e_7 ;
wire m3_e_8 ;
wire CO0 ;
wire CUARTO0_0_sqmuxa_2 ;
// @19:219
  SLE \genblk1.CUARTO0[12]  (
	.Q(CUARTO0[12]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CUARTO0_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:219
  SLE \genblk1.CUARTO0[11]  (
	.Q(CUARTO0[11]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CUARTO0_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:219
  SLE \genblk1.CUARTO0[10]  (
	.Q(CUARTO0[10]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CUARTO0_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:219
  SLE \genblk1.CUARTO0[9]  (
	.Q(CUARTO0[9]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CUARTO0_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:219
  SLE \genblk1.CUARTO0[8]  (
	.Q(CUARTO0[8]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CUARTO0_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:219
  SLE \genblk1.CUARTO0[7]  (
	.Q(CUARTO0[7]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CUARTO0_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:219
  SLE \genblk1.CUARTO0[6]  (
	.Q(CUARTO0[6]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CUARTO0_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:219
  SLE \genblk1.CUARTO0[5]  (
	.Q(CUARTO0[5]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CUARTO0_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:219
  SLE \genblk1.CUARTO0[4]  (
	.Q(CUARTO0[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CUARTO0_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:219
  SLE \genblk1.CUARTO0[3]  (
	.Q(CUARTO0[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CUARTO0_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:219
  SLE \genblk1.CUARTO0[2]  (
	.Q(CUARTO0[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CUARTO0_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:219
  SLE \genblk1.CUARTO0[1]  (
	.Q(CUARTO0[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CUARTO0_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:219
  SLE \genblk1.CUARTO0[0]  (
	.Q(CUARTO0[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CUARTO0_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:219
  SLE \genblk1.CUARTI0  (
	.Q(CUARTIl),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CUARTI0_1_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:160
  SLE \genblk1.CUARTOOI  (
	.Q(CUARTOOI),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CUARTOOI6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:1092
  SLE \CUARTO1[1]  (
	.Q(CUARTO1_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CUARTO1_3[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:1092
  SLE \CUARTO1[0]  (
	.Q(CUARTO1_Z[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CUARTO1_3[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:1092
  SLE CUARTl0 (
	.Q(CUARTl0_Z),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CUARTl08),
	.EN(CUARTIl),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:1092
  SLE \CUARTO1[3]  (
	.Q(CUARTO1_Z[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CUARTO1_3[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:1092
  SLE \CUARTO1[2]  (
	.Q(CUARTO1_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CUARTO1_3[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:219
  ARI1 \genblk1.CUARTO0_s_752  (
	.FCO(CUARTO0_s_752_FCO),
	.S(CUARTO0_s_752_S),
	.Y(CUARTO0_s_752_Y),
	.B(CUARTO0[0]),
	.C(m3_e_6),
	.D(m3_e_7),
	.A(m3_e_8),
	.FCI(VCC)
);
defparam \genblk1.CUARTO0_s_752 .INIT=20'h44000;
// @19:219
  ARI1 \genblk1.CUARTO0_cry[0]  (
	.FCO(CUARTO0_cry[0]),
	.S(CUARTO0_s[0]),
	.Y(CUARTO0_cry_Y[0]),
	.B(CUARTO0[0]),
	.C(CUARTO0_s_752_Y),
	.D(GND),
	.A(VCC),
	.FCI(CUARTO0_s_752_FCO)
);
defparam \genblk1.CUARTO0_cry[0] .INIT=20'h6DD00;
// @19:219
  ARI1 \genblk1.CUARTO0_cry[1]  (
	.FCO(CUARTO0_cry[1]),
	.S(CUARTO0_s[1]),
	.Y(CUARTO0_cry_Y[1]),
	.B(CUARTI0_1_sqmuxa_Z),
	.C(CUARTO0[1]),
	.D(CUARTO0_s_752_Y),
	.A(VCC),
	.FCI(CUARTO0_cry[0])
);
defparam \genblk1.CUARTO0_cry[1] .INIT=20'h65300;
// @19:219
  ARI1 \genblk1.CUARTO0_cry[2]  (
	.FCO(CUARTO0_cry[2]),
	.S(CUARTO0_s[2]),
	.Y(CUARTO0_cry_Y[2]),
	.B(CUARTO0[2]),
	.C(CUARTO0_s_752_Y),
	.D(GND),
	.A(VCC),
	.FCI(CUARTO0_cry[1])
);
defparam \genblk1.CUARTO0_cry[2] .INIT=20'h6DD00;
// @19:219
  ARI1 \genblk1.CUARTO0_cry[3]  (
	.FCO(CUARTO0_cry[3]),
	.S(CUARTO0_s[3]),
	.Y(CUARTO0_cry_Y[3]),
	.B(CUARTI0_1_sqmuxa_Z),
	.C(CUARTO0[3]),
	.D(CUARTO0_s_752_Y),
	.A(VCC),
	.FCI(CUARTO0_cry[2])
);
defparam \genblk1.CUARTO0_cry[3] .INIT=20'h65300;
// @19:219
  ARI1 \genblk1.CUARTO0_cry[4]  (
	.FCO(CUARTO0_cry[4]),
	.S(CUARTO0_s[4]),
	.Y(CUARTO0_cry_Y[4]),
	.B(CUARTI0_1_sqmuxa_Z),
	.C(CUARTO0[4]),
	.D(CUARTO0_s_752_Y),
	.A(VCC),
	.FCI(CUARTO0_cry[3])
);
defparam \genblk1.CUARTO0_cry[4] .INIT=20'h65300;
// @19:219
  ARI1 \genblk1.CUARTO0_cry[5]  (
	.FCO(CUARTO0_cry[5]),
	.S(CUARTO0_s[5]),
	.Y(CUARTO0_cry_Y[5]),
	.B(CUARTO0[5]),
	.C(CUARTO0_s_752_Y),
	.D(GND),
	.A(VCC),
	.FCI(CUARTO0_cry[4])
);
defparam \genblk1.CUARTO0_cry[5] .INIT=20'h6DD00;
// @19:219
  ARI1 \genblk1.CUARTO0_cry[6]  (
	.FCO(CUARTO0_cry[6]),
	.S(CUARTO0_s[6]),
	.Y(CUARTO0_cry_Y[6]),
	.B(CUARTO0[6]),
	.C(CUARTO0_s_752_Y),
	.D(GND),
	.A(VCC),
	.FCI(CUARTO0_cry[5])
);
defparam \genblk1.CUARTO0_cry[6] .INIT=20'h6DD00;
// @19:219
  ARI1 \genblk1.CUARTO0_cry[7]  (
	.FCO(CUARTO0_cry[7]),
	.S(CUARTO0_s[7]),
	.Y(CUARTO0_cry_Y[7]),
	.B(CUARTO0[7]),
	.C(CUARTO0_s_752_Y),
	.D(GND),
	.A(VCC),
	.FCI(CUARTO0_cry[6])
);
defparam \genblk1.CUARTO0_cry[7] .INIT=20'h6DD00;
// @19:219
  ARI1 \genblk1.CUARTO0_cry[8]  (
	.FCO(CUARTO0_cry[8]),
	.S(CUARTO0_s[8]),
	.Y(CUARTO0_cry_Y[8]),
	.B(CUARTO0[8]),
	.C(CUARTO0_s_752_Y),
	.D(GND),
	.A(VCC),
	.FCI(CUARTO0_cry[7])
);
defparam \genblk1.CUARTO0_cry[8] .INIT=20'h6DD00;
// @19:219
  ARI1 \genblk1.CUARTO0_cry[9]  (
	.FCO(CUARTO0_cry[9]),
	.S(CUARTO0_s[9]),
	.Y(CUARTO0_cry_Y[9]),
	.B(CUARTO0[9]),
	.C(CUARTO0_s_752_Y),
	.D(GND),
	.A(VCC),
	.FCI(CUARTO0_cry[8])
);
defparam \genblk1.CUARTO0_cry[9] .INIT=20'h6DD00;
// @19:219
  ARI1 \genblk1.CUARTO0_cry[10]  (
	.FCO(CUARTO0_cry[10]),
	.S(CUARTO0_s[10]),
	.Y(CUARTO0_cry_Y[10]),
	.B(CUARTO0[10]),
	.C(CUARTO0_s_752_Y),
	.D(GND),
	.A(VCC),
	.FCI(CUARTO0_cry[9])
);
defparam \genblk1.CUARTO0_cry[10] .INIT=20'h6DD00;
// @19:219
  ARI1 \genblk1.CUARTO0_s[12]  (
	.FCO(CUARTO0_s_FCO[12]),
	.S(CUARTO0_s[12]),
	.Y(CUARTO0_s_Y[12]),
	.B(CUARTO0[12]),
	.C(CUARTO0_s_752_Y),
	.D(GND),
	.A(VCC),
	.FCI(CUARTO0_cry[11])
);
defparam \genblk1.CUARTO0_s[12] .INIT=20'h4DD00;
// @19:219
  ARI1 \genblk1.CUARTO0_cry[11]  (
	.FCO(CUARTO0_cry[11]),
	.S(CUARTO0_s[11]),
	.Y(CUARTO0_cry_Y[11]),
	.B(CUARTO0[11]),
	.C(CUARTO0_s_752_Y),
	.D(GND),
	.A(VCC),
	.FCI(CUARTO0_cry[10])
);
defparam \genblk1.CUARTO0_cry[11] .INIT=20'h6DD00;
// @19:1132
  CFG2 \CUARTlOI.CUARTO1_3_1.CO0  (
	.A(CUARTIl),
	.B(CUARTO1_Z[0]),
	.Y(CO0)
);
defparam \CUARTlOI.CUARTO1_3_1.CO0 .INIT=4'h8;
// @19:1132
  CFG2 \CUARTlOI.CUARTO1_3_1.SUM[0]  (
	.A(CUARTIl),
	.B(CUARTO1_Z[0]),
	.Y(CUARTO1_3[0])
);
defparam \CUARTlOI.CUARTO1_3_1.SUM[0] .INIT=4'h6;
// @19:1180
  CFG2 CUARTll (
	.A(CUARTIl),
	.B(CUARTl0_Z),
	.Y(CUARTll_1z)
);
defparam CUARTll.INIT=4'h8;
// @19:323
  CFG2 CUARTI0_1_sqmuxa (
	.A(CUARTO0_s_752_Y),
	.B(CUARTO0_0_sqmuxa_2),
	.Y(CUARTI0_1_sqmuxa_Z)
);
defparam CUARTI0_1_sqmuxa.INIT=4'h2;
  CFG4 \genblk1.CUARTO0_RNIU6F4[1]  (
	.A(CUARTO0[4]),
	.B(CUARTO0[3]),
	.C(CUARTO0[2]),
	.D(CUARTO0[1]),
	.Y(m3_e_8)
);
defparam \genblk1.CUARTO0_RNIU6F4[1] .INIT=16'h0001;
  CFG4 \genblk1.CUARTO0_RNIPC68[5]  (
	.A(CUARTO0[12]),
	.B(CUARTO0[7]),
	.C(CUARTO0[6]),
	.D(CUARTO0[5]),
	.Y(m3_e_7)
);
defparam \genblk1.CUARTO0_RNIPC68[5] .INIT=16'h0001;
  CFG4 \genblk1.CUARTO0_RNI86TB[8]  (
	.A(CUARTO0[11]),
	.B(CUARTO0[10]),
	.C(CUARTO0[9]),
	.D(CUARTO0[8]),
	.Y(m3_e_6)
);
defparam \genblk1.CUARTO0_RNI86TB[8] .INIT=16'h0001;
// @19:323
  CFG4 \genblk1.CUARTIOI.CUARTI014  (
	.A(CUARTO1_Z[2]),
	.B(CUARTOOI),
	.C(CUARTO1_Z[1]),
	.D(CUARTO1_Z[0]),
	.Y(CUARTO0_0_sqmuxa_2)
);
defparam \genblk1.CUARTIOI.CUARTI014 .INIT=16'h8000;
// @19:1151
  CFG4 \CUARTlOI.CUARTl08  (
	.A(CUARTO1_Z[2]),
	.B(CUARTO1_Z[3]),
	.C(CUARTO1_Z[1]),
	.D(CUARTO1_Z[0]),
	.Y(CUARTl08)
);
defparam \CUARTlOI.CUARTl08 .INIT=16'h8000;
// @19:1132
  CFG2 \CUARTlOI.CUARTO1_3_1.SUM[1]  (
	.A(CO0),
	.B(CUARTO1_Z[1]),
	.Y(CUARTO1_3[1])
);
defparam \CUARTlOI.CUARTO1_3_1.SUM[1] .INIT=4'h6;
// @19:1132
  CFG3 \CUARTlOI.CUARTO1_3_1.SUM[2]  (
	.A(CUARTO1_Z[1]),
	.B(CO0),
	.C(CUARTO1_Z[2]),
	.Y(CUARTO1_3[2])
);
defparam \CUARTlOI.CUARTO1_3_1.SUM[2] .INIT=8'h78;
// @19:1132
  CFG4 \CUARTlOI.CUARTO1_3_1.SUM[3]  (
	.A(CUARTO1_Z[1]),
	.B(CO0),
	.C(CUARTO1_Z[3]),
	.D(CUARTO1_Z[2]),
	.Y(CUARTO1_3[3])
);
defparam \CUARTlOI.CUARTO1_3_1.SUM[3] .INIT=16'h78F0;
  CFG4 \genblk1.CUARTOOI_RNO  (
	.A(m3_e_7),
	.B(m3_e_6),
	.C(CUARTO0[0]),
	.D(m3_e_8),
	.Y(CUARTOOI6)
);
defparam \genblk1.CUARTOOI_RNO .INIT=16'h8000;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREUART_C0_COREUART_C0_0_Clock_gen_1s_0s */

module COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s (
  TX_c,
  CUARTll,
  FlashFreeze_SB_0_GL0,
  INIT_DONE_arst
)
;
output TX_c ;
input CUARTll ;
input FlashFreeze_SB_0_GL0 ;
input INIT_DONE_arst ;
wire TX_c ;
wire CUARTll ;
wire FlashFreeze_SB_0_GL0 ;
wire INIT_DONE_arst ;
wire [5:0] CUARTlI0l_Z;
wire [5:0] CUARTlI0l_ns_Z;
wire [1:1] CUARTlI0l_ns;
wire [3:1] CUARTll0l_Z;
wire [0:0] CUARTll0l_3;
wire VCC ;
wire GND ;
wire N_78_i ;
wire CUARTOl0l_Z ;
wire N_86_i ;
wire N_84_i ;
wire CO0 ;
wire CUARTll1_4 ;
wire N_95_i ;
wire N_88_i ;
wire N_111 ;
wire N_89 ;
wire N_43 ;
wire N_42 ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
// @17:301
  SLE \CUARTlI0l[5]  (
	.Q(CUARTlI0l_Z[5]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CUARTlI0l_ns_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:301
  SLE \CUARTlI0l[3]  (
	.Q(CUARTlI0l_Z[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(N_78_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:301
  SLE \CUARTlI0l[2]  (
	.Q(CUARTlI0l_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CUARTlI0l_ns_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:301
  SLE \CUARTlI0l[1]  (
	.Q(CUARTlI0l_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CUARTlI0l_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:301
  SLE \CUARTlI0l[0]  (
	.Q(CUARTlI0l_Z[0]),
	.ADn(GND),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CUARTlI0l_ns_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:215
  SLE CUARTOl0l (
	.Q(CUARTOl0l_Z),
	.ADn(GND),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(GND),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:605
  SLE \CUARTll0l[2]  (
	.Q(CUARTll0l_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(N_86_i),
	.EN(CUARTll),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:605
  SLE \CUARTll0l[1]  (
	.Q(CUARTll0l_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(N_84_i),
	.EN(CUARTll),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:605
  SLE \CUARTll0l[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CUARTll0l_3[0]),
	.EN(CUARTll),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:672
  SLE CUARTll1 (
	.Q(TX_c),
	.ADn(GND),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CUARTll1_4),
	.EN(N_95_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:605
  SLE \CUARTll0l[3]  (
	.Q(CUARTll0l_Z[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(N_88_i),
	.EN(CUARTll),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:301
  CFG4 \CUARTlI0l_ns_i_a3_1[3]  (
	.A(CUARTll0l_Z[3]),
	.B(CUARTll0l_Z[1]),
	.C(CUARTll0l_Z[2]),
	.D(CO0),
	.Y(N_111)
);
defparam \CUARTlI0l_ns_i_a3_1[3] .INIT=16'h4000;
// @17:301
  CFG2 \CUARTlI0l_ns_a3[1]  (
	.A(CUARTlI0l_Z[0]),
	.B(CUARTOl0l_Z),
	.Y(CUARTlI0l_ns[1])
);
defparam \CUARTlI0l_ns_a3[1] .INIT=4'h2;
// @17:644
  CFG2 \CUARTI10l.CUARTll0l_3_a3[0]  (
	.A(CUARTlI0l_Z[3]),
	.B(CO0),
	.Y(CUARTll0l_3[0])
);
defparam \CUARTI10l.CUARTll0l_3_a3[0] .INIT=4'h2;
// @17:644
  CFG2 \CUARTI10l.CUARTll0l_3_i_o4[1]  (
	.A(CO0),
	.B(CUARTll0l_Z[1]),
	.Y(N_89)
);
defparam \CUARTI10l.CUARTll0l_3_i_o4[1] .INIT=4'h7;
// @17:729
  CFG2 \CUARTl10l.CUARTll1_4_0_a3  (
	.A(CUARTlI0l_Z[3]),
	.B(CUARTlI0l_Z[2]),
	.Y(CUARTll1_4)
);
defparam \CUARTl10l.CUARTll1_4_0_a3 .INIT=4'h1;
// @17:301
  CFG4 \CUARTlI0l_ns[0]  (
	.A(CUARTOl0l_Z),
	.B(CUARTlI0l_Z[5]),
	.C(CUARTll),
	.D(CUARTlI0l_Z[0]),
	.Y(CUARTlI0l_ns_Z[0])
);
defparam \CUARTlI0l_ns[0] .INIT=16'hEAC0;
// @17:301
  CFG3 \CUARTlI0l_ns[2]  (
	.A(CUARTlI0l_Z[1]),
	.B(CUARTlI0l_Z[2]),
	.C(CUARTll),
	.Y(CUARTlI0l_ns_Z[2])
);
defparam \CUARTlI0l_ns[2] .INIT=8'hAE;
// @17:672
  CFG3 CUARTll1_RNO (
	.A(CUARTlI0l_Z[0]),
	.B(CUARTll),
	.C(CUARTlI0l_Z[1]),
	.Y(N_95_i)
);
defparam CUARTll1_RNO.INIT=8'hFE;
// @17:605
  CFG3 \CUARTll0l_RNO[1]  (
	.A(CUARTlI0l_Z[3]),
	.B(CUARTll0l_Z[1]),
	.C(CO0),
	.Y(N_84_i)
);
defparam \CUARTll0l_RNO[1] .INIT=8'h28;
// @17:301
  CFG4 \CUARTlI0l_ns[5]  (
	.A(CUARTlI0l_Z[3]),
	.B(CUARTlI0l_Z[5]),
	.C(CUARTll),
	.D(N_111),
	.Y(CUARTlI0l_ns_Z[5])
);
defparam \CUARTlI0l_ns[5] .INIT=16'hAC0C;
// @17:605
  CFG3 \CUARTll0l_RNO[2]  (
	.A(CUARTlI0l_Z[3]),
	.B(N_89),
	.C(CUARTll0l_Z[2]),
	.Y(N_86_i)
);
defparam \CUARTll0l_RNO[2] .INIT=8'h82;
// @17:605
  CFG4 \CUARTll0l_RNO[3]  (
	.A(CUARTlI0l_Z[3]),
	.B(N_89),
	.C(CUARTll0l_Z[3]),
	.D(CUARTll0l_Z[2]),
	.Y(N_88_i)
);
defparam \CUARTll0l_RNO[3] .INIT=16'h82A0;
// @17:301
  CFG4 \CUARTlI0l_RNO[3]  (
	.A(CUARTlI0l_Z[2]),
	.B(CUARTlI0l_Z[3]),
	.C(N_111),
	.D(CUARTll),
	.Y(N_78_i)
);
defparam \CUARTlI0l_RNO[3] .INIT=16'hAECC;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s */

module COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s (
  COREUART_C0_0_DATA_OUT,
  RX_c,
  receive_data_0_oen_o,
  CUARTllI,
  CUARTIl,
  CUARTI00_1z,
  FlashFreeze_SB_0_GL0,
  INIT_DONE_arst
)
;
output [7:0] COREUART_C0_0_DATA_OUT ;
input RX_c ;
input receive_data_0_oen_o ;
output CUARTllI ;
input CUARTIl ;
output CUARTI00_1z ;
input FlashFreeze_SB_0_GL0 ;
input INIT_DONE_arst ;
wire RX_c ;
wire receive_data_0_oen_o ;
wire CUARTllI ;
wire CUARTIl ;
wire CUARTI00_1z ;
wire FlashFreeze_SB_0_GL0 ;
wire INIT_DONE_arst ;
wire [0:0] CUARTIOll_Z;
wire [1:0] CUARTll0_Z;
wire [0:0] CUARTll0_ns;
wire [1:1] CUARTll0ce_Z;
wire [3:1] CUARTIlIl_Z;
wire [7:0] CUARTO0Il_Z;
wire [7:0] CUARTO0Il_11;
wire [2:0] CUARTI1Il_Z;
wire [3:0] CUARTl0Il_Z;
wire [3:0] CUARTl0Il_4;
wire [0:0] CUARTIlIl_3_i_a2_1;
wire GND ;
wire CUARTll0_0_sqmuxa ;
wire VCC ;
wire CUARTI00_1_sqmuxa ;
wire CUARTO1Il_1_sqmuxa_i_Z ;
wire i9_mux_0 ;
wire N_92_i ;
wire CO0 ;
wire N_90_i ;
wire un1_CUARTI1Il7_1_0_Z ;
wire CUARTlOl_1_sqmuxa_Z ;
wire N_96_i ;
wire N_94_i ;
wire N_100 ;
wire CUARTl0Il_0_sqmuxa_0_a4_Z ;
wire m18_1_1 ;
wire CUARTll021 ;
wire m18_1 ;
wire N_30_mux ;
wire N_27_mux ;
wire CUARTll0_24_d ;
wire CUARTll0_s0_0_a2_Z ;
wire CUARTI0I_9_2 ;
wire CUARTI0I_9_1 ;
wire N_30 ;
wire CUARTl0Il_1_sqmuxa ;
wire N_111 ;
wire N_123 ;
wire N_113 ;
wire N_98 ;
wire CO1 ;
wire N_1159 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
// @16:754
  SLE \CUARTIOll[0]  (
	.Q(CUARTIOll_Z[0]),
	.ADn(GND),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(GND),
	.EN(CUARTll0_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:871
  SLE CUARTI00 (
	.Q(CUARTI00_1z),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CUARTI00_1_sqmuxa),
	.EN(CUARTIl),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:1613
  SLE CUARTO1Il (
	.Q(CUARTllI),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(receive_data_0_oen_o),
	.EN(CUARTO1Il_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:871
  SLE \CUARTll0[0]  (
	.Q(CUARTll0_Z[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CUARTll0_ns[0]),
	.EN(CUARTIl),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:871
  SLE \CUARTll0[1]  (
	.Q(CUARTll0_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(i9_mux_0),
	.EN(CUARTll0ce_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:472
  SLE \CUARTIlIl[1]  (
	.Q(CUARTIlIl_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(N_92_i),
	.EN(CUARTIl),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:472
  SLE \CUARTIlIl[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(N_90_i),
	.EN(CUARTIl),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:1154
  SLE \CUARTO0Il[1]  (
	.Q(CUARTO0Il_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CUARTO0Il_11[1]),
	.EN(un1_CUARTI1Il7_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:1154
  SLE \CUARTO0Il[0]  (
	.Q(CUARTO0Il_Z[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CUARTO0Il_11[0]),
	.EN(un1_CUARTI1Il7_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:299
  SLE \CUARTI1Il[2]  (
	.Q(CUARTI1Il_Z[2]),
	.ADn(GND),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(RX_c),
	.EN(CUARTIl),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:299
  SLE \CUARTI1Il[1]  (
	.Q(CUARTI1Il_Z[1]),
	.ADn(GND),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CUARTI1Il_Z[2]),
	.EN(CUARTIl),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:299
  SLE \CUARTI1Il[0]  (
	.Q(CUARTI1Il_Z[0]),
	.ADn(GND),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CUARTI1Il_Z[1]),
	.EN(CUARTIl),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:871
  SLE \CUARTlOl[7]  (
	.Q(COREUART_C0_0_DATA_OUT[7]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CUARTO0Il_Z[7]),
	.EN(CUARTlOl_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:871
  SLE \CUARTlOl[6]  (
	.Q(COREUART_C0_0_DATA_OUT[6]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CUARTO0Il_Z[6]),
	.EN(CUARTlOl_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:871
  SLE \CUARTlOl[5]  (
	.Q(COREUART_C0_0_DATA_OUT[5]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CUARTO0Il_Z[5]),
	.EN(CUARTlOl_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:871
  SLE \CUARTlOl[4]  (
	.Q(COREUART_C0_0_DATA_OUT[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CUARTO0Il_Z[4]),
	.EN(CUARTlOl_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:871
  SLE \CUARTlOl[3]  (
	.Q(COREUART_C0_0_DATA_OUT[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CUARTO0Il_Z[3]),
	.EN(CUARTlOl_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:871
  SLE \CUARTlOl[2]  (
	.Q(COREUART_C0_0_DATA_OUT[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CUARTO0Il_Z[2]),
	.EN(CUARTlOl_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:871
  SLE \CUARTlOl[1]  (
	.Q(COREUART_C0_0_DATA_OUT[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CUARTO0Il_Z[1]),
	.EN(CUARTlOl_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:871
  SLE \CUARTlOl[0]  (
	.Q(COREUART_C0_0_DATA_OUT[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CUARTO0Il_Z[0]),
	.EN(CUARTlOl_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:472
  SLE \CUARTIlIl[3]  (
	.Q(CUARTIlIl_Z[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(N_96_i),
	.EN(CUARTIl),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:472
  SLE \CUARTIlIl[2]  (
	.Q(CUARTIlIl_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(N_94_i),
	.EN(CUARTIl),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:1154
  SLE \CUARTl0Il[3]  (
	.Q(CUARTl0Il_Z[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CUARTl0Il_4[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:1154
  SLE \CUARTl0Il[2]  (
	.Q(CUARTl0Il_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CUARTl0Il_4[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:1154
  SLE \CUARTl0Il[1]  (
	.Q(CUARTl0Il_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CUARTl0Il_4[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:1154
  SLE \CUARTl0Il[0]  (
	.Q(CUARTl0Il_Z[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CUARTl0Il_4[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:1154
  SLE \CUARTO0Il[7]  (
	.Q(CUARTO0Il_Z[7]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CUARTO0Il_11[7]),
	.EN(un1_CUARTI1Il7_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:1154
  SLE \CUARTO0Il[6]  (
	.Q(CUARTO0Il_Z[6]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CUARTO0Il_11[6]),
	.EN(un1_CUARTI1Il7_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:1154
  SLE \CUARTO0Il[5]  (
	.Q(CUARTO0Il_Z[5]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CUARTO0Il_11[5]),
	.EN(un1_CUARTI1Il7_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:1154
  SLE \CUARTO0Il[4]  (
	.Q(CUARTO0Il_Z[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CUARTO0Il_11[4]),
	.EN(un1_CUARTI1Il7_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:1154
  SLE \CUARTO0Il[3]  (
	.Q(CUARTO0Il_Z[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CUARTO0Il_11[3]),
	.EN(un1_CUARTI1Il7_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:1154
  SLE \CUARTO0Il[2]  (
	.Q(CUARTO0Il_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CUARTO0Il_11[2]),
	.EN(un1_CUARTI1Il7_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:927
  CFG4 un1_CUARTI1Il7_1_0 (
	.A(CUARTIl),
	.B(CUARTIlIl_Z[3]),
	.C(N_100),
	.D(CUARTl0Il_0_sqmuxa_0_a4_Z),
	.Y(un1_CUARTI1Il7_1_0_Z)
);
defparam un1_CUARTI1Il7_1_0.INIT=16'hFF08;
// @16:866
  CFG3 CUARTl0Il_0_sqmuxa_0_a4 (
	.A(CUARTll0_Z[0]),
	.B(CUARTll0_Z[1]),
	.C(CUARTIl),
	.Y(CUARTl0Il_0_sqmuxa_0_a4_Z)
);
defparam CUARTl0Il_0_sqmuxa_0_a4.INIT=8'h10;
// @16:871
  CFG4 \CUARTll0_ns_1_0_.m18_1  (
	.A(CUARTll0_Z[0]),
	.B(CUARTll0_Z[1]),
	.C(m18_1_1),
	.D(CUARTll021),
	.Y(m18_1)
);
defparam \CUARTll0_ns_1_0_.m18_1 .INIT=16'h98BA;
// @16:871
  CFG4 \CUARTll0_ns_1_0_.m18_1_1  (
	.A(CO0),
	.B(CUARTIlIl_Z[2]),
	.C(CUARTIlIl_Z[3]),
	.D(CUARTIlIl_Z[1]),
	.Y(m18_1_1)
);
defparam \CUARTll0_ns_1_0_.m18_1_1 .INIT=16'h0010;
// @16:871
  CFG4 \CUARTll0_ns_1_0_.m18_2  (
	.A(N_30_mux),
	.B(m18_1),
	.C(CUARTll0_Z[1]),
	.D(N_27_mux),
	.Y(CUARTll0_ns[0])
);
defparam \CUARTll0_ns_1_0_.m18_2 .INIT=16'hBC8C;
// @16:871
  CFG2 \CUARTll0ce[1]  (
	.A(CUARTIl),
	.B(CUARTll0_Z[0]),
	.Y(CUARTll0ce_Z[1])
);
defparam \CUARTll0ce[1] .INIT=4'h8;
// @16:871
  CFG2 CUARTll0_s1_0_a4 (
	.A(CUARTll0_Z[1]),
	.B(CUARTll0_Z[0]),
	.Y(CUARTll0_24_d)
);
defparam CUARTll0_s1_0_a4.INIT=4'h4;
// @16:871
  CFG2 CUARTll0_s0_0_a2 (
	.A(CUARTll0_Z[1]),
	.B(CUARTll0_Z[0]),
	.Y(CUARTll0_s0_0_a2_Z)
);
defparam CUARTll0_s0_0_a2.INIT=4'h1;
// @16:1683
  CFG2 \CUARTO1ll.CUARTI0I_9_2  (
	.A(CUARTl0Il_Z[1]),
	.B(CUARTl0Il_Z[2]),
	.Y(CUARTI0I_9_2)
);
defparam \CUARTO1ll.CUARTI0I_9_2 .INIT=4'hE;
// @16:1199
  CFG2 \CUARTO0ll.CUARTO0Il_11[6]  (
	.A(CUARTll0_s0_0_a2_Z),
	.B(CUARTO0Il_Z[7]),
	.Y(CUARTO0Il_11[6])
);
defparam \CUARTO0ll.CUARTO0Il_11[6] .INIT=4'h4;
// @16:1199
  CFG2 \CUARTO0ll.CUARTO0Il_11[5]  (
	.A(CUARTll0_s0_0_a2_Z),
	.B(CUARTO0Il_Z[6]),
	.Y(CUARTO0Il_11[5])
);
defparam \CUARTO0ll.CUARTO0Il_11[5] .INIT=4'h4;
// @16:1199
  CFG2 \CUARTO0ll.CUARTO0Il_11[4]  (
	.A(CUARTll0_s0_0_a2_Z),
	.B(CUARTO0Il_Z[5]),
	.Y(CUARTO0Il_11[4])
);
defparam \CUARTO0ll.CUARTO0Il_11[4] .INIT=4'h4;
// @16:1199
  CFG2 \CUARTO0ll.CUARTO0Il_11[3]  (
	.A(CUARTll0_s0_0_a2_Z),
	.B(CUARTO0Il_Z[4]),
	.Y(CUARTO0Il_11[3])
);
defparam \CUARTO0ll.CUARTO0Il_11[3] .INIT=4'h4;
// @16:1199
  CFG2 \CUARTO0ll.CUARTO0Il_11[2]  (
	.A(CUARTll0_s0_0_a2_Z),
	.B(CUARTO0Il_Z[3]),
	.Y(CUARTO0Il_11[2])
);
defparam \CUARTO0ll.CUARTO0Il_11[2] .INIT=4'h4;
// @16:1199
  CFG2 \CUARTO0ll.CUARTO0Il_11[1]  (
	.A(CUARTll0_s0_0_a2_Z),
	.B(CUARTO0Il_Z[2]),
	.Y(CUARTO0Il_11[1])
);
defparam \CUARTO0ll.CUARTO0Il_11[1] .INIT=4'h4;
// @16:1199
  CFG2 \CUARTO0ll.CUARTO0Il_11[0]  (
	.A(CUARTll0_s0_0_a2_Z),
	.B(CUARTO0Il_Z[1]),
	.Y(CUARTO0Il_11[0])
);
defparam \CUARTO0ll.CUARTO0Il_11[0] .INIT=4'h4;
// @16:1683
  CFG3 \CUARTO1ll.CUARTI0I_9_1  (
	.A(CUARTl0Il_Z[3]),
	.B(CUARTl0Il_Z[0]),
	.C(CUARTIl),
	.Y(CUARTI0I_9_1)
);
defparam \CUARTO1ll.CUARTI0I_9_1 .INIT=8'hDF;
// @16:515
  CFG3 \CUARTlIll.CUARTIlIl_3_i_a2_1_0[0]  (
	.A(CUARTll0_Z[1]),
	.B(CUARTIlIl_Z[3]),
	.C(CUARTll0_Z[0]),
	.Y(CUARTIlIl_3_i_a2_1[0])
);
defparam \CUARTlIll.CUARTIlIl_3_i_a2_1_0[0] .INIT=8'h20;
// @16:871
  CFG4 \CUARTll0_ns_1_0_.m16_e  (
	.A(CO0),
	.B(CUARTIlIl_Z[2]),
	.C(CUARTIlIl_Z[3]),
	.D(CUARTIlIl_Z[1]),
	.Y(N_30)
);
defparam \CUARTll0_ns_1_0_.m16_e .INIT=16'h0400;
// @16:871
  CFG4 \CUARTll0_ns_1_0_.m8  (
	.A(CO0),
	.B(CUARTIlIl_Z[2]),
	.C(CUARTIlIl_Z[3]),
	.D(CUARTIlIl_Z[1]),
	.Y(N_27_mux)
);
defparam \CUARTll0_ns_1_0_.m8 .INIT=16'h8000;
// @16:515
  CFG3 \CUARTlIll.CUARTIlIl_3_i_o2[2]  (
	.A(CUARTIlIl_Z[1]),
	.B(CUARTIlIl_Z[2]),
	.C(CO0),
	.Y(N_100)
);
defparam \CUARTlIll.CUARTIlIl_3_i_o2[2] .INIT=8'h7F;
// @16:866
  CFG3 CUARTl0Il_1_sqmuxa_0_a4 (
	.A(CUARTIl),
	.B(CUARTIlIl_Z[3]),
	.C(N_100),
	.Y(CUARTl0Il_1_sqmuxa)
);
defparam CUARTl0Il_1_sqmuxa_0_a4.INIT=8'h08;
// @16:515
  CFG4 \CUARTlIll.CUARTIlIl_3_i_a4[0]  (
	.A(CUARTIlIl_Z[1]),
	.B(CUARTIlIl_Z[2]),
	.C(CUARTll0_s0_0_a2_Z),
	.D(CUARTIlIl_Z[3]),
	.Y(N_111)
);
defparam \CUARTlIll.CUARTIlIl_3_i_a4[0] .INIT=16'h1000;
// @16:1406
  CFG4 CUARTI00_1_sqmuxa_0_a4 (
	.A(CUARTIlIl_Z[3]),
	.B(N_100),
	.C(CUARTll0_Z[0]),
	.D(CUARTll0_Z[1]),
	.Y(CUARTI00_1_sqmuxa)
);
defparam CUARTI00_1_sqmuxa_0_a4.INIT=16'h0200;
// @16:954
  CFG4 CUARTlOl_1_sqmuxa (
	.A(CUARTll0_24_d),
	.B(CUARTll021),
	.C(CUARTllI),
	.D(CUARTIl),
	.Y(CUARTlOl_1_sqmuxa_Z)
);
defparam CUARTlOl_1_sqmuxa.INIT=16'h0800;
// @16:515
  CFG4 \CUARTlIll.CUARTIlIl_3_i_a2[3]  (
	.A(CO0),
	.B(CUARTIlIl_Z[2]),
	.C(CUARTll0_s0_0_a2_Z),
	.D(CUARTIlIl_Z[1]),
	.Y(N_123)
);
defparam \CUARTlIll.CUARTIlIl_3_i_a2[3] .INIT=16'h0010;
// @16:515
  CFG4 \CUARTlIll.CUARTIlIl_3_i_a4[3]  (
	.A(CUARTI1Il_Z[0]),
	.B(CUARTI1Il_Z[2]),
	.C(CUARTI1Il_Z[1]),
	.D(CUARTll0_s0_0_a2_Z),
	.Y(N_113)
);
defparam \CUARTlIll.CUARTIlIl_3_i_a4[3] .INIT=16'hE800;
// @16:871
  CFG4 \CUARTll0_ns_1_0_.m16  (
	.A(CUARTI1Il_Z[0]),
	.B(CUARTI1Il_Z[2]),
	.C(CUARTI1Il_Z[1]),
	.D(N_30),
	.Y(N_30_mux)
);
defparam \CUARTll0_ns_1_0_.m16 .INIT=16'h0017;
// @16:1199
  CFG4 \CUARTO0ll.CUARTO0Il_11[7]  (
	.A(CUARTI1Il_Z[0]),
	.B(CUARTI1Il_Z[2]),
	.C(CUARTI1Il_Z[1]),
	.D(CUARTll0_s0_0_a2_Z),
	.Y(CUARTO0Il_11[7])
);
defparam \CUARTO0ll.CUARTO0Il_11[7] .INIT=16'h00E8;
// @16:963
  CFG2 CUARTll0_0_sqmuxa_0_a4 (
	.A(N_123),
	.B(CUARTIlIl_Z[3]),
	.Y(CUARTll0_0_sqmuxa)
);
defparam CUARTll0_0_sqmuxa_0_a4.INIT=4'h8;
// @16:871
  CFG4 \CUARTllll.CUARTll021_NE_i  (
	.A(CUARTl0Il_Z[0]),
	.B(CUARTI0I_9_2),
	.C(CUARTIOll_Z[0]),
	.D(CUARTl0Il_Z[3]),
	.Y(CUARTll021)
);
defparam \CUARTllll.CUARTll021_NE_i .INIT=16'h2100;
// @16:515
  CFG4 \CUARTlIll.CUARTIlIl_3_i_o4[0]  (
	.A(CUARTIlIl_Z[1]),
	.B(CUARTIlIl_Z[2]),
	.C(N_113),
	.D(CUARTIlIl_3_i_a2_1[0]),
	.Y(N_98)
);
defparam \CUARTlIll.CUARTIlIl_3_i_o4[0] .INIT=16'hF8F0;
// @16:871
  CFG3 \CUARTll0_ns_1_0_.m20  (
	.A(N_30_mux),
	.B(CUARTll0_Z[1]),
	.C(CUARTll021),
	.Y(i9_mux_0)
);
defparam \CUARTll0_ns_1_0_.m20 .INIT=8'hB8;
// @16:1199
  CFG3 \CUARTO0ll.CUARTl0Il_4[0]  (
	.A(CUARTl0Il_1_sqmuxa),
	.B(CUARTl0Il_Z[0]),
	.C(CUARTl0Il_0_sqmuxa_0_a4_Z),
	.Y(CUARTl0Il_4[0])
);
defparam \CUARTO0ll.CUARTl0Il_4[0] .INIT=8'h06;
// @16:1245
  CFG3 \un1_CUARTl0Il_1.CO1  (
	.A(CUARTl0Il_Z[0]),
	.B(CUARTl0Il_1_sqmuxa),
	.C(CUARTl0Il_Z[1]),
	.Y(CO1)
);
defparam \un1_CUARTl0Il_1.CO1 .INIT=8'h80;
// @16:1613
  CFG4 CUARTO1Il_1_sqmuxa_i (
	.A(CUARTI0I_9_2),
	.B(receive_data_0_oen_o),
	.C(CUARTll0_24_d),
	.D(CUARTI0I_9_1),
	.Y(CUARTO1Il_1_sqmuxa_i_Z)
);
defparam CUARTO1Il_1_sqmuxa_i.INIT=16'h3373;
// @16:1199
  CFG4 \CUARTO0ll.CUARTl0Il_4[1]  (
	.A(CUARTl0Il_Z[1]),
	.B(CUARTl0Il_Z[0]),
	.C(CUARTl0Il_0_sqmuxa_0_a4_Z),
	.D(CUARTl0Il_1_sqmuxa),
	.Y(CUARTl0Il_4[1])
);
defparam \CUARTO0ll.CUARTl0Il_4[1] .INIT=16'h060A;
// @16:472
  CFG3 \CUARTIlIl_RNO[1]  (
	.A(CO0),
	.B(CUARTIlIl_Z[1]),
	.C(N_98),
	.Y(N_92_i)
);
defparam \CUARTIlIl_RNO[1] .INIT=8'h06;
// @16:472
  CFG3 \CUARTIlIl_RNO[0]  (
	.A(N_98),
	.B(CO0),
	.C(N_111),
	.Y(N_90_i)
);
defparam \CUARTIlIl_RNO[0] .INIT=8'h01;
// @16:472
  CFG4 \CUARTIlIl_RNO[3]  (
	.A(N_100),
	.B(CUARTIlIl_Z[3]),
	.C(N_113),
	.D(N_123),
	.Y(N_96_i)
);
defparam \CUARTIlIl_RNO[3] .INIT=16'h0009;
// @16:472
  CFG4 \CUARTIlIl_RNO[2]  (
	.A(CO0),
	.B(CUARTIlIl_Z[2]),
	.C(N_98),
	.D(CUARTIlIl_Z[1]),
	.Y(N_94_i)
);
defparam \CUARTIlIl_RNO[2] .INIT=16'h060C;
// @16:1199
  CFG3 \CUARTO0ll.CUARTl0Il_4[2]  (
	.A(CUARTl0Il_Z[2]),
	.B(CUARTl0Il_0_sqmuxa_0_a4_Z),
	.C(CO1),
	.Y(CUARTl0Il_4[2])
);
defparam \CUARTO0ll.CUARTl0Il_4[2] .INIT=8'h12;
// @16:1199
  CFG4 \CUARTO0ll.CUARTl0Il_4[3]  (
	.A(CUARTl0Il_Z[2]),
	.B(CUARTl0Il_Z[3]),
	.C(CO1),
	.D(CUARTl0Il_0_sqmuxa_0_a4_Z),
	.Y(CUARTl0Il_4[3])
);
defparam \CUARTO0ll.CUARTl0Il_4[3] .INIT=16'h006C;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s */

module COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_19s_1s_0s (
  COREUART_C0_0_DATA_OUT,
  receive_data_0_oen_o,
  RX_c,
  TX_c,
  FlashFreeze_SB_0_GL0,
  INIT_DONE_arst,
  COREUART_C0_0_RXRDY_i,
  COREUART_C0_0_RXRDY
)
;
output [7:0] COREUART_C0_0_DATA_OUT ;
input receive_data_0_oen_o ;
input RX_c ;
output TX_c ;
input FlashFreeze_SB_0_GL0 ;
input INIT_DONE_arst ;
output COREUART_C0_0_RXRDY_i ;
output COREUART_C0_0_RXRDY ;
wire receive_data_0_oen_o ;
wire RX_c ;
wire TX_c ;
wire FlashFreeze_SB_0_GL0 ;
wire INIT_DONE_arst ;
wire COREUART_C0_0_RXRDY_i ;
wire COREUART_C0_0_RXRDY ;
wire VCC ;
wire CUARTllI ;
wire RXRDY5 ;
wire GND ;
wire CUARTI00 ;
wire CUARTll ;
wire CUARTIl ;
  CFG1 \genblk1.RXRDY_RNISDK  (
	.A(COREUART_C0_0_RXRDY),
	.Y(COREUART_C0_0_RXRDY_i)
);
defparam \genblk1.RXRDY_RNISDK .INIT=2'h1;
// @20:774
  SLE \genblk1.RXRDY  (
	.Q(COREUART_C0_0_RXRDY),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(CUARTllI),
	.EN(RXRDY5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:817
  CFG2 \genblk1.RXRDY5  (
	.A(CUARTllI),
	.B(CUARTI00),
	.Y(RXRDY5)
);
defparam \genblk1.RXRDY5 .INIT=4'hD;
// @20:1395
  COREUART_C0_COREUART_C0_0_Clock_gen_1s_0s CUARTOO1 (
	.CUARTll_1z(CUARTll),
	.CUARTIl(CUARTIl),
	.FlashFreeze_SB_0_GL0(FlashFreeze_SB_0_GL0),
	.INIT_DONE_arst(INIT_DONE_arst)
);
// @20:1441
  COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s CUARTIO1 (
	.TX_c(TX_c),
	.CUARTll(CUARTll),
	.FlashFreeze_SB_0_GL0(FlashFreeze_SB_0_GL0),
	.INIT_DONE_arst(INIT_DONE_arst)
);
// @20:1527
  COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s CUARTO01 (
	.COREUART_C0_0_DATA_OUT(COREUART_C0_0_DATA_OUT[7:0]),
	.RX_c(RX_c),
	.receive_data_0_oen_o(receive_data_0_oen_o),
	.CUARTllI(CUARTllI),
	.CUARTIl(CUARTIl),
	.CUARTI00_1z(CUARTI00),
	.FlashFreeze_SB_0_GL0(FlashFreeze_SB_0_GL0),
	.INIT_DONE_arst(INIT_DONE_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_19s_1s_0s */

module COREUART_C0 (
  COREUART_C0_0_DATA_OUT,
  COREUART_C0_0_RXRDY,
  COREUART_C0_0_RXRDY_i,
  INIT_DONE_arst,
  FlashFreeze_SB_0_GL0,
  TX_c,
  RX_c,
  receive_data_0_oen_o
)
;
output [7:0] COREUART_C0_0_DATA_OUT ;
output COREUART_C0_0_RXRDY ;
output COREUART_C0_0_RXRDY_i ;
input INIT_DONE_arst ;
input FlashFreeze_SB_0_GL0 ;
output TX_c ;
input RX_c ;
input receive_data_0_oen_o ;
wire COREUART_C0_0_RXRDY ;
wire COREUART_C0_0_RXRDY_i ;
wire INIT_DONE_arst ;
wire FlashFreeze_SB_0_GL0 ;
wire TX_c ;
wire RX_c ;
wire receive_data_0_oen_o ;
wire GND ;
wire VCC ;
// @21:114
  COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_19s_1s_0s COREUART_C0_0 (
	.COREUART_C0_0_DATA_OUT(COREUART_C0_0_DATA_OUT[7:0]),
	.receive_data_0_oen_o(receive_data_0_oen_o),
	.RX_c(RX_c),
	.TX_c(TX_c),
	.FlashFreeze_SB_0_GL0(FlashFreeze_SB_0_GL0),
	.INIT_DONE_arst(INIT_DONE_arst),
	.COREUART_C0_0_RXRDY_i(COREUART_C0_0_RXRDY_i),
	.COREUART_C0_0_RXRDY(COREUART_C0_0_RXRDY)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREUART_C0 */

module receive_data (
  addr_o_net_0,
  receive_data_0_data_o,
  COREUART_C0_0_DATA_OUT,
  COREUART_C0_0_RXRDY_i,
  receive_data_0_oen_o,
  receive_data_0_data_rdy_o,
  COREUART_C0_0_RXRDY,
  FlashFreeze_SB_0_GL0,
  INIT_DONE_arst
)
;
output [7:0] addr_o_net_0 ;
output [19:0] receive_data_0_data_o ;
input [7:0] COREUART_C0_0_DATA_OUT ;
input COREUART_C0_0_RXRDY_i ;
output receive_data_0_oen_o ;
output receive_data_0_data_rdy_o ;
input COREUART_C0_0_RXRDY ;
input FlashFreeze_SB_0_GL0 ;
input INIT_DONE_arst ;
wire COREUART_C0_0_RXRDY_i ;
wire receive_data_0_oen_o ;
wire receive_data_0_data_rdy_o ;
wire COREUART_C0_0_RXRDY ;
wire FlashFreeze_SB_0_GL0 ;
wire INIT_DONE_arst ;
wire [19:0] state_Z;
wire [2:0] state_ns;
wire [16:0] s_datace_Z;
wire [0:0] state_ns_0_a2_2;
wire [0:0] state_ns_0_a2_11_Z;
wire [0:0] state_ns_0_a2_10_Z;
wire [0:0] state_ns_0_a2_8_Z;
wire [2:2] state_ns_a4_0_o2_3_Z;
wire [0:0] state_ns_0_0_Z;
wire [0:0] state_ns_0_a2_13_Z;
wire [0:0] state_ns_0_a2_14_Z;
wire VCC ;
wire GND ;
wire un1_state_5_0_0_Z ;
wire un1_state_1_sqmuxa_0_0_Z ;
wire s_addr_107 ;
wire N_85 ;
wire N_86 ;
wire N_83 ;
wire N_1171 ;
wire N_1170 ;
wire N_1169 ;
wire N_1168 ;
wire N_1167 ;
wire N_1166 ;
wire N_1165 ;
wire N_1164 ;
wire N_1163 ;
wire N_1162 ;
wire N_1161 ;
wire N_1160 ;
wire N_299 ;
wire N_298 ;
wire N_297 ;
wire N_296 ;
wire N_295 ;
wire N_294 ;
wire N_293 ;
wire N_292 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @51:133
  SLE \state[8]  (
	.Q(state_Z[8]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(state_Z[9]),
	.EN(COREUART_C0_0_RXRDY),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:133
  SLE \state[7]  (
	.Q(state_Z[7]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(state_Z[8]),
	.EN(COREUART_C0_0_RXRDY),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:133
  SLE \state[6]  (
	.Q(state_Z[6]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(state_Z[7]),
	.EN(COREUART_C0_0_RXRDY),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:133
  SLE \state[5]  (
	.Q(state_Z[5]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(state_Z[6]),
	.EN(COREUART_C0_0_RXRDY),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:133
  SLE \state[4]  (
	.Q(state_Z[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(state_Z[5]),
	.EN(COREUART_C0_0_RXRDY),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:133
  SLE \state[3]  (
	.Q(state_Z[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(state_Z[4]),
	.EN(COREUART_C0_0_RXRDY),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:133
  SLE \state[2]  (
	.Q(state_Z[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(state_Z[3]),
	.EN(COREUART_C0_0_RXRDY),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:133
  SLE \state[1]  (
	.Q(state_Z[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(state_Z[2]),
	.EN(COREUART_C0_0_RXRDY),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:133
  SLE \state[0]  (
	.Q(state_Z[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(state_Z[1]),
	.EN(COREUART_C0_0_RXRDY),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:133
  SLE s_data_rdy (
	.Q(receive_data_0_data_rdy_o),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(state_Z[0]),
	.EN(un1_state_5_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:133
  SLE oen_s (
	.Q(receive_data_0_oen_o),
	.ADn(GND),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(COREUART_C0_0_RXRDY_i),
	.EN(un1_state_1_sqmuxa_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:133
  SLE \state[19]  (
	.Q(state_Z[19]),
	.ADn(GND),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(state_ns[0]),
	.EN(COREUART_C0_0_RXRDY),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:133
  SLE \state[18]  (
	.Q(state_Z[18]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(state_ns[1]),
	.EN(COREUART_C0_0_RXRDY),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:133
  SLE \state[17]  (
	.Q(state_Z[17]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(state_ns[2]),
	.EN(COREUART_C0_0_RXRDY),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:133
  SLE \state[16]  (
	.Q(state_Z[16]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(state_Z[17]),
	.EN(COREUART_C0_0_RXRDY),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:133
  SLE \state[15]  (
	.Q(state_Z[15]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(state_Z[16]),
	.EN(COREUART_C0_0_RXRDY),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:133
  SLE \state[14]  (
	.Q(state_Z[14]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(state_Z[15]),
	.EN(COREUART_C0_0_RXRDY),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:133
  SLE \state[13]  (
	.Q(state_Z[13]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(state_Z[14]),
	.EN(COREUART_C0_0_RXRDY),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:133
  SLE \state[12]  (
	.Q(state_Z[12]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(state_Z[13]),
	.EN(COREUART_C0_0_RXRDY),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:133
  SLE \state[11]  (
	.Q(state_Z[11]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(state_Z[12]),
	.EN(COREUART_C0_0_RXRDY),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:133
  SLE \state[10]  (
	.Q(state_Z[10]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(state_Z[11]),
	.EN(COREUART_C0_0_RXRDY),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:133
  SLE \state[9]  (
	.Q(state_Z[9]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(state_Z[10]),
	.EN(COREUART_C0_0_RXRDY),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:133
  SLE \s_data[14]  (
	.Q(receive_data_0_data_o[14]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(COREUART_C0_0_DATA_OUT[6]),
	.EN(s_datace_Z[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:133
  SLE \s_data[13]  (
	.Q(receive_data_0_data_o[13]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(COREUART_C0_0_DATA_OUT[5]),
	.EN(s_datace_Z[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:133
  SLE \s_data[12]  (
	.Q(receive_data_0_data_o[12]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(COREUART_C0_0_DATA_OUT[4]),
	.EN(s_datace_Z[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:133
  SLE \s_data[11]  (
	.Q(receive_data_0_data_o[11]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(COREUART_C0_0_DATA_OUT[3]),
	.EN(s_datace_Z[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:133
  SLE \s_data[10]  (
	.Q(receive_data_0_data_o[10]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(COREUART_C0_0_DATA_OUT[2]),
	.EN(s_datace_Z[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:133
  SLE \s_data[9]  (
	.Q(receive_data_0_data_o[9]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(COREUART_C0_0_DATA_OUT[1]),
	.EN(s_datace_Z[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:133
  SLE \s_data[8]  (
	.Q(receive_data_0_data_o[8]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(COREUART_C0_0_DATA_OUT[0]),
	.EN(s_datace_Z[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:133
  SLE \s_data[7]  (
	.Q(receive_data_0_data_o[7]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(COREUART_C0_0_DATA_OUT[7]),
	.EN(s_datace_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:133
  SLE \s_data[6]  (
	.Q(receive_data_0_data_o[6]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(COREUART_C0_0_DATA_OUT[6]),
	.EN(s_datace_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:133
  SLE \s_data[5]  (
	.Q(receive_data_0_data_o[5]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(COREUART_C0_0_DATA_OUT[5]),
	.EN(s_datace_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:133
  SLE \s_data[4]  (
	.Q(receive_data_0_data_o[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(COREUART_C0_0_DATA_OUT[4]),
	.EN(s_datace_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:133
  SLE \s_data[3]  (
	.Q(receive_data_0_data_o[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(COREUART_C0_0_DATA_OUT[3]),
	.EN(s_datace_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:133
  SLE \s_data[2]  (
	.Q(receive_data_0_data_o[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(COREUART_C0_0_DATA_OUT[2]),
	.EN(s_datace_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:133
  SLE \s_data[1]  (
	.Q(receive_data_0_data_o[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(COREUART_C0_0_DATA_OUT[1]),
	.EN(s_datace_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:133
  SLE \s_data[0]  (
	.Q(receive_data_0_data_o[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(COREUART_C0_0_DATA_OUT[0]),
	.EN(s_datace_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:133
  SLE \s_data[19]  (
	.Q(receive_data_0_data_o[19]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(COREUART_C0_0_DATA_OUT[3]),
	.EN(s_datace_Z[16]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:133
  SLE \s_data[18]  (
	.Q(receive_data_0_data_o[18]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(COREUART_C0_0_DATA_OUT[2]),
	.EN(s_datace_Z[16]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:133
  SLE \s_data[17]  (
	.Q(receive_data_0_data_o[17]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(COREUART_C0_0_DATA_OUT[1]),
	.EN(s_datace_Z[16]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:133
  SLE \s_data[16]  (
	.Q(receive_data_0_data_o[16]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(COREUART_C0_0_DATA_OUT[0]),
	.EN(s_datace_Z[16]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:133
  SLE \s_data[15]  (
	.Q(receive_data_0_data_o[15]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(COREUART_C0_0_DATA_OUT[7]),
	.EN(s_datace_Z[10]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:133
  SLE \s_addr[7]  (
	.Q(addr_o_net_0[7]),
	.ADn(GND),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(COREUART_C0_0_DATA_OUT[7]),
	.EN(s_addr_107),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:133
  SLE \s_addr[6]  (
	.Q(addr_o_net_0[6]),
	.ADn(GND),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(COREUART_C0_0_DATA_OUT[6]),
	.EN(s_addr_107),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:133
  SLE \s_addr[5]  (
	.Q(addr_o_net_0[5]),
	.ADn(GND),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(COREUART_C0_0_DATA_OUT[5]),
	.EN(s_addr_107),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:133
  SLE \s_addr[4]  (
	.Q(addr_o_net_0[4]),
	.ADn(GND),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(COREUART_C0_0_DATA_OUT[4]),
	.EN(s_addr_107),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:133
  SLE \s_addr[3]  (
	.Q(addr_o_net_0[3]),
	.ADn(GND),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(COREUART_C0_0_DATA_OUT[3]),
	.EN(s_addr_107),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:133
  SLE \s_addr[2]  (
	.Q(addr_o_net_0[2]),
	.ADn(GND),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(COREUART_C0_0_DATA_OUT[2]),
	.EN(s_addr_107),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:133
  SLE \s_addr[1]  (
	.Q(addr_o_net_0[1]),
	.ADn(GND),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(COREUART_C0_0_DATA_OUT[1]),
	.EN(s_addr_107),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:133
  SLE \s_addr[0]  (
	.Q(addr_o_net_0[0]),
	.ADn(GND),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(COREUART_C0_0_DATA_OUT[0]),
	.EN(s_addr_107),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @51:133
  CFG4 \state_ns_0_o2_0[0]  (
	.A(COREUART_C0_0_DATA_OUT[4]),
	.B(state_Z[18]),
	.C(N_85),
	.D(COREUART_C0_0_DATA_OUT[0]),
	.Y(N_86)
);
defparam \state_ns_0_o2_0[0] .INIT=16'hF3F2;
// @51:133
  CFG2 \s_datace[10]  (
	.A(COREUART_C0_0_RXRDY),
	.B(state_Z[3]),
	.Y(s_datace_Z[10])
);
defparam \s_datace[10] .INIT=4'h8;
// @51:133
  CFG2 \s_datace[16]  (
	.A(COREUART_C0_0_RXRDY),
	.B(state_Z[6]),
	.Y(s_datace_Z[16])
);
defparam \s_datace[16] .INIT=4'h8;
// @51:133
  CFG2 \s_datace[0]  (
	.A(COREUART_C0_0_RXRDY),
	.B(state_Z[0]),
	.Y(s_datace_Z[0])
);
defparam \s_datace[0] .INIT=4'h8;
// @51:133
  CFG2 \state_ns_0_a2_2_0[0]  (
	.A(state_Z[5]),
	.B(state_Z[10]),
	.Y(state_ns_0_a2_2[0])
);
defparam \state_ns_0_a2_2_0[0] .INIT=4'h1;
// @51:133
  CFG2 \state_ns_0_o2_1[0]  (
	.A(COREUART_C0_0_DATA_OUT[0]),
	.B(COREUART_C0_0_DATA_OUT[4]),
	.Y(N_83)
);
defparam \state_ns_0_o2_1[0] .INIT=4'hE;
// @51:133
  CFG4 \state_ns_0_a2_11[0]  (
	.A(state_Z[14]),
	.B(state_Z[16]),
	.C(state_Z[15]),
	.D(state_Z[9]),
	.Y(state_ns_0_a2_11_Z[0])
);
defparam \state_ns_0_a2_11[0] .INIT=16'h0001;
// @51:133
  CFG4 \state_ns_0_a2_10[0]  (
	.A(state_Z[8]),
	.B(state_Z[7]),
	.C(state_Z[2]),
	.D(state_Z[1]),
	.Y(state_ns_0_a2_10_Z[0])
);
defparam \state_ns_0_a2_10[0] .INIT=16'h0001;
// @51:133
  CFG3 \state_ns_0_a2_8[0]  (
	.A(state_Z[13]),
	.B(state_Z[11]),
	.C(state_Z[3]),
	.Y(state_ns_0_a2_8_Z[0])
);
defparam \state_ns_0_a2_8[0] .INIT=8'h01;
// @51:133
  CFG4 \state_ns_a4_0_o2_3[2]  (
	.A(COREUART_C0_0_DATA_OUT[7]),
	.B(COREUART_C0_0_DATA_OUT[6]),
	.C(COREUART_C0_0_DATA_OUT[5]),
	.D(COREUART_C0_0_DATA_OUT[3]),
	.Y(state_ns_a4_0_o2_3_Z[2])
);
defparam \state_ns_a4_0_o2_3[2] .INIT=16'hDFFF;
// @51:133
  CFG3 s_addr_107_0_0_a2 (
	.A(state_Z[15]),
	.B(state_Z[12]),
	.C(COREUART_C0_0_RXRDY),
	.Y(s_addr_107)
);
defparam s_addr_107_0_0_a2.INIT=8'h40;
// @51:140
  CFG3 un1_state_5_0_0 (
	.A(state_Z[19]),
	.B(state_Z[0]),
	.C(COREUART_C0_0_RXRDY),
	.Y(un1_state_5_0_0_Z)
);
defparam un1_state_5_0_0.INIT=8'hEA;
// @51:133
  CFG4 \state_ns_0_0[0]  (
	.A(state_Z[18]),
	.B(state_Z[0]),
	.C(COREUART_C0_0_DATA_OUT[4]),
	.D(COREUART_C0_0_DATA_OUT[0]),
	.Y(state_ns_0_0_Z[0])
);
defparam \state_ns_0_0[0] .INIT=16'h0EAE;
// @51:133
  CFG4 \state_ns_0_a2_13[0]  (
	.A(state_Z[4]),
	.B(state_Z[17]),
	.C(state_ns_0_a2_10_Z[0]),
	.D(state_ns_0_a2_2[0]),
	.Y(state_ns_0_a2_13_Z[0])
);
defparam \state_ns_0_a2_13[0] .INIT=16'h1000;
// @51:133
  CFG3 \state_ns_a4_0_o2[2]  (
	.A(COREUART_C0_0_DATA_OUT[1]),
	.B(state_ns_a4_0_o2_3_Z[2]),
	.C(COREUART_C0_0_DATA_OUT[2]),
	.Y(N_85)
);
defparam \state_ns_a4_0_o2[2] .INIT=8'hFD;
// @51:133
  CFG4 \state_ns_0_a2_14[0]  (
	.A(state_Z[12]),
	.B(state_Z[6]),
	.C(state_ns_0_a2_11_Z[0]),
	.D(state_ns_0_a2_8_Z[0]),
	.Y(state_ns_0_a2_14_Z[0])
);
defparam \state_ns_0_a2_14[0] .INIT=16'h1000;
// @51:133
  CFG4 \state_ns_a4_0_a2[2]  (
	.A(state_Z[18]),
	.B(COREUART_C0_0_DATA_OUT[4]),
	.C(COREUART_C0_0_DATA_OUT[0]),
	.D(N_85),
	.Y(state_ns[2])
);
defparam \state_ns_a4_0_a2[2] .INIT=16'h0080;
// @51:140
  CFG4 un1_state_1_sqmuxa_0_0 (
	.A(COREUART_C0_0_RXRDY),
	.B(state_Z[19]),
	.C(N_85),
	.D(N_83),
	.Y(un1_state_1_sqmuxa_0_0_Z)
);
defparam un1_state_1_sqmuxa_0_0.INIT=16'h777F;
// @51:133
  CFG3 \state_ns_a4_0_a2[1]  (
	.A(N_85),
	.B(state_Z[19]),
	.C(N_83),
	.Y(state_ns[1])
);
defparam \state_ns_a4_0_a2[1] .INIT=8'h04;
// @51:133
  CFG4 \state_ns_0[0]  (
	.A(state_ns_0_a2_14_Z[0]),
	.B(N_86),
	.C(state_ns_0_a2_13_Z[0]),
	.D(state_ns_0_0_Z[0]),
	.Y(state_ns[0])
);
defparam \state_ns_0[0] .INIT=16'hFF80;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* receive_data */

module addr_decoder (
  addr_o_net_0,
  UART_interface_0_red_const_o,
  UART_interface_0_green_const_o,
  UART_interface_0_blue_const_o,
  UART_interface_0_common_const_o,
  receive_data_0_data_o,
  receive_data_0_data_rdy_o,
  FlashFreeze_SB_0_GL0,
  INIT_DONE_arst
)
;
input [7:0] addr_o_net_0 ;
output [9:0] UART_interface_0_red_const_o ;
output [9:0] UART_interface_0_green_const_o ;
output [9:0] UART_interface_0_blue_const_o ;
output [19:0] UART_interface_0_common_const_o ;
input [19:0] receive_data_0_data_o ;
input receive_data_0_data_rdy_o ;
input FlashFreeze_SB_0_GL0 ;
input INIT_DONE_arst ;
wire receive_data_0_data_rdy_o ;
wire FlashFreeze_SB_0_GL0 ;
wire INIT_DONE_arst ;
wire VCC ;
wire blue_const_o_1_sqmuxa ;
wire GND ;
wire common_const_o_1_sqmuxa ;
wire green_const_o_1_sqmuxa ;
wire red_const_o_0_sqmuxa ;
wire red_const_o_0_sqmuxa_0_a2_0_3_Z ;
wire N_21 ;
// @50:122
  SLE \blue_const_o[6]  (
	.Q(UART_interface_0_blue_const_o[6]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(receive_data_0_data_o[6]),
	.EN(blue_const_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:122
  SLE \blue_const_o[5]  (
	.Q(UART_interface_0_blue_const_o[5]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(receive_data_0_data_o[5]),
	.EN(blue_const_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:122
  SLE \blue_const_o[4]  (
	.Q(UART_interface_0_blue_const_o[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(receive_data_0_data_o[4]),
	.EN(blue_const_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:122
  SLE \blue_const_o[3]  (
	.Q(UART_interface_0_blue_const_o[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(receive_data_0_data_o[3]),
	.EN(blue_const_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:122
  SLE \blue_const_o[2]  (
	.Q(UART_interface_0_blue_const_o[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(receive_data_0_data_o[2]),
	.EN(blue_const_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:122
  SLE \blue_const_o[1]  (
	.Q(UART_interface_0_blue_const_o[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(receive_data_0_data_o[1]),
	.EN(blue_const_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:122
  SLE \blue_const_o[0]  (
	.Q(UART_interface_0_blue_const_o[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(receive_data_0_data_o[0]),
	.EN(blue_const_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:122
  SLE \common_const_o[4]  (
	.Q(UART_interface_0_common_const_o[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(receive_data_0_data_o[4]),
	.EN(common_const_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:122
  SLE \common_const_o[3]  (
	.Q(UART_interface_0_common_const_o[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(receive_data_0_data_o[3]),
	.EN(common_const_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:122
  SLE \common_const_o[2]  (
	.Q(UART_interface_0_common_const_o[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(receive_data_0_data_o[2]),
	.EN(common_const_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:122
  SLE \common_const_o[1]  (
	.Q(UART_interface_0_common_const_o[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(receive_data_0_data_o[1]),
	.EN(common_const_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:122
  SLE \common_const_o[0]  (
	.Q(UART_interface_0_common_const_o[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(receive_data_0_data_o[0]),
	.EN(common_const_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:122
  SLE \green_const_o[6]  (
	.Q(UART_interface_0_green_const_o[6]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(receive_data_0_data_o[6]),
	.EN(green_const_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:122
  SLE \green_const_o[5]  (
	.Q(UART_interface_0_green_const_o[5]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(receive_data_0_data_o[5]),
	.EN(green_const_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:122
  SLE \green_const_o[4]  (
	.Q(UART_interface_0_green_const_o[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(receive_data_0_data_o[4]),
	.EN(green_const_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:122
  SLE \green_const_o[3]  (
	.Q(UART_interface_0_green_const_o[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(receive_data_0_data_o[3]),
	.EN(green_const_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:122
  SLE \green_const_o[2]  (
	.Q(UART_interface_0_green_const_o[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(receive_data_0_data_o[2]),
	.EN(green_const_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:122
  SLE \green_const_o[1]  (
	.Q(UART_interface_0_green_const_o[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(receive_data_0_data_o[1]),
	.EN(green_const_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:122
  SLE \green_const_o[0]  (
	.Q(UART_interface_0_green_const_o[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(receive_data_0_data_o[0]),
	.EN(green_const_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:122
  SLE \common_const_o[19]  (
	.Q(UART_interface_0_common_const_o[19]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(receive_data_0_data_o[19]),
	.EN(common_const_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:122
  SLE \common_const_o[18]  (
	.Q(UART_interface_0_common_const_o[18]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(receive_data_0_data_o[18]),
	.EN(common_const_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:122
  SLE \common_const_o[17]  (
	.Q(UART_interface_0_common_const_o[17]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(receive_data_0_data_o[17]),
	.EN(common_const_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:122
  SLE \common_const_o[16]  (
	.Q(UART_interface_0_common_const_o[16]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(receive_data_0_data_o[16]),
	.EN(common_const_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:122
  SLE \common_const_o[15]  (
	.Q(UART_interface_0_common_const_o[15]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(receive_data_0_data_o[15]),
	.EN(common_const_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:122
  SLE \common_const_o[14]  (
	.Q(UART_interface_0_common_const_o[14]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(receive_data_0_data_o[14]),
	.EN(common_const_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:122
  SLE \common_const_o[13]  (
	.Q(UART_interface_0_common_const_o[13]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(receive_data_0_data_o[13]),
	.EN(common_const_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:122
  SLE \common_const_o[12]  (
	.Q(UART_interface_0_common_const_o[12]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(receive_data_0_data_o[12]),
	.EN(common_const_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:122
  SLE \common_const_o[11]  (
	.Q(UART_interface_0_common_const_o[11]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(receive_data_0_data_o[11]),
	.EN(common_const_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:122
  SLE \common_const_o[10]  (
	.Q(UART_interface_0_common_const_o[10]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(receive_data_0_data_o[10]),
	.EN(common_const_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:122
  SLE \common_const_o[9]  (
	.Q(UART_interface_0_common_const_o[9]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(receive_data_0_data_o[9]),
	.EN(common_const_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:122
  SLE \common_const_o[8]  (
	.Q(UART_interface_0_common_const_o[8]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(receive_data_0_data_o[8]),
	.EN(common_const_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:122
  SLE \common_const_o[7]  (
	.Q(UART_interface_0_common_const_o[7]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(receive_data_0_data_o[7]),
	.EN(common_const_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:122
  SLE \common_const_o[6]  (
	.Q(UART_interface_0_common_const_o[6]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(receive_data_0_data_o[6]),
	.EN(common_const_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:122
  SLE \common_const_o[5]  (
	.Q(UART_interface_0_common_const_o[5]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(receive_data_0_data_o[5]),
	.EN(common_const_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:122
  SLE \red_const_o[6]  (
	.Q(UART_interface_0_red_const_o[6]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(receive_data_0_data_o[6]),
	.EN(red_const_o_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:122
  SLE \red_const_o[5]  (
	.Q(UART_interface_0_red_const_o[5]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(receive_data_0_data_o[5]),
	.EN(red_const_o_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:122
  SLE \red_const_o[4]  (
	.Q(UART_interface_0_red_const_o[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(receive_data_0_data_o[4]),
	.EN(red_const_o_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:122
  SLE \red_const_o[3]  (
	.Q(UART_interface_0_red_const_o[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(receive_data_0_data_o[3]),
	.EN(red_const_o_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:122
  SLE \red_const_o[2]  (
	.Q(UART_interface_0_red_const_o[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(receive_data_0_data_o[2]),
	.EN(red_const_o_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:122
  SLE \red_const_o[1]  (
	.Q(UART_interface_0_red_const_o[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(receive_data_0_data_o[1]),
	.EN(red_const_o_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:122
  SLE \red_const_o[0]  (
	.Q(UART_interface_0_red_const_o[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(receive_data_0_data_o[0]),
	.EN(red_const_o_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:122
  SLE \blue_const_o[9]  (
	.Q(UART_interface_0_blue_const_o[9]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(receive_data_0_data_o[9]),
	.EN(blue_const_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:122
  SLE \blue_const_o[8]  (
	.Q(UART_interface_0_blue_const_o[8]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(receive_data_0_data_o[8]),
	.EN(blue_const_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:122
  SLE \blue_const_o[7]  (
	.Q(UART_interface_0_blue_const_o[7]),
	.ADn(GND),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(receive_data_0_data_o[7]),
	.EN(blue_const_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:122
  SLE \red_const_o[7]  (
	.Q(UART_interface_0_red_const_o[7]),
	.ADn(GND),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(receive_data_0_data_o[7]),
	.EN(red_const_o_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:122
  SLE \green_const_o[9]  (
	.Q(UART_interface_0_green_const_o[9]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(receive_data_0_data_o[9]),
	.EN(green_const_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:122
  SLE \green_const_o[8]  (
	.Q(UART_interface_0_green_const_o[8]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(receive_data_0_data_o[8]),
	.EN(green_const_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:122
  SLE \green_const_o[7]  (
	.Q(UART_interface_0_green_const_o[7]),
	.ADn(GND),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(receive_data_0_data_o[7]),
	.EN(green_const_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:122
  SLE \red_const_o[9]  (
	.Q(UART_interface_0_red_const_o[9]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(receive_data_0_data_o[9]),
	.EN(red_const_o_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @50:122
  SLE \red_const_o[8]  (
	.Q(UART_interface_0_red_const_o[8]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(receive_data_0_data_o[8]),
	.EN(red_const_o_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:51
  CFG4 red_const_o_0_sqmuxa_0_a2_0_3 (
	.A(addr_o_net_0[7]),
	.B(addr_o_net_0[5]),
	.C(addr_o_net_0[4]),
	.D(addr_o_net_0[3]),
	.Y(red_const_o_0_sqmuxa_0_a2_0_3_Z)
);
defparam red_const_o_0_sqmuxa_0_a2_0_3.INIT=16'h0001;
// @42:51
  CFG3 red_const_o_0_sqmuxa_0_a2_0 (
	.A(receive_data_0_data_rdy_o),
	.B(addr_o_net_0[6]),
	.C(red_const_o_0_sqmuxa_0_a2_0_3_Z),
	.Y(N_21)
);
defparam red_const_o_0_sqmuxa_0_a2_0.INIT=8'h20;
// @42:51
  CFG4 red_const_o_0_sqmuxa_0_a2 (
	.A(addr_o_net_0[2]),
	.B(addr_o_net_0[1]),
	.C(addr_o_net_0[0]),
	.D(N_21),
	.Y(red_const_o_0_sqmuxa)
);
defparam red_const_o_0_sqmuxa_0_a2.INIT=16'h4000;
// @42:51
  CFG4 green_const_o_1_sqmuxa_0_a2 (
	.A(addr_o_net_0[2]),
	.B(addr_o_net_0[1]),
	.C(addr_o_net_0[0]),
	.D(N_21),
	.Y(green_const_o_1_sqmuxa)
);
defparam green_const_o_1_sqmuxa_0_a2.INIT=16'h0200;
// @42:51
  CFG4 common_const_o_1_sqmuxa_0_a2 (
	.A(addr_o_net_0[2]),
	.B(addr_o_net_0[1]),
	.C(addr_o_net_0[0]),
	.D(N_21),
	.Y(common_const_o_1_sqmuxa)
);
defparam common_const_o_1_sqmuxa_0_a2.INIT=16'h0800;
// @42:51
  CFG4 blue_const_o_1_sqmuxa_0_a2 (
	.A(addr_o_net_0[2]),
	.B(addr_o_net_0[1]),
	.C(addr_o_net_0[0]),
	.D(N_21),
	.Y(blue_const_o_1_sqmuxa)
);
defparam blue_const_o_1_sqmuxa_0_a2.INIT=16'h2000;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* addr_decoder */

module UART_interface (
  UART_interface_0_common_const_o,
  UART_interface_0_blue_const_o,
  UART_interface_0_green_const_o,
  UART_interface_0_red_const_o,
  RX_c,
  TX_c,
  FlashFreeze_SB_0_GL0,
  INIT_DONE_arst
)
;
output [19:0] UART_interface_0_common_const_o ;
output [9:0] UART_interface_0_blue_const_o ;
output [9:0] UART_interface_0_green_const_o ;
output [9:0] UART_interface_0_red_const_o ;
input RX_c ;
output TX_c ;
input FlashFreeze_SB_0_GL0 ;
input INIT_DONE_arst ;
wire RX_c ;
wire TX_c ;
wire FlashFreeze_SB_0_GL0 ;
wire INIT_DONE_arst ;
wire [7:0] COREUART_C0_0_DATA_OUT;
wire [7:0] addr_o_net_0;
wire [19:0] receive_data_0_data_o;
wire COREUART_C0_0_RXRDY ;
wire COREUART_C0_0_RXRDY_i ;
wire receive_data_0_oen_o ;
wire receive_data_0_data_rdy_o ;
wire GND ;
wire VCC ;
// @22:111
  COREUART_C0 COREUART_C0_0 (
	.COREUART_C0_0_DATA_OUT(COREUART_C0_0_DATA_OUT[7:0]),
	.COREUART_C0_0_RXRDY(COREUART_C0_0_RXRDY),
	.COREUART_C0_0_RXRDY_i(COREUART_C0_0_RXRDY_i),
	.INIT_DONE_arst(INIT_DONE_arst),
	.FlashFreeze_SB_0_GL0(FlashFreeze_SB_0_GL0),
	.TX_c(TX_c),
	.RX_c(RX_c),
	.receive_data_0_oen_o(receive_data_0_oen_o)
);
// @22:136
  receive_data receive_data_0 (
	.addr_o_net_0(addr_o_net_0[7:0]),
	.receive_data_0_data_o(receive_data_0_data_o[19:0]),
	.COREUART_C0_0_DATA_OUT(COREUART_C0_0_DATA_OUT[7:0]),
	.COREUART_C0_0_RXRDY_i(COREUART_C0_0_RXRDY_i),
	.receive_data_0_oen_o(receive_data_0_oen_o),
	.receive_data_0_data_rdy_o(receive_data_0_data_rdy_o),
	.COREUART_C0_0_RXRDY(COREUART_C0_0_RXRDY),
	.FlashFreeze_SB_0_GL0(FlashFreeze_SB_0_GL0),
	.INIT_DONE_arst(INIT_DONE_arst)
);
// @22:96
  addr_decoder addr_decoder_0 (
	.addr_o_net_0(addr_o_net_0[7:0]),
	.UART_interface_0_red_const_o(UART_interface_0_red_const_o[9:0]),
	.UART_interface_0_green_const_o(UART_interface_0_green_const_o[9:0]),
	.UART_interface_0_blue_const_o(UART_interface_0_blue_const_o[9:0]),
	.UART_interface_0_common_const_o(UART_interface_0_common_const_o[19:0]),
	.receive_data_0_data_o(receive_data_0_data_o[19:0]),
	.receive_data_0_data_rdy_o(receive_data_0_data_rdy_o),
	.FlashFreeze_SB_0_GL0(FlashFreeze_SB_0_GL0),
	.INIT_DONE_arst(INIT_DONE_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UART_interface */

module mux_2_1 (
  data_o_c,
  apb3_if_0_data_o,
  line_write_read_0_data_o,
  rs_o_c,
  apb3_if_0_dc_o,
  line_write_read_0_dc_o,
  cs_o_c,
  apb3_if_0_cs_o,
  line_write_read_0_cs_o,
  wr_o_c,
  apb3_if_0_lcd_wr_o,
  line_write_read_0_lcd_wr_o,
  rd_o_c,
  init_done_i,
  apb3_if_0_lcd_rd_o
)
;
output [7:0] data_o_c ;
input [7:0] apb3_if_0_data_o ;
input [7:0] line_write_read_0_data_o ;
output rs_o_c ;
input apb3_if_0_dc_o ;
input line_write_read_0_dc_o ;
output cs_o_c ;
input apb3_if_0_cs_o ;
input line_write_read_0_cs_o ;
output wr_o_c ;
input apb3_if_0_lcd_wr_o ;
input line_write_read_0_lcd_wr_o ;
output rd_o_c ;
input init_done_i ;
input apb3_if_0_lcd_rd_o ;
wire rs_o_c ;
wire apb3_if_0_dc_o ;
wire line_write_read_0_dc_o ;
wire cs_o_c ;
wire apb3_if_0_cs_o ;
wire line_write_read_0_cs_o ;
wire wr_o_c ;
wire apb3_if_0_lcd_wr_o ;
wire line_write_read_0_lcd_wr_o ;
wire rd_o_c ;
wire init_done_i ;
wire apb3_if_0_lcd_rd_o ;
wire GND ;
wire VCC ;
// @66:108
  CFG2 rd_o (
	.A(apb3_if_0_lcd_rd_o),
	.B(init_done_i),
	.Y(rd_o_c)
);
defparam rd_o.INIT=4'hE;
// @66:107
  CFG3 wr_o (
	.A(line_write_read_0_lcd_wr_o),
	.B(init_done_i),
	.C(apb3_if_0_lcd_wr_o),
	.Y(wr_o_c)
);
defparam wr_o.INIT=8'hB8;
// @66:109
  CFG3 cs_o (
	.A(line_write_read_0_cs_o),
	.B(init_done_i),
	.C(apb3_if_0_cs_o),
	.Y(cs_o_c)
);
defparam cs_o.INIT=8'hB8;
// @66:118
  CFG3 dc_o (
	.A(line_write_read_0_dc_o),
	.B(init_done_i),
	.C(apb3_if_0_dc_o),
	.Y(rs_o_c)
);
defparam dc_o.INIT=8'hB8;
// @66:119
  CFG3 \data_o[0]  (
	.A(line_write_read_0_data_o[0]),
	.B(init_done_i),
	.C(apb3_if_0_data_o[0]),
	.Y(data_o_c[0])
);
defparam \data_o[0] .INIT=8'hB8;
// @66:119
  CFG3 \data_o[1]  (
	.A(line_write_read_0_data_o[1]),
	.B(init_done_i),
	.C(apb3_if_0_data_o[1]),
	.Y(data_o_c[1])
);
defparam \data_o[1] .INIT=8'hB8;
// @66:119
  CFG3 \data_o[2]  (
	.A(line_write_read_0_data_o[2]),
	.B(init_done_i),
	.C(apb3_if_0_data_o[2]),
	.Y(data_o_c[2])
);
defparam \data_o[2] .INIT=8'hB8;
// @66:119
  CFG3 \data_o[3]  (
	.A(line_write_read_0_data_o[3]),
	.B(init_done_i),
	.C(apb3_if_0_data_o[3]),
	.Y(data_o_c[3])
);
defparam \data_o[3] .INIT=8'hB8;
// @66:119
  CFG3 \data_o[4]  (
	.A(line_write_read_0_data_o[4]),
	.B(init_done_i),
	.C(apb3_if_0_data_o[4]),
	.Y(data_o_c[4])
);
defparam \data_o[4] .INIT=8'hB8;
// @66:119
  CFG3 \data_o[5]  (
	.A(line_write_read_0_data_o[5]),
	.B(init_done_i),
	.C(apb3_if_0_data_o[5]),
	.Y(data_o_c[5])
);
defparam \data_o[5] .INIT=8'hB8;
// @66:119
  CFG3 \data_o[6]  (
	.A(line_write_read_0_data_o[6]),
	.B(init_done_i),
	.C(apb3_if_0_data_o[6]),
	.Y(data_o_c[6])
);
defparam \data_o[6] .INIT=8'hB8;
// @66:119
  CFG3 \data_o[7]  (
	.A(line_write_read_0_data_o[7]),
	.B(init_done_i),
	.C(apb3_if_0_data_o[7]),
	.Y(data_o_c[7])
);
defparam \data_o[7] .INIT=8'hB8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* mux_2_1 */

module FF_GENERATOR (
  FlashFreeze_SB_0_FF_TO_START,
  FlashFreeze_SB_0_GL0,
  INIT_DONE_arst,
  CAM_PWDN_O_c
)
;
input FlashFreeze_SB_0_FF_TO_START ;
input FlashFreeze_SB_0_GL0 ;
input INIT_DONE_arst ;
output CAM_PWDN_O_c ;
wire FlashFreeze_SB_0_FF_TO_START ;
wire FlashFreeze_SB_0_GL0 ;
wire INIT_DONE_arst ;
wire CAM_PWDN_O_c ;
wire VCC ;
wire GND ;
// @49:93
  SLE cam_pwdn_o (
	.Q(CAM_PWDN_O_c),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(FlashFreeze_SB_0_FF_TO_START),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FF_GENERATOR */

module work_apb3_if_apb3_if_32_12_1_g_APB3_IF_DATA_WIDTHg_CONST_WIDTH (
  FlashFreeze_SB_0_FIC_0_APB_MASTER_PADDR,
  apb3_if_0_data_o,
  FlashFreeze_SB_0_FIC_0_APB_MASTER_PWDATA,
  FlashFreeze_SB_0_FIC_0_APB_MASTER_PSELx,
  FlashFreeze_SB_0_FIC_0_APB_MASTER_PWRITE,
  FlashFreeze_SB_0_FIC_0_APB_MASTER_PENABLE,
  init_done_i,
  apb3_if_0_dc_o,
  apb3_if_0_cs_o,
  apb3_if_0_lcd_wr_o,
  FlashFreeze_SB_0_GL0,
  INIT_DONE_arst,
  apb3_if_0_lcd_rd_o
)
;
input [11:0] FlashFreeze_SB_0_FIC_0_APB_MASTER_PADDR ;
output [7:0] apb3_if_0_data_o ;
input [7:0] FlashFreeze_SB_0_FIC_0_APB_MASTER_PWDATA ;
input FlashFreeze_SB_0_FIC_0_APB_MASTER_PSELx ;
input FlashFreeze_SB_0_FIC_0_APB_MASTER_PWRITE ;
input FlashFreeze_SB_0_FIC_0_APB_MASTER_PENABLE ;
output init_done_i ;
output apb3_if_0_dc_o ;
output apb3_if_0_cs_o ;
output apb3_if_0_lcd_wr_o ;
input FlashFreeze_SB_0_GL0 ;
input INIT_DONE_arst ;
output apb3_if_0_lcd_rd_o ;
wire FlashFreeze_SB_0_FIC_0_APB_MASTER_PSELx ;
wire FlashFreeze_SB_0_FIC_0_APB_MASTER_PWRITE ;
wire FlashFreeze_SB_0_FIC_0_APB_MASTER_PENABLE ;
wire init_done_i ;
wire apb3_if_0_dc_o ;
wire apb3_if_0_cs_o ;
wire apb3_if_0_lcd_wr_o ;
wire FlashFreeze_SB_0_GL0 ;
wire INIT_DONE_arst ;
wire apb3_if_0_lcd_rd_o ;
wire VCC ;
wire lcd_rd_o_0_sqmuxa ;
wire GND ;
wire dc_o_1_sqmuxa ;
wire cs_o_1_sqmuxa ;
wire init_done_o_1_sqmuxa ;
wire data_o_1_sqmuxa ;
wire init_done_o_1_sqmuxa_0_a2_1_Z ;
wire init_done_o_1_sqmuxa_0_a2_0_7_Z ;
wire init_done_o_1_sqmuxa_0_a2_0_6_Z ;
wire init_done_o_1_sqmuxa_0_a2_0_5_Z ;
wire N_113 ;
// @52:131
  SLE lcd_rd_o (
	.Q(apb3_if_0_lcd_rd_o),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(FlashFreeze_SB_0_FIC_0_APB_MASTER_PWDATA[0]),
	.EN(lcd_rd_o_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:131
  SLE lcd_wr_o (
	.Q(apb3_if_0_lcd_wr_o),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(FlashFreeze_SB_0_FIC_0_APB_MASTER_PWDATA[0]),
	.EN(dc_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:131
  SLE cs_o (
	.Q(apb3_if_0_cs_o),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(FlashFreeze_SB_0_FIC_0_APB_MASTER_PWDATA[0]),
	.EN(cs_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:131
  SLE dc_o (
	.Q(apb3_if_0_dc_o),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(FlashFreeze_SB_0_FIC_0_APB_MASTER_PWDATA[1]),
	.EN(dc_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:131
  SLE init_done_o (
	.Q(init_done_i),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(FlashFreeze_SB_0_FIC_0_APB_MASTER_PWDATA[0]),
	.EN(init_done_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:131
  SLE \data_o[7]  (
	.Q(apb3_if_0_data_o[7]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(FlashFreeze_SB_0_FIC_0_APB_MASTER_PWDATA[7]),
	.EN(data_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:131
  SLE \data_o[6]  (
	.Q(apb3_if_0_data_o[6]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(FlashFreeze_SB_0_FIC_0_APB_MASTER_PWDATA[6]),
	.EN(data_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:131
  SLE \data_o[5]  (
	.Q(apb3_if_0_data_o[5]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(FlashFreeze_SB_0_FIC_0_APB_MASTER_PWDATA[5]),
	.EN(data_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:131
  SLE \data_o[4]  (
	.Q(apb3_if_0_data_o[4]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(FlashFreeze_SB_0_FIC_0_APB_MASTER_PWDATA[4]),
	.EN(data_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:131
  SLE \data_o[3]  (
	.Q(apb3_if_0_data_o[3]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(FlashFreeze_SB_0_FIC_0_APB_MASTER_PWDATA[3]),
	.EN(data_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:131
  SLE \data_o[2]  (
	.Q(apb3_if_0_data_o[2]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(FlashFreeze_SB_0_FIC_0_APB_MASTER_PWDATA[2]),
	.EN(data_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:131
  SLE \data_o[1]  (
	.Q(apb3_if_0_data_o[1]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(FlashFreeze_SB_0_FIC_0_APB_MASTER_PWDATA[1]),
	.EN(data_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:131
  SLE \data_o[0]  (
	.Q(apb3_if_0_data_o[0]),
	.ADn(VCC),
	.ALn(INIT_DONE_arst),
	.CLK(FlashFreeze_SB_0_GL0),
	.D(FlashFreeze_SB_0_FIC_0_APB_MASTER_PWDATA[0]),
	.EN(data_o_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @52:139
  CFG4 init_done_o_1_sqmuxa_0_a2_1 (
	.A(FlashFreeze_SB_0_FIC_0_APB_MASTER_PADDR[5]),
	.B(FlashFreeze_SB_0_FIC_0_APB_MASTER_PADDR[4]),
	.C(FlashFreeze_SB_0_FIC_0_APB_MASTER_PADDR[3]),
	.D(FlashFreeze_SB_0_FIC_0_APB_MASTER_PADDR[2]),
	.Y(init_done_o_1_sqmuxa_0_a2_1_Z)
);
defparam init_done_o_1_sqmuxa_0_a2_1.INIT=16'h0020;
// @52:139
  CFG4 init_done_o_1_sqmuxa_0_a2_0_7 (
	.A(FlashFreeze_SB_0_FIC_0_APB_MASTER_PADDR[9]),
	.B(FlashFreeze_SB_0_FIC_0_APB_MASTER_PENABLE),
	.C(FlashFreeze_SB_0_FIC_0_APB_MASTER_PADDR[6]),
	.D(FlashFreeze_SB_0_FIC_0_APB_MASTER_PADDR[8]),
	.Y(init_done_o_1_sqmuxa_0_a2_0_7_Z)
);
defparam init_done_o_1_sqmuxa_0_a2_0_7.INIT=16'h0800;
// @52:139
  CFG4 init_done_o_1_sqmuxa_0_a2_0_6 (
	.A(FlashFreeze_SB_0_FIC_0_APB_MASTER_PADDR[0]),
	.B(FlashFreeze_SB_0_FIC_0_APB_MASTER_PWRITE),
	.C(FlashFreeze_SB_0_FIC_0_APB_MASTER_PADDR[11]),
	.D(FlashFreeze_SB_0_FIC_0_APB_MASTER_PADDR[1]),
	.Y(init_done_o_1_sqmuxa_0_a2_0_6_Z)
);
defparam init_done_o_1_sqmuxa_0_a2_0_6.INIT=16'h0004;
// @52:139
  CFG3 init_done_o_1_sqmuxa_0_a2_0_5 (
	.A(FlashFreeze_SB_0_FIC_0_APB_MASTER_PADDR[10]),
	.B(FlashFreeze_SB_0_FIC_0_APB_MASTER_PSELx),
	.C(FlashFreeze_SB_0_FIC_0_APB_MASTER_PADDR[7]),
	.Y(init_done_o_1_sqmuxa_0_a2_0_5_Z)
);
defparam init_done_o_1_sqmuxa_0_a2_0_5.INIT=8'h08;
// @52:139
  CFG4 init_done_o_1_sqmuxa_0_a2 (
	.A(init_done_o_1_sqmuxa_0_a2_0_5_Z),
	.B(init_done_o_1_sqmuxa_0_a2_0_6_Z),
	.C(init_done_o_1_sqmuxa_0_a2_1_Z),
	.D(init_done_o_1_sqmuxa_0_a2_0_7_Z),
	.Y(init_done_o_1_sqmuxa)
);
defparam init_done_o_1_sqmuxa_0_a2.INIT=16'h8000;
// @52:139
  CFG4 data_o_1_sqmuxa_0_a2_0 (
	.A(FlashFreeze_SB_0_FIC_0_APB_MASTER_PADDR[5]),
	.B(init_done_o_1_sqmuxa_0_a2_0_6_Z),
	.C(init_done_o_1_sqmuxa_0_a2_0_5_Z),
	.D(init_done_o_1_sqmuxa_0_a2_0_7_Z),
	.Y(N_113)
);
defparam data_o_1_sqmuxa_0_a2_0.INIT=16'h4000;
// @52:139
  CFG4 data_o_1_sqmuxa_0_a2 (
	.A(FlashFreeze_SB_0_FIC_0_APB_MASTER_PADDR[2]),
	.B(N_113),
	.C(FlashFreeze_SB_0_FIC_0_APB_MASTER_PADDR[4]),
	.D(FlashFreeze_SB_0_FIC_0_APB_MASTER_PADDR[3]),
	.Y(data_o_1_sqmuxa)
);
defparam data_o_1_sqmuxa_0_a2.INIT=16'h0800;
// @52:139
  CFG4 dc_o_1_sqmuxa_0_a2 (
	.A(FlashFreeze_SB_0_FIC_0_APB_MASTER_PADDR[2]),
	.B(N_113),
	.C(FlashFreeze_SB_0_FIC_0_APB_MASTER_PADDR[4]),
	.D(FlashFreeze_SB_0_FIC_0_APB_MASTER_PADDR[3]),
	.Y(dc_o_1_sqmuxa)
);
defparam dc_o_1_sqmuxa_0_a2.INIT=16'h0080;
// @52:139
  CFG4 cs_o_1_sqmuxa_0_a2 (
	.A(FlashFreeze_SB_0_FIC_0_APB_MASTER_PADDR[2]),
	.B(N_113),
	.C(FlashFreeze_SB_0_FIC_0_APB_MASTER_PADDR[4]),
	.D(FlashFreeze_SB_0_FIC_0_APB_MASTER_PADDR[3]),
	.Y(cs_o_1_sqmuxa)
);
defparam cs_o_1_sqmuxa_0_a2.INIT=16'h0040;
// @52:139
  CFG4 lcd_rd_o_0_sqmuxa_0_a2 (
	.A(FlashFreeze_SB_0_FIC_0_APB_MASTER_PADDR[2]),
	.B(N_113),
	.C(FlashFreeze_SB_0_FIC_0_APB_MASTER_PADDR[4]),
	.D(FlashFreeze_SB_0_FIC_0_APB_MASTER_PADDR[3]),
	.Y(lcd_rd_o_0_sqmuxa)
);
defparam lcd_rd_o_0_sqmuxa_0_a2.INIT=16'h4000;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* work_apb3_if_apb3_if_32_12_1_g_APB3_IF_DATA_WIDTHg_CONST_WIDTH */

module TOP (
  DATA_I,
  DEVRST_N_0,
  FF_Entry_SW,
  H_REF_I,
  PCLK_I,
  RX,
  V_SYNC_I,
  Wake_On_Change_SW,
  CAM_PWDN_O,
  Fabric_Active,
  INIT_DONE,
  LCD_RST_O,
  SW_output,
  TX,
  XCLK,
  cs_o,
  data_o,
  led,
  rd_o,
  rs_o,
  wr_o,
  SCL,
  SDA
)
;
input [7:0] DATA_I ;
input DEVRST_N_0 ;
input FF_Entry_SW ;
input H_REF_I ;
input PCLK_I ;
input RX ;
input V_SYNC_I ;
input Wake_On_Change_SW ;
output CAM_PWDN_O ;
output Fabric_Active ;
output INIT_DONE ;
output LCD_RST_O ;
output SW_output ;
output TX ;
output XCLK ;
output cs_o ;
output [7:0] data_o ;
output [1:0] led ;
output rd_o ;
output rs_o ;
output wr_o ;
inout SCL /* synthesis syn_tristate = 1 */ ;
inout SDA /* synthesis syn_tristate = 1 */ ;
wire DEVRST_N_0 ;
wire FF_Entry_SW ;
wire H_REF_I ;
wire PCLK_I ;
wire RX ;
wire V_SYNC_I ;
wire Wake_On_Change_SW ;
wire CAM_PWDN_O ;
wire Fabric_Active ;
wire INIT_DONE ;
wire LCD_RST_O ;
wire SW_output ;
wire TX ;
wire XCLK ;
wire cs_o ;
wire rd_o ;
wire rs_o ;
wire wr_o ;
wire SCL ;
wire SDA ;
wire [11:0] FlashFreeze_SB_0_FIC_0_APB_MASTER_PADDR;
wire [7:0] FlashFreeze_SB_0_FIC_0_APB_MASTER_PWDATA;
wire [9:0] UART_interface_0_blue_const_o;
wire [19:0] UART_interface_0_common_const_o;
wire [9:0] UART_interface_0_green_const_o;
wire [9:0] UART_interface_0_red_const_o;
wire [7:0] line_write_read_0_data_o;
wire [7:0] apb3_if_0_data_o;
wire [0:0] line_write_read_0_LCD_FSM_0_s_state;
wire [7:0] DATA_I_c;
wire [7:0] data_o_c;
wire [1:1] led_c;
wire VCC ;
wire CO0 ;
wire FlashFreeze_SB_0_GL0 ;
wire FlashFreeze_SB_0_LOCK ;
wire GND ;
wire SYSRESET_0_POWER_ON_RESET_N_1 ;
wire OSC_C0_0_RCOSC_25_50MHZ_O2F ;
wire FlashFreeze_SB_0_FF_DONE ;
wire FlashFreeze_SB_0_FF_TO_START ;
wire FlashFreeze_SB_0_FIC_0_APB_MASTER_PENABLE ;
wire FlashFreeze_SB_0_FIC_0_APB_MASTER_PSELx ;
wire FlashFreeze_SB_0_FIC_0_APB_MASTER_PWRITE ;
wire line_write_read_0_LCD_FSM_0_init_done_i ;
wire line_write_read_0_cs_o ;
wire line_write_read_0_dc_o ;
wire line_write_read_0_lcd_wr_o ;
wire apb3_if_0_lcd_wr_o ;
wire apb3_if_0_cs_o ;
wire apb3_if_0_dc_o ;
wire apb3_if_0_lcd_rd_o ;
wire INIT_DONE_arst ;
wire MX2_0_Y_arst ;
wire MX2_0_Y ;
wire FlashFreeze_SB_0_CORERESET_FF_0_0_CORERESET_FF_0_0_INIT_DONE ;
wire FF_Entry_SW_c ;
wire H_REF_I_c ;
wire PCLK_I_c ;
wire RX_c ;
wire V_SYNC_I_c ;
wire Wake_On_Change_SW_c ;
wire CAM_PWDN_O_c ;
wire TX_c ;
wire XCLK_c ;
wire cs_o_c ;
wire rd_o_c ;
wire rs_o_c ;
wire wr_o_c ;
wire line_write_read_0_LCD_FSM_0_s_state_ns_5_0__N_111_mux_2 ;
wire line_write_read_0_LCD_FSM_0_s_state_ns_5_0__N_13 ;
wire d_N_6_2 ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
  CLKINT MX2_0_RNI6A05 (
	.Y(MX2_0_Y_arst),
	.A(MX2_0_Y)
);
// @39:41
  INBUF \DATA_I_ibuf[0]  (
	.Y(DATA_I_c[0]),
	.PAD(DATA_I[0])
);
// @39:41
  INBUF \DATA_I_ibuf[1]  (
	.Y(DATA_I_c[1]),
	.PAD(DATA_I[1])
);
// @39:41
  INBUF \DATA_I_ibuf[2]  (
	.Y(DATA_I_c[2]),
	.PAD(DATA_I[2])
);
// @39:41
  INBUF \DATA_I_ibuf[3]  (
	.Y(DATA_I_c[3]),
	.PAD(DATA_I[3])
);
// @39:41
  INBUF \DATA_I_ibuf[4]  (
	.Y(DATA_I_c[4]),
	.PAD(DATA_I[4])
);
// @39:41
  INBUF \DATA_I_ibuf[5]  (
	.Y(DATA_I_c[5]),
	.PAD(DATA_I[5])
);
// @39:41
  INBUF \DATA_I_ibuf[6]  (
	.Y(DATA_I_c[6]),
	.PAD(DATA_I[6])
);
// @39:41
  INBUF \DATA_I_ibuf[7]  (
	.Y(DATA_I_c[7]),
	.PAD(DATA_I[7])
);
// @39:43
  INBUF FF_Entry_SW_ibuf (
	.Y(FF_Entry_SW_c),
	.PAD(FF_Entry_SW)
);
// @39:44
  INBUF H_REF_I_ibuf (
	.Y(H_REF_I_c),
	.PAD(H_REF_I)
);
// @39:45
  INBUF PCLK_I_ibuf (
	.Y(PCLK_I_c),
	.PAD(PCLK_I)
);
// @39:46
  INBUF RX_ibuf (
	.Y(RX_c),
	.PAD(RX)
);
// @39:47
  INBUF V_SYNC_I_ibuf (
	.Y(V_SYNC_I_c),
	.PAD(V_SYNC_I)
);
// @39:48
  INBUF Wake_On_Change_SW_ibuf (
	.Y(Wake_On_Change_SW_c),
	.PAD(Wake_On_Change_SW)
);
// @39:52
  OUTBUF CAM_PWDN_O_obuf (
	.PAD(CAM_PWDN_O),
	.D(CAM_PWDN_O_c)
);
// @39:53
  OUTBUF Fabric_Active_obuf (
	.PAD(Fabric_Active),
	.D(VCC)
);
// @39:54
  OUTBUF INIT_DONE_obuf (
	.PAD(INIT_DONE),
	.D(FlashFreeze_SB_0_CORERESET_FF_0_0_CORERESET_FF_0_0_INIT_DONE)
);
// @39:55
  OUTBUF LCD_RST_O_obuf (
	.PAD(LCD_RST_O),
	.D(VCC)
);
// @39:56
  OUTBUF SW_output_obuf (
	.PAD(SW_output),
	.D(Wake_On_Change_SW_c)
);
// @39:57
  OUTBUF TX_obuf (
	.PAD(TX),
	.D(TX_c)
);
// @39:58
  OUTBUF XCLK_obuf (
	.PAD(XCLK),
	.D(XCLK_c)
);
// @39:59
  OUTBUF cs_o_obuf (
	.PAD(cs_o),
	.D(cs_o_c)
);
// @39:60
  OUTBUF \data_o_obuf[0]  (
	.PAD(data_o[0]),
	.D(data_o_c[0])
);
// @39:60
  OUTBUF \data_o_obuf[1]  (
	.PAD(data_o[1]),
	.D(data_o_c[1])
);
// @39:60
  OUTBUF \data_o_obuf[2]  (
	.PAD(data_o[2]),
	.D(data_o_c[2])
);
// @39:60
  OUTBUF \data_o_obuf[3]  (
	.PAD(data_o[3]),
	.D(data_o_c[3])
);
// @39:60
  OUTBUF \data_o_obuf[4]  (
	.PAD(data_o[4]),
	.D(data_o_c[4])
);
// @39:60
  OUTBUF \data_o_obuf[5]  (
	.PAD(data_o[5]),
	.D(data_o_c[5])
);
// @39:60
  OUTBUF \data_o_obuf[6]  (
	.PAD(data_o[6]),
	.D(data_o_c[6])
);
// @39:60
  OUTBUF \data_o_obuf[7]  (
	.PAD(data_o[7]),
	.D(data_o_c[7])
);
// @39:61
  OUTBUF \led_obuf[0]  (
	.PAD(led[0]),
	.D(CO0)
);
// @39:61
  OUTBUF \led_obuf[1]  (
	.PAD(led[1]),
	.D(led_c[1])
);
// @39:62
  OUTBUF rd_o_obuf (
	.PAD(rd_o),
	.D(rd_o_c)
);
// @39:63
  OUTBUF rs_o_obuf (
	.PAD(rs_o),
	.D(rs_o_c)
);
// @39:64
  OUTBUF wr_o_obuf (
	.PAD(wr_o),
	.D(wr_o_c)
);
// @55:179
  CFG3 d_m7_0_m3 (
	.A(line_write_read_0_LCD_FSM_0_s_state_ns_5_0__N_13),
	.B(line_write_read_0_LCD_FSM_0_s_state[0]),
	.C(line_write_read_0_LCD_FSM_0_s_state_ns_5_0__N_111_mux_2),
	.Y(d_N_6_2)
);
defparam d_m7_0_m3.INIT=8'hE2;
// @39:324
  SYSRESET SYSRESET_0 (
	.POWER_ON_RESET_N(SYSRESET_0_POWER_ON_RESET_N_1),
	.DEVRST_N(DEVRST_N_0)
);
// @39:307
  MX2 MX2_0 (
	.Y(MX2_0_Y),
	.A(FlashFreeze_SB_0_LOCK),
	.B(VCC),
	.S(FlashFreeze_SB_0_FF_DONE)
);
// @39:225
  FlashFreeze_SB FlashFreeze_SB_0 (
	.FlashFreeze_SB_0_FIC_0_APB_MASTER_PADDR(FlashFreeze_SB_0_FIC_0_APB_MASTER_PADDR[11:0]),
	.FlashFreeze_SB_0_FIC_0_APB_MASTER_PWDATA(FlashFreeze_SB_0_FIC_0_APB_MASTER_PWDATA[7:0]),
	.FlashFreeze_SB_0_FIC_0_APB_MASTER_PENABLE(FlashFreeze_SB_0_FIC_0_APB_MASTER_PENABLE),
	.FlashFreeze_SB_0_FIC_0_APB_MASTER_PSELx(FlashFreeze_SB_0_FIC_0_APB_MASTER_PSELx),
	.FlashFreeze_SB_0_FIC_0_APB_MASTER_PWRITE(FlashFreeze_SB_0_FIC_0_APB_MASTER_PWRITE),
	.FF_Entry_SW_c(FF_Entry_SW_c),
	.SYSRESET_0_POWER_ON_RESET_N_1(SYSRESET_0_POWER_ON_RESET_N_1),
	.OSC_C0_0_RCOSC_25_50MHZ_O2F(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.INIT_DONE(FlashFreeze_SB_0_CORERESET_FF_0_0_CORERESET_FF_0_0_INIT_DONE),
	.INIT_DONE_arst(INIT_DONE_arst),
	.FlashFreeze_SB_0_GL0(FlashFreeze_SB_0_GL0),
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.XCLK_c(XCLK_c),
	.FlashFreeze_SB_0_FF_TO_START(FlashFreeze_SB_0_FF_TO_START),
	.FlashFreeze_SB_0_FF_DONE(FlashFreeze_SB_0_FF_DONE),
	.FlashFreeze_SB_0_LOCK(FlashFreeze_SB_0_LOCK),
	.SDA(SDA),
	.SCL(SCL)
);
// @39:255
  led_blink led_blink_0 (
	.led_c_0(led_c[1]),
	.FlashFreeze_SB_0_GL0(FlashFreeze_SB_0_GL0),
	.MX2_0_Y_arst(MX2_0_Y_arst),
	.CO0(CO0)
);
// @39:264
  line_write_read line_write_read_0 (
	.DATA_I_c(DATA_I_c[7:0]),
	.UART_interface_0_red_const_o(UART_interface_0_red_const_o[9:0]),
	.UART_interface_0_common_const_o(UART_interface_0_common_const_o[19:0]),
	.UART_interface_0_green_const_o(UART_interface_0_green_const_o[9:0]),
	.UART_interface_0_blue_const_o(UART_interface_0_blue_const_o[9:0]),
	.s_state_0(line_write_read_0_LCD_FSM_0_s_state[0]),
	.line_write_read_0_data_o(line_write_read_0_data_o[7:0]),
	.PCLK_I_c(PCLK_I_c),
	.H_REF_I_c(H_REF_I_c),
	.line_write_read_0_dc_o(line_write_read_0_dc_o),
	.line_write_read_0_cs_o(line_write_read_0_cs_o),
	.line_write_read_0_lcd_wr_o(line_write_read_0_lcd_wr_o),
	.N_13(line_write_read_0_LCD_FSM_0_s_state_ns_5_0__N_13),
	.N_111_mux_2(line_write_read_0_LCD_FSM_0_s_state_ns_5_0__N_111_mux_2),
	.init_done_i(line_write_read_0_LCD_FSM_0_init_done_i),
	.d_N_6_2(d_N_6_2),
	.FlashFreeze_SB_0_GL0(FlashFreeze_SB_0_GL0),
	.MX2_0_Y(MX2_0_Y),
	.MX2_0_Y_arst(MX2_0_Y_arst),
	.V_SYNC_I_c(V_SYNC_I_c)
);
// @39:317
  OSC_C0 OSC_C0_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_O2F(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
// @39:332
  UART_interface UART_interface_0 (
	.UART_interface_0_common_const_o(UART_interface_0_common_const_o[19:0]),
	.UART_interface_0_blue_const_o(UART_interface_0_blue_const_o[9:0]),
	.UART_interface_0_green_const_o(UART_interface_0_green_const_o[9:0]),
	.UART_interface_0_red_const_o(UART_interface_0_red_const_o[9:0]),
	.RX_c(RX_c),
	.TX_c(TX_c),
	.FlashFreeze_SB_0_GL0(FlashFreeze_SB_0_GL0),
	.INIT_DONE_arst(INIT_DONE_arst)
);
// @39:285
  mux_2_1 mux_2_1_0 (
	.data_o_c(data_o_c[7:0]),
	.apb3_if_0_data_o(apb3_if_0_data_o[7:0]),
	.line_write_read_0_data_o(line_write_read_0_data_o[7:0]),
	.rs_o_c(rs_o_c),
	.apb3_if_0_dc_o(apb3_if_0_dc_o),
	.line_write_read_0_dc_o(line_write_read_0_dc_o),
	.cs_o_c(cs_o_c),
	.apb3_if_0_cs_o(apb3_if_0_cs_o),
	.line_write_read_0_cs_o(line_write_read_0_cs_o),
	.wr_o_c(wr_o_c),
	.apb3_if_0_lcd_wr_o(apb3_if_0_lcd_wr_o),
	.line_write_read_0_lcd_wr_o(line_write_read_0_lcd_wr_o),
	.rd_o_c(rd_o_c),
	.init_done_i(line_write_read_0_LCD_FSM_0_init_done_i),
	.apb3_if_0_lcd_rd_o(apb3_if_0_lcd_rd_o)
);
// @39:205
  FF_GENERATOR CAMERA_PWDN_GEN (
	.FlashFreeze_SB_0_FF_TO_START(FlashFreeze_SB_0_FF_TO_START),
	.FlashFreeze_SB_0_GL0(FlashFreeze_SB_0_GL0),
	.INIT_DONE_arst(INIT_DONE_arst),
	.CAM_PWDN_O_c(CAM_PWDN_O_c)
);
// @39:184
  work_apb3_if_apb3_if_32_12_1_g_APB3_IF_DATA_WIDTHg_CONST_WIDTH apb3_if_0 (
	.FlashFreeze_SB_0_FIC_0_APB_MASTER_PADDR(FlashFreeze_SB_0_FIC_0_APB_MASTER_PADDR[11:0]),
	.apb3_if_0_data_o(apb3_if_0_data_o[7:0]),
	.FlashFreeze_SB_0_FIC_0_APB_MASTER_PWDATA(FlashFreeze_SB_0_FIC_0_APB_MASTER_PWDATA[7:0]),
	.FlashFreeze_SB_0_FIC_0_APB_MASTER_PSELx(FlashFreeze_SB_0_FIC_0_APB_MASTER_PSELx),
	.FlashFreeze_SB_0_FIC_0_APB_MASTER_PWRITE(FlashFreeze_SB_0_FIC_0_APB_MASTER_PWRITE),
	.FlashFreeze_SB_0_FIC_0_APB_MASTER_PENABLE(FlashFreeze_SB_0_FIC_0_APB_MASTER_PENABLE),
	.init_done_i(line_write_read_0_LCD_FSM_0_init_done_i),
	.apb3_if_0_dc_o(apb3_if_0_dc_o),
	.apb3_if_0_cs_o(apb3_if_0_cs_o),
	.apb3_if_0_lcd_wr_o(apb3_if_0_lcd_wr_o),
	.FlashFreeze_SB_0_GL0(FlashFreeze_SB_0_GL0),
	.INIT_DONE_arst(INIT_DONE_arst),
	.apb3_if_0_lcd_rd_o(apb3_if_0_lcd_rd_o)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* TOP */

