module shifter (
  input a[8],
  input b[8],    
  output shift[8],
  input alufn[6]
  ) {

  always {
  
    /* Case statement only cares about the least two significant bits */
    
    shift = a; //Do not shift at all
    case (alufn[1:0]) {
      2b00:
        shift = a << b[2:0]; //Perform left shift
      2b01:
        shift = a >> b[2:0]; //Perform right shift
      2b11: 
        shift = $signed(a) >>> b[2:0]; //Perform signed right shift
  }
 }
}
