{"Source Block": ["hdl/library/xilinx/axi_dacfifo/util_dacfifo_bypass.v@238:266@HdlStmProcess", "    end\n  end\n\n  // The memory module is ready if it's not empty\n\n  always @(posedge dac_clk) begin\n    if (dac_rst == 1'b1) begin\n      dac_mem_addr_diff <= 'b0;\n      dac_mem_waddr_m1 <= 'b0;\n      dac_mem_waddr_m2 <= 'b0;\n      dac_mem_waddr <= 'b0;\n      dac_mem_ready <= 1'b0;\n    end else begin\n      dac_mem_waddr_m1 <= dma_mem_waddr_g;\n      dac_mem_waddr_m2 <= dac_mem_waddr_m1;\n      dac_mem_waddr <= g2b(dac_mem_waddr_m2);\n      dac_mem_addr_diff <= dac_address_diff_s[DAC_ADDRESS_WIDTH-1:0];\n      if (dac_mem_addr_diff > 0) begin\n        dac_mem_ready <= 1'b1;\n      end else begin\n        dac_mem_ready <= 1'b0;\n      end\n    end\n  end\n\n  // define underflow\n\n  always @(posedge dac_clk) begin\n    if (dac_rst == 1'b1) begin\n"], "Clone Blocks": [["hdl/library/altera/avl_dacfifo/util_dacfifo_bypass.v@233:261", "    end\n  end\n\n  // The memory module is ready if it's not empty\n\n  always @(posedge dac_clk) begin\n    if (dac_rst == 1'b1) begin\n      dac_mem_addr_diff <= 'b0;\n      dac_mem_waddr_m1 <= 'b0;\n      dac_mem_waddr_m2 <= 'b0;\n      dac_mem_waddr <= 'b0;\n      dac_mem_ready <= 1'b0;\n    end else begin\n      dac_mem_waddr_m1 <= dma_mem_waddr_g;\n      dac_mem_waddr_m2 <= dac_mem_waddr_m1;\n      dac_mem_waddr <= g2b(dac_mem_waddr_m2);\n      dac_mem_addr_diff <= dac_address_diff_s[DAC_ADDRESS_WIDTH-1:0];\n      if (dac_mem_addr_diff > 0) begin\n        dac_mem_ready <= 1'b1;\n      end else begin\n        dac_mem_ready <= 1'b0;\n      end\n    end\n  end\n\n  // define underflow\n\n  always @(posedge dac_clk) begin\n    if (dac_rst == 1'b1) begin\n"]], "Diff Content": {"Delete": [[253, "      dac_mem_waddr <= g2b(dac_mem_waddr_m2);\n"]], "Add": [[253, "      dac_mem_waddr <= dac_mem_waddr_m2_g2b_s;\n"], [261, "  ad_g2b #(\n"], [261, "    .DATA_WIDTH (DMA_ADDRESS_WIDTH))\n"], [261, "  i_dac_mem_waddr_g2b (\n"], [261, "    .din (dac_mem_waddr_m2),\n"], [261, "    .dout (dac_mem_waddr_m2_g2b_s));\n"]]}}