<stg><name>compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3</name>


<trans_list>

<trans id="86" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i13 0, i13 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i7 0, i7 %j_5

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %for.inc17

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc17:0 %indvar_flatten_load = load i13 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc17:1 %icmp_ln142 = icmp_eq  i13 %indvar_flatten_load, i13 4096

]]></Node>
<StgValue><ssdm name="icmp_ln142"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc17:2 %add_ln142 = add i13 %indvar_flatten_load, i13 1

]]></Node>
<StgValue><ssdm name="add_ln142"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc17:3 %br_ln142 = br i1 %icmp_ln142, void %fpga_resource_limit_hint.for.inc17.22_begin, void %VITIS_LOOP_154_4.exitStub

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc17.22_begin:0 %j_5_load = load i7 %j_5

]]></Node>
<StgValue><ssdm name="j_5_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc17.22_begin:1 %i_load = load i7 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc17.22_begin:4 %icmp_ln143 = icmp_eq  i7 %j_5_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln143"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc17.22_begin:5 %select_ln150 = select i1 %icmp_ln143, i7 0, i7 %j_5_load

]]></Node>
<StgValue><ssdm name="select_ln150"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc17.22_begin:6 %add_ln142_1 = add i7 %i_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln142_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc17.22_begin:7 %select_ln150_1 = select i1 %icmp_ln143, i7 %add_ln142_1, i7 %i_load

]]></Node>
<StgValue><ssdm name="select_ln150_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc17.22_begin:10 %rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_11

]]></Node>
<StgValue><ssdm name="rbegin8"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc17.22_begin:11 %rbegin10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7

]]></Node>
<StgValue><ssdm name="rbegin10"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc17.22_begin:12 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc17.22_begin:13 %lshr_ln7 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln150, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln7"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_limit_hint.for.inc17.22_begin:14 %zext_ln149 = zext i5 %lshr_ln7

]]></Node>
<StgValue><ssdm name="zext_ln149"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc17.22_begin:15 %reg_file_4_0_addr = getelementptr i16 %reg_file_4_0, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="reg_file_4_0_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc17.22_begin:16 %reg_file_4_1_addr = getelementptr i16 %reg_file_4_1, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="reg_file_4_1_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc17.22_begin:17 %trunc_ln149 = trunc i7 %select_ln150

]]></Node>
<StgValue><ssdm name="trunc_ln149"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc17.22_begin:18 %reg_file_4_0_load = load i11 %reg_file_4_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_4_0_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc17.22_begin:19 %reg_file_4_1_load = load i11 %reg_file_4_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_4_1_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc17.22_begin:21 %trunc_ln150 = trunc i7 %select_ln150_1

]]></Node>
<StgValue><ssdm name="trunc_ln150"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
fpga_resource_limit_hint.for.inc17.22_begin:22 %add_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln150, i5 %lshr_ln7

]]></Node>
<StgValue><ssdm name="add_ln"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc17.22_begin:23 %zext_ln150 = zext i11 %add_ln

]]></Node>
<StgValue><ssdm name="zext_ln150"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc17.22_begin:24 %reg_file_2_0_addr = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln150

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc17.22_begin:25 %reg_file_2_1_addr = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln150

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc17.22_begin:26 %reg_file_2_0_load = load i11 %reg_file_2_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc17.22_begin:27 %reg_file_2_1_load = load i11 %reg_file_2_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc17.22_begin:30 %br_ln151 = br i1 %trunc_ln149, void %arrayidx10162.case.0, void %arrayidx10162.case.1

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc17.24_end:0 %specresourcelimit_ln152 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_1, void @empty_48, void @empty_48, void @empty_48

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln152"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc17.24_end:1 %rend28 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend28"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc17.24_end:2 %specresourcelimit_ln152 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty, void @empty_48, void @empty_48, void @empty_48

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln152"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc17.24_end:3 %rend26 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin10

]]></Node>
<StgValue><ssdm name="rend26"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc17.24_end:4 %specresourcelimit_ln152 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_36, void @empty_48, void @empty_48, void @empty_48

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln152"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc17.24_end:5 %rend24 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_11, i32 %rbegin8

]]></Node>
<StgValue><ssdm name="rend24"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc17.24_end:6 %add_ln143 = add i7 %select_ln150, i7 1

]]></Node>
<StgValue><ssdm name="add_ln143"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc17.24_end:7 %store_ln143 = store i13 %add_ln142, i13 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc17.24_end:8 %store_ln143 = store i7 %select_ln150_1, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc17.24_end:9 %store_ln143 = store i7 %add_ln143, i7 %j_5

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc17.24_end:10 %br_ln143 = br void %for.inc17

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="57" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc17.22_begin:18 %reg_file_4_0_load = load i11 %reg_file_4_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_4_0_load"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc17.22_begin:19 %reg_file_4_1_load = load i11 %reg_file_4_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_4_1_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc17.22_begin:20 %val1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_4_0_load, i16 %reg_file_4_1_load, i1 %trunc_ln149

]]></Node>
<StgValue><ssdm name="val1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc17.22_begin:26 %reg_file_2_0_load = load i11 %reg_file_2_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc17.22_begin:27 %reg_file_2_1_load = load i11 %reg_file_2_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc17.22_begin:28 %val2 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load, i16 %reg_file_2_1_load, i1 %trunc_ln149

]]></Node>
<StgValue><ssdm name="val2"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="63" st_id="3" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc17.22_begin:29 %add = hadd i16 %val1, i16 %val2

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0">
<![CDATA[
VITIS_LOOP_154_4.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc17.22_begin:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_142_2_VITIS_LOOP_143_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc17.22_begin:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc17.22_begin:8 %specpipeline_ln148 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_48

]]></Node>
<StgValue><ssdm name="specpipeline_ln148"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc17.22_begin:9 %specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_44

]]></Node>
<StgValue><ssdm name="specloopname_ln132"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc17.22_begin:29 %add = hadd i16 %val1, i16 %val2

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
arrayidx10162.case.0:0 %store_ln151 = store i16 %add, i11 %reg_file_4_0_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
arrayidx10162.case.0:1 %br_ln151 = br void %fpga_resource_limit_hint.for.inc17.24_end

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
arrayidx10162.case.1:0 %store_ln151 = store i16 %add, i11 %reg_file_4_1_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
arrayidx10162.case.1:1 %br_ln151 = br void %fpga_resource_limit_hint.for.inc17.24_end

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="87" name="reg_file_4_1" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_4_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="88" name="reg_file_4_0" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_4_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="89" name="reg_file_2_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="90" name="reg_file_2_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="92" from="StgValue_91" to="j_5" fromId="91" toId="7">
</dataflow>
<dataflow id="93" from="StgValue_91" to="i" fromId="91" toId="8">
</dataflow>
<dataflow id="94" from="StgValue_91" to="indvar_flatten" fromId="91" toId="9">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="95" toId="10">
</dataflow>
<dataflow id="97" from="reg_file_4_1" to="specmemcore_ln0" fromId="87" toId="10">
</dataflow>
<dataflow id="99" from="StgValue_98" to="specmemcore_ln0" fromId="98" toId="10">
</dataflow>
<dataflow id="101" from="StgValue_100" to="specmemcore_ln0" fromId="100" toId="10">
</dataflow>
<dataflow id="103" from="StgValue_102" to="specmemcore_ln0" fromId="102" toId="10">
</dataflow>
<dataflow id="104" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="95" toId="11">
</dataflow>
<dataflow id="105" from="reg_file_4_0" to="specmemcore_ln0" fromId="88" toId="11">
</dataflow>
<dataflow id="106" from="StgValue_98" to="specmemcore_ln0" fromId="98" toId="11">
</dataflow>
<dataflow id="107" from="StgValue_100" to="specmemcore_ln0" fromId="100" toId="11">
</dataflow>
<dataflow id="108" from="StgValue_102" to="specmemcore_ln0" fromId="102" toId="11">
</dataflow>
<dataflow id="109" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="95" toId="12">
</dataflow>
<dataflow id="110" from="reg_file_2_1" to="specmemcore_ln0" fromId="89" toId="12">
</dataflow>
<dataflow id="111" from="StgValue_98" to="specmemcore_ln0" fromId="98" toId="12">
</dataflow>
<dataflow id="112" from="StgValue_100" to="specmemcore_ln0" fromId="100" toId="12">
</dataflow>
<dataflow id="113" from="StgValue_102" to="specmemcore_ln0" fromId="102" toId="12">
</dataflow>
<dataflow id="114" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="95" toId="13">
</dataflow>
<dataflow id="115" from="reg_file_2_0" to="specmemcore_ln0" fromId="90" toId="13">
</dataflow>
<dataflow id="116" from="StgValue_98" to="specmemcore_ln0" fromId="98" toId="13">
</dataflow>
<dataflow id="117" from="StgValue_100" to="specmemcore_ln0" fromId="100" toId="13">
</dataflow>
<dataflow id="118" from="StgValue_102" to="specmemcore_ln0" fromId="102" toId="13">
</dataflow>
<dataflow id="120" from="StgValue_119" to="store_ln0" fromId="119" toId="14">
</dataflow>
<dataflow id="121" from="indvar_flatten" to="store_ln0" fromId="9" toId="14">
</dataflow>
<dataflow id="123" from="StgValue_122" to="store_ln0" fromId="122" toId="15">
</dataflow>
<dataflow id="124" from="i" to="store_ln0" fromId="8" toId="15">
</dataflow>
<dataflow id="125" from="StgValue_122" to="store_ln0" fromId="122" toId="16">
</dataflow>
<dataflow id="126" from="j_5" to="store_ln0" fromId="7" toId="16">
</dataflow>
<dataflow id="127" from="indvar_flatten" to="indvar_flatten_load" fromId="9" toId="18">
</dataflow>
<dataflow id="128" from="indvar_flatten_load" to="icmp_ln142" fromId="18" toId="19">
</dataflow>
<dataflow id="130" from="StgValue_129" to="icmp_ln142" fromId="129" toId="19">
</dataflow>
<dataflow id="131" from="indvar_flatten_load" to="add_ln142" fromId="18" toId="20">
</dataflow>
<dataflow id="133" from="StgValue_132" to="add_ln142" fromId="132" toId="20">
</dataflow>
<dataflow id="134" from="icmp_ln142" to="br_ln142" fromId="19" toId="21">
</dataflow>
<dataflow id="135" from="j_5" to="j_5_load" fromId="7" toId="22">
</dataflow>
<dataflow id="136" from="i" to="i_load" fromId="8" toId="23">
</dataflow>
<dataflow id="137" from="j_5_load" to="icmp_ln143" fromId="22" toId="24">
</dataflow>
<dataflow id="139" from="StgValue_138" to="icmp_ln143" fromId="138" toId="24">
</dataflow>
<dataflow id="140" from="icmp_ln143" to="select_ln150" fromId="24" toId="25">
</dataflow>
<dataflow id="141" from="StgValue_122" to="select_ln150" fromId="122" toId="25">
</dataflow>
<dataflow id="142" from="j_5_load" to="select_ln150" fromId="22" toId="25">
</dataflow>
<dataflow id="143" from="i_load" to="add_ln142_1" fromId="23" toId="26">
</dataflow>
<dataflow id="145" from="StgValue_144" to="add_ln142_1" fromId="144" toId="26">
</dataflow>
<dataflow id="146" from="icmp_ln143" to="select_ln150_1" fromId="24" toId="27">
</dataflow>
<dataflow id="147" from="add_ln142_1" to="select_ln150_1" fromId="26" toId="27">
</dataflow>
<dataflow id="148" from="i_load" to="select_ln150_1" fromId="23" toId="27">
</dataflow>
<dataflow id="150" from="_ssdm_op_SpecRegionBegin" to="rbegin8" fromId="149" toId="28">
</dataflow>
<dataflow id="152" from="empty_11" to="rbegin8" fromId="151" toId="28">
</dataflow>
<dataflow id="153" from="_ssdm_op_SpecRegionBegin" to="rbegin10" fromId="149" toId="29">
</dataflow>
<dataflow id="155" from="empty_7" to="rbegin10" fromId="154" toId="29">
</dataflow>
<dataflow id="156" from="_ssdm_op_SpecRegionBegin" to="rbegin" fromId="149" toId="30">
</dataflow>
<dataflow id="158" from="empty_21" to="rbegin" fromId="157" toId="30">
</dataflow>
<dataflow id="160" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln7" fromId="159" toId="31">
</dataflow>
<dataflow id="161" from="select_ln150" to="lshr_ln7" fromId="25" toId="31">
</dataflow>
<dataflow id="162" from="StgValue_91" to="lshr_ln7" fromId="91" toId="31">
</dataflow>
<dataflow id="164" from="StgValue_163" to="lshr_ln7" fromId="163" toId="31">
</dataflow>
<dataflow id="165" from="lshr_ln7" to="zext_ln149" fromId="31" toId="32">
</dataflow>
<dataflow id="166" from="reg_file_4_0" to="reg_file_4_0_addr" fromId="88" toId="33">
</dataflow>
<dataflow id="168" from="StgValue_167" to="reg_file_4_0_addr" fromId="167" toId="33">
</dataflow>
<dataflow id="169" from="zext_ln149" to="reg_file_4_0_addr" fromId="32" toId="33">
</dataflow>
<dataflow id="170" from="reg_file_4_1" to="reg_file_4_1_addr" fromId="87" toId="34">
</dataflow>
<dataflow id="171" from="StgValue_167" to="reg_file_4_1_addr" fromId="167" toId="34">
</dataflow>
<dataflow id="172" from="zext_ln149" to="reg_file_4_1_addr" fromId="32" toId="34">
</dataflow>
<dataflow id="173" from="select_ln150" to="trunc_ln149" fromId="25" toId="35">
</dataflow>
<dataflow id="174" from="reg_file_4_0_addr" to="reg_file_4_0_load" fromId="33" toId="36">
</dataflow>
<dataflow id="175" from="reg_file_4_1_addr" to="reg_file_4_1_load" fromId="34" toId="37">
</dataflow>
<dataflow id="176" from="select_ln150_1" to="trunc_ln150" fromId="27" toId="38">
</dataflow>
<dataflow id="178" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="add_ln" fromId="177" toId="39">
</dataflow>
<dataflow id="179" from="trunc_ln150" to="add_ln" fromId="38" toId="39">
</dataflow>
<dataflow id="180" from="lshr_ln7" to="add_ln" fromId="31" toId="39">
</dataflow>
<dataflow id="181" from="add_ln" to="zext_ln150" fromId="39" toId="40">
</dataflow>
<dataflow id="182" from="reg_file_2_0" to="reg_file_2_0_addr" fromId="90" toId="41">
</dataflow>
<dataflow id="183" from="StgValue_167" to="reg_file_2_0_addr" fromId="167" toId="41">
</dataflow>
<dataflow id="184" from="zext_ln150" to="reg_file_2_0_addr" fromId="40" toId="41">
</dataflow>
<dataflow id="185" from="reg_file_2_1" to="reg_file_2_1_addr" fromId="89" toId="42">
</dataflow>
<dataflow id="186" from="StgValue_167" to="reg_file_2_1_addr" fromId="167" toId="42">
</dataflow>
<dataflow id="187" from="zext_ln150" to="reg_file_2_1_addr" fromId="40" toId="42">
</dataflow>
<dataflow id="188" from="reg_file_2_0_addr" to="reg_file_2_0_load" fromId="41" toId="43">
</dataflow>
<dataflow id="189" from="reg_file_2_1_addr" to="reg_file_2_1_load" fromId="42" toId="44">
</dataflow>
<dataflow id="190" from="trunc_ln149" to="br_ln151" fromId="35" toId="45">
</dataflow>
<dataflow id="192" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln152" fromId="191" toId="46">
</dataflow>
<dataflow id="194" from="StgValue_193" to="specresourcelimit_ln152" fromId="193" toId="46">
</dataflow>
<dataflow id="196" from="empty_1" to="specresourcelimit_ln152" fromId="195" toId="46">
</dataflow>
<dataflow id="198" from="empty_48" to="specresourcelimit_ln152" fromId="197" toId="46">
</dataflow>
<dataflow id="199" from="empty_48" to="specresourcelimit_ln152" fromId="197" toId="46">
</dataflow>
<dataflow id="200" from="empty_48" to="specresourcelimit_ln152" fromId="197" toId="46">
</dataflow>
<dataflow id="202" from="_ssdm_op_SpecRegionEnd" to="rend28" fromId="201" toId="47">
</dataflow>
<dataflow id="203" from="empty_21" to="rend28" fromId="157" toId="47">
</dataflow>
<dataflow id="204" from="rbegin" to="rend28" fromId="30" toId="47">
</dataflow>
<dataflow id="205" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln152" fromId="191" toId="48">
</dataflow>
<dataflow id="206" from="StgValue_193" to="specresourcelimit_ln152" fromId="193" toId="48">
</dataflow>
<dataflow id="208" from="empty" to="specresourcelimit_ln152" fromId="207" toId="48">
</dataflow>
<dataflow id="209" from="empty_48" to="specresourcelimit_ln152" fromId="197" toId="48">
</dataflow>
<dataflow id="210" from="empty_48" to="specresourcelimit_ln152" fromId="197" toId="48">
</dataflow>
<dataflow id="211" from="empty_48" to="specresourcelimit_ln152" fromId="197" toId="48">
</dataflow>
<dataflow id="212" from="_ssdm_op_SpecRegionEnd" to="rend26" fromId="201" toId="49">
</dataflow>
<dataflow id="213" from="empty_7" to="rend26" fromId="154" toId="49">
</dataflow>
<dataflow id="214" from="rbegin10" to="rend26" fromId="29" toId="49">
</dataflow>
<dataflow id="215" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln152" fromId="191" toId="50">
</dataflow>
<dataflow id="216" from="StgValue_193" to="specresourcelimit_ln152" fromId="193" toId="50">
</dataflow>
<dataflow id="218" from="empty_36" to="specresourcelimit_ln152" fromId="217" toId="50">
</dataflow>
<dataflow id="219" from="empty_48" to="specresourcelimit_ln152" fromId="197" toId="50">
</dataflow>
<dataflow id="220" from="empty_48" to="specresourcelimit_ln152" fromId="197" toId="50">
</dataflow>
<dataflow id="221" from="empty_48" to="specresourcelimit_ln152" fromId="197" toId="50">
</dataflow>
<dataflow id="222" from="_ssdm_op_SpecRegionEnd" to="rend24" fromId="201" toId="51">
</dataflow>
<dataflow id="223" from="empty_11" to="rend24" fromId="151" toId="51">
</dataflow>
<dataflow id="224" from="rbegin8" to="rend24" fromId="28" toId="51">
</dataflow>
<dataflow id="225" from="select_ln150" to="add_ln143" fromId="25" toId="52">
</dataflow>
<dataflow id="226" from="StgValue_144" to="add_ln143" fromId="144" toId="52">
</dataflow>
<dataflow id="227" from="add_ln142" to="store_ln143" fromId="20" toId="53">
</dataflow>
<dataflow id="228" from="indvar_flatten" to="store_ln143" fromId="9" toId="53">
</dataflow>
<dataflow id="229" from="select_ln150_1" to="store_ln143" fromId="27" toId="54">
</dataflow>
<dataflow id="230" from="i" to="store_ln143" fromId="8" toId="54">
</dataflow>
<dataflow id="231" from="add_ln143" to="store_ln143" fromId="52" toId="55">
</dataflow>
<dataflow id="232" from="j_5" to="store_ln143" fromId="7" toId="55">
</dataflow>
<dataflow id="233" from="reg_file_4_0_addr" to="reg_file_4_0_load" fromId="33" toId="57">
</dataflow>
<dataflow id="234" from="reg_file_4_1_addr" to="reg_file_4_1_load" fromId="34" toId="58">
</dataflow>
<dataflow id="236" from="_ssdm_op_Mux.ap_auto.2f16.i1" to="val1" fromId="235" toId="59">
</dataflow>
<dataflow id="237" from="reg_file_4_0_load" to="val1" fromId="57" toId="59">
</dataflow>
<dataflow id="238" from="reg_file_4_1_load" to="val1" fromId="58" toId="59">
</dataflow>
<dataflow id="239" from="trunc_ln149" to="val1" fromId="35" toId="59">
</dataflow>
<dataflow id="240" from="reg_file_2_0_addr" to="reg_file_2_0_load" fromId="41" toId="60">
</dataflow>
<dataflow id="241" from="reg_file_2_1_addr" to="reg_file_2_1_load" fromId="42" toId="61">
</dataflow>
<dataflow id="242" from="_ssdm_op_Mux.ap_auto.2f16.i1" to="val2" fromId="235" toId="62">
</dataflow>
<dataflow id="243" from="reg_file_2_0_load" to="val2" fromId="60" toId="62">
</dataflow>
<dataflow id="244" from="reg_file_2_1_load" to="val2" fromId="61" toId="62">
</dataflow>
<dataflow id="245" from="trunc_ln149" to="val2" fromId="35" toId="62">
</dataflow>
<dataflow id="246" from="val1" to="add" fromId="59" toId="63">
</dataflow>
<dataflow id="247" from="val2" to="add" fromId="62" toId="63">
</dataflow>
<dataflow id="249" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="248" toId="64">
</dataflow>
<dataflow id="251" from="VITIS_LOOP_142_2_VITIS_LOOP_143_3_str" to="specloopname_ln0" fromId="250" toId="64">
</dataflow>
<dataflow id="253" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="252" toId="65">
</dataflow>
<dataflow id="255" from="StgValue_254" to="empty" fromId="254" toId="65">
</dataflow>
<dataflow id="256" from="StgValue_254" to="empty" fromId="254" toId="65">
</dataflow>
<dataflow id="257" from="StgValue_254" to="empty" fromId="254" toId="65">
</dataflow>
<dataflow id="259" from="_ssdm_op_SpecPipeline" to="specpipeline_ln148" fromId="258" toId="66">
</dataflow>
<dataflow id="260" from="StgValue_91" to="specpipeline_ln148" fromId="91" toId="66">
</dataflow>
<dataflow id="262" from="StgValue_261" to="specpipeline_ln148" fromId="261" toId="66">
</dataflow>
<dataflow id="263" from="StgValue_261" to="specpipeline_ln148" fromId="261" toId="66">
</dataflow>
<dataflow id="264" from="StgValue_261" to="specpipeline_ln148" fromId="261" toId="66">
</dataflow>
<dataflow id="265" from="empty_48" to="specpipeline_ln148" fromId="197" toId="66">
</dataflow>
<dataflow id="266" from="_ssdm_op_SpecLoopName" to="specloopname_ln132" fromId="248" toId="67">
</dataflow>
<dataflow id="268" from="empty_44" to="specloopname_ln132" fromId="267" toId="67">
</dataflow>
<dataflow id="269" from="val1" to="add" fromId="59" toId="68">
</dataflow>
<dataflow id="270" from="val2" to="add" fromId="62" toId="68">
</dataflow>
<dataflow id="271" from="add" to="store_ln151" fromId="68" toId="69">
</dataflow>
<dataflow id="272" from="reg_file_4_0_addr" to="store_ln151" fromId="33" toId="69">
</dataflow>
<dataflow id="273" from="add" to="store_ln151" fromId="68" toId="71">
</dataflow>
<dataflow id="274" from="reg_file_4_1_addr" to="store_ln151" fromId="34" toId="71">
</dataflow>
<dataflow id="275" from="icmp_ln142" to="StgValue_2" fromId="19" toId="2">
</dataflow>
<dataflow id="276" from="trunc_ln149" to="StgValue_5" fromId="35" toId="5">
</dataflow>
<dataflow id="277" from="icmp_ln142" to="StgValue_4" fromId="19" toId="4">
</dataflow>
</dataflows>


</stg>
