{"Jaime H. Moreno": [0, ["Scalable Instruction-Level Parallelism Through Tree-Instructions", ["Jaime H. Moreno", "Mayan Moudgill"], "https://doi.org/10.1145/263580.263584", 11, "ics", 1997]], "Mayan Moudgill": [0, ["Scalable Instruction-Level Parallelism Through Tree-Instructions", ["Jaime H. Moreno", "Mayan Moudgill"], "https://doi.org/10.1145/263580.263584", 11, "ics", 1997]], "David Lopez": [0, ["Increasing Memory Bandwidth with Wide Buses: Compiler, Hardware and Performance Trade-Offs", ["David Lopez", "Mateo Valero", "Josep Llosa", "Eduard Ayguade"], "https://doi.org/10.1145/263580.263585", 8, "ics", 1997]], "Mateo Valero": [0, ["Increasing Memory Bandwidth with Wide Buses: Compiler, Hardware and Performance Trade-Offs", ["David Lopez", "Mateo Valero", "Josep Llosa", "Eduard Ayguade"], "https://doi.org/10.1145/263580.263585", 8, "ics", 1997], ["Eliminating Cache Conflict Misses through XOR-Based Placement Functions", ["Antonio Gonzalez", "Mateo Valero", "Nigel P. Topham", "Joan-Manuel Parcerisa"], "https://doi.org/10.1145/263580.263599", 8, "ics", 1997], ["A Victim Cache for Vector Registers", ["Roger Espasa", "Mateo Valero"], "https://doi.org/10.1145/263580.263651", 8, "ics", 1997]], "Josep Llosa": [0, ["Increasing Memory Bandwidth with Wide Buses: Compiler, Hardware and Performance Trade-Offs", ["David Lopez", "Mateo Valero", "Josep Llosa", "Eduard Ayguade"], "https://doi.org/10.1145/263580.263585", 8, "ics", 1997]], "Eduard Ayguade": [0, ["Increasing Memory Bandwidth with Wide Buses: Compiler, Hardware and Performance Trade-Offs", ["David Lopez", "Mateo Valero", "Josep Llosa", "Eduard Ayguade"], "https://doi.org/10.1145/263580.263585", 8, "ics", 1997]], "Rajesh Bordawekar": [0, ["Implementation of Collective I/O in the Intel Paragon Parallel File System: Initial Experiences", ["Rajesh Bordawekar"], "https://doi.org/10.1145/263580.263586", 8, "ics", 1997]], "Ying Chen": [0, ["Optimizing Collective I/O Performance on Parallel Computers: A Multisystem Study", ["Ying Chen", "Jarek Nieplocha", "Ian T. Foster", "Marianne Winslett"], "https://doi.org/10.1145/263580.263587", 8, "ics", 1997]], "Jarek Nieplocha": [0, ["Optimizing Collective I/O Performance on Parallel Computers: A Multisystem Study", ["Ying Chen", "Jarek Nieplocha", "Ian T. Foster", "Marianne Winslett"], "https://doi.org/10.1145/263580.263587", 8, "ics", 1997]], "Ian T. Foster": [0, ["Optimizing Collective I/O Performance on Parallel Computers: A Multisystem Study", ["Ying Chen", "Jarek Nieplocha", "Ian T. Foster", "Marianne Winslett"], "https://doi.org/10.1145/263580.263587", 8, "ics", 1997]], "Marianne Winslett": [0, ["Optimizing Collective I/O Performance on Parallel Computers: A Multisystem Study", ["Ying Chen", "Jarek Nieplocha", "Ian T. Foster", "Marianne Winslett"], "https://doi.org/10.1145/263580.263587", 8, "ics", 1997]], "Graham D. Riley": [0, ["Performance Improvement through Overhead Analysis: A Case Study in Molecular Dynamics", ["Graham D. Riley", "J. Mark Bull", "John R. Gurd"], "https://doi.org/10.1145/263580.263589", 8, "ics", 1997]], "J. Mark Bull": [0, ["Performance Improvement through Overhead Analysis: A Case Study in Molecular Dynamics", ["Graham D. Riley", "J. Mark Bull", "John R. Gurd"], "https://doi.org/10.1145/263580.263589", 8, "ics", 1997]], "John R. Gurd": [0, ["Performance Improvement through Overhead Analysis: A Case Study in Molecular Dynamics", ["Graham D. Riley", "J. Mark Bull", "John R. Gurd"], "https://doi.org/10.1145/263580.263589", 8, "ics", 1997], ["Compile-Time Minimisation of Load Imbalance in Loop Nests", ["Rizos Sakellariou", "John R. Gurd"], "https://doi.org/10.1145/263580.263811", 8, "ics", 1997]], "Hyuk-Jae Lee": [1, ["Generalized Cannon's Algorithm for Parallel Matrix Multiplication", ["Hyuk-Jae Lee", "James P. Robertson", "Jose A. B. Fortes"], "https://doi.org/10.1145/263580.263591", 8, "ics", 1997]], "James P. Robertson": [0, ["Generalized Cannon's Algorithm for Parallel Matrix Multiplication", ["Hyuk-Jae Lee", "James P. Robertson", "Jose A. B. Fortes"], "https://doi.org/10.1145/263580.263591", 8, "ics", 1997]], "Jose A. B. Fortes": [0, ["Generalized Cannon's Algorithm for Parallel Matrix Multiplication", ["Hyuk-Jae Lee", "James P. Robertson", "Jose A. B. Fortes"], "https://doi.org/10.1145/263580.263591", 8, "ics", 1997]], "Xian-He Sun": [4.816749452629665e-07, ["A Highly Accurate Fast Solver for Helmholtz Equations", ["Xian-He Sun", "Yu Zhuang"], "https://doi.org/10.1145/263580.263593", 8, "ics", 1997]], "Yu Zhuang": [0, ["A Highly Accurate Fast Solver for Helmholtz Equations", ["Xian-He Sun", "Yu Zhuang"], "https://doi.org/10.1145/263580.263593", 8, "ics", 1997]], "Toni Juan": [0, ["Data Caches for Superscalar Processors", ["Toni Juan", "Juan J. Navarro", "Olivier Temam"], "https://doi.org/10.1145/263580.263595", 8, "ics", 1997]], "Juan J. Navarro": [0, ["Data Caches for Superscalar Processors", ["Toni Juan", "Juan J. Navarro", "Olivier Temam"], "https://doi.org/10.1145/263580.263595", 8, "ics", 1997]], "Olivier Temam": [0, ["Data Caches for Superscalar Processors", ["Toni Juan", "Juan J. Navarro", "Olivier Temam"], "https://doi.org/10.1145/263580.263595", 8, "ics", 1997]], "James Dundas": [0, ["Improving Data Cache Performance by Pre-Executing Instructions Under a Cache Miss", ["James Dundas", "Trevor N. Mudge"], "https://doi.org/10.1145/263580.263597", 8, "ics", 1997]], "Trevor N. Mudge": [0, ["Improving Data Cache Performance by Pre-Executing Instructions Under a Cache Miss", ["James Dundas", "Trevor N. Mudge"], "https://doi.org/10.1145/263580.263597", 8, "ics", 1997]], "Antonio Gonzalez": [0, ["Eliminating Cache Conflict Misses through XOR-Based Placement Functions", ["Antonio Gonzalez", "Mateo Valero", "Nigel P. Topham", "Joan-Manuel Parcerisa"], "https://doi.org/10.1145/263580.263599", 8, "ics", 1997], ["Speculative Execution via Address Prediction and Data Prefetching", ["Jose Gonzalez", "Antonio Gonzalez"], "https://doi.org/10.1145/263580.263631", 8, "ics", 1997]], "Nigel P. Topham": [0, ["Eliminating Cache Conflict Misses through XOR-Based Placement Functions", ["Antonio Gonzalez", "Mateo Valero", "Nigel P. Topham", "Joan-Manuel Parcerisa"], "https://doi.org/10.1145/263580.263599", 8, "ics", 1997]], "Joan-Manuel Parcerisa": [0, ["Eliminating Cache Conflict Misses through XOR-Based Placement Functions", ["Antonio Gonzalez", "Mateo Valero", "Nigel P. Topham", "Joan-Manuel Parcerisa"], "https://doi.org/10.1145/263580.263599", 8, "ics", 1997]], "Kevin H. Liu": [0, ["Performance Study on Optimal Processor Assignment in Parallel Relational Databases", ["Kevin H. Liu"], "https://doi.org/10.1145/263580.263601", 8, "ics", 1997]], "Daniel Andresen": [0, ["Multiprocessor Scheduling with Client Resources to Improve the Response Time of WWW Applications", ["Daniel Andresen", "Tao Yang"], "https://doi.org/10.1145/263580.263603", 8, "ics", 1997]], "Tao Yang": [0.0013258791295811534, ["Multiprocessor Scheduling with Client Resources to Improve the Response Time of WWW Applications", ["Daniel Andresen", "Tao Yang"], "https://doi.org/10.1145/263580.263603", 8, "ics", 1997]], "Mangesh Kasbekar": [0, ["pSNOW: A Tool to Evaluate Architectural Issues for NOW Environments", ["Mangesh Kasbekar", "Shailabh Nagar", "Anand Sivasubramaniam"], "https://doi.org/10.1145/263580.263606", 8, "ics", 1997]], "Shailabh Nagar": [0, ["pSNOW: A Tool to Evaluate Architectural Issues for NOW Environments", ["Mangesh Kasbekar", "Shailabh Nagar", "Anand Sivasubramaniam"], "https://doi.org/10.1145/263580.263606", 8, "ics", 1997]], "Anand Sivasubramaniam": [0, ["pSNOW: A Tool to Evaluate Architectural Issues for NOW Environments", ["Mangesh Kasbekar", "Shailabh Nagar", "Anand Sivasubramaniam"], "https://doi.org/10.1145/263580.263606", 8, "ics", 1997], ["Performance Benefits of Virtual Channels and Adaptive Routing: An Application-Driven Study", ["Aniruddha S. Vaidya", "Anand Sivasubramaniam", "Chita R. Das"], "https://doi.org/10.1145/263580.263618", 8, "ics", 1997]], "Taisuke Boku": [0, ["CP-PACS: A Massively Parallel Processor for Large Scale Scientific Calculations", ["Taisuke Boku", "Kenichi Itakura", "Hiroshi Nakamura", "Kisaburo Nakazawa"], "https://doi.org/10.1145/263580.263608", 8, "ics", 1997]], "Kenichi Itakura": [0, ["CP-PACS: A Massively Parallel Processor for Large Scale Scientific Calculations", ["Taisuke Boku", "Kenichi Itakura", "Hiroshi Nakamura", "Kisaburo Nakazawa"], "https://doi.org/10.1145/263580.263608", 8, "ics", 1997]], "Hiroshi Nakamura": [0, ["CP-PACS: A Massively Parallel Processor for Large Scale Scientific Calculations", ["Taisuke Boku", "Kenichi Itakura", "Hiroshi Nakamura", "Kisaburo Nakazawa"], "https://doi.org/10.1145/263580.263608", 8, "ics", 1997]], "Kisaburo Nakazawa": [0, ["CP-PACS: A Massively Parallel Processor for Large Scale Scientific Calculations", ["Taisuke Boku", "Kenichi Itakura", "Hiroshi Nakamura", "Kisaburo Nakazawa"], "https://doi.org/10.1145/263580.263608", 8, "ics", 1997]], "Naohito Sato": [0, ["A Methodology for Specifying Data Distribution Using Only Standard Object-Oriented Features", ["Naohito Sato", "Satoshi Matsuoka", "Jean-Marc Jezequel", "Akinori Yonezawa"], "https://doi.org/10.1145/263580.263611", 8, "ics", 1997]], "Satoshi Matsuoka": [0, ["A Methodology for Specifying Data Distribution Using Only Standard Object-Oriented Features", ["Naohito Sato", "Satoshi Matsuoka", "Jean-Marc Jezequel", "Akinori Yonezawa"], "https://doi.org/10.1145/263580.263611", 8, "ics", 1997]], "Jean-Marc Jezequel": [0, ["A Methodology for Specifying Data Distribution Using Only Standard Object-Oriented Features", ["Naohito Sato", "Satoshi Matsuoka", "Jean-Marc Jezequel", "Akinori Yonezawa"], "https://doi.org/10.1145/263580.263611", 8, "ics", 1997]], "Akinori Yonezawa": [0, ["A Methodology for Specifying Data Distribution Using Only Standard Object-Oriented Features", ["Naohito Sato", "Satoshi Matsuoka", "Jean-Marc Jezequel", "Akinori Yonezawa"], "https://doi.org/10.1145/263580.263611", 8, "ics", 1997]], "Elizabeth Johnson": [0, ["HPC++: Experiments with the Parallel Standard Template Library", ["Elizabeth Johnson", "Dennis Gannon"], "https://doi.org/10.1145/263580.263614", 8, "ics", 1997]], "Dennis Gannon": [0, ["HPC++: Experiments with the Parallel Standard Template Library", ["Elizabeth Johnson", "Dennis Gannon"], "https://doi.org/10.1145/263580.263614", 8, "ics", 1997]], "Wu-chang Feng": [0, ["Impact of Selection Functions on Routing Algorithm Performance in Multicomputer Networks", ["Wu-chang Feng", "Kang G. Shin"], "https://doi.org/10.1145/263580.263616", 8, "ics", 1997]], "Kang G. Shin": [1, ["Impact of Selection Functions on Routing Algorithm Performance in Multicomputer Networks", ["Wu-chang Feng", "Kang G. Shin"], "https://doi.org/10.1145/263580.263616", 8, "ics", 1997]], "Aniruddha S. Vaidya": [0, ["Performance Benefits of Virtual Channels and Adaptive Routing: An Application-Driven Study", ["Aniruddha S. Vaidya", "Anand Sivasubramaniam", "Chita R. Das"], "https://doi.org/10.1145/263580.263618", 8, "ics", 1997]], "Chita R. Das": [0, ["Performance Benefits of Virtual Channels and Adaptive Routing: An Application-Driven Study", ["Aniruddha S. Vaidya", "Anand Sivasubramaniam", "Chita R. Das"], "https://doi.org/10.1145/263580.263618", 8, "ics", 1997]], "Nian-Feng Tzeng": [0, ["Distributed Shared Memory Systems with Improved Barrier Synchronization and Data Transfer", ["Nian-Feng Tzeng", "Angkul Kongmunvattana"], "https://doi.org/10.1145/263580.263623", 8, "ics", 1997]], "Angkul Kongmunvattana": [0, ["Distributed Shared Memory Systems with Improved Barrier Synchronization and Data Transfer", ["Nian-Feng Tzeng", "Angkul Kongmunvattana"], "https://doi.org/10.1145/263580.263623", 8, "ics", 1997]], "Elena Stohr": [0, ["A Graph Based Approach to Barrier Synchronisation Minimisation", ["Elena Stohr", "Michael F. P. OBoyle"], "https://doi.org/10.1145/263580.263624", 8, "ics", 1997]], "Michael F. P. OBoyle": [0, ["A Graph Based Approach to Barrier Synchronisation Minimisation", ["Elena Stohr", "Michael F. P. OBoyle"], "https://doi.org/10.1145/263580.263624", 8, "ics", 1997], ["Non-Singular Data Transformations: Definition, Validity and Applications", ["Michael F. P. OBoyle", "Peter M. W. Knijnenburg"], "https://doi.org/10.1145/263580.263655", 8, "ics", 1997]], "Arjan J. C. van Gemund": [0, ["The Importance of Synchronization Structure in Parallel Program Optimization", ["Arjan J. C. van Gemund"], "https://doi.org/10.1145/263580.263625", 8, "ics", 1997]], "John G. Holm": [0, ["Performance Evaluation of Message-Driven Parallel VLSI CAD Applications on General Purpose Multiprocessors", ["John G. Holm", "John A. Chandy", "Steven Parkes", "Sumit Roy", "Venkatram Krishnaswamy", "Gagan Hasteer", "Prithviraj Banerjee"], "https://doi.org/10.1145/263580.263626", 8, "ics", 1997]], "John A. Chandy": [0, ["Performance Evaluation of Message-Driven Parallel VLSI CAD Applications on General Purpose Multiprocessors", ["John G. Holm", "John A. Chandy", "Steven Parkes", "Sumit Roy", "Venkatram Krishnaswamy", "Gagan Hasteer", "Prithviraj Banerjee"], "https://doi.org/10.1145/263580.263626", 8, "ics", 1997]], "Steven Parkes": [0, ["Performance Evaluation of Message-Driven Parallel VLSI CAD Applications on General Purpose Multiprocessors", ["John G. Holm", "John A. Chandy", "Steven Parkes", "Sumit Roy", "Venkatram Krishnaswamy", "Gagan Hasteer", "Prithviraj Banerjee"], "https://doi.org/10.1145/263580.263626", 8, "ics", 1997]], "Sumit Roy": [0, ["Performance Evaluation of Message-Driven Parallel VLSI CAD Applications on General Purpose Multiprocessors", ["John G. Holm", "John A. Chandy", "Steven Parkes", "Sumit Roy", "Venkatram Krishnaswamy", "Gagan Hasteer", "Prithviraj Banerjee"], "https://doi.org/10.1145/263580.263626", 8, "ics", 1997]], "Venkatram Krishnaswamy": [0, ["Performance Evaluation of Message-Driven Parallel VLSI CAD Applications on General Purpose Multiprocessors", ["John G. Holm", "John A. Chandy", "Steven Parkes", "Sumit Roy", "Venkatram Krishnaswamy", "Gagan Hasteer", "Prithviraj Banerjee"], "https://doi.org/10.1145/263580.263626", 8, "ics", 1997]], "Gagan Hasteer": [0, ["Performance Evaluation of Message-Driven Parallel VLSI CAD Applications on General Purpose Multiprocessors", ["John G. Holm", "John A. Chandy", "Steven Parkes", "Sumit Roy", "Venkatram Krishnaswamy", "Gagan Hasteer", "Prithviraj Banerjee"], "https://doi.org/10.1145/263580.263626", 8, "ics", 1997]], "Prithviraj Banerjee": [0, ["Performance Evaluation of Message-Driven Parallel VLSI CAD Applications on General Purpose Multiprocessors", ["John G. Holm", "John A. Chandy", "Steven Parkes", "Sumit Roy", "Venkatram Krishnaswamy", "Gagan Hasteer", "Prithviraj Banerjee"], "https://doi.org/10.1145/263580.263626", 8, "ics", 1997]], "Robert van Engelen": [0, ["Incorporating Application Dependent Information in an Automatic Code Generating Environment", ["Robert van Engelen", "Ilja Heitlager", "Lex Wolters", "Gerard Cats"], "https://doi.org/10.1145/263580.263627", 8, "ics", 1997]], "Ilja Heitlager": [0, ["Incorporating Application Dependent Information in an Automatic Code Generating Environment", ["Robert van Engelen", "Ilja Heitlager", "Lex Wolters", "Gerard Cats"], "https://doi.org/10.1145/263580.263627", 8, "ics", 1997]], "Lex Wolters": [0, ["Incorporating Application Dependent Information in an Automatic Code Generating Environment", ["Robert van Engelen", "Ilja Heitlager", "Lex Wolters", "Gerard Cats"], "https://doi.org/10.1145/263580.263627", 8, "ics", 1997]], "Gerard Cats": [0, ["Incorporating Application Dependent Information in an Automatic Code Generating Environment", ["Robert van Engelen", "Ilja Heitlager", "Lex Wolters", "Gerard Cats"], "https://doi.org/10.1145/263580.263627", 8, "ics", 1997]], "Vladimir Kotlyar": [0, ["Sparse Code Generation for Imperfectly Nested Loops with Dependences", ["Vladimir Kotlyar", "Keshav Pingali"], "https://doi.org/10.1145/263580.263630", 8, "ics", 1997]], "Keshav Pingali": [0, ["Sparse Code Generation for Imperfectly Nested Loops with Dependences", ["Vladimir Kotlyar", "Keshav Pingali"], "https://doi.org/10.1145/263580.263630", 8, "ics", 1997], ["Compiler and Run-Time Support for Semi-Structured Applications", ["Nikos Chrisochoides", "Induprakas Kodukula", "Keshav Pingali"], "https://doi.org/10.1145/263580.263639", 8, "ics", 1997]], "Jose Gonzalez": [0, ["Speculative Execution via Address Prediction and Data Prefetching", ["Jose Gonzalez", "Antonio Gonzalez"], "https://doi.org/10.1145/263580.263631", 8, "ics", 1997]], "Ando Ki": [0, ["Adaptive Data Prefetching Using Cache Information", ["Ando Ki", "Alan E. Knowles"], "https://doi.org/10.1145/263580.263633", 9, "ics", 1997]], "Alan E. Knowles": [0, ["Adaptive Data Prefetching Using Cache Information", ["Ando Ki", "Alan E. Knowles"], "https://doi.org/10.1145/263580.263633", 9, "ics", 1997]], "Jorg Cordsen": [0, ["Performance considerations in software multicasts", ["Jorg Cordsen", "Hans Werner Pohl", "Wolfgang Schroder-Preikschat"], "https://doi.org/10.1145/263580.263635", 8, "ics", 1997]], "Hans Werner Pohl": [0, ["Performance considerations in software multicasts", ["Jorg Cordsen", "Hans Werner Pohl", "Wolfgang Schroder-Preikschat"], "https://doi.org/10.1145/263580.263635", 8, "ics", 1997]], "Wolfgang Schroder-Preikschat": [0, ["Performance considerations in software multicasts", ["Jorg Cordsen", "Hans Werner Pohl", "Wolfgang Schroder-Preikschat"], "https://doi.org/10.1145/263580.263635", 8, "ics", 1997]], "William Pugh": [0, ["Iteration Space Slicing and Its Application to Communication Optimization", ["William Pugh", "Evan Rosser"], "https://doi.org/10.1145/263580.263637", 8, "ics", 1997]], "Evan Rosser": [0, ["Iteration Space Slicing and Its Application to Communication Optimization", ["William Pugh", "Evan Rosser"], "https://doi.org/10.1145/263580.263637", 8, "ics", 1997]], "Nikos Chrisochoides": [0, ["Compiler and Run-Time Support for Semi-Structured Applications", ["Nikos Chrisochoides", "Induprakas Kodukula", "Keshav Pingali"], "https://doi.org/10.1145/263580.263639", 8, "ics", 1997]], "Induprakas Kodukula": [0, ["Compiler and Run-Time Support for Semi-Structured Applications", ["Nikos Chrisochoides", "Induprakas Kodukula", "Keshav Pingali"], "https://doi.org/10.1145/263580.263639", 8, "ics", 1997]], "Maria Cristina Pinotti": [0, ["Conflict-Free Template Access in k-ary and Binomial Trees", ["Maria Cristina Pinotti", "Sajal K. Das", "Falguni Sarkar"], "https://doi.org/10.1145/263580.263641", 8, "ics", 1997]], "Sajal K. Das": [0, ["Conflict-Free Template Access in k-ary and Binomial Trees", ["Maria Cristina Pinotti", "Sajal K. Das", "Falguni Sarkar"], "https://doi.org/10.1145/263580.263641", 8, "ics", 1997]], "Falguni Sarkar": [0, ["Conflict-Free Template Access in k-ary and Binomial Trees", ["Maria Cristina Pinotti", "Sajal K. Das", "Falguni Sarkar"], "https://doi.org/10.1145/263580.263641", 8, "ics", 1997]], "Daniel J. Scales": [0, ["Design and Performance of the Shasta Distributed Shared Memory Protocol", ["Daniel J. Scales", "Kourosh Gharachorloo"], "https://doi.org/10.1145/263580.263643", 8, "ics", 1997]], "Kourosh Gharachorloo": [0, ["Design and Performance of the Shasta Distributed Shared Memory Protocol", ["Daniel J. Scales", "Kourosh Gharachorloo"], "https://doi.org/10.1145/263580.263643", 8, "ics", 1997]], "Hironori Nakajo": [0, ["An I/O Network Architecture of the Distributed Shared-Memory Massively Parallel Computer JUMP-1", ["Hironori Nakajo", "Satoshi Ohtani", "Takashi Matsumoto", "Masadi Kohata", "Kei Hiraki", "Yukio Kaneda"], "https://doi.org/10.1145/263580.263645", 8, "ics", 1997]], "Satoshi Ohtani": [0, ["An I/O Network Architecture of the Distributed Shared-Memory Massively Parallel Computer JUMP-1", ["Hironori Nakajo", "Satoshi Ohtani", "Takashi Matsumoto", "Masadi Kohata", "Kei Hiraki", "Yukio Kaneda"], "https://doi.org/10.1145/263580.263645", 8, "ics", 1997]], "Takashi Matsumoto": [0, ["An I/O Network Architecture of the Distributed Shared-Memory Massively Parallel Computer JUMP-1", ["Hironori Nakajo", "Satoshi Ohtani", "Takashi Matsumoto", "Masadi Kohata", "Kei Hiraki", "Yukio Kaneda"], "https://doi.org/10.1145/263580.263645", 8, "ics", 1997]], "Masadi Kohata": [0, ["An I/O Network Architecture of the Distributed Shared-Memory Massively Parallel Computer JUMP-1", ["Hironori Nakajo", "Satoshi Ohtani", "Takashi Matsumoto", "Masadi Kohata", "Kei Hiraki", "Yukio Kaneda"], "https://doi.org/10.1145/263580.263645", 8, "ics", 1997]], "Kei Hiraki": [0, ["An I/O Network Architecture of the Distributed Shared-Memory Massively Parallel Computer JUMP-1", ["Hironori Nakajo", "Satoshi Ohtani", "Takashi Matsumoto", "Masadi Kohata", "Kei Hiraki", "Yukio Kaneda"], "https://doi.org/10.1145/263580.263645", 8, "ics", 1997]], "Yukio Kaneda": [0, ["An I/O Network Architecture of the Distributed Shared-Memory Massively Parallel Computer JUMP-1", ["Hironori Nakajo", "Satoshi Ohtani", "Takashi Matsumoto", "Masadi Kohata", "Kei Hiraki", "Yukio Kaneda"], "https://doi.org/10.1145/263580.263645", 8, "ics", 1997]], "Thomas Fahringer": [0, ["Symbolic Evaluation for Parallelizing Compilers", ["Thomas Fahringer", "Bernhard Scholz"], "https://doi.org/10.1145/263580.263648", 8, "ics", 1997]], "Bernhard Scholz": [0, ["Symbolic Evaluation for Parallelizing Compilers", ["Thomas Fahringer", "Bernhard Scholz"], "https://doi.org/10.1145/263580.263648", 8, "ics", 1997]], "Mahmut T. Kandemir": [0, ["A Compiler Algorithm for Optimizing Locality in Loop Nests", ["Mahmut T. Kandemir", "J. Ramanujam", "Alok N. Choudhary"], "https://doi.org/10.1145/263580.263650", 8, "ics", 1997]], "J. Ramanujam": [0, ["A Compiler Algorithm for Optimizing Locality in Loop Nests", ["Mahmut T. Kandemir", "J. Ramanujam", "Alok N. Choudhary"], "https://doi.org/10.1145/263580.263650", 8, "ics", 1997]], "Alok N. Choudhary": [0, ["A Compiler Algorithm for Optimizing Locality in Loop Nests", ["Mahmut T. Kandemir", "J. Ramanujam", "Alok N. Choudhary"], "https://doi.org/10.1145/263580.263650", 8, "ics", 1997]], "Rizos Sakellariou": [0, ["Compile-Time Minimisation of Load Imbalance in Loop Nests", ["Rizos Sakellariou", "John R. Gurd"], "https://doi.org/10.1145/263580.263811", 8, "ics", 1997]], "Shlomo Reches": [0, ["Implementation and Analysis of Path History in Dynamic Branch Prediction Schemes", ["Shlomo Reches", "Shlomo Weiss"], "https://doi.org/10.1145/263580.263813", 8, "ics", 1997]], "Shlomo Weiss": [0, ["Implementation and Analysis of Path History in Dynamic Branch Prediction Schemes", ["Shlomo Reches", "Shlomo Weiss"], "https://doi.org/10.1145/263580.263813", 8, "ics", 1997]], "Roger Espasa": [0, ["A Victim Cache for Vector Registers", ["Roger Espasa", "Mateo Valero"], "https://doi.org/10.1145/263580.263651", 8, "ics", 1997]], "Soo-Mook Moon": [1, ["Performance Analysis of Tree VLIW Architecture for Exploiting Branch ILP in Non-Numerical Code", ["Soo-Mook Moon", "Kemal Ebcioglu"], "https://doi.org/10.1145/263580.263653", 8, "ics", 1997]], "Kemal Ebcioglu": [0, ["Performance Analysis of Tree VLIW Architecture for Exploiting Branch ILP in Non-Numerical Code", ["Soo-Mook Moon", "Kemal Ebcioglu"], "https://doi.org/10.1145/263580.263653", 8, "ics", 1997]], "Peter M. W. Knijnenburg": [0, ["Non-Singular Data Transformations: Definition, Validity and Applications", ["Michael F. P. OBoyle", "Peter M. W. Knijnenburg"], "https://doi.org/10.1145/263580.263655", 8, "ics", 1997]], "Somnath Ghosh": [0, ["Cache Miss Equations: An Analytical Representation of Cache Misses", ["Somnath Ghosh", "Margaret Martonosi", "Sharad Malik"], "https://doi.org/10.1145/263580.263657", 8, "ics", 1997]], "Margaret Martonosi": [0, ["Cache Miss Equations: An Analytical Representation of Cache Misses", ["Somnath Ghosh", "Margaret Martonosi", "Sharad Malik"], "https://doi.org/10.1145/263580.263657", 8, "ics", 1997]], "Sharad Malik": [0, ["Cache Miss Equations: An Analytical Representation of Cache Misses", ["Somnath Ghosh", "Margaret Martonosi", "Sharad Malik"], "https://doi.org/10.1145/263580.263657", 8, "ics", 1997]], "Jai-Hoon Kim": [0.3743969723582268, ["Adaptive Migratory Scheme for Distributed Shared Memory", ["Jai-Hoon Kim", "Nitin H. Vaidya"], "https://doi.org/10.1145/263580.263659", 8, "ics", 1997]], "Nitin H. Vaidya": [0, ["Adaptive Migratory Scheme for Distributed Shared Memory", ["Jai-Hoon Kim", "Nitin H. Vaidya"], "https://doi.org/10.1145/263580.263659", 8, "ics", 1997]], "Dieter F. Kvasnicka": [0, ["Developing Architecture Adaptive Algorithms Using Simulation with MISS-PVM for Performance Prediction", ["Dieter F. Kvasnicka", "Christoph W. Ueberhuber"], "https://doi.org/10.1145/263580.263660", 7, "ics", 1997]], "Christoph W. Ueberhuber": [0, ["Developing Architecture Adaptive Algorithms Using Simulation with MISS-PVM for Performance Prediction", ["Dieter F. Kvasnicka", "Christoph W. Ueberhuber"], "https://doi.org/10.1145/263580.263660", 7, "ics", 1997]], "Jeff A. Bilmes": [0, ["Optimizing Matrix Multiply Using PHiPAC: A Portable, High-Performance, ANSI C Coding Methodology", ["Jeff A. Bilmes", "Krste Asanovic", "Chee-Whye Chin", "James Demmel"], "https://doi.org/10.1145/263580.263662", 8, "ics", 1997]], "Krste Asanovic": [0, ["Optimizing Matrix Multiply Using PHiPAC: A Portable, High-Performance, ANSI C Coding Methodology", ["Jeff A. Bilmes", "Krste Asanovic", "Chee-Whye Chin", "James Demmel"], "https://doi.org/10.1145/263580.263662", 8, "ics", 1997]], "Chee-Whye Chin": [0, ["Optimizing Matrix Multiply Using PHiPAC: A Portable, High-Performance, ANSI C Coding Methodology", ["Jeff A. Bilmes", "Krste Asanovic", "Chee-Whye Chin", "James Demmel"], "https://doi.org/10.1145/263580.263662", 8, "ics", 1997]], "James Demmel": [0, ["Optimizing Matrix Multiply Using PHiPAC: A Portable, High-Performance, ANSI C Coding Methodology", ["Jeff A. Bilmes", "Krste Asanovic", "Chee-Whye Chin", "James Demmel"], "https://doi.org/10.1145/263580.263662", 8, "ics", 1997]]}