ncvlog -work worklib -cdslib /root/ASIC_DESIGN/VLSI_DESIGN_2019/AhishDeshpande_2018102022/cds.lib -logfile ncvlog.log -errormax 15 -update -linedebug -status /root/ASIC_DESIGN/VLSI_DESIGN_2019/AhishDeshpande_2018102022/fulladder1bit.v 
ncvlog -work worklib -cdslib /root/ASIC_DESIGN/VLSI_DESIGN_2019/AhishDeshpande_2018102022/cds.lib -logfile ncvlog.log -errormax 15 -update -linedebug -status /root/ASIC_DESIGN/VLSI_DESIGN_2019/AhishDeshpande_2018102022/testbenchfulladder1bit.v 
ncelab -work worklib -cdslib /root/ASIC_DESIGN/VLSI_DESIGN_2019/AhishDeshpande_2018102022/cds.lib -logfile ncelab.log -errormax 15 -access +wc -status worklib.fulladder1bit 
ncelab -work worklib -cdslib /root/ASIC_DESIGN/VLSI_DESIGN_2019/AhishDeshpande_2018102022/cds.lib -logfile ncelab.log -errormax 15 -access +wc -status worklib.testbenchfulladder1bit 
ncsim -gui -cdslib /root/ASIC_DESIGN/VLSI_DESIGN_2019/AhishDeshpande_2018102022/cds.lib -logfile ncsim.log -errormax 15 -status worklib.testbenchfulladder1bit:module 
