
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//lzmainfo_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400b20 <.init>:
  400b20:	stp	x29, x30, [sp, #-16]!
  400b24:	mov	x29, sp
  400b28:	bl	400f7c <ferror@plt+0x2cc>
  400b2c:	ldp	x29, x30, [sp], #16
  400b30:	ret

Disassembly of section .plt:

0000000000400b40 <exit@plt-0x20>:
  400b40:	stp	x16, x30, [sp, #-16]!
  400b44:	adrp	x16, 411000 <ferror@plt+0x10350>
  400b48:	ldr	x17, [x16, #4088]
  400b4c:	add	x16, x16, #0xff8
  400b50:	br	x17
  400b54:	nop
  400b58:	nop
  400b5c:	nop

0000000000400b60 <exit@plt>:
  400b60:	adrp	x16, 412000 <ferror@plt+0x11350>
  400b64:	ldr	x17, [x16]
  400b68:	add	x16, x16, #0x0
  400b6c:	br	x17

0000000000400b70 <fclose@plt>:
  400b70:	adrp	x16, 412000 <ferror@plt+0x11350>
  400b74:	ldr	x17, [x16, #8]
  400b78:	add	x16, x16, #0x8
  400b7c:	br	x17

0000000000400b80 <fopen@plt>:
  400b80:	adrp	x16, 412000 <ferror@plt+0x11350>
  400b84:	ldr	x17, [x16, #16]
  400b88:	add	x16, x16, #0x10
  400b8c:	br	x17

0000000000400b90 <bindtextdomain@plt>:
  400b90:	adrp	x16, 412000 <ferror@plt+0x11350>
  400b94:	ldr	x17, [x16, #24]
  400b98:	add	x16, x16, #0x18
  400b9c:	br	x17

0000000000400ba0 <__libc_start_main@plt>:
  400ba0:	adrp	x16, 412000 <ferror@plt+0x11350>
  400ba4:	ldr	x17, [x16, #32]
  400ba8:	add	x16, x16, #0x20
  400bac:	br	x17

0000000000400bb0 <strerror@plt>:
  400bb0:	adrp	x16, 412000 <ferror@plt+0x11350>
  400bb4:	ldr	x17, [x16, #40]
  400bb8:	add	x16, x16, #0x28
  400bbc:	br	x17

0000000000400bc0 <__gmon_start__@plt>:
  400bc0:	adrp	x16, 412000 <ferror@plt+0x11350>
  400bc4:	ldr	x17, [x16, #48]
  400bc8:	add	x16, x16, #0x30
  400bcc:	br	x17

0000000000400bd0 <lzma_properties_decode@plt>:
  400bd0:	adrp	x16, 412000 <ferror@plt+0x11350>
  400bd4:	ldr	x17, [x16, #56]
  400bd8:	add	x16, x16, #0x38
  400bdc:	br	x17

0000000000400be0 <abort@plt>:
  400be0:	adrp	x16, 412000 <ferror@plt+0x11350>
  400be4:	ldr	x17, [x16, #64]
  400be8:	add	x16, x16, #0x40
  400bec:	br	x17

0000000000400bf0 <puts@plt>:
  400bf0:	adrp	x16, 412000 <ferror@plt+0x11350>
  400bf4:	ldr	x17, [x16, #72]
  400bf8:	add	x16, x16, #0x48
  400bfc:	br	x17

0000000000400c00 <textdomain@plt>:
  400c00:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c04:	ldr	x17, [x16, #80]
  400c08:	add	x16, x16, #0x50
  400c0c:	br	x17

0000000000400c10 <getopt_long@plt>:
  400c10:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c14:	ldr	x17, [x16, #88]
  400c18:	add	x16, x16, #0x58
  400c1c:	br	x17

0000000000400c20 <strcmp@plt>:
  400c20:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c24:	ldr	x17, [x16, #96]
  400c28:	add	x16, x16, #0x60
  400c2c:	br	x17

0000000000400c30 <fread@plt>:
  400c30:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c34:	ldr	x17, [x16, #104]
  400c38:	add	x16, x16, #0x68
  400c3c:	br	x17

0000000000400c40 <free@plt>:
  400c40:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c44:	ldr	x17, [x16, #112]
  400c48:	add	x16, x16, #0x70
  400c4c:	br	x17

0000000000400c50 <dcgettext@plt>:
  400c50:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c54:	ldr	x17, [x16, #120]
  400c58:	add	x16, x16, #0x78
  400c5c:	br	x17

0000000000400c60 <printf@plt>:
  400c60:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c64:	ldr	x17, [x16, #128]
  400c68:	add	x16, x16, #0x80
  400c6c:	br	x17

0000000000400c70 <__errno_location@plt>:
  400c70:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c74:	ldr	x17, [x16, #136]
  400c78:	add	x16, x16, #0x88
  400c7c:	br	x17

0000000000400c80 <putchar@plt>:
  400c80:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c84:	ldr	x17, [x16, #144]
  400c88:	add	x16, x16, #0x90
  400c8c:	br	x17

0000000000400c90 <fprintf@plt>:
  400c90:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c94:	ldr	x17, [x16, #152]
  400c98:	add	x16, x16, #0x98
  400c9c:	br	x17

0000000000400ca0 <setlocale@plt>:
  400ca0:	adrp	x16, 412000 <ferror@plt+0x11350>
  400ca4:	ldr	x17, [x16, #160]
  400ca8:	add	x16, x16, #0xa0
  400cac:	br	x17

0000000000400cb0 <ferror@plt>:
  400cb0:	adrp	x16, 412000 <ferror@plt+0x11350>
  400cb4:	ldr	x17, [x16, #168]
  400cb8:	add	x16, x16, #0xa8
  400cbc:	br	x17

Disassembly of section .text:

0000000000400cc0 <.text>:
  400cc0:	stp	x29, x30, [sp, #-96]!
  400cc4:	mov	x29, sp
  400cc8:	stp	x19, x20, [sp, #16]
  400ccc:	adrp	x19, 401000 <ferror@plt+0x350>
  400cd0:	add	x19, x19, #0x608
  400cd4:	stp	x21, x22, [sp, #32]
  400cd8:	mov	x21, x1
  400cdc:	mov	w22, w0
  400ce0:	mov	x0, x1
  400ce4:	stp	x23, x24, [sp, #48]
  400ce8:	adrp	x20, 401000 <ferror@plt+0x350>
  400cec:	stp	x25, x26, [sp, #64]
  400cf0:	add	x20, x20, #0x546
  400cf4:	str	x27, [sp, #80]
  400cf8:	bl	40125c <ferror@plt+0x5ac>
  400cfc:	mov	x1, x19
  400d00:	mov	w0, #0x6                   	// #6
  400d04:	bl	400ca0 <setlocale@plt>
  400d08:	adrp	x1, 401000 <ferror@plt+0x350>
  400d0c:	add	x1, x1, #0x534
  400d10:	mov	x0, x20
  400d14:	bl	400b90 <bindtextdomain@plt>
  400d18:	mov	x0, x20
  400d1c:	bl	400c00 <textdomain@plt>
  400d20:	mov	x2, x19
  400d24:	mov	x1, x21
  400d28:	mov	w0, w22
  400d2c:	mov	x4, #0x0                   	// #0
  400d30:	adrp	x3, 401000 <ferror@plt+0x350>
  400d34:	add	x3, x3, #0x688
  400d38:	bl	400c10 <getopt_long@plt>
  400d3c:	cmn	w0, #0x1
  400d40:	b.eq	400e00 <ferror@plt+0x150>  // b.none
  400d44:	cbz	w0, 400d58 <ferror@plt+0xa8>
  400d48:	cmp	w0, #0x1
  400d4c:	b.eq	400df0 <ferror@plt+0x140>  // b.none
  400d50:	mov	w0, #0x1                   	// #1
  400d54:	bl	400b60 <exit@plt>
  400d58:	mov	w2, #0x5                   	// #5
  400d5c:	adrp	x1, 401000 <ferror@plt+0x350>
  400d60:	mov	x0, #0x0                   	// #0
  400d64:	add	x1, x1, #0x549
  400d68:	bl	400c50 <dcgettext@plt>
  400d6c:	adrp	x1, 412000 <ferror@plt+0x11350>
  400d70:	ldr	x1, [x1, #192]
  400d74:	bl	400c60 <printf@plt>
  400d78:	adrp	x1, 401000 <ferror@plt+0x350>
  400d7c:	add	x1, x1, #0x5a3
  400d80:	mov	w2, #0x5                   	// #5
  400d84:	mov	x0, #0x0                   	// #0
  400d88:	bl	400c50 <dcgettext@plt>
  400d8c:	bl	400c60 <printf@plt>
  400d90:	mov	w0, #0xa                   	// #10
  400d94:	bl	400c80 <putchar@plt>
  400d98:	mov	w2, #0x5                   	// #5
  400d9c:	adrp	x1, 401000 <ferror@plt+0x350>
  400da0:	mov	x0, #0x0                   	// #0
  400da4:	add	x1, x1, #0x5db
  400da8:	bl	400c50 <dcgettext@plt>
  400dac:	adrp	x1, 401000 <ferror@plt+0x350>
  400db0:	add	x1, x1, #0x609
  400db4:	bl	400c60 <printf@plt>
  400db8:	mov	w2, #0x5                   	// #5
  400dbc:	adrp	x1, 401000 <ferror@plt+0x350>
  400dc0:	mov	x0, #0x0                   	// #0
  400dc4:	add	x1, x1, #0x622
  400dc8:	bl	400c50 <dcgettext@plt>
  400dcc:	adrp	x2, 401000 <ferror@plt+0x350>
  400dd0:	adrp	x1, 401000 <ferror@plt+0x350>
  400dd4:	add	x2, x2, #0x636
  400dd8:	add	x1, x1, #0x64e
  400ddc:	bl	400c60 <printf@plt>
  400de0:	mov	w2, #0x1                   	// #1
  400de4:	mov	w1, w2
  400de8:	mov	w0, #0x0                   	// #0
  400dec:	bl	40126c <ferror@plt+0x5bc>
  400df0:	adrp	x0, 401000 <ferror@plt+0x350>
  400df4:	add	x0, x0, #0x657
  400df8:	bl	400bf0 <puts@plt>
  400dfc:	b	400de0 <ferror@plt+0x130>
  400e00:	adrp	x20, 412000 <ferror@plt+0x11350>
  400e04:	ldr	w0, [x20, #208]
  400e08:	cmp	w0, w22
  400e0c:	b.ne	400e3c <ferror@plt+0x18c>  // b.any
  400e10:	adrp	x0, 412000 <ferror@plt+0x11350>
  400e14:	ldr	x1, [x0, #224]
  400e18:	adrp	x0, 401000 <ferror@plt+0x350>
  400e1c:	add	x0, x0, #0x671
  400e20:	bl	401034 <ferror@plt+0x384>
  400e24:	tst	w0, #0xff
  400e28:	cset	w19, ne  // ne = any
  400e2c:	mov	w2, #0x1                   	// #1
  400e30:	mov	w0, w19
  400e34:	mov	w1, w2
  400e38:	b	400dec <ferror@plt+0x13c>
  400e3c:	adrp	x24, 401000 <ferror@plt+0x350>
  400e40:	adrp	x25, 401000 <ferror@plt+0x350>
  400e44:	adrp	x26, 401000 <ferror@plt+0x350>
  400e48:	add	x24, x24, #0x679
  400e4c:	add	x25, x25, #0x5a1
  400e50:	add	x26, x26, #0x42d
  400e54:	mov	w19, #0x0                   	// #0
  400e58:	mov	w0, #0xa                   	// #10
  400e5c:	bl	400c80 <putchar@plt>
  400e60:	ldrsw	x0, [x20, #208]
  400e64:	mov	x1, x24
  400e68:	ldr	x23, [x21, x0, lsl #3]
  400e6c:	mov	x0, x23
  400e70:	bl	400c20 <strcmp@plt>
  400e74:	cbnz	w0, 400eac <ferror@plt+0x1fc>
  400e78:	adrp	x0, 412000 <ferror@plt+0x11350>
  400e7c:	ldr	x1, [x0, #224]
  400e80:	adrp	x0, 401000 <ferror@plt+0x350>
  400e84:	add	x0, x0, #0x671
  400e88:	bl	401034 <ferror@plt+0x384>
  400e8c:	tst	w0, #0xff
  400e90:	csinc	w19, w19, wzr, eq  // eq = none
  400e94:	ldr	w0, [x20, #208]
  400e98:	add	w0, w0, #0x1
  400e9c:	str	w0, [x20, #208]
  400ea0:	cmp	w0, w22
  400ea4:	b.lt	400e60 <ferror@plt+0x1b0>  // b.tstop
  400ea8:	b	400e2c <ferror@plt+0x17c>
  400eac:	mov	x0, x23
  400eb0:	mov	x1, x25
  400eb4:	bl	400b80 <fopen@plt>
  400eb8:	mov	x23, x0
  400ebc:	ldrsw	x0, [x20, #208]
  400ec0:	cbnz	x23, 400f04 <ferror@plt+0x254>
  400ec4:	adrp	x1, 412000 <ferror@plt+0x11350>
  400ec8:	ldr	x27, [x21, x0, lsl #3]
  400ecc:	ldr	x19, [x1, #200]
  400ed0:	adrp	x1, 412000 <ferror@plt+0x11350>
  400ed4:	ldr	x23, [x1, #192]
  400ed8:	bl	400c70 <__errno_location@plt>
  400edc:	ldr	w0, [x0]
  400ee0:	bl	400bb0 <strerror@plt>
  400ee4:	mov	x4, x0
  400ee8:	mov	x3, x27
  400eec:	mov	x0, x19
  400ef0:	mov	x2, x23
  400ef4:	mov	x1, x26
  400ef8:	mov	w19, #0x1                   	// #1
  400efc:	bl	400c90 <fprintf@plt>
  400f00:	b	400e94 <ferror@plt+0x1e4>
  400f04:	ldr	x0, [x21, x0, lsl #3]
  400f08:	mov	x1, x23
  400f0c:	bl	401034 <ferror@plt+0x384>
  400f10:	tst	w0, #0xff
  400f14:	csinc	w19, w19, wzr, eq  // eq = none
  400f18:	mov	w0, #0xa                   	// #10
  400f1c:	bl	400c80 <putchar@plt>
  400f20:	mov	x0, x23
  400f24:	bl	400b70 <fclose@plt>
  400f28:	b	400e94 <ferror@plt+0x1e4>
  400f2c:	mov	x29, #0x0                   	// #0
  400f30:	mov	x30, #0x0                   	// #0
  400f34:	mov	x5, x0
  400f38:	ldr	x1, [sp]
  400f3c:	add	x2, sp, #0x8
  400f40:	mov	x6, sp
  400f44:	movz	x0, #0x0, lsl #48
  400f48:	movk	x0, #0x0, lsl #32
  400f4c:	movk	x0, #0x40, lsl #16
  400f50:	movk	x0, #0xcc0
  400f54:	movz	x3, #0x0, lsl #48
  400f58:	movk	x3, #0x0, lsl #32
  400f5c:	movk	x3, #0x40, lsl #16
  400f60:	movk	x3, #0x1358
  400f64:	movz	x4, #0x0, lsl #48
  400f68:	movk	x4, #0x0, lsl #32
  400f6c:	movk	x4, #0x40, lsl #16
  400f70:	movk	x4, #0x13d8
  400f74:	bl	400ba0 <__libc_start_main@plt>
  400f78:	bl	400be0 <abort@plt>
  400f7c:	adrp	x0, 411000 <ferror@plt+0x10350>
  400f80:	ldr	x0, [x0, #4064]
  400f84:	cbz	x0, 400f8c <ferror@plt+0x2dc>
  400f88:	b	400bc0 <__gmon_start__@plt>
  400f8c:	ret
  400f90:	adrp	x0, 412000 <ferror@plt+0x11350>
  400f94:	add	x0, x0, #0xc0
  400f98:	adrp	x1, 412000 <ferror@plt+0x11350>
  400f9c:	add	x1, x1, #0xc0
  400fa0:	cmp	x1, x0
  400fa4:	b.eq	400fbc <ferror@plt+0x30c>  // b.none
  400fa8:	adrp	x1, 401000 <ferror@plt+0x350>
  400fac:	ldr	x1, [x1, #1016]
  400fb0:	cbz	x1, 400fbc <ferror@plt+0x30c>
  400fb4:	mov	x16, x1
  400fb8:	br	x16
  400fbc:	ret
  400fc0:	adrp	x0, 412000 <ferror@plt+0x11350>
  400fc4:	add	x0, x0, #0xc0
  400fc8:	adrp	x1, 412000 <ferror@plt+0x11350>
  400fcc:	add	x1, x1, #0xc0
  400fd0:	sub	x1, x1, x0
  400fd4:	lsr	x2, x1, #63
  400fd8:	add	x1, x2, x1, asr #3
  400fdc:	cmp	xzr, x1, asr #1
  400fe0:	asr	x1, x1, #1
  400fe4:	b.eq	400ffc <ferror@plt+0x34c>  // b.none
  400fe8:	adrp	x2, 401000 <ferror@plt+0x350>
  400fec:	ldr	x2, [x2, #1024]
  400ff0:	cbz	x2, 400ffc <ferror@plt+0x34c>
  400ff4:	mov	x16, x2
  400ff8:	br	x16
  400ffc:	ret
  401000:	stp	x29, x30, [sp, #-32]!
  401004:	mov	x29, sp
  401008:	str	x19, [sp, #16]
  40100c:	adrp	x19, 412000 <ferror@plt+0x11350>
  401010:	ldrb	w0, [x19, #232]
  401014:	cbnz	w0, 401024 <ferror@plt+0x374>
  401018:	bl	400f90 <ferror@plt+0x2e0>
  40101c:	mov	w0, #0x1                   	// #1
  401020:	strb	w0, [x19, #232]
  401024:	ldr	x19, [sp, #16]
  401028:	ldp	x29, x30, [sp], #32
  40102c:	ret
  401030:	b	400fc0 <ferror@plt+0x310>
  401034:	stp	x29, x30, [sp, #-80]!
  401038:	mov	x3, x1
  40103c:	mov	x2, #0xd                   	// #13
  401040:	mov	x29, sp
  401044:	stp	x19, x20, [sp, #16]
  401048:	stp	x21, x22, [sp, #32]
  40104c:	mov	x21, x0
  401050:	mov	x22, x1
  401054:	add	x0, sp, #0x30
  401058:	mov	x1, #0x1                   	// #1
  40105c:	bl	400c30 <fread@plt>
  401060:	cmp	x0, #0xd
  401064:	b.eq	4010d8 <ferror@plt+0x428>  // b.none
  401068:	adrp	x0, 412000 <ferror@plt+0x11350>
  40106c:	ldr	x19, [x0, #200]
  401070:	adrp	x0, 412000 <ferror@plt+0x11350>
  401074:	ldr	x20, [x0, #192]
  401078:	mov	x0, x22
  40107c:	bl	400cb0 <ferror@plt>
  401080:	cbz	w0, 4010c0 <ferror@plt+0x410>
  401084:	bl	400c70 <__errno_location@plt>
  401088:	ldr	w0, [x0]
  40108c:	bl	400bb0 <strerror@plt>
  401090:	mov	x4, x0
  401094:	mov	x3, x21
  401098:	mov	x2, x20
  40109c:	mov	x0, x19
  4010a0:	adrp	x1, 401000 <ferror@plt+0x350>
  4010a4:	add	x1, x1, #0x42d
  4010a8:	bl	400c90 <fprintf@plt>
  4010ac:	mov	w0, #0x1                   	// #1
  4010b0:	ldp	x19, x20, [sp, #16]
  4010b4:	ldp	x21, x22, [sp, #32]
  4010b8:	ldp	x29, x30, [sp], #80
  4010bc:	ret
  4010c0:	adrp	x1, 401000 <ferror@plt+0x350>
  4010c4:	add	x1, x1, #0x408
  4010c8:	mov	w2, #0x5                   	// #5
  4010cc:	mov	x0, #0x0                   	// #0
  4010d0:	bl	400c50 <dcgettext@plt>
  4010d4:	b	401090 <ferror@plt+0x3e0>
  4010d8:	mov	x0, #0x1                   	// #1
  4010dc:	add	x2, sp, #0x30
  4010e0:	movk	x0, #0x4000, lsl #48
  4010e4:	mov	x3, #0x5                   	// #5
  4010e8:	mov	x1, #0x0                   	// #0
  4010ec:	stp	x0, xzr, [sp, #64]
  4010f0:	add	x0, sp, #0x40
  4010f4:	bl	400bd0 <lzma_properties_decode@plt>
  4010f8:	mov	w19, w0
  4010fc:	cmp	w0, #0x5
  401100:	b.eq	4011d4 <ferror@plt+0x524>  // b.none
  401104:	cmp	w0, #0x8
  401108:	b.eq	4011b4 <ferror@plt+0x504>  // b.none
  40110c:	cbnz	w0, 40120c <ferror@plt+0x55c>
  401110:	mov	x0, #0x0                   	// #0
  401114:	mov	x20, #0x0                   	// #0
  401118:	add	x1, sp, #0x30
  40111c:	lsl	w2, w0, #3
  401120:	add	x1, x1, x0
  401124:	add	x0, x0, #0x1
  401128:	cmp	x0, #0x8
  40112c:	ldrb	w1, [x1, #5]
  401130:	lsl	x1, x1, x2
  401134:	orr	x20, x20, x1
  401138:	b.ne	401118 <ferror@plt+0x468>  // b.any
  40113c:	adrp	x0, 412000 <ferror@plt+0x11350>
  401140:	ldr	x0, [x0, #224]
  401144:	cmp	x0, x22
  401148:	b.eq	401154 <ferror@plt+0x4a4>  // b.none
  40114c:	mov	x0, x21
  401150:	bl	400bf0 <puts@plt>
  401154:	adrp	x0, 401000 <ferror@plt+0x350>
  401158:	add	x0, x0, #0x45f
  40115c:	bl	400c60 <printf@plt>
  401160:	cmn	x20, #0x1
  401164:	b.ne	401234 <ferror@plt+0x584>  // b.any
  401168:	adrp	x0, 401000 <ferror@plt+0x350>
  40116c:	add	x0, x0, #0x47f
  401170:	bl	400c60 <printf@plt>
  401174:	ldr	x20, [sp, #72]
  401178:	ldr	w0, [x20]
  40117c:	add	w1, w0, #0x80, lsl #12
  401180:	lsr	w1, w1, #20
  401184:	cmp	w0, #0x1
  401188:	b.hi	401250 <ferror@plt+0x5a0>  // b.pmore
  40118c:	ldp	w3, w4, [x20, #20]
  401190:	mov	w2, w19
  401194:	ldr	w5, [x20, #28]
  401198:	adrp	x0, 401000 <ferror@plt+0x350>
  40119c:	add	x0, x0, #0x49a
  4011a0:	bl	400c60 <printf@plt>
  4011a4:	mov	x0, x20
  4011a8:	bl	400c40 <free@plt>
  4011ac:	mov	w0, #0x0                   	// #0
  4011b0:	b	4010b0 <ferror@plt+0x400>
  4011b4:	adrp	x0, 412000 <ferror@plt+0x11350>
  4011b8:	adrp	x1, 401000 <ferror@plt+0x350>
  4011bc:	mov	w2, #0x5                   	// #5
  4011c0:	add	x1, x1, #0x439
  4011c4:	ldr	x19, [x0, #200]
  4011c8:	adrp	x0, 412000 <ferror@plt+0x11350>
  4011cc:	ldr	x20, [x0, #192]
  4011d0:	b	4010cc <ferror@plt+0x41c>
  4011d4:	adrp	x0, 412000 <ferror@plt+0x11350>
  4011d8:	ldr	x19, [x0, #200]
  4011dc:	adrp	x0, 412000 <ferror@plt+0x11350>
  4011e0:	ldr	x20, [x0, #192]
  4011e4:	mov	w0, #0xc                   	// #12
  4011e8:	bl	400bb0 <strerror@plt>
  4011ec:	mov	x3, x0
  4011f0:	mov	x2, x20
  4011f4:	adrp	x1, 401000 <ferror@plt+0x350>
  4011f8:	add	x1, x1, #0x431
  4011fc:	mov	x0, x19
  401200:	bl	400c90 <fprintf@plt>
  401204:	mov	w0, #0x1                   	// #1
  401208:	bl	400b60 <exit@plt>
  40120c:	adrp	x0, 412000 <ferror@plt+0x11350>
  401210:	mov	w2, #0x5                   	// #5
  401214:	adrp	x1, 401000 <ferror@plt+0x350>
  401218:	add	x1, x1, #0x44a
  40121c:	ldr	x19, [x0, #200]
  401220:	adrp	x0, 412000 <ferror@plt+0x11350>
  401224:	ldr	x20, [x0, #192]
  401228:	mov	x0, #0x0                   	// #0
  40122c:	bl	400c50 <dcgettext@plt>
  401230:	b	4011ec <ferror@plt+0x53c>
  401234:	add	x1, x20, #0x80, lsl #12
  401238:	mov	x2, x20
  40123c:	adrp	x0, 401000 <ferror@plt+0x350>
  401240:	add	x0, x0, #0x487
  401244:	lsr	x1, x1, #20
  401248:	bl	400c60 <printf@plt>
  40124c:	b	401174 <ferror@plt+0x4c4>
  401250:	add	w19, w19, #0x1
  401254:	lsr	w0, w0, #1
  401258:	b	401184 <ferror@plt+0x4d4>
  40125c:	ldr	x1, [x0]
  401260:	adrp	x0, 412000 <ferror@plt+0x11350>
  401264:	str	x1, [x0, #192]
  401268:	ret
  40126c:	stp	x29, x30, [sp, #-64]!
  401270:	cmp	w0, w1
  401274:	mov	x29, sp
  401278:	stp	x19, x20, [sp, #16]
  40127c:	mov	w19, w1
  401280:	stp	x21, x22, [sp, #32]
  401284:	stp	x23, x24, [sp, #48]
  401288:	b.eq	401310 <ferror@plt+0x660>  // b.none
  40128c:	adrp	x22, 412000 <ferror@plt+0x11350>
  401290:	mov	w21, w0
  401294:	mov	w24, w2
  401298:	adrp	x23, 412000 <ferror@plt+0x11350>
  40129c:	ldr	x0, [x22, #216]
  4012a0:	bl	400cb0 <ferror@plt>
  4012a4:	mov	w20, w0
  4012a8:	ldr	x0, [x22, #216]
  4012ac:	bl	400b70 <fclose@plt>
  4012b0:	mov	w22, w0
  4012b4:	orr	w20, w20, w0
  4012b8:	cbz	w20, 401330 <ferror@plt+0x680>
  4012bc:	cbz	w24, 401310 <ferror@plt+0x660>
  4012c0:	adrp	x0, 412000 <ferror@plt+0x11350>
  4012c4:	mov	w2, #0x5                   	// #5
  4012c8:	ldr	x21, [x23, #200]
  4012cc:	adrp	x1, 401000 <ferror@plt+0x350>
  4012d0:	ldr	x23, [x0, #192]
  4012d4:	add	x1, x1, #0x6e8
  4012d8:	mov	x0, #0x0                   	// #0
  4012dc:	bl	400c50 <dcgettext@plt>
  4012e0:	mov	x20, x0
  4012e4:	cbz	w22, 401318 <ferror@plt+0x668>
  4012e8:	bl	400c70 <__errno_location@plt>
  4012ec:	ldr	w0, [x0]
  4012f0:	bl	400bb0 <strerror@plt>
  4012f4:	mov	x4, x0
  4012f8:	adrp	x1, 401000 <ferror@plt+0x350>
  4012fc:	mov	x3, x20
  401300:	mov	x2, x23
  401304:	add	x1, x1, #0x42d
  401308:	mov	x0, x21
  40130c:	bl	400c90 <fprintf@plt>
  401310:	mov	w0, w19
  401314:	bl	400b60 <exit@plt>
  401318:	mov	w2, #0x5                   	// #5
  40131c:	adrp	x1, 401000 <ferror@plt+0x350>
  401320:	mov	x0, #0x0                   	// #0
  401324:	add	x1, x1, #0x70a
  401328:	bl	400c50 <dcgettext@plt>
  40132c:	b	4012f4 <ferror@plt+0x644>
  401330:	ldr	x0, [x23, #200]
  401334:	bl	400cb0 <ferror@plt>
  401338:	mov	w20, w0
  40133c:	ldr	x0, [x23, #200]
  401340:	bl	400b70 <fclose@plt>
  401344:	orr	w20, w20, w0
  401348:	cmp	w20, #0x0
  40134c:	csel	w19, w19, w21, ne  // ne = any
  401350:	b	401310 <ferror@plt+0x660>
  401354:	nop
  401358:	stp	x29, x30, [sp, #-64]!
  40135c:	mov	x29, sp
  401360:	stp	x19, x20, [sp, #16]
  401364:	adrp	x20, 411000 <ferror@plt+0x10350>
  401368:	add	x20, x20, #0xdd0
  40136c:	stp	x21, x22, [sp, #32]
  401370:	adrp	x21, 411000 <ferror@plt+0x10350>
  401374:	add	x21, x21, #0xdc8
  401378:	sub	x20, x20, x21
  40137c:	mov	w22, w0
  401380:	stp	x23, x24, [sp, #48]
  401384:	mov	x23, x1
  401388:	mov	x24, x2
  40138c:	bl	400b20 <exit@plt-0x40>
  401390:	cmp	xzr, x20, asr #3
  401394:	b.eq	4013c0 <ferror@plt+0x710>  // b.none
  401398:	asr	x20, x20, #3
  40139c:	mov	x19, #0x0                   	// #0
  4013a0:	ldr	x3, [x21, x19, lsl #3]
  4013a4:	mov	x2, x24
  4013a8:	add	x19, x19, #0x1
  4013ac:	mov	x1, x23
  4013b0:	mov	w0, w22
  4013b4:	blr	x3
  4013b8:	cmp	x20, x19
  4013bc:	b.ne	4013a0 <ferror@plt+0x6f0>  // b.any
  4013c0:	ldp	x19, x20, [sp, #16]
  4013c4:	ldp	x21, x22, [sp, #32]
  4013c8:	ldp	x23, x24, [sp, #48]
  4013cc:	ldp	x29, x30, [sp], #64
  4013d0:	ret
  4013d4:	nop
  4013d8:	ret

Disassembly of section .fini:

00000000004013dc <.fini>:
  4013dc:	stp	x29, x30, [sp, #-16]!
  4013e0:	mov	x29, sp
  4013e4:	ldp	x29, x30, [sp], #16
  4013e8:	ret
