Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 3C6644933B1
	for <lists+qemu-devel@lfdr.de>; Wed, 19 Jan 2022 04:41:09 +0100 (CET)
Received: from localhost ([::1]:50708 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1nA1qO-0003YU-0S
	for lists+qemu-devel@lfdr.de; Tue, 18 Jan 2022 22:41:08 -0500
Received: from eggs.gnu.org ([209.51.188.92]:40150)
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <zhiwei_liu@c-sky.com>)
 id 1nA1mb-0001RE-Kw; Tue, 18 Jan 2022 22:37:13 -0500
Received: from out28-145.mail.aliyun.com ([115.124.28.145]:51791)
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <zhiwei_liu@c-sky.com>)
 id 1nA1mG-0005ay-U9; Tue, 18 Jan 2022 22:37:13 -0500
X-Alimail-AntiSpam: AC=CONTINUE; BC=0.07436282|-1; CH=green;
 DM=|CONTINUE|false|; DS=CONTINUE|ham_alarm|0.179529-0.00340746-0.817063;
 FP=0|0|0|0|0|-1|-1|-1; HT=ay29a033018047192; MF=zhiwei_liu@c-sky.com; NM=1;
 PH=DS; RN=8; RT=8; SR=0; TI=SMTPD_---.MfAcuUJ_1642563392; 
Received: from 10.0.2.15(mailfrom:zhiwei_liu@c-sky.com
 fp:SMTPD_---.MfAcuUJ_1642563392) by smtp.aliyun-inc.com(10.147.40.2);
 Wed, 19 Jan 2022 11:36:32 +0800
Subject: Re: [PATCH v6 05/22] target/riscv: Create xl field in env
To: Alistair Francis <alistair23@gmail.com>
References: <20220113114004.286796-1-zhiwei_liu@c-sky.com>
 <20220113114004.286796-6-zhiwei_liu@c-sky.com>
 <CAKmqyKPcst5Xg5T5_Py0KyCBf8zYmc7FdWWJDZz0dsjcWThE8A@mail.gmail.com>
From: LIU Zhiwei <zhiwei_liu@c-sky.com>
Message-ID: <75fd9a6e-bd9e-37ab-9040-43a43b34d901@c-sky.com>
Date: Wed, 19 Jan 2022 11:36:32 +0800
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:78.0) Gecko/20100101
 Thunderbird/78.14.0
MIME-Version: 1.0
In-Reply-To: <CAKmqyKPcst5Xg5T5_Py0KyCBf8zYmc7FdWWJDZz0dsjcWThE8A@mail.gmail.com>
Content-Type: text/plain; charset=utf-8; format=flowed
Content-Transfer-Encoding: 8bit
Content-Language: en-US
Received-SPF: none client-ip=115.124.28.145; envelope-from=zhiwei_liu@c-sky.com;
 helo=out28-145.mail.aliyun.com
X-Spam_score_int: -18
X-Spam_score: -1.9
X-Spam_bar: -
X-Spam_report: (-1.9 / 5.0 requ) BAYES_00=-1.9, NICE_REPLY_A=-0.001,
 RCVD_IN_DNSWL_NONE=-0.0001, RCVD_IN_MSPIKE_H3=0.001, RCVD_IN_MSPIKE_WL=0.001,
 SPF_HELO_NONE=0.001, SPF_NONE=0.001,
 UNPARSEABLE_RELAY=0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: guoren@linux.alibaba.com, "open list:RISC-V" <qemu-riscv@nongnu.org>,
 Bin Meng <bin.meng@windriver.com>,
 Richard Henderson <richard.henderson@linaro.org>,
 "qemu-devel@nongnu.org Developers" <qemu-devel@nongnu.org>,
 Palmer Dabbelt <palmer@dabbelt.com>,
 Alistair Francis <Alistair.Francis@wdc.com>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>


On 2022/1/19 上午11:24, Alistair Francis wrote:
> On Thu, Jan 13, 2022 at 9:50 PM LIU Zhiwei <zhiwei_liu@c-sky.com> wrote:
>> Signed-off-by: LIU Zhiwei <zhiwei_liu@c-sky.com>
> I'm not clear on why this is better?

Current xlen has been used in helper functions and many other places.  
The computation of current xlen  is not so trivial, so that we should 
recompute it as little as possible.
Fortunately, xlen only changes in very seldom cases, such as exception, 
misa write,  mstatus write, cpu reset, migration load.
So that we can only recompute XLEN in this places and cache it into 
CPURISCVState.

Thanks
Zhiwei

>
> Alistair
>
>> ---
>>   target/riscv/cpu.c        |  1 +
>>   target/riscv/cpu.h        | 31 +++++++++++++++++++++++++++++++
>>   target/riscv/cpu_helper.c | 34 ++--------------------------------
>>   target/riscv/csr.c        |  2 ++
>>   target/riscv/machine.c    | 10 ++++++++++
>>   5 files changed, 46 insertions(+), 32 deletions(-)
>>
>> diff --git a/target/riscv/cpu.c b/target/riscv/cpu.c
>> index 9bc25d3055..54c1cf8ec5 100644
>> --- a/target/riscv/cpu.c
>> +++ b/target/riscv/cpu.c
>> @@ -399,6 +399,7 @@ static void riscv_cpu_reset(DeviceState *dev)
>>       /* mmte is supposed to have pm.current hardwired to 1 */
>>       env->mmte |= (PM_EXT_INITIAL | MMTE_M_PM_CURRENT);
>>   #endif
>> +    env->xl = riscv_cpu_mxl(env);
>>       cs->exception_index = RISCV_EXCP_NONE;
>>       env->load_res = -1;
>>       set_default_nan_mode(1, &env->fp_status);
>> diff --git a/target/riscv/cpu.h b/target/riscv/cpu.h
>> index 4d63086765..65fd849bef 100644
>> --- a/target/riscv/cpu.h
>> +++ b/target/riscv/cpu.h
>> @@ -145,6 +145,7 @@ struct CPURISCVState {
>>       uint32_t misa_mxl_max;  /* max mxl for this cpu */
>>       uint32_t misa_ext;      /* current extensions */
>>       uint32_t misa_ext_mask; /* max ext for this cpu */
>> +    uint32_t xl;            /* current xlen */
>>
>>       /* 128-bit helpers upper part return value */
>>       target_ulong retxh;
>> @@ -443,6 +444,36 @@ static inline RISCVMXL riscv_cpu_mxl(CPURISCVState *env)
>>   }
>>   #endif
>>
>> +#if defined(TARGET_RISCV32)
>> +#define cpu_recompute_xl(env)  ((void)(env), MXL_RV32)
>> +#else
>> +static inline RISCVMXL cpu_recompute_xl(CPURISCVState *env)
>> +{
>> +    RISCVMXL xl = env->misa_mxl;
>> +#if !defined(CONFIG_USER_ONLY)
>> +    /*
>> +     * When emulating a 32-bit-only cpu, use RV32.
>> +     * When emulating a 64-bit cpu, and MXL has been reduced to RV32,
>> +     * MSTATUSH doesn't have UXL/SXL, therefore XLEN cannot be widened
>> +     * back to RV64 for lower privs.
>> +     */
>> +    if (xl != MXL_RV32) {
>> +        switch (env->priv) {
>> +        case PRV_M:
>> +            break;
>> +        case PRV_U:
>> +            xl = get_field(env->mstatus, MSTATUS64_UXL);
>> +            break;
>> +        default: /* PRV_S | PRV_H */
>> +            xl = get_field(env->mstatus, MSTATUS64_SXL);
>> +            break;
>> +        }
>> +    }
>> +#endif
>> +    return xl;
>> +}
>> +#endif
>> +
>>   /*
>>    * Encode LMUL to lmul as follows:
>>    *     LMUL    vlmul    lmul
>> diff --git a/target/riscv/cpu_helper.c b/target/riscv/cpu_helper.c
>> index 434a83e66a..32ea066ef0 100644
>> --- a/target/riscv/cpu_helper.c
>> +++ b/target/riscv/cpu_helper.c
>> @@ -35,37 +35,6 @@ int riscv_cpu_mmu_index(CPURISCVState *env, bool ifetch)
>>   #endif
>>   }
>>
>> -static RISCVMXL cpu_get_xl(CPURISCVState *env)
>> -{
>> -#if defined(TARGET_RISCV32)
>> -    return MXL_RV32;
>> -#elif defined(CONFIG_USER_ONLY)
>> -    return MXL_RV64;
>> -#else
>> -    RISCVMXL xl = riscv_cpu_mxl(env);
>> -
>> -    /*
>> -     * When emulating a 32-bit-only cpu, use RV32.
>> -     * When emulating a 64-bit cpu, and MXL has been reduced to RV32,
>> -     * MSTATUSH doesn't have UXL/SXL, therefore XLEN cannot be widened
>> -     * back to RV64 for lower privs.
>> -     */
>> -    if (xl != MXL_RV32) {
>> -        switch (env->priv) {
>> -        case PRV_M:
>> -            break;
>> -        case PRV_U:
>> -            xl = get_field(env->mstatus, MSTATUS64_UXL);
>> -            break;
>> -        default: /* PRV_S | PRV_H */
>> -            xl = get_field(env->mstatus, MSTATUS64_SXL);
>> -            break;
>> -        }
>> -    }
>> -    return xl;
>> -#endif
>> -}
>> -
>>   void cpu_get_tb_cpu_state(CPURISCVState *env, target_ulong *pc,
>>                             target_ulong *cs_base, uint32_t *pflags)
>>   {
>> @@ -145,7 +114,7 @@ void cpu_get_tb_cpu_state(CPURISCVState *env, target_ulong *pc,
>>       }
>>   #endif
>>
>> -    flags = FIELD_DP32(flags, TB_FLAGS, XL, cpu_get_xl(env));
>> +    flags = FIELD_DP32(flags, TB_FLAGS, XL, env->xl);
>>
>>       *pflags = flags;
>>   }
>> @@ -361,6 +330,7 @@ void riscv_cpu_set_mode(CPURISCVState *env, target_ulong newpriv)
>>       }
>>       /* tlb_flush is unnecessary as mode is contained in mmu_idx */
>>       env->priv = newpriv;
>> +    env->xl = cpu_recompute_xl(env);
>>
>>       /*
>>        * Clear the load reservation - otherwise a reservation placed in one
>> diff --git a/target/riscv/csr.c b/target/riscv/csr.c
>> index e7578f3e0f..b282a642f5 100644
>> --- a/target/riscv/csr.c
>> +++ b/target/riscv/csr.c
>> @@ -585,6 +585,7 @@ static RISCVException write_mstatus(CPURISCVState *env, int csrno,
>>           mstatus = set_field(mstatus, MSTATUS64_UXL, xl);
>>       }
>>       env->mstatus = mstatus;
>> +    env->xl = cpu_recompute_xl(env);
>>
>>       return RISCV_EXCP_NONE;
>>   }
>> @@ -700,6 +701,7 @@ static RISCVException write_misa(CPURISCVState *env, int csrno,
>>       /* flush translation cache */
>>       tb_flush(env_cpu(env));
>>       env->misa_ext = val;
>> +    env->xl = riscv_cpu_mxl(env);
>>       return RISCV_EXCP_NONE;
>>   }
>>
>> diff --git a/target/riscv/machine.c b/target/riscv/machine.c
>> index 13b9ab375b..e1d1029e88 100644
>> --- a/target/riscv/machine.c
>> +++ b/target/riscv/machine.c
>> @@ -185,10 +185,20 @@ static const VMStateDescription vmstate_rv128 = {
>>       }
>>   };
>>
>> +static int riscv_cpu_post_load(void *opaque, int version_id)
>> +{
>> +    RISCVCPU *cpu = opaque;
>> +    CPURISCVState *env = &cpu->env;
>> +
>> +    env->xl = cpu_recompute_xl(env);
>> +    return 0;
>> +}
>> +
>>   const VMStateDescription vmstate_riscv_cpu = {
>>       .name = "cpu",
>>       .version_id = 3,
>>       .minimum_version_id = 3,
>> +    .post_load = riscv_cpu_post_load,
>>       .fields = (VMStateField[]) {
>>           VMSTATE_UINTTL_ARRAY(env.gpr, RISCVCPU, 32),
>>           VMSTATE_UINT64_ARRAY(env.fpr, RISCVCPU, 32),
>> --
>> 2.25.1
>>
>>

