#-----------------------------------------------------------
# Vivado v2023.2.2 (64-bit)
# SW Build 4126759 on Thu Feb  8 23:53:51 MST 2024
# IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
# SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
# Start of session at: Mon Oct  6 13:18:55 2025
# Process ID: 3516
# Current directory: C:/Vivado_Projects/DAC_par
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2936 C:\Vivado_Projects\DAC_par\DAC_par.xpr
# Log file: C:/Vivado_Projects/DAC_par/vivado.log
# Journal file: C:/Vivado_Projects/DAC_par\vivado.jou
# Running On: DESKTOP-JUTT43E, OS: Windows, CPU Frequency: 3000 MHz, CPU Physical cores: 4, Host memory: 8392 MB
#-----------------------------------------------------------
start_gui
Sourcing tcl script 'C:/Xilinx/Vivado/2023.2/scripts/Vivado_init.tcl'
0 Beta devices matching pattern found, 0 enabled.
enable_beta_device: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1230.688 ; gain = 0.000
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24c/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24i/1.0/board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kd240_som/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project C:/Vivado_Projects/DAC_par/DAC_par.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_Projects/ip_repo/parallel_DAC_lite_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'parallel_DAC_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'parallel_DAC_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj parallel_DAC_tb_vlog.prj"
Режим вывода команд на экран (ECHO) отключен.
Режим вывода команд на экран (ECHO) отключен.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot parallel_DAC_tb_behav xil_defaultlib.parallel_DAC_tb xil_defaultlib.glbl -log elaborate.log"
Режим вывода команд на экран (ECHO) отключен.
Режим вывода команд на экран (ECHO) отключен.
Vivado Simulator v2023.2.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot parallel_DAC_tb_behav xil_defaultlib.parallel_DAC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'in_sdo' is not connected on this instance [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sim_1/new/parallel_DAC_tb.sv:76]
WARNING: [VRFC 10-3823] variable 'sel_1_0' might have multiple concurrent drivers [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/parallel_DAC.sv:199]
WARNING: [VRFC 10-3823] variable 'sel_1_1' might have multiple concurrent drivers [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/parallel_DAC.sv:200]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "parallel_DAC_tb_behav -key {Behavioral:sim_1:Functional:parallel_DAC_tb} -tclbatch {parallel_DAC_tb.tcl} -view {C:/Vivado_Projects/DAC_par/parallel_DAC_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Vivado_Projects/DAC_par/parallel_DAC_tb_behav.wcfg
WARNING: Simulation object /parallel_DAC_tb/dac_inst/working was not found in the design.
source parallel_DAC_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'parallel_DAC_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1334.801 ; gain = 18.895
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'parallel_DAC_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'parallel_DAC_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj parallel_DAC_tb_vlog.prj"
Режим вывода команд на экран (ECHO) отключен.
Режим вывода команд на экран (ECHO) отключен.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'parallel_DAC_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot parallel_DAC_tb_behav xil_defaultlib.parallel_DAC_tb xil_defaultlib.glbl -log elaborate.log"
Режим вывода команд на экран (ECHO) отключен.
Режим вывода команд на экран (ECHO) отключен.
Vivado Simulator v2023.2.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot parallel_DAC_tb_behav xil_defaultlib.parallel_DAC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'in_sdo' is not connected on this instance [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sim_1/new/parallel_DAC_tb.sv:76]
WARNING: [VRFC 10-3823] variable 'sel_1_0' might have multiple concurrent drivers [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/parallel_DAC.sv:199]
WARNING: [VRFC 10-3823] variable 'sel_1_1' might have multiple concurrent drivers [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/parallel_DAC.sv:200]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1334.801 ; gain = 0.000
run all
$finish called at time : 3825 ns : File "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sim_1/new/parallel_DAC_tb.sv" Line 146
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'parallel_DAC_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj parallel_DAC_tb_vlog.prj"
Режим вывода команд на экран (ECHO) отключен.
Режим вывода команд на экран (ECHO) отключен.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fixed_point_linear.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_point_linear
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/parallel_DAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_DAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sim_1/new/parallel_DAC_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_DAC_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'parallel_DAC_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot parallel_DAC_tb_behav xil_defaultlib.parallel_DAC_tb xil_defaultlib.glbl -log elaborate.log"
Режим вывода команд на экран (ECHO) отключен.
Режим вывода команд на экран (ECHO) отключен.
Vivado Simulator v2023.2.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot parallel_DAC_tb_behav xil_defaultlib.parallel_DAC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'in_sdo' is not connected on this instance [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sim_1/new/parallel_DAC_tb.sv:76]
WARNING: [VRFC 10-3823] variable 'sel_1_0' might have multiple concurrent drivers [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/parallel_DAC.sv:199]
WARNING: [VRFC 10-3823] variable 'sel_1_1' might have multiple concurrent drivers [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/parallel_DAC.sv:200]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fixed_point_linear.sv" Line 1. Module fixed_point_linear_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fixed_point_linear.sv" Line 1. Module fixed_point_linear_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fifo.sv" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fixed_point_linear.sv" Line 1. Module fixed_point_linear_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fixed_point_linear.sv" Line 1. Module fixed_point_linear_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fifo.sv" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fixed_point_linear_default
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.parallel_DAC
Compiling module xil_defaultlib.parallel_DAC_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot parallel_DAC_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1342.715 ; gain = 0.000
run all
$finish called at time : 6825 ns : File "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sim_1/new/parallel_DAC_tb.sv" Line 146
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'parallel_DAC_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj parallel_DAC_tb_vlog.prj"
Режим вывода команд на экран (ECHO) отключен.
Режим вывода команд на экран (ECHO) отключен.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fixed_point_linear.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_point_linear
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/parallel_DAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_DAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sim_1/new/parallel_DAC_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_DAC_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'parallel_DAC_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot parallel_DAC_tb_behav xil_defaultlib.parallel_DAC_tb xil_defaultlib.glbl -log elaborate.log"
Режим вывода команд на экран (ECHO) отключен.
Режим вывода команд на экран (ECHO) отключен.
Vivado Simulator v2023.2.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot parallel_DAC_tb_behav xil_defaultlib.parallel_DAC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'in_sdo' is not connected on this instance [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sim_1/new/parallel_DAC_tb.sv:76]
WARNING: [VRFC 10-3823] variable 'sel_1_0' might have multiple concurrent drivers [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/parallel_DAC.sv:199]
WARNING: [VRFC 10-3823] variable 'sel_1_1' might have multiple concurrent drivers [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/parallel_DAC.sv:200]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fixed_point_linear.sv" Line 1. Module fixed_point_linear_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fixed_point_linear.sv" Line 1. Module fixed_point_linear_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fifo.sv" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fixed_point_linear.sv" Line 1. Module fixed_point_linear_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fixed_point_linear.sv" Line 1. Module fixed_point_linear_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fifo.sv" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fixed_point_linear_default
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.parallel_DAC
Compiling module xil_defaultlib.parallel_DAC_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot parallel_DAC_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1345.934 ; gain = 0.812
run all
$finish called at time : 9825 ns : File "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sim_1/new/parallel_DAC_tb.sv" Line 149
run all
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'parallel_DAC_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj parallel_DAC_tb_vlog.prj"
Режим вывода команд на экран (ECHO) отключен.
Режим вывода команд на экран (ECHO) отключен.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'parallel_DAC_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot parallel_DAC_tb_behav xil_defaultlib.parallel_DAC_tb xil_defaultlib.glbl -log elaborate.log"
Режим вывода команд на экран (ECHO) отключен.
Режим вывода команд на экран (ECHO) отключен.
Vivado Simulator v2023.2.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot parallel_DAC_tb_behav xil_defaultlib.parallel_DAC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'in_sdo' is not connected on this instance [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sim_1/new/parallel_DAC_tb.sv:76]
WARNING: [VRFC 10-3823] variable 'sel_1_0' might have multiple concurrent drivers [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/parallel_DAC.sv:199]
WARNING: [VRFC 10-3823] variable 'sel_1_1' might have multiple concurrent drivers [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/parallel_DAC.sv:200]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1350.648 ; gain = 1.805
run all
$finish called at time : 9825 ns : File "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sim_1/new/parallel_DAC_tb.sv" Line 149
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'parallel_DAC_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj parallel_DAC_tb_vlog.prj"
Режим вывода команд на экран (ECHO) отключен.
Режим вывода команд на экран (ECHO) отключен.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'parallel_DAC_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot parallel_DAC_tb_behav xil_defaultlib.parallel_DAC_tb xil_defaultlib.glbl -log elaborate.log"
Режим вывода команд на экран (ECHO) отключен.
Режим вывода команд на экран (ECHO) отключен.
Vivado Simulator v2023.2.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot parallel_DAC_tb_behav xil_defaultlib.parallel_DAC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'in_sdo' is not connected on this instance [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sim_1/new/parallel_DAC_tb.sv:76]
WARNING: [VRFC 10-3823] variable 'sel_1_0' might have multiple concurrent drivers [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/parallel_DAC.sv:199]
WARNING: [VRFC 10-3823] variable 'sel_1_1' might have multiple concurrent drivers [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/parallel_DAC.sv:200]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1354.551 ; gain = 0.156
run all
$finish called at time : 9825 ns : File "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sim_1/new/parallel_DAC_tb.sv" Line 149
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'parallel_DAC_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj parallel_DAC_tb_vlog.prj"
Режим вывода команд на экран (ECHO) отключен.
Режим вывода команд на экран (ECHO) отключен.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'parallel_DAC_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot parallel_DAC_tb_behav xil_defaultlib.parallel_DAC_tb xil_defaultlib.glbl -log elaborate.log"
Режим вывода команд на экран (ECHO) отключен.
Режим вывода команд на экран (ECHO) отключен.
Vivado Simulator v2023.2.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot parallel_DAC_tb_behav xil_defaultlib.parallel_DAC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'in_sdo' is not connected on this instance [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sim_1/new/parallel_DAC_tb.sv:76]
WARNING: [VRFC 10-3823] variable 'sel_1_0' might have multiple concurrent drivers [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/parallel_DAC.sv:199]
WARNING: [VRFC 10-3823] variable 'sel_1_1' might have multiple concurrent drivers [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/parallel_DAC.sv:200]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1356.711 ; gain = 0.664
run all
$finish called at time : 9825 ns : File "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sim_1/new/parallel_DAC_tb.sv" Line 149
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'parallel_DAC_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj parallel_DAC_tb_vlog.prj"
Режим вывода команд на экран (ECHO) отключен.
Режим вывода команд на экран (ECHO) отключен.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'parallel_DAC_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot parallel_DAC_tb_behav xil_defaultlib.parallel_DAC_tb xil_defaultlib.glbl -log elaborate.log"
Режим вывода команд на экран (ECHO) отключен.
Режим вывода команд на экран (ECHO) отключен.
Vivado Simulator v2023.2.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot parallel_DAC_tb_behav xil_defaultlib.parallel_DAC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'in_sdo' is not connected on this instance [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sim_1/new/parallel_DAC_tb.sv:76]
WARNING: [VRFC 10-3823] variable 'sel_1_0' might have multiple concurrent drivers [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/parallel_DAC.sv:199]
WARNING: [VRFC 10-3823] variable 'sel_1_1' might have multiple concurrent drivers [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/parallel_DAC.sv:200]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1357.180 ; gain = 0.000
run all
$finish called at time : 9825 ns : File "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sim_1/new/parallel_DAC_tb.sv" Line 149
run all
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\fifo.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\parallel_DAC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sim_1\new\parallel_DAC_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\fifo.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\parallel_DAC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sim_1\new\parallel_DAC_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\top.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\fifo.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\parallel_DAC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sim_1\new\parallel_DAC_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\top.sv:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'parallel_DAC_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj parallel_DAC_tb_vlog.prj"
Режим вывода команд на экран (ECHO) отключен.
Режим вывода команд на экран (ECHO) отключен.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fixed_point_linear.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_point_linear
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/parallel_DAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_DAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sim_1/new/parallel_DAC_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_DAC_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'parallel_DAC_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot parallel_DAC_tb_behav xil_defaultlib.parallel_DAC_tb xil_defaultlib.glbl -log elaborate.log"
Режим вывода команд на экран (ECHO) отключен.
Режим вывода команд на экран (ECHO) отключен.
Vivado Simulator v2023.2.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot parallel_DAC_tb_behav xil_defaultlib.parallel_DAC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'in_sdo' is not connected on this instance [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sim_1/new/parallel_DAC_tb.sv:76]
WARNING: [VRFC 10-3823] variable 'sel_1_0' might have multiple concurrent drivers [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/parallel_DAC.sv:199]
WARNING: [VRFC 10-3823] variable 'sel_1_1' might have multiple concurrent drivers [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/parallel_DAC.sv:200]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fixed_point_linear.sv" Line 1. Module fixed_point_linear_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fixed_point_linear.sv" Line 1. Module fixed_point_linear_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fifo.sv" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fixed_point_linear.sv" Line 1. Module fixed_point_linear_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fixed_point_linear.sv" Line 1. Module fixed_point_linear_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fifo.sv" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fixed_point_linear_default
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.parallel_DAC
Compiling module xil_defaultlib.parallel_DAC_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot parallel_DAC_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1365.453 ; gain = 0.000
run all
$finish called at time : 9825 ns : File "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sim_1/new/parallel_DAC_tb.sv" Line 149
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'parallel_DAC_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj parallel_DAC_tb_vlog.prj"
Режим вывода команд на экран (ECHO) отключен.
Режим вывода команд на экран (ECHO) отключен.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'parallel_DAC_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot parallel_DAC_tb_behav xil_defaultlib.parallel_DAC_tb xil_defaultlib.glbl -log elaborate.log"
Режим вывода команд на экран (ECHO) отключен.
Режим вывода команд на экран (ECHO) отключен.
Vivado Simulator v2023.2.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot parallel_DAC_tb_behav xil_defaultlib.parallel_DAC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'in_sdo' is not connected on this instance [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sim_1/new/parallel_DAC_tb.sv:76]
WARNING: [VRFC 10-3823] variable 'sel_1_0' might have multiple concurrent drivers [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/parallel_DAC.sv:199]
WARNING: [VRFC 10-3823] variable 'sel_1_1' might have multiple concurrent drivers [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/parallel_DAC.sv:200]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1365.453 ; gain = 0.000
run all
$finish called at time : 9825 ns : File "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sim_1/new/parallel_DAC_tb.sv" Line 149
run all
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\fifo.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\parallel_DAC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sim_1\new\parallel_DAC_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\fifo.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\parallel_DAC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sim_1\new\parallel_DAC_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\top.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\fifo.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\parallel_DAC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sim_1\new\parallel_DAC_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\top.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\fifo.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\parallel_DAC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sim_1\new\parallel_DAC_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\fifo.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\parallel_DAC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sim_1\new\parallel_DAC_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\top.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\fifo.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\parallel_DAC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sim_1\new\parallel_DAC_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\top.sv:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'parallel_DAC_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj parallel_DAC_tb_vlog.prj"
Режим вывода команд на экран (ECHO) отключен.
Режим вывода команд на экран (ECHO) отключен.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fixed_point_linear.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_point_linear
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/parallel_DAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_DAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sim_1/new/parallel_DAC_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_DAC_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'parallel_DAC_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot parallel_DAC_tb_behav xil_defaultlib.parallel_DAC_tb xil_defaultlib.glbl -log elaborate.log"
Режим вывода команд на экран (ECHO) отключен.
Режим вывода команд на экран (ECHO) отключен.
Vivado Simulator v2023.2.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot parallel_DAC_tb_behav xil_defaultlib.parallel_DAC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'in_sdo' is not connected on this instance [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sim_1/new/parallel_DAC_tb.sv:76]
WARNING: [VRFC 10-3823] variable 'sel_1_0' might have multiple concurrent drivers [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/parallel_DAC.sv:198]
WARNING: [VRFC 10-3823] variable 'sel_1_1' might have multiple concurrent drivers [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/parallel_DAC.sv:199]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fixed_point_linear.sv" Line 1. Module fixed_point_linear_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fixed_point_linear.sv" Line 1. Module fixed_point_linear_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fifo.sv" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fixed_point_linear.sv" Line 1. Module fixed_point_linear_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fixed_point_linear.sv" Line 1. Module fixed_point_linear_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fifo.sv" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fixed_point_linear_default
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.parallel_DAC
Compiling module xil_defaultlib.parallel_DAC_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot parallel_DAC_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1498.531 ; gain = 0.000
run all
$finish called at time : 9825 ns : File "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sim_1/new/parallel_DAC_tb.sv" Line 149
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\fifo.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\parallel_DAC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sim_1\new\parallel_DAC_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\fifo.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\parallel_DAC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sim_1\new\parallel_DAC_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\top.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\fifo.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\parallel_DAC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sim_1\new\parallel_DAC_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\top.sv:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'parallel_DAC_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj parallel_DAC_tb_vlog.prj"
Режим вывода команд на экран (ECHO) отключен.
Режим вывода команд на экран (ECHO) отключен.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fixed_point_linear.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_point_linear
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/parallel_DAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_DAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sim_1/new/parallel_DAC_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_DAC_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'parallel_DAC_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot parallel_DAC_tb_behav xil_defaultlib.parallel_DAC_tb xil_defaultlib.glbl -log elaborate.log"
Режим вывода команд на экран (ECHO) отключен.
Режим вывода команд на экран (ECHO) отключен.
Vivado Simulator v2023.2.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot parallel_DAC_tb_behav xil_defaultlib.parallel_DAC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'in_sdo' is not connected on this instance [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sim_1/new/parallel_DAC_tb.sv:76]
WARNING: [VRFC 10-3823] variable 'sel_1_0' might have multiple concurrent drivers [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/parallel_DAC.sv:198]
WARNING: [VRFC 10-3823] variable 'sel_1_1' might have multiple concurrent drivers [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/parallel_DAC.sv:199]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fixed_point_linear.sv" Line 1. Module fixed_point_linear_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fixed_point_linear.sv" Line 1. Module fixed_point_linear_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fifo.sv" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fixed_point_linear.sv" Line 1. Module fixed_point_linear_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fixed_point_linear.sv" Line 1. Module fixed_point_linear_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fifo.sv" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fixed_point_linear_default
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.parallel_DAC
Compiling module xil_defaultlib.parallel_DAC_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot parallel_DAC_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1498.531 ; gain = 0.000
run all
$finish called at time : 9825 ns : File "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sim_1/new/parallel_DAC_tb.sv" Line 149
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\fifo.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\parallel_DAC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sim_1\new\parallel_DAC_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\fifo.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\parallel_DAC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sim_1\new\parallel_DAC_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\top.sv:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'parallel_DAC_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj parallel_DAC_tb_vlog.prj"
Режим вывода команд на экран (ECHO) отключен.
Режим вывода команд на экран (ECHO) отключен.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fixed_point_linear.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_point_linear
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/parallel_DAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_DAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sim_1/new/parallel_DAC_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_DAC_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'parallel_DAC_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot parallel_DAC_tb_behav xil_defaultlib.parallel_DAC_tb xil_defaultlib.glbl -log elaborate.log"
Режим вывода команд на экран (ECHO) отключен.
Режим вывода команд на экран (ECHO) отключен.
Vivado Simulator v2023.2.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot parallel_DAC_tb_behav xil_defaultlib.parallel_DAC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'in_sdo' is not connected on this instance [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sim_1/new/parallel_DAC_tb.sv:76]
WARNING: [VRFC 10-3823] variable 'sel_1_0' might have multiple concurrent drivers [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/parallel_DAC.sv:195]
WARNING: [VRFC 10-3823] variable 'sel_1_1' might have multiple concurrent drivers [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/parallel_DAC.sv:196]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fixed_point_linear.sv" Line 1. Module fixed_point_linear_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fixed_point_linear.sv" Line 1. Module fixed_point_linear_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fifo.sv" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fixed_point_linear.sv" Line 1. Module fixed_point_linear_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fixed_point_linear.sv" Line 1. Module fixed_point_linear_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fifo.sv" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fixed_point_linear_default
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.parallel_DAC
Compiling module xil_defaultlib.parallel_DAC_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot parallel_DAC_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1498.531 ; gain = 0.000
run all
$finish called at time : 9825 ns : File "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sim_1/new/parallel_DAC_tb.sv" Line 149
run all
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'parallel_DAC_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj parallel_DAC_tb_vlog.prj"
Режим вывода команд на экран (ECHO) отключен.
Режим вывода команд на экран (ECHO) отключен.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'parallel_DAC_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot parallel_DAC_tb_behav xil_defaultlib.parallel_DAC_tb xil_defaultlib.glbl -log elaborate.log"
Режим вывода команд на экран (ECHO) отключен.
Режим вывода команд на экран (ECHO) отключен.
Vivado Simulator v2023.2.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot parallel_DAC_tb_behav xil_defaultlib.parallel_DAC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'in_sdo' is not connected on this instance [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sim_1/new/parallel_DAC_tb.sv:76]
WARNING: [VRFC 10-3823] variable 'sel_1_0' might have multiple concurrent drivers [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/parallel_DAC.sv:195]
WARNING: [VRFC 10-3823] variable 'sel_1_1' might have multiple concurrent drivers [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/parallel_DAC.sv:196]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2433.160 ; gain = 0.000
run all
$finish called at time : 9825 ns : File "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sim_1/new/parallel_DAC_tb.sv" Line 149
run all
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\fifo.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\parallel_DAC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sim_1\new\parallel_DAC_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\fifo.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\parallel_DAC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sim_1\new\parallel_DAC_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\top.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\fifo.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\parallel_DAC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sim_1\new\parallel_DAC_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\top.sv:]
relaunch_sim
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-39] 'suspend_sim' failed due to earlier errors.
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'suspend_sim' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'parallel_DAC_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj parallel_DAC_tb_vlog.prj"
Режим вывода команд на экран (ECHO) отключен.
Режим вывода команд на экран (ECHO) отключен.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fixed_point_linear.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_point_linear
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/parallel_DAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_DAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sim_1/new/parallel_DAC_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_DAC_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'parallel_DAC_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot parallel_DAC_tb_behav xil_defaultlib.parallel_DAC_tb xil_defaultlib.glbl -log elaborate.log"
Режим вывода команд на экран (ECHO) отключен.
Режим вывода команд на экран (ECHO) отключен.
Vivado Simulator v2023.2.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot parallel_DAC_tb_behav xil_defaultlib.parallel_DAC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'in_sdo' is not connected on this instance [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sim_1/new/parallel_DAC_tb.sv:76]
WARNING: [VRFC 10-3823] variable 'sel_1_0' might have multiple concurrent drivers [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/parallel_DAC.sv:195]
WARNING: [VRFC 10-3823] variable 'sel_1_1' might have multiple concurrent drivers [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/parallel_DAC.sv:196]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fixed_point_linear.sv" Line 1. Module fixed_point_linear_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fixed_point_linear.sv" Line 1. Module fixed_point_linear_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fifo.sv" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fixed_point_linear.sv" Line 1. Module fixed_point_linear_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fixed_point_linear.sv" Line 1. Module fixed_point_linear_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fifo.sv" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fixed_point_linear_default
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.parallel_DAC
Compiling module xil_defaultlib.parallel_DAC_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot parallel_DAC_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2433.160 ; gain = 0.000
run all
$finish called at time : 9825 ns : File "C:/Vivado_Projects/DAC_par/DAC_par.srcs/sim_1/new/parallel_DAC_tb.sv" Line 149
run all
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\fifo.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\parallel_DAC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sim_1\new\parallel_DAC_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\fifo.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\parallel_DAC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sim_1\new\parallel_DAC_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\top.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\fifo.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\parallel_DAC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sim_1\new\parallel_DAC_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\top.sv:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Vivado_Projects/DAC_par/DAC_par.srcs/utils_1/imports/synth_1/parallel_DAC.dcp with file C:/Vivado_Projects/DAC_par/DAC_par.runs/synth_1/top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Vivado_Projects/DAC_par/DAC_par.runs/synth_1

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\fifo.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\parallel_DAC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sim_1\new\parallel_DAC_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\fifo.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\parallel_DAC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sim_1\new\parallel_DAC_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\top.sv:]
launch_runs impl_1 -jobs 8
[Mon Oct  6 13:58:06 2025] Launched synth_1...
Run output will be captured here: C:/Vivado_Projects/DAC_par/DAC_par.runs/synth_1/runme.log
[Mon Oct  6 13:58:06 2025] Launched impl_1...
Run output will be captured here: C:/Vivado_Projects/DAC_par/DAC_par.runs/impl_1/runme.log
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
reset_run impl_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\fifo.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\parallel_DAC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sim_1\new\parallel_DAC_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\fifo.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\parallel_DAC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sim_1\new\parallel_DAC_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\top.sv:]
launch_runs impl_1 -jobs 8
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\fifo.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\parallel_DAC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sim_1\new\parallel_DAC_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\top.sv:]
ERROR: [Common 17-180] Spawn failed: No error
[Mon Oct  6 14:13:16 2025] Launched impl_1...
Run output will be captured here: C:/Vivado_Projects/DAC_par/DAC_par.runs/impl_1/runme.log
ERROR: [Common 17-39] 'launch_runs' failed due to earlier errors.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Vivado_Projects/DAC_par/DAC_par.srcs/utils_1/imports/synth_1/parallel_DAC.dcp with file C:/Vivado_Projects/DAC_par/DAC_par.runs/synth_1/top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Vivado_Projects/DAC_par/DAC_par.runs/synth_1

launch_runs impl_1 -jobs 8
[Mon Oct  6 15:08:36 2025] Launched synth_1...
Run output will be captured here: C:/Vivado_Projects/DAC_par/DAC_par.runs/synth_1/runme.log
[Mon Oct  6 15:08:36 2025] Launched impl_1...
Run output will be captured here: C:/Vivado_Projects/DAC_par/DAC_par.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\fifo.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\parallel_DAC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sim_1\new\parallel_DAC_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\fifo.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\parallel_DAC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sim_1\new\parallel_DAC_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\top.sv:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\fifo.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\parallel_DAC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sim_1\new\parallel_DAC_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\fifo.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\parallel_DAC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sim_1\new\parallel_DAC_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\top.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\fifo.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\parallel_DAC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sim_1\new\parallel_DAC_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\top.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\fifo.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\parallel_DAC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sim_1\new\parallel_DAC_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\fifo.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\parallel_DAC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sim_1\new\parallel_DAC_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\top.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\fifo.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\parallel_DAC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sim_1\new\parallel_DAC_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\top.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\fifo.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\parallel_DAC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sim_1\new\parallel_DAC_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\fifo.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\parallel_DAC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sim_1\new\parallel_DAC_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\top.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\fifo.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\parallel_DAC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sim_1\new\parallel_DAC_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\top.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\fifo.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\parallel_DAC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sim_1\new\parallel_DAC_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\fifo.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\parallel_DAC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sim_1\new\parallel_DAC_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\top.sv:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: top
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10844
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2433.160 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/top.sv:3]
ERROR: [Synth 8-91] ambiguous clock in event control [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/top.sv:80]
ERROR: [Synth 8-6156] failed synthesizing module 'top' [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/top.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2433.160 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
5 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Vivado_Projects/DAC_par/DAC_par.srcs/utils_1/imports/synth_1/parallel_DAC.dcp with file C:/Vivado_Projects/DAC_par/DAC_par.runs/synth_1/top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Vivado_Projects/DAC_par/DAC_par.runs/synth_1

launch_runs impl_1 -jobs 8
[Mon Oct  6 17:37:58 2025] Launched synth_1...
Run output will be captured here: C:/Vivado_Projects/DAC_par/DAC_par.runs/synth_1/runme.log
[Mon Oct  6 17:37:58 2025] Launched impl_1...
Run output will be captured here: C:/Vivado_Projects/DAC_par/DAC_par.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\fifo.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\parallel_DAC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sim_1\new\parallel_DAC_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\fifo.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\parallel_DAC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sim_1\new\parallel_DAC_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\top.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\fifo.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\parallel_DAC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sim_1\new\parallel_DAC_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\top.sv:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Vivado_Projects/DAC_par/DAC_par.runs/synth_1

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\fifo.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\parallel_DAC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sim_1\new\parallel_DAC_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\fifo.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\parallel_DAC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sim_1\new\parallel_DAC_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\top.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\fifo.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\parallel_DAC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sim_1\new\parallel_DAC_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\top.sv:]
ERROR: [Common 17-180] Spawn failed: No error
launch_runs impl_1 -jobs 8
[Mon Oct  6 17:41:13 2025] Launched synth_1...
Run output will be captured here: C:/Vivado_Projects/DAC_par/DAC_par.runs/synth_1/runme.log
[Mon Oct  6 17:41:13 2025] Launched impl_1...
Run output will be captured here: C:/Vivado_Projects/DAC_par/DAC_par.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Vivado_Projects/DAC_par/DAC_par.runs/synth_1

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\fifo.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\parallel_DAC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sim_1\new\parallel_DAC_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\fifo.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\parallel_DAC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sim_1\new\parallel_DAC_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\top.sv:]
launch_runs synth_1 -jobs 8
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
launch_runs synth_1 -jobs 8
[Mon Oct  6 17:43:51 2025] Launched synth_1...
Run output will be captured here: C:/Vivado_Projects/DAC_par/DAC_par.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Vivado_Projects/DAC_par/DAC_par.runs/synth_1

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\fifo.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\parallel_DAC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sim_1\new\parallel_DAC_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\fifo.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\parallel_DAC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sim_1\new\parallel_DAC_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\top.sv:]
launch_runs impl_1 -jobs 8
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\fifo.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\parallel_DAC.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sim_1\new\parallel_DAC_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Vivado_Projects\DAC_par\DAC_par.srcs\sources_1\new\top.sv:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
launch_runs impl_1 -jobs 8
[Mon Oct  6 17:48:25 2025] Launched synth_1...
Run output will be captured here: C:/Vivado_Projects/DAC_par/DAC_par.runs/synth_1/runme.log
[Mon Oct  6 17:48:25 2025] Launched impl_1...
Run output will be captured here: C:/Vivado_Projects/DAC_par/DAC_par.runs/impl_1/runme.log
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: top
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2433.160 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/top.sv:3]
INFO: [Synth 8-6157] synthesizing module 'parallel_DAC' [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/parallel_DAC.sv:3]
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter START_NUMBER bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'parallel_DAC' (0#1) [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/parallel_DAC.sv:3]
INFO: [Synth 8-6157] synthesizing module 'fifo' [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fifo.sv:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo' (0#1) [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fifo.sv:1]
INFO: [Synth 8-6157] synthesizing module 'fixed_point_linear' [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fixed_point_linear.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'fixed_point_linear' (0#1) [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fixed_point_linear.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/top.sv:3]
WARNING: [Synth 8-7137] Register mem_reg in module fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "mem_reg" dissolved into registers
WARNING: [Synth 8-6014] Unused sequential element addition_reg was removed.  [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fixed_point_linear.sv:106]
WARNING: [Synth 8-6014] Unused sequential element max_positive_reg was removed.  [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fixed_point_linear.sv:108]
WARNING: [Synth 8-6014] Unused sequential element max_negative_reg was removed.  [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fixed_point_linear.sv:109]
WARNING: [Synth 8-3848] Net AS2_r in module/entity top does not have driver. [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/top.sv:17]
WARNING: [Synth 8-3848] Net JC3_N in module/entity top does not have driver. [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/top.sv:41]
WARNING: [Synth 8-3848] Net JC4_P in module/entity top does not have driver. [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/top.sv:44]
WARNING: [Synth 8-3848] Net kx_u in module/entity top does not have driver. [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/top.sv:60]
WARNING: [Synth 8-3848] Net ky_u in module/entity top does not have driver. [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/top.sv:66]
WARNING: [Synth 8-3848] Net bx_u in module/entity top does not have driver. [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/top.sv:61]
WARNING: [Synth 8-3848] Net by_u in module/entity top does not have driver. [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/top.sv:67]
WARNING: [Synth 8-3848] Net kx_c in module/entity top does not have driver. [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/top.sv:63]
WARNING: [Synth 8-3848] Net ky_c in module/entity top does not have driver. [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/top.sv:69]
WARNING: [Synth 8-3848] Net bx_c in module/entity top does not have driver. [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/top.sv:64]
WARNING: [Synth 8-3848] Net by_c in module/entity top does not have driver. [C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/top.sv:70]
WARNING: [Synth 8-3917] design top has port JC1_P driven by constant 0
WARNING: [Synth 8-7129] Port in_sdo in module parallel_DAC is either unconnected or has no load
WARNING: [Synth 8-7129] Port AS2_r in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port JC3_N in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port JC4_P in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2433.160 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2433.160 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2433.160 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2433.160 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Vivado_Projects/DAC_par/DAC_par.srcs/constrs_1/new/XDC.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [C:/Vivado_Projects/DAC_par/DAC_par.srcs/constrs_1/new/XDC.xdc:362]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [C:/Vivado_Projects/DAC_par/DAC_par.srcs/constrs_1/new/XDC.xdc:367]
Finished Parsing XDC File [C:/Vivado_Projects/DAC_par/DAC_par.srcs/constrs_1/new/XDC.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Vivado_Projects/DAC_par/DAC_par.srcs/constrs_1/new/XDC.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2482.238 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2505.125 ; gain = 71.965
12 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2505.125 ; gain = 71.965
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct  6 18:19:28 2025...
