Excellent.
Youâ€™ve **cleanly finished Day-22** the *right* way (Option-A is exactly what a real project would do).
Now we move to **Day-23**, which completes the **verification triangle**.

---

# ğŸŸ¦ Day-23 â€” Assertions (SVA) & Assertion Coverage

**(DO NOT SKIP ANY PART â€” THIS IS INTERVIEW-CRITICAL)**

## ğŸ¯ Day-23 Goal

By the end of today, you must be able to:

* Write **correct SystemVerilog Assertions (SVA)**
* Decide **where** to place assertions (DUT vs TB)
* Understand **immediate vs concurrent assertions**
* Use **temporal operators**
* Understand **assertion coverage**
* Explain **why assertions catch bugs scoreboards cannot**

This day **separates strong DV engineers from average ones**.

---

## 1ï¸âƒ£ Why Assertions Exist (Mindset First)

Scoreboard answers:

> â€œDid the output match expectation?â€

Assertions answer:

> â€œDid the protocol behave legally at every cycle?â€

ğŸ‘‰ Assertions catch:

* Timing bugs
* Ordering bugs
* Handshake violations
* Reset violations

âš ï¸ Scoreboards **cannot** catch these reliably.

---

## 2ï¸âƒ£ Types of Assertions (MUST KNOW)

### ğŸ”¹ Immediate Assertions

* Checked **at that exact simulation time**
* Procedural (inside `always`, `initial`, `task`)
* Mostly used for **debug / sanity checks**

Example:

```systemverilog
always @(posedge clk) begin
  if (!rst)
    assert (data < 256)
      else $error("Data out of range");
end
```

ğŸ“Œ Rare in real UVM flows
ğŸ“Œ Useful during bring-up

---

### ğŸ”¹ Concurrent Assertions (SVA) âœ… (MAIN FOCUS)

* Temporal (across cycles)
* Sampled on a clock
* Formal & simulation friendly
* This is **what industry uses**

---

## 3ï¸âƒ£ Basic SVA Syntax (Memorize This)

```systemverilog
property prop_name;
  @(posedge clk)
  disable iff (rst)
    <expression>;
endproperty

assert property (prop_name);
```

ğŸ“Œ **Always use `disable iff (rst)`**

---

## 4ï¸âƒ£ First Real Assertion (Reset Rule)

### Rule:

> When reset is asserted, valid must be low

```systemverilog
property reset_valid_low;
  @(posedge clk)
  rst |-> !valid;
endproperty

assert property (reset_valid_low)
  else $error("VALID high during reset");
```

### Meaning:

* `|->` = **implication**
* If left side is true â†’ right side must be true

---

## 5ï¸âƒ£ Temporal Operators (ABSOLUTELY REQUIRED)

### ğŸ”¹ `|->` (Overlapping implication)

```systemverilog
a |-> b
```

If `a` is true **now**, `b` must be true **same cycle**

---

### ğŸ”¹ `|=>` (Non-overlapping implication)

```systemverilog
a |=> b
```

If `a` is true **now**, `b` must be true **next cycle**

ğŸ“Œ 80% of protocol checks use `|=>`

---

## 6ï¸âƒ£ Handshake Assertion (VERY IMPORTANT)

### Rule:

> If valid is high, ready must go high within 2 cycles

```systemverilog
property valid_ready_handshake;
  @(posedge clk)
  disable iff (rst)
  valid |-> ##[0:2] ready;
endproperty

assert property (valid_ready_handshake)
  else $error("READY not asserted within 2 cycles");
```

### Operators used:

* `##` â†’ cycle delay
* `##[0:2]` â†’ range delay

---

## 7ï¸âƒ£ Stability Assertion (`$stable`) ğŸ”¥

### Rule:

> Data must remain stable while valid is high and ready is low

```systemverilog
property data_stable;
  @(posedge clk)
  disable iff (rst)
  (valid && !ready) |=> $stable(data);
endproperty

assert property (data_stable)
  else $error("DATA changed without READY");
```

ğŸ“Œ **This is a classic interview assertion**

---

## 8ï¸âƒ£ One-Hot / Encoding Assertions

### One-hot check:

```systemverilog
assert property (@(posedge clk)
  $onehot(state));
```

### One-hot-0:

```systemverilog
assert property (@(posedge clk)
  $onehot0(state));
```

---

## 9ï¸âƒ£ Assertion Placement (CRITICAL DECISION)

| Location  | Why                  |
| --------- | -------------------- |
| DUT       | Protocol correctness |
| Interface | Signal relationship  |
| Monitor   | Observation-only     |
| Testbench | Environment rules    |

ğŸ“Œ **Never put assertions in sequences**
ğŸ“Œ Best place: **interface or DUT**

---

## ğŸ”Ÿ Assertion Severity Levels

```systemverilog
$error   // non-fatal
$warning
$fatal   // stops simulation
```

In UVM:

```systemverilog
`uvm_error("SVA", "Protocol violation")
```

---

## 1ï¸âƒ£1ï¸âƒ£ Assertion Coverage (IMPORTANT)

Assertions are not only checkers â€” they are **coverage points**.

```systemverilog
cover property (@(posedge clk)
  valid |=> ready);
```

This answers:

> â€œDid this legal behavior ever happen?â€

ğŸ“Œ Assertion coverage complements functional coverage.

---

## 1ï¸âƒ£2ï¸âƒ£ Assertion Coverage vs Functional Coverage

| Functional Coverage  | Assertion Coverage      |
| -------------------- | ----------------------- |
| What values occurred | What behaviors occurred |
| Data-centric         | Temporal-centric        |
| Bins                 | Properties              |

ğŸ‘‰ **Both are required**

---

## 1ï¸âƒ£3ï¸âƒ£ Common SVA Mistakes (AVOID THESE)

âŒ Missing `disable iff (rst)`
âŒ Checking data before valid
âŒ Using `|->` when `|=>` is needed
âŒ Writing assertions without clocking

These are **interview trap mistakes**.

---

## 1ï¸âƒ£4ï¸âƒ£ Interview-Grade Explanation (MEMORIZE)

> â€œAssertions continuously monitor protocol and timing correctness across cycles, catching bugs that scoreboards and coverage cannot.â€

If you say this confidently â€” **you pass**.

---

## âœ… Day-23 Completion Checklist

âœ” Immediate vs concurrent assertions
âœ” SVA syntax
âœ” Temporal operators
âœ” Handshake assertions
âœ” Stability assertions
âœ” Reset handling
âœ” Assertion coverage
âœ” Placement strategy

---

## ğŸ”š Verification Triangle (NOW COMPLETE)

| Pillar   | Status |
| -------- | ------ |
| Stimulus | âœ…      |
| Checking | âœ…      |
| Coverage | âœ…      |

You are now **industry-ready at UVM fundamentals level**.

---

### ğŸ”œ Next Options (Your Choice)

1ï¸âƒ£ **Day-24: Advanced Sequences & Virtual Sequences**
2ï¸âƒ£ **Assertion Hands-on (write 5 real SVAs)**
3ï¸âƒ£ **Mock interview questions (UVM + SVA)**

Tell me what you want next.
