{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1755959262636 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755959262636 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 23 15:27:42 2025 " "Processing started: Sat Aug 23 15:27:42 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755959262636 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755959262636 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sincos -c sincos " "Command: quartus_map --read_settings_files=on --write_settings_files=off sincos -c sincos" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755959262636 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1755959262907 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1755959262907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic/synthesis/cordic.v 1 1 " "Found 1 design units, including 1 entities, in source file cordic/synthesis/cordic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic " "Found entity 1: cordic" {  } { { "cordic/synthesis/cordic.v" "" { Text "C:/repos/fpga_dsp/sinegen/cordic/synthesis/cordic.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755959267799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755959267799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic/synthesis/cordic.v 1 1 " "Found 1 design units, including 1 entities, in source file cordic/synthesis/cordic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic " "Found entity 1: cordic" {  } { { "cordic/synthesis/cordic.v" "" { Text "C:/repos/fpga_dsp/sinegen/cordic/synthesis/cordic.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755959267799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755959267799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic/synthesis/submodules/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cordic/synthesis/submodules/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (cordic) " "Found design unit 1: dspba_library_package (cordic)" {  } { { "cordic/synthesis/submodules/dspba_library_package.vhd" "" { Text "C:/repos/fpga_dsp/sinegen/cordic/synthesis/submodules/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755959268021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755959268021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic/synthesis/submodules/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file cordic/synthesis/submodules/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "cordic/synthesis/submodules/dspba_library.vhd" "" { Text "C:/repos/fpga_dsp/sinegen/cordic/synthesis/submodules/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755959268022 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "cordic/synthesis/submodules/dspba_library.vhd" "" { Text "C:/repos/fpga_dsp/sinegen/cordic/synthesis/submodules/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755959268022 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "cordic/synthesis/submodules/dspba_library.vhd" "" { Text "C:/repos/fpga_dsp/sinegen/cordic/synthesis/submodules/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755959268022 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "cordic/synthesis/submodules/dspba_library.vhd" "" { Text "C:/repos/fpga_dsp/sinegen/cordic/synthesis/submodules/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755959268022 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "cordic/synthesis/submodules/dspba_library.vhd" "" { Text "C:/repos/fpga_dsp/sinegen/cordic/synthesis/submodules/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755959268022 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "cordic/synthesis/submodules/dspba_library.vhd" "" { Text "C:/repos/fpga_dsp/sinegen/cordic/synthesis/submodules/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755959268022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755959268022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic/synthesis/submodules/cordic_cordic_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cordic/synthesis/submodules/cordic_cordic_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cordic_CORDIC_0-normal " "Found design unit 1: cordic_CORDIC_0-normal" {  } { { "cordic/synthesis/submodules/cordic_CORDIC_0.vhd" "" { Text "C:/repos/fpga_dsp/sinegen/cordic/synthesis/submodules/cordic_CORDIC_0.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755959268028 ""} { "Info" "ISGN_ENTITY_NAME" "1 cordic_CORDIC_0 " "Found entity 1: cordic_CORDIC_0" {  } { { "cordic/synthesis/submodules/cordic_CORDIC_0.vhd" "" { Text "C:/repos/fpga_dsp/sinegen/cordic/synthesis/submodules/cordic_CORDIC_0.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755959268028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755959268028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myhdl/sincos.sv 1 1 " "Found 1 design units, including 1 entities, in source file myhdl/sincos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sincos " "Found entity 1: sincos" {  } { { "myhdl/sincos.sv" "" { Text "C:/repos/fpga_dsp/sinegen/myhdl/sincos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755959268029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755959268029 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sincos " "Elaborating entity \"sincos\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1755959268059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic cordic:cordic_inst " "Elaborating entity \"cordic\" for hierarchy \"cordic:cordic_inst\"" {  } { { "myhdl/sincos.sv" "cordic_inst" { Text "C:/repos/fpga_dsp/sinegen/myhdl/sincos.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755959268068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_CORDIC_0 cordic:cordic_inst\|cordic_CORDIC_0:cordic_0 " "Elaborating entity \"cordic_CORDIC_0\" for hierarchy \"cordic:cordic_inst\|cordic_CORDIC_0:cordic_0\"" {  } { { "cordic/synthesis/cordic.v" "cordic_0" { Text "C:/repos/fpga_dsp/sinegen/cordic/synthesis/cordic.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755959268068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic:cordic_inst\|cordic_CORDIC_0:cordic_0\|dspba_delay:redist48_absAR_uid10_sincosTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic:cordic_inst\|cordic_CORDIC_0:cordic_0\|dspba_delay:redist48_absAR_uid10_sincosTest_b_1\"" {  } { { "cordic/synthesis/submodules/cordic_CORDIC_0.vhd" "redist48_absAR_uid10_sincosTest_b_1" { Text "C:/repos/fpga_dsp/sinegen/cordic/synthesis/submodules/cordic_CORDIC_0.vhd" 612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755959268075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic:cordic_inst\|cordic_CORDIC_0:cordic_0\|dspba_delay:redist46_firstQuadrant_uid15_sincosTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic:cordic_inst\|cordic_CORDIC_0:cordic_0\|dspba_delay:redist46_firstQuadrant_uid15_sincosTest_b_1\"" {  } { { "cordic/synthesis/submodules/cordic_CORDIC_0.vhd" "redist46_firstQuadrant_uid15_sincosTest_b_1" { Text "C:/repos/fpga_dsp/sinegen/cordic/synthesis/submodules/cordic_CORDIC_0.vhd" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755959268076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic:cordic_inst\|cordic_CORDIC_0:cordic_0\|dspba_delay:redist50_signA_uid7_sincosTest_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic:cordic_inst\|cordic_CORDIC_0:cordic_0\|dspba_delay:redist50_signA_uid7_sincosTest_b_2\"" {  } { { "cordic/synthesis/submodules/cordic_CORDIC_0.vhd" "redist50_signA_uid7_sincosTest_b_2" { Text "C:/repos/fpga_dsp/sinegen/cordic/synthesis/submodules/cordic_CORDIC_0.vhd" 640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755959268076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic:cordic_inst\|cordic_CORDIC_0:cordic_0\|dspba_delay:redist1_sinNegCond_uid311_sincosTest_q_16 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic:cordic_inst\|cordic_CORDIC_0:cordic_0\|dspba_delay:redist1_sinNegCond_uid311_sincosTest_q_16\"" {  } { { "cordic/synthesis/submodules/cordic_CORDIC_0.vhd" "redist1_sinNegCond_uid311_sincosTest_q_16" { Text "C:/repos/fpga_dsp/sinegen/cordic/synthesis/submodules/cordic_CORDIC_0.vhd" 665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755959268077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic:cordic_inst\|cordic_CORDIC_0:cordic_0\|dspba_delay:redist45_aip1E_uid50_sincosTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic:cordic_inst\|cordic_CORDIC_0:cordic_0\|dspba_delay:redist45_aip1E_uid50_sincosTest_b_1\"" {  } { { "cordic/synthesis/submodules/cordic_CORDIC_0.vhd" "redist45_aip1E_uid50_sincosTest_b_1" { Text "C:/repos/fpga_dsp/sinegen/cordic/synthesis/submodules/cordic_CORDIC_0.vhd" 771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755959268078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic:cordic_inst\|cordic_CORDIC_0:cordic_0\|dspba_delay:redist42_aip1E_uid66_sincosTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic:cordic_inst\|cordic_CORDIC_0:cordic_0\|dspba_delay:redist42_aip1E_uid66_sincosTest_b_1\"" {  } { { "cordic/synthesis/submodules/cordic_CORDIC_0.vhd" "redist42_aip1E_uid66_sincosTest_b_1" { Text "C:/repos/fpga_dsp/sinegen/cordic/synthesis/submodules/cordic_CORDIC_0.vhd" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755959268079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic:cordic_inst\|cordic_CORDIC_0:cordic_0\|dspba_delay:redist39_aip1E_uid82_sincosTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic:cordic_inst\|cordic_CORDIC_0:cordic_0\|dspba_delay:redist39_aip1E_uid82_sincosTest_b_1\"" {  } { { "cordic/synthesis/submodules/cordic_CORDIC_0.vhd" "redist39_aip1E_uid82_sincosTest_b_1" { Text "C:/repos/fpga_dsp/sinegen/cordic/synthesis/submodules/cordic_CORDIC_0.vhd" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755959268080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic:cordic_inst\|cordic_CORDIC_0:cordic_0\|dspba_delay:redist36_aip1E_uid98_sincosTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic:cordic_inst\|cordic_CORDIC_0:cordic_0\|dspba_delay:redist36_aip1E_uid98_sincosTest_b_1\"" {  } { { "cordic/synthesis/submodules/cordic_CORDIC_0.vhd" "redist36_aip1E_uid98_sincosTest_b_1" { Text "C:/repos/fpga_dsp/sinegen/cordic/synthesis/submodules/cordic_CORDIC_0.vhd" 840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755959268080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic:cordic_inst\|cordic_CORDIC_0:cordic_0\|dspba_delay:redist33_aip1E_uid114_sincosTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic:cordic_inst\|cordic_CORDIC_0:cordic_0\|dspba_delay:redist33_aip1E_uid114_sincosTest_b_1\"" {  } { { "cordic/synthesis/submodules/cordic_CORDIC_0.vhd" "redist33_aip1E_uid114_sincosTest_b_1" { Text "C:/repos/fpga_dsp/sinegen/cordic/synthesis/submodules/cordic_CORDIC_0.vhd" 863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755959268081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic:cordic_inst\|cordic_CORDIC_0:cordic_0\|dspba_delay:redist30_aip1E_uid130_sincosTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic:cordic_inst\|cordic_CORDIC_0:cordic_0\|dspba_delay:redist30_aip1E_uid130_sincosTest_b_1\"" {  } { { "cordic/synthesis/submodules/cordic_CORDIC_0.vhd" "redist30_aip1E_uid130_sincosTest_b_1" { Text "C:/repos/fpga_dsp/sinegen/cordic/synthesis/submodules/cordic_CORDIC_0.vhd" 886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755959268082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic:cordic_inst\|cordic_CORDIC_0:cordic_0\|dspba_delay:redist27_aip1E_uid146_sincosTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic:cordic_inst\|cordic_CORDIC_0:cordic_0\|dspba_delay:redist27_aip1E_uid146_sincosTest_b_1\"" {  } { { "cordic/synthesis/submodules/cordic_CORDIC_0.vhd" "redist27_aip1E_uid146_sincosTest_b_1" { Text "C:/repos/fpga_dsp/sinegen/cordic/synthesis/submodules/cordic_CORDIC_0.vhd" 909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755959268083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic:cordic_inst\|cordic_CORDIC_0:cordic_0\|dspba_delay:redist24_aip1E_uid162_sincosTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic:cordic_inst\|cordic_CORDIC_0:cordic_0\|dspba_delay:redist24_aip1E_uid162_sincosTest_b_1\"" {  } { { "cordic/synthesis/submodules/cordic_CORDIC_0.vhd" "redist24_aip1E_uid162_sincosTest_b_1" { Text "C:/repos/fpga_dsp/sinegen/cordic/synthesis/submodules/cordic_CORDIC_0.vhd" 932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755959268084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic:cordic_inst\|cordic_CORDIC_0:cordic_0\|dspba_delay:redist21_aip1E_uid181_sincosTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic:cordic_inst\|cordic_CORDIC_0:cordic_0\|dspba_delay:redist21_aip1E_uid181_sincosTest_b_1\"" {  } { { "cordic/synthesis/submodules/cordic_CORDIC_0.vhd" "redist21_aip1E_uid181_sincosTest_b_1" { Text "C:/repos/fpga_dsp/sinegen/cordic/synthesis/submodules/cordic_CORDIC_0.vhd" 971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755959268085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic:cordic_inst\|cordic_CORDIC_0:cordic_0\|dspba_delay:redist18_aip1E_uid200_sincosTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic:cordic_inst\|cordic_CORDIC_0:cordic_0\|dspba_delay:redist18_aip1E_uid200_sincosTest_b_1\"" {  } { { "cordic/synthesis/submodules/cordic_CORDIC_0.vhd" "redist18_aip1E_uid200_sincosTest_b_1" { Text "C:/repos/fpga_dsp/sinegen/cordic/synthesis/submodules/cordic_CORDIC_0.vhd" 1010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755959268085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic:cordic_inst\|cordic_CORDIC_0:cordic_0\|dspba_delay:redist12_aip1E_uid238_sincosTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic:cordic_inst\|cordic_CORDIC_0:cordic_0\|dspba_delay:redist12_aip1E_uid238_sincosTest_b_1\"" {  } { { "cordic/synthesis/submodules/cordic_CORDIC_0.vhd" "redist12_aip1E_uid238_sincosTest_b_1" { Text "C:/repos/fpga_dsp/sinegen/cordic/synthesis/submodules/cordic_CORDIC_0.vhd" 1088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755959268086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic:cordic_inst\|cordic_CORDIC_0:cordic_0\|dspba_delay:redist9_aip1E_uid257_sincosTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic:cordic_inst\|cordic_CORDIC_0:cordic_0\|dspba_delay:redist9_aip1E_uid257_sincosTest_b_1\"" {  } { { "cordic/synthesis/submodules/cordic_CORDIC_0.vhd" "redist9_aip1E_uid257_sincosTest_b_1" { Text "C:/repos/fpga_dsp/sinegen/cordic/synthesis/submodules/cordic_CORDIC_0.vhd" 1127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755959268088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic:cordic_inst\|cordic_CORDIC_0:cordic_0\|dspba_delay:redist44_xip1_2_uid64_sincosTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic:cordic_inst\|cordic_CORDIC_0:cordic_0\|dspba_delay:redist44_xip1_2_uid64_sincosTest_b_1\"" {  } { { "cordic/synthesis/submodules/cordic_CORDIC_0.vhd" "redist44_xip1_2_uid64_sincosTest_b_1" { Text "C:/repos/fpga_dsp/sinegen/cordic/synthesis/submodules/cordic_CORDIC_0.vhd" 1259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755959268089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic:cordic_inst\|cordic_CORDIC_0:cordic_0\|dspba_delay:redist47_firstQuadrant_uid15_sincosTest_b_17 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic:cordic_inst\|cordic_CORDIC_0:cordic_0\|dspba_delay:redist47_firstQuadrant_uid15_sincosTest_b_17\"" {  } { { "cordic/synthesis/submodules/cordic_CORDIC_0.vhd" "redist47_firstQuadrant_uid15_sincosTest_b_17" { Text "C:/repos/fpga_dsp/sinegen/cordic/synthesis/submodules/cordic_CORDIC_0.vhd" 2067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755959268097 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1755959269171 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1755959269725 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755959269725 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1407 " "Implemented 1407 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1755959270018 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1755959270018 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1360 " "Implemented 1360 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1755959270018 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1755959270018 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4967 " "Peak virtual memory: 4967 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755959270046 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 23 15:27:50 2025 " "Processing ended: Sat Aug 23 15:27:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755959270046 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755959270046 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755959270046 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1755959270046 ""}
