/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [9:0] celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  reg [11:0] celloutsig_0_20z;
  wire [15:0] celloutsig_0_21z;
  wire [16:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire [4:0] celloutsig_0_27z;
  wire [18:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [2:0] celloutsig_0_39z;
  reg [7:0] celloutsig_0_3z;
  wire [12:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire [14:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [12:0] celloutsig_1_5z;
  wire [5:0] celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = !(celloutsig_1_0z[7] ? celloutsig_1_1z : celloutsig_1_3z[3]);
  assign celloutsig_0_19z = !(celloutsig_0_17z[1] ? celloutsig_0_11z[7] : celloutsig_0_6z[2]);
  assign celloutsig_1_2z = { celloutsig_1_0z[3:1], celloutsig_1_1z } + celloutsig_1_0z[13:10];
  assign celloutsig_0_16z = in_data[80:78] + celloutsig_0_3z[4:2];
  assign celloutsig_0_22z = { celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z } + { celloutsig_0_20z[11:1], celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_14z };
  assign celloutsig_0_11z = in_data[67:58] / { 1'h1, celloutsig_0_6z[2], celloutsig_0_3z };
  assign celloutsig_0_24z = celloutsig_0_8z / { 1'h1, celloutsig_0_17z[2:1] };
  assign celloutsig_0_32z = celloutsig_0_5z[2:0] / { 1'h1, celloutsig_0_3z[4:3] };
  assign celloutsig_0_33z = { celloutsig_0_22z[15:7], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_24z, celloutsig_0_22z, celloutsig_0_9z, celloutsig_0_32z, celloutsig_0_19z, celloutsig_0_10z } > { in_data[49:31], celloutsig_0_32z, celloutsig_0_16z, celloutsig_0_23z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_23z, celloutsig_0_6z, celloutsig_0_24z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_1_1z = in_data[162:160] > in_data[114:112];
  assign celloutsig_0_14z = { celloutsig_0_0z[1], celloutsig_0_1z, celloutsig_0_2z } > { celloutsig_0_2z[15:2], celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_13z };
  assign celloutsig_0_1z = { celloutsig_0_0z[4:2], celloutsig_0_0z } > { in_data[73:71], celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[143:129] % { 1'h1, in_data[124:111] };
  assign celloutsig_1_5z = { celloutsig_1_0z[8:1], celloutsig_1_4z, celloutsig_1_2z } % { 1'h1, in_data[187:176] };
  assign celloutsig_0_12z = { celloutsig_0_5z[3], celloutsig_0_0z } % { 1'h1, celloutsig_0_10z[0], celloutsig_0_9z };
  assign celloutsig_0_17z = celloutsig_0_3z[5:1] % { 1'h1, celloutsig_0_16z[1], celloutsig_0_15z };
  assign celloutsig_1_3z = celloutsig_1_0z[8:3] * celloutsig_1_0z[14:9];
  assign celloutsig_0_5z = { in_data[29:27], celloutsig_0_1z } * in_data[81:78];
  assign celloutsig_0_15z = celloutsig_0_0z[2:0] * celloutsig_0_6z[2:0];
  assign celloutsig_0_44z = ~ { celloutsig_0_3z[5:0], celloutsig_0_39z, celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_39z = celloutsig_0_27z[4:2] | { celloutsig_0_24z[2:1], celloutsig_0_33z };
  assign celloutsig_0_9z = { celloutsig_0_2z[10:7], celloutsig_0_1z } | { celloutsig_0_3z[4], celloutsig_0_5z };
  assign celloutsig_0_10z = celloutsig_0_6z[5:3] | celloutsig_0_3z[3:1];
  assign celloutsig_0_27z = { celloutsig_0_21z[10:7], celloutsig_0_14z } | celloutsig_0_12z[6:2];
  assign celloutsig_0_4z = celloutsig_0_1z & celloutsig_0_3z[1];
  assign celloutsig_0_13z = celloutsig_0_7z[4] & celloutsig_0_11z[5];
  assign celloutsig_0_45z = ~^ { celloutsig_0_3z[6:0], celloutsig_0_1z };
  assign celloutsig_0_23z = ~^ celloutsig_0_22z[12:8];
  assign celloutsig_1_19z = { celloutsig_1_3z[1:0], celloutsig_1_4z } >> celloutsig_1_0z[12:10];
  assign celloutsig_1_7z = { celloutsig_1_5z[11:7], celloutsig_1_4z } <<< { in_data[148:145], celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_6z = { celloutsig_0_2z[7:3], celloutsig_0_4z } <<< celloutsig_0_2z[16:11];
  assign celloutsig_0_7z = celloutsig_0_6z[5:1] <<< celloutsig_0_6z[4:0];
  assign celloutsig_0_18z = { celloutsig_0_10z[2:1], celloutsig_0_16z } <<< celloutsig_0_9z;
  assign celloutsig_0_2z = in_data[95:77] <<< { in_data[59:47], celloutsig_0_0z };
  assign celloutsig_0_8z = celloutsig_0_0z[4:2] >>> celloutsig_0_5z[2:0];
  assign celloutsig_1_8z = { celloutsig_1_3z[1:0], celloutsig_1_3z, celloutsig_1_4z } - in_data[142:134];
  assign celloutsig_1_18z = celloutsig_1_8z[8:5] - celloutsig_1_7z[5:2];
  assign celloutsig_0_21z = celloutsig_0_2z[17:2] - { celloutsig_0_8z[2], celloutsig_0_10z, celloutsig_0_20z };
  always_latch
    if (clkin_data[32]) celloutsig_0_0z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_0z = in_data[21:16];
  always_latch
    if (clkin_data[32]) celloutsig_0_3z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_3z = celloutsig_0_2z[17:10];
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_20z = 12'h000;
    else if (clkin_data[0]) celloutsig_0_20z = { celloutsig_0_0z[4:2], celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_16z };
  assign { out_data[131:128], out_data[98:96], out_data[44:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_44z, celloutsig_0_45z };
endmodule
