<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p69" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_69{left:789px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2_69{left:835px;bottom:68px;letter-spacing:0.1px;}
#t3_69{left:644px;bottom:1141px;letter-spacing:-0.14px;}
#t4_69{left:70px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t5_69{left:70px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-0.96px;}
#t6_69{left:70px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t7_69{left:70px;bottom:1030px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t8_69{left:70px;bottom:1013px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t9_69{left:70px;bottom:996px;letter-spacing:-0.12px;word-spacing:-0.52px;}
#ta_69{left:211px;bottom:1003px;}
#tb_69{left:227px;bottom:996px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tc_69{left:70px;bottom:972px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#td_69{left:70px;bottom:955px;letter-spacing:-0.17px;word-spacing:-0.59px;}
#te_69{left:70px;bottom:938px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tf_69{left:70px;bottom:888px;letter-spacing:-0.09px;}
#tg_69{left:156px;bottom:888px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#th_69{left:70px;bottom:864px;letter-spacing:-0.15px;word-spacing:-1.3px;}
#ti_69{left:70px;bottom:847px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tj_69{left:70px;bottom:830px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tk_69{left:70px;bottom:813px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tl_69{left:70px;bottom:789px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tm_69{left:70px;bottom:772px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#tn_69{left:70px;bottom:748px;letter-spacing:-0.15px;word-spacing:-0.81px;}
#to_69{left:70px;bottom:731px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tp_69{left:70px;bottom:714px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tq_69{left:70px;bottom:688px;}
#tr_69{left:96px;bottom:691px;letter-spacing:-0.18px;}
#ts_69{left:289px;bottom:691px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tt_69{left:70px;bottom:665px;}
#tu_69{left:96px;bottom:668px;letter-spacing:-0.17px;}
#tv_69{left:197px;bottom:668px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tw_69{left:70px;bottom:642px;}
#tx_69{left:96px;bottom:645px;letter-spacing:-0.18px;}
#ty_69{left:201px;bottom:645px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tz_69{left:70px;bottom:619px;}
#t10_69{left:96px;bottom:622px;letter-spacing:-0.17px;}
#t11_69{left:188px;bottom:622px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t12_69{left:70px;bottom:564px;letter-spacing:0.13px;}
#t13_69{left:152px;bottom:564px;letter-spacing:0.16px;word-spacing:-0.04px;}
#t14_69{left:70px;bottom:540px;letter-spacing:-0.14px;word-spacing:-0.7px;}
#t15_69{left:70px;bottom:523px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t16_69{left:70px;bottom:497px;}
#t17_69{left:96px;bottom:500px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t18_69{left:70px;bottom:474px;}
#t19_69{left:96px;bottom:477px;letter-spacing:-0.15px;word-spacing:-0.39px;}
#t1a_69{left:70px;bottom:451px;}
#t1b_69{left:96px;bottom:454px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t1c_69{left:70px;bottom:430px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1d_69{left:70px;bottom:413px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1e_69{left:70px;bottom:389px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1f_69{left:70px;bottom:372px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1g_69{left:70px;bottom:355px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1h_69{left:70px;bottom:287px;letter-spacing:0.14px;}
#t1i_69{left:151px;bottom:287px;letter-spacing:0.22px;word-spacing:-0.04px;}
#t1j_69{left:70px;bottom:262px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1k_69{left:70px;bottom:236px;}
#t1l_69{left:96px;bottom:239px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1m_69{left:222px;bottom:239px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1n_69{left:96px;bottom:222px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1o_69{left:70px;bottom:196px;}
#t1p_69{left:96px;bottom:199px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1q_69{left:248px;bottom:199px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1r_69{left:96px;bottom:182px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1s_69{left:70px;bottom:156px;}
#t1t_69{left:96px;bottom:160px;letter-spacing:-0.18px;word-spacing:-0.47px;}
#t1u_69{left:364px;bottom:160px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1v_69{left:96px;bottom:143px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1w_69{left:96px;bottom:126px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1x_69{left:96px;bottom:109px;letter-spacing:-0.15px;word-spacing:-1.29px;}

.s1_69{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_69{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_69{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_69{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s5_69{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_69{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s7_69{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s8_69{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s9_69{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts69" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg69Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg69" style="-webkit-user-select: none;"><object width="935" height="1210" data="69/69.svg" type="image/svg+xml" id="pdf69" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_69" class="t s1_69">Vol. 3A </span><span id="t2_69" class="t s1_69">2-7 </span>
<span id="t3_69" class="t s2_69">SYSTEM ARCHITECTURE OVERVIEW </span>
<span id="t4_69" class="t s3_69">The model-specific registers (MSRs) are a group of registers available primarily to operating-system or executive </span>
<span id="t5_69" class="t s3_69">procedures (that is, code running at privilege level 0). These registers control items such as the debug extensions, </span>
<span id="t6_69" class="t s3_69">the performance-monitoring counters, the machine- check architecture, and the memory type ranges (MTRRs). </span>
<span id="t7_69" class="t s3_69">The number and function of these registers varies among different members of the Intel 64 and IA-32 processor </span>
<span id="t8_69" class="t s3_69">families. See also: Section 10.4, “Model-Specific Registers (MSRs),” and Chapter 2, “Model-Specific Registers </span>
<span id="t9_69" class="t s3_69">(MSRs),” in the Intel </span>
<span id="ta_69" class="t s4_69">® </span>
<span id="tb_69" class="t s3_69">64 and IA-32 Architectures Software Developer’s Manual, Volume 4. </span>
<span id="tc_69" class="t s3_69">Most systems restrict access to system registers (other than the EFLAGS register) by application programs. </span>
<span id="td_69" class="t s3_69">Systems can be designed, however, where all programs and procedures run at the most privileged level (privilege </span>
<span id="te_69" class="t s3_69">level 0). In such a case, application programs would be allowed to modify the system registers. </span>
<span id="tf_69" class="t s5_69">2.1.6.1 </span><span id="tg_69" class="t s5_69">System Registers in IA-32e Mode </span>
<span id="th_69" class="t s3_69">In IA-32e mode, the four system-descriptor-table registers (GDTR, IDTR, LDTR, and TR) are expanded in hardware </span>
<span id="ti_69" class="t s3_69">to hold 64-bit base addresses. EFLAGS becomes the 64-bit RFLAGS register. CR0–CR4 are expanded to 64 bits. </span>
<span id="tj_69" class="t s3_69">CR8 becomes available. CR8 provides read-write access to the task priority register (TPR) so that the operating </span>
<span id="tk_69" class="t s3_69">system can control the priority classes of external interrupts. </span>
<span id="tl_69" class="t s3_69">In 64-bit mode, debug registers DR0–DR7 are 64 bits. In compatibility mode, address-matching in DR0–DR3 is </span>
<span id="tm_69" class="t s3_69">also done at 64-bit granularity. </span>
<span id="tn_69" class="t s3_69">On systems that support IA-32e mode, the extended feature enable register (IA32_EFER) is available. This model- </span>
<span id="to_69" class="t s3_69">specific register controls activation of IA-32e mode and other IA-32e mode operations. In addition, there are </span>
<span id="tp_69" class="t s3_69">several model-specific registers that govern IA-32e mode instructions: </span>
<span id="tq_69" class="t s6_69">• </span><span id="tr_69" class="t s7_69">IA32_KERNEL_GS_BASE </span><span id="ts_69" class="t s3_69">— Used by SWAPGS instruction. </span>
<span id="tt_69" class="t s6_69">• </span><span id="tu_69" class="t s7_69">IA32_LSTAR </span><span id="tv_69" class="t s3_69">— Used by SYSCALL instruction. </span>
<span id="tw_69" class="t s6_69">• </span><span id="tx_69" class="t s7_69">IA32_FMASK </span><span id="ty_69" class="t s3_69">— Used by SYSCALL instruction. </span>
<span id="tz_69" class="t s6_69">• </span><span id="t10_69" class="t s7_69">IA32_STAR </span><span id="t11_69" class="t s3_69">— Used by SYSCALL and SYSRET instruction. </span>
<span id="t12_69" class="t s8_69">2.1.7 </span><span id="t13_69" class="t s8_69">Other System Resources </span>
<span id="t14_69" class="t s3_69">Besides the system registers and data structures described in the previous sections, system architecture provides </span>
<span id="t15_69" class="t s3_69">the following additional resources: </span>
<span id="t16_69" class="t s6_69">• </span><span id="t17_69" class="t s3_69">Operating system instructions (see also: Section 2.8, “System Instruction Summary”). </span>
<span id="t18_69" class="t s6_69">• </span><span id="t19_69" class="t s3_69">Performance-monitoring counters (not shown in Figure 2-1). </span>
<span id="t1a_69" class="t s6_69">• </span><span id="t1b_69" class="t s3_69">Internal caches and buffers (not shown in Figure 2-1). </span>
<span id="t1c_69" class="t s3_69">Performance-monitoring counters are event counters that can be programmed to count processor events such as </span>
<span id="t1d_69" class="t s3_69">the number of instructions decoded, the number of interrupts received, or the number of cache loads. </span>
<span id="t1e_69" class="t s3_69">The processor provides several internal caches and buffers. The caches are used to store both data and instruc- </span>
<span id="t1f_69" class="t s3_69">tions. The buffers are used to store things like decoded addresses to system and application segments and write </span>
<span id="t1g_69" class="t s3_69">operations waiting to be performed. See also: Chapter 12, “Memory Cache Control.” </span>
<span id="t1h_69" class="t s9_69">2.2 </span><span id="t1i_69" class="t s9_69">MODES OF OPERATION </span>
<span id="t1j_69" class="t s3_69">The IA-32 architecture supports three operating modes and one quasi-operating mode: </span>
<span id="t1k_69" class="t s6_69">• </span><span id="t1l_69" class="t s7_69">Protected mode </span><span id="t1m_69" class="t s3_69">— This is the native operating mode of the processor. It provides a rich set of architectural </span>
<span id="t1n_69" class="t s3_69">features, flexibility, high performance and backward compatibility to existing software base. </span>
<span id="t1o_69" class="t s6_69">• </span><span id="t1p_69" class="t s7_69">Real-address mode </span><span id="t1q_69" class="t s3_69">— This operating mode provides the programming environment of the Intel 8086 </span>
<span id="t1r_69" class="t s3_69">processor, with a few extensions (such as the ability to switch to protected or system management mode). </span>
<span id="t1s_69" class="t s6_69">• </span><span id="t1t_69" class="t s7_69">System management mode (SMM) </span><span id="t1u_69" class="t s3_69">— SMM is a standard architectural feature in all IA-32 processors, </span>
<span id="t1v_69" class="t s3_69">beginning with the Intel386 SL processor. This mode provides an operating system or executive with a </span>
<span id="t1w_69" class="t s3_69">transparent mechanism for implementing power management and OEM differentiation features. SMM is </span>
<span id="t1x_69" class="t s3_69">entered through activation of an external system interrupt pin (SMI#), which generates a system management </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
