#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Aug 29 10:41:35 2017
# Process ID: 5576
# Current directory: P:/ece_drive/ECE491L/Geoff_Waseh_2017/Lab01_7_segment/lab01_7_segment
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4192 P:\ece_drive\ECE491L\Geoff_Waseh_2017\Lab01_7_segment\lab01_7_segment\lab01_7_segment.xpr
# Log file: P:/ece_drive/ECE491L/Geoff_Waseh_2017/Lab01_7_segment/lab01_7_segment/vivado.log
# Journal file: P:/ece_drive/ECE491L/Geoff_Waseh_2017/Lab01_7_segment/lab01_7_segment\vivado.jou
#-----------------------------------------------------------
start_gui
open_project P:/ece_drive/ECE491L/Geoff_Waseh_2017/Lab01_7_segment/lab01_7_segment/lab01_7_segment.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 829.258 ; gain = 130.762
update_compile_order -fileset sources_1
reset_run synth_1
reset_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 847.137 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream
[Tue Aug 29 10:45:00 2017] Launched synth_1...
Run output will be captured here: P:/ece_drive/ECE491L/Geoff_Waseh_2017/Lab01_7_segment/lab01_7_segment/lab01_7_segment.runs/synth_1/runme.log
[Tue Aug 29 10:45:00 2017] Launched impl_1...
Run output will be captured here: P:/ece_drive/ECE491L/Geoff_Waseh_2017/Lab01_7_segment/lab01_7_segment/lab01_7_segment.runs/impl_1/runme.log
reset_run synth_1
reset_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 889.125 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream
[Tue Aug 29 10:46:10 2017] Launched synth_1...
Run output will be captured here: P:/ece_drive/ECE491L/Geoff_Waseh_2017/Lab01_7_segment/lab01_7_segment/lab01_7_segment.runs/synth_1/runme.log
[Tue Aug 29 10:46:10 2017] Launched impl_1...
Run output will be captured here: P:/ece_drive/ECE491L/Geoff_Waseh_2017/Lab01_7_segment/lab01_7_segment/lab01_7_segment.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 889.125 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292744866A
set_property PROGRAM.FILE {P:/ece_drive/ECE491L/Geoff_Waseh_2017/Lab01_7_segment/lab01_7_segment/lab01_7_segment.runs/impl_1/nexys4DDR.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {P:/ece_drive/ECE491L/Geoff_Waseh_2017/Lab01_7_segment/lab01_7_segment/lab01_7_segment.runs/impl_1/nexys4DDR.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
close_hw: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 949.051 ; gain = 0.000
reset_run synth_1
reset_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 971.984 ; gain = 2.547
launch_runs impl_1 -to_step write_bitstream
[Tue Aug 29 11:01:35 2017] Launched synth_1...
Run output will be captured here: P:/ece_drive/ECE491L/Geoff_Waseh_2017/Lab01_7_segment/lab01_7_segment/lab01_7_segment.runs/synth_1/runme.log
[Tue Aug 29 11:01:35 2017] Launched impl_1...
Run output will be captured here: P:/ece_drive/ECE491L/Geoff_Waseh_2017/Lab01_7_segment/lab01_7_segment/lab01_7_segment.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 971.984 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292744866A
set_property PROGRAM.FILE {P:/ece_drive/ECE491L/Geoff_Waseh_2017/Lab01_7_segment/lab01_7_segment/lab01_7_segment.runs/impl_1/nexys4DDR.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {P:/ece_drive/ECE491L/Geoff_Waseh_2017/Lab01_7_segment/lab01_7_segment/lab01_7_segment.runs/impl_1/nexys4DDR.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
close_hw: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 971.984 ; gain = 0.000
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Tue Aug 29 11:24:40 2017] Launched impl_1...
Run output will be captured here: P:/ece_drive/ECE491L/Geoff_Waseh_2017/Lab01_7_segment/lab01_7_segment/lab01_7_segment.runs/impl_1/runme.log
reset_run synth_1
reset_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 978.031 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream
[Tue Aug 29 11:25:57 2017] Launched synth_1...
Run output will be captured here: P:/ece_drive/ECE491L/Geoff_Waseh_2017/Lab01_7_segment/lab01_7_segment/lab01_7_segment.runs/synth_1/runme.log
[Tue Aug 29 11:25:57 2017] Launched impl_1...
Run output will be captured here: P:/ece_drive/ECE491L/Geoff_Waseh_2017/Lab01_7_segment/lab01_7_segment/lab01_7_segment.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 978.031 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292744866A
set_property PROGRAM.FILE {P:/ece_drive/ECE491L/Geoff_Waseh_2017/Lab01_7_segment/lab01_7_segment/lab01_7_segment.runs/impl_1/nexys4DDR.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {P:/ece_drive/ECE491L/Geoff_Waseh_2017/Lab01_7_segment/lab01_7_segment/lab01_7_segment.runs/impl_1/nexys4DDR.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
close_hw: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 978.031 ; gain = 0.000
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Tue Aug 29 11:30:16 2017] Launched impl_1...
Run output will be captured here: P:/ece_drive/ECE491L/Geoff_Waseh_2017/Lab01_7_segment/lab01_7_segment/lab01_7_segment.runs/impl_1/runme.log
reset_run synth_1
reset_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 978.031 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream
[Tue Aug 29 11:31:20 2017] Launched synth_1...
Run output will be captured here: P:/ece_drive/ECE491L/Geoff_Waseh_2017/Lab01_7_segment/lab01_7_segment/lab01_7_segment.runs/synth_1/runme.log
[Tue Aug 29 11:31:20 2017] Launched impl_1...
Run output will be captured here: P:/ece_drive/ECE491L/Geoff_Waseh_2017/Lab01_7_segment/lab01_7_segment/lab01_7_segment.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1007.355 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292744866A
set_property PROGRAM.FILE {P:/ece_drive/ECE491L/Geoff_Waseh_2017/Lab01_7_segment/lab01_7_segment/lab01_7_segment.runs/impl_1/nexys4DDR.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {P:/ece_drive/ECE491L/Geoff_Waseh_2017/Lab01_7_segment/lab01_7_segment/lab01_7_segment.runs/impl_1/nexys4DDR.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
close_hw: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1038.035 ; gain = 0.000
reset_run synth_1
reset_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1038.035 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream
[Tue Aug 29 13:46:10 2017] Launched synth_1...
Run output will be captured here: P:/ece_drive/ECE491L/Geoff_Waseh_2017/Lab01_7_segment/lab01_7_segment/lab01_7_segment.runs/synth_1/runme.log
[Tue Aug 29 13:46:10 2017] Launched impl_1...
Run output will be captured here: P:/ece_drive/ECE491L/Geoff_Waseh_2017/Lab01_7_segment/lab01_7_segment/lab01_7_segment.runs/impl_1/runme.log
file mkdir P:/ece_drive/ECE491L/Geoff_Waseh_2017/Lab01_7_segment/lab01_7_segment/lab01_7_segment.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open P:/ece_drive/ECE491L/Geoff_Waseh_2017/Lab01_7_segment/lab01_7_segment/lab01_7_segment.srcs/sim_1/new/testbench.sv w ]
add_files -fileset sim_1 P:/ece_drive/ECE491L/Geoff_Waseh_2017/Lab01_7_segment/lab01_7_segment/lab01_7_segment.srcs/sim_1/new/testbench.sv
update_compile_order -fileset sim_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug 29 13:51:23 2017...
