// Seed: 2083695187
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_7;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  buf primCall (id_1, id_2);
  logic id_2 = -1 - id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output logic [7:0] id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  module_0 modCall_1 (
      id_8,
      id_1,
      id_8,
      id_5,
      id_10,
      id_7
  );
  inout uwire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_12[-1&&-1<->-1] = 1 - id_11;
  assign id_8 = 1;
endmodule
