#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Wed Jan 04 12:13:01 2017
# Process ID: 11352
# Current directory: C:/Projects/jan2017/VivadoProjekt/proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7656 C:\Projects\jan2017\VivadoProjekt\proj\hdmi_in.xpr
# Log file: C:/Projects/jan2017/VivadoProjekt/proj/vivado.log
# Journal file: C:/Projects/jan2017/VivadoProjekt/proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Projects/jan2017/VivadoProjekt/proj/hdmi_in.xpr
update_files -from_files C:/Users/jespe/Downloads/ZYBO-master/ZYBO-master/Resources/XDC/ZYBO_Master.xdc -to_files C:/Projects/jan2017/Downloads/ZYBO-master/ZYBO-master/Projects/XADC/src/constraints/ZYBO_Master.xdc -filesets [get_filesets *]
report_ip_status -name ip_status 
set_msg_config -suppress -id {DRC 23-20} -string {{ERROR: [DRC 23-20] Rule violation (PDRC-34) MMCM_adv_ClkFrequency_div_no_dclk - The computed value 1650.165 MHz (CLKIN1_PERIOD, net CLK_IN_hdmi_clk) for the VCO operating frequency of the MMCME2_ADV site MMCME2_ADV_X0Y0 (cell hdmi_in_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator) falls outside the operating range of the MMCM VCO frequency for this device (600.000 - 1200.000 MHz). The computed value is (CLKFBOUT_MULT_F * 1000 / (CLKINx_PERIOD * DIVCLK_DIVIDE)). Please run update_timing to update the MMCM settings. If that does not work, adjust either the input period CLKINx_PERIOD (6.059999), multiplication factor CLKFBOUT_MULT_F (10.000000) or the division factor DIVCLK_DIVIDE (1), in order to achieve a VCO frequency within the rated operating range for this device.} } 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_bd_design {C:/Projects/jan2017/VivadoProjekt/proj/hdmi_in.srcs/sources_1/bd/hdmi_in/hdmi_in.bd}
regenerate_bd_layout
upgrade_ip [get_ips *]
regenerate_bd_layout
validate_bd_design
validate_bd_design
regenerate_bd_layout
upgrade_ip [get_ips *]
validate_bd_design
report_ip_status -name ip_status 
save_bd_design
reset_run synth_1
reset_run impl_1
launch_runs impl_1
wait_on_run impl_1
ipx::infer_core -vendor xilinx.com -library user -taxonomy /UserIP C:/Projects/jan2017/VivadoProjekt/proj/hdmi_in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_dvi2rgb_0_0
ipx::edit_ip_in_project -upgrade true -name edit_ip_project -directory C:/Projects/jan2017/VivadoProjekt/proj/hdmi_in.tmp c:/Projects/jan2017/VivadoProjekt/proj/hdmi_in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_dvi2rgb_0_0/component.xml
ipx::current_core c:/Projects/jan2017/VivadoProjekt/proj/hdmi_in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_dvi2rgb_0_0/component.xml
ipx::remove_all_port [ipx::current_core]
ipx::add_ports_from_hdl [ipx::current_core] -top_level_hdl_file C:/Projects/jan2017/VivadoProjekt/proj/hdmi_in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_dvi2rgb_0_0/sim/hdmi_in_dvi2rgb_0_0.vhd -top_module_name hdmi_in_dvi2rgb_0_0
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {c:/Projects/jan2017/VivadoProjekt/proj/hdmi_in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_dvi2rgb_0_0 c:/Projects/jan2017/VivadoProjekt/repo} [current_project]
update_ip_catalog
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK2] [get_bd_intf_nets dvi2rgb_0_DDC] [get_bd_intf_nets dvi2rgb_0_RGB] [get_bd_cells dvi2rgb_0]
save_bd_design
