// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="scurve_adder,hls_ip_2016_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z030ffg676-2,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.176000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=30,HLS_SYN_DSP=0,HLS_SYN_FF=1458,HLS_SYN_LUT=1733}" *)

module scurve_adder (
        ap_clk,
        ap_rst_n,
        in_stream0_TDATA,
        in_stream0_TVALID,
        in_stream0_TREADY,
        in_stream0_TKEEP,
        in_stream0_TSTRB,
        in_stream0_TUSER,
        in_stream0_TLAST,
        in_stream0_TID,
        in_stream0_TDEST,
        in_stream1_TDATA,
        in_stream1_TVALID,
        in_stream1_TREADY,
        in_stream1_TKEEP,
        in_stream1_TSTRB,
        in_stream1_TUSER,
        in_stream1_TLAST,
        in_stream1_TID,
        in_stream1_TDEST,
        in_stream2_TDATA,
        in_stream2_TVALID,
        in_stream2_TREADY,
        in_stream2_TKEEP,
        in_stream2_TSTRB,
        in_stream2_TUSER,
        in_stream2_TLAST,
        in_stream2_TID,
        in_stream2_TDEST,
        in_stream3_TDATA,
        in_stream3_TVALID,
        in_stream3_TREADY,
        in_stream3_TKEEP,
        in_stream3_TSTRB,
        in_stream3_TUSER,
        in_stream3_TLAST,
        in_stream3_TID,
        in_stream3_TDEST,
        in_stream4_TDATA,
        in_stream4_TVALID,
        in_stream4_TREADY,
        in_stream4_TKEEP,
        in_stream4_TSTRB,
        in_stream4_TUSER,
        in_stream4_TLAST,
        in_stream4_TID,
        in_stream4_TDEST,
        in_stream5_TDATA,
        in_stream5_TVALID,
        in_stream5_TREADY,
        in_stream5_TKEEP,
        in_stream5_TSTRB,
        in_stream5_TUSER,
        in_stream5_TLAST,
        in_stream5_TID,
        in_stream5_TDEST,
        out_stream_TDATA,
        out_stream_TVALID,
        out_stream_TREADY,
        out_stream_TKEEP,
        out_stream_TSTRB,
        out_stream_TUSER,
        out_stream_TLAST,
        out_stream_TID,
        out_stream_TDEST,
        s_axi_CTRL_BUS_AWVALID,
        s_axi_CTRL_BUS_AWREADY,
        s_axi_CTRL_BUS_AWADDR,
        s_axi_CTRL_BUS_WVALID,
        s_axi_CTRL_BUS_WREADY,
        s_axi_CTRL_BUS_WDATA,
        s_axi_CTRL_BUS_WSTRB,
        s_axi_CTRL_BUS_ARVALID,
        s_axi_CTRL_BUS_ARREADY,
        s_axi_CTRL_BUS_ARADDR,
        s_axi_CTRL_BUS_RVALID,
        s_axi_CTRL_BUS_RREADY,
        s_axi_CTRL_BUS_RDATA,
        s_axi_CTRL_BUS_RRESP,
        s_axi_CTRL_BUS_BVALID,
        s_axi_CTRL_BUS_BREADY,
        s_axi_CTRL_BUS_BRESP,
        interrupt
);

parameter    ap_ST_st1_fsm_0 = 24'b1;
parameter    ap_ST_st2_fsm_1 = 24'b10;
parameter    ap_ST_st3_fsm_2 = 24'b100;
parameter    ap_ST_st4_fsm_3 = 24'b1000;
parameter    ap_ST_pp1_stg0_fsm_4 = 24'b10000;
parameter    ap_ST_st10_fsm_5 = 24'b100000;
parameter    ap_ST_st11_fsm_6 = 24'b1000000;
parameter    ap_ST_pp2_stg0_fsm_7 = 24'b10000000;
parameter    ap_ST_st14_fsm_8 = 24'b100000000;
parameter    ap_ST_st15_fsm_9 = 24'b1000000000;
parameter    ap_ST_pp3_stg0_fsm_10 = 24'b10000000000;
parameter    ap_ST_st18_fsm_11 = 24'b100000000000;
parameter    ap_ST_st19_fsm_12 = 24'b1000000000000;
parameter    ap_ST_pp4_stg0_fsm_13 = 24'b10000000000000;
parameter    ap_ST_st22_fsm_14 = 24'b100000000000000;
parameter    ap_ST_st23_fsm_15 = 24'b1000000000000000;
parameter    ap_ST_pp5_stg0_fsm_16 = 24'b10000000000000000;
parameter    ap_ST_st26_fsm_17 = 24'b100000000000000000;
parameter    ap_ST_st27_fsm_18 = 24'b1000000000000000000;
parameter    ap_ST_pp6_stg0_fsm_19 = 24'b10000000000000000000;
parameter    ap_ST_st30_fsm_20 = 24'b100000000000000000000;
parameter    ap_ST_st31_fsm_21 = 24'b1000000000000000000000;
parameter    ap_ST_pp7_stg0_fsm_22 = 24'b10000000000000000000000;
parameter    ap_ST_st34_fsm_23 = 24'b100000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    C_S_AXI_CTRL_BUS_DATA_WIDTH = 32;
parameter    ap_const_int64_8 = 8;
parameter    C_S_AXI_CTRL_BUS_ADDR_WIDTH = 5;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv4_5 = 4'b101;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv6_1 = 6'b1;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv8_C0 = 8'b11000000;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv16_1 = 16'b1;
parameter    ap_const_lv8_BF = 8'b10111111;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv4_2 = 4'b10;
parameter    ap_const_lv4_3 = 4'b11;
parameter    ap_const_lv4_4 = 4'b100;
parameter    ap_const_lv32_17 = 32'b10111;

parameter C_S_AXI_CTRL_BUS_WSTRB_WIDTH = (C_S_AXI_CTRL_BUS_DATA_WIDTH / ap_const_int64_8);
parameter C_S_AXI_WSTRB_WIDTH = (C_S_AXI_DATA_WIDTH / ap_const_int64_8);

input   ap_clk;
input   ap_rst_n;
input  [15:0] in_stream0_TDATA;
input   in_stream0_TVALID;
output   in_stream0_TREADY;
input  [1:0] in_stream0_TKEEP;
input  [1:0] in_stream0_TSTRB;
input  [1:0] in_stream0_TUSER;
input  [0:0] in_stream0_TLAST;
input  [4:0] in_stream0_TID;
input  [5:0] in_stream0_TDEST;
input  [15:0] in_stream1_TDATA;
input   in_stream1_TVALID;
output   in_stream1_TREADY;
input  [1:0] in_stream1_TKEEP;
input  [1:0] in_stream1_TSTRB;
input  [1:0] in_stream1_TUSER;
input  [0:0] in_stream1_TLAST;
input  [4:0] in_stream1_TID;
input  [5:0] in_stream1_TDEST;
input  [15:0] in_stream2_TDATA;
input   in_stream2_TVALID;
output   in_stream2_TREADY;
input  [1:0] in_stream2_TKEEP;
input  [1:0] in_stream2_TSTRB;
input  [1:0] in_stream2_TUSER;
input  [0:0] in_stream2_TLAST;
input  [4:0] in_stream2_TID;
input  [5:0] in_stream2_TDEST;
input  [15:0] in_stream3_TDATA;
input   in_stream3_TVALID;
output   in_stream3_TREADY;
input  [1:0] in_stream3_TKEEP;
input  [1:0] in_stream3_TSTRB;
input  [1:0] in_stream3_TUSER;
input  [0:0] in_stream3_TLAST;
input  [4:0] in_stream3_TID;
input  [5:0] in_stream3_TDEST;
input  [15:0] in_stream4_TDATA;
input   in_stream4_TVALID;
output   in_stream4_TREADY;
input  [1:0] in_stream4_TKEEP;
input  [1:0] in_stream4_TSTRB;
input  [1:0] in_stream4_TUSER;
input  [0:0] in_stream4_TLAST;
input  [4:0] in_stream4_TID;
input  [5:0] in_stream4_TDEST;
input  [15:0] in_stream5_TDATA;
input   in_stream5_TVALID;
output   in_stream5_TREADY;
input  [1:0] in_stream5_TKEEP;
input  [1:0] in_stream5_TSTRB;
input  [1:0] in_stream5_TUSER;
input  [0:0] in_stream5_TLAST;
input  [4:0] in_stream5_TID;
input  [5:0] in_stream5_TDEST;
output  [31:0] out_stream_TDATA;
output   out_stream_TVALID;
input   out_stream_TREADY;
output  [3:0] out_stream_TKEEP;
output  [3:0] out_stream_TSTRB;
output  [1:0] out_stream_TUSER;
output  [0:0] out_stream_TLAST;
output  [4:0] out_stream_TID;
output  [5:0] out_stream_TDEST;
input   s_axi_CTRL_BUS_AWVALID;
output   s_axi_CTRL_BUS_AWREADY;
input  [C_S_AXI_CTRL_BUS_ADDR_WIDTH - 1 : 0] s_axi_CTRL_BUS_AWADDR;
input   s_axi_CTRL_BUS_WVALID;
output   s_axi_CTRL_BUS_WREADY;
input  [C_S_AXI_CTRL_BUS_DATA_WIDTH - 1 : 0] s_axi_CTRL_BUS_WDATA;
input  [C_S_AXI_CTRL_BUS_WSTRB_WIDTH - 1 : 0] s_axi_CTRL_BUS_WSTRB;
input   s_axi_CTRL_BUS_ARVALID;
output   s_axi_CTRL_BUS_ARREADY;
input  [C_S_AXI_CTRL_BUS_ADDR_WIDTH - 1 : 0] s_axi_CTRL_BUS_ARADDR;
output   s_axi_CTRL_BUS_RVALID;
input   s_axi_CTRL_BUS_RREADY;
output  [C_S_AXI_CTRL_BUS_DATA_WIDTH - 1 : 0] s_axi_CTRL_BUS_RDATA;
output  [1:0] s_axi_CTRL_BUS_RRESP;
output   s_axi_CTRL_BUS_BVALID;
input   s_axi_CTRL_BUS_BREADY;
output  [1:0] s_axi_CTRL_BUS_BRESP;
output   interrupt;

reg in_stream0_TREADY;
reg in_stream1_TREADY;
reg in_stream2_TREADY;
reg in_stream3_TREADY;
reg in_stream4_TREADY;
reg in_stream5_TREADY;
reg[31:0] out_stream_TDATA;
reg out_stream_TVALID;
reg[1:0] out_stream_TUSER;
reg[0:0] out_stream_TLAST;
reg[4:0] out_stream_TID;
reg[5:0] out_stream_TDEST;

reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [23:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_41;
reg    ap_ready;
wire   [7:0] N_ADDS;
wire   [7:0] CH_INFO;
reg    in_stream0_TDATA_blk_n;
reg    ap_sig_cseq_ST_pp1_stg0_fsm_4;
reg    ap_sig_119;
reg    ap_reg_ppiten_pp1_it0;
reg    ap_reg_ppiten_pp1_it1;
reg    ap_reg_ppiten_pp1_it2;
reg    ap_reg_ppiten_pp1_it3;
reg    ap_reg_ppiten_pp1_it4;
wire   [0:0] exitcond_flatten_fu_1428_p2;
reg   [0:0] tmp_6_reg_2113;
reg    in_stream1_TDATA_blk_n;
reg   [0:0] tmp_7_reg_2117;
reg    in_stream2_TDATA_blk_n;
reg   [0:0] tmp_8_reg_2121;
reg    in_stream3_TDATA_blk_n;
reg   [0:0] tmp_15_reg_2125;
reg    in_stream4_TDATA_blk_n;
reg   [0:0] tmp_18_reg_2129;
reg    in_stream5_TDATA_blk_n;
reg   [0:0] tmp_24_reg_2133;
reg    out_stream_TDATA_blk_n;
reg    ap_sig_cseq_ST_pp2_stg0_fsm_7;
reg    ap_sig_176;
reg    ap_reg_ppiten_pp2_it1;
reg    ap_reg_ppiten_pp2_it0;
reg   [0:0] exitcond4_reg_2543;
reg    ap_sig_cseq_ST_pp3_stg0_fsm_10;
reg    ap_sig_191;
reg    ap_reg_ppiten_pp3_it1;
reg    ap_reg_ppiten_pp3_it0;
reg   [0:0] exitcond5_reg_2602;
reg    ap_sig_cseq_ST_pp4_stg0_fsm_13;
reg    ap_sig_207;
reg    ap_reg_ppiten_pp4_it1;
reg    ap_reg_ppiten_pp4_it0;
reg   [0:0] exitcond6_reg_2661;
reg    ap_sig_cseq_ST_pp5_stg0_fsm_16;
reg    ap_sig_223;
reg    ap_reg_ppiten_pp5_it1;
reg    ap_reg_ppiten_pp5_it0;
reg   [0:0] exitcond7_reg_2720;
reg    ap_sig_cseq_ST_pp6_stg0_fsm_19;
reg    ap_sig_239;
reg    ap_reg_ppiten_pp6_it1;
reg    ap_reg_ppiten_pp6_it0;
reg   [0:0] exitcond8_reg_2779;
reg    ap_sig_cseq_ST_pp7_stg0_fsm_22;
reg    ap_sig_255;
reg    ap_reg_ppiten_pp7_it1;
reg    ap_reg_ppiten_pp7_it0;
reg   [0:0] exitcond_reg_2838;
reg   [15:0] indvar_flatten_reg_1211;
reg   [7:0] i_1_reg_1222;
reg   [7:0] i_2_reg_1233;
reg   [7:0] i_3_reg_1244;
reg   [7:0] i_4_reg_1255;
reg   [7:0] i_5_reg_1266;
reg   [7:0] i_6_reg_1277;
reg   [7:0] i_7_reg_1288;
reg   [7:0] CH_INFO_read_reg_2071;
reg   [7:0] N_ADDS_read_reg_2081;
wire   [5:0] tmp_1_fu_1299_p1;
reg   [5:0] tmp_1_reg_2087;
wire   [0:0] tmp_2_fu_1307_p3;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_334;
wire   [0:0] tmp_5_fu_1326_p2;
wire   [3:0] l_fu_1332_p2;
wire   [7:0] i_8_fu_1344_p2;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_353;
wire   [0:0] tmp_6_fu_1366_p1;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_361;
wire   [15:0] bound_fu_1422_p2;
reg   [15:0] bound_reg_2137;
reg    ap_sig_388;
wire   [15:0] indvar_flatten_next_fu_1433_p2;
wire   [7:0] i_1_mid2_fu_1445_p3;
reg   [7:0] i_1_mid2_reg_2151;
reg   [1:0] tmp_user_V_reg_2161;
reg   [4:0] tmp_id_V_reg_2166;
reg   [5:0] tmp_dest_V_reg_2171;
wire   [7:0] tmp_30_fu_1469_p1;
reg   [7:0] tmp_30_reg_2176;
reg   [7:0] ap_reg_ppstg_tmp_30_reg_2176_pp1_iter1;
reg   [7:0] ap_reg_ppstg_tmp_30_reg_2176_pp1_iter2;
reg   [7:0] phitmp_reg_2181;
reg   [7:0] ap_reg_ppstg_phitmp_reg_2181_pp1_iter1;
reg   [7:0] ap_reg_ppstg_phitmp_reg_2181_pp1_iter2;
reg   [1:0] tmp_user_V_1_reg_2186;
reg   [4:0] tmp_id_V_1_reg_2191;
reg   [5:0] tmp_dest_V_1_reg_2196;
wire   [7:0] tmp_32_fu_1499_p1;
reg   [7:0] tmp_32_reg_2201;
reg   [7:0] ap_reg_ppstg_tmp_32_reg_2201_pp1_iter1;
reg   [7:0] ap_reg_ppstg_tmp_32_reg_2201_pp1_iter2;
reg   [7:0] phitmp1_reg_2206;
reg   [7:0] ap_reg_ppstg_phitmp1_reg_2206_pp1_iter1;
reg   [7:0] ap_reg_ppstg_phitmp1_reg_2206_pp1_iter2;
reg   [1:0] tmp_user_V_3_reg_2211;
reg   [4:0] tmp_id_V_3_reg_2216;
reg   [5:0] tmp_dest_V_3_reg_2221;
wire   [7:0] tmp_41_fu_1529_p1;
reg   [7:0] tmp_41_reg_2226;
reg   [7:0] ap_reg_ppstg_tmp_41_reg_2226_pp1_iter1;
reg   [7:0] ap_reg_ppstg_tmp_41_reg_2226_pp1_iter2;
reg   [7:0] phitmp2_reg_2231;
reg   [7:0] ap_reg_ppstg_phitmp2_reg_2231_pp1_iter1;
reg   [7:0] ap_reg_ppstg_phitmp2_reg_2231_pp1_iter2;
reg   [1:0] tmp_user_V_4_reg_2236;
reg   [4:0] tmp_id_V_4_reg_2241;
reg   [5:0] tmp_dest_V_4_reg_2246;
wire   [7:0] tmp_48_fu_1559_p1;
reg   [7:0] tmp_48_reg_2251;
reg   [7:0] ap_reg_ppstg_tmp_48_reg_2251_pp1_iter1;
reg   [7:0] ap_reg_ppstg_tmp_48_reg_2251_pp1_iter2;
reg   [7:0] phitmp3_reg_2256;
reg   [7:0] ap_reg_ppstg_phitmp3_reg_2256_pp1_iter1;
reg   [7:0] ap_reg_ppstg_phitmp3_reg_2256_pp1_iter2;
reg   [1:0] tmp_user_V_5_reg_2261;
reg   [4:0] tmp_id_V_5_reg_2266;
reg   [5:0] tmp_dest_V_5_reg_2271;
wire   [7:0] tmp_49_fu_1589_p1;
reg   [7:0] tmp_49_reg_2276;
reg   [7:0] ap_reg_ppstg_tmp_49_reg_2276_pp1_iter1;
reg   [7:0] ap_reg_ppstg_tmp_49_reg_2276_pp1_iter2;
reg   [7:0] phitmp4_reg_2281;
reg   [7:0] ap_reg_ppstg_phitmp4_reg_2281_pp1_iter1;
reg   [7:0] ap_reg_ppstg_phitmp4_reg_2281_pp1_iter2;
reg   [1:0] tmp_user_V_7_reg_2286;
reg   [4:0] tmp_id_V_7_reg_2291;
reg   [5:0] tmp_dest_V_7_reg_2296;
wire   [7:0] tmp_58_fu_1619_p1;
reg   [7:0] tmp_58_reg_2301;
reg   [7:0] ap_reg_ppstg_tmp_58_reg_2301_pp1_iter1;
reg   [7:0] ap_reg_ppstg_tmp_58_reg_2301_pp1_iter2;
reg   [7:0] phitmp5_reg_2306;
reg   [7:0] ap_reg_ppstg_phitmp5_reg_2306_pp1_iter1;
reg   [7:0] ap_reg_ppstg_phitmp5_reg_2306_pp1_iter2;
wire   [7:0] i_12_fu_1633_p2;
reg   [7:0] sum_pix1_ch0_addr_2_reg_2316;
reg   [7:0] ap_reg_ppstg_sum_pix1_ch0_addr_2_reg_2316_pp1_iter2;
reg   [7:0] ap_reg_ppstg_sum_pix1_ch0_addr_2_reg_2316_pp1_iter3;
reg   [7:0] sum_pix2_ch0_addr_2_reg_2322;
reg   [7:0] ap_reg_ppstg_sum_pix2_ch0_addr_2_reg_2322_pp1_iter2;
reg   [7:0] ap_reg_ppstg_sum_pix2_ch0_addr_2_reg_2322_pp1_iter3;
reg   [7:0] sum_pix1_ch1_addr_1_reg_2328;
reg   [7:0] ap_reg_ppstg_sum_pix1_ch1_addr_1_reg_2328_pp1_iter2;
reg   [7:0] ap_reg_ppstg_sum_pix1_ch1_addr_1_reg_2328_pp1_iter3;
reg   [7:0] sum_pix2_ch1_addr_1_reg_2334;
reg   [7:0] ap_reg_ppstg_sum_pix2_ch1_addr_1_reg_2334_pp1_iter2;
reg   [7:0] ap_reg_ppstg_sum_pix2_ch1_addr_1_reg_2334_pp1_iter3;
reg   [7:0] sum_pix1_ch2_addr_1_reg_2340;
reg   [7:0] ap_reg_ppstg_sum_pix1_ch2_addr_1_reg_2340_pp1_iter2;
reg   [7:0] ap_reg_ppstg_sum_pix1_ch2_addr_1_reg_2340_pp1_iter3;
reg   [7:0] sum_pix2_ch2_addr_1_reg_2346;
reg   [7:0] ap_reg_ppstg_sum_pix2_ch2_addr_1_reg_2346_pp1_iter2;
reg   [7:0] ap_reg_ppstg_sum_pix2_ch2_addr_1_reg_2346_pp1_iter3;
reg   [7:0] sum_pix1_ch3_addr_1_reg_2352;
reg   [7:0] ap_reg_ppstg_sum_pix1_ch3_addr_1_reg_2352_pp1_iter2;
reg   [7:0] ap_reg_ppstg_sum_pix1_ch3_addr_1_reg_2352_pp1_iter3;
reg   [7:0] sum_pix2_ch3_addr_1_reg_2358;
reg   [7:0] ap_reg_ppstg_sum_pix2_ch3_addr_1_reg_2358_pp1_iter2;
reg   [7:0] ap_reg_ppstg_sum_pix2_ch3_addr_1_reg_2358_pp1_iter3;
reg   [7:0] sum_pix1_ch4_addr_1_reg_2364;
reg   [7:0] ap_reg_ppstg_sum_pix1_ch4_addr_1_reg_2364_pp1_iter2;
reg   [7:0] ap_reg_ppstg_sum_pix1_ch4_addr_1_reg_2364_pp1_iter3;
reg   [7:0] sum_pix2_ch4_addr_1_reg_2370;
reg   [7:0] ap_reg_ppstg_sum_pix2_ch4_addr_1_reg_2370_pp1_iter2;
reg   [7:0] ap_reg_ppstg_sum_pix2_ch4_addr_1_reg_2370_pp1_iter3;
reg   [7:0] sum_pix1_ch5_addr_1_reg_2376;
reg   [7:0] ap_reg_ppstg_sum_pix1_ch5_addr_1_reg_2376_pp1_iter2;
reg   [7:0] ap_reg_ppstg_sum_pix1_ch5_addr_1_reg_2376_pp1_iter3;
reg   [7:0] sum_pix2_ch5_addr_1_reg_2382;
reg   [7:0] ap_reg_ppstg_sum_pix2_ch5_addr_1_reg_2382_pp1_iter2;
reg   [7:0] ap_reg_ppstg_sum_pix2_ch5_addr_1_reg_2382_pp1_iter3;
wire   [31:0] sum_pix1_ch0_q0;
reg   [31:0] sum_pix1_ch0_load_1_reg_2388;
wire   [31:0] sum_pix2_ch0_q0;
reg   [31:0] sum_pix2_ch0_load_1_reg_2393;
wire   [31:0] sum_pix1_ch1_q0;
reg   [31:0] sum_pix1_ch1_load_reg_2398;
wire   [31:0] sum_pix2_ch1_q0;
reg   [31:0] sum_pix2_ch1_load_reg_2403;
wire   [31:0] sum_pix1_ch2_q0;
reg   [31:0] sum_pix1_ch2_load_reg_2408;
wire   [31:0] sum_pix2_ch2_q0;
reg   [31:0] sum_pix2_ch2_load_reg_2413;
wire   [31:0] sum_pix1_ch3_q0;
reg   [31:0] sum_pix1_ch3_load_reg_2418;
wire   [31:0] sum_pix2_ch3_q0;
reg   [31:0] sum_pix2_ch3_load_reg_2423;
wire   [31:0] sum_pix1_ch4_q0;
reg   [31:0] sum_pix1_ch4_load_reg_2428;
wire   [31:0] sum_pix2_ch4_q0;
reg   [31:0] sum_pix2_ch4_load_reg_2433;
wire   [31:0] sum_pix1_ch5_q0;
reg   [31:0] sum_pix1_ch5_load_reg_2438;
wire   [31:0] sum_pix2_ch5_q0;
reg   [31:0] sum_pix2_ch5_load_reg_2443;
wire   [31:0] tmp_19_fu_1690_p2;
reg   [31:0] tmp_19_reg_2448;
wire   [31:0] tmp_21_fu_1698_p2;
reg   [31:0] tmp_21_reg_2453;
wire   [31:0] tmp_25_fu_1706_p2;
reg   [31:0] tmp_25_reg_2458;
wire   [31:0] tmp_27_fu_1714_p2;
reg   [31:0] tmp_27_reg_2463;
wire   [31:0] tmp_33_fu_1722_p2;
reg   [31:0] tmp_33_reg_2468;
wire   [31:0] tmp_35_fu_1730_p2;
reg   [31:0] tmp_35_reg_2473;
wire   [31:0] tmp_43_fu_1738_p2;
reg   [31:0] tmp_43_reg_2478;
wire   [31:0] tmp_45_fu_1746_p2;
reg   [31:0] tmp_45_reg_2483;
wire   [31:0] tmp_51_fu_1754_p2;
reg   [31:0] tmp_51_reg_2488;
wire   [31:0] tmp_53_fu_1762_p2;
reg   [31:0] tmp_53_reg_2493;
wire   [31:0] tmp_60_fu_1770_p2;
reg   [31:0] tmp_60_reg_2498;
wire   [31:0] tmp_63_fu_1778_p2;
reg   [31:0] tmp_63_reg_2503;
reg    ap_sig_cseq_ST_st10_fsm_5;
reg    ap_sig_641;
wire   [0:0] tmp_11_fu_1783_p2;
reg   [0:0] tmp_11_reg_2523;
reg    ap_sig_cseq_ST_st11_fsm_6;
reg    ap_sig_655;
wire   [1:0] dub_pix_ch0_user_V_q0;
reg   [1:0] tmp_user_V_2_reg_2528;
wire   [4:0] dub_pix_ch0_id_V_q0;
reg   [4:0] tmp_id_V_2_reg_2533;
wire   [5:0] dub_pix_ch0_dest_V_q0;
reg   [5:0] tmp_dest_V_2_reg_2538;
wire   [0:0] exitcond4_fu_1789_p2;
reg    ap_sig_ioackin_out_stream_TREADY;
wire   [7:0] i_9_fu_1795_p2;
wire   [0:0] tmp_last_V_fu_1813_p2;
reg   [0:0] tmp_last_V_reg_2562;
reg    ap_sig_cseq_ST_st14_fsm_8;
reg    ap_sig_689;
wire   [0:0] tmp_29_fu_1831_p2;
reg   [0:0] tmp_29_reg_2582;
reg    ap_sig_cseq_ST_st15_fsm_9;
reg    ap_sig_703;
wire   [1:0] dub_pix_ch1_user_V_q0;
reg   [1:0] tmp_user_V_6_reg_2587;
wire   [4:0] dub_pix_ch1_id_V_q0;
reg   [4:0] tmp_id_V_6_reg_2592;
wire   [5:0] dub_pix_ch1_dest_V_q0;
reg   [5:0] tmp_dest_V_6_reg_2597;
wire   [0:0] exitcond5_fu_1837_p2;
wire   [7:0] i_10_fu_1843_p2;
wire   [0:0] tmp_last_V_1_fu_1861_p2;
reg   [0:0] tmp_last_V_1_reg_2621;
reg    ap_sig_cseq_ST_st18_fsm_11;
reg    ap_sig_735;
wire   [0:0] tmp_47_fu_1879_p2;
reg   [0:0] tmp_47_reg_2641;
reg    ap_sig_cseq_ST_st19_fsm_12;
reg    ap_sig_749;
wire   [1:0] dub_pix_ch2_user_V_q0;
reg   [1:0] tmp_user_V_8_reg_2646;
wire   [4:0] dub_pix_ch2_id_V_q0;
reg   [4:0] tmp_id_V_8_reg_2651;
wire   [5:0] dub_pix_ch2_dest_V_q0;
reg   [5:0] tmp_dest_V_8_reg_2656;
wire   [0:0] exitcond6_fu_1885_p2;
wire   [7:0] i_16_fu_1891_p2;
wire   [0:0] tmp_last_V_2_fu_1909_p2;
reg   [0:0] tmp_last_V_2_reg_2680;
reg    ap_sig_cseq_ST_st22_fsm_14;
reg    ap_sig_781;
wire   [0:0] tmp_65_fu_1927_p2;
reg   [0:0] tmp_65_reg_2700;
reg    ap_sig_cseq_ST_st23_fsm_15;
reg    ap_sig_795;
wire   [1:0] dub_pix_ch3_user_V_q0;
reg   [1:0] tmp_user_V_9_reg_2705;
wire   [4:0] dub_pix_ch3_id_V_q0;
reg   [4:0] tmp_id_V_9_reg_2710;
wire   [5:0] dub_pix_ch3_dest_V_q0;
reg   [5:0] tmp_dest_V_9_reg_2715;
wire   [0:0] exitcond7_fu_1933_p2;
wire   [7:0] i_17_fu_1939_p2;
wire   [0:0] tmp_last_V_3_fu_1957_p2;
reg   [0:0] tmp_last_V_3_reg_2739;
reg    ap_sig_cseq_ST_st26_fsm_17;
reg    ap_sig_827;
wire   [0:0] tmp_70_fu_1975_p2;
reg   [0:0] tmp_70_reg_2759;
reg    ap_sig_cseq_ST_st27_fsm_18;
reg    ap_sig_841;
wire   [1:0] dub_pix_ch4_user_V_q0;
reg   [1:0] tmp_user_V_10_reg_2764;
wire   [4:0] dub_pix_ch4_id_V_q0;
reg   [4:0] tmp_id_V_10_reg_2769;
wire   [5:0] dub_pix_ch4_dest_V_q0;
reg   [5:0] tmp_dest_V_10_reg_2774;
wire   [0:0] exitcond8_fu_1981_p2;
wire   [7:0] i_18_fu_1987_p2;
wire   [0:0] tmp_last_V_4_fu_2005_p2;
reg   [0:0] tmp_last_V_4_reg_2798;
reg    ap_sig_cseq_ST_st30_fsm_20;
reg    ap_sig_873;
wire   [0:0] tmp_75_fu_2023_p2;
reg   [0:0] tmp_75_reg_2818;
wire   [1:0] dub_pix_ch5_user_V_q0;
reg   [1:0] tmp_user_V_11_reg_2823;
reg    ap_sig_cseq_ST_st31_fsm_21;
reg    ap_sig_889;
wire   [4:0] dub_pix_ch5_id_V_q0;
reg   [4:0] tmp_id_V_11_reg_2828;
wire   [5:0] dub_pix_ch5_dest_V_q0;
reg   [5:0] tmp_dest_V_11_reg_2833;
wire   [0:0] exitcond_fu_2029_p2;
wire   [7:0] i_19_fu_2035_p2;
wire   [0:0] tmp_last_V_5_fu_2053_p2;
reg   [0:0] tmp_last_V_5_reg_2857;
reg   [7:0] sum_pix1_ch0_address0;
reg    sum_pix1_ch0_ce0;
reg    sum_pix1_ch0_we0;
reg   [7:0] sum_pix1_ch0_address1;
reg    sum_pix1_ch0_ce1;
reg    sum_pix1_ch0_we1;
wire   [31:0] sum_pix1_ch0_q1;
reg   [7:0] sum_pix2_ch0_address0;
reg    sum_pix2_ch0_ce0;
reg    sum_pix2_ch0_we0;
reg   [7:0] sum_pix2_ch0_address1;
reg    sum_pix2_ch0_ce1;
reg    sum_pix2_ch0_we1;
wire   [31:0] sum_pix2_ch0_q1;
reg   [7:0] sum_pix1_ch1_address0;
reg    sum_pix1_ch1_ce0;
reg    sum_pix1_ch1_we0;
reg   [7:0] sum_pix1_ch1_address1;
reg    sum_pix1_ch1_ce1;
reg    sum_pix1_ch1_we1;
wire   [31:0] sum_pix1_ch1_q1;
reg   [7:0] sum_pix2_ch1_address0;
reg    sum_pix2_ch1_ce0;
reg    sum_pix2_ch1_we0;
reg   [7:0] sum_pix2_ch1_address1;
reg    sum_pix2_ch1_ce1;
reg    sum_pix2_ch1_we1;
wire   [31:0] sum_pix2_ch1_q1;
reg   [7:0] sum_pix1_ch2_address0;
reg    sum_pix1_ch2_ce0;
reg    sum_pix1_ch2_we0;
reg   [7:0] sum_pix1_ch2_address1;
reg    sum_pix1_ch2_ce1;
reg    sum_pix1_ch2_we1;
wire   [31:0] sum_pix1_ch2_q1;
reg   [7:0] sum_pix2_ch2_address0;
reg    sum_pix2_ch2_ce0;
reg    sum_pix2_ch2_we0;
reg   [7:0] sum_pix2_ch2_address1;
reg    sum_pix2_ch2_ce1;
reg    sum_pix2_ch2_we1;
wire   [31:0] sum_pix2_ch2_q1;
reg   [7:0] sum_pix1_ch3_address0;
reg    sum_pix1_ch3_ce0;
reg    sum_pix1_ch3_we0;
reg   [7:0] sum_pix1_ch3_address1;
reg    sum_pix1_ch3_ce1;
reg    sum_pix1_ch3_we1;
wire   [31:0] sum_pix1_ch3_q1;
reg   [7:0] sum_pix2_ch3_address0;
reg    sum_pix2_ch3_ce0;
reg    sum_pix2_ch3_we0;
reg   [7:0] sum_pix2_ch3_address1;
reg    sum_pix2_ch3_ce1;
reg    sum_pix2_ch3_we1;
wire   [31:0] sum_pix2_ch3_q1;
reg   [7:0] sum_pix1_ch4_address0;
reg    sum_pix1_ch4_ce0;
reg    sum_pix1_ch4_we0;
reg   [7:0] sum_pix1_ch4_address1;
reg    sum_pix1_ch4_ce1;
reg    sum_pix1_ch4_we1;
wire   [31:0] sum_pix1_ch4_q1;
reg   [7:0] sum_pix2_ch4_address0;
reg    sum_pix2_ch4_ce0;
reg    sum_pix2_ch4_we0;
reg   [7:0] sum_pix2_ch4_address1;
reg    sum_pix2_ch4_ce1;
reg    sum_pix2_ch4_we1;
wire   [31:0] sum_pix2_ch4_q1;
reg   [7:0] sum_pix1_ch5_address0;
reg    sum_pix1_ch5_ce0;
reg    sum_pix1_ch5_we0;
reg   [7:0] sum_pix1_ch5_address1;
reg    sum_pix1_ch5_ce1;
reg    sum_pix1_ch5_we1;
wire   [31:0] sum_pix1_ch5_q1;
reg   [7:0] sum_pix2_ch5_address0;
reg    sum_pix2_ch5_ce0;
reg    sum_pix2_ch5_we0;
reg   [7:0] sum_pix2_ch5_address1;
reg    sum_pix2_ch5_ce1;
reg    sum_pix2_ch5_we1;
wire   [31:0] sum_pix2_ch5_q1;
reg   [7:0] dub_pix_ch0_user_V_address0;
reg    dub_pix_ch0_user_V_ce0;
reg    dub_pix_ch0_user_V_we0;
reg   [7:0] dub_pix_ch0_id_V_address0;
reg    dub_pix_ch0_id_V_ce0;
reg    dub_pix_ch0_id_V_we0;
reg   [7:0] dub_pix_ch0_dest_V_address0;
reg    dub_pix_ch0_dest_V_ce0;
reg    dub_pix_ch0_dest_V_we0;
reg   [7:0] dub_pix_ch1_user_V_address0;
reg    dub_pix_ch1_user_V_ce0;
reg    dub_pix_ch1_user_V_we0;
reg   [7:0] dub_pix_ch1_id_V_address0;
reg    dub_pix_ch1_id_V_ce0;
reg    dub_pix_ch1_id_V_we0;
reg   [7:0] dub_pix_ch1_dest_V_address0;
reg    dub_pix_ch1_dest_V_ce0;
reg    dub_pix_ch1_dest_V_we0;
reg   [7:0] dub_pix_ch2_user_V_address0;
reg    dub_pix_ch2_user_V_ce0;
reg    dub_pix_ch2_user_V_we0;
reg   [7:0] dub_pix_ch2_id_V_address0;
reg    dub_pix_ch2_id_V_ce0;
reg    dub_pix_ch2_id_V_we0;
reg   [7:0] dub_pix_ch2_dest_V_address0;
reg    dub_pix_ch2_dest_V_ce0;
reg    dub_pix_ch2_dest_V_we0;
reg   [7:0] dub_pix_ch3_user_V_address0;
reg    dub_pix_ch3_user_V_ce0;
reg    dub_pix_ch3_user_V_we0;
reg   [7:0] dub_pix_ch3_id_V_address0;
reg    dub_pix_ch3_id_V_ce0;
reg    dub_pix_ch3_id_V_we0;
reg   [7:0] dub_pix_ch3_dest_V_address0;
reg    dub_pix_ch3_dest_V_ce0;
reg    dub_pix_ch3_dest_V_we0;
reg   [7:0] dub_pix_ch4_user_V_address0;
reg    dub_pix_ch4_user_V_ce0;
reg    dub_pix_ch4_user_V_we0;
reg   [7:0] dub_pix_ch4_id_V_address0;
reg    dub_pix_ch4_id_V_ce0;
reg    dub_pix_ch4_id_V_we0;
reg   [7:0] dub_pix_ch4_dest_V_address0;
reg    dub_pix_ch4_dest_V_ce0;
reg    dub_pix_ch4_dest_V_we0;
reg   [7:0] dub_pix_ch5_user_V_address0;
reg    dub_pix_ch5_user_V_ce0;
reg    dub_pix_ch5_user_V_we0;
reg   [7:0] dub_pix_ch5_id_V_address0;
reg    dub_pix_ch5_id_V_ce0;
reg    dub_pix_ch5_id_V_we0;
reg   [7:0] dub_pix_ch5_dest_V_address0;
reg    dub_pix_ch5_dest_V_ce0;
reg    dub_pix_ch5_dest_V_we0;
reg   [3:0] N_reg_1177;
reg   [3:0] N1_reg_1188;
reg   [7:0] i_reg_1200;
wire   [0:0] exitcond1_fu_1338_p2;
wire   [63:0] tmp_s_fu_1350_p1;
wire   [63:0] tmp_12_fu_1639_p1;
wire   [63:0] tmp_22_fu_1647_p1;
wire   [63:0] tmp_28_fu_1655_p1;
wire   [63:0] tmp_36_fu_1663_p1;
wire   [63:0] tmp_46_fu_1671_p1;
wire   [63:0] tmp_56_fu_1679_p1;
wire   [63:0] tmp_14_fu_1801_p1;
wire   [63:0] tmp_37_fu_1849_p1;
wire   [63:0] tmp_55_fu_1897_p1;
wire   [63:0] tmp_67_fu_1945_p1;
wire   [63:0] tmp_72_fu_1993_p1;
wire   [63:0] tmp_77_fu_2041_p1;
wire   [31:0] tmp_data_V_2_fu_1824_p2;
wire   [31:0] tmp_data_V_6_fu_1872_p2;
wire   [31:0] tmp_data_V_8_fu_1920_p2;
wire   [31:0] tmp_data_V_9_fu_1968_p2;
wire   [31:0] tmp_data_V_10_fu_2016_p2;
wire   [31:0] tmp_data_V_11_fu_2064_p2;
reg    ap_reg_ioackin_out_stream_TREADY;
wire  signed [5:0] N_cast_fu_1303_p1;
wire   [5:0] tmp_3_fu_1315_p2;
wire   [5:0] tmp_4_fu_1321_p2;
wire   [13:0] tmp_fu_1411_p3;
wire   [15:0] p_shl_fu_1404_p3;
wire   [15:0] p_shl2_fu_1418_p1;
wire   [0:0] exitcond2_fu_1439_p2;
wire   [31:0] tmp_17_fu_1687_p1;
wire   [31:0] tmp_20_fu_1695_p1;
wire   [31:0] tmp_23_fu_1703_p1;
wire   [31:0] tmp_26_fu_1711_p1;
wire   [31:0] tmp_31_fu_1719_p1;
wire   [31:0] tmp_34_fu_1727_p1;
wire   [31:0] tmp_40_fu_1735_p1;
wire   [31:0] tmp_44_fu_1743_p1;
wire   [31:0] tmp_50_fu_1751_p1;
wire   [31:0] tmp_52_fu_1759_p1;
wire   [31:0] tmp_59_fu_1767_p1;
wire   [31:0] tmp_62_fu_1775_p1;
wire   [0:0] tmp_16_fu_1807_p2;
wire   [31:0] tmp_38_fu_1818_p2;
wire   [0:0] tmp_39_fu_1855_p2;
wire   [31:0] tmp_54_fu_1866_p2;
wire   [0:0] tmp_57_fu_1903_p2;
wire   [31:0] tmp_64_fu_1914_p2;
wire   [0:0] tmp_69_fu_1951_p2;
wire   [31:0] tmp_68_fu_1962_p2;
wire   [0:0] tmp_74_fu_1999_p2;
wire   [31:0] tmp_73_fu_2010_p2;
wire   [0:0] tmp_79_fu_2047_p2;
wire   [31:0] tmp_78_fu_2058_p2;
reg    ap_sig_cseq_ST_st34_fsm_23;
reg    ap_sig_2041;
reg   [23:0] ap_NS_fsm;
reg    ap_sig_1246;

// power-on initialization
initial begin
#0 ap_CS_fsm = 24'b1;
#0 ap_reg_ppiten_pp1_it0 = 1'b0;
#0 ap_reg_ppiten_pp1_it1 = 1'b0;
#0 ap_reg_ppiten_pp1_it2 = 1'b0;
#0 ap_reg_ppiten_pp1_it3 = 1'b0;
#0 ap_reg_ppiten_pp1_it4 = 1'b0;
#0 ap_reg_ppiten_pp2_it1 = 1'b0;
#0 ap_reg_ppiten_pp2_it0 = 1'b0;
#0 ap_reg_ppiten_pp3_it1 = 1'b0;
#0 ap_reg_ppiten_pp3_it0 = 1'b0;
#0 ap_reg_ppiten_pp4_it1 = 1'b0;
#0 ap_reg_ppiten_pp4_it0 = 1'b0;
#0 ap_reg_ppiten_pp5_it1 = 1'b0;
#0 ap_reg_ppiten_pp5_it0 = 1'b0;
#0 ap_reg_ppiten_pp6_it1 = 1'b0;
#0 ap_reg_ppiten_pp6_it0 = 1'b0;
#0 ap_reg_ppiten_pp7_it1 = 1'b0;
#0 ap_reg_ppiten_pp7_it0 = 1'b0;
#0 ap_reg_ioackin_out_stream_TREADY = 1'b0;
end

scurve_adder_CTRL_BUS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CTRL_BUS_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CTRL_BUS_DATA_WIDTH ))
scurve_adder_CTRL_BUS_s_axi_U(
    .AWVALID(s_axi_CTRL_BUS_AWVALID),
    .AWREADY(s_axi_CTRL_BUS_AWREADY),
    .AWADDR(s_axi_CTRL_BUS_AWADDR),
    .WVALID(s_axi_CTRL_BUS_WVALID),
    .WREADY(s_axi_CTRL_BUS_WREADY),
    .WDATA(s_axi_CTRL_BUS_WDATA),
    .WSTRB(s_axi_CTRL_BUS_WSTRB),
    .ARVALID(s_axi_CTRL_BUS_ARVALID),
    .ARREADY(s_axi_CTRL_BUS_ARREADY),
    .ARADDR(s_axi_CTRL_BUS_ARADDR),
    .RVALID(s_axi_CTRL_BUS_RVALID),
    .RREADY(s_axi_CTRL_BUS_RREADY),
    .RDATA(s_axi_CTRL_BUS_RDATA),
    .RRESP(s_axi_CTRL_BUS_RRESP),
    .BVALID(s_axi_CTRL_BUS_BVALID),
    .BREADY(s_axi_CTRL_BUS_BREADY),
    .BRESP(s_axi_CTRL_BUS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .N_ADDS(N_ADDS),
    .CH_INFO(CH_INFO)
);

scurve_adder_sum_pix1_ch0 #(
    .DataWidth( 32 ),
    .AddressRange( 192 ),
    .AddressWidth( 8 ))
sum_pix1_ch0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(sum_pix1_ch0_address0),
    .ce0(sum_pix1_ch0_ce0),
    .we0(sum_pix1_ch0_we0),
    .d0(ap_const_lv32_0),
    .q0(sum_pix1_ch0_q0),
    .address1(sum_pix1_ch0_address1),
    .ce1(sum_pix1_ch0_ce1),
    .we1(sum_pix1_ch0_we1),
    .d1(tmp_19_reg_2448),
    .q1(sum_pix1_ch0_q1)
);

scurve_adder_sum_pix1_ch0 #(
    .DataWidth( 32 ),
    .AddressRange( 192 ),
    .AddressWidth( 8 ))
sum_pix2_ch0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(sum_pix2_ch0_address0),
    .ce0(sum_pix2_ch0_ce0),
    .we0(sum_pix2_ch0_we0),
    .d0(ap_const_lv32_0),
    .q0(sum_pix2_ch0_q0),
    .address1(sum_pix2_ch0_address1),
    .ce1(sum_pix2_ch0_ce1),
    .we1(sum_pix2_ch0_we1),
    .d1(tmp_21_reg_2453),
    .q1(sum_pix2_ch0_q1)
);

scurve_adder_sum_pix1_ch0 #(
    .DataWidth( 32 ),
    .AddressRange( 192 ),
    .AddressWidth( 8 ))
sum_pix1_ch1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(sum_pix1_ch1_address0),
    .ce0(sum_pix1_ch1_ce0),
    .we0(sum_pix1_ch1_we0),
    .d0(ap_const_lv32_0),
    .q0(sum_pix1_ch1_q0),
    .address1(sum_pix1_ch1_address1),
    .ce1(sum_pix1_ch1_ce1),
    .we1(sum_pix1_ch1_we1),
    .d1(tmp_25_reg_2458),
    .q1(sum_pix1_ch1_q1)
);

scurve_adder_sum_pix1_ch0 #(
    .DataWidth( 32 ),
    .AddressRange( 192 ),
    .AddressWidth( 8 ))
sum_pix2_ch1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(sum_pix2_ch1_address0),
    .ce0(sum_pix2_ch1_ce0),
    .we0(sum_pix2_ch1_we0),
    .d0(ap_const_lv32_0),
    .q0(sum_pix2_ch1_q0),
    .address1(sum_pix2_ch1_address1),
    .ce1(sum_pix2_ch1_ce1),
    .we1(sum_pix2_ch1_we1),
    .d1(tmp_27_reg_2463),
    .q1(sum_pix2_ch1_q1)
);

scurve_adder_sum_pix1_ch0 #(
    .DataWidth( 32 ),
    .AddressRange( 192 ),
    .AddressWidth( 8 ))
sum_pix1_ch2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(sum_pix1_ch2_address0),
    .ce0(sum_pix1_ch2_ce0),
    .we0(sum_pix1_ch2_we0),
    .d0(ap_const_lv32_0),
    .q0(sum_pix1_ch2_q0),
    .address1(sum_pix1_ch2_address1),
    .ce1(sum_pix1_ch2_ce1),
    .we1(sum_pix1_ch2_we1),
    .d1(tmp_33_reg_2468),
    .q1(sum_pix1_ch2_q1)
);

scurve_adder_sum_pix1_ch0 #(
    .DataWidth( 32 ),
    .AddressRange( 192 ),
    .AddressWidth( 8 ))
sum_pix2_ch2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(sum_pix2_ch2_address0),
    .ce0(sum_pix2_ch2_ce0),
    .we0(sum_pix2_ch2_we0),
    .d0(ap_const_lv32_0),
    .q0(sum_pix2_ch2_q0),
    .address1(sum_pix2_ch2_address1),
    .ce1(sum_pix2_ch2_ce1),
    .we1(sum_pix2_ch2_we1),
    .d1(tmp_35_reg_2473),
    .q1(sum_pix2_ch2_q1)
);

scurve_adder_sum_pix1_ch0 #(
    .DataWidth( 32 ),
    .AddressRange( 192 ),
    .AddressWidth( 8 ))
sum_pix1_ch3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(sum_pix1_ch3_address0),
    .ce0(sum_pix1_ch3_ce0),
    .we0(sum_pix1_ch3_we0),
    .d0(ap_const_lv32_0),
    .q0(sum_pix1_ch3_q0),
    .address1(sum_pix1_ch3_address1),
    .ce1(sum_pix1_ch3_ce1),
    .we1(sum_pix1_ch3_we1),
    .d1(tmp_43_reg_2478),
    .q1(sum_pix1_ch3_q1)
);

scurve_adder_sum_pix1_ch0 #(
    .DataWidth( 32 ),
    .AddressRange( 192 ),
    .AddressWidth( 8 ))
sum_pix2_ch3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(sum_pix2_ch3_address0),
    .ce0(sum_pix2_ch3_ce0),
    .we0(sum_pix2_ch3_we0),
    .d0(ap_const_lv32_0),
    .q0(sum_pix2_ch3_q0),
    .address1(sum_pix2_ch3_address1),
    .ce1(sum_pix2_ch3_ce1),
    .we1(sum_pix2_ch3_we1),
    .d1(tmp_45_reg_2483),
    .q1(sum_pix2_ch3_q1)
);

scurve_adder_sum_pix1_ch0 #(
    .DataWidth( 32 ),
    .AddressRange( 192 ),
    .AddressWidth( 8 ))
sum_pix1_ch4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(sum_pix1_ch4_address0),
    .ce0(sum_pix1_ch4_ce0),
    .we0(sum_pix1_ch4_we0),
    .d0(ap_const_lv32_0),
    .q0(sum_pix1_ch4_q0),
    .address1(sum_pix1_ch4_address1),
    .ce1(sum_pix1_ch4_ce1),
    .we1(sum_pix1_ch4_we1),
    .d1(tmp_51_reg_2488),
    .q1(sum_pix1_ch4_q1)
);

scurve_adder_sum_pix1_ch0 #(
    .DataWidth( 32 ),
    .AddressRange( 192 ),
    .AddressWidth( 8 ))
sum_pix2_ch4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(sum_pix2_ch4_address0),
    .ce0(sum_pix2_ch4_ce0),
    .we0(sum_pix2_ch4_we0),
    .d0(ap_const_lv32_0),
    .q0(sum_pix2_ch4_q0),
    .address1(sum_pix2_ch4_address1),
    .ce1(sum_pix2_ch4_ce1),
    .we1(sum_pix2_ch4_we1),
    .d1(tmp_53_reg_2493),
    .q1(sum_pix2_ch4_q1)
);

scurve_adder_sum_pix1_ch0 #(
    .DataWidth( 32 ),
    .AddressRange( 192 ),
    .AddressWidth( 8 ))
sum_pix1_ch5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(sum_pix1_ch5_address0),
    .ce0(sum_pix1_ch5_ce0),
    .we0(sum_pix1_ch5_we0),
    .d0(ap_const_lv32_0),
    .q0(sum_pix1_ch5_q0),
    .address1(sum_pix1_ch5_address1),
    .ce1(sum_pix1_ch5_ce1),
    .we1(sum_pix1_ch5_we1),
    .d1(tmp_60_reg_2498),
    .q1(sum_pix1_ch5_q1)
);

scurve_adder_sum_pix1_ch0 #(
    .DataWidth( 32 ),
    .AddressRange( 192 ),
    .AddressWidth( 8 ))
sum_pix2_ch5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(sum_pix2_ch5_address0),
    .ce0(sum_pix2_ch5_ce0),
    .we0(sum_pix2_ch5_we0),
    .d0(ap_const_lv32_0),
    .q0(sum_pix2_ch5_q0),
    .address1(sum_pix2_ch5_address1),
    .ce1(sum_pix2_ch5_ce1),
    .we1(sum_pix2_ch5_we1),
    .d1(tmp_63_reg_2503),
    .q1(sum_pix2_ch5_q1)
);

scurve_adder_dub_pix_ch0_user_V #(
    .DataWidth( 2 ),
    .AddressRange( 192 ),
    .AddressWidth( 8 ))
dub_pix_ch0_user_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dub_pix_ch0_user_V_address0),
    .ce0(dub_pix_ch0_user_V_ce0),
    .we0(dub_pix_ch0_user_V_we0),
    .d0(tmp_user_V_reg_2161),
    .q0(dub_pix_ch0_user_V_q0)
);

scurve_adder_dub_pix_ch0_id_V #(
    .DataWidth( 5 ),
    .AddressRange( 192 ),
    .AddressWidth( 8 ))
dub_pix_ch0_id_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dub_pix_ch0_id_V_address0),
    .ce0(dub_pix_ch0_id_V_ce0),
    .we0(dub_pix_ch0_id_V_we0),
    .d0(tmp_id_V_reg_2166),
    .q0(dub_pix_ch0_id_V_q0)
);

scurve_adder_dub_pix_ch0_dest_V #(
    .DataWidth( 6 ),
    .AddressRange( 192 ),
    .AddressWidth( 8 ))
dub_pix_ch0_dest_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dub_pix_ch0_dest_V_address0),
    .ce0(dub_pix_ch0_dest_V_ce0),
    .we0(dub_pix_ch0_dest_V_we0),
    .d0(tmp_dest_V_reg_2171),
    .q0(dub_pix_ch0_dest_V_q0)
);

scurve_adder_dub_pix_ch0_user_V #(
    .DataWidth( 2 ),
    .AddressRange( 192 ),
    .AddressWidth( 8 ))
dub_pix_ch1_user_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dub_pix_ch1_user_V_address0),
    .ce0(dub_pix_ch1_user_V_ce0),
    .we0(dub_pix_ch1_user_V_we0),
    .d0(tmp_user_V_1_reg_2186),
    .q0(dub_pix_ch1_user_V_q0)
);

scurve_adder_dub_pix_ch0_id_V #(
    .DataWidth( 5 ),
    .AddressRange( 192 ),
    .AddressWidth( 8 ))
dub_pix_ch1_id_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dub_pix_ch1_id_V_address0),
    .ce0(dub_pix_ch1_id_V_ce0),
    .we0(dub_pix_ch1_id_V_we0),
    .d0(tmp_id_V_1_reg_2191),
    .q0(dub_pix_ch1_id_V_q0)
);

scurve_adder_dub_pix_ch0_dest_V #(
    .DataWidth( 6 ),
    .AddressRange( 192 ),
    .AddressWidth( 8 ))
dub_pix_ch1_dest_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dub_pix_ch1_dest_V_address0),
    .ce0(dub_pix_ch1_dest_V_ce0),
    .we0(dub_pix_ch1_dest_V_we0),
    .d0(tmp_dest_V_1_reg_2196),
    .q0(dub_pix_ch1_dest_V_q0)
);

scurve_adder_dub_pix_ch0_user_V #(
    .DataWidth( 2 ),
    .AddressRange( 192 ),
    .AddressWidth( 8 ))
dub_pix_ch2_user_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dub_pix_ch2_user_V_address0),
    .ce0(dub_pix_ch2_user_V_ce0),
    .we0(dub_pix_ch2_user_V_we0),
    .d0(tmp_user_V_3_reg_2211),
    .q0(dub_pix_ch2_user_V_q0)
);

scurve_adder_dub_pix_ch0_id_V #(
    .DataWidth( 5 ),
    .AddressRange( 192 ),
    .AddressWidth( 8 ))
dub_pix_ch2_id_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dub_pix_ch2_id_V_address0),
    .ce0(dub_pix_ch2_id_V_ce0),
    .we0(dub_pix_ch2_id_V_we0),
    .d0(tmp_id_V_3_reg_2216),
    .q0(dub_pix_ch2_id_V_q0)
);

scurve_adder_dub_pix_ch0_dest_V #(
    .DataWidth( 6 ),
    .AddressRange( 192 ),
    .AddressWidth( 8 ))
dub_pix_ch2_dest_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dub_pix_ch2_dest_V_address0),
    .ce0(dub_pix_ch2_dest_V_ce0),
    .we0(dub_pix_ch2_dest_V_we0),
    .d0(tmp_dest_V_3_reg_2221),
    .q0(dub_pix_ch2_dest_V_q0)
);

scurve_adder_dub_pix_ch0_user_V #(
    .DataWidth( 2 ),
    .AddressRange( 192 ),
    .AddressWidth( 8 ))
dub_pix_ch3_user_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dub_pix_ch3_user_V_address0),
    .ce0(dub_pix_ch3_user_V_ce0),
    .we0(dub_pix_ch3_user_V_we0),
    .d0(tmp_user_V_4_reg_2236),
    .q0(dub_pix_ch3_user_V_q0)
);

scurve_adder_dub_pix_ch0_id_V #(
    .DataWidth( 5 ),
    .AddressRange( 192 ),
    .AddressWidth( 8 ))
dub_pix_ch3_id_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dub_pix_ch3_id_V_address0),
    .ce0(dub_pix_ch3_id_V_ce0),
    .we0(dub_pix_ch3_id_V_we0),
    .d0(tmp_id_V_4_reg_2241),
    .q0(dub_pix_ch3_id_V_q0)
);

scurve_adder_dub_pix_ch0_dest_V #(
    .DataWidth( 6 ),
    .AddressRange( 192 ),
    .AddressWidth( 8 ))
dub_pix_ch3_dest_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dub_pix_ch3_dest_V_address0),
    .ce0(dub_pix_ch3_dest_V_ce0),
    .we0(dub_pix_ch3_dest_V_we0),
    .d0(tmp_dest_V_4_reg_2246),
    .q0(dub_pix_ch3_dest_V_q0)
);

scurve_adder_dub_pix_ch0_user_V #(
    .DataWidth( 2 ),
    .AddressRange( 192 ),
    .AddressWidth( 8 ))
dub_pix_ch4_user_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dub_pix_ch4_user_V_address0),
    .ce0(dub_pix_ch4_user_V_ce0),
    .we0(dub_pix_ch4_user_V_we0),
    .d0(tmp_user_V_5_reg_2261),
    .q0(dub_pix_ch4_user_V_q0)
);

scurve_adder_dub_pix_ch0_id_V #(
    .DataWidth( 5 ),
    .AddressRange( 192 ),
    .AddressWidth( 8 ))
dub_pix_ch4_id_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dub_pix_ch4_id_V_address0),
    .ce0(dub_pix_ch4_id_V_ce0),
    .we0(dub_pix_ch4_id_V_we0),
    .d0(tmp_id_V_5_reg_2266),
    .q0(dub_pix_ch4_id_V_q0)
);

scurve_adder_dub_pix_ch0_dest_V #(
    .DataWidth( 6 ),
    .AddressRange( 192 ),
    .AddressWidth( 8 ))
dub_pix_ch4_dest_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dub_pix_ch4_dest_V_address0),
    .ce0(dub_pix_ch4_dest_V_ce0),
    .we0(dub_pix_ch4_dest_V_we0),
    .d0(tmp_dest_V_5_reg_2271),
    .q0(dub_pix_ch4_dest_V_q0)
);

scurve_adder_dub_pix_ch0_user_V #(
    .DataWidth( 2 ),
    .AddressRange( 192 ),
    .AddressWidth( 8 ))
dub_pix_ch5_user_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dub_pix_ch5_user_V_address0),
    .ce0(dub_pix_ch5_user_V_ce0),
    .we0(dub_pix_ch5_user_V_we0),
    .d0(tmp_user_V_7_reg_2286),
    .q0(dub_pix_ch5_user_V_q0)
);

scurve_adder_dub_pix_ch0_id_V #(
    .DataWidth( 5 ),
    .AddressRange( 192 ),
    .AddressWidth( 8 ))
dub_pix_ch5_id_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dub_pix_ch5_id_V_address0),
    .ce0(dub_pix_ch5_id_V_ce0),
    .we0(dub_pix_ch5_id_V_we0),
    .d0(tmp_id_V_7_reg_2291),
    .q0(dub_pix_ch5_id_V_q0)
);

scurve_adder_dub_pix_ch0_dest_V #(
    .DataWidth( 6 ),
    .AddressRange( 192 ),
    .AddressWidth( 8 ))
dub_pix_ch5_dest_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dub_pix_ch5_dest_V_address0),
    .ce0(dub_pix_ch5_dest_V_ce0),
    .we0(dub_pix_ch5_dest_V_we0),
    .d0(tmp_dest_V_7_reg_2296),
    .q0(dub_pix_ch5_dest_V_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_out_stream_TREADY <= 1'b0;
    end else begin
        if ((((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_7) & (1'b1 == ap_reg_ppiten_pp2_it1) & (1'b0 == exitcond4_reg_2543) & ~((1'b1 == ap_reg_ppiten_pp2_it1) & (1'b0 == exitcond4_reg_2543) & (1'b0 == ap_sig_ioackin_out_stream_TREADY))) | ((1'b1 == ap_sig_cseq_ST_pp3_stg0_fsm_10) & (1'b1 == ap_reg_ppiten_pp3_it1) & (1'b0 == exitcond5_reg_2602) & ~((1'b1 == ap_reg_ppiten_pp3_it1) & (1'b0 == exitcond5_reg_2602) & (1'b0 == ap_sig_ioackin_out_stream_TREADY))) | ((1'b1 == ap_sig_cseq_ST_pp4_stg0_fsm_13) & (1'b1 == ap_reg_ppiten_pp4_it1) & (1'b0 == exitcond6_reg_2661) & ~((1'b1 == ap_reg_ppiten_pp4_it1) & (1'b0 == exitcond6_reg_2661) & (1'b0 == ap_sig_ioackin_out_stream_TREADY))) | ((1'b1 == ap_sig_cseq_ST_pp5_stg0_fsm_16) & (1'b1 == ap_reg_ppiten_pp5_it1) & (1'b0 == exitcond7_reg_2720) & ~((1'b1 == ap_reg_ppiten_pp5_it1) & (1'b0 == exitcond7_reg_2720) & (1'b0 == ap_sig_ioackin_out_stream_TREADY))) | ((1'b1 == ap_sig_cseq_ST_pp6_stg0_fsm_19) & (1'b1 == ap_reg_ppiten_pp6_it1) & (1'b0 == exitcond8_reg_2779) & ~((1'b1 == ap_reg_ppiten_pp6_it1) & (1'b0 == exitcond8_reg_2779) & (1'b0 == ap_sig_ioackin_out_stream_TREADY))) | ((1'b1 == ap_sig_cseq_ST_pp7_stg0_fsm_22) & (1'b1 == ap_reg_ppiten_pp7_it1) & (1'b0 == exitcond_reg_2838) & ~((1'b1 == ap_reg_ppiten_pp7_it1) & (1'b0 == exitcond_reg_2838) & (1'b0 == ap_sig_ioackin_out_stream_TREADY))))) begin
            ap_reg_ioackin_out_stream_TREADY <= 1'b0;
        end else if ((((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_7) & (1'b1 == ap_reg_ppiten_pp2_it1) & (1'b0 == exitcond4_reg_2543) & (1'b1 == out_stream_TREADY)) | ((1'b1 == ap_sig_cseq_ST_pp3_stg0_fsm_10) & (1'b1 == ap_reg_ppiten_pp3_it1) & (1'b0 == exitcond5_reg_2602) & (1'b1 == out_stream_TREADY)) | ((1'b1 == ap_sig_cseq_ST_pp4_stg0_fsm_13) & (1'b1 == ap_reg_ppiten_pp4_it1) & (1'b0 == exitcond6_reg_2661) & (1'b1 == out_stream_TREADY)) | ((1'b1 == ap_sig_cseq_ST_pp5_stg0_fsm_16) & (1'b1 == ap_reg_ppiten_pp5_it1) & (1'b0 == exitcond7_reg_2720) & (1'b1 == out_stream_TREADY)) | ((1'b1 == ap_sig_cseq_ST_pp6_stg0_fsm_19) & (1'b1 == ap_reg_ppiten_pp6_it1) & (1'b0 == exitcond8_reg_2779) & (1'b1 == out_stream_TREADY)) | ((1'b1 == ap_sig_cseq_ST_pp7_stg0_fsm_22) & (1'b1 == ap_reg_ppiten_pp7_it1) & (1'b0 == exitcond_reg_2838) & (1'b1 == out_stream_TREADY)))) begin
            ap_reg_ioackin_out_stream_TREADY <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp1_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388) & ~(exitcond_flatten_fu_1428_p2 == 1'b0))) begin
            ap_reg_ppiten_pp1_it0 <= 1'b0;
        end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
            ap_reg_ppiten_pp1_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp1_it1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (exitcond_flatten_fu_1428_p2 == 1'b0) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
            ap_reg_ppiten_pp1_it1 <= 1'b1;
        end else if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388) & ~(exitcond_flatten_fu_1428_p2 == 1'b0)))) begin
            ap_reg_ppiten_pp1_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp1_it2 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388)) begin
            ap_reg_ppiten_pp1_it2 <= ap_reg_ppiten_pp1_it1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp1_it3 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388)) begin
            ap_reg_ppiten_pp1_it3 <= ap_reg_ppiten_pp1_it2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp1_it4 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388)) begin
            ap_reg_ppiten_pp1_it4 <= ap_reg_ppiten_pp1_it3;
        end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
            ap_reg_ppiten_pp1_it4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp2_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_7) & ~((1'b1 == ap_reg_ppiten_pp2_it1) & (1'b0 == exitcond4_reg_2543) & (1'b0 == ap_sig_ioackin_out_stream_TREADY)) & ~(1'b0 == exitcond4_fu_1789_p2))) begin
            ap_reg_ppiten_pp2_it0 <= 1'b0;
        end else if ((1'b1 == ap_sig_cseq_ST_st11_fsm_6)) begin
            ap_reg_ppiten_pp2_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp2_it1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_7) & ~((1'b1 == ap_reg_ppiten_pp2_it1) & (1'b0 == exitcond4_reg_2543) & (1'b0 == ap_sig_ioackin_out_stream_TREADY)) & (1'b0 == exitcond4_fu_1789_p2))) begin
            ap_reg_ppiten_pp2_it1 <= 1'b1;
        end else if (((1'b1 == ap_sig_cseq_ST_st11_fsm_6) | ((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_7) & ~((1'b1 == ap_reg_ppiten_pp2_it1) & (1'b0 == exitcond4_reg_2543) & (1'b0 == ap_sig_ioackin_out_stream_TREADY)) & ~(1'b0 == exitcond4_fu_1789_p2)))) begin
            ap_reg_ppiten_pp2_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp3_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp3_stg0_fsm_10) & ~((1'b1 == ap_reg_ppiten_pp3_it1) & (1'b0 == exitcond5_reg_2602) & (1'b0 == ap_sig_ioackin_out_stream_TREADY)) & ~(1'b0 == exitcond5_fu_1837_p2))) begin
            ap_reg_ppiten_pp3_it0 <= 1'b0;
        end else if ((1'b1 == ap_sig_cseq_ST_st15_fsm_9)) begin
            ap_reg_ppiten_pp3_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp3_it1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp3_stg0_fsm_10) & ~((1'b1 == ap_reg_ppiten_pp3_it1) & (1'b0 == exitcond5_reg_2602) & (1'b0 == ap_sig_ioackin_out_stream_TREADY)) & (1'b0 == exitcond5_fu_1837_p2))) begin
            ap_reg_ppiten_pp3_it1 <= 1'b1;
        end else if (((1'b1 == ap_sig_cseq_ST_st15_fsm_9) | ((1'b1 == ap_sig_cseq_ST_pp3_stg0_fsm_10) & ~((1'b1 == ap_reg_ppiten_pp3_it1) & (1'b0 == exitcond5_reg_2602) & (1'b0 == ap_sig_ioackin_out_stream_TREADY)) & ~(1'b0 == exitcond5_fu_1837_p2)))) begin
            ap_reg_ppiten_pp3_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp4_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp4_stg0_fsm_13) & ~((1'b1 == ap_reg_ppiten_pp4_it1) & (1'b0 == exitcond6_reg_2661) & (1'b0 == ap_sig_ioackin_out_stream_TREADY)) & ~(1'b0 == exitcond6_fu_1885_p2))) begin
            ap_reg_ppiten_pp4_it0 <= 1'b0;
        end else if ((1'b1 == ap_sig_cseq_ST_st19_fsm_12)) begin
            ap_reg_ppiten_pp4_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp4_it1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp4_stg0_fsm_13) & ~((1'b1 == ap_reg_ppiten_pp4_it1) & (1'b0 == exitcond6_reg_2661) & (1'b0 == ap_sig_ioackin_out_stream_TREADY)) & (1'b0 == exitcond6_fu_1885_p2))) begin
            ap_reg_ppiten_pp4_it1 <= 1'b1;
        end else if (((1'b1 == ap_sig_cseq_ST_st19_fsm_12) | ((1'b1 == ap_sig_cseq_ST_pp4_stg0_fsm_13) & ~((1'b1 == ap_reg_ppiten_pp4_it1) & (1'b0 == exitcond6_reg_2661) & (1'b0 == ap_sig_ioackin_out_stream_TREADY)) & ~(1'b0 == exitcond6_fu_1885_p2)))) begin
            ap_reg_ppiten_pp4_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp5_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp5_stg0_fsm_16) & ~((1'b1 == ap_reg_ppiten_pp5_it1) & (1'b0 == exitcond7_reg_2720) & (1'b0 == ap_sig_ioackin_out_stream_TREADY)) & ~(1'b0 == exitcond7_fu_1933_p2))) begin
            ap_reg_ppiten_pp5_it0 <= 1'b0;
        end else if ((1'b1 == ap_sig_cseq_ST_st23_fsm_15)) begin
            ap_reg_ppiten_pp5_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp5_it1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp5_stg0_fsm_16) & ~((1'b1 == ap_reg_ppiten_pp5_it1) & (1'b0 == exitcond7_reg_2720) & (1'b0 == ap_sig_ioackin_out_stream_TREADY)) & (1'b0 == exitcond7_fu_1933_p2))) begin
            ap_reg_ppiten_pp5_it1 <= 1'b1;
        end else if (((1'b1 == ap_sig_cseq_ST_st23_fsm_15) | ((1'b1 == ap_sig_cseq_ST_pp5_stg0_fsm_16) & ~((1'b1 == ap_reg_ppiten_pp5_it1) & (1'b0 == exitcond7_reg_2720) & (1'b0 == ap_sig_ioackin_out_stream_TREADY)) & ~(1'b0 == exitcond7_fu_1933_p2)))) begin
            ap_reg_ppiten_pp5_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp6_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp6_stg0_fsm_19) & ~((1'b1 == ap_reg_ppiten_pp6_it1) & (1'b0 == exitcond8_reg_2779) & (1'b0 == ap_sig_ioackin_out_stream_TREADY)) & ~(1'b0 == exitcond8_fu_1981_p2))) begin
            ap_reg_ppiten_pp6_it0 <= 1'b0;
        end else if ((1'b1 == ap_sig_cseq_ST_st27_fsm_18)) begin
            ap_reg_ppiten_pp6_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp6_it1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp6_stg0_fsm_19) & ~((1'b1 == ap_reg_ppiten_pp6_it1) & (1'b0 == exitcond8_reg_2779) & (1'b0 == ap_sig_ioackin_out_stream_TREADY)) & (1'b0 == exitcond8_fu_1981_p2))) begin
            ap_reg_ppiten_pp6_it1 <= 1'b1;
        end else if (((1'b1 == ap_sig_cseq_ST_st27_fsm_18) | ((1'b1 == ap_sig_cseq_ST_pp6_stg0_fsm_19) & ~((1'b1 == ap_reg_ppiten_pp6_it1) & (1'b0 == exitcond8_reg_2779) & (1'b0 == ap_sig_ioackin_out_stream_TREADY)) & ~(1'b0 == exitcond8_fu_1981_p2)))) begin
            ap_reg_ppiten_pp6_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp7_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp7_stg0_fsm_22) & ~((1'b1 == ap_reg_ppiten_pp7_it1) & (1'b0 == exitcond_reg_2838) & (1'b0 == ap_sig_ioackin_out_stream_TREADY)) & ~(1'b0 == exitcond_fu_2029_p2))) begin
            ap_reg_ppiten_pp7_it0 <= 1'b0;
        end else if ((1'b1 == ap_sig_cseq_ST_st31_fsm_21)) begin
            ap_reg_ppiten_pp7_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp7_it1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp7_stg0_fsm_22) & ~((1'b1 == ap_reg_ppiten_pp7_it1) & (1'b0 == exitcond_reg_2838) & (1'b0 == ap_sig_ioackin_out_stream_TREADY)) & (1'b0 == exitcond_fu_2029_p2))) begin
            ap_reg_ppiten_pp7_it1 <= 1'b1;
        end else if (((1'b1 == ap_sig_cseq_ST_st31_fsm_21) | ((1'b1 == ap_sig_cseq_ST_pp7_stg0_fsm_22) & ~((1'b1 == ap_reg_ppiten_pp7_it1) & (1'b0 == exitcond_reg_2838) & (1'b0 == ap_sig_ioackin_out_stream_TREADY)) & ~(1'b0 == exitcond_fu_2029_p2)))) begin
            ap_reg_ppiten_pp7_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        if (ap_sig_1246) begin
            N1_reg_1188 <= N_reg_1177;
        end else if (~(1'b0 == tmp_2_fu_1307_p3)) begin
            N1_reg_1188 <= ap_const_lv4_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        N_reg_1177 <= ap_const_lv4_5;
    end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == tmp_2_fu_1307_p3) & ~(1'b0 == tmp_5_fu_1326_p2))) begin
        N_reg_1177 <= l_fu_1332_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it0) & (exitcond_flatten_fu_1428_p2 == 1'b0) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        i_1_reg_1222 <= i_12_fu_1633_p2;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        i_1_reg_1222 <= ap_const_lv8_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st11_fsm_6)) begin
        i_2_reg_1233 <= ap_const_lv8_0;
    end else if (((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_7) & (1'b1 == ap_reg_ppiten_pp2_it0) & ~((1'b1 == ap_reg_ppiten_pp2_it1) & (1'b0 == exitcond4_reg_2543) & (1'b0 == ap_sig_ioackin_out_stream_TREADY)) & (1'b0 == exitcond4_fu_1789_p2))) begin
        i_2_reg_1233 <= i_9_fu_1795_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st15_fsm_9)) begin
        i_3_reg_1244 <= ap_const_lv8_0;
    end else if (((1'b1 == ap_sig_cseq_ST_pp3_stg0_fsm_10) & (1'b1 == ap_reg_ppiten_pp3_it0) & ~((1'b1 == ap_reg_ppiten_pp3_it1) & (1'b0 == exitcond5_reg_2602) & (1'b0 == ap_sig_ioackin_out_stream_TREADY)) & (1'b0 == exitcond5_fu_1837_p2))) begin
        i_3_reg_1244 <= i_10_fu_1843_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st19_fsm_12)) begin
        i_4_reg_1255 <= ap_const_lv8_0;
    end else if (((1'b1 == ap_sig_cseq_ST_pp4_stg0_fsm_13) & (1'b1 == ap_reg_ppiten_pp4_it0) & ~((1'b1 == ap_reg_ppiten_pp4_it1) & (1'b0 == exitcond6_reg_2661) & (1'b0 == ap_sig_ioackin_out_stream_TREADY)) & (1'b0 == exitcond6_fu_1885_p2))) begin
        i_4_reg_1255 <= i_16_fu_1891_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st23_fsm_15)) begin
        i_5_reg_1266 <= ap_const_lv8_0;
    end else if (((1'b1 == ap_sig_cseq_ST_pp5_stg0_fsm_16) & (1'b1 == ap_reg_ppiten_pp5_it0) & ~((1'b1 == ap_reg_ppiten_pp5_it1) & (1'b0 == exitcond7_reg_2720) & (1'b0 == ap_sig_ioackin_out_stream_TREADY)) & (1'b0 == exitcond7_fu_1933_p2))) begin
        i_5_reg_1266 <= i_17_fu_1939_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st27_fsm_18)) begin
        i_6_reg_1277 <= ap_const_lv8_0;
    end else if (((1'b1 == ap_sig_cseq_ST_pp6_stg0_fsm_19) & (1'b1 == ap_reg_ppiten_pp6_it0) & ~((1'b1 == ap_reg_ppiten_pp6_it1) & (1'b0 == exitcond8_reg_2779) & (1'b0 == ap_sig_ioackin_out_stream_TREADY)) & (1'b0 == exitcond8_fu_1981_p2))) begin
        i_6_reg_1277 <= i_18_fu_1987_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st31_fsm_21)) begin
        i_7_reg_1288 <= ap_const_lv8_0;
    end else if (((1'b1 == ap_sig_cseq_ST_pp7_stg0_fsm_22) & (1'b1 == ap_reg_ppiten_pp7_it0) & ~((1'b1 == ap_reg_ppiten_pp7_it1) & (1'b0 == exitcond_reg_2838) & (1'b0 == ap_sig_ioackin_out_stream_TREADY)) & (1'b0 == exitcond_fu_2029_p2))) begin
        i_7_reg_1288 <= i_19_fu_2035_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == exitcond1_fu_1338_p2))) begin
        i_reg_1200 <= i_8_fu_1344_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ((1'b0 == tmp_5_fu_1326_p2) | ~(1'b0 == tmp_2_fu_1307_p3)))) begin
        i_reg_1200 <= ap_const_lv8_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it0) & (exitcond_flatten_fu_1428_p2 == 1'b0) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        indvar_flatten_reg_1211 <= indvar_flatten_next_fu_1433_p2;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        indvar_flatten_reg_1211 <= ap_const_lv16_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        CH_INFO_read_reg_2071 <= CH_INFO;
        N_ADDS_read_reg_2081 <= N_ADDS;
        tmp_1_reg_2087 <= tmp_1_fu_1299_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        ap_reg_ppstg_phitmp1_reg_2206_pp1_iter1 <= phitmp1_reg_2206;
        ap_reg_ppstg_phitmp2_reg_2231_pp1_iter1 <= phitmp2_reg_2231;
        ap_reg_ppstg_phitmp3_reg_2256_pp1_iter1 <= phitmp3_reg_2256;
        ap_reg_ppstg_phitmp4_reg_2281_pp1_iter1 <= phitmp4_reg_2281;
        ap_reg_ppstg_phitmp5_reg_2306_pp1_iter1 <= phitmp5_reg_2306;
        ap_reg_ppstg_phitmp_reg_2181_pp1_iter1 <= phitmp_reg_2181;
        ap_reg_ppstg_tmp_30_reg_2176_pp1_iter1 <= tmp_30_reg_2176;
        ap_reg_ppstg_tmp_32_reg_2201_pp1_iter1 <= tmp_32_reg_2201;
        ap_reg_ppstg_tmp_41_reg_2226_pp1_iter1 <= tmp_41_reg_2226;
        ap_reg_ppstg_tmp_48_reg_2251_pp1_iter1 <= tmp_48_reg_2251;
        ap_reg_ppstg_tmp_49_reg_2276_pp1_iter1 <= tmp_49_reg_2276;
        ap_reg_ppstg_tmp_58_reg_2301_pp1_iter1 <= tmp_58_reg_2301;
    end
end

always @ (posedge ap_clk) begin
    if (~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388)) begin
        ap_reg_ppstg_phitmp1_reg_2206_pp1_iter2 <= ap_reg_ppstg_phitmp1_reg_2206_pp1_iter1;
        ap_reg_ppstg_phitmp2_reg_2231_pp1_iter2 <= ap_reg_ppstg_phitmp2_reg_2231_pp1_iter1;
        ap_reg_ppstg_phitmp3_reg_2256_pp1_iter2 <= ap_reg_ppstg_phitmp3_reg_2256_pp1_iter1;
        ap_reg_ppstg_phitmp4_reg_2281_pp1_iter2 <= ap_reg_ppstg_phitmp4_reg_2281_pp1_iter1;
        ap_reg_ppstg_phitmp5_reg_2306_pp1_iter2 <= ap_reg_ppstg_phitmp5_reg_2306_pp1_iter1;
        ap_reg_ppstg_phitmp_reg_2181_pp1_iter2 <= ap_reg_ppstg_phitmp_reg_2181_pp1_iter1;
        ap_reg_ppstg_sum_pix1_ch0_addr_2_reg_2316_pp1_iter2 <= sum_pix1_ch0_addr_2_reg_2316;
        ap_reg_ppstg_sum_pix1_ch0_addr_2_reg_2316_pp1_iter3 <= ap_reg_ppstg_sum_pix1_ch0_addr_2_reg_2316_pp1_iter2;
        ap_reg_ppstg_sum_pix1_ch1_addr_1_reg_2328_pp1_iter2 <= sum_pix1_ch1_addr_1_reg_2328;
        ap_reg_ppstg_sum_pix1_ch1_addr_1_reg_2328_pp1_iter3 <= ap_reg_ppstg_sum_pix1_ch1_addr_1_reg_2328_pp1_iter2;
        ap_reg_ppstg_sum_pix1_ch2_addr_1_reg_2340_pp1_iter2 <= sum_pix1_ch2_addr_1_reg_2340;
        ap_reg_ppstg_sum_pix1_ch2_addr_1_reg_2340_pp1_iter3 <= ap_reg_ppstg_sum_pix1_ch2_addr_1_reg_2340_pp1_iter2;
        ap_reg_ppstg_sum_pix1_ch3_addr_1_reg_2352_pp1_iter2 <= sum_pix1_ch3_addr_1_reg_2352;
        ap_reg_ppstg_sum_pix1_ch3_addr_1_reg_2352_pp1_iter3 <= ap_reg_ppstg_sum_pix1_ch3_addr_1_reg_2352_pp1_iter2;
        ap_reg_ppstg_sum_pix1_ch4_addr_1_reg_2364_pp1_iter2 <= sum_pix1_ch4_addr_1_reg_2364;
        ap_reg_ppstg_sum_pix1_ch4_addr_1_reg_2364_pp1_iter3 <= ap_reg_ppstg_sum_pix1_ch4_addr_1_reg_2364_pp1_iter2;
        ap_reg_ppstg_sum_pix1_ch5_addr_1_reg_2376_pp1_iter2 <= sum_pix1_ch5_addr_1_reg_2376;
        ap_reg_ppstg_sum_pix1_ch5_addr_1_reg_2376_pp1_iter3 <= ap_reg_ppstg_sum_pix1_ch5_addr_1_reg_2376_pp1_iter2;
        ap_reg_ppstg_sum_pix2_ch0_addr_2_reg_2322_pp1_iter2 <= sum_pix2_ch0_addr_2_reg_2322;
        ap_reg_ppstg_sum_pix2_ch0_addr_2_reg_2322_pp1_iter3 <= ap_reg_ppstg_sum_pix2_ch0_addr_2_reg_2322_pp1_iter2;
        ap_reg_ppstg_sum_pix2_ch1_addr_1_reg_2334_pp1_iter2 <= sum_pix2_ch1_addr_1_reg_2334;
        ap_reg_ppstg_sum_pix2_ch1_addr_1_reg_2334_pp1_iter3 <= ap_reg_ppstg_sum_pix2_ch1_addr_1_reg_2334_pp1_iter2;
        ap_reg_ppstg_sum_pix2_ch2_addr_1_reg_2346_pp1_iter2 <= sum_pix2_ch2_addr_1_reg_2346;
        ap_reg_ppstg_sum_pix2_ch2_addr_1_reg_2346_pp1_iter3 <= ap_reg_ppstg_sum_pix2_ch2_addr_1_reg_2346_pp1_iter2;
        ap_reg_ppstg_sum_pix2_ch3_addr_1_reg_2358_pp1_iter2 <= sum_pix2_ch3_addr_1_reg_2358;
        ap_reg_ppstg_sum_pix2_ch3_addr_1_reg_2358_pp1_iter3 <= ap_reg_ppstg_sum_pix2_ch3_addr_1_reg_2358_pp1_iter2;
        ap_reg_ppstg_sum_pix2_ch4_addr_1_reg_2370_pp1_iter2 <= sum_pix2_ch4_addr_1_reg_2370;
        ap_reg_ppstg_sum_pix2_ch4_addr_1_reg_2370_pp1_iter3 <= ap_reg_ppstg_sum_pix2_ch4_addr_1_reg_2370_pp1_iter2;
        ap_reg_ppstg_sum_pix2_ch5_addr_1_reg_2382_pp1_iter2 <= sum_pix2_ch5_addr_1_reg_2382;
        ap_reg_ppstg_sum_pix2_ch5_addr_1_reg_2382_pp1_iter3 <= ap_reg_ppstg_sum_pix2_ch5_addr_1_reg_2382_pp1_iter2;
        ap_reg_ppstg_tmp_30_reg_2176_pp1_iter2 <= ap_reg_ppstg_tmp_30_reg_2176_pp1_iter1;
        ap_reg_ppstg_tmp_32_reg_2201_pp1_iter2 <= ap_reg_ppstg_tmp_32_reg_2201_pp1_iter1;
        ap_reg_ppstg_tmp_41_reg_2226_pp1_iter2 <= ap_reg_ppstg_tmp_41_reg_2226_pp1_iter1;
        ap_reg_ppstg_tmp_48_reg_2251_pp1_iter2 <= ap_reg_ppstg_tmp_48_reg_2251_pp1_iter1;
        ap_reg_ppstg_tmp_49_reg_2276_pp1_iter2 <= ap_reg_ppstg_tmp_49_reg_2276_pp1_iter1;
        ap_reg_ppstg_tmp_58_reg_2301_pp1_iter2 <= ap_reg_ppstg_tmp_58_reg_2301_pp1_iter1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        bound_reg_2137[15 : 6] <= bound_fu_1422_p2[15 : 6];
        tmp_15_reg_2125 <= CH_INFO_read_reg_2071[ap_const_lv32_3];
        tmp_18_reg_2129 <= CH_INFO_read_reg_2071[ap_const_lv32_4];
        tmp_24_reg_2133 <= CH_INFO_read_reg_2071[ap_const_lv32_5];
        tmp_6_reg_2113 <= tmp_6_fu_1366_p1;
        tmp_7_reg_2117 <= CH_INFO_read_reg_2071[ap_const_lv32_1];
        tmp_8_reg_2121 <= CH_INFO_read_reg_2071[ap_const_lv32_2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_7) & ~((1'b1 == ap_reg_ppiten_pp2_it1) & (1'b0 == exitcond4_reg_2543) & (1'b0 == ap_sig_ioackin_out_stream_TREADY)))) begin
        exitcond4_reg_2543 <= exitcond4_fu_1789_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp3_stg0_fsm_10) & ~((1'b1 == ap_reg_ppiten_pp3_it1) & (1'b0 == exitcond5_reg_2602) & (1'b0 == ap_sig_ioackin_out_stream_TREADY)))) begin
        exitcond5_reg_2602 <= exitcond5_fu_1837_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp4_stg0_fsm_13) & ~((1'b1 == ap_reg_ppiten_pp4_it1) & (1'b0 == exitcond6_reg_2661) & (1'b0 == ap_sig_ioackin_out_stream_TREADY)))) begin
        exitcond6_reg_2661 <= exitcond6_fu_1885_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp5_stg0_fsm_16) & ~((1'b1 == ap_reg_ppiten_pp5_it1) & (1'b0 == exitcond7_reg_2720) & (1'b0 == ap_sig_ioackin_out_stream_TREADY)))) begin
        exitcond7_reg_2720 <= exitcond7_fu_1933_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp6_stg0_fsm_19) & ~((1'b1 == ap_reg_ppiten_pp6_it1) & (1'b0 == exitcond8_reg_2779) & (1'b0 == ap_sig_ioackin_out_stream_TREADY)))) begin
        exitcond8_reg_2779 <= exitcond8_fu_1981_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp7_stg0_fsm_22) & ~((1'b1 == ap_reg_ppiten_pp7_it1) & (1'b0 == exitcond_reg_2838) & (1'b0 == ap_sig_ioackin_out_stream_TREADY)))) begin
        exitcond_reg_2838 <= exitcond_fu_2029_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (exitcond_flatten_fu_1428_p2 == 1'b0) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        i_1_mid2_reg_2151 <= i_1_mid2_fu_1445_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (exitcond_flatten_fu_1428_p2 == 1'b0) & ~(1'b0 == tmp_7_reg_2117) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        phitmp1_reg_2206 <= {{in_stream1_TDATA[ap_const_lv32_F : ap_const_lv32_8]}};
        tmp_32_reg_2201 <= tmp_32_fu_1499_p1;
        tmp_dest_V_1_reg_2196 <= in_stream1_TDEST;
        tmp_id_V_1_reg_2191 <= in_stream1_TID;
        tmp_user_V_1_reg_2186 <= in_stream1_TUSER;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (exitcond_flatten_fu_1428_p2 == 1'b0) & ~(1'b0 == tmp_8_reg_2121) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        phitmp2_reg_2231 <= {{in_stream2_TDATA[ap_const_lv32_F : ap_const_lv32_8]}};
        tmp_41_reg_2226 <= tmp_41_fu_1529_p1;
        tmp_dest_V_3_reg_2221 <= in_stream2_TDEST;
        tmp_id_V_3_reg_2216 <= in_stream2_TID;
        tmp_user_V_3_reg_2211 <= in_stream2_TUSER;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (exitcond_flatten_fu_1428_p2 == 1'b0) & ~(1'b0 == tmp_15_reg_2125) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        phitmp3_reg_2256 <= {{in_stream3_TDATA[ap_const_lv32_F : ap_const_lv32_8]}};
        tmp_48_reg_2251 <= tmp_48_fu_1559_p1;
        tmp_dest_V_4_reg_2246 <= in_stream3_TDEST;
        tmp_id_V_4_reg_2241 <= in_stream3_TID;
        tmp_user_V_4_reg_2236 <= in_stream3_TUSER;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (exitcond_flatten_fu_1428_p2 == 1'b0) & ~(1'b0 == tmp_18_reg_2129) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        phitmp4_reg_2281 <= {{in_stream4_TDATA[ap_const_lv32_F : ap_const_lv32_8]}};
        tmp_49_reg_2276 <= tmp_49_fu_1589_p1;
        tmp_dest_V_5_reg_2271 <= in_stream4_TDEST;
        tmp_id_V_5_reg_2266 <= in_stream4_TID;
        tmp_user_V_5_reg_2261 <= in_stream4_TUSER;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (exitcond_flatten_fu_1428_p2 == 1'b0) & ~(1'b0 == tmp_24_reg_2133) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        phitmp5_reg_2306 <= {{in_stream5_TDATA[ap_const_lv32_F : ap_const_lv32_8]}};
        tmp_58_reg_2301 <= tmp_58_fu_1619_p1;
        tmp_dest_V_7_reg_2296 <= in_stream5_TDEST;
        tmp_id_V_7_reg_2291 <= in_stream5_TID;
        tmp_user_V_7_reg_2286 <= in_stream5_TUSER;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (exitcond_flatten_fu_1428_p2 == 1'b0) & ~(1'b0 == tmp_6_reg_2113) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        phitmp_reg_2181 <= {{in_stream0_TDATA[ap_const_lv32_F : ap_const_lv32_8]}};
        tmp_30_reg_2176 <= tmp_30_fu_1469_p1;
        tmp_dest_V_reg_2171 <= in_stream0_TDEST;
        tmp_id_V_reg_2166 <= in_stream0_TID;
        tmp_user_V_reg_2161 <= in_stream0_TUSER;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & ~(1'b0 == tmp_6_reg_2113) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        sum_pix1_ch0_addr_2_reg_2316 <= tmp_12_fu_1639_p1;
        sum_pix2_ch0_addr_2_reg_2322 <= tmp_12_fu_1639_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it2) & ~(1'b0 == tmp_6_reg_2113) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        sum_pix1_ch0_load_1_reg_2388 <= sum_pix1_ch0_q0;
        sum_pix2_ch0_load_1_reg_2393 <= sum_pix2_ch0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & ~(1'b0 == tmp_7_reg_2117) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        sum_pix1_ch1_addr_1_reg_2328 <= tmp_22_fu_1647_p1;
        sum_pix2_ch1_addr_1_reg_2334 <= tmp_22_fu_1647_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it2) & ~(1'b0 == tmp_7_reg_2117) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        sum_pix1_ch1_load_reg_2398 <= sum_pix1_ch1_q0;
        sum_pix2_ch1_load_reg_2403 <= sum_pix2_ch1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & ~(1'b0 == tmp_8_reg_2121) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        sum_pix1_ch2_addr_1_reg_2340 <= tmp_28_fu_1655_p1;
        sum_pix2_ch2_addr_1_reg_2346 <= tmp_28_fu_1655_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it2) & ~(1'b0 == tmp_8_reg_2121) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        sum_pix1_ch2_load_reg_2408 <= sum_pix1_ch2_q0;
        sum_pix2_ch2_load_reg_2413 <= sum_pix2_ch2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & ~(1'b0 == tmp_15_reg_2125) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        sum_pix1_ch3_addr_1_reg_2352 <= tmp_36_fu_1663_p1;
        sum_pix2_ch3_addr_1_reg_2358 <= tmp_36_fu_1663_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it2) & ~(1'b0 == tmp_15_reg_2125) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        sum_pix1_ch3_load_reg_2418 <= sum_pix1_ch3_q0;
        sum_pix2_ch3_load_reg_2423 <= sum_pix2_ch3_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & ~(1'b0 == tmp_18_reg_2129) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        sum_pix1_ch4_addr_1_reg_2364 <= tmp_46_fu_1671_p1;
        sum_pix2_ch4_addr_1_reg_2370 <= tmp_46_fu_1671_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it2) & ~(1'b0 == tmp_18_reg_2129) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        sum_pix1_ch4_load_reg_2428 <= sum_pix1_ch4_q0;
        sum_pix2_ch4_load_reg_2433 <= sum_pix2_ch4_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & ~(1'b0 == tmp_24_reg_2133) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        sum_pix1_ch5_addr_1_reg_2376 <= tmp_56_fu_1679_p1;
        sum_pix2_ch5_addr_1_reg_2382 <= tmp_56_fu_1679_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it2) & ~(1'b0 == tmp_24_reg_2133) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        sum_pix1_ch5_load_reg_2438 <= sum_pix1_ch5_q0;
        sum_pix2_ch5_load_reg_2443 <= sum_pix2_ch5_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st11_fsm_6)) begin
        tmp_11_reg_2523 <= tmp_11_fu_1783_p2;
        tmp_dest_V_2_reg_2538 <= dub_pix_ch0_dest_V_q0;
        tmp_id_V_2_reg_2533 <= dub_pix_ch0_id_V_q0;
        tmp_user_V_2_reg_2528 <= dub_pix_ch0_user_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_6_reg_2113) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        tmp_19_reg_2448 <= tmp_19_fu_1690_p2;
        tmp_21_reg_2453 <= tmp_21_fu_1698_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_7_reg_2117) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        tmp_25_reg_2458 <= tmp_25_fu_1706_p2;
        tmp_27_reg_2463 <= tmp_27_fu_1714_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st15_fsm_9)) begin
        tmp_29_reg_2582 <= tmp_29_fu_1831_p2;
        tmp_dest_V_6_reg_2597 <= dub_pix_ch1_dest_V_q0;
        tmp_id_V_6_reg_2592 <= dub_pix_ch1_id_V_q0;
        tmp_user_V_6_reg_2587 <= dub_pix_ch1_user_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_8_reg_2121) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        tmp_33_reg_2468 <= tmp_33_fu_1722_p2;
        tmp_35_reg_2473 <= tmp_35_fu_1730_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_15_reg_2125) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        tmp_43_reg_2478 <= tmp_43_fu_1738_p2;
        tmp_45_reg_2483 <= tmp_45_fu_1746_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st19_fsm_12)) begin
        tmp_47_reg_2641 <= tmp_47_fu_1879_p2;
        tmp_dest_V_8_reg_2656 <= dub_pix_ch2_dest_V_q0;
        tmp_id_V_8_reg_2651 <= dub_pix_ch2_id_V_q0;
        tmp_user_V_8_reg_2646 <= dub_pix_ch2_user_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_18_reg_2129) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        tmp_51_reg_2488 <= tmp_51_fu_1754_p2;
        tmp_53_reg_2493 <= tmp_53_fu_1762_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_24_reg_2133) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        tmp_60_reg_2498 <= tmp_60_fu_1770_p2;
        tmp_63_reg_2503 <= tmp_63_fu_1778_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st23_fsm_15)) begin
        tmp_65_reg_2700 <= tmp_65_fu_1927_p2;
        tmp_dest_V_9_reg_2715 <= dub_pix_ch3_dest_V_q0;
        tmp_id_V_9_reg_2710 <= dub_pix_ch3_id_V_q0;
        tmp_user_V_9_reg_2705 <= dub_pix_ch3_user_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st27_fsm_18)) begin
        tmp_70_reg_2759 <= tmp_70_fu_1975_p2;
        tmp_dest_V_10_reg_2774 <= dub_pix_ch4_dest_V_q0;
        tmp_id_V_10_reg_2769 <= dub_pix_ch4_id_V_q0;
        tmp_user_V_10_reg_2764 <= dub_pix_ch4_user_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_24_reg_2133) & (1'b1 == ap_sig_cseq_ST_st30_fsm_20))) begin
        tmp_75_reg_2818 <= tmp_75_fu_2023_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st31_fsm_21)) begin
        tmp_dest_V_11_reg_2833 <= dub_pix_ch5_dest_V_q0;
        tmp_id_V_11_reg_2828 <= dub_pix_ch5_id_V_q0;
        tmp_user_V_11_reg_2823 <= dub_pix_ch5_user_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp3_stg0_fsm_10) & ~((1'b1 == ap_reg_ppiten_pp3_it1) & (1'b0 == exitcond5_reg_2602) & (1'b0 == ap_sig_ioackin_out_stream_TREADY)) & (1'b0 == exitcond5_fu_1837_p2))) begin
        tmp_last_V_1_reg_2621 <= tmp_last_V_1_fu_1861_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp4_stg0_fsm_13) & ~((1'b1 == ap_reg_ppiten_pp4_it1) & (1'b0 == exitcond6_reg_2661) & (1'b0 == ap_sig_ioackin_out_stream_TREADY)) & (1'b0 == exitcond6_fu_1885_p2))) begin
        tmp_last_V_2_reg_2680 <= tmp_last_V_2_fu_1909_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp5_stg0_fsm_16) & ~((1'b1 == ap_reg_ppiten_pp5_it1) & (1'b0 == exitcond7_reg_2720) & (1'b0 == ap_sig_ioackin_out_stream_TREADY)) & (1'b0 == exitcond7_fu_1933_p2))) begin
        tmp_last_V_3_reg_2739 <= tmp_last_V_3_fu_1957_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp6_stg0_fsm_19) & ~((1'b1 == ap_reg_ppiten_pp6_it1) & (1'b0 == exitcond8_reg_2779) & (1'b0 == ap_sig_ioackin_out_stream_TREADY)) & (1'b0 == exitcond8_fu_1981_p2))) begin
        tmp_last_V_4_reg_2798 <= tmp_last_V_4_fu_2005_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp7_stg0_fsm_22) & ~((1'b1 == ap_reg_ppiten_pp7_it1) & (1'b0 == exitcond_reg_2838) & (1'b0 == ap_sig_ioackin_out_stream_TREADY)) & (1'b0 == exitcond_fu_2029_p2))) begin
        tmp_last_V_5_reg_2857 <= tmp_last_V_5_fu_2053_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_7) & ~((1'b1 == ap_reg_ppiten_pp2_it1) & (1'b0 == exitcond4_reg_2543) & (1'b0 == ap_sig_ioackin_out_stream_TREADY)) & (1'b0 == exitcond4_fu_1789_p2))) begin
        tmp_last_V_reg_2562 <= tmp_last_V_fu_1813_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st34_fsm_23)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st34_fsm_23)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_119) begin
        ap_sig_cseq_ST_pp1_stg0_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp1_stg0_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_176) begin
        ap_sig_cseq_ST_pp2_stg0_fsm_7 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp2_stg0_fsm_7 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_191) begin
        ap_sig_cseq_ST_pp3_stg0_fsm_10 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp3_stg0_fsm_10 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_207) begin
        ap_sig_cseq_ST_pp4_stg0_fsm_13 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp4_stg0_fsm_13 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_223) begin
        ap_sig_cseq_ST_pp5_stg0_fsm_16 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp5_stg0_fsm_16 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_239) begin
        ap_sig_cseq_ST_pp6_stg0_fsm_19 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp6_stg0_fsm_19 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_255) begin
        ap_sig_cseq_ST_pp7_stg0_fsm_22 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp7_stg0_fsm_22 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_641) begin
        ap_sig_cseq_ST_st10_fsm_5 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_5 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_655) begin
        ap_sig_cseq_ST_st11_fsm_6 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_6 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_689) begin
        ap_sig_cseq_ST_st14_fsm_8 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st14_fsm_8 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_703) begin
        ap_sig_cseq_ST_st15_fsm_9 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st15_fsm_9 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_735) begin
        ap_sig_cseq_ST_st18_fsm_11 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st18_fsm_11 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_749) begin
        ap_sig_cseq_ST_st19_fsm_12 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st19_fsm_12 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_41) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_781) begin
        ap_sig_cseq_ST_st22_fsm_14 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st22_fsm_14 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_795) begin
        ap_sig_cseq_ST_st23_fsm_15 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st23_fsm_15 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_827) begin
        ap_sig_cseq_ST_st26_fsm_17 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st26_fsm_17 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_841) begin
        ap_sig_cseq_ST_st27_fsm_18 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st27_fsm_18 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_334) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_873) begin
        ap_sig_cseq_ST_st30_fsm_20 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st30_fsm_20 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_889) begin
        ap_sig_cseq_ST_st31_fsm_21 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st31_fsm_21 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_2041) begin
        ap_sig_cseq_ST_st34_fsm_23 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st34_fsm_23 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_353) begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_361) begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_ioackin_out_stream_TREADY)) begin
        ap_sig_ioackin_out_stream_TREADY = out_stream_TREADY;
    end else begin
        ap_sig_ioackin_out_stream_TREADY = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1))) begin
        dub_pix_ch0_dest_V_address0 = tmp_12_fu_1639_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_5)) begin
        dub_pix_ch0_dest_V_address0 = ap_const_lv64_0;
    end else begin
        dub_pix_ch0_dest_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st10_fsm_5) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388)))) begin
        dub_pix_ch0_dest_V_ce0 = 1'b1;
    end else begin
        dub_pix_ch0_dest_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~(1'b0 == tmp_6_reg_2113) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        dub_pix_ch0_dest_V_we0 = 1'b1;
    end else begin
        dub_pix_ch0_dest_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1))) begin
        dub_pix_ch0_id_V_address0 = tmp_12_fu_1639_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_5)) begin
        dub_pix_ch0_id_V_address0 = ap_const_lv64_0;
    end else begin
        dub_pix_ch0_id_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st10_fsm_5) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388)))) begin
        dub_pix_ch0_id_V_ce0 = 1'b1;
    end else begin
        dub_pix_ch0_id_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~(1'b0 == tmp_6_reg_2113) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        dub_pix_ch0_id_V_we0 = 1'b1;
    end else begin
        dub_pix_ch0_id_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1))) begin
        dub_pix_ch0_user_V_address0 = tmp_12_fu_1639_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_5)) begin
        dub_pix_ch0_user_V_address0 = ap_const_lv64_0;
    end else begin
        dub_pix_ch0_user_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st10_fsm_5) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388)))) begin
        dub_pix_ch0_user_V_ce0 = 1'b1;
    end else begin
        dub_pix_ch0_user_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~(1'b0 == tmp_6_reg_2113) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        dub_pix_ch0_user_V_we0 = 1'b1;
    end else begin
        dub_pix_ch0_user_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1))) begin
        dub_pix_ch1_dest_V_address0 = tmp_22_fu_1647_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_8)) begin
        dub_pix_ch1_dest_V_address0 = ap_const_lv64_0;
    end else begin
        dub_pix_ch1_dest_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st14_fsm_8) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388)))) begin
        dub_pix_ch1_dest_V_ce0 = 1'b1;
    end else begin
        dub_pix_ch1_dest_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~(1'b0 == tmp_7_reg_2117) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        dub_pix_ch1_dest_V_we0 = 1'b1;
    end else begin
        dub_pix_ch1_dest_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1))) begin
        dub_pix_ch1_id_V_address0 = tmp_22_fu_1647_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_8)) begin
        dub_pix_ch1_id_V_address0 = ap_const_lv64_0;
    end else begin
        dub_pix_ch1_id_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st14_fsm_8) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388)))) begin
        dub_pix_ch1_id_V_ce0 = 1'b1;
    end else begin
        dub_pix_ch1_id_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~(1'b0 == tmp_7_reg_2117) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        dub_pix_ch1_id_V_we0 = 1'b1;
    end else begin
        dub_pix_ch1_id_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1))) begin
        dub_pix_ch1_user_V_address0 = tmp_22_fu_1647_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_8)) begin
        dub_pix_ch1_user_V_address0 = ap_const_lv64_0;
    end else begin
        dub_pix_ch1_user_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st14_fsm_8) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388)))) begin
        dub_pix_ch1_user_V_ce0 = 1'b1;
    end else begin
        dub_pix_ch1_user_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~(1'b0 == tmp_7_reg_2117) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        dub_pix_ch1_user_V_we0 = 1'b1;
    end else begin
        dub_pix_ch1_user_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1))) begin
        dub_pix_ch2_dest_V_address0 = tmp_28_fu_1655_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_11)) begin
        dub_pix_ch2_dest_V_address0 = ap_const_lv64_0;
    end else begin
        dub_pix_ch2_dest_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st18_fsm_11) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388)))) begin
        dub_pix_ch2_dest_V_ce0 = 1'b1;
    end else begin
        dub_pix_ch2_dest_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~(1'b0 == tmp_8_reg_2121) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        dub_pix_ch2_dest_V_we0 = 1'b1;
    end else begin
        dub_pix_ch2_dest_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1))) begin
        dub_pix_ch2_id_V_address0 = tmp_28_fu_1655_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_11)) begin
        dub_pix_ch2_id_V_address0 = ap_const_lv64_0;
    end else begin
        dub_pix_ch2_id_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st18_fsm_11) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388)))) begin
        dub_pix_ch2_id_V_ce0 = 1'b1;
    end else begin
        dub_pix_ch2_id_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~(1'b0 == tmp_8_reg_2121) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        dub_pix_ch2_id_V_we0 = 1'b1;
    end else begin
        dub_pix_ch2_id_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1))) begin
        dub_pix_ch2_user_V_address0 = tmp_28_fu_1655_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_11)) begin
        dub_pix_ch2_user_V_address0 = ap_const_lv64_0;
    end else begin
        dub_pix_ch2_user_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st18_fsm_11) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388)))) begin
        dub_pix_ch2_user_V_ce0 = 1'b1;
    end else begin
        dub_pix_ch2_user_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~(1'b0 == tmp_8_reg_2121) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        dub_pix_ch2_user_V_we0 = 1'b1;
    end else begin
        dub_pix_ch2_user_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1))) begin
        dub_pix_ch3_dest_V_address0 = tmp_36_fu_1663_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st22_fsm_14)) begin
        dub_pix_ch3_dest_V_address0 = ap_const_lv64_0;
    end else begin
        dub_pix_ch3_dest_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st22_fsm_14) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388)))) begin
        dub_pix_ch3_dest_V_ce0 = 1'b1;
    end else begin
        dub_pix_ch3_dest_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~(1'b0 == tmp_15_reg_2125) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        dub_pix_ch3_dest_V_we0 = 1'b1;
    end else begin
        dub_pix_ch3_dest_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1))) begin
        dub_pix_ch3_id_V_address0 = tmp_36_fu_1663_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st22_fsm_14)) begin
        dub_pix_ch3_id_V_address0 = ap_const_lv64_0;
    end else begin
        dub_pix_ch3_id_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st22_fsm_14) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388)))) begin
        dub_pix_ch3_id_V_ce0 = 1'b1;
    end else begin
        dub_pix_ch3_id_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~(1'b0 == tmp_15_reg_2125) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        dub_pix_ch3_id_V_we0 = 1'b1;
    end else begin
        dub_pix_ch3_id_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1))) begin
        dub_pix_ch3_user_V_address0 = tmp_36_fu_1663_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st22_fsm_14)) begin
        dub_pix_ch3_user_V_address0 = ap_const_lv64_0;
    end else begin
        dub_pix_ch3_user_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st22_fsm_14) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388)))) begin
        dub_pix_ch3_user_V_ce0 = 1'b1;
    end else begin
        dub_pix_ch3_user_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~(1'b0 == tmp_15_reg_2125) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        dub_pix_ch3_user_V_we0 = 1'b1;
    end else begin
        dub_pix_ch3_user_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1))) begin
        dub_pix_ch4_dest_V_address0 = tmp_46_fu_1671_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st26_fsm_17)) begin
        dub_pix_ch4_dest_V_address0 = ap_const_lv64_0;
    end else begin
        dub_pix_ch4_dest_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st26_fsm_17) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388)))) begin
        dub_pix_ch4_dest_V_ce0 = 1'b1;
    end else begin
        dub_pix_ch4_dest_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~(1'b0 == tmp_18_reg_2129) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        dub_pix_ch4_dest_V_we0 = 1'b1;
    end else begin
        dub_pix_ch4_dest_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1))) begin
        dub_pix_ch4_id_V_address0 = tmp_46_fu_1671_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st26_fsm_17)) begin
        dub_pix_ch4_id_V_address0 = ap_const_lv64_0;
    end else begin
        dub_pix_ch4_id_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st26_fsm_17) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388)))) begin
        dub_pix_ch4_id_V_ce0 = 1'b1;
    end else begin
        dub_pix_ch4_id_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~(1'b0 == tmp_18_reg_2129) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        dub_pix_ch4_id_V_we0 = 1'b1;
    end else begin
        dub_pix_ch4_id_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1))) begin
        dub_pix_ch4_user_V_address0 = tmp_46_fu_1671_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st26_fsm_17)) begin
        dub_pix_ch4_user_V_address0 = ap_const_lv64_0;
    end else begin
        dub_pix_ch4_user_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st26_fsm_17) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388)))) begin
        dub_pix_ch4_user_V_ce0 = 1'b1;
    end else begin
        dub_pix_ch4_user_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~(1'b0 == tmp_18_reg_2129) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        dub_pix_ch4_user_V_we0 = 1'b1;
    end else begin
        dub_pix_ch4_user_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1))) begin
        dub_pix_ch5_dest_V_address0 = tmp_56_fu_1679_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st30_fsm_20)) begin
        dub_pix_ch5_dest_V_address0 = ap_const_lv64_0;
    end else begin
        dub_pix_ch5_dest_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st30_fsm_20) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388)))) begin
        dub_pix_ch5_dest_V_ce0 = 1'b1;
    end else begin
        dub_pix_ch5_dest_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~(1'b0 == tmp_24_reg_2133) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        dub_pix_ch5_dest_V_we0 = 1'b1;
    end else begin
        dub_pix_ch5_dest_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1))) begin
        dub_pix_ch5_id_V_address0 = tmp_56_fu_1679_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st30_fsm_20)) begin
        dub_pix_ch5_id_V_address0 = ap_const_lv64_0;
    end else begin
        dub_pix_ch5_id_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st30_fsm_20) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388)))) begin
        dub_pix_ch5_id_V_ce0 = 1'b1;
    end else begin
        dub_pix_ch5_id_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~(1'b0 == tmp_24_reg_2133) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        dub_pix_ch5_id_V_we0 = 1'b1;
    end else begin
        dub_pix_ch5_id_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1))) begin
        dub_pix_ch5_user_V_address0 = tmp_56_fu_1679_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st30_fsm_20)) begin
        dub_pix_ch5_user_V_address0 = ap_const_lv64_0;
    end else begin
        dub_pix_ch5_user_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st30_fsm_20) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388)))) begin
        dub_pix_ch5_user_V_ce0 = 1'b1;
    end else begin
        dub_pix_ch5_user_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~(1'b0 == tmp_24_reg_2133) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        dub_pix_ch5_user_V_we0 = 1'b1;
    end else begin
        dub_pix_ch5_user_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it0) & (exitcond_flatten_fu_1428_p2 == 1'b0) & ~(1'b0 == tmp_6_reg_2113))) begin
        in_stream0_TDATA_blk_n = in_stream0_TVALID;
    end else begin
        in_stream0_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it0) & (exitcond_flatten_fu_1428_p2 == 1'b0) & ~(1'b0 == tmp_6_reg_2113) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        in_stream0_TREADY = 1'b1;
    end else begin
        in_stream0_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it0) & (exitcond_flatten_fu_1428_p2 == 1'b0) & ~(1'b0 == tmp_7_reg_2117))) begin
        in_stream1_TDATA_blk_n = in_stream1_TVALID;
    end else begin
        in_stream1_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it0) & (exitcond_flatten_fu_1428_p2 == 1'b0) & ~(1'b0 == tmp_7_reg_2117) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        in_stream1_TREADY = 1'b1;
    end else begin
        in_stream1_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it0) & (exitcond_flatten_fu_1428_p2 == 1'b0) & ~(1'b0 == tmp_8_reg_2121))) begin
        in_stream2_TDATA_blk_n = in_stream2_TVALID;
    end else begin
        in_stream2_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it0) & (exitcond_flatten_fu_1428_p2 == 1'b0) & ~(1'b0 == tmp_8_reg_2121) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        in_stream2_TREADY = 1'b1;
    end else begin
        in_stream2_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it0) & (exitcond_flatten_fu_1428_p2 == 1'b0) & ~(1'b0 == tmp_15_reg_2125))) begin
        in_stream3_TDATA_blk_n = in_stream3_TVALID;
    end else begin
        in_stream3_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it0) & (exitcond_flatten_fu_1428_p2 == 1'b0) & ~(1'b0 == tmp_15_reg_2125) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        in_stream3_TREADY = 1'b1;
    end else begin
        in_stream3_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it0) & (exitcond_flatten_fu_1428_p2 == 1'b0) & ~(1'b0 == tmp_18_reg_2129))) begin
        in_stream4_TDATA_blk_n = in_stream4_TVALID;
    end else begin
        in_stream4_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it0) & (exitcond_flatten_fu_1428_p2 == 1'b0) & ~(1'b0 == tmp_18_reg_2129) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        in_stream4_TREADY = 1'b1;
    end else begin
        in_stream4_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it0) & (exitcond_flatten_fu_1428_p2 == 1'b0) & ~(1'b0 == tmp_24_reg_2133))) begin
        in_stream5_TDATA_blk_n = in_stream5_TVALID;
    end else begin
        in_stream5_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it0) & (exitcond_flatten_fu_1428_p2 == 1'b0) & ~(1'b0 == tmp_24_reg_2133) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        in_stream5_TREADY = 1'b1;
    end else begin
        in_stream5_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp7_stg0_fsm_22) & (1'b1 == ap_reg_ppiten_pp7_it1) & (1'b0 == exitcond_reg_2838))) begin
        out_stream_TDATA = tmp_data_V_11_fu_2064_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_pp6_stg0_fsm_19) & (1'b1 == ap_reg_ppiten_pp6_it1) & (1'b0 == exitcond8_reg_2779))) begin
        out_stream_TDATA = tmp_data_V_10_fu_2016_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_pp5_stg0_fsm_16) & (1'b1 == ap_reg_ppiten_pp5_it1) & (1'b0 == exitcond7_reg_2720))) begin
        out_stream_TDATA = tmp_data_V_9_fu_1968_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_pp4_stg0_fsm_13) & (1'b1 == ap_reg_ppiten_pp4_it1) & (1'b0 == exitcond6_reg_2661))) begin
        out_stream_TDATA = tmp_data_V_8_fu_1920_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_pp3_stg0_fsm_10) & (1'b1 == ap_reg_ppiten_pp3_it1) & (1'b0 == exitcond5_reg_2602))) begin
        out_stream_TDATA = tmp_data_V_6_fu_1872_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_7) & (1'b1 == ap_reg_ppiten_pp2_it1) & (1'b0 == exitcond4_reg_2543))) begin
        out_stream_TDATA = tmp_data_V_2_fu_1824_p2;
    end else begin
        out_stream_TDATA = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_7) & (1'b1 == ap_reg_ppiten_pp2_it1) & (1'b0 == exitcond4_reg_2543)) | ((1'b1 == ap_sig_cseq_ST_pp3_stg0_fsm_10) & (1'b1 == ap_reg_ppiten_pp3_it1) & (1'b0 == exitcond5_reg_2602)) | ((1'b1 == ap_sig_cseq_ST_pp4_stg0_fsm_13) & (1'b1 == ap_reg_ppiten_pp4_it1) & (1'b0 == exitcond6_reg_2661)) | ((1'b1 == ap_sig_cseq_ST_pp5_stg0_fsm_16) & (1'b1 == ap_reg_ppiten_pp5_it1) & (1'b0 == exitcond7_reg_2720)) | ((1'b1 == ap_sig_cseq_ST_pp6_stg0_fsm_19) & (1'b1 == ap_reg_ppiten_pp6_it1) & (1'b0 == exitcond8_reg_2779)) | ((1'b1 == ap_sig_cseq_ST_pp7_stg0_fsm_22) & (1'b1 == ap_reg_ppiten_pp7_it1) & (1'b0 == exitcond_reg_2838)))) begin
        out_stream_TDATA_blk_n = out_stream_TREADY;
    end else begin
        out_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp7_stg0_fsm_22) & (1'b1 == ap_reg_ppiten_pp7_it1) & (1'b0 == exitcond_reg_2838))) begin
        out_stream_TDEST = tmp_dest_V_11_reg_2833;
    end else if (((1'b1 == ap_sig_cseq_ST_pp6_stg0_fsm_19) & (1'b1 == ap_reg_ppiten_pp6_it1) & (1'b0 == exitcond8_reg_2779))) begin
        out_stream_TDEST = tmp_dest_V_10_reg_2774;
    end else if (((1'b1 == ap_sig_cseq_ST_pp5_stg0_fsm_16) & (1'b1 == ap_reg_ppiten_pp5_it1) & (1'b0 == exitcond7_reg_2720))) begin
        out_stream_TDEST = tmp_dest_V_9_reg_2715;
    end else if (((1'b1 == ap_sig_cseq_ST_pp4_stg0_fsm_13) & (1'b1 == ap_reg_ppiten_pp4_it1) & (1'b0 == exitcond6_reg_2661))) begin
        out_stream_TDEST = tmp_dest_V_8_reg_2656;
    end else if (((1'b1 == ap_sig_cseq_ST_pp3_stg0_fsm_10) & (1'b1 == ap_reg_ppiten_pp3_it1) & (1'b0 == exitcond5_reg_2602))) begin
        out_stream_TDEST = tmp_dest_V_6_reg_2597;
    end else if (((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_7) & (1'b1 == ap_reg_ppiten_pp2_it1) & (1'b0 == exitcond4_reg_2543))) begin
        out_stream_TDEST = tmp_dest_V_2_reg_2538;
    end else begin
        out_stream_TDEST = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp7_stg0_fsm_22) & (1'b1 == ap_reg_ppiten_pp7_it1) & (1'b0 == exitcond_reg_2838))) begin
        out_stream_TID = tmp_id_V_11_reg_2828;
    end else if (((1'b1 == ap_sig_cseq_ST_pp6_stg0_fsm_19) & (1'b1 == ap_reg_ppiten_pp6_it1) & (1'b0 == exitcond8_reg_2779))) begin
        out_stream_TID = tmp_id_V_10_reg_2769;
    end else if (((1'b1 == ap_sig_cseq_ST_pp5_stg0_fsm_16) & (1'b1 == ap_reg_ppiten_pp5_it1) & (1'b0 == exitcond7_reg_2720))) begin
        out_stream_TID = tmp_id_V_9_reg_2710;
    end else if (((1'b1 == ap_sig_cseq_ST_pp4_stg0_fsm_13) & (1'b1 == ap_reg_ppiten_pp4_it1) & (1'b0 == exitcond6_reg_2661))) begin
        out_stream_TID = tmp_id_V_8_reg_2651;
    end else if (((1'b1 == ap_sig_cseq_ST_pp3_stg0_fsm_10) & (1'b1 == ap_reg_ppiten_pp3_it1) & (1'b0 == exitcond5_reg_2602))) begin
        out_stream_TID = tmp_id_V_6_reg_2592;
    end else if (((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_7) & (1'b1 == ap_reg_ppiten_pp2_it1) & (1'b0 == exitcond4_reg_2543))) begin
        out_stream_TID = tmp_id_V_2_reg_2533;
    end else begin
        out_stream_TID = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp7_stg0_fsm_22) & (1'b1 == ap_reg_ppiten_pp7_it1) & (1'b0 == exitcond_reg_2838))) begin
        out_stream_TLAST = tmp_last_V_5_reg_2857;
    end else if (((1'b1 == ap_sig_cseq_ST_pp6_stg0_fsm_19) & (1'b1 == ap_reg_ppiten_pp6_it1) & (1'b0 == exitcond8_reg_2779))) begin
        out_stream_TLAST = tmp_last_V_4_reg_2798;
    end else if (((1'b1 == ap_sig_cseq_ST_pp5_stg0_fsm_16) & (1'b1 == ap_reg_ppiten_pp5_it1) & (1'b0 == exitcond7_reg_2720))) begin
        out_stream_TLAST = tmp_last_V_3_reg_2739;
    end else if (((1'b1 == ap_sig_cseq_ST_pp4_stg0_fsm_13) & (1'b1 == ap_reg_ppiten_pp4_it1) & (1'b0 == exitcond6_reg_2661))) begin
        out_stream_TLAST = tmp_last_V_2_reg_2680;
    end else if (((1'b1 == ap_sig_cseq_ST_pp3_stg0_fsm_10) & (1'b1 == ap_reg_ppiten_pp3_it1) & (1'b0 == exitcond5_reg_2602))) begin
        out_stream_TLAST = tmp_last_V_1_reg_2621;
    end else if (((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_7) & (1'b1 == ap_reg_ppiten_pp2_it1) & (1'b0 == exitcond4_reg_2543))) begin
        out_stream_TLAST = tmp_last_V_reg_2562;
    end else begin
        out_stream_TLAST = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp7_stg0_fsm_22) & (1'b1 == ap_reg_ppiten_pp7_it1) & (1'b0 == exitcond_reg_2838))) begin
        out_stream_TUSER = tmp_user_V_11_reg_2823;
    end else if (((1'b1 == ap_sig_cseq_ST_pp6_stg0_fsm_19) & (1'b1 == ap_reg_ppiten_pp6_it1) & (1'b0 == exitcond8_reg_2779))) begin
        out_stream_TUSER = tmp_user_V_10_reg_2764;
    end else if (((1'b1 == ap_sig_cseq_ST_pp5_stg0_fsm_16) & (1'b1 == ap_reg_ppiten_pp5_it1) & (1'b0 == exitcond7_reg_2720))) begin
        out_stream_TUSER = tmp_user_V_9_reg_2705;
    end else if (((1'b1 == ap_sig_cseq_ST_pp4_stg0_fsm_13) & (1'b1 == ap_reg_ppiten_pp4_it1) & (1'b0 == exitcond6_reg_2661))) begin
        out_stream_TUSER = tmp_user_V_8_reg_2646;
    end else if (((1'b1 == ap_sig_cseq_ST_pp3_stg0_fsm_10) & (1'b1 == ap_reg_ppiten_pp3_it1) & (1'b0 == exitcond5_reg_2602))) begin
        out_stream_TUSER = tmp_user_V_6_reg_2587;
    end else if (((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_7) & (1'b1 == ap_reg_ppiten_pp2_it1) & (1'b0 == exitcond4_reg_2543))) begin
        out_stream_TUSER = tmp_user_V_2_reg_2528;
    end else begin
        out_stream_TUSER = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_7) & (1'b1 == ap_reg_ppiten_pp2_it1) & (1'b0 == exitcond4_reg_2543) & (1'b0 == ap_reg_ioackin_out_stream_TREADY)) | ((1'b1 == ap_sig_cseq_ST_pp3_stg0_fsm_10) & (1'b1 == ap_reg_ppiten_pp3_it1) & (1'b0 == exitcond5_reg_2602) & (1'b0 == ap_reg_ioackin_out_stream_TREADY)) | ((1'b1 == ap_sig_cseq_ST_pp4_stg0_fsm_13) & (1'b1 == ap_reg_ppiten_pp4_it1) & (1'b0 == exitcond6_reg_2661) & (1'b0 == ap_reg_ioackin_out_stream_TREADY)) | ((1'b1 == ap_sig_cseq_ST_pp5_stg0_fsm_16) & (1'b1 == ap_reg_ppiten_pp5_it1) & (1'b0 == exitcond7_reg_2720) & (1'b0 == ap_reg_ioackin_out_stream_TREADY)) | ((1'b1 == ap_sig_cseq_ST_pp6_stg0_fsm_19) & (1'b1 == ap_reg_ppiten_pp6_it1) & (1'b0 == exitcond8_reg_2779) & (1'b0 == ap_reg_ioackin_out_stream_TREADY)) | ((1'b1 == ap_sig_cseq_ST_pp7_stg0_fsm_22) & (1'b1 == ap_reg_ppiten_pp7_it1) & (1'b0 == exitcond_reg_2838) & (1'b0 == ap_reg_ioackin_out_stream_TREADY)))) begin
        out_stream_TVALID = 1'b1;
    end else begin
        out_stream_TVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        sum_pix1_ch0_address0 = tmp_s_fu_1350_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1))) begin
        sum_pix1_ch0_address0 = tmp_12_fu_1639_p1;
    end else begin
        sum_pix1_ch0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp1_it4)) begin
        sum_pix1_ch0_address1 = ap_reg_ppstg_sum_pix1_ch0_addr_2_reg_2316_pp1_iter3;
    end else if (((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_7) & (1'b1 == ap_reg_ppiten_pp2_it0))) begin
        sum_pix1_ch0_address1 = tmp_14_fu_1801_p1;
    end else begin
        sum_pix1_ch0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388)))) begin
        sum_pix1_ch0_ce0 = 1'b1;
    end else begin
        sum_pix1_ch0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_7) & (1'b1 == ap_reg_ppiten_pp2_it0) & ~((1'b1 == ap_reg_ppiten_pp2_it1) & (1'b0 == exitcond4_reg_2543) & (1'b0 == ap_sig_ioackin_out_stream_TREADY))) | ((1'b1 == ap_reg_ppiten_pp1_it4) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388)))) begin
        sum_pix1_ch0_ce1 = 1'b1;
    end else begin
        sum_pix1_ch0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == exitcond1_fu_1338_p2))) begin
        sum_pix1_ch0_we0 = 1'b1;
    end else begin
        sum_pix1_ch0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it4) & ~(1'b0 == tmp_6_reg_2113) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        sum_pix1_ch0_we1 = 1'b1;
    end else begin
        sum_pix1_ch0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        sum_pix1_ch1_address0 = tmp_s_fu_1350_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1))) begin
        sum_pix1_ch1_address0 = tmp_22_fu_1647_p1;
    end else begin
        sum_pix1_ch1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp1_it4)) begin
        sum_pix1_ch1_address1 = ap_reg_ppstg_sum_pix1_ch1_addr_1_reg_2328_pp1_iter3;
    end else if (((1'b1 == ap_sig_cseq_ST_pp3_stg0_fsm_10) & (1'b1 == ap_reg_ppiten_pp3_it0))) begin
        sum_pix1_ch1_address1 = tmp_37_fu_1849_p1;
    end else begin
        sum_pix1_ch1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388)))) begin
        sum_pix1_ch1_ce0 = 1'b1;
    end else begin
        sum_pix1_ch1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp3_stg0_fsm_10) & (1'b1 == ap_reg_ppiten_pp3_it0) & ~((1'b1 == ap_reg_ppiten_pp3_it1) & (1'b0 == exitcond5_reg_2602) & (1'b0 == ap_sig_ioackin_out_stream_TREADY))) | ((1'b1 == ap_reg_ppiten_pp1_it4) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388)))) begin
        sum_pix1_ch1_ce1 = 1'b1;
    end else begin
        sum_pix1_ch1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == exitcond1_fu_1338_p2))) begin
        sum_pix1_ch1_we0 = 1'b1;
    end else begin
        sum_pix1_ch1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it4) & ~(1'b0 == tmp_7_reg_2117) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        sum_pix1_ch1_we1 = 1'b1;
    end else begin
        sum_pix1_ch1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        sum_pix1_ch2_address0 = tmp_s_fu_1350_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1))) begin
        sum_pix1_ch2_address0 = tmp_28_fu_1655_p1;
    end else begin
        sum_pix1_ch2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp1_it4)) begin
        sum_pix1_ch2_address1 = ap_reg_ppstg_sum_pix1_ch2_addr_1_reg_2340_pp1_iter3;
    end else if (((1'b1 == ap_sig_cseq_ST_pp4_stg0_fsm_13) & (1'b1 == ap_reg_ppiten_pp4_it0))) begin
        sum_pix1_ch2_address1 = tmp_55_fu_1897_p1;
    end else begin
        sum_pix1_ch2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388)))) begin
        sum_pix1_ch2_ce0 = 1'b1;
    end else begin
        sum_pix1_ch2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp4_stg0_fsm_13) & (1'b1 == ap_reg_ppiten_pp4_it0) & ~((1'b1 == ap_reg_ppiten_pp4_it1) & (1'b0 == exitcond6_reg_2661) & (1'b0 == ap_sig_ioackin_out_stream_TREADY))) | ((1'b1 == ap_reg_ppiten_pp1_it4) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388)))) begin
        sum_pix1_ch2_ce1 = 1'b1;
    end else begin
        sum_pix1_ch2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == exitcond1_fu_1338_p2))) begin
        sum_pix1_ch2_we0 = 1'b1;
    end else begin
        sum_pix1_ch2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it4) & ~(1'b0 == tmp_8_reg_2121) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        sum_pix1_ch2_we1 = 1'b1;
    end else begin
        sum_pix1_ch2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        sum_pix1_ch3_address0 = tmp_s_fu_1350_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1))) begin
        sum_pix1_ch3_address0 = tmp_36_fu_1663_p1;
    end else begin
        sum_pix1_ch3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp1_it4)) begin
        sum_pix1_ch3_address1 = ap_reg_ppstg_sum_pix1_ch3_addr_1_reg_2352_pp1_iter3;
    end else if (((1'b1 == ap_sig_cseq_ST_pp5_stg0_fsm_16) & (1'b1 == ap_reg_ppiten_pp5_it0))) begin
        sum_pix1_ch3_address1 = tmp_67_fu_1945_p1;
    end else begin
        sum_pix1_ch3_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388)))) begin
        sum_pix1_ch3_ce0 = 1'b1;
    end else begin
        sum_pix1_ch3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp5_stg0_fsm_16) & (1'b1 == ap_reg_ppiten_pp5_it0) & ~((1'b1 == ap_reg_ppiten_pp5_it1) & (1'b0 == exitcond7_reg_2720) & (1'b0 == ap_sig_ioackin_out_stream_TREADY))) | ((1'b1 == ap_reg_ppiten_pp1_it4) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388)))) begin
        sum_pix1_ch3_ce1 = 1'b1;
    end else begin
        sum_pix1_ch3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == exitcond1_fu_1338_p2))) begin
        sum_pix1_ch3_we0 = 1'b1;
    end else begin
        sum_pix1_ch3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it4) & ~(1'b0 == tmp_15_reg_2125) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        sum_pix1_ch3_we1 = 1'b1;
    end else begin
        sum_pix1_ch3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        sum_pix1_ch4_address0 = tmp_s_fu_1350_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1))) begin
        sum_pix1_ch4_address0 = tmp_46_fu_1671_p1;
    end else begin
        sum_pix1_ch4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp1_it4)) begin
        sum_pix1_ch4_address1 = ap_reg_ppstg_sum_pix1_ch4_addr_1_reg_2364_pp1_iter3;
    end else if (((1'b1 == ap_sig_cseq_ST_pp6_stg0_fsm_19) & (1'b1 == ap_reg_ppiten_pp6_it0))) begin
        sum_pix1_ch4_address1 = tmp_72_fu_1993_p1;
    end else begin
        sum_pix1_ch4_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388)))) begin
        sum_pix1_ch4_ce0 = 1'b1;
    end else begin
        sum_pix1_ch4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp6_stg0_fsm_19) & (1'b1 == ap_reg_ppiten_pp6_it0) & ~((1'b1 == ap_reg_ppiten_pp6_it1) & (1'b0 == exitcond8_reg_2779) & (1'b0 == ap_sig_ioackin_out_stream_TREADY))) | ((1'b1 == ap_reg_ppiten_pp1_it4) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388)))) begin
        sum_pix1_ch4_ce1 = 1'b1;
    end else begin
        sum_pix1_ch4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == exitcond1_fu_1338_p2))) begin
        sum_pix1_ch4_we0 = 1'b1;
    end else begin
        sum_pix1_ch4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it4) & ~(1'b0 == tmp_18_reg_2129) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        sum_pix1_ch4_we1 = 1'b1;
    end else begin
        sum_pix1_ch4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        sum_pix1_ch5_address0 = tmp_s_fu_1350_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1))) begin
        sum_pix1_ch5_address0 = tmp_56_fu_1679_p1;
    end else begin
        sum_pix1_ch5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp1_it4)) begin
        sum_pix1_ch5_address1 = ap_reg_ppstg_sum_pix1_ch5_addr_1_reg_2376_pp1_iter3;
    end else if (((1'b1 == ap_sig_cseq_ST_pp7_stg0_fsm_22) & (1'b1 == ap_reg_ppiten_pp7_it0))) begin
        sum_pix1_ch5_address1 = tmp_77_fu_2041_p1;
    end else begin
        sum_pix1_ch5_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388)))) begin
        sum_pix1_ch5_ce0 = 1'b1;
    end else begin
        sum_pix1_ch5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp7_stg0_fsm_22) & (1'b1 == ap_reg_ppiten_pp7_it0) & ~((1'b1 == ap_reg_ppiten_pp7_it1) & (1'b0 == exitcond_reg_2838) & (1'b0 == ap_sig_ioackin_out_stream_TREADY))) | ((1'b1 == ap_reg_ppiten_pp1_it4) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388)))) begin
        sum_pix1_ch5_ce1 = 1'b1;
    end else begin
        sum_pix1_ch5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == exitcond1_fu_1338_p2))) begin
        sum_pix1_ch5_we0 = 1'b1;
    end else begin
        sum_pix1_ch5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it4) & ~(1'b0 == tmp_24_reg_2133) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        sum_pix1_ch5_we1 = 1'b1;
    end else begin
        sum_pix1_ch5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        sum_pix2_ch0_address0 = tmp_s_fu_1350_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1))) begin
        sum_pix2_ch0_address0 = tmp_12_fu_1639_p1;
    end else begin
        sum_pix2_ch0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp1_it4)) begin
        sum_pix2_ch0_address1 = ap_reg_ppstg_sum_pix2_ch0_addr_2_reg_2322_pp1_iter3;
    end else if (((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_7) & (1'b1 == ap_reg_ppiten_pp2_it0))) begin
        sum_pix2_ch0_address1 = tmp_14_fu_1801_p1;
    end else begin
        sum_pix2_ch0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388)))) begin
        sum_pix2_ch0_ce0 = 1'b1;
    end else begin
        sum_pix2_ch0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_7) & (1'b1 == ap_reg_ppiten_pp2_it0) & ~((1'b1 == ap_reg_ppiten_pp2_it1) & (1'b0 == exitcond4_reg_2543) & (1'b0 == ap_sig_ioackin_out_stream_TREADY))) | ((1'b1 == ap_reg_ppiten_pp1_it4) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388)))) begin
        sum_pix2_ch0_ce1 = 1'b1;
    end else begin
        sum_pix2_ch0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == exitcond1_fu_1338_p2))) begin
        sum_pix2_ch0_we0 = 1'b1;
    end else begin
        sum_pix2_ch0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it4) & ~(1'b0 == tmp_6_reg_2113) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        sum_pix2_ch0_we1 = 1'b1;
    end else begin
        sum_pix2_ch0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        sum_pix2_ch1_address0 = tmp_s_fu_1350_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1))) begin
        sum_pix2_ch1_address0 = tmp_22_fu_1647_p1;
    end else begin
        sum_pix2_ch1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp1_it4)) begin
        sum_pix2_ch1_address1 = ap_reg_ppstg_sum_pix2_ch1_addr_1_reg_2334_pp1_iter3;
    end else if (((1'b1 == ap_sig_cseq_ST_pp3_stg0_fsm_10) & (1'b1 == ap_reg_ppiten_pp3_it0))) begin
        sum_pix2_ch1_address1 = tmp_37_fu_1849_p1;
    end else begin
        sum_pix2_ch1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388)))) begin
        sum_pix2_ch1_ce0 = 1'b1;
    end else begin
        sum_pix2_ch1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp3_stg0_fsm_10) & (1'b1 == ap_reg_ppiten_pp3_it0) & ~((1'b1 == ap_reg_ppiten_pp3_it1) & (1'b0 == exitcond5_reg_2602) & (1'b0 == ap_sig_ioackin_out_stream_TREADY))) | ((1'b1 == ap_reg_ppiten_pp1_it4) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388)))) begin
        sum_pix2_ch1_ce1 = 1'b1;
    end else begin
        sum_pix2_ch1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == exitcond1_fu_1338_p2))) begin
        sum_pix2_ch1_we0 = 1'b1;
    end else begin
        sum_pix2_ch1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it4) & ~(1'b0 == tmp_7_reg_2117) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        sum_pix2_ch1_we1 = 1'b1;
    end else begin
        sum_pix2_ch1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        sum_pix2_ch2_address0 = tmp_s_fu_1350_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1))) begin
        sum_pix2_ch2_address0 = tmp_28_fu_1655_p1;
    end else begin
        sum_pix2_ch2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp1_it4)) begin
        sum_pix2_ch2_address1 = ap_reg_ppstg_sum_pix2_ch2_addr_1_reg_2346_pp1_iter3;
    end else if (((1'b1 == ap_sig_cseq_ST_pp4_stg0_fsm_13) & (1'b1 == ap_reg_ppiten_pp4_it0))) begin
        sum_pix2_ch2_address1 = tmp_55_fu_1897_p1;
    end else begin
        sum_pix2_ch2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388)))) begin
        sum_pix2_ch2_ce0 = 1'b1;
    end else begin
        sum_pix2_ch2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp4_stg0_fsm_13) & (1'b1 == ap_reg_ppiten_pp4_it0) & ~((1'b1 == ap_reg_ppiten_pp4_it1) & (1'b0 == exitcond6_reg_2661) & (1'b0 == ap_sig_ioackin_out_stream_TREADY))) | ((1'b1 == ap_reg_ppiten_pp1_it4) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388)))) begin
        sum_pix2_ch2_ce1 = 1'b1;
    end else begin
        sum_pix2_ch2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == exitcond1_fu_1338_p2))) begin
        sum_pix2_ch2_we0 = 1'b1;
    end else begin
        sum_pix2_ch2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it4) & ~(1'b0 == tmp_8_reg_2121) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        sum_pix2_ch2_we1 = 1'b1;
    end else begin
        sum_pix2_ch2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        sum_pix2_ch3_address0 = tmp_s_fu_1350_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1))) begin
        sum_pix2_ch3_address0 = tmp_36_fu_1663_p1;
    end else begin
        sum_pix2_ch3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp1_it4)) begin
        sum_pix2_ch3_address1 = ap_reg_ppstg_sum_pix2_ch3_addr_1_reg_2358_pp1_iter3;
    end else if (((1'b1 == ap_sig_cseq_ST_pp5_stg0_fsm_16) & (1'b1 == ap_reg_ppiten_pp5_it0))) begin
        sum_pix2_ch3_address1 = tmp_67_fu_1945_p1;
    end else begin
        sum_pix2_ch3_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388)))) begin
        sum_pix2_ch3_ce0 = 1'b1;
    end else begin
        sum_pix2_ch3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp5_stg0_fsm_16) & (1'b1 == ap_reg_ppiten_pp5_it0) & ~((1'b1 == ap_reg_ppiten_pp5_it1) & (1'b0 == exitcond7_reg_2720) & (1'b0 == ap_sig_ioackin_out_stream_TREADY))) | ((1'b1 == ap_reg_ppiten_pp1_it4) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388)))) begin
        sum_pix2_ch3_ce1 = 1'b1;
    end else begin
        sum_pix2_ch3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == exitcond1_fu_1338_p2))) begin
        sum_pix2_ch3_we0 = 1'b1;
    end else begin
        sum_pix2_ch3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it4) & ~(1'b0 == tmp_15_reg_2125) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        sum_pix2_ch3_we1 = 1'b1;
    end else begin
        sum_pix2_ch3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        sum_pix2_ch4_address0 = tmp_s_fu_1350_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1))) begin
        sum_pix2_ch4_address0 = tmp_46_fu_1671_p1;
    end else begin
        sum_pix2_ch4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp1_it4)) begin
        sum_pix2_ch4_address1 = ap_reg_ppstg_sum_pix2_ch4_addr_1_reg_2370_pp1_iter3;
    end else if (((1'b1 == ap_sig_cseq_ST_pp6_stg0_fsm_19) & (1'b1 == ap_reg_ppiten_pp6_it0))) begin
        sum_pix2_ch4_address1 = tmp_72_fu_1993_p1;
    end else begin
        sum_pix2_ch4_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388)))) begin
        sum_pix2_ch4_ce0 = 1'b1;
    end else begin
        sum_pix2_ch4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp6_stg0_fsm_19) & (1'b1 == ap_reg_ppiten_pp6_it0) & ~((1'b1 == ap_reg_ppiten_pp6_it1) & (1'b0 == exitcond8_reg_2779) & (1'b0 == ap_sig_ioackin_out_stream_TREADY))) | ((1'b1 == ap_reg_ppiten_pp1_it4) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388)))) begin
        sum_pix2_ch4_ce1 = 1'b1;
    end else begin
        sum_pix2_ch4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == exitcond1_fu_1338_p2))) begin
        sum_pix2_ch4_we0 = 1'b1;
    end else begin
        sum_pix2_ch4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it4) & ~(1'b0 == tmp_18_reg_2129) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        sum_pix2_ch4_we1 = 1'b1;
    end else begin
        sum_pix2_ch4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        sum_pix2_ch5_address0 = tmp_s_fu_1350_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1))) begin
        sum_pix2_ch5_address0 = tmp_56_fu_1679_p1;
    end else begin
        sum_pix2_ch5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp1_it4)) begin
        sum_pix2_ch5_address1 = ap_reg_ppstg_sum_pix2_ch5_addr_1_reg_2382_pp1_iter3;
    end else if (((1'b1 == ap_sig_cseq_ST_pp7_stg0_fsm_22) & (1'b1 == ap_reg_ppiten_pp7_it0))) begin
        sum_pix2_ch5_address1 = tmp_77_fu_2041_p1;
    end else begin
        sum_pix2_ch5_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388)))) begin
        sum_pix2_ch5_ce0 = 1'b1;
    end else begin
        sum_pix2_ch5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp7_stg0_fsm_22) & (1'b1 == ap_reg_ppiten_pp7_it0) & ~((1'b1 == ap_reg_ppiten_pp7_it1) & (1'b0 == exitcond_reg_2838) & (1'b0 == ap_sig_ioackin_out_stream_TREADY))) | ((1'b1 == ap_reg_ppiten_pp1_it4) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388)))) begin
        sum_pix2_ch5_ce1 = 1'b1;
    end else begin
        sum_pix2_ch5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == exitcond1_fu_1338_p2))) begin
        sum_pix2_ch5_we0 = 1'b1;
    end else begin
        sum_pix2_ch5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp1_it4) & ~(1'b0 == tmp_24_reg_2133) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388))) begin
        sum_pix2_ch5_we1 = 1'b1;
    end else begin
        sum_pix2_ch5_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            if (((1'b0 == tmp_5_fu_1326_p2) | ~(1'b0 == tmp_2_fu_1307_p3))) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st3_fsm_2 : begin
            if ((1'b0 == exitcond1_fu_1338_p2)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        end
        ap_ST_st4_fsm_3 : begin
            ap_NS_fsm = ap_ST_pp1_stg0_fsm_4;
        end
        ap_ST_pp1_stg0_fsm_4 : begin
            if ((~((1'b1 == ap_reg_ppiten_pp1_it4) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388) & ~(1'b1 == ap_reg_ppiten_pp1_it3)) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388) & ~(exitcond_flatten_fu_1428_p2 == 1'b0) & ~(1'b1 == ap_reg_ppiten_pp1_it1)))) begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_4;
            end else if ((((1'b1 == ap_reg_ppiten_pp1_it4) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388) & ~(1'b1 == ap_reg_ppiten_pp1_it3)) | ((1'b1 == ap_reg_ppiten_pp1_it0) & ~((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_388) & ~(exitcond_flatten_fu_1428_p2 == 1'b0) & ~(1'b1 == ap_reg_ppiten_pp1_it1)))) begin
                ap_NS_fsm = ap_ST_st10_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_4;
            end
        end
        ap_ST_st10_fsm_5 : begin
            if ((1'b0 == tmp_6_reg_2113)) begin
                ap_NS_fsm = ap_ST_st14_fsm_8;
            end else begin
                ap_NS_fsm = ap_ST_st11_fsm_6;
            end
        end
        ap_ST_st11_fsm_6 : begin
            ap_NS_fsm = ap_ST_pp2_stg0_fsm_7;
        end
        ap_ST_pp2_stg0_fsm_7 : begin
            if (~((1'b1 == ap_reg_ppiten_pp2_it0) & ~((1'b1 == ap_reg_ppiten_pp2_it1) & (1'b0 == exitcond4_reg_2543) & (1'b0 == ap_sig_ioackin_out_stream_TREADY)) & ~(1'b0 == exitcond4_fu_1789_p2))) begin
                ap_NS_fsm = ap_ST_pp2_stg0_fsm_7;
            end else if (((1'b1 == ap_reg_ppiten_pp2_it0) & ~((1'b1 == ap_reg_ppiten_pp2_it1) & (1'b0 == exitcond4_reg_2543) & (1'b0 == ap_sig_ioackin_out_stream_TREADY)) & ~(1'b0 == exitcond4_fu_1789_p2))) begin
                ap_NS_fsm = ap_ST_st14_fsm_8;
            end else begin
                ap_NS_fsm = ap_ST_pp2_stg0_fsm_7;
            end
        end
        ap_ST_st14_fsm_8 : begin
            if ((1'b0 == tmp_7_reg_2117)) begin
                ap_NS_fsm = ap_ST_st18_fsm_11;
            end else begin
                ap_NS_fsm = ap_ST_st15_fsm_9;
            end
        end
        ap_ST_st15_fsm_9 : begin
            ap_NS_fsm = ap_ST_pp3_stg0_fsm_10;
        end
        ap_ST_pp3_stg0_fsm_10 : begin
            if (~((1'b1 == ap_reg_ppiten_pp3_it0) & ~((1'b1 == ap_reg_ppiten_pp3_it1) & (1'b0 == exitcond5_reg_2602) & (1'b0 == ap_sig_ioackin_out_stream_TREADY)) & ~(1'b0 == exitcond5_fu_1837_p2))) begin
                ap_NS_fsm = ap_ST_pp3_stg0_fsm_10;
            end else if (((1'b1 == ap_reg_ppiten_pp3_it0) & ~((1'b1 == ap_reg_ppiten_pp3_it1) & (1'b0 == exitcond5_reg_2602) & (1'b0 == ap_sig_ioackin_out_stream_TREADY)) & ~(1'b0 == exitcond5_fu_1837_p2))) begin
                ap_NS_fsm = ap_ST_st18_fsm_11;
            end else begin
                ap_NS_fsm = ap_ST_pp3_stg0_fsm_10;
            end
        end
        ap_ST_st18_fsm_11 : begin
            if ((1'b0 == tmp_8_reg_2121)) begin
                ap_NS_fsm = ap_ST_st22_fsm_14;
            end else begin
                ap_NS_fsm = ap_ST_st19_fsm_12;
            end
        end
        ap_ST_st19_fsm_12 : begin
            ap_NS_fsm = ap_ST_pp4_stg0_fsm_13;
        end
        ap_ST_pp4_stg0_fsm_13 : begin
            if (~((1'b1 == ap_reg_ppiten_pp4_it0) & ~((1'b1 == ap_reg_ppiten_pp4_it1) & (1'b0 == exitcond6_reg_2661) & (1'b0 == ap_sig_ioackin_out_stream_TREADY)) & ~(1'b0 == exitcond6_fu_1885_p2))) begin
                ap_NS_fsm = ap_ST_pp4_stg0_fsm_13;
            end else if (((1'b1 == ap_reg_ppiten_pp4_it0) & ~((1'b1 == ap_reg_ppiten_pp4_it1) & (1'b0 == exitcond6_reg_2661) & (1'b0 == ap_sig_ioackin_out_stream_TREADY)) & ~(1'b0 == exitcond6_fu_1885_p2))) begin
                ap_NS_fsm = ap_ST_st22_fsm_14;
            end else begin
                ap_NS_fsm = ap_ST_pp4_stg0_fsm_13;
            end
        end
        ap_ST_st22_fsm_14 : begin
            if ((1'b0 == tmp_15_reg_2125)) begin
                ap_NS_fsm = ap_ST_st26_fsm_17;
            end else begin
                ap_NS_fsm = ap_ST_st23_fsm_15;
            end
        end
        ap_ST_st23_fsm_15 : begin
            ap_NS_fsm = ap_ST_pp5_stg0_fsm_16;
        end
        ap_ST_pp5_stg0_fsm_16 : begin
            if (~((1'b1 == ap_reg_ppiten_pp5_it0) & ~((1'b1 == ap_reg_ppiten_pp5_it1) & (1'b0 == exitcond7_reg_2720) & (1'b0 == ap_sig_ioackin_out_stream_TREADY)) & ~(1'b0 == exitcond7_fu_1933_p2))) begin
                ap_NS_fsm = ap_ST_pp5_stg0_fsm_16;
            end else if (((1'b1 == ap_reg_ppiten_pp5_it0) & ~((1'b1 == ap_reg_ppiten_pp5_it1) & (1'b0 == exitcond7_reg_2720) & (1'b0 == ap_sig_ioackin_out_stream_TREADY)) & ~(1'b0 == exitcond7_fu_1933_p2))) begin
                ap_NS_fsm = ap_ST_st26_fsm_17;
            end else begin
                ap_NS_fsm = ap_ST_pp5_stg0_fsm_16;
            end
        end
        ap_ST_st26_fsm_17 : begin
            if ((1'b0 == tmp_18_reg_2129)) begin
                ap_NS_fsm = ap_ST_st30_fsm_20;
            end else begin
                ap_NS_fsm = ap_ST_st27_fsm_18;
            end
        end
        ap_ST_st27_fsm_18 : begin
            ap_NS_fsm = ap_ST_pp6_stg0_fsm_19;
        end
        ap_ST_pp6_stg0_fsm_19 : begin
            if (~((1'b1 == ap_reg_ppiten_pp6_it0) & ~((1'b1 == ap_reg_ppiten_pp6_it1) & (1'b0 == exitcond8_reg_2779) & (1'b0 == ap_sig_ioackin_out_stream_TREADY)) & ~(1'b0 == exitcond8_fu_1981_p2))) begin
                ap_NS_fsm = ap_ST_pp6_stg0_fsm_19;
            end else if (((1'b1 == ap_reg_ppiten_pp6_it0) & ~((1'b1 == ap_reg_ppiten_pp6_it1) & (1'b0 == exitcond8_reg_2779) & (1'b0 == ap_sig_ioackin_out_stream_TREADY)) & ~(1'b0 == exitcond8_fu_1981_p2))) begin
                ap_NS_fsm = ap_ST_st30_fsm_20;
            end else begin
                ap_NS_fsm = ap_ST_pp6_stg0_fsm_19;
            end
        end
        ap_ST_st30_fsm_20 : begin
            if ((1'b0 == tmp_24_reg_2133)) begin
                ap_NS_fsm = ap_ST_st34_fsm_23;
            end else begin
                ap_NS_fsm = ap_ST_st31_fsm_21;
            end
        end
        ap_ST_st31_fsm_21 : begin
            ap_NS_fsm = ap_ST_pp7_stg0_fsm_22;
        end
        ap_ST_pp7_stg0_fsm_22 : begin
            if (~((1'b1 == ap_reg_ppiten_pp7_it0) & ~((1'b1 == ap_reg_ppiten_pp7_it1) & (1'b0 == exitcond_reg_2838) & (1'b0 == ap_sig_ioackin_out_stream_TREADY)) & ~(1'b0 == exitcond_fu_2029_p2))) begin
                ap_NS_fsm = ap_ST_pp7_stg0_fsm_22;
            end else if (((1'b1 == ap_reg_ppiten_pp7_it0) & ~((1'b1 == ap_reg_ppiten_pp7_it1) & (1'b0 == exitcond_reg_2838) & (1'b0 == ap_sig_ioackin_out_stream_TREADY)) & ~(1'b0 == exitcond_fu_2029_p2))) begin
                ap_NS_fsm = ap_ST_st34_fsm_23;
            end else begin
                ap_NS_fsm = ap_ST_pp7_stg0_fsm_22;
            end
        end
        ap_ST_st34_fsm_23 : begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign N_cast_fu_1303_p1 = $signed(N_reg_1177);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

always @ (*) begin
    ap_sig_119 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

always @ (*) begin
    ap_sig_1246 = ((1'b0 == tmp_2_fu_1307_p3) & (1'b0 == tmp_5_fu_1326_p2));
end

always @ (*) begin
    ap_sig_176 = (1'b1 == ap_CS_fsm[ap_const_lv32_7]);
end

always @ (*) begin
    ap_sig_191 = (1'b1 == ap_CS_fsm[ap_const_lv32_A]);
end

always @ (*) begin
    ap_sig_2041 = (1'b1 == ap_CS_fsm[ap_const_lv32_17]);
end

always @ (*) begin
    ap_sig_207 = (1'b1 == ap_CS_fsm[ap_const_lv32_D]);
end

always @ (*) begin
    ap_sig_223 = (1'b1 == ap_CS_fsm[ap_const_lv32_10]);
end

always @ (*) begin
    ap_sig_239 = (1'b1 == ap_CS_fsm[ap_const_lv32_13]);
end

always @ (*) begin
    ap_sig_255 = (1'b1 == ap_CS_fsm[ap_const_lv32_16]);
end

always @ (*) begin
    ap_sig_334 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_353 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_361 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_388 = (((exitcond_flatten_fu_1428_p2 == 1'b0) & ~(1'b0 == tmp_6_reg_2113) & (in_stream0_TVALID == 1'b0)) | ((exitcond_flatten_fu_1428_p2 == 1'b0) & ~(1'b0 == tmp_7_reg_2117) & (in_stream1_TVALID == 1'b0)) | ((exitcond_flatten_fu_1428_p2 == 1'b0) & ~(1'b0 == tmp_8_reg_2121) & (in_stream2_TVALID == 1'b0)) | ((exitcond_flatten_fu_1428_p2 == 1'b0) & ~(1'b0 == tmp_15_reg_2125) & (in_stream3_TVALID == 1'b0)) | ((exitcond_flatten_fu_1428_p2 == 1'b0) & ~(1'b0 == tmp_18_reg_2129) & (in_stream4_TVALID == 1'b0)) | ((exitcond_flatten_fu_1428_p2 == 1'b0) & ~(1'b0 == tmp_24_reg_2133) & (in_stream5_TVALID == 1'b0)));
end

always @ (*) begin
    ap_sig_41 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_641 = (1'b1 == ap_CS_fsm[ap_const_lv32_5]);
end

always @ (*) begin
    ap_sig_655 = (1'b1 == ap_CS_fsm[ap_const_lv32_6]);
end

always @ (*) begin
    ap_sig_689 = (1'b1 == ap_CS_fsm[ap_const_lv32_8]);
end

always @ (*) begin
    ap_sig_703 = (1'b1 == ap_CS_fsm[ap_const_lv32_9]);
end

always @ (*) begin
    ap_sig_735 = (1'b1 == ap_CS_fsm[ap_const_lv32_B]);
end

always @ (*) begin
    ap_sig_749 = (1'b1 == ap_CS_fsm[ap_const_lv32_C]);
end

always @ (*) begin
    ap_sig_781 = (1'b1 == ap_CS_fsm[ap_const_lv32_E]);
end

always @ (*) begin
    ap_sig_795 = (1'b1 == ap_CS_fsm[ap_const_lv32_F]);
end

always @ (*) begin
    ap_sig_827 = (1'b1 == ap_CS_fsm[ap_const_lv32_11]);
end

always @ (*) begin
    ap_sig_841 = (1'b1 == ap_CS_fsm[ap_const_lv32_12]);
end

always @ (*) begin
    ap_sig_873 = (1'b1 == ap_CS_fsm[ap_const_lv32_14]);
end

always @ (*) begin
    ap_sig_889 = (1'b1 == ap_CS_fsm[ap_const_lv32_15]);
end

assign bound_fu_1422_p2 = (p_shl_fu_1404_p3 - p_shl2_fu_1418_p1);

assign exitcond1_fu_1338_p2 = ((i_reg_1200 == ap_const_lv8_C0) ? 1'b1 : 1'b0);

assign exitcond2_fu_1439_p2 = ((i_1_reg_1222 == ap_const_lv8_C0) ? 1'b1 : 1'b0);

assign exitcond4_fu_1789_p2 = ((i_2_reg_1233 == ap_const_lv8_C0) ? 1'b1 : 1'b0);

assign exitcond5_fu_1837_p2 = ((i_3_reg_1244 == ap_const_lv8_C0) ? 1'b1 : 1'b0);

assign exitcond6_fu_1885_p2 = ((i_4_reg_1255 == ap_const_lv8_C0) ? 1'b1 : 1'b0);

assign exitcond7_fu_1933_p2 = ((i_5_reg_1266 == ap_const_lv8_C0) ? 1'b1 : 1'b0);

assign exitcond8_fu_1981_p2 = ((i_6_reg_1277 == ap_const_lv8_C0) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_1428_p2 = ((indvar_flatten_reg_1211 == bound_reg_2137) ? 1'b1 : 1'b0);

assign exitcond_fu_2029_p2 = ((i_7_reg_1288 == ap_const_lv8_C0) ? 1'b1 : 1'b0);

assign i_10_fu_1843_p2 = (i_3_reg_1244 + ap_const_lv8_1);

assign i_12_fu_1633_p2 = (i_1_mid2_fu_1445_p3 + ap_const_lv8_1);

assign i_16_fu_1891_p2 = (i_4_reg_1255 + ap_const_lv8_1);

assign i_17_fu_1939_p2 = (i_5_reg_1266 + ap_const_lv8_1);

assign i_18_fu_1987_p2 = (i_6_reg_1277 + ap_const_lv8_1);

assign i_19_fu_2035_p2 = (i_7_reg_1288 + ap_const_lv8_1);

assign i_1_mid2_fu_1445_p3 = ((exitcond2_fu_1439_p2[0:0] === 1'b1) ? ap_const_lv8_0 : i_1_reg_1222);

assign i_8_fu_1344_p2 = (i_reg_1200 + ap_const_lv8_1);

assign i_9_fu_1795_p2 = (i_2_reg_1233 + ap_const_lv8_1);

assign indvar_flatten_next_fu_1433_p2 = (indvar_flatten_reg_1211 + ap_const_lv16_1);

assign l_fu_1332_p2 = ($signed(N_reg_1177) + $signed(ap_const_lv4_F));

assign out_stream_TKEEP = ap_const_lv4_F;

assign out_stream_TSTRB = ap_const_lv4_F;

assign p_shl2_fu_1418_p1 = tmp_fu_1411_p3;

assign p_shl_fu_1404_p3 = {{N_ADDS_read_reg_2081}, {ap_const_lv8_0}};

assign tmp_11_fu_1783_p2 = ((N1_reg_1188 == ap_const_lv4_0) ? 1'b1 : 1'b0);

assign tmp_12_fu_1639_p1 = i_1_mid2_reg_2151;

assign tmp_14_fu_1801_p1 = i_2_reg_1233;

assign tmp_16_fu_1807_p2 = ((i_2_reg_1233 == ap_const_lv8_BF) ? 1'b1 : 1'b0);

assign tmp_17_fu_1687_p1 = ap_reg_ppstg_tmp_30_reg_2176_pp1_iter2;

assign tmp_19_fu_1690_p2 = (tmp_17_fu_1687_p1 + sum_pix1_ch0_load_1_reg_2388);

assign tmp_1_fu_1299_p1 = CH_INFO[5:0];

assign tmp_20_fu_1695_p1 = ap_reg_ppstg_phitmp_reg_2181_pp1_iter2;

assign tmp_21_fu_1698_p2 = (tmp_20_fu_1695_p1 + sum_pix2_ch0_load_1_reg_2393);

assign tmp_22_fu_1647_p1 = i_1_mid2_reg_2151;

assign tmp_23_fu_1703_p1 = ap_reg_ppstg_tmp_32_reg_2201_pp1_iter2;

assign tmp_25_fu_1706_p2 = (tmp_23_fu_1703_p1 + sum_pix1_ch1_load_reg_2398);

assign tmp_26_fu_1711_p1 = ap_reg_ppstg_phitmp1_reg_2206_pp1_iter2;

assign tmp_27_fu_1714_p2 = (tmp_26_fu_1711_p1 + sum_pix2_ch1_load_reg_2403);

assign tmp_28_fu_1655_p1 = i_1_mid2_reg_2151;

assign tmp_29_fu_1831_p2 = ((N1_reg_1188 == ap_const_lv4_1) ? 1'b1 : 1'b0);

assign tmp_2_fu_1307_p3 = N_reg_1177[ap_const_lv32_3];

assign tmp_30_fu_1469_p1 = in_stream0_TDATA[7:0];

assign tmp_31_fu_1719_p1 = ap_reg_ppstg_tmp_41_reg_2226_pp1_iter2;

assign tmp_32_fu_1499_p1 = in_stream1_TDATA[7:0];

assign tmp_33_fu_1722_p2 = (tmp_31_fu_1719_p1 + sum_pix1_ch2_load_reg_2408);

assign tmp_34_fu_1727_p1 = ap_reg_ppstg_phitmp2_reg_2231_pp1_iter2;

assign tmp_35_fu_1730_p2 = (tmp_34_fu_1727_p1 + sum_pix2_ch2_load_reg_2413);

assign tmp_36_fu_1663_p1 = i_1_mid2_reg_2151;

assign tmp_37_fu_1849_p1 = i_3_reg_1244;

assign tmp_38_fu_1818_p2 = sum_pix2_ch0_q1 << ap_const_lv32_10;

assign tmp_39_fu_1855_p2 = ((i_3_reg_1244 == ap_const_lv8_BF) ? 1'b1 : 1'b0);

assign tmp_3_fu_1315_p2 = ap_const_lv6_1 << N_cast_fu_1303_p1;

assign tmp_40_fu_1735_p1 = ap_reg_ppstg_tmp_48_reg_2251_pp1_iter2;

assign tmp_41_fu_1529_p1 = in_stream2_TDATA[7:0];

assign tmp_43_fu_1738_p2 = (tmp_40_fu_1735_p1 + sum_pix1_ch3_load_reg_2418);

assign tmp_44_fu_1743_p1 = ap_reg_ppstg_phitmp3_reg_2256_pp1_iter2;

assign tmp_45_fu_1746_p2 = (tmp_44_fu_1743_p1 + sum_pix2_ch3_load_reg_2423);

assign tmp_46_fu_1671_p1 = i_1_mid2_reg_2151;

assign tmp_47_fu_1879_p2 = ((N1_reg_1188 == ap_const_lv4_2) ? 1'b1 : 1'b0);

assign tmp_48_fu_1559_p1 = in_stream3_TDATA[7:0];

assign tmp_49_fu_1589_p1 = in_stream4_TDATA[7:0];

assign tmp_4_fu_1321_p2 = (tmp_3_fu_1315_p2 & tmp_1_reg_2087);

assign tmp_50_fu_1751_p1 = ap_reg_ppstg_tmp_49_reg_2276_pp1_iter2;

assign tmp_51_fu_1754_p2 = (tmp_50_fu_1751_p1 + sum_pix1_ch4_load_reg_2428);

assign tmp_52_fu_1759_p1 = ap_reg_ppstg_phitmp4_reg_2281_pp1_iter2;

assign tmp_53_fu_1762_p2 = (tmp_52_fu_1759_p1 + sum_pix2_ch4_load_reg_2433);

assign tmp_54_fu_1866_p2 = sum_pix2_ch1_q1 << ap_const_lv32_10;

assign tmp_55_fu_1897_p1 = i_4_reg_1255;

assign tmp_56_fu_1679_p1 = i_1_mid2_reg_2151;

assign tmp_57_fu_1903_p2 = ((i_4_reg_1255 == ap_const_lv8_BF) ? 1'b1 : 1'b0);

assign tmp_58_fu_1619_p1 = in_stream5_TDATA[7:0];

assign tmp_59_fu_1767_p1 = ap_reg_ppstg_tmp_58_reg_2301_pp1_iter2;

assign tmp_5_fu_1326_p2 = ((tmp_4_fu_1321_p2 == ap_const_lv6_0) ? 1'b1 : 1'b0);

assign tmp_60_fu_1770_p2 = (tmp_59_fu_1767_p1 + sum_pix1_ch5_load_reg_2438);

assign tmp_62_fu_1775_p1 = ap_reg_ppstg_phitmp5_reg_2306_pp1_iter2;

assign tmp_63_fu_1778_p2 = (tmp_62_fu_1775_p1 + sum_pix2_ch5_load_reg_2443);

assign tmp_64_fu_1914_p2 = sum_pix2_ch2_q1 << ap_const_lv32_10;

assign tmp_65_fu_1927_p2 = ((N1_reg_1188 == ap_const_lv4_3) ? 1'b1 : 1'b0);

assign tmp_67_fu_1945_p1 = i_5_reg_1266;

assign tmp_68_fu_1962_p2 = sum_pix2_ch3_q1 << ap_const_lv32_10;

assign tmp_69_fu_1951_p2 = ((i_5_reg_1266 == ap_const_lv8_BF) ? 1'b1 : 1'b0);

assign tmp_6_fu_1366_p1 = CH_INFO_read_reg_2071[0:0];

assign tmp_70_fu_1975_p2 = ((N1_reg_1188 == ap_const_lv4_4) ? 1'b1 : 1'b0);

assign tmp_72_fu_1993_p1 = i_6_reg_1277;

assign tmp_73_fu_2010_p2 = sum_pix2_ch4_q1 << ap_const_lv32_10;

assign tmp_74_fu_1999_p2 = ((i_6_reg_1277 == ap_const_lv8_BF) ? 1'b1 : 1'b0);

assign tmp_75_fu_2023_p2 = ((N1_reg_1188 == ap_const_lv4_5) ? 1'b1 : 1'b0);

assign tmp_77_fu_2041_p1 = i_7_reg_1288;

assign tmp_78_fu_2058_p2 = sum_pix2_ch5_q1 << ap_const_lv32_10;

assign tmp_79_fu_2047_p2 = ((i_7_reg_1288 == ap_const_lv8_BF) ? 1'b1 : 1'b0);

assign tmp_data_V_10_fu_2016_p2 = (sum_pix1_ch4_q1 | tmp_73_fu_2010_p2);

assign tmp_data_V_11_fu_2064_p2 = (sum_pix1_ch5_q1 | tmp_78_fu_2058_p2);

assign tmp_data_V_2_fu_1824_p2 = (sum_pix1_ch0_q1 | tmp_38_fu_1818_p2);

assign tmp_data_V_6_fu_1872_p2 = (sum_pix1_ch1_q1 | tmp_54_fu_1866_p2);

assign tmp_data_V_8_fu_1920_p2 = (sum_pix1_ch2_q1 | tmp_64_fu_1914_p2);

assign tmp_data_V_9_fu_1968_p2 = (sum_pix1_ch3_q1 | tmp_68_fu_1962_p2);

assign tmp_fu_1411_p3 = {{N_ADDS_read_reg_2081}, {ap_const_lv6_0}};

assign tmp_last_V_1_fu_1861_p2 = (tmp_29_reg_2582 & tmp_39_fu_1855_p2);

assign tmp_last_V_2_fu_1909_p2 = (tmp_47_reg_2641 & tmp_57_fu_1903_p2);

assign tmp_last_V_3_fu_1957_p2 = (tmp_65_reg_2700 & tmp_69_fu_1951_p2);

assign tmp_last_V_4_fu_2005_p2 = (tmp_70_reg_2759 & tmp_74_fu_1999_p2);

assign tmp_last_V_5_fu_2053_p2 = (tmp_75_reg_2818 & tmp_79_fu_2047_p2);

assign tmp_last_V_fu_1813_p2 = (tmp_11_reg_2523 & tmp_16_fu_1807_p2);

assign tmp_s_fu_1350_p1 = i_reg_1200;

always @ (posedge ap_clk) begin
    bound_reg_2137[5:0] <= 6'b000000;
end

endmodule //scurve_adder
