

# ğŸš€ VSD RISC-V SoC Tapeout Journey

> **Repository Log:** Documenting the end-to-end journey of building a RISC-V based SoC, as part of the **VSD RISC-V SoC Tapeout Program**.



-----

## ğŸ—“ï¸ Program Progress: The Foundation is Set

### Week 0 â€“ Launchpad: Getting Started & Toolchain Setup

The mission kicked off with a deep dive into the environment and the complete design flow.

  - ğŸ› ï¸ **Toolchain Installed:** Essential tools like **Yosys**, **iverilog**, **gtkwave**, and **ngspice** are now operational.
  - ğŸ’» **Environment Ready:** Working environment successfully established on Ubuntu.
  - ğŸ—ºï¸ **SoC Design Flow Mastered:** Gained a solid understanding of the full journey:
    > Specification â†’ RTL Design â†’ Functional Verification â†’ **Synthesis** â†’ SoC Integration â†’ **Floorplanning** â†’ Placement â†’ CTS â†’ Routing â†’ **GDSII Generation** â†’ **DRC/LVS Checks** â†’ **âœ¨ FABRICATION (Tapeout) âœ¨**

-----

### Week 1 â€“ RTL Design & Synthesis Deep Dive

This week focused on the core translation of logic into physical hardware.

| Day | Topic Focus | ğŸ’¡ Key Learnings & Milestones |
| :--- | :--- | :--- |
| **Day 1** | **Simulation & Synthesis Basics** | ğŸ”¹ Simulated Verilog with **Icarus Verilog (iverilog)**. <br> ğŸ”¹ Visualized waveforms using **GTKWave**. <br> ğŸ”¹ Performed initial logic **Synthesis** (**RTL â¡ï¸ Gate ğŸ”„**) with **Yosys**. |
| **Day 2** | **Libraries & Hierarchical Design** | ğŸ”¹ Explored the **Sky130 Library** and its role in physical design. <br> ğŸ”¹ Differentiated between **Hierarchical vs. Flattened Synthesis**. <br> ğŸ”¹ Studied various **Types of D Flip-Flops (DFFs)**. |
| **Day 3** | **Combinational & Sequential Optimization** | ğŸ”¹ Implemented techniques like **Constant Propagation** and **State Optimization**. <br> ğŸ”¹ Examined **Cloning** and **Retiming** to improve performance. |
| **Day 4** | **Verification & Mismatch Prevention** | ğŸ”¹ Successfully ran **Gate-Level Simulation (GLS)** using the Sky130 standard cell library. <br> ğŸ”¹ Clarified **Blocking vs. Non-Blocking assignments**. <br> ğŸ”¹ Learned strategies to avoid **Synthesisâ€“Simulation Mismatch**. |
| **Day 5** | **Verilog Constructs for Hardware** | ğŸ”¹ Understood the synthesis impact of **If-Else statements**. <br> ğŸ”¹ Identified and learned to avoid **Inferred Latches**. <br> ğŸ”¹ Explored the role of **For Loops** and used **Generate Blocks** for scalable design. <br> ğŸ”¹ Introduced the **Ripple Carry Adder (RCA)** architecture. |

-----
### âš™ï¸ Week 2 â€“ RVMYTH Integration & VSDBabySoC Simulation

> â€œFrom TL-Verilog to Waves â€” the BabySoC finally comes alive!â€

This week marked a major milestone in the **VSD SoC journey**, transforming design files into a living, breathing SoC.

- ğŸ§  **RVMYTH Conversion:** Translated the **`rvmyth.tlv`** (TL-Verilog) file into synthesizable **`rvmyth.v`**, enabling smooth integration with the SoC environment.  
- ğŸ§© **Integration:** Combined the **RVMYTH core**, **PLL**, and **10-bit DAC** to form the complete **VSDBabySoC**.  
- ğŸ§ª **Simulation:** Compiled and simulated the SoC using **Icarus Verilog (iverilog)** for functional verification.  
- ğŸŒŠ **Waveform Analysis:** Visualized the output signals in **GTKWave**, confirming proper communication between the processor core, PLL, and DAC modules.  
- ğŸ” **Key Insights:** Observed stable clock generation by the PLL, verified RISC-V instruction execution, and confirmed DAC response â€” bridging digital and analog domains.

> ğŸš€ **System in Motion:** The BabySoC officially boots into life â€” running RISC-V instructions, syncing clocks, and pulsing analog outputs.  
> The silicon dream is now **digital reality**.


### ğŸš€ Week 3 â€“ Post-Synthesis Verification: GLS & STA

> "From RTL to Reality â€“ BabySoC passes the gate-level test!"

---

### ğŸ”¹ Gate-Level Simulation (GLS)
âœ… **Objective:** Verify BabySoC functionality after synthesis  
- Ran GLS on the **synthesized netlist** using **Icarus Verilog**  
- Compared GLS waveforms with RTL simulation to confirm **functional correctness**  
- Checked module interactions: **RVMYTH core â†” PLL â†” DAC**  

ğŸ’¡ **Key Insight:** All signals propagated correctly post-synthesis â€“ BabySoC â€œstill aliveâ€ at gate level!

---

### ğŸ”¹ Static Timing Analysis (STA)
â±ï¸ **Objective:** Ensure timing correctness of the design  
- Performed **STA using OpenSTA**  
- Verified **setup & hold checks**, **slack**, and **critical paths**  
- Generated timing reports:
  - **Worst Negative Slack (WNS)** âœ…  
  - **Total Negative Slack (TNS)** âœ…  

ğŸ’¡ **Key Insight:** BabySoC meets all timing constraints â€“ ready for safe operation at target frequency!

---

### ğŸ¯ Outcome
- BabySoC passed **both GLS and STA checks**  
- Ensured design is **functionally robust** and **timing-correct** post-synthesis  
- Foundation ready for **integration and floorplanning** in upcoming weeks



## ğŸ™ Gratitude & Acknowledgment

This world-class learning opportunity is made possible by the dedication of the VSD team.

> A huge thank you to **Kunal Ghosh** sir and the entire **VSD (VLSI System Design) team** for organizing the RISC-V SoC Tapeout Program and providing this crucial learning path free of cost. **\#RISCV** **\#Tapeout**

-----
