# do run.do
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 04:40:21 on Apr 30,2018
# vlog ../mesi_isc/trunk/src/rtl/mesi_isc_basic_fifo.v ../mesi_isc/trunk/src/rtl/mesi_isc_breq_fifos_cntl.v ./../mesi_isc/trunk/src/rtl/mesi_isc_breq_fifos.v 
# -- Compiling module mesi_isc_basic_fifo
# -- Compiling module mesi_isc_breq_fifos_cntl
# -- Compiling module mesi_isc_breq_fifos
# 
# Top level modules:
# 	mesi_isc_breq_fifos
# End time: 04:40:21 on Apr 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 04:40:21 on Apr 30,2018
# vlog "+cover" -sv ../tb_breq/interfaces.sv ../tb_breq/sequences.sv ../tb_breq/coverage.sv ../tb_breq/scoreboard.sv ../tb_breq/modules.sv ../tb_breq/tests.sv ../tb_breq/tb.sv 
# -- Compiling interface mesi_input_interface
# -- Compiling interface mesi_output_interface
# ** Note: (vlog-2286) Using implicit +incdir+/misc/linuxws/packages/mentor_2015/modelsim/modeltech/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package sequences
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling package coverage_pkg
# -- Importing package sequences
# -- Compiling package scoreboard_pkg
# -- Compiling package modules_pkg
# -- Importing package coverage_pkg
# -- Importing package scoreboard_pkg
# -- Compiling package tests
# -- Importing package modules_pkg
# -- Compiling package tb_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package modules_pkg
# -- Importing package sequences
# -- Importing package coverage_pkg
# -- Importing package scoreboard_pkg
# -- Importing package tests
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 04:40:22 on Apr 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -c testbench 
# Start time: 04:40:22 on Apr 30,2018
# ** Note: (vsim-3812) Design is being optimized...
# //  ModelSim SE-64 10.4b May 26 2015 Linux 2.6.32-696.18.7.el6.x86_64
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.sequences(fast)
# Loading work.scoreboard_pkg(fast)
# Loading work.coverage_pkg(fast)
# Loading work.modules_pkg(fast)
# Loading work.tests(fast)
# Loading work.tb_sv_unit(fast)
# Loading work.testbench(fast)
# Loading work.mesi_isc_breq_fifos(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.mesi_input_interface(fast)
# Loading work.mesi_output_interface(fast)
# Loading /misc/linuxws/packages/mentor_2015/modelsim/modeltech/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test sample_test...
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 15000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : x
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 15000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = xxx, mbus_addr_array = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, broad_fifo_status_full = x
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 15000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = x, broad_fifo_wr = x, broad_addr = xxxxxxxx, broad_type = x, broad_cpu_id = x, broad_id = xx
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 15000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] x
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 15000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] x
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 15000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] x
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 15000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] x
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 15000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] x
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 15000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] x
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 15000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] x
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 15000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] x
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 15000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] x
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 15000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] x
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 15000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] x
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 15000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] x
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 15000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] x
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 15000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] x
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 15000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] x
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 15000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] x
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 15000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] x
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 15000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] x
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 15000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] x
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 15000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] x
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 15000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] x
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 15000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] X
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 15000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] x
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 15000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] x
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 15000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] x
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 15000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] x
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 15000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] x
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 15000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] x
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 15000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] x
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 15000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] x
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 15000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] x
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 15000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] x
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 15000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] x
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 15000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] x
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 15000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] x
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 15000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] xxxxxxxxxxx
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 15000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] xxxxxxxxxxx
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 15000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] xxxxxxxxxxx
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 15000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] xxxxxxxxxxx
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 15000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] xxxxxxxxxxx
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 15000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] xxxxxxxxxxx
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 15000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] xxxxxxxxxxx
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 15000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] xxxxxxxxxxx
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 15000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 15000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 15000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] x
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 15000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] xxxxxxxx
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 15000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] x
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 15000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] x
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 15000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] xx
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 45000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 45000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = e9d, mbus_addr_array = 7dbd3923f5e33d298841ad641b9ae870, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 45000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 45000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] x
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 45000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] x
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 45000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] x
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 45000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] x
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 45000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] x
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 45000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] x
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 45000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] x
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 45000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] x
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 45000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] x
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 45000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] x
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 45000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] x
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 45000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] x
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 45000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 45000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] x
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 45000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 45000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 45000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] x
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 45000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] x
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 45000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] x
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 45000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] x
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 45000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] x
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 45000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] X
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 45000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] x
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 45000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] x
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 45000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] x
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 45000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] x
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 45000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] x
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 45000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] x
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 45000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] x
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 45000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] x
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 45000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] x
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 45000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] x
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 45000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] x
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 45000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] x
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 45000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] x
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 45000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] xxxxxxxxxxx
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 45000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] xxxxxxxxxxx
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 45000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] xxxxxxxxxxx
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 45000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] xxxxxxxxxxx
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 45000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] xxxxxxxxxxx
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 45000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] xxxxxxxxxxx
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 45000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] xxxxxxxxxxx
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 45000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] xxxxxxxxxxx
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 45000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 45000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 45000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 45000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 45000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 45000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 45000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 75000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 0
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 75000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 91b, mbus_addr_array = 00000011000000220000003300000044, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 75000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 75000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 75000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 75000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 75000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 75000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 75000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 75000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 75000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 75000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 75000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 75000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 75000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 75000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 75000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 75000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 75000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 75000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 75000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 75000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 75000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 75000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 75000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 75000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 75000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 75000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 75000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 75000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 75000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 75000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 75000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 75000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 75000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 75000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 75000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 75000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 75000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 75000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 75000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 75000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 75000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 75000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 75000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 75000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 75000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 75000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 75000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 75000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 75000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 75000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 75000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 105000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 0
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 105000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 91b, mbus_addr_array = 00000010000000200000003000000040, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 105000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = f, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 20000008000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 20000006081
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 40000004102
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 40000002183
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 105000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 135000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 0
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 135000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 91b, mbus_addr_array = 00000001000000020000000300000004, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 135000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 1, broad_addr = 00000040, broad_type = 1, broad_cpu_id = 0, broad_id = 03
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 1
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] 0
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 2
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 20000008000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 20000006081
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 40000004102
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 40000002183
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 135000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_ERROR ../tb_breq/scoreboard.sv(243) @ 135000: uvm_test_top.env_h.scoreboard_h [BROAD_ID] DUT BROAD_ID : 03 SCOREBOARD BROAD_ID : 00
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 1
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000040
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 1
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 165000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 0
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 165000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 91b, mbus_addr_array = 00000000000001110000022200003333, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 165000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = f, broad_fifo_wr = 1, broad_addr = 00000030, broad_type = 1, broad_cpu_id = 1, broad_id = 02
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 165000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 165000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 165000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 165000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 165000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 165000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 165000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 165000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 165000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 165000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 165000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 165000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 165000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 165000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 165000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 165000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 165000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 165000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 165000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 165000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 165000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 1
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 165000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 2
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 165000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 165000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 165000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 165000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 165000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] 0
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 165000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 165000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 165000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 165000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 165000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 2
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 165000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 2
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 165000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 3
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 165000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 3
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 165000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 20000008000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 165000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 20000006081
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 165000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 40000004102
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 165000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 40000002183
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 165000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 20000666604
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 165000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 20000044485
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 165000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 40000022306
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 165000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 40000000187
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 165000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_ERROR ../tb_breq/scoreboard.sv(243) @ 165000: uvm_test_top.env_h.scoreboard_h [BROAD_ID] DUT BROAD_ID : 02 SCOREBOARD BROAD_ID : 01
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 165000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 165000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 1
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 165000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000030
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 165000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 1
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 165000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 1
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 165000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 01
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 195000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 195000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 70a, mbus_addr_array = 70a5ca9eab8fe3243651f63abd91084d, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 195000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 195000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 195000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 195000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 195000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 195000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 195000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 195000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 195000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 195000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 195000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 195000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 195000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 195000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 195000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 195000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 195000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 195000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 195000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 195000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 195000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 195000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 195000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 1
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 195000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 195000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 195000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 195000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 195000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] 0
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 195000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 195000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 195000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 195000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 195000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 195000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 2
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 195000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 3
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 195000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 3
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 195000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 20000008000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 195000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 20000006081
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 195000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 40000004102
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 195000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 40000002183
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 195000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 20000666604
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 195000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 20000044485
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 195000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 40000022306
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 195000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 40000000187
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 195000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 195000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 195000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 195000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 195000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 195000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 195000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 225000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 0
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 225000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 8b5, mbus_addr_array = 563e50b7b2e13ab8e0a52d176278ba8c, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 225000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 225000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 225000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 225000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 225000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 225000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 225000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 225000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 225000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 225000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 225000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 225000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 225000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 225000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 225000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 225000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 225000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 225000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 225000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 225000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 225000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 225000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 225000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 225000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 225000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 225000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 225000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 225000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 225000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 225000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 225000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 225000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 225000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 225000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 225000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 225000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 225000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 225000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 225000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 225000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 225000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 225000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 225000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 225000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 225000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 225000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 225000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 225000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 225000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 225000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 225000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 255000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 255000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 93e, mbus_addr_array = 5a0198a70261940b1c865802a90ec3dc, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 255000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 255000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 255000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 255000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 255000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 255000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 255000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 255000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 255000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 255000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 255000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 255000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 255000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 255000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 255000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 255000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 255000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 255000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 255000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 255000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 255000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 255000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 255000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 255000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 255000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 255000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 255000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 255000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 255000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 255000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 255000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 255000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 255000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 255000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 255000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 255000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 255000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 255000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 255000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 255000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 4b403314f83
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 255000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 255000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 255000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 255000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 255000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 255000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 255000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 255000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 255000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 255000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 255000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 285000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 0
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 285000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 45c, mbus_addr_array = 6d298e9b0421498ddb5b86ae9bd50755, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 285000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 285000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 285000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 285000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 285000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 285000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 285000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 285000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 285000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 285000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 285000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 285000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 285000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 285000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 285000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 285000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 285000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 285000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 285000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 285000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 285000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 285000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 285000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 285000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 285000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 285000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 285000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 285000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 285000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 285000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 285000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 285000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 285000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 285000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 285000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 285000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 285000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 285000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 285000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 285000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 285000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 285000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 285000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 285000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 285000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 285000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 285000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 285000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 285000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 285000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 285000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 315000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 0
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 315000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 918, mbus_addr_array = 2e6686a30bf2f919590e4c7b40a72463, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 315000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 3, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 315000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 315000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 315000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 315000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 315000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 315000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 315000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 315000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 315000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 315000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 315000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 315000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 315000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 315000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 315000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 315000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 315000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 315000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 315000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 315000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 315000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 315000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 315000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 315000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 315000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 315000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 315000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 315000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 315000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 315000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 315000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 315000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 315000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 315000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 315000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 315000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 315000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 2b21c98f681
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 315000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 315000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 315000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 315000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 315000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 315000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 315000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 315000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 315000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 315000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 315000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 315000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 315000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 345000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 0
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 345000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 872, mbus_addr_array = 107ae17610eb3feedb908d8784bf89a4, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 345000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = c, broad_fifo_wr = 1, broad_addr = 40a72463, broad_type = 0, broad_cpu_id = 0, broad_id = 03
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 345000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 345000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 345000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 345000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 345000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 345000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 345000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 345000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 345000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 345000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 345000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 345000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 345000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 345000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 345000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 345000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 345000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 345000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 345000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 345000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 345000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 345000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 1
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 345000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 345000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 345000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 345000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 345000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] c
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 345000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 345000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 345000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 345000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 345000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 2
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 345000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 345000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 345000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 345000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 345000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 2b21c98f681
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 345000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000002
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 345000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 420f5c2ed83
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 345000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 345000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 345000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 345000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 345000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_ERROR ../tb_breq/scoreboard.sv(231) @ 345000: uvm_test_top.env_h.scoreboard_h [BROAD_ADDR] DUT BROAD_ADDR : 40a72463 SCOREBOARD BROAD_ADDR : 00000000
# UVM_ERROR ../tb_breq/scoreboard.sv(243) @ 345000: uvm_test_top.env_h.scoreboard_h [BROAD_ID] DUT BROAD_ID : 03 SCOREBOARD BROAD_ID : 00
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 345000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 345000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 1
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 345000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 345000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 345000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 345000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 375000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 375000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = c8a, mbus_addr_array = 310685f0b387e7492095d33864148bdd, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 375000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 375000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 375000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 375000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 375000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 375000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 375000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 375000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 375000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 375000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 375000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 375000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 375000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 375000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 375000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 375000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 375000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 375000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 375000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 375000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 375000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 375000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 1
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 375000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 2
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 375000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 375000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 375000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 375000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 375000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] 0
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 375000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 375000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 375000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 375000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 375000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 2
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 375000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 2
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 375000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 375000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 375000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 375000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 2b21c98f681
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 375000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000002
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 375000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 420f5c2ed83
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 375000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 375000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 375000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 375000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 375000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 375000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 375000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 375000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 375000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 375000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 375000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 405000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 0
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 405000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 8f3, mbus_addr_array = 0b6d30c8f46ad80b5c190a64214c7220, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 405000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 405000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 405000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 405000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 405000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 405000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 405000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 405000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 405000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 405000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 405000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 405000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 405000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 405000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 405000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 405000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 405000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 405000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 405000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 405000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 405000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 405000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 405000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 405000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 405000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 405000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 405000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 405000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 405000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 405000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 405000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 405000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 405000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 405000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 405000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 405000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 405000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 405000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 405000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 405000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 405000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 405000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 405000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 405000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 405000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 405000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 405000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 405000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 405000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 405000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 405000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 435000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 435000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 730, mbus_addr_array = 26071ac1f1ced939fc5e6a4c36f71e1c, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 435000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 435000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 435000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 435000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 435000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 435000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 435000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 435000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 435000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 435000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 435000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 435000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 435000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 435000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 435000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 435000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 435000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 435000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 435000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 435000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 435000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 435000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 435000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 435000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 435000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 435000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 435000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 435000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 435000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 435000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 435000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 435000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 435000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 435000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 435000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 435000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 435000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 435000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 435000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 5e39db27302
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 435000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 24c0e358383
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 435000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 435000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 435000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 435000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 435000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 435000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 435000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 435000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 435000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 435000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 435000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 465000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 0
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 465000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 18a, mbus_addr_array = f29ef861389e44b867e6b16904f1cf66, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 465000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 465000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 465000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 465000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 465000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 465000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 465000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 465000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 465000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 465000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 465000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 465000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 465000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 465000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 465000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 465000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 465000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 465000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 465000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 465000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 465000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 465000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 465000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 465000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 465000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 465000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 465000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 465000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 465000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 465000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 465000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 465000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 465000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 465000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 465000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 465000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 465000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 465000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 465000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 465000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 465000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 465000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 465000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 465000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 465000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 465000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 465000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 465000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 465000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 465000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 465000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 495000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 0
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 495000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = c65, mbus_addr_array = 4901f3f9a236a1640b947d790cae0157, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 495000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 495000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 495000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 495000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 495000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 495000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 495000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 495000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 495000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 495000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 495000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 495000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 495000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 495000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 495000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 495000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 495000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 495000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 495000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 495000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 495000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 495000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 495000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 495000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 495000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 495000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 495000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 495000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 495000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 495000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 495000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 495000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 495000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 495000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 495000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 495000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 495000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 495000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 495000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 495000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 495000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 495000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 495000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 495000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 495000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 495000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 495000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 495000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 495000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 495000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 495000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 525000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 525000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 9b1, mbus_addr_array = 5e580b1e2220bc64672416292d9636c6, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 525000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 525000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 525000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 525000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 525000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 525000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 525000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 525000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 525000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 525000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 525000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 525000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 525000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 525000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 525000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 525000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 525000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 525000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 525000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 525000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 525000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 525000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 525000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 525000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 525000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 525000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 525000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 525000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 525000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 525000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 525000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 525000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 525000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 525000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 525000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 525000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 525000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 525000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000001
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 525000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 525000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 525000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 525000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 525000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 525000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 525000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 525000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 525000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 525000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 525000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 525000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 525000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 555000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 555000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = c66, mbus_addr_array = fcb5103385c2abbe77fa14d5df5562b9, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 555000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 555000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 555000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 555000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 555000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 555000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 555000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 555000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 555000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 555000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 555000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 555000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 555000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 555000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 555000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 555000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 555000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 555000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 555000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 555000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 555000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 555000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 555000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 555000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 555000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 555000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 555000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 555000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 555000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 555000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 555000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 555000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 555000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 555000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 555000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 555000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 555000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 555000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 555000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 555000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 555000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 555000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 555000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 555000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 555000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 555000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 555000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 555000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 555000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 555000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 555000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 585000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 0
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 585000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 5f8, mbus_addr_array = 6ddd6f4a0621e040cb20b7eee913d380, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 585000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 585000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 585000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 585000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 585000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 585000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 585000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 585000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 585000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 585000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 585000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 585000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 585000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 585000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 585000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 585000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 585000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 585000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 585000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 585000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 585000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 585000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 585000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 585000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 585000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 585000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 585000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 585000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 585000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 585000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 585000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 585000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 585000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 585000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 585000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 585000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 585000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 585000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 585000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 585000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 585000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 585000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 585000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 585000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 585000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 585000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 585000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 585000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 585000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 585000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 585000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 615000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 615000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 5ec, mbus_addr_array = 9a08757e40b640e223bd0badceae67dd, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 615000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 615000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 615000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 615000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 615000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 615000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 615000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 615000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 615000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 615000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 615000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 615000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 615000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 615000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 615000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 615000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 615000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 615000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 615000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 615000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 615000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 615000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 615000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 615000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 615000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 615000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 615000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 615000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 615000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 615000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 615000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 615000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 615000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 615000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 615000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 615000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 615000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 615000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 615000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 615000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 615000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 615000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 615000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 615000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 615000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 615000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 615000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 615000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 615000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 615000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 615000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 645000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 0
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 645000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 25c, mbus_addr_array = 05343fbff15103bb95814722492b1983, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 645000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 645000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 645000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 645000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 645000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 645000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 645000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 645000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 645000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 645000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 645000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 645000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 645000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 645000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 645000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 645000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 645000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 645000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 645000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 645000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 645000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 645000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 645000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 645000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 645000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 645000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 645000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 645000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 645000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 645000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 645000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 645000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 645000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 645000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 645000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 645000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 645000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 645000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 645000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 645000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 645000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 645000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 645000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 645000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 645000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 645000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 645000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 645000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 645000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 645000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 645000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 675000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 0
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 675000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = bb4, mbus_addr_array = 95d148b26cac6321285a68b5d846ba51, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 675000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 3, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 675000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 675000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 675000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 675000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 675000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 675000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 675000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 675000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 675000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 675000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 675000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 675000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 675000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 675000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 675000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 675000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 675000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 675000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 675000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 675000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 675000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 675000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 675000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 675000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 675000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 675000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 675000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 675000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 675000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 675000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 675000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 675000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 675000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 675000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 675000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 675000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 5b08d74a200
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 675000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000001
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 675000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 675000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 675000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 675000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 675000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 675000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 675000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 675000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 675000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 675000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 675000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 675000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 675000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 705000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 0
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 705000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 83b, mbus_addr_array = 2d7afd5d3d7eb0cf57c10ae79976668a, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 705000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 1, broad_addr = d846ba51, broad_type = 2, broad_cpu_id = 0, broad_id = 03
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 705000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 705000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 705000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 705000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 705000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 705000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 705000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 705000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 705000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 705000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 705000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 705000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 705000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 705000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 705000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 705000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 705000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 705000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 705000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 705000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 705000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 705000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 1
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 705000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 705000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 705000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 705000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 705000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] c
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 705000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 705000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 705000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 705000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 705000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 2
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 705000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 705000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 705000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 705000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 5b08d74a200
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 705000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000001
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 705000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 705000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 705000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 705000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 705000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 705000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 705000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_ERROR ../tb_breq/scoreboard.sv(243) @ 705000: uvm_test_top.env_h.scoreboard_h [BROAD_ID] DUT BROAD_ID : 03 SCOREBOARD BROAD_ID : 00
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 705000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 705000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 1
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 705000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] d846ba51
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 705000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 2
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 705000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 705000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 735000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 735000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 000, mbus_addr_array = 7a93121d8b9958ca26f8344aef73fa43, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 735000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 735000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 735000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 735000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 735000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 735000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 735000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 735000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 735000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 735000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 735000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 735000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 735000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 735000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 735000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 735000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 735000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 735000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 735000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 735000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 735000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 735000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 1
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 735000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 735000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 735000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 735000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 735000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 735000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] c
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 735000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 735000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 735000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 735000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 735000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 2
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 735000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 2
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 735000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 735000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 735000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 5b08d74a200
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 735000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000001
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 735000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 735000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000003
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 735000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000004
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 735000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 735000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 735000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 735000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 735000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 735000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 735000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 735000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 735000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 735000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 765000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 0
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 765000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = d23, mbus_addr_array = 389ba399f57f58a2aa9917c8e2a98e7c, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 765000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 765000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 765000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 765000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 765000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 765000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 765000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 765000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 765000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 765000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 765000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 765000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 765000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 765000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 765000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 765000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 765000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 765000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 765000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 765000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 765000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 765000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 765000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 765000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 765000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 765000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 765000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 765000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 765000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 765000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 765000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 765000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 765000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 765000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 765000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 765000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 765000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 765000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 765000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 765000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 765000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 765000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 765000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 765000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 765000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 765000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 765000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 765000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 765000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 765000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 765000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 795000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 795000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 288, mbus_addr_array = 5781a46a1665cab391332b46811deb84, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 795000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 795000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 795000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 795000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 795000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 795000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 795000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 795000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 795000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 795000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 795000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 795000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 795000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 795000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 795000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 795000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 795000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 795000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 795000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 795000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 795000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 795000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 795000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 795000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 795000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 795000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 795000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 795000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 795000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 795000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 795000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 795000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 795000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 795000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 795000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 795000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 795000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 795000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000001
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 795000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000002
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 795000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 795000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 795000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 795000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 795000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 795000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 795000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 795000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 795000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 795000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 795000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 795000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 825000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 825000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 5b0, mbus_addr_array = 5096120955dc2366e37decf0584714d0, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 825000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 825000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 825000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 825000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 825000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 825000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 825000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 825000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 825000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 825000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 825000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 825000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 825000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 825000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 825000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 825000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 825000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 825000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 825000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 825000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 825000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 825000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 825000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 825000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 825000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 825000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 825000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 825000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 825000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 825000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 825000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 825000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 825000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 825000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 825000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 825000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 825000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 825000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 825000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 825000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 825000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 825000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 825000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 825000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 825000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 825000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 825000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 825000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 825000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 825000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 825000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 855000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 855000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 597, mbus_addr_array = f055ca82772cefb716a0f76fdbba5d10, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 855000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 855000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 855000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 855000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 855000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 855000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 855000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 855000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 855000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 855000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 855000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 855000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 855000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 855000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 855000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 855000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 855000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 855000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 855000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 855000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 855000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 855000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 855000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 855000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 855000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 855000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 855000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 855000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 855000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 855000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 855000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 855000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 855000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 855000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 855000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 855000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 855000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 855000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 855000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 855000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 855000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 855000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 855000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 855000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 855000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 855000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 855000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 855000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 855000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 855000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 855000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 885000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 0
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 885000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = bd4, mbus_addr_array = 85c939aba7c6425552122ed0f8a8582d, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 885000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 885000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 885000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 885000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 885000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 885000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 885000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 885000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 885000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 885000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 885000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 885000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 885000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 885000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 885000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 885000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 885000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 885000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 885000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 885000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 885000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 885000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 885000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 885000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 885000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 885000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 885000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 885000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 885000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 885000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 885000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 885000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 885000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 885000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 885000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 885000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 885000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 885000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 885000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 885000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 885000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 885000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 885000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 885000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 885000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 885000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 885000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 885000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 885000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 885000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 885000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 915000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 0
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 915000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 629, mbus_addr_array = e32224de16126cd75eba74efb620c389, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 915000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 1, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 915000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 915000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 915000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 915000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 915000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 915000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 915000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 915000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 915000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 915000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 915000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 915000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 915000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 915000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 915000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 915000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 915000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 915000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 915000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 915000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 915000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 915000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 915000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 915000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 915000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 915000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 915000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 915000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 915000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 915000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 915000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 915000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 915000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 915000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 915000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 915000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 915000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 915000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 915000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 915000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 915000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 915000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 915000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 915000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 915000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 915000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 915000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 915000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 915000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 915000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 945000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 945000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 31b, mbus_addr_array = dde3da8ec7afb69d5db4f88c1a08497c, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 945000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 945000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 945000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 945000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 945000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 945000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 945000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 945000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 945000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 945000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 945000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 945000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 945000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 945000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 945000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 945000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 945000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 945000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 945000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 945000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 945000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 945000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 945000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 3
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 945000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 945000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 945000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 945000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 945000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] e
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 945000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 945000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 945000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 945000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 945000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 2
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 945000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 945000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 945000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 945000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 945000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 945000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 945000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000003
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 945000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 945000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 945000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 945000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 945000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 945000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 945000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 945000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 945000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 945000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 945000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 975000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 0
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 975000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 68c, mbus_addr_array = ef5652a2d9adbd7418b2c0bbd173913a, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 975000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 975000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 975000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 975000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 975000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 975000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 975000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 975000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 975000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 975000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 975000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 975000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 975000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 975000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 975000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 975000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 975000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 975000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 975000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 975000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 975000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 975000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 975000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 975000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 975000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 975000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 975000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 975000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 975000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 975000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 975000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 975000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 975000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 975000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 975000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 975000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 975000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 975000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 975000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 975000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 975000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 975000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 975000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 975000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 975000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 975000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 975000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 975000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 975000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 975000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 975000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 1005000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 1005000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 286, mbus_addr_array = 3fee8644b11ece75d6962406a843e1af, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 1005000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 1005000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 1005000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 1005000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 1005000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 1005000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 1005000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 1005000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 1005000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 1005000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 1005000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 1005000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 1005000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 1005000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 1005000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 1005000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 1005000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 1005000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 1005000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 1005000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 1005000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 1005000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 1005000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 1005000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 1005000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 1005000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 1005000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 1005000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 1005000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 1005000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 1005000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 1005000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 1005000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 1005000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 1005000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 1005000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 1005000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 1005000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 1005000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 1005000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000003
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 1005000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 1005000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 1005000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 1005000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 1005000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 1005000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 1005000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 1005000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 1005000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 1005000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 1005000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 1035000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 1035000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 0aa, mbus_addr_array = a1b93e529c19931f50c9ebf2548be4f9, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 1035000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 1035000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 1035000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 1035000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 1035000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 1035000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 1035000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 1035000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 1035000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 1035000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 1035000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 1035000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 1035000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 1035000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 1035000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 1035000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 1035000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 1035000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 1035000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 1035000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 1035000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 1035000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 1035000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 1035000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 1035000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 1035000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 1035000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 1035000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 1035000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 1035000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 1035000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 1035000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 1035000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 1035000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 1035000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 1035000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 1035000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 1035000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 1035000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 1035000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 1035000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 1035000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 1035000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 1035000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 1035000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 1035000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 1035000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 1035000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 1035000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 1035000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 1035000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 1065000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 0
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 1065000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 722, mbus_addr_array = 8da2a38385787c93eb371f0fc8c31774, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 1065000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 1065000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 1065000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 1065000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 1065000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 1065000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 1065000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 1065000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 1065000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 1065000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 1065000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 1065000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 1065000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 1065000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 1065000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 1065000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 1065000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 1065000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 1065000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 1065000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 1065000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 1065000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 1065000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 1065000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 1065000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 1065000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 1065000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 1065000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 1065000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 1065000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 1065000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 1065000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 1065000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 1065000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 1065000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 1065000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 1065000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 1065000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 1065000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 1065000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 1065000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 1065000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 1065000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 1065000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 1065000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 1065000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 1065000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 1065000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 1065000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 1065000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 1065000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 1095000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 1095000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = d42, mbus_addr_array = 8e32c3275c635028e1277a5d484cf8b1, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 1095000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 1095000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 1095000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 1095000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 1095000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 1095000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 1095000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 1095000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 1095000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 1095000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 1095000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 1095000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 1095000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 1095000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 1095000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 1095000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 1095000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 1095000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 1095000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 1095000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 1095000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 1095000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 1095000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 1095000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 1095000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 1095000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 1095000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 1095000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 1095000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 1095000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 1095000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 1095000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 1095000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 1095000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 1095000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 1095000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 1095000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 1095000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000001
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 1095000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000002
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 1095000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000003
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 1095000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 1095000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 1095000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 1095000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 1095000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 1095000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 1095000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 1095000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 1095000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 1095000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 1095000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 1125000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 1125000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 028, mbus_addr_array = cd64e11e2e31ee6af2ea12082d71d663, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 1125000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 1125000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 1125000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 1125000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 1125000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 1125000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 1125000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 1125000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 1125000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 1125000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 1125000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 1125000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 1125000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 1125000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 1125000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 1125000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 1125000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 1125000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 1125000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 1125000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 1125000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 1125000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 1125000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 1125000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 1125000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 1125000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 1125000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 1125000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 1125000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 1125000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 1125000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 1125000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 1125000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 1125000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 1125000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 1125000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 1125000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 1125000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 1125000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 1125000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 1125000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 1125000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 1125000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 1125000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 1125000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 1125000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 1125000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 1125000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 1125000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 1125000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 1125000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 1155000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 1155000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 868, mbus_addr_array = b6ce72b42ffe986ecfa84746ae4ea1ee, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 1155000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 1155000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 1155000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 1155000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 1155000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 1155000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 1155000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 1155000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 1155000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 1155000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 1155000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 1155000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 1155000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 1155000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 1155000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 1155000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 1155000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 1155000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 1155000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 1155000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 1155000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 1155000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 1155000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 1155000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 1155000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 1155000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 1155000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 1155000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 1155000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 1155000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 1155000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 1155000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 1155000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 1155000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 1155000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 1155000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 1155000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 1155000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 1155000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 1155000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 1155000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 1155000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 1155000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 1155000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 1155000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 1155000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 1155000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 1155000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 1155000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 1155000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 1155000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 1185000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 1185000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = d70, mbus_addr_array = d90a536eee61e513b1a8340c4b2aa462, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 1185000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 1185000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 1185000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 1185000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 1185000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 1185000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 1185000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 1185000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 1185000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 1185000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 1185000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 1185000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 1185000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 1185000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 1185000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 1185000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 1185000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 1185000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 1185000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 1185000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 1185000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 1185000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 1185000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 1185000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 1185000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 1185000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 1185000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 1185000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 1185000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 1185000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 1185000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 1185000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 1185000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 1185000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 1185000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 1185000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 1185000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 1185000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 1185000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 1185000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 1185000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 1185000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 1185000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 1185000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 1185000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 1185000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 1185000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 1185000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 1185000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 1185000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 1185000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 1215000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 1215000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 7ca, mbus_addr_array = 45c9d7e09e141bf741dead9a0fc2a682, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 1215000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 1215000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 1215000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 1215000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 1215000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 1215000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 1215000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 1215000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 1215000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 1215000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 1215000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 1215000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 1215000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 1215000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 1215000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 1215000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 1215000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 1215000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 1215000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 1215000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 1215000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 1215000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 1215000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 1215000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 1215000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 1215000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 1215000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 1215000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 1215000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 1215000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 1215000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 1215000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 1215000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 1215000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 1215000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 1215000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 1215000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 1215000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 1215000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 1215000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 1215000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 1215000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 1215000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 1215000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 1215000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 1215000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 1215000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 1215000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 1215000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 1215000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 1215000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 1245000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 1245000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 317, mbus_addr_array = 9cc27bbb5882ed0b6b2ff707ade579f9, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 1245000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 1245000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 1245000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 1245000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 1245000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 1245000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 1245000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 1245000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 1245000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 1245000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 1245000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 1245000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 1245000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 1245000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 1245000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 1245000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 1245000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 1245000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 1245000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 1245000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 1245000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 1245000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 1245000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 1245000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 1245000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 1245000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 1245000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 1245000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 1245000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 1245000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 1245000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 1245000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 1245000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 1245000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 1245000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 1245000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 1245000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 1245000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 1245000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 1245000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 1245000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 1245000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 1245000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 1245000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 1245000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 1245000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 1245000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 1245000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 1245000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 1245000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 1245000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 1275000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 0
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 1275000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 15a, mbus_addr_array = 0b9e9bddab8786c71ad8312d1e5079ea, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 1275000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 1275000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 1275000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 1275000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 1275000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 1275000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 1275000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 1275000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 1275000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 1275000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 1275000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 1275000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 1275000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 1275000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 1275000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 1275000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 1275000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 1275000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 1275000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 1275000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 1275000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 1275000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 1275000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 1275000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 1275000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 1275000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 1275000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 1275000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 1275000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 1275000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 1275000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 1275000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 1275000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 1275000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 1275000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 1275000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 1275000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 1275000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 1275000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 1275000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 1275000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 1275000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 1275000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 1275000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 1275000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 1275000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 1275000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 1275000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 1275000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 1275000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 1275000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 1305000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 1305000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 258, mbus_addr_array = d78ef8fa7cbb8b48fdd37782c6f8448d, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 1305000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 1305000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 1305000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 1305000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 1305000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 1305000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 1305000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 1305000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 1305000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 1305000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 1305000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 1305000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 1305000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 1305000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 1305000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 1305000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 1305000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 1305000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 1305000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 1305000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 1305000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 1305000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 1305000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 1305000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 1305000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 1305000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 1305000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 1305000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 1305000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 1305000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 1305000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 1305000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 1305000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 1305000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 1305000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 1305000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 1305000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 1305000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 3fba6ef0481
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 1305000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 1305000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 1305000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 1305000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 1305000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 1305000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 1305000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 1305000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 1305000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 1305000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 1305000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 1305000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 1305000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 1335000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 1335000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 3de, mbus_addr_array = fa06f989770304be42c1dce1058154d2, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 1335000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 1335000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 1335000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 1335000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 1335000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 1335000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 1335000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 1335000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 1335000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 1335000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 1335000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 1335000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 1335000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 1335000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 1335000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 1335000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 1335000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 1335000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 1335000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 1335000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 1335000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 1335000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 1335000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 1335000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 1335000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 1335000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 1335000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 1335000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 1335000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 1335000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 1335000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 1335000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 1335000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 1335000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 1335000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 1335000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 1335000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 1335000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 1335000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 1335000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 1335000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 1335000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 1335000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 1335000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 1335000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 1335000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 1335000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 1335000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 1335000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 1335000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 1335000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 1365000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 0
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 1365000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 1dd, mbus_addr_array = 6c663b92341b5e98e88f0eb4ad5a9f48, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 1365000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 1365000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 1365000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 1365000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 1365000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 1365000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 1365000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 1365000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 1365000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 1365000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 1365000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 1365000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 1365000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 1365000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 1365000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 1365000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 1365000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 1365000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 1365000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 1365000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 1365000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 1365000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 1365000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 1365000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 1365000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 1365000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 1365000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 1365000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 1365000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 1365000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 1365000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 1365000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 1365000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 1365000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 1365000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 1365000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 1365000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 1365000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 1365000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 1365000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 1365000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 1365000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 1365000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 1365000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 1365000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 1365000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 1365000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 1365000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 1365000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 1365000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 1365000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 1395000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 0
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 1395000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = eda, mbus_addr_array = 2ac2b9e16eddb51d661814a29be51dbb, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 1395000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 2, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 1395000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 1395000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 1395000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 1395000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 1395000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 1395000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 1395000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 1395000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 1395000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 1395000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 1395000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 1395000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 1395000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 1395000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 1395000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 1395000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 1395000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 1395000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 1395000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 1395000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 1395000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 1395000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 1395000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 1395000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 1395000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 1395000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 1395000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 1395000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 1395000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 1395000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 1395000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 1395000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 1395000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 1395000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 1395000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 1395000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 1395000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 2cc30294481
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 1395000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 1395000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 1395000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 1395000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 1395000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 1395000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 1395000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 1395000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 1395000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 1395000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 1395000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 1395000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 1395000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 1425000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 1425000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 2f0, mbus_addr_array = e6925bd8dd431e962c7c9d2a3218b88b, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 1425000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 1425000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 1425000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 1425000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 1425000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 1425000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 1425000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 1425000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 1425000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 1425000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 1425000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 1425000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 1425000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 1425000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 1425000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 1425000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 1425000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 1425000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 1425000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 1425000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 1425000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 1425000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 1425000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 1425000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 1425000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 1425000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 1425000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 1425000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] d
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 1425000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 1425000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 1425000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 1425000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 1425000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 1425000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 1425000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 1425000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 1425000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 1425000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 2cc30294481
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 1425000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 3ba863d2d02
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 1425000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 1425000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 1425000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 1425000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 1425000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 1425000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 1425000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 1425000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 1425000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 1425000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 1425000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 1425000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 1455000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 1455000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 73a, mbus_addr_array = 7388145d57c36b1a4c0eecda3e2a709e, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 1455000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 1455000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 1455000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 1455000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 1455000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 1455000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 1455000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 1455000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 1455000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 1455000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 1455000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 1455000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 1455000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 1455000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 1455000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 1455000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 1455000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 1455000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 1455000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 1455000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 1455000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 1455000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 1455000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 1455000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 1455000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 1455000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 1455000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 1455000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 1455000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 1455000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 1455000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 1455000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 1455000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 1455000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 1455000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 1455000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 1455000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 1455000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 1455000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 1455000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 1455000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 1455000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 1455000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 1455000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 1455000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 1455000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 1455000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 1455000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 1455000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 1455000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 1455000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 1485000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 0
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 1485000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 57f, mbus_addr_array = 49666c7f3221ebc39a61153768997caa, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 1485000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 1485000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 1485000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 1485000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 1485000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 1485000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 1485000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 1485000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 1485000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 1485000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 1485000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 1485000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 1485000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 1485000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 1485000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 1485000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 1485000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 1485000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 1485000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 1485000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 1485000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 1485000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 1485000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 1485000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 1485000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 1485000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 1485000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 1485000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 1485000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 1485000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 1485000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 1485000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 1485000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 1485000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 1485000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 1485000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 1485000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 1485000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 1485000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 1485000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 1485000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 1485000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 1485000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 1485000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 1485000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 1485000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 1485000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 1485000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 1485000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 1485000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 1485000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 1515000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 0
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 1515000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 8c6, mbus_addr_array = 5d11da6be35e43acc114f105222cae20, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 1515000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 1515000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 1515000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 1515000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 1515000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 1515000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 1515000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 1515000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 1515000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 1515000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 1515000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 1515000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 1515000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 1515000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 1515000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 1515000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 1515000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 1515000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 1515000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 1515000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 1515000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 1515000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 1515000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 1515000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 1515000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 1515000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 1515000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 1515000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 1515000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 1515000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 1515000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 1515000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 1515000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 1515000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 1515000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 1515000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 1515000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 1515000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 1515000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 1515000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 1515000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 1515000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 1515000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 1515000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 1515000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 1515000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 1515000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 1515000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 1515000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 1515000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 1515000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 1545000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 1545000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 53e, mbus_addr_array = 3d74027503fa84645fb5486027f15f18, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 1545000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 1545000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 1545000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 1545000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 1545000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 1545000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 1545000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 1545000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 1545000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 1545000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 1545000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 1545000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 1545000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 1545000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 1545000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 1545000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 1545000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 1545000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 1545000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 1545000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 1545000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 1545000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 1545000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 1545000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 1545000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 1545000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 1545000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 1545000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 1545000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 1545000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 1545000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 1545000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 1545000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 1545000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 1545000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 1545000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 1545000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 1545000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 1545000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 407f508c902
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 1545000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000003
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 1545000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 1545000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 1545000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 1545000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 1545000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 1545000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 1545000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 1545000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 1545000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 1545000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 1545000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 1575000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 0
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 1575000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 399, mbus_addr_array = 99ee987012b73e1edb2eca024b23e24e, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 1575000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 1575000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 1575000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 1575000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 1575000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 1575000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 1575000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 1575000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 1575000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 1575000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 1575000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 1575000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 1575000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 1575000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 1575000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 1575000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 1575000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 1575000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 1575000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 1575000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 1575000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 1575000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 1575000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 1575000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 1575000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 1575000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 1575000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 1575000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 1575000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 1575000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 1575000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 1575000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 1575000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 1575000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 1575000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 1575000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 1575000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 1575000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 1575000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 1575000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 1575000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 1575000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 1575000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 1575000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 1575000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 1575000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 1575000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 1575000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 1575000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 1575000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 1575000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 1605000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 0
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 1605000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = c49, mbus_addr_array = d7b6c78be61939afd5b8799b29260119, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 1605000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 2, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 1605000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 1605000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 1605000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 1605000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 1605000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 1605000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 1605000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 1605000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 1605000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 1605000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 1605000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 1605000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 1605000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 1605000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 1605000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 1605000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 1605000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 1605000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 1605000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 1605000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 1605000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 1605000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 1605000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 1605000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 1605000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 1605000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 1605000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 1605000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 1605000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 1605000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 1605000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 1605000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 1605000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 1605000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 1605000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 1605000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 1605000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000001
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 1605000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 1605000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 1605000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 1605000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 1605000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 1605000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 1605000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 1605000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 1605000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 1605000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 1605000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 1605000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 1605000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 1635000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 0
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 1635000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = ac7, mbus_addr_array = 792c5bf6595933f9555efc5c6bb7e7a9, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 1635000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 1, broad_addr = d5b8799b, broad_type = 0, broad_cpu_id = 1, broad_id = 02
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 1635000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 1635000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 1635000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 1635000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 1635000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 1635000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 1635000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 1635000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 1635000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 1635000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 1635000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 1635000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 1635000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 1635000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 1635000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 1635000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 1635000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 1635000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 1635000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 1635000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 1635000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 1635000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 1635000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 1635000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 1635000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 1635000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 1635000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] d
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 1635000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 1635000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 1635000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 1635000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 1635000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 1635000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 1635000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 1635000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 1635000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 1635000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000001
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 1635000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 1635000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 1635000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 1635000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 1635000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 1635000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 1635000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_ERROR ../tb_breq/scoreboard.sv(227) @ 1635000: uvm_test_top.env_h.scoreboard_h [BROAD_FIFO_WR] DUT BROAD_FIFO_WR : 1 SCOREBOARD BROAD_FIFO_WR : 0
# UVM_ERROR ../tb_breq/scoreboard.sv(231) @ 1635000: uvm_test_top.env_h.scoreboard_h [BROAD_ADDR] DUT BROAD_ADDR : d5b8799b SCOREBOARD BROAD_ADDR : 00000000
# UVM_ERROR ../tb_breq/scoreboard.sv(239) @ 1635000: uvm_test_top.env_h.scoreboard_h [BROAD_CPU_ID] DUT BROAD_CPU_ID : 1 SCOREBOARD BROAD_CPU_ID : 0
# UVM_ERROR ../tb_breq/scoreboard.sv(243) @ 1635000: uvm_test_top.env_h.scoreboard_h [BROAD_ID] DUT BROAD_ID : 02 SCOREBOARD BROAD_ID : 00
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 1635000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 1635000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 1635000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 1635000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 1635000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 1635000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 1665000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 1665000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = d86, mbus_addr_array = d54d0d8cc9e10ab6c848ad5eb67160ff, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 1665000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 1665000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 1665000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 1665000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 1665000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 1665000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 1665000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 1665000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 1665000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 1665000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 1665000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 1665000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 1665000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 1665000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 1665000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 1665000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 1665000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 1665000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 1665000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 1665000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 1665000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 1665000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 1665000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 1665000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 1665000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 1665000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 1665000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 1665000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] d
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 1665000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 1665000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 1665000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 1665000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 1665000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 1665000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 1665000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 1665000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 1665000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 1665000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000001
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 1665000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000002
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 1665000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 1665000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 1665000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 1665000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 1665000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 1665000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 1665000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 1665000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 1665000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 1665000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 1665000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 1665000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 1695000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 1695000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = cbd, mbus_addr_array = 051eb45471ed699f3ea20921ebb5ebfb, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 1695000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 1695000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 1695000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 1695000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 1695000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 1695000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 1695000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 1695000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 1695000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 1695000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 1695000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 1695000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 1695000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 1695000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 1695000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 1695000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 1695000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 1695000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 1695000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 1695000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 1695000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 1695000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 1695000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 1695000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 1695000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 1695000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 1695000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 1695000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 1695000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 1695000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 1695000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 1695000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 1695000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 1695000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 1695000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 1695000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 1695000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 1695000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 1695000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 1695000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 1695000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 1695000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 1695000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 1695000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 1695000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 1695000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 1695000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 1695000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 1695000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 1695000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 1695000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 1725000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 1725000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 5c2, mbus_addr_array = 498f8b84856659037ace84fadd92112a, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 1725000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 1725000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 1725000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 1725000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 1725000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 1725000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 1725000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 1725000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 1725000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 1725000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 1725000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 1725000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 1725000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 1725000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 1725000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 1725000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 1725000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 1725000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 1725000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 1725000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 1725000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 1725000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 1725000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 1725000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 1725000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 1725000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 1725000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 1725000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 1725000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 1725000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 1725000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 1725000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 1725000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 1725000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 1725000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 1725000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 1725000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 1725000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 1725000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 1725000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 1725000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 1725000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 1725000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 1725000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 1725000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 1725000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 1725000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 1725000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 1725000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 1725000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 1725000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 1755000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 1755000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = dbe, mbus_addr_array = df39c5c000f6ad5559f0450efb3e9891, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 1755000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 1755000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 1755000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 1755000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 1755000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 1755000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 1755000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 1755000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 1755000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 1755000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 1755000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 1755000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 1755000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 1755000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 1755000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 1755000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 1755000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 1755000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 1755000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 1755000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 1755000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 1755000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 1755000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 1755000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 1755000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 1755000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 1755000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 1755000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 1755000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 1755000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 1755000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 1755000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 1755000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 1755000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 1755000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 1755000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 1755000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 1755000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 1755000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 1755000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 1755000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 1755000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 1755000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 1755000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 1755000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 1755000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 1755000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 1755000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 1755000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 1755000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 1755000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 1785000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 0
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 1785000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = dd1, mbus_addr_array = af8d99365055c05118afe64aa3595e9c, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 1785000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 1785000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 1785000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 1785000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 1785000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 1785000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 1785000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 1785000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 1785000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 1785000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 1785000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 1785000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 1785000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 1785000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 1785000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 1785000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 1785000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 1785000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 1785000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 1785000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 1785000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 1785000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 1785000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 1785000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 1785000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 1785000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 1785000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 1785000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 1785000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 1785000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 1785000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 1785000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 1785000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 1785000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 1785000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 1785000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 1785000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 1785000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 1785000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 1785000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 1785000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 1785000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 1785000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 1785000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 1785000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 1785000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 1785000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 1785000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 1785000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 1785000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 1785000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 1815000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 0
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 1815000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 8ee, mbus_addr_array = 39080b4c29016ef88e134caa7b05f34e, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 1815000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 1815000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 1815000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 1815000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 1815000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 1815000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 1815000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 1815000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 1815000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 1815000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 1815000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 1815000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 1815000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 1815000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 1815000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 1815000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 1815000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 1815000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 1815000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 1815000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 1815000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 1815000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 1815000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 1815000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 1815000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 1815000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 1815000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 1815000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 1815000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 1815000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 1815000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 1815000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 1815000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 1815000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 1815000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 1815000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 1815000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 1815000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 1815000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 1815000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 1815000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 1815000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 1815000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 1815000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 1815000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 1815000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 1815000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 1815000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 1815000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 1815000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 1815000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 1845000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 0
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 1845000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 35f, mbus_addr_array = 2ea2252b3cf27b46a1086dc985dc8c39, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 1845000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = c, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 1845000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 1845000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 1845000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 1845000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 1845000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 1845000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 1845000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 1845000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 1845000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 1845000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 1845000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 1845000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 1845000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 1845000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 1845000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 1845000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 1845000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 1845000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 1845000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 1845000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 1845000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 1845000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 1845000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 1845000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 1845000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 1845000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 1845000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 1845000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 1845000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 1845000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 1845000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 1845000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 1845000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 1845000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 1845000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 1845000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 1845000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 1845000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000002
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 1845000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000003
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 1845000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 1845000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 1845000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 1845000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 1845000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 1845000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 1845000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 1845000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 1845000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 1845000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 1845000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 1875000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 0
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 1875000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = b1d, mbus_addr_array = 5aa9ae5c86d8bd3425fe105c89d53ed5, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 1875000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 2, broad_fifo_wr = 1, broad_addr = 3cf27b46, broad_type = 0, broad_cpu_id = 2, broad_id = 01
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 1875000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 1875000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 1875000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 1875000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 1875000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 1875000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 1875000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 1875000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 1875000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 1875000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 1875000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 1875000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 1875000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 1875000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 1875000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 1875000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 1875000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 1875000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 1875000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 1875000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 1875000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 1875000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 1875000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 1875000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 1875000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 1875000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 1875000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] 3
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 1875000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 1875000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 1875000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 1875000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 1875000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 1875000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 1875000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 1875000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 1875000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 1875000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 24bfc20b881
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 1875000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000002
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 1875000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000003
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 1875000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 1875000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 1875000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 1875000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 1875000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_ERROR ../tb_breq/scoreboard.sv(227) @ 1875000: uvm_test_top.env_h.scoreboard_h [BROAD_FIFO_WR] DUT BROAD_FIFO_WR : 1 SCOREBOARD BROAD_FIFO_WR : 0
# UVM_ERROR ../tb_breq/scoreboard.sv(231) @ 1875000: uvm_test_top.env_h.scoreboard_h [BROAD_ADDR] DUT BROAD_ADDR : 3cf27b46 SCOREBOARD BROAD_ADDR : 00000000
# UVM_ERROR ../tb_breq/scoreboard.sv(239) @ 1875000: uvm_test_top.env_h.scoreboard_h [BROAD_CPU_ID] DUT BROAD_CPU_ID : 2 SCOREBOARD BROAD_CPU_ID : 0
# UVM_ERROR ../tb_breq/scoreboard.sv(243) @ 1875000: uvm_test_top.env_h.scoreboard_h [BROAD_ID] DUT BROAD_ID : 01 SCOREBOARD BROAD_ID : 00
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 1875000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 1875000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 1875000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 1875000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 1875000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 1875000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 1905000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 1905000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = ef0, mbus_addr_array = 528fce59fe88b6542b57f2fab2337ba4, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 1905000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 1905000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 1905000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 1905000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 1905000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 1905000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 1905000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 1905000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 1905000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 1905000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 1905000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 1905000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 1905000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 1905000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 1905000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 1905000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 1905000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 1905000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 1905000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 1905000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 1905000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 1905000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 1905000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 1905000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 1905000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 1905000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 1905000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 1905000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] 1
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 1905000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 1905000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 1905000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 1905000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 1905000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 1905000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 1905000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 3
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 1905000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 1905000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 1905000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 24bfc20b881
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 1905000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000002
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 1905000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000003
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 1905000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 1905000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 1905000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 3fd116ca906
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 1905000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 1905000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 1905000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 1905000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 1905000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 1905000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 1905000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 1905000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 1935000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 1935000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 732, mbus_addr_array = 0ae00d58ff02e40cec5b8f9a2abe9ce1, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 1935000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 1935000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 1935000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 1935000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 1935000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 1935000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 1935000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 1935000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 1935000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 1935000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 1935000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 1935000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 1935000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 1935000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 1935000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 1935000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 1935000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 1935000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 1935000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 1935000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 1935000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 1935000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 1935000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 1935000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 1935000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 1935000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 1935000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 1935000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 1935000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 1935000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 1935000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 1935000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 1935000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 1935000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 1935000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 1935000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 1935000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 1935000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 1935000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 1935000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 1935000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 1935000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 1935000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 1935000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 1935000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 1935000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 1935000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 1935000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 1935000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 1935000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 1935000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 1965000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 0
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 1965000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = a99, mbus_addr_array = d736f1371aa703a9e808c192b9b9af1e, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 1965000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 1965000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 1965000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 1965000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 1965000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 1965000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 1965000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 1965000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 1965000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 1965000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 1965000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 1965000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 1965000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 1965000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 1965000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 1965000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 1965000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 1965000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 1965000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 1965000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 1965000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 1965000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 1965000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 1965000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 1965000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 1965000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 1965000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 1965000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 1965000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 1965000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 1965000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 1965000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 1965000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 1965000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 1965000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 1965000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 1965000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 1965000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 1965000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 1965000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 1965000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 1965000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 1965000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 1965000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 1965000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 1965000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 1965000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 1965000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 1965000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 1965000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 1965000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 1995000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 1995000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 4be, mbus_addr_array = aad9093f74c6093e5e67b6f7fa886a94, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 1995000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 1995000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 1995000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 1995000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 1995000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 1995000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 1995000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 1995000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 1995000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 1995000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 1995000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 1995000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 1995000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 1995000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 1995000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 1995000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 1995000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 1995000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 1995000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 1995000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 1995000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 1995000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 1995000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 1995000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 1995000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 1995000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 1995000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 1995000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 1995000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 1995000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 1995000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 1995000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 1995000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 1995000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 1995000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 1995000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 1995000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 1995000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000001
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 1995000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 1995000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 1995000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 1995000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 1995000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 1995000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 1995000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 1995000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 1995000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 1995000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 1995000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 1995000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 1995000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 2025000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 2025000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 768, mbus_addr_array = 3f8c07092dc596faabd417225a4d1deb, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 2025000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 2025000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 2025000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 2025000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 2025000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 2025000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 2025000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 2025000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 2025000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 2025000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 2025000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 2025000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 2025000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 2025000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 2025000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 2025000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 2025000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 2025000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 2025000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 2025000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 2025000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 2025000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 2025000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 2025000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 2025000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 2025000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 2025000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 2025000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 2025000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 2025000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 2025000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 2025000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 2025000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 2025000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 2025000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 2025000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 2025000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 2025000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 2025000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 2025000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 2025000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 2025000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 2025000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 2025000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 2025000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 2025000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 2025000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 2025000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 2025000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 2025000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 2025000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 2055000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 2055000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 156, mbus_addr_array = b75d11e8c7c22ca2222cfbe46a1729fd, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 2055000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 2055000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 2055000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 2055000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 2055000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 2055000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 2055000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 2055000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 2055000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 2055000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 2055000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 2055000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 2055000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 2055000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 2055000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 2055000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 2055000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 2055000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 2055000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 2055000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 2055000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 2055000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 2055000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 2055000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 2055000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 2055000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 2055000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 2055000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 2055000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 2055000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 2055000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 2055000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 2055000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 2055000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 2055000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 2055000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 2055000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 2055000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 2055000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 2055000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 2055000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 2055000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 2055000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 2055000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 2055000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 2055000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 2055000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 2055000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 2055000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 2055000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 2055000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 2085000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 0
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 2085000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 85d, mbus_addr_array = 669ceabb0e3d905100610cec426d7d3d, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 2085000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 2085000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 2085000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 2085000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 2085000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 2085000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 2085000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 2085000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 2085000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 2085000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 2085000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 2085000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 2085000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 2085000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 2085000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 2085000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 2085000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 2085000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 2085000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 2085000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 2085000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 2085000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 2085000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 2085000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 2085000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 2085000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 2085000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 2085000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 2085000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 2085000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 2085000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 2085000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 2085000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 2085000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 2085000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 2085000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 2085000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 2085000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 2085000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 2085000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 2085000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 2085000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 2085000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 2085000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 2085000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 2085000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 2085000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 2085000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 2085000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 2085000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 2085000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 2115000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 2115000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 121, mbus_addr_array = fddc00b1bddec78bc7a6d0bc3c885ed7, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 2115000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 2115000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 2115000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 2115000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 2115000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 2115000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 2115000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 2115000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 2115000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 2115000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 2115000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 2115000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 2115000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 2115000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 2115000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 2115000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 2115000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 2115000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 2115000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 2115000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 2115000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 2115000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 2115000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 2115000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 2115000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 2115000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 2115000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 2115000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 2115000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 2115000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 2115000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 2115000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 2115000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 2115000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 2115000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 2115000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 2115000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 2115000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 58f4da17881
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 2115000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 2115000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000003
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 2115000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 2115000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 2115000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 2115000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 2115000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 2115000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 2115000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 2115000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 2115000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 2115000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 2115000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 2145000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 2145000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = b14, mbus_addr_array = b1bb558634d398d338c61156b7c37ab0, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 2145000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 2145000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 2145000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 2145000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 2145000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 2145000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 2145000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 2145000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 2145000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 2145000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 2145000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 2145000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 2145000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 2145000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 2145000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 2145000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 2145000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 2145000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 2145000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 2145000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 2145000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 2145000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 2145000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 2145000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 2145000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 2145000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 2145000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 2145000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 2145000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 2145000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 2145000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 2145000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 2145000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 2145000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 2145000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 2145000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 2145000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 2145000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 2145000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 2145000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 2145000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 2145000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 2145000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 2145000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 2145000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 2145000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 2145000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 2145000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 2145000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 2145000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 2145000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 2175000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 2175000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 718, mbus_addr_array = 0e612fbe5c7ceb22ba63f288952f7b5d, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 2175000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 2175000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 2175000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 2175000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 2175000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 2175000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 2175000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 2175000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 2175000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 2175000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 2175000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 2175000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 2175000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 2175000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 2175000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 2175000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 2175000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 2175000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 2175000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 2175000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 2175000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 2175000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 2175000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 2175000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 2175000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 2175000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 2175000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 2175000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 2175000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 2175000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 2175000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 2175000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 2175000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 2175000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 2175000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 2175000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 2175000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 2175000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 2175000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 2175000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 2175000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 2175000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 2175000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 2175000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 2175000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 2175000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 2175000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 2175000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 2175000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 2175000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 2175000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 2205000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 2205000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = fe1, mbus_addr_array = dcb6a0d50d65aece4dae95e133769592, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 2205000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 2205000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 2205000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 2205000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 2205000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 2205000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 2205000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 2205000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 2205000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 2205000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 2205000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 2205000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 2205000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 2205000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 2205000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 2205000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 2205000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 2205000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 2205000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 2205000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 2205000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 2205000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 2205000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 2205000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 2205000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 2205000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 2205000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 2205000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 2205000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 2205000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 2205000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 2205000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 2205000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 2205000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 2205000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 2205000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 2205000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 2205000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 2205000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 2205000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 2205000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 2205000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 2205000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 2205000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 2205000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 2205000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 2205000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 2205000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 2205000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 2205000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 2205000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 2235000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 0
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 2235000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = e05, mbus_addr_array = 15111da0414231a77bedd3118b7927d7, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 2235000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 2235000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 2235000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 2235000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 2235000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 2235000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 2235000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 2235000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 2235000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 2235000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 2235000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 2235000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 2235000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 2235000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 2235000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 2235000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 2235000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 2235000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 2235000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 2235000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 2235000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 2235000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 2235000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 2235000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 2235000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 2235000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 2235000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 2235000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 2235000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 2235000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 2235000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 2235000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 2235000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 2235000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 2235000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 2235000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 2235000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 2235000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 2235000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 2235000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 2235000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 2235000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 2235000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 2235000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 2235000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 2235000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 2235000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 2235000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 2235000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 2235000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 2235000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 2265000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 2265000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = c2b, mbus_addr_array = 7545387bc0ac60ddd17b56404159f67c, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 2265000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 2265000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 2265000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 2265000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 2265000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 2265000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 2265000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 2265000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 2265000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 2265000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 2265000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 2265000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 2265000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 2265000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 2265000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 2265000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 2265000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 2265000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 2265000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 2265000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 2265000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 2265000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 2265000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 2265000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 2265000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 2265000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 2265000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 2265000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 2265000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 2265000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 2265000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 2265000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 2265000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 2265000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 2265000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 2265000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 2265000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 2265000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 2265000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 2265000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 2265000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 2265000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 2265000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 2265000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 2265000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 2265000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 2265000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 2265000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 2265000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 2265000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 2265000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 2295000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 0
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 2295000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 9be, mbus_addr_array = 67cc7623021995074b177c7f31e3effa, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 2295000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 2295000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 2295000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 2295000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 2295000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 2295000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 2295000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 2295000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 2295000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 2295000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 2295000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 2295000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 2295000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 2295000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 2295000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 2295000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 2295000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 2295000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 2295000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 2295000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 2295000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 2295000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 2295000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 2295000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 2295000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 2295000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 2295000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 2295000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 2295000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 2295000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 2295000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 2295000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 2295000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 2295000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 2295000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 2295000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 2295000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 2295000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 2295000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 2295000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 2295000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 2295000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 2295000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 2295000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 2295000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 2295000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 2295000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 2295000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 2295000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 2295000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 2295000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 2325000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 0
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 2325000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 450, mbus_addr_array = c53ce0769edb464cafe45d60c001a7ef, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 2325000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 8, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 2325000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 2325000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 2325000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 2325000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 2325000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 2325000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 2325000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 2325000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 2325000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 2325000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 2325000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 2325000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 2325000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 2325000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 2325000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 2325000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 2325000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 2325000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 2325000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 2325000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 2325000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 2325000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 2325000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 2325000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 2325000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 2325000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 2325000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 2325000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 2325000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 2325000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 2325000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 2325000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 2325000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 2325000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 2325000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 2325000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 2325000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 2325000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 2325000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000003
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 2325000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 2325000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 2325000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 2325000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 2325000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 2325000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 2325000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 2325000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 2325000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 2325000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 2325000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 2355000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 2355000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = ff3, mbus_addr_array = bf505451fe0e49a56afd10db02a85764, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 2355000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 2355000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 2355000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 2355000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 2355000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 2355000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 2355000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 2355000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 2355000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 2355000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 2355000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 2355000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 2355000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 2355000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 2355000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 2355000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 2355000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 2355000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 2355000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 2355000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 2355000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 2355000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 2355000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 2355000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 2355000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 2355000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 2355000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 2355000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] 7
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 2355000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 2355000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 2355000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 2355000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 2355000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 2355000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 2355000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 2355000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 2355000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 2355000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 2355000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 2355000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000003
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 2355000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 2355000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 2355000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 2355000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 2355000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 2355000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 2355000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 2355000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 2355000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 2355000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 2355000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 2385000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 2385000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 022, mbus_addr_array = 6947d9e037d077fe6cf236d13e78e8b4, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 2385000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 2385000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 2385000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 2385000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 2385000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 2385000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 2385000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 2385000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 2385000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 2385000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 2385000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 2385000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 2385000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 2385000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 2385000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 2385000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 2385000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 2385000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 2385000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 2385000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 2385000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 2385000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 2385000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 2385000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 2385000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 2385000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 2385000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 2385000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 2385000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 2385000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 2385000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 2385000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 2385000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 2385000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 2385000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 2385000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 2385000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 2385000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 2385000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 2385000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 2385000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 2385000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 2385000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 2385000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 2385000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 2385000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 2385000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 2385000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 2385000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 2385000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 2385000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 2415000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 0
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 2415000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 7f7, mbus_addr_array = 9ce23772daa6a9f2f848551c54d961d4, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 2415000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 2415000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 2415000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 2415000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 2415000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 2415000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 2415000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 2415000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 2415000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 2415000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 2415000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 2415000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 2415000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 2415000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 2415000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 2415000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 2415000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 2415000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 2415000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 2415000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 2415000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 2415000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 2415000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 2415000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 2415000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 2415000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 2415000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 2415000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 2415000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 2415000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 2415000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 2415000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 2415000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 2415000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 2415000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 2415000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 2415000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 2415000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 2415000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 2415000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 2415000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 2415000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 2415000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 2415000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 2415000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 2415000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 2415000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 2415000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 2415000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 2415000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 2415000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 2445000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 0
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 2445000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 40b, mbus_addr_array = 8c00cdfe6adea3c46c711cb5189d7057, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 2445000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 8, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 2445000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 2445000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 2445000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 2445000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 2445000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 2445000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 2445000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 2445000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 2445000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 2445000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 2445000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 2445000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 2445000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 2445000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 2445000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 2445000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 2445000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 2445000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 2445000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 2445000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 2445000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 2445000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 2445000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 2445000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 2445000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 2445000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 2445000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 2445000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 2445000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 2445000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 2445000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 2445000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 2445000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 2445000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 2445000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 2445000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 2445000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 2445000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 2445000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000003
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 2445000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 2445000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 2445000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 2445000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 2445000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 2445000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 2445000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 2445000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 2445000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 2445000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 2445000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 2475000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 0
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 2475000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 5f8, mbus_addr_array = f3947a96085e161535174c5592f4cb15, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 2475000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 1, broad_fifo_wr = 1, broad_addr = 8c00cdfe, broad_type = 0, broad_cpu_id = 3, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 2475000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 2475000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 2475000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 2475000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 2475000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 2475000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 2475000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 2475000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 2475000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 2475000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 2475000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 2475000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 2475000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 2475000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 2475000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 2475000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 2475000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 2475000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 2475000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 2475000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 2475000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 2475000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 2475000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 2475000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 2475000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 2475000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 2475000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] 7
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 2475000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 2475000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 2475000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 2475000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 2475000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 2475000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 2475000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 2475000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 2475000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 2475000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 2475000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 2475000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000003
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 2475000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 2475000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 2475000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 2475000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 2475000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_ERROR ../tb_breq/scoreboard.sv(227) @ 2475000: uvm_test_top.env_h.scoreboard_h [BROAD_FIFO_WR] DUT BROAD_FIFO_WR : 1 SCOREBOARD BROAD_FIFO_WR : 0
# UVM_ERROR ../tb_breq/scoreboard.sv(231) @ 2475000: uvm_test_top.env_h.scoreboard_h [BROAD_ADDR] DUT BROAD_ADDR : 8c00cdfe SCOREBOARD BROAD_ADDR : 00000000
# UVM_ERROR ../tb_breq/scoreboard.sv(239) @ 2475000: uvm_test_top.env_h.scoreboard_h [BROAD_CPU_ID] DUT BROAD_CPU_ID : 3 SCOREBOARD BROAD_CPU_ID : 0
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 2475000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 2475000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 2475000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 2475000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 2475000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 2475000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 2505000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 2505000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = bc3, mbus_addr_array = 4a78b95fcaf85834134a9561b784423e, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 2505000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 2505000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 2505000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 2505000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 2505000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 2505000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 2505000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 2505000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 2505000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 2505000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 2505000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 2505000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 2505000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 2505000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 2505000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 2505000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 2505000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 2505000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 2505000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 2505000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 2505000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 2505000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 2505000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 3
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 2505000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 2505000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 2505000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 2505000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 2505000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] 6
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 2505000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 2505000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 2505000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 2505000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 2505000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 2
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 2505000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 2505000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 2505000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 2505000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 2505000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 2505000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 2505000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000003
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 2505000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 2505000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 2505000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 2505000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 2505000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 2505000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 2505000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 2505000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 2505000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 2505000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 2505000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 2535000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 0
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 2535000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 4d6, mbus_addr_array = dffc9c241448a003f760044f4477899c, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 2535000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 2535000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 2535000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 2535000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 2535000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 2535000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 2535000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 2535000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 2535000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 2535000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 2535000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 2535000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 2535000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 2535000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 2535000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 2535000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 2535000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 2535000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 2535000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 2535000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 2535000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 2535000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 2535000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 2535000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 2535000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 2535000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 2535000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 2535000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 2535000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 2535000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 2535000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 2535000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 2535000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 2535000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 2535000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 2535000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 2535000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 2535000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 2535000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 2535000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 2535000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 2535000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 2535000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 2535000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 2535000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 2535000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 2535000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 2535000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 2535000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 2535000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 2535000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 2565000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 2565000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = e88, mbus_addr_array = c2654c87f94656e2ef2a46bd51ee3d9d, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 2565000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 2565000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 2565000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 2565000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 2565000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 2565000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 2565000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 2565000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 2565000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 2565000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 2565000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 2565000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 2565000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 2565000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 2565000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 2565000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 2565000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 2565000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 2565000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 2565000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 2565000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 2565000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 2565000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 2565000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 2565000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 2565000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 2565000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 2565000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 2565000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 2565000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 2565000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 2565000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 2565000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 2565000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 2565000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 2565000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 2565000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 2565000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 2565000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000002
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 2565000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 2565000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 2565000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 2565000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 2565000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 2565000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 2565000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 2565000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 2565000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 2565000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 2565000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 2565000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 2595000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 0
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 2595000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = b52, mbus_addr_array = 60ecfd990a96852020aac36878c6f4ea, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 2595000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 2595000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 2595000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 2595000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 2595000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 2595000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 2595000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 2595000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 2595000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 2595000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 2595000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 2595000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 2595000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 2595000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 2595000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 2595000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 2595000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 2595000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 2595000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 2595000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 2595000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 2595000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 2595000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 2595000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 2595000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 2595000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 2595000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 2595000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 2595000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 2595000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 2595000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 2595000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 2595000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 2595000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 2595000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 2595000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 2595000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 2595000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 2595000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 2595000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 2595000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 2595000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 2595000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 2595000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 2595000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 2595000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 2595000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 2595000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 2595000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 2595000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 2595000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 2625000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 0
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 2625000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 794, mbus_addr_array = 708ee2e8b7b321b659b7618377aee44b, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 2625000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 2625000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 2625000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 2625000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 2625000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 2625000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 2625000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 2625000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 2625000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 2625000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 2625000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 2625000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 2625000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 2625000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 2625000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 2625000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 2625000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 2625000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 2625000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 2625000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 2625000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 2625000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 2625000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 2625000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 2625000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 2625000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 2625000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 2625000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 2625000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 2625000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 2625000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 2625000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 2625000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 2625000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 2625000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 2625000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 2625000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 2625000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 2625000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 2625000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 2625000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 2625000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 2625000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 2625000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 2625000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 2625000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 2625000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 2625000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 2625000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 2625000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 2625000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 2655000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 2655000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = f9a, mbus_addr_array = 3f9666842041c2d01d8096298320064b, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 2655000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 2655000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 2655000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 2655000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 2655000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 2655000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 2655000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 2655000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 2655000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 2655000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 2655000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 2655000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 2655000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 2655000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 2655000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 2655000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 2655000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 2655000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 2655000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 2655000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 2655000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 2655000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 2655000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 2655000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 2655000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 2655000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 2655000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 2655000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 2655000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 2655000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 2655000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 2655000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 2655000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 2655000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 2655000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 2655000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 2655000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 2655000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 2655000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 2655000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000003
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 2655000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 2655000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 2655000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 2655000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 2655000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 2655000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 2655000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 2655000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 2655000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 2655000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 2655000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 2685000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 2685000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = fa8, mbus_addr_array = 9b630d1b1cc732acf940b6da98de67a6, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 2685000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 2685000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 2685000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 2685000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 2685000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 2685000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 2685000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 2685000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 2685000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 2685000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 2685000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 2685000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 2685000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 2685000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 2685000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 2685000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 2685000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 2685000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 2685000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 2685000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 2685000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 2685000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 2685000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 2685000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 2685000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 2685000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 2685000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 2685000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 2685000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 2685000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 2685000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 2685000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 2685000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 2685000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 2685000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 2685000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 2685000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 2685000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 2685000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 2685000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 2685000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 2685000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 2685000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 2685000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 2685000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 2685000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 2685000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 2685000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 2685000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 2685000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 2685000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 2715000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 0
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 2715000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = e1f, mbus_addr_array = 4dfedc730413401d0fcabb49c17b368c, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 2715000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 2715000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 2715000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 2715000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 2715000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 2715000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 2715000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 2715000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 2715000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 2715000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 2715000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 2715000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 2715000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 2715000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 2715000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 2715000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 2715000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 2715000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 2715000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 2715000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 2715000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 2715000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 2715000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 2715000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 2715000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 2715000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 2715000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 2715000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 2715000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 2715000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 2715000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 2715000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 2715000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 2715000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 2715000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 2715000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 2715000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 2715000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 2715000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 2715000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 2715000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 2715000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 2715000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 2715000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 2715000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 2715000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 2715000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 2715000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 2715000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 2715000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 2715000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 2745000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 2745000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 4ed, mbus_addr_array = 22dbd72389935d94b94804f92106bd05, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 2745000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 2745000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 2745000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 2745000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 2745000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 2745000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 2745000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 2745000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 2745000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 2745000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 2745000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 2745000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 2745000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 2745000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 2745000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 2745000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 2745000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 2745000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 2745000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 2745000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 2745000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 2745000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 2745000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 2745000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 2745000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 2745000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 2745000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 2745000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 2745000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 2745000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 2745000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 2745000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 2745000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 2745000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 2745000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 2745000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 2745000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 2745000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000001
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 2745000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 2745000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 2745000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 2745000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 2745000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 2745000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 2745000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 2745000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 2745000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 2745000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 2745000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 2745000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 2745000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 2775000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 0
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 2775000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = e80, mbus_addr_array = 65cb20e2129ae2c6ea59ff88bd86aadf, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 2775000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 2775000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 2775000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 2775000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 2775000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 2775000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 2775000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 2775000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 2775000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 2775000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 2775000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 2775000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 2775000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 2775000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 2775000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 2775000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 2775000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 2775000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 2775000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 2775000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 2775000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 2775000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 2775000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 2775000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 2775000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 2775000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 2775000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 2775000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 2775000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 2775000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 2775000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 2775000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 2775000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 2775000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 2775000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 2775000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 2775000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 2775000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 2775000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 2775000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 2775000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 2775000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 2775000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 2775000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 2775000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 2775000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 2775000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 2775000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 2775000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 2775000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 2775000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 2805000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 0
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 2805000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = f9b, mbus_addr_array = 6bb7d56f6247f000456bad4a3cabeb73, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 2805000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 2805000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 2805000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 2805000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 2805000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 2805000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 2805000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 2805000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 2805000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 2805000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 2805000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 2805000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 2805000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 2805000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 2805000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 2805000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 2805000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 2805000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 2805000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 2805000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 2805000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 2805000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 2805000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 2805000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 2805000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 2805000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 2805000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 2805000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 2805000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 2805000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 2805000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 2805000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 2805000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 2805000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 2805000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 2805000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 2805000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 2805000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 2805000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 2805000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 2805000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 2805000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 2805000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 2805000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 2805000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 2805000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 2805000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 2805000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 2805000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 2805000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 2805000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 2835000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 2835000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = d25, mbus_addr_array = 95702944d779ab93ed6599729bb344d8, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 2835000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 2835000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 2835000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 2835000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 2835000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 2835000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 2835000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 2835000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 2835000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 2835000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 2835000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 2835000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 2835000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 2835000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 2835000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 2835000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 2835000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 2835000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 2835000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 2835000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 2835000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 2835000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 2835000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 2835000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 2835000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 2835000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 2835000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 2835000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 2835000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 2835000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 2835000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 2835000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 2835000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 2835000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 2835000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 2835000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 2835000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 2835000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 5dacb32e481
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 2835000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 2835000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 2835000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 2835000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 2835000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 2835000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 2835000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 2835000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 2835000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 2835000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 2835000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 2835000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 2835000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 2865000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 2865000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = aaf, mbus_addr_array = 6e3669dcc248600145ad5fc807fa41c9, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 2865000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 2865000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 2865000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 2865000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 2865000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 2865000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 2865000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 2865000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 2865000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 2865000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 2865000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 2865000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 2865000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 2865000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 2865000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 2865000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 2865000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 2865000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 2865000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 2865000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 2865000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 2865000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 2865000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 2865000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 2865000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 2865000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 2865000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 2865000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 2865000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 2865000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 2865000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 2865000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 2865000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 2865000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 2865000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 2865000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 2865000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 2865000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 2865000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 2865000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 2865000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 2865000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 2865000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 2865000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 2865000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 2865000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 2865000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 2865000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 2865000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 2865000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 2865000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 2895000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 0
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 2895000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 6e1, mbus_addr_array = 37bc06879802f09db1f9e418b73d50d4, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 2895000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 2895000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 2895000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 2895000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 2895000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 2895000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 2895000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 2895000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 2895000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 2895000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 2895000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 2895000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 2895000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 2895000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 2895000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 2895000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 2895000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 2895000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 2895000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 2895000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 2895000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 2895000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 2895000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 2895000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 2895000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 2895000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 2895000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 2895000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 2895000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 2895000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 2895000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 2895000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 2895000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 2895000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 2895000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 2895000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 2895000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 2895000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 2895000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 2895000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 2895000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 2895000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 2895000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 2895000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 2895000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 2895000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 2895000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 2895000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 2895000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 2895000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 2895000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 2925000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 0
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 2925000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 3b0, mbus_addr_array = 0c0961ab080c4e97d09cba0e417505f1, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 2925000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = e, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 2925000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 2925000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 2925000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 2925000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 2925000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 2925000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 2925000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 2925000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 2925000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 2925000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 2925000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 2925000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 2925000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 2925000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 2925000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 2925000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 2925000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 2925000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 2925000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 2925000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 2925000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 2925000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 2925000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 2925000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 2925000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 2925000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 2925000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 2925000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 2925000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 2925000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 2925000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 2925000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 2925000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 2925000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 2925000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 2925000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 2925000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000001
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 2925000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000002
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 2925000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000003
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 2925000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 2925000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 2925000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 2925000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 2925000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 2925000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 2925000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 2925000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 2925000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 2925000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 2925000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 2955000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 0
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 2955000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 89c, mbus_addr_array = 39c5fc19937c3d207eb34661ccddb7aa, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 2955000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 1, broad_addr = d09cba0e, broad_type = 0, broad_cpu_id = 1, broad_id = 02
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 2955000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 2955000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 2955000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 2955000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 2955000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 2955000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 2955000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 2955000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 2955000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 2955000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 2955000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 2955000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 2955000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 2955000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 2955000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 2955000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 2955000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 2955000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 2955000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 2955000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 2955000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 2955000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 2955000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 2955000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 2955000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 2955000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 2955000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] 1
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 2955000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 2955000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 2955000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 2955000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 2955000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 2955000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 2955000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 2955000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 2955000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 2955000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000001
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 2955000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000002
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 2955000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000003
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 2955000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 2955000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 2955000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 2955000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 2955000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_ERROR ../tb_breq/scoreboard.sv(227) @ 2955000: uvm_test_top.env_h.scoreboard_h [BROAD_FIFO_WR] DUT BROAD_FIFO_WR : 1 SCOREBOARD BROAD_FIFO_WR : 0
# UVM_ERROR ../tb_breq/scoreboard.sv(231) @ 2955000: uvm_test_top.env_h.scoreboard_h [BROAD_ADDR] DUT BROAD_ADDR : d09cba0e SCOREBOARD BROAD_ADDR : 00000000
# UVM_ERROR ../tb_breq/scoreboard.sv(239) @ 2955000: uvm_test_top.env_h.scoreboard_h [BROAD_CPU_ID] DUT BROAD_CPU_ID : 1 SCOREBOARD BROAD_CPU_ID : 0
# UVM_ERROR ../tb_breq/scoreboard.sv(243) @ 2955000: uvm_test_top.env_h.scoreboard_h [BROAD_ID] DUT BROAD_ID : 02 SCOREBOARD BROAD_ID : 00
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 2955000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 2955000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 2955000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 2955000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 2955000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 2955000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 2985000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 2985000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 2f8, mbus_addr_array = c8d7f49060f6d70fa490c93e2255df00, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 2985000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 2985000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 2985000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 2985000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 2985000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 2985000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 2985000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 2985000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 2985000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 2985000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 2985000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 2985000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 2985000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 2985000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 2985000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 2985000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 2985000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 2985000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 2985000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 2985000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 2985000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 2985000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 2985000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 2985000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 2985000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 2985000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 2985000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 2985000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] 1
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 2985000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 2985000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 2985000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 2985000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 2985000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 2985000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 3
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 2985000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 2985000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 3
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 2985000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 2985000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000001
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 2985000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000002
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 2985000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000003
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 2985000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 2985000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000005
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 2985000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 2985000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000007
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 2985000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 2985000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 2985000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 2985000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 2985000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 2985000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 2985000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 3015000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 3015000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 3e3, mbus_addr_array = b8b8c67539e5cf95c05c4737a7475eed, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 3015000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 3015000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 3015000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 3015000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 3015000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 3015000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 3015000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 3015000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 3015000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 3015000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 3015000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 3015000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 3015000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 3015000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 3015000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 3015000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 3015000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 3015000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 3015000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 3015000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 3015000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 3015000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 3015000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 3015000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 3015000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 3015000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 3015000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 3015000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 3015000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 3015000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 3015000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 3015000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 3015000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 3015000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 3015000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 3015000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 3015000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 3015000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 3015000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 3015000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 3015000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 3015000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 3015000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 3015000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 3015000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 3015000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 3015000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 3015000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 3015000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 3015000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 3015000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 3045000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 3045000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 342, mbus_addr_array = fb269b2c103d501a86c7e6cb6a44010a, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 3045000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 3045000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 3045000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 3045000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 3045000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 3045000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 3045000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 3045000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 3045000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 3045000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 3045000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 3045000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 3045000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 3045000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 3045000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 3045000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 3045000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 3045000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 3045000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 3045000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 3045000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 3045000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 3045000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 3045000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 3045000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 3045000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 3045000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 3045000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 3045000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 3045000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 3045000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 3045000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 3045000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 3045000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 3045000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 3045000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 3045000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 3045000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 3045000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 3045000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 3045000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 3045000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 3045000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 3045000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 3045000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 3045000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 3045000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 3045000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 3045000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 3045000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 3045000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 3075000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 0
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 3075000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 583, mbus_addr_array = 359df07a97b226896d61c0d18b90caa5, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 3075000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 3075000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 3075000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 3075000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 3075000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 3075000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 3075000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 3075000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 3075000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 3075000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 3075000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 3075000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 3075000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 3075000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 3075000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 3075000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 3075000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 3075000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 3075000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 3075000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 3075000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 3075000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 3075000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 3075000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 3075000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 3075000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 3075000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 3075000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 3075000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 3075000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 3075000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 3075000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 3075000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 3075000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 3075000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 3075000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 3075000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 3075000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 3075000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 3075000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 3075000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 3075000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 3075000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 3075000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 3075000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 3075000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 3075000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 3075000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 3075000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 3075000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 3075000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 3105000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 1
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 3105000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = fc1, mbus_addr_array = f51b6a8740123b5d45bbedd51a8a4e8f, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 3105000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 3105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 3105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 3105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 3105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 3105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 3105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 3105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 3105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 3105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 1
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 3105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 3105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 3105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 3105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 3105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 3105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 3105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 3105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 3105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 3105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 3105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 3105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 3105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 3105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 3105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 3105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 3105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 3105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 3105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 3105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 3105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 3105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 3105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 3105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 3105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 3105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 3105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 3105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 3105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 3105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 3105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 3105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 3105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 3105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(111) @ 3105000: uvm_test_top.env_h.scoreboard_h [IF] INSIDE_IF
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 3105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] 0
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 3105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 3105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 3105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 3105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 3105000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# 
# 
# 
# UVM_INFO ../tb_breq/scoreboard.sv(103) @ 3135000: uvm_test_top.env_h.scoreboard_h [RESET] Reset Value : 0
# UVM_INFO ../tb_breq/scoreboard.sv(104) @ 3135000: uvm_test_top.env_h.scoreboard_h [Input Transaction] mbus_cmd_array = 147, mbus_addr_array = 6c6bebbb1ca74912887fd67015ebc825, broad_fifo_status_full = 0
# UVM_INFO ../tb_breq/scoreboard.sv(105) @ 3135000: uvm_test_top.env_h.scoreboard_h [Output Transaction] mbus_ack_array = 0, broad_fifo_wr = 0, broad_addr = 00000000, broad_type = 0, broad_cpu_id = 0, broad_id = 00
# UVM_INFO ../tb_breq/scoreboard.sv(251) @ 3135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(252) @ 3135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(253) @ 3135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(254) @ 3135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(256) @ 3135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(257) @ 3135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(258) @ 3135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(259) @ 3135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD WR_PTR3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(261) @ 3135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(262) @ 3135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(263) @ 3135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(264) @ 3135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3_REG] 0
# UVM_INFO ../tb_breq/scoreboard.sv(663) @ 3135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(664) @ 3135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(665) @ 3135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(666) @ 3135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD ACK3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(667) @ 3135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(668) @ 3135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(669) @ 3135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(670) @ 3135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD FULL3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(671) @ 3135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD prev id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(672) @ 3135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD next id] 0
# UVM_INFO ../tb_breq/scoreboard.sv(673) @ 3135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY0] 1
# UVM_INFO ../tb_breq/scoreboard.sv(674) @ 3135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY1] 1
# UVM_INFO ../tb_breq/scoreboard.sv(675) @ 3135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY2] 1
# UVM_INFO ../tb_breq/scoreboard.sv(676) @ 3135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY3] 1
# UVM_INFO ../tb_breq/scoreboard.sv(677) @ 3135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD EMPTY BREQ] f
# UVM_INFO ../tb_breq/scoreboard.sv(678) @ 3135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(679) @ 3135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(680) @ 3135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(681) @ 3135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD RD3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(682) @ 3135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID0] 0
# UVM_INFO ../tb_breq/scoreboard.sv(683) @ 3135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID1] 0
# UVM_INFO ../tb_breq/scoreboard.sv(684) @ 3135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID2] 0
# UVM_INFO ../tb_breq/scoreboard.sv(685) @ 3135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD VALID3] 0
# UVM_INFO ../tb_breq/scoreboard.sv(686) @ 3135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(687) @ 3135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(688) @ 3135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(689) @ 3135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(690) @ 3135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA0] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(691) @ 3135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA1] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(692) @ 3135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA2] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(693) @ 3135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD CPU DATA3] 00000000000
# UVM_INFO ../tb_breq/scoreboard.sv(157) @ 3135000: uvm_test_top.env_h.scoreboard_h [ELSE] INSIDE_ELSE
# UVM_INFO ../tb_breq/scoreboard.sv(204) @ 3135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_ACK_ARRAY] x
# UVM_INFO ../tb_breq/scoreboard.sv(205) @ 3135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BRAOD_FIFO_WR] 0
# UVM_INFO ../tb_breq/scoreboard.sv(206) @ 3135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ADDR] 00000000
# UVM_INFO ../tb_breq/scoreboard.sv(207) @ 3135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_TYPE] 0
# UVM_INFO ../tb_breq/scoreboard.sv(208) @ 3135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD MBUS_CPU_ID] 0
# UVM_INFO ../tb_breq/scoreboard.sv(209) @ 3135000: uvm_test_top.env_h.scoreboard_h [SCOREBOARD BROAD_ID] 00
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 3135000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO : 5569
# UVM_WARNING :    0
# UVM_ERROR :   20
# UVM_FATAL :    0
# ** Report counts by id
# [BROAD_ADDR]     5
# [BROAD_CPU_ID]     4
# [BROAD_FIFO_WR]     4
# [BROAD_ID]     7
# [ELSE]    52
# [IF]    53
# [Input Transaction]   105
# [Output Transaction]   105
# [Questa UVM]     2
# [RESET]   105
# [RNTST]     1
# [SCOREBOARD ACK0]   105
# [SCOREBOARD ACK0_REG]   105
# [SCOREBOARD ACK1]   105
# [SCOREBOARD ACK1_REG]   105
# [SCOREBOARD ACK2]   105
# [SCOREBOARD ACK2_REG]   105
# [SCOREBOARD ACK3]   105
# [SCOREBOARD ACK3_REG]   105
# [SCOREBOARD BRAOD_FIFO_WR]   105
# [SCOREBOARD BROAD_ADDR]   105
# [SCOREBOARD BROAD_ID]   105
# [SCOREBOARD BROAD_TYPE]   105
# [SCOREBOARD CPU DATA0]   210
# [SCOREBOARD CPU DATA1]   210
# [SCOREBOARD CPU DATA2]   210
# [SCOREBOARD CPU DATA3]   210
# [SCOREBOARD EMPTY BREQ]   105
# [SCOREBOARD EMPTY0]   105
# [SCOREBOARD EMPTY1]   105
# [SCOREBOARD EMPTY2]   105
# [SCOREBOARD EMPTY3]   105
# [SCOREBOARD FULL0]   105
# [SCOREBOARD FULL1]   105
# [SCOREBOARD FULL2]   105
# [SCOREBOARD FULL3]   105
# [SCOREBOARD MBUS_ACK_ARRAY]   105
# [SCOREBOARD MBUS_CPU_ID]   105
# [SCOREBOARD RD0]   105
# [SCOREBOARD RD1]   105
# [SCOREBOARD RD2]   105
# [SCOREBOARD RD3]   105
# [SCOREBOARD RD_PTR0_REG]   105
# [SCOREBOARD RD_PTR1_REG]   105
# [SCOREBOARD RD_PTR2_REG]   105
# [SCOREBOARD RD_PTR3_REG]   105
# [SCOREBOARD VALID0]   105
# [SCOREBOARD VALID1]   105
# [SCOREBOARD VALID2]   105
# [SCOREBOARD VALID3]   105
# [SCOREBOARD WR_PTR0_REG]   105
# [SCOREBOARD WR_PTR1_REG]   105
# [SCOREBOARD WR_PTR2_REG]   105
# [SCOREBOARD WR_PTR3_REG]   105
# [SCOREBOARD next id]   105
# [SCOREBOARD prev id]   105
# [TEST_DONE]     1
# ** Note: $finish    : /misc/linuxws/packages/mentor_2015/modelsim/modeltech/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 3135 ns  Iteration: 70  Instance: /testbench
# End time: 04:40:27 on Apr 30,2018, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
