INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:32:37 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.200ns  (clk rise@7.200ns - clk rise@0.000ns)
  Data Path Delay:        6.562ns  (logic 1.967ns (29.976%)  route 4.595ns (70.024%))
  Logic Levels:           18  (CARRY4=6 LUT3=3 LUT4=3 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.683 - 7.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1535, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X8Y123         FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y123         FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/Q
                         net (fo=47, routed)          0.428     1.190    lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q
    SLICE_X9Y122         LUT4 (Prop_lut4_I0_O)        0.043     1.233 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8/O
                         net (fo=1, routed)           0.000     1.233    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.484 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.484    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.533 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.533    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X9Y124         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     1.640 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/O[2]
                         net (fo=10, routed)          0.298     1.938    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_5
    SLICE_X10Y123        LUT3 (Prop_lut3_I0_O)        0.118     2.056 r  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_10/O
                         net (fo=33, routed)          0.519     2.575    lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_10_n_0
    SLICE_X6Y126         LUT6 (Prop_lut6_I5_O)        0.043     2.618 r  lsq1/handshake_lsq_lsq1_core/dataReg[17]_i_3/O
                         net (fo=2, routed)           0.343     2.960    lsq1/handshake_lsq_lsq1_core/dataReg[17]_i_3_n_0
    SLICE_X7Y126         LUT5 (Prop_lut5_I4_O)        0.043     3.003 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_14/O
                         net (fo=7, routed)           0.464     3.468    lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_14_n_0
    SLICE_X15Y125        LUT4 (Prop_lut4_I2_O)        0.043     3.511 r  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_10/O
                         net (fo=2, routed)           0.325     3.835    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_10_n_0
    SLICE_X15Y125        LUT5 (Prop_lut5_I4_O)        0.043     3.878 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_32/O
                         net (fo=1, routed)           0.379     4.258    lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_32_n_0
    SLICE_X13Y127        LUT5 (Prop_lut5_I2_O)        0.043     4.301 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_10/O
                         net (fo=4, routed)           0.340     4.640    lsq1/handshake_lsq_lsq1_core/dataReg_reg[22]
    SLICE_X12Y126        LUT3 (Prop_lut3_I0_O)        0.043     4.683 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     4.683    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X12Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     4.856 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.856    addf0/operator/ltOp_carry__2_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     4.978 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=89, routed)          0.198     5.177    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X11Y127        LUT6 (Prop_lut6_I5_O)        0.127     5.304 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.270     5.573    addf0/operator/p_1_in[0]
    SLICE_X11Y128        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.261     5.834 r  addf0/operator/_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.459     6.293    addf0/operator/RightShifterComponent/O[1]
    SLICE_X11Y130        LUT4 (Prop_lut4_I0_O)        0.118     6.411 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.093     6.504    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]
    SLICE_X11Y130        LUT5 (Prop_lut5_I0_O)        0.043     6.547 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.105     6.652    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X11Y130        LUT3 (Prop_lut3_I1_O)        0.043     6.695 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.375     7.070    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X11Y128        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.200     7.200 r  
                                                      0.000     7.200 r  clk (IN)
                         net (fo=1535, unset)         0.483     7.683    addf0/operator/RightShifterComponent/clk
    SLICE_X11Y128        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[18]/C
                         clock pessimism              0.000     7.683    
                         clock uncertainty           -0.035     7.647    
    SLICE_X11Y128        FDRE (Setup_fdre_C_R)       -0.295     7.352    addf0/operator/RightShifterComponent/level4_c1_reg[18]
  -------------------------------------------------------------------
                         required time                          7.352    
                         arrival time                          -7.070    
  -------------------------------------------------------------------
                         slack                                  0.282    




