

================================================================
== Vitis HLS Report for 'galois_multiplication'
================================================================
* Date:           Wed Apr 17 16:01:49 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AES_Power_Monitor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.992 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.99>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%b_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %b"   --->   Operation 2 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%a_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %a"   --->   Operation 3 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns) (grouped into LUT with out node xor_ln319_1)   --->   "%empty = trunc i4 %b_read"   --->   Operation 4 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns) (grouped into LUT with out node xor_ln319_1)   --->   "%p = select i1 %empty, i8 %a_read, i8 0" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:319]   --->   Operation 5 'select' 'p' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shl_ln322 = shl i8 %a_read, i8 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:322]   --->   Operation 6 'shl' 'shl_ln322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns) (grouped into LUT with out node select_ln323)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %a_read, i32 7" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:323]   --->   Operation 7 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns) (grouped into LUT with out node select_ln323)   --->   "%xor_ln324 = xor i8 %shl_ln322, i8 27" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:324]   --->   Operation 8 'xor' 'xor_ln324' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln323 = select i1 %tmp, i8 %xor_ln324, i8 %shl_ln322" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:323]   --->   Operation 9 'select' 'select_ln323' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node xor_ln319_1)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %b_read, i32 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:319]   --->   Operation 10 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node xor_ln319_1)   --->   "%select_ln319 = select i1 %tmp_1, i8 %select_ln323, i8 0" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:319]   --->   Operation 11 'select' 'select_ln319' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%shl_ln322_1 = shl i8 %select_ln323, i8 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:322]   --->   Operation 12 'shl' 'shl_ln322_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node select_ln323_1)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln323, i32 7" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:323]   --->   Operation 13 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node select_ln323_1)   --->   "%xor_ln324_1 = xor i8 %shl_ln322_1, i8 27" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:324]   --->   Operation 14 'xor' 'xor_ln324_1' <Predicate = (tmp_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln323_1 = select i1 %tmp_2, i8 %xor_ln324_1, i8 %shl_ln322_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:323]   --->   Operation 15 'select' 'select_ln323_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node xor_ln319_1)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %b_read, i32 2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:319]   --->   Operation 16 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node xor_ln319_1)   --->   "%select_ln319_1 = select i1 %tmp_3, i8 %select_ln323_1, i8 0" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:319]   --->   Operation 17 'select' 'select_ln319_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln322_2 = shl i8 %select_ln323_1, i8 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:322]   --->   Operation 18 'shl' 'shl_ln322_2' <Predicate = (tmp_5)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node p_2)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln323_1, i32 7" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:323]   --->   Operation 19 'bitselect' 'tmp_4' <Predicate = (tmp_5)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node p_2)   --->   "%xor_ln324_2 = xor i8 %shl_ln322_2, i8 27" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:324]   --->   Operation 20 'xor' 'xor_ln324_2' <Predicate = (tmp_4 & tmp_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node p_2)   --->   "%select_ln323_2 = select i1 %tmp_4, i8 %xor_ln324_2, i8 %shl_ln322_2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:323]   --->   Operation 21 'select' 'select_ln323_2' <Predicate = (tmp_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node p_2)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %b_read, i32 3" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:319]   --->   Operation 22 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node p_2)   --->   "%select_ln319_2 = select i1 %tmp_5, i8 %select_ln323_2, i8 0" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:319]   --->   Operation 23 'select' 'select_ln319_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node xor_ln319_1)   --->   "%xor_ln319 = xor i8 %select_ln319, i8 %select_ln319_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:319]   --->   Operation 24 'xor' 'xor_ln319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.24ns) (out node of the LUT)   --->   "%xor_ln319_1 = xor i8 %xor_ln319, i8 %p" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:319]   --->   Operation 25 'xor' 'xor_ln319_1' <Predicate = true> <Delay = 1.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.24ns) (out node of the LUT)   --->   "%p_2 = xor i8 %select_ln319_2, i8 %xor_ln319_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:319]   --->   Operation 26 'xor' 'p_2' <Predicate = true> <Delay = 1.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln327 = ret i8 %p_2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:327]   --->   Operation 27 'ret' 'ret_ln327' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.99ns
The critical path consists of the following:
	wire read operation ('a') on port 'a' [4]  (0 ns)
	'select' operation ('a', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:323) [10]  (1.25 ns)
	'shl' operation ('a', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:322) [13]  (0 ns)
	'select' operation ('a', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:323) [16]  (1.25 ns)
	'select' operation ('select_ln319_1', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:319) [18]  (0 ns)
	'xor' operation ('xor_ln319', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:319) [25]  (0 ns)
	'xor' operation ('xor_ln319_1', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:319) [26]  (1.25 ns)
	'xor' operation ('p_2', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:319) [27]  (1.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
