Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinal/SEProjetoFinal.qsys --block-symbol-file --output-directory=/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinal/SEProjetoFinal --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading SEProjetoFinal/SEProjetoFinal.qsys
Progress: Reading input file
Progress: Adding CPU0 [altera_nios2_gen2 21.1]
Progress: Parameterizing module CPU0
Progress: Adding CPU1 [altera_nios2_gen2 21.1]
Progress: Parameterizing module CPU1
Progress: Adding CPU2 [altera_nios2_gen2 21.1]
Progress: Parameterizing module CPU2
Progress: Adding CPU3 [altera_nios2_gen2 21.1]
Progress: Parameterizing module CPU3
Progress: Adding DEBUG [altera_avalon_jtag_uart 21.1]
Progress: Parameterizing module DEBUG
Progress: Adding SRAM [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module SRAM
Progress: Adding clk_0 [clock_source 21.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SEProjetoFinal.DEBUG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: SEProjetoFinal.DEBUG: DEBUG.avalon_jtag_slave must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinal/SEProjetoFinal.qsys --synthesis=VERILOG --output-directory=/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinal/SEProjetoFinal/synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading SEProjetoFinal/SEProjetoFinal.qsys
Progress: Reading input file
Progress: Adding CPU0 [altera_nios2_gen2 21.1]
Progress: Parameterizing module CPU0
Progress: Adding CPU1 [altera_nios2_gen2 21.1]
Progress: Parameterizing module CPU1
Progress: Adding CPU2 [altera_nios2_gen2 21.1]
Progress: Parameterizing module CPU2
Progress: Adding CPU3 [altera_nios2_gen2 21.1]
Progress: Parameterizing module CPU3
Progress: Adding DEBUG [altera_avalon_jtag_uart 21.1]
Progress: Parameterizing module DEBUG
Progress: Adding SRAM [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module SRAM
Progress: Adding clk_0 [clock_source 21.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SEProjetoFinal.DEBUG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: SEProjetoFinal.DEBUG: DEBUG.avalon_jtag_slave must be connected to an Avalon-MM master
Info: SEProjetoFinal: Generating SEProjetoFinal "SEProjetoFinal" for QUARTUS_SYNTH
Info: CPU0: "SEProjetoFinal" instantiated altera_nios2_gen2 "CPU0"
Info: CPU1: "SEProjetoFinal" instantiated altera_nios2_gen2 "CPU1"
Info: CPU2: "SEProjetoFinal" instantiated altera_nios2_gen2 "CPU2"
Info: CPU3: "SEProjetoFinal" instantiated altera_nios2_gen2 "CPU3"
Info: DEBUG: Starting RTL generation for module 'SEProjetoFinal_DEBUG'
Info: DEBUG:   Generation command is [exec /home/allan/intelFPGA_lite/21.1/quartus/linux64/perl/bin/perl -I /home/allan/intelFPGA_lite/21.1/quartus/linux64/perl/lib -I /home/allan/intelFPGA_lite/21.1/quartus/sopc_builder/bin/europa -I /home/allan/intelFPGA_lite/21.1/quartus/sopc_builder/bin -I /home/allan/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/allan/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/allan/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=SEProjetoFinal_DEBUG --dir=/tmp/alt9898_407113861043901712.dir/0002_DEBUG_gen/ --quartus_dir=/home/allan/intelFPGA_lite/21.1/quartus --verilog --config=/tmp/alt9898_407113861043901712.dir/0002_DEBUG_gen//SEProjetoFinal_DEBUG_component_configuration.pl  --do_build_sim=0  ]
Info: DEBUG: Done RTL generation for module 'SEProjetoFinal_DEBUG'
Info: DEBUG: "SEProjetoFinal" instantiated altera_avalon_jtag_uart "DEBUG"
Info: SRAM: Starting RTL generation for module 'SEProjetoFinal_SRAM'
Info: SRAM:   Generation command is [exec /home/allan/intelFPGA_lite/21.1/quartus/linux64/perl/bin/perl -I /home/allan/intelFPGA_lite/21.1/quartus/linux64/perl/lib -I /home/allan/intelFPGA_lite/21.1/quartus/sopc_builder/bin/europa -I /home/allan/intelFPGA_lite/21.1/quartus/sopc_builder/bin -I /home/allan/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/allan/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/allan/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SEProjetoFinal_SRAM --dir=/tmp/alt9898_407113861043901712.dir/0003_SRAM_gen/ --quartus_dir=/home/allan/intelFPGA_lite/21.1/quartus --verilog --config=/tmp/alt9898_407113861043901712.dir/0003_SRAM_gen//SEProjetoFinal_SRAM_component_configuration.pl  --do_build_sim=0  ]
Info: SRAM: Done RTL generation for module 'SEProjetoFinal_SRAM'
Info: SRAM: "SEProjetoFinal" instantiated altera_avalon_onchip_memory2 "SRAM"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "SEProjetoFinal" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "SEProjetoFinal" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "SEProjetoFinal" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "SEProjetoFinal" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'SEProjetoFinal_CPU0_cpu'
Info: cpu:   Generation command is [exec /home/allan/intelFPGA_lite/21.1/quartus/linux64//perl/bin/perl -I /home/allan/intelFPGA_lite/21.1/quartus/linux64//perl/lib -I /home/allan/intelFPGA_lite/21.1/quartus/sopc_builder/bin/europa -I /home/allan/intelFPGA_lite/21.1/quartus/sopc_builder/bin -I /home/allan/intelFPGA_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/allan/intelFPGA_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/allan/intelFPGA_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/allan/intelFPGA_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/allan/intelFPGA_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=SEProjetoFinal_CPU0_cpu --dir=/tmp/alt9898_407113861043901712.dir/0007_cpu_gen/ --quartus_bindir=/home/allan/intelFPGA_lite/21.1/quartus/linux64/ --verilog --config=/tmp/alt9898_407113861043901712.dir/0007_cpu_gen//SEProjetoFinal_CPU0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.06.24 10:53:41 (*) Starting Nios II generation
Info: cpu: # 2024.06.24 10:53:41 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.06.24 10:53:41 (*)   Creating all objects for CPU
Info: cpu: # 2024.06.24 10:53:41 (*)     Testbench
Info: cpu: # 2024.06.24 10:53:41 (*)     Instruction decoding
Info: cpu: # 2024.06.24 10:53:41 (*)       Instruction fields
Info: cpu: # 2024.06.24 10:53:41 (*)       Instruction decodes
Info: cpu: # 2024.06.24 10:53:41 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2024.06.24 10:53:41 (*)       Instruction controls
Info: cpu: # 2024.06.24 10:53:41 (*)     Pipeline frontend
Info: cpu: # 2024.06.24 10:53:41 (*)     Pipeline backend
Info: cpu: # 2024.06.24 10:53:42 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.06.24 10:53:42 (*)   Creating plain-text RTL
Info: cpu: # 2024.06.24 10:53:43 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'SEProjetoFinal_CPU0_cpu'
Info: cpu: "CPU0" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu: Starting RTL generation for module 'SEProjetoFinal_CPU1_cpu'
Info: cpu:   Generation command is [exec /home/allan/intelFPGA_lite/21.1/quartus/linux64//perl/bin/perl -I /home/allan/intelFPGA_lite/21.1/quartus/linux64//perl/lib -I /home/allan/intelFPGA_lite/21.1/quartus/sopc_builder/bin/europa -I /home/allan/intelFPGA_lite/21.1/quartus/sopc_builder/bin -I /home/allan/intelFPGA_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/allan/intelFPGA_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/allan/intelFPGA_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/allan/intelFPGA_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/allan/intelFPGA_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=SEProjetoFinal_CPU1_cpu --dir=/tmp/alt9898_407113861043901712.dir/0008_cpu_gen/ --quartus_bindir=/home/allan/intelFPGA_lite/21.1/quartus/linux64/ --verilog --config=/tmp/alt9898_407113861043901712.dir/0008_cpu_gen//SEProjetoFinal_CPU1_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.06.24 10:53:44 (*) Starting Nios II generation
Info: cpu: # 2024.06.24 10:53:44 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.06.24 10:53:44 (*)   Creating all objects for CPU
Info: cpu: # 2024.06.24 10:53:44 (*)     Testbench
Info: cpu: # 2024.06.24 10:53:44 (*)     Instruction decoding
Info: cpu: # 2024.06.24 10:53:44 (*)       Instruction fields
Info: cpu: # 2024.06.24 10:53:44 (*)       Instruction decodes
Info: cpu: # 2024.06.24 10:53:44 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2024.06.24 10:53:44 (*)       Instruction controls
Info: cpu: # 2024.06.24 10:53:44 (*)     Pipeline frontend
Info: cpu: # 2024.06.24 10:53:44 (*)     Pipeline backend
Info: cpu: # 2024.06.24 10:53:46 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.06.24 10:53:46 (*)   Creating plain-text RTL
Info: cpu: # 2024.06.24 10:53:47 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'SEProjetoFinal_CPU1_cpu'
Info: cpu: "CPU1" instantiated altera_nios2_gen2_unit "cpu"
Info: Reusing file /home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinal/SEProjetoFinal/synthesis/submodules/altera_nios2_gen2_rtl_module.sv
Info: Reusing file /home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinal/SEProjetoFinal/synthesis/submodules/altera_nios2_gen2_rtl_module.ocp
Info: cpu: Starting RTL generation for module 'SEProjetoFinal_CPU2_cpu'
Info: cpu:   Generation command is [exec /home/allan/intelFPGA_lite/21.1/quartus/linux64//perl/bin/perl -I /home/allan/intelFPGA_lite/21.1/quartus/linux64//perl/lib -I /home/allan/intelFPGA_lite/21.1/quartus/sopc_builder/bin/europa -I /home/allan/intelFPGA_lite/21.1/quartus/sopc_builder/bin -I /home/allan/intelFPGA_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/allan/intelFPGA_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/allan/intelFPGA_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/allan/intelFPGA_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/allan/intelFPGA_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=SEProjetoFinal_CPU2_cpu --dir=/tmp/alt9898_407113861043901712.dir/0009_cpu_gen/ --quartus_bindir=/home/allan/intelFPGA_lite/21.1/quartus/linux64/ --verilog --config=/tmp/alt9898_407113861043901712.dir/0009_cpu_gen//SEProjetoFinal_CPU2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.06.24 10:53:47 (*) Starting Nios II generation
Info: cpu: # 2024.06.24 10:53:47 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.06.24 10:53:47 (*)   Creating all objects for CPU
Info: cpu: # 2024.06.24 10:53:47 (*)     Testbench
Info: cpu: # 2024.06.24 10:53:47 (*)     Instruction decoding
Info: cpu: # 2024.06.24 10:53:47 (*)       Instruction fields
Info: cpu: # 2024.06.24 10:53:47 (*)       Instruction decodes
Info: cpu: # 2024.06.24 10:53:48 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2024.06.24 10:53:48 (*)       Instruction controls
Info: cpu: # 2024.06.24 10:53:48 (*)     Pipeline frontend
Info: cpu: # 2024.06.24 10:53:48 (*)     Pipeline backend
Info: cpu: # 2024.06.24 10:53:49 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.06.24 10:53:49 (*)   Creating plain-text RTL
Info: cpu: # 2024.06.24 10:53:50 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'SEProjetoFinal_CPU2_cpu'
Info: cpu: "CPU2" instantiated altera_nios2_gen2_unit "cpu"
Info: Reusing file /home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinal/SEProjetoFinal/synthesis/submodules/altera_nios2_gen2_rtl_module.sv
Info: Reusing file /home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinal/SEProjetoFinal/synthesis/submodules/altera_nios2_gen2_rtl_module.ocp
Info: cpu: Starting RTL generation for module 'SEProjetoFinal_CPU3_cpu'
Info: cpu:   Generation command is [exec /home/allan/intelFPGA_lite/21.1/quartus/linux64//perl/bin/perl -I /home/allan/intelFPGA_lite/21.1/quartus/linux64//perl/lib -I /home/allan/intelFPGA_lite/21.1/quartus/sopc_builder/bin/europa -I /home/allan/intelFPGA_lite/21.1/quartus/sopc_builder/bin -I /home/allan/intelFPGA_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/allan/intelFPGA_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/allan/intelFPGA_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/allan/intelFPGA_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/allan/intelFPGA_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=SEProjetoFinal_CPU3_cpu --dir=/tmp/alt9898_407113861043901712.dir/0010_cpu_gen/ --quartus_bindir=/home/allan/intelFPGA_lite/21.1/quartus/linux64/ --verilog --config=/tmp/alt9898_407113861043901712.dir/0010_cpu_gen//SEProjetoFinal_CPU3_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.06.24 10:53:50 (*) Starting Nios II generation
Info: cpu: # 2024.06.24 10:53:50 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.06.24 10:53:50 (*)   Creating all objects for CPU
Info: cpu: # 2024.06.24 10:53:50 (*)     Testbench
Info: cpu: # 2024.06.24 10:53:51 (*)     Instruction decoding
Info: cpu: # 2024.06.24 10:53:51 (*)       Instruction fields
Info: cpu: # 2024.06.24 10:53:51 (*)       Instruction decodes
Info: cpu: # 2024.06.24 10:53:51 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2024.06.24 10:53:51 (*)       Instruction controls
Info: cpu: # 2024.06.24 10:53:51 (*)     Pipeline frontend
Info: cpu: # 2024.06.24 10:53:51 (*)     Pipeline backend
Info: cpu: # 2024.06.24 10:53:53 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.06.24 10:53:53 (*)   Creating plain-text RTL
Info: cpu: # 2024.06.24 10:53:54 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'SEProjetoFinal_CPU3_cpu'
Info: cpu: "CPU3" instantiated altera_nios2_gen2_unit "cpu"
Info: Reusing file /home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinal/SEProjetoFinal/synthesis/submodules/altera_nios2_gen2_rtl_module.sv
Info: Reusing file /home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinal/SEProjetoFinal/synthesis/submodules/altera_nios2_gen2_rtl_module.ocp
Info: CPU0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "CPU0_data_master_translator"
Info: CPU0_debug_mem_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "CPU0_debug_mem_slave_translator"
Info: CPU0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "CPU0_data_master_agent"
Info: CPU0_debug_mem_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "CPU0_debug_mem_slave_agent"
Info: CPU0_debug_mem_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "CPU0_debug_mem_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: router_010: "mm_interconnect_0" instantiated altera_merlin_router "router_010"
Info: router_011: "mm_interconnect_0" instantiated altera_merlin_router "router_011"
Info: router_012: "mm_interconnect_0" instantiated altera_merlin_router "router_012"
Info: CPU0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "CPU0_data_master_limiter"
Info: Reusing file /home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinal/SEProjetoFinal/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinal/SEProjetoFinal/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinal/SEProjetoFinal/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: SEProjetoFinal: Done "SEProjetoFinal" with 38 modules, 95 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
