$date
	Sun Oct 23 04:03:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#377227
b1001 !
1"
#377230
b1001 &
b1001 %
1$
#377231
0"
#377234
b11100 &
b11100 %
#377238
b1110 &
b1110 %
#377242
b111 &
b111 %
#377246
b10110 &
b10110 %
#377250
b1011 &
b1011 %
#377254
b100010 &
b100010 %
#377258
b10001 &
b10001 %
#377262
b110100 &
b110100 %
#377266
b11010 &
b11010 %
#377270
b1101 &
b1101 %
#377274
b101000 &
b101000 %
#377278
b10100 &
b10100 %
#377282
b1010 &
b1010 %
#377286
b101 &
b101 %
#377290
b10000 &
b10000 %
#377294
b1000 &
b1000 %
#377298
b100 &
b100 %
#377302
b10 &
b10 %
#377306
b1 &
b1 %
1#
#377310
b0 &
0#
b0 %
0$
#1429512
b11 !
1"
#1429514
b11 &
b11 %
1$
#1429515
0"
#1429518
b1010 &
b1010 %
#1429522
b101 &
b101 %
#1429526
b10000 &
b10000 %
#1429530
b1000 &
b1000 %
#1429534
b100 &
b100 %
#1429538
b10 &
b10 %
#1429542
b1 &
1#
b1 %
#1429546
b0 &
b0 %
0#
0$
#2434470
b1000 &
b1000 %
1$
b1000 !
1"
#2434471
0"
#2434474
b100 &
b100 %
#2434478
b10 &
b10 %
#2434482
b1 &
b1 %
1#
#2434486
b0 &
0#
b0 %
0$
#4500012
