<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0"/>
  <title>Keerthana M | VLSI Design & Verification</title>
  <style>
    body {
      margin: 0;
      font-family: 'Segoe UI', sans-serif;
      background-color: #121212;
      color: #f1f1f1;
    }
    header {
      background: #1e1e1e;
      padding: 40px 20px;
      text-align: center;
    }
    header h1 {
      margin: 0;
      font-size: 2.5em;
      color: #00bcd4;
    }
    header p {
      margin-top: 10px;
      font-size: 1.2em;
      color: #ccc;
    }
    section {
      padding: 40px 20px;
      max-width: 900px;
      margin: auto;
    }
    h2 {
      color: #00bcd4;
      border-bottom: 1px solid #444;
      padding-bottom: 8px;
    }
    .skills span {
      display: inline-block;
      background: #333;
      margin: 5px;
      padding: 8px 14px;
      border-radius: 20px;
      font-size: 0.9em;
    }
    .project {
      margin-bottom: 30px;
    }
    .project h3 {
      margin-bottom: 5px;
      color: #f9f9f9;
    }
    ul {
      margin-top: 0;
      margin-bottom: 20px;
      padding-left: 20px;
    }
    a {
      color: #4dd0e1;
      text-decoration: none;
    }
    a:hover {
      text-decoration: underline;
    }
    footer {
      text-align: center;
      padding: 30px 10px;
      background: #1e1e1e;
      color: #777;
    }
  </style>
</head>
<body>

  <header>
    <h1>Keerthana Mallemala</h1>
    <p>VLSI Design & Verification | Entry-Level Engineer</p>
  </header>

  <section>
    <h2>About Me</h2>
    <p>
      I'm an aspiring VLSI Design Verification Engineer with hands-on training in Verilog, SystemVerilog, and UVM, gained through the TASK program. I have experience developing reusable testbenches, writing assertions, and using Synopsys tools like VCS and Verdi for RTL simulation and debugging. I'm passionate about verifying reliable digital designs and continuously improving my skills in modern verification methodologies.
    </p>
  </section>

  <section>
    <h2>Skills</h2>
    <div class="skills">
      <span>Verilog</span>
      <span>SystemVerilog</span>
      <span>UVM</span>
      <span>RTL Design</span>
      <span>VCS</span>
      <span>Verdi</span>
      <span>SpyGlass</span>
      <span>Assertions</span>
      <span>Constrained Random Testing</span>
      <span>Functional Coverage</span>
      <span>C</span>
      <span>C++</span>
    </div>
  </section>

  <section>
    <h2>Training</h2>
    <p>
      <strong>VLSI Design & Verification Trainee</strong><br>
      <em>Trust for Advanced Skills (TASK), Hyderabad</em><br>
      <em>February 2025 ‚Äì July 2025</em><br><br>
      Completed an industry-oriented training program focused on RTL design and functional verification using Verilog, SystemVerilog, and UVM methodology. Gained hands-on experience with:
      <ul>
        <li>Simulation and debugging using Synopsys VCS and Verdi</li>
        <li>Waveform analysis, coverage metrics, and signal tracing</li>
        <li>Creating reusable UVM components: driver, monitor, scoreboard</li>
        <li>Verifying digital blocks such as UART, FIFO, and ALU</li>
      </ul>
    </p>
  </section>

  <section>
    <h2>Projects</h2>

    <div class="project">
      <h3>SRAM Memory Block Design</h3>
      <p>
        Designed an asynchronous 64x8 SRAM supporting shared data bus functionality for both read and write operations.  
        Implemented control logic using chip enable and read/write signals. Verified bidirectional data flow, address decoding, and bus contention behavior using Verdi.<br>
        <strong>Tools:</strong> Verilog, Synopsys VCS, Verdi
      </p>
    </div>

    <div class="project">
      <h3>Arbiter Design and Verification</h3>
      <p>
        Developed a 2-bit arbiter to ensure fair and starvation-free grant distribution during contention.  
        Implemented priority toggling for simultaneous requests and validated behavior via Verdi waveform analysis.<br>
        <strong>Tools:</strong> Verilog, Synopsys VCS, Verdi
      </p>
    </div>
  </section>

  <section>
    <h2>Resume</h2>
    <p>
      <a href="https://drive.google.com/file/d/14gwuyOHOZDVrOAzn7rjOILLBuG4S53jr/view?usp=drivesdk" target="_blank">
        Download My Resume (PDF)
      </a>
    </p>
  </section>

  <section>
    <h2>Contact</h2>
    <p>
      üìß Email: keerthana.s.s.m1807@gmail.com<br>
      üîó LinkedIn: <a href="https://www.linkedin.com/in/keerthana-mallemala" target="_blank">linkedin.com/in/keerthana-mallemala</a><br>
      üêô GitHub: <a href="https://github.com/keerthanamallemala" target="_blank">github.com/keerthanamallemala</a>
    </p>
  </section>

  <footer>
    &copy; 2025 Keerthana M | VLSI Design & Verification Portfolio
  </footer>

</body>
</html>
