Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Aug  1 15:22:15 2025
| Host         : AKSHAY running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file sev_timing_summary_routed.rpt -pb sev_timing_summary_routed.pb -rpx sev_timing_summary_routed.rpx -warn_on_violation
| Design       : sev
| Device       : 7s50-csga324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (19)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (0)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (19)
-------------------------
 There are 19 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   47          inf        0.000                      0                   47           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            seven[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.827ns  (logic 4.870ns (49.556%)  route 4.957ns (50.444%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.384     1.384 r  a_IBUF[2]_inst/O
                         net (fo=1, routed)           1.478     2.862    a_IBUF[2]
    SLICE_X65Y33         LUT6 (Prop_lut6_I1_O)        0.105     2.967 r  seven_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.673     4.640    sel0[2]
    SLICE_X65Y61         LUT4 (Prop_lut4_I2_O)        0.105     4.745 r  seven_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.806     6.551    seven_OBUF[2]
    B1                   OBUF (Prop_obuf_I_O)         3.276     9.827 r  seven_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.827    seven[2]
    B1                                                                r  seven[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            seven[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.788ns  (logic 4.870ns (49.758%)  route 4.918ns (50.242%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.384     1.384 r  a_IBUF[2]_inst/O
                         net (fo=1, routed)           1.478     2.862    a_IBUF[2]
    SLICE_X65Y33         LUT6 (Prop_lut6_I1_O)        0.105     2.967 r  seven_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.673     4.640    sel0[2]
    SLICE_X65Y61         LUT4 (Prop_lut4_I1_O)        0.105     4.745 r  seven_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.767     6.511    seven_OBUF[3]
    C2                   OBUF (Prop_obuf_I_O)         3.277     9.788 r  seven_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.788    seven[3]
    C2                                                                r  seven[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            seven[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.751ns  (logic 5.032ns (51.600%)  route 4.720ns (48.400%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.384     1.384 r  a_IBUF[2]_inst/O
                         net (fo=1, routed)           1.478     2.862    a_IBUF[2]
    SLICE_X65Y33         LUT6 (Prop_lut6_I1_O)        0.105     2.967 r  seven_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.483     4.450    sel0[2]
    SLICE_X65Y55         LUT4 (Prop_lut4_I2_O)        0.115     4.565 r  seven_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.758     6.323    seven_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.428     9.751 r  seven_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.751    seven[0]
    D1                                                                r  seven[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            seven[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.746ns  (logic 5.056ns (51.872%)  route 4.691ns (48.128%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.384     1.384 r  a_IBUF[2]_inst/O
                         net (fo=1, routed)           1.478     2.862    a_IBUF[2]
    SLICE_X65Y33         LUT6 (Prop_lut6_I1_O)        0.105     2.967 r  seven_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.673     4.640    sel0[2]
    SLICE_X65Y61         LUT4 (Prop_lut4_I3_O)        0.115     4.755 r  seven_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.540     6.294    seven_OBUF[4]
    D2                   OBUF (Prop_obuf_I_O)         3.452     9.746 r  seven_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.746    seven[4]
    D2                                                                r  seven[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            seven[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.713ns  (logic 4.864ns (50.076%)  route 4.849ns (49.924%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.384     1.384 r  a_IBUF[2]_inst/O
                         net (fo=1, routed)           1.478     2.862    a_IBUF[2]
    SLICE_X65Y33         LUT6 (Prop_lut6_I1_O)        0.105     2.967 r  seven_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.675     4.642    sel0[2]
    SLICE_X65Y61         LUT4 (Prop_lut4_I2_O)        0.105     4.747 r  seven_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.696     6.443    seven_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         3.270     9.713 r  seven_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.713    seven[6]
    F4                                                                r  seven[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            seven[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.534ns  (logic 5.008ns (52.523%)  route 4.527ns (47.477%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.384     1.384 r  a_IBUF[2]_inst/O
                         net (fo=1, routed)           1.478     2.862    a_IBUF[2]
    SLICE_X65Y33         LUT6 (Prop_lut6_I1_O)        0.105     2.967 r  seven_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.673     4.640    sel0[2]
    SLICE_X65Y61         LUT4 (Prop_lut4_I1_O)        0.115     4.755 r  seven_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.376     6.130    seven_OBUF[5]
    J3                   OBUF (Prop_obuf_I_O)         3.404     9.534 r  seven_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.534    seven[5]
    J3                                                                r  seven[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            seven[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.178ns  (logic 4.847ns (52.810%)  route 4.331ns (47.190%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.384     1.384 f  a_IBUF[2]_inst/O
                         net (fo=1, routed)           1.478     2.862    a_IBUF[2]
    SLICE_X65Y33         LUT6 (Prop_lut6_I1_O)        0.105     2.967 f  seven_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.483     4.450    sel0[2]
    SLICE_X65Y55         LUT4 (Prop_lut4_I2_O)        0.105     4.555 r  seven_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.370     5.925    seven_OBUF[1]
    H4                   OBUF (Prop_obuf_I_O)         3.253     9.178 r  seven_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.178    seven[1]
    H4                                                                r  seven[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.807ns  (logic 3.996ns (58.709%)  route 2.811ns (41.291%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE                         0.000     0.000 r  refresh_reg[0]/C
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.433     0.433 f  refresh_reg[0]/Q
                         net (fo=10, routed)          0.992     1.425    refresh[0]
    SLICE_X65Y60         LUT2 (Prop_lut2_I1_O)        0.125     1.550 r  anode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.818     3.369    anode_OBUF[3]
    E4                   OBUF (Prop_obuf_I_O)         3.438     6.807 r  anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.807    anode[3]
    E4                                                                r  anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.501ns  (logic 3.812ns (58.637%)  route 2.689ns (41.363%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE                         0.000     0.000 r  refresh_reg[0]/C
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  refresh_reg[0]/Q
                         net (fo=10, routed)          0.992     1.425    refresh[0]
    SLICE_X65Y60         LUT2 (Prop_lut2_I0_O)        0.105     1.530 r  anode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.697     3.227    anode_OBUF[2]
    F3                   OBUF (Prop_obuf_I_O)         3.274     6.501 r  anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.501    anode[2]
    F3                                                                r  anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.384ns  (logic 4.070ns (63.749%)  route 2.314ns (36.251%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE                         0.000     0.000 r  refresh_reg[1]/C
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  refresh_reg[1]/Q
                         net (fo=9, routed)           0.944     1.342    refresh[1]
    SLICE_X65Y60         LUT2 (Prop_lut2_I0_O)        0.253     1.595 r  anode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.370     2.965    anode_OBUF[0]
    H3                   OBUF (Prop_obuf_I_O)         3.419     6.384 r  anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.384    anode[0]
    H3                                                                r  anode[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE                         0.000     0.000 r  count_reg[3]/C
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[3]/Q
                         net (fo=1, routed)           0.107     0.248    count_reg_n_0_[3]
    SLICE_X65Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.356 r  count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.356    count_reg[0]_i_2_n_4
    SLICE_X65Y45         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.252ns (70.177%)  route 0.107ns (29.823%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE                         0.000     0.000 r  count_reg[2]/C
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[2]/Q
                         net (fo=1, routed)           0.107     0.248    count_reg_n_0_[2]
    SLICE_X65Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.359 r  count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.359    count_reg[0]_i_2_n_5
    SLICE_X65Y45         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.256ns (71.197%)  route 0.104ns (28.803%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDRE                         0.000     0.000 r  count_reg[4]/C
    SLICE_X65Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[4]/Q
                         net (fo=1, routed)           0.104     0.245    count_reg_n_0_[4]
    SLICE_X65Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.360 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.360    count_reg[4]_i_1_n_7
    SLICE_X65Y46         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE                         0.000     0.000 r  count_reg[15]/C
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[15]/Q
                         net (fo=2, routed)           0.115     0.256    count_reg[15]
    SLICE_X65Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.364 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.364    count_reg[12]_i_1_n_4
    SLICE_X65Y48         FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE                         0.000     0.000 r  count_reg[11]/C
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[11]/Q
                         net (fo=2, routed)           0.118     0.259    count_reg[11]
    SLICE_X65Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    count_reg[8]_i_1_n_4
    SLICE_X65Y47         FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDRE                         0.000     0.000 r  count_reg[7]/C
    SLICE_X65Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[7]/Q
                         net (fo=2, routed)           0.118     0.259    count_reg[7]
    SLICE_X65Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    count_reg[4]_i_1_n_4
    SLICE_X65Y46         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.256ns (69.675%)  route 0.111ns (30.325%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE                         0.000     0.000 r  count_reg[8]/C
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[8]/Q
                         net (fo=2, routed)           0.111     0.252    count_reg[8]
    SLICE_X65Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.367 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.367    count_reg[8]_i_1_n_7
    SLICE_X65Y47         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.252ns (68.193%)  route 0.118ns (31.807%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE                         0.000     0.000 r  count_reg[10]/C
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[10]/Q
                         net (fo=2, routed)           0.118     0.259    count_reg[10]
    SLICE_X65Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.370 r  count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.370    count_reg[8]_i_1_n_5
    SLICE_X65Y47         FDRE                                         r  count_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.252ns (68.193%)  route 0.118ns (31.807%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE                         0.000     0.000 r  count_reg[14]/C
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[14]/Q
                         net (fo=2, routed)           0.118     0.259    count_reg[14]
    SLICE_X65Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.370 r  count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.370    count_reg[12]_i_1_n_5
    SLICE_X65Y48         FDRE                                         r  count_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.256ns (69.187%)  route 0.114ns (30.813%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE                         0.000     0.000 r  count_reg[12]/C
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[12]/Q
                         net (fo=2, routed)           0.114     0.255    count_reg[12]
    SLICE_X65Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.370 r  count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.370    count_reg[12]_i_1_n_7
    SLICE_X65Y48         FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------





