// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_91 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_320_p2;
reg   [0:0] icmp_ln86_reg_1308;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1308_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1308_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1308_pp0_iter3_reg;
wire   [0:0] icmp_ln86_230_fu_326_p2;
reg   [0:0] icmp_ln86_230_reg_1319;
wire   [0:0] icmp_ln86_231_fu_332_p2;
reg   [0:0] icmp_ln86_231_reg_1324;
reg   [0:0] icmp_ln86_231_reg_1324_pp0_iter1_reg;
reg   [0:0] icmp_ln86_231_reg_1324_pp0_iter2_reg;
wire   [0:0] icmp_ln86_232_fu_338_p2;
reg   [0:0] icmp_ln86_232_reg_1330;
wire   [0:0] icmp_ln86_233_fu_344_p2;
reg   [0:0] icmp_ln86_233_reg_1336;
reg   [0:0] icmp_ln86_233_reg_1336_pp0_iter1_reg;
wire   [0:0] icmp_ln86_234_fu_350_p2;
reg   [0:0] icmp_ln86_234_reg_1342;
reg   [0:0] icmp_ln86_234_reg_1342_pp0_iter1_reg;
reg   [0:0] icmp_ln86_234_reg_1342_pp0_iter2_reg;
reg   [0:0] icmp_ln86_234_reg_1342_pp0_iter3_reg;
wire   [0:0] icmp_ln86_235_fu_356_p2;
reg   [0:0] icmp_ln86_235_reg_1348;
reg   [0:0] icmp_ln86_235_reg_1348_pp0_iter1_reg;
reg   [0:0] icmp_ln86_235_reg_1348_pp0_iter2_reg;
reg   [0:0] icmp_ln86_235_reg_1348_pp0_iter3_reg;
wire   [0:0] icmp_ln86_236_fu_362_p2;
reg   [0:0] icmp_ln86_236_reg_1354;
wire   [0:0] icmp_ln86_237_fu_368_p2;
reg   [0:0] icmp_ln86_237_reg_1360;
reg   [0:0] icmp_ln86_237_reg_1360_pp0_iter1_reg;
wire   [0:0] icmp_ln86_238_fu_374_p2;
reg   [0:0] icmp_ln86_238_reg_1366;
reg   [0:0] icmp_ln86_238_reg_1366_pp0_iter1_reg;
reg   [0:0] icmp_ln86_238_reg_1366_pp0_iter2_reg;
wire   [0:0] icmp_ln86_239_fu_380_p2;
reg   [0:0] icmp_ln86_239_reg_1372;
reg   [0:0] icmp_ln86_239_reg_1372_pp0_iter1_reg;
reg   [0:0] icmp_ln86_239_reg_1372_pp0_iter2_reg;
reg   [0:0] icmp_ln86_239_reg_1372_pp0_iter3_reg;
wire   [0:0] icmp_ln86_240_fu_386_p2;
reg   [0:0] icmp_ln86_240_reg_1378;
reg   [0:0] icmp_ln86_240_reg_1378_pp0_iter1_reg;
reg   [0:0] icmp_ln86_240_reg_1378_pp0_iter2_reg;
reg   [0:0] icmp_ln86_240_reg_1378_pp0_iter3_reg;
wire   [0:0] icmp_ln86_241_fu_392_p2;
reg   [0:0] icmp_ln86_241_reg_1384;
reg   [0:0] icmp_ln86_241_reg_1384_pp0_iter1_reg;
reg   [0:0] icmp_ln86_241_reg_1384_pp0_iter2_reg;
reg   [0:0] icmp_ln86_241_reg_1384_pp0_iter3_reg;
reg   [0:0] icmp_ln86_241_reg_1384_pp0_iter4_reg;
wire   [0:0] icmp_ln86_242_fu_398_p2;
reg   [0:0] icmp_ln86_242_reg_1390;
reg   [0:0] icmp_ln86_242_reg_1390_pp0_iter1_reg;
reg   [0:0] icmp_ln86_242_reg_1390_pp0_iter2_reg;
reg   [0:0] icmp_ln86_242_reg_1390_pp0_iter3_reg;
reg   [0:0] icmp_ln86_242_reg_1390_pp0_iter4_reg;
reg   [0:0] icmp_ln86_242_reg_1390_pp0_iter5_reg;
wire   [0:0] icmp_ln86_243_fu_404_p2;
reg   [0:0] icmp_ln86_243_reg_1396;
reg   [0:0] icmp_ln86_243_reg_1396_pp0_iter1_reg;
reg   [0:0] icmp_ln86_243_reg_1396_pp0_iter2_reg;
reg   [0:0] icmp_ln86_243_reg_1396_pp0_iter3_reg;
reg   [0:0] icmp_ln86_243_reg_1396_pp0_iter4_reg;
reg   [0:0] icmp_ln86_243_reg_1396_pp0_iter5_reg;
reg   [0:0] icmp_ln86_243_reg_1396_pp0_iter6_reg;
wire   [0:0] icmp_ln86_244_fu_410_p2;
reg   [0:0] icmp_ln86_244_reg_1402;
reg   [0:0] icmp_ln86_244_reg_1402_pp0_iter1_reg;
wire   [0:0] icmp_ln86_245_fu_416_p2;
reg   [0:0] icmp_ln86_245_reg_1407;
wire   [0:0] icmp_ln86_246_fu_422_p2;
reg   [0:0] icmp_ln86_246_reg_1412;
reg   [0:0] icmp_ln86_246_reg_1412_pp0_iter1_reg;
wire   [0:0] icmp_ln86_247_fu_428_p2;
reg   [0:0] icmp_ln86_247_reg_1417;
reg   [0:0] icmp_ln86_247_reg_1417_pp0_iter1_reg;
wire   [0:0] icmp_ln86_248_fu_434_p2;
reg   [0:0] icmp_ln86_248_reg_1422;
reg   [0:0] icmp_ln86_248_reg_1422_pp0_iter1_reg;
reg   [0:0] icmp_ln86_248_reg_1422_pp0_iter2_reg;
wire   [0:0] icmp_ln86_249_fu_440_p2;
reg   [0:0] icmp_ln86_249_reg_1427;
reg   [0:0] icmp_ln86_249_reg_1427_pp0_iter1_reg;
reg   [0:0] icmp_ln86_249_reg_1427_pp0_iter2_reg;
wire   [0:0] icmp_ln86_250_fu_446_p2;
reg   [0:0] icmp_ln86_250_reg_1432;
reg   [0:0] icmp_ln86_250_reg_1432_pp0_iter1_reg;
reg   [0:0] icmp_ln86_250_reg_1432_pp0_iter2_reg;
wire   [0:0] icmp_ln86_251_fu_452_p2;
reg   [0:0] icmp_ln86_251_reg_1437;
reg   [0:0] icmp_ln86_251_reg_1437_pp0_iter1_reg;
reg   [0:0] icmp_ln86_251_reg_1437_pp0_iter2_reg;
reg   [0:0] icmp_ln86_251_reg_1437_pp0_iter3_reg;
wire   [0:0] icmp_ln86_252_fu_458_p2;
reg   [0:0] icmp_ln86_252_reg_1442;
reg   [0:0] icmp_ln86_252_reg_1442_pp0_iter1_reg;
reg   [0:0] icmp_ln86_252_reg_1442_pp0_iter2_reg;
reg   [0:0] icmp_ln86_252_reg_1442_pp0_iter3_reg;
wire   [0:0] icmp_ln86_253_fu_464_p2;
reg   [0:0] icmp_ln86_253_reg_1447;
reg   [0:0] icmp_ln86_253_reg_1447_pp0_iter1_reg;
reg   [0:0] icmp_ln86_253_reg_1447_pp0_iter2_reg;
reg   [0:0] icmp_ln86_253_reg_1447_pp0_iter3_reg;
wire   [0:0] icmp_ln86_254_fu_470_p2;
reg   [0:0] icmp_ln86_254_reg_1452;
reg   [0:0] icmp_ln86_254_reg_1452_pp0_iter1_reg;
reg   [0:0] icmp_ln86_254_reg_1452_pp0_iter2_reg;
reg   [0:0] icmp_ln86_254_reg_1452_pp0_iter3_reg;
reg   [0:0] icmp_ln86_254_reg_1452_pp0_iter4_reg;
wire   [0:0] icmp_ln86_255_fu_476_p2;
reg   [0:0] icmp_ln86_255_reg_1457;
reg   [0:0] icmp_ln86_255_reg_1457_pp0_iter1_reg;
reg   [0:0] icmp_ln86_255_reg_1457_pp0_iter2_reg;
reg   [0:0] icmp_ln86_255_reg_1457_pp0_iter3_reg;
reg   [0:0] icmp_ln86_255_reg_1457_pp0_iter4_reg;
wire   [0:0] icmp_ln86_256_fu_482_p2;
reg   [0:0] icmp_ln86_256_reg_1462;
reg   [0:0] icmp_ln86_256_reg_1462_pp0_iter1_reg;
reg   [0:0] icmp_ln86_256_reg_1462_pp0_iter2_reg;
reg   [0:0] icmp_ln86_256_reg_1462_pp0_iter3_reg;
reg   [0:0] icmp_ln86_256_reg_1462_pp0_iter4_reg;
wire   [0:0] icmp_ln86_257_fu_488_p2;
reg   [0:0] icmp_ln86_257_reg_1467;
reg   [0:0] icmp_ln86_257_reg_1467_pp0_iter1_reg;
reg   [0:0] icmp_ln86_257_reg_1467_pp0_iter2_reg;
reg   [0:0] icmp_ln86_257_reg_1467_pp0_iter3_reg;
reg   [0:0] icmp_ln86_257_reg_1467_pp0_iter4_reg;
reg   [0:0] icmp_ln86_257_reg_1467_pp0_iter5_reg;
wire   [0:0] icmp_ln86_258_fu_494_p2;
reg   [0:0] icmp_ln86_258_reg_1472;
reg   [0:0] icmp_ln86_258_reg_1472_pp0_iter1_reg;
reg   [0:0] icmp_ln86_258_reg_1472_pp0_iter2_reg;
reg   [0:0] icmp_ln86_258_reg_1472_pp0_iter3_reg;
reg   [0:0] icmp_ln86_258_reg_1472_pp0_iter4_reg;
reg   [0:0] icmp_ln86_258_reg_1472_pp0_iter5_reg;
wire   [0:0] icmp_ln86_259_fu_500_p2;
reg   [0:0] icmp_ln86_259_reg_1477;
reg   [0:0] icmp_ln86_259_reg_1477_pp0_iter1_reg;
reg   [0:0] icmp_ln86_259_reg_1477_pp0_iter2_reg;
reg   [0:0] icmp_ln86_259_reg_1477_pp0_iter3_reg;
reg   [0:0] icmp_ln86_259_reg_1477_pp0_iter4_reg;
reg   [0:0] icmp_ln86_259_reg_1477_pp0_iter5_reg;
reg   [0:0] icmp_ln86_259_reg_1477_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_506_p2;
reg   [0:0] and_ln102_reg_1482;
reg   [0:0] and_ln102_reg_1482_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1482_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_517_p2;
reg   [0:0] and_ln104_reg_1492;
wire   [0:0] and_ln102_286_fu_522_p2;
reg   [0:0] and_ln102_286_reg_1498;
wire   [0:0] and_ln104_42_fu_531_p2;
reg   [0:0] and_ln104_42_reg_1505;
wire   [0:0] and_ln102_290_fu_536_p2;
reg   [0:0] and_ln102_290_reg_1510;
wire   [0:0] and_ln102_291_fu_546_p2;
reg   [0:0] and_ln102_291_reg_1516;
wire   [0:0] or_ln117_fu_562_p2;
reg   [0:0] or_ln117_reg_1522;
wire   [0:0] xor_ln104_fu_568_p2;
reg   [0:0] xor_ln104_reg_1527;
wire   [0:0] and_ln102_287_fu_573_p2;
reg   [0:0] and_ln102_287_reg_1533;
wire   [0:0] and_ln104_43_fu_582_p2;
reg   [0:0] and_ln104_43_reg_1539;
reg   [0:0] and_ln104_43_reg_1539_pp0_iter3_reg;
wire   [0:0] and_ln102_292_fu_592_p2;
reg   [0:0] and_ln102_292_reg_1545;
wire   [3:0] select_ln117_232_fu_693_p3;
reg   [3:0] select_ln117_232_reg_1550;
wire   [0:0] or_ln117_209_fu_700_p2;
reg   [0:0] or_ln117_209_reg_1555;
wire   [0:0] and_ln102_285_fu_705_p2;
reg   [0:0] and_ln102_285_reg_1561;
wire   [0:0] and_ln104_41_fu_714_p2;
reg   [0:0] and_ln104_41_reg_1567;
wire   [0:0] and_ln102_288_fu_719_p2;
reg   [0:0] and_ln102_288_reg_1573;
wire   [0:0] and_ln102_294_fu_733_p2;
reg   [0:0] and_ln102_294_reg_1579;
wire   [0:0] or_ln117_213_fu_807_p2;
reg   [0:0] or_ln117_213_reg_1585;
wire   [3:0] select_ln117_238_fu_821_p3;
reg   [3:0] select_ln117_238_reg_1590;
wire   [0:0] and_ln104_44_fu_834_p2;
reg   [0:0] and_ln104_44_reg_1595;
wire   [0:0] and_ln102_289_fu_839_p2;
reg   [0:0] and_ln102_289_reg_1600;
reg   [0:0] and_ln102_289_reg_1600_pp0_iter5_reg;
wire   [0:0] and_ln104_45_fu_848_p2;
reg   [0:0] and_ln104_45_reg_1607;
reg   [0:0] and_ln104_45_reg_1607_pp0_iter5_reg;
reg   [0:0] and_ln104_45_reg_1607_pp0_iter6_reg;
wire   [0:0] and_ln102_295_fu_863_p2;
reg   [0:0] and_ln102_295_reg_1613;
wire   [0:0] or_ln117_218_fu_946_p2;
reg   [0:0] or_ln117_218_reg_1618;
wire   [4:0] select_ln117_244_fu_958_p3;
reg   [4:0] select_ln117_244_reg_1623;
wire   [0:0] or_ln117_220_fu_966_p2;
reg   [0:0] or_ln117_220_reg_1628;
wire   [0:0] or_ln117_222_fu_972_p2;
reg   [0:0] or_ln117_222_reg_1634;
reg   [0:0] or_ln117_222_reg_1634_pp0_iter5_reg;
wire   [0:0] or_ln117_224_fu_1048_p2;
reg   [0:0] or_ln117_224_reg_1642;
wire   [4:0] select_ln117_250_fu_1061_p3;
reg   [4:0] select_ln117_250_reg_1647;
wire   [0:0] or_ln117_228_fu_1123_p2;
reg   [0:0] or_ln117_228_reg_1652;
wire   [4:0] select_ln117_254_fu_1137_p3;
reg   [4:0] select_ln117_254_reg_1657;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_108_fu_512_p2;
wire   [0:0] xor_ln104_110_fu_526_p2;
wire   [0:0] xor_ln104_114_fu_541_p2;
wire   [0:0] and_ln102_299_fu_551_p2;
wire   [0:0] and_ln102_300_fu_556_p2;
wire   [0:0] xor_ln104_111_fu_577_p2;
wire   [0:0] xor_ln104_115_fu_587_p2;
wire   [0:0] and_ln102_302_fu_605_p2;
wire   [0:0] and_ln102_298_fu_597_p2;
wire   [0:0] xor_ln117_fu_615_p2;
wire   [1:0] zext_ln117_fu_621_p1;
wire   [1:0] select_ln117_fu_625_p3;
wire   [1:0] select_ln117_227_fu_632_p3;
wire   [0:0] and_ln102_301_fu_601_p2;
wire   [2:0] zext_ln117_23_fu_639_p1;
wire   [0:0] or_ln117_205_fu_643_p2;
wire   [2:0] select_ln117_228_fu_648_p3;
wire   [0:0] or_ln117_206_fu_655_p2;
wire   [0:0] and_ln102_303_fu_610_p2;
wire   [2:0] select_ln117_229_fu_659_p3;
wire   [0:0] or_ln117_207_fu_667_p2;
wire   [2:0] select_ln117_230_fu_673_p3;
wire   [2:0] select_ln117_231_fu_681_p3;
wire   [3:0] zext_ln117_24_fu_689_p1;
wire   [0:0] xor_ln104_109_fu_709_p2;
wire   [0:0] xor_ln104_116_fu_724_p2;
wire   [0:0] and_ln102_305_fu_742_p2;
wire   [0:0] and_ln102_293_fu_729_p2;
wire   [0:0] and_ln102_304_fu_738_p2;
wire   [0:0] or_ln117_208_fu_757_p2;
wire   [0:0] and_ln102_306_fu_747_p2;
wire   [3:0] select_ln117_233_fu_762_p3;
wire   [0:0] or_ln117_210_fu_769_p2;
wire   [3:0] select_ln117_234_fu_774_p3;
wire   [0:0] or_ln117_211_fu_781_p2;
wire   [0:0] and_ln102_307_fu_752_p2;
wire   [3:0] select_ln117_235_fu_785_p3;
wire   [0:0] or_ln117_212_fu_793_p2;
wire   [3:0] select_ln117_236_fu_799_p3;
wire   [3:0] select_ln117_237_fu_813_p3;
wire   [0:0] xor_ln104_112_fu_829_p2;
wire   [0:0] xor_ln104_113_fu_843_p2;
wire   [0:0] xor_ln104_117_fu_853_p2;
wire   [0:0] and_ln102_308_fu_868_p2;
wire   [0:0] xor_ln104_118_fu_858_p2;
wire   [0:0] and_ln102_311_fu_882_p2;
wire   [0:0] and_ln102_309_fu_873_p2;
wire   [0:0] or_ln117_214_fu_892_p2;
wire   [3:0] select_ln117_239_fu_897_p3;
wire   [0:0] and_ln102_310_fu_878_p2;
wire   [4:0] zext_ln117_25_fu_904_p1;
wire   [0:0] or_ln117_215_fu_908_p2;
wire   [4:0] select_ln117_240_fu_913_p3;
wire   [0:0] or_ln117_216_fu_920_p2;
wire   [0:0] and_ln102_312_fu_887_p2;
wire   [4:0] select_ln117_241_fu_924_p3;
wire   [0:0] or_ln117_217_fu_932_p2;
wire   [4:0] select_ln117_242_fu_938_p3;
wire   [4:0] select_ln117_243_fu_950_p3;
wire   [0:0] xor_ln104_119_fu_976_p2;
wire   [0:0] and_ln102_314_fu_989_p2;
wire   [0:0] and_ln102_296_fu_981_p2;
wire   [0:0] and_ln102_313_fu_985_p2;
wire   [0:0] or_ln117_219_fu_1004_p2;
wire   [0:0] and_ln102_315_fu_994_p2;
wire   [4:0] select_ln117_245_fu_1009_p3;
wire   [0:0] or_ln117_221_fu_1016_p2;
wire   [4:0] select_ln117_246_fu_1021_p3;
wire   [0:0] and_ln102_316_fu_999_p2;
wire   [4:0] select_ln117_247_fu_1028_p3;
wire   [0:0] or_ln117_223_fu_1036_p2;
wire   [4:0] select_ln117_248_fu_1041_p3;
wire   [4:0] select_ln117_249_fu_1053_p3;
wire   [0:0] xor_ln104_120_fu_1069_p2;
wire   [0:0] and_ln102_317_fu_1078_p2;
wire   [0:0] and_ln102_297_fu_1074_p2;
wire   [0:0] and_ln102_318_fu_1083_p2;
wire   [0:0] or_ln117_225_fu_1093_p2;
wire   [0:0] or_ln117_226_fu_1098_p2;
wire   [0:0] and_ln102_319_fu_1088_p2;
wire   [4:0] select_ln117_251_fu_1102_p3;
wire   [0:0] or_ln117_227_fu_1109_p2;
wire   [4:0] select_ln117_252_fu_1115_p3;
wire   [4:0] select_ln117_253_fu_1129_p3;
wire   [0:0] xor_ln104_121_fu_1145_p2;
wire   [0:0] and_ln102_320_fu_1150_p2;
wire   [0:0] and_ln102_321_fu_1155_p2;
wire   [0:0] or_ln117_229_fu_1160_p2;
wire   [11:0] agg_result_fu_1172_p65;
wire   [4:0] agg_result_fu_1172_p66;
wire   [11:0] agg_result_fu_1172_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
wire   [4:0] agg_result_fu_1172_p1;
wire   [4:0] agg_result_fu_1172_p3;
wire   [4:0] agg_result_fu_1172_p5;
wire   [4:0] agg_result_fu_1172_p7;
wire   [4:0] agg_result_fu_1172_p9;
wire   [4:0] agg_result_fu_1172_p11;
wire   [4:0] agg_result_fu_1172_p13;
wire   [4:0] agg_result_fu_1172_p15;
wire   [4:0] agg_result_fu_1172_p17;
wire   [4:0] agg_result_fu_1172_p19;
wire   [4:0] agg_result_fu_1172_p21;
wire   [4:0] agg_result_fu_1172_p23;
wire   [4:0] agg_result_fu_1172_p25;
wire   [4:0] agg_result_fu_1172_p27;
wire   [4:0] agg_result_fu_1172_p29;
wire   [4:0] agg_result_fu_1172_p31;
wire  signed [4:0] agg_result_fu_1172_p33;
wire  signed [4:0] agg_result_fu_1172_p35;
wire  signed [4:0] agg_result_fu_1172_p37;
wire  signed [4:0] agg_result_fu_1172_p39;
wire  signed [4:0] agg_result_fu_1172_p41;
wire  signed [4:0] agg_result_fu_1172_p43;
wire  signed [4:0] agg_result_fu_1172_p45;
wire  signed [4:0] agg_result_fu_1172_p47;
wire  signed [4:0] agg_result_fu_1172_p49;
wire  signed [4:0] agg_result_fu_1172_p51;
wire  signed [4:0] agg_result_fu_1172_p53;
wire  signed [4:0] agg_result_fu_1172_p55;
wire  signed [4:0] agg_result_fu_1172_p57;
wire  signed [4:0] agg_result_fu_1172_p59;
wire  signed [4:0] agg_result_fu_1172_p61;
wire  signed [4:0] agg_result_fu_1172_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_12_1_1_x1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_65_5_12_1_1_x1_U221(
    .din0(12'd4051),
    .din1(12'd68),
    .din2(12'd3762),
    .din3(12'd183),
    .din4(12'd1688),
    .din5(12'd468),
    .din6(12'd219),
    .din7(12'd3837),
    .din8(12'd3905),
    .din9(12'd3710),
    .din10(12'd4036),
    .din11(12'd3739),
    .din12(12'd3931),
    .din13(12'd341),
    .din14(12'd3673),
    .din15(12'd249),
    .din16(12'd26),
    .din17(12'd186),
    .din18(12'd3916),
    .din19(12'd4084),
    .din20(12'd259),
    .din21(12'd63),
    .din22(12'd629),
    .din23(12'd270),
    .din24(12'd3671),
    .din25(12'd91),
    .din26(12'd3749),
    .din27(12'd4031),
    .din28(12'd344),
    .din29(12'd3762),
    .din30(12'd109),
    .din31(12'd3895),
    .def(agg_result_fu_1172_p65),
    .sel(agg_result_fu_1172_p66),
    .dout(agg_result_fu_1172_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_285_reg_1561 <= and_ln102_285_fu_705_p2;
        and_ln102_286_reg_1498 <= and_ln102_286_fu_522_p2;
        and_ln102_287_reg_1533 <= and_ln102_287_fu_573_p2;
        and_ln102_288_reg_1573 <= and_ln102_288_fu_719_p2;
        and_ln102_289_reg_1600 <= and_ln102_289_fu_839_p2;
        and_ln102_289_reg_1600_pp0_iter5_reg <= and_ln102_289_reg_1600;
        and_ln102_290_reg_1510 <= and_ln102_290_fu_536_p2;
        and_ln102_291_reg_1516 <= and_ln102_291_fu_546_p2;
        and_ln102_292_reg_1545 <= and_ln102_292_fu_592_p2;
        and_ln102_294_reg_1579 <= and_ln102_294_fu_733_p2;
        and_ln102_295_reg_1613 <= and_ln102_295_fu_863_p2;
        and_ln102_reg_1482 <= and_ln102_fu_506_p2;
        and_ln102_reg_1482_pp0_iter1_reg <= and_ln102_reg_1482;
        and_ln102_reg_1482_pp0_iter2_reg <= and_ln102_reg_1482_pp0_iter1_reg;
        and_ln104_41_reg_1567 <= and_ln104_41_fu_714_p2;
        and_ln104_42_reg_1505 <= and_ln104_42_fu_531_p2;
        and_ln104_43_reg_1539 <= and_ln104_43_fu_582_p2;
        and_ln104_43_reg_1539_pp0_iter3_reg <= and_ln104_43_reg_1539;
        and_ln104_44_reg_1595 <= and_ln104_44_fu_834_p2;
        and_ln104_45_reg_1607 <= and_ln104_45_fu_848_p2;
        and_ln104_45_reg_1607_pp0_iter5_reg <= and_ln104_45_reg_1607;
        and_ln104_45_reg_1607_pp0_iter6_reg <= and_ln104_45_reg_1607_pp0_iter5_reg;
        and_ln104_reg_1492 <= and_ln104_fu_517_p2;
        icmp_ln86_230_reg_1319 <= icmp_ln86_230_fu_326_p2;
        icmp_ln86_231_reg_1324 <= icmp_ln86_231_fu_332_p2;
        icmp_ln86_231_reg_1324_pp0_iter1_reg <= icmp_ln86_231_reg_1324;
        icmp_ln86_231_reg_1324_pp0_iter2_reg <= icmp_ln86_231_reg_1324_pp0_iter1_reg;
        icmp_ln86_232_reg_1330 <= icmp_ln86_232_fu_338_p2;
        icmp_ln86_233_reg_1336 <= icmp_ln86_233_fu_344_p2;
        icmp_ln86_233_reg_1336_pp0_iter1_reg <= icmp_ln86_233_reg_1336;
        icmp_ln86_234_reg_1342 <= icmp_ln86_234_fu_350_p2;
        icmp_ln86_234_reg_1342_pp0_iter1_reg <= icmp_ln86_234_reg_1342;
        icmp_ln86_234_reg_1342_pp0_iter2_reg <= icmp_ln86_234_reg_1342_pp0_iter1_reg;
        icmp_ln86_234_reg_1342_pp0_iter3_reg <= icmp_ln86_234_reg_1342_pp0_iter2_reg;
        icmp_ln86_235_reg_1348 <= icmp_ln86_235_fu_356_p2;
        icmp_ln86_235_reg_1348_pp0_iter1_reg <= icmp_ln86_235_reg_1348;
        icmp_ln86_235_reg_1348_pp0_iter2_reg <= icmp_ln86_235_reg_1348_pp0_iter1_reg;
        icmp_ln86_235_reg_1348_pp0_iter3_reg <= icmp_ln86_235_reg_1348_pp0_iter2_reg;
        icmp_ln86_236_reg_1354 <= icmp_ln86_236_fu_362_p2;
        icmp_ln86_237_reg_1360 <= icmp_ln86_237_fu_368_p2;
        icmp_ln86_237_reg_1360_pp0_iter1_reg <= icmp_ln86_237_reg_1360;
        icmp_ln86_238_reg_1366 <= icmp_ln86_238_fu_374_p2;
        icmp_ln86_238_reg_1366_pp0_iter1_reg <= icmp_ln86_238_reg_1366;
        icmp_ln86_238_reg_1366_pp0_iter2_reg <= icmp_ln86_238_reg_1366_pp0_iter1_reg;
        icmp_ln86_239_reg_1372 <= icmp_ln86_239_fu_380_p2;
        icmp_ln86_239_reg_1372_pp0_iter1_reg <= icmp_ln86_239_reg_1372;
        icmp_ln86_239_reg_1372_pp0_iter2_reg <= icmp_ln86_239_reg_1372_pp0_iter1_reg;
        icmp_ln86_239_reg_1372_pp0_iter3_reg <= icmp_ln86_239_reg_1372_pp0_iter2_reg;
        icmp_ln86_240_reg_1378 <= icmp_ln86_240_fu_386_p2;
        icmp_ln86_240_reg_1378_pp0_iter1_reg <= icmp_ln86_240_reg_1378;
        icmp_ln86_240_reg_1378_pp0_iter2_reg <= icmp_ln86_240_reg_1378_pp0_iter1_reg;
        icmp_ln86_240_reg_1378_pp0_iter3_reg <= icmp_ln86_240_reg_1378_pp0_iter2_reg;
        icmp_ln86_241_reg_1384 <= icmp_ln86_241_fu_392_p2;
        icmp_ln86_241_reg_1384_pp0_iter1_reg <= icmp_ln86_241_reg_1384;
        icmp_ln86_241_reg_1384_pp0_iter2_reg <= icmp_ln86_241_reg_1384_pp0_iter1_reg;
        icmp_ln86_241_reg_1384_pp0_iter3_reg <= icmp_ln86_241_reg_1384_pp0_iter2_reg;
        icmp_ln86_241_reg_1384_pp0_iter4_reg <= icmp_ln86_241_reg_1384_pp0_iter3_reg;
        icmp_ln86_242_reg_1390 <= icmp_ln86_242_fu_398_p2;
        icmp_ln86_242_reg_1390_pp0_iter1_reg <= icmp_ln86_242_reg_1390;
        icmp_ln86_242_reg_1390_pp0_iter2_reg <= icmp_ln86_242_reg_1390_pp0_iter1_reg;
        icmp_ln86_242_reg_1390_pp0_iter3_reg <= icmp_ln86_242_reg_1390_pp0_iter2_reg;
        icmp_ln86_242_reg_1390_pp0_iter4_reg <= icmp_ln86_242_reg_1390_pp0_iter3_reg;
        icmp_ln86_242_reg_1390_pp0_iter5_reg <= icmp_ln86_242_reg_1390_pp0_iter4_reg;
        icmp_ln86_243_reg_1396 <= icmp_ln86_243_fu_404_p2;
        icmp_ln86_243_reg_1396_pp0_iter1_reg <= icmp_ln86_243_reg_1396;
        icmp_ln86_243_reg_1396_pp0_iter2_reg <= icmp_ln86_243_reg_1396_pp0_iter1_reg;
        icmp_ln86_243_reg_1396_pp0_iter3_reg <= icmp_ln86_243_reg_1396_pp0_iter2_reg;
        icmp_ln86_243_reg_1396_pp0_iter4_reg <= icmp_ln86_243_reg_1396_pp0_iter3_reg;
        icmp_ln86_243_reg_1396_pp0_iter5_reg <= icmp_ln86_243_reg_1396_pp0_iter4_reg;
        icmp_ln86_243_reg_1396_pp0_iter6_reg <= icmp_ln86_243_reg_1396_pp0_iter5_reg;
        icmp_ln86_244_reg_1402 <= icmp_ln86_244_fu_410_p2;
        icmp_ln86_244_reg_1402_pp0_iter1_reg <= icmp_ln86_244_reg_1402;
        icmp_ln86_245_reg_1407 <= icmp_ln86_245_fu_416_p2;
        icmp_ln86_246_reg_1412 <= icmp_ln86_246_fu_422_p2;
        icmp_ln86_246_reg_1412_pp0_iter1_reg <= icmp_ln86_246_reg_1412;
        icmp_ln86_247_reg_1417 <= icmp_ln86_247_fu_428_p2;
        icmp_ln86_247_reg_1417_pp0_iter1_reg <= icmp_ln86_247_reg_1417;
        icmp_ln86_248_reg_1422 <= icmp_ln86_248_fu_434_p2;
        icmp_ln86_248_reg_1422_pp0_iter1_reg <= icmp_ln86_248_reg_1422;
        icmp_ln86_248_reg_1422_pp0_iter2_reg <= icmp_ln86_248_reg_1422_pp0_iter1_reg;
        icmp_ln86_249_reg_1427 <= icmp_ln86_249_fu_440_p2;
        icmp_ln86_249_reg_1427_pp0_iter1_reg <= icmp_ln86_249_reg_1427;
        icmp_ln86_249_reg_1427_pp0_iter2_reg <= icmp_ln86_249_reg_1427_pp0_iter1_reg;
        icmp_ln86_250_reg_1432 <= icmp_ln86_250_fu_446_p2;
        icmp_ln86_250_reg_1432_pp0_iter1_reg <= icmp_ln86_250_reg_1432;
        icmp_ln86_250_reg_1432_pp0_iter2_reg <= icmp_ln86_250_reg_1432_pp0_iter1_reg;
        icmp_ln86_251_reg_1437 <= icmp_ln86_251_fu_452_p2;
        icmp_ln86_251_reg_1437_pp0_iter1_reg <= icmp_ln86_251_reg_1437;
        icmp_ln86_251_reg_1437_pp0_iter2_reg <= icmp_ln86_251_reg_1437_pp0_iter1_reg;
        icmp_ln86_251_reg_1437_pp0_iter3_reg <= icmp_ln86_251_reg_1437_pp0_iter2_reg;
        icmp_ln86_252_reg_1442 <= icmp_ln86_252_fu_458_p2;
        icmp_ln86_252_reg_1442_pp0_iter1_reg <= icmp_ln86_252_reg_1442;
        icmp_ln86_252_reg_1442_pp0_iter2_reg <= icmp_ln86_252_reg_1442_pp0_iter1_reg;
        icmp_ln86_252_reg_1442_pp0_iter3_reg <= icmp_ln86_252_reg_1442_pp0_iter2_reg;
        icmp_ln86_253_reg_1447 <= icmp_ln86_253_fu_464_p2;
        icmp_ln86_253_reg_1447_pp0_iter1_reg <= icmp_ln86_253_reg_1447;
        icmp_ln86_253_reg_1447_pp0_iter2_reg <= icmp_ln86_253_reg_1447_pp0_iter1_reg;
        icmp_ln86_253_reg_1447_pp0_iter3_reg <= icmp_ln86_253_reg_1447_pp0_iter2_reg;
        icmp_ln86_254_reg_1452 <= icmp_ln86_254_fu_470_p2;
        icmp_ln86_254_reg_1452_pp0_iter1_reg <= icmp_ln86_254_reg_1452;
        icmp_ln86_254_reg_1452_pp0_iter2_reg <= icmp_ln86_254_reg_1452_pp0_iter1_reg;
        icmp_ln86_254_reg_1452_pp0_iter3_reg <= icmp_ln86_254_reg_1452_pp0_iter2_reg;
        icmp_ln86_254_reg_1452_pp0_iter4_reg <= icmp_ln86_254_reg_1452_pp0_iter3_reg;
        icmp_ln86_255_reg_1457 <= icmp_ln86_255_fu_476_p2;
        icmp_ln86_255_reg_1457_pp0_iter1_reg <= icmp_ln86_255_reg_1457;
        icmp_ln86_255_reg_1457_pp0_iter2_reg <= icmp_ln86_255_reg_1457_pp0_iter1_reg;
        icmp_ln86_255_reg_1457_pp0_iter3_reg <= icmp_ln86_255_reg_1457_pp0_iter2_reg;
        icmp_ln86_255_reg_1457_pp0_iter4_reg <= icmp_ln86_255_reg_1457_pp0_iter3_reg;
        icmp_ln86_256_reg_1462 <= icmp_ln86_256_fu_482_p2;
        icmp_ln86_256_reg_1462_pp0_iter1_reg <= icmp_ln86_256_reg_1462;
        icmp_ln86_256_reg_1462_pp0_iter2_reg <= icmp_ln86_256_reg_1462_pp0_iter1_reg;
        icmp_ln86_256_reg_1462_pp0_iter3_reg <= icmp_ln86_256_reg_1462_pp0_iter2_reg;
        icmp_ln86_256_reg_1462_pp0_iter4_reg <= icmp_ln86_256_reg_1462_pp0_iter3_reg;
        icmp_ln86_257_reg_1467 <= icmp_ln86_257_fu_488_p2;
        icmp_ln86_257_reg_1467_pp0_iter1_reg <= icmp_ln86_257_reg_1467;
        icmp_ln86_257_reg_1467_pp0_iter2_reg <= icmp_ln86_257_reg_1467_pp0_iter1_reg;
        icmp_ln86_257_reg_1467_pp0_iter3_reg <= icmp_ln86_257_reg_1467_pp0_iter2_reg;
        icmp_ln86_257_reg_1467_pp0_iter4_reg <= icmp_ln86_257_reg_1467_pp0_iter3_reg;
        icmp_ln86_257_reg_1467_pp0_iter5_reg <= icmp_ln86_257_reg_1467_pp0_iter4_reg;
        icmp_ln86_258_reg_1472 <= icmp_ln86_258_fu_494_p2;
        icmp_ln86_258_reg_1472_pp0_iter1_reg <= icmp_ln86_258_reg_1472;
        icmp_ln86_258_reg_1472_pp0_iter2_reg <= icmp_ln86_258_reg_1472_pp0_iter1_reg;
        icmp_ln86_258_reg_1472_pp0_iter3_reg <= icmp_ln86_258_reg_1472_pp0_iter2_reg;
        icmp_ln86_258_reg_1472_pp0_iter4_reg <= icmp_ln86_258_reg_1472_pp0_iter3_reg;
        icmp_ln86_258_reg_1472_pp0_iter5_reg <= icmp_ln86_258_reg_1472_pp0_iter4_reg;
        icmp_ln86_259_reg_1477 <= icmp_ln86_259_fu_500_p2;
        icmp_ln86_259_reg_1477_pp0_iter1_reg <= icmp_ln86_259_reg_1477;
        icmp_ln86_259_reg_1477_pp0_iter2_reg <= icmp_ln86_259_reg_1477_pp0_iter1_reg;
        icmp_ln86_259_reg_1477_pp0_iter3_reg <= icmp_ln86_259_reg_1477_pp0_iter2_reg;
        icmp_ln86_259_reg_1477_pp0_iter4_reg <= icmp_ln86_259_reg_1477_pp0_iter3_reg;
        icmp_ln86_259_reg_1477_pp0_iter5_reg <= icmp_ln86_259_reg_1477_pp0_iter4_reg;
        icmp_ln86_259_reg_1477_pp0_iter6_reg <= icmp_ln86_259_reg_1477_pp0_iter5_reg;
        icmp_ln86_reg_1308 <= icmp_ln86_fu_320_p2;
        icmp_ln86_reg_1308_pp0_iter1_reg <= icmp_ln86_reg_1308;
        icmp_ln86_reg_1308_pp0_iter2_reg <= icmp_ln86_reg_1308_pp0_iter1_reg;
        icmp_ln86_reg_1308_pp0_iter3_reg <= icmp_ln86_reg_1308_pp0_iter2_reg;
        or_ln117_209_reg_1555 <= or_ln117_209_fu_700_p2;
        or_ln117_213_reg_1585 <= or_ln117_213_fu_807_p2;
        or_ln117_218_reg_1618 <= or_ln117_218_fu_946_p2;
        or_ln117_220_reg_1628 <= or_ln117_220_fu_966_p2;
        or_ln117_222_reg_1634 <= or_ln117_222_fu_972_p2;
        or_ln117_222_reg_1634_pp0_iter5_reg <= or_ln117_222_reg_1634;
        or_ln117_224_reg_1642 <= or_ln117_224_fu_1048_p2;
        or_ln117_228_reg_1652 <= or_ln117_228_fu_1123_p2;
        or_ln117_reg_1522 <= or_ln117_fu_562_p2;
        select_ln117_232_reg_1550 <= select_ln117_232_fu_693_p3;
        select_ln117_238_reg_1590 <= select_ln117_238_fu_821_p3;
        select_ln117_244_reg_1623 <= select_ln117_244_fu_958_p3;
        select_ln117_250_reg_1647 <= select_ln117_250_fu_1061_p3;
        select_ln117_254_reg_1657 <= select_ln117_254_fu_1137_p3;
        xor_ln104_reg_1527 <= xor_ln104_fu_568_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1172_p65 = 'bx;

assign agg_result_fu_1172_p66 = ((or_ln117_229_fu_1160_p2[0:0] == 1'b1) ? select_ln117_254_reg_1657 : 5'd31);

assign and_ln102_285_fu_705_p2 = (xor_ln104_reg_1527 & icmp_ln86_231_reg_1324_pp0_iter2_reg);

assign and_ln102_286_fu_522_p2 = (icmp_ln86_232_reg_1330 & and_ln102_reg_1482);

assign and_ln102_287_fu_573_p2 = (icmp_ln86_233_reg_1336_pp0_iter1_reg & and_ln104_reg_1492);

assign and_ln102_288_fu_719_p2 = (icmp_ln86_234_reg_1342_pp0_iter2_reg & and_ln102_285_fu_705_p2);

assign and_ln102_289_fu_839_p2 = (icmp_ln86_235_reg_1348_pp0_iter3_reg & and_ln104_41_reg_1567);

assign and_ln102_290_fu_536_p2 = (icmp_ln86_236_reg_1354 & and_ln102_286_fu_522_p2);

assign and_ln102_291_fu_546_p2 = (icmp_ln86_237_reg_1360 & and_ln104_42_fu_531_p2);

assign and_ln102_292_fu_592_p2 = (icmp_ln86_238_reg_1366_pp0_iter1_reg & and_ln102_287_fu_573_p2);

assign and_ln102_293_fu_729_p2 = (icmp_ln86_239_reg_1372_pp0_iter2_reg & and_ln104_43_reg_1539);

assign and_ln102_294_fu_733_p2 = (icmp_ln86_240_reg_1378_pp0_iter2_reg & and_ln102_288_fu_719_p2);

assign and_ln102_295_fu_863_p2 = (icmp_ln86_241_reg_1384_pp0_iter3_reg & and_ln104_44_fu_834_p2);

assign and_ln102_296_fu_981_p2 = (icmp_ln86_242_reg_1390_pp0_iter4_reg & and_ln102_289_reg_1600);

assign and_ln102_297_fu_1074_p2 = (icmp_ln86_243_reg_1396_pp0_iter5_reg & and_ln104_45_reg_1607_pp0_iter5_reg);

assign and_ln102_298_fu_597_p2 = (icmp_ln86_244_reg_1402_pp0_iter1_reg & and_ln102_290_reg_1510);

assign and_ln102_299_fu_551_p2 = (xor_ln104_114_fu_541_p2 & icmp_ln86_245_reg_1407);

assign and_ln102_300_fu_556_p2 = (and_ln102_299_fu_551_p2 & and_ln102_286_fu_522_p2);

assign and_ln102_301_fu_601_p2 = (icmp_ln86_246_reg_1412_pp0_iter1_reg & and_ln102_291_reg_1516);

assign and_ln102_302_fu_605_p2 = (xor_ln104_115_fu_587_p2 & icmp_ln86_247_reg_1417_pp0_iter1_reg);

assign and_ln102_303_fu_610_p2 = (and_ln104_42_reg_1505 & and_ln102_302_fu_605_p2);

assign and_ln102_304_fu_738_p2 = (icmp_ln86_248_reg_1422_pp0_iter2_reg & and_ln102_292_reg_1545);

assign and_ln102_305_fu_742_p2 = (xor_ln104_116_fu_724_p2 & icmp_ln86_249_reg_1427_pp0_iter2_reg);

assign and_ln102_306_fu_747_p2 = (and_ln102_305_fu_742_p2 & and_ln102_287_reg_1533);

assign and_ln102_307_fu_752_p2 = (icmp_ln86_250_reg_1432_pp0_iter2_reg & and_ln102_293_fu_729_p2);

assign and_ln102_308_fu_868_p2 = (xor_ln104_117_fu_853_p2 & icmp_ln86_251_reg_1437_pp0_iter3_reg);

assign and_ln102_309_fu_873_p2 = (and_ln104_43_reg_1539_pp0_iter3_reg & and_ln102_308_fu_868_p2);

assign and_ln102_310_fu_878_p2 = (icmp_ln86_252_reg_1442_pp0_iter3_reg & and_ln102_294_reg_1579);

assign and_ln102_311_fu_882_p2 = (xor_ln104_118_fu_858_p2 & icmp_ln86_253_reg_1447_pp0_iter3_reg);

assign and_ln102_312_fu_887_p2 = (and_ln102_311_fu_882_p2 & and_ln102_288_reg_1573);

assign and_ln102_313_fu_985_p2 = (icmp_ln86_254_reg_1452_pp0_iter4_reg & and_ln102_295_reg_1613);

assign and_ln102_314_fu_989_p2 = (xor_ln104_119_fu_976_p2 & icmp_ln86_255_reg_1457_pp0_iter4_reg);

assign and_ln102_315_fu_994_p2 = (and_ln104_44_reg_1595 & and_ln102_314_fu_989_p2);

assign and_ln102_316_fu_999_p2 = (icmp_ln86_256_reg_1462_pp0_iter4_reg & and_ln102_296_fu_981_p2);

assign and_ln102_317_fu_1078_p2 = (xor_ln104_120_fu_1069_p2 & icmp_ln86_257_reg_1467_pp0_iter5_reg);

assign and_ln102_318_fu_1083_p2 = (and_ln102_317_fu_1078_p2 & and_ln102_289_reg_1600_pp0_iter5_reg);

assign and_ln102_319_fu_1088_p2 = (icmp_ln86_258_reg_1472_pp0_iter5_reg & and_ln102_297_fu_1074_p2);

assign and_ln102_320_fu_1150_p2 = (xor_ln104_121_fu_1145_p2 & icmp_ln86_259_reg_1477_pp0_iter6_reg);

assign and_ln102_321_fu_1155_p2 = (and_ln104_45_reg_1607_pp0_iter6_reg & and_ln102_320_fu_1150_p2);

assign and_ln102_fu_506_p2 = (icmp_ln86_fu_320_p2 & icmp_ln86_230_fu_326_p2);

assign and_ln104_41_fu_714_p2 = (xor_ln104_reg_1527 & xor_ln104_109_fu_709_p2);

assign and_ln104_42_fu_531_p2 = (xor_ln104_110_fu_526_p2 & and_ln102_reg_1482);

assign and_ln104_43_fu_582_p2 = (xor_ln104_111_fu_577_p2 & and_ln104_reg_1492);

assign and_ln104_44_fu_834_p2 = (xor_ln104_112_fu_829_p2 & and_ln102_285_reg_1561);

assign and_ln104_45_fu_848_p2 = (xor_ln104_113_fu_843_p2 & and_ln104_41_reg_1567);

assign and_ln104_fu_517_p2 = (xor_ln104_108_fu_512_p2 & icmp_ln86_reg_1308);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1172_p67;

assign icmp_ln86_230_fu_326_p2 = (($signed(p_read2_int_reg) < $signed(18'd261549)) ? 1'b1 : 1'b0);

assign icmp_ln86_231_fu_332_p2 = (($signed(p_read10_int_reg) < $signed(18'd1597)) ? 1'b1 : 1'b0);

assign icmp_ln86_232_fu_338_p2 = (($signed(p_read10_int_reg) < $signed(18'd423)) ? 1'b1 : 1'b0);

assign icmp_ln86_233_fu_344_p2 = (($signed(p_read10_int_reg) < $signed(18'd1409)) ? 1'b1 : 1'b0);

assign icmp_ln86_234_fu_350_p2 = (($signed(p_read4_int_reg) < $signed(18'd17)) ? 1'b1 : 1'b0);

assign icmp_ln86_235_fu_356_p2 = (($signed(p_read10_int_reg) < $signed(18'd1909)) ? 1'b1 : 1'b0);

assign icmp_ln86_236_fu_362_p2 = (($signed(p_read10_int_reg) < $signed(18'd29)) ? 1'b1 : 1'b0);

assign icmp_ln86_237_fu_368_p2 = (($signed(p_read6_int_reg) < $signed(18'd15)) ? 1'b1 : 1'b0);

assign icmp_ln86_238_fu_374_p2 = (($signed(p_read10_int_reg) < $signed(18'd381)) ? 1'b1 : 1'b0);

assign icmp_ln86_239_fu_380_p2 = (($signed(p_read10_int_reg) < $signed(18'd2090)) ? 1'b1 : 1'b0);

assign icmp_ln86_240_fu_386_p2 = (($signed(p_read3_int_reg) < $signed(18'd262085)) ? 1'b1 : 1'b0);

assign icmp_ln86_241_fu_392_p2 = (($signed(p_read1_int_reg) < $signed(18'd359)) ? 1'b1 : 1'b0);

assign icmp_ln86_242_fu_398_p2 = (($signed(p_read8_int_reg) < $signed(18'd261576)) ? 1'b1 : 1'b0);

assign icmp_ln86_243_fu_404_p2 = (($signed(p_read4_int_reg) < $signed(18'd1645)) ? 1'b1 : 1'b0);

assign icmp_ln86_244_fu_410_p2 = (($signed(p_read1_int_reg) < $signed(18'd2437)) ? 1'b1 : 1'b0);

assign icmp_ln86_245_fu_416_p2 = (($signed(p_read11_int_reg) < $signed(18'd261559)) ? 1'b1 : 1'b0);

assign icmp_ln86_246_fu_422_p2 = (($signed(p_read9_int_reg) < $signed(18'd259571)) ? 1'b1 : 1'b0);

assign icmp_ln86_247_fu_428_p2 = (($signed(p_read7_int_reg) < $signed(18'd261548)) ? 1'b1 : 1'b0);

assign icmp_ln86_248_fu_434_p2 = (($signed(p_read10_int_reg) < $signed(18'd26)) ? 1'b1 : 1'b0);

assign icmp_ln86_249_fu_440_p2 = (($signed(p_read7_int_reg) < $signed(18'd261271)) ? 1'b1 : 1'b0);

assign icmp_ln86_250_fu_446_p2 = (($signed(p_read4_int_reg) < $signed(18'd1347)) ? 1'b1 : 1'b0);

assign icmp_ln86_251_fu_452_p2 = (($signed(p_read4_int_reg) < $signed(18'd2776)) ? 1'b1 : 1'b0);

assign icmp_ln86_252_fu_458_p2 = (($signed(p_read5_int_reg) < $signed(18'd338)) ? 1'b1 : 1'b0);

assign icmp_ln86_253_fu_464_p2 = (($signed(p_read11_int_reg) < $signed(18'd265)) ? 1'b1 : 1'b0);

assign icmp_ln86_254_fu_470_p2 = (($signed(p_read7_int_reg) < $signed(18'd261431)) ? 1'b1 : 1'b0);

assign icmp_ln86_255_fu_476_p2 = (($signed(p_read3_int_reg) < $signed(18'd74)) ? 1'b1 : 1'b0);

assign icmp_ln86_256_fu_482_p2 = (($signed(p_read4_int_reg) < $signed(18'd1125)) ? 1'b1 : 1'b0);

assign icmp_ln86_257_fu_488_p2 = (($signed(p_read11_int_reg) < $signed(18'd1398)) ? 1'b1 : 1'b0);

assign icmp_ln86_258_fu_494_p2 = (($signed(p_read2_int_reg) < $signed(18'd261320)) ? 1'b1 : 1'b0);

assign icmp_ln86_259_fu_500_p2 = (($signed(p_read11_int_reg) < $signed(18'd2863)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_320_p2 = (($signed(p_read9_int_reg) < $signed(18'd261067)) ? 1'b1 : 1'b0);

assign or_ln117_205_fu_643_p2 = (and_ln102_301_fu_601_p2 | and_ln102_286_reg_1498);

assign or_ln117_206_fu_655_p2 = (and_ln102_291_reg_1516 | and_ln102_286_reg_1498);

assign or_ln117_207_fu_667_p2 = (or_ln117_206_fu_655_p2 | and_ln102_303_fu_610_p2);

assign or_ln117_208_fu_757_p2 = (and_ln102_reg_1482_pp0_iter2_reg | and_ln102_304_fu_738_p2);

assign or_ln117_209_fu_700_p2 = (and_ln102_reg_1482_pp0_iter1_reg | and_ln102_292_fu_592_p2);

assign or_ln117_210_fu_769_p2 = (or_ln117_209_reg_1555 | and_ln102_306_fu_747_p2);

assign or_ln117_211_fu_781_p2 = (and_ln102_reg_1482_pp0_iter2_reg | and_ln102_287_reg_1533);

assign or_ln117_212_fu_793_p2 = (or_ln117_211_fu_781_p2 | and_ln102_307_fu_752_p2);

assign or_ln117_213_fu_807_p2 = (or_ln117_211_fu_781_p2 | and_ln102_293_fu_729_p2);

assign or_ln117_214_fu_892_p2 = (or_ln117_213_reg_1585 | and_ln102_309_fu_873_p2);

assign or_ln117_215_fu_908_p2 = (icmp_ln86_reg_1308_pp0_iter3_reg | and_ln102_310_fu_878_p2);

assign or_ln117_216_fu_920_p2 = (icmp_ln86_reg_1308_pp0_iter3_reg | and_ln102_294_reg_1579);

assign or_ln117_217_fu_932_p2 = (or_ln117_216_fu_920_p2 | and_ln102_312_fu_887_p2);

assign or_ln117_218_fu_946_p2 = (icmp_ln86_reg_1308_pp0_iter3_reg | and_ln102_288_reg_1573);

assign or_ln117_219_fu_1004_p2 = (or_ln117_218_reg_1618 | and_ln102_313_fu_985_p2);

assign or_ln117_220_fu_966_p2 = (or_ln117_218_fu_946_p2 | and_ln102_295_fu_863_p2);

assign or_ln117_221_fu_1016_p2 = (or_ln117_220_reg_1628 | and_ln102_315_fu_994_p2);

assign or_ln117_222_fu_972_p2 = (icmp_ln86_reg_1308_pp0_iter3_reg | and_ln102_285_reg_1561);

assign or_ln117_223_fu_1036_p2 = (or_ln117_222_reg_1634 | and_ln102_316_fu_999_p2);

assign or_ln117_224_fu_1048_p2 = (or_ln117_222_reg_1634 | and_ln102_296_fu_981_p2);

assign or_ln117_225_fu_1093_p2 = (or_ln117_224_reg_1642 | and_ln102_318_fu_1083_p2);

assign or_ln117_226_fu_1098_p2 = (or_ln117_222_reg_1634_pp0_iter5_reg | and_ln102_289_reg_1600_pp0_iter5_reg);

assign or_ln117_227_fu_1109_p2 = (or_ln117_226_fu_1098_p2 | and_ln102_319_fu_1088_p2);

assign or_ln117_228_fu_1123_p2 = (or_ln117_226_fu_1098_p2 | and_ln102_297_fu_1074_p2);

assign or_ln117_229_fu_1160_p2 = (or_ln117_228_reg_1652 | and_ln102_321_fu_1155_p2);

assign or_ln117_fu_562_p2 = (and_ln102_300_fu_556_p2 | and_ln102_290_fu_536_p2);

assign select_ln117_227_fu_632_p3 = ((or_ln117_reg_1522[0:0] == 1'b1) ? select_ln117_fu_625_p3 : 2'd3);

assign select_ln117_228_fu_648_p3 = ((and_ln102_286_reg_1498[0:0] == 1'b1) ? zext_ln117_23_fu_639_p1 : 3'd4);

assign select_ln117_229_fu_659_p3 = ((or_ln117_205_fu_643_p2[0:0] == 1'b1) ? select_ln117_228_fu_648_p3 : 3'd5);

assign select_ln117_230_fu_673_p3 = ((or_ln117_206_fu_655_p2[0:0] == 1'b1) ? select_ln117_229_fu_659_p3 : 3'd6);

assign select_ln117_231_fu_681_p3 = ((or_ln117_207_fu_667_p2[0:0] == 1'b1) ? select_ln117_230_fu_673_p3 : 3'd7);

assign select_ln117_232_fu_693_p3 = ((and_ln102_reg_1482_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_24_fu_689_p1 : 4'd8);

assign select_ln117_233_fu_762_p3 = ((or_ln117_208_fu_757_p2[0:0] == 1'b1) ? select_ln117_232_reg_1550 : 4'd9);

assign select_ln117_234_fu_774_p3 = ((or_ln117_209_reg_1555[0:0] == 1'b1) ? select_ln117_233_fu_762_p3 : 4'd10);

assign select_ln117_235_fu_785_p3 = ((or_ln117_210_fu_769_p2[0:0] == 1'b1) ? select_ln117_234_fu_774_p3 : 4'd11);

assign select_ln117_236_fu_799_p3 = ((or_ln117_211_fu_781_p2[0:0] == 1'b1) ? select_ln117_235_fu_785_p3 : 4'd12);

assign select_ln117_237_fu_813_p3 = ((or_ln117_212_fu_793_p2[0:0] == 1'b1) ? select_ln117_236_fu_799_p3 : 4'd13);

assign select_ln117_238_fu_821_p3 = ((or_ln117_213_fu_807_p2[0:0] == 1'b1) ? select_ln117_237_fu_813_p3 : 4'd14);

assign select_ln117_239_fu_897_p3 = ((or_ln117_214_fu_892_p2[0:0] == 1'b1) ? select_ln117_238_reg_1590 : 4'd15);

assign select_ln117_240_fu_913_p3 = ((icmp_ln86_reg_1308_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_25_fu_904_p1 : 5'd16);

assign select_ln117_241_fu_924_p3 = ((or_ln117_215_fu_908_p2[0:0] == 1'b1) ? select_ln117_240_fu_913_p3 : 5'd17);

assign select_ln117_242_fu_938_p3 = ((or_ln117_216_fu_920_p2[0:0] == 1'b1) ? select_ln117_241_fu_924_p3 : 5'd18);

assign select_ln117_243_fu_950_p3 = ((or_ln117_217_fu_932_p2[0:0] == 1'b1) ? select_ln117_242_fu_938_p3 : 5'd19);

assign select_ln117_244_fu_958_p3 = ((or_ln117_218_fu_946_p2[0:0] == 1'b1) ? select_ln117_243_fu_950_p3 : 5'd20);

assign select_ln117_245_fu_1009_p3 = ((or_ln117_219_fu_1004_p2[0:0] == 1'b1) ? select_ln117_244_reg_1623 : 5'd21);

assign select_ln117_246_fu_1021_p3 = ((or_ln117_220_reg_1628[0:0] == 1'b1) ? select_ln117_245_fu_1009_p3 : 5'd22);

assign select_ln117_247_fu_1028_p3 = ((or_ln117_221_fu_1016_p2[0:0] == 1'b1) ? select_ln117_246_fu_1021_p3 : 5'd23);

assign select_ln117_248_fu_1041_p3 = ((or_ln117_222_reg_1634[0:0] == 1'b1) ? select_ln117_247_fu_1028_p3 : 5'd24);

assign select_ln117_249_fu_1053_p3 = ((or_ln117_223_fu_1036_p2[0:0] == 1'b1) ? select_ln117_248_fu_1041_p3 : 5'd25);

assign select_ln117_250_fu_1061_p3 = ((or_ln117_224_fu_1048_p2[0:0] == 1'b1) ? select_ln117_249_fu_1053_p3 : 5'd26);

assign select_ln117_251_fu_1102_p3 = ((or_ln117_225_fu_1093_p2[0:0] == 1'b1) ? select_ln117_250_reg_1647 : 5'd27);

assign select_ln117_252_fu_1115_p3 = ((or_ln117_226_fu_1098_p2[0:0] == 1'b1) ? select_ln117_251_fu_1102_p3 : 5'd28);

assign select_ln117_253_fu_1129_p3 = ((or_ln117_227_fu_1109_p2[0:0] == 1'b1) ? select_ln117_252_fu_1115_p3 : 5'd29);

assign select_ln117_254_fu_1137_p3 = ((or_ln117_228_fu_1123_p2[0:0] == 1'b1) ? select_ln117_253_fu_1129_p3 : 5'd30);

assign select_ln117_fu_625_p3 = ((and_ln102_290_reg_1510[0:0] == 1'b1) ? zext_ln117_fu_621_p1 : 2'd2);

assign xor_ln104_108_fu_512_p2 = (icmp_ln86_230_reg_1319 ^ 1'd1);

assign xor_ln104_109_fu_709_p2 = (icmp_ln86_231_reg_1324_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_110_fu_526_p2 = (icmp_ln86_232_reg_1330 ^ 1'd1);

assign xor_ln104_111_fu_577_p2 = (icmp_ln86_233_reg_1336_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_112_fu_829_p2 = (icmp_ln86_234_reg_1342_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_113_fu_843_p2 = (icmp_ln86_235_reg_1348_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_114_fu_541_p2 = (icmp_ln86_236_reg_1354 ^ 1'd1);

assign xor_ln104_115_fu_587_p2 = (icmp_ln86_237_reg_1360_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_116_fu_724_p2 = (icmp_ln86_238_reg_1366_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_117_fu_853_p2 = (icmp_ln86_239_reg_1372_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_118_fu_858_p2 = (icmp_ln86_240_reg_1378_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_119_fu_976_p2 = (icmp_ln86_241_reg_1384_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_120_fu_1069_p2 = (icmp_ln86_242_reg_1390_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_121_fu_1145_p2 = (icmp_ln86_243_reg_1396_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_568_p2 = (icmp_ln86_reg_1308_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_615_p2 = (1'd1 ^ and_ln102_298_fu_597_p2);

assign zext_ln117_23_fu_639_p1 = select_ln117_227_fu_632_p3;

assign zext_ln117_24_fu_689_p1 = select_ln117_231_fu_681_p3;

assign zext_ln117_25_fu_904_p1 = select_ln117_239_fu_897_p3;

assign zext_ln117_fu_621_p1 = xor_ln117_fu_615_p2;

endmodule //conifer_jettag_accelerator_decision_function_91
