{
  "name": "core_arch::x86::avx512f::_mm256_mmask_i64gather_pd",
  "safe": false,
  "callees": {
    "core_arch::x86::__m256d::as_f64x4": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::f64x4": "Constructor"
      }
    },
    "core_arch::x86::__m256i::as_i64x4": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::i64x4": "Constructor"
      }
    },
    "core_arch::x86::avx512f::vgatherqpd_256": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m256d": [
      "Plain"
    ],
    "core_arch::simd::f64x4": [
      "Plain"
    ],
    "core_arch::x86::__m256i": [
      "Plain"
    ],
    "core_arch::simd::i64x4": [
      "Plain"
    ]
  },
  "path": 8160,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512f.rs:17866:1: 17880:2",
  "src": "pub unsafe fn _mm256_mmask_i64gather_pd<const SCALE: i32>(\n    src: __m256d,\n    k: __mmask8,\n    vindex: __m256i,\n    base_addr: *const f64,\n) -> __m256d {\n    static_assert_imm8_scale!(SCALE);\n    transmute(vgatherqpd_256(\n        src.as_f64x4(),\n        base_addr as _,\n        vindex.as_i64x4(),\n        k,\n        SCALE,\n    ))\n}",
  "mir": "fn core_arch::x86::avx512f::_mm256_mmask_i64gather_pd(_1: core_arch::x86::__m256d, _2: u8, _3: core_arch::x86::__m256i, _4: *const f64) -> core_arch::x86::__m256d {\n    let mut _0: core_arch::x86::__m256d;\n    let mut _5: core_arch::simd::f64x4;\n    let mut _6: core_arch::simd::f64x4;\n    let mut _7: *const i8;\n    let mut _8: core_arch::simd::i64x4;\n    debug src => _1;\n    debug k => _2;\n    debug vindex => _3;\n    debug base_addr => _4;\n    bb0: {\n        StorageLive(_5);\n        StorageLive(_6);\n        _6 = core_arch::x86::__m256d::as_f64x4(_1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _7 = _4 as *const i8;\n        StorageLive(_8);\n        _8 = core_arch::x86::__m256i::as_i64x4(_3) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _5 = core_arch::x86::avx512f::vgatherqpd_256(move _6, _7, move _8, _2, SCALE) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_8);\n        StorageDead(_6);\n        _0 = move _5 as core_arch::x86::__m256d;\n        StorageDead(_5);\n        return;\n    }\n}\n",
  "doc": " Loads 4 double-precision (64-bit) floating-point elements from memory starting at location base_addr\n at packed 32-bit integer indices stored in vindex scaled by scale using writemask k (elements are copied\n from src when the corresponding mask bit is not set).\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mmask_i64gather_pd)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}