
turnstile_stm_final.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005a84  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000184  08005b90  08005b90  00006b90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005d14  08005d14  0000718c  2**0
                  CONTENTS
  4 .ARM          00000008  08005d14  08005d14  00006d14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005d1c  08005d1c  0000718c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005d1c  08005d1c  00006d1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005d20  08005d20  00006d20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000018c  20000000  08005d24  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000408c  2000018c  08005eb0  0000718c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004218  08005eb0  00007218  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000718c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e497  00000000  00000000  000071b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000027cb  00000000  00000000  0001564c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ea0  00000000  00000000  00017e18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b57  00000000  00000000  00018cb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018a13  00000000  00000000  0001980f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010baa  00000000  00000000  00032222  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c1de  00000000  00000000  00042dcc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cefaa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004188  00000000  00000000  000ceff0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  000d3178  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000018c 	.word	0x2000018c
 8000128:	00000000 	.word	0x00000000
 800012c:	08005b78 	.word	0x08005b78

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000190 	.word	0x20000190
 8000148:	08005b78 	.word	0x08005b78

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <__aeabi_frsub>:
 800015c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000160:	e002      	b.n	8000168 <__addsf3>
 8000162:	bf00      	nop

08000164 <__aeabi_fsub>:
 8000164:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000168 <__addsf3>:
 8000168:	0042      	lsls	r2, r0, #1
 800016a:	bf1f      	itttt	ne
 800016c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000170:	ea92 0f03 	teqne	r2, r3
 8000174:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000178:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800017c:	d06a      	beq.n	8000254 <__addsf3+0xec>
 800017e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000182:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000186:	bfc1      	itttt	gt
 8000188:	18d2      	addgt	r2, r2, r3
 800018a:	4041      	eorgt	r1, r0
 800018c:	4048      	eorgt	r0, r1
 800018e:	4041      	eorgt	r1, r0
 8000190:	bfb8      	it	lt
 8000192:	425b      	neglt	r3, r3
 8000194:	2b19      	cmp	r3, #25
 8000196:	bf88      	it	hi
 8000198:	4770      	bxhi	lr
 800019a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800019e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80001a2:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4240      	negne	r0, r0
 80001aa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001ae:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001b2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001b6:	bf18      	it	ne
 80001b8:	4249      	negne	r1, r1
 80001ba:	ea92 0f03 	teq	r2, r3
 80001be:	d03f      	beq.n	8000240 <__addsf3+0xd8>
 80001c0:	f1a2 0201 	sub.w	r2, r2, #1
 80001c4:	fa41 fc03 	asr.w	ip, r1, r3
 80001c8:	eb10 000c 	adds.w	r0, r0, ip
 80001cc:	f1c3 0320 	rsb	r3, r3, #32
 80001d0:	fa01 f103 	lsl.w	r1, r1, r3
 80001d4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80001d8:	d502      	bpl.n	80001e0 <__addsf3+0x78>
 80001da:	4249      	negs	r1, r1
 80001dc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001e0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80001e4:	d313      	bcc.n	800020e <__addsf3+0xa6>
 80001e6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80001ea:	d306      	bcc.n	80001fa <__addsf3+0x92>
 80001ec:	0840      	lsrs	r0, r0, #1
 80001ee:	ea4f 0131 	mov.w	r1, r1, rrx
 80001f2:	f102 0201 	add.w	r2, r2, #1
 80001f6:	2afe      	cmp	r2, #254	@ 0xfe
 80001f8:	d251      	bcs.n	800029e <__addsf3+0x136>
 80001fa:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80001fe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000202:	bf08      	it	eq
 8000204:	f020 0001 	biceq.w	r0, r0, #1
 8000208:	ea40 0003 	orr.w	r0, r0, r3
 800020c:	4770      	bx	lr
 800020e:	0049      	lsls	r1, r1, #1
 8000210:	eb40 0000 	adc.w	r0, r0, r0
 8000214:	3a01      	subs	r2, #1
 8000216:	bf28      	it	cs
 8000218:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 800021c:	d2ed      	bcs.n	80001fa <__addsf3+0x92>
 800021e:	fab0 fc80 	clz	ip, r0
 8000222:	f1ac 0c08 	sub.w	ip, ip, #8
 8000226:	ebb2 020c 	subs.w	r2, r2, ip
 800022a:	fa00 f00c 	lsl.w	r0, r0, ip
 800022e:	bfaa      	itet	ge
 8000230:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000234:	4252      	neglt	r2, r2
 8000236:	4318      	orrge	r0, r3
 8000238:	bfbc      	itt	lt
 800023a:	40d0      	lsrlt	r0, r2
 800023c:	4318      	orrlt	r0, r3
 800023e:	4770      	bx	lr
 8000240:	f092 0f00 	teq	r2, #0
 8000244:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000248:	bf06      	itte	eq
 800024a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 800024e:	3201      	addeq	r2, #1
 8000250:	3b01      	subne	r3, #1
 8000252:	e7b5      	b.n	80001c0 <__addsf3+0x58>
 8000254:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000258:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800025c:	bf18      	it	ne
 800025e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000262:	d021      	beq.n	80002a8 <__addsf3+0x140>
 8000264:	ea92 0f03 	teq	r2, r3
 8000268:	d004      	beq.n	8000274 <__addsf3+0x10c>
 800026a:	f092 0f00 	teq	r2, #0
 800026e:	bf08      	it	eq
 8000270:	4608      	moveq	r0, r1
 8000272:	4770      	bx	lr
 8000274:	ea90 0f01 	teq	r0, r1
 8000278:	bf1c      	itt	ne
 800027a:	2000      	movne	r0, #0
 800027c:	4770      	bxne	lr
 800027e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000282:	d104      	bne.n	800028e <__addsf3+0x126>
 8000284:	0040      	lsls	r0, r0, #1
 8000286:	bf28      	it	cs
 8000288:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 800028c:	4770      	bx	lr
 800028e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000292:	bf3c      	itt	cc
 8000294:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000298:	4770      	bxcc	lr
 800029a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800029e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 80002a2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002a6:	4770      	bx	lr
 80002a8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002ac:	bf16      	itet	ne
 80002ae:	4608      	movne	r0, r1
 80002b0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002b4:	4601      	movne	r1, r0
 80002b6:	0242      	lsls	r2, r0, #9
 80002b8:	bf06      	itte	eq
 80002ba:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002be:	ea90 0f01 	teqeq	r0, r1
 80002c2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002c6:	4770      	bx	lr

080002c8 <__aeabi_ui2f>:
 80002c8:	f04f 0300 	mov.w	r3, #0
 80002cc:	e004      	b.n	80002d8 <__aeabi_i2f+0x8>
 80002ce:	bf00      	nop

080002d0 <__aeabi_i2f>:
 80002d0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80002d4:	bf48      	it	mi
 80002d6:	4240      	negmi	r0, r0
 80002d8:	ea5f 0c00 	movs.w	ip, r0
 80002dc:	bf08      	it	eq
 80002de:	4770      	bxeq	lr
 80002e0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80002e4:	4601      	mov	r1, r0
 80002e6:	f04f 0000 	mov.w	r0, #0
 80002ea:	e01c      	b.n	8000326 <__aeabi_l2f+0x2a>

080002ec <__aeabi_ul2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f04f 0300 	mov.w	r3, #0
 80002f8:	e00a      	b.n	8000310 <__aeabi_l2f+0x14>
 80002fa:	bf00      	nop

080002fc <__aeabi_l2f>:
 80002fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000300:	bf08      	it	eq
 8000302:	4770      	bxeq	lr
 8000304:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000308:	d502      	bpl.n	8000310 <__aeabi_l2f+0x14>
 800030a:	4240      	negs	r0, r0
 800030c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000310:	ea5f 0c01 	movs.w	ip, r1
 8000314:	bf02      	ittt	eq
 8000316:	4684      	moveq	ip, r0
 8000318:	4601      	moveq	r1, r0
 800031a:	2000      	moveq	r0, #0
 800031c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000320:	bf08      	it	eq
 8000322:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000326:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800032a:	fabc f28c 	clz	r2, ip
 800032e:	3a08      	subs	r2, #8
 8000330:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000334:	db10      	blt.n	8000358 <__aeabi_l2f+0x5c>
 8000336:	fa01 fc02 	lsl.w	ip, r1, r2
 800033a:	4463      	add	r3, ip
 800033c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000340:	f1c2 0220 	rsb	r2, r2, #32
 8000344:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000348:	fa20 f202 	lsr.w	r2, r0, r2
 800034c:	eb43 0002 	adc.w	r0, r3, r2
 8000350:	bf08      	it	eq
 8000352:	f020 0001 	biceq.w	r0, r0, #1
 8000356:	4770      	bx	lr
 8000358:	f102 0220 	add.w	r2, r2, #32
 800035c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000360:	f1c2 0220 	rsb	r2, r2, #32
 8000364:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000368:	fa21 f202 	lsr.w	r2, r1, r2
 800036c:	eb43 0002 	adc.w	r0, r3, r2
 8000370:	bf08      	it	eq
 8000372:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000376:	4770      	bx	lr

08000378 <__aeabi_fmul>:
 8000378:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800037c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000380:	bf1e      	ittt	ne
 8000382:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000386:	ea92 0f0c 	teqne	r2, ip
 800038a:	ea93 0f0c 	teqne	r3, ip
 800038e:	d06f      	beq.n	8000470 <__aeabi_fmul+0xf8>
 8000390:	441a      	add	r2, r3
 8000392:	ea80 0c01 	eor.w	ip, r0, r1
 8000396:	0240      	lsls	r0, r0, #9
 8000398:	bf18      	it	ne
 800039a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800039e:	d01e      	beq.n	80003de <__aeabi_fmul+0x66>
 80003a0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80003a4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80003a8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003ac:	fba0 3101 	umull	r3, r1, r0, r1
 80003b0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003b4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003b8:	bf3e      	ittt	cc
 80003ba:	0049      	lslcc	r1, r1, #1
 80003bc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003c0:	005b      	lslcc	r3, r3, #1
 80003c2:	ea40 0001 	orr.w	r0, r0, r1
 80003c6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003ca:	2afd      	cmp	r2, #253	@ 0xfd
 80003cc:	d81d      	bhi.n	800040a <__aeabi_fmul+0x92>
 80003ce:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003d2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003d6:	bf08      	it	eq
 80003d8:	f020 0001 	biceq.w	r0, r0, #1
 80003dc:	4770      	bx	lr
 80003de:	f090 0f00 	teq	r0, #0
 80003e2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80003e6:	bf08      	it	eq
 80003e8:	0249      	lsleq	r1, r1, #9
 80003ea:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003ee:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003f2:	3a7f      	subs	r2, #127	@ 0x7f
 80003f4:	bfc2      	ittt	gt
 80003f6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80003fa:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003fe:	4770      	bxgt	lr
 8000400:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000404:	f04f 0300 	mov.w	r3, #0
 8000408:	3a01      	subs	r2, #1
 800040a:	dc5d      	bgt.n	80004c8 <__aeabi_fmul+0x150>
 800040c:	f112 0f19 	cmn.w	r2, #25
 8000410:	bfdc      	itt	le
 8000412:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000416:	4770      	bxle	lr
 8000418:	f1c2 0200 	rsb	r2, r2, #0
 800041c:	0041      	lsls	r1, r0, #1
 800041e:	fa21 f102 	lsr.w	r1, r1, r2
 8000422:	f1c2 0220 	rsb	r2, r2, #32
 8000426:	fa00 fc02 	lsl.w	ip, r0, r2
 800042a:	ea5f 0031 	movs.w	r0, r1, rrx
 800042e:	f140 0000 	adc.w	r0, r0, #0
 8000432:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000436:	bf08      	it	eq
 8000438:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800043c:	4770      	bx	lr
 800043e:	f092 0f00 	teq	r2, #0
 8000442:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000446:	bf02      	ittt	eq
 8000448:	0040      	lsleq	r0, r0, #1
 800044a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800044e:	3a01      	subeq	r2, #1
 8000450:	d0f9      	beq.n	8000446 <__aeabi_fmul+0xce>
 8000452:	ea40 000c 	orr.w	r0, r0, ip
 8000456:	f093 0f00 	teq	r3, #0
 800045a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800045e:	bf02      	ittt	eq
 8000460:	0049      	lsleq	r1, r1, #1
 8000462:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000466:	3b01      	subeq	r3, #1
 8000468:	d0f9      	beq.n	800045e <__aeabi_fmul+0xe6>
 800046a:	ea41 010c 	orr.w	r1, r1, ip
 800046e:	e78f      	b.n	8000390 <__aeabi_fmul+0x18>
 8000470:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000474:	ea92 0f0c 	teq	r2, ip
 8000478:	bf18      	it	ne
 800047a:	ea93 0f0c 	teqne	r3, ip
 800047e:	d00a      	beq.n	8000496 <__aeabi_fmul+0x11e>
 8000480:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000484:	bf18      	it	ne
 8000486:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800048a:	d1d8      	bne.n	800043e <__aeabi_fmul+0xc6>
 800048c:	ea80 0001 	eor.w	r0, r0, r1
 8000490:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000494:	4770      	bx	lr
 8000496:	f090 0f00 	teq	r0, #0
 800049a:	bf17      	itett	ne
 800049c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 80004a0:	4608      	moveq	r0, r1
 80004a2:	f091 0f00 	teqne	r1, #0
 80004a6:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 80004aa:	d014      	beq.n	80004d6 <__aeabi_fmul+0x15e>
 80004ac:	ea92 0f0c 	teq	r2, ip
 80004b0:	d101      	bne.n	80004b6 <__aeabi_fmul+0x13e>
 80004b2:	0242      	lsls	r2, r0, #9
 80004b4:	d10f      	bne.n	80004d6 <__aeabi_fmul+0x15e>
 80004b6:	ea93 0f0c 	teq	r3, ip
 80004ba:	d103      	bne.n	80004c4 <__aeabi_fmul+0x14c>
 80004bc:	024b      	lsls	r3, r1, #9
 80004be:	bf18      	it	ne
 80004c0:	4608      	movne	r0, r1
 80004c2:	d108      	bne.n	80004d6 <__aeabi_fmul+0x15e>
 80004c4:	ea80 0001 	eor.w	r0, r0, r1
 80004c8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004cc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004d0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004d4:	4770      	bx	lr
 80004d6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004da:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80004de:	4770      	bx	lr

080004e0 <__aeabi_fdiv>:
 80004e0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004e4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004e8:	bf1e      	ittt	ne
 80004ea:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004ee:	ea92 0f0c 	teqne	r2, ip
 80004f2:	ea93 0f0c 	teqne	r3, ip
 80004f6:	d069      	beq.n	80005cc <__aeabi_fdiv+0xec>
 80004f8:	eba2 0203 	sub.w	r2, r2, r3
 80004fc:	ea80 0c01 	eor.w	ip, r0, r1
 8000500:	0249      	lsls	r1, r1, #9
 8000502:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000506:	d037      	beq.n	8000578 <__aeabi_fdiv+0x98>
 8000508:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800050c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000510:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000514:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000518:	428b      	cmp	r3, r1
 800051a:	bf38      	it	cc
 800051c:	005b      	lslcc	r3, r3, #1
 800051e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000522:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000526:	428b      	cmp	r3, r1
 8000528:	bf24      	itt	cs
 800052a:	1a5b      	subcs	r3, r3, r1
 800052c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000530:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000534:	bf24      	itt	cs
 8000536:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800053a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800053e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000542:	bf24      	itt	cs
 8000544:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000548:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800054c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000550:	bf24      	itt	cs
 8000552:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000556:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800055a:	011b      	lsls	r3, r3, #4
 800055c:	bf18      	it	ne
 800055e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000562:	d1e0      	bne.n	8000526 <__aeabi_fdiv+0x46>
 8000564:	2afd      	cmp	r2, #253	@ 0xfd
 8000566:	f63f af50 	bhi.w	800040a <__aeabi_fmul+0x92>
 800056a:	428b      	cmp	r3, r1
 800056c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000570:	bf08      	it	eq
 8000572:	f020 0001 	biceq.w	r0, r0, #1
 8000576:	4770      	bx	lr
 8000578:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800057c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000580:	327f      	adds	r2, #127	@ 0x7f
 8000582:	bfc2      	ittt	gt
 8000584:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000588:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800058c:	4770      	bxgt	lr
 800058e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000592:	f04f 0300 	mov.w	r3, #0
 8000596:	3a01      	subs	r2, #1
 8000598:	e737      	b.n	800040a <__aeabi_fmul+0x92>
 800059a:	f092 0f00 	teq	r2, #0
 800059e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 80005a2:	bf02      	ittt	eq
 80005a4:	0040      	lsleq	r0, r0, #1
 80005a6:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 80005aa:	3a01      	subeq	r2, #1
 80005ac:	d0f9      	beq.n	80005a2 <__aeabi_fdiv+0xc2>
 80005ae:	ea40 000c 	orr.w	r0, r0, ip
 80005b2:	f093 0f00 	teq	r3, #0
 80005b6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005ba:	bf02      	ittt	eq
 80005bc:	0049      	lsleq	r1, r1, #1
 80005be:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80005c2:	3b01      	subeq	r3, #1
 80005c4:	d0f9      	beq.n	80005ba <__aeabi_fdiv+0xda>
 80005c6:	ea41 010c 	orr.w	r1, r1, ip
 80005ca:	e795      	b.n	80004f8 <__aeabi_fdiv+0x18>
 80005cc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005d0:	ea92 0f0c 	teq	r2, ip
 80005d4:	d108      	bne.n	80005e8 <__aeabi_fdiv+0x108>
 80005d6:	0242      	lsls	r2, r0, #9
 80005d8:	f47f af7d 	bne.w	80004d6 <__aeabi_fmul+0x15e>
 80005dc:	ea93 0f0c 	teq	r3, ip
 80005e0:	f47f af70 	bne.w	80004c4 <__aeabi_fmul+0x14c>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e776      	b.n	80004d6 <__aeabi_fmul+0x15e>
 80005e8:	ea93 0f0c 	teq	r3, ip
 80005ec:	d104      	bne.n	80005f8 <__aeabi_fdiv+0x118>
 80005ee:	024b      	lsls	r3, r1, #9
 80005f0:	f43f af4c 	beq.w	800048c <__aeabi_fmul+0x114>
 80005f4:	4608      	mov	r0, r1
 80005f6:	e76e      	b.n	80004d6 <__aeabi_fmul+0x15e>
 80005f8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80005fc:	bf18      	it	ne
 80005fe:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000602:	d1ca      	bne.n	800059a <__aeabi_fdiv+0xba>
 8000604:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000608:	f47f af5c 	bne.w	80004c4 <__aeabi_fmul+0x14c>
 800060c:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000610:	f47f af3c 	bne.w	800048c <__aeabi_fmul+0x114>
 8000614:	e75f      	b.n	80004d6 <__aeabi_fmul+0x15e>
 8000616:	bf00      	nop

08000618 <__aeabi_f2uiz>:
 8000618:	0042      	lsls	r2, r0, #1
 800061a:	d20e      	bcs.n	800063a <__aeabi_f2uiz+0x22>
 800061c:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000620:	d30b      	bcc.n	800063a <__aeabi_f2uiz+0x22>
 8000622:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000626:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800062a:	d409      	bmi.n	8000640 <__aeabi_f2uiz+0x28>
 800062c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000630:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000634:	fa23 f002 	lsr.w	r0, r3, r2
 8000638:	4770      	bx	lr
 800063a:	f04f 0000 	mov.w	r0, #0
 800063e:	4770      	bx	lr
 8000640:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000644:	d101      	bne.n	800064a <__aeabi_f2uiz+0x32>
 8000646:	0242      	lsls	r2, r0, #9
 8000648:	d102      	bne.n	8000650 <__aeabi_f2uiz+0x38>
 800064a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800064e:	4770      	bx	lr
 8000650:	f04f 0000 	mov.w	r0, #0
 8000654:	4770      	bx	lr
 8000656:	bf00      	nop

08000658 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800065e:	4b0c      	ldr	r3, [pc, #48]	@ (8000690 <MX_DMA_Init+0x38>)
 8000660:	695b      	ldr	r3, [r3, #20]
 8000662:	4a0b      	ldr	r2, [pc, #44]	@ (8000690 <MX_DMA_Init+0x38>)
 8000664:	f043 0301 	orr.w	r3, r3, #1
 8000668:	6153      	str	r3, [r2, #20]
 800066a:	4b09      	ldr	r3, [pc, #36]	@ (8000690 <MX_DMA_Init+0x38>)
 800066c:	695b      	ldr	r3, [r3, #20]
 800066e:	f003 0301 	and.w	r3, r3, #1
 8000672:	607b      	str	r3, [r7, #4]
 8000674:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8000676:	2200      	movs	r2, #0
 8000678:	2100      	movs	r1, #0
 800067a:	2010      	movs	r0, #16
 800067c:	f001 fbf1 	bl	8001e62 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000680:	2010      	movs	r0, #16
 8000682:	f001 fc0a 	bl	8001e9a <HAL_NVIC_EnableIRQ>

}
 8000686:	bf00      	nop
 8000688:	3708      	adds	r7, #8
 800068a:	46bd      	mov	sp, r7
 800068c:	bd80      	pop	{r7, pc}
 800068e:	bf00      	nop
 8000690:	40021000 	.word	0x40021000

08000694 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b088      	sub	sp, #32
 8000698:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800069a:	f107 0310 	add.w	r3, r7, #16
 800069e:	2200      	movs	r2, #0
 80006a0:	601a      	str	r2, [r3, #0]
 80006a2:	605a      	str	r2, [r3, #4]
 80006a4:	609a      	str	r2, [r3, #8]
 80006a6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006a8:	4b5f      	ldr	r3, [pc, #380]	@ (8000828 <MX_GPIO_Init+0x194>)
 80006aa:	699b      	ldr	r3, [r3, #24]
 80006ac:	4a5e      	ldr	r2, [pc, #376]	@ (8000828 <MX_GPIO_Init+0x194>)
 80006ae:	f043 0310 	orr.w	r3, r3, #16
 80006b2:	6193      	str	r3, [r2, #24]
 80006b4:	4b5c      	ldr	r3, [pc, #368]	@ (8000828 <MX_GPIO_Init+0x194>)
 80006b6:	699b      	ldr	r3, [r3, #24]
 80006b8:	f003 0310 	and.w	r3, r3, #16
 80006bc:	60fb      	str	r3, [r7, #12]
 80006be:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80006c0:	4b59      	ldr	r3, [pc, #356]	@ (8000828 <MX_GPIO_Init+0x194>)
 80006c2:	699b      	ldr	r3, [r3, #24]
 80006c4:	4a58      	ldr	r2, [pc, #352]	@ (8000828 <MX_GPIO_Init+0x194>)
 80006c6:	f043 0320 	orr.w	r3, r3, #32
 80006ca:	6193      	str	r3, [r2, #24]
 80006cc:	4b56      	ldr	r3, [pc, #344]	@ (8000828 <MX_GPIO_Init+0x194>)
 80006ce:	699b      	ldr	r3, [r3, #24]
 80006d0:	f003 0320 	and.w	r3, r3, #32
 80006d4:	60bb      	str	r3, [r7, #8]
 80006d6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006d8:	4b53      	ldr	r3, [pc, #332]	@ (8000828 <MX_GPIO_Init+0x194>)
 80006da:	699b      	ldr	r3, [r3, #24]
 80006dc:	4a52      	ldr	r2, [pc, #328]	@ (8000828 <MX_GPIO_Init+0x194>)
 80006de:	f043 0304 	orr.w	r3, r3, #4
 80006e2:	6193      	str	r3, [r2, #24]
 80006e4:	4b50      	ldr	r3, [pc, #320]	@ (8000828 <MX_GPIO_Init+0x194>)
 80006e6:	699b      	ldr	r3, [r3, #24]
 80006e8:	f003 0304 	and.w	r3, r3, #4
 80006ec:	607b      	str	r3, [r7, #4]
 80006ee:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006f0:	4b4d      	ldr	r3, [pc, #308]	@ (8000828 <MX_GPIO_Init+0x194>)
 80006f2:	699b      	ldr	r3, [r3, #24]
 80006f4:	4a4c      	ldr	r2, [pc, #304]	@ (8000828 <MX_GPIO_Init+0x194>)
 80006f6:	f043 0308 	orr.w	r3, r3, #8
 80006fa:	6193      	str	r3, [r2, #24]
 80006fc:	4b4a      	ldr	r3, [pc, #296]	@ (8000828 <MX_GPIO_Init+0x194>)
 80006fe:	699b      	ldr	r3, [r3, #24]
 8000700:	f003 0308 	and.w	r3, r3, #8
 8000704:	603b      	str	r3, [r7, #0]
 8000706:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, IR_PULSE_GEN_Pin|Direction2_Pin|Direction1_Pin, GPIO_PIN_RESET);
 8000708:	2200      	movs	r2, #0
 800070a:	f240 3101 	movw	r1, #769	@ 0x301
 800070e:	4847      	ldr	r0, [pc, #284]	@ (800082c <MX_GPIO_Init+0x198>)
 8000710:	f002 f808 	bl	8002724 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Tx_Rx_Toggle_UART2_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000714:	2200      	movs	r2, #0
 8000716:	2130      	movs	r1, #48	@ 0x30
 8000718:	4845      	ldr	r0, [pc, #276]	@ (8000830 <MX_GPIO_Init+0x19c>)
 800071a:	f002 f803 	bl	8002724 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = B1_Pin|IR1_Pin|Encoder_Pin|IR_2_Pin
 800071e:	f242 03fe 	movw	r3, #8446	@ 0x20fe
 8000722:	613b      	str	r3, [r7, #16]
                          |IR_3_Pin|IR_4_Pin|IR_5_Pin|IR_6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000724:	4b43      	ldr	r3, [pc, #268]	@ (8000834 <MX_GPIO_Init+0x1a0>)
 8000726:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000728:	2300      	movs	r3, #0
 800072a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800072c:	f107 0310 	add.w	r3, r7, #16
 8000730:	4619      	mov	r1, r3
 8000732:	483e      	ldr	r0, [pc, #248]	@ (800082c <MX_GPIO_Init+0x198>)
 8000734:	f001 fe72 	bl	800241c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = IR_PULSE_GEN_Pin|Direction2_Pin|Direction1_Pin;
 8000738:	f240 3301 	movw	r3, #769	@ 0x301
 800073c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800073e:	2301      	movs	r3, #1
 8000740:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000742:	2300      	movs	r3, #0
 8000744:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000746:	2302      	movs	r3, #2
 8000748:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800074a:	f107 0310 	add.w	r3, r7, #16
 800074e:	4619      	mov	r1, r3
 8000750:	4836      	ldr	r0, [pc, #216]	@ (800082c <MX_GPIO_Init+0x198>)
 8000752:	f001 fe63 	bl	800241c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = Tx_Rx_Toggle_UART2_Pin|LD2_Pin;
 8000756:	2330      	movs	r3, #48	@ 0x30
 8000758:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800075a:	2301      	movs	r3, #1
 800075c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800075e:	2300      	movs	r3, #0
 8000760:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000762:	2302      	movs	r3, #2
 8000764:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000766:	f107 0310 	add.w	r3, r7, #16
 800076a:	4619      	mov	r1, r3
 800076c:	4830      	ldr	r0, [pc, #192]	@ (8000830 <MX_GPIO_Init+0x19c>)
 800076e:	f001 fe55 	bl	800241c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000772:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000776:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000778:	4b2e      	ldr	r3, [pc, #184]	@ (8000834 <MX_GPIO_Init+0x1a0>)
 800077a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800077c:	2300      	movs	r3, #0
 800077e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000780:	f107 0310 	add.w	r3, r7, #16
 8000784:	4619      	mov	r1, r3
 8000786:	482c      	ldr	r0, [pc, #176]	@ (8000838 <MX_GPIO_Init+0x1a4>)
 8000788:	f001 fe48 	bl	800241c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = Limit_2A_Pin|Limit_2B_Pin;
 800078c:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000790:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000792:	4b28      	ldr	r3, [pc, #160]	@ (8000834 <MX_GPIO_Init+0x1a0>)
 8000794:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000796:	2301      	movs	r3, #1
 8000798:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800079a:	f107 0310 	add.w	r3, r7, #16
 800079e:	4619      	mov	r1, r3
 80007a0:	4825      	ldr	r0, [pc, #148]	@ (8000838 <MX_GPIO_Init+0x1a4>)
 80007a2:	f001 fe3b 	bl	800241c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = Limit_1A_Pin|Limit_1B_Pin;
 80007a6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80007aa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80007ac:	4b21      	ldr	r3, [pc, #132]	@ (8000834 <MX_GPIO_Init+0x1a0>)
 80007ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80007b0:	2301      	movs	r3, #1
 80007b2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007b4:	f107 0310 	add.w	r3, r7, #16
 80007b8:	4619      	mov	r1, r3
 80007ba:	481c      	ldr	r0, [pc, #112]	@ (800082c <MX_GPIO_Init+0x198>)
 80007bc:	f001 fe2e 	bl	800241c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80007c0:	2200      	movs	r2, #0
 80007c2:	2100      	movs	r1, #0
 80007c4:	2007      	movs	r0, #7
 80007c6:	f001 fb4c 	bl	8001e62 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80007ca:	2007      	movs	r0, #7
 80007cc:	f001 fb65 	bl	8001e9a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80007d0:	2200      	movs	r2, #0
 80007d2:	2100      	movs	r1, #0
 80007d4:	2008      	movs	r0, #8
 80007d6:	f001 fb44 	bl	8001e62 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80007da:	2008      	movs	r0, #8
 80007dc:	f001 fb5d 	bl	8001e9a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80007e0:	2200      	movs	r2, #0
 80007e2:	2100      	movs	r1, #0
 80007e4:	2009      	movs	r0, #9
 80007e6:	f001 fb3c 	bl	8001e62 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80007ea:	2009      	movs	r0, #9
 80007ec:	f001 fb55 	bl	8001e9a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80007f0:	2200      	movs	r2, #0
 80007f2:	2100      	movs	r1, #0
 80007f4:	200a      	movs	r0, #10
 80007f6:	f001 fb34 	bl	8001e62 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80007fa:	200a      	movs	r0, #10
 80007fc:	f001 fb4d 	bl	8001e9a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000800:	2200      	movs	r2, #0
 8000802:	2100      	movs	r1, #0
 8000804:	2017      	movs	r0, #23
 8000806:	f001 fb2c 	bl	8001e62 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800080a:	2017      	movs	r0, #23
 800080c:	f001 fb45 	bl	8001e9a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000810:	2200      	movs	r2, #0
 8000812:	2100      	movs	r1, #0
 8000814:	2028      	movs	r0, #40	@ 0x28
 8000816:	f001 fb24 	bl	8001e62 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800081a:	2028      	movs	r0, #40	@ 0x28
 800081c:	f001 fb3d 	bl	8001e9a <HAL_NVIC_EnableIRQ>

}
 8000820:	bf00      	nop
 8000822:	3720      	adds	r7, #32
 8000824:	46bd      	mov	sp, r7
 8000826:	bd80      	pop	{r7, pc}
 8000828:	40021000 	.word	0x40021000
 800082c:	40011000 	.word	0x40011000
 8000830:	40010800 	.word	0x40010800
 8000834:	10110000 	.word	0x10110000
 8000838:	40010c00 	.word	0x40010c00

0800083c <Draw_Cross>:
        // Odd row (right-to-left)
        return (row * LED_COLS) + (LED_COLS - 1 - col);
    }
}

void Draw_Cross(WS28XX_HandleTypeDef *ws, int *cross, int color) {
 800083c:	b580      	push	{r7, lr}
 800083e:	b086      	sub	sp, #24
 8000840:	af00      	add	r7, sp, #0
 8000842:	60f8      	str	r0, [r7, #12]
 8000844:	60b9      	str	r1, [r7, #8]
 8000846:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < 16; i++) {
 8000848:	2300      	movs	r3, #0
 800084a:	617b      	str	r3, [r7, #20]
 800084c:	e01f      	b.n	800088e <Draw_Cross+0x52>
        if (cross[i] >= 0 && cross[i] < 577) {
 800084e:	697b      	ldr	r3, [r7, #20]
 8000850:	009b      	lsls	r3, r3, #2
 8000852:	68ba      	ldr	r2, [r7, #8]
 8000854:	4413      	add	r3, r2
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	2b00      	cmp	r3, #0
 800085a:	db15      	blt.n	8000888 <Draw_Cross+0x4c>
 800085c:	697b      	ldr	r3, [r7, #20]
 800085e:	009b      	lsls	r3, r3, #2
 8000860:	68ba      	ldr	r2, [r7, #8]
 8000862:	4413      	add	r3, r2
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	f5b3 7f10 	cmp.w	r3, #576	@ 0x240
 800086a:	dc0d      	bgt.n	8000888 <Draw_Cross+0x4c>
            WS28XX_SetPixel_RGBW_565(ws, cross[i], color, global_brightness);
 800086c:	697b      	ldr	r3, [r7, #20]
 800086e:	009b      	lsls	r3, r3, #2
 8000870:	68ba      	ldr	r2, [r7, #8]
 8000872:	4413      	add	r3, r2
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	b299      	uxth	r1, r3
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	b29a      	uxth	r2, r3
 800087c:	4b09      	ldr	r3, [pc, #36]	@ (80008a4 <Draw_Cross+0x68>)
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	b2db      	uxtb	r3, r3
 8000882:	68f8      	ldr	r0, [r7, #12]
 8000884:	f004 fbac 	bl	8004fe0 <WS28XX_SetPixel_RGBW_565>
    for (int i = 0; i < 16; i++) {
 8000888:	697b      	ldr	r3, [r7, #20]
 800088a:	3301      	adds	r3, #1
 800088c:	617b      	str	r3, [r7, #20]
 800088e:	697b      	ldr	r3, [r7, #20]
 8000890:	2b0f      	cmp	r3, #15
 8000892:	dddc      	ble.n	800084e <Draw_Cross+0x12>
        }
    }
    WS28XX_Update(ws);
 8000894:	68f8      	ldr	r0, [r7, #12]
 8000896:	f004 fc17 	bl	80050c8 <WS28XX_Update>
}
 800089a:	bf00      	nop
 800089c:	3718      	adds	r7, #24
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}
 80008a2:	bf00      	nop
 80008a4:	20000000 	.word	0x20000000

080008a8 <Light_Range>:
    }
    WS28XX_Update(ws);
}

/* Function to light up a range of LEDs with a specific color */
void Light_Range(WS28XX_HandleTypeDef *ws, int start, int count, int color) {
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b086      	sub	sp, #24
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	60f8      	str	r0, [r7, #12]
 80008b0:	60b9      	str	r1, [r7, #8]
 80008b2:	607a      	str	r2, [r7, #4]
 80008b4:	603b      	str	r3, [r7, #0]
    for (int i = start; i < start + count; i++) {
 80008b6:	68bb      	ldr	r3, [r7, #8]
 80008b8:	617b      	str	r3, [r7, #20]
 80008ba:	e00c      	b.n	80008d6 <Light_Range+0x2e>
        WS28XX_SetPixel_RGBW_565(ws, i, color, global_brightness);
 80008bc:	697b      	ldr	r3, [r7, #20]
 80008be:	b299      	uxth	r1, r3
 80008c0:	683b      	ldr	r3, [r7, #0]
 80008c2:	b29a      	uxth	r2, r3
 80008c4:	4b0a      	ldr	r3, [pc, #40]	@ (80008f0 <Light_Range+0x48>)
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	b2db      	uxtb	r3, r3
 80008ca:	68f8      	ldr	r0, [r7, #12]
 80008cc:	f004 fb88 	bl	8004fe0 <WS28XX_SetPixel_RGBW_565>
    for (int i = start; i < start + count; i++) {
 80008d0:	697b      	ldr	r3, [r7, #20]
 80008d2:	3301      	adds	r3, #1
 80008d4:	617b      	str	r3, [r7, #20]
 80008d6:	68ba      	ldr	r2, [r7, #8]
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	4413      	add	r3, r2
 80008dc:	697a      	ldr	r2, [r7, #20]
 80008de:	429a      	cmp	r2, r3
 80008e0:	dbec      	blt.n	80008bc <Light_Range+0x14>
    }
    WS28XX_Update(ws);
 80008e2:	68f8      	ldr	r0, [r7, #12]
 80008e4:	f004 fbf0 	bl	80050c8 <WS28XX_Update>
}
 80008e8:	bf00      	nop
 80008ea:	3718      	adds	r7, #24
 80008ec:	46bd      	mov	sp, r7
 80008ee:	bd80      	pop	{r7, pc}
 80008f0:	20000000 	.word	0x20000000

080008f4 <Draw_Arrow>:

/* Function to draw the arrow */
void Draw_Arrow(WS28XX_HandleTypeDef *ws, int *arrow, int color, int offset) {
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b086      	sub	sp, #24
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	60f8      	str	r0, [r7, #12]
 80008fc:	60b9      	str	r1, [r7, #8]
 80008fe:	607a      	str	r2, [r7, #4]
 8000900:	603b      	str	r3, [r7, #0]
    for (int i = 0; i < 26; i++) {
 8000902:	2300      	movs	r3, #0
 8000904:	617b      	str	r3, [r7, #20]
 8000906:	e01b      	b.n	8000940 <Draw_Arrow+0x4c>
        int led_index = arrow[i] + offset;
 8000908:	697b      	ldr	r3, [r7, #20]
 800090a:	009b      	lsls	r3, r3, #2
 800090c:	68ba      	ldr	r2, [r7, #8]
 800090e:	4413      	add	r3, r2
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	683a      	ldr	r2, [r7, #0]
 8000914:	4413      	add	r3, r2
 8000916:	613b      	str	r3, [r7, #16]
        if (led_index >= 0 && led_index < 577) {
 8000918:	693b      	ldr	r3, [r7, #16]
 800091a:	2b00      	cmp	r3, #0
 800091c:	db0d      	blt.n	800093a <Draw_Arrow+0x46>
 800091e:	693b      	ldr	r3, [r7, #16]
 8000920:	f5b3 7f10 	cmp.w	r3, #576	@ 0x240
 8000924:	dc09      	bgt.n	800093a <Draw_Arrow+0x46>
            WS28XX_SetPixel_RGBW_565(ws, led_index, color, global_brightness);
 8000926:	693b      	ldr	r3, [r7, #16]
 8000928:	b299      	uxth	r1, r3
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	b29a      	uxth	r2, r3
 800092e:	4b09      	ldr	r3, [pc, #36]	@ (8000954 <Draw_Arrow+0x60>)
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	b2db      	uxtb	r3, r3
 8000934:	68f8      	ldr	r0, [r7, #12]
 8000936:	f004 fb53 	bl	8004fe0 <WS28XX_SetPixel_RGBW_565>
    for (int i = 0; i < 26; i++) {
 800093a:	697b      	ldr	r3, [r7, #20]
 800093c:	3301      	adds	r3, #1
 800093e:	617b      	str	r3, [r7, #20]
 8000940:	697b      	ldr	r3, [r7, #20]
 8000942:	2b19      	cmp	r3, #25
 8000944:	dde0      	ble.n	8000908 <Draw_Arrow+0x14>
        }
    }
    WS28XX_Update(ws);
 8000946:	68f8      	ldr	r0, [r7, #12]
 8000948:	f004 fbbe 	bl	80050c8 <WS28XX_Update>
}
 800094c:	bf00      	nop
 800094e:	3718      	adds	r7, #24
 8000950:	46bd      	mov	sp, r7
 8000952:	bd80      	pop	{r7, pc}
 8000954:	20000000 	.word	0x20000000

08000958 <Clear_Arrow>:

/* Function to clear the arrow */
void Clear_Arrow(WS28XX_HandleTypeDef *ws, int *arrow, int offset) {
 8000958:	b580      	push	{r7, lr}
 800095a:	b086      	sub	sp, #24
 800095c:	af00      	add	r7, sp, #0
 800095e:	60f8      	str	r0, [r7, #12]
 8000960:	60b9      	str	r1, [r7, #8]
 8000962:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < 26; i++) {
 8000964:	2300      	movs	r3, #0
 8000966:	617b      	str	r3, [r7, #20]
 8000968:	e018      	b.n	800099c <Clear_Arrow+0x44>
        int led_index = arrow[i] + offset;
 800096a:	697b      	ldr	r3, [r7, #20]
 800096c:	009b      	lsls	r3, r3, #2
 800096e:	68ba      	ldr	r2, [r7, #8]
 8000970:	4413      	add	r3, r2
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	687a      	ldr	r2, [r7, #4]
 8000976:	4413      	add	r3, r2
 8000978:	613b      	str	r3, [r7, #16]
        if (led_index >= 0 && led_index < 577) {
 800097a:	693b      	ldr	r3, [r7, #16]
 800097c:	2b00      	cmp	r3, #0
 800097e:	db0a      	blt.n	8000996 <Clear_Arrow+0x3e>
 8000980:	693b      	ldr	r3, [r7, #16]
 8000982:	f5b3 7f10 	cmp.w	r3, #576	@ 0x240
 8000986:	dc06      	bgt.n	8000996 <Clear_Arrow+0x3e>
            WS28XX_SetPixel_RGBW_565(ws, led_index, COLOR_RGB565_BLACK, 0);
 8000988:	693b      	ldr	r3, [r7, #16]
 800098a:	b299      	uxth	r1, r3
 800098c:	2300      	movs	r3, #0
 800098e:	2200      	movs	r2, #0
 8000990:	68f8      	ldr	r0, [r7, #12]
 8000992:	f004 fb25 	bl	8004fe0 <WS28XX_SetPixel_RGBW_565>
    for (int i = 0; i < 26; i++) {
 8000996:	697b      	ldr	r3, [r7, #20]
 8000998:	3301      	adds	r3, #1
 800099a:	617b      	str	r3, [r7, #20]
 800099c:	697b      	ldr	r3, [r7, #20]
 800099e:	2b19      	cmp	r3, #25
 80009a0:	dde3      	ble.n	800096a <Clear_Arrow+0x12>
        }
    }
    WS28XX_Update(ws);
 80009a2:	68f8      	ldr	r0, [r7, #12]
 80009a4:	f004 fb90 	bl	80050c8 <WS28XX_Update>
}
 80009a8:	bf00      	nop
 80009aa:	3718      	adds	r7, #24
 80009ac:	46bd      	mov	sp, r7
 80009ae:	bd80      	pop	{r7, pc}

080009b0 <Shift_Arrow>:

/* Function to shift the arrow forward */
void Shift_Arrow(int *arrow) {
 80009b0:	b480      	push	{r7}
 80009b2:	b085      	sub	sp, #20
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < 26; i++) {
 80009b8:	2300      	movs	r3, #0
 80009ba:	60fb      	str	r3, [r7, #12]
 80009bc:	e023      	b.n	8000a06 <Shift_Arrow+0x56>
        arrow[i] = arrow[i] + 8;
 80009be:	68fb      	ldr	r3, [r7, #12]
 80009c0:	009b      	lsls	r3, r3, #2
 80009c2:	687a      	ldr	r2, [r7, #4]
 80009c4:	4413      	add	r3, r2
 80009c6:	681a      	ldr	r2, [r3, #0]
 80009c8:	68fb      	ldr	r3, [r7, #12]
 80009ca:	009b      	lsls	r3, r3, #2
 80009cc:	6879      	ldr	r1, [r7, #4]
 80009ce:	440b      	add	r3, r1
 80009d0:	3208      	adds	r2, #8
 80009d2:	601a      	str	r2, [r3, #0]
        if (arrow[i] >= LED_FIRST_MATRIX) {  // Reset the arrow within the first matrix
 80009d4:	68fb      	ldr	r3, [r7, #12]
 80009d6:	009b      	lsls	r3, r3, #2
 80009d8:	687a      	ldr	r2, [r7, #4]
 80009da:	4413      	add	r3, r2
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	2bff      	cmp	r3, #255	@ 0xff
 80009e0:	dd0e      	ble.n	8000a00 <Shift_Arrow+0x50>
            arrow[i] = arrow[i] % LED_FIRST_MATRIX;
 80009e2:	68fb      	ldr	r3, [r7, #12]
 80009e4:	009b      	lsls	r3, r3, #2
 80009e6:	687a      	ldr	r2, [r7, #4]
 80009e8:	4413      	add	r3, r2
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	68fa      	ldr	r2, [r7, #12]
 80009ee:	0092      	lsls	r2, r2, #2
 80009f0:	6879      	ldr	r1, [r7, #4]
 80009f2:	440a      	add	r2, r1
 80009f4:	4259      	negs	r1, r3
 80009f6:	b2db      	uxtb	r3, r3
 80009f8:	b2c9      	uxtb	r1, r1
 80009fa:	bf58      	it	pl
 80009fc:	424b      	negpl	r3, r1
 80009fe:	6013      	str	r3, [r2, #0]
    for (int i = 0; i < 26; i++) {
 8000a00:	68fb      	ldr	r3, [r7, #12]
 8000a02:	3301      	adds	r3, #1
 8000a04:	60fb      	str	r3, [r7, #12]
 8000a06:	68fb      	ldr	r3, [r7, #12]
 8000a08:	2b19      	cmp	r3, #25
 8000a0a:	ddd8      	ble.n	80009be <Shift_Arrow+0xe>
        }
    }
}
 8000a0c:	bf00      	nop
 8000a0e:	bf00      	nop
 8000a10:	3714      	adds	r7, #20
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bc80      	pop	{r7}
 8000a16:	4770      	bx	lr

08000a18 <Normal_Mode>:
}

/* Function to draw the "X" shapes for the cross */


void Normal_Mode() {
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	af00      	add	r7, sp, #0
    Clear_Arrow(&ws, arrow, 0);
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	4921      	ldr	r1, [pc, #132]	@ (8000aa4 <Normal_Mode+0x8c>)
 8000a20:	4821      	ldr	r0, [pc, #132]	@ (8000aa8 <Normal_Mode+0x90>)
 8000a22:	f7ff ff99 	bl	8000958 <Clear_Arrow>
    Shift_Arrow(arrow);
 8000a26:	481f      	ldr	r0, [pc, #124]	@ (8000aa4 <Normal_Mode+0x8c>)
 8000a28:	f7ff ffc2 	bl	80009b0 <Shift_Arrow>
    Draw_Arrow(&ws, arrow, COLOR_RGB565_GREEN, 0);  // Arrow in first matrix
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8000a32:	491c      	ldr	r1, [pc, #112]	@ (8000aa4 <Normal_Mode+0x8c>)
 8000a34:	481c      	ldr	r0, [pc, #112]	@ (8000aa8 <Normal_Mode+0x90>)
 8000a36:	f7ff ff5d 	bl	80008f4 <Draw_Arrow>
    Draw_Cross(&ws, topCrossLast, COLOR_RGB565_RED);
 8000a3a:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8000a3e:	491b      	ldr	r1, [pc, #108]	@ (8000aac <Normal_Mode+0x94>)
 8000a40:	4819      	ldr	r0, [pc, #100]	@ (8000aa8 <Normal_Mode+0x90>)
 8000a42:	f7ff fefb 	bl	800083c <Draw_Cross>
    Draw_Cross(&ws, middleCrossLast, COLOR_RGB565_RED);
 8000a46:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8000a4a:	4919      	ldr	r1, [pc, #100]	@ (8000ab0 <Normal_Mode+0x98>)
 8000a4c:	4816      	ldr	r0, [pc, #88]	@ (8000aa8 <Normal_Mode+0x90>)
 8000a4e:	f7ff fef5 	bl	800083c <Draw_Cross>
    Draw_Cross(&ws, bottomCrossLast, COLOR_RGB565_RED);
 8000a52:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8000a56:	4917      	ldr	r1, [pc, #92]	@ (8000ab4 <Normal_Mode+0x9c>)
 8000a58:	4813      	ldr	r0, [pc, #76]	@ (8000aa8 <Normal_Mode+0x90>)
 8000a5a:	f7ff feef 	bl	800083c <Draw_Cross>

    // Static segments
    Light_Range(&ws, LED_SECOND_SEGMENT_START, LED_SECOND_SEGMENT_COUNT, COLOR_RGB565_GREEN);
 8000a5e:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8000a62:	2213      	movs	r2, #19
 8000a64:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a68:	480f      	ldr	r0, [pc, #60]	@ (8000aa8 <Normal_Mode+0x90>)
 8000a6a:	f7ff ff1d 	bl	80008a8 <Light_Range>
    Light_Range(&ws, LED_THIRD_SEGMENT_START, LED_THIRD_SEGMENT_COUNT, COLOR_RGB565_GREEN);
 8000a6e:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8000a72:	220e      	movs	r2, #14
 8000a74:	f240 1113 	movw	r1, #275	@ 0x113
 8000a78:	480b      	ldr	r0, [pc, #44]	@ (8000aa8 <Normal_Mode+0x90>)
 8000a7a:	f7ff ff15 	bl	80008a8 <Light_Range>
    Light_Range(&ws, LED_FOURTH_SEGMENT_START, LED_FOURTH_SEGMENT_COUNT, COLOR_RGB565_RED);
 8000a7e:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000a82:	220e      	movs	r2, #14
 8000a84:	f240 1121 	movw	r1, #289	@ 0x121
 8000a88:	4807      	ldr	r0, [pc, #28]	@ (8000aa8 <Normal_Mode+0x90>)
 8000a8a:	f7ff ff0d 	bl	80008a8 <Light_Range>
    Light_Range(&ws, LED_FIFTH_SEGMENT_START, LED_FIFTH_SEGMENT_COUNT, COLOR_RGB565_RED);
 8000a8e:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000a92:	2213      	movs	r2, #19
 8000a94:	f240 112f 	movw	r1, #303	@ 0x12f
 8000a98:	4803      	ldr	r0, [pc, #12]	@ (8000aa8 <Normal_Mode+0x90>)
 8000a9a:	f7ff ff05 	bl	80008a8 <Light_Range>
}
 8000a9e:	bf00      	nop
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop
 8000aa4:	20000008 	.word	0x20000008
 8000aa8:	200001a8 	.word	0x200001a8
 8000aac:	20000070 	.word	0x20000070
 8000ab0:	200000b0 	.word	0x200000b0
 8000ab4:	200000f0 	.word	0x200000f0

08000ab8 <Speed_Control1>:
}


//MOTOR CONTROL FUNCTIONS
void Speed_Control1(int a)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	b083      	sub	sp, #12
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_1, a);
 8000ac0:	4b04      	ldr	r3, [pc, #16]	@ (8000ad4 <Speed_Control1+0x1c>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	687a      	ldr	r2, [r7, #4]
 8000ac6:	635a      	str	r2, [r3, #52]	@ 0x34
	//__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_2, a - 30);
}
 8000ac8:	bf00      	nop
 8000aca:	370c      	adds	r7, #12
 8000acc:	46bd      	mov	sp, r7
 8000ace:	bc80      	pop	{r7}
 8000ad0:	4770      	bx	lr
 8000ad2:	bf00      	nop
 8000ad4:	20003f68 	.word	0x20003f68

08000ad8 <Speed_Control2>:
void Speed_Control2(int a)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	b083      	sub	sp, #12
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
	//__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_1, a);
	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_2, a);
 8000ae0:	4b04      	ldr	r3, [pc, #16]	@ (8000af4 <Speed_Control2+0x1c>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	687a      	ldr	r2, [r7, #4]
 8000ae6:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8000ae8:	bf00      	nop
 8000aea:	370c      	adds	r7, #12
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bc80      	pop	{r7}
 8000af0:	4770      	bx	lr
 8000af2:	bf00      	nop
 8000af4:	20003f68 	.word	0x20003f68

08000af8 <Direction>:

void Direction(int a)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b082      	sub	sp, #8
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
	if(a==1)
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	2b01      	cmp	r3, #1
 8000b04:	d10b      	bne.n	8000b1e <Direction+0x26>
	{
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 8000b06:	2201      	movs	r2, #1
 8000b08:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000b0c:	480d      	ldr	r0, [pc, #52]	@ (8000b44 <Direction+0x4c>)
 8000b0e:	f001 fe09 	bl	8002724 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8000b12:	2200      	movs	r2, #0
 8000b14:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000b18:	480a      	ldr	r0, [pc, #40]	@ (8000b44 <Direction+0x4c>)
 8000b1a:	f001 fe03 	bl	8002724 <HAL_GPIO_WritePin>
	}
	if(a==0)
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d10b      	bne.n	8000b3c <Direction+0x44>
	{
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 8000b24:	2200      	movs	r2, #0
 8000b26:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000b2a:	4806      	ldr	r0, [pc, #24]	@ (8000b44 <Direction+0x4c>)
 8000b2c:	f001 fdfa 	bl	8002724 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 8000b30:	2201      	movs	r2, #1
 8000b32:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000b36:	4803      	ldr	r0, [pc, #12]	@ (8000b44 <Direction+0x4c>)
 8000b38:	f001 fdf4 	bl	8002724 <HAL_GPIO_WritePin>
	}
}
 8000b3c:	bf00      	nop
 8000b3e:	3708      	adds	r7, #8
 8000b40:	46bd      	mov	sp, r7
 8000b42:	bd80      	pop	{r7, pc}
 8000b44:	40011000 	.word	0x40011000

08000b48 <HAL_GPIO_EXTI_Callback>:

const uint16_t pulse_pins[NUM_SENSORS] = {GPIO_PIN_1, GPIO_PIN_3, GPIO_PIN_4, GPIO_PIN_5, GPIO_PIN_6, GPIO_PIN_7};

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b082      	sub	sp, #8
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	4603      	mov	r3, r0
 8000b50:	80fb      	strh	r3, [r7, #6]
        if (GPIO_Pin == pulse_pins[i]) {
            last_pulse_received_time[i] = HAL_GetTick();
            return; // Exit after updating the correct sensor
        }
    }*/
	if(GPIO_Pin == GPIO_PIN_12)
 8000b52:	88fb      	ldrh	r3, [r7, #6]
 8000b54:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000b58:	d110      	bne.n	8000b7c <HAL_GPIO_EXTI_Callback+0x34>
	{
			counter1++;
 8000b5a:	4b1c      	ldr	r3, [pc, #112]	@ (8000bcc <HAL_GPIO_EXTI_Callback+0x84>)
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	3301      	adds	r3, #1
 8000b60:	4a1a      	ldr	r2, [pc, #104]	@ (8000bcc <HAL_GPIO_EXTI_Callback+0x84>)
 8000b62:	6013      	str	r3, [r2, #0]
			if(counter1 == 598)
 8000b64:	4b19      	ldr	r3, [pc, #100]	@ (8000bcc <HAL_GPIO_EXTI_Callback+0x84>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	f240 2256 	movw	r2, #598	@ 0x256
 8000b6c:	4293      	cmp	r3, r2
 8000b6e:	d105      	bne.n	8000b7c <HAL_GPIO_EXTI_Callback+0x34>
			{
				Speed_Control1(0);
 8000b70:	2000      	movs	r0, #0
 8000b72:	f7ff ffa1 	bl	8000ab8 <Speed_Control1>
				counter1 = 0;
 8000b76:	4b15      	ldr	r3, [pc, #84]	@ (8000bcc <HAL_GPIO_EXTI_Callback+0x84>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	601a      	str	r2, [r3, #0]
			}
	}
	if(GPIO_Pin == GPIO_PIN_2)
 8000b7c:	88fb      	ldrh	r3, [r7, #6]
 8000b7e:	2b04      	cmp	r3, #4
 8000b80:	d10f      	bne.n	8000ba2 <HAL_GPIO_EXTI_Callback+0x5a>
	{
			counter2++;
 8000b82:	4b13      	ldr	r3, [pc, #76]	@ (8000bd0 <HAL_GPIO_EXTI_Callback+0x88>)
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	3301      	adds	r3, #1
 8000b88:	4a11      	ldr	r2, [pc, #68]	@ (8000bd0 <HAL_GPIO_EXTI_Callback+0x88>)
 8000b8a:	6013      	str	r3, [r2, #0]
			if(counter2 == 560)
 8000b8c:	4b10      	ldr	r3, [pc, #64]	@ (8000bd0 <HAL_GPIO_EXTI_Callback+0x88>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	f5b3 7f0c 	cmp.w	r3, #560	@ 0x230
 8000b94:	d105      	bne.n	8000ba2 <HAL_GPIO_EXTI_Callback+0x5a>
			{
				Speed_Control2(0);
 8000b96:	2000      	movs	r0, #0
 8000b98:	f7ff ff9e 	bl	8000ad8 <Speed_Control2>
				counter2 = 0;
 8000b9c:	4b0c      	ldr	r3, [pc, #48]	@ (8000bd0 <HAL_GPIO_EXTI_Callback+0x88>)
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	601a      	str	r2, [r3, #0]
			}
	}
	if(GPIO_Pin == GPIO_PIN_13)
 8000ba2:	88fb      	ldrh	r3, [r7, #6]
 8000ba4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000ba8:	d10b      	bne.n	8000bc2 <HAL_GPIO_EXTI_Callback+0x7a>
	{
			counter1 = 0;
 8000baa:	4b08      	ldr	r3, [pc, #32]	@ (8000bcc <HAL_GPIO_EXTI_Callback+0x84>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	601a      	str	r2, [r3, #0]
			counter2 = 0;
 8000bb0:	4b07      	ldr	r3, [pc, #28]	@ (8000bd0 <HAL_GPIO_EXTI_Callback+0x88>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	601a      	str	r2, [r3, #0]
			Speed_Control1(0);
 8000bb6:	2000      	movs	r0, #0
 8000bb8:	f7ff ff7e 	bl	8000ab8 <Speed_Control1>
			Speed_Control2(0);
 8000bbc:	2000      	movs	r0, #0
 8000bbe:	f7ff ff8b 	bl	8000ad8 <Speed_Control2>
	}
}
 8000bc2:	bf00      	nop
 8000bc4:	3708      	adds	r7, #8
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	bf00      	nop
 8000bcc:	20003eec 	.word	0x20003eec
 8000bd0:	20003ef0 	.word	0x20003ef0

08000bd4 <quarter_cycle_open>:

void quarter_cycle_open(int source) {
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b084      	sub	sp, #16
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
    uint32_t start_time = HAL_GetTick();  // Record the start time
 8000bdc:	f001 f826 	bl	8001c2c <HAL_GetTick>
 8000be0:	60f8      	str	r0, [r7, #12]
    counter1 = 0;  // Reset the counter at the start of the operation
 8000be2:	4b0e      	ldr	r3, [pc, #56]	@ (8000c1c <quarter_cycle_open+0x48>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	601a      	str	r2, [r3, #0]
    counter2 = 0;
 8000be8:	4b0d      	ldr	r3, [pc, #52]	@ (8000c20 <quarter_cycle_open+0x4c>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	601a      	str	r2, [r3, #0]

    // Set motor direction based on the source
    if (source == 2) {
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	2b02      	cmp	r3, #2
 8000bf2:	d103      	bne.n	8000bfc <quarter_cycle_open+0x28>
        Direction(0);  // Direction for source 1
 8000bf4:	2000      	movs	r0, #0
 8000bf6:	f7ff ff7f 	bl	8000af8 <Direction>
 8000bfa:	e005      	b.n	8000c08 <quarter_cycle_open+0x34>
    } else if (source == 1) {
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	2b01      	cmp	r3, #1
 8000c00:	d102      	bne.n	8000c08 <quarter_cycle_open+0x34>
        Direction(1);  // Direction for source 2
 8000c02:	2001      	movs	r0, #1
 8000c04:	f7ff ff78 	bl	8000af8 <Direction>
    }

	Speed_Control1(100);
 8000c08:	2064      	movs	r0, #100	@ 0x64
 8000c0a:	f7ff ff55 	bl	8000ab8 <Speed_Control1>
	Speed_Control2(75);
 8000c0e:	204b      	movs	r0, #75	@ 0x4b
 8000c10:	f7ff ff62 	bl	8000ad8 <Speed_Control2>



}
 8000c14:	bf00      	nop
 8000c16:	3710      	adds	r7, #16
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	bd80      	pop	{r7, pc}
 8000c1c:	20003eec 	.word	0x20003eec
 8000c20:	20003ef0 	.word	0x20003ef0

08000c24 <quarter_cycle_closed>:

void quarter_cycle_closed(int source) {
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b084      	sub	sp, #16
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
    uint32_t start_time = HAL_GetTick();  // Record the start time
 8000c2c:	f000 fffe 	bl	8001c2c <HAL_GetTick>
 8000c30:	60f8      	str	r0, [r7, #12]
    counter1 = 0;  // Reset the counter at the start of the operation
 8000c32:	4b0e      	ldr	r3, [pc, #56]	@ (8000c6c <quarter_cycle_closed+0x48>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	601a      	str	r2, [r3, #0]
    counter2 = 0;
 8000c38:	4b0d      	ldr	r3, [pc, #52]	@ (8000c70 <quarter_cycle_closed+0x4c>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	601a      	str	r2, [r3, #0]
    // Set motor direction based on the source
    if (source == 2) {
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	2b02      	cmp	r3, #2
 8000c42:	d103      	bne.n	8000c4c <quarter_cycle_closed+0x28>
        Direction(1);  // Direction for source 1
 8000c44:	2001      	movs	r0, #1
 8000c46:	f7ff ff57 	bl	8000af8 <Direction>
 8000c4a:	e005      	b.n	8000c58 <quarter_cycle_closed+0x34>
    } else if (source == 1) {
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	2b01      	cmp	r3, #1
 8000c50:	d102      	bne.n	8000c58 <quarter_cycle_closed+0x34>
        Direction(0);  // Direction for source 2
 8000c52:	2000      	movs	r0, #0
 8000c54:	f7ff ff50 	bl	8000af8 <Direction>
    }

	Speed_Control1(100);
 8000c58:	2064      	movs	r0, #100	@ 0x64
 8000c5a:	f7ff ff2d 	bl	8000ab8 <Speed_Control1>
	Speed_Control2(80);
 8000c5e:	2050      	movs	r0, #80	@ 0x50
 8000c60:	f7ff ff3a 	bl	8000ad8 <Speed_Control2>

}
 8000c64:	bf00      	nop
 8000c66:	3710      	adds	r7, #16
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	bd80      	pop	{r7, pc}
 8000c6c:	20003eec 	.word	0x20003eec
 8000c70:	20003ef0 	.word	0x20003ef0

08000c74 <RS485_EnableTransmit>:

// Function to enable RS485 Transmit Mode
void RS485_EnableTransmit(void) {
 8000c74:	b580      	push	{r7, lr}
 8000c76:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RS485_DE_RE_PORT, RS485_DE_RE_PIN, GPIO_PIN_SET);
 8000c78:	2201      	movs	r2, #1
 8000c7a:	2110      	movs	r1, #16
 8000c7c:	4804      	ldr	r0, [pc, #16]	@ (8000c90 <RS485_EnableTransmit+0x1c>)
 8000c7e:	f001 fd51 	bl	8002724 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8000c82:	2201      	movs	r2, #1
 8000c84:	2120      	movs	r1, #32
 8000c86:	4802      	ldr	r0, [pc, #8]	@ (8000c90 <RS485_EnableTransmit+0x1c>)
 8000c88:	f001 fd4c 	bl	8002724 <HAL_GPIO_WritePin>

}
 8000c8c:	bf00      	nop
 8000c8e:	bd80      	pop	{r7, pc}
 8000c90:	40010800 	.word	0x40010800

08000c94 <RS485_EnableReceive>:

// Function to enable RS485 Receive Mode
void RS485_EnableReceive(void) {
 8000c94:	b580      	push	{r7, lr}
 8000c96:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RS485_DE_RE_PORT, RS485_DE_RE_PIN, GPIO_PIN_RESET);
 8000c98:	2200      	movs	r2, #0
 8000c9a:	2110      	movs	r1, #16
 8000c9c:	4804      	ldr	r0, [pc, #16]	@ (8000cb0 <RS485_EnableReceive+0x1c>)
 8000c9e:	f001 fd41 	bl	8002724 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	2120      	movs	r1, #32
 8000ca6:	4802      	ldr	r0, [pc, #8]	@ (8000cb0 <RS485_EnableReceive+0x1c>)
 8000ca8:	f001 fd3c 	bl	8002724 <HAL_GPIO_WritePin>

}
 8000cac:	bf00      	nop
 8000cae:	bd80      	pop	{r7, pc}
 8000cb0:	40010800 	.word	0x40010800

08000cb4 <ready_state>:

//STATE FUNCTIONS

void ready_state(void) {
 8000cb4:	b480      	push	{r7}
 8000cb6:	af00      	add	r7, sp, #0
	rfid_flag = 1;
 8000cb8:	4b0a      	ldr	r3, [pc, #40]	@ (8000ce4 <ready_state+0x30>)
 8000cba:	2201      	movs	r2, #1
 8000cbc:	601a      	str	r2, [r3, #0]
    if (flag_rev == 1) {
 8000cbe:	4b0a      	ldr	r3, [pc, #40]	@ (8000ce8 <ready_state+0x34>)
 8000cc0:	781b      	ldrb	r3, [r3, #0]
 8000cc2:	b2db      	uxtb	r3, r3
 8000cc4:	2b01      	cmp	r3, #1
 8000cc6:	d109      	bne.n	8000cdc <ready_state+0x28>
        currentState = STATE_READING;
 8000cc8:	4b08      	ldr	r3, [pc, #32]	@ (8000cec <ready_state+0x38>)
 8000cca:	2201      	movs	r2, #1
 8000ccc:	701a      	strb	r2, [r3, #0]
        RFID_counter++;
 8000cce:	4b08      	ldr	r3, [pc, #32]	@ (8000cf0 <ready_state+0x3c>)
 8000cd0:	781b      	ldrb	r3, [r3, #0]
 8000cd2:	b2db      	uxtb	r3, r3
 8000cd4:	3301      	adds	r3, #1
 8000cd6:	b2da      	uxtb	r2, r3
 8000cd8:	4b05      	ldr	r3, [pc, #20]	@ (8000cf0 <ready_state+0x3c>)
 8000cda:	701a      	strb	r2, [r3, #0]
    }
}
 8000cdc:	bf00      	nop
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bc80      	pop	{r7}
 8000ce2:	4770      	bx	lr
 8000ce4:	20000004 	.word	0x20000004
 8000ce8:	20003ee3 	.word	0x20003ee3
 8000cec:	20003eb0 	.word	0x20003eb0
 8000cf0:	20003ee5 	.word	0x20003ee5

08000cf4 <reading_state>:

void reading_state(void) {
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	af00      	add	r7, sp, #0

    if (flag_rev == 1) {
 8000cf8:	4b49      	ldr	r3, [pc, #292]	@ (8000e20 <reading_state+0x12c>)
 8000cfa:	781b      	ldrb	r3, [r3, #0]
 8000cfc:	b2db      	uxtb	r3, r3
 8000cfe:	2b01      	cmp	r3, #1
 8000d00:	d130      	bne.n	8000d64 <reading_state+0x70>
    	//sprintf(usermsg, "%s", processedData);
    	RS485_EnableTransmit();  // Enable TX Mode
 8000d02:	f7ff ffb7 	bl	8000c74 <RS485_EnableTransmit>
    	HAL_Delay(100);
 8000d06:	2064      	movs	r0, #100	@ 0x64
 8000d08:	f000 ff9a 	bl	8001c40 <HAL_Delay>
    	HAL_UART_Transmit(&huart2, (uint8_t *)usermsg, sizeof(usermsg), HAL_MAX_DELAY);
 8000d0c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000d10:	220f      	movs	r2, #15
 8000d12:	4944      	ldr	r1, [pc, #272]	@ (8000e24 <reading_state+0x130>)
 8000d14:	4844      	ldr	r0, [pc, #272]	@ (8000e28 <reading_state+0x134>)
 8000d16:	f003 fa85 	bl	8004224 <HAL_UART_Transmit>
    	flag_rev = 0;
 8000d1a:	4b41      	ldr	r3, [pc, #260]	@ (8000e20 <reading_state+0x12c>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	701a      	strb	r2, [r3, #0]
    	//HAL_Delay(1000);
        RS485_EnableReceive();  // Enable RX Mode
 8000d20:	f7ff ffb8 	bl	8000c94 <RS485_EnableReceive>
        //HAL_Delay(1000);

    }
    while(intresponseData == 0){
 8000d24:	e01e      	b.n	8000d64 <reading_state+0x70>

        if (responseData[0]== '1') {  // Process only if ID matches
 8000d26:	4b41      	ldr	r3, [pc, #260]	@ (8000e2c <reading_state+0x138>)
 8000d28:	781b      	ldrb	r3, [r3, #0]
 8000d2a:	2b31      	cmp	r3, #49	@ 0x31
 8000d2c:	d10b      	bne.n	8000d46 <reading_state+0x52>
           	flag333=1;
 8000d2e:	4b40      	ldr	r3, [pc, #256]	@ (8000e30 <reading_state+0x13c>)
 8000d30:	2201      	movs	r2, #1
 8000d32:	601a      	str	r2, [r3, #0]
           	receivedCommand = responseData[1];
 8000d34:	4b3d      	ldr	r3, [pc, #244]	@ (8000e2c <reading_state+0x138>)
 8000d36:	785a      	ldrb	r2, [r3, #1]
 8000d38:	4b3e      	ldr	r3, [pc, #248]	@ (8000e34 <reading_state+0x140>)
 8000d3a:	701a      	strb	r2, [r3, #0]
               intresponseData = receivedCommand;  // Store the command
 8000d3c:	4b3d      	ldr	r3, [pc, #244]	@ (8000e34 <reading_state+0x140>)
 8000d3e:	781a      	ldrb	r2, [r3, #0]
 8000d40:	4b3d      	ldr	r3, [pc, #244]	@ (8000e38 <reading_state+0x144>)
 8000d42:	701a      	strb	r2, [r3, #0]
 8000d44:	e00e      	b.n	8000d64 <reading_state+0x70>
           }



        else if (responseData[1]== '1') {  // Process only if ID matches
 8000d46:	4b39      	ldr	r3, [pc, #228]	@ (8000e2c <reading_state+0x138>)
 8000d48:	785b      	ldrb	r3, [r3, #1]
 8000d4a:	2b31      	cmp	r3, #49	@ 0x31
 8000d4c:	d10a      	bne.n	8000d64 <reading_state+0x70>
			flag333=1;
 8000d4e:	4b38      	ldr	r3, [pc, #224]	@ (8000e30 <reading_state+0x13c>)
 8000d50:	2201      	movs	r2, #1
 8000d52:	601a      	str	r2, [r3, #0]
			receivedCommand = responseData[0];
 8000d54:	4b35      	ldr	r3, [pc, #212]	@ (8000e2c <reading_state+0x138>)
 8000d56:	781a      	ldrb	r2, [r3, #0]
 8000d58:	4b36      	ldr	r3, [pc, #216]	@ (8000e34 <reading_state+0x140>)
 8000d5a:	701a      	strb	r2, [r3, #0]
			   intresponseData = receivedCommand;  // Store the command
 8000d5c:	4b35      	ldr	r3, [pc, #212]	@ (8000e34 <reading_state+0x140>)
 8000d5e:	781a      	ldrb	r2, [r3, #0]
 8000d60:	4b35      	ldr	r3, [pc, #212]	@ (8000e38 <reading_state+0x144>)
 8000d62:	701a      	strb	r2, [r3, #0]
    while(intresponseData == 0){
 8000d64:	4b34      	ldr	r3, [pc, #208]	@ (8000e38 <reading_state+0x144>)
 8000d66:	781b      	ldrb	r3, [r3, #0]
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d0dc      	beq.n	8000d26 <reading_state+0x32>
		   }
    }
    intresponseData = intresponseData - 48;
 8000d6c:	4b32      	ldr	r3, [pc, #200]	@ (8000e38 <reading_state+0x144>)
 8000d6e:	781b      	ldrb	r3, [r3, #0]
 8000d70:	3b30      	subs	r3, #48	@ 0x30
 8000d72:	b2da      	uxtb	r2, r3
 8000d74:	4b30      	ldr	r3, [pc, #192]	@ (8000e38 <reading_state+0x144>)
 8000d76:	701a      	strb	r2, [r3, #0]
    HAL_Delay(100);
 8000d78:	2064      	movs	r0, #100	@ 0x64
 8000d7a:	f000 ff61 	bl	8001c40 <HAL_Delay>

    // NOS Potential Responses Setup
    switch (intresponseData) {
 8000d7e:	4b2e      	ldr	r3, [pc, #184]	@ (8000e38 <reading_state+0x144>)
 8000d80:	781b      	ldrb	r3, [r3, #0]
 8000d82:	3b01      	subs	r3, #1
 8000d84:	2b05      	cmp	r3, #5
 8000d86:	d848      	bhi.n	8000e1a <reading_state+0x126>
 8000d88:	a201      	add	r2, pc, #4	@ (adr r2, 8000d90 <reading_state+0x9c>)
 8000d8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d8e:	bf00      	nop
 8000d90:	08000db7 	.word	0x08000db7
 8000d94:	08000dd1 	.word	0x08000dd1
 8000d98:	08000df1 	.word	0x08000df1
 8000d9c:	08000dff 	.word	0x08000dff
 8000da0:	08000e0d 	.word	0x08000e0d
 8000da4:	08000da9 	.word	0x08000da9
        case 6:
        	intresponseData = 0;
 8000da8:	4b23      	ldr	r3, [pc, #140]	@ (8000e38 <reading_state+0x144>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	701a      	strb	r2, [r3, #0]
        	currentState = STATE_READY;
 8000dae:	4b23      	ldr	r3, [pc, #140]	@ (8000e3c <reading_state+0x148>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	701a      	strb	r2, [r3, #0]
        	break;
 8000db4:	e031      	b.n	8000e1a <reading_state+0x126>
        case 1:
        	intresponseData = 0;
 8000db6:	4b20      	ldr	r3, [pc, #128]	@ (8000e38 <reading_state+0x144>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	701a      	strb	r2, [r3, #0]
        	responseData[1] = 0;
 8000dbc:	4b1b      	ldr	r3, [pc, #108]	@ (8000e2c <reading_state+0x138>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	705a      	strb	r2, [r3, #1]
        	responseData[0] = 0;
 8000dc2:	4b1a      	ldr	r3, [pc, #104]	@ (8000e2c <reading_state+0x138>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	701a      	strb	r2, [r3, #0]
        	currentState = STATE_OPEN;
 8000dc8:	4b1c      	ldr	r3, [pc, #112]	@ (8000e3c <reading_state+0x148>)
 8000dca:	2202      	movs	r2, #2
 8000dcc:	701a      	strb	r2, [r3, #0]
        	break;
 8000dce:	e024      	b.n	8000e1a <reading_state+0x126>
        case 2:
        	intresponseData = 0;
 8000dd0:	4b19      	ldr	r3, [pc, #100]	@ (8000e38 <reading_state+0x144>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	701a      	strb	r2, [r3, #0]
        	flag333 = 0;
 8000dd6:	4b16      	ldr	r3, [pc, #88]	@ (8000e30 <reading_state+0x13c>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	601a      	str	r2, [r3, #0]
        	responseData[1] = 0;
 8000ddc:	4b13      	ldr	r3, [pc, #76]	@ (8000e2c <reading_state+0x138>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	705a      	strb	r2, [r3, #1]
        	responseData[0] = 0;
 8000de2:	4b12      	ldr	r3, [pc, #72]	@ (8000e2c <reading_state+0x138>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	701a      	strb	r2, [r3, #0]
        	currentState = STATE_CLOSED;
 8000de8:	4b14      	ldr	r3, [pc, #80]	@ (8000e3c <reading_state+0x148>)
 8000dea:	2203      	movs	r2, #3
 8000dec:	701a      	strb	r2, [r3, #0]
        	break;
 8000dee:	e014      	b.n	8000e1a <reading_state+0x126>
        case 3:
        	intresponseData = 0;
 8000df0:	4b11      	ldr	r3, [pc, #68]	@ (8000e38 <reading_state+0x144>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	701a      	strb	r2, [r3, #0]
        	currentState = STATE_EMERGENCY;
 8000df6:	4b11      	ldr	r3, [pc, #68]	@ (8000e3c <reading_state+0x148>)
 8000df8:	2206      	movs	r2, #6
 8000dfa:	701a      	strb	r2, [r3, #0]
        	break;
 8000dfc:	e00d      	b.n	8000e1a <reading_state+0x126>
        case 4:
        	intresponseData = 0;
 8000dfe:	4b0e      	ldr	r3, [pc, #56]	@ (8000e38 <reading_state+0x144>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	701a      	strb	r2, [r3, #0]
        	currentState = STATE_SLEEP;
 8000e04:	4b0d      	ldr	r3, [pc, #52]	@ (8000e3c <reading_state+0x148>)
 8000e06:	2205      	movs	r2, #5
 8000e08:	701a      	strb	r2, [r3, #0]
        	break;
 8000e0a:	e006      	b.n	8000e1a <reading_state+0x126>
        case 5:
        	intresponseData = 0;
 8000e0c:	4b0a      	ldr	r3, [pc, #40]	@ (8000e38 <reading_state+0x144>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	701a      	strb	r2, [r3, #0]
        	currentState = STATE_OVERCAPACITY;
 8000e12:	4b0a      	ldr	r3, [pc, #40]	@ (8000e3c <reading_state+0x148>)
 8000e14:	2204      	movs	r2, #4
 8000e16:	701a      	strb	r2, [r3, #0]
        	break;
 8000e18:	bf00      	nop
    }
}
 8000e1a:	bf00      	nop
 8000e1c:	bd80      	pop	{r7, pc}
 8000e1e:	bf00      	nop
 8000e20:	20003ee3 	.word	0x20003ee3
 8000e24:	20003ed4 	.word	0x20003ed4
 8000e28:	2000403c 	.word	0x2000403c
 8000e2c:	20003ee8 	.word	0x20003ee8
 8000e30:	20003ef8 	.word	0x20003ef8
 8000e34:	20003f04 	.word	0x20003f04
 8000e38:	20003eea 	.word	0x20003eea
 8000e3c:	20003eb0 	.word	0x20003eb0

08000e40 <open_state>:

void open_state(void) {
 8000e40:	b580      	push	{r7, lr}
 8000e42:	af00      	add	r7, sp, #0
    static uint32_t start_time = 0;
    static int step = 0;

    if (step == 0) {
 8000e44:	4b22      	ldr	r3, [pc, #136]	@ (8000ed0 <open_state+0x90>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d10d      	bne.n	8000e68 <open_state+0x28>

        quarter_cycle_open(uart_source);
 8000e4c:	4b21      	ldr	r3, [pc, #132]	@ (8000ed4 <open_state+0x94>)
 8000e4e:	781b      	ldrb	r3, [r3, #0]
 8000e50:	b2db      	uxtb	r3, r3
 8000e52:	4618      	mov	r0, r3
 8000e54:	f7ff febe 	bl	8000bd4 <quarter_cycle_open>
        start_time = HAL_GetTick();
 8000e58:	f000 fee8 	bl	8001c2c <HAL_GetTick>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	4a1e      	ldr	r2, [pc, #120]	@ (8000ed8 <open_state+0x98>)
 8000e60:	6013      	str	r3, [r2, #0]
        step = 1;
 8000e62:	4b1b      	ldr	r3, [pc, #108]	@ (8000ed0 <open_state+0x90>)
 8000e64:	2201      	movs	r2, #1
 8000e66:	601a      	str	r2, [r3, #0]
    }

    if (step == 1 && HAL_GetTick() - start_time >= 2000) {
 8000e68:	4b19      	ldr	r3, [pc, #100]	@ (8000ed0 <open_state+0x90>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	2b01      	cmp	r3, #1
 8000e6e:	d10b      	bne.n	8000e88 <open_state+0x48>
 8000e70:	f000 fedc 	bl	8001c2c <HAL_GetTick>
 8000e74:	4602      	mov	r2, r0
 8000e76:	4b18      	ldr	r3, [pc, #96]	@ (8000ed8 <open_state+0x98>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	1ad3      	subs	r3, r2, r3
 8000e7c:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000e80:	d302      	bcc.n	8000e88 <open_state+0x48>
        // Step 1: Wait for 2 seconds after opening
        step = 2;
 8000e82:	4b13      	ldr	r3, [pc, #76]	@ (8000ed0 <open_state+0x90>)
 8000e84:	2202      	movs	r2, #2
 8000e86:	601a      	str	r2, [r3, #0]
    }

    if (step == 2) {
 8000e88:	4b11      	ldr	r3, [pc, #68]	@ (8000ed0 <open_state+0x90>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	2b02      	cmp	r3, #2
 8000e8e:	d10d      	bne.n	8000eac <open_state+0x6c>
        if (uart_source == 1) {
 8000e90:	4b10      	ldr	r3, [pc, #64]	@ (8000ed4 <open_state+0x94>)
 8000e92:	781b      	ldrb	r3, [r3, #0]
 8000e94:	b2db      	uxtb	r3, r3
 8000e96:	2b01      	cmp	r3, #1
 8000e98:	d001      	beq.n	8000e9e <open_state+0x5e>

        } else if (uart_source == 2) {
 8000e9a:	4b0e      	ldr	r3, [pc, #56]	@ (8000ed4 <open_state+0x94>)
 8000e9c:	781b      	ldrb	r3, [r3, #0]

        }
        HAL_Delay(4000);
 8000e9e:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 8000ea2:	f000 fecd 	bl	8001c40 <HAL_Delay>

        // No object detected, proceed to close the doors
        step = 3;
 8000ea6:	4b0a      	ldr	r3, [pc, #40]	@ (8000ed0 <open_state+0x90>)
 8000ea8:	2203      	movs	r2, #3
 8000eaa:	601a      	str	r2, [r3, #0]
    }

    if (step == 3) {
 8000eac:	4b08      	ldr	r3, [pc, #32]	@ (8000ed0 <open_state+0x90>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	2b03      	cmp	r3, #3
 8000eb2:	d10b      	bne.n	8000ecc <open_state+0x8c>
        quarter_cycle_closed(uart_source);
 8000eb4:	4b07      	ldr	r3, [pc, #28]	@ (8000ed4 <open_state+0x94>)
 8000eb6:	781b      	ldrb	r3, [r3, #0]
 8000eb8:	b2db      	uxtb	r3, r3
 8000eba:	4618      	mov	r0, r3
 8000ebc:	f7ff feb2 	bl	8000c24 <quarter_cycle_closed>
        currentState = STATE_READY;
 8000ec0:	4b06      	ldr	r3, [pc, #24]	@ (8000edc <open_state+0x9c>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	701a      	strb	r2, [r3, #0]
        step = 0; // Reset step for the next cycle
 8000ec6:	4b02      	ldr	r3, [pc, #8]	@ (8000ed0 <open_state+0x90>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	601a      	str	r2, [r3, #0]
    }
}
 8000ecc:	bf00      	nop
 8000ece:	bd80      	pop	{r7, pc}
 8000ed0:	20003f08 	.word	0x20003f08
 8000ed4:	20003ee4 	.word	0x20003ee4
 8000ed8:	20003f0c 	.word	0x20003f0c
 8000edc:	20003eb0 	.word	0x20003eb0

08000ee0 <closed_state>:

void closed_state(void) {
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	af00      	add	r7, sp, #0
	HAL_Delay(2000);
 8000ee4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000ee8:	f000 feaa 	bl	8001c40 <HAL_Delay>
	currentState = STATE_READY;
 8000eec:	4b02      	ldr	r3, [pc, #8]	@ (8000ef8 <closed_state+0x18>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	701a      	strb	r2, [r3, #0]

}
 8000ef2:	bf00      	nop
 8000ef4:	bd80      	pop	{r7, pc}
 8000ef6:	bf00      	nop
 8000ef8:	20003eb0 	.word	0x20003eb0

08000efc <sleep_state>:

void sleep_state(void) {
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0


    HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8000f00:	2101      	movs	r1, #1
 8000f02:	2000      	movs	r0, #0
 8000f04:	f001 fc58 	bl	80027b8 <HAL_PWR_EnterSLEEPMode>
}
 8000f08:	bf00      	nop
 8000f0a:	bd80      	pop	{r7, pc}

08000f0c <overcapacity_state>:

void overcapacity_state(void) {
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	af00      	add	r7, sp, #0
    static uint32_t start_time = 0;

    if (start_time == 0) {
 8000f10:	4b0c      	ldr	r3, [pc, #48]	@ (8000f44 <overcapacity_state+0x38>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d104      	bne.n	8000f22 <overcapacity_state+0x16>
        start_time = HAL_GetTick();
 8000f18:	f000 fe88 	bl	8001c2c <HAL_GetTick>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	4a09      	ldr	r2, [pc, #36]	@ (8000f44 <overcapacity_state+0x38>)
 8000f20:	6013      	str	r3, [r2, #0]
    }

    if (HAL_GetTick() - start_time < 2000) {
 8000f22:	f000 fe83 	bl	8001c2c <HAL_GetTick>
 8000f26:	4602      	mov	r2, r0
 8000f28:	4b06      	ldr	r3, [pc, #24]	@ (8000f44 <overcapacity_state+0x38>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	1ad3      	subs	r3, r2, r3
 8000f2e:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000f32:	d305      	bcc.n	8000f40 <overcapacity_state+0x34>

    } else {
        currentState = STATE_READY;
 8000f34:	4b04      	ldr	r3, [pc, #16]	@ (8000f48 <overcapacity_state+0x3c>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	701a      	strb	r2, [r3, #0]
        start_time = 0; // Reset timer
 8000f3a:	4b02      	ldr	r3, [pc, #8]	@ (8000f44 <overcapacity_state+0x38>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	601a      	str	r2, [r3, #0]
    }
}
 8000f40:	bf00      	nop
 8000f42:	bd80      	pop	{r7, pc}
 8000f44:	20003f10 	.word	0x20003f10
 8000f48:	20003eb0 	.word	0x20003eb0

08000f4c <emergency_state>:

void emergency_state(void) {
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	af00      	add	r7, sp, #0
    static uint32_t last_blink_time = 0;
    static int blink_count = 0;

    if (blink_count < 10) {
 8000f50:	4b12      	ldr	r3, [pc, #72]	@ (8000f9c <emergency_state+0x50>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	2b09      	cmp	r3, #9
 8000f56:	dc13      	bgt.n	8000f80 <emergency_state+0x34>
        if (HAL_GetTick() - last_blink_time >= 500) {
 8000f58:	f000 fe68 	bl	8001c2c <HAL_GetTick>
 8000f5c:	4602      	mov	r2, r0
 8000f5e:	4b10      	ldr	r3, [pc, #64]	@ (8000fa0 <emergency_state+0x54>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	1ad3      	subs	r3, r2, r3
 8000f64:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000f68:	d316      	bcc.n	8000f98 <emergency_state+0x4c>
            last_blink_time = HAL_GetTick();
 8000f6a:	f000 fe5f 	bl	8001c2c <HAL_GetTick>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	4a0b      	ldr	r2, [pc, #44]	@ (8000fa0 <emergency_state+0x54>)
 8000f72:	6013      	str	r3, [r2, #0]


            } else {

            }
            blink_count++;
 8000f74:	4b09      	ldr	r3, [pc, #36]	@ (8000f9c <emergency_state+0x50>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	3301      	adds	r3, #1
 8000f7a:	4a08      	ldr	r2, [pc, #32]	@ (8000f9c <emergency_state+0x50>)
 8000f7c:	6013      	str	r3, [r2, #0]
        quarter_cycle_open(1);
        quarter_cycle_open(1);
        currentState = STATE_SLEEP;
        blink_count = 0;
    }
}
 8000f7e:	e00b      	b.n	8000f98 <emergency_state+0x4c>
        quarter_cycle_open(1);
 8000f80:	2001      	movs	r0, #1
 8000f82:	f7ff fe27 	bl	8000bd4 <quarter_cycle_open>
        quarter_cycle_open(1);
 8000f86:	2001      	movs	r0, #1
 8000f88:	f7ff fe24 	bl	8000bd4 <quarter_cycle_open>
        currentState = STATE_SLEEP;
 8000f8c:	4b05      	ldr	r3, [pc, #20]	@ (8000fa4 <emergency_state+0x58>)
 8000f8e:	2205      	movs	r2, #5
 8000f90:	701a      	strb	r2, [r3, #0]
        blink_count = 0;
 8000f92:	4b02      	ldr	r3, [pc, #8]	@ (8000f9c <emergency_state+0x50>)
 8000f94:	2200      	movs	r2, #0
 8000f96:	601a      	str	r2, [r3, #0]
}
 8000f98:	bf00      	nop
 8000f9a:	bd80      	pop	{r7, pc}
 8000f9c:	20003f14 	.word	0x20003f14
 8000fa0:	20003f18 	.word	0x20003f18
 8000fa4:	20003eb0 	.word	0x20003eb0

08000fa8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b082      	sub	sp, #8
 8000fac:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fae:	f000 fde5 	bl	8001b7c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fb2:	f000 f879 	bl	80010a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fb6:	f7ff fb6d 	bl	8000694 <MX_GPIO_Init>
  MX_DMA_Init();
 8000fba:	f7ff fb4d 	bl	8000658 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000fbe:	f000 fc97 	bl	80018f0 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8000fc2:	f000 fabd 	bl	8001540 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000fc6:	f000 fb31 	bl	800162c <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8000fca:	f000 fc67 	bl	800189c <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8000fce:	f000 fcb9 	bl	8001944 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim4);
 8000fd2:	482b      	ldr	r0, [pc, #172]	@ (8001080 <main+0xd8>)
 8000fd4:	f002 f86c 	bl	80030b0 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_1);
 8000fd8:	2100      	movs	r1, #0
 8000fda:	4829      	ldr	r0, [pc, #164]	@ (8001080 <main+0xd8>)
 8000fdc:	f002 f90a 	bl	80031f4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_2);
 8000fe0:	2104      	movs	r1, #4
 8000fe2:	4827      	ldr	r0, [pc, #156]	@ (8001080 <main+0xd8>)
 8000fe4:	f002 f906 	bl	80031f4 <HAL_TIM_PWM_Start>
  WS28XX_Init(&ws, &htim3, 72, TIM_CHANNEL_1, LED_TOTAL);
 8000fe8:	f240 2342 	movw	r3, #578	@ 0x242
 8000fec:	9300      	str	r3, [sp, #0]
 8000fee:	2300      	movs	r3, #0
 8000ff0:	2248      	movs	r2, #72	@ 0x48
 8000ff2:	4924      	ldr	r1, [pc, #144]	@ (8001084 <main+0xdc>)
 8000ff4:	4824      	ldr	r0, [pc, #144]	@ (8001088 <main+0xe0>)
 8000ff6:	f003 ff59 	bl	8004eac <WS28XX_Init>

  //HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
  // Start UART reception for RFID Reader (USART1)
  HAL_UART_Receive_IT(&huart1, rxData, sizeof(rxData));
 8000ffa:	220e      	movs	r2, #14
 8000ffc:	4923      	ldr	r1, [pc, #140]	@ (800108c <main+0xe4>)
 8000ffe:	4824      	ldr	r0, [pc, #144]	@ (8001090 <main+0xe8>)
 8001000:	f003 f99b 	bl	800433a <HAL_UART_Receive_IT>

  // Start UART reception for Additional UART (USART2)
  HAL_UART_Receive_IT(&huart3, rxData, sizeof(rxData));
 8001004:	220e      	movs	r2, #14
 8001006:	4921      	ldr	r1, [pc, #132]	@ (800108c <main+0xe4>)
 8001008:	4822      	ldr	r0, [pc, #136]	@ (8001094 <main+0xec>)
 800100a:	f003 f996 	bl	800433a <HAL_UART_Receive_IT>

  // Start UART reception for NOS response (USART3)
  HAL_UART_Receive_IT(&huart2, responseData, 2);
 800100e:	2202      	movs	r2, #2
 8001010:	4921      	ldr	r1, [pc, #132]	@ (8001098 <main+0xf0>)
 8001012:	4822      	ldr	r0, [pc, #136]	@ (800109c <main+0xf4>)
 8001014:	f003 f991 	bl	800433a <HAL_UART_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
		    Normal_Mode();
 8001018:	f7ff fcfe 	bl	8000a18 <Normal_Mode>
		switch (currentState)
 800101c:	4b20      	ldr	r3, [pc, #128]	@ (80010a0 <main+0xf8>)
 800101e:	781b      	ldrb	r3, [r3, #0]
 8001020:	2b06      	cmp	r3, #6
 8001022:	d826      	bhi.n	8001072 <main+0xca>
 8001024:	a201      	add	r2, pc, #4	@ (adr r2, 800102c <main+0x84>)
 8001026:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800102a:	bf00      	nop
 800102c:	08001049 	.word	0x08001049
 8001030:	0800104f 	.word	0x0800104f
 8001034:	08001055 	.word	0x08001055
 8001038:	0800105b 	.word	0x0800105b
 800103c:	08001061 	.word	0x08001061
 8001040:	08001067 	.word	0x08001067
 8001044:	0800106d 	.word	0x0800106d
		{
			case STATE_READY:
				ready_state();
 8001048:	f7ff fe34 	bl	8000cb4 <ready_state>
				break;
 800104c:	e012      	b.n	8001074 <main+0xcc>
			case STATE_READING:
				reading_state();
 800104e:	f7ff fe51 	bl	8000cf4 <reading_state>
				break;
 8001052:	e00f      	b.n	8001074 <main+0xcc>
			case STATE_OPEN:
				open_state();
 8001054:	f7ff fef4 	bl	8000e40 <open_state>
				break;
 8001058:	e00c      	b.n	8001074 <main+0xcc>
			case STATE_CLOSED:
				closed_state();
 800105a:	f7ff ff41 	bl	8000ee0 <closed_state>
				break;
 800105e:	e009      	b.n	8001074 <main+0xcc>
			// Leave other states empty for now
			case STATE_OVERCAPACITY:
				overcapacity_state();
 8001060:	f7ff ff54 	bl	8000f0c <overcapacity_state>
				break;
 8001064:	e006      	b.n	8001074 <main+0xcc>
			case STATE_SLEEP:
				sleep_state();
 8001066:	f7ff ff49 	bl	8000efc <sleep_state>
				break;
 800106a:	e003      	b.n	8001074 <main+0xcc>
			case STATE_EMERGENCY:
				emergency_state();
 800106c:	f7ff ff6e 	bl	8000f4c <emergency_state>
				break;
 8001070:	e000      	b.n	8001074 <main+0xcc>
			default:
				break;
 8001072:	bf00      	nop
		}

//		receivedTurnstileIDChar = responseData[0];
		test_count++;
 8001074:	4b0b      	ldr	r3, [pc, #44]	@ (80010a4 <main+0xfc>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	3301      	adds	r3, #1
 800107a:	4a0a      	ldr	r2, [pc, #40]	@ (80010a4 <main+0xfc>)
 800107c:	6013      	str	r3, [r2, #0]
		    Normal_Mode();
 800107e:	e7cb      	b.n	8001018 <main+0x70>
 8001080:	20003f68 	.word	0x20003f68
 8001084:	20003f20 	.word	0x20003f20
 8001088:	200001a8 	.word	0x200001a8
 800108c:	20003eb4 	.word	0x20003eb4
 8001090:	20003ff4 	.word	0x20003ff4
 8001094:	20004084 	.word	0x20004084
 8001098:	20003ee8 	.word	0x20003ee8
 800109c:	2000403c 	.word	0x2000403c
 80010a0:	20003eb0 	.word	0x20003eb0
 80010a4:	20003efc 	.word	0x20003efc

080010a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b090      	sub	sp, #64	@ 0x40
 80010ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010ae:	f107 0318 	add.w	r3, r7, #24
 80010b2:	2228      	movs	r2, #40	@ 0x28
 80010b4:	2100      	movs	r1, #0
 80010b6:	4618      	mov	r0, r3
 80010b8:	f004 f8ce 	bl	8005258 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010bc:	1d3b      	adds	r3, r7, #4
 80010be:	2200      	movs	r2, #0
 80010c0:	601a      	str	r2, [r3, #0]
 80010c2:	605a      	str	r2, [r3, #4]
 80010c4:	609a      	str	r2, [r3, #8]
 80010c6:	60da      	str	r2, [r3, #12]
 80010c8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80010ca:	2301      	movs	r3, #1
 80010cc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80010ce:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80010d2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80010d4:	2300      	movs	r3, #0
 80010d6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010d8:	2301      	movs	r3, #1
 80010da:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010dc:	2302      	movs	r3, #2
 80010de:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80010e0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80010e4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80010e6:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80010ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010ec:	f107 0318 	add.w	r3, r7, #24
 80010f0:	4618      	mov	r0, r3
 80010f2:	f001 fb7d 	bl	80027f0 <HAL_RCC_OscConfig>
 80010f6:	4603      	mov	r3, r0
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d001      	beq.n	8001100 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80010fc:	f000 f8d8 	bl	80012b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001100:	230f      	movs	r3, #15
 8001102:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001104:	2302      	movs	r3, #2
 8001106:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001108:	2300      	movs	r3, #0
 800110a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800110c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001110:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001112:	2300      	movs	r3, #0
 8001114:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001116:	1d3b      	adds	r3, r7, #4
 8001118:	2102      	movs	r1, #2
 800111a:	4618      	mov	r0, r3
 800111c:	f001 fdea 	bl	8002cf4 <HAL_RCC_ClockConfig>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d001      	beq.n	800112a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001126:	f000 f8c3 	bl	80012b0 <Error_Handler>
  }
}
 800112a:	bf00      	nop
 800112c:	3740      	adds	r7, #64	@ 0x40
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
	...

08001134 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001134:	b580      	push	{r7, lr}
 8001136:	b084      	sub	sp, #16
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
	if ((huart->Instance == USART1))  // Data received from USART1
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	4a4a      	ldr	r2, [pc, #296]	@ (800126c <HAL_UART_RxCpltCallback+0x138>)
 8001142:	4293      	cmp	r3, r2
 8001144:	d13a      	bne.n	80011bc <HAL_UART_RxCpltCallback+0x88>
    {
		if(rfid_flag == 1)
 8001146:	4b4a      	ldr	r3, [pc, #296]	@ (8001270 <HAL_UART_RxCpltCallback+0x13c>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	2b01      	cmp	r3, #1
 800114c:	d131      	bne.n	80011b2 <HAL_UART_RxCpltCallback+0x7e>
		{
	    	flag_rev = 1; // Set flag to indicate data has been received
 800114e:	4b49      	ldr	r3, [pc, #292]	@ (8001274 <HAL_UART_RxCpltCallback+0x140>)
 8001150:	2201      	movs	r2, #1
 8001152:	701a      	strb	r2, [r3, #0]
	    	rfid_trigger++;
 8001154:	4b48      	ldr	r3, [pc, #288]	@ (8001278 <HAL_UART_RxCpltCallback+0x144>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	3301      	adds	r3, #1
 800115a:	4a47      	ldr	r2, [pc, #284]	@ (8001278 <HAL_UART_RxCpltCallback+0x144>)
 800115c:	6013      	str	r3, [r2, #0]
	    	rfid_flag = 0;
 800115e:	4b44      	ldr	r3, [pc, #272]	@ (8001270 <HAL_UART_RxCpltCallback+0x13c>)
 8001160:	2200      	movs	r2, #0
 8001162:	601a      	str	r2, [r3, #0]
	        // Process the received data
	        for (int i = 0; i < 12; i++) {
 8001164:	2300      	movs	r3, #0
 8001166:	60fb      	str	r3, [r7, #12]
 8001168:	e00b      	b.n	8001182 <HAL_UART_RxCpltCallback+0x4e>
	            processedData[i] = rxData[i + 1]; // Skip the start byte
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	3301      	adds	r3, #1
 800116e:	4a43      	ldr	r2, [pc, #268]	@ (800127c <HAL_UART_RxCpltCallback+0x148>)
 8001170:	5cd1      	ldrb	r1, [r2, r3]
 8001172:	4a43      	ldr	r2, [pc, #268]	@ (8001280 <HAL_UART_RxCpltCallback+0x14c>)
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	4413      	add	r3, r2
 8001178:	460a      	mov	r2, r1
 800117a:	701a      	strb	r2, [r3, #0]
	        for (int i = 0; i < 12; i++) {
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	3301      	adds	r3, #1
 8001180:	60fb      	str	r3, [r7, #12]
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	2b0b      	cmp	r3, #11
 8001186:	ddf0      	ble.n	800116a <HAL_UART_RxCpltCallback+0x36>
	        }

	        uart_source = 1;
 8001188:	4b3e      	ldr	r3, [pc, #248]	@ (8001284 <HAL_UART_RxCpltCallback+0x150>)
 800118a:	2201      	movs	r2, #1
 800118c:	701a      	strb	r2, [r3, #0]
	        processedData[12] = uart_source + '0';
 800118e:	4b3d      	ldr	r3, [pc, #244]	@ (8001284 <HAL_UART_RxCpltCallback+0x150>)
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	b2db      	uxtb	r3, r3
 8001194:	3330      	adds	r3, #48	@ 0x30
 8001196:	b2da      	uxtb	r2, r3
 8001198:	4b39      	ldr	r3, [pc, #228]	@ (8001280 <HAL_UART_RxCpltCallback+0x14c>)
 800119a:	731a      	strb	r2, [r3, #12]
	        processedData[13] = TURNSTILE_ID + '0';
 800119c:	4b38      	ldr	r3, [pc, #224]	@ (8001280 <HAL_UART_RxCpltCallback+0x14c>)
 800119e:	2231      	movs	r2, #49	@ 0x31
 80011a0:	735a      	strb	r2, [r3, #13]
	        processedData[14] = '\0';
 80011a2:	4b37      	ldr	r3, [pc, #220]	@ (8001280 <HAL_UART_RxCpltCallback+0x14c>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	739a      	strb	r2, [r3, #14]

	        // Use sprintf to format usermsg with identification flag
	        sprintf(usermsg, "%s", processedData);
 80011a8:	4a35      	ldr	r2, [pc, #212]	@ (8001280 <HAL_UART_RxCpltCallback+0x14c>)
 80011aa:	4937      	ldr	r1, [pc, #220]	@ (8001288 <HAL_UART_RxCpltCallback+0x154>)
 80011ac:	4837      	ldr	r0, [pc, #220]	@ (800128c <HAL_UART_RxCpltCallback+0x158>)
 80011ae:	f004 f833 	bl	8005218 <siprintf>



        // Re-enable UART reception for USART1

        HAL_UART_Receive_IT(&huart1, rxData, sizeof(rxData));
 80011b2:	220e      	movs	r2, #14
 80011b4:	4931      	ldr	r1, [pc, #196]	@ (800127c <HAL_UART_RxCpltCallback+0x148>)
 80011b6:	4836      	ldr	r0, [pc, #216]	@ (8001290 <HAL_UART_RxCpltCallback+0x15c>)
 80011b8:	f003 f8bf 	bl	800433a <HAL_UART_Receive_IT>
    }
     if (huart->Instance == USART2) { // Data received from USART2
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	4a34      	ldr	r2, [pc, #208]	@ (8001294 <HAL_UART_RxCpltCallback+0x160>)
 80011c2:	4293      	cmp	r3, r2
 80011c4:	d10d      	bne.n	80011e2 <HAL_UART_RxCpltCallback+0xae>

    	data_received++;
 80011c6:	4b34      	ldr	r3, [pc, #208]	@ (8001298 <HAL_UART_RxCpltCallback+0x164>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	3301      	adds	r3, #1
 80011cc:	4a32      	ldr	r2, [pc, #200]	@ (8001298 <HAL_UART_RxCpltCallback+0x164>)
 80011ce:	6013      	str	r3, [r2, #0]
        receivedCommand = responseData[1];  // Second character is the Turnstile ID
 80011d0:	4b32      	ldr	r3, [pc, #200]	@ (800129c <HAL_UART_RxCpltCallback+0x168>)
 80011d2:	785a      	ldrb	r2, [r3, #1]
 80011d4:	4b32      	ldr	r3, [pc, #200]	@ (80012a0 <HAL_UART_RxCpltCallback+0x16c>)
 80011d6:	701a      	strb	r2, [r3, #0]



        // Re-enable UART reception for USART2
        //HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
        HAL_UART_Receive_IT(&huart2, responseData, sizeof(responseData));
 80011d8:	2202      	movs	r2, #2
 80011da:	4930      	ldr	r1, [pc, #192]	@ (800129c <HAL_UART_RxCpltCallback+0x168>)
 80011dc:	4831      	ldr	r0, [pc, #196]	@ (80012a4 <HAL_UART_RxCpltCallback+0x170>)
 80011de:	f003 f8ac 	bl	800433a <HAL_UART_Receive_IT>
    }
    if ((huart->Instance == USART3))// USART3 Interrupt
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	4a30      	ldr	r2, [pc, #192]	@ (80012a8 <HAL_UART_RxCpltCallback+0x174>)
 80011e8:	4293      	cmp	r3, r2
 80011ea:	d13a      	bne.n	8001262 <HAL_UART_RxCpltCallback+0x12e>
    {
		if(rfid_flag == 1)
 80011ec:	4b20      	ldr	r3, [pc, #128]	@ (8001270 <HAL_UART_RxCpltCallback+0x13c>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	2b01      	cmp	r3, #1
 80011f2:	d131      	bne.n	8001258 <HAL_UART_RxCpltCallback+0x124>
		{
	    	flag_rev = 1; // Set flag to indicate data has been received
 80011f4:	4b1f      	ldr	r3, [pc, #124]	@ (8001274 <HAL_UART_RxCpltCallback+0x140>)
 80011f6:	2201      	movs	r2, #1
 80011f8:	701a      	strb	r2, [r3, #0]
	    	rfid_trigger++;
 80011fa:	4b1f      	ldr	r3, [pc, #124]	@ (8001278 <HAL_UART_RxCpltCallback+0x144>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	3301      	adds	r3, #1
 8001200:	4a1d      	ldr	r2, [pc, #116]	@ (8001278 <HAL_UART_RxCpltCallback+0x144>)
 8001202:	6013      	str	r3, [r2, #0]
	    	rfid_flag = 0;
 8001204:	4b1a      	ldr	r3, [pc, #104]	@ (8001270 <HAL_UART_RxCpltCallback+0x13c>)
 8001206:	2200      	movs	r2, #0
 8001208:	601a      	str	r2, [r3, #0]
	        // Process the received data
	        for (int i = 0; i < 12; i++) {
 800120a:	2300      	movs	r3, #0
 800120c:	60bb      	str	r3, [r7, #8]
 800120e:	e00b      	b.n	8001228 <HAL_UART_RxCpltCallback+0xf4>
	            processedData[i] = rxData[i + 1]; // Skip the start byte
 8001210:	68bb      	ldr	r3, [r7, #8]
 8001212:	3301      	adds	r3, #1
 8001214:	4a19      	ldr	r2, [pc, #100]	@ (800127c <HAL_UART_RxCpltCallback+0x148>)
 8001216:	5cd1      	ldrb	r1, [r2, r3]
 8001218:	4a19      	ldr	r2, [pc, #100]	@ (8001280 <HAL_UART_RxCpltCallback+0x14c>)
 800121a:	68bb      	ldr	r3, [r7, #8]
 800121c:	4413      	add	r3, r2
 800121e:	460a      	mov	r2, r1
 8001220:	701a      	strb	r2, [r3, #0]
	        for (int i = 0; i < 12; i++) {
 8001222:	68bb      	ldr	r3, [r7, #8]
 8001224:	3301      	adds	r3, #1
 8001226:	60bb      	str	r3, [r7, #8]
 8001228:	68bb      	ldr	r3, [r7, #8]
 800122a:	2b0b      	cmp	r3, #11
 800122c:	ddf0      	ble.n	8001210 <HAL_UART_RxCpltCallback+0xdc>
	        }

	        uart_source = 2;
 800122e:	4b15      	ldr	r3, [pc, #84]	@ (8001284 <HAL_UART_RxCpltCallback+0x150>)
 8001230:	2202      	movs	r2, #2
 8001232:	701a      	strb	r2, [r3, #0]
	        processedData[12] = uart_source + '0';
 8001234:	4b13      	ldr	r3, [pc, #76]	@ (8001284 <HAL_UART_RxCpltCallback+0x150>)
 8001236:	781b      	ldrb	r3, [r3, #0]
 8001238:	b2db      	uxtb	r3, r3
 800123a:	3330      	adds	r3, #48	@ 0x30
 800123c:	b2da      	uxtb	r2, r3
 800123e:	4b10      	ldr	r3, [pc, #64]	@ (8001280 <HAL_UART_RxCpltCallback+0x14c>)
 8001240:	731a      	strb	r2, [r3, #12]
	        processedData[13] = TURNSTILE_ID + '0';
 8001242:	4b0f      	ldr	r3, [pc, #60]	@ (8001280 <HAL_UART_RxCpltCallback+0x14c>)
 8001244:	2231      	movs	r2, #49	@ 0x31
 8001246:	735a      	strb	r2, [r3, #13]
	        processedData[14] = '\0';
 8001248:	4b0d      	ldr	r3, [pc, #52]	@ (8001280 <HAL_UART_RxCpltCallback+0x14c>)
 800124a:	2200      	movs	r2, #0
 800124c:	739a      	strb	r2, [r3, #14]

	        // Use sprintf to format usermsg with identification flag
	        sprintf(usermsg, "%s", processedData);
 800124e:	4a0c      	ldr	r2, [pc, #48]	@ (8001280 <HAL_UART_RxCpltCallback+0x14c>)
 8001250:	490d      	ldr	r1, [pc, #52]	@ (8001288 <HAL_UART_RxCpltCallback+0x154>)
 8001252:	480e      	ldr	r0, [pc, #56]	@ (800128c <HAL_UART_RxCpltCallback+0x158>)
 8001254:	f003 ffe0 	bl	8005218 <siprintf>

		}
        // Re-enable UART reception

        HAL_UART_Receive_IT(&huart3,  rxData, sizeof(rxData));
 8001258:	220e      	movs	r2, #14
 800125a:	4908      	ldr	r1, [pc, #32]	@ (800127c <HAL_UART_RxCpltCallback+0x148>)
 800125c:	4813      	ldr	r0, [pc, #76]	@ (80012ac <HAL_UART_RxCpltCallback+0x178>)
 800125e:	f003 f86c 	bl	800433a <HAL_UART_Receive_IT>
    }
}
 8001262:	bf00      	nop
 8001264:	3710      	adds	r7, #16
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	40013800 	.word	0x40013800
 8001270:	20000004 	.word	0x20000004
 8001274:	20003ee3 	.word	0x20003ee3
 8001278:	20003f00 	.word	0x20003f00
 800127c:	20003eb4 	.word	0x20003eb4
 8001280:	20003ec4 	.word	0x20003ec4
 8001284:	20003ee4 	.word	0x20003ee4
 8001288:	08005b90 	.word	0x08005b90
 800128c:	20003ed4 	.word	0x20003ed4
 8001290:	20003ff4 	.word	0x20003ff4
 8001294:	40004400 	.word	0x40004400
 8001298:	20003ef4 	.word	0x20003ef4
 800129c:	20003ee8 	.word	0x20003ee8
 80012a0:	20003f04 	.word	0x20003f04
 80012a4:	2000403c 	.word	0x2000403c
 80012a8:	40004800 	.word	0x40004800
 80012ac:	20004084 	.word	0x20004084

080012b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012b0:	b590      	push	{r4, r7, lr}
 80012b2:	b0a5      	sub	sp, #148	@ 0x94
 80012b4:	af02      	add	r7, sp, #8
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012b6:	b672      	cpsid	i
}
 80012b8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    uint32_t error_start_time = HAL_GetTick();
 80012ba:	f000 fcb7 	bl	8001c2c <HAL_GetTick>
 80012be:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84

    while (1) {
        HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);  // Indicate error
 80012c2:	2120      	movs	r1, #32
 80012c4:	4816      	ldr	r0, [pc, #88]	@ (8001320 <Error_Handler+0x70>)
 80012c6:	f001 fa45 	bl	8002754 <HAL_GPIO_TogglePin>
        HAL_Delay(500);
 80012ca:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80012ce:	f000 fcb7 	bl	8001c40 <HAL_Delay>

        char error_msg[128];
        snprintf(error_msg, sizeof(error_msg), "Error in state: %d, time: %lu\n", currentState, HAL_GetTick());
 80012d2:	4b14      	ldr	r3, [pc, #80]	@ (8001324 <Error_Handler+0x74>)
 80012d4:	781b      	ldrb	r3, [r3, #0]
 80012d6:	461c      	mov	r4, r3
 80012d8:	f000 fca8 	bl	8001c2c <HAL_GetTick>
 80012dc:	4603      	mov	r3, r0
 80012de:	1d38      	adds	r0, r7, #4
 80012e0:	9300      	str	r3, [sp, #0]
 80012e2:	4623      	mov	r3, r4
 80012e4:	4a10      	ldr	r2, [pc, #64]	@ (8001328 <Error_Handler+0x78>)
 80012e6:	2180      	movs	r1, #128	@ 0x80
 80012e8:	f003 ff62 	bl	80051b0 <sniprintf>
        HAL_UART_Transmit(&huart3, (uint8_t *)error_msg, strlen(error_msg), HAL_MAX_DELAY);
 80012ec:	1d3b      	adds	r3, r7, #4
 80012ee:	4618      	mov	r0, r3
 80012f0:	f7fe ff2c 	bl	800014c <strlen>
 80012f4:	4603      	mov	r3, r0
 80012f6:	b29a      	uxth	r2, r3
 80012f8:	1d39      	adds	r1, r7, #4
 80012fa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80012fe:	480b      	ldr	r0, [pc, #44]	@ (800132c <Error_Handler+0x7c>)
 8001300:	f002 ff90 	bl	8004224 <HAL_UART_Transmit>

        if (HAL_GetTick() - error_start_time > 10000) {  // Reset system after prolonged error
 8001304:	f000 fc92 	bl	8001c2c <HAL_GetTick>
 8001308:	4602      	mov	r2, r0
 800130a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800130e:	1ad3      	subs	r3, r2, r3
 8001310:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001314:	4293      	cmp	r3, r2
 8001316:	d9d4      	bls.n	80012c2 <Error_Handler+0x12>
            HAL_NVIC_SystemReset();
 8001318:	f000 fdcd 	bl	8001eb6 <HAL_NVIC_SystemReset>
    while (1) {
 800131c:	e7d1      	b.n	80012c2 <Error_Handler+0x12>
 800131e:	bf00      	nop
 8001320:	40010800 	.word	0x40010800
 8001324:	20003eb0 	.word	0x20003eb0
 8001328:	08005b94 	.word	0x08005b94
 800132c:	20004084 	.word	0x20004084

08001330 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001330:	b480      	push	{r7}
 8001332:	b085      	sub	sp, #20
 8001334:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001336:	4b15      	ldr	r3, [pc, #84]	@ (800138c <HAL_MspInit+0x5c>)
 8001338:	699b      	ldr	r3, [r3, #24]
 800133a:	4a14      	ldr	r2, [pc, #80]	@ (800138c <HAL_MspInit+0x5c>)
 800133c:	f043 0301 	orr.w	r3, r3, #1
 8001340:	6193      	str	r3, [r2, #24]
 8001342:	4b12      	ldr	r3, [pc, #72]	@ (800138c <HAL_MspInit+0x5c>)
 8001344:	699b      	ldr	r3, [r3, #24]
 8001346:	f003 0301 	and.w	r3, r3, #1
 800134a:	60bb      	str	r3, [r7, #8]
 800134c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800134e:	4b0f      	ldr	r3, [pc, #60]	@ (800138c <HAL_MspInit+0x5c>)
 8001350:	69db      	ldr	r3, [r3, #28]
 8001352:	4a0e      	ldr	r2, [pc, #56]	@ (800138c <HAL_MspInit+0x5c>)
 8001354:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001358:	61d3      	str	r3, [r2, #28]
 800135a:	4b0c      	ldr	r3, [pc, #48]	@ (800138c <HAL_MspInit+0x5c>)
 800135c:	69db      	ldr	r3, [r3, #28]
 800135e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001362:	607b      	str	r3, [r7, #4]
 8001364:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001366:	4b0a      	ldr	r3, [pc, #40]	@ (8001390 <HAL_MspInit+0x60>)
 8001368:	685b      	ldr	r3, [r3, #4]
 800136a:	60fb      	str	r3, [r7, #12]
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001372:	60fb      	str	r3, [r7, #12]
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800137a:	60fb      	str	r3, [r7, #12]
 800137c:	4a04      	ldr	r2, [pc, #16]	@ (8001390 <HAL_MspInit+0x60>)
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001382:	bf00      	nop
 8001384:	3714      	adds	r7, #20
 8001386:	46bd      	mov	sp, r7
 8001388:	bc80      	pop	{r7}
 800138a:	4770      	bx	lr
 800138c:	40021000 	.word	0x40021000
 8001390:	40010000 	.word	0x40010000

08001394 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001394:	b480      	push	{r7}
 8001396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001398:	bf00      	nop
 800139a:	e7fd      	b.n	8001398 <NMI_Handler+0x4>

0800139c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800139c:	b480      	push	{r7}
 800139e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013a0:	bf00      	nop
 80013a2:	e7fd      	b.n	80013a0 <HardFault_Handler+0x4>

080013a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013a4:	b480      	push	{r7}
 80013a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013a8:	bf00      	nop
 80013aa:	e7fd      	b.n	80013a8 <MemManage_Handler+0x4>

080013ac <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013ac:	b480      	push	{r7}
 80013ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013b0:	bf00      	nop
 80013b2:	e7fd      	b.n	80013b0 <BusFault_Handler+0x4>

080013b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013b8:	bf00      	nop
 80013ba:	e7fd      	b.n	80013b8 <UsageFault_Handler+0x4>

080013bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013c0:	bf00      	nop
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bc80      	pop	{r7}
 80013c6:	4770      	bx	lr

080013c8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013c8:	b480      	push	{r7}
 80013ca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013cc:	bf00      	nop
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bc80      	pop	{r7}
 80013d2:	4770      	bx	lr

080013d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013d4:	b480      	push	{r7}
 80013d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013d8:	bf00      	nop
 80013da:	46bd      	mov	sp, r7
 80013dc:	bc80      	pop	{r7}
 80013de:	4770      	bx	lr

080013e0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013e4:	f000 fc10 	bl	8001c08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013e8:	bf00      	nop
 80013ea:	bd80      	pop	{r7, pc}

080013ec <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IR1_Pin);
 80013f0:	2002      	movs	r0, #2
 80013f2:	f001 f9c9 	bl	8002788 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80013f6:	bf00      	nop
 80013f8:	bd80      	pop	{r7, pc}

080013fa <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80013fa:	b580      	push	{r7, lr}
 80013fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Encoder_Pin);
 80013fe:	2004      	movs	r0, #4
 8001400:	f001 f9c2 	bl	8002788 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8001404:	bf00      	nop
 8001406:	bd80      	pop	{r7, pc}

08001408 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IR_2_Pin);
 800140c:	2008      	movs	r0, #8
 800140e:	f001 f9bb 	bl	8002788 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001412:	bf00      	nop
 8001414:	bd80      	pop	{r7, pc}

08001416 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001416:	b580      	push	{r7, lr}
 8001418:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IR_3_Pin);
 800141a:	2010      	movs	r0, #16
 800141c:	f001 f9b4 	bl	8002788 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001420:	bf00      	nop
 8001422:	bd80      	pop	{r7, pc}

08001424 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1_trig);
 8001428:	4802      	ldr	r0, [pc, #8]	@ (8001434 <DMA1_Channel6_IRQHandler+0x10>)
 800142a:	f000 fec3 	bl	80021b4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800142e:	bf00      	nop
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	20003fb0 	.word	0x20003fb0

08001438 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IR_4_Pin);
 800143c:	2020      	movs	r0, #32
 800143e:	f001 f9a3 	bl	8002788 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(IR_5_Pin);
 8001442:	2040      	movs	r0, #64	@ 0x40
 8001444:	f001 f9a0 	bl	8002788 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(IR_6_Pin);
 8001448:	2080      	movs	r0, #128	@ 0x80
 800144a:	f001 f99d 	bl	8002788 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800144e:	bf00      	nop
 8001450:	bd80      	pop	{r7, pc}
	...

08001454 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001458:	4802      	ldr	r0, [pc, #8]	@ (8001464 <USART1_IRQHandler+0x10>)
 800145a:	f002 ff93 	bl	8004384 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800145e:	bf00      	nop
 8001460:	bd80      	pop	{r7, pc}
 8001462:	bf00      	nop
 8001464:	20003ff4 	.word	0x20003ff4

08001468 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800146c:	4802      	ldr	r0, [pc, #8]	@ (8001478 <USART2_IRQHandler+0x10>)
 800146e:	f002 ff89 	bl	8004384 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001472:	bf00      	nop
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	2000403c 	.word	0x2000403c

0800147c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001480:	4802      	ldr	r0, [pc, #8]	@ (800148c <USART3_IRQHandler+0x10>)
 8001482:	f002 ff7f 	bl	8004384 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001486:	bf00      	nop
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	20004084 	.word	0x20004084

08001490 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Limit_1A_Pin);
 8001494:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001498:	f001 f976 	bl	8002788 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Limit_1B_Pin);
 800149c:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80014a0:	f001 f972 	bl	8002788 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 80014a4:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80014a8:	f001 f96e 	bl	8002788 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80014ac:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80014b0:	f001 f96a 	bl	8002788 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Limit_2A_Pin);
 80014b4:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80014b8:	f001 f966 	bl	8002788 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Limit_2B_Pin);
 80014bc:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80014c0:	f001 f962 	bl	8002788 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80014c4:	bf00      	nop
 80014c6:	bd80      	pop	{r7, pc}

080014c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b086      	sub	sp, #24
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014d0:	4a14      	ldr	r2, [pc, #80]	@ (8001524 <_sbrk+0x5c>)
 80014d2:	4b15      	ldr	r3, [pc, #84]	@ (8001528 <_sbrk+0x60>)
 80014d4:	1ad3      	subs	r3, r2, r3
 80014d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014d8:	697b      	ldr	r3, [r7, #20]
 80014da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014dc:	4b13      	ldr	r3, [pc, #76]	@ (800152c <_sbrk+0x64>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d102      	bne.n	80014ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014e4:	4b11      	ldr	r3, [pc, #68]	@ (800152c <_sbrk+0x64>)
 80014e6:	4a12      	ldr	r2, [pc, #72]	@ (8001530 <_sbrk+0x68>)
 80014e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014ea:	4b10      	ldr	r3, [pc, #64]	@ (800152c <_sbrk+0x64>)
 80014ec:	681a      	ldr	r2, [r3, #0]
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	4413      	add	r3, r2
 80014f2:	693a      	ldr	r2, [r7, #16]
 80014f4:	429a      	cmp	r2, r3
 80014f6:	d207      	bcs.n	8001508 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014f8:	f003 feb6 	bl	8005268 <__errno>
 80014fc:	4603      	mov	r3, r0
 80014fe:	220c      	movs	r2, #12
 8001500:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001502:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001506:	e009      	b.n	800151c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001508:	4b08      	ldr	r3, [pc, #32]	@ (800152c <_sbrk+0x64>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800150e:	4b07      	ldr	r3, [pc, #28]	@ (800152c <_sbrk+0x64>)
 8001510:	681a      	ldr	r2, [r3, #0]
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	4413      	add	r3, r2
 8001516:	4a05      	ldr	r2, [pc, #20]	@ (800152c <_sbrk+0x64>)
 8001518:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800151a:	68fb      	ldr	r3, [r7, #12]
}
 800151c:	4618      	mov	r0, r3
 800151e:	3718      	adds	r7, #24
 8001520:	46bd      	mov	sp, r7
 8001522:	bd80      	pop	{r7, pc}
 8001524:	20005000 	.word	0x20005000
 8001528:	00000400 	.word	0x00000400
 800152c:	20003f1c 	.word	0x20003f1c
 8001530:	20004218 	.word	0x20004218

08001534 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001534:	b480      	push	{r7}
 8001536:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001538:	bf00      	nop
 800153a:	46bd      	mov	sp, r7
 800153c:	bc80      	pop	{r7}
 800153e:	4770      	bx	lr

08001540 <MX_TIM3_Init>:
TIM_HandleTypeDef htim4;
DMA_HandleTypeDef hdma_tim3_ch1_trig;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b08e      	sub	sp, #56	@ 0x38
 8001544:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001546:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800154a:	2200      	movs	r2, #0
 800154c:	601a      	str	r2, [r3, #0]
 800154e:	605a      	str	r2, [r3, #4]
 8001550:	609a      	str	r2, [r3, #8]
 8001552:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001554:	f107 0320 	add.w	r3, r7, #32
 8001558:	2200      	movs	r2, #0
 800155a:	601a      	str	r2, [r3, #0]
 800155c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800155e:	1d3b      	adds	r3, r7, #4
 8001560:	2200      	movs	r2, #0
 8001562:	601a      	str	r2, [r3, #0]
 8001564:	605a      	str	r2, [r3, #4]
 8001566:	609a      	str	r2, [r3, #8]
 8001568:	60da      	str	r2, [r3, #12]
 800156a:	611a      	str	r2, [r3, #16]
 800156c:	615a      	str	r2, [r3, #20]
 800156e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001570:	4b2c      	ldr	r3, [pc, #176]	@ (8001624 <MX_TIM3_Init+0xe4>)
 8001572:	4a2d      	ldr	r2, [pc, #180]	@ (8001628 <MX_TIM3_Init+0xe8>)
 8001574:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 8001576:	4b2b      	ldr	r3, [pc, #172]	@ (8001624 <MX_TIM3_Init+0xe4>)
 8001578:	2247      	movs	r2, #71	@ 0x47
 800157a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800157c:	4b29      	ldr	r3, [pc, #164]	@ (8001624 <MX_TIM3_Init+0xe4>)
 800157e:	2200      	movs	r2, #0
 8001580:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100;
 8001582:	4b28      	ldr	r3, [pc, #160]	@ (8001624 <MX_TIM3_Init+0xe4>)
 8001584:	2264      	movs	r2, #100	@ 0x64
 8001586:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001588:	4b26      	ldr	r3, [pc, #152]	@ (8001624 <MX_TIM3_Init+0xe4>)
 800158a:	2200      	movs	r2, #0
 800158c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800158e:	4b25      	ldr	r3, [pc, #148]	@ (8001624 <MX_TIM3_Init+0xe4>)
 8001590:	2200      	movs	r2, #0
 8001592:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001594:	4823      	ldr	r0, [pc, #140]	@ (8001624 <MX_TIM3_Init+0xe4>)
 8001596:	f001 fd3b 	bl	8003010 <HAL_TIM_Base_Init>
 800159a:	4603      	mov	r3, r0
 800159c:	2b00      	cmp	r3, #0
 800159e:	d001      	beq.n	80015a4 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 80015a0:	f7ff fe86 	bl	80012b0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80015aa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80015ae:	4619      	mov	r1, r3
 80015b0:	481c      	ldr	r0, [pc, #112]	@ (8001624 <MX_TIM3_Init+0xe4>)
 80015b2:	f002 f925 	bl	8003800 <HAL_TIM_ConfigClockSource>
 80015b6:	4603      	mov	r3, r0
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d001      	beq.n	80015c0 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 80015bc:	f7ff fe78 	bl	80012b0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80015c0:	4818      	ldr	r0, [pc, #96]	@ (8001624 <MX_TIM3_Init+0xe4>)
 80015c2:	f001 fdbf 	bl	8003144 <HAL_TIM_PWM_Init>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d001      	beq.n	80015d0 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 80015cc:	f7ff fe70 	bl	80012b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015d0:	2300      	movs	r3, #0
 80015d2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015d4:	2300      	movs	r3, #0
 80015d6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80015d8:	f107 0320 	add.w	r3, r7, #32
 80015dc:	4619      	mov	r1, r3
 80015de:	4811      	ldr	r0, [pc, #68]	@ (8001624 <MX_TIM3_Init+0xe4>)
 80015e0:	f002 fd72 	bl	80040c8 <HAL_TIMEx_MasterConfigSynchronization>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d001      	beq.n	80015ee <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 80015ea:	f7ff fe61 	bl	80012b0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015ee:	2360      	movs	r3, #96	@ 0x60
 80015f0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80015f2:	2300      	movs	r3, #0
 80015f4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015f6:	2300      	movs	r3, #0
 80015f8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015fa:	2300      	movs	r3, #0
 80015fc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80015fe:	1d3b      	adds	r3, r7, #4
 8001600:	2200      	movs	r2, #0
 8001602:	4619      	mov	r1, r3
 8001604:	4807      	ldr	r0, [pc, #28]	@ (8001624 <MX_TIM3_Init+0xe4>)
 8001606:	f002 f839 	bl	800367c <HAL_TIM_PWM_ConfigChannel>
 800160a:	4603      	mov	r3, r0
 800160c:	2b00      	cmp	r3, #0
 800160e:	d001      	beq.n	8001614 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 8001610:	f7ff fe4e 	bl	80012b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001614:	4803      	ldr	r0, [pc, #12]	@ (8001624 <MX_TIM3_Init+0xe4>)
 8001616:	f000 f8ed 	bl	80017f4 <HAL_TIM_MspPostInit>

}
 800161a:	bf00      	nop
 800161c:	3738      	adds	r7, #56	@ 0x38
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}
 8001622:	bf00      	nop
 8001624:	20003f20 	.word	0x20003f20
 8001628:	40000400 	.word	0x40000400

0800162c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b08e      	sub	sp, #56	@ 0x38
 8001630:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001632:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001636:	2200      	movs	r2, #0
 8001638:	601a      	str	r2, [r3, #0]
 800163a:	605a      	str	r2, [r3, #4]
 800163c:	609a      	str	r2, [r3, #8]
 800163e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001640:	f107 0320 	add.w	r3, r7, #32
 8001644:	2200      	movs	r2, #0
 8001646:	601a      	str	r2, [r3, #0]
 8001648:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800164a:	1d3b      	adds	r3, r7, #4
 800164c:	2200      	movs	r2, #0
 800164e:	601a      	str	r2, [r3, #0]
 8001650:	605a      	str	r2, [r3, #4]
 8001652:	609a      	str	r2, [r3, #8]
 8001654:	60da      	str	r2, [r3, #12]
 8001656:	611a      	str	r2, [r3, #16]
 8001658:	615a      	str	r2, [r3, #20]
 800165a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800165c:	4b32      	ldr	r3, [pc, #200]	@ (8001728 <MX_TIM4_Init+0xfc>)
 800165e:	4a33      	ldr	r2, [pc, #204]	@ (800172c <MX_TIM4_Init+0x100>)
 8001660:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 360-1;
 8001662:	4b31      	ldr	r3, [pc, #196]	@ (8001728 <MX_TIM4_Init+0xfc>)
 8001664:	f240 1267 	movw	r2, #359	@ 0x167
 8001668:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800166a:	4b2f      	ldr	r3, [pc, #188]	@ (8001728 <MX_TIM4_Init+0xfc>)
 800166c:	2200      	movs	r2, #0
 800166e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 200-1;
 8001670:	4b2d      	ldr	r3, [pc, #180]	@ (8001728 <MX_TIM4_Init+0xfc>)
 8001672:	22c7      	movs	r2, #199	@ 0xc7
 8001674:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001676:	4b2c      	ldr	r3, [pc, #176]	@ (8001728 <MX_TIM4_Init+0xfc>)
 8001678:	2200      	movs	r2, #0
 800167a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800167c:	4b2a      	ldr	r3, [pc, #168]	@ (8001728 <MX_TIM4_Init+0xfc>)
 800167e:	2200      	movs	r2, #0
 8001680:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001682:	4829      	ldr	r0, [pc, #164]	@ (8001728 <MX_TIM4_Init+0xfc>)
 8001684:	f001 fcc4 	bl	8003010 <HAL_TIM_Base_Init>
 8001688:	4603      	mov	r3, r0
 800168a:	2b00      	cmp	r3, #0
 800168c:	d001      	beq.n	8001692 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 800168e:	f7ff fe0f 	bl	80012b0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001692:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001696:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001698:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800169c:	4619      	mov	r1, r3
 800169e:	4822      	ldr	r0, [pc, #136]	@ (8001728 <MX_TIM4_Init+0xfc>)
 80016a0:	f002 f8ae 	bl	8003800 <HAL_TIM_ConfigClockSource>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d001      	beq.n	80016ae <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 80016aa:	f7ff fe01 	bl	80012b0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80016ae:	481e      	ldr	r0, [pc, #120]	@ (8001728 <MX_TIM4_Init+0xfc>)
 80016b0:	f001 fd48 	bl	8003144 <HAL_TIM_PWM_Init>
 80016b4:	4603      	mov	r3, r0
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d001      	beq.n	80016be <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 80016ba:	f7ff fdf9 	bl	80012b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016be:	2300      	movs	r3, #0
 80016c0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016c2:	2300      	movs	r3, #0
 80016c4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80016c6:	f107 0320 	add.w	r3, r7, #32
 80016ca:	4619      	mov	r1, r3
 80016cc:	4816      	ldr	r0, [pc, #88]	@ (8001728 <MX_TIM4_Init+0xfc>)
 80016ce:	f002 fcfb 	bl	80040c8 <HAL_TIMEx_MasterConfigSynchronization>
 80016d2:	4603      	mov	r3, r0
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d001      	beq.n	80016dc <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 80016d8:	f7ff fdea 	bl	80012b0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80016dc:	2360      	movs	r3, #96	@ 0x60
 80016de:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80016e0:	2300      	movs	r3, #0
 80016e2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80016e4:	2300      	movs	r3, #0
 80016e6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80016e8:	2300      	movs	r3, #0
 80016ea:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80016ec:	1d3b      	adds	r3, r7, #4
 80016ee:	2200      	movs	r2, #0
 80016f0:	4619      	mov	r1, r3
 80016f2:	480d      	ldr	r0, [pc, #52]	@ (8001728 <MX_TIM4_Init+0xfc>)
 80016f4:	f001 ffc2 	bl	800367c <HAL_TIM_PWM_ConfigChannel>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d001      	beq.n	8001702 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 80016fe:	f7ff fdd7 	bl	80012b0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001702:	1d3b      	adds	r3, r7, #4
 8001704:	2204      	movs	r2, #4
 8001706:	4619      	mov	r1, r3
 8001708:	4807      	ldr	r0, [pc, #28]	@ (8001728 <MX_TIM4_Init+0xfc>)
 800170a:	f001 ffb7 	bl	800367c <HAL_TIM_PWM_ConfigChannel>
 800170e:	4603      	mov	r3, r0
 8001710:	2b00      	cmp	r3, #0
 8001712:	d001      	beq.n	8001718 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8001714:	f7ff fdcc 	bl	80012b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001718:	4803      	ldr	r0, [pc, #12]	@ (8001728 <MX_TIM4_Init+0xfc>)
 800171a:	f000 f86b 	bl	80017f4 <HAL_TIM_MspPostInit>

}
 800171e:	bf00      	nop
 8001720:	3738      	adds	r7, #56	@ 0x38
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	20003f68 	.word	0x20003f68
 800172c:	40000800 	.word	0x40000800

08001730 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b084      	sub	sp, #16
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	4a28      	ldr	r2, [pc, #160]	@ (80017e0 <HAL_TIM_Base_MspInit+0xb0>)
 800173e:	4293      	cmp	r3, r2
 8001740:	d139      	bne.n	80017b6 <HAL_TIM_Base_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001742:	4b28      	ldr	r3, [pc, #160]	@ (80017e4 <HAL_TIM_Base_MspInit+0xb4>)
 8001744:	69db      	ldr	r3, [r3, #28]
 8001746:	4a27      	ldr	r2, [pc, #156]	@ (80017e4 <HAL_TIM_Base_MspInit+0xb4>)
 8001748:	f043 0302 	orr.w	r3, r3, #2
 800174c:	61d3      	str	r3, [r2, #28]
 800174e:	4b25      	ldr	r3, [pc, #148]	@ (80017e4 <HAL_TIM_Base_MspInit+0xb4>)
 8001750:	69db      	ldr	r3, [r3, #28]
 8001752:	f003 0302 	and.w	r3, r3, #2
 8001756:	60fb      	str	r3, [r7, #12]
 8001758:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 DMA Init */
    /* TIM3_CH1_TRIG Init */
    hdma_tim3_ch1_trig.Instance = DMA1_Channel6;
 800175a:	4b23      	ldr	r3, [pc, #140]	@ (80017e8 <HAL_TIM_Base_MspInit+0xb8>)
 800175c:	4a23      	ldr	r2, [pc, #140]	@ (80017ec <HAL_TIM_Base_MspInit+0xbc>)
 800175e:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001760:	4b21      	ldr	r3, [pc, #132]	@ (80017e8 <HAL_TIM_Base_MspInit+0xb8>)
 8001762:	2210      	movs	r2, #16
 8001764:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 8001766:	4b20      	ldr	r3, [pc, #128]	@ (80017e8 <HAL_TIM_Base_MspInit+0xb8>)
 8001768:	2200      	movs	r2, #0
 800176a:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 800176c:	4b1e      	ldr	r3, [pc, #120]	@ (80017e8 <HAL_TIM_Base_MspInit+0xb8>)
 800176e:	2280      	movs	r2, #128	@ 0x80
 8001770:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001772:	4b1d      	ldr	r3, [pc, #116]	@ (80017e8 <HAL_TIM_Base_MspInit+0xb8>)
 8001774:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001778:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800177a:	4b1b      	ldr	r3, [pc, #108]	@ (80017e8 <HAL_TIM_Base_MspInit+0xb8>)
 800177c:	2200      	movs	r2, #0
 800177e:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1_trig.Init.Mode = DMA_NORMAL;
 8001780:	4b19      	ldr	r3, [pc, #100]	@ (80017e8 <HAL_TIM_Base_MspInit+0xb8>)
 8001782:	2200      	movs	r2, #0
 8001784:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_LOW;
 8001786:	4b18      	ldr	r3, [pc, #96]	@ (80017e8 <HAL_TIM_Base_MspInit+0xb8>)
 8001788:	2200      	movs	r2, #0
 800178a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 800178c:	4816      	ldr	r0, [pc, #88]	@ (80017e8 <HAL_TIM_Base_MspInit+0xb8>)
 800178e:	f000 fba3 	bl	8001ed8 <HAL_DMA_Init>
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	d001      	beq.n	800179c <HAL_TIM_Base_MspInit+0x6c>
    {
      Error_Handler();
 8001798:	f7ff fd8a 	bl	80012b0 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	4a12      	ldr	r2, [pc, #72]	@ (80017e8 <HAL_TIM_Base_MspInit+0xb8>)
 80017a0:	625a      	str	r2, [r3, #36]	@ 0x24
 80017a2:	4a11      	ldr	r2, [pc, #68]	@ (80017e8 <HAL_TIM_Base_MspInit+0xb8>)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	6253      	str	r3, [r2, #36]	@ 0x24
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	4a0f      	ldr	r2, [pc, #60]	@ (80017e8 <HAL_TIM_Base_MspInit+0xb8>)
 80017ac:	639a      	str	r2, [r3, #56]	@ 0x38
 80017ae:	4a0e      	ldr	r2, [pc, #56]	@ (80017e8 <HAL_TIM_Base_MspInit+0xb8>)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	6253      	str	r3, [r2, #36]	@ 0x24
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80017b4:	e010      	b.n	80017d8 <HAL_TIM_Base_MspInit+0xa8>
  else if(tim_baseHandle->Instance==TIM4)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	4a0d      	ldr	r2, [pc, #52]	@ (80017f0 <HAL_TIM_Base_MspInit+0xc0>)
 80017bc:	4293      	cmp	r3, r2
 80017be:	d10b      	bne.n	80017d8 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80017c0:	4b08      	ldr	r3, [pc, #32]	@ (80017e4 <HAL_TIM_Base_MspInit+0xb4>)
 80017c2:	69db      	ldr	r3, [r3, #28]
 80017c4:	4a07      	ldr	r2, [pc, #28]	@ (80017e4 <HAL_TIM_Base_MspInit+0xb4>)
 80017c6:	f043 0304 	orr.w	r3, r3, #4
 80017ca:	61d3      	str	r3, [r2, #28]
 80017cc:	4b05      	ldr	r3, [pc, #20]	@ (80017e4 <HAL_TIM_Base_MspInit+0xb4>)
 80017ce:	69db      	ldr	r3, [r3, #28]
 80017d0:	f003 0304 	and.w	r3, r3, #4
 80017d4:	60bb      	str	r3, [r7, #8]
 80017d6:	68bb      	ldr	r3, [r7, #8]
}
 80017d8:	bf00      	nop
 80017da:	3710      	adds	r7, #16
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	40000400 	.word	0x40000400
 80017e4:	40021000 	.word	0x40021000
 80017e8:	20003fb0 	.word	0x20003fb0
 80017ec:	4002006c 	.word	0x4002006c
 80017f0:	40000800 	.word	0x40000800

080017f4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b088      	sub	sp, #32
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017fc:	f107 0310 	add.w	r3, r7, #16
 8001800:	2200      	movs	r2, #0
 8001802:	601a      	str	r2, [r3, #0]
 8001804:	605a      	str	r2, [r3, #4]
 8001806:	609a      	str	r2, [r3, #8]
 8001808:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM3)
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4a1e      	ldr	r2, [pc, #120]	@ (8001888 <HAL_TIM_MspPostInit+0x94>)
 8001810:	4293      	cmp	r3, r2
 8001812:	d118      	bne.n	8001846 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001814:	4b1d      	ldr	r3, [pc, #116]	@ (800188c <HAL_TIM_MspPostInit+0x98>)
 8001816:	699b      	ldr	r3, [r3, #24]
 8001818:	4a1c      	ldr	r2, [pc, #112]	@ (800188c <HAL_TIM_MspPostInit+0x98>)
 800181a:	f043 0304 	orr.w	r3, r3, #4
 800181e:	6193      	str	r3, [r2, #24]
 8001820:	4b1a      	ldr	r3, [pc, #104]	@ (800188c <HAL_TIM_MspPostInit+0x98>)
 8001822:	699b      	ldr	r3, [r3, #24]
 8001824:	f003 0304 	and.w	r3, r3, #4
 8001828:	60fb      	str	r3, [r7, #12]
 800182a:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800182c:	2340      	movs	r3, #64	@ 0x40
 800182e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001830:	2302      	movs	r3, #2
 8001832:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001834:	2302      	movs	r3, #2
 8001836:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001838:	f107 0310 	add.w	r3, r7, #16
 800183c:	4619      	mov	r1, r3
 800183e:	4814      	ldr	r0, [pc, #80]	@ (8001890 <HAL_TIM_MspPostInit+0x9c>)
 8001840:	f000 fdec 	bl	800241c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001844:	e01c      	b.n	8001880 <HAL_TIM_MspPostInit+0x8c>
  else if(timHandle->Instance==TIM4)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4a12      	ldr	r2, [pc, #72]	@ (8001894 <HAL_TIM_MspPostInit+0xa0>)
 800184c:	4293      	cmp	r3, r2
 800184e:	d117      	bne.n	8001880 <HAL_TIM_MspPostInit+0x8c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001850:	4b0e      	ldr	r3, [pc, #56]	@ (800188c <HAL_TIM_MspPostInit+0x98>)
 8001852:	699b      	ldr	r3, [r3, #24]
 8001854:	4a0d      	ldr	r2, [pc, #52]	@ (800188c <HAL_TIM_MspPostInit+0x98>)
 8001856:	f043 0308 	orr.w	r3, r3, #8
 800185a:	6193      	str	r3, [r2, #24]
 800185c:	4b0b      	ldr	r3, [pc, #44]	@ (800188c <HAL_TIM_MspPostInit+0x98>)
 800185e:	699b      	ldr	r3, [r3, #24]
 8001860:	f003 0308 	and.w	r3, r3, #8
 8001864:	60bb      	str	r3, [r7, #8]
 8001866:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001868:	23c0      	movs	r3, #192	@ 0xc0
 800186a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800186c:	2302      	movs	r3, #2
 800186e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001870:	2302      	movs	r3, #2
 8001872:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001874:	f107 0310 	add.w	r3, r7, #16
 8001878:	4619      	mov	r1, r3
 800187a:	4807      	ldr	r0, [pc, #28]	@ (8001898 <HAL_TIM_MspPostInit+0xa4>)
 800187c:	f000 fdce 	bl	800241c <HAL_GPIO_Init>
}
 8001880:	bf00      	nop
 8001882:	3720      	adds	r7, #32
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}
 8001888:	40000400 	.word	0x40000400
 800188c:	40021000 	.word	0x40021000
 8001890:	40010800 	.word	0x40010800
 8001894:	40000800 	.word	0x40000800
 8001898:	40010c00 	.word	0x40010c00

0800189c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80018a0:	4b11      	ldr	r3, [pc, #68]	@ (80018e8 <MX_USART1_UART_Init+0x4c>)
 80018a2:	4a12      	ldr	r2, [pc, #72]	@ (80018ec <MX_USART1_UART_Init+0x50>)
 80018a4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80018a6:	4b10      	ldr	r3, [pc, #64]	@ (80018e8 <MX_USART1_UART_Init+0x4c>)
 80018a8:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80018ac:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80018ae:	4b0e      	ldr	r3, [pc, #56]	@ (80018e8 <MX_USART1_UART_Init+0x4c>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80018b4:	4b0c      	ldr	r3, [pc, #48]	@ (80018e8 <MX_USART1_UART_Init+0x4c>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80018ba:	4b0b      	ldr	r3, [pc, #44]	@ (80018e8 <MX_USART1_UART_Init+0x4c>)
 80018bc:	2200      	movs	r2, #0
 80018be:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80018c0:	4b09      	ldr	r3, [pc, #36]	@ (80018e8 <MX_USART1_UART_Init+0x4c>)
 80018c2:	220c      	movs	r2, #12
 80018c4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018c6:	4b08      	ldr	r3, [pc, #32]	@ (80018e8 <MX_USART1_UART_Init+0x4c>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80018cc:	4b06      	ldr	r3, [pc, #24]	@ (80018e8 <MX_USART1_UART_Init+0x4c>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80018d2:	4805      	ldr	r0, [pc, #20]	@ (80018e8 <MX_USART1_UART_Init+0x4c>)
 80018d4:	f002 fc56 	bl	8004184 <HAL_UART_Init>
 80018d8:	4603      	mov	r3, r0
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d001      	beq.n	80018e2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80018de:	f7ff fce7 	bl	80012b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80018e2:	bf00      	nop
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	20003ff4 	.word	0x20003ff4
 80018ec:	40013800 	.word	0x40013800

080018f0 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80018f4:	4b11      	ldr	r3, [pc, #68]	@ (800193c <MX_USART2_UART_Init+0x4c>)
 80018f6:	4a12      	ldr	r2, [pc, #72]	@ (8001940 <MX_USART2_UART_Init+0x50>)
 80018f8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80018fa:	4b10      	ldr	r3, [pc, #64]	@ (800193c <MX_USART2_UART_Init+0x4c>)
 80018fc:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001900:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001902:	4b0e      	ldr	r3, [pc, #56]	@ (800193c <MX_USART2_UART_Init+0x4c>)
 8001904:	2200      	movs	r2, #0
 8001906:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001908:	4b0c      	ldr	r3, [pc, #48]	@ (800193c <MX_USART2_UART_Init+0x4c>)
 800190a:	2200      	movs	r2, #0
 800190c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800190e:	4b0b      	ldr	r3, [pc, #44]	@ (800193c <MX_USART2_UART_Init+0x4c>)
 8001910:	2200      	movs	r2, #0
 8001912:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001914:	4b09      	ldr	r3, [pc, #36]	@ (800193c <MX_USART2_UART_Init+0x4c>)
 8001916:	220c      	movs	r2, #12
 8001918:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800191a:	4b08      	ldr	r3, [pc, #32]	@ (800193c <MX_USART2_UART_Init+0x4c>)
 800191c:	2200      	movs	r2, #0
 800191e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001920:	4b06      	ldr	r3, [pc, #24]	@ (800193c <MX_USART2_UART_Init+0x4c>)
 8001922:	2200      	movs	r2, #0
 8001924:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001926:	4805      	ldr	r0, [pc, #20]	@ (800193c <MX_USART2_UART_Init+0x4c>)
 8001928:	f002 fc2c 	bl	8004184 <HAL_UART_Init>
 800192c:	4603      	mov	r3, r0
 800192e:	2b00      	cmp	r3, #0
 8001930:	d001      	beq.n	8001936 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001932:	f7ff fcbd 	bl	80012b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001936:	bf00      	nop
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	2000403c 	.word	0x2000403c
 8001940:	40004400 	.word	0x40004400

08001944 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001948:	4b11      	ldr	r3, [pc, #68]	@ (8001990 <MX_USART3_UART_Init+0x4c>)
 800194a:	4a12      	ldr	r2, [pc, #72]	@ (8001994 <MX_USART3_UART_Init+0x50>)
 800194c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 800194e:	4b10      	ldr	r3, [pc, #64]	@ (8001990 <MX_USART3_UART_Init+0x4c>)
 8001950:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001954:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001956:	4b0e      	ldr	r3, [pc, #56]	@ (8001990 <MX_USART3_UART_Init+0x4c>)
 8001958:	2200      	movs	r2, #0
 800195a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800195c:	4b0c      	ldr	r3, [pc, #48]	@ (8001990 <MX_USART3_UART_Init+0x4c>)
 800195e:	2200      	movs	r2, #0
 8001960:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001962:	4b0b      	ldr	r3, [pc, #44]	@ (8001990 <MX_USART3_UART_Init+0x4c>)
 8001964:	2200      	movs	r2, #0
 8001966:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001968:	4b09      	ldr	r3, [pc, #36]	@ (8001990 <MX_USART3_UART_Init+0x4c>)
 800196a:	220c      	movs	r2, #12
 800196c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800196e:	4b08      	ldr	r3, [pc, #32]	@ (8001990 <MX_USART3_UART_Init+0x4c>)
 8001970:	2200      	movs	r2, #0
 8001972:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001974:	4b06      	ldr	r3, [pc, #24]	@ (8001990 <MX_USART3_UART_Init+0x4c>)
 8001976:	2200      	movs	r2, #0
 8001978:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800197a:	4805      	ldr	r0, [pc, #20]	@ (8001990 <MX_USART3_UART_Init+0x4c>)
 800197c:	f002 fc02 	bl	8004184 <HAL_UART_Init>
 8001980:	4603      	mov	r3, r0
 8001982:	2b00      	cmp	r3, #0
 8001984:	d001      	beq.n	800198a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001986:	f7ff fc93 	bl	80012b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800198a:	bf00      	nop
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	20004084 	.word	0x20004084
 8001994:	40004800 	.word	0x40004800

08001998 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b08c      	sub	sp, #48	@ 0x30
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019a0:	f107 0320 	add.w	r3, r7, #32
 80019a4:	2200      	movs	r2, #0
 80019a6:	601a      	str	r2, [r3, #0]
 80019a8:	605a      	str	r2, [r3, #4]
 80019aa:	609a      	str	r2, [r3, #8]
 80019ac:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4a59      	ldr	r2, [pc, #356]	@ (8001b18 <HAL_UART_MspInit+0x180>)
 80019b4:	4293      	cmp	r3, r2
 80019b6:	d13a      	bne.n	8001a2e <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80019b8:	4b58      	ldr	r3, [pc, #352]	@ (8001b1c <HAL_UART_MspInit+0x184>)
 80019ba:	699b      	ldr	r3, [r3, #24]
 80019bc:	4a57      	ldr	r2, [pc, #348]	@ (8001b1c <HAL_UART_MspInit+0x184>)
 80019be:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019c2:	6193      	str	r3, [r2, #24]
 80019c4:	4b55      	ldr	r3, [pc, #340]	@ (8001b1c <HAL_UART_MspInit+0x184>)
 80019c6:	699b      	ldr	r3, [r3, #24]
 80019c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80019cc:	61fb      	str	r3, [r7, #28]
 80019ce:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019d0:	4b52      	ldr	r3, [pc, #328]	@ (8001b1c <HAL_UART_MspInit+0x184>)
 80019d2:	699b      	ldr	r3, [r3, #24]
 80019d4:	4a51      	ldr	r2, [pc, #324]	@ (8001b1c <HAL_UART_MspInit+0x184>)
 80019d6:	f043 0304 	orr.w	r3, r3, #4
 80019da:	6193      	str	r3, [r2, #24]
 80019dc:	4b4f      	ldr	r3, [pc, #316]	@ (8001b1c <HAL_UART_MspInit+0x184>)
 80019de:	699b      	ldr	r3, [r3, #24]
 80019e0:	f003 0304 	and.w	r3, r3, #4
 80019e4:	61bb      	str	r3, [r7, #24]
 80019e6:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80019e8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80019ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ee:	2302      	movs	r3, #2
 80019f0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019f2:	2303      	movs	r3, #3
 80019f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019f6:	f107 0320 	add.w	r3, r7, #32
 80019fa:	4619      	mov	r1, r3
 80019fc:	4848      	ldr	r0, [pc, #288]	@ (8001b20 <HAL_UART_MspInit+0x188>)
 80019fe:	f000 fd0d 	bl	800241c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001a02:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001a06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a10:	f107 0320 	add.w	r3, r7, #32
 8001a14:	4619      	mov	r1, r3
 8001a16:	4842      	ldr	r0, [pc, #264]	@ (8001b20 <HAL_UART_MspInit+0x188>)
 8001a18:	f000 fd00 	bl	800241c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	2100      	movs	r1, #0
 8001a20:	2025      	movs	r0, #37	@ 0x25
 8001a22:	f000 fa1e 	bl	8001e62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001a26:	2025      	movs	r0, #37	@ 0x25
 8001a28:	f000 fa37 	bl	8001e9a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001a2c:	e070      	b.n	8001b10 <HAL_UART_MspInit+0x178>
  else if(uartHandle->Instance==USART2)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	4a3c      	ldr	r2, [pc, #240]	@ (8001b24 <HAL_UART_MspInit+0x18c>)
 8001a34:	4293      	cmp	r3, r2
 8001a36:	d12c      	bne.n	8001a92 <HAL_UART_MspInit+0xfa>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a38:	4b38      	ldr	r3, [pc, #224]	@ (8001b1c <HAL_UART_MspInit+0x184>)
 8001a3a:	69db      	ldr	r3, [r3, #28]
 8001a3c:	4a37      	ldr	r2, [pc, #220]	@ (8001b1c <HAL_UART_MspInit+0x184>)
 8001a3e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a42:	61d3      	str	r3, [r2, #28]
 8001a44:	4b35      	ldr	r3, [pc, #212]	@ (8001b1c <HAL_UART_MspInit+0x184>)
 8001a46:	69db      	ldr	r3, [r3, #28]
 8001a48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a4c:	617b      	str	r3, [r7, #20]
 8001a4e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a50:	4b32      	ldr	r3, [pc, #200]	@ (8001b1c <HAL_UART_MspInit+0x184>)
 8001a52:	699b      	ldr	r3, [r3, #24]
 8001a54:	4a31      	ldr	r2, [pc, #196]	@ (8001b1c <HAL_UART_MspInit+0x184>)
 8001a56:	f043 0304 	orr.w	r3, r3, #4
 8001a5a:	6193      	str	r3, [r2, #24]
 8001a5c:	4b2f      	ldr	r3, [pc, #188]	@ (8001b1c <HAL_UART_MspInit+0x184>)
 8001a5e:	699b      	ldr	r3, [r3, #24]
 8001a60:	f003 0304 	and.w	r3, r3, #4
 8001a64:	613b      	str	r3, [r7, #16]
 8001a66:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001a68:	230c      	movs	r3, #12
 8001a6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a6c:	2302      	movs	r3, #2
 8001a6e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a70:	2302      	movs	r3, #2
 8001a72:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a74:	f107 0320 	add.w	r3, r7, #32
 8001a78:	4619      	mov	r1, r3
 8001a7a:	4829      	ldr	r0, [pc, #164]	@ (8001b20 <HAL_UART_MspInit+0x188>)
 8001a7c:	f000 fcce 	bl	800241c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001a80:	2200      	movs	r2, #0
 8001a82:	2100      	movs	r1, #0
 8001a84:	2026      	movs	r0, #38	@ 0x26
 8001a86:	f000 f9ec 	bl	8001e62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001a8a:	2026      	movs	r0, #38	@ 0x26
 8001a8c:	f000 fa05 	bl	8001e9a <HAL_NVIC_EnableIRQ>
}
 8001a90:	e03e      	b.n	8001b10 <HAL_UART_MspInit+0x178>
  else if(uartHandle->Instance==USART3)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4a24      	ldr	r2, [pc, #144]	@ (8001b28 <HAL_UART_MspInit+0x190>)
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	d139      	bne.n	8001b10 <HAL_UART_MspInit+0x178>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001a9c:	4b1f      	ldr	r3, [pc, #124]	@ (8001b1c <HAL_UART_MspInit+0x184>)
 8001a9e:	69db      	ldr	r3, [r3, #28]
 8001aa0:	4a1e      	ldr	r2, [pc, #120]	@ (8001b1c <HAL_UART_MspInit+0x184>)
 8001aa2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001aa6:	61d3      	str	r3, [r2, #28]
 8001aa8:	4b1c      	ldr	r3, [pc, #112]	@ (8001b1c <HAL_UART_MspInit+0x184>)
 8001aaa:	69db      	ldr	r3, [r3, #28]
 8001aac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001ab0:	60fb      	str	r3, [r7, #12]
 8001ab2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ab4:	4b19      	ldr	r3, [pc, #100]	@ (8001b1c <HAL_UART_MspInit+0x184>)
 8001ab6:	699b      	ldr	r3, [r3, #24]
 8001ab8:	4a18      	ldr	r2, [pc, #96]	@ (8001b1c <HAL_UART_MspInit+0x184>)
 8001aba:	f043 0308 	orr.w	r3, r3, #8
 8001abe:	6193      	str	r3, [r2, #24]
 8001ac0:	4b16      	ldr	r3, [pc, #88]	@ (8001b1c <HAL_UART_MspInit+0x184>)
 8001ac2:	699b      	ldr	r3, [r3, #24]
 8001ac4:	f003 0308 	and.w	r3, r3, #8
 8001ac8:	60bb      	str	r3, [r7, #8]
 8001aca:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001acc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001ad0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ad2:	2302      	movs	r3, #2
 8001ad4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ad6:	2303      	movs	r3, #3
 8001ad8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ada:	f107 0320 	add.w	r3, r7, #32
 8001ade:	4619      	mov	r1, r3
 8001ae0:	4812      	ldr	r0, [pc, #72]	@ (8001b2c <HAL_UART_MspInit+0x194>)
 8001ae2:	f000 fc9b 	bl	800241c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001ae6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001aea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001aec:	2300      	movs	r3, #0
 8001aee:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af0:	2300      	movs	r3, #0
 8001af2:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001af4:	f107 0320 	add.w	r3, r7, #32
 8001af8:	4619      	mov	r1, r3
 8001afa:	480c      	ldr	r0, [pc, #48]	@ (8001b2c <HAL_UART_MspInit+0x194>)
 8001afc:	f000 fc8e 	bl	800241c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001b00:	2200      	movs	r2, #0
 8001b02:	2100      	movs	r1, #0
 8001b04:	2027      	movs	r0, #39	@ 0x27
 8001b06:	f000 f9ac 	bl	8001e62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001b0a:	2027      	movs	r0, #39	@ 0x27
 8001b0c:	f000 f9c5 	bl	8001e9a <HAL_NVIC_EnableIRQ>
}
 8001b10:	bf00      	nop
 8001b12:	3730      	adds	r7, #48	@ 0x30
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}
 8001b18:	40013800 	.word	0x40013800
 8001b1c:	40021000 	.word	0x40021000
 8001b20:	40010800 	.word	0x40010800
 8001b24:	40004400 	.word	0x40004400
 8001b28:	40004800 	.word	0x40004800
 8001b2c:	40010c00 	.word	0x40010c00

08001b30 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001b30:	f7ff fd00 	bl	8001534 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b34:	480b      	ldr	r0, [pc, #44]	@ (8001b64 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001b36:	490c      	ldr	r1, [pc, #48]	@ (8001b68 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001b38:	4a0c      	ldr	r2, [pc, #48]	@ (8001b6c <LoopFillZerobss+0x16>)
  movs r3, #0
 8001b3a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b3c:	e002      	b.n	8001b44 <LoopCopyDataInit>

08001b3e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b3e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b40:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b42:	3304      	adds	r3, #4

08001b44 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b44:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b46:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b48:	d3f9      	bcc.n	8001b3e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b4a:	4a09      	ldr	r2, [pc, #36]	@ (8001b70 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001b4c:	4c09      	ldr	r4, [pc, #36]	@ (8001b74 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001b4e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b50:	e001      	b.n	8001b56 <LoopFillZerobss>

08001b52 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b52:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b54:	3204      	adds	r2, #4

08001b56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b56:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b58:	d3fb      	bcc.n	8001b52 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b5a:	f003 fb8b 	bl	8005274 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001b5e:	f7ff fa23 	bl	8000fa8 <main>
  bx lr
 8001b62:	4770      	bx	lr
  ldr r0, =_sdata
 8001b64:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b68:	2000018c 	.word	0x2000018c
  ldr r2, =_sidata
 8001b6c:	08005d24 	.word	0x08005d24
  ldr r2, =_sbss
 8001b70:	2000018c 	.word	0x2000018c
  ldr r4, =_ebss
 8001b74:	20004218 	.word	0x20004218

08001b78 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001b78:	e7fe      	b.n	8001b78 <ADC1_2_IRQHandler>
	...

08001b7c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b80:	4b08      	ldr	r3, [pc, #32]	@ (8001ba4 <HAL_Init+0x28>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a07      	ldr	r2, [pc, #28]	@ (8001ba4 <HAL_Init+0x28>)
 8001b86:	f043 0310 	orr.w	r3, r3, #16
 8001b8a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b8c:	2003      	movs	r0, #3
 8001b8e:	f000 f95d 	bl	8001e4c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b92:	2000      	movs	r0, #0
 8001b94:	f000 f808 	bl	8001ba8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b98:	f7ff fbca 	bl	8001330 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b9c:	2300      	movs	r3, #0
}
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	bd80      	pop	{r7, pc}
 8001ba2:	bf00      	nop
 8001ba4:	40022000 	.word	0x40022000

08001ba8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b082      	sub	sp, #8
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001bb0:	4b12      	ldr	r3, [pc, #72]	@ (8001bfc <HAL_InitTick+0x54>)
 8001bb2:	681a      	ldr	r2, [r3, #0]
 8001bb4:	4b12      	ldr	r3, [pc, #72]	@ (8001c00 <HAL_InitTick+0x58>)
 8001bb6:	781b      	ldrb	r3, [r3, #0]
 8001bb8:	4619      	mov	r1, r3
 8001bba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001bbe:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f000 f979 	bl	8001ebe <HAL_SYSTICK_Config>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d001      	beq.n	8001bd6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	e00e      	b.n	8001bf4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	2b0f      	cmp	r3, #15
 8001bda:	d80a      	bhi.n	8001bf2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001bdc:	2200      	movs	r2, #0
 8001bde:	6879      	ldr	r1, [r7, #4]
 8001be0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001be4:	f000 f93d 	bl	8001e62 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001be8:	4a06      	ldr	r2, [pc, #24]	@ (8001c04 <HAL_InitTick+0x5c>)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	e000      	b.n	8001bf4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001bf2:	2301      	movs	r3, #1
}
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	3708      	adds	r7, #8
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	20000130 	.word	0x20000130
 8001c00:	20000138 	.word	0x20000138
 8001c04:	20000134 	.word	0x20000134

08001c08 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c0c:	4b05      	ldr	r3, [pc, #20]	@ (8001c24 <HAL_IncTick+0x1c>)
 8001c0e:	781b      	ldrb	r3, [r3, #0]
 8001c10:	461a      	mov	r2, r3
 8001c12:	4b05      	ldr	r3, [pc, #20]	@ (8001c28 <HAL_IncTick+0x20>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	4413      	add	r3, r2
 8001c18:	4a03      	ldr	r2, [pc, #12]	@ (8001c28 <HAL_IncTick+0x20>)
 8001c1a:	6013      	str	r3, [r2, #0]
}
 8001c1c:	bf00      	nop
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bc80      	pop	{r7}
 8001c22:	4770      	bx	lr
 8001c24:	20000138 	.word	0x20000138
 8001c28:	200040cc 	.word	0x200040cc

08001c2c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	af00      	add	r7, sp, #0
  return uwTick;
 8001c30:	4b02      	ldr	r3, [pc, #8]	@ (8001c3c <HAL_GetTick+0x10>)
 8001c32:	681b      	ldr	r3, [r3, #0]
}
 8001c34:	4618      	mov	r0, r3
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bc80      	pop	{r7}
 8001c3a:	4770      	bx	lr
 8001c3c:	200040cc 	.word	0x200040cc

08001c40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b084      	sub	sp, #16
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c48:	f7ff fff0 	bl	8001c2c <HAL_GetTick>
 8001c4c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001c58:	d005      	beq.n	8001c66 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c5a:	4b0a      	ldr	r3, [pc, #40]	@ (8001c84 <HAL_Delay+0x44>)
 8001c5c:	781b      	ldrb	r3, [r3, #0]
 8001c5e:	461a      	mov	r2, r3
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	4413      	add	r3, r2
 8001c64:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c66:	bf00      	nop
 8001c68:	f7ff ffe0 	bl	8001c2c <HAL_GetTick>
 8001c6c:	4602      	mov	r2, r0
 8001c6e:	68bb      	ldr	r3, [r7, #8]
 8001c70:	1ad3      	subs	r3, r2, r3
 8001c72:	68fa      	ldr	r2, [r7, #12]
 8001c74:	429a      	cmp	r2, r3
 8001c76:	d8f7      	bhi.n	8001c68 <HAL_Delay+0x28>
  {
  }
}
 8001c78:	bf00      	nop
 8001c7a:	bf00      	nop
 8001c7c:	3710      	adds	r7, #16
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	20000138 	.word	0x20000138

08001c88 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	b085      	sub	sp, #20
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	f003 0307 	and.w	r3, r3, #7
 8001c96:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c98:	4b0c      	ldr	r3, [pc, #48]	@ (8001ccc <__NVIC_SetPriorityGrouping+0x44>)
 8001c9a:	68db      	ldr	r3, [r3, #12]
 8001c9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c9e:	68ba      	ldr	r2, [r7, #8]
 8001ca0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ca4:	4013      	ands	r3, r2
 8001ca6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001cac:	68bb      	ldr	r3, [r7, #8]
 8001cae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001cb0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001cb4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001cb8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cba:	4a04      	ldr	r2, [pc, #16]	@ (8001ccc <__NVIC_SetPriorityGrouping+0x44>)
 8001cbc:	68bb      	ldr	r3, [r7, #8]
 8001cbe:	60d3      	str	r3, [r2, #12]
}
 8001cc0:	bf00      	nop
 8001cc2:	3714      	adds	r7, #20
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bc80      	pop	{r7}
 8001cc8:	4770      	bx	lr
 8001cca:	bf00      	nop
 8001ccc:	e000ed00 	.word	0xe000ed00

08001cd0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001cd4:	4b04      	ldr	r3, [pc, #16]	@ (8001ce8 <__NVIC_GetPriorityGrouping+0x18>)
 8001cd6:	68db      	ldr	r3, [r3, #12]
 8001cd8:	0a1b      	lsrs	r3, r3, #8
 8001cda:	f003 0307 	and.w	r3, r3, #7
}
 8001cde:	4618      	mov	r0, r3
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bc80      	pop	{r7}
 8001ce4:	4770      	bx	lr
 8001ce6:	bf00      	nop
 8001ce8:	e000ed00 	.word	0xe000ed00

08001cec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cec:	b480      	push	{r7}
 8001cee:	b083      	sub	sp, #12
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	db0b      	blt.n	8001d16 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001cfe:	79fb      	ldrb	r3, [r7, #7]
 8001d00:	f003 021f 	and.w	r2, r3, #31
 8001d04:	4906      	ldr	r1, [pc, #24]	@ (8001d20 <__NVIC_EnableIRQ+0x34>)
 8001d06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d0a:	095b      	lsrs	r3, r3, #5
 8001d0c:	2001      	movs	r0, #1
 8001d0e:	fa00 f202 	lsl.w	r2, r0, r2
 8001d12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001d16:	bf00      	nop
 8001d18:	370c      	adds	r7, #12
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bc80      	pop	{r7}
 8001d1e:	4770      	bx	lr
 8001d20:	e000e100 	.word	0xe000e100

08001d24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b083      	sub	sp, #12
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	6039      	str	r1, [r7, #0]
 8001d2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	db0a      	blt.n	8001d4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	b2da      	uxtb	r2, r3
 8001d3c:	490c      	ldr	r1, [pc, #48]	@ (8001d70 <__NVIC_SetPriority+0x4c>)
 8001d3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d42:	0112      	lsls	r2, r2, #4
 8001d44:	b2d2      	uxtb	r2, r2
 8001d46:	440b      	add	r3, r1
 8001d48:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d4c:	e00a      	b.n	8001d64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	b2da      	uxtb	r2, r3
 8001d52:	4908      	ldr	r1, [pc, #32]	@ (8001d74 <__NVIC_SetPriority+0x50>)
 8001d54:	79fb      	ldrb	r3, [r7, #7]
 8001d56:	f003 030f 	and.w	r3, r3, #15
 8001d5a:	3b04      	subs	r3, #4
 8001d5c:	0112      	lsls	r2, r2, #4
 8001d5e:	b2d2      	uxtb	r2, r2
 8001d60:	440b      	add	r3, r1
 8001d62:	761a      	strb	r2, [r3, #24]
}
 8001d64:	bf00      	nop
 8001d66:	370c      	adds	r7, #12
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bc80      	pop	{r7}
 8001d6c:	4770      	bx	lr
 8001d6e:	bf00      	nop
 8001d70:	e000e100 	.word	0xe000e100
 8001d74:	e000ed00 	.word	0xe000ed00

08001d78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	b089      	sub	sp, #36	@ 0x24
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	60f8      	str	r0, [r7, #12]
 8001d80:	60b9      	str	r1, [r7, #8]
 8001d82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	f003 0307 	and.w	r3, r3, #7
 8001d8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d8c:	69fb      	ldr	r3, [r7, #28]
 8001d8e:	f1c3 0307 	rsb	r3, r3, #7
 8001d92:	2b04      	cmp	r3, #4
 8001d94:	bf28      	it	cs
 8001d96:	2304      	movcs	r3, #4
 8001d98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d9a:	69fb      	ldr	r3, [r7, #28]
 8001d9c:	3304      	adds	r3, #4
 8001d9e:	2b06      	cmp	r3, #6
 8001da0:	d902      	bls.n	8001da8 <NVIC_EncodePriority+0x30>
 8001da2:	69fb      	ldr	r3, [r7, #28]
 8001da4:	3b03      	subs	r3, #3
 8001da6:	e000      	b.n	8001daa <NVIC_EncodePriority+0x32>
 8001da8:	2300      	movs	r3, #0
 8001daa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dac:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001db0:	69bb      	ldr	r3, [r7, #24]
 8001db2:	fa02 f303 	lsl.w	r3, r2, r3
 8001db6:	43da      	mvns	r2, r3
 8001db8:	68bb      	ldr	r3, [r7, #8]
 8001dba:	401a      	ands	r2, r3
 8001dbc:	697b      	ldr	r3, [r7, #20]
 8001dbe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001dc0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001dc4:	697b      	ldr	r3, [r7, #20]
 8001dc6:	fa01 f303 	lsl.w	r3, r1, r3
 8001dca:	43d9      	mvns	r1, r3
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dd0:	4313      	orrs	r3, r2
         );
}
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	3724      	adds	r7, #36	@ 0x24
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bc80      	pop	{r7}
 8001dda:	4770      	bx	lr

08001ddc <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001de0:	f3bf 8f4f 	dsb	sy
}
 8001de4:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001de6:	4b06      	ldr	r3, [pc, #24]	@ (8001e00 <__NVIC_SystemReset+0x24>)
 8001de8:	68db      	ldr	r3, [r3, #12]
 8001dea:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001dee:	4904      	ldr	r1, [pc, #16]	@ (8001e00 <__NVIC_SystemReset+0x24>)
 8001df0:	4b04      	ldr	r3, [pc, #16]	@ (8001e04 <__NVIC_SystemReset+0x28>)
 8001df2:	4313      	orrs	r3, r2
 8001df4:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001df6:	f3bf 8f4f 	dsb	sy
}
 8001dfa:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001dfc:	bf00      	nop
 8001dfe:	e7fd      	b.n	8001dfc <__NVIC_SystemReset+0x20>
 8001e00:	e000ed00 	.word	0xe000ed00
 8001e04:	05fa0004 	.word	0x05fa0004

08001e08 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b082      	sub	sp, #8
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	3b01      	subs	r3, #1
 8001e14:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001e18:	d301      	bcc.n	8001e1e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	e00f      	b.n	8001e3e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e1e:	4a0a      	ldr	r2, [pc, #40]	@ (8001e48 <SysTick_Config+0x40>)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	3b01      	subs	r3, #1
 8001e24:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e26:	210f      	movs	r1, #15
 8001e28:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001e2c:	f7ff ff7a 	bl	8001d24 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e30:	4b05      	ldr	r3, [pc, #20]	@ (8001e48 <SysTick_Config+0x40>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e36:	4b04      	ldr	r3, [pc, #16]	@ (8001e48 <SysTick_Config+0x40>)
 8001e38:	2207      	movs	r2, #7
 8001e3a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e3c:	2300      	movs	r3, #0
}
 8001e3e:	4618      	mov	r0, r3
 8001e40:	3708      	adds	r7, #8
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop
 8001e48:	e000e010 	.word	0xe000e010

08001e4c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b082      	sub	sp, #8
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e54:	6878      	ldr	r0, [r7, #4]
 8001e56:	f7ff ff17 	bl	8001c88 <__NVIC_SetPriorityGrouping>
}
 8001e5a:	bf00      	nop
 8001e5c:	3708      	adds	r7, #8
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}

08001e62 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e62:	b580      	push	{r7, lr}
 8001e64:	b086      	sub	sp, #24
 8001e66:	af00      	add	r7, sp, #0
 8001e68:	4603      	mov	r3, r0
 8001e6a:	60b9      	str	r1, [r7, #8]
 8001e6c:	607a      	str	r2, [r7, #4]
 8001e6e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e70:	2300      	movs	r3, #0
 8001e72:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e74:	f7ff ff2c 	bl	8001cd0 <__NVIC_GetPriorityGrouping>
 8001e78:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e7a:	687a      	ldr	r2, [r7, #4]
 8001e7c:	68b9      	ldr	r1, [r7, #8]
 8001e7e:	6978      	ldr	r0, [r7, #20]
 8001e80:	f7ff ff7a 	bl	8001d78 <NVIC_EncodePriority>
 8001e84:	4602      	mov	r2, r0
 8001e86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e8a:	4611      	mov	r1, r2
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f7ff ff49 	bl	8001d24 <__NVIC_SetPriority>
}
 8001e92:	bf00      	nop
 8001e94:	3718      	adds	r7, #24
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}

08001e9a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e9a:	b580      	push	{r7, lr}
 8001e9c:	b082      	sub	sp, #8
 8001e9e:	af00      	add	r7, sp, #0
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ea4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f7ff ff1f 	bl	8001cec <__NVIC_EnableIRQ>
}
 8001eae:	bf00      	nop
 8001eb0:	3708      	adds	r7, #8
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}

08001eb6 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8001eb6:	b580      	push	{r7, lr}
 8001eb8:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8001eba:	f7ff ff8f 	bl	8001ddc <__NVIC_SystemReset>

08001ebe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ebe:	b580      	push	{r7, lr}
 8001ec0:	b082      	sub	sp, #8
 8001ec2:	af00      	add	r7, sp, #0
 8001ec4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ec6:	6878      	ldr	r0, [r7, #4]
 8001ec8:	f7ff ff9e 	bl	8001e08 <SysTick_Config>
 8001ecc:	4603      	mov	r3, r0
}
 8001ece:	4618      	mov	r0, r3
 8001ed0:	3708      	adds	r7, #8
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bd80      	pop	{r7, pc}
	...

08001ed8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	b085      	sub	sp, #20
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d101      	bne.n	8001eee <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001eea:	2301      	movs	r3, #1
 8001eec:	e043      	b.n	8001f76 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	461a      	mov	r2, r3
 8001ef4:	4b22      	ldr	r3, [pc, #136]	@ (8001f80 <HAL_DMA_Init+0xa8>)
 8001ef6:	4413      	add	r3, r2
 8001ef8:	4a22      	ldr	r2, [pc, #136]	@ (8001f84 <HAL_DMA_Init+0xac>)
 8001efa:	fba2 2303 	umull	r2, r3, r2, r3
 8001efe:	091b      	lsrs	r3, r3, #4
 8001f00:	009a      	lsls	r2, r3, #2
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	4a1f      	ldr	r2, [pc, #124]	@ (8001f88 <HAL_DMA_Init+0xb0>)
 8001f0a:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2202      	movs	r2, #2
 8001f10:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001f22:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001f26:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001f30:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	68db      	ldr	r3, [r3, #12]
 8001f36:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f3c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	695b      	ldr	r3, [r3, #20]
 8001f42:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f48:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	69db      	ldr	r3, [r3, #28]
 8001f4e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001f50:	68fa      	ldr	r2, [r7, #12]
 8001f52:	4313      	orrs	r3, r2
 8001f54:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	68fa      	ldr	r2, [r7, #12]
 8001f5c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	2200      	movs	r2, #0
 8001f62:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2201      	movs	r2, #1
 8001f68:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2200      	movs	r2, #0
 8001f70:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001f74:	2300      	movs	r3, #0
}
 8001f76:	4618      	mov	r0, r3
 8001f78:	3714      	adds	r7, #20
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bc80      	pop	{r7}
 8001f7e:	4770      	bx	lr
 8001f80:	bffdfff8 	.word	0xbffdfff8
 8001f84:	cccccccd 	.word	0xcccccccd
 8001f88:	40020000 	.word	0x40020000

08001f8c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b086      	sub	sp, #24
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	60f8      	str	r0, [r7, #12]
 8001f94:	60b9      	str	r1, [r7, #8]
 8001f96:	607a      	str	r2, [r7, #4]
 8001f98:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001fa4:	2b01      	cmp	r3, #1
 8001fa6:	d101      	bne.n	8001fac <HAL_DMA_Start_IT+0x20>
 8001fa8:	2302      	movs	r3, #2
 8001faa:	e04b      	b.n	8002044 <HAL_DMA_Start_IT+0xb8>
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	2201      	movs	r2, #1
 8001fb0:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001fba:	b2db      	uxtb	r3, r3
 8001fbc:	2b01      	cmp	r3, #1
 8001fbe:	d13a      	bne.n	8002036 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	2202      	movs	r2, #2
 8001fc4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	2200      	movs	r2, #0
 8001fcc:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	681a      	ldr	r2, [r3, #0]
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f022 0201 	bic.w	r2, r2, #1
 8001fdc:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	687a      	ldr	r2, [r7, #4]
 8001fe2:	68b9      	ldr	r1, [r7, #8]
 8001fe4:	68f8      	ldr	r0, [r7, #12]
 8001fe6:	f000 f9eb 	bl	80023c0 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d008      	beq.n	8002004 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	681a      	ldr	r2, [r3, #0]
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f042 020e 	orr.w	r2, r2, #14
 8002000:	601a      	str	r2, [r3, #0]
 8002002:	e00f      	b.n	8002024 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	681a      	ldr	r2, [r3, #0]
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f022 0204 	bic.w	r2, r2, #4
 8002012:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	681a      	ldr	r2, [r3, #0]
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f042 020a 	orr.w	r2, r2, #10
 8002022:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	681a      	ldr	r2, [r3, #0]
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f042 0201 	orr.w	r2, r2, #1
 8002032:	601a      	str	r2, [r3, #0]
 8002034:	e005      	b.n	8002042 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	2200      	movs	r2, #0
 800203a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800203e:	2302      	movs	r3, #2
 8002040:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002042:	7dfb      	ldrb	r3, [r7, #23]
}
 8002044:	4618      	mov	r0, r3
 8002046:	3718      	adds	r7, #24
 8002048:	46bd      	mov	sp, r7
 800204a:	bd80      	pop	{r7, pc}

0800204c <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800204c:	b480      	push	{r7}
 800204e:	b085      	sub	sp, #20
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002054:	2300      	movs	r3, #0
 8002056:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800205e:	b2db      	uxtb	r3, r3
 8002060:	2b02      	cmp	r3, #2
 8002062:	d008      	beq.n	8002076 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2204      	movs	r2, #4
 8002068:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	2200      	movs	r2, #0
 800206e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002072:	2301      	movs	r3, #1
 8002074:	e020      	b.n	80020b8 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	681a      	ldr	r2, [r3, #0]
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f022 020e 	bic.w	r2, r2, #14
 8002084:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	681a      	ldr	r2, [r3, #0]
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f022 0201 	bic.w	r2, r2, #1
 8002094:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800209e:	2101      	movs	r1, #1
 80020a0:	fa01 f202 	lsl.w	r2, r1, r2
 80020a4:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	2201      	movs	r2, #1
 80020aa:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2200      	movs	r2, #0
 80020b2:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80020b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80020b8:	4618      	mov	r0, r3
 80020ba:	3714      	adds	r7, #20
 80020bc:	46bd      	mov	sp, r7
 80020be:	bc80      	pop	{r7}
 80020c0:	4770      	bx	lr
	...

080020c4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b084      	sub	sp, #16
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80020cc:	2300      	movs	r3, #0
 80020ce:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80020d6:	b2db      	uxtb	r3, r3
 80020d8:	2b02      	cmp	r3, #2
 80020da:	d005      	beq.n	80020e8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2204      	movs	r2, #4
 80020e0:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80020e2:	2301      	movs	r3, #1
 80020e4:	73fb      	strb	r3, [r7, #15]
 80020e6:	e051      	b.n	800218c <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	681a      	ldr	r2, [r3, #0]
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f022 020e 	bic.w	r2, r2, #14
 80020f6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	681a      	ldr	r2, [r3, #0]
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f022 0201 	bic.w	r2, r2, #1
 8002106:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	4a22      	ldr	r2, [pc, #136]	@ (8002198 <HAL_DMA_Abort_IT+0xd4>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d029      	beq.n	8002166 <HAL_DMA_Abort_IT+0xa2>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4a21      	ldr	r2, [pc, #132]	@ (800219c <HAL_DMA_Abort_IT+0xd8>)
 8002118:	4293      	cmp	r3, r2
 800211a:	d022      	beq.n	8002162 <HAL_DMA_Abort_IT+0x9e>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	4a1f      	ldr	r2, [pc, #124]	@ (80021a0 <HAL_DMA_Abort_IT+0xdc>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d01a      	beq.n	800215c <HAL_DMA_Abort_IT+0x98>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4a1e      	ldr	r2, [pc, #120]	@ (80021a4 <HAL_DMA_Abort_IT+0xe0>)
 800212c:	4293      	cmp	r3, r2
 800212e:	d012      	beq.n	8002156 <HAL_DMA_Abort_IT+0x92>
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a1c      	ldr	r2, [pc, #112]	@ (80021a8 <HAL_DMA_Abort_IT+0xe4>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d00a      	beq.n	8002150 <HAL_DMA_Abort_IT+0x8c>
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	4a1b      	ldr	r2, [pc, #108]	@ (80021ac <HAL_DMA_Abort_IT+0xe8>)
 8002140:	4293      	cmp	r3, r2
 8002142:	d102      	bne.n	800214a <HAL_DMA_Abort_IT+0x86>
 8002144:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002148:	e00e      	b.n	8002168 <HAL_DMA_Abort_IT+0xa4>
 800214a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800214e:	e00b      	b.n	8002168 <HAL_DMA_Abort_IT+0xa4>
 8002150:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002154:	e008      	b.n	8002168 <HAL_DMA_Abort_IT+0xa4>
 8002156:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800215a:	e005      	b.n	8002168 <HAL_DMA_Abort_IT+0xa4>
 800215c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002160:	e002      	b.n	8002168 <HAL_DMA_Abort_IT+0xa4>
 8002162:	2310      	movs	r3, #16
 8002164:	e000      	b.n	8002168 <HAL_DMA_Abort_IT+0xa4>
 8002166:	2301      	movs	r3, #1
 8002168:	4a11      	ldr	r2, [pc, #68]	@ (80021b0 <HAL_DMA_Abort_IT+0xec>)
 800216a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	2201      	movs	r2, #1
 8002170:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2200      	movs	r2, #0
 8002178:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002180:	2b00      	cmp	r3, #0
 8002182:	d003      	beq.n	800218c <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002188:	6878      	ldr	r0, [r7, #4]
 800218a:	4798      	blx	r3
    } 
  }
  return status;
 800218c:	7bfb      	ldrb	r3, [r7, #15]
}
 800218e:	4618      	mov	r0, r3
 8002190:	3710      	adds	r7, #16
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}
 8002196:	bf00      	nop
 8002198:	40020008 	.word	0x40020008
 800219c:	4002001c 	.word	0x4002001c
 80021a0:	40020030 	.word	0x40020030
 80021a4:	40020044 	.word	0x40020044
 80021a8:	40020058 	.word	0x40020058
 80021ac:	4002006c 	.word	0x4002006c
 80021b0:	40020000 	.word	0x40020000

080021b4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b084      	sub	sp, #16
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021d0:	2204      	movs	r2, #4
 80021d2:	409a      	lsls	r2, r3
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	4013      	ands	r3, r2
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d04f      	beq.n	800227c <HAL_DMA_IRQHandler+0xc8>
 80021dc:	68bb      	ldr	r3, [r7, #8]
 80021de:	f003 0304 	and.w	r3, r3, #4
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d04a      	beq.n	800227c <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f003 0320 	and.w	r3, r3, #32
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d107      	bne.n	8002204 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	681a      	ldr	r2, [r3, #0]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f022 0204 	bic.w	r2, r2, #4
 8002202:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	4a66      	ldr	r2, [pc, #408]	@ (80023a4 <HAL_DMA_IRQHandler+0x1f0>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d029      	beq.n	8002262 <HAL_DMA_IRQHandler+0xae>
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	4a65      	ldr	r2, [pc, #404]	@ (80023a8 <HAL_DMA_IRQHandler+0x1f4>)
 8002214:	4293      	cmp	r3, r2
 8002216:	d022      	beq.n	800225e <HAL_DMA_IRQHandler+0xaa>
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4a63      	ldr	r2, [pc, #396]	@ (80023ac <HAL_DMA_IRQHandler+0x1f8>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d01a      	beq.n	8002258 <HAL_DMA_IRQHandler+0xa4>
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	4a62      	ldr	r2, [pc, #392]	@ (80023b0 <HAL_DMA_IRQHandler+0x1fc>)
 8002228:	4293      	cmp	r3, r2
 800222a:	d012      	beq.n	8002252 <HAL_DMA_IRQHandler+0x9e>
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a60      	ldr	r2, [pc, #384]	@ (80023b4 <HAL_DMA_IRQHandler+0x200>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d00a      	beq.n	800224c <HAL_DMA_IRQHandler+0x98>
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	4a5f      	ldr	r2, [pc, #380]	@ (80023b8 <HAL_DMA_IRQHandler+0x204>)
 800223c:	4293      	cmp	r3, r2
 800223e:	d102      	bne.n	8002246 <HAL_DMA_IRQHandler+0x92>
 8002240:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002244:	e00e      	b.n	8002264 <HAL_DMA_IRQHandler+0xb0>
 8002246:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800224a:	e00b      	b.n	8002264 <HAL_DMA_IRQHandler+0xb0>
 800224c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002250:	e008      	b.n	8002264 <HAL_DMA_IRQHandler+0xb0>
 8002252:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002256:	e005      	b.n	8002264 <HAL_DMA_IRQHandler+0xb0>
 8002258:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800225c:	e002      	b.n	8002264 <HAL_DMA_IRQHandler+0xb0>
 800225e:	2340      	movs	r3, #64	@ 0x40
 8002260:	e000      	b.n	8002264 <HAL_DMA_IRQHandler+0xb0>
 8002262:	2304      	movs	r3, #4
 8002264:	4a55      	ldr	r2, [pc, #340]	@ (80023bc <HAL_DMA_IRQHandler+0x208>)
 8002266:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800226c:	2b00      	cmp	r3, #0
 800226e:	f000 8094 	beq.w	800239a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002276:	6878      	ldr	r0, [r7, #4]
 8002278:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800227a:	e08e      	b.n	800239a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002280:	2202      	movs	r2, #2
 8002282:	409a      	lsls	r2, r3
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	4013      	ands	r3, r2
 8002288:	2b00      	cmp	r3, #0
 800228a:	d056      	beq.n	800233a <HAL_DMA_IRQHandler+0x186>
 800228c:	68bb      	ldr	r3, [r7, #8]
 800228e:	f003 0302 	and.w	r3, r3, #2
 8002292:	2b00      	cmp	r3, #0
 8002294:	d051      	beq.n	800233a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f003 0320 	and.w	r3, r3, #32
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d10b      	bne.n	80022bc <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	681a      	ldr	r2, [r3, #0]
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f022 020a 	bic.w	r2, r2, #10
 80022b2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2201      	movs	r2, #1
 80022b8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4a38      	ldr	r2, [pc, #224]	@ (80023a4 <HAL_DMA_IRQHandler+0x1f0>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d029      	beq.n	800231a <HAL_DMA_IRQHandler+0x166>
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	4a37      	ldr	r2, [pc, #220]	@ (80023a8 <HAL_DMA_IRQHandler+0x1f4>)
 80022cc:	4293      	cmp	r3, r2
 80022ce:	d022      	beq.n	8002316 <HAL_DMA_IRQHandler+0x162>
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4a35      	ldr	r2, [pc, #212]	@ (80023ac <HAL_DMA_IRQHandler+0x1f8>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d01a      	beq.n	8002310 <HAL_DMA_IRQHandler+0x15c>
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4a34      	ldr	r2, [pc, #208]	@ (80023b0 <HAL_DMA_IRQHandler+0x1fc>)
 80022e0:	4293      	cmp	r3, r2
 80022e2:	d012      	beq.n	800230a <HAL_DMA_IRQHandler+0x156>
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4a32      	ldr	r2, [pc, #200]	@ (80023b4 <HAL_DMA_IRQHandler+0x200>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d00a      	beq.n	8002304 <HAL_DMA_IRQHandler+0x150>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	4a31      	ldr	r2, [pc, #196]	@ (80023b8 <HAL_DMA_IRQHandler+0x204>)
 80022f4:	4293      	cmp	r3, r2
 80022f6:	d102      	bne.n	80022fe <HAL_DMA_IRQHandler+0x14a>
 80022f8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80022fc:	e00e      	b.n	800231c <HAL_DMA_IRQHandler+0x168>
 80022fe:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002302:	e00b      	b.n	800231c <HAL_DMA_IRQHandler+0x168>
 8002304:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002308:	e008      	b.n	800231c <HAL_DMA_IRQHandler+0x168>
 800230a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800230e:	e005      	b.n	800231c <HAL_DMA_IRQHandler+0x168>
 8002310:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002314:	e002      	b.n	800231c <HAL_DMA_IRQHandler+0x168>
 8002316:	2320      	movs	r3, #32
 8002318:	e000      	b.n	800231c <HAL_DMA_IRQHandler+0x168>
 800231a:	2302      	movs	r3, #2
 800231c:	4a27      	ldr	r2, [pc, #156]	@ (80023bc <HAL_DMA_IRQHandler+0x208>)
 800231e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2200      	movs	r2, #0
 8002324:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800232c:	2b00      	cmp	r3, #0
 800232e:	d034      	beq.n	800239a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002334:	6878      	ldr	r0, [r7, #4]
 8002336:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002338:	e02f      	b.n	800239a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800233e:	2208      	movs	r2, #8
 8002340:	409a      	lsls	r2, r3
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	4013      	ands	r3, r2
 8002346:	2b00      	cmp	r3, #0
 8002348:	d028      	beq.n	800239c <HAL_DMA_IRQHandler+0x1e8>
 800234a:	68bb      	ldr	r3, [r7, #8]
 800234c:	f003 0308 	and.w	r3, r3, #8
 8002350:	2b00      	cmp	r3, #0
 8002352:	d023      	beq.n	800239c <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	681a      	ldr	r2, [r3, #0]
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f022 020e 	bic.w	r2, r2, #14
 8002362:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800236c:	2101      	movs	r1, #1
 800236e:	fa01 f202 	lsl.w	r2, r1, r2
 8002372:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2201      	movs	r2, #1
 8002378:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	2201      	movs	r2, #1
 800237e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	2200      	movs	r2, #0
 8002386:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800238e:	2b00      	cmp	r3, #0
 8002390:	d004      	beq.n	800239c <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002396:	6878      	ldr	r0, [r7, #4]
 8002398:	4798      	blx	r3
    }
  }
  return;
 800239a:	bf00      	nop
 800239c:	bf00      	nop
}
 800239e:	3710      	adds	r7, #16
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}
 80023a4:	40020008 	.word	0x40020008
 80023a8:	4002001c 	.word	0x4002001c
 80023ac:	40020030 	.word	0x40020030
 80023b0:	40020044 	.word	0x40020044
 80023b4:	40020058 	.word	0x40020058
 80023b8:	4002006c 	.word	0x4002006c
 80023bc:	40020000 	.word	0x40020000

080023c0 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b085      	sub	sp, #20
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	60f8      	str	r0, [r7, #12]
 80023c8:	60b9      	str	r1, [r7, #8]
 80023ca:	607a      	str	r2, [r7, #4]
 80023cc:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023d6:	2101      	movs	r1, #1
 80023d8:	fa01 f202 	lsl.w	r2, r1, r2
 80023dc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	683a      	ldr	r2, [r7, #0]
 80023e4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	2b10      	cmp	r3, #16
 80023ec:	d108      	bne.n	8002400 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	687a      	ldr	r2, [r7, #4]
 80023f4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	68ba      	ldr	r2, [r7, #8]
 80023fc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80023fe:	e007      	b.n	8002410 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	68ba      	ldr	r2, [r7, #8]
 8002406:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	687a      	ldr	r2, [r7, #4]
 800240e:	60da      	str	r2, [r3, #12]
}
 8002410:	bf00      	nop
 8002412:	3714      	adds	r7, #20
 8002414:	46bd      	mov	sp, r7
 8002416:	bc80      	pop	{r7}
 8002418:	4770      	bx	lr
	...

0800241c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800241c:	b480      	push	{r7}
 800241e:	b08b      	sub	sp, #44	@ 0x2c
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
 8002424:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002426:	2300      	movs	r3, #0
 8002428:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800242a:	2300      	movs	r3, #0
 800242c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800242e:	e169      	b.n	8002704 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002430:	2201      	movs	r2, #1
 8002432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002434:	fa02 f303 	lsl.w	r3, r2, r3
 8002438:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	69fa      	ldr	r2, [r7, #28]
 8002440:	4013      	ands	r3, r2
 8002442:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002444:	69ba      	ldr	r2, [r7, #24]
 8002446:	69fb      	ldr	r3, [r7, #28]
 8002448:	429a      	cmp	r2, r3
 800244a:	f040 8158 	bne.w	80026fe <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	685b      	ldr	r3, [r3, #4]
 8002452:	4a9a      	ldr	r2, [pc, #616]	@ (80026bc <HAL_GPIO_Init+0x2a0>)
 8002454:	4293      	cmp	r3, r2
 8002456:	d05e      	beq.n	8002516 <HAL_GPIO_Init+0xfa>
 8002458:	4a98      	ldr	r2, [pc, #608]	@ (80026bc <HAL_GPIO_Init+0x2a0>)
 800245a:	4293      	cmp	r3, r2
 800245c:	d875      	bhi.n	800254a <HAL_GPIO_Init+0x12e>
 800245e:	4a98      	ldr	r2, [pc, #608]	@ (80026c0 <HAL_GPIO_Init+0x2a4>)
 8002460:	4293      	cmp	r3, r2
 8002462:	d058      	beq.n	8002516 <HAL_GPIO_Init+0xfa>
 8002464:	4a96      	ldr	r2, [pc, #600]	@ (80026c0 <HAL_GPIO_Init+0x2a4>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d86f      	bhi.n	800254a <HAL_GPIO_Init+0x12e>
 800246a:	4a96      	ldr	r2, [pc, #600]	@ (80026c4 <HAL_GPIO_Init+0x2a8>)
 800246c:	4293      	cmp	r3, r2
 800246e:	d052      	beq.n	8002516 <HAL_GPIO_Init+0xfa>
 8002470:	4a94      	ldr	r2, [pc, #592]	@ (80026c4 <HAL_GPIO_Init+0x2a8>)
 8002472:	4293      	cmp	r3, r2
 8002474:	d869      	bhi.n	800254a <HAL_GPIO_Init+0x12e>
 8002476:	4a94      	ldr	r2, [pc, #592]	@ (80026c8 <HAL_GPIO_Init+0x2ac>)
 8002478:	4293      	cmp	r3, r2
 800247a:	d04c      	beq.n	8002516 <HAL_GPIO_Init+0xfa>
 800247c:	4a92      	ldr	r2, [pc, #584]	@ (80026c8 <HAL_GPIO_Init+0x2ac>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d863      	bhi.n	800254a <HAL_GPIO_Init+0x12e>
 8002482:	4a92      	ldr	r2, [pc, #584]	@ (80026cc <HAL_GPIO_Init+0x2b0>)
 8002484:	4293      	cmp	r3, r2
 8002486:	d046      	beq.n	8002516 <HAL_GPIO_Init+0xfa>
 8002488:	4a90      	ldr	r2, [pc, #576]	@ (80026cc <HAL_GPIO_Init+0x2b0>)
 800248a:	4293      	cmp	r3, r2
 800248c:	d85d      	bhi.n	800254a <HAL_GPIO_Init+0x12e>
 800248e:	2b12      	cmp	r3, #18
 8002490:	d82a      	bhi.n	80024e8 <HAL_GPIO_Init+0xcc>
 8002492:	2b12      	cmp	r3, #18
 8002494:	d859      	bhi.n	800254a <HAL_GPIO_Init+0x12e>
 8002496:	a201      	add	r2, pc, #4	@ (adr r2, 800249c <HAL_GPIO_Init+0x80>)
 8002498:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800249c:	08002517 	.word	0x08002517
 80024a0:	080024f1 	.word	0x080024f1
 80024a4:	08002503 	.word	0x08002503
 80024a8:	08002545 	.word	0x08002545
 80024ac:	0800254b 	.word	0x0800254b
 80024b0:	0800254b 	.word	0x0800254b
 80024b4:	0800254b 	.word	0x0800254b
 80024b8:	0800254b 	.word	0x0800254b
 80024bc:	0800254b 	.word	0x0800254b
 80024c0:	0800254b 	.word	0x0800254b
 80024c4:	0800254b 	.word	0x0800254b
 80024c8:	0800254b 	.word	0x0800254b
 80024cc:	0800254b 	.word	0x0800254b
 80024d0:	0800254b 	.word	0x0800254b
 80024d4:	0800254b 	.word	0x0800254b
 80024d8:	0800254b 	.word	0x0800254b
 80024dc:	0800254b 	.word	0x0800254b
 80024e0:	080024f9 	.word	0x080024f9
 80024e4:	0800250d 	.word	0x0800250d
 80024e8:	4a79      	ldr	r2, [pc, #484]	@ (80026d0 <HAL_GPIO_Init+0x2b4>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d013      	beq.n	8002516 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80024ee:	e02c      	b.n	800254a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	68db      	ldr	r3, [r3, #12]
 80024f4:	623b      	str	r3, [r7, #32]
          break;
 80024f6:	e029      	b.n	800254c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	68db      	ldr	r3, [r3, #12]
 80024fc:	3304      	adds	r3, #4
 80024fe:	623b      	str	r3, [r7, #32]
          break;
 8002500:	e024      	b.n	800254c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	68db      	ldr	r3, [r3, #12]
 8002506:	3308      	adds	r3, #8
 8002508:	623b      	str	r3, [r7, #32]
          break;
 800250a:	e01f      	b.n	800254c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	68db      	ldr	r3, [r3, #12]
 8002510:	330c      	adds	r3, #12
 8002512:	623b      	str	r3, [r7, #32]
          break;
 8002514:	e01a      	b.n	800254c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	689b      	ldr	r3, [r3, #8]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d102      	bne.n	8002524 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800251e:	2304      	movs	r3, #4
 8002520:	623b      	str	r3, [r7, #32]
          break;
 8002522:	e013      	b.n	800254c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	689b      	ldr	r3, [r3, #8]
 8002528:	2b01      	cmp	r3, #1
 800252a:	d105      	bne.n	8002538 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800252c:	2308      	movs	r3, #8
 800252e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	69fa      	ldr	r2, [r7, #28]
 8002534:	611a      	str	r2, [r3, #16]
          break;
 8002536:	e009      	b.n	800254c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002538:	2308      	movs	r3, #8
 800253a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	69fa      	ldr	r2, [r7, #28]
 8002540:	615a      	str	r2, [r3, #20]
          break;
 8002542:	e003      	b.n	800254c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002544:	2300      	movs	r3, #0
 8002546:	623b      	str	r3, [r7, #32]
          break;
 8002548:	e000      	b.n	800254c <HAL_GPIO_Init+0x130>
          break;
 800254a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800254c:	69bb      	ldr	r3, [r7, #24]
 800254e:	2bff      	cmp	r3, #255	@ 0xff
 8002550:	d801      	bhi.n	8002556 <HAL_GPIO_Init+0x13a>
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	e001      	b.n	800255a <HAL_GPIO_Init+0x13e>
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	3304      	adds	r3, #4
 800255a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800255c:	69bb      	ldr	r3, [r7, #24]
 800255e:	2bff      	cmp	r3, #255	@ 0xff
 8002560:	d802      	bhi.n	8002568 <HAL_GPIO_Init+0x14c>
 8002562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002564:	009b      	lsls	r3, r3, #2
 8002566:	e002      	b.n	800256e <HAL_GPIO_Init+0x152>
 8002568:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800256a:	3b08      	subs	r3, #8
 800256c:	009b      	lsls	r3, r3, #2
 800256e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002570:	697b      	ldr	r3, [r7, #20]
 8002572:	681a      	ldr	r2, [r3, #0]
 8002574:	210f      	movs	r1, #15
 8002576:	693b      	ldr	r3, [r7, #16]
 8002578:	fa01 f303 	lsl.w	r3, r1, r3
 800257c:	43db      	mvns	r3, r3
 800257e:	401a      	ands	r2, r3
 8002580:	6a39      	ldr	r1, [r7, #32]
 8002582:	693b      	ldr	r3, [r7, #16]
 8002584:	fa01 f303 	lsl.w	r3, r1, r3
 8002588:	431a      	orrs	r2, r3
 800258a:	697b      	ldr	r3, [r7, #20]
 800258c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002596:	2b00      	cmp	r3, #0
 8002598:	f000 80b1 	beq.w	80026fe <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800259c:	4b4d      	ldr	r3, [pc, #308]	@ (80026d4 <HAL_GPIO_Init+0x2b8>)
 800259e:	699b      	ldr	r3, [r3, #24]
 80025a0:	4a4c      	ldr	r2, [pc, #304]	@ (80026d4 <HAL_GPIO_Init+0x2b8>)
 80025a2:	f043 0301 	orr.w	r3, r3, #1
 80025a6:	6193      	str	r3, [r2, #24]
 80025a8:	4b4a      	ldr	r3, [pc, #296]	@ (80026d4 <HAL_GPIO_Init+0x2b8>)
 80025aa:	699b      	ldr	r3, [r3, #24]
 80025ac:	f003 0301 	and.w	r3, r3, #1
 80025b0:	60bb      	str	r3, [r7, #8]
 80025b2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80025b4:	4a48      	ldr	r2, [pc, #288]	@ (80026d8 <HAL_GPIO_Init+0x2bc>)
 80025b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025b8:	089b      	lsrs	r3, r3, #2
 80025ba:	3302      	adds	r3, #2
 80025bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025c0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80025c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025c4:	f003 0303 	and.w	r3, r3, #3
 80025c8:	009b      	lsls	r3, r3, #2
 80025ca:	220f      	movs	r2, #15
 80025cc:	fa02 f303 	lsl.w	r3, r2, r3
 80025d0:	43db      	mvns	r3, r3
 80025d2:	68fa      	ldr	r2, [r7, #12]
 80025d4:	4013      	ands	r3, r2
 80025d6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	4a40      	ldr	r2, [pc, #256]	@ (80026dc <HAL_GPIO_Init+0x2c0>)
 80025dc:	4293      	cmp	r3, r2
 80025de:	d013      	beq.n	8002608 <HAL_GPIO_Init+0x1ec>
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	4a3f      	ldr	r2, [pc, #252]	@ (80026e0 <HAL_GPIO_Init+0x2c4>)
 80025e4:	4293      	cmp	r3, r2
 80025e6:	d00d      	beq.n	8002604 <HAL_GPIO_Init+0x1e8>
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	4a3e      	ldr	r2, [pc, #248]	@ (80026e4 <HAL_GPIO_Init+0x2c8>)
 80025ec:	4293      	cmp	r3, r2
 80025ee:	d007      	beq.n	8002600 <HAL_GPIO_Init+0x1e4>
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	4a3d      	ldr	r2, [pc, #244]	@ (80026e8 <HAL_GPIO_Init+0x2cc>)
 80025f4:	4293      	cmp	r3, r2
 80025f6:	d101      	bne.n	80025fc <HAL_GPIO_Init+0x1e0>
 80025f8:	2303      	movs	r3, #3
 80025fa:	e006      	b.n	800260a <HAL_GPIO_Init+0x1ee>
 80025fc:	2304      	movs	r3, #4
 80025fe:	e004      	b.n	800260a <HAL_GPIO_Init+0x1ee>
 8002600:	2302      	movs	r3, #2
 8002602:	e002      	b.n	800260a <HAL_GPIO_Init+0x1ee>
 8002604:	2301      	movs	r3, #1
 8002606:	e000      	b.n	800260a <HAL_GPIO_Init+0x1ee>
 8002608:	2300      	movs	r3, #0
 800260a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800260c:	f002 0203 	and.w	r2, r2, #3
 8002610:	0092      	lsls	r2, r2, #2
 8002612:	4093      	lsls	r3, r2
 8002614:	68fa      	ldr	r2, [r7, #12]
 8002616:	4313      	orrs	r3, r2
 8002618:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800261a:	492f      	ldr	r1, [pc, #188]	@ (80026d8 <HAL_GPIO_Init+0x2bc>)
 800261c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800261e:	089b      	lsrs	r3, r3, #2
 8002620:	3302      	adds	r3, #2
 8002622:	68fa      	ldr	r2, [r7, #12]
 8002624:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	685b      	ldr	r3, [r3, #4]
 800262c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002630:	2b00      	cmp	r3, #0
 8002632:	d006      	beq.n	8002642 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002634:	4b2d      	ldr	r3, [pc, #180]	@ (80026ec <HAL_GPIO_Init+0x2d0>)
 8002636:	689a      	ldr	r2, [r3, #8]
 8002638:	492c      	ldr	r1, [pc, #176]	@ (80026ec <HAL_GPIO_Init+0x2d0>)
 800263a:	69bb      	ldr	r3, [r7, #24]
 800263c:	4313      	orrs	r3, r2
 800263e:	608b      	str	r3, [r1, #8]
 8002640:	e006      	b.n	8002650 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002642:	4b2a      	ldr	r3, [pc, #168]	@ (80026ec <HAL_GPIO_Init+0x2d0>)
 8002644:	689a      	ldr	r2, [r3, #8]
 8002646:	69bb      	ldr	r3, [r7, #24]
 8002648:	43db      	mvns	r3, r3
 800264a:	4928      	ldr	r1, [pc, #160]	@ (80026ec <HAL_GPIO_Init+0x2d0>)
 800264c:	4013      	ands	r3, r2
 800264e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002658:	2b00      	cmp	r3, #0
 800265a:	d006      	beq.n	800266a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800265c:	4b23      	ldr	r3, [pc, #140]	@ (80026ec <HAL_GPIO_Init+0x2d0>)
 800265e:	68da      	ldr	r2, [r3, #12]
 8002660:	4922      	ldr	r1, [pc, #136]	@ (80026ec <HAL_GPIO_Init+0x2d0>)
 8002662:	69bb      	ldr	r3, [r7, #24]
 8002664:	4313      	orrs	r3, r2
 8002666:	60cb      	str	r3, [r1, #12]
 8002668:	e006      	b.n	8002678 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800266a:	4b20      	ldr	r3, [pc, #128]	@ (80026ec <HAL_GPIO_Init+0x2d0>)
 800266c:	68da      	ldr	r2, [r3, #12]
 800266e:	69bb      	ldr	r3, [r7, #24]
 8002670:	43db      	mvns	r3, r3
 8002672:	491e      	ldr	r1, [pc, #120]	@ (80026ec <HAL_GPIO_Init+0x2d0>)
 8002674:	4013      	ands	r3, r2
 8002676:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002680:	2b00      	cmp	r3, #0
 8002682:	d006      	beq.n	8002692 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002684:	4b19      	ldr	r3, [pc, #100]	@ (80026ec <HAL_GPIO_Init+0x2d0>)
 8002686:	685a      	ldr	r2, [r3, #4]
 8002688:	4918      	ldr	r1, [pc, #96]	@ (80026ec <HAL_GPIO_Init+0x2d0>)
 800268a:	69bb      	ldr	r3, [r7, #24]
 800268c:	4313      	orrs	r3, r2
 800268e:	604b      	str	r3, [r1, #4]
 8002690:	e006      	b.n	80026a0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002692:	4b16      	ldr	r3, [pc, #88]	@ (80026ec <HAL_GPIO_Init+0x2d0>)
 8002694:	685a      	ldr	r2, [r3, #4]
 8002696:	69bb      	ldr	r3, [r7, #24]
 8002698:	43db      	mvns	r3, r3
 800269a:	4914      	ldr	r1, [pc, #80]	@ (80026ec <HAL_GPIO_Init+0x2d0>)
 800269c:	4013      	ands	r3, r2
 800269e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d021      	beq.n	80026f0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80026ac:	4b0f      	ldr	r3, [pc, #60]	@ (80026ec <HAL_GPIO_Init+0x2d0>)
 80026ae:	681a      	ldr	r2, [r3, #0]
 80026b0:	490e      	ldr	r1, [pc, #56]	@ (80026ec <HAL_GPIO_Init+0x2d0>)
 80026b2:	69bb      	ldr	r3, [r7, #24]
 80026b4:	4313      	orrs	r3, r2
 80026b6:	600b      	str	r3, [r1, #0]
 80026b8:	e021      	b.n	80026fe <HAL_GPIO_Init+0x2e2>
 80026ba:	bf00      	nop
 80026bc:	10320000 	.word	0x10320000
 80026c0:	10310000 	.word	0x10310000
 80026c4:	10220000 	.word	0x10220000
 80026c8:	10210000 	.word	0x10210000
 80026cc:	10120000 	.word	0x10120000
 80026d0:	10110000 	.word	0x10110000
 80026d4:	40021000 	.word	0x40021000
 80026d8:	40010000 	.word	0x40010000
 80026dc:	40010800 	.word	0x40010800
 80026e0:	40010c00 	.word	0x40010c00
 80026e4:	40011000 	.word	0x40011000
 80026e8:	40011400 	.word	0x40011400
 80026ec:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80026f0:	4b0b      	ldr	r3, [pc, #44]	@ (8002720 <HAL_GPIO_Init+0x304>)
 80026f2:	681a      	ldr	r2, [r3, #0]
 80026f4:	69bb      	ldr	r3, [r7, #24]
 80026f6:	43db      	mvns	r3, r3
 80026f8:	4909      	ldr	r1, [pc, #36]	@ (8002720 <HAL_GPIO_Init+0x304>)
 80026fa:	4013      	ands	r3, r2
 80026fc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80026fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002700:	3301      	adds	r3, #1
 8002702:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	681a      	ldr	r2, [r3, #0]
 8002708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800270a:	fa22 f303 	lsr.w	r3, r2, r3
 800270e:	2b00      	cmp	r3, #0
 8002710:	f47f ae8e 	bne.w	8002430 <HAL_GPIO_Init+0x14>
  }
}
 8002714:	bf00      	nop
 8002716:	bf00      	nop
 8002718:	372c      	adds	r7, #44	@ 0x2c
 800271a:	46bd      	mov	sp, r7
 800271c:	bc80      	pop	{r7}
 800271e:	4770      	bx	lr
 8002720:	40010400 	.word	0x40010400

08002724 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002724:	b480      	push	{r7}
 8002726:	b083      	sub	sp, #12
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
 800272c:	460b      	mov	r3, r1
 800272e:	807b      	strh	r3, [r7, #2]
 8002730:	4613      	mov	r3, r2
 8002732:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002734:	787b      	ldrb	r3, [r7, #1]
 8002736:	2b00      	cmp	r3, #0
 8002738:	d003      	beq.n	8002742 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800273a:	887a      	ldrh	r2, [r7, #2]
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002740:	e003      	b.n	800274a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002742:	887b      	ldrh	r3, [r7, #2]
 8002744:	041a      	lsls	r2, r3, #16
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	611a      	str	r2, [r3, #16]
}
 800274a:	bf00      	nop
 800274c:	370c      	adds	r7, #12
 800274e:	46bd      	mov	sp, r7
 8002750:	bc80      	pop	{r7}
 8002752:	4770      	bx	lr

08002754 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002754:	b480      	push	{r7}
 8002756:	b085      	sub	sp, #20
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
 800275c:	460b      	mov	r3, r1
 800275e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	68db      	ldr	r3, [r3, #12]
 8002764:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002766:	887a      	ldrh	r2, [r7, #2]
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	4013      	ands	r3, r2
 800276c:	041a      	lsls	r2, r3, #16
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	43d9      	mvns	r1, r3
 8002772:	887b      	ldrh	r3, [r7, #2]
 8002774:	400b      	ands	r3, r1
 8002776:	431a      	orrs	r2, r3
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	611a      	str	r2, [r3, #16]
}
 800277c:	bf00      	nop
 800277e:	3714      	adds	r7, #20
 8002780:	46bd      	mov	sp, r7
 8002782:	bc80      	pop	{r7}
 8002784:	4770      	bx	lr
	...

08002788 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b082      	sub	sp, #8
 800278c:	af00      	add	r7, sp, #0
 800278e:	4603      	mov	r3, r0
 8002790:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002792:	4b08      	ldr	r3, [pc, #32]	@ (80027b4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002794:	695a      	ldr	r2, [r3, #20]
 8002796:	88fb      	ldrh	r3, [r7, #6]
 8002798:	4013      	ands	r3, r2
 800279a:	2b00      	cmp	r3, #0
 800279c:	d006      	beq.n	80027ac <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800279e:	4a05      	ldr	r2, [pc, #20]	@ (80027b4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80027a0:	88fb      	ldrh	r3, [r7, #6]
 80027a2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80027a4:	88fb      	ldrh	r3, [r7, #6]
 80027a6:	4618      	mov	r0, r3
 80027a8:	f7fe f9ce 	bl	8000b48 <HAL_GPIO_EXTI_Callback>
  }
}
 80027ac:	bf00      	nop
 80027ae:	3708      	adds	r7, #8
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bd80      	pop	{r7, pc}
 80027b4:	40010400 	.word	0x40010400

080027b8 <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b083      	sub	sp, #12
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
 80027c0:	460b      	mov	r3, r1
 80027c2:	70fb      	strb	r3, [r7, #3]
  UNUSED(Regulator);

  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80027c4:	4b09      	ldr	r3, [pc, #36]	@ (80027ec <HAL_PWR_EnterSLEEPMode+0x34>)
 80027c6:	691b      	ldr	r3, [r3, #16]
 80027c8:	4a08      	ldr	r2, [pc, #32]	@ (80027ec <HAL_PWR_EnterSLEEPMode+0x34>)
 80027ca:	f023 0304 	bic.w	r3, r3, #4
 80027ce:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 80027d0:	78fb      	ldrb	r3, [r7, #3]
 80027d2:	2b01      	cmp	r3, #1
 80027d4:	d101      	bne.n	80027da <HAL_PWR_EnterSLEEPMode+0x22>
  {
    /* Request Wait For Interrupt */
    __WFI();
 80027d6:	bf30      	wfi
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 80027d8:	e002      	b.n	80027e0 <HAL_PWR_EnterSLEEPMode+0x28>
    __SEV();
 80027da:	bf40      	sev
    __WFE();
 80027dc:	bf20      	wfe
    __WFE();
 80027de:	bf20      	wfe
}
 80027e0:	bf00      	nop
 80027e2:	370c      	adds	r7, #12
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bc80      	pop	{r7}
 80027e8:	4770      	bx	lr
 80027ea:	bf00      	nop
 80027ec:	e000ed00 	.word	0xe000ed00

080027f0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b086      	sub	sp, #24
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d101      	bne.n	8002802 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80027fe:	2301      	movs	r3, #1
 8002800:	e272      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f003 0301 	and.w	r3, r3, #1
 800280a:	2b00      	cmp	r3, #0
 800280c:	f000 8087 	beq.w	800291e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002810:	4b92      	ldr	r3, [pc, #584]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 8002812:	685b      	ldr	r3, [r3, #4]
 8002814:	f003 030c 	and.w	r3, r3, #12
 8002818:	2b04      	cmp	r3, #4
 800281a:	d00c      	beq.n	8002836 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800281c:	4b8f      	ldr	r3, [pc, #572]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	f003 030c 	and.w	r3, r3, #12
 8002824:	2b08      	cmp	r3, #8
 8002826:	d112      	bne.n	800284e <HAL_RCC_OscConfig+0x5e>
 8002828:	4b8c      	ldr	r3, [pc, #560]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002830:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002834:	d10b      	bne.n	800284e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002836:	4b89      	ldr	r3, [pc, #548]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800283e:	2b00      	cmp	r3, #0
 8002840:	d06c      	beq.n	800291c <HAL_RCC_OscConfig+0x12c>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d168      	bne.n	800291c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800284a:	2301      	movs	r3, #1
 800284c:	e24c      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	685b      	ldr	r3, [r3, #4]
 8002852:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002856:	d106      	bne.n	8002866 <HAL_RCC_OscConfig+0x76>
 8002858:	4b80      	ldr	r3, [pc, #512]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a7f      	ldr	r2, [pc, #508]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 800285e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002862:	6013      	str	r3, [r2, #0]
 8002864:	e02e      	b.n	80028c4 <HAL_RCC_OscConfig+0xd4>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d10c      	bne.n	8002888 <HAL_RCC_OscConfig+0x98>
 800286e:	4b7b      	ldr	r3, [pc, #492]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	4a7a      	ldr	r2, [pc, #488]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 8002874:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002878:	6013      	str	r3, [r2, #0]
 800287a:	4b78      	ldr	r3, [pc, #480]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4a77      	ldr	r2, [pc, #476]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 8002880:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002884:	6013      	str	r3, [r2, #0]
 8002886:	e01d      	b.n	80028c4 <HAL_RCC_OscConfig+0xd4>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002890:	d10c      	bne.n	80028ac <HAL_RCC_OscConfig+0xbc>
 8002892:	4b72      	ldr	r3, [pc, #456]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4a71      	ldr	r2, [pc, #452]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 8002898:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800289c:	6013      	str	r3, [r2, #0]
 800289e:	4b6f      	ldr	r3, [pc, #444]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4a6e      	ldr	r2, [pc, #440]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 80028a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028a8:	6013      	str	r3, [r2, #0]
 80028aa:	e00b      	b.n	80028c4 <HAL_RCC_OscConfig+0xd4>
 80028ac:	4b6b      	ldr	r3, [pc, #428]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4a6a      	ldr	r2, [pc, #424]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 80028b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80028b6:	6013      	str	r3, [r2, #0]
 80028b8:	4b68      	ldr	r3, [pc, #416]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4a67      	ldr	r2, [pc, #412]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 80028be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80028c2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d013      	beq.n	80028f4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028cc:	f7ff f9ae 	bl	8001c2c <HAL_GetTick>
 80028d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028d2:	e008      	b.n	80028e6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028d4:	f7ff f9aa 	bl	8001c2c <HAL_GetTick>
 80028d8:	4602      	mov	r2, r0
 80028da:	693b      	ldr	r3, [r7, #16]
 80028dc:	1ad3      	subs	r3, r2, r3
 80028de:	2b64      	cmp	r3, #100	@ 0x64
 80028e0:	d901      	bls.n	80028e6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80028e2:	2303      	movs	r3, #3
 80028e4:	e200      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028e6:	4b5d      	ldr	r3, [pc, #372]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d0f0      	beq.n	80028d4 <HAL_RCC_OscConfig+0xe4>
 80028f2:	e014      	b.n	800291e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028f4:	f7ff f99a 	bl	8001c2c <HAL_GetTick>
 80028f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028fa:	e008      	b.n	800290e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028fc:	f7ff f996 	bl	8001c2c <HAL_GetTick>
 8002900:	4602      	mov	r2, r0
 8002902:	693b      	ldr	r3, [r7, #16]
 8002904:	1ad3      	subs	r3, r2, r3
 8002906:	2b64      	cmp	r3, #100	@ 0x64
 8002908:	d901      	bls.n	800290e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800290a:	2303      	movs	r3, #3
 800290c:	e1ec      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800290e:	4b53      	ldr	r3, [pc, #332]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002916:	2b00      	cmp	r3, #0
 8002918:	d1f0      	bne.n	80028fc <HAL_RCC_OscConfig+0x10c>
 800291a:	e000      	b.n	800291e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800291c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f003 0302 	and.w	r3, r3, #2
 8002926:	2b00      	cmp	r3, #0
 8002928:	d063      	beq.n	80029f2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800292a:	4b4c      	ldr	r3, [pc, #304]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 800292c:	685b      	ldr	r3, [r3, #4]
 800292e:	f003 030c 	and.w	r3, r3, #12
 8002932:	2b00      	cmp	r3, #0
 8002934:	d00b      	beq.n	800294e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002936:	4b49      	ldr	r3, [pc, #292]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	f003 030c 	and.w	r3, r3, #12
 800293e:	2b08      	cmp	r3, #8
 8002940:	d11c      	bne.n	800297c <HAL_RCC_OscConfig+0x18c>
 8002942:	4b46      	ldr	r3, [pc, #280]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800294a:	2b00      	cmp	r3, #0
 800294c:	d116      	bne.n	800297c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800294e:	4b43      	ldr	r3, [pc, #268]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f003 0302 	and.w	r3, r3, #2
 8002956:	2b00      	cmp	r3, #0
 8002958:	d005      	beq.n	8002966 <HAL_RCC_OscConfig+0x176>
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	691b      	ldr	r3, [r3, #16]
 800295e:	2b01      	cmp	r3, #1
 8002960:	d001      	beq.n	8002966 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002962:	2301      	movs	r3, #1
 8002964:	e1c0      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002966:	4b3d      	ldr	r3, [pc, #244]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	695b      	ldr	r3, [r3, #20]
 8002972:	00db      	lsls	r3, r3, #3
 8002974:	4939      	ldr	r1, [pc, #228]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 8002976:	4313      	orrs	r3, r2
 8002978:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800297a:	e03a      	b.n	80029f2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	691b      	ldr	r3, [r3, #16]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d020      	beq.n	80029c6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002984:	4b36      	ldr	r3, [pc, #216]	@ (8002a60 <HAL_RCC_OscConfig+0x270>)
 8002986:	2201      	movs	r2, #1
 8002988:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800298a:	f7ff f94f 	bl	8001c2c <HAL_GetTick>
 800298e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002990:	e008      	b.n	80029a4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002992:	f7ff f94b 	bl	8001c2c <HAL_GetTick>
 8002996:	4602      	mov	r2, r0
 8002998:	693b      	ldr	r3, [r7, #16]
 800299a:	1ad3      	subs	r3, r2, r3
 800299c:	2b02      	cmp	r3, #2
 800299e:	d901      	bls.n	80029a4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80029a0:	2303      	movs	r3, #3
 80029a2:	e1a1      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029a4:	4b2d      	ldr	r3, [pc, #180]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f003 0302 	and.w	r3, r3, #2
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d0f0      	beq.n	8002992 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029b0:	4b2a      	ldr	r3, [pc, #168]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	695b      	ldr	r3, [r3, #20]
 80029bc:	00db      	lsls	r3, r3, #3
 80029be:	4927      	ldr	r1, [pc, #156]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 80029c0:	4313      	orrs	r3, r2
 80029c2:	600b      	str	r3, [r1, #0]
 80029c4:	e015      	b.n	80029f2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029c6:	4b26      	ldr	r3, [pc, #152]	@ (8002a60 <HAL_RCC_OscConfig+0x270>)
 80029c8:	2200      	movs	r2, #0
 80029ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029cc:	f7ff f92e 	bl	8001c2c <HAL_GetTick>
 80029d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029d2:	e008      	b.n	80029e6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029d4:	f7ff f92a 	bl	8001c2c <HAL_GetTick>
 80029d8:	4602      	mov	r2, r0
 80029da:	693b      	ldr	r3, [r7, #16]
 80029dc:	1ad3      	subs	r3, r2, r3
 80029de:	2b02      	cmp	r3, #2
 80029e0:	d901      	bls.n	80029e6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80029e2:	2303      	movs	r3, #3
 80029e4:	e180      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029e6:	4b1d      	ldr	r3, [pc, #116]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f003 0302 	and.w	r3, r3, #2
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d1f0      	bne.n	80029d4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f003 0308 	and.w	r3, r3, #8
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d03a      	beq.n	8002a74 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	699b      	ldr	r3, [r3, #24]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d019      	beq.n	8002a3a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a06:	4b17      	ldr	r3, [pc, #92]	@ (8002a64 <HAL_RCC_OscConfig+0x274>)
 8002a08:	2201      	movs	r2, #1
 8002a0a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a0c:	f7ff f90e 	bl	8001c2c <HAL_GetTick>
 8002a10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a12:	e008      	b.n	8002a26 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a14:	f7ff f90a 	bl	8001c2c <HAL_GetTick>
 8002a18:	4602      	mov	r2, r0
 8002a1a:	693b      	ldr	r3, [r7, #16]
 8002a1c:	1ad3      	subs	r3, r2, r3
 8002a1e:	2b02      	cmp	r3, #2
 8002a20:	d901      	bls.n	8002a26 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002a22:	2303      	movs	r3, #3
 8002a24:	e160      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a26:	4b0d      	ldr	r3, [pc, #52]	@ (8002a5c <HAL_RCC_OscConfig+0x26c>)
 8002a28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a2a:	f003 0302 	and.w	r3, r3, #2
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d0f0      	beq.n	8002a14 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002a32:	2001      	movs	r0, #1
 8002a34:	f000 face 	bl	8002fd4 <RCC_Delay>
 8002a38:	e01c      	b.n	8002a74 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a3a:	4b0a      	ldr	r3, [pc, #40]	@ (8002a64 <HAL_RCC_OscConfig+0x274>)
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a40:	f7ff f8f4 	bl	8001c2c <HAL_GetTick>
 8002a44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a46:	e00f      	b.n	8002a68 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a48:	f7ff f8f0 	bl	8001c2c <HAL_GetTick>
 8002a4c:	4602      	mov	r2, r0
 8002a4e:	693b      	ldr	r3, [r7, #16]
 8002a50:	1ad3      	subs	r3, r2, r3
 8002a52:	2b02      	cmp	r3, #2
 8002a54:	d908      	bls.n	8002a68 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002a56:	2303      	movs	r3, #3
 8002a58:	e146      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4f8>
 8002a5a:	bf00      	nop
 8002a5c:	40021000 	.word	0x40021000
 8002a60:	42420000 	.word	0x42420000
 8002a64:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a68:	4b92      	ldr	r3, [pc, #584]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002a6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a6c:	f003 0302 	and.w	r3, r3, #2
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d1e9      	bne.n	8002a48 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f003 0304 	and.w	r3, r3, #4
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	f000 80a6 	beq.w	8002bce <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a82:	2300      	movs	r3, #0
 8002a84:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a86:	4b8b      	ldr	r3, [pc, #556]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002a88:	69db      	ldr	r3, [r3, #28]
 8002a8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d10d      	bne.n	8002aae <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a92:	4b88      	ldr	r3, [pc, #544]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002a94:	69db      	ldr	r3, [r3, #28]
 8002a96:	4a87      	ldr	r2, [pc, #540]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002a98:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a9c:	61d3      	str	r3, [r2, #28]
 8002a9e:	4b85      	ldr	r3, [pc, #532]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002aa0:	69db      	ldr	r3, [r3, #28]
 8002aa2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002aa6:	60bb      	str	r3, [r7, #8]
 8002aa8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002aaa:	2301      	movs	r3, #1
 8002aac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002aae:	4b82      	ldr	r3, [pc, #520]	@ (8002cb8 <HAL_RCC_OscConfig+0x4c8>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d118      	bne.n	8002aec <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002aba:	4b7f      	ldr	r3, [pc, #508]	@ (8002cb8 <HAL_RCC_OscConfig+0x4c8>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4a7e      	ldr	r2, [pc, #504]	@ (8002cb8 <HAL_RCC_OscConfig+0x4c8>)
 8002ac0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ac4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ac6:	f7ff f8b1 	bl	8001c2c <HAL_GetTick>
 8002aca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002acc:	e008      	b.n	8002ae0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ace:	f7ff f8ad 	bl	8001c2c <HAL_GetTick>
 8002ad2:	4602      	mov	r2, r0
 8002ad4:	693b      	ldr	r3, [r7, #16]
 8002ad6:	1ad3      	subs	r3, r2, r3
 8002ad8:	2b64      	cmp	r3, #100	@ 0x64
 8002ada:	d901      	bls.n	8002ae0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002adc:	2303      	movs	r3, #3
 8002ade:	e103      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ae0:	4b75      	ldr	r3, [pc, #468]	@ (8002cb8 <HAL_RCC_OscConfig+0x4c8>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d0f0      	beq.n	8002ace <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	68db      	ldr	r3, [r3, #12]
 8002af0:	2b01      	cmp	r3, #1
 8002af2:	d106      	bne.n	8002b02 <HAL_RCC_OscConfig+0x312>
 8002af4:	4b6f      	ldr	r3, [pc, #444]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002af6:	6a1b      	ldr	r3, [r3, #32]
 8002af8:	4a6e      	ldr	r2, [pc, #440]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002afa:	f043 0301 	orr.w	r3, r3, #1
 8002afe:	6213      	str	r3, [r2, #32]
 8002b00:	e02d      	b.n	8002b5e <HAL_RCC_OscConfig+0x36e>
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	68db      	ldr	r3, [r3, #12]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d10c      	bne.n	8002b24 <HAL_RCC_OscConfig+0x334>
 8002b0a:	4b6a      	ldr	r3, [pc, #424]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002b0c:	6a1b      	ldr	r3, [r3, #32]
 8002b0e:	4a69      	ldr	r2, [pc, #420]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002b10:	f023 0301 	bic.w	r3, r3, #1
 8002b14:	6213      	str	r3, [r2, #32]
 8002b16:	4b67      	ldr	r3, [pc, #412]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002b18:	6a1b      	ldr	r3, [r3, #32]
 8002b1a:	4a66      	ldr	r2, [pc, #408]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002b1c:	f023 0304 	bic.w	r3, r3, #4
 8002b20:	6213      	str	r3, [r2, #32]
 8002b22:	e01c      	b.n	8002b5e <HAL_RCC_OscConfig+0x36e>
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	68db      	ldr	r3, [r3, #12]
 8002b28:	2b05      	cmp	r3, #5
 8002b2a:	d10c      	bne.n	8002b46 <HAL_RCC_OscConfig+0x356>
 8002b2c:	4b61      	ldr	r3, [pc, #388]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002b2e:	6a1b      	ldr	r3, [r3, #32]
 8002b30:	4a60      	ldr	r2, [pc, #384]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002b32:	f043 0304 	orr.w	r3, r3, #4
 8002b36:	6213      	str	r3, [r2, #32]
 8002b38:	4b5e      	ldr	r3, [pc, #376]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002b3a:	6a1b      	ldr	r3, [r3, #32]
 8002b3c:	4a5d      	ldr	r2, [pc, #372]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002b3e:	f043 0301 	orr.w	r3, r3, #1
 8002b42:	6213      	str	r3, [r2, #32]
 8002b44:	e00b      	b.n	8002b5e <HAL_RCC_OscConfig+0x36e>
 8002b46:	4b5b      	ldr	r3, [pc, #364]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002b48:	6a1b      	ldr	r3, [r3, #32]
 8002b4a:	4a5a      	ldr	r2, [pc, #360]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002b4c:	f023 0301 	bic.w	r3, r3, #1
 8002b50:	6213      	str	r3, [r2, #32]
 8002b52:	4b58      	ldr	r3, [pc, #352]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002b54:	6a1b      	ldr	r3, [r3, #32]
 8002b56:	4a57      	ldr	r2, [pc, #348]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002b58:	f023 0304 	bic.w	r3, r3, #4
 8002b5c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	68db      	ldr	r3, [r3, #12]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d015      	beq.n	8002b92 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b66:	f7ff f861 	bl	8001c2c <HAL_GetTick>
 8002b6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b6c:	e00a      	b.n	8002b84 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b6e:	f7ff f85d 	bl	8001c2c <HAL_GetTick>
 8002b72:	4602      	mov	r2, r0
 8002b74:	693b      	ldr	r3, [r7, #16]
 8002b76:	1ad3      	subs	r3, r2, r3
 8002b78:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d901      	bls.n	8002b84 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002b80:	2303      	movs	r3, #3
 8002b82:	e0b1      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b84:	4b4b      	ldr	r3, [pc, #300]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002b86:	6a1b      	ldr	r3, [r3, #32]
 8002b88:	f003 0302 	and.w	r3, r3, #2
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d0ee      	beq.n	8002b6e <HAL_RCC_OscConfig+0x37e>
 8002b90:	e014      	b.n	8002bbc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b92:	f7ff f84b 	bl	8001c2c <HAL_GetTick>
 8002b96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b98:	e00a      	b.n	8002bb0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b9a:	f7ff f847 	bl	8001c2c <HAL_GetTick>
 8002b9e:	4602      	mov	r2, r0
 8002ba0:	693b      	ldr	r3, [r7, #16]
 8002ba2:	1ad3      	subs	r3, r2, r3
 8002ba4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ba8:	4293      	cmp	r3, r2
 8002baa:	d901      	bls.n	8002bb0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002bac:	2303      	movs	r3, #3
 8002bae:	e09b      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bb0:	4b40      	ldr	r3, [pc, #256]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002bb2:	6a1b      	ldr	r3, [r3, #32]
 8002bb4:	f003 0302 	and.w	r3, r3, #2
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d1ee      	bne.n	8002b9a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002bbc:	7dfb      	ldrb	r3, [r7, #23]
 8002bbe:	2b01      	cmp	r3, #1
 8002bc0:	d105      	bne.n	8002bce <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bc2:	4b3c      	ldr	r3, [pc, #240]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002bc4:	69db      	ldr	r3, [r3, #28]
 8002bc6:	4a3b      	ldr	r2, [pc, #236]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002bc8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002bcc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	69db      	ldr	r3, [r3, #28]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	f000 8087 	beq.w	8002ce6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002bd8:	4b36      	ldr	r3, [pc, #216]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	f003 030c 	and.w	r3, r3, #12
 8002be0:	2b08      	cmp	r3, #8
 8002be2:	d061      	beq.n	8002ca8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	69db      	ldr	r3, [r3, #28]
 8002be8:	2b02      	cmp	r3, #2
 8002bea:	d146      	bne.n	8002c7a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bec:	4b33      	ldr	r3, [pc, #204]	@ (8002cbc <HAL_RCC_OscConfig+0x4cc>)
 8002bee:	2200      	movs	r2, #0
 8002bf0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bf2:	f7ff f81b 	bl	8001c2c <HAL_GetTick>
 8002bf6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002bf8:	e008      	b.n	8002c0c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bfa:	f7ff f817 	bl	8001c2c <HAL_GetTick>
 8002bfe:	4602      	mov	r2, r0
 8002c00:	693b      	ldr	r3, [r7, #16]
 8002c02:	1ad3      	subs	r3, r2, r3
 8002c04:	2b02      	cmp	r3, #2
 8002c06:	d901      	bls.n	8002c0c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002c08:	2303      	movs	r3, #3
 8002c0a:	e06d      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c0c:	4b29      	ldr	r3, [pc, #164]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d1f0      	bne.n	8002bfa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6a1b      	ldr	r3, [r3, #32]
 8002c1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c20:	d108      	bne.n	8002c34 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002c22:	4b24      	ldr	r3, [pc, #144]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002c24:	685b      	ldr	r3, [r3, #4]
 8002c26:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	689b      	ldr	r3, [r3, #8]
 8002c2e:	4921      	ldr	r1, [pc, #132]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002c30:	4313      	orrs	r3, r2
 8002c32:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c34:	4b1f      	ldr	r3, [pc, #124]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6a19      	ldr	r1, [r3, #32]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c44:	430b      	orrs	r3, r1
 8002c46:	491b      	ldr	r1, [pc, #108]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002c48:	4313      	orrs	r3, r2
 8002c4a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c4c:	4b1b      	ldr	r3, [pc, #108]	@ (8002cbc <HAL_RCC_OscConfig+0x4cc>)
 8002c4e:	2201      	movs	r2, #1
 8002c50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c52:	f7fe ffeb 	bl	8001c2c <HAL_GetTick>
 8002c56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c58:	e008      	b.n	8002c6c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c5a:	f7fe ffe7 	bl	8001c2c <HAL_GetTick>
 8002c5e:	4602      	mov	r2, r0
 8002c60:	693b      	ldr	r3, [r7, #16]
 8002c62:	1ad3      	subs	r3, r2, r3
 8002c64:	2b02      	cmp	r3, #2
 8002c66:	d901      	bls.n	8002c6c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002c68:	2303      	movs	r3, #3
 8002c6a:	e03d      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c6c:	4b11      	ldr	r3, [pc, #68]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d0f0      	beq.n	8002c5a <HAL_RCC_OscConfig+0x46a>
 8002c78:	e035      	b.n	8002ce6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c7a:	4b10      	ldr	r3, [pc, #64]	@ (8002cbc <HAL_RCC_OscConfig+0x4cc>)
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c80:	f7fe ffd4 	bl	8001c2c <HAL_GetTick>
 8002c84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c86:	e008      	b.n	8002c9a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c88:	f7fe ffd0 	bl	8001c2c <HAL_GetTick>
 8002c8c:	4602      	mov	r2, r0
 8002c8e:	693b      	ldr	r3, [r7, #16]
 8002c90:	1ad3      	subs	r3, r2, r3
 8002c92:	2b02      	cmp	r3, #2
 8002c94:	d901      	bls.n	8002c9a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002c96:	2303      	movs	r3, #3
 8002c98:	e026      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c9a:	4b06      	ldr	r3, [pc, #24]	@ (8002cb4 <HAL_RCC_OscConfig+0x4c4>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d1f0      	bne.n	8002c88 <HAL_RCC_OscConfig+0x498>
 8002ca6:	e01e      	b.n	8002ce6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	69db      	ldr	r3, [r3, #28]
 8002cac:	2b01      	cmp	r3, #1
 8002cae:	d107      	bne.n	8002cc0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	e019      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4f8>
 8002cb4:	40021000 	.word	0x40021000
 8002cb8:	40007000 	.word	0x40007000
 8002cbc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002cc0:	4b0b      	ldr	r3, [pc, #44]	@ (8002cf0 <HAL_RCC_OscConfig+0x500>)
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6a1b      	ldr	r3, [r3, #32]
 8002cd0:	429a      	cmp	r2, r3
 8002cd2:	d106      	bne.n	8002ce2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cde:	429a      	cmp	r2, r3
 8002ce0:	d001      	beq.n	8002ce6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	e000      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002ce6:	2300      	movs	r3, #0
}
 8002ce8:	4618      	mov	r0, r3
 8002cea:	3718      	adds	r7, #24
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bd80      	pop	{r7, pc}
 8002cf0:	40021000 	.word	0x40021000

08002cf4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b084      	sub	sp, #16
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
 8002cfc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d101      	bne.n	8002d08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d04:	2301      	movs	r3, #1
 8002d06:	e0d0      	b.n	8002eaa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002d08:	4b6a      	ldr	r3, [pc, #424]	@ (8002eb4 <HAL_RCC_ClockConfig+0x1c0>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f003 0307 	and.w	r3, r3, #7
 8002d10:	683a      	ldr	r2, [r7, #0]
 8002d12:	429a      	cmp	r2, r3
 8002d14:	d910      	bls.n	8002d38 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d16:	4b67      	ldr	r3, [pc, #412]	@ (8002eb4 <HAL_RCC_ClockConfig+0x1c0>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f023 0207 	bic.w	r2, r3, #7
 8002d1e:	4965      	ldr	r1, [pc, #404]	@ (8002eb4 <HAL_RCC_ClockConfig+0x1c0>)
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	4313      	orrs	r3, r2
 8002d24:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d26:	4b63      	ldr	r3, [pc, #396]	@ (8002eb4 <HAL_RCC_ClockConfig+0x1c0>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f003 0307 	and.w	r3, r3, #7
 8002d2e:	683a      	ldr	r2, [r7, #0]
 8002d30:	429a      	cmp	r2, r3
 8002d32:	d001      	beq.n	8002d38 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002d34:	2301      	movs	r3, #1
 8002d36:	e0b8      	b.n	8002eaa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f003 0302 	and.w	r3, r3, #2
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d020      	beq.n	8002d86 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f003 0304 	and.w	r3, r3, #4
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d005      	beq.n	8002d5c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d50:	4b59      	ldr	r3, [pc, #356]	@ (8002eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	4a58      	ldr	r2, [pc, #352]	@ (8002eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002d56:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002d5a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f003 0308 	and.w	r3, r3, #8
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d005      	beq.n	8002d74 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d68:	4b53      	ldr	r3, [pc, #332]	@ (8002eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002d6a:	685b      	ldr	r3, [r3, #4]
 8002d6c:	4a52      	ldr	r2, [pc, #328]	@ (8002eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002d6e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002d72:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d74:	4b50      	ldr	r3, [pc, #320]	@ (8002eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	689b      	ldr	r3, [r3, #8]
 8002d80:	494d      	ldr	r1, [pc, #308]	@ (8002eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002d82:	4313      	orrs	r3, r2
 8002d84:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f003 0301 	and.w	r3, r3, #1
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d040      	beq.n	8002e14 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	2b01      	cmp	r3, #1
 8002d98:	d107      	bne.n	8002daa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d9a:	4b47      	ldr	r3, [pc, #284]	@ (8002eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d115      	bne.n	8002dd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002da6:	2301      	movs	r3, #1
 8002da8:	e07f      	b.n	8002eaa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	2b02      	cmp	r3, #2
 8002db0:	d107      	bne.n	8002dc2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002db2:	4b41      	ldr	r3, [pc, #260]	@ (8002eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d109      	bne.n	8002dd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	e073      	b.n	8002eaa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dc2:	4b3d      	ldr	r3, [pc, #244]	@ (8002eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f003 0302 	and.w	r3, r3, #2
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d101      	bne.n	8002dd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	e06b      	b.n	8002eaa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002dd2:	4b39      	ldr	r3, [pc, #228]	@ (8002eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	f023 0203 	bic.w	r2, r3, #3
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	4936      	ldr	r1, [pc, #216]	@ (8002eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002de0:	4313      	orrs	r3, r2
 8002de2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002de4:	f7fe ff22 	bl	8001c2c <HAL_GetTick>
 8002de8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dea:	e00a      	b.n	8002e02 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002dec:	f7fe ff1e 	bl	8001c2c <HAL_GetTick>
 8002df0:	4602      	mov	r2, r0
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	1ad3      	subs	r3, r2, r3
 8002df6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	d901      	bls.n	8002e02 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002dfe:	2303      	movs	r3, #3
 8002e00:	e053      	b.n	8002eaa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e02:	4b2d      	ldr	r3, [pc, #180]	@ (8002eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	f003 020c 	and.w	r2, r3, #12
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	009b      	lsls	r3, r3, #2
 8002e10:	429a      	cmp	r2, r3
 8002e12:	d1eb      	bne.n	8002dec <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002e14:	4b27      	ldr	r3, [pc, #156]	@ (8002eb4 <HAL_RCC_ClockConfig+0x1c0>)
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f003 0307 	and.w	r3, r3, #7
 8002e1c:	683a      	ldr	r2, [r7, #0]
 8002e1e:	429a      	cmp	r2, r3
 8002e20:	d210      	bcs.n	8002e44 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e22:	4b24      	ldr	r3, [pc, #144]	@ (8002eb4 <HAL_RCC_ClockConfig+0x1c0>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f023 0207 	bic.w	r2, r3, #7
 8002e2a:	4922      	ldr	r1, [pc, #136]	@ (8002eb4 <HAL_RCC_ClockConfig+0x1c0>)
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	4313      	orrs	r3, r2
 8002e30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e32:	4b20      	ldr	r3, [pc, #128]	@ (8002eb4 <HAL_RCC_ClockConfig+0x1c0>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f003 0307 	and.w	r3, r3, #7
 8002e3a:	683a      	ldr	r2, [r7, #0]
 8002e3c:	429a      	cmp	r2, r3
 8002e3e:	d001      	beq.n	8002e44 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002e40:	2301      	movs	r3, #1
 8002e42:	e032      	b.n	8002eaa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f003 0304 	and.w	r3, r3, #4
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d008      	beq.n	8002e62 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e50:	4b19      	ldr	r3, [pc, #100]	@ (8002eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002e52:	685b      	ldr	r3, [r3, #4]
 8002e54:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	68db      	ldr	r3, [r3, #12]
 8002e5c:	4916      	ldr	r1, [pc, #88]	@ (8002eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f003 0308 	and.w	r3, r3, #8
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d009      	beq.n	8002e82 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002e6e:	4b12      	ldr	r3, [pc, #72]	@ (8002eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	691b      	ldr	r3, [r3, #16]
 8002e7a:	00db      	lsls	r3, r3, #3
 8002e7c:	490e      	ldr	r1, [pc, #56]	@ (8002eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002e7e:	4313      	orrs	r3, r2
 8002e80:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002e82:	f000 f821 	bl	8002ec8 <HAL_RCC_GetSysClockFreq>
 8002e86:	4602      	mov	r2, r0
 8002e88:	4b0b      	ldr	r3, [pc, #44]	@ (8002eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	091b      	lsrs	r3, r3, #4
 8002e8e:	f003 030f 	and.w	r3, r3, #15
 8002e92:	490a      	ldr	r1, [pc, #40]	@ (8002ebc <HAL_RCC_ClockConfig+0x1c8>)
 8002e94:	5ccb      	ldrb	r3, [r1, r3]
 8002e96:	fa22 f303 	lsr.w	r3, r2, r3
 8002e9a:	4a09      	ldr	r2, [pc, #36]	@ (8002ec0 <HAL_RCC_ClockConfig+0x1cc>)
 8002e9c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002e9e:	4b09      	ldr	r3, [pc, #36]	@ (8002ec4 <HAL_RCC_ClockConfig+0x1d0>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	f7fe fe80 	bl	8001ba8 <HAL_InitTick>

  return HAL_OK;
 8002ea8:	2300      	movs	r3, #0
}
 8002eaa:	4618      	mov	r0, r3
 8002eac:	3710      	adds	r7, #16
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bd80      	pop	{r7, pc}
 8002eb2:	bf00      	nop
 8002eb4:	40022000 	.word	0x40022000
 8002eb8:	40021000 	.word	0x40021000
 8002ebc:	08005bb4 	.word	0x08005bb4
 8002ec0:	20000130 	.word	0x20000130
 8002ec4:	20000134 	.word	0x20000134

08002ec8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	b087      	sub	sp, #28
 8002ecc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002ece:	2300      	movs	r3, #0
 8002ed0:	60fb      	str	r3, [r7, #12]
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	60bb      	str	r3, [r7, #8]
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	617b      	str	r3, [r7, #20]
 8002eda:	2300      	movs	r3, #0
 8002edc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002ee2:	4b1e      	ldr	r3, [pc, #120]	@ (8002f5c <HAL_RCC_GetSysClockFreq+0x94>)
 8002ee4:	685b      	ldr	r3, [r3, #4]
 8002ee6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	f003 030c 	and.w	r3, r3, #12
 8002eee:	2b04      	cmp	r3, #4
 8002ef0:	d002      	beq.n	8002ef8 <HAL_RCC_GetSysClockFreq+0x30>
 8002ef2:	2b08      	cmp	r3, #8
 8002ef4:	d003      	beq.n	8002efe <HAL_RCC_GetSysClockFreq+0x36>
 8002ef6:	e027      	b.n	8002f48 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002ef8:	4b19      	ldr	r3, [pc, #100]	@ (8002f60 <HAL_RCC_GetSysClockFreq+0x98>)
 8002efa:	613b      	str	r3, [r7, #16]
      break;
 8002efc:	e027      	b.n	8002f4e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	0c9b      	lsrs	r3, r3, #18
 8002f02:	f003 030f 	and.w	r3, r3, #15
 8002f06:	4a17      	ldr	r2, [pc, #92]	@ (8002f64 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002f08:	5cd3      	ldrb	r3, [r2, r3]
 8002f0a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d010      	beq.n	8002f38 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002f16:	4b11      	ldr	r3, [pc, #68]	@ (8002f5c <HAL_RCC_GetSysClockFreq+0x94>)
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	0c5b      	lsrs	r3, r3, #17
 8002f1c:	f003 0301 	and.w	r3, r3, #1
 8002f20:	4a11      	ldr	r2, [pc, #68]	@ (8002f68 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002f22:	5cd3      	ldrb	r3, [r2, r3]
 8002f24:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	4a0d      	ldr	r2, [pc, #52]	@ (8002f60 <HAL_RCC_GetSysClockFreq+0x98>)
 8002f2a:	fb03 f202 	mul.w	r2, r3, r2
 8002f2e:	68bb      	ldr	r3, [r7, #8]
 8002f30:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f34:	617b      	str	r3, [r7, #20]
 8002f36:	e004      	b.n	8002f42 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	4a0c      	ldr	r2, [pc, #48]	@ (8002f6c <HAL_RCC_GetSysClockFreq+0xa4>)
 8002f3c:	fb02 f303 	mul.w	r3, r2, r3
 8002f40:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002f42:	697b      	ldr	r3, [r7, #20]
 8002f44:	613b      	str	r3, [r7, #16]
      break;
 8002f46:	e002      	b.n	8002f4e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002f48:	4b05      	ldr	r3, [pc, #20]	@ (8002f60 <HAL_RCC_GetSysClockFreq+0x98>)
 8002f4a:	613b      	str	r3, [r7, #16]
      break;
 8002f4c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002f4e:	693b      	ldr	r3, [r7, #16]
}
 8002f50:	4618      	mov	r0, r3
 8002f52:	371c      	adds	r7, #28
 8002f54:	46bd      	mov	sp, r7
 8002f56:	bc80      	pop	{r7}
 8002f58:	4770      	bx	lr
 8002f5a:	bf00      	nop
 8002f5c:	40021000 	.word	0x40021000
 8002f60:	007a1200 	.word	0x007a1200
 8002f64:	08005bcc 	.word	0x08005bcc
 8002f68:	08005bdc 	.word	0x08005bdc
 8002f6c:	003d0900 	.word	0x003d0900

08002f70 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f70:	b480      	push	{r7}
 8002f72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f74:	4b02      	ldr	r3, [pc, #8]	@ (8002f80 <HAL_RCC_GetHCLKFreq+0x10>)
 8002f76:	681b      	ldr	r3, [r3, #0]
}
 8002f78:	4618      	mov	r0, r3
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bc80      	pop	{r7}
 8002f7e:	4770      	bx	lr
 8002f80:	20000130 	.word	0x20000130

08002f84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002f88:	f7ff fff2 	bl	8002f70 <HAL_RCC_GetHCLKFreq>
 8002f8c:	4602      	mov	r2, r0
 8002f8e:	4b05      	ldr	r3, [pc, #20]	@ (8002fa4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	0a1b      	lsrs	r3, r3, #8
 8002f94:	f003 0307 	and.w	r3, r3, #7
 8002f98:	4903      	ldr	r1, [pc, #12]	@ (8002fa8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f9a:	5ccb      	ldrb	r3, [r1, r3]
 8002f9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	bd80      	pop	{r7, pc}
 8002fa4:	40021000 	.word	0x40021000
 8002fa8:	08005bc4 	.word	0x08005bc4

08002fac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002fb0:	f7ff ffde 	bl	8002f70 <HAL_RCC_GetHCLKFreq>
 8002fb4:	4602      	mov	r2, r0
 8002fb6:	4b05      	ldr	r3, [pc, #20]	@ (8002fcc <HAL_RCC_GetPCLK2Freq+0x20>)
 8002fb8:	685b      	ldr	r3, [r3, #4]
 8002fba:	0adb      	lsrs	r3, r3, #11
 8002fbc:	f003 0307 	and.w	r3, r3, #7
 8002fc0:	4903      	ldr	r1, [pc, #12]	@ (8002fd0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002fc2:	5ccb      	ldrb	r3, [r1, r3]
 8002fc4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002fc8:	4618      	mov	r0, r3
 8002fca:	bd80      	pop	{r7, pc}
 8002fcc:	40021000 	.word	0x40021000
 8002fd0:	08005bc4 	.word	0x08005bc4

08002fd4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	b085      	sub	sp, #20
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002fdc:	4b0a      	ldr	r3, [pc, #40]	@ (8003008 <RCC_Delay+0x34>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4a0a      	ldr	r2, [pc, #40]	@ (800300c <RCC_Delay+0x38>)
 8002fe2:	fba2 2303 	umull	r2, r3, r2, r3
 8002fe6:	0a5b      	lsrs	r3, r3, #9
 8002fe8:	687a      	ldr	r2, [r7, #4]
 8002fea:	fb02 f303 	mul.w	r3, r2, r3
 8002fee:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002ff0:	bf00      	nop
  }
  while (Delay --);
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	1e5a      	subs	r2, r3, #1
 8002ff6:	60fa      	str	r2, [r7, #12]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d1f9      	bne.n	8002ff0 <RCC_Delay+0x1c>
}
 8002ffc:	bf00      	nop
 8002ffe:	bf00      	nop
 8003000:	3714      	adds	r7, #20
 8003002:	46bd      	mov	sp, r7
 8003004:	bc80      	pop	{r7}
 8003006:	4770      	bx	lr
 8003008:	20000130 	.word	0x20000130
 800300c:	10624dd3 	.word	0x10624dd3

08003010 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b082      	sub	sp, #8
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d101      	bne.n	8003022 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800301e:	2301      	movs	r3, #1
 8003020:	e041      	b.n	80030a6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003028:	b2db      	uxtb	r3, r3
 800302a:	2b00      	cmp	r3, #0
 800302c:	d106      	bne.n	800303c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2200      	movs	r2, #0
 8003032:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003036:	6878      	ldr	r0, [r7, #4]
 8003038:	f7fe fb7a 	bl	8001730 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2202      	movs	r2, #2
 8003040:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681a      	ldr	r2, [r3, #0]
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	3304      	adds	r3, #4
 800304c:	4619      	mov	r1, r3
 800304e:	4610      	mov	r0, r2
 8003050:	f000 fd8a 	bl	8003b68 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2201      	movs	r2, #1
 8003058:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2201      	movs	r2, #1
 8003060:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2201      	movs	r2, #1
 8003068:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2201      	movs	r2, #1
 8003070:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2201      	movs	r2, #1
 8003078:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2201      	movs	r2, #1
 8003080:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2201      	movs	r2, #1
 8003088:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2201      	movs	r2, #1
 8003090:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2201      	movs	r2, #1
 8003098:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2201      	movs	r2, #1
 80030a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80030a4:	2300      	movs	r3, #0
}
 80030a6:	4618      	mov	r0, r3
 80030a8:	3708      	adds	r7, #8
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bd80      	pop	{r7, pc}
	...

080030b0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80030b0:	b480      	push	{r7}
 80030b2:	b085      	sub	sp, #20
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030be:	b2db      	uxtb	r3, r3
 80030c0:	2b01      	cmp	r3, #1
 80030c2:	d001      	beq.n	80030c8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80030c4:	2301      	movs	r3, #1
 80030c6:	e032      	b.n	800312e <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2202      	movs	r2, #2
 80030cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4a18      	ldr	r2, [pc, #96]	@ (8003138 <HAL_TIM_Base_Start+0x88>)
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d00e      	beq.n	80030f8 <HAL_TIM_Base_Start+0x48>
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80030e2:	d009      	beq.n	80030f8 <HAL_TIM_Base_Start+0x48>
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	4a14      	ldr	r2, [pc, #80]	@ (800313c <HAL_TIM_Base_Start+0x8c>)
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d004      	beq.n	80030f8 <HAL_TIM_Base_Start+0x48>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4a13      	ldr	r2, [pc, #76]	@ (8003140 <HAL_TIM_Base_Start+0x90>)
 80030f4:	4293      	cmp	r3, r2
 80030f6:	d111      	bne.n	800311c <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	689b      	ldr	r3, [r3, #8]
 80030fe:	f003 0307 	and.w	r3, r3, #7
 8003102:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	2b06      	cmp	r3, #6
 8003108:	d010      	beq.n	800312c <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	681a      	ldr	r2, [r3, #0]
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f042 0201 	orr.w	r2, r2, #1
 8003118:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800311a:	e007      	b.n	800312c <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	681a      	ldr	r2, [r3, #0]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f042 0201 	orr.w	r2, r2, #1
 800312a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800312c:	2300      	movs	r3, #0
}
 800312e:	4618      	mov	r0, r3
 8003130:	3714      	adds	r7, #20
 8003132:	46bd      	mov	sp, r7
 8003134:	bc80      	pop	{r7}
 8003136:	4770      	bx	lr
 8003138:	40012c00 	.word	0x40012c00
 800313c:	40000400 	.word	0x40000400
 8003140:	40000800 	.word	0x40000800

08003144 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b082      	sub	sp, #8
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d101      	bne.n	8003156 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003152:	2301      	movs	r3, #1
 8003154:	e041      	b.n	80031da <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800315c:	b2db      	uxtb	r3, r3
 800315e:	2b00      	cmp	r3, #0
 8003160:	d106      	bne.n	8003170 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2200      	movs	r2, #0
 8003166:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800316a:	6878      	ldr	r0, [r7, #4]
 800316c:	f000 f839 	bl	80031e2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2202      	movs	r2, #2
 8003174:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681a      	ldr	r2, [r3, #0]
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	3304      	adds	r3, #4
 8003180:	4619      	mov	r1, r3
 8003182:	4610      	mov	r0, r2
 8003184:	f000 fcf0 	bl	8003b68 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2201      	movs	r2, #1
 800318c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2201      	movs	r2, #1
 8003194:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2201      	movs	r2, #1
 800319c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2201      	movs	r2, #1
 80031a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2201      	movs	r2, #1
 80031ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2201      	movs	r2, #1
 80031b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2201      	movs	r2, #1
 80031bc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2201      	movs	r2, #1
 80031c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2201      	movs	r2, #1
 80031cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2201      	movs	r2, #1
 80031d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80031d8:	2300      	movs	r3, #0
}
 80031da:	4618      	mov	r0, r3
 80031dc:	3708      	adds	r7, #8
 80031de:	46bd      	mov	sp, r7
 80031e0:	bd80      	pop	{r7, pc}

080031e2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80031e2:	b480      	push	{r7}
 80031e4:	b083      	sub	sp, #12
 80031e6:	af00      	add	r7, sp, #0
 80031e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80031ea:	bf00      	nop
 80031ec:	370c      	adds	r7, #12
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bc80      	pop	{r7}
 80031f2:	4770      	bx	lr

080031f4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b084      	sub	sp, #16
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
 80031fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d109      	bne.n	8003218 <HAL_TIM_PWM_Start+0x24>
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800320a:	b2db      	uxtb	r3, r3
 800320c:	2b01      	cmp	r3, #1
 800320e:	bf14      	ite	ne
 8003210:	2301      	movne	r3, #1
 8003212:	2300      	moveq	r3, #0
 8003214:	b2db      	uxtb	r3, r3
 8003216:	e022      	b.n	800325e <HAL_TIM_PWM_Start+0x6a>
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	2b04      	cmp	r3, #4
 800321c:	d109      	bne.n	8003232 <HAL_TIM_PWM_Start+0x3e>
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003224:	b2db      	uxtb	r3, r3
 8003226:	2b01      	cmp	r3, #1
 8003228:	bf14      	ite	ne
 800322a:	2301      	movne	r3, #1
 800322c:	2300      	moveq	r3, #0
 800322e:	b2db      	uxtb	r3, r3
 8003230:	e015      	b.n	800325e <HAL_TIM_PWM_Start+0x6a>
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	2b08      	cmp	r3, #8
 8003236:	d109      	bne.n	800324c <HAL_TIM_PWM_Start+0x58>
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800323e:	b2db      	uxtb	r3, r3
 8003240:	2b01      	cmp	r3, #1
 8003242:	bf14      	ite	ne
 8003244:	2301      	movne	r3, #1
 8003246:	2300      	moveq	r3, #0
 8003248:	b2db      	uxtb	r3, r3
 800324a:	e008      	b.n	800325e <HAL_TIM_PWM_Start+0x6a>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003252:	b2db      	uxtb	r3, r3
 8003254:	2b01      	cmp	r3, #1
 8003256:	bf14      	ite	ne
 8003258:	2301      	movne	r3, #1
 800325a:	2300      	moveq	r3, #0
 800325c:	b2db      	uxtb	r3, r3
 800325e:	2b00      	cmp	r3, #0
 8003260:	d001      	beq.n	8003266 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003262:	2301      	movs	r3, #1
 8003264:	e05e      	b.n	8003324 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d104      	bne.n	8003276 <HAL_TIM_PWM_Start+0x82>
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2202      	movs	r2, #2
 8003270:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003274:	e013      	b.n	800329e <HAL_TIM_PWM_Start+0xaa>
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	2b04      	cmp	r3, #4
 800327a:	d104      	bne.n	8003286 <HAL_TIM_PWM_Start+0x92>
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2202      	movs	r2, #2
 8003280:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003284:	e00b      	b.n	800329e <HAL_TIM_PWM_Start+0xaa>
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	2b08      	cmp	r3, #8
 800328a:	d104      	bne.n	8003296 <HAL_TIM_PWM_Start+0xa2>
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2202      	movs	r2, #2
 8003290:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003294:	e003      	b.n	800329e <HAL_TIM_PWM_Start+0xaa>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2202      	movs	r2, #2
 800329a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	2201      	movs	r2, #1
 80032a4:	6839      	ldr	r1, [r7, #0]
 80032a6:	4618      	mov	r0, r3
 80032a8:	f000 feea 	bl	8004080 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4a1e      	ldr	r2, [pc, #120]	@ (800332c <HAL_TIM_PWM_Start+0x138>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d107      	bne.n	80032c6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80032c4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4a18      	ldr	r2, [pc, #96]	@ (800332c <HAL_TIM_PWM_Start+0x138>)
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d00e      	beq.n	80032ee <HAL_TIM_PWM_Start+0xfa>
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80032d8:	d009      	beq.n	80032ee <HAL_TIM_PWM_Start+0xfa>
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4a14      	ldr	r2, [pc, #80]	@ (8003330 <HAL_TIM_PWM_Start+0x13c>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d004      	beq.n	80032ee <HAL_TIM_PWM_Start+0xfa>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a12      	ldr	r2, [pc, #72]	@ (8003334 <HAL_TIM_PWM_Start+0x140>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d111      	bne.n	8003312 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	689b      	ldr	r3, [r3, #8]
 80032f4:	f003 0307 	and.w	r3, r3, #7
 80032f8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	2b06      	cmp	r3, #6
 80032fe:	d010      	beq.n	8003322 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	681a      	ldr	r2, [r3, #0]
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f042 0201 	orr.w	r2, r2, #1
 800330e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003310:	e007      	b.n	8003322 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	681a      	ldr	r2, [r3, #0]
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f042 0201 	orr.w	r2, r2, #1
 8003320:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003322:	2300      	movs	r3, #0
}
 8003324:	4618      	mov	r0, r3
 8003326:	3710      	adds	r7, #16
 8003328:	46bd      	mov	sp, r7
 800332a:	bd80      	pop	{r7, pc}
 800332c:	40012c00 	.word	0x40012c00
 8003330:	40000400 	.word	0x40000400
 8003334:	40000800 	.word	0x40000800

08003338 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b086      	sub	sp, #24
 800333c:	af00      	add	r7, sp, #0
 800333e:	60f8      	str	r0, [r7, #12]
 8003340:	60b9      	str	r1, [r7, #8]
 8003342:	607a      	str	r2, [r7, #4]
 8003344:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8003346:	2300      	movs	r3, #0
 8003348:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800334a:	68bb      	ldr	r3, [r7, #8]
 800334c:	2b00      	cmp	r3, #0
 800334e:	d109      	bne.n	8003364 <HAL_TIM_PWM_Start_DMA+0x2c>
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003356:	b2db      	uxtb	r3, r3
 8003358:	2b02      	cmp	r3, #2
 800335a:	bf0c      	ite	eq
 800335c:	2301      	moveq	r3, #1
 800335e:	2300      	movne	r3, #0
 8003360:	b2db      	uxtb	r3, r3
 8003362:	e022      	b.n	80033aa <HAL_TIM_PWM_Start_DMA+0x72>
 8003364:	68bb      	ldr	r3, [r7, #8]
 8003366:	2b04      	cmp	r3, #4
 8003368:	d109      	bne.n	800337e <HAL_TIM_PWM_Start_DMA+0x46>
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003370:	b2db      	uxtb	r3, r3
 8003372:	2b02      	cmp	r3, #2
 8003374:	bf0c      	ite	eq
 8003376:	2301      	moveq	r3, #1
 8003378:	2300      	movne	r3, #0
 800337a:	b2db      	uxtb	r3, r3
 800337c:	e015      	b.n	80033aa <HAL_TIM_PWM_Start_DMA+0x72>
 800337e:	68bb      	ldr	r3, [r7, #8]
 8003380:	2b08      	cmp	r3, #8
 8003382:	d109      	bne.n	8003398 <HAL_TIM_PWM_Start_DMA+0x60>
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800338a:	b2db      	uxtb	r3, r3
 800338c:	2b02      	cmp	r3, #2
 800338e:	bf0c      	ite	eq
 8003390:	2301      	moveq	r3, #1
 8003392:	2300      	movne	r3, #0
 8003394:	b2db      	uxtb	r3, r3
 8003396:	e008      	b.n	80033aa <HAL_TIM_PWM_Start_DMA+0x72>
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800339e:	b2db      	uxtb	r3, r3
 80033a0:	2b02      	cmp	r3, #2
 80033a2:	bf0c      	ite	eq
 80033a4:	2301      	moveq	r3, #1
 80033a6:	2300      	movne	r3, #0
 80033a8:	b2db      	uxtb	r3, r3
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d001      	beq.n	80033b2 <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 80033ae:	2302      	movs	r3, #2
 80033b0:	e153      	b.n	800365a <HAL_TIM_PWM_Start_DMA+0x322>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 80033b2:	68bb      	ldr	r3, [r7, #8]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d109      	bne.n	80033cc <HAL_TIM_PWM_Start_DMA+0x94>
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80033be:	b2db      	uxtb	r3, r3
 80033c0:	2b01      	cmp	r3, #1
 80033c2:	bf0c      	ite	eq
 80033c4:	2301      	moveq	r3, #1
 80033c6:	2300      	movne	r3, #0
 80033c8:	b2db      	uxtb	r3, r3
 80033ca:	e022      	b.n	8003412 <HAL_TIM_PWM_Start_DMA+0xda>
 80033cc:	68bb      	ldr	r3, [r7, #8]
 80033ce:	2b04      	cmp	r3, #4
 80033d0:	d109      	bne.n	80033e6 <HAL_TIM_PWM_Start_DMA+0xae>
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80033d8:	b2db      	uxtb	r3, r3
 80033da:	2b01      	cmp	r3, #1
 80033dc:	bf0c      	ite	eq
 80033de:	2301      	moveq	r3, #1
 80033e0:	2300      	movne	r3, #0
 80033e2:	b2db      	uxtb	r3, r3
 80033e4:	e015      	b.n	8003412 <HAL_TIM_PWM_Start_DMA+0xda>
 80033e6:	68bb      	ldr	r3, [r7, #8]
 80033e8:	2b08      	cmp	r3, #8
 80033ea:	d109      	bne.n	8003400 <HAL_TIM_PWM_Start_DMA+0xc8>
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80033f2:	b2db      	uxtb	r3, r3
 80033f4:	2b01      	cmp	r3, #1
 80033f6:	bf0c      	ite	eq
 80033f8:	2301      	moveq	r3, #1
 80033fa:	2300      	movne	r3, #0
 80033fc:	b2db      	uxtb	r3, r3
 80033fe:	e008      	b.n	8003412 <HAL_TIM_PWM_Start_DMA+0xda>
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003406:	b2db      	uxtb	r3, r3
 8003408:	2b01      	cmp	r3, #1
 800340a:	bf0c      	ite	eq
 800340c:	2301      	moveq	r3, #1
 800340e:	2300      	movne	r3, #0
 8003410:	b2db      	uxtb	r3, r3
 8003412:	2b00      	cmp	r3, #0
 8003414:	d024      	beq.n	8003460 <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) || (Length == 0U))
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2b00      	cmp	r3, #0
 800341a:	d002      	beq.n	8003422 <HAL_TIM_PWM_Start_DMA+0xea>
 800341c:	887b      	ldrh	r3, [r7, #2]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d101      	bne.n	8003426 <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 8003422:	2301      	movs	r3, #1
 8003424:	e119      	b.n	800365a <HAL_TIM_PWM_Start_DMA+0x322>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003426:	68bb      	ldr	r3, [r7, #8]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d104      	bne.n	8003436 <HAL_TIM_PWM_Start_DMA+0xfe>
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	2202      	movs	r2, #2
 8003430:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003434:	e016      	b.n	8003464 <HAL_TIM_PWM_Start_DMA+0x12c>
 8003436:	68bb      	ldr	r3, [r7, #8]
 8003438:	2b04      	cmp	r3, #4
 800343a:	d104      	bne.n	8003446 <HAL_TIM_PWM_Start_DMA+0x10e>
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	2202      	movs	r2, #2
 8003440:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003444:	e00e      	b.n	8003464 <HAL_TIM_PWM_Start_DMA+0x12c>
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	2b08      	cmp	r3, #8
 800344a:	d104      	bne.n	8003456 <HAL_TIM_PWM_Start_DMA+0x11e>
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	2202      	movs	r2, #2
 8003450:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003454:	e006      	b.n	8003464 <HAL_TIM_PWM_Start_DMA+0x12c>
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	2202      	movs	r2, #2
 800345a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800345e:	e001      	b.n	8003464 <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 8003460:	2301      	movs	r3, #1
 8003462:	e0fa      	b.n	800365a <HAL_TIM_PWM_Start_DMA+0x322>
  }

  switch (Channel)
 8003464:	68bb      	ldr	r3, [r7, #8]
 8003466:	2b0c      	cmp	r3, #12
 8003468:	f200 80ae 	bhi.w	80035c8 <HAL_TIM_PWM_Start_DMA+0x290>
 800346c:	a201      	add	r2, pc, #4	@ (adr r2, 8003474 <HAL_TIM_PWM_Start_DMA+0x13c>)
 800346e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003472:	bf00      	nop
 8003474:	080034a9 	.word	0x080034a9
 8003478:	080035c9 	.word	0x080035c9
 800347c:	080035c9 	.word	0x080035c9
 8003480:	080035c9 	.word	0x080035c9
 8003484:	080034f1 	.word	0x080034f1
 8003488:	080035c9 	.word	0x080035c9
 800348c:	080035c9 	.word	0x080035c9
 8003490:	080035c9 	.word	0x080035c9
 8003494:	08003539 	.word	0x08003539
 8003498:	080035c9 	.word	0x080035c9
 800349c:	080035c9 	.word	0x080035c9
 80034a0:	080035c9 	.word	0x080035c9
 80034a4:	08003581 	.word	0x08003581
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ac:	4a6d      	ldr	r2, [pc, #436]	@ (8003664 <HAL_TIM_PWM_Start_DMA+0x32c>)
 80034ae:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034b4:	4a6c      	ldr	r2, [pc, #432]	@ (8003668 <HAL_TIM_PWM_Start_DMA+0x330>)
 80034b6:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034bc:	4a6b      	ldr	r2, [pc, #428]	@ (800366c <HAL_TIM_PWM_Start_DMA+0x334>)
 80034be:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80034c4:	6879      	ldr	r1, [r7, #4]
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	3334      	adds	r3, #52	@ 0x34
 80034cc:	461a      	mov	r2, r3
 80034ce:	887b      	ldrh	r3, [r7, #2]
 80034d0:	f7fe fd5c 	bl	8001f8c <HAL_DMA_Start_IT>
 80034d4:	4603      	mov	r3, r0
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d001      	beq.n	80034de <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80034da:	2301      	movs	r3, #1
 80034dc:	e0bd      	b.n	800365a <HAL_TIM_PWM_Start_DMA+0x322>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	68da      	ldr	r2, [r3, #12]
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034ec:	60da      	str	r2, [r3, #12]
      break;
 80034ee:	e06e      	b.n	80035ce <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034f4:	4a5b      	ldr	r2, [pc, #364]	@ (8003664 <HAL_TIM_PWM_Start_DMA+0x32c>)
 80034f6:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034fc:	4a5a      	ldr	r2, [pc, #360]	@ (8003668 <HAL_TIM_PWM_Start_DMA+0x330>)
 80034fe:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003504:	4a59      	ldr	r2, [pc, #356]	@ (800366c <HAL_TIM_PWM_Start_DMA+0x334>)
 8003506:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800350c:	6879      	ldr	r1, [r7, #4]
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	3338      	adds	r3, #56	@ 0x38
 8003514:	461a      	mov	r2, r3
 8003516:	887b      	ldrh	r3, [r7, #2]
 8003518:	f7fe fd38 	bl	8001f8c <HAL_DMA_Start_IT>
 800351c:	4603      	mov	r3, r0
 800351e:	2b00      	cmp	r3, #0
 8003520:	d001      	beq.n	8003526 <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003522:	2301      	movs	r3, #1
 8003524:	e099      	b.n	800365a <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	68da      	ldr	r2, [r3, #12]
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003534:	60da      	str	r2, [r3, #12]
      break;
 8003536:	e04a      	b.n	80035ce <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800353c:	4a49      	ldr	r2, [pc, #292]	@ (8003664 <HAL_TIM_PWM_Start_DMA+0x32c>)
 800353e:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003544:	4a48      	ldr	r2, [pc, #288]	@ (8003668 <HAL_TIM_PWM_Start_DMA+0x330>)
 8003546:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800354c:	4a47      	ldr	r2, [pc, #284]	@ (800366c <HAL_TIM_PWM_Start_DMA+0x334>)
 800354e:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8003554:	6879      	ldr	r1, [r7, #4]
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	333c      	adds	r3, #60	@ 0x3c
 800355c:	461a      	mov	r2, r3
 800355e:	887b      	ldrh	r3, [r7, #2]
 8003560:	f7fe fd14 	bl	8001f8c <HAL_DMA_Start_IT>
 8003564:	4603      	mov	r3, r0
 8003566:	2b00      	cmp	r3, #0
 8003568:	d001      	beq.n	800356e <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800356a:	2301      	movs	r3, #1
 800356c:	e075      	b.n	800365a <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	68da      	ldr	r2, [r3, #12]
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800357c:	60da      	str	r2, [r3, #12]
      break;
 800357e:	e026      	b.n	80035ce <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003584:	4a37      	ldr	r2, [pc, #220]	@ (8003664 <HAL_TIM_PWM_Start_DMA+0x32c>)
 8003586:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800358c:	4a36      	ldr	r2, [pc, #216]	@ (8003668 <HAL_TIM_PWM_Start_DMA+0x330>)
 800358e:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003594:	4a35      	ldr	r2, [pc, #212]	@ (800366c <HAL_TIM_PWM_Start_DMA+0x334>)
 8003596:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800359c:	6879      	ldr	r1, [r7, #4]
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	3340      	adds	r3, #64	@ 0x40
 80035a4:	461a      	mov	r2, r3
 80035a6:	887b      	ldrh	r3, [r7, #2]
 80035a8:	f7fe fcf0 	bl	8001f8c <HAL_DMA_Start_IT>
 80035ac:	4603      	mov	r3, r0
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d001      	beq.n	80035b6 <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80035b2:	2301      	movs	r3, #1
 80035b4:	e051      	b.n	800365a <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	68da      	ldr	r2, [r3, #12]
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80035c4:	60da      	str	r2, [r3, #12]
      break;
 80035c6:	e002      	b.n	80035ce <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 80035c8:	2301      	movs	r3, #1
 80035ca:	75fb      	strb	r3, [r7, #23]
      break;
 80035cc:	bf00      	nop
  }

  if (status == HAL_OK)
 80035ce:	7dfb      	ldrb	r3, [r7, #23]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d141      	bne.n	8003658 <HAL_TIM_PWM_Start_DMA+0x320>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	2201      	movs	r2, #1
 80035da:	68b9      	ldr	r1, [r7, #8]
 80035dc:	4618      	mov	r0, r3
 80035de:	f000 fd4f 	bl	8004080 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	4a22      	ldr	r2, [pc, #136]	@ (8003670 <HAL_TIM_PWM_Start_DMA+0x338>)
 80035e8:	4293      	cmp	r3, r2
 80035ea:	d107      	bne.n	80035fc <HAL_TIM_PWM_Start_DMA+0x2c4>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80035fa:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a1b      	ldr	r2, [pc, #108]	@ (8003670 <HAL_TIM_PWM_Start_DMA+0x338>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d00e      	beq.n	8003624 <HAL_TIM_PWM_Start_DMA+0x2ec>
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800360e:	d009      	beq.n	8003624 <HAL_TIM_PWM_Start_DMA+0x2ec>
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4a17      	ldr	r2, [pc, #92]	@ (8003674 <HAL_TIM_PWM_Start_DMA+0x33c>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d004      	beq.n	8003624 <HAL_TIM_PWM_Start_DMA+0x2ec>
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	4a16      	ldr	r2, [pc, #88]	@ (8003678 <HAL_TIM_PWM_Start_DMA+0x340>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d111      	bne.n	8003648 <HAL_TIM_PWM_Start_DMA+0x310>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	689b      	ldr	r3, [r3, #8]
 800362a:	f003 0307 	and.w	r3, r3, #7
 800362e:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003630:	693b      	ldr	r3, [r7, #16]
 8003632:	2b06      	cmp	r3, #6
 8003634:	d010      	beq.n	8003658 <HAL_TIM_PWM_Start_DMA+0x320>
      {
        __HAL_TIM_ENABLE(htim);
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	681a      	ldr	r2, [r3, #0]
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f042 0201 	orr.w	r2, r2, #1
 8003644:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003646:	e007      	b.n	8003658 <HAL_TIM_PWM_Start_DMA+0x320>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	681a      	ldr	r2, [r3, #0]
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f042 0201 	orr.w	r2, r2, #1
 8003656:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8003658:	7dfb      	ldrb	r3, [r7, #23]
}
 800365a:	4618      	mov	r0, r3
 800365c:	3718      	adds	r7, #24
 800365e:	46bd      	mov	sp, r7
 8003660:	bd80      	pop	{r7, pc}
 8003662:	bf00      	nop
 8003664:	08003a57 	.word	0x08003a57
 8003668:	08003aff 	.word	0x08003aff
 800366c:	080039c5 	.word	0x080039c5
 8003670:	40012c00 	.word	0x40012c00
 8003674:	40000400 	.word	0x40000400
 8003678:	40000800 	.word	0x40000800

0800367c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b086      	sub	sp, #24
 8003680:	af00      	add	r7, sp, #0
 8003682:	60f8      	str	r0, [r7, #12]
 8003684:	60b9      	str	r1, [r7, #8]
 8003686:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003688:	2300      	movs	r3, #0
 800368a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003692:	2b01      	cmp	r3, #1
 8003694:	d101      	bne.n	800369a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003696:	2302      	movs	r3, #2
 8003698:	e0ae      	b.n	80037f8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	2201      	movs	r2, #1
 800369e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	2b0c      	cmp	r3, #12
 80036a6:	f200 809f 	bhi.w	80037e8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80036aa:	a201      	add	r2, pc, #4	@ (adr r2, 80036b0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80036ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036b0:	080036e5 	.word	0x080036e5
 80036b4:	080037e9 	.word	0x080037e9
 80036b8:	080037e9 	.word	0x080037e9
 80036bc:	080037e9 	.word	0x080037e9
 80036c0:	08003725 	.word	0x08003725
 80036c4:	080037e9 	.word	0x080037e9
 80036c8:	080037e9 	.word	0x080037e9
 80036cc:	080037e9 	.word	0x080037e9
 80036d0:	08003767 	.word	0x08003767
 80036d4:	080037e9 	.word	0x080037e9
 80036d8:	080037e9 	.word	0x080037e9
 80036dc:	080037e9 	.word	0x080037e9
 80036e0:	080037a7 	.word	0x080037a7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	68b9      	ldr	r1, [r7, #8]
 80036ea:	4618      	mov	r0, r3
 80036ec:	f000 faaa 	bl	8003c44 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	699a      	ldr	r2, [r3, #24]
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f042 0208 	orr.w	r2, r2, #8
 80036fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	699a      	ldr	r2, [r3, #24]
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f022 0204 	bic.w	r2, r2, #4
 800370e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	6999      	ldr	r1, [r3, #24]
 8003716:	68bb      	ldr	r3, [r7, #8]
 8003718:	691a      	ldr	r2, [r3, #16]
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	430a      	orrs	r2, r1
 8003720:	619a      	str	r2, [r3, #24]
      break;
 8003722:	e064      	b.n	80037ee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	68b9      	ldr	r1, [r7, #8]
 800372a:	4618      	mov	r0, r3
 800372c:	f000 faf0 	bl	8003d10 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	699a      	ldr	r2, [r3, #24]
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800373e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	699a      	ldr	r2, [r3, #24]
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800374e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	6999      	ldr	r1, [r3, #24]
 8003756:	68bb      	ldr	r3, [r7, #8]
 8003758:	691b      	ldr	r3, [r3, #16]
 800375a:	021a      	lsls	r2, r3, #8
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	430a      	orrs	r2, r1
 8003762:	619a      	str	r2, [r3, #24]
      break;
 8003764:	e043      	b.n	80037ee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	68b9      	ldr	r1, [r7, #8]
 800376c:	4618      	mov	r0, r3
 800376e:	f000 fb39 	bl	8003de4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	69da      	ldr	r2, [r3, #28]
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f042 0208 	orr.w	r2, r2, #8
 8003780:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	69da      	ldr	r2, [r3, #28]
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f022 0204 	bic.w	r2, r2, #4
 8003790:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	69d9      	ldr	r1, [r3, #28]
 8003798:	68bb      	ldr	r3, [r7, #8]
 800379a:	691a      	ldr	r2, [r3, #16]
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	430a      	orrs	r2, r1
 80037a2:	61da      	str	r2, [r3, #28]
      break;
 80037a4:	e023      	b.n	80037ee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	68b9      	ldr	r1, [r7, #8]
 80037ac:	4618      	mov	r0, r3
 80037ae:	f000 fb83 	bl	8003eb8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	69da      	ldr	r2, [r3, #28]
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80037c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	69da      	ldr	r2, [r3, #28]
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	69d9      	ldr	r1, [r3, #28]
 80037d8:	68bb      	ldr	r3, [r7, #8]
 80037da:	691b      	ldr	r3, [r3, #16]
 80037dc:	021a      	lsls	r2, r3, #8
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	430a      	orrs	r2, r1
 80037e4:	61da      	str	r2, [r3, #28]
      break;
 80037e6:	e002      	b.n	80037ee <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80037e8:	2301      	movs	r3, #1
 80037ea:	75fb      	strb	r3, [r7, #23]
      break;
 80037ec:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	2200      	movs	r2, #0
 80037f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80037f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80037f8:	4618      	mov	r0, r3
 80037fa:	3718      	adds	r7, #24
 80037fc:	46bd      	mov	sp, r7
 80037fe:	bd80      	pop	{r7, pc}

08003800 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b084      	sub	sp, #16
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
 8003808:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800380a:	2300      	movs	r3, #0
 800380c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003814:	2b01      	cmp	r3, #1
 8003816:	d101      	bne.n	800381c <HAL_TIM_ConfigClockSource+0x1c>
 8003818:	2302      	movs	r3, #2
 800381a:	e0b4      	b.n	8003986 <HAL_TIM_ConfigClockSource+0x186>
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2201      	movs	r2, #1
 8003820:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2202      	movs	r2, #2
 8003828:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	689b      	ldr	r3, [r3, #8]
 8003832:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003834:	68bb      	ldr	r3, [r7, #8]
 8003836:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800383a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800383c:	68bb      	ldr	r3, [r7, #8]
 800383e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003842:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	68ba      	ldr	r2, [r7, #8]
 800384a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003854:	d03e      	beq.n	80038d4 <HAL_TIM_ConfigClockSource+0xd4>
 8003856:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800385a:	f200 8087 	bhi.w	800396c <HAL_TIM_ConfigClockSource+0x16c>
 800385e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003862:	f000 8086 	beq.w	8003972 <HAL_TIM_ConfigClockSource+0x172>
 8003866:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800386a:	d87f      	bhi.n	800396c <HAL_TIM_ConfigClockSource+0x16c>
 800386c:	2b70      	cmp	r3, #112	@ 0x70
 800386e:	d01a      	beq.n	80038a6 <HAL_TIM_ConfigClockSource+0xa6>
 8003870:	2b70      	cmp	r3, #112	@ 0x70
 8003872:	d87b      	bhi.n	800396c <HAL_TIM_ConfigClockSource+0x16c>
 8003874:	2b60      	cmp	r3, #96	@ 0x60
 8003876:	d050      	beq.n	800391a <HAL_TIM_ConfigClockSource+0x11a>
 8003878:	2b60      	cmp	r3, #96	@ 0x60
 800387a:	d877      	bhi.n	800396c <HAL_TIM_ConfigClockSource+0x16c>
 800387c:	2b50      	cmp	r3, #80	@ 0x50
 800387e:	d03c      	beq.n	80038fa <HAL_TIM_ConfigClockSource+0xfa>
 8003880:	2b50      	cmp	r3, #80	@ 0x50
 8003882:	d873      	bhi.n	800396c <HAL_TIM_ConfigClockSource+0x16c>
 8003884:	2b40      	cmp	r3, #64	@ 0x40
 8003886:	d058      	beq.n	800393a <HAL_TIM_ConfigClockSource+0x13a>
 8003888:	2b40      	cmp	r3, #64	@ 0x40
 800388a:	d86f      	bhi.n	800396c <HAL_TIM_ConfigClockSource+0x16c>
 800388c:	2b30      	cmp	r3, #48	@ 0x30
 800388e:	d064      	beq.n	800395a <HAL_TIM_ConfigClockSource+0x15a>
 8003890:	2b30      	cmp	r3, #48	@ 0x30
 8003892:	d86b      	bhi.n	800396c <HAL_TIM_ConfigClockSource+0x16c>
 8003894:	2b20      	cmp	r3, #32
 8003896:	d060      	beq.n	800395a <HAL_TIM_ConfigClockSource+0x15a>
 8003898:	2b20      	cmp	r3, #32
 800389a:	d867      	bhi.n	800396c <HAL_TIM_ConfigClockSource+0x16c>
 800389c:	2b00      	cmp	r3, #0
 800389e:	d05c      	beq.n	800395a <HAL_TIM_ConfigClockSource+0x15a>
 80038a0:	2b10      	cmp	r3, #16
 80038a2:	d05a      	beq.n	800395a <HAL_TIM_ConfigClockSource+0x15a>
 80038a4:	e062      	b.n	800396c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80038b6:	f000 fbc4 	bl	8004042 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	689b      	ldr	r3, [r3, #8]
 80038c0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80038c2:	68bb      	ldr	r3, [r7, #8]
 80038c4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80038c8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	68ba      	ldr	r2, [r7, #8]
 80038d0:	609a      	str	r2, [r3, #8]
      break;
 80038d2:	e04f      	b.n	8003974 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80038e4:	f000 fbad 	bl	8004042 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	689a      	ldr	r2, [r3, #8]
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80038f6:	609a      	str	r2, [r3, #8]
      break;
 80038f8:	e03c      	b.n	8003974 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003906:	461a      	mov	r2, r3
 8003908:	f000 fb24 	bl	8003f54 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	2150      	movs	r1, #80	@ 0x50
 8003912:	4618      	mov	r0, r3
 8003914:	f000 fb7b 	bl	800400e <TIM_ITRx_SetConfig>
      break;
 8003918:	e02c      	b.n	8003974 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003926:	461a      	mov	r2, r3
 8003928:	f000 fb42 	bl	8003fb0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	2160      	movs	r1, #96	@ 0x60
 8003932:	4618      	mov	r0, r3
 8003934:	f000 fb6b 	bl	800400e <TIM_ITRx_SetConfig>
      break;
 8003938:	e01c      	b.n	8003974 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003946:	461a      	mov	r2, r3
 8003948:	f000 fb04 	bl	8003f54 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	2140      	movs	r1, #64	@ 0x40
 8003952:	4618      	mov	r0, r3
 8003954:	f000 fb5b 	bl	800400e <TIM_ITRx_SetConfig>
      break;
 8003958:	e00c      	b.n	8003974 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681a      	ldr	r2, [r3, #0]
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	4619      	mov	r1, r3
 8003964:	4610      	mov	r0, r2
 8003966:	f000 fb52 	bl	800400e <TIM_ITRx_SetConfig>
      break;
 800396a:	e003      	b.n	8003974 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800396c:	2301      	movs	r3, #1
 800396e:	73fb      	strb	r3, [r7, #15]
      break;
 8003970:	e000      	b.n	8003974 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003972:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2201      	movs	r2, #1
 8003978:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2200      	movs	r2, #0
 8003980:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003984:	7bfb      	ldrb	r3, [r7, #15]
}
 8003986:	4618      	mov	r0, r3
 8003988:	3710      	adds	r7, #16
 800398a:	46bd      	mov	sp, r7
 800398c:	bd80      	pop	{r7, pc}

0800398e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800398e:	b480      	push	{r7}
 8003990:	b083      	sub	sp, #12
 8003992:	af00      	add	r7, sp, #0
 8003994:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003996:	bf00      	nop
 8003998:	370c      	adds	r7, #12
 800399a:	46bd      	mov	sp, r7
 800399c:	bc80      	pop	{r7}
 800399e:	4770      	bx	lr

080039a0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80039a0:	b480      	push	{r7}
 80039a2:	b083      	sub	sp, #12
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 80039a8:	bf00      	nop
 80039aa:	370c      	adds	r7, #12
 80039ac:	46bd      	mov	sp, r7
 80039ae:	bc80      	pop	{r7}
 80039b0:	4770      	bx	lr

080039b2 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80039b2:	b480      	push	{r7}
 80039b4:	b083      	sub	sp, #12
 80039b6:	af00      	add	r7, sp, #0
 80039b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80039ba:	bf00      	nop
 80039bc:	370c      	adds	r7, #12
 80039be:	46bd      	mov	sp, r7
 80039c0:	bc80      	pop	{r7}
 80039c2:	4770      	bx	lr

080039c4 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b084      	sub	sp, #16
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039d0:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039d6:	687a      	ldr	r2, [r7, #4]
 80039d8:	429a      	cmp	r2, r3
 80039da:	d107      	bne.n	80039ec <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	2201      	movs	r2, #1
 80039e0:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	2201      	movs	r2, #1
 80039e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80039ea:	e02a      	b.n	8003a42 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039f0:	687a      	ldr	r2, [r7, #4]
 80039f2:	429a      	cmp	r2, r3
 80039f4:	d107      	bne.n	8003a06 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	2202      	movs	r2, #2
 80039fa:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	2201      	movs	r2, #1
 8003a00:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003a04:	e01d      	b.n	8003a42 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a0a:	687a      	ldr	r2, [r7, #4]
 8003a0c:	429a      	cmp	r2, r3
 8003a0e:	d107      	bne.n	8003a20 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	2204      	movs	r2, #4
 8003a14:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	2201      	movs	r2, #1
 8003a1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003a1e:	e010      	b.n	8003a42 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a24:	687a      	ldr	r2, [r7, #4]
 8003a26:	429a      	cmp	r2, r3
 8003a28:	d107      	bne.n	8003a3a <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	2208      	movs	r2, #8
 8003a2e:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	2201      	movs	r2, #1
 8003a34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003a38:	e003      	b.n	8003a42 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	2201      	movs	r2, #1
 8003a3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8003a42:	68f8      	ldr	r0, [r7, #12]
 8003a44:	f7ff ffb5 	bl	80039b2 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	771a      	strb	r2, [r3, #28]
}
 8003a4e:	bf00      	nop
 8003a50:	3710      	adds	r7, #16
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bd80      	pop	{r7, pc}

08003a56 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8003a56:	b580      	push	{r7, lr}
 8003a58:	b084      	sub	sp, #16
 8003a5a:	af00      	add	r7, sp, #0
 8003a5c:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a62:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a68:	687a      	ldr	r2, [r7, #4]
 8003a6a:	429a      	cmp	r2, r3
 8003a6c:	d10b      	bne.n	8003a86 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	2201      	movs	r2, #1
 8003a72:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	699b      	ldr	r3, [r3, #24]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d136      	bne.n	8003aea <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	2201      	movs	r2, #1
 8003a80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003a84:	e031      	b.n	8003aea <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a8a:	687a      	ldr	r2, [r7, #4]
 8003a8c:	429a      	cmp	r2, r3
 8003a8e:	d10b      	bne.n	8003aa8 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2202      	movs	r2, #2
 8003a94:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	699b      	ldr	r3, [r3, #24]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d125      	bne.n	8003aea <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	2201      	movs	r2, #1
 8003aa2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003aa6:	e020      	b.n	8003aea <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aac:	687a      	ldr	r2, [r7, #4]
 8003aae:	429a      	cmp	r2, r3
 8003ab0:	d10b      	bne.n	8003aca <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	2204      	movs	r2, #4
 8003ab6:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	699b      	ldr	r3, [r3, #24]
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d114      	bne.n	8003aea <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	2201      	movs	r2, #1
 8003ac4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003ac8:	e00f      	b.n	8003aea <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ace:	687a      	ldr	r2, [r7, #4]
 8003ad0:	429a      	cmp	r2, r3
 8003ad2:	d10a      	bne.n	8003aea <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	2208      	movs	r2, #8
 8003ad8:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	699b      	ldr	r3, [r3, #24]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d103      	bne.n	8003aea <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	2201      	movs	r2, #1
 8003ae6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003aea:	68f8      	ldr	r0, [r7, #12]
 8003aec:	f7ff ff4f 	bl	800398e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	2200      	movs	r2, #0
 8003af4:	771a      	strb	r2, [r3, #28]
}
 8003af6:	bf00      	nop
 8003af8:	3710      	adds	r7, #16
 8003afa:	46bd      	mov	sp, r7
 8003afc:	bd80      	pop	{r7, pc}

08003afe <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003afe:	b580      	push	{r7, lr}
 8003b00:	b084      	sub	sp, #16
 8003b02:	af00      	add	r7, sp, #0
 8003b04:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b0a:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b10:	687a      	ldr	r2, [r7, #4]
 8003b12:	429a      	cmp	r2, r3
 8003b14:	d103      	bne.n	8003b1e <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	2201      	movs	r2, #1
 8003b1a:	771a      	strb	r2, [r3, #28]
 8003b1c:	e019      	b.n	8003b52 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b22:	687a      	ldr	r2, [r7, #4]
 8003b24:	429a      	cmp	r2, r3
 8003b26:	d103      	bne.n	8003b30 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	2202      	movs	r2, #2
 8003b2c:	771a      	strb	r2, [r3, #28]
 8003b2e:	e010      	b.n	8003b52 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b34:	687a      	ldr	r2, [r7, #4]
 8003b36:	429a      	cmp	r2, r3
 8003b38:	d103      	bne.n	8003b42 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	2204      	movs	r2, #4
 8003b3e:	771a      	strb	r2, [r3, #28]
 8003b40:	e007      	b.n	8003b52 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b46:	687a      	ldr	r2, [r7, #4]
 8003b48:	429a      	cmp	r2, r3
 8003b4a:	d102      	bne.n	8003b52 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	2208      	movs	r2, #8
 8003b50:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8003b52:	68f8      	ldr	r0, [r7, #12]
 8003b54:	f7ff ff24 	bl	80039a0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	771a      	strb	r2, [r3, #28]
}
 8003b5e:	bf00      	nop
 8003b60:	3710      	adds	r7, #16
 8003b62:	46bd      	mov	sp, r7
 8003b64:	bd80      	pop	{r7, pc}
	...

08003b68 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	b085      	sub	sp, #20
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
 8003b70:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	4a2f      	ldr	r2, [pc, #188]	@ (8003c38 <TIM_Base_SetConfig+0xd0>)
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d00b      	beq.n	8003b98 <TIM_Base_SetConfig+0x30>
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b86:	d007      	beq.n	8003b98 <TIM_Base_SetConfig+0x30>
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	4a2c      	ldr	r2, [pc, #176]	@ (8003c3c <TIM_Base_SetConfig+0xd4>)
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d003      	beq.n	8003b98 <TIM_Base_SetConfig+0x30>
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	4a2b      	ldr	r2, [pc, #172]	@ (8003c40 <TIM_Base_SetConfig+0xd8>)
 8003b94:	4293      	cmp	r3, r2
 8003b96:	d108      	bne.n	8003baa <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b9e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	68fa      	ldr	r2, [r7, #12]
 8003ba6:	4313      	orrs	r3, r2
 8003ba8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	4a22      	ldr	r2, [pc, #136]	@ (8003c38 <TIM_Base_SetConfig+0xd0>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d00b      	beq.n	8003bca <TIM_Base_SetConfig+0x62>
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003bb8:	d007      	beq.n	8003bca <TIM_Base_SetConfig+0x62>
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	4a1f      	ldr	r2, [pc, #124]	@ (8003c3c <TIM_Base_SetConfig+0xd4>)
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d003      	beq.n	8003bca <TIM_Base_SetConfig+0x62>
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	4a1e      	ldr	r2, [pc, #120]	@ (8003c40 <TIM_Base_SetConfig+0xd8>)
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	d108      	bne.n	8003bdc <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003bd0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	68db      	ldr	r3, [r3, #12]
 8003bd6:	68fa      	ldr	r2, [r7, #12]
 8003bd8:	4313      	orrs	r3, r2
 8003bda:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003be2:	683b      	ldr	r3, [r7, #0]
 8003be4:	695b      	ldr	r3, [r3, #20]
 8003be6:	4313      	orrs	r3, r2
 8003be8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	68fa      	ldr	r2, [r7, #12]
 8003bee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	689a      	ldr	r2, [r3, #8]
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	681a      	ldr	r2, [r3, #0]
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	4a0d      	ldr	r2, [pc, #52]	@ (8003c38 <TIM_Base_SetConfig+0xd0>)
 8003c04:	4293      	cmp	r3, r2
 8003c06:	d103      	bne.n	8003c10 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	691a      	ldr	r2, [r3, #16]
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2201      	movs	r2, #1
 8003c14:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	691b      	ldr	r3, [r3, #16]
 8003c1a:	f003 0301 	and.w	r3, r3, #1
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d005      	beq.n	8003c2e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	691b      	ldr	r3, [r3, #16]
 8003c26:	f023 0201 	bic.w	r2, r3, #1
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	611a      	str	r2, [r3, #16]
  }
}
 8003c2e:	bf00      	nop
 8003c30:	3714      	adds	r7, #20
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bc80      	pop	{r7}
 8003c36:	4770      	bx	lr
 8003c38:	40012c00 	.word	0x40012c00
 8003c3c:	40000400 	.word	0x40000400
 8003c40:	40000800 	.word	0x40000800

08003c44 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003c44:	b480      	push	{r7}
 8003c46:	b087      	sub	sp, #28
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
 8003c4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6a1b      	ldr	r3, [r3, #32]
 8003c52:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6a1b      	ldr	r3, [r3, #32]
 8003c58:	f023 0201 	bic.w	r2, r3, #1
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	699b      	ldr	r3, [r3, #24]
 8003c6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	f023 0303 	bic.w	r3, r3, #3
 8003c7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	68fa      	ldr	r2, [r7, #12]
 8003c82:	4313      	orrs	r3, r2
 8003c84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003c86:	697b      	ldr	r3, [r7, #20]
 8003c88:	f023 0302 	bic.w	r3, r3, #2
 8003c8c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003c8e:	683b      	ldr	r3, [r7, #0]
 8003c90:	689b      	ldr	r3, [r3, #8]
 8003c92:	697a      	ldr	r2, [r7, #20]
 8003c94:	4313      	orrs	r3, r2
 8003c96:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	4a1c      	ldr	r2, [pc, #112]	@ (8003d0c <TIM_OC1_SetConfig+0xc8>)
 8003c9c:	4293      	cmp	r3, r2
 8003c9e:	d10c      	bne.n	8003cba <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003ca0:	697b      	ldr	r3, [r7, #20]
 8003ca2:	f023 0308 	bic.w	r3, r3, #8
 8003ca6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	68db      	ldr	r3, [r3, #12]
 8003cac:	697a      	ldr	r2, [r7, #20]
 8003cae:	4313      	orrs	r3, r2
 8003cb0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003cb2:	697b      	ldr	r3, [r7, #20]
 8003cb4:	f023 0304 	bic.w	r3, r3, #4
 8003cb8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	4a13      	ldr	r2, [pc, #76]	@ (8003d0c <TIM_OC1_SetConfig+0xc8>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d111      	bne.n	8003ce6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003cc2:	693b      	ldr	r3, [r7, #16]
 8003cc4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003cc8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003cca:	693b      	ldr	r3, [r7, #16]
 8003ccc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003cd0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	695b      	ldr	r3, [r3, #20]
 8003cd6:	693a      	ldr	r2, [r7, #16]
 8003cd8:	4313      	orrs	r3, r2
 8003cda:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	699b      	ldr	r3, [r3, #24]
 8003ce0:	693a      	ldr	r2, [r7, #16]
 8003ce2:	4313      	orrs	r3, r2
 8003ce4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	693a      	ldr	r2, [r7, #16]
 8003cea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	68fa      	ldr	r2, [r7, #12]
 8003cf0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003cf2:	683b      	ldr	r3, [r7, #0]
 8003cf4:	685a      	ldr	r2, [r3, #4]
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	697a      	ldr	r2, [r7, #20]
 8003cfe:	621a      	str	r2, [r3, #32]
}
 8003d00:	bf00      	nop
 8003d02:	371c      	adds	r7, #28
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bc80      	pop	{r7}
 8003d08:	4770      	bx	lr
 8003d0a:	bf00      	nop
 8003d0c:	40012c00 	.word	0x40012c00

08003d10 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003d10:	b480      	push	{r7}
 8003d12:	b087      	sub	sp, #28
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
 8003d18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6a1b      	ldr	r3, [r3, #32]
 8003d1e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6a1b      	ldr	r3, [r3, #32]
 8003d24:	f023 0210 	bic.w	r2, r3, #16
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	685b      	ldr	r3, [r3, #4]
 8003d30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	699b      	ldr	r3, [r3, #24]
 8003d36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003d3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d46:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	021b      	lsls	r3, r3, #8
 8003d4e:	68fa      	ldr	r2, [r7, #12]
 8003d50:	4313      	orrs	r3, r2
 8003d52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003d54:	697b      	ldr	r3, [r7, #20]
 8003d56:	f023 0320 	bic.w	r3, r3, #32
 8003d5a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	689b      	ldr	r3, [r3, #8]
 8003d60:	011b      	lsls	r3, r3, #4
 8003d62:	697a      	ldr	r2, [r7, #20]
 8003d64:	4313      	orrs	r3, r2
 8003d66:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	4a1d      	ldr	r2, [pc, #116]	@ (8003de0 <TIM_OC2_SetConfig+0xd0>)
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d10d      	bne.n	8003d8c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003d70:	697b      	ldr	r3, [r7, #20]
 8003d72:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003d76:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	68db      	ldr	r3, [r3, #12]
 8003d7c:	011b      	lsls	r3, r3, #4
 8003d7e:	697a      	ldr	r2, [r7, #20]
 8003d80:	4313      	orrs	r3, r2
 8003d82:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003d84:	697b      	ldr	r3, [r7, #20]
 8003d86:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003d8a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	4a14      	ldr	r2, [pc, #80]	@ (8003de0 <TIM_OC2_SetConfig+0xd0>)
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d113      	bne.n	8003dbc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003d94:	693b      	ldr	r3, [r7, #16]
 8003d96:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003d9a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003d9c:	693b      	ldr	r3, [r7, #16]
 8003d9e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003da2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	695b      	ldr	r3, [r3, #20]
 8003da8:	009b      	lsls	r3, r3, #2
 8003daa:	693a      	ldr	r2, [r7, #16]
 8003dac:	4313      	orrs	r3, r2
 8003dae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	699b      	ldr	r3, [r3, #24]
 8003db4:	009b      	lsls	r3, r3, #2
 8003db6:	693a      	ldr	r2, [r7, #16]
 8003db8:	4313      	orrs	r3, r2
 8003dba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	693a      	ldr	r2, [r7, #16]
 8003dc0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	68fa      	ldr	r2, [r7, #12]
 8003dc6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	685a      	ldr	r2, [r3, #4]
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	697a      	ldr	r2, [r7, #20]
 8003dd4:	621a      	str	r2, [r3, #32]
}
 8003dd6:	bf00      	nop
 8003dd8:	371c      	adds	r7, #28
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	bc80      	pop	{r7}
 8003dde:	4770      	bx	lr
 8003de0:	40012c00 	.word	0x40012c00

08003de4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003de4:	b480      	push	{r7}
 8003de6:	b087      	sub	sp, #28
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
 8003dec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6a1b      	ldr	r3, [r3, #32]
 8003df2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6a1b      	ldr	r3, [r3, #32]
 8003df8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	685b      	ldr	r3, [r3, #4]
 8003e04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	69db      	ldr	r3, [r3, #28]
 8003e0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	f023 0303 	bic.w	r3, r3, #3
 8003e1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003e1c:	683b      	ldr	r3, [r7, #0]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	68fa      	ldr	r2, [r7, #12]
 8003e22:	4313      	orrs	r3, r2
 8003e24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003e26:	697b      	ldr	r3, [r7, #20]
 8003e28:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003e2c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	689b      	ldr	r3, [r3, #8]
 8003e32:	021b      	lsls	r3, r3, #8
 8003e34:	697a      	ldr	r2, [r7, #20]
 8003e36:	4313      	orrs	r3, r2
 8003e38:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	4a1d      	ldr	r2, [pc, #116]	@ (8003eb4 <TIM_OC3_SetConfig+0xd0>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d10d      	bne.n	8003e5e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003e42:	697b      	ldr	r3, [r7, #20]
 8003e44:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003e48:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003e4a:	683b      	ldr	r3, [r7, #0]
 8003e4c:	68db      	ldr	r3, [r3, #12]
 8003e4e:	021b      	lsls	r3, r3, #8
 8003e50:	697a      	ldr	r2, [r7, #20]
 8003e52:	4313      	orrs	r3, r2
 8003e54:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003e56:	697b      	ldr	r3, [r7, #20]
 8003e58:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003e5c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	4a14      	ldr	r2, [pc, #80]	@ (8003eb4 <TIM_OC3_SetConfig+0xd0>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d113      	bne.n	8003e8e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003e66:	693b      	ldr	r3, [r7, #16]
 8003e68:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003e6c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003e6e:	693b      	ldr	r3, [r7, #16]
 8003e70:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003e74:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	695b      	ldr	r3, [r3, #20]
 8003e7a:	011b      	lsls	r3, r3, #4
 8003e7c:	693a      	ldr	r2, [r7, #16]
 8003e7e:	4313      	orrs	r3, r2
 8003e80:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	699b      	ldr	r3, [r3, #24]
 8003e86:	011b      	lsls	r3, r3, #4
 8003e88:	693a      	ldr	r2, [r7, #16]
 8003e8a:	4313      	orrs	r3, r2
 8003e8c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	693a      	ldr	r2, [r7, #16]
 8003e92:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	68fa      	ldr	r2, [r7, #12]
 8003e98:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	685a      	ldr	r2, [r3, #4]
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	697a      	ldr	r2, [r7, #20]
 8003ea6:	621a      	str	r2, [r3, #32]
}
 8003ea8:	bf00      	nop
 8003eaa:	371c      	adds	r7, #28
 8003eac:	46bd      	mov	sp, r7
 8003eae:	bc80      	pop	{r7}
 8003eb0:	4770      	bx	lr
 8003eb2:	bf00      	nop
 8003eb4:	40012c00 	.word	0x40012c00

08003eb8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	b087      	sub	sp, #28
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
 8003ec0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6a1b      	ldr	r3, [r3, #32]
 8003ec6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6a1b      	ldr	r3, [r3, #32]
 8003ecc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	69db      	ldr	r3, [r3, #28]
 8003ede:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003ee6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003eee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	021b      	lsls	r3, r3, #8
 8003ef6:	68fa      	ldr	r2, [r7, #12]
 8003ef8:	4313      	orrs	r3, r2
 8003efa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003efc:	693b      	ldr	r3, [r7, #16]
 8003efe:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003f02:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	689b      	ldr	r3, [r3, #8]
 8003f08:	031b      	lsls	r3, r3, #12
 8003f0a:	693a      	ldr	r2, [r7, #16]
 8003f0c:	4313      	orrs	r3, r2
 8003f0e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	4a0f      	ldr	r2, [pc, #60]	@ (8003f50 <TIM_OC4_SetConfig+0x98>)
 8003f14:	4293      	cmp	r3, r2
 8003f16:	d109      	bne.n	8003f2c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003f18:	697b      	ldr	r3, [r7, #20]
 8003f1a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003f1e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	695b      	ldr	r3, [r3, #20]
 8003f24:	019b      	lsls	r3, r3, #6
 8003f26:	697a      	ldr	r2, [r7, #20]
 8003f28:	4313      	orrs	r3, r2
 8003f2a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	697a      	ldr	r2, [r7, #20]
 8003f30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	68fa      	ldr	r2, [r7, #12]
 8003f36:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	685a      	ldr	r2, [r3, #4]
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	693a      	ldr	r2, [r7, #16]
 8003f44:	621a      	str	r2, [r3, #32]
}
 8003f46:	bf00      	nop
 8003f48:	371c      	adds	r7, #28
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	bc80      	pop	{r7}
 8003f4e:	4770      	bx	lr
 8003f50:	40012c00 	.word	0x40012c00

08003f54 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003f54:	b480      	push	{r7}
 8003f56:	b087      	sub	sp, #28
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	60f8      	str	r0, [r7, #12]
 8003f5c:	60b9      	str	r1, [r7, #8]
 8003f5e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	6a1b      	ldr	r3, [r3, #32]
 8003f64:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	6a1b      	ldr	r3, [r3, #32]
 8003f6a:	f023 0201 	bic.w	r2, r3, #1
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	699b      	ldr	r3, [r3, #24]
 8003f76:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003f78:	693b      	ldr	r3, [r7, #16]
 8003f7a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003f7e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	011b      	lsls	r3, r3, #4
 8003f84:	693a      	ldr	r2, [r7, #16]
 8003f86:	4313      	orrs	r3, r2
 8003f88:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003f8a:	697b      	ldr	r3, [r7, #20]
 8003f8c:	f023 030a 	bic.w	r3, r3, #10
 8003f90:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003f92:	697a      	ldr	r2, [r7, #20]
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	4313      	orrs	r3, r2
 8003f98:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	693a      	ldr	r2, [r7, #16]
 8003f9e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	697a      	ldr	r2, [r7, #20]
 8003fa4:	621a      	str	r2, [r3, #32]
}
 8003fa6:	bf00      	nop
 8003fa8:	371c      	adds	r7, #28
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bc80      	pop	{r7}
 8003fae:	4770      	bx	lr

08003fb0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003fb0:	b480      	push	{r7}
 8003fb2:	b087      	sub	sp, #28
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	60f8      	str	r0, [r7, #12]
 8003fb8:	60b9      	str	r1, [r7, #8]
 8003fba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	6a1b      	ldr	r3, [r3, #32]
 8003fc0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	6a1b      	ldr	r3, [r3, #32]
 8003fc6:	f023 0210 	bic.w	r2, r3, #16
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	699b      	ldr	r3, [r3, #24]
 8003fd2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003fd4:	693b      	ldr	r3, [r7, #16]
 8003fd6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003fda:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	031b      	lsls	r3, r3, #12
 8003fe0:	693a      	ldr	r2, [r7, #16]
 8003fe2:	4313      	orrs	r3, r2
 8003fe4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003fe6:	697b      	ldr	r3, [r7, #20]
 8003fe8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003fec:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003fee:	68bb      	ldr	r3, [r7, #8]
 8003ff0:	011b      	lsls	r3, r3, #4
 8003ff2:	697a      	ldr	r2, [r7, #20]
 8003ff4:	4313      	orrs	r3, r2
 8003ff6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	693a      	ldr	r2, [r7, #16]
 8003ffc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	697a      	ldr	r2, [r7, #20]
 8004002:	621a      	str	r2, [r3, #32]
}
 8004004:	bf00      	nop
 8004006:	371c      	adds	r7, #28
 8004008:	46bd      	mov	sp, r7
 800400a:	bc80      	pop	{r7}
 800400c:	4770      	bx	lr

0800400e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800400e:	b480      	push	{r7}
 8004010:	b085      	sub	sp, #20
 8004012:	af00      	add	r7, sp, #0
 8004014:	6078      	str	r0, [r7, #4]
 8004016:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	689b      	ldr	r3, [r3, #8]
 800401c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004024:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004026:	683a      	ldr	r2, [r7, #0]
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	4313      	orrs	r3, r2
 800402c:	f043 0307 	orr.w	r3, r3, #7
 8004030:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	68fa      	ldr	r2, [r7, #12]
 8004036:	609a      	str	r2, [r3, #8]
}
 8004038:	bf00      	nop
 800403a:	3714      	adds	r7, #20
 800403c:	46bd      	mov	sp, r7
 800403e:	bc80      	pop	{r7}
 8004040:	4770      	bx	lr

08004042 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004042:	b480      	push	{r7}
 8004044:	b087      	sub	sp, #28
 8004046:	af00      	add	r7, sp, #0
 8004048:	60f8      	str	r0, [r7, #12]
 800404a:	60b9      	str	r1, [r7, #8]
 800404c:	607a      	str	r2, [r7, #4]
 800404e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	689b      	ldr	r3, [r3, #8]
 8004054:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004056:	697b      	ldr	r3, [r7, #20]
 8004058:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800405c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	021a      	lsls	r2, r3, #8
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	431a      	orrs	r2, r3
 8004066:	68bb      	ldr	r3, [r7, #8]
 8004068:	4313      	orrs	r3, r2
 800406a:	697a      	ldr	r2, [r7, #20]
 800406c:	4313      	orrs	r3, r2
 800406e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	697a      	ldr	r2, [r7, #20]
 8004074:	609a      	str	r2, [r3, #8]
}
 8004076:	bf00      	nop
 8004078:	371c      	adds	r7, #28
 800407a:	46bd      	mov	sp, r7
 800407c:	bc80      	pop	{r7}
 800407e:	4770      	bx	lr

08004080 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004080:	b480      	push	{r7}
 8004082:	b087      	sub	sp, #28
 8004084:	af00      	add	r7, sp, #0
 8004086:	60f8      	str	r0, [r7, #12]
 8004088:	60b9      	str	r1, [r7, #8]
 800408a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800408c:	68bb      	ldr	r3, [r7, #8]
 800408e:	f003 031f 	and.w	r3, r3, #31
 8004092:	2201      	movs	r2, #1
 8004094:	fa02 f303 	lsl.w	r3, r2, r3
 8004098:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	6a1a      	ldr	r2, [r3, #32]
 800409e:	697b      	ldr	r3, [r7, #20]
 80040a0:	43db      	mvns	r3, r3
 80040a2:	401a      	ands	r2, r3
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	6a1a      	ldr	r2, [r3, #32]
 80040ac:	68bb      	ldr	r3, [r7, #8]
 80040ae:	f003 031f 	and.w	r3, r3, #31
 80040b2:	6879      	ldr	r1, [r7, #4]
 80040b4:	fa01 f303 	lsl.w	r3, r1, r3
 80040b8:	431a      	orrs	r2, r3
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	621a      	str	r2, [r3, #32]
}
 80040be:	bf00      	nop
 80040c0:	371c      	adds	r7, #28
 80040c2:	46bd      	mov	sp, r7
 80040c4:	bc80      	pop	{r7}
 80040c6:	4770      	bx	lr

080040c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80040c8:	b480      	push	{r7}
 80040ca:	b085      	sub	sp, #20
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
 80040d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80040d8:	2b01      	cmp	r3, #1
 80040da:	d101      	bne.n	80040e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80040dc:	2302      	movs	r3, #2
 80040de:	e046      	b.n	800416e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2201      	movs	r2, #1
 80040e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2202      	movs	r2, #2
 80040ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	689b      	ldr	r3, [r3, #8]
 80040fe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004106:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	68fa      	ldr	r2, [r7, #12]
 800410e:	4313      	orrs	r3, r2
 8004110:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	68fa      	ldr	r2, [r7, #12]
 8004118:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	4a16      	ldr	r2, [pc, #88]	@ (8004178 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004120:	4293      	cmp	r3, r2
 8004122:	d00e      	beq.n	8004142 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800412c:	d009      	beq.n	8004142 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	4a12      	ldr	r2, [pc, #72]	@ (800417c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004134:	4293      	cmp	r3, r2
 8004136:	d004      	beq.n	8004142 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4a10      	ldr	r2, [pc, #64]	@ (8004180 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d10c      	bne.n	800415c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004142:	68bb      	ldr	r3, [r7, #8]
 8004144:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004148:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	685b      	ldr	r3, [r3, #4]
 800414e:	68ba      	ldr	r2, [r7, #8]
 8004150:	4313      	orrs	r3, r2
 8004152:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	68ba      	ldr	r2, [r7, #8]
 800415a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2201      	movs	r2, #1
 8004160:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2200      	movs	r2, #0
 8004168:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800416c:	2300      	movs	r3, #0
}
 800416e:	4618      	mov	r0, r3
 8004170:	3714      	adds	r7, #20
 8004172:	46bd      	mov	sp, r7
 8004174:	bc80      	pop	{r7}
 8004176:	4770      	bx	lr
 8004178:	40012c00 	.word	0x40012c00
 800417c:	40000400 	.word	0x40000400
 8004180:	40000800 	.word	0x40000800

08004184 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b082      	sub	sp, #8
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d101      	bne.n	8004196 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004192:	2301      	movs	r3, #1
 8004194:	e042      	b.n	800421c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800419c:	b2db      	uxtb	r3, r3
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d106      	bne.n	80041b0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	2200      	movs	r2, #0
 80041a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80041aa:	6878      	ldr	r0, [r7, #4]
 80041ac:	f7fd fbf4 	bl	8001998 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2224      	movs	r2, #36	@ 0x24
 80041b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	68da      	ldr	r2, [r3, #12]
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80041c6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80041c8:	6878      	ldr	r0, [r7, #4]
 80041ca:	f000 fdb7 	bl	8004d3c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	691a      	ldr	r2, [r3, #16]
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80041dc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	695a      	ldr	r2, [r3, #20]
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80041ec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	68da      	ldr	r2, [r3, #12]
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80041fc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2200      	movs	r2, #0
 8004202:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2220      	movs	r2, #32
 8004208:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2220      	movs	r2, #32
 8004210:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2200      	movs	r2, #0
 8004218:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800421a:	2300      	movs	r3, #0
}
 800421c:	4618      	mov	r0, r3
 800421e:	3708      	adds	r7, #8
 8004220:	46bd      	mov	sp, r7
 8004222:	bd80      	pop	{r7, pc}

08004224 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	b08a      	sub	sp, #40	@ 0x28
 8004228:	af02      	add	r7, sp, #8
 800422a:	60f8      	str	r0, [r7, #12]
 800422c:	60b9      	str	r1, [r7, #8]
 800422e:	603b      	str	r3, [r7, #0]
 8004230:	4613      	mov	r3, r2
 8004232:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004234:	2300      	movs	r3, #0
 8004236:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800423e:	b2db      	uxtb	r3, r3
 8004240:	2b20      	cmp	r3, #32
 8004242:	d175      	bne.n	8004330 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004244:	68bb      	ldr	r3, [r7, #8]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d002      	beq.n	8004250 <HAL_UART_Transmit+0x2c>
 800424a:	88fb      	ldrh	r3, [r7, #6]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d101      	bne.n	8004254 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004250:	2301      	movs	r3, #1
 8004252:	e06e      	b.n	8004332 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	2200      	movs	r2, #0
 8004258:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	2221      	movs	r2, #33	@ 0x21
 800425e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004262:	f7fd fce3 	bl	8001c2c <HAL_GetTick>
 8004266:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	88fa      	ldrh	r2, [r7, #6]
 800426c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	88fa      	ldrh	r2, [r7, #6]
 8004272:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	689b      	ldr	r3, [r3, #8]
 8004278:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800427c:	d108      	bne.n	8004290 <HAL_UART_Transmit+0x6c>
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	691b      	ldr	r3, [r3, #16]
 8004282:	2b00      	cmp	r3, #0
 8004284:	d104      	bne.n	8004290 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004286:	2300      	movs	r3, #0
 8004288:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800428a:	68bb      	ldr	r3, [r7, #8]
 800428c:	61bb      	str	r3, [r7, #24]
 800428e:	e003      	b.n	8004298 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004290:	68bb      	ldr	r3, [r7, #8]
 8004292:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004294:	2300      	movs	r3, #0
 8004296:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004298:	e02e      	b.n	80042f8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	9300      	str	r3, [sp, #0]
 800429e:	697b      	ldr	r3, [r7, #20]
 80042a0:	2200      	movs	r2, #0
 80042a2:	2180      	movs	r1, #128	@ 0x80
 80042a4:	68f8      	ldr	r0, [r7, #12]
 80042a6:	f000 fb1c 	bl	80048e2 <UART_WaitOnFlagUntilTimeout>
 80042aa:	4603      	mov	r3, r0
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d005      	beq.n	80042bc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	2220      	movs	r2, #32
 80042b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80042b8:	2303      	movs	r3, #3
 80042ba:	e03a      	b.n	8004332 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80042bc:	69fb      	ldr	r3, [r7, #28]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d10b      	bne.n	80042da <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80042c2:	69bb      	ldr	r3, [r7, #24]
 80042c4:	881b      	ldrh	r3, [r3, #0]
 80042c6:	461a      	mov	r2, r3
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80042d0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80042d2:	69bb      	ldr	r3, [r7, #24]
 80042d4:	3302      	adds	r3, #2
 80042d6:	61bb      	str	r3, [r7, #24]
 80042d8:	e007      	b.n	80042ea <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80042da:	69fb      	ldr	r3, [r7, #28]
 80042dc:	781a      	ldrb	r2, [r3, #0]
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80042e4:	69fb      	ldr	r3, [r7, #28]
 80042e6:	3301      	adds	r3, #1
 80042e8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80042ee:	b29b      	uxth	r3, r3
 80042f0:	3b01      	subs	r3, #1
 80042f2:	b29a      	uxth	r2, r3
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80042fc:	b29b      	uxth	r3, r3
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d1cb      	bne.n	800429a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	9300      	str	r3, [sp, #0]
 8004306:	697b      	ldr	r3, [r7, #20]
 8004308:	2200      	movs	r2, #0
 800430a:	2140      	movs	r1, #64	@ 0x40
 800430c:	68f8      	ldr	r0, [r7, #12]
 800430e:	f000 fae8 	bl	80048e2 <UART_WaitOnFlagUntilTimeout>
 8004312:	4603      	mov	r3, r0
 8004314:	2b00      	cmp	r3, #0
 8004316:	d005      	beq.n	8004324 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	2220      	movs	r2, #32
 800431c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004320:	2303      	movs	r3, #3
 8004322:	e006      	b.n	8004332 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	2220      	movs	r2, #32
 8004328:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800432c:	2300      	movs	r3, #0
 800432e:	e000      	b.n	8004332 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004330:	2302      	movs	r3, #2
  }
}
 8004332:	4618      	mov	r0, r3
 8004334:	3720      	adds	r7, #32
 8004336:	46bd      	mov	sp, r7
 8004338:	bd80      	pop	{r7, pc}

0800433a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800433a:	b580      	push	{r7, lr}
 800433c:	b084      	sub	sp, #16
 800433e:	af00      	add	r7, sp, #0
 8004340:	60f8      	str	r0, [r7, #12]
 8004342:	60b9      	str	r1, [r7, #8]
 8004344:	4613      	mov	r3, r2
 8004346:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800434e:	b2db      	uxtb	r3, r3
 8004350:	2b20      	cmp	r3, #32
 8004352:	d112      	bne.n	800437a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004354:	68bb      	ldr	r3, [r7, #8]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d002      	beq.n	8004360 <HAL_UART_Receive_IT+0x26>
 800435a:	88fb      	ldrh	r3, [r7, #6]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d101      	bne.n	8004364 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004360:	2301      	movs	r3, #1
 8004362:	e00b      	b.n	800437c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	2200      	movs	r2, #0
 8004368:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800436a:	88fb      	ldrh	r3, [r7, #6]
 800436c:	461a      	mov	r2, r3
 800436e:	68b9      	ldr	r1, [r7, #8]
 8004370:	68f8      	ldr	r0, [r7, #12]
 8004372:	f000 fb0f 	bl	8004994 <UART_Start_Receive_IT>
 8004376:	4603      	mov	r3, r0
 8004378:	e000      	b.n	800437c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800437a:	2302      	movs	r3, #2
  }
}
 800437c:	4618      	mov	r0, r3
 800437e:	3710      	adds	r7, #16
 8004380:	46bd      	mov	sp, r7
 8004382:	bd80      	pop	{r7, pc}

08004384 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b0ba      	sub	sp, #232	@ 0xe8
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	68db      	ldr	r3, [r3, #12]
 800439c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	695b      	ldr	r3, [r3, #20]
 80043a6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80043aa:	2300      	movs	r3, #0
 80043ac:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80043b0:	2300      	movs	r3, #0
 80043b2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80043b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80043ba:	f003 030f 	and.w	r3, r3, #15
 80043be:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80043c2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d10f      	bne.n	80043ea <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80043ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80043ce:	f003 0320 	and.w	r3, r3, #32
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d009      	beq.n	80043ea <HAL_UART_IRQHandler+0x66>
 80043d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80043da:	f003 0320 	and.w	r3, r3, #32
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d003      	beq.n	80043ea <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80043e2:	6878      	ldr	r0, [r7, #4]
 80043e4:	f000 fbec 	bl	8004bc0 <UART_Receive_IT>
      return;
 80043e8:	e25b      	b.n	80048a2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80043ea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	f000 80de 	beq.w	80045b0 <HAL_UART_IRQHandler+0x22c>
 80043f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80043f8:	f003 0301 	and.w	r3, r3, #1
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d106      	bne.n	800440e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004400:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004404:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004408:	2b00      	cmp	r3, #0
 800440a:	f000 80d1 	beq.w	80045b0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800440e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004412:	f003 0301 	and.w	r3, r3, #1
 8004416:	2b00      	cmp	r3, #0
 8004418:	d00b      	beq.n	8004432 <HAL_UART_IRQHandler+0xae>
 800441a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800441e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004422:	2b00      	cmp	r3, #0
 8004424:	d005      	beq.n	8004432 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800442a:	f043 0201 	orr.w	r2, r3, #1
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004432:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004436:	f003 0304 	and.w	r3, r3, #4
 800443a:	2b00      	cmp	r3, #0
 800443c:	d00b      	beq.n	8004456 <HAL_UART_IRQHandler+0xd2>
 800443e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004442:	f003 0301 	and.w	r3, r3, #1
 8004446:	2b00      	cmp	r3, #0
 8004448:	d005      	beq.n	8004456 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800444e:	f043 0202 	orr.w	r2, r3, #2
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004456:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800445a:	f003 0302 	and.w	r3, r3, #2
 800445e:	2b00      	cmp	r3, #0
 8004460:	d00b      	beq.n	800447a <HAL_UART_IRQHandler+0xf6>
 8004462:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004466:	f003 0301 	and.w	r3, r3, #1
 800446a:	2b00      	cmp	r3, #0
 800446c:	d005      	beq.n	800447a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004472:	f043 0204 	orr.w	r2, r3, #4
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800447a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800447e:	f003 0308 	and.w	r3, r3, #8
 8004482:	2b00      	cmp	r3, #0
 8004484:	d011      	beq.n	80044aa <HAL_UART_IRQHandler+0x126>
 8004486:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800448a:	f003 0320 	and.w	r3, r3, #32
 800448e:	2b00      	cmp	r3, #0
 8004490:	d105      	bne.n	800449e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004492:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004496:	f003 0301 	and.w	r3, r3, #1
 800449a:	2b00      	cmp	r3, #0
 800449c:	d005      	beq.n	80044aa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044a2:	f043 0208 	orr.w	r2, r3, #8
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	f000 81f2 	beq.w	8004898 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80044b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80044b8:	f003 0320 	and.w	r3, r3, #32
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d008      	beq.n	80044d2 <HAL_UART_IRQHandler+0x14e>
 80044c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80044c4:	f003 0320 	and.w	r3, r3, #32
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d002      	beq.n	80044d2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80044cc:	6878      	ldr	r0, [r7, #4]
 80044ce:	f000 fb77 	bl	8004bc0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	695b      	ldr	r3, [r3, #20]
 80044d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044dc:	2b00      	cmp	r3, #0
 80044de:	bf14      	ite	ne
 80044e0:	2301      	movne	r3, #1
 80044e2:	2300      	moveq	r3, #0
 80044e4:	b2db      	uxtb	r3, r3
 80044e6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044ee:	f003 0308 	and.w	r3, r3, #8
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d103      	bne.n	80044fe <HAL_UART_IRQHandler+0x17a>
 80044f6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d04f      	beq.n	800459e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80044fe:	6878      	ldr	r0, [r7, #4]
 8004500:	f000 fa81 	bl	8004a06 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	695b      	ldr	r3, [r3, #20]
 800450a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800450e:	2b00      	cmp	r3, #0
 8004510:	d041      	beq.n	8004596 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	3314      	adds	r3, #20
 8004518:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800451c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004520:	e853 3f00 	ldrex	r3, [r3]
 8004524:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004528:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800452c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004530:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	3314      	adds	r3, #20
 800453a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800453e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004542:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004546:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800454a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800454e:	e841 2300 	strex	r3, r2, [r1]
 8004552:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004556:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800455a:	2b00      	cmp	r3, #0
 800455c:	d1d9      	bne.n	8004512 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004562:	2b00      	cmp	r3, #0
 8004564:	d013      	beq.n	800458e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800456a:	4a7e      	ldr	r2, [pc, #504]	@ (8004764 <HAL_UART_IRQHandler+0x3e0>)
 800456c:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004572:	4618      	mov	r0, r3
 8004574:	f7fd fda6 	bl	80020c4 <HAL_DMA_Abort_IT>
 8004578:	4603      	mov	r3, r0
 800457a:	2b00      	cmp	r3, #0
 800457c:	d016      	beq.n	80045ac <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004582:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004584:	687a      	ldr	r2, [r7, #4]
 8004586:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004588:	4610      	mov	r0, r2
 800458a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800458c:	e00e      	b.n	80045ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800458e:	6878      	ldr	r0, [r7, #4]
 8004590:	f000 f993 	bl	80048ba <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004594:	e00a      	b.n	80045ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004596:	6878      	ldr	r0, [r7, #4]
 8004598:	f000 f98f 	bl	80048ba <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800459c:	e006      	b.n	80045ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800459e:	6878      	ldr	r0, [r7, #4]
 80045a0:	f000 f98b 	bl	80048ba <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2200      	movs	r2, #0
 80045a8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80045aa:	e175      	b.n	8004898 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045ac:	bf00      	nop
    return;
 80045ae:	e173      	b.n	8004898 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045b4:	2b01      	cmp	r3, #1
 80045b6:	f040 814f 	bne.w	8004858 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80045ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80045be:	f003 0310 	and.w	r3, r3, #16
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	f000 8148 	beq.w	8004858 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80045c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80045cc:	f003 0310 	and.w	r3, r3, #16
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	f000 8141 	beq.w	8004858 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80045d6:	2300      	movs	r3, #0
 80045d8:	60bb      	str	r3, [r7, #8]
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	60bb      	str	r3, [r7, #8]
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	60bb      	str	r3, [r7, #8]
 80045ea:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	695b      	ldr	r3, [r3, #20]
 80045f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	f000 80b6 	beq.w	8004768 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	685b      	ldr	r3, [r3, #4]
 8004604:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004608:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800460c:	2b00      	cmp	r3, #0
 800460e:	f000 8145 	beq.w	800489c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004616:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800461a:	429a      	cmp	r2, r3
 800461c:	f080 813e 	bcs.w	800489c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004626:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800462c:	699b      	ldr	r3, [r3, #24]
 800462e:	2b20      	cmp	r3, #32
 8004630:	f000 8088 	beq.w	8004744 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	330c      	adds	r3, #12
 800463a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800463e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004642:	e853 3f00 	ldrex	r3, [r3]
 8004646:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800464a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800464e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004652:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	330c      	adds	r3, #12
 800465c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004660:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004664:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004668:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800466c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004670:	e841 2300 	strex	r3, r2, [r1]
 8004674:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004678:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800467c:	2b00      	cmp	r3, #0
 800467e:	d1d9      	bne.n	8004634 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	3314      	adds	r3, #20
 8004686:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004688:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800468a:	e853 3f00 	ldrex	r3, [r3]
 800468e:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004690:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004692:	f023 0301 	bic.w	r3, r3, #1
 8004696:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	3314      	adds	r3, #20
 80046a0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80046a4:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80046a8:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046aa:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80046ac:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80046b0:	e841 2300 	strex	r3, r2, [r1]
 80046b4:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80046b6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d1e1      	bne.n	8004680 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	3314      	adds	r3, #20
 80046c2:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046c4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80046c6:	e853 3f00 	ldrex	r3, [r3]
 80046ca:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80046cc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80046ce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80046d2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	3314      	adds	r3, #20
 80046dc:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80046e0:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80046e2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046e4:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80046e6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80046e8:	e841 2300 	strex	r3, r2, [r1]
 80046ec:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80046ee:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d1e3      	bne.n	80046bc <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2220      	movs	r2, #32
 80046f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2200      	movs	r2, #0
 8004700:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	330c      	adds	r3, #12
 8004708:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800470a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800470c:	e853 3f00 	ldrex	r3, [r3]
 8004710:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004712:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004714:	f023 0310 	bic.w	r3, r3, #16
 8004718:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	330c      	adds	r3, #12
 8004722:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004726:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004728:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800472a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800472c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800472e:	e841 2300 	strex	r3, r2, [r1]
 8004732:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004734:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004736:	2b00      	cmp	r3, #0
 8004738:	d1e3      	bne.n	8004702 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800473e:	4618      	mov	r0, r3
 8004740:	f7fd fc84 	bl	800204c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2202      	movs	r2, #2
 8004748:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004752:	b29b      	uxth	r3, r3
 8004754:	1ad3      	subs	r3, r2, r3
 8004756:	b29b      	uxth	r3, r3
 8004758:	4619      	mov	r1, r3
 800475a:	6878      	ldr	r0, [r7, #4]
 800475c:	f000 f8b6 	bl	80048cc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004760:	e09c      	b.n	800489c <HAL_UART_IRQHandler+0x518>
 8004762:	bf00      	nop
 8004764:	08004acb 	.word	0x08004acb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004770:	b29b      	uxth	r3, r3
 8004772:	1ad3      	subs	r3, r2, r3
 8004774:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800477c:	b29b      	uxth	r3, r3
 800477e:	2b00      	cmp	r3, #0
 8004780:	f000 808e 	beq.w	80048a0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004784:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004788:	2b00      	cmp	r3, #0
 800478a:	f000 8089 	beq.w	80048a0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	330c      	adds	r3, #12
 8004794:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004796:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004798:	e853 3f00 	ldrex	r3, [r3]
 800479c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800479e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047a0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80047a4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	330c      	adds	r3, #12
 80047ae:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80047b2:	647a      	str	r2, [r7, #68]	@ 0x44
 80047b4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047b6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80047b8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80047ba:	e841 2300 	strex	r3, r2, [r1]
 80047be:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80047c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d1e3      	bne.n	800478e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	3314      	adds	r3, #20
 80047cc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047d0:	e853 3f00 	ldrex	r3, [r3]
 80047d4:	623b      	str	r3, [r7, #32]
   return(result);
 80047d6:	6a3b      	ldr	r3, [r7, #32]
 80047d8:	f023 0301 	bic.w	r3, r3, #1
 80047dc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	3314      	adds	r3, #20
 80047e6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80047ea:	633a      	str	r2, [r7, #48]	@ 0x30
 80047ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047ee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80047f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80047f2:	e841 2300 	strex	r3, r2, [r1]
 80047f6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80047f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d1e3      	bne.n	80047c6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2220      	movs	r2, #32
 8004802:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2200      	movs	r2, #0
 800480a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	330c      	adds	r3, #12
 8004812:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004814:	693b      	ldr	r3, [r7, #16]
 8004816:	e853 3f00 	ldrex	r3, [r3]
 800481a:	60fb      	str	r3, [r7, #12]
   return(result);
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	f023 0310 	bic.w	r3, r3, #16
 8004822:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	330c      	adds	r3, #12
 800482c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004830:	61fa      	str	r2, [r7, #28]
 8004832:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004834:	69b9      	ldr	r1, [r7, #24]
 8004836:	69fa      	ldr	r2, [r7, #28]
 8004838:	e841 2300 	strex	r3, r2, [r1]
 800483c:	617b      	str	r3, [r7, #20]
   return(result);
 800483e:	697b      	ldr	r3, [r7, #20]
 8004840:	2b00      	cmp	r3, #0
 8004842:	d1e3      	bne.n	800480c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2202      	movs	r2, #2
 8004848:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800484a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800484e:	4619      	mov	r1, r3
 8004850:	6878      	ldr	r0, [r7, #4]
 8004852:	f000 f83b 	bl	80048cc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004856:	e023      	b.n	80048a0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004858:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800485c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004860:	2b00      	cmp	r3, #0
 8004862:	d009      	beq.n	8004878 <HAL_UART_IRQHandler+0x4f4>
 8004864:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004868:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800486c:	2b00      	cmp	r3, #0
 800486e:	d003      	beq.n	8004878 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004870:	6878      	ldr	r0, [r7, #4]
 8004872:	f000 f93e 	bl	8004af2 <UART_Transmit_IT>
    return;
 8004876:	e014      	b.n	80048a2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004878:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800487c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004880:	2b00      	cmp	r3, #0
 8004882:	d00e      	beq.n	80048a2 <HAL_UART_IRQHandler+0x51e>
 8004884:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004888:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800488c:	2b00      	cmp	r3, #0
 800488e:	d008      	beq.n	80048a2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004890:	6878      	ldr	r0, [r7, #4]
 8004892:	f000 f97d 	bl	8004b90 <UART_EndTransmit_IT>
    return;
 8004896:	e004      	b.n	80048a2 <HAL_UART_IRQHandler+0x51e>
    return;
 8004898:	bf00      	nop
 800489a:	e002      	b.n	80048a2 <HAL_UART_IRQHandler+0x51e>
      return;
 800489c:	bf00      	nop
 800489e:	e000      	b.n	80048a2 <HAL_UART_IRQHandler+0x51e>
      return;
 80048a0:	bf00      	nop
  }
}
 80048a2:	37e8      	adds	r7, #232	@ 0xe8
 80048a4:	46bd      	mov	sp, r7
 80048a6:	bd80      	pop	{r7, pc}

080048a8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80048a8:	b480      	push	{r7}
 80048aa:	b083      	sub	sp, #12
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80048b0:	bf00      	nop
 80048b2:	370c      	adds	r7, #12
 80048b4:	46bd      	mov	sp, r7
 80048b6:	bc80      	pop	{r7}
 80048b8:	4770      	bx	lr

080048ba <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80048ba:	b480      	push	{r7}
 80048bc:	b083      	sub	sp, #12
 80048be:	af00      	add	r7, sp, #0
 80048c0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80048c2:	bf00      	nop
 80048c4:	370c      	adds	r7, #12
 80048c6:	46bd      	mov	sp, r7
 80048c8:	bc80      	pop	{r7}
 80048ca:	4770      	bx	lr

080048cc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80048cc:	b480      	push	{r7}
 80048ce:	b083      	sub	sp, #12
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
 80048d4:	460b      	mov	r3, r1
 80048d6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80048d8:	bf00      	nop
 80048da:	370c      	adds	r7, #12
 80048dc:	46bd      	mov	sp, r7
 80048de:	bc80      	pop	{r7}
 80048e0:	4770      	bx	lr

080048e2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80048e2:	b580      	push	{r7, lr}
 80048e4:	b086      	sub	sp, #24
 80048e6:	af00      	add	r7, sp, #0
 80048e8:	60f8      	str	r0, [r7, #12]
 80048ea:	60b9      	str	r1, [r7, #8]
 80048ec:	603b      	str	r3, [r7, #0]
 80048ee:	4613      	mov	r3, r2
 80048f0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80048f2:	e03b      	b.n	800496c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048f4:	6a3b      	ldr	r3, [r7, #32]
 80048f6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80048fa:	d037      	beq.n	800496c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048fc:	f7fd f996 	bl	8001c2c <HAL_GetTick>
 8004900:	4602      	mov	r2, r0
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	1ad3      	subs	r3, r2, r3
 8004906:	6a3a      	ldr	r2, [r7, #32]
 8004908:	429a      	cmp	r2, r3
 800490a:	d302      	bcc.n	8004912 <UART_WaitOnFlagUntilTimeout+0x30>
 800490c:	6a3b      	ldr	r3, [r7, #32]
 800490e:	2b00      	cmp	r3, #0
 8004910:	d101      	bne.n	8004916 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004912:	2303      	movs	r3, #3
 8004914:	e03a      	b.n	800498c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	68db      	ldr	r3, [r3, #12]
 800491c:	f003 0304 	and.w	r3, r3, #4
 8004920:	2b00      	cmp	r3, #0
 8004922:	d023      	beq.n	800496c <UART_WaitOnFlagUntilTimeout+0x8a>
 8004924:	68bb      	ldr	r3, [r7, #8]
 8004926:	2b80      	cmp	r3, #128	@ 0x80
 8004928:	d020      	beq.n	800496c <UART_WaitOnFlagUntilTimeout+0x8a>
 800492a:	68bb      	ldr	r3, [r7, #8]
 800492c:	2b40      	cmp	r3, #64	@ 0x40
 800492e:	d01d      	beq.n	800496c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f003 0308 	and.w	r3, r3, #8
 800493a:	2b08      	cmp	r3, #8
 800493c:	d116      	bne.n	800496c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800493e:	2300      	movs	r3, #0
 8004940:	617b      	str	r3, [r7, #20]
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	617b      	str	r3, [r7, #20]
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	685b      	ldr	r3, [r3, #4]
 8004950:	617b      	str	r3, [r7, #20]
 8004952:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004954:	68f8      	ldr	r0, [r7, #12]
 8004956:	f000 f856 	bl	8004a06 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	2208      	movs	r2, #8
 800495e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	2200      	movs	r2, #0
 8004964:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004968:	2301      	movs	r3, #1
 800496a:	e00f      	b.n	800498c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	681a      	ldr	r2, [r3, #0]
 8004972:	68bb      	ldr	r3, [r7, #8]
 8004974:	4013      	ands	r3, r2
 8004976:	68ba      	ldr	r2, [r7, #8]
 8004978:	429a      	cmp	r2, r3
 800497a:	bf0c      	ite	eq
 800497c:	2301      	moveq	r3, #1
 800497e:	2300      	movne	r3, #0
 8004980:	b2db      	uxtb	r3, r3
 8004982:	461a      	mov	r2, r3
 8004984:	79fb      	ldrb	r3, [r7, #7]
 8004986:	429a      	cmp	r2, r3
 8004988:	d0b4      	beq.n	80048f4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800498a:	2300      	movs	r3, #0
}
 800498c:	4618      	mov	r0, r3
 800498e:	3718      	adds	r7, #24
 8004990:	46bd      	mov	sp, r7
 8004992:	bd80      	pop	{r7, pc}

08004994 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004994:	b480      	push	{r7}
 8004996:	b085      	sub	sp, #20
 8004998:	af00      	add	r7, sp, #0
 800499a:	60f8      	str	r0, [r7, #12]
 800499c:	60b9      	str	r1, [r7, #8]
 800499e:	4613      	mov	r3, r2
 80049a0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	68ba      	ldr	r2, [r7, #8]
 80049a6:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	88fa      	ldrh	r2, [r7, #6]
 80049ac:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	88fa      	ldrh	r2, [r7, #6]
 80049b2:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	2200      	movs	r2, #0
 80049b8:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	2222      	movs	r2, #34	@ 0x22
 80049be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	691b      	ldr	r3, [r3, #16]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d007      	beq.n	80049da <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	68da      	ldr	r2, [r3, #12]
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80049d8:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	695a      	ldr	r2, [r3, #20]
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f042 0201 	orr.w	r2, r2, #1
 80049e8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	68da      	ldr	r2, [r3, #12]
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f042 0220 	orr.w	r2, r2, #32
 80049f8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80049fa:	2300      	movs	r3, #0
}
 80049fc:	4618      	mov	r0, r3
 80049fe:	3714      	adds	r7, #20
 8004a00:	46bd      	mov	sp, r7
 8004a02:	bc80      	pop	{r7}
 8004a04:	4770      	bx	lr

08004a06 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004a06:	b480      	push	{r7}
 8004a08:	b095      	sub	sp, #84	@ 0x54
 8004a0a:	af00      	add	r7, sp, #0
 8004a0c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	330c      	adds	r3, #12
 8004a14:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a18:	e853 3f00 	ldrex	r3, [r3]
 8004a1c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004a1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a20:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004a24:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	330c      	adds	r3, #12
 8004a2c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004a2e:	643a      	str	r2, [r7, #64]	@ 0x40
 8004a30:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a32:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004a34:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004a36:	e841 2300 	strex	r3, r2, [r1]
 8004a3a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004a3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d1e5      	bne.n	8004a0e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	3314      	adds	r3, #20
 8004a48:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a4a:	6a3b      	ldr	r3, [r7, #32]
 8004a4c:	e853 3f00 	ldrex	r3, [r3]
 8004a50:	61fb      	str	r3, [r7, #28]
   return(result);
 8004a52:	69fb      	ldr	r3, [r7, #28]
 8004a54:	f023 0301 	bic.w	r3, r3, #1
 8004a58:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	3314      	adds	r3, #20
 8004a60:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004a62:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004a64:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a66:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004a68:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004a6a:	e841 2300 	strex	r3, r2, [r1]
 8004a6e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004a70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d1e5      	bne.n	8004a42 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a7a:	2b01      	cmp	r3, #1
 8004a7c:	d119      	bne.n	8004ab2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	330c      	adds	r3, #12
 8004a84:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	e853 3f00 	ldrex	r3, [r3]
 8004a8c:	60bb      	str	r3, [r7, #8]
   return(result);
 8004a8e:	68bb      	ldr	r3, [r7, #8]
 8004a90:	f023 0310 	bic.w	r3, r3, #16
 8004a94:	647b      	str	r3, [r7, #68]	@ 0x44
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	330c      	adds	r3, #12
 8004a9c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004a9e:	61ba      	str	r2, [r7, #24]
 8004aa0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aa2:	6979      	ldr	r1, [r7, #20]
 8004aa4:	69ba      	ldr	r2, [r7, #24]
 8004aa6:	e841 2300 	strex	r3, r2, [r1]
 8004aaa:	613b      	str	r3, [r7, #16]
   return(result);
 8004aac:	693b      	ldr	r3, [r7, #16]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d1e5      	bne.n	8004a7e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2220      	movs	r2, #32
 8004ab6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2200      	movs	r2, #0
 8004abe:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004ac0:	bf00      	nop
 8004ac2:	3754      	adds	r7, #84	@ 0x54
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	bc80      	pop	{r7}
 8004ac8:	4770      	bx	lr

08004aca <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004aca:	b580      	push	{r7, lr}
 8004acc:	b084      	sub	sp, #16
 8004ace:	af00      	add	r7, sp, #0
 8004ad0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ad6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	2200      	movs	r2, #0
 8004adc:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004ae4:	68f8      	ldr	r0, [r7, #12]
 8004ae6:	f7ff fee8 	bl	80048ba <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004aea:	bf00      	nop
 8004aec:	3710      	adds	r7, #16
 8004aee:	46bd      	mov	sp, r7
 8004af0:	bd80      	pop	{r7, pc}

08004af2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004af2:	b480      	push	{r7}
 8004af4:	b085      	sub	sp, #20
 8004af6:	af00      	add	r7, sp, #0
 8004af8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b00:	b2db      	uxtb	r3, r3
 8004b02:	2b21      	cmp	r3, #33	@ 0x21
 8004b04:	d13e      	bne.n	8004b84 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	689b      	ldr	r3, [r3, #8]
 8004b0a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b0e:	d114      	bne.n	8004b3a <UART_Transmit_IT+0x48>
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	691b      	ldr	r3, [r3, #16]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d110      	bne.n	8004b3a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6a1b      	ldr	r3, [r3, #32]
 8004b1c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	881b      	ldrh	r3, [r3, #0]
 8004b22:	461a      	mov	r2, r3
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004b2c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6a1b      	ldr	r3, [r3, #32]
 8004b32:	1c9a      	adds	r2, r3, #2
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	621a      	str	r2, [r3, #32]
 8004b38:	e008      	b.n	8004b4c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6a1b      	ldr	r3, [r3, #32]
 8004b3e:	1c59      	adds	r1, r3, #1
 8004b40:	687a      	ldr	r2, [r7, #4]
 8004b42:	6211      	str	r1, [r2, #32]
 8004b44:	781a      	ldrb	r2, [r3, #0]
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004b50:	b29b      	uxth	r3, r3
 8004b52:	3b01      	subs	r3, #1
 8004b54:	b29b      	uxth	r3, r3
 8004b56:	687a      	ldr	r2, [r7, #4]
 8004b58:	4619      	mov	r1, r3
 8004b5a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d10f      	bne.n	8004b80 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	68da      	ldr	r2, [r3, #12]
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004b6e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	68da      	ldr	r2, [r3, #12]
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004b7e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004b80:	2300      	movs	r3, #0
 8004b82:	e000      	b.n	8004b86 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004b84:	2302      	movs	r3, #2
  }
}
 8004b86:	4618      	mov	r0, r3
 8004b88:	3714      	adds	r7, #20
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	bc80      	pop	{r7}
 8004b8e:	4770      	bx	lr

08004b90 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b082      	sub	sp, #8
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	68da      	ldr	r2, [r3, #12]
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004ba6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2220      	movs	r2, #32
 8004bac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004bb0:	6878      	ldr	r0, [r7, #4]
 8004bb2:	f7ff fe79 	bl	80048a8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004bb6:	2300      	movs	r3, #0
}
 8004bb8:	4618      	mov	r0, r3
 8004bba:	3708      	adds	r7, #8
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	bd80      	pop	{r7, pc}

08004bc0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b08c      	sub	sp, #48	@ 0x30
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004bce:	b2db      	uxtb	r3, r3
 8004bd0:	2b22      	cmp	r3, #34	@ 0x22
 8004bd2:	f040 80ae 	bne.w	8004d32 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	689b      	ldr	r3, [r3, #8]
 8004bda:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004bde:	d117      	bne.n	8004c10 <UART_Receive_IT+0x50>
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	691b      	ldr	r3, [r3, #16]
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d113      	bne.n	8004c10 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004be8:	2300      	movs	r3, #0
 8004bea:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bf0:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	685b      	ldr	r3, [r3, #4]
 8004bf8:	b29b      	uxth	r3, r3
 8004bfa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bfe:	b29a      	uxth	r2, r3
 8004c00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c02:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c08:	1c9a      	adds	r2, r3, #2
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	629a      	str	r2, [r3, #40]	@ 0x28
 8004c0e:	e026      	b.n	8004c5e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c14:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8004c16:	2300      	movs	r3, #0
 8004c18:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	689b      	ldr	r3, [r3, #8]
 8004c1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c22:	d007      	beq.n	8004c34 <UART_Receive_IT+0x74>
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	689b      	ldr	r3, [r3, #8]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d10a      	bne.n	8004c42 <UART_Receive_IT+0x82>
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	691b      	ldr	r3, [r3, #16]
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d106      	bne.n	8004c42 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	685b      	ldr	r3, [r3, #4]
 8004c3a:	b2da      	uxtb	r2, r3
 8004c3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c3e:	701a      	strb	r2, [r3, #0]
 8004c40:	e008      	b.n	8004c54 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	685b      	ldr	r3, [r3, #4]
 8004c48:	b2db      	uxtb	r3, r3
 8004c4a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c4e:	b2da      	uxtb	r2, r3
 8004c50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c52:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c58:	1c5a      	adds	r2, r3, #1
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004c62:	b29b      	uxth	r3, r3
 8004c64:	3b01      	subs	r3, #1
 8004c66:	b29b      	uxth	r3, r3
 8004c68:	687a      	ldr	r2, [r7, #4]
 8004c6a:	4619      	mov	r1, r3
 8004c6c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d15d      	bne.n	8004d2e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	68da      	ldr	r2, [r3, #12]
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f022 0220 	bic.w	r2, r2, #32
 8004c80:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	68da      	ldr	r2, [r3, #12]
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004c90:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	695a      	ldr	r2, [r3, #20]
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f022 0201 	bic.w	r2, r2, #1
 8004ca0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2220      	movs	r2, #32
 8004ca6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2200      	movs	r2, #0
 8004cae:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cb4:	2b01      	cmp	r3, #1
 8004cb6:	d135      	bne.n	8004d24 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2200      	movs	r2, #0
 8004cbc:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	330c      	adds	r3, #12
 8004cc4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cc6:	697b      	ldr	r3, [r7, #20]
 8004cc8:	e853 3f00 	ldrex	r3, [r3]
 8004ccc:	613b      	str	r3, [r7, #16]
   return(result);
 8004cce:	693b      	ldr	r3, [r7, #16]
 8004cd0:	f023 0310 	bic.w	r3, r3, #16
 8004cd4:	627b      	str	r3, [r7, #36]	@ 0x24
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	330c      	adds	r3, #12
 8004cdc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004cde:	623a      	str	r2, [r7, #32]
 8004ce0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ce2:	69f9      	ldr	r1, [r7, #28]
 8004ce4:	6a3a      	ldr	r2, [r7, #32]
 8004ce6:	e841 2300 	strex	r3, r2, [r1]
 8004cea:	61bb      	str	r3, [r7, #24]
   return(result);
 8004cec:	69bb      	ldr	r3, [r7, #24]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d1e5      	bne.n	8004cbe <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f003 0310 	and.w	r3, r3, #16
 8004cfc:	2b10      	cmp	r3, #16
 8004cfe:	d10a      	bne.n	8004d16 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004d00:	2300      	movs	r3, #0
 8004d02:	60fb      	str	r3, [r7, #12]
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	60fb      	str	r3, [r7, #12]
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	685b      	ldr	r3, [r3, #4]
 8004d12:	60fb      	str	r3, [r7, #12]
 8004d14:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004d1a:	4619      	mov	r1, r3
 8004d1c:	6878      	ldr	r0, [r7, #4]
 8004d1e:	f7ff fdd5 	bl	80048cc <HAL_UARTEx_RxEventCallback>
 8004d22:	e002      	b.n	8004d2a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004d24:	6878      	ldr	r0, [r7, #4]
 8004d26:	f7fc fa05 	bl	8001134 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	e002      	b.n	8004d34 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004d2e:	2300      	movs	r3, #0
 8004d30:	e000      	b.n	8004d34 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004d32:	2302      	movs	r3, #2
  }
}
 8004d34:	4618      	mov	r0, r3
 8004d36:	3730      	adds	r7, #48	@ 0x30
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	bd80      	pop	{r7, pc}

08004d3c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	b084      	sub	sp, #16
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	691b      	ldr	r3, [r3, #16]
 8004d4a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	68da      	ldr	r2, [r3, #12]
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	430a      	orrs	r2, r1
 8004d58:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	689a      	ldr	r2, [r3, #8]
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	691b      	ldr	r3, [r3, #16]
 8004d62:	431a      	orrs	r2, r3
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	695b      	ldr	r3, [r3, #20]
 8004d68:	4313      	orrs	r3, r2
 8004d6a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	68db      	ldr	r3, [r3, #12]
 8004d72:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004d76:	f023 030c 	bic.w	r3, r3, #12
 8004d7a:	687a      	ldr	r2, [r7, #4]
 8004d7c:	6812      	ldr	r2, [r2, #0]
 8004d7e:	68b9      	ldr	r1, [r7, #8]
 8004d80:	430b      	orrs	r3, r1
 8004d82:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	695b      	ldr	r3, [r3, #20]
 8004d8a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	699a      	ldr	r2, [r3, #24]
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	430a      	orrs	r2, r1
 8004d98:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	4a2c      	ldr	r2, [pc, #176]	@ (8004e50 <UART_SetConfig+0x114>)
 8004da0:	4293      	cmp	r3, r2
 8004da2:	d103      	bne.n	8004dac <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004da4:	f7fe f902 	bl	8002fac <HAL_RCC_GetPCLK2Freq>
 8004da8:	60f8      	str	r0, [r7, #12]
 8004daa:	e002      	b.n	8004db2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004dac:	f7fe f8ea 	bl	8002f84 <HAL_RCC_GetPCLK1Freq>
 8004db0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004db2:	68fa      	ldr	r2, [r7, #12]
 8004db4:	4613      	mov	r3, r2
 8004db6:	009b      	lsls	r3, r3, #2
 8004db8:	4413      	add	r3, r2
 8004dba:	009a      	lsls	r2, r3, #2
 8004dbc:	441a      	add	r2, r3
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	685b      	ldr	r3, [r3, #4]
 8004dc2:	009b      	lsls	r3, r3, #2
 8004dc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dc8:	4a22      	ldr	r2, [pc, #136]	@ (8004e54 <UART_SetConfig+0x118>)
 8004dca:	fba2 2303 	umull	r2, r3, r2, r3
 8004dce:	095b      	lsrs	r3, r3, #5
 8004dd0:	0119      	lsls	r1, r3, #4
 8004dd2:	68fa      	ldr	r2, [r7, #12]
 8004dd4:	4613      	mov	r3, r2
 8004dd6:	009b      	lsls	r3, r3, #2
 8004dd8:	4413      	add	r3, r2
 8004dda:	009a      	lsls	r2, r3, #2
 8004ddc:	441a      	add	r2, r3
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	685b      	ldr	r3, [r3, #4]
 8004de2:	009b      	lsls	r3, r3, #2
 8004de4:	fbb2 f2f3 	udiv	r2, r2, r3
 8004de8:	4b1a      	ldr	r3, [pc, #104]	@ (8004e54 <UART_SetConfig+0x118>)
 8004dea:	fba3 0302 	umull	r0, r3, r3, r2
 8004dee:	095b      	lsrs	r3, r3, #5
 8004df0:	2064      	movs	r0, #100	@ 0x64
 8004df2:	fb00 f303 	mul.w	r3, r0, r3
 8004df6:	1ad3      	subs	r3, r2, r3
 8004df8:	011b      	lsls	r3, r3, #4
 8004dfa:	3332      	adds	r3, #50	@ 0x32
 8004dfc:	4a15      	ldr	r2, [pc, #84]	@ (8004e54 <UART_SetConfig+0x118>)
 8004dfe:	fba2 2303 	umull	r2, r3, r2, r3
 8004e02:	095b      	lsrs	r3, r3, #5
 8004e04:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004e08:	4419      	add	r1, r3
 8004e0a:	68fa      	ldr	r2, [r7, #12]
 8004e0c:	4613      	mov	r3, r2
 8004e0e:	009b      	lsls	r3, r3, #2
 8004e10:	4413      	add	r3, r2
 8004e12:	009a      	lsls	r2, r3, #2
 8004e14:	441a      	add	r2, r3
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	685b      	ldr	r3, [r3, #4]
 8004e1a:	009b      	lsls	r3, r3, #2
 8004e1c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004e20:	4b0c      	ldr	r3, [pc, #48]	@ (8004e54 <UART_SetConfig+0x118>)
 8004e22:	fba3 0302 	umull	r0, r3, r3, r2
 8004e26:	095b      	lsrs	r3, r3, #5
 8004e28:	2064      	movs	r0, #100	@ 0x64
 8004e2a:	fb00 f303 	mul.w	r3, r0, r3
 8004e2e:	1ad3      	subs	r3, r2, r3
 8004e30:	011b      	lsls	r3, r3, #4
 8004e32:	3332      	adds	r3, #50	@ 0x32
 8004e34:	4a07      	ldr	r2, [pc, #28]	@ (8004e54 <UART_SetConfig+0x118>)
 8004e36:	fba2 2303 	umull	r2, r3, r2, r3
 8004e3a:	095b      	lsrs	r3, r3, #5
 8004e3c:	f003 020f 	and.w	r2, r3, #15
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	440a      	add	r2, r1
 8004e46:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004e48:	bf00      	nop
 8004e4a:	3710      	adds	r7, #16
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	bd80      	pop	{r7, pc}
 8004e50:	40013800 	.word	0x40013800
 8004e54:	51eb851f 	.word	0x51eb851f

08004e58 <WS28XX_Delay>:
void WS28XX_UnLock(WS28XX_HandleTypeDef *hLed);

/***********************************************************************************************************/

void WS28XX_Delay(uint32_t Delay)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b082      	sub	sp, #8
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
#if WS28XX_RTOS == WS28XX_RTOS_DISABLE
  HAL_Delay(Delay);
 8004e60:	6878      	ldr	r0, [r7, #4]
 8004e62:	f7fc feed 	bl	8001c40 <HAL_Delay>
  uint32_t d = (TX_TIMER_TICKS_PER_SECOND * Delay) / 1000;
  if (d == 0)
    d = 1;
  tx_thread_sleep(d);
#endif
}
 8004e66:	bf00      	nop
 8004e68:	3708      	adds	r7, #8
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	bd80      	pop	{r7, pc}

08004e6e <WS28XX_Lock>:

/***********************************************************************************************************/

void WS28XX_Lock(WS28XX_HandleTypeDef *hLed)
{
 8004e6e:	b580      	push	{r7, lr}
 8004e70:	b082      	sub	sp, #8
 8004e72:	af00      	add	r7, sp, #0
 8004e74:	6078      	str	r0, [r7, #4]
  while (hLed->Lock)
 8004e76:	e002      	b.n	8004e7e <WS28XX_Lock+0x10>
  {
    WS28XX_Delay(1);
 8004e78:	2001      	movs	r0, #1
 8004e7a:	f7ff ffed 	bl	8004e58 <WS28XX_Delay>
  while (hLed->Lock)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	795b      	ldrb	r3, [r3, #5]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d1f8      	bne.n	8004e78 <WS28XX_Lock+0xa>
  }
  hLed->Lock = 1;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2201      	movs	r2, #1
 8004e8a:	715a      	strb	r2, [r3, #5]
}
 8004e8c:	bf00      	nop
 8004e8e:	3708      	adds	r7, #8
 8004e90:	46bd      	mov	sp, r7
 8004e92:	bd80      	pop	{r7, pc}

08004e94 <WS28XX_UnLock>:

/***********************************************************************************************************/

void WS28XX_UnLock(WS28XX_HandleTypeDef *hLed)
{
 8004e94:	b480      	push	{r7}
 8004e96:	b083      	sub	sp, #12
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
  hLed->Lock = 0;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	715a      	strb	r2, [r3, #5]
}
 8004ea2:	bf00      	nop
 8004ea4:	370c      	adds	r7, #12
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	bc80      	pop	{r7}
 8004eaa:	4770      	bx	lr

08004eac <WS28XX_Init>:
  *
  * @retval bool: true or false
  */
bool WS28XX_Init(WS28XX_HandleTypeDef *hLed, TIM_HandleTypeDef *hTim,
      uint16_t TimerBusFrequencyMHz, uint8_t Channel, uint16_t Pixel)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b086      	sub	sp, #24
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	60f8      	str	r0, [r7, #12]
 8004eb4:	60b9      	str	r1, [r7, #8]
 8004eb6:	4611      	mov	r1, r2
 8004eb8:	461a      	mov	r2, r3
 8004eba:	460b      	mov	r3, r1
 8004ebc:	80fb      	strh	r3, [r7, #6]
 8004ebe:	4613      	mov	r3, r2
 8004ec0:	717b      	strb	r3, [r7, #5]
  bool answer = false;
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	75fb      	strb	r3, [r7, #23]
  uint32_t aar_value;
  do
  {
    if (hLed == NULL || hTim == NULL)
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d07d      	beq.n	8004fc8 <WS28XX_Init+0x11c>
 8004ecc:	68bb      	ldr	r3, [r7, #8]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d07a      	beq.n	8004fc8 <WS28XX_Init+0x11c>
    {
      break;
    }
    if (Pixel > WS28XX_PIXEL_MAX)
 8004ed2:	8c3b      	ldrh	r3, [r7, #32]
 8004ed4:	f240 2242 	movw	r2, #578	@ 0x242
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d874      	bhi.n	8004fc6 <WS28XX_Init+0x11a>
    {
      break;
    }
    hLed->Channel = Channel;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	797a      	ldrb	r2, [r7, #5]
 8004ee0:	711a      	strb	r2, [r3, #4]
    hLed->MaxPixel = Pixel;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	8c3a      	ldrh	r2, [r7, #32]
 8004ee6:	815a      	strh	r2, [r3, #10]
    hLed->hTim = hTim;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	68ba      	ldr	r2, [r7, #8]
 8004eec:	601a      	str	r2, [r3, #0]
    aar_value = (TimerBusFrequencyMHz / (1.0f / (WS28XX_PULSE_LENGTH_NS / 1000.0f))) - 1;
 8004eee:	88fb      	ldrh	r3, [r7, #6]
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	f7fb f9ed 	bl	80002d0 <__aeabi_i2f>
 8004ef6:	4603      	mov	r3, r0
 8004ef8:	4936      	ldr	r1, [pc, #216]	@ (8004fd4 <WS28XX_Init+0x128>)
 8004efa:	4618      	mov	r0, r3
 8004efc:	f7fb faf0 	bl	80004e0 <__aeabi_fdiv>
 8004f00:	4603      	mov	r3, r0
 8004f02:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8004f06:	4618      	mov	r0, r3
 8004f08:	f7fb f92c 	bl	8000164 <__aeabi_fsub>
 8004f0c:	4603      	mov	r3, r0
 8004f0e:	4618      	mov	r0, r3
 8004f10:	f7fb fb82 	bl	8000618 <__aeabi_f2uiz>
 8004f14:	4603      	mov	r3, r0
 8004f16:	613b      	str	r3, [r7, #16]
    __HAL_TIM_SET_AUTORELOAD(hLed->hTim ,aar_value);
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	693a      	ldr	r2, [r7, #16]
 8004f20:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	693a      	ldr	r2, [r7, #16]
 8004f28:	60da      	str	r2, [r3, #12]
    __HAL_TIM_SET_PRESCALER(hLed->hTim, 0);
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	2200      	movs	r2, #0
 8004f32:	629a      	str	r2, [r3, #40]	@ 0x28
    hLed->Pulse0 = ((WS28XX_PULSE_0_NS / 1000.0f) * aar_value) / (WS28XX_PULSE_LENGTH_NS / 1000.0f);
 8004f34:	6938      	ldr	r0, [r7, #16]
 8004f36:	f7fb f9c7 	bl	80002c8 <__aeabi_ui2f>
 8004f3a:	4603      	mov	r3, r0
 8004f3c:	4926      	ldr	r1, [pc, #152]	@ (8004fd8 <WS28XX_Init+0x12c>)
 8004f3e:	4618      	mov	r0, r3
 8004f40:	f7fb fa1a 	bl	8000378 <__aeabi_fmul>
 8004f44:	4603      	mov	r3, r0
 8004f46:	4925      	ldr	r1, [pc, #148]	@ (8004fdc <WS28XX_Init+0x130>)
 8004f48:	4618      	mov	r0, r3
 8004f4a:	f7fb fac9 	bl	80004e0 <__aeabi_fdiv>
 8004f4e:	4603      	mov	r3, r0
 8004f50:	4618      	mov	r0, r3
 8004f52:	f7fb fb61 	bl	8000618 <__aeabi_f2uiz>
 8004f56:	4603      	mov	r3, r0
 8004f58:	b29a      	uxth	r2, r3
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	80da      	strh	r2, [r3, #6]
    hLed->Pulse1 = ((WS28XX_PULSE_1_NS / 1000.0f) * aar_value) / (WS28XX_PULSE_LENGTH_NS / 1000.0f);
 8004f5e:	6938      	ldr	r0, [r7, #16]
 8004f60:	f7fb f9b2 	bl	80002c8 <__aeabi_ui2f>
 8004f64:	4603      	mov	r3, r0
 8004f66:	491b      	ldr	r1, [pc, #108]	@ (8004fd4 <WS28XX_Init+0x128>)
 8004f68:	4618      	mov	r0, r3
 8004f6a:	f7fb fa05 	bl	8000378 <__aeabi_fmul>
 8004f6e:	4603      	mov	r3, r0
 8004f70:	491a      	ldr	r1, [pc, #104]	@ (8004fdc <WS28XX_Init+0x130>)
 8004f72:	4618      	mov	r0, r3
 8004f74:	f7fb fab4 	bl	80004e0 <__aeabi_fdiv>
 8004f78:	4603      	mov	r3, r0
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	f7fb fb4c 	bl	8000618 <__aeabi_f2uiz>
 8004f80:	4603      	mov	r3, r0
 8004f82:	b29a      	uxth	r2, r3
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	811a      	strh	r2, [r3, #8]
    memset(hLed->Pixel, 0, sizeof(hLed->Pixel));
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	330c      	adds	r3, #12
 8004f8c:	f240 62c6 	movw	r2, #1734	@ 0x6c6
 8004f90:	2100      	movs	r1, #0
 8004f92:	4618      	mov	r0, r3
 8004f94:	f000 f960 	bl	8005258 <memset>
    memset(hLed->Buffer, 0, sizeof(hLed->Buffer));
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	f203 63d2 	addw	r3, r3, #1746	@ 0x6d2
 8004f9e:	f243 6234 	movw	r2, #13876	@ 0x3634
 8004fa2:	2100      	movs	r1, #0
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	f000 f957 	bl	8005258 <memset>
    HAL_TIM_PWM_Start_DMA(hLed->hTim, hLed->Channel, (const uint32_t*)hLed->Buffer, Pixel);
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	6818      	ldr	r0, [r3, #0]
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	791b      	ldrb	r3, [r3, #4]
 8004fb2:	4619      	mov	r1, r3
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	f203 62d2 	addw	r2, r3, #1746	@ 0x6d2
 8004fba:	8c3b      	ldrh	r3, [r7, #32]
 8004fbc:	f7fe f9bc 	bl	8003338 <HAL_TIM_PWM_Start_DMA>
    answer = true;
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	75fb      	strb	r3, [r7, #23]
 8004fc4:	e000      	b.n	8004fc8 <WS28XX_Init+0x11c>
      break;
 8004fc6:	bf00      	nop
  }
  while (0);

  return answer;
 8004fc8:	7dfb      	ldrb	r3, [r7, #23]
}
 8004fca:	4618      	mov	r0, r3
 8004fcc:	3718      	adds	r7, #24
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	bd80      	pop	{r7, pc}
 8004fd2:	bf00      	nop
 8004fd4:	3f4ccccd 	.word	0x3f4ccccd
 8004fd8:	3ecccccd 	.word	0x3ecccccd
 8004fdc:	3fa00000 	.word	0x3fa00000

08004fe0 <WS28XX_SetPixel_RGBW_565>:
  * @param  Brightness: Brightness level, 0 to 255
  *
  * @retval bool: true or false
  */
bool WS28XX_SetPixel_RGBW_565(WS28XX_HandleTypeDef *hLed, uint16_t Pixel, uint16_t Color, uint8_t Brightness)
{
 8004fe0:	b480      	push	{r7}
 8004fe2:	b087      	sub	sp, #28
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	60f8      	str	r0, [r7, #12]
 8004fe8:	4608      	mov	r0, r1
 8004fea:	4611      	mov	r1, r2
 8004fec:	461a      	mov	r2, r3
 8004fee:	4603      	mov	r3, r0
 8004ff0:	817b      	strh	r3, [r7, #10]
 8004ff2:	460b      	mov	r3, r1
 8004ff4:	813b      	strh	r3, [r7, #8]
 8004ff6:	4613      	mov	r3, r2
 8004ff8:	71fb      	strb	r3, [r7, #7]
  bool answer = true;
 8004ffa:	2301      	movs	r3, #1
 8004ffc:	75fb      	strb	r3, [r7, #23]
  uint8_t Red, Green, Blue;
  do
  {
    if (Pixel >= hLed->MaxPixel)
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	895b      	ldrh	r3, [r3, #10]
 8005002:	897a      	ldrh	r2, [r7, #10]
 8005004:	429a      	cmp	r2, r3
 8005006:	d302      	bcc.n	800500e <WS28XX_SetPixel_RGBW_565+0x2e>
    {
      answer = false;
 8005008:	2300      	movs	r3, #0
 800500a:	75fb      	strb	r3, [r7, #23]
      break;
 800500c:	e051      	b.n	80050b2 <WS28XX_SetPixel_RGBW_565+0xd2>
    }
    Red = ((Color >> 8) & 0xF8) * Brightness / 255;
 800500e:	893b      	ldrh	r3, [r7, #8]
 8005010:	0a1b      	lsrs	r3, r3, #8
 8005012:	b29b      	uxth	r3, r3
 8005014:	f003 03f8 	and.w	r3, r3, #248	@ 0xf8
 8005018:	79fa      	ldrb	r2, [r7, #7]
 800501a:	fb02 f303 	mul.w	r3, r2, r3
 800501e:	4a28      	ldr	r2, [pc, #160]	@ (80050c0 <WS28XX_SetPixel_RGBW_565+0xe0>)
 8005020:	fb82 1203 	smull	r1, r2, r2, r3
 8005024:	441a      	add	r2, r3
 8005026:	11d2      	asrs	r2, r2, #7
 8005028:	17db      	asrs	r3, r3, #31
 800502a:	1ad3      	subs	r3, r2, r3
 800502c:	75bb      	strb	r3, [r7, #22]
    Green = ((Color >> 3) & 0xFC)* Brightness / 255;
 800502e:	893b      	ldrh	r3, [r7, #8]
 8005030:	08db      	lsrs	r3, r3, #3
 8005032:	b29b      	uxth	r3, r3
 8005034:	f003 03fc 	and.w	r3, r3, #252	@ 0xfc
 8005038:	79fa      	ldrb	r2, [r7, #7]
 800503a:	fb02 f303 	mul.w	r3, r2, r3
 800503e:	4a20      	ldr	r2, [pc, #128]	@ (80050c0 <WS28XX_SetPixel_RGBW_565+0xe0>)
 8005040:	fb82 1203 	smull	r1, r2, r2, r3
 8005044:	441a      	add	r2, r3
 8005046:	11d2      	asrs	r2, r2, #7
 8005048:	17db      	asrs	r3, r3, #31
 800504a:	1ad3      	subs	r3, r2, r3
 800504c:	757b      	strb	r3, [r7, #21]
    Blue = ((Color << 3) & 0xF8) * Brightness / 255;
 800504e:	893b      	ldrh	r3, [r7, #8]
 8005050:	00db      	lsls	r3, r3, #3
 8005052:	b2db      	uxtb	r3, r3
 8005054:	79fa      	ldrb	r2, [r7, #7]
 8005056:	fb02 f303 	mul.w	r3, r2, r3
 800505a:	4a19      	ldr	r2, [pc, #100]	@ (80050c0 <WS28XX_SetPixel_RGBW_565+0xe0>)
 800505c:	fb82 1203 	smull	r1, r2, r2, r3
 8005060:	441a      	add	r2, r3
 8005062:	11d2      	asrs	r2, r2, #7
 8005064:	17db      	asrs	r3, r3, #31
 8005066:	1ad3      	subs	r3, r2, r3
 8005068:	753b      	strb	r3, [r7, #20]
#elif WS28XX_ORDER == WS28XX_ORDER_BGR
    hLed->Pixel[Pixel][0] = WS28XX_GammaTable[Blue];
    hLed->Pixel[Pixel][1] = WS28XX_GammaTable[Green];
    hLed->Pixel[Pixel][2] = WS28XX_GammaTable[Red];
#elif WS28XX_ORDER == WS28XX_ORDER_GRB
    hLed->Pixel[Pixel][0] = WS28XX_GammaTable[Green];
 800506a:	7d7b      	ldrb	r3, [r7, #21]
 800506c:	897a      	ldrh	r2, [r7, #10]
 800506e:	4915      	ldr	r1, [pc, #84]	@ (80050c4 <WS28XX_SetPixel_RGBW_565+0xe4>)
 8005070:	5cc8      	ldrb	r0, [r1, r3]
 8005072:	68f9      	ldr	r1, [r7, #12]
 8005074:	4613      	mov	r3, r2
 8005076:	005b      	lsls	r3, r3, #1
 8005078:	4413      	add	r3, r2
 800507a:	440b      	add	r3, r1
 800507c:	330c      	adds	r3, #12
 800507e:	4602      	mov	r2, r0
 8005080:	701a      	strb	r2, [r3, #0]
    hLed->Pixel[Pixel][1] = WS28XX_GammaTable[Red];
 8005082:	7dbb      	ldrb	r3, [r7, #22]
 8005084:	897a      	ldrh	r2, [r7, #10]
 8005086:	490f      	ldr	r1, [pc, #60]	@ (80050c4 <WS28XX_SetPixel_RGBW_565+0xe4>)
 8005088:	5cc8      	ldrb	r0, [r1, r3]
 800508a:	68f9      	ldr	r1, [r7, #12]
 800508c:	4613      	mov	r3, r2
 800508e:	005b      	lsls	r3, r3, #1
 8005090:	4413      	add	r3, r2
 8005092:	440b      	add	r3, r1
 8005094:	330d      	adds	r3, #13
 8005096:	4602      	mov	r2, r0
 8005098:	701a      	strb	r2, [r3, #0]
    hLed->Pixel[Pixel][2] = WS28XX_GammaTable[Blue];
 800509a:	7d3b      	ldrb	r3, [r7, #20]
 800509c:	897a      	ldrh	r2, [r7, #10]
 800509e:	4909      	ldr	r1, [pc, #36]	@ (80050c4 <WS28XX_SetPixel_RGBW_565+0xe4>)
 80050a0:	5cc8      	ldrb	r0, [r1, r3]
 80050a2:	68f9      	ldr	r1, [r7, #12]
 80050a4:	4613      	mov	r3, r2
 80050a6:	005b      	lsls	r3, r3, #1
 80050a8:	4413      	add	r3, r2
 80050aa:	440b      	add	r3, r1
 80050ac:	330e      	adds	r3, #14
 80050ae:	4602      	mov	r2, r0
 80050b0:	701a      	strb	r2, [r3, #0]
#endif
  }

  while (0);

  return answer;
 80050b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80050b4:	4618      	mov	r0, r3
 80050b6:	371c      	adds	r7, #28
 80050b8:	46bd      	mov	sp, r7
 80050ba:	bc80      	pop	{r7}
 80050bc:	4770      	bx	lr
 80050be:	bf00      	nop
 80050c0:	80808081 	.word	0x80808081
 80050c4:	08005be0 	.word	0x08005be0

080050c8 <WS28XX_Update>:
  * @param  *hLed: Pointer to WS28XX_hLedTypeDef structure
  *
  * @retval bool: true or false
  */
bool WS28XX_Update(WS28XX_HandleTypeDef *hLed)
{
 80050c8:	b590      	push	{r4, r7, lr}
 80050ca:	b089      	sub	sp, #36	@ 0x24
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
  bool answer = true;
 80050d0:	2301      	movs	r3, #1
 80050d2:	77fb      	strb	r3, [r7, #31]
  uint32_t i = 2;
 80050d4:	2302      	movs	r3, #2
 80050d6:	61bb      	str	r3, [r7, #24]
  WS28XX_Lock(hLed);
 80050d8:	6878      	ldr	r0, [r7, #4]
 80050da:	f7ff fec8 	bl	8004e6e <WS28XX_Lock>
  for (uint16_t pixel = 0; pixel < hLed->MaxPixel; pixel++)
 80050de:	2300      	movs	r3, #0
 80050e0:	82fb      	strh	r3, [r7, #22]
 80050e2:	e03e      	b.n	8005162 <WS28XX_Update+0x9a>
  {
    for (int rgb = 0; rgb < 3; rgb ++)
 80050e4:	2300      	movs	r3, #0
 80050e6:	613b      	str	r3, [r7, #16]
 80050e8:	e035      	b.n	8005156 <WS28XX_Update+0x8e>
    {
      for (int b = 7; b >= 0 ; b--)
 80050ea:	2307      	movs	r3, #7
 80050ec:	60fb      	str	r3, [r7, #12]
 80050ee:	e02c      	b.n	800514a <WS28XX_Update+0x82>
      {
        if ((hLed->Pixel[pixel][rgb] & (1 << b)) == 0)
 80050f0:	8afa      	ldrh	r2, [r7, #22]
 80050f2:	6879      	ldr	r1, [r7, #4]
 80050f4:	4613      	mov	r3, r2
 80050f6:	005b      	lsls	r3, r3, #1
 80050f8:	4413      	add	r3, r2
 80050fa:	18ca      	adds	r2, r1, r3
 80050fc:	693b      	ldr	r3, [r7, #16]
 80050fe:	4413      	add	r3, r2
 8005100:	330c      	adds	r3, #12
 8005102:	781b      	ldrb	r3, [r3, #0]
 8005104:	461a      	mov	r2, r3
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	fa42 f303 	asr.w	r3, r2, r3
 800510c:	f003 0301 	and.w	r3, r3, #1
 8005110:	2b00      	cmp	r3, #0
 8005112:	d10a      	bne.n	800512a <WS28XX_Update+0x62>
        {
          hLed->Buffer[i] = hLed->Pulse0;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	88db      	ldrh	r3, [r3, #6]
 8005118:	b2d9      	uxtb	r1, r3
 800511a:	687a      	ldr	r2, [r7, #4]
 800511c:	69bb      	ldr	r3, [r7, #24]
 800511e:	4413      	add	r3, r2
 8005120:	f203 63d2 	addw	r3, r3, #1746	@ 0x6d2
 8005124:	460a      	mov	r2, r1
 8005126:	701a      	strb	r2, [r3, #0]
 8005128:	e009      	b.n	800513e <WS28XX_Update+0x76>
        }
        else
        {
          hLed->Buffer[i] = hLed->Pulse1;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	891b      	ldrh	r3, [r3, #8]
 800512e:	b2d9      	uxtb	r1, r3
 8005130:	687a      	ldr	r2, [r7, #4]
 8005132:	69bb      	ldr	r3, [r7, #24]
 8005134:	4413      	add	r3, r2
 8005136:	f203 63d2 	addw	r3, r3, #1746	@ 0x6d2
 800513a:	460a      	mov	r2, r1
 800513c:	701a      	strb	r2, [r3, #0]
        }
        i++;
 800513e:	69bb      	ldr	r3, [r7, #24]
 8005140:	3301      	adds	r3, #1
 8005142:	61bb      	str	r3, [r7, #24]
      for (int b = 7; b >= 0 ; b--)
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	3b01      	subs	r3, #1
 8005148:	60fb      	str	r3, [r7, #12]
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	2b00      	cmp	r3, #0
 800514e:	dacf      	bge.n	80050f0 <WS28XX_Update+0x28>
    for (int rgb = 0; rgb < 3; rgb ++)
 8005150:	693b      	ldr	r3, [r7, #16]
 8005152:	3301      	adds	r3, #1
 8005154:	613b      	str	r3, [r7, #16]
 8005156:	693b      	ldr	r3, [r7, #16]
 8005158:	2b02      	cmp	r3, #2
 800515a:	ddc6      	ble.n	80050ea <WS28XX_Update+0x22>
  for (uint16_t pixel = 0; pixel < hLed->MaxPixel; pixel++)
 800515c:	8afb      	ldrh	r3, [r7, #22]
 800515e:	3301      	adds	r3, #1
 8005160:	82fb      	strh	r3, [r7, #22]
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	895b      	ldrh	r3, [r3, #10]
 8005166:	8afa      	ldrh	r2, [r7, #22]
 8005168:	429a      	cmp	r2, r3
 800516a:	d3bb      	bcc.n	80050e4 <WS28XX_Update+0x1c>
      }
    }
  }
  if (HAL_TIM_PWM_Start_DMA(hLed->hTim, hLed->Channel, (const uint32_t*)hLed->Buffer, (hLed->MaxPixel * 24) + 4) != HAL_OK)
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	6818      	ldr	r0, [r3, #0]
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	791b      	ldrb	r3, [r3, #4]
 8005174:	461c      	mov	r4, r3
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	f203 62d2 	addw	r2, r3, #1746	@ 0x6d2
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	895b      	ldrh	r3, [r3, #10]
 8005180:	4619      	mov	r1, r3
 8005182:	0049      	lsls	r1, r1, #1
 8005184:	440b      	add	r3, r1
 8005186:	00db      	lsls	r3, r3, #3
 8005188:	b29b      	uxth	r3, r3
 800518a:	3304      	adds	r3, #4
 800518c:	b29b      	uxth	r3, r3
 800518e:	4621      	mov	r1, r4
 8005190:	f7fe f8d2 	bl	8003338 <HAL_TIM_PWM_Start_DMA>
 8005194:	4603      	mov	r3, r0
 8005196:	2b00      	cmp	r3, #0
 8005198:	d001      	beq.n	800519e <WS28XX_Update+0xd6>
  {
    answer = false;
 800519a:	2300      	movs	r3, #0
 800519c:	77fb      	strb	r3, [r7, #31]
  }
  WS28XX_UnLock(hLed);
 800519e:	6878      	ldr	r0, [r7, #4]
 80051a0:	f7ff fe78 	bl	8004e94 <WS28XX_UnLock>
  return answer;
 80051a4:	7ffb      	ldrb	r3, [r7, #31]
}
 80051a6:	4618      	mov	r0, r3
 80051a8:	3724      	adds	r7, #36	@ 0x24
 80051aa:	46bd      	mov	sp, r7
 80051ac:	bd90      	pop	{r4, r7, pc}
	...

080051b0 <sniprintf>:
 80051b0:	b40c      	push	{r2, r3}
 80051b2:	b530      	push	{r4, r5, lr}
 80051b4:	4b17      	ldr	r3, [pc, #92]	@ (8005214 <sniprintf+0x64>)
 80051b6:	1e0c      	subs	r4, r1, #0
 80051b8:	681d      	ldr	r5, [r3, #0]
 80051ba:	b09d      	sub	sp, #116	@ 0x74
 80051bc:	da08      	bge.n	80051d0 <sniprintf+0x20>
 80051be:	238b      	movs	r3, #139	@ 0x8b
 80051c0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80051c4:	602b      	str	r3, [r5, #0]
 80051c6:	b01d      	add	sp, #116	@ 0x74
 80051c8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80051cc:	b002      	add	sp, #8
 80051ce:	4770      	bx	lr
 80051d0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80051d4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80051d8:	bf0c      	ite	eq
 80051da:	4623      	moveq	r3, r4
 80051dc:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 80051e0:	9304      	str	r3, [sp, #16]
 80051e2:	9307      	str	r3, [sp, #28]
 80051e4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80051e8:	9002      	str	r0, [sp, #8]
 80051ea:	9006      	str	r0, [sp, #24]
 80051ec:	f8ad 3016 	strh.w	r3, [sp, #22]
 80051f0:	4628      	mov	r0, r5
 80051f2:	ab21      	add	r3, sp, #132	@ 0x84
 80051f4:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80051f6:	a902      	add	r1, sp, #8
 80051f8:	9301      	str	r3, [sp, #4]
 80051fa:	f000 f8bd 	bl	8005378 <_svfiprintf_r>
 80051fe:	1c43      	adds	r3, r0, #1
 8005200:	bfbc      	itt	lt
 8005202:	238b      	movlt	r3, #139	@ 0x8b
 8005204:	602b      	strlt	r3, [r5, #0]
 8005206:	2c00      	cmp	r4, #0
 8005208:	d0dd      	beq.n	80051c6 <sniprintf+0x16>
 800520a:	2200      	movs	r2, #0
 800520c:	9b02      	ldr	r3, [sp, #8]
 800520e:	701a      	strb	r2, [r3, #0]
 8005210:	e7d9      	b.n	80051c6 <sniprintf+0x16>
 8005212:	bf00      	nop
 8005214:	2000013c 	.word	0x2000013c

08005218 <siprintf>:
 8005218:	b40e      	push	{r1, r2, r3}
 800521a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800521e:	b500      	push	{lr}
 8005220:	b09c      	sub	sp, #112	@ 0x70
 8005222:	ab1d      	add	r3, sp, #116	@ 0x74
 8005224:	9002      	str	r0, [sp, #8]
 8005226:	9006      	str	r0, [sp, #24]
 8005228:	9107      	str	r1, [sp, #28]
 800522a:	9104      	str	r1, [sp, #16]
 800522c:	4808      	ldr	r0, [pc, #32]	@ (8005250 <siprintf+0x38>)
 800522e:	4909      	ldr	r1, [pc, #36]	@ (8005254 <siprintf+0x3c>)
 8005230:	f853 2b04 	ldr.w	r2, [r3], #4
 8005234:	9105      	str	r1, [sp, #20]
 8005236:	6800      	ldr	r0, [r0, #0]
 8005238:	a902      	add	r1, sp, #8
 800523a:	9301      	str	r3, [sp, #4]
 800523c:	f000 f89c 	bl	8005378 <_svfiprintf_r>
 8005240:	2200      	movs	r2, #0
 8005242:	9b02      	ldr	r3, [sp, #8]
 8005244:	701a      	strb	r2, [r3, #0]
 8005246:	b01c      	add	sp, #112	@ 0x70
 8005248:	f85d eb04 	ldr.w	lr, [sp], #4
 800524c:	b003      	add	sp, #12
 800524e:	4770      	bx	lr
 8005250:	2000013c 	.word	0x2000013c
 8005254:	ffff0208 	.word	0xffff0208

08005258 <memset>:
 8005258:	4603      	mov	r3, r0
 800525a:	4402      	add	r2, r0
 800525c:	4293      	cmp	r3, r2
 800525e:	d100      	bne.n	8005262 <memset+0xa>
 8005260:	4770      	bx	lr
 8005262:	f803 1b01 	strb.w	r1, [r3], #1
 8005266:	e7f9      	b.n	800525c <memset+0x4>

08005268 <__errno>:
 8005268:	4b01      	ldr	r3, [pc, #4]	@ (8005270 <__errno+0x8>)
 800526a:	6818      	ldr	r0, [r3, #0]
 800526c:	4770      	bx	lr
 800526e:	bf00      	nop
 8005270:	2000013c 	.word	0x2000013c

08005274 <__libc_init_array>:
 8005274:	b570      	push	{r4, r5, r6, lr}
 8005276:	2600      	movs	r6, #0
 8005278:	4d0c      	ldr	r5, [pc, #48]	@ (80052ac <__libc_init_array+0x38>)
 800527a:	4c0d      	ldr	r4, [pc, #52]	@ (80052b0 <__libc_init_array+0x3c>)
 800527c:	1b64      	subs	r4, r4, r5
 800527e:	10a4      	asrs	r4, r4, #2
 8005280:	42a6      	cmp	r6, r4
 8005282:	d109      	bne.n	8005298 <__libc_init_array+0x24>
 8005284:	f000 fc78 	bl	8005b78 <_init>
 8005288:	2600      	movs	r6, #0
 800528a:	4d0a      	ldr	r5, [pc, #40]	@ (80052b4 <__libc_init_array+0x40>)
 800528c:	4c0a      	ldr	r4, [pc, #40]	@ (80052b8 <__libc_init_array+0x44>)
 800528e:	1b64      	subs	r4, r4, r5
 8005290:	10a4      	asrs	r4, r4, #2
 8005292:	42a6      	cmp	r6, r4
 8005294:	d105      	bne.n	80052a2 <__libc_init_array+0x2e>
 8005296:	bd70      	pop	{r4, r5, r6, pc}
 8005298:	f855 3b04 	ldr.w	r3, [r5], #4
 800529c:	4798      	blx	r3
 800529e:	3601      	adds	r6, #1
 80052a0:	e7ee      	b.n	8005280 <__libc_init_array+0xc>
 80052a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80052a6:	4798      	blx	r3
 80052a8:	3601      	adds	r6, #1
 80052aa:	e7f2      	b.n	8005292 <__libc_init_array+0x1e>
 80052ac:	08005d1c 	.word	0x08005d1c
 80052b0:	08005d1c 	.word	0x08005d1c
 80052b4:	08005d1c 	.word	0x08005d1c
 80052b8:	08005d20 	.word	0x08005d20

080052bc <__retarget_lock_acquire_recursive>:
 80052bc:	4770      	bx	lr

080052be <__retarget_lock_release_recursive>:
 80052be:	4770      	bx	lr

080052c0 <__ssputs_r>:
 80052c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80052c4:	461f      	mov	r7, r3
 80052c6:	688e      	ldr	r6, [r1, #8]
 80052c8:	4682      	mov	sl, r0
 80052ca:	42be      	cmp	r6, r7
 80052cc:	460c      	mov	r4, r1
 80052ce:	4690      	mov	r8, r2
 80052d0:	680b      	ldr	r3, [r1, #0]
 80052d2:	d82d      	bhi.n	8005330 <__ssputs_r+0x70>
 80052d4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80052d8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80052dc:	d026      	beq.n	800532c <__ssputs_r+0x6c>
 80052de:	6965      	ldr	r5, [r4, #20]
 80052e0:	6909      	ldr	r1, [r1, #16]
 80052e2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80052e6:	eba3 0901 	sub.w	r9, r3, r1
 80052ea:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80052ee:	1c7b      	adds	r3, r7, #1
 80052f0:	444b      	add	r3, r9
 80052f2:	106d      	asrs	r5, r5, #1
 80052f4:	429d      	cmp	r5, r3
 80052f6:	bf38      	it	cc
 80052f8:	461d      	movcc	r5, r3
 80052fa:	0553      	lsls	r3, r2, #21
 80052fc:	d527      	bpl.n	800534e <__ssputs_r+0x8e>
 80052fe:	4629      	mov	r1, r5
 8005300:	f000 f958 	bl	80055b4 <_malloc_r>
 8005304:	4606      	mov	r6, r0
 8005306:	b360      	cbz	r0, 8005362 <__ssputs_r+0xa2>
 8005308:	464a      	mov	r2, r9
 800530a:	6921      	ldr	r1, [r4, #16]
 800530c:	f000 fbd6 	bl	8005abc <memcpy>
 8005310:	89a3      	ldrh	r3, [r4, #12]
 8005312:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005316:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800531a:	81a3      	strh	r3, [r4, #12]
 800531c:	6126      	str	r6, [r4, #16]
 800531e:	444e      	add	r6, r9
 8005320:	6026      	str	r6, [r4, #0]
 8005322:	463e      	mov	r6, r7
 8005324:	6165      	str	r5, [r4, #20]
 8005326:	eba5 0509 	sub.w	r5, r5, r9
 800532a:	60a5      	str	r5, [r4, #8]
 800532c:	42be      	cmp	r6, r7
 800532e:	d900      	bls.n	8005332 <__ssputs_r+0x72>
 8005330:	463e      	mov	r6, r7
 8005332:	4632      	mov	r2, r6
 8005334:	4641      	mov	r1, r8
 8005336:	6820      	ldr	r0, [r4, #0]
 8005338:	f000 fb88 	bl	8005a4c <memmove>
 800533c:	2000      	movs	r0, #0
 800533e:	68a3      	ldr	r3, [r4, #8]
 8005340:	1b9b      	subs	r3, r3, r6
 8005342:	60a3      	str	r3, [r4, #8]
 8005344:	6823      	ldr	r3, [r4, #0]
 8005346:	4433      	add	r3, r6
 8005348:	6023      	str	r3, [r4, #0]
 800534a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800534e:	462a      	mov	r2, r5
 8005350:	f000 fb4e 	bl	80059f0 <_realloc_r>
 8005354:	4606      	mov	r6, r0
 8005356:	2800      	cmp	r0, #0
 8005358:	d1e0      	bne.n	800531c <__ssputs_r+0x5c>
 800535a:	4650      	mov	r0, sl
 800535c:	6921      	ldr	r1, [r4, #16]
 800535e:	f000 fbbb 	bl	8005ad8 <_free_r>
 8005362:	230c      	movs	r3, #12
 8005364:	f8ca 3000 	str.w	r3, [sl]
 8005368:	89a3      	ldrh	r3, [r4, #12]
 800536a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800536e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005372:	81a3      	strh	r3, [r4, #12]
 8005374:	e7e9      	b.n	800534a <__ssputs_r+0x8a>
	...

08005378 <_svfiprintf_r>:
 8005378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800537c:	4698      	mov	r8, r3
 800537e:	898b      	ldrh	r3, [r1, #12]
 8005380:	4607      	mov	r7, r0
 8005382:	061b      	lsls	r3, r3, #24
 8005384:	460d      	mov	r5, r1
 8005386:	4614      	mov	r4, r2
 8005388:	b09d      	sub	sp, #116	@ 0x74
 800538a:	d510      	bpl.n	80053ae <_svfiprintf_r+0x36>
 800538c:	690b      	ldr	r3, [r1, #16]
 800538e:	b973      	cbnz	r3, 80053ae <_svfiprintf_r+0x36>
 8005390:	2140      	movs	r1, #64	@ 0x40
 8005392:	f000 f90f 	bl	80055b4 <_malloc_r>
 8005396:	6028      	str	r0, [r5, #0]
 8005398:	6128      	str	r0, [r5, #16]
 800539a:	b930      	cbnz	r0, 80053aa <_svfiprintf_r+0x32>
 800539c:	230c      	movs	r3, #12
 800539e:	603b      	str	r3, [r7, #0]
 80053a0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80053a4:	b01d      	add	sp, #116	@ 0x74
 80053a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053aa:	2340      	movs	r3, #64	@ 0x40
 80053ac:	616b      	str	r3, [r5, #20]
 80053ae:	2300      	movs	r3, #0
 80053b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80053b2:	2320      	movs	r3, #32
 80053b4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80053b8:	2330      	movs	r3, #48	@ 0x30
 80053ba:	f04f 0901 	mov.w	r9, #1
 80053be:	f8cd 800c 	str.w	r8, [sp, #12]
 80053c2:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800555c <_svfiprintf_r+0x1e4>
 80053c6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80053ca:	4623      	mov	r3, r4
 80053cc:	469a      	mov	sl, r3
 80053ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80053d2:	b10a      	cbz	r2, 80053d8 <_svfiprintf_r+0x60>
 80053d4:	2a25      	cmp	r2, #37	@ 0x25
 80053d6:	d1f9      	bne.n	80053cc <_svfiprintf_r+0x54>
 80053d8:	ebba 0b04 	subs.w	fp, sl, r4
 80053dc:	d00b      	beq.n	80053f6 <_svfiprintf_r+0x7e>
 80053de:	465b      	mov	r3, fp
 80053e0:	4622      	mov	r2, r4
 80053e2:	4629      	mov	r1, r5
 80053e4:	4638      	mov	r0, r7
 80053e6:	f7ff ff6b 	bl	80052c0 <__ssputs_r>
 80053ea:	3001      	adds	r0, #1
 80053ec:	f000 80a7 	beq.w	800553e <_svfiprintf_r+0x1c6>
 80053f0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80053f2:	445a      	add	r2, fp
 80053f4:	9209      	str	r2, [sp, #36]	@ 0x24
 80053f6:	f89a 3000 	ldrb.w	r3, [sl]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	f000 809f 	beq.w	800553e <_svfiprintf_r+0x1c6>
 8005400:	2300      	movs	r3, #0
 8005402:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005406:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800540a:	f10a 0a01 	add.w	sl, sl, #1
 800540e:	9304      	str	r3, [sp, #16]
 8005410:	9307      	str	r3, [sp, #28]
 8005412:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005416:	931a      	str	r3, [sp, #104]	@ 0x68
 8005418:	4654      	mov	r4, sl
 800541a:	2205      	movs	r2, #5
 800541c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005420:	484e      	ldr	r0, [pc, #312]	@ (800555c <_svfiprintf_r+0x1e4>)
 8005422:	f000 fb3d 	bl	8005aa0 <memchr>
 8005426:	9a04      	ldr	r2, [sp, #16]
 8005428:	b9d8      	cbnz	r0, 8005462 <_svfiprintf_r+0xea>
 800542a:	06d0      	lsls	r0, r2, #27
 800542c:	bf44      	itt	mi
 800542e:	2320      	movmi	r3, #32
 8005430:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005434:	0711      	lsls	r1, r2, #28
 8005436:	bf44      	itt	mi
 8005438:	232b      	movmi	r3, #43	@ 0x2b
 800543a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800543e:	f89a 3000 	ldrb.w	r3, [sl]
 8005442:	2b2a      	cmp	r3, #42	@ 0x2a
 8005444:	d015      	beq.n	8005472 <_svfiprintf_r+0xfa>
 8005446:	4654      	mov	r4, sl
 8005448:	2000      	movs	r0, #0
 800544a:	f04f 0c0a 	mov.w	ip, #10
 800544e:	9a07      	ldr	r2, [sp, #28]
 8005450:	4621      	mov	r1, r4
 8005452:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005456:	3b30      	subs	r3, #48	@ 0x30
 8005458:	2b09      	cmp	r3, #9
 800545a:	d94b      	bls.n	80054f4 <_svfiprintf_r+0x17c>
 800545c:	b1b0      	cbz	r0, 800548c <_svfiprintf_r+0x114>
 800545e:	9207      	str	r2, [sp, #28]
 8005460:	e014      	b.n	800548c <_svfiprintf_r+0x114>
 8005462:	eba0 0308 	sub.w	r3, r0, r8
 8005466:	fa09 f303 	lsl.w	r3, r9, r3
 800546a:	4313      	orrs	r3, r2
 800546c:	46a2      	mov	sl, r4
 800546e:	9304      	str	r3, [sp, #16]
 8005470:	e7d2      	b.n	8005418 <_svfiprintf_r+0xa0>
 8005472:	9b03      	ldr	r3, [sp, #12]
 8005474:	1d19      	adds	r1, r3, #4
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	9103      	str	r1, [sp, #12]
 800547a:	2b00      	cmp	r3, #0
 800547c:	bfbb      	ittet	lt
 800547e:	425b      	neglt	r3, r3
 8005480:	f042 0202 	orrlt.w	r2, r2, #2
 8005484:	9307      	strge	r3, [sp, #28]
 8005486:	9307      	strlt	r3, [sp, #28]
 8005488:	bfb8      	it	lt
 800548a:	9204      	strlt	r2, [sp, #16]
 800548c:	7823      	ldrb	r3, [r4, #0]
 800548e:	2b2e      	cmp	r3, #46	@ 0x2e
 8005490:	d10a      	bne.n	80054a8 <_svfiprintf_r+0x130>
 8005492:	7863      	ldrb	r3, [r4, #1]
 8005494:	2b2a      	cmp	r3, #42	@ 0x2a
 8005496:	d132      	bne.n	80054fe <_svfiprintf_r+0x186>
 8005498:	9b03      	ldr	r3, [sp, #12]
 800549a:	3402      	adds	r4, #2
 800549c:	1d1a      	adds	r2, r3, #4
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	9203      	str	r2, [sp, #12]
 80054a2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80054a6:	9305      	str	r3, [sp, #20]
 80054a8:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8005560 <_svfiprintf_r+0x1e8>
 80054ac:	2203      	movs	r2, #3
 80054ae:	4650      	mov	r0, sl
 80054b0:	7821      	ldrb	r1, [r4, #0]
 80054b2:	f000 faf5 	bl	8005aa0 <memchr>
 80054b6:	b138      	cbz	r0, 80054c8 <_svfiprintf_r+0x150>
 80054b8:	2240      	movs	r2, #64	@ 0x40
 80054ba:	9b04      	ldr	r3, [sp, #16]
 80054bc:	eba0 000a 	sub.w	r0, r0, sl
 80054c0:	4082      	lsls	r2, r0
 80054c2:	4313      	orrs	r3, r2
 80054c4:	3401      	adds	r4, #1
 80054c6:	9304      	str	r3, [sp, #16]
 80054c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80054cc:	2206      	movs	r2, #6
 80054ce:	4825      	ldr	r0, [pc, #148]	@ (8005564 <_svfiprintf_r+0x1ec>)
 80054d0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80054d4:	f000 fae4 	bl	8005aa0 <memchr>
 80054d8:	2800      	cmp	r0, #0
 80054da:	d036      	beq.n	800554a <_svfiprintf_r+0x1d2>
 80054dc:	4b22      	ldr	r3, [pc, #136]	@ (8005568 <_svfiprintf_r+0x1f0>)
 80054de:	bb1b      	cbnz	r3, 8005528 <_svfiprintf_r+0x1b0>
 80054e0:	9b03      	ldr	r3, [sp, #12]
 80054e2:	3307      	adds	r3, #7
 80054e4:	f023 0307 	bic.w	r3, r3, #7
 80054e8:	3308      	adds	r3, #8
 80054ea:	9303      	str	r3, [sp, #12]
 80054ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80054ee:	4433      	add	r3, r6
 80054f0:	9309      	str	r3, [sp, #36]	@ 0x24
 80054f2:	e76a      	b.n	80053ca <_svfiprintf_r+0x52>
 80054f4:	460c      	mov	r4, r1
 80054f6:	2001      	movs	r0, #1
 80054f8:	fb0c 3202 	mla	r2, ip, r2, r3
 80054fc:	e7a8      	b.n	8005450 <_svfiprintf_r+0xd8>
 80054fe:	2300      	movs	r3, #0
 8005500:	f04f 0c0a 	mov.w	ip, #10
 8005504:	4619      	mov	r1, r3
 8005506:	3401      	adds	r4, #1
 8005508:	9305      	str	r3, [sp, #20]
 800550a:	4620      	mov	r0, r4
 800550c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005510:	3a30      	subs	r2, #48	@ 0x30
 8005512:	2a09      	cmp	r2, #9
 8005514:	d903      	bls.n	800551e <_svfiprintf_r+0x1a6>
 8005516:	2b00      	cmp	r3, #0
 8005518:	d0c6      	beq.n	80054a8 <_svfiprintf_r+0x130>
 800551a:	9105      	str	r1, [sp, #20]
 800551c:	e7c4      	b.n	80054a8 <_svfiprintf_r+0x130>
 800551e:	4604      	mov	r4, r0
 8005520:	2301      	movs	r3, #1
 8005522:	fb0c 2101 	mla	r1, ip, r1, r2
 8005526:	e7f0      	b.n	800550a <_svfiprintf_r+0x192>
 8005528:	ab03      	add	r3, sp, #12
 800552a:	9300      	str	r3, [sp, #0]
 800552c:	462a      	mov	r2, r5
 800552e:	4638      	mov	r0, r7
 8005530:	4b0e      	ldr	r3, [pc, #56]	@ (800556c <_svfiprintf_r+0x1f4>)
 8005532:	a904      	add	r1, sp, #16
 8005534:	f3af 8000 	nop.w
 8005538:	1c42      	adds	r2, r0, #1
 800553a:	4606      	mov	r6, r0
 800553c:	d1d6      	bne.n	80054ec <_svfiprintf_r+0x174>
 800553e:	89ab      	ldrh	r3, [r5, #12]
 8005540:	065b      	lsls	r3, r3, #25
 8005542:	f53f af2d 	bmi.w	80053a0 <_svfiprintf_r+0x28>
 8005546:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005548:	e72c      	b.n	80053a4 <_svfiprintf_r+0x2c>
 800554a:	ab03      	add	r3, sp, #12
 800554c:	9300      	str	r3, [sp, #0]
 800554e:	462a      	mov	r2, r5
 8005550:	4638      	mov	r0, r7
 8005552:	4b06      	ldr	r3, [pc, #24]	@ (800556c <_svfiprintf_r+0x1f4>)
 8005554:	a904      	add	r1, sp, #16
 8005556:	f000 f91f 	bl	8005798 <_printf_i>
 800555a:	e7ed      	b.n	8005538 <_svfiprintf_r+0x1c0>
 800555c:	08005ce0 	.word	0x08005ce0
 8005560:	08005ce6 	.word	0x08005ce6
 8005564:	08005cea 	.word	0x08005cea
 8005568:	00000000 	.word	0x00000000
 800556c:	080052c1 	.word	0x080052c1

08005570 <sbrk_aligned>:
 8005570:	b570      	push	{r4, r5, r6, lr}
 8005572:	4e0f      	ldr	r6, [pc, #60]	@ (80055b0 <sbrk_aligned+0x40>)
 8005574:	460c      	mov	r4, r1
 8005576:	6831      	ldr	r1, [r6, #0]
 8005578:	4605      	mov	r5, r0
 800557a:	b911      	cbnz	r1, 8005582 <sbrk_aligned+0x12>
 800557c:	f000 fa80 	bl	8005a80 <_sbrk_r>
 8005580:	6030      	str	r0, [r6, #0]
 8005582:	4621      	mov	r1, r4
 8005584:	4628      	mov	r0, r5
 8005586:	f000 fa7b 	bl	8005a80 <_sbrk_r>
 800558a:	1c43      	adds	r3, r0, #1
 800558c:	d103      	bne.n	8005596 <sbrk_aligned+0x26>
 800558e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8005592:	4620      	mov	r0, r4
 8005594:	bd70      	pop	{r4, r5, r6, pc}
 8005596:	1cc4      	adds	r4, r0, #3
 8005598:	f024 0403 	bic.w	r4, r4, #3
 800559c:	42a0      	cmp	r0, r4
 800559e:	d0f8      	beq.n	8005592 <sbrk_aligned+0x22>
 80055a0:	1a21      	subs	r1, r4, r0
 80055a2:	4628      	mov	r0, r5
 80055a4:	f000 fa6c 	bl	8005a80 <_sbrk_r>
 80055a8:	3001      	adds	r0, #1
 80055aa:	d1f2      	bne.n	8005592 <sbrk_aligned+0x22>
 80055ac:	e7ef      	b.n	800558e <sbrk_aligned+0x1e>
 80055ae:	bf00      	nop
 80055b0:	2000420c 	.word	0x2000420c

080055b4 <_malloc_r>:
 80055b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80055b8:	1ccd      	adds	r5, r1, #3
 80055ba:	f025 0503 	bic.w	r5, r5, #3
 80055be:	3508      	adds	r5, #8
 80055c0:	2d0c      	cmp	r5, #12
 80055c2:	bf38      	it	cc
 80055c4:	250c      	movcc	r5, #12
 80055c6:	2d00      	cmp	r5, #0
 80055c8:	4606      	mov	r6, r0
 80055ca:	db01      	blt.n	80055d0 <_malloc_r+0x1c>
 80055cc:	42a9      	cmp	r1, r5
 80055ce:	d904      	bls.n	80055da <_malloc_r+0x26>
 80055d0:	230c      	movs	r3, #12
 80055d2:	6033      	str	r3, [r6, #0]
 80055d4:	2000      	movs	r0, #0
 80055d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80055da:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80056b0 <_malloc_r+0xfc>
 80055de:	f000 f9fb 	bl	80059d8 <__malloc_lock>
 80055e2:	f8d8 3000 	ldr.w	r3, [r8]
 80055e6:	461c      	mov	r4, r3
 80055e8:	bb44      	cbnz	r4, 800563c <_malloc_r+0x88>
 80055ea:	4629      	mov	r1, r5
 80055ec:	4630      	mov	r0, r6
 80055ee:	f7ff ffbf 	bl	8005570 <sbrk_aligned>
 80055f2:	1c43      	adds	r3, r0, #1
 80055f4:	4604      	mov	r4, r0
 80055f6:	d158      	bne.n	80056aa <_malloc_r+0xf6>
 80055f8:	f8d8 4000 	ldr.w	r4, [r8]
 80055fc:	4627      	mov	r7, r4
 80055fe:	2f00      	cmp	r7, #0
 8005600:	d143      	bne.n	800568a <_malloc_r+0xd6>
 8005602:	2c00      	cmp	r4, #0
 8005604:	d04b      	beq.n	800569e <_malloc_r+0xea>
 8005606:	6823      	ldr	r3, [r4, #0]
 8005608:	4639      	mov	r1, r7
 800560a:	4630      	mov	r0, r6
 800560c:	eb04 0903 	add.w	r9, r4, r3
 8005610:	f000 fa36 	bl	8005a80 <_sbrk_r>
 8005614:	4581      	cmp	r9, r0
 8005616:	d142      	bne.n	800569e <_malloc_r+0xea>
 8005618:	6821      	ldr	r1, [r4, #0]
 800561a:	4630      	mov	r0, r6
 800561c:	1a6d      	subs	r5, r5, r1
 800561e:	4629      	mov	r1, r5
 8005620:	f7ff ffa6 	bl	8005570 <sbrk_aligned>
 8005624:	3001      	adds	r0, #1
 8005626:	d03a      	beq.n	800569e <_malloc_r+0xea>
 8005628:	6823      	ldr	r3, [r4, #0]
 800562a:	442b      	add	r3, r5
 800562c:	6023      	str	r3, [r4, #0]
 800562e:	f8d8 3000 	ldr.w	r3, [r8]
 8005632:	685a      	ldr	r2, [r3, #4]
 8005634:	bb62      	cbnz	r2, 8005690 <_malloc_r+0xdc>
 8005636:	f8c8 7000 	str.w	r7, [r8]
 800563a:	e00f      	b.n	800565c <_malloc_r+0xa8>
 800563c:	6822      	ldr	r2, [r4, #0]
 800563e:	1b52      	subs	r2, r2, r5
 8005640:	d420      	bmi.n	8005684 <_malloc_r+0xd0>
 8005642:	2a0b      	cmp	r2, #11
 8005644:	d917      	bls.n	8005676 <_malloc_r+0xc2>
 8005646:	1961      	adds	r1, r4, r5
 8005648:	42a3      	cmp	r3, r4
 800564a:	6025      	str	r5, [r4, #0]
 800564c:	bf18      	it	ne
 800564e:	6059      	strne	r1, [r3, #4]
 8005650:	6863      	ldr	r3, [r4, #4]
 8005652:	bf08      	it	eq
 8005654:	f8c8 1000 	streq.w	r1, [r8]
 8005658:	5162      	str	r2, [r4, r5]
 800565a:	604b      	str	r3, [r1, #4]
 800565c:	4630      	mov	r0, r6
 800565e:	f000 f9c1 	bl	80059e4 <__malloc_unlock>
 8005662:	f104 000b 	add.w	r0, r4, #11
 8005666:	1d23      	adds	r3, r4, #4
 8005668:	f020 0007 	bic.w	r0, r0, #7
 800566c:	1ac2      	subs	r2, r0, r3
 800566e:	bf1c      	itt	ne
 8005670:	1a1b      	subne	r3, r3, r0
 8005672:	50a3      	strne	r3, [r4, r2]
 8005674:	e7af      	b.n	80055d6 <_malloc_r+0x22>
 8005676:	6862      	ldr	r2, [r4, #4]
 8005678:	42a3      	cmp	r3, r4
 800567a:	bf0c      	ite	eq
 800567c:	f8c8 2000 	streq.w	r2, [r8]
 8005680:	605a      	strne	r2, [r3, #4]
 8005682:	e7eb      	b.n	800565c <_malloc_r+0xa8>
 8005684:	4623      	mov	r3, r4
 8005686:	6864      	ldr	r4, [r4, #4]
 8005688:	e7ae      	b.n	80055e8 <_malloc_r+0x34>
 800568a:	463c      	mov	r4, r7
 800568c:	687f      	ldr	r7, [r7, #4]
 800568e:	e7b6      	b.n	80055fe <_malloc_r+0x4a>
 8005690:	461a      	mov	r2, r3
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	42a3      	cmp	r3, r4
 8005696:	d1fb      	bne.n	8005690 <_malloc_r+0xdc>
 8005698:	2300      	movs	r3, #0
 800569a:	6053      	str	r3, [r2, #4]
 800569c:	e7de      	b.n	800565c <_malloc_r+0xa8>
 800569e:	230c      	movs	r3, #12
 80056a0:	4630      	mov	r0, r6
 80056a2:	6033      	str	r3, [r6, #0]
 80056a4:	f000 f99e 	bl	80059e4 <__malloc_unlock>
 80056a8:	e794      	b.n	80055d4 <_malloc_r+0x20>
 80056aa:	6005      	str	r5, [r0, #0]
 80056ac:	e7d6      	b.n	800565c <_malloc_r+0xa8>
 80056ae:	bf00      	nop
 80056b0:	20004210 	.word	0x20004210

080056b4 <_printf_common>:
 80056b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80056b8:	4616      	mov	r6, r2
 80056ba:	4698      	mov	r8, r3
 80056bc:	688a      	ldr	r2, [r1, #8]
 80056be:	690b      	ldr	r3, [r1, #16]
 80056c0:	4607      	mov	r7, r0
 80056c2:	4293      	cmp	r3, r2
 80056c4:	bfb8      	it	lt
 80056c6:	4613      	movlt	r3, r2
 80056c8:	6033      	str	r3, [r6, #0]
 80056ca:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80056ce:	460c      	mov	r4, r1
 80056d0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80056d4:	b10a      	cbz	r2, 80056da <_printf_common+0x26>
 80056d6:	3301      	adds	r3, #1
 80056d8:	6033      	str	r3, [r6, #0]
 80056da:	6823      	ldr	r3, [r4, #0]
 80056dc:	0699      	lsls	r1, r3, #26
 80056de:	bf42      	ittt	mi
 80056e0:	6833      	ldrmi	r3, [r6, #0]
 80056e2:	3302      	addmi	r3, #2
 80056e4:	6033      	strmi	r3, [r6, #0]
 80056e6:	6825      	ldr	r5, [r4, #0]
 80056e8:	f015 0506 	ands.w	r5, r5, #6
 80056ec:	d106      	bne.n	80056fc <_printf_common+0x48>
 80056ee:	f104 0a19 	add.w	sl, r4, #25
 80056f2:	68e3      	ldr	r3, [r4, #12]
 80056f4:	6832      	ldr	r2, [r6, #0]
 80056f6:	1a9b      	subs	r3, r3, r2
 80056f8:	42ab      	cmp	r3, r5
 80056fa:	dc2b      	bgt.n	8005754 <_printf_common+0xa0>
 80056fc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005700:	6822      	ldr	r2, [r4, #0]
 8005702:	3b00      	subs	r3, #0
 8005704:	bf18      	it	ne
 8005706:	2301      	movne	r3, #1
 8005708:	0692      	lsls	r2, r2, #26
 800570a:	d430      	bmi.n	800576e <_printf_common+0xba>
 800570c:	4641      	mov	r1, r8
 800570e:	4638      	mov	r0, r7
 8005710:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005714:	47c8      	blx	r9
 8005716:	3001      	adds	r0, #1
 8005718:	d023      	beq.n	8005762 <_printf_common+0xae>
 800571a:	6823      	ldr	r3, [r4, #0]
 800571c:	6922      	ldr	r2, [r4, #16]
 800571e:	f003 0306 	and.w	r3, r3, #6
 8005722:	2b04      	cmp	r3, #4
 8005724:	bf14      	ite	ne
 8005726:	2500      	movne	r5, #0
 8005728:	6833      	ldreq	r3, [r6, #0]
 800572a:	f04f 0600 	mov.w	r6, #0
 800572e:	bf08      	it	eq
 8005730:	68e5      	ldreq	r5, [r4, #12]
 8005732:	f104 041a 	add.w	r4, r4, #26
 8005736:	bf08      	it	eq
 8005738:	1aed      	subeq	r5, r5, r3
 800573a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800573e:	bf08      	it	eq
 8005740:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005744:	4293      	cmp	r3, r2
 8005746:	bfc4      	itt	gt
 8005748:	1a9b      	subgt	r3, r3, r2
 800574a:	18ed      	addgt	r5, r5, r3
 800574c:	42b5      	cmp	r5, r6
 800574e:	d11a      	bne.n	8005786 <_printf_common+0xd2>
 8005750:	2000      	movs	r0, #0
 8005752:	e008      	b.n	8005766 <_printf_common+0xb2>
 8005754:	2301      	movs	r3, #1
 8005756:	4652      	mov	r2, sl
 8005758:	4641      	mov	r1, r8
 800575a:	4638      	mov	r0, r7
 800575c:	47c8      	blx	r9
 800575e:	3001      	adds	r0, #1
 8005760:	d103      	bne.n	800576a <_printf_common+0xb6>
 8005762:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005766:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800576a:	3501      	adds	r5, #1
 800576c:	e7c1      	b.n	80056f2 <_printf_common+0x3e>
 800576e:	2030      	movs	r0, #48	@ 0x30
 8005770:	18e1      	adds	r1, r4, r3
 8005772:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005776:	1c5a      	adds	r2, r3, #1
 8005778:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800577c:	4422      	add	r2, r4
 800577e:	3302      	adds	r3, #2
 8005780:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005784:	e7c2      	b.n	800570c <_printf_common+0x58>
 8005786:	2301      	movs	r3, #1
 8005788:	4622      	mov	r2, r4
 800578a:	4641      	mov	r1, r8
 800578c:	4638      	mov	r0, r7
 800578e:	47c8      	blx	r9
 8005790:	3001      	adds	r0, #1
 8005792:	d0e6      	beq.n	8005762 <_printf_common+0xae>
 8005794:	3601      	adds	r6, #1
 8005796:	e7d9      	b.n	800574c <_printf_common+0x98>

08005798 <_printf_i>:
 8005798:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800579c:	7e0f      	ldrb	r7, [r1, #24]
 800579e:	4691      	mov	r9, r2
 80057a0:	2f78      	cmp	r7, #120	@ 0x78
 80057a2:	4680      	mov	r8, r0
 80057a4:	460c      	mov	r4, r1
 80057a6:	469a      	mov	sl, r3
 80057a8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80057aa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80057ae:	d807      	bhi.n	80057c0 <_printf_i+0x28>
 80057b0:	2f62      	cmp	r7, #98	@ 0x62
 80057b2:	d80a      	bhi.n	80057ca <_printf_i+0x32>
 80057b4:	2f00      	cmp	r7, #0
 80057b6:	f000 80d3 	beq.w	8005960 <_printf_i+0x1c8>
 80057ba:	2f58      	cmp	r7, #88	@ 0x58
 80057bc:	f000 80ba 	beq.w	8005934 <_printf_i+0x19c>
 80057c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80057c4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80057c8:	e03a      	b.n	8005840 <_printf_i+0xa8>
 80057ca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80057ce:	2b15      	cmp	r3, #21
 80057d0:	d8f6      	bhi.n	80057c0 <_printf_i+0x28>
 80057d2:	a101      	add	r1, pc, #4	@ (adr r1, 80057d8 <_printf_i+0x40>)
 80057d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80057d8:	08005831 	.word	0x08005831
 80057dc:	08005845 	.word	0x08005845
 80057e0:	080057c1 	.word	0x080057c1
 80057e4:	080057c1 	.word	0x080057c1
 80057e8:	080057c1 	.word	0x080057c1
 80057ec:	080057c1 	.word	0x080057c1
 80057f0:	08005845 	.word	0x08005845
 80057f4:	080057c1 	.word	0x080057c1
 80057f8:	080057c1 	.word	0x080057c1
 80057fc:	080057c1 	.word	0x080057c1
 8005800:	080057c1 	.word	0x080057c1
 8005804:	08005947 	.word	0x08005947
 8005808:	0800586f 	.word	0x0800586f
 800580c:	08005901 	.word	0x08005901
 8005810:	080057c1 	.word	0x080057c1
 8005814:	080057c1 	.word	0x080057c1
 8005818:	08005969 	.word	0x08005969
 800581c:	080057c1 	.word	0x080057c1
 8005820:	0800586f 	.word	0x0800586f
 8005824:	080057c1 	.word	0x080057c1
 8005828:	080057c1 	.word	0x080057c1
 800582c:	08005909 	.word	0x08005909
 8005830:	6833      	ldr	r3, [r6, #0]
 8005832:	1d1a      	adds	r2, r3, #4
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	6032      	str	r2, [r6, #0]
 8005838:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800583c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005840:	2301      	movs	r3, #1
 8005842:	e09e      	b.n	8005982 <_printf_i+0x1ea>
 8005844:	6833      	ldr	r3, [r6, #0]
 8005846:	6820      	ldr	r0, [r4, #0]
 8005848:	1d19      	adds	r1, r3, #4
 800584a:	6031      	str	r1, [r6, #0]
 800584c:	0606      	lsls	r6, r0, #24
 800584e:	d501      	bpl.n	8005854 <_printf_i+0xbc>
 8005850:	681d      	ldr	r5, [r3, #0]
 8005852:	e003      	b.n	800585c <_printf_i+0xc4>
 8005854:	0645      	lsls	r5, r0, #25
 8005856:	d5fb      	bpl.n	8005850 <_printf_i+0xb8>
 8005858:	f9b3 5000 	ldrsh.w	r5, [r3]
 800585c:	2d00      	cmp	r5, #0
 800585e:	da03      	bge.n	8005868 <_printf_i+0xd0>
 8005860:	232d      	movs	r3, #45	@ 0x2d
 8005862:	426d      	negs	r5, r5
 8005864:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005868:	230a      	movs	r3, #10
 800586a:	4859      	ldr	r0, [pc, #356]	@ (80059d0 <_printf_i+0x238>)
 800586c:	e011      	b.n	8005892 <_printf_i+0xfa>
 800586e:	6821      	ldr	r1, [r4, #0]
 8005870:	6833      	ldr	r3, [r6, #0]
 8005872:	0608      	lsls	r0, r1, #24
 8005874:	f853 5b04 	ldr.w	r5, [r3], #4
 8005878:	d402      	bmi.n	8005880 <_printf_i+0xe8>
 800587a:	0649      	lsls	r1, r1, #25
 800587c:	bf48      	it	mi
 800587e:	b2ad      	uxthmi	r5, r5
 8005880:	2f6f      	cmp	r7, #111	@ 0x6f
 8005882:	6033      	str	r3, [r6, #0]
 8005884:	bf14      	ite	ne
 8005886:	230a      	movne	r3, #10
 8005888:	2308      	moveq	r3, #8
 800588a:	4851      	ldr	r0, [pc, #324]	@ (80059d0 <_printf_i+0x238>)
 800588c:	2100      	movs	r1, #0
 800588e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005892:	6866      	ldr	r6, [r4, #4]
 8005894:	2e00      	cmp	r6, #0
 8005896:	bfa8      	it	ge
 8005898:	6821      	ldrge	r1, [r4, #0]
 800589a:	60a6      	str	r6, [r4, #8]
 800589c:	bfa4      	itt	ge
 800589e:	f021 0104 	bicge.w	r1, r1, #4
 80058a2:	6021      	strge	r1, [r4, #0]
 80058a4:	b90d      	cbnz	r5, 80058aa <_printf_i+0x112>
 80058a6:	2e00      	cmp	r6, #0
 80058a8:	d04b      	beq.n	8005942 <_printf_i+0x1aa>
 80058aa:	4616      	mov	r6, r2
 80058ac:	fbb5 f1f3 	udiv	r1, r5, r3
 80058b0:	fb03 5711 	mls	r7, r3, r1, r5
 80058b4:	5dc7      	ldrb	r7, [r0, r7]
 80058b6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80058ba:	462f      	mov	r7, r5
 80058bc:	42bb      	cmp	r3, r7
 80058be:	460d      	mov	r5, r1
 80058c0:	d9f4      	bls.n	80058ac <_printf_i+0x114>
 80058c2:	2b08      	cmp	r3, #8
 80058c4:	d10b      	bne.n	80058de <_printf_i+0x146>
 80058c6:	6823      	ldr	r3, [r4, #0]
 80058c8:	07df      	lsls	r7, r3, #31
 80058ca:	d508      	bpl.n	80058de <_printf_i+0x146>
 80058cc:	6923      	ldr	r3, [r4, #16]
 80058ce:	6861      	ldr	r1, [r4, #4]
 80058d0:	4299      	cmp	r1, r3
 80058d2:	bfde      	ittt	le
 80058d4:	2330      	movle	r3, #48	@ 0x30
 80058d6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80058da:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80058de:	1b92      	subs	r2, r2, r6
 80058e0:	6122      	str	r2, [r4, #16]
 80058e2:	464b      	mov	r3, r9
 80058e4:	4621      	mov	r1, r4
 80058e6:	4640      	mov	r0, r8
 80058e8:	f8cd a000 	str.w	sl, [sp]
 80058ec:	aa03      	add	r2, sp, #12
 80058ee:	f7ff fee1 	bl	80056b4 <_printf_common>
 80058f2:	3001      	adds	r0, #1
 80058f4:	d14a      	bne.n	800598c <_printf_i+0x1f4>
 80058f6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80058fa:	b004      	add	sp, #16
 80058fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005900:	6823      	ldr	r3, [r4, #0]
 8005902:	f043 0320 	orr.w	r3, r3, #32
 8005906:	6023      	str	r3, [r4, #0]
 8005908:	2778      	movs	r7, #120	@ 0x78
 800590a:	4832      	ldr	r0, [pc, #200]	@ (80059d4 <_printf_i+0x23c>)
 800590c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005910:	6823      	ldr	r3, [r4, #0]
 8005912:	6831      	ldr	r1, [r6, #0]
 8005914:	061f      	lsls	r7, r3, #24
 8005916:	f851 5b04 	ldr.w	r5, [r1], #4
 800591a:	d402      	bmi.n	8005922 <_printf_i+0x18a>
 800591c:	065f      	lsls	r7, r3, #25
 800591e:	bf48      	it	mi
 8005920:	b2ad      	uxthmi	r5, r5
 8005922:	6031      	str	r1, [r6, #0]
 8005924:	07d9      	lsls	r1, r3, #31
 8005926:	bf44      	itt	mi
 8005928:	f043 0320 	orrmi.w	r3, r3, #32
 800592c:	6023      	strmi	r3, [r4, #0]
 800592e:	b11d      	cbz	r5, 8005938 <_printf_i+0x1a0>
 8005930:	2310      	movs	r3, #16
 8005932:	e7ab      	b.n	800588c <_printf_i+0xf4>
 8005934:	4826      	ldr	r0, [pc, #152]	@ (80059d0 <_printf_i+0x238>)
 8005936:	e7e9      	b.n	800590c <_printf_i+0x174>
 8005938:	6823      	ldr	r3, [r4, #0]
 800593a:	f023 0320 	bic.w	r3, r3, #32
 800593e:	6023      	str	r3, [r4, #0]
 8005940:	e7f6      	b.n	8005930 <_printf_i+0x198>
 8005942:	4616      	mov	r6, r2
 8005944:	e7bd      	b.n	80058c2 <_printf_i+0x12a>
 8005946:	6833      	ldr	r3, [r6, #0]
 8005948:	6825      	ldr	r5, [r4, #0]
 800594a:	1d18      	adds	r0, r3, #4
 800594c:	6961      	ldr	r1, [r4, #20]
 800594e:	6030      	str	r0, [r6, #0]
 8005950:	062e      	lsls	r6, r5, #24
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	d501      	bpl.n	800595a <_printf_i+0x1c2>
 8005956:	6019      	str	r1, [r3, #0]
 8005958:	e002      	b.n	8005960 <_printf_i+0x1c8>
 800595a:	0668      	lsls	r0, r5, #25
 800595c:	d5fb      	bpl.n	8005956 <_printf_i+0x1be>
 800595e:	8019      	strh	r1, [r3, #0]
 8005960:	2300      	movs	r3, #0
 8005962:	4616      	mov	r6, r2
 8005964:	6123      	str	r3, [r4, #16]
 8005966:	e7bc      	b.n	80058e2 <_printf_i+0x14a>
 8005968:	6833      	ldr	r3, [r6, #0]
 800596a:	2100      	movs	r1, #0
 800596c:	1d1a      	adds	r2, r3, #4
 800596e:	6032      	str	r2, [r6, #0]
 8005970:	681e      	ldr	r6, [r3, #0]
 8005972:	6862      	ldr	r2, [r4, #4]
 8005974:	4630      	mov	r0, r6
 8005976:	f000 f893 	bl	8005aa0 <memchr>
 800597a:	b108      	cbz	r0, 8005980 <_printf_i+0x1e8>
 800597c:	1b80      	subs	r0, r0, r6
 800597e:	6060      	str	r0, [r4, #4]
 8005980:	6863      	ldr	r3, [r4, #4]
 8005982:	6123      	str	r3, [r4, #16]
 8005984:	2300      	movs	r3, #0
 8005986:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800598a:	e7aa      	b.n	80058e2 <_printf_i+0x14a>
 800598c:	4632      	mov	r2, r6
 800598e:	4649      	mov	r1, r9
 8005990:	4640      	mov	r0, r8
 8005992:	6923      	ldr	r3, [r4, #16]
 8005994:	47d0      	blx	sl
 8005996:	3001      	adds	r0, #1
 8005998:	d0ad      	beq.n	80058f6 <_printf_i+0x15e>
 800599a:	6823      	ldr	r3, [r4, #0]
 800599c:	079b      	lsls	r3, r3, #30
 800599e:	d413      	bmi.n	80059c8 <_printf_i+0x230>
 80059a0:	68e0      	ldr	r0, [r4, #12]
 80059a2:	9b03      	ldr	r3, [sp, #12]
 80059a4:	4298      	cmp	r0, r3
 80059a6:	bfb8      	it	lt
 80059a8:	4618      	movlt	r0, r3
 80059aa:	e7a6      	b.n	80058fa <_printf_i+0x162>
 80059ac:	2301      	movs	r3, #1
 80059ae:	4632      	mov	r2, r6
 80059b0:	4649      	mov	r1, r9
 80059b2:	4640      	mov	r0, r8
 80059b4:	47d0      	blx	sl
 80059b6:	3001      	adds	r0, #1
 80059b8:	d09d      	beq.n	80058f6 <_printf_i+0x15e>
 80059ba:	3501      	adds	r5, #1
 80059bc:	68e3      	ldr	r3, [r4, #12]
 80059be:	9903      	ldr	r1, [sp, #12]
 80059c0:	1a5b      	subs	r3, r3, r1
 80059c2:	42ab      	cmp	r3, r5
 80059c4:	dcf2      	bgt.n	80059ac <_printf_i+0x214>
 80059c6:	e7eb      	b.n	80059a0 <_printf_i+0x208>
 80059c8:	2500      	movs	r5, #0
 80059ca:	f104 0619 	add.w	r6, r4, #25
 80059ce:	e7f5      	b.n	80059bc <_printf_i+0x224>
 80059d0:	08005cf1 	.word	0x08005cf1
 80059d4:	08005d02 	.word	0x08005d02

080059d8 <__malloc_lock>:
 80059d8:	4801      	ldr	r0, [pc, #4]	@ (80059e0 <__malloc_lock+0x8>)
 80059da:	f7ff bc6f 	b.w	80052bc <__retarget_lock_acquire_recursive>
 80059de:	bf00      	nop
 80059e0:	20004208 	.word	0x20004208

080059e4 <__malloc_unlock>:
 80059e4:	4801      	ldr	r0, [pc, #4]	@ (80059ec <__malloc_unlock+0x8>)
 80059e6:	f7ff bc6a 	b.w	80052be <__retarget_lock_release_recursive>
 80059ea:	bf00      	nop
 80059ec:	20004208 	.word	0x20004208

080059f0 <_realloc_r>:
 80059f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80059f4:	4680      	mov	r8, r0
 80059f6:	4615      	mov	r5, r2
 80059f8:	460c      	mov	r4, r1
 80059fa:	b921      	cbnz	r1, 8005a06 <_realloc_r+0x16>
 80059fc:	4611      	mov	r1, r2
 80059fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005a02:	f7ff bdd7 	b.w	80055b4 <_malloc_r>
 8005a06:	b92a      	cbnz	r2, 8005a14 <_realloc_r+0x24>
 8005a08:	f000 f866 	bl	8005ad8 <_free_r>
 8005a0c:	2400      	movs	r4, #0
 8005a0e:	4620      	mov	r0, r4
 8005a10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a14:	f000 f8a8 	bl	8005b68 <_malloc_usable_size_r>
 8005a18:	4285      	cmp	r5, r0
 8005a1a:	4606      	mov	r6, r0
 8005a1c:	d802      	bhi.n	8005a24 <_realloc_r+0x34>
 8005a1e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8005a22:	d8f4      	bhi.n	8005a0e <_realloc_r+0x1e>
 8005a24:	4629      	mov	r1, r5
 8005a26:	4640      	mov	r0, r8
 8005a28:	f7ff fdc4 	bl	80055b4 <_malloc_r>
 8005a2c:	4607      	mov	r7, r0
 8005a2e:	2800      	cmp	r0, #0
 8005a30:	d0ec      	beq.n	8005a0c <_realloc_r+0x1c>
 8005a32:	42b5      	cmp	r5, r6
 8005a34:	462a      	mov	r2, r5
 8005a36:	4621      	mov	r1, r4
 8005a38:	bf28      	it	cs
 8005a3a:	4632      	movcs	r2, r6
 8005a3c:	f000 f83e 	bl	8005abc <memcpy>
 8005a40:	4621      	mov	r1, r4
 8005a42:	4640      	mov	r0, r8
 8005a44:	f000 f848 	bl	8005ad8 <_free_r>
 8005a48:	463c      	mov	r4, r7
 8005a4a:	e7e0      	b.n	8005a0e <_realloc_r+0x1e>

08005a4c <memmove>:
 8005a4c:	4288      	cmp	r0, r1
 8005a4e:	b510      	push	{r4, lr}
 8005a50:	eb01 0402 	add.w	r4, r1, r2
 8005a54:	d902      	bls.n	8005a5c <memmove+0x10>
 8005a56:	4284      	cmp	r4, r0
 8005a58:	4623      	mov	r3, r4
 8005a5a:	d807      	bhi.n	8005a6c <memmove+0x20>
 8005a5c:	1e43      	subs	r3, r0, #1
 8005a5e:	42a1      	cmp	r1, r4
 8005a60:	d008      	beq.n	8005a74 <memmove+0x28>
 8005a62:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005a66:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005a6a:	e7f8      	b.n	8005a5e <memmove+0x12>
 8005a6c:	4601      	mov	r1, r0
 8005a6e:	4402      	add	r2, r0
 8005a70:	428a      	cmp	r2, r1
 8005a72:	d100      	bne.n	8005a76 <memmove+0x2a>
 8005a74:	bd10      	pop	{r4, pc}
 8005a76:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005a7a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005a7e:	e7f7      	b.n	8005a70 <memmove+0x24>

08005a80 <_sbrk_r>:
 8005a80:	b538      	push	{r3, r4, r5, lr}
 8005a82:	2300      	movs	r3, #0
 8005a84:	4d05      	ldr	r5, [pc, #20]	@ (8005a9c <_sbrk_r+0x1c>)
 8005a86:	4604      	mov	r4, r0
 8005a88:	4608      	mov	r0, r1
 8005a8a:	602b      	str	r3, [r5, #0]
 8005a8c:	f7fb fd1c 	bl	80014c8 <_sbrk>
 8005a90:	1c43      	adds	r3, r0, #1
 8005a92:	d102      	bne.n	8005a9a <_sbrk_r+0x1a>
 8005a94:	682b      	ldr	r3, [r5, #0]
 8005a96:	b103      	cbz	r3, 8005a9a <_sbrk_r+0x1a>
 8005a98:	6023      	str	r3, [r4, #0]
 8005a9a:	bd38      	pop	{r3, r4, r5, pc}
 8005a9c:	20004214 	.word	0x20004214

08005aa0 <memchr>:
 8005aa0:	4603      	mov	r3, r0
 8005aa2:	b510      	push	{r4, lr}
 8005aa4:	b2c9      	uxtb	r1, r1
 8005aa6:	4402      	add	r2, r0
 8005aa8:	4293      	cmp	r3, r2
 8005aaa:	4618      	mov	r0, r3
 8005aac:	d101      	bne.n	8005ab2 <memchr+0x12>
 8005aae:	2000      	movs	r0, #0
 8005ab0:	e003      	b.n	8005aba <memchr+0x1a>
 8005ab2:	7804      	ldrb	r4, [r0, #0]
 8005ab4:	3301      	adds	r3, #1
 8005ab6:	428c      	cmp	r4, r1
 8005ab8:	d1f6      	bne.n	8005aa8 <memchr+0x8>
 8005aba:	bd10      	pop	{r4, pc}

08005abc <memcpy>:
 8005abc:	440a      	add	r2, r1
 8005abe:	4291      	cmp	r1, r2
 8005ac0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8005ac4:	d100      	bne.n	8005ac8 <memcpy+0xc>
 8005ac6:	4770      	bx	lr
 8005ac8:	b510      	push	{r4, lr}
 8005aca:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005ace:	4291      	cmp	r1, r2
 8005ad0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005ad4:	d1f9      	bne.n	8005aca <memcpy+0xe>
 8005ad6:	bd10      	pop	{r4, pc}

08005ad8 <_free_r>:
 8005ad8:	b538      	push	{r3, r4, r5, lr}
 8005ada:	4605      	mov	r5, r0
 8005adc:	2900      	cmp	r1, #0
 8005ade:	d040      	beq.n	8005b62 <_free_r+0x8a>
 8005ae0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005ae4:	1f0c      	subs	r4, r1, #4
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	bfb8      	it	lt
 8005aea:	18e4      	addlt	r4, r4, r3
 8005aec:	f7ff ff74 	bl	80059d8 <__malloc_lock>
 8005af0:	4a1c      	ldr	r2, [pc, #112]	@ (8005b64 <_free_r+0x8c>)
 8005af2:	6813      	ldr	r3, [r2, #0]
 8005af4:	b933      	cbnz	r3, 8005b04 <_free_r+0x2c>
 8005af6:	6063      	str	r3, [r4, #4]
 8005af8:	6014      	str	r4, [r2, #0]
 8005afa:	4628      	mov	r0, r5
 8005afc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005b00:	f7ff bf70 	b.w	80059e4 <__malloc_unlock>
 8005b04:	42a3      	cmp	r3, r4
 8005b06:	d908      	bls.n	8005b1a <_free_r+0x42>
 8005b08:	6820      	ldr	r0, [r4, #0]
 8005b0a:	1821      	adds	r1, r4, r0
 8005b0c:	428b      	cmp	r3, r1
 8005b0e:	bf01      	itttt	eq
 8005b10:	6819      	ldreq	r1, [r3, #0]
 8005b12:	685b      	ldreq	r3, [r3, #4]
 8005b14:	1809      	addeq	r1, r1, r0
 8005b16:	6021      	streq	r1, [r4, #0]
 8005b18:	e7ed      	b.n	8005af6 <_free_r+0x1e>
 8005b1a:	461a      	mov	r2, r3
 8005b1c:	685b      	ldr	r3, [r3, #4]
 8005b1e:	b10b      	cbz	r3, 8005b24 <_free_r+0x4c>
 8005b20:	42a3      	cmp	r3, r4
 8005b22:	d9fa      	bls.n	8005b1a <_free_r+0x42>
 8005b24:	6811      	ldr	r1, [r2, #0]
 8005b26:	1850      	adds	r0, r2, r1
 8005b28:	42a0      	cmp	r0, r4
 8005b2a:	d10b      	bne.n	8005b44 <_free_r+0x6c>
 8005b2c:	6820      	ldr	r0, [r4, #0]
 8005b2e:	4401      	add	r1, r0
 8005b30:	1850      	adds	r0, r2, r1
 8005b32:	4283      	cmp	r3, r0
 8005b34:	6011      	str	r1, [r2, #0]
 8005b36:	d1e0      	bne.n	8005afa <_free_r+0x22>
 8005b38:	6818      	ldr	r0, [r3, #0]
 8005b3a:	685b      	ldr	r3, [r3, #4]
 8005b3c:	4408      	add	r0, r1
 8005b3e:	6010      	str	r0, [r2, #0]
 8005b40:	6053      	str	r3, [r2, #4]
 8005b42:	e7da      	b.n	8005afa <_free_r+0x22>
 8005b44:	d902      	bls.n	8005b4c <_free_r+0x74>
 8005b46:	230c      	movs	r3, #12
 8005b48:	602b      	str	r3, [r5, #0]
 8005b4a:	e7d6      	b.n	8005afa <_free_r+0x22>
 8005b4c:	6820      	ldr	r0, [r4, #0]
 8005b4e:	1821      	adds	r1, r4, r0
 8005b50:	428b      	cmp	r3, r1
 8005b52:	bf01      	itttt	eq
 8005b54:	6819      	ldreq	r1, [r3, #0]
 8005b56:	685b      	ldreq	r3, [r3, #4]
 8005b58:	1809      	addeq	r1, r1, r0
 8005b5a:	6021      	streq	r1, [r4, #0]
 8005b5c:	6063      	str	r3, [r4, #4]
 8005b5e:	6054      	str	r4, [r2, #4]
 8005b60:	e7cb      	b.n	8005afa <_free_r+0x22>
 8005b62:	bd38      	pop	{r3, r4, r5, pc}
 8005b64:	20004210 	.word	0x20004210

08005b68 <_malloc_usable_size_r>:
 8005b68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005b6c:	1f18      	subs	r0, r3, #4
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	bfbc      	itt	lt
 8005b72:	580b      	ldrlt	r3, [r1, r0]
 8005b74:	18c0      	addlt	r0, r0, r3
 8005b76:	4770      	bx	lr

08005b78 <_init>:
 8005b78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b7a:	bf00      	nop
 8005b7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b7e:	bc08      	pop	{r3}
 8005b80:	469e      	mov	lr, r3
 8005b82:	4770      	bx	lr

08005b84 <_fini>:
 8005b84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b86:	bf00      	nop
 8005b88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b8a:	bc08      	pop	{r3}
 8005b8c:	469e      	mov	lr, r3
 8005b8e:	4770      	bx	lr
