// Seed: 2350957768
module module_0 (
    input  logic id_0,
    input  tri   id_1,
    input  logic id_2,
    output tri   id_3
);
  always force id_3 = ({id_2, 1, (!id_2 != ""), id_0});
  wire id_5;
  wire id_6;
  always force id_3 = 1 | 1;
endmodule
module module_1 (
    input wire id_0,
    input logic id_1,
    input supply1 id_2,
    output wor id_3,
    output logic id_4,
    input tri0 id_5,
    output logic id_6,
    input wor id_7,
    output supply0 id_8,
    output supply0 id_9
);
  genvar id_11;
  initial begin
    id_6 <= "";
    $display(1, 1, 1 == 1, "");
    disable id_12;
  end
  always begin
    id_4 <= id_1;
  end
  module_0(
      id_1, id_7, id_1, id_9
  );
endmodule
