// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module subFloat64Sigs (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a,
        b,
        zSign,
        float_exception_flag_i,
        float_exception_flag_o,
        float_exception_flag_o_ap_vld,
        ap_return
);

parameter    ap_ST_fsm_state1 = 14'd1;
parameter    ap_ST_fsm_state2 = 14'd2;
parameter    ap_ST_fsm_state3 = 14'd4;
parameter    ap_ST_fsm_state4 = 14'd8;
parameter    ap_ST_fsm_state5 = 14'd16;
parameter    ap_ST_fsm_state6 = 14'd32;
parameter    ap_ST_fsm_state7 = 14'd64;
parameter    ap_ST_fsm_state8 = 14'd128;
parameter    ap_ST_fsm_state9 = 14'd256;
parameter    ap_ST_fsm_state10 = 14'd512;
parameter    ap_ST_fsm_state11 = 14'd1024;
parameter    ap_ST_fsm_state12 = 14'd2048;
parameter    ap_ST_fsm_state13 = 14'd4096;
parameter    ap_ST_fsm_state14 = 14'd8192;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] a;
input  [63:0] b;
input  [0:0] zSign;
input  [31:0] float_exception_flag_i;
output  [31:0] float_exception_flag_o;
output   float_exception_flag_o_ap_vld;
output  [63:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] float_exception_flag_o;
reg float_exception_flag_o_ap_vld;
reg[63:0] ap_return;

(* fsm_encoding = "none" *) reg   [13:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [7:0] countLeadingZerosHig_address0;
reg    countLeadingZerosHig_ce0;
wire   [3:0] countLeadingZerosHig_q0;
wire   [63:0] grp_propagateFloat64NaN_fu_290_ap_return;
wire   [0:0] tmp_s_fu_399_p2;
wire   [0:0] tmp_5_fu_405_p3;
wire   [0:0] grp_fu_300_p2;
wire   [0:0] tmp_14_fu_447_p2;
wire   [0:0] tmp_6_fu_465_p2;
wire   [0:0] tmp_10_fu_471_p2;
wire   [0:0] tmp_3_fu_555_p2;
wire   [51:0] aSig_fu_327_p1;
reg   [51:0] aSig_reg_1513;
wire   [10:0] aExp_fu_331_p4;
reg   [10:0] aExp_reg_1519;
wire   [51:0] bSig_fu_347_p1;
reg   [51:0] bSig_reg_1525;
wire   [10:0] bExp_fu_351_p4;
reg   [10:0] bExp_reg_1530;
wire   [11:0] expDiff_fu_365_p2;
reg   [11:0] expDiff_reg_1535;
wire   [62:0] aSig_1_cast1_cast_fu_383_p1;
reg   [62:0] aSig_1_cast1_cast_reg_1541;
wire   [62:0] bSig_1_cast1_cast_fu_395_p1;
reg   [0:0] tmp_s_reg_1554;
reg   [0:0] tmp_5_reg_1558;
reg   [0:0] tmp_7_reg_1562;
wire   [10:0] p_s_fu_413_p3;
wire   [10:0] p_2_fu_421_p3;
wire   [0:0] tmp_16_fu_429_p2;
reg   [0:0] tmp_16_reg_1576;
wire   [0:0] tmp_25_fu_435_p2;
reg   [0:0] tmp_25_reg_1580;
reg   [0:0] tmp_6_reg_1587;
wire   [63:0] tmp_20_fu_485_p2;
reg   [0:0] tmp_1_reg_1599;
wire   [62:0] bSig_3_fu_513_p3;
reg   [62:0] bSig_3_reg_1603;
wire   [10:0] expDiff_1_fu_521_p3;
reg   [10:0] expDiff_1_reg_1611;
wire   [0:0] icmp9_fu_543_p2;
reg   [0:0] icmp9_reg_1617;
wire   [5:0] tmp_33_i_fu_549_p2;
reg   [5:0] tmp_33_i_reg_1622;
wire   [62:0] aSig_4_fu_575_p3;
reg   [62:0] aSig_4_reg_1630;
wire    ap_CS_fsm_state2;
wire   [11:0] count_assign_1_fu_597_p2;
reg   [11:0] count_assign_1_reg_1637;
wire   [0:0] tmp_i1_fu_603_p2;
reg   [0:0] tmp_i1_reg_1642;
wire   [0:0] icmp_fu_619_p2;
reg   [0:0] icmp_reg_1648;
wire   [0:0] tmp_37_i_fu_635_p2;
reg   [0:0] tmp_37_i_reg_1653;
wire   [62:0] z_8_fu_703_p3;
wire    ap_CS_fsm_state3;
wire   [62:0] bSig_4_fu_709_p4;
wire   [63:0] zSig_1_fu_726_p2;
wire    ap_CS_fsm_state4;
wire   [0:0] grp_fu_314_p2;
wire   [62:0] z_9_fu_819_p3;
wire    ap_CS_fsm_state5;
wire   [62:0] aSig_2_fu_826_p4;
wire   [63:0] zSig_fu_843_p2;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp1_fu_859_p2;
reg   [0:0] icmp1_reg_1693;
wire    ap_CS_fsm_state7;
wire   [0:0] icmp2_fu_897_p2;
reg   [0:0] icmp2_reg_1698;
reg   [7:0] tmp_47_reg_1704;
reg   [7:0] tmp_31_reg_1709;
reg   [7:0] tmp_33_reg_1714;
wire   [0:0] icmp3_fu_947_p2;
reg   [0:0] icmp3_reg_1719;
wire    ap_CS_fsm_state8;
reg   [3:0] countLeadingZerosHig_2_reg_1729;
wire    ap_CS_fsm_state9;
wire   [6:0] shiftCount_2_fu_998_p2;
reg   [6:0] shiftCount_2_reg_1734;
wire    ap_CS_fsm_state10;
wire   [63:0] zSig_assign_5_fu_1022_p2;
reg   [63:0] zSig_assign_5_reg_1739;
wire   [9:0] roundBits_fu_1028_p1;
reg   [9:0] roundBits_reg_1750;
wire   [11:0] zExp_assign_fu_1039_p2;
reg   [11:0] zExp_assign_reg_1756;
wire    ap_CS_fsm_state11;
wire   [0:0] tmp_40_i_fu_1049_p2;
reg   [0:0] tmp_40_i_reg_1763;
wire   [0:0] tmp_i_i1_fu_1088_p2;
reg   [0:0] tmp_i_i1_reg_1771;
wire   [0:0] tmp_39_i_i_fu_1103_p2;
reg   [0:0] tmp_39_i_i_reg_1777;
wire   [0:0] sel_tmp10_i_fu_1145_p2;
reg   [0:0] sel_tmp10_i_reg_1782;
wire   [0:0] sel_tmp56_i_fu_1157_p2;
reg   [0:0] sel_tmp56_i_reg_1791;
wire   [63:0] z_6_fu_1244_p3;
reg   [63:0] z_6_reg_1798;
wire    ap_CS_fsm_state12;
wire   [0:0] tmp_52_i_fu_1261_p2;
reg   [0:0] tmp_52_i_reg_1803;
wire    ap_CS_fsm_state13;
wire   [0:0] not_tmp_1_i_fu_1291_p2;
reg   [0:0] not_tmp_1_i_reg_1809;
wire   [53:0] zSig1_fu_1333_p2;
reg   [53:0] zSig1_reg_1815;
wire   [0:0] tmp_62_i_fu_1339_p2;
reg   [0:0] tmp_62_i_reg_1820;
wire    grp_propagateFloat64NaN_fu_290_ap_ready;
wire   [31:0] grp_propagateFloat64NaN_fu_290_float_exception_flag_o;
wire    grp_propagateFloat64NaN_fu_290_float_exception_flag_o_ap_vld;
reg   [62:0] aSig_s_reg_177;
reg   [62:0] tmp_26_reg_186;
reg   [10:0] zExp_1_reg_195;
reg   [62:0] bSig_s_reg_205;
reg   [62:0] tmp_24_reg_214;
reg   [10:0] zExp_reg_223;
reg   [10:0] zExp2_reg_233;
reg   [0:0] zSign_assign_1_reg_245;
reg   [63:0] a_assign_reg_255;
reg   [63:0] ap_phi_mux_p_0_phi_fu_270_p16;
reg   [63:0] p_0_reg_265;
wire   [63:0] p_0_i_fu_1488_p3;
wire    ap_CS_fsm_state14;
wire   [63:0] tmp_94_i_i_fu_958_p1;
wire   [31:0] tmp_22_fu_453_p2;
wire   [31:0] float_exception_flag_8_fu_1481_p3;
wire   [0:0] float_exception_flag_7_fu_1475_p2;
reg   [10:0] grp_fu_305_p0;
wire   [11:0] aExp_cast_fu_343_p1;
wire   [11:0] bExp_cast_fu_361_p1;
wire   [61:0] aSig_1_fu_375_p3;
wire   [61:0] bSig_1_fu_387_p3;
wire   [0:0] grp_fu_305_p2;
wire   [61:0] tmp_13_fu_441_p2;
wire   [63:0] tmp_19_fu_477_p3;
wire   [10:0] tmp_fu_371_p1;
wire   [0:0] tmp_4_fu_491_p2;
wire   [62:0] bSig_2_fu_503_p4;
wire   [10:0] expDiff_2_cast_fu_497_p2;
wire   [4:0] tmp_29_fu_533_p4;
wire   [5:0] tmp_17_fu_529_p1;
wire   [62:0] aSig_3_fu_566_p4;
wire   [11:0] expDiff_2_fu_561_p2;
wire   [11:0] expDiff_3_fu_586_p3;
wire   [5:0] tmp_41_fu_609_p4;
wire   [5:0] tmp_34_fu_593_p1;
wire   [63:0] aSig_4_cast_fu_582_p1;
wire   [63:0] tmp_35_i_fu_625_p1;
wire   [63:0] tmp_36_i_fu_629_p2;
wire   [62:0] tmp_31_i_cast_fu_641_p1;
wire   [62:0] tmp_32_i_fu_644_p2;
wire   [0:0] tmp_42_fu_649_p1;
wire   [61:0] tmp_12_fu_658_p4;
wire   [0:0] tmp_19_i_fu_653_p2;
wire   [0:0] tmp_38_i_fu_676_p2;
wire   [0:0] sel_tmp_i_fu_685_p2;
wire   [0:0] sel_tmp1_i_fu_690_p2;
wire   [62:0] tmp_18_fu_668_p3;
wire   [62:0] z_5_cast_fu_681_p1;
wire   [62:0] z_2_fu_695_p3;
wire   [63:0] tmp_26_cast_fu_722_p1;
wire   [63:0] aSig_cast_fu_718_p1;
wire   [62:0] tmp_31_i4_cast_fu_740_p1;
wire   [63:0] bSig_3_cast_fu_732_p1;
wire   [63:0] tmp_35_i7_fu_748_p1;
wire   [63:0] tmp_36_i8_fu_751_p2;
wire   [62:0] tmp_32_i5_fu_743_p2;
wire   [0:0] tmp_32_fu_763_p1;
wire   [0:0] tmp_37_i9_fu_757_p2;
wire   [61:0] tmp_9_fu_773_p4;
wire   [0:0] tmp_19_i1_fu_767_p2;
wire   [0:0] tmp_38_i1_fu_791_p2;
wire   [0:0] tmp_i2_fu_735_p2;
wire   [0:0] sel_tmp_i1_fu_800_p2;
wire   [0:0] sel_tmp1_i1_fu_806_p2;
wire   [62:0] tmp_8_fu_783_p3;
wire   [62:0] z_1_cast_fu_796_p1;
wire   [62:0] z_fu_811_p3;
wire   [63:0] tmp_24_cast_fu_839_p1;
wire   [63:0] bSig_cast_fu_835_p1;
wire   [31:0] tmp_43_fu_849_p4;
wire   [31:0] tmp_44_fu_865_p1;
wire   [31:0] tmp_27_fu_869_p4;
wire   [31:0] tmp_30_fu_879_p3;
wire   [15:0] tmp_45_fu_887_p4;
wire   [31:0] tmp_46_fu_903_p2;
wire   [31:0] p_a_i_i_fu_909_p3;
wire   [7:0] p_v_fu_952_p3;
wire   [4:0] shiftCount_1_fu_970_p3;
wire   [4:0] p_i_i_fu_963_p3;
wire   [4:0] shiftCount_1_i_i_fu_977_p3;
wire   [5:0] tmp28_fu_987_p3;
wire   [6:0] countLeadingZerosHig_3_fu_984_p1;
wire   [6:0] tmp28_cast_fu_994_p1;
wire   [7:0] shiftCount_3_cast1_fu_1004_p1;
wire   [7:0] shiftCount_fu_1008_p2;
wire  signed [31:0] shiftCount_cast_fu_1014_p1;
wire   [63:0] tmp_28_fu_1018_p1;
wire   [11:0] zExp2_cast_fu_1032_p1;
wire   [11:0] shiftCount_3_cast_fu_1036_p1;
wire   [63:0] tmp_43_i_fu_1067_p2;
wire   [5:0] tmp_48_fu_1045_p1;
wire   [63:0] tmp_37_i_i_fu_1094_p1;
wire   [63:0] tmp_38_i_i_fu_1098_p2;
wire   [0:0] tmp_41_i_fu_1055_p2;
wire   [0:0] tmp_42_i_fu_1061_p2;
wire   [0:0] tmp_50_fu_1072_p3;
wire   [0:0] sel_tmp9_i_demorgan_fu_1121_p2;
wire   [0:0] tmp_51_fu_1080_p3;
wire   [0:0] sel_tmp4_i_fu_1109_p2;
wire   [0:0] sel_tmp9_i_fu_1127_p2;
wire   [0:0] tmp31_fu_1139_p2;
wire   [0:0] tmp30_fu_1133_p2;
wire   [0:0] sel_tmp9_demorgan_i_fu_1115_p2;
wire   [0:0] sel_tmp55_i_fu_1151_p2;
wire  signed [11:0] count_assign_2_fu_1163_p2;
wire   [5:0] tmp_52_fu_1172_p4;
wire  signed [31:0] count_assign_i_cast_fu_1168_p1;
wire   [63:0] tmp_33_i_i_fu_1188_p1;
wire   [63:0] tmp_34_i_i_fu_1192_p2;
wire   [0:0] tmp_53_fu_1197_p1;
wire   [62:0] tmp_20_i_i_fu_1206_p4;
wire   [0:0] tmp_19_i_i_fu_1201_p2;
wire   [0:0] tmp_40_i_i_fu_1224_p2;
wire   [0:0] icmp4_fu_1182_p2;
wire   [0:0] sel_tmp_i2_fu_1233_p2;
wire   [0:0] sel_tmp1_i2_fu_1238_p2;
wire   [63:0] z_4_fu_1216_p3;
wire   [63:0] z_5_fu_1229_p1;
wire   [63:0] z_7_fu_1252_p3;
wire   [9:0] roundBits_1_fu_1257_p1;
wire   [63:0] zSig_assign_1_fu_1267_p3;
wire   [9:0] roundBits_2_fu_1279_p3;
wire   [9:0] roundBits_3_fu_1285_p3;
wire   [63:0] zSig_assign_2_fu_1273_p3;
wire   [63:0] tmp_57_i_fu_1297_p2;
wire   [0:0] tmp_58_i_fu_1313_p2;
wire   [31:0] tmp_59_i_fu_1319_p1;
wire   [31:0] tmp_60_i_fu_1323_p2;
wire   [53:0] zSig_assign_1_i_cast_fu_1303_p4;
wire  signed [53:0] tmp_61_i_cast_fu_1329_p1;
wire   [63:0] tmp_48_i_fu_1351_p3;
wire   [31:0] tmp_53_i_fu_1365_p2;
wire   [0:0] not_tmp_i_fu_1371_p2;
wire   [31:0] float_exception_flag_3_fu_1376_p3;
wire   [31:0] sel_tmp21_i_fu_1388_p3;
wire   [31:0] float_exception_flag_5_fu_1395_p3;
wire   [0:0] tmp_55_fu_1402_p1;
wire   [30:0] tmp_36_fu_1411_p4;
wire   [0:0] tmp_35_fu_1406_p2;
wire   [11:0] tmp_37_fu_1429_p3;
wire   [11:0] tmp_38_fu_1435_p3;
wire   [11:0] tmp_39_fu_1441_p3;
wire   [63:0] tmp_67_i_fu_1456_p4;
wire   [63:0] tmp_66_i_fu_1448_p3;
wire   [0:0] tmp32_fu_1471_p2;
wire   [0:0] float_exception_flag_4_fu_1383_p2;
wire   [31:0] tmp_46_i_fu_1345_p2;
wire   [31:0] float_exception_flag_6_fu_1421_p3;
wire   [63:0] tmp_49_i_fu_1359_p2;
wire   [63:0] tmp_68_i_fu_1465_p2;
reg   [63:0] ap_return_preg;
reg   [13:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 14'd1;
#0 ap_return_preg = 64'd0;
end

subFloat64Sigs_cobkb #(
    .DataWidth( 4 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
countLeadingZerosHig_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(countLeadingZerosHig_address0),
    .ce0(countLeadingZerosHig_ce0),
    .q0(countLeadingZerosHig_q0)
);

propagateFloat64NaN grp_propagateFloat64NaN_fu_290(
    .ap_ready(grp_propagateFloat64NaN_fu_290_ap_ready),
    .a(a),
    .b(b),
    .float_exception_flag_i(float_exception_flag_i),
    .float_exception_flag_o(grp_propagateFloat64NaN_fu_290_float_exception_flag_o),
    .float_exception_flag_o_ap_vld(grp_propagateFloat64NaN_fu_290_float_exception_flag_o_ap_vld),
    .ap_return(grp_propagateFloat64NaN_fu_290_ap_return)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 64'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            ap_return_preg <= ap_phi_mux_p_0_phi_fu_270_p16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_25_fu_435_p2 == 1'd1) & (grp_fu_300_p2 == 1'd0) & (tmp_5_fu_405_p3 == 1'd0) & (tmp_16_fu_429_p2 == 1'd0) & (tmp_s_fu_399_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        aSig_s_reg_177 <= aSig_1_cast1_cast_fu_383_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        aSig_s_reg_177 <= z_8_fu_703_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        a_assign_reg_255 <= zSig_1_fu_726_p2;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        a_assign_reg_255 <= zSig_fu_843_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_16_fu_429_p2 == 1'd1) & (grp_fu_300_p2 == 1'd0) & (tmp_5_fu_405_p3 == 1'd0) & (tmp_s_fu_399_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        bSig_s_reg_205 <= bSig_1_cast1_cast_fu_395_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        bSig_s_reg_205 <= z_9_fu_819_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_300_p2 == 1'd0) & (tmp_5_fu_405_p3 == 1'd0) & (tmp_25_fu_435_p2 == 1'd0) & (tmp_16_fu_429_p2 == 1'd0) & (tmp_s_fu_399_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        p_0_reg_265 <= 64'd0;
    end else if (((tmp_3_fu_555_p2 == 1'd1) & (grp_fu_300_p2 == 1'd1) & (tmp_s_fu_399_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        p_0_reg_265 <= a;
    end else if (((tmp_14_fu_447_p2 == 1'd1) & (grp_fu_300_p2 == 1'd1) & (tmp_5_fu_405_p3 == 1'd0) & (tmp_s_fu_399_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        p_0_reg_265 <= 64'd9223372036854775807;
    end else if (((tmp_10_fu_471_p2 == 1'd1) & (tmp_6_fu_465_p2 == 1'd1) & (tmp_5_fu_405_p3 == 1'd1) & (tmp_s_fu_399_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        p_0_reg_265 <= tmp_20_fu_485_p2;
    end else if (((1'b1 == ap_CS_fsm_state14) & (((((tmp_5_reg_1558 == 1'd1) & (tmp_6_reg_1587 == 1'd0) & (tmp_s_reg_1554 == 1'd0)) | ((tmp_s_reg_1554 == 1'd1) & (tmp_1_reg_1599 == 1'd0))) | ((tmp_25_reg_1580 == 1'd1) & (tmp_7_reg_1562 == 1'd0) & (tmp_5_reg_1558 == 1'd0) & (tmp_s_reg_1554 == 1'd0))) | ((tmp_16_reg_1576 == 1'd1) & (tmp_7_reg_1562 == 1'd0) & (tmp_5_reg_1558 == 1'd0) & (tmp_s_reg_1554 == 1'd0))))) begin
        p_0_reg_265 <= p_0_i_fu_1488_p3;
    end else if ((((grp_fu_300_p2 == 1'd1) & (tmp_3_fu_555_p2 == 1'd0) & (tmp_s_fu_399_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((tmp_6_fu_465_p2 == 1'd1) & (tmp_5_fu_405_p3 == 1'd1) & (tmp_10_fu_471_p2 == 1'd0) & (tmp_s_fu_399_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((grp_fu_300_p2 == 1'd1) & (tmp_14_fu_447_p2 == 1'd0) & (tmp_5_fu_405_p3 == 1'd0) & (tmp_s_fu_399_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        p_0_reg_265 <= grp_propagateFloat64NaN_fu_290_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_16_fu_429_p2 == 1'd1) & (grp_fu_300_p2 == 1'd0) & (tmp_5_fu_405_p3 == 1'd0) & (tmp_s_fu_399_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                tmp_24_reg_214[62 : 10] <= aSig_1_cast1_cast_fu_383_p1[62 : 10];
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
                tmp_24_reg_214[62 : 10] <= aSig_2_fu_826_p4[62 : 10];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_25_fu_435_p2 == 1'd1) & (grp_fu_300_p2 == 1'd0) & (tmp_5_fu_405_p3 == 1'd0) & (tmp_16_fu_429_p2 == 1'd0) & (tmp_s_fu_399_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                tmp_26_reg_186[62 : 10] <= bSig_1_cast1_cast_fu_395_p1[62 : 10];
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
                tmp_26_reg_186[62 : 10] <= bSig_4_fu_709_p4[62 : 10];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        zExp2_reg_233 <= zExp_1_reg_195;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        zExp2_reg_233 <= zExp_reg_223;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_25_fu_435_p2 == 1'd1) & (grp_fu_300_p2 == 1'd0) & (tmp_5_fu_405_p3 == 1'd0) & (tmp_16_fu_429_p2 == 1'd0) & (tmp_s_fu_399_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        zExp_1_reg_195 <= p_s_fu_413_p3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        zExp_1_reg_195 <= bExp_reg_1530;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_16_fu_429_p2 == 1'd1) & (grp_fu_300_p2 == 1'd0) & (tmp_5_fu_405_p3 == 1'd0) & (tmp_s_fu_399_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        zExp_reg_223 <= p_2_fu_421_p3;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        zExp_reg_223 <= aExp_reg_1519;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        zSign_assign_1_reg_245 <= grp_fu_314_p2;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        zSign_assign_1_reg_245 <= zSign;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        aExp_reg_1519 <= {{a[62:52]}};
        aSig_1_cast1_cast_reg_1541[61 : 10] <= aSig_1_cast1_cast_fu_383_p1[61 : 10];
        aSig_reg_1513 <= aSig_fu_327_p1;
        bExp_reg_1530 <= {{b[62:52]}};
        bSig_reg_1525 <= bSig_fu_347_p1;
        expDiff_reg_1535 <= expDiff_fu_365_p2;
        tmp_s_reg_1554 <= tmp_s_fu_399_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        aSig_4_reg_1630[62 : 10] <= aSig_4_fu_575_p3[62 : 10];
        count_assign_1_reg_1637 <= count_assign_1_fu_597_p2;
        icmp_reg_1648 <= icmp_fu_619_p2;
        tmp_37_i_reg_1653 <= tmp_37_i_fu_635_p2;
        tmp_i1_reg_1642 <= tmp_i1_fu_603_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_300_p2 == 1'd0) & (tmp_s_fu_399_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        bSig_3_reg_1603[62 : 10] <= bSig_3_fu_513_p3[62 : 10];
        expDiff_1_reg_1611 <= expDiff_1_fu_521_p3;
        icmp9_reg_1617 <= icmp9_fu_543_p2;
        tmp_33_i_reg_1622 <= tmp_33_i_fu_549_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        countLeadingZerosHig_2_reg_1729 <= countLeadingZerosHig_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        icmp1_reg_1693 <= icmp1_fu_859_p2;
        icmp2_reg_1698 <= icmp2_fu_897_p2;
        tmp_31_reg_1709 <= {{p_a_i_i_fu_909_p3[23:16]}};
        tmp_33_reg_1714 <= {{p_a_i_i_fu_909_p3[31:24]}};
        tmp_47_reg_1704 <= {{p_a_i_i_fu_909_p3[31:24]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        icmp3_reg_1719 <= icmp3_fu_947_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        not_tmp_1_i_reg_1809 <= not_tmp_1_i_fu_1291_p2;
        tmp_52_i_reg_1803 <= tmp_52_i_fu_1261_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        roundBits_reg_1750 <= roundBits_fu_1028_p1;
        shiftCount_2_reg_1734 <= shiftCount_2_fu_998_p2;
        zSig_assign_5_reg_1739 <= zSig_assign_5_fu_1022_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sel_tmp10_i_reg_1782 <= sel_tmp10_i_fu_1145_p2;
        sel_tmp56_i_reg_1791 <= sel_tmp56_i_fu_1157_p2;
        tmp_39_i_i_reg_1777 <= tmp_39_i_i_fu_1103_p2;
        tmp_40_i_reg_1763 <= tmp_40_i_fu_1049_p2;
        tmp_i_i1_reg_1771 <= tmp_i_i1_fu_1088_p2;
        zExp_assign_reg_1756 <= zExp_assign_fu_1039_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_300_p2 == 1'd0) & (tmp_5_fu_405_p3 == 1'd0) & (tmp_s_fu_399_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp_16_reg_1576 <= tmp_16_fu_429_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_fu_399_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp_1_reg_1599 <= grp_fu_300_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_300_p2 == 1'd0) & (tmp_5_fu_405_p3 == 1'd0) & (tmp_16_fu_429_p2 == 1'd0) & (tmp_s_fu_399_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp_25_reg_1580 <= tmp_25_fu_435_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_fu_399_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp_5_reg_1558 <= expDiff_fu_365_p2[32'd11];
    end
end

always @ (posedge ap_clk) begin
    if (((sel_tmp56_i_reg_1791 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        tmp_62_i_reg_1820 <= tmp_62_i_fu_1339_p2;
        zSig1_reg_1815 <= zSig1_fu_1333_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_405_p3 == 1'd1) & (tmp_s_fu_399_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp_6_reg_1587 <= tmp_6_fu_465_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_405_p3 == 1'd0) & (tmp_s_fu_399_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp_7_reg_1562 <= grp_fu_300_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_i1_reg_1771 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        z_6_reg_1798 <= z_6_fu_1244_p3;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (((((tmp_5_reg_1558 == 1'd1) & (tmp_6_reg_1587 == 1'd0) & (tmp_s_reg_1554 == 1'd0)) | ((tmp_s_reg_1554 == 1'd1) & (tmp_1_reg_1599 == 1'd0))) | ((tmp_25_reg_1580 == 1'd1) & (tmp_7_reg_1562 == 1'd0) & (tmp_5_reg_1558 == 1'd0) & (tmp_s_reg_1554 == 1'd0))) | ((tmp_16_reg_1576 == 1'd1) & (tmp_7_reg_1562 == 1'd0) & (tmp_5_reg_1558 == 1'd0) & (tmp_s_reg_1554 == 1'd0))))) begin
        ap_phi_mux_p_0_phi_fu_270_p16 = p_0_i_fu_1488_p3;
    end else begin
        ap_phi_mux_p_0_phi_fu_270_p16 = p_0_reg_265;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        ap_return = ap_phi_mux_p_0_phi_fu_270_p16;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        countLeadingZerosHig_ce0 = 1'b1;
    end else begin
        countLeadingZerosHig_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (((((float_exception_flag_7_fu_1475_p2 == 1'd1) & (tmp_5_reg_1558 == 1'd1) & (tmp_6_reg_1587 == 1'd0) & (tmp_s_reg_1554 == 1'd0)) | ((float_exception_flag_7_fu_1475_p2 == 1'd1) & (tmp_s_reg_1554 == 1'd1) & (tmp_1_reg_1599 == 1'd0))) | ((float_exception_flag_7_fu_1475_p2 == 1'd1) & (tmp_25_reg_1580 == 1'd1) & (tmp_7_reg_1562 == 1'd0) & (tmp_5_reg_1558 == 1'd0) & (tmp_s_reg_1554 == 1'd0))) | ((float_exception_flag_7_fu_1475_p2 == 1'd1) & (tmp_16_reg_1576 == 1'd1) & (tmp_7_reg_1562 == 1'd0) & (tmp_5_reg_1558 == 1'd0) & (tmp_s_reg_1554 == 1'd0))))) begin
        float_exception_flag_o = float_exception_flag_8_fu_1481_p3;
    end else if (((tmp_14_fu_447_p2 == 1'd1) & (grp_fu_300_p2 == 1'd1) & (tmp_5_fu_405_p3 == 1'd0) & (tmp_s_fu_399_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        float_exception_flag_o = tmp_22_fu_453_p2;
    end else if ((((grp_fu_300_p2 == 1'd1) & (tmp_3_fu_555_p2 == 1'd0) & (tmp_s_fu_399_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (grp_propagateFloat64NaN_fu_290_float_exception_flag_o_ap_vld == 1'b1) & (ap_start == 1'b1)) | ((tmp_6_fu_465_p2 == 1'd1) & (tmp_5_fu_405_p3 == 1'd1) & (tmp_10_fu_471_p2 == 1'd0) & (tmp_s_fu_399_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (grp_propagateFloat64NaN_fu_290_float_exception_flag_o_ap_vld == 1'b1) & (ap_start == 1'b1)) | ((grp_fu_300_p2 == 1'd1) & (tmp_14_fu_447_p2 == 1'd0) & (tmp_5_fu_405_p3 == 1'd0) & (tmp_s_fu_399_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (grp_propagateFloat64NaN_fu_290_float_exception_flag_o_ap_vld == 1'b1) & (ap_start == 1'b1)))) begin
        float_exception_flag_o = grp_propagateFloat64NaN_fu_290_float_exception_flag_o;
    end else begin
        float_exception_flag_o = float_exception_flag_i;
    end
end

always @ (*) begin
    if ((((tmp_14_fu_447_p2 == 1'd1) & (grp_fu_300_p2 == 1'd1) & (tmp_5_fu_405_p3 == 1'd0) & (tmp_s_fu_399_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((1'b1 == ap_CS_fsm_state14) & (((((float_exception_flag_7_fu_1475_p2 == 1'd1) & (tmp_5_reg_1558 == 1'd1) & (tmp_6_reg_1587 == 1'd0) & (tmp_s_reg_1554 == 1'd0)) | ((float_exception_flag_7_fu_1475_p2 == 1'd1) & (tmp_s_reg_1554 == 1'd1) & (tmp_1_reg_1599 == 1'd0))) | ((float_exception_flag_7_fu_1475_p2 == 1'd1) & (tmp_25_reg_1580 == 1'd1) & (tmp_7_reg_1562 == 1'd0) & (tmp_5_reg_1558 == 1'd0) & (tmp_s_reg_1554 == 1'd0))) | ((float_exception_flag_7_fu_1475_p2 == 1'd1) & (tmp_16_reg_1576 == 1'd1) & (tmp_7_reg_1562 == 1'd0) & (tmp_5_reg_1558 == 1'd0) & (tmp_s_reg_1554 == 1'd0)))))) begin
        float_exception_flag_o_ap_vld = 1'b1;
    end else if ((((grp_fu_300_p2 == 1'd1) & (tmp_3_fu_555_p2 == 1'd0) & (tmp_s_fu_399_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((tmp_6_fu_465_p2 == 1'd1) & (tmp_5_fu_405_p3 == 1'd1) & (tmp_10_fu_471_p2 == 1'd0) & (tmp_s_fu_399_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((grp_fu_300_p2 == 1'd1) & (tmp_14_fu_447_p2 == 1'd0) & (tmp_5_fu_405_p3 == 1'd0) & (tmp_s_fu_399_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        float_exception_flag_o_ap_vld = grp_propagateFloat64NaN_fu_290_float_exception_flag_o_ap_vld;
    end else begin
        float_exception_flag_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_305_p0 = aExp_reg_1519;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_305_p0 = {{a[62:52]}};
    end else begin
        grp_fu_305_p0 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((grp_fu_300_p2 == 1'd0) & (tmp_s_fu_399_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if (((tmp_5_fu_405_p3 == 1'd1) & (tmp_6_fu_465_p2 == 1'd0) & (tmp_s_fu_399_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (((((grp_fu_300_p2 == 1'd1) & (tmp_s_fu_399_p2 == 1'd1)) | ((tmp_6_fu_465_p2 == 1'd1) & (tmp_5_fu_405_p3 == 1'd1) & (tmp_s_fu_399_p2 == 1'd0))) | ((tmp_5_fu_405_p3 == 1'd0) & (tmp_25_fu_435_p2 == 1'd0) & (tmp_16_fu_429_p2 == 1'd0) & (tmp_s_fu_399_p2 == 1'd0))) | ((grp_fu_300_p2 == 1'd1) & (tmp_5_fu_405_p3 == 1'd0) & (tmp_s_fu_399_p2 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else if (((tmp_25_fu_435_p2 == 1'd1) & (grp_fu_300_p2 == 1'd0) & (tmp_5_fu_405_p3 == 1'd0) & (tmp_16_fu_429_p2 == 1'd0) & (tmp_s_fu_399_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((tmp_16_fu_429_p2 == 1'd1) & (grp_fu_300_p2 == 1'd0) & (tmp_5_fu_405_p3 == 1'd0) & (tmp_s_fu_399_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign aExp_cast_fu_343_p1 = aExp_fu_331_p4;

assign aExp_fu_331_p4 = {{a[62:52]}};

assign aSig_1_cast1_cast_fu_383_p1 = aSig_1_fu_375_p3;

assign aSig_1_fu_375_p3 = {{aSig_fu_327_p1}, {10'd0}};

assign aSig_2_fu_826_p4 = {{{{1'd1}, {aSig_reg_1513}}}, {10'd0}};

assign aSig_3_fu_566_p4 = {{{{1'd1}, {aSig_reg_1513}}}, {10'd0}};

assign aSig_4_cast_fu_582_p1 = aSig_4_fu_575_p3;

assign aSig_4_fu_575_p3 = ((grp_fu_305_p2[0:0] === 1'b1) ? aSig_1_cast1_cast_reg_1541 : aSig_3_fu_566_p4);

assign aSig_cast_fu_718_p1 = aSig_s_reg_177;

assign aSig_fu_327_p1 = a[51:0];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign bExp_cast_fu_361_p1 = bExp_fu_351_p4;

assign bExp_fu_351_p4 = {{b[62:52]}};

assign bSig_1_cast1_cast_fu_395_p1 = bSig_1_fu_387_p3;

assign bSig_1_fu_387_p3 = {{bSig_fu_347_p1}, {10'd0}};

assign bSig_2_fu_503_p4 = {{{{1'd1}, {bSig_fu_347_p1}}}, {10'd0}};

assign bSig_3_cast_fu_732_p1 = bSig_3_reg_1603;

assign bSig_3_fu_513_p3 = ((tmp_4_fu_491_p2[0:0] === 1'b1) ? bSig_1_cast1_cast_fu_395_p1 : bSig_2_fu_503_p4);

assign bSig_4_fu_709_p4 = {{{{1'd1}, {bSig_reg_1525}}}, {10'd0}};

assign bSig_cast_fu_835_p1 = bSig_s_reg_205;

assign bSig_fu_347_p1 = b[51:0];

assign countLeadingZerosHig_3_fu_984_p1 = countLeadingZerosHig_2_reg_1729;

assign countLeadingZerosHig_address0 = tmp_94_i_i_fu_958_p1;

assign count_assign_1_fu_597_p2 = (12'd0 - expDiff_3_fu_586_p3);

assign count_assign_2_fu_1163_p2 = (12'd0 - zExp_assign_reg_1756);

assign count_assign_i_cast_fu_1168_p1 = count_assign_2_fu_1163_p2;

assign expDiff_1_fu_521_p3 = ((tmp_4_fu_491_p2[0:0] === 1'b1) ? expDiff_2_cast_fu_497_p2 : tmp_fu_371_p1);

assign expDiff_2_cast_fu_497_p2 = ($signed(11'd2047) + $signed(tmp_fu_371_p1));

assign expDiff_2_fu_561_p2 = (12'd1 + expDiff_reg_1535);

assign expDiff_3_fu_586_p3 = ((grp_fu_305_p2[0:0] === 1'b1) ? expDiff_2_fu_561_p2 : expDiff_reg_1535);

assign expDiff_fu_365_p2 = (aExp_cast_fu_343_p1 - bExp_cast_fu_361_p1);

assign float_exception_flag_3_fu_1376_p3 = ((tmp_52_i_reg_1803[0:0] === 1'b1) ? float_exception_flag_i : tmp_53_i_fu_1365_p2);

assign float_exception_flag_4_fu_1383_p2 = (sel_tmp10_i_reg_1782 & not_tmp_i_fu_1371_p2);

assign float_exception_flag_5_fu_1395_p3 = ((tmp_40_i_reg_1763[0:0] === 1'b1) ? sel_tmp21_i_fu_1388_p3 : float_exception_flag_i);

assign float_exception_flag_6_fu_1421_p3 = {{tmp_36_fu_1411_p4}, {tmp_35_fu_1406_p2}};

assign float_exception_flag_7_fu_1475_p2 = (tmp32_fu_1471_p2 | float_exception_flag_4_fu_1383_p2);

assign float_exception_flag_8_fu_1481_p3 = ((sel_tmp56_i_reg_1791[0:0] === 1'b1) ? tmp_46_i_fu_1345_p2 : float_exception_flag_6_fu_1421_p3);

assign grp_fu_300_p2 = ((aExp_fu_331_p4 == 11'd2047) ? 1'b1 : 1'b0);

assign grp_fu_305_p2 = ((grp_fu_305_p0 == 11'd0) ? 1'b1 : 1'b0);

assign grp_fu_314_p2 = (zSign ^ 1'd1);

assign icmp1_fu_859_p2 = ((tmp_43_fu_849_p4 == 32'd0) ? 1'b1 : 1'b0);

assign icmp2_fu_897_p2 = ((tmp_45_fu_887_p4 == 16'd0) ? 1'b1 : 1'b0);

assign icmp3_fu_947_p2 = ((tmp_47_reg_1704 == 8'd0) ? 1'b1 : 1'b0);

assign icmp4_fu_1182_p2 = (($signed(tmp_52_fu_1172_p4) < $signed(6'd1)) ? 1'b1 : 1'b0);

assign icmp9_fu_543_p2 = ((tmp_29_fu_533_p4 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_fu_619_p2 = (($signed(tmp_41_fu_609_p4) < $signed(6'd1)) ? 1'b1 : 1'b0);

assign not_tmp_1_i_fu_1291_p2 = ((roundBits_3_fu_1285_p3 != 10'd0) ? 1'b1 : 1'b0);

assign not_tmp_i_fu_1371_p2 = (tmp_52_i_reg_1803 ^ 1'd1);

assign p_0_i_fu_1488_p3 = ((sel_tmp56_i_reg_1791[0:0] === 1'b1) ? tmp_49_i_fu_1359_p2 : tmp_68_i_fu_1465_p2);

assign p_2_fu_421_p3 = ((grp_fu_305_p2[0:0] === 1'b1) ? 11'd1 : aExp_fu_331_p4);

assign p_a_i_i_fu_909_p3 = ((icmp2_fu_897_p2[0:0] === 1'b1) ? tmp_46_fu_903_p2 : tmp_30_fu_879_p3);

assign p_i_i_fu_963_p3 = ((icmp2_reg_1698[0:0] === 1'b1) ? 5'd16 : 5'd0);

assign p_s_fu_413_p3 = ((grp_fu_305_p2[0:0] === 1'b1) ? 11'd1 : bExp_fu_351_p4);

assign p_v_fu_952_p3 = ((icmp3_fu_947_p2[0:0] === 1'b1) ? tmp_31_reg_1709 : tmp_33_reg_1714);

assign roundBits_1_fu_1257_p1 = z_7_fu_1252_p3[9:0];

assign roundBits_2_fu_1279_p3 = ((sel_tmp10_i_reg_1782[0:0] === 1'b1) ? roundBits_1_fu_1257_p1 : roundBits_reg_1750);

assign roundBits_3_fu_1285_p3 = ((tmp_40_i_reg_1763[0:0] === 1'b1) ? roundBits_2_fu_1279_p3 : roundBits_reg_1750);

assign roundBits_fu_1028_p1 = zSig_assign_5_fu_1022_p2[9:0];

assign sel_tmp10_i_fu_1145_p2 = (tmp31_fu_1139_p2 & tmp30_fu_1133_p2);

assign sel_tmp1_i1_fu_806_p2 = (sel_tmp_i1_fu_800_p2 & icmp9_reg_1617);

assign sel_tmp1_i2_fu_1238_p2 = (sel_tmp_i2_fu_1233_p2 & icmp4_fu_1182_p2);

assign sel_tmp1_i_fu_690_p2 = (sel_tmp_i_fu_685_p2 & icmp_reg_1648);

assign sel_tmp21_i_fu_1388_p3 = ((sel_tmp10_i_reg_1782[0:0] === 1'b1) ? float_exception_flag_3_fu_1376_p3 : float_exception_flag_i);

assign sel_tmp4_i_fu_1109_p2 = (tmp_41_i_fu_1055_p2 ^ 1'd1);

assign sel_tmp55_i_fu_1151_p2 = (tmp_41_i_fu_1055_p2 | sel_tmp9_demorgan_i_fu_1115_p2);

assign sel_tmp56_i_fu_1157_p2 = (tmp_40_i_fu_1049_p2 & sel_tmp55_i_fu_1151_p2);

assign sel_tmp9_demorgan_i_fu_1115_p2 = (tmp_50_fu_1072_p3 & tmp_42_i_fu_1061_p2);

assign sel_tmp9_i_demorgan_fu_1121_p2 = (tmp_50_fu_1072_p3 & tmp_42_i_fu_1061_p2);

assign sel_tmp9_i_fu_1127_p2 = (sel_tmp9_i_demorgan_fu_1121_p2 ^ 1'd1);

assign sel_tmp_i1_fu_800_p2 = (tmp_i2_fu_735_p2 ^ 1'd1);

assign sel_tmp_i2_fu_1233_p2 = (tmp_i_i1_reg_1771 ^ 1'd1);

assign sel_tmp_i_fu_685_p2 = (tmp_i1_reg_1642 ^ 1'd1);

assign shiftCount_1_fu_970_p3 = ((icmp2_reg_1698[0:0] === 1'b1) ? 5'd24 : 5'd8);

assign shiftCount_1_i_i_fu_977_p3 = ((icmp3_reg_1719[0:0] === 1'b1) ? shiftCount_1_fu_970_p3 : p_i_i_fu_963_p3);

assign shiftCount_2_fu_998_p2 = (countLeadingZerosHig_3_fu_984_p1 + tmp28_cast_fu_994_p1);

assign shiftCount_3_cast1_fu_1004_p1 = shiftCount_2_fu_998_p2;

assign shiftCount_3_cast_fu_1036_p1 = shiftCount_2_reg_1734;

assign shiftCount_cast_fu_1014_p1 = $signed(shiftCount_fu_1008_p2);

assign shiftCount_fu_1008_p2 = ($signed(8'd255) + $signed(shiftCount_3_cast1_fu_1004_p1));

assign tmp28_cast_fu_994_p1 = tmp28_fu_987_p3;

assign tmp28_fu_987_p3 = {{icmp1_reg_1693}, {shiftCount_1_i_i_fu_977_p3}};

assign tmp30_fu_1133_p2 = (tmp_51_fu_1080_p3 & sel_tmp4_i_fu_1109_p2);

assign tmp31_fu_1139_p2 = (tmp_40_i_fu_1049_p2 & sel_tmp9_i_fu_1127_p2);

assign tmp32_fu_1471_p2 = (sel_tmp56_i_reg_1791 | not_tmp_1_i_reg_1809);

assign tmp_10_fu_471_p2 = ((bSig_fu_347_p1 == 52'd0) ? 1'b1 : 1'b0);

assign tmp_12_fu_658_p4 = {{tmp_32_i_fu_644_p2[62:1]}};

assign tmp_13_fu_441_p2 = (bSig_1_fu_387_p3 | aSig_1_fu_375_p3);

assign tmp_14_fu_447_p2 = ((tmp_13_fu_441_p2 == 62'd0) ? 1'b1 : 1'b0);

assign tmp_16_fu_429_p2 = ((bSig_1_fu_387_p3 < aSig_1_fu_375_p3) ? 1'b1 : 1'b0);

assign tmp_17_fu_529_p1 = expDiff_1_fu_521_p3[5:0];

assign tmp_18_fu_668_p3 = {{tmp_12_fu_658_p4}, {tmp_19_i_fu_653_p2}};

assign tmp_19_fu_477_p3 = {{grp_fu_314_p2}, {63'd0}};

assign tmp_19_i1_fu_767_p2 = (tmp_37_i9_fu_757_p2 | tmp_32_fu_763_p1);

assign tmp_19_i_fu_653_p2 = (tmp_42_fu_649_p1 | tmp_37_i_reg_1653);

assign tmp_19_i_i_fu_1201_p2 = (tmp_53_fu_1197_p1 | tmp_39_i_i_reg_1777);

assign tmp_20_fu_485_p2 = (tmp_19_fu_477_p3 | 64'd9218868437227405312);

assign tmp_20_i_i_fu_1206_p4 = {{tmp_34_i_i_fu_1192_p2[63:1]}};

assign tmp_22_fu_453_p2 = (float_exception_flag_i | 32'd16);

assign tmp_24_cast_fu_839_p1 = tmp_24_reg_214;

assign tmp_25_fu_435_p2 = ((aSig_1_fu_375_p3 < bSig_1_fu_387_p3) ? 1'b1 : 1'b0);

assign tmp_26_cast_fu_722_p1 = tmp_26_reg_186;

assign tmp_27_fu_869_p4 = {{a_assign_reg_255[63:32]}};

assign tmp_28_fu_1018_p1 = $unsigned(shiftCount_cast_fu_1014_p1);

assign tmp_29_fu_533_p4 = {{expDiff_1_fu_521_p3[10:6]}};

assign tmp_30_fu_879_p3 = ((icmp1_fu_859_p2[0:0] === 1'b1) ? tmp_44_fu_865_p1 : tmp_27_fu_869_p4);

assign tmp_31_i4_cast_fu_740_p1 = expDiff_1_reg_1611;

assign tmp_31_i_cast_fu_641_p1 = count_assign_1_reg_1637;

assign tmp_32_fu_763_p1 = tmp_32_i5_fu_743_p2[0:0];

assign tmp_32_i5_fu_743_p2 = bSig_3_reg_1603 >> tmp_31_i4_cast_fu_740_p1;

assign tmp_32_i_fu_644_p2 = aSig_4_reg_1630 >> tmp_31_i_cast_fu_641_p1;

assign tmp_33_i_fu_549_p2 = (6'd0 - tmp_17_fu_529_p1);

assign tmp_33_i_i_fu_1188_p1 = $unsigned(count_assign_i_cast_fu_1168_p1);

assign tmp_34_fu_593_p1 = expDiff_3_fu_586_p3[5:0];

assign tmp_34_i_i_fu_1192_p2 = zSig_assign_5_reg_1739 >> tmp_33_i_i_fu_1188_p1;

assign tmp_35_fu_1406_p2 = (tmp_55_fu_1402_p1 | not_tmp_1_i_reg_1809);

assign tmp_35_i7_fu_748_p1 = tmp_33_i_reg_1622;

assign tmp_35_i_fu_625_p1 = tmp_34_fu_593_p1;

assign tmp_36_fu_1411_p4 = {{float_exception_flag_5_fu_1395_p3[31:1]}};

assign tmp_36_i8_fu_751_p2 = bSig_3_cast_fu_732_p1 << tmp_35_i7_fu_748_p1;

assign tmp_36_i_fu_629_p2 = aSig_4_cast_fu_582_p1 << tmp_35_i_fu_625_p1;

assign tmp_37_fu_1429_p3 = ((sel_tmp10_i_reg_1782[0:0] === 1'b1) ? 12'd0 : zExp_assign_reg_1756);

assign tmp_37_i9_fu_757_p2 = ((tmp_36_i8_fu_751_p2 != 64'd0) ? 1'b1 : 1'b0);

assign tmp_37_i_fu_635_p2 = ((tmp_36_i_fu_629_p2 != 64'd0) ? 1'b1 : 1'b0);

assign tmp_37_i_i_fu_1094_p1 = tmp_48_fu_1045_p1;

assign tmp_38_fu_1435_p3 = ((tmp_40_i_reg_1763[0:0] === 1'b1) ? tmp_37_fu_1429_p3 : zExp_assign_reg_1756);

assign tmp_38_i1_fu_791_p2 = ((bSig_3_reg_1603 != 63'd0) ? 1'b1 : 1'b0);

assign tmp_38_i_fu_676_p2 = ((aSig_4_reg_1630 != 63'd0) ? 1'b1 : 1'b0);

assign tmp_38_i_i_fu_1098_p2 = zSig_assign_5_reg_1739 << tmp_37_i_i_fu_1094_p1;

assign tmp_39_fu_1441_p3 = ((tmp_62_i_reg_1820[0:0] === 1'b1) ? 12'd0 : tmp_38_fu_1435_p3);

assign tmp_39_i_i_fu_1103_p2 = ((tmp_38_i_i_fu_1098_p2 != 64'd0) ? 1'b1 : 1'b0);

assign tmp_3_fu_555_p2 = ((aSig_fu_327_p1 == 52'd0) ? 1'b1 : 1'b0);

assign tmp_40_i_fu_1049_p2 = ((zExp_assign_fu_1039_p2 > 12'd2044) ? 1'b1 : 1'b0);

assign tmp_40_i_i_fu_1224_p2 = ((zSig_assign_5_reg_1739 != 64'd0) ? 1'b1 : 1'b0);

assign tmp_41_fu_609_p4 = {{count_assign_1_fu_597_p2[11:6]}};

assign tmp_41_i_fu_1055_p2 = (($signed(zExp_assign_fu_1039_p2) > $signed(12'd2045)) ? 1'b1 : 1'b0);

assign tmp_42_fu_649_p1 = tmp_32_i_fu_644_p2[0:0];

assign tmp_42_i_fu_1061_p2 = ((zExp_assign_fu_1039_p2 == 12'd2045) ? 1'b1 : 1'b0);

assign tmp_43_fu_849_p4 = {{a_assign_reg_255[63:32]}};

assign tmp_43_i_fu_1067_p2 = (64'd512 + zSig_assign_5_reg_1739);

assign tmp_44_fu_865_p1 = a_assign_reg_255[31:0];

assign tmp_45_fu_887_p4 = {{tmp_30_fu_879_p3[31:16]}};

assign tmp_46_fu_903_p2 = tmp_30_fu_879_p3 << 32'd16;

assign tmp_46_i_fu_1345_p2 = (float_exception_flag_i | 32'd9);

assign tmp_48_fu_1045_p1 = zExp_assign_fu_1039_p2[5:0];

assign tmp_48_i_fu_1351_p3 = {{zSign_assign_1_reg_245}, {63'd0}};

assign tmp_49_i_fu_1359_p2 = (tmp_48_i_fu_1351_p3 | 64'd9218868437227405312);

assign tmp_4_fu_491_p2 = ((bExp_fu_351_p4 == 11'd0) ? 1'b1 : 1'b0);

assign tmp_50_fu_1072_p3 = tmp_43_i_fu_1067_p2[32'd63];

assign tmp_51_fu_1080_p3 = zExp_assign_fu_1039_p2[32'd11];

assign tmp_52_fu_1172_p4 = {{count_assign_2_fu_1163_p2[11:6]}};

assign tmp_52_i_fu_1261_p2 = ((roundBits_1_fu_1257_p1 == 10'd0) ? 1'b1 : 1'b0);

assign tmp_53_fu_1197_p1 = tmp_34_i_i_fu_1192_p2[0:0];

assign tmp_53_i_fu_1365_p2 = (float_exception_flag_i | 32'd4);

assign tmp_55_fu_1402_p1 = float_exception_flag_5_fu_1395_p3[0:0];

assign tmp_57_i_fu_1297_p2 = (64'd512 + zSig_assign_2_fu_1273_p3);

assign tmp_58_i_fu_1313_p2 = ((roundBits_3_fu_1285_p3 == 10'd512) ? 1'b1 : 1'b0);

assign tmp_59_i_fu_1319_p1 = tmp_58_i_fu_1313_p2;

assign tmp_5_fu_405_p3 = expDiff_fu_365_p2[32'd11];

assign tmp_60_i_fu_1323_p2 = (tmp_59_i_fu_1319_p1 ^ 32'd4294967295);

assign tmp_61_i_cast_fu_1329_p1 = $signed(tmp_60_i_fu_1323_p2);

assign tmp_62_i_fu_1339_p2 = ((zSig1_fu_1333_p2 == 54'd0) ? 1'b1 : 1'b0);

assign tmp_66_i_fu_1448_p3 = {{tmp_39_fu_1441_p3}, {52'd0}};

assign tmp_67_i_fu_1456_p4 = {{{zSign_assign_1_reg_245}, {9'd0}}, {zSig1_reg_1815}};

assign tmp_68_i_fu_1465_p2 = (tmp_67_i_fu_1456_p4 + tmp_66_i_fu_1448_p3);

assign tmp_6_fu_465_p2 = ((bExp_fu_351_p4 == 11'd2047) ? 1'b1 : 1'b0);

assign tmp_8_fu_783_p3 = {{tmp_9_fu_773_p4}, {tmp_19_i1_fu_767_p2}};

assign tmp_94_i_i_fu_958_p1 = p_v_fu_952_p3;

assign tmp_9_fu_773_p4 = {{tmp_32_i5_fu_743_p2[62:1]}};

assign tmp_fu_371_p1 = expDiff_fu_365_p2[10:0];

assign tmp_i1_fu_603_p2 = ((expDiff_3_fu_586_p3 == 12'd0) ? 1'b1 : 1'b0);

assign tmp_i2_fu_735_p2 = ((expDiff_1_reg_1611 == 11'd0) ? 1'b1 : 1'b0);

assign tmp_i_i1_fu_1088_p2 = ((zExp2_cast_fu_1032_p1 == shiftCount_3_cast_fu_1036_p1) ? 1'b1 : 1'b0);

assign tmp_s_fu_399_p2 = (($signed(expDiff_fu_365_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign zExp2_cast_fu_1032_p1 = zExp2_reg_233;

assign zExp_assign_fu_1039_p2 = (zExp2_cast_fu_1032_p1 - shiftCount_3_cast_fu_1036_p1);

assign zSig1_fu_1333_p2 = (zSig_assign_1_i_cast_fu_1303_p4 & tmp_61_i_cast_fu_1329_p1);

assign zSig_1_fu_726_p2 = (tmp_26_cast_fu_722_p1 - aSig_cast_fu_718_p1);

assign zSig_assign_1_fu_1267_p3 = ((sel_tmp10_i_reg_1782[0:0] === 1'b1) ? z_7_fu_1252_p3 : zSig_assign_5_reg_1739);

assign zSig_assign_1_i_cast_fu_1303_p4 = {{tmp_57_i_fu_1297_p2[63:10]}};

assign zSig_assign_2_fu_1273_p3 = ((tmp_40_i_reg_1763[0:0] === 1'b1) ? zSig_assign_1_fu_1267_p3 : zSig_assign_5_reg_1739);

assign zSig_assign_5_fu_1022_p2 = a_assign_reg_255 << tmp_28_fu_1018_p1;

assign zSig_fu_843_p2 = (tmp_24_cast_fu_839_p1 - bSig_cast_fu_835_p1);

assign z_1_cast_fu_796_p1 = tmp_38_i1_fu_791_p2;

assign z_2_fu_695_p3 = ((sel_tmp1_i_fu_690_p2[0:0] === 1'b1) ? tmp_18_fu_668_p3 : z_5_cast_fu_681_p1);

assign z_4_fu_1216_p3 = {{tmp_20_i_i_fu_1206_p4}, {tmp_19_i_i_fu_1201_p2}};

assign z_5_cast_fu_681_p1 = tmp_38_i_fu_676_p2;

assign z_5_fu_1229_p1 = tmp_40_i_i_fu_1224_p2;

assign z_6_fu_1244_p3 = ((sel_tmp1_i2_fu_1238_p2[0:0] === 1'b1) ? z_4_fu_1216_p3 : z_5_fu_1229_p1);

assign z_7_fu_1252_p3 = ((tmp_i_i1_reg_1771[0:0] === 1'b1) ? zSig_assign_5_reg_1739 : z_6_reg_1798);

assign z_8_fu_703_p3 = ((tmp_i1_reg_1642[0:0] === 1'b1) ? aSig_4_reg_1630 : z_2_fu_695_p3);

assign z_9_fu_819_p3 = ((tmp_i2_fu_735_p2[0:0] === 1'b1) ? bSig_3_reg_1603 : z_fu_811_p3);

assign z_fu_811_p3 = ((sel_tmp1_i1_fu_806_p2[0:0] === 1'b1) ? tmp_8_fu_783_p3 : z_1_cast_fu_796_p1);

always @ (posedge ap_clk) begin
    aSig_1_cast1_cast_reg_1541[9:0] <= 10'b0000000000;
    aSig_1_cast1_cast_reg_1541[62] <= 1'b0;
    bSig_3_reg_1603[9:0] <= 10'b0000000000;
    aSig_4_reg_1630[9:0] <= 10'b0000000000;
    tmp_26_reg_186[9:0] <= 10'b0000000000;
    tmp_24_reg_214[9:0] <= 10'b0000000000;
end

endmodule //subFloat64Sigs
