============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     zhang
   Run Date =   Sat Oct  8 19:17:47 2022

   Run on =     DESKTOP-0KK6GHJ
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../al_ip/ramfifo.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 14 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (314 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_reader/clk is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_dup_1" drives clk pins.
SYN-4024 : Net "Sdram_Control_4Port/WR1_CLK" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_camera_reader/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/WR1_CLK as clock net
SYN-4025 : Tag rtl::Net cam_pclk_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_camera_reader/clk as clock net
SYN-4025 : Tag rtl::Net u_camera_reader/wrreq as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net Sdram_Control_4Port/WR1_CLK to drive 45 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_reader/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 1771 instances
RUN-0007 : 969 luts, 561 seqs, 81 mslices, 46 lslices, 100 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1934 nets
RUN-1001 : 1298 nets have 2 pins
RUN-1001 : 428 nets have [3 - 5] pins
RUN-1001 : 127 nets have [6 - 10] pins
RUN-1001 : 49 nets have [11 - 20] pins
RUN-1001 : 27 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     68      
RUN-1001 :   No   |  No   |  Yes  |     357     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     32      
RUN-1001 :   Yes  |  No   |  Yes  |     46      
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    9    |  11   |     4      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 26
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1767 instances, 969 luts, 561 seqs, 127 slices, 25 macros(127 instances: 81 mslices 46 lslices)
PHY-0007 : Cell area utilization is 6%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 7663, tnet num: 1930, tinst num: 1767, tnode num: 9372, tedge num: 11829.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1930 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.604607s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (100.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 431215
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1767.
PHY-3001 : End clustering;  0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 313058, overlap = 13.5
PHY-3002 : Step(2): len = 285711, overlap = 13.5
PHY-3002 : Step(3): len = 193485, overlap = 13.5
PHY-3002 : Step(4): len = 191368, overlap = 13.5
PHY-3002 : Step(5): len = 156348, overlap = 13.5
PHY-3002 : Step(6): len = 141304, overlap = 13.5
PHY-3002 : Step(7): len = 134913, overlap = 13.5
PHY-3002 : Step(8): len = 120447, overlap = 13.5
PHY-3002 : Step(9): len = 107348, overlap = 13.5
PHY-3002 : Step(10): len = 99644.2, overlap = 14.25
PHY-3002 : Step(11): len = 92562, overlap = 17.3125
PHY-3002 : Step(12): len = 89125.1, overlap = 18.5312
PHY-3002 : Step(13): len = 87709.6, overlap = 20.75
PHY-3002 : Step(14): len = 81209, overlap = 21.3438
PHY-3002 : Step(15): len = 76515.7, overlap = 21.0625
PHY-3002 : Step(16): len = 77214, overlap = 20.6562
PHY-3002 : Step(17): len = 73525, overlap = 20.6562
PHY-3002 : Step(18): len = 72999.8, overlap = 20.75
PHY-3002 : Step(19): len = 70813.5, overlap = 20.5938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.89356e-05
PHY-3002 : Step(20): len = 73308.2, overlap = 20.7188
PHY-3002 : Step(21): len = 74589.8, overlap = 20.875
PHY-3002 : Step(22): len = 75322.3, overlap = 16.1875
PHY-3002 : Step(23): len = 73643.7, overlap = 16.0938
PHY-3002 : Step(24): len = 72935.5, overlap = 20.5938
PHY-3002 : Step(25): len = 73103.4, overlap = 20.9062
PHY-3002 : Step(26): len = 73151.6, overlap = 20.8125
PHY-3002 : Step(27): len = 73130.6, overlap = 20.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000197871
PHY-3002 : Step(28): len = 73262.9, overlap = 20.8438
PHY-3002 : Step(29): len = 73256.5, overlap = 20.9375
PHY-3002 : Step(30): len = 73379.8, overlap = 16.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000395742
PHY-3002 : Step(31): len = 73397.5, overlap = 16.4375
PHY-3002 : Step(32): len = 73347, overlap = 16.5312
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005966s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1930 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.031212s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(33): len = 84789.6, overlap = 28.5938
PHY-3002 : Step(34): len = 84411, overlap = 26.375
PHY-3002 : Step(35): len = 78451.9, overlap = 26.25
PHY-3002 : Step(36): len = 79041, overlap = 25.5625
PHY-3002 : Step(37): len = 76337.3, overlap = 26
PHY-3002 : Step(38): len = 72855, overlap = 26.4375
PHY-3002 : Step(39): len = 71965.6, overlap = 29.7812
PHY-3002 : Step(40): len = 70574.1, overlap = 30.2812
PHY-3002 : Step(41): len = 67292.1, overlap = 31.0312
PHY-3002 : Step(42): len = 68125.3, overlap = 31.0625
PHY-3002 : Step(43): len = 66521.1, overlap = 30.875
PHY-3002 : Step(44): len = 65668, overlap = 26.75
PHY-3002 : Step(45): len = 63664.5, overlap = 23.0938
PHY-3002 : Step(46): len = 61535.8, overlap = 22.3125
PHY-3002 : Step(47): len = 59393.9, overlap = 24.2188
PHY-3002 : Step(48): len = 56984.6, overlap = 29.4375
PHY-3002 : Step(49): len = 57360.9, overlap = 29.9688
PHY-3002 : Step(50): len = 56166.2, overlap = 31.5312
PHY-3002 : Step(51): len = 55324.7, overlap = 31.0312
PHY-3002 : Step(52): len = 55661.9, overlap = 31.0938
PHY-3002 : Step(53): len = 55090.7, overlap = 38
PHY-3002 : Step(54): len = 54636.6, overlap = 44.9375
PHY-3002 : Step(55): len = 53426.9, overlap = 49.2812
PHY-3002 : Step(56): len = 53078.4, overlap = 57.5625
PHY-3002 : Step(57): len = 53111.7, overlap = 55.2188
PHY-3002 : Step(58): len = 51418.8, overlap = 49.7812
PHY-3002 : Step(59): len = 49878.3, overlap = 47.3438
PHY-3002 : Step(60): len = 50000.9, overlap = 46.1562
PHY-3002 : Step(61): len = 49188.8, overlap = 46.9375
PHY-3002 : Step(62): len = 48869.8, overlap = 47.7188
PHY-3002 : Step(63): len = 48701.4, overlap = 48.1562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.13619e-05
PHY-3002 : Step(64): len = 51837.5, overlap = 44.0938
PHY-3002 : Step(65): len = 52685.7, overlap = 43.125
PHY-3002 : Step(66): len = 52669.2, overlap = 38.7812
PHY-3002 : Step(67): len = 53830.5, overlap = 34.625
PHY-3002 : Step(68): len = 53070.4, overlap = 26.7188
PHY-3002 : Step(69): len = 52879.9, overlap = 31.1875
PHY-3002 : Step(70): len = 52018, overlap = 32.1562
PHY-3002 : Step(71): len = 52016.2, overlap = 32.7188
PHY-3002 : Step(72): len = 51512.4, overlap = 33.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.27239e-05
PHY-3002 : Step(73): len = 50805.9, overlap = 33.8125
PHY-3002 : Step(74): len = 50834.7, overlap = 33.7188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000125448
PHY-3002 : Step(75): len = 50940.8, overlap = 34.0625
PHY-3002 : Step(76): len = 51103.2, overlap = 34.0312
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1930 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.029562s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (105.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.58103e-06
PHY-3002 : Step(77): len = 50767, overlap = 83.125
PHY-3002 : Step(78): len = 50843.6, overlap = 83.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.89887e-05
PHY-3002 : Step(79): len = 52193.9, overlap = 79.125
PHY-3002 : Step(80): len = 52440.3, overlap = 77.6562
PHY-3002 : Step(81): len = 52996.7, overlap = 67.375
PHY-3002 : Step(82): len = 53006.6, overlap = 62.8125
PHY-3002 : Step(83): len = 53097.7, overlap = 61.8438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.79773e-05
PHY-3002 : Step(84): len = 53819.3, overlap = 57.0625
PHY-3002 : Step(85): len = 54252.6, overlap = 55.5938
PHY-3002 : Step(86): len = 54941.8, overlap = 52.0312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.59547e-05
PHY-3002 : Step(87): len = 55824.7, overlap = 48.0312
PHY-3002 : Step(88): len = 56385.2, overlap = 47.4375
PHY-3002 : Step(89): len = 57202.7, overlap = 41.875
PHY-3002 : Step(90): len = 57372.9, overlap = 42.125
PHY-3002 : Step(91): len = 57425.9, overlap = 37
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000151909
PHY-3002 : Step(92): len = 57389.8, overlap = 36.625
PHY-3002 : Step(93): len = 57713.9, overlap = 35.1875
PHY-3002 : Step(94): len = 58022.4, overlap = 35.1875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000303819
PHY-3002 : Step(95): len = 58224.6, overlap = 34.6562
PHY-3002 : Step(96): len = 58322.5, overlap = 34.2812
PHY-3002 : Step(97): len = 58431.5, overlap = 34.25
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 7663, tnet num: 1930, tinst num: 1767, tnode num: 9372, tedge num: 11829.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 76.34 peak overflow 2.97
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1934.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 65464, over cnt = 180(0%), over = 687, worst = 16
PHY-1001 : End global iterations;  0.096655s wall, 0.171875s user + 0.062500s system = 0.234375s CPU (242.5%)

PHY-1001 : Congestion index: top1 = 34.03, top5 = 20.44, top10 = 13.97, top15 = 10.65.
PHY-1001 : End incremental global routing;  0.157979s wall, 0.234375s user + 0.062500s system = 0.296875s CPU (187.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1930 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.041571s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (112.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.228603s wall, 0.296875s user + 0.062500s system = 0.359375s CPU (157.2%)

OPT-1001 : Current memory(MB): used = 167, reserve = 139, peak = 167.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1300/1934.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 65464, over cnt = 180(0%), over = 687, worst = 16
PHY-1002 : len = 70504, over cnt = 91(0%), over = 214, worst = 13
PHY-1002 : len = 72024, over cnt = 33(0%), over = 70, worst = 8
PHY-1002 : len = 72568, over cnt = 14(0%), over = 31, worst = 4
PHY-1002 : len = 72648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.105733s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (147.8%)

PHY-1001 : Congestion index: top1 = 30.60, top5 = 20.49, top10 = 14.61, top15 = 11.27.
OPT-1001 : End congestion update;  0.161772s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (135.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1930 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.028441s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (109.9%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.190298s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (131.4%)

OPT-1001 : Current memory(MB): used = 168, reserve = 141, peak = 168.
OPT-1001 : End physical optimization;  1.031963s wall, 1.265625s user + 0.062500s system = 1.328125s CPU (128.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 969 LUT to BLE ...
SYN-4008 : Packed 969 LUT and 351 SEQ to BLE.
SYN-4003 : Packing 210 remaining SEQ's ...
SYN-4005 : Packed 132 SEQ with LUT/SLICE
SYN-4006 : 505 single LUT's are left
SYN-4006 : 78 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 1047/1288 primitive instances ...
PHY-3001 : End packing;  0.072410s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (107.9%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 828 instances
RUN-1001 : 357 mslices, 357 lslices, 100 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1623 nets
RUN-1001 : 963 nets have 2 pins
RUN-1001 : 446 nets have [3 - 5] pins
RUN-1001 : 136 nets have [6 - 10] pins
RUN-1001 : 42 nets have [11 - 20] pins
RUN-1001 : 30 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 824 instances, 714 slices, 25 macros(127 instances: 81 mslices 46 lslices)
PHY-3001 : Cell area utilization is 9%
PHY-3001 : After packing: Len = 59292.2, Over = 44
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 6816, tnet num: 1619, tinst num: 824, tnode num: 8060, tedge num: 11067.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1619 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.666387s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (98.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.12336e-05
PHY-3002 : Step(98): len = 57244.2, overlap = 50.25
PHY-3002 : Step(99): len = 56770.6, overlap = 53.75
PHY-3002 : Step(100): len = 56388.1, overlap = 56.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.24673e-05
PHY-3002 : Step(101): len = 57532.3, overlap = 51
PHY-3002 : Step(102): len = 57770.4, overlap = 47
PHY-3002 : Step(103): len = 57878.7, overlap = 47
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000124935
PHY-3002 : Step(104): len = 58504, overlap = 45
PHY-3002 : Step(105): len = 58808.4, overlap = 44.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.108066s wall, 0.062500s user + 0.187500s system = 0.250000s CPU (231.3%)

PHY-3001 : Trial Legalized: Len = 73882.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1619 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.028829s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (54.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000761926
PHY-3002 : Step(106): len = 66887.1, overlap = 11.75
PHY-3002 : Step(107): len = 64652.6, overlap = 16.25
PHY-3002 : Step(108): len = 62469.7, overlap = 23.25
PHY-3002 : Step(109): len = 61713, overlap = 23.75
PHY-3002 : Step(110): len = 61593.5, overlap = 24.75
PHY-3002 : Step(111): len = 61239, overlap = 25.75
PHY-3002 : Step(112): len = 60740.9, overlap = 27
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00152385
PHY-3002 : Step(113): len = 60864.3, overlap = 26.5
PHY-3002 : Step(114): len = 60847, overlap = 24.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0030477
PHY-3002 : Step(115): len = 60769.7, overlap = 25.25
PHY-3002 : Step(116): len = 60769.7, overlap = 25.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006707s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 67697.4, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005565s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 11 instances has been re-located, deltaX = 1, deltaY = 11, maxDist = 2.
PHY-3001 : Final: Len = 67929.4, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 6816, tnet num: 1619, tinst num: 824, tnode num: 8060, tedge num: 11067.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 102/1623.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 78352, over cnt = 165(0%), over = 243, worst = 5
PHY-1002 : len = 79504, over cnt = 52(0%), over = 67, worst = 5
PHY-1002 : len = 79904, over cnt = 27(0%), over = 37, worst = 5
PHY-1002 : len = 80424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.171000s wall, 0.250000s user + 0.031250s system = 0.281250s CPU (164.5%)

PHY-1001 : Congestion index: top1 = 27.61, top5 = 20.58, top10 = 15.98, top15 = 12.71.
PHY-1001 : End incremental global routing;  0.234966s wall, 0.281250s user + 0.062500s system = 0.343750s CPU (146.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1619 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.040109s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (116.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.304440s wall, 0.359375s user + 0.062500s system = 0.421875s CPU (138.6%)

OPT-1001 : Current memory(MB): used = 174, reserve = 147, peak = 174.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1392/1623.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 80424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007887s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 27.61, top5 = 20.58, top10 = 15.98, top15 = 12.71.
OPT-1001 : End congestion update;  0.061993s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (100.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1619 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.024839s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (125.8%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.086906s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (107.9%)

OPT-1001 : Current memory(MB): used = 174, reserve = 147, peak = 174.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1619 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.024566s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (63.6%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1392/1623.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 80424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006693s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 27.61, top5 = 20.58, top10 = 15.98, top15 = 12.71.
PHY-1001 : End incremental global routing;  0.063708s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (98.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1619 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.035236s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (88.7%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1392/1623.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 80424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006530s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (239.3%)

PHY-1001 : Congestion index: top1 = 27.61, top5 = 20.58, top10 = 15.98, top15 = 12.71.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1619 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.024904s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (125.5%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 27.137931
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  1.270065s wall, 1.281250s user + 0.109375s system = 1.390625s CPU (109.5%)

RUN-1003 : finish command "place" in  6.160204s wall, 8.203125s user + 2.546875s system = 10.750000s CPU (174.5%)

RUN-1004 : used memory is 160 MB, reserved memory is 133 MB, peak memory is 174 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 828 instances
RUN-1001 : 357 mslices, 357 lslices, 100 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1623 nets
RUN-1001 : 963 nets have 2 pins
RUN-1001 : 446 nets have [3 - 5] pins
RUN-1001 : 136 nets have [6 - 10] pins
RUN-1001 : 42 nets have [11 - 20] pins
RUN-1001 : 30 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 6816, tnet num: 1619, tinst num: 824, tnode num: 8060, tedge num: 11067.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 357 mslices, 357 lslices, 100 pads, 3 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1619 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 77632, over cnt = 163(0%), over = 237, worst = 5
PHY-1002 : len = 78424, over cnt = 83(0%), over = 112, worst = 4
PHY-1002 : len = 78856, over cnt = 59(0%), over = 81, worst = 3
PHY-1002 : len = 79880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.175381s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (169.3%)

PHY-1001 : Congestion index: top1 = 27.50, top5 = 20.56, top10 = 16.10, top15 = 12.75.
PHY-1001 : End global routing;  0.239458s wall, 0.343750s user + 0.031250s system = 0.375000s CPU (156.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 189, reserve = 163, peak = 192.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_camera_reader/wrreq_syn_144 will be merged with clock u_camera_reader/wrreq
PHY-1001 : net u_camera_reader/clk will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/WR1_CLK_syn_165 will be merged with clock Sdram_Control_4Port/WR1_CLK
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : Current memory(MB): used = 451, reserve = 429, peak = 451.
PHY-1001 : End build detailed router design. 4.023727s wall, 3.968750s user + 0.046875s system = 4.015625s CPU (99.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 25736, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.985632s wall, 2.968750s user + 0.015625s system = 2.984375s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 484, reserve = 462, peak = 484.
PHY-1001 : End phase 1; 2.990719s wall, 2.968750s user + 0.015625s system = 2.984375s CPU (99.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Patch 723 net; 1.107516s wall, 1.109375s user + 0.000000s system = 1.109375s CPU (100.2%)

PHY-1022 : len = 187152, over cnt = 72(0%), over = 72, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 485, reserve = 464, peak = 485.
PHY-1001 : End initial routed; 3.866631s wall, 4.375000s user + 0.000000s system = 4.375000s CPU (113.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1472(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.715810s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (100.4%)

PHY-1001 : Current memory(MB): used = 489, reserve = 467, peak = 489.
PHY-1001 : End phase 2; 4.582532s wall, 5.093750s user + 0.000000s system = 5.093750s CPU (111.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 187152, over cnt = 72(0%), over = 72, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.009348s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 186976, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.056490s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (193.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 187104, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.022991s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (203.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1472(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.710639s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (98.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 19 feed throughs used by 15 nets
PHY-1001 : End commit to database; 0.214747s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (101.9%)

PHY-1001 : Current memory(MB): used = 502, reserve = 481, peak = 502.
PHY-1001 : End phase 3; 1.157300s wall, 1.203125s user + 0.015625s system = 1.218750s CPU (105.3%)

PHY-1003 : Routed, final wirelength = 187104
PHY-1001 : Current memory(MB): used = 503, reserve = 481, peak = 503.
PHY-1001 : End export database. 0.010088s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (154.9%)

PHY-1001 : End detail routing;  12.997700s wall, 13.453125s user + 0.093750s system = 13.546875s CPU (104.2%)

RUN-1003 : finish command "route" in  13.971989s wall, 14.500000s user + 0.156250s system = 14.656250s CPU (104.9%)

RUN-1004 : used memory is 459 MB, reserved memory is 438 MB, peak memory is 503 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                   13
  #output                  31
  #inout                    1

Utilization Statistics
#lut                     1293   out of  19600    6.60%
#reg                      562   out of  19600    2.87%
#le                      1367
  #lut only               805   out of   1367   58.89%
  #reg only                74   out of   1367    5.41%
  #lut&reg                488   out of   1367   35.70%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    3   out of     16   18.75%
#pad                       45   out of    188   23.94%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      10   out of     16   62.50%

Clock Resource Statistics
Index     ClockNet                         Type               DriverType         Driver                                    Fanout
#1        u_pll/clk0_buf                   GCLK               pll                u_pll/pll_inst.clkc0                      185
#2        vga_clk_dup_1                    GCLK               pll                u_pll/pll_inst.clkc2                      35
#3        cam_pclk_dup_1                   GCLK               io                 cam_pclk_syn_2.di                         25
#4        u_camera_init/divider2[8]        GCLK               lslice             u_camera_init/add2_syn_56.q1              24
#5        Sdram_Control_4Port/WR1_CLK      GCLK               mslice             Sdram_Control_4Port/WR1_CLK_syn_234.f0    23
#6        u_camera_init/u_i2c_write/clk    GCLK               pll                u_pll/pll_inst.clkc4                      21
#7        u_camera_init/divider2[7]        GCLK               lslice             u_camera_init/add2_syn_56.q0              18
#8        u_camera_reader/wrreq            GCLK               mslice             Sdram_Control_4Port/reg5_syn_42.f0        9
#9        clk_24m_dup_1                    GeneralRouting     io                 clk_24m_syn_2.di                          1
#10       Sdram_Control_4Port/SDRAM_CLK    GCLK               pll                u_pll/pll_inst.clkc1                      0
#11       u_camera_reader/clk              GCLK               pll                u_pll/pll_inst.clkc3                      0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------+
|Instance               |Module              |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------+
|top                    |test_camera         |1367   |1166    |127     |562     |3       |0       |
|  Sdram_Control_4Port  |Sdram_Control_4Port |555    |456     |57      |379     |3       |0       |
|    command1           |command             |52     |51      |0       |41      |0       |0       |
|    control1           |control_interface   |99     |69      |24      |52      |0       |0       |
|    data_path1         |sdr_data_path       |9      |9       |0       |1       |0       |0       |
|    read_fifo1         |Sdram_RD_FIFO       |86     |74      |3       |82      |1       |0       |
|      dcfifo_component |ramfifo             |86     |74      |3       |82      |1       |0       |
|    sdram1             |sdram               |0      |0       |0       |0       |0       |0       |
|    write_fifo1        |Sdram_WR_FIFO       |91     |78      |3       |87      |1       |0       |
|      dcfifo_component |ramfifo             |91     |78      |3       |87      |1       |0       |
|    write_fifo2        |Sdram_WR_FIFO       |0      |0       |0       |0       |1       |0       |
|      dcfifo_component |ramfifo             |0      |0       |0       |0       |1       |0       |
|  u_cam_vga_out        |Driver              |113    |69      |44      |23      |0       |0       |
|  u_camera_init        |camera_init         |560    |544     |9       |85      |0       |0       |
|    u_i2c_write        |i2c_module          |164    |164     |0       |42      |0       |0       |
|  u_camera_reader      |camera_reader       |98     |56      |17      |61      |0       |0       |
|  u_pll                |ip_pll              |0      |0       |0       |0       |0       |0       |
+-------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       913   
    #2          2       261   
    #3          3        81   
    #4          4       103   
    #5        5-10      141   
    #6        11-50      55   
    #7       51-100      5    
    #8       101-500     3    
  Average     3.07            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 824
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1623, pip num: 14990
BIT-1002 : Init feedthrough with 8 threads.
BIT-1002 : Init feedthrough completely, num: 19
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1419 valid insts, and 44503 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010110000000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  3.726943s wall, 19.140625s user + 0.062500s system = 19.203125s CPU (515.3%)

RUN-1004 : used memory is 472 MB, reserved memory is 454 MB, peak memory is 618 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221008_191747.log"
