# Design and Hardware Simulation of an SVM-Based Classifier for Image Processing Applications

## ğŸ“Œ Project Overview

This project was developed as part of a summer internship at the Integrated Test Range (ITR), DRDO, Chandipur. It focuses on implementing a hardware simulation of a Support Vector Machine (SVM)-based image classifier using Verilog and AMD Vivado, aimed at detecting aerial objects (such as missiles or UAVs) from foggy grayscale images.

## ğŸ›  Technologies Used

- **Verilog HDL**
- **AMD Vivado** (for simulation and synthesis)
- **Python** (for image preprocessing and model training)
- **OpenCV** (feature extraction using HOG & CLAHE)
- **SVM (Support Vector Machine)**

## ğŸ§  Key Features

- Image preprocessing using CLAHE to enhance contrast in foggy images
- Feature extraction using Histogram of Oriented Gradients (HOG)
- SVM model trained in Python and parameters extracted for FPGA deployment
- Verilog implementation of the SVM classifier logic
- Simulation and testing on AMD Vivado

## ğŸ“ Project Structure

â”œâ”€â”€ dataset/ # Foggy grayscale input images
â”œâ”€â”€ preprocessing/ # Python scripts for CLAHE + HOG
â”œâ”€â”€ svm_model/ # SVM training and weight extraction
â”œâ”€â”€ verilog/ # Verilog HDL files for SVM logic
â”œâ”€â”€ vivado_project/ # Vivado simulation files
â””â”€â”€ report/ # Project report and documentation


## âœ… Results

- Successfully simulated the SVM classifier in Vivado with sample test vectors.
- Real-time classification performance suitable for hardware deployment in defense systems.

## ğŸ”— Appendix

- Dataset used: [Link to Dataset (QR code also included in report)](https://example.com/dataset-link)
- Project Report: [PDF Report](./report/DRDO_SVM_Project_Report.pdf)

## ğŸ‘¥ Authors

- **Soumya Ranjan Sahu** â€“ B.Tech, Electronics & Instrumentation, NIT Rourkela  
- **Ashish Sharma** â€“ B.Tech, Electronics & Instrumentation, NIT Rourkela

## ğŸ“… Duration

**May 1 â€“ June 30, 2025**
