INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_ALU_test/8051_project_ALU_test.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2458] undeclared symbol x, assumed default net type wire [/home/matheus/group11_8051/8051_project_ALU_test/8051_project_ALU_test.srcs/sources_1/imports/new/ALU.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_ALU_test/8051_project_ALU_test.srcs/sources_1/imports/new/RlRr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RlRr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_ALU_test/8051_project_ALU_test.srcs/sources_1/imports/new/addSub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addSub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_ALU_test/8051_project_ALU_test.srcs/sources_1/imports/new/clrSet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clrSet
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_ALU_test/8051_project_ALU_test.srcs/sources_1/imports/new/cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_ALU_test/8051_project_ALU_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_ALU_test/8051_project_ALU_test.srcs/sources_1/imports/new/xorAndOr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xorAndOr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_ALU_test/8051_project_ALU_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tob_1
