Loading plugins phase: Elapsed time ==> 3s.344ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\fneves\Documents\PSoC Creator\wp_1\engine_speed_sensor.cydsn\engine_speed_sensor.cyprj -d CY8C4A45LQI-483 -s C:\Users\fneves\Documents\PSoC Creator\wp_1\engine_speed_sensor.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 8s.515ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.390ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  engine_speed_sensor.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\fneves\Documents\PSoC Creator\wp_1\engine_speed_sensor.cydsn\engine_speed_sensor.cyprj -dcpsoc3 engine_speed_sensor.v -verilog
======================================================================

======================================================================
Compiling:  engine_speed_sensor.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\fneves\Documents\PSoC Creator\wp_1\engine_speed_sensor.cydsn\engine_speed_sensor.cyprj -dcpsoc3 engine_speed_sensor.v -verilog
======================================================================

======================================================================
Compiling:  engine_speed_sensor.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\fneves\Documents\PSoC Creator\wp_1\engine_speed_sensor.cydsn\engine_speed_sensor.cyprj -dcpsoc3 -verilog engine_speed_sensor.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Feb 16 23:07:36 2017


======================================================================
Compiling:  engine_speed_sensor.v
Program  :   vpp
Options  :    -yv2 -q10 engine_speed_sensor.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Feb 16 23:07:36 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40\Bus_Connect_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'engine_speed_sensor.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  engine_speed_sensor.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\fneves\Documents\PSoC Creator\wp_1\engine_speed_sensor.cydsn\engine_speed_sensor.cyprj -dcpsoc3 -verilog engine_speed_sensor.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Feb 16 23:07:37 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\fneves\Documents\PSoC Creator\wp_1\engine_speed_sensor.cydsn\codegentemp\engine_speed_sensor.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Users\fneves\Documents\PSoC Creator\wp_1\engine_speed_sensor.cydsn\codegentemp\engine_speed_sensor.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40\Bus_Connect_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
tovif:  engine_speed_sensor.v:  Warning: (W5120) Attempt to connect scalar net 'Net_428' with a formal 't_chid' of size 4. Some bits of the formal 't_chid' will be left unconnected.
tovif:  engine_speed_sensor.v:  Warning: (W5120) Attempt to connect scalar net 'Net_430' with a formal 't_da' of size 12. Some bits of the formal 't_da' will be left unconnected.

tovif:  No errors.  2 warnings.


======================================================================
Compiling:  engine_speed_sensor.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\fneves\Documents\PSoC Creator\wp_1\engine_speed_sensor.cydsn\engine_speed_sensor.cyprj -dcpsoc3 -verilog engine_speed_sensor.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Feb 16 23:07:37 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\fneves\Documents\PSoC Creator\wp_1\engine_speed_sensor.cydsn\codegentemp\engine_speed_sensor.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Users\fneves\Documents\PSoC Creator\wp_1\engine_speed_sensor.cydsn\codegentemp\engine_speed_sensor.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40\Bus_Connect_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\engine_sensor_adc:Net_448\
	\engine_sensor_adc:Net_446\
	\engine_sensor_uart:Net_1257\
	\engine_sensor_uart:uncfg_rx_irq\
	\engine_sensor_uart:Net_1099\
	\engine_sensor_uart:Net_1258\
	Net_596
	Net_597
	Net_606
	Net_607
	Net_608
	Net_609
	Net_610
	Net_611
	Net_612


Deleted 15 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \engine_sensor_adc:st_sel_1\ to \engine_sensor_adc:Net_410\
Aliasing \engine_sensor_adc:st_sel_0\ to \engine_sensor_adc:Net_410\
Aliasing \engine_sensor_adc:Net_412\ to \engine_sensor_adc:Net_410\
Aliasing \engine_sensor_adc:Net_413\ to \engine_sensor_adc:Net_410\
Aliasing \engine_sensor_adc:Net_414\ to \engine_sensor_adc:Net_410\
Aliasing \engine_sensor_adc:Net_416\ to \engine_sensor_adc:Net_410\
Aliasing \engine_sensor_adc:Net_431\ to \engine_sensor_adc:Net_410\
Aliasing \engine_sensor_adc:Net_1002\ to \engine_sensor_adc:Net_410\
Aliasing \engine_sensor_adc:Net_1009\ to \engine_sensor_adc:Net_410\
Aliasing \engine_sensor_adc:Net_1003\ to \engine_sensor_adc:Net_410\
Aliasing \engine_sensor_adc:Net_1007\ to \engine_sensor_adc:Net_410\
Aliasing \engine_sensor_adc:Net_986\ to \engine_sensor_adc:Net_410\
Aliasing \engine_sensor_adc:Net_993\ to \engine_sensor_adc:Net_410\
Aliasing \engine_sensor_adc:Net_987\ to \engine_sensor_adc:Net_410\
Aliasing \engine_sensor_adc:Net_991\ to \engine_sensor_adc:Net_410\
Aliasing zero to \engine_sensor_adc:Net_410\
Aliasing one to tmpOE__signal_amp_in_net_0
Aliasing \engine_sensor_uart:select_s_wire\ to \engine_sensor_adc:Net_410\
Aliasing \engine_sensor_uart:sclk_s_wire\ to \engine_sensor_adc:Net_410\
Aliasing \engine_sensor_uart:mosi_s_wire\ to \engine_sensor_adc:Net_410\
Aliasing \engine_sensor_uart:miso_m_wire\ to \engine_sensor_adc:Net_410\
Aliasing \engine_sensor_uart:tmpOE__tx_net_0\ to tmpOE__signal_amp_in_net_0
Aliasing \engine_sensor_uart:tmpOE__rx_net_0\ to tmpOE__signal_amp_in_net_0
Aliasing \engine_sensor_uart:cts_wire\ to \engine_sensor_adc:Net_410\
Aliasing tmpOE__engine_afe_bias_net_0 to tmpOE__signal_amp_in_net_0
Aliasing tmpOE__Pin_1_net_0 to tmpOE__signal_amp_in_net_0
Removing Rhs of wire \engine_sensor_adc:sarClock\[553] = \engine_sensor_adc:Net_428\[583]
Removing Lhs of wire \engine_sensor_adc:st_sel_1\[576] = \engine_sensor_adc:Net_410\[575]
Removing Lhs of wire \engine_sensor_adc:st_sel_0\[577] = \engine_sensor_adc:Net_410\[575]
Removing Lhs of wire \engine_sensor_adc:Net_412\[578] = \engine_sensor_adc:Net_410\[575]
Removing Lhs of wire \engine_sensor_adc:Net_413\[579] = \engine_sensor_adc:Net_410\[575]
Removing Lhs of wire \engine_sensor_adc:Net_414\[580] = \engine_sensor_adc:Net_410\[575]
Removing Lhs of wire \engine_sensor_adc:Net_415\[581] = \engine_sensor_adc:Net_410\[575]
Removing Lhs of wire \engine_sensor_adc:Net_416\[582] = \engine_sensor_adc:Net_410\[575]
Removing Lhs of wire \engine_sensor_adc:Net_431\[584] = \engine_sensor_adc:Net_410\[575]
Removing Lhs of wire \engine_sensor_adc:Net_1002\[619] = \engine_sensor_adc:Net_410\[575]
Removing Lhs of wire \engine_sensor_adc:Net_1009\[620] = \engine_sensor_adc:Net_410\[575]
Removing Lhs of wire \engine_sensor_adc:Net_1003\[621] = \engine_sensor_adc:Net_410\[575]
Removing Lhs of wire \engine_sensor_adc:Net_1007\[622] = \engine_sensor_adc:Net_410\[575]
Removing Lhs of wire \engine_sensor_adc:Net_986\[633] = \engine_sensor_adc:Net_410\[575]
Removing Lhs of wire \engine_sensor_adc:Net_993\[634] = \engine_sensor_adc:Net_410\[575]
Removing Lhs of wire \engine_sensor_adc:Net_987\[635] = \engine_sensor_adc:Net_410\[575]
Removing Lhs of wire \engine_sensor_adc:Net_991\[636] = \engine_sensor_adc:Net_410\[575]
Removing Rhs of wire zero[941] = \engine_sensor_adc:Net_410\[575]
Removing Lhs of wire one[976] = tmpOE__signal_amp_in_net_0[971]
Removing Lhs of wire \engine_sensor_uart:select_s_wire\[991] = zero[941]
Removing Rhs of wire \engine_sensor_uart:rx_wire\[992] = \engine_sensor_uart:Net_1268\[993]
Removing Lhs of wire \engine_sensor_uart:Net_1170\[996] = \engine_sensor_uart:Net_847\[990]
Removing Lhs of wire \engine_sensor_uart:sclk_s_wire\[997] = zero[941]
Removing Lhs of wire \engine_sensor_uart:mosi_s_wire\[998] = zero[941]
Removing Lhs of wire \engine_sensor_uart:miso_m_wire\[999] = zero[941]
Removing Lhs of wire \engine_sensor_uart:tmpOE__tx_net_0\[1001] = tmpOE__signal_amp_in_net_0[971]
Removing Lhs of wire \engine_sensor_uart:tmpOE__rx_net_0\[1010] = tmpOE__signal_amp_in_net_0[971]
Removing Lhs of wire \engine_sensor_uart:cts_wire\[1014] = zero[941]
Removing Lhs of wire tmpOE__engine_afe_bias_net_0[1042] = tmpOE__signal_amp_in_net_0[971]
Removing Lhs of wire tmpOE__Pin_1_net_0[1048] = tmpOE__signal_amp_in_net_0[971]

------------------------------------------------------
Aliased 0 equations, 30 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\fneves\Documents\PSoC Creator\wp_1\engine_speed_sensor.cydsn\engine_speed_sensor.cyprj" -dcpsoc3 engine_speed_sensor.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.515ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Thursday, 16 February 2017 23:07:38
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\fneves\Documents\PSoC Creator\wp_1\engine_speed_sensor.cydsn\engine_speed_sensor.cyprj -d CY8C4A45LQI-483 engine_speed_sensor.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 13: Automatic-assigning  clock 'engine_sensor_adc_intUabClock'. Signal=\engine_sensor_adc:uabClock_ff13\
    Fixed Function Clock 14: Automatic-assigning  clock 'engine_sensor_adc_intUabClock'. Signal=\engine_sensor_adc:uabClock_ff14\
    Fixed Function Clock 12: Automatic-assigning  clock 'engine_sensor_adc_intSarClock'. Signal=\engine_sensor_adc:sarClock_ff12\
    Fixed Function Clock 0: Automatic-assigning  clock 'engine_sensor_uart_SCBCLK'. Signal=\engine_sensor_uart:Net_847_ff0\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>
ADD: pft.M0040: information: The following 1 pin(s) will be assigned a location by the fitter: Pin_1(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = signal_amp_in(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => signal_amp_in(0)__PA ,
            analog_term => Net_529 ,
            pad => signal_amp_in(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \engine_sensor_uart:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \engine_sensor_uart:tx(0)\__PA ,
            input => \engine_sensor_uart:tx_wire\ ,
            pad => \engine_sensor_uart:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \engine_sensor_uart:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \engine_sensor_uart:rx(0)\__PA ,
            fb => \engine_sensor_uart:rx_wire\ ,
            pad => \engine_sensor_uart:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = engine_afe_bias(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => engine_afe_bias(0)__PA ,
            analog_term => Net_532 ,
            pad => engine_afe_bias(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            analog_term => Net_526 ,
            pad => Pin_1(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =engine_sensor_transfer
        PORT MAP (
            dmareq => Net_472 ,
            termout => Net_467 );
        Properties:
        {
            priority = "00"
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\engine_sensor_adc:IRQ\
        PORT MAP (
            interrupt => \engine_sensor_adc:Net_423\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Interrupts                    :    1 :   24 :   25 :  4.00 %
IO                            :    7 :   31 :   38 : 18.42 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    1 :    2 :    3 : 33.33 %
DMA Channels                  :    1 :    7 :    8 : 12.50 %
Timer/Counter/PWM             :    0 :    8 :    8 :  0.00 %
Decimator                     :    0 :    2 :    2 :  0.00 %
Smart IO Ports                :    0 :    1 :    1 :  0.00 %
Comparator/Opamp              :    3 :    1 :    4 : 75.00 %
Comparator                    :    0 :    1 :    1 :  0.00 %
UAB Channels                  :    2 :    0 :    2 : 100.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
Voltage References            :    2 :    2 :    4 : 50.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    2 :    2 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.033ms
Tech Mapping phase: Elapsed time ==> 0s.094ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.2105851s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.701ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=8 Elapsed=0.0942324 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.171ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_304 {
    PASS0_vref1
    PASS0_AROUTE0_CTB1_V11
    PASS0_ctb1_vref1
    PASS0_CTB1_A73
    PASS0_CTB1_oa1_vplus
  }
  Net: Net_431 {
    PASS0_uab0_vout0
    PASS0_AROUTE0_SMM_U0O0
    PASS0_sarmux_vminus
    PASS0_AROUTE0_SMM_SRM
    PASS0_sar_vminus
  }
  Net: Net_433_1 {
    PASS0_ctb0_vout0
    PASS0_CTB0_A81
    PASS0_CTB0_oa0_vminus
    PASS0_AROUTE0_SMC0_C0O0
    PASS0_sarmux_coreio0
    PASS0_AROUTE0_SMC0_SRP
    PASS0_sar_vplus
  }
  Net: Net_526 {
    p1_2
    PASS0_CTB1_D81
    PASS0_ctb1_vout0
  }
  Net: Net_529 {
    p1_0
    PASS0_CTB1_A20
    PASS0_CTB1_oa0_vplus
  }
  Net: Net_532 {
    p1_3
    PASS0_CTB1_A92
    PASS0_CTB1_oa1_vminus
    PASS0_CTB1_D82
    PASS0_ctb1_vout1
    PASS0_CTB1_R11
    PASS0_CTB1_r0_bot
    PASS0_CTB1_P13
    PASS0_ctb1_ctbus1
    PASS0_CTB0_G43
    PASS0_ctb0_ctbus1
    PASS0_CTB0_A40
    PASS0_CTB0_oa0_vplus
    PASS0_CTB0_A70
    PASS0_ctb0_vref0
    PASS0_AROUTE0_CTB0_V03
    PASS0_vref3
    PASS0_AROUTE0_UAB0_V33
    PASS0_uab0_vref11
    PASS0_AROUTE0_UAB0_V03
    PASS0_uab0_vref00
  }
  Net: \engine_sensor_adc:Net_1448\ {
  }
  Net: \engine_sensor_adc:Net_1475\ {
  }
  Net: \engine_sensor_adc:Net_1504\ {
  }
  Net: \engine_sensor_adc:Net_1506\ {
  }
  Net: \engine_sensor_adc:Net_1507\ {
  }
  Net: \engine_sensor_adc:Net_1528\ {
  }
  Net: \engine_sensor_adc:Net_1529\ {
  }
  Net: \engine_sensor_adc:Net_1530\ {
  }
  Net: \engine_sensor_adc:Net_408\ {
  }
  Net: \engine_sensor_adc:Net_983\ {
  }
  Net: \engine_sensor_adc:cpl\ {
    PASS0_UAB0_couple
  }
  Net: \engine_sensor_adc:filterVin_1\ {
  }
  Net: \engine_sensor_adc:filterVin_2\ {
  }
  Net: \engine_sensor_adc:filterVin_3\ {
  }
  Net: \engine_sensor_pga:Net_29\ {
    PASS0_CTB1_oa0_vminus
    PASS0_CTB1_R71
    PASS0_CTB1_rs0_tap
  }
  Net: \engine_sensor_adc:Net_1340_0\ {
    PASS0_UAB0_half1_i0
    PASS0_UAB0_h10_i0
    PASS0_UAB0_vin10_internal
    PASS0_UAB0_swh_5
    PASS0_uab0_vin10
    PASS0_AROUTE0_U0I03_U0I10
    PASS0_uab0_vin03
    PASS0_UAB0_swh_4
    PASS0_UAB0_vin03_internal
    PASS0_UAB0_h00_i3
    PASS0_UAB0_half0_i0
  }
  Net: AMuxNet::\engine_sensor_adc:filterVinMux\ {
    PASS0_AROUTE0_U0I10_C0C0
    PASS0_ctb0_ctbus0
    PASS0_CTB0_G33
    PASS0_ctb1_ctbus0
    PASS0_CTB1_P02
  }
}
Map of item to net {
  PASS0_vref1                                      -> Net_304
  PASS0_AROUTE0_CTB1_V11                           -> Net_304
  PASS0_ctb1_vref1                                 -> Net_304
  PASS0_CTB1_A73                                   -> Net_304
  PASS0_CTB1_oa1_vplus                             -> Net_304
  PASS0_uab0_vout0                                 -> Net_431
  PASS0_AROUTE0_SMM_U0O0                           -> Net_431
  PASS0_sarmux_vminus                              -> Net_431
  PASS0_AROUTE0_SMM_SRM                            -> Net_431
  PASS0_sar_vminus                                 -> Net_431
  PASS0_ctb0_vout0                                 -> Net_433_1
  PASS0_CTB0_A81                                   -> Net_433_1
  PASS0_CTB0_oa0_vminus                            -> Net_433_1
  PASS0_AROUTE0_SMC0_C0O0                          -> Net_433_1
  PASS0_sarmux_coreio0                             -> Net_433_1
  PASS0_AROUTE0_SMC0_SRP                           -> Net_433_1
  PASS0_sar_vplus                                  -> Net_433_1
  p1_2                                             -> Net_526
  PASS0_CTB1_D81                                   -> Net_526
  PASS0_ctb1_vout0                                 -> Net_526
  p1_0                                             -> Net_529
  PASS0_CTB1_A20                                   -> Net_529
  PASS0_CTB1_oa0_vplus                             -> Net_529
  p1_3                                             -> Net_532
  PASS0_CTB1_A92                                   -> Net_532
  PASS0_CTB1_oa1_vminus                            -> Net_532
  PASS0_CTB1_D82                                   -> Net_532
  PASS0_ctb1_vout1                                 -> Net_532
  PASS0_CTB1_R11                                   -> Net_532
  PASS0_CTB1_r0_bot                                -> Net_532
  PASS0_CTB1_P13                                   -> Net_532
  PASS0_ctb1_ctbus1                                -> Net_532
  PASS0_CTB0_G43                                   -> Net_532
  PASS0_ctb0_ctbus1                                -> Net_532
  PASS0_CTB0_A40                                   -> Net_532
  PASS0_CTB0_oa0_vplus                             -> Net_532
  PASS0_CTB0_A70                                   -> Net_532
  PASS0_ctb0_vref0                                 -> Net_532
  PASS0_AROUTE0_CTB0_V03                           -> Net_532
  PASS0_vref3                                      -> Net_532
  PASS0_AROUTE0_UAB0_V33                           -> Net_532
  PASS0_uab0_vref11                                -> Net_532
  PASS0_AROUTE0_UAB0_V03                           -> Net_532
  PASS0_uab0_vref00                                -> Net_532
  PASS0_UAB0_couple                                -> \engine_sensor_adc:cpl\
  PASS0_CTB1_oa0_vminus                            -> \engine_sensor_pga:Net_29\
  PASS0_CTB1_R71                                   -> \engine_sensor_pga:Net_29\
  PASS0_CTB1_rs0_tap                               -> \engine_sensor_pga:Net_29\
  PASS0_UAB0_half1_i0                              -> \engine_sensor_adc:Net_1340_0\
  PASS0_UAB0_h10_i0                                -> \engine_sensor_adc:Net_1340_0\
  PASS0_UAB0_vin10_internal                        -> \engine_sensor_adc:Net_1340_0\
  PASS0_UAB0_swh_5                                 -> \engine_sensor_adc:Net_1340_0\
  PASS0_uab0_vin10                                 -> \engine_sensor_adc:Net_1340_0\
  PASS0_AROUTE0_U0I03_U0I10                        -> \engine_sensor_adc:Net_1340_0\
  PASS0_uab0_vin03                                 -> \engine_sensor_adc:Net_1340_0\
  PASS0_UAB0_swh_4                                 -> \engine_sensor_adc:Net_1340_0\
  PASS0_UAB0_vin03_internal                        -> \engine_sensor_adc:Net_1340_0\
  PASS0_UAB0_h00_i3                                -> \engine_sensor_adc:Net_1340_0\
  PASS0_UAB0_half0_i0                              -> \engine_sensor_adc:Net_1340_0\
  PASS0_AROUTE0_U0I10_C0C0                         -> AMuxNet::\engine_sensor_adc:filterVinMux\
  PASS0_ctb0_ctbus0                                -> AMuxNet::\engine_sensor_adc:filterVinMux\
  PASS0_CTB0_G33                                   -> AMuxNet::\engine_sensor_adc:filterVinMux\
  PASS0_ctb1_ctbus0                                -> AMuxNet::\engine_sensor_adc:filterVinMux\
  PASS0_CTB1_P02                                   -> AMuxNet::\engine_sensor_adc:filterVinMux\
}
Mux Info {
  Mux: \engine_sensor_adc:filterVinMux\ {
     Mouth: \engine_sensor_adc:Net_1340_0\
     Guts:  AMuxNet::\engine_sensor_adc:filterVinMux\
     IsSingleSwitching: True
     IsStaticSwitching: False
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   Net_526
      Outer: PASS0_CTB1_P02
      Inner: PASS0_CTB0_G33
      Path {
        PASS0_AROUTE0_U0I10_C0C0
        PASS0_ctb0_ctbus0
        PASS0_CTB0_G33
        PASS0_ctb1_ctbus0
        PASS0_CTB1_P02
        p1_2
      }
    }
    Arm: 1 {
      Net:   \engine_sensor_adc:filterVin_1\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 2 {
      Net:   \engine_sensor_adc:filterVin_2\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 3 {
      Net:   \engine_sensor_adc:filterVin_3\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Analog Code Generation phase: Elapsed time ==> 0s.094ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary">
No PLDs were packed.
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.014ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          0 :       0.00 :       0.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\engine_sensor_adc:IRQ\
        PORT MAP (
            interrupt => \engine_sensor_adc:Net_423\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =engine_sensor_transfer
        PORT MAP (
            dmareq => Net_472 ,
            termout => Net_467 );
        Properties:
        {
            priority = "00"
        }
Port 0 contains the following IO cells:
[IoId=4]: 
Pin : Name = \engine_sensor_uart:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \engine_sensor_uart:rx(0)\__PA ,
        fb => \engine_sensor_uart:rx_wire\ ,
        pad => \engine_sensor_uart:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \engine_sensor_uart:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \engine_sensor_uart:tx(0)\__PA ,
        input => \engine_sensor_uart:tx_wire\ ,
        pad => \engine_sensor_uart:tx(0)_PAD\ );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = signal_amp_in(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => signal_amp_in(0)__PA ,
        analog_term => Net_529 ,
        pad => signal_amp_in(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        analog_term => Net_526 ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = engine_afe_bias(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => engine_afe_bias(0)__PA ,
        analog_term => Net_532 ,
        pad => engine_afe_bias(0)_PAD );
    Properties:
    {
    }

Port 2 is empty
Port 3 is empty
Port 4 is empty
Port 5 is empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            wco => ClockBlock_WCO ,
            ff_div_13 => \engine_sensor_adc:uabClock_ff13\ ,
            ff_div_14 => \engine_sensor_adc:uabClock_ff14\ ,
            ff_div_12 => \engine_sensor_adc:sarClock_ff12\ ,
            ff_div_0 => \engine_sensor_uart:Net_847_ff0\ );
        Properties:
        {
        }
Decimator group 0: empty
SPC group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,1): 
    vrefcell: Name =\engine_sensor_adc:vssa_kelvin_0\
        PORT MAP (
            vout => \engine_sensor_adc:Net_1405\ );
        Properties:
        {
            autoenable = 1
            guid = "27E55207-D708-4E0A-9CA9-208BEFB90B23"
            ignoresleep = 0
            name = "CY_INTERNAL_VSSA_KELVIN"
        }
WDT group 0: empty
LP Comparator group 0: empty
Serial Communication (SCB) group 0: 
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\engine_sensor_uart:SCB\
        PORT MAP (
            clock => \engine_sensor_uart:Net_847_ff0\ ,
            interrupt => Net_598 ,
            rx => \engine_sensor_uart:rx_wire\ ,
            tx => \engine_sensor_uart:tx_wire\ ,
            rts => \engine_sensor_uart:rts_wire\ ,
            mosi_m => \engine_sensor_uart:mosi_m_wire\ ,
            select_m_3 => \engine_sensor_uart:select_m_wire_3\ ,
            select_m_2 => \engine_sensor_uart:select_m_wire_2\ ,
            select_m_1 => \engine_sensor_uart:select_m_wire_1\ ,
            select_m_0 => \engine_sensor_uart:select_m_wire_0\ ,
            sclk_m => \engine_sensor_uart:sclk_m_wire\ ,
            miso_s => \engine_sensor_uart:miso_s_wire\ ,
            tx_req => Net_601 ,
            rx_req => Net_600 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
CapSense group 0: empty
7-bit IDAC group 0: empty
Timer/Counter/PWM group 0: empty
Comparator/Opamp group 0: 
    PSoC4 Comparator/Opamp @ F(OA,0): 
    p4abufcell: Name =\engine_sensor_adc:FILTERAGND2SAR_BUFFER:cy_psoc4_abuf\
        PORT MAP (
            vplus => Net_532 ,
            vminus => Net_433_1 ,
            vout1 => Net_433_1 ,
            vout10 => \engine_sensor_adc:FILTERAGND2SAR_BUFFER:Net_19\ ,
            ctb_dsi_comp => \engine_sensor_adc:FILTERAGND2SAR_BUFFER:Net_12\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_available = 0
            has_resistor = 0
            needs_dsab = 0
        }
    PSoC4 Comparator/Opamp @ F(OA,2): 
    p4abufcell: Name =\engine_sensor_pga:cy_psoc4_abuf\
        PORT MAP (
            vplus => Net_529 ,
            vminus => \engine_sensor_pga:Net_29\ ,
            vout1 => \engine_sensor_pga:Net_18\ ,
            vout10 => Net_526 ,
            ctb_dsi_comp => \engine_sensor_pga:Net_12\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_available = 0
            has_resistor = 1
            needs_dsab = 0
        }
    PSoC4 Comparator/Opamp @ F(OA,3): 
    p4abufcell: Name =\engine_vref_buf:cy_psoc4_abuf\
        PORT MAP (
            vplus => Net_304 ,
            vminus => Net_532 ,
            vout1 => \engine_vref_buf:Net_18\ ,
            vout10 => Net_532 ,
            ctb_dsi_comp => \engine_vref_buf:Net_12\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_available = 0
            has_resistor = 0
            needs_dsab = 0
        }
RSB group 0: 
    PSoC4 p4rsbcell @ F(RSB,1): 
    p4rsbcell: Name =ctb1_resistor_string
        PORT MAP (
            r0_tap => \engine_sensor_pga:Net_29\ ,
            r0_top => Net_526 ,
            r0_bot => Net_532 );
        Properties:
        {
        }
UAB Channels group 0: 
    PSoC4 UAB Channels @ F(HALFUAB,0): 
    p4halfuabcell: Name =\engine_sensor_adc:UABH_B:halfuab\
        PORT MAP (
            x0 => \engine_sensor_adc:Net_1340_0\ ,
            x1 => \engine_sensor_adc:Net_1504\ ,
            x2 => \engine_sensor_adc:Net_1507\ ,
            x3 => \engine_sensor_adc:Net_1506\ ,
            ref => Net_532 ,
            agnd => \engine_sensor_adc:Net_1475\ ,
            vout => Net_431 ,
            couple => \engine_sensor_adc:cpl\ ,
            clock => \engine_sensor_adc:uabClock_ff14\ ,
            comp => \engine_sensor_adc:Net_1363\ ,
            uab_valid => Net_432 ,
            uab_trig_out => \engine_sensor_adc:Net_1366\ ,
            uab_dac_intr => \engine_sensor_adc:Net_1365\ );
        Properties:
        {
            cy_registers = ""
        }
    PSoC4 UAB Channels @ F(HALFUAB,1): 
    p4halfuabcell: Name =\engine_sensor_adc:UABH_A:halfuab\
        PORT MAP (
            x0 => \engine_sensor_adc:Net_1340_0\ ,
            x1 => \engine_sensor_adc:Net_1528\ ,
            x2 => \engine_sensor_adc:Net_1529\ ,
            x3 => \engine_sensor_adc:Net_1530\ ,
            ref => \engine_sensor_adc:Net_983\ ,
            agnd => Net_532 ,
            vout => Net_433_0 ,
            couple => \engine_sensor_adc:cpl\ ,
            clock => \engine_sensor_adc:uabClock_ff13\ ,
            comp => \engine_sensor_adc:Net_1358\ ,
            uab_valid => \engine_sensor_adc:Net_1359\ ,
            uab_trig_out => \engine_sensor_adc:Net_1361\ ,
            uab_dac_intr => \engine_sensor_adc:Net_1360\ );
        Properties:
        {
            cy_registers = ""
        }
Die Temp group 0: empty
Voltage References group 0: 
    PSoC4 Voltage References @ F(REF,0): 
    p4prefcell: Name =CyDesignWideVoltageReference
        PORT MAP (
            vout => \engine_sensor_adc:Net_1379\ );
        Properties:
        {
        }
    PSoC4 Voltage References @ F(REF,1): 
    p4prefcell: Name =\engine_sensor_ref:cy_psoc4_pref\
        PORT MAP (
            vout => Net_304 );
        Properties:
        {
            cy_registers = ""
            referenceid = 0
            tapid = 0
        }
SAR ADC group 0: 
    PSoC4 SAR ADC @ F(SARADC,0): 
    p4sarcell: Name =\engine_sensor_adc:cy_psoc4_sar_1\
        PORT MAP (
            vplus => Net_433_1 ,
            vminus => Net_431 ,
            vref => \engine_sensor_adc:Net_1448\ ,
            ext_vref => \engine_sensor_adc:Net_408\ ,
            clock => \engine_sensor_adc:sarClock_ff12\ ,
            sample_done => Net_472 ,
            chan_id_valid => Net_427 ,
            chan_id_0 => Net_428 ,
            data_valid => Net_429 ,
            data_0 => Net_430 ,
            tr_sar_out => Net_426 ,
            irq => \engine_sensor_adc:Net_423\ );
        Properties:
        {
            cy_registers = ""
        }
Segment LCD group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
GANGED_PICU group 0: empty
WCO group 0: empty
M0S8DMAC group 0: empty
Smart IO Ports group 0: empty
LNFE group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\engine_sensor_adc:filterVinMux\
        PORT MAP (
            muxin_3 => \engine_sensor_adc:filterVin_3\ ,
            muxin_2 => \engine_sensor_adc:filterVin_2\ ,
            muxin_1 => \engine_sensor_adc:filterVin_1\ ,
            muxin_0 => Net_526 ,
            vout => \engine_sensor_adc:Net_1340_0\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "0000"
            muxin_width = 4
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                            | 
Port | Pin | Fixed |      Type |       Drive Mode |                       Name | Connections
-----+-----+-------+-----------+------------------+----------------------------+---------------------------------
   0 |   4 |     * |      NONE |     HI_Z_DIGITAL | \engine_sensor_uart:rx(0)\ | FB(\engine_sensor_uart:rx_wire\)
     |   5 |     * |      NONE |         CMOS_OUT | \engine_sensor_uart:tx(0)\ | In(\engine_sensor_uart:tx_wire\)
-----+-----+-------+-----------+------------------+----------------------------+---------------------------------
   1 |   0 |     * |      NONE |      HI_Z_ANALOG |           signal_amp_in(0) | Analog(Net_529)
     |   2 |       |      NONE |      HI_Z_ANALOG |                   Pin_1(0) | Analog(Net_526)
     |   3 |     * |      NONE |      HI_Z_ANALOG |         engine_afe_bias(0) | Analog(Net_532)
-----------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 0s.624ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Info: pft.M0077: There is no timing information available for the selected device. Static timing checks will not be applied and digital routing will not be timing-driven. (App=cydsfit)
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.657ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.374ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.061ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
No timing parameter file available for CY8C4A45LQI-483
Static timing analysis phase: Elapsed time ==> 0s.062ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.326ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.281ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.281ms
API generation phase: Elapsed time ==> 7s.156ms
Dependency generation phase: Elapsed time ==> 0s.142ms
Cleanup phase: Elapsed time ==> 0s.045ms
