/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* SS */
#define SS__0__INTTYPE CYREG_PICU15_INTTYPE2
#define SS__0__MASK 0x04u
#define SS__0__PC CYREG_IO_PC_PRT15_PC2
#define SS__0__PORT 15u
#define SS__0__SHIFT 2u
#define SS__AG CYREG_PRT15_AG
#define SS__AMUX CYREG_PRT15_AMUX
#define SS__BIE CYREG_PRT15_BIE
#define SS__BIT_MASK CYREG_PRT15_BIT_MASK
#define SS__BYP CYREG_PRT15_BYP
#define SS__CTL CYREG_PRT15_CTL
#define SS__DM0 CYREG_PRT15_DM0
#define SS__DM1 CYREG_PRT15_DM1
#define SS__DM2 CYREG_PRT15_DM2
#define SS__DR CYREG_PRT15_DR
#define SS__INP_DIS CYREG_PRT15_INP_DIS
#define SS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define SS__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define SS__LCD_EN CYREG_PRT15_LCD_EN
#define SS__MASK 0x04u
#define SS__PORT 15u
#define SS__PRT CYREG_PRT15_PRT
#define SS__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define SS__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define SS__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define SS__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define SS__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define SS__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define SS__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define SS__PS CYREG_PRT15_PS
#define SS__SHIFT 2u
#define SS__SLW CYREG_PRT15_SLW

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Rx_1__0__MASK 0x40u
#define Rx_1__0__PC CYREG_PRT12_PC6
#define Rx_1__0__PORT 12u
#define Rx_1__0__SHIFT 6u
#define Rx_1__AG CYREG_PRT12_AG
#define Rx_1__BIE CYREG_PRT12_BIE
#define Rx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_1__BYP CYREG_PRT12_BYP
#define Rx_1__DM0 CYREG_PRT12_DM0
#define Rx_1__DM1 CYREG_PRT12_DM1
#define Rx_1__DM2 CYREG_PRT12_DM2
#define Rx_1__DR CYREG_PRT12_DR
#define Rx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx_1__MASK 0x40u
#define Rx_1__PORT 12u
#define Rx_1__PRT CYREG_PRT12_PRT
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_1__PS CYREG_PRT12_PS
#define Rx_1__SHIFT 6u
#define Rx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_1__SLW CYREG_PRT12_SLW

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Tx_1__0__MASK 0x80u
#define Tx_1__0__PC CYREG_PRT12_PC7
#define Tx_1__0__PORT 12u
#define Tx_1__0__SHIFT 7u
#define Tx_1__AG CYREG_PRT12_AG
#define Tx_1__BIE CYREG_PRT12_BIE
#define Tx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_1__BYP CYREG_PRT12_BYP
#define Tx_1__DM0 CYREG_PRT12_DM0
#define Tx_1__DM1 CYREG_PRT12_DM1
#define Tx_1__DM2 CYREG_PRT12_DM2
#define Tx_1__DR CYREG_PRT12_DR
#define Tx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx_1__MASK 0x80u
#define Tx_1__PORT 12u
#define Tx_1__PRT CYREG_PRT12_PRT
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_1__PS CYREG_PRT12_PS
#define Tx_1__SHIFT 7u
#define Tx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_1__SLW CYREG_PRT12_SLW

/* MISO_2 */
#define MISO_2__0__INTTYPE CYREG_PICU15_INTTYPE0
#define MISO_2__0__MASK 0x01u
#define MISO_2__0__PC CYREG_IO_PC_PRT15_PC0
#define MISO_2__0__PORT 15u
#define MISO_2__0__SHIFT 0u
#define MISO_2__AG CYREG_PRT15_AG
#define MISO_2__AMUX CYREG_PRT15_AMUX
#define MISO_2__BIE CYREG_PRT15_BIE
#define MISO_2__BIT_MASK CYREG_PRT15_BIT_MASK
#define MISO_2__BYP CYREG_PRT15_BYP
#define MISO_2__CTL CYREG_PRT15_CTL
#define MISO_2__DM0 CYREG_PRT15_DM0
#define MISO_2__DM1 CYREG_PRT15_DM1
#define MISO_2__DM2 CYREG_PRT15_DM2
#define MISO_2__DR CYREG_PRT15_DR
#define MISO_2__INP_DIS CYREG_PRT15_INP_DIS
#define MISO_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define MISO_2__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define MISO_2__LCD_EN CYREG_PRT15_LCD_EN
#define MISO_2__MASK 0x01u
#define MISO_2__PORT 15u
#define MISO_2__PRT CYREG_PRT15_PRT
#define MISO_2__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define MISO_2__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define MISO_2__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define MISO_2__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define MISO_2__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define MISO_2__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define MISO_2__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define MISO_2__PS CYREG_PRT15_PS
#define MISO_2__SHIFT 0u
#define MISO_2__SLW CYREG_PRT15_SLW

/* MOSI_2 */
#define MOSI_2__0__INTTYPE CYREG_PICU15_INTTYPE1
#define MOSI_2__0__MASK 0x02u
#define MOSI_2__0__PC CYREG_IO_PC_PRT15_PC1
#define MOSI_2__0__PORT 15u
#define MOSI_2__0__SHIFT 1u
#define MOSI_2__AG CYREG_PRT15_AG
#define MOSI_2__AMUX CYREG_PRT15_AMUX
#define MOSI_2__BIE CYREG_PRT15_BIE
#define MOSI_2__BIT_MASK CYREG_PRT15_BIT_MASK
#define MOSI_2__BYP CYREG_PRT15_BYP
#define MOSI_2__CTL CYREG_PRT15_CTL
#define MOSI_2__DM0 CYREG_PRT15_DM0
#define MOSI_2__DM1 CYREG_PRT15_DM1
#define MOSI_2__DM2 CYREG_PRT15_DM2
#define MOSI_2__DR CYREG_PRT15_DR
#define MOSI_2__INP_DIS CYREG_PRT15_INP_DIS
#define MOSI_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define MOSI_2__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define MOSI_2__LCD_EN CYREG_PRT15_LCD_EN
#define MOSI_2__MASK 0x02u
#define MOSI_2__PORT 15u
#define MOSI_2__PRT CYREG_PRT15_PRT
#define MOSI_2__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define MOSI_2__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define MOSI_2__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define MOSI_2__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define MOSI_2__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define MOSI_2__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define MOSI_2__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define MOSI_2__PS CYREG_PRT15_PS
#define MOSI_2__SHIFT 1u
#define MOSI_2__SLW CYREG_PRT15_SLW

/* SCLK_2 */
#define SCLK_2__0__INTTYPE CYREG_PICU3_INTTYPE1
#define SCLK_2__0__MASK 0x02u
#define SCLK_2__0__PC CYREG_PRT3_PC1
#define SCLK_2__0__PORT 3u
#define SCLK_2__0__SHIFT 1u
#define SCLK_2__AG CYREG_PRT3_AG
#define SCLK_2__AMUX CYREG_PRT3_AMUX
#define SCLK_2__BIE CYREG_PRT3_BIE
#define SCLK_2__BIT_MASK CYREG_PRT3_BIT_MASK
#define SCLK_2__BYP CYREG_PRT3_BYP
#define SCLK_2__CTL CYREG_PRT3_CTL
#define SCLK_2__DM0 CYREG_PRT3_DM0
#define SCLK_2__DM1 CYREG_PRT3_DM1
#define SCLK_2__DM2 CYREG_PRT3_DM2
#define SCLK_2__DR CYREG_PRT3_DR
#define SCLK_2__INP_DIS CYREG_PRT3_INP_DIS
#define SCLK_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define SCLK_2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define SCLK_2__LCD_EN CYREG_PRT3_LCD_EN
#define SCLK_2__MASK 0x02u
#define SCLK_2__PORT 3u
#define SCLK_2__PRT CYREG_PRT3_PRT
#define SCLK_2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define SCLK_2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define SCLK_2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define SCLK_2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define SCLK_2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define SCLK_2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define SCLK_2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define SCLK_2__PS CYREG_PRT3_PS
#define SCLK_2__SHIFT 1u
#define SCLK_2__SLW CYREG_PRT3_SLW

/* SPIM_1 */
#define SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define SPIM_1_BSPIM_BitCounter__CONTROL_REG CYREG_B1_UDB10_CTL
#define SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define SPIM_1_BSPIM_BitCounter__COUNT_REG CYREG_B1_UDB10_CTL
#define SPIM_1_BSPIM_BitCounter__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter__PERIOD_REG CYREG_B1_UDB10_MSK
#define SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define SPIM_1_BSPIM_BitCounter_ST__MASK_REG CYREG_B1_UDB10_MSK
#define SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB10_ST_CTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB10_ST_CTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_REG CYREG_B1_UDB10_ST
#define SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define SPIM_1_BSPIM_RxStsReg__4__MASK 0x10u
#define SPIM_1_BSPIM_RxStsReg__4__POS 4
#define SPIM_1_BSPIM_RxStsReg__5__MASK 0x20u
#define SPIM_1_BSPIM_RxStsReg__5__POS 5
#define SPIM_1_BSPIM_RxStsReg__6__MASK 0x40u
#define SPIM_1_BSPIM_RxStsReg__6__POS 6
#define SPIM_1_BSPIM_RxStsReg__MASK 0x70u
#define SPIM_1_BSPIM_RxStsReg__MASK_REG CYREG_B1_UDB07_MSK
#define SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define SPIM_1_BSPIM_RxStsReg__STATUS_REG CYREG_B1_UDB07_ST
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define SPIM_1_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define SPIM_1_BSPIM_sR8_Dp_u0__A0_REG CYREG_B0_UDB07_A0
#define SPIM_1_BSPIM_sR8_Dp_u0__A1_REG CYREG_B0_UDB07_A1
#define SPIM_1_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define SPIM_1_BSPIM_sR8_Dp_u0__D0_REG CYREG_B0_UDB07_D0
#define SPIM_1_BSPIM_sR8_Dp_u0__D1_REG CYREG_B0_UDB07_D1
#define SPIM_1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define SPIM_1_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define SPIM_1_BSPIM_sR8_Dp_u0__F0_REG CYREG_B0_UDB07_F0
#define SPIM_1_BSPIM_sR8_Dp_u0__F1_REG CYREG_B0_UDB07_F1
#define SPIM_1_BSPIM_TxStsReg__0__MASK 0x01u
#define SPIM_1_BSPIM_TxStsReg__0__POS 0
#define SPIM_1_BSPIM_TxStsReg__1__MASK 0x02u
#define SPIM_1_BSPIM_TxStsReg__1__POS 1
#define SPIM_1_BSPIM_TxStsReg__2__MASK 0x04u
#define SPIM_1_BSPIM_TxStsReg__2__POS 2
#define SPIM_1_BSPIM_TxStsReg__3__MASK 0x08u
#define SPIM_1_BSPIM_TxStsReg__3__POS 3
#define SPIM_1_BSPIM_TxStsReg__4__MASK 0x10u
#define SPIM_1_BSPIM_TxStsReg__4__POS 4
#define SPIM_1_BSPIM_TxStsReg__MASK 0x1Fu
#define SPIM_1_BSPIM_TxStsReg__MASK_REG CYREG_B1_UDB11_MSK
#define SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define SPIM_1_BSPIM_TxStsReg__STATUS_REG CYREG_B1_UDB11_ST
#define SPIM_1_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define SPIM_1_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define SPIM_1_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define SPIM_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPIM_1_IntClock__INDEX 0x00u
#define SPIM_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPIM_1_IntClock__PM_ACT_MSK 0x01u
#define SPIM_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPIM_1_IntClock__PM_STBY_MSK 0x01u

/* UART_1 */
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB05_CTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB05_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB05_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB05_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB05_ST
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define UART_1_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB04_A0
#define UART_1_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB04_A1
#define UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define UART_1_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB04_D0
#define UART_1_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB04_D1
#define UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define UART_1_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB04_F0
#define UART_1_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB04_F1
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define UART_1_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_1_BUART_sRX_RxSts__3__POS 3
#define UART_1_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_1_BUART_sRX_RxSts__4__POS 4
#define UART_1_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_1_BUART_sRX_RxSts__5__POS 5
#define UART_1_BUART_sRX_RxSts__MASK 0x38u
#define UART_1_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB07_MSK
#define UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_1_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB07_ST
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB04_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB04_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB04_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB04_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB04_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB04_F1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define UART_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB05_A0
#define UART_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB05_A1
#define UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define UART_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB05_D0
#define UART_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB05_D1
#define UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define UART_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB05_F0
#define UART_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB05_F1
#define UART_1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_1_BUART_sTX_TxSts__0__POS 0
#define UART_1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_1_BUART_sTX_TxSts__1__POS 1
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define UART_1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_1_BUART_sTX_TxSts__2__POS 2
#define UART_1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_1_BUART_sTX_TxSts__3__POS 3
#define UART_1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_1_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB06_MSK
#define UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define UART_1_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB06_ST
#define UART_1_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define UART_1_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define UART_1_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define UART_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_1_IntClock__INDEX 0x01u
#define UART_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_1_IntClock__PM_ACT_MSK 0x02u
#define UART_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_1_IntClock__PM_STBY_MSK 0x02u

/* LED_pin */
#define LED_pin__0__INTTYPE CYREG_PICU0_INTTYPE1
#define LED_pin__0__MASK 0x02u
#define LED_pin__0__PC CYREG_PRT0_PC1
#define LED_pin__0__PORT 0u
#define LED_pin__0__SHIFT 1u
#define LED_pin__AG CYREG_PRT0_AG
#define LED_pin__AMUX CYREG_PRT0_AMUX
#define LED_pin__BIE CYREG_PRT0_BIE
#define LED_pin__BIT_MASK CYREG_PRT0_BIT_MASK
#define LED_pin__BYP CYREG_PRT0_BYP
#define LED_pin__CTL CYREG_PRT0_CTL
#define LED_pin__DM0 CYREG_PRT0_DM0
#define LED_pin__DM1 CYREG_PRT0_DM1
#define LED_pin__DM2 CYREG_PRT0_DM2
#define LED_pin__DR CYREG_PRT0_DR
#define LED_pin__INP_DIS CYREG_PRT0_INP_DIS
#define LED_pin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LED_pin__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LED_pin__LCD_EN CYREG_PRT0_LCD_EN
#define LED_pin__MASK 0x02u
#define LED_pin__PORT 0u
#define LED_pin__PRT CYREG_PRT0_PRT
#define LED_pin__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LED_pin__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LED_pin__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LED_pin__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LED_pin__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LED_pin__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LED_pin__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LED_pin__PS CYREG_PRT0_PS
#define LED_pin__SHIFT 1u
#define LED_pin__SLW CYREG_PRT0_SLW

/* Clock_SPI */
#define Clock_SPI__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_SPI__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_SPI__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_SPI__CFG2_SRC_SEL_MASK 0x07u
#define Clock_SPI__INDEX 0x02u
#define Clock_SPI__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_SPI__PM_ACT_MSK 0x04u
#define Clock_SPI__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_SPI__PM_STBY_MSK 0x04u

/* Speed_pin */
#define Speed_pin__0__INTTYPE CYREG_PICU0_INTTYPE2
#define Speed_pin__0__MASK 0x04u
#define Speed_pin__0__PC CYREG_PRT0_PC2
#define Speed_pin__0__PORT 0u
#define Speed_pin__0__SHIFT 2u
#define Speed_pin__AG CYREG_PRT0_AG
#define Speed_pin__AMUX CYREG_PRT0_AMUX
#define Speed_pin__BIE CYREG_PRT0_BIE
#define Speed_pin__BIT_MASK CYREG_PRT0_BIT_MASK
#define Speed_pin__BYP CYREG_PRT0_BYP
#define Speed_pin__CTL CYREG_PRT0_CTL
#define Speed_pin__DM0 CYREG_PRT0_DM0
#define Speed_pin__DM1 CYREG_PRT0_DM1
#define Speed_pin__DM2 CYREG_PRT0_DM2
#define Speed_pin__DR CYREG_PRT0_DR
#define Speed_pin__INP_DIS CYREG_PRT0_INP_DIS
#define Speed_pin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Speed_pin__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Speed_pin__LCD_EN CYREG_PRT0_LCD_EN
#define Speed_pin__MASK 0x04u
#define Speed_pin__PORT 0u
#define Speed_pin__PRT CYREG_PRT0_PRT
#define Speed_pin__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Speed_pin__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Speed_pin__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Speed_pin__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Speed_pin__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Speed_pin__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Speed_pin__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Speed_pin__PS CYREG_PRT0_PS
#define Speed_pin__SHIFT 2u
#define Speed_pin__SLW CYREG_PRT0_SLW

/* isr_clock */
#define isr_clock__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_clock__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_clock__INTC_MASK 0x20000u
#define isr_clock__INTC_NUMBER 17u
#define isr_clock__INTC_PRIOR_NUM 7u
#define isr_clock__INTC_PRIOR_REG CYREG_NVIC_PRI_17
#define isr_clock__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_clock__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Enable_pin */
#define Enable_pin__0__INTTYPE CYREG_PICU1_INTTYPE7
#define Enable_pin__0__MASK 0x80u
#define Enable_pin__0__PC CYREG_PRT1_PC7
#define Enable_pin__0__PORT 1u
#define Enable_pin__0__SHIFT 7u
#define Enable_pin__AG CYREG_PRT1_AG
#define Enable_pin__AMUX CYREG_PRT1_AMUX
#define Enable_pin__BIE CYREG_PRT1_BIE
#define Enable_pin__BIT_MASK CYREG_PRT1_BIT_MASK
#define Enable_pin__BYP CYREG_PRT1_BYP
#define Enable_pin__CTL CYREG_PRT1_CTL
#define Enable_pin__DM0 CYREG_PRT1_DM0
#define Enable_pin__DM1 CYREG_PRT1_DM1
#define Enable_pin__DM2 CYREG_PRT1_DM2
#define Enable_pin__DR CYREG_PRT1_DR
#define Enable_pin__INP_DIS CYREG_PRT1_INP_DIS
#define Enable_pin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Enable_pin__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Enable_pin__LCD_EN CYREG_PRT1_LCD_EN
#define Enable_pin__MASK 0x80u
#define Enable_pin__PORT 1u
#define Enable_pin__PRT CYREG_PRT1_PRT
#define Enable_pin__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Enable_pin__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Enable_pin__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Enable_pin__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Enable_pin__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Enable_pin__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Enable_pin__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Enable_pin__PS CYREG_PRT1_PS
#define Enable_pin__SHIFT 7u
#define Enable_pin__SLW CYREG_PRT1_SLW

/* isr_uart_rx */
#define isr_uart_rx__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_uart_rx__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_uart_rx__INTC_MASK 0x01u
#define isr_uart_rx__INTC_NUMBER 0u
#define isr_uart_rx__INTC_PRIOR_NUM 7u
#define isr_uart_rx__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define isr_uart_rx__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_uart_rx__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Switch_input */
#define Switch_input__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Switch_input__0__MASK 0x01u
#define Switch_input__0__PC CYREG_PRT0_PC0
#define Switch_input__0__PORT 0u
#define Switch_input__0__SHIFT 0u
#define Switch_input__AG CYREG_PRT0_AG
#define Switch_input__AMUX CYREG_PRT0_AMUX
#define Switch_input__BIE CYREG_PRT0_BIE
#define Switch_input__BIT_MASK CYREG_PRT0_BIT_MASK
#define Switch_input__BYP CYREG_PRT0_BYP
#define Switch_input__CTL CYREG_PRT0_CTL
#define Switch_input__DM0 CYREG_PRT0_DM0
#define Switch_input__DM1 CYREG_PRT0_DM1
#define Switch_input__DM2 CYREG_PRT0_DM2
#define Switch_input__DR CYREG_PRT0_DR
#define Switch_input__INP_DIS CYREG_PRT0_INP_DIS
#define Switch_input__INTSTAT CYREG_PICU0_INTSTAT
#define Switch_input__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Switch_input__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Switch_input__LCD_EN CYREG_PRT0_LCD_EN
#define Switch_input__MASK 0x01u
#define Switch_input__PORT 0u
#define Switch_input__PRT CYREG_PRT0_PRT
#define Switch_input__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Switch_input__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Switch_input__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Switch_input__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Switch_input__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Switch_input__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Switch_input__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Switch_input__PS CYREG_PRT0_PS
#define Switch_input__SHIFT 0u
#define Switch_input__SLW CYREG_PRT0_SLW
#define Switch_input__SNAP CYREG_PICU0_SNAP

/* Switch_output */
#define Switch_output__0__INTTYPE CYREG_PICU0_INTTYPE3
#define Switch_output__0__MASK 0x08u
#define Switch_output__0__PC CYREG_PRT0_PC3
#define Switch_output__0__PORT 0u
#define Switch_output__0__SHIFT 3u
#define Switch_output__AG CYREG_PRT0_AG
#define Switch_output__AMUX CYREG_PRT0_AMUX
#define Switch_output__BIE CYREG_PRT0_BIE
#define Switch_output__BIT_MASK CYREG_PRT0_BIT_MASK
#define Switch_output__BYP CYREG_PRT0_BYP
#define Switch_output__CTL CYREG_PRT0_CTL
#define Switch_output__DM0 CYREG_PRT0_DM0
#define Switch_output__DM1 CYREG_PRT0_DM1
#define Switch_output__DM2 CYREG_PRT0_DM2
#define Switch_output__DR CYREG_PRT0_DR
#define Switch_output__INP_DIS CYREG_PRT0_INP_DIS
#define Switch_output__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Switch_output__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Switch_output__LCD_EN CYREG_PRT0_LCD_EN
#define Switch_output__MASK 0x08u
#define Switch_output__PORT 0u
#define Switch_output__PRT CYREG_PRT0_PRT
#define Switch_output__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Switch_output__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Switch_output__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Switch_output__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Switch_output__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Switch_output__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Switch_output__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Switch_output__PS CYREG_PRT0_PS
#define Switch_output__SHIFT 3u
#define Switch_output__SLW CYREG_PRT0_SLW

/* VDAC8_Enabling */
#define VDAC8_Enabling_viDAC8__CR0 CYREG_DAC1_CR0
#define VDAC8_Enabling_viDAC8__CR1 CYREG_DAC1_CR1
#define VDAC8_Enabling_viDAC8__D CYREG_DAC1_D
#define VDAC8_Enabling_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC8_Enabling_viDAC8__PM_ACT_MSK 0x02u
#define VDAC8_Enabling_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC8_Enabling_viDAC8__PM_STBY_MSK 0x02u
#define VDAC8_Enabling_viDAC8__STROBE CYREG_DAC1_STROBE
#define VDAC8_Enabling_viDAC8__SW0 CYREG_DAC1_SW0
#define VDAC8_Enabling_viDAC8__SW2 CYREG_DAC1_SW2
#define VDAC8_Enabling_viDAC8__SW3 CYREG_DAC1_SW3
#define VDAC8_Enabling_viDAC8__SW4 CYREG_DAC1_SW4
#define VDAC8_Enabling_viDAC8__TR CYREG_DAC1_TR
#define VDAC8_Enabling_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC1_M1
#define VDAC8_Enabling_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC1_M2
#define VDAC8_Enabling_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC1_M3
#define VDAC8_Enabling_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC1_M4
#define VDAC8_Enabling_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC1_M5
#define VDAC8_Enabling_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC1_M6
#define VDAC8_Enabling_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC1_M7
#define VDAC8_Enabling_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC1_M8
#define VDAC8_Enabling_viDAC8__TST CYREG_DAC1_TST

/* PGA_SpeedControl */
#define PGA_SpeedControl_SC__BST CYREG_SC2_BST
#define PGA_SpeedControl_SC__CLK CYREG_SC2_CLK
#define PGA_SpeedControl_SC__CMPINV CYREG_SC_CMPINV
#define PGA_SpeedControl_SC__CMPINV_MASK 0x04u
#define PGA_SpeedControl_SC__CPTR CYREG_SC_CPTR
#define PGA_SpeedControl_SC__CPTR_MASK 0x04u
#define PGA_SpeedControl_SC__CR0 CYREG_SC2_CR0
#define PGA_SpeedControl_SC__CR1 CYREG_SC2_CR1
#define PGA_SpeedControl_SC__CR2 CYREG_SC2_CR2
#define PGA_SpeedControl_SC__MSK CYREG_SC_MSK
#define PGA_SpeedControl_SC__MSK_MASK 0x04u
#define PGA_SpeedControl_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define PGA_SpeedControl_SC__PM_ACT_MSK 0x04u
#define PGA_SpeedControl_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define PGA_SpeedControl_SC__PM_STBY_MSK 0x04u
#define PGA_SpeedControl_SC__SR CYREG_SC_SR
#define PGA_SpeedControl_SC__SR_MASK 0x04u
#define PGA_SpeedControl_SC__SW0 CYREG_SC2_SW0
#define PGA_SpeedControl_SC__SW10 CYREG_SC2_SW10
#define PGA_SpeedControl_SC__SW2 CYREG_SC2_SW2
#define PGA_SpeedControl_SC__SW3 CYREG_SC2_SW3
#define PGA_SpeedControl_SC__SW4 CYREG_SC2_SW4
#define PGA_SpeedControl_SC__SW6 CYREG_SC2_SW6
#define PGA_SpeedControl_SC__SW7 CYREG_SC2_SW7
#define PGA_SpeedControl_SC__SW8 CYREG_SC2_SW8
#define PGA_SpeedControl_SC__WRK1 CYREG_SC_WRK1
#define PGA_SpeedControl_SC__WRK1_MASK 0x04u

/* Clock_TempSampling */
#define Clock_TempSampling__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clock_TempSampling__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clock_TempSampling__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clock_TempSampling__CFG2_SRC_SEL_MASK 0x07u
#define Clock_TempSampling__INDEX 0x03u
#define Clock_TempSampling__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_TempSampling__PM_ACT_MSK 0x08u
#define Clock_TempSampling__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_TempSampling__PM_STBY_MSK 0x08u

/* VDAC8_SpeedControl */
#define VDAC8_SpeedControl_viDAC8__CR0 CYREG_DAC2_CR0
#define VDAC8_SpeedControl_viDAC8__CR1 CYREG_DAC2_CR1
#define VDAC8_SpeedControl_viDAC8__D CYREG_DAC2_D
#define VDAC8_SpeedControl_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC8_SpeedControl_viDAC8__PM_ACT_MSK 0x04u
#define VDAC8_SpeedControl_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC8_SpeedControl_viDAC8__PM_STBY_MSK 0x04u
#define VDAC8_SpeedControl_viDAC8__STROBE CYREG_DAC2_STROBE
#define VDAC8_SpeedControl_viDAC8__SW0 CYREG_DAC2_SW0
#define VDAC8_SpeedControl_viDAC8__SW2 CYREG_DAC2_SW2
#define VDAC8_SpeedControl_viDAC8__SW3 CYREG_DAC2_SW3
#define VDAC8_SpeedControl_viDAC8__SW4 CYREG_DAC2_SW4
#define VDAC8_SpeedControl_viDAC8__TR CYREG_DAC2_TR
#define VDAC8_SpeedControl_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC2_M1
#define VDAC8_SpeedControl_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC2_M2
#define VDAC8_SpeedControl_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC2_M3
#define VDAC8_SpeedControl_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC2_M4
#define VDAC8_SpeedControl_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC2_M5
#define VDAC8_SpeedControl_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC2_M6
#define VDAC8_SpeedControl_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC2_M7
#define VDAC8_SpeedControl_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC2_M8
#define VDAC8_SpeedControl_viDAC8__TST CYREG_DAC2_TST

/* Temp_sample_counter */
#define Temp_sample_counter_CounterHW__CAP0 CYREG_TMR0_CAP0
#define Temp_sample_counter_CounterHW__CAP1 CYREG_TMR0_CAP1
#define Temp_sample_counter_CounterHW__CFG0 CYREG_TMR0_CFG0
#define Temp_sample_counter_CounterHW__CFG1 CYREG_TMR0_CFG1
#define Temp_sample_counter_CounterHW__CFG2 CYREG_TMR0_CFG2
#define Temp_sample_counter_CounterHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Temp_sample_counter_CounterHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Temp_sample_counter_CounterHW__PER0 CYREG_TMR0_PER0
#define Temp_sample_counter_CounterHW__PER1 CYREG_TMR0_PER1
#define Temp_sample_counter_CounterHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Temp_sample_counter_CounterHW__PM_ACT_MSK 0x01u
#define Temp_sample_counter_CounterHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Temp_sample_counter_CounterHW__PM_STBY_MSK 0x01u
#define Temp_sample_counter_CounterHW__RT0 CYREG_TMR0_RT0
#define Temp_sample_counter_CounterHW__RT1 CYREG_TMR0_RT1
#define Temp_sample_counter_CounterHW__SR0 CYREG_TMR0_SR0

/* switch_input_interrupt */
#define switch_input_interrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define switch_input_interrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define switch_input_interrupt__INTC_MASK 0x10u
#define switch_input_interrupt__INTC_NUMBER 4u
#define switch_input_interrupt__INTC_PRIOR_NUM 7u
#define switch_input_interrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define switch_input_interrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define switch_input_interrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Microcontroller_coolingsystem"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x200
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000001u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
