{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 17 21:17:31 2015 " "Info: Processing started: Tue Mar 17 21:17:31 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CircuitoDigital -c CircuitoDigital " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CircuitoDigital -c CircuitoDigital" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PBL1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file PBL1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PBL1 " "Info: Found entity 1: PBL1" {  } { { "../PBL1.bdf" "" { Schematic "C:/Users/jacy Marques/Desktop/PBL1/PBL1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PBL1-2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file PBL1-2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PBL1-2 " "Info: Found entity 1: PBL1-2" {  } { { "../PBL1-2.bdf" "" { Schematic "C:/Users/jacy Marques/Desktop/PBL1/PBL1-2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CircuitoDigital.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file CircuitoDigital.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CircuitoDigital " "Info: Found entity 1: CircuitoDigital" {  } { { "CircuitoDigital.bdf" "" { Schematic "C:/Users/jacy Marques/Desktop/PBL1/CircuitoDigital.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CircuitoDigital " "Info: Elaborating entity \"CircuitoDigital\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PBL1-2 PBL1-2:inst1 " "Info: Elaborating entity \"PBL1-2\" for hierarchy \"PBL1-2:inst1\"" {  } { { "CircuitoDigital.bdf" "inst1" { Schematic "C:/Users/jacy Marques/Desktop/PBL1/CircuitoDigital.bdf" { { 168 296 392 328 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PBL1 PBL1:inst " "Info: Elaborating entity \"PBL1\" for hierarchy \"PBL1:inst\"" {  } { { "CircuitoDigital.bdf" "inst" { Schematic "C:/Users/jacy Marques/Desktop/PBL1/CircuitoDigital.bdf" { { 24 296 392 152 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst19 " "Warning: Primitive \"NOT\" of instance \"inst19\" not used" {  } { { "../PBL1.bdf" "" { Schematic "C:/Users/jacy Marques/Desktop/PBL1/PBL1.bdf" { { 272 216 264 304 "inst19" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Info: Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Info: Implemented 12 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Info: Implemented 12 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "221 " "Info: Peak virtual memory: 221 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 17 21:17:32 2015 " "Info: Processing ended: Tue Mar 17 21:17:32 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
