================================================================
== Design Size Report
================================================================

* Total Instructions per Compilation Phase
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Phase         | Step                        | Instructions | Description                                                                            |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Compile/Link  |                             | 2,639        | After all functions are compiled and linked into a single design                       |
|               |                             |              |                                                                                        |
| Unroll/Inline |                             |              | After user unroll and inline pragmas are applied                                       |
|               | (1) unroll                  |   386        | user unroll pragmas are applied                                                        |
|               | (2) simplification          |   162        | simplification of applied user unroll pragmas                                          |
|               | (3) inline                  |   135        | user inline pragmas are applied                                                        |
|               | (4) simplification          |   125        | simplification of applied user inline pragmas                                          |
|               |                             |              |                                                                                        |
| Array/Struct  |                             |              | After user array partition and struct aggregate/disaggregate pragmas are applied       |
|               | (1) array partition         |   123        | user array partition pragmas are applied                                               |
|               | (2) simplification          |   123        | simplification of applied user array partition & struct aggregate/disaggregate pragmas |
|               | (3) aggregate/disaggregate  |   124        | user struct aggregate/disaggregate pragmas are applied                                 |
|               | (4) array reshape           |   135        | apply array reshape pragmas                                                            |
|               | (5) access patterns         |   140        | array access pattern optmizations                                                      |
|               |                             |              |                                                                                        |
| Performance   |                             |              | After transformations are applied to meet performance pragma targets                   |
|               | (1) loop simplification     |   140        | loop and instruction simplification                                                    |
|               | (2) parallelization         |   139        | loops are unrolled or pipelined to meet performance targets                            |
|               | (3) array partition         |   137        | arrays are partitioned to meet performance targets                                     |
|               | (4) simplification          |   137        | simplification of design after performance transformations                             |
|               |                             |              |                                                                                        |
| HW Transforms |                             |              | After hardware transfomations                                                          |
|               | (1) lowering                |   150        | initial conversion to HW specific instructions                                         |
|               | (2) optimizations           |   180        | high level synthesis optimizations                                                     |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+

* Instructions per Function for each Compilation Phase
+---------------------+--------------------------+----------------+---------------+---------------+---------------+---------------+
| Function            | Location                 | Compile/Link   | Unroll/Inline | Array/Struct  | Performance   | HW Transforms |
+---------------------+--------------------------+----------------+---------------+---------------+---------------+---------------+
| + module3_fine_sync | module3_fine_sync.cpp:83 | 2,639          | 125           | 140           | 137           | 180           |
|    split_input      | module3_fine_sync.cpp:24 |  387           |  17           |  31           |  30           |  30           |
|    FIR              | hls_fir.h:529            |    3 (3 calls) |               |               |               |               |
|  + run              | hls_fir.h:578            |  285 (3 calls) |  33 (3 calls) |  33 (3 calls) |  33 (3 calls) |  57 (3 calls) |
|     insert_fpga_ip  | hls_fir.h:271            |    6 (3 calls) |               |               |               |               |
|    combine_and_peak | module3_fine_sync.cpp:45 | 1,887          |  51           |  52           |  50           |  58           |
+---------------------+--------------------------+----------------+---------------+---------------+---------------+---------------+

* Design Size Message Settings
+---------------------------------------------+--------+------------------------------------------------------------------+
| Message Setting                             | Value  | Description                                                      |
+---------------------------------------------+--------+------------------------------------------------------------------+
| config_compile -design_size_maximum_warning | 100000 | Show a warning when total design instructions exceeds this value |
+---------------------------------------------+--------+------------------------------------------------------------------+


