// Seed: 3976258913
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  wire id_5;
endmodule
module module_1 #(
    parameter id_1 = 32'd26
) (
    _id_1
);
  inout wire _id_1;
  tri0 [id_1  +  id_1 : -1] id_2;
  assign id_2 = -1;
  wire [-1 : -1] id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2
  );
endmodule
module module_2 (
    output wire id_0,
    input wor id_1,
    output supply0 id_2,
    input supply1 id_3
);
  assign id_0 = 1;
  assign id_2 = id_3;
  assign id_0 = 1;
  assign id_2 = 1;
  assign id_0 = id_3;
  assign module_3.id_0 = 0;
endmodule
module module_3 (
    output supply0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input supply1 id_3,
    output wand id_4,
    input wor id_5,
    output tri1 id_6
);
  assign id_4 = -1;
  module_2 modCall_1 (
      id_0,
      id_5,
      id_6,
      id_2
  );
endmodule
