[2025-09-17 09:26:59] START suite=qualcomm_srv trace=srv59_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv59_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2628391 heartbeat IPC: 3.805 cumulative IPC: 3.805 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5095132 heartbeat IPC: 4.054 cumulative IPC: 3.925 (Simulation time: 00 hr 01 min 17 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5095132 cumulative IPC: 3.925 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5095132 cumulative IPC: 3.925 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 13667365 heartbeat IPC: 1.167 cumulative IPC: 1.167 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 22321034 heartbeat IPC: 1.156 cumulative IPC: 1.161 (Simulation time: 00 hr 03 min 39 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 30854022 heartbeat IPC: 1.172 cumulative IPC: 1.165 (Simulation time: 00 hr 04 min 45 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 39482741 heartbeat IPC: 1.159 cumulative IPC: 1.163 (Simulation time: 00 hr 05 min 54 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 48108058 heartbeat IPC: 1.159 cumulative IPC: 1.162 (Simulation time: 00 hr 07 min 02 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 56735630 heartbeat IPC: 1.159 cumulative IPC: 1.162 (Simulation time: 00 hr 08 min 15 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv59_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000013 cycles: 65352880 heartbeat IPC: 1.16 cumulative IPC: 1.162 (Simulation time: 00 hr 09 min 23 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 73926174 heartbeat IPC: 1.166 cumulative IPC: 1.162 (Simulation time: 00 hr 10 min 29 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 82671759 heartbeat IPC: 1.143 cumulative IPC: 1.16 (Simulation time: 00 hr 11 min 38 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 86095406 cumulative IPC: 1.162 (Simulation time: 00 hr 12 min 40 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 86095406 cumulative IPC: 1.162 (Simulation time: 00 hr 12 min 40 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv59_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.162 instructions: 100000000 cycles: 86095406
CPU 0 Branch Prediction Accuracy: 92.56% MPKI: 13.37 Average ROB Occupancy at Mispredict: 28.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1183
BRANCH_INDIRECT: 0.3651
BRANCH_CONDITIONAL: 11.5
BRANCH_DIRECT_CALL: 0.4532
BRANCH_INDIRECT_CALL: 0.5277
BRANCH_RETURN: 0.4054


====Backend Stall Breakdown====
ROB_STALL: 37958
LQ_STALL: 0
SQ_STALL: 353124


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 78.083336
REPLAY_LOAD: 38.085106
NON_REPLAY_LOAD: 11.867293

== Total ==
ADDR_TRANS: 2811
REPLAY_LOAD: 3580
NON_REPLAY_LOAD: 31567

== Counts ==
ADDR_TRANS: 36
REPLAY_LOAD: 94
NON_REPLAY_LOAD: 2660

cpu0->cpu0_STLB TOTAL        ACCESS:    2064403 HIT:    2050010 MISS:      14393 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2064403 HIT:    2050010 MISS:      14393 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 72.38 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9685102 HIT:    8681395 MISS:    1003707 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7898943 HIT:    6991506 MISS:     907437 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     599764 HIT:     524485 MISS:      75279 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1162757 HIT:    1152382 MISS:      10375 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      23638 HIT:      13022 MISS:      10616 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 32.13 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15096996 HIT:    7578549 MISS:    7518447 MSHR_MERGE:    1813550
cpu0->cpu0_L1I LOAD         ACCESS:   15096996 HIT:    7578549 MISS:    7518447 MSHR_MERGE:    1813550
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.54 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29814091 HIT:   25299272 MISS:    4514819 MSHR_MERGE:    1697371
cpu0->cpu0_L1D LOAD         ACCESS:   16582567 HIT:   13898420 MISS:    2684147 MSHR_MERGE:     490101
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13202507 HIT:   11395616 MISS:    1806891 MSHR_MERGE:    1207127
cpu0->cpu0_L1D TRANSLATION  ACCESS:      29017 HIT:       5236 MISS:      23781 MSHR_MERGE:        143
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.15 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12400192 HIT:   10285674 MISS:    2114518 MSHR_MERGE:    1062798
cpu0->cpu0_ITLB LOAD         ACCESS:   12400192 HIT:   10285674 MISS:    2114518 MSHR_MERGE:    1062798
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.321 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28380649 HIT:   27022688 MISS:    1357961 MSHR_MERGE:     345278
cpu0->cpu0_DTLB LOAD         ACCESS:   28380649 HIT:   27022688 MISS:    1357961 MSHR_MERGE:     345278
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.682 cycles
cpu0->LLC TOTAL        ACCESS:    1125017 HIT:    1100973 MISS:      24044 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     907437 HIT:     889495 MISS:      17942 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      75279 HIT:      71929 MISS:       3350 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     131685 HIT:     131547 MISS:        138 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      10616 HIT:       8002 MISS:       2614 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 106.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        299
  ROW_BUFFER_MISS:      23587
  AVG DBUS CONGESTED CYCLE: 3.248
Channel 0 WQ ROW_BUFFER_HIT:        128
  ROW_BUFFER_MISS:       2475
  FULL:          0
Channel 0 REFRESHES ISSUED:       7175

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       499506       568548        79949         2099
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           49         2406         1216          221
  STLB miss resolved @ L2C                0         2552         2871         1482          134
  STLB miss resolved @ LLC                0          411         1257         3145          677
  STLB miss resolved @ MEM                0            0          586         1963         1180

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             185744        50048      1400987       145734          205
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2         1259          595           14
  STLB miss resolved @ L2C                0         1378         8227         1059            7
  STLB miss resolved @ LLC                0          195         2580         1542           38
  STLB miss resolved @ MEM                0            0           42          112           56
[2025-09-17 09:39:39] END   suite=qualcomm_srv trace=srv59_ap (rc=0)
