------------------------------------------------------------
-- Testbench generated by TbGen.py
------------------------------------------------------------
-- see Library/Python/TbGenerator

------------------------------------------------------------
-- Libraries
------------------------------------------------------------
library ieee;
	use ieee.std_logic_1164.all;
	use ieee.numeric_std.all;
	use ieee.math_real.all;

library work;
	use work.psi_tb_textfile_pkg.all;
	
library work;
	use work.psi_common_math_pkg.all;
	use work.psi_fix_pkg.all;

------------------------------------------------------------
-- Entity Declaration
------------------------------------------------------------
entity psi_fix_demod_real2cplx_tb is
	generic (
		FileFolder_g	: string 	:= "../tesbench/psi_fix_demod_real2cplx_tb/Data";
		DutyCycle_g		: integer	:= 1;
		GainCorr_g		: string	:= "NONE"
	);
end entity;

------------------------------------------------------------
-- Architecture
------------------------------------------------------------
architecture sim of psi_fix_demod_real2cplx_tb is
	-- *** Fixed Generics ***
	constant RstPol_g : std_logic := '1';
	constant DataFmt_g : PsiFixFmt_t := (1,0,15);
	
	-- *** Not Assigned Generics (default values) ***
	constant Ratio_g : natural := 5;   -- $$ constant=5 $$;
	
	-- *** TB Control ***
	signal TbRunning : boolean := True;
	signal NextCase : integer := -1;
	signal ProcessDone : std_logic_vector(0 to 1) := (others => '0');
	constant AllProcessesDone_c : std_logic_vector(0 to 1) := (others => '1');
	constant TbProcNr_stim_c : integer := 0;
	constant TbProcNr_check_c : integer := 1;
	
	-- *** DUT Signals ***
	signal clk_i : std_logic := '0';
	signal rst_i : std_logic := '1';
	signal str_i : std_logic := '0';
	signal data_i : std_logic_vector(PsiFixSize(DataFmt_g) - 1 downto 0) := (others => '0');
	signal data_I_o : std_logic_vector(PsiFixSize(DataFmt_g) - 1 downto 0) := (others => '0');
	signal data_Q_o : std_logic_vector(PsiFixSize(DataFmt_g) - 1 downto 0) := (others => '0');
	signal str_o : std_logic := '0';
	signal phi_offset_16 : std_logic_vector(15 downto 0) := (others => '0');
	
begin
	------------------------------------------------------------
	-- DUT Instantiation
	------------------------------------------------------------
	i_dut : entity work.psi_fix_demod_real2cplx
		generic map (
			RstPol_g => RstPol_g,
			DataFmt_g => DataFmt_g,
			GainCorr_g => GainCorr_g
		)
		port map (
			clk_i => clk_i,
			rst_i => rst_i,
			str_i => str_i,
			data_i => data_i,
			phi_offset_i => phi_offset_16(2 downto 0),
			data_I_o => data_I_o,
			data_Q_o => data_Q_o,
			str_o => str_o
		);
	
	------------------------------------------------------------
	-- Testbench Control !DO NOT EDIT!
	------------------------------------------------------------
	p_tb_control : process
	begin
		wait until rst_i = '0';
		wait until ProcessDone = AllProcessesDone_c;
		TbRunning <= false;
		wait;
	end process;
	
	------------------------------------------------------------
	-- Clocks !DO NOT EDIT!
	------------------------------------------------------------
	p_clock_clk_i : process
		constant Frequency_c : real := real(100e6);
	begin
		while TbRunning loop
			wait for 0.5*(1 sec)/Frequency_c;
			clk_i <= not clk_i;
		end loop;
		wait;
	end process;
	
	
	------------------------------------------------------------
	-- Resets
	------------------------------------------------------------
	p_rst_rst_i : process
	begin
		wait for 1 us;
		-- Wait for two clk edges to ensure reset is active for at least one edge
		wait until rising_edge(clk_i);
		wait until rising_edge(clk_i);
		rst_i <= '0';
		wait;
	end process;
	
	
	------------------------------------------------------------
	-- Processes
	------------------------------------------------------------
	-- *** stim ***
	p_stim : process
	begin
		-- start of process !DO NOT EDIT
		wait until rst_i = '0';
		
		-- Apply Stimuli	
		appy_textfile_content(	Clk 		=> clk_i, 
								Rdy 		=> PsiTextfile_SigOne,
								Vld 		=> str_i, 
								Data(0)		=> data_i, 
								Data(1)		=> phi_offset_16,
								Filepath	=> FileFolder_g & "/input.txt", 
								ClkPerSpl	=> DutyCycle_g,
								IgnoreLines => 1);		
		
		-- end of process !DO NOT EDIT!
		ProcessDone(TbProcNr_stim_c) <= '1';
		wait;
	end process;
	
	-- *** check ***
	p_check : process
	begin
		-- start of process !DO NOT EDIT
		wait until rst_i = '0';
		
		-- Check
		check_textfile_content(	Clk			=> clk_i,
								Rdy			=> PsiTextfile_SigUnused,
								Vld			=> str_o,
								Data(0)		=> data_I_o,
								Data(1)		=> data_Q_o,
								Filepath	=> FileFolder_g & "/output_" & GainCorr_g & ".txt",
								IgnoreLines => 1);
		
		-- end of process !DO NOT EDIT!
		ProcessDone(TbProcNr_check_c) <= '1';
		wait;
	end process;
	
	
end;
