#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x15b604990 .scope module, "XOR_tb" "XOR_tb" 2 28;
 .timescale 0 0;
v0x600003d567f0_0 .var "in_a", 0 0;
v0x600003d56880_0 .var "in_b", 0 0;
v0x600003d56910_0 .net "out_", 0 0, L_0x600002454f50;  1 drivers
S_0x15b604b00 .scope module, "xor_gate" "XOR" 2 31, 3 1 0, S_0x15b604990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0x600003d56400_0 .net "a", 0 0, v0x600003d567f0_0;  1 drivers
v0x600003d56490_0 .net "and_out_a", 0 0, L_0x600002454c40;  1 drivers
v0x600003d56520_0 .net "and_out_b", 0 0, L_0x600002454d20;  1 drivers
v0x600003d565b0_0 .net "b", 0 0, v0x600003d56880_0;  1 drivers
v0x600003d56640_0 .net "not_out_a", 0 0, L_0x600002454af0;  1 drivers
v0x600003d566d0_0 .net "not_out_b", 0 0, L_0x600002454b60;  1 drivers
v0x600003d56760_0 .net "out", 0 0, L_0x600002454f50;  alias, 1 drivers
S_0x15b604c70 .scope module, "and_gate_a" "AND" 3 11, 4 1 0, S_0x15b604b00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in_1";
    .port_info 2 /INPUT 1 "in_2";
L_0x600002454bd0 .functor NAND 1, v0x600003d567f0_0, L_0x600002454b60, C4<1>, C4<1>;
v0x600003d54e10_0 .net "in_1", 0 0, v0x600003d567f0_0;  alias, 1 drivers
v0x600003d54ea0_0 .net "in_2", 0 0, L_0x600002454b60;  alias, 1 drivers
v0x600003d54f30_0 .net "nand_out", 0 0, L_0x600002454bd0;  1 drivers
v0x600003d54fc0_0 .net "out", 0 0, L_0x600002454c40;  alias, 1 drivers
S_0x15b605060 .scope module, "not_gate" "NOT" 4 5, 5 1 0, S_0x15b604c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out_val";
    .port_info 1 /INPUT 1 "in_val";
L_0x1600780a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600002454c40 .functor NAND 1, L_0x600002454bd0, L_0x1600780a0, C4<1>, C4<1>;
v0x600003d54c60_0 .net/2s *"_ivl_1", 0 0, L_0x1600780a0;  1 drivers
v0x600003d54cf0_0 .net "in_val", 0 0, L_0x600002454bd0;  alias, 1 drivers
v0x600003d54d80_0 .net "out_val", 0 0, L_0x600002454c40;  alias, 1 drivers
S_0x15b6051d0 .scope module, "and_gate_b" "AND" 3 12, 4 1 0, S_0x15b604b00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in_1";
    .port_info 2 /INPUT 1 "in_2";
L_0x600002454cb0 .functor NAND 1, v0x600003d56880_0, L_0x600002454af0, C4<1>, C4<1>;
v0x600003d55200_0 .net "in_1", 0 0, v0x600003d56880_0;  alias, 1 drivers
v0x600003d55290_0 .net "in_2", 0 0, L_0x600002454af0;  alias, 1 drivers
v0x600003d55320_0 .net "nand_out", 0 0, L_0x600002454cb0;  1 drivers
v0x600003d553b0_0 .net "out", 0 0, L_0x600002454d20;  alias, 1 drivers
S_0x15b605340 .scope module, "not_gate" "NOT" 4 5, 5 1 0, S_0x15b6051d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out_val";
    .port_info 1 /INPUT 1 "in_val";
L_0x1600780e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600002454d20 .functor NAND 1, L_0x600002454cb0, L_0x1600780e8, C4<1>, C4<1>;
v0x600003d55050_0 .net/2s *"_ivl_1", 0 0, L_0x1600780e8;  1 drivers
v0x600003d550e0_0 .net "in_val", 0 0, L_0x600002454cb0;  alias, 1 drivers
v0x600003d55170_0 .net "out_val", 0 0, L_0x600002454d20;  alias, 1 drivers
S_0x15b6054b0 .scope module, "not_gate_a" "NOT" 3 8, 5 1 0, S_0x15b604b00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out_val";
    .port_info 1 /INPUT 1 "in_val";
L_0x160078010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600002454af0 .functor NAND 1, v0x600003d567f0_0, L_0x160078010, C4<1>, C4<1>;
v0x600003d55440_0 .net/2s *"_ivl_1", 0 0, L_0x160078010;  1 drivers
v0x600003d554d0_0 .net "in_val", 0 0, v0x600003d567f0_0;  alias, 1 drivers
v0x600003d55560_0 .net "out_val", 0 0, L_0x600002454af0;  alias, 1 drivers
S_0x15b605620 .scope module, "not_gate_b" "NOT" 3 9, 5 1 0, S_0x15b604b00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out_val";
    .port_info 1 /INPUT 1 "in_val";
L_0x160078058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600002454b60 .functor NAND 1, v0x600003d56880_0, L_0x160078058, C4<1>, C4<1>;
v0x600003d555f0_0 .net/2s *"_ivl_1", 0 0, L_0x160078058;  1 drivers
v0x600003d55680_0 .net "in_val", 0 0, v0x600003d56880_0;  alias, 1 drivers
v0x600003d55710_0 .net "out_val", 0 0, L_0x600002454b60;  alias, 1 drivers
S_0x15b605790 .scope module, "or_gate" "OR" 3 14, 6 1 0, S_0x15b604b00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0x600003d560a0_0 .net "a", 0 0, L_0x600002454c40;  alias, 1 drivers
v0x600003d56130_0 .net "and_out", 0 0, L_0x600002454ee0;  1 drivers
v0x600003d561c0_0 .net "b", 0 0, L_0x600002454d20;  alias, 1 drivers
v0x600003d56250_0 .net "nand_out_a", 0 0, L_0x600002454d90;  1 drivers
v0x600003d562e0_0 .net "nand_out_b", 0 0, L_0x600002454e00;  1 drivers
v0x600003d56370_0 .net "out", 0 0, L_0x600002454f50;  alias, 1 drivers
S_0x15b60b080 .scope module, "and_gate" "AND" 6 9, 4 1 0, S_0x15b605790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in_1";
    .port_info 2 /INPUT 1 "in_2";
L_0x600002454e70 .functor NAND 1, L_0x600002454d90, L_0x600002454e00, C4<1>, C4<1>;
v0x600003d55950_0 .net "in_1", 0 0, L_0x600002454d90;  alias, 1 drivers
v0x600003d559e0_0 .net "in_2", 0 0, L_0x600002454e00;  alias, 1 drivers
v0x600003d55a70_0 .net "nand_out", 0 0, L_0x600002454e70;  1 drivers
v0x600003d55b00_0 .net "out", 0 0, L_0x600002454ee0;  alias, 1 drivers
S_0x15b60b1f0 .scope module, "not_gate" "NOT" 4 5, 5 1 0, S_0x15b60b080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out_val";
    .port_info 1 /INPUT 1 "in_val";
L_0x1600781c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600002454ee0 .functor NAND 1, L_0x600002454e70, L_0x1600781c0, C4<1>, C4<1>;
v0x600003d557a0_0 .net/2s *"_ivl_1", 0 0, L_0x1600781c0;  1 drivers
v0x600003d55830_0 .net "in_val", 0 0, L_0x600002454e70;  alias, 1 drivers
v0x600003d558c0_0 .net "out_val", 0 0, L_0x600002454ee0;  alias, 1 drivers
S_0x15b60b360 .scope module, "not_gate_a" "NOT" 6 7, 5 1 0, S_0x15b605790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out_val";
    .port_info 1 /INPUT 1 "in_val";
L_0x160078130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600002454d90 .functor NAND 1, L_0x600002454c40, L_0x160078130, C4<1>, C4<1>;
v0x600003d55b90_0 .net/2s *"_ivl_1", 0 0, L_0x160078130;  1 drivers
v0x600003d55c20_0 .net "in_val", 0 0, L_0x600002454c40;  alias, 1 drivers
v0x600003d55cb0_0 .net "out_val", 0 0, L_0x600002454d90;  alias, 1 drivers
S_0x15b60b4d0 .scope module, "not_gate_b" "NOT" 6 8, 5 1 0, S_0x15b605790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out_val";
    .port_info 1 /INPUT 1 "in_val";
L_0x160078178 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600002454e00 .functor NAND 1, L_0x600002454d20, L_0x160078178, C4<1>, C4<1>;
v0x600003d55d40_0 .net/2s *"_ivl_1", 0 0, L_0x160078178;  1 drivers
v0x600003d55dd0_0 .net "in_val", 0 0, L_0x600002454d20;  alias, 1 drivers
v0x600003d55e60_0 .net "out_val", 0 0, L_0x600002454e00;  alias, 1 drivers
S_0x15b60b640 .scope module, "not_gate_c" "NOT" 6 10, 5 1 0, S_0x15b605790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out_val";
    .port_info 1 /INPUT 1 "in_val";
L_0x160078208 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600002454f50 .functor NAND 1, L_0x600002454ee0, L_0x160078208, C4<1>, C4<1>;
v0x600003d55ef0_0 .net/2s *"_ivl_1", 0 0, L_0x160078208;  1 drivers
v0x600003d55f80_0 .net "in_val", 0 0, L_0x600002454ee0;  alias, 1 drivers
v0x600003d56010_0 .net "out_val", 0 0, L_0x600002454f50;  alias, 1 drivers
    .scope S_0x15b604990;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003d567f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003d56880_0, 0;
    %delay 10, 0;
    %vpi_call 2 36 "$display", "XXOR GATE : INPUT A=%d, INPUT B=%d OUTPUT=%d", v0x600003d567f0_0, v0x600003d56880_0, v0x600003d56910_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003d567f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003d56880_0, 0;
    %delay 10, 0;
    %vpi_call 2 40 "$display", "XXOR GATE : INPUT A=%d, INPUT B=%d OUTPUT=%d", v0x600003d567f0_0, v0x600003d56880_0, v0x600003d56910_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003d567f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003d56880_0, 0;
    %delay 10, 0;
    %vpi_call 2 44 "$display", "XXOR GATE : INPUT A=%d, INPUT B=%d OUTPUT=%d", v0x600003d567f0_0, v0x600003d56880_0, v0x600003d56910_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003d567f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003d56880_0, 0;
    %delay 10, 0;
    %vpi_call 2 48 "$display", "XXOR GATE : INPUT A=%d, INPUT B=%d OUTPUT=%d\012", v0x600003d567f0_0, v0x600003d56880_0, v0x600003d56910_0 {0 0 0};
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "xor_gate_tb.v";
    "xor_gate.v";
    "and_gate.v";
    "not_gate.v";
    "or_gate.v";
