#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Jan 18 14:54:42 2024
# Process ID: 1908
# Current directory: C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.runs/design_1_kcpsm6_1_0_synth_1
# Command line: vivado.exe -log design_1_kcpsm6_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_kcpsm6_1_0.tcl
# Log file: C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.runs/design_1_kcpsm6_1_0_synth_1/design_1_kcpsm6_1_0.vds
# Journal file: C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.runs/design_1_kcpsm6_1_0_synth_1\vivado.jou
# Running On: DESKTOP-NOGC60I, OS: Windows, CPU Frequency: 2400 MHz, CPU Physical cores: 4, Host memory: 17032 MB
#-----------------------------------------------------------
source design_1_kcpsm6_1_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 394.715 ; gain = 62.227
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_kcpsm6_1_0
Command: synth_design -top design_1_kcpsm6_1_0 -part xc7k70tfbv676-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16304
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1211.027 ; gain = 407.789
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_kcpsm6_1_0' [c:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.gen/sources_1/bd/design_1/ip/design_1_kcpsm6_1_0/synth/design_1_kcpsm6_1_0.v:53]
INFO: [Synth 8-638] synthesizing module 'kcpsm6' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:111]
	Parameter INIT bound to: 64'b1111111111111111111101010101010100000000000000000000111011101110 
INFO: [Synth 8-113] binding component instance 'reset_lut' to cell 'LUT6_2' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:685]
INFO: [Synth 8-113] binding component instance 'run_flop' to cell 'FD' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:696]
INFO: [Synth 8-113] binding component instance 'internal_reset_flop' to cell 'FD' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:701]
INFO: [Synth 8-113] binding component instance 'sync_sleep_flop' to cell 'FD' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:706]
	Parameter INIT bound to: 64'b0000000010000011000000000000101100000000110001000000000001001100 
INFO: [Synth 8-113] binding component instance 't_state_lut' to cell 'LUT6_2' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:711]
INFO: [Synth 8-113] binding component instance 't_state1_flop' to cell 'FD' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:722]
INFO: [Synth 8-113] binding component instance 't_state2_flop' to cell 'FD' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:727]
	Parameter INIT bound to: 64'b0000000000010000000000000000000000000000000000000000100000000000 
INFO: [Synth 8-113] binding component instance 'int_enable_type_lut' to cell 'LUT6_2' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:733]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000001100101010101010 
INFO: [Synth 8-113] binding component instance 'interrupt_enable_lut' to cell 'LUT6' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:744]
INFO: [Synth 8-113] binding component instance 'interrupt_enable_flop' to cell 'FD' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:754]
INFO: [Synth 8-113] binding component instance 'sync_interrupt_flop' to cell 'FD' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:759]
	Parameter INIT bound to: 64'b1100110000110011111111110000000010000000100000001000000010000000 
INFO: [Synth 8-113] binding component instance 'active_interrupt_lut' to cell 'LUT6_2' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:764]
INFO: [Synth 8-113] binding component instance 'active_interrupt_flop' to cell 'FD' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:775]
INFO: [Synth 8-113] binding component instance 'interrupt_ack_flop' to cell 'FD' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:780]
	Parameter INIT bound to: 64'b0101101000111100111111111111111100000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'pc_move_is_valid_lut' to cell 'LUT6' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:804]
	Parameter INIT bound to: 64'b0111011101110111000000100111011100000000000000000000001000000000 
INFO: [Synth 8-113] binding component instance 'move_type_lut' to cell 'LUT6_2' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:814]
	Parameter INIT bound to: 64'b0000000000000000111100000000000000000000000000000010001111111111 
INFO: [Synth 8-113] binding component instance 'pc_mode1_lut' to cell 'LUT6_2' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:825]
	Parameter INIT bound to: 64'b1111111111111111111111111111111100000000000001000000000000000000 
INFO: [Synth 8-113] binding component instance 'pc_mode2_lut' to cell 'LUT6' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:836]
	Parameter INIT bound to: 64'b1111111111111111000100000000000000000000000000000010000000000000 
INFO: [Synth 8-113] binding component instance 'push_pop_lut' to cell 'LUT6_2' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:846]
	Parameter INIT bound to: 64'b0000001111001010000000000000000000000100001000000000000000000000 
INFO: [Synth 8-113] binding component instance 'alu_decode0_lut' to cell 'LUT6_2' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:861]
INFO: [Synth 8-113] binding component instance 'alu_mux_sel0_flop' to cell 'FD' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:872]
	Parameter INIT bound to: 64'b0111011100001000000000000000000000000000000000000000111100000000 
INFO: [Synth 8-113] binding component instance 'alu_decode1_lut' to cell 'LUT6_2' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:877]
INFO: [Synth 8-113] binding component instance 'alu_mux_sel1_flop' to cell 'FD' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:888]
	Parameter INIT bound to: 64'b1101000000000000000000000000000000000010000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'alu_decode2_lut' to cell 'LUT6_2' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:894]
	Parameter INIT bound to: 64'b0000000000000001001111110011111100000000000100001111011111001110 
INFO: [Synth 8-113] binding component instance 'register_enable_type_lut' to cell 'LUT6_2' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:909]
	Parameter INIT bound to: 64'b1100000011001100000000000000000010100000101010100000000000000000 
INFO: [Synth 8-113] binding component instance 'register_enable_lut' to cell 'LUT6_2' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:920]
INFO: [Synth 8-113] binding component instance 'flag_enable_flop' to cell 'FDR' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:931]
INFO: [Synth 8-113] binding component instance 'register_enable_flop' to cell 'FDR' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:937]
	Parameter INIT bound to: 64'b1000000000000000000000000000000000100000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'spm_enable_lut' to cell 'LUT6_2' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:943]
INFO: [Synth 8-113] binding component instance 'k_write_strobe_flop' to cell 'FDR' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:954]
INFO: [Synth 8-113] binding component instance 'spm_enable_flop' to cell 'FDR' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:960]
	Parameter INIT bound to: 64'b0100000000000000000000000000000000000001000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'read_strobe_lut' to cell 'LUT6_2' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:966]
INFO: [Synth 8-113] binding component instance 'write_strobe_flop' to cell 'FDR' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:977]
INFO: [Synth 8-113] binding component instance 'read_strobe_flop' to cell 'FDR' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:983]
	Parameter INIT bound to: 64'b0000000010000000000000100000000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'regbank_type_lut' to cell 'LUT6' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1001]
	Parameter INIT bound to: 64'b1010110010101100111111110000000011111111000000001111111100000000 
INFO: [Synth 8-113] binding component instance 'bank_lut' to cell 'LUT6' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1011]
INFO: [Synth 8-113] binding component instance 'bank_flop' to cell 'FDR' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1021]
INFO: [Synth 8-113] binding component instance 'sx_addr4_flop' to cell 'FD' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1027]
INFO: [Synth 8-113] binding component instance 'arith_carry_xorcy' to cell 'XORCY' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1051]
INFO: [Synth 8-113] binding component instance 'arith_carry_flop' to cell 'FD' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1056]
	Parameter INIT bound to: 64'b0000000000000000000000000000000010000111011110000000000000000000 
INFO: [Synth 8-113] binding component instance 'lower_parity_lut' to cell 'LUT6_2' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1061]
INFO: [Synth 8-113] binding component instance 'parity_muxcy' to cell 'MUXCY' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1072]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-113] binding component instance 'upper_parity_lut' to cell 'LUT6' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1078]
INFO: [Synth 8-113] binding component instance 'parity_xorcy' to cell 'XORCY' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1088]
	Parameter INIT bound to: 64'b1111111111111111101010101100110011110000111100001111000011110000 
INFO: [Synth 8-113] binding component instance 'shift_carry_lut' to cell 'LUT6' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1093]
INFO: [Synth 8-113] binding component instance 'shift_carry_flop' to cell 'FD' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1103]
	Parameter INIT bound to: 64'b0011001100110011101010101100110011110000101010100000000000000000 
INFO: [Synth 8-113] binding component instance 'carry_flag_lut' to cell 'LUT6_2' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1108]
INFO: [Synth 8-113] binding component instance 'carry_flag_flop' to cell 'FDRE' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1119]
INFO: [Synth 8-113] binding component instance 'init_zero_muxcy' to cell 'MUXCY' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1126]
	Parameter INIT bound to: 64'b1010001010000000000000000000000000000000111100000000000011110000 
INFO: [Synth 8-113] binding component instance 'use_zero_flag_lut' to cell 'LUT6_2' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1132]
INFO: [Synth 8-113] binding component instance 'use_zero_flag_flop' to cell 'FD' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1143]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-113] binding component instance 'lower_zero_lut' to cell 'LUT6_2' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1148]
INFO: [Synth 8-113] binding component instance 'lower_zero_muxcy' to cell 'MUXCY' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1159]
	Parameter INIT bound to: 64'b0000000000000000000000000000110100000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'middle_zero_lut' to cell 'LUT6_2' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1165]
INFO: [Synth 8-113] binding component instance 'middle_zero_muxcy' to cell 'MUXCY' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1176]
	Parameter INIT bound to: 64'b1111101111111111000000000000000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'upper_zero_lut' to cell 'LUT6' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1182]
INFO: [Synth 8-113] binding component instance 'upper_zero_muxcy' to cell 'MUXCY' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1192]
INFO: [Synth 8-113] binding component instance 'zero_flag_flop' to cell 'FDRE' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1198]
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1249]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1264]
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111100110011110011000000111100000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1350]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1366]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1371]
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1249]
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1440]
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1249]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1264]
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1440]
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1249]
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1440]
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1249]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1264]
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1440]
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1249]
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1440]
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1249]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1264]
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1440]
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1249]
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:1411]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0000000010101010000000000000000011001100110011001111000000000000 
	Parameter INIT bound to: 64'b0000000010101010000000000000000011001100110011001111000000000000 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b0000000000010101001010011010101010101010101010101010101010101010 
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 64'b1011111110111100100011111000110010110011101100001000001110000000 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'kcpsm6' (0#1) [C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.srcs/sources_1/imports/EHB_embedded/KCPSM6_Release9_30Sept14/kcpsm6.vhd:111]
INFO: [Synth 8-6155] done synthesizing module 'design_1_kcpsm6_1_0' (0#1) [c:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.gen/sources_1/bd/design_1/ip/design_1_kcpsm6_1_0/synth/design_1_kcpsm6_1_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1308.805 ; gain = 505.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1308.805 ; gain = 505.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1308.805 ; gain = 505.566
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1308.805 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 180 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1338.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 124 instances were transformed.
  FD => FDRE: 48 instances
  FDR => FDRE: 20 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM64M => RAM64M (RAMD64E(x4)): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1338.000 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1338.000 ; gain = 534.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1338.000 ; gain = 534.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1338.000 ; gain = 534.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1338.000 ; gain = 534.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1338.000 ; gain = 534.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1338.000 ; gain = 534.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1338.000 ; gain = 534.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1338.000 ; gain = 534.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1338.000 ; gain = 534.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1338.000 ; gain = 534.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1338.000 ; gain = 534.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1338.000 ; gain = 534.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1338.000 ; gain = 534.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1338.000 ; gain = 534.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT6   |    79|
|3     |MUXCY  |    29|
|4     |RAM32M |     4|
|5     |RAM64M |     2|
|6     |XORCY  |    27|
|7     |FD     |    48|
|8     |FDR    |    20|
|9     |FDRE   |    14|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1338.000 ; gain = 534.762
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 1338.000 ; gain = 505.566
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1338.000 ; gain = 534.762
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1338.000 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 180 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1338.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 134 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 10 instances
  FD => FDRE: 48 instances
  FDR => FDRE: 20 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM64M => RAM64M (RAMD64E(x4)): 2 instances

Synth Design complete, checksum: 18c10121
INFO: [Common 17-83] Releasing license: Synthesis
128 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 1338.000 ; gain = 908.762
INFO: [Common 17-1381] The checkpoint 'C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.runs/design_1_kcpsm6_1_0_synth_1/design_1_kcpsm6_1_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_kcpsm6_1_0, cache-ID = 43ef869a0b6af868
INFO: [Common 17-1381] The checkpoint 'C:/Users/fb29_/Desktop/EHB_embedded/Final/final_project_2/final_project_2.runs/design_1_kcpsm6_1_0_synth_1/design_1_kcpsm6_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_kcpsm6_1_0_utilization_synth.rpt -pb design_1_kcpsm6_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 18 14:55:34 2024...
