// Generated by CIRCT unknown git version
module final_design_Register_A_0_0(	// file.cleaned.mlir:2:3
  input        A0,	// file.cleaned.mlir:2:45
               A1,	// file.cleaned.mlir:2:58
               A2,	// file.cleaned.mlir:2:71
               A3,	// file.cleaned.mlir:2:84
               loadA,	// file.cleaned.mlir:2:97
  output [7:0] regA	// file.cleaned.mlir:2:114
);

  assign regA = 8'h0;	// file.cleaned.mlir:3:14, :4:5
endmodule

