// Seed: 2563195323
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_12(
      .id_0(-1),
      .id_1(id_5),
      .id_2(-1),
      .id_3(id_4),
      .id_4(id_11),
      .id_5(1),
      .id_6(id_4),
      .id_7(1),
      .id_8(),
      .id_9(1),
      .id_10(id_9),
      .id_11(id_3),
      .id_12(),
      .id_13(-1),
      .id_14(!1'b0),
      .id_15(-1),
      .id_16(id_1),
      .id_17(1 << id_9),
      .id_18(1),
      .id_19(),
      .id_20(),
      .id_21(id_11)
  );
  wire id_13;
  wire id_14;
  tri id_15, id_16, id_17;
  assign id_7 = -1'b0;
  assign id_15 = id_17;
  assign module_1.id_18 = 0;
  tri0 id_18, id_19, id_20;
  wire id_21;
  wire id_22;
  always id_15 = -1;
  assign id_18 = {id_17{1}};
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    output tri1 id_2,
    input wire id_3,
    output wire id_4,
    input wand id_5,
    input uwire id_6,
    output wire id_7,
    input uwire id_8,
    input tri id_9,
    input supply1 id_10,
    input wor id_11,
    output wor id_12,
    output tri1 id_13,
    input wand id_14,
    input tri id_15,
    input supply0 id_16,
    input tri0 id_17,
    output tri1 id_18,
    input tri1 id_19,
    input wor id_20
);
  wire id_22;
  module_0 modCall_1 (
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22
  );
endmodule
