# system info nios_tb on 2016.06.13.14:29:15
system_info:
name,value
DEVICE,EP3C16F484C6
DEVICE_FAMILY,Cyclone III
GENERATION_ID,1465820438
#
#
# Files generated for nios_tb on 2016.06.13.14:29:15
files:
filepath,kind,attributes,module,is_top
nios/testbench/nios_tb/simulation/nios_tb.vhd,VHDL,,nios_tb,true
nios/testbench/nios_tb/simulation/submodules/nios.vhd,VHDL,,nios,false
nios/testbench/nios_tb/simulation/submodules/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent.vhd,VHDL,,nios,false
nios/testbench/nios_tb/simulation/submodules/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent.vhd,VHDL,,nios,false
nios/testbench/nios_tb/simulation/submodules/nios_width_adapter.vhd,VHDL,,nios,false
nios/testbench/nios_tb/simulation/submodules/nios_width_adapter_001.vhd,VHDL,,nios,false
nios/testbench/nios_tb/simulation/submodules/nios_cpu_instruction_master_translator.vhd,VHDL,,nios,false
nios/testbench/nios_tb/simulation/submodules/nios_cpu_data_master_translator.vhd,VHDL,,nios,false
nios/testbench/nios_tb/simulation/submodules/nios_onchip_memory_s1_translator.vhd,VHDL,,nios,false
nios/testbench/nios_tb/simulation/submodules/nios_cpu_jtag_debug_module_translator.vhd,VHDL,,nios,false
nios/testbench/nios_tb/simulation/submodules/nios_sdram_controller_s1_translator.vhd,VHDL,,nios,false
nios/testbench/nios_tb/simulation/submodules/nios_data_clk_s1_translator.vhd,VHDL,,nios,false
nios/testbench/nios_tb/simulation/submodules/nios_data_ch9_s1_translator.vhd,VHDL,,nios,false
nios/testbench/nios_tb/simulation/submodules/nios_spi_spi_control_port_translator.vhd,VHDL,,nios,false
nios/testbench/nios_tb/simulation/submodules/nios_uart_s1_translator.vhd,VHDL,,nios,false
nios/testbench/nios_tb/simulation/submodules/nios_jtag_uart_avalon_jtag_slave_translator.vhd,VHDL,,nios,false
nios/testbench/nios_tb/simulation/submodules/nios_rst_controller.vhd,VHDL,,nios,false
nios/testbench/nios_tb/simulation/submodules/nios_rst_controller_001.vhd,VHDL,,nios,false
nios/testbench/nios_tb/simulation/submodules/altera_avalon_clock_source.vhd,VHDL,,altera_avalon_clock_source,false
nios/testbench/nios_tb/simulation/submodules/altera_avalon_reset_source.vhd,VHDL,,altera_avalon_reset_source,false
nios/testbench/nios_tb/simulation/submodules/altera_sdram_partner_module.vhd,VHDL,,altera_sdram_partner_module,false
nios/testbench/nios_tb/simulation/submodules/nios_data_ctr.vhd,VHDL,,nios_data_ctr,false
nios/testbench/nios_tb/simulation/submodules/nios_CPU.sdc,SDC,,nios_CPU,false
nios/testbench/nios_tb/simulation/submodules/nios_CPU.vhd,VHDL,,nios_CPU,false
nios/testbench/nios_tb/simulation/submodules/nios_CPU_jtag_debug_module_sysclk.vhd,VHDL,,nios_CPU,false
nios/testbench/nios_tb/simulation/submodules/nios_CPU_jtag_debug_module_tck.vhd,VHDL,,nios_CPU,false
nios/testbench/nios_tb/simulation/submodules/nios_CPU_jtag_debug_module_wrapper.vhd,VHDL,,nios_CPU,false
nios/testbench/nios_tb/simulation/submodules/nios_CPU_nios2_waves.do,OTHER,,nios_CPU,false
nios/testbench/nios_tb/simulation/submodules/nios_CPU_ociram_default_contents.dat,DAT,,nios_CPU,false
nios/testbench/nios_tb/simulation/submodules/nios_CPU_ociram_default_contents.hex,HEX,,nios_CPU,false
nios/testbench/nios_tb/simulation/submodules/nios_CPU_ociram_default_contents.mif,MIF,,nios_CPU,false
nios/testbench/nios_tb/simulation/submodules/nios_CPU_oci_test_bench.vhd,VHDL,,nios_CPU,false
nios/testbench/nios_tb/simulation/submodules/nios_CPU_rf_ram_a.dat,DAT,,nios_CPU,false
nios/testbench/nios_tb/simulation/submodules/nios_CPU_rf_ram_a.hex,HEX,,nios_CPU,false
nios/testbench/nios_tb/simulation/submodules/nios_CPU_rf_ram_a.mif,MIF,,nios_CPU,false
nios/testbench/nios_tb/simulation/submodules/nios_CPU_rf_ram_b.dat,DAT,,nios_CPU,false
nios/testbench/nios_tb/simulation/submodules/nios_CPU_rf_ram_b.hex,HEX,,nios_CPU,false
nios/testbench/nios_tb/simulation/submodules/nios_CPU_rf_ram_b.mif,MIF,,nios_CPU,false
nios/testbench/nios_tb/simulation/submodules/nios_CPU_test_bench.vhd,VHDL,,nios_CPU,false
nios/testbench/nios_tb/simulation/submodules/nios_data_clk.vhd,VHDL,,nios_data_clk,false
nios/testbench/nios_tb/simulation/submodules/nios_onchip_memory.hex,HEX,,nios_onchip_memory,false
nios/testbench/nios_tb/simulation/submodules/nios_onchip_memory.vhd,VHDL,,nios_onchip_memory,false
nios/testbench/nios_tb/simulation/submodules/nios_jtag_uart.vhd,VHDL,,nios_jtag_uart,false
nios/testbench/nios_tb/simulation/submodules/nios_uart.vhd,VHDL,,nios_uart,false
nios/testbench/nios_tb/simulation/submodules/nios_sdram_controller.vhd,VHDL,,nios_sdram_controller,false
nios/testbench/nios_tb/simulation/submodules/nios_sdram_controller_test_component.vhd,VHDL,,nios_sdram_controller,false
nios/testbench/nios_tb/simulation/submodules/nios_spi.vhd,VHDL,,nios_spi,false
nios/testbench/nios_tb/simulation/submodules/nios_cmv_transmit_data.vhd,VHDL,,nios_cmv_transmit_data,false
nios/testbench/nios_tb/simulation/submodules/mentor/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_master_translator,false
nios/testbench/nios_tb/simulation/submodules/aldec/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_master_translator,false
nios/testbench/nios_tb/simulation/submodules/mentor/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_translator,false
nios/testbench/nios_tb/simulation/submodules/aldec/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_translator,false
nios/testbench/nios_tb/simulation/submodules/mentor/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_master_agent,false
nios/testbench/nios_tb/simulation/submodules/aldec/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_master_agent,false
nios/testbench/nios_tb/simulation/submodules/mentor/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
nios/testbench/nios_tb/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
nios/testbench/nios_tb/simulation/submodules/aldec/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
nios/testbench/nios_tb/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
nios/testbench/nios_tb/simulation/submodules/nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vho,VHDL,,nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,false
nios/testbench/nios_tb/simulation/submodules/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vho,VHDL,,nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,false
nios/testbench/nios_tb/simulation/submodules/nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vho,VHDL,,nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo,false
nios/testbench/nios_tb/simulation/submodules/nios_addr_router.vho,VHDL,,nios_addr_router,false
nios/testbench/nios_tb/simulation/submodules/nios_addr_router_001.vho,VHDL,,nios_addr_router_001,false
nios/testbench/nios_tb/simulation/submodules/nios_id_router.vho,VHDL,,nios_id_router,false
nios/testbench/nios_tb/simulation/submodules/nios_id_router_002.vho,VHDL,,nios_id_router_002,false
nios/testbench/nios_tb/simulation/submodules/nios_id_router_007.vho,VHDL,,nios_id_router_007,false
nios/testbench/nios_tb/simulation/submodules/mentor/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_burst_adapter,false
nios/testbench/nios_tb/simulation/submodules/mentor/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_burst_adapter,false
nios/testbench/nios_tb/simulation/submodules/aldec/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_burst_adapter,false
nios/testbench/nios_tb/simulation/submodules/aldec/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_burst_adapter,false
nios/testbench/nios_tb/simulation/submodules/mentor/altera_reset_controller.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
nios/testbench/nios_tb/simulation/submodules/mentor/altera_reset_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
nios/testbench/nios_tb/simulation/submodules/aldec/altera_reset_controller.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
nios/testbench/nios_tb/simulation/submodules/aldec/altera_reset_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
nios/testbench/nios_tb/simulation/submodules/nios_cmd_xbar_demux.vho,VHDL,,nios_cmd_xbar_demux,false
nios/testbench/nios_tb/simulation/submodules/nios_cmd_xbar_demux_001.vho,VHDL,,nios_cmd_xbar_demux_001,false
nios/testbench/nios_tb/simulation/submodules/nios_cmd_xbar_mux.vho,VHDL,,nios_cmd_xbar_mux,false
nios/testbench/nios_tb/simulation/submodules/nios_rsp_xbar_demux.vho,VHDL,,nios_rsp_xbar_demux,false
nios/testbench/nios_tb/simulation/submodules/nios_rsp_xbar_demux_007.vho,VHDL,,nios_rsp_xbar_demux_007,false
nios/testbench/nios_tb/simulation/submodules/nios_rsp_xbar_mux.vho,VHDL,,nios_rsp_xbar_mux,false
nios/testbench/nios_tb/simulation/submodules/nios_rsp_xbar_mux_001.vho,VHDL,,nios_rsp_xbar_mux_001,false
nios/testbench/nios_tb/simulation/submodules/mentor/altera_merlin_width_adapter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_width_adapter,false
nios/testbench/nios_tb/simulation/submodules/mentor/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_width_adapter,false
nios/testbench/nios_tb/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_width_adapter,false
nios/testbench/nios_tb/simulation/submodules/aldec/altera_merlin_width_adapter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_width_adapter,false
nios/testbench/nios_tb/simulation/submodules/aldec/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_width_adapter,false
nios/testbench/nios_tb/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_width_adapter,false
nios/testbench/nios_tb/simulation/submodules/nios_irq_mapper.vho,VHDL,,nios_irq_mapper,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
nios_tb.nios_inst,nios
nios_tb.nios_inst.data_ctr,nios_data_ctr
nios_tb.nios_inst.data_ch1,nios_data_ctr
nios_tb.nios_inst.data_ch9,nios_data_ctr
nios_tb.nios_inst.CPU,nios_CPU
nios_tb.nios_inst.data_clk,nios_data_clk
nios_tb.nios_inst.onchip_memory,nios_onchip_memory
nios_tb.nios_inst.jtag_uart,nios_jtag_uart
nios_tb.nios_inst.uart,nios_uart
nios_tb.nios_inst.sdram_controller,nios_sdram_controller
nios_tb.nios_inst.spi,nios_spi
nios_tb.nios_inst.cmv_transmit_data,nios_cmv_transmit_data
nios_tb.nios_inst.CPU_instruction_master_translator,altera_merlin_master_translator
nios_tb.nios_inst.CPU_data_master_translator,altera_merlin_master_translator
nios_tb.nios_inst.CPU_instruction_master_translator,altera_merlin_master_translator
nios_tb.nios_inst.CPU_data_master_translator,altera_merlin_master_translator
nios_tb.nios_inst.onchip_memory_s1_translator,altera_merlin_slave_translator
nios_tb.nios_inst.CPU_jtag_debug_module_translator,altera_merlin_slave_translator
nios_tb.nios_inst.sdram_controller_s1_translator,altera_merlin_slave_translator
nios_tb.nios_inst.data_clk_s1_translator,altera_merlin_slave_translator
nios_tb.nios_inst.data_ch9_s1_translator,altera_merlin_slave_translator
nios_tb.nios_inst.spi_spi_control_port_translator,altera_merlin_slave_translator
nios_tb.nios_inst.uart_s1_translator,altera_merlin_slave_translator
nios_tb.nios_inst.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
nios_tb.nios_inst.data_ctr_s1_translator,altera_merlin_slave_translator
nios_tb.nios_inst.data_ch1_s1_translator,altera_merlin_slave_translator
nios_tb.nios_inst.cmv_transmit_data_s1_translator,altera_merlin_slave_translator
nios_tb.nios_inst.onchip_memory_s1_translator,altera_merlin_slave_translator
nios_tb.nios_inst.CPU_jtag_debug_module_translator,altera_merlin_slave_translator
nios_tb.nios_inst.sdram_controller_s1_translator,altera_merlin_slave_translator
nios_tb.nios_inst.data_clk_s1_translator,altera_merlin_slave_translator
nios_tb.nios_inst.data_ch9_s1_translator,altera_merlin_slave_translator
nios_tb.nios_inst.spi_spi_control_port_translator,altera_merlin_slave_translator
nios_tb.nios_inst.uart_s1_translator,altera_merlin_slave_translator
nios_tb.nios_inst.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
nios_tb.nios_inst.CPU_instruction_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
nios_tb.nios_inst.CPU_data_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
nios_tb.nios_inst.onchip_memory_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
nios_tb.nios_inst.CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
nios_tb.nios_inst.sdram_controller_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
nios_tb.nios_inst.data_clk_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
nios_tb.nios_inst.data_ch9_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
nios_tb.nios_inst.spi_spi_control_port_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
nios_tb.nios_inst.uart_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
nios_tb.nios_inst.jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
nios_tb.nios_inst.data_ctr_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
nios_tb.nios_inst.data_ch1_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
nios_tb.nios_inst.cmv_transmit_data_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
nios_tb.nios_inst.onchip_memory_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
nios_tb.nios_inst.sdram_controller_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
nios_tb.nios_inst.onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
nios_tb.nios_inst.CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
nios_tb.nios_inst.data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
nios_tb.nios_inst.data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
nios_tb.nios_inst.spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo,nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
nios_tb.nios_inst.uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
nios_tb.nios_inst.jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
nios_tb.nios_inst.data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
nios_tb.nios_inst.data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
nios_tb.nios_inst.cmv_transmit_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,nios_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
nios_tb.nios_inst.sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
nios_tb.nios_inst.sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo,nios_sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
nios_tb.nios_inst.addr_router,nios_addr_router
nios_tb.nios_inst.addr_router_001,nios_addr_router_001
nios_tb.nios_inst.id_router,nios_id_router
nios_tb.nios_inst.id_router_001,nios_id_router
nios_tb.nios_inst.id_router_003,nios_id_router
nios_tb.nios_inst.id_router_004,nios_id_router
nios_tb.nios_inst.id_router_005,nios_id_router
nios_tb.nios_inst.id_router_006,nios_id_router
nios_tb.nios_inst.id_router_002,nios_id_router_002
nios_tb.nios_inst.id_router_007,nios_id_router_007
nios_tb.nios_inst.id_router_008,nios_id_router_007
nios_tb.nios_inst.id_router_009,nios_id_router_007
nios_tb.nios_inst.id_router_010,nios_id_router_007
nios_tb.nios_inst.burst_adapter,altera_merlin_burst_adapter
nios_tb.nios_inst.rst_controller,altera_reset_controller
nios_tb.nios_inst.rst_controller_001,altera_reset_controller
nios_tb.nios_inst.rst_controller,altera_reset_controller
nios_tb.nios_inst.rst_controller_001,altera_reset_controller
nios_tb.nios_inst.cmd_xbar_demux,nios_cmd_xbar_demux
nios_tb.nios_inst.cmd_xbar_demux_001,nios_cmd_xbar_demux_001
nios_tb.nios_inst.cmd_xbar_mux,nios_cmd_xbar_mux
nios_tb.nios_inst.cmd_xbar_mux_001,nios_cmd_xbar_mux
nios_tb.nios_inst.cmd_xbar_mux_002,nios_cmd_xbar_mux
nios_tb.nios_inst.cmd_xbar_mux_003,nios_cmd_xbar_mux
nios_tb.nios_inst.cmd_xbar_mux_004,nios_cmd_xbar_mux
nios_tb.nios_inst.cmd_xbar_mux_005,nios_cmd_xbar_mux
nios_tb.nios_inst.cmd_xbar_mux_006,nios_cmd_xbar_mux
nios_tb.nios_inst.rsp_xbar_demux,nios_rsp_xbar_demux
nios_tb.nios_inst.rsp_xbar_demux_001,nios_rsp_xbar_demux
nios_tb.nios_inst.rsp_xbar_demux_002,nios_rsp_xbar_demux
nios_tb.nios_inst.rsp_xbar_demux_003,nios_rsp_xbar_demux
nios_tb.nios_inst.rsp_xbar_demux_004,nios_rsp_xbar_demux
nios_tb.nios_inst.rsp_xbar_demux_005,nios_rsp_xbar_demux
nios_tb.nios_inst.rsp_xbar_demux_006,nios_rsp_xbar_demux
nios_tb.nios_inst.rsp_xbar_demux_007,nios_rsp_xbar_demux_007
nios_tb.nios_inst.rsp_xbar_demux_008,nios_rsp_xbar_demux_007
nios_tb.nios_inst.rsp_xbar_demux_009,nios_rsp_xbar_demux_007
nios_tb.nios_inst.rsp_xbar_demux_010,nios_rsp_xbar_demux_007
nios_tb.nios_inst.rsp_xbar_mux,nios_rsp_xbar_mux
nios_tb.nios_inst.rsp_xbar_mux_001,nios_rsp_xbar_mux_001
nios_tb.nios_inst.width_adapter,altera_merlin_width_adapter
nios_tb.nios_inst.width_adapter_001,altera_merlin_width_adapter
nios_tb.nios_inst.width_adapter,altera_merlin_width_adapter
nios_tb.nios_inst.width_adapter_001,altera_merlin_width_adapter
nios_tb.nios_inst.irq_mapper,nios_irq_mapper
nios_tb.nios_inst_clk_bfm,altera_avalon_clock_source
nios_tb.nios_inst_reset_bfm,altera_avalon_reset_source
nios_tb.nios_inst_data_clk_bfm,altera_conduit_bfm
nios_tb.nios_inst_data_ctr_bfm,altera_conduit_bfm_0002
nios_tb.nios_inst_data_ch1_bfm,altera_conduit_bfm_0002
nios_tb.nios_inst_data_ch9_bfm,altera_conduit_bfm_0002
nios_tb.nios_inst_uart_bfm,altera_conduit_bfm_0003
nios_tb.nios_inst_spi_bfm,altera_conduit_bfm_0004
nios_tb.nios_inst_cmv_transmit_data_bfm,altera_conduit_bfm_0005
nios_tb.sdram_controller_my_partner,altera_sdram_partner_module
