<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="1">
  <probeset name="xcku035_0" active="false">
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/srst_160"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_write_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_write"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_fifo_full"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_ready"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="29"/>
      </probeOptions>
      <nets>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_fifo_data[28]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_fifo_data[27]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_fifo_data[26]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_fifo_data[25]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_fifo_data[24]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_fifo_data[23]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_fifo_data[22]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_fifo_data[21]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_fifo_data[20]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_fifo_data[19]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_fifo_data[18]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_fifo_data[17]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_fifo_data[16]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_fifo_data[15]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_fifo_data[14]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_fifo_data[13]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_fifo_data[12]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_fifo_data[11]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_fifo_data[10]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_fifo_data[9]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_fifo_data[8]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_fifo_data[7]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_fifo_data[6]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_fifo_data[5]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_fifo_data[4]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_fifo_data[3]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_fifo_data[2]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_fifo_data[1]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_fifo_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_fifo_empty"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_coarse[11]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_coarse[10]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_coarse[9]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_coarse[8]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_coarse[7]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_coarse[6]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_coarse[5]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_coarse[4]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_coarse[3]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_coarse[2]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_coarse[1]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_coarse[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="17"/>
      </probeOptions>
      <nets>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_time_delayed_1[16]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_time_delayed_1[15]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_time_delayed_1[14]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_time_delayed_1[13]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_time_delayed_1[12]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_time_delayed_1[11]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_time_delayed_1[10]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_time_delayed_1[9]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_time_delayed_1[8]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_time_delayed_1[7]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_time_delayed_1[6]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_time_delayed_1[5]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_time_delayed_1[4]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_time_delayed_1[3]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_time_delayed_1[2]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_time_delayed_1[1]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_time_delayed_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/event_count_1[11]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/event_count_1[10]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/event_count_1[9]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/event_count_1[8]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/event_count_1[7]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/event_count_1[6]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/event_count_1[5]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/event_count_1[4]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/event_count_1[3]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/event_count_1[2]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/event_count_1[1]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/event_count_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="17"/>
      </probeOptions>
      <nets>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_time_delayed[16]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_time_delayed[15]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_time_delayed[14]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_time_delayed[13]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_time_delayed[12]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_time_delayed[11]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_time_delayed[10]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_time_delayed[9]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_time_delayed[8]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_time_delayed[7]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_time_delayed[6]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_time_delayed[5]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_time_delayed[4]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_time_delayed[3]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_time_delayed[2]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_time_delayed[1]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_time_delayed[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="17"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/event_count[11]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/event_count[10]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/event_count[9]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/event_count[8]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/event_count[7]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/event_count[6]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/event_count[5]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/event_count[4]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/event_count[3]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/event_count[2]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/event_count[1]"/>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/event_count[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="tdc_decoder_top_inst/inst_trigger_interface/trigger_in"/>
      </nets>
    </probe>
  </probeset>
</probeData>
