;;; generated with `yosys -p 'plugin -i churchroad; "read_verilog -sv <lut6.sv> prep -top LUT6; pmuxtree; write_lakeroad"`

; wire declarations
; $auto$splice.cc:140:get_spliced_signal$3
(let v0 (Wire "v0" 2))
; $auto$splice.cc:140:get_spliced_signal$5
(let v1 (Wire "v1" 3))
; $auto$splice.cc:140:get_spliced_signal$7
(let v2 (Wire "v2" 4))
; $auto$splice.cc:140:get_spliced_signal$9
(let v3 (Wire "v3" 5))
; I0
(let v4 (Wire "v4" 1))
; I1
(let v5 (Wire "v5" 1))
; I2
(let v6 (Wire "v6" 1))
; I3
(let v7 (Wire "v7" 1))
; I4
(let v8 (Wire "v8" 1))
; I5
(let v9 (Wire "v9" 1))
; O
(let v10 (Wire "v10" 1))
; _w_idx
(let v11 (Wire "v11" 6))

; cells
(union v11 (Op2 (Concat) v3 v9))
(union v0 (Op2 (Concat) v4 v5))
(union v1 (Op2 (Concat) v0 v6))
(union v2 (Op2 (Concat) v1 v7))
(union v3 (Op2 (Concat) v2 v8))
; 64'0000000000000000000000000000000000000000000000000000000000000000
(let v12 (Op0 (BV 0 64)))
(let v13 (Op1 (Extract 0 0) v12))
(union v10 (Op2 (Shr) v13 v11))

; inputs
(let I0 (Var "I0" 1))
(union v4 I0)
(let I1 (Var "I1" 1))
(union v5 I1)
(let I2 (Var "I2" 1))
(union v6 I2)
(let I3 (Var "I3" 1))
(union v7 I3)
(let I4 (Var "I4" 1))
(union v8 I4)
(let I5 (Var "I5" 1))
(union v9 I5)

; outputs
(let O v10)

; delete wire expressions
(delete (Wire "v0" 2))
(delete (Wire "v1" 3))
(delete (Wire "v2" 4))
(delete (Wire "v3" 5))
(delete (Wire "v4" 1))
(delete (Wire "v5" 1))
(delete (Wire "v6" 1))
(delete (Wire "v7" 1))
(delete (Wire "v8" 1))
(delete (Wire "v9" 1))
(delete (Wire "v10" 1))
(delete (Wire "v11" 6))