// Seed: 2455996832
module module_0 (
    input uwire id_0,
    output supply0 id_1,
    input supply0 id_2,
    input tri id_3,
    input tri1 id_4,
    input tri id_5,
    input supply0 id_6,
    output tri1 id_7,
    input supply1 id_8,
    input supply1 id_9,
    input wor id_10
);
  assign id_7 = ~id_3;
endmodule
module module_1 #(
    parameter id_25 = 32'd35
) (
    output wire id_0,
    input supply1 id_1,
    output uwire id_2,
    output uwire id_3,
    input tri id_4,
    output tri id_5,
    input tri0 id_6,
    output tri1 id_7,
    output supply1 id_8,
    input supply0 id_9,
    input supply0 id_10,
    input wor id_11,
    output wire id_12,
    output supply1 id_13,
    output wor id_14,
    output tri0 id_15,
    input uwire id_16,
    input wand id_17,
    output tri0 id_18,
    input tri0 id_19,
    input supply1 id_20
    , id_38,
    output supply0 id_21,
    output supply1 id_22,
    output tri0 id_23,
    output wire id_24,
    output wire _id_25
    , id_39,
    input wor id_26,
    output wand id_27,
    output supply0 id_28,
    input wand id_29,
    input tri id_30,
    input tri1 id_31,
    inout supply1 id_32,
    input tri1 id_33,
    output wire id_34,
    input wire id_35,
    input supply1 id_36
);
  logic [id_25 : -1 'b0] id_40;
  assign id_24 = id_39;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_36,
      id_4,
      id_30,
      id_4,
      id_17,
      id_3,
      id_10,
      id_35,
      id_11
  );
  assign modCall_1.id_9 = 0;
endmodule
