TimeQuest Timing Analyzer report for Lab07
Mon Oct 10 21:44:52 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'main_clk_50'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'main_clk_50'
 17. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Hold: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 19. Slow 1200mV 85C Model Recovery: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 20. Slow 1200mV 85C Model Recovery: 'main_clk_50'
 21. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Removal: 'main_clk_50'
 24. Slow 1200mV 85C Model Removal: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'main_clk_50'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Output Enable Times
 33. Minimum Output Enable Times
 34. Output Disable Times
 35. Minimum Output Disable Times
 36. Slow 1200mV 85C Model Metastability Summary
 37. Slow 1200mV 0C Model Fmax Summary
 38. Slow 1200mV 0C Model Setup Summary
 39. Slow 1200mV 0C Model Hold Summary
 40. Slow 1200mV 0C Model Recovery Summary
 41. Slow 1200mV 0C Model Removal Summary
 42. Slow 1200mV 0C Model Minimum Pulse Width Summary
 43. Slow 1200mV 0C Model Setup: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 44. Slow 1200mV 0C Model Setup: 'main_clk_50'
 45. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 46. Slow 1200mV 0C Model Hold: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 47. Slow 1200mV 0C Model Hold: 'main_clk_50'
 48. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 49. Slow 1200mV 0C Model Recovery: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 50. Slow 1200mV 0C Model Recovery: 'main_clk_50'
 51. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 52. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 53. Slow 1200mV 0C Model Removal: 'main_clk_50'
 54. Slow 1200mV 0C Model Removal: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 55. Slow 1200mV 0C Model Minimum Pulse Width: 'main_clk_50'
 56. Slow 1200mV 0C Model Minimum Pulse Width: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 57. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 58. Setup Times
 59. Hold Times
 60. Clock to Output Times
 61. Minimum Clock to Output Times
 62. Output Enable Times
 63. Minimum Output Enable Times
 64. Output Disable Times
 65. Minimum Output Disable Times
 66. Slow 1200mV 0C Model Metastability Summary
 67. Fast 1200mV 0C Model Setup Summary
 68. Fast 1200mV 0C Model Hold Summary
 69. Fast 1200mV 0C Model Recovery Summary
 70. Fast 1200mV 0C Model Removal Summary
 71. Fast 1200mV 0C Model Minimum Pulse Width Summary
 72. Fast 1200mV 0C Model Setup: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 73. Fast 1200mV 0C Model Setup: 'main_clk_50'
 74. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 75. Fast 1200mV 0C Model Hold: 'main_clk_50'
 76. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 77. Fast 1200mV 0C Model Hold: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 78. Fast 1200mV 0C Model Recovery: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 79. Fast 1200mV 0C Model Recovery: 'main_clk_50'
 80. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 81. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 82. Fast 1200mV 0C Model Removal: 'main_clk_50'
 83. Fast 1200mV 0C Model Removal: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 84. Fast 1200mV 0C Model Minimum Pulse Width: 'main_clk_50'
 85. Fast 1200mV 0C Model Minimum Pulse Width: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 86. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 87. Setup Times
 88. Hold Times
 89. Clock to Output Times
 90. Minimum Clock to Output Times
 91. Output Enable Times
 92. Minimum Output Enable Times
 93. Output Disable Times
 94. Minimum Output Disable Times
 95. Fast 1200mV 0C Model Metastability Summary
 96. Multicorner Timing Analysis Summary
 97. Setup Times
 98. Hold Times
 99. Clock to Output Times
100. Minimum Clock to Output Times
101. Board Trace Model Assignments
102. Input Transition Times
103. Signal Integrity Metrics (Slow 1200mv 0c Model)
104. Signal Integrity Metrics (Slow 1200mv 85c Model)
105. Signal Integrity Metrics (Fast 1200mv 0c Model)
106. Setup Transfers
107. Hold Transfers
108. Recovery Transfers
109. Removal Transfers
110. Report TCCS
111. Report RSKM
112. Unconstrained Paths
113. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name      ; Lab07                                              ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------+
; SDC File List                                                                                  ;
+------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                              ; Status ; Read at                  ;
+------------------------------------------------------------+--------+--------------------------+
; lab7.sdc                                                   ; OK     ; Mon Oct 10 21:44:48 2016 ;
; Lab07_soc/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Mon Oct 10 21:44:48 2016 ;
; Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0.sdc  ; OK     ; Mon Oct 10 21:44:48 2016 ;
+------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                 ;
+--------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+----------------------------------------+------------------------------------------+
; Clock Name                           ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master      ; Source                                 ; Targets                                  ;
+--------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+----------------------------------------+------------------------------------------+
; altera_reserved_tck                  ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;             ;                                        ; { altera_reserved_tck }                  ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; main_clk_50 ; m_lab7_soc|sdram_pll|sd1|pll7|inclk[0] ; { m_lab7_soc|sdram_pll|sd1|pll7|clk[0] } ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; main_clk_50 ; m_lab7_soc|sdram_pll|sd1|pll7|inclk[0] ; { m_lab7_soc|sdram_pll|sd1|pll7|clk[1] } ;
; main_clk_50                          ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;             ;                                        ; { CLOCK_50 }                             ;
+--------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+----------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                         ;
+------------+-----------------+--------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                           ; Note ;
+------------+-----------------+--------------------------------------+------+
; 73.71 MHz  ; 73.71 MHz       ; main_clk_50                          ;      ;
; 82.91 MHz  ; 82.91 MHz       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;      ;
; 129.37 MHz ; 129.37 MHz      ; altera_reserved_tck                  ;      ;
+------------+-----------------+--------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                           ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 3.141  ; 0.000         ;
; main_clk_50                          ; 6.434  ; 0.000         ;
; altera_reserved_tck                  ; 46.135 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                           ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; main_clk_50                          ; 0.401 ; 0.000         ;
; altera_reserved_tck                  ; 0.402 ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.402 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                        ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 13.307 ; 0.000         ;
; main_clk_50                          ; 13.579 ; 0.000         ;
; altera_reserved_tck                  ; 47.939 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                        ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; altera_reserved_tck                  ; 1.469 ; 0.000         ;
; main_clk_50                          ; 5.363 ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 5.429 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary             ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; main_clk_50                          ; 9.629  ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 9.708  ; 0.000         ;
; altera_reserved_tck                  ; 49.627 ; 0.000         ;
+--------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                        ; To Node                                                     ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 3.141 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1]                                                                                             ; DRAM_CLK                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 10.000       ; 0.000      ; 4.859      ;
; 7.939 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_5  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 11.818     ;
; 7.939 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_6  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 11.818     ;
; 7.953 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_10 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 11.802     ;
; 7.953 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_12 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 11.802     ;
; 7.996 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_5  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 11.761     ;
; 7.996 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_6  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 11.761     ;
; 8.010 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_10 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 11.745     ;
; 8.010 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_12 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 11.745     ;
; 8.080 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[39] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_5  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 11.675     ;
; 8.080 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[39] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_6  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 11.675     ;
; 8.094 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[39] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_10 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.123     ; 11.659     ;
; 8.094 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[39] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_12 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.123     ; 11.659     ;
; 8.130 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|rd_address  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_5  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.109     ; 11.637     ;
; 8.130 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|rd_address  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_6  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.109     ; 11.637     ;
; 8.144 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|rd_address  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_10 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.111     ; 11.621     ;
; 8.144 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|rd_address  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_12 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.111     ; 11.621     ;
; 8.207 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_3  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.130     ; 11.539     ;
; 8.241 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_15 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.133     ; 11.502     ;
; 8.241 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_1  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.125     ; 11.510     ;
; 8.241 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_8  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.133     ; 11.502     ;
; 8.241 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_9  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.133     ; 11.502     ;
; 8.264 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_3  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.130     ; 11.482     ;
; 8.265 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[33] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_5  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 11.492     ;
; 8.265 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[33] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_6  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 11.492     ;
; 8.279 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[33] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_10 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 11.476     ;
; 8.279 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[33] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_12 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 11.476     ;
; 8.298 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_15 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.133     ; 11.445     ;
; 8.298 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_1  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.125     ; 11.453     ;
; 8.298 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_8  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.133     ; 11.445     ;
; 8.298 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_9  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.133     ; 11.445     ;
; 8.322 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_2  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 11.438     ;
; 8.322 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_4  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 11.438     ;
; 8.338 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_7  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.106     ; 11.432     ;
; 8.348 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[39] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_3  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.132     ; 11.396     ;
; 8.379 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_2  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 11.381     ;
; 8.379 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_4  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 11.381     ;
; 8.382 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[39] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_15 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.135     ; 11.359     ;
; 8.382 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[39] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_1  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.127     ; 11.367     ;
; 8.382 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[39] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_8  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.135     ; 11.359     ;
; 8.382 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[39] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_9  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.135     ; 11.359     ;
; 8.395 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_7  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.106     ; 11.375     ;
; 8.398 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|rd_address  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_3  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.120     ; 11.358     ;
; 8.432 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|rd_address  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_15 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.123     ; 11.321     ;
; 8.432 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|rd_address  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_1  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.115     ; 11.329     ;
; 8.432 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|rd_address  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_8  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.123     ; 11.321     ;
; 8.432 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|rd_address  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_9  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.123     ; 11.321     ;
; 8.461 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[42] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_5  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 11.299     ;
; 8.461 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[42] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_6  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 11.299     ;
; 8.463 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[39] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_2  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.118     ; 11.295     ;
; 8.463 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[39] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_4  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.118     ; 11.295     ;
; 8.464 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[28] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_5  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 11.293     ;
; 8.464 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[28] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_6  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 11.293     ;
; 8.475 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[42] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_10 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.118     ; 11.283     ;
; 8.475 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[42] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_12 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.118     ; 11.283     ;
; 8.478 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[28] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_10 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 11.277     ;
; 8.478 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[28] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_12 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 11.277     ;
; 8.479 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[39] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_7  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.108     ; 11.289     ;
; 8.503 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[38] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_5  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 11.257     ;
; 8.503 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[38] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_6  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 11.257     ;
; 8.513 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|rd_address  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_2  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.106     ; 11.257     ;
; 8.513 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|rd_address  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_4  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.106     ; 11.257     ;
; 8.517 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[38] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_10 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.118     ; 11.241     ;
; 8.517 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[38] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_12 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.118     ; 11.241     ;
; 8.522 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[5]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.134     ; 11.249     ;
; 8.526 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_14 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.160     ; 11.190     ;
; 8.529 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|rd_address  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_7  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.096     ; 11.251     ;
; 8.533 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[33] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_3  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.130     ; 11.213     ;
; 8.561 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_13 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.148     ; 11.167     ;
; 8.561 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[40] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_5  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 11.194     ;
; 8.561 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[40] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_6  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 11.194     ;
; 8.567 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[33] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_15 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.133     ; 11.176     ;
; 8.567 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[33] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_1  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.125     ; 11.184     ;
; 8.567 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[33] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_8  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.133     ; 11.176     ;
; 8.567 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[33] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_9  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.133     ; 11.176     ;
; 8.573 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[4]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.158     ; 11.174     ;
; 8.575 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[40] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_10 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.123     ; 11.178     ;
; 8.575 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[40] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_12 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.123     ; 11.178     ;
; 8.583 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_14 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.160     ; 11.133     ;
; 8.593 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[5]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.134     ; 11.178     ;
; 8.618 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_13 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.148     ; 11.110     ;
; 8.630 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[4]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.158     ; 11.117     ;
; 8.648 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[33] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_2  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 11.112     ;
; 8.648 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[33] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_4  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 11.112     ;
; 8.664 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[33] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_7  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.106     ; 11.106     ;
; 8.667 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[39] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_14 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.162     ; 11.047     ;
; 8.671 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[39] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_5  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 11.089     ;
; 8.671 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[39] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_6  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 11.089     ;
; 8.685 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[39] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_10 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.118     ; 11.073     ;
; 8.685 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[39] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_12 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.118     ; 11.073     ;
; 8.695 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[39] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[5]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.136     ; 11.074     ;
; 8.702 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[39] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_13 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.150     ; 11.024     ;
; 8.714 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|rd_address  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[5]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.124     ; 11.067     ;
; 8.714 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[39] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[4]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.160     ; 11.031     ;
; 8.717 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|rd_address  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_14 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.150     ; 11.009     ;
; 8.729 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[42] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_3  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.127     ; 11.020     ;
; 8.732 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[28] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_3  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.130     ; 11.014     ;
; 8.752 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|rd_address  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_13 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 10.986     ;
; 8.763 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[42] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_15 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.130     ; 10.983     ;
; 8.763 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[42] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_1  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.122     ; 10.991     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'main_clk_50'                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.434 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[21] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.084     ; 13.500     ;
; 6.470 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[21] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.084     ; 13.464     ;
; 6.546 ; Lab07_soc:m_lab7_soc|Lab07_soc_led:led|data_out[1]                        ; LEDG[1]                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.100     ; 8.354      ;
; 6.563 ; Lab07_soc:m_lab7_soc|Lab07_soc_led:led|data_out[2]                        ; LEDG[2]                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.100     ; 8.337      ;
; 6.653 ; Lab07_soc:m_lab7_soc|Lab07_soc_led:led|data_out[0]                        ; LEDG[0]                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.100     ; 8.247      ;
; 6.675 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[21] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 13.251     ;
; 6.676 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[21] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 13.250     ;
; 6.923 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[22] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.084     ; 13.011     ;
; 6.959 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[22] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.084     ; 12.975     ;
; 7.164 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[22] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 12.762     ;
; 7.165 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[22] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 12.761     ;
; 7.261 ; Lab07_soc:m_lab7_soc|Lab07_soc_led:led|data_out[5]                        ; LEDG[5]                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.100     ; 7.639      ;
; 7.281 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[26] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 12.654     ;
; 7.290 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[17] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 12.635     ;
; 7.316 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[17] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 12.609     ;
; 7.317 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[26] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 12.618     ;
; 7.381 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[23] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 12.556     ;
; 7.382 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[27] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 12.553     ;
; 7.400 ; Lab07_soc:m_lab7_soc|Lab07_soc_led:led|data_out[6]                        ; LEDG[6]                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.100     ; 7.500      ;
; 7.407 ; Lab07_soc:m_lab7_soc|Lab07_soc_led:led|data_out[7]                        ; LEDG[7]                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.100     ; 7.493      ;
; 7.416 ; Lab07_soc:m_lab7_soc|Lab07_soc_led:led|data_out[3]                        ; LEDG[3]                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.100     ; 7.484      ;
; 7.417 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[23] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 12.520     ;
; 7.418 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[25] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 12.517     ;
; 7.418 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[27] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 12.517     ;
; 7.418 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[11] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 12.507     ;
; 7.421 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[11] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 12.504     ;
; 7.441 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[15] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 12.484     ;
; 7.443 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[20] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.084     ; 12.491     ;
; 7.447 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[14] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 12.478     ;
; 7.454 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[25] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 12.481     ;
; 7.468 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[20] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.084     ; 12.466     ;
; 7.477 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[15] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 12.448     ;
; 7.483 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[14] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 12.442     ;
; 7.522 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[26] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 12.405     ;
; 7.523 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[26] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 12.404     ;
; 7.526 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[19] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.084     ; 12.408     ;
; 7.531 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[17] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.101     ; 12.386     ;
; 7.532 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[17] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.101     ; 12.385     ;
; 7.543 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[18] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 12.382     ;
; 7.551 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[19] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.084     ; 12.383     ;
; 7.579 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[18] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 12.346     ;
; 7.622 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[23] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.089     ; 12.307     ;
; 7.623 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[23] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.089     ; 12.306     ;
; 7.623 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[27] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 12.304     ;
; 7.624 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[27] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 12.303     ;
; 7.627 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[13] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 12.298     ;
; 7.659 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[25] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 12.268     ;
; 7.660 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[25] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 12.267     ;
; 7.663 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[13] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 12.262     ;
; 7.675 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[21] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 12.251     ;
; 7.682 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[15] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.101     ; 12.235     ;
; 7.683 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[15] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.101     ; 12.234     ;
; 7.684 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[20] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 12.242     ;
; 7.685 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[20] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 12.241     ;
; 7.686 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[24] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 12.251     ;
; 7.688 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[14] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.101     ; 12.229     ;
; 7.689 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[14] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.101     ; 12.228     ;
; 7.713 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[28] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 12.222     ;
; 7.722 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[24] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 12.215     ;
; 7.728 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[11] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.101     ; 12.189     ;
; 7.729 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[11] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.101     ; 12.188     ;
; 7.745 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[16] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 12.180     ;
; 7.749 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[28] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 12.186     ;
; 7.767 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[19] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 12.159     ;
; 7.768 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[19] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 12.158     ;
; 7.781 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[16] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.093     ; 12.144     ;
; 7.784 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[18] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.101     ; 12.133     ;
; 7.785 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[18] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.101     ; 12.132     ;
; 7.868 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[13] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.101     ; 12.049     ;
; 7.869 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[13] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.101     ; 12.048     ;
; 7.927 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[24] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.089     ; 12.002     ;
; 7.928 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[24] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.089     ; 12.001     ;
; 7.954 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[28] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 11.973     ;
; 7.955 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[28] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 11.972     ;
; 7.957 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.980     ;
; 7.960 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.977     ;
; 7.964 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.973     ;
; 7.967 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.970     ;
; 7.986 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[16] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.101     ; 11.931     ;
; 7.987 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[16] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.101     ; 11.930     ;
; 8.050 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[21] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 11.876     ;
; 8.164 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[22] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 11.762     ;
; 8.184 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|F_pc[22]         ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.753     ;
; 8.220 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|F_pc[22]         ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.717     ;
; 8.262 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[10] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.675     ;
; 8.265 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[10] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.672     ;
; 8.267 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]  ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.089     ; 11.662     ;
; 8.268 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.089     ; 11.661     ;
; 8.274 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]  ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.089     ; 11.655     ;
; 8.275 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.089     ; 11.654     ;
; 8.309 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|F_pc[19]         ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.084     ; 11.625     ;
; 8.344 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_read           ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.097     ; 11.577     ;
; 8.345 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|F_pc[19]         ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.084     ; 11.589     ;
; 8.369 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_read           ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.097     ; 11.552     ;
; 8.425 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|F_pc[22]         ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.089     ; 11.504     ;
; 8.426 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|F_pc[22]         ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.089     ; 11.503     ;
; 8.470 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[6]  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.467     ;
; 8.472 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|F_pc[21]         ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.465     ;
; 8.506 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[6]  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.431     ;
; 8.507 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[21] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 11.431     ;
+-------+---------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.135 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.040      ; 3.923      ;
; 46.998 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.086      ; 3.106      ;
; 47.086 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.083      ; 3.015      ;
; 47.153 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.086      ; 2.951      ;
; 47.179 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.072      ; 2.911      ;
; 47.231 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.083      ; 2.870      ;
; 47.260 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.072      ; 2.830      ;
; 47.283 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.074      ; 2.809      ;
; 47.489 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.085      ; 2.614      ;
; 47.593 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.083      ; 2.508      ;
; 47.620 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.073      ; 2.471      ;
; 47.858 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.083      ; 2.243      ;
; 93.552 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.382      ;
; 93.802 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.144      ;
; 94.160 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.774      ;
; 94.168 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.779      ;
; 94.212 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.733      ;
; 94.473 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[15]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.474      ;
; 94.481 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.465      ;
; 94.486 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.460      ;
; 94.487 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.459      ;
; 94.488 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.458      ;
; 94.488 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.458      ;
; 94.492 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.454      ;
; 94.498 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.448      ;
; 94.512 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.421      ;
; 94.549 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.397      ;
; 94.601 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.339      ;
; 94.601 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.339      ;
; 94.601 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.339      ;
; 94.601 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.339      ;
; 94.601 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.339      ;
; 94.601 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.339      ;
; 94.601 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.339      ;
; 94.613 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.333      ;
; 94.613 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.333      ;
; 94.613 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.333      ;
; 94.633 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[35]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.312      ;
; 94.643 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.303      ;
; 94.649 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.279      ;
; 94.649 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.279      ;
; 94.649 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.279      ;
; 94.649 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.279      ;
; 94.649 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.279      ;
; 94.649 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.279      ;
; 94.649 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.279      ;
; 94.661 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.273      ;
; 94.661 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.273      ;
; 94.661 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.273      ;
; 94.661 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.273      ;
; 94.661 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.273      ;
; 94.661 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.273      ;
; 94.661 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.273      ;
; 94.661 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.273      ;
; 94.661 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.273      ;
; 94.661 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.273      ;
; 94.661 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.273      ;
; 94.702 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.232      ;
; 94.720 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.215      ;
; 94.739 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[13]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.196      ;
; 94.893 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.039      ;
; 94.893 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[15]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.039      ;
; 94.901 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.030      ;
; 94.906 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.025      ;
; 94.907 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.024      ;
; 94.908 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.023      ;
; 94.908 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.023      ;
; 94.912 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.019      ;
; 94.918 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.013      ;
; 94.943 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.991      ;
; 94.969 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.962      ;
; 95.014 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.926      ;
; 95.018 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[15]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.917      ;
; 95.021 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.904      ;
; 95.021 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.904      ;
; 95.021 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.904      ;
; 95.021 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.904      ;
; 95.021 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.904      ;
; 95.021 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.904      ;
; 95.021 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.904      ;
; 95.033 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.898      ;
; 95.033 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.898      ;
; 95.033 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.898      ;
; 95.064 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[35]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.880      ;
; 95.071 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|DRsize.100 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.872      ;
; 95.071 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|DRsize.000 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.872      ;
; 95.071 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|DRsize.010 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.872      ;
; 95.091 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[13]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.856      ;
; 95.093 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[12]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.854      ;
; 95.105 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[35]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.828      ;
; 95.115 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[10]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.832      ;
; 95.115 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[9]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.832      ;
; 95.117 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[14]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.830      ;
; 95.177 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[11]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.758      ;
; 95.209 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[15]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.726      ;
; 95.255 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.678      ;
; 95.261 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.672      ;
; 95.263 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.670      ;
; 95.264 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.669      ;
; 95.265 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.668      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                                                                                                                                                                                                                                                      ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                   ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                                                                                                                              ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                                                                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                      ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_aligning_data                                                                                                                                                                                                                                                                                                                          ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_aligning_data                                                                                                                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                         ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                   ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_nios2_oci_debug|monitor_error                                                                                                                                                                        ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_nios2_oci_debug|monitor_error                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_nios2_ocimem|jtag_ram_wr                                                                                                                                                                                ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_nios2_ocimem|jtag_ram_wr                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_avalon_reg:the_Lab07_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[13]                                                                                                                                                                    ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_avalon_reg:the_Lab07_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[13]                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Lab07_soc:m_lab7_soc|Lab07_soc_key:key|edge_capture[0]                                                                                                                                                                                                                                                                                                                                                ; Lab07_soc:m_lab7_soc|Lab07_soc_key:key|edge_capture[0]                                                                                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Lab07_soc:m_lab7_soc|Lab07_soc_key:key|edge_capture[1]                                                                                                                                                                                                                                                                                                                                                ; Lab07_soc:m_lab7_soc|Lab07_soc_key:key|edge_capture[1]                                                                                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                   ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                   ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                     ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                     ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|read                                                                                                                                                                                                                                                                   ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|read                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_nios2_ocimem|jtag_rd                                                                                                                                                                                    ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_nios2_ocimem|jtag_rd                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                         ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                               ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                               ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_nios2_oci_debug|monitor_go                                                                                                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_nios2_oci_debug|monitor_go                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|write                                                                                                                                                                                                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|write                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                                                                                                                                                                                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_read                                                                                                                                                                                                                                                                                                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_read                                                                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                        ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                        ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                                               ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_nios2_oci_debug|jtag_break                                                                                                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_nios2_oci_debug|jtag_break                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|hbreak_pending                                                                                                                                                                                                                                                                                                                               ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|hbreak_pending                                                                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_nios2_oci_debug|break_on_reset                                                                                                                                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_nios2_oci_debug|break_on_reset                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                               ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_nios2_oci_debug|resetlatch                                                                                                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_nios2_oci_debug|resetlatch                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                        ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                         ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                         ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                   ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.406 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                      ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                                                         ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.674      ;
; 0.407 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.674      ;
; 0.419 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                    ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.686      ;
; 0.420 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr                                                    ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.687      ;
; 0.420 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                         ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[1]                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.688      ;
; 0.422 ; Lab07_soc:m_lab7_soc|Lab07_soc_key:key|d2_data_in[1]                                                                                                                                                                                                                                                                                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_key:key|edge_capture[1]                                                                                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.690      ;
; 0.426 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                   ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.694      ;
; 0.426 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                   ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.693      ;
; 0.428 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                     ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; Lab07_soc:m_lab7_soc|Lab07_soc_key:key|edge_capture[0]                                                                                                                                                                                                                                                                                                                                                ; Lab07_soc:m_lab7_soc|Lab07_soc_key:key|readdata[0]                                                                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                          ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_nios2_oci_debug|jtag_break                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram_pll:sdram_pll|Lab07_soc_sdram_pll_stdsync_sv6:stdsync2|Lab07_soc_sdram_pll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                                                                                                                                                                        ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram_pll:sdram_pll|Lab07_soc_sdram_pll_stdsync_sv6:stdsync2|Lab07_soc_sdram_pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.696      ;
; 0.429 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                    ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                    ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                         ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                    ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                               ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.697      ;
; 0.430 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[13]                                                                                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[17]                                                                                                                                                                                                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[17]                                                                                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.698      ;
; 0.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                    ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                   ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|saved_grant[1]                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram_pll:sdram_pll|Lab07_soc_sdram_pll_stdsync_sv6:stdsync2|Lab07_soc_sdram_pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                                                                                                                                                                        ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram_pll:sdram_pll|Lab07_soc_sdram_pll_stdsync_sv6:stdsync2|Lab07_soc_sdram_pll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.698      ;
; 0.431 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[18]                                                                                                                                                                                                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[18]                                                                                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.698      ;
; 0.432 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                     ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.699      ;
; 0.433 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.701      ;
; 0.435 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk|jxuir                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.703      ;
; 0.436 ; Lab07_soc:m_lab7_soc|Lab07_soc_key:key|d1_data_in[0]                                                                                                                                                                                                                                                                                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_key:key|d2_data_in[0]                                                                                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.704      ;
; 0.436 ; Lab07_soc:m_lab7_soc|Lab07_soc_key:key|d1_data_in[0]                                                                                                                                                                                                                                                                                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_key:key|edge_capture[0]                                                                                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.704      ;
; 0.437 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                               ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.704      ;
; 0.438 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                          ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_nios2_oci_debug|resetlatch                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.705      ;
; 0.443 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_estatus_reg                                                                                                                                                                                                                                                                                                                                ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[0]                                                                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.710      ;
; 0.448 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.715      ;
; 0.449 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_writedata[27]                                                                                                                                                                                                                                                                                                                              ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|writedata[27]                                                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.717      ;
; 0.449 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_nios2_oci_debug|monitor_error                                                                                                                                                                        ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|readdata[0]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.717      ;
; 0.449 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                    ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.716      ;
; 0.450 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_writedata[29]                                                                                                                                                                                                                                                                                                                              ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|writedata[29]                                                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.718      ;
; 0.450 ; Lab07_soc:m_lab7_soc|Lab07_soc_led:led|data_out[3]                                                                                                                                                                                                                                                                                                                                                    ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.718      ;
; 0.450 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.718      ;
; 0.450 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram_pll:sdram_pll|prev_reset                                                                                                                                                                                                                                                                                                                                         ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[0]                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.718      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.420 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.686      ;
; 0.427 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.693      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.432 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.698      ;
; 0.434 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.700      ;
; 0.435 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.701      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.702      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.704      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.443 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.709      ;
; 0.443 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.709      ;
; 0.444 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.710      ;
; 0.446 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.712      ;
; 0.451 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[37]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.719      ;
; 0.451 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[13]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.719      ;
; 0.453 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.720      ;
; 0.453 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.720      ;
; 0.457 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.723      ;
; 0.460 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.726      ;
; 0.553 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.819      ;
; 0.556 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.822      ;
; 0.560 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[10]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.827      ;
; 0.560 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[9]                                                        ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.827      ;
; 0.565 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.831      ;
; 0.567 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.833      ;
; 0.574 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[5]                                                        ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.841      ;
; 0.577 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[12]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.844      ;
; 0.577 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[3]                                                        ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.844      ;
; 0.584 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.850      ;
; 0.586 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.852      ;
; 0.589 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.855      ;
; 0.589 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.855      ;
; 0.595 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.862      ;
; 0.595 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                        ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.862      ;
; 0.600 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.866      ;
; 0.601 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.868      ;
; 0.602 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.868      ;
; 0.602 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.869      ;
; 0.603 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.870      ;
; 0.606 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.872      ;
; 0.607 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.873      ;
; 0.607 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.873      ;
; 0.607 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.874      ;
; 0.610 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.876      ;
; 0.610 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.876      ;
; 0.610 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.876      ;
; 0.610 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.876      ;
; 0.611 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.877      ;
; 0.612 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|DRsize.100                                                   ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.880      ;
; 0.623 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.890      ;
; 0.623 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.890      ;
; 0.629 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.896      ;
; 0.642 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.908      ;
; 0.643 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.909      ;
; 0.645 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[14]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.912      ;
; 0.663 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.929      ;
; 0.663 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.929      ;
; 0.664 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.931      ;
; 0.665 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.932      ;
; 0.666 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.932      ;
; 0.669 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.936      ;
; 0.670 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.936      ;
; 0.671 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.937      ;
; 0.673 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.939      ;
; 0.673 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.939      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                 ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.402 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                                 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                                                 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|wr_address                                                                                        ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|wr_address                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[1]                                                                               ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[1]                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[4]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[4]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[2]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[2]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                                 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                                 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[9]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[9]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[1]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[1]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[0]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                               ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                    ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_state.000100000                                                                                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_state.000100000                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_count[1]                                                                                                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_count[1]                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_next.010000000                                                                                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_next.010000000                                                                                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_state.000000001                                                                                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_state.000000001                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|refresh_request                                                                                                                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|refresh_request                                                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|active_cs_n                                                                                                                                                                 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|active_cs_n                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|ack_refresh_request                                                                                                                                                         ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|ack_refresh_request                                                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|rd_address                                                                                        ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|rd_address                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entries[1]                                                                                        ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entries[1]                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entries[0]                                                                                        ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entries[0]                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                   ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                    ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                     ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                      ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][19]                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][19]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][50]                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][50]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][56]                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][56]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                    ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                    ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                    ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|init_done                                                                                                                                                                   ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|init_done                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_state.101                                                                                                                                                                 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_state.101                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_next.000                                                                                                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_next.000                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_count[2]                                                                                                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_count[2]                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_count[0]                                                                                                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_count[0]                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_count[1]                                                                                                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_count[1]                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_next.101                                                                                                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_next.101                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_state.000                                                                                                                                                                 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_state.000                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_refs[2]                                                                                                                                                                   ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_refs[2]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_refs[1]                                                                                                                                                                   ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_refs[1]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_refs[0]                                                                                                                                                                   ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_refs[0]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.409 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.428 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[32]                                                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|active_addr[14]                                                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[28]                                                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|active_addr[10]                                                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.693      ;
; 0.428 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                   ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[16]                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[10]                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[7]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[6]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[4]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[3]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[2]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][87]                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][87]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][19]                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][19]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|endofpacket_reg                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][85]                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][85]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[12]                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[9]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[8]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[0]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][88]                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][88]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59]                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1     ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|rd_valid[1]                                                                                                                                                                 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|rd_valid[2]                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_next.101                                                                                                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_state.101                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_next.000                                                                                                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_state.000                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|rd_valid[0]                                                                                                                                                                 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|rd_valid[1]                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.697      ;
; 0.433 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[15]                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.699      ;
; 0.433 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                      ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.698      ;
; 0.434 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|rd_valid[0]                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.699      ;
; 0.437 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_refs[0]                                                                                                                                                                   ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_refs[1]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.702      ;
; 0.444 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_count[2]                                                                                                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_state.111                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.709      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                                                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 13.307 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[3]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.141     ; 6.457      ;
; 13.323 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|za_data[0]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.251     ; 6.321      ;
; 13.325 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|za_data[7]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.197     ; 6.373      ;
; 13.326 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|za_data[12]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.212     ; 6.357      ;
; 13.326 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|za_data[10]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.212     ; 6.357      ;
; 13.326 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|za_data[6]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.210     ; 6.359      ;
; 13.326 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|za_data[5]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.210     ; 6.359      ;
; 13.327 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|za_data[4]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.207     ; 6.361      ;
; 13.327 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|za_data[2]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.207     ; 6.361      ;
; 13.327 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|za_data[3]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.221     ; 6.347      ;
; 13.328 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|za_data[15]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.224     ; 6.343      ;
; 13.328 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|za_data[8]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.224     ; 6.343      ;
; 13.328 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|za_data[9]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.224     ; 6.343      ;
; 13.330 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_dqm[1]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.146     ; 6.429      ;
; 13.330 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[4]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.152     ; 6.423      ;
; 13.330 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[1]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.152     ; 6.423      ;
; 13.331 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[0]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.140     ; 6.434      ;
; 13.331 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[9]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.140     ; 6.434      ;
; 13.331 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[10]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.090     ; 6.484      ;
; 13.331 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_bank[1]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.089     ; 6.485      ;
; 13.332 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[8]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.134     ; 6.439      ;
; 13.332 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[6]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.134     ; 6.439      ;
; 13.333 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[7]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.086     ; 6.486      ;
; 13.333 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[0]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.086     ; 6.486      ;
; 13.334 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[12]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.101     ; 6.470      ;
; 13.334 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[10]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.101     ; 6.470      ;
; 13.334 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[6]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.099     ; 6.472      ;
; 13.334 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[5]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.099     ; 6.472      ;
; 13.334 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[5]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.128     ; 6.443      ;
; 13.334 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[12]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.128     ; 6.443      ;
; 13.334 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|za_data[14]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.251     ; 6.310      ;
; 13.335 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_dqm[0]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.093     ; 6.477      ;
; 13.335 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[4]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.096     ; 6.474      ;
; 13.335 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[3]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.110     ; 6.460      ;
; 13.335 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[2]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.096     ; 6.474      ;
; 13.335 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[11]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.123     ; 6.447      ;
; 13.335 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|za_data[11]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.263     ; 6.297      ;
; 13.336 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[15]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.113     ; 6.456      ;
; 13.336 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[9]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.113     ; 6.456      ;
; 13.336 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[8]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.113     ; 6.456      ;
; 13.341 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|za_data[1]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.216     ; 6.338      ;
; 13.342 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[14]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.140     ; 6.423      ;
; 13.343 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[11]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.152     ; 6.410      ;
; 13.346 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[7]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 6.438      ;
; 13.349 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[1]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.105     ; 6.451      ;
; 13.350 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|za_data[13]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.239     ; 6.306      ;
; 13.358 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[13]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.128     ; 6.419      ;
; 13.360 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[2]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.160     ; 6.385      ;
; 13.360 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_bank[0]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.160     ; 6.385      ;
; 13.471 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 6.474      ;
; 13.471 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 6.474      ;
; 13.471 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 6.474      ;
; 13.471 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 6.474      ;
; 13.471 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 6.474      ;
; 13.471 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 6.474      ;
; 13.471 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 6.474      ;
; 13.471 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 6.474      ;
; 13.471 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 6.474      ;
; 13.557 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.154     ; 6.165      ;
; 13.559 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_7                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.100     ; 6.217      ;
; 13.560 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_5                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.113     ; 6.203      ;
; 13.560 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_6                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.113     ; 6.203      ;
; 13.560 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_10                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.115     ; 6.201      ;
; 13.560 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_12                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.115     ; 6.201      ;
; 13.561 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_2                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.110     ; 6.205      ;
; 13.561 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_3                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.124     ; 6.191      ;
; 13.561 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_4                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.110     ; 6.205      ;
; 13.562 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_15                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.127     ; 6.187      ;
; 13.562 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_8                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.127     ; 6.187      ;
; 13.562 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_9                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.127     ; 6.187      ;
; 13.568 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_14                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.154     ; 6.154      ;
; 13.569 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_11                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 6.141      ;
; 13.575 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_1                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 6.182      ;
; 13.584 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_13                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.142     ; 6.150      ;
; 13.597 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_cmd[1]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.146     ; 6.162      ;
; 13.598 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_cmd[3]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.089     ; 6.218      ;
; 13.598 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_cmd[0]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.160     ; 6.147      ;
; 13.602 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_cmd[2]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.110     ; 6.193      ;
; 13.810 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.107     ; 6.101      ;
; 13.810 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.101     ; 6.107      ;
; 13.849 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 6.107      ;
; 13.849 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 6.107      ;
; 13.849 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 6.107      ;
; 13.849 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.054     ; 6.115      ;
; 13.849 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.054     ; 6.115      ;
; 13.849 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.054     ; 6.115      ;
; 13.849 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 6.113      ;
; 13.849 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 6.113      ;
; 13.849 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.054     ; 6.115      ;
; 13.849 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 6.113      ;
; 13.849 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.054     ; 6.115      ;
; 13.850 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.061     ; 6.107      ;
; 13.850 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 6.112      ;
; 13.850 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 6.112      ;
; 13.850 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 6.112      ;
; 13.850 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 6.112      ;
; 13.850 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.061     ; 6.107      ;
; 13.850 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 6.106      ;
; 13.850 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 6.113      ;
; 13.850 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 6.113      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'main_clk_50'                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                              ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.579 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 6.331      ;
; 13.579 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 6.331      ;
; 13.579 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 6.331      ;
; 13.579 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 6.331      ;
; 13.579 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 6.331      ;
; 13.579 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 6.331      ;
; 13.579 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 6.331      ;
; 13.579 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 6.331      ;
; 13.579 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 6.331      ;
; 13.580 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 6.319      ;
; 13.580 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 6.319      ;
; 13.580 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 6.319      ;
; 13.580 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 6.319      ;
; 13.580 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 6.319      ;
; 13.580 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 6.319      ;
; 13.602 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.106     ; 6.310      ;
; 13.602 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.106     ; 6.310      ;
; 13.602 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.106     ; 6.310      ;
; 13.602 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.106     ; 6.310      ;
; 13.602 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.106     ; 6.310      ;
; 13.602 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.106     ; 6.310      ;
; 13.602 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.106     ; 6.310      ;
; 13.603 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 6.307      ;
; 13.603 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 6.307      ;
; 13.603 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 6.307      ;
; 13.603 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.107     ; 6.308      ;
; 13.603 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.107     ; 6.308      ;
; 13.603 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.107     ; 6.308      ;
; 13.603 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.107     ; 6.308      ;
; 13.603 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.107     ; 6.308      ;
; 13.603 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.107     ; 6.308      ;
; 13.603 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.109     ; 6.306      ;
; 13.603 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.109     ; 6.306      ;
; 13.603 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.107     ; 6.308      ;
; 13.603 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 6.307      ;
; 13.603 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.107     ; 6.308      ;
; 13.603 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.109     ; 6.306      ;
; 13.603 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.107     ; 6.308      ;
; 13.603 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.107     ; 6.308      ;
; 13.603 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 6.307      ;
; 13.605 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.107     ; 6.306      ;
; 13.605 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.107     ; 6.306      ;
; 13.605 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.107     ; 6.306      ;
; 13.605 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 6.305      ;
; 13.605 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.107     ; 6.306      ;
; 13.605 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 6.303      ;
; 13.605 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 6.297      ;
; 13.605 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 6.297      ;
; 13.605 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 6.305      ;
; 13.605 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.107     ; 6.306      ;
; 13.605 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.107     ; 6.306      ;
; 13.605 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 6.303      ;
; 13.605 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 6.303      ;
; 13.605 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 6.303      ;
; 13.605 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 6.303      ;
; 13.605 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 6.303      ;
; 13.605 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.107     ; 6.306      ;
; 13.608 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 6.295      ;
; 13.608 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 6.295      ;
; 13.608 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 6.295      ;
; 13.608 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 6.295      ;
; 13.608 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 6.295      ;
; 13.608 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 6.295      ;
; 13.609 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.114     ; 6.295      ;
; 13.609 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.114     ; 6.295      ;
; 13.609 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.114     ; 6.295      ;
; 13.609 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.114     ; 6.295      ;
; 13.609 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.114     ; 6.295      ;
; 13.609 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.114     ; 6.295      ;
; 13.609 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.114     ; 6.295      ;
; 13.609 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.114     ; 6.295      ;
; 13.609 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.114     ; 6.295      ;
; 13.976 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|saved_grant[1]                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 5.932      ;
; 13.976 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 5.932      ;
; 13.976 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 5.932      ;
; 13.976 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[10]                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 5.934      ;
; 13.976 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[25]                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 5.934      ;
; 13.976 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[24]                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 5.934      ;
; 13.976 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[23]                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 5.934      ;
; 13.976 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[22]                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 5.934      ;
; 13.976 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[21]                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 5.934      ;
; 13.976 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[20]                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 5.934      ;
; 13.976 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[19]                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 5.934      ;
; 13.976 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[18]                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 5.934      ;
; 13.976 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[17]                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 5.934      ;
; 13.976 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[13]                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 5.934      ;
; 13.976 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[14]                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 5.934      ;
; 13.976 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[15]                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 5.934      ;
; 13.976 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[16]                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 5.934      ;
; 13.976 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[11]                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 5.934      ;
; 13.976 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[12]                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 5.934      ;
; 13.976 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_bstatus_reg                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.107     ; 5.935      ;
; 13.976 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_status_reg_pie                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.107     ; 5.935      ;
; 13.976 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_estatus_reg                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.107     ; 5.935      ;
; 13.976 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.107     ; 5.935      ;
; 13.976 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|F_pc[19]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 5.925      ;
; 13.976 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|F_pc[18]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 5.925      ;
; 13.976 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[16]                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.109     ; 5.933      ;
; 13.976 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[17]                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.109     ; 5.933      ;
; 13.976 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[18]                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.109     ; 5.933      ;
+--------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.939 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.073      ; 2.152      ;
; 97.564 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.375      ;
; 97.758 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.168      ;
; 97.783 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.145      ;
; 97.783 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.145      ;
; 97.783 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.145      ;
; 97.851 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.076      ;
; 97.851 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.076      ;
; 97.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 1.954      ;
; 97.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 1.954      ;
; 97.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 1.954      ;
; 97.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 1.954      ;
; 97.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 1.954      ;
; 97.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 1.954      ;
; 97.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 1.954      ;
; 97.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 1.954      ;
; 97.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 1.954      ;
; 97.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 1.954      ;
; 97.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 1.954      ;
; 97.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 1.954      ;
; 98.010 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 1.914      ;
; 98.010 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 1.914      ;
; 98.010 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 1.914      ;
; 98.010 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 1.914      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.469  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 1.770      ;
; 1.469  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 1.770      ;
; 1.469  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 1.770      ;
; 1.469  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 1.770      ;
; 1.519  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.796      ;
; 1.519  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.796      ;
; 1.519  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.796      ;
; 1.519  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.796      ;
; 1.519  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.796      ;
; 1.519  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.796      ;
; 1.519  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.796      ;
; 1.519  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.796      ;
; 1.519  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.796      ;
; 1.519  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.796      ;
; 1.519  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.796      ;
; 1.519  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.796      ;
; 1.647  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 1.950      ;
; 1.647  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 1.950      ;
; 1.698  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 2.002      ;
; 1.698  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 2.002      ;
; 1.698  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 2.002      ;
; 1.719  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.021      ;
; 1.936  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.203      ;
; 51.548 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.284      ; 2.018      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'main_clk_50'                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.363 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.104      ; 5.653      ;
; 5.363 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.104      ; 5.653      ;
; 5.364 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|packet_in_progress                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.105      ; 5.655      ;
; 5.364 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.094      ; 5.644      ;
; 5.364 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.094      ; 5.644      ;
; 5.364 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.094      ; 5.644      ;
; 5.364 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_writedata[31]                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.105      ; 5.655      ;
; 5.364 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_writedata[26]                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.105      ; 5.655      ;
; 5.364 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.094      ; 5.644      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[9]                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.107      ; 5.659      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[27]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.107      ; 5.659      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[29]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.107      ; 5.659      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[31]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.107      ; 5.659      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[3]                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.106      ; 5.658      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[5]                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.106      ; 5.658      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[7]                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.106      ; 5.658      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[7]                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.106      ; 5.658      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[0]                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.106      ; 5.658      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[6]                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.106      ; 5.658      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[5]                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.106      ; 5.658      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[3]                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.106      ; 5.658      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[0]                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.106      ; 5.658      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data[6]                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.105      ; 5.657      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data[5]                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.105      ; 5.657      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data[4]                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.105      ; 5.657      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data[3]                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.105      ; 5.657      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data[2]                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.105      ; 5.657      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data[1]                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.105      ; 5.657      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data[0]                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.105      ; 5.657      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[6]                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.105      ; 5.657      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[5]                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.104      ; 5.656      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[4]                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.104      ; 5.656      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[2]                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.104      ; 5.656      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src2[29]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.108      ; 5.660      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src2[22]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.108      ; 5.660      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src2[21]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.108      ; 5.660      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src2[20]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.108      ; 5.660      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src2[18]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.108      ; 5.660      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src2[9]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.107      ; 5.659      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src2[10]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.108      ; 5.660      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src2[4]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.108      ; 5.660      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src2[2]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.108      ; 5.660      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src2[6]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.108      ; 5.660      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src2[11]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.108      ; 5.660      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src2[12]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.107      ; 5.659      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src2[14]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.108      ; 5.660      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src2[15]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.108      ; 5.660      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src2[1]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.107      ; 5.659      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.107      ; 5.659      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[2]                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.104      ; 5.656      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[4]                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.104      ; 5.656      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[5]                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.104      ; 5.656      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[31]                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.107      ; 5.659      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[29]                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.107      ; 5.659      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[27]                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.107      ; 5.659      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[9]                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.107      ; 5.659      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|R_logic_op[1]                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.107      ; 5.659      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|R_logic_op[0]                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.107      ; 5.659      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.107      ; 5.659      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.107      ; 5.659      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.107      ; 5.659      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.107      ; 5.659      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.107      ; 5.659      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.107      ; 5.659      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.107      ; 5.659      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.107      ; 5.659      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.104      ; 5.656      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.104      ; 5.656      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.104      ; 5.656      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_writedata[28]                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.107      ; 5.659      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_writedata[15]                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.108      ; 5.660      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_writedata[14]                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.108      ; 5.660      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_writedata[12]                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.107      ; 5.659      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_writedata[10]                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.108      ; 5.660      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_writedata[23]                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.107      ; 5.659      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_writedata[18]                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.108      ; 5.660      ;
; 5.366 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.107      ; 5.659      ;
; 5.367 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|read_latency_shift_reg[0]                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.106      ; 5.659      ;
; 5.367 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[1]                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.106      ; 5.659      ;
; 5.367 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.107      ; 5.660      ;
; 5.367 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.107      ; 5.660      ;
; 5.367 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.107      ; 5.660      ;
; 5.367 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.107      ; 5.660      ;
; 5.367 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[0]                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.106      ; 5.659      ;
; 5.367 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][68]                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.106      ; 5.659      ;
; 5.367 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][68]                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.106      ; 5.659      ;
; 5.367 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_read                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.106      ; 5.659      ;
; 5.367 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[0]                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.106      ; 5.659      ;
; 5.367 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[1]                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.106      ; 5.659      ;
; 5.367 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[14]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.104      ; 5.657      ;
; 5.367 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[18]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.105      ; 5.658      ;
; 5.367 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[22]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.105      ; 5.658      ;
; 5.367 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[23]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.105      ; 5.658      ;
; 5.367 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[24]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.105      ; 5.658      ;
; 5.367 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[25]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.105      ; 5.658      ;
; 5.367 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[26]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.105      ; 5.658      ;
; 5.367 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[30]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.104      ; 5.657      ;
; 5.367 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[12]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.104      ; 5.657      ;
; 5.367 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|wait_for_one_post_bret_inst                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.106      ; 5.659      ;
; 5.367 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[1]                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.103      ; 5.656      ;
+-------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                                                               ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 5.429 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 5.716      ;
; 5.429 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 5.716      ;
; 5.429 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 5.716      ;
; 5.429 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.102      ; 5.717      ;
; 5.429 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 5.716      ;
; 5.429 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 5.708      ;
; 5.429 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.100      ; 5.715      ;
; 5.429 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 5.716      ;
; 5.429 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 5.716      ;
; 5.429 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.102      ; 5.717      ;
; 5.429 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.102      ; 5.717      ;
; 5.429 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 5.709      ;
; 5.429 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.102      ; 5.717      ;
; 5.429 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 5.708      ;
; 5.429 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 5.709      ;
; 5.429 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 5.716      ;
; 5.429 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 5.709      ;
; 5.429 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 5.709      ;
; 5.429 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 5.716      ;
; 5.429 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 5.709      ;
; 5.429 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 5.716      ;
; 5.429 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.102      ; 5.717      ;
; 5.429 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 5.708      ;
; 5.429 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 5.709      ;
; 5.429 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 5.709      ;
; 5.429 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 5.708      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[10]                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 5.699      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[7]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 5.699      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[5]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 5.699      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[4]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 5.699      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[2]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 5.699      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26]                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 5.699      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[14]                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 5.699      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[13]                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 5.699      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[0]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 5.699      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[18]                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 5.699      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[21]                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 5.699      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[16]                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 5.699      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[1]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 5.699      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][87]                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 5.700      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][87]                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 5.700      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][19]                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 5.700      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][19]                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 5.700      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][88]                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 5.700      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][88]                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 5.700      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][85]                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 5.700      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57]                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 5.700      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][56]                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 5.700      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59]                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 5.700      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 5.700      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 5.700      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][85]                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 5.700      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57]                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 5.700      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][56]                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 5.700      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59]                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 5.700      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 5.700      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 5.700      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 5.708      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 5.708      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 5.702      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 5.710      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 5.699      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 5.708      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 5.708      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 5.708      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 5.708      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 5.700      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 5.723      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 5.702      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 5.699      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 5.702      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 5.699      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 5.700      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 5.710      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 5.708      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 5.708      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 5.708      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 5.710      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 5.710      ;
; 5.430 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 5.710      ;
; 5.431 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[15]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 5.709      ;
; 5.431 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[14]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 5.709      ;
; 5.431 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[13]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 5.709      ;
; 5.431 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[12]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 5.709      ;
; 5.431 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[11]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 5.709      ;
; 5.431 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[10]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 5.709      ;
; 5.431 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[9]                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 5.709      ;
; 5.431 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[8]                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 5.709      ;
; 5.431 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_state.000100000                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 5.691      ;
; 5.431 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_next.010000000                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 5.691      ;
; 5.431 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_state.001000000                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 5.691      ;
; 5.431 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_state.010000000                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 5.691      ;
; 5.431 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|refresh_request                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 5.691      ;
; 5.431 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|f_pop                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 5.691      ;
; 5.431 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|ack_refresh_request                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 5.691      ;
; 5.431 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entries[0]                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 5.697      ;
; 5.431 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[1]                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 5.708      ;
; 5.431 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 5.709      ;
; 5.431 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 5.709      ;
; 5.431 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 5.709      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------+----------------+-----------------+-------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock       ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+-----------------+-------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.629 ; 9.864        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_register_bank_a_module:Lab07_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_s2h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                               ;
; 9.630 ; 9.865        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_register_bank_a_module:Lab07_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_s2h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                               ;
; 9.630 ; 9.865        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_register_bank_a_module:Lab07_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_s2h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                     ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5qc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                            ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5qc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                                  ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5qc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                                                            ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5qc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                                                                                  ;
; 9.632 ; 9.867        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_nios2_ocimem|Lab07_soc_nios2_qsys_0_ociram_sp_ram_module:Lab07_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_f991:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.632 ; 9.867        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_nios2_ocimem|Lab07_soc_nios2_qsys_0_ociram_sp_ram_module:Lab07_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_f991:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.632 ; 9.867        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_nios2_ocimem|Lab07_soc_nios2_qsys_0_ociram_sp_ram_module:Lab07_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_f991:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.632 ; 9.867        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_nios2_ocimem|Lab07_soc_nios2_qsys_0_ociram_sp_ram_module:Lab07_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_f991:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.632 ; 9.867        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_register_bank_a_module:Lab07_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_s2h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ;
; 9.632 ; 9.867        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_register_bank_b_module:Lab07_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_t2h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                               ;
; 9.633 ; 9.868        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_register_bank_b_module:Lab07_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_t2h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                               ;
; 9.633 ; 9.868        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_register_bank_b_module:Lab07_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_t2h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                     ;
; 9.633 ; 9.868        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5qc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                                                                                             ;
; 9.633 ; 9.868        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5qc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                             ;
; 9.633 ; 9.868        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5qc1:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                                                                                                                                             ;
; 9.633 ; 9.868        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5qc1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                                                             ;
; 9.634 ; 9.869        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_nios2_ocimem|Lab07_soc_nios2_qsys_0_ociram_sp_ram_module:Lab07_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_f991:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 9.634 ; 9.869        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_nios2_ocimem|Lab07_soc_nios2_qsys_0_ociram_sp_ram_module:Lab07_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_f991:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.634 ; 9.869        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_nios2_ocimem|Lab07_soc_nios2_qsys_0_ociram_sp_ram_module:Lab07_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_f991:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 9.634 ; 9.869        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_nios2_ocimem|Lab07_soc_nios2_qsys_0_ociram_sp_ram_module:Lab07_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_f991:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 9.635 ; 9.870        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_register_bank_b_module:Lab07_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_t2h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                  ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                  ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|saved_grant[1]                                                                                                                                                                                                                                                    ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                      ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                      ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                        ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                        ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                        ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                        ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                       ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                       ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                      ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                                                 ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                        ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                                                                                                                                                                                          ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                    ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                      ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                      ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_alu_sub                                                                                                                                                                                                                                                                                                                   ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_invert_arith_src_msb                                                                                                                                                                                                                                                                                                      ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[4]                                                                                                                                                                                                                                                                                                       ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[5]                                                                                                                                                                                                                                                                                                       ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[6]                                                                                                                                                                                                                                                                                                       ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[7]                                                                                                                                                                                                                                                                                                       ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[8]                                                                                                                                                                                                                                                                                                       ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[9]                                                                                                                                                                                                                                                                                                       ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src1[10]                                                                                                                                                                                                                                                                                                                  ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src1[13]                                                                                                                                                                                                                                                                                                                  ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src1[14]                                                                                                                                                                                                                                                                                                                  ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src1[15]                                                                                                                                                                                                                                                                                                                  ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src1[16]                                                                                                                                                                                                                                                                                                                  ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src1[17]                                                                                                                                                                                                                                                                                                                  ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src1[18]                                                                                                                                                                                                                                                                                                                  ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src1[19]                                                                                                                                                                                                                                                                                                                  ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src1[20]                                                                                                                                                                                                                                                                                                                  ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src1[21]                                                                                                                                                                                                                                                                                                                  ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src1[22]                                                                                                                                                                                                                                                                                                                  ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src1[23]                                                                                                                                                                                                                                                                                                                  ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src1[24]                                                                                                                                                                                                                                                                                                                  ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src1[25]                                                                                                                                                                                                                                                                                                                  ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src1[26]                                                                                                                                                                                                                                                                                                                  ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src1[27]                                                                                                                                                                                                                                                                                                                  ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src1[28]                                                                                                                                                                                                                                                                                                                  ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src1[2]                                                                                                                                                                                                                                                                                                                   ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src1[3]                                                                                                                                                                                                                                                                                                                   ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src1[4]                                                                                                                                                                                                                                                                                                                   ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src1[5]                                                                                                                                                                                                                                                                                                                   ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src1[6]                                                                                                                                                                                                                                                                                                                   ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src2[23]                                                                                                                                                                                                                                                                                                                  ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src2[24]                                                                                                                                                                                                                                                                                                                  ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src2[26]                                                                                                                                                                                                                                                                                                                  ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src2[27]                                                                                                                                                                                                                                                                                                                  ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src2[28]                                                                                                                                                                                                                                                                                                                  ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src2[30]                                                                                                                                                                                                                                                                                                                  ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|F_pc[11]                                                                                                                                                                                                                                                                                                                    ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|F_pc[12]                                                                                                                                                                                                                                                                                                                    ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|F_pc[13]                                                                                                                                                                                                                                                                                                                    ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|F_pc[14]                                                                                                                                                                                                                                                                                                                    ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|F_pc[15]                                                                                                                                                                                                                                                                                                                    ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|F_pc[16]                                                                                                                                                                                                                                                                                                                    ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|F_pc[17]                                                                                                                                                                                                                                                                                                                    ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|F_pc[18]                                                                                                                                                                                                                                                                                                                    ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|F_pc[19]                                                                                                                                                                                                                                                                                                                    ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|F_pc[20]                                                                                                                                                                                                                                                                                                                    ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|F_pc[21]                                                                                                                                                                                                                                                                                                                    ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|F_pc[22]                                                                                                                                                                                                                                                                                                                    ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|F_pc[23]                                                                                                                                                                                                                                                                                                                    ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|F_pc[24]                                                                                                                                                                                                                                                                                                                    ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|F_pc[2]                                                                                                                                                                                                                                                                                                                     ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|F_pc[3]                                                                                                                                                                                                                                                                                                                     ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|F_pc[4]                                                                                                                                                                                                                                                                                                                     ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|F_pc[8]                                                                                                                                                                                                                                                                                                                     ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|R_compare_op[0]                                                                                                                                                                                                                                                                                                             ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|R_compare_op[1]                                                                                                                                                                                                                                                                                                             ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|R_ctrl_br                                                                                                                                                                                                                                                                                                                   ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|R_ctrl_br_cmp                                                                                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+-----------------+-------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]      ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]      ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]     ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]     ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]     ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]     ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][19]                                                          ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                          ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][56]                                                          ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57]                                                          ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59]                                                          ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                          ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][85]                                                          ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][87]                                                          ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][88]                                                          ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][19]                                                          ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                          ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][56]                                                          ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57]                                                          ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59]                                                          ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                          ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][85]                                                          ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][87]                                                          ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][88]                                                          ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38] ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41] ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43] ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44] ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46] ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47] ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49] ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52] ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62] ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68] ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]  ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]  ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]  ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]  ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]   ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]   ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]   ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]   ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]      ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]     ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]     ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]      ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]     ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]     ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]     ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]     ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]     ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]     ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]     ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[10]                                            ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[13]                                            ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[14]                                            ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[16]                                            ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[18]                                            ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[21]                                            ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26]                                            ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[2]                                             ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[4]                                             ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[5]                                             ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[7]                                             ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[0]                                              ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[1]                                              ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[11]                                          ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[12]                                          ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[13]                                          ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[14]                                          ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[15]                                          ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[3]                                           ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[4]                                           ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[5]                                           ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~11                                                            ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~115                                                           ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~116                                                           ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~117                                                           ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~12                                                            ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~123                                                           ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~124                                                           ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~125                                                           ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~126                                                           ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~127                                                           ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~13                                                            ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~14                                                            ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~15                                                            ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~19                                                            ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~20                                                            ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~21                                                            ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~27                                                            ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~28                                                            ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~29                                                            ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.627 ; 49.847       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                   ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                               ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                       ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                         ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                         ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                         ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                         ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                        ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                        ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                        ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                        ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                        ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                        ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                        ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                        ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                        ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                        ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                         ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                   ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                   ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                   ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                   ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                   ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                   ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                    ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                    ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                    ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                    ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                    ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                    ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                    ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                   ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                   ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                   ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                   ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                   ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                   ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                    ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                    ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                    ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                    ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                                                            ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                                            ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                                                            ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                                                            ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                            ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                    ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                    ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                    ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                    ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                               ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                               ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                               ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                               ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                               ;
; 49.678 ; 49.866       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.678 ; 49.866       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.678 ; 49.866       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.678 ; 49.866       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.678 ; 49.866       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.678 ; 49.866       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.678 ; 49.866       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.678 ; 49.866       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.678 ; 49.866       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.678 ; 49.866       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16]                                                       ;
; 49.678 ; 49.866       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17]                                                       ;
; 49.678 ; 49.866       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18]                                                       ;
; 49.678 ; 49.866       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19]                                                       ;
; 49.678 ; 49.866       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20]                                                       ;
; 49.678 ; 49.866       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21]                                                       ;
; 49.678 ; 49.866       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22]                                                       ;
; 49.678 ; 49.866       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[35]                                                       ;
; 49.678 ; 49.866       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ;
; 49.678 ; 49.866       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                         ;
; 49.678 ; 49.866       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                                                         ;
; 49.678 ; 49.866       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                           ;
; 49.678 ; 49.866       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                           ;
; 49.678 ; 49.866       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                        ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[0]                                                        ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[10]                                                       ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[11]                                                       ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[12]                                                       ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[13]                                                       ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[14]                                                       ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[15]                                                       ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[1]                                                        ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23]                                                       ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24]                                                       ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25]                                                       ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26]                                                       ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27]                                                       ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28]                                                       ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29]                                                       ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                        ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30]                                                       ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32]                                                       ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33]                                                       ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34]                                                       ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[36]                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+--------------+-------------+-------+-------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+-------+-------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; 6.786 ; 7.207 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; 6.738 ; 7.159 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; 6.723 ; 7.144 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; 6.714 ; 7.135 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; 6.738 ; 7.159 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; 6.704 ; 7.125 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; 6.727 ; 7.148 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; 6.737 ; 7.158 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; 6.704 ; 7.125 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; 6.721 ; 7.142 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; 6.731 ; 7.152 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; 6.749 ; 7.170 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; 6.760 ; 7.181 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; 6.729 ; 7.150 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; 6.786 ; 7.207 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; 6.768 ; 7.189 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; 6.751 ; 7.172 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; KEY[*]       ; main_clk_50 ; 2.769 ; 3.241 ; Rise       ; main_clk_50                          ;
;  KEY[2]      ; main_clk_50 ; 2.769 ; 3.241 ; Rise       ; main_clk_50                          ;
;  KEY[3]      ; main_clk_50 ; 2.016 ; 2.430 ; Rise       ; main_clk_50                          ;
+--------------+-------------+-------+-------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+--------------+-------------+--------+--------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+--------+--------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; -5.974 ; -6.383 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; -6.010 ; -6.419 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; -5.994 ; -6.403 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; -5.984 ; -6.393 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; -6.009 ; -6.418 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; -5.974 ; -6.383 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; -5.997 ; -6.406 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; -6.007 ; -6.416 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; -5.974 ; -6.383 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; -5.993 ; -6.402 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; -6.003 ; -6.412 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; -6.020 ; -6.429 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; -6.033 ; -6.442 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; -6.000 ; -6.409 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; -6.058 ; -6.467 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; -6.040 ; -6.449 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; -6.023 ; -6.432 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; KEY[*]       ; main_clk_50 ; -1.539 ; -1.928 ; Rise       ; main_clk_50                          ;
;  KEY[2]      ; main_clk_50 ; -2.136 ; -2.584 ; Rise       ; main_clk_50                          ;
;  KEY[3]      ; main_clk_50 ; -1.539 ; -1.928 ; Rise       ; main_clk_50                          ;
+--------------+-------------+--------+--------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                              ;
+----------------+-------------+--------+--------+------------+--------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+----------------+-------------+--------+--------+------------+--------------------------------------+
; DRAM_ADDR[*]   ; main_clk_50 ; 1.222  ; 1.062  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 1.213  ; 1.053  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 1.144  ; 0.984  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 1.044  ; 0.881  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 1.222  ; 1.062  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 1.154  ; 0.994  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 1.169  ; 1.009  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 1.080  ; 0.917  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 1.105  ; 0.942  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 1.172  ; 1.012  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 1.167  ; 1.007  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10] ; main_clk_50 ; 1.126  ; 0.963  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11] ; main_clk_50 ; 1.194  ; 1.034  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12] ; main_clk_50 ; 1.179  ; 1.019  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]     ; main_clk_50 ; 1.209  ; 1.049  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]    ; main_clk_50 ; 1.054  ; 0.891  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]    ; main_clk_50 ; 1.209  ; 1.049  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N     ; main_clk_50 ; 1.160  ; 1.000  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N      ; main_clk_50 ; 1.229  ; 1.069  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]     ; main_clk_50 ; 1.267  ; 1.107  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]    ; main_clk_50 ; 1.177  ; 1.017  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]    ; main_clk_50 ; 1.233  ; 1.073  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]    ; main_clk_50 ; 1.243  ; 1.083  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]    ; main_clk_50 ; 1.238  ; 1.078  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]    ; main_clk_50 ; 1.233  ; 1.073  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]    ; main_clk_50 ; 1.250  ; 1.090  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]    ; main_clk_50 ; 1.260  ; 1.100  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]    ; main_clk_50 ; 1.253  ; 1.093  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]    ; main_clk_50 ; 1.214  ; 1.054  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]    ; main_clk_50 ; 1.224  ; 1.064  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]   ; main_clk_50 ; 1.267  ; 1.107  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]   ; main_clk_50 ; 1.174  ; 1.014  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]   ; main_clk_50 ; 1.247  ; 1.087  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]   ; main_clk_50 ; 1.249  ; 1.089  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]   ; main_clk_50 ; 1.115  ; 0.952  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]   ; main_clk_50 ; 1.244  ; 1.084  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQM[*]    ; main_clk_50 ; 1.245  ; 1.085  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[0]   ; main_clk_50 ; 1.245  ; 1.085  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[1]   ; main_clk_50 ; 1.170  ; 1.010  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N     ; main_clk_50 ; 1.188  ; 1.028  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N      ; main_clk_50 ; 1.156  ; 0.996  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK       ; main_clk_50 ; -2.189 ;        ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK       ; main_clk_50 ;        ; -2.205 ; Fall       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ;
; LEDG[*]        ; main_clk_50 ; 11.454 ; 11.392 ; Rise       ; main_clk_50                          ;
;  LEDG[0]       ; main_clk_50 ; 11.289 ; 11.347 ; Rise       ; main_clk_50                          ;
;  LEDG[1]       ; main_clk_50 ; 11.454 ; 11.392 ; Rise       ; main_clk_50                          ;
;  LEDG[2]       ; main_clk_50 ; 11.437 ; 11.252 ; Rise       ; main_clk_50                          ;
;  LEDG[3]       ; main_clk_50 ; 10.584 ; 10.548 ; Rise       ; main_clk_50                          ;
;  LEDG[4]       ; main_clk_50 ; 8.478  ; 8.576  ; Rise       ; main_clk_50                          ;
;  LEDG[5]       ; main_clk_50 ; 10.739 ; 10.618 ; Rise       ; main_clk_50                          ;
;  LEDG[6]       ; main_clk_50 ; 10.600 ; 10.473 ; Rise       ; main_clk_50                          ;
;  LEDG[7]       ; main_clk_50 ; 10.593 ; 10.546 ; Rise       ; main_clk_50                          ;
+----------------+-------------+--------+--------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                      ;
+----------------+-------------+--------+--------+------------+--------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+----------------+-------------+--------+--------+------------+--------------------------------------+
; DRAM_ADDR[*]   ; main_clk_50 ; 0.528  ; 0.372  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 0.694  ; 0.541  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 0.628  ; 0.475  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 0.528  ; 0.372  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 0.704  ; 0.551  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 0.638  ; 0.485  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 0.652  ; 0.499  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 0.564  ; 0.408  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 0.587  ; 0.431  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 0.656  ; 0.503  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 0.650  ; 0.497  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10] ; main_clk_50 ; 0.608  ; 0.452  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11] ; main_clk_50 ; 0.677  ; 0.524  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12] ; main_clk_50 ; 0.662  ; 0.509  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]     ; main_clk_50 ; 0.538  ; 0.382  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]    ; main_clk_50 ; 0.538  ; 0.382  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]    ; main_clk_50 ; 0.691  ; 0.538  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N     ; main_clk_50 ; 0.644  ; 0.491  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N      ; main_clk_50 ; 0.711  ; 0.558  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]     ; main_clk_50 ; 0.598  ; 0.442  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]    ; main_clk_50 ; 0.660  ; 0.507  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]    ; main_clk_50 ; 0.715  ; 0.562  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]    ; main_clk_50 ; 0.724  ; 0.571  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]    ; main_clk_50 ; 0.720  ; 0.567  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]    ; main_clk_50 ; 0.714  ; 0.561  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]    ; main_clk_50 ; 0.731  ; 0.578  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]    ; main_clk_50 ; 0.741  ; 0.588  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]    ; main_clk_50 ; 0.734  ; 0.581  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]    ; main_clk_50 ; 0.697  ; 0.544  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]    ; main_clk_50 ; 0.707  ; 0.554  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]   ; main_clk_50 ; 0.749  ; 0.596  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]   ; main_clk_50 ; 0.658  ; 0.505  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]   ; main_clk_50 ; 0.729  ; 0.576  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]   ; main_clk_50 ; 0.732  ; 0.579  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]   ; main_clk_50 ; 0.598  ; 0.442  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]   ; main_clk_50 ; 0.727  ; 0.574  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQM[*]    ; main_clk_50 ; 0.654  ; 0.501  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[0]   ; main_clk_50 ; 0.727  ; 0.574  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[1]   ; main_clk_50 ; 0.654  ; 0.501  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N     ; main_clk_50 ; 0.670  ; 0.517  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N      ; main_clk_50 ; 0.640  ; 0.487  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK       ; main_clk_50 ; -2.646 ;        ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK       ; main_clk_50 ;        ; -2.664 ; Fall       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ;
; LEDG[*]        ; main_clk_50 ; 8.186  ; 8.278  ; Rise       ; main_clk_50                          ;
;  LEDG[0]       ; main_clk_50 ; 10.883 ; 10.937 ; Rise       ; main_clk_50                          ;
;  LEDG[1]       ; main_clk_50 ; 11.042 ; 10.981 ; Rise       ; main_clk_50                          ;
;  LEDG[2]       ; main_clk_50 ; 11.027 ; 10.848 ; Rise       ; main_clk_50                          ;
;  LEDG[3]       ; main_clk_50 ; 10.209 ; 10.172 ; Rise       ; main_clk_50                          ;
;  LEDG[4]       ; main_clk_50 ; 8.186  ; 8.278  ; Rise       ; main_clk_50                          ;
;  LEDG[5]       ; main_clk_50 ; 10.357 ; 10.239 ; Rise       ; main_clk_50                          ;
;  LEDG[6]       ; main_clk_50 ; 10.223 ; 10.099 ; Rise       ; main_clk_50                          ;
;  LEDG[7]       ; main_clk_50 ; 10.217 ; 10.171 ; Rise       ; main_clk_50                          ;
+----------------+-------------+--------+--------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                            ;
+--------------+-------------+-------+-------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+-------+-------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; 0.865 ; 0.669 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; 0.955 ; 0.764 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; 0.991 ; 0.800 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; 1.001 ; 0.810 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; 0.986 ; 0.795 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; 1.001 ; 0.810 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; 0.998 ; 0.807 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; 0.998 ; 0.807 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; 1.011 ; 0.820 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; 0.982 ; 0.791 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; 0.982 ; 0.791 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; 0.995 ; 0.804 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; 0.942 ; 0.751 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; 0.995 ; 0.804 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; 0.967 ; 0.776 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; 0.865 ; 0.669 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; 0.982 ; 0.791 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
+--------------+-------------+-------+-------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                    ;
+--------------+-------------+-------+-------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+-------+-------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; 0.354 ; 0.163 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; 0.444 ; 0.258 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; 0.479 ; 0.293 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; 0.488 ; 0.302 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; 0.474 ; 0.288 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; 0.488 ; 0.302 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; 0.485 ; 0.299 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; 0.485 ; 0.299 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; 0.498 ; 0.312 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; 0.471 ; 0.285 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; 0.471 ; 0.285 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; 0.483 ; 0.297 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; 0.432 ; 0.246 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; 0.483 ; 0.297 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; 0.456 ; 0.270 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; 0.354 ; 0.163 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; 0.471 ; 0.285 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
+--------------+-------------+-------+-------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                   ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; 0.737     ; 0.933     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; 0.832     ; 1.023     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; 0.868     ; 1.059     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; 0.878     ; 1.069     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; 0.863     ; 1.054     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; 0.878     ; 1.069     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; 0.875     ; 1.066     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; 0.875     ; 1.066     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; 0.888     ; 1.079     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; 0.859     ; 1.050     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; 0.859     ; 1.050     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; 0.872     ; 1.063     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; 0.819     ; 1.010     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; 0.872     ; 1.063     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; 0.844     ; 1.035     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; 0.737     ; 0.933     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; 0.859     ; 1.050     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                           ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; 0.229     ; 0.420     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; 0.324     ; 0.510     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; 0.359     ; 0.545     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; 0.368     ; 0.554     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; 0.354     ; 0.540     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; 0.368     ; 0.554     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; 0.365     ; 0.551     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; 0.365     ; 0.551     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; 0.378     ; 0.564     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; 0.351     ; 0.537     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; 0.351     ; 0.537     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; 0.363     ; 0.549     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; 0.312     ; 0.498     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; 0.363     ; 0.549     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; 0.336     ; 0.522     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; 0.229     ; 0.420     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; 0.351     ; 0.537     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 13
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 33.152 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                          ;
+------------+-----------------+--------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                           ; Note ;
+------------+-----------------+--------------------------------------+------+
; 79.77 MHz  ; 79.77 MHz       ; main_clk_50                          ;      ;
; 88.9 MHz   ; 88.9 MHz        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;      ;
; 147.02 MHz ; 147.02 MHz      ; altera_reserved_tck                  ;      ;
+------------+-----------------+--------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                            ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 3.692  ; 0.000         ;
; main_clk_50                          ; 7.464  ; 0.000         ;
; altera_reserved_tck                  ; 46.599 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                            ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.352 ; 0.000         ;
; main_clk_50                          ; 0.352 ; 0.000         ;
; altera_reserved_tck                  ; 0.354 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                         ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 13.998 ; 0.000         ;
; main_clk_50                          ; 14.127 ; 0.000         ;
; altera_reserved_tck                  ; 48.230 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                         ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; altera_reserved_tck                  ; 1.353 ; 0.000         ;
; main_clk_50                          ; 4.808 ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 4.944 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary              ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; main_clk_50                          ; 9.646  ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 9.709  ; 0.000         ;
; altera_reserved_tck                  ; 49.568 ; 0.000         ;
+--------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                        ; To Node                                                     ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 3.692 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1]                                                                                             ; DRAM_CLK                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 10.000       ; 0.000      ; 4.308      ;
; 8.751 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_5  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.108     ; 11.020     ;
; 8.751 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_6  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.108     ; 11.020     ;
; 8.763 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_10 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.111     ; 11.005     ;
; 8.763 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_12 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.111     ; 11.005     ;
; 8.819 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_5  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.107     ; 10.953     ;
; 8.819 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_6  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.107     ; 10.953     ;
; 8.831 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_10 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.110     ; 10.938     ;
; 8.831 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_12 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.110     ; 10.938     ;
; 8.842 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[39] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_5  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.109     ; 10.928     ;
; 8.842 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[39] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_6  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.109     ; 10.928     ;
; 8.854 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[39] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_10 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.112     ; 10.913     ;
; 8.854 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[39] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_12 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.112     ; 10.913     ;
; 8.911 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|rd_address  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_5  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.097     ; 10.871     ;
; 8.911 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|rd_address  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_6  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.097     ; 10.871     ;
; 8.923 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|rd_address  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_10 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.100     ; 10.856     ;
; 8.923 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|rd_address  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_12 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.100     ; 10.856     ;
; 8.981 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[33] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_5  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.108     ; 10.790     ;
; 8.981 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[33] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_6  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.108     ; 10.790     ;
; 8.993 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[33] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_10 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.111     ; 10.775     ;
; 8.993 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[33] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_12 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.111     ; 10.775     ;
; 9.002 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_3  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 10.758     ;
; 9.033 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_1  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 10.730     ;
; 9.034 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_15 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.123     ; 10.722     ;
; 9.034 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_8  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.123     ; 10.722     ;
; 9.034 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_9  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.123     ; 10.722     ;
; 9.070 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_3  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.118     ; 10.691     ;
; 9.093 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[39] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_3  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.120     ; 10.666     ;
; 9.101 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_1  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.115     ; 10.663     ;
; 9.102 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_15 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.122     ; 10.655     ;
; 9.102 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_8  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.122     ; 10.655     ;
; 9.102 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_9  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.122     ; 10.655     ;
; 9.104 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_2  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.105     ; 10.670     ;
; 9.104 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_4  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.105     ; 10.670     ;
; 9.111 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_7  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.097     ; 10.671     ;
; 9.124 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[39] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_1  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.117     ; 10.638     ;
; 9.125 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[39] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_15 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.124     ; 10.630     ;
; 9.125 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[39] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_8  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.124     ; 10.630     ;
; 9.125 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[39] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_9  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.124     ; 10.630     ;
; 9.156 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[42] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_5  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.105     ; 10.618     ;
; 9.156 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[42] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_6  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.105     ; 10.618     ;
; 9.162 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|rd_address  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_3  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.108     ; 10.609     ;
; 9.168 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[42] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_10 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.108     ; 10.603     ;
; 9.168 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[42] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_12 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.108     ; 10.603     ;
; 9.172 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_2  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.104     ; 10.603     ;
; 9.172 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_4  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.104     ; 10.603     ;
; 9.179 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_7  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.096     ; 10.604     ;
; 9.193 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|rd_address  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_1  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.105     ; 10.581     ;
; 9.194 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|rd_address  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_15 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.112     ; 10.573     ;
; 9.194 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|rd_address  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_8  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.112     ; 10.573     ;
; 9.194 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|rd_address  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_9  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.112     ; 10.573     ;
; 9.195 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[39] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_2  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.106     ; 10.578     ;
; 9.195 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[39] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_4  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.106     ; 10.578     ;
; 9.202 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[39] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_7  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.098     ; 10.579     ;
; 9.232 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[33] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_3  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 10.528     ;
; 9.249 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[28] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_5  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.108     ; 10.522     ;
; 9.249 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[28] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_6  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.108     ; 10.522     ;
; 9.261 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[28] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_10 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.111     ; 10.507     ;
; 9.261 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[28] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_12 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.111     ; 10.507     ;
; 9.263 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[33] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_1  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 10.500     ;
; 9.264 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[33] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_15 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.123     ; 10.492     ;
; 9.264 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[33] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_8  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.123     ; 10.492     ;
; 9.264 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[33] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_9  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.123     ; 10.492     ;
; 9.264 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|rd_address  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_2  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.094     ; 10.521     ;
; 9.264 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|rd_address  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_4  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.094     ; 10.521     ;
; 9.268 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[38] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_5  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.105     ; 10.506     ;
; 9.268 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[38] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_6  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.105     ; 10.506     ;
; 9.271 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|rd_address  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_7  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.086     ; 10.522     ;
; 9.280 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[38] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_10 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.108     ; 10.491     ;
; 9.280 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[38] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_12 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.108     ; 10.491     ;
; 9.282 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[40] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_5  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.109     ; 10.488     ;
; 9.282 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[40] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_6  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.109     ; 10.488     ;
; 9.294 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[40] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_10 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.112     ; 10.473     ;
; 9.294 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[40] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_12 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.112     ; 10.473     ;
; 9.297 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_14 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.150     ; 10.432     ;
; 9.331 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_13 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 10.410     ;
; 9.334 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[33] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_2  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.105     ; 10.440     ;
; 9.334 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[33] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_4  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.105     ; 10.440     ;
; 9.341 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[33] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_7  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.097     ; 10.441     ;
; 9.364 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[39] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_5  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.104     ; 10.411     ;
; 9.364 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[39] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_6  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.104     ; 10.411     ;
; 9.365 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_14 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.149     ; 10.365     ;
; 9.376 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[39] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_10 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.107     ; 10.396     ;
; 9.376 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[39] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_12 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.107     ; 10.396     ;
; 9.388 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[39] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_14 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.151     ; 10.340     ;
; 9.399 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_13 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 10.343     ;
; 9.407 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[42] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_3  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 10.356     ;
; 9.422 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[39] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_13 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.139     ; 10.318     ;
; 9.438 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[42] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_1  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.113     ; 10.328     ;
; 9.439 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[42] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_15 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.120     ; 10.320     ;
; 9.439 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[42] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_8  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.120     ; 10.320     ;
; 9.439 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[42] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_9  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.120     ; 10.320     ;
; 9.457 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|rd_address  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_14 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.139     ; 10.283     ;
; 9.473 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[5]        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.126     ; 10.310     ;
; 9.491 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|rd_address  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_13 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.127     ; 10.261     ;
; 9.494 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[42] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_5  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.105     ; 10.280     ;
; 9.494 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[42] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_6  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.105     ; 10.280     ;
; 9.500 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[28] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_3  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 10.260     ;
; 9.506 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[42] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_10 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.108     ; 10.265     ;
; 9.506 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[42] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_12 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.108     ; 10.265     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'main_clk_50'                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.464 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[21] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.073     ; 12.482     ;
; 7.487 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[21] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.073     ; 12.459     ;
; 7.541 ; Lab07_soc:m_lab7_soc|Lab07_soc_led:led|data_out[1]                        ; LEDG[1]                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.815     ; 7.644      ;
; 7.550 ; Lab07_soc:m_lab7_soc|Lab07_soc_led:led|data_out[2]                        ; LEDG[2]                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.815     ; 7.635      ;
; 7.676 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[21] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 12.263     ;
; 7.677 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[21] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 12.262     ;
; 7.684 ; Lab07_soc:m_lab7_soc|Lab07_soc_led:led|data_out[0]                        ; LEDG[0]                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.815     ; 7.501      ;
; 7.905 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[22] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.073     ; 12.041     ;
; 7.928 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[22] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.073     ; 12.018     ;
; 8.117 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[22] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 11.822     ;
; 8.118 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[22] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 11.821     ;
; 8.202 ; Lab07_soc:m_lab7_soc|Lab07_soc_led:led|data_out[5]                        ; LEDG[5]                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.815     ; 6.983      ;
; 8.242 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[26] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 11.706     ;
; 8.265 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[26] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 11.683     ;
; 8.281 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[17] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.657     ;
; 8.304 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[17] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.634     ;
; 8.321 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[23] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 11.629     ;
; 8.334 ; Lab07_soc:m_lab7_soc|Lab07_soc_led:led|data_out[6]                        ; LEDG[6]                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.815     ; 6.851      ;
; 8.334 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[27] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 11.614     ;
; 8.342 ; Lab07_soc:m_lab7_soc|Lab07_soc_led:led|data_out[7]                        ; LEDG[7]                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.815     ; 6.843      ;
; 8.344 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[23] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 11.606     ;
; 8.347 ; Lab07_soc:m_lab7_soc|Lab07_soc_led:led|data_out[3]                        ; LEDG[3]                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.815     ; 6.838      ;
; 8.355 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[15] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.583     ;
; 8.357 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[27] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 11.591     ;
; 8.358 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[14] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.580     ;
; 8.365 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[25] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 11.583     ;
; 8.378 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[15] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.560     ;
; 8.381 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[14] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.557     ;
; 8.388 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[25] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 11.560     ;
; 8.414 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[20] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.073     ; 11.532     ;
; 8.437 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[20] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.073     ; 11.509     ;
; 8.454 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[26] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.078     ; 11.487     ;
; 8.455 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[26] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.078     ; 11.486     ;
; 8.493 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[17] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.088     ; 11.438     ;
; 8.494 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[17] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.088     ; 11.437     ;
; 8.498 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[19] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.073     ; 11.448     ;
; 8.502 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[11] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.436     ;
; 8.505 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[18] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.433     ;
; 8.512 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[13] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.426     ;
; 8.521 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[19] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.073     ; 11.425     ;
; 8.525 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[11] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.413     ;
; 8.528 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[18] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.410     ;
; 8.533 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[23] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 11.410     ;
; 8.534 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[23] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 11.409     ;
; 8.535 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[13] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.403     ;
; 8.546 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[27] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.078     ; 11.395     ;
; 8.547 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[27] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.078     ; 11.394     ;
; 8.567 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[15] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.088     ; 11.364     ;
; 8.568 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[15] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.088     ; 11.363     ;
; 8.570 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[21] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 11.369     ;
; 8.570 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[14] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.088     ; 11.361     ;
; 8.571 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[14] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.088     ; 11.360     ;
; 8.577 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[25] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.078     ; 11.364     ;
; 8.578 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[25] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.078     ; 11.363     ;
; 8.589 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[24] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 11.361     ;
; 8.612 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[24] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 11.338     ;
; 8.622 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[16] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.316     ;
; 8.626 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[20] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 11.313     ;
; 8.627 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[20] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 11.312     ;
; 8.629 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[28] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 11.319     ;
; 8.645 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[16] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 11.293     ;
; 8.652 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[28] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 11.296     ;
; 8.710 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[19] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 11.229     ;
; 8.711 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[19] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 11.228     ;
; 8.714 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[11] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.088     ; 11.217     ;
; 8.715 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[11] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.088     ; 11.216     ;
; 8.717 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[18] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.088     ; 11.214     ;
; 8.718 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[18] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.088     ; 11.213     ;
; 8.724 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[13] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.088     ; 11.207     ;
; 8.725 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[13] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.088     ; 11.206     ;
; 8.801 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[24] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 11.142     ;
; 8.802 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[24] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 11.141     ;
; 8.834 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[16] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.088     ; 11.097     ;
; 8.835 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[16] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.088     ; 11.096     ;
; 8.841 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[28] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.078     ; 11.100     ;
; 8.842 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[28] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.078     ; 11.099     ;
; 8.933 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[21] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 11.006     ;
; 8.993 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 10.956     ;
; 8.997 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 10.952     ;
; 9.011 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[22] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 10.928     ;
; 9.016 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 10.933     ;
; 9.020 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 10.929     ;
; 9.082 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|F_pc[22]         ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 10.868     ;
; 9.105 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|F_pc[22]         ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 10.845     ;
; 9.196 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|F_pc[19]         ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.073     ; 10.750     ;
; 9.205 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]  ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 10.737     ;
; 9.206 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 10.736     ;
; 9.209 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]  ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 10.733     ;
; 9.210 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 10.732     ;
; 9.219 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|F_pc[19]         ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.073     ; 10.727     ;
; 9.232 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_read           ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 10.701     ;
; 9.255 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_read           ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 10.678     ;
; 9.261 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[10] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 10.688     ;
; 9.284 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[10] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 10.665     ;
; 9.294 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|F_pc[22]         ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 10.649     ;
; 9.295 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|F_pc[22]         ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 10.648     ;
; 9.333 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|F_pc[21]         ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 10.617     ;
; 9.348 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[26] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.078     ; 10.593     ;
; 9.356 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|F_pc[21]         ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 10.594     ;
; 9.374 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[22] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 10.565     ;
+-------+---------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.599 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.113      ; 3.533      ;
; 47.383 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 2.790      ;
; 47.473 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 2.698      ;
; 47.519 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 2.644      ;
; 47.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 2.646      ;
; 47.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 2.594      ;
; 47.598 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 2.573      ;
; 47.611 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 2.554      ;
; 47.830 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 2.342      ;
; 47.897 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 2.274      ;
; 47.900 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 2.264      ;
; 48.140 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 2.031      ;
; 94.117 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.827      ;
; 94.384 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.573      ;
; 94.656 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.288      ;
; 94.748 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.208      ;
; 94.752 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.206      ;
; 94.961 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.996      ;
; 94.964 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[15]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.994      ;
; 94.966 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.991      ;
; 94.968 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.989      ;
; 94.968 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.989      ;
; 94.969 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.988      ;
; 94.969 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.988      ;
; 94.975 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.982      ;
; 95.025 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.932      ;
; 95.047 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.898      ;
; 95.072 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.866      ;
; 95.072 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.866      ;
; 95.072 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.866      ;
; 95.072 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.866      ;
; 95.072 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.866      ;
; 95.072 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.866      ;
; 95.072 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.866      ;
; 95.081 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.870      ;
; 95.081 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.870      ;
; 95.081 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.870      ;
; 95.081 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.870      ;
; 95.081 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.870      ;
; 95.081 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.870      ;
; 95.081 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.870      ;
; 95.084 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.860      ;
; 95.084 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.860      ;
; 95.084 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.860      ;
; 95.084 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.860      ;
; 95.084 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.860      ;
; 95.084 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.860      ;
; 95.084 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.860      ;
; 95.084 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.860      ;
; 95.084 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.860      ;
; 95.084 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.860      ;
; 95.084 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.860      ;
; 95.092 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.865      ;
; 95.092 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.865      ;
; 95.092 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.865      ;
; 95.104 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.853      ;
; 95.139 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[13]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.807      ;
; 95.145 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[35]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.812      ;
; 95.148 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.797      ;
; 95.168 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.776      ;
; 95.268 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.674      ;
; 95.271 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.672      ;
; 95.271 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[15]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.672      ;
; 95.273 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.669      ;
; 95.275 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.667      ;
; 95.275 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.667      ;
; 95.276 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.666      ;
; 95.276 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.666      ;
; 95.282 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.660      ;
; 95.332 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.610      ;
; 95.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.565      ;
; 95.388 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.548      ;
; 95.388 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.548      ;
; 95.388 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.548      ;
; 95.388 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.548      ;
; 95.388 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.548      ;
; 95.388 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.548      ;
; 95.388 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.548      ;
; 95.399 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.543      ;
; 95.399 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.543      ;
; 95.399 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.543      ;
; 95.410 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[15]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.535      ;
; 95.463 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[35]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.481      ;
; 95.480 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|DRsize.100 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.475      ;
; 95.480 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|DRsize.000 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.475      ;
; 95.480 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|DRsize.010 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.475      ;
; 95.497 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[35]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.459      ;
; 95.501 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.450      ;
; 95.532 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[13]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.427      ;
; 95.535 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[12]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.424      ;
; 95.548 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[10]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.411      ;
; 95.549 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[9]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.410      ;
; 95.550 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[14]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.409      ;
; 95.599 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[15]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.346      ;
; 95.622 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[11]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.324      ;
; 95.624 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.321      ;
; 95.627 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[15]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.319      ;
; 95.629 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.316      ;
; 95.631 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.314      ;
; 95.631 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.314      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                 ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.352 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                               ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                    ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_state.000000001                                                                                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_state.000000001                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|active_cs_n                                                                                                                                                                 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|active_cs_n                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|rd_address                                                                                        ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|rd_address                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entries[1]                                                                                        ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entries[1]                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|wr_address                                                                                        ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|wr_address                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                   ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                    ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                     ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[1]                                                                               ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[1]                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                      ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][19]                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][19]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[4]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[4]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[2]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[2]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                                 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                                 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                                                 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                                 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[9]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[9]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[1]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[1]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[0]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][50]                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][50]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][56]                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][56]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                    ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                    ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                    ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|init_done                                                                                                                                                                   ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|init_done                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_state.101                                                                                                                                                                 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_state.101                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_next.000                                                                                                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_next.000                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_next.101                                                                                                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_next.101                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_state.000                                                                                                                                                                 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_state.000                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_state.000100000                                                                                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_state.000100000                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_count[1]                                                                                                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_count[1]                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_next.010000000                                                                                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_next.010000000                                                                                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|refresh_request                                                                                                                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|refresh_request                                                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|ack_refresh_request                                                                                                                                                         ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|ack_refresh_request                                                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entries[0]                                                                                        ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entries[0]                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_count[2]                                                                                                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_count[2]                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_count[0]                                                                                                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_count[0]                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_count[1]                                                                                                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_count[1]                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_refs[2]                                                                                                                                                                   ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_refs[2]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_refs[1]                                                                                                                                                                   ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_refs[1]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_refs[0]                                                                                                                                                                   ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_refs[0]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.364 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.608      ;
; 0.393 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[28]                                                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|active_addr[10]                                                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.637      ;
; 0.394 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[32]                                                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|active_addr[14]                                                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.638      ;
; 0.394 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                   ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[16]                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.637      ;
; 0.394 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_refs[0]                                                                                                                                                                   ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_refs[1]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.637      ;
; 0.395 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[10]                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[7]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[6]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[3]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[2]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][87]                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][87]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][19]                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][19]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|endofpacket_reg                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][85]                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][85]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1     ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|rd_valid[1]                                                                                                                                                                 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|rd_valid[2]                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[12]                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[8]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[4]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[0]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][88]                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][88]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59]                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|rd_valid[0]                                                                                                                                                                 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|rd_valid[1]                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_next.101                                                                                                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_state.101                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_next.000                                                                                                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_state.000                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.397 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[9]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.641      ;
; 0.397 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                      ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.641      ;
; 0.398 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[15]                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.642      ;
; 0.398 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|rd_valid[0]                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.642      ;
; 0.400 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_count[2]                                                                                                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_state.111                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.643      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.352 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                      ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                   ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                     ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                     ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|read                                                                                                                                                                                                                                                                   ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|read                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                                                                                                                                                                                                                                                      ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                   ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|write                                                                                                                                                                                                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|write                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                                                                                                                              ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                                                                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                                                                                                                                                                                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_read                                                                                                                                                                                                                                                                                                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_read                                                                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                        ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                        ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                                               ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_nios2_oci_debug|jtag_break                                                                                                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_nios2_oci_debug|jtag_break                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|hbreak_pending                                                                                                                                                                                                                                                                                                                               ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|hbreak_pending                                                                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_nios2_oci_debug|break_on_reset                                                                                                                                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_nios2_oci_debug|break_on_reset                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_aligning_data                                                                                                                                                                                                                                                                                                                          ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_aligning_data                                                                                                                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                         ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                               ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                   ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_nios2_oci_debug|monitor_error                                                                                                                                                                        ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_nios2_oci_debug|monitor_error                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_nios2_oci_debug|resetlatch                                                                                                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_nios2_oci_debug|resetlatch                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_nios2_ocimem|jtag_ram_wr                                                                                                                                                                                ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_nios2_ocimem|jtag_ram_wr                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_avalon_reg:the_Lab07_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[13]                                                                                                                                                                    ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_avalon_reg:the_Lab07_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[13]                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_key:key|edge_capture[0]                                                                                                                                                                                                                                                                                                                                                ; Lab07_soc:m_lab7_soc|Lab07_soc_key:key|edge_capture[0]                                                                                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_key:key|edge_capture[1]                                                                                                                                                                                                                                                                                                                                                ; Lab07_soc:m_lab7_soc|Lab07_soc_key:key|edge_capture[1]                                                                                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                   ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_nios2_ocimem|jtag_rd                                                                                                                                                                                    ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_nios2_ocimem|jtag_rd                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                        ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                         ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                         ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                   ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                         ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                               ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                               ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_nios2_oci_debug|monitor_go                                                                                                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_nios2_oci_debug|monitor_go                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.363 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                      ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.608      ;
; 0.364 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                                                         ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.608      ;
; 0.365 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.608      ;
; 0.379 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr                                                    ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.624      ;
; 0.379 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                    ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.623      ;
; 0.381 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                         ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[1]                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.625      ;
; 0.383 ; Lab07_soc:m_lab7_soc|Lab07_soc_key:key|d2_data_in[1]                                                                                                                                                                                                                                                                                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_key:key|edge_capture[1]                                                                                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.627      ;
; 0.386 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                   ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.630      ;
; 0.386 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                   ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.630      ;
; 0.387 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                          ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_nios2_oci_debug|jtag_break                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.631      ;
; 0.388 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                               ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.632      ;
; 0.395 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                    ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                     ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                    ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                         ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram_pll:sdram_pll|Lab07_soc_sdram_pll_stdsync_sv6:stdsync2|Lab07_soc_sdram_pll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                                                                                                                                                                        ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram_pll:sdram_pll|Lab07_soc_sdram_pll_stdsync_sv6:stdsync2|Lab07_soc_sdram_pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[13]                                                                                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; Lab07_soc:m_lab7_soc|Lab07_soc_key:key|edge_capture[0]                                                                                                                                                                                                                                                                                                                                                ; Lab07_soc:m_lab7_soc|Lab07_soc_key:key|readdata[0]                                                                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                    ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                    ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                   ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|saved_grant[1]                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.640      ;
; 0.397 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[17]                                                                                                                                                                                                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[17]                                                                                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.641      ;
; 0.397 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.642      ;
; 0.397 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.641      ;
; 0.397 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram_pll:sdram_pll|Lab07_soc_sdram_pll_stdsync_sv6:stdsync2|Lab07_soc_sdram_pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                                                                                                                                                                        ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram_pll:sdram_pll|Lab07_soc_sdram_pll_stdsync_sv6:stdsync2|Lab07_soc_sdram_pll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.641      ;
; 0.398 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[18]                                                                                                                                                                                                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[18]                                                                                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                     ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.642      ;
; 0.398 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.642      ;
; 0.400 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.644      ;
; 0.402 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                               ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.646      ;
; 0.402 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk|jxuir                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.646      ;
; 0.402 ; Lab07_soc:m_lab7_soc|Lab07_soc_key:key|d1_data_in[0]                                                                                                                                                                                                                                                                                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_key:key|edge_capture[0]                                                                                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.646      ;
; 0.403 ; Lab07_soc:m_lab7_soc|Lab07_soc_key:key|d1_data_in[0]                                                                                                                                                                                                                                                                                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_key:key|d2_data_in[0]                                                                                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.647      ;
; 0.403 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                          ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_nios2_oci_debug|resetlatch                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.647      ;
; 0.406 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.650      ;
; 0.407 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.651      ;
; 0.408 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.652      ;
; 0.408 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                         ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.652      ;
; 0.409 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_estatus_reg                                                                                                                                                                                                                                                                                                                                ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[0]                                                                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.653      ;
; 0.413 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                    ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.657      ;
; 0.414 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_nios2_oci_debug|monitor_error                                                                                                                                                                        ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|readdata[0]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.658      ;
; 0.415 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_writedata[27]                                                                                                                                                                                                                                                                                                                              ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|writedata[27]                                                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_writedata[29]                                                                                                                                                                                                                                                                                                                              ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|writedata[29]                                                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.659      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.365 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.623      ;
; 0.386 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.629      ;
; 0.388 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.631      ;
; 0.393 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.635      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.399 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.642      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.644      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.645      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.647      ;
; 0.409 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.651      ;
; 0.409 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.651      ;
; 0.410 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.652      ;
; 0.412 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.654      ;
; 0.415 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.659      ;
; 0.416 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.658      ;
; 0.416 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[37]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.660      ;
; 0.417 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.661      ;
; 0.418 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.662      ;
; 0.418 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[13]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.661      ;
; 0.422 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.664      ;
; 0.425 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.667      ;
; 0.508 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.750      ;
; 0.510 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.753      ;
; 0.514 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[10]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.757      ;
; 0.514 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[9]                                                        ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.757      ;
; 0.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.762      ;
; 0.521 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.763      ;
; 0.527 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[5]                                                        ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.770      ;
; 0.530 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[12]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.773      ;
; 0.530 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[3]                                                        ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.773      ;
; 0.537 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.779      ;
; 0.538 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.780      ;
; 0.545 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.787      ;
; 0.545 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.787      ;
; 0.548 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.791      ;
; 0.549 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.791      ;
; 0.549 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.792      ;
; 0.550 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.793      ;
; 0.551 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.795      ;
; 0.553 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                        ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.796      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.796      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.797      ;
; 0.555 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.798      ;
; 0.556 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.798      ;
; 0.557 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.799      ;
; 0.558 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.800      ;
; 0.558 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.800      ;
; 0.558 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.800      ;
; 0.559 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.801      ;
; 0.559 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.803      ;
; 0.560 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.804      ;
; 0.569 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.813      ;
; 0.569 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|DRsize.100                                                   ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.813      ;
; 0.570 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.813      ;
; 0.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.818      ;
; 0.587 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.830      ;
; 0.588 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.830      ;
; 0.589 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[14]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.832      ;
; 0.607 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.849      ;
; 0.607 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.851      ;
; 0.607 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.851      ;
; 0.608 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.851      ;
; 0.609 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.851      ;
; 0.611 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.853      ;
; 0.612 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.855      ;
; 0.613 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.855      ;
; 0.614 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.856      ;
; 0.616 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.859      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                                                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 13.998 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[3]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.125     ; 5.786      ;
; 13.998 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|za_data[0]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.239     ; 5.663      ;
; 14.004 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|za_data[4]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.194     ; 5.702      ;
; 14.004 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|za_data[2]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.194     ; 5.702      ;
; 14.004 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|za_data[6]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.197     ; 5.699      ;
; 14.004 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|za_data[5]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.197     ; 5.699      ;
; 14.005 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|za_data[12]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.200     ; 5.695      ;
; 14.005 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|za_data[15]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.212     ; 5.683      ;
; 14.005 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|za_data[10]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.200     ; 5.695      ;
; 14.005 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|za_data[8]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.212     ; 5.683      ;
; 14.005 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|za_data[9]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.212     ; 5.683      ;
; 14.005 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|za_data[7]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.186     ; 5.709      ;
; 14.005 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|za_data[3]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.208     ; 5.687      ;
; 14.010 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|za_data[14]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.239     ; 5.651      ;
; 14.012 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|za_data[11]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.252     ; 5.636      ;
; 14.013 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[4]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.145     ; 5.751      ;
; 14.013 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[1]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.145     ; 5.751      ;
; 14.014 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[0]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.132     ; 5.763      ;
; 14.014 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[9]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.132     ; 5.763      ;
; 14.014 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[8]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.126     ; 5.769      ;
; 14.014 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[6]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.126     ; 5.769      ;
; 14.015 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_dqm[1]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 5.756      ;
; 14.015 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[5]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.120     ; 5.774      ;
; 14.015 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[12]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.120     ; 5.774      ;
; 14.016 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[11]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.115     ; 5.778      ;
; 14.018 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|za_data[1]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.205     ; 5.677      ;
; 14.020 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[6]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.090     ; 5.799      ;
; 14.020 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[5]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.090     ; 5.799      ;
; 14.020 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[4]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 5.802      ;
; 14.020 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[2]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 5.802      ;
; 14.021 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[15]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.105     ; 5.783      ;
; 14.021 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[12]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.093     ; 5.795      ;
; 14.021 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[10]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.093     ; 5.795      ;
; 14.021 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[9]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.105     ; 5.783      ;
; 14.021 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[8]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.105     ; 5.783      ;
; 14.021 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[7]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.079     ; 5.809      ;
; 14.021 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[3]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.101     ; 5.787      ;
; 14.021 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[0]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.079     ; 5.809      ;
; 14.022 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_dqm[0]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.086     ; 5.801      ;
; 14.023 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|za_data[13]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.227     ; 5.650      ;
; 14.024 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[10]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 5.804      ;
; 14.024 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_bank[1]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.080     ; 5.805      ;
; 14.026 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[14]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.132     ; 5.751      ;
; 14.028 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[11]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.145     ; 5.736      ;
; 14.030 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[7]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.111     ; 5.768      ;
; 14.034 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[1]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.098     ; 5.777      ;
; 14.039 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[13]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.120     ; 5.750      ;
; 14.042 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[2]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.152     ; 5.715      ;
; 14.042 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_bank[0]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.152     ; 5.715      ;
; 14.120 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 5.832      ;
; 14.120 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 5.832      ;
; 14.120 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 5.832      ;
; 14.120 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 5.832      ;
; 14.120 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 5.832      ;
; 14.120 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 5.832      ;
; 14.120 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 5.832      ;
; 14.120 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 5.832      ;
; 14.120 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 5.832      ;
; 14.225 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.144     ; 5.510      ;
; 14.231 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_2                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.099     ; 5.549      ;
; 14.231 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_4                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.099     ; 5.549      ;
; 14.231 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_5                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.102     ; 5.546      ;
; 14.231 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_6                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.102     ; 5.546      ;
; 14.232 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_15                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.117     ; 5.530      ;
; 14.232 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_3                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.113     ; 5.534      ;
; 14.232 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_7                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.091     ; 5.556      ;
; 14.232 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_8                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.117     ; 5.530      ;
; 14.232 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_9                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.117     ; 5.530      ;
; 14.232 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_10                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.105     ; 5.542      ;
; 14.232 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_12                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.105     ; 5.542      ;
; 14.237 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_14                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.144     ; 5.498      ;
; 14.239 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_11                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 5.483      ;
; 14.245 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_1                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.110     ; 5.524      ;
; 14.250 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_13                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.132     ; 5.497      ;
; 14.261 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_cmd[0]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.152     ; 5.496      ;
; 14.264 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_cmd[1]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 5.507      ;
; 14.270 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_cmd[2]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.101     ; 5.538      ;
; 14.273 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_cmd[3]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.080     ; 5.556      ;
; 14.438 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.096     ; 5.485      ;
; 14.438 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.090     ; 5.491      ;
; 14.482 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.077     ; 5.460      ;
; 14.482 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[7]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 5.478      ;
; 14.482 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[6]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 5.478      ;
; 14.482 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[5]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 5.478      ;
; 14.482 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[4]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 5.478      ;
; 14.482 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[3]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 5.478      ;
; 14.482 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[2]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 5.478      ;
; 14.482 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[1]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 5.478      ;
; 14.482 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[0]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 5.478      ;
; 14.482 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[9]                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 5.472      ;
; 14.482 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[8]                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 5.472      ;
; 14.482 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[6]                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 5.472      ;
; 14.482 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[3]                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 5.472      ;
; 14.482 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_state.100000000                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 5.459      ;
; 14.482 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.077     ; 5.460      ;
; 14.482 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.077     ; 5.460      ;
; 14.482 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.077     ; 5.460      ;
; 14.482 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|rd_address                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 5.459      ;
; 14.482 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entries[1]                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.075     ; 5.462      ;
; 14.482 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[25]                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 5.472      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'main_clk_50'                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                              ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.127 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.097     ; 5.795      ;
; 14.127 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.097     ; 5.795      ;
; 14.127 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.097     ; 5.795      ;
; 14.127 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.097     ; 5.795      ;
; 14.127 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.097     ; 5.795      ;
; 14.127 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.097     ; 5.795      ;
; 14.127 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.097     ; 5.795      ;
; 14.127 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.097     ; 5.795      ;
; 14.127 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.097     ; 5.795      ;
; 14.128 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.107     ; 5.784      ;
; 14.128 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.107     ; 5.784      ;
; 14.128 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.107     ; 5.784      ;
; 14.128 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.107     ; 5.784      ;
; 14.128 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.107     ; 5.784      ;
; 14.128 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.107     ; 5.784      ;
; 14.152 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 5.771      ;
; 14.152 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 5.772      ;
; 14.152 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 5.772      ;
; 14.152 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 5.772      ;
; 14.152 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 5.771      ;
; 14.152 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.094     ; 5.773      ;
; 14.152 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.094     ; 5.773      ;
; 14.152 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.094     ; 5.773      ;
; 14.152 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.094     ; 5.773      ;
; 14.152 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.094     ; 5.773      ;
; 14.152 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.094     ; 5.773      ;
; 14.152 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.094     ; 5.773      ;
; 14.152 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 5.772      ;
; 14.152 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.094     ; 5.773      ;
; 14.152 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.094     ; 5.773      ;
; 14.152 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.094     ; 5.773      ;
; 14.152 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 5.772      ;
; 14.153 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 5.771      ;
; 14.153 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 5.774      ;
; 14.153 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 5.771      ;
; 14.153 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 5.771      ;
; 14.153 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 5.774      ;
; 14.153 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 5.774      ;
; 14.153 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 5.774      ;
; 14.153 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 5.771      ;
; 14.153 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.098     ; 5.768      ;
; 14.153 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 5.774      ;
; 14.153 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.104     ; 5.762      ;
; 14.153 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.104     ; 5.762      ;
; 14.153 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 5.771      ;
; 14.153 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 5.771      ;
; 14.153 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.098     ; 5.768      ;
; 14.153 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.098     ; 5.768      ;
; 14.153 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 5.770      ;
; 14.153 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 5.770      ;
; 14.153 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 5.774      ;
; 14.153 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 5.774      ;
; 14.153 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.098     ; 5.768      ;
; 14.153 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.098     ; 5.768      ;
; 14.153 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.098     ; 5.768      ;
; 14.153 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 5.770      ;
; 14.153 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 5.771      ;
; 14.159 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.101     ; 5.759      ;
; 14.159 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.101     ; 5.759      ;
; 14.159 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.101     ; 5.759      ;
; 14.159 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.101     ; 5.759      ;
; 14.159 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.101     ; 5.759      ;
; 14.159 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.101     ; 5.759      ;
; 14.159 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.100     ; 5.760      ;
; 14.159 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.100     ; 5.760      ;
; 14.159 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.100     ; 5.760      ;
; 14.159 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.100     ; 5.760      ;
; 14.159 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.100     ; 5.760      ;
; 14.159 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.100     ; 5.760      ;
; 14.159 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.100     ; 5.760      ;
; 14.159 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.100     ; 5.760      ;
; 14.159 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.100     ; 5.760      ;
; 14.489 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.106     ; 5.424      ;
; 14.489 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.106     ; 5.424      ;
; 14.489 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.106     ; 5.424      ;
; 14.489 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.106     ; 5.424      ;
; 14.489 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.106     ; 5.424      ;
; 14.489 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.106     ; 5.424      ;
; 14.489 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.106     ; 5.424      ;
; 14.489 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.106     ; 5.424      ;
; 14.490 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|saved_grant[1]                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.098     ; 5.431      ;
; 14.490 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.098     ; 5.431      ;
; 14.490 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.098     ; 5.431      ;
; 14.490 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.106     ; 5.423      ;
; 14.490 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_bstatus_reg                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 5.434      ;
; 14.490 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_status_reg_pie                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 5.434      ;
; 14.490 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_estatus_reg                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 5.434      ;
; 14.490 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 5.434      ;
; 14.490 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[6]                                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.106     ; 5.423      ;
; 14.490 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[7]                                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 5.421      ;
; 14.490 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data[7]                                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 5.421      ;
; 14.490 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[4]                                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.106     ; 5.423      ;
; 14.490 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[2]                                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.106     ; 5.423      ;
; 14.490 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[1]                                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.106     ; 5.423      ;
; 14.490 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[4]                                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.106     ; 5.423      ;
; 14.490 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[2]                                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.106     ; 5.423      ;
; 14.490 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[1]                                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.107     ; 5.422      ;
; 14.490 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[16]                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.097     ; 5.432      ;
; 14.490 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[17]                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.097     ; 5.432      ;
; 14.490 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[18]                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.097     ; 5.432      ;
+--------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.230 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 1.934      ;
; 97.791 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.158      ;
; 97.989 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.948      ;
; 98.016 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.924      ;
; 98.016 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.924      ;
; 98.016 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.924      ;
; 98.071 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.868      ;
; 98.071 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.868      ;
; 98.148 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.767      ;
; 98.148 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.767      ;
; 98.148 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.767      ;
; 98.148 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.767      ;
; 98.148 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.767      ;
; 98.148 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.767      ;
; 98.148 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.767      ;
; 98.148 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.767      ;
; 98.148 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.767      ;
; 98.148 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.767      ;
; 98.148 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.767      ;
; 98.148 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.767      ;
; 98.214 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.724      ;
; 98.214 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.724      ;
; 98.214 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.724      ;
; 98.214 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.724      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.353  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 1.628      ;
; 1.353  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 1.628      ;
; 1.353  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 1.628      ;
; 1.353  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 1.628      ;
; 1.397  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.649      ;
; 1.397  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.649      ;
; 1.397  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.649      ;
; 1.397  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.649      ;
; 1.397  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.649      ;
; 1.397  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.649      ;
; 1.397  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.649      ;
; 1.397  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.649      ;
; 1.397  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.649      ;
; 1.397  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.649      ;
; 1.397  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.649      ;
; 1.397  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.649      ;
; 1.515  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 1.791      ;
; 1.515  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 1.791      ;
; 1.561  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 1.838      ;
; 1.561  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 1.838      ;
; 1.561  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 1.838      ;
; 1.584  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 1.858      ;
; 1.775  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.018      ;
; 51.347 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.336      ; 1.854      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.808 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 5.074      ;
; 4.808 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 5.074      ;
; 4.808 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 5.074      ;
; 4.808 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 5.074      ;
; 4.808 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 5.074      ;
; 4.808 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 5.074      ;
; 4.808 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 5.074      ;
; 4.808 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 5.074      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[9]                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 5.076      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[27]                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 5.076      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[29]                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 5.076      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[31]                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 5.076      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[14]                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.094      ; 5.074      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[7]                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.093      ; 5.073      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[23]                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 5.075      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[24]                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 5.075      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[25]                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 5.075      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[28]                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.093      ; 5.073      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[30]                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.094      ; 5.074      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[8]                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.093      ; 5.073      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[12]                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.094      ; 5.074      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[3]                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 5.075      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[5]                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 5.075      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[7]                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 5.075      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[7]                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 5.075      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[0]                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 5.075      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[6]                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 5.075      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[5]                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 5.075      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[3]                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 5.075      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[0]                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 5.075      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[5]                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.093      ; 5.073      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[13]                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 5.072      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[4]                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 5.072      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[12]                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.094      ; 5.074      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[1]                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 5.076      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0]                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 5.076      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 5.076      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 5.076      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|packet_in_progress                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.094      ; 5.074      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[14]                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.094      ; 5.074      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[8]                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.093      ; 5.073      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[31]                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 5.076      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[30]                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.094      ; 5.074      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[29]                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 5.076      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[28]                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.093      ; 5.073      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[27]                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 5.076      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[25]                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 5.075      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[24]                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 5.075      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[23]                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 5.075      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[7]                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.093      ; 5.073      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[9]                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 5.076      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[16]                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 5.072      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[15]                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 5.072      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.094      ; 5.074      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.094      ; 5.074      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.093      ; 5.073      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 5.076      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.093      ; 5.073      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 5.075      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 5.075      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 5.075      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 5.076      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.093      ; 5.073      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 5.076      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.094      ; 5.074      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 5.076      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.094      ; 5.074      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.093      ; 5.073      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 5.076      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 5.075      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 5.072      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 5.076      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 5.076      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 5.075      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 5.075      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 5.072      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.094      ; 5.074      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 5.072      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.094      ; 5.074      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 5.076      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.093      ; 5.073      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_writedata[31]                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.094      ; 5.074      ;
; 4.809 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_writedata[26]                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.094      ; 5.074      ;
; 4.810 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|read_latency_shift_reg[0]                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 5.077      ;
; 4.810 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[1]                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 5.077      ;
; 4.810 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.097      ; 5.078      ;
; 4.810 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.097      ; 5.078      ;
; 4.810 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.097      ; 5.078      ;
; 4.810 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.097      ; 5.078      ;
; 4.810 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[0]                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 5.077      ;
; 4.810 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][68]                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 5.077      ;
; 4.810 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][68]                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 5.077      ;
; 4.810 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_read                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 5.077      ;
; 4.810 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[0]                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 5.077      ;
; 4.810 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[11]                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.094      ; 5.075      ;
; 4.810 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[15]                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.094      ; 5.075      ;
; 4.810 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[16]                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.094      ; 5.075      ;
; 4.810 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[10]                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.093      ; 5.074      ;
; 4.810 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[6]                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.093      ; 5.074      ;
; 4.810 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[17]                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.093      ; 5.074      ;
+-------+------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                                                                                                 ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 5.206      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 5.208      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 5.208      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 5.214      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 5.214      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 5.214      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 5.214      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 5.214      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 5.214      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 5.208      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 5.206      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 5.206      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 5.206      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 5.206      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 5.208      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 5.208      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 5.206      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 5.206      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 5.206      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 5.206      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 5.206      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 5.206      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 5.206      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 5.206      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 5.214      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 5.208      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 5.214      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 5.214      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 5.214      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 5.214      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 5.214      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 5.214      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 5.214      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 5.214      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 5.208      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 5.208      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 5.206      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 5.208      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.100      ; 5.215      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.100      ; 5.215      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 5.216      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 5.216      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.100      ; 5.215      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.100      ; 5.215      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 5.216      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 5.214      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 5.214      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.102      ; 5.217      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 5.216      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 5.214      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.100      ; 5.215      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 5.216      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.102      ; 5.217      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.100      ; 5.215      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.100      ; 5.215      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.100      ; 5.215      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.100      ; 5.215      ;
; 4.944 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.100      ; 5.215      ;
; 4.945 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[10]                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 5.192      ;
; 4.945 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[7]                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 5.192      ;
; 4.945 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[5]                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 5.192      ;
; 4.945 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[4]                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 5.192      ;
; 4.945 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[2]                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 5.192      ;
; 4.945 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26]                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 5.192      ;
; 4.945 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[14]                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 5.192      ;
; 4.945 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[13]                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 5.192      ;
; 4.945 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[0]                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 5.192      ;
; 4.945 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[18]                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 5.192      ;
; 4.945 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[21]                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 5.192      ;
; 4.945 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[16]                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 5.192      ;
; 4.945 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[1]                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 5.192      ;
; 4.945 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][87]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 5.193      ;
; 4.945 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][87]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 5.193      ;
; 4.945 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][19]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 5.193      ;
; 4.945 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][19]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 5.193      ;
; 4.945 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][88]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 5.194      ;
; 4.945 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][88]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 5.193      ;
; 4.945 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 5.214      ;
; 4.945 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 5.214      ;
; 4.945 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 5.207      ;
; 4.945 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 5.214      ;
; 4.945 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 5.214      ;
; 4.945 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 5.208      ;
; 4.945 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 5.214      ;
; 4.945 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 5.214      ;
; 4.945 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 5.214      ;
; 4.945 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 5.214      ;
; 4.945 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 5.214      ;
; 4.945 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 5.214      ;
; 4.945 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 5.207      ;
; 4.945 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 5.207      ;
; 4.945 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[4]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 5.208      ;
; 4.945 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[2]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 5.208      ;
; 4.945 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 5.208      ;
; 4.945 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 5.213      ;
; 4.945 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 5.208      ;
; 4.945 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 5.213      ;
; 4.945 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 5.208      ;
; 4.945 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 5.208      ;
; 4.945 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 5.208      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+-----------------+-------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock       ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+-----------------+-------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.646 ; 9.879        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_register_bank_a_module:Lab07_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_s2h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                               ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_register_bank_a_module:Lab07_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_s2h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                               ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_register_bank_a_module:Lab07_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_s2h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                     ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_register_bank_b_module:Lab07_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_t2h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                               ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_register_bank_a_module:Lab07_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_s2h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_nios2_ocimem|Lab07_soc_nios2_qsys_0_ociram_sp_ram_module:Lab07_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_f991:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_nios2_ocimem|Lab07_soc_nios2_qsys_0_ociram_sp_ram_module:Lab07_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_f991:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_nios2_ocimem|Lab07_soc_nios2_qsys_0_ociram_sp_ram_module:Lab07_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_f991:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_nios2_ocimem|Lab07_soc_nios2_qsys_0_ociram_sp_ram_module:Lab07_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_f991:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_register_bank_b_module:Lab07_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_t2h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                               ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_register_bank_b_module:Lab07_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_t2h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                     ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5qc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                            ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5qc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                                  ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5qc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                                                            ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5qc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                                                                                  ;
; 9.651 ; 9.884        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_nios2_ocimem|Lab07_soc_nios2_qsys_0_ociram_sp_ram_module:Lab07_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_f991:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 9.651 ; 9.884        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_nios2_ocimem|Lab07_soc_nios2_qsys_0_ociram_sp_ram_module:Lab07_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_f991:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.651 ; 9.884        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_nios2_ocimem|Lab07_soc_nios2_qsys_0_ociram_sp_ram_module:Lab07_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_f991:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 9.651 ; 9.884        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_nios2_ocimem|Lab07_soc_nios2_qsys_0_ociram_sp_ram_module:Lab07_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_f991:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 9.651 ; 9.884        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_register_bank_b_module:Lab07_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_t2h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ;
; 9.651 ; 9.884        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5qc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                                                                                             ;
; 9.651 ; 9.884        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5qc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                             ;
; 9.651 ; 9.884        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5qc1:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                                                                                                                                             ;
; 9.651 ; 9.884        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5qc1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                                                             ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                        ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                        ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                        ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                        ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                       ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                                                                                                                                                                                  ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                                                                                                                                                                                  ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                                                                                                                                                                                  ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                                                                                                                                                                                  ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                                                                                                                                                                                  ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                                                                                                                                                                                  ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                                                                                                                                                                                  ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                                  ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                      ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                                                                                                                                                                                          ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                    ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                      ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_alu_sub                                                                                                                                                                                                                                                                                                                   ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_invert_arith_src_msb                                                                                                                                                                                                                                                                                                      ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[0]                                                                                                                                                                                                                                                                                                       ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[1]                                                                                                                                                                                                                                                                                                       ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[26]                                                                                                                                                                                                                                                                                                      ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[27]                                                                                                                                                                                                                                                                                                      ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[28]                                                                                                                                                                                                                                                                                                      ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[29]                                                                                                                                                                                                                                                                                                      ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[2]                                                                                                                                                                                                                                                                                                       ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[30]                                                                                                                                                                                                                                                                                                      ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[31]                                                                                                                                                                                                                                                                                                      ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[3]                                                                                                                                                                                                                                                                                                       ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src1[0]                                                                                                                                                                                                                                                                                                                   ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src1[13]                                                                                                                                                                                                                                                                                                                  ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src1[1]                                                                                                                                                                                                                                                                                                                   ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src1[29]                                                                                                                                                                                                                                                                                                                  ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src1[30]                                                                                                                                                                                                                                                                                                                  ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src1[31]                                                                                                                                                                                                                                                                                                                  ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|F_pc[18]                                                                                                                                                                                                                                                                                                                    ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|F_pc[19]                                                                                                                                                                                                                                                                                                                    ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|R_ctrl_logic                                                                                                                                                                                                                                                                                                                ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|R_ctrl_unsigned_lo_imm16                                                                                                                                                                                                                                                                                                    ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[12]                                                                                                                                                                                                                                                                                                            ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[19]                                                                                                                                                                                                                                                                                                            ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[20]                                                                                                                                                                                                                                                                                                            ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[21]                                                                                                                                                                                                                                                                                                            ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[22]                                                                                                                                                                                                                                                                                                            ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[7]                                                                                                                                                                                                                                                                                                         ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data[7]                                                                                                                                                                                                                                                                                                         ;
; 9.777 ; 9.963        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                  ;
; 9.777 ; 9.963        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                  ;
; 9.777 ; 9.963        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|saved_grant[1]                                                                                                                                                                                                                                                    ;
; 9.777 ; 9.963        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                      ;
; 9.777 ; 9.963        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                      ;
; 9.777 ; 9.963        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                               ;
; 9.777 ; 9.963        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                               ;
; 9.777 ; 9.963        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                               ;
; 9.777 ; 9.963        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                               ;
; 9.777 ; 9.963        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                              ;
; 9.777 ; 9.963        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                              ;
; 9.777 ; 9.963        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                       ;
; 9.777 ; 9.963        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]                                                                                                                                                                                                  ;
; 9.777 ; 9.963        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                                                                                                                                                                                  ;
; 9.777 ; 9.963        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                                                                                                                                                                                  ;
; 9.777 ; 9.963        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                                                                                                                                                                                  ;
; 9.777 ; 9.963        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                                                                                                                                                                  ;
; 9.777 ; 9.963        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                                                  ;
; 9.777 ; 9.963        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                                                 ;
; 9.777 ; 9.963        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                        ;
; 9.777 ; 9.963        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[0]                                                                                                                                                                                                                                  ;
; 9.777 ; 9.963        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[1]                                                                                                                                                                                                                                  ;
; 9.777 ; 9.963        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                           ;
; 9.777 ; 9.963        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                      ;
; 9.777 ; 9.963        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[10]                                                                                                                                                                                                                                                                                                      ;
; 9.777 ; 9.963        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[11]                                                                                                                                                                                                                                                                                                      ;
; 9.777 ; 9.963        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[12]                                                                                                                                                                                                                                                                                                      ;
; 9.777 ; 9.963        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[13]                                                                                                                                                                                                                                                                                                      ;
; 9.777 ; 9.963        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[14]                                                                                                                                                                                                                                                                                                      ;
; 9.777 ; 9.963        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[15]                                                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+-------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[11]                                         ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[12]                                         ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[13]                                         ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[14]                                         ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[15]                                         ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[3]                                          ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[4]                                          ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[5]                                          ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~35                                                           ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~36                                                           ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~37                                                           ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~43                                                           ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~44                                                           ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~45                                                           ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~46                                                           ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~47                                                           ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11] ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13] ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15] ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16] ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]  ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]  ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]  ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]  ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[10]                                                    ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[11]                                                    ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[12]                                                    ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[6]                                                     ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[7]                                                     ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[8]                                                     ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[9]                                                     ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[10]                                                    ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[11]                                                    ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[12]                                                    ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[31]                                                    ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[32]                                                    ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[6]                                                     ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[7]                                                     ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[8]                                                     ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[9]                                                     ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|wr_address                                                     ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|active_addr[13]                                                                                                                          ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|active_addr[14]                                                                                                                          ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|active_cs_n                                                                                                                              ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|active_data[10]                                                                                                                          ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|active_data[11]                                                                                                                          ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|active_data[12]                                                                                                                          ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|active_data[8]                                                                                                                           ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|active_data[9]                                                                                                                           ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[10]~_Duplicate_1                                                                                                                  ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[11]~_Duplicate_1                                                                                                                  ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[12]~_Duplicate_1                                                                                                                  ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[8]~_Duplicate_1                                                                                                                   ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                                   ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_next.000001000                                                                                                                         ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_next.000010000                                                                                                                         ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_state.000000001                                                                                                                        ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_state.000000010                                                                                                                        ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_state.000000100                                                                                                                        ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~11                                                           ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~115                                                          ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~116                                                          ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~117                                                          ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~12                                                           ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~123                                                          ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~124                                                          ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~125                                                          ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~126                                                          ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~127                                                          ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~13                                                           ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~14                                                           ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~15                                                           ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~19                                                           ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~20                                                           ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~21                                                           ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~27                                                           ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~28                                                           ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~29                                                           ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~3                                                            ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~30                                                           ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~31                                                           ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~4                                                            ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~48                                                           ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~49                                                           ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~5                                                            ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~50                                                           ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~51                                                           ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~52                                                           ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~53                                                           ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~54                                                           ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~55                                                           ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~56                                                           ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~57                                                           ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~58                                                           ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~59                                                           ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~60                                                           ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~61                                                           ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~62                                                           ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~63                                                           ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.568 ; 49.786       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                   ;
; 49.609 ; 49.795       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                               ;
; 49.609 ; 49.795       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                       ;
; 49.609 ; 49.795       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                        ;
; 49.609 ; 49.795       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                        ;
; 49.609 ; 49.795       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                        ;
; 49.609 ; 49.795       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                        ;
; 49.609 ; 49.795       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                        ;
; 49.609 ; 49.795       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                        ;
; 49.609 ; 49.795       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                        ;
; 49.609 ; 49.795       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                        ;
; 49.609 ; 49.795       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                        ;
; 49.609 ; 49.795       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                        ;
; 49.609 ; 49.795       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                         ;
; 49.609 ; 49.795       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                    ;
; 49.609 ; 49.795       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                               ;
; 49.609 ; 49.795       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                               ;
; 49.609 ; 49.795       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                               ;
; 49.609 ; 49.795       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                               ;
; 49.609 ; 49.795       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                               ;
; 49.609 ; 49.795       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                   ;
; 49.609 ; 49.795       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                   ;
; 49.609 ; 49.795       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                   ;
; 49.609 ; 49.795       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                   ;
; 49.609 ; 49.795       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                   ;
; 49.609 ; 49.795       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                   ;
; 49.609 ; 49.795       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                    ;
; 49.609 ; 49.795       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                    ;
; 49.609 ; 49.795       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                    ;
; 49.609 ; 49.795       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                    ;
; 49.609 ; 49.795       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                    ;
; 49.609 ; 49.795       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                    ;
; 49.609 ; 49.795       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                    ;
; 49.609 ; 49.795       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                   ;
; 49.609 ; 49.795       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                   ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                    ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                    ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                    ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                    ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                         ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                         ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                         ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                         ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                                                            ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                                            ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                                                            ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                                                            ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                            ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                    ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                    ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                    ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                   ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                   ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                   ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                   ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[10]                                                       ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[11]                                                       ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[12]                                                       ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[13]                                                       ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[14]                                                       ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16]                                                       ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17]                                                       ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18]                                                       ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19]                                                       ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[1]                                                        ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20]                                                       ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21]                                                       ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22]                                                       ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                        ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[35]                                                       ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[3]                                                        ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[4]                                                        ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[5]                                                        ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[6]                                                        ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[8]                                                        ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[9]                                                        ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                         ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                                                         ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                           ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                           ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                    ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                    ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                  ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                  ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                  ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                    ;
; 49.612 ; 49.798       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[0]                                                        ;
; 49.612 ; 49.798       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[15]                                                       ;
; 49.612 ; 49.798       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23]                                                       ;
; 49.612 ; 49.798       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24]                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+--------------+-------------+-------+-------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+-------+-------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; 6.221 ; 6.580 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; 6.173 ; 6.532 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; 6.159 ; 6.518 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; 6.148 ; 6.507 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; 6.172 ; 6.531 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; 6.138 ; 6.497 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; 6.161 ; 6.520 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; 6.171 ; 6.530 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; 6.140 ; 6.499 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; 6.156 ; 6.515 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; 6.166 ; 6.525 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; 6.184 ; 6.543 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; 6.196 ; 6.555 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; 6.164 ; 6.523 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; 6.221 ; 6.580 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; 6.203 ; 6.562 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; 6.186 ; 6.545 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; KEY[*]       ; main_clk_50 ; 2.478 ; 2.757 ; Rise       ; main_clk_50                          ;
;  KEY[2]      ; main_clk_50 ; 2.478 ; 2.757 ; Rise       ; main_clk_50                          ;
;  KEY[3]      ; main_clk_50 ; 1.785 ; 2.037 ; Rise       ; main_clk_50                          ;
+--------------+-------------+-------+-------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+--------------+-------------+--------+--------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+--------+--------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; -5.490 ; -5.838 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; -5.527 ; -5.875 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; -5.511 ; -5.859 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; -5.500 ; -5.848 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; -5.524 ; -5.872 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; -5.490 ; -5.838 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; -5.514 ; -5.862 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; -5.524 ; -5.872 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; -5.492 ; -5.840 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; -5.509 ; -5.857 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; -5.519 ; -5.867 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; -5.537 ; -5.885 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; -5.551 ; -5.899 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; -5.517 ; -5.865 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; -5.575 ; -5.923 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; -5.557 ; -5.905 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; -5.539 ; -5.887 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; KEY[*]       ; main_clk_50 ; -1.359 ; -1.591 ; Rise       ; main_clk_50                          ;
;  KEY[2]      ; main_clk_50 ; -1.907 ; -2.186 ; Rise       ; main_clk_50                          ;
;  KEY[3]      ; main_clk_50 ; -1.359 ; -1.591 ; Rise       ; main_clk_50                          ;
+--------------+-------------+--------+--------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                              ;
+----------------+-------------+--------+--------+------------+--------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+----------------+-------------+--------+--------+------------+--------------------------------------+
; DRAM_ADDR[*]   ; main_clk_50 ; 0.803  ; 0.692  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 0.790  ; 0.679  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 0.721  ; 0.610  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 0.608  ; 0.520  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 0.803  ; 0.692  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 0.731  ; 0.620  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 0.747  ; 0.636  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 0.645  ; 0.557  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 0.671  ; 0.583  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 0.751  ; 0.640  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 0.745  ; 0.634  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10] ; main_clk_50 ; 0.692  ; 0.604  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11] ; main_clk_50 ; 0.773  ; 0.662  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12] ; main_clk_50 ; 0.757  ; 0.646  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]     ; main_clk_50 ; 0.789  ; 0.678  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]    ; main_clk_50 ; 0.618  ; 0.530  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]    ; main_clk_50 ; 0.789  ; 0.678  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N     ; main_clk_50 ; 0.738  ; 0.627  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N      ; main_clk_50 ; 0.809  ; 0.698  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]     ; main_clk_50 ; 0.845  ; 0.734  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]    ; main_clk_50 ; 0.755  ; 0.644  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]    ; main_clk_50 ; 0.811  ; 0.700  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]    ; main_clk_50 ; 0.822  ; 0.711  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]    ; main_clk_50 ; 0.818  ; 0.707  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]    ; main_clk_50 ; 0.812  ; 0.701  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]    ; main_clk_50 ; 0.828  ; 0.717  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]    ; main_clk_50 ; 0.838  ; 0.727  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]    ; main_clk_50 ; 0.830  ; 0.719  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]    ; main_clk_50 ; 0.793  ; 0.682  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]    ; main_clk_50 ; 0.803  ; 0.692  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]   ; main_clk_50 ; 0.845  ; 0.734  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]   ; main_clk_50 ; 0.751  ; 0.640  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]   ; main_clk_50 ; 0.825  ; 0.714  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]   ; main_clk_50 ; 0.827  ; 0.716  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]   ; main_clk_50 ; 0.679  ; 0.591  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]   ; main_clk_50 ; 0.823  ; 0.712  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQM[*]    ; main_clk_50 ; 0.823  ; 0.712  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[0]   ; main_clk_50 ; 0.823  ; 0.712  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[1]   ; main_clk_50 ; 0.748  ; 0.637  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N     ; main_clk_50 ; 0.768  ; 0.657  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N      ; main_clk_50 ; 0.734  ; 0.623  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK       ; main_clk_50 ; -2.173 ;        ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK       ; main_clk_50 ;        ; -2.172 ; Fall       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ;
; LEDG[*]        ; main_clk_50 ; 10.459 ; 10.252 ; Rise       ; main_clk_50                          ;
;  LEDG[0]       ; main_clk_50 ; 10.316 ; 10.199 ; Rise       ; main_clk_50                          ;
;  LEDG[1]       ; main_clk_50 ; 10.459 ; 10.252 ; Rise       ; main_clk_50                          ;
;  LEDG[2]       ; main_clk_50 ; 10.450 ; 10.132 ; Rise       ; main_clk_50                          ;
;  LEDG[3]       ; main_clk_50 ; 9.653  ; 9.494  ; Rise       ; main_clk_50                          ;
;  LEDG[4]       ; main_clk_50 ; 7.691  ; 7.710  ; Rise       ; main_clk_50                          ;
;  LEDG[5]       ; main_clk_50 ; 9.798  ; 9.568  ; Rise       ; main_clk_50                          ;
;  LEDG[6]       ; main_clk_50 ; 9.666  ; 9.431  ; Rise       ; main_clk_50                          ;
;  LEDG[7]       ; main_clk_50 ; 9.658  ; 9.503  ; Rise       ; main_clk_50                          ;
+----------------+-------------+--------+--------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                      ;
+----------------+-------------+--------+--------+------------+--------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+----------------+-------------+--------+--------+------------+--------------------------------------+
; DRAM_ADDR[*]   ; main_clk_50 ; 0.154  ; 0.068  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 0.333  ; 0.224  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 0.267  ; 0.158  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 0.154  ; 0.068  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 0.347  ; 0.238  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 0.277  ; 0.168  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 0.292  ; 0.183  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 0.190  ; 0.104  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 0.215  ; 0.129  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 0.296  ; 0.187  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 0.290  ; 0.181  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10] ; main_clk_50 ; 0.235  ; 0.149  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11] ; main_clk_50 ; 0.317  ; 0.208  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12] ; main_clk_50 ; 0.302  ; 0.193  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]     ; main_clk_50 ; 0.164  ; 0.078  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]    ; main_clk_50 ; 0.164  ; 0.078  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]    ; main_clk_50 ; 0.332  ; 0.223  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N     ; main_clk_50 ; 0.284  ; 0.175  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N      ; main_clk_50 ; 0.352  ; 0.243  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]     ; main_clk_50 ; 0.224  ; 0.138  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]    ; main_clk_50 ; 0.300  ; 0.191  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]    ; main_clk_50 ; 0.354  ; 0.245  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]    ; main_clk_50 ; 0.365  ; 0.256  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]    ; main_clk_50 ; 0.361  ; 0.252  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]    ; main_clk_50 ; 0.355  ; 0.246  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]    ; main_clk_50 ; 0.372  ; 0.263  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]    ; main_clk_50 ; 0.382  ; 0.273  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]    ; main_clk_50 ; 0.373  ; 0.264  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]    ; main_clk_50 ; 0.337  ; 0.228  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]    ; main_clk_50 ; 0.347  ; 0.238  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]   ; main_clk_50 ; 0.389  ; 0.280  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]   ; main_clk_50 ; 0.297  ; 0.188  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]   ; main_clk_50 ; 0.369  ; 0.260  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]   ; main_clk_50 ; 0.372  ; 0.263  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]   ; main_clk_50 ; 0.224  ; 0.138  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]   ; main_clk_50 ; 0.367  ; 0.258  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQM[*]    ; main_clk_50 ; 0.294  ; 0.185  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[0]   ; main_clk_50 ; 0.366  ; 0.257  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[1]   ; main_clk_50 ; 0.294  ; 0.185  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N     ; main_clk_50 ; 0.311  ; 0.202  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N      ; main_clk_50 ; 0.280  ; 0.171  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK       ; main_clk_50 ; -2.596 ;        ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK       ; main_clk_50 ;        ; -2.596 ; Fall       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ;
; LEDG[*]        ; main_clk_50 ; 7.410  ; 7.427  ; Rise       ; main_clk_50                          ;
;  LEDG[0]       ; main_clk_50 ; 9.928  ; 9.815  ; Rise       ; main_clk_50                          ;
;  LEDG[1]       ; main_clk_50 ; 10.066 ; 9.866  ; Rise       ; main_clk_50                          ;
;  LEDG[2]       ; main_clk_50 ; 10.059 ; 9.753  ; Rise       ; main_clk_50                          ;
;  LEDG[3]       ; main_clk_50 ; 9.295  ; 9.141  ; Rise       ; main_clk_50                          ;
;  LEDG[4]       ; main_clk_50 ; 7.410  ; 7.427  ; Rise       ; main_clk_50                          ;
;  LEDG[5]       ; main_clk_50 ; 9.434  ; 9.212  ; Rise       ; main_clk_50                          ;
;  LEDG[6]       ; main_clk_50 ; 9.306  ; 9.079  ; Rise       ; main_clk_50                          ;
;  LEDG[7]       ; main_clk_50 ; 9.299  ; 9.150  ; Rise       ; main_clk_50                          ;
+----------------+-------------+--------+--------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                            ;
+--------------+-------------+-------+-------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+-------+-------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; 0.459 ; 0.335 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; 0.564 ; 0.407 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; 0.600 ; 0.443 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; 0.611 ; 0.454 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; 0.597 ; 0.440 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; 0.611 ; 0.454 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; 0.607 ; 0.450 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; 0.607 ; 0.450 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; 0.619 ; 0.462 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; 0.592 ; 0.435 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; 0.592 ; 0.435 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; 0.604 ; 0.447 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; 0.550 ; 0.393 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; 0.604 ; 0.447 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; 0.576 ; 0.419 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; 0.459 ; 0.335 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; 0.592 ; 0.435 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
+--------------+-------------+-------+-------+------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                     ;
+--------------+-------------+-------+--------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall   ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+-------+--------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; 0.010 ; -0.111 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; 0.115 ; -0.039 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; 0.149 ; -0.005 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; 0.160 ; 0.006  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; 0.146 ; -0.008 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; 0.160 ; 0.006  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; 0.157 ; 0.003  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; 0.157 ; 0.003  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; 0.168 ; 0.014  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; 0.142 ; -0.012 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; 0.142 ; -0.012 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; 0.154 ; 0.000  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; 0.102 ; -0.052 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; 0.154 ; 0.000  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; 0.127 ; -0.027 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; 0.010 ; -0.111 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; 0.142 ; -0.012 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
+--------------+-------------+-------+--------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                   ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; 0.402     ; 0.526     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; 0.474     ; 0.631     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; 0.510     ; 0.667     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; 0.521     ; 0.678     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; 0.507     ; 0.664     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; 0.521     ; 0.678     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; 0.517     ; 0.674     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; 0.517     ; 0.674     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; 0.529     ; 0.686     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; 0.502     ; 0.659     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; 0.502     ; 0.659     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; 0.514     ; 0.671     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; 0.460     ; 0.617     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; 0.514     ; 0.671     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; 0.486     ; 0.643     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; 0.402     ; 0.526     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; 0.502     ; 0.659     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                           ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; -0.047    ; 0.074     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; 0.025     ; 0.179     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; 0.059     ; 0.213     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; 0.070     ; 0.224     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; 0.056     ; 0.210     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; 0.070     ; 0.224     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; 0.067     ; 0.221     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; 0.067     ; 0.221     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; 0.078     ; 0.232     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; 0.052     ; 0.206     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; 0.052     ; 0.206     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; 0.064     ; 0.218     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; 0.012     ; 0.166     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; 0.064     ; 0.218     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; 0.037     ; 0.191     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; -0.047    ; 0.074     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; 0.052     ; 0.206     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 13
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 33.737 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                            ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 5.328  ; 0.000         ;
; main_clk_50                          ; 11.677 ; 0.000         ;
; altera_reserved_tck                  ; 48.236 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                            ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; main_clk_50                          ; 0.180 ; 0.000         ;
; altera_reserved_tck                  ; 0.181 ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.181 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                         ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 16.390 ; 0.000         ;
; main_clk_50                          ; 16.501 ; 0.000         ;
; altera_reserved_tck                  ; 49.175 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                         ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; altera_reserved_tck                  ; 0.705 ; 0.000         ;
; main_clk_50                          ; 2.765 ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 2.785 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary              ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; main_clk_50                          ; 9.374  ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 9.779  ; 0.000         ;
; altera_reserved_tck                  ; 49.475 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                     ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 5.328  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1]                                                                                             ; DRAM_CLK                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 10.000       ; 0.000      ; 2.672      ;
; 13.441 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[10]                                                                            ; DRAM_DQ[10]                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.344     ; 2.215      ;
; 13.447 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[6]                                                                             ; DRAM_DQ[6]                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.348     ; 2.205      ;
; 13.455 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[13]                                                                            ; DRAM_DQ[13]                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.320     ; 2.225      ;
; 13.456 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[7]                                                                             ; DRAM_DQ[7]                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.359     ; 2.185      ;
; 13.457 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[5]                                                                             ; DRAM_DQ[5]                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.348     ; 2.195      ;
; 13.461 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_dqm[0]                                                                              ; DRAM_DQM[0]                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.354     ; 2.185      ;
; 13.461 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[12]                                                                            ; DRAM_DQ[12]                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.344     ; 2.195      ;
; 13.464 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[15]                                                                            ; DRAM_DQ[15]                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.331     ; 2.205      ;
; 13.464 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[2]                                                                             ; DRAM_DQ[2]                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.351     ; 2.185      ;
; 13.468 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[3]                                                                             ; DRAM_DQ[3]                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.337     ; 2.195      ;
; 13.474 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[4]                                                                             ; DRAM_DQ[4]                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.351     ; 2.175      ;
; 13.474 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[1]                                                                             ; DRAM_DQ[1]                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.341     ; 2.185      ;
; 13.475 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[3]                                                                             ; DRAM_ADDR[3]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.340     ; 2.185      ;
; 13.477 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_cmd[3]                                                                              ; DRAM_CS_N                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.358     ; 2.165      ;
; 13.484 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[9]                                                                             ; DRAM_DQ[9]                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.331     ; 2.185      ;
; 13.494 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[8]                                                                             ; DRAM_DQ[8]                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.331     ; 2.175      ;
; 13.496 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[0]                                                                             ; DRAM_ADDR[0]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.359     ; 2.145      ;
; 13.497 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_bank[1]                                                                             ; DRAM_BA[1]                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.358     ; 2.145      ;
; 13.510 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[11]                                                                            ; DRAM_ADDR[11]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.325     ; 2.165      ;
; 13.518 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_cmd[2]                                                                              ; DRAM_RAS_N                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.337     ; 2.145      ;
; 13.525 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[12]                                                                            ; DRAM_ADDR[12]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.320     ; 2.155      ;
; 13.525 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[0]                                                                             ; DRAM_DQ[0]                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.310     ; 2.165      ;
; 13.529 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[11]                                                                            ; DRAM_DQ[11]                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.296     ; 2.175      ;
; 13.530 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[8]                                                                             ; DRAM_ADDR[8]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.315     ; 2.155      ;
; 13.532 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_dqm[1]                                                                              ; DRAM_DQM[1]                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.303     ; 2.165      ;
; 13.535 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[9]                                                                             ; DRAM_ADDR[9]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.310     ; 2.155      ;
; 13.535 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[5]                                                                             ; DRAM_ADDR[5]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.320     ; 2.145      ;
; 13.542 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_cmd[1]                                                                              ; DRAM_CAS_N                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.303     ; 2.155      ;
; 13.543 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[10]                                                                            ; DRAM_ADDR[10]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.356     ; 2.101      ;
; 13.547 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_cmd[0]                                                                              ; DRAM_WE_N                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.288     ; 2.165      ;
; 13.549 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[14]                                                                            ; DRAM_DQ[14]                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.310     ; 2.141      ;
; 13.549 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[4]                                                                             ; DRAM_ADDR[4]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.296     ; 2.155      ;
; 13.558 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[7]                                                                             ; DRAM_ADDR[7]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.331     ; 2.111      ;
; 13.559 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[1]                                                                             ; DRAM_ADDR[1]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.296     ; 2.145      ;
; 13.559 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_7                                                                       ; DRAM_DQ[7]                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.351     ; 2.090      ;
; 13.567 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_2                                                                       ; DRAM_DQ[2]                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.343     ; 2.090      ;
; 13.567 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_4                                                                       ; DRAM_DQ[4]                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.343     ; 2.090      ;
; 13.570 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_6                                                                       ; DRAM_DQ[6]                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.340     ; 2.090      ;
; 13.570 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_5                                                                       ; DRAM_DQ[5]                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.340     ; 2.090      ;
; 13.574 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_10                                                                      ; DRAM_DQ[10]                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.336     ; 2.090      ;
; 13.574 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_12                                                                      ; DRAM_DQ[12]                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.336     ; 2.090      ;
; 13.577 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_1                                                                       ; DRAM_DQ[1]                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.333     ; 2.090      ;
; 13.581 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_3                                                                       ; DRAM_DQ[3]                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.329     ; 2.090      ;
; 13.584 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[6]                                                                             ; DRAM_ADDR[6]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.315     ; 2.101      ;
; 13.587 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_15                                                                      ; DRAM_DQ[15]                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.323     ; 2.090      ;
; 13.587 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_9                                                                       ; DRAM_DQ[9]                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.323     ; 2.090      ;
; 13.587 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_8                                                                       ; DRAM_DQ[8]                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.323     ; 2.090      ;
; 13.598 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_13                                                                      ; DRAM_DQ[13]                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.312     ; 2.090      ;
; 13.608 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe                                                                                    ; DRAM_DQ[0]                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.302     ; 2.090      ;
; 13.611 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_bank[0]                                                                             ; DRAM_BA[0]                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.288     ; 2.101      ;
; 13.621 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[2]                                                                             ; DRAM_ADDR[2]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.288     ; 2.091      ;
; 13.622 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_11                                                                      ; DRAM_DQ[11]                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.288     ; 2.090      ;
; 13.663 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_14                                                                      ; DRAM_DQ[14]                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.302     ; 2.035      ;
; 13.747 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_5  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 6.139      ;
; 13.747 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_6  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 6.139      ;
; 13.749 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_10 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 6.134      ;
; 13.749 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_12 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 6.134      ;
; 13.778 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_5  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.061     ; 6.109      ;
; 13.778 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_6  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.061     ; 6.109      ;
; 13.780 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_10 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.064     ; 6.104      ;
; 13.780 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_12 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.064     ; 6.104      ;
; 13.850 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[39] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_5  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 6.033      ;
; 13.850 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[39] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_6  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 6.033      ;
; 13.852 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[39] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_10 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.068     ; 6.028      ;
; 13.852 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[39] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_12 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.068     ; 6.028      ;
; 13.854 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_3  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.072     ; 6.022      ;
; 13.862 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|rd_address  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_5  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 6.035      ;
; 13.862 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|rd_address  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_6  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 6.035      ;
; 13.864 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|rd_address  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_10 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.054     ; 6.030      ;
; 13.864 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|rd_address  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_12 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.054     ; 6.030      ;
; 13.874 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_15 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 5.996      ;
; 13.874 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_8  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 5.996      ;
; 13.874 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_9  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 5.996      ;
; 13.876 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_1  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.068     ; 6.004      ;
; 13.881 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[33] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_5  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 6.005      ;
; 13.881 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[33] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_6  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 6.005      ;
; 13.883 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[33] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_10 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 6.000      ;
; 13.883 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[33] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_12 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 6.000      ;
; 13.885 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_3  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 5.992      ;
; 13.905 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_15 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.077     ; 5.966      ;
; 13.905 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_8  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.077     ; 5.966      ;
; 13.905 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_9  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.077     ; 5.966      ;
; 13.907 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_1  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 5.974      ;
; 13.956 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_2  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 5.934      ;
; 13.956 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_4  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 5.934      ;
; 13.957 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[39] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_3  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.075     ; 5.916      ;
; 13.969 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|rd_address  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_3  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.061     ; 5.918      ;
; 13.973 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_7  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.052     ; 5.923      ;
; 13.977 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[39] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_15 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 5.890      ;
; 13.977 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[39] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_8  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 5.890      ;
; 13.977 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[39] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_9  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 5.890      ;
; 13.979 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[39] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_1  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 5.898      ;
; 13.987 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_2  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 5.904      ;
; 13.987 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[34] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_4  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 5.904      ;
; 13.988 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_0[33] ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_3  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.072     ; 5.888      ;
; 13.989 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|rd_address  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_15 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 5.892      ;
; 13.989 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|rd_address  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_8  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 5.892      ;
; 13.989 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|rd_address  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_9  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 5.892      ;
; 13.991 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|rd_address  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_1  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 5.900      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'main_clk_50'                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                 ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.677 ; Lab07_soc:m_lab7_soc|Lab07_soc_led:led|data_out[1]                        ; LEDG[1]                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.663     ; 4.660      ;
; 11.724 ; Lab07_soc:m_lab7_soc|Lab07_soc_led:led|data_out[0]                        ; LEDG[0]                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.663     ; 4.613      ;
; 11.745 ; Lab07_soc:m_lab7_soc|Lab07_soc_led:led|data_out[2]                        ; LEDG[2]                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.663     ; 4.592      ;
; 12.093 ; Lab07_soc:m_lab7_soc|Lab07_soc_led:led|data_out[5]                        ; LEDG[5]                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.663     ; 4.244      ;
; 12.132 ; Lab07_soc:m_lab7_soc|Lab07_soc_led:led|data_out[7]                        ; LEDG[7]                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.663     ; 4.205      ;
; 12.136 ; Lab07_soc:m_lab7_soc|Lab07_soc_led:led|data_out[3]                        ; LEDG[3]                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.663     ; 4.201      ;
; 12.195 ; Lab07_soc:m_lab7_soc|Lab07_soc_led:led|data_out[6]                        ; LEDG[6]                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.663     ; 4.142      ;
; 13.108 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[21] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.042     ; 6.857      ;
; 13.116 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[21] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.042     ; 6.849      ;
; 13.249 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[21] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 6.711      ;
; 13.250 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[21] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 6.710      ;
; 13.288 ; Lab07_soc:m_lab7_soc|Lab07_soc_led:led|data_out[4]                        ; LEDG[4]                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.663     ; 3.049      ;
; 13.349 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[22] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.042     ; 6.616      ;
; 13.357 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[22] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.042     ; 6.608      ;
; 13.490 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[22] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 6.470      ;
; 13.491 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[22] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 6.469      ;
; 13.568 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[17] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.048     ; 6.391      ;
; 13.576 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[17] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.048     ; 6.383      ;
; 13.585 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[23] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 6.382      ;
; 13.593 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[23] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 6.374      ;
; 13.597 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[26] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.042     ; 6.368      ;
; 13.605 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[26] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.042     ; 6.360      ;
; 13.624 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[14] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.048     ; 6.335      ;
; 13.626 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[15] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.048     ; 6.333      ;
; 13.632 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[14] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.048     ; 6.327      ;
; 13.634 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[15] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.048     ; 6.325      ;
; 13.637 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[27] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.042     ; 6.328      ;
; 13.645 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[27] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.042     ; 6.320      ;
; 13.648 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[25] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.042     ; 6.317      ;
; 13.656 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[20] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.042     ; 6.309      ;
; 13.656 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[25] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.042     ; 6.309      ;
; 13.664 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[20] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.042     ; 6.301      ;
; 13.666 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[21] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 6.294      ;
; 13.683 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[18] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.048     ; 6.276      ;
; 13.691 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[18] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.048     ; 6.268      ;
; 13.695 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[19] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.042     ; 6.270      ;
; 13.703 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[19] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.042     ; 6.262      ;
; 13.709 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[17] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 6.245      ;
; 13.710 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[17] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 6.244      ;
; 13.710 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[13] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.048     ; 6.249      ;
; 13.714 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[11] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.048     ; 6.245      ;
; 13.718 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[13] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.048     ; 6.241      ;
; 13.722 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[11] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.048     ; 6.237      ;
; 13.726 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[23] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.045     ; 6.236      ;
; 13.727 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[24] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 6.240      ;
; 13.727 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[23] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.045     ; 6.235      ;
; 13.735 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[24] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 6.232      ;
; 13.738 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[26] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 6.222      ;
; 13.739 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[26] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 6.221      ;
; 13.765 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[14] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 6.189      ;
; 13.766 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[14] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 6.188      ;
; 13.767 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[15] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 6.187      ;
; 13.768 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[16] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.048     ; 6.191      ;
; 13.768 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[15] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 6.186      ;
; 13.776 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[16] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.048     ; 6.183      ;
; 13.778 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[27] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 6.182      ;
; 13.779 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[27] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 6.181      ;
; 13.789 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[25] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 6.171      ;
; 13.790 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[25] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 6.170      ;
; 13.794 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[28] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.042     ; 6.171      ;
; 13.797 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[20] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 6.163      ;
; 13.798 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[20] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 6.162      ;
; 13.802 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[28] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.042     ; 6.163      ;
; 13.824 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[18] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 6.130      ;
; 13.825 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[18] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 6.129      ;
; 13.836 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[19] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 6.124      ;
; 13.837 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[19] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 6.123      ;
; 13.851 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[13] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 6.103      ;
; 13.852 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[13] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 6.102      ;
; 13.855 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[11] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 6.099      ;
; 13.856 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[11] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 6.098      ;
; 13.868 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[24] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.045     ; 6.094      ;
; 13.869 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[24] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.045     ; 6.093      ;
; 13.874 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[21] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 6.086      ;
; 13.907 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[22] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 6.053      ;
; 13.909 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[16] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 6.045      ;
; 13.910 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[16] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 6.044      ;
; 13.935 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[28] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 6.025      ;
; 13.936 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[28] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 6.024      ;
; 13.996 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 5.971      ;
; 13.997 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 5.970      ;
; 14.004 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 5.963      ;
; 14.005 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 5.962      ;
; 14.012 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_read           ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.052     ; 5.943      ;
; 14.020 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_read           ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.052     ; 5.935      ;
; 14.063 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|F_pc[22]         ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 5.904      ;
; 14.071 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|F_pc[22]         ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 5.896      ;
; 14.115 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[22] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 5.845      ;
; 14.124 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|F_pc[19]         ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.042     ; 5.841      ;
; 14.126 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[17] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.053     ; 5.828      ;
; 14.132 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|F_pc[19]         ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.042     ; 5.833      ;
; 14.137 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]  ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.045     ; 5.825      ;
; 14.138 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.045     ; 5.824      ;
; 14.138 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]  ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.045     ; 5.824      ;
; 14.139 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.045     ; 5.823      ;
; 14.140 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[10] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 5.827      ;
; 14.143 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[23] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.045     ; 5.819      ;
; 14.144 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[21] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.041     ; 5.822      ;
; 14.144 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[21] ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.041     ; 5.822      ;
; 14.148 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[10] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 5.819      ;
+--------+---------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.236 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 2.010      ;
; 48.730 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.547      ;
; 48.794 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.481      ;
; 48.804 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.473      ;
; 48.812 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 1.457      ;
; 48.856 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 1.413      ;
; 48.875 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.400      ;
; 48.923 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 1.348      ;
; 49.015 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.262      ;
; 49.029 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.241      ;
; 49.094 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.181      ;
; 49.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.086      ;
; 96.709 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.265      ;
; 96.855 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.110      ;
; 96.875 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.100      ;
; 96.977 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.988      ;
; 97.003 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.970      ;
; 97.126 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[35]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.847      ;
; 97.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.783      ;
; 97.202 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.772      ;
; 97.207 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.767      ;
; 97.208 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.766      ;
; 97.208 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.766      ;
; 97.208 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.766      ;
; 97.208 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[13]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.759      ;
; 97.209 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.765      ;
; 97.214 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.760      ;
; 97.227 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[15]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.748      ;
; 97.229 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.732      ;
; 97.229 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.732      ;
; 97.229 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.732      ;
; 97.229 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.732      ;
; 97.229 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.732      ;
; 97.229 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.732      ;
; 97.229 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.732      ;
; 97.237 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.737      ;
; 97.237 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.728      ;
; 97.238 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.727      ;
; 97.238 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.727      ;
; 97.238 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.727      ;
; 97.238 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.727      ;
; 97.238 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.727      ;
; 97.238 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.727      ;
; 97.238 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.727      ;
; 97.238 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.727      ;
; 97.238 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.727      ;
; 97.238 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.727      ;
; 97.238 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.727      ;
; 97.259 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.711      ;
; 97.259 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.711      ;
; 97.259 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.711      ;
; 97.259 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.711      ;
; 97.259 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.711      ;
; 97.259 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.711      ;
; 97.259 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.711      ;
; 97.264 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.710      ;
; 97.268 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.706      ;
; 97.268 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.706      ;
; 97.268 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.706      ;
; 97.303 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.667      ;
; 97.344 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|DRsize.100 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.628      ;
; 97.344 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|DRsize.000 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.628      ;
; 97.344 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|DRsize.010 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.628      ;
; 97.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.613      ;
; 97.370 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.593      ;
; 97.376 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.587      ;
; 97.378 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.585      ;
; 97.379 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.584      ;
; 97.380 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.583      ;
; 97.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.582      ;
; 97.389 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.574      ;
; 97.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.562      ;
; 97.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[15]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.538      ;
; 97.444 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.523      ;
; 97.454 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.510      ;
; 97.454 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[15]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.510      ;
; 97.460 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[11]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.507      ;
; 97.465 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.494      ;
; 97.465 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.494      ;
; 97.465 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.494      ;
; 97.465 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.494      ;
; 97.465 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.494      ;
; 97.465 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.494      ;
; 97.465 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.494      ;
; 97.472 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[35]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.500      ;
; 97.475 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.488      ;
; 97.475 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.488      ;
; 97.475 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.488      ;
; 97.485 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.481      ;
; 97.487 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[35]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.477      ;
; 97.491 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.475      ;
; 97.492 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|DRsize.100 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.481      ;
; 97.492 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|DRsize.000 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.481      ;
; 97.492 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|DRsize.010 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.481      ;
; 97.493 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.473      ;
; 97.494 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[13]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.482      ;
; 97.494 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.472      ;
; 97.495 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.471      ;
; 97.496 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[12]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.480      ;
; 97.496 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[15]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.470      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.180 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                   ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_nios2_oci_debug|jtag_break                                                                                                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_nios2_oci_debug|jtag_break                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|hbreak_pending                                                                                                                                                                                                                                                                                                                               ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|hbreak_pending                                                                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_nios2_oci_debug|break_on_reset                                                                                                                                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_nios2_oci_debug|break_on_reset                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                         ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                               ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_nios2_oci_debug|resetlatch                                                                                                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_nios2_oci_debug|resetlatch                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                   ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                   ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                                                                                                                                                                                                                                                      ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|write                                                                                                                                                                                                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|write                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                                                                                                                              ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                                                                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                                                                                                                                                                                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_read                                                                                                                                                                                                                                                                                                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_read                                                                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                        ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                        ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                                               ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                      ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_aligning_data                                                                                                                                                                                                                                                                                                                          ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_aligning_data                                                                                                                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                   ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_nios2_oci_debug|monitor_error                                                                                                                                                                        ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_nios2_oci_debug|monitor_error                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_nios2_ocimem|jtag_ram_wr                                                                                                                                                                                ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_nios2_ocimem|jtag_ram_wr                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_avalon_reg:the_Lab07_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[13]                                                                                                                                                                    ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_avalon_reg:the_Lab07_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[13]                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_key:key|edge_capture[0]                                                                                                                                                                                                                                                                                                                                                ; Lab07_soc:m_lab7_soc|Lab07_soc_key:key|edge_capture[0]                                                                                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_key:key|edge_capture[1]                                                                                                                                                                                                                                                                                                                                                ; Lab07_soc:m_lab7_soc|Lab07_soc_key:key|edge_capture[1]                                                                                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                     ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                     ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|read                                                                                                                                                                                                                                                                   ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|read                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_nios2_ocimem|jtag_rd                                                                                                                                                                                    ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_nios2_ocimem|jtag_rd                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                        ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                         ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                         ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                   ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                         ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                               ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                               ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_nios2_oci_debug|monitor_go                                                                                                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_nios2_oci_debug|monitor_go                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                      ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                                                         ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                    ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                     ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Lab07_soc:m_lab7_soc|Lab07_soc_key:key|edge_capture[0]                                                                                                                                                                                                                                                                                                                                                ; Lab07_soc:m_lab7_soc|Lab07_soc_key:key|readdata[0]                                                                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                    ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                         ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                    ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram_pll:sdram_pll|Lab07_soc_sdram_pll_stdsync_sv6:stdsync2|Lab07_soc_sdram_pll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                                                                                                                                                                        ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram_pll:sdram_pll|Lab07_soc_sdram_pll_stdsync_sv6:stdsync2|Lab07_soc_sdram_pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[13]                                                                                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[17]                                                                                                                                                                                                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[17]                                                                                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[18]                                                                                                                                                                                                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[18]                                                                                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                   ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|saved_grant[1]                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                    ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram_pll:sdram_pll|Lab07_soc_sdram_pll_stdsync_sv6:stdsync2|Lab07_soc_sdram_pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                                                                                                                                                                        ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram_pll:sdram_pll|Lab07_soc_sdram_pll_stdsync_sv6:stdsync2|Lab07_soc_sdram_pll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr                                                    ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                     ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                    ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                               ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; Lab07_soc:m_lab7_soc|Lab07_soc_key:key|d1_data_in[0]                                                                                                                                                                                                                                                                                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_key:key|d2_data_in[0]                                                                                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_sysclk|jxuir                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                          ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_nios2_oci_debug|jtag_break                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.320      ;
; 0.193 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                          ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_nios2_oci_debug|resetlatch                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.320      ;
; 0.193 ; Lab07_soc:m_lab7_soc|Lab07_soc_key:key|d1_data_in[0]                                                                                                                                                                                                                                                                                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_key:key|edge_capture[0]                                                                                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.319      ;
; 0.194 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                         ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[1]                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                               ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.320      ;
; 0.195 ; Lab07_soc:m_lab7_soc|Lab07_soc_key:key|d2_data_in[1]                                                                                                                                                                                                                                                                                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_key:key|edge_capture[1]                                                                                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.321      ;
; 0.196 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                   ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.323      ;
; 0.196 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_estatus_reg                                                                                                                                                                                                                                                                                                                                ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[0]                                                                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.322      ;
; 0.196 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                   ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.322      ;
; 0.198 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                    ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.324      ;
; 0.199 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_writedata[27]                                                                                                                                                                                                                                                                                                                              ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|writedata[27]                                                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_writedata[29]                                                                                                                                                                                                                                                                                                                              ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|writedata[29]                                                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_oci_debug:the_Lab07_soc_nios2_qsys_0_nios2_oci_debug|monitor_error                                                                                                                                                                        ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|readdata[0]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram_pll:sdram_pll|prev_reset                                                                                                                                                                                                                                                                                                                                         ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[0]                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_writedata[28]                                                                                                                                                                                                                                                                                                                              ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Lab07_soc:m_lab7_soc|Lab07_soc_led:led|data_out[3]                                                                                                                                                                                                                                                                                                                                                    ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                    ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.326      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.321      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.321      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.322      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.323      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.324      ;
; 0.199 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[37]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[13]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.327      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.327      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.327      ;
; 0.202 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.328      ;
; 0.203 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.328      ;
; 0.206 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.331      ;
; 0.247 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.373      ;
; 0.248 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.373      ;
; 0.251 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[9]                                                        ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.377      ;
; 0.252 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[10]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.378      ;
; 0.256 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.381      ;
; 0.256 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.381      ;
; 0.256 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.381      ;
; 0.259 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.385      ;
; 0.259 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[5]                                                        ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.385      ;
; 0.259 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                        ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.385      ;
; 0.261 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[12]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[3]                                                        ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.387      ;
; 0.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.387      ;
; 0.263 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.389      ;
; 0.264 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.389      ;
; 0.264 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.389      ;
; 0.265 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.390      ;
; 0.265 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.390      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.391      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.391      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.392      ;
; 0.267 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.392      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.393      ;
; 0.269 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.394      ;
; 0.269 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.394      ;
; 0.269 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.394      ;
; 0.269 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|DRsize.100                                                   ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.395      ;
; 0.270 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.395      ;
; 0.275 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.400      ;
; 0.275 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.401      ;
; 0.278 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.403      ;
; 0.293 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.418      ;
; 0.294 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[14]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.420      ;
; 0.299 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.425      ;
; 0.302 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.427      ;
; 0.303 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.428      ;
; 0.303 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.429      ;
; 0.304 ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34]                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.430      ;
; 0.307 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.432      ;
; 0.307 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.432      ;
; 0.309 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.434      ;
; 0.310 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.435      ;
; 0.310 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.435      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                 ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|wr_address                                                                                        ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|wr_address                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                   ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                    ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                     ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                      ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[4]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[4]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[2]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[2]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                                 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                                 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                                                 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                                 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[9]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[9]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[1]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[1]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[0]                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[0]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                               ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_state.000100000                                                                                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_state.000100000                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_next.010000000                                                                                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_next.010000000                                                                                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_state.000000001                                                                                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_state.000000001                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|refresh_request                                                                                                                                                             ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|refresh_request                                                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|active_cs_n                                                                                                                                                                 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|active_cs_n                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|ack_refresh_request                                                                                                                                                         ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|ack_refresh_request                                                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|rd_address                                                                                        ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|rd_address                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entries[1]                                                                                        ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entries[1]                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entries[0]                                                                                        ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entries[0]                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[1]                                                                               ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[1]                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][19]                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][19]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][50]                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][50]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][56]                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][56]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_count[2]                                                                                                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_count[2]                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_count[0]                                                                                                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_count[0]                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_count[1]                                                                                                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_count[1]                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                    ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_count[1]                                                                                                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_count[1]                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                    ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                    ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                    ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|init_done                                                                                                                                                                   ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|init_done                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_state.101                                                                                                                                                                 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_state.101                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_next.000                                                                                                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_next.000                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_next.101                                                                                                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_next.101                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_state.000                                                                                                                                                                 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_state.000                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_refs[2]                                                                                                                                                                   ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_refs[2]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_refs[1]                                                                                                                                                                   ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_refs[1]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_refs[0]                                                                                                                                                                   ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_refs[0]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.188 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[10]                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[7]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[6]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[3]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[2]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[28]                                                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|active_addr[10]                                                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][87]                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][87]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][19]                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][19]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][85]                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][85]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1     ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[12]                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[9]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[8]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[0]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entry_1[32]                                                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|active_addr[14]                                                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                   ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[16]                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                           ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|rd_valid[1]                                                                                                                                                                 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|rd_valid[2]                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[4]                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][88]                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][88]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|endofpacket_reg                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59]                                                                                            ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_next.101                                                                                                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_state.101                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[15]                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|rd_valid[0]                                                                                                                                                                 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|rd_valid[1]                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                      ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_next.000                                                                                                                                                                  ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_state.000                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.315      ;
; 0.192 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                       ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|rd_valid[0]                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.317      ;
; 0.199 ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]                                                                                      ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_refs[0]                                                                                                                                                                   ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|i_refs[1]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.323      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                                                               ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 16.390 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[3]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 3.503      ;
; 16.400 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[4]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.095     ; 3.465      ;
; 16.400 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[1]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.095     ; 3.465      ;
; 16.401 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_dqm[1]                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 3.471      ;
; 16.401 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[8]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.076     ; 3.483      ;
; 16.401 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[6]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.076     ; 3.483      ;
; 16.401 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[5]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 3.488      ;
; 16.401 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[12]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 3.488      ;
; 16.401 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[11]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 3.492      ;
; 16.402 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[0]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 3.477      ;
; 16.402 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[9]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 3.477      ;
; 16.404 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|za_data[0]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.135     ; 3.419      ;
; 16.406 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[7]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 3.519      ;
; 16.406 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[0]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 3.519      ;
; 16.406 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[10]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.037     ; 3.517      ;
; 16.406 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_bank[1]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 3.519      ;
; 16.407 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[6]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.045     ; 3.508      ;
; 16.407 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[5]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.045     ; 3.508      ;
; 16.408 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[15]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.061     ; 3.491      ;
; 16.408 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[9]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.061     ; 3.491      ;
; 16.408 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[8]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.061     ; 3.491      ;
; 16.408 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|za_data[7]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.089     ; 3.461      ;
; 16.409 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_dqm[0]                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.039     ; 3.512      ;
; 16.409 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[12]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 3.503      ;
; 16.409 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[10]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 3.503      ;
; 16.409 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[4]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.041     ; 3.510      ;
; 16.409 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[3]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 3.496      ;
; 16.409 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[2]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.041     ; 3.510      ;
; 16.409 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|za_data[6]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.099     ; 3.450      ;
; 16.409 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|za_data[5]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.099     ; 3.450      ;
; 16.410 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|za_data[15]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.115     ; 3.433      ;
; 16.410 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|za_data[8]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.115     ; 3.433      ;
; 16.410 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|za_data[9]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.115     ; 3.433      ;
; 16.411 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[7]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.061     ; 3.488      ;
; 16.411 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|za_data[4]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.095     ; 3.452      ;
; 16.411 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|za_data[2]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.095     ; 3.452      ;
; 16.411 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|za_data[12]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.102     ; 3.445      ;
; 16.411 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|za_data[10]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.102     ; 3.445      ;
; 16.411 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|za_data[3]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.109     ; 3.438      ;
; 16.413 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[11]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.095     ; 3.452      ;
; 16.414 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[14]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 3.465      ;
; 16.415 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|za_data[11]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.149     ; 3.394      ;
; 16.416 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|za_data[14]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.135     ; 3.407      ;
; 16.417 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[1]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 3.492      ;
; 16.419 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|za_data[1]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.105     ; 3.434      ;
; 16.420 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[13]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 3.469      ;
; 16.422 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_addr[2]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.102     ; 3.436      ;
; 16.422 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_bank[0]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.102     ; 3.436      ;
; 16.422 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|za_data[13]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.125     ; 3.411      ;
; 16.441 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 3.538      ;
; 16.441 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 3.538      ;
; 16.441 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 3.538      ;
; 16.441 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 3.538      ;
; 16.441 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 3.538      ;
; 16.441 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 3.538      ;
; 16.441 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 3.538      ;
; 16.441 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 3.538      ;
; 16.441 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 3.538      ;
; 16.503 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe                                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.089     ; 3.356      ;
; 16.507 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_7                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.043     ; 3.398      ;
; 16.508 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_5                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 3.387      ;
; 16.508 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_6                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 3.387      ;
; 16.509 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_15                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 3.370      ;
; 16.509 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_8                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 3.370      ;
; 16.509 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_9                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 3.370      ;
; 16.510 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_2                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 3.389      ;
; 16.510 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_3                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.063     ; 3.375      ;
; 16.510 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_4                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.049     ; 3.389      ;
; 16.510 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_10                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 3.382      ;
; 16.510 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_12                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 3.382      ;
; 16.514 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_11                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.103     ; 3.331      ;
; 16.515 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_14                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.089     ; 3.344      ;
; 16.516 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_cmd[0]                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.102     ; 3.342      ;
; 16.518 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_cmd[1]                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 3.354      ;
; 16.518 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_1                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 3.371      ;
; 16.521 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|oe~_Duplicate_13                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.079     ; 3.348      ;
; 16.523 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_cmd[3]                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 3.402      ;
; 16.526 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_cmd[2]                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 3.379      ;
; 16.616 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.047     ; 3.344      ;
; 16.616 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.044     ; 3.347      ;
; 16.643 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.019     ; 3.345      ;
; 16.643 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.019     ; 3.345      ;
; 16.643 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.019     ; 3.345      ;
; 16.643 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.018     ; 3.346      ;
; 16.643 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.018     ; 3.346      ;
; 16.643 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.018     ; 3.346      ;
; 16.643 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.018     ; 3.346      ;
; 16.643 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.018     ; 3.346      ;
; 16.643 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.015     ; 3.349      ;
; 16.643 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.018     ; 3.346      ;
; 16.643 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.015     ; 3.349      ;
; 16.643 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.018     ; 3.346      ;
; 16.643 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.018     ; 3.346      ;
; 16.643 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.015     ; 3.349      ;
; 16.643 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.018     ; 3.346      ;
; 16.643 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.018     ; 3.346      ;
; 16.643 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.018     ; 3.346      ;
; 16.643 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.016     ; 3.348      ;
; 16.643 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.018     ; 3.346      ;
; 16.643 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.016     ; 3.348      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'main_clk_50'                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                              ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.501 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 3.448      ;
; 16.501 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 3.448      ;
; 16.501 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 3.448      ;
; 16.501 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 3.443      ;
; 16.501 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 3.443      ;
; 16.501 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 3.448      ;
; 16.501 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 3.448      ;
; 16.501 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 3.443      ;
; 16.501 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 3.448      ;
; 16.501 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 3.443      ;
; 16.501 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 3.443      ;
; 16.501 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 3.448      ;
; 16.501 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 3.443      ;
; 16.501 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 3.448      ;
; 16.501 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 3.448      ;
; 16.514 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 3.435      ;
; 16.514 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 3.434      ;
; 16.514 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 3.431      ;
; 16.514 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 3.431      ;
; 16.514 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 3.435      ;
; 16.514 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 3.434      ;
; 16.514 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 3.434      ;
; 16.514 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 3.434      ;
; 16.514 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 3.434      ;
; 16.514 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 3.434      ;
; 16.515 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 3.436      ;
; 16.515 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 3.436      ;
; 16.515 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 3.436      ;
; 16.515 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 3.436      ;
; 16.515 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 3.436      ;
; 16.515 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 3.436      ;
; 16.515 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 3.436      ;
; 16.516 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 3.437      ;
; 16.516 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 3.437      ;
; 16.516 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 3.437      ;
; 16.516 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 3.437      ;
; 16.516 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 3.436      ;
; 16.516 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 3.436      ;
; 16.516 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 3.436      ;
; 16.516 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 3.437      ;
; 16.516 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 3.436      ;
; 16.516 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 3.436      ;
; 16.516 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 3.436      ;
; 16.516 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 3.436      ;
; 16.516 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 3.436      ;
; 16.516 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 3.436      ;
; 16.516 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 3.435      ;
; 16.516 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 3.435      ;
; 16.516 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 3.436      ;
; 16.516 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 3.437      ;
; 16.516 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 3.437      ;
; 16.516 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 3.436      ;
; 16.516 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 3.436      ;
; 16.516 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 3.435      ;
; 16.516 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 3.436      ;
; 16.516 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 3.436      ;
; 16.516 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.055     ; 3.436      ;
; 16.523 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 3.426      ;
; 16.523 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 3.426      ;
; 16.523 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 3.426      ;
; 16.523 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 3.426      ;
; 16.523 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 3.426      ;
; 16.523 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 3.426      ;
; 16.523 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 3.426      ;
; 16.523 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 3.426      ;
; 16.523 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 3.426      ;
; 16.523 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 3.426      ;
; 16.523 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 3.426      ;
; 16.523 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 3.426      ;
; 16.523 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 3.426      ;
; 16.523 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 3.426      ;
; 16.523 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 3.426      ;
; 16.703 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[10]                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 3.247      ;
; 16.703 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[25]                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 3.247      ;
; 16.703 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[24]                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 3.247      ;
; 16.703 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[23]                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 3.247      ;
; 16.703 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[22]                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 3.247      ;
; 16.703 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[21]                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 3.247      ;
; 16.703 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[20]                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 3.247      ;
; 16.703 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[19]                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 3.247      ;
; 16.703 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[18]                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 3.247      ;
; 16.703 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[17]                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 3.247      ;
; 16.703 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[13]                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 3.247      ;
; 16.703 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[14]                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 3.247      ;
; 16.703 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[15]                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 3.247      ;
; 16.703 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[16]                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 3.247      ;
; 16.703 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[11]                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 3.247      ;
; 16.703 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[12]                                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 3.247      ;
; 16.703 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_bstatus_reg                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 3.248      ;
; 16.703 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_status_reg_pie                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 3.248      ;
; 16.703 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_estatus_reg                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 3.248      ;
; 16.703 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src1[18]                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.058     ; 3.246      ;
; 16.703 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 3.248      ;
; 16.703 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[6]                                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 3.241      ;
; 16.703 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[4]                                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 3.241      ;
; 16.703 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[2]                                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 3.241      ;
; 16.703 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[1]                                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 3.241      ;
; 16.703 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[4]                                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 3.241      ;
; 16.703 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[2]                                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 3.241      ;
; 16.703 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 3.247      ;
+--------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.175 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.095      ;
; 98.716 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.251      ;
; 98.845 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.113      ;
; 98.872 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.088      ;
; 98.872 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.088      ;
; 98.872 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.088      ;
; 98.901 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.058      ;
; 98.901 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.058      ;
; 98.946 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 0.997      ;
; 98.946 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 0.997      ;
; 98.946 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 0.997      ;
; 98.946 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 0.997      ;
; 98.946 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 0.997      ;
; 98.946 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 0.997      ;
; 98.946 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 0.997      ;
; 98.946 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 0.997      ;
; 98.946 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 0.997      ;
; 98.946 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 0.997      ;
; 98.946 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 0.997      ;
; 98.946 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 0.997      ;
; 98.982 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 0.977      ;
; 98.982 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 0.977      ;
; 98.982 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 0.977      ;
; 98.982 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 0.977      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.705  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.853      ;
; 0.705  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.853      ;
; 0.705  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.853      ;
; 0.705  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.853      ;
; 0.712  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.844      ;
; 0.712  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.844      ;
; 0.712  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.844      ;
; 0.712  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.844      ;
; 0.712  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.844      ;
; 0.712  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.844      ;
; 0.712  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.844      ;
; 0.712  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.844      ;
; 0.712  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.844      ;
; 0.712  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.844      ;
; 0.712  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.844      ;
; 0.712  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.844      ;
; 0.785  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.933      ;
; 0.785  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.933      ;
; 0.796  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.946      ;
; 0.796  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.946      ;
; 0.796  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.946      ;
; 0.818  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.965      ;
; 0.933  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.059      ;
; 50.492 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.382      ; 0.958      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[0]                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.910      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[11]                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 2.909      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[15]                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 2.909      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[16]                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 2.909      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[9]                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.910      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[27]                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.910      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[29]                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.910      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[31]                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.910      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[13]                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 2.909      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[5]                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 2.909      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[4]                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 2.909      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[1]                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.910      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[18]                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.910      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[22]                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.910      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_iw[26]                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.910      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|D_valid                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 2.909      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|wait_for_one_post_bret_inst                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.910      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 2.909      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[1]                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 2.909      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[0]                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 2.909      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[5]                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 2.909      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[4]                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 2.909      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[3]                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 2.909      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[2]                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 2.909      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src2[29]                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 2.911      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src2[22]                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 2.911      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src2[21]                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 2.911      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src2[20]                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 2.911      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src2[18]                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 2.911      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src2[10]                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 2.911      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src2[4]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 2.911      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src2[2]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 2.911      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src2[6]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 2.911      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src2[11]                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 2.911      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src2[14]                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 2.911      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_src2[15]                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 2.911      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[13]                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 2.908      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[0]                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.910      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[0]                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.910      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[0]                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 2.909      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[1]                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.910      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[1]                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.910      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[1]                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 2.909      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[2]                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 2.909      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[3]                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 2.909      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[4]                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 2.908      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[4]                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 2.909      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[5]                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 2.909      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[6]                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 2.909      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[1]                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.910      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0]                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.910      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.910      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.910      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|packet_in_progress                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 2.908      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[31]                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.910      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[29]                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.910      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[27]                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.910      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[26]                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.910      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[22]                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.910      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[18]                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.910      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[9]                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.910      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[16]                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 2.908      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[15]                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 2.908      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 2.909      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 2.909      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 2.909      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.910      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.910      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.910      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.910      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.910      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.910      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.910      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.910      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 2.908      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.910      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.910      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.910      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.910      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.910      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 2.908      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 2.908      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.910      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 2.909      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 2.909      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 2.909      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 2.909      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 2.909      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 2.909      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 2.909      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_writedata[31]                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 2.908      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_writedata[26]                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 2.908      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_writedata[15]                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 2.911      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_writedata[14]                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 2.911      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_writedata[10]                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 2.911      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|d_writedata[18]                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.062      ; 2.911      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.910      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.910      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 2.909      ;
; 2.765 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 2.909      ;
+-------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                                                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 2.909      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_data[0]~_Duplicate_1                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.919      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_state.100000000                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 2.908      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 2.909      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 2.909      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 2.909      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|rd_address                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 2.908      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][87]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.928      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][87]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.928      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][87]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.929      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][87]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.929      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][19]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.928      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][19]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.928      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][19]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.929      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][19]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.929      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][88]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.929      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][88]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.929      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][88]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.929      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][88]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.928      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.928      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][85]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.928      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.928      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.928      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.928      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.928      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][85]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.929      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.928      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][56]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.928      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.929      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.928      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.928      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][85]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.929      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.929      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][56]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.929      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.929      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.929      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.929      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][85]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.929      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.929      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][56]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.929      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.929      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.929      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.929      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 2.909      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 2.909      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|za_valid                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 2.909      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|rd_valid[2]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 2.909      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|rd_valid[1]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 2.909      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|rd_valid[0]                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 2.909      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 2.930      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.933      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.933      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.932      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 2.930      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 2.931      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 2.931      ;
; 2.785 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 2.930      ;
; 2.786 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[15]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.928      ;
; 2.786 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[14]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.928      ;
; 2.786 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[13]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.928      ;
; 2.786 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[12]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.928      ;
; 2.786 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[11]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.928      ;
; 2.786 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[10]                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.928      ;
; 2.786 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[9]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.928      ;
; 2.786 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[8]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.928      ;
; 2.786 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[7]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 2.927      ;
; 2.786 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[6]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 2.927      ;
; 2.786 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[5]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 2.927      ;
; 2.786 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[4]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 2.927      ;
; 2.786 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[3]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 2.927      ;
; 2.786 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[2]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 2.927      ;
; 2.786 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[1]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 2.927      ;
; 2.786 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[0]                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 2.927      ;
; 2.786 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[9]                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.924      ;
; 2.786 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[8]                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.924      ;
; 2.786 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[6]                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.924      ;
; 2.786 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[3]                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.924      ;
; 2.786 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_state.000100000                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.906      ;
; 2.786 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_count[1]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.907      ;
; 2.786 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_count[0]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.907      ;
; 2.786 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_next.010000000                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.906      ;
; 2.786 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_state.001000000                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.906      ;
; 2.786 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_next.000000001                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.907      ;
; 2.786 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_state.000001000                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.913      ;
; 2.786 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_state.000010000                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.913      ;
; 2.786 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|m_state.010000000                                                                                                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.906      ;
; 2.786 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|refresh_request                                                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.906      ;
; 2.786 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|f_pop                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.906      ;
; 2.786 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|ack_refresh_request                                                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.906      ;
; 2.786 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entries[1]                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.913      ;
; 2.786 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_sdram:sdram|Lab07_soc_sdram_input_efifo_module:the_Lab07_soc_sdram_input_efifo_module|entries[0]                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.915      ;
; 2.786 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[25]                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.924      ;
; 2.786 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[11]                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.924      ;
; 2.786 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[15]                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.924      ;
; 2.786 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[12]                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.924      ;
; 2.786 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[19]                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.924      ;
; 2.786 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[23]                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.924      ;
; 2.786 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[22]                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.924      ;
; 2.786 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[20]                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.924      ;
; 2.786 ; Lab07_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[17]                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.924      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+-----------------+-------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock       ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+-----------------+-------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.374 ; 9.604        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_register_bank_a_module:Lab07_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_s2h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                               ;
; 9.374 ; 9.604        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_register_bank_a_module:Lab07_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_s2h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                     ;
; 9.375 ; 9.605        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_nios2_ocimem|Lab07_soc_nios2_qsys_0_ociram_sp_ram_module:Lab07_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_f991:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.375 ; 9.605        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_nios2_ocimem|Lab07_soc_nios2_qsys_0_ociram_sp_ram_module:Lab07_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_f991:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.375 ; 9.605        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_nios2_ocimem|Lab07_soc_nios2_qsys_0_ociram_sp_ram_module:Lab07_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_f991:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.375 ; 9.605        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_nios2_ocimem|Lab07_soc_nios2_qsys_0_ociram_sp_ram_module:Lab07_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_f991:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.375 ; 9.605        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_register_bank_a_module:Lab07_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_s2h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                               ;
; 9.375 ; 9.605        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_register_bank_b_module:Lab07_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_t2h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                               ;
; 9.375 ; 9.605        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_register_bank_b_module:Lab07_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_t2h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                     ;
; 9.375 ; 9.605        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5qc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                            ;
; 9.375 ; 9.605        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5qc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                                  ;
; 9.375 ; 9.605        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5qc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                                                            ;
; 9.375 ; 9.605        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5qc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                                                                                  ;
; 9.376 ; 9.606        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_register_bank_a_module:Lab07_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_s2h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ;
; 9.376 ; 9.606        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_register_bank_b_module:Lab07_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_t2h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                               ;
; 9.377 ; 9.607        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_nios2_ocimem|Lab07_soc_nios2_qsys_0_ociram_sp_ram_module:Lab07_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_f991:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 9.377 ; 9.607        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_nios2_ocimem|Lab07_soc_nios2_qsys_0_ociram_sp_ram_module:Lab07_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_f991:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.377 ; 9.607        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_nios2_ocimem|Lab07_soc_nios2_qsys_0_ociram_sp_ram_module:Lab07_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_f991:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 9.377 ; 9.607        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_nios2_ocimem:the_Lab07_soc_nios2_qsys_0_nios2_ocimem|Lab07_soc_nios2_qsys_0_ociram_sp_ram_module:Lab07_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_f991:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 9.377 ; 9.607        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_register_bank_b_module:Lab07_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_t2h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ;
; 9.377 ; 9.607        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5qc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                                                                                             ;
; 9.377 ; 9.607        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5qc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                             ;
; 9.377 ; 9.607        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5qc1:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                                                                                                                                             ;
; 9.377 ; 9.607        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5qc1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                                                             ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                                                                                                                                                                                                                                                                            ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[29]                                                                                                                                                                                                                                                                                                            ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[30]                                                                                                                                                                                                                                                                                                            ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[31]                                                                                                                                                                                                                                                                                                            ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[7]                                                                                                                                                                                                                                                                                                             ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                                                                                                                                                                                                                                                                             ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                                                                                                                                                                                                                                                                             ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_key:key|d1_data_in[0]                                                                                                                                                                                                                                                                                                                                 ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_key:key|d1_data_in[1]                                                                                                                                                                                                                                                                                                                                 ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_key:key|d2_data_in[0]                                                                                                                                                                                                                                                                                                                                 ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_key:key|d2_data_in[1]                                                                                                                                                                                                                                                                                                                                 ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_key:key|edge_capture[0]                                                                                                                                                                                                                                                                                                                               ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_key:key|edge_capture[1]                                                                                                                                                                                                                                                                                                                               ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_key:key|readdata[0]                                                                                                                                                                                                                                                                                                                                   ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_key:key|readdata[1]                                                                                                                                                                                                                                                                                                                                   ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                      ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|Lab07_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                      ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                               ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                               ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                               ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                               ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                              ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                              ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                       ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                                                                                                                                                                                  ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                                                                                                                                                                                  ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                                                                                                                                                                                  ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                                                                                                                                                                                  ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                                                                                                                                                                                  ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                                                                                                                                                                                  ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                                                                                                                                                                                  ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                                  ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                      ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                                 ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                                                 ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                                                  ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                                  ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                                                                                       ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                                                                                      ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                                                                                                      ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                                                                                                      ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                                                                       ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                        ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                                                                                                                                                                                          ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                          ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                          ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                           ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                      ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_alu_sub                                                                                                                                                                                                                                                                                                                   ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_invert_arith_src_msb                                                                                                                                                                                                                                                                                                      ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[0]                                                                                                                                                                                                                                                                                                       ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[10]                                                                                                                                                                                                                                                                                                      ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[11]                                                                                                                                                                                                                                                                                                      ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[12]                                                                                                                                                                                                                                                                                                      ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[13]                                                                                                                                                                                                                                                                                                      ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[14]                                                                                                                                                                                                                                                                                                      ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[15]                                                                                                                                                                                                                                                                                                      ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[16]                                                                                                                                                                                                                                                                                                      ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[17]                                                                                                                                                                                                                                                                                                      ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[18]                                                                                                                                                                                                                                                                                                      ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[19]                                                                                                                                                                                                                                                                                                      ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[1]                                                                                                                                                                                                                                                                                                       ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[20]                                                                                                                                                                                                                                                                                                      ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[21]                                                                                                                                                                                                                                                                                                      ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[22]                                                                                                                                                                                                                                                                                                      ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[23]                                                                                                                                                                                                                                                                                                      ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[24]                                                                                                                                                                                                                                                                                                      ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[25]                                                                                                                                                                                                                                                                                                      ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[26]                                                                                                                                                                                                                                                                                                      ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[27]                                                                                                                                                                                                                                                                                                      ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[28]                                                                                                                                                                                                                                                                                                      ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[29]                                                                                                                                                                                                                                                                                                      ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[2]                                                                                                                                                                                                                                                                                                       ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[30]                                                                                                                                                                                                                                                                                                      ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[31]                                                                                                                                                                                                                                                                                                      ;
; 9.438 ; 9.622        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[3]                                                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+-------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~11                                                            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~12                                                            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~13                                                            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~14                                                            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~15                                                            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~19                                                            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~20                                                            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~21                                                            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~27                                                            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~28                                                            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~29                                                            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~3                                                             ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~30                                                            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~31                                                            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~4                                                             ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~48                                                            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~49                                                            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~5                                                             ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~50                                                            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~51                                                            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~52                                                            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~53                                                            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~54                                                            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~55                                                            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~56                                                            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~57                                                            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~58                                                            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~59                                                            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~60                                                            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~61                                                            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~62                                                            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~63                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[11]                                          ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[12]                                          ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[13]                                          ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[14]                                          ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[15]                                          ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[3]                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[4]                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[5]                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~115                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~116                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~117                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~123                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~124                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~125                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~126                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~127                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~35                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~36                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~37                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~43                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~44                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~45                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~46                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~47                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~67                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~68                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~69                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~75                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~76                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~77                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~78                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~79                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32] ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43] ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44] ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46] ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47] ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68] ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]     ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]     ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]     ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]     ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]     ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]     ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][19]                                                          ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                          ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][56]                                                          ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57]                                                          ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59]                                                          ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                          ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][85]                                                          ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][87]                                                          ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][88]                                                          ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][19]                                                          ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                          ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][56]                                                          ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57]                                                          ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59]                                                          ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                          ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][85]                                                          ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][87]                                                          ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][88]                                                          ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38] ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.475 ; 49.691       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                   ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[0]                                                        ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[10]                                                       ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[11]                                                       ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[12]                                                       ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[13]                                                       ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[14]                                                       ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[15]                                                       ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[1]                                                        ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[23]                                                       ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24]                                                       ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[25]                                                       ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[26]                                                       ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[27]                                                       ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[28]                                                       ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[29]                                                       ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                        ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[30]                                                       ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[32]                                                       ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[33]                                                       ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34]                                                       ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[35]                                                       ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[3]                                                        ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[4]                                                        ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[5]                                                        ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[6]                                                        ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[8]                                                        ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[9]                                                        ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                               ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                    ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                    ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                    ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                    ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                       ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                         ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                         ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                         ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                         ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                                                            ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                                            ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                                                            ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                                                            ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                            ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                         ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                    ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                    ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                    ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                    ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                               ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                               ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                               ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                               ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                               ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                   ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                   ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                   ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                   ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                   ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                   ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                    ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                    ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                    ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                    ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                    ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                    ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                    ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                   ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                   ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                   ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                   ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[16]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[17]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[18]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[19]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[20]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[21]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[22]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[36]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[37]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Lab07_soc:m_lab7_soc|Lab07_soc_nios2_qsys_0:nios2_qsys_0|Lab07_soc_nios2_qsys_0_nios2_oci:the_Lab07_soc_nios2_qsys_0_nios2_oci|Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_wrapper|Lab07_soc_nios2_qsys_0_jtag_debug_module_tck:the_Lab07_soc_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                           ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                           ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                           ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                        ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                        ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+--------------+-------------+-------+-------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+-------+-------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; 5.054 ; 5.597 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; 5.004 ; 5.547 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; 4.994 ; 5.537 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; 4.984 ; 5.527 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; 5.008 ; 5.551 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; 4.974 ; 5.517 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; 4.998 ; 5.541 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; 5.008 ; 5.551 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; 4.978 ; 5.521 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; 4.994 ; 5.537 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; 5.004 ; 5.547 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; 5.021 ; 5.564 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; 5.028 ; 5.571 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; 5.001 ; 5.544 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; 5.054 ; 5.597 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; 5.034 ; 5.577 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; 5.024 ; 5.567 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; KEY[*]       ; main_clk_50 ; 1.310 ; 2.032 ; Rise       ; main_clk_50                          ;
;  KEY[2]      ; main_clk_50 ; 1.310 ; 2.032 ; Rise       ; main_clk_50                          ;
;  KEY[3]      ; main_clk_50 ; 0.942 ; 1.609 ; Rise       ; main_clk_50                          ;
+--------------+-------------+-------+-------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+--------------+-------------+--------+--------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+--------+--------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; -4.603 ; -5.140 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; -4.634 ; -5.171 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; -4.623 ; -5.160 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; -4.613 ; -5.150 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; -4.637 ; -5.174 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; -4.603 ; -5.140 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; -4.626 ; -5.163 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; -4.636 ; -5.173 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; -4.605 ; -5.142 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; -4.623 ; -5.160 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; -4.633 ; -5.170 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; -4.650 ; -5.187 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; -4.658 ; -5.195 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; -4.630 ; -5.167 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; -4.684 ; -5.221 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; -4.664 ; -5.201 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; -4.653 ; -5.190 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; KEY[*]       ; main_clk_50 ; -0.701 ; -1.352 ; Rise       ; main_clk_50                          ;
;  KEY[2]      ; main_clk_50 ; -0.985 ; -1.681 ; Rise       ; main_clk_50                          ;
;  KEY[3]      ; main_clk_50 ; -0.701 ; -1.352 ; Rise       ; main_clk_50                          ;
+--------------+-------------+--------+--------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                              ;
+----------------+-------------+--------+--------+------------+--------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+----------------+-------------+--------+--------+------------+--------------------------------------+
; DRAM_ADDR[*]   ; main_clk_50 ; -0.723 ; -0.769 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]  ; main_clk_50 ; -0.744 ; -0.790 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]  ; main_clk_50 ; -0.807 ; -0.853 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]  ; main_clk_50 ; -0.869 ; -0.935 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]  ; main_clk_50 ; -0.723 ; -0.769 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]  ; main_clk_50 ; -0.797 ; -0.843 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]  ; main_clk_50 ; -0.783 ; -0.829 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]  ; main_clk_50 ; -0.832 ; -0.898 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]  ; main_clk_50 ; -0.806 ; -0.872 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]  ; main_clk_50 ; -0.778 ; -0.824 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]  ; main_clk_50 ; -0.783 ; -0.829 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10] ; main_clk_50 ; -0.791 ; -0.857 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11] ; main_clk_50 ; -0.758 ; -0.804 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12] ; main_clk_50 ; -0.773 ; -0.819 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]     ; main_clk_50 ; -0.745 ; -0.791 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]    ; main_clk_50 ; -0.859 ; -0.925 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]    ; main_clk_50 ; -0.745 ; -0.791 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N     ; main_clk_50 ; -0.790 ; -0.836 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N      ; main_clk_50 ; -0.725 ; -0.771 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]     ; main_clk_50 ; -0.689 ; -0.735 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]    ; main_clk_50 ; -0.773 ; -0.819 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]    ; main_clk_50 ; -0.722 ; -0.768 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]    ; main_clk_50 ; -0.712 ; -0.758 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]    ; main_clk_50 ; -0.716 ; -0.762 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]    ; main_clk_50 ; -0.722 ; -0.768 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]    ; main_clk_50 ; -0.705 ; -0.751 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]    ; main_clk_50 ; -0.695 ; -0.741 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]    ; main_clk_50 ; -0.704 ; -0.750 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]    ; main_clk_50 ; -0.742 ; -0.788 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]    ; main_clk_50 ; -0.732 ; -0.778 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]   ; main_clk_50 ; -0.689 ; -0.735 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]   ; main_clk_50 ; -0.777 ; -0.823 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]   ; main_clk_50 ; -0.709 ; -0.755 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]   ; main_clk_50 ; -0.703 ; -0.749 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]   ; main_clk_50 ; -0.797 ; -0.863 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]   ; main_clk_50 ; -0.712 ; -0.758 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQM[*]    ; main_clk_50 ; -0.709 ; -0.755 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[0]   ; main_clk_50 ; -0.709 ; -0.755 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[1]   ; main_clk_50 ; -0.780 ; -0.826 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N     ; main_clk_50 ; -0.766 ; -0.812 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N      ; main_clk_50 ; -0.795 ; -0.841 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK       ; main_clk_50 ; -2.581 ;        ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK       ; main_clk_50 ;        ; -2.576 ; Fall       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ;
; LEDG[*]        ; main_clk_50 ; 5.963  ; 6.323  ; Rise       ; main_clk_50                          ;
;  LEDG[0]       ; main_clk_50 ; 5.906  ; 6.276  ; Rise       ; main_clk_50                          ;
;  LEDG[1]       ; main_clk_50 ; 5.963  ; 6.323  ; Rise       ; main_clk_50                          ;
;  LEDG[2]       ; main_clk_50 ; 5.956  ; 6.255  ; Rise       ; main_clk_50                          ;
;  LEDG[3]       ; main_clk_50 ; 5.563  ; 5.864  ; Rise       ; main_clk_50                          ;
;  LEDG[4]       ; main_clk_50 ; 4.512  ; 4.712  ; Rise       ; main_clk_50                          ;
;  LEDG[5]       ; main_clk_50 ; 5.621  ; 5.907  ; Rise       ; main_clk_50                          ;
;  LEDG[6]       ; main_clk_50 ; 5.536  ; 5.805  ; Rise       ; main_clk_50                          ;
;  LEDG[7]       ; main_clk_50 ; 5.568  ; 5.868  ; Rise       ; main_clk_50                          ;
+----------------+-------------+--------+--------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                      ;
+----------------+-------------+--------+--------+------------+--------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+----------------+-------------+--------+--------+------------+--------------------------------------+
; DRAM_ADDR[*]   ; main_clk_50 ; -1.139 ; -1.201 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]  ; main_clk_50 ; -1.018 ; -1.060 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]  ; main_clk_50 ; -1.078 ; -1.120 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]  ; main_clk_50 ; -1.139 ; -1.201 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]  ; main_clk_50 ; -0.995 ; -1.037 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]  ; main_clk_50 ; -1.068 ; -1.110 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]  ; main_clk_50 ; -1.054 ; -1.096 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]  ; main_clk_50 ; -1.103 ; -1.165 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]  ; main_clk_50 ; -1.078 ; -1.140 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]  ; main_clk_50 ; -1.049 ; -1.091 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]  ; main_clk_50 ; -1.054 ; -1.096 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10] ; main_clk_50 ; -1.064 ; -1.126 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11] ; main_clk_50 ; -1.030 ; -1.072 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12] ; main_clk_50 ; -1.044 ; -1.086 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]     ; main_clk_50 ; -1.129 ; -1.191 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]    ; main_clk_50 ; -1.129 ; -1.191 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]    ; main_clk_50 ; -1.018 ; -1.060 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N     ; main_clk_50 ; -1.061 ; -1.103 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N      ; main_clk_50 ; -0.998 ; -1.040 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]     ; main_clk_50 ; -1.068 ; -1.130 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]    ; main_clk_50 ; -1.044 ; -1.086 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]    ; main_clk_50 ; -0.994 ; -1.036 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]    ; main_clk_50 ; -0.984 ; -1.026 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]    ; main_clk_50 ; -0.988 ; -1.030 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]    ; main_clk_50 ; -0.994 ; -1.036 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]    ; main_clk_50 ; -0.978 ; -1.020 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]    ; main_clk_50 ; -0.968 ; -1.010 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]    ; main_clk_50 ; -0.978 ; -1.020 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]    ; main_clk_50 ; -1.014 ; -1.056 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]    ; main_clk_50 ; -1.004 ; -1.046 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]   ; main_clk_50 ; -0.961 ; -1.003 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]   ; main_clk_50 ; -1.048 ; -1.090 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]   ; main_clk_50 ; -0.981 ; -1.023 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]   ; main_clk_50 ; -0.974 ; -1.016 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]   ; main_clk_50 ; -1.068 ; -1.130 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]   ; main_clk_50 ; -0.984 ; -1.026 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQM[*]    ; main_clk_50 ; -1.051 ; -1.093 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[0]   ; main_clk_50 ; -0.982 ; -1.024 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[1]   ; main_clk_50 ; -1.051 ; -1.093 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N     ; main_clk_50 ; -1.038 ; -1.080 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N      ; main_clk_50 ; -1.065 ; -1.107 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK       ; main_clk_50 ; -2.820 ;        ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK       ; main_clk_50 ;        ; -2.815 ; Fall       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ;
; LEDG[*]        ; main_clk_50 ; 4.360  ; 4.552  ; Rise       ; main_clk_50                          ;
;  LEDG[0]       ; main_clk_50 ; 5.697  ; 6.052  ; Rise       ; main_clk_50                          ;
;  LEDG[1]       ; main_clk_50 ; 5.752  ; 6.097  ; Rise       ; main_clk_50                          ;
;  LEDG[2]       ; main_clk_50 ; 5.747  ; 6.034  ; Rise       ; main_clk_50                          ;
;  LEDG[3]       ; main_clk_50 ; 5.370  ; 5.660  ; Rise       ; main_clk_50                          ;
;  LEDG[4]       ; main_clk_50 ; 4.360  ; 4.552  ; Rise       ; main_clk_50                          ;
;  LEDG[5]       ; main_clk_50 ; 5.426  ; 5.700  ; Rise       ; main_clk_50                          ;
;  LEDG[6]       ; main_clk_50 ; 5.342  ; 5.601  ; Rise       ; main_clk_50                          ;
;  LEDG[7]       ; main_clk_50 ; 5.374  ; 5.663  ; Rise       ; main_clk_50                          ;
+----------------+-------------+--------+--------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                              ;
+--------------+-------------+--------+--------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+--------+--------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; -0.943 ; -1.015 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; -0.888 ; -0.948 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; -0.857 ; -0.917 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; -0.847 ; -0.907 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; -0.861 ; -0.921 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; -0.847 ; -0.907 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; -0.850 ; -0.910 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; -0.850 ; -0.910 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; -0.839 ; -0.899 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; -0.867 ; -0.927 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; -0.867 ; -0.927 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; -0.854 ; -0.914 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; -0.902 ; -0.962 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; -0.854 ; -0.914 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; -0.878 ; -0.938 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; -0.943 ; -1.015 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; -0.867 ; -0.927 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
+--------------+-------------+--------+--------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                      ;
+--------------+-------------+--------+--------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+--------+--------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; -1.211 ; -1.281 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; -1.156 ; -1.214 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; -1.126 ; -1.184 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; -1.116 ; -1.174 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; -1.130 ; -1.188 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; -1.116 ; -1.174 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; -1.120 ; -1.178 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; -1.120 ; -1.178 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; -1.110 ; -1.168 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; -1.136 ; -1.194 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; -1.136 ; -1.194 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; -1.123 ; -1.181 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; -1.170 ; -1.228 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; -1.123 ; -1.181 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; -1.146 ; -1.204 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; -1.211 ; -1.281 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; -1.136 ; -1.194 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
+--------------+-------------+--------+--------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                   ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; -0.983    ; -0.911    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; -0.916    ; -0.856    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; -0.885    ; -0.825    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; -0.875    ; -0.815    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; -0.889    ; -0.829    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; -0.875    ; -0.815    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; -0.878    ; -0.818    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; -0.878    ; -0.818    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; -0.867    ; -0.807    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; -0.895    ; -0.835    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; -0.895    ; -0.835    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; -0.882    ; -0.822    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; -0.930    ; -0.870    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; -0.882    ; -0.822    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; -0.906    ; -0.846    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; -0.983    ; -0.911    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; -0.895    ; -0.835    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                           ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; -1.250    ; -1.180    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; -1.183    ; -1.125    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; -1.153    ; -1.095    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; -1.143    ; -1.085    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; -1.157    ; -1.099    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; -1.143    ; -1.085    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; -1.147    ; -1.089    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; -1.147    ; -1.089    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; -1.137    ; -1.079    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; -1.163    ; -1.105    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; -1.163    ; -1.105    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; -1.150    ; -1.092    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; -1.197    ; -1.139    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; -1.150    ; -1.092    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; -1.173    ; -1.115    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; -1.250    ; -1.180    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; -1.163    ; -1.105    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 13
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 36.605 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                               ;
+---------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                      ; 3.141  ; 0.180 ; 13.307   ; 0.705   ; 9.374               ;
;  altera_reserved_tck                  ; 46.135 ; 0.181 ; 47.939   ; 0.705   ; 49.475              ;
;  m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 3.141  ; 0.181 ; 13.307   ; 2.785   ; 9.708               ;
;  main_clk_50                          ; 6.434  ; 0.180 ; 13.579   ; 2.765   ; 9.374               ;
; Design-wide TNS                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck                  ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  main_clk_50                          ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+---------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+--------------+-------------+-------+-------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+-------+-------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; 6.786 ; 7.207 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; 6.738 ; 7.159 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; 6.723 ; 7.144 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; 6.714 ; 7.135 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; 6.738 ; 7.159 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; 6.704 ; 7.125 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; 6.727 ; 7.148 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; 6.737 ; 7.158 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; 6.704 ; 7.125 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; 6.721 ; 7.142 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; 6.731 ; 7.152 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; 6.749 ; 7.170 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; 6.760 ; 7.181 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; 6.729 ; 7.150 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; 6.786 ; 7.207 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; 6.768 ; 7.189 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; 6.751 ; 7.172 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; KEY[*]       ; main_clk_50 ; 2.769 ; 3.241 ; Rise       ; main_clk_50                          ;
;  KEY[2]      ; main_clk_50 ; 2.769 ; 3.241 ; Rise       ; main_clk_50                          ;
;  KEY[3]      ; main_clk_50 ; 2.016 ; 2.430 ; Rise       ; main_clk_50                          ;
+--------------+-------------+-------+-------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+--------------+-------------+--------+--------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+--------+--------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; -4.603 ; -5.140 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; -4.634 ; -5.171 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; -4.623 ; -5.160 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; -4.613 ; -5.150 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; -4.637 ; -5.174 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; -4.603 ; -5.140 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; -4.626 ; -5.163 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; -4.636 ; -5.173 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; -4.605 ; -5.142 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; -4.623 ; -5.160 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; -4.633 ; -5.170 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; -4.650 ; -5.187 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; -4.658 ; -5.195 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; -4.630 ; -5.167 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; -4.684 ; -5.221 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; -4.664 ; -5.201 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; -4.653 ; -5.190 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; KEY[*]       ; main_clk_50 ; -0.701 ; -1.352 ; Rise       ; main_clk_50                          ;
;  KEY[2]      ; main_clk_50 ; -0.985 ; -1.681 ; Rise       ; main_clk_50                          ;
;  KEY[3]      ; main_clk_50 ; -0.701 ; -1.352 ; Rise       ; main_clk_50                          ;
+--------------+-------------+--------+--------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                              ;
+----------------+-------------+--------+--------+------------+--------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+----------------+-------------+--------+--------+------------+--------------------------------------+
; DRAM_ADDR[*]   ; main_clk_50 ; 1.222  ; 1.062  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 1.213  ; 1.053  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 1.144  ; 0.984  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 1.044  ; 0.881  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 1.222  ; 1.062  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 1.154  ; 0.994  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 1.169  ; 1.009  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 1.080  ; 0.917  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 1.105  ; 0.942  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 1.172  ; 1.012  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 1.167  ; 1.007  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10] ; main_clk_50 ; 1.126  ; 0.963  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11] ; main_clk_50 ; 1.194  ; 1.034  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12] ; main_clk_50 ; 1.179  ; 1.019  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]     ; main_clk_50 ; 1.209  ; 1.049  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]    ; main_clk_50 ; 1.054  ; 0.891  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]    ; main_clk_50 ; 1.209  ; 1.049  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N     ; main_clk_50 ; 1.160  ; 1.000  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N      ; main_clk_50 ; 1.229  ; 1.069  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]     ; main_clk_50 ; 1.267  ; 1.107  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]    ; main_clk_50 ; 1.177  ; 1.017  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]    ; main_clk_50 ; 1.233  ; 1.073  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]    ; main_clk_50 ; 1.243  ; 1.083  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]    ; main_clk_50 ; 1.238  ; 1.078  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]    ; main_clk_50 ; 1.233  ; 1.073  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]    ; main_clk_50 ; 1.250  ; 1.090  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]    ; main_clk_50 ; 1.260  ; 1.100  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]    ; main_clk_50 ; 1.253  ; 1.093  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]    ; main_clk_50 ; 1.214  ; 1.054  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]    ; main_clk_50 ; 1.224  ; 1.064  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]   ; main_clk_50 ; 1.267  ; 1.107  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]   ; main_clk_50 ; 1.174  ; 1.014  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]   ; main_clk_50 ; 1.247  ; 1.087  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]   ; main_clk_50 ; 1.249  ; 1.089  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]   ; main_clk_50 ; 1.115  ; 0.952  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]   ; main_clk_50 ; 1.244  ; 1.084  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQM[*]    ; main_clk_50 ; 1.245  ; 1.085  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[0]   ; main_clk_50 ; 1.245  ; 1.085  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[1]   ; main_clk_50 ; 1.170  ; 1.010  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N     ; main_clk_50 ; 1.188  ; 1.028  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N      ; main_clk_50 ; 1.156  ; 0.996  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK       ; main_clk_50 ; -2.173 ;        ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK       ; main_clk_50 ;        ; -2.172 ; Fall       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ;
; LEDG[*]        ; main_clk_50 ; 11.454 ; 11.392 ; Rise       ; main_clk_50                          ;
;  LEDG[0]       ; main_clk_50 ; 11.289 ; 11.347 ; Rise       ; main_clk_50                          ;
;  LEDG[1]       ; main_clk_50 ; 11.454 ; 11.392 ; Rise       ; main_clk_50                          ;
;  LEDG[2]       ; main_clk_50 ; 11.437 ; 11.252 ; Rise       ; main_clk_50                          ;
;  LEDG[3]       ; main_clk_50 ; 10.584 ; 10.548 ; Rise       ; main_clk_50                          ;
;  LEDG[4]       ; main_clk_50 ; 8.478  ; 8.576  ; Rise       ; main_clk_50                          ;
;  LEDG[5]       ; main_clk_50 ; 10.739 ; 10.618 ; Rise       ; main_clk_50                          ;
;  LEDG[6]       ; main_clk_50 ; 10.600 ; 10.473 ; Rise       ; main_clk_50                          ;
;  LEDG[7]       ; main_clk_50 ; 10.593 ; 10.546 ; Rise       ; main_clk_50                          ;
+----------------+-------------+--------+--------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                      ;
+----------------+-------------+--------+--------+------------+--------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+----------------+-------------+--------+--------+------------+--------------------------------------+
; DRAM_ADDR[*]   ; main_clk_50 ; -1.139 ; -1.201 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]  ; main_clk_50 ; -1.018 ; -1.060 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]  ; main_clk_50 ; -1.078 ; -1.120 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]  ; main_clk_50 ; -1.139 ; -1.201 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]  ; main_clk_50 ; -0.995 ; -1.037 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]  ; main_clk_50 ; -1.068 ; -1.110 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]  ; main_clk_50 ; -1.054 ; -1.096 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]  ; main_clk_50 ; -1.103 ; -1.165 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]  ; main_clk_50 ; -1.078 ; -1.140 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]  ; main_clk_50 ; -1.049 ; -1.091 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]  ; main_clk_50 ; -1.054 ; -1.096 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10] ; main_clk_50 ; -1.064 ; -1.126 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11] ; main_clk_50 ; -1.030 ; -1.072 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12] ; main_clk_50 ; -1.044 ; -1.086 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]     ; main_clk_50 ; -1.129 ; -1.191 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]    ; main_clk_50 ; -1.129 ; -1.191 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]    ; main_clk_50 ; -1.018 ; -1.060 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N     ; main_clk_50 ; -1.061 ; -1.103 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N      ; main_clk_50 ; -0.998 ; -1.040 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]     ; main_clk_50 ; -1.068 ; -1.130 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]    ; main_clk_50 ; -1.044 ; -1.086 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]    ; main_clk_50 ; -0.994 ; -1.036 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]    ; main_clk_50 ; -0.984 ; -1.026 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]    ; main_clk_50 ; -0.988 ; -1.030 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]    ; main_clk_50 ; -0.994 ; -1.036 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]    ; main_clk_50 ; -0.978 ; -1.020 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]    ; main_clk_50 ; -0.968 ; -1.010 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]    ; main_clk_50 ; -0.978 ; -1.020 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]    ; main_clk_50 ; -1.014 ; -1.056 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]    ; main_clk_50 ; -1.004 ; -1.046 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]   ; main_clk_50 ; -0.961 ; -1.003 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]   ; main_clk_50 ; -1.048 ; -1.090 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]   ; main_clk_50 ; -0.981 ; -1.023 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]   ; main_clk_50 ; -0.974 ; -1.016 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]   ; main_clk_50 ; -1.068 ; -1.130 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]   ; main_clk_50 ; -0.984 ; -1.026 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQM[*]    ; main_clk_50 ; -1.051 ; -1.093 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[0]   ; main_clk_50 ; -0.982 ; -1.024 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[1]   ; main_clk_50 ; -1.051 ; -1.093 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N     ; main_clk_50 ; -1.038 ; -1.080 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N      ; main_clk_50 ; -1.065 ; -1.107 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK       ; main_clk_50 ; -2.820 ;        ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK       ; main_clk_50 ;        ; -2.815 ; Fall       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ;
; LEDG[*]        ; main_clk_50 ; 4.360  ; 4.552  ; Rise       ; main_clk_50                          ;
;  LEDG[0]       ; main_clk_50 ; 5.697  ; 6.052  ; Rise       ; main_clk_50                          ;
;  LEDG[1]       ; main_clk_50 ; 5.752  ; 6.097  ; Rise       ; main_clk_50                          ;
;  LEDG[2]       ; main_clk_50 ; 5.747  ; 6.034  ; Rise       ; main_clk_50                          ;
;  LEDG[3]       ; main_clk_50 ; 5.370  ; 5.660  ; Rise       ; main_clk_50                          ;
;  LEDG[4]       ; main_clk_50 ; 4.360  ; 4.552  ; Rise       ; main_clk_50                          ;
;  LEDG[5]       ; main_clk_50 ; 5.426  ; 5.700  ; Rise       ; main_clk_50                          ;
;  LEDG[6]       ; main_clk_50 ; 5.342  ; 5.601  ; Rise       ; main_clk_50                          ;
;  LEDG[7]       ; main_clk_50 ; 5.374  ; 5.663  ; Rise       ; main_clk_50                          ;
+----------------+-------------+--------+--------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SW[0]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SW[1]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SW[2]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SW[3]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SW[4]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SW[5]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SW[6]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SW[7]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SW[8]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SW[9]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SW[10]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SW[11]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SW[12]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SW[13]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SW[14]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SW[15]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SW[16]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SW[17]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[16]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[17]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[18]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[19]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[20]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[21]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[22]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[23]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[24]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[25]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[26]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[27]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[28]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[29]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[30]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[31]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SW[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SW[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SW[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SW[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SW[4]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SW[5]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SW[6]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SW[7]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SW[8]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SW[9]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SW[10]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SW[11]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; SW[12]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; SW[13]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; SW[14]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; SW[15]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; SW[16]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SW[17]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-08 V                   ; 2.33 V              ; -0.0049 V           ; 0.041 V                              ; 0.094 V                              ; 8.74e-10 s                  ; 1.89e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-08 V                  ; 2.33 V             ; -0.0049 V          ; 0.041 V                             ; 0.094 V                             ; 8.74e-10 s                 ; 1.89e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SW[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SW[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SW[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SW[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SW[4]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SW[5]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SW[6]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SW[7]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SW[8]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SW[9]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SW[10]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SW[11]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; SW[12]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; SW[13]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; SW[14]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; SW[15]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; SW[16]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SW[17]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.15e-06 V                   ; 2.33 V              ; 3.15e-06 V          ; 0.014 V                              ; 0.05 V                               ; 1.08e-09 s                  ; 2.51e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.15e-06 V                  ; 2.33 V             ; 3.15e-06 V         ; 0.014 V                             ; 0.05 V                              ; 1.08e-09 s                 ; 2.51e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SW[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SW[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SW[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SW[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SW[4]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SW[5]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SW[6]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SW[7]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SW[8]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SW[9]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SW[10]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SW[11]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SW[12]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SW[13]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SW[14]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SW[15]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SW[16]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SW[17]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                             ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                  ; altera_reserved_tck                  ; 1094       ; 0          ; 24       ; 0        ;
; main_clk_50                          ; altera_reserved_tck                  ; false path ; 0          ; 0        ; 0        ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 30607      ; 0          ; 0        ; 0        ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 1          ; 1          ; 0        ; 0        ;
; main_clk_50                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 107        ; 0          ; 0        ; 0        ;
; altera_reserved_tck                  ; main_clk_50                          ; false path ; false path ; 0        ; 0        ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; main_clk_50                          ; 68         ; 0          ; 0        ; 0        ;
; main_clk_50                          ; main_clk_50                          ; 37694      ; 0          ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                              ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                  ; altera_reserved_tck                  ; 1094       ; 0          ; 24       ; 0        ;
; main_clk_50                          ; altera_reserved_tck                  ; false path ; 0          ; 0        ; 0        ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 30607      ; 0          ; 0        ; 0        ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 1          ; 1          ; 0        ; 0        ;
; main_clk_50                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 107        ; 0          ; 0        ; 0        ;
; altera_reserved_tck                  ; main_clk_50                          ; false path ; false path ; 0        ; 0        ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; main_clk_50                          ; 68         ; 0          ; 0        ; 0        ;
; main_clk_50                          ; main_clk_50                          ; 37694      ; 0          ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                      ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                  ; altera_reserved_tck                  ; 23       ; 0        ; 1        ; 0        ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 503      ; 0        ; 0        ; 0        ;
; main_clk_50                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 3        ; 0        ; 0        ; 0        ;
; main_clk_50                          ; main_clk_50                          ; 652      ; 0        ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                       ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                  ; altera_reserved_tck                  ; 23       ; 0        ; 1        ; 0        ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 503      ; 0        ; 0        ; 0        ;
; main_clk_50                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 3        ; 0        ; 0        ; 0        ;
; main_clk_50                          ; main_clk_50                          ; 652      ; 0        ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 4     ; 4    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Mon Oct 10 21:44:46 2016
Info: Command: quartus_sta Lab07 -c Lab07
Info: qsta_default_script.tcl version: #11
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'lab7.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332174): Ignored filter at lab7.sdc(233): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break|break_readreg* could not be matched with a keeper
Warning (332174): Ignored filter at lab7.sdc(233): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr* could not be matched with a keeper
Warning (332049): Ignored set_false_path at lab7.sdc(233): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break|break_readreg*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr*}]
Warning (332049): Ignored set_false_path at lab7.sdc(233): Argument <to> is an empty collection
Warning (332174): Ignored filter at lab7.sdc(234): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|*resetlatch could not be matched with a keeper
Warning (332174): Ignored filter at lab7.sdc(234): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[33] could not be matched with a keeper
Warning (332049): Ignored set_false_path at lab7.sdc(234): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|*resetlatch}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[33]}]
Warning (332049): Ignored set_false_path at lab7.sdc(234): Argument <to> is an empty collection
Warning (332174): Ignored filter at lab7.sdc(235): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready could not be matched with a keeper
Warning (332174): Ignored filter at lab7.sdc(235): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[0] could not be matched with a keeper
Warning (332049): Ignored set_false_path at lab7.sdc(235): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[0]}]
Warning (332049): Ignored set_false_path at lab7.sdc(235): Argument <to> is an empty collection
Warning (332174): Ignored filter at lab7.sdc(236): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_error could not be matched with a keeper
Warning (332174): Ignored filter at lab7.sdc(236): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[34] could not be matched with a keeper
Warning (332049): Ignored set_false_path at lab7.sdc(236): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_error}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[34]}]
Warning (332049): Ignored set_false_path at lab7.sdc(236): Argument <to> is an empty collection
Warning (332174): Ignored filter at lab7.sdc(237): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem|*MonDReg* could not be matched with a keeper
Warning (332049): Ignored set_false_path at lab7.sdc(237): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem|*MonDReg*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr*}]
Warning (332049): Ignored set_false_path at lab7.sdc(237): Argument <to> is an empty collection
Warning (332174): Ignored filter at lab7.sdc(238): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|*jdo* could not be matched with a keeper
Warning (332049): Ignored set_false_path at lab7.sdc(238): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|*jdo*}]
Warning (332049): Ignored set_false_path at lab7.sdc(238): Argument <to> is an empty collection
Warning (332174): Ignored filter at lab7.sdc(239): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|ir* could not be matched with a keeper
Warning (332049): Ignored set_false_path at lab7.sdc(239): Argument <to> is an empty collection
    Info (332050): set_false_path -from [get_keepers {sld_hub:*|irf_reg*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|ir*}]
Warning (332174): Ignored filter at lab7.sdc(240): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_go could not be matched with a keeper
Warning (332049): Ignored set_false_path at lab7.sdc(240): Argument <to> is an empty collection
    Info (332050): set_false_path -from [get_keepers {sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1]}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_go}]
Info (332104): Reading SDC File: 'Lab07_soc/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'Lab07_soc/synthesis/submodules/Lab07_soc_nios2_qsys_0.sdc'
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: m_lab7_soc|sdram_pll|sd1|pll7|clk[0] was found on node: m_lab7_soc|sdram_pll|sd1|pll7|clk[0] with settings that do not match the following PLL specifications:
        Warning (332056): -phase (expected: 0.00, found: -54.00)
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[1] (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[1] (Fall) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 3.141
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.141               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     6.434               0.000 main_clk_50 
    Info (332119):    46.135               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 main_clk_50 
    Info (332119):     0.402               0.000 altera_reserved_tck 
    Info (332119):     0.402               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case recovery slack is 13.307
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.307               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    13.579               0.000 main_clk_50 
    Info (332119):    47.939               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.469
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.469               0.000 altera_reserved_tck 
    Info (332119):     5.363               0.000 main_clk_50 
    Info (332119):     5.429               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.629
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.629               0.000 main_clk_50 
    Info (332119):     9.708               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    49.627               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 13 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 13
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 33.152 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: m_lab7_soc|sdram_pll|sd1|pll7|clk[0] was found on node: m_lab7_soc|sdram_pll|sd1|pll7|clk[0] with settings that do not match the following PLL specifications:
        Warning (332056): -phase (expected: 0.00, found: -54.00)
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[1] (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[1] (Fall) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 3.692
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.692               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     7.464               0.000 main_clk_50 
    Info (332119):    46.599               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.352
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.352               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     0.352               0.000 main_clk_50 
    Info (332119):     0.354               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 13.998
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.998               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    14.127               0.000 main_clk_50 
    Info (332119):    48.230               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.353               0.000 altera_reserved_tck 
    Info (332119):     4.808               0.000 main_clk_50 
    Info (332119):     4.944               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.646
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.646               0.000 main_clk_50 
    Info (332119):     9.709               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    49.568               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 13 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 13
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 33.737 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: m_lab7_soc|sdram_pll|sd1|pll7|clk[0] was found on node: m_lab7_soc|sdram_pll|sd1|pll7|clk[0] with settings that do not match the following PLL specifications:
        Warning (332056): -phase (expected: 0.00, found: -54.00)
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[1] (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[1] (Fall) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 5.328
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.328               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    11.677               0.000 main_clk_50 
    Info (332119):    48.236               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.180
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.180               0.000 main_clk_50 
    Info (332119):     0.181               0.000 altera_reserved_tck 
    Info (332119):     0.181               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case recovery slack is 16.390
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.390               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    16.501               0.000 main_clk_50 
    Info (332119):    49.175               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.705
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.705               0.000 altera_reserved_tck 
    Info (332119):     2.765               0.000 main_clk_50 
    Info (332119):     2.785               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.374
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.374               0.000 main_clk_50 
    Info (332119):     9.779               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    49.475               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 13 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 13
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 36.605 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 64 warnings
    Info: Peak virtual memory: 992 megabytes
    Info: Processing ended: Mon Oct 10 21:44:52 2016
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


