{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680273606800 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680273606801 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 31 08:40:06 2023 " "Processing started: Fri Mar 31 08:40:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680273606801 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680273606801 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practica_4 -c Practica_4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practica_4 -c Practica_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680273606801 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680273608074 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680273608074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_salidas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_salidas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_salidas-Behavioral " "Found design unit 1: mux_salidas-Behavioral" {  } { { "mux_salidas.vhd" "" { Text "C:/Arquitectura/Practica_4/mux_salidas.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680273624450 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_salidas " "Found entity 1: mux_salidas" {  } { { "mux_salidas.vhd" "" { Text "C:/Arquitectura/Practica_4/mux_salidas.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680273624450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680273624450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_ligas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_ligas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_ligas-Behavioral " "Found design unit 1: mux_ligas-Behavioral" {  } { { "mux_ligas.vhd" "" { Text "C:/Arquitectura/Practica_4/mux_ligas.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680273624454 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_ligas " "Found entity 1: mux_ligas" {  } { { "mux_ligas.vhd" "" { Text "C:/Arquitectura/Practica_4/mux_ligas.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680273624454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680273624454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_entradas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_entradas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_entradas-Behavioral " "Found design unit 1: mux_entradas-Behavioral" {  } { { "mux_entradas.vhd" "" { Text "C:/Arquitectura/Practica_4/mux_entradas.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680273624461 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_entradas " "Found entity 1: mux_entradas" {  } { { "mux_entradas.vhd" "" { Text "C:/Arquitectura/Practica_4/mux_entradas.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680273624461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680273624461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file practica_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Practica_4 " "Found entity 1: Practica_4" {  } { { "Practica_4.bdf" "" { Schematic "C:/Arquitectura/Practica_4/Practica_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680273624464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680273624464 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Practica_4 " "Elaborating entity \"Practica_4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680273624565 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register2.vhd 2 1 " "Using design file register2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register2-Behavioral " "Found design unit 1: register2-Behavioral" {  } { { "register2.vhd" "" { Text "C:/Arquitectura/Practica_4/register2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680273624616 ""} { "Info" "ISGN_ENTITY_NAME" "1 register2 " "Found entity 1: register2" {  } { { "register2.vhd" "" { Text "C:/Arquitectura/Practica_4/register2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680273624616 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1680273624616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register2 register2:inst10 " "Elaborating entity \"register2\" for hierarchy \"register2:inst10\"" {  } { { "Practica_4.bdf" "inst10" { Schematic "C:/Arquitectura/Practica_4/Practica_4.bdf" { { 104 -160 80 216 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680273624617 ""}
{ "Warning" "WSGN_SEARCH_FILE" "div_frec.vhd 2 1 " "Using design file div_frec.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_frec-Behavioral " "Found design unit 1: div_frec-Behavioral" {  } { { "div_frec.vhd" "" { Text "C:/Arquitectura/Practica_4/div_frec.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680273624663 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_frec " "Found entity 1: div_frec" {  } { { "div_frec.vhd" "" { Text "C:/Arquitectura/Practica_4/div_frec.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680273624663 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1680273624663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_frec div_frec:inst8 " "Elaborating entity \"div_frec\" for hierarchy \"div_frec:inst8\"" {  } { { "Practica_4.bdf" "inst8" { Schematic "C:/Arquitectura/Practica_4/Practica_4.bdf" { { 16 -392 -248 96 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680273624665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ligas mux_ligas:inst5 " "Elaborating entity \"mux_ligas\" for hierarchy \"mux_ligas:inst5\"" {  } { { "Practica_4.bdf" "inst5" { Schematic "C:/Arquitectura/Practica_4/Practica_4.bdf" { { 144 968 1136 256 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680273624668 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "liga mux_ligas.vhd(13) " "VHDL Process Statement warning at mux_ligas.vhd(13): inferring latch(es) for signal or variable \"liga\", which holds its previous value in one or more paths through the process" {  } { { "mux_ligas.vhd" "" { Text "C:/Arquitectura/Practica_4/mux_ligas.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1680273624669 "|Practica_4|mux_ligas:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "liga\[0\] mux_ligas.vhd(13) " "Inferred latch for \"liga\[0\]\" at mux_ligas.vhd(13)" {  } { { "mux_ligas.vhd" "" { Text "C:/Arquitectura/Practica_4/mux_ligas.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680273624669 "|Practica_4|mux_ligas:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "liga\[1\] mux_ligas.vhd(13) " "Inferred latch for \"liga\[1\]\" at mux_ligas.vhd(13)" {  } { { "mux_ligas.vhd" "" { Text "C:/Arquitectura/Practica_4/mux_ligas.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680273624669 "|Practica_4|mux_ligas:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "liga\[2\] mux_ligas.vhd(13) " "Inferred latch for \"liga\[2\]\" at mux_ligas.vhd(13)" {  } { { "mux_ligas.vhd" "" { Text "C:/Arquitectura/Practica_4/mux_ligas.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680273624669 "|Practica_4|mux_ligas:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_entradas mux_entradas:inst4 " "Elaborating entity \"mux_entradas\" for hierarchy \"mux_entradas:inst4\"" {  } { { "Practica_4.bdf" "inst4" { Schematic "C:/Arquitectura/Practica_4/Practica_4.bdf" { { -32 960 1136 112 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680273624670 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "entrada mux_entradas.vhd(14) " "VHDL Process Statement warning at mux_entradas.vhd(14): inferring latch(es) for signal or variable \"entrada\", which holds its previous value in one or more paths through the process" {  } { { "mux_entradas.vhd" "" { Text "C:/Arquitectura/Practica_4/mux_entradas.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1680273624671 "|mux_entradas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entrada mux_entradas.vhd(14) " "Inferred latch for \"entrada\" at mux_entradas.vhd(14)" {  } { { "mux_entradas.vhd" "" { Text "C:/Arquitectura/Practica_4/mux_entradas.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680273624671 "|mux_entradas"}
{ "Warning" "WSGN_SEARCH_FILE" "divisor_datos.vhd 2 1 " "Using design file divisor_datos.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_datos-Behavioral " "Found design unit 1: divisor_datos-Behavioral" {  } { { "divisor_datos.vhd" "" { Text "C:/Arquitectura/Practica_4/divisor_datos.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680273624707 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_datos " "Found entity 1: divisor_datos" {  } { { "divisor_datos.vhd" "" { Text "C:/Arquitectura/Practica_4/divisor_datos.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680273624707 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1680273624707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_datos divisor_datos:inst " "Elaborating entity \"divisor_datos\" for hierarchy \"divisor_datos:inst\"" {  } { { "Practica_4.bdf" "inst" { Schematic "C:/Arquitectura/Practica_4/Practica_4.bdf" { { 104 376 592 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680273624708 ""}
{ "Warning" "WSGN_SEARCH_FILE" "memory.vhd 2 1 " "Using design file memory.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-Behavioral " "Found design unit 1: memory-Behavioral" {  } { { "memory.vhd" "" { Text "C:/Arquitectura/Practica_4/memory.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680273624752 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/Arquitectura/Practica_4/memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680273624752 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1680273624752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:inst2 " "Elaborating entity \"memory\" for hierarchy \"memory:inst2\"" {  } { { "Practica_4.bdf" "inst2" { Schematic "C:/Arquitectura/Practica_4/Practica_4.bdf" { { 104 152 320 184 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680273624754 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_mem memory.vhd(37) " "VHDL Process Statement warning at memory.vhd(37): signal \"internal_mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "C:/Arquitectura/Practica_4/memory.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1680273624755 "|Practica_4|memory:inst2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "internal_mem\[7\] memory.vhd(14) " "Using initial value X (don't care) for net \"internal_mem\[7\]\" at memory.vhd(14)" {  } { { "memory.vhd" "" { Text "C:/Arquitectura/Practica_4/memory.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680273624755 "|Practica_4|memory:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_salidas mux_salidas:inst7 " "Elaborating entity \"mux_salidas\" for hierarchy \"mux_salidas:inst7\"" {  } { { "Practica_4.bdf" "inst7" { Schematic "C:/Arquitectura/Practica_4/Practica_4.bdf" { { 336 968 1160 448 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680273624756 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "salida mux_salidas.vhd(12) " "VHDL Process Statement warning at mux_salidas.vhd(12): inferring latch(es) for signal or variable \"salida\", which holds its previous value in one or more paths through the process" {  } { { "mux_salidas.vhd" "" { Text "C:/Arquitectura/Practica_4/mux_salidas.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1680273624757 "|Practica_4|mux_salidas:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[0\] mux_salidas.vhd(12) " "Inferred latch for \"salida\[0\]\" at mux_salidas.vhd(12)" {  } { { "mux_salidas.vhd" "" { Text "C:/Arquitectura/Practica_4/mux_salidas.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680273624758 "|Practica_4|mux_salidas:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[1\] mux_salidas.vhd(12) " "Inferred latch for \"salida\[1\]\" at mux_salidas.vhd(12)" {  } { { "mux_salidas.vhd" "" { Text "C:/Arquitectura/Practica_4/mux_salidas.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680273624758 "|Practica_4|mux_salidas:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[2\] mux_salidas.vhd(12) " "Inferred latch for \"salida\[2\]\" at mux_salidas.vhd(12)" {  } { { "mux_salidas.vhd" "" { Text "C:/Arquitectura/Practica_4/mux_salidas.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680273624758 "|Practica_4|mux_salidas:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[3\] mux_salidas.vhd(12) " "Inferred latch for \"salida\[3\]\" at mux_salidas.vhd(12)" {  } { { "mux_salidas.vhd" "" { Text "C:/Arquitectura/Practica_4/mux_salidas.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680273624758 "|Practica_4|mux_salidas:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[4\] mux_salidas.vhd(12) " "Inferred latch for \"salida\[4\]\" at mux_salidas.vhd(12)" {  } { { "mux_salidas.vhd" "" { Text "C:/Arquitectura/Practica_4/mux_salidas.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680273624758 "|Practica_4|mux_salidas:inst7"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_entradas:inst4\|entrada " "LATCH primitive \"mux_entradas:inst4\|entrada\" is permanently enabled" {  } { { "mux_entradas.vhd" "" { Text "C:/Arquitectura/Practica_4/mux_entradas.vhd" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1680273625163 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1680273625852 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1680273626469 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1680273626696 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680273626696 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "52 " "Implemented 52 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1680273626782 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1680273626782 ""} { "Info" "ICUT_CUT_TM_LCELLS" "38 " "Implemented 38 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1680273626782 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1680273626782 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680273626806 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 31 08:40:26 2023 " "Processing ended: Fri Mar 31 08:40:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680273626806 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680273626806 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680273626806 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680273626806 ""}
