
minibot32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000089f8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f0  08008b88  08008b88  00018b88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008d78  08008d78  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  08008d78  08008d78  00018d78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008d80  08008d80  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008d80  08008d80  00018d80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008d84  08008d84  00018d84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08008d88  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020010  2**0
                  CONTENTS
 10 .bss          000066bc  20000010  20000010  00020010  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200066cc  200066cc  00020010  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001fff4  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000050b4  00000000  00000000  00040034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000019a0  00000000  00000000  000450e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001758  00000000  00000000  00046a88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002865c  00000000  00000000  000481e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00020d08  00000000  00000000  0007083c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dadc7  00000000  00000000  00091544  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0016c30b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000066f8  00000000  00000000  0016c35c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000010 	.word	0x20000010
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008b70 	.word	0x08008b70

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000014 	.word	0x20000014
 80001cc:	08008b70 	.word	0x08008b70

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b974 	b.w	80004d0 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	4604      	mov	r4, r0
 8000208:	468e      	mov	lr, r1
 800020a:	2b00      	cmp	r3, #0
 800020c:	d14d      	bne.n	80002aa <__udivmoddi4+0xaa>
 800020e:	428a      	cmp	r2, r1
 8000210:	4694      	mov	ip, r2
 8000212:	d969      	bls.n	80002e8 <__udivmoddi4+0xe8>
 8000214:	fab2 f282 	clz	r2, r2
 8000218:	b152      	cbz	r2, 8000230 <__udivmoddi4+0x30>
 800021a:	fa01 f302 	lsl.w	r3, r1, r2
 800021e:	f1c2 0120 	rsb	r1, r2, #32
 8000222:	fa20 f101 	lsr.w	r1, r0, r1
 8000226:	fa0c fc02 	lsl.w	ip, ip, r2
 800022a:	ea41 0e03 	orr.w	lr, r1, r3
 800022e:	4094      	lsls	r4, r2
 8000230:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000234:	0c21      	lsrs	r1, r4, #16
 8000236:	fbbe f6f8 	udiv	r6, lr, r8
 800023a:	fa1f f78c 	uxth.w	r7, ip
 800023e:	fb08 e316 	mls	r3, r8, r6, lr
 8000242:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000246:	fb06 f107 	mul.w	r1, r6, r7
 800024a:	4299      	cmp	r1, r3
 800024c:	d90a      	bls.n	8000264 <__udivmoddi4+0x64>
 800024e:	eb1c 0303 	adds.w	r3, ip, r3
 8000252:	f106 30ff 	add.w	r0, r6, #4294967295
 8000256:	f080 811f 	bcs.w	8000498 <__udivmoddi4+0x298>
 800025a:	4299      	cmp	r1, r3
 800025c:	f240 811c 	bls.w	8000498 <__udivmoddi4+0x298>
 8000260:	3e02      	subs	r6, #2
 8000262:	4463      	add	r3, ip
 8000264:	1a5b      	subs	r3, r3, r1
 8000266:	b2a4      	uxth	r4, r4
 8000268:	fbb3 f0f8 	udiv	r0, r3, r8
 800026c:	fb08 3310 	mls	r3, r8, r0, r3
 8000270:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000274:	fb00 f707 	mul.w	r7, r0, r7
 8000278:	42a7      	cmp	r7, r4
 800027a:	d90a      	bls.n	8000292 <__udivmoddi4+0x92>
 800027c:	eb1c 0404 	adds.w	r4, ip, r4
 8000280:	f100 33ff 	add.w	r3, r0, #4294967295
 8000284:	f080 810a 	bcs.w	800049c <__udivmoddi4+0x29c>
 8000288:	42a7      	cmp	r7, r4
 800028a:	f240 8107 	bls.w	800049c <__udivmoddi4+0x29c>
 800028e:	4464      	add	r4, ip
 8000290:	3802      	subs	r0, #2
 8000292:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000296:	1be4      	subs	r4, r4, r7
 8000298:	2600      	movs	r6, #0
 800029a:	b11d      	cbz	r5, 80002a4 <__udivmoddi4+0xa4>
 800029c:	40d4      	lsrs	r4, r2
 800029e:	2300      	movs	r3, #0
 80002a0:	e9c5 4300 	strd	r4, r3, [r5]
 80002a4:	4631      	mov	r1, r6
 80002a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002aa:	428b      	cmp	r3, r1
 80002ac:	d909      	bls.n	80002c2 <__udivmoddi4+0xc2>
 80002ae:	2d00      	cmp	r5, #0
 80002b0:	f000 80ef 	beq.w	8000492 <__udivmoddi4+0x292>
 80002b4:	2600      	movs	r6, #0
 80002b6:	e9c5 0100 	strd	r0, r1, [r5]
 80002ba:	4630      	mov	r0, r6
 80002bc:	4631      	mov	r1, r6
 80002be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c2:	fab3 f683 	clz	r6, r3
 80002c6:	2e00      	cmp	r6, #0
 80002c8:	d14a      	bne.n	8000360 <__udivmoddi4+0x160>
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d302      	bcc.n	80002d4 <__udivmoddi4+0xd4>
 80002ce:	4282      	cmp	r2, r0
 80002d0:	f200 80f9 	bhi.w	80004c6 <__udivmoddi4+0x2c6>
 80002d4:	1a84      	subs	r4, r0, r2
 80002d6:	eb61 0303 	sbc.w	r3, r1, r3
 80002da:	2001      	movs	r0, #1
 80002dc:	469e      	mov	lr, r3
 80002de:	2d00      	cmp	r5, #0
 80002e0:	d0e0      	beq.n	80002a4 <__udivmoddi4+0xa4>
 80002e2:	e9c5 4e00 	strd	r4, lr, [r5]
 80002e6:	e7dd      	b.n	80002a4 <__udivmoddi4+0xa4>
 80002e8:	b902      	cbnz	r2, 80002ec <__udivmoddi4+0xec>
 80002ea:	deff      	udf	#255	; 0xff
 80002ec:	fab2 f282 	clz	r2, r2
 80002f0:	2a00      	cmp	r2, #0
 80002f2:	f040 8092 	bne.w	800041a <__udivmoddi4+0x21a>
 80002f6:	eba1 010c 	sub.w	r1, r1, ip
 80002fa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002fe:	fa1f fe8c 	uxth.w	lr, ip
 8000302:	2601      	movs	r6, #1
 8000304:	0c20      	lsrs	r0, r4, #16
 8000306:	fbb1 f3f7 	udiv	r3, r1, r7
 800030a:	fb07 1113 	mls	r1, r7, r3, r1
 800030e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000312:	fb0e f003 	mul.w	r0, lr, r3
 8000316:	4288      	cmp	r0, r1
 8000318:	d908      	bls.n	800032c <__udivmoddi4+0x12c>
 800031a:	eb1c 0101 	adds.w	r1, ip, r1
 800031e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x12a>
 8000324:	4288      	cmp	r0, r1
 8000326:	f200 80cb 	bhi.w	80004c0 <__udivmoddi4+0x2c0>
 800032a:	4643      	mov	r3, r8
 800032c:	1a09      	subs	r1, r1, r0
 800032e:	b2a4      	uxth	r4, r4
 8000330:	fbb1 f0f7 	udiv	r0, r1, r7
 8000334:	fb07 1110 	mls	r1, r7, r0, r1
 8000338:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800033c:	fb0e fe00 	mul.w	lr, lr, r0
 8000340:	45a6      	cmp	lr, r4
 8000342:	d908      	bls.n	8000356 <__udivmoddi4+0x156>
 8000344:	eb1c 0404 	adds.w	r4, ip, r4
 8000348:	f100 31ff 	add.w	r1, r0, #4294967295
 800034c:	d202      	bcs.n	8000354 <__udivmoddi4+0x154>
 800034e:	45a6      	cmp	lr, r4
 8000350:	f200 80bb 	bhi.w	80004ca <__udivmoddi4+0x2ca>
 8000354:	4608      	mov	r0, r1
 8000356:	eba4 040e 	sub.w	r4, r4, lr
 800035a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800035e:	e79c      	b.n	800029a <__udivmoddi4+0x9a>
 8000360:	f1c6 0720 	rsb	r7, r6, #32
 8000364:	40b3      	lsls	r3, r6
 8000366:	fa22 fc07 	lsr.w	ip, r2, r7
 800036a:	ea4c 0c03 	orr.w	ip, ip, r3
 800036e:	fa20 f407 	lsr.w	r4, r0, r7
 8000372:	fa01 f306 	lsl.w	r3, r1, r6
 8000376:	431c      	orrs	r4, r3
 8000378:	40f9      	lsrs	r1, r7
 800037a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800037e:	fa00 f306 	lsl.w	r3, r0, r6
 8000382:	fbb1 f8f9 	udiv	r8, r1, r9
 8000386:	0c20      	lsrs	r0, r4, #16
 8000388:	fa1f fe8c 	uxth.w	lr, ip
 800038c:	fb09 1118 	mls	r1, r9, r8, r1
 8000390:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000394:	fb08 f00e 	mul.w	r0, r8, lr
 8000398:	4288      	cmp	r0, r1
 800039a:	fa02 f206 	lsl.w	r2, r2, r6
 800039e:	d90b      	bls.n	80003b8 <__udivmoddi4+0x1b8>
 80003a0:	eb1c 0101 	adds.w	r1, ip, r1
 80003a4:	f108 3aff 	add.w	sl, r8, #4294967295
 80003a8:	f080 8088 	bcs.w	80004bc <__udivmoddi4+0x2bc>
 80003ac:	4288      	cmp	r0, r1
 80003ae:	f240 8085 	bls.w	80004bc <__udivmoddi4+0x2bc>
 80003b2:	f1a8 0802 	sub.w	r8, r8, #2
 80003b6:	4461      	add	r1, ip
 80003b8:	1a09      	subs	r1, r1, r0
 80003ba:	b2a4      	uxth	r4, r4
 80003bc:	fbb1 f0f9 	udiv	r0, r1, r9
 80003c0:	fb09 1110 	mls	r1, r9, r0, r1
 80003c4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003c8:	fb00 fe0e 	mul.w	lr, r0, lr
 80003cc:	458e      	cmp	lr, r1
 80003ce:	d908      	bls.n	80003e2 <__udivmoddi4+0x1e2>
 80003d0:	eb1c 0101 	adds.w	r1, ip, r1
 80003d4:	f100 34ff 	add.w	r4, r0, #4294967295
 80003d8:	d26c      	bcs.n	80004b4 <__udivmoddi4+0x2b4>
 80003da:	458e      	cmp	lr, r1
 80003dc:	d96a      	bls.n	80004b4 <__udivmoddi4+0x2b4>
 80003de:	3802      	subs	r0, #2
 80003e0:	4461      	add	r1, ip
 80003e2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003e6:	fba0 9402 	umull	r9, r4, r0, r2
 80003ea:	eba1 010e 	sub.w	r1, r1, lr
 80003ee:	42a1      	cmp	r1, r4
 80003f0:	46c8      	mov	r8, r9
 80003f2:	46a6      	mov	lr, r4
 80003f4:	d356      	bcc.n	80004a4 <__udivmoddi4+0x2a4>
 80003f6:	d053      	beq.n	80004a0 <__udivmoddi4+0x2a0>
 80003f8:	b15d      	cbz	r5, 8000412 <__udivmoddi4+0x212>
 80003fa:	ebb3 0208 	subs.w	r2, r3, r8
 80003fe:	eb61 010e 	sbc.w	r1, r1, lr
 8000402:	fa01 f707 	lsl.w	r7, r1, r7
 8000406:	fa22 f306 	lsr.w	r3, r2, r6
 800040a:	40f1      	lsrs	r1, r6
 800040c:	431f      	orrs	r7, r3
 800040e:	e9c5 7100 	strd	r7, r1, [r5]
 8000412:	2600      	movs	r6, #0
 8000414:	4631      	mov	r1, r6
 8000416:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041a:	f1c2 0320 	rsb	r3, r2, #32
 800041e:	40d8      	lsrs	r0, r3
 8000420:	fa0c fc02 	lsl.w	ip, ip, r2
 8000424:	fa21 f303 	lsr.w	r3, r1, r3
 8000428:	4091      	lsls	r1, r2
 800042a:	4301      	orrs	r1, r0
 800042c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000430:	fa1f fe8c 	uxth.w	lr, ip
 8000434:	fbb3 f0f7 	udiv	r0, r3, r7
 8000438:	fb07 3610 	mls	r6, r7, r0, r3
 800043c:	0c0b      	lsrs	r3, r1, #16
 800043e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000442:	fb00 f60e 	mul.w	r6, r0, lr
 8000446:	429e      	cmp	r6, r3
 8000448:	fa04 f402 	lsl.w	r4, r4, r2
 800044c:	d908      	bls.n	8000460 <__udivmoddi4+0x260>
 800044e:	eb1c 0303 	adds.w	r3, ip, r3
 8000452:	f100 38ff 	add.w	r8, r0, #4294967295
 8000456:	d22f      	bcs.n	80004b8 <__udivmoddi4+0x2b8>
 8000458:	429e      	cmp	r6, r3
 800045a:	d92d      	bls.n	80004b8 <__udivmoddi4+0x2b8>
 800045c:	3802      	subs	r0, #2
 800045e:	4463      	add	r3, ip
 8000460:	1b9b      	subs	r3, r3, r6
 8000462:	b289      	uxth	r1, r1
 8000464:	fbb3 f6f7 	udiv	r6, r3, r7
 8000468:	fb07 3316 	mls	r3, r7, r6, r3
 800046c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000470:	fb06 f30e 	mul.w	r3, r6, lr
 8000474:	428b      	cmp	r3, r1
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x28a>
 8000478:	eb1c 0101 	adds.w	r1, ip, r1
 800047c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000480:	d216      	bcs.n	80004b0 <__udivmoddi4+0x2b0>
 8000482:	428b      	cmp	r3, r1
 8000484:	d914      	bls.n	80004b0 <__udivmoddi4+0x2b0>
 8000486:	3e02      	subs	r6, #2
 8000488:	4461      	add	r1, ip
 800048a:	1ac9      	subs	r1, r1, r3
 800048c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000490:	e738      	b.n	8000304 <__udivmoddi4+0x104>
 8000492:	462e      	mov	r6, r5
 8000494:	4628      	mov	r0, r5
 8000496:	e705      	b.n	80002a4 <__udivmoddi4+0xa4>
 8000498:	4606      	mov	r6, r0
 800049a:	e6e3      	b.n	8000264 <__udivmoddi4+0x64>
 800049c:	4618      	mov	r0, r3
 800049e:	e6f8      	b.n	8000292 <__udivmoddi4+0x92>
 80004a0:	454b      	cmp	r3, r9
 80004a2:	d2a9      	bcs.n	80003f8 <__udivmoddi4+0x1f8>
 80004a4:	ebb9 0802 	subs.w	r8, r9, r2
 80004a8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004ac:	3801      	subs	r0, #1
 80004ae:	e7a3      	b.n	80003f8 <__udivmoddi4+0x1f8>
 80004b0:	4646      	mov	r6, r8
 80004b2:	e7ea      	b.n	800048a <__udivmoddi4+0x28a>
 80004b4:	4620      	mov	r0, r4
 80004b6:	e794      	b.n	80003e2 <__udivmoddi4+0x1e2>
 80004b8:	4640      	mov	r0, r8
 80004ba:	e7d1      	b.n	8000460 <__udivmoddi4+0x260>
 80004bc:	46d0      	mov	r8, sl
 80004be:	e77b      	b.n	80003b8 <__udivmoddi4+0x1b8>
 80004c0:	3b02      	subs	r3, #2
 80004c2:	4461      	add	r1, ip
 80004c4:	e732      	b.n	800032c <__udivmoddi4+0x12c>
 80004c6:	4630      	mov	r0, r6
 80004c8:	e709      	b.n	80002de <__udivmoddi4+0xde>
 80004ca:	4464      	add	r4, ip
 80004cc:	3802      	subs	r0, #2
 80004ce:	e742      	b.n	8000356 <__udivmoddi4+0x156>

080004d0 <__aeabi_idiv0>:
 80004d0:	4770      	bx	lr
 80004d2:	bf00      	nop

080004d4 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80004d4:	b580      	push	{r7, lr}
 80004d6:	b08a      	sub	sp, #40	; 0x28
 80004d8:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80004da:	4b30      	ldr	r3, [pc, #192]	; (800059c <MX_CAN1_Init+0xc8>)
 80004dc:	4a30      	ldr	r2, [pc, #192]	; (80005a0 <MX_CAN1_Init+0xcc>)
 80004de:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 6;
 80004e0:	4b2e      	ldr	r3, [pc, #184]	; (800059c <MX_CAN1_Init+0xc8>)
 80004e2:	2206      	movs	r2, #6
 80004e4:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80004e6:	4b2d      	ldr	r3, [pc, #180]	; (800059c <MX_CAN1_Init+0xc8>)
 80004e8:	2200      	movs	r2, #0
 80004ea:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80004ec:	4b2b      	ldr	r3, [pc, #172]	; (800059c <MX_CAN1_Init+0xc8>)
 80004ee:	2200      	movs	r2, #0
 80004f0:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_11TQ;
 80004f2:	4b2a      	ldr	r3, [pc, #168]	; (800059c <MX_CAN1_Init+0xc8>)
 80004f4:	f44f 2220 	mov.w	r2, #655360	; 0xa0000
 80004f8:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 80004fa:	4b28      	ldr	r3, [pc, #160]	; (800059c <MX_CAN1_Init+0xc8>)
 80004fc:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000500:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000502:	4b26      	ldr	r3, [pc, #152]	; (800059c <MX_CAN1_Init+0xc8>)
 8000504:	2200      	movs	r2, #0
 8000506:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 8000508:	4b24      	ldr	r3, [pc, #144]	; (800059c <MX_CAN1_Init+0xc8>)
 800050a:	2201      	movs	r2, #1
 800050c:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 800050e:	4b23      	ldr	r3, [pc, #140]	; (800059c <MX_CAN1_Init+0xc8>)
 8000510:	2200      	movs	r2, #0
 8000512:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000514:	4b21      	ldr	r3, [pc, #132]	; (800059c <MX_CAN1_Init+0xc8>)
 8000516:	2200      	movs	r2, #0
 8000518:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800051a:	4b20      	ldr	r3, [pc, #128]	; (800059c <MX_CAN1_Init+0xc8>)
 800051c:	2200      	movs	r2, #0
 800051e:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = ENABLE;
 8000520:	4b1e      	ldr	r3, [pc, #120]	; (800059c <MX_CAN1_Init+0xc8>)
 8000522:	2201      	movs	r2, #1
 8000524:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000526:	481d      	ldr	r0, [pc, #116]	; (800059c <MX_CAN1_Init+0xc8>)
 8000528:	f001 fe6a 	bl	8002200 <HAL_CAN_Init>
 800052c:	4603      	mov	r3, r0
 800052e:	2b00      	cmp	r3, #0
 8000530:	d001      	beq.n	8000536 <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 8000532:	f000 fb07 	bl	8000b44 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
  sFilterConfig.FilterBank = 0;
 8000536:	2300      	movs	r3, #0
 8000538:	617b      	str	r3, [r7, #20]
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800053a:	2300      	movs	r3, #0
 800053c:	61bb      	str	r3, [r7, #24]
  sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 800053e:	2301      	movs	r3, #1
 8000540:	61fb      	str	r3, [r7, #28]
  sFilterConfig.FilterIdHigh = 0x0000;
 8000542:	2300      	movs	r3, #0
 8000544:	603b      	str	r3, [r7, #0]
  sFilterConfig.FilterIdLow = 0x0000;
 8000546:	2300      	movs	r3, #0
 8000548:	607b      	str	r3, [r7, #4]
  sFilterConfig.FilterMaskIdHigh = 0x0000;
 800054a:	2300      	movs	r3, #0
 800054c:	60bb      	str	r3, [r7, #8]
  sFilterConfig.FilterMaskIdLow = 0x0000;
 800054e:	2300      	movs	r3, #0
 8000550:	60fb      	str	r3, [r7, #12]
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000552:	2300      	movs	r3, #0
 8000554:	613b      	str	r3, [r7, #16]
  sFilterConfig.FilterActivation = ENABLE;
 8000556:	2301      	movs	r3, #1
 8000558:	623b      	str	r3, [r7, #32]
  //sFilterConfig.SlaveStartFilterBank = 14;

  if(HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK)
 800055a:	463b      	mov	r3, r7
 800055c:	4619      	mov	r1, r3
 800055e:	480f      	ldr	r0, [pc, #60]	; (800059c <MX_CAN1_Init+0xc8>)
 8000560:	f001 ff4a 	bl	80023f8 <HAL_CAN_ConfigFilter>
 8000564:	4603      	mov	r3, r0
 8000566:	2b00      	cmp	r3, #0
 8000568:	d001      	beq.n	800056e <MX_CAN1_Init+0x9a>
  {
  	Error_Handler();
 800056a:	f000 faeb 	bl	8000b44 <Error_Handler>
  }
  if (HAL_CAN_Start(&hcan1) != HAL_OK) {
 800056e:	480b      	ldr	r0, [pc, #44]	; (800059c <MX_CAN1_Init+0xc8>)
 8000570:	f002 f822 	bl	80025b8 <HAL_CAN_Start>
 8000574:	4603      	mov	r3, r0
 8000576:	2b00      	cmp	r3, #0
 8000578:	d001      	beq.n	800057e <MX_CAN1_Init+0xaa>
	Error_Handler();
 800057a:	f000 fae3 	bl	8000b44 <Error_Handler>
  }
  if (HAL_CAN_ActivateNotification(&hcan1,
 800057e:	f648 4102 	movw	r1, #35842	; 0x8c02
 8000582:	4806      	ldr	r0, [pc, #24]	; (800059c <MX_CAN1_Init+0xc8>)
 8000584:	f002 f85c 	bl	8002640 <HAL_CAN_ActivateNotification>
 8000588:	4603      	mov	r3, r0
 800058a:	2b00      	cmp	r3, #0
 800058c:	d001      	beq.n	8000592 <MX_CAN1_Init+0xbe>
	CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_ERROR | CAN_IT_BUSOFF
			| CAN_IT_LAST_ERROR_CODE) != HAL_OK) {
	Error_Handler();
 800058e:	f000 fad9 	bl	8000b44 <Error_Handler>
  }
  /* USER CODE END CAN1_Init 2 */

}
 8000592:	bf00      	nop
 8000594:	3728      	adds	r7, #40	; 0x28
 8000596:	46bd      	mov	sp, r7
 8000598:	bd80      	pop	{r7, pc}
 800059a:	bf00      	nop
 800059c:	2000002c 	.word	0x2000002c
 80005a0:	40006400 	.word	0x40006400

080005a4 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b08a      	sub	sp, #40	; 0x28
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005ac:	f107 0314 	add.w	r3, r7, #20
 80005b0:	2200      	movs	r2, #0
 80005b2:	601a      	str	r2, [r3, #0]
 80005b4:	605a      	str	r2, [r3, #4]
 80005b6:	609a      	str	r2, [r3, #8]
 80005b8:	60da      	str	r2, [r3, #12]
 80005ba:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	4a19      	ldr	r2, [pc, #100]	; (8000628 <HAL_CAN_MspInit+0x84>)
 80005c2:	4293      	cmp	r3, r2
 80005c4:	d12c      	bne.n	8000620 <HAL_CAN_MspInit+0x7c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80005c6:	2300      	movs	r3, #0
 80005c8:	613b      	str	r3, [r7, #16]
 80005ca:	4b18      	ldr	r3, [pc, #96]	; (800062c <HAL_CAN_MspInit+0x88>)
 80005cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005ce:	4a17      	ldr	r2, [pc, #92]	; (800062c <HAL_CAN_MspInit+0x88>)
 80005d0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80005d4:	6413      	str	r3, [r2, #64]	; 0x40
 80005d6:	4b15      	ldr	r3, [pc, #84]	; (800062c <HAL_CAN_MspInit+0x88>)
 80005d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80005de:	613b      	str	r3, [r7, #16]
 80005e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80005e2:	2300      	movs	r3, #0
 80005e4:	60fb      	str	r3, [r7, #12]
 80005e6:	4b11      	ldr	r3, [pc, #68]	; (800062c <HAL_CAN_MspInit+0x88>)
 80005e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ea:	4a10      	ldr	r2, [pc, #64]	; (800062c <HAL_CAN_MspInit+0x88>)
 80005ec:	f043 0302 	orr.w	r3, r3, #2
 80005f0:	6313      	str	r3, [r2, #48]	; 0x30
 80005f2:	4b0e      	ldr	r3, [pc, #56]	; (800062c <HAL_CAN_MspInit+0x88>)
 80005f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005f6:	f003 0302 	and.w	r3, r3, #2
 80005fa:	60fb      	str	r3, [r7, #12]
 80005fc:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80005fe:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000602:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000604:	2302      	movs	r3, #2
 8000606:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000608:	2300      	movs	r3, #0
 800060a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800060c:	2303      	movs	r3, #3
 800060e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000610:	2309      	movs	r3, #9
 8000612:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000614:	f107 0314 	add.w	r3, r7, #20
 8000618:	4619      	mov	r1, r3
 800061a:	4805      	ldr	r0, [pc, #20]	; (8000630 <HAL_CAN_MspInit+0x8c>)
 800061c:	f002 fffe 	bl	800361c <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8000620:	bf00      	nop
 8000622:	3728      	adds	r7, #40	; 0x28
 8000624:	46bd      	mov	sp, r7
 8000626:	bd80      	pop	{r7, pc}
 8000628:	40006400 	.word	0x40006400
 800062c:	40023800 	.word	0x40023800
 8000630:	40020400 	.word	0x40020400

08000634 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b082      	sub	sp, #8
 8000638:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800063a:	2300      	movs	r3, #0
 800063c:	607b      	str	r3, [r7, #4]
 800063e:	4b1b      	ldr	r3, [pc, #108]	; (80006ac <MX_DMA_Init+0x78>)
 8000640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000642:	4a1a      	ldr	r2, [pc, #104]	; (80006ac <MX_DMA_Init+0x78>)
 8000644:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000648:	6313      	str	r3, [r2, #48]	; 0x30
 800064a:	4b18      	ldr	r3, [pc, #96]	; (80006ac <MX_DMA_Init+0x78>)
 800064c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800064e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000652:	607b      	str	r3, [r7, #4]
 8000654:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000656:	2300      	movs	r3, #0
 8000658:	603b      	str	r3, [r7, #0]
 800065a:	4b14      	ldr	r3, [pc, #80]	; (80006ac <MX_DMA_Init+0x78>)
 800065c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800065e:	4a13      	ldr	r2, [pc, #76]	; (80006ac <MX_DMA_Init+0x78>)
 8000660:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000664:	6313      	str	r3, [r2, #48]	; 0x30
 8000666:	4b11      	ldr	r3, [pc, #68]	; (80006ac <MX_DMA_Init+0x78>)
 8000668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800066a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800066e:	603b      	str	r3, [r7, #0]
 8000670:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8000672:	2200      	movs	r2, #0
 8000674:	2105      	movs	r1, #5
 8000676:	200c      	movs	r0, #12
 8000678:	f002 f8c0 	bl	80027fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800067c:	200c      	movs	r0, #12
 800067e:	f002 f8d9 	bl	8002834 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8000682:	2200      	movs	r2, #0
 8000684:	2105      	movs	r1, #5
 8000686:	2010      	movs	r0, #16
 8000688:	f002 f8b8 	bl	80027fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800068c:	2010      	movs	r0, #16
 800068e:	f002 f8d1 	bl	8002834 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8000692:	2200      	movs	r2, #0
 8000694:	2105      	movs	r1, #5
 8000696:	203a      	movs	r0, #58	; 0x3a
 8000698:	f002 f8b0 	bl	80027fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800069c:	203a      	movs	r0, #58	; 0x3a
 800069e:	f002 f8c9 	bl	8002834 <HAL_NVIC_EnableIRQ>

}
 80006a2:	bf00      	nop
 80006a4:	3708      	adds	r7, #8
 80006a6:	46bd      	mov	sp, r7
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	bf00      	nop
 80006ac:	40023800 	.word	0x40023800

080006b0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80006b0:	b580      	push	{r7, lr}
 80006b2:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80006b4:	4a20      	ldr	r2, [pc, #128]	; (8000738 <MX_FREERTOS_Init+0x88>)
 80006b6:	2100      	movs	r1, #0
 80006b8:	4820      	ldr	r0, [pc, #128]	; (800073c <MX_FREERTOS_Init+0x8c>)
 80006ba:	f005 fd15 	bl	80060e8 <osThreadNew>
 80006be:	4603      	mov	r3, r0
 80006c0:	4a1f      	ldr	r2, [pc, #124]	; (8000740 <MX_FREERTOS_Init+0x90>)
 80006c2:	6013      	str	r3, [r2, #0]

  /* creation of OutputsTask */
  OutputsTaskHandle = osThreadNew(StartOutputsTask, NULL, &OutputsTask_attributes);
 80006c4:	4a1f      	ldr	r2, [pc, #124]	; (8000744 <MX_FREERTOS_Init+0x94>)
 80006c6:	2100      	movs	r1, #0
 80006c8:	481f      	ldr	r0, [pc, #124]	; (8000748 <MX_FREERTOS_Init+0x98>)
 80006ca:	f005 fd0d 	bl	80060e8 <osThreadNew>
 80006ce:	4603      	mov	r3, r0
 80006d0:	4a1e      	ldr	r2, [pc, #120]	; (800074c <MX_FREERTOS_Init+0x9c>)
 80006d2:	6013      	str	r3, [r2, #0]

  /* creation of InputsTask */
  InputsTaskHandle = osThreadNew(StartInputsTask, NULL, &InputsTask_attributes);
 80006d4:	4a1e      	ldr	r2, [pc, #120]	; (8000750 <MX_FREERTOS_Init+0xa0>)
 80006d6:	2100      	movs	r1, #0
 80006d8:	481e      	ldr	r0, [pc, #120]	; (8000754 <MX_FREERTOS_Init+0xa4>)
 80006da:	f005 fd05 	bl	80060e8 <osThreadNew>
 80006de:	4603      	mov	r3, r0
 80006e0:	4a1d      	ldr	r2, [pc, #116]	; (8000758 <MX_FREERTOS_Init+0xa8>)
 80006e2:	6013      	str	r3, [r2, #0]

  /* creation of ServoTask */
  ServoTaskHandle = osThreadNew(StartServoTask, NULL, &ServoTask_attributes);
 80006e4:	4a1d      	ldr	r2, [pc, #116]	; (800075c <MX_FREERTOS_Init+0xac>)
 80006e6:	2100      	movs	r1, #0
 80006e8:	481d      	ldr	r0, [pc, #116]	; (8000760 <MX_FREERTOS_Init+0xb0>)
 80006ea:	f005 fcfd 	bl	80060e8 <osThreadNew>
 80006ee:	4603      	mov	r3, r0
 80006f0:	4a1c      	ldr	r2, [pc, #112]	; (8000764 <MX_FREERTOS_Init+0xb4>)
 80006f2:	6013      	str	r3, [r2, #0]

  /* creation of UartWiFiTask */
  UartWiFiTaskHandle = osThreadNew(StartUartWiFiTask, NULL, &UartWiFiTask_attributes);
 80006f4:	4a1c      	ldr	r2, [pc, #112]	; (8000768 <MX_FREERTOS_Init+0xb8>)
 80006f6:	2100      	movs	r1, #0
 80006f8:	481c      	ldr	r0, [pc, #112]	; (800076c <MX_FREERTOS_Init+0xbc>)
 80006fa:	f005 fcf5 	bl	80060e8 <osThreadNew>
 80006fe:	4603      	mov	r3, r0
 8000700:	4a1b      	ldr	r2, [pc, #108]	; (8000770 <MX_FREERTOS_Init+0xc0>)
 8000702:	6013      	str	r3, [r2, #0]

  /* creation of CanDriversTask */
  CanDriversTaskHandle = osThreadNew(StartCanDriversTask, NULL, &CanDriversTask_attributes);
 8000704:	4a1b      	ldr	r2, [pc, #108]	; (8000774 <MX_FREERTOS_Init+0xc4>)
 8000706:	2100      	movs	r1, #0
 8000708:	481b      	ldr	r0, [pc, #108]	; (8000778 <MX_FREERTOS_Init+0xc8>)
 800070a:	f005 fced 	bl	80060e8 <osThreadNew>
 800070e:	4603      	mov	r3, r0
 8000710:	4a1a      	ldr	r2, [pc, #104]	; (800077c <MX_FREERTOS_Init+0xcc>)
 8000712:	6013      	str	r3, [r2, #0]

  /* creation of CanTask */
  CanTaskHandle = osThreadNew(StartCanTask, NULL, &CanTask_attributes);
 8000714:	4a1a      	ldr	r2, [pc, #104]	; (8000780 <MX_FREERTOS_Init+0xd0>)
 8000716:	2100      	movs	r1, #0
 8000718:	481a      	ldr	r0, [pc, #104]	; (8000784 <MX_FREERTOS_Init+0xd4>)
 800071a:	f005 fce5 	bl	80060e8 <osThreadNew>
 800071e:	4603      	mov	r3, r0
 8000720:	4a19      	ldr	r2, [pc, #100]	; (8000788 <MX_FREERTOS_Init+0xd8>)
 8000722:	6013      	str	r3, [r2, #0]

  /* creation of MissionsTask */
  MissionsTaskHandle = osThreadNew(StartMissionsTask, NULL, &MissionsTask_attributes);
 8000724:	4a19      	ldr	r2, [pc, #100]	; (800078c <MX_FREERTOS_Init+0xdc>)
 8000726:	2100      	movs	r1, #0
 8000728:	4819      	ldr	r0, [pc, #100]	; (8000790 <MX_FREERTOS_Init+0xe0>)
 800072a:	f005 fcdd 	bl	80060e8 <osThreadNew>
 800072e:	4603      	mov	r3, r0
 8000730:	4a18      	ldr	r2, [pc, #96]	; (8000794 <MX_FREERTOS_Init+0xe4>)
 8000732:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000734:	bf00      	nop
 8000736:	bd80      	pop	{r7, pc}
 8000738:	08008c08 	.word	0x08008c08
 800073c:	08000799 	.word	0x08000799
 8000740:	200000bc 	.word	0x200000bc
 8000744:	08008c2c 	.word	0x08008c2c
 8000748:	0800183d 	.word	0x0800183d
 800074c:	2000031c 	.word	0x2000031c
 8000750:	08008c50 	.word	0x08008c50
 8000754:	080014f5 	.word	0x080014f5
 8000758:	2000057c 	.word	0x2000057c
 800075c:	08008c74 	.word	0x08008c74
 8000760:	080019c5 	.word	0x080019c5
 8000764:	200007dc 	.word	0x200007dc
 8000768:	08008c98 	.word	0x08008c98
 800076c:	080019d1 	.word	0x080019d1
 8000770:	20000a3c 	.word	0x20000a3c
 8000774:	08008cbc 	.word	0x08008cbc
 8000778:	080013d3 	.word	0x080013d3
 800077c:	20000e9c 	.word	0x20000e9c
 8000780:	08008ce0 	.word	0x08008ce0
 8000784:	0800134d 	.word	0x0800134d
 8000788:	200010fc 	.word	0x200010fc
 800078c:	08008d04 	.word	0x08008d04
 8000790:	08001831 	.word	0x08001831
 8000794:	2000155c 	.word	0x2000155c

08000798 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b082      	sub	sp, #8
 800079c:	af00      	add	r7, sp, #0
 800079e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1000);
 80007a0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80007a4:	f005 fd32 	bl	800620c <osDelay>
 80007a8:	e7fa      	b.n	80007a0 <StartDefaultTask+0x8>
	...

080007ac <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b08c      	sub	sp, #48	; 0x30
 80007b0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007b2:	f107 031c 	add.w	r3, r7, #28
 80007b6:	2200      	movs	r2, #0
 80007b8:	601a      	str	r2, [r3, #0]
 80007ba:	605a      	str	r2, [r3, #4]
 80007bc:	609a      	str	r2, [r3, #8]
 80007be:	60da      	str	r2, [r3, #12]
 80007c0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80007c2:	2300      	movs	r3, #0
 80007c4:	61bb      	str	r3, [r7, #24]
 80007c6:	4b7e      	ldr	r3, [pc, #504]	; (80009c0 <MX_GPIO_Init+0x214>)
 80007c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ca:	4a7d      	ldr	r2, [pc, #500]	; (80009c0 <MX_GPIO_Init+0x214>)
 80007cc:	f043 0310 	orr.w	r3, r3, #16
 80007d0:	6313      	str	r3, [r2, #48]	; 0x30
 80007d2:	4b7b      	ldr	r3, [pc, #492]	; (80009c0 <MX_GPIO_Init+0x214>)
 80007d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d6:	f003 0310 	and.w	r3, r3, #16
 80007da:	61bb      	str	r3, [r7, #24]
 80007dc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007de:	2300      	movs	r3, #0
 80007e0:	617b      	str	r3, [r7, #20]
 80007e2:	4b77      	ldr	r3, [pc, #476]	; (80009c0 <MX_GPIO_Init+0x214>)
 80007e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007e6:	4a76      	ldr	r2, [pc, #472]	; (80009c0 <MX_GPIO_Init+0x214>)
 80007e8:	f043 0304 	orr.w	r3, r3, #4
 80007ec:	6313      	str	r3, [r2, #48]	; 0x30
 80007ee:	4b74      	ldr	r3, [pc, #464]	; (80009c0 <MX_GPIO_Init+0x214>)
 80007f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007f2:	f003 0304 	and.w	r3, r3, #4
 80007f6:	617b      	str	r3, [r7, #20]
 80007f8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007fa:	2300      	movs	r3, #0
 80007fc:	613b      	str	r3, [r7, #16]
 80007fe:	4b70      	ldr	r3, [pc, #448]	; (80009c0 <MX_GPIO_Init+0x214>)
 8000800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000802:	4a6f      	ldr	r2, [pc, #444]	; (80009c0 <MX_GPIO_Init+0x214>)
 8000804:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000808:	6313      	str	r3, [r2, #48]	; 0x30
 800080a:	4b6d      	ldr	r3, [pc, #436]	; (80009c0 <MX_GPIO_Init+0x214>)
 800080c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800080e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000812:	613b      	str	r3, [r7, #16]
 8000814:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000816:	2300      	movs	r3, #0
 8000818:	60fb      	str	r3, [r7, #12]
 800081a:	4b69      	ldr	r3, [pc, #420]	; (80009c0 <MX_GPIO_Init+0x214>)
 800081c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800081e:	4a68      	ldr	r2, [pc, #416]	; (80009c0 <MX_GPIO_Init+0x214>)
 8000820:	f043 0301 	orr.w	r3, r3, #1
 8000824:	6313      	str	r3, [r2, #48]	; 0x30
 8000826:	4b66      	ldr	r3, [pc, #408]	; (80009c0 <MX_GPIO_Init+0x214>)
 8000828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082a:	f003 0301 	and.w	r3, r3, #1
 800082e:	60fb      	str	r3, [r7, #12]
 8000830:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000832:	2300      	movs	r3, #0
 8000834:	60bb      	str	r3, [r7, #8]
 8000836:	4b62      	ldr	r3, [pc, #392]	; (80009c0 <MX_GPIO_Init+0x214>)
 8000838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083a:	4a61      	ldr	r2, [pc, #388]	; (80009c0 <MX_GPIO_Init+0x214>)
 800083c:	f043 0302 	orr.w	r3, r3, #2
 8000840:	6313      	str	r3, [r2, #48]	; 0x30
 8000842:	4b5f      	ldr	r3, [pc, #380]	; (80009c0 <MX_GPIO_Init+0x214>)
 8000844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000846:	f003 0302 	and.w	r3, r3, #2
 800084a:	60bb      	str	r3, [r7, #8]
 800084c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800084e:	2300      	movs	r3, #0
 8000850:	607b      	str	r3, [r7, #4]
 8000852:	4b5b      	ldr	r3, [pc, #364]	; (80009c0 <MX_GPIO_Init+0x214>)
 8000854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000856:	4a5a      	ldr	r2, [pc, #360]	; (80009c0 <MX_GPIO_Init+0x214>)
 8000858:	f043 0308 	orr.w	r3, r3, #8
 800085c:	6313      	str	r3, [r2, #48]	; 0x30
 800085e:	4b58      	ldr	r3, [pc, #352]	; (80009c0 <MX_GPIO_Init+0x214>)
 8000860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000862:	f003 0308 	and.w	r3, r3, #8
 8000866:	607b      	str	r3, [r7, #4]
 8000868:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 800086a:	2200      	movs	r2, #0
 800086c:	f240 31f2 	movw	r1, #1010	; 0x3f2
 8000870:	4854      	ldr	r0, [pc, #336]	; (80009c4 <MX_GPIO_Init+0x218>)
 8000872:	f003 f86f 	bl	8003954 <HAL_GPIO_WritePin>
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8000876:	2200      	movs	r2, #0
 8000878:	f44f 71f9 	mov.w	r1, #498	; 0x1f2
 800087c:	4852      	ldr	r0, [pc, #328]	; (80009c8 <MX_GPIO_Init+0x21c>)
 800087e:	f003 f869 	bl	8003954 <HAL_GPIO_WritePin>
                          |GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8000882:	2200      	movs	r2, #0
 8000884:	f24c 0103 	movw	r1, #49155	; 0xc003
 8000888:	4850      	ldr	r0, [pc, #320]	; (80009cc <MX_GPIO_Init+0x220>)
 800088a:	f003 f863 	bl	8003954 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 800088e:	2200      	movs	r2, #0
 8000890:	f64f 7180 	movw	r1, #65408	; 0xff80
 8000894:	484e      	ldr	r0, [pc, #312]	; (80009d0 <MX_GPIO_Init+0x224>)
 8000896:	f003 f85d 	bl	8003954 <HAL_GPIO_WritePin>
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 800089a:	2200      	movs	r2, #0
 800089c:	f44f 417f 	mov.w	r1, #65280	; 0xff00
 80008a0:	484c      	ldr	r0, [pc, #304]	; (80009d4 <MX_GPIO_Init+0x228>)
 80008a2:	f003 f857 	bl	8003954 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pins : PE2 PE3 PE4 PE5
                           PE6 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 80008a6:	237e      	movs	r3, #126	; 0x7e
 80008a8:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_6|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008aa:	2300      	movs	r3, #0
 80008ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ae:	2300      	movs	r3, #0
 80008b0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80008b2:	f107 031c 	add.w	r3, r7, #28
 80008b6:	4619      	mov	r1, r3
 80008b8:	4845      	ldr	r0, [pc, #276]	; (80009d0 <MX_GPIO_Init+0x224>)
 80008ba:	f002 feaf 	bl	800361c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80008be:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80008c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008c4:	2300      	movs	r3, #0
 80008c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c8:	2300      	movs	r3, #0
 80008ca:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008cc:	f107 031c 	add.w	r3, r7, #28
 80008d0:	4619      	mov	r1, r3
 80008d2:	483c      	ldr	r0, [pc, #240]	; (80009c4 <MX_GPIO_Init+0x218>)
 80008d4:	f002 fea2 	bl	800361c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC1 PC4 PC5 PC6
                           PC7 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 80008d8:	f240 33f2 	movw	r3, #1010	; 0x3f2
 80008dc:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008de:	2301      	movs	r3, #1
 80008e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e2:	2300      	movs	r3, #0
 80008e4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e6:	2300      	movs	r3, #0
 80008e8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008ea:	f107 031c 	add.w	r3, r7, #28
 80008ee:	4619      	mov	r1, r3
 80008f0:	4834      	ldr	r0, [pc, #208]	; (80009c4 <MX_GPIO_Init+0x218>)
 80008f2:	f002 fe93 	bl	800361c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA4 PA5 PA6
                           PA7 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 80008f6:	f44f 73f9 	mov.w	r3, #498	; 0x1f2
 80008fa:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008fc:	2301      	movs	r3, #1
 80008fe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000900:	2300      	movs	r3, #0
 8000902:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000904:	2300      	movs	r3, #0
 8000906:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000908:	f107 031c 	add.w	r3, r7, #28
 800090c:	4619      	mov	r1, r3
 800090e:	482e      	ldr	r0, [pc, #184]	; (80009c8 <MX_GPIO_Init+0x21c>)
 8000910:	f002 fe84 	bl	800361c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_14|GPIO_PIN_15;
 8000914:	f24c 0303 	movw	r3, #49155	; 0xc003
 8000918:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800091a:	2301      	movs	r3, #1
 800091c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800091e:	2300      	movs	r3, #0
 8000920:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000922:	2300      	movs	r3, #0
 8000924:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000926:	f107 031c 	add.w	r3, r7, #28
 800092a:	4619      	mov	r1, r3
 800092c:	4827      	ldr	r0, [pc, #156]	; (80009cc <MX_GPIO_Init+0x220>)
 800092e:	f002 fe75 	bl	800361c <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE11 PE12 PE13 PE14
                           PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8000932:	f64f 7380 	movw	r3, #65408	; 0xff80
 8000936:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000938:	2301      	movs	r3, #1
 800093a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800093c:	2300      	movs	r3, #0
 800093e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000940:	2300      	movs	r3, #0
 8000942:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000944:	f107 031c 	add.w	r3, r7, #28
 8000948:	4619      	mov	r1, r3
 800094a:	4821      	ldr	r0, [pc, #132]	; (80009d0 <MX_GPIO_Init+0x224>)
 800094c:	f002 fe66 	bl	800361c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD11
                           PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8000950:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8000954:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000956:	2301      	movs	r3, #1
 8000958:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095a:	2300      	movs	r3, #0
 800095c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800095e:	2300      	movs	r3, #0
 8000960:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000962:	f107 031c 	add.w	r3, r7, #28
 8000966:	4619      	mov	r1, r3
 8000968:	481a      	ldr	r0, [pc, #104]	; (80009d4 <MX_GPIO_Init+0x228>)
 800096a:	f002 fe57 	bl	800361c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800096e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000972:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000974:	2300      	movs	r3, #0
 8000976:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000978:	2300      	movs	r3, #0
 800097a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800097c:	f107 031c 	add.w	r3, r7, #28
 8000980:	4619      	mov	r1, r3
 8000982:	4811      	ldr	r0, [pc, #68]	; (80009c8 <MX_GPIO_Init+0x21c>)
 8000984:	f002 fe4a 	bl	800361c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 PD2 PD3
                           PD4 PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000988:	23ff      	movs	r3, #255	; 0xff
 800098a:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800098c:	2300      	movs	r3, #0
 800098e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000990:	2300      	movs	r3, #0
 8000992:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000994:	f107 031c 	add.w	r3, r7, #28
 8000998:	4619      	mov	r1, r3
 800099a:	480e      	ldr	r0, [pc, #56]	; (80009d4 <MX_GPIO_Init+0x228>)
 800099c:	f002 fe3e 	bl	800361c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80009a0:	2338      	movs	r3, #56	; 0x38
 80009a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009a4:	2300      	movs	r3, #0
 80009a6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a8:	2300      	movs	r3, #0
 80009aa:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009ac:	f107 031c 	add.w	r3, r7, #28
 80009b0:	4619      	mov	r1, r3
 80009b2:	4806      	ldr	r0, [pc, #24]	; (80009cc <MX_GPIO_Init+0x220>)
 80009b4:	f002 fe32 	bl	800361c <HAL_GPIO_Init>

}
 80009b8:	bf00      	nop
 80009ba:	3730      	adds	r7, #48	; 0x30
 80009bc:	46bd      	mov	sp, r7
 80009be:	bd80      	pop	{r7, pc}
 80009c0:	40023800 	.word	0x40023800
 80009c4:	40020800 	.word	0x40020800
 80009c8:	40020000 	.word	0x40020000
 80009cc:	40020400 	.word	0x40020400
 80009d0:	40021000 	.word	0x40021000
 80009d4:	40020c00 	.word	0x40020c00

080009d8 <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 80009dc:	4b09      	ldr	r3, [pc, #36]	; (8000a04 <MX_IWDG_Init+0x2c>)
 80009de:	4a0a      	ldr	r2, [pc, #40]	; (8000a08 <MX_IWDG_Init+0x30>)
 80009e0:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_32;
 80009e2:	4b08      	ldr	r3, [pc, #32]	; (8000a04 <MX_IWDG_Init+0x2c>)
 80009e4:	2203      	movs	r2, #3
 80009e6:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 4095;
 80009e8:	4b06      	ldr	r3, [pc, #24]	; (8000a04 <MX_IWDG_Init+0x2c>)
 80009ea:	f640 72ff 	movw	r2, #4095	; 0xfff
 80009ee:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 80009f0:	4804      	ldr	r0, [pc, #16]	; (8000a04 <MX_IWDG_Init+0x2c>)
 80009f2:	f002 ffc8 	bl	8003986 <HAL_IWDG_Init>
 80009f6:	4603      	mov	r3, r0
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d001      	beq.n	8000a00 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 80009fc:	f000 f8a2 	bl	8000b44 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8000a00:	bf00      	nop
 8000a02:	bd80      	pop	{r7, pc}
 8000a04:	200019bc 	.word	0x200019bc
 8000a08:	40003000 	.word	0x40003000

08000a0c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a10:	f001 fbb4 	bl	800217c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a14:	f000 f818 	bl	8000a48 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a18:	f7ff fec8 	bl	80007ac <MX_GPIO_Init>
  MX_DMA_Init();
 8000a1c:	f7ff fe0a 	bl	8000634 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8000a20:	f000 fa48 	bl	8000eb4 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000a24:	f000 fa70 	bl	8000f08 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000a28:	f000 fa98 	bl	8000f5c <MX_USART3_UART_Init>
  MX_TIM4_Init();
 8000a2c:	f000 f9a6 	bl	8000d7c <MX_TIM4_Init>
  MX_IWDG_Init();
 8000a30:	f7ff ffd2 	bl	80009d8 <MX_IWDG_Init>
  MX_CAN1_Init();
 8000a34:	f7ff fd4e 	bl	80004d4 <MX_CAN1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8000a38:	f005 fb0c 	bl	8006054 <osKernelInitialize>
  MX_FREERTOS_Init();
 8000a3c:	f7ff fe38 	bl	80006b0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000a40:	f005 fb2c 	bl	800609c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000a44:	e7fe      	b.n	8000a44 <main+0x38>
	...

08000a48 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b094      	sub	sp, #80	; 0x50
 8000a4c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a4e:	f107 0320 	add.w	r3, r7, #32
 8000a52:	2230      	movs	r2, #48	; 0x30
 8000a54:	2100      	movs	r1, #0
 8000a56:	4618      	mov	r0, r3
 8000a58:	f008 f882 	bl	8008b60 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a5c:	f107 030c 	add.w	r3, r7, #12
 8000a60:	2200      	movs	r2, #0
 8000a62:	601a      	str	r2, [r3, #0]
 8000a64:	605a      	str	r2, [r3, #4]
 8000a66:	609a      	str	r2, [r3, #8]
 8000a68:	60da      	str	r2, [r3, #12]
 8000a6a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	60bb      	str	r3, [r7, #8]
 8000a70:	4b29      	ldr	r3, [pc, #164]	; (8000b18 <SystemClock_Config+0xd0>)
 8000a72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a74:	4a28      	ldr	r2, [pc, #160]	; (8000b18 <SystemClock_Config+0xd0>)
 8000a76:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a7a:	6413      	str	r3, [r2, #64]	; 0x40
 8000a7c:	4b26      	ldr	r3, [pc, #152]	; (8000b18 <SystemClock_Config+0xd0>)
 8000a7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a84:	60bb      	str	r3, [r7, #8]
 8000a86:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a88:	2300      	movs	r3, #0
 8000a8a:	607b      	str	r3, [r7, #4]
 8000a8c:	4b23      	ldr	r3, [pc, #140]	; (8000b1c <SystemClock_Config+0xd4>)
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	4a22      	ldr	r2, [pc, #136]	; (8000b1c <SystemClock_Config+0xd4>)
 8000a92:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a96:	6013      	str	r3, [r2, #0]
 8000a98:	4b20      	ldr	r3, [pc, #128]	; (8000b1c <SystemClock_Config+0xd4>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000aa0:	607b      	str	r3, [r7, #4]
 8000aa2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8000aa4:	2309      	movs	r3, #9
 8000aa6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000aa8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000aac:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000aae:	2301      	movs	r3, #1
 8000ab0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ab2:	2302      	movs	r3, #2
 8000ab4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ab6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000aba:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000abc:	2304      	movs	r3, #4
 8000abe:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000ac0:	23a8      	movs	r3, #168	; 0xa8
 8000ac2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ac4:	2302      	movs	r3, #2
 8000ac6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000ac8:	2304      	movs	r3, #4
 8000aca:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000acc:	f107 0320 	add.w	r3, r7, #32
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	f002 ffab 	bl	8003a2c <HAL_RCC_OscConfig>
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d001      	beq.n	8000ae0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000adc:	f000 f832 	bl	8000b44 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ae0:	230f      	movs	r3, #15
 8000ae2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ae4:	2302      	movs	r3, #2
 8000ae6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000aec:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000af0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000af2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000af6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000af8:	f107 030c 	add.w	r3, r7, #12
 8000afc:	2105      	movs	r1, #5
 8000afe:	4618      	mov	r0, r3
 8000b00:	f003 fa0c 	bl	8003f1c <HAL_RCC_ClockConfig>
 8000b04:	4603      	mov	r3, r0
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d001      	beq.n	8000b0e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000b0a:	f000 f81b 	bl	8000b44 <Error_Handler>
  }
}
 8000b0e:	bf00      	nop
 8000b10:	3750      	adds	r7, #80	; 0x50
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	bf00      	nop
 8000b18:	40023800 	.word	0x40023800
 8000b1c:	40007000 	.word	0x40007000

08000b20 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b082      	sub	sp, #8
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	4a04      	ldr	r2, [pc, #16]	; (8000b40 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000b2e:	4293      	cmp	r3, r2
 8000b30:	d101      	bne.n	8000b36 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000b32:	f001 fb45 	bl	80021c0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000b36:	bf00      	nop
 8000b38:	3708      	adds	r7, #8
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bd80      	pop	{r7, pc}
 8000b3e:	bf00      	nop
 8000b40:	40001000 	.word	0x40001000

08000b44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b44:	b480      	push	{r7}
 8000b46:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b48:	b672      	cpsid	i
}
 8000b4a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b4c:	e7fe      	b.n	8000b4c <Error_Handler+0x8>
	...

08000b50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b082      	sub	sp, #8
 8000b54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b56:	2300      	movs	r3, #0
 8000b58:	607b      	str	r3, [r7, #4]
 8000b5a:	4b12      	ldr	r3, [pc, #72]	; (8000ba4 <HAL_MspInit+0x54>)
 8000b5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b5e:	4a11      	ldr	r2, [pc, #68]	; (8000ba4 <HAL_MspInit+0x54>)
 8000b60:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b64:	6453      	str	r3, [r2, #68]	; 0x44
 8000b66:	4b0f      	ldr	r3, [pc, #60]	; (8000ba4 <HAL_MspInit+0x54>)
 8000b68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b6a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b6e:	607b      	str	r3, [r7, #4]
 8000b70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b72:	2300      	movs	r3, #0
 8000b74:	603b      	str	r3, [r7, #0]
 8000b76:	4b0b      	ldr	r3, [pc, #44]	; (8000ba4 <HAL_MspInit+0x54>)
 8000b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b7a:	4a0a      	ldr	r2, [pc, #40]	; (8000ba4 <HAL_MspInit+0x54>)
 8000b7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b80:	6413      	str	r3, [r2, #64]	; 0x40
 8000b82:	4b08      	ldr	r3, [pc, #32]	; (8000ba4 <HAL_MspInit+0x54>)
 8000b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b8a:	603b      	str	r3, [r7, #0]
 8000b8c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000b8e:	2200      	movs	r2, #0
 8000b90:	210f      	movs	r1, #15
 8000b92:	f06f 0001 	mvn.w	r0, #1
 8000b96:	f001 fe31 	bl	80027fc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b9a:	bf00      	nop
 8000b9c:	3708      	adds	r7, #8
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bd80      	pop	{r7, pc}
 8000ba2:	bf00      	nop
 8000ba4:	40023800 	.word	0x40023800

08000ba8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b08e      	sub	sp, #56	; 0x38
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000bb8:	2300      	movs	r3, #0
 8000bba:	60fb      	str	r3, [r7, #12]
 8000bbc:	4b33      	ldr	r3, [pc, #204]	; (8000c8c <HAL_InitTick+0xe4>)
 8000bbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bc0:	4a32      	ldr	r2, [pc, #200]	; (8000c8c <HAL_InitTick+0xe4>)
 8000bc2:	f043 0310 	orr.w	r3, r3, #16
 8000bc6:	6413      	str	r3, [r2, #64]	; 0x40
 8000bc8:	4b30      	ldr	r3, [pc, #192]	; (8000c8c <HAL_InitTick+0xe4>)
 8000bca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bcc:	f003 0310 	and.w	r3, r3, #16
 8000bd0:	60fb      	str	r3, [r7, #12]
 8000bd2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000bd4:	f107 0210 	add.w	r2, r7, #16
 8000bd8:	f107 0314 	add.w	r3, r7, #20
 8000bdc:	4611      	mov	r1, r2
 8000bde:	4618      	mov	r0, r3
 8000be0:	f003 fbbc 	bl	800435c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000be4:	6a3b      	ldr	r3, [r7, #32]
 8000be6:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000be8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d103      	bne.n	8000bf6 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000bee:	f003 fb8d 	bl	800430c <HAL_RCC_GetPCLK1Freq>
 8000bf2:	6378      	str	r0, [r7, #52]	; 0x34
 8000bf4:	e004      	b.n	8000c00 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000bf6:	f003 fb89 	bl	800430c <HAL_RCC_GetPCLK1Freq>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	005b      	lsls	r3, r3, #1
 8000bfe:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000c00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000c02:	4a23      	ldr	r2, [pc, #140]	; (8000c90 <HAL_InitTick+0xe8>)
 8000c04:	fba2 2303 	umull	r2, r3, r2, r3
 8000c08:	0c9b      	lsrs	r3, r3, #18
 8000c0a:	3b01      	subs	r3, #1
 8000c0c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000c0e:	4b21      	ldr	r3, [pc, #132]	; (8000c94 <HAL_InitTick+0xec>)
 8000c10:	4a21      	ldr	r2, [pc, #132]	; (8000c98 <HAL_InitTick+0xf0>)
 8000c12:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000c14:	4b1f      	ldr	r3, [pc, #124]	; (8000c94 <HAL_InitTick+0xec>)
 8000c16:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000c1a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000c1c:	4a1d      	ldr	r2, [pc, #116]	; (8000c94 <HAL_InitTick+0xec>)
 8000c1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c20:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000c22:	4b1c      	ldr	r3, [pc, #112]	; (8000c94 <HAL_InitTick+0xec>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c28:	4b1a      	ldr	r3, [pc, #104]	; (8000c94 <HAL_InitTick+0xec>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c2e:	4b19      	ldr	r3, [pc, #100]	; (8000c94 <HAL_InitTick+0xec>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000c34:	4817      	ldr	r0, [pc, #92]	; (8000c94 <HAL_InitTick+0xec>)
 8000c36:	f003 fbc3 	bl	80043c0 <HAL_TIM_Base_Init>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8000c40:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d11b      	bne.n	8000c80 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000c48:	4812      	ldr	r0, [pc, #72]	; (8000c94 <HAL_InitTick+0xec>)
 8000c4a:	f003 fc13 	bl	8004474 <HAL_TIM_Base_Start_IT>
 8000c4e:	4603      	mov	r3, r0
 8000c50:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8000c54:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d111      	bne.n	8000c80 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000c5c:	2036      	movs	r0, #54	; 0x36
 8000c5e:	f001 fde9 	bl	8002834 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	2b0f      	cmp	r3, #15
 8000c66:	d808      	bhi.n	8000c7a <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000c68:	2200      	movs	r2, #0
 8000c6a:	6879      	ldr	r1, [r7, #4]
 8000c6c:	2036      	movs	r0, #54	; 0x36
 8000c6e:	f001 fdc5 	bl	80027fc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c72:	4a0a      	ldr	r2, [pc, #40]	; (8000c9c <HAL_InitTick+0xf4>)
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	6013      	str	r3, [r2, #0]
 8000c78:	e002      	b.n	8000c80 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000c7a:	2301      	movs	r3, #1
 8000c7c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000c80:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8000c84:	4618      	mov	r0, r3
 8000c86:	3738      	adds	r7, #56	; 0x38
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bd80      	pop	{r7, pc}
 8000c8c:	40023800 	.word	0x40023800
 8000c90:	431bde83 	.word	0x431bde83
 8000c94:	200019c8 	.word	0x200019c8
 8000c98:	40001000 	.word	0x40001000
 8000c9c:	20000004 	.word	0x20000004

08000ca0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ca4:	e7fe      	b.n	8000ca4 <NMI_Handler+0x4>

08000ca6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ca6:	b480      	push	{r7}
 8000ca8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000caa:	e7fe      	b.n	8000caa <HardFault_Handler+0x4>

08000cac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cac:	b480      	push	{r7}
 8000cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cb0:	e7fe      	b.n	8000cb0 <MemManage_Handler+0x4>

08000cb2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cb2:	b480      	push	{r7}
 8000cb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cb6:	e7fe      	b.n	8000cb6 <BusFault_Handler+0x4>

08000cb8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cbc:	e7fe      	b.n	8000cbc <UsageFault_Handler+0x4>

08000cbe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cbe:	b480      	push	{r7}
 8000cc0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cc2:	bf00      	nop
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cca:	4770      	bx	lr

08000ccc <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8000cd0:	4802      	ldr	r0, [pc, #8]	; (8000cdc <DMA1_Stream1_IRQHandler+0x10>)
 8000cd2:	f001 ff55 	bl	8002b80 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8000cd6:	bf00      	nop
 8000cd8:	bd80      	pop	{r7, pc}
 8000cda:	bf00      	nop
 8000cdc:	20001be4 	.word	0x20001be4

08000ce0 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000ce4:	4802      	ldr	r0, [pc, #8]	; (8000cf0 <DMA1_Stream5_IRQHandler+0x10>)
 8000ce6:	f001 ff4b 	bl	8002b80 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8000cea:	bf00      	nop
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	bf00      	nop
 8000cf0:	20001b84 	.word	0x20001b84

08000cf4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000cf8:	4802      	ldr	r0, [pc, #8]	; (8000d04 <USART1_IRQHandler+0x10>)
 8000cfa:	f004 f875 	bl	8004de8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000cfe:	bf00      	nop
 8000d00:	bd80      	pop	{r7, pc}
 8000d02:	bf00      	nop
 8000d04:	20001a58 	.word	0x20001a58

08000d08 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000d0c:	4802      	ldr	r0, [pc, #8]	; (8000d18 <USART2_IRQHandler+0x10>)
 8000d0e:	f004 f86b 	bl	8004de8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000d12:	bf00      	nop
 8000d14:	bd80      	pop	{r7, pc}
 8000d16:	bf00      	nop
 8000d18:	20001a9c 	.word	0x20001a9c

08000d1c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000d20:	4802      	ldr	r0, [pc, #8]	; (8000d2c <USART3_IRQHandler+0x10>)
 8000d22:	f004 f861 	bl	8004de8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000d26:	bf00      	nop
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	20001ae0 	.word	0x20001ae0

08000d30 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000d34:	4802      	ldr	r0, [pc, #8]	; (8000d40 <TIM6_DAC_IRQHandler+0x10>)
 8000d36:	f003 fcb3 	bl	80046a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000d3a:	bf00      	nop
 8000d3c:	bd80      	pop	{r7, pc}
 8000d3e:	bf00      	nop
 8000d40:	200019c8 	.word	0x200019c8

08000d44 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000d48:	4802      	ldr	r0, [pc, #8]	; (8000d54 <DMA2_Stream2_IRQHandler+0x10>)
 8000d4a:	f001 ff19 	bl	8002b80 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8000d4e:	bf00      	nop
 8000d50:	bd80      	pop	{r7, pc}
 8000d52:	bf00      	nop
 8000d54:	20001b24 	.word	0x20001b24

08000d58 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d5c:	4b06      	ldr	r3, [pc, #24]	; (8000d78 <SystemInit+0x20>)
 8000d5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d62:	4a05      	ldr	r2, [pc, #20]	; (8000d78 <SystemInit+0x20>)
 8000d64:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d68:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d6c:	bf00      	nop
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d74:	4770      	bx	lr
 8000d76:	bf00      	nop
 8000d78:	e000ed00 	.word	0xe000ed00

08000d7c <MX_TIM4_Init>:

TIM_HandleTypeDef htim4;

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b08c      	sub	sp, #48	; 0x30
 8000d80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000d82:	f107 030c 	add.w	r3, r7, #12
 8000d86:	2224      	movs	r2, #36	; 0x24
 8000d88:	2100      	movs	r1, #0
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	f007 fee8 	bl	8008b60 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d90:	1d3b      	adds	r3, r7, #4
 8000d92:	2200      	movs	r2, #0
 8000d94:	601a      	str	r2, [r3, #0]
 8000d96:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000d98:	4b20      	ldr	r3, [pc, #128]	; (8000e1c <MX_TIM4_Init+0xa0>)
 8000d9a:	4a21      	ldr	r2, [pc, #132]	; (8000e20 <MX_TIM4_Init+0xa4>)
 8000d9c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000d9e:	4b1f      	ldr	r3, [pc, #124]	; (8000e1c <MX_TIM4_Init+0xa0>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000da4:	4b1d      	ldr	r3, [pc, #116]	; (8000e1c <MX_TIM4_Init+0xa0>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8000daa:	4b1c      	ldr	r3, [pc, #112]	; (8000e1c <MX_TIM4_Init+0xa0>)
 8000dac:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000db0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000db2:	4b1a      	ldr	r3, [pc, #104]	; (8000e1c <MX_TIM4_Init+0xa0>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000db8:	4b18      	ldr	r3, [pc, #96]	; (8000e1c <MX_TIM4_Init+0xa0>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000dbe:	2301      	movs	r3, #1
 8000dc0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000dc6:	2301      	movs	r3, #1
 8000dc8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000dd6:	2301      	movs	r3, #1
 8000dd8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8000dde:	2300      	movs	r3, #0
 8000de0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8000de2:	f107 030c 	add.w	r3, r7, #12
 8000de6:	4619      	mov	r1, r3
 8000de8:	480c      	ldr	r0, [pc, #48]	; (8000e1c <MX_TIM4_Init+0xa0>)
 8000dea:	f003 fbb3 	bl	8004554 <HAL_TIM_Encoder_Init>
 8000dee:	4603      	mov	r3, r0
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d001      	beq.n	8000df8 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8000df4:	f7ff fea6 	bl	8000b44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000e00:	1d3b      	adds	r3, r7, #4
 8000e02:	4619      	mov	r1, r3
 8000e04:	4805      	ldr	r0, [pc, #20]	; (8000e1c <MX_TIM4_Init+0xa0>)
 8000e06:	f003 fe1b 	bl	8004a40 <HAL_TIMEx_MasterConfigSynchronization>
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d001      	beq.n	8000e14 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8000e10:	f7ff fe98 	bl	8000b44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000e14:	bf00      	nop
 8000e16:	3730      	adds	r7, #48	; 0x30
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd80      	pop	{r7, pc}
 8000e1c:	20001a10 	.word	0x20001a10
 8000e20:	40000800 	.word	0x40000800

08000e24 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b08a      	sub	sp, #40	; 0x28
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e2c:	f107 0314 	add.w	r3, r7, #20
 8000e30:	2200      	movs	r2, #0
 8000e32:	601a      	str	r2, [r3, #0]
 8000e34:	605a      	str	r2, [r3, #4]
 8000e36:	609a      	str	r2, [r3, #8]
 8000e38:	60da      	str	r2, [r3, #12]
 8000e3a:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM4)
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	4a19      	ldr	r2, [pc, #100]	; (8000ea8 <HAL_TIM_Encoder_MspInit+0x84>)
 8000e42:	4293      	cmp	r3, r2
 8000e44:	d12b      	bne.n	8000e9e <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000e46:	2300      	movs	r3, #0
 8000e48:	613b      	str	r3, [r7, #16]
 8000e4a:	4b18      	ldr	r3, [pc, #96]	; (8000eac <HAL_TIM_Encoder_MspInit+0x88>)
 8000e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e4e:	4a17      	ldr	r2, [pc, #92]	; (8000eac <HAL_TIM_Encoder_MspInit+0x88>)
 8000e50:	f043 0304 	orr.w	r3, r3, #4
 8000e54:	6413      	str	r3, [r2, #64]	; 0x40
 8000e56:	4b15      	ldr	r3, [pc, #84]	; (8000eac <HAL_TIM_Encoder_MspInit+0x88>)
 8000e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e5a:	f003 0304 	and.w	r3, r3, #4
 8000e5e:	613b      	str	r3, [r7, #16]
 8000e60:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e62:	2300      	movs	r3, #0
 8000e64:	60fb      	str	r3, [r7, #12]
 8000e66:	4b11      	ldr	r3, [pc, #68]	; (8000eac <HAL_TIM_Encoder_MspInit+0x88>)
 8000e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e6a:	4a10      	ldr	r2, [pc, #64]	; (8000eac <HAL_TIM_Encoder_MspInit+0x88>)
 8000e6c:	f043 0302 	orr.w	r3, r3, #2
 8000e70:	6313      	str	r3, [r2, #48]	; 0x30
 8000e72:	4b0e      	ldr	r3, [pc, #56]	; (8000eac <HAL_TIM_Encoder_MspInit+0x88>)
 8000e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e76:	f003 0302 	and.w	r3, r3, #2
 8000e7a:	60fb      	str	r3, [r7, #12]
 8000e7c:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000e7e:	23c0      	movs	r3, #192	; 0xc0
 8000e80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e82:	2302      	movs	r3, #2
 8000e84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e86:	2300      	movs	r3, #0
 8000e88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8000e8e:	2302      	movs	r3, #2
 8000e90:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e92:	f107 0314 	add.w	r3, r7, #20
 8000e96:	4619      	mov	r1, r3
 8000e98:	4805      	ldr	r0, [pc, #20]	; (8000eb0 <HAL_TIM_Encoder_MspInit+0x8c>)
 8000e9a:	f002 fbbf 	bl	800361c <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8000e9e:	bf00      	nop
 8000ea0:	3728      	adds	r7, #40	; 0x28
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	40000800 	.word	0x40000800
 8000eac:	40023800 	.word	0x40023800
 8000eb0:	40020400 	.word	0x40020400

08000eb4 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart3_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000eb8:	4b11      	ldr	r3, [pc, #68]	; (8000f00 <MX_USART1_UART_Init+0x4c>)
 8000eba:	4a12      	ldr	r2, [pc, #72]	; (8000f04 <MX_USART1_UART_Init+0x50>)
 8000ebc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000ebe:	4b10      	ldr	r3, [pc, #64]	; (8000f00 <MX_USART1_UART_Init+0x4c>)
 8000ec0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000ec4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000ec6:	4b0e      	ldr	r3, [pc, #56]	; (8000f00 <MX_USART1_UART_Init+0x4c>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000ecc:	4b0c      	ldr	r3, [pc, #48]	; (8000f00 <MX_USART1_UART_Init+0x4c>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000ed2:	4b0b      	ldr	r3, [pc, #44]	; (8000f00 <MX_USART1_UART_Init+0x4c>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000ed8:	4b09      	ldr	r3, [pc, #36]	; (8000f00 <MX_USART1_UART_Init+0x4c>)
 8000eda:	220c      	movs	r2, #12
 8000edc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ede:	4b08      	ldr	r3, [pc, #32]	; (8000f00 <MX_USART1_UART_Init+0x4c>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ee4:	4b06      	ldr	r3, [pc, #24]	; (8000f00 <MX_USART1_UART_Init+0x4c>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000eea:	4805      	ldr	r0, [pc, #20]	; (8000f00 <MX_USART1_UART_Init+0x4c>)
 8000eec:	f003 fe38 	bl	8004b60 <HAL_UART_Init>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d001      	beq.n	8000efa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000ef6:	f7ff fe25 	bl	8000b44 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000efa:	bf00      	nop
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	20001a58 	.word	0x20001a58
 8000f04:	40011000 	.word	0x40011000

08000f08 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000f0c:	4b11      	ldr	r3, [pc, #68]	; (8000f54 <MX_USART2_UART_Init+0x4c>)
 8000f0e:	4a12      	ldr	r2, [pc, #72]	; (8000f58 <MX_USART2_UART_Init+0x50>)
 8000f10:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000f12:	4b10      	ldr	r3, [pc, #64]	; (8000f54 <MX_USART2_UART_Init+0x4c>)
 8000f14:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000f18:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000f1a:	4b0e      	ldr	r3, [pc, #56]	; (8000f54 <MX_USART2_UART_Init+0x4c>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000f20:	4b0c      	ldr	r3, [pc, #48]	; (8000f54 <MX_USART2_UART_Init+0x4c>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000f26:	4b0b      	ldr	r3, [pc, #44]	; (8000f54 <MX_USART2_UART_Init+0x4c>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000f2c:	4b09      	ldr	r3, [pc, #36]	; (8000f54 <MX_USART2_UART_Init+0x4c>)
 8000f2e:	220c      	movs	r2, #12
 8000f30:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f32:	4b08      	ldr	r3, [pc, #32]	; (8000f54 <MX_USART2_UART_Init+0x4c>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f38:	4b06      	ldr	r3, [pc, #24]	; (8000f54 <MX_USART2_UART_Init+0x4c>)
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000f3e:	4805      	ldr	r0, [pc, #20]	; (8000f54 <MX_USART2_UART_Init+0x4c>)
 8000f40:	f003 fe0e 	bl	8004b60 <HAL_UART_Init>
 8000f44:	4603      	mov	r3, r0
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d001      	beq.n	8000f4e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000f4a:	f7ff fdfb 	bl	8000b44 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000f4e:	bf00      	nop
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	20001a9c 	.word	0x20001a9c
 8000f58:	40004400 	.word	0x40004400

08000f5c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000f60:	4b11      	ldr	r3, [pc, #68]	; (8000fa8 <MX_USART3_UART_Init+0x4c>)
 8000f62:	4a12      	ldr	r2, [pc, #72]	; (8000fac <MX_USART3_UART_Init+0x50>)
 8000f64:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000f66:	4b10      	ldr	r3, [pc, #64]	; (8000fa8 <MX_USART3_UART_Init+0x4c>)
 8000f68:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000f6c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000f6e:	4b0e      	ldr	r3, [pc, #56]	; (8000fa8 <MX_USART3_UART_Init+0x4c>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000f74:	4b0c      	ldr	r3, [pc, #48]	; (8000fa8 <MX_USART3_UART_Init+0x4c>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000f7a:	4b0b      	ldr	r3, [pc, #44]	; (8000fa8 <MX_USART3_UART_Init+0x4c>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000f80:	4b09      	ldr	r3, [pc, #36]	; (8000fa8 <MX_USART3_UART_Init+0x4c>)
 8000f82:	220c      	movs	r2, #12
 8000f84:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f86:	4b08      	ldr	r3, [pc, #32]	; (8000fa8 <MX_USART3_UART_Init+0x4c>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f8c:	4b06      	ldr	r3, [pc, #24]	; (8000fa8 <MX_USART3_UART_Init+0x4c>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000f92:	4805      	ldr	r0, [pc, #20]	; (8000fa8 <MX_USART3_UART_Init+0x4c>)
 8000f94:	f003 fde4 	bl	8004b60 <HAL_UART_Init>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d001      	beq.n	8000fa2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000f9e:	f7ff fdd1 	bl	8000b44 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000fa2:	bf00      	nop
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	20001ae0 	.word	0x20001ae0
 8000fac:	40004800 	.word	0x40004800

08000fb0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b08e      	sub	sp, #56	; 0x38
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	601a      	str	r2, [r3, #0]
 8000fc0:	605a      	str	r2, [r3, #4]
 8000fc2:	609a      	str	r2, [r3, #8]
 8000fc4:	60da      	str	r2, [r3, #12]
 8000fc6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	4a9d      	ldr	r2, [pc, #628]	; (8001244 <HAL_UART_MspInit+0x294>)
 8000fce:	4293      	cmp	r3, r2
 8000fd0:	d163      	bne.n	800109a <HAL_UART_MspInit+0xea>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	623b      	str	r3, [r7, #32]
 8000fd6:	4b9c      	ldr	r3, [pc, #624]	; (8001248 <HAL_UART_MspInit+0x298>)
 8000fd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fda:	4a9b      	ldr	r2, [pc, #620]	; (8001248 <HAL_UART_MspInit+0x298>)
 8000fdc:	f043 0310 	orr.w	r3, r3, #16
 8000fe0:	6453      	str	r3, [r2, #68]	; 0x44
 8000fe2:	4b99      	ldr	r3, [pc, #612]	; (8001248 <HAL_UART_MspInit+0x298>)
 8000fe4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fe6:	f003 0310 	and.w	r3, r3, #16
 8000fea:	623b      	str	r3, [r7, #32]
 8000fec:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fee:	2300      	movs	r3, #0
 8000ff0:	61fb      	str	r3, [r7, #28]
 8000ff2:	4b95      	ldr	r3, [pc, #596]	; (8001248 <HAL_UART_MspInit+0x298>)
 8000ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ff6:	4a94      	ldr	r2, [pc, #592]	; (8001248 <HAL_UART_MspInit+0x298>)
 8000ff8:	f043 0301 	orr.w	r3, r3, #1
 8000ffc:	6313      	str	r3, [r2, #48]	; 0x30
 8000ffe:	4b92      	ldr	r3, [pc, #584]	; (8001248 <HAL_UART_MspInit+0x298>)
 8001000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001002:	f003 0301 	and.w	r3, r3, #1
 8001006:	61fb      	str	r3, [r7, #28]
 8001008:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800100a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800100e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001010:	2302      	movs	r3, #2
 8001012:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001014:	2300      	movs	r3, #0
 8001016:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001018:	2303      	movs	r3, #3
 800101a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800101c:	2307      	movs	r3, #7
 800101e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001020:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001024:	4619      	mov	r1, r3
 8001026:	4889      	ldr	r0, [pc, #548]	; (800124c <HAL_UART_MspInit+0x29c>)
 8001028:	f002 faf8 	bl	800361c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 800102c:	4b88      	ldr	r3, [pc, #544]	; (8001250 <HAL_UART_MspInit+0x2a0>)
 800102e:	4a89      	ldr	r2, [pc, #548]	; (8001254 <HAL_UART_MspInit+0x2a4>)
 8001030:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8001032:	4b87      	ldr	r3, [pc, #540]	; (8001250 <HAL_UART_MspInit+0x2a0>)
 8001034:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001038:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800103a:	4b85      	ldr	r3, [pc, #532]	; (8001250 <HAL_UART_MspInit+0x2a0>)
 800103c:	2200      	movs	r2, #0
 800103e:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001040:	4b83      	ldr	r3, [pc, #524]	; (8001250 <HAL_UART_MspInit+0x2a0>)
 8001042:	2200      	movs	r2, #0
 8001044:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001046:	4b82      	ldr	r3, [pc, #520]	; (8001250 <HAL_UART_MspInit+0x2a0>)
 8001048:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800104c:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800104e:	4b80      	ldr	r3, [pc, #512]	; (8001250 <HAL_UART_MspInit+0x2a0>)
 8001050:	2200      	movs	r2, #0
 8001052:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001054:	4b7e      	ldr	r3, [pc, #504]	; (8001250 <HAL_UART_MspInit+0x2a0>)
 8001056:	2200      	movs	r2, #0
 8001058:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 800105a:	4b7d      	ldr	r3, [pc, #500]	; (8001250 <HAL_UART_MspInit+0x2a0>)
 800105c:	2200      	movs	r2, #0
 800105e:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001060:	4b7b      	ldr	r3, [pc, #492]	; (8001250 <HAL_UART_MspInit+0x2a0>)
 8001062:	2200      	movs	r2, #0
 8001064:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001066:	4b7a      	ldr	r3, [pc, #488]	; (8001250 <HAL_UART_MspInit+0x2a0>)
 8001068:	2200      	movs	r2, #0
 800106a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800106c:	4878      	ldr	r0, [pc, #480]	; (8001250 <HAL_UART_MspInit+0x2a0>)
 800106e:	f001 fbef 	bl	8002850 <HAL_DMA_Init>
 8001072:	4603      	mov	r3, r0
 8001074:	2b00      	cmp	r3, #0
 8001076:	d001      	beq.n	800107c <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8001078:	f7ff fd64 	bl	8000b44 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	4a74      	ldr	r2, [pc, #464]	; (8001250 <HAL_UART_MspInit+0x2a0>)
 8001080:	639a      	str	r2, [r3, #56]	; 0x38
 8001082:	4a73      	ldr	r2, [pc, #460]	; (8001250 <HAL_UART_MspInit+0x2a0>)
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8001088:	2200      	movs	r2, #0
 800108a:	2105      	movs	r1, #5
 800108c:	2025      	movs	r0, #37	; 0x25
 800108e:	f001 fbb5 	bl	80027fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001092:	2025      	movs	r0, #37	; 0x25
 8001094:	f001 fbce 	bl	8002834 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001098:	e0cf      	b.n	800123a <HAL_UART_MspInit+0x28a>
  else if(uartHandle->Instance==USART2)
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	4a6e      	ldr	r2, [pc, #440]	; (8001258 <HAL_UART_MspInit+0x2a8>)
 80010a0:	4293      	cmp	r3, r2
 80010a2:	d162      	bne.n	800116a <HAL_UART_MspInit+0x1ba>
    __HAL_RCC_USART2_CLK_ENABLE();
 80010a4:	2300      	movs	r3, #0
 80010a6:	61bb      	str	r3, [r7, #24]
 80010a8:	4b67      	ldr	r3, [pc, #412]	; (8001248 <HAL_UART_MspInit+0x298>)
 80010aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010ac:	4a66      	ldr	r2, [pc, #408]	; (8001248 <HAL_UART_MspInit+0x298>)
 80010ae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010b2:	6413      	str	r3, [r2, #64]	; 0x40
 80010b4:	4b64      	ldr	r3, [pc, #400]	; (8001248 <HAL_UART_MspInit+0x298>)
 80010b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010bc:	61bb      	str	r3, [r7, #24]
 80010be:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010c0:	2300      	movs	r3, #0
 80010c2:	617b      	str	r3, [r7, #20]
 80010c4:	4b60      	ldr	r3, [pc, #384]	; (8001248 <HAL_UART_MspInit+0x298>)
 80010c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010c8:	4a5f      	ldr	r2, [pc, #380]	; (8001248 <HAL_UART_MspInit+0x298>)
 80010ca:	f043 0301 	orr.w	r3, r3, #1
 80010ce:	6313      	str	r3, [r2, #48]	; 0x30
 80010d0:	4b5d      	ldr	r3, [pc, #372]	; (8001248 <HAL_UART_MspInit+0x298>)
 80010d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010d4:	f003 0301 	and.w	r3, r3, #1
 80010d8:	617b      	str	r3, [r7, #20]
 80010da:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80010dc:	230c      	movs	r3, #12
 80010de:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010e0:	2302      	movs	r3, #2
 80010e2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e4:	2300      	movs	r3, #0
 80010e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010e8:	2303      	movs	r3, #3
 80010ea:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80010ec:	2307      	movs	r3, #7
 80010ee:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010f4:	4619      	mov	r1, r3
 80010f6:	4855      	ldr	r0, [pc, #340]	; (800124c <HAL_UART_MspInit+0x29c>)
 80010f8:	f002 fa90 	bl	800361c <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80010fc:	4b57      	ldr	r3, [pc, #348]	; (800125c <HAL_UART_MspInit+0x2ac>)
 80010fe:	4a58      	ldr	r2, [pc, #352]	; (8001260 <HAL_UART_MspInit+0x2b0>)
 8001100:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8001102:	4b56      	ldr	r3, [pc, #344]	; (800125c <HAL_UART_MspInit+0x2ac>)
 8001104:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001108:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800110a:	4b54      	ldr	r3, [pc, #336]	; (800125c <HAL_UART_MspInit+0x2ac>)
 800110c:	2200      	movs	r2, #0
 800110e:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001110:	4b52      	ldr	r3, [pc, #328]	; (800125c <HAL_UART_MspInit+0x2ac>)
 8001112:	2200      	movs	r2, #0
 8001114:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001116:	4b51      	ldr	r3, [pc, #324]	; (800125c <HAL_UART_MspInit+0x2ac>)
 8001118:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800111c:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800111e:	4b4f      	ldr	r3, [pc, #316]	; (800125c <HAL_UART_MspInit+0x2ac>)
 8001120:	2200      	movs	r2, #0
 8001122:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001124:	4b4d      	ldr	r3, [pc, #308]	; (800125c <HAL_UART_MspInit+0x2ac>)
 8001126:	2200      	movs	r2, #0
 8001128:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800112a:	4b4c      	ldr	r3, [pc, #304]	; (800125c <HAL_UART_MspInit+0x2ac>)
 800112c:	2200      	movs	r2, #0
 800112e:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001130:	4b4a      	ldr	r3, [pc, #296]	; (800125c <HAL_UART_MspInit+0x2ac>)
 8001132:	2200      	movs	r2, #0
 8001134:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001136:	4b49      	ldr	r3, [pc, #292]	; (800125c <HAL_UART_MspInit+0x2ac>)
 8001138:	2200      	movs	r2, #0
 800113a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800113c:	4847      	ldr	r0, [pc, #284]	; (800125c <HAL_UART_MspInit+0x2ac>)
 800113e:	f001 fb87 	bl	8002850 <HAL_DMA_Init>
 8001142:	4603      	mov	r3, r0
 8001144:	2b00      	cmp	r3, #0
 8001146:	d001      	beq.n	800114c <HAL_UART_MspInit+0x19c>
      Error_Handler();
 8001148:	f7ff fcfc 	bl	8000b44 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	4a43      	ldr	r2, [pc, #268]	; (800125c <HAL_UART_MspInit+0x2ac>)
 8001150:	639a      	str	r2, [r3, #56]	; 0x38
 8001152:	4a42      	ldr	r2, [pc, #264]	; (800125c <HAL_UART_MspInit+0x2ac>)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001158:	2200      	movs	r2, #0
 800115a:	2105      	movs	r1, #5
 800115c:	2026      	movs	r0, #38	; 0x26
 800115e:	f001 fb4d 	bl	80027fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001162:	2026      	movs	r0, #38	; 0x26
 8001164:	f001 fb66 	bl	8002834 <HAL_NVIC_EnableIRQ>
}
 8001168:	e067      	b.n	800123a <HAL_UART_MspInit+0x28a>
  else if(uartHandle->Instance==USART3)
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	4a3d      	ldr	r2, [pc, #244]	; (8001264 <HAL_UART_MspInit+0x2b4>)
 8001170:	4293      	cmp	r3, r2
 8001172:	d162      	bne.n	800123a <HAL_UART_MspInit+0x28a>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001174:	2300      	movs	r3, #0
 8001176:	613b      	str	r3, [r7, #16]
 8001178:	4b33      	ldr	r3, [pc, #204]	; (8001248 <HAL_UART_MspInit+0x298>)
 800117a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800117c:	4a32      	ldr	r2, [pc, #200]	; (8001248 <HAL_UART_MspInit+0x298>)
 800117e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001182:	6413      	str	r3, [r2, #64]	; 0x40
 8001184:	4b30      	ldr	r3, [pc, #192]	; (8001248 <HAL_UART_MspInit+0x298>)
 8001186:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001188:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800118c:	613b      	str	r3, [r7, #16]
 800118e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001190:	2300      	movs	r3, #0
 8001192:	60fb      	str	r3, [r7, #12]
 8001194:	4b2c      	ldr	r3, [pc, #176]	; (8001248 <HAL_UART_MspInit+0x298>)
 8001196:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001198:	4a2b      	ldr	r2, [pc, #172]	; (8001248 <HAL_UART_MspInit+0x298>)
 800119a:	f043 0302 	orr.w	r3, r3, #2
 800119e:	6313      	str	r3, [r2, #48]	; 0x30
 80011a0:	4b29      	ldr	r3, [pc, #164]	; (8001248 <HAL_UART_MspInit+0x298>)
 80011a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011a4:	f003 0302 	and.w	r3, r3, #2
 80011a8:	60fb      	str	r3, [r7, #12]
 80011aa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80011ac:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80011b0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011b2:	2302      	movs	r3, #2
 80011b4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b6:	2300      	movs	r3, #0
 80011b8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011ba:	2303      	movs	r3, #3
 80011bc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80011be:	2307      	movs	r3, #7
 80011c0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011c6:	4619      	mov	r1, r3
 80011c8:	4827      	ldr	r0, [pc, #156]	; (8001268 <HAL_UART_MspInit+0x2b8>)
 80011ca:	f002 fa27 	bl	800361c <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 80011ce:	4b27      	ldr	r3, [pc, #156]	; (800126c <HAL_UART_MspInit+0x2bc>)
 80011d0:	4a27      	ldr	r2, [pc, #156]	; (8001270 <HAL_UART_MspInit+0x2c0>)
 80011d2:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 80011d4:	4b25      	ldr	r3, [pc, #148]	; (800126c <HAL_UART_MspInit+0x2bc>)
 80011d6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80011da:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80011dc:	4b23      	ldr	r3, [pc, #140]	; (800126c <HAL_UART_MspInit+0x2bc>)
 80011de:	2200      	movs	r2, #0
 80011e0:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80011e2:	4b22      	ldr	r3, [pc, #136]	; (800126c <HAL_UART_MspInit+0x2bc>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80011e8:	4b20      	ldr	r3, [pc, #128]	; (800126c <HAL_UART_MspInit+0x2bc>)
 80011ea:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80011ee:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80011f0:	4b1e      	ldr	r3, [pc, #120]	; (800126c <HAL_UART_MspInit+0x2bc>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80011f6:	4b1d      	ldr	r3, [pc, #116]	; (800126c <HAL_UART_MspInit+0x2bc>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 80011fc:	4b1b      	ldr	r3, [pc, #108]	; (800126c <HAL_UART_MspInit+0x2bc>)
 80011fe:	2200      	movs	r2, #0
 8001200:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001202:	4b1a      	ldr	r3, [pc, #104]	; (800126c <HAL_UART_MspInit+0x2bc>)
 8001204:	2200      	movs	r2, #0
 8001206:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001208:	4b18      	ldr	r3, [pc, #96]	; (800126c <HAL_UART_MspInit+0x2bc>)
 800120a:	2200      	movs	r2, #0
 800120c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 800120e:	4817      	ldr	r0, [pc, #92]	; (800126c <HAL_UART_MspInit+0x2bc>)
 8001210:	f001 fb1e 	bl	8002850 <HAL_DMA_Init>
 8001214:	4603      	mov	r3, r0
 8001216:	2b00      	cmp	r3, #0
 8001218:	d001      	beq.n	800121e <HAL_UART_MspInit+0x26e>
      Error_Handler();
 800121a:	f7ff fc93 	bl	8000b44 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	4a12      	ldr	r2, [pc, #72]	; (800126c <HAL_UART_MspInit+0x2bc>)
 8001222:	639a      	str	r2, [r3, #56]	; 0x38
 8001224:	4a11      	ldr	r2, [pc, #68]	; (800126c <HAL_UART_MspInit+0x2bc>)
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 800122a:	2200      	movs	r2, #0
 800122c:	2105      	movs	r1, #5
 800122e:	2027      	movs	r0, #39	; 0x27
 8001230:	f001 fae4 	bl	80027fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001234:	2027      	movs	r0, #39	; 0x27
 8001236:	f001 fafd 	bl	8002834 <HAL_NVIC_EnableIRQ>
}
 800123a:	bf00      	nop
 800123c:	3738      	adds	r7, #56	; 0x38
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	40011000 	.word	0x40011000
 8001248:	40023800 	.word	0x40023800
 800124c:	40020000 	.word	0x40020000
 8001250:	20001b24 	.word	0x20001b24
 8001254:	40026440 	.word	0x40026440
 8001258:	40004400 	.word	0x40004400
 800125c:	20001b84 	.word	0x20001b84
 8001260:	40026088 	.word	0x40026088
 8001264:	40004800 	.word	0x40004800
 8001268:	40020400 	.word	0x40020400
 800126c:	20001be4 	.word	0x20001be4
 8001270:	40026028 	.word	0x40026028

08001274 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001274:	f8df d034 	ldr.w	sp, [pc, #52]	; 80012ac <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001278:	480d      	ldr	r0, [pc, #52]	; (80012b0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800127a:	490e      	ldr	r1, [pc, #56]	; (80012b4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800127c:	4a0e      	ldr	r2, [pc, #56]	; (80012b8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800127e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001280:	e002      	b.n	8001288 <LoopCopyDataInit>

08001282 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001282:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001284:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001286:	3304      	adds	r3, #4

08001288 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001288:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800128a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800128c:	d3f9      	bcc.n	8001282 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800128e:	4a0b      	ldr	r2, [pc, #44]	; (80012bc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001290:	4c0b      	ldr	r4, [pc, #44]	; (80012c0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001292:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001294:	e001      	b.n	800129a <LoopFillZerobss>

08001296 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001296:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001298:	3204      	adds	r2, #4

0800129a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800129a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800129c:	d3fb      	bcc.n	8001296 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800129e:	f7ff fd5b 	bl	8000d58 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80012a2:	f007 fc2b 	bl	8008afc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80012a6:	f7ff fbb1 	bl	8000a0c <main>
  bx  lr    
 80012aa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80012ac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80012b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012b4:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 80012b8:	08008d88 	.word	0x08008d88
  ldr r2, =_sbss
 80012bc:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80012c0:	200066cc 	.word	0x200066cc

080012c4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012c4:	e7fe      	b.n	80012c4 <ADC_IRQHandler>
	...

080012c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012c8:	b480      	push	{r7}
 80012ca:	b083      	sub	sp, #12
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	4603      	mov	r3, r0
 80012d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	db0b      	blt.n	80012f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012da:	79fb      	ldrb	r3, [r7, #7]
 80012dc:	f003 021f 	and.w	r2, r3, #31
 80012e0:	4907      	ldr	r1, [pc, #28]	; (8001300 <__NVIC_EnableIRQ+0x38>)
 80012e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012e6:	095b      	lsrs	r3, r3, #5
 80012e8:	2001      	movs	r0, #1
 80012ea:	fa00 f202 	lsl.w	r2, r0, r2
 80012ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80012f2:	bf00      	nop
 80012f4:	370c      	adds	r7, #12
 80012f6:	46bd      	mov	sp, r7
 80012f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fc:	4770      	bx	lr
 80012fe:	bf00      	nop
 8001300:	e000e100 	.word	0xe000e100

08001304 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001304:	b480      	push	{r7}
 8001306:	b083      	sub	sp, #12
 8001308:	af00      	add	r7, sp, #0
 800130a:	4603      	mov	r3, r0
 800130c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800130e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001312:	2b00      	cmp	r3, #0
 8001314:	db12      	blt.n	800133c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001316:	79fb      	ldrb	r3, [r7, #7]
 8001318:	f003 021f 	and.w	r2, r3, #31
 800131c:	490a      	ldr	r1, [pc, #40]	; (8001348 <__NVIC_DisableIRQ+0x44>)
 800131e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001322:	095b      	lsrs	r3, r3, #5
 8001324:	2001      	movs	r0, #1
 8001326:	fa00 f202 	lsl.w	r2, r0, r2
 800132a:	3320      	adds	r3, #32
 800132c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001330:	f3bf 8f4f 	dsb	sy
}
 8001334:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001336:	f3bf 8f6f 	isb	sy
}
 800133a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 800133c:	bf00      	nop
 800133e:	370c      	adds	r7, #12
 8001340:	46bd      	mov	sp, r7
 8001342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001346:	4770      	bx	lr
 8001348:	e000e100 	.word	0xe000e100

0800134c <StartCanTask>:
uint8_t RxData[8] = { 0, };
uint32_t TxMailbox = 0;
CanDataRecvTypeDef canDataRecv;
CanDataSendTypeDef prevCanData;

void StartCanTask(void *argument) {
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
	UNUSED(argument);
	for (;;) {
		static uint32_t err_count = 0;
		if (NewCanMsg == CAN_GET_MSG_OK) {
 8001354:	4b14      	ldr	r3, [pc, #80]	; (80013a8 <StartCanTask+0x5c>)
 8001356:	781b      	ldrb	r3, [r3, #0]
 8001358:	b2db      	uxtb	r3, r3
 800135a:	2b01      	cmp	r3, #1
 800135c:	bf0c      	ite	eq
 800135e:	2301      	moveq	r3, #1
 8001360:	2300      	movne	r3, #0
 8001362:	b2db      	uxtb	r3, r3
 8001364:	2b00      	cmp	r3, #0
 8001366:	d009      	beq.n	800137c <StartCanTask+0x30>
			NewCanMsg = CAN_GET_MSG_WAIT;
 8001368:	4b0f      	ldr	r3, [pc, #60]	; (80013a8 <StartCanTask+0x5c>)
 800136a:	2200      	movs	r2, #0
 800136c:	701a      	strb	r2, [r3, #0]
			err_count = 0;
 800136e:	4b0f      	ldr	r3, [pc, #60]	; (80013ac <StartCanTask+0x60>)
 8001370:	2200      	movs	r2, #0
 8001372:	601a      	str	r2, [r3, #0]
			//globData.error.driver_conn = 0;
			CanMsgRead(&canDataRecv);
 8001374:	480e      	ldr	r0, [pc, #56]	; (80013b0 <StartCanTask+0x64>)
 8001376:	f000 f81d 	bl	80013b4 <CanMsgRead>
 800137a:	e011      	b.n	80013a0 <StartCanTask+0x54>
		}
		else if (NewCanMsg == CAN_GET_MSG_ERROR) {
 800137c:	4b0a      	ldr	r3, [pc, #40]	; (80013a8 <StartCanTask+0x5c>)
 800137e:	781b      	ldrb	r3, [r3, #0]
 8001380:	b2db      	uxtb	r3, r3
 8001382:	2b02      	cmp	r3, #2
 8001384:	bf0c      	ite	eq
 8001386:	2301      	moveq	r3, #1
 8001388:	2300      	movne	r3, #0
 800138a:	b2db      	uxtb	r3, r3
 800138c:	2b00      	cmp	r3, #0
 800138e:	d007      	beq.n	80013a0 <StartCanTask+0x54>
			//HAL_UART_Transmit(&DEBUG_UART, (uint8_t*) "CAN error\r\n", 11, 100);
			err_count++;
 8001390:	4b06      	ldr	r3, [pc, #24]	; (80013ac <StartCanTask+0x60>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	3301      	adds	r3, #1
 8001396:	4a05      	ldr	r2, [pc, #20]	; (80013ac <StartCanTask+0x60>)
 8001398:	6013      	str	r3, [r2, #0]
				globData.drv_cpu_temp = 0;
				globData.motor1_temp = 0;
				globData.motor2_temp = 0;
				globData.voltage = 0;*/
			}
			NewCanMsg = CAN_GET_MSG_WAIT;
 800139a:	4b03      	ldr	r3, [pc, #12]	; (80013a8 <StartCanTask+0x5c>)
 800139c:	2200      	movs	r2, #0
 800139e:	701a      	strb	r2, [r3, #0]
		}
		osDelay(1);
 80013a0:	2001      	movs	r0, #1
 80013a2:	f004 ff33 	bl	800620c <osDelay>
	}
 80013a6:	e7d5      	b.n	8001354 <StartCanTask+0x8>
 80013a8:	20001c44 	.word	0x20001c44
 80013ac:	20001c50 	.word	0x20001c50
 80013b0:	20001c48 	.word	0x20001c48

080013b4 <CanMsgRead>:
}

uint8_t CanMsgRead(CanDataRecvTypeDef *canDataRecv) {
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b082      	sub	sp, #8
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]

	NVIC_DisableIRQ(CAN1_RX0_IRQn);
 80013bc:	2014      	movs	r0, #20
 80013be:	f7ff ffa1 	bl	8001304 <__NVIC_DisableIRQ>
			diagMsg.motor1 = *(DriverErrMsgTypeDef*)&RxData[4];
			diagMsg.motor2 = *(DriverErrMsgTypeDef*)&RxData[6];
		}
	}
#endif
	NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80013c2:	2014      	movs	r0, #20
 80013c4:	f7ff ff80 	bl	80012c8 <__NVIC_EnableIRQ>
	return 1;
 80013c8:	2301      	movs	r3, #1
}
 80013ca:	4618      	mov	r0, r3
 80013cc:	3708      	adds	r7, #8
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}

080013d2 <StartCanDriversTask>:
#include "drivers_control.h"
extern GlobDataTypeDef globData;
extern MinibotConfigTypeDef minibotConfig;

void StartCanDriversTask(void *argument)
{
 80013d2:	b480      	push	{r7}
 80013d4:	b083      	sub	sp, #12
 80013d6:	af00      	add	r7, sp, #0
 80013d8:	6078      	str	r0, [r7, #4]

	for(;;)
 80013da:	e7fe      	b.n	80013da <StartCanDriversTask+0x8>

080013dc <flashWriteData>:
 */

#include "flash_data.h"

uint32_t flashWriteData(MinibotConfigTypeDef *configData)
{
 80013dc:	b5b0      	push	{r4, r5, r7, lr}
 80013de:	b088      	sub	sp, #32
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
	static FLASH_EraseInitTypeDef EraseInitStruct;
	EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 80013e4:	4b2f      	ldr	r3, [pc, #188]	; (80014a4 <flashWriteData+0xc8>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	601a      	str	r2, [r3, #0]
	EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 80013ea:	4b2e      	ldr	r3, [pc, #184]	; (80014a4 <flashWriteData+0xc8>)
 80013ec:	2202      	movs	r2, #2
 80013ee:	611a      	str	r2, [r3, #16]
	EraseInitStruct.Sector = FLASH_SECTOR_7;
 80013f0:	4b2c      	ldr	r3, [pc, #176]	; (80014a4 <flashWriteData+0xc8>)
 80013f2:	2207      	movs	r2, #7
 80013f4:	609a      	str	r2, [r3, #8]
	EraseInitStruct.NbSectors = 1;
 80013f6:	4b2b      	ldr	r3, [pc, #172]	; (80014a4 <flashWriteData+0xc8>)
 80013f8:	2201      	movs	r2, #1
 80013fa:	60da      	str	r2, [r3, #12]
	//EraseInitStruct.Banks = FLASH_BANK_1;
	uint32_t Address = START_ADDR;
 80013fc:	4b2a      	ldr	r3, [pc, #168]	; (80014a8 <flashWriteData+0xcc>)
 80013fe:	61fb      	str	r3, [r7, #28]
	uint32_t SectorError = 0;
 8001400:	2300      	movs	r3, #0
 8001402:	60fb      	str	r3, [r7, #12]
	HAL_FLASH_Unlock();
 8001404:	f001 fe7a 	bl	80030fc <HAL_FLASH_Unlock>
	if (HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError) != HAL_OK) {
 8001408:	f107 030c 	add.w	r3, r7, #12
 800140c:	4619      	mov	r1, r3
 800140e:	4825      	ldr	r0, [pc, #148]	; (80014a4 <flashWriteData+0xc8>)
 8001410:	f001 ffe2 	bl	80033d8 <HAL_FLASHEx_Erase>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	bf14      	ite	ne
 800141a:	2301      	movne	r3, #1
 800141c:	2300      	moveq	r3, #0
 800141e:	b2db      	uxtb	r3, r3
 8001420:	2b00      	cmp	r3, #0
 8001422:	d004      	beq.n	800142e <flashWriteData+0x52>
		uint32_t er = HAL_FLASH_GetError();
 8001424:	f001 fe9c 	bl	8003160 <HAL_FLASH_GetError>
 8001428:	6138      	str	r0, [r7, #16]
		return er;
 800142a:	693b      	ldr	r3, [r7, #16]
 800142c:	e035      	b.n	800149a <flashWriteData+0xbe>
	}
	osDelay(20);
 800142e:	2014      	movs	r0, #20
 8001430:	f004 feec 	bl	800620c <osDelay>
	for (uint32_t i = 0; i < sizeof(*configData)/4; i++) {
 8001434:	2300      	movs	r3, #0
 8001436:	61bb      	str	r3, [r7, #24]
 8001438:	69bb      	ldr	r3, [r7, #24]
 800143a:	2b0d      	cmp	r3, #13
 800143c:	d827      	bhi.n	800148e <flashWriteData+0xb2>
		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, Address, *(((uint32_t*)configData)+i)) != HAL_OK)
 800143e:	69bb      	ldr	r3, [r7, #24]
 8001440:	009b      	lsls	r3, r3, #2
 8001442:	687a      	ldr	r2, [r7, #4]
 8001444:	4413      	add	r3, r2
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	2200      	movs	r2, #0
 800144a:	461c      	mov	r4, r3
 800144c:	4615      	mov	r5, r2
 800144e:	4622      	mov	r2, r4
 8001450:	462b      	mov	r3, r5
 8001452:	69f9      	ldr	r1, [r7, #28]
 8001454:	2002      	movs	r0, #2
 8001456:	f001 fdfd 	bl	8003054 <HAL_FLASH_Program>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
 800145e:	bf14      	ite	ne
 8001460:	2301      	movne	r3, #1
 8001462:	2300      	moveq	r3, #0
 8001464:	b2db      	uxtb	r3, r3
 8001466:	2b00      	cmp	r3, #0
 8001468:	d007      	beq.n	800147a <flashWriteData+0x9e>
		{
			uint32_t er = HAL_FLASH_GetError();
 800146a:	f001 fe79 	bl	8003160 <HAL_FLASH_GetError>
 800146e:	6178      	str	r0, [r7, #20]
			osDelay(50);
 8001470:	2032      	movs	r0, #50	; 0x32
 8001472:	f004 fecb 	bl	800620c <osDelay>
			return er;
 8001476:	697b      	ldr	r3, [r7, #20]
 8001478:	e00f      	b.n	800149a <flashWriteData+0xbe>
		}
		Address += 4;
 800147a:	69fb      	ldr	r3, [r7, #28]
 800147c:	3304      	adds	r3, #4
 800147e:	61fb      	str	r3, [r7, #28]
		osDelay(2);
 8001480:	2002      	movs	r0, #2
 8001482:	f004 fec3 	bl	800620c <osDelay>
	for (uint32_t i = 0; i < sizeof(*configData)/4; i++) {
 8001486:	69bb      	ldr	r3, [r7, #24]
 8001488:	3301      	adds	r3, #1
 800148a:	61bb      	str	r3, [r7, #24]
 800148c:	e7d4      	b.n	8001438 <flashWriteData+0x5c>
	}
	osDelay(10);
 800148e:	200a      	movs	r0, #10
 8001490:	f004 febc 	bl	800620c <osDelay>
	HAL_FLASH_Lock();
 8001494:	f001 fe54 	bl	8003140 <HAL_FLASH_Lock>
	return 0;
 8001498:	2300      	movs	r3, #0
}
 800149a:	4618      	mov	r0, r3
 800149c:	3720      	adds	r7, #32
 800149e:	46bd      	mov	sp, r7
 80014a0:	bdb0      	pop	{r4, r5, r7, pc}
 80014a2:	bf00      	nop
 80014a4:	20001c54 	.word	0x20001c54
 80014a8:	08060000 	.word	0x08060000

080014ac <flashReadData>:
uint32_t flashReadData(MinibotConfigTypeDef *configData)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b084      	sub	sp, #16
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
	uint32_t Address = START_ADDR;
 80014b4:	4b0e      	ldr	r3, [pc, #56]	; (80014f0 <flashReadData+0x44>)
 80014b6:	60fb      	str	r3, [r7, #12]
	for (uint32_t i = 0; i < sizeof(*configData)/4; i++) {
 80014b8:	2300      	movs	r3, #0
 80014ba:	60bb      	str	r3, [r7, #8]
 80014bc:	68bb      	ldr	r3, [r7, #8]
 80014be:	2b0d      	cmp	r3, #13
 80014c0:	d80d      	bhi.n	80014de <flashReadData+0x32>
		*(((uint32_t*)configData)+i) = *(uint32_t*)Address;
 80014c2:	68fa      	ldr	r2, [r7, #12]
 80014c4:	68bb      	ldr	r3, [r7, #8]
 80014c6:	009b      	lsls	r3, r3, #2
 80014c8:	6879      	ldr	r1, [r7, #4]
 80014ca:	440b      	add	r3, r1
 80014cc:	6812      	ldr	r2, [r2, #0]
 80014ce:	601a      	str	r2, [r3, #0]
		Address += 4;
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	3304      	adds	r3, #4
 80014d4:	60fb      	str	r3, [r7, #12]
	for (uint32_t i = 0; i < sizeof(*configData)/4; i++) {
 80014d6:	68bb      	ldr	r3, [r7, #8]
 80014d8:	3301      	adds	r3, #1
 80014da:	60bb      	str	r3, [r7, #8]
 80014dc:	e7ee      	b.n	80014bc <flashReadData+0x10>
	}
	osDelay(10);
 80014de:	200a      	movs	r0, #10
 80014e0:	f004 fe94 	bl	800620c <osDelay>
	return 0;
 80014e4:	2300      	movs	r3, #0
}
 80014e6:	4618      	mov	r0, r3
 80014e8:	3710      	adds	r7, #16
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	08060000 	.word	0x08060000

080014f4 <StartInputsTask>:
#include "minibot_config.h"
extern GlobDataTypeDef globData;
extern MinibotConfigTypeDef minibotConfig;

void StartInputsTask(void *argument)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b082      	sub	sp, #8
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
	for(;;)
	{
		InputsRead();
 80014fc:	f000 f804 	bl	8001508 <InputsRead>
		osDelay(1);
 8001500:	2001      	movs	r0, #1
 8001502:	f004 fe83 	bl	800620c <osDelay>
		InputsRead();
 8001506:	e7f9      	b.n	80014fc <StartInputsTask+0x8>

08001508 <InputsRead>:
	}
}

void InputsRead() {
 8001508:	b580      	push	{r7, lr}
 800150a:	af00      	add	r7, sp, #0
	IN_X02 ? (globData.sens.limit_sw1 = 0) : (globData.sens.limit_sw1 = 1);
 800150c:	4b9e      	ldr	r3, [pc, #632]	; (8001788 <InputsRead+0x280>)
 800150e:	691b      	ldr	r3, [r3, #16]
 8001510:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001514:	2b00      	cmp	r3, #0
 8001516:	d005      	beq.n	8001524 <InputsRead+0x1c>
 8001518:	4a9c      	ldr	r2, [pc, #624]	; (800178c <InputsRead+0x284>)
 800151a:	7f13      	ldrb	r3, [r2, #28]
 800151c:	f36f 0300 	bfc	r3, #0, #1
 8001520:	7713      	strb	r3, [r2, #28]
 8001522:	e004      	b.n	800152e <InputsRead+0x26>
 8001524:	4a99      	ldr	r2, [pc, #612]	; (800178c <InputsRead+0x284>)
 8001526:	7f13      	ldrb	r3, [r2, #28]
 8001528:	f043 0301 	orr.w	r3, r3, #1
 800152c:	7713      	strb	r3, [r2, #28]
	IN_X03 ? (globData.sens.limit_sw2 = 0) : (globData.sens.limit_sw2 = 1);
 800152e:	4b98      	ldr	r3, [pc, #608]	; (8001790 <InputsRead+0x288>)
 8001530:	691b      	ldr	r3, [r3, #16]
 8001532:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001536:	2b00      	cmp	r3, #0
 8001538:	d005      	beq.n	8001546 <InputsRead+0x3e>
 800153a:	4a94      	ldr	r2, [pc, #592]	; (800178c <InputsRead+0x284>)
 800153c:	7f13      	ldrb	r3, [r2, #28]
 800153e:	f36f 0341 	bfc	r3, #1, #1
 8001542:	7713      	strb	r3, [r2, #28]
 8001544:	e004      	b.n	8001550 <InputsRead+0x48>
 8001546:	4a91      	ldr	r2, [pc, #580]	; (800178c <InputsRead+0x284>)
 8001548:	7f13      	ldrb	r3, [r2, #28]
 800154a:	f043 0302 	orr.w	r3, r3, #2
 800154e:	7713      	strb	r3, [r2, #28]
	IN_X04 ? (globData.sens.button_manual_mode = 0) : (globData.sens.button_manual_mode = 1);
 8001550:	4b8f      	ldr	r3, [pc, #572]	; (8001790 <InputsRead+0x288>)
 8001552:	691b      	ldr	r3, [r3, #16]
 8001554:	f003 0320 	and.w	r3, r3, #32
 8001558:	2b00      	cmp	r3, #0
 800155a:	d005      	beq.n	8001568 <InputsRead+0x60>
 800155c:	4a8b      	ldr	r2, [pc, #556]	; (800178c <InputsRead+0x284>)
 800155e:	7f13      	ldrb	r3, [r2, #28]
 8001560:	f36f 0382 	bfc	r3, #2, #1
 8001564:	7713      	strb	r3, [r2, #28]
 8001566:	e004      	b.n	8001572 <InputsRead+0x6a>
 8001568:	4a88      	ldr	r2, [pc, #544]	; (800178c <InputsRead+0x284>)
 800156a:	7f13      	ldrb	r3, [r2, #28]
 800156c:	f043 0304 	orr.w	r3, r3, #4
 8001570:	7713      	strb	r3, [r2, #28]
	IN_X05 ? (globData.sens.button_motor1_forw = 0) : (globData.sens.button_motor1_forw= 1);
 8001572:	4b87      	ldr	r3, [pc, #540]	; (8001790 <InputsRead+0x288>)
 8001574:	691b      	ldr	r3, [r3, #16]
 8001576:	f003 0310 	and.w	r3, r3, #16
 800157a:	2b00      	cmp	r3, #0
 800157c:	d005      	beq.n	800158a <InputsRead+0x82>
 800157e:	4a83      	ldr	r2, [pc, #524]	; (800178c <InputsRead+0x284>)
 8001580:	7f13      	ldrb	r3, [r2, #28]
 8001582:	f36f 03c3 	bfc	r3, #3, #1
 8001586:	7713      	strb	r3, [r2, #28]
 8001588:	e004      	b.n	8001594 <InputsRead+0x8c>
 800158a:	4a80      	ldr	r2, [pc, #512]	; (800178c <InputsRead+0x284>)
 800158c:	7f13      	ldrb	r3, [r2, #28]
 800158e:	f043 0308 	orr.w	r3, r3, #8
 8001592:	7713      	strb	r3, [r2, #28]
	IN_X06 ? (globData.sens.button_motor1_back= 0) : (globData.sens.button_motor1_back = 1);
 8001594:	4b7e      	ldr	r3, [pc, #504]	; (8001790 <InputsRead+0x288>)
 8001596:	691b      	ldr	r3, [r3, #16]
 8001598:	f003 0308 	and.w	r3, r3, #8
 800159c:	2b00      	cmp	r3, #0
 800159e:	d005      	beq.n	80015ac <InputsRead+0xa4>
 80015a0:	4a7a      	ldr	r2, [pc, #488]	; (800178c <InputsRead+0x284>)
 80015a2:	7f13      	ldrb	r3, [r2, #28]
 80015a4:	f36f 1304 	bfc	r3, #4, #1
 80015a8:	7713      	strb	r3, [r2, #28]
 80015aa:	e004      	b.n	80015b6 <InputsRead+0xae>
 80015ac:	4a77      	ldr	r2, [pc, #476]	; (800178c <InputsRead+0x284>)
 80015ae:	7f13      	ldrb	r3, [r2, #28]
 80015b0:	f043 0310 	orr.w	r3, r3, #16
 80015b4:	7713      	strb	r3, [r2, #28]
	IN_X07 ? (globData.sens.button_motor2_forw = 0) : (globData.sens.button_motor2_forw = 1);
 80015b6:	4b76      	ldr	r3, [pc, #472]	; (8001790 <InputsRead+0x288>)
 80015b8:	691b      	ldr	r3, [r3, #16]
 80015ba:	f003 0304 	and.w	r3, r3, #4
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d005      	beq.n	80015ce <InputsRead+0xc6>
 80015c2:	4a72      	ldr	r2, [pc, #456]	; (800178c <InputsRead+0x284>)
 80015c4:	7f13      	ldrb	r3, [r2, #28]
 80015c6:	f36f 1345 	bfc	r3, #5, #1
 80015ca:	7713      	strb	r3, [r2, #28]
 80015cc:	e004      	b.n	80015d8 <InputsRead+0xd0>
 80015ce:	4a6f      	ldr	r2, [pc, #444]	; (800178c <InputsRead+0x284>)
 80015d0:	7f13      	ldrb	r3, [r2, #28]
 80015d2:	f043 0320 	orr.w	r3, r3, #32
 80015d6:	7713      	strb	r3, [r2, #28]
	IN_X08 ? (globData.sens.button_motor2_back = 0) : (globData.sens.button_motor2_back = 1);
 80015d8:	4b6d      	ldr	r3, [pc, #436]	; (8001790 <InputsRead+0x288>)
 80015da:	691b      	ldr	r3, [r3, #16]
 80015dc:	f003 0302 	and.w	r3, r3, #2
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d005      	beq.n	80015f0 <InputsRead+0xe8>
 80015e4:	4a69      	ldr	r2, [pc, #420]	; (800178c <InputsRead+0x284>)
 80015e6:	7f13      	ldrb	r3, [r2, #28]
 80015e8:	f36f 1386 	bfc	r3, #6, #1
 80015ec:	7713      	strb	r3, [r2, #28]
 80015ee:	e004      	b.n	80015fa <InputsRead+0xf2>
 80015f0:	4a66      	ldr	r2, [pc, #408]	; (800178c <InputsRead+0x284>)
 80015f2:	7f13      	ldrb	r3, [r2, #28]
 80015f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80015f8:	7713      	strb	r3, [r2, #28]
	IN_X09 ? (globData.sens.button_start = 0) : (globData.sens.button_start = 1);
 80015fa:	4b66      	ldr	r3, [pc, #408]	; (8001794 <InputsRead+0x28c>)
 80015fc:	691b      	ldr	r3, [r3, #16]
 80015fe:	f003 0320 	and.w	r3, r3, #32
 8001602:	2b00      	cmp	r3, #0
 8001604:	d005      	beq.n	8001612 <InputsRead+0x10a>
 8001606:	4a61      	ldr	r2, [pc, #388]	; (800178c <InputsRead+0x284>)
 8001608:	7f13      	ldrb	r3, [r2, #28]
 800160a:	f36f 13c7 	bfc	r3, #7, #1
 800160e:	7713      	strb	r3, [r2, #28]
 8001610:	e004      	b.n	800161c <InputsRead+0x114>
 8001612:	4a5e      	ldr	r2, [pc, #376]	; (800178c <InputsRead+0x284>)
 8001614:	7f13      	ldrb	r3, [r2, #28]
 8001616:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800161a:	7713      	strb	r3, [r2, #28]
	IN_X10 ? (globData.sens.button_pause = 0) : (globData.sens.button_pause = 1);
 800161c:	4b5d      	ldr	r3, [pc, #372]	; (8001794 <InputsRead+0x28c>)
 800161e:	691b      	ldr	r3, [r3, #16]
 8001620:	f003 0310 	and.w	r3, r3, #16
 8001624:	2b00      	cmp	r3, #0
 8001626:	d005      	beq.n	8001634 <InputsRead+0x12c>
 8001628:	4a58      	ldr	r2, [pc, #352]	; (800178c <InputsRead+0x284>)
 800162a:	7f53      	ldrb	r3, [r2, #29]
 800162c:	f36f 0300 	bfc	r3, #0, #1
 8001630:	7753      	strb	r3, [r2, #29]
 8001632:	e004      	b.n	800163e <InputsRead+0x136>
 8001634:	4a55      	ldr	r2, [pc, #340]	; (800178c <InputsRead+0x284>)
 8001636:	7f53      	ldrb	r3, [r2, #29]
 8001638:	f043 0301 	orr.w	r3, r3, #1
 800163c:	7753      	strb	r3, [r2, #29]
	IN_X11 ? (globData.sens.button_stop = 0) : (globData.sens.button_stop = 1);
 800163e:	4b55      	ldr	r3, [pc, #340]	; (8001794 <InputsRead+0x28c>)
 8001640:	691b      	ldr	r3, [r3, #16]
 8001642:	f003 0308 	and.w	r3, r3, #8
 8001646:	2b00      	cmp	r3, #0
 8001648:	d005      	beq.n	8001656 <InputsRead+0x14e>
 800164a:	4a50      	ldr	r2, [pc, #320]	; (800178c <InputsRead+0x284>)
 800164c:	7f53      	ldrb	r3, [r2, #29]
 800164e:	f36f 0341 	bfc	r3, #1, #1
 8001652:	7753      	strb	r3, [r2, #29]
 8001654:	e004      	b.n	8001660 <InputsRead+0x158>
 8001656:	4a4d      	ldr	r2, [pc, #308]	; (800178c <InputsRead+0x284>)
 8001658:	7f53      	ldrb	r3, [r2, #29]
 800165a:	f043 0302 	orr.w	r3, r3, #2
 800165e:	7753      	strb	r3, [r2, #29]
	IN_X12 ? (globData.sens.button8 = 0) : (globData.sens.button8 = 1);
 8001660:	4b4d      	ldr	r3, [pc, #308]	; (8001798 <InputsRead+0x290>)
 8001662:	691b      	ldr	r3, [r3, #16]
 8001664:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001668:	2b00      	cmp	r3, #0
 800166a:	d005      	beq.n	8001678 <InputsRead+0x170>
 800166c:	4a47      	ldr	r2, [pc, #284]	; (800178c <InputsRead+0x284>)
 800166e:	7f53      	ldrb	r3, [r2, #29]
 8001670:	f36f 0382 	bfc	r3, #2, #1
 8001674:	7753      	strb	r3, [r2, #29]
 8001676:	e004      	b.n	8001682 <InputsRead+0x17a>
 8001678:	4a44      	ldr	r2, [pc, #272]	; (800178c <InputsRead+0x284>)
 800167a:	7f53      	ldrb	r3, [r2, #29]
 800167c:	f043 0304 	orr.w	r3, r3, #4
 8001680:	7753      	strb	r3, [r2, #29]

	static int button_trig = 0;
	if (globData.sens.button_manual_mode)
 8001682:	4b42      	ldr	r3, [pc, #264]	; (800178c <InputsRead+0x284>)
 8001684:	7f1b      	ldrb	r3, [r3, #28]
 8001686:	f003 0304 	and.w	r3, r3, #4
 800168a:	b2db      	uxtb	r3, r3
 800168c:	2b00      	cmp	r3, #0
 800168e:	d02f      	beq.n	80016f0 <InputsRead+0x1e8>
	{
		if (globData.sens.button_motor1_forw) {
 8001690:	4b3e      	ldr	r3, [pc, #248]	; (800178c <InputsRead+0x284>)
 8001692:	7f1b      	ldrb	r3, [r3, #28]
 8001694:	f003 0308 	and.w	r3, r3, #8
 8001698:	b2db      	uxtb	r3, r3
 800169a:	2b00      	cmp	r3, #0
 800169c:	d003      	beq.n	80016a6 <InputsRead+0x19e>
			globData.current_move_comm = MOVE_MOTOR1_FORW;
 800169e:	4b3b      	ldr	r3, [pc, #236]	; (800178c <InputsRead+0x284>)
 80016a0:	2201      	movs	r2, #1
 80016a2:	709a      	strb	r2, [r3, #2]
		else if (globData.sens.button_motor2_forw == 0 && globData.sens.button_motor2_back == 0 && globData.sens.button_motor1_forw == 0 && globData.sens.button_motor1_back == 0)
		{
			button_trig = 0;
		}
	}
}
 80016a4:	e0bc      	b.n	8001820 <InputsRead+0x318>
		else if (globData.sens.button_motor1_back) {
 80016a6:	4b39      	ldr	r3, [pc, #228]	; (800178c <InputsRead+0x284>)
 80016a8:	7f1b      	ldrb	r3, [r3, #28]
 80016aa:	f003 0310 	and.w	r3, r3, #16
 80016ae:	b2db      	uxtb	r3, r3
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d003      	beq.n	80016bc <InputsRead+0x1b4>
			globData.current_move_comm = MOVE_MOTOR1_BACK;
 80016b4:	4b35      	ldr	r3, [pc, #212]	; (800178c <InputsRead+0x284>)
 80016b6:	2202      	movs	r2, #2
 80016b8:	709a      	strb	r2, [r3, #2]
}
 80016ba:	e0b1      	b.n	8001820 <InputsRead+0x318>
		else if (globData.sens.button_motor2_forw) {
 80016bc:	4b33      	ldr	r3, [pc, #204]	; (800178c <InputsRead+0x284>)
 80016be:	7f1b      	ldrb	r3, [r3, #28]
 80016c0:	f003 0320 	and.w	r3, r3, #32
 80016c4:	b2db      	uxtb	r3, r3
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d003      	beq.n	80016d2 <InputsRead+0x1ca>
			globData.current_move_comm = MOVE_MOTOR2_FORW;
 80016ca:	4b30      	ldr	r3, [pc, #192]	; (800178c <InputsRead+0x284>)
 80016cc:	2203      	movs	r2, #3
 80016ce:	709a      	strb	r2, [r3, #2]
}
 80016d0:	e0a6      	b.n	8001820 <InputsRead+0x318>
		else if (globData.sens.button_motor2_back) {
 80016d2:	4b2e      	ldr	r3, [pc, #184]	; (800178c <InputsRead+0x284>)
 80016d4:	7f1b      	ldrb	r3, [r3, #28]
 80016d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80016da:	b2db      	uxtb	r3, r3
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d003      	beq.n	80016e8 <InputsRead+0x1e0>
			globData.current_move_comm = MOVE_MOTOR2_BACK;
 80016e0:	4b2a      	ldr	r3, [pc, #168]	; (800178c <InputsRead+0x284>)
 80016e2:	2204      	movs	r2, #4
 80016e4:	709a      	strb	r2, [r3, #2]
}
 80016e6:	e09b      	b.n	8001820 <InputsRead+0x318>
			globData.current_move_comm = MOVE_STOP;
 80016e8:	4b28      	ldr	r3, [pc, #160]	; (800178c <InputsRead+0x284>)
 80016ea:	2200      	movs	r2, #0
 80016ec:	709a      	strb	r2, [r3, #2]
}
 80016ee:	e097      	b.n	8001820 <InputsRead+0x318>
		if (globData.sens.button_motor2_forw && button_trig == 0)
 80016f0:	4b26      	ldr	r3, [pc, #152]	; (800178c <InputsRead+0x284>)
 80016f2:	7f1b      	ldrb	r3, [r3, #28]
 80016f4:	f003 0320 	and.w	r3, r3, #32
 80016f8:	b2db      	uxtb	r3, r3
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d014      	beq.n	8001728 <InputsRead+0x220>
 80016fe:	4b27      	ldr	r3, [pc, #156]	; (800179c <InputsRead+0x294>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d110      	bne.n	8001728 <InputsRead+0x220>
			button_trig = 1;
 8001706:	4b25      	ldr	r3, [pc, #148]	; (800179c <InputsRead+0x294>)
 8001708:	2201      	movs	r2, #1
 800170a:	601a      	str	r2, [r3, #0]
			if (globData.cycles_set < 500)
 800170c:	4b1f      	ldr	r3, [pc, #124]	; (800178c <InputsRead+0x284>)
 800170e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001710:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001714:	d204      	bcs.n	8001720 <InputsRead+0x218>
				globData.cycles_set++;
 8001716:	4b1d      	ldr	r3, [pc, #116]	; (800178c <InputsRead+0x284>)
 8001718:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800171a:	3301      	adds	r3, #1
 800171c:	4a1b      	ldr	r2, [pc, #108]	; (800178c <InputsRead+0x284>)
 800171e:	6253      	str	r3, [r2, #36]	; 0x24
			osDelay(5);
 8001720:	2005      	movs	r0, #5
 8001722:	f004 fd73 	bl	800620c <osDelay>
 8001726:	e07b      	b.n	8001820 <InputsRead+0x318>
		else if (globData.sens.button_motor2_back && button_trig == 0)
 8001728:	4b18      	ldr	r3, [pc, #96]	; (800178c <InputsRead+0x284>)
 800172a:	7f1b      	ldrb	r3, [r3, #28]
 800172c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001730:	b2db      	uxtb	r3, r3
 8001732:	2b00      	cmp	r3, #0
 8001734:	d013      	beq.n	800175e <InputsRead+0x256>
 8001736:	4b19      	ldr	r3, [pc, #100]	; (800179c <InputsRead+0x294>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d10f      	bne.n	800175e <InputsRead+0x256>
			button_trig = 1;
 800173e:	4b17      	ldr	r3, [pc, #92]	; (800179c <InputsRead+0x294>)
 8001740:	2201      	movs	r2, #1
 8001742:	601a      	str	r2, [r3, #0]
			if (globData.cycles_set > 0)
 8001744:	4b11      	ldr	r3, [pc, #68]	; (800178c <InputsRead+0x284>)
 8001746:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001748:	2b00      	cmp	r3, #0
 800174a:	d004      	beq.n	8001756 <InputsRead+0x24e>
				globData.cycles_set--;
 800174c:	4b0f      	ldr	r3, [pc, #60]	; (800178c <InputsRead+0x284>)
 800174e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001750:	3b01      	subs	r3, #1
 8001752:	4a0e      	ldr	r2, [pc, #56]	; (800178c <InputsRead+0x284>)
 8001754:	6253      	str	r3, [r2, #36]	; 0x24
			osDelay(5);
 8001756:	2005      	movs	r0, #5
 8001758:	f004 fd58 	bl	800620c <osDelay>
 800175c:	e060      	b.n	8001820 <InputsRead+0x318>
		else if (globData.sens.button_motor1_forw && button_trig == 0)
 800175e:	4b0b      	ldr	r3, [pc, #44]	; (800178c <InputsRead+0x284>)
 8001760:	7f1b      	ldrb	r3, [r3, #28]
 8001762:	f003 0308 	and.w	r3, r3, #8
 8001766:	b2db      	uxtb	r3, r3
 8001768:	2b00      	cmp	r3, #0
 800176a:	d019      	beq.n	80017a0 <InputsRead+0x298>
 800176c:	4b0b      	ldr	r3, [pc, #44]	; (800179c <InputsRead+0x294>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	2b00      	cmp	r3, #0
 8001772:	d115      	bne.n	80017a0 <InputsRead+0x298>
			button_trig = 1;
 8001774:	4b09      	ldr	r3, [pc, #36]	; (800179c <InputsRead+0x294>)
 8001776:	2201      	movs	r2, #1
 8001778:	601a      	str	r2, [r3, #0]
			globData.current_status = JOB_PAUSE;
 800177a:	4b04      	ldr	r3, [pc, #16]	; (800178c <InputsRead+0x284>)
 800177c:	2202      	movs	r2, #2
 800177e:	701a      	strb	r2, [r3, #0]
			osDelay(5);
 8001780:	2005      	movs	r0, #5
 8001782:	f004 fd43 	bl	800620c <osDelay>
 8001786:	e04b      	b.n	8001820 <InputsRead+0x318>
 8001788:	40020800 	.word	0x40020800
 800178c:	20000054 	.word	0x20000054
 8001790:	40021000 	.word	0x40021000
 8001794:	40020400 	.word	0x40020400
 8001798:	40020c00 	.word	0x40020c00
 800179c:	20001c68 	.word	0x20001c68
		else if (globData.sens.button_motor1_back && button_trig == 0)
 80017a0:	4b20      	ldr	r3, [pc, #128]	; (8001824 <InputsRead+0x31c>)
 80017a2:	7f1b      	ldrb	r3, [r3, #28]
 80017a4:	f003 0310 	and.w	r3, r3, #16
 80017a8:	b2db      	uxtb	r3, r3
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d018      	beq.n	80017e0 <InputsRead+0x2d8>
 80017ae:	4b1e      	ldr	r3, [pc, #120]	; (8001828 <InputsRead+0x320>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d114      	bne.n	80017e0 <InputsRead+0x2d8>
			button_trig = 1;
 80017b6:	4b1c      	ldr	r3, [pc, #112]	; (8001828 <InputsRead+0x320>)
 80017b8:	2201      	movs	r2, #1
 80017ba:	601a      	str	r2, [r3, #0]
			globData.volume = minibotConfig.volume;
 80017bc:	4b1b      	ldr	r3, [pc, #108]	; (800182c <InputsRead+0x324>)
 80017be:	699b      	ldr	r3, [r3, #24]
 80017c0:	4a18      	ldr	r2, [pc, #96]	; (8001824 <InputsRead+0x31c>)
 80017c2:	6293      	str	r3, [r2, #40]	; 0x28
			globData.time_hold = minibotConfig.time_hold;
 80017c4:	4b19      	ldr	r3, [pc, #100]	; (800182c <InputsRead+0x324>)
 80017c6:	695b      	ldr	r3, [r3, #20]
 80017c8:	4a16      	ldr	r2, [pc, #88]	; (8001824 <InputsRead+0x31c>)
 80017ca:	62d3      	str	r3, [r2, #44]	; 0x2c
			globData.heat_on = 1;
 80017cc:	4b15      	ldr	r3, [pc, #84]	; (8001824 <InputsRead+0x31c>)
 80017ce:	2201      	movs	r2, #1
 80017d0:	615a      	str	r2, [r3, #20]
			globData.current_status = JOB_START;
 80017d2:	4b14      	ldr	r3, [pc, #80]	; (8001824 <InputsRead+0x31c>)
 80017d4:	2201      	movs	r2, #1
 80017d6:	701a      	strb	r2, [r3, #0]
			osDelay(5);
 80017d8:	2005      	movs	r0, #5
 80017da:	f004 fd17 	bl	800620c <osDelay>
 80017de:	e01f      	b.n	8001820 <InputsRead+0x318>
		else if (globData.sens.button_motor2_forw == 0 && globData.sens.button_motor2_back == 0 && globData.sens.button_motor1_forw == 0 && globData.sens.button_motor1_back == 0)
 80017e0:	4b10      	ldr	r3, [pc, #64]	; (8001824 <InputsRead+0x31c>)
 80017e2:	7f1b      	ldrb	r3, [r3, #28]
 80017e4:	f003 0320 	and.w	r3, r3, #32
 80017e8:	b2db      	uxtb	r3, r3
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d118      	bne.n	8001820 <InputsRead+0x318>
 80017ee:	4b0d      	ldr	r3, [pc, #52]	; (8001824 <InputsRead+0x31c>)
 80017f0:	7f1b      	ldrb	r3, [r3, #28]
 80017f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80017f6:	b2db      	uxtb	r3, r3
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d111      	bne.n	8001820 <InputsRead+0x318>
 80017fc:	4b09      	ldr	r3, [pc, #36]	; (8001824 <InputsRead+0x31c>)
 80017fe:	7f1b      	ldrb	r3, [r3, #28]
 8001800:	f003 0308 	and.w	r3, r3, #8
 8001804:	b2db      	uxtb	r3, r3
 8001806:	2b00      	cmp	r3, #0
 8001808:	d10a      	bne.n	8001820 <InputsRead+0x318>
 800180a:	4b06      	ldr	r3, [pc, #24]	; (8001824 <InputsRead+0x31c>)
 800180c:	7f1b      	ldrb	r3, [r3, #28]
 800180e:	f003 0310 	and.w	r3, r3, #16
 8001812:	b2db      	uxtb	r3, r3
 8001814:	2b00      	cmp	r3, #0
 8001816:	d103      	bne.n	8001820 <InputsRead+0x318>
			button_trig = 0;
 8001818:	4b03      	ldr	r3, [pc, #12]	; (8001828 <InputsRead+0x320>)
 800181a:	2200      	movs	r2, #0
 800181c:	601a      	str	r2, [r3, #0]
}
 800181e:	e7ff      	b.n	8001820 <InputsRead+0x318>
 8001820:	bf00      	nop
 8001822:	bd80      	pop	{r7, pc}
 8001824:	20000054 	.word	0x20000054
 8001828:	20001c68 	.word	0x20001c68
 800182c:	20000084 	.word	0x20000084

08001830 <StartMissionsTask>:
#include "mission.h"
extern GlobDataTypeDef globData;
extern MinibotConfigTypeDef minibotConfig;

void StartMissionsTask(void *argument)
{
 8001830:	b480      	push	{r7}
 8001832:	b083      	sub	sp, #12
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]

	for(;;)
 8001838:	e7fe      	b.n	8001838 <StartMissionsTask+0x8>
	...

0800183c <StartOutputsTask>:

//extern IWDG_HandleTypeDef hiwdg;


void StartOutputsTask(void *argument)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b082      	sub	sp, #8
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
	for(;;)
	{
		HAL_IWDG_Refresh(&hiwdg);
 8001844:	4807      	ldr	r0, [pc, #28]	; (8001864 <StartOutputsTask+0x28>)
 8001846:	f002 f8e0 	bl	8003a0a <HAL_IWDG_Refresh>
		SetOutputs();
 800184a:	f000 f80f 	bl	800186c <SetOutputs>
		if (globData.LEDB) LedBlink();
 800184e:	4b06      	ldr	r3, [pc, #24]	; (8001868 <StartOutputsTask+0x2c>)
 8001850:	791b      	ldrb	r3, [r3, #4]
 8001852:	2b00      	cmp	r3, #0
 8001854:	d001      	beq.n	800185a <StartOutputsTask+0x1e>
 8001856:	f000 f871 	bl	800193c <LedBlink>
		osDelay(1);
 800185a:	2001      	movs	r0, #1
 800185c:	f004 fcd6 	bl	800620c <osDelay>
		HAL_IWDG_Refresh(&hiwdg);
 8001860:	e7f0      	b.n	8001844 <StartOutputsTask+0x8>
 8001862:	bf00      	nop
 8001864:	200019bc 	.word	0x200019bc
 8001868:	20000054 	.word	0x20000054

0800186c <SetOutputs>:
	}
}

void SetOutputs()
{
 800186c:	b480      	push	{r7}
 800186e:	af00      	add	r7, sp, #0
	static int manual_mode_trig = 0;

	if (globData.sens.button_manual_mode) {
 8001870:	4b2d      	ldr	r3, [pc, #180]	; (8001928 <SetOutputs+0xbc>)
 8001872:	7f1b      	ldrb	r3, [r3, #28]
 8001874:	f003 0304 	and.w	r3, r3, #4
 8001878:	b2db      	uxtb	r3, r3
 800187a:	2b00      	cmp	r3, #0
 800187c:	d038      	beq.n	80018f0 <SetOutputs+0x84>
		manual_mode_trig = 1;
 800187e:	4b2b      	ldr	r3, [pc, #172]	; (800192c <SetOutputs+0xc0>)
 8001880:	2201      	movs	r2, #1
 8001882:	601a      	str	r2, [r3, #0]
		Y06_ON;
 8001884:	4b2a      	ldr	r3, [pc, #168]	; (8001930 <SetOutputs+0xc4>)
 8001886:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800188a:	619a      	str	r2, [r3, #24]
		if (globData.current_move_comm == MOVE_MOTOR1_FORW) {
 800188c:	4b26      	ldr	r3, [pc, #152]	; (8001928 <SetOutputs+0xbc>)
 800188e:	789b      	ldrb	r3, [r3, #2]
 8001890:	2b01      	cmp	r3, #1
 8001892:	d104      	bne.n	800189e <SetOutputs+0x32>
			Y07_ON;
 8001894:	4b27      	ldr	r3, [pc, #156]	; (8001934 <SetOutputs+0xc8>)
 8001896:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800189a:	619a      	str	r2, [r3, #24]
		Y07_OFF;
		Y08_OFF;
		Y09_OFF;
		Y10_OFF;
	}
}
 800189c:	e03f      	b.n	800191e <SetOutputs+0xb2>
		else if (globData.current_move_comm == MOVE_MOTOR1_BACK) {
 800189e:	4b22      	ldr	r3, [pc, #136]	; (8001928 <SetOutputs+0xbc>)
 80018a0:	789b      	ldrb	r3, [r3, #2]
 80018a2:	2b02      	cmp	r3, #2
 80018a4:	d104      	bne.n	80018b0 <SetOutputs+0x44>
			Y08_ON;
 80018a6:	4b23      	ldr	r3, [pc, #140]	; (8001934 <SetOutputs+0xc8>)
 80018a8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80018ac:	619a      	str	r2, [r3, #24]
}
 80018ae:	e036      	b.n	800191e <SetOutputs+0xb2>
		else if (globData.current_move_comm == MOVE_MOTOR2_FORW) {
 80018b0:	4b1d      	ldr	r3, [pc, #116]	; (8001928 <SetOutputs+0xbc>)
 80018b2:	789b      	ldrb	r3, [r3, #2]
 80018b4:	2b03      	cmp	r3, #3
 80018b6:	d104      	bne.n	80018c2 <SetOutputs+0x56>
			Y09_ON;
 80018b8:	4b1f      	ldr	r3, [pc, #124]	; (8001938 <SetOutputs+0xcc>)
 80018ba:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80018be:	619a      	str	r2, [r3, #24]
}
 80018c0:	e02d      	b.n	800191e <SetOutputs+0xb2>
		else if (globData.current_move_comm == MOVE_MOTOR2_BACK) {
 80018c2:	4b19      	ldr	r3, [pc, #100]	; (8001928 <SetOutputs+0xbc>)
 80018c4:	789b      	ldrb	r3, [r3, #2]
 80018c6:	2b04      	cmp	r3, #4
 80018c8:	d104      	bne.n	80018d4 <SetOutputs+0x68>
			Y10_ON;
 80018ca:	4b1b      	ldr	r3, [pc, #108]	; (8001938 <SetOutputs+0xcc>)
 80018cc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80018d0:	619a      	str	r2, [r3, #24]
}
 80018d2:	e024      	b.n	800191e <SetOutputs+0xb2>
			Y07_OFF;
 80018d4:	4b17      	ldr	r3, [pc, #92]	; (8001934 <SetOutputs+0xc8>)
 80018d6:	2201      	movs	r2, #1
 80018d8:	619a      	str	r2, [r3, #24]
			Y08_OFF;
 80018da:	4b16      	ldr	r3, [pc, #88]	; (8001934 <SetOutputs+0xc8>)
 80018dc:	2202      	movs	r2, #2
 80018de:	619a      	str	r2, [r3, #24]
			Y09_OFF;
 80018e0:	4b15      	ldr	r3, [pc, #84]	; (8001938 <SetOutputs+0xcc>)
 80018e2:	2280      	movs	r2, #128	; 0x80
 80018e4:	619a      	str	r2, [r3, #24]
			Y10_OFF;
 80018e6:	4b14      	ldr	r3, [pc, #80]	; (8001938 <SetOutputs+0xcc>)
 80018e8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80018ec:	619a      	str	r2, [r3, #24]
}
 80018ee:	e016      	b.n	800191e <SetOutputs+0xb2>
	else if (manual_mode_trig) {
 80018f0:	4b0e      	ldr	r3, [pc, #56]	; (800192c <SetOutputs+0xc0>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d012      	beq.n	800191e <SetOutputs+0xb2>
		manual_mode_trig = 0;
 80018f8:	4b0c      	ldr	r3, [pc, #48]	; (800192c <SetOutputs+0xc0>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	601a      	str	r2, [r3, #0]
		Y06_OFF;
 80018fe:	4b0c      	ldr	r3, [pc, #48]	; (8001930 <SetOutputs+0xc4>)
 8001900:	2220      	movs	r2, #32
 8001902:	619a      	str	r2, [r3, #24]
		Y07_OFF;
 8001904:	4b0b      	ldr	r3, [pc, #44]	; (8001934 <SetOutputs+0xc8>)
 8001906:	2201      	movs	r2, #1
 8001908:	619a      	str	r2, [r3, #24]
		Y08_OFF;
 800190a:	4b0a      	ldr	r3, [pc, #40]	; (8001934 <SetOutputs+0xc8>)
 800190c:	2202      	movs	r2, #2
 800190e:	619a      	str	r2, [r3, #24]
		Y09_OFF;
 8001910:	4b09      	ldr	r3, [pc, #36]	; (8001938 <SetOutputs+0xcc>)
 8001912:	2280      	movs	r2, #128	; 0x80
 8001914:	619a      	str	r2, [r3, #24]
		Y10_OFF;
 8001916:	4b08      	ldr	r3, [pc, #32]	; (8001938 <SetOutputs+0xcc>)
 8001918:	f44f 7280 	mov.w	r2, #256	; 0x100
 800191c:	619a      	str	r2, [r3, #24]
}
 800191e:	bf00      	nop
 8001920:	46bd      	mov	sp, r7
 8001922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001926:	4770      	bx	lr
 8001928:	20000054 	.word	0x20000054
 800192c:	20001c6c 	.word	0x20001c6c
 8001930:	40020800 	.word	0x40020800
 8001934:	40020400 	.word	0x40020400
 8001938:	40021000 	.word	0x40021000

0800193c <LedBlink>:

void LedBlink() {
 800193c:	b580      	push	{r7, lr}
 800193e:	b082      	sub	sp, #8
 8001940:	af00      	add	r7, sp, #0
			3   //LEDB_ERROR
	};

	static int32_t ledb_active_time = 0;
	static int32_t ledb_repeats = 0;
	ledb_repeats = ledb_rep[globData.LEDB];
 8001942:	4b1a      	ldr	r3, [pc, #104]	; (80019ac <LedBlink+0x70>)
 8001944:	791b      	ldrb	r3, [r3, #4]
 8001946:	461a      	mov	r2, r3
 8001948:	4b19      	ldr	r3, [pc, #100]	; (80019b0 <LedBlink+0x74>)
 800194a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800194e:	461a      	mov	r2, r3
 8001950:	4b18      	ldr	r3, [pc, #96]	; (80019b4 <LedBlink+0x78>)
 8001952:	601a      	str	r2, [r3, #0]
	ledb_active_time = ledb_time[globData.LEDB];
 8001954:	4b15      	ldr	r3, [pc, #84]	; (80019ac <LedBlink+0x70>)
 8001956:	791b      	ldrb	r3, [r3, #4]
 8001958:	461a      	mov	r2, r3
 800195a:	4b17      	ldr	r3, [pc, #92]	; (80019b8 <LedBlink+0x7c>)
 800195c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001960:	461a      	mov	r2, r3
 8001962:	4b16      	ldr	r3, [pc, #88]	; (80019bc <LedBlink+0x80>)
 8001964:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < ledb_repeats; i++)
 8001966:	2300      	movs	r3, #0
 8001968:	607b      	str	r3, [r7, #4]
 800196a:	4b12      	ldr	r3, [pc, #72]	; (80019b4 <LedBlink+0x78>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	687a      	ldr	r2, [r7, #4]
 8001970:	429a      	cmp	r2, r3
 8001972:	da14      	bge.n	800199e <LedBlink+0x62>
	{
		osDelay(ledb_active_time);
 8001974:	4b11      	ldr	r3, [pc, #68]	; (80019bc <LedBlink+0x80>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	4618      	mov	r0, r3
 800197a:	f004 fc47 	bl	800620c <osDelay>
		Y05_ON;
 800197e:	4b10      	ldr	r3, [pc, #64]	; (80019c0 <LedBlink+0x84>)
 8001980:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001984:	619a      	str	r2, [r3, #24]
		osDelay(ledb_active_time);
 8001986:	4b0d      	ldr	r3, [pc, #52]	; (80019bc <LedBlink+0x80>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	4618      	mov	r0, r3
 800198c:	f004 fc3e 	bl	800620c <osDelay>
		Y05_OFF;
 8001990:	4b0b      	ldr	r3, [pc, #44]	; (80019c0 <LedBlink+0x84>)
 8001992:	2210      	movs	r2, #16
 8001994:	619a      	str	r2, [r3, #24]
	for (int i = 0; i < ledb_repeats; i++)
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	3301      	adds	r3, #1
 800199a:	607b      	str	r3, [r7, #4]
 800199c:	e7e5      	b.n	800196a <LedBlink+0x2e>
	}
	globData.LEDB = 0;
 800199e:	4b03      	ldr	r3, [pc, #12]	; (80019ac <LedBlink+0x70>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	711a      	strb	r2, [r3, #4]
}
 80019a4:	bf00      	nop
 80019a6:	3708      	adds	r7, #8
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bd80      	pop	{r7, pc}
 80019ac:	20000054 	.word	0x20000054
 80019b0:	08008d58 	.word	0x08008d58
 80019b4:	20001c74 	.word	0x20001c74
 80019b8:	08008d40 	.word	0x08008d40
 80019bc:	20001c70 	.word	0x20001c70
 80019c0:	40020800 	.word	0x40020800

080019c4 <StartServoTask>:
#include "servo_control.h"
extern GlobDataTypeDef globData;
extern MinibotConfigTypeDef minibotConfig;

void StartServoTask(void *argument)
{
 80019c4:	b480      	push	{r7}
 80019c6:	b083      	sub	sp, #12
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
	
	for(;;)
 80019cc:	e7fe      	b.n	80019cc <StartServoTask+0x8>
	...

080019d0 <StartUartWiFiTask>:
StatusMsgTypeDef statusMsg;
JobMsgTypeDef jobMsg;
StmConfigTypeDef stmConf;

void StartUartWiFiTask(void *argument)
{
 80019d0:	b5b0      	push	{r4, r5, r7, lr}
 80019d2:	b084      	sub	sp, #16
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
	HAL_UARTEx_ReceiveToIdle_DMA(&WIFI_UART, wifi_uart_buff, sizeof(wifi_uart_buff));
 80019d8:	2264      	movs	r2, #100	; 0x64
 80019da:	4964      	ldr	r1, [pc, #400]	; (8001b6c <StartUartWiFiTask+0x19c>)
 80019dc:	4864      	ldr	r0, [pc, #400]	; (8001b70 <StartUartWiFiTask+0x1a0>)
 80019de:	f003 f99e 	bl	8004d1e <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&WIFI_UART_DMA, DMA_IT_HT);
 80019e2:	4b64      	ldr	r3, [pc, #400]	; (8001b74 <StartUartWiFiTask+0x1a4>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	681a      	ldr	r2, [r3, #0]
 80019e8:	4b62      	ldr	r3, [pc, #392]	; (8001b74 <StartUartWiFiTask+0x1a4>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f022 0208 	bic.w	r2, r2, #8
 80019f0:	601a      	str	r2, [r3, #0]
	ConfigInit();
 80019f2:	f000 f993 	bl	8001d1c <ConfigInit>
	for(;;)
	{
		if ((new_wifi_data && wifi_uart_buff[2] == WIFI_CONTROL_ID)
 80019f6:	4b60      	ldr	r3, [pc, #384]	; (8001b78 <StartUartWiFiTask+0x1a8>)
 80019f8:	781b      	ldrb	r3, [r3, #0]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d0fb      	beq.n	80019f6 <StartUartWiFiTask+0x26>
 80019fe:	4b5b      	ldr	r3, [pc, #364]	; (8001b6c <StartUartWiFiTask+0x19c>)
 8001a00:	789b      	ldrb	r3, [r3, #2]
 8001a02:	2b64      	cmp	r3, #100	; 0x64
 8001a04:	d1f7      	bne.n	80019f6 <StartUartWiFiTask+0x26>
				&& wifi_uart_buff[0] == START_MSG0 && wifi_uart_buff[1] == START_MSG1) {
 8001a06:	4b59      	ldr	r3, [pc, #356]	; (8001b6c <StartUartWiFiTask+0x19c>)
 8001a08:	781b      	ldrb	r3, [r3, #0]
 8001a0a:	2b84      	cmp	r3, #132	; 0x84
 8001a0c:	d1f3      	bne.n	80019f6 <StartUartWiFiTask+0x26>
 8001a0e:	4b57      	ldr	r3, [pc, #348]	; (8001b6c <StartUartWiFiTask+0x19c>)
 8001a10:	785b      	ldrb	r3, [r3, #1]
 8001a12:	2b53      	cmp	r3, #83	; 0x53
 8001a14:	d1ef      	bne.n	80019f6 <StartUartWiFiTask+0x26>
			enum WIFI_MSG_ID MSG_ID = (WIFI_MSG_ID)wifi_uart_buff[3];
 8001a16:	4b55      	ldr	r3, [pc, #340]	; (8001b6c <StartUartWiFiTask+0x19c>)
 8001a18:	78db      	ldrb	r3, [r3, #3]
 8001a1a:	73fb      	strb	r3, [r7, #15]
			if (MSG_ID == WIFI_GET_STATUS) {
 8001a1c:	7bfb      	ldrb	r3, [r7, #15]
 8001a1e:	2b01      	cmp	r3, #1
 8001a20:	d117      	bne.n	8001a52 <StartUartWiFiTask+0x82>
				if (wifi_uart_buff[RECEV_MSG_CS_BYTE_NUM]
 8001a22:	4b52      	ldr	r3, [pc, #328]	; (8001b6c <StartUartWiFiTask+0x19c>)
 8001a24:	79dc      	ldrb	r4, [r3, #7]
						!= calculateCS(wifi_uart_buff, RECEV_MSG_CS_BYTE_NUM)) {
 8001a26:	2107      	movs	r1, #7
 8001a28:	4850      	ldr	r0, [pc, #320]	; (8001b6c <StartUartWiFiTask+0x19c>)
 8001a2a:	f000 f957 	bl	8001cdc <calculateCS>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	429c      	cmp	r4, r3
 8001a32:	bf14      	ite	ne
 8001a34:	2301      	movne	r3, #1
 8001a36:	2300      	moveq	r3, #0
 8001a38:	b2db      	uxtb	r3, r3
				if (wifi_uart_buff[RECEV_MSG_CS_BYTE_NUM]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d006      	beq.n	8001a4c <StartUartWiFiTask+0x7c>
					globData.cs_err++;
 8001a3e:	4b4f      	ldr	r3, [pc, #316]	; (8001b7c <StartUartWiFiTask+0x1ac>)
 8001a40:	78db      	ldrb	r3, [r3, #3]
 8001a42:	3301      	adds	r3, #1
 8001a44:	b2da      	uxtb	r2, r3
 8001a46:	4b4d      	ldr	r3, [pc, #308]	; (8001b7c <StartUartWiFiTask+0x1ac>)
 8001a48:	70da      	strb	r2, [r3, #3]
 8001a4a:	e086      	b.n	8001b5a <StartUartWiFiTask+0x18a>
				}
				else {
					SendStatus();
 8001a4c:	f000 f89c 	bl	8001b88 <SendStatus>
 8001a50:	e083      	b.n	8001b5a <StartUartWiFiTask+0x18a>
				}
			}
			else if (MSG_ID == WIFI_SET_MANUAL_COM) {
 8001a52:	7bfb      	ldrb	r3, [r7, #15]
 8001a54:	2b02      	cmp	r3, #2
 8001a56:	d117      	bne.n	8001a88 <StartUartWiFiTask+0xb8>
				if (wifi_uart_buff[RECEV_MSG_CS_BYTE_NUM]
 8001a58:	4b44      	ldr	r3, [pc, #272]	; (8001b6c <StartUartWiFiTask+0x19c>)
 8001a5a:	79dc      	ldrb	r4, [r3, #7]
						!= calculateCS(wifi_uart_buff, RECEV_MSG_CS_BYTE_NUM)) {
 8001a5c:	2107      	movs	r1, #7
 8001a5e:	4843      	ldr	r0, [pc, #268]	; (8001b6c <StartUartWiFiTask+0x19c>)
 8001a60:	f000 f93c 	bl	8001cdc <calculateCS>
 8001a64:	4603      	mov	r3, r0
 8001a66:	429c      	cmp	r4, r3
 8001a68:	bf14      	ite	ne
 8001a6a:	2301      	movne	r3, #1
 8001a6c:	2300      	moveq	r3, #0
 8001a6e:	b2db      	uxtb	r3, r3
				if (wifi_uart_buff[RECEV_MSG_CS_BYTE_NUM]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d006      	beq.n	8001a82 <StartUartWiFiTask+0xb2>
					globData.cs_err++;
 8001a74:	4b41      	ldr	r3, [pc, #260]	; (8001b7c <StartUartWiFiTask+0x1ac>)
 8001a76:	78db      	ldrb	r3, [r3, #3]
 8001a78:	3301      	adds	r3, #1
 8001a7a:	b2da      	uxtb	r2, r3
 8001a7c:	4b3f      	ldr	r3, [pc, #252]	; (8001b7c <StartUartWiFiTask+0x1ac>)
 8001a7e:	70da      	strb	r2, [r3, #3]
 8001a80:	e06b      	b.n	8001b5a <StartUartWiFiTask+0x18a>
				}
				else {
					SetManual();
 8001a82:	f000 f8c1 	bl	8001c08 <SetManual>
 8001a86:	e068      	b.n	8001b5a <StartUartWiFiTask+0x18a>
				}
			}
			else if (MSG_ID == WIFI_SET_JOB) {
 8001a88:	7bfb      	ldrb	r3, [r7, #15]
 8001a8a:	2b05      	cmp	r3, #5
 8001a8c:	d121      	bne.n	8001ad2 <StartUartWiFiTask+0x102>
				if (wifi_uart_buff[sizeof(JobMsgTypeDef) - 1]
 8001a8e:	4b37      	ldr	r3, [pc, #220]	; (8001b6c <StartUartWiFiTask+0x19c>)
 8001a90:	7ddc      	ldrb	r4, [r3, #23]
						!= calculateCS(wifi_uart_buff, sizeof(JobMsgTypeDef) - 1)) {
 8001a92:	2117      	movs	r1, #23
 8001a94:	4835      	ldr	r0, [pc, #212]	; (8001b6c <StartUartWiFiTask+0x19c>)
 8001a96:	f000 f921 	bl	8001cdc <calculateCS>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	429c      	cmp	r4, r3
 8001a9e:	bf14      	ite	ne
 8001aa0:	2301      	movne	r3, #1
 8001aa2:	2300      	moveq	r3, #0
 8001aa4:	b2db      	uxtb	r3, r3
				if (wifi_uart_buff[sizeof(JobMsgTypeDef) - 1]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d006      	beq.n	8001ab8 <StartUartWiFiTask+0xe8>
					globData.cs_err++;
 8001aaa:	4b34      	ldr	r3, [pc, #208]	; (8001b7c <StartUartWiFiTask+0x1ac>)
 8001aac:	78db      	ldrb	r3, [r3, #3]
 8001aae:	3301      	adds	r3, #1
 8001ab0:	b2da      	uxtb	r2, r3
 8001ab2:	4b32      	ldr	r3, [pc, #200]	; (8001b7c <StartUartWiFiTask+0x1ac>)
 8001ab4:	70da      	strb	r2, [r3, #3]
 8001ab6:	e050      	b.n	8001b5a <StartUartWiFiTask+0x18a>
				}
				else {
					jobMsg = *(JobMsgTypeDef*) wifi_uart_buff;
 8001ab8:	4b2c      	ldr	r3, [pc, #176]	; (8001b6c <StartUartWiFiTask+0x19c>)
 8001aba:	4a31      	ldr	r2, [pc, #196]	; (8001b80 <StartUartWiFiTask+0x1b0>)
 8001abc:	4614      	mov	r4, r2
 8001abe:	461d      	mov	r5, r3
 8001ac0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ac2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ac4:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001ac8:	e884 0003 	stmia.w	r4, {r0, r1}
					SetJob();
 8001acc:	f000 f8a4 	bl	8001c18 <SetJob>
 8001ad0:	e043      	b.n	8001b5a <StartUartWiFiTask+0x18a>
				}
			}
			else if (MSG_ID == WIFI_GET_STM_CONFIG) {
 8001ad2:	7bfb      	ldrb	r3, [r7, #15]
 8001ad4:	2b03      	cmp	r3, #3
 8001ad6:	d117      	bne.n	8001b08 <StartUartWiFiTask+0x138>
				if (wifi_uart_buff[RECEV_MSG_CS_BYTE_NUM]
 8001ad8:	4b24      	ldr	r3, [pc, #144]	; (8001b6c <StartUartWiFiTask+0x19c>)
 8001ada:	79dc      	ldrb	r4, [r3, #7]
						!= calculateCS(wifi_uart_buff, RECEV_MSG_CS_BYTE_NUM)) {
 8001adc:	2107      	movs	r1, #7
 8001ade:	4823      	ldr	r0, [pc, #140]	; (8001b6c <StartUartWiFiTask+0x19c>)
 8001ae0:	f000 f8fc 	bl	8001cdc <calculateCS>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	429c      	cmp	r4, r3
 8001ae8:	bf14      	ite	ne
 8001aea:	2301      	movne	r3, #1
 8001aec:	2300      	moveq	r3, #0
 8001aee:	b2db      	uxtb	r3, r3
				if (wifi_uart_buff[RECEV_MSG_CS_BYTE_NUM]
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d006      	beq.n	8001b02 <StartUartWiFiTask+0x132>
					globData.cs_err++;
 8001af4:	4b21      	ldr	r3, [pc, #132]	; (8001b7c <StartUartWiFiTask+0x1ac>)
 8001af6:	78db      	ldrb	r3, [r3, #3]
 8001af8:	3301      	adds	r3, #1
 8001afa:	b2da      	uxtb	r2, r3
 8001afc:	4b1f      	ldr	r3, [pc, #124]	; (8001b7c <StartUartWiFiTask+0x1ac>)
 8001afe:	70da      	strb	r2, [r3, #3]
 8001b00:	e02b      	b.n	8001b5a <StartUartWiFiTask+0x18a>
				}
				else {
					GetSTMConfig();
 8001b02:	f000 f8b7 	bl	8001c74 <GetSTMConfig>
 8001b06:	e028      	b.n	8001b5a <StartUartWiFiTask+0x18a>
				}
			}
			else if (MSG_ID == WIFI_SET_STM_CONFIG) {
 8001b08:	7bfb      	ldrb	r3, [r7, #15]
 8001b0a:	2b04      	cmp	r3, #4
 8001b0c:	d125      	bne.n	8001b5a <StartUartWiFiTask+0x18a>
				if (wifi_uart_buff[sizeof(StmConfigTypeDef)-1] != calculateCS(wifi_uart_buff, sizeof(StmConfigTypeDef)-1)) {
 8001b0e:	4b17      	ldr	r3, [pc, #92]	; (8001b6c <StartUartWiFiTask+0x19c>)
 8001b10:	f893 403f 	ldrb.w	r4, [r3, #63]	; 0x3f
 8001b14:	213f      	movs	r1, #63	; 0x3f
 8001b16:	4815      	ldr	r0, [pc, #84]	; (8001b6c <StartUartWiFiTask+0x19c>)
 8001b18:	f000 f8e0 	bl	8001cdc <calculateCS>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	429c      	cmp	r4, r3
 8001b20:	bf14      	ite	ne
 8001b22:	2301      	movne	r3, #1
 8001b24:	2300      	moveq	r3, #0
 8001b26:	b2db      	uxtb	r3, r3
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d006      	beq.n	8001b3a <StartUartWiFiTask+0x16a>
					globData.cs_err++;
 8001b2c:	4b13      	ldr	r3, [pc, #76]	; (8001b7c <StartUartWiFiTask+0x1ac>)
 8001b2e:	78db      	ldrb	r3, [r3, #3]
 8001b30:	3301      	adds	r3, #1
 8001b32:	b2da      	uxtb	r2, r3
 8001b34:	4b11      	ldr	r3, [pc, #68]	; (8001b7c <StartUartWiFiTask+0x1ac>)
 8001b36:	70da      	strb	r2, [r3, #3]
 8001b38:	e00f      	b.n	8001b5a <StartUartWiFiTask+0x18a>
				} else {
					stmConf = *(StmConfigTypeDef*)wifi_uart_buff;
 8001b3a:	4b0c      	ldr	r3, [pc, #48]	; (8001b6c <StartUartWiFiTask+0x19c>)
 8001b3c:	4a11      	ldr	r2, [pc, #68]	; (8001b84 <StartUartWiFiTask+0x1b4>)
 8001b3e:	4614      	mov	r4, r2
 8001b40:	461d      	mov	r5, r3
 8001b42:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b44:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b46:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b48:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b4a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b4c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b4e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001b52:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
					ConfigUpdate();
 8001b56:	f000 f92b 	bl	8001db0 <ConfigUpdate>
				}
			}
			new_wifi_data = 0;
 8001b5a:	4b07      	ldr	r3, [pc, #28]	; (8001b78 <StartUartWiFiTask+0x1a8>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	701a      	strb	r2, [r3, #0]
			memset(wifi_uart_buff, 0, 100);
 8001b60:	2264      	movs	r2, #100	; 0x64
 8001b62:	2100      	movs	r1, #0
 8001b64:	4801      	ldr	r0, [pc, #4]	; (8001b6c <StartUartWiFiTask+0x19c>)
 8001b66:	f006 fffb 	bl	8008b60 <memset>
			}
		}*/

		//osDelay(1000);
		//SendStatus(); //for test
	}
 8001b6a:	e744      	b.n	80019f6 <StartUartWiFiTask+0x26>
 8001b6c:	20001c7c 	.word	0x20001c7c
 8001b70:	20001a58 	.word	0x20001a58
 8001b74:	20001b24 	.word	0x20001b24
 8001b78:	20001c78 	.word	0x20001c78
 8001b7c:	20000054 	.word	0x20000054
 8001b80:	20001d00 	.word	0x20001d00
 8001b84:	20001d18 	.word	0x20001d18

08001b88 <SendStatus>:
}

void SendStatus()
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	af00      	add	r7, sp, #0
	statusMsg.start_msg0 = START_MSG0;
 8001b8c:	4b1b      	ldr	r3, [pc, #108]	; (8001bfc <SendStatus+0x74>)
 8001b8e:	2284      	movs	r2, #132	; 0x84
 8001b90:	701a      	strb	r2, [r3, #0]
	statusMsg.start_msg1 = START_MSG1;
 8001b92:	4b1a      	ldr	r3, [pc, #104]	; (8001bfc <SendStatus+0x74>)
 8001b94:	2253      	movs	r2, #83	; 0x53
 8001b96:	705a      	strb	r2, [r3, #1]
	statusMsg.control_id = WIFI_CONTROL_ID;
 8001b98:	4b18      	ldr	r3, [pc, #96]	; (8001bfc <SendStatus+0x74>)
 8001b9a:	2264      	movs	r2, #100	; 0x64
 8001b9c:	709a      	strb	r2, [r3, #2]
	statusMsg.msg_id = WIFI_GET_STATUS;
 8001b9e:	4b17      	ldr	r3, [pc, #92]	; (8001bfc <SendStatus+0x74>)
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	70da      	strb	r2, [r3, #3]
	statusMsg.cs_errors = globData.cs_err;
 8001ba4:	4b16      	ldr	r3, [pc, #88]	; (8001c00 <SendStatus+0x78>)
 8001ba6:	78da      	ldrb	r2, [r3, #3]
 8001ba8:	4b14      	ldr	r3, [pc, #80]	; (8001bfc <SendStatus+0x74>)
 8001baa:	775a      	strb	r2, [r3, #29]
	statusMsg.temp1 = globData.temp1;
 8001bac:	4b14      	ldr	r3, [pc, #80]	; (8001c00 <SendStatus+0x78>)
 8001bae:	689b      	ldr	r3, [r3, #8]
 8001bb0:	4a12      	ldr	r2, [pc, #72]	; (8001bfc <SendStatus+0x74>)
 8001bb2:	6053      	str	r3, [r2, #4]
	statusMsg.temp2 = globData.temp2;
 8001bb4:	4b12      	ldr	r3, [pc, #72]	; (8001c00 <SendStatus+0x78>)
 8001bb6:	68db      	ldr	r3, [r3, #12]
 8001bb8:	4a10      	ldr	r2, [pc, #64]	; (8001bfc <SendStatus+0x74>)
 8001bba:	6093      	str	r3, [r2, #8]
	statusMsg.temp3 = globData.temp3;
 8001bbc:	4b10      	ldr	r3, [pc, #64]	; (8001c00 <SendStatus+0x78>)
 8001bbe:	691b      	ldr	r3, [r3, #16]
 8001bc0:	4a0e      	ldr	r2, [pc, #56]	; (8001bfc <SendStatus+0x74>)
 8001bc2:	60d3      	str	r3, [r2, #12]
	statusMsg.sens = globData.sens;
 8001bc4:	4a0d      	ldr	r2, [pc, #52]	; (8001bfc <SendStatus+0x74>)
 8001bc6:	4b0e      	ldr	r3, [pc, #56]	; (8001c00 <SendStatus+0x78>)
 8001bc8:	8b9b      	ldrh	r3, [r3, #28]
 8001bca:	8213      	strh	r3, [r2, #16]
	statusMsg.cycles_count = globData.cycles_count;
 8001bcc:	4b0c      	ldr	r3, [pc, #48]	; (8001c00 <SendStatus+0x78>)
 8001bce:	6a1b      	ldr	r3, [r3, #32]
 8001bd0:	4a0a      	ldr	r2, [pc, #40]	; (8001bfc <SendStatus+0x74>)
 8001bd2:	6153      	str	r3, [r2, #20]
	statusMsg.cycles_set = globData.cycles_set;
 8001bd4:	4b0a      	ldr	r3, [pc, #40]	; (8001c00 <SendStatus+0x78>)
 8001bd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bd8:	4a08      	ldr	r2, [pc, #32]	; (8001bfc <SendStatus+0x74>)
 8001bda:	6193      	str	r3, [r2, #24]
	statusMsg.CS = calculateCS((uint8_t *)&statusMsg, sizeof(statusMsg)-1);
 8001bdc:	211f      	movs	r1, #31
 8001bde:	4807      	ldr	r0, [pc, #28]	; (8001bfc <SendStatus+0x74>)
 8001be0:	f000 f87c 	bl	8001cdc <calculateCS>
 8001be4:	4603      	mov	r3, r0
 8001be6:	461a      	mov	r2, r3
 8001be8:	4b04      	ldr	r3, [pc, #16]	; (8001bfc <SendStatus+0x74>)
 8001bea:	77da      	strb	r2, [r3, #31]
	HAL_UART_Transmit(&WIFI_UART, (uint8_t*)&txt1, sizeof(txt1), 100);
	*/
	//////////////////////////


	HAL_UART_Transmit(&WIFI_UART, (uint8_t*)&statusMsg, sizeof(statusMsg), 100);
 8001bec:	2364      	movs	r3, #100	; 0x64
 8001bee:	2220      	movs	r2, #32
 8001bf0:	4902      	ldr	r1, [pc, #8]	; (8001bfc <SendStatus+0x74>)
 8001bf2:	4804      	ldr	r0, [pc, #16]	; (8001c04 <SendStatus+0x7c>)
 8001bf4:	f003 f801 	bl	8004bfa <HAL_UART_Transmit>
}
 8001bf8:	bf00      	nop
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	20001ce0 	.word	0x20001ce0
 8001c00:	20000054 	.word	0x20000054
 8001c04:	20001a58 	.word	0x20001a58

08001c08 <SetManual>:

void SetManual()
{
 8001c08:	b480      	push	{r7}
 8001c0a:	af00      	add	r7, sp, #0

}
 8001c0c:	bf00      	nop
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c14:	4770      	bx	lr
	...

08001c18 <SetJob>:

void SetJob()
{
 8001c18:	b480      	push	{r7}
 8001c1a:	af00      	add	r7, sp, #0
	if (jobMsg.comm == JOB_START)
 8001c1c:	4b13      	ldr	r3, [pc, #76]	; (8001c6c <SetJob+0x54>)
 8001c1e:	791b      	ldrb	r3, [r3, #4]
 8001c20:	2b01      	cmp	r3, #1
 8001c22:	d10f      	bne.n	8001c44 <SetJob+0x2c>
	{
		globData.volume = jobMsg.volume;
 8001c24:	4b11      	ldr	r3, [pc, #68]	; (8001c6c <SetJob+0x54>)
 8001c26:	689b      	ldr	r3, [r3, #8]
 8001c28:	4a11      	ldr	r2, [pc, #68]	; (8001c70 <SetJob+0x58>)
 8001c2a:	6293      	str	r3, [r2, #40]	; 0x28
		globData.time_hold = jobMsg.time_hold;
 8001c2c:	4b0f      	ldr	r3, [pc, #60]	; (8001c6c <SetJob+0x54>)
 8001c2e:	68db      	ldr	r3, [r3, #12]
 8001c30:	4a0f      	ldr	r2, [pc, #60]	; (8001c70 <SetJob+0x58>)
 8001c32:	62d3      	str	r3, [r2, #44]	; 0x2c
		globData.cycles_set = jobMsg.cycles;
 8001c34:	4b0d      	ldr	r3, [pc, #52]	; (8001c6c <SetJob+0x54>)
 8001c36:	691b      	ldr	r3, [r3, #16]
 8001c38:	4a0d      	ldr	r2, [pc, #52]	; (8001c70 <SetJob+0x58>)
 8001c3a:	6253      	str	r3, [r2, #36]	; 0x24
		globData.heat_on = 1;
 8001c3c:	4b0c      	ldr	r3, [pc, #48]	; (8001c70 <SetJob+0x58>)
 8001c3e:	2201      	movs	r2, #1
 8001c40:	615a      	str	r2, [r3, #20]
 8001c42:	e00a      	b.n	8001c5a <SetJob+0x42>
	}
	else if (jobMsg.comm != JOB_PAUSE || jobMsg.comm != JOB_RESUME)
 8001c44:	4b09      	ldr	r3, [pc, #36]	; (8001c6c <SetJob+0x54>)
 8001c46:	791b      	ldrb	r3, [r3, #4]
 8001c48:	2b02      	cmp	r3, #2
 8001c4a:	d103      	bne.n	8001c54 <SetJob+0x3c>
 8001c4c:	4b07      	ldr	r3, [pc, #28]	; (8001c6c <SetJob+0x54>)
 8001c4e:	791b      	ldrb	r3, [r3, #4]
 8001c50:	2b03      	cmp	r3, #3
 8001c52:	d002      	beq.n	8001c5a <SetJob+0x42>
	{
		globData.heat_on = 0;
 8001c54:	4b06      	ldr	r3, [pc, #24]	; (8001c70 <SetJob+0x58>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	615a      	str	r2, [r3, #20]
	}
	globData.current_status = jobMsg.comm;
 8001c5a:	4b04      	ldr	r3, [pc, #16]	; (8001c6c <SetJob+0x54>)
 8001c5c:	791a      	ldrb	r2, [r3, #4]
 8001c5e:	4b04      	ldr	r3, [pc, #16]	; (8001c70 <SetJob+0x58>)
 8001c60:	701a      	strb	r2, [r3, #0]
}
 8001c62:	bf00      	nop
 8001c64:	46bd      	mov	sp, r7
 8001c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6a:	4770      	bx	lr
 8001c6c:	20001d00 	.word	0x20001d00
 8001c70:	20000054 	.word	0x20000054

08001c74 <GetSTMConfig>:

void GetSTMConfig()
{
 8001c74:	b5b0      	push	{r4, r5, r7, lr}
 8001c76:	af00      	add	r7, sp, #0
	stmConf.start_msg0 = START_MSG0;
 8001c78:	4b15      	ldr	r3, [pc, #84]	; (8001cd0 <GetSTMConfig+0x5c>)
 8001c7a:	2284      	movs	r2, #132	; 0x84
 8001c7c:	701a      	strb	r2, [r3, #0]
	stmConf.start_msg1 = START_MSG1;
 8001c7e:	4b14      	ldr	r3, [pc, #80]	; (8001cd0 <GetSTMConfig+0x5c>)
 8001c80:	2253      	movs	r2, #83	; 0x53
 8001c82:	705a      	strb	r2, [r3, #1]
	stmConf.control_id = WIFI_CONTROL_ID;
 8001c84:	4b12      	ldr	r3, [pc, #72]	; (8001cd0 <GetSTMConfig+0x5c>)
 8001c86:	2264      	movs	r2, #100	; 0x64
 8001c88:	709a      	strb	r2, [r3, #2]
	stmConf.msg_id = WIFI_GET_STM_CONFIG;
 8001c8a:	4b11      	ldr	r3, [pc, #68]	; (8001cd0 <GetSTMConfig+0x5c>)
 8001c8c:	2203      	movs	r2, #3
 8001c8e:	70da      	strb	r2, [r3, #3]
	stmConf.termConfig = minibotConfig;
 8001c90:	4b0f      	ldr	r3, [pc, #60]	; (8001cd0 <GetSTMConfig+0x5c>)
 8001c92:	4a10      	ldr	r2, [pc, #64]	; (8001cd4 <GetSTMConfig+0x60>)
 8001c94:	1d1c      	adds	r4, r3, #4
 8001c96:	4615      	mov	r5, r2
 8001c98:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c9a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c9c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c9e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ca0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ca2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ca4:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001ca8:	e884 0003 	stmia.w	r4, {r0, r1}
	stmConf.CS = calculateCS((uint8_t *)&stmConf, sizeof(StmConfigTypeDef)-1);
 8001cac:	213f      	movs	r1, #63	; 0x3f
 8001cae:	4808      	ldr	r0, [pc, #32]	; (8001cd0 <GetSTMConfig+0x5c>)
 8001cb0:	f000 f814 	bl	8001cdc <calculateCS>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	461a      	mov	r2, r3
 8001cb8:	4b05      	ldr	r3, [pc, #20]	; (8001cd0 <GetSTMConfig+0x5c>)
 8001cba:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
	HAL_UART_Transmit(&WIFI_UART, (uint8_t*)&stmConf, sizeof(StmConfigTypeDef), 100);
 8001cbe:	2364      	movs	r3, #100	; 0x64
 8001cc0:	2240      	movs	r2, #64	; 0x40
 8001cc2:	4903      	ldr	r1, [pc, #12]	; (8001cd0 <GetSTMConfig+0x5c>)
 8001cc4:	4804      	ldr	r0, [pc, #16]	; (8001cd8 <GetSTMConfig+0x64>)
 8001cc6:	f002 ff98 	bl	8004bfa <HAL_UART_Transmit>
}
 8001cca:	bf00      	nop
 8001ccc:	bdb0      	pop	{r4, r5, r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	20001d18 	.word	0x20001d18
 8001cd4:	20000084 	.word	0x20000084
 8001cd8:	20001a58 	.word	0x20001a58

08001cdc <calculateCS>:

uint8_t calculateCS(uint8_t *msg, int msg_size) {
 8001cdc:	b480      	push	{r7}
 8001cde:	b085      	sub	sp, #20
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
 8001ce4:	6039      	str	r1, [r7, #0]
  uint8_t cs = 0;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	73fb      	strb	r3, [r7, #15]
  for (int i=0; i<msg_size; i++)
 8001cea:	2300      	movs	r3, #0
 8001cec:	60bb      	str	r3, [r7, #8]
 8001cee:	68ba      	ldr	r2, [r7, #8]
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	429a      	cmp	r2, r3
 8001cf4:	da0a      	bge.n	8001d0c <calculateCS+0x30>
  {
    cs+=msg[i];
 8001cf6:	68bb      	ldr	r3, [r7, #8]
 8001cf8:	687a      	ldr	r2, [r7, #4]
 8001cfa:	4413      	add	r3, r2
 8001cfc:	781a      	ldrb	r2, [r3, #0]
 8001cfe:	7bfb      	ldrb	r3, [r7, #15]
 8001d00:	4413      	add	r3, r2
 8001d02:	73fb      	strb	r3, [r7, #15]
  for (int i=0; i<msg_size; i++)
 8001d04:	68bb      	ldr	r3, [r7, #8]
 8001d06:	3301      	adds	r3, #1
 8001d08:	60bb      	str	r3, [r7, #8]
 8001d0a:	e7f0      	b.n	8001cee <calculateCS+0x12>
  }
  return cs;
 8001d0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	3714      	adds	r7, #20
 8001d12:	46bd      	mov	sp, r7
 8001d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d18:	4770      	bx	lr
	...

08001d1c <ConfigInit>:

void ConfigInit()
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	af00      	add	r7, sp, #0
	flashReadData(&minibotConfig);
 8001d20:	481f      	ldr	r0, [pc, #124]	; (8001da0 <ConfigInit+0x84>)
 8001d22:	f7ff fbc3 	bl	80014ac <flashReadData>
	if (minibotConfig.flash_init != FLASH_INIT)
 8001d26:	4b1e      	ldr	r3, [pc, #120]	; (8001da0 <ConfigInit+0x84>)
 8001d28:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8001d2c:	2b44      	cmp	r3, #68	; 0x44
 8001d2e:	d034      	beq.n	8001d9a <ConfigInit+0x7e>
	{
		minibotConfig.volume_per_rev = 100.0;
 8001d30:	4b1b      	ldr	r3, [pc, #108]	; (8001da0 <ConfigInit+0x84>)
 8001d32:	4a1c      	ldr	r2, [pc, #112]	; (8001da4 <ConfigInit+0x88>)
 8001d34:	601a      	str	r2, [r3, #0]
		minibotConfig.volume = 10.0;
 8001d36:	4b1a      	ldr	r3, [pc, #104]	; (8001da0 <ConfigInit+0x84>)
 8001d38:	4a1b      	ldr	r2, [pc, #108]	; (8001da8 <ConfigInit+0x8c>)
 8001d3a:	619a      	str	r2, [r3, #24]
		minibotConfig.motor1_speed = 1000;
 8001d3c:	4b18      	ldr	r3, [pc, #96]	; (8001da0 <ConfigInit+0x84>)
 8001d3e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001d42:	605a      	str	r2, [r3, #4]
		minibotConfig.motor1_acc = 500;
 8001d44:	4b16      	ldr	r3, [pc, #88]	; (8001da0 <ConfigInit+0x84>)
 8001d46:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001d4a:	609a      	str	r2, [r3, #8]
		minibotConfig.motor2_speed = 1000;
 8001d4c:	4b14      	ldr	r3, [pc, #80]	; (8001da0 <ConfigInit+0x84>)
 8001d4e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001d52:	60da      	str	r2, [r3, #12]
		minibotConfig.motor2_acc = 500;
 8001d54:	4b12      	ldr	r3, [pc, #72]	; (8001da0 <ConfigInit+0x84>)
 8001d56:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001d5a:	611a      	str	r2, [r3, #16]
		minibotConfig.time_hold = 10;
 8001d5c:	4b10      	ldr	r3, [pc, #64]	; (8001da0 <ConfigInit+0x84>)
 8001d5e:	220a      	movs	r2, #10
 8001d60:	615a      	str	r2, [r3, #20]
		minibotConfig.temp1 = 30.0;
 8001d62:	4b0f      	ldr	r3, [pc, #60]	; (8001da0 <ConfigInit+0x84>)
 8001d64:	4a11      	ldr	r2, [pc, #68]	; (8001dac <ConfigInit+0x90>)
 8001d66:	61da      	str	r2, [r3, #28]
		minibotConfig.temp2 = 30.0;
 8001d68:	4b0d      	ldr	r3, [pc, #52]	; (8001da0 <ConfigInit+0x84>)
 8001d6a:	4a10      	ldr	r2, [pc, #64]	; (8001dac <ConfigInit+0x90>)
 8001d6c:	621a      	str	r2, [r3, #32]
		minibotConfig.temp3 = 30.0;
 8001d6e:	4b0c      	ldr	r3, [pc, #48]	; (8001da0 <ConfigInit+0x84>)
 8001d70:	4a0e      	ldr	r2, [pc, #56]	; (8001dac <ConfigInit+0x90>)
 8001d72:	625a      	str	r2, [r3, #36]	; 0x24
		minibotConfig.Kp = 1.0;
 8001d74:	4b0a      	ldr	r3, [pc, #40]	; (8001da0 <ConfigInit+0x84>)
 8001d76:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001d7a:	629a      	str	r2, [r3, #40]	; 0x28
		minibotConfig.Ki = 1.0;
 8001d7c:	4b08      	ldr	r3, [pc, #32]	; (8001da0 <ConfigInit+0x84>)
 8001d7e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001d82:	62da      	str	r2, [r3, #44]	; 0x2c
		minibotConfig.Kd = 1.0;
 8001d84:	4b06      	ldr	r3, [pc, #24]	; (8001da0 <ConfigInit+0x84>)
 8001d86:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001d8a:	631a      	str	r2, [r3, #48]	; 0x30
		minibotConfig.bitParams.ind = 1;
 8001d8c:	4a04      	ldr	r2, [pc, #16]	; (8001da0 <ConfigInit+0x84>)
 8001d8e:	f892 3034 	ldrb.w	r3, [r2, #52]	; 0x34
 8001d92:	f043 0301 	orr.w	r3, r3, #1
 8001d96:	f882 3034 	strb.w	r3, [r2, #52]	; 0x34
	}
}
 8001d9a:	bf00      	nop
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	20000084 	.word	0x20000084
 8001da4:	42c80000 	.word	0x42c80000
 8001da8:	41200000 	.word	0x41200000
 8001dac:	41f00000 	.word	0x41f00000

08001db0 <ConfigUpdate>:

int ConfigUpdate()
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b082      	sub	sp, #8
 8001db4:	af00      	add	r7, sp, #0
	int err = 0;
 8001db6:	2300      	movs	r3, #0
 8001db8:	607b      	str	r3, [r7, #4]
	if (stmConf.termConfig.volume_per_rev > 0) {
 8001dba:	4b8d      	ldr	r3, [pc, #564]	; (8001ff0 <ConfigUpdate+0x240>)
 8001dbc:	edd3 7a01 	vldr	s15, [r3, #4]
 8001dc0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001dc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dc8:	dd04      	ble.n	8001dd4 <ConfigUpdate+0x24>
		minibotConfig.volume_per_rev = stmConf.termConfig.volume_per_rev;
 8001dca:	4b89      	ldr	r3, [pc, #548]	; (8001ff0 <ConfigUpdate+0x240>)
 8001dcc:	685b      	ldr	r3, [r3, #4]
 8001dce:	4a89      	ldr	r2, [pc, #548]	; (8001ff4 <ConfigUpdate+0x244>)
 8001dd0:	6013      	str	r3, [r2, #0]
 8001dd2:	e002      	b.n	8001dda <ConfigUpdate+0x2a>
	}
	else err++;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	3301      	adds	r3, #1
 8001dd8:	607b      	str	r3, [r7, #4]
	if (stmConf.termConfig.volume > 0) {
 8001dda:	4b85      	ldr	r3, [pc, #532]	; (8001ff0 <ConfigUpdate+0x240>)
 8001ddc:	edd3 7a07 	vldr	s15, [r3, #28]
 8001de0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001de4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001de8:	dd04      	ble.n	8001df4 <ConfigUpdate+0x44>
		minibotConfig.volume = stmConf.termConfig.volume;
 8001dea:	4b81      	ldr	r3, [pc, #516]	; (8001ff0 <ConfigUpdate+0x240>)
 8001dec:	69db      	ldr	r3, [r3, #28]
 8001dee:	4a81      	ldr	r2, [pc, #516]	; (8001ff4 <ConfigUpdate+0x244>)
 8001df0:	6193      	str	r3, [r2, #24]
 8001df2:	e002      	b.n	8001dfa <ConfigUpdate+0x4a>
	}
	else err++;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	3301      	adds	r3, #1
 8001df8:	607b      	str	r3, [r7, #4]
	if (stmConf.termConfig.motor1_speed > 0 && stmConf.termConfig.motor1_speed < 5000)
 8001dfa:	4b7d      	ldr	r3, [pc, #500]	; (8001ff0 <ConfigUpdate+0x240>)
 8001dfc:	689b      	ldr	r3, [r3, #8]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d00a      	beq.n	8001e18 <ConfigUpdate+0x68>
 8001e02:	4b7b      	ldr	r3, [pc, #492]	; (8001ff0 <ConfigUpdate+0x240>)
 8001e04:	689b      	ldr	r3, [r3, #8]
 8001e06:	f241 3287 	movw	r2, #4999	; 0x1387
 8001e0a:	4293      	cmp	r3, r2
 8001e0c:	d804      	bhi.n	8001e18 <ConfigUpdate+0x68>
	{
		minibotConfig.motor1_speed = stmConf.termConfig.motor1_speed;
 8001e0e:	4b78      	ldr	r3, [pc, #480]	; (8001ff0 <ConfigUpdate+0x240>)
 8001e10:	689b      	ldr	r3, [r3, #8]
 8001e12:	4a78      	ldr	r2, [pc, #480]	; (8001ff4 <ConfigUpdate+0x244>)
 8001e14:	6053      	str	r3, [r2, #4]
 8001e16:	e002      	b.n	8001e1e <ConfigUpdate+0x6e>
	}
	else err++;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	3301      	adds	r3, #1
 8001e1c:	607b      	str	r3, [r7, #4]
	if (stmConf.termConfig.motor1_acc > 0 && stmConf.termConfig.motor1_acc < 5000)
 8001e1e:	4b74      	ldr	r3, [pc, #464]	; (8001ff0 <ConfigUpdate+0x240>)
 8001e20:	68db      	ldr	r3, [r3, #12]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d00a      	beq.n	8001e3c <ConfigUpdate+0x8c>
 8001e26:	4b72      	ldr	r3, [pc, #456]	; (8001ff0 <ConfigUpdate+0x240>)
 8001e28:	68db      	ldr	r3, [r3, #12]
 8001e2a:	f241 3287 	movw	r2, #4999	; 0x1387
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d804      	bhi.n	8001e3c <ConfigUpdate+0x8c>
	{
		minibotConfig.motor1_acc= stmConf.termConfig.motor1_acc;
 8001e32:	4b6f      	ldr	r3, [pc, #444]	; (8001ff0 <ConfigUpdate+0x240>)
 8001e34:	68db      	ldr	r3, [r3, #12]
 8001e36:	4a6f      	ldr	r2, [pc, #444]	; (8001ff4 <ConfigUpdate+0x244>)
 8001e38:	6093      	str	r3, [r2, #8]
 8001e3a:	e002      	b.n	8001e42 <ConfigUpdate+0x92>
	}
	else err++;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	3301      	adds	r3, #1
 8001e40:	607b      	str	r3, [r7, #4]
	if (stmConf.termConfig.motor2_speed > 0 && stmConf.termConfig.motor2_speed < 5000) {
 8001e42:	4b6b      	ldr	r3, [pc, #428]	; (8001ff0 <ConfigUpdate+0x240>)
 8001e44:	691b      	ldr	r3, [r3, #16]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d00a      	beq.n	8001e60 <ConfigUpdate+0xb0>
 8001e4a:	4b69      	ldr	r3, [pc, #420]	; (8001ff0 <ConfigUpdate+0x240>)
 8001e4c:	691b      	ldr	r3, [r3, #16]
 8001e4e:	f241 3287 	movw	r2, #4999	; 0x1387
 8001e52:	4293      	cmp	r3, r2
 8001e54:	d804      	bhi.n	8001e60 <ConfigUpdate+0xb0>
		minibotConfig.motor2_speed = stmConf.termConfig.motor2_speed;
 8001e56:	4b66      	ldr	r3, [pc, #408]	; (8001ff0 <ConfigUpdate+0x240>)
 8001e58:	691b      	ldr	r3, [r3, #16]
 8001e5a:	4a66      	ldr	r2, [pc, #408]	; (8001ff4 <ConfigUpdate+0x244>)
 8001e5c:	60d3      	str	r3, [r2, #12]
 8001e5e:	e002      	b.n	8001e66 <ConfigUpdate+0xb6>
	}
	else err++;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	3301      	adds	r3, #1
 8001e64:	607b      	str	r3, [r7, #4]
	if (stmConf.termConfig.motor2_acc > 0 && stmConf.termConfig.motor2_acc < 5000) {
 8001e66:	4b62      	ldr	r3, [pc, #392]	; (8001ff0 <ConfigUpdate+0x240>)
 8001e68:	695b      	ldr	r3, [r3, #20]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d00a      	beq.n	8001e84 <ConfigUpdate+0xd4>
 8001e6e:	4b60      	ldr	r3, [pc, #384]	; (8001ff0 <ConfigUpdate+0x240>)
 8001e70:	695b      	ldr	r3, [r3, #20]
 8001e72:	f241 3287 	movw	r2, #4999	; 0x1387
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d804      	bhi.n	8001e84 <ConfigUpdate+0xd4>
		minibotConfig.motor2_acc = stmConf.termConfig.motor2_acc;
 8001e7a:	4b5d      	ldr	r3, [pc, #372]	; (8001ff0 <ConfigUpdate+0x240>)
 8001e7c:	695b      	ldr	r3, [r3, #20]
 8001e7e:	4a5d      	ldr	r2, [pc, #372]	; (8001ff4 <ConfigUpdate+0x244>)
 8001e80:	6113      	str	r3, [r2, #16]
 8001e82:	e002      	b.n	8001e8a <ConfigUpdate+0xda>
	}
	else err++;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	3301      	adds	r3, #1
 8001e88:	607b      	str	r3, [r7, #4]
	if (stmConf.termConfig.motor2_acc > 0 && stmConf.termConfig.motor2_acc < 5000) {
 8001e8a:	4b59      	ldr	r3, [pc, #356]	; (8001ff0 <ConfigUpdate+0x240>)
 8001e8c:	695b      	ldr	r3, [r3, #20]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d00a      	beq.n	8001ea8 <ConfigUpdate+0xf8>
 8001e92:	4b57      	ldr	r3, [pc, #348]	; (8001ff0 <ConfigUpdate+0x240>)
 8001e94:	695b      	ldr	r3, [r3, #20]
 8001e96:	f241 3287 	movw	r2, #4999	; 0x1387
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d804      	bhi.n	8001ea8 <ConfigUpdate+0xf8>
		minibotConfig.motor2_acc = stmConf.termConfig.motor2_acc;
 8001e9e:	4b54      	ldr	r3, [pc, #336]	; (8001ff0 <ConfigUpdate+0x240>)
 8001ea0:	695b      	ldr	r3, [r3, #20]
 8001ea2:	4a54      	ldr	r2, [pc, #336]	; (8001ff4 <ConfigUpdate+0x244>)
 8001ea4:	6113      	str	r3, [r2, #16]
 8001ea6:	e002      	b.n	8001eae <ConfigUpdate+0xfe>
	}
	else err++;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	3301      	adds	r3, #1
 8001eac:	607b      	str	r3, [r7, #4]
	if (stmConf.termConfig.time_hold > 0) {
 8001eae:	4b50      	ldr	r3, [pc, #320]	; (8001ff0 <ConfigUpdate+0x240>)
 8001eb0:	699b      	ldr	r3, [r3, #24]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d004      	beq.n	8001ec0 <ConfigUpdate+0x110>
		minibotConfig.time_hold = stmConf.termConfig.time_hold;
 8001eb6:	4b4e      	ldr	r3, [pc, #312]	; (8001ff0 <ConfigUpdate+0x240>)
 8001eb8:	699b      	ldr	r3, [r3, #24]
 8001eba:	4a4e      	ldr	r2, [pc, #312]	; (8001ff4 <ConfigUpdate+0x244>)
 8001ebc:	6153      	str	r3, [r2, #20]
 8001ebe:	e002      	b.n	8001ec6 <ConfigUpdate+0x116>
	}
	else err++;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	3301      	adds	r3, #1
 8001ec4:	607b      	str	r3, [r7, #4]
	if (stmConf.termConfig.temp1 > 0 && stmConf.termConfig.temp1 < 500) {
 8001ec6:	4b4a      	ldr	r3, [pc, #296]	; (8001ff0 <ConfigUpdate+0x240>)
 8001ec8:	edd3 7a08 	vldr	s15, [r3, #32]
 8001ecc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ed0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ed4:	dd0e      	ble.n	8001ef4 <ConfigUpdate+0x144>
 8001ed6:	4b46      	ldr	r3, [pc, #280]	; (8001ff0 <ConfigUpdate+0x240>)
 8001ed8:	edd3 7a08 	vldr	s15, [r3, #32]
 8001edc:	ed9f 7a46 	vldr	s14, [pc, #280]	; 8001ff8 <ConfigUpdate+0x248>
 8001ee0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ee4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ee8:	d504      	bpl.n	8001ef4 <ConfigUpdate+0x144>
		minibotConfig.temp1 = stmConf.termConfig.temp1;
 8001eea:	4b41      	ldr	r3, [pc, #260]	; (8001ff0 <ConfigUpdate+0x240>)
 8001eec:	6a1b      	ldr	r3, [r3, #32]
 8001eee:	4a41      	ldr	r2, [pc, #260]	; (8001ff4 <ConfigUpdate+0x244>)
 8001ef0:	61d3      	str	r3, [r2, #28]
 8001ef2:	e002      	b.n	8001efa <ConfigUpdate+0x14a>
	}
	else err++;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	3301      	adds	r3, #1
 8001ef8:	607b      	str	r3, [r7, #4]
	if (stmConf.termConfig.temp2 > 0 && stmConf.termConfig.temp2 < 500) {
 8001efa:	4b3d      	ldr	r3, [pc, #244]	; (8001ff0 <ConfigUpdate+0x240>)
 8001efc:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001f00:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001f04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f08:	dd0e      	ble.n	8001f28 <ConfigUpdate+0x178>
 8001f0a:	4b39      	ldr	r3, [pc, #228]	; (8001ff0 <ConfigUpdate+0x240>)
 8001f0c:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001f10:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8001ff8 <ConfigUpdate+0x248>
 8001f14:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f1c:	d504      	bpl.n	8001f28 <ConfigUpdate+0x178>
		minibotConfig.temp2 = stmConf.termConfig.temp2;
 8001f1e:	4b34      	ldr	r3, [pc, #208]	; (8001ff0 <ConfigUpdate+0x240>)
 8001f20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f22:	4a34      	ldr	r2, [pc, #208]	; (8001ff4 <ConfigUpdate+0x244>)
 8001f24:	6213      	str	r3, [r2, #32]
 8001f26:	e002      	b.n	8001f2e <ConfigUpdate+0x17e>
	}
	else err++;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	3301      	adds	r3, #1
 8001f2c:	607b      	str	r3, [r7, #4]
	if (stmConf.termConfig.temp3 > 0 && stmConf.termConfig.temp3 < 500) {
 8001f2e:	4b30      	ldr	r3, [pc, #192]	; (8001ff0 <ConfigUpdate+0x240>)
 8001f30:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001f34:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001f38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f3c:	dd0e      	ble.n	8001f5c <ConfigUpdate+0x1ac>
 8001f3e:	4b2c      	ldr	r3, [pc, #176]	; (8001ff0 <ConfigUpdate+0x240>)
 8001f40:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001f44:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8001ff8 <ConfigUpdate+0x248>
 8001f48:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f50:	d504      	bpl.n	8001f5c <ConfigUpdate+0x1ac>
		minibotConfig.temp3 = stmConf.termConfig.temp3;
 8001f52:	4b27      	ldr	r3, [pc, #156]	; (8001ff0 <ConfigUpdate+0x240>)
 8001f54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f56:	4a27      	ldr	r2, [pc, #156]	; (8001ff4 <ConfigUpdate+0x244>)
 8001f58:	6253      	str	r3, [r2, #36]	; 0x24
 8001f5a:	e002      	b.n	8001f62 <ConfigUpdate+0x1b2>
	}
	else err++;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	3301      	adds	r3, #1
 8001f60:	607b      	str	r3, [r7, #4]
	if (stmConf.termConfig.Kp > 0) {
 8001f62:	4b23      	ldr	r3, [pc, #140]	; (8001ff0 <ConfigUpdate+0x240>)
 8001f64:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8001f68:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001f6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f70:	dd04      	ble.n	8001f7c <ConfigUpdate+0x1cc>
		minibotConfig.Kp = stmConf.termConfig.Kp;
 8001f72:	4b1f      	ldr	r3, [pc, #124]	; (8001ff0 <ConfigUpdate+0x240>)
 8001f74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f76:	4a1f      	ldr	r2, [pc, #124]	; (8001ff4 <ConfigUpdate+0x244>)
 8001f78:	6293      	str	r3, [r2, #40]	; 0x28
 8001f7a:	e002      	b.n	8001f82 <ConfigUpdate+0x1d2>
	}
	else err++;
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	3301      	adds	r3, #1
 8001f80:	607b      	str	r3, [r7, #4]
	if (stmConf.termConfig.Ki > 0) {
 8001f82:	4b1b      	ldr	r3, [pc, #108]	; (8001ff0 <ConfigUpdate+0x240>)
 8001f84:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8001f88:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001f8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f90:	dd04      	ble.n	8001f9c <ConfigUpdate+0x1ec>
		minibotConfig.Ki = stmConf.termConfig.Ki;
 8001f92:	4b17      	ldr	r3, [pc, #92]	; (8001ff0 <ConfigUpdate+0x240>)
 8001f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f96:	4a17      	ldr	r2, [pc, #92]	; (8001ff4 <ConfigUpdate+0x244>)
 8001f98:	62d3      	str	r3, [r2, #44]	; 0x2c
 8001f9a:	e002      	b.n	8001fa2 <ConfigUpdate+0x1f2>
	}
	else err++;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	3301      	adds	r3, #1
 8001fa0:	607b      	str	r3, [r7, #4]
	if (stmConf.termConfig.Kd > 0) {
 8001fa2:	4b13      	ldr	r3, [pc, #76]	; (8001ff0 <ConfigUpdate+0x240>)
 8001fa4:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8001fa8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001fac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fb0:	dd04      	ble.n	8001fbc <ConfigUpdate+0x20c>
		minibotConfig.Kd = stmConf.termConfig.Kd;
 8001fb2:	4b0f      	ldr	r3, [pc, #60]	; (8001ff0 <ConfigUpdate+0x240>)
 8001fb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fb6:	4a0f      	ldr	r2, [pc, #60]	; (8001ff4 <ConfigUpdate+0x244>)
 8001fb8:	6313      	str	r3, [r2, #48]	; 0x30
 8001fba:	e002      	b.n	8001fc2 <ConfigUpdate+0x212>
	}
	else err++;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	3301      	adds	r3, #1
 8001fc0:	607b      	str	r3, [r7, #4]
	if (err)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d004      	beq.n	8001fd2 <ConfigUpdate+0x222>
	{
		globData.LEDB = LEDB_ERROR;
 8001fc8:	4b0c      	ldr	r3, [pc, #48]	; (8001ffc <ConfigUpdate+0x24c>)
 8001fca:	2205      	movs	r2, #5
 8001fcc:	711a      	strb	r2, [r3, #4]
		return err;
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	e00a      	b.n	8001fe8 <ConfigUpdate+0x238>
	}
	minibotConfig.flash_init = FLASH_INIT;
 8001fd2:	4b08      	ldr	r3, [pc, #32]	; (8001ff4 <ConfigUpdate+0x244>)
 8001fd4:	2244      	movs	r2, #68	; 0x44
 8001fd6:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	flashWriteData(&minibotConfig);
 8001fda:	4806      	ldr	r0, [pc, #24]	; (8001ff4 <ConfigUpdate+0x244>)
 8001fdc:	f7ff f9fe 	bl	80013dc <flashWriteData>
	globData.LEDB = LEDB_FLASH_OK;
 8001fe0:	4b06      	ldr	r3, [pc, #24]	; (8001ffc <ConfigUpdate+0x24c>)
 8001fe2:	2204      	movs	r2, #4
 8001fe4:	711a      	strb	r2, [r3, #4]
	return 0;
 8001fe6:	2300      	movs	r3, #0
}
 8001fe8:	4618      	mov	r0, r3
 8001fea:	3708      	adds	r7, #8
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bd80      	pop	{r7, pc}
 8001ff0:	20001d18 	.word	0x20001d18
 8001ff4:	20000084 	.word	0x20000084
 8001ff8:	43fa0000 	.word	0x43fa0000
 8001ffc:	20000054 	.word	0x20000054

08002000 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b088      	sub	sp, #32
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
	uint32_t er = HAL_UART_GetError(&huart1);
 8002008:	4842      	ldr	r0, [pc, #264]	; (8002114 <HAL_UART_ErrorCallback+0x114>)
 800200a:	f003 f999 	bl	8005340 <HAL_UART_GetError>
 800200e:	61f8      	str	r0, [r7, #28]
	switch (er) {
 8002010:	69fb      	ldr	r3, [r7, #28]
 8002012:	3b01      	subs	r3, #1
 8002014:	2b0f      	cmp	r3, #15
 8002016:	d863      	bhi.n	80020e0 <HAL_UART_ErrorCallback+0xe0>
 8002018:	a201      	add	r2, pc, #4	; (adr r2, 8002020 <HAL_UART_ErrorCallback+0x20>)
 800201a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800201e:	bf00      	nop
 8002020:	08002061 	.word	0x08002061
 8002024:	0800207f 	.word	0x0800207f
 8002028:	080020e1 	.word	0x080020e1
 800202c:	0800209d 	.word	0x0800209d
 8002030:	080020e1 	.word	0x080020e1
 8002034:	080020e1 	.word	0x080020e1
 8002038:	080020e1 	.word	0x080020e1
 800203c:	080020bb 	.word	0x080020bb
 8002040:	080020e1 	.word	0x080020e1
 8002044:	080020e1 	.word	0x080020e1
 8002048:	080020e1 	.word	0x080020e1
 800204c:	080020e1 	.word	0x080020e1
 8002050:	080020e1 	.word	0x080020e1
 8002054:	080020e1 	.word	0x080020e1
 8002058:	080020e1 	.word	0x080020e1
 800205c:	080020d9 	.word	0x080020d9
		case HAL_UART_ERROR_PE: // ошибка четности
			__HAL_UART_CLEAR_PEFLAG(&huart1);
 8002060:	2300      	movs	r3, #0
 8002062:	61bb      	str	r3, [r7, #24]
 8002064:	4b2b      	ldr	r3, [pc, #172]	; (8002114 <HAL_UART_ErrorCallback+0x114>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	61bb      	str	r3, [r7, #24]
 800206c:	4b29      	ldr	r3, [pc, #164]	; (8002114 <HAL_UART_ErrorCallback+0x114>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	685b      	ldr	r3, [r3, #4]
 8002072:	61bb      	str	r3, [r7, #24]
 8002074:	69bb      	ldr	r3, [r7, #24]
			huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2200      	movs	r2, #0
 800207a:	641a      	str	r2, [r3, #64]	; 0x40
			break;
 800207c:	e031      	b.n	80020e2 <HAL_UART_ErrorCallback+0xe2>
		case HAL_UART_ERROR_NE:  // шум на линии
			__HAL_UART_CLEAR_NEFLAG(&huart1);
 800207e:	2300      	movs	r3, #0
 8002080:	617b      	str	r3, [r7, #20]
 8002082:	4b24      	ldr	r3, [pc, #144]	; (8002114 <HAL_UART_ErrorCallback+0x114>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	617b      	str	r3, [r7, #20]
 800208a:	4b22      	ldr	r3, [pc, #136]	; (8002114 <HAL_UART_ErrorCallback+0x114>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	617b      	str	r3, [r7, #20]
 8002092:	697b      	ldr	r3, [r7, #20]
			huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2200      	movs	r2, #0
 8002098:	641a      	str	r2, [r3, #64]	; 0x40
			break;
 800209a:	e022      	b.n	80020e2 <HAL_UART_ErrorCallback+0xe2>
		case HAL_UART_ERROR_FE:  // ошибка фрейма
			__HAL_UART_CLEAR_FEFLAG(&huart1);
 800209c:	2300      	movs	r3, #0
 800209e:	613b      	str	r3, [r7, #16]
 80020a0:	4b1c      	ldr	r3, [pc, #112]	; (8002114 <HAL_UART_ErrorCallback+0x114>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	613b      	str	r3, [r7, #16]
 80020a8:	4b1a      	ldr	r3, [pc, #104]	; (8002114 <HAL_UART_ErrorCallback+0x114>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	613b      	str	r3, [r7, #16]
 80020b0:	693b      	ldr	r3, [r7, #16]
			huart->ErrorCode = HAL_UART_ERROR_NONE;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2200      	movs	r2, #0
 80020b6:	641a      	str	r2, [r3, #64]	; 0x40
			break;
 80020b8:	e013      	b.n	80020e2 <HAL_UART_ErrorCallback+0xe2>
		case HAL_UART_ERROR_ORE:  // overrun error
			__HAL_UART_CLEAR_OREFLAG(huart);
 80020ba:	2300      	movs	r3, #0
 80020bc:	60fb      	str	r3, [r7, #12]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	60fb      	str	r3, [r7, #12]
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	60fb      	str	r3, [r7, #12]
 80020ce:	68fb      	ldr	r3, [r7, #12]
			huart->ErrorCode = HAL_UART_ERROR_NONE;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2200      	movs	r2, #0
 80020d4:	641a      	str	r2, [r3, #64]	; 0x40
			break;
 80020d6:	e004      	b.n	80020e2 <HAL_UART_ErrorCallback+0xe2>
		case HAL_UART_ERROR_DMA:  // ошибка DMA
			huart->ErrorCode = HAL_UART_ERROR_NONE;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2200      	movs	r2, #0
 80020dc:	641a      	str	r2, [r3, #64]	; 0x40
			break;
 80020de:	e000      	b.n	80020e2 <HAL_UART_ErrorCallback+0xe2>
		default:
			break;
 80020e0:	bf00      	nop
	}
	if (huart->Instance == WIFI_UART_Ins) {
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4a0c      	ldr	r2, [pc, #48]	; (8002118 <HAL_UART_ErrorCallback+0x118>)
 80020e8:	4293      	cmp	r3, r2
 80020ea:	d10f      	bne.n	800210c <HAL_UART_ErrorCallback+0x10c>
		new_wifi_data = 1;
 80020ec:	4b0b      	ldr	r3, [pc, #44]	; (800211c <HAL_UART_ErrorCallback+0x11c>)
 80020ee:	2201      	movs	r2, #1
 80020f0:	701a      	strb	r2, [r3, #0]
		HAL_UARTEx_ReceiveToIdle_DMA(&WIFI_UART, wifi_uart_buff,
 80020f2:	2264      	movs	r2, #100	; 0x64
 80020f4:	490a      	ldr	r1, [pc, #40]	; (8002120 <HAL_UART_ErrorCallback+0x120>)
 80020f6:	4807      	ldr	r0, [pc, #28]	; (8002114 <HAL_UART_ErrorCallback+0x114>)
 80020f8:	f002 fe11 	bl	8004d1e <HAL_UARTEx_ReceiveToIdle_DMA>
				sizeof(wifi_uart_buff));
		__HAL_DMA_DISABLE_IT(&WIFI_UART_DMA, DMA_IT_HT);
 80020fc:	4b09      	ldr	r3, [pc, #36]	; (8002124 <HAL_UART_ErrorCallback+0x124>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	681a      	ldr	r2, [r3, #0]
 8002102:	4b08      	ldr	r3, [pc, #32]	; (8002124 <HAL_UART_ErrorCallback+0x124>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f022 0208 	bic.w	r2, r2, #8
 800210a:	601a      	str	r2, [r3, #0]
	}
}
 800210c:	bf00      	nop
 800210e:	3720      	adds	r7, #32
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}
 8002114:	20001a58 	.word	0x20001a58
 8002118:	40011000 	.word	0x40011000
 800211c:	20001c78 	.word	0x20001c78
 8002120:	20001c7c 	.word	0x20001c7c
 8002124:	20001b24 	.word	0x20001b24

08002128 <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8002128:	b580      	push	{r7, lr}
 800212a:	b082      	sub	sp, #8
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
 8002130:	460b      	mov	r3, r1
 8002132:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == WIFI_UART_Ins) {
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	4a0b      	ldr	r2, [pc, #44]	; (8002168 <HAL_UARTEx_RxEventCallback+0x40>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d10f      	bne.n	800215e <HAL_UARTEx_RxEventCallback+0x36>
		new_wifi_data = 1;
 800213e:	4b0b      	ldr	r3, [pc, #44]	; (800216c <HAL_UARTEx_RxEventCallback+0x44>)
 8002140:	2201      	movs	r2, #1
 8002142:	701a      	strb	r2, [r3, #0]
		HAL_UARTEx_ReceiveToIdle_DMA(&WIFI_UART, wifi_uart_buff, sizeof(wifi_uart_buff));
 8002144:	2264      	movs	r2, #100	; 0x64
 8002146:	490a      	ldr	r1, [pc, #40]	; (8002170 <HAL_UARTEx_RxEventCallback+0x48>)
 8002148:	480a      	ldr	r0, [pc, #40]	; (8002174 <HAL_UARTEx_RxEventCallback+0x4c>)
 800214a:	f002 fde8 	bl	8004d1e <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(&WIFI_UART_DMA, DMA_IT_HT);
 800214e:	4b0a      	ldr	r3, [pc, #40]	; (8002178 <HAL_UARTEx_RxEventCallback+0x50>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	681a      	ldr	r2, [r3, #0]
 8002154:	4b08      	ldr	r3, [pc, #32]	; (8002178 <HAL_UARTEx_RxEventCallback+0x50>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f022 0208 	bic.w	r2, r2, #8
 800215c:	601a      	str	r2, [r3, #0]
	}
}
 800215e:	bf00      	nop
 8002160:	3708      	adds	r7, #8
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}
 8002166:	bf00      	nop
 8002168:	40011000 	.word	0x40011000
 800216c:	20001c78 	.word	0x20001c78
 8002170:	20001c7c 	.word	0x20001c7c
 8002174:	20001a58 	.word	0x20001a58
 8002178:	20001b24 	.word	0x20001b24

0800217c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002180:	4b0e      	ldr	r3, [pc, #56]	; (80021bc <HAL_Init+0x40>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4a0d      	ldr	r2, [pc, #52]	; (80021bc <HAL_Init+0x40>)
 8002186:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800218a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800218c:	4b0b      	ldr	r3, [pc, #44]	; (80021bc <HAL_Init+0x40>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4a0a      	ldr	r2, [pc, #40]	; (80021bc <HAL_Init+0x40>)
 8002192:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002196:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002198:	4b08      	ldr	r3, [pc, #32]	; (80021bc <HAL_Init+0x40>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a07      	ldr	r2, [pc, #28]	; (80021bc <HAL_Init+0x40>)
 800219e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021a2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021a4:	2003      	movs	r0, #3
 80021a6:	f000 fb1e 	bl	80027e6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80021aa:	200f      	movs	r0, #15
 80021ac:	f7fe fcfc 	bl	8000ba8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80021b0:	f7fe fcce 	bl	8000b50 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80021b4:	2300      	movs	r3, #0
}
 80021b6:	4618      	mov	r0, r3
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	40023c00 	.word	0x40023c00

080021c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021c0:	b480      	push	{r7}
 80021c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80021c4:	4b06      	ldr	r3, [pc, #24]	; (80021e0 <HAL_IncTick+0x20>)
 80021c6:	781b      	ldrb	r3, [r3, #0]
 80021c8:	461a      	mov	r2, r3
 80021ca:	4b06      	ldr	r3, [pc, #24]	; (80021e4 <HAL_IncTick+0x24>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4413      	add	r3, r2
 80021d0:	4a04      	ldr	r2, [pc, #16]	; (80021e4 <HAL_IncTick+0x24>)
 80021d2:	6013      	str	r3, [r2, #0]
}
 80021d4:	bf00      	nop
 80021d6:	46bd      	mov	sp, r7
 80021d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021dc:	4770      	bx	lr
 80021de:	bf00      	nop
 80021e0:	20000008 	.word	0x20000008
 80021e4:	20001d58 	.word	0x20001d58

080021e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021e8:	b480      	push	{r7}
 80021ea:	af00      	add	r7, sp, #0
  return uwTick;
 80021ec:	4b03      	ldr	r3, [pc, #12]	; (80021fc <HAL_GetTick+0x14>)
 80021ee:	681b      	ldr	r3, [r3, #0]
}
 80021f0:	4618      	mov	r0, r3
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr
 80021fa:	bf00      	nop
 80021fc:	20001d58 	.word	0x20001d58

08002200 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b084      	sub	sp, #16
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2b00      	cmp	r3, #0
 800220c:	d101      	bne.n	8002212 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800220e:	2301      	movs	r3, #1
 8002210:	e0ed      	b.n	80023ee <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002218:	b2db      	uxtb	r3, r3
 800221a:	2b00      	cmp	r3, #0
 800221c:	d102      	bne.n	8002224 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800221e:	6878      	ldr	r0, [r7, #4]
 8002220:	f7fe f9c0 	bl	80005a4 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	681a      	ldr	r2, [r3, #0]
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f042 0201 	orr.w	r2, r2, #1
 8002232:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002234:	f7ff ffd8 	bl	80021e8 <HAL_GetTick>
 8002238:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800223a:	e012      	b.n	8002262 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800223c:	f7ff ffd4 	bl	80021e8 <HAL_GetTick>
 8002240:	4602      	mov	r2, r0
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	1ad3      	subs	r3, r2, r3
 8002246:	2b0a      	cmp	r3, #10
 8002248:	d90b      	bls.n	8002262 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800224e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	2205      	movs	r2, #5
 800225a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800225e:	2301      	movs	r3, #1
 8002260:	e0c5      	b.n	80023ee <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	f003 0301 	and.w	r3, r3, #1
 800226c:	2b00      	cmp	r3, #0
 800226e:	d0e5      	beq.n	800223c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	681a      	ldr	r2, [r3, #0]
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f022 0202 	bic.w	r2, r2, #2
 800227e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002280:	f7ff ffb2 	bl	80021e8 <HAL_GetTick>
 8002284:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002286:	e012      	b.n	80022ae <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002288:	f7ff ffae 	bl	80021e8 <HAL_GetTick>
 800228c:	4602      	mov	r2, r0
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	1ad3      	subs	r3, r2, r3
 8002292:	2b0a      	cmp	r3, #10
 8002294:	d90b      	bls.n	80022ae <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800229a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	2205      	movs	r2, #5
 80022a6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80022aa:	2301      	movs	r3, #1
 80022ac:	e09f      	b.n	80023ee <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	f003 0302 	and.w	r3, r3, #2
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d1e5      	bne.n	8002288 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	7e1b      	ldrb	r3, [r3, #24]
 80022c0:	2b01      	cmp	r3, #1
 80022c2:	d108      	bne.n	80022d6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	681a      	ldr	r2, [r3, #0]
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80022d2:	601a      	str	r2, [r3, #0]
 80022d4:	e007      	b.n	80022e6 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	681a      	ldr	r2, [r3, #0]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80022e4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	7e5b      	ldrb	r3, [r3, #25]
 80022ea:	2b01      	cmp	r3, #1
 80022ec:	d108      	bne.n	8002300 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	681a      	ldr	r2, [r3, #0]
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80022fc:	601a      	str	r2, [r3, #0]
 80022fe:	e007      	b.n	8002310 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	681a      	ldr	r2, [r3, #0]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800230e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	7e9b      	ldrb	r3, [r3, #26]
 8002314:	2b01      	cmp	r3, #1
 8002316:	d108      	bne.n	800232a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	681a      	ldr	r2, [r3, #0]
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f042 0220 	orr.w	r2, r2, #32
 8002326:	601a      	str	r2, [r3, #0]
 8002328:	e007      	b.n	800233a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	681a      	ldr	r2, [r3, #0]
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f022 0220 	bic.w	r2, r2, #32
 8002338:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	7edb      	ldrb	r3, [r3, #27]
 800233e:	2b01      	cmp	r3, #1
 8002340:	d108      	bne.n	8002354 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	681a      	ldr	r2, [r3, #0]
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f022 0210 	bic.w	r2, r2, #16
 8002350:	601a      	str	r2, [r3, #0]
 8002352:	e007      	b.n	8002364 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	681a      	ldr	r2, [r3, #0]
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f042 0210 	orr.w	r2, r2, #16
 8002362:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	7f1b      	ldrb	r3, [r3, #28]
 8002368:	2b01      	cmp	r3, #1
 800236a:	d108      	bne.n	800237e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	681a      	ldr	r2, [r3, #0]
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f042 0208 	orr.w	r2, r2, #8
 800237a:	601a      	str	r2, [r3, #0]
 800237c:	e007      	b.n	800238e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	681a      	ldr	r2, [r3, #0]
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f022 0208 	bic.w	r2, r2, #8
 800238c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	7f5b      	ldrb	r3, [r3, #29]
 8002392:	2b01      	cmp	r3, #1
 8002394:	d108      	bne.n	80023a8 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	681a      	ldr	r2, [r3, #0]
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f042 0204 	orr.w	r2, r2, #4
 80023a4:	601a      	str	r2, [r3, #0]
 80023a6:	e007      	b.n	80023b8 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	681a      	ldr	r2, [r3, #0]
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f022 0204 	bic.w	r2, r2, #4
 80023b6:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	689a      	ldr	r2, [r3, #8]
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	68db      	ldr	r3, [r3, #12]
 80023c0:	431a      	orrs	r2, r3
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	691b      	ldr	r3, [r3, #16]
 80023c6:	431a      	orrs	r2, r3
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	695b      	ldr	r3, [r3, #20]
 80023cc:	ea42 0103 	orr.w	r1, r2, r3
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	1e5a      	subs	r2, r3, #1
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	430a      	orrs	r2, r1
 80023dc:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2200      	movs	r2, #0
 80023e2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2201      	movs	r2, #1
 80023e8:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80023ec:	2300      	movs	r3, #0
}
 80023ee:	4618      	mov	r0, r3
 80023f0:	3710      	adds	r7, #16
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}
	...

080023f8 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80023f8:	b480      	push	{r7}
 80023fa:	b087      	sub	sp, #28
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
 8002400:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800240e:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002410:	7cfb      	ldrb	r3, [r7, #19]
 8002412:	2b01      	cmp	r3, #1
 8002414:	d003      	beq.n	800241e <HAL_CAN_ConfigFilter+0x26>
 8002416:	7cfb      	ldrb	r3, [r7, #19]
 8002418:	2b02      	cmp	r3, #2
 800241a:	f040 80be 	bne.w	800259a <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 800241e:	4b65      	ldr	r3, [pc, #404]	; (80025b4 <HAL_CAN_ConfigFilter+0x1bc>)
 8002420:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002422:	697b      	ldr	r3, [r7, #20]
 8002424:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002428:	f043 0201 	orr.w	r2, r3, #1
 800242c:	697b      	ldr	r3, [r7, #20]
 800242e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8002432:	697b      	ldr	r3, [r7, #20]
 8002434:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002438:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800243c:	697b      	ldr	r3, [r7, #20]
 800243e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8002442:	697b      	ldr	r3, [r7, #20]
 8002444:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800244c:	021b      	lsls	r3, r3, #8
 800244e:	431a      	orrs	r2, r3
 8002450:	697b      	ldr	r3, [r7, #20]
 8002452:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	695b      	ldr	r3, [r3, #20]
 800245a:	f003 031f 	and.w	r3, r3, #31
 800245e:	2201      	movs	r2, #1
 8002460:	fa02 f303 	lsl.w	r3, r2, r3
 8002464:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002466:	697b      	ldr	r3, [r7, #20]
 8002468:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	43db      	mvns	r3, r3
 8002470:	401a      	ands	r2, r3
 8002472:	697b      	ldr	r3, [r7, #20]
 8002474:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	69db      	ldr	r3, [r3, #28]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d123      	bne.n	80024c8 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002480:	697b      	ldr	r3, [r7, #20]
 8002482:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	43db      	mvns	r3, r3
 800248a:	401a      	ands	r2, r3
 800248c:	697b      	ldr	r3, [r7, #20]
 800248e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	68db      	ldr	r3, [r3, #12]
 8002496:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800249e:	683a      	ldr	r2, [r7, #0]
 80024a0:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80024a2:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80024a4:	697b      	ldr	r3, [r7, #20]
 80024a6:	3248      	adds	r2, #72	; 0x48
 80024a8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	689b      	ldr	r3, [r3, #8]
 80024b0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80024bc:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80024be:	6979      	ldr	r1, [r7, #20]
 80024c0:	3348      	adds	r3, #72	; 0x48
 80024c2:	00db      	lsls	r3, r3, #3
 80024c4:	440b      	add	r3, r1
 80024c6:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	69db      	ldr	r3, [r3, #28]
 80024cc:	2b01      	cmp	r3, #1
 80024ce:	d122      	bne.n	8002516 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80024d0:	697b      	ldr	r3, [r7, #20]
 80024d2:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	431a      	orrs	r2, r3
 80024da:	697b      	ldr	r3, [r7, #20]
 80024dc:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80024ec:	683a      	ldr	r2, [r7, #0]
 80024ee:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80024f0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80024f2:	697b      	ldr	r3, [r7, #20]
 80024f4:	3248      	adds	r2, #72	; 0x48
 80024f6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	689b      	ldr	r3, [r3, #8]
 80024fe:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	68db      	ldr	r3, [r3, #12]
 8002504:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800250a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800250c:	6979      	ldr	r1, [r7, #20]
 800250e:	3348      	adds	r3, #72	; 0x48
 8002510:	00db      	lsls	r3, r3, #3
 8002512:	440b      	add	r3, r1
 8002514:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	699b      	ldr	r3, [r3, #24]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d109      	bne.n	8002532 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800251e:	697b      	ldr	r3, [r7, #20]
 8002520:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	43db      	mvns	r3, r3
 8002528:	401a      	ands	r2, r3
 800252a:	697b      	ldr	r3, [r7, #20]
 800252c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8002530:	e007      	b.n	8002542 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002532:	697b      	ldr	r3, [r7, #20]
 8002534:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	431a      	orrs	r2, r3
 800253c:	697b      	ldr	r3, [r7, #20]
 800253e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	691b      	ldr	r3, [r3, #16]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d109      	bne.n	800255e <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800254a:	697b      	ldr	r3, [r7, #20]
 800254c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	43db      	mvns	r3, r3
 8002554:	401a      	ands	r2, r3
 8002556:	697b      	ldr	r3, [r7, #20]
 8002558:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800255c:	e007      	b.n	800256e <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800255e:	697b      	ldr	r3, [r7, #20]
 8002560:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	431a      	orrs	r2, r3
 8002568:	697b      	ldr	r3, [r7, #20]
 800256a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	6a1b      	ldr	r3, [r3, #32]
 8002572:	2b01      	cmp	r3, #1
 8002574:	d107      	bne.n	8002586 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002576:	697b      	ldr	r3, [r7, #20]
 8002578:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	431a      	orrs	r2, r3
 8002580:	697b      	ldr	r3, [r7, #20]
 8002582:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002586:	697b      	ldr	r3, [r7, #20]
 8002588:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800258c:	f023 0201 	bic.w	r2, r3, #1
 8002590:	697b      	ldr	r3, [r7, #20]
 8002592:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8002596:	2300      	movs	r3, #0
 8002598:	e006      	b.n	80025a8 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800259e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80025a6:	2301      	movs	r3, #1
  }
}
 80025a8:	4618      	mov	r0, r3
 80025aa:	371c      	adds	r7, #28
 80025ac:	46bd      	mov	sp, r7
 80025ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b2:	4770      	bx	lr
 80025b4:	40006400 	.word	0x40006400

080025b8 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b084      	sub	sp, #16
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80025c6:	b2db      	uxtb	r3, r3
 80025c8:	2b01      	cmp	r3, #1
 80025ca:	d12e      	bne.n	800262a <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2202      	movs	r2, #2
 80025d0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	681a      	ldr	r2, [r3, #0]
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f022 0201 	bic.w	r2, r2, #1
 80025e2:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80025e4:	f7ff fe00 	bl	80021e8 <HAL_GetTick>
 80025e8:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80025ea:	e012      	b.n	8002612 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80025ec:	f7ff fdfc 	bl	80021e8 <HAL_GetTick>
 80025f0:	4602      	mov	r2, r0
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	1ad3      	subs	r3, r2, r3
 80025f6:	2b0a      	cmp	r3, #10
 80025f8:	d90b      	bls.n	8002612 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025fe:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	2205      	movs	r2, #5
 800260a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800260e:	2301      	movs	r3, #1
 8002610:	e012      	b.n	8002638 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	f003 0301 	and.w	r3, r3, #1
 800261c:	2b00      	cmp	r3, #0
 800261e:	d1e5      	bne.n	80025ec <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2200      	movs	r2, #0
 8002624:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8002626:	2300      	movs	r3, #0
 8002628:	e006      	b.n	8002638 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800262e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002636:	2301      	movs	r3, #1
  }
}
 8002638:	4618      	mov	r0, r3
 800263a:	3710      	adds	r7, #16
 800263c:	46bd      	mov	sp, r7
 800263e:	bd80      	pop	{r7, pc}

08002640 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002640:	b480      	push	{r7}
 8002642:	b085      	sub	sp, #20
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
 8002648:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002650:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002652:	7bfb      	ldrb	r3, [r7, #15]
 8002654:	2b01      	cmp	r3, #1
 8002656:	d002      	beq.n	800265e <HAL_CAN_ActivateNotification+0x1e>
 8002658:	7bfb      	ldrb	r3, [r7, #15]
 800265a:	2b02      	cmp	r3, #2
 800265c:	d109      	bne.n	8002672 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	6959      	ldr	r1, [r3, #20]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	683a      	ldr	r2, [r7, #0]
 800266a:	430a      	orrs	r2, r1
 800266c:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800266e:	2300      	movs	r3, #0
 8002670:	e006      	b.n	8002680 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002676:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800267e:	2301      	movs	r3, #1
  }
}
 8002680:	4618      	mov	r0, r3
 8002682:	3714      	adds	r7, #20
 8002684:	46bd      	mov	sp, r7
 8002686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268a:	4770      	bx	lr

0800268c <__NVIC_SetPriorityGrouping>:
{
 800268c:	b480      	push	{r7}
 800268e:	b085      	sub	sp, #20
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	f003 0307 	and.w	r3, r3, #7
 800269a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800269c:	4b0c      	ldr	r3, [pc, #48]	; (80026d0 <__NVIC_SetPriorityGrouping+0x44>)
 800269e:	68db      	ldr	r3, [r3, #12]
 80026a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026a2:	68ba      	ldr	r2, [r7, #8]
 80026a4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80026a8:	4013      	ands	r3, r2
 80026aa:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026b0:	68bb      	ldr	r3, [r7, #8]
 80026b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026b4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80026b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026be:	4a04      	ldr	r2, [pc, #16]	; (80026d0 <__NVIC_SetPriorityGrouping+0x44>)
 80026c0:	68bb      	ldr	r3, [r7, #8]
 80026c2:	60d3      	str	r3, [r2, #12]
}
 80026c4:	bf00      	nop
 80026c6:	3714      	adds	r7, #20
 80026c8:	46bd      	mov	sp, r7
 80026ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ce:	4770      	bx	lr
 80026d0:	e000ed00 	.word	0xe000ed00

080026d4 <__NVIC_GetPriorityGrouping>:
{
 80026d4:	b480      	push	{r7}
 80026d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026d8:	4b04      	ldr	r3, [pc, #16]	; (80026ec <__NVIC_GetPriorityGrouping+0x18>)
 80026da:	68db      	ldr	r3, [r3, #12]
 80026dc:	0a1b      	lsrs	r3, r3, #8
 80026de:	f003 0307 	and.w	r3, r3, #7
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	46bd      	mov	sp, r7
 80026e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ea:	4770      	bx	lr
 80026ec:	e000ed00 	.word	0xe000ed00

080026f0 <__NVIC_EnableIRQ>:
{
 80026f0:	b480      	push	{r7}
 80026f2:	b083      	sub	sp, #12
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	4603      	mov	r3, r0
 80026f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	db0b      	blt.n	800271a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002702:	79fb      	ldrb	r3, [r7, #7]
 8002704:	f003 021f 	and.w	r2, r3, #31
 8002708:	4907      	ldr	r1, [pc, #28]	; (8002728 <__NVIC_EnableIRQ+0x38>)
 800270a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800270e:	095b      	lsrs	r3, r3, #5
 8002710:	2001      	movs	r0, #1
 8002712:	fa00 f202 	lsl.w	r2, r0, r2
 8002716:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800271a:	bf00      	nop
 800271c:	370c      	adds	r7, #12
 800271e:	46bd      	mov	sp, r7
 8002720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002724:	4770      	bx	lr
 8002726:	bf00      	nop
 8002728:	e000e100 	.word	0xe000e100

0800272c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800272c:	b480      	push	{r7}
 800272e:	b083      	sub	sp, #12
 8002730:	af00      	add	r7, sp, #0
 8002732:	4603      	mov	r3, r0
 8002734:	6039      	str	r1, [r7, #0]
 8002736:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002738:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800273c:	2b00      	cmp	r3, #0
 800273e:	db0a      	blt.n	8002756 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	b2da      	uxtb	r2, r3
 8002744:	490c      	ldr	r1, [pc, #48]	; (8002778 <__NVIC_SetPriority+0x4c>)
 8002746:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800274a:	0112      	lsls	r2, r2, #4
 800274c:	b2d2      	uxtb	r2, r2
 800274e:	440b      	add	r3, r1
 8002750:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002754:	e00a      	b.n	800276c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	b2da      	uxtb	r2, r3
 800275a:	4908      	ldr	r1, [pc, #32]	; (800277c <__NVIC_SetPriority+0x50>)
 800275c:	79fb      	ldrb	r3, [r7, #7]
 800275e:	f003 030f 	and.w	r3, r3, #15
 8002762:	3b04      	subs	r3, #4
 8002764:	0112      	lsls	r2, r2, #4
 8002766:	b2d2      	uxtb	r2, r2
 8002768:	440b      	add	r3, r1
 800276a:	761a      	strb	r2, [r3, #24]
}
 800276c:	bf00      	nop
 800276e:	370c      	adds	r7, #12
 8002770:	46bd      	mov	sp, r7
 8002772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002776:	4770      	bx	lr
 8002778:	e000e100 	.word	0xe000e100
 800277c:	e000ed00 	.word	0xe000ed00

08002780 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002780:	b480      	push	{r7}
 8002782:	b089      	sub	sp, #36	; 0x24
 8002784:	af00      	add	r7, sp, #0
 8002786:	60f8      	str	r0, [r7, #12]
 8002788:	60b9      	str	r1, [r7, #8]
 800278a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	f003 0307 	and.w	r3, r3, #7
 8002792:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002794:	69fb      	ldr	r3, [r7, #28]
 8002796:	f1c3 0307 	rsb	r3, r3, #7
 800279a:	2b04      	cmp	r3, #4
 800279c:	bf28      	it	cs
 800279e:	2304      	movcs	r3, #4
 80027a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027a2:	69fb      	ldr	r3, [r7, #28]
 80027a4:	3304      	adds	r3, #4
 80027a6:	2b06      	cmp	r3, #6
 80027a8:	d902      	bls.n	80027b0 <NVIC_EncodePriority+0x30>
 80027aa:	69fb      	ldr	r3, [r7, #28]
 80027ac:	3b03      	subs	r3, #3
 80027ae:	e000      	b.n	80027b2 <NVIC_EncodePriority+0x32>
 80027b0:	2300      	movs	r3, #0
 80027b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027b4:	f04f 32ff 	mov.w	r2, #4294967295
 80027b8:	69bb      	ldr	r3, [r7, #24]
 80027ba:	fa02 f303 	lsl.w	r3, r2, r3
 80027be:	43da      	mvns	r2, r3
 80027c0:	68bb      	ldr	r3, [r7, #8]
 80027c2:	401a      	ands	r2, r3
 80027c4:	697b      	ldr	r3, [r7, #20]
 80027c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027c8:	f04f 31ff 	mov.w	r1, #4294967295
 80027cc:	697b      	ldr	r3, [r7, #20]
 80027ce:	fa01 f303 	lsl.w	r3, r1, r3
 80027d2:	43d9      	mvns	r1, r3
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027d8:	4313      	orrs	r3, r2
         );
}
 80027da:	4618      	mov	r0, r3
 80027dc:	3724      	adds	r7, #36	; 0x24
 80027de:	46bd      	mov	sp, r7
 80027e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e4:	4770      	bx	lr

080027e6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027e6:	b580      	push	{r7, lr}
 80027e8:	b082      	sub	sp, #8
 80027ea:	af00      	add	r7, sp, #0
 80027ec:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80027ee:	6878      	ldr	r0, [r7, #4]
 80027f0:	f7ff ff4c 	bl	800268c <__NVIC_SetPriorityGrouping>
}
 80027f4:	bf00      	nop
 80027f6:	3708      	adds	r7, #8
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bd80      	pop	{r7, pc}

080027fc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b086      	sub	sp, #24
 8002800:	af00      	add	r7, sp, #0
 8002802:	4603      	mov	r3, r0
 8002804:	60b9      	str	r1, [r7, #8]
 8002806:	607a      	str	r2, [r7, #4]
 8002808:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800280a:	2300      	movs	r3, #0
 800280c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800280e:	f7ff ff61 	bl	80026d4 <__NVIC_GetPriorityGrouping>
 8002812:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002814:	687a      	ldr	r2, [r7, #4]
 8002816:	68b9      	ldr	r1, [r7, #8]
 8002818:	6978      	ldr	r0, [r7, #20]
 800281a:	f7ff ffb1 	bl	8002780 <NVIC_EncodePriority>
 800281e:	4602      	mov	r2, r0
 8002820:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002824:	4611      	mov	r1, r2
 8002826:	4618      	mov	r0, r3
 8002828:	f7ff ff80 	bl	800272c <__NVIC_SetPriority>
}
 800282c:	bf00      	nop
 800282e:	3718      	adds	r7, #24
 8002830:	46bd      	mov	sp, r7
 8002832:	bd80      	pop	{r7, pc}

08002834 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b082      	sub	sp, #8
 8002838:	af00      	add	r7, sp, #0
 800283a:	4603      	mov	r3, r0
 800283c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800283e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002842:	4618      	mov	r0, r3
 8002844:	f7ff ff54 	bl	80026f0 <__NVIC_EnableIRQ>
}
 8002848:	bf00      	nop
 800284a:	3708      	adds	r7, #8
 800284c:	46bd      	mov	sp, r7
 800284e:	bd80      	pop	{r7, pc}

08002850 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b086      	sub	sp, #24
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002858:	2300      	movs	r3, #0
 800285a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800285c:	f7ff fcc4 	bl	80021e8 <HAL_GetTick>
 8002860:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2b00      	cmp	r3, #0
 8002866:	d101      	bne.n	800286c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002868:	2301      	movs	r3, #1
 800286a:	e099      	b.n	80029a0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2202      	movs	r2, #2
 8002870:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	2200      	movs	r2, #0
 8002878:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	681a      	ldr	r2, [r3, #0]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f022 0201 	bic.w	r2, r2, #1
 800288a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800288c:	e00f      	b.n	80028ae <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800288e:	f7ff fcab 	bl	80021e8 <HAL_GetTick>
 8002892:	4602      	mov	r2, r0
 8002894:	693b      	ldr	r3, [r7, #16]
 8002896:	1ad3      	subs	r3, r2, r3
 8002898:	2b05      	cmp	r3, #5
 800289a:	d908      	bls.n	80028ae <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2220      	movs	r2, #32
 80028a0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2203      	movs	r2, #3
 80028a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80028aa:	2303      	movs	r3, #3
 80028ac:	e078      	b.n	80029a0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f003 0301 	and.w	r3, r3, #1
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d1e8      	bne.n	800288e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80028c4:	697a      	ldr	r2, [r7, #20]
 80028c6:	4b38      	ldr	r3, [pc, #224]	; (80029a8 <HAL_DMA_Init+0x158>)
 80028c8:	4013      	ands	r3, r2
 80028ca:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	685a      	ldr	r2, [r3, #4]
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	689b      	ldr	r3, [r3, #8]
 80028d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80028da:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	691b      	ldr	r3, [r3, #16]
 80028e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	699b      	ldr	r3, [r3, #24]
 80028ec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028f2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6a1b      	ldr	r3, [r3, #32]
 80028f8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80028fa:	697a      	ldr	r2, [r7, #20]
 80028fc:	4313      	orrs	r3, r2
 80028fe:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002904:	2b04      	cmp	r3, #4
 8002906:	d107      	bne.n	8002918 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002910:	4313      	orrs	r3, r2
 8002912:	697a      	ldr	r2, [r7, #20]
 8002914:	4313      	orrs	r3, r2
 8002916:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	697a      	ldr	r2, [r7, #20]
 800291e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	695b      	ldr	r3, [r3, #20]
 8002926:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002928:	697b      	ldr	r3, [r7, #20]
 800292a:	f023 0307 	bic.w	r3, r3, #7
 800292e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002934:	697a      	ldr	r2, [r7, #20]
 8002936:	4313      	orrs	r3, r2
 8002938:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800293e:	2b04      	cmp	r3, #4
 8002940:	d117      	bne.n	8002972 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002946:	697a      	ldr	r2, [r7, #20]
 8002948:	4313      	orrs	r3, r2
 800294a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002950:	2b00      	cmp	r3, #0
 8002952:	d00e      	beq.n	8002972 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002954:	6878      	ldr	r0, [r7, #4]
 8002956:	f000 fb01 	bl	8002f5c <DMA_CheckFifoParam>
 800295a:	4603      	mov	r3, r0
 800295c:	2b00      	cmp	r3, #0
 800295e:	d008      	beq.n	8002972 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2240      	movs	r2, #64	; 0x40
 8002964:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2201      	movs	r2, #1
 800296a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800296e:	2301      	movs	r3, #1
 8002970:	e016      	b.n	80029a0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	697a      	ldr	r2, [r7, #20]
 8002978:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800297a:	6878      	ldr	r0, [r7, #4]
 800297c:	f000 fab8 	bl	8002ef0 <DMA_CalcBaseAndBitshift>
 8002980:	4603      	mov	r3, r0
 8002982:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002988:	223f      	movs	r2, #63	; 0x3f
 800298a:	409a      	lsls	r2, r3
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2200      	movs	r2, #0
 8002994:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2201      	movs	r2, #1
 800299a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800299e:	2300      	movs	r3, #0
}
 80029a0:	4618      	mov	r0, r3
 80029a2:	3718      	adds	r7, #24
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bd80      	pop	{r7, pc}
 80029a8:	f010803f 	.word	0xf010803f

080029ac <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b086      	sub	sp, #24
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	60f8      	str	r0, [r7, #12]
 80029b4:	60b9      	str	r1, [r7, #8]
 80029b6:	607a      	str	r2, [r7, #4]
 80029b8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80029ba:	2300      	movs	r3, #0
 80029bc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029c2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80029ca:	2b01      	cmp	r3, #1
 80029cc:	d101      	bne.n	80029d2 <HAL_DMA_Start_IT+0x26>
 80029ce:	2302      	movs	r3, #2
 80029d0:	e040      	b.n	8002a54 <HAL_DMA_Start_IT+0xa8>
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	2201      	movs	r2, #1
 80029d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80029e0:	b2db      	uxtb	r3, r3
 80029e2:	2b01      	cmp	r3, #1
 80029e4:	d12f      	bne.n	8002a46 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	2202      	movs	r2, #2
 80029ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	2200      	movs	r2, #0
 80029f2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	687a      	ldr	r2, [r7, #4]
 80029f8:	68b9      	ldr	r1, [r7, #8]
 80029fa:	68f8      	ldr	r0, [r7, #12]
 80029fc:	f000 fa4a 	bl	8002e94 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a04:	223f      	movs	r2, #63	; 0x3f
 8002a06:	409a      	lsls	r2, r3
 8002a08:	693b      	ldr	r3, [r7, #16]
 8002a0a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	681a      	ldr	r2, [r3, #0]
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f042 0216 	orr.w	r2, r2, #22
 8002a1a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d007      	beq.n	8002a34 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	681a      	ldr	r2, [r3, #0]
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f042 0208 	orr.w	r2, r2, #8
 8002a32:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	681a      	ldr	r2, [r3, #0]
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f042 0201 	orr.w	r2, r2, #1
 8002a42:	601a      	str	r2, [r3, #0]
 8002a44:	e005      	b.n	8002a52 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	2200      	movs	r2, #0
 8002a4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002a4e:	2302      	movs	r3, #2
 8002a50:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002a52:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a54:	4618      	mov	r0, r3
 8002a56:	3718      	adds	r7, #24
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bd80      	pop	{r7, pc}

08002a5c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b084      	sub	sp, #16
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a68:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002a6a:	f7ff fbbd 	bl	80021e8 <HAL_GetTick>
 8002a6e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002a76:	b2db      	uxtb	r3, r3
 8002a78:	2b02      	cmp	r3, #2
 8002a7a:	d008      	beq.n	8002a8e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2280      	movs	r2, #128	; 0x80
 8002a80:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2200      	movs	r2, #0
 8002a86:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	e052      	b.n	8002b34 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	681a      	ldr	r2, [r3, #0]
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f022 0216 	bic.w	r2, r2, #22
 8002a9c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	695a      	ldr	r2, [r3, #20]
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002aac:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d103      	bne.n	8002abe <HAL_DMA_Abort+0x62>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d007      	beq.n	8002ace <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	681a      	ldr	r2, [r3, #0]
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f022 0208 	bic.w	r2, r2, #8
 8002acc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	681a      	ldr	r2, [r3, #0]
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f022 0201 	bic.w	r2, r2, #1
 8002adc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ade:	e013      	b.n	8002b08 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002ae0:	f7ff fb82 	bl	80021e8 <HAL_GetTick>
 8002ae4:	4602      	mov	r2, r0
 8002ae6:	68bb      	ldr	r3, [r7, #8]
 8002ae8:	1ad3      	subs	r3, r2, r3
 8002aea:	2b05      	cmp	r3, #5
 8002aec:	d90c      	bls.n	8002b08 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2220      	movs	r2, #32
 8002af2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2203      	movs	r2, #3
 8002af8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2200      	movs	r2, #0
 8002b00:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002b04:	2303      	movs	r3, #3
 8002b06:	e015      	b.n	8002b34 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f003 0301 	and.w	r3, r3, #1
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d1e4      	bne.n	8002ae0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b1a:	223f      	movs	r2, #63	; 0x3f
 8002b1c:	409a      	lsls	r2, r3
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2201      	movs	r2, #1
 8002b26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002b32:	2300      	movs	r3, #0
}
 8002b34:	4618      	mov	r0, r3
 8002b36:	3710      	adds	r7, #16
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	bd80      	pop	{r7, pc}

08002b3c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	b083      	sub	sp, #12
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002b4a:	b2db      	uxtb	r3, r3
 8002b4c:	2b02      	cmp	r3, #2
 8002b4e:	d004      	beq.n	8002b5a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2280      	movs	r2, #128	; 0x80
 8002b54:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002b56:	2301      	movs	r3, #1
 8002b58:	e00c      	b.n	8002b74 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2205      	movs	r2, #5
 8002b5e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	681a      	ldr	r2, [r3, #0]
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f022 0201 	bic.w	r2, r2, #1
 8002b70:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002b72:	2300      	movs	r3, #0
}
 8002b74:	4618      	mov	r0, r3
 8002b76:	370c      	adds	r7, #12
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7e:	4770      	bx	lr

08002b80 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b086      	sub	sp, #24
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002b88:	2300      	movs	r3, #0
 8002b8a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002b8c:	4b8e      	ldr	r3, [pc, #568]	; (8002dc8 <HAL_DMA_IRQHandler+0x248>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4a8e      	ldr	r2, [pc, #568]	; (8002dcc <HAL_DMA_IRQHandler+0x24c>)
 8002b92:	fba2 2303 	umull	r2, r3, r2, r3
 8002b96:	0a9b      	lsrs	r3, r3, #10
 8002b98:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b9e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002ba0:	693b      	ldr	r3, [r7, #16]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002baa:	2208      	movs	r2, #8
 8002bac:	409a      	lsls	r2, r3
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	4013      	ands	r3, r2
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d01a      	beq.n	8002bec <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f003 0304 	and.w	r3, r3, #4
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d013      	beq.n	8002bec <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	681a      	ldr	r2, [r3, #0]
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f022 0204 	bic.w	r2, r2, #4
 8002bd2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bd8:	2208      	movs	r2, #8
 8002bda:	409a      	lsls	r2, r3
 8002bdc:	693b      	ldr	r3, [r7, #16]
 8002bde:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002be4:	f043 0201 	orr.w	r2, r3, #1
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bf0:	2201      	movs	r2, #1
 8002bf2:	409a      	lsls	r2, r3
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	4013      	ands	r3, r2
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d012      	beq.n	8002c22 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	695b      	ldr	r3, [r3, #20]
 8002c02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d00b      	beq.n	8002c22 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c0e:	2201      	movs	r2, #1
 8002c10:	409a      	lsls	r2, r3
 8002c12:	693b      	ldr	r3, [r7, #16]
 8002c14:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c1a:	f043 0202 	orr.w	r2, r3, #2
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c26:	2204      	movs	r2, #4
 8002c28:	409a      	lsls	r2, r3
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	4013      	ands	r3, r2
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d012      	beq.n	8002c58 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f003 0302 	and.w	r3, r3, #2
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d00b      	beq.n	8002c58 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c44:	2204      	movs	r2, #4
 8002c46:	409a      	lsls	r2, r3
 8002c48:	693b      	ldr	r3, [r7, #16]
 8002c4a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c50:	f043 0204 	orr.w	r2, r3, #4
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c5c:	2210      	movs	r2, #16
 8002c5e:	409a      	lsls	r2, r3
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	4013      	ands	r3, r2
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d043      	beq.n	8002cf0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f003 0308 	and.w	r3, r3, #8
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d03c      	beq.n	8002cf0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c7a:	2210      	movs	r2, #16
 8002c7c:	409a      	lsls	r2, r3
 8002c7e:	693b      	ldr	r3, [r7, #16]
 8002c80:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d018      	beq.n	8002cc2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d108      	bne.n	8002cb0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d024      	beq.n	8002cf0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002caa:	6878      	ldr	r0, [r7, #4]
 8002cac:	4798      	blx	r3
 8002cae:	e01f      	b.n	8002cf0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d01b      	beq.n	8002cf0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002cbc:	6878      	ldr	r0, [r7, #4]
 8002cbe:	4798      	blx	r3
 8002cc0:	e016      	b.n	8002cf0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d107      	bne.n	8002ce0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	681a      	ldr	r2, [r3, #0]
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f022 0208 	bic.w	r2, r2, #8
 8002cde:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d003      	beq.n	8002cf0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cec:	6878      	ldr	r0, [r7, #4]
 8002cee:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cf4:	2220      	movs	r2, #32
 8002cf6:	409a      	lsls	r2, r3
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	4013      	ands	r3, r2
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	f000 808f 	beq.w	8002e20 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f003 0310 	and.w	r3, r3, #16
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	f000 8087 	beq.w	8002e20 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d16:	2220      	movs	r2, #32
 8002d18:	409a      	lsls	r2, r3
 8002d1a:	693b      	ldr	r3, [r7, #16]
 8002d1c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d24:	b2db      	uxtb	r3, r3
 8002d26:	2b05      	cmp	r3, #5
 8002d28:	d136      	bne.n	8002d98 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	681a      	ldr	r2, [r3, #0]
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f022 0216 	bic.w	r2, r2, #22
 8002d38:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	695a      	ldr	r2, [r3, #20]
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002d48:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d103      	bne.n	8002d5a <HAL_DMA_IRQHandler+0x1da>
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d007      	beq.n	8002d6a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	681a      	ldr	r2, [r3, #0]
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f022 0208 	bic.w	r2, r2, #8
 8002d68:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d6e:	223f      	movs	r2, #63	; 0x3f
 8002d70:	409a      	lsls	r2, r3
 8002d72:	693b      	ldr	r3, [r7, #16]
 8002d74:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2201      	movs	r2, #1
 8002d7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2200      	movs	r2, #0
 8002d82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d07e      	beq.n	8002e8c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d92:	6878      	ldr	r0, [r7, #4]
 8002d94:	4798      	blx	r3
        }
        return;
 8002d96:	e079      	b.n	8002e8c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d01d      	beq.n	8002de2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d10d      	bne.n	8002dd0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d031      	beq.n	8002e20 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dc0:	6878      	ldr	r0, [r7, #4]
 8002dc2:	4798      	blx	r3
 8002dc4:	e02c      	b.n	8002e20 <HAL_DMA_IRQHandler+0x2a0>
 8002dc6:	bf00      	nop
 8002dc8:	20000000 	.word	0x20000000
 8002dcc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d023      	beq.n	8002e20 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ddc:	6878      	ldr	r0, [r7, #4]
 8002dde:	4798      	blx	r3
 8002de0:	e01e      	b.n	8002e20 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d10f      	bne.n	8002e10 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	681a      	ldr	r2, [r3, #0]
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f022 0210 	bic.w	r2, r2, #16
 8002dfe:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2201      	movs	r2, #1
 8002e04:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d003      	beq.n	8002e20 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e1c:	6878      	ldr	r0, [r7, #4]
 8002e1e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d032      	beq.n	8002e8e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e2c:	f003 0301 	and.w	r3, r3, #1
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d022      	beq.n	8002e7a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2205      	movs	r2, #5
 8002e38:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	681a      	ldr	r2, [r3, #0]
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f022 0201 	bic.w	r2, r2, #1
 8002e4a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002e4c:	68bb      	ldr	r3, [r7, #8]
 8002e4e:	3301      	adds	r3, #1
 8002e50:	60bb      	str	r3, [r7, #8]
 8002e52:	697a      	ldr	r2, [r7, #20]
 8002e54:	429a      	cmp	r2, r3
 8002e56:	d307      	bcc.n	8002e68 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f003 0301 	and.w	r3, r3, #1
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d1f2      	bne.n	8002e4c <HAL_DMA_IRQHandler+0x2cc>
 8002e66:	e000      	b.n	8002e6a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002e68:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2201      	movs	r2, #1
 8002e6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2200      	movs	r2, #0
 8002e76:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d005      	beq.n	8002e8e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e86:	6878      	ldr	r0, [r7, #4]
 8002e88:	4798      	blx	r3
 8002e8a:	e000      	b.n	8002e8e <HAL_DMA_IRQHandler+0x30e>
        return;
 8002e8c:	bf00      	nop
    }
  }
}
 8002e8e:	3718      	adds	r7, #24
 8002e90:	46bd      	mov	sp, r7
 8002e92:	bd80      	pop	{r7, pc}

08002e94 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e94:	b480      	push	{r7}
 8002e96:	b085      	sub	sp, #20
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	60f8      	str	r0, [r7, #12]
 8002e9c:	60b9      	str	r1, [r7, #8]
 8002e9e:	607a      	str	r2, [r7, #4]
 8002ea0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	681a      	ldr	r2, [r3, #0]
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002eb0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	683a      	ldr	r2, [r7, #0]
 8002eb8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	689b      	ldr	r3, [r3, #8]
 8002ebe:	2b40      	cmp	r3, #64	; 0x40
 8002ec0:	d108      	bne.n	8002ed4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	687a      	ldr	r2, [r7, #4]
 8002ec8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	68ba      	ldr	r2, [r7, #8]
 8002ed0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002ed2:	e007      	b.n	8002ee4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	68ba      	ldr	r2, [r7, #8]
 8002eda:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	687a      	ldr	r2, [r7, #4]
 8002ee2:	60da      	str	r2, [r3, #12]
}
 8002ee4:	bf00      	nop
 8002ee6:	3714      	adds	r7, #20
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eee:	4770      	bx	lr

08002ef0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b085      	sub	sp, #20
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	b2db      	uxtb	r3, r3
 8002efe:	3b10      	subs	r3, #16
 8002f00:	4a14      	ldr	r2, [pc, #80]	; (8002f54 <DMA_CalcBaseAndBitshift+0x64>)
 8002f02:	fba2 2303 	umull	r2, r3, r2, r3
 8002f06:	091b      	lsrs	r3, r3, #4
 8002f08:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002f0a:	4a13      	ldr	r2, [pc, #76]	; (8002f58 <DMA_CalcBaseAndBitshift+0x68>)
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	4413      	add	r3, r2
 8002f10:	781b      	ldrb	r3, [r3, #0]
 8002f12:	461a      	mov	r2, r3
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	2b03      	cmp	r3, #3
 8002f1c:	d909      	bls.n	8002f32 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002f26:	f023 0303 	bic.w	r3, r3, #3
 8002f2a:	1d1a      	adds	r2, r3, #4
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	659a      	str	r2, [r3, #88]	; 0x58
 8002f30:	e007      	b.n	8002f42 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002f3a:	f023 0303 	bic.w	r3, r3, #3
 8002f3e:	687a      	ldr	r2, [r7, #4]
 8002f40:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002f46:	4618      	mov	r0, r3
 8002f48:	3714      	adds	r7, #20
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f50:	4770      	bx	lr
 8002f52:	bf00      	nop
 8002f54:	aaaaaaab 	.word	0xaaaaaaab
 8002f58:	08008d70 	.word	0x08008d70

08002f5c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	b085      	sub	sp, #20
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f64:	2300      	movs	r3, #0
 8002f66:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f6c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	699b      	ldr	r3, [r3, #24]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d11f      	bne.n	8002fb6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002f76:	68bb      	ldr	r3, [r7, #8]
 8002f78:	2b03      	cmp	r3, #3
 8002f7a:	d856      	bhi.n	800302a <DMA_CheckFifoParam+0xce>
 8002f7c:	a201      	add	r2, pc, #4	; (adr r2, 8002f84 <DMA_CheckFifoParam+0x28>)
 8002f7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f82:	bf00      	nop
 8002f84:	08002f95 	.word	0x08002f95
 8002f88:	08002fa7 	.word	0x08002fa7
 8002f8c:	08002f95 	.word	0x08002f95
 8002f90:	0800302b 	.word	0x0800302b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f98:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d046      	beq.n	800302e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002fa4:	e043      	b.n	800302e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002faa:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002fae:	d140      	bne.n	8003032 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002fb4:	e03d      	b.n	8003032 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	699b      	ldr	r3, [r3, #24]
 8002fba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002fbe:	d121      	bne.n	8003004 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002fc0:	68bb      	ldr	r3, [r7, #8]
 8002fc2:	2b03      	cmp	r3, #3
 8002fc4:	d837      	bhi.n	8003036 <DMA_CheckFifoParam+0xda>
 8002fc6:	a201      	add	r2, pc, #4	; (adr r2, 8002fcc <DMA_CheckFifoParam+0x70>)
 8002fc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fcc:	08002fdd 	.word	0x08002fdd
 8002fd0:	08002fe3 	.word	0x08002fe3
 8002fd4:	08002fdd 	.word	0x08002fdd
 8002fd8:	08002ff5 	.word	0x08002ff5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002fdc:	2301      	movs	r3, #1
 8002fde:	73fb      	strb	r3, [r7, #15]
      break;
 8002fe0:	e030      	b.n	8003044 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fe6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d025      	beq.n	800303a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002fee:	2301      	movs	r3, #1
 8002ff0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ff2:	e022      	b.n	800303a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ff8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002ffc:	d11f      	bne.n	800303e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002ffe:	2301      	movs	r3, #1
 8003000:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003002:	e01c      	b.n	800303e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003004:	68bb      	ldr	r3, [r7, #8]
 8003006:	2b02      	cmp	r3, #2
 8003008:	d903      	bls.n	8003012 <DMA_CheckFifoParam+0xb6>
 800300a:	68bb      	ldr	r3, [r7, #8]
 800300c:	2b03      	cmp	r3, #3
 800300e:	d003      	beq.n	8003018 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003010:	e018      	b.n	8003044 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003012:	2301      	movs	r3, #1
 8003014:	73fb      	strb	r3, [r7, #15]
      break;
 8003016:	e015      	b.n	8003044 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800301c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003020:	2b00      	cmp	r3, #0
 8003022:	d00e      	beq.n	8003042 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003024:	2301      	movs	r3, #1
 8003026:	73fb      	strb	r3, [r7, #15]
      break;
 8003028:	e00b      	b.n	8003042 <DMA_CheckFifoParam+0xe6>
      break;
 800302a:	bf00      	nop
 800302c:	e00a      	b.n	8003044 <DMA_CheckFifoParam+0xe8>
      break;
 800302e:	bf00      	nop
 8003030:	e008      	b.n	8003044 <DMA_CheckFifoParam+0xe8>
      break;
 8003032:	bf00      	nop
 8003034:	e006      	b.n	8003044 <DMA_CheckFifoParam+0xe8>
      break;
 8003036:	bf00      	nop
 8003038:	e004      	b.n	8003044 <DMA_CheckFifoParam+0xe8>
      break;
 800303a:	bf00      	nop
 800303c:	e002      	b.n	8003044 <DMA_CheckFifoParam+0xe8>
      break;   
 800303e:	bf00      	nop
 8003040:	e000      	b.n	8003044 <DMA_CheckFifoParam+0xe8>
      break;
 8003042:	bf00      	nop
    }
  } 
  
  return status; 
 8003044:	7bfb      	ldrb	r3, [r7, #15]
}
 8003046:	4618      	mov	r0, r3
 8003048:	3714      	adds	r7, #20
 800304a:	46bd      	mov	sp, r7
 800304c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003050:	4770      	bx	lr
 8003052:	bf00      	nop

08003054 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b086      	sub	sp, #24
 8003058:	af00      	add	r7, sp, #0
 800305a:	60f8      	str	r0, [r7, #12]
 800305c:	60b9      	str	r1, [r7, #8]
 800305e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003062:	2301      	movs	r3, #1
 8003064:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003066:	4b23      	ldr	r3, [pc, #140]	; (80030f4 <HAL_FLASH_Program+0xa0>)
 8003068:	7e1b      	ldrb	r3, [r3, #24]
 800306a:	2b01      	cmp	r3, #1
 800306c:	d101      	bne.n	8003072 <HAL_FLASH_Program+0x1e>
 800306e:	2302      	movs	r3, #2
 8003070:	e03b      	b.n	80030ea <HAL_FLASH_Program+0x96>
 8003072:	4b20      	ldr	r3, [pc, #128]	; (80030f4 <HAL_FLASH_Program+0xa0>)
 8003074:	2201      	movs	r2, #1
 8003076:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003078:	f24c 3050 	movw	r0, #50000	; 0xc350
 800307c:	f000 f87c 	bl	8003178 <FLASH_WaitForLastOperation>
 8003080:	4603      	mov	r3, r0
 8003082:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8003084:	7dfb      	ldrb	r3, [r7, #23]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d12b      	bne.n	80030e2 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	2b00      	cmp	r3, #0
 800308e:	d105      	bne.n	800309c <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8003090:	783b      	ldrb	r3, [r7, #0]
 8003092:	4619      	mov	r1, r3
 8003094:	68b8      	ldr	r0, [r7, #8]
 8003096:	f000 f927 	bl	80032e8 <FLASH_Program_Byte>
 800309a:	e016      	b.n	80030ca <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	2b01      	cmp	r3, #1
 80030a0:	d105      	bne.n	80030ae <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 80030a2:	883b      	ldrh	r3, [r7, #0]
 80030a4:	4619      	mov	r1, r3
 80030a6:	68b8      	ldr	r0, [r7, #8]
 80030a8:	f000 f8fa 	bl	80032a0 <FLASH_Program_HalfWord>
 80030ac:	e00d      	b.n	80030ca <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	2b02      	cmp	r3, #2
 80030b2:	d105      	bne.n	80030c0 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	4619      	mov	r1, r3
 80030b8:	68b8      	ldr	r0, [r7, #8]
 80030ba:	f000 f8cf 	bl	800325c <FLASH_Program_Word>
 80030be:	e004      	b.n	80030ca <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 80030c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80030c4:	68b8      	ldr	r0, [r7, #8]
 80030c6:	f000 f897 	bl	80031f8 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80030ca:	f24c 3050 	movw	r0, #50000	; 0xc350
 80030ce:	f000 f853 	bl	8003178 <FLASH_WaitForLastOperation>
 80030d2:	4603      	mov	r3, r0
 80030d4:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 80030d6:	4b08      	ldr	r3, [pc, #32]	; (80030f8 <HAL_FLASH_Program+0xa4>)
 80030d8:	691b      	ldr	r3, [r3, #16]
 80030da:	4a07      	ldr	r2, [pc, #28]	; (80030f8 <HAL_FLASH_Program+0xa4>)
 80030dc:	f023 0301 	bic.w	r3, r3, #1
 80030e0:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80030e2:	4b04      	ldr	r3, [pc, #16]	; (80030f4 <HAL_FLASH_Program+0xa0>)
 80030e4:	2200      	movs	r2, #0
 80030e6:	761a      	strb	r2, [r3, #24]
  
  return status;
 80030e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80030ea:	4618      	mov	r0, r3
 80030ec:	3718      	adds	r7, #24
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}
 80030f2:	bf00      	nop
 80030f4:	20001d5c 	.word	0x20001d5c
 80030f8:	40023c00 	.word	0x40023c00

080030fc <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80030fc:	b480      	push	{r7}
 80030fe:	b083      	sub	sp, #12
 8003100:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8003102:	2300      	movs	r3, #0
 8003104:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003106:	4b0b      	ldr	r3, [pc, #44]	; (8003134 <HAL_FLASH_Unlock+0x38>)
 8003108:	691b      	ldr	r3, [r3, #16]
 800310a:	2b00      	cmp	r3, #0
 800310c:	da0b      	bge.n	8003126 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800310e:	4b09      	ldr	r3, [pc, #36]	; (8003134 <HAL_FLASH_Unlock+0x38>)
 8003110:	4a09      	ldr	r2, [pc, #36]	; (8003138 <HAL_FLASH_Unlock+0x3c>)
 8003112:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003114:	4b07      	ldr	r3, [pc, #28]	; (8003134 <HAL_FLASH_Unlock+0x38>)
 8003116:	4a09      	ldr	r2, [pc, #36]	; (800313c <HAL_FLASH_Unlock+0x40>)
 8003118:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800311a:	4b06      	ldr	r3, [pc, #24]	; (8003134 <HAL_FLASH_Unlock+0x38>)
 800311c:	691b      	ldr	r3, [r3, #16]
 800311e:	2b00      	cmp	r3, #0
 8003120:	da01      	bge.n	8003126 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8003122:	2301      	movs	r3, #1
 8003124:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8003126:	79fb      	ldrb	r3, [r7, #7]
}
 8003128:	4618      	mov	r0, r3
 800312a:	370c      	adds	r7, #12
 800312c:	46bd      	mov	sp, r7
 800312e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003132:	4770      	bx	lr
 8003134:	40023c00 	.word	0x40023c00
 8003138:	45670123 	.word	0x45670123
 800313c:	cdef89ab 	.word	0xcdef89ab

08003140 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8003140:	b480      	push	{r7}
 8003142:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8003144:	4b05      	ldr	r3, [pc, #20]	; (800315c <HAL_FLASH_Lock+0x1c>)
 8003146:	691b      	ldr	r3, [r3, #16]
 8003148:	4a04      	ldr	r2, [pc, #16]	; (800315c <HAL_FLASH_Lock+0x1c>)
 800314a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800314e:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8003150:	2300      	movs	r3, #0
}
 8003152:	4618      	mov	r0, r3
 8003154:	46bd      	mov	sp, r7
 8003156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315a:	4770      	bx	lr
 800315c:	40023c00 	.word	0x40023c00

08003160 <HAL_FLASH_GetError>:
  *            @arg HAL_FLASH_ERROR_PGA: FLASH Programming Alignment error flag
  *            @arg HAL_FLASH_ERROR_WRP: FLASH Write protected error flag
  *            @arg HAL_FLASH_ERROR_OPERATION: FLASH operation Error flag 
  */
uint32_t HAL_FLASH_GetError(void)
{ 
 8003160:	b480      	push	{r7}
 8003162:	af00      	add	r7, sp, #0
   return pFlash.ErrorCode;
 8003164:	4b03      	ldr	r3, [pc, #12]	; (8003174 <HAL_FLASH_GetError+0x14>)
 8003166:	69db      	ldr	r3, [r3, #28]
}  
 8003168:	4618      	mov	r0, r3
 800316a:	46bd      	mov	sp, r7
 800316c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003170:	4770      	bx	lr
 8003172:	bf00      	nop
 8003174:	20001d5c 	.word	0x20001d5c

08003178 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8003178:	b580      	push	{r7, lr}
 800317a:	b084      	sub	sp, #16
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003180:	2300      	movs	r3, #0
 8003182:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003184:	4b1a      	ldr	r3, [pc, #104]	; (80031f0 <FLASH_WaitForLastOperation+0x78>)
 8003186:	2200      	movs	r2, #0
 8003188:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 800318a:	f7ff f82d 	bl	80021e8 <HAL_GetTick>
 800318e:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8003190:	e010      	b.n	80031b4 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003198:	d00c      	beq.n	80031b4 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d007      	beq.n	80031b0 <FLASH_WaitForLastOperation+0x38>
 80031a0:	f7ff f822 	bl	80021e8 <HAL_GetTick>
 80031a4:	4602      	mov	r2, r0
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	1ad3      	subs	r3, r2, r3
 80031aa:	687a      	ldr	r2, [r7, #4]
 80031ac:	429a      	cmp	r2, r3
 80031ae:	d201      	bcs.n	80031b4 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 80031b0:	2303      	movs	r3, #3
 80031b2:	e019      	b.n	80031e8 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80031b4:	4b0f      	ldr	r3, [pc, #60]	; (80031f4 <FLASH_WaitForLastOperation+0x7c>)
 80031b6:	68db      	ldr	r3, [r3, #12]
 80031b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d1e8      	bne.n	8003192 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 80031c0:	4b0c      	ldr	r3, [pc, #48]	; (80031f4 <FLASH_WaitForLastOperation+0x7c>)
 80031c2:	68db      	ldr	r3, [r3, #12]
 80031c4:	f003 0301 	and.w	r3, r3, #1
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d002      	beq.n	80031d2 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80031cc:	4b09      	ldr	r3, [pc, #36]	; (80031f4 <FLASH_WaitForLastOperation+0x7c>)
 80031ce:	2201      	movs	r2, #1
 80031d0:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 80031d2:	4b08      	ldr	r3, [pc, #32]	; (80031f4 <FLASH_WaitForLastOperation+0x7c>)
 80031d4:	68db      	ldr	r3, [r3, #12]
 80031d6:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d003      	beq.n	80031e6 <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80031de:	f000 f8a5 	bl	800332c <FLASH_SetErrorCode>
    return HAL_ERROR;
 80031e2:	2301      	movs	r3, #1
 80031e4:	e000      	b.n	80031e8 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 80031e6:	2300      	movs	r3, #0
  
}  
 80031e8:	4618      	mov	r0, r3
 80031ea:	3710      	adds	r7, #16
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bd80      	pop	{r7, pc}
 80031f0:	20001d5c 	.word	0x20001d5c
 80031f4:	40023c00 	.word	0x40023c00

080031f8 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80031f8:	b480      	push	{r7}
 80031fa:	b085      	sub	sp, #20
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	60f8      	str	r0, [r7, #12]
 8003200:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003204:	4b14      	ldr	r3, [pc, #80]	; (8003258 <FLASH_Program_DoubleWord+0x60>)
 8003206:	691b      	ldr	r3, [r3, #16]
 8003208:	4a13      	ldr	r2, [pc, #76]	; (8003258 <FLASH_Program_DoubleWord+0x60>)
 800320a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800320e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8003210:	4b11      	ldr	r3, [pc, #68]	; (8003258 <FLASH_Program_DoubleWord+0x60>)
 8003212:	691b      	ldr	r3, [r3, #16]
 8003214:	4a10      	ldr	r2, [pc, #64]	; (8003258 <FLASH_Program_DoubleWord+0x60>)
 8003216:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800321a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800321c:	4b0e      	ldr	r3, [pc, #56]	; (8003258 <FLASH_Program_DoubleWord+0x60>)
 800321e:	691b      	ldr	r3, [r3, #16]
 8003220:	4a0d      	ldr	r2, [pc, #52]	; (8003258 <FLASH_Program_DoubleWord+0x60>)
 8003222:	f043 0301 	orr.w	r3, r3, #1
 8003226:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	683a      	ldr	r2, [r7, #0]
 800322c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 800322e:	f3bf 8f6f 	isb	sy
}
 8003232:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8003234:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003238:	f04f 0200 	mov.w	r2, #0
 800323c:	f04f 0300 	mov.w	r3, #0
 8003240:	000a      	movs	r2, r1
 8003242:	2300      	movs	r3, #0
 8003244:	68f9      	ldr	r1, [r7, #12]
 8003246:	3104      	adds	r1, #4
 8003248:	4613      	mov	r3, r2
 800324a:	600b      	str	r3, [r1, #0]
}
 800324c:	bf00      	nop
 800324e:	3714      	adds	r7, #20
 8003250:	46bd      	mov	sp, r7
 8003252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003256:	4770      	bx	lr
 8003258:	40023c00 	.word	0x40023c00

0800325c <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 800325c:	b480      	push	{r7}
 800325e:	b083      	sub	sp, #12
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
 8003264:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003266:	4b0d      	ldr	r3, [pc, #52]	; (800329c <FLASH_Program_Word+0x40>)
 8003268:	691b      	ldr	r3, [r3, #16]
 800326a:	4a0c      	ldr	r2, [pc, #48]	; (800329c <FLASH_Program_Word+0x40>)
 800326c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003270:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8003272:	4b0a      	ldr	r3, [pc, #40]	; (800329c <FLASH_Program_Word+0x40>)
 8003274:	691b      	ldr	r3, [r3, #16]
 8003276:	4a09      	ldr	r2, [pc, #36]	; (800329c <FLASH_Program_Word+0x40>)
 8003278:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800327c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800327e:	4b07      	ldr	r3, [pc, #28]	; (800329c <FLASH_Program_Word+0x40>)
 8003280:	691b      	ldr	r3, [r3, #16]
 8003282:	4a06      	ldr	r2, [pc, #24]	; (800329c <FLASH_Program_Word+0x40>)
 8003284:	f043 0301 	orr.w	r3, r3, #1
 8003288:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	683a      	ldr	r2, [r7, #0]
 800328e:	601a      	str	r2, [r3, #0]
}
 8003290:	bf00      	nop
 8003292:	370c      	adds	r7, #12
 8003294:	46bd      	mov	sp, r7
 8003296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329a:	4770      	bx	lr
 800329c:	40023c00 	.word	0x40023c00

080032a0 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80032a0:	b480      	push	{r7}
 80032a2:	b083      	sub	sp, #12
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
 80032a8:	460b      	mov	r3, r1
 80032aa:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80032ac:	4b0d      	ldr	r3, [pc, #52]	; (80032e4 <FLASH_Program_HalfWord+0x44>)
 80032ae:	691b      	ldr	r3, [r3, #16]
 80032b0:	4a0c      	ldr	r2, [pc, #48]	; (80032e4 <FLASH_Program_HalfWord+0x44>)
 80032b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80032b6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 80032b8:	4b0a      	ldr	r3, [pc, #40]	; (80032e4 <FLASH_Program_HalfWord+0x44>)
 80032ba:	691b      	ldr	r3, [r3, #16]
 80032bc:	4a09      	ldr	r2, [pc, #36]	; (80032e4 <FLASH_Program_HalfWord+0x44>)
 80032be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032c2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80032c4:	4b07      	ldr	r3, [pc, #28]	; (80032e4 <FLASH_Program_HalfWord+0x44>)
 80032c6:	691b      	ldr	r3, [r3, #16]
 80032c8:	4a06      	ldr	r2, [pc, #24]	; (80032e4 <FLASH_Program_HalfWord+0x44>)
 80032ca:	f043 0301 	orr.w	r3, r3, #1
 80032ce:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	887a      	ldrh	r2, [r7, #2]
 80032d4:	801a      	strh	r2, [r3, #0]
}
 80032d6:	bf00      	nop
 80032d8:	370c      	adds	r7, #12
 80032da:	46bd      	mov	sp, r7
 80032dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e0:	4770      	bx	lr
 80032e2:	bf00      	nop
 80032e4:	40023c00 	.word	0x40023c00

080032e8 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 80032e8:	b480      	push	{r7}
 80032ea:	b083      	sub	sp, #12
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
 80032f0:	460b      	mov	r3, r1
 80032f2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80032f4:	4b0c      	ldr	r3, [pc, #48]	; (8003328 <FLASH_Program_Byte+0x40>)
 80032f6:	691b      	ldr	r3, [r3, #16]
 80032f8:	4a0b      	ldr	r2, [pc, #44]	; (8003328 <FLASH_Program_Byte+0x40>)
 80032fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80032fe:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8003300:	4b09      	ldr	r3, [pc, #36]	; (8003328 <FLASH_Program_Byte+0x40>)
 8003302:	4a09      	ldr	r2, [pc, #36]	; (8003328 <FLASH_Program_Byte+0x40>)
 8003304:	691b      	ldr	r3, [r3, #16]
 8003306:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003308:	4b07      	ldr	r3, [pc, #28]	; (8003328 <FLASH_Program_Byte+0x40>)
 800330a:	691b      	ldr	r3, [r3, #16]
 800330c:	4a06      	ldr	r2, [pc, #24]	; (8003328 <FLASH_Program_Byte+0x40>)
 800330e:	f043 0301 	orr.w	r3, r3, #1
 8003312:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	78fa      	ldrb	r2, [r7, #3]
 8003318:	701a      	strb	r2, [r3, #0]
}
 800331a:	bf00      	nop
 800331c:	370c      	adds	r7, #12
 800331e:	46bd      	mov	sp, r7
 8003320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003324:	4770      	bx	lr
 8003326:	bf00      	nop
 8003328:	40023c00 	.word	0x40023c00

0800332c <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 800332c:	b480      	push	{r7}
 800332e:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8003330:	4b27      	ldr	r3, [pc, #156]	; (80033d0 <FLASH_SetErrorCode+0xa4>)
 8003332:	68db      	ldr	r3, [r3, #12]
 8003334:	f003 0310 	and.w	r3, r3, #16
 8003338:	2b00      	cmp	r3, #0
 800333a:	d008      	beq.n	800334e <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800333c:	4b25      	ldr	r3, [pc, #148]	; (80033d4 <FLASH_SetErrorCode+0xa8>)
 800333e:	69db      	ldr	r3, [r3, #28]
 8003340:	f043 0310 	orr.w	r3, r3, #16
 8003344:	4a23      	ldr	r2, [pc, #140]	; (80033d4 <FLASH_SetErrorCode+0xa8>)
 8003346:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8003348:	4b21      	ldr	r3, [pc, #132]	; (80033d0 <FLASH_SetErrorCode+0xa4>)
 800334a:	2210      	movs	r2, #16
 800334c:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 800334e:	4b20      	ldr	r3, [pc, #128]	; (80033d0 <FLASH_SetErrorCode+0xa4>)
 8003350:	68db      	ldr	r3, [r3, #12]
 8003352:	f003 0320 	and.w	r3, r3, #32
 8003356:	2b00      	cmp	r3, #0
 8003358:	d008      	beq.n	800336c <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800335a:	4b1e      	ldr	r3, [pc, #120]	; (80033d4 <FLASH_SetErrorCode+0xa8>)
 800335c:	69db      	ldr	r3, [r3, #28]
 800335e:	f043 0308 	orr.w	r3, r3, #8
 8003362:	4a1c      	ldr	r2, [pc, #112]	; (80033d4 <FLASH_SetErrorCode+0xa8>)
 8003364:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8003366:	4b1a      	ldr	r3, [pc, #104]	; (80033d0 <FLASH_SetErrorCode+0xa4>)
 8003368:	2220      	movs	r2, #32
 800336a:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 800336c:	4b18      	ldr	r3, [pc, #96]	; (80033d0 <FLASH_SetErrorCode+0xa4>)
 800336e:	68db      	ldr	r3, [r3, #12]
 8003370:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003374:	2b00      	cmp	r3, #0
 8003376:	d008      	beq.n	800338a <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8003378:	4b16      	ldr	r3, [pc, #88]	; (80033d4 <FLASH_SetErrorCode+0xa8>)
 800337a:	69db      	ldr	r3, [r3, #28]
 800337c:	f043 0304 	orr.w	r3, r3, #4
 8003380:	4a14      	ldr	r2, [pc, #80]	; (80033d4 <FLASH_SetErrorCode+0xa8>)
 8003382:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8003384:	4b12      	ldr	r3, [pc, #72]	; (80033d0 <FLASH_SetErrorCode+0xa4>)
 8003386:	2240      	movs	r2, #64	; 0x40
 8003388:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 800338a:	4b11      	ldr	r3, [pc, #68]	; (80033d0 <FLASH_SetErrorCode+0xa4>)
 800338c:	68db      	ldr	r3, [r3, #12]
 800338e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003392:	2b00      	cmp	r3, #0
 8003394:	d008      	beq.n	80033a8 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8003396:	4b0f      	ldr	r3, [pc, #60]	; (80033d4 <FLASH_SetErrorCode+0xa8>)
 8003398:	69db      	ldr	r3, [r3, #28]
 800339a:	f043 0302 	orr.w	r3, r3, #2
 800339e:	4a0d      	ldr	r2, [pc, #52]	; (80033d4 <FLASH_SetErrorCode+0xa8>)
 80033a0:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 80033a2:	4b0b      	ldr	r3, [pc, #44]	; (80033d0 <FLASH_SetErrorCode+0xa4>)
 80033a4:	2280      	movs	r2, #128	; 0x80
 80033a6:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 80033a8:	4b09      	ldr	r3, [pc, #36]	; (80033d0 <FLASH_SetErrorCode+0xa4>)
 80033aa:	68db      	ldr	r3, [r3, #12]
 80033ac:	f003 0302 	and.w	r3, r3, #2
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d008      	beq.n	80033c6 <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 80033b4:	4b07      	ldr	r3, [pc, #28]	; (80033d4 <FLASH_SetErrorCode+0xa8>)
 80033b6:	69db      	ldr	r3, [r3, #28]
 80033b8:	f043 0320 	orr.w	r3, r3, #32
 80033bc:	4a05      	ldr	r2, [pc, #20]	; (80033d4 <FLASH_SetErrorCode+0xa8>)
 80033be:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 80033c0:	4b03      	ldr	r3, [pc, #12]	; (80033d0 <FLASH_SetErrorCode+0xa4>)
 80033c2:	2202      	movs	r2, #2
 80033c4:	60da      	str	r2, [r3, #12]
  }
}
 80033c6:	bf00      	nop
 80033c8:	46bd      	mov	sp, r7
 80033ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ce:	4770      	bx	lr
 80033d0:	40023c00 	.word	0x40023c00
 80033d4:	20001d5c 	.word	0x20001d5c

080033d8 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b084      	sub	sp, #16
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
 80033e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 80033e2:	2301      	movs	r3, #1
 80033e4:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 80033e6:	2300      	movs	r3, #0
 80033e8:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80033ea:	4b31      	ldr	r3, [pc, #196]	; (80034b0 <HAL_FLASHEx_Erase+0xd8>)
 80033ec:	7e1b      	ldrb	r3, [r3, #24]
 80033ee:	2b01      	cmp	r3, #1
 80033f0:	d101      	bne.n	80033f6 <HAL_FLASHEx_Erase+0x1e>
 80033f2:	2302      	movs	r3, #2
 80033f4:	e058      	b.n	80034a8 <HAL_FLASHEx_Erase+0xd0>
 80033f6:	4b2e      	ldr	r3, [pc, #184]	; (80034b0 <HAL_FLASHEx_Erase+0xd8>)
 80033f8:	2201      	movs	r2, #1
 80033fa:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80033fc:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003400:	f7ff feba 	bl	8003178 <FLASH_WaitForLastOperation>
 8003404:	4603      	mov	r3, r0
 8003406:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8003408:	7bfb      	ldrb	r3, [r7, #15]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d148      	bne.n	80034a0 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	f04f 32ff 	mov.w	r2, #4294967295
 8003414:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	2b01      	cmp	r3, #1
 800341c:	d115      	bne.n	800344a <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	691b      	ldr	r3, [r3, #16]
 8003422:	b2da      	uxtb	r2, r3
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	4619      	mov	r1, r3
 800342a:	4610      	mov	r0, r2
 800342c:	f000 f844 	bl	80034b8 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003430:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003434:	f7ff fea0 	bl	8003178 <FLASH_WaitForLastOperation>
 8003438:	4603      	mov	r3, r0
 800343a:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 800343c:	4b1d      	ldr	r3, [pc, #116]	; (80034b4 <HAL_FLASHEx_Erase+0xdc>)
 800343e:	691b      	ldr	r3, [r3, #16]
 8003440:	4a1c      	ldr	r2, [pc, #112]	; (80034b4 <HAL_FLASHEx_Erase+0xdc>)
 8003442:	f023 0304 	bic.w	r3, r3, #4
 8003446:	6113      	str	r3, [r2, #16]
 8003448:	e028      	b.n	800349c <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	689b      	ldr	r3, [r3, #8]
 800344e:	60bb      	str	r3, [r7, #8]
 8003450:	e01c      	b.n	800348c <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	691b      	ldr	r3, [r3, #16]
 8003456:	b2db      	uxtb	r3, r3
 8003458:	4619      	mov	r1, r3
 800345a:	68b8      	ldr	r0, [r7, #8]
 800345c:	f000 f850 	bl	8003500 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003460:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003464:	f7ff fe88 	bl	8003178 <FLASH_WaitForLastOperation>
 8003468:	4603      	mov	r3, r0
 800346a:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 800346c:	4b11      	ldr	r3, [pc, #68]	; (80034b4 <HAL_FLASHEx_Erase+0xdc>)
 800346e:	691b      	ldr	r3, [r3, #16]
 8003470:	4a10      	ldr	r2, [pc, #64]	; (80034b4 <HAL_FLASHEx_Erase+0xdc>)
 8003472:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8003476:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8003478:	7bfb      	ldrb	r3, [r7, #15]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d003      	beq.n	8003486 <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	68ba      	ldr	r2, [r7, #8]
 8003482:	601a      	str	r2, [r3, #0]
          break;
 8003484:	e00a      	b.n	800349c <HAL_FLASHEx_Erase+0xc4>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8003486:	68bb      	ldr	r3, [r7, #8]
 8003488:	3301      	adds	r3, #1
 800348a:	60bb      	str	r3, [r7, #8]
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	68da      	ldr	r2, [r3, #12]
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	689b      	ldr	r3, [r3, #8]
 8003494:	4413      	add	r3, r2
 8003496:	68ba      	ldr	r2, [r7, #8]
 8003498:	429a      	cmp	r2, r3
 800349a:	d3da      	bcc.n	8003452 <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 800349c:	f000 f878 	bl	8003590 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80034a0:	4b03      	ldr	r3, [pc, #12]	; (80034b0 <HAL_FLASHEx_Erase+0xd8>)
 80034a2:	2200      	movs	r2, #0
 80034a4:	761a      	strb	r2, [r3, #24]

  return status;
 80034a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80034a8:	4618      	mov	r0, r3
 80034aa:	3710      	adds	r7, #16
 80034ac:	46bd      	mov	sp, r7
 80034ae:	bd80      	pop	{r7, pc}
 80034b0:	20001d5c 	.word	0x20001d5c
 80034b4:	40023c00 	.word	0x40023c00

080034b8 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 80034b8:	b480      	push	{r7}
 80034ba:	b083      	sub	sp, #12
 80034bc:	af00      	add	r7, sp, #0
 80034be:	4603      	mov	r3, r0
 80034c0:	6039      	str	r1, [r7, #0]
 80034c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80034c4:	4b0d      	ldr	r3, [pc, #52]	; (80034fc <FLASH_MassErase+0x44>)
 80034c6:	691b      	ldr	r3, [r3, #16]
 80034c8:	4a0c      	ldr	r2, [pc, #48]	; (80034fc <FLASH_MassErase+0x44>)
 80034ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80034ce:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 80034d0:	4b0a      	ldr	r3, [pc, #40]	; (80034fc <FLASH_MassErase+0x44>)
 80034d2:	691b      	ldr	r3, [r3, #16]
 80034d4:	4a09      	ldr	r2, [pc, #36]	; (80034fc <FLASH_MassErase+0x44>)
 80034d6:	f043 0304 	orr.w	r3, r3, #4
 80034da:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 80034dc:	4b07      	ldr	r3, [pc, #28]	; (80034fc <FLASH_MassErase+0x44>)
 80034de:	691a      	ldr	r2, [r3, #16]
 80034e0:	79fb      	ldrb	r3, [r7, #7]
 80034e2:	021b      	lsls	r3, r3, #8
 80034e4:	4313      	orrs	r3, r2
 80034e6:	4a05      	ldr	r2, [pc, #20]	; (80034fc <FLASH_MassErase+0x44>)
 80034e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034ec:	6113      	str	r3, [r2, #16]
}
 80034ee:	bf00      	nop
 80034f0:	370c      	adds	r7, #12
 80034f2:	46bd      	mov	sp, r7
 80034f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f8:	4770      	bx	lr
 80034fa:	bf00      	nop
 80034fc:	40023c00 	.word	0x40023c00

08003500 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8003500:	b480      	push	{r7}
 8003502:	b085      	sub	sp, #20
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
 8003508:	460b      	mov	r3, r1
 800350a:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 800350c:	2300      	movs	r3, #0
 800350e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8003510:	78fb      	ldrb	r3, [r7, #3]
 8003512:	2b00      	cmp	r3, #0
 8003514:	d102      	bne.n	800351c <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8003516:	2300      	movs	r3, #0
 8003518:	60fb      	str	r3, [r7, #12]
 800351a:	e010      	b.n	800353e <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 800351c:	78fb      	ldrb	r3, [r7, #3]
 800351e:	2b01      	cmp	r3, #1
 8003520:	d103      	bne.n	800352a <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8003522:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003526:	60fb      	str	r3, [r7, #12]
 8003528:	e009      	b.n	800353e <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800352a:	78fb      	ldrb	r3, [r7, #3]
 800352c:	2b02      	cmp	r3, #2
 800352e:	d103      	bne.n	8003538 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8003530:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003534:	60fb      	str	r3, [r7, #12]
 8003536:	e002      	b.n	800353e <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8003538:	f44f 7340 	mov.w	r3, #768	; 0x300
 800353c:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800353e:	4b13      	ldr	r3, [pc, #76]	; (800358c <FLASH_Erase_Sector+0x8c>)
 8003540:	691b      	ldr	r3, [r3, #16]
 8003542:	4a12      	ldr	r2, [pc, #72]	; (800358c <FLASH_Erase_Sector+0x8c>)
 8003544:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003548:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 800354a:	4b10      	ldr	r3, [pc, #64]	; (800358c <FLASH_Erase_Sector+0x8c>)
 800354c:	691a      	ldr	r2, [r3, #16]
 800354e:	490f      	ldr	r1, [pc, #60]	; (800358c <FLASH_Erase_Sector+0x8c>)
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	4313      	orrs	r3, r2
 8003554:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8003556:	4b0d      	ldr	r3, [pc, #52]	; (800358c <FLASH_Erase_Sector+0x8c>)
 8003558:	691b      	ldr	r3, [r3, #16]
 800355a:	4a0c      	ldr	r2, [pc, #48]	; (800358c <FLASH_Erase_Sector+0x8c>)
 800355c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8003560:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8003562:	4b0a      	ldr	r3, [pc, #40]	; (800358c <FLASH_Erase_Sector+0x8c>)
 8003564:	691a      	ldr	r2, [r3, #16]
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	00db      	lsls	r3, r3, #3
 800356a:	4313      	orrs	r3, r2
 800356c:	4a07      	ldr	r2, [pc, #28]	; (800358c <FLASH_Erase_Sector+0x8c>)
 800356e:	f043 0302 	orr.w	r3, r3, #2
 8003572:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8003574:	4b05      	ldr	r3, [pc, #20]	; (800358c <FLASH_Erase_Sector+0x8c>)
 8003576:	691b      	ldr	r3, [r3, #16]
 8003578:	4a04      	ldr	r2, [pc, #16]	; (800358c <FLASH_Erase_Sector+0x8c>)
 800357a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800357e:	6113      	str	r3, [r2, #16]
}
 8003580:	bf00      	nop
 8003582:	3714      	adds	r7, #20
 8003584:	46bd      	mov	sp, r7
 8003586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358a:	4770      	bx	lr
 800358c:	40023c00 	.word	0x40023c00

08003590 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8003590:	b480      	push	{r7}
 8003592:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8003594:	4b20      	ldr	r3, [pc, #128]	; (8003618 <FLASH_FlushCaches+0x88>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800359c:	2b00      	cmp	r3, #0
 800359e:	d017      	beq.n	80035d0 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80035a0:	4b1d      	ldr	r3, [pc, #116]	; (8003618 <FLASH_FlushCaches+0x88>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4a1c      	ldr	r2, [pc, #112]	; (8003618 <FLASH_FlushCaches+0x88>)
 80035a6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80035aa:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80035ac:	4b1a      	ldr	r3, [pc, #104]	; (8003618 <FLASH_FlushCaches+0x88>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4a19      	ldr	r2, [pc, #100]	; (8003618 <FLASH_FlushCaches+0x88>)
 80035b2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80035b6:	6013      	str	r3, [r2, #0]
 80035b8:	4b17      	ldr	r3, [pc, #92]	; (8003618 <FLASH_FlushCaches+0x88>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4a16      	ldr	r2, [pc, #88]	; (8003618 <FLASH_FlushCaches+0x88>)
 80035be:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80035c2:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80035c4:	4b14      	ldr	r3, [pc, #80]	; (8003618 <FLASH_FlushCaches+0x88>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4a13      	ldr	r2, [pc, #76]	; (8003618 <FLASH_FlushCaches+0x88>)
 80035ca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80035ce:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 80035d0:	4b11      	ldr	r3, [pc, #68]	; (8003618 <FLASH_FlushCaches+0x88>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d017      	beq.n	800360c <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 80035dc:	4b0e      	ldr	r3, [pc, #56]	; (8003618 <FLASH_FlushCaches+0x88>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a0d      	ldr	r2, [pc, #52]	; (8003618 <FLASH_FlushCaches+0x88>)
 80035e2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80035e6:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80035e8:	4b0b      	ldr	r3, [pc, #44]	; (8003618 <FLASH_FlushCaches+0x88>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a0a      	ldr	r2, [pc, #40]	; (8003618 <FLASH_FlushCaches+0x88>)
 80035ee:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80035f2:	6013      	str	r3, [r2, #0]
 80035f4:	4b08      	ldr	r3, [pc, #32]	; (8003618 <FLASH_FlushCaches+0x88>)
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4a07      	ldr	r2, [pc, #28]	; (8003618 <FLASH_FlushCaches+0x88>)
 80035fa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80035fe:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8003600:	4b05      	ldr	r3, [pc, #20]	; (8003618 <FLASH_FlushCaches+0x88>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4a04      	ldr	r2, [pc, #16]	; (8003618 <FLASH_FlushCaches+0x88>)
 8003606:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800360a:	6013      	str	r3, [r2, #0]
  }
}
 800360c:	bf00      	nop
 800360e:	46bd      	mov	sp, r7
 8003610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003614:	4770      	bx	lr
 8003616:	bf00      	nop
 8003618:	40023c00 	.word	0x40023c00

0800361c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800361c:	b480      	push	{r7}
 800361e:	b089      	sub	sp, #36	; 0x24
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
 8003624:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003626:	2300      	movs	r3, #0
 8003628:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800362a:	2300      	movs	r3, #0
 800362c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800362e:	2300      	movs	r3, #0
 8003630:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003632:	2300      	movs	r3, #0
 8003634:	61fb      	str	r3, [r7, #28]
 8003636:	e16b      	b.n	8003910 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003638:	2201      	movs	r2, #1
 800363a:	69fb      	ldr	r3, [r7, #28]
 800363c:	fa02 f303 	lsl.w	r3, r2, r3
 8003640:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	697a      	ldr	r2, [r7, #20]
 8003648:	4013      	ands	r3, r2
 800364a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800364c:	693a      	ldr	r2, [r7, #16]
 800364e:	697b      	ldr	r3, [r7, #20]
 8003650:	429a      	cmp	r2, r3
 8003652:	f040 815a 	bne.w	800390a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	685b      	ldr	r3, [r3, #4]
 800365a:	f003 0303 	and.w	r3, r3, #3
 800365e:	2b01      	cmp	r3, #1
 8003660:	d005      	beq.n	800366e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800366a:	2b02      	cmp	r3, #2
 800366c:	d130      	bne.n	80036d0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	689b      	ldr	r3, [r3, #8]
 8003672:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003674:	69fb      	ldr	r3, [r7, #28]
 8003676:	005b      	lsls	r3, r3, #1
 8003678:	2203      	movs	r2, #3
 800367a:	fa02 f303 	lsl.w	r3, r2, r3
 800367e:	43db      	mvns	r3, r3
 8003680:	69ba      	ldr	r2, [r7, #24]
 8003682:	4013      	ands	r3, r2
 8003684:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	68da      	ldr	r2, [r3, #12]
 800368a:	69fb      	ldr	r3, [r7, #28]
 800368c:	005b      	lsls	r3, r3, #1
 800368e:	fa02 f303 	lsl.w	r3, r2, r3
 8003692:	69ba      	ldr	r2, [r7, #24]
 8003694:	4313      	orrs	r3, r2
 8003696:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	69ba      	ldr	r2, [r7, #24]
 800369c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80036a4:	2201      	movs	r2, #1
 80036a6:	69fb      	ldr	r3, [r7, #28]
 80036a8:	fa02 f303 	lsl.w	r3, r2, r3
 80036ac:	43db      	mvns	r3, r3
 80036ae:	69ba      	ldr	r2, [r7, #24]
 80036b0:	4013      	ands	r3, r2
 80036b2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	685b      	ldr	r3, [r3, #4]
 80036b8:	091b      	lsrs	r3, r3, #4
 80036ba:	f003 0201 	and.w	r2, r3, #1
 80036be:	69fb      	ldr	r3, [r7, #28]
 80036c0:	fa02 f303 	lsl.w	r3, r2, r3
 80036c4:	69ba      	ldr	r2, [r7, #24]
 80036c6:	4313      	orrs	r3, r2
 80036c8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	69ba      	ldr	r2, [r7, #24]
 80036ce:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	685b      	ldr	r3, [r3, #4]
 80036d4:	f003 0303 	and.w	r3, r3, #3
 80036d8:	2b03      	cmp	r3, #3
 80036da:	d017      	beq.n	800370c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	68db      	ldr	r3, [r3, #12]
 80036e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80036e2:	69fb      	ldr	r3, [r7, #28]
 80036e4:	005b      	lsls	r3, r3, #1
 80036e6:	2203      	movs	r2, #3
 80036e8:	fa02 f303 	lsl.w	r3, r2, r3
 80036ec:	43db      	mvns	r3, r3
 80036ee:	69ba      	ldr	r2, [r7, #24]
 80036f0:	4013      	ands	r3, r2
 80036f2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	689a      	ldr	r2, [r3, #8]
 80036f8:	69fb      	ldr	r3, [r7, #28]
 80036fa:	005b      	lsls	r3, r3, #1
 80036fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003700:	69ba      	ldr	r2, [r7, #24]
 8003702:	4313      	orrs	r3, r2
 8003704:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	69ba      	ldr	r2, [r7, #24]
 800370a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	685b      	ldr	r3, [r3, #4]
 8003710:	f003 0303 	and.w	r3, r3, #3
 8003714:	2b02      	cmp	r3, #2
 8003716:	d123      	bne.n	8003760 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003718:	69fb      	ldr	r3, [r7, #28]
 800371a:	08da      	lsrs	r2, r3, #3
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	3208      	adds	r2, #8
 8003720:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003724:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003726:	69fb      	ldr	r3, [r7, #28]
 8003728:	f003 0307 	and.w	r3, r3, #7
 800372c:	009b      	lsls	r3, r3, #2
 800372e:	220f      	movs	r2, #15
 8003730:	fa02 f303 	lsl.w	r3, r2, r3
 8003734:	43db      	mvns	r3, r3
 8003736:	69ba      	ldr	r2, [r7, #24]
 8003738:	4013      	ands	r3, r2
 800373a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	691a      	ldr	r2, [r3, #16]
 8003740:	69fb      	ldr	r3, [r7, #28]
 8003742:	f003 0307 	and.w	r3, r3, #7
 8003746:	009b      	lsls	r3, r3, #2
 8003748:	fa02 f303 	lsl.w	r3, r2, r3
 800374c:	69ba      	ldr	r2, [r7, #24]
 800374e:	4313      	orrs	r3, r2
 8003750:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003752:	69fb      	ldr	r3, [r7, #28]
 8003754:	08da      	lsrs	r2, r3, #3
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	3208      	adds	r2, #8
 800375a:	69b9      	ldr	r1, [r7, #24]
 800375c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003766:	69fb      	ldr	r3, [r7, #28]
 8003768:	005b      	lsls	r3, r3, #1
 800376a:	2203      	movs	r2, #3
 800376c:	fa02 f303 	lsl.w	r3, r2, r3
 8003770:	43db      	mvns	r3, r3
 8003772:	69ba      	ldr	r2, [r7, #24]
 8003774:	4013      	ands	r3, r2
 8003776:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	f003 0203 	and.w	r2, r3, #3
 8003780:	69fb      	ldr	r3, [r7, #28]
 8003782:	005b      	lsls	r3, r3, #1
 8003784:	fa02 f303 	lsl.w	r3, r2, r3
 8003788:	69ba      	ldr	r2, [r7, #24]
 800378a:	4313      	orrs	r3, r2
 800378c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	69ba      	ldr	r2, [r7, #24]
 8003792:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	685b      	ldr	r3, [r3, #4]
 8003798:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800379c:	2b00      	cmp	r3, #0
 800379e:	f000 80b4 	beq.w	800390a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037a2:	2300      	movs	r3, #0
 80037a4:	60fb      	str	r3, [r7, #12]
 80037a6:	4b60      	ldr	r3, [pc, #384]	; (8003928 <HAL_GPIO_Init+0x30c>)
 80037a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037aa:	4a5f      	ldr	r2, [pc, #380]	; (8003928 <HAL_GPIO_Init+0x30c>)
 80037ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80037b0:	6453      	str	r3, [r2, #68]	; 0x44
 80037b2:	4b5d      	ldr	r3, [pc, #372]	; (8003928 <HAL_GPIO_Init+0x30c>)
 80037b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80037ba:	60fb      	str	r3, [r7, #12]
 80037bc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80037be:	4a5b      	ldr	r2, [pc, #364]	; (800392c <HAL_GPIO_Init+0x310>)
 80037c0:	69fb      	ldr	r3, [r7, #28]
 80037c2:	089b      	lsrs	r3, r3, #2
 80037c4:	3302      	adds	r3, #2
 80037c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80037cc:	69fb      	ldr	r3, [r7, #28]
 80037ce:	f003 0303 	and.w	r3, r3, #3
 80037d2:	009b      	lsls	r3, r3, #2
 80037d4:	220f      	movs	r2, #15
 80037d6:	fa02 f303 	lsl.w	r3, r2, r3
 80037da:	43db      	mvns	r3, r3
 80037dc:	69ba      	ldr	r2, [r7, #24]
 80037de:	4013      	ands	r3, r2
 80037e0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	4a52      	ldr	r2, [pc, #328]	; (8003930 <HAL_GPIO_Init+0x314>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d02b      	beq.n	8003842 <HAL_GPIO_Init+0x226>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	4a51      	ldr	r2, [pc, #324]	; (8003934 <HAL_GPIO_Init+0x318>)
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d025      	beq.n	800383e <HAL_GPIO_Init+0x222>
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	4a50      	ldr	r2, [pc, #320]	; (8003938 <HAL_GPIO_Init+0x31c>)
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d01f      	beq.n	800383a <HAL_GPIO_Init+0x21e>
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	4a4f      	ldr	r2, [pc, #316]	; (800393c <HAL_GPIO_Init+0x320>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d019      	beq.n	8003836 <HAL_GPIO_Init+0x21a>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	4a4e      	ldr	r2, [pc, #312]	; (8003940 <HAL_GPIO_Init+0x324>)
 8003806:	4293      	cmp	r3, r2
 8003808:	d013      	beq.n	8003832 <HAL_GPIO_Init+0x216>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	4a4d      	ldr	r2, [pc, #308]	; (8003944 <HAL_GPIO_Init+0x328>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d00d      	beq.n	800382e <HAL_GPIO_Init+0x212>
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	4a4c      	ldr	r2, [pc, #304]	; (8003948 <HAL_GPIO_Init+0x32c>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d007      	beq.n	800382a <HAL_GPIO_Init+0x20e>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	4a4b      	ldr	r2, [pc, #300]	; (800394c <HAL_GPIO_Init+0x330>)
 800381e:	4293      	cmp	r3, r2
 8003820:	d101      	bne.n	8003826 <HAL_GPIO_Init+0x20a>
 8003822:	2307      	movs	r3, #7
 8003824:	e00e      	b.n	8003844 <HAL_GPIO_Init+0x228>
 8003826:	2308      	movs	r3, #8
 8003828:	e00c      	b.n	8003844 <HAL_GPIO_Init+0x228>
 800382a:	2306      	movs	r3, #6
 800382c:	e00a      	b.n	8003844 <HAL_GPIO_Init+0x228>
 800382e:	2305      	movs	r3, #5
 8003830:	e008      	b.n	8003844 <HAL_GPIO_Init+0x228>
 8003832:	2304      	movs	r3, #4
 8003834:	e006      	b.n	8003844 <HAL_GPIO_Init+0x228>
 8003836:	2303      	movs	r3, #3
 8003838:	e004      	b.n	8003844 <HAL_GPIO_Init+0x228>
 800383a:	2302      	movs	r3, #2
 800383c:	e002      	b.n	8003844 <HAL_GPIO_Init+0x228>
 800383e:	2301      	movs	r3, #1
 8003840:	e000      	b.n	8003844 <HAL_GPIO_Init+0x228>
 8003842:	2300      	movs	r3, #0
 8003844:	69fa      	ldr	r2, [r7, #28]
 8003846:	f002 0203 	and.w	r2, r2, #3
 800384a:	0092      	lsls	r2, r2, #2
 800384c:	4093      	lsls	r3, r2
 800384e:	69ba      	ldr	r2, [r7, #24]
 8003850:	4313      	orrs	r3, r2
 8003852:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003854:	4935      	ldr	r1, [pc, #212]	; (800392c <HAL_GPIO_Init+0x310>)
 8003856:	69fb      	ldr	r3, [r7, #28]
 8003858:	089b      	lsrs	r3, r3, #2
 800385a:	3302      	adds	r3, #2
 800385c:	69ba      	ldr	r2, [r7, #24]
 800385e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003862:	4b3b      	ldr	r3, [pc, #236]	; (8003950 <HAL_GPIO_Init+0x334>)
 8003864:	689b      	ldr	r3, [r3, #8]
 8003866:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003868:	693b      	ldr	r3, [r7, #16]
 800386a:	43db      	mvns	r3, r3
 800386c:	69ba      	ldr	r2, [r7, #24]
 800386e:	4013      	ands	r3, r2
 8003870:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	685b      	ldr	r3, [r3, #4]
 8003876:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800387a:	2b00      	cmp	r3, #0
 800387c:	d003      	beq.n	8003886 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800387e:	69ba      	ldr	r2, [r7, #24]
 8003880:	693b      	ldr	r3, [r7, #16]
 8003882:	4313      	orrs	r3, r2
 8003884:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003886:	4a32      	ldr	r2, [pc, #200]	; (8003950 <HAL_GPIO_Init+0x334>)
 8003888:	69bb      	ldr	r3, [r7, #24]
 800388a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800388c:	4b30      	ldr	r3, [pc, #192]	; (8003950 <HAL_GPIO_Init+0x334>)
 800388e:	68db      	ldr	r3, [r3, #12]
 8003890:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003892:	693b      	ldr	r3, [r7, #16]
 8003894:	43db      	mvns	r3, r3
 8003896:	69ba      	ldr	r2, [r7, #24]
 8003898:	4013      	ands	r3, r2
 800389a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d003      	beq.n	80038b0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80038a8:	69ba      	ldr	r2, [r7, #24]
 80038aa:	693b      	ldr	r3, [r7, #16]
 80038ac:	4313      	orrs	r3, r2
 80038ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80038b0:	4a27      	ldr	r2, [pc, #156]	; (8003950 <HAL_GPIO_Init+0x334>)
 80038b2:	69bb      	ldr	r3, [r7, #24]
 80038b4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80038b6:	4b26      	ldr	r3, [pc, #152]	; (8003950 <HAL_GPIO_Init+0x334>)
 80038b8:	685b      	ldr	r3, [r3, #4]
 80038ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038bc:	693b      	ldr	r3, [r7, #16]
 80038be:	43db      	mvns	r3, r3
 80038c0:	69ba      	ldr	r2, [r7, #24]
 80038c2:	4013      	ands	r3, r2
 80038c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d003      	beq.n	80038da <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80038d2:	69ba      	ldr	r2, [r7, #24]
 80038d4:	693b      	ldr	r3, [r7, #16]
 80038d6:	4313      	orrs	r3, r2
 80038d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80038da:	4a1d      	ldr	r2, [pc, #116]	; (8003950 <HAL_GPIO_Init+0x334>)
 80038dc:	69bb      	ldr	r3, [r7, #24]
 80038de:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80038e0:	4b1b      	ldr	r3, [pc, #108]	; (8003950 <HAL_GPIO_Init+0x334>)
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038e6:	693b      	ldr	r3, [r7, #16]
 80038e8:	43db      	mvns	r3, r3
 80038ea:	69ba      	ldr	r2, [r7, #24]
 80038ec:	4013      	ands	r3, r2
 80038ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d003      	beq.n	8003904 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80038fc:	69ba      	ldr	r2, [r7, #24]
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	4313      	orrs	r3, r2
 8003902:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003904:	4a12      	ldr	r2, [pc, #72]	; (8003950 <HAL_GPIO_Init+0x334>)
 8003906:	69bb      	ldr	r3, [r7, #24]
 8003908:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800390a:	69fb      	ldr	r3, [r7, #28]
 800390c:	3301      	adds	r3, #1
 800390e:	61fb      	str	r3, [r7, #28]
 8003910:	69fb      	ldr	r3, [r7, #28]
 8003912:	2b0f      	cmp	r3, #15
 8003914:	f67f ae90 	bls.w	8003638 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003918:	bf00      	nop
 800391a:	bf00      	nop
 800391c:	3724      	adds	r7, #36	; 0x24
 800391e:	46bd      	mov	sp, r7
 8003920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003924:	4770      	bx	lr
 8003926:	bf00      	nop
 8003928:	40023800 	.word	0x40023800
 800392c:	40013800 	.word	0x40013800
 8003930:	40020000 	.word	0x40020000
 8003934:	40020400 	.word	0x40020400
 8003938:	40020800 	.word	0x40020800
 800393c:	40020c00 	.word	0x40020c00
 8003940:	40021000 	.word	0x40021000
 8003944:	40021400 	.word	0x40021400
 8003948:	40021800 	.word	0x40021800
 800394c:	40021c00 	.word	0x40021c00
 8003950:	40013c00 	.word	0x40013c00

08003954 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003954:	b480      	push	{r7}
 8003956:	b083      	sub	sp, #12
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
 800395c:	460b      	mov	r3, r1
 800395e:	807b      	strh	r3, [r7, #2]
 8003960:	4613      	mov	r3, r2
 8003962:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003964:	787b      	ldrb	r3, [r7, #1]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d003      	beq.n	8003972 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800396a:	887a      	ldrh	r2, [r7, #2]
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003970:	e003      	b.n	800397a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003972:	887b      	ldrh	r3, [r7, #2]
 8003974:	041a      	lsls	r2, r3, #16
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	619a      	str	r2, [r3, #24]
}
 800397a:	bf00      	nop
 800397c:	370c      	adds	r7, #12
 800397e:	46bd      	mov	sp, r7
 8003980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003984:	4770      	bx	lr

08003986 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8003986:	b580      	push	{r7, lr}
 8003988:	b084      	sub	sp, #16
 800398a:	af00      	add	r7, sp, #0
 800398c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d101      	bne.n	8003998 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8003994:	2301      	movs	r3, #1
 8003996:	e034      	b.n	8003a02 <HAL_IWDG_Init+0x7c>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 80039a0:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f245 5255 	movw	r2, #21845	; 0x5555
 80039aa:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	687a      	ldr	r2, [r7, #4]
 80039b2:	6852      	ldr	r2, [r2, #4]
 80039b4:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	687a      	ldr	r2, [r7, #4]
 80039bc:	6892      	ldr	r2, [r2, #8]
 80039be:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80039c0:	f7fe fc12 	bl	80021e8 <HAL_GetTick>
 80039c4:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80039c6:	e00f      	b.n	80039e8 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80039c8:	f7fe fc0e 	bl	80021e8 <HAL_GetTick>
 80039cc:	4602      	mov	r2, r0
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	1ad3      	subs	r3, r2, r3
 80039d2:	2b31      	cmp	r3, #49	; 0x31
 80039d4:	d908      	bls.n	80039e8 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	68db      	ldr	r3, [r3, #12]
 80039dc:	f003 0303 	and.w	r3, r3, #3
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d001      	beq.n	80039e8 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 80039e4:	2303      	movs	r3, #3
 80039e6:	e00c      	b.n	8003a02 <HAL_IWDG_Init+0x7c>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	68db      	ldr	r3, [r3, #12]
 80039ee:	f003 0303 	and.w	r3, r3, #3
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d1e8      	bne.n	80039c8 <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80039fe:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003a00:	2300      	movs	r3, #0
}
 8003a02:	4618      	mov	r0, r3
 8003a04:	3710      	adds	r7, #16
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bd80      	pop	{r7, pc}

08003a0a <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8003a0a:	b480      	push	{r7}
 8003a0c:	b083      	sub	sp, #12
 8003a0e:	af00      	add	r7, sp, #0
 8003a10:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8003a1a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003a1c:	2300      	movs	r3, #0
}
 8003a1e:	4618      	mov	r0, r3
 8003a20:	370c      	adds	r7, #12
 8003a22:	46bd      	mov	sp, r7
 8003a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a28:	4770      	bx	lr
	...

08003a2c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b086      	sub	sp, #24
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d101      	bne.n	8003a3e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	e267      	b.n	8003f0e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f003 0301 	and.w	r3, r3, #1
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d075      	beq.n	8003b36 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003a4a:	4b88      	ldr	r3, [pc, #544]	; (8003c6c <HAL_RCC_OscConfig+0x240>)
 8003a4c:	689b      	ldr	r3, [r3, #8]
 8003a4e:	f003 030c 	and.w	r3, r3, #12
 8003a52:	2b04      	cmp	r3, #4
 8003a54:	d00c      	beq.n	8003a70 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a56:	4b85      	ldr	r3, [pc, #532]	; (8003c6c <HAL_RCC_OscConfig+0x240>)
 8003a58:	689b      	ldr	r3, [r3, #8]
 8003a5a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003a5e:	2b08      	cmp	r3, #8
 8003a60:	d112      	bne.n	8003a88 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a62:	4b82      	ldr	r3, [pc, #520]	; (8003c6c <HAL_RCC_OscConfig+0x240>)
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a6a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003a6e:	d10b      	bne.n	8003a88 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a70:	4b7e      	ldr	r3, [pc, #504]	; (8003c6c <HAL_RCC_OscConfig+0x240>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d05b      	beq.n	8003b34 <HAL_RCC_OscConfig+0x108>
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d157      	bne.n	8003b34 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003a84:	2301      	movs	r3, #1
 8003a86:	e242      	b.n	8003f0e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a90:	d106      	bne.n	8003aa0 <HAL_RCC_OscConfig+0x74>
 8003a92:	4b76      	ldr	r3, [pc, #472]	; (8003c6c <HAL_RCC_OscConfig+0x240>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	4a75      	ldr	r2, [pc, #468]	; (8003c6c <HAL_RCC_OscConfig+0x240>)
 8003a98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a9c:	6013      	str	r3, [r2, #0]
 8003a9e:	e01d      	b.n	8003adc <HAL_RCC_OscConfig+0xb0>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	685b      	ldr	r3, [r3, #4]
 8003aa4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003aa8:	d10c      	bne.n	8003ac4 <HAL_RCC_OscConfig+0x98>
 8003aaa:	4b70      	ldr	r3, [pc, #448]	; (8003c6c <HAL_RCC_OscConfig+0x240>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a6f      	ldr	r2, [pc, #444]	; (8003c6c <HAL_RCC_OscConfig+0x240>)
 8003ab0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003ab4:	6013      	str	r3, [r2, #0]
 8003ab6:	4b6d      	ldr	r3, [pc, #436]	; (8003c6c <HAL_RCC_OscConfig+0x240>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	4a6c      	ldr	r2, [pc, #432]	; (8003c6c <HAL_RCC_OscConfig+0x240>)
 8003abc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ac0:	6013      	str	r3, [r2, #0]
 8003ac2:	e00b      	b.n	8003adc <HAL_RCC_OscConfig+0xb0>
 8003ac4:	4b69      	ldr	r3, [pc, #420]	; (8003c6c <HAL_RCC_OscConfig+0x240>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4a68      	ldr	r2, [pc, #416]	; (8003c6c <HAL_RCC_OscConfig+0x240>)
 8003aca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ace:	6013      	str	r3, [r2, #0]
 8003ad0:	4b66      	ldr	r3, [pc, #408]	; (8003c6c <HAL_RCC_OscConfig+0x240>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4a65      	ldr	r2, [pc, #404]	; (8003c6c <HAL_RCC_OscConfig+0x240>)
 8003ad6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003ada:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	685b      	ldr	r3, [r3, #4]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d013      	beq.n	8003b0c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ae4:	f7fe fb80 	bl	80021e8 <HAL_GetTick>
 8003ae8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003aea:	e008      	b.n	8003afe <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003aec:	f7fe fb7c 	bl	80021e8 <HAL_GetTick>
 8003af0:	4602      	mov	r2, r0
 8003af2:	693b      	ldr	r3, [r7, #16]
 8003af4:	1ad3      	subs	r3, r2, r3
 8003af6:	2b64      	cmp	r3, #100	; 0x64
 8003af8:	d901      	bls.n	8003afe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003afa:	2303      	movs	r3, #3
 8003afc:	e207      	b.n	8003f0e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003afe:	4b5b      	ldr	r3, [pc, #364]	; (8003c6c <HAL_RCC_OscConfig+0x240>)
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d0f0      	beq.n	8003aec <HAL_RCC_OscConfig+0xc0>
 8003b0a:	e014      	b.n	8003b36 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b0c:	f7fe fb6c 	bl	80021e8 <HAL_GetTick>
 8003b10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b12:	e008      	b.n	8003b26 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003b14:	f7fe fb68 	bl	80021e8 <HAL_GetTick>
 8003b18:	4602      	mov	r2, r0
 8003b1a:	693b      	ldr	r3, [r7, #16]
 8003b1c:	1ad3      	subs	r3, r2, r3
 8003b1e:	2b64      	cmp	r3, #100	; 0x64
 8003b20:	d901      	bls.n	8003b26 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003b22:	2303      	movs	r3, #3
 8003b24:	e1f3      	b.n	8003f0e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b26:	4b51      	ldr	r3, [pc, #324]	; (8003c6c <HAL_RCC_OscConfig+0x240>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d1f0      	bne.n	8003b14 <HAL_RCC_OscConfig+0xe8>
 8003b32:	e000      	b.n	8003b36 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b34:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f003 0302 	and.w	r3, r3, #2
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d063      	beq.n	8003c0a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003b42:	4b4a      	ldr	r3, [pc, #296]	; (8003c6c <HAL_RCC_OscConfig+0x240>)
 8003b44:	689b      	ldr	r3, [r3, #8]
 8003b46:	f003 030c 	and.w	r3, r3, #12
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d00b      	beq.n	8003b66 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b4e:	4b47      	ldr	r3, [pc, #284]	; (8003c6c <HAL_RCC_OscConfig+0x240>)
 8003b50:	689b      	ldr	r3, [r3, #8]
 8003b52:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003b56:	2b08      	cmp	r3, #8
 8003b58:	d11c      	bne.n	8003b94 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b5a:	4b44      	ldr	r3, [pc, #272]	; (8003c6c <HAL_RCC_OscConfig+0x240>)
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d116      	bne.n	8003b94 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b66:	4b41      	ldr	r3, [pc, #260]	; (8003c6c <HAL_RCC_OscConfig+0x240>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f003 0302 	and.w	r3, r3, #2
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d005      	beq.n	8003b7e <HAL_RCC_OscConfig+0x152>
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	68db      	ldr	r3, [r3, #12]
 8003b76:	2b01      	cmp	r3, #1
 8003b78:	d001      	beq.n	8003b7e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	e1c7      	b.n	8003f0e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b7e:	4b3b      	ldr	r3, [pc, #236]	; (8003c6c <HAL_RCC_OscConfig+0x240>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	691b      	ldr	r3, [r3, #16]
 8003b8a:	00db      	lsls	r3, r3, #3
 8003b8c:	4937      	ldr	r1, [pc, #220]	; (8003c6c <HAL_RCC_OscConfig+0x240>)
 8003b8e:	4313      	orrs	r3, r2
 8003b90:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b92:	e03a      	b.n	8003c0a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	68db      	ldr	r3, [r3, #12]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d020      	beq.n	8003bde <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b9c:	4b34      	ldr	r3, [pc, #208]	; (8003c70 <HAL_RCC_OscConfig+0x244>)
 8003b9e:	2201      	movs	r2, #1
 8003ba0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ba2:	f7fe fb21 	bl	80021e8 <HAL_GetTick>
 8003ba6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ba8:	e008      	b.n	8003bbc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003baa:	f7fe fb1d 	bl	80021e8 <HAL_GetTick>
 8003bae:	4602      	mov	r2, r0
 8003bb0:	693b      	ldr	r3, [r7, #16]
 8003bb2:	1ad3      	subs	r3, r2, r3
 8003bb4:	2b02      	cmp	r3, #2
 8003bb6:	d901      	bls.n	8003bbc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003bb8:	2303      	movs	r3, #3
 8003bba:	e1a8      	b.n	8003f0e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bbc:	4b2b      	ldr	r3, [pc, #172]	; (8003c6c <HAL_RCC_OscConfig+0x240>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f003 0302 	and.w	r3, r3, #2
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d0f0      	beq.n	8003baa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bc8:	4b28      	ldr	r3, [pc, #160]	; (8003c6c <HAL_RCC_OscConfig+0x240>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	691b      	ldr	r3, [r3, #16]
 8003bd4:	00db      	lsls	r3, r3, #3
 8003bd6:	4925      	ldr	r1, [pc, #148]	; (8003c6c <HAL_RCC_OscConfig+0x240>)
 8003bd8:	4313      	orrs	r3, r2
 8003bda:	600b      	str	r3, [r1, #0]
 8003bdc:	e015      	b.n	8003c0a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003bde:	4b24      	ldr	r3, [pc, #144]	; (8003c70 <HAL_RCC_OscConfig+0x244>)
 8003be0:	2200      	movs	r2, #0
 8003be2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003be4:	f7fe fb00 	bl	80021e8 <HAL_GetTick>
 8003be8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bea:	e008      	b.n	8003bfe <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003bec:	f7fe fafc 	bl	80021e8 <HAL_GetTick>
 8003bf0:	4602      	mov	r2, r0
 8003bf2:	693b      	ldr	r3, [r7, #16]
 8003bf4:	1ad3      	subs	r3, r2, r3
 8003bf6:	2b02      	cmp	r3, #2
 8003bf8:	d901      	bls.n	8003bfe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003bfa:	2303      	movs	r3, #3
 8003bfc:	e187      	b.n	8003f0e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bfe:	4b1b      	ldr	r3, [pc, #108]	; (8003c6c <HAL_RCC_OscConfig+0x240>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f003 0302 	and.w	r3, r3, #2
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d1f0      	bne.n	8003bec <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f003 0308 	and.w	r3, r3, #8
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d036      	beq.n	8003c84 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	695b      	ldr	r3, [r3, #20]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d016      	beq.n	8003c4c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c1e:	4b15      	ldr	r3, [pc, #84]	; (8003c74 <HAL_RCC_OscConfig+0x248>)
 8003c20:	2201      	movs	r2, #1
 8003c22:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c24:	f7fe fae0 	bl	80021e8 <HAL_GetTick>
 8003c28:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c2a:	e008      	b.n	8003c3e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c2c:	f7fe fadc 	bl	80021e8 <HAL_GetTick>
 8003c30:	4602      	mov	r2, r0
 8003c32:	693b      	ldr	r3, [r7, #16]
 8003c34:	1ad3      	subs	r3, r2, r3
 8003c36:	2b02      	cmp	r3, #2
 8003c38:	d901      	bls.n	8003c3e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003c3a:	2303      	movs	r3, #3
 8003c3c:	e167      	b.n	8003f0e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c3e:	4b0b      	ldr	r3, [pc, #44]	; (8003c6c <HAL_RCC_OscConfig+0x240>)
 8003c40:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c42:	f003 0302 	and.w	r3, r3, #2
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d0f0      	beq.n	8003c2c <HAL_RCC_OscConfig+0x200>
 8003c4a:	e01b      	b.n	8003c84 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c4c:	4b09      	ldr	r3, [pc, #36]	; (8003c74 <HAL_RCC_OscConfig+0x248>)
 8003c4e:	2200      	movs	r2, #0
 8003c50:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c52:	f7fe fac9 	bl	80021e8 <HAL_GetTick>
 8003c56:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c58:	e00e      	b.n	8003c78 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c5a:	f7fe fac5 	bl	80021e8 <HAL_GetTick>
 8003c5e:	4602      	mov	r2, r0
 8003c60:	693b      	ldr	r3, [r7, #16]
 8003c62:	1ad3      	subs	r3, r2, r3
 8003c64:	2b02      	cmp	r3, #2
 8003c66:	d907      	bls.n	8003c78 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003c68:	2303      	movs	r3, #3
 8003c6a:	e150      	b.n	8003f0e <HAL_RCC_OscConfig+0x4e2>
 8003c6c:	40023800 	.word	0x40023800
 8003c70:	42470000 	.word	0x42470000
 8003c74:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c78:	4b88      	ldr	r3, [pc, #544]	; (8003e9c <HAL_RCC_OscConfig+0x470>)
 8003c7a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c7c:	f003 0302 	and.w	r3, r3, #2
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d1ea      	bne.n	8003c5a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f003 0304 	and.w	r3, r3, #4
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	f000 8097 	beq.w	8003dc0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c92:	2300      	movs	r3, #0
 8003c94:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c96:	4b81      	ldr	r3, [pc, #516]	; (8003e9c <HAL_RCC_OscConfig+0x470>)
 8003c98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d10f      	bne.n	8003cc2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	60bb      	str	r3, [r7, #8]
 8003ca6:	4b7d      	ldr	r3, [pc, #500]	; (8003e9c <HAL_RCC_OscConfig+0x470>)
 8003ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003caa:	4a7c      	ldr	r2, [pc, #496]	; (8003e9c <HAL_RCC_OscConfig+0x470>)
 8003cac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003cb0:	6413      	str	r3, [r2, #64]	; 0x40
 8003cb2:	4b7a      	ldr	r3, [pc, #488]	; (8003e9c <HAL_RCC_OscConfig+0x470>)
 8003cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cba:	60bb      	str	r3, [r7, #8]
 8003cbc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cc2:	4b77      	ldr	r3, [pc, #476]	; (8003ea0 <HAL_RCC_OscConfig+0x474>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d118      	bne.n	8003d00 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003cce:	4b74      	ldr	r3, [pc, #464]	; (8003ea0 <HAL_RCC_OscConfig+0x474>)
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	4a73      	ldr	r2, [pc, #460]	; (8003ea0 <HAL_RCC_OscConfig+0x474>)
 8003cd4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003cd8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003cda:	f7fe fa85 	bl	80021e8 <HAL_GetTick>
 8003cde:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ce0:	e008      	b.n	8003cf4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ce2:	f7fe fa81 	bl	80021e8 <HAL_GetTick>
 8003ce6:	4602      	mov	r2, r0
 8003ce8:	693b      	ldr	r3, [r7, #16]
 8003cea:	1ad3      	subs	r3, r2, r3
 8003cec:	2b02      	cmp	r3, #2
 8003cee:	d901      	bls.n	8003cf4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003cf0:	2303      	movs	r3, #3
 8003cf2:	e10c      	b.n	8003f0e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cf4:	4b6a      	ldr	r3, [pc, #424]	; (8003ea0 <HAL_RCC_OscConfig+0x474>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d0f0      	beq.n	8003ce2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	689b      	ldr	r3, [r3, #8]
 8003d04:	2b01      	cmp	r3, #1
 8003d06:	d106      	bne.n	8003d16 <HAL_RCC_OscConfig+0x2ea>
 8003d08:	4b64      	ldr	r3, [pc, #400]	; (8003e9c <HAL_RCC_OscConfig+0x470>)
 8003d0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d0c:	4a63      	ldr	r2, [pc, #396]	; (8003e9c <HAL_RCC_OscConfig+0x470>)
 8003d0e:	f043 0301 	orr.w	r3, r3, #1
 8003d12:	6713      	str	r3, [r2, #112]	; 0x70
 8003d14:	e01c      	b.n	8003d50 <HAL_RCC_OscConfig+0x324>
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	689b      	ldr	r3, [r3, #8]
 8003d1a:	2b05      	cmp	r3, #5
 8003d1c:	d10c      	bne.n	8003d38 <HAL_RCC_OscConfig+0x30c>
 8003d1e:	4b5f      	ldr	r3, [pc, #380]	; (8003e9c <HAL_RCC_OscConfig+0x470>)
 8003d20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d22:	4a5e      	ldr	r2, [pc, #376]	; (8003e9c <HAL_RCC_OscConfig+0x470>)
 8003d24:	f043 0304 	orr.w	r3, r3, #4
 8003d28:	6713      	str	r3, [r2, #112]	; 0x70
 8003d2a:	4b5c      	ldr	r3, [pc, #368]	; (8003e9c <HAL_RCC_OscConfig+0x470>)
 8003d2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d2e:	4a5b      	ldr	r2, [pc, #364]	; (8003e9c <HAL_RCC_OscConfig+0x470>)
 8003d30:	f043 0301 	orr.w	r3, r3, #1
 8003d34:	6713      	str	r3, [r2, #112]	; 0x70
 8003d36:	e00b      	b.n	8003d50 <HAL_RCC_OscConfig+0x324>
 8003d38:	4b58      	ldr	r3, [pc, #352]	; (8003e9c <HAL_RCC_OscConfig+0x470>)
 8003d3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d3c:	4a57      	ldr	r2, [pc, #348]	; (8003e9c <HAL_RCC_OscConfig+0x470>)
 8003d3e:	f023 0301 	bic.w	r3, r3, #1
 8003d42:	6713      	str	r3, [r2, #112]	; 0x70
 8003d44:	4b55      	ldr	r3, [pc, #340]	; (8003e9c <HAL_RCC_OscConfig+0x470>)
 8003d46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d48:	4a54      	ldr	r2, [pc, #336]	; (8003e9c <HAL_RCC_OscConfig+0x470>)
 8003d4a:	f023 0304 	bic.w	r3, r3, #4
 8003d4e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	689b      	ldr	r3, [r3, #8]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d015      	beq.n	8003d84 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d58:	f7fe fa46 	bl	80021e8 <HAL_GetTick>
 8003d5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d5e:	e00a      	b.n	8003d76 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d60:	f7fe fa42 	bl	80021e8 <HAL_GetTick>
 8003d64:	4602      	mov	r2, r0
 8003d66:	693b      	ldr	r3, [r7, #16]
 8003d68:	1ad3      	subs	r3, r2, r3
 8003d6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d901      	bls.n	8003d76 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003d72:	2303      	movs	r3, #3
 8003d74:	e0cb      	b.n	8003f0e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d76:	4b49      	ldr	r3, [pc, #292]	; (8003e9c <HAL_RCC_OscConfig+0x470>)
 8003d78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d7a:	f003 0302 	and.w	r3, r3, #2
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d0ee      	beq.n	8003d60 <HAL_RCC_OscConfig+0x334>
 8003d82:	e014      	b.n	8003dae <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d84:	f7fe fa30 	bl	80021e8 <HAL_GetTick>
 8003d88:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d8a:	e00a      	b.n	8003da2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d8c:	f7fe fa2c 	bl	80021e8 <HAL_GetTick>
 8003d90:	4602      	mov	r2, r0
 8003d92:	693b      	ldr	r3, [r7, #16]
 8003d94:	1ad3      	subs	r3, r2, r3
 8003d96:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d901      	bls.n	8003da2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003d9e:	2303      	movs	r3, #3
 8003da0:	e0b5      	b.n	8003f0e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003da2:	4b3e      	ldr	r3, [pc, #248]	; (8003e9c <HAL_RCC_OscConfig+0x470>)
 8003da4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003da6:	f003 0302 	and.w	r3, r3, #2
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d1ee      	bne.n	8003d8c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003dae:	7dfb      	ldrb	r3, [r7, #23]
 8003db0:	2b01      	cmp	r3, #1
 8003db2:	d105      	bne.n	8003dc0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003db4:	4b39      	ldr	r3, [pc, #228]	; (8003e9c <HAL_RCC_OscConfig+0x470>)
 8003db6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003db8:	4a38      	ldr	r2, [pc, #224]	; (8003e9c <HAL_RCC_OscConfig+0x470>)
 8003dba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003dbe:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	699b      	ldr	r3, [r3, #24]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	f000 80a1 	beq.w	8003f0c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003dca:	4b34      	ldr	r3, [pc, #208]	; (8003e9c <HAL_RCC_OscConfig+0x470>)
 8003dcc:	689b      	ldr	r3, [r3, #8]
 8003dce:	f003 030c 	and.w	r3, r3, #12
 8003dd2:	2b08      	cmp	r3, #8
 8003dd4:	d05c      	beq.n	8003e90 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	699b      	ldr	r3, [r3, #24]
 8003dda:	2b02      	cmp	r3, #2
 8003ddc:	d141      	bne.n	8003e62 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dde:	4b31      	ldr	r3, [pc, #196]	; (8003ea4 <HAL_RCC_OscConfig+0x478>)
 8003de0:	2200      	movs	r2, #0
 8003de2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003de4:	f7fe fa00 	bl	80021e8 <HAL_GetTick>
 8003de8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dea:	e008      	b.n	8003dfe <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003dec:	f7fe f9fc 	bl	80021e8 <HAL_GetTick>
 8003df0:	4602      	mov	r2, r0
 8003df2:	693b      	ldr	r3, [r7, #16]
 8003df4:	1ad3      	subs	r3, r2, r3
 8003df6:	2b02      	cmp	r3, #2
 8003df8:	d901      	bls.n	8003dfe <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003dfa:	2303      	movs	r3, #3
 8003dfc:	e087      	b.n	8003f0e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dfe:	4b27      	ldr	r3, [pc, #156]	; (8003e9c <HAL_RCC_OscConfig+0x470>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d1f0      	bne.n	8003dec <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	69da      	ldr	r2, [r3, #28]
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6a1b      	ldr	r3, [r3, #32]
 8003e12:	431a      	orrs	r2, r3
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e18:	019b      	lsls	r3, r3, #6
 8003e1a:	431a      	orrs	r2, r3
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e20:	085b      	lsrs	r3, r3, #1
 8003e22:	3b01      	subs	r3, #1
 8003e24:	041b      	lsls	r3, r3, #16
 8003e26:	431a      	orrs	r2, r3
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e2c:	061b      	lsls	r3, r3, #24
 8003e2e:	491b      	ldr	r1, [pc, #108]	; (8003e9c <HAL_RCC_OscConfig+0x470>)
 8003e30:	4313      	orrs	r3, r2
 8003e32:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e34:	4b1b      	ldr	r3, [pc, #108]	; (8003ea4 <HAL_RCC_OscConfig+0x478>)
 8003e36:	2201      	movs	r2, #1
 8003e38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e3a:	f7fe f9d5 	bl	80021e8 <HAL_GetTick>
 8003e3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e40:	e008      	b.n	8003e54 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e42:	f7fe f9d1 	bl	80021e8 <HAL_GetTick>
 8003e46:	4602      	mov	r2, r0
 8003e48:	693b      	ldr	r3, [r7, #16]
 8003e4a:	1ad3      	subs	r3, r2, r3
 8003e4c:	2b02      	cmp	r3, #2
 8003e4e:	d901      	bls.n	8003e54 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003e50:	2303      	movs	r3, #3
 8003e52:	e05c      	b.n	8003f0e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e54:	4b11      	ldr	r3, [pc, #68]	; (8003e9c <HAL_RCC_OscConfig+0x470>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d0f0      	beq.n	8003e42 <HAL_RCC_OscConfig+0x416>
 8003e60:	e054      	b.n	8003f0c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e62:	4b10      	ldr	r3, [pc, #64]	; (8003ea4 <HAL_RCC_OscConfig+0x478>)
 8003e64:	2200      	movs	r2, #0
 8003e66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e68:	f7fe f9be 	bl	80021e8 <HAL_GetTick>
 8003e6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e6e:	e008      	b.n	8003e82 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e70:	f7fe f9ba 	bl	80021e8 <HAL_GetTick>
 8003e74:	4602      	mov	r2, r0
 8003e76:	693b      	ldr	r3, [r7, #16]
 8003e78:	1ad3      	subs	r3, r2, r3
 8003e7a:	2b02      	cmp	r3, #2
 8003e7c:	d901      	bls.n	8003e82 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003e7e:	2303      	movs	r3, #3
 8003e80:	e045      	b.n	8003f0e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e82:	4b06      	ldr	r3, [pc, #24]	; (8003e9c <HAL_RCC_OscConfig+0x470>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d1f0      	bne.n	8003e70 <HAL_RCC_OscConfig+0x444>
 8003e8e:	e03d      	b.n	8003f0c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	699b      	ldr	r3, [r3, #24]
 8003e94:	2b01      	cmp	r3, #1
 8003e96:	d107      	bne.n	8003ea8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003e98:	2301      	movs	r3, #1
 8003e9a:	e038      	b.n	8003f0e <HAL_RCC_OscConfig+0x4e2>
 8003e9c:	40023800 	.word	0x40023800
 8003ea0:	40007000 	.word	0x40007000
 8003ea4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003ea8:	4b1b      	ldr	r3, [pc, #108]	; (8003f18 <HAL_RCC_OscConfig+0x4ec>)
 8003eaa:	685b      	ldr	r3, [r3, #4]
 8003eac:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	699b      	ldr	r3, [r3, #24]
 8003eb2:	2b01      	cmp	r3, #1
 8003eb4:	d028      	beq.n	8003f08 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ec0:	429a      	cmp	r2, r3
 8003ec2:	d121      	bne.n	8003f08 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ece:	429a      	cmp	r2, r3
 8003ed0:	d11a      	bne.n	8003f08 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ed2:	68fa      	ldr	r2, [r7, #12]
 8003ed4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003ed8:	4013      	ands	r3, r2
 8003eda:	687a      	ldr	r2, [r7, #4]
 8003edc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003ede:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	d111      	bne.n	8003f08 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eee:	085b      	lsrs	r3, r3, #1
 8003ef0:	3b01      	subs	r3, #1
 8003ef2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ef4:	429a      	cmp	r2, r3
 8003ef6:	d107      	bne.n	8003f08 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f02:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003f04:	429a      	cmp	r2, r3
 8003f06:	d001      	beq.n	8003f0c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003f08:	2301      	movs	r3, #1
 8003f0a:	e000      	b.n	8003f0e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003f0c:	2300      	movs	r3, #0
}
 8003f0e:	4618      	mov	r0, r3
 8003f10:	3718      	adds	r7, #24
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bd80      	pop	{r7, pc}
 8003f16:	bf00      	nop
 8003f18:	40023800 	.word	0x40023800

08003f1c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b084      	sub	sp, #16
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
 8003f24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d101      	bne.n	8003f30 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	e0cc      	b.n	80040ca <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003f30:	4b68      	ldr	r3, [pc, #416]	; (80040d4 <HAL_RCC_ClockConfig+0x1b8>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f003 0307 	and.w	r3, r3, #7
 8003f38:	683a      	ldr	r2, [r7, #0]
 8003f3a:	429a      	cmp	r2, r3
 8003f3c:	d90c      	bls.n	8003f58 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f3e:	4b65      	ldr	r3, [pc, #404]	; (80040d4 <HAL_RCC_ClockConfig+0x1b8>)
 8003f40:	683a      	ldr	r2, [r7, #0]
 8003f42:	b2d2      	uxtb	r2, r2
 8003f44:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f46:	4b63      	ldr	r3, [pc, #396]	; (80040d4 <HAL_RCC_ClockConfig+0x1b8>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f003 0307 	and.w	r3, r3, #7
 8003f4e:	683a      	ldr	r2, [r7, #0]
 8003f50:	429a      	cmp	r2, r3
 8003f52:	d001      	beq.n	8003f58 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003f54:	2301      	movs	r3, #1
 8003f56:	e0b8      	b.n	80040ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f003 0302 	and.w	r3, r3, #2
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d020      	beq.n	8003fa6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f003 0304 	and.w	r3, r3, #4
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d005      	beq.n	8003f7c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f70:	4b59      	ldr	r3, [pc, #356]	; (80040d8 <HAL_RCC_ClockConfig+0x1bc>)
 8003f72:	689b      	ldr	r3, [r3, #8]
 8003f74:	4a58      	ldr	r2, [pc, #352]	; (80040d8 <HAL_RCC_ClockConfig+0x1bc>)
 8003f76:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003f7a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f003 0308 	and.w	r3, r3, #8
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d005      	beq.n	8003f94 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003f88:	4b53      	ldr	r3, [pc, #332]	; (80040d8 <HAL_RCC_ClockConfig+0x1bc>)
 8003f8a:	689b      	ldr	r3, [r3, #8]
 8003f8c:	4a52      	ldr	r2, [pc, #328]	; (80040d8 <HAL_RCC_ClockConfig+0x1bc>)
 8003f8e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003f92:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f94:	4b50      	ldr	r3, [pc, #320]	; (80040d8 <HAL_RCC_ClockConfig+0x1bc>)
 8003f96:	689b      	ldr	r3, [r3, #8]
 8003f98:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	689b      	ldr	r3, [r3, #8]
 8003fa0:	494d      	ldr	r1, [pc, #308]	; (80040d8 <HAL_RCC_ClockConfig+0x1bc>)
 8003fa2:	4313      	orrs	r3, r2
 8003fa4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f003 0301 	and.w	r3, r3, #1
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d044      	beq.n	800403c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	685b      	ldr	r3, [r3, #4]
 8003fb6:	2b01      	cmp	r3, #1
 8003fb8:	d107      	bne.n	8003fca <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fba:	4b47      	ldr	r3, [pc, #284]	; (80040d8 <HAL_RCC_ClockConfig+0x1bc>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d119      	bne.n	8003ffa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fc6:	2301      	movs	r3, #1
 8003fc8:	e07f      	b.n	80040ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	2b02      	cmp	r3, #2
 8003fd0:	d003      	beq.n	8003fda <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003fd6:	2b03      	cmp	r3, #3
 8003fd8:	d107      	bne.n	8003fea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fda:	4b3f      	ldr	r3, [pc, #252]	; (80040d8 <HAL_RCC_ClockConfig+0x1bc>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d109      	bne.n	8003ffa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	e06f      	b.n	80040ca <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fea:	4b3b      	ldr	r3, [pc, #236]	; (80040d8 <HAL_RCC_ClockConfig+0x1bc>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f003 0302 	and.w	r3, r3, #2
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d101      	bne.n	8003ffa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	e067      	b.n	80040ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ffa:	4b37      	ldr	r3, [pc, #220]	; (80040d8 <HAL_RCC_ClockConfig+0x1bc>)
 8003ffc:	689b      	ldr	r3, [r3, #8]
 8003ffe:	f023 0203 	bic.w	r2, r3, #3
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	4934      	ldr	r1, [pc, #208]	; (80040d8 <HAL_RCC_ClockConfig+0x1bc>)
 8004008:	4313      	orrs	r3, r2
 800400a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800400c:	f7fe f8ec 	bl	80021e8 <HAL_GetTick>
 8004010:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004012:	e00a      	b.n	800402a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004014:	f7fe f8e8 	bl	80021e8 <HAL_GetTick>
 8004018:	4602      	mov	r2, r0
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	1ad3      	subs	r3, r2, r3
 800401e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004022:	4293      	cmp	r3, r2
 8004024:	d901      	bls.n	800402a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004026:	2303      	movs	r3, #3
 8004028:	e04f      	b.n	80040ca <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800402a:	4b2b      	ldr	r3, [pc, #172]	; (80040d8 <HAL_RCC_ClockConfig+0x1bc>)
 800402c:	689b      	ldr	r3, [r3, #8]
 800402e:	f003 020c 	and.w	r2, r3, #12
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	009b      	lsls	r3, r3, #2
 8004038:	429a      	cmp	r2, r3
 800403a:	d1eb      	bne.n	8004014 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800403c:	4b25      	ldr	r3, [pc, #148]	; (80040d4 <HAL_RCC_ClockConfig+0x1b8>)
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f003 0307 	and.w	r3, r3, #7
 8004044:	683a      	ldr	r2, [r7, #0]
 8004046:	429a      	cmp	r2, r3
 8004048:	d20c      	bcs.n	8004064 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800404a:	4b22      	ldr	r3, [pc, #136]	; (80040d4 <HAL_RCC_ClockConfig+0x1b8>)
 800404c:	683a      	ldr	r2, [r7, #0]
 800404e:	b2d2      	uxtb	r2, r2
 8004050:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004052:	4b20      	ldr	r3, [pc, #128]	; (80040d4 <HAL_RCC_ClockConfig+0x1b8>)
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f003 0307 	and.w	r3, r3, #7
 800405a:	683a      	ldr	r2, [r7, #0]
 800405c:	429a      	cmp	r2, r3
 800405e:	d001      	beq.n	8004064 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004060:	2301      	movs	r3, #1
 8004062:	e032      	b.n	80040ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f003 0304 	and.w	r3, r3, #4
 800406c:	2b00      	cmp	r3, #0
 800406e:	d008      	beq.n	8004082 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004070:	4b19      	ldr	r3, [pc, #100]	; (80040d8 <HAL_RCC_ClockConfig+0x1bc>)
 8004072:	689b      	ldr	r3, [r3, #8]
 8004074:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	68db      	ldr	r3, [r3, #12]
 800407c:	4916      	ldr	r1, [pc, #88]	; (80040d8 <HAL_RCC_ClockConfig+0x1bc>)
 800407e:	4313      	orrs	r3, r2
 8004080:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f003 0308 	and.w	r3, r3, #8
 800408a:	2b00      	cmp	r3, #0
 800408c:	d009      	beq.n	80040a2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800408e:	4b12      	ldr	r3, [pc, #72]	; (80040d8 <HAL_RCC_ClockConfig+0x1bc>)
 8004090:	689b      	ldr	r3, [r3, #8]
 8004092:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	691b      	ldr	r3, [r3, #16]
 800409a:	00db      	lsls	r3, r3, #3
 800409c:	490e      	ldr	r1, [pc, #56]	; (80040d8 <HAL_RCC_ClockConfig+0x1bc>)
 800409e:	4313      	orrs	r3, r2
 80040a0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80040a2:	f000 f821 	bl	80040e8 <HAL_RCC_GetSysClockFreq>
 80040a6:	4602      	mov	r2, r0
 80040a8:	4b0b      	ldr	r3, [pc, #44]	; (80040d8 <HAL_RCC_ClockConfig+0x1bc>)
 80040aa:	689b      	ldr	r3, [r3, #8]
 80040ac:	091b      	lsrs	r3, r3, #4
 80040ae:	f003 030f 	and.w	r3, r3, #15
 80040b2:	490a      	ldr	r1, [pc, #40]	; (80040dc <HAL_RCC_ClockConfig+0x1c0>)
 80040b4:	5ccb      	ldrb	r3, [r1, r3]
 80040b6:	fa22 f303 	lsr.w	r3, r2, r3
 80040ba:	4a09      	ldr	r2, [pc, #36]	; (80040e0 <HAL_RCC_ClockConfig+0x1c4>)
 80040bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80040be:	4b09      	ldr	r3, [pc, #36]	; (80040e4 <HAL_RCC_ClockConfig+0x1c8>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	4618      	mov	r0, r3
 80040c4:	f7fc fd70 	bl	8000ba8 <HAL_InitTick>

  return HAL_OK;
 80040c8:	2300      	movs	r3, #0
}
 80040ca:	4618      	mov	r0, r3
 80040cc:	3710      	adds	r7, #16
 80040ce:	46bd      	mov	sp, r7
 80040d0:	bd80      	pop	{r7, pc}
 80040d2:	bf00      	nop
 80040d4:	40023c00 	.word	0x40023c00
 80040d8:	40023800 	.word	0x40023800
 80040dc:	08008d28 	.word	0x08008d28
 80040e0:	20000000 	.word	0x20000000
 80040e4:	20000004 	.word	0x20000004

080040e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80040ec:	b094      	sub	sp, #80	; 0x50
 80040ee:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80040f0:	2300      	movs	r3, #0
 80040f2:	647b      	str	r3, [r7, #68]	; 0x44
 80040f4:	2300      	movs	r3, #0
 80040f6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80040f8:	2300      	movs	r3, #0
 80040fa:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80040fc:	2300      	movs	r3, #0
 80040fe:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004100:	4b79      	ldr	r3, [pc, #484]	; (80042e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004102:	689b      	ldr	r3, [r3, #8]
 8004104:	f003 030c 	and.w	r3, r3, #12
 8004108:	2b08      	cmp	r3, #8
 800410a:	d00d      	beq.n	8004128 <HAL_RCC_GetSysClockFreq+0x40>
 800410c:	2b08      	cmp	r3, #8
 800410e:	f200 80e1 	bhi.w	80042d4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004112:	2b00      	cmp	r3, #0
 8004114:	d002      	beq.n	800411c <HAL_RCC_GetSysClockFreq+0x34>
 8004116:	2b04      	cmp	r3, #4
 8004118:	d003      	beq.n	8004122 <HAL_RCC_GetSysClockFreq+0x3a>
 800411a:	e0db      	b.n	80042d4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800411c:	4b73      	ldr	r3, [pc, #460]	; (80042ec <HAL_RCC_GetSysClockFreq+0x204>)
 800411e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004120:	e0db      	b.n	80042da <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004122:	4b73      	ldr	r3, [pc, #460]	; (80042f0 <HAL_RCC_GetSysClockFreq+0x208>)
 8004124:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004126:	e0d8      	b.n	80042da <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004128:	4b6f      	ldr	r3, [pc, #444]	; (80042e8 <HAL_RCC_GetSysClockFreq+0x200>)
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004130:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004132:	4b6d      	ldr	r3, [pc, #436]	; (80042e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800413a:	2b00      	cmp	r3, #0
 800413c:	d063      	beq.n	8004206 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800413e:	4b6a      	ldr	r3, [pc, #424]	; (80042e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	099b      	lsrs	r3, r3, #6
 8004144:	2200      	movs	r2, #0
 8004146:	63bb      	str	r3, [r7, #56]	; 0x38
 8004148:	63fa      	str	r2, [r7, #60]	; 0x3c
 800414a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800414c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004150:	633b      	str	r3, [r7, #48]	; 0x30
 8004152:	2300      	movs	r3, #0
 8004154:	637b      	str	r3, [r7, #52]	; 0x34
 8004156:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800415a:	4622      	mov	r2, r4
 800415c:	462b      	mov	r3, r5
 800415e:	f04f 0000 	mov.w	r0, #0
 8004162:	f04f 0100 	mov.w	r1, #0
 8004166:	0159      	lsls	r1, r3, #5
 8004168:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800416c:	0150      	lsls	r0, r2, #5
 800416e:	4602      	mov	r2, r0
 8004170:	460b      	mov	r3, r1
 8004172:	4621      	mov	r1, r4
 8004174:	1a51      	subs	r1, r2, r1
 8004176:	6139      	str	r1, [r7, #16]
 8004178:	4629      	mov	r1, r5
 800417a:	eb63 0301 	sbc.w	r3, r3, r1
 800417e:	617b      	str	r3, [r7, #20]
 8004180:	f04f 0200 	mov.w	r2, #0
 8004184:	f04f 0300 	mov.w	r3, #0
 8004188:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800418c:	4659      	mov	r1, fp
 800418e:	018b      	lsls	r3, r1, #6
 8004190:	4651      	mov	r1, sl
 8004192:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004196:	4651      	mov	r1, sl
 8004198:	018a      	lsls	r2, r1, #6
 800419a:	4651      	mov	r1, sl
 800419c:	ebb2 0801 	subs.w	r8, r2, r1
 80041a0:	4659      	mov	r1, fp
 80041a2:	eb63 0901 	sbc.w	r9, r3, r1
 80041a6:	f04f 0200 	mov.w	r2, #0
 80041aa:	f04f 0300 	mov.w	r3, #0
 80041ae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80041b2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80041b6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80041ba:	4690      	mov	r8, r2
 80041bc:	4699      	mov	r9, r3
 80041be:	4623      	mov	r3, r4
 80041c0:	eb18 0303 	adds.w	r3, r8, r3
 80041c4:	60bb      	str	r3, [r7, #8]
 80041c6:	462b      	mov	r3, r5
 80041c8:	eb49 0303 	adc.w	r3, r9, r3
 80041cc:	60fb      	str	r3, [r7, #12]
 80041ce:	f04f 0200 	mov.w	r2, #0
 80041d2:	f04f 0300 	mov.w	r3, #0
 80041d6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80041da:	4629      	mov	r1, r5
 80041dc:	024b      	lsls	r3, r1, #9
 80041de:	4621      	mov	r1, r4
 80041e0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80041e4:	4621      	mov	r1, r4
 80041e6:	024a      	lsls	r2, r1, #9
 80041e8:	4610      	mov	r0, r2
 80041ea:	4619      	mov	r1, r3
 80041ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80041ee:	2200      	movs	r2, #0
 80041f0:	62bb      	str	r3, [r7, #40]	; 0x28
 80041f2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80041f4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80041f8:	f7fb ffea 	bl	80001d0 <__aeabi_uldivmod>
 80041fc:	4602      	mov	r2, r0
 80041fe:	460b      	mov	r3, r1
 8004200:	4613      	mov	r3, r2
 8004202:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004204:	e058      	b.n	80042b8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004206:	4b38      	ldr	r3, [pc, #224]	; (80042e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004208:	685b      	ldr	r3, [r3, #4]
 800420a:	099b      	lsrs	r3, r3, #6
 800420c:	2200      	movs	r2, #0
 800420e:	4618      	mov	r0, r3
 8004210:	4611      	mov	r1, r2
 8004212:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004216:	623b      	str	r3, [r7, #32]
 8004218:	2300      	movs	r3, #0
 800421a:	627b      	str	r3, [r7, #36]	; 0x24
 800421c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004220:	4642      	mov	r2, r8
 8004222:	464b      	mov	r3, r9
 8004224:	f04f 0000 	mov.w	r0, #0
 8004228:	f04f 0100 	mov.w	r1, #0
 800422c:	0159      	lsls	r1, r3, #5
 800422e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004232:	0150      	lsls	r0, r2, #5
 8004234:	4602      	mov	r2, r0
 8004236:	460b      	mov	r3, r1
 8004238:	4641      	mov	r1, r8
 800423a:	ebb2 0a01 	subs.w	sl, r2, r1
 800423e:	4649      	mov	r1, r9
 8004240:	eb63 0b01 	sbc.w	fp, r3, r1
 8004244:	f04f 0200 	mov.w	r2, #0
 8004248:	f04f 0300 	mov.w	r3, #0
 800424c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004250:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004254:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004258:	ebb2 040a 	subs.w	r4, r2, sl
 800425c:	eb63 050b 	sbc.w	r5, r3, fp
 8004260:	f04f 0200 	mov.w	r2, #0
 8004264:	f04f 0300 	mov.w	r3, #0
 8004268:	00eb      	lsls	r3, r5, #3
 800426a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800426e:	00e2      	lsls	r2, r4, #3
 8004270:	4614      	mov	r4, r2
 8004272:	461d      	mov	r5, r3
 8004274:	4643      	mov	r3, r8
 8004276:	18e3      	adds	r3, r4, r3
 8004278:	603b      	str	r3, [r7, #0]
 800427a:	464b      	mov	r3, r9
 800427c:	eb45 0303 	adc.w	r3, r5, r3
 8004280:	607b      	str	r3, [r7, #4]
 8004282:	f04f 0200 	mov.w	r2, #0
 8004286:	f04f 0300 	mov.w	r3, #0
 800428a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800428e:	4629      	mov	r1, r5
 8004290:	028b      	lsls	r3, r1, #10
 8004292:	4621      	mov	r1, r4
 8004294:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004298:	4621      	mov	r1, r4
 800429a:	028a      	lsls	r2, r1, #10
 800429c:	4610      	mov	r0, r2
 800429e:	4619      	mov	r1, r3
 80042a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80042a2:	2200      	movs	r2, #0
 80042a4:	61bb      	str	r3, [r7, #24]
 80042a6:	61fa      	str	r2, [r7, #28]
 80042a8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80042ac:	f7fb ff90 	bl	80001d0 <__aeabi_uldivmod>
 80042b0:	4602      	mov	r2, r0
 80042b2:	460b      	mov	r3, r1
 80042b4:	4613      	mov	r3, r2
 80042b6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80042b8:	4b0b      	ldr	r3, [pc, #44]	; (80042e8 <HAL_RCC_GetSysClockFreq+0x200>)
 80042ba:	685b      	ldr	r3, [r3, #4]
 80042bc:	0c1b      	lsrs	r3, r3, #16
 80042be:	f003 0303 	and.w	r3, r3, #3
 80042c2:	3301      	adds	r3, #1
 80042c4:	005b      	lsls	r3, r3, #1
 80042c6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80042c8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80042ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80042cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80042d0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80042d2:	e002      	b.n	80042da <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80042d4:	4b05      	ldr	r3, [pc, #20]	; (80042ec <HAL_RCC_GetSysClockFreq+0x204>)
 80042d6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80042d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80042da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80042dc:	4618      	mov	r0, r3
 80042de:	3750      	adds	r7, #80	; 0x50
 80042e0:	46bd      	mov	sp, r7
 80042e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80042e6:	bf00      	nop
 80042e8:	40023800 	.word	0x40023800
 80042ec:	00f42400 	.word	0x00f42400
 80042f0:	007a1200 	.word	0x007a1200

080042f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042f4:	b480      	push	{r7}
 80042f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80042f8:	4b03      	ldr	r3, [pc, #12]	; (8004308 <HAL_RCC_GetHCLKFreq+0x14>)
 80042fa:	681b      	ldr	r3, [r3, #0]
}
 80042fc:	4618      	mov	r0, r3
 80042fe:	46bd      	mov	sp, r7
 8004300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004304:	4770      	bx	lr
 8004306:	bf00      	nop
 8004308:	20000000 	.word	0x20000000

0800430c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800430c:	b580      	push	{r7, lr}
 800430e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004310:	f7ff fff0 	bl	80042f4 <HAL_RCC_GetHCLKFreq>
 8004314:	4602      	mov	r2, r0
 8004316:	4b05      	ldr	r3, [pc, #20]	; (800432c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004318:	689b      	ldr	r3, [r3, #8]
 800431a:	0a9b      	lsrs	r3, r3, #10
 800431c:	f003 0307 	and.w	r3, r3, #7
 8004320:	4903      	ldr	r1, [pc, #12]	; (8004330 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004322:	5ccb      	ldrb	r3, [r1, r3]
 8004324:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004328:	4618      	mov	r0, r3
 800432a:	bd80      	pop	{r7, pc}
 800432c:	40023800 	.word	0x40023800
 8004330:	08008d38 	.word	0x08008d38

08004334 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004338:	f7ff ffdc 	bl	80042f4 <HAL_RCC_GetHCLKFreq>
 800433c:	4602      	mov	r2, r0
 800433e:	4b05      	ldr	r3, [pc, #20]	; (8004354 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004340:	689b      	ldr	r3, [r3, #8]
 8004342:	0b5b      	lsrs	r3, r3, #13
 8004344:	f003 0307 	and.w	r3, r3, #7
 8004348:	4903      	ldr	r1, [pc, #12]	; (8004358 <HAL_RCC_GetPCLK2Freq+0x24>)
 800434a:	5ccb      	ldrb	r3, [r1, r3]
 800434c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004350:	4618      	mov	r0, r3
 8004352:	bd80      	pop	{r7, pc}
 8004354:	40023800 	.word	0x40023800
 8004358:	08008d38 	.word	0x08008d38

0800435c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800435c:	b480      	push	{r7}
 800435e:	b083      	sub	sp, #12
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
 8004364:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	220f      	movs	r2, #15
 800436a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800436c:	4b12      	ldr	r3, [pc, #72]	; (80043b8 <HAL_RCC_GetClockConfig+0x5c>)
 800436e:	689b      	ldr	r3, [r3, #8]
 8004370:	f003 0203 	and.w	r2, r3, #3
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004378:	4b0f      	ldr	r3, [pc, #60]	; (80043b8 <HAL_RCC_GetClockConfig+0x5c>)
 800437a:	689b      	ldr	r3, [r3, #8]
 800437c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004384:	4b0c      	ldr	r3, [pc, #48]	; (80043b8 <HAL_RCC_GetClockConfig+0x5c>)
 8004386:	689b      	ldr	r3, [r3, #8]
 8004388:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004390:	4b09      	ldr	r3, [pc, #36]	; (80043b8 <HAL_RCC_GetClockConfig+0x5c>)
 8004392:	689b      	ldr	r3, [r3, #8]
 8004394:	08db      	lsrs	r3, r3, #3
 8004396:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800439e:	4b07      	ldr	r3, [pc, #28]	; (80043bc <HAL_RCC_GetClockConfig+0x60>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f003 0207 	and.w	r2, r3, #7
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	601a      	str	r2, [r3, #0]
}
 80043aa:	bf00      	nop
 80043ac:	370c      	adds	r7, #12
 80043ae:	46bd      	mov	sp, r7
 80043b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b4:	4770      	bx	lr
 80043b6:	bf00      	nop
 80043b8:	40023800 	.word	0x40023800
 80043bc:	40023c00 	.word	0x40023c00

080043c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b082      	sub	sp, #8
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d101      	bne.n	80043d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80043ce:	2301      	movs	r3, #1
 80043d0:	e041      	b.n	8004456 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043d8:	b2db      	uxtb	r3, r3
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d106      	bne.n	80043ec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	2200      	movs	r2, #0
 80043e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80043e6:	6878      	ldr	r0, [r7, #4]
 80043e8:	f000 f839 	bl	800445e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2202      	movs	r2, #2
 80043f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681a      	ldr	r2, [r3, #0]
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	3304      	adds	r3, #4
 80043fc:	4619      	mov	r1, r3
 80043fe:	4610      	mov	r0, r2
 8004400:	f000 fa7e 	bl	8004900 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2201      	movs	r2, #1
 8004408:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2201      	movs	r2, #1
 8004410:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2201      	movs	r2, #1
 8004418:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2201      	movs	r2, #1
 8004420:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2201      	movs	r2, #1
 8004428:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2201      	movs	r2, #1
 8004430:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2201      	movs	r2, #1
 8004438:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2201      	movs	r2, #1
 8004440:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2201      	movs	r2, #1
 8004448:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2201      	movs	r2, #1
 8004450:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004454:	2300      	movs	r3, #0
}
 8004456:	4618      	mov	r0, r3
 8004458:	3708      	adds	r7, #8
 800445a:	46bd      	mov	sp, r7
 800445c:	bd80      	pop	{r7, pc}

0800445e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800445e:	b480      	push	{r7}
 8004460:	b083      	sub	sp, #12
 8004462:	af00      	add	r7, sp, #0
 8004464:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004466:	bf00      	nop
 8004468:	370c      	adds	r7, #12
 800446a:	46bd      	mov	sp, r7
 800446c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004470:	4770      	bx	lr
	...

08004474 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004474:	b480      	push	{r7}
 8004476:	b085      	sub	sp, #20
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004482:	b2db      	uxtb	r3, r3
 8004484:	2b01      	cmp	r3, #1
 8004486:	d001      	beq.n	800448c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004488:	2301      	movs	r3, #1
 800448a:	e04e      	b.n	800452a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2202      	movs	r2, #2
 8004490:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	68da      	ldr	r2, [r3, #12]
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f042 0201 	orr.w	r2, r2, #1
 80044a2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	4a23      	ldr	r2, [pc, #140]	; (8004538 <HAL_TIM_Base_Start_IT+0xc4>)
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d022      	beq.n	80044f4 <HAL_TIM_Base_Start_IT+0x80>
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044b6:	d01d      	beq.n	80044f4 <HAL_TIM_Base_Start_IT+0x80>
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4a1f      	ldr	r2, [pc, #124]	; (800453c <HAL_TIM_Base_Start_IT+0xc8>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d018      	beq.n	80044f4 <HAL_TIM_Base_Start_IT+0x80>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	4a1e      	ldr	r2, [pc, #120]	; (8004540 <HAL_TIM_Base_Start_IT+0xcc>)
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d013      	beq.n	80044f4 <HAL_TIM_Base_Start_IT+0x80>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4a1c      	ldr	r2, [pc, #112]	; (8004544 <HAL_TIM_Base_Start_IT+0xd0>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d00e      	beq.n	80044f4 <HAL_TIM_Base_Start_IT+0x80>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4a1b      	ldr	r2, [pc, #108]	; (8004548 <HAL_TIM_Base_Start_IT+0xd4>)
 80044dc:	4293      	cmp	r3, r2
 80044de:	d009      	beq.n	80044f4 <HAL_TIM_Base_Start_IT+0x80>
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4a19      	ldr	r2, [pc, #100]	; (800454c <HAL_TIM_Base_Start_IT+0xd8>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d004      	beq.n	80044f4 <HAL_TIM_Base_Start_IT+0x80>
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	4a18      	ldr	r2, [pc, #96]	; (8004550 <HAL_TIM_Base_Start_IT+0xdc>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d111      	bne.n	8004518 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	689b      	ldr	r3, [r3, #8]
 80044fa:	f003 0307 	and.w	r3, r3, #7
 80044fe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	2b06      	cmp	r3, #6
 8004504:	d010      	beq.n	8004528 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	681a      	ldr	r2, [r3, #0]
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f042 0201 	orr.w	r2, r2, #1
 8004514:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004516:	e007      	b.n	8004528 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	681a      	ldr	r2, [r3, #0]
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f042 0201 	orr.w	r2, r2, #1
 8004526:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004528:	2300      	movs	r3, #0
}
 800452a:	4618      	mov	r0, r3
 800452c:	3714      	adds	r7, #20
 800452e:	46bd      	mov	sp, r7
 8004530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004534:	4770      	bx	lr
 8004536:	bf00      	nop
 8004538:	40010000 	.word	0x40010000
 800453c:	40000400 	.word	0x40000400
 8004540:	40000800 	.word	0x40000800
 8004544:	40000c00 	.word	0x40000c00
 8004548:	40010400 	.word	0x40010400
 800454c:	40014000 	.word	0x40014000
 8004550:	40001800 	.word	0x40001800

08004554 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	b086      	sub	sp, #24
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
 800455c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2b00      	cmp	r3, #0
 8004562:	d101      	bne.n	8004568 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004564:	2301      	movs	r3, #1
 8004566:	e097      	b.n	8004698 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800456e:	b2db      	uxtb	r3, r3
 8004570:	2b00      	cmp	r3, #0
 8004572:	d106      	bne.n	8004582 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2200      	movs	r2, #0
 8004578:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800457c:	6878      	ldr	r0, [r7, #4]
 800457e:	f7fc fc51 	bl	8000e24 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2202      	movs	r2, #2
 8004586:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	689b      	ldr	r3, [r3, #8]
 8004590:	687a      	ldr	r2, [r7, #4]
 8004592:	6812      	ldr	r2, [r2, #0]
 8004594:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004598:	f023 0307 	bic.w	r3, r3, #7
 800459c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681a      	ldr	r2, [r3, #0]
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	3304      	adds	r3, #4
 80045a6:	4619      	mov	r1, r3
 80045a8:	4610      	mov	r0, r2
 80045aa:	f000 f9a9 	bl	8004900 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	689b      	ldr	r3, [r3, #8]
 80045b4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	699b      	ldr	r3, [r3, #24]
 80045bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	6a1b      	ldr	r3, [r3, #32]
 80045c4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	697a      	ldr	r2, [r7, #20]
 80045cc:	4313      	orrs	r3, r2
 80045ce:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80045d0:	693b      	ldr	r3, [r7, #16]
 80045d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80045d6:	f023 0303 	bic.w	r3, r3, #3
 80045da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	689a      	ldr	r2, [r3, #8]
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	699b      	ldr	r3, [r3, #24]
 80045e4:	021b      	lsls	r3, r3, #8
 80045e6:	4313      	orrs	r3, r2
 80045e8:	693a      	ldr	r2, [r7, #16]
 80045ea:	4313      	orrs	r3, r2
 80045ec:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80045ee:	693b      	ldr	r3, [r7, #16]
 80045f0:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80045f4:	f023 030c 	bic.w	r3, r3, #12
 80045f8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80045fa:	693b      	ldr	r3, [r7, #16]
 80045fc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004600:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004604:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	68da      	ldr	r2, [r3, #12]
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	69db      	ldr	r3, [r3, #28]
 800460e:	021b      	lsls	r3, r3, #8
 8004610:	4313      	orrs	r3, r2
 8004612:	693a      	ldr	r2, [r7, #16]
 8004614:	4313      	orrs	r3, r2
 8004616:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	691b      	ldr	r3, [r3, #16]
 800461c:	011a      	lsls	r2, r3, #4
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	6a1b      	ldr	r3, [r3, #32]
 8004622:	031b      	lsls	r3, r3, #12
 8004624:	4313      	orrs	r3, r2
 8004626:	693a      	ldr	r2, [r7, #16]
 8004628:	4313      	orrs	r3, r2
 800462a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8004632:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800463a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	685a      	ldr	r2, [r3, #4]
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	695b      	ldr	r3, [r3, #20]
 8004644:	011b      	lsls	r3, r3, #4
 8004646:	4313      	orrs	r3, r2
 8004648:	68fa      	ldr	r2, [r7, #12]
 800464a:	4313      	orrs	r3, r2
 800464c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	697a      	ldr	r2, [r7, #20]
 8004654:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	693a      	ldr	r2, [r7, #16]
 800465c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	68fa      	ldr	r2, [r7, #12]
 8004664:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2201      	movs	r2, #1
 800466a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2201      	movs	r2, #1
 8004672:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2201      	movs	r2, #1
 800467a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2201      	movs	r2, #1
 8004682:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2201      	movs	r2, #1
 800468a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2201      	movs	r2, #1
 8004692:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004696:	2300      	movs	r3, #0
}
 8004698:	4618      	mov	r0, r3
 800469a:	3718      	adds	r7, #24
 800469c:	46bd      	mov	sp, r7
 800469e:	bd80      	pop	{r7, pc}

080046a0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b082      	sub	sp, #8
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	691b      	ldr	r3, [r3, #16]
 80046ae:	f003 0302 	and.w	r3, r3, #2
 80046b2:	2b02      	cmp	r3, #2
 80046b4:	d122      	bne.n	80046fc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	68db      	ldr	r3, [r3, #12]
 80046bc:	f003 0302 	and.w	r3, r3, #2
 80046c0:	2b02      	cmp	r3, #2
 80046c2:	d11b      	bne.n	80046fc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f06f 0202 	mvn.w	r2, #2
 80046cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2201      	movs	r2, #1
 80046d2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	699b      	ldr	r3, [r3, #24]
 80046da:	f003 0303 	and.w	r3, r3, #3
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d003      	beq.n	80046ea <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80046e2:	6878      	ldr	r0, [r7, #4]
 80046e4:	f000 f8ee 	bl	80048c4 <HAL_TIM_IC_CaptureCallback>
 80046e8:	e005      	b.n	80046f6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80046ea:	6878      	ldr	r0, [r7, #4]
 80046ec:	f000 f8e0 	bl	80048b0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046f0:	6878      	ldr	r0, [r7, #4]
 80046f2:	f000 f8f1 	bl	80048d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2200      	movs	r2, #0
 80046fa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	691b      	ldr	r3, [r3, #16]
 8004702:	f003 0304 	and.w	r3, r3, #4
 8004706:	2b04      	cmp	r3, #4
 8004708:	d122      	bne.n	8004750 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	68db      	ldr	r3, [r3, #12]
 8004710:	f003 0304 	and.w	r3, r3, #4
 8004714:	2b04      	cmp	r3, #4
 8004716:	d11b      	bne.n	8004750 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f06f 0204 	mvn.w	r2, #4
 8004720:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	2202      	movs	r2, #2
 8004726:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	699b      	ldr	r3, [r3, #24]
 800472e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004732:	2b00      	cmp	r3, #0
 8004734:	d003      	beq.n	800473e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004736:	6878      	ldr	r0, [r7, #4]
 8004738:	f000 f8c4 	bl	80048c4 <HAL_TIM_IC_CaptureCallback>
 800473c:	e005      	b.n	800474a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800473e:	6878      	ldr	r0, [r7, #4]
 8004740:	f000 f8b6 	bl	80048b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004744:	6878      	ldr	r0, [r7, #4]
 8004746:	f000 f8c7 	bl	80048d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	2200      	movs	r2, #0
 800474e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	691b      	ldr	r3, [r3, #16]
 8004756:	f003 0308 	and.w	r3, r3, #8
 800475a:	2b08      	cmp	r3, #8
 800475c:	d122      	bne.n	80047a4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	68db      	ldr	r3, [r3, #12]
 8004764:	f003 0308 	and.w	r3, r3, #8
 8004768:	2b08      	cmp	r3, #8
 800476a:	d11b      	bne.n	80047a4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f06f 0208 	mvn.w	r2, #8
 8004774:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2204      	movs	r2, #4
 800477a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	69db      	ldr	r3, [r3, #28]
 8004782:	f003 0303 	and.w	r3, r3, #3
 8004786:	2b00      	cmp	r3, #0
 8004788:	d003      	beq.n	8004792 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800478a:	6878      	ldr	r0, [r7, #4]
 800478c:	f000 f89a 	bl	80048c4 <HAL_TIM_IC_CaptureCallback>
 8004790:	e005      	b.n	800479e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004792:	6878      	ldr	r0, [r7, #4]
 8004794:	f000 f88c 	bl	80048b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004798:	6878      	ldr	r0, [r7, #4]
 800479a:	f000 f89d 	bl	80048d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2200      	movs	r2, #0
 80047a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	691b      	ldr	r3, [r3, #16]
 80047aa:	f003 0310 	and.w	r3, r3, #16
 80047ae:	2b10      	cmp	r3, #16
 80047b0:	d122      	bne.n	80047f8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	68db      	ldr	r3, [r3, #12]
 80047b8:	f003 0310 	and.w	r3, r3, #16
 80047bc:	2b10      	cmp	r3, #16
 80047be:	d11b      	bne.n	80047f8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f06f 0210 	mvn.w	r2, #16
 80047c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	2208      	movs	r2, #8
 80047ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	69db      	ldr	r3, [r3, #28]
 80047d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d003      	beq.n	80047e6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80047de:	6878      	ldr	r0, [r7, #4]
 80047e0:	f000 f870 	bl	80048c4 <HAL_TIM_IC_CaptureCallback>
 80047e4:	e005      	b.n	80047f2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047e6:	6878      	ldr	r0, [r7, #4]
 80047e8:	f000 f862 	bl	80048b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047ec:	6878      	ldr	r0, [r7, #4]
 80047ee:	f000 f873 	bl	80048d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2200      	movs	r2, #0
 80047f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	691b      	ldr	r3, [r3, #16]
 80047fe:	f003 0301 	and.w	r3, r3, #1
 8004802:	2b01      	cmp	r3, #1
 8004804:	d10e      	bne.n	8004824 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	68db      	ldr	r3, [r3, #12]
 800480c:	f003 0301 	and.w	r3, r3, #1
 8004810:	2b01      	cmp	r3, #1
 8004812:	d107      	bne.n	8004824 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f06f 0201 	mvn.w	r2, #1
 800481c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800481e:	6878      	ldr	r0, [r7, #4]
 8004820:	f7fc f97e 	bl	8000b20 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	691b      	ldr	r3, [r3, #16]
 800482a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800482e:	2b80      	cmp	r3, #128	; 0x80
 8004830:	d10e      	bne.n	8004850 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	68db      	ldr	r3, [r3, #12]
 8004838:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800483c:	2b80      	cmp	r3, #128	; 0x80
 800483e:	d107      	bne.n	8004850 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004848:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800484a:	6878      	ldr	r0, [r7, #4]
 800484c:	f000 f97e 	bl	8004b4c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	691b      	ldr	r3, [r3, #16]
 8004856:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800485a:	2b40      	cmp	r3, #64	; 0x40
 800485c:	d10e      	bne.n	800487c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	68db      	ldr	r3, [r3, #12]
 8004864:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004868:	2b40      	cmp	r3, #64	; 0x40
 800486a:	d107      	bne.n	800487c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004874:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004876:	6878      	ldr	r0, [r7, #4]
 8004878:	f000 f838 	bl	80048ec <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	691b      	ldr	r3, [r3, #16]
 8004882:	f003 0320 	and.w	r3, r3, #32
 8004886:	2b20      	cmp	r3, #32
 8004888:	d10e      	bne.n	80048a8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	68db      	ldr	r3, [r3, #12]
 8004890:	f003 0320 	and.w	r3, r3, #32
 8004894:	2b20      	cmp	r3, #32
 8004896:	d107      	bne.n	80048a8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f06f 0220 	mvn.w	r2, #32
 80048a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80048a2:	6878      	ldr	r0, [r7, #4]
 80048a4:	f000 f948 	bl	8004b38 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80048a8:	bf00      	nop
 80048aa:	3708      	adds	r7, #8
 80048ac:	46bd      	mov	sp, r7
 80048ae:	bd80      	pop	{r7, pc}

080048b0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80048b0:	b480      	push	{r7}
 80048b2:	b083      	sub	sp, #12
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80048b8:	bf00      	nop
 80048ba:	370c      	adds	r7, #12
 80048bc:	46bd      	mov	sp, r7
 80048be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c2:	4770      	bx	lr

080048c4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80048c4:	b480      	push	{r7}
 80048c6:	b083      	sub	sp, #12
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80048cc:	bf00      	nop
 80048ce:	370c      	adds	r7, #12
 80048d0:	46bd      	mov	sp, r7
 80048d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d6:	4770      	bx	lr

080048d8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80048d8:	b480      	push	{r7}
 80048da:	b083      	sub	sp, #12
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80048e0:	bf00      	nop
 80048e2:	370c      	adds	r7, #12
 80048e4:	46bd      	mov	sp, r7
 80048e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ea:	4770      	bx	lr

080048ec <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80048ec:	b480      	push	{r7}
 80048ee:	b083      	sub	sp, #12
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80048f4:	bf00      	nop
 80048f6:	370c      	adds	r7, #12
 80048f8:	46bd      	mov	sp, r7
 80048fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fe:	4770      	bx	lr

08004900 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004900:	b480      	push	{r7}
 8004902:	b085      	sub	sp, #20
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
 8004908:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	4a40      	ldr	r2, [pc, #256]	; (8004a14 <TIM_Base_SetConfig+0x114>)
 8004914:	4293      	cmp	r3, r2
 8004916:	d013      	beq.n	8004940 <TIM_Base_SetConfig+0x40>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800491e:	d00f      	beq.n	8004940 <TIM_Base_SetConfig+0x40>
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	4a3d      	ldr	r2, [pc, #244]	; (8004a18 <TIM_Base_SetConfig+0x118>)
 8004924:	4293      	cmp	r3, r2
 8004926:	d00b      	beq.n	8004940 <TIM_Base_SetConfig+0x40>
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	4a3c      	ldr	r2, [pc, #240]	; (8004a1c <TIM_Base_SetConfig+0x11c>)
 800492c:	4293      	cmp	r3, r2
 800492e:	d007      	beq.n	8004940 <TIM_Base_SetConfig+0x40>
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	4a3b      	ldr	r2, [pc, #236]	; (8004a20 <TIM_Base_SetConfig+0x120>)
 8004934:	4293      	cmp	r3, r2
 8004936:	d003      	beq.n	8004940 <TIM_Base_SetConfig+0x40>
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	4a3a      	ldr	r2, [pc, #232]	; (8004a24 <TIM_Base_SetConfig+0x124>)
 800493c:	4293      	cmp	r3, r2
 800493e:	d108      	bne.n	8004952 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004946:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	685b      	ldr	r3, [r3, #4]
 800494c:	68fa      	ldr	r2, [r7, #12]
 800494e:	4313      	orrs	r3, r2
 8004950:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	4a2f      	ldr	r2, [pc, #188]	; (8004a14 <TIM_Base_SetConfig+0x114>)
 8004956:	4293      	cmp	r3, r2
 8004958:	d02b      	beq.n	80049b2 <TIM_Base_SetConfig+0xb2>
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004960:	d027      	beq.n	80049b2 <TIM_Base_SetConfig+0xb2>
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	4a2c      	ldr	r2, [pc, #176]	; (8004a18 <TIM_Base_SetConfig+0x118>)
 8004966:	4293      	cmp	r3, r2
 8004968:	d023      	beq.n	80049b2 <TIM_Base_SetConfig+0xb2>
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	4a2b      	ldr	r2, [pc, #172]	; (8004a1c <TIM_Base_SetConfig+0x11c>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d01f      	beq.n	80049b2 <TIM_Base_SetConfig+0xb2>
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	4a2a      	ldr	r2, [pc, #168]	; (8004a20 <TIM_Base_SetConfig+0x120>)
 8004976:	4293      	cmp	r3, r2
 8004978:	d01b      	beq.n	80049b2 <TIM_Base_SetConfig+0xb2>
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	4a29      	ldr	r2, [pc, #164]	; (8004a24 <TIM_Base_SetConfig+0x124>)
 800497e:	4293      	cmp	r3, r2
 8004980:	d017      	beq.n	80049b2 <TIM_Base_SetConfig+0xb2>
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	4a28      	ldr	r2, [pc, #160]	; (8004a28 <TIM_Base_SetConfig+0x128>)
 8004986:	4293      	cmp	r3, r2
 8004988:	d013      	beq.n	80049b2 <TIM_Base_SetConfig+0xb2>
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	4a27      	ldr	r2, [pc, #156]	; (8004a2c <TIM_Base_SetConfig+0x12c>)
 800498e:	4293      	cmp	r3, r2
 8004990:	d00f      	beq.n	80049b2 <TIM_Base_SetConfig+0xb2>
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	4a26      	ldr	r2, [pc, #152]	; (8004a30 <TIM_Base_SetConfig+0x130>)
 8004996:	4293      	cmp	r3, r2
 8004998:	d00b      	beq.n	80049b2 <TIM_Base_SetConfig+0xb2>
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	4a25      	ldr	r2, [pc, #148]	; (8004a34 <TIM_Base_SetConfig+0x134>)
 800499e:	4293      	cmp	r3, r2
 80049a0:	d007      	beq.n	80049b2 <TIM_Base_SetConfig+0xb2>
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	4a24      	ldr	r2, [pc, #144]	; (8004a38 <TIM_Base_SetConfig+0x138>)
 80049a6:	4293      	cmp	r3, r2
 80049a8:	d003      	beq.n	80049b2 <TIM_Base_SetConfig+0xb2>
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	4a23      	ldr	r2, [pc, #140]	; (8004a3c <TIM_Base_SetConfig+0x13c>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d108      	bne.n	80049c4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80049b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	68db      	ldr	r3, [r3, #12]
 80049be:	68fa      	ldr	r2, [r7, #12]
 80049c0:	4313      	orrs	r3, r2
 80049c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	695b      	ldr	r3, [r3, #20]
 80049ce:	4313      	orrs	r3, r2
 80049d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	68fa      	ldr	r2, [r7, #12]
 80049d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	689a      	ldr	r2, [r3, #8]
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	681a      	ldr	r2, [r3, #0]
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	4a0a      	ldr	r2, [pc, #40]	; (8004a14 <TIM_Base_SetConfig+0x114>)
 80049ec:	4293      	cmp	r3, r2
 80049ee:	d003      	beq.n	80049f8 <TIM_Base_SetConfig+0xf8>
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	4a0c      	ldr	r2, [pc, #48]	; (8004a24 <TIM_Base_SetConfig+0x124>)
 80049f4:	4293      	cmp	r3, r2
 80049f6:	d103      	bne.n	8004a00 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	691a      	ldr	r2, [r3, #16]
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2201      	movs	r2, #1
 8004a04:	615a      	str	r2, [r3, #20]
}
 8004a06:	bf00      	nop
 8004a08:	3714      	adds	r7, #20
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a10:	4770      	bx	lr
 8004a12:	bf00      	nop
 8004a14:	40010000 	.word	0x40010000
 8004a18:	40000400 	.word	0x40000400
 8004a1c:	40000800 	.word	0x40000800
 8004a20:	40000c00 	.word	0x40000c00
 8004a24:	40010400 	.word	0x40010400
 8004a28:	40014000 	.word	0x40014000
 8004a2c:	40014400 	.word	0x40014400
 8004a30:	40014800 	.word	0x40014800
 8004a34:	40001800 	.word	0x40001800
 8004a38:	40001c00 	.word	0x40001c00
 8004a3c:	40002000 	.word	0x40002000

08004a40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004a40:	b480      	push	{r7}
 8004a42:	b085      	sub	sp, #20
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
 8004a48:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a50:	2b01      	cmp	r3, #1
 8004a52:	d101      	bne.n	8004a58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004a54:	2302      	movs	r3, #2
 8004a56:	e05a      	b.n	8004b0e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2202      	movs	r2, #2
 8004a64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	685b      	ldr	r3, [r3, #4]
 8004a6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	689b      	ldr	r3, [r3, #8]
 8004a76:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a7e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	68fa      	ldr	r2, [r7, #12]
 8004a86:	4313      	orrs	r3, r2
 8004a88:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	68fa      	ldr	r2, [r7, #12]
 8004a90:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	4a21      	ldr	r2, [pc, #132]	; (8004b1c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004a98:	4293      	cmp	r3, r2
 8004a9a:	d022      	beq.n	8004ae2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004aa4:	d01d      	beq.n	8004ae2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	4a1d      	ldr	r2, [pc, #116]	; (8004b20 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d018      	beq.n	8004ae2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	4a1b      	ldr	r2, [pc, #108]	; (8004b24 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d013      	beq.n	8004ae2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	4a1a      	ldr	r2, [pc, #104]	; (8004b28 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004ac0:	4293      	cmp	r3, r2
 8004ac2:	d00e      	beq.n	8004ae2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	4a18      	ldr	r2, [pc, #96]	; (8004b2c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004aca:	4293      	cmp	r3, r2
 8004acc:	d009      	beq.n	8004ae2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	4a17      	ldr	r2, [pc, #92]	; (8004b30 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004ad4:	4293      	cmp	r3, r2
 8004ad6:	d004      	beq.n	8004ae2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	4a15      	ldr	r2, [pc, #84]	; (8004b34 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d10c      	bne.n	8004afc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004ae2:	68bb      	ldr	r3, [r7, #8]
 8004ae4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004ae8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	685b      	ldr	r3, [r3, #4]
 8004aee:	68ba      	ldr	r2, [r7, #8]
 8004af0:	4313      	orrs	r3, r2
 8004af2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	68ba      	ldr	r2, [r7, #8]
 8004afa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2201      	movs	r2, #1
 8004b00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2200      	movs	r2, #0
 8004b08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004b0c:	2300      	movs	r3, #0
}
 8004b0e:	4618      	mov	r0, r3
 8004b10:	3714      	adds	r7, #20
 8004b12:	46bd      	mov	sp, r7
 8004b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b18:	4770      	bx	lr
 8004b1a:	bf00      	nop
 8004b1c:	40010000 	.word	0x40010000
 8004b20:	40000400 	.word	0x40000400
 8004b24:	40000800 	.word	0x40000800
 8004b28:	40000c00 	.word	0x40000c00
 8004b2c:	40010400 	.word	0x40010400
 8004b30:	40014000 	.word	0x40014000
 8004b34:	40001800 	.word	0x40001800

08004b38 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004b38:	b480      	push	{r7}
 8004b3a:	b083      	sub	sp, #12
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004b40:	bf00      	nop
 8004b42:	370c      	adds	r7, #12
 8004b44:	46bd      	mov	sp, r7
 8004b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4a:	4770      	bx	lr

08004b4c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004b4c:	b480      	push	{r7}
 8004b4e:	b083      	sub	sp, #12
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004b54:	bf00      	nop
 8004b56:	370c      	adds	r7, #12
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5e:	4770      	bx	lr

08004b60 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b082      	sub	sp, #8
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d101      	bne.n	8004b72 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004b6e:	2301      	movs	r3, #1
 8004b70:	e03f      	b.n	8004bf2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b78:	b2db      	uxtb	r3, r3
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d106      	bne.n	8004b8c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2200      	movs	r2, #0
 8004b82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004b86:	6878      	ldr	r0, [r7, #4]
 8004b88:	f7fc fa12 	bl	8000fb0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2224      	movs	r2, #36	; 0x24
 8004b90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	68da      	ldr	r2, [r3, #12]
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004ba2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004ba4:	6878      	ldr	r0, [r7, #4]
 8004ba6:	f000 ff9d 	bl	8005ae4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	691a      	ldr	r2, [r3, #16]
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004bb8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	695a      	ldr	r2, [r3, #20]
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004bc8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	68da      	ldr	r2, [r3, #12]
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004bd8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2200      	movs	r2, #0
 8004bde:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2220      	movs	r2, #32
 8004be4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2220      	movs	r2, #32
 8004bec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004bf0:	2300      	movs	r3, #0
}
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	3708      	adds	r7, #8
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	bd80      	pop	{r7, pc}

08004bfa <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004bfa:	b580      	push	{r7, lr}
 8004bfc:	b08a      	sub	sp, #40	; 0x28
 8004bfe:	af02      	add	r7, sp, #8
 8004c00:	60f8      	str	r0, [r7, #12]
 8004c02:	60b9      	str	r1, [r7, #8]
 8004c04:	603b      	str	r3, [r7, #0]
 8004c06:	4613      	mov	r3, r2
 8004c08:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c14:	b2db      	uxtb	r3, r3
 8004c16:	2b20      	cmp	r3, #32
 8004c18:	d17c      	bne.n	8004d14 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c1a:	68bb      	ldr	r3, [r7, #8]
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d002      	beq.n	8004c26 <HAL_UART_Transmit+0x2c>
 8004c20:	88fb      	ldrh	r3, [r7, #6]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d101      	bne.n	8004c2a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004c26:	2301      	movs	r3, #1
 8004c28:	e075      	b.n	8004d16 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c30:	2b01      	cmp	r3, #1
 8004c32:	d101      	bne.n	8004c38 <HAL_UART_Transmit+0x3e>
 8004c34:	2302      	movs	r3, #2
 8004c36:	e06e      	b.n	8004d16 <HAL_UART_Transmit+0x11c>
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	2201      	movs	r2, #1
 8004c3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	2200      	movs	r2, #0
 8004c44:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	2221      	movs	r2, #33	; 0x21
 8004c4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004c4e:	f7fd facb 	bl	80021e8 <HAL_GetTick>
 8004c52:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	88fa      	ldrh	r2, [r7, #6]
 8004c58:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	88fa      	ldrh	r2, [r7, #6]
 8004c5e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	689b      	ldr	r3, [r3, #8]
 8004c64:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c68:	d108      	bne.n	8004c7c <HAL_UART_Transmit+0x82>
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	691b      	ldr	r3, [r3, #16]
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d104      	bne.n	8004c7c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004c72:	2300      	movs	r3, #0
 8004c74:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004c76:	68bb      	ldr	r3, [r7, #8]
 8004c78:	61bb      	str	r3, [r7, #24]
 8004c7a:	e003      	b.n	8004c84 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004c7c:	68bb      	ldr	r3, [r7, #8]
 8004c7e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004c80:	2300      	movs	r3, #0
 8004c82:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	2200      	movs	r2, #0
 8004c88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004c8c:	e02a      	b.n	8004ce4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	9300      	str	r3, [sp, #0]
 8004c92:	697b      	ldr	r3, [r7, #20]
 8004c94:	2200      	movs	r2, #0
 8004c96:	2180      	movs	r1, #128	; 0x80
 8004c98:	68f8      	ldr	r0, [r7, #12]
 8004c9a:	f000 fc55 	bl	8005548 <UART_WaitOnFlagUntilTimeout>
 8004c9e:	4603      	mov	r3, r0
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d001      	beq.n	8004ca8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004ca4:	2303      	movs	r3, #3
 8004ca6:	e036      	b.n	8004d16 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004ca8:	69fb      	ldr	r3, [r7, #28]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d10b      	bne.n	8004cc6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004cae:	69bb      	ldr	r3, [r7, #24]
 8004cb0:	881b      	ldrh	r3, [r3, #0]
 8004cb2:	461a      	mov	r2, r3
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004cbc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004cbe:	69bb      	ldr	r3, [r7, #24]
 8004cc0:	3302      	adds	r3, #2
 8004cc2:	61bb      	str	r3, [r7, #24]
 8004cc4:	e007      	b.n	8004cd6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004cc6:	69fb      	ldr	r3, [r7, #28]
 8004cc8:	781a      	ldrb	r2, [r3, #0]
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004cd0:	69fb      	ldr	r3, [r7, #28]
 8004cd2:	3301      	adds	r3, #1
 8004cd4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004cda:	b29b      	uxth	r3, r3
 8004cdc:	3b01      	subs	r3, #1
 8004cde:	b29a      	uxth	r2, r3
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004ce8:	b29b      	uxth	r3, r3
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d1cf      	bne.n	8004c8e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	9300      	str	r3, [sp, #0]
 8004cf2:	697b      	ldr	r3, [r7, #20]
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	2140      	movs	r1, #64	; 0x40
 8004cf8:	68f8      	ldr	r0, [r7, #12]
 8004cfa:	f000 fc25 	bl	8005548 <UART_WaitOnFlagUntilTimeout>
 8004cfe:	4603      	mov	r3, r0
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d001      	beq.n	8004d08 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004d04:	2303      	movs	r3, #3
 8004d06:	e006      	b.n	8004d16 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	2220      	movs	r2, #32
 8004d0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004d10:	2300      	movs	r3, #0
 8004d12:	e000      	b.n	8004d16 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004d14:	2302      	movs	r3, #2
  }
}
 8004d16:	4618      	mov	r0, r3
 8004d18:	3720      	adds	r7, #32
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	bd80      	pop	{r7, pc}

08004d1e <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004d1e:	b580      	push	{r7, lr}
 8004d20:	b08c      	sub	sp, #48	; 0x30
 8004d22:	af00      	add	r7, sp, #0
 8004d24:	60f8      	str	r0, [r7, #12]
 8004d26:	60b9      	str	r1, [r7, #8]
 8004d28:	4613      	mov	r3, r2
 8004d2a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004d32:	b2db      	uxtb	r3, r3
 8004d34:	2b20      	cmp	r3, #32
 8004d36:	d152      	bne.n	8004dde <HAL_UARTEx_ReceiveToIdle_DMA+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d38:	68bb      	ldr	r3, [r7, #8]
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d002      	beq.n	8004d44 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8004d3e:	88fb      	ldrh	r3, [r7, #6]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d101      	bne.n	8004d48 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8004d44:	2301      	movs	r3, #1
 8004d46:	e04b      	b.n	8004de0 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
    }

    __HAL_LOCK(huart);
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d4e:	2b01      	cmp	r3, #1
 8004d50:	d101      	bne.n	8004d56 <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 8004d52:	2302      	movs	r3, #2
 8004d54:	e044      	b.n	8004de0 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	2201      	movs	r2, #1
 8004d5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	2201      	movs	r2, #1
 8004d62:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8004d64:	88fb      	ldrh	r3, [r7, #6]
 8004d66:	461a      	mov	r2, r3
 8004d68:	68b9      	ldr	r1, [r7, #8]
 8004d6a:	68f8      	ldr	r0, [r7, #12]
 8004d6c:	f000 fc5a 	bl	8005624 <UART_Start_Receive_DMA>
 8004d70:	4603      	mov	r3, r0
 8004d72:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8004d76:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d12c      	bne.n	8004dd8 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d82:	2b01      	cmp	r3, #1
 8004d84:	d125      	bne.n	8004dd2 <HAL_UARTEx_ReceiveToIdle_DMA+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004d86:	2300      	movs	r3, #0
 8004d88:	613b      	str	r3, [r7, #16]
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	613b      	str	r3, [r7, #16]
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	685b      	ldr	r3, [r3, #4]
 8004d98:	613b      	str	r3, [r7, #16]
 8004d9a:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	330c      	adds	r3, #12
 8004da2:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004da4:	69bb      	ldr	r3, [r7, #24]
 8004da6:	e853 3f00 	ldrex	r3, [r3]
 8004daa:	617b      	str	r3, [r7, #20]
   return(result);
 8004dac:	697b      	ldr	r3, [r7, #20]
 8004dae:	f043 0310 	orr.w	r3, r3, #16
 8004db2:	62bb      	str	r3, [r7, #40]	; 0x28
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	330c      	adds	r3, #12
 8004dba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004dbc:	627a      	str	r2, [r7, #36]	; 0x24
 8004dbe:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dc0:	6a39      	ldr	r1, [r7, #32]
 8004dc2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004dc4:	e841 2300 	strex	r3, r2, [r1]
 8004dc8:	61fb      	str	r3, [r7, #28]
   return(result);
 8004dca:	69fb      	ldr	r3, [r7, #28]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d1e5      	bne.n	8004d9c <HAL_UARTEx_ReceiveToIdle_DMA+0x7e>
 8004dd0:	e002      	b.n	8004dd8 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8004dd2:	2301      	movs	r3, #1
 8004dd4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8004dd8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004ddc:	e000      	b.n	8004de0 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
  }
  else
  {
    return HAL_BUSY;
 8004dde:	2302      	movs	r3, #2
  }
}
 8004de0:	4618      	mov	r0, r3
 8004de2:	3730      	adds	r7, #48	; 0x30
 8004de4:	46bd      	mov	sp, r7
 8004de6:	bd80      	pop	{r7, pc}

08004de8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b0ba      	sub	sp, #232	; 0xe8
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	68db      	ldr	r3, [r3, #12]
 8004e00:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	695b      	ldr	r3, [r3, #20]
 8004e0a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8004e0e:	2300      	movs	r3, #0
 8004e10:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004e14:	2300      	movs	r3, #0
 8004e16:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004e1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e1e:	f003 030f 	and.w	r3, r3, #15
 8004e22:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8004e26:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d10f      	bne.n	8004e4e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004e2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e32:	f003 0320 	and.w	r3, r3, #32
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d009      	beq.n	8004e4e <HAL_UART_IRQHandler+0x66>
 8004e3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004e3e:	f003 0320 	and.w	r3, r3, #32
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d003      	beq.n	8004e4e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004e46:	6878      	ldr	r0, [r7, #4]
 8004e48:	f000 fd91 	bl	800596e <UART_Receive_IT>
      return;
 8004e4c:	e256      	b.n	80052fc <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004e4e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	f000 80de 	beq.w	8005014 <HAL_UART_IRQHandler+0x22c>
 8004e58:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004e5c:	f003 0301 	and.w	r3, r3, #1
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d106      	bne.n	8004e72 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004e64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004e68:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	f000 80d1 	beq.w	8005014 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004e72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e76:	f003 0301 	and.w	r3, r3, #1
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d00b      	beq.n	8004e96 <HAL_UART_IRQHandler+0xae>
 8004e7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004e82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d005      	beq.n	8004e96 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e8e:	f043 0201 	orr.w	r2, r3, #1
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004e96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e9a:	f003 0304 	and.w	r3, r3, #4
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d00b      	beq.n	8004eba <HAL_UART_IRQHandler+0xd2>
 8004ea2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004ea6:	f003 0301 	and.w	r3, r3, #1
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d005      	beq.n	8004eba <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eb2:	f043 0202 	orr.w	r2, r3, #2
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004eba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004ebe:	f003 0302 	and.w	r3, r3, #2
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d00b      	beq.n	8004ede <HAL_UART_IRQHandler+0xf6>
 8004ec6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004eca:	f003 0301 	and.w	r3, r3, #1
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d005      	beq.n	8004ede <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ed6:	f043 0204 	orr.w	r2, r3, #4
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004ede:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004ee2:	f003 0308 	and.w	r3, r3, #8
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d011      	beq.n	8004f0e <HAL_UART_IRQHandler+0x126>
 8004eea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004eee:	f003 0320 	and.w	r3, r3, #32
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d105      	bne.n	8004f02 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004ef6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004efa:	f003 0301 	and.w	r3, r3, #1
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d005      	beq.n	8004f0e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f06:	f043 0208 	orr.w	r2, r3, #8
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	f000 81ed 	beq.w	80052f2 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004f18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f1c:	f003 0320 	and.w	r3, r3, #32
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d008      	beq.n	8004f36 <HAL_UART_IRQHandler+0x14e>
 8004f24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004f28:	f003 0320 	and.w	r3, r3, #32
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d002      	beq.n	8004f36 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004f30:	6878      	ldr	r0, [r7, #4]
 8004f32:	f000 fd1c 	bl	800596e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	695b      	ldr	r3, [r3, #20]
 8004f3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f40:	2b40      	cmp	r3, #64	; 0x40
 8004f42:	bf0c      	ite	eq
 8004f44:	2301      	moveq	r3, #1
 8004f46:	2300      	movne	r3, #0
 8004f48:	b2db      	uxtb	r3, r3
 8004f4a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f52:	f003 0308 	and.w	r3, r3, #8
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d103      	bne.n	8004f62 <HAL_UART_IRQHandler+0x17a>
 8004f5a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d04f      	beq.n	8005002 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004f62:	6878      	ldr	r0, [r7, #4]
 8004f64:	f000 fc24 	bl	80057b0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	695b      	ldr	r3, [r3, #20]
 8004f6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f72:	2b40      	cmp	r3, #64	; 0x40
 8004f74:	d141      	bne.n	8004ffa <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	3314      	adds	r3, #20
 8004f7c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f80:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004f84:	e853 3f00 	ldrex	r3, [r3]
 8004f88:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004f8c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004f90:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004f94:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	3314      	adds	r3, #20
 8004f9e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004fa2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004fa6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004faa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004fae:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004fb2:	e841 2300 	strex	r3, r2, [r1]
 8004fb6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004fba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d1d9      	bne.n	8004f76 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d013      	beq.n	8004ff2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fce:	4a7d      	ldr	r2, [pc, #500]	; (80051c4 <HAL_UART_IRQHandler+0x3dc>)
 8004fd0:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	f7fd fdb0 	bl	8002b3c <HAL_DMA_Abort_IT>
 8004fdc:	4603      	mov	r3, r0
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d016      	beq.n	8005010 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fe6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004fe8:	687a      	ldr	r2, [r7, #4]
 8004fea:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004fec:	4610      	mov	r0, r2
 8004fee:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ff0:	e00e      	b.n	8005010 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004ff2:	6878      	ldr	r0, [r7, #4]
 8004ff4:	f7fd f804 	bl	8002000 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ff8:	e00a      	b.n	8005010 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004ffa:	6878      	ldr	r0, [r7, #4]
 8004ffc:	f7fd f800 	bl	8002000 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005000:	e006      	b.n	8005010 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005002:	6878      	ldr	r0, [r7, #4]
 8005004:	f7fc fffc 	bl	8002000 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2200      	movs	r2, #0
 800500c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800500e:	e170      	b.n	80052f2 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005010:	bf00      	nop
    return;
 8005012:	e16e      	b.n	80052f2 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005018:	2b01      	cmp	r3, #1
 800501a:	f040 814a 	bne.w	80052b2 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800501e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005022:	f003 0310 	and.w	r3, r3, #16
 8005026:	2b00      	cmp	r3, #0
 8005028:	f000 8143 	beq.w	80052b2 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800502c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005030:	f003 0310 	and.w	r3, r3, #16
 8005034:	2b00      	cmp	r3, #0
 8005036:	f000 813c 	beq.w	80052b2 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800503a:	2300      	movs	r3, #0
 800503c:	60bb      	str	r3, [r7, #8]
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	60bb      	str	r3, [r7, #8]
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	685b      	ldr	r3, [r3, #4]
 800504c:	60bb      	str	r3, [r7, #8]
 800504e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	695b      	ldr	r3, [r3, #20]
 8005056:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800505a:	2b40      	cmp	r3, #64	; 0x40
 800505c:	f040 80b4 	bne.w	80051c8 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	685b      	ldr	r3, [r3, #4]
 8005068:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800506c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005070:	2b00      	cmp	r3, #0
 8005072:	f000 8140 	beq.w	80052f6 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800507a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800507e:	429a      	cmp	r2, r3
 8005080:	f080 8139 	bcs.w	80052f6 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800508a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005090:	69db      	ldr	r3, [r3, #28]
 8005092:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005096:	f000 8088 	beq.w	80051aa <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	330c      	adds	r3, #12
 80050a0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050a4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80050a8:	e853 3f00 	ldrex	r3, [r3]
 80050ac:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80050b0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80050b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80050b8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	330c      	adds	r3, #12
 80050c2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80050c6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80050ca:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050ce:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80050d2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80050d6:	e841 2300 	strex	r3, r2, [r1]
 80050da:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80050de:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d1d9      	bne.n	800509a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	3314      	adds	r3, #20
 80050ec:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050ee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80050f0:	e853 3f00 	ldrex	r3, [r3]
 80050f4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80050f6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80050f8:	f023 0301 	bic.w	r3, r3, #1
 80050fc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	3314      	adds	r3, #20
 8005106:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800510a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800510e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005110:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005112:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005116:	e841 2300 	strex	r3, r2, [r1]
 800511a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800511c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800511e:	2b00      	cmp	r3, #0
 8005120:	d1e1      	bne.n	80050e6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	3314      	adds	r3, #20
 8005128:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800512a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800512c:	e853 3f00 	ldrex	r3, [r3]
 8005130:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005132:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005134:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005138:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	3314      	adds	r3, #20
 8005142:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005146:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005148:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800514a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800514c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800514e:	e841 2300 	strex	r3, r2, [r1]
 8005152:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005154:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005156:	2b00      	cmp	r3, #0
 8005158:	d1e3      	bne.n	8005122 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2220      	movs	r2, #32
 800515e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2200      	movs	r2, #0
 8005166:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	330c      	adds	r3, #12
 800516e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005170:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005172:	e853 3f00 	ldrex	r3, [r3]
 8005176:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005178:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800517a:	f023 0310 	bic.w	r3, r3, #16
 800517e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	330c      	adds	r3, #12
 8005188:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800518c:	65ba      	str	r2, [r7, #88]	; 0x58
 800518e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005190:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005192:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005194:	e841 2300 	strex	r3, r2, [r1]
 8005198:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800519a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800519c:	2b00      	cmp	r3, #0
 800519e:	d1e3      	bne.n	8005168 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051a4:	4618      	mov	r0, r3
 80051a6:	f7fd fc59 	bl	8002a5c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80051b2:	b29b      	uxth	r3, r3
 80051b4:	1ad3      	subs	r3, r2, r3
 80051b6:	b29b      	uxth	r3, r3
 80051b8:	4619      	mov	r1, r3
 80051ba:	6878      	ldr	r0, [r7, #4]
 80051bc:	f7fc ffb4 	bl	8002128 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80051c0:	e099      	b.n	80052f6 <HAL_UART_IRQHandler+0x50e>
 80051c2:	bf00      	nop
 80051c4:	08005877 	.word	0x08005877
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80051d0:	b29b      	uxth	r3, r3
 80051d2:	1ad3      	subs	r3, r2, r3
 80051d4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80051dc:	b29b      	uxth	r3, r3
 80051de:	2b00      	cmp	r3, #0
 80051e0:	f000 808b 	beq.w	80052fa <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80051e4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	f000 8086 	beq.w	80052fa <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	330c      	adds	r3, #12
 80051f4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051f8:	e853 3f00 	ldrex	r3, [r3]
 80051fc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80051fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005200:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005204:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	330c      	adds	r3, #12
 800520e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005212:	647a      	str	r2, [r7, #68]	; 0x44
 8005214:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005216:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005218:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800521a:	e841 2300 	strex	r3, r2, [r1]
 800521e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005220:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005222:	2b00      	cmp	r3, #0
 8005224:	d1e3      	bne.n	80051ee <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	3314      	adds	r3, #20
 800522c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800522e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005230:	e853 3f00 	ldrex	r3, [r3]
 8005234:	623b      	str	r3, [r7, #32]
   return(result);
 8005236:	6a3b      	ldr	r3, [r7, #32]
 8005238:	f023 0301 	bic.w	r3, r3, #1
 800523c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	3314      	adds	r3, #20
 8005246:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800524a:	633a      	str	r2, [r7, #48]	; 0x30
 800524c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800524e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005250:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005252:	e841 2300 	strex	r3, r2, [r1]
 8005256:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005258:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800525a:	2b00      	cmp	r3, #0
 800525c:	d1e3      	bne.n	8005226 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	2220      	movs	r2, #32
 8005262:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	2200      	movs	r2, #0
 800526a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	330c      	adds	r3, #12
 8005272:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005274:	693b      	ldr	r3, [r7, #16]
 8005276:	e853 3f00 	ldrex	r3, [r3]
 800527a:	60fb      	str	r3, [r7, #12]
   return(result);
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	f023 0310 	bic.w	r3, r3, #16
 8005282:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	330c      	adds	r3, #12
 800528c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005290:	61fa      	str	r2, [r7, #28]
 8005292:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005294:	69b9      	ldr	r1, [r7, #24]
 8005296:	69fa      	ldr	r2, [r7, #28]
 8005298:	e841 2300 	strex	r3, r2, [r1]
 800529c:	617b      	str	r3, [r7, #20]
   return(result);
 800529e:	697b      	ldr	r3, [r7, #20]
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d1e3      	bne.n	800526c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80052a4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80052a8:	4619      	mov	r1, r3
 80052aa:	6878      	ldr	r0, [r7, #4]
 80052ac:	f7fc ff3c 	bl	8002128 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80052b0:	e023      	b.n	80052fa <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80052b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80052b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d009      	beq.n	80052d2 <HAL_UART_IRQHandler+0x4ea>
 80052be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80052c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d003      	beq.n	80052d2 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80052ca:	6878      	ldr	r0, [r7, #4]
 80052cc:	f000 fae7 	bl	800589e <UART_Transmit_IT>
    return;
 80052d0:	e014      	b.n	80052fc <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80052d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80052d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d00e      	beq.n	80052fc <HAL_UART_IRQHandler+0x514>
 80052de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80052e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d008      	beq.n	80052fc <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80052ea:	6878      	ldr	r0, [r7, #4]
 80052ec:	f000 fb27 	bl	800593e <UART_EndTransmit_IT>
    return;
 80052f0:	e004      	b.n	80052fc <HAL_UART_IRQHandler+0x514>
    return;
 80052f2:	bf00      	nop
 80052f4:	e002      	b.n	80052fc <HAL_UART_IRQHandler+0x514>
      return;
 80052f6:	bf00      	nop
 80052f8:	e000      	b.n	80052fc <HAL_UART_IRQHandler+0x514>
      return;
 80052fa:	bf00      	nop
  }
}
 80052fc:	37e8      	adds	r7, #232	; 0xe8
 80052fe:	46bd      	mov	sp, r7
 8005300:	bd80      	pop	{r7, pc}
 8005302:	bf00      	nop

08005304 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005304:	b480      	push	{r7}
 8005306:	b083      	sub	sp, #12
 8005308:	af00      	add	r7, sp, #0
 800530a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800530c:	bf00      	nop
 800530e:	370c      	adds	r7, #12
 8005310:	46bd      	mov	sp, r7
 8005312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005316:	4770      	bx	lr

08005318 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005318:	b480      	push	{r7}
 800531a:	b083      	sub	sp, #12
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005320:	bf00      	nop
 8005322:	370c      	adds	r7, #12
 8005324:	46bd      	mov	sp, r7
 8005326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532a:	4770      	bx	lr

0800532c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800532c:	b480      	push	{r7}
 800532e:	b083      	sub	sp, #12
 8005330:	af00      	add	r7, sp, #0
 8005332:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005334:	bf00      	nop
 8005336:	370c      	adds	r7, #12
 8005338:	46bd      	mov	sp, r7
 800533a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533e:	4770      	bx	lr

08005340 <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(UART_HandleTypeDef *huart)
{
 8005340:	b480      	push	{r7}
 8005342:	b083      	sub	sp, #12
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800534c:	4618      	mov	r0, r3
 800534e:	370c      	adds	r7, #12
 8005350:	46bd      	mov	sp, r7
 8005352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005356:	4770      	bx	lr

08005358 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005358:	b580      	push	{r7, lr}
 800535a:	b09c      	sub	sp, #112	; 0x70
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005364:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005370:	2b00      	cmp	r3, #0
 8005372:	d172      	bne.n	800545a <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8005374:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005376:	2200      	movs	r2, #0
 8005378:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800537a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	330c      	adds	r3, #12
 8005380:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005382:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005384:	e853 3f00 	ldrex	r3, [r3]
 8005388:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800538a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800538c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005390:	66bb      	str	r3, [r7, #104]	; 0x68
 8005392:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	330c      	adds	r3, #12
 8005398:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800539a:	65ba      	str	r2, [r7, #88]	; 0x58
 800539c:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800539e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80053a0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80053a2:	e841 2300 	strex	r3, r2, [r1]
 80053a6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80053a8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d1e5      	bne.n	800537a <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	3314      	adds	r3, #20
 80053b4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053b8:	e853 3f00 	ldrex	r3, [r3]
 80053bc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80053be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80053c0:	f023 0301 	bic.w	r3, r3, #1
 80053c4:	667b      	str	r3, [r7, #100]	; 0x64
 80053c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	3314      	adds	r3, #20
 80053cc:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80053ce:	647a      	str	r2, [r7, #68]	; 0x44
 80053d0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053d2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80053d4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80053d6:	e841 2300 	strex	r3, r2, [r1]
 80053da:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80053dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d1e5      	bne.n	80053ae <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80053e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	3314      	adds	r3, #20
 80053e8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ec:	e853 3f00 	ldrex	r3, [r3]
 80053f0:	623b      	str	r3, [r7, #32]
   return(result);
 80053f2:	6a3b      	ldr	r3, [r7, #32]
 80053f4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80053f8:	663b      	str	r3, [r7, #96]	; 0x60
 80053fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	3314      	adds	r3, #20
 8005400:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005402:	633a      	str	r2, [r7, #48]	; 0x30
 8005404:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005406:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005408:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800540a:	e841 2300 	strex	r3, r2, [r1]
 800540e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005410:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005412:	2b00      	cmp	r3, #0
 8005414:	d1e5      	bne.n	80053e2 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005416:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005418:	2220      	movs	r2, #32
 800541a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800541e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005422:	2b01      	cmp	r3, #1
 8005424:	d119      	bne.n	800545a <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005426:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	330c      	adds	r3, #12
 800542c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800542e:	693b      	ldr	r3, [r7, #16]
 8005430:	e853 3f00 	ldrex	r3, [r3]
 8005434:	60fb      	str	r3, [r7, #12]
   return(result);
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	f023 0310 	bic.w	r3, r3, #16
 800543c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800543e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	330c      	adds	r3, #12
 8005444:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005446:	61fa      	str	r2, [r7, #28]
 8005448:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800544a:	69b9      	ldr	r1, [r7, #24]
 800544c:	69fa      	ldr	r2, [r7, #28]
 800544e:	e841 2300 	strex	r3, r2, [r1]
 8005452:	617b      	str	r3, [r7, #20]
   return(result);
 8005454:	697b      	ldr	r3, [r7, #20]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d1e5      	bne.n	8005426 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800545a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800545c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800545e:	2b01      	cmp	r3, #1
 8005460:	d106      	bne.n	8005470 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005462:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005464:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005466:	4619      	mov	r1, r3
 8005468:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800546a:	f7fc fe5d 	bl	8002128 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800546e:	e002      	b.n	8005476 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8005470:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8005472:	f7ff ff51 	bl	8005318 <HAL_UART_RxCpltCallback>
}
 8005476:	bf00      	nop
 8005478:	3770      	adds	r7, #112	; 0x70
 800547a:	46bd      	mov	sp, r7
 800547c:	bd80      	pop	{r7, pc}

0800547e <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800547e:	b580      	push	{r7, lr}
 8005480:	b084      	sub	sp, #16
 8005482:	af00      	add	r7, sp, #0
 8005484:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800548a:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005490:	2b01      	cmp	r3, #1
 8005492:	d108      	bne.n	80054a6 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005498:	085b      	lsrs	r3, r3, #1
 800549a:	b29b      	uxth	r3, r3
 800549c:	4619      	mov	r1, r3
 800549e:	68f8      	ldr	r0, [r7, #12]
 80054a0:	f7fc fe42 	bl	8002128 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80054a4:	e002      	b.n	80054ac <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 80054a6:	68f8      	ldr	r0, [r7, #12]
 80054a8:	f7ff ff40 	bl	800532c <HAL_UART_RxHalfCpltCallback>
}
 80054ac:	bf00      	nop
 80054ae:	3710      	adds	r7, #16
 80054b0:	46bd      	mov	sp, r7
 80054b2:	bd80      	pop	{r7, pc}

080054b4 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b084      	sub	sp, #16
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80054bc:	2300      	movs	r3, #0
 80054be:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054c4:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80054c6:	68bb      	ldr	r3, [r7, #8]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	695b      	ldr	r3, [r3, #20]
 80054cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054d0:	2b80      	cmp	r3, #128	; 0x80
 80054d2:	bf0c      	ite	eq
 80054d4:	2301      	moveq	r3, #1
 80054d6:	2300      	movne	r3, #0
 80054d8:	b2db      	uxtb	r3, r3
 80054da:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80054dc:	68bb      	ldr	r3, [r7, #8]
 80054de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054e2:	b2db      	uxtb	r3, r3
 80054e4:	2b21      	cmp	r3, #33	; 0x21
 80054e6:	d108      	bne.n	80054fa <UART_DMAError+0x46>
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d005      	beq.n	80054fa <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80054ee:	68bb      	ldr	r3, [r7, #8]
 80054f0:	2200      	movs	r2, #0
 80054f2:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80054f4:	68b8      	ldr	r0, [r7, #8]
 80054f6:	f000 f933 	bl	8005760 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80054fa:	68bb      	ldr	r3, [r7, #8]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	695b      	ldr	r3, [r3, #20]
 8005500:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005504:	2b40      	cmp	r3, #64	; 0x40
 8005506:	bf0c      	ite	eq
 8005508:	2301      	moveq	r3, #1
 800550a:	2300      	movne	r3, #0
 800550c:	b2db      	uxtb	r3, r3
 800550e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005510:	68bb      	ldr	r3, [r7, #8]
 8005512:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005516:	b2db      	uxtb	r3, r3
 8005518:	2b22      	cmp	r3, #34	; 0x22
 800551a:	d108      	bne.n	800552e <UART_DMAError+0x7a>
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	2b00      	cmp	r3, #0
 8005520:	d005      	beq.n	800552e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005522:	68bb      	ldr	r3, [r7, #8]
 8005524:	2200      	movs	r2, #0
 8005526:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8005528:	68b8      	ldr	r0, [r7, #8]
 800552a:	f000 f941 	bl	80057b0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800552e:	68bb      	ldr	r3, [r7, #8]
 8005530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005532:	f043 0210 	orr.w	r2, r3, #16
 8005536:	68bb      	ldr	r3, [r7, #8]
 8005538:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800553a:	68b8      	ldr	r0, [r7, #8]
 800553c:	f7fc fd60 	bl	8002000 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005540:	bf00      	nop
 8005542:	3710      	adds	r7, #16
 8005544:	46bd      	mov	sp, r7
 8005546:	bd80      	pop	{r7, pc}

08005548 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005548:	b580      	push	{r7, lr}
 800554a:	b090      	sub	sp, #64	; 0x40
 800554c:	af00      	add	r7, sp, #0
 800554e:	60f8      	str	r0, [r7, #12]
 8005550:	60b9      	str	r1, [r7, #8]
 8005552:	603b      	str	r3, [r7, #0]
 8005554:	4613      	mov	r3, r2
 8005556:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005558:	e050      	b.n	80055fc <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800555a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800555c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005560:	d04c      	beq.n	80055fc <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005562:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005564:	2b00      	cmp	r3, #0
 8005566:	d007      	beq.n	8005578 <UART_WaitOnFlagUntilTimeout+0x30>
 8005568:	f7fc fe3e 	bl	80021e8 <HAL_GetTick>
 800556c:	4602      	mov	r2, r0
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	1ad3      	subs	r3, r2, r3
 8005572:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005574:	429a      	cmp	r2, r3
 8005576:	d241      	bcs.n	80055fc <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	330c      	adds	r3, #12
 800557e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005580:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005582:	e853 3f00 	ldrex	r3, [r3]
 8005586:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800558a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800558e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	330c      	adds	r3, #12
 8005596:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005598:	637a      	str	r2, [r7, #52]	; 0x34
 800559a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800559c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800559e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80055a0:	e841 2300 	strex	r3, r2, [r1]
 80055a4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80055a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d1e5      	bne.n	8005578 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	3314      	adds	r3, #20
 80055b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055b4:	697b      	ldr	r3, [r7, #20]
 80055b6:	e853 3f00 	ldrex	r3, [r3]
 80055ba:	613b      	str	r3, [r7, #16]
   return(result);
 80055bc:	693b      	ldr	r3, [r7, #16]
 80055be:	f023 0301 	bic.w	r3, r3, #1
 80055c2:	63bb      	str	r3, [r7, #56]	; 0x38
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	3314      	adds	r3, #20
 80055ca:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80055cc:	623a      	str	r2, [r7, #32]
 80055ce:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055d0:	69f9      	ldr	r1, [r7, #28]
 80055d2:	6a3a      	ldr	r2, [r7, #32]
 80055d4:	e841 2300 	strex	r3, r2, [r1]
 80055d8:	61bb      	str	r3, [r7, #24]
   return(result);
 80055da:	69bb      	ldr	r3, [r7, #24]
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d1e5      	bne.n	80055ac <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	2220      	movs	r2, #32
 80055e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	2220      	movs	r2, #32
 80055ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	2200      	movs	r2, #0
 80055f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80055f8:	2303      	movs	r3, #3
 80055fa:	e00f      	b.n	800561c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	681a      	ldr	r2, [r3, #0]
 8005602:	68bb      	ldr	r3, [r7, #8]
 8005604:	4013      	ands	r3, r2
 8005606:	68ba      	ldr	r2, [r7, #8]
 8005608:	429a      	cmp	r2, r3
 800560a:	bf0c      	ite	eq
 800560c:	2301      	moveq	r3, #1
 800560e:	2300      	movne	r3, #0
 8005610:	b2db      	uxtb	r3, r3
 8005612:	461a      	mov	r2, r3
 8005614:	79fb      	ldrb	r3, [r7, #7]
 8005616:	429a      	cmp	r2, r3
 8005618:	d09f      	beq.n	800555a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800561a:	2300      	movs	r3, #0
}
 800561c:	4618      	mov	r0, r3
 800561e:	3740      	adds	r7, #64	; 0x40
 8005620:	46bd      	mov	sp, r7
 8005622:	bd80      	pop	{r7, pc}

08005624 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005624:	b580      	push	{r7, lr}
 8005626:	b098      	sub	sp, #96	; 0x60
 8005628:	af00      	add	r7, sp, #0
 800562a:	60f8      	str	r0, [r7, #12]
 800562c:	60b9      	str	r1, [r7, #8]
 800562e:	4613      	mov	r3, r2
 8005630:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8005632:	68ba      	ldr	r2, [r7, #8]
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	88fa      	ldrh	r2, [r7, #6]
 800563c:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	2200      	movs	r2, #0
 8005642:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	2222      	movs	r2, #34	; 0x22
 8005648:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005650:	4a40      	ldr	r2, [pc, #256]	; (8005754 <UART_Start_Receive_DMA+0x130>)
 8005652:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005658:	4a3f      	ldr	r2, [pc, #252]	; (8005758 <UART_Start_Receive_DMA+0x134>)
 800565a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005660:	4a3e      	ldr	r2, [pc, #248]	; (800575c <UART_Start_Receive_DMA+0x138>)
 8005662:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005668:	2200      	movs	r2, #0
 800566a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800566c:	f107 0308 	add.w	r3, r7, #8
 8005670:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	3304      	adds	r3, #4
 800567c:	4619      	mov	r1, r3
 800567e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005680:	681a      	ldr	r2, [r3, #0]
 8005682:	88fb      	ldrh	r3, [r7, #6]
 8005684:	f7fd f992 	bl	80029ac <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8005688:	2300      	movs	r3, #0
 800568a:	613b      	str	r3, [r7, #16]
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	613b      	str	r3, [r7, #16]
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	685b      	ldr	r3, [r3, #4]
 800569a:	613b      	str	r3, [r7, #16]
 800569c:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	2200      	movs	r2, #0
 80056a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	691b      	ldr	r3, [r3, #16]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d019      	beq.n	80056e2 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	330c      	adds	r3, #12
 80056b4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80056b8:	e853 3f00 	ldrex	r3, [r3]
 80056bc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80056be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80056c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80056c4:	65bb      	str	r3, [r7, #88]	; 0x58
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	330c      	adds	r3, #12
 80056cc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80056ce:	64fa      	str	r2, [r7, #76]	; 0x4c
 80056d0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056d2:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80056d4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80056d6:	e841 2300 	strex	r3, r2, [r1]
 80056da:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80056dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d1e5      	bne.n	80056ae <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	3314      	adds	r3, #20
 80056e8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056ec:	e853 3f00 	ldrex	r3, [r3]
 80056f0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80056f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056f4:	f043 0301 	orr.w	r3, r3, #1
 80056f8:	657b      	str	r3, [r7, #84]	; 0x54
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	3314      	adds	r3, #20
 8005700:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005702:	63ba      	str	r2, [r7, #56]	; 0x38
 8005704:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005706:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005708:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800570a:	e841 2300 	strex	r3, r2, [r1]
 800570e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005710:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005712:	2b00      	cmp	r3, #0
 8005714:	d1e5      	bne.n	80056e2 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	3314      	adds	r3, #20
 800571c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800571e:	69bb      	ldr	r3, [r7, #24]
 8005720:	e853 3f00 	ldrex	r3, [r3]
 8005724:	617b      	str	r3, [r7, #20]
   return(result);
 8005726:	697b      	ldr	r3, [r7, #20]
 8005728:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800572c:	653b      	str	r3, [r7, #80]	; 0x50
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	3314      	adds	r3, #20
 8005734:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005736:	627a      	str	r2, [r7, #36]	; 0x24
 8005738:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800573a:	6a39      	ldr	r1, [r7, #32]
 800573c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800573e:	e841 2300 	strex	r3, r2, [r1]
 8005742:	61fb      	str	r3, [r7, #28]
   return(result);
 8005744:	69fb      	ldr	r3, [r7, #28]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d1e5      	bne.n	8005716 <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 800574a:	2300      	movs	r3, #0
}
 800574c:	4618      	mov	r0, r3
 800574e:	3760      	adds	r7, #96	; 0x60
 8005750:	46bd      	mov	sp, r7
 8005752:	bd80      	pop	{r7, pc}
 8005754:	08005359 	.word	0x08005359
 8005758:	0800547f 	.word	0x0800547f
 800575c:	080054b5 	.word	0x080054b5

08005760 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005760:	b480      	push	{r7}
 8005762:	b089      	sub	sp, #36	; 0x24
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	330c      	adds	r3, #12
 800576e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	e853 3f00 	ldrex	r3, [r3]
 8005776:	60bb      	str	r3, [r7, #8]
   return(result);
 8005778:	68bb      	ldr	r3, [r7, #8]
 800577a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800577e:	61fb      	str	r3, [r7, #28]
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	330c      	adds	r3, #12
 8005786:	69fa      	ldr	r2, [r7, #28]
 8005788:	61ba      	str	r2, [r7, #24]
 800578a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800578c:	6979      	ldr	r1, [r7, #20]
 800578e:	69ba      	ldr	r2, [r7, #24]
 8005790:	e841 2300 	strex	r3, r2, [r1]
 8005794:	613b      	str	r3, [r7, #16]
   return(result);
 8005796:	693b      	ldr	r3, [r7, #16]
 8005798:	2b00      	cmp	r3, #0
 800579a:	d1e5      	bne.n	8005768 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2220      	movs	r2, #32
 80057a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 80057a4:	bf00      	nop
 80057a6:	3724      	adds	r7, #36	; 0x24
 80057a8:	46bd      	mov	sp, r7
 80057aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ae:	4770      	bx	lr

080057b0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80057b0:	b480      	push	{r7}
 80057b2:	b095      	sub	sp, #84	; 0x54
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	330c      	adds	r3, #12
 80057be:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057c2:	e853 3f00 	ldrex	r3, [r3]
 80057c6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80057c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057ca:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80057ce:	64fb      	str	r3, [r7, #76]	; 0x4c
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	330c      	adds	r3, #12
 80057d6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80057d8:	643a      	str	r2, [r7, #64]	; 0x40
 80057da:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057dc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80057de:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80057e0:	e841 2300 	strex	r3, r2, [r1]
 80057e4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80057e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d1e5      	bne.n	80057b8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	3314      	adds	r3, #20
 80057f2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057f4:	6a3b      	ldr	r3, [r7, #32]
 80057f6:	e853 3f00 	ldrex	r3, [r3]
 80057fa:	61fb      	str	r3, [r7, #28]
   return(result);
 80057fc:	69fb      	ldr	r3, [r7, #28]
 80057fe:	f023 0301 	bic.w	r3, r3, #1
 8005802:	64bb      	str	r3, [r7, #72]	; 0x48
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	3314      	adds	r3, #20
 800580a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800580c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800580e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005810:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005812:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005814:	e841 2300 	strex	r3, r2, [r1]
 8005818:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800581a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800581c:	2b00      	cmp	r3, #0
 800581e:	d1e5      	bne.n	80057ec <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005824:	2b01      	cmp	r3, #1
 8005826:	d119      	bne.n	800585c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	330c      	adds	r3, #12
 800582e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	e853 3f00 	ldrex	r3, [r3]
 8005836:	60bb      	str	r3, [r7, #8]
   return(result);
 8005838:	68bb      	ldr	r3, [r7, #8]
 800583a:	f023 0310 	bic.w	r3, r3, #16
 800583e:	647b      	str	r3, [r7, #68]	; 0x44
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	330c      	adds	r3, #12
 8005846:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005848:	61ba      	str	r2, [r7, #24]
 800584a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800584c:	6979      	ldr	r1, [r7, #20]
 800584e:	69ba      	ldr	r2, [r7, #24]
 8005850:	e841 2300 	strex	r3, r2, [r1]
 8005854:	613b      	str	r3, [r7, #16]
   return(result);
 8005856:	693b      	ldr	r3, [r7, #16]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d1e5      	bne.n	8005828 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2220      	movs	r2, #32
 8005860:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2200      	movs	r2, #0
 8005868:	631a      	str	r2, [r3, #48]	; 0x30
}
 800586a:	bf00      	nop
 800586c:	3754      	adds	r7, #84	; 0x54
 800586e:	46bd      	mov	sp, r7
 8005870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005874:	4770      	bx	lr

08005876 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005876:	b580      	push	{r7, lr}
 8005878:	b084      	sub	sp, #16
 800587a:	af00      	add	r7, sp, #0
 800587c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005882:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	2200      	movs	r2, #0
 8005888:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	2200      	movs	r2, #0
 800588e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005890:	68f8      	ldr	r0, [r7, #12]
 8005892:	f7fc fbb5 	bl	8002000 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005896:	bf00      	nop
 8005898:	3710      	adds	r7, #16
 800589a:	46bd      	mov	sp, r7
 800589c:	bd80      	pop	{r7, pc}

0800589e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800589e:	b480      	push	{r7}
 80058a0:	b085      	sub	sp, #20
 80058a2:	af00      	add	r7, sp, #0
 80058a4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058ac:	b2db      	uxtb	r3, r3
 80058ae:	2b21      	cmp	r3, #33	; 0x21
 80058b0:	d13e      	bne.n	8005930 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	689b      	ldr	r3, [r3, #8]
 80058b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058ba:	d114      	bne.n	80058e6 <UART_Transmit_IT+0x48>
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	691b      	ldr	r3, [r3, #16]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d110      	bne.n	80058e6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	6a1b      	ldr	r3, [r3, #32]
 80058c8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	881b      	ldrh	r3, [r3, #0]
 80058ce:	461a      	mov	r2, r3
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80058d8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	6a1b      	ldr	r3, [r3, #32]
 80058de:	1c9a      	adds	r2, r3, #2
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	621a      	str	r2, [r3, #32]
 80058e4:	e008      	b.n	80058f8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6a1b      	ldr	r3, [r3, #32]
 80058ea:	1c59      	adds	r1, r3, #1
 80058ec:	687a      	ldr	r2, [r7, #4]
 80058ee:	6211      	str	r1, [r2, #32]
 80058f0:	781a      	ldrb	r2, [r3, #0]
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80058fc:	b29b      	uxth	r3, r3
 80058fe:	3b01      	subs	r3, #1
 8005900:	b29b      	uxth	r3, r3
 8005902:	687a      	ldr	r2, [r7, #4]
 8005904:	4619      	mov	r1, r3
 8005906:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005908:	2b00      	cmp	r3, #0
 800590a:	d10f      	bne.n	800592c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	68da      	ldr	r2, [r3, #12]
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800591a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	68da      	ldr	r2, [r3, #12]
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800592a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800592c:	2300      	movs	r3, #0
 800592e:	e000      	b.n	8005932 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005930:	2302      	movs	r3, #2
  }
}
 8005932:	4618      	mov	r0, r3
 8005934:	3714      	adds	r7, #20
 8005936:	46bd      	mov	sp, r7
 8005938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593c:	4770      	bx	lr

0800593e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800593e:	b580      	push	{r7, lr}
 8005940:	b082      	sub	sp, #8
 8005942:	af00      	add	r7, sp, #0
 8005944:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	68da      	ldr	r2, [r3, #12]
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005954:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	2220      	movs	r2, #32
 800595a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800595e:	6878      	ldr	r0, [r7, #4]
 8005960:	f7ff fcd0 	bl	8005304 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005964:	2300      	movs	r3, #0
}
 8005966:	4618      	mov	r0, r3
 8005968:	3708      	adds	r7, #8
 800596a:	46bd      	mov	sp, r7
 800596c:	bd80      	pop	{r7, pc}

0800596e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800596e:	b580      	push	{r7, lr}
 8005970:	b08c      	sub	sp, #48	; 0x30
 8005972:	af00      	add	r7, sp, #0
 8005974:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800597c:	b2db      	uxtb	r3, r3
 800597e:	2b22      	cmp	r3, #34	; 0x22
 8005980:	f040 80ab 	bne.w	8005ada <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	689b      	ldr	r3, [r3, #8]
 8005988:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800598c:	d117      	bne.n	80059be <UART_Receive_IT+0x50>
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	691b      	ldr	r3, [r3, #16]
 8005992:	2b00      	cmp	r3, #0
 8005994:	d113      	bne.n	80059be <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005996:	2300      	movs	r3, #0
 8005998:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800599e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	685b      	ldr	r3, [r3, #4]
 80059a6:	b29b      	uxth	r3, r3
 80059a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80059ac:	b29a      	uxth	r2, r3
 80059ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059b0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059b6:	1c9a      	adds	r2, r3, #2
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	629a      	str	r2, [r3, #40]	; 0x28
 80059bc:	e026      	b.n	8005a0c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059c2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80059c4:	2300      	movs	r3, #0
 80059c6:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	689b      	ldr	r3, [r3, #8]
 80059cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059d0:	d007      	beq.n	80059e2 <UART_Receive_IT+0x74>
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	689b      	ldr	r3, [r3, #8]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d10a      	bne.n	80059f0 <UART_Receive_IT+0x82>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	691b      	ldr	r3, [r3, #16]
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d106      	bne.n	80059f0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	685b      	ldr	r3, [r3, #4]
 80059e8:	b2da      	uxtb	r2, r3
 80059ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059ec:	701a      	strb	r2, [r3, #0]
 80059ee:	e008      	b.n	8005a02 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	685b      	ldr	r3, [r3, #4]
 80059f6:	b2db      	uxtb	r3, r3
 80059f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80059fc:	b2da      	uxtb	r2, r3
 80059fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a00:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a06:	1c5a      	adds	r2, r3, #1
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005a10:	b29b      	uxth	r3, r3
 8005a12:	3b01      	subs	r3, #1
 8005a14:	b29b      	uxth	r3, r3
 8005a16:	687a      	ldr	r2, [r7, #4]
 8005a18:	4619      	mov	r1, r3
 8005a1a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d15a      	bne.n	8005ad6 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	68da      	ldr	r2, [r3, #12]
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f022 0220 	bic.w	r2, r2, #32
 8005a2e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	68da      	ldr	r2, [r3, #12]
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005a3e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	695a      	ldr	r2, [r3, #20]
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f022 0201 	bic.w	r2, r2, #1
 8005a4e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2220      	movs	r2, #32
 8005a54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a5c:	2b01      	cmp	r3, #1
 8005a5e:	d135      	bne.n	8005acc <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2200      	movs	r2, #0
 8005a64:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	330c      	adds	r3, #12
 8005a6c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a6e:	697b      	ldr	r3, [r7, #20]
 8005a70:	e853 3f00 	ldrex	r3, [r3]
 8005a74:	613b      	str	r3, [r7, #16]
   return(result);
 8005a76:	693b      	ldr	r3, [r7, #16]
 8005a78:	f023 0310 	bic.w	r3, r3, #16
 8005a7c:	627b      	str	r3, [r7, #36]	; 0x24
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	330c      	adds	r3, #12
 8005a84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a86:	623a      	str	r2, [r7, #32]
 8005a88:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a8a:	69f9      	ldr	r1, [r7, #28]
 8005a8c:	6a3a      	ldr	r2, [r7, #32]
 8005a8e:	e841 2300 	strex	r3, r2, [r1]
 8005a92:	61bb      	str	r3, [r7, #24]
   return(result);
 8005a94:	69bb      	ldr	r3, [r7, #24]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d1e5      	bne.n	8005a66 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f003 0310 	and.w	r3, r3, #16
 8005aa4:	2b10      	cmp	r3, #16
 8005aa6:	d10a      	bne.n	8005abe <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005aa8:	2300      	movs	r3, #0
 8005aaa:	60fb      	str	r3, [r7, #12]
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	60fb      	str	r3, [r7, #12]
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	685b      	ldr	r3, [r3, #4]
 8005aba:	60fb      	str	r3, [r7, #12]
 8005abc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005ac2:	4619      	mov	r1, r3
 8005ac4:	6878      	ldr	r0, [r7, #4]
 8005ac6:	f7fc fb2f 	bl	8002128 <HAL_UARTEx_RxEventCallback>
 8005aca:	e002      	b.n	8005ad2 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005acc:	6878      	ldr	r0, [r7, #4]
 8005ace:	f7ff fc23 	bl	8005318 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	e002      	b.n	8005adc <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	e000      	b.n	8005adc <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8005ada:	2302      	movs	r3, #2
  }
}
 8005adc:	4618      	mov	r0, r3
 8005ade:	3730      	adds	r7, #48	; 0x30
 8005ae0:	46bd      	mov	sp, r7
 8005ae2:	bd80      	pop	{r7, pc}

08005ae4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005ae4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005ae8:	b0c0      	sub	sp, #256	; 0x100
 8005aea:	af00      	add	r7, sp, #0
 8005aec:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005af0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	691b      	ldr	r3, [r3, #16]
 8005af8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005afc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b00:	68d9      	ldr	r1, [r3, #12]
 8005b02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b06:	681a      	ldr	r2, [r3, #0]
 8005b08:	ea40 0301 	orr.w	r3, r0, r1
 8005b0c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005b0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b12:	689a      	ldr	r2, [r3, #8]
 8005b14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b18:	691b      	ldr	r3, [r3, #16]
 8005b1a:	431a      	orrs	r2, r3
 8005b1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b20:	695b      	ldr	r3, [r3, #20]
 8005b22:	431a      	orrs	r2, r3
 8005b24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b28:	69db      	ldr	r3, [r3, #28]
 8005b2a:	4313      	orrs	r3, r2
 8005b2c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005b30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	68db      	ldr	r3, [r3, #12]
 8005b38:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005b3c:	f021 010c 	bic.w	r1, r1, #12
 8005b40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b44:	681a      	ldr	r2, [r3, #0]
 8005b46:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005b4a:	430b      	orrs	r3, r1
 8005b4c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005b4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	695b      	ldr	r3, [r3, #20]
 8005b56:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005b5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b5e:	6999      	ldr	r1, [r3, #24]
 8005b60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b64:	681a      	ldr	r2, [r3, #0]
 8005b66:	ea40 0301 	orr.w	r3, r0, r1
 8005b6a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005b6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b70:	681a      	ldr	r2, [r3, #0]
 8005b72:	4b8f      	ldr	r3, [pc, #572]	; (8005db0 <UART_SetConfig+0x2cc>)
 8005b74:	429a      	cmp	r2, r3
 8005b76:	d005      	beq.n	8005b84 <UART_SetConfig+0xa0>
 8005b78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b7c:	681a      	ldr	r2, [r3, #0]
 8005b7e:	4b8d      	ldr	r3, [pc, #564]	; (8005db4 <UART_SetConfig+0x2d0>)
 8005b80:	429a      	cmp	r2, r3
 8005b82:	d104      	bne.n	8005b8e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005b84:	f7fe fbd6 	bl	8004334 <HAL_RCC_GetPCLK2Freq>
 8005b88:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005b8c:	e003      	b.n	8005b96 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005b8e:	f7fe fbbd 	bl	800430c <HAL_RCC_GetPCLK1Freq>
 8005b92:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005b96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b9a:	69db      	ldr	r3, [r3, #28]
 8005b9c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ba0:	f040 810c 	bne.w	8005dbc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005ba4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005ba8:	2200      	movs	r2, #0
 8005baa:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005bae:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005bb2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005bb6:	4622      	mov	r2, r4
 8005bb8:	462b      	mov	r3, r5
 8005bba:	1891      	adds	r1, r2, r2
 8005bbc:	65b9      	str	r1, [r7, #88]	; 0x58
 8005bbe:	415b      	adcs	r3, r3
 8005bc0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005bc2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005bc6:	4621      	mov	r1, r4
 8005bc8:	eb12 0801 	adds.w	r8, r2, r1
 8005bcc:	4629      	mov	r1, r5
 8005bce:	eb43 0901 	adc.w	r9, r3, r1
 8005bd2:	f04f 0200 	mov.w	r2, #0
 8005bd6:	f04f 0300 	mov.w	r3, #0
 8005bda:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005bde:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005be2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005be6:	4690      	mov	r8, r2
 8005be8:	4699      	mov	r9, r3
 8005bea:	4623      	mov	r3, r4
 8005bec:	eb18 0303 	adds.w	r3, r8, r3
 8005bf0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005bf4:	462b      	mov	r3, r5
 8005bf6:	eb49 0303 	adc.w	r3, r9, r3
 8005bfa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005bfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c02:	685b      	ldr	r3, [r3, #4]
 8005c04:	2200      	movs	r2, #0
 8005c06:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005c0a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005c0e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005c12:	460b      	mov	r3, r1
 8005c14:	18db      	adds	r3, r3, r3
 8005c16:	653b      	str	r3, [r7, #80]	; 0x50
 8005c18:	4613      	mov	r3, r2
 8005c1a:	eb42 0303 	adc.w	r3, r2, r3
 8005c1e:	657b      	str	r3, [r7, #84]	; 0x54
 8005c20:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005c24:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005c28:	f7fa fad2 	bl	80001d0 <__aeabi_uldivmod>
 8005c2c:	4602      	mov	r2, r0
 8005c2e:	460b      	mov	r3, r1
 8005c30:	4b61      	ldr	r3, [pc, #388]	; (8005db8 <UART_SetConfig+0x2d4>)
 8005c32:	fba3 2302 	umull	r2, r3, r3, r2
 8005c36:	095b      	lsrs	r3, r3, #5
 8005c38:	011c      	lsls	r4, r3, #4
 8005c3a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005c3e:	2200      	movs	r2, #0
 8005c40:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005c44:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005c48:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005c4c:	4642      	mov	r2, r8
 8005c4e:	464b      	mov	r3, r9
 8005c50:	1891      	adds	r1, r2, r2
 8005c52:	64b9      	str	r1, [r7, #72]	; 0x48
 8005c54:	415b      	adcs	r3, r3
 8005c56:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005c58:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005c5c:	4641      	mov	r1, r8
 8005c5e:	eb12 0a01 	adds.w	sl, r2, r1
 8005c62:	4649      	mov	r1, r9
 8005c64:	eb43 0b01 	adc.w	fp, r3, r1
 8005c68:	f04f 0200 	mov.w	r2, #0
 8005c6c:	f04f 0300 	mov.w	r3, #0
 8005c70:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005c74:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005c78:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005c7c:	4692      	mov	sl, r2
 8005c7e:	469b      	mov	fp, r3
 8005c80:	4643      	mov	r3, r8
 8005c82:	eb1a 0303 	adds.w	r3, sl, r3
 8005c86:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005c8a:	464b      	mov	r3, r9
 8005c8c:	eb4b 0303 	adc.w	r3, fp, r3
 8005c90:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005c94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c98:	685b      	ldr	r3, [r3, #4]
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005ca0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005ca4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005ca8:	460b      	mov	r3, r1
 8005caa:	18db      	adds	r3, r3, r3
 8005cac:	643b      	str	r3, [r7, #64]	; 0x40
 8005cae:	4613      	mov	r3, r2
 8005cb0:	eb42 0303 	adc.w	r3, r2, r3
 8005cb4:	647b      	str	r3, [r7, #68]	; 0x44
 8005cb6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005cba:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005cbe:	f7fa fa87 	bl	80001d0 <__aeabi_uldivmod>
 8005cc2:	4602      	mov	r2, r0
 8005cc4:	460b      	mov	r3, r1
 8005cc6:	4611      	mov	r1, r2
 8005cc8:	4b3b      	ldr	r3, [pc, #236]	; (8005db8 <UART_SetConfig+0x2d4>)
 8005cca:	fba3 2301 	umull	r2, r3, r3, r1
 8005cce:	095b      	lsrs	r3, r3, #5
 8005cd0:	2264      	movs	r2, #100	; 0x64
 8005cd2:	fb02 f303 	mul.w	r3, r2, r3
 8005cd6:	1acb      	subs	r3, r1, r3
 8005cd8:	00db      	lsls	r3, r3, #3
 8005cda:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005cde:	4b36      	ldr	r3, [pc, #216]	; (8005db8 <UART_SetConfig+0x2d4>)
 8005ce0:	fba3 2302 	umull	r2, r3, r3, r2
 8005ce4:	095b      	lsrs	r3, r3, #5
 8005ce6:	005b      	lsls	r3, r3, #1
 8005ce8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005cec:	441c      	add	r4, r3
 8005cee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005cf8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005cfc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005d00:	4642      	mov	r2, r8
 8005d02:	464b      	mov	r3, r9
 8005d04:	1891      	adds	r1, r2, r2
 8005d06:	63b9      	str	r1, [r7, #56]	; 0x38
 8005d08:	415b      	adcs	r3, r3
 8005d0a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005d0c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005d10:	4641      	mov	r1, r8
 8005d12:	1851      	adds	r1, r2, r1
 8005d14:	6339      	str	r1, [r7, #48]	; 0x30
 8005d16:	4649      	mov	r1, r9
 8005d18:	414b      	adcs	r3, r1
 8005d1a:	637b      	str	r3, [r7, #52]	; 0x34
 8005d1c:	f04f 0200 	mov.w	r2, #0
 8005d20:	f04f 0300 	mov.w	r3, #0
 8005d24:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005d28:	4659      	mov	r1, fp
 8005d2a:	00cb      	lsls	r3, r1, #3
 8005d2c:	4651      	mov	r1, sl
 8005d2e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005d32:	4651      	mov	r1, sl
 8005d34:	00ca      	lsls	r2, r1, #3
 8005d36:	4610      	mov	r0, r2
 8005d38:	4619      	mov	r1, r3
 8005d3a:	4603      	mov	r3, r0
 8005d3c:	4642      	mov	r2, r8
 8005d3e:	189b      	adds	r3, r3, r2
 8005d40:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005d44:	464b      	mov	r3, r9
 8005d46:	460a      	mov	r2, r1
 8005d48:	eb42 0303 	adc.w	r3, r2, r3
 8005d4c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005d50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d54:	685b      	ldr	r3, [r3, #4]
 8005d56:	2200      	movs	r2, #0
 8005d58:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005d5c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005d60:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005d64:	460b      	mov	r3, r1
 8005d66:	18db      	adds	r3, r3, r3
 8005d68:	62bb      	str	r3, [r7, #40]	; 0x28
 8005d6a:	4613      	mov	r3, r2
 8005d6c:	eb42 0303 	adc.w	r3, r2, r3
 8005d70:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005d72:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005d76:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005d7a:	f7fa fa29 	bl	80001d0 <__aeabi_uldivmod>
 8005d7e:	4602      	mov	r2, r0
 8005d80:	460b      	mov	r3, r1
 8005d82:	4b0d      	ldr	r3, [pc, #52]	; (8005db8 <UART_SetConfig+0x2d4>)
 8005d84:	fba3 1302 	umull	r1, r3, r3, r2
 8005d88:	095b      	lsrs	r3, r3, #5
 8005d8a:	2164      	movs	r1, #100	; 0x64
 8005d8c:	fb01 f303 	mul.w	r3, r1, r3
 8005d90:	1ad3      	subs	r3, r2, r3
 8005d92:	00db      	lsls	r3, r3, #3
 8005d94:	3332      	adds	r3, #50	; 0x32
 8005d96:	4a08      	ldr	r2, [pc, #32]	; (8005db8 <UART_SetConfig+0x2d4>)
 8005d98:	fba2 2303 	umull	r2, r3, r2, r3
 8005d9c:	095b      	lsrs	r3, r3, #5
 8005d9e:	f003 0207 	and.w	r2, r3, #7
 8005da2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	4422      	add	r2, r4
 8005daa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005dac:	e105      	b.n	8005fba <UART_SetConfig+0x4d6>
 8005dae:	bf00      	nop
 8005db0:	40011000 	.word	0x40011000
 8005db4:	40011400 	.word	0x40011400
 8005db8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005dbc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005dc6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005dca:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005dce:	4642      	mov	r2, r8
 8005dd0:	464b      	mov	r3, r9
 8005dd2:	1891      	adds	r1, r2, r2
 8005dd4:	6239      	str	r1, [r7, #32]
 8005dd6:	415b      	adcs	r3, r3
 8005dd8:	627b      	str	r3, [r7, #36]	; 0x24
 8005dda:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005dde:	4641      	mov	r1, r8
 8005de0:	1854      	adds	r4, r2, r1
 8005de2:	4649      	mov	r1, r9
 8005de4:	eb43 0501 	adc.w	r5, r3, r1
 8005de8:	f04f 0200 	mov.w	r2, #0
 8005dec:	f04f 0300 	mov.w	r3, #0
 8005df0:	00eb      	lsls	r3, r5, #3
 8005df2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005df6:	00e2      	lsls	r2, r4, #3
 8005df8:	4614      	mov	r4, r2
 8005dfa:	461d      	mov	r5, r3
 8005dfc:	4643      	mov	r3, r8
 8005dfe:	18e3      	adds	r3, r4, r3
 8005e00:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005e04:	464b      	mov	r3, r9
 8005e06:	eb45 0303 	adc.w	r3, r5, r3
 8005e0a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005e0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e12:	685b      	ldr	r3, [r3, #4]
 8005e14:	2200      	movs	r2, #0
 8005e16:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005e1a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005e1e:	f04f 0200 	mov.w	r2, #0
 8005e22:	f04f 0300 	mov.w	r3, #0
 8005e26:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005e2a:	4629      	mov	r1, r5
 8005e2c:	008b      	lsls	r3, r1, #2
 8005e2e:	4621      	mov	r1, r4
 8005e30:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005e34:	4621      	mov	r1, r4
 8005e36:	008a      	lsls	r2, r1, #2
 8005e38:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005e3c:	f7fa f9c8 	bl	80001d0 <__aeabi_uldivmod>
 8005e40:	4602      	mov	r2, r0
 8005e42:	460b      	mov	r3, r1
 8005e44:	4b60      	ldr	r3, [pc, #384]	; (8005fc8 <UART_SetConfig+0x4e4>)
 8005e46:	fba3 2302 	umull	r2, r3, r3, r2
 8005e4a:	095b      	lsrs	r3, r3, #5
 8005e4c:	011c      	lsls	r4, r3, #4
 8005e4e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005e52:	2200      	movs	r2, #0
 8005e54:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005e58:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005e5c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005e60:	4642      	mov	r2, r8
 8005e62:	464b      	mov	r3, r9
 8005e64:	1891      	adds	r1, r2, r2
 8005e66:	61b9      	str	r1, [r7, #24]
 8005e68:	415b      	adcs	r3, r3
 8005e6a:	61fb      	str	r3, [r7, #28]
 8005e6c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005e70:	4641      	mov	r1, r8
 8005e72:	1851      	adds	r1, r2, r1
 8005e74:	6139      	str	r1, [r7, #16]
 8005e76:	4649      	mov	r1, r9
 8005e78:	414b      	adcs	r3, r1
 8005e7a:	617b      	str	r3, [r7, #20]
 8005e7c:	f04f 0200 	mov.w	r2, #0
 8005e80:	f04f 0300 	mov.w	r3, #0
 8005e84:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005e88:	4659      	mov	r1, fp
 8005e8a:	00cb      	lsls	r3, r1, #3
 8005e8c:	4651      	mov	r1, sl
 8005e8e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005e92:	4651      	mov	r1, sl
 8005e94:	00ca      	lsls	r2, r1, #3
 8005e96:	4610      	mov	r0, r2
 8005e98:	4619      	mov	r1, r3
 8005e9a:	4603      	mov	r3, r0
 8005e9c:	4642      	mov	r2, r8
 8005e9e:	189b      	adds	r3, r3, r2
 8005ea0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005ea4:	464b      	mov	r3, r9
 8005ea6:	460a      	mov	r2, r1
 8005ea8:	eb42 0303 	adc.w	r3, r2, r3
 8005eac:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005eb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005eb4:	685b      	ldr	r3, [r3, #4]
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	67bb      	str	r3, [r7, #120]	; 0x78
 8005eba:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005ebc:	f04f 0200 	mov.w	r2, #0
 8005ec0:	f04f 0300 	mov.w	r3, #0
 8005ec4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005ec8:	4649      	mov	r1, r9
 8005eca:	008b      	lsls	r3, r1, #2
 8005ecc:	4641      	mov	r1, r8
 8005ece:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005ed2:	4641      	mov	r1, r8
 8005ed4:	008a      	lsls	r2, r1, #2
 8005ed6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005eda:	f7fa f979 	bl	80001d0 <__aeabi_uldivmod>
 8005ede:	4602      	mov	r2, r0
 8005ee0:	460b      	mov	r3, r1
 8005ee2:	4b39      	ldr	r3, [pc, #228]	; (8005fc8 <UART_SetConfig+0x4e4>)
 8005ee4:	fba3 1302 	umull	r1, r3, r3, r2
 8005ee8:	095b      	lsrs	r3, r3, #5
 8005eea:	2164      	movs	r1, #100	; 0x64
 8005eec:	fb01 f303 	mul.w	r3, r1, r3
 8005ef0:	1ad3      	subs	r3, r2, r3
 8005ef2:	011b      	lsls	r3, r3, #4
 8005ef4:	3332      	adds	r3, #50	; 0x32
 8005ef6:	4a34      	ldr	r2, [pc, #208]	; (8005fc8 <UART_SetConfig+0x4e4>)
 8005ef8:	fba2 2303 	umull	r2, r3, r2, r3
 8005efc:	095b      	lsrs	r3, r3, #5
 8005efe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005f02:	441c      	add	r4, r3
 8005f04:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005f08:	2200      	movs	r2, #0
 8005f0a:	673b      	str	r3, [r7, #112]	; 0x70
 8005f0c:	677a      	str	r2, [r7, #116]	; 0x74
 8005f0e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005f12:	4642      	mov	r2, r8
 8005f14:	464b      	mov	r3, r9
 8005f16:	1891      	adds	r1, r2, r2
 8005f18:	60b9      	str	r1, [r7, #8]
 8005f1a:	415b      	adcs	r3, r3
 8005f1c:	60fb      	str	r3, [r7, #12]
 8005f1e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005f22:	4641      	mov	r1, r8
 8005f24:	1851      	adds	r1, r2, r1
 8005f26:	6039      	str	r1, [r7, #0]
 8005f28:	4649      	mov	r1, r9
 8005f2a:	414b      	adcs	r3, r1
 8005f2c:	607b      	str	r3, [r7, #4]
 8005f2e:	f04f 0200 	mov.w	r2, #0
 8005f32:	f04f 0300 	mov.w	r3, #0
 8005f36:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005f3a:	4659      	mov	r1, fp
 8005f3c:	00cb      	lsls	r3, r1, #3
 8005f3e:	4651      	mov	r1, sl
 8005f40:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005f44:	4651      	mov	r1, sl
 8005f46:	00ca      	lsls	r2, r1, #3
 8005f48:	4610      	mov	r0, r2
 8005f4a:	4619      	mov	r1, r3
 8005f4c:	4603      	mov	r3, r0
 8005f4e:	4642      	mov	r2, r8
 8005f50:	189b      	adds	r3, r3, r2
 8005f52:	66bb      	str	r3, [r7, #104]	; 0x68
 8005f54:	464b      	mov	r3, r9
 8005f56:	460a      	mov	r2, r1
 8005f58:	eb42 0303 	adc.w	r3, r2, r3
 8005f5c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005f5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f62:	685b      	ldr	r3, [r3, #4]
 8005f64:	2200      	movs	r2, #0
 8005f66:	663b      	str	r3, [r7, #96]	; 0x60
 8005f68:	667a      	str	r2, [r7, #100]	; 0x64
 8005f6a:	f04f 0200 	mov.w	r2, #0
 8005f6e:	f04f 0300 	mov.w	r3, #0
 8005f72:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005f76:	4649      	mov	r1, r9
 8005f78:	008b      	lsls	r3, r1, #2
 8005f7a:	4641      	mov	r1, r8
 8005f7c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005f80:	4641      	mov	r1, r8
 8005f82:	008a      	lsls	r2, r1, #2
 8005f84:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005f88:	f7fa f922 	bl	80001d0 <__aeabi_uldivmod>
 8005f8c:	4602      	mov	r2, r0
 8005f8e:	460b      	mov	r3, r1
 8005f90:	4b0d      	ldr	r3, [pc, #52]	; (8005fc8 <UART_SetConfig+0x4e4>)
 8005f92:	fba3 1302 	umull	r1, r3, r3, r2
 8005f96:	095b      	lsrs	r3, r3, #5
 8005f98:	2164      	movs	r1, #100	; 0x64
 8005f9a:	fb01 f303 	mul.w	r3, r1, r3
 8005f9e:	1ad3      	subs	r3, r2, r3
 8005fa0:	011b      	lsls	r3, r3, #4
 8005fa2:	3332      	adds	r3, #50	; 0x32
 8005fa4:	4a08      	ldr	r2, [pc, #32]	; (8005fc8 <UART_SetConfig+0x4e4>)
 8005fa6:	fba2 2303 	umull	r2, r3, r2, r3
 8005faa:	095b      	lsrs	r3, r3, #5
 8005fac:	f003 020f 	and.w	r2, r3, #15
 8005fb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	4422      	add	r2, r4
 8005fb8:	609a      	str	r2, [r3, #8]
}
 8005fba:	bf00      	nop
 8005fbc:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005fc6:	bf00      	nop
 8005fc8:	51eb851f 	.word	0x51eb851f

08005fcc <__NVIC_SetPriority>:
{
 8005fcc:	b480      	push	{r7}
 8005fce:	b083      	sub	sp, #12
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	4603      	mov	r3, r0
 8005fd4:	6039      	str	r1, [r7, #0]
 8005fd6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005fd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	db0a      	blt.n	8005ff6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	b2da      	uxtb	r2, r3
 8005fe4:	490c      	ldr	r1, [pc, #48]	; (8006018 <__NVIC_SetPriority+0x4c>)
 8005fe6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005fea:	0112      	lsls	r2, r2, #4
 8005fec:	b2d2      	uxtb	r2, r2
 8005fee:	440b      	add	r3, r1
 8005ff0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005ff4:	e00a      	b.n	800600c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	b2da      	uxtb	r2, r3
 8005ffa:	4908      	ldr	r1, [pc, #32]	; (800601c <__NVIC_SetPriority+0x50>)
 8005ffc:	79fb      	ldrb	r3, [r7, #7]
 8005ffe:	f003 030f 	and.w	r3, r3, #15
 8006002:	3b04      	subs	r3, #4
 8006004:	0112      	lsls	r2, r2, #4
 8006006:	b2d2      	uxtb	r2, r2
 8006008:	440b      	add	r3, r1
 800600a:	761a      	strb	r2, [r3, #24]
}
 800600c:	bf00      	nop
 800600e:	370c      	adds	r7, #12
 8006010:	46bd      	mov	sp, r7
 8006012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006016:	4770      	bx	lr
 8006018:	e000e100 	.word	0xe000e100
 800601c:	e000ed00 	.word	0xe000ed00

08006020 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8006020:	b580      	push	{r7, lr}
 8006022:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8006024:	4b05      	ldr	r3, [pc, #20]	; (800603c <SysTick_Handler+0x1c>)
 8006026:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8006028:	f001 fcfe 	bl	8007a28 <xTaskGetSchedulerState>
 800602c:	4603      	mov	r3, r0
 800602e:	2b01      	cmp	r3, #1
 8006030:	d001      	beq.n	8006036 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8006032:	f002 fae9 	bl	8008608 <xPortSysTickHandler>
  }
}
 8006036:	bf00      	nop
 8006038:	bd80      	pop	{r7, pc}
 800603a:	bf00      	nop
 800603c:	e000e010 	.word	0xe000e010

08006040 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006040:	b580      	push	{r7, lr}
 8006042:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006044:	2100      	movs	r1, #0
 8006046:	f06f 0004 	mvn.w	r0, #4
 800604a:	f7ff ffbf 	bl	8005fcc <__NVIC_SetPriority>
#endif
}
 800604e:	bf00      	nop
 8006050:	bd80      	pop	{r7, pc}
	...

08006054 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006054:	b480      	push	{r7}
 8006056:	b083      	sub	sp, #12
 8006058:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800605a:	f3ef 8305 	mrs	r3, IPSR
 800605e:	603b      	str	r3, [r7, #0]
  return(result);
 8006060:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006062:	2b00      	cmp	r3, #0
 8006064:	d003      	beq.n	800606e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006066:	f06f 0305 	mvn.w	r3, #5
 800606a:	607b      	str	r3, [r7, #4]
 800606c:	e00c      	b.n	8006088 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800606e:	4b0a      	ldr	r3, [pc, #40]	; (8006098 <osKernelInitialize+0x44>)
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d105      	bne.n	8006082 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006076:	4b08      	ldr	r3, [pc, #32]	; (8006098 <osKernelInitialize+0x44>)
 8006078:	2201      	movs	r2, #1
 800607a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800607c:	2300      	movs	r3, #0
 800607e:	607b      	str	r3, [r7, #4]
 8006080:	e002      	b.n	8006088 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006082:	f04f 33ff 	mov.w	r3, #4294967295
 8006086:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006088:	687b      	ldr	r3, [r7, #4]
}
 800608a:	4618      	mov	r0, r3
 800608c:	370c      	adds	r7, #12
 800608e:	46bd      	mov	sp, r7
 8006090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006094:	4770      	bx	lr
 8006096:	bf00      	nop
 8006098:	20001d7c 	.word	0x20001d7c

0800609c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800609c:	b580      	push	{r7, lr}
 800609e:	b082      	sub	sp, #8
 80060a0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80060a2:	f3ef 8305 	mrs	r3, IPSR
 80060a6:	603b      	str	r3, [r7, #0]
  return(result);
 80060a8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d003      	beq.n	80060b6 <osKernelStart+0x1a>
    stat = osErrorISR;
 80060ae:	f06f 0305 	mvn.w	r3, #5
 80060b2:	607b      	str	r3, [r7, #4]
 80060b4:	e010      	b.n	80060d8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80060b6:	4b0b      	ldr	r3, [pc, #44]	; (80060e4 <osKernelStart+0x48>)
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	2b01      	cmp	r3, #1
 80060bc:	d109      	bne.n	80060d2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80060be:	f7ff ffbf 	bl	8006040 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80060c2:	4b08      	ldr	r3, [pc, #32]	; (80060e4 <osKernelStart+0x48>)
 80060c4:	2202      	movs	r2, #2
 80060c6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80060c8:	f001 f866 	bl	8007198 <vTaskStartScheduler>
      stat = osOK;
 80060cc:	2300      	movs	r3, #0
 80060ce:	607b      	str	r3, [r7, #4]
 80060d0:	e002      	b.n	80060d8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80060d2:	f04f 33ff 	mov.w	r3, #4294967295
 80060d6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80060d8:	687b      	ldr	r3, [r7, #4]
}
 80060da:	4618      	mov	r0, r3
 80060dc:	3708      	adds	r7, #8
 80060de:	46bd      	mov	sp, r7
 80060e0:	bd80      	pop	{r7, pc}
 80060e2:	bf00      	nop
 80060e4:	20001d7c 	.word	0x20001d7c

080060e8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b08e      	sub	sp, #56	; 0x38
 80060ec:	af04      	add	r7, sp, #16
 80060ee:	60f8      	str	r0, [r7, #12]
 80060f0:	60b9      	str	r1, [r7, #8]
 80060f2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80060f4:	2300      	movs	r3, #0
 80060f6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80060f8:	f3ef 8305 	mrs	r3, IPSR
 80060fc:	617b      	str	r3, [r7, #20]
  return(result);
 80060fe:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006100:	2b00      	cmp	r3, #0
 8006102:	d17e      	bne.n	8006202 <osThreadNew+0x11a>
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	2b00      	cmp	r3, #0
 8006108:	d07b      	beq.n	8006202 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800610a:	2380      	movs	r3, #128	; 0x80
 800610c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800610e:	2318      	movs	r3, #24
 8006110:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006112:	2300      	movs	r3, #0
 8006114:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8006116:	f04f 33ff 	mov.w	r3, #4294967295
 800611a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2b00      	cmp	r3, #0
 8006120:	d045      	beq.n	80061ae <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	2b00      	cmp	r3, #0
 8006128:	d002      	beq.n	8006130 <osThreadNew+0x48>
        name = attr->name;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	699b      	ldr	r3, [r3, #24]
 8006134:	2b00      	cmp	r3, #0
 8006136:	d002      	beq.n	800613e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	699b      	ldr	r3, [r3, #24]
 800613c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800613e:	69fb      	ldr	r3, [r7, #28]
 8006140:	2b00      	cmp	r3, #0
 8006142:	d008      	beq.n	8006156 <osThreadNew+0x6e>
 8006144:	69fb      	ldr	r3, [r7, #28]
 8006146:	2b38      	cmp	r3, #56	; 0x38
 8006148:	d805      	bhi.n	8006156 <osThreadNew+0x6e>
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	685b      	ldr	r3, [r3, #4]
 800614e:	f003 0301 	and.w	r3, r3, #1
 8006152:	2b00      	cmp	r3, #0
 8006154:	d001      	beq.n	800615a <osThreadNew+0x72>
        return (NULL);
 8006156:	2300      	movs	r3, #0
 8006158:	e054      	b.n	8006204 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	695b      	ldr	r3, [r3, #20]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d003      	beq.n	800616a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	695b      	ldr	r3, [r3, #20]
 8006166:	089b      	lsrs	r3, r3, #2
 8006168:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	689b      	ldr	r3, [r3, #8]
 800616e:	2b00      	cmp	r3, #0
 8006170:	d00e      	beq.n	8006190 <osThreadNew+0xa8>
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	68db      	ldr	r3, [r3, #12]
 8006176:	2b5b      	cmp	r3, #91	; 0x5b
 8006178:	d90a      	bls.n	8006190 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800617e:	2b00      	cmp	r3, #0
 8006180:	d006      	beq.n	8006190 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	695b      	ldr	r3, [r3, #20]
 8006186:	2b00      	cmp	r3, #0
 8006188:	d002      	beq.n	8006190 <osThreadNew+0xa8>
        mem = 1;
 800618a:	2301      	movs	r3, #1
 800618c:	61bb      	str	r3, [r7, #24]
 800618e:	e010      	b.n	80061b2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	689b      	ldr	r3, [r3, #8]
 8006194:	2b00      	cmp	r3, #0
 8006196:	d10c      	bne.n	80061b2 <osThreadNew+0xca>
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	68db      	ldr	r3, [r3, #12]
 800619c:	2b00      	cmp	r3, #0
 800619e:	d108      	bne.n	80061b2 <osThreadNew+0xca>
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	691b      	ldr	r3, [r3, #16]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d104      	bne.n	80061b2 <osThreadNew+0xca>
          mem = 0;
 80061a8:	2300      	movs	r3, #0
 80061aa:	61bb      	str	r3, [r7, #24]
 80061ac:	e001      	b.n	80061b2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80061ae:	2300      	movs	r3, #0
 80061b0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80061b2:	69bb      	ldr	r3, [r7, #24]
 80061b4:	2b01      	cmp	r3, #1
 80061b6:	d110      	bne.n	80061da <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80061bc:	687a      	ldr	r2, [r7, #4]
 80061be:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80061c0:	9202      	str	r2, [sp, #8]
 80061c2:	9301      	str	r3, [sp, #4]
 80061c4:	69fb      	ldr	r3, [r7, #28]
 80061c6:	9300      	str	r3, [sp, #0]
 80061c8:	68bb      	ldr	r3, [r7, #8]
 80061ca:	6a3a      	ldr	r2, [r7, #32]
 80061cc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80061ce:	68f8      	ldr	r0, [r7, #12]
 80061d0:	f000 fe0c 	bl	8006dec <xTaskCreateStatic>
 80061d4:	4603      	mov	r3, r0
 80061d6:	613b      	str	r3, [r7, #16]
 80061d8:	e013      	b.n	8006202 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80061da:	69bb      	ldr	r3, [r7, #24]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d110      	bne.n	8006202 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80061e0:	6a3b      	ldr	r3, [r7, #32]
 80061e2:	b29a      	uxth	r2, r3
 80061e4:	f107 0310 	add.w	r3, r7, #16
 80061e8:	9301      	str	r3, [sp, #4]
 80061ea:	69fb      	ldr	r3, [r7, #28]
 80061ec:	9300      	str	r3, [sp, #0]
 80061ee:	68bb      	ldr	r3, [r7, #8]
 80061f0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80061f2:	68f8      	ldr	r0, [r7, #12]
 80061f4:	f000 fe57 	bl	8006ea6 <xTaskCreate>
 80061f8:	4603      	mov	r3, r0
 80061fa:	2b01      	cmp	r3, #1
 80061fc:	d001      	beq.n	8006202 <osThreadNew+0x11a>
            hTask = NULL;
 80061fe:	2300      	movs	r3, #0
 8006200:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006202:	693b      	ldr	r3, [r7, #16]
}
 8006204:	4618      	mov	r0, r3
 8006206:	3728      	adds	r7, #40	; 0x28
 8006208:	46bd      	mov	sp, r7
 800620a:	bd80      	pop	{r7, pc}

0800620c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800620c:	b580      	push	{r7, lr}
 800620e:	b084      	sub	sp, #16
 8006210:	af00      	add	r7, sp, #0
 8006212:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006214:	f3ef 8305 	mrs	r3, IPSR
 8006218:	60bb      	str	r3, [r7, #8]
  return(result);
 800621a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800621c:	2b00      	cmp	r3, #0
 800621e:	d003      	beq.n	8006228 <osDelay+0x1c>
    stat = osErrorISR;
 8006220:	f06f 0305 	mvn.w	r3, #5
 8006224:	60fb      	str	r3, [r7, #12]
 8006226:	e007      	b.n	8006238 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006228:	2300      	movs	r3, #0
 800622a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2b00      	cmp	r3, #0
 8006230:	d002      	beq.n	8006238 <osDelay+0x2c>
      vTaskDelay(ticks);
 8006232:	6878      	ldr	r0, [r7, #4]
 8006234:	f000 ff7c 	bl	8007130 <vTaskDelay>
    }
  }

  return (stat);
 8006238:	68fb      	ldr	r3, [r7, #12]
}
 800623a:	4618      	mov	r0, r3
 800623c:	3710      	adds	r7, #16
 800623e:	46bd      	mov	sp, r7
 8006240:	bd80      	pop	{r7, pc}
	...

08006244 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006244:	b480      	push	{r7}
 8006246:	b085      	sub	sp, #20
 8006248:	af00      	add	r7, sp, #0
 800624a:	60f8      	str	r0, [r7, #12]
 800624c:	60b9      	str	r1, [r7, #8]
 800624e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	4a07      	ldr	r2, [pc, #28]	; (8006270 <vApplicationGetIdleTaskMemory+0x2c>)
 8006254:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006256:	68bb      	ldr	r3, [r7, #8]
 8006258:	4a06      	ldr	r2, [pc, #24]	; (8006274 <vApplicationGetIdleTaskMemory+0x30>)
 800625a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2280      	movs	r2, #128	; 0x80
 8006260:	601a      	str	r2, [r3, #0]
}
 8006262:	bf00      	nop
 8006264:	3714      	adds	r7, #20
 8006266:	46bd      	mov	sp, r7
 8006268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626c:	4770      	bx	lr
 800626e:	bf00      	nop
 8006270:	20001d80 	.word	0x20001d80
 8006274:	20001ddc 	.word	0x20001ddc

08006278 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006278:	b480      	push	{r7}
 800627a:	b085      	sub	sp, #20
 800627c:	af00      	add	r7, sp, #0
 800627e:	60f8      	str	r0, [r7, #12]
 8006280:	60b9      	str	r1, [r7, #8]
 8006282:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	4a07      	ldr	r2, [pc, #28]	; (80062a4 <vApplicationGetTimerTaskMemory+0x2c>)
 8006288:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800628a:	68bb      	ldr	r3, [r7, #8]
 800628c:	4a06      	ldr	r2, [pc, #24]	; (80062a8 <vApplicationGetTimerTaskMemory+0x30>)
 800628e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006296:	601a      	str	r2, [r3, #0]
}
 8006298:	bf00      	nop
 800629a:	3714      	adds	r7, #20
 800629c:	46bd      	mov	sp, r7
 800629e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a2:	4770      	bx	lr
 80062a4:	20001fdc 	.word	0x20001fdc
 80062a8:	20002038 	.word	0x20002038

080062ac <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80062ac:	b480      	push	{r7}
 80062ae:	b083      	sub	sp, #12
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	f103 0208 	add.w	r2, r3, #8
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	f04f 32ff 	mov.w	r2, #4294967295
 80062c4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	f103 0208 	add.w	r2, r3, #8
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	f103 0208 	add.w	r2, r3, #8
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	2200      	movs	r2, #0
 80062de:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80062e0:	bf00      	nop
 80062e2:	370c      	adds	r7, #12
 80062e4:	46bd      	mov	sp, r7
 80062e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ea:	4770      	bx	lr

080062ec <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80062ec:	b480      	push	{r7}
 80062ee:	b083      	sub	sp, #12
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2200      	movs	r2, #0
 80062f8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80062fa:	bf00      	nop
 80062fc:	370c      	adds	r7, #12
 80062fe:	46bd      	mov	sp, r7
 8006300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006304:	4770      	bx	lr

08006306 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006306:	b480      	push	{r7}
 8006308:	b085      	sub	sp, #20
 800630a:	af00      	add	r7, sp, #0
 800630c:	6078      	str	r0, [r7, #4]
 800630e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	685b      	ldr	r3, [r3, #4]
 8006314:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006316:	683b      	ldr	r3, [r7, #0]
 8006318:	68fa      	ldr	r2, [r7, #12]
 800631a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	689a      	ldr	r2, [r3, #8]
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	689b      	ldr	r3, [r3, #8]
 8006328:	683a      	ldr	r2, [r7, #0]
 800632a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	683a      	ldr	r2, [r7, #0]
 8006330:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006332:	683b      	ldr	r3, [r7, #0]
 8006334:	687a      	ldr	r2, [r7, #4]
 8006336:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	1c5a      	adds	r2, r3, #1
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	601a      	str	r2, [r3, #0]
}
 8006342:	bf00      	nop
 8006344:	3714      	adds	r7, #20
 8006346:	46bd      	mov	sp, r7
 8006348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634c:	4770      	bx	lr

0800634e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800634e:	b480      	push	{r7}
 8006350:	b085      	sub	sp, #20
 8006352:	af00      	add	r7, sp, #0
 8006354:	6078      	str	r0, [r7, #4]
 8006356:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800635e:	68bb      	ldr	r3, [r7, #8]
 8006360:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006364:	d103      	bne.n	800636e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	691b      	ldr	r3, [r3, #16]
 800636a:	60fb      	str	r3, [r7, #12]
 800636c:	e00c      	b.n	8006388 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	3308      	adds	r3, #8
 8006372:	60fb      	str	r3, [r7, #12]
 8006374:	e002      	b.n	800637c <vListInsert+0x2e>
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	685b      	ldr	r3, [r3, #4]
 800637a:	60fb      	str	r3, [r7, #12]
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	685b      	ldr	r3, [r3, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	68ba      	ldr	r2, [r7, #8]
 8006384:	429a      	cmp	r2, r3
 8006386:	d2f6      	bcs.n	8006376 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	685a      	ldr	r2, [r3, #4]
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006390:	683b      	ldr	r3, [r7, #0]
 8006392:	685b      	ldr	r3, [r3, #4]
 8006394:	683a      	ldr	r2, [r7, #0]
 8006396:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006398:	683b      	ldr	r3, [r7, #0]
 800639a:	68fa      	ldr	r2, [r7, #12]
 800639c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	683a      	ldr	r2, [r7, #0]
 80063a2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80063a4:	683b      	ldr	r3, [r7, #0]
 80063a6:	687a      	ldr	r2, [r7, #4]
 80063a8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	1c5a      	adds	r2, r3, #1
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	601a      	str	r2, [r3, #0]
}
 80063b4:	bf00      	nop
 80063b6:	3714      	adds	r7, #20
 80063b8:	46bd      	mov	sp, r7
 80063ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063be:	4770      	bx	lr

080063c0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80063c0:	b480      	push	{r7}
 80063c2:	b085      	sub	sp, #20
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	691b      	ldr	r3, [r3, #16]
 80063cc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	685b      	ldr	r3, [r3, #4]
 80063d2:	687a      	ldr	r2, [r7, #4]
 80063d4:	6892      	ldr	r2, [r2, #8]
 80063d6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	689b      	ldr	r3, [r3, #8]
 80063dc:	687a      	ldr	r2, [r7, #4]
 80063de:	6852      	ldr	r2, [r2, #4]
 80063e0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	685b      	ldr	r3, [r3, #4]
 80063e6:	687a      	ldr	r2, [r7, #4]
 80063e8:	429a      	cmp	r2, r3
 80063ea:	d103      	bne.n	80063f4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	689a      	ldr	r2, [r3, #8]
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2200      	movs	r2, #0
 80063f8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	1e5a      	subs	r2, r3, #1
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	681b      	ldr	r3, [r3, #0]
}
 8006408:	4618      	mov	r0, r3
 800640a:	3714      	adds	r7, #20
 800640c:	46bd      	mov	sp, r7
 800640e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006412:	4770      	bx	lr

08006414 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006414:	b580      	push	{r7, lr}
 8006416:	b084      	sub	sp, #16
 8006418:	af00      	add	r7, sp, #0
 800641a:	6078      	str	r0, [r7, #4]
 800641c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	2b00      	cmp	r3, #0
 8006426:	d10a      	bne.n	800643e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006428:	f04f 0350 	mov.w	r3, #80	; 0x50
 800642c:	f383 8811 	msr	BASEPRI, r3
 8006430:	f3bf 8f6f 	isb	sy
 8006434:	f3bf 8f4f 	dsb	sy
 8006438:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800643a:	bf00      	nop
 800643c:	e7fe      	b.n	800643c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800643e:	f002 f851 	bl	80084e4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	681a      	ldr	r2, [r3, #0]
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800644a:	68f9      	ldr	r1, [r7, #12]
 800644c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800644e:	fb01 f303 	mul.w	r3, r1, r3
 8006452:	441a      	add	r2, r3
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	2200      	movs	r2, #0
 800645c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681a      	ldr	r2, [r3, #0]
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	681a      	ldr	r2, [r3, #0]
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800646e:	3b01      	subs	r3, #1
 8006470:	68f9      	ldr	r1, [r7, #12]
 8006472:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006474:	fb01 f303 	mul.w	r3, r1, r3
 8006478:	441a      	add	r2, r3
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	22ff      	movs	r2, #255	; 0xff
 8006482:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	22ff      	movs	r2, #255	; 0xff
 800648a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	2b00      	cmp	r3, #0
 8006492:	d114      	bne.n	80064be <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	691b      	ldr	r3, [r3, #16]
 8006498:	2b00      	cmp	r3, #0
 800649a:	d01a      	beq.n	80064d2 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	3310      	adds	r3, #16
 80064a0:	4618      	mov	r0, r3
 80064a2:	f001 f903 	bl	80076ac <xTaskRemoveFromEventList>
 80064a6:	4603      	mov	r3, r0
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d012      	beq.n	80064d2 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80064ac:	4b0c      	ldr	r3, [pc, #48]	; (80064e0 <xQueueGenericReset+0xcc>)
 80064ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80064b2:	601a      	str	r2, [r3, #0]
 80064b4:	f3bf 8f4f 	dsb	sy
 80064b8:	f3bf 8f6f 	isb	sy
 80064bc:	e009      	b.n	80064d2 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	3310      	adds	r3, #16
 80064c2:	4618      	mov	r0, r3
 80064c4:	f7ff fef2 	bl	80062ac <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	3324      	adds	r3, #36	; 0x24
 80064cc:	4618      	mov	r0, r3
 80064ce:	f7ff feed 	bl	80062ac <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80064d2:	f002 f837 	bl	8008544 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80064d6:	2301      	movs	r3, #1
}
 80064d8:	4618      	mov	r0, r3
 80064da:	3710      	adds	r7, #16
 80064dc:	46bd      	mov	sp, r7
 80064de:	bd80      	pop	{r7, pc}
 80064e0:	e000ed04 	.word	0xe000ed04

080064e4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80064e4:	b580      	push	{r7, lr}
 80064e6:	b08e      	sub	sp, #56	; 0x38
 80064e8:	af02      	add	r7, sp, #8
 80064ea:	60f8      	str	r0, [r7, #12]
 80064ec:	60b9      	str	r1, [r7, #8]
 80064ee:	607a      	str	r2, [r7, #4]
 80064f0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d10a      	bne.n	800650e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80064f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064fc:	f383 8811 	msr	BASEPRI, r3
 8006500:	f3bf 8f6f 	isb	sy
 8006504:	f3bf 8f4f 	dsb	sy
 8006508:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800650a:	bf00      	nop
 800650c:	e7fe      	b.n	800650c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800650e:	683b      	ldr	r3, [r7, #0]
 8006510:	2b00      	cmp	r3, #0
 8006512:	d10a      	bne.n	800652a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8006514:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006518:	f383 8811 	msr	BASEPRI, r3
 800651c:	f3bf 8f6f 	isb	sy
 8006520:	f3bf 8f4f 	dsb	sy
 8006524:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006526:	bf00      	nop
 8006528:	e7fe      	b.n	8006528 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d002      	beq.n	8006536 <xQueueGenericCreateStatic+0x52>
 8006530:	68bb      	ldr	r3, [r7, #8]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d001      	beq.n	800653a <xQueueGenericCreateStatic+0x56>
 8006536:	2301      	movs	r3, #1
 8006538:	e000      	b.n	800653c <xQueueGenericCreateStatic+0x58>
 800653a:	2300      	movs	r3, #0
 800653c:	2b00      	cmp	r3, #0
 800653e:	d10a      	bne.n	8006556 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8006540:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006544:	f383 8811 	msr	BASEPRI, r3
 8006548:	f3bf 8f6f 	isb	sy
 800654c:	f3bf 8f4f 	dsb	sy
 8006550:	623b      	str	r3, [r7, #32]
}
 8006552:	bf00      	nop
 8006554:	e7fe      	b.n	8006554 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	2b00      	cmp	r3, #0
 800655a:	d102      	bne.n	8006562 <xQueueGenericCreateStatic+0x7e>
 800655c:	68bb      	ldr	r3, [r7, #8]
 800655e:	2b00      	cmp	r3, #0
 8006560:	d101      	bne.n	8006566 <xQueueGenericCreateStatic+0x82>
 8006562:	2301      	movs	r3, #1
 8006564:	e000      	b.n	8006568 <xQueueGenericCreateStatic+0x84>
 8006566:	2300      	movs	r3, #0
 8006568:	2b00      	cmp	r3, #0
 800656a:	d10a      	bne.n	8006582 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800656c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006570:	f383 8811 	msr	BASEPRI, r3
 8006574:	f3bf 8f6f 	isb	sy
 8006578:	f3bf 8f4f 	dsb	sy
 800657c:	61fb      	str	r3, [r7, #28]
}
 800657e:	bf00      	nop
 8006580:	e7fe      	b.n	8006580 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006582:	2350      	movs	r3, #80	; 0x50
 8006584:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006586:	697b      	ldr	r3, [r7, #20]
 8006588:	2b50      	cmp	r3, #80	; 0x50
 800658a:	d00a      	beq.n	80065a2 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800658c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006590:	f383 8811 	msr	BASEPRI, r3
 8006594:	f3bf 8f6f 	isb	sy
 8006598:	f3bf 8f4f 	dsb	sy
 800659c:	61bb      	str	r3, [r7, #24]
}
 800659e:	bf00      	nop
 80065a0:	e7fe      	b.n	80065a0 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80065a2:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80065a4:	683b      	ldr	r3, [r7, #0]
 80065a6:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80065a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d00d      	beq.n	80065ca <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80065ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065b0:	2201      	movs	r2, #1
 80065b2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80065b6:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80065ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065bc:	9300      	str	r3, [sp, #0]
 80065be:	4613      	mov	r3, r2
 80065c0:	687a      	ldr	r2, [r7, #4]
 80065c2:	68b9      	ldr	r1, [r7, #8]
 80065c4:	68f8      	ldr	r0, [r7, #12]
 80065c6:	f000 f805 	bl	80065d4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80065ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80065cc:	4618      	mov	r0, r3
 80065ce:	3730      	adds	r7, #48	; 0x30
 80065d0:	46bd      	mov	sp, r7
 80065d2:	bd80      	pop	{r7, pc}

080065d4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80065d4:	b580      	push	{r7, lr}
 80065d6:	b084      	sub	sp, #16
 80065d8:	af00      	add	r7, sp, #0
 80065da:	60f8      	str	r0, [r7, #12]
 80065dc:	60b9      	str	r1, [r7, #8]
 80065de:	607a      	str	r2, [r7, #4]
 80065e0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80065e2:	68bb      	ldr	r3, [r7, #8]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d103      	bne.n	80065f0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80065e8:	69bb      	ldr	r3, [r7, #24]
 80065ea:	69ba      	ldr	r2, [r7, #24]
 80065ec:	601a      	str	r2, [r3, #0]
 80065ee:	e002      	b.n	80065f6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80065f0:	69bb      	ldr	r3, [r7, #24]
 80065f2:	687a      	ldr	r2, [r7, #4]
 80065f4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80065f6:	69bb      	ldr	r3, [r7, #24]
 80065f8:	68fa      	ldr	r2, [r7, #12]
 80065fa:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80065fc:	69bb      	ldr	r3, [r7, #24]
 80065fe:	68ba      	ldr	r2, [r7, #8]
 8006600:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006602:	2101      	movs	r1, #1
 8006604:	69b8      	ldr	r0, [r7, #24]
 8006606:	f7ff ff05 	bl	8006414 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800660a:	69bb      	ldr	r3, [r7, #24]
 800660c:	78fa      	ldrb	r2, [r7, #3]
 800660e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006612:	bf00      	nop
 8006614:	3710      	adds	r7, #16
 8006616:	46bd      	mov	sp, r7
 8006618:	bd80      	pop	{r7, pc}
	...

0800661c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800661c:	b580      	push	{r7, lr}
 800661e:	b08e      	sub	sp, #56	; 0x38
 8006620:	af00      	add	r7, sp, #0
 8006622:	60f8      	str	r0, [r7, #12]
 8006624:	60b9      	str	r1, [r7, #8]
 8006626:	607a      	str	r2, [r7, #4]
 8006628:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800662a:	2300      	movs	r3, #0
 800662c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006632:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006634:	2b00      	cmp	r3, #0
 8006636:	d10a      	bne.n	800664e <xQueueGenericSend+0x32>
	__asm volatile
 8006638:	f04f 0350 	mov.w	r3, #80	; 0x50
 800663c:	f383 8811 	msr	BASEPRI, r3
 8006640:	f3bf 8f6f 	isb	sy
 8006644:	f3bf 8f4f 	dsb	sy
 8006648:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800664a:	bf00      	nop
 800664c:	e7fe      	b.n	800664c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800664e:	68bb      	ldr	r3, [r7, #8]
 8006650:	2b00      	cmp	r3, #0
 8006652:	d103      	bne.n	800665c <xQueueGenericSend+0x40>
 8006654:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006656:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006658:	2b00      	cmp	r3, #0
 800665a:	d101      	bne.n	8006660 <xQueueGenericSend+0x44>
 800665c:	2301      	movs	r3, #1
 800665e:	e000      	b.n	8006662 <xQueueGenericSend+0x46>
 8006660:	2300      	movs	r3, #0
 8006662:	2b00      	cmp	r3, #0
 8006664:	d10a      	bne.n	800667c <xQueueGenericSend+0x60>
	__asm volatile
 8006666:	f04f 0350 	mov.w	r3, #80	; 0x50
 800666a:	f383 8811 	msr	BASEPRI, r3
 800666e:	f3bf 8f6f 	isb	sy
 8006672:	f3bf 8f4f 	dsb	sy
 8006676:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006678:	bf00      	nop
 800667a:	e7fe      	b.n	800667a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800667c:	683b      	ldr	r3, [r7, #0]
 800667e:	2b02      	cmp	r3, #2
 8006680:	d103      	bne.n	800668a <xQueueGenericSend+0x6e>
 8006682:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006684:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006686:	2b01      	cmp	r3, #1
 8006688:	d101      	bne.n	800668e <xQueueGenericSend+0x72>
 800668a:	2301      	movs	r3, #1
 800668c:	e000      	b.n	8006690 <xQueueGenericSend+0x74>
 800668e:	2300      	movs	r3, #0
 8006690:	2b00      	cmp	r3, #0
 8006692:	d10a      	bne.n	80066aa <xQueueGenericSend+0x8e>
	__asm volatile
 8006694:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006698:	f383 8811 	msr	BASEPRI, r3
 800669c:	f3bf 8f6f 	isb	sy
 80066a0:	f3bf 8f4f 	dsb	sy
 80066a4:	623b      	str	r3, [r7, #32]
}
 80066a6:	bf00      	nop
 80066a8:	e7fe      	b.n	80066a8 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80066aa:	f001 f9bd 	bl	8007a28 <xTaskGetSchedulerState>
 80066ae:	4603      	mov	r3, r0
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d102      	bne.n	80066ba <xQueueGenericSend+0x9e>
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d101      	bne.n	80066be <xQueueGenericSend+0xa2>
 80066ba:	2301      	movs	r3, #1
 80066bc:	e000      	b.n	80066c0 <xQueueGenericSend+0xa4>
 80066be:	2300      	movs	r3, #0
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d10a      	bne.n	80066da <xQueueGenericSend+0xbe>
	__asm volatile
 80066c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066c8:	f383 8811 	msr	BASEPRI, r3
 80066cc:	f3bf 8f6f 	isb	sy
 80066d0:	f3bf 8f4f 	dsb	sy
 80066d4:	61fb      	str	r3, [r7, #28]
}
 80066d6:	bf00      	nop
 80066d8:	e7fe      	b.n	80066d8 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80066da:	f001 ff03 	bl	80084e4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80066de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80066e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066e6:	429a      	cmp	r2, r3
 80066e8:	d302      	bcc.n	80066f0 <xQueueGenericSend+0xd4>
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	2b02      	cmp	r3, #2
 80066ee:	d129      	bne.n	8006744 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80066f0:	683a      	ldr	r2, [r7, #0]
 80066f2:	68b9      	ldr	r1, [r7, #8]
 80066f4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80066f6:	f000 fa0b 	bl	8006b10 <prvCopyDataToQueue>
 80066fa:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80066fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006700:	2b00      	cmp	r3, #0
 8006702:	d010      	beq.n	8006726 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006704:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006706:	3324      	adds	r3, #36	; 0x24
 8006708:	4618      	mov	r0, r3
 800670a:	f000 ffcf 	bl	80076ac <xTaskRemoveFromEventList>
 800670e:	4603      	mov	r3, r0
 8006710:	2b00      	cmp	r3, #0
 8006712:	d013      	beq.n	800673c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006714:	4b3f      	ldr	r3, [pc, #252]	; (8006814 <xQueueGenericSend+0x1f8>)
 8006716:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800671a:	601a      	str	r2, [r3, #0]
 800671c:	f3bf 8f4f 	dsb	sy
 8006720:	f3bf 8f6f 	isb	sy
 8006724:	e00a      	b.n	800673c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006726:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006728:	2b00      	cmp	r3, #0
 800672a:	d007      	beq.n	800673c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800672c:	4b39      	ldr	r3, [pc, #228]	; (8006814 <xQueueGenericSend+0x1f8>)
 800672e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006732:	601a      	str	r2, [r3, #0]
 8006734:	f3bf 8f4f 	dsb	sy
 8006738:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800673c:	f001 ff02 	bl	8008544 <vPortExitCritical>
				return pdPASS;
 8006740:	2301      	movs	r3, #1
 8006742:	e063      	b.n	800680c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	2b00      	cmp	r3, #0
 8006748:	d103      	bne.n	8006752 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800674a:	f001 fefb 	bl	8008544 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800674e:	2300      	movs	r3, #0
 8006750:	e05c      	b.n	800680c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006752:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006754:	2b00      	cmp	r3, #0
 8006756:	d106      	bne.n	8006766 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006758:	f107 0314 	add.w	r3, r7, #20
 800675c:	4618      	mov	r0, r3
 800675e:	f001 f809 	bl	8007774 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006762:	2301      	movs	r3, #1
 8006764:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006766:	f001 feed 	bl	8008544 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800676a:	f000 fd7b 	bl	8007264 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800676e:	f001 feb9 	bl	80084e4 <vPortEnterCritical>
 8006772:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006774:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006778:	b25b      	sxtb	r3, r3
 800677a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800677e:	d103      	bne.n	8006788 <xQueueGenericSend+0x16c>
 8006780:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006782:	2200      	movs	r2, #0
 8006784:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006788:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800678a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800678e:	b25b      	sxtb	r3, r3
 8006790:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006794:	d103      	bne.n	800679e <xQueueGenericSend+0x182>
 8006796:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006798:	2200      	movs	r2, #0
 800679a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800679e:	f001 fed1 	bl	8008544 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80067a2:	1d3a      	adds	r2, r7, #4
 80067a4:	f107 0314 	add.w	r3, r7, #20
 80067a8:	4611      	mov	r1, r2
 80067aa:	4618      	mov	r0, r3
 80067ac:	f000 fff8 	bl	80077a0 <xTaskCheckForTimeOut>
 80067b0:	4603      	mov	r3, r0
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d124      	bne.n	8006800 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80067b6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80067b8:	f000 faa2 	bl	8006d00 <prvIsQueueFull>
 80067bc:	4603      	mov	r3, r0
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d018      	beq.n	80067f4 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80067c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067c4:	3310      	adds	r3, #16
 80067c6:	687a      	ldr	r2, [r7, #4]
 80067c8:	4611      	mov	r1, r2
 80067ca:	4618      	mov	r0, r3
 80067cc:	f000 ff1e 	bl	800760c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80067d0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80067d2:	f000 fa2d 	bl	8006c30 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80067d6:	f000 fd53 	bl	8007280 <xTaskResumeAll>
 80067da:	4603      	mov	r3, r0
 80067dc:	2b00      	cmp	r3, #0
 80067de:	f47f af7c 	bne.w	80066da <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80067e2:	4b0c      	ldr	r3, [pc, #48]	; (8006814 <xQueueGenericSend+0x1f8>)
 80067e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80067e8:	601a      	str	r2, [r3, #0]
 80067ea:	f3bf 8f4f 	dsb	sy
 80067ee:	f3bf 8f6f 	isb	sy
 80067f2:	e772      	b.n	80066da <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80067f4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80067f6:	f000 fa1b 	bl	8006c30 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80067fa:	f000 fd41 	bl	8007280 <xTaskResumeAll>
 80067fe:	e76c      	b.n	80066da <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006800:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006802:	f000 fa15 	bl	8006c30 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006806:	f000 fd3b 	bl	8007280 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800680a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800680c:	4618      	mov	r0, r3
 800680e:	3738      	adds	r7, #56	; 0x38
 8006810:	46bd      	mov	sp, r7
 8006812:	bd80      	pop	{r7, pc}
 8006814:	e000ed04 	.word	0xe000ed04

08006818 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006818:	b580      	push	{r7, lr}
 800681a:	b090      	sub	sp, #64	; 0x40
 800681c:	af00      	add	r7, sp, #0
 800681e:	60f8      	str	r0, [r7, #12]
 8006820:	60b9      	str	r1, [r7, #8]
 8006822:	607a      	str	r2, [r7, #4]
 8006824:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800682a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800682c:	2b00      	cmp	r3, #0
 800682e:	d10a      	bne.n	8006846 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8006830:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006834:	f383 8811 	msr	BASEPRI, r3
 8006838:	f3bf 8f6f 	isb	sy
 800683c:	f3bf 8f4f 	dsb	sy
 8006840:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006842:	bf00      	nop
 8006844:	e7fe      	b.n	8006844 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006846:	68bb      	ldr	r3, [r7, #8]
 8006848:	2b00      	cmp	r3, #0
 800684a:	d103      	bne.n	8006854 <xQueueGenericSendFromISR+0x3c>
 800684c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800684e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006850:	2b00      	cmp	r3, #0
 8006852:	d101      	bne.n	8006858 <xQueueGenericSendFromISR+0x40>
 8006854:	2301      	movs	r3, #1
 8006856:	e000      	b.n	800685a <xQueueGenericSendFromISR+0x42>
 8006858:	2300      	movs	r3, #0
 800685a:	2b00      	cmp	r3, #0
 800685c:	d10a      	bne.n	8006874 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800685e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006862:	f383 8811 	msr	BASEPRI, r3
 8006866:	f3bf 8f6f 	isb	sy
 800686a:	f3bf 8f4f 	dsb	sy
 800686e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006870:	bf00      	nop
 8006872:	e7fe      	b.n	8006872 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006874:	683b      	ldr	r3, [r7, #0]
 8006876:	2b02      	cmp	r3, #2
 8006878:	d103      	bne.n	8006882 <xQueueGenericSendFromISR+0x6a>
 800687a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800687c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800687e:	2b01      	cmp	r3, #1
 8006880:	d101      	bne.n	8006886 <xQueueGenericSendFromISR+0x6e>
 8006882:	2301      	movs	r3, #1
 8006884:	e000      	b.n	8006888 <xQueueGenericSendFromISR+0x70>
 8006886:	2300      	movs	r3, #0
 8006888:	2b00      	cmp	r3, #0
 800688a:	d10a      	bne.n	80068a2 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800688c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006890:	f383 8811 	msr	BASEPRI, r3
 8006894:	f3bf 8f6f 	isb	sy
 8006898:	f3bf 8f4f 	dsb	sy
 800689c:	623b      	str	r3, [r7, #32]
}
 800689e:	bf00      	nop
 80068a0:	e7fe      	b.n	80068a0 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80068a2:	f001 ff01 	bl	80086a8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80068a6:	f3ef 8211 	mrs	r2, BASEPRI
 80068aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068ae:	f383 8811 	msr	BASEPRI, r3
 80068b2:	f3bf 8f6f 	isb	sy
 80068b6:	f3bf 8f4f 	dsb	sy
 80068ba:	61fa      	str	r2, [r7, #28]
 80068bc:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80068be:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80068c0:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80068c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80068c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068ca:	429a      	cmp	r2, r3
 80068cc:	d302      	bcc.n	80068d4 <xQueueGenericSendFromISR+0xbc>
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	2b02      	cmp	r3, #2
 80068d2:	d12f      	bne.n	8006934 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80068d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068d6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80068da:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80068de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068e2:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80068e4:	683a      	ldr	r2, [r7, #0]
 80068e6:	68b9      	ldr	r1, [r7, #8]
 80068e8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80068ea:	f000 f911 	bl	8006b10 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80068ee:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80068f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068f6:	d112      	bne.n	800691e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80068f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d016      	beq.n	800692e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006900:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006902:	3324      	adds	r3, #36	; 0x24
 8006904:	4618      	mov	r0, r3
 8006906:	f000 fed1 	bl	80076ac <xTaskRemoveFromEventList>
 800690a:	4603      	mov	r3, r0
 800690c:	2b00      	cmp	r3, #0
 800690e:	d00e      	beq.n	800692e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	2b00      	cmp	r3, #0
 8006914:	d00b      	beq.n	800692e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2201      	movs	r2, #1
 800691a:	601a      	str	r2, [r3, #0]
 800691c:	e007      	b.n	800692e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800691e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8006922:	3301      	adds	r3, #1
 8006924:	b2db      	uxtb	r3, r3
 8006926:	b25a      	sxtb	r2, r3
 8006928:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800692a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800692e:	2301      	movs	r3, #1
 8006930:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8006932:	e001      	b.n	8006938 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006934:	2300      	movs	r3, #0
 8006936:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006938:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800693a:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800693c:	697b      	ldr	r3, [r7, #20]
 800693e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006942:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006944:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8006946:	4618      	mov	r0, r3
 8006948:	3740      	adds	r7, #64	; 0x40
 800694a:	46bd      	mov	sp, r7
 800694c:	bd80      	pop	{r7, pc}
	...

08006950 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006950:	b580      	push	{r7, lr}
 8006952:	b08c      	sub	sp, #48	; 0x30
 8006954:	af00      	add	r7, sp, #0
 8006956:	60f8      	str	r0, [r7, #12]
 8006958:	60b9      	str	r1, [r7, #8]
 800695a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800695c:	2300      	movs	r3, #0
 800695e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006964:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006966:	2b00      	cmp	r3, #0
 8006968:	d10a      	bne.n	8006980 <xQueueReceive+0x30>
	__asm volatile
 800696a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800696e:	f383 8811 	msr	BASEPRI, r3
 8006972:	f3bf 8f6f 	isb	sy
 8006976:	f3bf 8f4f 	dsb	sy
 800697a:	623b      	str	r3, [r7, #32]
}
 800697c:	bf00      	nop
 800697e:	e7fe      	b.n	800697e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006980:	68bb      	ldr	r3, [r7, #8]
 8006982:	2b00      	cmp	r3, #0
 8006984:	d103      	bne.n	800698e <xQueueReceive+0x3e>
 8006986:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800698a:	2b00      	cmp	r3, #0
 800698c:	d101      	bne.n	8006992 <xQueueReceive+0x42>
 800698e:	2301      	movs	r3, #1
 8006990:	e000      	b.n	8006994 <xQueueReceive+0x44>
 8006992:	2300      	movs	r3, #0
 8006994:	2b00      	cmp	r3, #0
 8006996:	d10a      	bne.n	80069ae <xQueueReceive+0x5e>
	__asm volatile
 8006998:	f04f 0350 	mov.w	r3, #80	; 0x50
 800699c:	f383 8811 	msr	BASEPRI, r3
 80069a0:	f3bf 8f6f 	isb	sy
 80069a4:	f3bf 8f4f 	dsb	sy
 80069a8:	61fb      	str	r3, [r7, #28]
}
 80069aa:	bf00      	nop
 80069ac:	e7fe      	b.n	80069ac <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80069ae:	f001 f83b 	bl	8007a28 <xTaskGetSchedulerState>
 80069b2:	4603      	mov	r3, r0
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d102      	bne.n	80069be <xQueueReceive+0x6e>
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d101      	bne.n	80069c2 <xQueueReceive+0x72>
 80069be:	2301      	movs	r3, #1
 80069c0:	e000      	b.n	80069c4 <xQueueReceive+0x74>
 80069c2:	2300      	movs	r3, #0
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d10a      	bne.n	80069de <xQueueReceive+0x8e>
	__asm volatile
 80069c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069cc:	f383 8811 	msr	BASEPRI, r3
 80069d0:	f3bf 8f6f 	isb	sy
 80069d4:	f3bf 8f4f 	dsb	sy
 80069d8:	61bb      	str	r3, [r7, #24]
}
 80069da:	bf00      	nop
 80069dc:	e7fe      	b.n	80069dc <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80069de:	f001 fd81 	bl	80084e4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80069e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069e6:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80069e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d01f      	beq.n	8006a2e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80069ee:	68b9      	ldr	r1, [r7, #8]
 80069f0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80069f2:	f000 f8f7 	bl	8006be4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80069f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069f8:	1e5a      	subs	r2, r3, #1
 80069fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069fc:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80069fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a00:	691b      	ldr	r3, [r3, #16]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d00f      	beq.n	8006a26 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006a06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a08:	3310      	adds	r3, #16
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	f000 fe4e 	bl	80076ac <xTaskRemoveFromEventList>
 8006a10:	4603      	mov	r3, r0
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d007      	beq.n	8006a26 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006a16:	4b3d      	ldr	r3, [pc, #244]	; (8006b0c <xQueueReceive+0x1bc>)
 8006a18:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006a1c:	601a      	str	r2, [r3, #0]
 8006a1e:	f3bf 8f4f 	dsb	sy
 8006a22:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006a26:	f001 fd8d 	bl	8008544 <vPortExitCritical>
				return pdPASS;
 8006a2a:	2301      	movs	r3, #1
 8006a2c:	e069      	b.n	8006b02 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d103      	bne.n	8006a3c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006a34:	f001 fd86 	bl	8008544 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006a38:	2300      	movs	r3, #0
 8006a3a:	e062      	b.n	8006b02 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006a3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d106      	bne.n	8006a50 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006a42:	f107 0310 	add.w	r3, r7, #16
 8006a46:	4618      	mov	r0, r3
 8006a48:	f000 fe94 	bl	8007774 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006a4c:	2301      	movs	r3, #1
 8006a4e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006a50:	f001 fd78 	bl	8008544 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006a54:	f000 fc06 	bl	8007264 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006a58:	f001 fd44 	bl	80084e4 <vPortEnterCritical>
 8006a5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a5e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006a62:	b25b      	sxtb	r3, r3
 8006a64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a68:	d103      	bne.n	8006a72 <xQueueReceive+0x122>
 8006a6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006a72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a74:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006a78:	b25b      	sxtb	r3, r3
 8006a7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a7e:	d103      	bne.n	8006a88 <xQueueReceive+0x138>
 8006a80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a82:	2200      	movs	r2, #0
 8006a84:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006a88:	f001 fd5c 	bl	8008544 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006a8c:	1d3a      	adds	r2, r7, #4
 8006a8e:	f107 0310 	add.w	r3, r7, #16
 8006a92:	4611      	mov	r1, r2
 8006a94:	4618      	mov	r0, r3
 8006a96:	f000 fe83 	bl	80077a0 <xTaskCheckForTimeOut>
 8006a9a:	4603      	mov	r3, r0
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d123      	bne.n	8006ae8 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006aa0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006aa2:	f000 f917 	bl	8006cd4 <prvIsQueueEmpty>
 8006aa6:	4603      	mov	r3, r0
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d017      	beq.n	8006adc <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006aac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006aae:	3324      	adds	r3, #36	; 0x24
 8006ab0:	687a      	ldr	r2, [r7, #4]
 8006ab2:	4611      	mov	r1, r2
 8006ab4:	4618      	mov	r0, r3
 8006ab6:	f000 fda9 	bl	800760c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006aba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006abc:	f000 f8b8 	bl	8006c30 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006ac0:	f000 fbde 	bl	8007280 <xTaskResumeAll>
 8006ac4:	4603      	mov	r3, r0
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d189      	bne.n	80069de <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8006aca:	4b10      	ldr	r3, [pc, #64]	; (8006b0c <xQueueReceive+0x1bc>)
 8006acc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006ad0:	601a      	str	r2, [r3, #0]
 8006ad2:	f3bf 8f4f 	dsb	sy
 8006ad6:	f3bf 8f6f 	isb	sy
 8006ada:	e780      	b.n	80069de <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006adc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006ade:	f000 f8a7 	bl	8006c30 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006ae2:	f000 fbcd 	bl	8007280 <xTaskResumeAll>
 8006ae6:	e77a      	b.n	80069de <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006ae8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006aea:	f000 f8a1 	bl	8006c30 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006aee:	f000 fbc7 	bl	8007280 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006af2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006af4:	f000 f8ee 	bl	8006cd4 <prvIsQueueEmpty>
 8006af8:	4603      	mov	r3, r0
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	f43f af6f 	beq.w	80069de <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006b00:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006b02:	4618      	mov	r0, r3
 8006b04:	3730      	adds	r7, #48	; 0x30
 8006b06:	46bd      	mov	sp, r7
 8006b08:	bd80      	pop	{r7, pc}
 8006b0a:	bf00      	nop
 8006b0c:	e000ed04 	.word	0xe000ed04

08006b10 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006b10:	b580      	push	{r7, lr}
 8006b12:	b086      	sub	sp, #24
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	60f8      	str	r0, [r7, #12]
 8006b18:	60b9      	str	r1, [r7, #8]
 8006b1a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006b1c:	2300      	movs	r3, #0
 8006b1e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b24:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d10d      	bne.n	8006b4a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d14d      	bne.n	8006bd2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	689b      	ldr	r3, [r3, #8]
 8006b3a:	4618      	mov	r0, r3
 8006b3c:	f000 ff92 	bl	8007a64 <xTaskPriorityDisinherit>
 8006b40:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	2200      	movs	r2, #0
 8006b46:	609a      	str	r2, [r3, #8]
 8006b48:	e043      	b.n	8006bd2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d119      	bne.n	8006b84 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	6858      	ldr	r0, [r3, #4]
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b58:	461a      	mov	r2, r3
 8006b5a:	68b9      	ldr	r1, [r7, #8]
 8006b5c:	f001 fff2 	bl	8008b44 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	685a      	ldr	r2, [r3, #4]
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b68:	441a      	add	r2, r3
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	685a      	ldr	r2, [r3, #4]
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	689b      	ldr	r3, [r3, #8]
 8006b76:	429a      	cmp	r2, r3
 8006b78:	d32b      	bcc.n	8006bd2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	681a      	ldr	r2, [r3, #0]
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	605a      	str	r2, [r3, #4]
 8006b82:	e026      	b.n	8006bd2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	68d8      	ldr	r0, [r3, #12]
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b8c:	461a      	mov	r2, r3
 8006b8e:	68b9      	ldr	r1, [r7, #8]
 8006b90:	f001 ffd8 	bl	8008b44 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	68da      	ldr	r2, [r3, #12]
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b9c:	425b      	negs	r3, r3
 8006b9e:	441a      	add	r2, r3
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	68da      	ldr	r2, [r3, #12]
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	429a      	cmp	r2, r3
 8006bae:	d207      	bcs.n	8006bc0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	689a      	ldr	r2, [r3, #8]
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bb8:	425b      	negs	r3, r3
 8006bba:	441a      	add	r2, r3
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2b02      	cmp	r3, #2
 8006bc4:	d105      	bne.n	8006bd2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006bc6:	693b      	ldr	r3, [r7, #16]
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d002      	beq.n	8006bd2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006bcc:	693b      	ldr	r3, [r7, #16]
 8006bce:	3b01      	subs	r3, #1
 8006bd0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006bd2:	693b      	ldr	r3, [r7, #16]
 8006bd4:	1c5a      	adds	r2, r3, #1
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8006bda:	697b      	ldr	r3, [r7, #20]
}
 8006bdc:	4618      	mov	r0, r3
 8006bde:	3718      	adds	r7, #24
 8006be0:	46bd      	mov	sp, r7
 8006be2:	bd80      	pop	{r7, pc}

08006be4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006be4:	b580      	push	{r7, lr}
 8006be6:	b082      	sub	sp, #8
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	6078      	str	r0, [r7, #4]
 8006bec:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d018      	beq.n	8006c28 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	68da      	ldr	r2, [r3, #12]
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bfe:	441a      	add	r2, r3
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	68da      	ldr	r2, [r3, #12]
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	689b      	ldr	r3, [r3, #8]
 8006c0c:	429a      	cmp	r2, r3
 8006c0e:	d303      	bcc.n	8006c18 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681a      	ldr	r2, [r3, #0]
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	68d9      	ldr	r1, [r3, #12]
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c20:	461a      	mov	r2, r3
 8006c22:	6838      	ldr	r0, [r7, #0]
 8006c24:	f001 ff8e 	bl	8008b44 <memcpy>
	}
}
 8006c28:	bf00      	nop
 8006c2a:	3708      	adds	r7, #8
 8006c2c:	46bd      	mov	sp, r7
 8006c2e:	bd80      	pop	{r7, pc}

08006c30 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006c30:	b580      	push	{r7, lr}
 8006c32:	b084      	sub	sp, #16
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006c38:	f001 fc54 	bl	80084e4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006c42:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006c44:	e011      	b.n	8006c6a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d012      	beq.n	8006c74 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	3324      	adds	r3, #36	; 0x24
 8006c52:	4618      	mov	r0, r3
 8006c54:	f000 fd2a 	bl	80076ac <xTaskRemoveFromEventList>
 8006c58:	4603      	mov	r3, r0
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d001      	beq.n	8006c62 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006c5e:	f000 fe01 	bl	8007864 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006c62:	7bfb      	ldrb	r3, [r7, #15]
 8006c64:	3b01      	subs	r3, #1
 8006c66:	b2db      	uxtb	r3, r3
 8006c68:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006c6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	dce9      	bgt.n	8006c46 <prvUnlockQueue+0x16>
 8006c72:	e000      	b.n	8006c76 <prvUnlockQueue+0x46>
					break;
 8006c74:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	22ff      	movs	r2, #255	; 0xff
 8006c7a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8006c7e:	f001 fc61 	bl	8008544 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006c82:	f001 fc2f 	bl	80084e4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006c8c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006c8e:	e011      	b.n	8006cb4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	691b      	ldr	r3, [r3, #16]
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d012      	beq.n	8006cbe <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	3310      	adds	r3, #16
 8006c9c:	4618      	mov	r0, r3
 8006c9e:	f000 fd05 	bl	80076ac <xTaskRemoveFromEventList>
 8006ca2:	4603      	mov	r3, r0
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d001      	beq.n	8006cac <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006ca8:	f000 fddc 	bl	8007864 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006cac:	7bbb      	ldrb	r3, [r7, #14]
 8006cae:	3b01      	subs	r3, #1
 8006cb0:	b2db      	uxtb	r3, r3
 8006cb2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006cb4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	dce9      	bgt.n	8006c90 <prvUnlockQueue+0x60>
 8006cbc:	e000      	b.n	8006cc0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006cbe:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	22ff      	movs	r2, #255	; 0xff
 8006cc4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8006cc8:	f001 fc3c 	bl	8008544 <vPortExitCritical>
}
 8006ccc:	bf00      	nop
 8006cce:	3710      	adds	r7, #16
 8006cd0:	46bd      	mov	sp, r7
 8006cd2:	bd80      	pop	{r7, pc}

08006cd4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006cd4:	b580      	push	{r7, lr}
 8006cd6:	b084      	sub	sp, #16
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006cdc:	f001 fc02 	bl	80084e4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d102      	bne.n	8006cee <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006ce8:	2301      	movs	r3, #1
 8006cea:	60fb      	str	r3, [r7, #12]
 8006cec:	e001      	b.n	8006cf2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006cee:	2300      	movs	r3, #0
 8006cf0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006cf2:	f001 fc27 	bl	8008544 <vPortExitCritical>

	return xReturn;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
}
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	3710      	adds	r7, #16
 8006cfc:	46bd      	mov	sp, r7
 8006cfe:	bd80      	pop	{r7, pc}

08006d00 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006d00:	b580      	push	{r7, lr}
 8006d02:	b084      	sub	sp, #16
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006d08:	f001 fbec 	bl	80084e4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d14:	429a      	cmp	r2, r3
 8006d16:	d102      	bne.n	8006d1e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006d18:	2301      	movs	r3, #1
 8006d1a:	60fb      	str	r3, [r7, #12]
 8006d1c:	e001      	b.n	8006d22 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006d1e:	2300      	movs	r3, #0
 8006d20:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006d22:	f001 fc0f 	bl	8008544 <vPortExitCritical>

	return xReturn;
 8006d26:	68fb      	ldr	r3, [r7, #12]
}
 8006d28:	4618      	mov	r0, r3
 8006d2a:	3710      	adds	r7, #16
 8006d2c:	46bd      	mov	sp, r7
 8006d2e:	bd80      	pop	{r7, pc}

08006d30 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006d30:	b480      	push	{r7}
 8006d32:	b085      	sub	sp, #20
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	6078      	str	r0, [r7, #4]
 8006d38:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006d3a:	2300      	movs	r3, #0
 8006d3c:	60fb      	str	r3, [r7, #12]
 8006d3e:	e014      	b.n	8006d6a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006d40:	4a0f      	ldr	r2, [pc, #60]	; (8006d80 <vQueueAddToRegistry+0x50>)
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d10b      	bne.n	8006d64 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006d4c:	490c      	ldr	r1, [pc, #48]	; (8006d80 <vQueueAddToRegistry+0x50>)
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	683a      	ldr	r2, [r7, #0]
 8006d52:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006d56:	4a0a      	ldr	r2, [pc, #40]	; (8006d80 <vQueueAddToRegistry+0x50>)
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	00db      	lsls	r3, r3, #3
 8006d5c:	4413      	add	r3, r2
 8006d5e:	687a      	ldr	r2, [r7, #4]
 8006d60:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006d62:	e006      	b.n	8006d72 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	3301      	adds	r3, #1
 8006d68:	60fb      	str	r3, [r7, #12]
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	2b07      	cmp	r3, #7
 8006d6e:	d9e7      	bls.n	8006d40 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006d70:	bf00      	nop
 8006d72:	bf00      	nop
 8006d74:	3714      	adds	r7, #20
 8006d76:	46bd      	mov	sp, r7
 8006d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d7c:	4770      	bx	lr
 8006d7e:	bf00      	nop
 8006d80:	20002438 	.word	0x20002438

08006d84 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006d84:	b580      	push	{r7, lr}
 8006d86:	b086      	sub	sp, #24
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	60f8      	str	r0, [r7, #12]
 8006d8c:	60b9      	str	r1, [r7, #8]
 8006d8e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006d94:	f001 fba6 	bl	80084e4 <vPortEnterCritical>
 8006d98:	697b      	ldr	r3, [r7, #20]
 8006d9a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006d9e:	b25b      	sxtb	r3, r3
 8006da0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006da4:	d103      	bne.n	8006dae <vQueueWaitForMessageRestricted+0x2a>
 8006da6:	697b      	ldr	r3, [r7, #20]
 8006da8:	2200      	movs	r2, #0
 8006daa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006dae:	697b      	ldr	r3, [r7, #20]
 8006db0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006db4:	b25b      	sxtb	r3, r3
 8006db6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dba:	d103      	bne.n	8006dc4 <vQueueWaitForMessageRestricted+0x40>
 8006dbc:	697b      	ldr	r3, [r7, #20]
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006dc4:	f001 fbbe 	bl	8008544 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006dc8:	697b      	ldr	r3, [r7, #20]
 8006dca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d106      	bne.n	8006dde <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006dd0:	697b      	ldr	r3, [r7, #20]
 8006dd2:	3324      	adds	r3, #36	; 0x24
 8006dd4:	687a      	ldr	r2, [r7, #4]
 8006dd6:	68b9      	ldr	r1, [r7, #8]
 8006dd8:	4618      	mov	r0, r3
 8006dda:	f000 fc3b 	bl	8007654 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006dde:	6978      	ldr	r0, [r7, #20]
 8006de0:	f7ff ff26 	bl	8006c30 <prvUnlockQueue>
	}
 8006de4:	bf00      	nop
 8006de6:	3718      	adds	r7, #24
 8006de8:	46bd      	mov	sp, r7
 8006dea:	bd80      	pop	{r7, pc}

08006dec <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006dec:	b580      	push	{r7, lr}
 8006dee:	b08e      	sub	sp, #56	; 0x38
 8006df0:	af04      	add	r7, sp, #16
 8006df2:	60f8      	str	r0, [r7, #12]
 8006df4:	60b9      	str	r1, [r7, #8]
 8006df6:	607a      	str	r2, [r7, #4]
 8006df8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006dfa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d10a      	bne.n	8006e16 <xTaskCreateStatic+0x2a>
	__asm volatile
 8006e00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e04:	f383 8811 	msr	BASEPRI, r3
 8006e08:	f3bf 8f6f 	isb	sy
 8006e0c:	f3bf 8f4f 	dsb	sy
 8006e10:	623b      	str	r3, [r7, #32]
}
 8006e12:	bf00      	nop
 8006e14:	e7fe      	b.n	8006e14 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006e16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d10a      	bne.n	8006e32 <xTaskCreateStatic+0x46>
	__asm volatile
 8006e1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e20:	f383 8811 	msr	BASEPRI, r3
 8006e24:	f3bf 8f6f 	isb	sy
 8006e28:	f3bf 8f4f 	dsb	sy
 8006e2c:	61fb      	str	r3, [r7, #28]
}
 8006e2e:	bf00      	nop
 8006e30:	e7fe      	b.n	8006e30 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006e32:	235c      	movs	r3, #92	; 0x5c
 8006e34:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006e36:	693b      	ldr	r3, [r7, #16]
 8006e38:	2b5c      	cmp	r3, #92	; 0x5c
 8006e3a:	d00a      	beq.n	8006e52 <xTaskCreateStatic+0x66>
	__asm volatile
 8006e3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e40:	f383 8811 	msr	BASEPRI, r3
 8006e44:	f3bf 8f6f 	isb	sy
 8006e48:	f3bf 8f4f 	dsb	sy
 8006e4c:	61bb      	str	r3, [r7, #24]
}
 8006e4e:	bf00      	nop
 8006e50:	e7fe      	b.n	8006e50 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006e52:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006e54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d01e      	beq.n	8006e98 <xTaskCreateStatic+0xac>
 8006e5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d01b      	beq.n	8006e98 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006e60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e62:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e66:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006e68:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006e6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e6c:	2202      	movs	r2, #2
 8006e6e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006e72:	2300      	movs	r3, #0
 8006e74:	9303      	str	r3, [sp, #12]
 8006e76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e78:	9302      	str	r3, [sp, #8]
 8006e7a:	f107 0314 	add.w	r3, r7, #20
 8006e7e:	9301      	str	r3, [sp, #4]
 8006e80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e82:	9300      	str	r3, [sp, #0]
 8006e84:	683b      	ldr	r3, [r7, #0]
 8006e86:	687a      	ldr	r2, [r7, #4]
 8006e88:	68b9      	ldr	r1, [r7, #8]
 8006e8a:	68f8      	ldr	r0, [r7, #12]
 8006e8c:	f000 f850 	bl	8006f30 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006e90:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006e92:	f000 f8dd 	bl	8007050 <prvAddNewTaskToReadyList>
 8006e96:	e001      	b.n	8006e9c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8006e98:	2300      	movs	r3, #0
 8006e9a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006e9c:	697b      	ldr	r3, [r7, #20]
	}
 8006e9e:	4618      	mov	r0, r3
 8006ea0:	3728      	adds	r7, #40	; 0x28
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	bd80      	pop	{r7, pc}

08006ea6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006ea6:	b580      	push	{r7, lr}
 8006ea8:	b08c      	sub	sp, #48	; 0x30
 8006eaa:	af04      	add	r7, sp, #16
 8006eac:	60f8      	str	r0, [r7, #12]
 8006eae:	60b9      	str	r1, [r7, #8]
 8006eb0:	603b      	str	r3, [r7, #0]
 8006eb2:	4613      	mov	r3, r2
 8006eb4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006eb6:	88fb      	ldrh	r3, [r7, #6]
 8006eb8:	009b      	lsls	r3, r3, #2
 8006eba:	4618      	mov	r0, r3
 8006ebc:	f001 fc34 	bl	8008728 <pvPortMalloc>
 8006ec0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006ec2:	697b      	ldr	r3, [r7, #20]
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d00e      	beq.n	8006ee6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006ec8:	205c      	movs	r0, #92	; 0x5c
 8006eca:	f001 fc2d 	bl	8008728 <pvPortMalloc>
 8006ece:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006ed0:	69fb      	ldr	r3, [r7, #28]
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d003      	beq.n	8006ede <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006ed6:	69fb      	ldr	r3, [r7, #28]
 8006ed8:	697a      	ldr	r2, [r7, #20]
 8006eda:	631a      	str	r2, [r3, #48]	; 0x30
 8006edc:	e005      	b.n	8006eea <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006ede:	6978      	ldr	r0, [r7, #20]
 8006ee0:	f001 fcee 	bl	80088c0 <vPortFree>
 8006ee4:	e001      	b.n	8006eea <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006ee6:	2300      	movs	r3, #0
 8006ee8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006eea:	69fb      	ldr	r3, [r7, #28]
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d017      	beq.n	8006f20 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006ef0:	69fb      	ldr	r3, [r7, #28]
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006ef8:	88fa      	ldrh	r2, [r7, #6]
 8006efa:	2300      	movs	r3, #0
 8006efc:	9303      	str	r3, [sp, #12]
 8006efe:	69fb      	ldr	r3, [r7, #28]
 8006f00:	9302      	str	r3, [sp, #8]
 8006f02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f04:	9301      	str	r3, [sp, #4]
 8006f06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f08:	9300      	str	r3, [sp, #0]
 8006f0a:	683b      	ldr	r3, [r7, #0]
 8006f0c:	68b9      	ldr	r1, [r7, #8]
 8006f0e:	68f8      	ldr	r0, [r7, #12]
 8006f10:	f000 f80e 	bl	8006f30 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006f14:	69f8      	ldr	r0, [r7, #28]
 8006f16:	f000 f89b 	bl	8007050 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006f1a:	2301      	movs	r3, #1
 8006f1c:	61bb      	str	r3, [r7, #24]
 8006f1e:	e002      	b.n	8006f26 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006f20:	f04f 33ff 	mov.w	r3, #4294967295
 8006f24:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006f26:	69bb      	ldr	r3, [r7, #24]
	}
 8006f28:	4618      	mov	r0, r3
 8006f2a:	3720      	adds	r7, #32
 8006f2c:	46bd      	mov	sp, r7
 8006f2e:	bd80      	pop	{r7, pc}

08006f30 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006f30:	b580      	push	{r7, lr}
 8006f32:	b088      	sub	sp, #32
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	60f8      	str	r0, [r7, #12]
 8006f38:	60b9      	str	r1, [r7, #8]
 8006f3a:	607a      	str	r2, [r7, #4]
 8006f3c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006f3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f40:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	009b      	lsls	r3, r3, #2
 8006f46:	461a      	mov	r2, r3
 8006f48:	21a5      	movs	r1, #165	; 0xa5
 8006f4a:	f001 fe09 	bl	8008b60 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006f4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f50:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006f58:	3b01      	subs	r3, #1
 8006f5a:	009b      	lsls	r3, r3, #2
 8006f5c:	4413      	add	r3, r2
 8006f5e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006f60:	69bb      	ldr	r3, [r7, #24]
 8006f62:	f023 0307 	bic.w	r3, r3, #7
 8006f66:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006f68:	69bb      	ldr	r3, [r7, #24]
 8006f6a:	f003 0307 	and.w	r3, r3, #7
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d00a      	beq.n	8006f88 <prvInitialiseNewTask+0x58>
	__asm volatile
 8006f72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f76:	f383 8811 	msr	BASEPRI, r3
 8006f7a:	f3bf 8f6f 	isb	sy
 8006f7e:	f3bf 8f4f 	dsb	sy
 8006f82:	617b      	str	r3, [r7, #20]
}
 8006f84:	bf00      	nop
 8006f86:	e7fe      	b.n	8006f86 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006f88:	68bb      	ldr	r3, [r7, #8]
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d01f      	beq.n	8006fce <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006f8e:	2300      	movs	r3, #0
 8006f90:	61fb      	str	r3, [r7, #28]
 8006f92:	e012      	b.n	8006fba <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006f94:	68ba      	ldr	r2, [r7, #8]
 8006f96:	69fb      	ldr	r3, [r7, #28]
 8006f98:	4413      	add	r3, r2
 8006f9a:	7819      	ldrb	r1, [r3, #0]
 8006f9c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006f9e:	69fb      	ldr	r3, [r7, #28]
 8006fa0:	4413      	add	r3, r2
 8006fa2:	3334      	adds	r3, #52	; 0x34
 8006fa4:	460a      	mov	r2, r1
 8006fa6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006fa8:	68ba      	ldr	r2, [r7, #8]
 8006faa:	69fb      	ldr	r3, [r7, #28]
 8006fac:	4413      	add	r3, r2
 8006fae:	781b      	ldrb	r3, [r3, #0]
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d006      	beq.n	8006fc2 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006fb4:	69fb      	ldr	r3, [r7, #28]
 8006fb6:	3301      	adds	r3, #1
 8006fb8:	61fb      	str	r3, [r7, #28]
 8006fba:	69fb      	ldr	r3, [r7, #28]
 8006fbc:	2b0f      	cmp	r3, #15
 8006fbe:	d9e9      	bls.n	8006f94 <prvInitialiseNewTask+0x64>
 8006fc0:	e000      	b.n	8006fc4 <prvInitialiseNewTask+0x94>
			{
				break;
 8006fc2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006fc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fc6:	2200      	movs	r2, #0
 8006fc8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006fcc:	e003      	b.n	8006fd6 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006fce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006fd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fd8:	2b37      	cmp	r3, #55	; 0x37
 8006fda:	d901      	bls.n	8006fe0 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006fdc:	2337      	movs	r3, #55	; 0x37
 8006fde:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006fe0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fe2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006fe4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006fe6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fe8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006fea:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006fec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fee:	2200      	movs	r2, #0
 8006ff0:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006ff2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ff4:	3304      	adds	r3, #4
 8006ff6:	4618      	mov	r0, r3
 8006ff8:	f7ff f978 	bl	80062ec <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006ffc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ffe:	3318      	adds	r3, #24
 8007000:	4618      	mov	r0, r3
 8007002:	f7ff f973 	bl	80062ec <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007006:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007008:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800700a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800700c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800700e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007012:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007014:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007016:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007018:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800701a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800701c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800701e:	2200      	movs	r2, #0
 8007020:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007022:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007024:	2200      	movs	r2, #0
 8007026:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800702a:	683a      	ldr	r2, [r7, #0]
 800702c:	68f9      	ldr	r1, [r7, #12]
 800702e:	69b8      	ldr	r0, [r7, #24]
 8007030:	f001 f928 	bl	8008284 <pxPortInitialiseStack>
 8007034:	4602      	mov	r2, r0
 8007036:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007038:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800703a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800703c:	2b00      	cmp	r3, #0
 800703e:	d002      	beq.n	8007046 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007040:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007042:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007044:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007046:	bf00      	nop
 8007048:	3720      	adds	r7, #32
 800704a:	46bd      	mov	sp, r7
 800704c:	bd80      	pop	{r7, pc}
	...

08007050 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007050:	b580      	push	{r7, lr}
 8007052:	b082      	sub	sp, #8
 8007054:	af00      	add	r7, sp, #0
 8007056:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007058:	f001 fa44 	bl	80084e4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800705c:	4b2d      	ldr	r3, [pc, #180]	; (8007114 <prvAddNewTaskToReadyList+0xc4>)
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	3301      	adds	r3, #1
 8007062:	4a2c      	ldr	r2, [pc, #176]	; (8007114 <prvAddNewTaskToReadyList+0xc4>)
 8007064:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007066:	4b2c      	ldr	r3, [pc, #176]	; (8007118 <prvAddNewTaskToReadyList+0xc8>)
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	2b00      	cmp	r3, #0
 800706c:	d109      	bne.n	8007082 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800706e:	4a2a      	ldr	r2, [pc, #168]	; (8007118 <prvAddNewTaskToReadyList+0xc8>)
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007074:	4b27      	ldr	r3, [pc, #156]	; (8007114 <prvAddNewTaskToReadyList+0xc4>)
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	2b01      	cmp	r3, #1
 800707a:	d110      	bne.n	800709e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800707c:	f000 fc16 	bl	80078ac <prvInitialiseTaskLists>
 8007080:	e00d      	b.n	800709e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007082:	4b26      	ldr	r3, [pc, #152]	; (800711c <prvAddNewTaskToReadyList+0xcc>)
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	2b00      	cmp	r3, #0
 8007088:	d109      	bne.n	800709e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800708a:	4b23      	ldr	r3, [pc, #140]	; (8007118 <prvAddNewTaskToReadyList+0xc8>)
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007094:	429a      	cmp	r2, r3
 8007096:	d802      	bhi.n	800709e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007098:	4a1f      	ldr	r2, [pc, #124]	; (8007118 <prvAddNewTaskToReadyList+0xc8>)
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800709e:	4b20      	ldr	r3, [pc, #128]	; (8007120 <prvAddNewTaskToReadyList+0xd0>)
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	3301      	adds	r3, #1
 80070a4:	4a1e      	ldr	r2, [pc, #120]	; (8007120 <prvAddNewTaskToReadyList+0xd0>)
 80070a6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80070a8:	4b1d      	ldr	r3, [pc, #116]	; (8007120 <prvAddNewTaskToReadyList+0xd0>)
 80070aa:	681a      	ldr	r2, [r3, #0]
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070b4:	4b1b      	ldr	r3, [pc, #108]	; (8007124 <prvAddNewTaskToReadyList+0xd4>)
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	429a      	cmp	r2, r3
 80070ba:	d903      	bls.n	80070c4 <prvAddNewTaskToReadyList+0x74>
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070c0:	4a18      	ldr	r2, [pc, #96]	; (8007124 <prvAddNewTaskToReadyList+0xd4>)
 80070c2:	6013      	str	r3, [r2, #0]
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070c8:	4613      	mov	r3, r2
 80070ca:	009b      	lsls	r3, r3, #2
 80070cc:	4413      	add	r3, r2
 80070ce:	009b      	lsls	r3, r3, #2
 80070d0:	4a15      	ldr	r2, [pc, #84]	; (8007128 <prvAddNewTaskToReadyList+0xd8>)
 80070d2:	441a      	add	r2, r3
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	3304      	adds	r3, #4
 80070d8:	4619      	mov	r1, r3
 80070da:	4610      	mov	r0, r2
 80070dc:	f7ff f913 	bl	8006306 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80070e0:	f001 fa30 	bl	8008544 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80070e4:	4b0d      	ldr	r3, [pc, #52]	; (800711c <prvAddNewTaskToReadyList+0xcc>)
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d00e      	beq.n	800710a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80070ec:	4b0a      	ldr	r3, [pc, #40]	; (8007118 <prvAddNewTaskToReadyList+0xc8>)
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070f6:	429a      	cmp	r2, r3
 80070f8:	d207      	bcs.n	800710a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80070fa:	4b0c      	ldr	r3, [pc, #48]	; (800712c <prvAddNewTaskToReadyList+0xdc>)
 80070fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007100:	601a      	str	r2, [r3, #0]
 8007102:	f3bf 8f4f 	dsb	sy
 8007106:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800710a:	bf00      	nop
 800710c:	3708      	adds	r7, #8
 800710e:	46bd      	mov	sp, r7
 8007110:	bd80      	pop	{r7, pc}
 8007112:	bf00      	nop
 8007114:	2000294c 	.word	0x2000294c
 8007118:	20002478 	.word	0x20002478
 800711c:	20002958 	.word	0x20002958
 8007120:	20002968 	.word	0x20002968
 8007124:	20002954 	.word	0x20002954
 8007128:	2000247c 	.word	0x2000247c
 800712c:	e000ed04 	.word	0xe000ed04

08007130 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007130:	b580      	push	{r7, lr}
 8007132:	b084      	sub	sp, #16
 8007134:	af00      	add	r7, sp, #0
 8007136:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007138:	2300      	movs	r3, #0
 800713a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	2b00      	cmp	r3, #0
 8007140:	d017      	beq.n	8007172 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007142:	4b13      	ldr	r3, [pc, #76]	; (8007190 <vTaskDelay+0x60>)
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	2b00      	cmp	r3, #0
 8007148:	d00a      	beq.n	8007160 <vTaskDelay+0x30>
	__asm volatile
 800714a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800714e:	f383 8811 	msr	BASEPRI, r3
 8007152:	f3bf 8f6f 	isb	sy
 8007156:	f3bf 8f4f 	dsb	sy
 800715a:	60bb      	str	r3, [r7, #8]
}
 800715c:	bf00      	nop
 800715e:	e7fe      	b.n	800715e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007160:	f000 f880 	bl	8007264 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007164:	2100      	movs	r1, #0
 8007166:	6878      	ldr	r0, [r7, #4]
 8007168:	f000 fcea 	bl	8007b40 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800716c:	f000 f888 	bl	8007280 <xTaskResumeAll>
 8007170:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	2b00      	cmp	r3, #0
 8007176:	d107      	bne.n	8007188 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8007178:	4b06      	ldr	r3, [pc, #24]	; (8007194 <vTaskDelay+0x64>)
 800717a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800717e:	601a      	str	r2, [r3, #0]
 8007180:	f3bf 8f4f 	dsb	sy
 8007184:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007188:	bf00      	nop
 800718a:	3710      	adds	r7, #16
 800718c:	46bd      	mov	sp, r7
 800718e:	bd80      	pop	{r7, pc}
 8007190:	20002974 	.word	0x20002974
 8007194:	e000ed04 	.word	0xe000ed04

08007198 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007198:	b580      	push	{r7, lr}
 800719a:	b08a      	sub	sp, #40	; 0x28
 800719c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800719e:	2300      	movs	r3, #0
 80071a0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80071a2:	2300      	movs	r3, #0
 80071a4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80071a6:	463a      	mov	r2, r7
 80071a8:	1d39      	adds	r1, r7, #4
 80071aa:	f107 0308 	add.w	r3, r7, #8
 80071ae:	4618      	mov	r0, r3
 80071b0:	f7ff f848 	bl	8006244 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80071b4:	6839      	ldr	r1, [r7, #0]
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	68ba      	ldr	r2, [r7, #8]
 80071ba:	9202      	str	r2, [sp, #8]
 80071bc:	9301      	str	r3, [sp, #4]
 80071be:	2300      	movs	r3, #0
 80071c0:	9300      	str	r3, [sp, #0]
 80071c2:	2300      	movs	r3, #0
 80071c4:	460a      	mov	r2, r1
 80071c6:	4921      	ldr	r1, [pc, #132]	; (800724c <vTaskStartScheduler+0xb4>)
 80071c8:	4821      	ldr	r0, [pc, #132]	; (8007250 <vTaskStartScheduler+0xb8>)
 80071ca:	f7ff fe0f 	bl	8006dec <xTaskCreateStatic>
 80071ce:	4603      	mov	r3, r0
 80071d0:	4a20      	ldr	r2, [pc, #128]	; (8007254 <vTaskStartScheduler+0xbc>)
 80071d2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80071d4:	4b1f      	ldr	r3, [pc, #124]	; (8007254 <vTaskStartScheduler+0xbc>)
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d002      	beq.n	80071e2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80071dc:	2301      	movs	r3, #1
 80071de:	617b      	str	r3, [r7, #20]
 80071e0:	e001      	b.n	80071e6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80071e2:	2300      	movs	r3, #0
 80071e4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80071e6:	697b      	ldr	r3, [r7, #20]
 80071e8:	2b01      	cmp	r3, #1
 80071ea:	d102      	bne.n	80071f2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80071ec:	f000 fcfc 	bl	8007be8 <xTimerCreateTimerTask>
 80071f0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80071f2:	697b      	ldr	r3, [r7, #20]
 80071f4:	2b01      	cmp	r3, #1
 80071f6:	d116      	bne.n	8007226 <vTaskStartScheduler+0x8e>
	__asm volatile
 80071f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071fc:	f383 8811 	msr	BASEPRI, r3
 8007200:	f3bf 8f6f 	isb	sy
 8007204:	f3bf 8f4f 	dsb	sy
 8007208:	613b      	str	r3, [r7, #16]
}
 800720a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800720c:	4b12      	ldr	r3, [pc, #72]	; (8007258 <vTaskStartScheduler+0xc0>)
 800720e:	f04f 32ff 	mov.w	r2, #4294967295
 8007212:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007214:	4b11      	ldr	r3, [pc, #68]	; (800725c <vTaskStartScheduler+0xc4>)
 8007216:	2201      	movs	r2, #1
 8007218:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800721a:	4b11      	ldr	r3, [pc, #68]	; (8007260 <vTaskStartScheduler+0xc8>)
 800721c:	2200      	movs	r2, #0
 800721e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007220:	f001 f8be 	bl	80083a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007224:	e00e      	b.n	8007244 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007226:	697b      	ldr	r3, [r7, #20]
 8007228:	f1b3 3fff 	cmp.w	r3, #4294967295
 800722c:	d10a      	bne.n	8007244 <vTaskStartScheduler+0xac>
	__asm volatile
 800722e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007232:	f383 8811 	msr	BASEPRI, r3
 8007236:	f3bf 8f6f 	isb	sy
 800723a:	f3bf 8f4f 	dsb	sy
 800723e:	60fb      	str	r3, [r7, #12]
}
 8007240:	bf00      	nop
 8007242:	e7fe      	b.n	8007242 <vTaskStartScheduler+0xaa>
}
 8007244:	bf00      	nop
 8007246:	3718      	adds	r7, #24
 8007248:	46bd      	mov	sp, r7
 800724a:	bd80      	pop	{r7, pc}
 800724c:	08008bf0 	.word	0x08008bf0
 8007250:	0800787d 	.word	0x0800787d
 8007254:	20002970 	.word	0x20002970
 8007258:	2000296c 	.word	0x2000296c
 800725c:	20002958 	.word	0x20002958
 8007260:	20002950 	.word	0x20002950

08007264 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007264:	b480      	push	{r7}
 8007266:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007268:	4b04      	ldr	r3, [pc, #16]	; (800727c <vTaskSuspendAll+0x18>)
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	3301      	adds	r3, #1
 800726e:	4a03      	ldr	r2, [pc, #12]	; (800727c <vTaskSuspendAll+0x18>)
 8007270:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007272:	bf00      	nop
 8007274:	46bd      	mov	sp, r7
 8007276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800727a:	4770      	bx	lr
 800727c:	20002974 	.word	0x20002974

08007280 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007280:	b580      	push	{r7, lr}
 8007282:	b084      	sub	sp, #16
 8007284:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007286:	2300      	movs	r3, #0
 8007288:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800728a:	2300      	movs	r3, #0
 800728c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800728e:	4b42      	ldr	r3, [pc, #264]	; (8007398 <xTaskResumeAll+0x118>)
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	2b00      	cmp	r3, #0
 8007294:	d10a      	bne.n	80072ac <xTaskResumeAll+0x2c>
	__asm volatile
 8007296:	f04f 0350 	mov.w	r3, #80	; 0x50
 800729a:	f383 8811 	msr	BASEPRI, r3
 800729e:	f3bf 8f6f 	isb	sy
 80072a2:	f3bf 8f4f 	dsb	sy
 80072a6:	603b      	str	r3, [r7, #0]
}
 80072a8:	bf00      	nop
 80072aa:	e7fe      	b.n	80072aa <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80072ac:	f001 f91a 	bl	80084e4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80072b0:	4b39      	ldr	r3, [pc, #228]	; (8007398 <xTaskResumeAll+0x118>)
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	3b01      	subs	r3, #1
 80072b6:	4a38      	ldr	r2, [pc, #224]	; (8007398 <xTaskResumeAll+0x118>)
 80072b8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80072ba:	4b37      	ldr	r3, [pc, #220]	; (8007398 <xTaskResumeAll+0x118>)
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d162      	bne.n	8007388 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80072c2:	4b36      	ldr	r3, [pc, #216]	; (800739c <xTaskResumeAll+0x11c>)
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d05e      	beq.n	8007388 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80072ca:	e02f      	b.n	800732c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80072cc:	4b34      	ldr	r3, [pc, #208]	; (80073a0 <xTaskResumeAll+0x120>)
 80072ce:	68db      	ldr	r3, [r3, #12]
 80072d0:	68db      	ldr	r3, [r3, #12]
 80072d2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	3318      	adds	r3, #24
 80072d8:	4618      	mov	r0, r3
 80072da:	f7ff f871 	bl	80063c0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	3304      	adds	r3, #4
 80072e2:	4618      	mov	r0, r3
 80072e4:	f7ff f86c 	bl	80063c0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072ec:	4b2d      	ldr	r3, [pc, #180]	; (80073a4 <xTaskResumeAll+0x124>)
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	429a      	cmp	r2, r3
 80072f2:	d903      	bls.n	80072fc <xTaskResumeAll+0x7c>
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072f8:	4a2a      	ldr	r2, [pc, #168]	; (80073a4 <xTaskResumeAll+0x124>)
 80072fa:	6013      	str	r3, [r2, #0]
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007300:	4613      	mov	r3, r2
 8007302:	009b      	lsls	r3, r3, #2
 8007304:	4413      	add	r3, r2
 8007306:	009b      	lsls	r3, r3, #2
 8007308:	4a27      	ldr	r2, [pc, #156]	; (80073a8 <xTaskResumeAll+0x128>)
 800730a:	441a      	add	r2, r3
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	3304      	adds	r3, #4
 8007310:	4619      	mov	r1, r3
 8007312:	4610      	mov	r0, r2
 8007314:	f7fe fff7 	bl	8006306 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800731c:	4b23      	ldr	r3, [pc, #140]	; (80073ac <xTaskResumeAll+0x12c>)
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007322:	429a      	cmp	r2, r3
 8007324:	d302      	bcc.n	800732c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8007326:	4b22      	ldr	r3, [pc, #136]	; (80073b0 <xTaskResumeAll+0x130>)
 8007328:	2201      	movs	r2, #1
 800732a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800732c:	4b1c      	ldr	r3, [pc, #112]	; (80073a0 <xTaskResumeAll+0x120>)
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	2b00      	cmp	r3, #0
 8007332:	d1cb      	bne.n	80072cc <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	2b00      	cmp	r3, #0
 8007338:	d001      	beq.n	800733e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800733a:	f000 fb55 	bl	80079e8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800733e:	4b1d      	ldr	r3, [pc, #116]	; (80073b4 <xTaskResumeAll+0x134>)
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	2b00      	cmp	r3, #0
 8007348:	d010      	beq.n	800736c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800734a:	f000 f847 	bl	80073dc <xTaskIncrementTick>
 800734e:	4603      	mov	r3, r0
 8007350:	2b00      	cmp	r3, #0
 8007352:	d002      	beq.n	800735a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8007354:	4b16      	ldr	r3, [pc, #88]	; (80073b0 <xTaskResumeAll+0x130>)
 8007356:	2201      	movs	r2, #1
 8007358:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	3b01      	subs	r3, #1
 800735e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	2b00      	cmp	r3, #0
 8007364:	d1f1      	bne.n	800734a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8007366:	4b13      	ldr	r3, [pc, #76]	; (80073b4 <xTaskResumeAll+0x134>)
 8007368:	2200      	movs	r2, #0
 800736a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800736c:	4b10      	ldr	r3, [pc, #64]	; (80073b0 <xTaskResumeAll+0x130>)
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	2b00      	cmp	r3, #0
 8007372:	d009      	beq.n	8007388 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007374:	2301      	movs	r3, #1
 8007376:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007378:	4b0f      	ldr	r3, [pc, #60]	; (80073b8 <xTaskResumeAll+0x138>)
 800737a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800737e:	601a      	str	r2, [r3, #0]
 8007380:	f3bf 8f4f 	dsb	sy
 8007384:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007388:	f001 f8dc 	bl	8008544 <vPortExitCritical>

	return xAlreadyYielded;
 800738c:	68bb      	ldr	r3, [r7, #8]
}
 800738e:	4618      	mov	r0, r3
 8007390:	3710      	adds	r7, #16
 8007392:	46bd      	mov	sp, r7
 8007394:	bd80      	pop	{r7, pc}
 8007396:	bf00      	nop
 8007398:	20002974 	.word	0x20002974
 800739c:	2000294c 	.word	0x2000294c
 80073a0:	2000290c 	.word	0x2000290c
 80073a4:	20002954 	.word	0x20002954
 80073a8:	2000247c 	.word	0x2000247c
 80073ac:	20002478 	.word	0x20002478
 80073b0:	20002960 	.word	0x20002960
 80073b4:	2000295c 	.word	0x2000295c
 80073b8:	e000ed04 	.word	0xe000ed04

080073bc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80073bc:	b480      	push	{r7}
 80073be:	b083      	sub	sp, #12
 80073c0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80073c2:	4b05      	ldr	r3, [pc, #20]	; (80073d8 <xTaskGetTickCount+0x1c>)
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80073c8:	687b      	ldr	r3, [r7, #4]
}
 80073ca:	4618      	mov	r0, r3
 80073cc:	370c      	adds	r7, #12
 80073ce:	46bd      	mov	sp, r7
 80073d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d4:	4770      	bx	lr
 80073d6:	bf00      	nop
 80073d8:	20002950 	.word	0x20002950

080073dc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80073dc:	b580      	push	{r7, lr}
 80073de:	b086      	sub	sp, #24
 80073e0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80073e2:	2300      	movs	r3, #0
 80073e4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80073e6:	4b4f      	ldr	r3, [pc, #316]	; (8007524 <xTaskIncrementTick+0x148>)
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	f040 808f 	bne.w	800750e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80073f0:	4b4d      	ldr	r3, [pc, #308]	; (8007528 <xTaskIncrementTick+0x14c>)
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	3301      	adds	r3, #1
 80073f6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80073f8:	4a4b      	ldr	r2, [pc, #300]	; (8007528 <xTaskIncrementTick+0x14c>)
 80073fa:	693b      	ldr	r3, [r7, #16]
 80073fc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80073fe:	693b      	ldr	r3, [r7, #16]
 8007400:	2b00      	cmp	r3, #0
 8007402:	d120      	bne.n	8007446 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8007404:	4b49      	ldr	r3, [pc, #292]	; (800752c <xTaskIncrementTick+0x150>)
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	2b00      	cmp	r3, #0
 800740c:	d00a      	beq.n	8007424 <xTaskIncrementTick+0x48>
	__asm volatile
 800740e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007412:	f383 8811 	msr	BASEPRI, r3
 8007416:	f3bf 8f6f 	isb	sy
 800741a:	f3bf 8f4f 	dsb	sy
 800741e:	603b      	str	r3, [r7, #0]
}
 8007420:	bf00      	nop
 8007422:	e7fe      	b.n	8007422 <xTaskIncrementTick+0x46>
 8007424:	4b41      	ldr	r3, [pc, #260]	; (800752c <xTaskIncrementTick+0x150>)
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	60fb      	str	r3, [r7, #12]
 800742a:	4b41      	ldr	r3, [pc, #260]	; (8007530 <xTaskIncrementTick+0x154>)
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	4a3f      	ldr	r2, [pc, #252]	; (800752c <xTaskIncrementTick+0x150>)
 8007430:	6013      	str	r3, [r2, #0]
 8007432:	4a3f      	ldr	r2, [pc, #252]	; (8007530 <xTaskIncrementTick+0x154>)
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	6013      	str	r3, [r2, #0]
 8007438:	4b3e      	ldr	r3, [pc, #248]	; (8007534 <xTaskIncrementTick+0x158>)
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	3301      	adds	r3, #1
 800743e:	4a3d      	ldr	r2, [pc, #244]	; (8007534 <xTaskIncrementTick+0x158>)
 8007440:	6013      	str	r3, [r2, #0]
 8007442:	f000 fad1 	bl	80079e8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007446:	4b3c      	ldr	r3, [pc, #240]	; (8007538 <xTaskIncrementTick+0x15c>)
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	693a      	ldr	r2, [r7, #16]
 800744c:	429a      	cmp	r2, r3
 800744e:	d349      	bcc.n	80074e4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007450:	4b36      	ldr	r3, [pc, #216]	; (800752c <xTaskIncrementTick+0x150>)
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	2b00      	cmp	r3, #0
 8007458:	d104      	bne.n	8007464 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800745a:	4b37      	ldr	r3, [pc, #220]	; (8007538 <xTaskIncrementTick+0x15c>)
 800745c:	f04f 32ff 	mov.w	r2, #4294967295
 8007460:	601a      	str	r2, [r3, #0]
					break;
 8007462:	e03f      	b.n	80074e4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007464:	4b31      	ldr	r3, [pc, #196]	; (800752c <xTaskIncrementTick+0x150>)
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	68db      	ldr	r3, [r3, #12]
 800746a:	68db      	ldr	r3, [r3, #12]
 800746c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800746e:	68bb      	ldr	r3, [r7, #8]
 8007470:	685b      	ldr	r3, [r3, #4]
 8007472:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007474:	693a      	ldr	r2, [r7, #16]
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	429a      	cmp	r2, r3
 800747a:	d203      	bcs.n	8007484 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800747c:	4a2e      	ldr	r2, [pc, #184]	; (8007538 <xTaskIncrementTick+0x15c>)
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007482:	e02f      	b.n	80074e4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007484:	68bb      	ldr	r3, [r7, #8]
 8007486:	3304      	adds	r3, #4
 8007488:	4618      	mov	r0, r3
 800748a:	f7fe ff99 	bl	80063c0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800748e:	68bb      	ldr	r3, [r7, #8]
 8007490:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007492:	2b00      	cmp	r3, #0
 8007494:	d004      	beq.n	80074a0 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007496:	68bb      	ldr	r3, [r7, #8]
 8007498:	3318      	adds	r3, #24
 800749a:	4618      	mov	r0, r3
 800749c:	f7fe ff90 	bl	80063c0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80074a0:	68bb      	ldr	r3, [r7, #8]
 80074a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074a4:	4b25      	ldr	r3, [pc, #148]	; (800753c <xTaskIncrementTick+0x160>)
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	429a      	cmp	r2, r3
 80074aa:	d903      	bls.n	80074b4 <xTaskIncrementTick+0xd8>
 80074ac:	68bb      	ldr	r3, [r7, #8]
 80074ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074b0:	4a22      	ldr	r2, [pc, #136]	; (800753c <xTaskIncrementTick+0x160>)
 80074b2:	6013      	str	r3, [r2, #0]
 80074b4:	68bb      	ldr	r3, [r7, #8]
 80074b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074b8:	4613      	mov	r3, r2
 80074ba:	009b      	lsls	r3, r3, #2
 80074bc:	4413      	add	r3, r2
 80074be:	009b      	lsls	r3, r3, #2
 80074c0:	4a1f      	ldr	r2, [pc, #124]	; (8007540 <xTaskIncrementTick+0x164>)
 80074c2:	441a      	add	r2, r3
 80074c4:	68bb      	ldr	r3, [r7, #8]
 80074c6:	3304      	adds	r3, #4
 80074c8:	4619      	mov	r1, r3
 80074ca:	4610      	mov	r0, r2
 80074cc:	f7fe ff1b 	bl	8006306 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80074d0:	68bb      	ldr	r3, [r7, #8]
 80074d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074d4:	4b1b      	ldr	r3, [pc, #108]	; (8007544 <xTaskIncrementTick+0x168>)
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074da:	429a      	cmp	r2, r3
 80074dc:	d3b8      	bcc.n	8007450 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80074de:	2301      	movs	r3, #1
 80074e0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80074e2:	e7b5      	b.n	8007450 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80074e4:	4b17      	ldr	r3, [pc, #92]	; (8007544 <xTaskIncrementTick+0x168>)
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074ea:	4915      	ldr	r1, [pc, #84]	; (8007540 <xTaskIncrementTick+0x164>)
 80074ec:	4613      	mov	r3, r2
 80074ee:	009b      	lsls	r3, r3, #2
 80074f0:	4413      	add	r3, r2
 80074f2:	009b      	lsls	r3, r3, #2
 80074f4:	440b      	add	r3, r1
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	2b01      	cmp	r3, #1
 80074fa:	d901      	bls.n	8007500 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80074fc:	2301      	movs	r3, #1
 80074fe:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007500:	4b11      	ldr	r3, [pc, #68]	; (8007548 <xTaskIncrementTick+0x16c>)
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	2b00      	cmp	r3, #0
 8007506:	d007      	beq.n	8007518 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8007508:	2301      	movs	r3, #1
 800750a:	617b      	str	r3, [r7, #20]
 800750c:	e004      	b.n	8007518 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800750e:	4b0f      	ldr	r3, [pc, #60]	; (800754c <xTaskIncrementTick+0x170>)
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	3301      	adds	r3, #1
 8007514:	4a0d      	ldr	r2, [pc, #52]	; (800754c <xTaskIncrementTick+0x170>)
 8007516:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007518:	697b      	ldr	r3, [r7, #20]
}
 800751a:	4618      	mov	r0, r3
 800751c:	3718      	adds	r7, #24
 800751e:	46bd      	mov	sp, r7
 8007520:	bd80      	pop	{r7, pc}
 8007522:	bf00      	nop
 8007524:	20002974 	.word	0x20002974
 8007528:	20002950 	.word	0x20002950
 800752c:	20002904 	.word	0x20002904
 8007530:	20002908 	.word	0x20002908
 8007534:	20002964 	.word	0x20002964
 8007538:	2000296c 	.word	0x2000296c
 800753c:	20002954 	.word	0x20002954
 8007540:	2000247c 	.word	0x2000247c
 8007544:	20002478 	.word	0x20002478
 8007548:	20002960 	.word	0x20002960
 800754c:	2000295c 	.word	0x2000295c

08007550 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007550:	b480      	push	{r7}
 8007552:	b085      	sub	sp, #20
 8007554:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007556:	4b28      	ldr	r3, [pc, #160]	; (80075f8 <vTaskSwitchContext+0xa8>)
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	2b00      	cmp	r3, #0
 800755c:	d003      	beq.n	8007566 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800755e:	4b27      	ldr	r3, [pc, #156]	; (80075fc <vTaskSwitchContext+0xac>)
 8007560:	2201      	movs	r2, #1
 8007562:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007564:	e041      	b.n	80075ea <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8007566:	4b25      	ldr	r3, [pc, #148]	; (80075fc <vTaskSwitchContext+0xac>)
 8007568:	2200      	movs	r2, #0
 800756a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800756c:	4b24      	ldr	r3, [pc, #144]	; (8007600 <vTaskSwitchContext+0xb0>)
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	60fb      	str	r3, [r7, #12]
 8007572:	e010      	b.n	8007596 <vTaskSwitchContext+0x46>
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	2b00      	cmp	r3, #0
 8007578:	d10a      	bne.n	8007590 <vTaskSwitchContext+0x40>
	__asm volatile
 800757a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800757e:	f383 8811 	msr	BASEPRI, r3
 8007582:	f3bf 8f6f 	isb	sy
 8007586:	f3bf 8f4f 	dsb	sy
 800758a:	607b      	str	r3, [r7, #4]
}
 800758c:	bf00      	nop
 800758e:	e7fe      	b.n	800758e <vTaskSwitchContext+0x3e>
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	3b01      	subs	r3, #1
 8007594:	60fb      	str	r3, [r7, #12]
 8007596:	491b      	ldr	r1, [pc, #108]	; (8007604 <vTaskSwitchContext+0xb4>)
 8007598:	68fa      	ldr	r2, [r7, #12]
 800759a:	4613      	mov	r3, r2
 800759c:	009b      	lsls	r3, r3, #2
 800759e:	4413      	add	r3, r2
 80075a0:	009b      	lsls	r3, r3, #2
 80075a2:	440b      	add	r3, r1
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d0e4      	beq.n	8007574 <vTaskSwitchContext+0x24>
 80075aa:	68fa      	ldr	r2, [r7, #12]
 80075ac:	4613      	mov	r3, r2
 80075ae:	009b      	lsls	r3, r3, #2
 80075b0:	4413      	add	r3, r2
 80075b2:	009b      	lsls	r3, r3, #2
 80075b4:	4a13      	ldr	r2, [pc, #76]	; (8007604 <vTaskSwitchContext+0xb4>)
 80075b6:	4413      	add	r3, r2
 80075b8:	60bb      	str	r3, [r7, #8]
 80075ba:	68bb      	ldr	r3, [r7, #8]
 80075bc:	685b      	ldr	r3, [r3, #4]
 80075be:	685a      	ldr	r2, [r3, #4]
 80075c0:	68bb      	ldr	r3, [r7, #8]
 80075c2:	605a      	str	r2, [r3, #4]
 80075c4:	68bb      	ldr	r3, [r7, #8]
 80075c6:	685a      	ldr	r2, [r3, #4]
 80075c8:	68bb      	ldr	r3, [r7, #8]
 80075ca:	3308      	adds	r3, #8
 80075cc:	429a      	cmp	r2, r3
 80075ce:	d104      	bne.n	80075da <vTaskSwitchContext+0x8a>
 80075d0:	68bb      	ldr	r3, [r7, #8]
 80075d2:	685b      	ldr	r3, [r3, #4]
 80075d4:	685a      	ldr	r2, [r3, #4]
 80075d6:	68bb      	ldr	r3, [r7, #8]
 80075d8:	605a      	str	r2, [r3, #4]
 80075da:	68bb      	ldr	r3, [r7, #8]
 80075dc:	685b      	ldr	r3, [r3, #4]
 80075de:	68db      	ldr	r3, [r3, #12]
 80075e0:	4a09      	ldr	r2, [pc, #36]	; (8007608 <vTaskSwitchContext+0xb8>)
 80075e2:	6013      	str	r3, [r2, #0]
 80075e4:	4a06      	ldr	r2, [pc, #24]	; (8007600 <vTaskSwitchContext+0xb0>)
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	6013      	str	r3, [r2, #0]
}
 80075ea:	bf00      	nop
 80075ec:	3714      	adds	r7, #20
 80075ee:	46bd      	mov	sp, r7
 80075f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f4:	4770      	bx	lr
 80075f6:	bf00      	nop
 80075f8:	20002974 	.word	0x20002974
 80075fc:	20002960 	.word	0x20002960
 8007600:	20002954 	.word	0x20002954
 8007604:	2000247c 	.word	0x2000247c
 8007608:	20002478 	.word	0x20002478

0800760c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800760c:	b580      	push	{r7, lr}
 800760e:	b084      	sub	sp, #16
 8007610:	af00      	add	r7, sp, #0
 8007612:	6078      	str	r0, [r7, #4]
 8007614:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	2b00      	cmp	r3, #0
 800761a:	d10a      	bne.n	8007632 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800761c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007620:	f383 8811 	msr	BASEPRI, r3
 8007624:	f3bf 8f6f 	isb	sy
 8007628:	f3bf 8f4f 	dsb	sy
 800762c:	60fb      	str	r3, [r7, #12]
}
 800762e:	bf00      	nop
 8007630:	e7fe      	b.n	8007630 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007632:	4b07      	ldr	r3, [pc, #28]	; (8007650 <vTaskPlaceOnEventList+0x44>)
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	3318      	adds	r3, #24
 8007638:	4619      	mov	r1, r3
 800763a:	6878      	ldr	r0, [r7, #4]
 800763c:	f7fe fe87 	bl	800634e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007640:	2101      	movs	r1, #1
 8007642:	6838      	ldr	r0, [r7, #0]
 8007644:	f000 fa7c 	bl	8007b40 <prvAddCurrentTaskToDelayedList>
}
 8007648:	bf00      	nop
 800764a:	3710      	adds	r7, #16
 800764c:	46bd      	mov	sp, r7
 800764e:	bd80      	pop	{r7, pc}
 8007650:	20002478 	.word	0x20002478

08007654 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007654:	b580      	push	{r7, lr}
 8007656:	b086      	sub	sp, #24
 8007658:	af00      	add	r7, sp, #0
 800765a:	60f8      	str	r0, [r7, #12]
 800765c:	60b9      	str	r1, [r7, #8]
 800765e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	2b00      	cmp	r3, #0
 8007664:	d10a      	bne.n	800767c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8007666:	f04f 0350 	mov.w	r3, #80	; 0x50
 800766a:	f383 8811 	msr	BASEPRI, r3
 800766e:	f3bf 8f6f 	isb	sy
 8007672:	f3bf 8f4f 	dsb	sy
 8007676:	617b      	str	r3, [r7, #20]
}
 8007678:	bf00      	nop
 800767a:	e7fe      	b.n	800767a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800767c:	4b0a      	ldr	r3, [pc, #40]	; (80076a8 <vTaskPlaceOnEventListRestricted+0x54>)
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	3318      	adds	r3, #24
 8007682:	4619      	mov	r1, r3
 8007684:	68f8      	ldr	r0, [r7, #12]
 8007686:	f7fe fe3e 	bl	8006306 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	2b00      	cmp	r3, #0
 800768e:	d002      	beq.n	8007696 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8007690:	f04f 33ff 	mov.w	r3, #4294967295
 8007694:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007696:	6879      	ldr	r1, [r7, #4]
 8007698:	68b8      	ldr	r0, [r7, #8]
 800769a:	f000 fa51 	bl	8007b40 <prvAddCurrentTaskToDelayedList>
	}
 800769e:	bf00      	nop
 80076a0:	3718      	adds	r7, #24
 80076a2:	46bd      	mov	sp, r7
 80076a4:	bd80      	pop	{r7, pc}
 80076a6:	bf00      	nop
 80076a8:	20002478 	.word	0x20002478

080076ac <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80076ac:	b580      	push	{r7, lr}
 80076ae:	b086      	sub	sp, #24
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	68db      	ldr	r3, [r3, #12]
 80076b8:	68db      	ldr	r3, [r3, #12]
 80076ba:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80076bc:	693b      	ldr	r3, [r7, #16]
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d10a      	bne.n	80076d8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80076c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076c6:	f383 8811 	msr	BASEPRI, r3
 80076ca:	f3bf 8f6f 	isb	sy
 80076ce:	f3bf 8f4f 	dsb	sy
 80076d2:	60fb      	str	r3, [r7, #12]
}
 80076d4:	bf00      	nop
 80076d6:	e7fe      	b.n	80076d6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80076d8:	693b      	ldr	r3, [r7, #16]
 80076da:	3318      	adds	r3, #24
 80076dc:	4618      	mov	r0, r3
 80076de:	f7fe fe6f 	bl	80063c0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80076e2:	4b1e      	ldr	r3, [pc, #120]	; (800775c <xTaskRemoveFromEventList+0xb0>)
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d11d      	bne.n	8007726 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80076ea:	693b      	ldr	r3, [r7, #16]
 80076ec:	3304      	adds	r3, #4
 80076ee:	4618      	mov	r0, r3
 80076f0:	f7fe fe66 	bl	80063c0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80076f4:	693b      	ldr	r3, [r7, #16]
 80076f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076f8:	4b19      	ldr	r3, [pc, #100]	; (8007760 <xTaskRemoveFromEventList+0xb4>)
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	429a      	cmp	r2, r3
 80076fe:	d903      	bls.n	8007708 <xTaskRemoveFromEventList+0x5c>
 8007700:	693b      	ldr	r3, [r7, #16]
 8007702:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007704:	4a16      	ldr	r2, [pc, #88]	; (8007760 <xTaskRemoveFromEventList+0xb4>)
 8007706:	6013      	str	r3, [r2, #0]
 8007708:	693b      	ldr	r3, [r7, #16]
 800770a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800770c:	4613      	mov	r3, r2
 800770e:	009b      	lsls	r3, r3, #2
 8007710:	4413      	add	r3, r2
 8007712:	009b      	lsls	r3, r3, #2
 8007714:	4a13      	ldr	r2, [pc, #76]	; (8007764 <xTaskRemoveFromEventList+0xb8>)
 8007716:	441a      	add	r2, r3
 8007718:	693b      	ldr	r3, [r7, #16]
 800771a:	3304      	adds	r3, #4
 800771c:	4619      	mov	r1, r3
 800771e:	4610      	mov	r0, r2
 8007720:	f7fe fdf1 	bl	8006306 <vListInsertEnd>
 8007724:	e005      	b.n	8007732 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007726:	693b      	ldr	r3, [r7, #16]
 8007728:	3318      	adds	r3, #24
 800772a:	4619      	mov	r1, r3
 800772c:	480e      	ldr	r0, [pc, #56]	; (8007768 <xTaskRemoveFromEventList+0xbc>)
 800772e:	f7fe fdea 	bl	8006306 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007732:	693b      	ldr	r3, [r7, #16]
 8007734:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007736:	4b0d      	ldr	r3, [pc, #52]	; (800776c <xTaskRemoveFromEventList+0xc0>)
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800773c:	429a      	cmp	r2, r3
 800773e:	d905      	bls.n	800774c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007740:	2301      	movs	r3, #1
 8007742:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007744:	4b0a      	ldr	r3, [pc, #40]	; (8007770 <xTaskRemoveFromEventList+0xc4>)
 8007746:	2201      	movs	r2, #1
 8007748:	601a      	str	r2, [r3, #0]
 800774a:	e001      	b.n	8007750 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800774c:	2300      	movs	r3, #0
 800774e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007750:	697b      	ldr	r3, [r7, #20]
}
 8007752:	4618      	mov	r0, r3
 8007754:	3718      	adds	r7, #24
 8007756:	46bd      	mov	sp, r7
 8007758:	bd80      	pop	{r7, pc}
 800775a:	bf00      	nop
 800775c:	20002974 	.word	0x20002974
 8007760:	20002954 	.word	0x20002954
 8007764:	2000247c 	.word	0x2000247c
 8007768:	2000290c 	.word	0x2000290c
 800776c:	20002478 	.word	0x20002478
 8007770:	20002960 	.word	0x20002960

08007774 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007774:	b480      	push	{r7}
 8007776:	b083      	sub	sp, #12
 8007778:	af00      	add	r7, sp, #0
 800777a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800777c:	4b06      	ldr	r3, [pc, #24]	; (8007798 <vTaskInternalSetTimeOutState+0x24>)
 800777e:	681a      	ldr	r2, [r3, #0]
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007784:	4b05      	ldr	r3, [pc, #20]	; (800779c <vTaskInternalSetTimeOutState+0x28>)
 8007786:	681a      	ldr	r2, [r3, #0]
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	605a      	str	r2, [r3, #4]
}
 800778c:	bf00      	nop
 800778e:	370c      	adds	r7, #12
 8007790:	46bd      	mov	sp, r7
 8007792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007796:	4770      	bx	lr
 8007798:	20002964 	.word	0x20002964
 800779c:	20002950 	.word	0x20002950

080077a0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80077a0:	b580      	push	{r7, lr}
 80077a2:	b088      	sub	sp, #32
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	6078      	str	r0, [r7, #4]
 80077a8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d10a      	bne.n	80077c6 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80077b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077b4:	f383 8811 	msr	BASEPRI, r3
 80077b8:	f3bf 8f6f 	isb	sy
 80077bc:	f3bf 8f4f 	dsb	sy
 80077c0:	613b      	str	r3, [r7, #16]
}
 80077c2:	bf00      	nop
 80077c4:	e7fe      	b.n	80077c4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80077c6:	683b      	ldr	r3, [r7, #0]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d10a      	bne.n	80077e2 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80077cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077d0:	f383 8811 	msr	BASEPRI, r3
 80077d4:	f3bf 8f6f 	isb	sy
 80077d8:	f3bf 8f4f 	dsb	sy
 80077dc:	60fb      	str	r3, [r7, #12]
}
 80077de:	bf00      	nop
 80077e0:	e7fe      	b.n	80077e0 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80077e2:	f000 fe7f 	bl	80084e4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80077e6:	4b1d      	ldr	r3, [pc, #116]	; (800785c <xTaskCheckForTimeOut+0xbc>)
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	685b      	ldr	r3, [r3, #4]
 80077f0:	69ba      	ldr	r2, [r7, #24]
 80077f2:	1ad3      	subs	r3, r2, r3
 80077f4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80077f6:	683b      	ldr	r3, [r7, #0]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077fe:	d102      	bne.n	8007806 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007800:	2300      	movs	r3, #0
 8007802:	61fb      	str	r3, [r7, #28]
 8007804:	e023      	b.n	800784e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	681a      	ldr	r2, [r3, #0]
 800780a:	4b15      	ldr	r3, [pc, #84]	; (8007860 <xTaskCheckForTimeOut+0xc0>)
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	429a      	cmp	r2, r3
 8007810:	d007      	beq.n	8007822 <xTaskCheckForTimeOut+0x82>
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	685b      	ldr	r3, [r3, #4]
 8007816:	69ba      	ldr	r2, [r7, #24]
 8007818:	429a      	cmp	r2, r3
 800781a:	d302      	bcc.n	8007822 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800781c:	2301      	movs	r3, #1
 800781e:	61fb      	str	r3, [r7, #28]
 8007820:	e015      	b.n	800784e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007822:	683b      	ldr	r3, [r7, #0]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	697a      	ldr	r2, [r7, #20]
 8007828:	429a      	cmp	r2, r3
 800782a:	d20b      	bcs.n	8007844 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800782c:	683b      	ldr	r3, [r7, #0]
 800782e:	681a      	ldr	r2, [r3, #0]
 8007830:	697b      	ldr	r3, [r7, #20]
 8007832:	1ad2      	subs	r2, r2, r3
 8007834:	683b      	ldr	r3, [r7, #0]
 8007836:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007838:	6878      	ldr	r0, [r7, #4]
 800783a:	f7ff ff9b 	bl	8007774 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800783e:	2300      	movs	r3, #0
 8007840:	61fb      	str	r3, [r7, #28]
 8007842:	e004      	b.n	800784e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8007844:	683b      	ldr	r3, [r7, #0]
 8007846:	2200      	movs	r2, #0
 8007848:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800784a:	2301      	movs	r3, #1
 800784c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800784e:	f000 fe79 	bl	8008544 <vPortExitCritical>

	return xReturn;
 8007852:	69fb      	ldr	r3, [r7, #28]
}
 8007854:	4618      	mov	r0, r3
 8007856:	3720      	adds	r7, #32
 8007858:	46bd      	mov	sp, r7
 800785a:	bd80      	pop	{r7, pc}
 800785c:	20002950 	.word	0x20002950
 8007860:	20002964 	.word	0x20002964

08007864 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007864:	b480      	push	{r7}
 8007866:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007868:	4b03      	ldr	r3, [pc, #12]	; (8007878 <vTaskMissedYield+0x14>)
 800786a:	2201      	movs	r2, #1
 800786c:	601a      	str	r2, [r3, #0]
}
 800786e:	bf00      	nop
 8007870:	46bd      	mov	sp, r7
 8007872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007876:	4770      	bx	lr
 8007878:	20002960 	.word	0x20002960

0800787c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800787c:	b580      	push	{r7, lr}
 800787e:	b082      	sub	sp, #8
 8007880:	af00      	add	r7, sp, #0
 8007882:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007884:	f000 f852 	bl	800792c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007888:	4b06      	ldr	r3, [pc, #24]	; (80078a4 <prvIdleTask+0x28>)
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	2b01      	cmp	r3, #1
 800788e:	d9f9      	bls.n	8007884 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007890:	4b05      	ldr	r3, [pc, #20]	; (80078a8 <prvIdleTask+0x2c>)
 8007892:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007896:	601a      	str	r2, [r3, #0]
 8007898:	f3bf 8f4f 	dsb	sy
 800789c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80078a0:	e7f0      	b.n	8007884 <prvIdleTask+0x8>
 80078a2:	bf00      	nop
 80078a4:	2000247c 	.word	0x2000247c
 80078a8:	e000ed04 	.word	0xe000ed04

080078ac <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80078ac:	b580      	push	{r7, lr}
 80078ae:	b082      	sub	sp, #8
 80078b0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80078b2:	2300      	movs	r3, #0
 80078b4:	607b      	str	r3, [r7, #4]
 80078b6:	e00c      	b.n	80078d2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80078b8:	687a      	ldr	r2, [r7, #4]
 80078ba:	4613      	mov	r3, r2
 80078bc:	009b      	lsls	r3, r3, #2
 80078be:	4413      	add	r3, r2
 80078c0:	009b      	lsls	r3, r3, #2
 80078c2:	4a12      	ldr	r2, [pc, #72]	; (800790c <prvInitialiseTaskLists+0x60>)
 80078c4:	4413      	add	r3, r2
 80078c6:	4618      	mov	r0, r3
 80078c8:	f7fe fcf0 	bl	80062ac <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	3301      	adds	r3, #1
 80078d0:	607b      	str	r3, [r7, #4]
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	2b37      	cmp	r3, #55	; 0x37
 80078d6:	d9ef      	bls.n	80078b8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80078d8:	480d      	ldr	r0, [pc, #52]	; (8007910 <prvInitialiseTaskLists+0x64>)
 80078da:	f7fe fce7 	bl	80062ac <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80078de:	480d      	ldr	r0, [pc, #52]	; (8007914 <prvInitialiseTaskLists+0x68>)
 80078e0:	f7fe fce4 	bl	80062ac <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80078e4:	480c      	ldr	r0, [pc, #48]	; (8007918 <prvInitialiseTaskLists+0x6c>)
 80078e6:	f7fe fce1 	bl	80062ac <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80078ea:	480c      	ldr	r0, [pc, #48]	; (800791c <prvInitialiseTaskLists+0x70>)
 80078ec:	f7fe fcde 	bl	80062ac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80078f0:	480b      	ldr	r0, [pc, #44]	; (8007920 <prvInitialiseTaskLists+0x74>)
 80078f2:	f7fe fcdb 	bl	80062ac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80078f6:	4b0b      	ldr	r3, [pc, #44]	; (8007924 <prvInitialiseTaskLists+0x78>)
 80078f8:	4a05      	ldr	r2, [pc, #20]	; (8007910 <prvInitialiseTaskLists+0x64>)
 80078fa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80078fc:	4b0a      	ldr	r3, [pc, #40]	; (8007928 <prvInitialiseTaskLists+0x7c>)
 80078fe:	4a05      	ldr	r2, [pc, #20]	; (8007914 <prvInitialiseTaskLists+0x68>)
 8007900:	601a      	str	r2, [r3, #0]
}
 8007902:	bf00      	nop
 8007904:	3708      	adds	r7, #8
 8007906:	46bd      	mov	sp, r7
 8007908:	bd80      	pop	{r7, pc}
 800790a:	bf00      	nop
 800790c:	2000247c 	.word	0x2000247c
 8007910:	200028dc 	.word	0x200028dc
 8007914:	200028f0 	.word	0x200028f0
 8007918:	2000290c 	.word	0x2000290c
 800791c:	20002920 	.word	0x20002920
 8007920:	20002938 	.word	0x20002938
 8007924:	20002904 	.word	0x20002904
 8007928:	20002908 	.word	0x20002908

0800792c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800792c:	b580      	push	{r7, lr}
 800792e:	b082      	sub	sp, #8
 8007930:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007932:	e019      	b.n	8007968 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007934:	f000 fdd6 	bl	80084e4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007938:	4b10      	ldr	r3, [pc, #64]	; (800797c <prvCheckTasksWaitingTermination+0x50>)
 800793a:	68db      	ldr	r3, [r3, #12]
 800793c:	68db      	ldr	r3, [r3, #12]
 800793e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	3304      	adds	r3, #4
 8007944:	4618      	mov	r0, r3
 8007946:	f7fe fd3b 	bl	80063c0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800794a:	4b0d      	ldr	r3, [pc, #52]	; (8007980 <prvCheckTasksWaitingTermination+0x54>)
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	3b01      	subs	r3, #1
 8007950:	4a0b      	ldr	r2, [pc, #44]	; (8007980 <prvCheckTasksWaitingTermination+0x54>)
 8007952:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007954:	4b0b      	ldr	r3, [pc, #44]	; (8007984 <prvCheckTasksWaitingTermination+0x58>)
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	3b01      	subs	r3, #1
 800795a:	4a0a      	ldr	r2, [pc, #40]	; (8007984 <prvCheckTasksWaitingTermination+0x58>)
 800795c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800795e:	f000 fdf1 	bl	8008544 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007962:	6878      	ldr	r0, [r7, #4]
 8007964:	f000 f810 	bl	8007988 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007968:	4b06      	ldr	r3, [pc, #24]	; (8007984 <prvCheckTasksWaitingTermination+0x58>)
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	2b00      	cmp	r3, #0
 800796e:	d1e1      	bne.n	8007934 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007970:	bf00      	nop
 8007972:	bf00      	nop
 8007974:	3708      	adds	r7, #8
 8007976:	46bd      	mov	sp, r7
 8007978:	bd80      	pop	{r7, pc}
 800797a:	bf00      	nop
 800797c:	20002920 	.word	0x20002920
 8007980:	2000294c 	.word	0x2000294c
 8007984:	20002934 	.word	0x20002934

08007988 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007988:	b580      	push	{r7, lr}
 800798a:	b084      	sub	sp, #16
 800798c:	af00      	add	r7, sp, #0
 800798e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8007996:	2b00      	cmp	r3, #0
 8007998:	d108      	bne.n	80079ac <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800799e:	4618      	mov	r0, r3
 80079a0:	f000 ff8e 	bl	80088c0 <vPortFree>
				vPortFree( pxTCB );
 80079a4:	6878      	ldr	r0, [r7, #4]
 80079a6:	f000 ff8b 	bl	80088c0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80079aa:	e018      	b.n	80079de <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80079b2:	2b01      	cmp	r3, #1
 80079b4:	d103      	bne.n	80079be <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80079b6:	6878      	ldr	r0, [r7, #4]
 80079b8:	f000 ff82 	bl	80088c0 <vPortFree>
	}
 80079bc:	e00f      	b.n	80079de <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80079c4:	2b02      	cmp	r3, #2
 80079c6:	d00a      	beq.n	80079de <prvDeleteTCB+0x56>
	__asm volatile
 80079c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079cc:	f383 8811 	msr	BASEPRI, r3
 80079d0:	f3bf 8f6f 	isb	sy
 80079d4:	f3bf 8f4f 	dsb	sy
 80079d8:	60fb      	str	r3, [r7, #12]
}
 80079da:	bf00      	nop
 80079dc:	e7fe      	b.n	80079dc <prvDeleteTCB+0x54>
	}
 80079de:	bf00      	nop
 80079e0:	3710      	adds	r7, #16
 80079e2:	46bd      	mov	sp, r7
 80079e4:	bd80      	pop	{r7, pc}
	...

080079e8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80079e8:	b480      	push	{r7}
 80079ea:	b083      	sub	sp, #12
 80079ec:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80079ee:	4b0c      	ldr	r3, [pc, #48]	; (8007a20 <prvResetNextTaskUnblockTime+0x38>)
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d104      	bne.n	8007a02 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80079f8:	4b0a      	ldr	r3, [pc, #40]	; (8007a24 <prvResetNextTaskUnblockTime+0x3c>)
 80079fa:	f04f 32ff 	mov.w	r2, #4294967295
 80079fe:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007a00:	e008      	b.n	8007a14 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007a02:	4b07      	ldr	r3, [pc, #28]	; (8007a20 <prvResetNextTaskUnblockTime+0x38>)
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	68db      	ldr	r3, [r3, #12]
 8007a08:	68db      	ldr	r3, [r3, #12]
 8007a0a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	685b      	ldr	r3, [r3, #4]
 8007a10:	4a04      	ldr	r2, [pc, #16]	; (8007a24 <prvResetNextTaskUnblockTime+0x3c>)
 8007a12:	6013      	str	r3, [r2, #0]
}
 8007a14:	bf00      	nop
 8007a16:	370c      	adds	r7, #12
 8007a18:	46bd      	mov	sp, r7
 8007a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1e:	4770      	bx	lr
 8007a20:	20002904 	.word	0x20002904
 8007a24:	2000296c 	.word	0x2000296c

08007a28 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007a28:	b480      	push	{r7}
 8007a2a:	b083      	sub	sp, #12
 8007a2c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007a2e:	4b0b      	ldr	r3, [pc, #44]	; (8007a5c <xTaskGetSchedulerState+0x34>)
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d102      	bne.n	8007a3c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007a36:	2301      	movs	r3, #1
 8007a38:	607b      	str	r3, [r7, #4]
 8007a3a:	e008      	b.n	8007a4e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007a3c:	4b08      	ldr	r3, [pc, #32]	; (8007a60 <xTaskGetSchedulerState+0x38>)
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d102      	bne.n	8007a4a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007a44:	2302      	movs	r3, #2
 8007a46:	607b      	str	r3, [r7, #4]
 8007a48:	e001      	b.n	8007a4e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007a4a:	2300      	movs	r3, #0
 8007a4c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007a4e:	687b      	ldr	r3, [r7, #4]
	}
 8007a50:	4618      	mov	r0, r3
 8007a52:	370c      	adds	r7, #12
 8007a54:	46bd      	mov	sp, r7
 8007a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a5a:	4770      	bx	lr
 8007a5c:	20002958 	.word	0x20002958
 8007a60:	20002974 	.word	0x20002974

08007a64 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007a64:	b580      	push	{r7, lr}
 8007a66:	b086      	sub	sp, #24
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007a70:	2300      	movs	r3, #0
 8007a72:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d056      	beq.n	8007b28 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007a7a:	4b2e      	ldr	r3, [pc, #184]	; (8007b34 <xTaskPriorityDisinherit+0xd0>)
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	693a      	ldr	r2, [r7, #16]
 8007a80:	429a      	cmp	r2, r3
 8007a82:	d00a      	beq.n	8007a9a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8007a84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a88:	f383 8811 	msr	BASEPRI, r3
 8007a8c:	f3bf 8f6f 	isb	sy
 8007a90:	f3bf 8f4f 	dsb	sy
 8007a94:	60fb      	str	r3, [r7, #12]
}
 8007a96:	bf00      	nop
 8007a98:	e7fe      	b.n	8007a98 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007a9a:	693b      	ldr	r3, [r7, #16]
 8007a9c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d10a      	bne.n	8007ab8 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8007aa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007aa6:	f383 8811 	msr	BASEPRI, r3
 8007aaa:	f3bf 8f6f 	isb	sy
 8007aae:	f3bf 8f4f 	dsb	sy
 8007ab2:	60bb      	str	r3, [r7, #8]
}
 8007ab4:	bf00      	nop
 8007ab6:	e7fe      	b.n	8007ab6 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8007ab8:	693b      	ldr	r3, [r7, #16]
 8007aba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007abc:	1e5a      	subs	r2, r3, #1
 8007abe:	693b      	ldr	r3, [r7, #16]
 8007ac0:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007ac2:	693b      	ldr	r3, [r7, #16]
 8007ac4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ac6:	693b      	ldr	r3, [r7, #16]
 8007ac8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007aca:	429a      	cmp	r2, r3
 8007acc:	d02c      	beq.n	8007b28 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007ace:	693b      	ldr	r3, [r7, #16]
 8007ad0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d128      	bne.n	8007b28 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007ad6:	693b      	ldr	r3, [r7, #16]
 8007ad8:	3304      	adds	r3, #4
 8007ada:	4618      	mov	r0, r3
 8007adc:	f7fe fc70 	bl	80063c0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007ae0:	693b      	ldr	r3, [r7, #16]
 8007ae2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007ae4:	693b      	ldr	r3, [r7, #16]
 8007ae6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007ae8:	693b      	ldr	r3, [r7, #16]
 8007aea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007aec:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007af0:	693b      	ldr	r3, [r7, #16]
 8007af2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007af4:	693b      	ldr	r3, [r7, #16]
 8007af6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007af8:	4b0f      	ldr	r3, [pc, #60]	; (8007b38 <xTaskPriorityDisinherit+0xd4>)
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	429a      	cmp	r2, r3
 8007afe:	d903      	bls.n	8007b08 <xTaskPriorityDisinherit+0xa4>
 8007b00:	693b      	ldr	r3, [r7, #16]
 8007b02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b04:	4a0c      	ldr	r2, [pc, #48]	; (8007b38 <xTaskPriorityDisinherit+0xd4>)
 8007b06:	6013      	str	r3, [r2, #0]
 8007b08:	693b      	ldr	r3, [r7, #16]
 8007b0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b0c:	4613      	mov	r3, r2
 8007b0e:	009b      	lsls	r3, r3, #2
 8007b10:	4413      	add	r3, r2
 8007b12:	009b      	lsls	r3, r3, #2
 8007b14:	4a09      	ldr	r2, [pc, #36]	; (8007b3c <xTaskPriorityDisinherit+0xd8>)
 8007b16:	441a      	add	r2, r3
 8007b18:	693b      	ldr	r3, [r7, #16]
 8007b1a:	3304      	adds	r3, #4
 8007b1c:	4619      	mov	r1, r3
 8007b1e:	4610      	mov	r0, r2
 8007b20:	f7fe fbf1 	bl	8006306 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007b24:	2301      	movs	r3, #1
 8007b26:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007b28:	697b      	ldr	r3, [r7, #20]
	}
 8007b2a:	4618      	mov	r0, r3
 8007b2c:	3718      	adds	r7, #24
 8007b2e:	46bd      	mov	sp, r7
 8007b30:	bd80      	pop	{r7, pc}
 8007b32:	bf00      	nop
 8007b34:	20002478 	.word	0x20002478
 8007b38:	20002954 	.word	0x20002954
 8007b3c:	2000247c 	.word	0x2000247c

08007b40 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007b40:	b580      	push	{r7, lr}
 8007b42:	b084      	sub	sp, #16
 8007b44:	af00      	add	r7, sp, #0
 8007b46:	6078      	str	r0, [r7, #4]
 8007b48:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007b4a:	4b21      	ldr	r3, [pc, #132]	; (8007bd0 <prvAddCurrentTaskToDelayedList+0x90>)
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007b50:	4b20      	ldr	r3, [pc, #128]	; (8007bd4 <prvAddCurrentTaskToDelayedList+0x94>)
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	3304      	adds	r3, #4
 8007b56:	4618      	mov	r0, r3
 8007b58:	f7fe fc32 	bl	80063c0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b62:	d10a      	bne.n	8007b7a <prvAddCurrentTaskToDelayedList+0x3a>
 8007b64:	683b      	ldr	r3, [r7, #0]
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d007      	beq.n	8007b7a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007b6a:	4b1a      	ldr	r3, [pc, #104]	; (8007bd4 <prvAddCurrentTaskToDelayedList+0x94>)
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	3304      	adds	r3, #4
 8007b70:	4619      	mov	r1, r3
 8007b72:	4819      	ldr	r0, [pc, #100]	; (8007bd8 <prvAddCurrentTaskToDelayedList+0x98>)
 8007b74:	f7fe fbc7 	bl	8006306 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007b78:	e026      	b.n	8007bc8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007b7a:	68fa      	ldr	r2, [r7, #12]
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	4413      	add	r3, r2
 8007b80:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007b82:	4b14      	ldr	r3, [pc, #80]	; (8007bd4 <prvAddCurrentTaskToDelayedList+0x94>)
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	68ba      	ldr	r2, [r7, #8]
 8007b88:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007b8a:	68ba      	ldr	r2, [r7, #8]
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	429a      	cmp	r2, r3
 8007b90:	d209      	bcs.n	8007ba6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007b92:	4b12      	ldr	r3, [pc, #72]	; (8007bdc <prvAddCurrentTaskToDelayedList+0x9c>)
 8007b94:	681a      	ldr	r2, [r3, #0]
 8007b96:	4b0f      	ldr	r3, [pc, #60]	; (8007bd4 <prvAddCurrentTaskToDelayedList+0x94>)
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	3304      	adds	r3, #4
 8007b9c:	4619      	mov	r1, r3
 8007b9e:	4610      	mov	r0, r2
 8007ba0:	f7fe fbd5 	bl	800634e <vListInsert>
}
 8007ba4:	e010      	b.n	8007bc8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007ba6:	4b0e      	ldr	r3, [pc, #56]	; (8007be0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8007ba8:	681a      	ldr	r2, [r3, #0]
 8007baa:	4b0a      	ldr	r3, [pc, #40]	; (8007bd4 <prvAddCurrentTaskToDelayedList+0x94>)
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	3304      	adds	r3, #4
 8007bb0:	4619      	mov	r1, r3
 8007bb2:	4610      	mov	r0, r2
 8007bb4:	f7fe fbcb 	bl	800634e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007bb8:	4b0a      	ldr	r3, [pc, #40]	; (8007be4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	68ba      	ldr	r2, [r7, #8]
 8007bbe:	429a      	cmp	r2, r3
 8007bc0:	d202      	bcs.n	8007bc8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007bc2:	4a08      	ldr	r2, [pc, #32]	; (8007be4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007bc4:	68bb      	ldr	r3, [r7, #8]
 8007bc6:	6013      	str	r3, [r2, #0]
}
 8007bc8:	bf00      	nop
 8007bca:	3710      	adds	r7, #16
 8007bcc:	46bd      	mov	sp, r7
 8007bce:	bd80      	pop	{r7, pc}
 8007bd0:	20002950 	.word	0x20002950
 8007bd4:	20002478 	.word	0x20002478
 8007bd8:	20002938 	.word	0x20002938
 8007bdc:	20002908 	.word	0x20002908
 8007be0:	20002904 	.word	0x20002904
 8007be4:	2000296c 	.word	0x2000296c

08007be8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007be8:	b580      	push	{r7, lr}
 8007bea:	b08a      	sub	sp, #40	; 0x28
 8007bec:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007bee:	2300      	movs	r3, #0
 8007bf0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007bf2:	f000 fb07 	bl	8008204 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007bf6:	4b1c      	ldr	r3, [pc, #112]	; (8007c68 <xTimerCreateTimerTask+0x80>)
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d021      	beq.n	8007c42 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007bfe:	2300      	movs	r3, #0
 8007c00:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007c02:	2300      	movs	r3, #0
 8007c04:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007c06:	1d3a      	adds	r2, r7, #4
 8007c08:	f107 0108 	add.w	r1, r7, #8
 8007c0c:	f107 030c 	add.w	r3, r7, #12
 8007c10:	4618      	mov	r0, r3
 8007c12:	f7fe fb31 	bl	8006278 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007c16:	6879      	ldr	r1, [r7, #4]
 8007c18:	68bb      	ldr	r3, [r7, #8]
 8007c1a:	68fa      	ldr	r2, [r7, #12]
 8007c1c:	9202      	str	r2, [sp, #8]
 8007c1e:	9301      	str	r3, [sp, #4]
 8007c20:	2302      	movs	r3, #2
 8007c22:	9300      	str	r3, [sp, #0]
 8007c24:	2300      	movs	r3, #0
 8007c26:	460a      	mov	r2, r1
 8007c28:	4910      	ldr	r1, [pc, #64]	; (8007c6c <xTimerCreateTimerTask+0x84>)
 8007c2a:	4811      	ldr	r0, [pc, #68]	; (8007c70 <xTimerCreateTimerTask+0x88>)
 8007c2c:	f7ff f8de 	bl	8006dec <xTaskCreateStatic>
 8007c30:	4603      	mov	r3, r0
 8007c32:	4a10      	ldr	r2, [pc, #64]	; (8007c74 <xTimerCreateTimerTask+0x8c>)
 8007c34:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007c36:	4b0f      	ldr	r3, [pc, #60]	; (8007c74 <xTimerCreateTimerTask+0x8c>)
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d001      	beq.n	8007c42 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007c3e:	2301      	movs	r3, #1
 8007c40:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007c42:	697b      	ldr	r3, [r7, #20]
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d10a      	bne.n	8007c5e <xTimerCreateTimerTask+0x76>
	__asm volatile
 8007c48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c4c:	f383 8811 	msr	BASEPRI, r3
 8007c50:	f3bf 8f6f 	isb	sy
 8007c54:	f3bf 8f4f 	dsb	sy
 8007c58:	613b      	str	r3, [r7, #16]
}
 8007c5a:	bf00      	nop
 8007c5c:	e7fe      	b.n	8007c5c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8007c5e:	697b      	ldr	r3, [r7, #20]
}
 8007c60:	4618      	mov	r0, r3
 8007c62:	3718      	adds	r7, #24
 8007c64:	46bd      	mov	sp, r7
 8007c66:	bd80      	pop	{r7, pc}
 8007c68:	200029a8 	.word	0x200029a8
 8007c6c:	08008bf8 	.word	0x08008bf8
 8007c70:	08007dad 	.word	0x08007dad
 8007c74:	200029ac 	.word	0x200029ac

08007c78 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007c78:	b580      	push	{r7, lr}
 8007c7a:	b08a      	sub	sp, #40	; 0x28
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	60f8      	str	r0, [r7, #12]
 8007c80:	60b9      	str	r1, [r7, #8]
 8007c82:	607a      	str	r2, [r7, #4]
 8007c84:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007c86:	2300      	movs	r3, #0
 8007c88:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d10a      	bne.n	8007ca6 <xTimerGenericCommand+0x2e>
	__asm volatile
 8007c90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c94:	f383 8811 	msr	BASEPRI, r3
 8007c98:	f3bf 8f6f 	isb	sy
 8007c9c:	f3bf 8f4f 	dsb	sy
 8007ca0:	623b      	str	r3, [r7, #32]
}
 8007ca2:	bf00      	nop
 8007ca4:	e7fe      	b.n	8007ca4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007ca6:	4b1a      	ldr	r3, [pc, #104]	; (8007d10 <xTimerGenericCommand+0x98>)
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d02a      	beq.n	8007d04 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007cae:	68bb      	ldr	r3, [r7, #8]
 8007cb0:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007cba:	68bb      	ldr	r3, [r7, #8]
 8007cbc:	2b05      	cmp	r3, #5
 8007cbe:	dc18      	bgt.n	8007cf2 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007cc0:	f7ff feb2 	bl	8007a28 <xTaskGetSchedulerState>
 8007cc4:	4603      	mov	r3, r0
 8007cc6:	2b02      	cmp	r3, #2
 8007cc8:	d109      	bne.n	8007cde <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007cca:	4b11      	ldr	r3, [pc, #68]	; (8007d10 <xTimerGenericCommand+0x98>)
 8007ccc:	6818      	ldr	r0, [r3, #0]
 8007cce:	f107 0110 	add.w	r1, r7, #16
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007cd6:	f7fe fca1 	bl	800661c <xQueueGenericSend>
 8007cda:	6278      	str	r0, [r7, #36]	; 0x24
 8007cdc:	e012      	b.n	8007d04 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007cde:	4b0c      	ldr	r3, [pc, #48]	; (8007d10 <xTimerGenericCommand+0x98>)
 8007ce0:	6818      	ldr	r0, [r3, #0]
 8007ce2:	f107 0110 	add.w	r1, r7, #16
 8007ce6:	2300      	movs	r3, #0
 8007ce8:	2200      	movs	r2, #0
 8007cea:	f7fe fc97 	bl	800661c <xQueueGenericSend>
 8007cee:	6278      	str	r0, [r7, #36]	; 0x24
 8007cf0:	e008      	b.n	8007d04 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007cf2:	4b07      	ldr	r3, [pc, #28]	; (8007d10 <xTimerGenericCommand+0x98>)
 8007cf4:	6818      	ldr	r0, [r3, #0]
 8007cf6:	f107 0110 	add.w	r1, r7, #16
 8007cfa:	2300      	movs	r3, #0
 8007cfc:	683a      	ldr	r2, [r7, #0]
 8007cfe:	f7fe fd8b 	bl	8006818 <xQueueGenericSendFromISR>
 8007d02:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007d06:	4618      	mov	r0, r3
 8007d08:	3728      	adds	r7, #40	; 0x28
 8007d0a:	46bd      	mov	sp, r7
 8007d0c:	bd80      	pop	{r7, pc}
 8007d0e:	bf00      	nop
 8007d10:	200029a8 	.word	0x200029a8

08007d14 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007d14:	b580      	push	{r7, lr}
 8007d16:	b088      	sub	sp, #32
 8007d18:	af02      	add	r7, sp, #8
 8007d1a:	6078      	str	r0, [r7, #4]
 8007d1c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007d1e:	4b22      	ldr	r3, [pc, #136]	; (8007da8 <prvProcessExpiredTimer+0x94>)
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	68db      	ldr	r3, [r3, #12]
 8007d24:	68db      	ldr	r3, [r3, #12]
 8007d26:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007d28:	697b      	ldr	r3, [r7, #20]
 8007d2a:	3304      	adds	r3, #4
 8007d2c:	4618      	mov	r0, r3
 8007d2e:	f7fe fb47 	bl	80063c0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007d32:	697b      	ldr	r3, [r7, #20]
 8007d34:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007d38:	f003 0304 	and.w	r3, r3, #4
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d022      	beq.n	8007d86 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007d40:	697b      	ldr	r3, [r7, #20]
 8007d42:	699a      	ldr	r2, [r3, #24]
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	18d1      	adds	r1, r2, r3
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	683a      	ldr	r2, [r7, #0]
 8007d4c:	6978      	ldr	r0, [r7, #20]
 8007d4e:	f000 f8d1 	bl	8007ef4 <prvInsertTimerInActiveList>
 8007d52:	4603      	mov	r3, r0
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d01f      	beq.n	8007d98 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007d58:	2300      	movs	r3, #0
 8007d5a:	9300      	str	r3, [sp, #0]
 8007d5c:	2300      	movs	r3, #0
 8007d5e:	687a      	ldr	r2, [r7, #4]
 8007d60:	2100      	movs	r1, #0
 8007d62:	6978      	ldr	r0, [r7, #20]
 8007d64:	f7ff ff88 	bl	8007c78 <xTimerGenericCommand>
 8007d68:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007d6a:	693b      	ldr	r3, [r7, #16]
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d113      	bne.n	8007d98 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8007d70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d74:	f383 8811 	msr	BASEPRI, r3
 8007d78:	f3bf 8f6f 	isb	sy
 8007d7c:	f3bf 8f4f 	dsb	sy
 8007d80:	60fb      	str	r3, [r7, #12]
}
 8007d82:	bf00      	nop
 8007d84:	e7fe      	b.n	8007d84 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007d86:	697b      	ldr	r3, [r7, #20]
 8007d88:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007d8c:	f023 0301 	bic.w	r3, r3, #1
 8007d90:	b2da      	uxtb	r2, r3
 8007d92:	697b      	ldr	r3, [r7, #20]
 8007d94:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007d98:	697b      	ldr	r3, [r7, #20]
 8007d9a:	6a1b      	ldr	r3, [r3, #32]
 8007d9c:	6978      	ldr	r0, [r7, #20]
 8007d9e:	4798      	blx	r3
}
 8007da0:	bf00      	nop
 8007da2:	3718      	adds	r7, #24
 8007da4:	46bd      	mov	sp, r7
 8007da6:	bd80      	pop	{r7, pc}
 8007da8:	200029a0 	.word	0x200029a0

08007dac <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007dac:	b580      	push	{r7, lr}
 8007dae:	b084      	sub	sp, #16
 8007db0:	af00      	add	r7, sp, #0
 8007db2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007db4:	f107 0308 	add.w	r3, r7, #8
 8007db8:	4618      	mov	r0, r3
 8007dba:	f000 f857 	bl	8007e6c <prvGetNextExpireTime>
 8007dbe:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007dc0:	68bb      	ldr	r3, [r7, #8]
 8007dc2:	4619      	mov	r1, r3
 8007dc4:	68f8      	ldr	r0, [r7, #12]
 8007dc6:	f000 f803 	bl	8007dd0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007dca:	f000 f8d5 	bl	8007f78 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007dce:	e7f1      	b.n	8007db4 <prvTimerTask+0x8>

08007dd0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007dd0:	b580      	push	{r7, lr}
 8007dd2:	b084      	sub	sp, #16
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	6078      	str	r0, [r7, #4]
 8007dd8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007dda:	f7ff fa43 	bl	8007264 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007dde:	f107 0308 	add.w	r3, r7, #8
 8007de2:	4618      	mov	r0, r3
 8007de4:	f000 f866 	bl	8007eb4 <prvSampleTimeNow>
 8007de8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007dea:	68bb      	ldr	r3, [r7, #8]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d130      	bne.n	8007e52 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007df0:	683b      	ldr	r3, [r7, #0]
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d10a      	bne.n	8007e0c <prvProcessTimerOrBlockTask+0x3c>
 8007df6:	687a      	ldr	r2, [r7, #4]
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	429a      	cmp	r2, r3
 8007dfc:	d806      	bhi.n	8007e0c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007dfe:	f7ff fa3f 	bl	8007280 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007e02:	68f9      	ldr	r1, [r7, #12]
 8007e04:	6878      	ldr	r0, [r7, #4]
 8007e06:	f7ff ff85 	bl	8007d14 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007e0a:	e024      	b.n	8007e56 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007e0c:	683b      	ldr	r3, [r7, #0]
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d008      	beq.n	8007e24 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007e12:	4b13      	ldr	r3, [pc, #76]	; (8007e60 <prvProcessTimerOrBlockTask+0x90>)
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d101      	bne.n	8007e20 <prvProcessTimerOrBlockTask+0x50>
 8007e1c:	2301      	movs	r3, #1
 8007e1e:	e000      	b.n	8007e22 <prvProcessTimerOrBlockTask+0x52>
 8007e20:	2300      	movs	r3, #0
 8007e22:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007e24:	4b0f      	ldr	r3, [pc, #60]	; (8007e64 <prvProcessTimerOrBlockTask+0x94>)
 8007e26:	6818      	ldr	r0, [r3, #0]
 8007e28:	687a      	ldr	r2, [r7, #4]
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	1ad3      	subs	r3, r2, r3
 8007e2e:	683a      	ldr	r2, [r7, #0]
 8007e30:	4619      	mov	r1, r3
 8007e32:	f7fe ffa7 	bl	8006d84 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007e36:	f7ff fa23 	bl	8007280 <xTaskResumeAll>
 8007e3a:	4603      	mov	r3, r0
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d10a      	bne.n	8007e56 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007e40:	4b09      	ldr	r3, [pc, #36]	; (8007e68 <prvProcessTimerOrBlockTask+0x98>)
 8007e42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007e46:	601a      	str	r2, [r3, #0]
 8007e48:	f3bf 8f4f 	dsb	sy
 8007e4c:	f3bf 8f6f 	isb	sy
}
 8007e50:	e001      	b.n	8007e56 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007e52:	f7ff fa15 	bl	8007280 <xTaskResumeAll>
}
 8007e56:	bf00      	nop
 8007e58:	3710      	adds	r7, #16
 8007e5a:	46bd      	mov	sp, r7
 8007e5c:	bd80      	pop	{r7, pc}
 8007e5e:	bf00      	nop
 8007e60:	200029a4 	.word	0x200029a4
 8007e64:	200029a8 	.word	0x200029a8
 8007e68:	e000ed04 	.word	0xe000ed04

08007e6c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007e6c:	b480      	push	{r7}
 8007e6e:	b085      	sub	sp, #20
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007e74:	4b0e      	ldr	r3, [pc, #56]	; (8007eb0 <prvGetNextExpireTime+0x44>)
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d101      	bne.n	8007e82 <prvGetNextExpireTime+0x16>
 8007e7e:	2201      	movs	r2, #1
 8007e80:	e000      	b.n	8007e84 <prvGetNextExpireTime+0x18>
 8007e82:	2200      	movs	r2, #0
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d105      	bne.n	8007e9c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007e90:	4b07      	ldr	r3, [pc, #28]	; (8007eb0 <prvGetNextExpireTime+0x44>)
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	68db      	ldr	r3, [r3, #12]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	60fb      	str	r3, [r7, #12]
 8007e9a:	e001      	b.n	8007ea0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007e9c:	2300      	movs	r3, #0
 8007e9e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007ea0:	68fb      	ldr	r3, [r7, #12]
}
 8007ea2:	4618      	mov	r0, r3
 8007ea4:	3714      	adds	r7, #20
 8007ea6:	46bd      	mov	sp, r7
 8007ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eac:	4770      	bx	lr
 8007eae:	bf00      	nop
 8007eb0:	200029a0 	.word	0x200029a0

08007eb4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007eb4:	b580      	push	{r7, lr}
 8007eb6:	b084      	sub	sp, #16
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007ebc:	f7ff fa7e 	bl	80073bc <xTaskGetTickCount>
 8007ec0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007ec2:	4b0b      	ldr	r3, [pc, #44]	; (8007ef0 <prvSampleTimeNow+0x3c>)
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	68fa      	ldr	r2, [r7, #12]
 8007ec8:	429a      	cmp	r2, r3
 8007eca:	d205      	bcs.n	8007ed8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007ecc:	f000 f936 	bl	800813c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	2201      	movs	r2, #1
 8007ed4:	601a      	str	r2, [r3, #0]
 8007ed6:	e002      	b.n	8007ede <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	2200      	movs	r2, #0
 8007edc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007ede:	4a04      	ldr	r2, [pc, #16]	; (8007ef0 <prvSampleTimeNow+0x3c>)
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007ee4:	68fb      	ldr	r3, [r7, #12]
}
 8007ee6:	4618      	mov	r0, r3
 8007ee8:	3710      	adds	r7, #16
 8007eea:	46bd      	mov	sp, r7
 8007eec:	bd80      	pop	{r7, pc}
 8007eee:	bf00      	nop
 8007ef0:	200029b0 	.word	0x200029b0

08007ef4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007ef4:	b580      	push	{r7, lr}
 8007ef6:	b086      	sub	sp, #24
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	60f8      	str	r0, [r7, #12]
 8007efc:	60b9      	str	r1, [r7, #8]
 8007efe:	607a      	str	r2, [r7, #4]
 8007f00:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007f02:	2300      	movs	r3, #0
 8007f04:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	68ba      	ldr	r2, [r7, #8]
 8007f0a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	68fa      	ldr	r2, [r7, #12]
 8007f10:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007f12:	68ba      	ldr	r2, [r7, #8]
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	429a      	cmp	r2, r3
 8007f18:	d812      	bhi.n	8007f40 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007f1a:	687a      	ldr	r2, [r7, #4]
 8007f1c:	683b      	ldr	r3, [r7, #0]
 8007f1e:	1ad2      	subs	r2, r2, r3
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	699b      	ldr	r3, [r3, #24]
 8007f24:	429a      	cmp	r2, r3
 8007f26:	d302      	bcc.n	8007f2e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007f28:	2301      	movs	r3, #1
 8007f2a:	617b      	str	r3, [r7, #20]
 8007f2c:	e01b      	b.n	8007f66 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007f2e:	4b10      	ldr	r3, [pc, #64]	; (8007f70 <prvInsertTimerInActiveList+0x7c>)
 8007f30:	681a      	ldr	r2, [r3, #0]
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	3304      	adds	r3, #4
 8007f36:	4619      	mov	r1, r3
 8007f38:	4610      	mov	r0, r2
 8007f3a:	f7fe fa08 	bl	800634e <vListInsert>
 8007f3e:	e012      	b.n	8007f66 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007f40:	687a      	ldr	r2, [r7, #4]
 8007f42:	683b      	ldr	r3, [r7, #0]
 8007f44:	429a      	cmp	r2, r3
 8007f46:	d206      	bcs.n	8007f56 <prvInsertTimerInActiveList+0x62>
 8007f48:	68ba      	ldr	r2, [r7, #8]
 8007f4a:	683b      	ldr	r3, [r7, #0]
 8007f4c:	429a      	cmp	r2, r3
 8007f4e:	d302      	bcc.n	8007f56 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007f50:	2301      	movs	r3, #1
 8007f52:	617b      	str	r3, [r7, #20]
 8007f54:	e007      	b.n	8007f66 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007f56:	4b07      	ldr	r3, [pc, #28]	; (8007f74 <prvInsertTimerInActiveList+0x80>)
 8007f58:	681a      	ldr	r2, [r3, #0]
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	3304      	adds	r3, #4
 8007f5e:	4619      	mov	r1, r3
 8007f60:	4610      	mov	r0, r2
 8007f62:	f7fe f9f4 	bl	800634e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007f66:	697b      	ldr	r3, [r7, #20]
}
 8007f68:	4618      	mov	r0, r3
 8007f6a:	3718      	adds	r7, #24
 8007f6c:	46bd      	mov	sp, r7
 8007f6e:	bd80      	pop	{r7, pc}
 8007f70:	200029a4 	.word	0x200029a4
 8007f74:	200029a0 	.word	0x200029a0

08007f78 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007f78:	b580      	push	{r7, lr}
 8007f7a:	b08e      	sub	sp, #56	; 0x38
 8007f7c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007f7e:	e0ca      	b.n	8008116 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	da18      	bge.n	8007fb8 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007f86:	1d3b      	adds	r3, r7, #4
 8007f88:	3304      	adds	r3, #4
 8007f8a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007f8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d10a      	bne.n	8007fa8 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8007f92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f96:	f383 8811 	msr	BASEPRI, r3
 8007f9a:	f3bf 8f6f 	isb	sy
 8007f9e:	f3bf 8f4f 	dsb	sy
 8007fa2:	61fb      	str	r3, [r7, #28]
}
 8007fa4:	bf00      	nop
 8007fa6:	e7fe      	b.n	8007fa6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007fa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007fae:	6850      	ldr	r0, [r2, #4]
 8007fb0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007fb2:	6892      	ldr	r2, [r2, #8]
 8007fb4:	4611      	mov	r1, r2
 8007fb6:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	f2c0 80aa 	blt.w	8008114 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007fc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fc6:	695b      	ldr	r3, [r3, #20]
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d004      	beq.n	8007fd6 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007fcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fce:	3304      	adds	r3, #4
 8007fd0:	4618      	mov	r0, r3
 8007fd2:	f7fe f9f5 	bl	80063c0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007fd6:	463b      	mov	r3, r7
 8007fd8:	4618      	mov	r0, r3
 8007fda:	f7ff ff6b 	bl	8007eb4 <prvSampleTimeNow>
 8007fde:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	2b09      	cmp	r3, #9
 8007fe4:	f200 8097 	bhi.w	8008116 <prvProcessReceivedCommands+0x19e>
 8007fe8:	a201      	add	r2, pc, #4	; (adr r2, 8007ff0 <prvProcessReceivedCommands+0x78>)
 8007fea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fee:	bf00      	nop
 8007ff0:	08008019 	.word	0x08008019
 8007ff4:	08008019 	.word	0x08008019
 8007ff8:	08008019 	.word	0x08008019
 8007ffc:	0800808d 	.word	0x0800808d
 8008000:	080080a1 	.word	0x080080a1
 8008004:	080080eb 	.word	0x080080eb
 8008008:	08008019 	.word	0x08008019
 800800c:	08008019 	.word	0x08008019
 8008010:	0800808d 	.word	0x0800808d
 8008014:	080080a1 	.word	0x080080a1
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008018:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800801a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800801e:	f043 0301 	orr.w	r3, r3, #1
 8008022:	b2da      	uxtb	r2, r3
 8008024:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008026:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800802a:	68ba      	ldr	r2, [r7, #8]
 800802c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800802e:	699b      	ldr	r3, [r3, #24]
 8008030:	18d1      	adds	r1, r2, r3
 8008032:	68bb      	ldr	r3, [r7, #8]
 8008034:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008036:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008038:	f7ff ff5c 	bl	8007ef4 <prvInsertTimerInActiveList>
 800803c:	4603      	mov	r3, r0
 800803e:	2b00      	cmp	r3, #0
 8008040:	d069      	beq.n	8008116 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008042:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008044:	6a1b      	ldr	r3, [r3, #32]
 8008046:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008048:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800804a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800804c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008050:	f003 0304 	and.w	r3, r3, #4
 8008054:	2b00      	cmp	r3, #0
 8008056:	d05e      	beq.n	8008116 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008058:	68ba      	ldr	r2, [r7, #8]
 800805a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800805c:	699b      	ldr	r3, [r3, #24]
 800805e:	441a      	add	r2, r3
 8008060:	2300      	movs	r3, #0
 8008062:	9300      	str	r3, [sp, #0]
 8008064:	2300      	movs	r3, #0
 8008066:	2100      	movs	r1, #0
 8008068:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800806a:	f7ff fe05 	bl	8007c78 <xTimerGenericCommand>
 800806e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008070:	6a3b      	ldr	r3, [r7, #32]
 8008072:	2b00      	cmp	r3, #0
 8008074:	d14f      	bne.n	8008116 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8008076:	f04f 0350 	mov.w	r3, #80	; 0x50
 800807a:	f383 8811 	msr	BASEPRI, r3
 800807e:	f3bf 8f6f 	isb	sy
 8008082:	f3bf 8f4f 	dsb	sy
 8008086:	61bb      	str	r3, [r7, #24]
}
 8008088:	bf00      	nop
 800808a:	e7fe      	b.n	800808a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800808c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800808e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008092:	f023 0301 	bic.w	r3, r3, #1
 8008096:	b2da      	uxtb	r2, r3
 8008098:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800809a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800809e:	e03a      	b.n	8008116 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80080a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080a2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80080a6:	f043 0301 	orr.w	r3, r3, #1
 80080aa:	b2da      	uxtb	r2, r3
 80080ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080ae:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80080b2:	68ba      	ldr	r2, [r7, #8]
 80080b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080b6:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80080b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080ba:	699b      	ldr	r3, [r3, #24]
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d10a      	bne.n	80080d6 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80080c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080c4:	f383 8811 	msr	BASEPRI, r3
 80080c8:	f3bf 8f6f 	isb	sy
 80080cc:	f3bf 8f4f 	dsb	sy
 80080d0:	617b      	str	r3, [r7, #20]
}
 80080d2:	bf00      	nop
 80080d4:	e7fe      	b.n	80080d4 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80080d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080d8:	699a      	ldr	r2, [r3, #24]
 80080da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080dc:	18d1      	adds	r1, r2, r3
 80080de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80080e2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80080e4:	f7ff ff06 	bl	8007ef4 <prvInsertTimerInActiveList>
					break;
 80080e8:	e015      	b.n	8008116 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80080ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080ec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80080f0:	f003 0302 	and.w	r3, r3, #2
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d103      	bne.n	8008100 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 80080f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80080fa:	f000 fbe1 	bl	80088c0 <vPortFree>
 80080fe:	e00a      	b.n	8008116 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008100:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008102:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008106:	f023 0301 	bic.w	r3, r3, #1
 800810a:	b2da      	uxtb	r2, r3
 800810c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800810e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008112:	e000      	b.n	8008116 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8008114:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008116:	4b08      	ldr	r3, [pc, #32]	; (8008138 <prvProcessReceivedCommands+0x1c0>)
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	1d39      	adds	r1, r7, #4
 800811c:	2200      	movs	r2, #0
 800811e:	4618      	mov	r0, r3
 8008120:	f7fe fc16 	bl	8006950 <xQueueReceive>
 8008124:	4603      	mov	r3, r0
 8008126:	2b00      	cmp	r3, #0
 8008128:	f47f af2a 	bne.w	8007f80 <prvProcessReceivedCommands+0x8>
	}
}
 800812c:	bf00      	nop
 800812e:	bf00      	nop
 8008130:	3730      	adds	r7, #48	; 0x30
 8008132:	46bd      	mov	sp, r7
 8008134:	bd80      	pop	{r7, pc}
 8008136:	bf00      	nop
 8008138:	200029a8 	.word	0x200029a8

0800813c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800813c:	b580      	push	{r7, lr}
 800813e:	b088      	sub	sp, #32
 8008140:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008142:	e048      	b.n	80081d6 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008144:	4b2d      	ldr	r3, [pc, #180]	; (80081fc <prvSwitchTimerLists+0xc0>)
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	68db      	ldr	r3, [r3, #12]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800814e:	4b2b      	ldr	r3, [pc, #172]	; (80081fc <prvSwitchTimerLists+0xc0>)
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	68db      	ldr	r3, [r3, #12]
 8008154:	68db      	ldr	r3, [r3, #12]
 8008156:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	3304      	adds	r3, #4
 800815c:	4618      	mov	r0, r3
 800815e:	f7fe f92f 	bl	80063c0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	6a1b      	ldr	r3, [r3, #32]
 8008166:	68f8      	ldr	r0, [r7, #12]
 8008168:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008170:	f003 0304 	and.w	r3, r3, #4
 8008174:	2b00      	cmp	r3, #0
 8008176:	d02e      	beq.n	80081d6 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	699b      	ldr	r3, [r3, #24]
 800817c:	693a      	ldr	r2, [r7, #16]
 800817e:	4413      	add	r3, r2
 8008180:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008182:	68ba      	ldr	r2, [r7, #8]
 8008184:	693b      	ldr	r3, [r7, #16]
 8008186:	429a      	cmp	r2, r3
 8008188:	d90e      	bls.n	80081a8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	68ba      	ldr	r2, [r7, #8]
 800818e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	68fa      	ldr	r2, [r7, #12]
 8008194:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008196:	4b19      	ldr	r3, [pc, #100]	; (80081fc <prvSwitchTimerLists+0xc0>)
 8008198:	681a      	ldr	r2, [r3, #0]
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	3304      	adds	r3, #4
 800819e:	4619      	mov	r1, r3
 80081a0:	4610      	mov	r0, r2
 80081a2:	f7fe f8d4 	bl	800634e <vListInsert>
 80081a6:	e016      	b.n	80081d6 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80081a8:	2300      	movs	r3, #0
 80081aa:	9300      	str	r3, [sp, #0]
 80081ac:	2300      	movs	r3, #0
 80081ae:	693a      	ldr	r2, [r7, #16]
 80081b0:	2100      	movs	r1, #0
 80081b2:	68f8      	ldr	r0, [r7, #12]
 80081b4:	f7ff fd60 	bl	8007c78 <xTimerGenericCommand>
 80081b8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d10a      	bne.n	80081d6 <prvSwitchTimerLists+0x9a>
	__asm volatile
 80081c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081c4:	f383 8811 	msr	BASEPRI, r3
 80081c8:	f3bf 8f6f 	isb	sy
 80081cc:	f3bf 8f4f 	dsb	sy
 80081d0:	603b      	str	r3, [r7, #0]
}
 80081d2:	bf00      	nop
 80081d4:	e7fe      	b.n	80081d4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80081d6:	4b09      	ldr	r3, [pc, #36]	; (80081fc <prvSwitchTimerLists+0xc0>)
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d1b1      	bne.n	8008144 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80081e0:	4b06      	ldr	r3, [pc, #24]	; (80081fc <prvSwitchTimerLists+0xc0>)
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80081e6:	4b06      	ldr	r3, [pc, #24]	; (8008200 <prvSwitchTimerLists+0xc4>)
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	4a04      	ldr	r2, [pc, #16]	; (80081fc <prvSwitchTimerLists+0xc0>)
 80081ec:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80081ee:	4a04      	ldr	r2, [pc, #16]	; (8008200 <prvSwitchTimerLists+0xc4>)
 80081f0:	697b      	ldr	r3, [r7, #20]
 80081f2:	6013      	str	r3, [r2, #0]
}
 80081f4:	bf00      	nop
 80081f6:	3718      	adds	r7, #24
 80081f8:	46bd      	mov	sp, r7
 80081fa:	bd80      	pop	{r7, pc}
 80081fc:	200029a0 	.word	0x200029a0
 8008200:	200029a4 	.word	0x200029a4

08008204 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008204:	b580      	push	{r7, lr}
 8008206:	b082      	sub	sp, #8
 8008208:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800820a:	f000 f96b 	bl	80084e4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800820e:	4b15      	ldr	r3, [pc, #84]	; (8008264 <prvCheckForValidListAndQueue+0x60>)
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	2b00      	cmp	r3, #0
 8008214:	d120      	bne.n	8008258 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008216:	4814      	ldr	r0, [pc, #80]	; (8008268 <prvCheckForValidListAndQueue+0x64>)
 8008218:	f7fe f848 	bl	80062ac <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800821c:	4813      	ldr	r0, [pc, #76]	; (800826c <prvCheckForValidListAndQueue+0x68>)
 800821e:	f7fe f845 	bl	80062ac <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008222:	4b13      	ldr	r3, [pc, #76]	; (8008270 <prvCheckForValidListAndQueue+0x6c>)
 8008224:	4a10      	ldr	r2, [pc, #64]	; (8008268 <prvCheckForValidListAndQueue+0x64>)
 8008226:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008228:	4b12      	ldr	r3, [pc, #72]	; (8008274 <prvCheckForValidListAndQueue+0x70>)
 800822a:	4a10      	ldr	r2, [pc, #64]	; (800826c <prvCheckForValidListAndQueue+0x68>)
 800822c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800822e:	2300      	movs	r3, #0
 8008230:	9300      	str	r3, [sp, #0]
 8008232:	4b11      	ldr	r3, [pc, #68]	; (8008278 <prvCheckForValidListAndQueue+0x74>)
 8008234:	4a11      	ldr	r2, [pc, #68]	; (800827c <prvCheckForValidListAndQueue+0x78>)
 8008236:	2110      	movs	r1, #16
 8008238:	200a      	movs	r0, #10
 800823a:	f7fe f953 	bl	80064e4 <xQueueGenericCreateStatic>
 800823e:	4603      	mov	r3, r0
 8008240:	4a08      	ldr	r2, [pc, #32]	; (8008264 <prvCheckForValidListAndQueue+0x60>)
 8008242:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008244:	4b07      	ldr	r3, [pc, #28]	; (8008264 <prvCheckForValidListAndQueue+0x60>)
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d005      	beq.n	8008258 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800824c:	4b05      	ldr	r3, [pc, #20]	; (8008264 <prvCheckForValidListAndQueue+0x60>)
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	490b      	ldr	r1, [pc, #44]	; (8008280 <prvCheckForValidListAndQueue+0x7c>)
 8008252:	4618      	mov	r0, r3
 8008254:	f7fe fd6c 	bl	8006d30 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008258:	f000 f974 	bl	8008544 <vPortExitCritical>
}
 800825c:	bf00      	nop
 800825e:	46bd      	mov	sp, r7
 8008260:	bd80      	pop	{r7, pc}
 8008262:	bf00      	nop
 8008264:	200029a8 	.word	0x200029a8
 8008268:	20002978 	.word	0x20002978
 800826c:	2000298c 	.word	0x2000298c
 8008270:	200029a0 	.word	0x200029a0
 8008274:	200029a4 	.word	0x200029a4
 8008278:	20002a54 	.word	0x20002a54
 800827c:	200029b4 	.word	0x200029b4
 8008280:	08008c00 	.word	0x08008c00

08008284 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008284:	b480      	push	{r7}
 8008286:	b085      	sub	sp, #20
 8008288:	af00      	add	r7, sp, #0
 800828a:	60f8      	str	r0, [r7, #12]
 800828c:	60b9      	str	r1, [r7, #8]
 800828e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	3b04      	subs	r3, #4
 8008294:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800829c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	3b04      	subs	r3, #4
 80082a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80082a4:	68bb      	ldr	r3, [r7, #8]
 80082a6:	f023 0201 	bic.w	r2, r3, #1
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	3b04      	subs	r3, #4
 80082b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80082b4:	4a0c      	ldr	r2, [pc, #48]	; (80082e8 <pxPortInitialiseStack+0x64>)
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	3b14      	subs	r3, #20
 80082be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80082c0:	687a      	ldr	r2, [r7, #4]
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	3b04      	subs	r3, #4
 80082ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	f06f 0202 	mvn.w	r2, #2
 80082d2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	3b20      	subs	r3, #32
 80082d8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80082da:	68fb      	ldr	r3, [r7, #12]
}
 80082dc:	4618      	mov	r0, r3
 80082de:	3714      	adds	r7, #20
 80082e0:	46bd      	mov	sp, r7
 80082e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e6:	4770      	bx	lr
 80082e8:	080082ed 	.word	0x080082ed

080082ec <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80082ec:	b480      	push	{r7}
 80082ee:	b085      	sub	sp, #20
 80082f0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80082f2:	2300      	movs	r3, #0
 80082f4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80082f6:	4b12      	ldr	r3, [pc, #72]	; (8008340 <prvTaskExitError+0x54>)
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082fe:	d00a      	beq.n	8008316 <prvTaskExitError+0x2a>
	__asm volatile
 8008300:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008304:	f383 8811 	msr	BASEPRI, r3
 8008308:	f3bf 8f6f 	isb	sy
 800830c:	f3bf 8f4f 	dsb	sy
 8008310:	60fb      	str	r3, [r7, #12]
}
 8008312:	bf00      	nop
 8008314:	e7fe      	b.n	8008314 <prvTaskExitError+0x28>
	__asm volatile
 8008316:	f04f 0350 	mov.w	r3, #80	; 0x50
 800831a:	f383 8811 	msr	BASEPRI, r3
 800831e:	f3bf 8f6f 	isb	sy
 8008322:	f3bf 8f4f 	dsb	sy
 8008326:	60bb      	str	r3, [r7, #8]
}
 8008328:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800832a:	bf00      	nop
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	2b00      	cmp	r3, #0
 8008330:	d0fc      	beq.n	800832c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008332:	bf00      	nop
 8008334:	bf00      	nop
 8008336:	3714      	adds	r7, #20
 8008338:	46bd      	mov	sp, r7
 800833a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800833e:	4770      	bx	lr
 8008340:	2000000c 	.word	0x2000000c
	...

08008350 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008350:	4b07      	ldr	r3, [pc, #28]	; (8008370 <pxCurrentTCBConst2>)
 8008352:	6819      	ldr	r1, [r3, #0]
 8008354:	6808      	ldr	r0, [r1, #0]
 8008356:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800835a:	f380 8809 	msr	PSP, r0
 800835e:	f3bf 8f6f 	isb	sy
 8008362:	f04f 0000 	mov.w	r0, #0
 8008366:	f380 8811 	msr	BASEPRI, r0
 800836a:	4770      	bx	lr
 800836c:	f3af 8000 	nop.w

08008370 <pxCurrentTCBConst2>:
 8008370:	20002478 	.word	0x20002478
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008374:	bf00      	nop
 8008376:	bf00      	nop

08008378 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008378:	4808      	ldr	r0, [pc, #32]	; (800839c <prvPortStartFirstTask+0x24>)
 800837a:	6800      	ldr	r0, [r0, #0]
 800837c:	6800      	ldr	r0, [r0, #0]
 800837e:	f380 8808 	msr	MSP, r0
 8008382:	f04f 0000 	mov.w	r0, #0
 8008386:	f380 8814 	msr	CONTROL, r0
 800838a:	b662      	cpsie	i
 800838c:	b661      	cpsie	f
 800838e:	f3bf 8f4f 	dsb	sy
 8008392:	f3bf 8f6f 	isb	sy
 8008396:	df00      	svc	0
 8008398:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800839a:	bf00      	nop
 800839c:	e000ed08 	.word	0xe000ed08

080083a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80083a0:	b580      	push	{r7, lr}
 80083a2:	b086      	sub	sp, #24
 80083a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80083a6:	4b46      	ldr	r3, [pc, #280]	; (80084c0 <xPortStartScheduler+0x120>)
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	4a46      	ldr	r2, [pc, #280]	; (80084c4 <xPortStartScheduler+0x124>)
 80083ac:	4293      	cmp	r3, r2
 80083ae:	d10a      	bne.n	80083c6 <xPortStartScheduler+0x26>
	__asm volatile
 80083b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083b4:	f383 8811 	msr	BASEPRI, r3
 80083b8:	f3bf 8f6f 	isb	sy
 80083bc:	f3bf 8f4f 	dsb	sy
 80083c0:	613b      	str	r3, [r7, #16]
}
 80083c2:	bf00      	nop
 80083c4:	e7fe      	b.n	80083c4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80083c6:	4b3e      	ldr	r3, [pc, #248]	; (80084c0 <xPortStartScheduler+0x120>)
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	4a3f      	ldr	r2, [pc, #252]	; (80084c8 <xPortStartScheduler+0x128>)
 80083cc:	4293      	cmp	r3, r2
 80083ce:	d10a      	bne.n	80083e6 <xPortStartScheduler+0x46>
	__asm volatile
 80083d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083d4:	f383 8811 	msr	BASEPRI, r3
 80083d8:	f3bf 8f6f 	isb	sy
 80083dc:	f3bf 8f4f 	dsb	sy
 80083e0:	60fb      	str	r3, [r7, #12]
}
 80083e2:	bf00      	nop
 80083e4:	e7fe      	b.n	80083e4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80083e6:	4b39      	ldr	r3, [pc, #228]	; (80084cc <xPortStartScheduler+0x12c>)
 80083e8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80083ea:	697b      	ldr	r3, [r7, #20]
 80083ec:	781b      	ldrb	r3, [r3, #0]
 80083ee:	b2db      	uxtb	r3, r3
 80083f0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80083f2:	697b      	ldr	r3, [r7, #20]
 80083f4:	22ff      	movs	r2, #255	; 0xff
 80083f6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80083f8:	697b      	ldr	r3, [r7, #20]
 80083fa:	781b      	ldrb	r3, [r3, #0]
 80083fc:	b2db      	uxtb	r3, r3
 80083fe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008400:	78fb      	ldrb	r3, [r7, #3]
 8008402:	b2db      	uxtb	r3, r3
 8008404:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008408:	b2da      	uxtb	r2, r3
 800840a:	4b31      	ldr	r3, [pc, #196]	; (80084d0 <xPortStartScheduler+0x130>)
 800840c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800840e:	4b31      	ldr	r3, [pc, #196]	; (80084d4 <xPortStartScheduler+0x134>)
 8008410:	2207      	movs	r2, #7
 8008412:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008414:	e009      	b.n	800842a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8008416:	4b2f      	ldr	r3, [pc, #188]	; (80084d4 <xPortStartScheduler+0x134>)
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	3b01      	subs	r3, #1
 800841c:	4a2d      	ldr	r2, [pc, #180]	; (80084d4 <xPortStartScheduler+0x134>)
 800841e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008420:	78fb      	ldrb	r3, [r7, #3]
 8008422:	b2db      	uxtb	r3, r3
 8008424:	005b      	lsls	r3, r3, #1
 8008426:	b2db      	uxtb	r3, r3
 8008428:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800842a:	78fb      	ldrb	r3, [r7, #3]
 800842c:	b2db      	uxtb	r3, r3
 800842e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008432:	2b80      	cmp	r3, #128	; 0x80
 8008434:	d0ef      	beq.n	8008416 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008436:	4b27      	ldr	r3, [pc, #156]	; (80084d4 <xPortStartScheduler+0x134>)
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	f1c3 0307 	rsb	r3, r3, #7
 800843e:	2b04      	cmp	r3, #4
 8008440:	d00a      	beq.n	8008458 <xPortStartScheduler+0xb8>
	__asm volatile
 8008442:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008446:	f383 8811 	msr	BASEPRI, r3
 800844a:	f3bf 8f6f 	isb	sy
 800844e:	f3bf 8f4f 	dsb	sy
 8008452:	60bb      	str	r3, [r7, #8]
}
 8008454:	bf00      	nop
 8008456:	e7fe      	b.n	8008456 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008458:	4b1e      	ldr	r3, [pc, #120]	; (80084d4 <xPortStartScheduler+0x134>)
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	021b      	lsls	r3, r3, #8
 800845e:	4a1d      	ldr	r2, [pc, #116]	; (80084d4 <xPortStartScheduler+0x134>)
 8008460:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008462:	4b1c      	ldr	r3, [pc, #112]	; (80084d4 <xPortStartScheduler+0x134>)
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800846a:	4a1a      	ldr	r2, [pc, #104]	; (80084d4 <xPortStartScheduler+0x134>)
 800846c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	b2da      	uxtb	r2, r3
 8008472:	697b      	ldr	r3, [r7, #20]
 8008474:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008476:	4b18      	ldr	r3, [pc, #96]	; (80084d8 <xPortStartScheduler+0x138>)
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	4a17      	ldr	r2, [pc, #92]	; (80084d8 <xPortStartScheduler+0x138>)
 800847c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008480:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008482:	4b15      	ldr	r3, [pc, #84]	; (80084d8 <xPortStartScheduler+0x138>)
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	4a14      	ldr	r2, [pc, #80]	; (80084d8 <xPortStartScheduler+0x138>)
 8008488:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800848c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800848e:	f000 f8dd 	bl	800864c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008492:	4b12      	ldr	r3, [pc, #72]	; (80084dc <xPortStartScheduler+0x13c>)
 8008494:	2200      	movs	r2, #0
 8008496:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008498:	f000 f8fc 	bl	8008694 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800849c:	4b10      	ldr	r3, [pc, #64]	; (80084e0 <xPortStartScheduler+0x140>)
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	4a0f      	ldr	r2, [pc, #60]	; (80084e0 <xPortStartScheduler+0x140>)
 80084a2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80084a6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80084a8:	f7ff ff66 	bl	8008378 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80084ac:	f7ff f850 	bl	8007550 <vTaskSwitchContext>
	prvTaskExitError();
 80084b0:	f7ff ff1c 	bl	80082ec <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80084b4:	2300      	movs	r3, #0
}
 80084b6:	4618      	mov	r0, r3
 80084b8:	3718      	adds	r7, #24
 80084ba:	46bd      	mov	sp, r7
 80084bc:	bd80      	pop	{r7, pc}
 80084be:	bf00      	nop
 80084c0:	e000ed00 	.word	0xe000ed00
 80084c4:	410fc271 	.word	0x410fc271
 80084c8:	410fc270 	.word	0x410fc270
 80084cc:	e000e400 	.word	0xe000e400
 80084d0:	20002aa4 	.word	0x20002aa4
 80084d4:	20002aa8 	.word	0x20002aa8
 80084d8:	e000ed20 	.word	0xe000ed20
 80084dc:	2000000c 	.word	0x2000000c
 80084e0:	e000ef34 	.word	0xe000ef34

080084e4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80084e4:	b480      	push	{r7}
 80084e6:	b083      	sub	sp, #12
 80084e8:	af00      	add	r7, sp, #0
	__asm volatile
 80084ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084ee:	f383 8811 	msr	BASEPRI, r3
 80084f2:	f3bf 8f6f 	isb	sy
 80084f6:	f3bf 8f4f 	dsb	sy
 80084fa:	607b      	str	r3, [r7, #4]
}
 80084fc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80084fe:	4b0f      	ldr	r3, [pc, #60]	; (800853c <vPortEnterCritical+0x58>)
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	3301      	adds	r3, #1
 8008504:	4a0d      	ldr	r2, [pc, #52]	; (800853c <vPortEnterCritical+0x58>)
 8008506:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008508:	4b0c      	ldr	r3, [pc, #48]	; (800853c <vPortEnterCritical+0x58>)
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	2b01      	cmp	r3, #1
 800850e:	d10f      	bne.n	8008530 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008510:	4b0b      	ldr	r3, [pc, #44]	; (8008540 <vPortEnterCritical+0x5c>)
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	b2db      	uxtb	r3, r3
 8008516:	2b00      	cmp	r3, #0
 8008518:	d00a      	beq.n	8008530 <vPortEnterCritical+0x4c>
	__asm volatile
 800851a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800851e:	f383 8811 	msr	BASEPRI, r3
 8008522:	f3bf 8f6f 	isb	sy
 8008526:	f3bf 8f4f 	dsb	sy
 800852a:	603b      	str	r3, [r7, #0]
}
 800852c:	bf00      	nop
 800852e:	e7fe      	b.n	800852e <vPortEnterCritical+0x4a>
	}
}
 8008530:	bf00      	nop
 8008532:	370c      	adds	r7, #12
 8008534:	46bd      	mov	sp, r7
 8008536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853a:	4770      	bx	lr
 800853c:	2000000c 	.word	0x2000000c
 8008540:	e000ed04 	.word	0xe000ed04

08008544 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008544:	b480      	push	{r7}
 8008546:	b083      	sub	sp, #12
 8008548:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800854a:	4b12      	ldr	r3, [pc, #72]	; (8008594 <vPortExitCritical+0x50>)
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	2b00      	cmp	r3, #0
 8008550:	d10a      	bne.n	8008568 <vPortExitCritical+0x24>
	__asm volatile
 8008552:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008556:	f383 8811 	msr	BASEPRI, r3
 800855a:	f3bf 8f6f 	isb	sy
 800855e:	f3bf 8f4f 	dsb	sy
 8008562:	607b      	str	r3, [r7, #4]
}
 8008564:	bf00      	nop
 8008566:	e7fe      	b.n	8008566 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008568:	4b0a      	ldr	r3, [pc, #40]	; (8008594 <vPortExitCritical+0x50>)
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	3b01      	subs	r3, #1
 800856e:	4a09      	ldr	r2, [pc, #36]	; (8008594 <vPortExitCritical+0x50>)
 8008570:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008572:	4b08      	ldr	r3, [pc, #32]	; (8008594 <vPortExitCritical+0x50>)
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	2b00      	cmp	r3, #0
 8008578:	d105      	bne.n	8008586 <vPortExitCritical+0x42>
 800857a:	2300      	movs	r3, #0
 800857c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800857e:	683b      	ldr	r3, [r7, #0]
 8008580:	f383 8811 	msr	BASEPRI, r3
}
 8008584:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008586:	bf00      	nop
 8008588:	370c      	adds	r7, #12
 800858a:	46bd      	mov	sp, r7
 800858c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008590:	4770      	bx	lr
 8008592:	bf00      	nop
 8008594:	2000000c 	.word	0x2000000c
	...

080085a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80085a0:	f3ef 8009 	mrs	r0, PSP
 80085a4:	f3bf 8f6f 	isb	sy
 80085a8:	4b15      	ldr	r3, [pc, #84]	; (8008600 <pxCurrentTCBConst>)
 80085aa:	681a      	ldr	r2, [r3, #0]
 80085ac:	f01e 0f10 	tst.w	lr, #16
 80085b0:	bf08      	it	eq
 80085b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80085b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085ba:	6010      	str	r0, [r2, #0]
 80085bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80085c0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80085c4:	f380 8811 	msr	BASEPRI, r0
 80085c8:	f3bf 8f4f 	dsb	sy
 80085cc:	f3bf 8f6f 	isb	sy
 80085d0:	f7fe ffbe 	bl	8007550 <vTaskSwitchContext>
 80085d4:	f04f 0000 	mov.w	r0, #0
 80085d8:	f380 8811 	msr	BASEPRI, r0
 80085dc:	bc09      	pop	{r0, r3}
 80085de:	6819      	ldr	r1, [r3, #0]
 80085e0:	6808      	ldr	r0, [r1, #0]
 80085e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085e6:	f01e 0f10 	tst.w	lr, #16
 80085ea:	bf08      	it	eq
 80085ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80085f0:	f380 8809 	msr	PSP, r0
 80085f4:	f3bf 8f6f 	isb	sy
 80085f8:	4770      	bx	lr
 80085fa:	bf00      	nop
 80085fc:	f3af 8000 	nop.w

08008600 <pxCurrentTCBConst>:
 8008600:	20002478 	.word	0x20002478
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008604:	bf00      	nop
 8008606:	bf00      	nop

08008608 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008608:	b580      	push	{r7, lr}
 800860a:	b082      	sub	sp, #8
 800860c:	af00      	add	r7, sp, #0
	__asm volatile
 800860e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008612:	f383 8811 	msr	BASEPRI, r3
 8008616:	f3bf 8f6f 	isb	sy
 800861a:	f3bf 8f4f 	dsb	sy
 800861e:	607b      	str	r3, [r7, #4]
}
 8008620:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008622:	f7fe fedb 	bl	80073dc <xTaskIncrementTick>
 8008626:	4603      	mov	r3, r0
 8008628:	2b00      	cmp	r3, #0
 800862a:	d003      	beq.n	8008634 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800862c:	4b06      	ldr	r3, [pc, #24]	; (8008648 <xPortSysTickHandler+0x40>)
 800862e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008632:	601a      	str	r2, [r3, #0]
 8008634:	2300      	movs	r3, #0
 8008636:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008638:	683b      	ldr	r3, [r7, #0]
 800863a:	f383 8811 	msr	BASEPRI, r3
}
 800863e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008640:	bf00      	nop
 8008642:	3708      	adds	r7, #8
 8008644:	46bd      	mov	sp, r7
 8008646:	bd80      	pop	{r7, pc}
 8008648:	e000ed04 	.word	0xe000ed04

0800864c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800864c:	b480      	push	{r7}
 800864e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008650:	4b0b      	ldr	r3, [pc, #44]	; (8008680 <vPortSetupTimerInterrupt+0x34>)
 8008652:	2200      	movs	r2, #0
 8008654:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008656:	4b0b      	ldr	r3, [pc, #44]	; (8008684 <vPortSetupTimerInterrupt+0x38>)
 8008658:	2200      	movs	r2, #0
 800865a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800865c:	4b0a      	ldr	r3, [pc, #40]	; (8008688 <vPortSetupTimerInterrupt+0x3c>)
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	4a0a      	ldr	r2, [pc, #40]	; (800868c <vPortSetupTimerInterrupt+0x40>)
 8008662:	fba2 2303 	umull	r2, r3, r2, r3
 8008666:	099b      	lsrs	r3, r3, #6
 8008668:	4a09      	ldr	r2, [pc, #36]	; (8008690 <vPortSetupTimerInterrupt+0x44>)
 800866a:	3b01      	subs	r3, #1
 800866c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800866e:	4b04      	ldr	r3, [pc, #16]	; (8008680 <vPortSetupTimerInterrupt+0x34>)
 8008670:	2207      	movs	r2, #7
 8008672:	601a      	str	r2, [r3, #0]
}
 8008674:	bf00      	nop
 8008676:	46bd      	mov	sp, r7
 8008678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800867c:	4770      	bx	lr
 800867e:	bf00      	nop
 8008680:	e000e010 	.word	0xe000e010
 8008684:	e000e018 	.word	0xe000e018
 8008688:	20000000 	.word	0x20000000
 800868c:	10624dd3 	.word	0x10624dd3
 8008690:	e000e014 	.word	0xe000e014

08008694 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008694:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80086a4 <vPortEnableVFP+0x10>
 8008698:	6801      	ldr	r1, [r0, #0]
 800869a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800869e:	6001      	str	r1, [r0, #0]
 80086a0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80086a2:	bf00      	nop
 80086a4:	e000ed88 	.word	0xe000ed88

080086a8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80086a8:	b480      	push	{r7}
 80086aa:	b085      	sub	sp, #20
 80086ac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80086ae:	f3ef 8305 	mrs	r3, IPSR
 80086b2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	2b0f      	cmp	r3, #15
 80086b8:	d914      	bls.n	80086e4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80086ba:	4a17      	ldr	r2, [pc, #92]	; (8008718 <vPortValidateInterruptPriority+0x70>)
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	4413      	add	r3, r2
 80086c0:	781b      	ldrb	r3, [r3, #0]
 80086c2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80086c4:	4b15      	ldr	r3, [pc, #84]	; (800871c <vPortValidateInterruptPriority+0x74>)
 80086c6:	781b      	ldrb	r3, [r3, #0]
 80086c8:	7afa      	ldrb	r2, [r7, #11]
 80086ca:	429a      	cmp	r2, r3
 80086cc:	d20a      	bcs.n	80086e4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80086ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086d2:	f383 8811 	msr	BASEPRI, r3
 80086d6:	f3bf 8f6f 	isb	sy
 80086da:	f3bf 8f4f 	dsb	sy
 80086de:	607b      	str	r3, [r7, #4]
}
 80086e0:	bf00      	nop
 80086e2:	e7fe      	b.n	80086e2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80086e4:	4b0e      	ldr	r3, [pc, #56]	; (8008720 <vPortValidateInterruptPriority+0x78>)
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80086ec:	4b0d      	ldr	r3, [pc, #52]	; (8008724 <vPortValidateInterruptPriority+0x7c>)
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	429a      	cmp	r2, r3
 80086f2:	d90a      	bls.n	800870a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80086f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086f8:	f383 8811 	msr	BASEPRI, r3
 80086fc:	f3bf 8f6f 	isb	sy
 8008700:	f3bf 8f4f 	dsb	sy
 8008704:	603b      	str	r3, [r7, #0]
}
 8008706:	bf00      	nop
 8008708:	e7fe      	b.n	8008708 <vPortValidateInterruptPriority+0x60>
	}
 800870a:	bf00      	nop
 800870c:	3714      	adds	r7, #20
 800870e:	46bd      	mov	sp, r7
 8008710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008714:	4770      	bx	lr
 8008716:	bf00      	nop
 8008718:	e000e3f0 	.word	0xe000e3f0
 800871c:	20002aa4 	.word	0x20002aa4
 8008720:	e000ed0c 	.word	0xe000ed0c
 8008724:	20002aa8 	.word	0x20002aa8

08008728 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008728:	b580      	push	{r7, lr}
 800872a:	b08a      	sub	sp, #40	; 0x28
 800872c:	af00      	add	r7, sp, #0
 800872e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008730:	2300      	movs	r3, #0
 8008732:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008734:	f7fe fd96 	bl	8007264 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008738:	4b5b      	ldr	r3, [pc, #364]	; (80088a8 <pvPortMalloc+0x180>)
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	2b00      	cmp	r3, #0
 800873e:	d101      	bne.n	8008744 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008740:	f000 f920 	bl	8008984 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008744:	4b59      	ldr	r3, [pc, #356]	; (80088ac <pvPortMalloc+0x184>)
 8008746:	681a      	ldr	r2, [r3, #0]
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	4013      	ands	r3, r2
 800874c:	2b00      	cmp	r3, #0
 800874e:	f040 8093 	bne.w	8008878 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	2b00      	cmp	r3, #0
 8008756:	d01d      	beq.n	8008794 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8008758:	2208      	movs	r2, #8
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	4413      	add	r3, r2
 800875e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	f003 0307 	and.w	r3, r3, #7
 8008766:	2b00      	cmp	r3, #0
 8008768:	d014      	beq.n	8008794 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	f023 0307 	bic.w	r3, r3, #7
 8008770:	3308      	adds	r3, #8
 8008772:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	f003 0307 	and.w	r3, r3, #7
 800877a:	2b00      	cmp	r3, #0
 800877c:	d00a      	beq.n	8008794 <pvPortMalloc+0x6c>
	__asm volatile
 800877e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008782:	f383 8811 	msr	BASEPRI, r3
 8008786:	f3bf 8f6f 	isb	sy
 800878a:	f3bf 8f4f 	dsb	sy
 800878e:	617b      	str	r3, [r7, #20]
}
 8008790:	bf00      	nop
 8008792:	e7fe      	b.n	8008792 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	2b00      	cmp	r3, #0
 8008798:	d06e      	beq.n	8008878 <pvPortMalloc+0x150>
 800879a:	4b45      	ldr	r3, [pc, #276]	; (80088b0 <pvPortMalloc+0x188>)
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	687a      	ldr	r2, [r7, #4]
 80087a0:	429a      	cmp	r2, r3
 80087a2:	d869      	bhi.n	8008878 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80087a4:	4b43      	ldr	r3, [pc, #268]	; (80088b4 <pvPortMalloc+0x18c>)
 80087a6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80087a8:	4b42      	ldr	r3, [pc, #264]	; (80088b4 <pvPortMalloc+0x18c>)
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80087ae:	e004      	b.n	80087ba <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80087b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087b2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80087b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80087ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087bc:	685b      	ldr	r3, [r3, #4]
 80087be:	687a      	ldr	r2, [r7, #4]
 80087c0:	429a      	cmp	r2, r3
 80087c2:	d903      	bls.n	80087cc <pvPortMalloc+0xa4>
 80087c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d1f1      	bne.n	80087b0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80087cc:	4b36      	ldr	r3, [pc, #216]	; (80088a8 <pvPortMalloc+0x180>)
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80087d2:	429a      	cmp	r2, r3
 80087d4:	d050      	beq.n	8008878 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80087d6:	6a3b      	ldr	r3, [r7, #32]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	2208      	movs	r2, #8
 80087dc:	4413      	add	r3, r2
 80087de:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80087e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087e2:	681a      	ldr	r2, [r3, #0]
 80087e4:	6a3b      	ldr	r3, [r7, #32]
 80087e6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80087e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087ea:	685a      	ldr	r2, [r3, #4]
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	1ad2      	subs	r2, r2, r3
 80087f0:	2308      	movs	r3, #8
 80087f2:	005b      	lsls	r3, r3, #1
 80087f4:	429a      	cmp	r2, r3
 80087f6:	d91f      	bls.n	8008838 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80087f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	4413      	add	r3, r2
 80087fe:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008800:	69bb      	ldr	r3, [r7, #24]
 8008802:	f003 0307 	and.w	r3, r3, #7
 8008806:	2b00      	cmp	r3, #0
 8008808:	d00a      	beq.n	8008820 <pvPortMalloc+0xf8>
	__asm volatile
 800880a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800880e:	f383 8811 	msr	BASEPRI, r3
 8008812:	f3bf 8f6f 	isb	sy
 8008816:	f3bf 8f4f 	dsb	sy
 800881a:	613b      	str	r3, [r7, #16]
}
 800881c:	bf00      	nop
 800881e:	e7fe      	b.n	800881e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008822:	685a      	ldr	r2, [r3, #4]
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	1ad2      	subs	r2, r2, r3
 8008828:	69bb      	ldr	r3, [r7, #24]
 800882a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800882c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800882e:	687a      	ldr	r2, [r7, #4]
 8008830:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008832:	69b8      	ldr	r0, [r7, #24]
 8008834:	f000 f908 	bl	8008a48 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008838:	4b1d      	ldr	r3, [pc, #116]	; (80088b0 <pvPortMalloc+0x188>)
 800883a:	681a      	ldr	r2, [r3, #0]
 800883c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800883e:	685b      	ldr	r3, [r3, #4]
 8008840:	1ad3      	subs	r3, r2, r3
 8008842:	4a1b      	ldr	r2, [pc, #108]	; (80088b0 <pvPortMalloc+0x188>)
 8008844:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008846:	4b1a      	ldr	r3, [pc, #104]	; (80088b0 <pvPortMalloc+0x188>)
 8008848:	681a      	ldr	r2, [r3, #0]
 800884a:	4b1b      	ldr	r3, [pc, #108]	; (80088b8 <pvPortMalloc+0x190>)
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	429a      	cmp	r2, r3
 8008850:	d203      	bcs.n	800885a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008852:	4b17      	ldr	r3, [pc, #92]	; (80088b0 <pvPortMalloc+0x188>)
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	4a18      	ldr	r2, [pc, #96]	; (80088b8 <pvPortMalloc+0x190>)
 8008858:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800885a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800885c:	685a      	ldr	r2, [r3, #4]
 800885e:	4b13      	ldr	r3, [pc, #76]	; (80088ac <pvPortMalloc+0x184>)
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	431a      	orrs	r2, r3
 8008864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008866:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800886a:	2200      	movs	r2, #0
 800886c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800886e:	4b13      	ldr	r3, [pc, #76]	; (80088bc <pvPortMalloc+0x194>)
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	3301      	adds	r3, #1
 8008874:	4a11      	ldr	r2, [pc, #68]	; (80088bc <pvPortMalloc+0x194>)
 8008876:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008878:	f7fe fd02 	bl	8007280 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800887c:	69fb      	ldr	r3, [r7, #28]
 800887e:	f003 0307 	and.w	r3, r3, #7
 8008882:	2b00      	cmp	r3, #0
 8008884:	d00a      	beq.n	800889c <pvPortMalloc+0x174>
	__asm volatile
 8008886:	f04f 0350 	mov.w	r3, #80	; 0x50
 800888a:	f383 8811 	msr	BASEPRI, r3
 800888e:	f3bf 8f6f 	isb	sy
 8008892:	f3bf 8f4f 	dsb	sy
 8008896:	60fb      	str	r3, [r7, #12]
}
 8008898:	bf00      	nop
 800889a:	e7fe      	b.n	800889a <pvPortMalloc+0x172>
	return pvReturn;
 800889c:	69fb      	ldr	r3, [r7, #28]
}
 800889e:	4618      	mov	r0, r3
 80088a0:	3728      	adds	r7, #40	; 0x28
 80088a2:	46bd      	mov	sp, r7
 80088a4:	bd80      	pop	{r7, pc}
 80088a6:	bf00      	nop
 80088a8:	200066b4 	.word	0x200066b4
 80088ac:	200066c8 	.word	0x200066c8
 80088b0:	200066b8 	.word	0x200066b8
 80088b4:	200066ac 	.word	0x200066ac
 80088b8:	200066bc 	.word	0x200066bc
 80088bc:	200066c0 	.word	0x200066c0

080088c0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80088c0:	b580      	push	{r7, lr}
 80088c2:	b086      	sub	sp, #24
 80088c4:	af00      	add	r7, sp, #0
 80088c6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d04d      	beq.n	800896e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80088d2:	2308      	movs	r3, #8
 80088d4:	425b      	negs	r3, r3
 80088d6:	697a      	ldr	r2, [r7, #20]
 80088d8:	4413      	add	r3, r2
 80088da:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80088dc:	697b      	ldr	r3, [r7, #20]
 80088de:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80088e0:	693b      	ldr	r3, [r7, #16]
 80088e2:	685a      	ldr	r2, [r3, #4]
 80088e4:	4b24      	ldr	r3, [pc, #144]	; (8008978 <vPortFree+0xb8>)
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	4013      	ands	r3, r2
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d10a      	bne.n	8008904 <vPortFree+0x44>
	__asm volatile
 80088ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088f2:	f383 8811 	msr	BASEPRI, r3
 80088f6:	f3bf 8f6f 	isb	sy
 80088fa:	f3bf 8f4f 	dsb	sy
 80088fe:	60fb      	str	r3, [r7, #12]
}
 8008900:	bf00      	nop
 8008902:	e7fe      	b.n	8008902 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008904:	693b      	ldr	r3, [r7, #16]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	2b00      	cmp	r3, #0
 800890a:	d00a      	beq.n	8008922 <vPortFree+0x62>
	__asm volatile
 800890c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008910:	f383 8811 	msr	BASEPRI, r3
 8008914:	f3bf 8f6f 	isb	sy
 8008918:	f3bf 8f4f 	dsb	sy
 800891c:	60bb      	str	r3, [r7, #8]
}
 800891e:	bf00      	nop
 8008920:	e7fe      	b.n	8008920 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008922:	693b      	ldr	r3, [r7, #16]
 8008924:	685a      	ldr	r2, [r3, #4]
 8008926:	4b14      	ldr	r3, [pc, #80]	; (8008978 <vPortFree+0xb8>)
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	4013      	ands	r3, r2
 800892c:	2b00      	cmp	r3, #0
 800892e:	d01e      	beq.n	800896e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008930:	693b      	ldr	r3, [r7, #16]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	2b00      	cmp	r3, #0
 8008936:	d11a      	bne.n	800896e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008938:	693b      	ldr	r3, [r7, #16]
 800893a:	685a      	ldr	r2, [r3, #4]
 800893c:	4b0e      	ldr	r3, [pc, #56]	; (8008978 <vPortFree+0xb8>)
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	43db      	mvns	r3, r3
 8008942:	401a      	ands	r2, r3
 8008944:	693b      	ldr	r3, [r7, #16]
 8008946:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008948:	f7fe fc8c 	bl	8007264 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800894c:	693b      	ldr	r3, [r7, #16]
 800894e:	685a      	ldr	r2, [r3, #4]
 8008950:	4b0a      	ldr	r3, [pc, #40]	; (800897c <vPortFree+0xbc>)
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	4413      	add	r3, r2
 8008956:	4a09      	ldr	r2, [pc, #36]	; (800897c <vPortFree+0xbc>)
 8008958:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800895a:	6938      	ldr	r0, [r7, #16]
 800895c:	f000 f874 	bl	8008a48 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008960:	4b07      	ldr	r3, [pc, #28]	; (8008980 <vPortFree+0xc0>)
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	3301      	adds	r3, #1
 8008966:	4a06      	ldr	r2, [pc, #24]	; (8008980 <vPortFree+0xc0>)
 8008968:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800896a:	f7fe fc89 	bl	8007280 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800896e:	bf00      	nop
 8008970:	3718      	adds	r7, #24
 8008972:	46bd      	mov	sp, r7
 8008974:	bd80      	pop	{r7, pc}
 8008976:	bf00      	nop
 8008978:	200066c8 	.word	0x200066c8
 800897c:	200066b8 	.word	0x200066b8
 8008980:	200066c4 	.word	0x200066c4

08008984 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008984:	b480      	push	{r7}
 8008986:	b085      	sub	sp, #20
 8008988:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800898a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800898e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008990:	4b27      	ldr	r3, [pc, #156]	; (8008a30 <prvHeapInit+0xac>)
 8008992:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	f003 0307 	and.w	r3, r3, #7
 800899a:	2b00      	cmp	r3, #0
 800899c:	d00c      	beq.n	80089b8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	3307      	adds	r3, #7
 80089a2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	f023 0307 	bic.w	r3, r3, #7
 80089aa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80089ac:	68ba      	ldr	r2, [r7, #8]
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	1ad3      	subs	r3, r2, r3
 80089b2:	4a1f      	ldr	r2, [pc, #124]	; (8008a30 <prvHeapInit+0xac>)
 80089b4:	4413      	add	r3, r2
 80089b6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80089bc:	4a1d      	ldr	r2, [pc, #116]	; (8008a34 <prvHeapInit+0xb0>)
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80089c2:	4b1c      	ldr	r3, [pc, #112]	; (8008a34 <prvHeapInit+0xb0>)
 80089c4:	2200      	movs	r2, #0
 80089c6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	68ba      	ldr	r2, [r7, #8]
 80089cc:	4413      	add	r3, r2
 80089ce:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80089d0:	2208      	movs	r2, #8
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	1a9b      	subs	r3, r3, r2
 80089d6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	f023 0307 	bic.w	r3, r3, #7
 80089de:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	4a15      	ldr	r2, [pc, #84]	; (8008a38 <prvHeapInit+0xb4>)
 80089e4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80089e6:	4b14      	ldr	r3, [pc, #80]	; (8008a38 <prvHeapInit+0xb4>)
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	2200      	movs	r2, #0
 80089ec:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80089ee:	4b12      	ldr	r3, [pc, #72]	; (8008a38 <prvHeapInit+0xb4>)
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	2200      	movs	r2, #0
 80089f4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80089fa:	683b      	ldr	r3, [r7, #0]
 80089fc:	68fa      	ldr	r2, [r7, #12]
 80089fe:	1ad2      	subs	r2, r2, r3
 8008a00:	683b      	ldr	r3, [r7, #0]
 8008a02:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008a04:	4b0c      	ldr	r3, [pc, #48]	; (8008a38 <prvHeapInit+0xb4>)
 8008a06:	681a      	ldr	r2, [r3, #0]
 8008a08:	683b      	ldr	r3, [r7, #0]
 8008a0a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008a0c:	683b      	ldr	r3, [r7, #0]
 8008a0e:	685b      	ldr	r3, [r3, #4]
 8008a10:	4a0a      	ldr	r2, [pc, #40]	; (8008a3c <prvHeapInit+0xb8>)
 8008a12:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008a14:	683b      	ldr	r3, [r7, #0]
 8008a16:	685b      	ldr	r3, [r3, #4]
 8008a18:	4a09      	ldr	r2, [pc, #36]	; (8008a40 <prvHeapInit+0xbc>)
 8008a1a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008a1c:	4b09      	ldr	r3, [pc, #36]	; (8008a44 <prvHeapInit+0xc0>)
 8008a1e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008a22:	601a      	str	r2, [r3, #0]
}
 8008a24:	bf00      	nop
 8008a26:	3714      	adds	r7, #20
 8008a28:	46bd      	mov	sp, r7
 8008a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a2e:	4770      	bx	lr
 8008a30:	20002aac 	.word	0x20002aac
 8008a34:	200066ac 	.word	0x200066ac
 8008a38:	200066b4 	.word	0x200066b4
 8008a3c:	200066bc 	.word	0x200066bc
 8008a40:	200066b8 	.word	0x200066b8
 8008a44:	200066c8 	.word	0x200066c8

08008a48 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008a48:	b480      	push	{r7}
 8008a4a:	b085      	sub	sp, #20
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008a50:	4b28      	ldr	r3, [pc, #160]	; (8008af4 <prvInsertBlockIntoFreeList+0xac>)
 8008a52:	60fb      	str	r3, [r7, #12]
 8008a54:	e002      	b.n	8008a5c <prvInsertBlockIntoFreeList+0x14>
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	60fb      	str	r3, [r7, #12]
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	687a      	ldr	r2, [r7, #4]
 8008a62:	429a      	cmp	r2, r3
 8008a64:	d8f7      	bhi.n	8008a56 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	685b      	ldr	r3, [r3, #4]
 8008a6e:	68ba      	ldr	r2, [r7, #8]
 8008a70:	4413      	add	r3, r2
 8008a72:	687a      	ldr	r2, [r7, #4]
 8008a74:	429a      	cmp	r2, r3
 8008a76:	d108      	bne.n	8008a8a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	685a      	ldr	r2, [r3, #4]
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	685b      	ldr	r3, [r3, #4]
 8008a80:	441a      	add	r2, r3
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	685b      	ldr	r3, [r3, #4]
 8008a92:	68ba      	ldr	r2, [r7, #8]
 8008a94:	441a      	add	r2, r3
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	429a      	cmp	r2, r3
 8008a9c:	d118      	bne.n	8008ad0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	681a      	ldr	r2, [r3, #0]
 8008aa2:	4b15      	ldr	r3, [pc, #84]	; (8008af8 <prvInsertBlockIntoFreeList+0xb0>)
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	429a      	cmp	r2, r3
 8008aa8:	d00d      	beq.n	8008ac6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	685a      	ldr	r2, [r3, #4]
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	685b      	ldr	r3, [r3, #4]
 8008ab4:	441a      	add	r2, r3
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	681a      	ldr	r2, [r3, #0]
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	601a      	str	r2, [r3, #0]
 8008ac4:	e008      	b.n	8008ad8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008ac6:	4b0c      	ldr	r3, [pc, #48]	; (8008af8 <prvInsertBlockIntoFreeList+0xb0>)
 8008ac8:	681a      	ldr	r2, [r3, #0]
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	601a      	str	r2, [r3, #0]
 8008ace:	e003      	b.n	8008ad8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	681a      	ldr	r2, [r3, #0]
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008ad8:	68fa      	ldr	r2, [r7, #12]
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	429a      	cmp	r2, r3
 8008ade:	d002      	beq.n	8008ae6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	687a      	ldr	r2, [r7, #4]
 8008ae4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008ae6:	bf00      	nop
 8008ae8:	3714      	adds	r7, #20
 8008aea:	46bd      	mov	sp, r7
 8008aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af0:	4770      	bx	lr
 8008af2:	bf00      	nop
 8008af4:	200066ac 	.word	0x200066ac
 8008af8:	200066b4 	.word	0x200066b4

08008afc <__libc_init_array>:
 8008afc:	b570      	push	{r4, r5, r6, lr}
 8008afe:	4d0d      	ldr	r5, [pc, #52]	; (8008b34 <__libc_init_array+0x38>)
 8008b00:	4c0d      	ldr	r4, [pc, #52]	; (8008b38 <__libc_init_array+0x3c>)
 8008b02:	1b64      	subs	r4, r4, r5
 8008b04:	10a4      	asrs	r4, r4, #2
 8008b06:	2600      	movs	r6, #0
 8008b08:	42a6      	cmp	r6, r4
 8008b0a:	d109      	bne.n	8008b20 <__libc_init_array+0x24>
 8008b0c:	4d0b      	ldr	r5, [pc, #44]	; (8008b3c <__libc_init_array+0x40>)
 8008b0e:	4c0c      	ldr	r4, [pc, #48]	; (8008b40 <__libc_init_array+0x44>)
 8008b10:	f000 f82e 	bl	8008b70 <_init>
 8008b14:	1b64      	subs	r4, r4, r5
 8008b16:	10a4      	asrs	r4, r4, #2
 8008b18:	2600      	movs	r6, #0
 8008b1a:	42a6      	cmp	r6, r4
 8008b1c:	d105      	bne.n	8008b2a <__libc_init_array+0x2e>
 8008b1e:	bd70      	pop	{r4, r5, r6, pc}
 8008b20:	f855 3b04 	ldr.w	r3, [r5], #4
 8008b24:	4798      	blx	r3
 8008b26:	3601      	adds	r6, #1
 8008b28:	e7ee      	b.n	8008b08 <__libc_init_array+0xc>
 8008b2a:	f855 3b04 	ldr.w	r3, [r5], #4
 8008b2e:	4798      	blx	r3
 8008b30:	3601      	adds	r6, #1
 8008b32:	e7f2      	b.n	8008b1a <__libc_init_array+0x1e>
 8008b34:	08008d80 	.word	0x08008d80
 8008b38:	08008d80 	.word	0x08008d80
 8008b3c:	08008d80 	.word	0x08008d80
 8008b40:	08008d84 	.word	0x08008d84

08008b44 <memcpy>:
 8008b44:	440a      	add	r2, r1
 8008b46:	4291      	cmp	r1, r2
 8008b48:	f100 33ff 	add.w	r3, r0, #4294967295
 8008b4c:	d100      	bne.n	8008b50 <memcpy+0xc>
 8008b4e:	4770      	bx	lr
 8008b50:	b510      	push	{r4, lr}
 8008b52:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008b56:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008b5a:	4291      	cmp	r1, r2
 8008b5c:	d1f9      	bne.n	8008b52 <memcpy+0xe>
 8008b5e:	bd10      	pop	{r4, pc}

08008b60 <memset>:
 8008b60:	4402      	add	r2, r0
 8008b62:	4603      	mov	r3, r0
 8008b64:	4293      	cmp	r3, r2
 8008b66:	d100      	bne.n	8008b6a <memset+0xa>
 8008b68:	4770      	bx	lr
 8008b6a:	f803 1b01 	strb.w	r1, [r3], #1
 8008b6e:	e7f9      	b.n	8008b64 <memset+0x4>

08008b70 <_init>:
 8008b70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b72:	bf00      	nop
 8008b74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b76:	bc08      	pop	{r3}
 8008b78:	469e      	mov	lr, r3
 8008b7a:	4770      	bx	lr

08008b7c <_fini>:
 8008b7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b7e:	bf00      	nop
 8008b80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b82:	bc08      	pop	{r3}
 8008b84:	469e      	mov	lr, r3
 8008b86:	4770      	bx	lr
