[ { "BlackBox" :
    { "name"      : "CLaSH.Signal.Explicit.cregister"
    , "templateD" :
"~SYM[0]_block : block
  signal ~SYM[1] : ~TYP[2];
begin
  process(~CLK[2],~RST[2])
  begin
    if ~RST[2] = '0' then
      ~SYM[1] <= ~ARG[1];
    elsif rising_edge(~CLK[2]) then
      ~SYM[1] <= ~ARG[2];
    end if;
  end process;

  ~RESULT <= ~SYM[1];
end block;"
    }
  }
, { "Primitive" :
    { "name"      : "CLaSH.Signal.Explicit.cpack"
    , "primType"  : "Function"
    }
  }
, { "Primitive" :
    { "name"      : "CLaSH.Signal.Explicit.cunpack"
    , "primType"  : "Function"
    }
  }
]
