
///////////////////////////////////
// Efinity Synthesis Started 
// Feb 06, 2024 18:25:42
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'Top_design' (VERI-1018) (/home/prapti/git_file/UART_RX_TX_DEMO/Top_design.v:1)
[EFX-0012 VERI-INFO] compiling module 'UART_RX' (VERI-1018) (/home/prapti/git_file/UART_RX_TX_DEMO/UART_RX.v:8)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/home/prapti/git_file/UART_RX_TX_DEMO/UART_RX.v:72)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/home/prapti/git_file/UART_RX_TX_DEMO/UART_RX.v:83)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/prapti/git_file/UART_RX_TX_DEMO/UART_RX.v:94)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/home/prapti/git_file/UART_RX_TX_DEMO/UART_RX.v:112)
[EFX-0012 VERI-INFO] compiling module 'UART_TX' (VERI-1018) (/home/prapti/git_file/UART_RX_TX_DEMO/UART_TX.v:8)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/home/prapti/git_file/UART_RX_TX_DEMO/UART_TX.v:61)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/home/prapti/git_file/UART_RX_TX_DEMO/UART_TX.v:79)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/prapti/git_file/UART_RX_TX_DEMO/UART_TX.v:89)
[EFX-0011 VERI-WARNING] expression size 16 truncated to fit in target size 15 (VERI-1209) (/home/prapti/git_file/UART_RX_TX_DEMO/UART_TX.v:109)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 2746644KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 2746644KB)
[EFX-0000 INFO] ... Mapping design "Top_design"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 2746644KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 2746644KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Top_design" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 35 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Top_design" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 2746644KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 2746644KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 2746644KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 2746644KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 2746644KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network i_clk with 63 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 41 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s CPU user time : 6s CPU sys time : 0s MEM : 2746644KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 2746644KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 97, ed: 319, lv: 4, pw: 160.90
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 2746644KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2746644KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 58 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2746644KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2746644KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	97
[EFX-0000 INFO] EFX_FF          : 	58
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
