#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002c700bd4e80 .scope module, "ALU" "ALU" 2 161;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ctrl_lines";
    .port_info 1 /INPUT 32 "input1";
    .port_info 2 /INPUT 32 "input2";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /OUTPUT 1 "z";
L_000002c700c90088 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c700bff9f0_0 .net/2u *"_ivl_0", 31 0, L_000002c700c90088;  1 drivers
o000002c700c05728 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000002c700bffbd0_0 .net "ctrl_lines", 3 0, o000002c700c05728;  0 drivers
o000002c700c05758 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002c700bff1d0_0 .net "input1", 31 0, o000002c700c05758;  0 drivers
o000002c700c05788 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002c700bff130_0 .net "input2", 31 0, o000002c700c05788;  0 drivers
v000002c700bffef0_0 .var "out", 31 0;
v000002c700bffa90_0 .net "z", 0 0, L_000002c700c5e060;  1 drivers
E_000002c700bccc50 .event anyedge, v000002c700bffbd0_0, v000002c700bff1d0_0, v000002c700bff130_0;
L_000002c700c5e060 .cmp/eq 32, v000002c700bffef0_0, L_000002c700c90088;
S_000002c700bdf4c0 .scope module, "ALU_ctrl_unit" "ALU_ctrl_unit" 2 184;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Alu_op";
    .port_info 1 /OUTPUT 4 "Alu_ctrl_lines";
    .port_info 2 /INPUT 6 "func";
v000002c700bff950_0 .var "Alu_ctrl_lines", 3 0;
o000002c700c05938 .functor BUFZ 2, C4<zz>; HiZ drive
v000002c700bff270_0 .net "Alu_op", 1 0, o000002c700c05938;  0 drivers
o000002c700c05968 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v000002c700bff630_0 .net "func", 5 0, o000002c700c05968;  0 drivers
E_000002c700bccf50 .event anyedge, v000002c700bff270_0, v000002c700bff630_0;
S_000002c700bdf650 .scope module, "Control_Unit" "Control_Unit" 2 98;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "Reg_dest";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_register";
    .port_info 5 /OUTPUT 2 "ALU_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "ALU_src";
    .port_info 8 /OUTPUT 1 "Reg_write";
v000002c700bffc70_0 .var "ALU_op", 1 0;
v000002c700bff090_0 .var "ALU_src", 0 0;
v000002c700bfeff0_0 .var "Reg_dest", 0 0;
v000002c700bff3b0_0 .var "Reg_write", 0 0;
v000002c700bff450_0 .var "branch", 0 0;
v000002c700bff4f0_0 .var "mem_read", 0 0;
v000002c700bff590_0 .var "mem_to_register", 0 0;
v000002c700bff6d0_0 .var "mem_write", 0 0;
o000002c700c05ba8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v000002c700bff770_0 .net "opcode", 5 0, o000002c700c05ba8;  0 drivers
E_000002c700bce0d0 .event anyedge, v000002c700bff770_0;
S_000002c700bde780 .scope module, "Register_File" "Register_File" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "r_reg1";
    .port_info 1 /INPUT 5 "r_reg2";
    .port_info 2 /INPUT 5 "w_reg";
    .port_info 3 /INPUT 32 "w_data";
    .port_info 4 /INPUT 1 "ctrl_w";
    .port_info 5 /OUTPUT 32 "r_data1";
    .port_info 6 /OUTPUT 32 "r_data2";
L_000002c700beb8a0 .functor BUFZ 32, L_000002c700c5d480, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002c700bebd70 .functor BUFZ 32, L_000002c700c5cda0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002c700c5a3a0_0 .net *"_ivl_0", 31 0, L_000002c700c5d480;  1 drivers
v000002c700c5b160_0 .net *"_ivl_10", 6 0, L_000002c700c5d660;  1 drivers
L_000002c700c90118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002c700c5a4e0_0 .net *"_ivl_13", 1 0, L_000002c700c90118;  1 drivers
v000002c700c5a260_0 .net *"_ivl_2", 6 0, L_000002c700c5e240;  1 drivers
L_000002c700c900d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002c700c5bd40_0 .net *"_ivl_5", 1 0, L_000002c700c900d0;  1 drivers
v000002c700c5a940_0 .net *"_ivl_8", 31 0, L_000002c700c5cda0;  1 drivers
o000002c700c05ea8 .functor BUFZ 1, C4<z>; HiZ drive
v000002c700c5a1c0_0 .net "ctrl_w", 0 0, o000002c700c05ea8;  0 drivers
v000002c700c5bde0_0 .var/i "i", 31 0;
v000002c700c5aa80_0 .net "r_data1", 31 0, L_000002c700beb8a0;  1 drivers
v000002c700c5a800_0 .net "r_data2", 31 0, L_000002c700bebd70;  1 drivers
o000002c700c05f68 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000002c700c5bac0_0 .net "r_reg1", 4 0, o000002c700c05f68;  0 drivers
o000002c700c05f98 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000002c700c5af80_0 .net "r_reg2", 4 0, o000002c700c05f98;  0 drivers
v000002c700c5b200 .array "registers", 0 31, 31 0;
o000002c700c05fc8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002c700c5b8e0_0 .net "w_data", 31 0, o000002c700c05fc8;  0 drivers
o000002c700c05ff8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000002c700c5be80_0 .net "w_reg", 4 0, o000002c700c05ff8;  0 drivers
E_000002c700bce390 .event posedge, v000002c700c5a1c0_0;
L_000002c700c5d480 .array/port v000002c700c5b200, L_000002c700c5e240;
L_000002c700c5e240 .concat [ 5 2 0 0], o000002c700c05f68, L_000002c700c900d0;
L_000002c700c5cda0 .array/port v000002c700c5b200, L_000002c700c5d660;
L_000002c700c5d660 .concat [ 5 2 0 0], o000002c700c05f98, L_000002c700c90118;
S_000002c700bde910 .scope module, "Sign_Extend" "Sign_Extend" 2 26;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 32 "out";
v000002c700c5a300_0 .net *"_ivl_1", 0 0, L_000002c700c5c940;  1 drivers
v000002c700c5b2a0_0 .net *"_ivl_2", 15 0, L_000002c700c5de80;  1 drivers
o000002c700c061d8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000002c700c5bf20_0 .net "in", 15 0, o000002c700c061d8;  0 drivers
v000002c700c5b660_0 .net "out", 31 0, L_000002c700c5cc60;  1 drivers
L_000002c700c5c940 .part o000002c700c061d8, 15, 1;
LS_000002c700c5de80_0_0 .concat [ 1 1 1 1], L_000002c700c5c940, L_000002c700c5c940, L_000002c700c5c940, L_000002c700c5c940;
LS_000002c700c5de80_0_4 .concat [ 1 1 1 1], L_000002c700c5c940, L_000002c700c5c940, L_000002c700c5c940, L_000002c700c5c940;
LS_000002c700c5de80_0_8 .concat [ 1 1 1 1], L_000002c700c5c940, L_000002c700c5c940, L_000002c700c5c940, L_000002c700c5c940;
LS_000002c700c5de80_0_12 .concat [ 1 1 1 1], L_000002c700c5c940, L_000002c700c5c940, L_000002c700c5c940, L_000002c700c5c940;
L_000002c700c5de80 .concat [ 4 4 4 4], LS_000002c700c5de80_0_0, LS_000002c700c5de80_0_4, LS_000002c700c5de80_0_8, LS_000002c700c5de80_0_12;
L_000002c700c5cc60 .concat [ 16 16 0 0], o000002c700c061d8, L_000002c700c5de80;
S_000002c700be3a20 .scope module, "tb" "tb" 3 1;
 .timescale 0 0;
v000002c700c5aee0_0 .var "Address", 31 0;
v000002c700c5b3e0_0 .var "clk", 0 0;
v000002c700c5b520_0 .var "ctrl_lines", 3 0;
v000002c700c5b7a0_0 .var "ctrl_mem_read", 0 0;
v000002c700c5dde0_0 .var "ctrl_mem_write", 0 0;
v000002c700c5cb20_0 .var "input1", 31 0;
v000002c700c5e100_0 .var "input2", 31 0;
v000002c700c5e1a0_0 .net "instruction", 31 0, L_000002c700c5da20;  1 drivers
v000002c700c5d5c0_0 .net "pc", 31 0, v000002c700c5abc0_0;  1 drivers
v000002c700c5cd00_0 .net "pc_new", 31 0, L_000002c700c5d020;  1 drivers
v000002c700c5e740_0 .net "read_data", 31 0, v000002c700c5a080_0;  1 drivers
v000002c700c5cbc0_0 .var "rst", 0 0;
v000002c700c5ca80_0 .var "write_data", 31 0;
S_000002c700be3bb0 .scope module, "fe" "instruction_fetch_memory" 3 12, 2 35 0, S_000002c700be3a20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /OUTPUT 32 "instruction";
v000002c700c5a440_0 .net "PC", 31 0, v000002c700c5abc0_0;  alias, 1 drivers
v000002c700c5ad00_0 .net *"_ivl_0", 7 0, L_000002c700c5d8e0;  1 drivers
L_000002c700c901f0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000002c700c5b480_0 .net/2u *"_ivl_10", 31 0, L_000002c700c901f0;  1 drivers
v000002c700c5bb60_0 .net *"_ivl_12", 31 0, L_000002c700c5cee0;  1 drivers
v000002c700c5b020_0 .net *"_ivl_14", 7 0, L_000002c700c5d160;  1 drivers
L_000002c700c90238 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000002c700c5b980_0 .net/2u *"_ivl_16", 31 0, L_000002c700c90238;  1 drivers
v000002c700c5a120_0 .net *"_ivl_18", 31 0, L_000002c700c5e600;  1 drivers
v000002c700c5a760_0 .net *"_ivl_2", 7 0, L_000002c700c5ce40;  1 drivers
L_000002c700c901a8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002c700c5bc00_0 .net/2u *"_ivl_4", 31 0, L_000002c700c901a8;  1 drivers
v000002c700c5a580_0 .net *"_ivl_6", 31 0, L_000002c700c5d980;  1 drivers
v000002c700c5ba20_0 .net *"_ivl_8", 7 0, L_000002c700c5e6a0;  1 drivers
v000002c700c5b340_0 .net "instruction", 31 0, L_000002c700c5da20;  alias, 1 drivers
v000002c700c5bca0 .array "mem", 4095 0, 7 0;
L_000002c700c5d8e0 .array/port v000002c700c5bca0, v000002c700c5abc0_0;
L_000002c700c5ce40 .array/port v000002c700c5bca0, L_000002c700c5d980;
L_000002c700c5d980 .arith/sum 32, v000002c700c5abc0_0, L_000002c700c901a8;
L_000002c700c5e6a0 .array/port v000002c700c5bca0, L_000002c700c5cee0;
L_000002c700c5cee0 .arith/sum 32, v000002c700c5abc0_0, L_000002c700c901f0;
L_000002c700c5d160 .array/port v000002c700c5bca0, L_000002c700c5e600;
L_000002c700c5e600 .arith/sum 32, v000002c700c5abc0_0, L_000002c700c90238;
L_000002c700c5da20 .concat [ 8 8 8 8], L_000002c700c5d160, L_000002c700c5e6a0, L_000002c700c5ce40, L_000002c700c5d8e0;
S_000002c700be58c0 .scope module, "mm" "Data_mem" 3 13, 2 76 0, S_000002c700be3a20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Address";
    .port_info 1 /INPUT 32 "write_data";
    .port_info 2 /INPUT 1 "ctrl_mem_read";
    .port_info 3 /INPUT 1 "ctrl_mem_write";
    .port_info 4 /OUTPUT 32 "read_data";
v000002c700c5a8a0_0 .net "Address", 31 0, v000002c700c5aee0_0;  1 drivers
o000002c700c06568 .functor BUFZ 1, C4<z>; HiZ drive
v000002c700c5b0c0_0 .net "clk", 0 0, o000002c700c06568;  0 drivers
v000002c700c5ada0_0 .net "ctrl_mem_read", 0 0, v000002c700c5b7a0_0;  1 drivers
v000002c700c5b840_0 .net "ctrl_mem_write", 0 0, v000002c700c5dde0_0;  1 drivers
v000002c700c5b5c0 .array "data_mem", 16383 0, 7 0;
v000002c700c5a080_0 .var "read_data", 31 0;
v000002c700c5b700_0 .net "write_data", 31 0, v000002c700c5ca80_0;  1 drivers
E_000002c700bcc850 .event anyedge, v000002c700c5b840_0, v000002c700c5ada0_0;
S_000002c700be5a50 .scope module, "pp" "PC_clked" 3 10, 2 59 0, S_000002c700be3a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_new";
    .port_info 3 /OUTPUT 32 "pc";
v000002c700c5ab20_0 .net "clk", 0 0, v000002c700c5b3e0_0;  1 drivers
v000002c700c5abc0_0 .var "pc", 31 0;
v000002c700c5ac60_0 .net "pc_new", 31 0, L_000002c700c5d020;  alias, 1 drivers
v000002c700c5ae40_0 .net "rst", 0 0, v000002c700c5cbc0_0;  1 drivers
E_000002c700bd53c0/0 .event negedge, v000002c700c5ae40_0;
E_000002c700bd53c0/1 .event posedge, v000002c700c5ab20_0;
E_000002c700bd53c0 .event/or E_000002c700bd53c0/0, E_000002c700bd53c0/1;
S_000002c700be8120 .scope module, "ppp" "PC_add_4" 2 63, 2 50 0, S_000002c700be5a50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC_in";
    .port_info 1 /OUTPUT 32 "PC_out";
v000002c700c5a620_0 .net "PC_in", 31 0, v000002c700c5abc0_0;  alias, 1 drivers
v000002c700c5a9e0_0 .net "PC_out", 31 0, L_000002c700c5d020;  alias, 1 drivers
L_000002c700c90160 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002c700c5a6c0_0 .net/2u *"_ivl_0", 31 0, L_000002c700c90160;  1 drivers
L_000002c700c5d020 .arith/sum 32, v000002c700c5abc0_0, L_000002c700c90160;
    .scope S_000002c700bd4e80;
T_0 ;
    %wait E_000002c700bccc50;
    %load/vec4 v000002c700bffbd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c700bffef0_0, 0, 32;
    %jmp T_0.7;
T_0.0 ;
    %load/vec4 v000002c700bff1d0_0;
    %load/vec4 v000002c700bff130_0;
    %and;
    %store/vec4 v000002c700bffef0_0, 0, 32;
    %jmp T_0.7;
T_0.1 ;
    %load/vec4 v000002c700bff1d0_0;
    %load/vec4 v000002c700bff130_0;
    %or;
    %store/vec4 v000002c700bffef0_0, 0, 32;
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v000002c700bff1d0_0;
    %load/vec4 v000002c700bff130_0;
    %add;
    %store/vec4 v000002c700bffef0_0, 0, 32;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v000002c700bff1d0_0;
    %load/vec4 v000002c700bff130_0;
    %sub;
    %store/vec4 v000002c700bffef0_0, 0, 32;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v000002c700bff1d0_0;
    %load/vec4 v000002c700bff130_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000002c700bffef0_0, 0, 32;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v000002c700bff1d0_0;
    %load/vec4 v000002c700bff130_0;
    %or;
    %inv;
    %store/vec4 v000002c700bffef0_0, 0, 32;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002c700bdf4c0;
T_1 ;
    %wait E_000002c700bccf50;
    %load/vec4 v000002c700bff270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000002c700bff950_0, 0, 4;
    %jmp T_1.4;
T_1.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002c700bff950_0, 0, 4;
    %jmp T_1.4;
T_1.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002c700bff950_0, 0, 4;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v000002c700bff630_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000002c700bff950_0, 0, 4;
    %jmp T_1.12;
T_1.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002c700bff950_0, 0, 4;
    %jmp T_1.12;
T_1.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002c700bff950_0, 0, 4;
    %jmp T_1.12;
T_1.7 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000002c700bff950_0, 0, 4;
    %jmp T_1.12;
T_1.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002c700bff950_0, 0, 4;
    %jmp T_1.12;
T_1.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002c700bff950_0, 0, 4;
    %jmp T_1.12;
T_1.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000002c700bff950_0, 0, 4;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002c700bdf650;
T_2 ;
    %wait E_000002c700bce0d0;
    %load/vec4 v000002c700bff770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000002c700bfeff0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000002c700bff090_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000002c700bff590_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000002c700bff3b0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000002c700bff4f0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000002c700bff6d0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000002c700bff450_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000002c700bffc70_0, 0, 2;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c700bfeff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c700bff090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c700bff590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c700bff3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c700bff4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c700bff6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c700bff450_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002c700bffc70_0, 0, 2;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c700bfeff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c700bff090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c700bff590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c700bff3b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c700bff4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c700bff6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c700bff450_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002c700bffc70_0, 0, 2;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000002c700bfeff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c700bff090_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000002c700bff590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c700bff3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c700bff4f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c700bff6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c700bff450_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002c700bffc70_0, 0, 2;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000002c700bfeff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c700bff090_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000002c700bff590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c700bff3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c700bff4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c700bff6d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c700bff450_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002c700bffc70_0, 0, 2;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002c700bde780;
T_3 ;
    %wait E_000002c700bce390;
    %load/vec4 v000002c700c5a1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000002c700c5b8e0_0;
    %load/vec4 v000002c700c5be80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c700c5b200, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002c700bde780;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c700c5bde0_0, 0, 32;
T_4.0 ;
    %load/vec4 v000002c700c5bde0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v000002c700c5bde0_0;
    %ix/getv/s 4, v000002c700c5bde0_0;
    %store/vec4a v000002c700c5b200, 4, 0;
    %load/vec4 v000002c700c5bde0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c700c5bde0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_000002c700be5a50;
T_5 ;
    %wait E_000002c700bd53c0;
    %load/vec4 v000002c700c5ae40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c700c5abc0_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002c700c5ac60_0;
    %assign/vec4 v000002c700c5abc0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002c700be3bb0;
T_6 ;
    %vpi_call 2 43 "$readmemh", "Instruction_mem.txt", v000002c700c5bca0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000002c700be58c0;
T_7 ;
    %wait E_000002c700bcc850;
    %load/vec4 v000002c700c5ada0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %ix/getv 4, v000002c700c5a8a0_0;
    %load/vec4a v000002c700c5b5c0, 4;
    %load/vec4 v000002c700c5a8a0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000002c700c5b5c0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002c700c5a8a0_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000002c700c5b5c0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002c700c5a8a0_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000002c700c5b5c0, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002c700c5a080_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002c700c5b840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002c700c5b700_0;
    %split/vec4 8;
    %load/vec4 v000002c700c5a8a0_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c700c5b5c0, 0, 4;
    %split/vec4 8;
    %load/vec4 v000002c700c5a8a0_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c700c5b5c0, 0, 4;
    %split/vec4 8;
    %load/vec4 v000002c700c5a8a0_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c700c5b5c0, 0, 4;
    %ix/getv 3, v000002c700c5a8a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c700c5b5c0, 0, 4;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002c700be58c0;
T_8 ;
    %vpi_call 2 92 "$readmemh", "data_mem.txt", v000002c700c5b5c0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_000002c700be3a20;
T_9 ;
    %vpi_call 3 20 "$dumpfile", "test.fst" {0 0 0};
    %vpi_call 3 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002c700be3a20 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c700c5b3e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c700c5cbc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c700c5b7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c700c5dde0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c700c5aee0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c700c5cbc0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c700c5cbc0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000002c700c5cb20_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002c700c5e100_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002c700c5b520_0, 0, 4;
    %delay 200, 0;
    %vpi_call 3 39 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_000002c700be3a20;
T_10 ;
    %delay 5, 0;
    %load/vec4 v000002c700c5b3e0_0;
    %inv;
    %store/vec4 v000002c700c5b3e0_0, 0, 1;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Register_File.v";
    "tb.v";
