verilator -cc --exe -x-assign fast -Wall --assert --coverage-line -Wno-WIDTHEXPAND -Wno-BLKSEQ -Wno-VARHIDDEN -Wno-WIDTHTRUNC -Wno-UNUSEDSIGNAL -f input.vc top_module.v sim-main.cpp rfuzz-harness.cpp
%Warning-COMBDLY: top_module.v:17:11: Non-blocking assignment '<=' in combinational logic process
                                    : ... This will be executed as a blocking assignment '='!
   17 |         q <= clk ? qp : qn;
      |           ^~
                  ... For warning description see https://verilator.org/warn/COMBDLY?v=5.032
                  ... Use "/* verilator lint_off COMBDLY */" and lint_on around source to disable this message.
                  *** See https://verilator.org/warn/COMBDLY before disabling this,
                  else you may end up with different sim results.
%Error: Exiting due to 1 warning(s)
make: *** [run] Error 1
