{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 27 23:17:46 2024 " "Info: Processing started: Wed Mar 27 23:17:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off shifter-8 -c shifter-8 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off shifter-8 -c shifter-8 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "RM D0 14.748 ns Longest " "Info: Longest tpd from source pin \"RM\" to destination pin \"D0\" is 14.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns RM 1 PIN PIN_43 8 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_43; Fanout = 8; PIN Node = 'RM'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM } "NODE_NAME" } } { "shifter-8.bdf" "" { Schematic "D:/xxx/quartus_project/Project/shifter-8/shifter-8.bdf" { { 432 184 352 448 "RM" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.812 ns) + CELL(0.647 ns) 7.454 ns complement-shifter-4:inst1\|inst33~36 2 COMB LCCOMB_X1_Y5_N16 7 " "Info: 2: + IC(5.812 ns) + CELL(0.647 ns) = 7.454 ns; Loc. = LCCOMB_X1_Y5_N16; Fanout = 7; COMB Node = 'complement-shifter-4:inst1\|inst33~36'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.459 ns" { RM complement-shifter-4:inst1|inst33~36 } "NODE_NAME" } } { "complement-shifter-4.bdf" "" { Schematic "D:/xxx/quartus_project/Project/shifter-8/complement-shifter-4.bdf" { { 648 872 936 696 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.366 ns) 8.236 ns shifter-3:inst\|inst17~25 3 COMB LCCOMB_X1_Y5_N28 1 " "Info: 3: + IC(0.416 ns) + CELL(0.366 ns) = 8.236 ns; Loc. = LCCOMB_X1_Y5_N28; Fanout = 1; COMB Node = 'shifter-3:inst\|inst17~25'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.782 ns" { complement-shifter-4:inst1|inst33~36 shifter-3:inst|inst17~25 } "NODE_NAME" } } { "shifter-3.bdf" "" { Schematic "D:/xxx/quartus_project/Project/shifter-8/shifter-3.bdf" { { 672 1536 1600 720 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.236 ns) + CELL(3.276 ns) 14.748 ns D0 4 PIN PIN_192 0 " "Info: 4: + IC(3.236 ns) + CELL(3.276 ns) = 14.748 ns; Loc. = PIN_192; Fanout = 0; PIN Node = 'D0'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.512 ns" { shifter-3:inst|inst17~25 D0 } "NODE_NAME" } } { "shifter-8.bdf" "" { Schematic "D:/xxx/quartus_project/Project/shifter-8/shifter-8.bdf" { { 56 680 856 72 "D0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.284 ns ( 35.83 % ) " "Info: Total cell delay = 5.284 ns ( 35.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.464 ns ( 64.17 % ) " "Info: Total interconnect delay = 9.464 ns ( 64.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "14.748 ns" { RM complement-shifter-4:inst1|inst33~36 shifter-3:inst|inst17~25 D0 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "14.748 ns" { RM {} RM~combout {} complement-shifter-4:inst1|inst33~36 {} shifter-3:inst|inst17~25 {} D0 {} } { 0.000ns 0.000ns 5.812ns 0.416ns 3.236ns } { 0.000ns 0.995ns 0.647ns 0.366ns 3.276ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 27 23:17:46 2024 " "Info: Processing ended: Wed Mar 27 23:17:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
