vendor_name = ModelSim
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Lab2/QII/mux2.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Lab2/QII/MIPC_RISK_SimpleCPU.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Lab2/QII/nBitMux2.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Lab2/QII/nBit_extend_mBits.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Lab2/QII/top_level.bdf
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Lab2/QII/nBit_inc1.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Lab2/QII/nBit_reg.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Lab2/QII/Registers.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Lab2/QII/nBit_reg_en.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Lab2/QII/d_flipflop.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Lab2/QII/d_latch.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Lab2/QII/d_flipflop_en.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Lab2/QII/component_test.vwf
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Lab2/QII/db/MIPC_RISK_SimpleCPU.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = top_level
instance = comp, \q~output\, q~output, top_level, 1
instance = comp, \q_not~output\, q_not~output, top_level, 1
instance = comp, \preset~input\, preset~input, top_level, 1
instance = comp, \clk~input\, clk~input, top_level, 1
instance = comp, \clear~input\, clear~input, top_level, 1
instance = comp, \d~input\, d~input, top_level, 1
instance = comp, \inst|master|q_t~0\, inst|master|q_t~0, top_level, 1
instance = comp, \inst|master|q_t~1\, inst|master|q_t~1, top_level, 1
instance = comp, \inst|slave|q_t_not~0\, inst|slave|q_t_not~0, top_level, 1
instance = comp, \inst|slave|q_t~0\, inst|slave|q_t~0, top_level, 1
