

================================================================
== Vitis HLS Report for 'operator_div_assign'
================================================================
* Date:           Wed Feb  9 15:34:27 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_s3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|       59|  30.000 ns|  0.590 us|    3|   59|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 60
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 60 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.78>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%b_op1_read_1 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %b_op1_read" [../src/ban_s3.cpp:27]   --->   Operation 61 'read' 'b_op1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i128 %b_op1_read_1" [../src/ban_s3.cpp:27]   --->   Operation 62 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read_1, i32 32, i32 63" [../src/ban_s3.cpp:170]   --->   Operation 63 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%c_num_0 = bitcast i32 %trunc_ln4" [../src/ban_s3.cpp:170]   --->   Operation 64 'bitcast' 'c_num_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read_1, i32 55, i32 62" [../src/ban_s3.cpp:27]   --->   Operation 65 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln27_s = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read_1, i32 32, i32 54" [../src/ban_s3.cpp:27]   --->   Operation 66 'partselect' 'trunc_ln27_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.84ns)   --->   "%icmp_ln27_19 = icmp_ne  i8 %tmp, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 67 'icmp' 'icmp_ln27_19' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (1.05ns)   --->   "%icmp_ln27_20 = icmp_eq  i23 %trunc_ln27_s, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 68 'icmp' 'icmp_ln27_20' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [2/2] (2.78ns)   --->   "%tmp_s = fcmp_oeq  i32 %c_num_0, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 69 'fcmp' 'tmp_s' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln27_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read_1, i32 64, i32 95" [../src/ban_s3.cpp:27]   --->   Operation 70 'partselect' 'trunc_ln27_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%c_num_1 = bitcast i32 %trunc_ln27_4" [../src/ban_s3.cpp:27]   --->   Operation 71 'bitcast' 'c_num_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read_1, i32 87, i32 94" [../src/ban_s3.cpp:27]   --->   Operation 72 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln27_5 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read_1, i32 64, i32 86" [../src/ban_s3.cpp:27]   --->   Operation 73 'partselect' 'trunc_ln27_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.84ns)   --->   "%icmp_ln27_21 = icmp_ne  i8 %tmp_14, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 74 'icmp' 'icmp_ln27_21' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (1.05ns)   --->   "%icmp_ln27_22 = icmp_eq  i23 %trunc_ln27_5, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 75 'icmp' 'icmp_ln27_22' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [2/2] (2.78ns)   --->   "%tmp_15 = fcmp_oeq  i32 %c_num_1, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 76 'fcmp' 'tmp_15' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.35>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%p_read_2 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read" [../src/ban_s3.cpp:27]   --->   Operation 77 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.99ns)   --->   "%icmp_ln27 = icmp_eq  i32 %trunc_ln27, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 78 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_14)   --->   "%or_ln27 = or i1 %icmp_ln27_20, i1 %icmp_ln27_19" [../src/ban_s3.cpp:27]   --->   Operation 79 'or' 'or_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/2] (2.78ns)   --->   "%tmp_s = fcmp_oeq  i32 %c_num_0, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 80 'fcmp' 'tmp_s' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_14)   --->   "%and_ln27 = and i1 %or_ln27, i1 %tmp_s" [../src/ban_s3.cpp:27]   --->   Operation 81 'and' 'and_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_14)   --->   "%or_ln27_10 = or i1 %icmp_ln27_22, i1 %icmp_ln27_21" [../src/ban_s3.cpp:27]   --->   Operation 82 'or' 'or_ln27_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/2] (2.78ns)   --->   "%tmp_15 = fcmp_oeq  i32 %c_num_1, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 83 'fcmp' 'tmp_15' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_14)   --->   "%and_ln27_13 = and i1 %or_ln27_10, i1 %tmp_15" [../src/ban_s3.cpp:27]   --->   Operation 84 'and' 'and_ln27_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27_14 = and i1 %and_ln27, i1 %and_ln27_13" [../src/ban_s3.cpp:27]   --->   Operation 85 'and' 'and_ln27_14' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27_16 = and i1 %and_ln27_14, i1 %icmp_ln27" [../src/ban_s3.cpp:27]   --->   Operation 86 'and' 'and_ln27_16' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %and_ln27_16, void %.critedge_ifconv, void %_ZNK3BaneqEf.exit.i" [../src/ban_s3.cpp:27]   --->   Operation 87 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln27_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read_1, i32 96, i32 127" [../src/ban_s3.cpp:27]   --->   Operation 88 'partselect' 'trunc_ln27_6' <Predicate = (and_ln27_16)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%bitcast_ln27_8 = bitcast i32 %trunc_ln27_6" [../src/ban_s3.cpp:27]   --->   Operation 89 'bitcast' 'bitcast_ln27_8' <Predicate = (and_ln27_16)> <Delay = 0.00>
ST_2 : Operation 90 [2/2] (2.78ns)   --->   "%tmp_17 = fcmp_oeq  i32 %bitcast_ln27_8, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 90 'fcmp' 'tmp_17' <Predicate = (and_ln27_16)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.49>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read_1, i32 119, i32 126" [../src/ban_s3.cpp:27]   --->   Operation 91 'partselect' 'tmp_16' <Predicate = (and_ln27_16)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln27_7 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read_1, i32 96, i32 118" [../src/ban_s3.cpp:27]   --->   Operation 92 'partselect' 'trunc_ln27_7' <Predicate = (and_ln27_16)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.84ns)   --->   "%icmp_ln27_23 = icmp_ne  i8 %tmp_16, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 93 'icmp' 'icmp_ln27_23' <Predicate = (and_ln27_16)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (1.05ns)   --->   "%icmp_ln27_24 = icmp_eq  i23 %trunc_ln27_7, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 94 'icmp' 'icmp_ln27_24' <Predicate = (and_ln27_16)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_15)   --->   "%or_ln27_11 = or i1 %icmp_ln27_24, i1 %icmp_ln27_23" [../src/ban_s3.cpp:27]   --->   Operation 95 'or' 'or_ln27_11' <Predicate = (and_ln27_16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/2] (2.78ns)   --->   "%tmp_17 = fcmp_oeq  i32 %bitcast_ln27_8, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 96 'fcmp' 'tmp_17' <Predicate = (and_ln27_16)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27_15 = and i1 %or_ln27_11, i1 %tmp_17" [../src/ban_s3.cpp:27]   --->   Operation 97 'and' 'and_ln27_15' <Predicate = (and_ln27_16)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.42ns)   --->   "%br_ln167 = br i1 %and_ln27_15, void %.critedge_ifconv, void %_ZNK3BandvERKS_.exit" [../src/ban_s3.cpp:167]   --->   Operation 98 'br' 'br_ln167' <Predicate = (and_ln27_16)> <Delay = 0.42>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln170_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read_1, i32 96, i32 127" [../src/ban_s3.cpp:170]   --->   Operation 99 'partselect' 'trunc_ln170_2' <Predicate = (!and_ln27_15) | (!and_ln27_16)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%c_num_2 = bitcast i32 %trunc_ln170_2" [../src/ban_s3.cpp:170]   --->   Operation 100 'bitcast' 'c_num_2' <Predicate = (!and_ln27_15) | (!and_ln27_16)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln172 = trunc i128 %p_read_2" [../src/ban_s3.cpp:172]   --->   Operation 101 'trunc' 'trunc_ln172' <Predicate = (!and_ln27_15) | (!and_ln27_16)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (1.01ns)   --->   "%c_p = sub i32 %trunc_ln27, i32 %trunc_ln172" [../src/ban_s3.cpp:172]   --->   Operation 102 'sub' 'c_p' <Predicate = (!and_ln27_15) | (!and_ln27_16)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_2, i32 32, i32 63" [../src/ban_s3.cpp:140->../src/ban_s3.cpp:174]   --->   Operation 103 'partselect' 'trunc_ln6' <Predicate = (!and_ln27_15) | (!and_ln27_16)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%normalizer = bitcast i32 %trunc_ln6" [../src/ban_s3.cpp:140->../src/ban_s3.cpp:174]   --->   Operation 104 'bitcast' 'normalizer' <Predicate = (!and_ln27_15) | (!and_ln27_16)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_2, i32 64, i32 95" [../src/ban_s3.cpp:143->../src/ban_s3.cpp:174]   --->   Operation 105 'partselect' 'trunc_ln7' <Predicate = (!and_ln27_15) | (!and_ln27_16)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.35ns)   --->   "%xor_ln143 = xor i32 %trunc_ln7, i32 2147483648" [../src/ban_s3.cpp:143->../src/ban_s3.cpp:174]   --->   Operation 106 'xor' 'xor_ln143' <Predicate = (!and_ln27_15) | (!and_ln27_16)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_2, i32 96, i32 127" [../src/ban_s3.cpp:144->../src/ban_s3.cpp:174]   --->   Operation 107 'partselect' 'trunc_ln8' <Predicate = (!and_ln27_15) | (!and_ln27_16)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.35ns)   --->   "%xor_ln144 = xor i32 %trunc_ln8, i32 2147483648" [../src/ban_s3.cpp:144->../src/ban_s3.cpp:174]   --->   Operation 108 'xor' 'xor_ln144' <Predicate = (!and_ln27_15) | (!and_ln27_16)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.05>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%bitcast_ln143 = bitcast i32 %xor_ln143" [../src/ban_s3.cpp:143->../src/ban_s3.cpp:174]   --->   Operation 109 'bitcast' 'bitcast_ln143' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [9/9] (7.05ns)   --->   "%div_i = fdiv i32 %bitcast_ln143, i32 %normalizer" [../src/ban_s3.cpp:143->../src/ban_s3.cpp:174]   --->   Operation 110 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%bitcast_ln144 = bitcast i32 %xor_ln144" [../src/ban_s3.cpp:144->../src/ban_s3.cpp:174]   --->   Operation 111 'bitcast' 'bitcast_ln144' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [9/9] (7.05ns)   --->   "%div6_i = fdiv i32 %bitcast_ln144, i32 %normalizer" [../src/ban_s3.cpp:144->../src/ban_s3.cpp:174]   --->   Operation 112 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.05>
ST_5 : Operation 113 [8/9] (7.05ns)   --->   "%div_i = fdiv i32 %bitcast_ln143, i32 %normalizer" [../src/ban_s3.cpp:143->../src/ban_s3.cpp:174]   --->   Operation 113 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [8/9] (7.05ns)   --->   "%div6_i = fdiv i32 %bitcast_ln144, i32 %normalizer" [../src/ban_s3.cpp:144->../src/ban_s3.cpp:174]   --->   Operation 114 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.05>
ST_6 : Operation 115 [7/9] (7.05ns)   --->   "%div_i = fdiv i32 %bitcast_ln143, i32 %normalizer" [../src/ban_s3.cpp:143->../src/ban_s3.cpp:174]   --->   Operation 115 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [7/9] (7.05ns)   --->   "%div6_i = fdiv i32 %bitcast_ln144, i32 %normalizer" [../src/ban_s3.cpp:144->../src/ban_s3.cpp:174]   --->   Operation 116 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.05>
ST_7 : Operation 117 [6/9] (7.05ns)   --->   "%div_i = fdiv i32 %bitcast_ln143, i32 %normalizer" [../src/ban_s3.cpp:143->../src/ban_s3.cpp:174]   --->   Operation 117 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [6/9] (7.05ns)   --->   "%div6_i = fdiv i32 %bitcast_ln144, i32 %normalizer" [../src/ban_s3.cpp:144->../src/ban_s3.cpp:174]   --->   Operation 118 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.05>
ST_8 : Operation 119 [5/9] (7.05ns)   --->   "%div_i = fdiv i32 %bitcast_ln143, i32 %normalizer" [../src/ban_s3.cpp:143->../src/ban_s3.cpp:174]   --->   Operation 119 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [5/9] (7.05ns)   --->   "%div6_i = fdiv i32 %bitcast_ln144, i32 %normalizer" [../src/ban_s3.cpp:144->../src/ban_s3.cpp:174]   --->   Operation 120 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.05>
ST_9 : Operation 121 [4/9] (7.05ns)   --->   "%div_i = fdiv i32 %bitcast_ln143, i32 %normalizer" [../src/ban_s3.cpp:143->../src/ban_s3.cpp:174]   --->   Operation 121 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [4/9] (7.05ns)   --->   "%div6_i = fdiv i32 %bitcast_ln144, i32 %normalizer" [../src/ban_s3.cpp:144->../src/ban_s3.cpp:174]   --->   Operation 122 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.05>
ST_10 : Operation 123 [3/9] (7.05ns)   --->   "%div_i = fdiv i32 %bitcast_ln143, i32 %normalizer" [../src/ban_s3.cpp:143->../src/ban_s3.cpp:174]   --->   Operation 123 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [3/9] (7.05ns)   --->   "%div6_i = fdiv i32 %bitcast_ln144, i32 %normalizer" [../src/ban_s3.cpp:144->../src/ban_s3.cpp:174]   --->   Operation 124 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.05>
ST_11 : Operation 125 [2/9] (7.05ns)   --->   "%div_i = fdiv i32 %bitcast_ln143, i32 %normalizer" [../src/ban_s3.cpp:143->../src/ban_s3.cpp:174]   --->   Operation 125 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 126 [2/9] (7.05ns)   --->   "%div6_i = fdiv i32 %bitcast_ln144, i32 %normalizer" [../src/ban_s3.cpp:144->../src/ban_s3.cpp:174]   --->   Operation 126 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.05>
ST_12 : Operation 127 [1/9] (7.05ns)   --->   "%div_i = fdiv i32 %bitcast_ln143, i32 %normalizer" [../src/ban_s3.cpp:143->../src/ban_s3.cpp:174]   --->   Operation 127 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 128 [1/9] (7.05ns)   --->   "%div6_i = fdiv i32 %bitcast_ln144, i32 %normalizer" [../src/ban_s3.cpp:144->../src/ban_s3.cpp:174]   --->   Operation 128 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.01>
ST_13 : Operation 129 [3/3] (7.01ns)   --->   "%mul12_i_i = fmul i32 %div6_i, i32 %c_num_0" [../src/ban_s3.cpp:116]   --->   Operation 129 'fmul' 'mul12_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 130 [3/3] (7.01ns)   --->   "%mul15_i_i = fmul i32 %c_num_2, i32 0" [../src/ban_s3.cpp:116]   --->   Operation 130 'fmul' 'mul15_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.01>
ST_14 : Operation 131 [2/3] (7.01ns)   --->   "%mul12_i_i = fmul i32 %div6_i, i32 %c_num_0" [../src/ban_s3.cpp:116]   --->   Operation 131 'fmul' 'mul12_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 132 [2/3] (7.01ns)   --->   "%mul15_i_i = fmul i32 %c_num_2, i32 0" [../src/ban_s3.cpp:116]   --->   Operation 132 'fmul' 'mul15_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.01>
ST_15 : Operation 133 [1/3] (7.01ns)   --->   "%mul12_i_i = fmul i32 %div6_i, i32 %c_num_0" [../src/ban_s3.cpp:116]   --->   Operation 133 'fmul' 'mul12_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 134 [1/3] (7.01ns)   --->   "%mul15_i_i = fmul i32 %c_num_2, i32 0" [../src/ban_s3.cpp:116]   --->   Operation 134 'fmul' 'mul15_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 135 [4/4] (6.43ns)   --->   "%add16_i_i = fadd i32 %mul12_i_i, i32 %mul15_i_i" [../src/ban_s3.cpp:116]   --->   Operation 135 'fadd' 'add16_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.01>
ST_17 : Operation 136 [3/4] (6.43ns)   --->   "%add16_i_i = fadd i32 %mul12_i_i, i32 %mul15_i_i" [../src/ban_s3.cpp:116]   --->   Operation 136 'fadd' 'add16_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 137 [3/3] (7.01ns)   --->   "%mul19_i_i = fmul i32 %div_i, i32 %c_num_1" [../src/ban_s3.cpp:116]   --->   Operation 137 'fmul' 'mul19_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.01>
ST_18 : Operation 138 [2/4] (6.43ns)   --->   "%add16_i_i = fadd i32 %mul12_i_i, i32 %mul15_i_i" [../src/ban_s3.cpp:116]   --->   Operation 138 'fadd' 'add16_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 139 [2/3] (7.01ns)   --->   "%mul19_i_i = fmul i32 %div_i, i32 %c_num_1" [../src/ban_s3.cpp:116]   --->   Operation 139 'fmul' 'mul19_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.01>
ST_19 : Operation 140 [1/4] (6.43ns)   --->   "%add16_i_i = fadd i32 %mul12_i_i, i32 %mul15_i_i" [../src/ban_s3.cpp:116]   --->   Operation 140 'fadd' 'add16_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 141 [1/3] (7.01ns)   --->   "%mul19_i_i = fmul i32 %div_i, i32 %c_num_1" [../src/ban_s3.cpp:116]   --->   Operation 141 'fmul' 'mul19_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.43>
ST_20 : Operation 142 [4/4] (6.43ns)   --->   "%add20_i_i = fadd i32 %add16_i_i, i32 %mul19_i_i" [../src/ban_s3.cpp:116]   --->   Operation 142 'fadd' 'add20_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.01>
ST_21 : Operation 143 [3/3] (7.01ns)   --->   "%mul_i_i = fmul i32 %c_num_0, i32 0" [../src/ban_s3.cpp:114]   --->   Operation 143 'fmul' 'mul_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 144 [3/3] (7.01ns)   --->   "%mul5_i_i = fmul i32 %div_i, i32 %c_num_0" [../src/ban_s3.cpp:115]   --->   Operation 144 'fmul' 'mul5_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 145 [3/3] (7.01ns)   --->   "%mul8_i_i = fmul i32 %c_num_1, i32 0" [../src/ban_s3.cpp:115]   --->   Operation 145 'fmul' 'mul8_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 146 [3/4] (6.43ns)   --->   "%add20_i_i = fadd i32 %add16_i_i, i32 %mul19_i_i" [../src/ban_s3.cpp:116]   --->   Operation 146 'fadd' 'add20_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.01>
ST_22 : Operation 147 [2/3] (7.01ns)   --->   "%mul_i_i = fmul i32 %c_num_0, i32 0" [../src/ban_s3.cpp:114]   --->   Operation 147 'fmul' 'mul_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 148 [2/3] (7.01ns)   --->   "%mul5_i_i = fmul i32 %div_i, i32 %c_num_0" [../src/ban_s3.cpp:115]   --->   Operation 148 'fmul' 'mul5_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 149 [2/3] (7.01ns)   --->   "%mul8_i_i = fmul i32 %c_num_1, i32 0" [../src/ban_s3.cpp:115]   --->   Operation 149 'fmul' 'mul8_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 150 [2/4] (6.43ns)   --->   "%add20_i_i = fadd i32 %add16_i_i, i32 %mul19_i_i" [../src/ban_s3.cpp:116]   --->   Operation 150 'fadd' 'add20_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.01>
ST_23 : Operation 151 [1/3] (7.01ns)   --->   "%mul_i_i = fmul i32 %c_num_0, i32 0" [../src/ban_s3.cpp:114]   --->   Operation 151 'fmul' 'mul_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 152 [1/3] (7.01ns)   --->   "%mul5_i_i = fmul i32 %div_i, i32 %c_num_0" [../src/ban_s3.cpp:115]   --->   Operation 152 'fmul' 'mul5_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 153 [1/3] (7.01ns)   --->   "%mul8_i_i = fmul i32 %c_num_1, i32 0" [../src/ban_s3.cpp:115]   --->   Operation 153 'fmul' 'mul8_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 154 [1/4] (6.43ns)   --->   "%add20_i_i = fadd i32 %add16_i_i, i32 %mul19_i_i" [../src/ban_s3.cpp:116]   --->   Operation 154 'fadd' 'add20_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.01>
ST_24 : Operation 155 [4/4] (6.43ns)   --->   "%add_i_i = fadd i32 %mul5_i_i, i32 %mul8_i_i" [../src/ban_s3.cpp:115]   --->   Operation 155 'fadd' 'add_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 156 [4/4] (6.43ns)   --->   "%add7_i = fadd i32 %add20_i_i, i32 %c_num_2" [../src/ban_s3.cpp:149->../src/ban_s3.cpp:174]   --->   Operation 156 'fadd' 'add7_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 157 [3/3] (7.01ns)   --->   "%mul12_i9_i = fmul i32 %add20_i_i, i32 0" [../src/ban_s3.cpp:116]   --->   Operation 157 'fmul' 'mul12_i9_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 158 [3/3] (7.01ns)   --->   "%mul15_i1_i = fmul i32 %mul_i_i, i32 %div6_i" [../src/ban_s3.cpp:116]   --->   Operation 158 'fmul' 'mul15_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.01>
ST_25 : Operation 159 [3/4] (6.43ns)   --->   "%add_i_i = fadd i32 %mul5_i_i, i32 %mul8_i_i" [../src/ban_s3.cpp:115]   --->   Operation 159 'fadd' 'add_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 160 [3/4] (6.43ns)   --->   "%add7_i = fadd i32 %add20_i_i, i32 %c_num_2" [../src/ban_s3.cpp:149->../src/ban_s3.cpp:174]   --->   Operation 160 'fadd' 'add7_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 161 [2/3] (7.01ns)   --->   "%mul12_i9_i = fmul i32 %add20_i_i, i32 0" [../src/ban_s3.cpp:116]   --->   Operation 161 'fmul' 'mul12_i9_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 162 [2/3] (7.01ns)   --->   "%mul15_i1_i = fmul i32 %mul_i_i, i32 %div6_i" [../src/ban_s3.cpp:116]   --->   Operation 162 'fmul' 'mul15_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.01>
ST_26 : Operation 163 [2/4] (6.43ns)   --->   "%add_i_i = fadd i32 %mul5_i_i, i32 %mul8_i_i" [../src/ban_s3.cpp:115]   --->   Operation 163 'fadd' 'add_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 164 [2/4] (6.43ns)   --->   "%add7_i = fadd i32 %add20_i_i, i32 %c_num_2" [../src/ban_s3.cpp:149->../src/ban_s3.cpp:174]   --->   Operation 164 'fadd' 'add7_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 165 [1/3] (7.01ns)   --->   "%mul12_i9_i = fmul i32 %add20_i_i, i32 0" [../src/ban_s3.cpp:116]   --->   Operation 165 'fmul' 'mul12_i9_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 166 [1/3] (7.01ns)   --->   "%mul15_i1_i = fmul i32 %mul_i_i, i32 %div6_i" [../src/ban_s3.cpp:116]   --->   Operation 166 'fmul' 'mul15_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.43>
ST_27 : Operation 167 [1/4] (6.43ns)   --->   "%add_i_i = fadd i32 %mul5_i_i, i32 %mul8_i_i" [../src/ban_s3.cpp:115]   --->   Operation 167 'fadd' 'add_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 168 [1/4] (6.43ns)   --->   "%add7_i = fadd i32 %add20_i_i, i32 %c_num_2" [../src/ban_s3.cpp:149->../src/ban_s3.cpp:174]   --->   Operation 168 'fadd' 'add7_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 169 [4/4] (6.43ns)   --->   "%add16_i1_i = fadd i32 %mul12_i9_i, i32 %mul15_i1_i" [../src/ban_s3.cpp:116]   --->   Operation 169 'fadd' 'add16_i1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.01>
ST_28 : Operation 170 [4/4] (6.43ns)   --->   "%add6_i = fadd i32 %add_i_i, i32 %c_num_1" [../src/ban_s3.cpp:148->../src/ban_s3.cpp:174]   --->   Operation 170 'fadd' 'add6_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 171 [3/3] (7.01ns)   --->   "%mul5_i3_i = fmul i32 %add_i_i, i32 0" [../src/ban_s3.cpp:115]   --->   Operation 171 'fmul' 'mul5_i3_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 172 [3/3] (7.01ns)   --->   "%mul8_i5_i = fmul i32 %mul_i_i, i32 %div_i" [../src/ban_s3.cpp:115]   --->   Operation 172 'fmul' 'mul8_i5_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 173 [3/4] (6.43ns)   --->   "%add16_i1_i = fadd i32 %mul12_i9_i, i32 %mul15_i1_i" [../src/ban_s3.cpp:116]   --->   Operation 173 'fadd' 'add16_i1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 174 [3/3] (7.01ns)   --->   "%mul19_i1_i = fmul i32 %add_i_i, i32 %div_i" [../src/ban_s3.cpp:116]   --->   Operation 174 'fmul' 'mul19_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.01>
ST_29 : Operation 175 [3/4] (6.43ns)   --->   "%add6_i = fadd i32 %add_i_i, i32 %c_num_1" [../src/ban_s3.cpp:148->../src/ban_s3.cpp:174]   --->   Operation 175 'fadd' 'add6_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 176 [2/3] (7.01ns)   --->   "%mul5_i3_i = fmul i32 %add_i_i, i32 0" [../src/ban_s3.cpp:115]   --->   Operation 176 'fmul' 'mul5_i3_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 177 [2/3] (7.01ns)   --->   "%mul8_i5_i = fmul i32 %mul_i_i, i32 %div_i" [../src/ban_s3.cpp:115]   --->   Operation 177 'fmul' 'mul8_i5_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 178 [2/4] (6.43ns)   --->   "%add16_i1_i = fadd i32 %mul12_i9_i, i32 %mul15_i1_i" [../src/ban_s3.cpp:116]   --->   Operation 178 'fadd' 'add16_i1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 179 [2/3] (7.01ns)   --->   "%mul19_i1_i = fmul i32 %add_i_i, i32 %div_i" [../src/ban_s3.cpp:116]   --->   Operation 179 'fmul' 'mul19_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.01>
ST_30 : Operation 180 [4/4] (6.43ns)   --->   "%add_i = fadd i32 %mul_i_i, i32 %c_num_0" [../src/ban_s3.cpp:147->../src/ban_s3.cpp:174]   --->   Operation 180 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 181 [2/4] (6.43ns)   --->   "%add6_i = fadd i32 %add_i_i, i32 %c_num_1" [../src/ban_s3.cpp:148->../src/ban_s3.cpp:174]   --->   Operation 181 'fadd' 'add6_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 182 [1/3] (7.01ns)   --->   "%mul5_i3_i = fmul i32 %add_i_i, i32 0" [../src/ban_s3.cpp:115]   --->   Operation 182 'fmul' 'mul5_i3_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 183 [1/3] (7.01ns)   --->   "%mul8_i5_i = fmul i32 %mul_i_i, i32 %div_i" [../src/ban_s3.cpp:115]   --->   Operation 183 'fmul' 'mul8_i5_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 184 [1/4] (6.43ns)   --->   "%add16_i1_i = fadd i32 %mul12_i9_i, i32 %mul15_i1_i" [../src/ban_s3.cpp:116]   --->   Operation 184 'fadd' 'add16_i1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 185 [1/3] (7.01ns)   --->   "%mul19_i1_i = fmul i32 %add_i_i, i32 %div_i" [../src/ban_s3.cpp:116]   --->   Operation 185 'fmul' 'mul19_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.01>
ST_31 : Operation 186 [3/4] (6.43ns)   --->   "%add_i = fadd i32 %mul_i_i, i32 %c_num_0" [../src/ban_s3.cpp:147->../src/ban_s3.cpp:174]   --->   Operation 186 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 187 [1/4] (6.43ns)   --->   "%add6_i = fadd i32 %add_i_i, i32 %c_num_1" [../src/ban_s3.cpp:148->../src/ban_s3.cpp:174]   --->   Operation 187 'fadd' 'add6_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 188 [3/3] (7.01ns)   --->   "%mul_i1_i = fmul i32 %mul_i_i, i32 0" [../src/ban_s3.cpp:114]   --->   Operation 188 'fmul' 'mul_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 189 [4/4] (6.43ns)   --->   "%add_i6_i = fadd i32 %mul5_i3_i, i32 %mul8_i5_i" [../src/ban_s3.cpp:115]   --->   Operation 189 'fadd' 'add_i6_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 190 [4/4] (6.43ns)   --->   "%add20_i1_i = fadd i32 %add16_i1_i, i32 %mul19_i1_i" [../src/ban_s3.cpp:116]   --->   Operation 190 'fadd' 'add20_i1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.01>
ST_32 : Operation 191 [2/4] (6.43ns)   --->   "%add_i = fadd i32 %mul_i_i, i32 %c_num_0" [../src/ban_s3.cpp:147->../src/ban_s3.cpp:174]   --->   Operation 191 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 192 [2/3] (7.01ns)   --->   "%mul_i1_i = fmul i32 %mul_i_i, i32 0" [../src/ban_s3.cpp:114]   --->   Operation 192 'fmul' 'mul_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 193 [3/4] (6.43ns)   --->   "%add_i6_i = fadd i32 %mul5_i3_i, i32 %mul8_i5_i" [../src/ban_s3.cpp:115]   --->   Operation 193 'fadd' 'add_i6_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 194 [3/4] (6.43ns)   --->   "%add20_i1_i = fadd i32 %add16_i1_i, i32 %mul19_i1_i" [../src/ban_s3.cpp:116]   --->   Operation 194 'fadd' 'add20_i1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.01>
ST_33 : Operation 195 [1/4] (6.43ns)   --->   "%add_i = fadd i32 %mul_i_i, i32 %c_num_0" [../src/ban_s3.cpp:147->../src/ban_s3.cpp:174]   --->   Operation 195 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 196 [1/3] (7.01ns)   --->   "%mul_i1_i = fmul i32 %mul_i_i, i32 0" [../src/ban_s3.cpp:114]   --->   Operation 196 'fmul' 'mul_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 197 [2/4] (6.43ns)   --->   "%add_i6_i = fadd i32 %mul5_i3_i, i32 %mul8_i5_i" [../src/ban_s3.cpp:115]   --->   Operation 197 'fadd' 'add_i6_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 198 [2/4] (6.43ns)   --->   "%add20_i1_i = fadd i32 %add16_i1_i, i32 %mul19_i1_i" [../src/ban_s3.cpp:116]   --->   Operation 198 'fadd' 'add20_i1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.43>
ST_34 : Operation 199 [1/4] (6.43ns)   --->   "%add_i6_i = fadd i32 %mul5_i3_i, i32 %mul8_i5_i" [../src/ban_s3.cpp:115]   --->   Operation 199 'fadd' 'add_i6_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 200 [1/4] (6.43ns)   --->   "%add20_i1_i = fadd i32 %add16_i1_i, i32 %mul19_i1_i" [../src/ban_s3.cpp:116]   --->   Operation 200 'fadd' 'add20_i1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 201 [4/4] (6.43ns)   --->   "%add8_i = fadd i32 %add_i, i32 %mul_i1_i" [../src/ban_s3.cpp:152->../src/ban_s3.cpp:174]   --->   Operation 201 'fadd' 'add8_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.01>
ST_35 : Operation 202 [3/4] (6.43ns)   --->   "%add8_i = fadd i32 %add_i, i32 %mul_i1_i" [../src/ban_s3.cpp:152->../src/ban_s3.cpp:174]   --->   Operation 202 'fadd' 'add8_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 203 [4/4] (6.43ns)   --->   "%add9_i = fadd i32 %add6_i, i32 %add_i6_i" [../src/ban_s3.cpp:153->../src/ban_s3.cpp:174]   --->   Operation 203 'fadd' 'add9_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 204 [4/4] (6.43ns)   --->   "%add1_i = fadd i32 %add7_i, i32 %add20_i1_i" [../src/ban_s3.cpp:154->../src/ban_s3.cpp:174]   --->   Operation 204 'fadd' 'add1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 205 [3/3] (7.01ns)   --->   "%mul_i2_i = fmul i32 %mul_i1_i, i32 0" [../src/ban_s3.cpp:114]   --->   Operation 205 'fmul' 'mul_i2_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 206 [3/3] (7.01ns)   --->   "%mul5_i1_i = fmul i32 %add_i6_i, i32 0" [../src/ban_s3.cpp:115]   --->   Operation 206 'fmul' 'mul5_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 207 [3/3] (7.01ns)   --->   "%mul8_i1_i = fmul i32 %mul_i1_i, i32 %div_i" [../src/ban_s3.cpp:115]   --->   Operation 207 'fmul' 'mul8_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 208 [3/3] (7.01ns)   --->   "%mul12_i1_i = fmul i32 %add20_i1_i, i32 0" [../src/ban_s3.cpp:116]   --->   Operation 208 'fmul' 'mul12_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 209 [3/3] (7.01ns)   --->   "%mul15_i2_i = fmul i32 %mul_i1_i, i32 %div6_i" [../src/ban_s3.cpp:116]   --->   Operation 209 'fmul' 'mul15_i2_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 210 [3/3] (7.01ns)   --->   "%mul19_i2_i = fmul i32 %add_i6_i, i32 %div_i" [../src/ban_s3.cpp:116]   --->   Operation 210 'fmul' 'mul19_i2_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.01>
ST_36 : Operation 211 [2/4] (6.43ns)   --->   "%add8_i = fadd i32 %add_i, i32 %mul_i1_i" [../src/ban_s3.cpp:152->../src/ban_s3.cpp:174]   --->   Operation 211 'fadd' 'add8_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 212 [3/4] (6.43ns)   --->   "%add9_i = fadd i32 %add6_i, i32 %add_i6_i" [../src/ban_s3.cpp:153->../src/ban_s3.cpp:174]   --->   Operation 212 'fadd' 'add9_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 213 [3/4] (6.43ns)   --->   "%add1_i = fadd i32 %add7_i, i32 %add20_i1_i" [../src/ban_s3.cpp:154->../src/ban_s3.cpp:174]   --->   Operation 213 'fadd' 'add1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 214 [2/3] (7.01ns)   --->   "%mul_i2_i = fmul i32 %mul_i1_i, i32 0" [../src/ban_s3.cpp:114]   --->   Operation 214 'fmul' 'mul_i2_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 215 [2/3] (7.01ns)   --->   "%mul5_i1_i = fmul i32 %add_i6_i, i32 0" [../src/ban_s3.cpp:115]   --->   Operation 215 'fmul' 'mul5_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 216 [2/3] (7.01ns)   --->   "%mul8_i1_i = fmul i32 %mul_i1_i, i32 %div_i" [../src/ban_s3.cpp:115]   --->   Operation 216 'fmul' 'mul8_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 217 [2/3] (7.01ns)   --->   "%mul12_i1_i = fmul i32 %add20_i1_i, i32 0" [../src/ban_s3.cpp:116]   --->   Operation 217 'fmul' 'mul12_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 218 [2/3] (7.01ns)   --->   "%mul15_i2_i = fmul i32 %mul_i1_i, i32 %div6_i" [../src/ban_s3.cpp:116]   --->   Operation 218 'fmul' 'mul15_i2_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 219 [2/3] (7.01ns)   --->   "%mul19_i2_i = fmul i32 %add_i6_i, i32 %div_i" [../src/ban_s3.cpp:116]   --->   Operation 219 'fmul' 'mul19_i2_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.01>
ST_37 : Operation 220 [1/4] (6.43ns)   --->   "%add8_i = fadd i32 %add_i, i32 %mul_i1_i" [../src/ban_s3.cpp:152->../src/ban_s3.cpp:174]   --->   Operation 220 'fadd' 'add8_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 221 [2/4] (6.43ns)   --->   "%add9_i = fadd i32 %add6_i, i32 %add_i6_i" [../src/ban_s3.cpp:153->../src/ban_s3.cpp:174]   --->   Operation 221 'fadd' 'add9_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 222 [2/4] (6.43ns)   --->   "%add1_i = fadd i32 %add7_i, i32 %add20_i1_i" [../src/ban_s3.cpp:154->../src/ban_s3.cpp:174]   --->   Operation 222 'fadd' 'add1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 223 [1/3] (7.01ns)   --->   "%mul_i2_i = fmul i32 %mul_i1_i, i32 0" [../src/ban_s3.cpp:114]   --->   Operation 223 'fmul' 'mul_i2_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 224 [1/3] (7.01ns)   --->   "%mul5_i1_i = fmul i32 %add_i6_i, i32 0" [../src/ban_s3.cpp:115]   --->   Operation 224 'fmul' 'mul5_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 225 [1/3] (7.01ns)   --->   "%mul8_i1_i = fmul i32 %mul_i1_i, i32 %div_i" [../src/ban_s3.cpp:115]   --->   Operation 225 'fmul' 'mul8_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 226 [1/3] (7.01ns)   --->   "%mul12_i1_i = fmul i32 %add20_i1_i, i32 0" [../src/ban_s3.cpp:116]   --->   Operation 226 'fmul' 'mul12_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 227 [1/3] (7.01ns)   --->   "%mul15_i2_i = fmul i32 %mul_i1_i, i32 %div6_i" [../src/ban_s3.cpp:116]   --->   Operation 227 'fmul' 'mul15_i2_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 228 [1/3] (7.01ns)   --->   "%mul19_i2_i = fmul i32 %add_i6_i, i32 %div_i" [../src/ban_s3.cpp:116]   --->   Operation 228 'fmul' 'mul19_i2_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.43>
ST_38 : Operation 229 [1/4] (6.43ns)   --->   "%add9_i = fadd i32 %add6_i, i32 %add_i6_i" [../src/ban_s3.cpp:153->../src/ban_s3.cpp:174]   --->   Operation 229 'fadd' 'add9_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 230 [1/4] (6.43ns)   --->   "%add1_i = fadd i32 %add7_i, i32 %add20_i1_i" [../src/ban_s3.cpp:154->../src/ban_s3.cpp:174]   --->   Operation 230 'fadd' 'add1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 231 [4/4] (6.43ns)   --->   "%add_i2_i = fadd i32 %mul5_i1_i, i32 %mul8_i1_i" [../src/ban_s3.cpp:115]   --->   Operation 231 'fadd' 'add_i2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 232 [4/4] (6.43ns)   --->   "%add16_i2_i = fadd i32 %mul12_i1_i, i32 %mul15_i2_i" [../src/ban_s3.cpp:116]   --->   Operation 232 'fadd' 'add16_i2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 233 [4/4] (6.43ns)   --->   "%add2_i = fadd i32 %add8_i, i32 %mul_i2_i" [../src/ban_s3.cpp:157->../src/ban_s3.cpp:174]   --->   Operation 233 'fadd' 'add2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.43>
ST_39 : Operation 234 [3/4] (6.43ns)   --->   "%add_i2_i = fadd i32 %mul5_i1_i, i32 %mul8_i1_i" [../src/ban_s3.cpp:115]   --->   Operation 234 'fadd' 'add_i2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 235 [3/4] (6.43ns)   --->   "%add16_i2_i = fadd i32 %mul12_i1_i, i32 %mul15_i2_i" [../src/ban_s3.cpp:116]   --->   Operation 235 'fadd' 'add16_i2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 236 [3/4] (6.43ns)   --->   "%add2_i = fadd i32 %add8_i, i32 %mul_i2_i" [../src/ban_s3.cpp:157->../src/ban_s3.cpp:174]   --->   Operation 236 'fadd' 'add2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.43>
ST_40 : Operation 237 [2/4] (6.43ns)   --->   "%add_i2_i = fadd i32 %mul5_i1_i, i32 %mul8_i1_i" [../src/ban_s3.cpp:115]   --->   Operation 237 'fadd' 'add_i2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 238 [2/4] (6.43ns)   --->   "%add16_i2_i = fadd i32 %mul12_i1_i, i32 %mul15_i2_i" [../src/ban_s3.cpp:116]   --->   Operation 238 'fadd' 'add16_i2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 239 [2/4] (6.43ns)   --->   "%add2_i = fadd i32 %add8_i, i32 %mul_i2_i" [../src/ban_s3.cpp:157->../src/ban_s3.cpp:174]   --->   Operation 239 'fadd' 'add2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.43>
ST_41 : Operation 240 [1/4] (6.43ns)   --->   "%add_i2_i = fadd i32 %mul5_i1_i, i32 %mul8_i1_i" [../src/ban_s3.cpp:115]   --->   Operation 240 'fadd' 'add_i2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 241 [1/4] (6.43ns)   --->   "%add16_i2_i = fadd i32 %mul12_i1_i, i32 %mul15_i2_i" [../src/ban_s3.cpp:116]   --->   Operation 241 'fadd' 'add16_i2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 242 [1/4] (6.43ns)   --->   "%add2_i = fadd i32 %add8_i, i32 %mul_i2_i" [../src/ban_s3.cpp:157->../src/ban_s3.cpp:174]   --->   Operation 242 'fadd' 'add2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.43>
ST_42 : Operation 243 [4/4] (6.43ns)   --->   "%add20_i2_i = fadd i32 %add16_i2_i, i32 %mul19_i2_i" [../src/ban_s3.cpp:116]   --->   Operation 243 'fadd' 'add20_i2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 244 [4/4] (6.43ns)   --->   "%add3_i = fadd i32 %add9_i, i32 %add_i2_i" [../src/ban_s3.cpp:158->../src/ban_s3.cpp:174]   --->   Operation 244 'fadd' 'add3_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.43>
ST_43 : Operation 245 [3/4] (6.43ns)   --->   "%add20_i2_i = fadd i32 %add16_i2_i, i32 %mul19_i2_i" [../src/ban_s3.cpp:116]   --->   Operation 245 'fadd' 'add20_i2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 246 [3/4] (6.43ns)   --->   "%add3_i = fadd i32 %add9_i, i32 %add_i2_i" [../src/ban_s3.cpp:158->../src/ban_s3.cpp:174]   --->   Operation 246 'fadd' 'add3_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.43>
ST_44 : Operation 247 [2/4] (6.43ns)   --->   "%add20_i2_i = fadd i32 %add16_i2_i, i32 %mul19_i2_i" [../src/ban_s3.cpp:116]   --->   Operation 247 'fadd' 'add20_i2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 248 [2/4] (6.43ns)   --->   "%add3_i = fadd i32 %add9_i, i32 %add_i2_i" [../src/ban_s3.cpp:158->../src/ban_s3.cpp:174]   --->   Operation 248 'fadd' 'add3_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.43>
ST_45 : Operation 249 [1/4] (6.43ns)   --->   "%add20_i2_i = fadd i32 %add16_i2_i, i32 %mul19_i2_i" [../src/ban_s3.cpp:116]   --->   Operation 249 'fadd' 'add20_i2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 250 [1/4] (6.43ns)   --->   "%add3_i = fadd i32 %add9_i, i32 %add_i2_i" [../src/ban_s3.cpp:158->../src/ban_s3.cpp:174]   --->   Operation 250 'fadd' 'add3_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.43>
ST_46 : Operation 251 [4/4] (6.43ns)   --->   "%add4_i = fadd i32 %add1_i, i32 %add20_i2_i" [../src/ban_s3.cpp:159->../src/ban_s3.cpp:174]   --->   Operation 251 'fadd' 'add4_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.43>
ST_47 : Operation 252 [3/4] (6.43ns)   --->   "%add4_i = fadd i32 %add1_i, i32 %add20_i2_i" [../src/ban_s3.cpp:159->../src/ban_s3.cpp:174]   --->   Operation 252 'fadd' 'add4_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.43>
ST_48 : Operation 253 [2/4] (6.43ns)   --->   "%add4_i = fadd i32 %add1_i, i32 %add20_i2_i" [../src/ban_s3.cpp:159->../src/ban_s3.cpp:174]   --->   Operation 253 'fadd' 'add4_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.43>
ST_49 : Operation 254 [1/4] (6.43ns)   --->   "%add4_i = fadd i32 %add1_i, i32 %add20_i2_i" [../src/ban_s3.cpp:159->../src/ban_s3.cpp:174]   --->   Operation 254 'fadd' 'add4_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.05>
ST_50 : Operation 255 [9/9] (7.05ns)   --->   "%c_num_0_1 = fdiv i32 %add2_i, i32 %normalizer" [../src/ban_s3.cpp:161->../src/ban_s3.cpp:174]   --->   Operation 255 'fdiv' 'c_num_0_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 256 [9/9] (7.05ns)   --->   "%c_num_1_3 = fdiv i32 %add3_i, i32 %normalizer" [../src/ban_s3.cpp:162->../src/ban_s3.cpp:174]   --->   Operation 256 'fdiv' 'c_num_1_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 257 [9/9] (7.05ns)   --->   "%c_num_2_2 = fdiv i32 %add4_i, i32 %normalizer" [../src/ban_s3.cpp:163->../src/ban_s3.cpp:174]   --->   Operation 257 'fdiv' 'c_num_2_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.05>
ST_51 : Operation 258 [8/9] (7.05ns)   --->   "%c_num_0_1 = fdiv i32 %add2_i, i32 %normalizer" [../src/ban_s3.cpp:161->../src/ban_s3.cpp:174]   --->   Operation 258 'fdiv' 'c_num_0_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 259 [8/9] (7.05ns)   --->   "%c_num_1_3 = fdiv i32 %add3_i, i32 %normalizer" [../src/ban_s3.cpp:162->../src/ban_s3.cpp:174]   --->   Operation 259 'fdiv' 'c_num_1_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 260 [8/9] (7.05ns)   --->   "%c_num_2_2 = fdiv i32 %add4_i, i32 %normalizer" [../src/ban_s3.cpp:163->../src/ban_s3.cpp:174]   --->   Operation 260 'fdiv' 'c_num_2_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.05>
ST_52 : Operation 261 [7/9] (7.05ns)   --->   "%c_num_0_1 = fdiv i32 %add2_i, i32 %normalizer" [../src/ban_s3.cpp:161->../src/ban_s3.cpp:174]   --->   Operation 261 'fdiv' 'c_num_0_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 262 [7/9] (7.05ns)   --->   "%c_num_1_3 = fdiv i32 %add3_i, i32 %normalizer" [../src/ban_s3.cpp:162->../src/ban_s3.cpp:174]   --->   Operation 262 'fdiv' 'c_num_1_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 263 [7/9] (7.05ns)   --->   "%c_num_2_2 = fdiv i32 %add4_i, i32 %normalizer" [../src/ban_s3.cpp:163->../src/ban_s3.cpp:174]   --->   Operation 263 'fdiv' 'c_num_2_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.05>
ST_53 : Operation 264 [6/9] (7.05ns)   --->   "%c_num_0_1 = fdiv i32 %add2_i, i32 %normalizer" [../src/ban_s3.cpp:161->../src/ban_s3.cpp:174]   --->   Operation 264 'fdiv' 'c_num_0_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 265 [6/9] (7.05ns)   --->   "%c_num_1_3 = fdiv i32 %add3_i, i32 %normalizer" [../src/ban_s3.cpp:162->../src/ban_s3.cpp:174]   --->   Operation 265 'fdiv' 'c_num_1_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 266 [6/9] (7.05ns)   --->   "%c_num_2_2 = fdiv i32 %add4_i, i32 %normalizer" [../src/ban_s3.cpp:163->../src/ban_s3.cpp:174]   --->   Operation 266 'fdiv' 'c_num_2_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.05>
ST_54 : Operation 267 [5/9] (7.05ns)   --->   "%c_num_0_1 = fdiv i32 %add2_i, i32 %normalizer" [../src/ban_s3.cpp:161->../src/ban_s3.cpp:174]   --->   Operation 267 'fdiv' 'c_num_0_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 268 [5/9] (7.05ns)   --->   "%c_num_1_3 = fdiv i32 %add3_i, i32 %normalizer" [../src/ban_s3.cpp:162->../src/ban_s3.cpp:174]   --->   Operation 268 'fdiv' 'c_num_1_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 269 [5/9] (7.05ns)   --->   "%c_num_2_2 = fdiv i32 %add4_i, i32 %normalizer" [../src/ban_s3.cpp:163->../src/ban_s3.cpp:174]   --->   Operation 269 'fdiv' 'c_num_2_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.05>
ST_55 : Operation 270 [4/9] (7.05ns)   --->   "%c_num_0_1 = fdiv i32 %add2_i, i32 %normalizer" [../src/ban_s3.cpp:161->../src/ban_s3.cpp:174]   --->   Operation 270 'fdiv' 'c_num_0_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 271 [4/9] (7.05ns)   --->   "%c_num_1_3 = fdiv i32 %add3_i, i32 %normalizer" [../src/ban_s3.cpp:162->../src/ban_s3.cpp:174]   --->   Operation 271 'fdiv' 'c_num_1_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 272 [4/9] (7.05ns)   --->   "%c_num_2_2 = fdiv i32 %add4_i, i32 %normalizer" [../src/ban_s3.cpp:163->../src/ban_s3.cpp:174]   --->   Operation 272 'fdiv' 'c_num_2_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.05>
ST_56 : Operation 273 [3/9] (7.05ns)   --->   "%c_num_0_1 = fdiv i32 %add2_i, i32 %normalizer" [../src/ban_s3.cpp:161->../src/ban_s3.cpp:174]   --->   Operation 273 'fdiv' 'c_num_0_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 274 [3/9] (7.05ns)   --->   "%c_num_1_3 = fdiv i32 %add3_i, i32 %normalizer" [../src/ban_s3.cpp:162->../src/ban_s3.cpp:174]   --->   Operation 274 'fdiv' 'c_num_1_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 275 [3/9] (7.05ns)   --->   "%c_num_2_2 = fdiv i32 %add4_i, i32 %normalizer" [../src/ban_s3.cpp:163->../src/ban_s3.cpp:174]   --->   Operation 275 'fdiv' 'c_num_2_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.05>
ST_57 : Operation 276 [2/9] (7.05ns)   --->   "%c_num_0_1 = fdiv i32 %add2_i, i32 %normalizer" [../src/ban_s3.cpp:161->../src/ban_s3.cpp:174]   --->   Operation 276 'fdiv' 'c_num_0_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 277 [2/9] (7.05ns)   --->   "%c_num_1_3 = fdiv i32 %add3_i, i32 %normalizer" [../src/ban_s3.cpp:162->../src/ban_s3.cpp:174]   --->   Operation 277 'fdiv' 'c_num_1_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 278 [2/9] (7.05ns)   --->   "%c_num_2_2 = fdiv i32 %add4_i, i32 %normalizer" [../src/ban_s3.cpp:163->../src/ban_s3.cpp:174]   --->   Operation 278 'fdiv' 'c_num_2_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.05>
ST_58 : Operation 279 [1/9] (7.05ns)   --->   "%c_num_0_1 = fdiv i32 %add2_i, i32 %normalizer" [../src/ban_s3.cpp:161->../src/ban_s3.cpp:174]   --->   Operation 279 'fdiv' 'c_num_0_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 280 [1/9] (7.05ns)   --->   "%c_num_1_3 = fdiv i32 %add3_i, i32 %normalizer" [../src/ban_s3.cpp:162->../src/ban_s3.cpp:174]   --->   Operation 280 'fdiv' 'c_num_1_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 281 [1/9] (7.05ns)   --->   "%c_num_2_2 = fdiv i32 %add4_i, i32 %normalizer" [../src/ban_s3.cpp:163->../src/ban_s3.cpp:174]   --->   Operation 281 'fdiv' 'c_num_2_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 2.78>
ST_59 : Operation 282 [2/2] (2.78ns)   --->   "%tmp_19 = fcmp_oeq  i32 %c_num_0_1, i32 0" [../src/ban_s3.cpp:32]   --->   Operation 282 'fcmp' 'tmp_19' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 283 [2/2] (2.78ns)   --->   "%tmp_21 = fcmp_oeq  i32 %c_num_1_3, i32 0" [../src/ban_s3.cpp:35]   --->   Operation 283 'fcmp' 'tmp_21' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 284 [2/2] (2.78ns)   --->   "%tmp_23 = fcmp_oeq  i32 %c_num_2_2, i32 0" [../src/ban_s3.cpp:43]   --->   Operation 284 'fcmp' 'tmp_23' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.24>
ST_60 : Operation 285 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast i32 %c_num_0_1" [../src/ban_s3.cpp:32]   --->   Operation 285 'bitcast' 'bitcast_ln32' <Predicate = (!and_ln27_15) | (!and_ln27_16)> <Delay = 0.00>
ST_60 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln32, i32 23, i32 30" [../src/ban_s3.cpp:32]   --->   Operation 286 'partselect' 'tmp_18' <Predicate = (!and_ln27_15) | (!and_ln27_16)> <Delay = 0.00>
ST_60 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i32 %bitcast_ln32" [../src/ban_s3.cpp:32]   --->   Operation 287 'trunc' 'trunc_ln32' <Predicate = (!and_ln27_15) | (!and_ln27_16)> <Delay = 0.00>
ST_60 : Operation 288 [1/1] (0.84ns)   --->   "%icmp_ln32 = icmp_ne  i8 %tmp_18, i8 255" [../src/ban_s3.cpp:32]   --->   Operation 288 'icmp' 'icmp_ln32' <Predicate = (!and_ln27_15) | (!and_ln27_16)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 289 [1/1] (1.05ns)   --->   "%icmp_ln32_1 = icmp_eq  i23 %trunc_ln32, i23 0" [../src/ban_s3.cpp:32]   --->   Operation 289 'icmp' 'icmp_ln32_1' <Predicate = (!and_ln27_15) | (!and_ln27_16)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node and_ln32)   --->   "%or_ln32 = or i1 %icmp_ln32_1, i1 %icmp_ln32" [../src/ban_s3.cpp:32]   --->   Operation 290 'or' 'or_ln32' <Predicate = (!and_ln27_15) | (!and_ln27_16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 291 [1/2] (2.78ns)   --->   "%tmp_19 = fcmp_oeq  i32 %c_num_0_1, i32 0" [../src/ban_s3.cpp:32]   --->   Operation 291 'fcmp' 'tmp_19' <Predicate = (!and_ln27_15) | (!and_ln27_16)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 292 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln32 = and i1 %or_ln32, i1 %tmp_19" [../src/ban_s3.cpp:32]   --->   Operation 292 'and' 'and_ln32' <Predicate = (!and_ln27_15) | (!and_ln27_16)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 293 [1/1] (0.00ns)   --->   "%bitcast_ln35 = bitcast i32 %c_num_1_3" [../src/ban_s3.cpp:35]   --->   Operation 293 'bitcast' 'bitcast_ln35' <Predicate = (!and_ln27_15) | (!and_ln27_16)> <Delay = 0.00>
ST_60 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35, i32 23, i32 30" [../src/ban_s3.cpp:35]   --->   Operation 294 'partselect' 'tmp_20' <Predicate = (!and_ln27_15) | (!and_ln27_16)> <Delay = 0.00>
ST_60 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i32 %bitcast_ln35" [../src/ban_s3.cpp:35]   --->   Operation 295 'trunc' 'trunc_ln35' <Predicate = (!and_ln27_15) | (!and_ln27_16)> <Delay = 0.00>
ST_60 : Operation 296 [1/1] (0.84ns)   --->   "%icmp_ln35 = icmp_ne  i8 %tmp_20, i8 255" [../src/ban_s3.cpp:35]   --->   Operation 296 'icmp' 'icmp_ln35' <Predicate = (!and_ln27_15) | (!and_ln27_16)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 297 [1/1] (1.05ns)   --->   "%icmp_ln35_1 = icmp_eq  i23 %trunc_ln35, i23 0" [../src/ban_s3.cpp:35]   --->   Operation 297 'icmp' 'icmp_ln35_1' <Predicate = (!and_ln27_15) | (!and_ln27_16)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node and_ln35)   --->   "%or_ln35 = or i1 %icmp_ln35_1, i1 %icmp_ln35" [../src/ban_s3.cpp:35]   --->   Operation 298 'or' 'or_ln35' <Predicate = (!and_ln27_15) | (!and_ln27_16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 299 [1/2] (2.78ns)   --->   "%tmp_21 = fcmp_oeq  i32 %c_num_1_3, i32 0" [../src/ban_s3.cpp:35]   --->   Operation 299 'fcmp' 'tmp_21' <Predicate = (!and_ln27_15) | (!and_ln27_16)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 300 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln35 = and i1 %or_ln35, i1 %tmp_21" [../src/ban_s3.cpp:35]   --->   Operation 300 'and' 'and_ln35' <Predicate = (!and_ln27_15) | (!and_ln27_16)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_1)   --->   "%xor_ln35 = xor i1 %and_ln35, i1 1" [../src/ban_s3.cpp:35]   --->   Operation 301 'xor' 'xor_ln35' <Predicate = (!and_ln27_15) | (!and_ln27_16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 302 [1/1] (0.00ns)   --->   "%bitcast_ln43 = bitcast i32 %c_num_2_2" [../src/ban_s3.cpp:43]   --->   Operation 302 'bitcast' 'bitcast_ln43' <Predicate = (!and_ln27_15) | (!and_ln27_16)> <Delay = 0.00>
ST_60 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln43, i32 23, i32 30" [../src/ban_s3.cpp:43]   --->   Operation 303 'partselect' 'tmp_22' <Predicate = (!and_ln27_15) | (!and_ln27_16)> <Delay = 0.00>
ST_60 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i32 %bitcast_ln43" [../src/ban_s3.cpp:43]   --->   Operation 304 'trunc' 'trunc_ln43' <Predicate = (!and_ln27_15) | (!and_ln27_16)> <Delay = 0.00>
ST_60 : Operation 305 [1/1] (0.84ns)   --->   "%icmp_ln43 = icmp_ne  i8 %tmp_22, i8 255" [../src/ban_s3.cpp:43]   --->   Operation 305 'icmp' 'icmp_ln43' <Predicate = (!and_ln27_15) | (!and_ln27_16)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 306 [1/1] (1.05ns)   --->   "%icmp_ln43_1 = icmp_eq  i23 %trunc_ln43, i23 0" [../src/ban_s3.cpp:43]   --->   Operation 306 'icmp' 'icmp_ln43_1' <Predicate = (!and_ln27_15) | (!and_ln27_16)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_1)   --->   "%or_ln43 = or i1 %icmp_ln43_1, i1 %icmp_ln43" [../src/ban_s3.cpp:43]   --->   Operation 307 'or' 'or_ln43' <Predicate = (!and_ln27_15) | (!and_ln27_16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 308 [1/2] (2.78ns)   --->   "%tmp_23 = fcmp_oeq  i32 %c_num_2_2, i32 0" [../src/ban_s3.cpp:43]   --->   Operation 308 'fcmp' 'tmp_23' <Predicate = (!and_ln27_15) | (!and_ln27_16)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_1)   --->   "%and_ln43 = and i1 %or_ln43, i1 %tmp_23" [../src/ban_s3.cpp:43]   --->   Operation 309 'and' 'and_ln43' <Predicate = (!and_ln27_15) | (!and_ln27_16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_1)   --->   "%xor_ln43 = xor i1 %and_ln43, i1 1" [../src/ban_s3.cpp:43]   --->   Operation 310 'xor' 'xor_ln43' <Predicate = (!and_ln27_15) | (!and_ln27_16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 311 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln35_1 = and i1 %and_ln32, i1 %xor_ln35" [../src/ban_s3.cpp:35]   --->   Operation 311 'and' 'and_ln35_1' <Predicate = (!and_ln27_15) | (!and_ln27_16)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_1)   --->   "%and_ln35_2 = and i1 %and_ln35, i1 %and_ln32" [../src/ban_s3.cpp:35]   --->   Operation 312 'and' 'and_ln35_2' <Predicate = (!and_ln27_15) | (!and_ln27_16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 313 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln43_1 = and i1 %and_ln35_2, i1 %xor_ln43" [../src/ban_s3.cpp:43]   --->   Operation 313 'and' 'and_ln43_1' <Predicate = (!and_ln27_15) | (!and_ln27_16)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node c_num_0_5)   --->   "%c_num_0_4 = select i1 %and_ln35_1, i32 %c_num_2_2, i32 %c_num_1_3" [../src/ban_s3.cpp:35]   --->   Operation 314 'select' 'c_num_0_4' <Predicate = (!and_ln27_15) | (!and_ln27_16)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 315 [1/1] (0.44ns) (out node of the LUT)   --->   "%c_num_0_5 = select i1 %and_ln43_1, i32 %c_num_1_3, i32 %c_num_0_4" [../src/ban_s3.cpp:43]   --->   Operation 315 'select' 'c_num_0_5' <Predicate = (!and_ln27_15) | (!and_ln27_16)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node c_num_0_7)   --->   "%c_num_0_6 = select i1 %and_ln35_1, i32 %c_num_1_3, i32 %c_num_0_1" [../src/ban_s3.cpp:35]   --->   Operation 316 'select' 'c_num_0_6' <Predicate = (!and_ln27_15) | (!and_ln27_16)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 317 [1/1] (0.44ns) (out node of the LUT)   --->   "%c_num_0_7 = select i1 %and_ln43_1, i32 %c_num_2_2, i32 %c_num_0_6" [../src/ban_s3.cpp:43]   --->   Operation 317 'select' 'c_num_0_7' <Predicate = (!and_ln27_15) | (!and_ln27_16)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node add_ln43)   --->   "%select_ln43 = select i1 %and_ln43_1, i32 4294967294, i32 4294967295" [../src/ban_s3.cpp:43]   --->   Operation 318 'select' 'select_ln43' <Predicate = (!and_ln27_15) | (!and_ln27_16)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 319 [1/1] (1.01ns) (out node of the LUT)   --->   "%add_ln43 = add i32 %c_p, i32 %select_ln43" [../src/ban_s3.cpp:43]   --->   Operation 319 'add' 'add_ln43' <Predicate = (!and_ln27_15) | (!and_ln27_16)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 320 [1/1] (0.28ns)   --->   "%or_ln43_1 = or i1 %and_ln43_1, i1 %and_ln35_1" [../src/ban_s3.cpp:43]   --->   Operation 320 'or' 'or_ln43_1' <Predicate = (!and_ln27_15) | (!and_ln27_16)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node c_p_1)   --->   "%select_ln43_1 = select i1 %and_ln32, i32 0, i32 %c_p" [../src/ban_s3.cpp:43]   --->   Operation 321 'select' 'select_ln43_1' <Predicate = (!and_ln27_15) | (!and_ln27_16)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 322 [1/1] (0.44ns) (out node of the LUT)   --->   "%c_p_1 = select i1 %or_ln43_1, i32 %add_ln43, i32 %select_ln43_1" [../src/ban_s3.cpp:43]   --->   Operation 322 'select' 'c_p_1' <Predicate = (!and_ln27_15) | (!and_ln27_16)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 323 [1/1] (0.00ns)   --->   "%bitcast_ln178 = bitcast i32 %c_num_0_5" [../src/ban_s3.cpp:178]   --->   Operation 323 'bitcast' 'bitcast_ln178' <Predicate = (!and_ln27_15) | (!and_ln27_16)> <Delay = 0.00>
ST_60 : Operation 324 [1/1] (0.44ns)   --->   "%select_ln178 = select i1 %or_ln43_1, i32 0, i32 %bitcast_ln43" [../src/ban_s3.cpp:178]   --->   Operation 324 'select' 'select_ln178' <Predicate = (!and_ln27_15) | (!and_ln27_16)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 325 [1/1] (0.42ns)   --->   "%br_ln178 = br void %_ZNK3BandvERKS_.exit" [../src/ban_s3.cpp:178]   --->   Operation 325 'br' 'br_ln178' <Predicate = (!and_ln27_15) | (!and_ln27_16)> <Delay = 0.42>
ST_60 : Operation 326 [1/1] (0.00ns)   --->   "%empty = phi i32 %select_ln178, void %.critedge_ifconv, i32 0, void %_ZNK3BaneqEf.exit.i" [../src/ban_s3.cpp:178]   --->   Operation 326 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 327 [1/1] (0.00ns)   --->   "%empty_8 = phi i32 %bitcast_ln178, void %.critedge_ifconv, i32 0, void %_ZNK3BaneqEf.exit.i" [../src/ban_s3.cpp:178]   --->   Operation 327 'phi' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 328 [1/1] (0.00ns)   --->   "%p_1_0 = phi i32 %c_num_0_7, void %.critedge_ifconv, i32 0, void %_ZNK3BaneqEf.exit.i"   --->   Operation 328 'phi' 'p_1_0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 329 [1/1] (0.00ns)   --->   "%ref_tmp_01_0 = phi i32 %c_p_1, void %.critedge_ifconv, i32 0, void %_ZNK3BaneqEf.exit.i"   --->   Operation 329 'phi' 'ref_tmp_01_0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 330 [1/1] (0.00ns)   --->   "%bitcast_ln76 = bitcast i32 %p_1_0" [../src/ban_s3.h:76]   --->   Operation 330 'bitcast' 'bitcast_ln76' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 331 [1/1] (0.00ns)   --->   "%or_ln76_2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %empty, i32 %empty_8, i32 %bitcast_ln76, i32 %ref_tmp_01_0" [../src/ban_s3.h:76]   --->   Operation 331 'bitconcatenate' 'or_ln76_2' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 332 [1/1] (0.00ns)   --->   "%ret_ln76 = ret i128 %or_ln76_2" [../src/ban_s3.h:76]   --->   Operation 332 'ret' 'ret_ln76' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.78ns
The critical path consists of the following:
	wire read operation ('b_op1_read_1', ../src/ban_s3.cpp:27) on port 'b_op1_read' (../src/ban_s3.cpp:27) [4]  (0 ns)
	'fcmp' operation ('tmp_s', ../src/ban_s3.cpp:27) [14]  (2.78 ns)

 <State 2>: 3.36ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', ../src/ban_s3.cpp:27) [14]  (2.78 ns)
	'and' operation ('and_ln27', ../src/ban_s3.cpp:27) [15]  (0 ns)
	'and' operation ('and_ln27_14', ../src/ban_s3.cpp:27) [25]  (0.287 ns)
	'and' operation ('and_ln27_16', ../src/ban_s3.cpp:27) [26]  (0.287 ns)

 <State 3>: 3.5ns
The critical path consists of the following:
	'fcmp' operation ('tmp_17', ../src/ban_s3.cpp:27) [36]  (2.78 ns)
	'and' operation ('and_ln27_15', ../src/ban_s3.cpp:27) [37]  (0.287 ns)
	multiplexor before 'phi' operation ('empty', ../src/ban_s3.cpp:178) with incoming values : ('select_ln178', ../src/ban_s3.cpp:178) [135]  (0.427 ns)

 <State 4>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:143->../src/ban_s3.cpp:174) [49]  (7.06 ns)

 <State 5>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:143->../src/ban_s3.cpp:174) [49]  (7.06 ns)

 <State 6>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:143->../src/ban_s3.cpp:174) [49]  (7.06 ns)

 <State 7>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:143->../src/ban_s3.cpp:174) [49]  (7.06 ns)

 <State 8>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:143->../src/ban_s3.cpp:174) [49]  (7.06 ns)

 <State 9>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:143->../src/ban_s3.cpp:174) [49]  (7.06 ns)

 <State 10>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:143->../src/ban_s3.cpp:174) [49]  (7.06 ns)

 <State 11>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:143->../src/ban_s3.cpp:174) [49]  (7.06 ns)

 <State 12>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:143->../src/ban_s3.cpp:174) [49]  (7.06 ns)

 <State 13>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul12_i_i', ../src/ban_s3.cpp:116) [58]  (7.02 ns)

 <State 14>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul12_i_i', ../src/ban_s3.cpp:116) [58]  (7.02 ns)

 <State 15>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul12_i_i', ../src/ban_s3.cpp:116) [58]  (7.02 ns)

 <State 16>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add16_i_i', ../src/ban_s3.cpp:116) [60]  (6.44 ns)

 <State 17>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul19_i_i', ../src/ban_s3.cpp:116) [61]  (7.02 ns)

 <State 18>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul19_i_i', ../src/ban_s3.cpp:116) [61]  (7.02 ns)

 <State 19>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul19_i_i', ../src/ban_s3.cpp:116) [61]  (7.02 ns)

 <State 20>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add20_i_i', ../src/ban_s3.cpp:116) [62]  (6.44 ns)

 <State 21>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i', ../src/ban_s3.cpp:114) [54]  (7.02 ns)

 <State 22>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i', ../src/ban_s3.cpp:114) [54]  (7.02 ns)

 <State 23>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i', ../src/ban_s3.cpp:114) [54]  (7.02 ns)

 <State 24>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul12_i9_i', ../src/ban_s3.cpp:116) [70]  (7.02 ns)

 <State 25>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul12_i9_i', ../src/ban_s3.cpp:116) [70]  (7.02 ns)

 <State 26>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul12_i9_i', ../src/ban_s3.cpp:116) [70]  (7.02 ns)

 <State 27>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i_i', ../src/ban_s3.cpp:115) [57]  (6.44 ns)

 <State 28>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul5_i3_i', ../src/ban_s3.cpp:115) [67]  (7.02 ns)

 <State 29>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul5_i3_i', ../src/ban_s3.cpp:115) [67]  (7.02 ns)

 <State 30>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul5_i3_i', ../src/ban_s3.cpp:115) [67]  (7.02 ns)

 <State 31>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i1_i', ../src/ban_s3.cpp:114) [66]  (7.02 ns)

 <State 32>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i1_i', ../src/ban_s3.cpp:114) [66]  (7.02 ns)

 <State 33>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i1_i', ../src/ban_s3.cpp:114) [66]  (7.02 ns)

 <State 34>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i6_i', ../src/ban_s3.cpp:115) [69]  (6.44 ns)

 <State 35>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i2_i', ../src/ban_s3.cpp:114) [78]  (7.02 ns)

 <State 36>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i2_i', ../src/ban_s3.cpp:114) [78]  (7.02 ns)

 <State 37>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i2_i', ../src/ban_s3.cpp:114) [78]  (7.02 ns)

 <State 38>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add9_i', ../src/ban_s3.cpp:153->../src/ban_s3.cpp:174) [76]  (6.44 ns)

 <State 39>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i2_i', ../src/ban_s3.cpp:115) [81]  (6.44 ns)

 <State 40>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i2_i', ../src/ban_s3.cpp:115) [81]  (6.44 ns)

 <State 41>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i2_i', ../src/ban_s3.cpp:115) [81]  (6.44 ns)

 <State 42>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add20_i2_i', ../src/ban_s3.cpp:116) [86]  (6.44 ns)

 <State 43>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add20_i2_i', ../src/ban_s3.cpp:116) [86]  (6.44 ns)

 <State 44>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add20_i2_i', ../src/ban_s3.cpp:116) [86]  (6.44 ns)

 <State 45>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add20_i2_i', ../src/ban_s3.cpp:116) [86]  (6.44 ns)

 <State 46>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add4_i', ../src/ban_s3.cpp:159->../src/ban_s3.cpp:174) [89]  (6.44 ns)

 <State 47>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add4_i', ../src/ban_s3.cpp:159->../src/ban_s3.cpp:174) [89]  (6.44 ns)

 <State 48>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add4_i', ../src/ban_s3.cpp:159->../src/ban_s3.cpp:174) [89]  (6.44 ns)

 <State 49>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add4_i', ../src/ban_s3.cpp:159->../src/ban_s3.cpp:174) [89]  (6.44 ns)

 <State 50>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:161->../src/ban_s3.cpp:174) [90]  (7.06 ns)

 <State 51>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:161->../src/ban_s3.cpp:174) [90]  (7.06 ns)

 <State 52>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:161->../src/ban_s3.cpp:174) [90]  (7.06 ns)

 <State 53>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:161->../src/ban_s3.cpp:174) [90]  (7.06 ns)

 <State 54>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:161->../src/ban_s3.cpp:174) [90]  (7.06 ns)

 <State 55>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:161->../src/ban_s3.cpp:174) [90]  (7.06 ns)

 <State 56>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:161->../src/ban_s3.cpp:174) [90]  (7.06 ns)

 <State 57>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:161->../src/ban_s3.cpp:174) [90]  (7.06 ns)

 <State 58>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:161->../src/ban_s3.cpp:174) [90]  (7.06 ns)

 <State 59>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_19', ../src/ban_s3.cpp:32) [99]  (2.78 ns)

 <State 60>: 5.25ns
The critical path consists of the following:
	'fcmp' operation ('tmp_19', ../src/ban_s3.cpp:32) [99]  (2.78 ns)
	'and' operation ('and_ln32', ../src/ban_s3.cpp:32) [100]  (0.287 ns)
	'and' operation ('and_ln35_2', ../src/ban_s3.cpp:35) [120]  (0 ns)
	'and' operation ('and_ln43_1', ../src/ban_s3.cpp:43) [121]  (0.287 ns)
	'select' operation ('select_ln43', ../src/ban_s3.cpp:43) [126]  (0 ns)
	'add' operation ('add_ln43', ../src/ban_s3.cpp:43) [127]  (1.02 ns)
	'select' operation ('c.p', ../src/ban_s3.cpp:43) [130]  (0.449 ns)
	multiplexor before 'phi' operation ('c.p') with incoming values : ('c.p', ../src/ban_s3.cpp:43) [138]  (0.427 ns)
	'phi' operation ('c.p') with incoming values : ('c.p', ../src/ban_s3.cpp:43) [138]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
