module or_nand_2(
    input enable,x1,x2,x3,x4,
    output y
    );
assign y = !(enable & (x1|x2) & (x3|x4));
endmodule
