<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4587" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4587{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_4587{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_4587{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4587{left:75px;bottom:998px;letter-spacing:-0.15px;}
#t5_4587{left:93px;bottom:976px;}
#t6_4587{left:75px;bottom:955px;letter-spacing:-0.17px;}
#t7_4587{left:137px;bottom:998px;letter-spacing:-0.15px;}
#t8_4587{left:151px;bottom:976px;}
#t9_4587{left:137px;bottom:955px;letter-spacing:-0.15px;}
#ta_4587{left:190px;bottom:998px;letter-spacing:-0.14px;}
#tb_4587{left:425px;bottom:998px;letter-spacing:-0.11px;}
#tc_4587{left:425px;bottom:981px;letter-spacing:-0.12px;}
#td_4587{left:425px;bottom:959px;letter-spacing:-0.11px;}
#te_4587{left:425px;bottom:943px;letter-spacing:-0.12px;}
#tf_4587{left:611px;bottom:941px;}
#tg_4587{left:425px;bottom:926px;letter-spacing:-0.13px;word-spacing:0.01px;}
#th_4587{left:190px;bottom:901px;letter-spacing:-0.14px;}
#ti_4587{left:425px;bottom:901px;letter-spacing:-0.12px;}
#tj_4587{left:425px;bottom:880px;letter-spacing:-0.11px;}
#tk_4587{left:425px;bottom:863px;letter-spacing:-0.1px;}
#tl_4587{left:425px;bottom:846px;letter-spacing:-0.13px;}
#tm_4587{left:690px;bottom:901px;letter-spacing:-0.12px;}
#tn_4587{left:75px;bottom:822px;letter-spacing:-0.17px;}
#to_4587{left:137px;bottom:822px;letter-spacing:-0.15px;}
#tp_4587{left:190px;bottom:822px;letter-spacing:-0.15px;}
#tq_4587{left:425px;bottom:822px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tr_4587{left:690px;bottom:822px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#ts_4587{left:190px;bottom:797px;}
#tt_4587{left:425px;bottom:797px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tu_4587{left:425px;bottom:776px;letter-spacing:-0.11px;}
#tv_4587{left:425px;bottom:759px;letter-spacing:-0.12px;}
#tw_4587{left:425px;bottom:742px;letter-spacing:-0.15px;}
#tx_4587{left:190px;bottom:718px;letter-spacing:-0.14px;}
#ty_4587{left:425px;bottom:718px;letter-spacing:-0.14px;}
#tz_4587{left:190px;bottom:694px;letter-spacing:-0.14px;}
#t10_4587{left:425px;bottom:694px;letter-spacing:-0.14px;}
#t11_4587{left:425px;bottom:672px;letter-spacing:-0.11px;}
#t12_4587{left:425px;bottom:655px;letter-spacing:-0.11px;}
#t13_4587{left:425px;bottom:639px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t14_4587{left:190px;bottom:614px;letter-spacing:-0.16px;}
#t15_4587{left:425px;bottom:614px;letter-spacing:-0.14px;}
#t16_4587{left:75px;bottom:590px;letter-spacing:-0.16px;}
#t17_4587{left:137px;bottom:590px;letter-spacing:-0.15px;}
#t18_4587{left:190px;bottom:590px;letter-spacing:-0.15px;}
#t19_4587{left:425px;bottom:590px;letter-spacing:-0.12px;word-spacing:-0.61px;}
#t1a_4587{left:690px;bottom:590px;letter-spacing:-0.11px;}
#t1b_4587{left:190px;bottom:565px;}
#t1c_4587{left:425px;bottom:565px;letter-spacing:-0.11px;}
#t1d_4587{left:425px;bottom:544px;letter-spacing:-0.12px;}
#t1e_4587{left:425px;bottom:527px;letter-spacing:-0.12px;}
#t1f_4587{left:190px;bottom:503px;letter-spacing:-0.14px;}
#t1g_4587{left:425px;bottom:503px;letter-spacing:-0.14px;}
#t1h_4587{left:75px;bottom:478px;letter-spacing:-0.16px;}
#t1i_4587{left:137px;bottom:478px;letter-spacing:-0.15px;}
#t1j_4587{left:190px;bottom:478px;letter-spacing:-0.15px;}
#t1k_4587{left:425px;bottom:478px;letter-spacing:-0.12px;}
#t1l_4587{left:690px;bottom:478px;letter-spacing:-0.12px;}
#t1m_4587{left:190px;bottom:454px;letter-spacing:-0.09px;}
#t1n_4587{left:425px;bottom:454px;letter-spacing:-0.1px;}
#t1o_4587{left:425px;bottom:437px;letter-spacing:-0.11px;}
#t1p_4587{left:190px;bottom:412px;letter-spacing:-0.14px;}
#t1q_4587{left:425px;bottom:412px;letter-spacing:-0.14px;}
#t1r_4587{left:190px;bottom:388px;letter-spacing:-0.18px;}
#t1s_4587{left:425px;bottom:388px;letter-spacing:-0.11px;}
#t1t_4587{left:425px;bottom:371px;letter-spacing:-0.1px;}
#t1u_4587{left:425px;bottom:354px;letter-spacing:-0.11px;}
#t1v_4587{left:425px;bottom:333px;letter-spacing:-0.1px;}
#t1w_4587{left:425px;bottom:316px;letter-spacing:-0.11px;}
#t1x_4587{left:425px;bottom:299px;letter-spacing:-0.11px;}
#t1y_4587{left:425px;bottom:283px;letter-spacing:-0.11px;}
#t1z_4587{left:425px;bottom:266px;letter-spacing:-0.11px;}
#t20_4587{left:75px;bottom:241px;letter-spacing:-0.16px;}
#t21_4587{left:137px;bottom:241px;letter-spacing:-0.15px;}
#t22_4587{left:190px;bottom:241px;letter-spacing:-0.15px;}
#t23_4587{left:190px;bottom:224px;}
#t24_4587{left:425px;bottom:241px;letter-spacing:-0.12px;}
#t25_4587{left:425px;bottom:224px;letter-spacing:-0.13px;}
#t26_4587{left:190px;bottom:200px;}
#t27_4587{left:425px;bottom:200px;letter-spacing:-0.11px;}
#t28_4587{left:425px;bottom:183px;letter-spacing:-0.11px;}
#t29_4587{left:425px;bottom:166px;letter-spacing:-0.1px;}
#t2a_4587{left:190px;bottom:142px;letter-spacing:-0.14px;}
#t2b_4587{left:425px;bottom:142px;letter-spacing:-0.14px;}
#t2c_4587{left:74px;bottom:118px;letter-spacing:-0.15px;}
#t2d_4587{left:137px;bottom:118px;letter-spacing:-0.17px;}
#t2e_4587{left:190px;bottom:118px;letter-spacing:-0.14px;}
#t2f_4587{left:425px;bottom:118px;letter-spacing:-0.12px;}
#t2g_4587{left:309px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.02px;}
#t2h_4587{left:385px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t2i_4587{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2j_4587{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t2k_4587{left:192px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#t2l_4587{left:240px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2m_4587{left:489px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2n_4587{left:740px;bottom:1046px;letter-spacing:-0.18px;}
#t2o_4587{left:83px;bottom:1022px;letter-spacing:-0.13px;}
#t2p_4587{left:129px;bottom:1022px;letter-spacing:-0.13px;}

.s1_4587{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4587{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4587{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4587{font-size:18px;font-family:Symbol_b5z;color:#000;}
.s5_4587{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4587{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4587" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4587Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4587" style="-webkit-user-select: none;"><object width="935" height="1210" data="4587/4587.svg" type="image/svg+xml" id="pdf4587" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4587" class="t s1_4587">Vol. 4 </span><span id="t2_4587" class="t s1_4587">2-65 </span>
<span id="t3_4587" class="t s2_4587">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4587" class="t s3_4587">1600H </span>
<span id="t5_4587" class="t s3_4587">- </span>
<span id="t6_4587" class="t s3_4587">161FH </span>
<span id="t7_4587" class="t s3_4587">5632 </span>
<span id="t8_4587" class="t s3_4587">- </span>
<span id="t9_4587" class="t s3_4587">5663 </span>
<span id="ta_4587" class="t s3_4587">IA32_LBR_x_TO_IP </span><span id="tb_4587" class="t s3_4587">Last Branch Record Entry X Destination IP </span>
<span id="tc_4587" class="t s3_4587">Register (R/W) </span>
<span id="td_4587" class="t s3_4587">An attempt to read or write </span>
<span id="te_4587" class="t s3_4587">IA32_LBR_x_TO_IP such that x </span><span id="tf_4587" class="t s4_4587">â‰¥ </span>
<span id="tg_4587" class="t s3_4587">IA32_LBR_DEPTH.DEPTH will #GP. </span>
<span id="th_4587" class="t s3_4587">63:0 </span><span id="ti_4587" class="t s3_4587">TO_IP </span>
<span id="tj_4587" class="t s3_4587">The destination IP of the recorded branch </span>
<span id="tk_4587" class="t s3_4587">or event, in canonical form. Writes to bits </span>
<span id="tl_4587" class="t s3_4587">above MAXLINADDR-1 are ignored. </span>
<span id="tm_4587" class="t s3_4587">Reset Value: 0 </span>
<span id="tn_4587" class="t s3_4587">17D0H </span><span id="to_4587" class="t s3_4587">6096 </span><span id="tp_4587" class="t s3_4587">IA32_HW_FEEDBACK_PTR </span><span id="tq_4587" class="t s3_4587">Hardware Feedback Interface Pointer </span><span id="tr_4587" class="t s3_4587">If CPUID.06H:EAX.[19] = 1 </span>
<span id="ts_4587" class="t s3_4587">0 </span><span id="tt_4587" class="t s3_4587">Valid (R/W) </span>
<span id="tu_4587" class="t s3_4587">When set to 1, indicates a valid pointer is </span>
<span id="tv_4587" class="t s3_4587">programmed into the ADDR field of the </span>
<span id="tw_4587" class="t s3_4587">MSR. </span>
<span id="tx_4587" class="t s3_4587">11:1 </span><span id="ty_4587" class="t s3_4587">Reserved </span>
<span id="tz_4587" class="t s3_4587">(MAXPHYADDR-1):12 </span><span id="t10_4587" class="t s3_4587">ADDR (R/W) </span>
<span id="t11_4587" class="t s3_4587">Physical address of the page frame of the </span>
<span id="t12_4587" class="t s3_4587">first page of the hardware feedback </span>
<span id="t13_4587" class="t s3_4587">interface structure. </span>
<span id="t14_4587" class="t s3_4587">63:MAXPHYADDR </span><span id="t15_4587" class="t s3_4587">Reserved </span>
<span id="t16_4587" class="t s3_4587">17D1H </span><span id="t17_4587" class="t s3_4587">6097 </span><span id="t18_4587" class="t s3_4587">IA32_HW_FEEDBACK_CONFIG </span><span id="t19_4587" class="t s3_4587">Hardware Feedback Interface Configuration </span><span id="t1a_4587" class="t s3_4587">If CPUID.06H:EAX.[19] = 1 </span>
<span id="t1b_4587" class="t s3_4587">0 </span><span id="t1c_4587" class="t s3_4587">Enable (R/W) </span>
<span id="t1d_4587" class="t s3_4587">When set to 1, enables the hardware </span>
<span id="t1e_4587" class="t s3_4587">feedback interface. </span>
<span id="t1f_4587" class="t s3_4587">63:1 </span><span id="t1g_4587" class="t s3_4587">Reserved </span>
<span id="t1h_4587" class="t s3_4587">17D2H </span><span id="t1i_4587" class="t s3_4587">6098 </span><span id="t1j_4587" class="t s3_4587">IA32_THREAD_FEEDBACK_CHAR </span><span id="t1k_4587" class="t s3_4587">Thread Feedback Characteristics (R/O) </span><span id="t1l_4587" class="t s3_4587">If CPUID.06H:EAX.[23] = 1 </span>
<span id="t1m_4587" class="t s3_4587">7:0 </span><span id="t1n_4587" class="t s3_4587">Application Class ID, pointing into the Intel </span>
<span id="t1o_4587" class="t s3_4587">Thread Director structure. </span>
<span id="t1p_4587" class="t s3_4587">62:8 </span><span id="t1q_4587" class="t s3_4587">Reserved </span>
<span id="t1r_4587" class="t s3_4587">63 </span><span id="t1s_4587" class="t s3_4587">Valid bit. When set to 1 the OS Scheduler </span>
<span id="t1t_4587" class="t s3_4587">can use the Class ID (in bits 7:0) for its </span>
<span id="t1u_4587" class="t s3_4587">scheduling decisions. </span>
<span id="t1v_4587" class="t s3_4587">If this bit is 0, the Class ID field should be </span>
<span id="t1w_4587" class="t s3_4587">ignored. It is recommended that the OS </span>
<span id="t1x_4587" class="t s3_4587">uses the last known Class ID of the </span>
<span id="t1y_4587" class="t s3_4587">software thread for its scheduling </span>
<span id="t1z_4587" class="t s3_4587">decisions. </span>
<span id="t20_4587" class="t s3_4587">17D4H </span><span id="t21_4587" class="t s3_4587">6100 </span><span id="t22_4587" class="t s3_4587">IA32_HW_FEEDBACK_THREAD_CONFI </span>
<span id="t23_4587" class="t s3_4587">G </span>
<span id="t24_4587" class="t s3_4587">Hardware Feedback Thread Configuration </span>
<span id="t25_4587" class="t s3_4587">(R/W) </span>
<span id="t26_4587" class="t s3_4587">0 </span><span id="t27_4587" class="t s3_4587">Enables Intel Thread Director. When set to </span>
<span id="t28_4587" class="t s3_4587">1, logical processor scope Intel Thread </span>
<span id="t29_4587" class="t s3_4587">Director is enabled. Default is 0 (disabled). </span>
<span id="t2a_4587" class="t s3_4587">63:1 </span><span id="t2b_4587" class="t s3_4587">Reserved </span>
<span id="t2c_4587" class="t s3_4587">17DAH </span><span id="t2d_4587" class="t s3_4587">6106 </span><span id="t2e_4587" class="t s3_4587">IA32_HRESET_ENABLE </span><span id="t2f_4587" class="t s3_4587">History Reset Enable (R/W) </span>
<span id="t2g_4587" class="t s5_4587">Table 2-2. </span><span id="t2h_4587" class="t s5_4587">IA-32 Architectural MSRs (Contd.) </span>
<span id="t2i_4587" class="t s6_4587">Register </span>
<span id="t2j_4587" class="t s6_4587">Address </span>
<span id="t2k_4587" class="t s6_4587">Architectural MSR Name / Bit Fields </span>
<span id="t2l_4587" class="t s6_4587">(Former MSR Name) </span><span id="t2m_4587" class="t s6_4587">MSR/Bit Description </span><span id="t2n_4587" class="t s6_4587">Comment </span>
<span id="t2o_4587" class="t s6_4587">Hex </span><span id="t2p_4587" class="t s6_4587">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
