[04/09 14:42:41      0s] 
[04/09 14:42:41      0s] Cadence Innovus(TM) Implementation System.
[04/09 14:42:41      0s] Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
[04/09 14:42:41      0s] 
[04/09 14:42:41      0s] Version:	v19.10-p002_1, built Fri Apr 19 15:18:11 PDT 2019
[04/09 14:42:41      0s] Options:	
[04/09 14:42:41      0s] Date:		Sat Apr  9 14:42:41 2022
[04/09 14:42:41      0s] Host:		cadpc15 (x86_64 w/Linux 3.10.0-1160.59.1.el7.x86_64) (8cores*16cpus*11th Gen Intel(R) Core(TM) i9-11900 @ 2.50GHz 16384KB)
[04/09 14:42:41      0s] OS:		Red Hat Enterprise Linux Workstation release 7.9 (Maipo)
[04/09 14:42:41      0s] 
[04/09 14:42:41      0s] License:
[04/09 14:42:41      0s] 		invs	Innovus Implementation System	19.1	checkout succeeded
[04/09 14:42:41      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[04/09 14:42:58      6s] @(#)CDS: Innovus v19.10-p002_1 (64bit) 04/19/2019 15:18 (Linux 2.6.32-431.11.2.el6.x86_64)
[04/09 14:42:58      6s] @(#)CDS: NanoRoute 19.10-p002_1 NR190418-1643/19_10-UB (database version 18.20, 458.7.1) {superthreading v1.51}
[04/09 14:42:58      6s] @(#)CDS: AAE 19.10-b002 (64bit) 04/19/2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[04/09 14:42:58      6s] @(#)CDS: CTE 19.10-p002_1 () Apr 19 2019 06:39:48 ( )
[04/09 14:42:58      6s] @(#)CDS: SYNTECH 19.10-b001_1 () Apr  4 2019 03:00:51 ( )
[04/09 14:42:58      6s] @(#)CDS: CPE v19.10-p002
[04/09 14:42:58      6s] @(#)CDS: IQuantus/TQuantus 19.1.0-e101 (64bit) Thu Feb 28 10:29:46 PST 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[04/09 14:42:58      6s] @(#)CDS: OA 22.60-p012 Thu Dec 20 13:36:08 2018
[04/09 14:42:58      6s] @(#)CDS: SGN 18.10-d003 (18-Jul-2018) (64 bit executable, Qt5.9.1)
[04/09 14:42:58      6s] @(#)CDS: RCDB 11.14.18
[04/09 14:42:58      6s] @(#)CDS: STYLUS 19.10-b001_1 (03/15/2019 08:18 PDT)
[04/09 14:42:58      6s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb.

[04/09 14:42:58      6s] Change the soft stacksize limit to 0.2%RAM (127 mbytes). Set global soft_stack_size_limit to change the value.
[04/09 14:42:59      6s] 
[04/09 14:42:59      6s] **INFO:  MMMC transition support version v31-84 
[04/09 14:42:59      6s] 
[04/09 14:42:59      6s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/09 14:42:59      6s] <CMD> suppressMessage ENCEXT-2799
[04/09 14:42:59      6s] <CMD> win
[04/09 14:43:05      7s] <CMD> set init_verilog /courses/ee6321/Groups/Team5/dc/PE/PE.nl.v
[04/09 14:43:05      7s] <CMD> set init_io_file ./PE.io
[04/09 14:43:05      7s] <CMD> set init_lef_file {/courses/ee6321/share/ibm13rflpvt/lef/ibm13_8lm_2thick_3rf_tech.lef /courses/ee6321/share/ibm13rflpvt/lef/ibm13rflpvt_macros.lef}
[04/09 14:43:05      7s] <CMD> set init_mmmc_file ./mmmc.view
[04/09 14:43:05      7s] <CMD> setImportMode -treatUndefinedCellAsBbox 0 -keepEmptyModule 1
[04/09 14:43:05      7s] <CMD> set init_import_mode {-treatUndefinedCellAsBbox 0 -keepEmptyModule 1}
[04/09 14:43:05      7s] <CMD> set init_pwr_net VDD
[04/09 14:43:05      7s] <CMD> set init_gnd_net VSS
[04/09 14:43:05      7s] <CMD> set_message -no_limit
[04/09 14:43:05      7s] <CMD> init_design
[04/09 14:43:05      7s] #% Begin Load MMMC data ... (date=04/09 14:43:05, mem=507.1M)
[04/09 14:43:05      7s] #% End Load MMMC data ... (date=04/09 14:43:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=507.3M, current mem=507.3M)
[04/09 14:43:05      7s] 
[04/09 14:43:05      7s] Loading LEF file /courses/ee6321/share/ibm13rflpvt/lef/ibm13_8lm_2thick_3rf_tech.lef ...
[04/09 14:43:05      7s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[04/09 14:43:05      7s] The LEF parser will ignore this statement.
[04/09 14:43:05      7s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /courses/ee6321/share/ibm13rflpvt/lef/ibm13_8lm_2thick_3rf_tech.lef at line 48.
[04/09 14:43:05      7s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[04/09 14:43:05      7s] The LEF parser will ignore this statement.
[04/09 14:43:05      7s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /courses/ee6321/share/ibm13rflpvt/lef/ibm13_8lm_2thick_3rf_tech.lef at line 369.
[04/09 14:43:05      7s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[04/09 14:43:05      7s] The LEF parser will ignore this statement.
[04/09 14:43:05      7s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /courses/ee6321/share/ibm13rflpvt/lef/ibm13_8lm_2thick_3rf_tech.lef at line 379.
[04/09 14:43:05      7s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[04/09 14:43:05      7s] The LEF parser will ignore this statement.
[04/09 14:43:05      7s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /courses/ee6321/share/ibm13rflpvt/lef/ibm13_8lm_2thick_3rf_tech.lef at line 389.
[04/09 14:43:05      7s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[04/09 14:43:05      7s] The LEF parser will ignore this statement.
[04/09 14:43:05      7s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /courses/ee6321/share/ibm13rflpvt/lef/ibm13_8lm_2thick_3rf_tech.lef at line 399.
[04/09 14:43:05      7s] 
[04/09 14:43:05      7s] Loading LEF file /courses/ee6321/share/ibm13rflpvt/lef/ibm13rflpvt_macros.lef ...
[04/09 14:43:05      7s] Set DBUPerIGU to M2 pitch 400.
[04/09 14:43:05      7s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /courses/ee6321/share/ibm13rflpvt/lef/ibm13rflpvt_macros.lef at line 68760.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XOR3XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XOR3X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XOR3X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XOR3X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XOR2XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XOR2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XOR2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XOR2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XNOR3XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XNOR3X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XNOR3X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XNOR3X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XNOR2XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XNOR2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XNOR2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XNOR2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATNXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATNXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATNX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATNX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATNX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATNX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATNX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATNX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNTSCAX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNTSCAX6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNTSCAX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNTSCAX3TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNTSCAX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNTSCAX20TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNTSCAX16TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNTSCAX12TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATNSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATNSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATNSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATNSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATNSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATNSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATNSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATNSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNCAX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNCAX6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNCAX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNCAX3TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNCAX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNCAX20TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNCAX16TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNCAX12TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TIELOTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TIEHITS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX3TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX20TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX16TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX12TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SMDFFHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SMDFFHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SMDFFHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SMDFFHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SEDFFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SEDFFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SEDFFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SEDFFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SEDFFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SEDFFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SEDFFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SEDFFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SEDFFTRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SEDFFTRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SEDFFTRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SEDFFTRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SEDFFTRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SEDFFTRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SEDFFTRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SEDFFTRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SEDFFHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SEDFFHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SEDFFHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SEDFFHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFTRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFTRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFTRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFTRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFTRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFTRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFTRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFTRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFSXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFSX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFSX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFSX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSRHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSRHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSRHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSRHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFRHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFRHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFRHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFRHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFQXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFNSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFNSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFNSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFNSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFNSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFNSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFNSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFNSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'BRB' in macro 'RFRDX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'BRB' in macro 'RFRDX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'BRB' in macro 'RFRDX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'R2B' in macro 'RF2R1WX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'R1B' in macro 'RF2R1WX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'RB' in macro 'RF1R1WX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR4XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR4X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR4X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR4X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR4X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR4X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR3XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR3X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR3X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR3X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR3X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR3X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR2XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR2X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR2X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI33XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI33X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI33X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI33X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI32XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI32X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI32X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI32X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI31XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI31X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI31X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI31X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI2BB2XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI2BB2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI2BB2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI2BB2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI2BB1XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI2BB1X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI2BB1X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI2BB1X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI22XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI22X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI22X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI22X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI222XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI222X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI222X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI222X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI221XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI221X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI221X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI221X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI21XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI21X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI21X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI21X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI211XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI211X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI211X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI211X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OA22XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OA22X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OA22X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OA22X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OA21XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OA21X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OA21X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OA21X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4BXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4BX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4BX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4BX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4BBXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4BBX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4BBX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4BBX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR3XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR3X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR3X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR3X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR3X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR3X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR3BXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR3BX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR3BX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR3BX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR2XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR2X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR2X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR2BXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR2BX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR2BX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR2BX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4BXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4BX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4BX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4BX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4BBXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4BBX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4BBX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4BBX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND3XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND3X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND3X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND3X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND3X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND3X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND3BXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND3BX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND3BX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND3BX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND2XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND2X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND2X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND2BXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND2BX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND2BX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND2BX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI4XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI4X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI4X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI4X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI3XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI3X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI3X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI3X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI2XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI2X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI2X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX4XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX4X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX4X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX4X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX3XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX3X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX3X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX3X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX2XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX2X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX2X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'MDFFHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'MDFFHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'MDFFHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'MDFFHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'INVXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'INVX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'INVX6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'INVX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'INVX3TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'INVX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'INVX20TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'INVX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'INVX16TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'INVX12TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'HOLDX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'EDFFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'EDFFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'EDFFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'EDFFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'EDFFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'EDFFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'EDFFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'EDFFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'EDFFTRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'EDFFTRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'EDFFTRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'EDFFTRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'EDFFTRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'EDFFTRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'EDFFTRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'EDFFTRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'EDFFHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'EDFFHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'EDFFHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'EDFFHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'DLY4X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'DLY4X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'DLY3X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'DLY3X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'DLY2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'DLY2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'DLY1X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'DLY1X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFTRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFTRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFTRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFTRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFTRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFTRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFTRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFTRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFSXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFSX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFSX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFSX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSRHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSRHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSRHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSRHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFRHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFRHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFRHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFRHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFQXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFNSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFNSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFNSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFNSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFNSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFNSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFNSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFNSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'S' in macro 'CMPR42X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'ICO' in macro 'CMPR42X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'CMPR42X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'S' in macro 'CMPR42X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'ICO' in macro 'CMPR42X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'CMPR42X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'S' in macro 'CMPR42X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'ICO' in macro 'CMPR42X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'CMPR42X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'S' in macro 'CMPR32X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'CMPR32X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'S' in macro 'CMPR32X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'CMPR32X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'S' in macro 'CMPR22X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'CMPR22X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'S' in macro 'CMPR22X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'CMPR22X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKXOR2X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKXOR2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKXOR2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKXOR2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKMX2X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKMX2X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKMX2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKMX2X3TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKMX2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKMX2X12TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKINVX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKINVX6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKINVX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKINVX3TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKINVX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKINVX20TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKINVX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKINVX16TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKINVX12TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKBUFX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKBUFX6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKBUFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKBUFX3TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKBUFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKBUFX20TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKBUFX16TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKBUFX12TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKAND2X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKAND2X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKAND2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKAND2X3TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKAND2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKAND2X12TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BUFX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BUFX6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BUFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BUFX3TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BUFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BUFX20TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BUFX16TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BUFX12TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'PP' in macro 'BMXX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'PP' in macro 'BMXX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'PPN' in macro 'BMXIX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'PPN' in macro 'BMXIX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'X2' in macro 'BENCX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'S' in macro 'BENCX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'A' in macro 'BENCX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'X2' in macro 'BENCX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'S' in macro 'BENCX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'A' in macro 'BENCX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'X2' in macro 'BENCX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'S' in macro 'BENCX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'A' in macro 'BENCX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI33XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI33X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI33X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI33X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI32XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI32X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI32X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI32X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI31XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI31X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI31X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI31X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI2BB2XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI2BB2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI2BB2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI2BB2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI2BB1XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI2BB1X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI2BB1X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI2BB1X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI22XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI22X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI22X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI22X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI222XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI222X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI222X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI222X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI221XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI221X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI221X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI221X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI21XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI21X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI21X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI21X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI211XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI211X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI211X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI211X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AO22XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AO22X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AO22X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AO22X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AO21XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AO21X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AO21X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AO21X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND4XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND4X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND4X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND4X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND4X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND4X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND3XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND3X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND3X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND3X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND3X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND3X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND2XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND2X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND2X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AHHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CON' in macro 'AHHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AHHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CON' in macro 'AHHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AHHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'AHHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AHHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'AHHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AHCSHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CON' in macro 'AHCSHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AHCSHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CON' in macro 'AHCSHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AHCSHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'AHCSHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AHCSHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'AHCSHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AFHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CON' in macro 'AFHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AFHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CON' in macro 'AFHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AFHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'AFHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AFHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'AFHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AFCSIHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CO1N' in macro 'AFCSIHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CO0N' in macro 'AFCSIHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AFCSIHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CO1N' in macro 'AFCSIHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CO0N' in macro 'AFCSIHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AFCSHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CO1N' in macro 'AFCSHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CO0N' in macro 'AFCSHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AFCSHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CO1N' in macro 'AFCSHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CO0N' in macro 'AFCSHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AFCSHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CO1' in macro 'AFCSHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CO0' in macro 'AFCSHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AFCSHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CO1' in macro 'AFCSHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CO0' in macro 'AFCSHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'S' in macro 'ADDHXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ADDHXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'S' in macro 'ADDHX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ADDHX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'S' in macro 'ADDHX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ADDHX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'S' in macro 'ADDHX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ADDHX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'S' in macro 'ADDFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ADDFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'S' in macro 'ADDFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ADDFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'S' in macro 'ADDFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ADDFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'S' in macro 'ADDFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ADDFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'S' in macro 'ADDFHXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ADDFHXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'S' in macro 'ADDFHX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ADDFHX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'S' in macro 'ADDFHX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ADDFHX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'S' in macro 'ADDFHX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ADDFHX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CON' in macro 'ACHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CON' in macro 'ACHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ACHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ACHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CO1N' in macro 'ACCSIHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CO0N' in macro 'ACCSIHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CO1N' in macro 'ACCSIHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CO0N' in macro 'ACCSIHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CO1N' in macro 'ACCSHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CO0N' in macro 'ACCSHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CO1N' in macro 'ACCSHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CO0N' in macro 'ACCSHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CO1' in macro 'ACCSHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CO0' in macro 'ACCSHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CO1' in macro 'ACCSHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] **WARN: (IMPLF-201):	Pin 'CO0' in macro 'ACCSHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/09 14:43:05      7s] Type 'man IMPLF-201' for more detail.
[04/09 14:43:05      7s] 
[04/09 14:43:05      7s] viaInitial starts at Sat Apr  9 14:43:05 2022
viaInitial ends at Sat Apr  9 14:43:05 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

[04/09 14:43:05      7s] Loading view definition file from ./mmmc.view
[04/09 14:43:05      7s] Reading typical_lib timing library '/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib' ...
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0' of cell 'ACCSHCINX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1' of cell 'ACCSHCINX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0' of cell 'ACCSHCINX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1' of cell 'ACCSHCINX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSHCONX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSHCONX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSHCONX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSHCONX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSIHCONX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSIHCONX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSIHCONX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSIHCONX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ACHCINX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ACHCINX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDHX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDHX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDHX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDHXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AFCSHCINX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0' of cell 'AFCSHCINX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1' of cell 'AFCSHCINX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AFCSHCINX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0' of cell 'AFCSHCINX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1' of cell 'AFCSHCINX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AFCSHCONX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'AFCSHCONX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'AFCSHCONX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AFCSHCONX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'AFCSHCONX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'AFCSHCONX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AFCSIHCONX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'AFCSIHCONX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'AFCSIHCONX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AFCSIHCONX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'AFCSIHCONX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'AFCSIHCONX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AFHCINX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'AFHCINX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AFHCINX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'AFHCINX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AFHCONX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'AFHCONX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AFHCONX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'AFHCONX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AHCSHCINX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'AHCSHCINX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AHCSHCINX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'AHCSHCINX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AHCSHCONX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'AHCSHCONX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AHCSHCONX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'AHCSHCONX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AHHCINX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'AHHCINX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AHHCINX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'AHHCINX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AHHCONX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'AHHCONX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AHHCONX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'AHHCONX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X6TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND3X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND3X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND3X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND3X6TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND3X8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND3XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND4X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND4X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND4X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND4X6TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND4X8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND4XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AO21X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AO21X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AO21X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AO21XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AO22X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AO22X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AO22X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AO22XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI211X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI211X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI211X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI211XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI221X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI221X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI221X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI221XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI222X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI222X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI222X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI222XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI2BB1X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI2BB1X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI2BB1X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI2BB1XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI2BB2X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI2BB2X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI2BB2X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI2BB2XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI31X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI31X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI31X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI31XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI32X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI32X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI32X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI32XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI33X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI33X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI33X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI33XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'A' of cell 'BENCX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'BENCX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'X2' of cell 'BENCX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'A' of cell 'BENCX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'BENCX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'X2' of cell 'BENCX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'A' of cell 'BENCX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'BENCX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'X2' of cell 'BENCX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'PPN' of cell 'BMXIX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'PPN' of cell 'BMXIX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'PP' of cell 'BMXX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'PP' of cell 'BMXX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX12TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX16TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX20TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX3TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX6TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKAND2X12TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKAND2X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKAND2X3TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKAND2X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKAND2X6TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKAND2X8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKBUFX12TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKBUFX16TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKBUFX20TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKBUFX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKBUFX3TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKBUFX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKBUFX6TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKBUFX8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKINVX12TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKINVX16TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKINVX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKINVX20TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKINVX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKINVX3TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKINVX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKINVX6TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKINVX8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKMX2X12TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKMX2X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKMX2X3TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKMX2X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKMX2X6TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKMX2X8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKXOR2X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKXOR2X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKXOR2X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKXOR2X8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'CMPR22X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'CMPR22X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'CMPR22X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'CMPR22X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'CMPR32X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'CMPR32X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'CMPR32X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'CMPR32X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'CMPR42X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ICO' of cell 'CMPR42X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'CMPR42X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'CMPR42X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ICO' of cell 'CMPR42X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'CMPR42X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'CMPR42X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ICO' of cell 'CMPR42X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'CMPR42X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFHQX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFHQX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFHQX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFHQX8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFNSRX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFNSRX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFNSRX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFNSRX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFNSRX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFNSRX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFNSRXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFNSRXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFQX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFQX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFQX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFQXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFRHQX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFRHQX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFRHQX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFRHQX8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFRX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFRX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFRX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFRX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFRX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFRX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFRXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFRXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFSHQX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFSHQX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFSHQX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFSHQX8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFSRHQX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFSRHQX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFSRHQX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFSRHQX8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFSRX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFSRX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFSRX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFSRX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFSRX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFSRX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFSRXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFSRXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFSX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFSX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFSX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFSX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFSX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFSX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFSXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFSXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFTRX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFTRX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFTRX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFTRX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFTRX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFTRX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFTRXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFTRXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'DLY1X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'DLY1X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'DLY2X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'DLY2X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'DLY3X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'DLY3X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'DLY4X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'DLY4X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'EDFFHQX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'EDFFHQX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'EDFFHQX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'EDFFHQX8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'EDFFTRX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'EDFFTRX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'EDFFTRX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'EDFFTRX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'EDFFTRX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'EDFFTRX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'EDFFTRXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'EDFFTRXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'EDFFX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'EDFFX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'EDFFX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'EDFFX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'EDFFX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'EDFFX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'EDFFXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'EDFFXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'HOLDX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'INVX12TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'INVX16TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'INVX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'INVX20TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'INVX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'INVX3TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'INVX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'INVX6TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'INVX8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'INVXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'MDFFHQX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'MDFFHQX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'MDFFHQX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'MDFFHQX8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MX2X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MX2X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MX2X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MX2X6TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MX2X8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MX2XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MX3X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MX3X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MX3X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MX3XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MX4X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MX4X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MX4X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MX4XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MXI2X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MXI2X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MXI2X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MXI2X6TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MXI2X8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MXI2XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MXI3X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MXI3X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MXI3X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MXI3XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MXI4X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MXI4X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MXI4X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MXI4XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND2BX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND2BX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND2BX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND2BXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND2X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND2X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND2X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND2X6TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND2X8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND2XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND3BX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND3BX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND3BX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND3BXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND3X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND3X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND3X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND3X6TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND3X8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND3XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND4BBX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND4BBX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND4BBX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND4BBXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND4BX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND4BX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND4BX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND4BXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND4X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND4X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND4X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND4X6TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND4X8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND4XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR2BX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR2BX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR2BX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR2BXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR2X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR2X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR2X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR2X6TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR2X8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR2XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR3BX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR3BX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR3BX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR3BXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR3X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR3X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR3X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR3X6TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR3X8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR3XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR4BBX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR4BBX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR4BBX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR4BBXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR4BX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR4BX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR4BX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR4BXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR4X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR4X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR4X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR4X6TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR4X8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR4XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OA21X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OA21X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OA21X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OA21XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OA22X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OA22X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OA22X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OA22XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI211X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI211X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI211X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI211XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI21X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI21X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI21X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI21XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI221X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI221X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI221X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI221XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI222X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI222X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI222X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI222XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI22X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI22X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI22X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI22XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI2BB1X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI2BB1X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI2BB1X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI2BB1XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI2BB2X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI2BB2X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI2BB2X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI2BB2XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI31X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI31X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI31X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI31XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI32X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI32X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI32X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI32XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI33X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI33X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI33X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI33XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR2X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR2X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR2X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR2X6TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR2X8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR2XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR3X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR3X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR3X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR3X6TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR3X8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR3XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR4X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR4X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR4X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR4X6TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR4X8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR4XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'RB' of cell 'RF1R1WX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'R1B' of cell 'RF2R1WX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'R2B' of cell 'RF2R1WX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'BRB' of cell 'RFRDX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'BRB' of cell 'RFRDX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'BRB' of cell 'RFRDX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFHQX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFHQX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFHQX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFHQX8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFNSRX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:05      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFNSRX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFNSRX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFNSRX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFNSRX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFNSRX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFNSRXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFNSRXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFQX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFQX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFQX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFQXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFRHQX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFRHQX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFRHQX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFRHQX8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFRX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFRX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFRX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFRX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFRX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFRX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFRXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFRXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFSHQX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFSHQX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFSHQX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFSHQX8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFSRHQX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFSRHQX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFSRHQX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFSRHQX8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFSRX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFSRX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFSRX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFSRX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFSRX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFSRX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFSRXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFSRXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFSX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFSX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFSX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFSX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFSX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFSX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFSXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFSXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFTRX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFTRX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFTRX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFTRX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFTRX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFTRX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFTRXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFTRXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SEDFFHQX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SEDFFHQX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SEDFFHQX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SEDFFHQX8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SEDFFTRX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SEDFFTRX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SEDFFTRX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SEDFFTRX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SEDFFTRX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SEDFFTRX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SEDFFTRXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SEDFFTRXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SEDFFX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SEDFFX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SEDFFX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SEDFFX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SEDFFX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SEDFFX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SEDFFXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SEDFFXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SMDFFHQX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SMDFFHQX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SMDFFHQX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SMDFFHQX8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'TBUFX12TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'TBUFX16TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'TBUFX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'TBUFX20TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'TBUFX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'TBUFX3TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'TBUFX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'TBUFX6TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'TBUFX8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'TBUFXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'TIEHITS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'TIELOTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ECK' of cell 'TLATNCAX12TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ECK' of cell 'TLATNCAX16TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ECK' of cell 'TLATNCAX20TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ECK' of cell 'TLATNCAX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ECK' of cell 'TLATNCAX3TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ECK' of cell 'TLATNCAX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ECK' of cell 'TLATNCAX6TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ECK' of cell 'TLATNCAX8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'TLATNSRX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'TLATNSRX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'TLATNSRX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'TLATNSRX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'TLATNSRX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'TLATNSRX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'TLATNSRXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'TLATNSRXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ECK' of cell 'TLATNTSCAX12TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ECK' of cell 'TLATNTSCAX16TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ECK' of cell 'TLATNTSCAX20TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ECK' of cell 'TLATNTSCAX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ECK' of cell 'TLATNTSCAX3TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ECK' of cell 'TLATNTSCAX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ECK' of cell 'TLATNTSCAX6TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ECK' of cell 'TLATNTSCAX8TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'TLATNX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'TLATNX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'TLATNX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'TLATNX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'TLATNX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'TLATNX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'TLATNXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'TLATNXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'TLATSRX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'TLATSRX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'TLATSRX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'TLATSRX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'TLATSRX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'TLATSRX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'TLATSRXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'TLATSRXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'TLATX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'TLATX1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'TLATX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'TLATX2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'TLATX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'TLATX4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'TLATXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'TLATXLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'XNOR2X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'XNOR2X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'XNOR2X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'XNOR2XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'XNOR3X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'XNOR3X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'XNOR3X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'XNOR3XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'XOR2X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'XOR2X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'XOR2X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'XOR2XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'XOR3X1TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'XOR3X2TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'XOR3X4TS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'XOR3XLTS' is not defined in the library. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1TS'. The cell will only be used for analysis. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[04/09 14:43:06      7s] Read 527 cells in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' 
[04/09 14:43:06      7s] *** End library_loading (cpu=0.01min, real=0.02min, mem=28.0M, fe_cpu=0.13min, fe_real=0.42min, fe_mem=757.2M) ***
[04/09 14:43:06      7s] #% Begin Load netlist data ... (date=04/09 14:43:06, mem=528.8M)
[04/09 14:43:06      7s] *** Begin netlist parsing (mem=757.2M) ***
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATSRXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATSRXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATSRX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATSRX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATSRX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATSRX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATSRX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATSRX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNTSCAX8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNTSCAX8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNTSCAX6TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNTSCAX6TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNTSCAX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNTSCAX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNTSCAX3TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNTSCAX3TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNTSCAX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNTSCAX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNTSCAX20TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNTSCAX20TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNTSCAX16TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNTSCAX16TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNTSCAX12TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNTSCAX12TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNSRXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNSRXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNSRX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNSRX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNSRX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNSRX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNSRX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNSRX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNCAX8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNCAX8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNCAX6TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNCAX6TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNCAX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNCAX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNCAX3TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNCAX3TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNCAX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNCAX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNCAX20TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNCAX20TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNCAX16TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNCAX16TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNCAX12TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNCAX12TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TIELOTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TIELOTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TIEHITS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TIEHITS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TBUFXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TBUFXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TBUFX8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TBUFX8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TBUFX6TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TBUFX6TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TBUFX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TBUFX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TBUFX3TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TBUFX3TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TBUFX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TBUFX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TBUFX20TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TBUFX20TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TBUFX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TBUFX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TBUFX16TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TBUFX16TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TBUFX12TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TBUFX12TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SMDFFHQX8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SMDFFHQX8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SMDFFHQX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SMDFFHQX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SMDFFHQX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SMDFFHQX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SMDFFHQX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SMDFFHQX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFTRXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFTRXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFTRX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFTRX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFTRX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFTRX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFTRX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFTRX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFHQX8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFHQX8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFHQX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFHQX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFHQX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFHQX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFHQX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFHQX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFTRXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFTRXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFTRX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFTRX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFTRX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFTRX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFTRX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFTRX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSRXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSRXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSRX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSRX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSRX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSRX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSRX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSRX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSRHQX8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSRHQX8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSRHQX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSRHQX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSRHQX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSRHQX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSRHQX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSRHQX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSHQX8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSHQX8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSHQX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSHQX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSHQX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSHQX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSHQX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSHQX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFRXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFRXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFRX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFRX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFRX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFRX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFRX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFRX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFRHQX8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFRHQX8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFRHQX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFRHQX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFRHQX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFRHQX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFRHQX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFRHQX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFQXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFQXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFQX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFQX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFQX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFQX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFQX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFQX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFNSRXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFNSRXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFNSRX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFNSRX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFNSRX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFNSRX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFNSRX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFNSRX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFHQX8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFHQX8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFHQX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFHQX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFHQX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFHQX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFHQX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFHQX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'RFRDX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'RFRDX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'RFRDX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'RFRDX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'RFRDX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'RFRDX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'RF2R1WX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'RF2R1WX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'RF1R1WX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'RF1R1WX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR4XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR4XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR4X8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR4X8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR4X6TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR4X6TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR4X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR4X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR4X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR4X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR4X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR4X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR3XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR3XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR3X8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR3X8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR3X6TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR3X6TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR3X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR3X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR3X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR3X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR3X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR3X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR2XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR2XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR2X8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR2X8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR2X6TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR2X6TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR2X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR2X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR2X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR2X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR2X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR2X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI33XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI33XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI33X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI33X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI33X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI33X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI33X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI33X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI32XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI32XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI32X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI32X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI32X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI32X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI32X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI32X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI31XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI31XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI31X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI31X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI31X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI31X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI31X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI31X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI2BB2XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI2BB2XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI2BB2X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI2BB2X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI2BB2X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI2BB2X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI2BB2X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI2BB2X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI2BB1XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI2BB1XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI2BB1X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI2BB1X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI2BB1X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI2BB1X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI2BB1X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI2BB1X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI22XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI22XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI22X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI22X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI22X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI22X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI22X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI22X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI222XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI222XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI222X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI222X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI222X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI222X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI222X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI222X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI221XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI221XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI221X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI221X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI221X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI221X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI221X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI221X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI21XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI21XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI21X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI21X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI21X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI21X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI21X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI21X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI211XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI211XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI211X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI211X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI211X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI211X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI211X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI211X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OA22XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OA22XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OA22X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OA22X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OA22X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OA22X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OA22X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OA22X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OA21XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OA21XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OA21X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OA21X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OA21X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OA21X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OA21X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OA21X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4X8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4X8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4X6TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4X6TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4BXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4BXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4BX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4BX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4BX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4BX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4BX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4BX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4BBXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4BBXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4BBX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4BBX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4BBX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4BBX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4BBX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4BBX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3X8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3X8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3X6TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3X6TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3BXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3BXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3BX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3BX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3BX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3BX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3BX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3BX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2X8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2X8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2X6TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2X6TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2BXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2BXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2BX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2BX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2BX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2BX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2BX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2BX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4X8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4X8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4X6TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4X6TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4BXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4BXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4BX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4BX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4BX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4BX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4BX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4BX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4BBXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4BBXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4BBX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4BBX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4BBX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4BBX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4BBX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4BBX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND3XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND3XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND3X8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND3X8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND3X6TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND3X6TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND3X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND3X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND3X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND3X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND3X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND3X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND3BXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND3BXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND3BX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND3BX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND3BX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND3BX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND3BX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND3BX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2X8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2X8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2X6TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2X6TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2BXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2BXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2BX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2BX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2BX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2BX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2BX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2BX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI4XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI4XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI4X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI4X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI4X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI4X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI4X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI4X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI3XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI3XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI3X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI3X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI3X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI3X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI3X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI3X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI2XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI2XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI2X8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI2X8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI2X6TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI2X6TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI2X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI2X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI2X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI2X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI2X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI2X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX4XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX4XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX4X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX4X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX4X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX4X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX4X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX4X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX3XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX3XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX3X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX3X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX3X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX3X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX3X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX3X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX2XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX2XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX2X8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX2X8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX2X6TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX2X6TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX2X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX2X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX2X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX2X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX2X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX2X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MDFFHQX8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MDFFHQX8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MDFFHQX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MDFFHQX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MDFFHQX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MDFFHQX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MDFFHQX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MDFFHQX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'INVXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'INVXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'INVX8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'INVX8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'INVX6TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'INVX6TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'INVX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'INVX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'INVX3TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'INVX3TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'INVX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'INVX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'INVX20TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'INVX20TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'INVX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'INVX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'INVX16TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'INVX16TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'INVX12TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'INVX12TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'HOLDX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'HOLDX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFTRXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFTRXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFTRX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFTRX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFTRX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFTRX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFTRX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFTRX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFHQX8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFHQX8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFHQX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFHQX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFHQX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFHQX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFHQX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFHQX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DLY4X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DLY4X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DLY4X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DLY4X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DLY3X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DLY3X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DLY3X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DLY3X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DLY2X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DLY2X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DLY2X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DLY2X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DLY1X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DLY1X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DLY1X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DLY1X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFTRXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFTRXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFTRX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFTRX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFTRX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFTRX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFTRX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFTRX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSRXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSRXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSRX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSRX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSRX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSRX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSRX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSRX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSRHQX8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSRHQX8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSRHQX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSRHQX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSRHQX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSRHQX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSRHQX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSRHQX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSHQX8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSHQX8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSHQX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSHQX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSHQX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSHQX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSHQX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSHQX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFRXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFRXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFRX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFRX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFRX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFRX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFRX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFRX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFRHQX8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFRHQX8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFRHQX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFRHQX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFRHQX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFRHQX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFRHQX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFRHQX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFQXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFQXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFQX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFQX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFQX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFQX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFQX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFQX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFNSRXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFNSRXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFNSRX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFNSRX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFNSRX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFNSRX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFNSRX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFNSRX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFHQX8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFHQX8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFHQX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFHQX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFHQX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFHQX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFHQX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFHQX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CMPR42X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CMPR42X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CMPR42X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CMPR42X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CMPR42X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CMPR42X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CMPR32X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CMPR32X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CMPR32X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CMPR32X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CMPR22X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CMPR22X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CMPR22X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CMPR22X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKXOR2X8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKXOR2X8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKXOR2X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKXOR2X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKXOR2X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKXOR2X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKXOR2X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKXOR2X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKMX2X8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKMX2X8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKMX2X6TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKMX2X6TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKMX2X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKMX2X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKMX2X3TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKMX2X3TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKMX2X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKMX2X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKMX2X12TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKMX2X12TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKINVX8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKINVX8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKINVX6TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKINVX6TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKINVX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKINVX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKINVX3TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKINVX3TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKINVX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKINVX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKINVX20TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKINVX20TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKINVX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKINVX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKINVX16TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKINVX16TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKINVX12TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKINVX12TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKBUFX8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKBUFX8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKBUFX6TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKBUFX6TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKBUFX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKBUFX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKBUFX3TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKBUFX3TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKBUFX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKBUFX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKBUFX20TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKBUFX20TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKBUFX16TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKBUFX16TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKBUFX12TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKBUFX12TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKAND2X8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKAND2X8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKAND2X6TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKAND2X6TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKAND2X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKAND2X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKAND2X3TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKAND2X3TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKAND2X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKAND2X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKAND2X12TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKAND2X12TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BUFX8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BUFX8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BUFX6TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BUFX6TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BUFX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BUFX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BUFX3TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BUFX3TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BUFX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BUFX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BUFX20TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BUFX20TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BUFX16TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BUFX16TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BUFX12TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BUFX12TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BMXX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BMXX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BMXX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BMXX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BMXIX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BMXIX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BMXIX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BMXIX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BENCX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BENCX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BENCX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BENCX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BENCX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BENCX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI33XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI33XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI33X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI33X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI33X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI33X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI33X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI33X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI32XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI32XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI32X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI32X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI32X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI32X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI32X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI32X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI31XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI31XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI31X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI31X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI31X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI31X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI31X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI31X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI2BB2XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI2BB2XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI2BB2X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI2BB2X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI2BB2X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI2BB2X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI2BB2X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI2BB2X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI2BB1XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI2BB1XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI2BB1X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI2BB1X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI2BB1X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI2BB1X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI2BB1X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI2BB1X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI22XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI22XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI22X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI22X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI22X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI22X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI22X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI22X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI222XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI222XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI222X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI222X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI222X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI222X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI222X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI222X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI221XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI221XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI221X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI221X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI221X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI221X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI221X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI221X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI21XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI21XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI21X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI21X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI21X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI21X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI21X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI21X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI211XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI211XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI211X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI211X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI211X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI211X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI211X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI211X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AO22XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AO22XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AO22X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AO22X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AO22X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AO22X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AO22X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AO22X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AO21XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AO21XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AO21X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AO21X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AO21X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AO21X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AO21X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AO21X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND4XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND4XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND4X8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND4X8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND4X6TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND4X6TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND4X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND4X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND4X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND4X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND4X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND4X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND3XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND3XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND3X8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND3X8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND3X6TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND3X6TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND3X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND3X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND3X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND3X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND3X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND3X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND2XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND2XLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND2X8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND2X8TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND2X6TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND2X6TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND2X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND2X4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND2X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND2X2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND2X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND2X1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AHHCONX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AHHCONX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AHHCONX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AHHCONX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AHHCINX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AHHCINX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AHHCINX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AHHCINX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AHCSHCONX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AHCSHCONX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AHCSHCONX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AHCSHCONX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AHCSHCINX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AHCSHCINX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AHCSHCINX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AHCSHCINX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AFHCONX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AFHCONX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AFHCONX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AFHCONX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AFHCINX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AFHCINX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AFHCINX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AFHCINX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AFCSIHCONX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AFCSIHCONX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AFCSIHCONX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AFCSIHCONX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AFCSHCONX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AFCSHCONX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AFCSHCONX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AFCSHCONX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AFCSHCINX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AFCSHCINX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AFCSHCINX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AFCSHCINX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ADDHXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ADDHXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ADDHX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ADDHX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ADDHX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ADDHX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ADDHX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ADDHX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ADDFXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ADDFXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ADDFX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ADDFX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ADDFX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ADDFX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ADDFX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ADDFX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ADDFHXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ADDFHXLTS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ADDFHX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ADDFHX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ADDFHX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ADDFHX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ADDFHX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ADDFHX1TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ACHCONX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ACHCONX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ACHCONX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ACHCONX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ACHCINX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ACHCINX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ACHCINX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ACHCINX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ACCSIHCONX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ACCSIHCONX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ACCSIHCONX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ACCSIHCONX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ACCSHCONX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ACCSHCONX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ACCSHCONX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ACCSHCONX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ACCSHCINX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ACCSHCINX4TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ACCSHCINX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ACCSHCINX2TS' is defined in LEF but not in the timing library.
[04/09 14:43:06      7s] Created 527 new cells from 1 timing libraries.
[04/09 14:43:06      7s] Reading netlist ...
[04/09 14:43:06      7s] Backslashed names will retain backslash and a trailing blank character.
[04/09 14:43:06      7s] Reading verilog netlist '/courses/ee6321/Groups/Team5/dc/PE/PE.nl.v'
[04/09 14:43:06      7s] 
[04/09 14:43:06      7s] *** Memory Usage v#1 (Current mem = 757.219M, initial mem = 256.707M) ***
[04/09 14:43:06      7s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=757.2M) ***
[04/09 14:43:06      7s] #% End Load netlist data ... (date=04/09 14:43:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=537.4M, current mem=537.4M)
[04/09 14:43:06      7s] Top level cell is PE.
[04/09 14:43:06      8s] Hooked 527 DB cells to tlib cells.
[04/09 14:43:06      8s] Starting recursive module instantiation check.
[04/09 14:43:06      8s] No recursion found.
[04/09 14:43:06      8s] Building hierarchical netlist for Cell PE ...
[04/09 14:43:06      8s] *** Netlist is unique.
[04/09 14:43:06      8s] Setting Std. cell height to 3600 DBU (smallest netlist inst).
[04/09 14:43:06      8s] ** info: there are 536 modules.
[04/09 14:43:06      8s] ** info: there are 719 stdCell insts.
[04/09 14:43:06      8s] 
[04/09 14:43:06      8s] *** Memory Usage v#1 (Current mem = 799.645M, initial mem = 256.707M) ***
[04/09 14:43:06      8s] Reading IO assignment file "./PE.io" ...
[04/09 14:43:06      8s] Generated pitch 4.8 in LY is different from 4.4 defined in technology file in preferred direction.
[04/09 14:43:06      8s] Generated pitch 0.8 in MG is different from 4 defined in technology file in preferred direction.
[04/09 14:43:06      8s] Generated pitch 0.4 in M3 is different from 0.5 defined in technology file in preferred direction.
[04/09 14:43:06      8s] Set Default Net Delay as 1000 ps.
[04/09 14:43:06      8s] Set Default Net Load as 0.5 pF. 
[04/09 14:43:06      8s] Set Default Input Pin Transition as 0.1 ps.
[04/09 14:43:06      8s] Extraction setup Started 
[04/09 14:43:06      8s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[04/09 14:43:06      8s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/09 14:43:06      8s] Type 'man IMPEXT-2773' for more detail.
[04/09 14:43:06      8s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[04/09 14:43:06      8s] Type 'man IMPEXT-2776' for more detail.
[04/09 14:43:06      8s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[04/09 14:43:06      8s] Type 'man IMPEXT-2776' for more detail.
[04/09 14:43:06      8s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 3 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[04/09 14:43:06      8s] Type 'man IMPEXT-2776' for more detail.
[04/09 14:43:06      8s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 3 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[04/09 14:43:06      8s] Type 'man IMPEXT-2776' for more detail.
[04/09 14:43:06      8s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 3 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[04/09 14:43:06      8s] Type 'man IMPEXT-2776' for more detail.
[04/09 14:43:06      8s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 3 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[04/09 14:43:06      8s] Type 'man IMPEXT-2776' for more detail.
[04/09 14:43:06      8s] **WARN: (IMPEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 3 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[04/09 14:43:06      8s] Type 'man IMPEXT-2776' for more detail.
[04/09 14:43:06      8s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.084 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/09 14:43:06      8s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.0745 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/09 14:43:06      8s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.0745 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/09 14:43:06      8s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.0455 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/09 14:43:06      8s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.0455 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/09 14:43:06      8s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/09 14:43:06      8s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.00768 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/09 14:43:06      8s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.0084 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/09 14:43:06      8s] Summary of Active RC-Corners : 
[04/09 14:43:06      8s]  
[04/09 14:43:06      8s]  Analysis View: typical
[04/09 14:43:06      8s]     RC-Corner Name        : typical_rc
[04/09 14:43:06      8s]     RC-Corner Index       : 0
[04/09 14:43:06      8s]     RC-Corner Temperature : 25 Celsius
[04/09 14:43:06      8s]     RC-Corner Cap Table   : ''
[04/09 14:43:06      8s]     RC-Corner PreRoute Res Factor         : 1
[04/09 14:43:06      8s]     RC-Corner PreRoute Cap Factor         : 1
[04/09 14:43:06      8s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/09 14:43:06      8s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/09 14:43:06      8s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/09 14:43:06      8s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[04/09 14:43:06      8s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[04/09 14:43:06      8s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/09 14:43:06      8s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/09 14:43:06      8s] LayerId::1 widthSet size::1
[04/09 14:43:06      8s] LayerId::2 widthSet size::1
[04/09 14:43:06      8s] LayerId::3 widthSet size::1
[04/09 14:43:06      8s] LayerId::4 widthSet size::1
[04/09 14:43:06      8s] LayerId::5 widthSet size::1
[04/09 14:43:06      8s] LayerId::6 widthSet size::1
[04/09 14:43:06      8s] LayerId::7 widthSet size::1
[04/09 14:43:06      8s] LayerId::8 widthSet size::1
[04/09 14:43:06      8s] Updating RC grid for preRoute extraction ...
[04/09 14:43:06      8s] Initializing multi-corner resistance tables ...
[04/09 14:43:06      8s] *Info: initialize multi-corner CTS.
[04/09 14:43:06      8s] Reading timing constraints file '/courses/ee6321/Groups/Team5/dc/PE/PE.syn.sdc' ...
[04/09 14:43:06      8s] Current (total cpu=0:00:08.1, real=0:00:25.0, peak res=705.4M, current mem=705.4M)
[04/09 14:43:06      8s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /courses/ee6321/Groups/Team5/dc/PE/PE.syn.sdc, Line 8).
[04/09 14:43:06      8s] 
[04/09 14:43:06      8s] INFO (CTE): Reading of timing constraints file /courses/ee6321/Groups/Team5/dc/PE/PE.syn.sdc completed, with 1 WARNING
[04/09 14:43:06      8s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=724.3M, current mem=724.3M)
[04/09 14:43:06      8s] Current (total cpu=0:00:08.2, real=0:00:25.0, peak res=724.3M, current mem=724.3M)
[04/09 14:43:06      8s] Creating Cell Server ...(0, 1, 1, 1)
[04/09 14:43:06      8s] Summary for sequential cells identification: 
[04/09 14:43:06      8s]   Identified SBFF number: 120
[04/09 14:43:06      8s]   Identified MBFF number: 0
[04/09 14:43:06      8s]   Identified SB Latch number: 0
[04/09 14:43:06      8s]   Identified MB Latch number: 0
[04/09 14:43:06      8s]   Not identified SBFF number: 0
[04/09 14:43:06      8s]   Not identified MBFF number: 0
[04/09 14:43:06      8s]   Not identified SB Latch number: 0
[04/09 14:43:06      8s]   Not identified MB Latch number: 0
[04/09 14:43:06      8s]   Number of sequential cells which are not FFs: 34
[04/09 14:43:06      8s] Total number of combinational cells: 363
[04/09 14:43:06      8s] Total number of sequential cells: 154
[04/09 14:43:06      8s] Total number of tristate cells: 10
[04/09 14:43:06      8s] Total number of level shifter cells: 0
[04/09 14:43:06      8s] Total number of power gating cells: 0
[04/09 14:43:06      8s] Total number of isolation cells: 0
[04/09 14:43:06      8s] Total number of power switch cells: 0
[04/09 14:43:06      8s] Total number of pulse generator cells: 0
[04/09 14:43:06      8s] Total number of always on buffers: 0
[04/09 14:43:06      8s] Total number of retention cells: 0
[04/09 14:43:06      8s] List of usable buffers: BUFX12TS BUFX16TS BUFX20TS BUFX3TS BUFX2TS BUFX4TS BUFX6TS BUFX8TS CLKBUFX12TS CLKBUFX16TS CLKBUFX20TS CLKBUFX2TS CLKBUFX3TS CLKBUFX4TS CLKBUFX6TS CLKBUFX8TS
[04/09 14:43:06      8s] Total number of usable buffers: 16
[04/09 14:43:06      8s] List of unusable buffers:
[04/09 14:43:06      8s] Total number of unusable buffers: 0
[04/09 14:43:06      8s] List of usable inverters: CLKINVX1TS CLKINVX12TS CLKINVX16TS CLKINVX20TS CLKINVX2TS CLKINVX3TS INVX1TS CLKINVX4TS CLKINVX6TS CLKINVX8TS INVX12TS INVX16TS INVX20TS INVX2TS INVX3TS INVXLTS INVX4TS INVX6TS INVX8TS
[04/09 14:43:06      8s] Total number of usable inverters: 19
[04/09 14:43:06      8s] List of unusable inverters: RFRDX2TS RFRDX1TS RFRDX4TS
[04/09 14:43:06      8s] Total number of unusable inverters: 3
[04/09 14:43:06      8s] List of identified usable delay cells: DLY1X1TS DLY1X4TS DLY2X1TS DLY2X4TS DLY3X1TS DLY3X4TS DLY4X1TS DLY4X4TS
[04/09 14:43:06      8s] Total number of identified usable delay cells: 8
[04/09 14:43:06      8s] List of identified unusable delay cells:
[04/09 14:43:06      8s] Total number of identified unusable delay cells: 0
[04/09 14:43:06      8s] Creating Cell Server, finished. 
[04/09 14:43:06      8s] 
[04/09 14:43:06      8s] Deleting Cell Server ...
[04/09 14:43:06      8s] 
[04/09 14:43:06      8s] *** Summary of all messages that are not suppressed in this session:
[04/09 14:43:06      8s] Severity  ID               Count  Summary                                  
[04/09 14:43:06      8s] WARNING   IMPLF-201          666  Pin '%s' in macro '%s' has no ANTENNADIF...
[04/09 14:43:06      8s] WARNING   IMPEXT-2766          8  The sheet resistance for layer %s is not...
[04/09 14:43:06      8s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[04/09 14:43:06      8s] WARNING   IMPEXT-2776          7  The via resistance between layers %s and...
[04/09 14:43:06      8s] WARNING   IMPVL-159         1054  Pin '%s' of cell '%s' is defined in LEF ...
[04/09 14:43:06      8s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[04/09 14:43:06      8s] WARNING   TECHLIB-302          1  No function defined for cell '%s'. The c...
[04/09 14:43:06      8s] WARNING   TECHLIB-436        666  Attribute '%s' on '%s' pin '%s' of cell ...
[04/09 14:43:06      8s] *** Message Summary: 2404 warning(s), 0 error(s)
[04/09 14:43:06      8s] 
[04/09 14:43:19      9s] <CMD> floorPlan -s 180 68.4 8.4 8.4 8.4 8.4
[04/09 14:43:19      9s] Generated pitch 4.8 in LY is different from 4.4 defined in technology file in preferred direction.
[04/09 14:43:19      9s] Generated pitch 0.8 in MG is different from 4 defined in technology file in preferred direction.
[04/09 14:43:19      9s] Generated pitch 0.4 in M3 is different from 0.5 defined in technology file in preferred direction.
[04/09 14:43:19      9s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[04/09 14:43:19      9s] <CMD> redraw
[04/09 14:43:19      9s] <CMD> fit
[04/09 14:43:19      9s] #####################
[04/09 14:43:19      9s] ###
[04/09 14:43:19      9s] ### Power Routing ...
[04/09 14:43:19      9s] ###
[04/09 14:43:19      9s] #####################
[04/09 14:43:19      9s] <CMD> globalNetConnect VDD -type tiehi -inst * -verbose
[04/09 14:43:19      9s] <CMD> globalNetConnect VSS -type tielo -inst * -verbose
[04/09 14:43:19      9s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[04/09 14:43:19      9s] 719 new pwr-pin connections were made to global net 'VDD'.
[04/09 14:43:19      9s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[04/09 14:43:19      9s] 719 new gnd-pin connections were made to global net 'VSS'.
[04/09 14:43:19      9s] <CMD> applyGlobalNets
[04/09 14:43:19      9s] *** Checked 4 GNC rules.
[04/09 14:43:19      9s] *** Applying global-net connections...
[04/09 14:43:19      9s] net ignore based on current view = 0
[04/09 14:43:19      9s] 719 new pwr-pin connections were made to global net 'VDD'.
[04/09 14:43:19      9s] 719 new gnd-pin connections were made to global net 'VSS'.
[04/09 14:43:19      9s] *** Applied 4 GNC rules (cpu = 0:00:00.0)
[04/09 14:43:19      9s] <CMD> addRing -nets {VDD VSS} -type core_rings -layer {top M3 bottom M3 left M2 right M2} -width 2.4 -spacing 1.2 -center 1
[04/09 14:43:19      9s] #% Begin addRing (date=04/09 14:43:19, mem=748.7M)
[04/09 14:43:19      9s] 
[04/09 14:43:19      9s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 992.0M)
[04/09 14:43:19      9s] Ring generation is complete.
[04/09 14:43:19      9s] vias are now being generated.
[04/09 14:43:19      9s] addRing created 8 wires.
[04/09 14:43:19      9s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[04/09 14:43:19      9s] +--------+----------------+----------------+
[04/09 14:43:19      9s] |  Layer |     Created    |     Deleted    |
[04/09 14:43:19      9s] +--------+----------------+----------------+
[04/09 14:43:19      9s] |   M2   |        4       |       NA       |
[04/09 14:43:19      9s] |   V2   |        8       |        0       |
[04/09 14:43:19      9s] |   M3   |        4       |       NA       |
[04/09 14:43:19      9s] +--------+----------------+----------------+
[04/09 14:43:19      9s] #% End addRing (date=04/09 14:43:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=749.5M, current mem=749.5M)
[04/09 14:43:19      9s] <CMD> redraw
[04/09 14:43:19      9s] <CMD> sroute -nets {VDD VSS} -allowJogging 0 -allowLayerChange 0
[04/09 14:43:19      9s] #% Begin sroute (date=04/09 14:43:19, mem=749.5M)
[04/09 14:43:19      9s] *** Begin SPECIAL ROUTE on Sat Apr  9 14:43:19 2022 ***
[04/09 14:43:19      9s] SPECIAL ROUTE ran on directory: /homes/user/stud/fall21/mz2878/EECS6321/Project/innovus/PE
[04/09 14:43:19      9s] SPECIAL ROUTE ran on machine: cadpc15 (Linux 3.10.0-1160.59.1.el7.x86_64 x86_64 4.53Ghz)
[04/09 14:43:19      9s] 
[04/09 14:43:19      9s] Begin option processing ...
[04/09 14:43:19      9s] srouteConnectPowerBump set to false
[04/09 14:43:19      9s] routeSelectNet set to "VDD VSS"
[04/09 14:43:19      9s] routeSpecial set to true
[04/09 14:43:19      9s] srouteConnectConverterPin set to false
[04/09 14:43:19      9s] srouteFollowCorePinEnd set to 3
[04/09 14:43:19      9s] srouteNoLayerChangeRoute set to true
[04/09 14:43:19      9s] sroutePadPinAllPorts set to true
[04/09 14:43:19      9s] sroutePreserveExistingRoutes set to true
[04/09 14:43:19      9s] srouteRoutePowerBarPortOnBothDir set to true
[04/09 14:43:19      9s] srouteStraightConnections set to "straightWithDrcClean"
[04/09 14:43:19      9s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1950.00 megs.
[04/09 14:43:19      9s] 
[04/09 14:43:19      9s] Reading DB technology information...
[04/09 14:43:19      9s] Finished reading DB technology information.
[04/09 14:43:19      9s] Reading floorplan and netlist information...
[04/09 14:43:19      9s] Finished reading floorplan and netlist information.
[04/09 14:43:19      9s] Read in 16 layers, 8 routing layers, 1 overlap layer
[04/09 14:43:19      9s] Read in 535 macros, 60 used
[04/09 14:43:19      9s] Read in 59 components
[04/09 14:43:19      9s]   59 core components: 59 unplaced, 0 placed, 0 fixed
[04/09 14:43:19      9s] Read in 68 physical pins
[04/09 14:43:19      9s]   68 physical pins: 0 unplaced, 0 placed, 68 fixed
[04/09 14:43:19      9s] Read in 68 nets
[04/09 14:43:19      9s] Read in 2 special nets, 2 routed
[04/09 14:43:19      9s] Read in 186 terminals
[04/09 14:43:19      9s] 2 nets selected.
[04/09 14:43:19      9s] 
[04/09 14:43:19      9s] Begin power routing ...
[04/09 14:43:19      9s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[04/09 14:43:19      9s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[04/09 14:43:19      9s] Type 'man IMPSR-1256' for more detail.
[04/09 14:43:19      9s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[04/09 14:43:19      9s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[04/09 14:43:19      9s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[04/09 14:43:19      9s] Type 'man IMPSR-1256' for more detail.
[04/09 14:43:19      9s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[04/09 14:43:19      9s] CPU time for FollowPin 0 seconds
[04/09 14:43:19      9s] CPU time for FollowPin 0 seconds
[04/09 14:43:19      9s]   Number of IO ports routed: 0
[04/09 14:43:19      9s]   Number of Block ports routed: 0
[04/09 14:43:19      9s]   Number of Stripe ports routed: 0
[04/09 14:43:19      9s]   Number of Core ports routed: 40
[04/09 14:43:19      9s]   Number of Pad ports routed: 0
[04/09 14:43:19      9s]   Number of Power Bump ports routed: 0
[04/09 14:43:19      9s]   Number of Followpin connections: 20
[04/09 14:43:19      9s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1960.00 megs.
[04/09 14:43:19      9s] 
[04/09 14:43:19      9s] 
[04/09 14:43:19      9s] 
[04/09 14:43:19      9s]  Begin updating DB with routing results ...
[04/09 14:43:19      9s]  Updating DB with 68 io pins ...
[04/09 14:43:19      9s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[04/09 14:43:19      9s] Pin and blockage extraction finished
[04/09 14:43:19      9s] 
[04/09 14:43:19      9s] sroute created 60 wires.
[04/09 14:43:19      9s] ViaGen created 40 vias, deleted 0 via to avoid violation.
[04/09 14:43:19      9s] +--------+----------------+----------------+
[04/09 14:43:19      9s] |  Layer |     Created    |     Deleted    |
[04/09 14:43:19      9s] +--------+----------------+----------------+
[04/09 14:43:19      9s] |   M1   |       60       |       NA       |
[04/09 14:43:19      9s] |   V1   |       40       |        0       |
[04/09 14:43:19      9s] +--------+----------------+----------------+
[04/09 14:43:19      9s] #% End sroute (date=04/09 14:43:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=770.3M, current mem=760.8M)
[04/09 14:43:19      9s] <CMD> loadIoFile ./PE.io
[04/09 14:43:19      9s] Reading IO assignment file "./PE.io" ...
[04/09 14:43:19      9s] <CMD> redraw
[04/09 14:43:19      9s] <CMD> saveDesign PE.floorplan.enc
[04/09 14:43:19      9s] #% Begin save design ... (date=04/09 14:43:19, mem=761.1M)
[04/09 14:43:19      9s] % Begin Save ccopt configuration ... (date=04/09 14:43:19, mem=763.1M)
[04/09 14:43:19      9s] % End Save ccopt configuration ... (date=04/09 14:43:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=764.0M, current mem=764.0M)
[04/09 14:43:19      9s] % Begin Save netlist data ... (date=04/09 14:43:19, mem=764.0M)
[04/09 14:43:19      9s] Writing Binary DB to PE.floorplan.enc.dat/PE.v.bin in single-threaded mode...
[04/09 14:43:19      9s] % End Save netlist data ... (date=04/09 14:43:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=764.1M, current mem=764.1M)
[04/09 14:43:19      9s] Saving congestion map file PE.floorplan.enc.dat/PE.route.congmap.gz ...
[04/09 14:43:20      9s] % Begin Save AAE data ... (date=04/09 14:43:20, mem=764.2M)
[04/09 14:43:20      9s] Saving AAE Data ...
[04/09 14:43:20      9s] % End Save AAE data ... (date=04/09 14:43:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=764.3M, current mem=764.3M)
[04/09 14:43:20      9s] % Begin Save clock tree data ... (date=04/09 14:43:20, mem=764.9M)
[04/09 14:43:20      9s] % End Save clock tree data ... (date=04/09 14:43:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=765.0M, current mem=765.0M)
[04/09 14:43:20      9s] Saving preference file PE.floorplan.enc.dat/gui.pref.tcl ...
[04/09 14:43:20      9s] Saving mode setting ...
[04/09 14:43:20      9s] Saving global file ...
[04/09 14:43:20      9s] % Begin Save floorplan data ... (date=04/09 14:43:20, mem=765.4M)
[04/09 14:43:20      9s] Saving floorplan file ...
[04/09 14:43:20      9s] % End Save floorplan data ... (date=04/09 14:43:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=765.4M, current mem=765.4M)
[04/09 14:43:20      9s] Saving PG file PE.floorplan.enc.dat/PE.pg.gz
[04/09 14:43:20      9s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1001.3M) ***
[04/09 14:43:20      9s] Saving Drc markers ...
[04/09 14:43:20      9s] ... No Drc file written since there is no markers found.
[04/09 14:43:20      9s] % Begin Save placement data ... (date=04/09 14:43:20, mem=765.6M)
[04/09 14:43:20      9s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/09 14:43:20      9s] Save Adaptive View Pruing View Names to Binary file
[04/09 14:43:20      9s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1004.3M) ***
[04/09 14:43:20      9s] % End Save placement data ... (date=04/09 14:43:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=765.6M, current mem=765.6M)
[04/09 14:43:20      9s] % Begin Save routing data ... (date=04/09 14:43:20, mem=765.6M)
[04/09 14:43:20      9s] Saving route file ...
[04/09 14:43:20      9s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1001.3M) ***
[04/09 14:43:20      9s] % End Save routing data ... (date=04/09 14:43:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=765.7M, current mem=765.7M)
[04/09 14:43:20      9s] Saving property file PE.floorplan.enc.dat/PE.prop
[04/09 14:43:20      9s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1004.3M) ***
[04/09 14:43:20      9s] % Begin Save power constraints data ... (date=04/09 14:43:20, mem=766.2M)
[04/09 14:43:20      9s] % End Save power constraints data ... (date=04/09 14:43:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=766.3M, current mem=766.3M)
[04/09 14:43:23     10s] Generated self-contained design PE.floorplan.enc.dat
[04/09 14:43:23     10s] #% End save design ... (date=04/09 14:43:23, total cpu=0:00:01.0, real=0:00:04.0, peak res=766.3M, current mem=766.0M)
[04/09 14:43:23     10s] *** Message Summary: 0 warning(s), 0 error(s)
[04/09 14:43:23     10s] 
[04/09 14:43:23     10s] ####################
[04/09 14:43:23     10s] ###
[04/09 14:43:23     10s] ### Place Design ...
[04/09 14:43:23     10s] ###
[04/09 14:43:23     10s] ####################
[04/09 14:43:23     10s] <CMD> setDesignMode -process 130 -flowEffort standard
[04/09 14:43:23     10s] ##  Process: 130           (User Set)               
[04/09 14:43:23     10s] ##     Node: (not set)                           
[04/09 14:43:23     10s] 
##  Check design process and node:  
##  Design tech node is not set.

[04/09 14:43:23     10s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[04/09 14:43:23     10s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[04/09 14:43:23     10s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[04/09 14:43:23     10s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[04/09 14:43:23     10s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[04/09 14:43:23     10s] <CMD> setMaxRouteLayer 3
[04/09 14:43:23     10s] <CMD> setPlaceMode -timingDriven true -congEffort high
[04/09 14:43:23     10s] <CMD> setOptMode -fixFanoutLoad true -effort high -moveInst true -reclaimArea true
[04/09 14:43:23     10s] <CMD> place_design
[04/09 14:43:23     10s] -place_design_floorplan_mode false         # bool, default=false
[04/09 14:43:23     10s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 81, percentage of missing scan cell = 0.00% (0 / 81)
[04/09 14:43:23     10s] 
[04/09 14:43:23     10s] pdi colorize_geometry "" ""
[04/09 14:43:23     10s] 
[04/09 14:43:23     10s] #Start colorize_geometry on Sat Apr  9 14:43:23 2022
[04/09 14:43:23     10s] #
[04/09 14:43:23     10s] #WARNING (NRDB-976) The TRACK STEP 0.4000 for preferred direction tracks is smaller than the PITCH 0.5000 for LAYER M3. This will cause routability problems for NanoRoute.
[04/09 14:43:23     10s] #WARNING (NRDB-976) The TRACK STEP 0.8000 for preferred direction tracks is smaller than the PITCH 4.0000 for LAYER MG. This will cause routability problems for NanoRoute.
[04/09 14:43:23     10s] #Cpu time = 00:00:00
[04/09 14:43:23     10s] #Elapsed time = 00:00:00
[04/09 14:43:23     10s] #Increased memory = 21.30 (MB)
[04/09 14:43:23     10s] #Total memory = 787.83 (MB)
[04/09 14:43:23     10s] #Peak memory = 788.32 (MB)
[04/09 14:43:23     10s] #WARNING (NRIF-19) Failed to complete colorize_geometry on Sat Apr  9 14:43:23 2022
[04/09 14:43:23     10s] #
[04/09 14:43:23     10s] ### 
[04/09 14:43:23     10s] ###   Scalability Statistics
[04/09 14:43:23     10s] ### 
[04/09 14:43:23     10s] ### ------------------------+----------------+----------------+----------------+
[04/09 14:43:23     10s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[04/09 14:43:23     10s] ### ------------------------+----------------+----------------+----------------+
[04/09 14:43:23     10s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[04/09 14:43:23     10s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[04/09 14:43:23     10s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[04/09 14:43:23     10s] ###   Entire Command        |        00:00:00|        00:00:00|             1.1|
[04/09 14:43:23     10s] ### ------------------------+----------------+----------------+----------------+
[04/09 14:43:23     10s] ### 
[04/09 14:43:23     10s] *** Starting placeDesign default flow ***
[04/09 14:43:23     10s] ### Creating LA Mngr. totSessionCpu=0:00:10.8 mem=1039.5M
[04/09 14:43:23     10s] ### Creating LA Mngr, finished. totSessionCpu=0:00:10.8 mem=1039.5M
[04/09 14:43:23     10s] *** Start deleteBufferTree ***
[04/09 14:43:23     10s] Info: Detect buffers to remove automatically.
[04/09 14:43:23     10s] Analyzing netlist ...
[04/09 14:43:24     10s] Updating netlist
[04/09 14:43:24     11s] AAE DB initialization (MEM=1079.19 CPU=0:00:00.1 REAL=0:00:00.0) 
[04/09 14:43:24     11s] siFlow : Timing analysis mode is single, using late cdB files
[04/09 14:43:24     11s] Start AAE Lib Loading. (MEM=1079.19)
[04/09 14:43:24     11s] End AAE Lib Loading. (MEM=1098.27 CPU=0:00:00.0 Real=0:00:00.0)
[04/09 14:43:24     11s] 
[04/09 14:43:24     11s] *summary: 122 instances (buffers/inverters) removed
[04/09 14:43:24     11s] *** Finish deleteBufferTree (0:00:00.4) ***
[04/09 14:43:24     11s] **INFO: Enable pre-place timing setting for timing analysis
[04/09 14:43:24     11s] Set Using Default Delay Limit as 101.
[04/09 14:43:24     11s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/09 14:43:24     11s] Set Default Net Delay as 0 ps.
[04/09 14:43:24     11s] Set Default Net Load as 0 pF. 
[04/09 14:43:24     11s] **INFO: Analyzing IO path groups for slack adjustment
[04/09 14:43:24     11s] Effort level <high> specified for reg2reg_tmp.10941 path_group
[04/09 14:43:24     11s] #################################################################################
[04/09 14:43:24     11s] # Design Stage: PreRoute
[04/09 14:43:24     11s] # Design Name: PE
[04/09 14:43:24     11s] # Design Mode: 130nm
[04/09 14:43:24     11s] # Analysis Mode: MMMC Non-OCV 
[04/09 14:43:24     11s] # Parasitics Mode: No SPEF/RCDB
[04/09 14:43:24     11s] # Signoff Settings: SI Off 
[04/09 14:43:24     11s] #################################################################################
[04/09 14:43:24     11s] Calculate delays in Single mode...
[04/09 14:43:24     11s] Topological Sorting (REAL = 0:00:00.0, MEM = 1118.5M, InitMEM = 1118.5M)
[04/09 14:43:24     11s] Start delay calculation (fullDC) (1 T). (MEM=1118.49)
[04/09 14:43:24     11s] End AAE Lib Interpolated Model. (MEM=1118.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 14:43:24     11s] First Iteration Infinite Tw... 
[04/09 14:43:24     11s] Total number of fetched objects 709
[04/09 14:43:24     11s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 14:43:24     11s] End delay calculation. (MEM=1186.71 CPU=0:00:00.0 REAL=0:00:00.0)
[04/09 14:43:24     11s] End delay calculation (fullDC). (MEM=1169.18 CPU=0:00:00.2 REAL=0:00:00.0)
[04/09 14:43:24     11s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1169.2M) ***
[04/09 14:43:24     11s] **INFO: Disable pre-place timing setting for timing analysis
[04/09 14:43:24     11s] Set Using Default Delay Limit as 1000.
[04/09 14:43:24     11s] Set Default Net Delay as 1000 ps.
[04/09 14:43:24     11s] Set Default Net Load as 0.5 pF. 
[04/09 14:43:24     11s] **INFO: Pre-place timing setting for timing analysis already disabled
[04/09 14:43:24     11s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1155.0M
[04/09 14:43:24     11s] Deleted 0 physical inst  (cell - / prefix -).
[04/09 14:43:24     11s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1155.0M
[04/09 14:43:24     11s] INFO: #ExclusiveGroups=0
[04/09 14:43:24     11s] INFO: There are no Exclusive Groups.
[04/09 14:43:24     11s] *** Starting "NanoPlace(TM) placement v#2 (mem=1155.0M)" ...
[04/09 14:43:24     11s] Wait...
[04/09 14:43:26     13s] *** Build Buffered Sizing Timing Model
[04/09 14:43:26     13s] (cpu=0:00:01.5 mem=1155.0M) ***
[04/09 14:43:26     13s] *** Build Virtual Sizing Timing Model
[04/09 14:43:26     13s] (cpu=0:00:01.7 mem=1173.0M) ***
[04/09 14:43:26     13s] No user-set net weight.
[04/09 14:43:26     13s] Net fanout histogram:
[04/09 14:43:26     13s] 2		: 340 (52.3%) nets
[04/09 14:43:26     13s] 3		: 206 (31.7%) nets
[04/09 14:43:26     13s] 4     -	14	: 99 (15.2%) nets
[04/09 14:43:26     13s] 15    -	39	: 2 (0.3%) nets
[04/09 14:43:26     13s] 40    -	79	: 1 (0.2%) nets
[04/09 14:43:26     13s] 80    -	159	: 2 (0.3%) nets
[04/09 14:43:26     13s] 160   -	319	: 0 (0.0%) nets
[04/09 14:43:26     13s] 320   -	639	: 0 (0.0%) nets
[04/09 14:43:26     13s] 640   -	1279	: 0 (0.0%) nets
[04/09 14:43:26     13s] 1280  -	2559	: 0 (0.0%) nets
[04/09 14:43:26     13s] 2560  -	5119	: 0 (0.0%) nets
[04/09 14:43:26     13s] 5120+		: 0 (0.0%) nets
[04/09 14:43:26     13s] no activity file in design. spp won't run.
[04/09 14:43:26     13s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpeffort=medium 
[04/09 14:43:26     13s] Scan chains were not defined.
[04/09 14:43:26     13s] #spOpts: N=130 
[04/09 14:43:26     13s] #std cell=600 (0 fixed + 600 movable) #buf cell=0 #inv cell=95 #block=0 (0 floating + 0 preplaced)
[04/09 14:43:26     13s] #ioInst=0 #net=650 #term=2111 #term/net=3.25, #fixedIo=68, #floatIo=0, #fixedPin=68, #floatPin=0
[04/09 14:43:26     13s] stdCell: 600 single + 0 double + 0 multi
[04/09 14:43:26     13s] Total standard cell length = 2.2488 (mm), area = 0.0081 (mm^2)
[04/09 14:43:26     13s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1179.0M
[04/09 14:43:26     13s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1179.0M
[04/09 14:43:26     13s] Core basic site is IBM13SITE
[04/09 14:43:26     13s] Use non-trimmed site array because memory saving is not enough.
[04/09 14:43:26     13s] SiteArray: non-trimmed site array dimensions = 19 x 450
[04/09 14:43:26     13s] SiteArray: use 40,960 bytes
[04/09 14:43:26     13s] SiteArray: current memory after site array memory allocation 1180.0M
[04/09 14:43:26     13s] SiteArray: FP blocked sites are writable
[04/09 14:43:26     13s] Estimated cell power/ground rail width = 0.618 um
[04/09 14:43:26     13s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/09 14:43:26     13s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1180.0M
[04/09 14:43:26     13s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1180.0M
[04/09 14:43:26     13s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.025, MEM:1180.0M
[04/09 14:43:26     13s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.025, MEM:1180.0M
[04/09 14:43:26     13s] OPERPROF: Starting pre-place ADS at level 1, MEM:1180.0M
[04/09 14:43:26     13s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1180.0M
[04/09 14:43:26     13s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1180.0M
[04/09 14:43:26     13s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1180.0M
[04/09 14:43:26     13s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1180.0M
[04/09 14:43:26     13s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1180.0M
[04/09 14:43:26     13s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1180.0M
[04/09 14:43:26     13s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1180.0M
[04/09 14:43:26     13s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1180.0M
[04/09 14:43:26     13s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1180.0M
[04/09 14:43:26     13s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1180.0M
[04/09 14:43:26     13s] ADSU 0.658 -> 0.675
[04/09 14:43:26     13s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.001, MEM:1181.0M
[04/09 14:43:26     13s] Average module density = 0.675.
[04/09 14:43:26     13s] Density for the design = 0.675.
[04/09 14:43:26     13s]        = stdcell_area 5622 sites (8096 um^2) / alloc_area 8334 sites (12001 um^2).
[04/09 14:43:26     13s] Pin Density = 0.2469.
[04/09 14:43:26     13s]             = total # of pins 2111 / total area 8550.
[04/09 14:43:26     13s] OPERPROF: Starting spMPad at level 1, MEM:1181.0M
[04/09 14:43:26     13s] OPERPROF:   Starting spContextMPad at level 2, MEM:1181.0M
[04/09 14:43:26     13s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1181.0M
[04/09 14:43:26     13s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1181.0M
[04/09 14:43:26     13s] Initial padding reaches pin density 0.455 for top
[04/09 14:43:26     13s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 0.650
[04/09 14:43:26     13s] InitPadU 0.675 -> 0.812 for top
[04/09 14:43:26     13s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1181.0M
[04/09 14:43:26     13s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1181.0M
[04/09 14:43:26     13s] === lastAutoLevel = 6 
[04/09 14:43:26     13s] OPERPROF: Starting spInitNetWt at level 1, MEM:1181.0M
[04/09 14:43:26     13s] 0 delay mode for cte enabled initNetWt.
[04/09 14:43:26     13s] no activity file in design. spp won't run.
[04/09 14:43:26     13s] [spp] 0
[04/09 14:43:26     13s] [adp] 0:1:1:3
[04/09 14:43:26     13s] 0 delay mode for cte disabled initNetWt.
[04/09 14:43:26     13s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.030, REAL:0.032, MEM:1190.8M
[04/09 14:43:26     13s] Clock gating cells determined by native netlist tracing.
[04/09 14:43:26     13s] no activity file in design. spp won't run.
[04/09 14:43:26     13s] no activity file in design. spp won't run.
[04/09 14:43:26     13s] OPERPROF: Starting npMain at level 1, MEM:1190.8M
[04/09 14:43:27     13s] OPERPROF:   Starting npPlace at level 2, MEM:1198.8M
[04/09 14:43:27     13s] Iteration  1: Total net bbox = 9.141e+03 (5.71e+03 3.43e+03)
[04/09 14:43:27     13s]               Est.  stn bbox = 1.020e+04 (6.37e+03 3.83e+03)
[04/09 14:43:27     13s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1189.8M
[04/09 14:43:27     13s] Iteration  2: Total net bbox = 9.141e+03 (5.71e+03 3.43e+03)
[04/09 14:43:27     13s]               Est.  stn bbox = 1.020e+04 (6.37e+03 3.83e+03)
[04/09 14:43:27     13s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1189.8M
[04/09 14:43:27     13s] exp_mt_sequential is set from setPlaceMode option to 1
[04/09 14:43:27     13s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[04/09 14:43:27     13s] place_exp_mt_interval set to default 32
[04/09 14:43:27     13s] place_exp_mt_interval_bias (first half) set to default 0.750000
[04/09 14:43:27     13s] Iteration  3: Total net bbox = 6.278e+03 (4.03e+03 2.25e+03)
[04/09 14:43:27     13s]               Est.  stn bbox = 7.836e+03 (5.04e+03 2.79e+03)
[04/09 14:43:27     13s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1189.8M
[04/09 14:43:27     13s] Total number of setup views is 1.
[04/09 14:43:27     13s] Total number of active setup views is 1.
[04/09 14:43:27     13s] Active setup views:
[04/09 14:43:27     13s]     typical
[04/09 14:43:27     13s] Iteration  4: Total net bbox = 7.946e+03 (4.53e+03 3.42e+03)
[04/09 14:43:27     13s]               Est.  stn bbox = 9.646e+03 (5.66e+03 3.99e+03)
[04/09 14:43:27     13s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1190.8M
[04/09 14:43:27     13s] Iteration  5: Total net bbox = 1.003e+04 (5.49e+03 4.53e+03)
[04/09 14:43:27     13s]               Est.  stn bbox = 1.194e+04 (6.70e+03 5.25e+03)
[04/09 14:43:27     13s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1190.8M
[04/09 14:43:27     13s] OPERPROF:   Finished npPlace at level 2, CPU:0.120, REAL:0.120, MEM:1190.8M
[04/09 14:43:27     13s] OPERPROF: Finished npMain at level 1, CPU:0.120, REAL:1.123, MEM:1190.8M
[04/09 14:43:27     13s] OPERPROF: Starting npMain at level 1, MEM:1190.8M
[04/09 14:43:27     13s] OPERPROF:   Starting npPlace at level 2, MEM:1190.8M
[04/09 14:43:27     13s] Iteration  6: Total net bbox = 1.052e+04 (5.75e+03 4.77e+03)
[04/09 14:43:27     13s]               Est.  stn bbox = 1.251e+04 (7.02e+03 5.50e+03)
[04/09 14:43:27     13s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1190.8M
[04/09 14:43:27     13s] Iteration  7: Total net bbox = 1.110e+04 (6.08e+03 5.01e+03)
[04/09 14:43:27     13s]               Est.  stn bbox = 1.311e+04 (7.37e+03 5.74e+03)
[04/09 14:43:27     13s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1190.8M
[04/09 14:43:27     13s] Iteration  8: Total net bbox = 1.165e+04 (6.19e+03 5.46e+03)
[04/09 14:43:27     13s]               Est.  stn bbox = 1.364e+04 (7.45e+03 6.18e+03)
[04/09 14:43:27     13s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1190.8M
[04/09 14:43:27     13s] OPERPROF:   Finished npPlace at level 2, CPU:0.240, REAL:0.226, MEM:1190.8M
[04/09 14:43:27     13s] OPERPROF: Finished npMain at level 1, CPU:0.240, REAL:0.229, MEM:1190.8M
[04/09 14:43:27     13s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1190.8M
[04/09 14:43:27     13s] Starting Early Global Route rough congestion estimation: mem = 1190.8M
[04/09 14:43:27     13s] (I)       Started Loading and Dumping File ( Curr Mem: 1191.82 MB )
[04/09 14:43:27     13s] (I)       Reading DB...
[04/09 14:43:27     13s] (I)       Read data from FE... (mem=1191.8M)
[04/09 14:43:27     13s] (I)       Read nodes and places... (mem=1191.8M)
[04/09 14:43:27     13s] (I)       Done Read nodes and places (cpu=0.000s, mem=1191.8M)
[04/09 14:43:27     13s] (I)       Read nets... (mem=1191.8M)
[04/09 14:43:27     13s] (I)       Done Read nets (cpu=0.000s, mem=1191.8M)
[04/09 14:43:27     13s] (I)       Done Read data from FE (cpu=0.000s, mem=1191.8M)
[04/09 14:43:27     13s] (I)       before initializing RouteDB syMemory usage = 1191.8 MB
[04/09 14:43:27     13s] (I)                              : 2
[04/09 14:43:27     13s] (I)                              : false
[04/09 14:43:27     13s] (I)       Honor MSV route constraint: false
[04/09 14:43:27     13s] (I)       Maximum routing layer  : 3
[04/09 14:43:27     13s] (I)       Minimum routing layer  : 2
[04/09 14:43:27     13s] (I)       Supply scale factor H  : 1.00
[04/09 14:43:27     13s] (I)       Supply scale factor V  : 1.00
[04/09 14:43:27     13s] (I)       Number of tracks used by clock wire: 0
[04/09 14:43:27     13s] (I)       Reverse direction      : 
[04/09 14:43:27     13s] (I)       Honor partition pin guides: true
[04/09 14:43:27     13s] (I)       Only route the nets which are selected in the DB: false
[04/09 14:43:27     13s] (I)       Route secondary PG pins: false
[04/09 14:43:27     13s] (I)       Fanout limit for each secondary PG subnet: 2147483647
[04/09 14:43:27     13s] (I)                              : false
[04/09 14:43:27     13s] (I)                              : true
[04/09 14:43:27     13s] (I)       Number of rows per GCell: 2
[04/09 14:43:27     13s] (I)       Max number of rows per GCell: 32
[04/09 14:43:27     13s] (I)                              : true
[04/09 14:43:27     13s] (I)                              : true
[04/09 14:43:27     13s] (I)                              : true
[04/09 14:43:27     13s] (I)       Layer range of PG stripes to be accessed by secondary PG: 
[04/09 14:43:27     13s] (I)       Honor partition fences for <list_of_ptn_cell_names>.: 
[04/09 14:43:27     13s] (I)       Honor partition fences and single-entry constraint for <list_of_ptn_cell_names>.: 
[04/09 14:43:27     13s] (I)       Honor partition fences with feedthrough for <list_of_ptn_cell_names>.: 
[04/09 14:43:27     13s] (I)       Counted 116 PG shapes. We will not process PG shapes layer by layer.
[04/09 14:43:27     13s] (I)       build grid graph
[04/09 14:43:27     13s] (I)       build grid graph start
[04/09 14:43:27     13s] [NR-eGR] Track table information for default rule: 
[04/09 14:43:27     13s] [NR-eGR] M1 has no routable track
[04/09 14:43:27     13s] [NR-eGR] M2 has single uniform track structure
[04/09 14:43:27     13s] [NR-eGR] M3 has single uniform track structure
[04/09 14:43:27     13s] (I)       build grid graph end
[04/09 14:43:27     13s] (I)       ===========================================================================
[04/09 14:43:27     13s] (I)       == Report All Rule Vias ==
[04/09 14:43:27     13s] (I)       ===========================================================================
[04/09 14:43:27     13s] (I)        Via Rule : (Default)
[04/09 14:43:27     13s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/09 14:43:27     13s] (I)       ---------------------------------------------------------------------------
[04/09 14:43:27     13s] (I)        1    2 : V1_V                       10 : V1_2CUT_E                
[04/09 14:43:27     13s] (I)        2    3 : V2_H                       14 : V2_2CUT_E                
[04/09 14:43:27     13s] (I)        3    4 : VL_H                       18 : VL_2CUT_E                
[04/09 14:43:27     13s] (I)        4    5 : VQ_H                       22 : VQ_2CUT_E                
[04/09 14:43:27     13s] (I)        5   26 : FY_2CUT_E                  26 : FY_2CUT_E                
[04/09 14:43:27     13s] (I)        6   30 : FT_2CUT_E                  30 : FT_2CUT_E                
[04/09 14:43:27     13s] (I)        7   34 : F1_2CUT_E                  34 : F1_2CUT_E                
[04/09 14:43:27     13s] (I)        8    0 : ---                         0 : ---                      
[04/09 14:43:27     13s] (I)       ===========================================================================
[04/09 14:43:27     13s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1191.82 MB )
[04/09 14:43:27     13s] (I)       Num PG vias on layer 1 : 0
[04/09 14:43:27     13s] (I)       Num PG vias on layer 2 : 0
[04/09 14:43:27     13s] (I)       Num PG vias on layer 3 : 0
[04/09 14:43:27     13s] [NR-eGR] Read 64 PG shapes
[04/09 14:43:27     13s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1191.82 MB )
[04/09 14:43:27     13s] [NR-eGR] #Routing Blockages  : 0
[04/09 14:43:27     13s] [NR-eGR] #Instance Blockages : 0
[04/09 14:43:27     13s] [NR-eGR] #PG Blockages       : 64
[04/09 14:43:27     13s] [NR-eGR] #Bump Blockages     : 0
[04/09 14:43:27     13s] [NR-eGR] #Boundary Blockages : 0
[04/09 14:43:27     13s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[04/09 14:43:27     13s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/09 14:43:27     13s] (I)       readDataFromPlaceDB
[04/09 14:43:27     13s] (I)       Read net information..
[04/09 14:43:27     13s] [NR-eGR] Read numTotalNets=650  numIgnoredNets=0
[04/09 14:43:27     13s] (I)       Read testcase time = 0.000 seconds
[04/09 14:43:27     13s] 
[04/09 14:43:27     13s] (I)       early_global_route_priority property id does not exist.
[04/09 14:43:27     13s] (I)       Start initializing grid graph
[04/09 14:43:27     13s] (I)       End initializing grid graph
[04/09 14:43:27     13s] (I)       Model blockages into capacity
[04/09 14:43:27     13s] (I)       Read Num Blocks=64  Num Prerouted Wires=0  Num CS=0
[04/09 14:43:27     13s] (I)       Started Modeling ( Curr Mem: 1191.82 MB )
[04/09 14:43:27     13s] (I)       Started Modeling Layer 1 ( Curr Mem: 1191.82 MB )
[04/09 14:43:27     13s] (I)       Started Modeling Layer 2 ( Curr Mem: 1191.82 MB )
[04/09 14:43:27     13s] (I)       Layer 1 (V) : #blockages 52 : #preroutes 0
[04/09 14:43:27     13s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1191.82 MB )
[04/09 14:43:27     13s] (I)       Started Modeling Layer 3 ( Curr Mem: 1191.82 MB )
[04/09 14:43:27     13s] (I)       Layer 2 (H) : #blockages 12 : #preroutes 0
[04/09 14:43:27     13s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1191.82 MB )
[04/09 14:43:27     13s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1191.82 MB )
[04/09 14:43:27     13s] (I)       Number of ignored nets = 0
[04/09 14:43:27     13s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/09 14:43:27     13s] (I)       Number of clock nets = 1.  Ignored: No
[04/09 14:43:27     13s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/09 14:43:27     13s] (I)       Number of special nets = 0.  Ignored: Yes
[04/09 14:43:27     13s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/09 14:43:27     13s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/09 14:43:27     13s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/09 14:43:27     13s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/09 14:43:27     13s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/09 14:43:27     13s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/09 14:43:27     13s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1191.8 MB
[04/09 14:43:27     13s] (I)       Ndr track 0 does not exist
[04/09 14:43:27     13s] (I)       Layer1  viaCost=200.00
[04/09 14:43:27     13s] (I)       Layer2  viaCost=100.00
[04/09 14:43:27     13s] (I)       ---------------------Grid Graph Info--------------------
[04/09 14:43:27     13s] (I)       Routing area        : (0, 0) - (196800, 85200)
[04/09 14:43:27     13s] (I)       Core area           : (8400, 8400) - (188400, 76800)
[04/09 14:43:27     13s] (I)       Site width          :   400  (dbu)
[04/09 14:43:27     13s] (I)       Row height          :  3600  (dbu)
[04/09 14:43:27     13s] (I)       GCell width         :  7200  (dbu)
[04/09 14:43:27     13s] (I)       GCell height        :  7200  (dbu)
[04/09 14:43:27     13s] (I)       Grid                :    28    12     3
[04/09 14:43:27     13s] (I)       Layer numbers       :     1     2     3
[04/09 14:43:27     13s] (I)       Vertical capacity   :     0  7200     0
[04/09 14:43:27     13s] (I)       Horizontal capacity :     0     0  7200
[04/09 14:43:27     13s] (I)       Default wire width  :   160   200   200
[04/09 14:43:27     13s] (I)       Default wire space  :   160   200   200
[04/09 14:43:27     13s] (I)       Default wire pitch  :   320   400   400
[04/09 14:43:27     13s] (I)       Default pitch size  :   320   400   400
[04/09 14:43:27     13s] (I)       First track coord   :     0   200   200
[04/09 14:43:27     13s] (I)       Num tracks per GCell: 22.50 18.00 18.00
[04/09 14:43:27     13s] (I)       Total num of tracks :     0   492   213
[04/09 14:43:27     13s] (I)       Num of masks        :     1     1     1
[04/09 14:43:27     13s] (I)       Num of trim masks   :     0     0     0
[04/09 14:43:27     13s] (I)       --------------------------------------------------------
[04/09 14:43:27     13s] 
[04/09 14:43:27     13s] [NR-eGR] ============ Routing rule table ============
[04/09 14:43:27     13s] [NR-eGR] Rule id: 0  Nets: 650 
[04/09 14:43:27     13s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/09 14:43:27     13s] (I)       Pitch:  L1=320  L2=400  L3=400
[04/09 14:43:27     13s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[04/09 14:43:27     13s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[04/09 14:43:27     13s] [NR-eGR] ========================================
[04/09 14:43:27     13s] [NR-eGR] 
[04/09 14:43:27     13s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/09 14:43:27     13s] (I)       blocked tracks on layer2 : = 384 / 5904 (6.50%)
[04/09 14:43:27     13s] (I)       blocked tracks on layer3 : = 880 / 5964 (14.76%)
[04/09 14:43:27     13s] (I)       After initializing earlyGlobalRoute syMemory usage = 1191.8 MB
[04/09 14:43:27     13s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1191.82 MB )
[04/09 14:43:27     13s] (I)       ============= Initialization =============
[04/09 14:43:27     13s] (I)       numLocalWires=710  numGlobalNetBranches=240  numLocalNetBranches=116
[04/09 14:43:27     13s] (I)       totalPins=2111  totalGlobalPin=1655 (78.40%)
[04/09 14:43:27     13s] (I)       Started Build MST ( Curr Mem: 1191.82 MB )
[04/09 14:43:27     13s] (I)       Generate topology with single threads
[04/09 14:43:27     13s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1191.82 MB )
[04/09 14:43:27     13s] (I)       total 2D Cap : 10630 = (5096 H, 5534 V)
[04/09 14:43:27     13s] (I)       ============  Phase 1a Route ============
[04/09 14:43:27     13s] (I)       Started Phase 1a ( Curr Mem: 1191.82 MB )
[04/09 14:43:27     13s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1191.82 MB )
[04/09 14:43:27     13s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1191.82 MB )
[04/09 14:43:27     13s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/09 14:43:27     13s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1191.82 MB )
[04/09 14:43:27     13s] (I)       Usage: 1890 = (1001 H, 889 V) = (19.64% H, 16.06% V) = (7.207e+03um H, 6.401e+03um V)
[04/09 14:43:27     13s] (I)       
[04/09 14:43:27     13s] (I)       ============  Phase 1b Route ============
[04/09 14:43:27     13s] (I)       Usage: 1890 = (1001 H, 889 V) = (19.64% H, 16.06% V) = (7.207e+03um H, 6.401e+03um V)
[04/09 14:43:27     13s] (I)       
[04/09 14:43:27     13s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[04/09 14:43:27     13s] 
[04/09 14:43:27     13s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/09 14:43:27     13s] Finished Early Global Route rough congestion estimation: mem = 1191.8M
[04/09 14:43:27     13s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.000, REAL:0.005, MEM:1191.8M
[04/09 14:43:27     13s] earlyGlobalRoute rough estimation gcell size 2 row height
[04/09 14:43:27     13s] OPERPROF: Starting CDPad at level 1, MEM:1191.8M
[04/09 14:43:27     13s] CDPadU 0.812 -> 0.813. R=0.674, N=600
[04/09 14:43:27     13s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.003, MEM:1191.8M
[04/09 14:43:27     13s] OPERPROF: Starting npMain at level 1, MEM:1191.8M
[04/09 14:43:27     13s] OPERPROF:   Starting npPlace at level 2, MEM:1191.8M
[04/09 14:43:27     13s] OPERPROF:   Finished npPlace at level 2, CPU:0.000, REAL:0.001, MEM:1191.8M
[04/09 14:43:27     13s] OPERPROF: Finished npMain at level 1, CPU:0.000, REAL:0.004, MEM:1191.8M
[04/09 14:43:27     13s] Global placement CDP skipped at cutLevel 7.
[04/09 14:43:27     13s] Iteration  9: Total net bbox = 1.202e+04 (6.56e+03 5.46e+03)
[04/09 14:43:27     13s]               Est.  stn bbox = 1.401e+04 (7.83e+03 6.18e+03)
[04/09 14:43:27     13s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1191.8M
[04/09 14:43:27     13s] Iteration 10: Total net bbox = 1.202e+04 (6.56e+03 5.46e+03)
[04/09 14:43:27     13s]               Est.  stn bbox = 1.401e+04 (7.83e+03 6.18e+03)
[04/09 14:43:27     13s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1191.8M
[04/09 14:43:27     13s] [adp] clock
[04/09 14:43:27     13s] [adp] weight, nr nets, wire length
[04/09 14:43:27     13s] [adp]      0        1  243.513000
[04/09 14:43:27     13s] [adp] data
[04/09 14:43:27     13s] [adp] weight, nr nets, wire length
[04/09 14:43:27     13s] [adp]      0      649  11776.016000
[04/09 14:43:27     13s] [adp] 0.000000|0.000000|0.000000
[04/09 14:43:27     13s] Iteration 11: Total net bbox = 1.202e+04 (6.56e+03 5.46e+03)
[04/09 14:43:27     13s]               Est.  stn bbox = 1.401e+04 (7.83e+03 6.18e+03)
[04/09 14:43:27     13s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1191.8M
[04/09 14:43:27     13s] *** cost = 1.202e+04 (6.56e+03 5.46e+03) (cpu for global=0:00:00.4) real=0:00:01.0***
[04/09 14:43:27     13s] Info: 0 clock gating cells identified, 0 (on average) moved 0/2
[04/09 14:43:27     13s] Solver runtime cpu: 0:00:00.4 real: 0:00:00.3
[04/09 14:43:27     13s] Core Placement runtime cpu: 0:00:00.4 real: 0:00:01.0
[04/09 14:43:27     13s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/09 14:43:27     13s] Type 'man IMPSP-9025' for more detail.
[04/09 14:43:27     13s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1191.8M
[04/09 14:43:27     13s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1191.8M
[04/09 14:43:27     13s] #spOpts: N=130 mergeVia=F 
[04/09 14:43:27     13s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1191.8M
[04/09 14:43:27     13s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1191.8M
[04/09 14:43:27     13s] Core basic site is IBM13SITE
[04/09 14:43:27     13s] SiteArray: non-trimmed site array dimensions = 19 x 450
[04/09 14:43:27     13s] SiteArray: use 40,960 bytes
[04/09 14:43:27     13s] SiteArray: current memory after site array memory allocation 1191.8M
[04/09 14:43:27     13s] SiteArray: FP blocked sites are writable
[04/09 14:43:27     13s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/09 14:43:27     13s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1191.8M
[04/09 14:43:27     13s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1191.8M
[04/09 14:43:27     13s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.020, REAL:0.025, MEM:1191.8M
[04/09 14:43:27     13s] OPERPROF:       Starting CMU at level 4, MEM:1191.8M
[04/09 14:43:27     13s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1191.8M
[04/09 14:43:27     13s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.026, MEM:1191.8M
[04/09 14:43:27     13s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1191.8MB).
[04/09 14:43:27     13s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.028, MEM:1191.8M
[04/09 14:43:27     13s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.028, MEM:1191.8M
[04/09 14:43:27     13s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.10941.1
[04/09 14:43:27     13s] OPERPROF: Starting RefinePlace at level 1, MEM:1191.8M
[04/09 14:43:27     13s] *** Starting refinePlace (0:00:13.7 mem=1191.8M) ***
[04/09 14:43:27     13s] Total net bbox length = 1.202e+04 (6.560e+03 5.460e+03) (ext = 2.036e+03)
[04/09 14:43:27     13s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 14:43:27     13s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1191.8M
[04/09 14:43:27     13s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1191.8M
[04/09 14:43:27     13s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1191.8M
[04/09 14:43:27     13s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1191.8M
[04/09 14:43:27     13s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1191.8M
[04/09 14:43:27     13s] Starting refinePlace ...
[04/09 14:43:27     13s] ** Cut row section cpu time 0:00:00.0.
[04/09 14:43:27     13s]    Spread Effort: high, standalone mode, useDDP on.
[04/09 14:43:27     13s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1192.8MB) @(0:00:13.7 - 0:00:13.7).
[04/09 14:43:27     13s] Move report: preRPlace moves 600 insts, mean move: 1.14 um, max move: 4.02 um
[04/09 14:43:27     13s] 	Max move on inst (U690): (13.18, 49.60) --> (15.20, 51.60)
[04/09 14:43:27     13s] 	Length: 4 sites, height: 1 rows, site name: IBM13SITE, cell type: NAND2X1TS
[04/09 14:43:27     13s] wireLenOptFixPriorityInst 0 inst fixed
[04/09 14:43:27     13s] Placement tweakage begins.
[04/09 14:43:27     13s] wire length = 1.476e+04
[04/09 14:43:27     13s] wire length = 1.394e+04
[04/09 14:43:27     13s] Placement tweakage ends.
[04/09 14:43:27     13s] Move report: tweak moves 103 insts, mean move: 3.64 um, max move: 17.60 um
[04/09 14:43:27     13s] 	Max move on inst (U394): (43.60, 51.60) --> (26.00, 51.60)
[04/09 14:43:27     13s] 
[04/09 14:43:27     13s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[04/09 14:43:27     13s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 14:43:27     13s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1192.8MB) @(0:00:13.7 - 0:00:13.8).
[04/09 14:43:27     13s] Move report: Detail placement moves 600 insts, mean move: 1.61 um, max move: 18.21 um
[04/09 14:43:27     13s] 	Max move on inst (U394): (43.48, 52.33) --> (26.00, 51.60)
[04/09 14:43:27     13s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1192.8MB
[04/09 14:43:27     13s] Statistics of distance of Instance movement in refine placement:
[04/09 14:43:27     13s]   maximum (X+Y) =        18.21 um
[04/09 14:43:27     13s]   inst (U394) with max move: (43.483, 52.326) -> (26, 51.6)
[04/09 14:43:27     13s]   mean    (X+Y) =         1.61 um
[04/09 14:43:27     13s] Summary Report:
[04/09 14:43:27     13s] Instances move: 600 (out of 600 movable)
[04/09 14:43:27     13s] Instances flipped: 0
[04/09 14:43:27     13s] Mean displacement: 1.61 um
[04/09 14:43:27     13s] Max displacement: 18.21 um (Instance: U394) (43.483, 52.326) -> (26, 51.6)
[04/09 14:43:27     13s] 	Length: 8 sites, height: 1 rows, site name: IBM13SITE, cell type: XNOR2X1TS
[04/09 14:43:27     13s] Total instances moved : 600
[04/09 14:43:27     13s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.040, REAL:0.035, MEM:1192.8M
[04/09 14:43:27     13s] Total net bbox length = 1.169e+04 (6.037e+03 5.652e+03) (ext = 2.038e+03)
[04/09 14:43:27     13s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1192.8MB
[04/09 14:43:27     13s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1192.8MB) @(0:00:13.7 - 0:00:13.8).
[04/09 14:43:27     13s] *** Finished refinePlace (0:00:13.8 mem=1192.8M) ***
[04/09 14:43:27     13s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.10941.1
[04/09 14:43:27     13s] OPERPROF: Finished RefinePlace at level 1, CPU:0.040, REAL:0.037, MEM:1192.8M
[04/09 14:43:27     13s] *** End of Placement (cpu=0:00:02.2, real=0:00:03.0, mem=1192.8M) ***
[04/09 14:43:27     13s] #spOpts: N=130 mergeVia=F 
[04/09 14:43:27     13s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1192.8M
[04/09 14:43:27     13s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1192.8M
[04/09 14:43:27     13s] Core basic site is IBM13SITE
[04/09 14:43:27     13s] SiteArray: non-trimmed site array dimensions = 19 x 450
[04/09 14:43:27     13s] SiteArray: use 40,960 bytes
[04/09 14:43:27     13s] SiteArray: current memory after site array memory allocation 1192.8M
[04/09 14:43:27     13s] SiteArray: FP blocked sites are writable
[04/09 14:43:27     13s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/09 14:43:27     13s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1192.8M
[04/09 14:43:27     13s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1192.8M
[04/09 14:43:27     13s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.025, MEM:1192.8M
[04/09 14:43:27     13s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.025, MEM:1192.8M
[04/09 14:43:27     13s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1192.8M
[04/09 14:43:27     13s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.000, MEM:1192.8M
[04/09 14:43:27     13s] default core: bins with density > 0.750 =  0.00 % ( 0 / 10 )
[04/09 14:43:27     13s] Density distribution unevenness ratio = 4.138%
[04/09 14:43:27     13s] *** Free Virtual Timing Model ...(mem=1192.8M)
[04/09 14:43:27     13s] **INFO: Enable pre-place timing setting for timing analysis
[04/09 14:43:27     13s] Set Using Default Delay Limit as 101.
[04/09 14:43:27     13s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/09 14:43:27     13s] Set Default Net Delay as 0 ps.
[04/09 14:43:27     13s] Set Default Net Load as 0 pF. 
[04/09 14:43:27     13s] **INFO: Analyzing IO path groups for slack adjustment
[04/09 14:43:28     13s] Effort level <high> specified for reg2reg_tmp.10941 path_group
[04/09 14:43:28     13s] #################################################################################
[04/09 14:43:28     13s] # Design Stage: PreRoute
[04/09 14:43:28     13s] # Design Name: PE
[04/09 14:43:28     13s] # Design Mode: 130nm
[04/09 14:43:28     13s] # Analysis Mode: MMMC Non-OCV 
[04/09 14:43:28     13s] # Parasitics Mode: No SPEF/RCDB
[04/09 14:43:28     13s] # Signoff Settings: SI Off 
[04/09 14:43:28     13s] #################################################################################
[04/09 14:43:28     13s] AAE_INFO: 1 threads acquired from CTE.
[04/09 14:43:28     13s] Calculate delays in Single mode...
[04/09 14:43:28     13s] Topological Sorting (REAL = 0:00:00.0, MEM = 1207.0M, InitMEM = 1207.0M)
[04/09 14:43:28     13s] Start delay calculation (fullDC) (1 T). (MEM=1206.98)
[04/09 14:43:28     13s] End AAE Lib Interpolated Model. (MEM=1206.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 14:43:28     13s] Total number of fetched objects 709
[04/09 14:43:28     13s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 14:43:28     13s] End delay calculation. (MEM=1286.68 CPU=0:00:00.0 REAL=0:00:00.0)
[04/09 14:43:28     13s] End delay calculation (fullDC). (MEM=1286.68 CPU=0:00:00.2 REAL=0:00:00.0)
[04/09 14:43:28     13s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1286.7M) ***
[04/09 14:43:28     13s] **INFO: Disable pre-place timing setting for timing analysis
[04/09 14:43:28     14s] Set Using Default Delay Limit as 1000.
[04/09 14:43:28     14s] Set Default Net Delay as 1000 ps.
[04/09 14:43:28     14s] Set Default Net Load as 0.5 pF. 
[04/09 14:43:28     14s] 
[04/09 14:43:28     14s] Starting congestion repair ...
[04/09 14:43:28     14s] User Input Parameters:
[04/09 14:43:28     14s] - Congestion Driven    : On
[04/09 14:43:28     14s] - Timing Driven        : Off
[04/09 14:43:28     14s] - Area-Violation Based : On
[04/09 14:43:28     14s] - Start Rollback Level : -5
[04/09 14:43:28     14s] - Legalized            : On
[04/09 14:43:28     14s] - Window Based         : Off
[04/09 14:43:28     14s] - eDen incr mode       : Off
[04/09 14:43:28     14s] 
[04/09 14:43:28     14s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1272.5M
[04/09 14:43:28     14s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.001, MEM:1272.5M
[04/09 14:43:28     14s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1272.5M
[04/09 14:43:28     14s] Starting Early Global Route congestion estimation: mem = 1272.5M
[04/09 14:43:28     14s] (I)       Started Loading and Dumping File ( Curr Mem: 1272.48 MB )
[04/09 14:43:28     14s] (I)       Reading DB...
[04/09 14:43:28     14s] (I)       Read data from FE... (mem=1272.5M)
[04/09 14:43:28     14s] (I)       Read nodes and places... (mem=1272.5M)
[04/09 14:43:28     14s] (I)       Done Read nodes and places (cpu=0.000s, mem=1272.5M)
[04/09 14:43:28     14s] (I)       Read nets... (mem=1272.5M)
[04/09 14:43:28     14s] (I)       Done Read nets (cpu=0.000s, mem=1272.5M)
[04/09 14:43:28     14s] (I)       Done Read data from FE (cpu=0.000s, mem=1272.5M)
[04/09 14:43:28     14s] (I)       before initializing RouteDB syMemory usage = 1272.5 MB
[04/09 14:43:28     14s] (I)       Honor MSV route constraint: false
[04/09 14:43:28     14s] (I)       Maximum routing layer  : 3
[04/09 14:43:28     14s] (I)       Minimum routing layer  : 2
[04/09 14:43:28     14s] (I)       Supply scale factor H  : 1.00
[04/09 14:43:28     14s] (I)       Supply scale factor V  : 1.00
[04/09 14:43:28     14s] (I)       Number of tracks used by clock wire: 0
[04/09 14:43:28     14s] (I)       Reverse direction      : 
[04/09 14:43:28     14s] (I)       Honor partition pin guides: true
[04/09 14:43:28     14s] (I)       Only route the nets which are selected in the DB: false
[04/09 14:43:28     14s] (I)       Route secondary PG pins: false
[04/09 14:43:28     14s] (I)       Fanout limit for each secondary PG subnet: 2147483647
[04/09 14:43:28     14s] (I)                              : true
[04/09 14:43:28     14s] (I)                              : true
[04/09 14:43:28     14s] (I)                              : true
[04/09 14:43:28     14s] (I)       Layer range of PG stripes to be accessed by secondary PG: 
[04/09 14:43:28     14s] (I)       Honor partition fences for <list_of_ptn_cell_names>.: 
[04/09 14:43:28     14s] (I)       Honor partition fences and single-entry constraint for <list_of_ptn_cell_names>.: 
[04/09 14:43:28     14s] (I)       Honor partition fences with feedthrough for <list_of_ptn_cell_names>.: 
[04/09 14:43:28     14s] (I)       Counted 116 PG shapes. We will not process PG shapes layer by layer.
[04/09 14:43:28     14s] (I)       build grid graph
[04/09 14:43:28     14s] (I)       build grid graph start
[04/09 14:43:28     14s] [NR-eGR] Track table information for default rule: 
[04/09 14:43:28     14s] [NR-eGR] M1 has no routable track
[04/09 14:43:28     14s] [NR-eGR] M2 has single uniform track structure
[04/09 14:43:28     14s] [NR-eGR] M3 has single uniform track structure
[04/09 14:43:28     14s] (I)       build grid graph end
[04/09 14:43:28     14s] (I)       ===========================================================================
[04/09 14:43:28     14s] (I)       == Report All Rule Vias ==
[04/09 14:43:28     14s] (I)       ===========================================================================
[04/09 14:43:28     14s] (I)        Via Rule : (Default)
[04/09 14:43:28     14s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/09 14:43:28     14s] (I)       ---------------------------------------------------------------------------
[04/09 14:43:28     14s] (I)        1    2 : V1_V                       10 : V1_2CUT_E                
[04/09 14:43:28     14s] (I)        2    3 : V2_H                       14 : V2_2CUT_E                
[04/09 14:43:28     14s] (I)        3    4 : VL_H                       18 : VL_2CUT_E                
[04/09 14:43:28     14s] (I)        4    5 : VQ_H                       22 : VQ_2CUT_E                
[04/09 14:43:28     14s] (I)        5   26 : FY_2CUT_E                  26 : FY_2CUT_E                
[04/09 14:43:28     14s] (I)        6   30 : FT_2CUT_E                  30 : FT_2CUT_E                
[04/09 14:43:28     14s] (I)        7   34 : F1_2CUT_E                  34 : F1_2CUT_E                
[04/09 14:43:28     14s] (I)        8    0 : ---                         0 : ---                      
[04/09 14:43:28     14s] (I)       ===========================================================================
[04/09 14:43:28     14s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1272.48 MB )
[04/09 14:43:28     14s] (I)       Num PG vias on layer 1 : 0
[04/09 14:43:28     14s] (I)       Num PG vias on layer 2 : 0
[04/09 14:43:28     14s] (I)       Num PG vias on layer 3 : 0
[04/09 14:43:28     14s] [NR-eGR] Read 64 PG shapes
[04/09 14:43:28     14s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1272.48 MB )
[04/09 14:43:28     14s] [NR-eGR] #Routing Blockages  : 0
[04/09 14:43:28     14s] [NR-eGR] #Instance Blockages : 0
[04/09 14:43:28     14s] [NR-eGR] #PG Blockages       : 64
[04/09 14:43:28     14s] [NR-eGR] #Bump Blockages     : 0
[04/09 14:43:28     14s] [NR-eGR] #Boundary Blockages : 0
[04/09 14:43:28     14s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[04/09 14:43:28     14s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/09 14:43:28     14s] (I)       readDataFromPlaceDB
[04/09 14:43:28     14s] (I)       Read net information..
[04/09 14:43:28     14s] [NR-eGR] Read numTotalNets=650  numIgnoredNets=0
[04/09 14:43:28     14s] (I)       Read testcase time = 0.000 seconds
[04/09 14:43:28     14s] 
[04/09 14:43:28     14s] (I)       early_global_route_priority property id does not exist.
[04/09 14:43:28     14s] (I)       Start initializing grid graph
[04/09 14:43:28     14s] (I)       End initializing grid graph
[04/09 14:43:28     14s] (I)       Model blockages into capacity
[04/09 14:43:28     14s] (I)       Read Num Blocks=64  Num Prerouted Wires=0  Num CS=0
[04/09 14:43:28     14s] (I)       Started Modeling ( Curr Mem: 1272.48 MB )
[04/09 14:43:28     14s] (I)       Started Modeling Layer 1 ( Curr Mem: 1272.48 MB )
[04/09 14:43:28     14s] (I)       Started Modeling Layer 2 ( Curr Mem: 1272.48 MB )
[04/09 14:43:28     14s] (I)       Layer 1 (V) : #blockages 52 : #preroutes 0
[04/09 14:43:28     14s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1272.48 MB )
[04/09 14:43:28     14s] (I)       Started Modeling Layer 3 ( Curr Mem: 1272.48 MB )
[04/09 14:43:28     14s] (I)       Layer 2 (H) : #blockages 12 : #preroutes 0
[04/09 14:43:28     14s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1272.48 MB )
[04/09 14:43:28     14s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1272.48 MB )
[04/09 14:43:28     14s] (I)       Number of ignored nets = 0
[04/09 14:43:28     14s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/09 14:43:28     14s] (I)       Number of clock nets = 1.  Ignored: No
[04/09 14:43:28     14s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/09 14:43:28     14s] (I)       Number of special nets = 0.  Ignored: Yes
[04/09 14:43:28     14s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/09 14:43:28     14s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/09 14:43:28     14s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/09 14:43:28     14s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/09 14:43:28     14s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/09 14:43:28     14s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/09 14:43:28     14s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1272.5 MB
[04/09 14:43:28     14s] (I)       Ndr track 0 does not exist
[04/09 14:43:28     14s] (I)       Layer1  viaCost=200.00
[04/09 14:43:28     14s] (I)       Layer2  viaCost=100.00
[04/09 14:43:28     14s] (I)       ---------------------Grid Graph Info--------------------
[04/09 14:43:28     14s] (I)       Routing area        : (0, 0) - (196800, 85200)
[04/09 14:43:28     14s] (I)       Core area           : (8400, 8400) - (188400, 76800)
[04/09 14:43:28     14s] (I)       Site width          :   400  (dbu)
[04/09 14:43:28     14s] (I)       Row height          :  3600  (dbu)
[04/09 14:43:28     14s] (I)       GCell width         :  3600  (dbu)
[04/09 14:43:28     14s] (I)       GCell height        :  3600  (dbu)
[04/09 14:43:28     14s] (I)       Grid                :    55    24     3
[04/09 14:43:28     14s] (I)       Layer numbers       :     1     2     3
[04/09 14:43:28     14s] (I)       Vertical capacity   :     0  3600     0
[04/09 14:43:28     14s] (I)       Horizontal capacity :     0     0  3600
[04/09 14:43:28     14s] (I)       Default wire width  :   160   200   200
[04/09 14:43:28     14s] (I)       Default wire space  :   160   200   200
[04/09 14:43:28     14s] (I)       Default wire pitch  :   320   400   400
[04/09 14:43:28     14s] (I)       Default pitch size  :   320   400   400
[04/09 14:43:28     14s] (I)       First track coord   :     0   200   200
[04/09 14:43:28     14s] (I)       Num tracks per GCell: 11.25  9.00  9.00
[04/09 14:43:28     14s] (I)       Total num of tracks :     0   492   213
[04/09 14:43:28     14s] (I)       Num of masks        :     1     1     1
[04/09 14:43:28     14s] (I)       Num of trim masks   :     0     0     0
[04/09 14:43:28     14s] (I)       --------------------------------------------------------
[04/09 14:43:28     14s] 
[04/09 14:43:28     14s] [NR-eGR] ============ Routing rule table ============
[04/09 14:43:28     14s] [NR-eGR] Rule id: 0  Nets: 650 
[04/09 14:43:28     14s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/09 14:43:28     14s] (I)       Pitch:  L1=320  L2=400  L3=400
[04/09 14:43:28     14s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[04/09 14:43:28     14s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[04/09 14:43:28     14s] [NR-eGR] ========================================
[04/09 14:43:28     14s] [NR-eGR] 
[04/09 14:43:28     14s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/09 14:43:28     14s] (I)       blocked tracks on layer2 : = 752 / 11808 (6.37%)
[04/09 14:43:28     14s] (I)       blocked tracks on layer3 : = 1744 / 11715 (14.89%)
[04/09 14:43:28     14s] (I)       After initializing earlyGlobalRoute syMemory usage = 1272.5 MB
[04/09 14:43:28     14s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1272.48 MB )
[04/09 14:43:28     14s] (I)       Started Global Routing ( Curr Mem: 1272.48 MB )
[04/09 14:43:28     14s] (I)       ============= Initialization =============
[04/09 14:43:28     14s] (I)       totalPins=2111  totalGlobalPin=2009 (95.17%)
[04/09 14:43:28     14s] (I)       Started Build MST ( Curr Mem: 1272.48 MB )
[04/09 14:43:28     14s] (I)       Generate topology with single threads
[04/09 14:43:28     14s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1272.48 MB )
[04/09 14:43:28     14s] (I)       total 2D Cap : 21077 = (9996 H, 11081 V)
[04/09 14:43:28     14s] [NR-eGR] Layer group 1: route 650 net(s) in layer range [2, 3]
[04/09 14:43:28     14s] (I)       ============  Phase 1a Route ============
[04/09 14:43:28     14s] (I)       Started Phase 1a ( Curr Mem: 1272.48 MB )
[04/09 14:43:28     14s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1272.48 MB )
[04/09 14:43:28     14s] (I)       Usage: 3692 = (1877 H, 1815 V) = (18.78% H, 16.38% V) = (6.757e+03um H, 6.534e+03um V)
[04/09 14:43:28     14s] (I)       
[04/09 14:43:28     14s] (I)       ============  Phase 1b Route ============
[04/09 14:43:28     14s] (I)       Usage: 3692 = (1877 H, 1815 V) = (18.78% H, 16.38% V) = (6.757e+03um H, 6.534e+03um V)
[04/09 14:43:28     14s] (I)       
[04/09 14:43:28     14s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.329120e+04um
[04/09 14:43:28     14s] (I)       ============  Phase 1c Route ============
[04/09 14:43:28     14s] (I)       Usage: 3692 = (1877 H, 1815 V) = (18.78% H, 16.38% V) = (6.757e+03um H, 6.534e+03um V)
[04/09 14:43:28     14s] (I)       
[04/09 14:43:28     14s] (I)       ============  Phase 1d Route ============
[04/09 14:43:28     14s] (I)       Usage: 3692 = (1877 H, 1815 V) = (18.78% H, 16.38% V) = (6.757e+03um H, 6.534e+03um V)
[04/09 14:43:28     14s] (I)       
[04/09 14:43:28     14s] (I)       ============  Phase 1e Route ============
[04/09 14:43:28     14s] (I)       Started Phase 1e ( Curr Mem: 1272.48 MB )
[04/09 14:43:28     14s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1272.48 MB )
[04/09 14:43:28     14s] (I)       Usage: 3692 = (1877 H, 1815 V) = (18.78% H, 16.38% V) = (6.757e+03um H, 6.534e+03um V)
[04/09 14:43:28     14s] (I)       
[04/09 14:43:28     14s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.329120e+04um
[04/09 14:43:28     14s] [NR-eGR] 
[04/09 14:43:28     14s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1272.48 MB )
[04/09 14:43:28     14s] (I)       Run Multi-thread layer assignment with 1 threads
[04/09 14:43:28     14s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1272.48 MB )
[04/09 14:43:28     14s] (I)       ============  Phase 1l Route ============
[04/09 14:43:28     14s] (I)       
[04/09 14:43:28     14s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/09 14:43:28     14s] [NR-eGR]                        OverCon            
[04/09 14:43:28     14s] [NR-eGR]                         #Gcell     %Gcell
[04/09 14:43:28     14s] [NR-eGR]       Layer                (0)    OverCon 
[04/09 14:43:28     14s] [NR-eGR] ----------------------------------------------
[04/09 14:43:28     14s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[04/09 14:43:28     14s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[04/09 14:43:28     14s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[04/09 14:43:28     14s] [NR-eGR] ----------------------------------------------
[04/09 14:43:28     14s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[04/09 14:43:28     14s] [NR-eGR] 
[04/09 14:43:28     14s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1272.48 MB )
[04/09 14:43:28     14s] (I)       total 2D Cap : 21097 = (10006 H, 11091 V)
[04/09 14:43:28     14s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/09 14:43:28     14s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[04/09 14:43:28     14s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1272.5M
[04/09 14:43:28     14s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.010, REAL:0.005, MEM:1272.5M
[04/09 14:43:28     14s] OPERPROF: Starting HotSpotCal at level 1, MEM:1272.5M
[04/09 14:43:28     14s] [hotspot] +------------+---------------+---------------+
[04/09 14:43:28     14s] [hotspot] |            |   max hotspot | total hotspot |
[04/09 14:43:28     14s] [hotspot] +------------+---------------+---------------+
[04/09 14:43:28     14s] [hotspot] | normalized |          0.00 |          0.00 |
[04/09 14:43:28     14s] [hotspot] +------------+---------------+---------------+
[04/09 14:43:28     14s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/09 14:43:28     14s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/09 14:43:28     14s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1272.5M
[04/09 14:43:28     14s] 
[04/09 14:43:28     14s] === incrementalPlace Internal Loop 1 ===
[04/09 14:43:28     14s] Skipped repairing congestion.
[04/09 14:43:28     14s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1272.5M
[04/09 14:43:28     14s] Starting Early Global Route wiring: mem = 1272.5M
[04/09 14:43:28     14s] (I)       ============= track Assignment ============
[04/09 14:43:28     14s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1272.48 MB )
[04/09 14:43:28     14s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1272.48 MB )
[04/09 14:43:28     14s] (I)       Started Greedy Track Assignment ( Curr Mem: 1272.48 MB )
[04/09 14:43:28     14s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[04/09 14:43:28     14s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1272.48 MB )
[04/09 14:43:28     14s] (I)       Run Multi-thread track assignment
[04/09 14:43:28     14s] (I)       Finished Greedy Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1272.48 MB )
[04/09 14:43:28     14s] [NR-eGR] --------------------------------------------------------------------------
[04/09 14:43:28     14s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 2043
[04/09 14:43:28     14s] [NR-eGR]     M2  (2V) length: 7.040830e+03um, number of vias: 2988
[04/09 14:43:28     14s] [NR-eGR]     M3  (3H) length: 7.041200e+03um, number of vias: 0
[04/09 14:43:28     14s] [NR-eGR] Total length: 1.408203e+04um, number of vias: 5031
[04/09 14:43:28     14s] [NR-eGR] --------------------------------------------------------------------------
[04/09 14:43:28     14s] [NR-eGR] Total eGR-routed clock nets wire length: 7.208000e+02um 
[04/09 14:43:28     14s] [NR-eGR] --------------------------------------------------------------------------
[04/09 14:43:28     14s] Early Global Route wiring runtime: 0.00 seconds, mem = 1272.5M
[04/09 14:43:28     14s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.000, REAL:0.005, MEM:1272.5M
[04/09 14:43:28     14s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[04/09 14:43:28     14s] *** Finishing placeDesign default flow ***
[04/09 14:43:28     14s] **placeDesign ... cpu = 0: 0: 4, real = 0: 0: 5, mem = 1207.5M **
[04/09 14:43:28     14s] 
[04/09 14:43:28     14s] *** Summary of all messages that are not suppressed in this session:
[04/09 14:43:28     14s] Severity  ID               Count  Summary                                  
[04/09 14:43:28     14s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[04/09 14:43:28     14s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[04/09 14:43:28     14s] *** Message Summary: 3 warning(s), 0 error(s)
[04/09 14:43:28     14s] 
[04/09 14:43:28     14s] <CMD> globalNetConnect VDD -type tiehi -inst * -verbose
[04/09 14:43:28     14s] <CMD> globalNetConnect VSS -type tielo -inst * -verbose
[04/09 14:43:28     14s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[04/09 14:43:28     14s] 0 new pwr-pin connection was made to global net 'VDD'.
[04/09 14:43:28     14s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[04/09 14:43:28     14s] 0 new gnd-pin connection was made to global net 'VSS'.
[04/09 14:43:28     14s] <CMD> redraw
[04/09 14:43:28     14s] <CMD> checkPlace
[04/09 14:43:28     14s] OPERPROF: Starting checkPlace at level 1, MEM:1207.5M
[04/09 14:43:28     14s] #spOpts: N=130 
[04/09 14:43:28     14s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1207.5M
[04/09 14:43:28     14s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1207.5M
[04/09 14:43:28     14s] Core basic site is IBM13SITE
[04/09 14:43:28     14s] SiteArray: non-trimmed site array dimensions = 19 x 450
[04/09 14:43:28     14s] SiteArray: use 40,960 bytes
[04/09 14:43:28     14s] SiteArray: current memory after site array memory allocation 1207.5M
[04/09 14:43:28     14s] SiteArray: FP blocked sites are writable
[04/09 14:43:28     14s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/09 14:43:28     14s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1207.5M
[04/09 14:43:28     14s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1207.5M
[04/09 14:43:28     14s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.025, MEM:1207.5M
[04/09 14:43:28     14s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.025, MEM:1207.5M
[04/09 14:43:28     14s] Begin checking placement ... (start mem=1207.5M, init mem=1207.5M)
[04/09 14:43:28     14s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1207.5M
[04/09 14:43:28     14s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1207.5M
[04/09 14:43:28     14s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1207.5M
[04/09 14:43:28     14s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1207.5M
[04/09 14:43:28     14s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1207.5M
[04/09 14:43:28     14s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.010, REAL:0.001, MEM:1207.5M
[04/09 14:43:28     14s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1207.5M
[04/09 14:43:28     14s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1207.5M
[04/09 14:43:28     14s] *info: Placed = 600           
[04/09 14:43:28     14s] *info: Unplaced = 0           
[04/09 14:43:28     14s] Placement Density:65.75%(8096/12312)
[04/09 14:43:28     14s] Placement Density (including fixed std cells):65.75%(8096/12312)
[04/09 14:43:28     14s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1207.5M)
[04/09 14:43:28     14s] OPERPROF: Finished checkPlace at level 1, CPU:0.030, REAL:0.032, MEM:1207.5M
[04/09 14:43:34     14s] invalid command name "buildTimingGraphoptDesign"
[04/09 14:43:42     15s] <CMD> optDesign -preCTS
[04/09 14:43:42     15s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 839.5M, totSessionCpu=0:00:15 **
[04/09 14:43:42     15s] Executing: place_opt_design -opt
[04/09 14:43:42     15s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[04/09 14:43:42     15s] *** Starting GigaPlace ***
[04/09 14:43:42     15s] **INFO: user set placement options
[04/09 14:43:42     15s] setPlaceMode -place_global_cong_effort high -timingDriven true
[04/09 14:43:42     15s] **INFO: user set opt options
[04/09 14:43:42     15s] setOptMode -effort high -fixFanoutLoad true -moveInst true -reclaimArea true
[04/09 14:43:42     15s] #optDebug: fT-E <X 2 3 1 0>
[04/09 14:43:42     15s] OPERPROF: Starting DPlace-Init at level 1, MEM:1208.7M
[04/09 14:43:42     15s] #spOpts: N=130 
[04/09 14:43:42     15s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1208.7M
[04/09 14:43:42     15s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1208.7M
[04/09 14:43:42     15s] Core basic site is IBM13SITE
[04/09 14:43:42     15s] SiteArray: non-trimmed site array dimensions = 19 x 450
[04/09 14:43:42     15s] SiteArray: use 40,960 bytes
[04/09 14:43:42     15s] SiteArray: current memory after site array memory allocation 1208.7M
[04/09 14:43:42     15s] SiteArray: FP blocked sites are writable
[04/09 14:43:42     15s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/09 14:43:42     15s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1208.7M
[04/09 14:43:42     15s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1208.7M
[04/09 14:43:42     15s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.025, MEM:1208.7M
[04/09 14:43:42     15s] OPERPROF:     Starting CMU at level 3, MEM:1208.7M
[04/09 14:43:42     15s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1208.7M
[04/09 14:43:42     15s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.026, MEM:1208.7M
[04/09 14:43:42     15s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1208.7MB).
[04/09 14:43:42     15s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.028, MEM:1208.7M
[04/09 14:43:42     15s] VSMManager cleared!
[04/09 14:43:42     15s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 839.9M, totSessionCpu=0:00:16 **
[04/09 14:43:42     15s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/09 14:43:42     15s] GigaOpt running with 1 threads.
[04/09 14:43:42     15s] Info: 1 threads available for lower-level modules during optimization.
[04/09 14:43:42     15s] OPERPROF: Starting DPlace-Init at level 1, MEM:1208.7M
[04/09 14:43:42     15s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[04/09 14:43:42     15s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1208.7M
[04/09 14:43:42     15s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1208.7M
[04/09 14:43:42     15s] Core basic site is IBM13SITE
[04/09 14:43:42     15s] SiteArray: non-trimmed site array dimensions = 19 x 450
[04/09 14:43:42     15s] SiteArray: use 40,960 bytes
[04/09 14:43:42     15s] SiteArray: current memory after site array memory allocation 1208.7M
[04/09 14:43:42     15s] SiteArray: FP blocked sites are writable
[04/09 14:43:42     15s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/09 14:43:42     15s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1208.7M
[04/09 14:43:42     15s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1208.7M
[04/09 14:43:42     15s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.025, MEM:1208.7M
[04/09 14:43:42     15s] OPERPROF:     Starting CMU at level 3, MEM:1208.7M
[04/09 14:43:42     15s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1208.7M
[04/09 14:43:42     15s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.025, MEM:1208.7M
[04/09 14:43:42     15s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1208.7MB).
[04/09 14:43:42     15s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.027, MEM:1208.7M
[04/09 14:43:42     15s] Creating Cell Server ...(0, 0, 0, 0)
[04/09 14:43:42     15s] Summary for sequential cells identification: 
[04/09 14:43:42     15s]   Identified SBFF number: 120
[04/09 14:43:42     15s]   Identified MBFF number: 0
[04/09 14:43:42     15s]   Identified SB Latch number: 0
[04/09 14:43:42     15s]   Identified MB Latch number: 0
[04/09 14:43:42     15s]   Not identified SBFF number: 0
[04/09 14:43:42     15s]   Not identified MBFF number: 0
[04/09 14:43:42     15s]   Not identified SB Latch number: 0
[04/09 14:43:42     15s]   Not identified MB Latch number: 0
[04/09 14:43:42     15s]   Number of sequential cells which are not FFs: 34
[04/09 14:43:42     15s]  Visiting view : typical
[04/09 14:43:42     15s]    : PowerDomain = none : Weighted F : unweighted  = 55.60 (1.000) with rcCorner = 0
[04/09 14:43:42     15s]    : PowerDomain = none : Weighted F : unweighted  = 49.60 (1.000) with rcCorner = -1
[04/09 14:43:42     15s]  Visiting view : typical
[04/09 14:43:42     15s]    : PowerDomain = none : Weighted F : unweighted  = 55.60 (1.000) with rcCorner = 0
[04/09 14:43:42     15s]    : PowerDomain = none : Weighted F : unweighted  = 49.60 (1.000) with rcCorner = -1
[04/09 14:43:42     15s]  Setting StdDelay to 55.60
[04/09 14:43:42     15s] Creating Cell Server, finished. 
[04/09 14:43:42     15s] 
[04/09 14:43:42     15s] LayerId::1 widthSet size::1
[04/09 14:43:42     15s] LayerId::2 widthSet size::1
[04/09 14:43:42     15s] LayerId::3 widthSet size::1
[04/09 14:43:42     15s] LayerId::4 widthSet size::1
[04/09 14:43:42     15s] LayerId::5 widthSet size::1
[04/09 14:43:42     15s] LayerId::6 widthSet size::1
[04/09 14:43:42     15s] LayerId::7 widthSet size::1
[04/09 14:43:42     15s] LayerId::8 widthSet size::1
[04/09 14:43:42     15s] Updating RC grid for preRoute extraction ...
[04/09 14:43:42     15s] Initializing multi-corner resistance tables ...
[04/09 14:43:42     15s] 
[04/09 14:43:42     15s] Creating Lib Analyzer ...
[04/09 14:43:42     15s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[04/09 14:43:42     15s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX3TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS CLKINVX16TS INVX20TS CLKINVX20TS)
[04/09 14:43:42     15s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[04/09 14:43:42     15s] 
[04/09 14:43:43     15s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:15.9 mem=1216.8M
[04/09 14:43:43     15s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:15.9 mem=1216.8M
[04/09 14:43:43     15s] Creating Lib Analyzer, finished. 
[04/09 14:43:43     15s] #optDebug: fT-S <1 2 3 1 0>
[04/09 14:43:43     15s] Setting timing_disable_library_data_to_data_checks to 'true'.
[04/09 14:43:43     15s] Setting timing_disable_user_data_to_data_checks to 'true'.
[04/09 14:43:43     15s] **optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 846.8M, totSessionCpu=0:00:16 **
[04/09 14:43:43     15s] *** optDesign -preCTS ***
[04/09 14:43:43     15s] DRC Margin: user margin 0.0; extra margin 0.2
[04/09 14:43:43     15s] Setup Target Slack: user slack 0; extra slack 0.0
[04/09 14:43:43     15s] Hold Target Slack: user slack 0
[04/09 14:43:43     15s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[04/09 14:43:43     15s] Type 'man IMPOPT-3195' for more detail.
[04/09 14:43:43     15s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1214.8M
[04/09 14:43:43     15s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.024, MEM:1214.8M
[04/09 14:43:43     15s] Deleting Cell Server ...
[04/09 14:43:43     15s] Deleting Lib Analyzer.
[04/09 14:43:43     15s] Multi-VT timing optimization disabled based on library information.
[04/09 14:43:43     15s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/09 14:43:43     15s] Creating Cell Server ...(0, 0, 0, 0)
[04/09 14:43:43     15s] Summary for sequential cells identification: 
[04/09 14:43:43     15s]   Identified SBFF number: 120
[04/09 14:43:43     15s]   Identified MBFF number: 0
[04/09 14:43:43     15s]   Identified SB Latch number: 0
[04/09 14:43:43     15s]   Identified MB Latch number: 0
[04/09 14:43:43     15s]   Not identified SBFF number: 0
[04/09 14:43:43     15s]   Not identified MBFF number: 0
[04/09 14:43:43     15s]   Not identified SB Latch number: 0
[04/09 14:43:43     15s]   Not identified MB Latch number: 0
[04/09 14:43:43     15s]   Number of sequential cells which are not FFs: 34
[04/09 14:43:43     15s]  Visiting view : typical
[04/09 14:43:43     15s]    : PowerDomain = none : Weighted F : unweighted  = 55.60 (1.000) with rcCorner = 0
[04/09 14:43:43     15s]    : PowerDomain = none : Weighted F : unweighted  = 49.60 (1.000) with rcCorner = -1
[04/09 14:43:43     15s]  Visiting view : typical
[04/09 14:43:43     15s]    : PowerDomain = none : Weighted F : unweighted  = 55.60 (1.000) with rcCorner = 0
[04/09 14:43:43     15s]    : PowerDomain = none : Weighted F : unweighted  = 49.60 (1.000) with rcCorner = -1
[04/09 14:43:43     15s]  Setting StdDelay to 55.60
[04/09 14:43:43     15s] Creating Cell Server, finished. 
[04/09 14:43:43     15s] 
[04/09 14:43:43     15s] Deleting Cell Server ...
[04/09 14:43:43     15s] 
[04/09 14:43:43     15s] Creating Lib Analyzer ...
[04/09 14:43:43     15s] Creating Cell Server ...(0, 0, 0, 0)
[04/09 14:43:43     15s] Summary for sequential cells identification: 
[04/09 14:43:43     15s]   Identified SBFF number: 120
[04/09 14:43:43     15s]   Identified MBFF number: 0
[04/09 14:43:43     15s]   Identified SB Latch number: 0
[04/09 14:43:43     15s]   Identified MB Latch number: 0
[04/09 14:43:43     15s]   Not identified SBFF number: 0
[04/09 14:43:43     15s]   Not identified MBFF number: 0
[04/09 14:43:43     15s]   Not identified SB Latch number: 0
[04/09 14:43:43     15s]   Not identified MB Latch number: 0
[04/09 14:43:43     15s]   Number of sequential cells which are not FFs: 34
[04/09 14:43:43     15s]  Visiting view : typical
[04/09 14:43:43     15s]    : PowerDomain = none : Weighted F : unweighted  = 55.60 (1.000) with rcCorner = 0
[04/09 14:43:43     15s]    : PowerDomain = none : Weighted F : unweighted  = 49.60 (1.000) with rcCorner = -1
[04/09 14:43:43     15s]  Visiting view : typical
[04/09 14:43:43     15s]    : PowerDomain = none : Weighted F : unweighted  = 55.60 (1.000) with rcCorner = 0
[04/09 14:43:43     15s]    : PowerDomain = none : Weighted F : unweighted  = 49.60 (1.000) with rcCorner = -1
[04/09 14:43:43     15s]  Setting StdDelay to 55.60
[04/09 14:43:43     15s] Creating Cell Server, finished. 
[04/09 14:43:43     15s] 
[04/09 14:43:43     16s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[04/09 14:43:43     16s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[04/09 14:43:43     16s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[04/09 14:43:43     16s] 
[04/09 14:43:43     16s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:16.3 mem=1216.8M
[04/09 14:43:43     16s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:16.3 mem=1216.8M
[04/09 14:43:43     16s] Creating Lib Analyzer, finished. 
[04/09 14:43:43     16s] ### Creating LA Mngr. totSessionCpu=0:00:16.3 mem=1216.7M
[04/09 14:43:43     16s] ### Creating LA Mngr, finished. totSessionCpu=0:00:16.3 mem=1216.7M
[04/09 14:43:43     16s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1216.73 MB )
[04/09 14:43:43     16s] (I)       Started Loading and Dumping File ( Curr Mem: 1216.73 MB )
[04/09 14:43:43     16s] (I)       Reading DB...
[04/09 14:43:43     16s] (I)       Read data from FE... (mem=1216.7M)
[04/09 14:43:43     16s] (I)       Read nodes and places... (mem=1216.7M)
[04/09 14:43:43     16s] (I)       Done Read nodes and places (cpu=0.000s, mem=1216.7M)
[04/09 14:43:43     16s] (I)       Read nets... (mem=1216.7M)
[04/09 14:43:43     16s] (I)       Done Read nets (cpu=0.000s, mem=1216.7M)
[04/09 14:43:43     16s] (I)       Done Read data from FE (cpu=0.000s, mem=1216.7M)
[04/09 14:43:43     16s] (I)       before initializing RouteDB syMemory usage = 1216.7 MB
[04/09 14:43:43     16s] (I)       Honor MSV route constraint: false
[04/09 14:43:43     16s] (I)       Maximum routing layer  : 3
[04/09 14:43:43     16s] (I)       Minimum routing layer  : 2
[04/09 14:43:43     16s] (I)       Supply scale factor H  : 1.00
[04/09 14:43:43     16s] (I)       Supply scale factor V  : 1.00
[04/09 14:43:43     16s] (I)       Number of tracks used by clock wire: 0
[04/09 14:43:43     16s] (I)       Reverse direction      : 
[04/09 14:43:43     16s] (I)       Honor partition pin guides: true
[04/09 14:43:43     16s] (I)       Only route the nets which are selected in the DB: false
[04/09 14:43:43     16s] (I)       Route secondary PG pins: false
[04/09 14:43:43     16s] (I)       Fanout limit for each secondary PG subnet: 2147483647
[04/09 14:43:43     16s] (I)                              : true
[04/09 14:43:43     16s] (I)                              : 10
[04/09 14:43:43     16s] (I)       source-to-sink ratio   : 0.30
[04/09 14:43:43     16s] (I)                              : true
[04/09 14:43:43     16s] (I)                              : true
[04/09 14:43:43     16s] (I)                              : true
[04/09 14:43:43     16s] (I)       Layer range of PG stripes to be accessed by secondary PG: 
[04/09 14:43:43     16s] (I)       Honor partition fences for <list_of_ptn_cell_names>.: 
[04/09 14:43:43     16s] (I)       Honor partition fences and single-entry constraint for <list_of_ptn_cell_names>.: 
[04/09 14:43:43     16s] (I)       Honor partition fences with feedthrough for <list_of_ptn_cell_names>.: 
[04/09 14:43:43     16s] (I)       Counted 116 PG shapes. We will not process PG shapes layer by layer.
[04/09 14:43:43     16s] (I)       build grid graph
[04/09 14:43:43     16s] (I)       build grid graph start
[04/09 14:43:43     16s] [NR-eGR] Track table information for default rule: 
[04/09 14:43:43     16s] [NR-eGR] M1 has no routable track
[04/09 14:43:43     16s] [NR-eGR] M2 has single uniform track structure
[04/09 14:43:43     16s] [NR-eGR] M3 has single uniform track structure
[04/09 14:43:43     16s] (I)       build grid graph end
[04/09 14:43:43     16s] (I)       ===========================================================================
[04/09 14:43:43     16s] (I)       == Report All Rule Vias ==
[04/09 14:43:43     16s] (I)       ===========================================================================
[04/09 14:43:43     16s] (I)        Via Rule : (Default)
[04/09 14:43:43     16s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/09 14:43:43     16s] (I)       ---------------------------------------------------------------------------
[04/09 14:43:43     16s] (I)        1    2 : V1_V                       10 : V1_2CUT_E                
[04/09 14:43:43     16s] (I)        2    3 : V2_H                       14 : V2_2CUT_E                
[04/09 14:43:43     16s] (I)        3    4 : VL_H                       18 : VL_2CUT_E                
[04/09 14:43:43     16s] (I)        4    5 : VQ_H                       22 : VQ_2CUT_E                
[04/09 14:43:43     16s] (I)        5   26 : FY_2CUT_E                  26 : FY_2CUT_E                
[04/09 14:43:43     16s] (I)        6   30 : FT_2CUT_E                  30 : FT_2CUT_E                
[04/09 14:43:43     16s] (I)        7   34 : F1_2CUT_E                  34 : F1_2CUT_E                
[04/09 14:43:43     16s] (I)        8    0 : ---                         0 : ---                      
[04/09 14:43:43     16s] (I)       ===========================================================================
[04/09 14:43:43     16s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1216.73 MB )
[04/09 14:43:43     16s] (I)       Num PG vias on layer 1 : 0
[04/09 14:43:43     16s] (I)       Num PG vias on layer 2 : 0
[04/09 14:43:43     16s] (I)       Num PG vias on layer 3 : 0
[04/09 14:43:43     16s] [NR-eGR] Read 64 PG shapes
[04/09 14:43:43     16s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.73 MB )
[04/09 14:43:43     16s] [NR-eGR] #Routing Blockages  : 0
[04/09 14:43:43     16s] [NR-eGR] #Instance Blockages : 0
[04/09 14:43:43     16s] [NR-eGR] #PG Blockages       : 64
[04/09 14:43:43     16s] [NR-eGR] #Bump Blockages     : 0
[04/09 14:43:43     16s] [NR-eGR] #Boundary Blockages : 0
[04/09 14:43:43     16s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[04/09 14:43:43     16s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/09 14:43:43     16s] (I)       readDataFromPlaceDB
[04/09 14:43:43     16s] (I)       Read net information..
[04/09 14:43:43     16s] [NR-eGR] Read numTotalNets=650  numIgnoredNets=0
[04/09 14:43:43     16s] (I)       Read testcase time = 0.000 seconds
[04/09 14:43:43     16s] 
[04/09 14:43:43     16s] (I)       early_global_route_priority property id does not exist.
[04/09 14:43:43     16s] (I)       Start initializing grid graph
[04/09 14:43:43     16s] (I)       End initializing grid graph
[04/09 14:43:43     16s] (I)       Model blockages into capacity
[04/09 14:43:43     16s] (I)       Read Num Blocks=64  Num Prerouted Wires=0  Num CS=0
[04/09 14:43:43     16s] (I)       Started Modeling ( Curr Mem: 1216.73 MB )
[04/09 14:43:43     16s] (I)       Started Modeling Layer 1 ( Curr Mem: 1216.73 MB )
[04/09 14:43:43     16s] (I)       Started Modeling Layer 2 ( Curr Mem: 1216.73 MB )
[04/09 14:43:43     16s] (I)       Layer 1 (V) : #blockages 52 : #preroutes 0
[04/09 14:43:43     16s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1216.73 MB )
[04/09 14:43:43     16s] (I)       Started Modeling Layer 3 ( Curr Mem: 1216.73 MB )
[04/09 14:43:43     16s] (I)       Layer 2 (H) : #blockages 12 : #preroutes 0
[04/09 14:43:43     16s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.73 MB )
[04/09 14:43:43     16s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1216.73 MB )
[04/09 14:43:43     16s] (I)       Number of ignored nets = 0
[04/09 14:43:43     16s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/09 14:43:43     16s] (I)       Number of clock nets = 1.  Ignored: No
[04/09 14:43:43     16s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/09 14:43:43     16s] (I)       Number of special nets = 0.  Ignored: Yes
[04/09 14:43:43     16s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/09 14:43:43     16s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/09 14:43:43     16s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/09 14:43:43     16s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/09 14:43:43     16s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/09 14:43:43     16s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/09 14:43:43     16s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1216.7 MB
[04/09 14:43:43     16s] (I)       Ndr track 0 does not exist
[04/09 14:43:43     16s] (I)       Layer1  viaCost=200.00
[04/09 14:43:43     16s] (I)       Layer2  viaCost=100.00
[04/09 14:43:43     16s] (I)       ---------------------Grid Graph Info--------------------
[04/09 14:43:43     16s] (I)       Routing area        : (0, 0) - (196800, 85200)
[04/09 14:43:43     16s] (I)       Core area           : (8400, 8400) - (188400, 76800)
[04/09 14:43:43     16s] (I)       Site width          :   400  (dbu)
[04/09 14:43:43     16s] (I)       Row height          :  3600  (dbu)
[04/09 14:43:43     16s] (I)       GCell width         :  3600  (dbu)
[04/09 14:43:43     16s] (I)       GCell height        :  3600  (dbu)
[04/09 14:43:43     16s] (I)       Grid                :    55    24     3
[04/09 14:43:43     16s] (I)       Layer numbers       :     1     2     3
[04/09 14:43:43     16s] (I)       Vertical capacity   :     0  3600     0
[04/09 14:43:43     16s] (I)       Horizontal capacity :     0     0  3600
[04/09 14:43:43     16s] (I)       Default wire width  :   160   200   200
[04/09 14:43:43     16s] (I)       Default wire space  :   160   200   200
[04/09 14:43:43     16s] (I)       Default wire pitch  :   320   400   400
[04/09 14:43:43     16s] (I)       Default pitch size  :   320   400   400
[04/09 14:43:43     16s] (I)       First track coord   :     0   200   200
[04/09 14:43:43     16s] (I)       Num tracks per GCell: 11.25  9.00  9.00
[04/09 14:43:43     16s] (I)       Total num of tracks :     0   492   213
[04/09 14:43:43     16s] (I)       Num of masks        :     1     1     1
[04/09 14:43:43     16s] (I)       Num of trim masks   :     0     0     0
[04/09 14:43:43     16s] (I)       --------------------------------------------------------
[04/09 14:43:43     16s] 
[04/09 14:43:43     16s] [NR-eGR] ============ Routing rule table ============
[04/09 14:43:43     16s] [NR-eGR] Rule id: 0  Nets: 650 
[04/09 14:43:43     16s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/09 14:43:43     16s] (I)       Pitch:  L1=320  L2=400  L3=400
[04/09 14:43:43     16s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[04/09 14:43:43     16s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[04/09 14:43:43     16s] [NR-eGR] ========================================
[04/09 14:43:43     16s] [NR-eGR] 
[04/09 14:43:43     16s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/09 14:43:43     16s] (I)       blocked tracks on layer2 : = 752 / 11808 (6.37%)
[04/09 14:43:43     16s] (I)       blocked tracks on layer3 : = 1744 / 11715 (14.89%)
[04/09 14:43:43     16s] (I)       After initializing earlyGlobalRoute syMemory usage = 1216.7 MB
[04/09 14:43:43     16s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1216.73 MB )
[04/09 14:43:43     16s] (I)       Started Global Routing ( Curr Mem: 1216.73 MB )
[04/09 14:43:43     16s] (I)       ============= Initialization =============
[04/09 14:43:43     16s] (I)       totalPins=2111  totalGlobalPin=2009 (95.17%)
[04/09 14:43:43     16s] (I)       Started Build MST ( Curr Mem: 1216.73 MB )
[04/09 14:43:43     16s] (I)       Generate topology with single threads
[04/09 14:43:43     16s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.73 MB )
[04/09 14:43:43     16s] (I)       total 2D Cap : 21077 = (9996 H, 11081 V)
[04/09 14:43:43     16s] (I)       #blocked areas for congestion spreading : 0
[04/09 14:43:43     16s] [NR-eGR] Layer group 1: route 650 net(s) in layer range [2, 3]
[04/09 14:43:43     16s] (I)       ============  Phase 1a Route ============
[04/09 14:43:43     16s] (I)       Started Phase 1a ( Curr Mem: 1216.73 MB )
[04/09 14:43:43     16s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.73 MB )
[04/09 14:43:43     16s] (I)       Usage: 3711 = (1915 H, 1796 V) = (19.16% H, 16.21% V) = (6.894e+03um H, 6.466e+03um V)
[04/09 14:43:43     16s] (I)       
[04/09 14:43:43     16s] (I)       ============  Phase 1b Route ============
[04/09 14:43:43     16s] (I)       Usage: 3711 = (1915 H, 1796 V) = (19.16% H, 16.21% V) = (6.894e+03um H, 6.466e+03um V)
[04/09 14:43:43     16s] (I)       
[04/09 14:43:43     16s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.335960e+04um
[04/09 14:43:43     16s] (I)       ============  Phase 1c Route ============
[04/09 14:43:43     16s] (I)       Usage: 3711 = (1915 H, 1796 V) = (19.16% H, 16.21% V) = (6.894e+03um H, 6.466e+03um V)
[04/09 14:43:43     16s] (I)       
[04/09 14:43:43     16s] (I)       ============  Phase 1d Route ============
[04/09 14:43:43     16s] (I)       Usage: 3711 = (1915 H, 1796 V) = (19.16% H, 16.21% V) = (6.894e+03um H, 6.466e+03um V)
[04/09 14:43:43     16s] (I)       
[04/09 14:43:43     16s] (I)       ============  Phase 1e Route ============
[04/09 14:43:43     16s] (I)       Started Phase 1e ( Curr Mem: 1216.73 MB )
[04/09 14:43:43     16s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.73 MB )
[04/09 14:43:43     16s] (I)       Usage: 3711 = (1915 H, 1796 V) = (19.16% H, 16.21% V) = (6.894e+03um H, 6.466e+03um V)
[04/09 14:43:43     16s] (I)       
[04/09 14:43:43     16s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.335960e+04um
[04/09 14:43:43     16s] [NR-eGR] 
[04/09 14:43:43     16s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.73 MB )
[04/09 14:43:43     16s] (I)       Run Multi-thread layer assignment with 1 threads
[04/09 14:43:43     16s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.73 MB )
[04/09 14:43:43     16s] (I)       ============  Phase 1l Route ============
[04/09 14:43:43     16s] (I)       
[04/09 14:43:43     16s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/09 14:43:43     16s] [NR-eGR]                        OverCon            
[04/09 14:43:43     16s] [NR-eGR]                         #Gcell     %Gcell
[04/09 14:43:43     16s] [NR-eGR]       Layer                (0)    OverCon 
[04/09 14:43:43     16s] [NR-eGR] ----------------------------------------------
[04/09 14:43:43     16s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[04/09 14:43:43     16s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[04/09 14:43:43     16s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[04/09 14:43:43     16s] [NR-eGR] ----------------------------------------------
[04/09 14:43:43     16s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[04/09 14:43:43     16s] [NR-eGR] 
[04/09 14:43:43     16s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.73 MB )
[04/09 14:43:43     16s] (I)       total 2D Cap : 21097 = (10006 H, 11091 V)
[04/09 14:43:43     16s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/09 14:43:43     16s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[04/09 14:43:43     16s] (I)       ============= track Assignment ============
[04/09 14:43:43     16s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1216.73 MB )
[04/09 14:43:43     16s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.73 MB )
[04/09 14:43:43     16s] (I)       Started Greedy Track Assignment ( Curr Mem: 1216.73 MB )
[04/09 14:43:43     16s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[04/09 14:43:43     16s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.73 MB )
[04/09 14:43:43     16s] (I)       Run Multi-thread track assignment
[04/09 14:43:43     16s] (I)       Finished Greedy Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.73 MB )
[04/09 14:43:43     16s] [NR-eGR] --------------------------------------------------------------------------
[04/09 14:43:43     16s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 2043
[04/09 14:43:43     16s] [NR-eGR]     M2  (2V) length: 6.982030e+03um, number of vias: 2963
[04/09 14:43:43     16s] [NR-eGR]     M3  (3H) length: 7.167600e+03um, number of vias: 0
[04/09 14:43:43     16s] [NR-eGR] Total length: 1.414963e+04um, number of vias: 5006
[04/09 14:43:43     16s] [NR-eGR] --------------------------------------------------------------------------
[04/09 14:43:43     16s] [NR-eGR] Total eGR-routed clock nets wire length: 7.372000e+02um 
[04/09 14:43:43     16s] [NR-eGR] --------------------------------------------------------------------------
[04/09 14:43:43     16s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1216.73 MB )
[04/09 14:43:43     16s] Extraction called for design 'PE' of instances=600 and nets=652 using extraction engine 'preRoute' .
[04/09 14:43:43     16s] PreRoute RC Extraction called for design PE.
[04/09 14:43:43     16s] RC Extraction called in multi-corner(1) mode.
[04/09 14:43:43     16s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/09 14:43:43     16s] Type 'man IMPEXT-6197' for more detail.
[04/09 14:43:43     16s] RCMode: PreRoute
[04/09 14:43:43     16s]       RC Corner Indexes            0   
[04/09 14:43:43     16s] Capacitance Scaling Factor   : 1.00000 
[04/09 14:43:43     16s] Resistance Scaling Factor    : 1.00000 
[04/09 14:43:43     16s] Clock Cap. Scaling Factor    : 1.00000 
[04/09 14:43:43     16s] Clock Res. Scaling Factor    : 1.00000 
[04/09 14:43:43     16s] Shrink Factor                : 1.00000
[04/09 14:43:43     16s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/09 14:43:43     16s] LayerId::1 widthSet size::1
[04/09 14:43:43     16s] LayerId::2 widthSet size::1
[04/09 14:43:43     16s] LayerId::3 widthSet size::1
[04/09 14:43:43     16s] LayerId::4 widthSet size::1
[04/09 14:43:43     16s] LayerId::5 widthSet size::1
[04/09 14:43:43     16s] LayerId::6 widthSet size::1
[04/09 14:43:43     16s] LayerId::7 widthSet size::1
[04/09 14:43:43     16s] LayerId::8 widthSet size::1
[04/09 14:43:43     16s] Updating RC grid for preRoute extraction ...
[04/09 14:43:43     16s] Initializing multi-corner resistance tables ...
[04/09 14:43:43     16s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1216.730M)
[04/09 14:43:43     16s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1216.7M
[04/09 14:43:43     16s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1216.7M
[04/09 14:43:43     16s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1216.8M
[04/09 14:43:43     16s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1216.8M
[04/09 14:43:43     16s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.025, MEM:1216.8M
[04/09 14:43:43     16s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.025, MEM:1216.8M
[04/09 14:43:43     16s] Starting delay calculation for Setup views
[04/09 14:43:43     16s] #################################################################################
[04/09 14:43:43     16s] # Design Stage: PreRoute
[04/09 14:43:43     16s] # Design Name: PE
[04/09 14:43:43     16s] # Design Mode: 130nm
[04/09 14:43:43     16s] # Analysis Mode: MMMC Non-OCV 
[04/09 14:43:43     16s] # Parasitics Mode: No SPEF/RCDB
[04/09 14:43:43     16s] # Signoff Settings: SI Off 
[04/09 14:43:43     16s] #################################################################################
[04/09 14:43:43     16s] AAE_INFO: 1 threads acquired from CTE.
[04/09 14:43:43     16s] Calculate delays in Single mode...
[04/09 14:43:43     16s] Topological Sorting (REAL = 0:00:00.0, MEM = 1237.8M, InitMEM = 1237.8M)
[04/09 14:43:43     16s] Start delay calculation (fullDC) (1 T). (MEM=1237.75)
[04/09 14:43:43     16s] End AAE Lib Interpolated Model. (MEM=1237.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 14:43:43     16s] Total number of fetched objects 709
[04/09 14:43:43     16s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 14:43:43     16s] End delay calculation. (MEM=1285.45 CPU=0:00:00.0 REAL=0:00:00.0)
[04/09 14:43:43     16s] End delay calculation (fullDC). (MEM=1285.45 CPU=0:00:00.2 REAL=0:00:00.0)
[04/09 14:43:43     16s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1285.4M) ***
[04/09 14:43:43     16s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:16.5 mem=1285.4M)
[04/09 14:43:43     16s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.458  |
|           TNS (ns):|-405.035 |
|    Violating Paths:|   145   |
|          All Paths:|   211   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     19 (19)      |   -0.414   |     20 (20)      |
|   max_tran     |     6 (228)      |   -6.969   |     6 (228)      |
|   max_fanout   |     23 (23)      |    -77     |     24 (24)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.754%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 886.4M, totSessionCpu=0:00:17 **
[04/09 14:43:43     16s] ** INFO : this run is activating medium effort placeOptDesign flow
[04/09 14:43:43     16s] PhyDesignGrid: maxLocalDensity 0.98
[04/09 14:43:43     16s] ### Creating PhyDesignMc. totSessionCpu=0:00:16.6 mem=1238.4M
[04/09 14:43:43     16s] OPERPROF: Starting DPlace-Init at level 1, MEM:1238.4M
[04/09 14:43:43     16s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[04/09 14:43:43     16s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1238.4M
[04/09 14:43:43     16s] OPERPROF:     Starting CMU at level 3, MEM:1238.4M
[04/09 14:43:43     16s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1238.4M
[04/09 14:43:43     16s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.026, MEM:1238.4M
[04/09 14:43:43     16s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1238.4MB).
[04/09 14:43:43     16s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.028, MEM:1238.4M
[04/09 14:43:43     16s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:16.6 mem=1238.4M
[04/09 14:43:43     16s] PhyDesignGrid: maxLocalDensity 0.98
[04/09 14:43:43     16s] ### Creating PhyDesignMc. totSessionCpu=0:00:16.6 mem=1238.4M
[04/09 14:43:43     16s] OPERPROF: Starting DPlace-Init at level 1, MEM:1238.4M
[04/09 14:43:43     16s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[04/09 14:43:43     16s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1238.4M
[04/09 14:43:43     16s] OPERPROF:     Starting CMU at level 3, MEM:1238.4M
[04/09 14:43:43     16s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1238.4M
[04/09 14:43:43     16s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.025, MEM:1238.4M
[04/09 14:43:43     16s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1238.4MB).
[04/09 14:43:43     16s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.027, MEM:1238.4M
[04/09 14:43:43     16s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:16.6 mem=1238.4M
[04/09 14:43:43     16s] *** Starting optimizing excluded clock nets MEM= 1238.4M) ***
[04/09 14:43:43     16s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1238.4M) ***
[04/09 14:43:43     16s] The useful skew maximum allowed delay is: 0.3
[04/09 14:43:43     16s] Deleting Lib Analyzer.
[04/09 14:43:43     16s] Info: 1 ideal net excluded from IPO operation.
[04/09 14:43:43     16s] Info: 1 clock net  excluded from IPO operation.
[04/09 14:43:43     16s] ### Creating LA Mngr. totSessionCpu=0:00:16.6 mem=1240.5M
[04/09 14:43:43     16s] ### Creating LA Mngr, finished. totSessionCpu=0:00:16.6 mem=1240.5M
[04/09 14:43:43     16s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[04/09 14:43:43     16s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:16.6/0:01:00.8 (0.3), mem = 1240.5M
[04/09 14:43:43     16s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.10941.1
[04/09 14:43:43     16s] PhyDesignGrid: maxLocalDensity 0.98
[04/09 14:43:43     16s] ### Creating PhyDesignMc. totSessionCpu=0:00:16.6 mem=1248.5M
[04/09 14:43:43     16s] OPERPROF: Starting DPlace-Init at level 1, MEM:1248.5M
[04/09 14:43:43     16s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[04/09 14:43:43     16s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1248.5M
[04/09 14:43:44     16s] OPERPROF:     Starting CMU at level 3, MEM:1248.5M
[04/09 14:43:44     16s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1248.5M
[04/09 14:43:44     16s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.025, MEM:1248.5M
[04/09 14:43:44     16s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1248.5MB).
[04/09 14:43:44     16s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.027, MEM:1248.5M
[04/09 14:43:44     16s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:16.7 mem=1248.5M
[04/09 14:43:44     16s] 
[04/09 14:43:44     16s] Footprint cell information for calculating maxBufDist
[04/09 14:43:44     16s] *info: There are 16 candidate Buffer cells
[04/09 14:43:44     16s] *info: There are 17 candidate Inverter cells
[04/09 14:43:44     16s] 
[04/09 14:43:44     16s] 
[04/09 14:43:44     16s] Creating Lib Analyzer ...
[04/09 14:43:44     16s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[04/09 14:43:44     16s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[04/09 14:43:44     16s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[04/09 14:43:44     16s] 
[04/09 14:43:44     17s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:17.1 mem=1292.2M
[04/09 14:43:44     17s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:17.1 mem=1292.2M
[04/09 14:43:44     17s] Creating Lib Analyzer, finished. 
[04/09 14:43:44     17s] 
[04/09 14:43:44     17s] #optDebug: {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[04/09 14:43:44     17s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1311.3M
[04/09 14:43:44     17s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1311.3M
[04/09 14:43:44     17s] 
[04/09 14:43:44     17s] Netlist preparation processing... 
[04/09 14:43:44     17s] Removed 0 instance
[04/09 14:43:44     17s] *info: Marking 0 isolation instances dont touch
[04/09 14:43:44     17s] *info: Marking 0 level shifter instances dont touch
[04/09 14:43:44     17s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.10941.1
[04/09 14:43:44     17s] *** AreaOpt [finish] : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:00:17.3/0:01:01.4 (0.3), mem = 1292.2M
[04/09 14:43:44     17s] Deleting Lib Analyzer.
[04/09 14:43:44     17s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -noRouteTypeResizePolish -noViewPrune -force -dontUseCTELevelCommit -weedwhack -nonLegal -nativePathGroupFlow
[04/09 14:43:44     17s] Info: 1 ideal net excluded from IPO operation.
[04/09 14:43:44     17s] Info: 1 clock net  excluded from IPO operation.
[04/09 14:43:44     17s] ### Creating LA Mngr. totSessionCpu=0:00:17.3 mem=1263.2M
[04/09 14:43:44     17s] ### Creating LA Mngr, finished. totSessionCpu=0:00:17.3 mem=1263.2M
[04/09 14:43:44     17s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[04/09 14:43:44     17s] PhyDesignGrid: maxLocalDensity 0.98
[04/09 14:43:44     17s] ### Creating PhyDesignMc. totSessionCpu=0:00:17.3 mem=1282.3M
[04/09 14:43:44     17s] OPERPROF: Starting DPlace-Init at level 1, MEM:1282.3M
[04/09 14:43:44     17s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[04/09 14:43:44     17s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1282.3M
[04/09 14:43:44     17s] OPERPROF:     Starting CMU at level 3, MEM:1282.3M
[04/09 14:43:44     17s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1282.3M
[04/09 14:43:44     17s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.026, MEM:1282.3M
[04/09 14:43:44     17s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1282.3MB).
[04/09 14:43:44     17s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.027, MEM:1282.3M
[04/09 14:43:44     17s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:17.3 mem=1282.3M
[04/09 14:43:44     17s] Begin: Area Reclaim Optimization
[04/09 14:43:44     17s] 
[04/09 14:43:44     17s] Creating Lib Analyzer ...
[04/09 14:43:44     17s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[04/09 14:43:44     17s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[04/09 14:43:44     17s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[04/09 14:43:44     17s] 
[04/09 14:43:44     17s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:17.7 mem=1298.3M
[04/09 14:43:44     17s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:17.7 mem=1298.3M
[04/09 14:43:44     17s] Creating Lib Analyzer, finished. 
[04/09 14:43:44     17s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:17.7/0:01:01.8 (0.3), mem = 1298.3M
[04/09 14:43:44     17s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.10941.2
[04/09 14:43:44     17s] 
[04/09 14:43:44     17s] #optDebug: {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[04/09 14:43:45     17s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1298.3M
[04/09 14:43:45     17s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1298.3M
[04/09 14:43:45     17s] Reclaim Optimization WNS Slack -3.458  TNS Slack -405.035 Density 65.75
[04/09 14:43:45     17s] +----------+---------+--------+--------+------------+--------+
[04/09 14:43:45     17s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/09 14:43:45     17s] +----------+---------+--------+--------+------------+--------+
[04/09 14:43:45     17s] |    65.75%|        -|  -3.458|-405.035|   0:00:00.0| 1298.3M|
[04/09 14:43:45     17s] |    65.75%|        0|  -3.458|-405.035|   0:00:00.0| 1317.4M|
[04/09 14:43:45     17s] #optDebug: <stH: 3.6000 MiSeL: 57.9920>
[04/09 14:43:45     17s] |    65.75%|        0|  -3.458|-405.035|   0:00:00.0| 1317.4M|
[04/09 14:43:45     17s] |    64.90%|       24|  -3.458|-402.924|   0:00:00.0| 1344.5M|
[04/09 14:43:45     17s] |    64.90%|        0|  -3.458|-402.924|   0:00:00.0| 1344.5M|
[04/09 14:43:45     17s] +----------+---------+--------+--------+------------+--------+
[04/09 14:43:45     17s] Reclaim Optimization End WNS Slack -3.458  TNS Slack -402.924 Density 64.90
[04/09 14:43:45     17s] 
[04/09 14:43:45     17s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 15 **
[04/09 14:43:45     17s] --------------------------------------------------------------
[04/09 14:43:45     17s] |                                   | Total     | Sequential |
[04/09 14:43:45     17s] --------------------------------------------------------------
[04/09 14:43:45     17s] | Num insts resized                 |      15  |       0    |
[04/09 14:43:45     17s] | Num insts undone                  |       9  |       0    |
[04/09 14:43:45     17s] | Num insts Downsized               |      15  |       0    |
[04/09 14:43:45     17s] | Num insts Samesized               |       0  |       0    |
[04/09 14:43:45     17s] | Num insts Upsized                 |       0  |       0    |
[04/09 14:43:45     17s] | Num multiple commits+uncommits    |       0  |       -    |
[04/09 14:43:45     17s] --------------------------------------------------------------
[04/09 14:43:45     17s] End: Core Area Reclaim Optimization (cpu = 0:00:00.6) (real = 0:00:01.0) **
[04/09 14:43:45     17s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.10941.2
[04/09 14:43:45     17s] *** AreaOpt [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:00:18.0/0:01:02.1 (0.3), mem = 1344.5M
[04/09 14:43:45     17s] Executing incremental physical updates
[04/09 14:43:45     17s] Executing incremental physical updates
[04/09 14:43:45     18s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1271.37M, totSessionCpu=0:00:18).
[04/09 14:43:45     18s] Deleting Lib Analyzer.
[04/09 14:43:45     18s] Begin: GigaOpt high fanout net optimization
[04/09 14:43:45     18s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 0.98 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[04/09 14:43:45     18s] Info: 1 ideal net excluded from IPO operation.
[04/09 14:43:45     18s] Info: 1 clock net  excluded from IPO operation.
[04/09 14:43:45     18s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:18.0/0:01:02.2 (0.3), mem = 1271.4M
[04/09 14:43:45     18s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.10941.3
[04/09 14:43:45     18s] PhyDesignGrid: maxLocalDensity 0.98
[04/09 14:43:45     18s] ### Creating PhyDesignMc. totSessionCpu=0:00:18.0 mem=1271.4M
[04/09 14:43:45     18s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/09 14:43:45     18s] OPERPROF: Starting DPlace-Init at level 1, MEM:1271.4M
[04/09 14:43:45     18s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[04/09 14:43:45     18s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1271.4M
[04/09 14:43:45     18s] OPERPROF:     Starting CMU at level 3, MEM:1271.4M
[04/09 14:43:45     18s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1271.4M
[04/09 14:43:45     18s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.025, MEM:1271.4M
[04/09 14:43:45     18s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1271.4MB).
[04/09 14:43:45     18s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.027, MEM:1271.4M
[04/09 14:43:45     18s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:18.1 mem=1271.4M
[04/09 14:43:45     18s] 
[04/09 14:43:45     18s] Creating Lib Analyzer ...
[04/09 14:43:45     18s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[04/09 14:43:45     18s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[04/09 14:43:45     18s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[04/09 14:43:45     18s] 
[04/09 14:43:45     18s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:18.4 mem=1271.4M
[04/09 14:43:45     18s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:18.4 mem=1271.4M
[04/09 14:43:45     18s] Creating Lib Analyzer, finished. 
[04/09 14:43:45     18s] 
[04/09 14:43:45     18s] #optDebug: {2, 1.000, 0.8500} {3, 0.500, 0.8390} 
[04/09 14:43:46     18s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/09 14:43:46     18s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.10941.3
[04/09 14:43:46     18s] *** DrvOpt [finish] : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:00:19.0/0:01:03.1 (0.3), mem = 1271.4M
[04/09 14:43:46     18s] End: GigaOpt high fanout net optimization
[04/09 14:43:46     18s] Begin: GigaOpt DRV Optimization
[04/09 14:43:46     18s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -largeScaleFixing -maxIter 2 -max_fanout -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[04/09 14:43:46     18s] Info: 1 ideal net excluded from IPO operation.
[04/09 14:43:46     18s] Info: 1 clock net  excluded from IPO operation.
[04/09 14:43:46     18s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:19.0/0:01:03.1 (0.3), mem = 1271.4M
[04/09 14:43:46     18s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.10941.4
[04/09 14:43:46     18s] PhyDesignGrid: maxLocalDensity 3.00
[04/09 14:43:46     18s] ### Creating PhyDesignMc. totSessionCpu=0:00:19.0 mem=1271.4M
[04/09 14:43:46     18s] OPERPROF: Starting DPlace-Init at level 1, MEM:1271.4M
[04/09 14:43:46     18s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[04/09 14:43:46     18s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1271.4M
[04/09 14:43:46     18s] OPERPROF:     Starting CMU at level 3, MEM:1271.4M
[04/09 14:43:46     18s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1271.4M
[04/09 14:43:46     18s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.025, MEM:1271.4M
[04/09 14:43:46     18s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1271.4MB).
[04/09 14:43:46     18s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.027, MEM:1271.4M
[04/09 14:43:46     18s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:19.0 mem=1271.4M
[04/09 14:43:46     18s] 
[04/09 14:43:46     18s] #optDebug: {2, 1.000, 0.8500} {3, 0.500, 0.8390} 
[04/09 14:43:46     19s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1290.4M
[04/09 14:43:46     19s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1290.4M
[04/09 14:43:46     19s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/09 14:43:46     19s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/09 14:43:46     19s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/09 14:43:46     19s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/09 14:43:46     19s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/09 14:43:46     19s] Info: violation cost 2041.882324 (cap = 253.352417, tran = 1720.529907, len = 0.000000, fanout load = 68.000000, fanout count = 0.000000, glitch 0.000000)
[04/09 14:43:46     19s] |    14|   280|    -7.17|    19|    19|    -0.41|    23|    23|     0|     0|    -3.46|  -402.92|       0|       0|       0|  64.90|          |         |
[04/09 14:43:46     19s] Info: violation cost 2.588854 (cap = 2.338854, tran = 0.000000, len = 0.000000, fanout load = 0.250000, fanout count = 0.000000, glitch 0.000000)
[04/09 14:43:46     19s] |     0|     0|     0.00|    17|    17|    -0.00|     1|     1|     0|     0|    -2.13|   -40.42|      97|      45|       7|  74.65| 0:00:00.0|  1328.6M|
[04/09 14:43:47     19s] Info: violation cost 2.338854 (cap = 2.338854, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/09 14:43:47     19s] |     0|     0|     0.00|    17|    17|    -0.00|     0|     0|     0|     0|    -2.29|   -44.61|      18|       0|       1|  76.12| 0:00:01.0|  1328.6M|
[04/09 14:43:47     19s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/09 14:43:47     19s] 
[04/09 14:43:47     19s] ###############################################################################
[04/09 14:43:47     19s] #
[04/09 14:43:47     19s] #  Large fanout net report:  
[04/09 14:43:47     19s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[04/09 14:43:47     19s] #     - current density: 76.12
[04/09 14:43:47     19s] #
[04/09 14:43:47     19s] #  List of high fanout nets:
[04/09 14:43:47     19s] #
[04/09 14:43:47     19s] ###############################################################################
[04/09 14:43:47     19s] 
[04/09 14:43:47     19s] 
[04/09 14:43:47     19s] =======================================================================
[04/09 14:43:47     19s]                 Reasons for remaining drv violations
[04/09 14:43:47     19s] =======================================================================
[04/09 14:43:47     19s] *info: Total 17 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[04/09 14:43:47     19s] 
[04/09 14:43:47     19s] 
[04/09 14:43:47     19s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:01.0 mem=1328.6M) ***
[04/09 14:43:47     19s] 
[04/09 14:43:47     19s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.10941.4
[04/09 14:43:47     19s] *** DrvOpt [finish] : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:00:19.7/0:01:03.8 (0.3), mem = 1290.5M
[04/09 14:43:47     19s] End: GigaOpt DRV Optimization
[04/09 14:43:47     19s] GigaOpt DRV: restore maxLocalDensity to 0.98
[04/09 14:43:47     19s] **optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 925.5M, totSessionCpu=0:00:20 **
[04/09 14:43:47     19s] 
[04/09 14:43:47     19s] Active setup views:
[04/09 14:43:47     19s]  typical
[04/09 14:43:47     19s]   Dominating endpoints: 0
[04/09 14:43:47     19s]   Dominating TNS: -0.000
[04/09 14:43:47     19s] 
[04/09 14:43:47     19s] Deleting Lib Analyzer.
[04/09 14:43:47     19s] Begin: GigaOpt Global Optimization
[04/09 14:43:47     19s] *info: use new DP (enabled)
[04/09 14:43:47     19s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[04/09 14:43:47     19s] Info: 1 ideal net excluded from IPO operation.
[04/09 14:43:47     19s] Info: 1 clock net  excluded from IPO operation.
[04/09 14:43:47     19s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:19.7/0:01:03.8 (0.3), mem = 1271.5M
[04/09 14:43:47     19s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.10941.5
[04/09 14:43:47     19s] PhyDesignGrid: maxLocalDensity 1.20
[04/09 14:43:47     19s] ### Creating PhyDesignMc. totSessionCpu=0:00:19.7 mem=1271.5M
[04/09 14:43:47     19s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/09 14:43:47     19s] OPERPROF: Starting DPlace-Init at level 1, MEM:1271.5M
[04/09 14:43:47     19s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[04/09 14:43:47     19s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1271.5M
[04/09 14:43:47     19s] OPERPROF:     Starting CMU at level 3, MEM:1271.5M
[04/09 14:43:47     19s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1271.5M
[04/09 14:43:47     19s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.026, MEM:1271.5M
[04/09 14:43:47     19s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1271.5MB).
[04/09 14:43:47     19s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.028, MEM:1271.5M
[04/09 14:43:47     19s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:19.7 mem=1271.5M
[04/09 14:43:47     19s] 
[04/09 14:43:47     19s] Creating Lib Analyzer ...
[04/09 14:43:47     19s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[04/09 14:43:47     19s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[04/09 14:43:47     19s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[04/09 14:43:47     19s] 
[04/09 14:43:47     20s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:20.0 mem=1271.5M
[04/09 14:43:47     20s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:20.0 mem=1271.5M
[04/09 14:43:47     20s] Creating Lib Analyzer, finished. 
[04/09 14:43:47     20s] 
[04/09 14:43:47     20s] #optDebug: {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[04/09 14:43:48     21s] *info: 1 clock net excluded
[04/09 14:43:48     21s] *info: 2 special nets excluded.
[04/09 14:43:48     21s] *info: 1 ideal net excluded from IPO operation.
[04/09 14:43:48     21s] *info: 2 no-driver nets excluded.
[04/09 14:43:49     22s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1290.6M
[04/09 14:43:49     22s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1290.6M
[04/09 14:43:49     22s] ** GigaOpt Global Opt WNS Slack -2.288  TNS Slack -44.611 
[04/09 14:43:49     22s] +--------+--------+----------+------------+--------+----------+---------+----------------------+
[04/09 14:43:49     22s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
[04/09 14:43:49     22s] +--------+--------+----------+------------+--------+----------+---------+----------------------+
[04/09 14:43:49     22s] |  -2.288| -44.611|    76.12%|   0:00:00.0| 1306.6M|   typical|  default| tmp_reg_25_/D        |
[04/09 14:43:49     22s] |  -1.491| -29.067|    73.35%|   0:00:00.0| 1346.3M|   typical|  default| tmp_reg_18_/D        |
[04/09 14:43:49     22s] |  -1.491| -29.067|    73.35%|   0:00:00.0| 1346.3M|   typical|  default| tmp_reg_18_/D        |
[04/09 14:43:49     22s] |  -1.491| -29.067|    73.35%|   0:00:00.0| 1346.3M|   typical|  default| tmp_reg_18_/D        |
[04/09 14:43:49     22s] |  -1.141| -21.796|    74.60%|   0:00:00.0| 1346.3M|   typical|  default| tmp_reg_26_/D        |
[04/09 14:43:50     22s] |  -0.880| -16.276|    74.37%|   0:00:01.0| 1346.3M|   typical|  default| tmp_reg_26_/D        |
[04/09 14:43:50     22s] |  -0.880| -16.276|    74.37%|   0:00:00.0| 1346.3M|   typical|  default| tmp_reg_26_/D        |
[04/09 14:43:50     22s] |  -0.880| -16.276|    74.37%|   0:00:00.0| 1346.3M|   typical|  default| tmp_reg_26_/D        |
[04/09 14:43:50     22s] |  -0.700| -13.177|    75.25%|   0:00:00.0| 1346.3M|   typical|  default| tmp_reg_30_/D        |
[04/09 14:43:50     23s] |  -0.700| -13.177|    75.30%|   0:00:00.0| 1346.3M|   typical|  default| tmp_reg_30_/D        |
[04/09 14:43:50     23s] |  -0.700| -13.177|    75.30%|   0:00:00.0| 1346.3M|   typical|  default| tmp_reg_30_/D        |
[04/09 14:43:50     23s] |  -0.700| -13.177|    75.30%|   0:00:00.0| 1346.3M|   typical|  default| tmp_reg_30_/D        |
[04/09 14:43:50     23s] |  -0.666| -11.846|    75.61%|   0:00:00.0| 1346.3M|   typical|  default| tmp_reg_30_/D        |
[04/09 14:43:50     23s] |  -0.666| -11.846|    75.75%|   0:00:00.0| 1346.3M|   typical|  default| tmp_reg_30_/D        |
[04/09 14:43:50     23s] |  -0.666| -11.846|    75.75%|   0:00:00.0| 1346.3M|   typical|  default| tmp_reg_30_/D        |
[04/09 14:43:50     23s] |  -0.666| -11.846|    75.75%|   0:00:00.0| 1346.3M|   typical|  default| tmp_reg_30_/D        |
[04/09 14:43:50     23s] |  -0.651| -11.427|    76.12%|   0:00:00.0| 1346.3M|   typical|  default| tmp_reg_30_/D        |
[04/09 14:43:50     23s] +--------+--------+----------+------------+--------+----------+---------+----------------------+
[04/09 14:43:50     23s] 
[04/09 14:43:50     23s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=1346.3M) ***
[04/09 14:43:50     23s] 
[04/09 14:43:50     23s] *** Finish pre-CTS Setup Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=1346.3M) ***
[04/09 14:43:50     23s] ** GigaOpt Global Opt End WNS Slack -0.651  TNS Slack -11.427 
[04/09 14:43:50     23s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.10941.5
[04/09 14:43:50     23s] *** SetupOpt [finish] : cpu/real = 0:00:03.5/0:00:03.5 (1.0), totSession cpu/real = 0:00:23.2/0:01:07.3 (0.3), mem = 1311.2M
[04/09 14:43:50     23s] End: GigaOpt Global Optimization
[04/09 14:43:50     23s] *** Timing NOT met, worst failing slack is -0.651
[04/09 14:43:50     23s] *** Check timing (0:00:00.0)
[04/09 14:43:50     23s] Deleting Lib Analyzer.
[04/09 14:43:50     23s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[04/09 14:43:50     23s] Info: 1 ideal net excluded from IPO operation.
[04/09 14:43:50     23s] Info: 1 clock net  excluded from IPO operation.
[04/09 14:43:50     23s] ### Creating LA Mngr. totSessionCpu=0:00:23.2 mem=1271.2M
[04/09 14:43:50     23s] ### Creating LA Mngr, finished. totSessionCpu=0:00:23.2 mem=1271.2M
[04/09 14:43:50     23s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[04/09 14:43:50     23s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1271.2M
[04/09 14:43:50     23s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.025, MEM:1271.2M
[04/09 14:43:50     23s] PhyDesignGrid: maxLocalDensity 0.98
[04/09 14:43:50     23s] ### Creating PhyDesignMc. totSessionCpu=0:00:23.2 mem=1290.3M
[04/09 14:43:50     23s] OPERPROF: Starting DPlace-Init at level 1, MEM:1290.3M
[04/09 14:43:50     23s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[04/09 14:43:50     23s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1290.3M
[04/09 14:43:50     23s] OPERPROF:     Starting CMU at level 3, MEM:1290.3M
[04/09 14:43:50     23s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1290.3M
[04/09 14:43:50     23s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.024, MEM:1290.3M
[04/09 14:43:50     23s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1290.3MB).
[04/09 14:43:50     23s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.026, MEM:1290.3M
[04/09 14:43:50     23s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:23.3 mem=1290.3M
[04/09 14:43:50     23s] Begin: Area Reclaim Optimization
[04/09 14:43:50     23s] 
[04/09 14:43:50     23s] Creating Lib Analyzer ...
[04/09 14:43:50     23s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[04/09 14:43:50     23s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[04/09 14:43:50     23s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[04/09 14:43:50     23s] 
[04/09 14:43:50     23s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:23.6 mem=1308.3M
[04/09 14:43:50     23s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:23.6 mem=1308.3M
[04/09 14:43:50     23s] Creating Lib Analyzer, finished. 
[04/09 14:43:50     23s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:23.6/0:01:07.7 (0.3), mem = 1308.3M
[04/09 14:43:50     23s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.10941.6
[04/09 14:43:50     23s] 
[04/09 14:43:50     23s] #optDebug: {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[04/09 14:43:51     23s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1308.3M
[04/09 14:43:51     23s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1308.3M
[04/09 14:43:51     23s] Reclaim Optimization WNS Slack -0.651  TNS Slack -11.427 Density 76.12
[04/09 14:43:51     23s] +----------+---------+--------+--------+------------+--------+
[04/09 14:43:51     23s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/09 14:43:51     23s] +----------+---------+--------+--------+------------+--------+
[04/09 14:43:51     23s] |    76.12%|        -|  -0.651| -11.427|   0:00:00.0| 1308.3M|
[04/09 14:43:51     23s] |    76.12%|        0|  -0.651| -11.427|   0:00:00.0| 1327.4M|
[04/09 14:43:51     23s] #optDebug: <stH: 3.6000 MiSeL: 57.9920>
[04/09 14:43:51     23s] |    76.12%|        0|  -0.651| -11.427|   0:00:00.0| 1327.4M|
[04/09 14:43:51     23s] |    75.59%|        6|  -0.552| -10.317|   0:00:00.0| 1346.4M|
[04/09 14:43:51     24s] |    72.96%|       88|  -0.542| -10.257|   0:00:00.0| 1346.4M|
[04/09 14:43:51     24s] |    72.94%|        2|  -0.542| -10.257|   0:00:00.0| 1346.4M|
[04/09 14:43:51     24s] |    72.94%|        0|  -0.542| -10.257|   0:00:00.0| 1346.4M|
[04/09 14:43:51     24s] #optDebug: <stH: 3.6000 MiSeL: 57.9920>
[04/09 14:43:51     24s] |    72.94%|        0|  -0.542| -10.257|   0:00:00.0| 1346.4M|
[04/09 14:43:51     24s] +----------+---------+--------+--------+------------+--------+
[04/09 14:43:51     24s] Reclaim Optimization End WNS Slack -0.542  TNS Slack -10.257 Density 72.94
[04/09 14:43:51     24s] 
[04/09 14:43:51     24s] ** Summary: Restruct = 0 Buffer Deletion = 5 Declone = 2 Resize = 89 **
[04/09 14:43:51     24s] --------------------------------------------------------------
[04/09 14:43:51     24s] |                                   | Total     | Sequential |
[04/09 14:43:51     24s] --------------------------------------------------------------
[04/09 14:43:51     24s] | Num insts resized                 |      87  |       0    |
[04/09 14:43:51     24s] | Num insts undone                  |       1  |       0    |
[04/09 14:43:51     24s] | Num insts Downsized               |      87  |       0    |
[04/09 14:43:51     24s] | Num insts Samesized               |       0  |       0    |
[04/09 14:43:51     24s] | Num insts Upsized                 |       0  |       0    |
[04/09 14:43:51     24s] | Num multiple commits+uncommits    |       2  |       -    |
[04/09 14:43:51     24s] --------------------------------------------------------------
[04/09 14:43:51     24s] End: Core Area Reclaim Optimization (cpu = 0:00:00.8) (real = 0:00:01.0) **
[04/09 14:43:51     24s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.10941.6
[04/09 14:43:51     24s] *** AreaOpt [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:24.0/0:01:08.2 (0.4), mem = 1346.4M
[04/09 14:43:51     24s] Executing incremental physical updates
[04/09 14:43:51     24s] Executing incremental physical updates
[04/09 14:43:51     24s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1273.35M, totSessionCpu=0:00:24).
[04/09 14:43:51     24s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1273.3M
[04/09 14:43:51     24s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.026, MEM:1273.3M
[04/09 14:43:51     24s] **INFO: Flow update: Design is easy to close.
[04/09 14:43:51     24s] 
[04/09 14:43:51     24s] *** Start incrementalPlace ***
[04/09 14:43:51     24s] User Input Parameters:
[04/09 14:43:51     24s] - Congestion Driven    : On
[04/09 14:43:51     24s] - Timing Driven        : On
[04/09 14:43:51     24s] - Area-Violation Based : On
[04/09 14:43:51     24s] - Start Rollback Level : -5
[04/09 14:43:51     24s] - Legalized            : On
[04/09 14:43:51     24s] - Window Based         : Off
[04/09 14:43:51     24s] - eDen incr mode       : Off
[04/09 14:43:51     24s] 
[04/09 14:43:51     24s] no activity file in design. spp won't run.
[04/09 14:43:51     24s] Effort level <high> specified for reg2reg path_group
[04/09 14:43:51     24s] No Views given, use default active views for adaptive view pruning
[04/09 14:43:51     24s] SKP will enable view:
[04/09 14:43:51     24s]   typical
[04/09 14:43:51     24s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1275.3M
[04/09 14:43:51     24s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.001, MEM:1275.3M
[04/09 14:43:51     24s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1275.3M
[04/09 14:43:51     24s] Starting Early Global Route congestion estimation: mem = 1275.3M
[04/09 14:43:51     24s] (I)       Started Loading and Dumping File ( Curr Mem: 1275.35 MB )
[04/09 14:43:51     24s] (I)       Reading DB...
[04/09 14:43:51     24s] (I)       Read data from FE... (mem=1275.3M)
[04/09 14:43:51     24s] (I)       Read nodes and places... (mem=1275.3M)
[04/09 14:43:51     24s] (I)       Done Read nodes and places (cpu=0.000s, mem=1275.3M)
[04/09 14:43:51     24s] (I)       Read nets... (mem=1275.3M)
[04/09 14:43:51     24s] (I)       Done Read nets (cpu=0.000s, mem=1275.3M)
[04/09 14:43:51     24s] (I)       Done Read data from FE (cpu=0.000s, mem=1275.3M)
[04/09 14:43:51     24s] (I)       before initializing RouteDB syMemory usage = 1275.3 MB
[04/09 14:43:51     24s] (I)       Honor MSV route constraint: false
[04/09 14:43:51     24s] (I)       Maximum routing layer  : 3
[04/09 14:43:51     24s] (I)       Minimum routing layer  : 2
[04/09 14:43:51     24s] (I)       Supply scale factor H  : 1.00
[04/09 14:43:51     24s] (I)       Supply scale factor V  : 1.00
[04/09 14:43:51     24s] (I)       Number of tracks used by clock wire: 0
[04/09 14:43:51     24s] (I)       Reverse direction      : 
[04/09 14:43:51     24s] (I)       Honor partition pin guides: true
[04/09 14:43:51     24s] (I)       Only route the nets which are selected in the DB: false
[04/09 14:43:51     24s] (I)       Route secondary PG pins: false
[04/09 14:43:51     24s] (I)       Fanout limit for each secondary PG subnet: 2147483647
[04/09 14:43:51     24s] (I)                              : true
[04/09 14:43:51     24s] (I)                              : true
[04/09 14:43:51     24s] (I)                              : true
[04/09 14:43:51     24s] (I)       Layer range of PG stripes to be accessed by secondary PG: 
[04/09 14:43:51     24s] (I)       Honor partition fences for <list_of_ptn_cell_names>.: 
[04/09 14:43:51     24s] (I)       Honor partition fences and single-entry constraint for <list_of_ptn_cell_names>.: 
[04/09 14:43:51     24s] (I)       Honor partition fences with feedthrough for <list_of_ptn_cell_names>.: 
[04/09 14:43:51     24s] (I)       Counted 116 PG shapes. We will not process PG shapes layer by layer.
[04/09 14:43:51     24s] (I)       build grid graph
[04/09 14:43:51     24s] (I)       build grid graph start
[04/09 14:43:51     24s] [NR-eGR] Track table information for default rule: 
[04/09 14:43:51     24s] [NR-eGR] M1 has no routable track
[04/09 14:43:51     24s] [NR-eGR] M2 has single uniform track structure
[04/09 14:43:51     24s] [NR-eGR] M3 has single uniform track structure
[04/09 14:43:51     24s] (I)       build grid graph end
[04/09 14:43:51     24s] (I)       ===========================================================================
[04/09 14:43:51     24s] (I)       == Report All Rule Vias ==
[04/09 14:43:51     24s] (I)       ===========================================================================
[04/09 14:43:51     24s] (I)        Via Rule : (Default)
[04/09 14:43:51     24s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/09 14:43:51     24s] (I)       ---------------------------------------------------------------------------
[04/09 14:43:51     24s] (I)        1    2 : V1_V                       10 : V1_2CUT_E                
[04/09 14:43:51     24s] (I)        2    3 : V2_H                       14 : V2_2CUT_E                
[04/09 14:43:51     24s] (I)        3    4 : VL_H                       18 : VL_2CUT_E                
[04/09 14:43:51     24s] (I)        4    5 : VQ_H                       22 : VQ_2CUT_E                
[04/09 14:43:51     24s] (I)        5   26 : FY_2CUT_E                  26 : FY_2CUT_E                
[04/09 14:43:51     24s] (I)        6   30 : FT_2CUT_E                  30 : FT_2CUT_E                
[04/09 14:43:51     24s] (I)        7   34 : F1_2CUT_E                  34 : F1_2CUT_E                
[04/09 14:43:51     24s] (I)        8    0 : ---                         0 : ---                      
[04/09 14:43:51     24s] (I)       ===========================================================================
[04/09 14:43:51     24s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1275.35 MB )
[04/09 14:43:51     24s] (I)       Num PG vias on layer 1 : 0
[04/09 14:43:51     24s] (I)       Num PG vias on layer 2 : 0
[04/09 14:43:51     24s] (I)       Num PG vias on layer 3 : 0
[04/09 14:43:51     24s] [NR-eGR] Read 64 PG shapes
[04/09 14:43:51     24s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1275.35 MB )
[04/09 14:43:51     24s] [NR-eGR] #Routing Blockages  : 0
[04/09 14:43:51     24s] [NR-eGR] #Instance Blockages : 0
[04/09 14:43:51     24s] [NR-eGR] #PG Blockages       : 64
[04/09 14:43:51     24s] [NR-eGR] #Bump Blockages     : 0
[04/09 14:43:51     24s] [NR-eGR] #Boundary Blockages : 0
[04/09 14:43:51     24s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[04/09 14:43:51     24s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/09 14:43:51     24s] (I)       readDataFromPlaceDB
[04/09 14:43:51     24s] (I)       Read net information..
[04/09 14:43:51     24s] [NR-eGR] Read numTotalNets=773  numIgnoredNets=0
[04/09 14:43:51     24s] (I)       Read testcase time = 0.000 seconds
[04/09 14:43:51     24s] 
[04/09 14:43:51     24s] (I)       early_global_route_priority property id does not exist.
[04/09 14:43:51     24s] (I)       Start initializing grid graph
[04/09 14:43:51     24s] (I)       End initializing grid graph
[04/09 14:43:51     24s] (I)       Model blockages into capacity
[04/09 14:43:51     24s] (I)       Read Num Blocks=64  Num Prerouted Wires=0  Num CS=0
[04/09 14:43:51     24s] (I)       Started Modeling ( Curr Mem: 1275.35 MB )
[04/09 14:43:51     24s] (I)       Started Modeling Layer 1 ( Curr Mem: 1275.35 MB )
[04/09 14:43:51     24s] (I)       Started Modeling Layer 2 ( Curr Mem: 1275.35 MB )
[04/09 14:43:51     24s] (I)       Layer 1 (V) : #blockages 52 : #preroutes 0
[04/09 14:43:51     24s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1275.35 MB )
[04/09 14:43:51     24s] (I)       Started Modeling Layer 3 ( Curr Mem: 1275.35 MB )
[04/09 14:43:51     24s] (I)       Layer 2 (H) : #blockages 12 : #preroutes 0
[04/09 14:43:51     24s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1275.35 MB )
[04/09 14:43:51     24s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1275.35 MB )
[04/09 14:43:51     24s] (I)       Number of ignored nets = 0
[04/09 14:43:51     24s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/09 14:43:51     24s] (I)       Number of clock nets = 1.  Ignored: No
[04/09 14:43:51     24s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/09 14:43:51     24s] (I)       Number of special nets = 0.  Ignored: Yes
[04/09 14:43:51     24s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/09 14:43:51     24s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/09 14:43:51     24s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/09 14:43:51     24s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/09 14:43:51     24s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/09 14:43:51     24s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/09 14:43:51     24s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1275.3 MB
[04/09 14:43:51     24s] (I)       Ndr track 0 does not exist
[04/09 14:43:51     24s] (I)       Layer1  viaCost=200.00
[04/09 14:43:51     24s] (I)       Layer2  viaCost=100.00
[04/09 14:43:51     24s] (I)       ---------------------Grid Graph Info--------------------
[04/09 14:43:51     24s] (I)       Routing area        : (0, 0) - (196800, 85200)
[04/09 14:43:51     24s] (I)       Core area           : (8400, 8400) - (188400, 76800)
[04/09 14:43:51     24s] (I)       Site width          :   400  (dbu)
[04/09 14:43:51     24s] (I)       Row height          :  3600  (dbu)
[04/09 14:43:51     24s] (I)       GCell width         :  3600  (dbu)
[04/09 14:43:51     24s] (I)       GCell height        :  3600  (dbu)
[04/09 14:43:51     24s] (I)       Grid                :    55    24     3
[04/09 14:43:51     24s] (I)       Layer numbers       :     1     2     3
[04/09 14:43:51     24s] (I)       Vertical capacity   :     0  3600     0
[04/09 14:43:51     24s] (I)       Horizontal capacity :     0     0  3600
[04/09 14:43:51     24s] (I)       Default wire width  :   160   200   200
[04/09 14:43:51     24s] (I)       Default wire space  :   160   200   200
[04/09 14:43:51     24s] (I)       Default wire pitch  :   320   400   400
[04/09 14:43:51     24s] (I)       Default pitch size  :   320   400   400
[04/09 14:43:51     24s] (I)       First track coord   :     0   200   200
[04/09 14:43:51     24s] (I)       Num tracks per GCell: 11.25  9.00  9.00
[04/09 14:43:51     24s] (I)       Total num of tracks :     0   492   213
[04/09 14:43:51     24s] (I)       Num of masks        :     1     1     1
[04/09 14:43:51     24s] (I)       Num of trim masks   :     0     0     0
[04/09 14:43:51     24s] (I)       --------------------------------------------------------
[04/09 14:43:51     24s] 
[04/09 14:43:51     24s] [NR-eGR] ============ Routing rule table ============
[04/09 14:43:51     24s] [NR-eGR] Rule id: 0  Nets: 773 
[04/09 14:43:51     24s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/09 14:43:51     24s] (I)       Pitch:  L1=320  L2=400  L3=400
[04/09 14:43:51     24s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[04/09 14:43:51     24s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[04/09 14:43:51     24s] [NR-eGR] ========================================
[04/09 14:43:51     24s] [NR-eGR] 
[04/09 14:43:51     24s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/09 14:43:51     24s] (I)       blocked tracks on layer2 : = 752 / 11808 (6.37%)
[04/09 14:43:51     24s] (I)       blocked tracks on layer3 : = 1744 / 11715 (14.89%)
[04/09 14:43:51     24s] (I)       After initializing earlyGlobalRoute syMemory usage = 1275.3 MB
[04/09 14:43:51     24s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1275.35 MB )
[04/09 14:43:51     24s] (I)       Started Global Routing ( Curr Mem: 1275.35 MB )
[04/09 14:43:51     24s] (I)       ============= Initialization =============
[04/09 14:43:51     24s] (I)       totalPins=2357  totalGlobalPin=2171 (92.11%)
[04/09 14:43:51     24s] (I)       Started Build MST ( Curr Mem: 1275.35 MB )
[04/09 14:43:51     24s] (I)       Generate topology with single threads
[04/09 14:43:51     24s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1275.35 MB )
[04/09 14:43:51     24s] (I)       total 2D Cap : 21077 = (9996 H, 11081 V)
[04/09 14:43:51     24s] [NR-eGR] Layer group 1: route 773 net(s) in layer range [2, 3]
[04/09 14:43:51     24s] (I)       ============  Phase 1a Route ============
[04/09 14:43:51     24s] (I)       Started Phase 1a ( Curr Mem: 1275.35 MB )
[04/09 14:43:51     24s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1275.35 MB )
[04/09 14:43:51     24s] (I)       Usage: 3755 = (1935 H, 1820 V) = (19.36% H, 16.42% V) = (6.966e+03um H, 6.552e+03um V)
[04/09 14:43:51     24s] (I)       
[04/09 14:43:51     24s] (I)       ============  Phase 1b Route ============
[04/09 14:43:51     24s] (I)       Usage: 3755 = (1935 H, 1820 V) = (19.36% H, 16.42% V) = (6.966e+03um H, 6.552e+03um V)
[04/09 14:43:51     24s] (I)       
[04/09 14:43:51     24s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.24% V. EstWL: 1.351800e+04um
[04/09 14:43:51     24s] (I)       ============  Phase 1c Route ============
[04/09 14:43:51     24s] (I)       Usage: 3755 = (1935 H, 1820 V) = (19.36% H, 16.42% V) = (6.966e+03um H, 6.552e+03um V)
[04/09 14:43:51     24s] (I)       
[04/09 14:43:51     24s] (I)       ============  Phase 1d Route ============
[04/09 14:43:51     24s] (I)       Usage: 3755 = (1935 H, 1820 V) = (19.36% H, 16.42% V) = (6.966e+03um H, 6.552e+03um V)
[04/09 14:43:51     24s] (I)       
[04/09 14:43:51     24s] (I)       ============  Phase 1e Route ============
[04/09 14:43:51     24s] (I)       Started Phase 1e ( Curr Mem: 1275.35 MB )
[04/09 14:43:51     24s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1275.35 MB )
[04/09 14:43:51     24s] (I)       Usage: 3755 = (1935 H, 1820 V) = (19.36% H, 16.42% V) = (6.966e+03um H, 6.552e+03um V)
[04/09 14:43:51     24s] (I)       
[04/09 14:43:51     24s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.24% V. EstWL: 1.351800e+04um
[04/09 14:43:51     24s] [NR-eGR] 
[04/09 14:43:51     24s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1275.35 MB )
[04/09 14:43:51     24s] (I)       Run Multi-thread layer assignment with 1 threads
[04/09 14:43:51     24s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1275.35 MB )
[04/09 14:43:51     24s] (I)       ============  Phase 1l Route ============
[04/09 14:43:51     24s] (I)       
[04/09 14:43:51     24s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/09 14:43:51     24s] [NR-eGR]                        OverCon            
[04/09 14:43:51     24s] [NR-eGR]                         #Gcell     %Gcell
[04/09 14:43:51     24s] [NR-eGR]       Layer                (1)    OverCon 
[04/09 14:43:51     24s] [NR-eGR] ----------------------------------------------
[04/09 14:43:51     24s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[04/09 14:43:51     24s] [NR-eGR]      M2  (2)         1( 0.08%)   ( 0.08%) 
[04/09 14:43:51     24s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[04/09 14:43:51     24s] [NR-eGR] ----------------------------------------------
[04/09 14:43:51     24s] [NR-eGR] Total                1( 0.04%)   ( 0.04%) 
[04/09 14:43:51     24s] [NR-eGR] 
[04/09 14:43:51     24s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1275.35 MB )
[04/09 14:43:51     24s] (I)       total 2D Cap : 21097 = (10006 H, 11091 V)
[04/09 14:43:51     24s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.08% V
[04/09 14:43:51     24s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.08% V
[04/09 14:43:51     24s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1275.3M
[04/09 14:43:51     24s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.010, REAL:0.005, MEM:1275.3M
[04/09 14:43:51     24s] OPERPROF: Starting HotSpotCal at level 1, MEM:1275.3M
[04/09 14:43:51     24s] [hotspot] +------------+---------------+---------------+
[04/09 14:43:51     24s] [hotspot] |            |   max hotspot | total hotspot |
[04/09 14:43:51     24s] [hotspot] +------------+---------------+---------------+
[04/09 14:43:51     24s] [hotspot] | normalized |          0.00 |          0.00 |
[04/09 14:43:51     24s] [hotspot] +------------+---------------+---------------+
[04/09 14:43:51     24s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/09 14:43:51     24s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/09 14:43:51     24s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1275.3M
[04/09 14:43:51     24s] 
[04/09 14:43:51     24s] === incrementalPlace Internal Loop 1 ===
[04/09 14:43:51     24s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=0 pMaxM=-1
[04/09 14:43:51     24s] OPERPROF: Starting IPInitSPData at level 1, MEM:1275.3M
[04/09 14:43:51     24s] #spOpts: N=130 minPadR=1.1 
[04/09 14:43:51     24s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1275.3M
[04/09 14:43:51     24s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.026, MEM:1275.3M
[04/09 14:43:51     24s] OPERPROF:   Starting post-place ADS at level 2, MEM:1275.3M
[04/09 14:43:51     24s] ADSU 0.729 -> 0.729
[04/09 14:43:51     24s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.001, MEM:1275.3M
[04/09 14:43:51     24s] OPERPROF:   Starting spMPad at level 2, MEM:1275.3M
[04/09 14:43:51     24s] OPERPROF:     Starting spContextMPad at level 3, MEM:1275.3M
[04/09 14:43:51     24s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1275.3M
[04/09 14:43:51     24s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.000, MEM:1275.3M
[04/09 14:43:51     24s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1275.3M
[04/09 14:43:51     24s] no activity file in design. spp won't run.
[04/09 14:43:51     24s] [spp] 0
[04/09 14:43:51     24s] [adp] 0:1:1:3
[04/09 14:43:51     24s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:1275.3M
[04/09 14:43:51     24s] SP #FI/SF FL/PI 0/0 723/0
[04/09 14:43:51     24s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.030, REAL:0.029, MEM:1275.3M
[04/09 14:43:51     24s] PP off. flexM 0
[04/09 14:43:51     24s] OPERPROF: Starting CDPad at level 1, MEM:1275.3M
[04/09 14:43:51     24s] 3DP is on.
[04/09 14:43:51     24s] design sh 0.114.
[04/09 14:43:51     24s] CDPadU 0.951 -> 0.846. R=0.729, N=723
[04/09 14:43:51     24s] OPERPROF: Finished CDPad at level 1, CPU:0.000, REAL:0.007, MEM:1275.3M
[04/09 14:43:51     24s] OPERPROF: Starting InitSKP at level 1, MEM:1275.3M
[04/09 14:43:51     24s] no activity file in design. spp won't run.
[04/09 14:43:51     24s] no activity file in design. spp won't run.
[04/09 14:43:51     24s] *** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
[04/09 14:43:51     24s] OPERPROF: Finished InitSKP at level 1, CPU:0.050, REAL:0.052, MEM:1275.3M
[04/09 14:43:51     24s] NP #FI/FS/SF FL/PI: 0/0/0 723/0
[04/09 14:43:51     24s] no activity file in design. spp won't run.
[04/09 14:43:51     24s] OPERPROF: Starting npPlace at level 1, MEM:1275.3M
[04/09 14:43:51     24s] Legalizing MH Cells... 0 / 0 / 0 (level 2)
[04/09 14:43:51     24s] No instances found in the vector
[04/09 14:43:51     24s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1275.3M, DRC: 0)
[04/09 14:43:51     24s] 0 (out of 0) MH cells were successfully legalized.
[04/09 14:43:51     24s] Iteration  4: Total net bbox = 8.540e+03 (5.16e+03 3.38e+03)
[04/09 14:43:51     24s]               Est.  stn bbox = 9.182e+03 (5.59e+03 3.59e+03)
[04/09 14:43:51     24s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1257.1M
[04/09 14:43:51     24s] OPERPROF: Finished npPlace at level 1, CPU:0.030, REAL:0.036, MEM:1257.1M
[04/09 14:43:51     24s] no activity file in design. spp won't run.
[04/09 14:43:51     24s] NP #FI/FS/SF FL/PI: 0/0/0 723/0
[04/09 14:43:51     24s] no activity file in design. spp won't run.
[04/09 14:43:51     24s] OPERPROF: Starting npPlace at level 1, MEM:1257.1M
[04/09 14:43:51     24s] Legalizing MH Cells... 0 / 0 / 0 (level 3)
[04/09 14:43:51     24s] No instances found in the vector
[04/09 14:43:51     24s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1257.1M, DRC: 0)
[04/09 14:43:51     24s] 0 (out of 0) MH cells were successfully legalized.
[04/09 14:43:51     24s] Iteration  5: Total net bbox = 1.072e+04 (5.95e+03 4.77e+03)
[04/09 14:43:51     24s]               Est.  stn bbox = 1.156e+04 (6.46e+03 5.09e+03)
[04/09 14:43:51     24s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1257.1M
[04/09 14:43:51     24s] OPERPROF: Finished npPlace at level 1, CPU:0.070, REAL:0.068, MEM:1257.1M
[04/09 14:43:51     24s] no activity file in design. spp won't run.
[04/09 14:43:51     24s] NP #FI/FS/SF FL/PI: 0/0/0 723/0
[04/09 14:43:51     24s] no activity file in design. spp won't run.
[04/09 14:43:51     24s] OPERPROF: Starting npPlace at level 1, MEM:1257.1M
[04/09 14:43:51     24s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[04/09 14:43:51     24s] No instances found in the vector
[04/09 14:43:51     24s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1257.1M, DRC: 0)
[04/09 14:43:51     24s] 0 (out of 0) MH cells were successfully legalized.
[04/09 14:43:51     24s] Iteration  6: Total net bbox = 1.107e+04 (6.06e+03 5.02e+03)
[04/09 14:43:51     24s]               Est.  stn bbox = 1.194e+04 (6.58e+03 5.37e+03)
[04/09 14:43:51     24s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1257.1M
[04/09 14:43:51     24s] OPERPROF: Finished npPlace at level 1, CPU:0.080, REAL:0.078, MEM:1257.1M
[04/09 14:43:51     24s] no activity file in design. spp won't run.
[04/09 14:43:51     24s] NP #FI/FS/SF FL/PI: 0/0/0 723/0
[04/09 14:43:51     24s] no activity file in design. spp won't run.
[04/09 14:43:51     24s] OPERPROF: Starting npPlace at level 1, MEM:1257.1M
[04/09 14:43:51     24s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[04/09 14:43:51     24s] No instances found in the vector
[04/09 14:43:51     24s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1257.1M, DRC: 0)
[04/09 14:43:51     24s] 0 (out of 0) MH cells were successfully legalized.
[04/09 14:43:51     24s] Iteration  7: Total net bbox = 1.206e+04 (6.50e+03 5.56e+03)
[04/09 14:43:51     24s]               Est.  stn bbox = 1.299e+04 (7.06e+03 5.93e+03)
[04/09 14:43:51     24s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1257.1M
[04/09 14:43:51     24s] OPERPROF: Finished npPlace at level 1, CPU:0.110, REAL:0.103, MEM:1257.1M
[04/09 14:43:51     24s] no activity file in design. spp won't run.
[04/09 14:43:51     24s] NP #FI/FS/SF FL/PI: 0/0/0 723/0
[04/09 14:43:51     24s] no activity file in design. spp won't run.
[04/09 14:43:51     24s] OPERPROF: Starting npPlace at level 1, MEM:1257.1M
[04/09 14:43:51     24s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[04/09 14:43:51     24s] No instances found in the vector
[04/09 14:43:51     24s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1257.1M, DRC: 0)
[04/09 14:43:51     24s] 0 (out of 0) MH cells were successfully legalized.
[04/09 14:43:52     24s] Iteration  8: Total net bbox = 1.348e+04 (6.88e+03 6.60e+03)
[04/09 14:43:52     24s]               Est.  stn bbox = 1.443e+04 (7.44e+03 6.99e+03)
[04/09 14:43:52     24s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 1257.1M
[04/09 14:43:52     24s] OPERPROF: Finished npPlace at level 1, CPU:0.180, REAL:0.181, MEM:1257.1M
[04/09 14:43:52     24s] Move report: Timing Driven Placement moves 723 insts, mean move: 10.29 um, max move: 49.00 um
[04/09 14:43:52     24s] 	Max move on inst (FE_OFC226_data_in_3): (35.60, 33.60) --> (79.87, 38.32)
[04/09 14:43:52     24s] no activity file in design. spp won't run.
[04/09 14:43:52     24s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1257.1M
[04/09 14:43:52     24s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1257.1M
[04/09 14:43:52     24s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:1257.1M
[04/09 14:43:52     24s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.000, REAL:0.001, MEM:1257.1M
[04/09 14:43:52     24s] 
[04/09 14:43:52     24s] Finished Incremental Placement (cpu=0:00:00.6, real=0:00:01.0, mem=1257.1M)
[04/09 14:43:52     24s] CongRepair sets shifter mode to gplace
[04/09 14:43:52     24s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1257.1M
[04/09 14:43:52     24s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1257.1M
[04/09 14:43:52     24s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1257.1M
[04/09 14:43:52     24s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[04/09 14:43:52     24s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1257.1M
[04/09 14:43:52     24s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1257.1M
[04/09 14:43:52     24s] Core basic site is IBM13SITE
[04/09 14:43:52     24s] SiteArray: non-trimmed site array dimensions = 19 x 450
[04/09 14:43:52     24s] SiteArray: use 40,960 bytes
[04/09 14:43:52     24s] SiteArray: current memory after site array memory allocation 1257.1M
[04/09 14:43:52     24s] SiteArray: FP blocked sites are writable
[04/09 14:43:52     24s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/09 14:43:52     24s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:1257.1M
[04/09 14:43:52     24s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.000, REAL:0.000, MEM:1257.1M
[04/09 14:43:52     24s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.020, REAL:0.025, MEM:1257.1M
[04/09 14:43:52     24s] OPERPROF:         Starting CMU at level 5, MEM:1257.1M
[04/09 14:43:52     24s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:1257.1M
[04/09 14:43:52     24s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.025, MEM:1257.1M
[04/09 14:43:52     24s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1257.1MB).
[04/09 14:43:52     24s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.027, MEM:1257.1M
[04/09 14:43:52     24s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.020, REAL:0.027, MEM:1257.1M
[04/09 14:43:52     24s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.10941.2
[04/09 14:43:52     24s] OPERPROF:   Starting RefinePlace at level 2, MEM:1257.1M
[04/09 14:43:52     24s] *** Starting refinePlace (0:00:24.8 mem=1257.1M) ***
[04/09 14:43:52     24s] Total net bbox length = 1.390e+04 (7.240e+03 6.658e+03) (ext = 1.631e+03)
[04/09 14:43:52     24s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 14:43:52     24s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1257.1M
[04/09 14:43:52     24s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.000, MEM:1257.1M
[04/09 14:43:52     24s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1257.1M
[04/09 14:43:52     24s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.000, MEM:1257.1M
[04/09 14:43:52     24s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1257.1M
[04/09 14:43:52     24s] Starting refinePlace ...
[04/09 14:43:52     24s] ** Cut row section cpu time 0:00:00.0.
[04/09 14:43:52     24s]    Spread Effort: high, pre-route mode, useDDP on.
[04/09 14:43:52     24s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1257.1MB) @(0:00:24.8 - 0:00:24.8).
[04/09 14:43:52     24s] Move report: preRPlace moves 723 insts, mean move: 1.32 um, max move: 7.17 um
[04/09 14:43:52     24s] 	Max move on inst (FE_OFC113_FE_DBTN1_fire_in): (142.77, 18.73) --> (146.80, 15.60)
[04/09 14:43:52     24s] 	Length: 4 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKBUFX2TS
[04/09 14:43:52     24s] wireLenOptFixPriorityInst 0 inst fixed
[04/09 14:43:52     24s] Placement tweakage begins.
[04/09 14:43:52     24s] wire length = 1.553e+04
[04/09 14:43:52     24s] wire length = 1.452e+04
[04/09 14:43:52     24s] Placement tweakage ends.
[04/09 14:43:52     24s] Move report: tweak moves 142 insts, mean move: 3.02 um, max move: 18.00 um
[04/09 14:43:52     24s] 	Max move on inst (FE_OFC192_data_in_6): (75.20, 51.60) --> (93.20, 51.60)
[04/09 14:43:52     24s] 
[04/09 14:43:52     24s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[04/09 14:43:52     24s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 14:43:52     24s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1257.1MB) @(0:00:24.8 - 0:00:24.8).
[04/09 14:43:52     24s] Move report: Detail placement moves 723 insts, mean move: 1.71 um, max move: 19.61 um
[04/09 14:43:52     24s] 	Max move on inst (FE_OFC192_data_in_6): (75.31, 49.88) --> (93.20, 51.60)
[04/09 14:43:52     24s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1257.1MB
[04/09 14:43:52     24s] Statistics of distance of Instance movement in refine placement:
[04/09 14:43:52     24s]   maximum (X+Y) =        19.61 um
[04/09 14:43:52     24s]   inst (FE_OFC192_data_in_6) with max move: (75.305, 49.882) -> (93.2, 51.6)
[04/09 14:43:52     24s]   mean    (X+Y) =         1.71 um
[04/09 14:43:52     24s] Summary Report:
[04/09 14:43:52     24s] Instances move: 723 (out of 723 movable)
[04/09 14:43:52     24s] Instances flipped: 0
[04/09 14:43:52     24s] Mean displacement: 1.71 um
[04/09 14:43:52     24s] Max displacement: 19.61 um (Instance: FE_OFC192_data_in_6) (75.305, 49.882) -> (93.2, 51.6)
[04/09 14:43:52     24s] 	Length: 4 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKBUFX2TS
[04/09 14:43:52     24s] Total instances moved : 723
[04/09 14:43:52     24s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.030, REAL:0.035, MEM:1257.1M
[04/09 14:43:52     24s] Total net bbox length = 1.332e+04 (6.558e+03 6.759e+03) (ext = 1.639e+03)
[04/09 14:43:52     24s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1257.1MB
[04/09 14:43:52     24s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1257.1MB) @(0:00:24.8 - 0:00:24.8).
[04/09 14:43:52     24s] *** Finished refinePlace (0:00:24.8 mem=1257.1M) ***
[04/09 14:43:52     24s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.10941.2
[04/09 14:43:52     24s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.040, REAL:0.037, MEM:1257.1M
[04/09 14:43:52     24s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.060, REAL:0.065, MEM:1257.1M
[04/09 14:43:52     24s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1257.1M
[04/09 14:43:52     24s] Starting Early Global Route congestion estimation: mem = 1257.1M
[04/09 14:43:52     24s] (I)       Started Loading and Dumping File ( Curr Mem: 1257.14 MB )
[04/09 14:43:52     24s] (I)       Reading DB...
[04/09 14:43:52     24s] (I)       Read data from FE... (mem=1257.1M)
[04/09 14:43:52     24s] (I)       Read nodes and places... (mem=1257.1M)
[04/09 14:43:52     24s] (I)       Done Read nodes and places (cpu=0.000s, mem=1257.1M)
[04/09 14:43:52     24s] (I)       Read nets... (mem=1257.1M)
[04/09 14:43:52     24s] (I)       Done Read nets (cpu=0.000s, mem=1257.1M)
[04/09 14:43:52     24s] (I)       Done Read data from FE (cpu=0.000s, mem=1257.1M)
[04/09 14:43:52     24s] (I)       before initializing RouteDB syMemory usage = 1257.1 MB
[04/09 14:43:52     24s] (I)       Honor MSV route constraint: false
[04/09 14:43:52     24s] (I)       Maximum routing layer  : 3
[04/09 14:43:52     24s] (I)       Minimum routing layer  : 2
[04/09 14:43:52     24s] (I)       Supply scale factor H  : 1.00
[04/09 14:43:52     24s] (I)       Supply scale factor V  : 1.00
[04/09 14:43:52     24s] (I)       Number of tracks used by clock wire: 0
[04/09 14:43:52     24s] (I)       Reverse direction      : 
[04/09 14:43:52     24s] (I)       Honor partition pin guides: true
[04/09 14:43:52     24s] (I)       Only route the nets which are selected in the DB: false
[04/09 14:43:52     24s] (I)       Route secondary PG pins: false
[04/09 14:43:52     24s] (I)       Fanout limit for each secondary PG subnet: 2147483647
[04/09 14:43:52     24s] (I)                              : true
[04/09 14:43:52     24s] (I)                              : true
[04/09 14:43:52     24s] (I)                              : true
[04/09 14:43:52     24s] (I)       Layer range of PG stripes to be accessed by secondary PG: 
[04/09 14:43:52     24s] (I)       Honor partition fences for <list_of_ptn_cell_names>.: 
[04/09 14:43:52     24s] (I)       Honor partition fences and single-entry constraint for <list_of_ptn_cell_names>.: 
[04/09 14:43:52     24s] (I)       Honor partition fences with feedthrough for <list_of_ptn_cell_names>.: 
[04/09 14:43:52     24s] (I)       Counted 116 PG shapes. We will not process PG shapes layer by layer.
[04/09 14:43:52     24s] (I)       build grid graph
[04/09 14:43:52     24s] (I)       build grid graph start
[04/09 14:43:52     24s] [NR-eGR] Track table information for default rule: 
[04/09 14:43:52     24s] [NR-eGR] M1 has no routable track
[04/09 14:43:52     24s] [NR-eGR] M2 has single uniform track structure
[04/09 14:43:52     24s] [NR-eGR] M3 has single uniform track structure
[04/09 14:43:52     24s] (I)       build grid graph end
[04/09 14:43:52     24s] (I)       ===========================================================================
[04/09 14:43:52     24s] (I)       == Report All Rule Vias ==
[04/09 14:43:52     24s] (I)       ===========================================================================
[04/09 14:43:52     24s] (I)        Via Rule : (Default)
[04/09 14:43:52     24s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/09 14:43:52     24s] (I)       ---------------------------------------------------------------------------
[04/09 14:43:52     24s] (I)        1    2 : V1_V                       10 : V1_2CUT_E                
[04/09 14:43:52     24s] (I)        2    3 : V2_H                       14 : V2_2CUT_E                
[04/09 14:43:52     24s] (I)        3    4 : VL_H                       18 : VL_2CUT_E                
[04/09 14:43:52     24s] (I)        4    5 : VQ_H                       22 : VQ_2CUT_E                
[04/09 14:43:52     24s] (I)        5   26 : FY_2CUT_E                  26 : FY_2CUT_E                
[04/09 14:43:52     24s] (I)        6   30 : FT_2CUT_E                  30 : FT_2CUT_E                
[04/09 14:43:52     24s] (I)        7   34 : F1_2CUT_E                  34 : F1_2CUT_E                
[04/09 14:43:52     24s] (I)        8    0 : ---                         0 : ---                      
[04/09 14:43:52     24s] (I)       ===========================================================================
[04/09 14:43:52     24s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1257.14 MB )
[04/09 14:43:52     24s] (I)       Num PG vias on layer 1 : 0
[04/09 14:43:52     24s] (I)       Num PG vias on layer 2 : 0
[04/09 14:43:52     24s] (I)       Num PG vias on layer 3 : 0
[04/09 14:43:52     24s] [NR-eGR] Read 64 PG shapes
[04/09 14:43:52     24s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1257.14 MB )
[04/09 14:43:52     24s] [NR-eGR] #Routing Blockages  : 0
[04/09 14:43:52     24s] [NR-eGR] #Instance Blockages : 0
[04/09 14:43:52     24s] [NR-eGR] #PG Blockages       : 64
[04/09 14:43:52     24s] [NR-eGR] #Bump Blockages     : 0
[04/09 14:43:52     24s] [NR-eGR] #Boundary Blockages : 0
[04/09 14:43:52     24s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[04/09 14:43:52     24s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/09 14:43:52     24s] (I)       readDataFromPlaceDB
[04/09 14:43:52     24s] (I)       Read net information..
[04/09 14:43:52     24s] [NR-eGR] Read numTotalNets=773  numIgnoredNets=0
[04/09 14:43:52     24s] (I)       Read testcase time = 0.000 seconds
[04/09 14:43:52     24s] 
[04/09 14:43:52     24s] (I)       early_global_route_priority property id does not exist.
[04/09 14:43:52     24s] (I)       Start initializing grid graph
[04/09 14:43:52     24s] (I)       End initializing grid graph
[04/09 14:43:52     24s] (I)       Model blockages into capacity
[04/09 14:43:52     24s] (I)       Read Num Blocks=64  Num Prerouted Wires=0  Num CS=0
[04/09 14:43:52     24s] (I)       Started Modeling ( Curr Mem: 1257.14 MB )
[04/09 14:43:52     24s] (I)       Started Modeling Layer 1 ( Curr Mem: 1257.14 MB )
[04/09 14:43:52     24s] (I)       Started Modeling Layer 2 ( Curr Mem: 1257.14 MB )
[04/09 14:43:52     24s] (I)       Layer 1 (V) : #blockages 52 : #preroutes 0
[04/09 14:43:52     24s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1257.14 MB )
[04/09 14:43:52     24s] (I)       Started Modeling Layer 3 ( Curr Mem: 1257.14 MB )
[04/09 14:43:52     24s] (I)       Layer 2 (H) : #blockages 12 : #preroutes 0
[04/09 14:43:52     24s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1257.14 MB )
[04/09 14:43:52     24s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1257.14 MB )
[04/09 14:43:52     24s] (I)       Number of ignored nets = 0
[04/09 14:43:52     24s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/09 14:43:52     24s] (I)       Number of clock nets = 1.  Ignored: No
[04/09 14:43:52     24s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/09 14:43:52     24s] (I)       Number of special nets = 0.  Ignored: Yes
[04/09 14:43:52     24s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/09 14:43:52     24s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/09 14:43:52     24s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/09 14:43:52     24s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/09 14:43:52     24s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/09 14:43:52     24s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/09 14:43:52     24s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1257.1 MB
[04/09 14:43:52     24s] (I)       Ndr track 0 does not exist
[04/09 14:43:52     24s] (I)       Layer1  viaCost=200.00
[04/09 14:43:52     24s] (I)       Layer2  viaCost=100.00
[04/09 14:43:52     24s] (I)       ---------------------Grid Graph Info--------------------
[04/09 14:43:52     24s] (I)       Routing area        : (0, 0) - (196800, 85200)
[04/09 14:43:52     24s] (I)       Core area           : (8400, 8400) - (188400, 76800)
[04/09 14:43:52     24s] (I)       Site width          :   400  (dbu)
[04/09 14:43:52     24s] (I)       Row height          :  3600  (dbu)
[04/09 14:43:52     24s] (I)       GCell width         :  3600  (dbu)
[04/09 14:43:52     24s] (I)       GCell height        :  3600  (dbu)
[04/09 14:43:52     24s] (I)       Grid                :    55    24     3
[04/09 14:43:52     24s] (I)       Layer numbers       :     1     2     3
[04/09 14:43:52     24s] (I)       Vertical capacity   :     0  3600     0
[04/09 14:43:52     24s] (I)       Horizontal capacity :     0     0  3600
[04/09 14:43:52     24s] (I)       Default wire width  :   160   200   200
[04/09 14:43:52     24s] (I)       Default wire space  :   160   200   200
[04/09 14:43:52     24s] (I)       Default wire pitch  :   320   400   400
[04/09 14:43:52     24s] (I)       Default pitch size  :   320   400   400
[04/09 14:43:52     24s] (I)       First track coord   :     0   200   200
[04/09 14:43:52     24s] (I)       Num tracks per GCell: 11.25  9.00  9.00
[04/09 14:43:52     24s] (I)       Total num of tracks :     0   492   213
[04/09 14:43:52     24s] (I)       Num of masks        :     1     1     1
[04/09 14:43:52     24s] (I)       Num of trim masks   :     0     0     0
[04/09 14:43:52     24s] (I)       --------------------------------------------------------
[04/09 14:43:52     24s] 
[04/09 14:43:52     24s] [NR-eGR] ============ Routing rule table ============
[04/09 14:43:52     24s] [NR-eGR] Rule id: 0  Nets: 773 
[04/09 14:43:52     24s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/09 14:43:52     24s] (I)       Pitch:  L1=320  L2=400  L3=400
[04/09 14:43:52     24s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[04/09 14:43:52     24s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[04/09 14:43:52     24s] [NR-eGR] ========================================
[04/09 14:43:52     24s] [NR-eGR] 
[04/09 14:43:52     24s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/09 14:43:52     24s] (I)       blocked tracks on layer2 : = 752 / 11808 (6.37%)
[04/09 14:43:52     24s] (I)       blocked tracks on layer3 : = 1744 / 11715 (14.89%)
[04/09 14:43:52     24s] (I)       After initializing earlyGlobalRoute syMemory usage = 1257.1 MB
[04/09 14:43:52     24s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1257.14 MB )
[04/09 14:43:52     24s] (I)       Started Global Routing ( Curr Mem: 1257.14 MB )
[04/09 14:43:52     24s] (I)       ============= Initialization =============
[04/09 14:43:52     24s] (I)       totalPins=2357  totalGlobalPin=2246 (95.29%)
[04/09 14:43:52     24s] (I)       Started Build MST ( Curr Mem: 1257.14 MB )
[04/09 14:43:52     24s] (I)       Generate topology with single threads
[04/09 14:43:52     24s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1257.14 MB )
[04/09 14:43:52     24s] (I)       total 2D Cap : 21077 = (9996 H, 11081 V)
[04/09 14:43:52     24s] [NR-eGR] Layer group 1: route 773 net(s) in layer range [2, 3]
[04/09 14:43:52     24s] (I)       ============  Phase 1a Route ============
[04/09 14:43:52     24s] (I)       Started Phase 1a ( Curr Mem: 1257.14 MB )
[04/09 14:43:52     24s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1257.14 MB )
[04/09 14:43:52     24s] (I)       Usage: 3859 = (1897 H, 1962 V) = (18.98% H, 17.71% V) = (6.829e+03um H, 7.063e+03um V)
[04/09 14:43:52     24s] (I)       
[04/09 14:43:52     24s] (I)       ============  Phase 1b Route ============
[04/09 14:43:52     24s] (I)       Usage: 3859 = (1897 H, 1962 V) = (18.98% H, 17.71% V) = (6.829e+03um H, 7.063e+03um V)
[04/09 14:43:52     24s] (I)       
[04/09 14:43:52     24s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.389240e+04um
[04/09 14:43:52     24s] (I)       ============  Phase 1c Route ============
[04/09 14:43:52     24s] (I)       Usage: 3859 = (1897 H, 1962 V) = (18.98% H, 17.71% V) = (6.829e+03um H, 7.063e+03um V)
[04/09 14:43:52     24s] (I)       
[04/09 14:43:52     24s] (I)       ============  Phase 1d Route ============
[04/09 14:43:52     24s] (I)       Usage: 3859 = (1897 H, 1962 V) = (18.98% H, 17.71% V) = (6.829e+03um H, 7.063e+03um V)
[04/09 14:43:52     24s] (I)       
[04/09 14:43:52     24s] (I)       ============  Phase 1e Route ============
[04/09 14:43:52     24s] (I)       Started Phase 1e ( Curr Mem: 1257.14 MB )
[04/09 14:43:52     24s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1257.14 MB )
[04/09 14:43:52     24s] (I)       Usage: 3859 = (1897 H, 1962 V) = (18.98% H, 17.71% V) = (6.829e+03um H, 7.063e+03um V)
[04/09 14:43:52     24s] (I)       
[04/09 14:43:52     24s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.389240e+04um
[04/09 14:43:52     24s] [NR-eGR] 
[04/09 14:43:52     24s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1257.14 MB )
[04/09 14:43:52     24s] (I)       Run Multi-thread layer assignment with 1 threads
[04/09 14:43:52     24s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1257.14 MB )
[04/09 14:43:52     24s] (I)       ============  Phase 1l Route ============
[04/09 14:43:52     24s] (I)       
[04/09 14:43:52     24s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/09 14:43:52     24s] [NR-eGR]                        OverCon            
[04/09 14:43:52     24s] [NR-eGR]                         #Gcell     %Gcell
[04/09 14:43:52     24s] [NR-eGR]       Layer                (0)    OverCon 
[04/09 14:43:52     24s] [NR-eGR] ----------------------------------------------
[04/09 14:43:52     24s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[04/09 14:43:52     24s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[04/09 14:43:52     24s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[04/09 14:43:52     24s] [NR-eGR] ----------------------------------------------
[04/09 14:43:52     24s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[04/09 14:43:52     24s] [NR-eGR] 
[04/09 14:43:52     24s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1257.14 MB )
[04/09 14:43:52     24s] (I)       total 2D Cap : 21097 = (10006 H, 11091 V)
[04/09 14:43:52     24s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/09 14:43:52     24s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[04/09 14:43:52     24s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1257.1M
[04/09 14:43:52     24s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.010, REAL:0.005, MEM:1257.1M
[04/09 14:43:52     24s] OPERPROF: Starting HotSpotCal at level 1, MEM:1257.1M
[04/09 14:43:52     24s] [hotspot] +------------+---------------+---------------+
[04/09 14:43:52     24s] [hotspot] |            |   max hotspot | total hotspot |
[04/09 14:43:52     24s] [hotspot] +------------+---------------+---------------+
[04/09 14:43:52     24s] [hotspot] | normalized |          0.00 |          0.00 |
[04/09 14:43:52     24s] [hotspot] +------------+---------------+---------------+
[04/09 14:43:52     24s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/09 14:43:52     24s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/09 14:43:52     24s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1257.1M
[04/09 14:43:52     24s] 
[04/09 14:43:52     24s] === incrementalPlace Internal Loop 2 ===
[04/09 14:43:52     24s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1257.1M
[04/09 14:43:52     24s] Starting Early Global Route wiring: mem = 1257.1M
[04/09 14:43:52     24s] (I)       ============= track Assignment ============
[04/09 14:43:52     24s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1257.14 MB )
[04/09 14:43:52     24s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1257.14 MB )
[04/09 14:43:52     24s] (I)       Started Greedy Track Assignment ( Curr Mem: 1257.14 MB )
[04/09 14:43:52     24s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[04/09 14:43:52     24s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1257.14 MB )
[04/09 14:43:52     24s] (I)       Run Multi-thread track assignment
[04/09 14:43:52     24s] (I)       Finished Greedy Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1257.14 MB )
[04/09 14:43:52     24s] [NR-eGR] --------------------------------------------------------------------------
[04/09 14:43:52     24s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 2289
[04/09 14:43:52     24s] [NR-eGR]     M2  (2V) length: 7.587300e+03um, number of vias: 3253
[04/09 14:43:52     24s] [NR-eGR]     M3  (3H) length: 7.017600e+03um, number of vias: 0
[04/09 14:43:52     24s] [NR-eGR] Total length: 1.460490e+04um, number of vias: 5542
[04/09 14:43:52     24s] [NR-eGR] --------------------------------------------------------------------------
[04/09 14:43:52     24s] [NR-eGR] Total eGR-routed clock nets wire length: 6.552000e+02um 
[04/09 14:43:52     24s] [NR-eGR] --------------------------------------------------------------------------
[04/09 14:43:52     24s] Early Global Route wiring runtime: 0.00 seconds, mem = 1257.1M
[04/09 14:43:52     24s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.000, REAL:0.006, MEM:1257.1M
[04/09 14:43:52     24s] 0 delay mode for cte disabled.
[04/09 14:43:52     24s] SKP cleared!
[04/09 14:43:52     24s] 
[04/09 14:43:52     24s] *** Finished incrementalPlace (cpu=0:00:00.7, real=0:00:01.0)***
[04/09 14:43:52     24s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/09 14:43:52     24s] Type 'man IMPSP-9025' for more detail.
[04/09 14:43:52     24s] Start to check current routing status for nets...
[04/09 14:43:52     24s] All nets are already routed correctly.
[04/09 14:43:52     24s] End to check current routing status for nets (mem=1225.1M)
[04/09 14:43:52     24s] Extraction called for design 'PE' of instances=723 and nets=775 using extraction engine 'preRoute' .
[04/09 14:43:52     24s] PreRoute RC Extraction called for design PE.
[04/09 14:43:52     24s] RC Extraction called in multi-corner(1) mode.
[04/09 14:43:52     24s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/09 14:43:52     24s] Type 'man IMPEXT-6197' for more detail.
[04/09 14:43:52     24s] RCMode: PreRoute
[04/09 14:43:52     24s]       RC Corner Indexes            0   
[04/09 14:43:52     24s] Capacitance Scaling Factor   : 1.00000 
[04/09 14:43:52     24s] Resistance Scaling Factor    : 1.00000 
[04/09 14:43:52     24s] Clock Cap. Scaling Factor    : 1.00000 
[04/09 14:43:52     24s] Clock Res. Scaling Factor    : 1.00000 
[04/09 14:43:52     24s] Shrink Factor                : 1.00000
[04/09 14:43:52     24s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/09 14:43:52     24s] LayerId::1 widthSet size::1
[04/09 14:43:52     24s] LayerId::2 widthSet size::1
[04/09 14:43:52     24s] LayerId::3 widthSet size::1
[04/09 14:43:52     24s] LayerId::4 widthSet size::1
[04/09 14:43:52     24s] LayerId::5 widthSet size::1
[04/09 14:43:52     24s] LayerId::6 widthSet size::1
[04/09 14:43:52     24s] LayerId::7 widthSet size::1
[04/09 14:43:52     24s] LayerId::8 widthSet size::1
[04/09 14:43:52     24s] Updating RC grid for preRoute extraction ...
[04/09 14:43:52     24s] Initializing multi-corner resistance tables ...
[04/09 14:43:52     24s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1225.102M)
[04/09 14:43:52     24s] Compute RC Scale Done ...
[04/09 14:43:52     24s] **optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 905.4M, totSessionCpu=0:00:25 **
[04/09 14:43:52     24s] #################################################################################
[04/09 14:43:52     24s] # Design Stage: PreRoute
[04/09 14:43:52     24s] # Design Name: PE
[04/09 14:43:52     24s] # Design Mode: 130nm
[04/09 14:43:52     24s] # Analysis Mode: MMMC Non-OCV 
[04/09 14:43:52     24s] # Parasitics Mode: No SPEF/RCDB
[04/09 14:43:52     24s] # Signoff Settings: SI Off 
[04/09 14:43:52     24s] #################################################################################
[04/09 14:43:52     24s] AAE_INFO: 1 threads acquired from CTE.
[04/09 14:43:52     24s] Calculate delays in Single mode...
[04/09 14:43:52     24s] Topological Sorting (REAL = 0:00:00.0, MEM = 1235.1M, InitMEM = 1235.1M)
[04/09 14:43:52     24s] Start delay calculation (fullDC) (1 T). (MEM=1235.07)
[04/09 14:43:52     25s] End AAE Lib Interpolated Model. (MEM=1235.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 14:43:52     25s] Total number of fetched objects 832
[04/09 14:43:52     25s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 14:43:52     25s] End delay calculation. (MEM=1282.77 CPU=0:00:00.0 REAL=0:00:00.0)
[04/09 14:43:52     25s] End delay calculation (fullDC). (MEM=1282.77 CPU=0:00:00.1 REAL=0:00:00.0)
[04/09 14:43:52     25s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1282.8M) ***
[04/09 14:43:52     25s] Deleting Lib Analyzer.
[04/09 14:43:52     25s] Begin: GigaOpt DRV Optimization
[04/09 14:43:52     25s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -max_fanout -preCTS
[04/09 14:43:52     25s] Info: 1 ideal net excluded from IPO operation.
[04/09 14:43:52     25s] Info: 1 clock net  excluded from IPO operation.
[04/09 14:43:52     25s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:25.1/0:01:09.3 (0.4), mem = 1282.8M
[04/09 14:43:52     25s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.10941.7
[04/09 14:43:52     25s] PhyDesignGrid: maxLocalDensity 3.00
[04/09 14:43:52     25s] ### Creating PhyDesignMc. totSessionCpu=0:00:25.1 mem=1282.8M
[04/09 14:43:52     25s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/09 14:43:52     25s] OPERPROF: Starting DPlace-Init at level 1, MEM:1282.8M
[04/09 14:43:52     25s] #spOpts: N=130 minPadR=1.1 
[04/09 14:43:52     25s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1282.8M
[04/09 14:43:52     25s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1282.8M
[04/09 14:43:52     25s] Core basic site is IBM13SITE
[04/09 14:43:52     25s] SiteArray: non-trimmed site array dimensions = 19 x 450
[04/09 14:43:52     25s] SiteArray: use 40,960 bytes
[04/09 14:43:52     25s] SiteArray: current memory after site array memory allocation 1282.8M
[04/09 14:43:52     25s] SiteArray: FP blocked sites are writable
[04/09 14:43:52     25s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/09 14:43:52     25s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1282.8M
[04/09 14:43:52     25s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1282.8M
[04/09 14:43:52     25s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.025, MEM:1282.8M
[04/09 14:43:52     25s] OPERPROF:     Starting CMU at level 3, MEM:1282.8M
[04/09 14:43:52     25s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1282.8M
[04/09 14:43:52     25s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.025, MEM:1282.8M
[04/09 14:43:52     25s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1282.8MB).
[04/09 14:43:52     25s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.027, MEM:1282.8M
[04/09 14:43:52     25s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:25.1 mem=1282.8M
[04/09 14:43:52     25s] 
[04/09 14:43:52     25s] Creating Lib Analyzer ...
[04/09 14:43:52     25s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[04/09 14:43:52     25s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[04/09 14:43:52     25s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[04/09 14:43:52     25s] 
[04/09 14:43:52     25s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:25.5 mem=1282.8M
[04/09 14:43:52     25s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:25.5 mem=1282.8M
[04/09 14:43:52     25s] Creating Lib Analyzer, finished. 
[04/09 14:43:52     25s] 
[04/09 14:43:52     25s] #optDebug: {2, 1.000, 0.8500} {3, 0.500, 0.8390} 
[04/09 14:43:52     25s] ### Creating LA Mngr. totSessionCpu=0:00:25.5 mem=1282.8M
[04/09 14:43:52     25s] ### Creating LA Mngr, finished. totSessionCpu=0:00:25.5 mem=1282.8M
[04/09 14:43:53     26s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1301.9M
[04/09 14:43:53     26s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1301.9M
[04/09 14:43:53     26s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/09 14:43:53     26s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/09 14:43:53     26s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/09 14:43:53     26s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/09 14:43:53     26s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/09 14:43:53     26s] Info: violation cost 15.010457 (cap = 4.010458, tran = 0.000000, len = 0.000000, fanout load = 11.000000, fanout count = 0.000000, glitch 0.000000)
[04/09 14:43:53     26s] |     0|     0|     0.00|    11|    11|    -0.00|    15|    15|     0|     0|    -0.60|   -11.20|       0|       0|       0|  72.94|          |         |
[04/09 14:43:53     26s] Info: violation cost 2.051683 (cap = 0.051683, tran = 0.000000, len = 0.000000, fanout load = 2.000000, fanout count = 0.000000, glitch 0.000000)
[04/09 14:43:53     26s] |     0|     0|     0.00|     2|     2|    -0.00|     5|     5|     0|     0|    -1.09|   -20.87|      28|       0|       2|  73.71| 0:00:00.0|  1307.9M|
[04/09 14:43:53     26s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/09 14:43:53     26s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.20|   -22.00|       7|       0|       0|  73.71| 0:00:00.0|  1307.9M|
[04/09 14:43:53     26s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/09 14:43:53     26s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.20|   -22.00|       0|       0|       0|  73.71| 0:00:00.0|  1307.9M|
[04/09 14:43:53     26s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/09 14:43:53     26s] 
[04/09 14:43:53     26s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=1307.9M) ***
[04/09 14:43:53     26s] 
[04/09 14:43:53     26s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1323.9M
[04/09 14:43:53     26s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1323.9M
[04/09 14:43:53     26s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1323.9M
[04/09 14:43:53     26s] OPERPROF:       Starting CMU at level 4, MEM:1323.9M
[04/09 14:43:53     26s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.000, MEM:1323.9M
[04/09 14:43:53     26s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.026, MEM:1323.9M
[04/09 14:43:53     26s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1323.9M
[04/09 14:43:53     26s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1323.9M
[04/09 14:43:53     26s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.028, MEM:1323.9M
[04/09 14:43:53     26s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.028, MEM:1323.9M
[04/09 14:43:53     26s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.10941.3
[04/09 14:43:53     26s] OPERPROF: Starting RefinePlace at level 1, MEM:1323.9M
[04/09 14:43:53     26s] *** Starting refinePlace (0:00:26.4 mem=1323.9M) ***
[04/09 14:43:53     26s] Total net bbox length = 1.347e+04 (6.624e+03 6.843e+03) (ext = 1.589e+03)
[04/09 14:43:53     26s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 14:43:53     26s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1323.9M
[04/09 14:43:53     26s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1323.9M
[04/09 14:43:53     26s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1323.9M
[04/09 14:43:53     26s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1323.9M
[04/09 14:43:53     26s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1323.9M
[04/09 14:43:53     26s] Starting refinePlace ...
[04/09 14:43:53     26s] ** Cut row section cpu time 0:00:00.0.
[04/09 14:43:53     26s]    Spread Effort: high, pre-route mode, useDDP on.
[04/09 14:43:53     26s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1323.9MB) @(0:00:26.4 - 0:00:26.4).
[04/09 14:43:53     26s] Move report: preRPlace moves 116 insts, mean move: 1.37 um, max move: 6.40 um
[04/09 14:43:53     26s] 	Max move on inst (FE_OFC239_fire_in): (54.80, 73.20) --> (57.60, 69.60)
[04/09 14:43:53     26s] 	Length: 5 sites, height: 1 rows, site name: IBM13SITE, cell type: BUFX3TS
[04/09 14:43:53     26s] wireLenOptFixPriorityInst 0 inst fixed
[04/09 14:43:53     26s] 
[04/09 14:43:53     26s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[04/09 14:43:53     26s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 14:43:53     26s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1323.9MB) @(0:00:26.4 - 0:00:26.4).
[04/09 14:43:53     26s] Move report: Detail placement moves 116 insts, mean move: 1.37 um, max move: 6.40 um
[04/09 14:43:53     26s] 	Max move on inst (FE_OFC239_fire_in): (54.80, 73.20) --> (57.60, 69.60)
[04/09 14:43:53     26s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1323.9MB
[04/09 14:43:53     26s] Statistics of distance of Instance movement in refine placement:
[04/09 14:43:53     26s]   maximum (X+Y) =         6.40 um
[04/09 14:43:53     26s]   inst (FE_OFC239_fire_in) with max move: (54.8, 73.2) -> (57.6, 69.6)
[04/09 14:43:53     26s]   mean    (X+Y) =         1.37 um
[04/09 14:43:53     26s] Summary Report:
[04/09 14:43:53     26s] Instances move: 116 (out of 758 movable)
[04/09 14:43:53     26s] Instances flipped: 0
[04/09 14:43:53     26s] Mean displacement: 1.37 um
[04/09 14:43:53     26s] Max displacement: 6.40 um (Instance: FE_OFC239_fire_in) (54.8, 73.2) -> (57.6, 69.6)
[04/09 14:43:53     26s] 	Length: 5 sites, height: 1 rows, site name: IBM13SITE, cell type: BUFX3TS
[04/09 14:43:53     26s] Total instances moved : 116
[04/09 14:43:53     26s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.009, MEM:1323.9M
[04/09 14:43:53     26s] Total net bbox length = 1.353e+04 (6.666e+03 6.859e+03) (ext = 1.597e+03)
[04/09 14:43:53     26s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1323.9MB
[04/09 14:43:53     26s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1323.9MB) @(0:00:26.4 - 0:00:26.4).
[04/09 14:43:53     26s] *** Finished refinePlace (0:00:26.4 mem=1323.9M) ***
[04/09 14:43:53     26s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.10941.3
[04/09 14:43:53     26s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.011, MEM:1323.9M
[04/09 14:43:53     26s] *** maximum move = 6.40 um ***
[04/09 14:43:53     26s] *** Finished re-routing un-routed nets (1323.9M) ***
[04/09 14:43:53     26s] OPERPROF: Starting DPlace-Init at level 1, MEM:1323.9M
[04/09 14:43:53     26s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1323.9M
[04/09 14:43:53     26s] OPERPROF:     Starting CMU at level 3, MEM:1323.9M
[04/09 14:43:53     26s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1323.9M
[04/09 14:43:53     26s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.025, MEM:1323.9M
[04/09 14:43:53     26s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1323.9M
[04/09 14:43:53     26s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1323.9M
[04/09 14:43:53     26s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.027, MEM:1323.9M
[04/09 14:43:53     26s] 
[04/09 14:43:53     26s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1323.9M) ***
[04/09 14:43:53     26s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.10941.7
[04/09 14:43:53     26s] *** DrvOpt [finish] : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:00:26.4/0:01:10.6 (0.4), mem = 1288.8M
[04/09 14:43:53     26s] End: GigaOpt DRV Optimization
[04/09 14:43:53     26s] GigaOpt DRV: restore maxLocalDensity to 0.98
[04/09 14:43:53     26s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1241.8M
[04/09 14:43:53     26s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.025, MEM:1241.8M
[04/09 14:43:53     26s] 
------------------------------------------------------------
     Summary (cpu=0.02min real=0.02min mem=1241.8M)                             
------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.196  | -0.545  | -1.196  |
|           TNS (ns):| -21.998 | -5.706  | -21.998 |
|    Violating Paths:|   30    |   20    |   30    |
|          All Paths:|   211   |   64    |   211   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.474%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 932.4M, totSessionCpu=0:00:26 **
[04/09 14:43:53     26s] *** Timing NOT met, worst failing slack is -1.196
[04/09 14:43:53     26s] *** Check timing (0:00:00.0)
[04/09 14:43:53     26s] Deleting Lib Analyzer.
[04/09 14:43:53     26s] Begin: GigaOpt Optimization in WNS mode
[04/09 14:43:53     26s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[04/09 14:43:53     26s] Info: 1 ideal net excluded from IPO operation.
[04/09 14:43:53     26s] Info: 1 clock net  excluded from IPO operation.
[04/09 14:43:53     26s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:26.5/0:01:10.6 (0.4), mem = 1241.8M
[04/09 14:43:53     26s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.10941.8
[04/09 14:43:53     26s] PhyDesignGrid: maxLocalDensity 1.00
[04/09 14:43:53     26s] ### Creating PhyDesignMc. totSessionCpu=0:00:26.5 mem=1241.8M
[04/09 14:43:53     26s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/09 14:43:53     26s] OPERPROF: Starting DPlace-Init at level 1, MEM:1241.8M
[04/09 14:43:53     26s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[04/09 14:43:53     26s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1241.8M
[04/09 14:43:53     26s] OPERPROF:     Starting CMU at level 3, MEM:1241.8M
[04/09 14:43:53     26s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1241.8M
[04/09 14:43:53     26s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.025, MEM:1241.8M
[04/09 14:43:53     26s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1241.8MB).
[04/09 14:43:53     26s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.027, MEM:1241.8M
[04/09 14:43:53     26s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:26.5 mem=1241.8M
[04/09 14:43:53     26s] 
[04/09 14:43:53     26s] Creating Lib Analyzer ...
[04/09 14:43:53     26s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[04/09 14:43:53     26s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[04/09 14:43:53     26s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[04/09 14:43:53     26s] 
[04/09 14:43:54     26s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:26.8 mem=1241.8M
[04/09 14:43:54     26s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:26.8 mem=1241.8M
[04/09 14:43:54     26s] Creating Lib Analyzer, finished. 
[04/09 14:43:54     26s] 
[04/09 14:43:54     26s] #optDebug: {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[04/09 14:43:54     26s] ### Creating LA Mngr. totSessionCpu=0:00:26.8 mem=1241.8M
[04/09 14:43:54     26s] ### Creating LA Mngr, finished. totSessionCpu=0:00:26.8 mem=1241.8M
[04/09 14:43:55     28s] *info: 1 clock net excluded
[04/09 14:43:55     28s] *info: 2 special nets excluded.
[04/09 14:43:55     28s] *info: 1 ideal net excluded from IPO operation.
[04/09 14:43:55     28s] *info: 2 no-driver nets excluded.
[04/09 14:43:56     28s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.10941.1
[04/09 14:43:56     29s] PathGroup :  reg2reg  TargetSlack : 0.0556 
[04/09 14:43:56     29s] ** GigaOpt Optimizer WNS Slack -1.196 TNS Slack -21.998 Density 75.47
[04/09 14:43:56     29s] Optimizer WNS Pass 0
[04/09 14:43:56     29s] OptDebug: Start of Optimizer WNS Pass 0: default* WNS -1.196 TNS -21.998; reg2reg* WNS -0.545 TNS -5.707; HEPG WNS -0.545 TNS -5.707; all paths WNS -1.196 TNS -21.998
[04/09 14:43:56     29s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1260.9M
[04/09 14:43:56     29s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1260.9M
[04/09 14:43:56     29s] Active Path Group: reg2reg  
[04/09 14:43:56     29s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
[04/09 14:43:56     29s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
[04/09 14:43:56     29s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
[04/09 14:43:56     29s] |  -0.545|   -1.196|  -5.707|  -21.998|    75.47%|   0:00:00.0| 1276.9M|   typical|  reg2reg| tmp_reg_30_/D        |
[04/09 14:43:56     29s] |  -0.414|   -1.084|  -4.201|  -21.073|    75.61%|   0:00:00.0| 1316.6M|   typical|  reg2reg| tmp_reg_30_/D        |
[04/09 14:43:56     29s] |  -0.376|   -2.104|  -3.276|  -47.408|    76.57%|   0:00:00.0| 1316.6M|   typical|  reg2reg| tmp_reg_30_/D        |
[04/09 14:43:56     29s] |  -0.326|   -2.054|  -3.011|  -47.150|    76.56%|   0:00:00.0| 1316.6M|   typical|  reg2reg| tmp_reg_30_/D        |
[04/09 14:43:56     29s] |  -0.240|   -2.212|  -2.033|  -50.731|    77.59%|   0:00:00.0| 1316.6M|   typical|  reg2reg| tmp_reg_30_/D        |
[04/09 14:43:56     29s] |  -0.197|   -2.212|  -1.396|  -50.605|    77.60%|   0:00:00.0| 1316.6M|   typical|  reg2reg| tmp_reg_30_/D        |
[04/09 14:43:56     29s] |  -0.161|   -2.212|  -0.853|  -50.829|    77.99%|   0:00:00.0| 1316.6M|   typical|  reg2reg| tmp_reg_29_/D        |
[04/09 14:43:56     29s] |  -0.123|   -2.212|  -0.440|  -51.108|    78.23%|   0:00:00.0| 1316.6M|   typical|  reg2reg| tmp_reg_29_/D        |
[04/09 14:43:56     29s] |  -0.089|   -2.212|  -0.248|  -51.103|    78.35%|   0:00:00.0| 1316.6M|   typical|  reg2reg| tmp_reg_29_/D        |
[04/09 14:43:56     29s] |  -0.053|   -2.212|  -0.102|  -51.153|    78.43%|   0:00:00.0| 1316.6M|   typical|  reg2reg| tmp_reg_29_/D        |
[04/09 14:43:56     29s] |  -0.021|   -2.189|  -0.028|  -50.877|    78.63%|   0:00:00.0| 1316.6M|   typical|  reg2reg| tmp_reg_29_/D        |
[04/09 14:43:56     29s] |   0.034|   -2.174|   0.000|  -50.889|    78.96%|   0:00:00.0| 1316.6M|   typical|  reg2reg| tmp_reg_29_/D        |
[04/09 14:43:56     29s] |   0.070|   -2.174|   0.000|  -50.889|    79.25%|   0:00:00.0| 1316.6M|   typical|  reg2reg| tmp_reg_29_/D        |
[04/09 14:43:56     29s] |   0.070|   -2.174|   0.000|  -50.889|    79.25%|   0:00:00.0| 1316.6M|   typical|  reg2reg| tmp_reg_29_/D        |
[04/09 14:43:56     29s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
[04/09 14:43:56     29s] 
[04/09 14:43:56     29s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1316.6M) ***
[04/09 14:43:56     29s] Active Path Group: default 
[04/09 14:43:56     29s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
[04/09 14:43:56     29s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
[04/09 14:43:56     29s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
[04/09 14:43:56     29s] |  -2.174|   -2.174| -50.889|  -50.889|    79.25%|   0:00:00.0| 1316.6M|   typical|  default| tmp_reg_29_/D        |
[04/09 14:43:56     29s] |  -1.982|   -1.982| -46.865|  -46.865|    79.37%|   0:00:00.0| 1316.6M|   typical|  default| tmp_reg_29_/D        |
[04/09 14:43:56     29s] |  -1.212|   -1.212| -27.287|  -27.287|    79.54%|   0:00:00.0| 1316.6M|   typical|  default| tmp_reg_29_/D        |
[04/09 14:43:56     29s] |  -1.146|   -1.146| -25.670|  -25.670|    79.78%|   0:00:00.0| 1316.6M|   typical|  default| tmp_reg_29_/D        |
[04/09 14:43:56     29s] |  -1.063|   -1.063| -23.804|  -23.804|    79.80%|   0:00:00.0| 1316.6M|   typical|  default| tmp_reg_29_/D        |
[04/09 14:43:56     29s] |  -1.012|   -1.012| -21.572|  -21.572|    79.98%|   0:00:00.0| 1316.6M|   typical|  default| tmp_reg_31_/D        |
[04/09 14:43:56     29s] |  -0.961|   -0.961| -20.333|  -20.333|    80.07%|   0:00:00.0| 1316.6M|   typical|  default| tmp_reg_31_/D        |
[04/09 14:43:56     29s] |  -0.924|   -0.924| -19.700|  -19.700|    80.28%|   0:00:00.0| 1316.6M|   typical|  default| tmp_reg_31_/D        |
[04/09 14:43:56     29s] |  -0.893|   -0.893| -19.408|  -19.408|    80.44%|   0:00:00.0| 1316.6M|   typical|  default| tmp_reg_31_/D        |
[04/09 14:43:56     29s] |  -0.864|   -0.864| -18.019|  -18.019|    80.50%|   0:00:00.0| 1316.6M|   typical|  default| tmp_reg_31_/D        |
[04/09 14:43:57     29s] |  -0.840|   -0.840| -17.376|  -17.376|    80.89%|   0:00:01.0| 1316.6M|   typical|  default| tmp_reg_31_/D        |
[04/09 14:43:57     29s] |  -0.808|   -0.808| -16.979|  -16.979|    80.85%|   0:00:00.0| 1316.6M|   typical|  default| tmp_reg_31_/D        |
[04/09 14:43:57     29s] |  -0.769|   -0.769| -15.952|  -15.952|    80.87%|   0:00:00.0| 1316.6M|   typical|  default| tmp_reg_31_/D        |
[04/09 14:43:57     29s] |  -0.735|   -0.735| -15.103|  -15.103|    81.09%|   0:00:00.0| 1316.6M|   typical|  default| tmp_reg_31_/D        |
[04/09 14:43:57     29s] |  -0.733|   -0.733| -15.160|  -15.160|    81.05%|   0:00:00.0| 1316.6M|   typical|  default| tmp_reg_31_/D        |
[04/09 14:43:57     29s] |  -0.705|   -0.705| -14.280|  -14.280|    81.57%|   0:00:00.0| 1316.6M|   typical|  default| tmp_reg_31_/D        |
[04/09 14:43:57     30s] |  -0.663|   -0.663| -13.231|  -13.231|    81.63%|   0:00:00.0| 1316.6M|   typical|  default| tmp_reg_13_/D        |
[04/09 14:43:57     30s] |  -0.637|   -0.637| -13.215|  -13.215|    81.78%|   0:00:00.0| 1316.6M|   typical|  default| tmp_reg_13_/D        |
[04/09 14:43:57     30s] |  -0.602|   -0.602| -12.671|  -12.671|    81.91%|   0:00:00.0| 1316.6M|   typical|  default| tmp_reg_21_/D        |
[04/09 14:43:57     30s] |  -0.589|   -0.589| -12.384|  -12.384|    81.96%|   0:00:00.0| 1316.6M|   typical|  default| tmp_reg_31_/D        |
[04/09 14:43:57     30s] |  -0.557|   -0.557| -11.792|  -11.792|    82.28%|   0:00:00.0| 1316.6M|   typical|  default| tmp_reg_20_/D        |
[04/09 14:43:57     30s] |  -0.529|   -0.529| -11.267|  -11.267|    82.74%|   0:00:00.0| 1316.6M|   typical|  default| tmp_reg_12_/D        |
[04/09 14:43:57     30s] |  -0.512|   -0.512| -11.051|  -11.051|    83.26%|   0:00:00.0| 1316.6M|   typical|  default| tmp_reg_26_/D        |
[04/09 14:43:57     30s] |  -0.489|   -0.489| -10.912|  -10.912|    83.36%|   0:00:00.0| 1316.6M|   typical|  default| tmp_reg_31_/D        |
[04/09 14:43:57     30s] |  -0.472|   -0.472| -10.236|  -10.236|    83.82%|   0:00:00.0| 1316.6M|   typical|  default| tmp_reg_31_/D        |
[04/09 14:43:57     30s] |  -0.447|   -0.447|  -9.811|   -9.811|    83.80%|   0:00:00.0| 1316.6M|   typical|  default| tmp_reg_31_/D        |
[04/09 14:43:57     30s] |  -0.437|   -0.437|  -9.347|   -9.347|    84.61%|   0:00:00.0| 1316.6M|   typical|  default| tmp_reg_23_/D        |
[04/09 14:43:57     30s] |  -0.415|   -0.415|  -8.883|   -8.883|    84.77%|   0:00:00.0| 1316.6M|   typical|  default| tmp_reg_23_/D        |
[04/09 14:43:58     30s] |  -0.394|   -0.394|  -8.422|   -8.422|    85.32%|   0:00:01.0| 1316.6M|   typical|  default| tmp_reg_28_/D        |
[04/09 14:43:58     31s] |  -0.363|   -0.363|  -7.978|   -7.978|    86.32%|   0:00:00.0| 1316.6M|   typical|  default| tmp_reg_30_/D        |
[04/09 14:43:58     31s] |  -0.341|   -0.341|  -7.213|   -7.213|    86.62%|   0:00:00.0| 1316.6M|   typical|  default| tmp_reg_26_/D        |
[04/09 14:43:59     32s] |  -0.327|   -0.327|  -6.768|   -6.768|    87.47%|   0:00:01.0| 1316.6M|   typical|  default| tmp_reg_13_/D        |
[04/09 14:44:00     33s] |  -0.303|   -0.303|  -6.240|   -6.240|    87.88%|   0:00:01.0| 1316.6M|   typical|  default| tmp_reg_24_/D        |
[04/09 14:44:00     33s] |  -0.292|   -0.292|  -6.030|   -6.030|    88.35%|   0:00:00.0| 1316.6M|   typical|  default| tmp_reg_26_/D        |
[04/09 14:44:01     33s] |  -0.283|   -0.283|  -5.827|   -5.827|    88.63%|   0:00:01.0| 1316.6M|   typical|  default| tmp_reg_20_/D        |
[04/09 14:44:01     33s] |  -0.277|   -0.277|  -5.607|   -5.607|    88.87%|   0:00:00.0| 1316.6M|   typical|  default| tmp_reg_22_/D        |
[04/09 14:44:01     34s] |  -0.258|   -0.258|  -5.130|   -5.130|    89.12%|   0:00:00.0| 1316.6M|   typical|  default| tmp_reg_28_/D        |
[04/09 14:44:02     34s] |  -0.235|   -0.235|  -4.981|   -4.981|    89.19%|   0:00:01.0| 1316.6M|   typical|  default| tmp_reg_31_/D        |
[04/09 14:44:03     36s] |  -0.217|   -0.217|  -4.629|   -4.629|    89.94%|   0:00:01.0| 1316.6M|   typical|  default| tmp_reg_26_/D        |
[04/09 14:44:04     36s] |  -0.211|   -0.211|  -4.355|   -4.355|    90.39%|   0:00:01.0| 1316.6M|   typical|  default| tmp_reg_31_/D        |
[04/09 14:44:04     37s] |  -0.202|   -0.202|  -4.261|   -4.261|    90.43%|   0:00:00.0| 1316.6M|   typical|  default| tmp_reg_14_/D        |
[04/09 14:44:05     37s] |  -0.195|   -0.195|  -4.035|   -4.035|    90.87%|   0:00:01.0| 1316.6M|   typical|  default| tmp_reg_31_/D        |
[04/09 14:44:05     38s] |  -0.195|   -0.195|  -3.910|   -3.910|    90.73%|   0:00:00.0| 1316.6M|   typical|  default| tmp_reg_31_/D        |
[04/09 14:44:06     38s] |  -0.195|   -0.195|  -3.712|   -3.712|    91.10%|   0:00:01.0| 1316.6M|   typical|  default| tmp_reg_31_/D        |
[04/09 14:44:06     38s] |  -0.195|   -0.195|  -3.705|   -3.705|    91.23%|   0:00:00.0| 1316.6M|   typical|  default| tmp_reg_31_/D        |
[04/09 14:44:06     38s] |  -0.195|   -0.195|  -3.681|   -3.681|    91.31%|   0:00:00.0| 1316.6M|   typical|  default| tmp_reg_31_/D        |
[04/09 14:44:06     39s] |  -0.195|   -0.195|  -3.687|   -3.687|    91.40%|   0:00:00.0| 1316.6M|   typical|  default| tmp_reg_31_/D        |
[04/09 14:44:06     39s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
[04/09 14:44:06     39s] 
[04/09 14:44:06     39s] *** Finish Core Optimize Step (cpu=0:00:09.9 real=0:00:10.0 mem=1316.6M) ***
[04/09 14:44:06     39s] 
[04/09 14:44:06     39s] *** Finished Optimize Step Cumulative (cpu=0:00:10.2 real=0:00:10.0 mem=1316.6M) ***
[04/09 14:44:06     39s] OptDebug: End of Optimizer WNS Pass 0: default* WNS -0.195 TNS -3.687; reg2reg* WNS 0.139 TNS 0.000; HEPG WNS 0.139 TNS 0.000; all paths WNS -0.195 TNS -3.687
[04/09 14:44:06     39s] ** GigaOpt Optimizer WNS Slack -0.195 TNS Slack -3.687 Density 91.40
[04/09 14:44:06     39s] Placement Snapshot: Density distribution:
[04/09 14:44:06     39s] [1.00 -  +++]: 0 (0.00%)
[04/09 14:44:06     39s] [0.95 - 1.00]: 0 (0.00%)
[04/09 14:44:06     39s] [0.90 - 0.95]: 0 (0.00%)
[04/09 14:44:06     39s] [0.85 - 0.90]: 0 (0.00%)
[04/09 14:44:06     39s] [0.80 - 0.85]: 0 (0.00%)
[04/09 14:44:06     39s] [0.75 - 0.80]: 0 (0.00%)
[04/09 14:44:06     39s] [0.70 - 0.75]: 0 (0.00%)
[04/09 14:44:06     39s] [0.65 - 0.70]: 0 (0.00%)
[04/09 14:44:06     39s] [0.60 - 0.65]: 0 (0.00%)
[04/09 14:44:06     39s] [0.55 - 0.60]: 0 (0.00%)
[04/09 14:44:06     39s] [0.50 - 0.55]: 0 (0.00%)
[04/09 14:44:06     39s] [0.45 - 0.50]: 0 (0.00%)
[04/09 14:44:06     39s] [0.40 - 0.45]: 0 (0.00%)
[04/09 14:44:06     39s] [0.35 - 0.40]: 0 (0.00%)
[04/09 14:44:06     39s] [0.30 - 0.35]: 1 (10.00%)
[04/09 14:44:06     39s] [0.25 - 0.30]: 2 (20.00%)
[04/09 14:44:06     39s] [0.20 - 0.25]: 0 (0.00%)
[04/09 14:44:06     39s] [0.15 - 0.20]: 1 (10.00%)
[04/09 14:44:06     39s] [0.10 - 0.15]: 1 (10.00%)
[04/09 14:44:06     39s] [0.05 - 0.10]: 2 (20.00%)
[04/09 14:44:06     39s] [0.00 - 0.05]: 3 (30.00%)
[04/09 14:44:06     39s] Begin: Area Reclaim Optimization
[04/09 14:44:06     39s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:39.3/0:01:23.4 (0.5), mem = 1316.6M
[04/09 14:44:06     39s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1316.6M
[04/09 14:44:06     39s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1316.6M
[04/09 14:44:06     39s] Reclaim Optimization WNS Slack -0.195  TNS Slack -3.687 Density 91.40
[04/09 14:44:06     39s] +----------+---------+--------+--------+------------+--------+
[04/09 14:44:06     39s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/09 14:44:06     39s] +----------+---------+--------+--------+------------+--------+
[04/09 14:44:06     39s] |    91.40%|        -|  -0.195|  -3.687|   0:00:00.0| 1316.6M|
[04/09 14:44:06     39s] #optDebug: <stH: 3.6000 MiSeL: 57.9920>
[04/09 14:44:06     39s] |    90.81%|        8|  -0.195|  -3.387|   0:00:00.0| 1316.6M|
[04/09 14:44:07     39s] |    89.19%|       52|  -0.169|  -3.116|   0:00:01.0| 1316.6M|
[04/09 14:44:07     39s] |    89.08%|        4|  -0.169|  -3.116|   0:00:00.0| 1316.6M|
[04/09 14:44:07     39s] |    89.08%|        0|  -0.169|  -3.116|   0:00:00.0| 1316.6M|
[04/09 14:44:07     39s] +----------+---------+--------+--------+------------+--------+
[04/09 14:44:07     39s] Reclaim Optimization End WNS Slack -0.169  TNS Slack -3.116 Density 89.08
[04/09 14:44:07     39s] 
[04/09 14:44:07     39s] ** Summary: Restruct = 0 Buffer Deletion = 7 Declone = 1 Resize = 51 **
[04/09 14:44:07     39s] --------------------------------------------------------------
[04/09 14:44:07     39s] |                                   | Total     | Sequential |
[04/09 14:44:07     39s] --------------------------------------------------------------
[04/09 14:44:07     39s] | Num insts resized                 |      47  |       4    |
[04/09 14:44:07     39s] | Num insts undone                  |       5  |       1    |
[04/09 14:44:07     39s] | Num insts Downsized               |      47  |       4    |
[04/09 14:44:07     39s] | Num insts Samesized               |       0  |       0    |
[04/09 14:44:07     39s] | Num insts Upsized                 |       0  |       0    |
[04/09 14:44:07     39s] | Num multiple commits+uncommits    |       4  |       -    |
[04/09 14:44:07     39s] --------------------------------------------------------------
[04/09 14:44:07     39s] End: Core Area Reclaim Optimization (cpu = 0:00:00.4) (real = 0:00:01.0) **
[04/09 14:44:07     39s] *** AreaOpt [finish] : cpu/real = 0:00:00.4/0:00:00.5 (1.0), totSession cpu/real = 0:00:39.7/0:01:23.9 (0.5), mem = 1316.6M
[04/09 14:44:07     39s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=1316.55M, totSessionCpu=0:00:40).
[04/09 14:44:07     39s] Placement Snapshot: Density distribution:
[04/09 14:44:07     39s] [1.00 -  +++]: 0 (0.00%)
[04/09 14:44:07     39s] [0.95 - 1.00]: 0 (0.00%)
[04/09 14:44:07     39s] [0.90 - 0.95]: 0 (0.00%)
[04/09 14:44:07     39s] [0.85 - 0.90]: 0 (0.00%)
[04/09 14:44:07     39s] [0.80 - 0.85]: 0 (0.00%)
[04/09 14:44:07     39s] [0.75 - 0.80]: 0 (0.00%)
[04/09 14:44:07     39s] [0.70 - 0.75]: 0 (0.00%)
[04/09 14:44:07     39s] [0.65 - 0.70]: 0 (0.00%)
[04/09 14:44:07     39s] [0.60 - 0.65]: 0 (0.00%)
[04/09 14:44:07     39s] [0.55 - 0.60]: 0 (0.00%)
[04/09 14:44:07     39s] [0.50 - 0.55]: 0 (0.00%)
[04/09 14:44:07     39s] [0.45 - 0.50]: 0 (0.00%)
[04/09 14:44:07     39s] [0.40 - 0.45]: 0 (0.00%)
[04/09 14:44:07     39s] [0.35 - 0.40]: 0 (0.00%)
[04/09 14:44:07     39s] [0.30 - 0.35]: 2 (20.00%)
[04/09 14:44:07     39s] [0.25 - 0.30]: 1 (10.00%)
[04/09 14:44:07     39s] [0.20 - 0.25]: 1 (10.00%)
[04/09 14:44:07     39s] [0.15 - 0.20]: 0 (0.00%)
[04/09 14:44:07     39s] [0.10 - 0.15]: 2 (20.00%)
[04/09 14:44:07     39s] [0.05 - 0.10]: 2 (20.00%)
[04/09 14:44:07     39s] [0.00 - 0.05]: 2 (20.00%)
[04/09 14:44:07     39s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.10941.1
[04/09 14:44:07     39s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1316.6M
[04/09 14:44:07     39s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1316.6M
[04/09 14:44:07     39s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1316.6M
[04/09 14:44:07     39s] OPERPROF:       Starting CMU at level 4, MEM:1316.6M
[04/09 14:44:07     39s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1316.6M
[04/09 14:44:07     39s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.027, MEM:1316.6M
[04/09 14:44:07     39s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.029, MEM:1316.6M
[04/09 14:44:07     39s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.029, MEM:1316.6M
[04/09 14:44:07     39s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.10941.4
[04/09 14:44:07     39s] OPERPROF: Starting RefinePlace at level 1, MEM:1316.6M
[04/09 14:44:07     39s] *** Starting refinePlace (0:00:39.8 mem=1316.6M) ***
[04/09 14:44:07     39s] Total net bbox length = 1.590e+04 (8.057e+03 7.845e+03) (ext = 1.596e+03)
[04/09 14:44:07     39s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 14:44:07     39s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1316.6M
[04/09 14:44:07     39s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1316.6M
[04/09 14:44:07     39s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1316.6M
[04/09 14:44:07     39s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1316.6M
[04/09 14:44:07     39s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.000, MEM:1316.6M
[04/09 14:44:07     39s] default core: bins with density > 0.750 = 90.00 % ( 9 / 10 )
[04/09 14:44:07     39s] Density distribution unevenness ratio = 5.543%
[04/09 14:44:07     39s] RPlace IncrNP: Rollback Lev = -3
[04/09 14:44:07     39s] RPlace: Density =1.034444, incremental np is triggered.
[04/09 14:44:07     39s] OPERPROF:     Starting spMPad at level 3, MEM:1316.6M
[04/09 14:44:07     39s] OPERPROF:       Starting spContextMPad at level 4, MEM:1316.6M
[04/09 14:44:07     39s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:1316.6M
[04/09 14:44:07     39s] OPERPROF:     Finished spMPad at level 3, CPU:0.000, REAL:0.000, MEM:1316.6M
[04/09 14:44:07     39s] nrCritNet: 0.00% ( 0 / 870 ) cutoffSlk: 214748364.7ps stdDelay: 55.6ps
[04/09 14:44:07     39s] OPERPROF:     Starting npMain at level 3, MEM:1316.6M
[04/09 14:44:07     39s] limitMaxMove 0, priorityInstMaxMove -1
[04/09 14:44:07     39s] SP #FI/SF FL/PI 0/0 0/0
[04/09 14:44:07     39s] OPERPROF:       Starting npPlace at level 4, MEM:1316.6M
[04/09 14:44:07     39s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[04/09 14:44:07     39s] No instances found in the vector
[04/09 14:44:07     39s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1316.6M, DRC: 0)
[04/09 14:44:07     39s] 0 (out of 0) MH cells were successfully legalized.
[04/09 14:44:07     39s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[04/09 14:44:07     39s] No instances found in the vector
[04/09 14:44:07     39s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1316.6M, DRC: 0)
[04/09 14:44:07     39s] 0 (out of 0) MH cells were successfully legalized.
[04/09 14:44:07     39s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[04/09 14:44:07     39s] No instances found in the vector
[04/09 14:44:07     39s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1316.6M, DRC: 0)
[04/09 14:44:07     39s] 0 (out of 0) MH cells were successfully legalized.
[04/09 14:44:07     39s] OPERPROF:       Finished npPlace at level 4, CPU:0.210, REAL:0.214, MEM:1316.6M
[04/09 14:44:07     39s] OPERPROF:     Finished npMain at level 3, CPU:0.220, REAL:0.219, MEM:1316.6M
[04/09 14:44:07     39s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1316.6M
[04/09 14:44:07     39s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:1316.6M
[04/09 14:44:07     39s] default core: bins with density > 0.750 = 100.00 % ( 10 / 10 )
[04/09 14:44:07     39s] Density distribution unevenness ratio = 1.976%
[04/09 14:44:07     39s] RPlace postIncrNP: Density = 1.034444 -> 0.956667.
[04/09 14:44:07     39s] RPlace postIncrNP Info: Density distribution changes:
[04/09 14:44:07     39s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[04/09 14:44:07     39s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[04/09 14:44:07     39s] [1.00 - 1.05] :	 2 (20.00%) -> 0 (0.00%)
[04/09 14:44:07     39s] [0.95 - 1.00] :	 2 (20.00%) -> 1 (10.00%)
[04/09 14:44:07     39s] [0.90 - 0.95] :	 2 (20.00%) -> 3 (30.00%)
[04/09 14:44:07     39s] [0.85 - 0.90] :	 1 (10.00%) -> 4 (40.00%)
[04/09 14:44:07     39s] [0.80 - 0.85] :	 0 (0.00%) -> 1 (10.00%)
[04/09 14:44:07     39s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.2, real=0:00:00.0, mem=1316.6MB) @(0:00:39.8 - 0:00:40.0).
[04/09 14:44:07     39s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.230, REAL:0.221, MEM:1316.6M
[04/09 14:44:07     39s] Move report: incrNP moves 816 insts, mean move: 9.81 um, max move: 78.80 um
[04/09 14:44:07     39s] 	Max move on inst (FE_OCPC252_n294): (122.40, 66.00) --> (176.00, 40.80)
[04/09 14:44:07     39s] Move report: Timing Driven Placement moves 816 insts, mean move: 9.81 um, max move: 78.80 um
[04/09 14:44:07     39s] 	Max move on inst (FE_OCPC252_n294): (122.40, 66.00) --> (176.00, 40.80)
[04/09 14:44:07     39s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1316.6MB
[04/09 14:44:07     39s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1316.6M
[04/09 14:44:07     39s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1316.6M
[04/09 14:44:07     39s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1316.6M
[04/09 14:44:07     39s] Starting refinePlace ...
[04/09 14:44:07     39s] ** Cut row section cpu time 0:00:00.0.
[04/09 14:44:07     39s]    Spread Effort: high, pre-route mode, useDDP on.
[04/09 14:44:07     39s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1316.6MB) @(0:00:40.0 - 0:00:40.0).
[04/09 14:44:07     39s] Move report: preRPlace moves 645 insts, mean move: 1.57 um, max move: 10.80 um
[04/09 14:44:07     39s] 	Max move on inst (U580): (183.60, 26.40) --> (187.20, 19.20)
[04/09 14:44:07     39s] 	Length: 3 sites, height: 1 rows, site name: IBM13SITE, cell type: INVX1TS
[04/09 14:44:07     39s] Move report: Detail placement moves 645 insts, mean move: 1.57 um, max move: 10.80 um
[04/09 14:44:07     39s] 	Max move on inst (U580): (183.60, 26.40) --> (187.20, 19.20)
[04/09 14:44:07     39s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1316.6MB
[04/09 14:44:07     39s] Statistics of distance of Instance movement in refine placement:
[04/09 14:44:07     39s]   maximum (X+Y) =        76.80 um
[04/09 14:44:07     39s]   inst (FE_OCPC252_n294) with max move: (122.4, 66) -> (174, 40.8)
[04/09 14:44:07     39s]   mean    (X+Y) =        10.17 um
[04/09 14:44:07     39s] Total instances flipped for legalization: 9
[04/09 14:44:07     39s] Summary Report:
[04/09 14:44:07     39s] Instances move: 812 (out of 824 movable)
[04/09 14:44:07     39s] Instances flipped: 9
[04/09 14:44:07     39s] Mean displacement: 10.17 um
[04/09 14:44:07     39s] Max displacement: 76.80 um (Instance: FE_OCPC252_n294) (122.4, 66) -> (174, 40.8)
[04/09 14:44:07     39s] 	Length: 6 sites, height: 1 rows, site name: IBM13SITE, cell type: INVX6TS
[04/09 14:44:07     39s] Total instances moved : 812
[04/09 14:44:07     39s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.004, MEM:1316.6M
[04/09 14:44:07     39s] Total net bbox length = 1.471e+04 (8.143e+03 6.571e+03) (ext = 1.569e+03)
[04/09 14:44:07     39s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1316.6MB
[04/09 14:44:07     39s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1316.6MB) @(0:00:39.8 - 0:00:40.0).
[04/09 14:44:07     39s] *** Finished refinePlace (0:00:40.0 mem=1316.6M) ***
[04/09 14:44:07     39s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.10941.4
[04/09 14:44:07     39s] OPERPROF: Finished RefinePlace at level 1, CPU:0.230, REAL:0.227, MEM:1316.6M
[04/09 14:44:07     39s] *** maximum move = 76.80 um ***
[04/09 14:44:07     40s] *** Finished re-routing un-routed nets (1316.6M) ***
[04/09 14:44:07     40s] OPERPROF: Starting DPlace-Init at level 1, MEM:1316.6M
[04/09 14:44:07     40s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1316.6M
[04/09 14:44:07     40s] OPERPROF:     Starting CMU at level 3, MEM:1316.6M
[04/09 14:44:07     40s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1316.6M
[04/09 14:44:07     40s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.026, MEM:1316.6M
[04/09 14:44:07     40s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.028, MEM:1316.6M
[04/09 14:44:07     40s] 
[04/09 14:44:07     40s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1316.6M) ***
[04/09 14:44:07     40s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.10941.1
[04/09 14:44:07     40s] ** GigaOpt Optimizer WNS Slack -0.236 TNS Slack -3.445 Density 89.32
[04/09 14:44:07     40s] Optimizer WNS Pass 1
[04/09 14:44:07     40s] OptDebug: Start of Optimizer WNS Pass 1: default* WNS -0.236 TNS -3.445; reg2reg* WNS 0.149 TNS 0.000; HEPG WNS 0.149 TNS 0.000; all paths WNS -0.236 TNS -3.445
[04/09 14:44:07     40s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1316.6M
[04/09 14:44:07     40s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1316.6M
[04/09 14:44:07     40s] Active Path Group: default 
[04/09 14:44:07     40s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
[04/09 14:44:07     40s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
[04/09 14:44:07     40s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
[04/09 14:44:07     40s] |  -0.236|   -0.236|  -3.445|   -3.445|    89.32%|   0:00:00.0| 1316.6M|   typical|  default| tmp_reg_19_/D        |
[04/09 14:44:08     41s] |  -0.157|   -0.157|  -2.512|   -2.512|    90.42%|   0:00:01.0| 1316.6M|   typical|  default| tmp_reg_31_/D        |
[04/09 14:44:08     41s] |  -0.146|   -0.146|  -2.476|   -2.476|    90.63%|   0:00:00.0| 1317.6M|   typical|  default| tmp_reg_11_/D        |
[04/09 14:44:08     41s] |  -0.140|   -0.140|  -2.154|   -2.154|    90.80%|   0:00:00.0| 1317.6M|   typical|  default| tmp_reg_16_/D        |
[04/09 14:44:08     41s] |  -0.129|   -0.129|  -1.518|   -1.518|    91.18%|   0:00:00.0| 1317.6M|   typical|  default| tmp_reg_26_/D        |
[04/09 14:44:09     41s] |  -0.119|   -0.119|  -1.657|   -1.657|    91.45%|   0:00:01.0| 1317.6M|   typical|  default| tmp_reg_26_/D        |
[04/09 14:44:09     42s] |  -0.106|   -0.106|  -1.526|   -1.526|    91.82%|   0:00:00.0| 1317.6M|   typical|  default| tmp_reg_16_/D        |
[04/09 14:44:10     42s] |  -0.087|   -0.087|  -1.075|   -1.075|    92.02%|   0:00:01.0| 1317.6M|   typical|  default| tmp_reg_16_/D        |
[04/09 14:44:11     43s] |  -0.063|   -0.063|  -0.726|   -0.726|    92.42%|   0:00:01.0| 1319.6M|   typical|  default| tmp_reg_27_/D        |
[04/09 14:44:12     45s] |  -0.050|   -0.050|  -0.447|   -0.447|    92.69%|   0:00:01.0| 1319.6M|   typical|  default| tmp_reg_27_/D        |
[04/09 14:44:12     45s] |  -0.050|   -0.050|  -0.416|   -0.416|    92.92%|   0:00:00.0| 1319.6M|   typical|  default| tmp_reg_27_/D        |
[04/09 14:44:12     45s] |  -0.050|   -0.050|  -0.359|   -0.359|    93.10%|   0:00:00.0| 1319.6M|   typical|  default| tmp_reg_27_/D        |
[04/09 14:44:12     45s] |  -0.043|   -0.043|  -0.250|   -0.250|    93.16%|   0:00:00.0| 1319.6M|   typical|  default| tmp_reg_27_/D        |
[04/09 14:44:13     46s] |  -0.033|   -0.033|  -0.143|   -0.143|    93.30%|   0:00:01.0| 1319.6M|   typical|  default| tmp_reg_27_/D        |
[04/09 14:44:13     46s] |  -0.022|   -0.022|  -0.072|   -0.072|    93.52%|   0:00:00.0| 1319.6M|   typical|  default| tmp_reg_27_/D        |
[04/09 14:44:13     46s] |  -0.012|   -0.012|  -0.024|   -0.024|    93.59%|   0:00:00.0| 1319.6M|   typical|  default| tmp_reg_27_/D        |
[04/09 14:44:14     46s] |  -0.006|   -0.006|  -0.010|   -0.010|    93.80%|   0:00:01.0| 1319.6M|   typical|  default| tmp_reg_27_/D        |
[04/09 14:44:15     47s] |  -0.002|   -0.002|  -0.004|   -0.004|    94.88%|   0:00:01.0| 1319.6M|   typical|  default| tmp_reg_14_/D        |
[04/09 14:44:15     47s] |  -0.002|   -0.002|  -0.002|   -0.002|    94.73%|   0:00:00.0| 1319.6M|   typical|  default| tmp_reg_14_/D        |
[04/09 14:44:15     48s] |  -0.002|   -0.002|  -0.002|   -0.002|    95.11%|   0:00:00.0| 1319.6M|   typical|  default| tmp_reg_14_/D        |
[04/09 14:44:15     48s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
[04/09 14:44:15     48s] 
[04/09 14:44:15     48s] *** Finish Core Optimize Step (cpu=0:00:08.4 real=0:00:08.0 mem=1319.6M) ***
[04/09 14:44:15     48s] 
[04/09 14:44:15     48s] *** Finished Optimize Step Cumulative (cpu=0:00:08.4 real=0:00:08.0 mem=1319.6M) ***
[04/09 14:44:15     48s] OptDebug: End of Optimizer WNS Pass 1: default* WNS -0.002 TNS -0.002; reg2reg* WNS 0.169 TNS 0.000; HEPG WNS 0.169 TNS 0.000; all paths WNS -0.002 TNS -0.002
[04/09 14:44:15     48s] ** GigaOpt Optimizer WNS Slack -0.002 TNS Slack -0.002 Density 95.11
[04/09 14:44:15     48s] Placement Snapshot: Density distribution:
[04/09 14:44:15     48s] [1.00 -  +++]: 0 (0.00%)
[04/09 14:44:15     48s] [0.95 - 1.00]: 0 (0.00%)
[04/09 14:44:15     48s] [0.90 - 0.95]: 0 (0.00%)
[04/09 14:44:15     48s] [0.85 - 0.90]: 0 (0.00%)
[04/09 14:44:15     48s] [0.80 - 0.85]: 0 (0.00%)
[04/09 14:44:15     48s] [0.75 - 0.80]: 0 (0.00%)
[04/09 14:44:15     48s] [0.70 - 0.75]: 0 (0.00%)
[04/09 14:44:15     48s] [0.65 - 0.70]: 0 (0.00%)
[04/09 14:44:15     48s] [0.60 - 0.65]: 0 (0.00%)
[04/09 14:44:15     48s] [0.55 - 0.60]: 0 (0.00%)
[04/09 14:44:15     48s] [0.50 - 0.55]: 0 (0.00%)
[04/09 14:44:15     48s] [0.45 - 0.50]: 0 (0.00%)
[04/09 14:44:15     48s] [0.40 - 0.45]: 0 (0.00%)
[04/09 14:44:15     48s] [0.35 - 0.40]: 0 (0.00%)
[04/09 14:44:15     48s] [0.30 - 0.35]: 0 (0.00%)
[04/09 14:44:15     48s] [0.25 - 0.30]: 1 (10.00%)
[04/09 14:44:15     48s] [0.20 - 0.25]: 0 (0.00%)
[04/09 14:44:15     48s] [0.15 - 0.20]: 0 (0.00%)
[04/09 14:44:15     48s] [0.10 - 0.15]: 4 (40.00%)
[04/09 14:44:15     48s] [0.05 - 0.10]: 2 (20.00%)
[04/09 14:44:15     48s] [0.00 - 0.05]: 3 (30.00%)
[04/09 14:44:15     48s] Begin: Area Reclaim Optimization
[04/09 14:44:15     48s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:48.5/0:01:32.6 (0.5), mem = 1319.6M
[04/09 14:44:16     48s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1319.6M
[04/09 14:44:16     48s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1319.6M
[04/09 14:44:16     48s] Reclaim Optimization WNS Slack -0.002  TNS Slack -0.002 Density 95.11
[04/09 14:44:16     48s] +----------+---------+--------+--------+------------+--------+
[04/09 14:44:16     48s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/09 14:44:16     48s] +----------+---------+--------+--------+------------+--------+
[04/09 14:44:16     48s] |    95.11%|        -|  -0.002|  -0.002|   0:00:00.0| 1319.6M|
[04/09 14:44:16     48s] #optDebug: <stH: 3.6000 MiSeL: 57.9920>
[04/09 14:44:16     48s] |    94.14%|       13|  -0.002|  -0.002|   0:00:00.0| 1319.6M|
[04/09 14:44:16     49s] |    88.70%|      125|   0.000|   0.000|   0:00:00.0| 1319.6M|
[04/09 14:44:16     49s] |    88.23%|       20|   0.000|   0.000|   0:00:00.0| 1319.6M|
[04/09 14:44:16     49s] |    88.21%|        2|   0.000|   0.000|   0:00:00.0| 1319.6M|
[04/09 14:44:16     49s] |    88.21%|        0|   0.000|   0.000|   0:00:00.0| 1319.6M|
[04/09 14:44:16     49s] +----------+---------+--------+--------+------------+--------+
[04/09 14:44:16     49s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 88.21
[04/09 14:44:16     49s] 
[04/09 14:44:16     49s] ** Summary: Restruct = 0 Buffer Deletion = 8 Declone = 5 Resize = 147 **
[04/09 14:44:16     49s] --------------------------------------------------------------
[04/09 14:44:16     49s] |                                   | Total     | Sequential |
[04/09 14:44:16     49s] --------------------------------------------------------------
[04/09 14:44:16     49s] | Num insts resized                 |     132  |      18    |
[04/09 14:44:16     49s] | Num insts undone                  |       0  |       0    |
[04/09 14:44:16     49s] | Num insts Downsized               |     132  |      18    |
[04/09 14:44:16     49s] | Num insts Samesized               |       0  |       0    |
[04/09 14:44:16     49s] | Num insts Upsized                 |       0  |       0    |
[04/09 14:44:16     49s] | Num multiple commits+uncommits    |      15  |       -    |
[04/09 14:44:16     49s] --------------------------------------------------------------
[04/09 14:44:16     49s] End: Core Area Reclaim Optimization (cpu = 0:00:00.6) (real = 0:00:01.0) **
[04/09 14:44:16     49s] *** AreaOpt [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:00:49.1/0:01:33.3 (0.5), mem = 1319.6M
[04/09 14:44:16     49s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1319.55M, totSessionCpu=0:00:49).
[04/09 14:44:16     49s] Placement Snapshot: Density distribution:
[04/09 14:44:16     49s] [1.00 -  +++]: 0 (0.00%)
[04/09 14:44:16     49s] [0.95 - 1.00]: 0 (0.00%)
[04/09 14:44:16     49s] [0.90 - 0.95]: 0 (0.00%)
[04/09 14:44:16     49s] [0.85 - 0.90]: 0 (0.00%)
[04/09 14:44:16     49s] [0.80 - 0.85]: 0 (0.00%)
[04/09 14:44:16     49s] [0.75 - 0.80]: 0 (0.00%)
[04/09 14:44:16     49s] [0.70 - 0.75]: 0 (0.00%)
[04/09 14:44:16     49s] [0.65 - 0.70]: 0 (0.00%)
[04/09 14:44:16     49s] [0.60 - 0.65]: 0 (0.00%)
[04/09 14:44:16     49s] [0.55 - 0.60]: 0 (0.00%)
[04/09 14:44:16     49s] [0.50 - 0.55]: 0 (0.00%)
[04/09 14:44:16     49s] [0.45 - 0.50]: 0 (0.00%)
[04/09 14:44:16     49s] [0.40 - 0.45]: 0 (0.00%)
[04/09 14:44:16     49s] [0.35 - 0.40]: 1 (10.00%)
[04/09 14:44:16     49s] [0.30 - 0.35]: 0 (0.00%)
[04/09 14:44:16     49s] [0.25 - 0.30]: 0 (0.00%)
[04/09 14:44:16     49s] [0.20 - 0.25]: 1 (10.00%)
[04/09 14:44:16     49s] [0.15 - 0.20]: 4 (40.00%)
[04/09 14:44:16     49s] [0.10 - 0.15]: 3 (30.00%)
[04/09 14:44:16     49s] [0.05 - 0.10]: 1 (10.00%)
[04/09 14:44:16     49s] [0.00 - 0.05]: 0 (0.00%)
[04/09 14:44:16     49s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.10941.2
[04/09 14:44:16     49s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1319.6M
[04/09 14:44:16     49s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1319.6M
[04/09 14:44:16     49s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1319.6M
[04/09 14:44:16     49s] OPERPROF:       Starting CMU at level 4, MEM:1319.6M
[04/09 14:44:16     49s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1319.6M
[04/09 14:44:16     49s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.026, MEM:1319.6M
[04/09 14:44:16     49s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.028, MEM:1319.6M
[04/09 14:44:16     49s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.028, MEM:1319.6M
[04/09 14:44:16     49s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.10941.5
[04/09 14:44:16     49s] OPERPROF: Starting RefinePlace at level 1, MEM:1319.6M
[04/09 14:44:16     49s] *** Starting refinePlace (0:00:49.1 mem=1319.6M) ***
[04/09 14:44:16     49s] Total net bbox length = 1.494e+04 (8.231e+03 6.707e+03) (ext = 1.568e+03)
[04/09 14:44:16     49s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 14:44:16     49s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1319.6M
[04/09 14:44:16     49s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1319.6M
[04/09 14:44:16     49s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1319.6M
[04/09 14:44:16     49s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1319.6M
[04/09 14:44:16     49s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:1319.6M
[04/09 14:44:16     49s] default core: bins with density > 0.750 = 90.00 % ( 9 / 10 )
[04/09 14:44:16     49s] Density distribution unevenness ratio = 3.080%
[04/09 14:44:16     49s] RPlace IncrNP Skipped
[04/09 14:44:16     49s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1319.6MB) @(0:00:49.1 - 0:00:49.1).
[04/09 14:44:16     49s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.000, REAL:0.000, MEM:1319.6M
[04/09 14:44:16     49s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1319.6M
[04/09 14:44:16     49s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1319.6M
[04/09 14:44:16     49s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1319.6M
[04/09 14:44:16     49s] Starting refinePlace ...
[04/09 14:44:16     49s] ** Cut row section cpu time 0:00:00.0.
[04/09 14:44:16     49s]    Spread Effort: high, pre-route mode, useDDP on.
[04/09 14:44:16     49s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1319.6MB) @(0:00:49.1 - 0:00:49.1).
[04/09 14:44:16     49s] Move report: preRPlace moves 505 insts, mean move: 2.24 um, max move: 10.80 um
[04/09 14:44:16     49s] 	Max move on inst (FE_RC_200_0): (178.00, 33.60) --> (181.60, 26.40)
[04/09 14:44:16     49s] 	Length: 5 sites, height: 1 rows, site name: IBM13SITE, cell type: NOR2BX1TS
[04/09 14:44:16     49s] wireLenOptFixPriorityInst 0 inst fixed
[04/09 14:44:16     49s] 
[04/09 14:44:16     49s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[04/09 14:44:16     49s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 14:44:16     49s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1319.6MB) @(0:00:49.1 - 0:00:49.1).
[04/09 14:44:16     49s] Move report: Detail placement moves 505 insts, mean move: 2.24 um, max move: 10.80 um
[04/09 14:44:16     49s] 	Max move on inst (FE_RC_200_0): (178.00, 33.60) --> (181.60, 26.40)
[04/09 14:44:16     49s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1319.6MB
[04/09 14:44:16     49s] Statistics of distance of Instance movement in refine placement:
[04/09 14:44:16     49s]   maximum (X+Y) =        10.80 um
[04/09 14:44:16     49s]   inst (FE_RC_200_0) with max move: (178, 33.6) -> (181.6, 26.4)
[04/09 14:44:16     49s]   mean    (X+Y) =         2.24 um
[04/09 14:44:16     49s] Total instances flipped for legalization: 128
[04/09 14:44:16     49s] Summary Report:
[04/09 14:44:16     49s] Instances move: 505 (out of 828 movable)
[04/09 14:44:16     49s] Instances flipped: 128
[04/09 14:44:16     49s] Mean displacement: 2.24 um
[04/09 14:44:16     49s] Max displacement: 10.80 um (Instance: FE_RC_200_0) (178, 33.6) -> (181.6, 26.4)
[04/09 14:44:16     49s] 	Length: 5 sites, height: 1 rows, site name: IBM13SITE, cell type: NOR2BX1TS
[04/09 14:44:16     49s] Total instances moved : 505
[04/09 14:44:16     49s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.010, MEM:1319.6M
[04/09 14:44:16     49s] Total net bbox length = 1.596e+04 (8.702e+03 7.257e+03) (ext = 1.602e+03)
[04/09 14:44:16     49s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1319.6MB
[04/09 14:44:16     49s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1319.6MB) @(0:00:49.1 - 0:00:49.1).
[04/09 14:44:16     49s] *** Finished refinePlace (0:00:49.1 mem=1319.6M) ***
[04/09 14:44:16     49s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.10941.5
[04/09 14:44:16     49s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.013, MEM:1319.6M
[04/09 14:44:16     49s] *** maximum move = 10.80 um ***
[04/09 14:44:16     49s] *** Finished re-routing un-routed nets (1319.6M) ***
[04/09 14:44:16     49s] OPERPROF: Starting DPlace-Init at level 1, MEM:1319.6M
[04/09 14:44:16     49s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1319.6M
[04/09 14:44:16     49s] OPERPROF:     Starting CMU at level 3, MEM:1319.6M
[04/09 14:44:16     49s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1319.6M
[04/09 14:44:16     49s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.026, MEM:1319.6M
[04/09 14:44:16     49s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.028, MEM:1319.6M
[04/09 14:44:16     49s] 
[04/09 14:44:16     49s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1319.6M) ***
[04/09 14:44:16     49s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.10941.2
[04/09 14:44:16     49s] ** GigaOpt Optimizer WNS Slack -0.008 TNS Slack -0.037 Density 88.37
[04/09 14:44:16     49s] 
[04/09 14:44:16     49s] *** Finish pre-CTS Setup Fixing (cpu=0:00:20.2 real=0:00:20.0 mem=1319.6M) ***
[04/09 14:44:16     49s] 
[04/09 14:44:16     49s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.10941.1
[04/09 14:44:16     49s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.10941.8
[04/09 14:44:16     49s] *** SetupOpt [finish] : cpu/real = 0:00:22.8/0:00:22.7 (1.0), totSession cpu/real = 0:00:49.2/0:01:33.4 (0.5), mem = 1284.5M
[04/09 14:44:16     49s] End: GigaOpt Optimization in WNS mode
[04/09 14:44:16     49s] *** Timing NOT met, worst failing slack is -0.008
[04/09 14:44:16     49s] *** Check timing (0:00:00.0)
[04/09 14:44:16     49s] Deleting Lib Analyzer.
[04/09 14:44:16     49s] Begin: GigaOpt Optimization in TNS mode
[04/09 14:44:16     49s] **INFO: Flow update: High effort path group timing met.
[04/09 14:44:16     49s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -pgMode all -nativePathGroupFlow -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[04/09 14:44:16     49s] Info: 1 ideal net excluded from IPO operation.
[04/09 14:44:16     49s] Info: 1 clock net  excluded from IPO operation.
[04/09 14:44:16     49s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:49.2/0:01:33.4 (0.5), mem = 1244.5M
[04/09 14:44:16     49s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.10941.9
[04/09 14:44:16     49s] PhyDesignGrid: maxLocalDensity 0.95
[04/09 14:44:16     49s] ### Creating PhyDesignMc. totSessionCpu=0:00:49.2 mem=1244.5M
[04/09 14:44:16     49s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/09 14:44:16     49s] OPERPROF: Starting DPlace-Init at level 1, MEM:1244.5M
[04/09 14:44:16     49s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[04/09 14:44:16     49s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1244.5M
[04/09 14:44:16     49s] OPERPROF:     Starting CMU at level 3, MEM:1244.5M
[04/09 14:44:16     49s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1244.5M
[04/09 14:44:16     49s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.026, MEM:1244.5M
[04/09 14:44:16     49s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1244.5MB).
[04/09 14:44:16     49s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.028, MEM:1244.5M
[04/09 14:44:16     49s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:49.2 mem=1244.5M
[04/09 14:44:16     49s] 
[04/09 14:44:16     49s] Creating Lib Analyzer ...
[04/09 14:44:16     49s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[04/09 14:44:16     49s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[04/09 14:44:16     49s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[04/09 14:44:16     49s] 
[04/09 14:44:16     49s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:49.6 mem=1246.5M
[04/09 14:44:16     49s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:49.6 mem=1246.5M
[04/09 14:44:16     49s] Creating Lib Analyzer, finished. 
[04/09 14:44:16     49s] 
[04/09 14:44:16     49s] #optDebug: {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[04/09 14:44:16     49s] ### Creating LA Mngr. totSessionCpu=0:00:49.6 mem=1246.5M
[04/09 14:44:16     49s] ### Creating LA Mngr, finished. totSessionCpu=0:00:49.6 mem=1246.5M
[04/09 14:44:18     51s] *info: 1 clock net excluded
[04/09 14:44:18     51s] *info: 2 special nets excluded.
[04/09 14:44:18     51s] *info: 1 ideal net excluded from IPO operation.
[04/09 14:44:18     51s] *info: 2 no-driver nets excluded.
[04/09 14:44:19     51s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.10941.2
[04/09 14:44:19     51s] PathGroup :  reg2reg  TargetSlack : 0.0556 
[04/09 14:44:19     51s] ** GigaOpt Optimizer WNS Slack -0.008 TNS Slack -0.037 Density 88.37
[04/09 14:44:19     51s] Optimizer TNS Opt
[04/09 14:44:19     51s] OptDebug: Start of Optimizer TNS Pass: default* WNS -0.008 TNS -0.037; reg2reg* WNS 0.083 TNS 0.000; HEPG WNS 0.083 TNS 0.000; all paths WNS -0.008 TNS -0.037
[04/09 14:44:19     51s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1265.6M
[04/09 14:44:19     51s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1265.6M
[04/09 14:44:19     51s] Active Path Group: default 
[04/09 14:44:19     51s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
[04/09 14:44:19     51s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
[04/09 14:44:19     51s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
[04/09 14:44:19     51s] |  -0.008|   -0.008|  -0.037|   -0.037|    88.37%|   0:00:00.0| 1281.6M|   typical|  default| tmp_reg_16_/D        |
[04/09 14:44:22     54s] |   0.009|    0.009|   0.000|    0.000|    88.91%|   0:00:03.0| 1319.7M|   typical|  default| tmp_reg_30_/D        |
[04/09 14:44:23     56s] |   0.011|    0.011|   0.000|    0.000|    89.57%|   0:00:01.0| 1319.7M|   typical|  default| tmp_reg_16_/D        |
[04/09 14:44:23     56s] |   0.011|    0.011|   0.000|    0.000|    89.61%|   0:00:00.0| 1319.7M|   typical|  default| tmp_reg_16_/D        |
[04/09 14:44:23     56s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
[04/09 14:44:23     56s] 
[04/09 14:44:23     56s] *** Finish Core Optimize Step (cpu=0:00:04.8 real=0:00:04.0 mem=1319.7M) ***
[04/09 14:44:23     56s] 
[04/09 14:44:23     56s] *** Finished Optimize Step Cumulative (cpu=0:00:04.8 real=0:00:04.0 mem=1319.7M) ***
[04/09 14:44:23     56s] OptDebug: End of Optimizer TNS Pass: default* WNS 0.011 TNS 0.000; reg2reg* WNS 0.083 TNS 0.000; HEPG WNS 0.083 TNS 0.000; all paths WNS 0.011 TNS 0.000
[04/09 14:44:23     56s] ** GigaOpt Optimizer WNS Slack 0.011 TNS Slack 0.000 Density 89.61
[04/09 14:44:23     56s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.10941.3
[04/09 14:44:23     56s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1319.7M
[04/09 14:44:23     56s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1319.7M
[04/09 14:44:23     56s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1319.7M
[04/09 14:44:23     56s] OPERPROF:       Starting CMU at level 4, MEM:1319.7M
[04/09 14:44:23     56s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1319.7M
[04/09 14:44:23     56s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.026, MEM:1319.7M
[04/09 14:44:23     56s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.028, MEM:1319.7M
[04/09 14:44:23     56s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.028, MEM:1319.7M
[04/09 14:44:23     56s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.10941.6
[04/09 14:44:23     56s] OPERPROF: Starting RefinePlace at level 1, MEM:1319.7M
[04/09 14:44:23     56s] *** Starting refinePlace (0:00:56.6 mem=1319.7M) ***
[04/09 14:44:23     56s] Total net bbox length = 1.589e+04 (8.679e+03 7.216e+03) (ext = 1.602e+03)
[04/09 14:44:23     56s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 14:44:23     56s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1319.7M
[04/09 14:44:23     56s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1319.7M
[04/09 14:44:23     56s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1319.7M
[04/09 14:44:23     56s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1319.7M
[04/09 14:44:23     56s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:1319.7M
[04/09 14:44:23     56s] default core: bins with density > 0.750 = 100.00 % ( 10 / 10 )
[04/09 14:44:23     56s] Density distribution unevenness ratio = 2.487%
[04/09 14:44:23     56s] RPlace IncrNP Skipped
[04/09 14:44:23     56s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1319.7MB) @(0:00:56.6 - 0:00:56.6).
[04/09 14:44:23     56s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.000, REAL:0.000, MEM:1319.7M
[04/09 14:44:23     56s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1319.7M
[04/09 14:44:23     56s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1319.7M
[04/09 14:44:23     56s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1319.7M
[04/09 14:44:23     56s] Starting refinePlace ...
[04/09 14:44:23     56s] ** Cut row section cpu time 0:00:00.0.
[04/09 14:44:23     56s]    Spread Effort: high, pre-route mode, useDDP on.
[04/09 14:44:23     56s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1319.7MB) @(0:00:56.6 - 0:00:56.6).
[04/09 14:44:23     56s] Move report: preRPlace moves 367 insts, mean move: 1.31 um, max move: 8.00 um
[04/09 14:44:23     56s] 	Max move on inst (U188): (158.00, 48.00) --> (158.80, 40.80)
[04/09 14:44:23     56s] 	Length: 4 sites, height: 1 rows, site name: IBM13SITE, cell type: NOR2X1TS
[04/09 14:44:23     56s] wireLenOptFixPriorityInst 0 inst fixed
[04/09 14:44:23     56s] 
[04/09 14:44:23     56s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[04/09 14:44:23     56s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 14:44:23     56s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1319.7MB) @(0:00:56.6 - 0:00:56.6).
[04/09 14:44:23     56s] Move report: Detail placement moves 367 insts, mean move: 1.31 um, max move: 8.00 um
[04/09 14:44:23     56s] 	Max move on inst (U188): (158.00, 48.00) --> (158.80, 40.80)
[04/09 14:44:23     56s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1319.7MB
[04/09 14:44:23     56s] Statistics of distance of Instance movement in refine placement:
[04/09 14:44:23     56s]   maximum (X+Y) =         8.00 um
[04/09 14:44:23     56s]   inst (U188) with max move: (158, 48) -> (158.8, 40.8)
[04/09 14:44:23     56s]   mean    (X+Y) =         1.31 um
[04/09 14:44:23     56s] Summary Report:
[04/09 14:44:23     56s] Instances move: 367 (out of 826 movable)
[04/09 14:44:23     56s] Instances flipped: 0
[04/09 14:44:23     56s] Mean displacement: 1.31 um
[04/09 14:44:23     56s] Max displacement: 8.00 um (Instance: U188) (158, 48) -> (158.8, 40.8)
[04/09 14:44:23     56s] 	Length: 4 sites, height: 1 rows, site name: IBM13SITE, cell type: NOR2X1TS
[04/09 14:44:23     56s] Total instances moved : 367
[04/09 14:44:23     56s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.010, MEM:1319.7M
[04/09 14:44:23     56s] Total net bbox length = 1.615e+04 (8.889e+03 7.262e+03) (ext = 1.600e+03)
[04/09 14:44:23     56s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1319.7MB
[04/09 14:44:23     56s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1319.7MB) @(0:00:56.6 - 0:00:56.6).
[04/09 14:44:23     56s] *** Finished refinePlace (0:00:56.6 mem=1319.7M) ***
[04/09 14:44:23     56s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.10941.6
[04/09 14:44:23     56s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.013, MEM:1319.7M
[04/09 14:44:23     56s] *** maximum move = 8.00 um ***
[04/09 14:44:23     56s] *** Finished re-routing un-routed nets (1319.7M) ***
[04/09 14:44:23     56s] OPERPROF: Starting DPlace-Init at level 1, MEM:1319.7M
[04/09 14:44:23     56s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1319.7M
[04/09 14:44:23     56s] OPERPROF:     Starting CMU at level 3, MEM:1319.7M
[04/09 14:44:23     56s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1319.7M
[04/09 14:44:23     56s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.026, MEM:1319.7M
[04/09 14:44:23     56s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.028, MEM:1319.7M
[04/09 14:44:23     56s] 
[04/09 14:44:23     56s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1319.7M) ***
[04/09 14:44:23     56s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.10941.3
[04/09 14:44:24     56s] ** GigaOpt Optimizer WNS Slack 0.011 TNS Slack 0.000 Density 89.61
[04/09 14:44:24     56s] 
[04/09 14:44:24     56s] *** Finish pre-CTS Setup Fixing (cpu=0:00:04.9 real=0:00:05.0 mem=1319.7M) ***
[04/09 14:44:24     56s] 
[04/09 14:44:24     56s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.10941.2
[04/09 14:44:24     56s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.10941.9
[04/09 14:44:24     56s] *** SetupOpt [finish] : cpu/real = 0:00:07.4/0:00:07.4 (1.0), totSession cpu/real = 0:00:56.7/0:01:40.8 (0.6), mem = 1284.6M
[04/09 14:44:24     56s] End: GigaOpt Optimization in TNS mode
[04/09 14:44:24     56s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[04/09 14:44:24     56s] Info: 1 ideal net excluded from IPO operation.
[04/09 14:44:24     56s] Info: 1 clock net  excluded from IPO operation.
[04/09 14:44:24     56s] ### Creating LA Mngr. totSessionCpu=0:00:56.7 mem=1244.6M
[04/09 14:44:24     56s] ### Creating LA Mngr, finished. totSessionCpu=0:00:56.7 mem=1244.6M
[04/09 14:44:24     56s] PhyDesignGrid: maxLocalDensity 0.98
[04/09 14:44:24     56s] ### Creating PhyDesignMc. totSessionCpu=0:00:56.7 mem=1263.7M
[04/09 14:44:24     56s] OPERPROF: Starting DPlace-Init at level 1, MEM:1263.7M
[04/09 14:44:24     56s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[04/09 14:44:24     56s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1263.7M
[04/09 14:44:24     56s] OPERPROF:     Starting CMU at level 3, MEM:1263.7M
[04/09 14:44:24     56s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1263.7M
[04/09 14:44:24     56s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.026, MEM:1263.7M
[04/09 14:44:24     56s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1263.7MB).
[04/09 14:44:24     56s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.028, MEM:1263.7M
[04/09 14:44:24     56s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:56.7 mem=1263.7M
[04/09 14:44:24     56s] Begin: Area Reclaim Optimization
[04/09 14:44:24     56s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:56.7/0:01:40.9 (0.6), mem = 1263.7M
[04/09 14:44:24     56s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.10941.10
[04/09 14:44:24     56s] 
[04/09 14:44:24     56s] #optDebug: {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[04/09 14:44:24     56s] ### Creating LA Mngr. totSessionCpu=0:00:56.7 mem=1263.7M
[04/09 14:44:24     56s] ### Creating LA Mngr, finished. totSessionCpu=0:00:56.7 mem=1263.7M
[04/09 14:44:24     56s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1263.7M
[04/09 14:44:24     56s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1263.7M
[04/09 14:44:24     56s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 89.61
[04/09 14:44:24     56s] +----------+---------+--------+--------+------------+--------+
[04/09 14:44:24     56s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/09 14:44:24     56s] +----------+---------+--------+--------+------------+--------+
[04/09 14:44:24     56s] |    89.61%|        -|   0.000|   0.000|   0:00:00.0| 1263.7M|
[04/09 14:44:24     56s] #optDebug: <stH: 3.6000 MiSeL: 57.9920>
[04/09 14:44:24     56s] |    89.61%|        0|   0.000|   0.000|   0:00:00.0| 1263.7M|
[04/09 14:44:24     56s] |    89.50%|        2|   0.000|   0.000|   0:00:00.0| 1301.9M|
[04/09 14:44:24     57s] |    87.99%|       46|   0.000|   0.000|   0:00:00.0| 1301.9M|
[04/09 14:44:24     57s] |    87.94%|        2|   0.000|   0.000|   0:00:00.0| 1301.9M|
[04/09 14:44:24     57s] |    87.94%|        0|   0.000|   0.000|   0:00:00.0| 1301.9M|
[04/09 14:44:24     57s] #optDebug: <stH: 3.6000 MiSeL: 57.9920>
[04/09 14:44:24     57s] |    87.94%|        0|   0.000|   0.000|   0:00:00.0| 1301.9M|
[04/09 14:44:24     57s] +----------+---------+--------+--------+------------+--------+
[04/09 14:44:24     57s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 87.94
[04/09 14:44:24     57s] 
[04/09 14:44:24     57s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 1 Resize = 48 **
[04/09 14:44:24     57s] --------------------------------------------------------------
[04/09 14:44:24     57s] |                                   | Total     | Sequential |
[04/09 14:44:24     57s] --------------------------------------------------------------
[04/09 14:44:24     57s] | Num insts resized                 |      46  |       4    |
[04/09 14:44:24     57s] | Num insts undone                  |       0  |       0    |
[04/09 14:44:24     57s] | Num insts Downsized               |      46  |       4    |
[04/09 14:44:24     57s] | Num insts Samesized               |       0  |       0    |
[04/09 14:44:24     57s] | Num insts Upsized                 |       0  |       0    |
[04/09 14:44:24     57s] | Num multiple commits+uncommits    |       2  |       -    |
[04/09 14:44:24     57s] --------------------------------------------------------------
[04/09 14:44:24     57s] End: Core Area Reclaim Optimization (cpu = 0:00:00.4) (real = 0:00:00.0) **
[04/09 14:44:24     57s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1317.9M
[04/09 14:44:24     57s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1317.9M
[04/09 14:44:24     57s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1317.9M
[04/09 14:44:24     57s] OPERPROF:       Starting CMU at level 4, MEM:1317.9M
[04/09 14:44:24     57s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1317.9M
[04/09 14:44:24     57s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.027, MEM:1317.9M
[04/09 14:44:24     57s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1317.9M
[04/09 14:44:24     57s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1317.9M
[04/09 14:44:24     57s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.029, MEM:1317.9M
[04/09 14:44:24     57s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.029, MEM:1317.9M
[04/09 14:44:24     57s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.10941.7
[04/09 14:44:24     57s] OPERPROF: Starting RefinePlace at level 1, MEM:1317.9M
[04/09 14:44:24     57s] *** Starting refinePlace (0:00:57.2 mem=1317.9M) ***
[04/09 14:44:24     57s] Total net bbox length = 1.615e+04 (8.879e+03 7.266e+03) (ext = 1.600e+03)
[04/09 14:44:24     57s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 14:44:24     57s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1317.9M
[04/09 14:44:24     57s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1317.9M
[04/09 14:44:24     57s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1317.9M
[04/09 14:44:24     57s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1317.9M
[04/09 14:44:24     57s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1317.9M
[04/09 14:44:24     57s] Starting refinePlace ...
[04/09 14:44:24     57s] 
[04/09 14:44:24     57s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[04/09 14:44:24     57s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 14:44:24     57s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1317.9MB) @(0:00:57.2 - 0:00:57.2).
[04/09 14:44:24     57s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 14:44:24     57s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1317.9MB
[04/09 14:44:24     57s] Statistics of distance of Instance movement in refine placement:
[04/09 14:44:24     57s]   maximum (X+Y) =         0.00 um
[04/09 14:44:24     57s]   mean    (X+Y) =         0.00 um
[04/09 14:44:24     57s] Summary Report:
[04/09 14:44:24     57s] Instances move: 0 (out of 824 movable)
[04/09 14:44:24     57s] Instances flipped: 0
[04/09 14:44:24     57s] Mean displacement: 0.00 um
[04/09 14:44:24     57s] Max displacement: 0.00 um 
[04/09 14:44:24     57s] Total instances moved : 0
[04/09 14:44:24     57s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.007, MEM:1317.9M
[04/09 14:44:24     57s] Total net bbox length = 1.615e+04 (8.879e+03 7.266e+03) (ext = 1.600e+03)
[04/09 14:44:24     57s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1317.9MB
[04/09 14:44:24     57s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1317.9MB) @(0:00:57.2 - 0:00:57.2).
[04/09 14:44:24     57s] *** Finished refinePlace (0:00:57.2 mem=1317.9M) ***
[04/09 14:44:24     57s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.10941.7
[04/09 14:44:24     57s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.009, MEM:1317.9M
[04/09 14:44:24     57s] *** maximum move = 0.00 um ***
[04/09 14:44:24     57s] *** Finished re-routing un-routed nets (1317.9M) ***
[04/09 14:44:24     57s] OPERPROF: Starting DPlace-Init at level 1, MEM:1317.9M
[04/09 14:44:24     57s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1317.9M
[04/09 14:44:24     57s] OPERPROF:     Starting CMU at level 3, MEM:1317.9M
[04/09 14:44:24     57s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1317.9M
[04/09 14:44:24     57s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.025, MEM:1317.9M
[04/09 14:44:24     57s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1317.9M
[04/09 14:44:24     57s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1317.9M
[04/09 14:44:24     57s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.027, MEM:1317.9M
[04/09 14:44:24     57s] 
[04/09 14:44:24     57s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1317.9M) ***
[04/09 14:44:24     57s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.10941.10
[04/09 14:44:24     57s] *** AreaOpt [finish] : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:00:57.2/0:01:41.4 (0.6), mem = 1317.9M
[04/09 14:44:24     57s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:00, mem=1244.79M, totSessionCpu=0:00:57).
[04/09 14:44:24     57s] 
[04/09 14:44:24     57s] Active setup views:
[04/09 14:44:24     57s]  typical
[04/09 14:44:24     57s]   Dominating endpoints: 0
[04/09 14:44:24     57s]   Dominating TNS: -0.000
[04/09 14:44:24     57s] 
[04/09 14:44:24     57s] Extraction called for design 'PE' of instances=824 and nets=872 using extraction engine 'preRoute' .
[04/09 14:44:24     57s] PreRoute RC Extraction called for design PE.
[04/09 14:44:24     57s] RC Extraction called in multi-corner(1) mode.
[04/09 14:44:24     57s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/09 14:44:24     57s] Type 'man IMPEXT-6197' for more detail.
[04/09 14:44:24     57s] RCMode: PreRoute
[04/09 14:44:24     57s]       RC Corner Indexes            0   
[04/09 14:44:24     57s] Capacitance Scaling Factor   : 1.00000 
[04/09 14:44:24     57s] Resistance Scaling Factor    : 1.00000 
[04/09 14:44:24     57s] Clock Cap. Scaling Factor    : 1.00000 
[04/09 14:44:24     57s] Clock Res. Scaling Factor    : 1.00000 
[04/09 14:44:24     57s] Shrink Factor                : 1.00000
[04/09 14:44:24     57s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/09 14:44:24     57s] LayerId::1 widthSet size::1
[04/09 14:44:24     57s] LayerId::2 widthSet size::1
[04/09 14:44:24     57s] LayerId::3 widthSet size::1
[04/09 14:44:24     57s] LayerId::4 widthSet size::1
[04/09 14:44:24     57s] LayerId::5 widthSet size::1
[04/09 14:44:24     57s] LayerId::6 widthSet size::1
[04/09 14:44:24     57s] LayerId::7 widthSet size::1
[04/09 14:44:24     57s] LayerId::8 widthSet size::1
[04/09 14:44:24     57s] Initializing multi-corner resistance tables ...
[04/09 14:44:24     57s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1230.586M)
[04/09 14:44:24     57s] Skewing Data Summary (End_of_FINAL)
[04/09 14:44:24     57s] --------------------------------------------------
[04/09 14:44:24     57s]  Total skewed count:0
[04/09 14:44:24     57s] --------------------------------------------------
[04/09 14:44:24     57s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1230.59 MB )
[04/09 14:44:24     57s] (I)       Started Loading and Dumping File ( Curr Mem: 1230.59 MB )
[04/09 14:44:24     57s] (I)       Reading DB...
[04/09 14:44:24     57s] (I)       Read data from FE... (mem=1230.6M)
[04/09 14:44:24     57s] (I)       Read nodes and places... (mem=1230.6M)
[04/09 14:44:24     57s] (I)       Done Read nodes and places (cpu=0.000s, mem=1230.6M)
[04/09 14:44:24     57s] (I)       Read nets... (mem=1230.6M)
[04/09 14:44:24     57s] (I)       Done Read nets (cpu=0.000s, mem=1230.6M)
[04/09 14:44:24     57s] (I)       Done Read data from FE (cpu=0.000s, mem=1230.6M)
[04/09 14:44:24     57s] (I)       before initializing RouteDB syMemory usage = 1230.6 MB
[04/09 14:44:24     57s] (I)                              : false
[04/09 14:44:24     57s] (I)       Honor MSV route constraint: false
[04/09 14:44:24     57s] (I)       Maximum routing layer  : 3
[04/09 14:44:24     57s] (I)       Minimum routing layer  : 2
[04/09 14:44:24     57s] (I)       Supply scale factor H  : 1.00
[04/09 14:44:24     57s] (I)       Supply scale factor V  : 1.00
[04/09 14:44:24     57s] (I)       Number of tracks used by clock wire: 0
[04/09 14:44:24     57s] (I)       Reverse direction      : 
[04/09 14:44:24     57s] (I)       Honor partition pin guides: true
[04/09 14:44:24     57s] (I)       Only route the nets which are selected in the DB: false
[04/09 14:44:24     57s] (I)       Route secondary PG pins: false
[04/09 14:44:24     57s] (I)       Fanout limit for each secondary PG subnet: 2147483647
[04/09 14:44:24     57s] (I)                              : true
[04/09 14:44:24     57s] (I)                              : true
[04/09 14:44:24     57s] (I)                              : true
[04/09 14:44:24     57s] (I)       Layer range of PG stripes to be accessed by secondary PG: 
[04/09 14:44:24     57s] (I)       Honor partition fences for <list_of_ptn_cell_names>.: 
[04/09 14:44:24     57s] (I)       Honor partition fences and single-entry constraint for <list_of_ptn_cell_names>.: 
[04/09 14:44:24     57s] (I)       Honor partition fences with feedthrough for <list_of_ptn_cell_names>.: 
[04/09 14:44:24     57s] (I)       Counted 116 PG shapes. We will not process PG shapes layer by layer.
[04/09 14:44:24     57s] (I)       build grid graph
[04/09 14:44:24     57s] (I)       build grid graph start
[04/09 14:44:24     57s] [NR-eGR] Track table information for default rule: 
[04/09 14:44:24     57s] [NR-eGR] M1 has no routable track
[04/09 14:44:24     57s] [NR-eGR] M2 has single uniform track structure
[04/09 14:44:24     57s] [NR-eGR] M3 has single uniform track structure
[04/09 14:44:24     57s] (I)       build grid graph end
[04/09 14:44:24     57s] (I)       ===========================================================================
[04/09 14:44:24     57s] (I)       == Report All Rule Vias ==
[04/09 14:44:24     57s] (I)       ===========================================================================
[04/09 14:44:24     57s] (I)        Via Rule : (Default)
[04/09 14:44:24     57s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/09 14:44:24     57s] (I)       ---------------------------------------------------------------------------
[04/09 14:44:24     57s] (I)        1    2 : V1_V                       10 : V1_2CUT_E                
[04/09 14:44:24     57s] (I)        2    3 : V2_H                       14 : V2_2CUT_E                
[04/09 14:44:24     57s] (I)        3    4 : VL_H                       18 : VL_2CUT_E                
[04/09 14:44:24     57s] (I)        4    5 : VQ_H                       22 : VQ_2CUT_E                
[04/09 14:44:24     57s] (I)        5   26 : FY_2CUT_E                  26 : FY_2CUT_E                
[04/09 14:44:24     57s] (I)        6   30 : FT_2CUT_E                  30 : FT_2CUT_E                
[04/09 14:44:24     57s] (I)        7   34 : F1_2CUT_E                  34 : F1_2CUT_E                
[04/09 14:44:24     57s] (I)        8    0 : ---                         0 : ---                      
[04/09 14:44:24     57s] (I)       ===========================================================================
[04/09 14:44:24     57s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1230.59 MB )
[04/09 14:44:24     57s] (I)       Num PG vias on layer 1 : 0
[04/09 14:44:24     57s] (I)       Num PG vias on layer 2 : 0
[04/09 14:44:24     57s] (I)       Num PG vias on layer 3 : 0
[04/09 14:44:24     57s] [NR-eGR] Read 64 PG shapes
[04/09 14:44:24     57s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1230.59 MB )
[04/09 14:44:24     57s] [NR-eGR] #Routing Blockages  : 0
[04/09 14:44:24     57s] [NR-eGR] #Instance Blockages : 0
[04/09 14:44:24     57s] [NR-eGR] #PG Blockages       : 64
[04/09 14:44:24     57s] [NR-eGR] #Bump Blockages     : 0
[04/09 14:44:24     57s] [NR-eGR] #Boundary Blockages : 0
[04/09 14:44:24     57s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[04/09 14:44:24     57s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/09 14:44:24     57s] (I)       readDataFromPlaceDB
[04/09 14:44:24     57s] (I)       Read net information..
[04/09 14:44:24     57s] [NR-eGR] Read numTotalNets=870  numIgnoredNets=0
[04/09 14:44:24     57s] (I)       Read testcase time = 0.000 seconds
[04/09 14:44:24     57s] 
[04/09 14:44:24     57s] (I)       early_global_route_priority property id does not exist.
[04/09 14:44:24     57s] (I)       Start initializing grid graph
[04/09 14:44:24     57s] (I)       End initializing grid graph
[04/09 14:44:24     57s] (I)       Model blockages into capacity
[04/09 14:44:24     57s] (I)       Read Num Blocks=64  Num Prerouted Wires=0  Num CS=0
[04/09 14:44:24     57s] (I)       Started Modeling ( Curr Mem: 1230.59 MB )
[04/09 14:44:24     57s] (I)       Started Modeling Layer 1 ( Curr Mem: 1230.59 MB )
[04/09 14:44:24     57s] (I)       Started Modeling Layer 2 ( Curr Mem: 1230.59 MB )
[04/09 14:44:24     57s] (I)       Layer 1 (V) : #blockages 52 : #preroutes 0
[04/09 14:44:24     57s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1230.59 MB )
[04/09 14:44:24     57s] (I)       Started Modeling Layer 3 ( Curr Mem: 1230.59 MB )
[04/09 14:44:24     57s] (I)       Layer 2 (H) : #blockages 12 : #preroutes 0
[04/09 14:44:24     57s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1230.59 MB )
[04/09 14:44:24     57s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1230.59 MB )
[04/09 14:44:24     57s] (I)       Number of ignored nets = 0
[04/09 14:44:24     57s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/09 14:44:24     57s] (I)       Number of clock nets = 1.  Ignored: No
[04/09 14:44:24     57s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/09 14:44:24     57s] (I)       Number of special nets = 0.  Ignored: Yes
[04/09 14:44:24     57s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/09 14:44:24     57s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/09 14:44:24     57s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/09 14:44:24     57s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/09 14:44:24     57s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/09 14:44:24     57s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/09 14:44:24     57s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1230.6 MB
[04/09 14:44:24     57s] (I)       Ndr track 0 does not exist
[04/09 14:44:24     57s] (I)       Layer1  viaCost=200.00
[04/09 14:44:24     57s] (I)       Layer2  viaCost=100.00
[04/09 14:44:24     57s] (I)       ---------------------Grid Graph Info--------------------
[04/09 14:44:24     57s] (I)       Routing area        : (0, 0) - (196800, 85200)
[04/09 14:44:24     57s] (I)       Core area           : (8400, 8400) - (188400, 76800)
[04/09 14:44:24     57s] (I)       Site width          :   400  (dbu)
[04/09 14:44:24     57s] (I)       Row height          :  3600  (dbu)
[04/09 14:44:24     57s] (I)       GCell width         :  3600  (dbu)
[04/09 14:44:24     57s] (I)       GCell height        :  3600  (dbu)
[04/09 14:44:24     57s] (I)       Grid                :    55    24     3
[04/09 14:44:24     57s] (I)       Layer numbers       :     1     2     3
[04/09 14:44:24     57s] (I)       Vertical capacity   :     0  3600     0
[04/09 14:44:24     57s] (I)       Horizontal capacity :     0     0  3600
[04/09 14:44:24     57s] (I)       Default wire width  :   160   200   200
[04/09 14:44:24     57s] (I)       Default wire space  :   160   200   200
[04/09 14:44:24     57s] (I)       Default wire pitch  :   320   400   400
[04/09 14:44:24     57s] (I)       Default pitch size  :   320   400   400
[04/09 14:44:24     57s] (I)       First track coord   :     0   200   200
[04/09 14:44:24     57s] (I)       Num tracks per GCell: 11.25  9.00  9.00
[04/09 14:44:24     57s] (I)       Total num of tracks :     0   492   213
[04/09 14:44:24     57s] (I)       Num of masks        :     1     1     1
[04/09 14:44:24     57s] (I)       Num of trim masks   :     0     0     0
[04/09 14:44:24     57s] (I)       --------------------------------------------------------
[04/09 14:44:24     57s] 
[04/09 14:44:24     57s] [NR-eGR] ============ Routing rule table ============
[04/09 14:44:24     57s] [NR-eGR] Rule id: 0  Nets: 870 
[04/09 14:44:24     57s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/09 14:44:24     57s] (I)       Pitch:  L1=320  L2=400  L3=400
[04/09 14:44:24     57s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[04/09 14:44:24     57s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[04/09 14:44:24     57s] [NR-eGR] ========================================
[04/09 14:44:24     57s] [NR-eGR] 
[04/09 14:44:24     57s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/09 14:44:24     57s] (I)       blocked tracks on layer2 : = 752 / 11808 (6.37%)
[04/09 14:44:24     57s] (I)       blocked tracks on layer3 : = 1744 / 11715 (14.89%)
[04/09 14:44:24     57s] (I)       After initializing earlyGlobalRoute syMemory usage = 1230.6 MB
[04/09 14:44:24     57s] (I)       Finished Loading and Dumping File ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1230.59 MB )
[04/09 14:44:24     57s] (I)       Started Global Routing ( Curr Mem: 1230.59 MB )
[04/09 14:44:24     57s] (I)       ============= Initialization =============
[04/09 14:44:24     57s] (I)       totalPins=2617  totalGlobalPin=2461 (94.04%)
[04/09 14:44:24     57s] (I)       Started Build MST ( Curr Mem: 1230.59 MB )
[04/09 14:44:24     57s] (I)       Generate topology with single threads
[04/09 14:44:24     57s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1230.59 MB )
[04/09 14:44:24     57s] (I)       total 2D Cap : 21077 = (9996 H, 11081 V)
[04/09 14:44:24     57s] [NR-eGR] Layer group 1: route 870 net(s) in layer range [2, 3]
[04/09 14:44:24     57s] (I)       ============  Phase 1a Route ============
[04/09 14:44:24     57s] (I)       Started Phase 1a ( Curr Mem: 1230.59 MB )
[04/09 14:44:24     57s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1230.59 MB )
[04/09 14:44:24     57s] (I)       Usage: 4654 = (2582 H, 2072 V) = (25.83% H, 18.70% V) = (9.295e+03um H, 7.459e+03um V)
[04/09 14:44:24     57s] (I)       
[04/09 14:44:24     57s] (I)       ============  Phase 1b Route ============
[04/09 14:44:24     57s] (I)       Usage: 4654 = (2582 H, 2072 V) = (25.83% H, 18.70% V) = (9.295e+03um H, 7.459e+03um V)
[04/09 14:44:24     57s] (I)       
[04/09 14:44:24     57s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.08% V. EstWL: 1.675440e+04um
[04/09 14:44:24     57s] (I)       ============  Phase 1c Route ============
[04/09 14:44:24     57s] (I)       Usage: 4654 = (2582 H, 2072 V) = (25.83% H, 18.70% V) = (9.295e+03um H, 7.459e+03um V)
[04/09 14:44:24     57s] (I)       
[04/09 14:44:24     57s] (I)       ============  Phase 1d Route ============
[04/09 14:44:24     57s] (I)       Usage: 4654 = (2582 H, 2072 V) = (25.83% H, 18.70% V) = (9.295e+03um H, 7.459e+03um V)
[04/09 14:44:24     57s] (I)       
[04/09 14:44:24     57s] (I)       ============  Phase 1e Route ============
[04/09 14:44:24     57s] (I)       Started Phase 1e ( Curr Mem: 1230.59 MB )
[04/09 14:44:24     57s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1230.59 MB )
[04/09 14:44:24     57s] (I)       Usage: 4654 = (2582 H, 2072 V) = (25.83% H, 18.70% V) = (9.295e+03um H, 7.459e+03um V)
[04/09 14:44:24     57s] (I)       
[04/09 14:44:24     57s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.08% V. EstWL: 1.675440e+04um
[04/09 14:44:24     57s] [NR-eGR] 
[04/09 14:44:24     57s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1230.59 MB )
[04/09 14:44:24     57s] (I)       Run Multi-thread layer assignment with 1 threads
[04/09 14:44:24     57s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1230.59 MB )
[04/09 14:44:24     57s] (I)       ============  Phase 1l Route ============
[04/09 14:44:24     57s] (I)       
[04/09 14:44:24     57s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/09 14:44:24     57s] [NR-eGR]                        OverCon            
[04/09 14:44:24     57s] [NR-eGR]                         #Gcell     %Gcell
[04/09 14:44:24     57s] [NR-eGR]       Layer                (2)    OverCon 
[04/09 14:44:24     57s] [NR-eGR] ----------------------------------------------
[04/09 14:44:24     57s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[04/09 14:44:24     57s] [NR-eGR]      M2  (2)         1( 0.08%)   ( 0.08%) 
[04/09 14:44:24     57s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[04/09 14:44:24     57s] [NR-eGR] ----------------------------------------------
[04/09 14:44:24     57s] [NR-eGR] Total                1( 0.04%)   ( 0.04%) 
[04/09 14:44:24     57s] [NR-eGR] 
[04/09 14:44:24     57s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1230.59 MB )
[04/09 14:44:24     57s] (I)       total 2D Cap : 21097 = (10006 H, 11091 V)
[04/09 14:44:24     57s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.08% V
[04/09 14:44:24     57s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.11% V
[04/09 14:44:24     57s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1230.59 MB )
[04/09 14:44:24     57s] OPERPROF: Starting HotSpotCal at level 1, MEM:1230.6M
[04/09 14:44:24     57s] [hotspot] +------------+---------------+---------------+
[04/09 14:44:24     57s] [hotspot] |            |   max hotspot | total hotspot |
[04/09 14:44:24     57s] [hotspot] +------------+---------------+---------------+
[04/09 14:44:24     57s] [hotspot] | normalized |          0.00 |          0.00 |
[04/09 14:44:24     57s] [hotspot] +------------+---------------+---------------+
[04/09 14:44:24     57s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/09 14:44:24     57s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/09 14:44:24     57s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1230.6M
[04/09 14:44:24     57s] Starting delay calculation for Setup views
[04/09 14:44:24     57s] #################################################################################
[04/09 14:44:24     57s] # Design Stage: PreRoute
[04/09 14:44:24     57s] # Design Name: PE
[04/09 14:44:24     57s] # Design Mode: 130nm
[04/09 14:44:24     57s] # Analysis Mode: MMMC Non-OCV 
[04/09 14:44:24     57s] # Parasitics Mode: No SPEF/RCDB
[04/09 14:44:24     57s] # Signoff Settings: SI Off 
[04/09 14:44:24     57s] #################################################################################
[04/09 14:44:24     57s] AAE_INFO: 1 threads acquired from CTE.
[04/09 14:44:24     57s] Calculate delays in Single mode...
[04/09 14:44:24     57s] Topological Sorting (REAL = 0:00:00.0, MEM = 1236.8M, InitMEM = 1236.8M)
[04/09 14:44:24     57s] Start delay calculation (fullDC) (1 T). (MEM=1236.79)
[04/09 14:44:24     57s] End AAE Lib Interpolated Model. (MEM=1236.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 14:44:24     57s] Total number of fetched objects 929
[04/09 14:44:24     57s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 14:44:24     57s] End delay calculation. (MEM=1275.48 CPU=0:00:00.1 REAL=0:00:00.0)
[04/09 14:44:24     57s] End delay calculation (fullDC). (MEM=1275.48 CPU=0:00:00.2 REAL=0:00:00.0)
[04/09 14:44:24     57s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1275.5M) ***
[04/09 14:44:24     57s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:57.5 mem=1275.5M)
[04/09 14:44:24     57s] Reported timing to dir ./timingReports
[04/09 14:44:24     57s] **optDesign ... cpu = 0:00:42, real = 0:00:42, mem = 948.8M, totSessionCpu=0:00:57 **
[04/09 14:44:24     57s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1237.5M
[04/09 14:44:24     57s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.026, MEM:1237.5M
[04/09 14:44:25     57s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.004  |  0.077  |  0.004  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   211   |   64    |   211   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.001   |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      7 (7)       |     -7     |      8 (8)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 87.942%
Routing Overflow: 0.00% H and 0.11% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:42, real = 0:00:43, mem = 950.0M, totSessionCpu=0:00:58 **
[04/09 14:44:25     57s] Deleting Cell Server ...
[04/09 14:44:25     57s] Deleting Lib Analyzer.
[04/09 14:44:25     57s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[04/09 14:44:25     57s] Type 'man IMPOPT-3195' for more detail.
[04/09 14:44:25     57s] *** Finished optDesign ***
[04/09 14:44:25     57s] 
[04/09 14:44:25     57s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:42.8 real=0:00:43.8)
[04/09 14:44:25     57s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.7 real=0:00:00.7)
[04/09 14:44:25     57s] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=0:00:02.1 real=0:00:02.1)
[04/09 14:44:25     57s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:03.5 real=0:00:03.5)
[04/09 14:44:25     57s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:00.8 real=0:00:00.8)
[04/09 14:44:25     57s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:22.8 real=0:00:22.7)
[04/09 14:44:25     57s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:07.4 real=0:00:07.4)
[04/09 14:44:25     57s] #optDebug: fT-R <0 2 3 1 0>
[04/09 14:44:25     57s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/09 14:44:25     57s] Info: pop threads available for lower-level modules during optimization.
[04/09 14:44:25     57s] clean pInstBBox. size 0
[04/09 14:44:25     57s] #optDebug: fT-D <X 1 0 0 0>
[04/09 14:44:25     57s] VSMManager cleared!
[04/09 14:44:25     57s] **place_opt_design ... cpu = 0:00:42, real = 0:00:43, mem = 1213.5M **
[04/09 14:44:25     57s] *** Finished GigaPlace ***
[04/09 14:44:25     57s] 
[04/09 14:44:25     57s] *** Summary of all messages that are not suppressed in this session:
[04/09 14:44:25     57s] Severity  ID               Count  Summary                                  
[04/09 14:44:25     57s] WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
[04/09 14:44:25     57s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[04/09 14:44:25     57s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[04/09 14:44:25     57s] *** Message Summary: 6 warning(s), 0 error(s)
[04/09 14:44:25     57s] 
[04/09 14:46:17     66s] <CMD> redraw
[04/09 14:46:22     67s] <CMD> saveDesign PE.placed.enc
[04/09 14:46:22     67s] #% Begin save design ... (date=04/09 14:46:22, mem=921.6M)
[04/09 14:46:22     67s] % Begin Save ccopt configuration ... (date=04/09 14:46:22, mem=921.6M)
[04/09 14:46:22     67s] % End Save ccopt configuration ... (date=04/09 14:46:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=921.8M, current mem=921.8M)
[04/09 14:46:22     67s] % Begin Save netlist data ... (date=04/09 14:46:22, mem=921.8M)
[04/09 14:46:22     67s] Writing Binary DB to PE.placed.enc.dat/PE.v.bin in single-threaded mode...
[04/09 14:46:22     67s] % End Save netlist data ... (date=04/09 14:46:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=921.8M, current mem=921.8M)
[04/09 14:46:22     67s] Saving congestion map file PE.placed.enc.dat/PE.route.congmap.gz ...
[04/09 14:46:22     67s] % Begin Save AAE data ... (date=04/09 14:46:22, mem=922.2M)
[04/09 14:46:22     67s] Saving AAE Data ...
[04/09 14:46:22     67s] % End Save AAE data ... (date=04/09 14:46:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=922.2M, current mem=922.2M)
[04/09 14:46:23     67s] % Begin Save clock tree data ... (date=04/09 14:46:23, mem=922.5M)
[04/09 14:46:23     67s] % End Save clock tree data ... (date=04/09 14:46:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=922.5M, current mem=922.5M)
[04/09 14:46:23     67s] Saving preference file PE.placed.enc.dat/gui.pref.tcl ...
[04/09 14:46:23     67s] Saving mode setting ...
[04/09 14:46:23     67s] Saving global file ...
[04/09 14:46:23     67s] % Begin Save floorplan data ... (date=04/09 14:46:23, mem=922.7M)
[04/09 14:46:23     67s] Saving floorplan file ...
[04/09 14:46:23     67s] % End Save floorplan data ... (date=04/09 14:46:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=922.7M, current mem=922.7M)
[04/09 14:46:23     67s] Saving PG file PE.placed.enc.dat/PE.pg.gz
[04/09 14:46:23     67s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1215.7M) ***
[04/09 14:46:23     67s] Saving Drc markers ...
[04/09 14:46:23     67s] ... No Drc file written since there is no markers found.
[04/09 14:46:23     67s] % Begin Save placement data ... (date=04/09 14:46:23, mem=922.7M)
[04/09 14:46:23     67s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/09 14:46:23     67s] Save Adaptive View Pruing View Names to Binary file
[04/09 14:46:23     67s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1218.7M) ***
[04/09 14:46:23     67s] % End Save placement data ... (date=04/09 14:46:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=922.7M, current mem=922.7M)
[04/09 14:46:23     67s] % Begin Save routing data ... (date=04/09 14:46:23, mem=922.7M)
[04/09 14:46:23     67s] Saving route file ...
[04/09 14:46:23     67s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1215.7M) ***
[04/09 14:46:23     67s] % End Save routing data ... (date=04/09 14:46:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=922.7M, current mem=922.7M)
[04/09 14:46:23     67s] Saving property file PE.placed.enc.dat/PE.prop
[04/09 14:46:23     67s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1218.7M) ***
[04/09 14:46:23     67s] Saving rc congestion map PE.placed.enc.dat/PE.congmap.gz ...
[04/09 14:46:23     67s] % Begin Save power constraints data ... (date=04/09 14:46:23, mem=922.7M)
[04/09 14:46:23     67s] % End Save power constraints data ... (date=04/09 14:46:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=922.7M, current mem=922.7M)
[04/09 14:46:24     68s] Generated self-contained design PE.placed.enc.dat
[04/09 14:46:24     68s] #% End save design ... (date=04/09 14:46:24, total cpu=0:00:00.7, real=0:00:02.0, peak res=922.7M, current mem=922.5M)
[04/09 14:46:24     68s] *** Message Summary: 0 warning(s), 0 error(s)
[04/09 14:46:24     68s] 
[04/09 14:46:31     68s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[04/09 14:46:31     68s] <CMD> getPlaceMode -doneQuickCTS -quiet
[04/09 14:46:31     68s] 
[04/09 14:46:31     68s] changeUseClockNetStatus Option :  -noFixedNetWires 
[04/09 14:46:31     68s] *** Changed status on (0) nets in Clock.
[04/09 14:46:31     68s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1221.8M) ***
[04/09 14:47:02     71s] <CMD> setAttribute -net fire_in -weight 5 -avoid_detour true -bottom_preferred_routing_layer 2 -top_preferred_routing_layer 3 -preferred_extra_space 2
[04/09 14:47:08     71s] <CMD> selectNet fire_in
[04/09 14:47:09     71s] <CMD> zoomBox 10.44000 -6.82100 143.38600 116.15000
[04/09 14:47:10     71s] <CMD> zoomBox 29.22200 28.35300 110.86700 103.87200
[04/09 14:47:10     71s] <CMD> zoomBox 43.50800 55.11000 86.12800 94.53200
[04/09 14:47:11     71s] <CMD> zoomBox 51.33500 64.96600 73.58300 85.54500
[04/09 14:47:11     72s] <CMD> zoomBox 52.50500 66.39500 71.41600 83.88700
[04/09 14:47:11     72s] <CMD> zoomBox 53.40400 67.65400 69.47800 82.52200
[04/09 14:47:11     72s] <CMD> zoomBox 54.16800 68.72700 67.83100 81.36500
[04/09 14:47:11     72s] <CMD> zoomBox 54.70900 69.72900 66.32200 80.47100
[04/09 14:47:12     72s] <CMD> zoomBox 56.14400 72.51500 62.20700 78.12300
[04/09 14:47:12     72s] <CMD> zoomBox 56.89300 73.96800 60.06000 76.89700
[04/09 14:47:13     72s] <CMD> zoomBox 55.16100 72.06600 63.55800 79.83300
[04/09 14:47:13     72s] <CMD> zoomBox 51.14000 67.36500 70.06800 84.87300
[04/09 14:47:13     72s] <CMD> zoomBox 49.78200 65.95200 72.05100 86.55000
[04/09 14:47:14     72s] <CMD> zoomBox 46.15200 63.03700 76.97500 91.54700
[04/09 14:47:15     72s] <CMD> zoomBox 41.12800 59.02400 83.79000 98.48500
[04/09 14:47:15     72s] <CMD> zoomBox 24.55000 45.78200 106.27900 121.37900
[04/09 14:47:15     72s] <CMD> zoomBox -18.93000 11.12300 165.26800 181.50000
[04/09 14:47:16     72s] <CMD> zoomBox -89.84500 -44.13900 263.02100 282.25100
[04/09 14:47:17     72s] <CMD> pan 51.58400 -40.57000
[04/09 14:47:20     73s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[04/09 14:47:20     73s] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly true
[04/09 14:47:20     73s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 3
[04/09 14:47:22     73s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[04/09 14:47:26     73s] <CMD> globalDetailRoute
[04/09 14:47:26     73s] #% Begin globalDetailRoute (date=04/09 14:47:26, mem=922.8M)
[04/09 14:47:26     73s] 
[04/09 14:47:26     73s] globalDetailRoute
[04/09 14:47:26     73s] 
[04/09 14:47:26     73s] #setNanoRouteMode -routeBottomRoutingLayer 1
[04/09 14:47:26     73s] #setNanoRouteMode -routeSelectedNetOnly true
[04/09 14:47:26     73s] #setNanoRouteMode -routeTopRoutingLayer 3
[04/09 14:47:26     73s] #setNanoRouteMode -routeWithTimingDriven true
[04/09 14:47:26     73s] #Start globalDetailRoute on Sat Apr  9 14:47:26 2022
[04/09 14:47:26     73s] #
[04/09 14:47:26     73s] #Generating timing data, please wait...
[04/09 14:47:26     73s] #870 total nets, 0 already routed, 0 will ignore in trialRoute
[04/09 14:47:26     73s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/09 14:47:26     73s] #Dump tif for version 2.1
[04/09 14:47:26     73s] End AAE Lib Interpolated Model. (MEM=1221.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 14:47:26     73s] Total number of fetched objects 929
[04/09 14:47:26     73s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 14:47:26     73s] End delay calculation. (MEM=1269.02 CPU=0:00:00.1 REAL=0:00:00.0)
[04/09 14:47:26     73s] #Current view: typical 
[04/09 14:47:26     73s] #Current enabled view: typical 
[04/09 14:47:26     73s] #Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 928.44 (MB), peak = 975.93 (MB)
[04/09 14:47:26     73s] #Done generating timing data.
[04/09 14:47:26     73s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[04/09 14:47:26     73s] ### Net info: total nets: 872
[04/09 14:47:26     73s] ### Net info: dirty nets: 0
[04/09 14:47:26     73s] ### Net info: marked as disconnected nets: 0
[04/09 14:47:26     73s] #num needed restored net=0
[04/09 14:47:26     73s] #need_extraction net=0 (total=872)
[04/09 14:47:26     73s] ### Net info: fully routed nets: 0
[04/09 14:47:26     73s] ### Net info: trivial (< 2 pins) nets: 2
[04/09 14:47:26     73s] ### Net info: unrouted nets: 870
[04/09 14:47:26     73s] ### Net info: re-extraction nets: 0
[04/09 14:47:26     73s] ### Net info: selected nets: 1
[04/09 14:47:26     73s] ### Net info: ignored nets: 0
[04/09 14:47:26     73s] ### Net info: skip routing nets: 0
[04/09 14:47:26     73s] #WARNING (NRDB-976) The TRACK STEP 0.4000 for preferred direction tracks is smaller than the PITCH 0.5000 for LAYER M3. This will cause routability problems for NanoRoute.
[04/09 14:47:26     73s] #WARNING (NRDB-976) The TRACK STEP 0.8000 for preferred direction tracks is smaller than the PITCH 4.0000 for LAYER MG. This will cause routability problems for NanoRoute.
[04/09 14:47:26     73s] #Start reading timing information from file .timing_file_10941.tif.gz ...
[04/09 14:47:27     73s] #Read in timing information for 68 ports, 824 instances from timing file .timing_file_10941.tif.gz.
[04/09 14:47:27     73s] #NanoRoute Version 19.10-p002_1 NR190418-1643/19_10-UB
[04/09 14:47:27     73s] #RTESIG:78da8dce410b82401086e1cefd8a413d18a4cdb8eee85e83ae15525d456115617143d7ff
[04/09 14:47:27     73s] #       9fd1b5b4b97e2f0fe3078f53011ea998307a222625c1b9208529e511712a0ea4ca79ba1f
[04/09 14:47:27     73s] #       bdad1f5caeb74c213495193584b5b5660fd3a80718b5735ddfee3e0d25c42065ccf83e08
[04/09 14:47:27     73s] #       1b632bf7a394c91f9c52eb91981f2308bbdee9560fdf1b160c6e98161dce19c48a9361b6
[04/09 14:47:27     73s] #       e06c5ea58a63b5
[04/09 14:47:27     73s] #
[04/09 14:47:27     73s] #RTESIG:78da8dce410b82401086e1cefd8a413d18a4cdb8eee85e83ae15525d456115617143d7ff
[04/09 14:47:27     73s] #       9fd1b5b4b97e2f0fe3078f53011ea998307a222625c1b9208529e511712a0ea4ca79ba1f
[04/09 14:47:27     73s] #       bdad1f5caeb74c213495193584b5b5660fd3a80718b5735ddfee3e0d25c42065ccf83e08
[04/09 14:47:27     73s] #       1b632bf7a394c91f9c52eb91981f2308bbdee9560fdf1b160c6e98161dce19c48a9361b6
[04/09 14:47:27     73s] #       e06c5ea58a63b5
[04/09 14:47:27     73s] #
[04/09 14:47:27     73s] #Start routing data preparation on Sat Apr  9 14:47:27 2022
[04/09 14:47:27     73s] #
[04/09 14:47:27     73s] #Minimum voltage of a net in the design = 0.000.
[04/09 14:47:27     73s] #Maximum voltage of a net in the design = 1.200.
[04/09 14:47:27     73s] #Voltage range [0.000 - 1.200] has 870 nets.
[04/09 14:47:27     73s] #Voltage range [1.200 - 1.200] has 1 net.
[04/09 14:47:27     73s] #Voltage range [0.000 - 0.000] has 1 net.
[04/09 14:47:27     74s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[04/09 14:47:27     74s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/09 14:47:27     74s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/09 14:47:27     74s] # MQ           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[04/09 14:47:27     74s] # MG           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[04/09 14:47:27     74s] # LY           V   Track-Pitch = 4.8000    Line-2-Via Pitch = 2.5200
[04/09 14:47:27     74s] # E1           H   Track-Pitch = 6.0000    Line-2-Via Pitch = 4.3700
[04/09 14:47:27     74s] # MA           V   Track-Pitch = 9.6000    Line-2-Via Pitch = 9.1200
[04/09 14:47:27     74s] #Regenerating Ggrids automatically.
[04/09 14:47:27     74s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[04/09 14:47:27     74s] #Using automatically generated G-grids.
[04/09 14:47:27     74s] #Done routing data preparation.
[04/09 14:47:27     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 930.71 (MB), peak = 975.93 (MB)
[04/09 14:47:27     74s] #Merging special wires: starts on Sat Apr  9 14:47:27 2022 with memory = 930.84 (MB), peak = 975.93 (MB)
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:930.9 MB, peak:975.9 MB
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] #Finished routing data preparation on Sat Apr  9 14:47:27 2022
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] #Cpu time = 00:00:00
[04/09 14:47:27     74s] #Elapsed time = 00:00:00
[04/09 14:47:27     74s] #Increased memory = 4.88 (MB)
[04/09 14:47:27     74s] #Total memory = 930.88 (MB)
[04/09 14:47:27     74s] #Peak memory = 975.93 (MB)
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] #Start global routing on Sat Apr  9 14:47:27 2022
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] #Start global routing initialization on Sat Apr  9 14:47:27 2022
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] #Number of eco nets is 0
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] #Start global routing data preparation on Sat Apr  9 14:47:27 2022
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] ### build_merged_routing_blockage_rect_list starts on Sat Apr  9 14:47:27 2022 with memory = 930.98 (MB), peak = 975.93 (MB)
[04/09 14:47:27     74s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:931.0 MB, peak:975.9 MB
[04/09 14:47:27     74s] #Start routing resource analysis on Sat Apr  9 14:47:27 2022
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] ### init_is_bin_blocked starts on Sat Apr  9 14:47:27 2022 with memory = 931.01 (MB), peak = 975.93 (MB)
[04/09 14:47:27     74s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:931.0 MB, peak:975.9 MB
[04/09 14:47:27     74s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat Apr  9 14:47:27 2022 with memory = 931.04 (MB), peak = 975.93 (MB)
[04/09 14:47:27     74s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:931.1 MB, peak:975.9 MB
[04/09 14:47:27     74s] ### adjust_flow_cap starts on Sat Apr  9 14:47:27 2022 with memory = 931.11 (MB), peak = 975.93 (MB)
[04/09 14:47:27     74s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:931.1 MB, peak:975.9 MB
[04/09 14:47:27     74s] ### adjust_partial_route_blockage starts on Sat Apr  9 14:47:27 2022 with memory = 931.12 (MB), peak = 975.93 (MB)
[04/09 14:47:27     74s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:931.1 MB, peak:975.9 MB
[04/09 14:47:27     74s] ### set_via_blocked starts on Sat Apr  9 14:47:27 2022 with memory = 931.12 (MB), peak = 975.93 (MB)
[04/09 14:47:27     74s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:931.1 MB, peak:975.9 MB
[04/09 14:47:27     74s] ### copy_flow starts on Sat Apr  9 14:47:27 2022 with memory = 931.12 (MB), peak = 975.93 (MB)
[04/09 14:47:27     74s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:931.1 MB, peak:975.9 MB
[04/09 14:47:27     74s] #Routing resource analysis is done on Sat Apr  9 14:47:27 2022
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] ### report_flow_cap starts on Sat Apr  9 14:47:27 2022 with memory = 931.12 (MB), peak = 975.93 (MB)
[04/09 14:47:27     74s] #  Resource Analysis:
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] #               Routing  #Avail      #Track     #Total     %Gcell
[04/09 14:47:27     74s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[04/09 14:47:27     74s] #  --------------------------------------------------------------
[04/09 14:47:27     74s] #  M1             H         213           0         275    64.00%
[04/09 14:47:27     74s] #  M2             V         460          32         275     0.00%
[04/09 14:47:27     74s] #  M3             H         181          32         275     0.00%
[04/09 14:47:27     74s] #  --------------------------------------------------------------
[04/09 14:47:27     74s] #  Total                    854       7.10%         825    21.33%
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] #  1 nets (0.11%) with 2 preferred extra spacing.
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:931.1 MB, peak:975.9 MB
[04/09 14:47:27     74s] ### analyze_m2_tracks starts on Sat Apr  9 14:47:27 2022 with memory = 931.12 (MB), peak = 975.93 (MB)
[04/09 14:47:27     74s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:931.1 MB, peak:975.9 MB
[04/09 14:47:27     74s] ### report_initial_resource starts on Sat Apr  9 14:47:27 2022 with memory = 931.12 (MB), peak = 975.93 (MB)
[04/09 14:47:27     74s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:931.1 MB, peak:975.9 MB
[04/09 14:47:27     74s] ### mark_pg_pins_accessibility starts on Sat Apr  9 14:47:27 2022 with memory = 931.13 (MB), peak = 975.93 (MB)
[04/09 14:47:27     74s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:931.1 MB, peak:975.9 MB
[04/09 14:47:27     74s] ### set_net_region starts on Sat Apr  9 14:47:27 2022 with memory = 931.13 (MB), peak = 975.93 (MB)
[04/09 14:47:27     74s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:931.1 MB, peak:975.9 MB
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] #Global routing data preparation is done on Sat Apr  9 14:47:27 2022
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 931.13 (MB), peak = 975.93 (MB)
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] ### prepare_level starts on Sat Apr  9 14:47:27 2022 with memory = 931.15 (MB), peak = 975.93 (MB)
[04/09 14:47:27     74s] ### init level 1 starts on Sat Apr  9 14:47:27 2022 with memory = 931.16 (MB), peak = 975.93 (MB)
[04/09 14:47:27     74s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:931.2 MB, peak:975.9 MB
[04/09 14:47:27     74s] ### prepare_level_flow starts on Sat Apr  9 14:47:27 2022 with memory = 931.21 (MB), peak = 975.93 (MB)
[04/09 14:47:27     74s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:931.2 MB, peak:975.9 MB
[04/09 14:47:27     74s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:931.2 MB, peak:975.9 MB
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] #Global routing initialization is done on Sat Apr  9 14:47:27 2022
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 931.21 (MB), peak = 975.93 (MB)
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] #start global routing iteration 1...
[04/09 14:47:27     74s] ### init_flow_edge starts on Sat Apr  9 14:47:27 2022 with memory = 931.26 (MB), peak = 975.93 (MB)
[04/09 14:47:27     74s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:931.7 MB, peak:975.9 MB
[04/09 14:47:27     74s] ### measure_qor starts on Sat Apr  9 14:47:27 2022 with memory = 932.16 (MB), peak = 975.93 (MB)
[04/09 14:47:27     74s] ### measure_congestion starts on Sat Apr  9 14:47:27 2022 with memory = 932.17 (MB), peak = 975.93 (MB)
[04/09 14:47:27     74s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:932.2 MB, peak:975.9 MB
[04/09 14:47:27     74s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:932.2 MB, peak:975.9 MB
[04/09 14:47:27     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 932.17 (MB), peak = 975.93 (MB)
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] #start global routing iteration 2...
[04/09 14:47:27     74s] ### measure_qor starts on Sat Apr  9 14:47:27 2022 with memory = 932.31 (MB), peak = 975.93 (MB)
[04/09 14:47:27     74s] ### measure_congestion starts on Sat Apr  9 14:47:27 2022 with memory = 932.31 (MB), peak = 975.93 (MB)
[04/09 14:47:27     74s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:932.3 MB, peak:975.9 MB
[04/09 14:47:27     74s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:932.3 MB, peak:975.9 MB
[04/09 14:47:27     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 932.31 (MB), peak = 975.93 (MB)
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] #start global routing iteration 3...
[04/09 14:47:27     74s] ### measure_qor starts on Sat Apr  9 14:47:27 2022 with memory = 932.31 (MB), peak = 975.93 (MB)
[04/09 14:47:27     74s] ### measure_congestion starts on Sat Apr  9 14:47:27 2022 with memory = 932.31 (MB), peak = 975.93 (MB)
[04/09 14:47:27     74s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:932.3 MB, peak:975.9 MB
[04/09 14:47:27     74s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:932.3 MB, peak:975.9 MB
[04/09 14:47:27     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 932.31 (MB), peak = 975.93 (MB)
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] ### route_end starts on Sat Apr  9 14:47:27 2022 with memory = 932.31 (MB), peak = 975.93 (MB)
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[04/09 14:47:27     74s] #Total number of selected nets for routing = 1.
[04/09 14:47:27     74s] #Total number of unselected nets (but routable) for routing = 869 (skipped).
[04/09 14:47:27     74s] #Total number of nets in the design = 872.
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] #869 skipped nets do not have any wires.
[04/09 14:47:27     74s] #1 routable net has only global wires.
[04/09 14:47:27     74s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] #Routed net constraints summary:
[04/09 14:47:27     74s] #------------------------------------------------
[04/09 14:47:27     74s] #        Rules   Pref Extra Space   Unconstrained  
[04/09 14:47:27     74s] #------------------------------------------------
[04/09 14:47:27     74s] #      Default                  1               0  
[04/09 14:47:27     74s] #------------------------------------------------
[04/09 14:47:27     74s] #        Total                  1               0  
[04/09 14:47:27     74s] #------------------------------------------------
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] #Routing constraints summary of the whole design:
[04/09 14:47:27     74s] #------------------------------------------------
[04/09 14:47:27     74s] #        Rules   Pref Extra Space   Unconstrained  
[04/09 14:47:27     74s] #------------------------------------------------
[04/09 14:47:27     74s] #      Default                  1             869  
[04/09 14:47:27     74s] #------------------------------------------------
[04/09 14:47:27     74s] #        Total                  1             869  
[04/09 14:47:27     74s] #------------------------------------------------
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] ### cal_base_flow starts on Sat Apr  9 14:47:27 2022 with memory = 932.33 (MB), peak = 975.93 (MB)
[04/09 14:47:27     74s] ### init_flow_edge starts on Sat Apr  9 14:47:27 2022 with memory = 932.33 (MB), peak = 975.93 (MB)
[04/09 14:47:27     74s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:932.3 MB, peak:975.9 MB
[04/09 14:47:27     74s] ### cal_flow starts on Sat Apr  9 14:47:27 2022 with memory = 932.33 (MB), peak = 975.93 (MB)
[04/09 14:47:27     74s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:932.3 MB, peak:975.9 MB
[04/09 14:47:27     74s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:932.3 MB, peak:975.9 MB
[04/09 14:47:27     74s] ### report_overcon starts on Sat Apr  9 14:47:27 2022 with memory = 932.35 (MB), peak = 975.93 (MB)
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] #  Congestion Analysis: (blocked Gcells are excluded)
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] #                 OverCon          
[04/09 14:47:27     74s] #                  #Gcell    %Gcell
[04/09 14:47:27     74s] #     Layer           (1)   OverCon
[04/09 14:47:27     74s] #  --------------------------------
[04/09 14:47:27     74s] #  M1            0(0.00%)   (0.00%)
[04/09 14:47:27     74s] #  M2            0(0.00%)   (0.00%)
[04/09 14:47:27     74s] #  M3            0(0.00%)   (0.00%)
[04/09 14:47:27     74s] #  --------------------------------
[04/09 14:47:27     74s] #     Total      0(0.00%)   (0.00%)
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[04/09 14:47:27     74s] #  Overflow after GR: 0.00% H + 0.00% V
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:932.3 MB, peak:975.9 MB
[04/09 14:47:27     74s] ### cal_base_flow starts on Sat Apr  9 14:47:27 2022 with memory = 932.36 (MB), peak = 975.93 (MB)
[04/09 14:47:27     74s] ### init_flow_edge starts on Sat Apr  9 14:47:27 2022 with memory = 932.36 (MB), peak = 975.93 (MB)
[04/09 14:47:27     74s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:932.4 MB, peak:975.9 MB
[04/09 14:47:27     74s] ### cal_flow starts on Sat Apr  9 14:47:27 2022 with memory = 932.36 (MB), peak = 975.93 (MB)
[04/09 14:47:27     74s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:932.4 MB, peak:975.9 MB
[04/09 14:47:27     74s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:932.4 MB, peak:975.9 MB
[04/09 14:47:27     74s] ### export_cong_map starts on Sat Apr  9 14:47:27 2022 with memory = 932.36 (MB), peak = 975.93 (MB)
[04/09 14:47:27     74s] ### PDZT_Export::export_cong_map starts on Sat Apr  9 14:47:27 2022 with memory = 932.36 (MB), peak = 975.93 (MB)
[04/09 14:47:27     74s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:932.4 MB, peak:975.9 MB
[04/09 14:47:27     74s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:932.4 MB, peak:975.9 MB
[04/09 14:47:27     74s] ### import_cong_map starts on Sat Apr  9 14:47:27 2022 with memory = 932.37 (MB), peak = 975.93 (MB)
[04/09 14:47:27     74s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:932.4 MB, peak:975.9 MB
[04/09 14:47:27     74s] ### update starts on Sat Apr  9 14:47:27 2022 with memory = 932.37 (MB), peak = 975.93 (MB)
[04/09 14:47:27     74s] #Complete Global Routing.
[04/09 14:47:27     74s] #Total number of nets with non-default rule or having extra spacing = 1
[04/09 14:47:27     74s] #Total wire length = 15 um.
[04/09 14:47:27     74s] #Total half perimeter of net bounding box = 13 um.
[04/09 14:47:27     74s] #Total wire length on LAYER M1 = 0 um.
[04/09 14:47:27     74s] #Total wire length on LAYER M2 = 7 um.
[04/09 14:47:27     74s] #Total wire length on LAYER M3 = 8 um.
[04/09 14:47:27     74s] #Total wire length on LAYER MQ = 0 um.
[04/09 14:47:27     74s] #Total wire length on LAYER MG = 0 um.
[04/09 14:47:27     74s] #Total wire length on LAYER LY = 0 um.
[04/09 14:47:27     74s] #Total wire length on LAYER E1 = 0 um.
[04/09 14:47:27     74s] #Total wire length on LAYER MA = 0 um.
[04/09 14:47:27     74s] #Total number of vias = 4
[04/09 14:47:27     74s] #Up-Via Summary (total 4):
[04/09 14:47:27     74s] #           
[04/09 14:47:27     74s] #-----------------------
[04/09 14:47:27     74s] # M1                  1
[04/09 14:47:27     74s] # M2                  3
[04/09 14:47:27     74s] #-----------------------
[04/09 14:47:27     74s] #                     4 
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] ### update cpu:00:00:00, real:00:00:00, mem:932.8 MB, peak:975.9 MB
[04/09 14:47:27     74s] ### report_overcon starts on Sat Apr  9 14:47:27 2022 with memory = 932.82 (MB), peak = 975.93 (MB)
[04/09 14:47:27     74s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:932.8 MB, peak:975.9 MB
[04/09 14:47:27     74s] ### report_overcon starts on Sat Apr  9 14:47:27 2022 with memory = 932.82 (MB), peak = 975.93 (MB)
[04/09 14:47:27     74s] #Max overcon = 0 track.
[04/09 14:47:27     74s] #Total overcon = 0.00%.
[04/09 14:47:27     74s] #Worst layer Gcell overcon rate = 0.00%.
[04/09 14:47:27     74s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:932.8 MB, peak:975.9 MB
[04/09 14:47:27     74s] ### route_end cpu:00:00:00, real:00:00:00, mem:932.8 MB, peak:975.9 MB
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] #Global routing statistics:
[04/09 14:47:27     74s] #Cpu time = 00:00:00
[04/09 14:47:27     74s] #Elapsed time = 00:00:00
[04/09 14:47:27     74s] #Increased memory = 1.89 (MB)
[04/09 14:47:27     74s] #Total memory = 932.83 (MB)
[04/09 14:47:27     74s] #Peak memory = 975.93 (MB)
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] #Finished global routing on Sat Apr  9 14:47:27 2022
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 932.41 (MB), peak = 975.93 (MB)
[04/09 14:47:27     74s] #Start Track Assignment.
[04/09 14:47:27     74s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[04/09 14:47:27     74s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[04/09 14:47:27     74s] #Complete Track Assignment.
[04/09 14:47:27     74s] #Total number of nets with non-default rule or having extra spacing = 1
[04/09 14:47:27     74s] #Total wire length = 13 um.
[04/09 14:47:27     74s] #Total half perimeter of net bounding box = 13 um.
[04/09 14:47:27     74s] #Total wire length on LAYER M1 = 1 um.
[04/09 14:47:27     74s] #Total wire length on LAYER M2 = 7 um.
[04/09 14:47:27     74s] #Total wire length on LAYER M3 = 5 um.
[04/09 14:47:27     74s] #Total wire length on LAYER MQ = 0 um.
[04/09 14:47:27     74s] #Total wire length on LAYER MG = 0 um.
[04/09 14:47:27     74s] #Total wire length on LAYER LY = 0 um.
[04/09 14:47:27     74s] #Total wire length on LAYER E1 = 0 um.
[04/09 14:47:27     74s] #Total wire length on LAYER MA = 0 um.
[04/09 14:47:27     74s] #Total number of vias = 4
[04/09 14:47:27     74s] #Up-Via Summary (total 4):
[04/09 14:47:27     74s] #           
[04/09 14:47:27     74s] #-----------------------
[04/09 14:47:27     74s] # M1                  1
[04/09 14:47:27     74s] # M2                  3
[04/09 14:47:27     74s] #-----------------------
[04/09 14:47:27     74s] #                     4 
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 932.79 (MB), peak = 975.93 (MB)
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/09 14:47:27     74s] #Cpu time = 00:00:00
[04/09 14:47:27     74s] #Elapsed time = 00:00:00
[04/09 14:47:27     74s] #Increased memory = 7.08 (MB)
[04/09 14:47:27     74s] #Total memory = 933.02 (MB)
[04/09 14:47:27     74s] #Peak memory = 975.93 (MB)
[04/09 14:47:27     74s] ### max drc and si pitch = 3920 (  3.9200 um) MT-safe pitch = 1280 (  1.2800 um) patch pitch = 6600 (  6.6000 um)
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] #Start Detail Routing..
[04/09 14:47:27     74s] #start initial detail routing ...
[04/09 14:47:27     74s] ### Design has 0 dirty nets, has valid drcs
[04/09 14:47:27     74s] #   number of violations = 0
[04/09 14:47:27     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 956.79 (MB), peak = 975.93 (MB)
[04/09 14:47:27     74s] #Complete Detail Routing.
[04/09 14:47:27     74s] #Total number of nets with non-default rule or having extra spacing = 1
[04/09 14:47:27     74s] #Total wire length = 12 um.
[04/09 14:47:27     74s] #Total half perimeter of net bounding box = 13 um.
[04/09 14:47:27     74s] #Total wire length on LAYER M1 = 0 um.
[04/09 14:47:27     74s] #Total wire length on LAYER M2 = 10 um.
[04/09 14:47:27     74s] #Total wire length on LAYER M3 = 3 um.
[04/09 14:47:27     74s] #Total wire length on LAYER MQ = 0 um.
[04/09 14:47:27     74s] #Total wire length on LAYER MG = 0 um.
[04/09 14:47:27     74s] #Total wire length on LAYER LY = 0 um.
[04/09 14:47:27     74s] #Total wire length on LAYER E1 = 0 um.
[04/09 14:47:27     74s] #Total wire length on LAYER MA = 0 um.
[04/09 14:47:27     74s] #Total number of vias = 2
[04/09 14:47:27     74s] #Up-Via Summary (total 2):
[04/09 14:47:27     74s] #           
[04/09 14:47:27     74s] #-----------------------
[04/09 14:47:27     74s] # M1                  1
[04/09 14:47:27     74s] # M2                  1
[04/09 14:47:27     74s] #-----------------------
[04/09 14:47:27     74s] #                     2 
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] #Total number of DRC violations = 0
[04/09 14:47:27     74s] #Cpu time = 00:00:00
[04/09 14:47:27     74s] #Elapsed time = 00:00:00
[04/09 14:47:27     74s] #Increased memory = 3.15 (MB)
[04/09 14:47:27     74s] #Total memory = 936.18 (MB)
[04/09 14:47:27     74s] #Peak memory = 975.93 (MB)
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] #start routing for process antenna violation fix ...
[04/09 14:47:27     74s] ### max drc and si pitch = 3920 (  3.9200 um) MT-safe pitch = 1280 (  1.2800 um) patch pitch = 6600 (  6.6000 um)
[04/09 14:47:27     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 937.08 (MB), peak = 975.93 (MB)
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] #Total number of nets with non-default rule or having extra spacing = 1
[04/09 14:47:27     74s] #Total wire length = 12 um.
[04/09 14:47:27     74s] #Total half perimeter of net bounding box = 13 um.
[04/09 14:47:27     74s] #Total wire length on LAYER M1 = 0 um.
[04/09 14:47:27     74s] #Total wire length on LAYER M2 = 10 um.
[04/09 14:47:27     74s] #Total wire length on LAYER M3 = 3 um.
[04/09 14:47:27     74s] #Total wire length on LAYER MQ = 0 um.
[04/09 14:47:27     74s] #Total wire length on LAYER MG = 0 um.
[04/09 14:47:27     74s] #Total wire length on LAYER LY = 0 um.
[04/09 14:47:27     74s] #Total wire length on LAYER E1 = 0 um.
[04/09 14:47:27     74s] #Total wire length on LAYER MA = 0 um.
[04/09 14:47:27     74s] #Total number of vias = 2
[04/09 14:47:27     74s] #Up-Via Summary (total 2):
[04/09 14:47:27     74s] #           
[04/09 14:47:27     74s] #-----------------------
[04/09 14:47:27     74s] # M1                  1
[04/09 14:47:27     74s] # M2                  1
[04/09 14:47:27     74s] #-----------------------
[04/09 14:47:27     74s] #                     2 
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] #Total number of DRC violations = 0
[04/09 14:47:27     74s] #Total number of net violated process antenna rule = 0
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] #Total number of nets with non-default rule or having extra spacing = 1
[04/09 14:47:27     74s] #Total wire length = 12 um.
[04/09 14:47:27     74s] #Total half perimeter of net bounding box = 13 um.
[04/09 14:47:27     74s] #Total wire length on LAYER M1 = 0 um.
[04/09 14:47:27     74s] #Total wire length on LAYER M2 = 10 um.
[04/09 14:47:27     74s] #Total wire length on LAYER M3 = 3 um.
[04/09 14:47:27     74s] #Total wire length on LAYER MQ = 0 um.
[04/09 14:47:27     74s] #Total wire length on LAYER MG = 0 um.
[04/09 14:47:27     74s] #Total wire length on LAYER LY = 0 um.
[04/09 14:47:27     74s] #Total wire length on LAYER E1 = 0 um.
[04/09 14:47:27     74s] #Total wire length on LAYER MA = 0 um.
[04/09 14:47:27     74s] #Total number of vias = 2
[04/09 14:47:27     74s] #Up-Via Summary (total 2):
[04/09 14:47:27     74s] #           
[04/09 14:47:27     74s] #-----------------------
[04/09 14:47:27     74s] # M1                  1
[04/09 14:47:27     74s] # M2                  1
[04/09 14:47:27     74s] #-----------------------
[04/09 14:47:27     74s] #                     2 
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] #Total number of DRC violations = 0
[04/09 14:47:27     74s] #Total number of net violated process antenna rule = 0
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] #detailRoute Statistics:
[04/09 14:47:27     74s] #Cpu time = 00:00:00
[04/09 14:47:27     74s] #Elapsed time = 00:00:00
[04/09 14:47:27     74s] #Increased memory = 4.31 (MB)
[04/09 14:47:27     74s] #Total memory = 937.34 (MB)
[04/09 14:47:27     74s] #Peak memory = 975.93 (MB)
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] #globalDetailRoute statistics:
[04/09 14:47:27     74s] #Cpu time = 00:00:01
[04/09 14:47:27     74s] #Elapsed time = 00:00:01
[04/09 14:47:27     74s] #Increased memory = 9.55 (MB)
[04/09 14:47:27     74s] #Total memory = 932.39 (MB)
[04/09 14:47:27     74s] #Peak memory = 975.93 (MB)
[04/09 14:47:27     74s] #Number of warnings = 3
[04/09 14:47:27     74s] #Total number of warnings = 6
[04/09 14:47:27     74s] #Number of fails = 0
[04/09 14:47:27     74s] #Total number of fails = 0
[04/09 14:47:27     74s] #Complete globalDetailRoute on Sat Apr  9 14:47:27 2022
[04/09 14:47:27     74s] #
[04/09 14:47:27     74s] ### 
[04/09 14:47:27     74s] ###   Scalability Statistics
[04/09 14:47:27     74s] ### 
[04/09 14:47:27     74s] ### --------------------------------+----------------+----------------+----------------+
[04/09 14:47:27     74s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[04/09 14:47:27     74s] ### --------------------------------+----------------+----------------+----------------+
[04/09 14:47:27     74s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/09 14:47:27     74s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[04/09 14:47:27     74s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[04/09 14:47:27     74s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[04/09 14:47:27     74s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[04/09 14:47:27     74s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[04/09 14:47:27     74s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[04/09 14:47:27     74s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[04/09 14:47:27     74s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[04/09 14:47:27     74s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[04/09 14:47:27     74s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[04/09 14:47:27     74s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[04/09 14:47:27     74s] ###   Entire Command                |        00:00:01|        00:00:01|             0.9|
[04/09 14:47:27     74s] ### --------------------------------+----------------+----------------+----------------+
[04/09 14:47:27     74s] ### 
[04/09 14:47:27     74s] #% End globalDetailRoute (date=04/09 14:47:27, total cpu=0:00:00.8, real=0:00:01.0, peak res=922.8M, current mem=915.9M)
[04/09 14:47:39     75s] <CMD> redraw
[04/09 14:47:45     76s] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
[04/09 14:47:45     76s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[04/09 14:47:45     76s] <CMD> setNanoRouteMode -quiet -routeTdrEffort 10
[04/09 14:47:45     76s] <CMD> setNanoRouteMode -quiet -drouteFixAntenna true
[04/09 14:47:45     76s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[04/09 14:47:45     76s] <CMD> setNanoRouteMode -quiet -routeSiLengthLimit 200
[04/09 14:47:45     76s] <CMD> setNanoRouteMode -quiet -routeSiEffort high
[04/09 14:47:45     76s] <CMD> setNanoRouteMode -quiet -routeWithViaInPin true
[04/09 14:47:45     76s] <CMD> setNanoRouteMode -quiet -routeWithViaOnlyForStandardCellPin false
[04/09 14:47:45     76s] <CMD> setNanoRouteMode -quiet -droutePostRouteSwapVia none
[04/09 14:47:45     76s] #WARNING (NRIF-83) When droutePostRouteSwapVia is set to 'none', the post route via swapping step will be skipped in all scenarios.
[04/09 14:47:45     76s] <CMD> setNanoRouteMode -quiet -drouteUseMultiCutViaEffort high
[04/09 14:47:45     76s] <CMD> setNanoRouteMode -routeTopRoutingLayer 3
[04/09 14:47:45     76s] <CMD> setNanoRouteMode -routeBottomRoutingLayer 1
[04/09 14:47:45     76s] <CMD> globalDetailRoute
[04/09 14:47:45     76s] #% Begin globalDetailRoute (date=04/09 14:47:45, mem=915.9M)
[04/09 14:47:45     76s] 
[04/09 14:47:45     76s] globalDetailRoute
[04/09 14:47:45     76s] 
[04/09 14:47:45     76s] #setNanoRouteMode -drouteFixAntenna true
[04/09 14:47:45     76s] #setNanoRouteMode -droutePostRouteSwapVia "none"
[04/09 14:47:45     76s] #setNanoRouteMode -drouteUseMultiCutViaEffort "high"
[04/09 14:47:45     76s] #setNanoRouteMode -routeBottomRoutingLayer 1
[04/09 14:47:45     76s] #setNanoRouteMode -routeSelectedNetOnly false
[04/09 14:47:45     76s] #setNanoRouteMode -routeTopRoutingLayer 3
[04/09 14:47:45     76s] #setNanoRouteMode -routeWithSiDriven true
[04/09 14:47:45     76s] #setNanoRouteMode -routeWithTimingDriven true
[04/09 14:47:45     76s] #setNanoRouteMode -routeWithViaInPin "true"
[04/09 14:47:45     76s] #setNanoRouteMode -routeWithViaOnlyForStandardCellPin "false"
[04/09 14:47:45     76s] #Start globalDetailRoute on Sat Apr  9 14:47:45 2022
[04/09 14:47:45     76s] #
[04/09 14:47:45     76s] #Generating timing data, please wait...
[04/09 14:47:45     76s] #870 total nets, 1 already routed, 1 will ignore in trialRoute
[04/09 14:47:45     76s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/09 14:47:45     76s] #Dump tif for version 2.1
[04/09 14:47:46     76s] End AAE Lib Interpolated Model. (MEM=1239.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 14:47:46     76s] Total number of fetched objects 929
[04/09 14:47:46     76s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 14:47:46     76s] End delay calculation. (MEM=1287.61 CPU=0:00:00.0 REAL=0:00:00.0)
[04/09 14:47:46     76s] #Current view: typical 
[04/09 14:47:46     76s] #Current enabled view: typical 
[04/09 14:47:46     76s] #Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 947.90 (MB), peak = 975.93 (MB)
[04/09 14:47:46     76s] #Done generating timing data.
[04/09 14:47:46     76s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[04/09 14:47:46     76s] ### Net info: total nets: 872
[04/09 14:47:46     76s] ### Net info: dirty nets: 0
[04/09 14:47:46     76s] ### Net info: marked as disconnected nets: 0
[04/09 14:47:46     76s] #num needed restored net=0
[04/09 14:47:46     76s] #need_extraction net=0 (total=872)
[04/09 14:47:46     76s] ### Net info: fully routed nets: 1
[04/09 14:47:46     76s] ### Net info: trivial (< 2 pins) nets: 2
[04/09 14:47:46     76s] ### Net info: unrouted nets: 869
[04/09 14:47:46     76s] ### Net info: re-extraction nets: 0
[04/09 14:47:46     76s] ### Net info: ignored nets: 0
[04/09 14:47:46     76s] ### Net info: skip routing nets: 0
[04/09 14:47:46     76s] #WARNING (NRDB-976) The TRACK STEP 0.4000 for preferred direction tracks is smaller than the PITCH 0.5000 for LAYER M3. This will cause routability problems for NanoRoute.
[04/09 14:47:46     76s] #WARNING (NRDB-976) The TRACK STEP 0.8000 for preferred direction tracks is smaller than the PITCH 4.0000 for LAYER MG. This will cause routability problems for NanoRoute.
[04/09 14:47:46     76s] #Start reading timing information from file .timing_file_10941.tif.gz ...
[04/09 14:47:46     76s] #Read in timing information for 68 ports, 824 instances from timing file .timing_file_10941.tif.gz.
[04/09 14:47:46     76s] #NanoRoute Version 19.10-p002_1 NR190418-1643/19_10-UB
[04/09 14:47:46     76s] #RTESIG:78da8dd14d4fc3300c0660cefc8a57d90e4562c5ce87d35c91b8029a80eb34a4acab54b5
[04/09 14:47:46     76s] #       a8cdfe3f295cb765b9fa91f3da5eadbf5eb6501c6aa6cd0f91de315eb71cc872b361b1e6
[04/09 14:47:46     76s] #       89c32e973e9fd5fd6afdf6fe611b87349d22aaef71ec1f719ae38439a6d40dedc33f71d6
[04/09 14:47:46     76s] #       410de31015aa394db9709ef906ead8b5c7ebcc07c261dfcfd77e64cd02e76aa1e5a13af4
[04/09 14:47:46     76s] #       e33e5d904edfd02e8432323918a3ea8614db389d3762a4dc48acbe6511cb35a0896a2a4f
[04/09 14:47:46     76s] #       29a2c1540ad7084cc178b2a57367e3cb26a7510b2acce8d940fd6dec22bcfb056599cebb
[04/09 14:47:46     76s] #
[04/09 14:47:46     76s] #RTESIG:78da8dd14d4fc3300c0660cefc8a57d90e4562c5ce87d35c91b8029a80eb34a4acab54b5
[04/09 14:47:46     76s] #       a8cdfe3f295cb765b9fa91f3da5eadbf5eb6501c6aa6cd0f91de315eb71cc872b361b1e6
[04/09 14:47:46     76s] #       89c32e973e9fd5fd6afdf6fe611b87349d22aaef71ec1f719ae38439a6d40dedc33f71d6
[04/09 14:47:46     76s] #       410de31015aa394db9709ef906ead8b5c7ebcc07c261dfcfd77e64cd02e76aa1e5a13af4
[04/09 14:47:46     76s] #       e33e5d904edfd02e8432323918a3ea8614db389d3762a4dc48acbe6511cb35a0896a2a4f
[04/09 14:47:46     76s] #       29a2c1540ad7084cc178b2a57367e3cb26a7510b2acce8d940fd6dec22bcfb056599cebb
[04/09 14:47:46     76s] #
[04/09 14:47:46     76s] #Start routing data preparation on Sat Apr  9 14:47:46 2022
[04/09 14:47:46     76s] #
[04/09 14:47:46     76s] #Minimum voltage of a net in the design = 0.000.
[04/09 14:47:46     76s] #Maximum voltage of a net in the design = 1.200.
[04/09 14:47:46     76s] #Voltage range [0.000 - 1.200] has 870 nets.
[04/09 14:47:46     76s] #Voltage range [1.200 - 1.200] has 1 net.
[04/09 14:47:46     76s] #Voltage range [0.000 - 0.000] has 1 net.
[04/09 14:47:46     76s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[04/09 14:47:46     76s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/09 14:47:46     76s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/09 14:47:46     76s] # MQ           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[04/09 14:47:46     76s] # MG           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[04/09 14:47:46     76s] # LY           V   Track-Pitch = 4.8000    Line-2-Via Pitch = 2.5200
[04/09 14:47:46     76s] # E1           H   Track-Pitch = 6.0000    Line-2-Via Pitch = 4.3700
[04/09 14:47:46     76s] # MA           V   Track-Pitch = 9.6000    Line-2-Via Pitch = 9.1200
[04/09 14:47:46     76s] #Regenerating Ggrids automatically.
[04/09 14:47:46     76s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[04/09 14:47:46     76s] #Using automatically generated G-grids.
[04/09 14:47:46     76s] #Done routing data preparation.
[04/09 14:47:46     76s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 949.45 (MB), peak = 983.02 (MB)
[04/09 14:47:46     76s] #Merging special wires: starts on Sat Apr  9 14:47:46 2022 with memory = 949.45 (MB), peak = 983.02 (MB)
[04/09 14:47:46     76s] #
[04/09 14:47:46     76s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:949.4 MB, peak:983.0 MB
[04/09 14:47:46     76s] #
[04/09 14:47:46     76s] #Finished routing data preparation on Sat Apr  9 14:47:46 2022
[04/09 14:47:46     76s] #
[04/09 14:47:46     76s] #Cpu time = 00:00:00
[04/09 14:47:46     76s] #Elapsed time = 00:00:00
[04/09 14:47:46     76s] #Increased memory = 3.89 (MB)
[04/09 14:47:46     76s] #Total memory = 949.45 (MB)
[04/09 14:47:46     76s] #Peak memory = 983.02 (MB)
[04/09 14:47:46     76s] #
[04/09 14:47:46     76s] #
[04/09 14:47:46     76s] #Start global routing on Sat Apr  9 14:47:46 2022
[04/09 14:47:46     76s] #
[04/09 14:47:46     76s] #
[04/09 14:47:46     76s] #Start global routing initialization on Sat Apr  9 14:47:46 2022
[04/09 14:47:46     76s] #
[04/09 14:47:46     76s] #Number of eco nets is 0
[04/09 14:47:46     76s] #
[04/09 14:47:46     76s] #Start global routing data preparation on Sat Apr  9 14:47:46 2022
[04/09 14:47:46     76s] #
[04/09 14:47:46     76s] ### build_merged_routing_blockage_rect_list starts on Sat Apr  9 14:47:46 2022 with memory = 949.45 (MB), peak = 983.02 (MB)
[04/09 14:47:46     76s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:949.4 MB, peak:983.0 MB
[04/09 14:47:46     76s] #Start routing resource analysis on Sat Apr  9 14:47:46 2022
[04/09 14:47:46     76s] #
[04/09 14:47:46     76s] ### init_is_bin_blocked starts on Sat Apr  9 14:47:46 2022 with memory = 949.45 (MB), peak = 983.02 (MB)
[04/09 14:47:46     76s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:949.4 MB, peak:983.0 MB
[04/09 14:47:46     76s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat Apr  9 14:47:46 2022 with memory = 949.45 (MB), peak = 983.02 (MB)
[04/09 14:47:46     76s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:949.4 MB, peak:983.0 MB
[04/09 14:47:46     76s] ### adjust_flow_cap starts on Sat Apr  9 14:47:46 2022 with memory = 949.45 (MB), peak = 983.02 (MB)
[04/09 14:47:46     76s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:949.4 MB, peak:983.0 MB
[04/09 14:47:46     76s] ### adjust_partial_route_blockage starts on Sat Apr  9 14:47:46 2022 with memory = 949.45 (MB), peak = 983.02 (MB)
[04/09 14:47:46     76s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:949.4 MB, peak:983.0 MB
[04/09 14:47:46     76s] ### set_via_blocked starts on Sat Apr  9 14:47:46 2022 with memory = 949.45 (MB), peak = 983.02 (MB)
[04/09 14:47:46     76s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:949.4 MB, peak:983.0 MB
[04/09 14:47:46     76s] ### copy_flow starts on Sat Apr  9 14:47:46 2022 with memory = 949.45 (MB), peak = 983.02 (MB)
[04/09 14:47:46     76s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:949.4 MB, peak:983.0 MB
[04/09 14:47:46     76s] #Routing resource analysis is done on Sat Apr  9 14:47:46 2022
[04/09 14:47:46     76s] #
[04/09 14:47:46     76s] ### report_flow_cap starts on Sat Apr  9 14:47:46 2022 with memory = 949.45 (MB), peak = 983.02 (MB)
[04/09 14:47:46     76s] #  Resource Analysis:
[04/09 14:47:46     76s] #
[04/09 14:47:46     76s] #               Routing  #Avail      #Track     #Total     %Gcell
[04/09 14:47:46     76s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[04/09 14:47:46     76s] #  --------------------------------------------------------------
[04/09 14:47:46     76s] #  M1             H         213           0         275    64.00%
[04/09 14:47:46     76s] #  M2             V         460          32         275     0.00%
[04/09 14:47:46     76s] #  M3             H         181          32         275     0.00%
[04/09 14:47:46     76s] #  --------------------------------------------------------------
[04/09 14:47:46     76s] #  Total                    854       7.10%         825    21.33%
[04/09 14:47:46     76s] #
[04/09 14:47:46     76s] #  1 nets (0.11%) with 2 preferred extra spacing.
[04/09 14:47:46     76s] #
[04/09 14:47:46     76s] #
[04/09 14:47:46     76s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:949.4 MB, peak:983.0 MB
[04/09 14:47:46     76s] ### analyze_m2_tracks starts on Sat Apr  9 14:47:46 2022 with memory = 949.45 (MB), peak = 983.02 (MB)
[04/09 14:47:46     76s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:949.4 MB, peak:983.0 MB
[04/09 14:47:46     76s] ### report_initial_resource starts on Sat Apr  9 14:47:46 2022 with memory = 949.45 (MB), peak = 983.02 (MB)
[04/09 14:47:46     76s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:949.4 MB, peak:983.0 MB
[04/09 14:47:46     76s] ### mark_pg_pins_accessibility starts on Sat Apr  9 14:47:46 2022 with memory = 949.45 (MB), peak = 983.02 (MB)
[04/09 14:47:46     76s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:949.4 MB, peak:983.0 MB
[04/09 14:47:46     76s] ### set_net_region starts on Sat Apr  9 14:47:46 2022 with memory = 949.45 (MB), peak = 983.02 (MB)
[04/09 14:47:46     76s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:949.4 MB, peak:983.0 MB
[04/09 14:47:46     76s] #
[04/09 14:47:46     76s] #Global routing data preparation is done on Sat Apr  9 14:47:46 2022
[04/09 14:47:46     76s] #
[04/09 14:47:46     76s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 949.45 (MB), peak = 983.02 (MB)
[04/09 14:47:46     76s] #
[04/09 14:47:46     76s] ### prepare_level starts on Sat Apr  9 14:47:46 2022 with memory = 949.45 (MB), peak = 983.02 (MB)
[04/09 14:47:46     76s] ### init level 1 starts on Sat Apr  9 14:47:46 2022 with memory = 949.45 (MB), peak = 983.02 (MB)
[04/09 14:47:46     76s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:949.4 MB, peak:983.0 MB
[04/09 14:47:46     76s] ### prepare_level_flow starts on Sat Apr  9 14:47:46 2022 with memory = 949.45 (MB), peak = 983.02 (MB)
[04/09 14:47:46     76s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:949.4 MB, peak:983.0 MB
[04/09 14:47:46     76s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:949.4 MB, peak:983.0 MB
[04/09 14:47:46     76s] #
[04/09 14:47:46     76s] #Global routing initialization is done on Sat Apr  9 14:47:46 2022
[04/09 14:47:46     76s] #
[04/09 14:47:46     76s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 949.45 (MB), peak = 983.02 (MB)
[04/09 14:47:46     76s] #
[04/09 14:47:46     76s] #start global routing iteration 1...
[04/09 14:47:46     76s] ### init_flow_edge starts on Sat Apr  9 14:47:46 2022 with memory = 949.45 (MB), peak = 983.02 (MB)
[04/09 14:47:46     76s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:949.8 MB, peak:983.0 MB
[04/09 14:47:46     76s] ### measure_qor starts on Sat Apr  9 14:47:46 2022 with memory = 950.10 (MB), peak = 983.02 (MB)
[04/09 14:47:46     76s] ### measure_congestion starts on Sat Apr  9 14:47:46 2022 with memory = 950.10 (MB), peak = 983.02 (MB)
[04/09 14:47:46     76s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:950.1 MB, peak:983.0 MB
[04/09 14:47:46     76s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:950.1 MB, peak:983.0 MB
[04/09 14:47:46     76s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 950.10 (MB), peak = 983.02 (MB)
[04/09 14:47:46     76s] #
[04/09 14:47:46     76s] #start global routing iteration 2...
[04/09 14:47:46     76s] ### measure_qor starts on Sat Apr  9 14:47:46 2022 with memory = 950.10 (MB), peak = 983.02 (MB)
[04/09 14:47:46     76s] ### measure_congestion starts on Sat Apr  9 14:47:46 2022 with memory = 950.10 (MB), peak = 983.02 (MB)
[04/09 14:47:46     76s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:950.1 MB, peak:983.0 MB
[04/09 14:47:46     76s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:950.1 MB, peak:983.0 MB
[04/09 14:47:46     76s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 950.10 (MB), peak = 983.02 (MB)
[04/09 14:47:46     76s] #
[04/09 14:47:46     76s] #start global routing iteration 3...
[04/09 14:47:46     76s] ### measure_qor starts on Sat Apr  9 14:47:46 2022 with memory = 950.10 (MB), peak = 983.02 (MB)
[04/09 14:47:46     76s] ### measure_congestion starts on Sat Apr  9 14:47:46 2022 with memory = 950.10 (MB), peak = 983.02 (MB)
[04/09 14:47:46     76s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:950.1 MB, peak:983.0 MB
[04/09 14:47:46     76s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:950.1 MB, peak:983.0 MB
[04/09 14:47:46     76s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 950.10 (MB), peak = 983.02 (MB)
[04/09 14:47:46     76s] #
[04/09 14:47:46     76s] #start global routing iteration 4...
[04/09 14:47:46     76s] ### measure_qor starts on Sat Apr  9 14:47:46 2022 with memory = 950.10 (MB), peak = 983.02 (MB)
[04/09 14:47:46     76s] ### measure_congestion starts on Sat Apr  9 14:47:46 2022 with memory = 950.10 (MB), peak = 983.02 (MB)
[04/09 14:47:46     76s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:950.1 MB, peak:983.0 MB
[04/09 14:47:46     76s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:950.1 MB, peak:983.0 MB
[04/09 14:47:46     76s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 950.10 (MB), peak = 983.02 (MB)
[04/09 14:47:46     76s] #
[04/09 14:47:46     76s] ### route_end starts on Sat Apr  9 14:47:46 2022 with memory = 950.10 (MB), peak = 983.02 (MB)
[04/09 14:47:46     76s] #
[04/09 14:47:46     76s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[04/09 14:47:46     76s] #Total number of routable nets = 870.
[04/09 14:47:46     76s] #Total number of nets in the design = 872.
[04/09 14:47:46     76s] #
[04/09 14:47:46     76s] #869 routable nets have only global wires.
[04/09 14:47:46     76s] #1 routable net has only detail routed wires.
[04/09 14:47:46     76s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/09 14:47:46     76s] #
[04/09 14:47:46     76s] #Routed nets constraints summary:
[04/09 14:47:46     76s] #-----------------------------
[04/09 14:47:46     76s] #        Rules   Unconstrained  
[04/09 14:47:46     76s] #-----------------------------
[04/09 14:47:46     76s] #      Default             869  
[04/09 14:47:46     76s] #-----------------------------
[04/09 14:47:46     76s] #        Total             869  
[04/09 14:47:46     76s] #-----------------------------
[04/09 14:47:46     76s] #
[04/09 14:47:46     76s] #Routing constraints summary of the whole design:
[04/09 14:47:46     76s] #------------------------------------------------
[04/09 14:47:46     76s] #        Rules   Pref Extra Space   Unconstrained  
[04/09 14:47:46     76s] #------------------------------------------------
[04/09 14:47:46     76s] #      Default                  1             869  
[04/09 14:47:46     76s] #------------------------------------------------
[04/09 14:47:46     76s] #        Total                  1             869  
[04/09 14:47:46     76s] #------------------------------------------------
[04/09 14:47:46     76s] #
[04/09 14:47:46     76s] ### cal_base_flow starts on Sat Apr  9 14:47:46 2022 with memory = 950.10 (MB), peak = 983.02 (MB)
[04/09 14:47:46     76s] ### init_flow_edge starts on Sat Apr  9 14:47:46 2022 with memory = 950.10 (MB), peak = 983.02 (MB)
[04/09 14:47:46     76s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:950.9 MB, peak:983.0 MB
[04/09 14:47:46     76s] ### cal_flow starts on Sat Apr  9 14:47:46 2022 with memory = 951.10 (MB), peak = 983.02 (MB)
[04/09 14:47:46     76s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:951.1 MB, peak:983.0 MB
[04/09 14:47:46     76s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:951.1 MB, peak:983.0 MB
[04/09 14:47:46     76s] ### report_overcon starts on Sat Apr  9 14:47:46 2022 with memory = 951.10 (MB), peak = 983.02 (MB)
[04/09 14:47:46     76s] #
[04/09 14:47:46     76s] #  Congestion Analysis: (blocked Gcells are excluded)
[04/09 14:47:46     76s] #
[04/09 14:47:46     76s] #                 OverCon          
[04/09 14:47:46     76s] #                  #Gcell    %Gcell
[04/09 14:47:46     76s] #     Layer           (1)   OverCon
[04/09 14:47:46     76s] #  --------------------------------
[04/09 14:47:46     76s] #  M1            0(0.00%)   (0.00%)
[04/09 14:47:46     76s] #  M2            0(0.00%)   (0.00%)
[04/09 14:47:46     76s] #  M3            0(0.00%)   (0.00%)
[04/09 14:47:46     76s] #  --------------------------------
[04/09 14:47:46     76s] #     Total      0(0.00%)   (0.00%)
[04/09 14:47:46     76s] #
[04/09 14:47:46     76s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[04/09 14:47:46     76s] #  Overflow after GR: 0.00% H + 0.00% V
[04/09 14:47:46     76s] #
[04/09 14:47:46     76s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:951.1 MB, peak:983.0 MB
[04/09 14:47:46     76s] ### cal_base_flow starts on Sat Apr  9 14:47:46 2022 with memory = 951.10 (MB), peak = 983.02 (MB)
[04/09 14:47:46     76s] ### init_flow_edge starts on Sat Apr  9 14:47:46 2022 with memory = 951.10 (MB), peak = 983.02 (MB)
[04/09 14:47:46     76s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:951.1 MB, peak:983.0 MB
[04/09 14:47:46     76s] ### cal_flow starts on Sat Apr  9 14:47:46 2022 with memory = 951.10 (MB), peak = 983.02 (MB)
[04/09 14:47:46     76s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:951.1 MB, peak:983.0 MB
[04/09 14:47:46     76s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:951.1 MB, peak:983.0 MB
[04/09 14:47:46     76s] ### export_cong_map starts on Sat Apr  9 14:47:46 2022 with memory = 951.10 (MB), peak = 983.02 (MB)
[04/09 14:47:46     76s] ### PDZT_Export::export_cong_map starts on Sat Apr  9 14:47:46 2022 with memory = 951.10 (MB), peak = 983.02 (MB)
[04/09 14:47:46     76s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:951.1 MB, peak:983.0 MB
[04/09 14:47:46     76s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:951.1 MB, peak:983.0 MB
[04/09 14:47:46     76s] ### import_cong_map starts on Sat Apr  9 14:47:46 2022 with memory = 951.10 (MB), peak = 983.02 (MB)
[04/09 14:47:46     76s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:951.1 MB, peak:983.0 MB
[04/09 14:47:46     76s] ### update starts on Sat Apr  9 14:47:46 2022 with memory = 951.10 (MB), peak = 983.02 (MB)
[04/09 14:47:46     76s] #Complete Global Routing.
[04/09 14:47:46     76s] #Total number of nets with non-default rule or having extra spacing = 1
[04/09 14:47:46     76s] #Total wire length = 17311 um.
[04/09 14:47:46     76s] #Total half perimeter of net bounding box = 17897 um.
[04/09 14:47:46     76s] #Total wire length on LAYER M1 = 224 um.
[04/09 14:47:46     76s] #Total wire length on LAYER M2 = 7364 um.
[04/09 14:47:46     76s] #Total wire length on LAYER M3 = 9723 um.
[04/09 14:47:46     76s] #Total wire length on LAYER MQ = 0 um.
[04/09 14:47:46     76s] #Total wire length on LAYER MG = 0 um.
[04/09 14:47:46     76s] #Total wire length on LAYER LY = 0 um.
[04/09 14:47:46     76s] #Total wire length on LAYER E1 = 0 um.
[04/09 14:47:46     76s] #Total wire length on LAYER MA = 0 um.
[04/09 14:47:46     76s] #Total number of vias = 3910
[04/09 14:47:46     76s] #Up-Via Summary (total 3910):
[04/09 14:47:46     76s] #           
[04/09 14:47:46     76s] #-----------------------
[04/09 14:47:46     76s] # M1               2430
[04/09 14:47:46     76s] # M2               1480
[04/09 14:47:46     76s] #-----------------------
[04/09 14:47:46     76s] #                  3910 
[04/09 14:47:46     76s] #
[04/09 14:47:46     76s] ### update cpu:00:00:00, real:00:00:00, mem:951.4 MB, peak:983.0 MB
[04/09 14:47:46     76s] ### report_overcon starts on Sat Apr  9 14:47:46 2022 with memory = 951.52 (MB), peak = 983.02 (MB)
[04/09 14:47:46     76s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:951.5 MB, peak:983.0 MB
[04/09 14:47:46     76s] ### report_overcon starts on Sat Apr  9 14:47:46 2022 with memory = 951.52 (MB), peak = 983.02 (MB)
[04/09 14:47:46     76s] #Max overcon = 0 track.
[04/09 14:47:46     76s] #Total overcon = 0.00%.
[04/09 14:47:46     76s] #Worst layer Gcell overcon rate = 0.00%.
[04/09 14:47:46     76s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:951.5 MB, peak:983.0 MB
[04/09 14:47:46     76s] ### route_end cpu:00:00:00, real:00:00:00, mem:951.5 MB, peak:983.0 MB
[04/09 14:47:46     76s] #
[04/09 14:47:46     76s] #Global routing statistics:
[04/09 14:47:46     76s] #Cpu time = 00:00:00
[04/09 14:47:46     76s] #Elapsed time = 00:00:00
[04/09 14:47:46     76s] #Increased memory = 2.07 (MB)
[04/09 14:47:46     76s] #Total memory = 951.52 (MB)
[04/09 14:47:46     76s] #Peak memory = 983.02 (MB)
[04/09 14:47:46     76s] #
[04/09 14:47:46     76s] #Finished global routing on Sat Apr  9 14:47:46 2022
[04/09 14:47:46     76s] #
[04/09 14:47:46     76s] #
[04/09 14:47:46     76s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 951.05 (MB), peak = 983.02 (MB)
[04/09 14:47:46     76s] #Start Track Assignment.
[04/09 14:47:46     76s] #Done with 969 horizontal wires in 1 hboxes and 807 vertical wires in 1 hboxes.
[04/09 14:47:46     76s] #Done with 312 horizontal wires in 1 hboxes and 224 vertical wires in 1 hboxes.
[04/09 14:47:46     76s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[04/09 14:47:46     76s] #
[04/09 14:47:46     76s] #Track assignment summary:
[04/09 14:47:46     76s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[04/09 14:47:46     76s] #------------------------------------------------------------------------
[04/09 14:47:46     76s] # M1           209.32 	  0.00%  	  0.00% 	  0.00%
[04/09 14:47:46     76s] # M2          7012.24 	  0.06%  	  0.00% 	  0.00%
[04/09 14:47:46     76s] # M3          9374.07 	  0.06%  	  0.00% 	  0.00%
[04/09 14:47:46     76s] #------------------------------------------------------------------------
[04/09 14:47:46     76s] # All       16595.63  	  0.06% 	  0.00% 	  0.00%
[04/09 14:47:46     76s] #Complete Track Assignment.
[04/09 14:47:46     76s] #Total number of nets with non-default rule or having extra spacing = 1
[04/09 14:47:46     76s] #Total wire length = 18524 um.
[04/09 14:47:46     76s] #Total half perimeter of net bounding box = 17897 um.
[04/09 14:47:46     76s] #Total wire length on LAYER M1 = 1421 um.
[04/09 14:47:46     76s] #Total wire length on LAYER M2 = 6989 um.
[04/09 14:47:46     76s] #Total wire length on LAYER M3 = 10115 um.
[04/09 14:47:46     76s] #Total wire length on LAYER MQ = 0 um.
[04/09 14:47:46     76s] #Total wire length on LAYER MG = 0 um.
[04/09 14:47:46     76s] #Total wire length on LAYER LY = 0 um.
[04/09 14:47:46     76s] #Total wire length on LAYER E1 = 0 um.
[04/09 14:47:46     76s] #Total wire length on LAYER MA = 0 um.
[04/09 14:47:46     76s] #Total number of vias = 3910
[04/09 14:47:46     76s] #Up-Via Summary (total 3910):
[04/09 14:47:46     76s] #           
[04/09 14:47:46     76s] #-----------------------
[04/09 14:47:46     76s] # M1               2430
[04/09 14:47:46     76s] # M2               1480
[04/09 14:47:46     76s] #-----------------------
[04/09 14:47:46     76s] #                  3910 
[04/09 14:47:46     76s] #
[04/09 14:47:46     76s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 952.64 (MB), peak = 983.02 (MB)
[04/09 14:47:46     76s] #
[04/09 14:47:46     76s] #number of short segments in preferred routing layers
[04/09 14:47:46     76s] #	
[04/09 14:47:46     76s] #	
[04/09 14:47:46     76s] #
[04/09 14:47:46     76s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/09 14:47:46     76s] #Cpu time = 00:00:00
[04/09 14:47:46     76s] #Elapsed time = 00:00:00
[04/09 14:47:46     76s] #Increased memory = 7.25 (MB)
[04/09 14:47:46     76s] #Total memory = 952.81 (MB)
[04/09 14:47:46     76s] #Peak memory = 983.02 (MB)
[04/09 14:47:46     76s] ### max drc and si pitch = 3920 (  3.9200 um) MT-safe pitch = 1280 (  1.2800 um) patch pitch = 6600 (  6.6000 um)
[04/09 14:47:46     76s] #
[04/09 14:47:46     76s] #Start Detail Routing..
[04/09 14:47:46     76s] #start initial detail routing ...
[04/09 14:47:46     76s] ### Design has 0 dirty nets, 465 dirty-areas), has valid drcs
[04/09 14:47:47     78s] #   number of violations = 5
[04/09 14:47:47     78s] #
[04/09 14:47:47     78s] #    By Layer and Type :
[04/09 14:47:47     78s] #	         CutSpc   Totals
[04/09 14:47:47     78s] #	M1            5        5
[04/09 14:47:47     78s] #	Totals        5        5
[04/09 14:47:47     78s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 995.94 (MB), peak = 996.11 (MB)
[04/09 14:47:47     78s] #start 1st optimization iteration ...
[04/09 14:47:48     78s] #   number of violations = 0
[04/09 14:47:48     78s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 996.38 (MB), peak = 996.40 (MB)
[04/09 14:47:48     78s] #Complete Detail Routing.
[04/09 14:47:48     78s] #Total number of nets with non-default rule or having extra spacing = 1
[04/09 14:47:48     78s] #Total wire length = 18068 um.
[04/09 14:47:48     78s] #Total half perimeter of net bounding box = 17897 um.
[04/09 14:47:48     78s] #Total wire length on LAYER M1 = 464 um.
[04/09 14:47:48     78s] #Total wire length on LAYER M2 = 8326 um.
[04/09 14:47:48     78s] #Total wire length on LAYER M3 = 9278 um.
[04/09 14:47:48     78s] #Total wire length on LAYER MQ = 0 um.
[04/09 14:47:48     78s] #Total wire length on LAYER MG = 0 um.
[04/09 14:47:48     78s] #Total wire length on LAYER LY = 0 um.
[04/09 14:47:48     78s] #Total wire length on LAYER E1 = 0 um.
[04/09 14:47:48     78s] #Total wire length on LAYER MA = 0 um.
[04/09 14:47:48     78s] #Total number of vias = 5244
[04/09 14:47:48     78s] #Total number of multi-cut vias = 3753 ( 71.6%)
[04/09 14:47:48     78s] #Total number of single cut vias = 1491 ( 28.4%)
[04/09 14:47:48     78s] #Up-Via Summary (total 5244):
[04/09 14:47:48     78s] #                   single-cut          multi-cut      Total
[04/09 14:47:48     78s] #-----------------------------------------------------------
[04/09 14:47:48     78s] # M1              1458 ( 56.6%)      1120 ( 43.4%)       2578
[04/09 14:47:48     78s] # M2                33 (  1.2%)      2633 ( 98.8%)       2666
[04/09 14:47:48     78s] #-----------------------------------------------------------
[04/09 14:47:48     78s] #                 1491 ( 28.4%)      3753 ( 71.6%)       5244 
[04/09 14:47:48     78s] #
[04/09 14:47:48     78s] #Total number of DRC violations = 0
[04/09 14:47:48     78s] #Cpu time = 00:00:02
[04/09 14:47:48     78s] #Elapsed time = 00:00:02
[04/09 14:47:48     78s] #Increased memory = 4.18 (MB)
[04/09 14:47:48     78s] #Total memory = 956.99 (MB)
[04/09 14:47:48     78s] #Peak memory = 996.40 (MB)
[04/09 14:47:48     78s] #
[04/09 14:47:48     78s] #start routing for process antenna violation fix ...
[04/09 14:47:48     78s] ### max drc and si pitch = 3920 (  3.9200 um) MT-safe pitch = 1280 (  1.2800 um) patch pitch = 6600 (  6.6000 um)
[04/09 14:47:48     78s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 957.76 (MB), peak = 996.40 (MB)
[04/09 14:47:48     78s] #
[04/09 14:47:48     78s] #Total number of nets with non-default rule or having extra spacing = 1
[04/09 14:47:48     78s] #Total wire length = 18068 um.
[04/09 14:47:48     78s] #Total half perimeter of net bounding box = 17897 um.
[04/09 14:47:48     78s] #Total wire length on LAYER M1 = 464 um.
[04/09 14:47:48     78s] #Total wire length on LAYER M2 = 8326 um.
[04/09 14:47:48     78s] #Total wire length on LAYER M3 = 9278 um.
[04/09 14:47:48     78s] #Total wire length on LAYER MQ = 0 um.
[04/09 14:47:48     78s] #Total wire length on LAYER MG = 0 um.
[04/09 14:47:48     78s] #Total wire length on LAYER LY = 0 um.
[04/09 14:47:48     78s] #Total wire length on LAYER E1 = 0 um.
[04/09 14:47:48     78s] #Total wire length on LAYER MA = 0 um.
[04/09 14:47:48     78s] #Total number of vias = 5244
[04/09 14:47:48     78s] #Total number of multi-cut vias = 3753 ( 71.6%)
[04/09 14:47:48     78s] #Total number of single cut vias = 1491 ( 28.4%)
[04/09 14:47:48     78s] #Up-Via Summary (total 5244):
[04/09 14:47:48     78s] #                   single-cut          multi-cut      Total
[04/09 14:47:48     78s] #-----------------------------------------------------------
[04/09 14:47:48     78s] # M1              1458 ( 56.6%)      1120 ( 43.4%)       2578
[04/09 14:47:48     78s] # M2                33 (  1.2%)      2633 ( 98.8%)       2666
[04/09 14:47:48     78s] #-----------------------------------------------------------
[04/09 14:47:48     78s] #                 1491 ( 28.4%)      3753 ( 71.6%)       5244 
[04/09 14:47:48     78s] #
[04/09 14:47:48     78s] #Total number of DRC violations = 0
[04/09 14:47:48     78s] #Total number of net violated process antenna rule = 0
[04/09 14:47:48     78s] #
[04/09 14:47:48     78s] #
[04/09 14:47:48     78s] #Total number of nets with non-default rule or having extra spacing = 1
[04/09 14:47:48     78s] #Total wire length = 18068 um.
[04/09 14:47:48     78s] #Total half perimeter of net bounding box = 17897 um.
[04/09 14:47:48     78s] #Total wire length on LAYER M1 = 464 um.
[04/09 14:47:48     78s] #Total wire length on LAYER M2 = 8326 um.
[04/09 14:47:48     78s] #Total wire length on LAYER M3 = 9278 um.
[04/09 14:47:48     78s] #Total wire length on LAYER MQ = 0 um.
[04/09 14:47:48     78s] #Total wire length on LAYER MG = 0 um.
[04/09 14:47:48     78s] #Total wire length on LAYER LY = 0 um.
[04/09 14:47:48     78s] #Total wire length on LAYER E1 = 0 um.
[04/09 14:47:48     78s] #Total wire length on LAYER MA = 0 um.
[04/09 14:47:48     78s] #Total number of vias = 5244
[04/09 14:47:48     78s] #Total number of multi-cut vias = 3753 ( 71.6%)
[04/09 14:47:48     78s] #Total number of single cut vias = 1491 ( 28.4%)
[04/09 14:47:48     78s] #Up-Via Summary (total 5244):
[04/09 14:47:48     78s] #                   single-cut          multi-cut      Total
[04/09 14:47:48     78s] #-----------------------------------------------------------
[04/09 14:47:48     78s] # M1              1458 ( 56.6%)      1120 ( 43.4%)       2578
[04/09 14:47:48     78s] # M2                33 (  1.2%)      2633 ( 98.8%)       2666
[04/09 14:47:48     78s] #-----------------------------------------------------------
[04/09 14:47:48     78s] #                 1491 ( 28.4%)      3753 ( 71.6%)       5244 
[04/09 14:47:48     78s] #
[04/09 14:47:48     78s] #Total number of DRC violations = 0
[04/09 14:47:48     78s] #Total number of net violated process antenna rule = 0
[04/09 14:47:48     78s] #
[04/09 14:47:48     78s] #detailRoute Statistics:
[04/09 14:47:48     78s] #Cpu time = 00:00:02
[04/09 14:47:48     78s] #Elapsed time = 00:00:02
[04/09 14:47:48     78s] #Increased memory = 5.20 (MB)
[04/09 14:47:48     78s] #Total memory = 958.02 (MB)
[04/09 14:47:48     78s] #Peak memory = 996.40 (MB)
[04/09 14:47:48     78s] #
[04/09 14:47:48     78s] #globalDetailRoute statistics:
[04/09 14:47:48     78s] #Cpu time = 00:00:02
[04/09 14:47:48     78s] #Elapsed time = 00:00:02
[04/09 14:47:48     78s] #Increased memory = 24.42 (MB)
[04/09 14:47:48     78s] #Total memory = 940.34 (MB)
[04/09 14:47:48     78s] #Peak memory = 996.40 (MB)
[04/09 14:47:48     78s] #Number of warnings = 3
[04/09 14:47:48     78s] #Total number of warnings = 10
[04/09 14:47:48     78s] #Number of fails = 0
[04/09 14:47:48     78s] #Total number of fails = 0
[04/09 14:47:48     78s] #Complete globalDetailRoute on Sat Apr  9 14:47:48 2022
[04/09 14:47:48     78s] #
[04/09 14:47:48     78s] ### 
[04/09 14:47:48     78s] ###   Scalability Statistics
[04/09 14:47:48     78s] ### 
[04/09 14:47:48     78s] ### --------------------------------+----------------+----------------+----------------+
[04/09 14:47:48     78s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[04/09 14:47:48     78s] ### --------------------------------+----------------+----------------+----------------+
[04/09 14:47:48     78s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/09 14:47:48     78s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[04/09 14:47:48     78s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[04/09 14:47:48     78s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[04/09 14:47:48     78s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[04/09 14:47:48     78s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[04/09 14:47:48     78s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[04/09 14:47:48     78s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[04/09 14:47:48     78s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[04/09 14:47:48     78s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[04/09 14:47:48     78s] ###   Detail Routing                |        00:00:02|        00:00:02|             1.0|
[04/09 14:47:48     78s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[04/09 14:47:48     78s] ###   Entire Command                |        00:00:02|        00:00:02|             1.0|
[04/09 14:47:48     78s] ### --------------------------------+----------------+----------------+----------------+
[04/09 14:47:48     78s] ### 
[04/09 14:47:48     78s] #% End globalDetailRoute (date=04/09 14:47:48, total cpu=0:00:02.3, real=0:00:03.0, peak res=996.4M, current mem=923.8M)
[04/09 14:47:50     78s] <CMD> redraw
[04/09 14:47:56     79s] <CMD> setExtractRCMode -engine postRoute -effortLevel low -coupled true
[04/09 14:48:02     79s] <CMD> extractRC
[04/09 14:48:02     79s] Extraction called for design 'PE' of instances=824 and nets=872 using extraction engine 'postRoute' at effort level 'low' .
[04/09 14:48:02     79s] PostRoute (effortLevel low) RC Extraction called for design PE.
[04/09 14:48:02     79s] RC Extraction called in multi-corner(1) mode.
[04/09 14:48:02     79s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/09 14:48:02     79s] Type 'man IMPEXT-6197' for more detail.
[04/09 14:48:02     79s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[04/09 14:48:02     79s] * Layer Id             : 1 - M1
[04/09 14:48:02     79s]       Thickness        : 0.34
[04/09 14:48:02     79s]       Min Width        : 0.16
[04/09 14:48:02     79s]       Layer Dielectric : 4.1
[04/09 14:48:02     79s] * Layer Id             : 2 - M2
[04/09 14:48:02     79s]       Thickness        : 0.37
[04/09 14:48:02     79s]       Min Width        : 0.2
[04/09 14:48:02     79s]       Layer Dielectric : 4.1
[04/09 14:48:02     79s] * Layer Id             : 3 - M3
[04/09 14:48:02     79s]       Thickness        : 0.37
[04/09 14:48:02     79s]       Min Width        : 0.2
[04/09 14:48:02     79s]       Layer Dielectric : 4.1
[04/09 14:48:02     79s] * Layer Id             : 4 - M4
[04/09 14:48:02     79s]       Thickness        : 0.66
[04/09 14:48:02     79s]       Min Width        : 0.4
[04/09 14:48:02     79s]       Layer Dielectric : 4.1
[04/09 14:48:02     79s] * Layer Id             : 5 - M5
[04/09 14:48:02     79s]       Thickness        : 0.66
[04/09 14:48:02     79s]       Min Width        : 0.4
[04/09 14:48:02     79s]       Layer Dielectric : 4.1
[04/09 14:48:02     79s] * Layer Id             : 6 - M6
[04/09 14:48:02     79s]       Thickness        : 0.53
[04/09 14:48:02     79s]       Min Width        : 0.6
[04/09 14:48:02     79s]       Layer Dielectric : 4.1
[04/09 14:48:02     79s] * Layer Id             : 7 - M7
[04/09 14:48:02     79s]       Thickness        : 0.35
[04/09 14:48:02     79s]       Min Width        : 1.5
[04/09 14:48:02     79s]       Layer Dielectric : 4.1
[04/09 14:48:02     79s] * Layer Id             : 8 - M8
[04/09 14:48:02     79s]       Thickness        : 0.45
[04/09 14:48:02     79s]       Min Width        : 4
[04/09 14:48:02     79s]       Layer Dielectric : 4.1
[04/09 14:48:02     79s] extractDetailRC Option : -outfile /tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb.d  -basic
[04/09 14:48:02     79s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[04/09 14:48:02     79s]       RC Corner Indexes            0   
[04/09 14:48:02     79s] Capacitance Scaling Factor   : 1.00000 
[04/09 14:48:02     79s] Coupling Cap. Scaling Factor : 1.00000 
[04/09 14:48:02     79s] Resistance Scaling Factor    : 1.00000 
[04/09 14:48:02     79s] Clock Cap. Scaling Factor    : 1.00000 
[04/09 14:48:02     79s] Clock Res. Scaling Factor    : 1.00000 
[04/09 14:48:02     79s] Shrink Factor                : 1.00000
[04/09 14:48:02     79s] LayerId::1 widthSet size::1
[04/09 14:48:02     79s] LayerId::2 widthSet size::1
[04/09 14:48:02     79s] LayerId::3 widthSet size::1
[04/09 14:48:02     79s] LayerId::4 widthSet size::1
[04/09 14:48:02     79s] LayerId::5 widthSet size::1
[04/09 14:48:02     79s] LayerId::6 widthSet size::1
[04/09 14:48:02     79s] LayerId::7 widthSet size::1
[04/09 14:48:02     79s] LayerId::8 widthSet size::1
[04/09 14:48:02     79s] Initializing multi-corner resistance tables ...
[04/09 14:48:02     79s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1236.0M)
[04/09 14:48:02     79s] Creating parasitic data file '/tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb.d' for storing RC.
[04/09 14:48:02     79s] Extracted 10.0366% (CPU Time= 0:00:00.0  MEM= 1296.0M)
[04/09 14:48:02     79s] Extracted 20.0366% (CPU Time= 0:00:00.0  MEM= 1296.0M)
[04/09 14:48:02     79s] Extracted 30.0366% (CPU Time= 0:00:00.0  MEM= 1296.0M)
[04/09 14:48:02     79s] Extracted 40.0366% (CPU Time= 0:00:00.0  MEM= 1296.0M)
[04/09 14:48:02     79s] Extracted 50.0366% (CPU Time= 0:00:00.0  MEM= 1296.0M)
[04/09 14:48:02     79s] Extracted 60.0366% (CPU Time= 0:00:00.0  MEM= 1296.0M)
[04/09 14:48:02     79s] Extracted 70.0366% (CPU Time= 0:00:00.0  MEM= 1296.0M)
[04/09 14:48:02     79s] Extracted 80.0366% (CPU Time= 0:00:00.0  MEM= 1296.0M)
[04/09 14:48:02     79s] Extracted 90.0366% (CPU Time= 0:00:00.0  MEM= 1296.0M)
[04/09 14:48:02     79s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 1296.0M)
[04/09 14:48:02     79s] Number of Extracted Resistors     : 10716
[04/09 14:48:02     79s] Number of Extracted Ground Cap.   : 11568
[04/09 14:48:02     79s] Number of Extracted Coupling Cap. : 26132
[04/09 14:48:02     79s] Opening parasitic data file '/tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb.d' for reading (mem: 1253.980M)
[04/09 14:48:02     79s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[04/09 14:48:02     79s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1254.0M)
[04/09 14:48:02     79s] Creating parasitic data file '/tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb_Filter.rcdb.d' for storing RC.
[04/09 14:48:02     79s] Closing parasitic data file '/tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb.d': 870 access done (mem: 1257.980M)
[04/09 14:48:02     79s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1257.980M)
[04/09 14:48:02     79s] Opening parasitic data file '/tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb.d' for reading (mem: 1257.980M)
[04/09 14:48:02     79s] processing rcdb (/tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb.d) for hinst (top) of cell (PE);
[04/09 14:48:02     79s] Closing parasitic data file '/tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb.d': 0 access done (mem: 1257.980M)
[04/09 14:48:02     79s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1257.980M)
[04/09 14:48:02     79s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1257.980M)
[04/09 14:48:18     81s] <CMD> setAnalysisMode -analysisType onChipVariation
[04/09 14:48:23     81s] <CMD> setOptMode -yieldEffort none
[04/09 14:48:23     81s] <CMD> setOptMode -effort high
[04/09 14:48:23     81s] <CMD> setOptMode -drcMargin 0.0
[04/09 14:48:23     81s] <CMD> setOptMode -holdTargetSlack 0.2 -setupTargetSlack 0.0
[04/09 14:48:23     81s] <CMD> setOptMode -simplifyNetlist false
[04/09 14:48:23     81s] <CMD> setOptMode -usefulSkew false
[04/09 14:48:23     81s] <CMD> setOptMode -moveInst true
[04/09 14:48:23     81s] <CMD> setOptMode -reclaimArea true
[04/09 14:48:23     81s] <CMD> setOptMode -fixDRC true
[04/09 14:48:24     81s] <CMD> setOptMode -fixCap true
[04/09 14:48:32     82s] <CMD> optDesign -postRoute -setup -hold
[04/09 14:48:32     82s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 925.5M, totSessionCpu=0:01:22 **
[04/09 14:48:32     82s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/09 14:48:32     82s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[04/09 14:48:32     82s] Creating Cell Server ...(0, 0, 0, 0)
[04/09 14:48:32     82s] Summary for sequential cells identification: 
[04/09 14:48:32     82s]   Identified SBFF number: 120
[04/09 14:48:32     82s]   Identified MBFF number: 0
[04/09 14:48:32     82s]   Identified SB Latch number: 0
[04/09 14:48:32     82s]   Identified MB Latch number: 0
[04/09 14:48:32     82s]   Not identified SBFF number: 0
[04/09 14:48:32     82s]   Not identified MBFF number: 0
[04/09 14:48:32     82s]   Not identified SB Latch number: 0
[04/09 14:48:32     82s]   Not identified MB Latch number: 0
[04/09 14:48:32     82s]   Number of sequential cells which are not FFs: 34
[04/09 14:48:32     82s]  Visiting view : typical
[04/09 14:48:32     82s]    : PowerDomain = none : Weighted F : unweighted  = 55.60 (1.000) with rcCorner = 0
[04/09 14:48:32     82s]    : PowerDomain = none : Weighted F : unweighted  = 49.60 (1.000) with rcCorner = -1
[04/09 14:48:32     82s]  Visiting view : typical
[04/09 14:48:32     82s]    : PowerDomain = none : Weighted F : unweighted  = 55.60 (1.000) with rcCorner = 0
[04/09 14:48:32     82s]    : PowerDomain = none : Weighted F : unweighted  = 49.60 (1.000) with rcCorner = -1
[04/09 14:48:32     82s]  Setting StdDelay to 55.60
[04/09 14:48:32     82s] Creating Cell Server, finished. 
[04/09 14:48:32     82s] 
[04/09 14:48:32     82s] Need call spDPlaceInit before registerPrioInstLoc.
[04/09 14:48:32     82s] Switching SI Aware to true by default in postroute mode   
[04/09 14:48:32     82s] GigaOpt running with 1 threads.
[04/09 14:48:32     82s] Info: 1 threads available for lower-level modules during optimization.
[04/09 14:48:32     82s] OPERPROF: Starting DPlace-Init at level 1, MEM:1241.5M
[04/09 14:48:32     82s] #spOpts: N=130 mergeVia=F 
[04/09 14:48:32     82s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1241.5M
[04/09 14:48:32     82s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1241.5M
[04/09 14:48:32     82s] Core basic site is IBM13SITE
[04/09 14:48:32     82s] SiteArray: non-trimmed site array dimensions = 19 x 450
[04/09 14:48:32     82s] SiteArray: use 40,960 bytes
[04/09 14:48:32     82s] SiteArray: current memory after site array memory allocation 1241.5M
[04/09 14:48:32     82s] SiteArray: FP blocked sites are writable
[04/09 14:48:32     82s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/09 14:48:32     82s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1241.5M
[04/09 14:48:32     82s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1241.5M
[04/09 14:48:32     82s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.027, MEM:1241.5M
[04/09 14:48:32     82s] OPERPROF:     Starting CMU at level 3, MEM:1241.5M
[04/09 14:48:32     82s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1241.5M
[04/09 14:48:32     82s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.027, MEM:1241.5M
[04/09 14:48:32     82s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1241.5MB).
[04/09 14:48:32     82s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.030, MEM:1241.5M
[04/09 14:48:32     82s] LayerId::1 widthSet size::1
[04/09 14:48:32     82s] LayerId::2 widthSet size::1
[04/09 14:48:32     82s] LayerId::3 widthSet size::1
[04/09 14:48:32     82s] LayerId::4 widthSet size::1
[04/09 14:48:32     82s] LayerId::5 widthSet size::1
[04/09 14:48:32     82s] LayerId::6 widthSet size::1
[04/09 14:48:32     82s] LayerId::7 widthSet size::1
[04/09 14:48:32     82s] LayerId::8 widthSet size::1
[04/09 14:48:32     82s] Initializing multi-corner resistance tables ...
[04/09 14:48:32     82s] 
[04/09 14:48:32     82s] Creating Lib Analyzer ...
[04/09 14:48:32     82s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[04/09 14:48:32     82s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX3TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS CLKINVX16TS INVX20TS CLKINVX20TS)
[04/09 14:48:32     82s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[04/09 14:48:32     82s] 
[04/09 14:48:32     82s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:23 mem=1245.5M
[04/09 14:48:32     82s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:23 mem=1245.5M
[04/09 14:48:32     82s] Creating Lib Analyzer, finished. 
[04/09 14:48:32     82s] Effort level <high> specified for reg2reg path_group
[04/09 14:48:32     82s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 943.2M, totSessionCpu=0:01:23 **
[04/09 14:48:32     82s] Existing Dirty Nets : 0
[04/09 14:48:32     82s] New Signature Flow (optDesignCheckOptions) ....
[04/09 14:48:32     82s] #Taking db snapshot
[04/09 14:48:32     82s] #Taking db snapshot ... done
[04/09 14:48:32     82s] OPERPROF: Starting checkPlace at level 1, MEM:1245.5M
[04/09 14:48:32     82s] #spOpts: N=130 
[04/09 14:48:32     82s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1245.5M
[04/09 14:48:32     82s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.025, MEM:1245.5M
[04/09 14:48:32     82s] Begin checking placement ... (start mem=1245.5M, init mem=1245.5M)
[04/09 14:48:32     82s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1245.5M
[04/09 14:48:32     82s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1245.5M
[04/09 14:48:32     82s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1245.5M
[04/09 14:48:32     82s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:1245.5M
[04/09 14:48:32     82s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1245.5M
[04/09 14:48:32     82s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1245.5M
[04/09 14:48:32     82s] *info: Placed = 824           
[04/09 14:48:32     82s] *info: Unplaced = 0           
[04/09 14:48:32     82s] Placement Density:87.94%(10827/12312)
[04/09 14:48:32     82s] Placement Density (including fixed std cells):87.94%(10827/12312)
[04/09 14:48:32     82s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1245.5M)
[04/09 14:48:32     82s] OPERPROF: Finished checkPlace at level 1, CPU:0.040, REAL:0.031, MEM:1245.5M
[04/09 14:48:32     82s]  Initial DC engine is -> aae
[04/09 14:48:32     82s]  
[04/09 14:48:32     82s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[04/09 14:48:32     82s]  
[04/09 14:48:32     82s]  
[04/09 14:48:32     82s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[04/09 14:48:32     82s]  
[04/09 14:48:32     82s] Reset EOS DB
[04/09 14:48:32     82s] Ignoring AAE DB Resetting ...
[04/09 14:48:32     82s]  Set Options for AAE Based Opt flow 
[04/09 14:48:32     82s] *** optDesign -postRoute ***
[04/09 14:48:32     82s] DRC Margin: user margin 0.0; extra margin 0
[04/09 14:48:32     82s] Setup Target Slack: user slack 0
[04/09 14:48:32     82s] Hold Target Slack: user slack 0.2
[04/09 14:48:32     82s] Opening parasitic data file '/tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb.d' for reading (mem: 1245.508M)
[04/09 14:48:32     82s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1247.5M)
[04/09 14:48:32     82s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[04/09 14:48:32     82s] Type 'man IMPOPT-3195' for more detail.
[04/09 14:48:32     82s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1247.5M
[04/09 14:48:32     82s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1247.5M
[04/09 14:48:32     82s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1247.6M
[04/09 14:48:32     82s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1247.6M
[04/09 14:48:32     82s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.025, MEM:1247.6M
[04/09 14:48:32     82s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.025, MEM:1247.6M
[04/09 14:48:32     82s] Deleting Cell Server ...
[04/09 14:48:32     82s] Deleting Lib Analyzer.
[04/09 14:48:32     82s] Multi-VT timing optimization disabled based on library information.
[04/09 14:48:32     82s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/09 14:48:32     82s] Creating Cell Server ...(0, 0, 0, 0)
[04/09 14:48:32     82s] Summary for sequential cells identification: 
[04/09 14:48:32     82s]   Identified SBFF number: 120
[04/09 14:48:32     82s]   Identified MBFF number: 0
[04/09 14:48:32     82s]   Identified SB Latch number: 0
[04/09 14:48:32     82s]   Identified MB Latch number: 0
[04/09 14:48:32     82s]   Not identified SBFF number: 0
[04/09 14:48:32     82s]   Not identified MBFF number: 0
[04/09 14:48:32     82s]   Not identified SB Latch number: 0
[04/09 14:48:32     82s]   Not identified MB Latch number: 0
[04/09 14:48:32     82s]   Number of sequential cells which are not FFs: 34
[04/09 14:48:32     82s]  Visiting view : typical
[04/09 14:48:32     82s]    : PowerDomain = none : Weighted F : unweighted  = 55.60 (1.000) with rcCorner = 0
[04/09 14:48:32     82s]    : PowerDomain = none : Weighted F : unweighted  = 49.60 (1.000) with rcCorner = -1
[04/09 14:48:32     82s]  Visiting view : typical
[04/09 14:48:32     82s]    : PowerDomain = none : Weighted F : unweighted  = 55.60 (1.000) with rcCorner = 0
[04/09 14:48:32     82s]    : PowerDomain = none : Weighted F : unweighted  = 49.60 (1.000) with rcCorner = -1
[04/09 14:48:32     82s]  Setting StdDelay to 55.60
[04/09 14:48:32     82s] Creating Cell Server, finished. 
[04/09 14:48:32     82s] 
[04/09 14:48:32     82s] Deleting Cell Server ...
[04/09 14:48:32     82s] ** INFO : this run is activating 'postRoute' automaton
[04/09 14:48:32     82s] Closing parasitic data file '/tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb.d': 0 access done (mem: 1247.551M)
[04/09 14:48:32     82s] Extraction called for design 'PE' of instances=824 and nets=872 using extraction engine 'postRoute' at effort level 'low' .
[04/09 14:48:32     82s] PostRoute (effortLevel low) RC Extraction called for design PE.
[04/09 14:48:32     82s] RC Extraction called in multi-corner(1) mode.
[04/09 14:48:32     82s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/09 14:48:32     82s] Type 'man IMPEXT-6197' for more detail.
[04/09 14:48:32     82s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[04/09 14:48:32     82s] * Layer Id             : 1 - M1
[04/09 14:48:32     82s]       Thickness        : 0.34
[04/09 14:48:32     82s]       Min Width        : 0.16
[04/09 14:48:32     82s]       Layer Dielectric : 4.1
[04/09 14:48:32     82s] * Layer Id             : 2 - M2
[04/09 14:48:32     82s]       Thickness        : 0.37
[04/09 14:48:32     82s]       Min Width        : 0.2
[04/09 14:48:32     82s]       Layer Dielectric : 4.1
[04/09 14:48:32     82s] * Layer Id             : 3 - M3
[04/09 14:48:32     82s]       Thickness        : 0.37
[04/09 14:48:32     82s]       Min Width        : 0.2
[04/09 14:48:32     82s]       Layer Dielectric : 4.1
[04/09 14:48:32     82s] * Layer Id             : 4 - M4
[04/09 14:48:32     82s]       Thickness        : 0.66
[04/09 14:48:32     82s]       Min Width        : 0.4
[04/09 14:48:32     82s]       Layer Dielectric : 4.1
[04/09 14:48:32     82s] * Layer Id             : 5 - M5
[04/09 14:48:32     82s]       Thickness        : 0.66
[04/09 14:48:32     82s]       Min Width        : 0.4
[04/09 14:48:32     82s]       Layer Dielectric : 4.1
[04/09 14:48:32     82s] * Layer Id             : 6 - M6
[04/09 14:48:32     82s]       Thickness        : 0.53
[04/09 14:48:32     82s]       Min Width        : 0.6
[04/09 14:48:32     82s]       Layer Dielectric : 4.1
[04/09 14:48:32     82s] * Layer Id             : 7 - M7
[04/09 14:48:32     82s]       Thickness        : 0.35
[04/09 14:48:32     82s]       Min Width        : 1.5
[04/09 14:48:32     82s]       Layer Dielectric : 4.1
[04/09 14:48:32     82s] * Layer Id             : 8 - M8
[04/09 14:48:32     82s]       Thickness        : 0.45
[04/09 14:48:32     82s]       Min Width        : 4
[04/09 14:48:32     82s]       Layer Dielectric : 4.1
[04/09 14:48:32     82s] extractDetailRC Option : -outfile /tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb.d -maxResLength 200  -basic
[04/09 14:48:32     82s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[04/09 14:48:32     82s]       RC Corner Indexes            0   
[04/09 14:48:32     82s] Capacitance Scaling Factor   : 1.00000 
[04/09 14:48:32     82s] Coupling Cap. Scaling Factor : 1.00000 
[04/09 14:48:32     82s] Resistance Scaling Factor    : 1.00000 
[04/09 14:48:32     82s] Clock Cap. Scaling Factor    : 1.00000 
[04/09 14:48:32     82s] Clock Res. Scaling Factor    : 1.00000 
[04/09 14:48:32     82s] Shrink Factor                : 1.00000
[04/09 14:48:32     82s] LayerId::1 widthSet size::1
[04/09 14:48:32     82s] LayerId::2 widthSet size::1
[04/09 14:48:32     82s] LayerId::3 widthSet size::1
[04/09 14:48:32     82s] LayerId::4 widthSet size::1
[04/09 14:48:32     82s] LayerId::5 widthSet size::1
[04/09 14:48:32     82s] LayerId::6 widthSet size::1
[04/09 14:48:32     82s] LayerId::7 widthSet size::1
[04/09 14:48:32     82s] LayerId::8 widthSet size::1
[04/09 14:48:32     82s] Initializing multi-corner resistance tables ...
[04/09 14:48:32     82s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1247.6M)
[04/09 14:48:32     82s] Creating parasitic data file '/tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb.d' for storing RC.
[04/09 14:48:32     82s] Extracted 10.0366% (CPU Time= 0:00:00.0  MEM= 1279.6M)
[04/09 14:48:32     82s] Extracted 20.0366% (CPU Time= 0:00:00.0  MEM= 1279.6M)
[04/09 14:48:32     82s] Extracted 30.0366% (CPU Time= 0:00:00.0  MEM= 1279.6M)
[04/09 14:48:32     82s] Extracted 40.0366% (CPU Time= 0:00:00.0  MEM= 1279.6M)
[04/09 14:48:32     82s] Extracted 50.0366% (CPU Time= 0:00:00.0  MEM= 1279.6M)
[04/09 14:48:32     82s] Extracted 60.0366% (CPU Time= 0:00:00.0  MEM= 1279.6M)
[04/09 14:48:32     82s] Extracted 70.0366% (CPU Time= 0:00:00.0  MEM= 1279.6M)
[04/09 14:48:32     82s] Extracted 80.0366% (CPU Time= 0:00:00.0  MEM= 1279.6M)
[04/09 14:48:32     82s] Extracted 90.0366% (CPU Time= 0:00:00.0  MEM= 1279.6M)
[04/09 14:48:32     82s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 1279.6M)
[04/09 14:48:32     82s] Number of Extracted Resistors     : 10716
[04/09 14:48:32     82s] Number of Extracted Ground Cap.   : 11568
[04/09 14:48:32     82s] Number of Extracted Coupling Cap. : 26132
[04/09 14:48:32     82s] Opening parasitic data file '/tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb.d' for reading (mem: 1263.551M)
[04/09 14:48:32     82s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[04/09 14:48:32     82s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1263.6M)
[04/09 14:48:32     82s] Creating parasitic data file '/tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb_Filter.rcdb.d' for storing RC.
[04/09 14:48:33     82s] Closing parasitic data file '/tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb.d': 870 access done (mem: 1267.551M)
[04/09 14:48:33     82s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1267.551M)
[04/09 14:48:33     82s] Opening parasitic data file '/tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb.d' for reading (mem: 1267.551M)
[04/09 14:48:33     82s] processing rcdb (/tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb.d) for hinst (top) of cell (PE);
[04/09 14:48:33     82s] Closing parasitic data file '/tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb.d': 0 access done (mem: 1267.551M)
[04/09 14:48:33     82s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1267.551M)
[04/09 14:48:33     82s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1267.551M)
[04/09 14:48:33     82s] Opening parasitic data file '/tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb.d' for reading (mem: 1267.551M)
[04/09 14:48:33     82s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1267.6M)
[04/09 14:48:33     82s] LayerId::1 widthSet size::1
[04/09 14:48:33     82s] LayerId::2 widthSet size::1
[04/09 14:48:33     82s] LayerId::3 widthSet size::1
[04/09 14:48:33     82s] LayerId::4 widthSet size::1
[04/09 14:48:33     82s] LayerId::5 widthSet size::1
[04/09 14:48:33     82s] LayerId::6 widthSet size::1
[04/09 14:48:33     82s] LayerId::7 widthSet size::1
[04/09 14:48:33     82s] LayerId::8 widthSet size::1
[04/09 14:48:33     82s] Initializing multi-corner resistance tables ...
[04/09 14:48:33     82s] Starting delay calculation for Setup views
[04/09 14:48:33     82s] Starting SI iteration 1 using Infinite Timing Windows
[04/09 14:48:33     83s] #################################################################################
[04/09 14:48:33     83s] # Design Stage: PostRoute
[04/09 14:48:33     83s] # Design Name: PE
[04/09 14:48:33     83s] # Design Mode: 130nm
[04/09 14:48:33     83s] # Analysis Mode: MMMC OCV 
[04/09 14:48:33     83s] # Parasitics Mode: SPEF/RCDB
[04/09 14:48:33     83s] # Signoff Settings: SI On 
[04/09 14:48:33     83s] #################################################################################
[04/09 14:48:33     83s] AAE_INFO: 1 threads acquired from CTE.
[04/09 14:48:33     83s] Setting infinite Tws ...
[04/09 14:48:33     83s] First Iteration Infinite Tw... 
[04/09 14:48:33     83s] Calculate early delays in OCV mode...
[04/09 14:48:33     83s] Calculate late delays in OCV mode...
[04/09 14:48:33     83s] Topological Sorting (REAL = 0:00:00.0, MEM = 1281.8M, InitMEM = 1281.8M)
[04/09 14:48:33     83s] Start delay calculation (fullDC) (1 T). (MEM=1281.85)
[04/09 14:48:33     83s] End AAE Lib Interpolated Model. (MEM=1281.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 14:48:33     83s] Total number of fetched objects 929
[04/09 14:48:33     83s] AAE_INFO-618: Total number of nets in the design is 872,  100.0 percent of the nets selected for SI analysis
[04/09 14:48:33     83s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 14:48:33     83s] End delay calculation. (MEM=1329.53 CPU=0:00:00.1 REAL=0:00:00.0)
[04/09 14:48:33     83s] End delay calculation (fullDC). (MEM=1329.53 CPU=0:00:00.2 REAL=0:00:00.0)
[04/09 14:48:33     83s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1329.5M) ***
[04/09 14:48:33     83s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1329.5M)
[04/09 14:48:33     83s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/09 14:48:33     83s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1329.5M)
[04/09 14:48:33     83s] 
[04/09 14:48:33     83s] Executing IPO callback for view pruning ..
[04/09 14:48:33     83s] Starting SI iteration 2
[04/09 14:48:33     83s] AAE_INFO: 1 threads acquired from CTE.
[04/09 14:48:33     83s] Calculate early delays in OCV mode...
[04/09 14:48:33     83s] Calculate late delays in OCV mode...
[04/09 14:48:33     83s] Start delay calculation (fullDC) (1 T). (MEM=1265.65)
[04/09 14:48:33     83s] End AAE Lib Interpolated Model. (MEM=1265.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 14:48:33     83s] Glitch Analysis: View typical -- Total Number of Nets Skipped = 0. 
[04/09 14:48:33     83s] Glitch Analysis: View typical -- Total Number of Nets Analyzed = 929. 
[04/09 14:48:33     83s] Total number of fetched objects 929
[04/09 14:48:33     83s] AAE_INFO-618: Total number of nets in the design is 872,  14.6 percent of the nets selected for SI analysis
[04/09 14:48:33     83s] End delay calculation. (MEM=1271.8 CPU=0:00:00.0 REAL=0:00:00.0)
[04/09 14:48:33     83s] End delay calculation (fullDC). (MEM=1271.8 CPU=0:00:00.0 REAL=0:00:00.0)
[04/09 14:48:33     83s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1271.8M) ***
[04/09 14:48:33     83s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:01:23 mem=1271.8M)
[04/09 14:48:33     83s] End AAE Lib Interpolated Model. (MEM=1271.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 14:48:33     83s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1271.8M
[04/09 14:48:33     83s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.025, MEM:1271.8M
[04/09 14:48:33     83s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.209  | -0.075  | -0.209  |
|           TNS (ns):| -3.009  | -0.279  | -3.009  |
|    Violating Paths:|   25    |   14    |   25    |
|          All Paths:|   211   |   64    |   211   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.002   |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      7 (7)       |     -7     |      8 (8)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 87.942%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 963.6M, totSessionCpu=0:01:23 **
[04/09 14:48:33     83s] Setting latch borrow mode to budget during optimization.
[04/09 14:48:33     83s] Glitch fixing enabled
[04/09 14:48:33     83s] **INFO: Start fixing DRV (Mem = 1257.62M) ...
[04/09 14:48:33     83s] Begin: GigaOpt DRV Optimization
[04/09 14:48:33     83s] Glitch fixing enabled
[04/09 14:48:33     83s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[04/09 14:48:33     83s] Info: 1 ideal net excluded from IPO operation.
[04/09 14:48:33     83s] Info: 1 clock net  excluded from IPO operation.
[04/09 14:48:33     83s] End AAE Lib Interpolated Model. (MEM=1257.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 14:48:33     83s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:23.5/0:05:50.7 (0.2), mem = 1257.6M
[04/09 14:48:33     83s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.10941.11
[04/09 14:48:33     83s] PhyDesignGrid: maxLocalDensity 0.96
[04/09 14:48:33     83s] ### Creating PhyDesignMc. totSessionCpu=0:01:24 mem=1257.6M
[04/09 14:48:33     83s] OPERPROF: Starting DPlace-Init at level 1, MEM:1257.6M
[04/09 14:48:33     83s] #spOpts: N=130 mergeVia=F 
[04/09 14:48:33     83s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1257.6M
[04/09 14:48:33     83s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.026, MEM:1257.6M
[04/09 14:48:33     83s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1257.6MB).
[04/09 14:48:33     83s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.028, MEM:1257.6M
[04/09 14:48:33     83s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:24 mem=1257.6M
[04/09 14:48:33     83s] ### Creating LA Mngr. totSessionCpu=0:01:24 mem=1309.2M
[04/09 14:48:34     83s] ### Creating LA Mngr, finished. totSessionCpu=0:01:24 mem=1325.2M
[04/09 14:48:34     83s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/09 14:48:34     83s] 
[04/09 14:48:34     83s] Creating Lib Analyzer ...
[04/09 14:48:34     83s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[04/09 14:48:34     83s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[04/09 14:48:34     83s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[04/09 14:48:34     83s] 
[04/09 14:48:34     84s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:24 mem=1325.2M
[04/09 14:48:34     84s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:24 mem=1325.2M
[04/09 14:48:34     84s] Creating Lib Analyzer, finished. 
[04/09 14:48:35     84s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[04/09 14:48:35     84s] **INFO: Disabling fanout fix in postRoute stage.
[04/09 14:48:35     84s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1344.3M
[04/09 14:48:35     84s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1344.3M
[04/09 14:48:35     84s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/09 14:48:35     84s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[04/09 14:48:35     84s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/09 14:48:35     84s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/09 14:48:35     84s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/09 14:48:35     84s] Info: violation cost 0.674080 (cap = 0.674080, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/09 14:48:35     84s] |     0|     0|     0.00|     2|     2|    -0.00|     7|     7|     0|     0|     0|     0|    -0.21|    -3.01|       0|       0|       0|  87.94|          |         |
[04/09 14:48:35     84s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/09 14:48:35     84s] |     0|     0|     0.00|     0|     0|     0.00|     7|     7|     0|     0|     0|     0|    -0.36|    -6.64|       2|       0|       0|  88.04| 0:00:00.0|  1365.8M|
[04/09 14:48:35     84s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/09 14:48:35     84s] |     0|     0|     0.00|     0|     0|     0.00|     7|     7|     0|     0|     0|     0|    -0.36|    -6.64|       0|       0|       0|  88.04| 0:00:00.0|  1365.8M|
[04/09 14:48:35     84s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/09 14:48:35     84s] 
[04/09 14:48:35     84s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1365.8M) ***
[04/09 14:48:35     84s] 
[04/09 14:48:35     84s] Begin: glitch net info
[04/09 14:48:35     84s] glitch slack range: number of glitch nets
[04/09 14:48:35     84s] glitch slack < -0.32 : 0
[04/09 14:48:35     84s] -0.32 < glitch slack < -0.28 : 0
[04/09 14:48:35     84s] -0.28 < glitch slack < -0.24 : 0
[04/09 14:48:35     84s] -0.24 < glitch slack < -0.2 : 0
[04/09 14:48:35     84s] -0.2 < glitch slack < -0.16 : 0
[04/09 14:48:35     84s] -0.16 < glitch slack < -0.12 : 0
[04/09 14:48:35     84s] -0.12 < glitch slack < -0.08 : 0
[04/09 14:48:35     84s] -0.08 < glitch slack < -0.04 : 0
[04/09 14:48:35     84s] -0.04 < glitch slack : 0
[04/09 14:48:35     84s] End: glitch net info
[04/09 14:48:35     84s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.10941.11
[04/09 14:48:35     84s] *** DrvOpt [finish] : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:01:24.9/0:05:52.1 (0.2), mem = 1344.8M
[04/09 14:48:35     84s] 
[04/09 14:48:35     84s] =============================================================================================
[04/09 14:48:35     84s]  Step TAT Report for DrvOpt #1
[04/09 14:48:35     84s] =============================================================================================
[04/09 14:48:35     84s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 14:48:35     84s] ---------------------------------------------------------------------------------------------
[04/09 14:48:35     84s] [ OptEval                ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 14:48:35     84s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 14:48:35     84s] [ PostCommitDelayCalc    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 14:48:35     84s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 14:48:35     84s] [ CellServerInit         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 14:48:35     84s] [ LibAnalyzerInit        ]      2   0:00:00.7  (  52.4 % )     0:00:00.7 /  0:00:00.7    1.0
[04/09 14:48:35     84s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 14:48:35     84s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    1.0
[04/09 14:48:35     84s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.4 /  0:00:00.4    1.0
[04/09 14:48:35     84s] [ RptGlitchViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 14:48:35     84s] [ MISC                   ]          0:00:00.6  (  44.0 % )     0:00:00.6 /  0:00:00.6    1.0
[04/09 14:48:35     84s] ---------------------------------------------------------------------------------------------
[04/09 14:48:35     84s]  DrvOpt #1 TOTAL                    0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[04/09 14:48:35     84s] ---------------------------------------------------------------------------------------------
[04/09 14:48:35     84s] 
[04/09 14:48:35     84s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1344.8M
[04/09 14:48:35     84s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1344.8M
[04/09 14:48:35     84s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1344.8M
[04/09 14:48:35     84s] #spOpts: N=130 
[04/09 14:48:35     84s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1344.8M
[04/09 14:48:35     84s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.027, MEM:1344.8M
[04/09 14:48:35     84s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1344.8MB).
[04/09 14:48:35     84s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.030, REAL:0.029, MEM:1344.8M
[04/09 14:48:35     84s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.030, REAL:0.029, MEM:1344.8M
[04/09 14:48:35     84s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.10941.8
[04/09 14:48:35     84s] OPERPROF:   Starting RefinePlace at level 2, MEM:1344.8M
[04/09 14:48:35     84s] *** Starting refinePlace (0:01:25 mem=1344.8M) ***
[04/09 14:48:35     84s] Total net bbox length = 1.618e+04 (8.882e+03 7.299e+03) (ext = 1.620e+03)
[04/09 14:48:35     84s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1344.8M
[04/09 14:48:35     84s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.000, MEM:1344.8M
[04/09 14:48:35     84s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1344.8M
[04/09 14:48:35     84s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.000, MEM:1344.8M
[04/09 14:48:35     84s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1344.8M
[04/09 14:48:35     84s] Starting refinePlace ...
[04/09 14:48:35     84s] ** Cut row section cpu time 0:00:00.0.
[04/09 14:48:35     84s]    Spread Effort: high, post-route mode, useDDP on.
[04/09 14:48:35     84s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1344.8MB) @(0:01:25 - 0:01:25).
[04/09 14:48:35     84s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 14:48:35     84s] wireLenOptFixPriorityInst 0 inst fixed
[04/09 14:48:35     84s] 
[04/09 14:48:35     84s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[04/09 14:48:35     84s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 14:48:35     84s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1344.8MB) @(0:01:25 - 0:01:25).
[04/09 14:48:35     84s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 14:48:35     84s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1344.8MB
[04/09 14:48:35     84s] Statistics of distance of Instance movement in refine placement:
[04/09 14:48:35     84s]   maximum (X+Y) =         0.00 um
[04/09 14:48:35     84s]   mean    (X+Y) =         0.00 um
[04/09 14:48:35     84s] Summary Report:
[04/09 14:48:35     84s] Instances move: 0 (out of 826 movable)
[04/09 14:48:35     84s] Instances flipped: 0
[04/09 14:48:35     84s] Mean displacement: 0.00 um
[04/09 14:48:35     84s] Max displacement: 0.00 um 
[04/09 14:48:35     84s] Total instances moved : 0
[04/09 14:48:35     84s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.010, REAL:0.011, MEM:1344.8M
[04/09 14:48:35     84s] Total net bbox length = 1.618e+04 (8.882e+03 7.299e+03) (ext = 1.620e+03)
[04/09 14:48:35     84s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1344.8MB
[04/09 14:48:35     84s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1344.8MB) @(0:01:25 - 0:01:25).
[04/09 14:48:35     84s] *** Finished refinePlace (0:01:25 mem=1344.8M) ***
[04/09 14:48:35     84s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.10941.8
[04/09 14:48:35     84s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.010, REAL:0.013, MEM:1344.8M
[04/09 14:48:35     84s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.040, REAL:0.043, MEM:1344.8M
[04/09 14:48:35     84s] End: GigaOpt DRV Optimization
[04/09 14:48:35     84s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1005.1M, totSessionCpu=0:01:25 **
[04/09 14:48:35     84s] *info:
[04/09 14:48:35     84s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 1300.77M).
[04/09 14:48:35     84s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1300.8M
[04/09 14:48:35     85s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.026, MEM:1300.8M
[04/09 14:48:35     85s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.02min real=0.03min mem=1300.8M)                             
------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.357  | -0.075  | -0.357  |
|           TNS (ns):| -6.644  | -0.279  | -6.644  |
|    Violating Paths:|   27    |   14    |   27    |
|          All Paths:|   211   |   64    |   211   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      7 (7)       |     -7     |      8 (8)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.035%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1005.1M, totSessionCpu=0:01:25 **
[04/09 14:48:35     85s]   DRV Snapshot: (REF)
[04/09 14:48:35     85s]          Tran DRV: 0
[04/09 14:48:35     85s]           Cap DRV: 1
[04/09 14:48:35     85s]        Fanout DRV: 8
[04/09 14:48:35     85s]            Glitch: 0
[04/09 14:48:35     85s] *** Timing NOT met, worst failing slack is -0.357
[04/09 14:48:35     85s] *** Check timing (0:00:00.0)
[04/09 14:48:35     85s] Deleting Lib Analyzer.
[04/09 14:48:35     85s] Begin: GigaOpt Optimization in WNS mode
[04/09 14:48:35     85s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 1 -postRoute -nativePathGroupFlow
[04/09 14:48:35     85s] Info: 1 ideal net excluded from IPO operation.
[04/09 14:48:35     85s] Info: 1 clock net  excluded from IPO operation.
[04/09 14:48:35     85s] End AAE Lib Interpolated Model. (MEM=1291.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 14:48:35     85s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:25.0/0:05:52.2 (0.2), mem = 1291.2M
[04/09 14:48:35     85s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.10941.12
[04/09 14:48:35     85s] PhyDesignGrid: maxLocalDensity 0.96
[04/09 14:48:35     85s] ### Creating PhyDesignMc. totSessionCpu=0:01:25 mem=1291.2M
[04/09 14:48:35     85s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/09 14:48:35     85s] OPERPROF: Starting DPlace-Init at level 1, MEM:1291.2M
[04/09 14:48:35     85s] #spOpts: N=130 mergeVia=F 
[04/09 14:48:35     85s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1291.2M
[04/09 14:48:35     85s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.026, MEM:1291.2M
[04/09 14:48:35     85s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1291.2MB).
[04/09 14:48:35     85s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.028, MEM:1291.2M
[04/09 14:48:35     85s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:25 mem=1291.2M
[04/09 14:48:35     85s] 
[04/09 14:48:35     85s] Creating Lib Analyzer ...
[04/09 14:48:35     85s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[04/09 14:48:35     85s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[04/09 14:48:35     85s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[04/09 14:48:35     85s] 
[04/09 14:48:35     85s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:25 mem=1291.2M
[04/09 14:48:35     85s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:25 mem=1291.2M
[04/09 14:48:35     85s] Creating Lib Analyzer, finished. 
[04/09 14:48:37     87s] *info: 1 clock net excluded
[04/09 14:48:37     87s] *info: 2 special nets excluded.
[04/09 14:48:37     87s] *info: 1 ideal net excluded from IPO operation.
[04/09 14:48:37     87s] *info: 2 no-driver nets excluded.
[04/09 14:48:37     87s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.10941.3
[04/09 14:48:37     87s] PathGroup :  reg2reg  TargetSlack : 0 
[04/09 14:48:37     87s] ** GigaOpt Optimizer WNS Slack -0.357 TNS Slack -6.644 Density 88.04
[04/09 14:48:37     87s] Optimizer WNS Pass 0
[04/09 14:48:37     87s] OptDebug: Start of Optimizer WNS Pass 0: default* WNS -0.357 TNS -6.644; reg2reg* WNS -0.075 TNS -0.280; HEPG WNS -0.075 TNS -0.280; all paths WNS -0.357 TNS -6.644
[04/09 14:48:37     87s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1310.3M
[04/09 14:48:37     87s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1310.3M
[04/09 14:48:37     87s] Active Path Group: reg2reg  
[04/09 14:48:37     87s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
[04/09 14:48:37     87s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
[04/09 14:48:37     87s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
[04/09 14:48:37     87s] |  -0.075|   -0.357|  -0.280|   -6.644|    88.04%|   0:00:00.0| 1310.3M|   typical|  reg2reg| tmp_reg_21_/D        |
[04/09 14:48:38     87s] |   0.000|   -0.357|   0.000|   -6.587|    88.07%|   0:00:01.0| 1348.5M|   typical|       NA| NA                   |
[04/09 14:48:38     87s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
[04/09 14:48:38     87s] 
[04/09 14:48:38     87s] *** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:01.0 mem=1348.5M) ***
[04/09 14:48:38     87s] Active Path Group: default 
[04/09 14:48:38     87s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
[04/09 14:48:38     87s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
[04/09 14:48:38     87s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
[04/09 14:48:38     87s] |  -0.357|   -0.357|  -6.587|   -6.587|    88.07%|   0:00:00.0| 1348.5M|   typical|  default| tmp_reg_21_/D        |
[04/09 14:48:38     87s] |  -0.300|   -0.300|  -5.937|   -5.937|    88.13%|   0:00:00.0| 1348.5M|   typical|  default| tmp_reg_30_/D        |
[04/09 14:48:38     87s] |  -0.273|   -0.273|  -5.805|   -5.805|    88.51%|   0:00:00.0| 1357.0M|   typical|  default| tmp_reg_8_/D         |
[04/09 14:48:38     87s] |  -0.251|   -0.251|  -5.464|   -5.464|    88.90%|   0:00:00.0| 1357.0M|   typical|  default| tmp_reg_21_/D        |
[04/09 14:48:38     88s] |  -0.230|   -0.230|  -4.873|   -4.873|    89.25%|   0:00:00.0| 1357.0M|   typical|  default| tmp_reg_15_/D        |
[04/09 14:48:39     88s] |  -0.220|   -0.220|  -4.604|   -4.604|    89.93%|   0:00:01.0| 1375.5M|   typical|  default| tmp_reg_16_/D        |
[04/09 14:48:39     88s] |  -0.220|   -0.220|  -4.584|   -4.584|    90.05%|   0:00:00.0| 1375.5M|   typical|  default| tmp_reg_16_/D        |
[04/09 14:48:39     89s] |  -0.220|   -0.220|  -4.485|   -4.485|    90.97%|   0:00:00.0| 1378.6M|   typical|  default| tmp_reg_16_/D        |
[04/09 14:48:39     89s] |  -0.220|   -0.220|  -4.485|   -4.485|    91.15%|   0:00:00.0| 1380.1M|   typical|  default| tmp_reg_16_/D        |
[04/09 14:48:39     89s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
[04/09 14:48:39     89s] 
[04/09 14:48:39     89s] *** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:01.0 mem=1380.1M) ***
[04/09 14:48:39     89s] 
[04/09 14:48:39     89s] *** Finished Optimize Step Cumulative (cpu=0:00:01.8 real=0:00:02.0 mem=1380.1M) ***
[04/09 14:48:39     89s] OptDebug: End of Optimizer WNS Pass 0: default* WNS -0.220 TNS -4.485; reg2reg* WNS 0.035 TNS 0.000; HEPG WNS 0.035 TNS 0.000; all paths WNS -0.220 TNS -4.485
[04/09 14:48:39     89s] ** GigaOpt Optimizer WNS Slack -0.220 TNS Slack -4.485 Density 91.15
[04/09 14:48:39     89s] Update Timing Windows (Threshold 0.056) ...
[04/09 14:48:39     89s] Re Calculate Delays on 20 Nets
[04/09 14:48:39     89s] 
[04/09 14:48:39     89s] *** Finish Post Route Setup Fixing (cpu=0:00:01.8 real=0:00:02.0 mem=1380.1M) ***
[04/09 14:48:39     89s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.10941.3
[04/09 14:48:39     89s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.10941.12
[04/09 14:48:39     89s] *** SetupOpt [finish] : cpu/real = 0:00:04.4/0:00:04.4 (1.0), totSession cpu/real = 0:01:29.4/0:05:56.6 (0.3), mem = 1361.0M
[04/09 14:48:39     89s] 
[04/09 14:48:39     89s] =============================================================================================
[04/09 14:48:39     89s]  Step TAT Report for WnsOpt #1
[04/09 14:48:39     89s] =============================================================================================
[04/09 14:48:39     89s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 14:48:39     89s] ---------------------------------------------------------------------------------------------
[04/09 14:48:39     89s] [ OptEval                ]     15   0:00:01.6  (  37.4 % )     0:00:01.6 /  0:00:01.6    1.0
[04/09 14:48:39     89s] [ IncrTimingUpdate       ]     18   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.4
[04/09 14:48:39     89s] [ PostCommitDelayCalc    ]     16   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.0    0.8
[04/09 14:48:39     89s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 14:48:39     89s] [ LibAnalyzerInit        ]      1   0:00:00.4  (   8.3 % )     0:00:00.4 /  0:00:00.4    1.0
[04/09 14:48:39     89s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 14:48:39     89s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[04/09 14:48:39     89s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    9.4
[04/09 14:48:39     89s] [ MISC                   ]          0:00:02.3  (  51.6 % )     0:00:02.3 /  0:00:02.2    1.0
[04/09 14:48:39     89s] ---------------------------------------------------------------------------------------------
[04/09 14:48:39     89s]  WnsOpt #1 TOTAL                    0:00:04.4  ( 100.0 % )     0:00:04.4 /  0:00:04.4    1.0
[04/09 14:48:39     89s] ---------------------------------------------------------------------------------------------
[04/09 14:48:39     89s] 
[04/09 14:48:39     89s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1361.0M
[04/09 14:48:39     89s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1361.0M
[04/09 14:48:39     89s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1361.0M
[04/09 14:48:39     89s] #spOpts: N=130 
[04/09 14:48:39     89s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1361.0M
[04/09 14:48:39     89s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.027, MEM:1361.0M
[04/09 14:48:39     89s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1361.0MB).
[04/09 14:48:39     89s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.030, REAL:0.029, MEM:1361.0M
[04/09 14:48:39     89s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.030, REAL:0.029, MEM:1361.0M
[04/09 14:48:39     89s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.10941.9
[04/09 14:48:39     89s] OPERPROF:   Starting RefinePlace at level 2, MEM:1361.0M
[04/09 14:48:39     89s] *** Starting refinePlace (0:01:29 mem=1361.0M) ***
[04/09 14:48:39     89s] Total net bbox length = 1.633e+04 (8.955e+03 7.378e+03) (ext = 1.620e+03)
[04/09 14:48:39     89s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1361.0M
[04/09 14:48:39     89s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.000, MEM:1361.0M
[04/09 14:48:39     89s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1361.0M
[04/09 14:48:39     89s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.000, MEM:1361.0M
[04/09 14:48:39     89s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1361.0M
[04/09 14:48:39     89s] Starting refinePlace ...
[04/09 14:48:39     89s] ** Cut row section cpu time 0:00:00.0.
[04/09 14:48:39     89s]    Spread Effort: high, post-route mode, useDDP on.
[04/09 14:48:39     89s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1361.0MB) @(0:01:29 - 0:01:29).
[04/09 14:48:39     89s] Move report: preRPlace moves 312 insts, mean move: 1.58 um, max move: 11.20 um
[04/09 14:48:39     89s] 	Max move on inst (FE_PSC282_FE_OCPN177_weight_in_3): (45.60, 37.20) --> (49.60, 30.00)
[04/09 14:48:39     89s] 	Length: 9 sites, height: 1 rows, site name: IBM13SITE, cell type: BUFX8TS
[04/09 14:48:39     89s] wireLenOptFixPriorityInst 0 inst fixed
[04/09 14:48:39     89s] 
[04/09 14:48:39     89s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[04/09 14:48:39     89s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 14:48:39     89s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1361.0MB) @(0:01:29 - 0:01:29).
[04/09 14:48:39     89s] Move report: Detail placement moves 312 insts, mean move: 1.58 um, max move: 11.20 um
[04/09 14:48:39     89s] 	Max move on inst (FE_PSC282_FE_OCPN177_weight_in_3): (45.60, 37.20) --> (49.60, 30.00)
[04/09 14:48:39     89s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1361.0MB
[04/09 14:48:39     89s] Statistics of distance of Instance movement in refine placement:
[04/09 14:48:39     89s]   maximum (X+Y) =        11.20 um
[04/09 14:48:39     89s]   inst (FE_PSC282_FE_OCPN177_weight_in_3) with max move: (45.6, 37.2) -> (49.6, 30)
[04/09 14:48:39     89s]   mean    (X+Y) =         1.58 um
[04/09 14:48:39     89s] Summary Report:
[04/09 14:48:39     89s] Instances move: 312 (out of 834 movable)
[04/09 14:48:39     89s] Instances flipped: 0
[04/09 14:48:39     89s] Mean displacement: 1.58 um
[04/09 14:48:39     89s] Max displacement: 11.20 um (Instance: FE_PSC282_FE_OCPN177_weight_in_3) (45.6, 37.2) -> (49.6, 30)
[04/09 14:48:39     89s] 	Length: 9 sites, height: 1 rows, site name: IBM13SITE, cell type: BUFX8TS
[04/09 14:48:39     89s] Total instances moved : 312
[04/09 14:48:39     89s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.010, REAL:0.010, MEM:1361.0M
[04/09 14:48:39     89s] Total net bbox length = 1.654e+04 (9.091e+03 7.451e+03) (ext = 1.618e+03)
[04/09 14:48:39     89s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1361.0MB
[04/09 14:48:39     89s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1361.0MB) @(0:01:29 - 0:01:29).
[04/09 14:48:39     89s] *** Finished refinePlace (0:01:29 mem=1361.0M) ***
[04/09 14:48:39     89s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.10941.9
[04/09 14:48:39     89s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.010, REAL:0.012, MEM:1361.0M
[04/09 14:48:39     89s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.040, REAL:0.042, MEM:1361.0M
[04/09 14:48:39     89s] End: GigaOpt Optimization in WNS mode
[04/09 14:48:39     89s] Skipping post route harden opt
[04/09 14:48:39     89s] Deleting Lib Analyzer.
[04/09 14:48:39     89s] Begin: GigaOpt Optimization in TNS mode
[04/09 14:48:39     89s] Info: 1 ideal net excluded from IPO operation.
[04/09 14:48:39     89s] Info: 1 clock net  excluded from IPO operation.
[04/09 14:48:39     89s] End AAE Lib Interpolated Model. (MEM=1313 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 14:48:39     89s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:29.5/0:05:56.7 (0.3), mem = 1313.0M
[04/09 14:48:39     89s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.10941.13
[04/09 14:48:39     89s] PhyDesignGrid: maxLocalDensity 0.96
[04/09 14:48:39     89s] ### Creating PhyDesignMc. totSessionCpu=0:01:29 mem=1313.0M
[04/09 14:48:39     89s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/09 14:48:39     89s] OPERPROF: Starting DPlace-Init at level 1, MEM:1313.0M
[04/09 14:48:39     89s] #spOpts: N=130 
[04/09 14:48:39     89s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1313.0M
[04/09 14:48:39     89s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.023, MEM:1313.0M
[04/09 14:48:39     89s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1313.0MB).
[04/09 14:48:39     89s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.026, MEM:1313.0M
[04/09 14:48:39     89s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:30 mem=1313.0M
[04/09 14:48:39     89s] 
[04/09 14:48:39     89s] Creating Lib Analyzer ...
[04/09 14:48:39     89s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[04/09 14:48:39     89s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[04/09 14:48:39     89s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[04/09 14:48:39     89s] 
[04/09 14:48:40     89s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:30 mem=1315.0M
[04/09 14:48:40     89s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:30 mem=1315.0M
[04/09 14:48:40     89s] Creating Lib Analyzer, finished. 
[04/09 14:48:41     91s] *info: 1 clock net excluded
[04/09 14:48:41     91s] *info: 2 special nets excluded.
[04/09 14:48:41     91s] *info: 1 ideal net excluded from IPO operation.
[04/09 14:48:41     91s] *info: 2 no-driver nets excluded.
[04/09 14:48:42     91s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.10941.4
[04/09 14:48:42     91s] PathGroup :  reg2reg  TargetSlack : 0 
[04/09 14:48:42     91s] ** GigaOpt Optimizer WNS Slack -0.220 TNS Slack -4.485 Density 91.15
[04/09 14:48:42     91s] Optimizer TNS Opt
[04/09 14:48:42     91s] OptDebug: Start of Optimizer TNS Pass: default* WNS -0.220 TNS -4.485; reg2reg* WNS 0.035 TNS 0.000; HEPG WNS 0.035 TNS 0.000; all paths WNS -0.220 TNS -4.485
[04/09 14:48:42     91s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1334.1M
[04/09 14:48:42     91s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1334.1M
[04/09 14:48:42     91s] Active Path Group: default 
[04/09 14:48:42     91s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
[04/09 14:48:42     91s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
[04/09 14:48:42     91s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
[04/09 14:48:42     91s] |  -0.220|   -0.220|  -4.485|   -4.485|    91.15%|   0:00:00.0| 1334.1M|   typical|  default| tmp_reg_16_/D        |
[04/09 14:48:42     92s] |  -0.208|   -0.208|  -3.961|   -3.961|    91.09%|   0:00:00.0| 1375.3M|   typical|  default| tmp_reg_25_/D        |
[04/09 14:48:42     92s] |  -0.208|   -0.208|  -3.808|   -3.808|    91.12%|   0:00:00.0| 1375.3M|   typical|  default| tmp_reg_10_/D        |
[04/09 14:48:42     92s] |  -0.208|   -0.208|  -3.808|   -3.808|    91.12%|   0:00:00.0| 1375.3M|   typical|  default| tmp_reg_16_/D        |
[04/09 14:48:42     92s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
[04/09 14:48:42     92s] 
[04/09 14:48:42     92s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1375.3M) ***
[04/09 14:48:42     92s] 
[04/09 14:48:42     92s] *** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=1375.3M) ***
[04/09 14:48:42     92s] OptDebug: End of Optimizer TNS Pass: default* WNS -0.208 TNS -3.808; reg2reg* WNS 0.035 TNS 0.000; HEPG WNS 0.035 TNS 0.000; all paths WNS -0.208 TNS -3.808
[04/09 14:48:42     92s] ** GigaOpt Optimizer WNS Slack -0.208 TNS Slack -3.808 Density 91.12
[04/09 14:48:42     92s] Update Timing Windows (Threshold 0.056) ...
[04/09 14:48:42     92s] Re Calculate Delays on 2 Nets
[04/09 14:48:42     92s] 
[04/09 14:48:42     92s] *** Finish Post Route Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=1375.3M) ***
[04/09 14:48:42     92s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.10941.4
[04/09 14:48:42     92s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.10941.13
[04/09 14:48:42     92s] *** SetupOpt [finish] : cpu/real = 0:00:02.7/0:00:02.7 (1.0), totSession cpu/real = 0:01:32.2/0:05:59.4 (0.3), mem = 1356.2M
[04/09 14:48:42     92s] 
[04/09 14:48:42     92s] =============================================================================================
[04/09 14:48:42     92s]  Step TAT Report for TnsOpt #1
[04/09 14:48:42     92s] =============================================================================================
[04/09 14:48:42     92s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 14:48:42     92s] ---------------------------------------------------------------------------------------------
[04/09 14:48:42     92s] [ OptEval                ]     11   0:00:00.2  (   7.3 % )     0:00:00.2 /  0:00:00.2    0.9
[04/09 14:48:42     92s] [ IncrTimingUpdate       ]     13   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 14:48:42     92s] [ PostCommitDelayCalc    ]     12   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 14:48:42     92s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 14:48:42     92s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  12.2 % )     0:00:00.3 /  0:00:00.3    1.0
[04/09 14:48:42     92s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 14:48:42     92s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.1
[04/09 14:48:42     92s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 14:48:42     92s] [ MISC                   ]          0:00:02.2  (  79.0 % )     0:00:02.2 /  0:00:02.2    1.0
[04/09 14:48:42     92s] ---------------------------------------------------------------------------------------------
[04/09 14:48:42     92s]  TnsOpt #1 TOTAL                    0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:02.7    1.0
[04/09 14:48:42     92s] ---------------------------------------------------------------------------------------------
[04/09 14:48:42     92s] 
[04/09 14:48:42     92s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1356.2M
[04/09 14:48:42     92s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1356.2M
[04/09 14:48:42     92s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1356.2M
[04/09 14:48:42     92s] #spOpts: N=130 
[04/09 14:48:42     92s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1356.2M
[04/09 14:48:42     92s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.024, MEM:1356.2M
[04/09 14:48:42     92s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1356.2MB).
[04/09 14:48:42     92s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.030, REAL:0.027, MEM:1356.2M
[04/09 14:48:42     92s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.030, REAL:0.027, MEM:1356.2M
[04/09 14:48:42     92s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.10941.10
[04/09 14:48:42     92s] OPERPROF:   Starting RefinePlace at level 2, MEM:1356.2M
[04/09 14:48:42     92s] *** Starting refinePlace (0:01:32 mem=1356.2M) ***
[04/09 14:48:42     92s] Total net bbox length = 1.654e+04 (9.095e+03 7.444e+03) (ext = 1.618e+03)
[04/09 14:48:42     92s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1356.2M
[04/09 14:48:42     92s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.000, MEM:1356.2M
[04/09 14:48:42     92s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1356.2M
[04/09 14:48:42     92s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.000, MEM:1356.2M
[04/09 14:48:42     92s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1356.2M
[04/09 14:48:42     92s] Starting refinePlace ...
[04/09 14:48:42     92s] ** Cut row section cpu time 0:00:00.0.
[04/09 14:48:42     92s]    Spread Effort: high, post-route mode, useDDP on.
[04/09 14:48:42     92s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1356.2MB) @(0:01:32 - 0:01:32).
[04/09 14:48:42     92s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 14:48:42     92s] wireLenOptFixPriorityInst 0 inst fixed
[04/09 14:48:42     92s] 
[04/09 14:48:42     92s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[04/09 14:48:42     92s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 14:48:42     92s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1356.2MB) @(0:01:32 - 0:01:32).
[04/09 14:48:42     92s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 14:48:42     92s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1356.2MB
[04/09 14:48:42     92s] Statistics of distance of Instance movement in refine placement:
[04/09 14:48:42     92s]   maximum (X+Y) =         0.00 um
[04/09 14:48:42     92s]   mean    (X+Y) =         0.00 um
[04/09 14:48:42     92s] Summary Report:
[04/09 14:48:42     92s] Instances move: 0 (out of 833 movable)
[04/09 14:48:42     92s] Instances flipped: 0
[04/09 14:48:42     92s] Mean displacement: 0.00 um
[04/09 14:48:42     92s] Max displacement: 0.00 um 
[04/09 14:48:42     92s] Total instances moved : 0
[04/09 14:48:42     92s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.010, REAL:0.011, MEM:1356.2M
[04/09 14:48:42     92s] Total net bbox length = 1.654e+04 (9.095e+03 7.444e+03) (ext = 1.618e+03)
[04/09 14:48:42     92s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1356.2MB
[04/09 14:48:42     92s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1356.2MB) @(0:01:32 - 0:01:32).
[04/09 14:48:42     92s] *** Finished refinePlace (0:01:32 mem=1356.2M) ***
[04/09 14:48:42     92s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.10941.10
[04/09 14:48:42     92s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.010, REAL:0.013, MEM:1356.2M
[04/09 14:48:42     92s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.040, REAL:0.041, MEM:1356.2M
[04/09 14:48:42     92s] End: GigaOpt Optimization in TNS mode
[04/09 14:48:42     92s]   Timing Snapshot: (REF)
[04/09 14:48:42     92s]      Weighted WNS: -0.021
[04/09 14:48:42     92s]       All  PG WNS: -0.208
[04/09 14:48:42     92s]       High PG WNS: 0.000
[04/09 14:48:42     92s]       All  PG TNS: -3.808
[04/09 14:48:42     92s]       High PG TNS: 0.000
[04/09 14:48:42     92s]    Category Slack: { [L, -0.208] [H, 0.035] }
[04/09 14:48:42     92s] 
[04/09 14:48:42     92s] Deleting Cell Server ...
[04/09 14:48:42     92s] Deleting Lib Analyzer.
[04/09 14:48:42     92s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/09 14:48:42     92s] Creating Cell Server ...(0, 0, 0, 0)
[04/09 14:48:42     92s] Summary for sequential cells identification: 
[04/09 14:48:42     92s]   Identified SBFF number: 120
[04/09 14:48:42     92s]   Identified MBFF number: 0
[04/09 14:48:42     92s]   Identified SB Latch number: 0
[04/09 14:48:42     92s]   Identified MB Latch number: 0
[04/09 14:48:42     92s]   Not identified SBFF number: 0
[04/09 14:48:42     92s]   Not identified MBFF number: 0
[04/09 14:48:42     92s]   Not identified SB Latch number: 0
[04/09 14:48:42     92s]   Not identified MB Latch number: 0
[04/09 14:48:42     92s]   Number of sequential cells which are not FFs: 34
[04/09 14:48:42     92s]  Visiting view : typical
[04/09 14:48:42     92s]    : PowerDomain = none : Weighted F : unweighted  = 55.60 (1.000) with rcCorner = 0
[04/09 14:48:42     92s]    : PowerDomain = none : Weighted F : unweighted  = 49.60 (1.000) with rcCorner = -1
[04/09 14:48:42     92s]  Visiting view : typical
[04/09 14:48:42     92s]    : PowerDomain = none : Weighted F : unweighted  = 55.60 (1.000) with rcCorner = 0
[04/09 14:48:42     92s]    : PowerDomain = none : Weighted F : unweighted  = 49.60 (1.000) with rcCorner = -1
[04/09 14:48:42     92s]  Setting StdDelay to 55.60
[04/09 14:48:42     92s] Creating Cell Server, finished. 
[04/09 14:48:42     92s] 
[04/09 14:48:42     92s] Deleting Cell Server ...
[04/09 14:48:42     92s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1313.2M
[04/09 14:48:42     92s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.025, MEM:1313.2M
[04/09 14:48:42     92s] GigaOpt Hold Optimizer is used
[04/09 14:48:42     92s] End AAE Lib Interpolated Model. (MEM=1313.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 14:48:42     92s] 
[04/09 14:48:42     92s] Creating Lib Analyzer ...
[04/09 14:48:42     92s] Creating Cell Server ...(0, 0, 0, 0)
[04/09 14:48:42     92s] Summary for sequential cells identification: 
[04/09 14:48:42     92s]   Identified SBFF number: 120
[04/09 14:48:42     92s]   Identified MBFF number: 0
[04/09 14:48:42     92s]   Identified SB Latch number: 0
[04/09 14:48:42     92s]   Identified MB Latch number: 0
[04/09 14:48:42     92s]   Not identified SBFF number: 0
[04/09 14:48:42     92s]   Not identified MBFF number: 0
[04/09 14:48:42     92s]   Not identified SB Latch number: 0
[04/09 14:48:42     92s]   Not identified MB Latch number: 0
[04/09 14:48:42     92s]   Number of sequential cells which are not FFs: 34
[04/09 14:48:42     92s]  Visiting view : typical
[04/09 14:48:42     92s]    : PowerDomain = none : Weighted F : unweighted  = 55.60 (1.000) with rcCorner = 0
[04/09 14:48:42     92s]    : PowerDomain = none : Weighted F : unweighted  = 49.60 (1.000) with rcCorner = -1
[04/09 14:48:42     92s]  Visiting view : typical
[04/09 14:48:42     92s]    : PowerDomain = none : Weighted F : unweighted  = 55.60 (1.000) with rcCorner = 0
[04/09 14:48:42     92s]    : PowerDomain = none : Weighted F : unweighted  = 49.60 (1.000) with rcCorner = -1
[04/09 14:48:42     92s]  Setting StdDelay to 55.60
[04/09 14:48:42     92s] Creating Cell Server, finished. 
[04/09 14:48:42     92s] 
[04/09 14:48:42     92s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[04/09 14:48:42     92s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX3TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS CLKINVX16TS INVX20TS CLKINVX20TS)
[04/09 14:48:42     92s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[04/09 14:48:42     92s] 
[04/09 14:48:43     92s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:33 mem=1317.2M
[04/09 14:48:43     92s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:33 mem=1317.2M
[04/09 14:48:43     92s] Creating Lib Analyzer, finished. 
[04/09 14:48:43     92s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:33 mem=1317.2M ***
[04/09 14:48:43     92s] End AAE Lib Interpolated Model. (MEM=1317.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 14:48:43     92s] **INFO: Starting Blocking QThread with 1 CPU
[04/09 14:48:43     92s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[04/09 14:48:43     92s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.2M
[04/09 14:48:43     92s] Latch borrow mode reset to max_borrow
[04/09 14:48:43     92s] Starting delay calculation for Hold views
[04/09 14:48:43     92s] Starting SI iteration 1 using Infinite Timing Windows
[04/09 14:48:43     92s] Begin IPO call back ...
[04/09 14:48:43     92s] End IPO call back ...
[04/09 14:48:43     92s] #################################################################################
[04/09 14:48:43     92s] # Design Stage: PostRoute
[04/09 14:48:43     92s] # Design Name: PE
[04/09 14:48:43     92s] # Design Mode: 130nm
[04/09 14:48:43     92s] # Analysis Mode: MMMC OCV 
[04/09 14:48:43     92s] # Parasitics Mode: SPEF/RCDB
[04/09 14:48:43     92s] # Signoff Settings: SI On 
[04/09 14:48:43     92s] #################################################################################
[04/09 14:48:43     92s] AAE_INFO: 1 threads acquired from CTE.
[04/09 14:48:43     92s] Setting infinite Tws ...
[04/09 14:48:43     92s] First Iteration Infinite Tw... 
[04/09 14:48:43     92s] Calculate late delays in OCV mode...
[04/09 14:48:43     92s] Calculate early delays in OCV mode...
[04/09 14:48:43     92s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[04/09 14:48:43     92s] Start delay calculation (fullDC) (1 T). (MEM=0)
[04/09 14:48:43     92s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 14:48:43     92s] Total number of fetched objects 938
[04/09 14:48:43     92s] AAE_INFO-618: Total number of nets in the design is 881,  100.0 percent of the nets selected for SI analysis
[04/09 14:48:43     92s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 14:48:43     92s] End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[04/09 14:48:43     92s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
[04/09 14:48:43     92s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 0.0M) ***
[04/09 14:48:43     92s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[04/09 14:48:43     92s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/09 14:48:43     92s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[04/09 14:48:43     92s] 
[04/09 14:48:43     92s] Executing IPO callback for view pruning ..
[04/09 14:48:43     92s] 
[04/09 14:48:43     92s] Active hold views:
[04/09 14:48:43     92s]  typical
[04/09 14:48:43     92s]   Dominating endpoints: 0
[04/09 14:48:43     92s]   Dominating TNS: -0.000
[04/09 14:48:43     92s] 
[04/09 14:48:43     92s] Starting SI iteration 2
[04/09 14:48:43     92s] AAE_INFO: 1 threads acquired from CTE.
[04/09 14:48:43     92s] Calculate late delays in OCV mode...
[04/09 14:48:43     92s] Calculate early delays in OCV mode...
[04/09 14:48:43     92s] Start delay calculation (fullDC) (1 T). (MEM=0)
[04/09 14:48:43     92s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 14:48:43     92s] Glitch Analysis: View typical -- Total Number of Nets Skipped = 0. 
[04/09 14:48:43     92s] Glitch Analysis: View typical -- Total Number of Nets Analyzed = 938. 
[04/09 14:48:43     92s] Total number of fetched objects 938
[04/09 14:48:43     92s] AAE_INFO-618: Total number of nets in the design is 881,  0.0 percent of the nets selected for SI analysis
[04/09 14:48:43     92s] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[04/09 14:48:43     92s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[04/09 14:48:43     92s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 0.0M) ***
[04/09 14:48:43     92s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:00:00.7 mem=0.0M)
[04/09 14:48:43     92s] Done building cte hold timing graph (fixHold) cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:00:00.7 mem=0.0M ***
[04/09 14:48:43     92s] Timing Data dump into file /tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/coe_eosdata_wIvYN4/typical.twf, for view: typical 
[04/09 14:48:43     92s] 	 Dumping view 0 typical 
[04/09 14:48:43     92s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:00:00.7 mem=0.0M ***
[04/09 14:48:43     92s] *** QThread HoldInit [finish] : cpu/real = 0:00:00.7/0:00:00.7 (1.0), mem = 0.0M
[04/09 14:48:43     92s] 
[04/09 14:48:43     92s] =============================================================================================
[04/09 14:48:43     92s]  Step TAT Report for QThreadWorker #1
[04/09 14:48:43     92s] =============================================================================================
[04/09 14:48:43     92s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 14:48:43     92s] ---------------------------------------------------------------------------------------------
[04/09 14:48:43     92s] [ TimingUpdate           ]      2   0:00:00.0  (   1.7 % )     0:00:00.6 /  0:00:00.6    1.0
[04/09 14:48:43     92s] [ FullDelayCalc          ]      1   0:00:00.6  (  89.4 % )     0:00:00.6 /  0:00:00.6    1.0
[04/09 14:48:43     92s] [ ViewPruning            ]      5   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 14:48:43     92s] [ TimingReport           ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.8
[04/09 14:48:43     92s] [ BuildHoldTimer         ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 14:48:43     92s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 14:48:43     92s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 14:48:43     92s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 14:48:43     92s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.7
[04/09 14:48:43     92s] [ MISC                   ]          0:00:00.0  (   6.2 % )     0:00:00.0 /  0:00:00.0    0.7
[04/09 14:48:43     92s] ---------------------------------------------------------------------------------------------
[04/09 14:48:43     92s]  QThreadWorker #1 TOTAL             0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[04/09 14:48:43     92s] ---------------------------------------------------------------------------------------------
[04/09 14:48:43     92s] 
[04/09 14:48:43     92s]  
_______________________________________________________________________
[04/09 14:48:43     92s] Done building cte setup timing graph (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:33 mem=1317.2M ***
[04/09 14:48:43     92s] *info: category slack lower bound [L -207.7] default
[04/09 14:48:43     92s] *info: category slack lower bound [H 0.0] reg2reg 
[04/09 14:48:43     92s] --------------------------------------------------- 
[04/09 14:48:43     92s]    Setup Violation Summary with Target Slack (0.000 ns)
[04/09 14:48:43     92s] --------------------------------------------------- 
[04/09 14:48:43     92s]          WNS    reg2regWNS
[04/09 14:48:43     92s]    -0.208 ns      0.035 ns
[04/09 14:48:43     92s] --------------------------------------------------- 
[04/09 14:48:43     92s] Restoring Auto Hold Views:  typical
[04/09 14:48:43     92s] Restoring Active Hold Views:  typical 
[04/09 14:48:43     92s] Restoring Hold Target Slack: 2000
[04/09 14:48:43     92s] Loading timing data from /tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/coe_eosdata_wIvYN4/typical.twf 
[04/09 14:48:43     92s] 	 Loading view 0 typical 
[04/09 14:48:43     92s] 
[04/09 14:48:43     92s] *Info: minBufDelay = 125.0 ps, libStdDelay = 55.6 ps, minBufSize = 5760000 (4.0)
[04/09 14:48:43     92s] *Info: worst delay setup view: typical
[04/09 14:48:43     92s] Footprint list for hold buffering (delay unit: ps)
[04/09 14:48:43     92s] =================================================================
[04/09 14:48:43     92s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[04/09 14:48:43     92s] ------------------------------------------------------------------
[04/09 14:48:43     92s] *Info:      162.6       1.00    4.0  55.37 CLKBUFX2TS (A,Y)
[04/09 14:48:43     92s] *Info:      146.4       1.00    5.0  27.68 BUFX3TS (A,Y)
[04/09 14:48:43     92s] *Info:      182.1       1.00    5.0  38.00 CLKBUFX3TS (A,Y)
[04/09 14:48:43     92s] *Info:      165.3       1.00    5.0  43.73 BUFX2TS (A,Y)
[04/09 14:48:43     92s] *Info:      141.8       1.00    6.0  19.57 BUFX4TS (A,Y)
[04/09 14:48:43     92s] *Info:      178.2       1.00    6.0  27.39 CLKBUFX4TS (A,Y)
[04/09 14:48:43     92s] *Info:      169.6       1.00    7.0  17.83 CLKBUFX6TS (A,Y)
[04/09 14:48:43     92s] *Info:      134.2       1.00    8.0  12.80 BUFX6TS (A,Y)
[04/09 14:48:43     92s] *Info:      133.8       1.00    9.0   9.55 BUFX8TS (A,Y)
[04/09 14:48:43     92s] *Info:      171.2       1.00    9.0  13.36 CLKBUFX8TS (A,Y)
[04/09 14:48:43     92s] *Info:      340.8       1.00   10.0 105.95 DLY1X1TS (A,Y)
[04/09 14:48:43     92s] *Info:      543.8       1.00   10.0 107.04 DLY2X1TS (A,Y)
[04/09 14:48:43     92s] *Info:      900.2       1.00   10.0 110.14 DLY3X1TS (A,Y)
[04/09 14:48:43     92s] *Info:     1189.7       1.00   10.0 113.23 DLY4X1TS (A,Y)
[04/09 14:48:43     92s] *Info:      127.0       1.00   11.0   6.95 BUFX12TS (A,Y)
[04/09 14:48:43     92s] *Info:      265.7       1.00   11.0  26.85 DLY1X4TS (A,Y)
[04/09 14:48:43     92s] *Info:      616.0       1.00   11.0  27.79 DLY2X4TS (A,Y)
[04/09 14:48:43     92s] *Info:     1032.8       1.00   11.0  29.06 DLY3X4TS (A,Y)
[04/09 14:48:43     92s] *Info:     1241.2       1.00   11.0  29.69 DLY4X4TS (A,Y)
[04/09 14:48:43     92s] *Info:      157.0       1.00   12.0   8.60 CLKBUFX12TS (A,Y)
[04/09 14:48:43     92s] *Info:      127.3       1.00   15.0   4.97 BUFX16TS (A,Y)
[04/09 14:48:43     92s] *Info:      162.7       1.00   15.0   6.39 CLKBUFX16TS (A,Y)
[04/09 14:48:43     92s] *Info:      159.7       1.00   18.0   5.05 CLKBUFX20TS (A,Y)
[04/09 14:48:43     92s] *Info:      125.0       1.00   19.0   3.82 BUFX20TS (A,Y)
[04/09 14:48:43     92s] =================================================================
[04/09 14:48:43     92s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1325.2M
[04/09 14:48:43     92s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.026, MEM:1325.2M
[04/09 14:48:43     92s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 typical
Hold  views included:
 typical

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.208  |  0.035  | -0.208  |
|           TNS (ns):| -3.808  |  0.000  | -3.808  |
|    Violating Paths:|   24    |    0    |   24    |
|          All Paths:|   211   |   64    |   211   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.260  |  0.766  |  0.260  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   211   |   64    |   211   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      7 (7)       |     -7     |      8 (8)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.123%
Total number of glitch violations: 0
------------------------------------------------------------
Deleting Cell Server ...
[04/09 14:48:43     92s] Deleting Lib Analyzer.
[04/09 14:48:43     92s] Creating Cell Server ...(0, 0, 0, 0)
[04/09 14:48:43     92s] Summary for sequential cells identification: 
[04/09 14:48:43     92s]   Identified SBFF number: 120
[04/09 14:48:43     92s]   Identified MBFF number: 0
[04/09 14:48:43     92s]   Identified SB Latch number: 0
[04/09 14:48:43     92s]   Identified MB Latch number: 0
[04/09 14:48:43     92s]   Not identified SBFF number: 0
[04/09 14:48:43     92s]   Not identified MBFF number: 0
[04/09 14:48:43     92s]   Not identified SB Latch number: 0
[04/09 14:48:43     92s]   Not identified MB Latch number: 0
[04/09 14:48:43     92s]   Number of sequential cells which are not FFs: 34
[04/09 14:48:43     92s]  Visiting view : typical
[04/09 14:48:43     92s]    : PowerDomain = none : Weighted F : unweighted  = 55.60 (1.000) with rcCorner = 0
[04/09 14:48:43     92s]    : PowerDomain = none : Weighted F : unweighted  = 49.60 (1.000) with rcCorner = -1
[04/09 14:48:43     92s]  Visiting view : typical
[04/09 14:48:43     92s]    : PowerDomain = none : Weighted F : unweighted  = 55.60 (1.000) with rcCorner = 0
[04/09 14:48:43     92s]    : PowerDomain = none : Weighted F : unweighted  = 49.60 (1.000) with rcCorner = -1
[04/09 14:48:43     92s]  Setting StdDelay to 55.60
[04/09 14:48:43     92s] Creating Cell Server, finished. 
[04/09 14:48:43     92s] 
[04/09 14:48:43     92s] Deleting Cell Server ...
[04/09 14:48:43     92s] 
[04/09 14:48:43     92s] Creating Lib Analyzer ...
[04/09 14:48:43     92s] Creating Cell Server ...(0, 0, 0, 0)
[04/09 14:48:43     92s] Summary for sequential cells identification: 
[04/09 14:48:43     92s]   Identified SBFF number: 120
[04/09 14:48:43     92s]   Identified MBFF number: 0
[04/09 14:48:43     92s]   Identified SB Latch number: 0
[04/09 14:48:43     92s]   Identified MB Latch number: 0
[04/09 14:48:43     92s]   Not identified SBFF number: 0
[04/09 14:48:43     92s]   Not identified MBFF number: 0
[04/09 14:48:43     92s]   Not identified SB Latch number: 0
[04/09 14:48:43     92s]   Not identified MB Latch number: 0
[04/09 14:48:43     92s]   Number of sequential cells which are not FFs: 34
[04/09 14:48:43     92s]  Visiting view : typical
[04/09 14:48:43     92s]    : PowerDomain = none : Weighted F : unweighted  = 55.60 (1.000) with rcCorner = 0
[04/09 14:48:43     92s]    : PowerDomain = none : Weighted F : unweighted  = 49.60 (1.000) with rcCorner = -1
[04/09 14:48:43     92s]  Visiting view : typical
[04/09 14:48:43     92s]    : PowerDomain = none : Weighted F : unweighted  = 55.60 (1.000) with rcCorner = 0
[04/09 14:48:43     92s]    : PowerDomain = none : Weighted F : unweighted  = 49.60 (1.000) with rcCorner = -1
[04/09 14:48:43     92s]  Setting StdDelay to 55.60
[04/09 14:48:43     92s] Creating Cell Server, finished. 
[04/09 14:48:43     92s] 
[04/09 14:48:43     92s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[04/09 14:48:43     92s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX3TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS CLKINVX16TS INVX20TS CLKINVX20TS)
[04/09 14:48:43     92s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[04/09 14:48:43     92s] 
[04/09 14:48:44     93s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:33 mem=1325.2M
[04/09 14:48:44     93s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:33 mem=1325.2M
[04/09 14:48:44     93s] Creating Lib Analyzer, finished. 
[04/09 14:48:44     93s] Hold Timer stdDelay = 55.6ps
[04/09 14:48:44     93s]  Visiting view : typical
[04/09 14:48:44     93s]    : PowerDomain = none : Weighted F : unweighted  = 55.60 (1.000) with rcCorner = 0
[04/09 14:48:44     93s]    : PowerDomain = none : Weighted F : unweighted  = 49.60 (1.000) with rcCorner = -1
[04/09 14:48:44     93s] **optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 1008.9M, totSessionCpu=0:01:33 **
[04/09 14:48:44     93s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:33.1/0:06:01.0 (0.3), mem = 1315.2M
[04/09 14:48:44     93s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.10941.14
[04/09 14:48:44     93s] gigaOpt Hold fixing search radius: 144.000000 Microns (40 stdCellHgt)
[04/09 14:48:44     93s] gigaOpt Hold fixing search radius on new term: 18.000000 Microns (5 stdCellHgt)
[04/09 14:48:44     93s] gigaOpt Hold fixing search radius: 144.000000 Microns (40 stdCellHgt)
[04/09 14:48:44     93s] gigaOpt Hold fixing search radius on new term: 18.000000 Microns (5 stdCellHgt)
[04/09 14:48:44     93s] *info: Run optDesign holdfix with 1 thread.
[04/09 14:48:44     93s] Info: 1 ideal net excluded from IPO operation.
[04/09 14:48:44     93s] Info: 1 clock net  excluded from IPO operation.
[04/09 14:48:44     93s] --------------------------------------------------- 
[04/09 14:48:44     93s]    Hold Timing Summary  - Initial 
[04/09 14:48:44     93s] --------------------------------------------------- 
[04/09 14:48:44     93s]  Target slack:       0.2000 ns
[04/09 14:48:44     93s]  View: typical 
[04/09 14:48:44     93s]    WNS:       0.2596  >>>  WNS:       0.0596 with TargetSlack
[04/09 14:48:44     93s]    TNS:       0.0000  >>>  TNS:       0.0000 with TargetSlack
[04/09 14:48:44     93s]    VP :            0  >>>  VP:            0  with TargetSlack
[04/09 14:48:44     93s]    Worst hold path end point: tmp_reg_7_/RN
[04/09 14:48:44     93s] --------------------------------------------------- 
[04/09 14:48:44     93s] *** Hold timing is met. Hold fixing is not needed 
[04/09 14:48:44     93s] **INFO: total 0 insts, 0 nets marked don't touch
[04/09 14:48:44     93s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[04/09 14:48:44     93s] **INFO: total 0 insts, 0 nets unmarked don't touch

[04/09 14:48:44     93s] 
[04/09 14:48:44     93s] Capturing REF for hold ...
[04/09 14:48:44     93s]    Hold Timing Snapshot: (REF)
[04/09 14:48:44     93s]              All PG WNS: 0.000
[04/09 14:48:44     93s]              All PG TNS: 0.000
[04/09 14:48:44     93s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.10941.14
[04/09 14:48:44     93s] *** HoldOpt [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:33.1/0:06:01.0 (0.3), mem = 1315.2M
[04/09 14:48:44     93s] 
[04/09 14:48:44     93s] =============================================================================================
[04/09 14:48:44     93s]  Step TAT Report for HoldOpt #1
[04/09 14:48:44     93s] =============================================================================================
[04/09 14:48:44     93s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 14:48:44     93s] ---------------------------------------------------------------------------------------------
[04/09 14:48:44     93s] [ TimingUpdate           ]      2   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.1
[04/09 14:48:44     93s] [ ViewPruning            ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 14:48:44     93s] [ QThreadMaster          ]      1   0:00:00.7  (  46.5 % )     0:00:00.7 /  0:00:00.0    0.0
[04/09 14:48:44     93s] [ TimingReport           ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.7
[04/09 14:48:44     93s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 14:48:44     93s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 14:48:44     93s] [ CellServerInit         ]      3   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.7
[04/09 14:48:44     93s] [ LibAnalyzerInit        ]      2   0:00:00.7  (  46.1 % )     0:00:00.7 /  0:00:00.7    1.0
[04/09 14:48:44     93s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 14:48:44     93s] [ RptLenViolation        ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 14:48:44     93s] [ GenerateDrvReportData  ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 14:48:44     93s] [ MISC                   ]          0:00:00.1  (   4.2 % )     0:00:00.1 /  0:00:00.1    0.9
[04/09 14:48:44     93s] ---------------------------------------------------------------------------------------------
[04/09 14:48:44     93s]  HoldOpt #1 TOTAL                   0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:00.8    0.5
[04/09 14:48:44     93s] ---------------------------------------------------------------------------------------------
[04/09 14:48:44     93s] 
[04/09 14:48:44     93s] Deleting Cell Server ...
[04/09 14:48:44     93s] Deleting Lib Analyzer.
[04/09 14:48:44     93s] Creating Cell Server ...(0, 0, 0, 0)
[04/09 14:48:44     93s] Summary for sequential cells identification: 
[04/09 14:48:44     93s]   Identified SBFF number: 120
[04/09 14:48:44     93s]   Identified MBFF number: 0
[04/09 14:48:44     93s]   Identified SB Latch number: 0
[04/09 14:48:44     93s]   Identified MB Latch number: 0
[04/09 14:48:44     93s]   Not identified SBFF number: 0
[04/09 14:48:44     93s]   Not identified MBFF number: 0
[04/09 14:48:44     93s]   Not identified SB Latch number: 0
[04/09 14:48:44     93s]   Not identified MB Latch number: 0
[04/09 14:48:44     93s]   Number of sequential cells which are not FFs: 34
[04/09 14:48:44     93s]  Visiting view : typical
[04/09 14:48:44     93s]    : PowerDomain = none : Weighted F : unweighted  = 55.60 (1.000) with rcCorner = 0
[04/09 14:48:44     93s]    : PowerDomain = none : Weighted F : unweighted  = 49.60 (1.000) with rcCorner = -1
[04/09 14:48:44     93s]  Visiting view : typical
[04/09 14:48:44     93s]    : PowerDomain = none : Weighted F : unweighted  = 55.60 (1.000) with rcCorner = 0
[04/09 14:48:44     93s]    : PowerDomain = none : Weighted F : unweighted  = 49.60 (1.000) with rcCorner = -1
[04/09 14:48:44     93s]  Setting StdDelay to 55.60
[04/09 14:48:44     93s] Creating Cell Server, finished. 
[04/09 14:48:44     93s] 
[04/09 14:48:44     93s] Deleting Cell Server ...
[04/09 14:48:44     93s] Running postRoute recovery in preEcoRoute mode
[04/09 14:48:44     93s] **optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 1003.0M, totSessionCpu=0:01:33 **
[04/09 14:48:44     93s]   DRV Snapshot: (TGT)
[04/09 14:48:44     93s]          Tran DRV: 0
[04/09 14:48:44     93s]           Cap DRV: 1
[04/09 14:48:44     93s]        Fanout DRV: 8
[04/09 14:48:44     93s]            Glitch: 0
[04/09 14:48:44     93s] 
[04/09 14:48:44     93s] Creating Lib Analyzer ...
[04/09 14:48:44     93s] Creating Cell Server ...(0, 0, 0, 0)
[04/09 14:48:44     93s] Summary for sequential cells identification: 
[04/09 14:48:44     93s]   Identified SBFF number: 120
[04/09 14:48:44     93s]   Identified MBFF number: 0
[04/09 14:48:44     93s]   Identified SB Latch number: 0
[04/09 14:48:44     93s]   Identified MB Latch number: 0
[04/09 14:48:44     93s]   Not identified SBFF number: 0
[04/09 14:48:44     93s]   Not identified MBFF number: 0
[04/09 14:48:44     93s]   Not identified SB Latch number: 0
[04/09 14:48:44     93s]   Not identified MB Latch number: 0
[04/09 14:48:44     93s]   Number of sequential cells which are not FFs: 34
[04/09 14:48:44     93s]  Visiting view : typical
[04/09 14:48:44     93s]    : PowerDomain = none : Weighted F : unweighted  = 55.60 (1.000) with rcCorner = 0
[04/09 14:48:44     93s]    : PowerDomain = none : Weighted F : unweighted  = 49.60 (1.000) with rcCorner = -1
[04/09 14:48:44     93s]  Visiting view : typical
[04/09 14:48:44     93s]    : PowerDomain = none : Weighted F : unweighted  = 55.60 (1.000) with rcCorner = 0
[04/09 14:48:44     93s]    : PowerDomain = none : Weighted F : unweighted  = 49.60 (1.000) with rcCorner = -1
[04/09 14:48:44     93s]  Setting StdDelay to 55.60
[04/09 14:48:44     93s] Creating Cell Server, finished. 
[04/09 14:48:44     93s] 
[04/09 14:48:44     93s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[04/09 14:48:44     93s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[04/09 14:48:44     93s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[04/09 14:48:44     93s] 
[04/09 14:48:44     93s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:34 mem=1317.2M
[04/09 14:48:44     93s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:34 mem=1317.2M
[04/09 14:48:44     93s] Creating Lib Analyzer, finished. 
[04/09 14:48:44     93s] Checking DRV degradation...
[04/09 14:48:44     93s] 
[04/09 14:48:44     93s] Recovery Manager:
[04/09 14:48:44     93s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[04/09 14:48:44     93s]      Cap DRV degradation : 0 (1 -> 1, Margin 10) - Skip
[04/09 14:48:44     93s]   Fanout DRV degradation : 0 (8 -> 8, Margin 10) - Skip
[04/09 14:48:44     93s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[04/09 14:48:44     93s] 
[04/09 14:48:44     93s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[04/09 14:48:44     93s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1315.25M, totSessionCpu=0:01:34).
[04/09 14:48:44     93s] **optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 1007.1M, totSessionCpu=0:01:34 **
[04/09 14:48:44     93s] 
[04/09 14:48:44     93s]   DRV Snapshot: (REF)
[04/09 14:48:44     93s]          Tran DRV: 0
[04/09 14:48:44     93s]           Cap DRV: 1
[04/09 14:48:44     93s]        Fanout DRV: 8
[04/09 14:48:44     93s]            Glitch: 0
[04/09 14:48:44     93s] Skipping post route harden opt
[04/09 14:48:44     93s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[04/09 14:48:44     93s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[04/09 14:48:44     93s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1315.2M
[04/09 14:48:44     93s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.026, MEM:1315.2M
[04/09 14:48:44     93s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.208  |  0.035  | -0.208  |
|           TNS (ns):| -3.808  |  0.000  | -3.808  |
|    Violating Paths:|   24    |    0    |   24    |
|          All Paths:|   211   |   64    |   211   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      7 (7)       |     -7     |      8 (8)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.123%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 1007.4M, totSessionCpu=0:01:34 **
[04/09 14:48:44     93s] -routeWithEco false                       # bool, default=false
[04/09 14:48:44     93s] -routeWithEco true                        # bool, default=false, user setting
[04/09 14:48:44     93s] -routeSelectedNetOnly false               # bool, default=false, user setting
[04/09 14:48:44     93s] -routeWithTimingDriven true               # bool, default=false, user setting
[04/09 14:48:44     93s] -routeWithTimingDriven false              # bool, default=false, user setting
[04/09 14:48:44     93s] -routeWithSiDriven true                   # bool, default=false, user setting
[04/09 14:48:44     93s] -routeWithSiDriven false                  # bool, default=false, user setting
[04/09 14:48:44     93s] Existing Dirty Nets : 21
[04/09 14:48:44     93s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[04/09 14:48:44     93s] Reset Dirty Nets : 21
[04/09 14:48:44     93s] 
[04/09 14:48:44     93s] globalDetailRoute
[04/09 14:48:44     93s] 
[04/09 14:48:44     93s] #setNanoRouteMode -drouteFixAntenna true
[04/09 14:48:44     93s] #setNanoRouteMode -droutePostRouteSwapVia "none"
[04/09 14:48:44     93s] #setNanoRouteMode -drouteUseMultiCutViaEffort "high"
[04/09 14:48:44     93s] #setNanoRouteMode -routeBottomRoutingLayer 1
[04/09 14:48:44     93s] #setNanoRouteMode -routeSelectedNetOnly false
[04/09 14:48:44     93s] #setNanoRouteMode -routeTopRoutingLayer 3
[04/09 14:48:44     93s] #setNanoRouteMode -routeWithEco true
[04/09 14:48:44     93s] #setNanoRouteMode -routeWithSiDriven false
[04/09 14:48:44     93s] #setNanoRouteMode -routeWithTimingDriven false
[04/09 14:48:44     93s] #setNanoRouteMode -routeWithViaInPin "true"
[04/09 14:48:44     93s] #setNanoRouteMode -routeWithViaOnlyForStandardCellPin "false"
[04/09 14:48:44     93s] #Start globalDetailRoute on Sat Apr  9 14:48:44 2022
[04/09 14:48:44     93s] #
[04/09 14:48:44     93s] Closing parasitic data file '/tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb.d': 1755 access done (mem: 1315.258M)
[04/09 14:48:44     93s] ### Net info: total nets: 881
[04/09 14:48:44     93s] ### Net info: dirty nets: 0
[04/09 14:48:44     93s] ### Net info: marked as disconnected nets: 0
[04/09 14:48:44     93s] #num needed restored net=0
[04/09 14:48:44     93s] #need_extraction net=0 (total=881)
[04/09 14:48:44     93s] ### Net info: fully routed nets: 879
[04/09 14:48:44     93s] ### Net info: trivial (< 2 pins) nets: 2
[04/09 14:48:44     93s] ### Net info: unrouted nets: 0
[04/09 14:48:44     93s] ### Net info: re-extraction nets: 0
[04/09 14:48:44     93s] ### Net info: ignored nets: 0
[04/09 14:48:44     93s] ### Net info: skip routing nets: 0
[04/09 14:48:44     93s] #WARNING (NRDB-976) The TRACK STEP 0.4000 for preferred direction tracks is smaller than the PITCH 0.5000 for LAYER M3. This will cause routability problems for NanoRoute.
[04/09 14:48:44     93s] #WARNING (NRDB-976) The TRACK STEP 0.8000 for preferred direction tracks is smaller than the PITCH 4.0000 for LAYER MG. This will cause routability problems for NanoRoute.
[04/09 14:48:44     93s] #Processed 681 dirty instances, 50 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[04/09 14:48:44     93s] #(345 insts marked dirty, reset pre-exisiting dirty flag on 349 insts, 520 nets marked need extraction)
[04/09 14:48:44     93s] #NanoRoute Version 19.10-p002_1 NR190418-1643/19_10-UB
[04/09 14:48:44     93s] #RTESIG:78da8d914d6fc2300c8677e657588143278d62e7c369ae48bb0e84b65d119342a954b553
[04/09 14:48:44     93s] #       1bfeffd27105dc5cfde889dfd7cbd5f7fb0114859270fd8ba88f041f070a68a95a135bb3
[04/09 14:48:44     93s] #       a170cca3afad5a2c57bbfda7ad1ca4e11aa1f8e9fbf60dae631c608c29355dfd7a439c75
[04/09 14:48:44     93s] #       a0babe8b0a8a310d79701ff315a84b535f9e633e209c4fedf8ec47d2c4e05cc9383d28ce
[04/09 14:48:44     93s] #       6d7f4a0f48a767e8429021931723289a2ec53a0ef719cb5a6a8b9c4699715e64d8b0bc34
[04/09 14:48:44     93s] #       5b3da7f4e9f2a0114b941be59c915028822b06233181c5901ead1cd2e31c919f21cab9d4
[04/09 14:48:44     93s] #       6412daf26440fddb1e822f7fceef077d
[04/09 14:48:44     93s] #
[04/09 14:48:44     93s] #Skip comparing routing design signature in db-snapshot flow
[04/09 14:48:44     93s] #RTESIG:78da8d914d6fc2300c8677e657588143278d62e7c369ae48bb0e84b65d119342a954b553
[04/09 14:48:44     93s] #       1bfeffd27105dc5cfde889dfd7cbd5f7fb0114859270fd8ba88f041f070a68a95a135bb3
[04/09 14:48:44     93s] #       a170cca3afad5a2c57bbfda7ad1ca4e11aa1f8e9fbf60dae631c608c29355dfd7a439c75
[04/09 14:48:44     93s] #       a0babe8b0a8a310d79701ff315a84b535f9e633e209c4fedf8ec47d2c4e05cc9383d28ce
[04/09 14:48:44     93s] #       6d7f4a0f48a767e8429021931723289a2ec53a0ef719cb5a6a8b9c4699715e64d8b0bc34
[04/09 14:48:44     93s] #       5b3da7f4e9f2a0114b941be59c915028822b06233181c5901ead1cd2e31c919f21cab9d4
[04/09 14:48:44     93s] #       6412daf26440fddb1e822f7fceef077d
[04/09 14:48:44     93s] #
[04/09 14:48:44     93s] #Start routing data preparation on Sat Apr  9 14:48:44 2022
[04/09 14:48:44     93s] #
[04/09 14:48:44     93s] #Minimum voltage of a net in the design = 0.000.
[04/09 14:48:44     93s] #Maximum voltage of a net in the design = 1.200.
[04/09 14:48:44     93s] #Voltage range [0.000 - 1.200] has 879 nets.
[04/09 14:48:44     93s] #Voltage range [1.200 - 1.200] has 1 net.
[04/09 14:48:44     93s] #Voltage range [0.000 - 0.000] has 1 net.
[04/09 14:48:44     93s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[04/09 14:48:44     93s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/09 14:48:44     93s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/09 14:48:44     93s] # MQ           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[04/09 14:48:44     93s] # MG           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[04/09 14:48:44     93s] # LY           V   Track-Pitch = 4.8000    Line-2-Via Pitch = 2.5200
[04/09 14:48:44     93s] # E1           H   Track-Pitch = 6.0000    Line-2-Via Pitch = 4.3700
[04/09 14:48:44     93s] # MA           V   Track-Pitch = 9.6000    Line-2-Via Pitch = 9.1200
[04/09 14:48:44     93s] #Regenerating Ggrids automatically.
[04/09 14:48:44     93s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[04/09 14:48:44     93s] #Using automatically generated G-grids.
[04/09 14:48:44     93s] #Done routing data preparation.
[04/09 14:48:44     93s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1011.87 (MB), peak = 1053.14 (MB)
[04/09 14:48:44     93s] #Merging special wires: starts on Sat Apr  9 14:48:44 2022 with memory = 1011.87 (MB), peak = 1053.14 (MB)
[04/09 14:48:44     93s] #
[04/09 14:48:44     93s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1011.9 MB, peak:1.0 GB
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 147.0600 75.3100 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 9.3500 63.8900 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 104.6700 56.6300 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 165.0600 53.7100 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 139.8700 53.7700 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 113.4700 53.7700 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 177.7500 49.4900 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 133.8700 49.4300 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 119.4600 49.4800 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 111.4700 49.4300 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 150.5500 46.5000 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 142.6700 46.5700 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 119.3500 46.5000 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 97.4700 46.5700 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 140.6600 42.2800 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 145.4700 39.3700 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 18.2700 39.3700 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 159.3500 35.0900 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 149.3500 35.0900 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 97.0700 35.0300 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 96.5500 32.1000 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 88.6700 32.1700 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 39.9100 49.8000 ) on M1 for NET FE_OFN149_weight_in_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 46.0200 42.7300 ) on M1 for NET FE_OFN149_weight_in_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 42.3100 35.4000 ) on M1 for NET FE_OFN149_weight_in_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 43.3400 25.0000 ) on M1 for NET FE_OFN149_weight_in_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 38.3100 24.6000 ) on M1 for NET FE_OFN149_weight_in_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 43.8600 21.1300 ) on M1 for NET FE_OFN149_weight_in_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 38.9400 20.5900 ) on M1 for NET FE_OFN149_weight_in_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 41.2400 24.6000 ) on M1 for NET FE_OFN149_weight_in_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 35.8300 32.1600 ) on M1 for NET FE_OFN11_weight_in_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 32.6200 32.0200 ) on M1 for NET FE_OFN11_weight_in_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 26.3700 28.2800 ) on M1 for NET FE_OFN11_weight_in_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 20.2300 27.8400 ) on M1 for NET FE_OFN11_weight_in_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 34.1400 35.4800 ) on M1 for NET FE_OFN11_weight_in_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 55.9100 46.2600 ) on M1 for NET FE_OFN9_weight_in_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN AN at ( 61.3800 42.6000 ) on M1 for NET FE_OFN9_weight_in_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 54.7500 42.2500 ) on M1 for NET FE_OFN9_weight_in_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 39.5100 31.8600 ) on M1 for NET FE_OFN9_weight_in_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 41.8300 42.2400 ) on M1 for NET FE_OFN17_weight_in_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 47.7900 35.4000 ) on M1 for NET FE_OFN17_weight_in_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 47.2300 30.6000 ) on M1 for NET FE_OFN17_weight_in_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 41.3900 28.2000 ) on M1 for NET FE_OFN17_weight_in_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 43.8000 24.7100 ) on M1 for NET FE_OFN17_weight_in_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 39.4000 20.8800 ) on M1 for NET FE_OFN17_weight_in_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 38.8400 49.8000 ) on M1 for NET FE_OFN17_weight_in_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 173.6700 64.2000 ) on M1 for NET FE_OFN262_n294. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 134.7300 53.8500 ) on M1 for NET FE_OFN262_n294. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 144.7800 49.8000 ) on M1 for NET FE_OFN262_n294. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 169.6700 35.4000 ) on M1 for NET FE_OFN262_n294. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 98.9600 56.6200 ) on M1 for NET tmp[9]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 96.6200 57.0000 ) on M1 for NET tmp[9]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 85.5800 57.0000 ) on M1 for NET tmp[9]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 91.1600 53.4100 ) on M1 for NET tmp[9]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 105.7800 31.8000 ) on M1 for NET tmp[9]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 58.5900 46.2000 ) on M1 for NET FE_OCPN177_weight_in_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 33.8300 46.5600 ) on M1 for NET FE_OCPN177_weight_in_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 37.8300 35.0400 ) on M1 for NET FE_OCPN177_weight_in_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 27.4300 35.0400 ) on M1 for NET FE_OCPN177_weight_in_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 42.1900 31.8000 ) on M1 for NET FE_OCPN177_weight_in_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 35.3400 42.6800 ) on M1 for NET FE_OCPN177_weight_in_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 79.9100 42.5400 ) on M1 for NET FE_OFN260_data_in_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 144.1600 38.6000 ) on M1 for NET FE_OFN260_data_in_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 88.7400 39.3600 ) on M1 for NET FE_OFN260_data_in_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 47.1700 31.7200 ) on M1 for NET FE_OFN260_data_in_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 39.0200 46.1200 ) on M1 for NET FE_OFN260_data_in_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 79.5400 46.5600 ) on M1 for NET FE_OFN246_data_in_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 40.3400 42.2400 ) on M1 for NET FE_OFN246_data_in_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 93.8000 39.3600 ) on M1 for NET FE_OFN246_data_in_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 14.2300 32.3600 ) on M1 for NET tmp[4]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 83.1500 31.8700 ) on M1 for NET tmp[6]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 80.7400 56.6400 ) on M1 for NET FE_OFN242_data_in_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 86.9600 53.7000 ) on M1 for NET FE_OFN242_data_in_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 60.2000 17.3600 ) on M1 for NET FE_OFN110_FE_DBTN1_fire_in. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 153.7600 42.4700 ) on M1 for NET tmp[21]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 176.7000 53.3800 ) on M1 for NET tmp[21]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 18.7400 27.8400 ) on M1 for NET FE_OFN35_data_in_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 95.7600 35.8000 ) on M1 for NET FE_OCPN178_FE_OFN30_data_in_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 85.8300 35.0400 ) on M1 for NET FE_OCPN178_FE_OFN30_data_in_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 67.2800 36.2000 ) on M1 for NET FE_OCPN178_FE_OFN30_data_in_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 45.1100 35.3400 ) on M1 for NET FE_OCPN178_FE_OFN30_data_in_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 31.9800 35.4000 ) on M1 for NET FE_OCPN178_FE_OFN30_data_in_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 158.7000 74.9800 ) on M1 for NET tmp[22]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 97.4000 56.6800 ) on M1 for NET tmp[10]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 87.1600 56.9800 ) on M1 for NET tmp[10]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 104.5700 46.4800 ) on M1 for NET tmp[10]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 183.4000 53.6000 ) on M1 for NET tmp[26]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 181.7600 53.5200 ) on M1 for NET tmp[26]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 179.8200 53.4000 ) on M1 for NET tmp[26]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN RN at ( 20.1800 39.7600 ) on M1 for NET FE_OFN43_rst_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 170.1200 49.7100 ) on M1 for NET FE_OCPN175_n294. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 63.3600 49.4900 ) on M1 for NET FE_OFN240_weight_in_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 69.8000 46.5500 ) on M1 for NET FE_OFN240_weight_in_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 65.0300 46.2000 ) on M1 for NET FE_OFN240_weight_in_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 65.4000 42.2400 ) on M1 for NET FE_OFN240_weight_in_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 124.9600 56.6900 ) on M1 for NET FE_OFN59_rst_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN RN at ( 115.3800 54.1600 ) on M1 for NET FE_OFN59_rst_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN RN at ( 113.3800 49.0400 ) on M1 for NET FE_OFN59_rst_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 107.3600 31.7100 ) on M1 for NET FE_OFN59_rst_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 37.2500 49.4400 ) on M1 for NET FE_OFN244_weight_in_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 31.7600 28.2000 ) on M1 for NET FE_OFN244_weight_in_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 30.4400 57.0000 ) on M1 for NET FE_OFN244_weight_in_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 70.1900 31.8000 ) on M1 for NET FE_OFN247_weight_in_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 56.8500 31.7700 ) on M1 for NET FE_OFN247_weight_in_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 71.5800 35.4000 ) on M1 for NET FE_OFN247_weight_in_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 131.1800 42.6000 ) on M1 for NET tmp[15]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 122.2200 31.8000 ) on M1 for NET tmp[15]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 120.7800 31.8000 ) on M1 for NET tmp[15]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 131.1000 49.8100 ) on M1 for NET tmp[15]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 15.4000 38.9600 ) on M1 for NET FE_OFN114_FE_DBTN1_fire_in. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 186.9800 49.8000 ) on M1 for NET tmp[27]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 49.7600 42.6000 ) on M1 for NET FE_OFN250_data_in_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN AN at ( 37.0000 41.8400 ) on M1 for NET FE_OFN250_data_in_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN AN at ( 55.8300 31.8100 ) on M1 for NET FE_OFN250_data_in_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 30.3800 28.2000 ) on M1 for NET FE_OFN250_data_in_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN RN at ( 106.5800 56.2400 ) on M1 for NET FE_OFN58_rst_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN RN at ( 98.9800 34.6400 ) on M1 for NET FE_OFN58_rst_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN RN at ( 102.1500 31.6800 ) on M1 for NET FE_OFN58_rst_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 41.4000 49.9200 ) on M1 for NET FE_OFN258_FE_DBTN0_n34. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 43.3800 35.3500 ) on M1 for NET FE_OFN258_FE_DBTN0_n34. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 51.2400 24.6000 ) on M1 for NET FE_OFN258_FE_DBTN0_n34. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 152.3000 42.6100 ) on M1 for NET tmp[18]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 170.1900 35.4000 ) on M1 for NET FE_OCPN169_n294. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 44.8700 49.5500 ) on M1 for NET FE_OFN131_n156. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 38.2600 42.4900 ) on M1 for NET FE_OFN131_n156. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 23.8000 35.0400 ) on M1 for NET FE_OFN131_n156. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 42.1000 17.4000 ) on M1 for NET tmp[2]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0N at ( 39.3700 17.3500 ) on M1 for NET tmp[2]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN RN at ( 154.6800 75.1700 ) on M1 for NET FE_OFN68_rst_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 153.3600 53.3100 ) on M1 for NET FE_OFN68_rst_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 150.9700 53.6400 ) on M1 for NET n428. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 166.5400 49.6200 ) on M1 for NET n428. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 164.3800 49.8000 ) on M1 for NET n428. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 152.1800 49.7600 ) on M1 for NET n428. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN AN at ( 52.6000 24.6600 ) on M1 for NET FE_OFN157_data_in_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 161.4200 42.6000 ) on M1 for NET tmp[19]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 159.9800 42.6000 ) on M1 for NET tmp[19]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 158.5800 35.4000 ) on M1 for NET tmp[19]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN AN at ( 32.2000 31.8600 ) on M1 for NET FE_OFN245_data_in_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN AN at ( 26.6000 32.5600 ) on M1 for NET FE_OFN245_data_in_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 29.4000 27.8500 ) on M1 for NET FE_OFN245_data_in_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 26.4300 29.4000 ) on M1 for NET FE_OFN245_data_in_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 78.6000 56.6400 ) on M1 for NET n279. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 71.4600 57.1300 ) on M1 for NET n279. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN AN at ( 65.8300 56.9900 ) on M1 for NET n279. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 93.2500 46.5600 ) on M1 for NET n279. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 66.4800 49.8000 ) on M1 for NET n279. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 166.0700 75.2400 ) on M1 for NET FE_OFN111_FE_DBTN1_fire_in. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 156.8700 68.0400 ) on M1 for NET FE_OFN111_FE_DBTN1_fire_in. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 145.6700 68.0400 ) on M1 for NET FE_OFN111_FE_DBTN1_fire_in. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 137.6700 39.2400 ) on M1 for NET FE_OFN109_FE_DBTN1_fire_in. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 176.6200 24.6000 ) on M1 for NET tmp[29]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN RN at ( 99.3800 46.9600 ) on M1 for NET FE_OFN53_rst_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 86.5600 31.7100 ) on M1 for NET FE_OFN53_rst_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 98.9600 49.8000 ) on M1 for NET FE_OFN142_weight_in_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 98.3100 42.5400 ) on M1 for NET FE_OFN142_weight_in_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 90.2300 39.3600 ) on M1 for NET FE_OFN142_weight_in_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 84.3400 35.0400 ) on M1 for NET FE_OFN142_weight_in_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 129.4300 53.7600 ) on M1 for NET FE_OFN257_n294. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 140.1200 39.0800 ) on M1 for NET FE_OFN257_n294. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 136.2100 53.3900 ) on M1 for NET FE_OFN257_n294. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 108.5600 53.7000 ) on M1 for NET FE_OFN97_FE_DBTN1_fire_in. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 106.0700 42.3500 ) on M1 for NET FE_OFN97_FE_DBTN1_fire_in. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 105.4000 35.4400 ) on M1 for NET FE_OFN97_FE_DBTN1_fire_in. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 111.2000 31.8400 ) on M1 for NET FE_OFN97_FE_DBTN1_fire_in. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 161.4200 46.2000 ) on M1 for NET tmp[20]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 158.6000 42.3900 ) on M1 for NET tmp[20]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 154.9600 42.4700 ) on M1 for NET tmp[20]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 159.7800 46.2000 ) on M1 for NET tmp[20]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 148.2000 53.7100 ) on M1 for NET n424. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 163.1800 49.8000 ) on M1 for NET n424. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 151.0300 49.7800 ) on M1 for NET n424. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 140.2100 46.3400 ) on M1 for NET n424. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN AN at ( 61.8000 53.4600 ) on M1 for NET FE_OFN39_data_in_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 68.4300 51.0000 ) on M1 for NET FE_OFN39_data_in_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 61.9700 39.3000 ) on M1 for NET FE_OFN39_data_in_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 51.4200 42.6700 ) on M1 for NET FE_OFN39_data_in_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 63.9800 60.6000 ) on M1 for NET n121. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 69.5000 42.6700 ) on M1 for NET n121. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 81.0000 39.1100 ) on M1 for NET n101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 81.3400 35.0000 ) on M1 for NET n101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 73.7400 34.9900 ) on M1 for NET n101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 64.9400 32.2000 ) on M1 for NET n101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 60.3600 39.0100 ) on M1 for NET FE_OFN259_weight_in_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 70.6000 35.0500 ) on M1 for NET FE_OFN259_weight_in_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 61.4200 32.2000 ) on M1 for NET FE_OFN259_weight_in_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 61.7900 49.8000 ) on M1 for NET FE_OFN259_weight_in_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 130.9600 31.9200 ) on M1 for NET tmp[17]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 107.6600 71.4000 ) on M1 for NET n533. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 107.9100 46.2000 ) on M1 for NET FE_OFN129_n108. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 105.4200 46.5700 ) on M1 for NET FE_OFN129_n108. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 116.6600 42.7300 ) on M1 for NET FE_OFN129_n108. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 109.3500 42.4900 ) on M1 for NET FE_OFN129_n108. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 91.6400 46.2000 ) on M1 for NET FE_OFN129_n108. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 109.4300 64.1800 ) on M1 for NET n553. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 31.1200 42.4700 ) on M1 for NET FE_OFN139_n226. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 18.3200 35.4600 ) on M1 for NET FE_OFN139_n226. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 30.5800 31.8500 ) on M1 for NET FE_OFN139_n226. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 24.5800 28.1500 ) on M1 for NET FE_OFN139_n226. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 25.4200 42.6700 ) on M1 for NET FE_OFN139_n226. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 141.7600 49.4900 ) on M1 for NET FE_OFN61_rst_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN RN at ( 135.7800 49.0400 ) on M1 for NET FE_OFN61_rst_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN RN at ( 127.0800 49.6300 ) on M1 for NET FE_OFN61_rst_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN RN at ( 124.9500 46.0800 ) on M1 for NET FE_OFN61_rst_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 125.7600 57.0900 ) on M1 for NET FE_OFN61_rst_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 78.3800 39.0000 ) on M1 for NET FE_RN_37_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 78.1300 35.0400 ) on M1 for NET FE_RN_37_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN RN at ( 90.5800 32.5600 ) on M1 for NET FE_OFN51_rst_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 85.7600 32.1000 ) on M1 for NET FE_OFN51_rst_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 172.9200 24.6300 ) on M1 for NET FE_OFN122_FE_DBTN1_fire_in. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 73.5500 57.0600 ) on M1 for NET FE_OFN168_n108. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 88.7500 53.3400 ) on M1 for NET FE_OFN168_n108. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 76.1500 49.6900 ) on M1 for NET FE_OFN168_n108. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 90.0500 46.5600 ) on M1 for NET FE_OFN168_n108. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 73.2400 49.8000 ) on M1 for NET FE_OFN168_n108. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 168.5800 35.4000 ) on M1 for NET tmp[28]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 132.6200 53.4000 ) on M1 for NET n526. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 128.1700 42.7400 ) on M1 for NET n526. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 82.2300 56.6400 ) on M1 for NET FE_OFN159_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 86.2300 46.5600 ) on M1 for NET FE_OFN159_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 81.0300 46.5600 ) on M1 for NET FE_OFN159_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 82.5900 42.6000 ) on M1 for NET FE_OFN159_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN RN at ( 141.7800 54.1600 ) on M1 for NET FE_OFN63_rst_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 143.3600 49.4900 ) on M1 for NET FE_OFN63_rst_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN RN at ( 144.5800 46.9600 ) on M1 for NET FE_OFN63_rst_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN RN at ( 147.3800 39.7600 ) on M1 for NET FE_OFN63_rst_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 142.5600 49.8900 ) on M1 for NET FE_OFN63_rst_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 127.9200 63.8000 ) on M1 for NET n537. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 115.8200 57.0000 ) on M1 for NET n537. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 121.8800 57.0000 ) on M1 for NET n537. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 109.4000 46.0800 ) on M1 for NET FE_OFN141_n279. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 105.9000 47.4000 ) on M1 for NET FE_OFN141_n279. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 114.8200 42.5700 ) on M1 for NET FE_OFN141_n279. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 111.8600 42.5000 ) on M1 for NET FE_OFN141_n279. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 94.8400 46.2000 ) on M1 for NET FE_OFN141_n279. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 117.7600 56.6900 ) on M1 for NET FE_OFN100_FE_DBTN1_fire_in. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN AN at ( 112.6000 56.9400 ) on M1 for NET FE_OFN100_FE_DBTN1_fire_in. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 101.4600 56.8900 ) on M1 for NET FE_OFN100_FE_DBTN1_fire_in. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 109.3600 53.3100 ) on M1 for NET FE_OFN100_FE_DBTN1_fire_in. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0N at ( 51.7800 60.6200 ) on M1 for NET FE_OFN130_n156. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 46.1500 60.7100 ) on M1 for NET FE_OFN130_n156. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 69.6200 57.1300 ) on M1 for NET n108. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 56.2000 53.7600 ) on M1 for NET n108. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 71.6500 49.4400 ) on M1 for NET n108. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 57.0800 49.4000 ) on M1 for NET n108. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 130.9200 56.9700 ) on M1 for NET FE_OFN105_FE_DBTN1_fire_in. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 128.4700 56.7500 ) on M1 for NET FE_OFN105_FE_DBTN1_fire_in. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 118.5600 57.0900 ) on M1 for NET FE_OFN105_FE_DBTN1_fire_in. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 106.5600 32.1000 ) on M1 for NET FE_OFN55_rst_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 155.7400 49.5000 ) on M1 for NET FE_OFN112_FE_DBTN1_fire_in. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 154.2000 49.8400 ) on M1 for NET FE_OFN112_FE_DBTN1_fire_in. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 156.6000 42.6400 ) on M1 for NET FE_OFN112_FE_DBTN1_fire_in. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 149.7000 53.4000 ) on M1 for NET FE_OFN112_FE_DBTN1_fire_in. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 94.8800 17.4200 ) on M1 for NET FE_DBTN1_fire_in. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 133.6700 20.7500 ) on M1 for NET FE_OFN106_FE_DBTN1_fire_in. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1N at ( 50.9800 60.8900 ) on M1 for NET FE_OFN138_n226. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 48.6600 60.6900 ) on M1 for NET FE_OFN138_n226. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 94.5700 17.7900 ) on M1 for NET FE_OFN78_fire_in. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 65.5100 60.6600 ) on M1 for NET tmp[8]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 76.2200 56.7000 ) on M1 for NET tmp[8]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 18.1600 74.9800 ) on M1 for NET tmp[8]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 102.6000 49.4500 ) on M1 for NET FE_OFN25_data_in_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 84.7400 46.5600 ) on M1 for NET FE_OFN25_data_in_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 54.7700 49.4900 ) on M1 for NET FE_OFN243_weight_in_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 63.4500 46.5600 ) on M1 for NET FE_OFN243_weight_in_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 83.5200 32.9400 ) on M1 for NET FE_OFN239_fire_in. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 80.7200 32.9400 ) on M1 for NET FE_OFN239_fire_in. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 25.5100 64.1400 ) on M1 for NET FE_OFN15_weight_in_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 29.1200 74.9000 ) on M1 for NET FE_OFN15_weight_in_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 75.1400 32.1600 ) on M1 for NET FE_OFN166_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 66.3200 42.6900 ) on M1 for NET FE_OFN166_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN RN at ( 183.3500 49.9200 ) on M1 for NET FE_OFN74_rst_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN RN at ( 164.9500 35.5200 ) on M1 for NET FE_OFN74_rst_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 76.6300 32.1600 ) on M1 for NET FE_OFN33_data_in_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 67.5100 31.8600 ) on M1 for NET FE_OFN33_data_in_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 54.7200 31.7000 ) on M1 for NET FE_OFN33_data_in_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 47.7600 42.5100 ) on M1 for NET FE_DBTN0_n34. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 39.6800 21.0000 ) on M1 for NET FE_DBTN0_n34. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 85.7000 53.4000 ) on M1 for NET n213. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 120.0000 57.1300 ) on M1 for NET n258. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 114.2200 57.0000 ) on M1 for NET n258. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 53.8000 32.1600 ) on M1 for NET FE_OFN261_data_in_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 38.7100 28.1400 ) on M1 for NET FE_OFN261_data_in_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 54.1500 39.1100 ) on M1 for NET FE_RN_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 61.9200 35.4600 ) on M1 for NET FE_RN_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 27.8600 31.9000 ) on M1 for NET FE_RN_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 43.0700 32.1500 ) on M1 for NET FE_RN_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 53.0200 24.8200 ) on M1 for NET FE_OFN19_weight_in_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 33.4200 28.2700 ) on M1 for NET FE_OFN19_weight_in_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN RN at ( 148.2800 42.4300 ) on M1 for NET FE_OFN66_rst_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN RN at ( 154.9500 35.5200 ) on M1 for NET FE_OFN66_rst_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 30.4500 75.3600 ) on M1 for NET FE_OFN10_weight_in_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 32.9800 63.8300 ) on M1 for NET FE_OFN10_weight_in_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 27.6700 42.6000 ) on M1 for NET FE_OFN10_weight_in_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 35.0200 74.9200 ) on M1 for NET FE_OFN10_weight_in_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 42.8700 49.5500 ) on M1 for NET n226. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 23.7600 42.6000 ) on M1 for NET n226. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 69.7600 42.5100 ) on M1 for NET n75. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 86.6300 38.2400 ) on M1 for NET n75. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 56.6600 39.0900 ) on M1 for NET n75. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 81.8500 35.4000 ) on M1 for NET n75. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN RN at ( 172.6800 53.5700 ) on M1 for NET FE_OFN65_rst_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 152.5600 53.7000 ) on M1 for NET FE_OFN65_rst_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN RN at ( 156.1500 46.0800 ) on M1 for NET FE_OFN65_rst_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 144.1600 49.8900 ) on M1 for NET FE_OFN65_rst_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 47.8000 24.8000 ) on M1 for NET n171. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 45.4200 24.6000 ) on M1 for NET n171. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 46.7600 20.9800 ) on M1 for NET n171. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 38.6200 42.4000 ) on M1 for NET n171. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 178.5400 53.4200 ) on M1 for NET n4401. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 163.3400 53.4200 ) on M1 for NET n4401. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 164.9000 49.8000 ) on M1 for NET n4401. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 12.5400 39.4000 ) on M1 for NET n5701. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 9.4200 39.3000 ) on M1 for NET n5701. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 84.8300 13.9300 ) on M1 for NET FE_OFN52_rst_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 36.3400 35.0400 ) on M1 for NET FE_OFN30_data_in_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 31.0000 35.0500 ) on M1 for NET FE_OFN30_data_in_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 36.2000 49.8000 ) on M1 for NET n188. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 157.4200 49.8000 ) on M1 for NET n444. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 164.5800 46.2600 ) on M1 for NET n444. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 159.3600 42.6400 ) on M1 for NET n444. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN CO at ( 29.8400 46.6800 ) on M1 for NET n187. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 74.1800 56.9500 ) on M1 for NET FE_OFN256_n279. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 89.3800 53.4500 ) on M1 for NET FE_OFN256_n279. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 78.6600 49.7000 ) on M1 for NET FE_OFN256_n279. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 79.5200 57.0900 ) on M1 for NET FE_OFN256_n279. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 95.8600 42.5000 ) on M1 for NET n74. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 89.7600 42.5100 ) on M1 for NET n74. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 93.4600 35.3000 ) on M1 for NET n74. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 81.2800 39.0000 ) on M1 for NET n74. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 175.5400 50.2000 ) on M1 for NET n385. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 173.9800 49.8000 ) on M1 for NET n385. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 92.7200 42.6600 ) on M1 for NET FE_OFN123_n102. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 88.0200 42.5700 ) on M1 for NET FE_OFN123_n102. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 90.9500 35.2900 ) on M1 for NET FE_OFN123_n102. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 78.9000 39.0000 ) on M1 for NET FE_OFN123_n102. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 10.2900 39.0400 ) on M1 for NET n97. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 82.6000 32.2000 ) on M1 for NET FE_OFN103_FE_DBTN1_fire_in. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 79.8000 32.2000 ) on M1 for NET FE_OFN103_FE_DBTN1_fire_in. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 12.2200 35.4000 ) on M1 for NET n151. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 16.3800 31.8000 ) on M1 for NET n151. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 139.7600 46.2000 ) on M1 for NET n365. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 131.1800 46.2000 ) on M1 for NET n365. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 184.1600 53.3600 ) on M1 for NET n407. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 177.9400 53.4000 ) on M1 for NET n382. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 174.6000 49.4700 ) on M1 for NET n382. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 184.9600 53.5200 ) on M1 for NET n401. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 127.7400 63.8000 ) on M1 for NET n284. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 127.0000 56.6800 ) on M1 for NET n284. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 122.6900 53.4400 ) on M1 for NET n284. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 134.2000 32.1100 ) on M1 for NET n458. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 34.6200 42.2000 ) on M1 for NET FE_OFN251_weight_in_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 33.4200 35.0000 ) on M1 for NET FE_OFN251_weight_in_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 31.0000 31.6800 ) on M1 for NET FE_OFN251_weight_in_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 28.1900 42.6000 ) on M1 for NET FE_OFN251_weight_in_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 86.1600 39.3600 ) on M1 for NET FE_OFN125_n102. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 80.5400 39.4000 ) on M1 for NET FE_OFN125_n102. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 70.3200 38.9400 ) on M1 for NET FE_OFN125_n102. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 120.0300 56.9700 ) on M1 for NET n259. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 115.0000 56.6800 ) on M1 for NET n259. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 160.5600 46.3200 ) on M1 for NET n439. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 160.6800 42.7800 ) on M1 for NET n439. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 111.2400 71.4000 ) on M1 for NET n534. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 21.4600 35.3000 ) on M1 for NET FE_OFN249_n156. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 29.9500 31.7400 ) on M1 for NET FE_OFN249_n156. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 23.5100 28.2000 ) on M1 for NET FE_OFN249_n156. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 24.7200 35.4900 ) on M1 for NET FE_OFN249_n156. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 163.8000 53.6800 ) on M1 for NET n438. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 158.1600 53.5200 ) on M1 for NET n438. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 159.8000 49.5300 ) on M1 for NET n438. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 162.0600 42.4000 ) on M1 for NET n438. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 122.6000 35.5400 ) on M1 for NET n461. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 122.8600 31.9900 ) on M1 for NET n461. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 129.3700 32.0400 ) on M1 for NET n467. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 130.7800 35.4000 ) on M1 for NET n451. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 137.1400 31.4000 ) on M1 for NET n451. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 55.9700 60.9000 ) on M1 for NET n119. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 59.7800 53.3100 ) on M1 for NET n119. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 49.6500 24.9600 ) on M1 for NET FE_RN_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 39.3800 24.6500 ) on M1 for NET FE_RN_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 42.0200 20.9700 ) on M1 for NET FE_RN_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 67.7900 35.0300 ) on M1 for NET FE_OFN6_weight_in_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 64.5200 35.4900 ) on M1 for NET FE_OFN6_weight_in_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 62.1400 31.7200 ) on M1 for NET FE_OFN6_weight_in_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 143.7800 31.8600 ) on M1 for NET n455. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 140.9700 32.0400 ) on M1 for NET n455. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 13.0000 35.0800 ) on M1 for NET n150. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 20.7700 32.1000 ) on M1 for NET n150. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 17.7800 31.8300 ) on M1 for NET n150. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 129.8000 46.4600 ) on M1 for NET n367. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 135.5800 42.6000 ) on M1 for NET n367. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 130.1700 42.7400 ) on M1 for NET n367. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 129.3700 35.1500 ) on M1 for NET n4601. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 126.5600 35.2700 ) on M1 for NET n4601. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 179.0000 24.8000 ) on M1 for NET n473. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 175.8000 24.9100 ) on M1 for NET n473. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 163.7000 49.8000 ) on M1 for NET n437. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 20.9600 64.0700 ) on M1 for NET n563. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 116.1600 75.0000 ) on M1 for NET n531. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 47.3400 24.8900 ) on M1 for NET n170. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 46.2000 24.9100 ) on M1 for NET n170. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 48.3700 20.6900 ) on M1 for NET n170. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 43.5000 21.0700 ) on M1 for NET n170. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 134.3800 42.6000 ) on M1 for NET n303. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 133.4100 42.4500 ) on M1 for NET n303. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 139.3600 31.9200 ) on M1 for NET n492. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 138.2000 31.6600 ) on M1 for NET n492. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 124.7800 35.4000 ) on M1 for NET n462. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 123.5800 35.4000 ) on M1 for NET n462. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 121.5400 35.8000 ) on M1 for NET n462. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 121.4800 31.6200 ) on M1 for NET n462. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 18.5800 64.2000 ) on M1 for NET tmp[7]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 40.7600 24.6000 ) on M1 for NET n166. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 62.7500 42.2500 ) on M1 for NET FE_OFN12_weight_in_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN AN at ( 53.3800 42.6000 ) on M1 for NET FE_OFN12_weight_in_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 32.0400 75.0000 ) on M1 for NET FE_OFN12_weight_in_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 58.1600 35.1500 ) on M1 for NET tmp[5]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 80.3500 31.8700 ) on M1 for NET tmp[5]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 25.4000 38.9900 ) on M1 for NET tmp[5]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 55.2300 35.1800 ) on M1 for NET n186. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 111.7700 56.7100 ) on M1 for NET tmp[11]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 138.5600 53.0000 ) on M1 for NET FE_OFN150_data_in_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 105.1400 49.4400 ) on M1 for NET FE_OFN150_data_in_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 87.7600 53.3100 ) on M1 for NET FE_OFN150_data_in_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 141.3600 45.8000 ) on M1 for NET FE_OFN27_data_in_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 100.9900 42.6000 ) on M1 for NET FE_OFN27_data_in_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 94.7200 38.9000 ) on M1 for NET FE_OFN27_data_in_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 107.1100 35.0300 ) on M1 for NET tmp[12]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 120.5700 53.6800 ) on M1 for NET tmp[12]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 84.2200 32.1600 ) on M1 for NET result[6]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 95.7700 32.0100 ) on M1 for NET result[6]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 74.6000 57.1200 ) on M1 for NET n113. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 69.6200 56.9700 ) on M1 for NET n113. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 120.8400 42.5400 ) on M1 for NET tmp[14]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 128.5800 46.2000 ) on M1 for NET tmp[14]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 88.3100 53.4000 ) on M1 for NET n237. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 111.3200 42.6900 ) on M1 for NET n237. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 92.0100 39.0800 ) on M1 for NET n237. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 22.9200 64.1700 ) on M1 for NET n193. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 81.4200 32.1600 ) on M1 for NET result[5]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 99.5600 53.4100 ) on M1 for NET FE_PSN284_FE_OFN25_data_in_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 132.5600 50.2000 ) on M1 for NET FE_PSN284_FE_OFN25_data_in_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 103.5800 49.8000 ) on M1 for NET FE_PSN284_FE_OFN25_data_in_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN CI at ( 28.2600 46.5000 ) on M1 for NET n184. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 50.1000 39.0000 ) on M1 for NET n184. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 61.2700 49.8000 ) on M1 for NET FE_DBTN2_weight_in_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 53.1600 49.7800 ) on M1 for NET FE_DBTN2_weight_in_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 68.1900 60.6000 ) on M1 for NET FE_PSN281_n205. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 75.7200 56.8600 ) on M1 for NET FE_PSN281_n205. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 50.0400 64.2000 ) on M1 for NET FE_PSN281_n205. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 89.8000 53.2800 ) on M1 for NET n223. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 75.5200 49.8600 ) on M1 for NET n223. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 87.6100 35.3200 ) on M1 for NET n223. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 30.9000 46.2000 ) on M1 for NET n571. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 72.9200 38.9100 ) on M1 for NET n130. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 53.5200 38.9400 ) on M1 for NET n130. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 75.7800 42.5700 ) on M1 for NET FE_RN_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 65.4000 31.9100 ) on M1 for NET FE_RN_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 59.4700 46.5500 ) on M1 for NET FE_RN_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 37.3600 46.2000 ) on M1 for NET FE_OFN28_data_in_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 32.3400 46.5600 ) on M1 for NET FE_OFN28_data_in_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 73.1100 57.0000 ) on M1 for NET n207. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 78.1200 49.8900 ) on M1 for NET n207. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 78.4100 31.8800 ) on M1 for NET n207. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 23.4000 63.8400 ) on M1 for NET n192. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN CO at ( 35.2800 49.4000 ) on M1 for NET n192. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 123.8000 56.6800 ) on M1 for NET n271. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 121.3200 53.5300 ) on M1 for NET n271. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 110.7600 71.4000 ) on M1 for NET n290. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 86.9800 39.3800 ) on M1 for NET n251. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 90.3200 35.4600 ) on M1 for NET n251. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 84.0100 56.9200 ) on M1 for NET n251. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 97.7600 63.8900 ) on M1 for NET n544. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 30.5000 42.6000 ) on M1 for NET n143. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 37.6100 31.8800 ) on M1 for NET n143. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 54.0800 17.4600 ) on M1 for NET n591. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 118.3000 42.2000 ) on M1 for NET tmp[13]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 118.5700 49.5800 ) on M1 for NET tmp[13]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 40.9800 49.7500 ) on M1 for NET n147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 42.7500 35.4600 ) on M1 for NET n147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 48.2400 31.6100 ) on M1 for NET n147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 107.4800 71.3700 ) on M1 for NET n243. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 106.1400 63.7900 ) on M1 for NET n243. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 26.7800 74.9900 ) on M1 for NET FE_OFN16_weight_in_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 124.1000 35.4000 ) on M1 for NET n304. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 43.8000 35.5200 ) on M1 for NET n167. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 38.7500 24.5400 ) on M1 for NET n167. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 48.6700 35.0500 ) on M1 for NET n167. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 42.0200 21.1300 ) on M1 for NET n157. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 137.6400 46.6000 ) on M1 for NET n315. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 137.8300 42.5800 ) on M1 for NET n315. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 132.6800 31.6200 ) on M1 for NET n315. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 23.3600 71.0900 ) on M1 for NET n555. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 176.6000 49.9400 ) on M1 for NET n386. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 108.9800 46.2500 ) on M1 for NET n268. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 116.5600 42.5100 ) on M1 for NET n268. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 107.7000 53.4000 ) on M1 for NET n268. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 178.5400 24.7300 ) on M1 for NET n471. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 118.1600 32.1800 ) on M1 for NET n301. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 112.9700 32.1900 ) on M1 for NET n301. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 83.4000 75.3600 ) on M1 for NET n230. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 95.0000 56.6400 ) on M1 for NET n236. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 92.7700 53.7000 ) on M1 for NET n236. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 94.4200 42.8400 ) on M1 for NET n236. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 68.5300 46.2600 ) on M1 for NET n253. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 65.0600 35.3000 ) on M1 for NET n253. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 65.6800 31.8000 ) on M1 for NET n253. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 167.1400 49.7000 ) on M1 for NET n372. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 46.0200 42.5700 ) on M1 for NET n116. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 93.3500 42.4900 ) on M1 for NET n239. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 92.9200 35.4900 ) on M1 for NET n239. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 88.0100 46.2800 ) on M1 for NET n239. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 95.3200 42.6900 ) on M1 for NET n228. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 88.0200 42.7300 ) on M1 for NET n228. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 82.8100 46.2800 ) on M1 for NET n228. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 149.1800 53.4000 ) on M1 for NET FE_OFN108_FE_DBTN1_fire_in. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 127.7600 42.2200 ) on M1 for NET n296. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN CO at ( 117.4300 46.7500 ) on M1 for NET n296. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 50.9800 17.4300 ) on M1 for NET n161. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 43.7800 17.2700 ) on M1 for NET n161. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 182.9400 53.6900 ) on M1 for NET n343. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 48.1200 60.5100 ) on M1 for NET n206. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 68.0200 42.7300 ) on M1 for NET FE_OFN124_n102. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 76.8300 35.5300 ) on M1 for NET FE_OFN124_n102. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 40.8200 60.6300 ) on M1 for NET n106. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 13.3600 68.1000 ) on M1 for NET n565. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 23.0800 32.2000 ) on M1 for NET FE_RN_20_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 124.9200 31.8800 ) on M1 for NET FE_OFN92_n294. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 174.1900 64.2000 ) on M1 for NET FE_OFN163_n294. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 106.6000 64.0800 ) on M1 for NET n244. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 147.7400 35.3800 ) on M1 for NET n456. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 145.7600 35.0200 ) on M1 for NET n456. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 134.4800 35.3400 ) on M1 for NET n456. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN AN at ( 156.1300 42.2400 ) on M1 for NET n88. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 179.0000 53.6800 ) on M1 for NET n381. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 176.1400 49.7800 ) on M1 for NET n381. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 36.1200 28.1700 ) on M1 for NET n172. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 40.3000 17.1900 ) on M1 for NET n172. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 40.3500 49.8600 ) on M1 for NET n132. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 47.8600 42.7300 ) on M1 for NET n132. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 43.6100 42.5200 ) on M1 for NET n132. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 182.1000 53.7600 ) on M1 for NET n342. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 13.2800 39.0000 ) on M1 for NET n578. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 19.3900 46.2300 ) on M1 for NET n185. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 15.6800 35.4000 ) on M1 for NET n185. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 123.0200 57.0000 ) on M1 for NET n270. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 121.8200 53.7000 ) on M1 for NET n270. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 118.5200 46.2100 ) on M1 for NET n270. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 98.5600 64.2900 ) on M1 for NET FE_PSN286_n544. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 36.7000 28.2000 ) on M1 for NET n588. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 46.5600 49.4900 ) on M1 for NET n110. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 44.9600 49.8000 ) on M1 for NET n110. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 35.6100 46.2800 ) on M1 for NET n110. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 114.8200 42.7300 ) on M1 for NET n254. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 108.7200 42.6600 ) on M1 for NET n254. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 101.8700 42.2500 ) on M1 for NET n254. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 131.3000 32.1600 ) on M1 for NET n305. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 119.5800 31.8000 ) on M1 for NET n300. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 115.3400 32.2000 ) on M1 for NET n300. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 157.0800 53.2200 ) on M1 for NET n338. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 137.7400 31.8200 ) on M1 for NET n489. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 129.8400 35.2800 ) on M1 for NET n489. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 156.3800 53.4000 ) on M1 for NET n328. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 110.5400 53.4200 ) on M1 for NET n5401. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 133.4000 53.7100 ) on M1 for NET n527. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 131.7000 46.2000 ) on M1 for NET n527. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 175.0200 24.6000 ) on M1 for NET n472. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 177.2600 24.7900 ) on M1 for NET n472. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 58.6000 17.7100 ) on M1 for NET n596. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 52.9200 17.4800 ) on M1 for NET n596. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 116.0700 75.2400 ) on M1 for NET n262. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 69.8600 42.7300 ) on M1 for NET n115. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 70.9500 39.1100 ) on M1 for NET n115. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 127.5800 35.4000 ) on M1 for NET n447. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 132.6000 32.1300 ) on M1 for NET n447. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 84.1300 13.4400 ) on M1 for NET FE_OFN50_rst_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 18.9500 35.2900 ) on M1 for NET n164. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 23.9500 28.2600 ) on M1 for NET n164. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 22.0100 28.1200 ) on M1 for NET n164. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 166.6300 49.7800 ) on M1 for NET n353. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 174.6800 49.9800 ) on M1 for NET n353. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 89.8600 42.7300 ) on M1 for NET n204. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 78.5300 42.5400 ) on M1 for NET n204. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 83.4700 42.2500 ) on M1 for NET n204. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 148.0600 53.5900 ) on M1 for NET n478. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 135.1400 31.4000 ) on M1 for NET n313. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 131.9800 31.8000 ) on M1 for NET n313. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 137.7600 46.5800 ) on M1 for NET n368. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 129.3800 46.2600 ) on M1 for NET n368. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 134.9000 42.6000 ) on M1 for NET n368. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 162.2000 46.5100 ) on M1 for NET n320. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 158.1400 42.3000 ) on M1 for NET n320. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 154.1000 42.2300 ) on M1 for NET n320. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 66.8500 57.0300 ) on M1 for NET FE_OFN167_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 62.2200 53.6200 ) on M1 for NET FE_OFN167_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 64.1600 49.8900 ) on M1 for NET FE_OFN167_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 119.6800 60.6200 ) on M1 for NET n285. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 68.3700 49.8800 ) on M1 for NET FE_OFN165_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 70.7800 46.1900 ) on M1 for NET FE_OFN165_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 82.9200 75.0300 ) on M1 for NET FE_RN_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 39.8000 24.4800 ) on M1 for NET n168. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 43.7600 20.9100 ) on M1 for NET n168. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 158.1400 56.9700 ) on M1 for NET n445. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 161.7600 49.4200 ) on M1 for NET n445. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 101.1700 53.7000 ) on M1 for NET FE_OFN255_weight_in_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 106.6300 49.4400 ) on M1 for NET FE_OFN255_weight_in_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 100.6200 49.8700 ) on M1 for NET FE_OFN255_weight_in_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 131.4000 35.0700 ) on M1 for NET n488. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 134.0600 31.9900 ) on M1 for NET n488. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 95.9200 57.0900 ) on M1 for NET FE_OCPN170_n236. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 126.2200 57.0000 ) on M1 for NET n282. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 123.6600 56.8000 ) on M1 for NET n282. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 135.7400 31.8200 ) on M1 for NET n448. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 151.4400 53.5200 ) on M1 for NET n479. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 133.4200 31.8000 ) on M1 for NET n4501. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 128.1000 35.4000 ) on M1 for NET n4501. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 19.8000 63.8800 ) on M1 for NET FE_PSN285_n565. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 14.1600 67.7100 ) on M1 for NET FE_PSN285_n565. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 62.5600 60.9800 ) on M1 for NET FE_RN_62_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 58.2800 61.0000 ) on M1 for NET FE_RN_62_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 123.0000 32.1100 ) on M1 for NET n299. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 121.4000 32.1300 ) on M1 for NET n299. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 177.4000 24.9100 ) on M1 for NET n355. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 42.7200 17.5300 ) on M1 for NET FE_RN_12_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 9.7600 60.5100 ) on M1 for NET FE_PDN278_data_in_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 36.6000 27.8400 ) on M1 for NET n173. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 139.6700 46.4400 ) on M1 for NET n318. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 133.9200 46.3300 ) on M1 for NET n318. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 138.1700 46.0600 ) on M1 for NET n318. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 155.3600 53.5200 ) on M1 for NET n425. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 45.5200 60.5400 ) on M1 for NET n224. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 157.0000 53.7300 ) on M1 for NET n423. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 154.1600 53.5200 ) on M1 for NET n423. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 158.0600 49.6000 ) on M1 for NET n423. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 68.0200 42.5700 ) on M1 for NET n112. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 68.6900 35.4300 ) on M1 for NET n112. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 132.9600 42.6000 ) on M1 for NET n298. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 129.7600 42.2200 ) on M1 for NET n298. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN CO at ( 125.4300 42.0500 ) on M1 for NET n298. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 150.3300 53.8000 ) on M1 for NET n427. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 147.4200 53.4000 ) on M1 for NET n427. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 154.5000 53.7600 ) on M1 for NET n427. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 113.0200 56.7800 ) on M1 for NET n539. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 116.4600 56.8000 ) on M1 for NET n539. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 156.2000 49.5900 ) on M1 for NET n92. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN AN at ( 153.7300 49.4400 ) on M1 for NET n92. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 160.5600 50.0900 ) on M1 for NET n92. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 160.6000 42.2700 ) on M1 for NET n319. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 155.3000 42.2300 ) on M1 for NET n319. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 14.1700 20.6100 ) on M1 for NET n582. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 108.3500 46.1400 ) on M1 for NET n277. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 106.5000 46.5700 ) on M1 for NET n277. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 108.4100 49.7200 ) on M1 for NET n277. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 144.2000 32.0600 ) on M1 for NET n454. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 142.5600 31.9200 ) on M1 for NET n454. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 148.5600 49.4200 ) on M1 for NET n335. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 146.5400 49.7800 ) on M1 for NET n335. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 151.5400 49.7000 ) on M1 for NET n335. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 57.1200 53.3000 ) on M1 for NET FE_OFN161_n108. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 147.7400 32.0900 ) on M1 for NET FE_OFN115_FE_DBTN1_fire_in. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 146.2000 31.7600 ) on M1 for NET FE_OFN115_FE_DBTN1_fire_in. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 180.4600 53.5900 ) on M1 for NET n406. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 159.3800 49.7400 ) on M1 for NET n334. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 158.2000 49.4800 ) on M1 for NET n334. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 160.9000 46.5600 ) on M1 for NET n334. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 132.8700 42.3500 ) on M1 for NET n297. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 129.6400 42.1900 ) on M1 for NET n297. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 131.7000 42.6000 ) on M1 for NET n297. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 127.6400 42.1900 ) on M1 for NET n295. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 126.5200 42.5800 ) on M1 for NET n295. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 57.8200 17.4000 ) on M1 for NET n595. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 148.2000 32.0000 ) on M1 for NET n94. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN AN at ( 145.7300 32.1600 ) on M1 for NET n94. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 144.9600 31.5000 ) on M1 for NET n94. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 165.0000 46.4600 ) on M1 for NET n443. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 163.3600 46.3200 ) on M1 for NET n443. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 162.0600 46.3900 ) on M1 for NET n443. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 104.1700 35.1800 ) on M1 for NET data_out[3]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 140.9700 49.5800 ) on M1 for NET data_out[6]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 92.3200 49.8100 ) on M1 for NET n241. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 52.9500 60.4600 ) on M1 for NET n241. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 146.9700 53.6100 ) on M1 for NET data_out[7]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 149.7700 46.4100 ) on M1 for NET data_out[5]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 43.6900 35.5500 ) on M1 for NET n176. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 152.5700 39.2100 ) on M1 for NET data_out[4]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN CO at ( 97.2800 49.4000 ) on M1 for NET n248. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 41.1100 46.5600 ) on M1 for NET n135. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 72.0200 38.7600 ) on M1 for NET n135. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN CO at ( 54.0800 46.6000 ) on M1 for NET n138. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 87.5600 38.7800 ) on M1 for NET n267. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 106.1600 42.6000 ) on M1 for NET n35. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN AN at ( 104.9300 35.0400 ) on M1 for NET n554. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 73.4000 60.9600 ) on M1 for NET n219. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN CO at ( 84.6400 53.8800 ) on M1 for NET n216. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 42.9600 49.8000 ) on M1 for NET n129. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 29.2100 35.3200 ) on M1 for NET n129. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 30.3200 49.8100 ) on M1 for NET n140. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN CO at ( 49.0400 39.4800 ) on M1 for NET n140. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN CI at ( 92.2600 60.9000 ) on M1 for NET n217. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 77.2200 50.0400 ) on M1 for NET n217. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 110.1600 50.2000 ) on M1 for NET N50. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 129.0100 56.8500 ) on M1 for NET N50. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 156.9600 67.8000 ) on M1 for NET n422. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN CI at ( 34.5300 49.7700 ) on M1 for NET n139. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 55.0000 46.2000 ) on M1 for NET n139. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 84.8400 39.0000 ) on M1 for NET FE_OCPN271_n255. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN CO at ( 93.8400 61.0800 ) on M1 for NET n235. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 82.8400 49.8000 ) on M1 for NET FE_PSN287_n222. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 185.3000 53.7600 ) on M1 for NET n345. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 34.6400 63.6400 ) on M1 for NET weight_in[3]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN CI at ( 115.0600 39.3000 ) on M1 for NET n85. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN QN at ( 110.8800 56.9100 ) on M1 for NET n85. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 110.4200 42.8400 ) on M1 for NET n256. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 173.4000 24.9600 ) on M1 for NET n477. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 123.7100 43.2600 ) on M1 for NET n280. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 107.0600 46.2800 ) on M1 for NET n280. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 38.5900 39.0300 ) on M1 for NET n145. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 55.2200 38.7600 ) on M1 for NET n145. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 98.2000 49.8000 ) on M1 for NET n233. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 30.8900 31.6500 ) on M1 for NET n169. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 26.4400 39.4000 ) on M1 for NET FE_RN_91_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 158.0700 56.6400 ) on M1 for NET FE_RN_90_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 26.5600 39.3800 ) on M1 for NET FE_RN_92_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 41.7000 35.4000 ) on M1 for NET FE_RN_92_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 120.9800 49.4400 ) on M1 for NET N52. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 163.7000 46.5600 ) on M1 for NET n321. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN AN at ( 100.2000 56.2400 ) on M1 for NET n247. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 8.9600 60.9000 ) on M1 for NET data_in[6]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN CI at ( 53.3300 46.2300 ) on M1 for NET n133. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN CO at ( 60.1700 35.4000 ) on M1 for NET n133. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 8.9200 39.1300 ) on M1 for NET n152. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN CO at ( 116.6400 39.4800 ) on M1 for NET n265. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 161.3300 35.0000 ) on M1 for NET N65. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN CI at ( 47.4600 39.3000 ) on M1 for NET n144. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 41.2900 49.9500 ) on M1 for NET n144. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 81.2500 49.4400 ) on M1 for NET n222. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 89.5000 42.6700 ) on M1 for NET n222. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 130.5600 45.9000 ) on M1 for NET n95. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 47.3600 49.8900 ) on M1 for NET FE_PSN283_n110. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1N at ( 39.0100 18.5700 ) on M1 for NET FE_RN_11_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 48.5600 24.5600 ) on M1 for NET FE_RN_11_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 77.0900 56.9600 ) on M1 for NET n221. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 110.0800 31.8600 ) on M1 for NET N53. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 92.0200 35.6400 ) on M1 for NET n255. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 115.7100 45.5400 ) on M1 for NET n275. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN CO at ( 120.0800 35.0000 ) on M1 for NET n275. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 130.1700 68.1800 ) on M1 for NET n286. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 96.1600 45.8000 ) on M1 for NET N47. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 106.6100 42.4500 ) on M1 for NET N47. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 138.9800 42.5600 ) on M1 for NET n314. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN AN at ( 14.9300 39.3600 ) on M1 for NET n581. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 33.3600 75.0000 ) on M1 for NET FE_PDN279_weight_in_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 35.3300 64.0300 ) on M1 for NET FE_PDN279_weight_in_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 105.0200 61.1000 ) on M1 for NET FE_RN_8_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 97.2600 56.8000 ) on M1 for NET FE_RN_8_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 39.8000 17.9900 ) on M1 for NET FE_RN_10_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 46.0600 24.7900 ) on M1 for NET FE_RN_10_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN CI at ( 96.5300 49.7700 ) on M1 for NET n240. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 91.0800 56.6000 ) on M1 for NET n240. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 64.2000 53.7600 ) on M1 for NET n200. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 51.3500 17.4300 ) on M1 for NET FE_RN_102_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 175.6600 24.7900 ) on M1 for NET n474. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 137.5600 35.3800 ) on M1 for NET n494. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 170.6600 49.4000 ) on M1 for NET n384. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 179.7300 49.4000 ) on M1 for NET N64. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 121.3300 46.6000 ) on M1 for NET N51. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 125.8600 53.4700 ) on M1 for NET N51. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 74.1900 53.4300 ) on M1 for NET n199. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 74.1600 42.6300 ) on M1 for NET n199. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 129.8000 35.3100 ) on M1 for NET n449. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 22.3100 49.4300 ) on M1 for NET n141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN CI at ( 83.0600 53.7000 ) on M1 for NET n198. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 74.4900 57.1500 ) on M1 for NET n198. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 145.9400 50.2000 ) on M1 for NET FE_RN_72_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 156.9600 49.8400 ) on M1 for NET FE_RN_72_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 161.6400 49.3900 ) on M1 for NET FE_RN_88_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 157.1600 42.8000 ) on M1 for NET FE_RN_88_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 55.5000 35.1600 ) on M1 for NET n142. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 63.6200 35.6400 ) on M1 for NET n142. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 42.3000 60.5300 ) on M1 for NET n126. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN CI at ( 119.3300 35.3700 ) on M1 for NET n269. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 116.3000 42.6700 ) on M1 for NET n269. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 166.5800 53.7600 ) on M1 for NET N58. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 158.9800 57.0800 ) on M1 for NET N58. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 109.4600 32.2000 ) on M1 for NET FE_RN_76_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 60.1800 53.4700 ) on M1 for NET n103. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 67.2100 57.2100 ) on M1 for NET n103. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 126.0800 31.8600 ) on M1 for NET n468. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 98.5300 32.2000 ) on M1 for NET N46. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 105.9600 35.6000 ) on M1 for NET N46. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 111.0000 53.2600 ) on M1 for NET FE_RN_53_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 58.6200 32.2000 ) on M1 for NET FE_RN_82_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 71.1000 57.0700 ) on M1 for NET n107. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 172.4000 49.7600 ) on M1 for NET n383. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 179.0400 53.6500 ) on M1 for NET n383. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 15.8200 71.2000 ) on M1 for NET N45. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 166.1600 75.0000 ) on M1 for NET n333. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 62.5500 35.2900 ) on M1 for NET n117. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 57.2100 31.5900 ) on M1 for NET n117. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 28.2000 75.3600 ) on M1 for NET weight_in[2]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 159.3800 56.9200 ) on M1 for NET FE_RN_89_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 162.1700 49.9400 ) on M1 for NET FE_RN_89_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 88.7700 56.6900 ) on M1 for NET FE_RN_9_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 95.0800 53.8000 ) on M1 for NET FE_RN_9_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 148.5800 75.3600 ) on M1 for NET N59. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 146.2100 67.9400 ) on M1 for NET N59. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 32.9700 42.2200 ) on M1 for NET FE_RN_93_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 26.9700 38.8600 ) on M1 for NET FE_RN_93_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 108.9200 31.8800 ) on M1 for NET FE_RN_74_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 103.7000 60.6000 ) on M1 for NET FE_RN_6_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 99.3700 57.1400 ) on M1 for NET FE_RN_6_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 101.3900 71.4000 ) on M1 for NET n549. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 167.7800 49.7600 ) on M1 for NET n352. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 176.6400 49.9200 ) on M1 for NET n352. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 84.3100 49.4300 ) on M1 for NET n242. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 89.6900 53.2500 ) on M1 for NET n242. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 121.0000 35.4000 ) on M1 for NET n266. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 60.7600 17.1900 ) on M1 for NET N39. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 25.8000 75.3500 ) on M1 for NET weight_in[1]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 126.8600 56.8000 ) on M1 for NET n272. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 71.3600 56.9100 ) on M1 for NET n100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 69.4400 49.9900 ) on M1 for NET n100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 133.7600 21.0000 ) on M1 for NET n469. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN AN at ( 124.1600 53.4300 ) on M1 for NET n5301. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 131.2100 53.4800 ) on M1 for NET n5301. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 39.6900 24.4500 ) on M1 for NET n178. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 152.5300 46.6000 ) on M1 for NET N57. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 147.0400 49.9200 ) on M1 for NET N57. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 28.6000 39.3600 ) on M1 for NET n146. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 32.1800 42.7300 ) on M1 for NET n146. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 58.5400 42.2000 ) on M1 for NET FE_RN_98_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 63.3400 42.6400 ) on M1 for NET FE_RN_98_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 139.1700 35.0900 ) on M1 for NET n495. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 141.2800 39.0600 ) on M1 for NET n495. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 137.7600 39.0000 ) on M1 for NET n497. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 141.4800 35.0000 ) on M1 for NET n497. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 127.2000 31.8400 ) on M1 for NET n464. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 122.6400 35.5200 ) on M1 for NET n464. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 19.6600 64.0000 ) on M1 for NET n566. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 128.5600 57.0000 ) on M1 for NET FE_RN_77_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 160.2300 53.4200 ) on M1 for NET n442. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 24.1600 71.4900 ) on M1 for NET FE_PSN280_n555. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 112.8400 46.2500 ) on M1 for NET n89. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN QN at ( 117.6700 49.7100 ) on M1 for NET n89. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 148.4400 49.3900 ) on M1 for NET FE_RN_70_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 154.7600 50.0000 ) on M1 for NET FE_RN_70_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 50.6800 20.6000 ) on M1 for NET FE_RN_14_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 109.9400 53.0000 ) on M1 for NET FE_RN_54_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 113.5000 56.7600 ) on M1 for NET FE_RN_54_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 135.7700 46.5800 ) on M1 for NET n317. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 138.3400 42.5000 ) on M1 for NET n317. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 150.9400 49.6200 ) on M1 for NET FE_RN_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 145.3000 49.8000 ) on M1 for NET FE_RN_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 171.2800 49.7400 ) on M1 for NET n389. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 158.5000 53.7600 ) on M1 for NET n322. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 125.4000 35.0700 ) on M1 for NET n459. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 145.7600 67.8000 ) on M1 for NET n487. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 131.4000 56.6400 ) on M1 for NET n3701. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 142.1800 42.2400 ) on M1 for NET N55. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 11.3300 63.8000 ) on M1 for NET N44. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 44.5700 17.7800 ) on M1 for NET FE_RN_13_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 134.2100 20.8500 ) on M1 for NET N54. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1N at ( 12.2400 31.8000 ) on M1 for NET FE_RN_22_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 18.1500 31.8300 ) on M1 for NET FE_RN_22_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 58.7800 39.0000 ) on M1 for NET FE_RN_100_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 64.2800 39.4000 ) on M1 for NET FE_RN_100_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 179.7600 24.5700 ) on M1 for NET n359. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 86.1000 57.0000 ) on M1 for NET n218. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 142.4000 39.0400 ) on M1 for NET n4901. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 58.7200 42.2000 ) on M1 for NET FE_RN_99_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN AN at ( 14.2000 70.6400 ) on M1 for NET n562. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0N at ( 72.2900 42.2100 ) on M1 for NET FE_RN_40_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 68.5000 39.3600 ) on M1 for NET FE_RN_40_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 119.3700 60.9900 ) on M1 for NET FE_RN_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 135.6000 35.3600 ) on M1 for NET n452. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 28.1900 64.2000 ) on M1 for NET FE_OFN236_weight_in_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 33.2900 64.3100 ) on M1 for NET FE_OFN236_weight_in_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 73.4600 39.0900 ) on M1 for NET FE_RN_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 49.1200 46.1800 ) on M1 for NET n134. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 47.5000 42.6700 ) on M1 for NET n134. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 147.1400 35.8000 ) on M1 for NET FE_RN_58_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1N at ( 71.4400 42.6000 ) on M1 for NET FE_RN_39_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 68.9200 46.3400 ) on M1 for NET FE_RN_39_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 173.5000 24.6000 ) on M1 for NET N67. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 68.9600 71.0200 ) on M1 for NET n209. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 128.7300 32.2000 ) on M1 for NET n307. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 53.5000 24.8400 ) on M1 for NET n153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 127.9400 53.7600 ) on M1 for NET n528. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 133.2600 53.5900 ) on M1 for NET n528. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 136.2000 31.6600 ) on M1 for NET n312. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 141.4400 31.9200 ) on M1 for NET n312. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 66.8100 46.2300 ) on M1 for NET n99. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 14.9600 31.7700 ) on M1 for NET FE_RN_24_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 145.6400 34.9900 ) on M1 for NET FE_RN_56_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 146.7600 31.5900 ) on M1 for NET FE_RN_56_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 157.4100 67.9400 ) on M1 for NET N62. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 122.1400 35.3800 ) on M1 for NET n463. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 126.9000 35.0300 ) on M1 for NET n463. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 107.1800 53.4000 ) on M1 for NET FE_RN_78_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 103.4800 53.8000 ) on M1 for NET FE_RN_78_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0N at ( 13.0900 32.1800 ) on M1 for NET FE_RN_23_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 16.9000 31.8000 ) on M1 for NET FE_RN_23_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 59.3000 39.0000 ) on M1 for NET n131. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 81.5200 35.0000 ) on M1 for NET FE_RN_83_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 78.8300 35.5300 ) on M1 for NET FE_RN_83_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 58.9400 53.4300 ) on M1 for NET n104. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 62.7000 53.6400 ) on M1 for NET n104. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 166.6100 75.1400 ) on M1 for NET N61. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 125.4800 35.5800 ) on M1 for NET n465. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 151.4000 53.4900 ) on M1 for NET n426. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 155.7000 53.7600 ) on M1 for NET n426. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 73.4300 42.0300 ) on M1 for NET FE_RN_38_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 77.2600 42.4000 ) on M1 for NET FE_RN_38_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 29.5100 31.8000 ) on M1 for NET n148. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 33.1000 32.0400 ) on M1 for NET n148. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 81.9000 31.5800 ) on M1 for NET n643. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 24.8900 28.3500 ) on M1 for NET n179. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 58.4600 17.5900 ) on M1 for NET n598. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 48.4500 63.8400 ) on M1 for NET n205. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 14.9700 28.3400 ) on M1 for NET FE_RN_17_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 133.8600 35.0000 ) on M1 for NET n453. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 131.4800 35.5800 ) on M1 for NET n453. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 129.8000 31.8900 ) on M1 for NET n306. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 62.4400 61.0000 ) on M1 for NET FE_RN_59_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 64.5000 60.6000 ) on M1 for NET FE_RN_59_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 118.0400 32.2000 ) on M1 for NET FE_RN_75_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 120.1000 31.8000 ) on M1 for NET FE_RN_75_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 115.8000 31.9100 ) on M1 for NET FE_RN_97_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 151.3300 35.0000 ) on M1 for NET N56. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN AN at ( 59.7300 17.7600 ) on M1 for NET n599. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 137.7400 42.4200 ) on M1 for NET n316. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 55.2000 17.4400 ) on M1 for NET n162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 57.3000 17.4000 ) on M1 for NET n162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 41.1800 35.4000 ) on M1 for NET FE_RN_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 39.6100 35.3200 ) on M1 for NET FE_RN_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 116.6100 75.1400 ) on M1 for NET n264. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 87.3600 31.4000 ) on M1 for NET n6401. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 84.7000 31.5800 ) on M1 for NET n6401. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 25.0000 28.3200 ) on M1 for NET n165. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 27.4400 28.3900 ) on M1 for NET n165. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 148.2000 35.5400 ) on M1 for NET FE_RN_57_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 147.0000 49.9400 ) on M1 for NET FE_RN_71_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 148.9700 49.9400 ) on M1 for NET FE_RN_71_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 14.9400 34.9900 ) on M1 for NET FE_RN_103_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 12.8600 35.2000 ) on M1 for NET FE_RN_103_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 110.5800 64.1600 ) on M1 for NET n535. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 161.3800 53.4400 ) on M1 for NET n441. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 163.8400 53.6500 ) on M1 for NET n441. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 19.0200 64.2000 ) on M1 for NET n564. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 21.3000 63.8300 ) on M1 for NET n564. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 103.3600 57.4000 ) on M1 for NET N48. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 101.8200 56.8000 ) on M1 for NET N48. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 76.6200 42.6000 ) on M1 for NET FE_RN_36_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 78.9200 42.4500 ) on M1 for NET FE_RN_36_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 77.4000 42.2800 ) on M1 for NET FE_RN_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 76.1500 42.5700 ) on M1 for NET FE_RN_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 98.7100 71.3400 ) on M1 for NET n548. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 69.3700 71.5400 ) on M1 for NET FE_RN_35_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 110.3000 46.6000 ) on M1 for NET n276. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 116.6000 56.6800 ) on M1 for NET n538. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 114.8600 56.8000 ) on M1 for NET n538. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 16.9600 38.6000 ) on M1 for NET N42. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 15.9600 38.7900 ) on M1 for NET N42. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 141.4000 31.8900 ) on M1 for NET n310. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 142.9000 32.1600 ) on M1 for NET n310. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 112.1600 53.0000 ) on M1 for NET N49. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 111.0400 53.2800 ) on M1 for NET N49. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 140.3300 32.2000 ) on M1 for NET n311. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/09 14:48:44     93s] #
[04/09 14:48:44     93s] #Connectivity extraction summary:
[04/09 14:48:44     93s] #518 routed nets are extracted.
[04/09 14:48:44     93s] #    489 (55.51%) extracted nets are partially routed.
[04/09 14:48:44     93s] #361 routed net(s) are imported.
[04/09 14:48:44     93s] #2 nets are fixed|skipped|trivial (not extracted).
[04/09 14:48:44     93s] #Total number of nets = 881.
[04/09 14:48:44     93s] #
[04/09 14:48:44     93s] #Found 0 nets for post-route si or timing fixing.
[04/09 14:48:44     93s] #
[04/09 14:48:44     93s] #Finished routing data preparation on Sat Apr  9 14:48:44 2022
[04/09 14:48:44     93s] #
[04/09 14:48:44     93s] #Cpu time = 00:00:00
[04/09 14:48:44     93s] #Elapsed time = 00:00:00
[04/09 14:48:44     93s] #Increased memory = 3.99 (MB)
[04/09 14:48:44     93s] #Total memory = 1011.87 (MB)
[04/09 14:48:44     93s] #Peak memory = 1053.14 (MB)
[04/09 14:48:44     93s] #
[04/09 14:48:44     93s] #
[04/09 14:48:44     93s] #Start global routing on Sat Apr  9 14:48:44 2022
[04/09 14:48:44     93s] #
[04/09 14:48:44     93s] #
[04/09 14:48:44     93s] #Start global routing initialization on Sat Apr  9 14:48:44 2022
[04/09 14:48:44     93s] #
[04/09 14:48:44     93s] #Number of eco nets is 489
[04/09 14:48:44     93s] #
[04/09 14:48:44     93s] #Start global routing data preparation on Sat Apr  9 14:48:44 2022
[04/09 14:48:44     93s] #
[04/09 14:48:44     93s] ### build_merged_routing_blockage_rect_list starts on Sat Apr  9 14:48:44 2022 with memory = 1011.92 (MB), peak = 1053.14 (MB)
[04/09 14:48:44     93s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1011.9 MB, peak:1.0 GB
[04/09 14:48:44     93s] #Start routing resource analysis on Sat Apr  9 14:48:44 2022
[04/09 14:48:44     93s] #
[04/09 14:48:44     93s] ### init_is_bin_blocked starts on Sat Apr  9 14:48:44 2022 with memory = 1011.92 (MB), peak = 1053.14 (MB)
[04/09 14:48:44     93s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1011.9 MB, peak:1.0 GB
[04/09 14:48:44     93s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat Apr  9 14:48:44 2022 with memory = 1011.92 (MB), peak = 1053.14 (MB)
[04/09 14:48:44     93s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1011.9 MB, peak:1.0 GB
[04/09 14:48:44     93s] ### adjust_flow_cap starts on Sat Apr  9 14:48:44 2022 with memory = 1011.92 (MB), peak = 1053.14 (MB)
[04/09 14:48:44     93s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1011.9 MB, peak:1.0 GB
[04/09 14:48:44     93s] ### adjust_partial_route_blockage starts on Sat Apr  9 14:48:44 2022 with memory = 1011.92 (MB), peak = 1053.14 (MB)
[04/09 14:48:44     93s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1011.9 MB, peak:1.0 GB
[04/09 14:48:44     93s] ### set_via_blocked starts on Sat Apr  9 14:48:44 2022 with memory = 1011.92 (MB), peak = 1053.14 (MB)
[04/09 14:48:44     93s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1011.9 MB, peak:1.0 GB
[04/09 14:48:44     93s] ### copy_flow starts on Sat Apr  9 14:48:44 2022 with memory = 1011.92 (MB), peak = 1053.14 (MB)
[04/09 14:48:44     93s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1011.9 MB, peak:1.0 GB
[04/09 14:48:44     93s] #Routing resource analysis is done on Sat Apr  9 14:48:44 2022
[04/09 14:48:44     93s] #
[04/09 14:48:44     93s] ### report_flow_cap starts on Sat Apr  9 14:48:44 2022 with memory = 1011.92 (MB), peak = 1053.14 (MB)
[04/09 14:48:44     93s] #  Resource Analysis:
[04/09 14:48:44     93s] #
[04/09 14:48:44     93s] #               Routing  #Avail      #Track     #Total     %Gcell
[04/09 14:48:44     93s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[04/09 14:48:44     93s] #  --------------------------------------------------------------
[04/09 14:48:44     93s] #  M1             H         213           0         275    64.73%
[04/09 14:48:44     93s] #  M2             V         460          32         275     0.00%
[04/09 14:48:44     93s] #  M3             H         181          32         275     0.00%
[04/09 14:48:44     93s] #  --------------------------------------------------------------
[04/09 14:48:44     93s] #  Total                    854       7.10%         825    21.58%
[04/09 14:48:44     93s] #
[04/09 14:48:44     93s] #  1 nets (0.11%) with 2 preferred extra spacing.
[04/09 14:48:44     93s] #
[04/09 14:48:44     93s] #
[04/09 14:48:44     93s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1011.9 MB, peak:1.0 GB
[04/09 14:48:44     93s] ### analyze_m2_tracks starts on Sat Apr  9 14:48:44 2022 with memory = 1011.92 (MB), peak = 1053.14 (MB)
[04/09 14:48:44     93s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1011.9 MB, peak:1.0 GB
[04/09 14:48:44     93s] ### report_initial_resource starts on Sat Apr  9 14:48:44 2022 with memory = 1011.92 (MB), peak = 1053.14 (MB)
[04/09 14:48:44     93s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1011.9 MB, peak:1.0 GB
[04/09 14:48:44     93s] ### mark_pg_pins_accessibility starts on Sat Apr  9 14:48:44 2022 with memory = 1011.92 (MB), peak = 1053.14 (MB)
[04/09 14:48:44     93s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1011.9 MB, peak:1.0 GB
[04/09 14:48:44     93s] ### set_net_region starts on Sat Apr  9 14:48:44 2022 with memory = 1011.92 (MB), peak = 1053.14 (MB)
[04/09 14:48:44     93s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1011.9 MB, peak:1.0 GB
[04/09 14:48:44     93s] #
[04/09 14:48:44     93s] #Global routing data preparation is done on Sat Apr  9 14:48:44 2022
[04/09 14:48:44     93s] #
[04/09 14:48:44     93s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1011.92 (MB), peak = 1053.14 (MB)
[04/09 14:48:44     93s] #
[04/09 14:48:44     93s] ### prepare_level starts on Sat Apr  9 14:48:44 2022 with memory = 1011.92 (MB), peak = 1053.14 (MB)
[04/09 14:48:44     93s] ### init level 1 starts on Sat Apr  9 14:48:44 2022 with memory = 1011.92 (MB), peak = 1053.14 (MB)
[04/09 14:48:44     93s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1011.9 MB, peak:1.0 GB
[04/09 14:48:44     93s] ### prepare_level_flow starts on Sat Apr  9 14:48:44 2022 with memory = 1011.92 (MB), peak = 1053.14 (MB)
[04/09 14:48:44     93s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1011.9 MB, peak:1.0 GB
[04/09 14:48:44     93s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1011.9 MB, peak:1.0 GB
[04/09 14:48:44     93s] #
[04/09 14:48:44     93s] #Global routing initialization is done on Sat Apr  9 14:48:44 2022
[04/09 14:48:44     93s] #
[04/09 14:48:44     93s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1011.92 (MB), peak = 1053.14 (MB)
[04/09 14:48:44     93s] #
[04/09 14:48:44     93s] #start global routing iteration 1...
[04/09 14:48:44     93s] ### init_flow_edge starts on Sat Apr  9 14:48:44 2022 with memory = 1011.92 (MB), peak = 1053.14 (MB)
[04/09 14:48:44     93s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1011.9 MB, peak:1.0 GB
[04/09 14:48:44     93s] ### measure_qor starts on Sat Apr  9 14:48:44 2022 with memory = 1012.09 (MB), peak = 1053.14 (MB)
[04/09 14:48:44     93s] ### measure_congestion starts on Sat Apr  9 14:48:44 2022 with memory = 1012.09 (MB), peak = 1053.14 (MB)
[04/09 14:48:44     93s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1012.1 MB, peak:1.0 GB
[04/09 14:48:44     93s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1012.1 MB, peak:1.0 GB
[04/09 14:48:44     93s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1012.09 (MB), peak = 1053.14 (MB)
[04/09 14:48:44     93s] #
[04/09 14:48:44     93s] ### route_end starts on Sat Apr  9 14:48:44 2022 with memory = 1012.09 (MB), peak = 1053.14 (MB)
[04/09 14:48:44     93s] #
[04/09 14:48:44     93s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[04/09 14:48:44     93s] #Total number of routable nets = 879.
[04/09 14:48:44     93s] #Total number of nets in the design = 881.
[04/09 14:48:44     93s] #
[04/09 14:48:44     93s] #489 routable nets have only global wires.
[04/09 14:48:44     93s] #390 routable nets have only detail routed wires.
[04/09 14:48:44     93s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/09 14:48:44     93s] #
[04/09 14:48:44     93s] #Routed nets constraints summary:
[04/09 14:48:44     93s] #-----------------------------
[04/09 14:48:44     93s] #        Rules   Unconstrained  
[04/09 14:48:44     93s] #-----------------------------
[04/09 14:48:44     93s] #      Default             489  
[04/09 14:48:44     93s] #-----------------------------
[04/09 14:48:44     93s] #        Total             489  
[04/09 14:48:44     93s] #-----------------------------
[04/09 14:48:44     93s] #
[04/09 14:48:44     93s] #Routing constraints summary of the whole design:
[04/09 14:48:44     93s] #------------------------------------------------
[04/09 14:48:44     93s] #        Rules   Pref Extra Space   Unconstrained  
[04/09 14:48:44     93s] #------------------------------------------------
[04/09 14:48:44     93s] #      Default                  1             878  
[04/09 14:48:44     93s] #------------------------------------------------
[04/09 14:48:44     93s] #        Total                  1             878  
[04/09 14:48:44     93s] #------------------------------------------------
[04/09 14:48:44     93s] #
[04/09 14:48:44     93s] ### cal_base_flow starts on Sat Apr  9 14:48:44 2022 with memory = 1012.09 (MB), peak = 1053.14 (MB)
[04/09 14:48:44     93s] ### init_flow_edge starts on Sat Apr  9 14:48:44 2022 with memory = 1012.09 (MB), peak = 1053.14 (MB)
[04/09 14:48:44     93s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1012.1 MB, peak:1.0 GB
[04/09 14:48:44     93s] ### cal_flow starts on Sat Apr  9 14:48:44 2022 with memory = 1012.09 (MB), peak = 1053.14 (MB)
[04/09 14:48:44     93s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1012.1 MB, peak:1.0 GB
[04/09 14:48:44     93s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1012.1 MB, peak:1.0 GB
[04/09 14:48:44     93s] ### report_overcon starts on Sat Apr  9 14:48:44 2022 with memory = 1012.09 (MB), peak = 1053.14 (MB)
[04/09 14:48:44     93s] #
[04/09 14:48:44     93s] #  Congestion Analysis: (blocked Gcells are excluded)
[04/09 14:48:44     93s] #
[04/09 14:48:44     93s] #                 OverCon          
[04/09 14:48:44     93s] #                  #Gcell    %Gcell
[04/09 14:48:44     93s] #     Layer           (1)   OverCon
[04/09 14:48:44     93s] #  --------------------------------
[04/09 14:48:44     93s] #  M1            1(0.83%)   (0.83%)
[04/09 14:48:44     93s] #  M2            2(0.73%)   (0.73%)
[04/09 14:48:44     93s] #  M3            0(0.00%)   (0.00%)
[04/09 14:48:44     93s] #  --------------------------------
[04/09 14:48:44     93s] #     Total      3(0.45%)   (0.45%)
[04/09 14:48:44     93s] #
[04/09 14:48:44     93s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[04/09 14:48:44     93s] #  Overflow after GR: 0.15% H + 0.30% V
[04/09 14:48:44     93s] #
[04/09 14:48:44     93s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1012.1 MB, peak:1.0 GB
[04/09 14:48:44     93s] ### cal_base_flow starts on Sat Apr  9 14:48:44 2022 with memory = 1012.09 (MB), peak = 1053.14 (MB)
[04/09 14:48:44     93s] ### init_flow_edge starts on Sat Apr  9 14:48:44 2022 with memory = 1012.09 (MB), peak = 1053.14 (MB)
[04/09 14:48:44     93s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1012.1 MB, peak:1.0 GB
[04/09 14:48:44     93s] ### cal_flow starts on Sat Apr  9 14:48:44 2022 with memory = 1012.09 (MB), peak = 1053.14 (MB)
[04/09 14:48:44     93s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1012.1 MB, peak:1.0 GB
[04/09 14:48:44     93s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1012.1 MB, peak:1.0 GB
[04/09 14:48:44     93s] ### export_cong_map starts on Sat Apr  9 14:48:44 2022 with memory = 1012.09 (MB), peak = 1053.14 (MB)
[04/09 14:48:44     93s] ### PDZT_Export::export_cong_map starts on Sat Apr  9 14:48:44 2022 with memory = 1012.09 (MB), peak = 1053.14 (MB)
[04/09 14:48:44     93s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1012.1 MB, peak:1.0 GB
[04/09 14:48:44     93s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1012.1 MB, peak:1.0 GB
[04/09 14:48:44     93s] ### import_cong_map starts on Sat Apr  9 14:48:44 2022 with memory = 1012.09 (MB), peak = 1053.14 (MB)
[04/09 14:48:44     93s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1012.1 MB, peak:1.0 GB
[04/09 14:48:44     93s] ### update starts on Sat Apr  9 14:48:44 2022 with memory = 1012.09 (MB), peak = 1053.14 (MB)
[04/09 14:48:44     93s] #Complete Global Routing.
[04/09 14:48:44     93s] #Total number of nets with non-default rule or having extra spacing = 1
[04/09 14:48:44     93s] #Total wire length = 18289 um.
[04/09 14:48:44     93s] #Total half perimeter of net bounding box = 18354 um.
[04/09 14:48:44     93s] #Total wire length on LAYER M1 = 405 um.
[04/09 14:48:44     93s] #Total wire length on LAYER M2 = 8485 um.
[04/09 14:48:44     93s] #Total wire length on LAYER M3 = 9399 um.
[04/09 14:48:44     93s] #Total wire length on LAYER MQ = 0 um.
[04/09 14:48:44     93s] #Total wire length on LAYER MG = 0 um.
[04/09 14:48:44     93s] #Total wire length on LAYER LY = 0 um.
[04/09 14:48:44     93s] #Total wire length on LAYER E1 = 0 um.
[04/09 14:48:44     93s] #Total wire length on LAYER MA = 0 um.
[04/09 14:48:44     93s] #Total number of vias = 4892
[04/09 14:48:44     93s] #Total number of multi-cut vias = 3359 ( 68.7%)
[04/09 14:48:44     93s] #Total number of single cut vias = 1533 ( 31.3%)
[04/09 14:48:44     93s] #Up-Via Summary (total 4892):
[04/09 14:48:44     93s] #                   single-cut          multi-cut      Total
[04/09 14:48:44     93s] #-----------------------------------------------------------
[04/09 14:48:44     93s] # M1              1409 ( 59.3%)       968 ( 40.7%)       2377
[04/09 14:48:44     93s] # M2               124 (  4.9%)      2391 ( 95.1%)       2515
[04/09 14:48:44     93s] #-----------------------------------------------------------
[04/09 14:48:44     93s] #                 1533 ( 31.3%)      3359 ( 68.7%)       4892 
[04/09 14:48:44     93s] #
[04/09 14:48:44     93s] ### update cpu:00:00:00, real:00:00:00, mem:1012.3 MB, peak:1.0 GB
[04/09 14:48:44     93s] ### report_overcon starts on Sat Apr  9 14:48:44 2022 with memory = 1012.52 (MB), peak = 1053.14 (MB)
[04/09 14:48:44     93s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1012.5 MB, peak:1.0 GB
[04/09 14:48:44     93s] ### report_overcon starts on Sat Apr  9 14:48:44 2022 with memory = 1012.52 (MB), peak = 1053.14 (MB)
[04/09 14:48:44     93s] #Max overcon = 1 tracks.
[04/09 14:48:44     93s] #Total overcon = 0.45%.
[04/09 14:48:44     93s] #Worst layer Gcell overcon rate = 0.00%.
[04/09 14:48:44     93s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1012.5 MB, peak:1.0 GB
[04/09 14:48:44     93s] ### route_end cpu:00:00:00, real:00:00:00, mem:1012.5 MB, peak:1.0 GB
[04/09 14:48:44     93s] #
[04/09 14:48:44     93s] #Global routing statistics:
[04/09 14:48:44     93s] #Cpu time = 00:00:00
[04/09 14:48:44     93s] #Elapsed time = 00:00:00
[04/09 14:48:44     93s] #Increased memory = 0.60 (MB)
[04/09 14:48:44     93s] #Total memory = 1012.52 (MB)
[04/09 14:48:44     93s] #Peak memory = 1053.14 (MB)
[04/09 14:48:44     93s] #
[04/09 14:48:44     93s] #Finished global routing on Sat Apr  9 14:48:44 2022
[04/09 14:48:44     93s] #
[04/09 14:48:44     93s] #
[04/09 14:48:44     93s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1012.09 (MB), peak = 1053.14 (MB)
[04/09 14:48:44     93s] #Start Track Assignment.
[04/09 14:48:44     93s] #Done with 62 horizontal wires in 1 hboxes and 83 vertical wires in 1 hboxes.
[04/09 14:48:44     93s] #Done with 8 horizontal wires in 1 hboxes and 11 vertical wires in 1 hboxes.
[04/09 14:48:44     93s] #Complete Track Assignment.
[04/09 14:48:44     93s] #Total number of nets with non-default rule or having extra spacing = 1
[04/09 14:48:44     93s] #Total wire length = 19207 um.
[04/09 14:48:44     93s] #Total half perimeter of net bounding box = 18354 um.
[04/09 14:48:44     93s] #Total wire length on LAYER M1 = 479 um.
[04/09 14:48:44     93s] #Total wire length on LAYER M2 = 8973 um.
[04/09 14:48:44     93s] #Total wire length on LAYER M3 = 9755 um.
[04/09 14:48:44     93s] #Total wire length on LAYER MQ = 0 um.
[04/09 14:48:44     93s] #Total wire length on LAYER MG = 0 um.
[04/09 14:48:44     93s] #Total wire length on LAYER LY = 0 um.
[04/09 14:48:44     93s] #Total wire length on LAYER E1 = 0 um.
[04/09 14:48:44     93s] #Total wire length on LAYER MA = 0 um.
[04/09 14:48:44     93s] #Total number of vias = 4892
[04/09 14:48:44     93s] #Total number of multi-cut vias = 3359 ( 68.7%)
[04/09 14:48:44     93s] #Total number of single cut vias = 1533 ( 31.3%)
[04/09 14:48:44     93s] #Up-Via Summary (total 4892):
[04/09 14:48:44     93s] #                   single-cut          multi-cut      Total
[04/09 14:48:44     93s] #-----------------------------------------------------------
[04/09 14:48:44     93s] # M1              1409 ( 59.3%)       968 ( 40.7%)       2377
[04/09 14:48:44     93s] # M2               124 (  4.9%)      2391 ( 95.1%)       2515
[04/09 14:48:44     93s] #-----------------------------------------------------------
[04/09 14:48:44     93s] #                 1533 ( 31.3%)      3359 ( 68.7%)       4892 
[04/09 14:48:44     93s] #
[04/09 14:48:44     93s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1013.92 (MB), peak = 1053.14 (MB)
[04/09 14:48:44     93s] #
[04/09 14:48:44     93s] #number of short segments in preferred routing layers
[04/09 14:48:44     93s] #	
[04/09 14:48:44     93s] #	
[04/09 14:48:44     93s] #
[04/09 14:48:44     93s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/09 14:48:44     93s] #Cpu time = 00:00:00
[04/09 14:48:44     93s] #Elapsed time = 00:00:00
[04/09 14:48:44     93s] #Increased memory = 6.29 (MB)
[04/09 14:48:44     93s] #Total memory = 1014.09 (MB)
[04/09 14:48:44     93s] #Peak memory = 1053.14 (MB)
[04/09 14:48:44     93s] ### max drc and si pitch = 3920 (  3.9200 um) MT-safe pitch = 1280 (  1.2800 um) patch pitch = 6600 (  6.6000 um)
[04/09 14:48:44     93s] #
[04/09 14:48:44     93s] #Start Detail Routing..
[04/09 14:48:44     93s] #start initial detail routing ...
[04/09 14:48:44     93s] ### Design has 0 dirty nets, 2491 dirty-areas)
[04/09 14:48:46     95s] # ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
[04/09 14:48:46     95s] #   number of violations = 12
[04/09 14:48:46     95s] #
[04/09 14:48:46     95s] #    By Layer and Type :
[04/09 14:48:46     95s] #	          Short   CutSpc   Totals
[04/09 14:48:46     95s] #	M1            0        2        2
[04/09 14:48:46     95s] #	M2           10        0       10
[04/09 14:48:46     95s] #	Totals       10        2       12
[04/09 14:48:46     95s] #345 out of 833 instances (41.4%) need to be verified(marked ipoed), dirty area = 33.6%.
[04/09 14:48:46     95s] #0.0% of the total area is being checked for drcs
[04/09 14:48:46     95s] #0.0% of the total area was checked
[04/09 14:48:46     95s] #   number of violations = 12
[04/09 14:48:46     95s] #
[04/09 14:48:46     95s] #    By Layer and Type :
[04/09 14:48:46     95s] #	          Short   CutSpc   Totals
[04/09 14:48:46     95s] #	M1            0        2        2
[04/09 14:48:46     95s] #	M2           10        0       10
[04/09 14:48:46     95s] #	Totals       10        2       12
[04/09 14:48:46     95s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1062.14 (MB), peak = 1062.16 (MB)
[04/09 14:48:46     95s] #start 1st optimization iteration ...
[04/09 14:48:46     95s] #   number of violations = 0
[04/09 14:48:46     95s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1067.18 (MB), peak = 1067.29 (MB)
[04/09 14:48:46     95s] #Complete Detail Routing.
[04/09 14:48:46     95s] #Total number of nets with non-default rule or having extra spacing = 1
[04/09 14:48:46     95s] #Total wire length = 18405 um.
[04/09 14:48:46     95s] #Total half perimeter of net bounding box = 18354 um.
[04/09 14:48:46     95s] #Total wire length on LAYER M1 = 411 um.
[04/09 14:48:46     95s] #Total wire length on LAYER M2 = 8618 um.
[04/09 14:48:46     95s] #Total wire length on LAYER M3 = 9376 um.
[04/09 14:48:46     95s] #Total wire length on LAYER MQ = 0 um.
[04/09 14:48:46     95s] #Total wire length on LAYER MG = 0 um.
[04/09 14:48:46     95s] #Total wire length on LAYER LY = 0 um.
[04/09 14:48:46     95s] #Total wire length on LAYER E1 = 0 um.
[04/09 14:48:46     95s] #Total wire length on LAYER MA = 0 um.
[04/09 14:48:46     95s] #Total number of vias = 5257
[04/09 14:48:46     95s] #Total number of multi-cut vias = 3552 ( 67.6%)
[04/09 14:48:46     95s] #Total number of single cut vias = 1705 ( 32.4%)
[04/09 14:48:46     95s] #Up-Via Summary (total 5257):
[04/09 14:48:46     95s] #                   single-cut          multi-cut      Total
[04/09 14:48:46     95s] #-----------------------------------------------------------
[04/09 14:48:46     95s] # M1              1566 ( 60.8%)      1008 ( 39.2%)       2574
[04/09 14:48:46     95s] # M2               139 (  5.2%)      2544 ( 94.8%)       2683
[04/09 14:48:46     95s] #-----------------------------------------------------------
[04/09 14:48:46     95s] #                 1705 ( 32.4%)      3552 ( 67.6%)       5257 
[04/09 14:48:46     95s] #
[04/09 14:48:46     95s] #Total number of DRC violations = 0
[04/09 14:48:46     95s] #Cpu time = 00:00:02
[04/09 14:48:46     95s] #Elapsed time = 00:00:02
[04/09 14:48:46     95s] #Increased memory = 2.04 (MB)
[04/09 14:48:46     95s] #Total memory = 1016.13 (MB)
[04/09 14:48:46     95s] #Peak memory = 1067.29 (MB)
[04/09 14:48:46     95s] #
[04/09 14:48:46     95s] #start routing for process antenna violation fix ...
[04/09 14:48:46     95s] ### max drc and si pitch = 3920 (  3.9200 um) MT-safe pitch = 1280 (  1.2800 um) patch pitch = 6600 (  6.6000 um)
[04/09 14:48:46     95s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1016.90 (MB), peak = 1067.29 (MB)
[04/09 14:48:46     95s] #
[04/09 14:48:46     95s] #Total number of nets with non-default rule or having extra spacing = 1
[04/09 14:48:46     95s] #Total wire length = 18405 um.
[04/09 14:48:46     95s] #Total half perimeter of net bounding box = 18354 um.
[04/09 14:48:46     95s] #Total wire length on LAYER M1 = 411 um.
[04/09 14:48:46     95s] #Total wire length on LAYER M2 = 8618 um.
[04/09 14:48:46     95s] #Total wire length on LAYER M3 = 9376 um.
[04/09 14:48:46     95s] #Total wire length on LAYER MQ = 0 um.
[04/09 14:48:46     95s] #Total wire length on LAYER MG = 0 um.
[04/09 14:48:46     95s] #Total wire length on LAYER LY = 0 um.
[04/09 14:48:46     95s] #Total wire length on LAYER E1 = 0 um.
[04/09 14:48:46     95s] #Total wire length on LAYER MA = 0 um.
[04/09 14:48:46     95s] #Total number of vias = 5257
[04/09 14:48:46     95s] #Total number of multi-cut vias = 3552 ( 67.6%)
[04/09 14:48:46     95s] #Total number of single cut vias = 1705 ( 32.4%)
[04/09 14:48:46     95s] #Up-Via Summary (total 5257):
[04/09 14:48:46     95s] #                   single-cut          multi-cut      Total
[04/09 14:48:46     95s] #-----------------------------------------------------------
[04/09 14:48:46     95s] # M1              1566 ( 60.8%)      1008 ( 39.2%)       2574
[04/09 14:48:46     95s] # M2               139 (  5.2%)      2544 ( 94.8%)       2683
[04/09 14:48:46     95s] #-----------------------------------------------------------
[04/09 14:48:46     95s] #                 1705 ( 32.4%)      3552 ( 67.6%)       5257 
[04/09 14:48:46     95s] #
[04/09 14:48:46     95s] #Total number of DRC violations = 0
[04/09 14:48:46     95s] #Total number of net violated process antenna rule = 0
[04/09 14:48:46     95s] #
[04/09 14:48:46     95s] #
[04/09 14:48:46     95s] #Total number of nets with non-default rule or having extra spacing = 1
[04/09 14:48:46     95s] #Total wire length = 18405 um.
[04/09 14:48:46     95s] #Total half perimeter of net bounding box = 18354 um.
[04/09 14:48:46     95s] #Total wire length on LAYER M1 = 411 um.
[04/09 14:48:46     95s] #Total wire length on LAYER M2 = 8618 um.
[04/09 14:48:46     95s] #Total wire length on LAYER M3 = 9376 um.
[04/09 14:48:46     95s] #Total wire length on LAYER MQ = 0 um.
[04/09 14:48:46     95s] #Total wire length on LAYER MG = 0 um.
[04/09 14:48:46     95s] #Total wire length on LAYER LY = 0 um.
[04/09 14:48:46     95s] #Total wire length on LAYER E1 = 0 um.
[04/09 14:48:46     95s] #Total wire length on LAYER MA = 0 um.
[04/09 14:48:46     95s] #Total number of vias = 5257
[04/09 14:48:46     95s] #Total number of multi-cut vias = 3552 ( 67.6%)
[04/09 14:48:46     95s] #Total number of single cut vias = 1705 ( 32.4%)
[04/09 14:48:46     95s] #Up-Via Summary (total 5257):
[04/09 14:48:46     95s] #                   single-cut          multi-cut      Total
[04/09 14:48:46     95s] #-----------------------------------------------------------
[04/09 14:48:46     95s] # M1              1566 ( 60.8%)      1008 ( 39.2%)       2574
[04/09 14:48:46     95s] # M2               139 (  5.2%)      2544 ( 94.8%)       2683
[04/09 14:48:46     95s] #-----------------------------------------------------------
[04/09 14:48:46     95s] #                 1705 ( 32.4%)      3552 ( 67.6%)       5257 
[04/09 14:48:46     95s] #
[04/09 14:48:46     95s] #Total number of DRC violations = 0
[04/09 14:48:46     95s] #Total number of net violated process antenna rule = 0
[04/09 14:48:46     95s] #
[04/09 14:48:46     95s] ### max drc and si pitch = 3920 (  3.9200 um) MT-safe pitch = 1280 (  1.2800 um) patch pitch = 6600 (  6.6000 um)
[04/09 14:48:46     95s] #
[04/09 14:48:46     95s] #Start Post Route wire spreading..
[04/09 14:48:46     95s] #
[04/09 14:48:46     95s] #Start data preparation for wire spreading...
[04/09 14:48:46     95s] #
[04/09 14:48:46     95s] #Data preparation is done on Sat Apr  9 14:48:46 2022
[04/09 14:48:46     95s] #
[04/09 14:48:46     95s] #
[04/09 14:48:46     95s] #Start Post Route Wire Spread.
[04/09 14:48:46     95s] #Done with 223 horizontal wires in 1 hboxes and 146 vertical wires in 1 hboxes.
[04/09 14:48:46     95s] #Complete Post Route Wire Spread.
[04/09 14:48:46     95s] #
[04/09 14:48:46     95s] #Total number of nets with non-default rule or having extra spacing = 1
[04/09 14:48:46     95s] #Total wire length = 18640 um.
[04/09 14:48:46     95s] #Total half perimeter of net bounding box = 18354 um.
[04/09 14:48:46     95s] #Total wire length on LAYER M1 = 416 um.
[04/09 14:48:46     95s] #Total wire length on LAYER M2 = 8705 um.
[04/09 14:48:46     95s] #Total wire length on LAYER M3 = 9519 um.
[04/09 14:48:46     95s] #Total wire length on LAYER MQ = 0 um.
[04/09 14:48:46     95s] #Total wire length on LAYER MG = 0 um.
[04/09 14:48:46     95s] #Total wire length on LAYER LY = 0 um.
[04/09 14:48:46     95s] #Total wire length on LAYER E1 = 0 um.
[04/09 14:48:46     95s] #Total wire length on LAYER MA = 0 um.
[04/09 14:48:46     95s] #Total number of vias = 5257
[04/09 14:48:46     95s] #Total number of multi-cut vias = 3552 ( 67.6%)
[04/09 14:48:46     95s] #Total number of single cut vias = 1705 ( 32.4%)
[04/09 14:48:46     95s] #Up-Via Summary (total 5257):
[04/09 14:48:46     95s] #                   single-cut          multi-cut      Total
[04/09 14:48:46     95s] #-----------------------------------------------------------
[04/09 14:48:46     95s] # M1              1566 ( 60.8%)      1008 ( 39.2%)       2574
[04/09 14:48:46     95s] # M2               139 (  5.2%)      2544 ( 94.8%)       2683
[04/09 14:48:46     95s] #-----------------------------------------------------------
[04/09 14:48:46     95s] #                 1705 ( 32.4%)      3552 ( 67.6%)       5257 
[04/09 14:48:46     95s] #
[04/09 14:48:46     95s] #   number of violations = 0
[04/09 14:48:46     95s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1018.51 (MB), peak = 1067.29 (MB)
[04/09 14:48:46     95s] #CELL_VIEW PE,init has no DRC violation.
[04/09 14:48:46     95s] #Total number of DRC violations = 0
[04/09 14:48:46     95s] #Total number of net violated process antenna rule = 0
[04/09 14:48:46     95s] #Post Route wire spread is done.
[04/09 14:48:46     95s] #Total number of nets with non-default rule or having extra spacing = 1
[04/09 14:48:46     95s] #Total wire length = 18640 um.
[04/09 14:48:46     95s] #Total half perimeter of net bounding box = 18354 um.
[04/09 14:48:46     95s] #Total wire length on LAYER M1 = 416 um.
[04/09 14:48:46     95s] #Total wire length on LAYER M2 = 8705 um.
[04/09 14:48:46     95s] #Total wire length on LAYER M3 = 9519 um.
[04/09 14:48:46     95s] #Total wire length on LAYER MQ = 0 um.
[04/09 14:48:46     95s] #Total wire length on LAYER MG = 0 um.
[04/09 14:48:46     95s] #Total wire length on LAYER LY = 0 um.
[04/09 14:48:46     95s] #Total wire length on LAYER E1 = 0 um.
[04/09 14:48:46     95s] #Total wire length on LAYER MA = 0 um.
[04/09 14:48:46     95s] #Total number of vias = 5257
[04/09 14:48:46     95s] #Total number of multi-cut vias = 3552 ( 67.6%)
[04/09 14:48:46     95s] #Total number of single cut vias = 1705 ( 32.4%)
[04/09 14:48:46     95s] #Up-Via Summary (total 5257):
[04/09 14:48:46     95s] #                   single-cut          multi-cut      Total
[04/09 14:48:46     95s] #-----------------------------------------------------------
[04/09 14:48:46     95s] # M1              1566 ( 60.8%)      1008 ( 39.2%)       2574
[04/09 14:48:46     95s] # M2               139 (  5.2%)      2544 ( 94.8%)       2683
[04/09 14:48:46     95s] #-----------------------------------------------------------
[04/09 14:48:46     95s] #                 1705 ( 32.4%)      3552 ( 67.6%)       5257 
[04/09 14:48:46     95s] #
[04/09 14:48:46     95s] #detailRoute Statistics:
[04/09 14:48:46     95s] #Cpu time = 00:00:02
[04/09 14:48:46     95s] #Elapsed time = 00:00:02
[04/09 14:48:46     95s] #Increased memory = 2.00 (MB)
[04/09 14:48:46     95s] #Total memory = 1016.09 (MB)
[04/09 14:48:46     95s] #Peak memory = 1067.29 (MB)
[04/09 14:48:46     95s] #Skip updating routing design signature in db-snapshot flow
[04/09 14:48:46     95s] #
[04/09 14:48:46     95s] #globalDetailRoute statistics:
[04/09 14:48:46     95s] #Cpu time = 00:00:02
[04/09 14:48:46     95s] #Elapsed time = 00:00:02
[04/09 14:48:46     95s] #Increased memory = -16.07 (MB)
[04/09 14:48:46     95s] #Total memory = 991.30 (MB)
[04/09 14:48:46     95s] #Peak memory = 1067.29 (MB)
[04/09 14:48:46     95s] #Number of warnings = 970
[04/09 14:48:46     95s] #Total number of warnings = 980
[04/09 14:48:46     95s] #Number of fails = 0
[04/09 14:48:46     95s] #Total number of fails = 0
[04/09 14:48:46     95s] #Complete globalDetailRoute on Sat Apr  9 14:48:46 2022
[04/09 14:48:46     95s] #
[04/09 14:48:46     95s] ### 
[04/09 14:48:46     95s] ###   Scalability Statistics
[04/09 14:48:46     95s] ### 
[04/09 14:48:46     95s] ### --------------------------------+----------------+----------------+----------------+
[04/09 14:48:46     95s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[04/09 14:48:46     95s] ### --------------------------------+----------------+----------------+----------------+
[04/09 14:48:46     95s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/09 14:48:46     95s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[04/09 14:48:46     95s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[04/09 14:48:46     95s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[04/09 14:48:46     95s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[04/09 14:48:46     95s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[04/09 14:48:46     95s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[04/09 14:48:46     95s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[04/09 14:48:46     95s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[04/09 14:48:46     95s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[04/09 14:48:46     95s] ###   Detail Routing                |        00:00:02|        00:00:02|             1.0|
[04/09 14:48:46     95s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[04/09 14:48:46     95s] ###   Entire Command                |        00:00:02|        00:00:02|             1.0|
[04/09 14:48:46     95s] ### --------------------------------+----------------+----------------+----------------+
[04/09 14:48:46     95s] ### 
[04/09 14:48:46     95s] **optDesign ... cpu = 0:00:13, real = 0:00:14, mem = 968.1M, totSessionCpu=0:01:35 **
[04/09 14:48:46     95s] -routeWithEco false                       # bool, default=false
[04/09 14:48:46     95s] -routeSelectedNetOnly false               # bool, default=false, user setting
[04/09 14:48:46     95s] -routeWithTimingDriven true               # bool, default=false, user setting
[04/09 14:48:46     95s] -routeWithSiDriven true                   # bool, default=false, user setting
[04/09 14:48:46     95s] New Signature Flow (restoreNanoRouteOptions) ....
[04/09 14:48:46     95s] Extraction called for design 'PE' of instances=833 and nets=881 using extraction engine 'postRoute' at effort level 'low' .
[04/09 14:48:46     95s] PostRoute (effortLevel low) RC Extraction called for design PE.
[04/09 14:48:46     95s] RC Extraction called in multi-corner(1) mode.
[04/09 14:48:46     95s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/09 14:48:46     95s] Type 'man IMPEXT-6197' for more detail.
[04/09 14:48:46     95s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[04/09 14:48:46     95s] * Layer Id             : 1 - M1
[04/09 14:48:46     95s]       Thickness        : 0.34
[04/09 14:48:46     95s]       Min Width        : 0.16
[04/09 14:48:46     95s]       Layer Dielectric : 4.1
[04/09 14:48:46     95s] * Layer Id             : 2 - M2
[04/09 14:48:46     95s]       Thickness        : 0.37
[04/09 14:48:46     95s]       Min Width        : 0.2
[04/09 14:48:46     95s]       Layer Dielectric : 4.1
[04/09 14:48:46     95s] * Layer Id             : 3 - M3
[04/09 14:48:46     95s]       Thickness        : 0.37
[04/09 14:48:46     95s]       Min Width        : 0.2
[04/09 14:48:46     95s]       Layer Dielectric : 4.1
[04/09 14:48:46     95s] * Layer Id             : 4 - M4
[04/09 14:48:46     95s]       Thickness        : 0.66
[04/09 14:48:46     95s]       Min Width        : 0.4
[04/09 14:48:46     95s]       Layer Dielectric : 4.1
[04/09 14:48:46     95s] * Layer Id             : 5 - M5
[04/09 14:48:46     95s]       Thickness        : 0.66
[04/09 14:48:46     95s]       Min Width        : 0.4
[04/09 14:48:46     95s]       Layer Dielectric : 4.1
[04/09 14:48:46     95s] * Layer Id             : 6 - M6
[04/09 14:48:46     95s]       Thickness        : 0.53
[04/09 14:48:46     95s]       Min Width        : 0.6
[04/09 14:48:46     95s]       Layer Dielectric : 4.1
[04/09 14:48:46     95s] * Layer Id             : 7 - M7
[04/09 14:48:46     95s]       Thickness        : 0.35
[04/09 14:48:46     95s]       Min Width        : 1.5
[04/09 14:48:46     95s]       Layer Dielectric : 4.1
[04/09 14:48:46     95s] * Layer Id             : 8 - M8
[04/09 14:48:46     95s]       Thickness        : 0.45
[04/09 14:48:46     95s]       Min Width        : 4
[04/09 14:48:46     95s]       Layer Dielectric : 4.1
[04/09 14:48:46     95s] extractDetailRC Option : -outfile /tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb.d -maxResLength 200  -basic
[04/09 14:48:46     95s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[04/09 14:48:46     95s]       RC Corner Indexes            0   
[04/09 14:48:46     95s] Capacitance Scaling Factor   : 1.00000 
[04/09 14:48:46     95s] Coupling Cap. Scaling Factor : 1.00000 
[04/09 14:48:46     95s] Resistance Scaling Factor    : 1.00000 
[04/09 14:48:46     95s] Clock Cap. Scaling Factor    : 1.00000 
[04/09 14:48:46     95s] Clock Res. Scaling Factor    : 1.00000 
[04/09 14:48:46     95s] Shrink Factor                : 1.00000
[04/09 14:48:46     95s] LayerId::1 widthSet size::1
[04/09 14:48:46     95s] LayerId::2 widthSet size::1
[04/09 14:48:46     95s] LayerId::3 widthSet size::1
[04/09 14:48:46     95s] LayerId::4 widthSet size::1
[04/09 14:48:46     95s] LayerId::5 widthSet size::1
[04/09 14:48:46     95s] LayerId::6 widthSet size::1
[04/09 14:48:46     95s] LayerId::7 widthSet size::1
[04/09 14:48:46     95s] LayerId::8 widthSet size::1
[04/09 14:48:46     95s] Initializing multi-corner resistance tables ...
[04/09 14:48:46     95s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1290.2M)
[04/09 14:48:46     95s] Creating parasitic data file '/tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb.d' for storing RC.
[04/09 14:48:46     95s] Extracted 10.0248% (CPU Time= 0:00:00.0  MEM= 1342.2M)
[04/09 14:48:46     95s] Extracted 20.022% (CPU Time= 0:00:00.0  MEM= 1342.2M)
[04/09 14:48:46     95s] Extracted 30.0193% (CPU Time= 0:00:00.0  MEM= 1342.2M)
[04/09 14:48:46     95s] Extracted 40.0165% (CPU Time= 0:00:00.0  MEM= 1342.2M)
[04/09 14:48:46     95s] Extracted 50.0275% (CPU Time= 0:00:00.0  MEM= 1342.2M)
[04/09 14:48:46     95s] Extracted 60.0248% (CPU Time= 0:00:00.0  MEM= 1342.2M)
[04/09 14:48:46     95s] Extracted 70.022% (CPU Time= 0:00:00.0  MEM= 1342.2M)
[04/09 14:48:46     95s] Extracted 80.0193% (CPU Time= 0:00:00.0  MEM= 1342.2M)
[04/09 14:48:46     95s] Extracted 90.0165% (CPU Time= 0:00:00.0  MEM= 1342.2M)
[04/09 14:48:46     95s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 1342.2M)
[04/09 14:48:46     95s] Number of Extracted Resistors     : 12525
[04/09 14:48:46     95s] Number of Extracted Ground Cap.   : 13390
[04/09 14:48:46     95s] Number of Extracted Coupling Cap. : 28800
[04/09 14:48:46     95s] Opening parasitic data file '/tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb.d' for reading (mem: 1310.902M)
[04/09 14:48:46     95s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[04/09 14:48:46     95s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1310.9M)
[04/09 14:48:46     95s] Creating parasitic data file '/tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb_Filter.rcdb.d' for storing RC.
[04/09 14:48:46     95s] Closing parasitic data file '/tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb.d': 879 access done (mem: 1316.902M)
[04/09 14:48:46     95s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1316.902M)
[04/09 14:48:46     95s] Opening parasitic data file '/tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb.d' for reading (mem: 1316.902M)
[04/09 14:48:46     95s] processing rcdb (/tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb.d) for hinst (top) of cell (PE);
[04/09 14:48:47     95s] Closing parasitic data file '/tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb.d': 0 access done (mem: 1316.902M)
[04/09 14:48:47     95s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:01.0, current mem=1316.902M)
[04/09 14:48:47     95s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1316.902M)
[04/09 14:48:47     95s] **optDesign ... cpu = 0:00:13, real = 0:00:15, mem = 969.7M, totSessionCpu=0:01:36 **
[04/09 14:48:47     95s] Starting delay calculation for Setup views
[04/09 14:48:47     95s] Starting SI iteration 1 using Infinite Timing Windows
[04/09 14:48:47     95s] Begin IPO call back ...
[04/09 14:48:47     95s] End IPO call back ...
[04/09 14:48:47     95s] #################################################################################
[04/09 14:48:47     95s] # Design Stage: PostRoute
[04/09 14:48:47     95s] # Design Name: PE
[04/09 14:48:47     95s] # Design Mode: 130nm
[04/09 14:48:47     95s] # Analysis Mode: MMMC OCV 
[04/09 14:48:47     95s] # Parasitics Mode: SPEF/RCDB
[04/09 14:48:47     95s] # Signoff Settings: SI On 
[04/09 14:48:47     95s] #################################################################################
[04/09 14:48:47     95s] AAE_INFO: 1 threads acquired from CTE.
[04/09 14:48:47     95s] Setting infinite Tws ...
[04/09 14:48:47     95s] First Iteration Infinite Tw... 
[04/09 14:48:47     95s] Calculate early delays in OCV mode...
[04/09 14:48:47     95s] Calculate late delays in OCV mode...
[04/09 14:48:47     95s] Topological Sorting (REAL = 0:00:00.0, MEM = 1310.7M, InitMEM = 1310.7M)
[04/09 14:48:47     95s] Start delay calculation (fullDC) (1 T). (MEM=1310.71)
[04/09 14:48:47     95s] LayerId::1 widthSet size::1
[04/09 14:48:47     95s] LayerId::2 widthSet size::1
[04/09 14:48:47     95s] LayerId::3 widthSet size::1
[04/09 14:48:47     95s] LayerId::4 widthSet size::1
[04/09 14:48:47     95s] LayerId::5 widthSet size::1
[04/09 14:48:47     95s] LayerId::6 widthSet size::1
[04/09 14:48:47     95s] LayerId::7 widthSet size::1
[04/09 14:48:47     95s] LayerId::8 widthSet size::1
[04/09 14:48:47     95s] Initializing multi-corner resistance tables ...
[04/09 14:48:47     95s] End AAE Lib Interpolated Model. (MEM=1310.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 14:48:47     95s] Opening parasitic data file '/tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb.d' for reading (mem: 1310.715M)
[04/09 14:48:47     95s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1310.7M)
[04/09 14:48:47     95s] AAE_INFO: 1 threads acquired from CTE.
[04/09 14:48:47     96s] Total number of fetched objects 938
[04/09 14:48:47     96s] AAE_INFO-618: Total number of nets in the design is 881,  100.0 percent of the nets selected for SI analysis
[04/09 14:48:47     96s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 14:48:47     96s] End delay calculation. (MEM=1358.4 CPU=0:00:00.1 REAL=0:00:00.0)
[04/09 14:48:47     96s] End delay calculation (fullDC). (MEM=1358.4 CPU=0:00:00.2 REAL=0:00:00.0)
[04/09 14:48:47     96s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1358.4M) ***
[04/09 14:48:47     96s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1358.4M)
[04/09 14:48:47     96s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/09 14:48:47     96s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1358.4M)
[04/09 14:48:47     96s] Starting SI iteration 2
[04/09 14:48:47     96s] AAE_INFO: 1 threads acquired from CTE.
[04/09 14:48:47     96s] Calculate early delays in OCV mode...
[04/09 14:48:47     96s] Calculate late delays in OCV mode...
[04/09 14:48:47     96s] Start delay calculation (fullDC) (1 T). (MEM=1323.52)
[04/09 14:48:47     96s] End AAE Lib Interpolated Model. (MEM=1323.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 14:48:47     96s] Glitch Analysis: View typical -- Total Number of Nets Skipped = 0. 
[04/09 14:48:47     96s] Glitch Analysis: View typical -- Total Number of Nets Analyzed = 938. 
[04/09 14:48:47     96s] Total number of fetched objects 938
[04/09 14:48:47     96s] AAE_INFO-618: Total number of nets in the design is 881,  18.4 percent of the nets selected for SI analysis
[04/09 14:48:47     96s] End delay calculation. (MEM=1310.67 CPU=0:00:00.0 REAL=0:00:00.0)
[04/09 14:48:47     96s] End delay calculation (fullDC). (MEM=1310.67 CPU=0:00:00.1 REAL=0:00:00.0)
[04/09 14:48:47     96s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1310.7M) ***
[04/09 14:48:47     96s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:01:36 mem=1310.7M)
[04/09 14:48:47     96s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1310.7M
[04/09 14:48:47     96s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.027, MEM:1310.7M
[04/09 14:48:47     96s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.224  |  0.043  | -0.224  |
|           TNS (ns):| -4.181  |  0.000  | -4.181  |
|    Violating Paths:|   24    |    0    |   24    |
|          All Paths:|   211   |   64    |   211   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      7 (7)       |     -7     |      8 (8)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.123%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 1008.8M, totSessionCpu=0:01:36 **
[04/09 14:48:47     96s] **optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 1008.8M, totSessionCpu=0:01:36 **
[04/09 14:48:47     96s] Executing marking Critical Nets1
[04/09 14:48:47     96s] *** Timing NOT met, worst failing slack is -0.224
[04/09 14:48:47     96s] *** Check timing (0:00:00.0)
[04/09 14:48:47     96s] Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
[04/09 14:48:47     96s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[04/09 14:48:47     96s] Info: 1 ideal net excluded from IPO operation.
[04/09 14:48:47     96s] Info: 1 clock net  excluded from IPO operation.
[04/09 14:48:47     96s] End AAE Lib Interpolated Model. (MEM=1306.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 14:48:47     96s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:36.3/0:06:04.7 (0.3), mem = 1306.9M
[04/09 14:48:47     96s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.10941.15
[04/09 14:48:47     96s] PhyDesignGrid: maxLocalDensity 1.00
[04/09 14:48:47     96s] ### Creating PhyDesignMc. totSessionCpu=0:01:36 mem=1306.9M
[04/09 14:48:47     96s] OPERPROF: Starting DPlace-Init at level 1, MEM:1306.9M
[04/09 14:48:47     96s] #spOpts: N=130 mergeVia=F 
[04/09 14:48:47     96s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1306.9M
[04/09 14:48:47     96s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.026, MEM:1306.9M
[04/09 14:48:47     96s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1306.9MB).
[04/09 14:48:47     96s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.028, MEM:1306.9M
[04/09 14:48:47     96s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:36 mem=1306.9M
[04/09 14:48:49     97s] *info: 1 clock net excluded
[04/09 14:48:49     97s] *info: 2 special nets excluded.
[04/09 14:48:49     97s] *info: 1 ideal net excluded from IPO operation.
[04/09 14:48:49     97s] *info: 2 no-driver nets excluded.
[04/09 14:48:49     98s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.10941.5
[04/09 14:48:49     98s] PathGroup :  reg2reg  TargetSlack : 0 
[04/09 14:48:49     98s] ** GigaOpt Optimizer WNS Slack -0.224 TNS Slack -4.181 Density 91.12
[04/09 14:48:49     98s] Optimizer TNS Opt
[04/09 14:48:49     98s] OptDebug: Start of Optimizer TNS Pass: default* WNS -0.224 TNS -4.181; reg2reg* WNS 0.043 TNS 0.000; HEPG WNS 0.043 TNS 0.000; all paths WNS -0.224 TNS -4.181
[04/09 14:48:49     98s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1326.0M
[04/09 14:48:49     98s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1326.0M
[04/09 14:48:50     98s]   Timing Snapshot: (TGT)
[04/09 14:48:50     98s]      Weighted WNS: -0.022
[04/09 14:48:50     98s]       All  PG WNS: -0.224
[04/09 14:48:50     98s]       High PG WNS: 0.000
[04/09 14:48:50     98s]       All  PG TNS: -4.181
[04/09 14:48:50     98s]       High PG TNS: 0.000
[04/09 14:48:50     98s]    Category Slack: { [L, -0.224] [H, 0.043] }
[04/09 14:48:50     98s] 
[04/09 14:48:50     98s] Checking setup slack degradation ...
[04/09 14:48:50     98s] 
[04/09 14:48:50     98s] Recovery Manager:
[04/09 14:48:50     98s]   Low  Effort WNS Jump: 0.017 (REF: -0.208, TGT: -0.224, Threshold: 0.150) - Skip
[04/09 14:48:50     98s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[04/09 14:48:50     98s]   Low  Effort TNS Jump: 0.373 (REF: -3.808, TGT: -4.181, Threshold: 50.000) - Skip
[04/09 14:48:50     98s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[04/09 14:48:50     98s] 
[04/09 14:48:50     98s] 
[04/09 14:48:50     98s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1342.0M) ***
[04/09 14:48:50     98s] OptDebug: End of Optimizer TNS Pass: default* WNS -0.224 TNS -4.181; reg2reg* WNS 0.043 TNS 0.000; HEPG WNS 0.043 TNS 0.000; all paths WNS -0.224 TNS -4.181
[04/09 14:48:50     98s] 
[04/09 14:48:50     98s] *** Finish Post Route Setup Fixing (cpu=0:00:00.0 real=0:00:01.0 mem=1342.0M) ***
[04/09 14:48:50     98s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.10941.5
[04/09 14:48:50     98s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.10941.15
[04/09 14:48:50     98s] *** SetupOpt [finish] : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:01:38.5/0:06:06.9 (0.3), mem = 1322.9M
[04/09 14:48:50     98s] 
[04/09 14:48:50     98s] =============================================================================================
[04/09 14:48:50     98s]  Step TAT Report for TnsOpt #2
[04/09 14:48:50     98s] =============================================================================================
[04/09 14:48:50     98s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 14:48:50     98s] ---------------------------------------------------------------------------------------------
[04/09 14:48:50     98s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 14:48:50     98s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 14:48:50     98s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 14:48:50     98s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.0
[04/09 14:48:50     98s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 14:48:50     98s] [ MISC                   ]          0:00:02.1  (  98.4 % )     0:00:02.1 /  0:00:02.2    1.0
[04/09 14:48:50     98s] ---------------------------------------------------------------------------------------------
[04/09 14:48:50     98s]  TnsOpt #2 TOTAL                    0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.2    1.0
[04/09 14:48:50     98s] ---------------------------------------------------------------------------------------------
[04/09 14:48:50     98s] 
[04/09 14:48:50     98s] End: GigaOpt Optimization in post-eco TNS mode
[04/09 14:48:50     98s] Running postRoute recovery in postEcoRoute mode
[04/09 14:48:50     98s] **optDesign ... cpu = 0:00:16, real = 0:00:18, mem = 1018.1M, totSessionCpu=0:01:39 **
[04/09 14:48:50     98s]   Timing/DRV Snapshot: (TGT)
[04/09 14:48:50     98s]      Weighted WNS: -0.022
[04/09 14:48:50     98s]       All  PG WNS: -0.224
[04/09 14:48:50     98s]       High PG WNS: 0.000
[04/09 14:48:50     98s]       All  PG TNS: -4.181
[04/09 14:48:50     98s]       High PG TNS: 0.000
[04/09 14:48:50     98s]          Tran DRV: 0
[04/09 14:48:50     98s]           Cap DRV: 1
[04/09 14:48:50     98s]        Fanout DRV: 8
[04/09 14:48:50     98s]            Glitch: 0
[04/09 14:48:50     98s]    Category Slack: { [L, -0.224] [H, 0.043] }
[04/09 14:48:50     98s] 
[04/09 14:48:50     98s] Checking setup slack degradation ...
[04/09 14:48:50     98s] 
[04/09 14:48:50     98s] Recovery Manager:
[04/09 14:48:50     98s]   Low  Effort WNS Jump: 0.017 (REF: -0.208, TGT: -0.224, Threshold: 0.150) - Skip
[04/09 14:48:50     98s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[04/09 14:48:50     98s]   Low  Effort TNS Jump: 0.373 (REF: -3.808, TGT: -4.181, Threshold: 50.000) - Skip
[04/09 14:48:50     98s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[04/09 14:48:50     98s] 
[04/09 14:48:50     98s] Checking DRV degradation...
[04/09 14:48:50     98s] 
[04/09 14:48:50     98s] Recovery Manager:
[04/09 14:48:50     98s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/09 14:48:50     98s]      Cap DRV degradation : 0 (1 -> 1, Margin 20) - Skip
[04/09 14:48:50     98s]   Fanout DRV degradation : 0 (8 -> 8, Margin 20) - Skip
[04/09 14:48:50     98s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[04/09 14:48:50     98s] 
[04/09 14:48:50     98s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[04/09 14:48:50     98s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1320.94M, totSessionCpu=0:01:39).
[04/09 14:48:50     98s] **optDesign ... cpu = 0:00:16, real = 0:00:18, mem = 1018.1M, totSessionCpu=0:01:39 **
[04/09 14:48:50     98s] 
[04/09 14:48:50     98s] Latch borrow mode reset to max_borrow
[04/09 14:48:50     98s] Reported timing to dir ./timingReports
[04/09 14:48:50     98s] **optDesign ... cpu = 0:00:16, real = 0:00:18, mem = 1017.3M, totSessionCpu=0:01:39 **
[04/09 14:48:50     98s] End AAE Lib Interpolated Model. (MEM=1320.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 14:48:50     98s] Begin: glitch net info
[04/09 14:48:50     98s] glitch slack range: number of glitch nets
[04/09 14:48:50     98s] glitch slack < -0.32 : 0
[04/09 14:48:50     98s] -0.32 < glitch slack < -0.28 : 0
[04/09 14:48:50     98s] -0.28 < glitch slack < -0.24 : 0
[04/09 14:48:50     98s] -0.24 < glitch slack < -0.2 : 0
[04/09 14:48:50     98s] -0.2 < glitch slack < -0.16 : 0
[04/09 14:48:50     98s] -0.16 < glitch slack < -0.12 : 0
[04/09 14:48:50     98s] -0.12 < glitch slack < -0.08 : 0
[04/09 14:48:50     98s] -0.08 < glitch slack < -0.04 : 0
[04/09 14:48:50     98s] -0.04 < glitch slack : 0
[04/09 14:48:50     98s] End: glitch net info
[04/09 14:48:50     98s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1321.0M
[04/09 14:48:50     98s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.023, MEM:1321.0M
[04/09 14:48:50     98s] End AAE Lib Interpolated Model. (MEM=1320.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 14:48:50     98s] **INFO: Starting Blocking QThread with 1 CPU
[04/09 14:48:50     98s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[04/09 14:48:50     98s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 1.0M
[04/09 14:48:50     98s] Starting delay calculation for Hold views
[04/09 14:48:50     98s] Starting SI iteration 1 using Infinite Timing Windows
[04/09 14:48:50     98s] Begin IPO call back ...
[04/09 14:48:50     98s] End IPO call back ...
[04/09 14:48:50     98s] #################################################################################
[04/09 14:48:50     98s] # Design Stage: PostRoute
[04/09 14:48:50     98s] # Design Name: PE
[04/09 14:48:50     98s] # Design Mode: 130nm
[04/09 14:48:50     98s] # Analysis Mode: MMMC OCV 
[04/09 14:48:50     98s] # Parasitics Mode: SPEF/RCDB
[04/09 14:48:50     98s] # Signoff Settings: SI On 
[04/09 14:48:50     98s] #################################################################################
[04/09 14:48:50     98s] AAE_INFO: 1 threads acquired from CTE.
[04/09 14:48:50     98s] Setting infinite Tws ...
[04/09 14:48:50     98s] First Iteration Infinite Tw... 
[04/09 14:48:50     98s] Calculate late delays in OCV mode...
[04/09 14:48:50     98s] Calculate early delays in OCV mode...
[04/09 14:48:50     98s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[04/09 14:48:50     98s] Start delay calculation (fullDC) (1 T). (MEM=0)
[04/09 14:48:50     98s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 14:48:50     98s] Total number of fetched objects 938
[04/09 14:48:50     98s] AAE_INFO-618: Total number of nets in the design is 881,  100.0 percent of the nets selected for SI analysis
[04/09 14:48:50     98s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 14:48:50     98s] End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[04/09 14:48:50     98s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
[04/09 14:48:50     98s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 0.0M) ***
[04/09 14:48:50     98s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[04/09 14:48:50     98s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/09 14:48:50     98s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[04/09 14:48:50     98s] Starting SI iteration 2
[04/09 14:48:50     98s] AAE_INFO: 1 threads acquired from CTE.
[04/09 14:48:50     98s] Calculate late delays in OCV mode...
[04/09 14:48:50     98s] Calculate early delays in OCV mode...
[04/09 14:48:50     98s] Start delay calculation (fullDC) (1 T). (MEM=0)
[04/09 14:48:50     98s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 14:48:50     98s] Glitch Analysis: View typical -- Total Number of Nets Skipped = 0. 
[04/09 14:48:50     98s] Glitch Analysis: View typical -- Total Number of Nets Analyzed = 938. 
[04/09 14:48:50     98s] Total number of fetched objects 938
[04/09 14:48:50     98s] AAE_INFO-618: Total number of nets in the design is 881,  0.0 percent of the nets selected for SI analysis
[04/09 14:48:50     98s] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[04/09 14:48:50     98s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[04/09 14:48:50     98s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 0.0M) ***
[04/09 14:48:50     98s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:00:00.7 mem=0.0M)
[04/09 14:48:50     98s] *** QThread HoldRpt [finish] : cpu/real = 0:00:00.7/0:00:00.8 (0.9), mem = 0.0M
[04/09 14:48:50     98s] 
[04/09 14:48:50     98s] =============================================================================================
[04/09 14:48:50     98s]  Step TAT Report for QThreadWorker #1
[04/09 14:48:50     98s] =============================================================================================
[04/09 14:48:50     98s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 14:48:50     98s] ---------------------------------------------------------------------------------------------
[04/09 14:48:50     98s] [ TimingUpdate           ]      1   0:00:00.0  (   2.3 % )     0:00:00.6 /  0:00:00.6    1.0
[04/09 14:48:50     98s] [ FullDelayCalc          ]      1   0:00:00.6  (  79.2 % )     0:00:00.6 /  0:00:00.6    1.0
[04/09 14:48:50     98s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 14:48:50     98s] [ TimingReport           ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.7
[04/09 14:48:50     98s] [ MISC                   ]          0:00:00.1  (  17.7 % )     0:00:00.1 /  0:00:00.1    0.4
[04/09 14:48:50     98s] ---------------------------------------------------------------------------------------------
[04/09 14:48:50     98s]  QThreadWorker #1 TOTAL             0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.7    0.9
[04/09 14:48:50     98s] ---------------------------------------------------------------------------------------------
[04/09 14:48:50     98s] 
[04/09 14:48:51     98s]  
_______________________________________________________________________
[04/09 14:48:52     98s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 typical 
Hold  views included:
 typical

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.224  |  0.043  | -0.224  |
|           TNS (ns):| -4.181  |  0.000  | -4.181  |
|    Violating Paths:|   24    |    0    |   24    |
|          All Paths:|   211   |   64    |   211   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.253  |  0.766  |  0.253  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   211   |   64    |   211   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      7 (7)       |     -7     |      8 (8)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.123%
Total number of glitch violations: 0
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:00.1, REAL=0:00:02.0, MEM=1321.0M
[04/09 14:48:52     98s] **optDesign ... cpu = 0:00:16, real = 0:00:20, mem = 1017.6M, totSessionCpu=0:01:39 **
[04/09 14:48:52     98s]  ReSet Options after AAE Based Opt flow 
[04/09 14:48:52     98s] Deleting Cell Server ...
[04/09 14:48:52     98s] Deleting Lib Analyzer.
[04/09 14:48:52     98s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[04/09 14:48:52     98s] Type 'man IMPOPT-3195' for more detail.
[04/09 14:48:52     98s] *** Finished optDesign ***
[04/09 14:48:52     98s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/09 14:48:52     98s] Info: pop threads available for lower-level modules during optimization.
[04/09 14:48:52     98s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1320.9M)
[04/09 14:48:52     98s] Info: Destroy the CCOpt slew target map.
[04/09 14:48:52     98s] clean pInstBBox. size 0
[04/09 14:48:52     98s] 
[04/09 14:48:52     98s] =============================================================================================
[04/09 14:48:52     98s]  Final TAT Report for optDesign
[04/09 14:48:52     98s] =============================================================================================
[04/09 14:48:52     98s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 14:48:52     98s] ---------------------------------------------------------------------------------------------
[04/09 14:48:52     98s] [ WnsOpt                 ]      1   0:00:04.4  (  22.1 % )     0:00:04.4 /  0:00:04.4    1.0
[04/09 14:48:52     98s] [ TnsOpt                 ]      2   0:00:04.9  (  24.8 % )     0:00:04.9 /  0:00:04.9    1.0
[04/09 14:48:52     98s] [ DrvOpt                 ]      1   0:00:01.4  (   7.1 % )     0:00:01.4 /  0:00:01.4    1.0
[04/09 14:48:52     98s] [ HoldOpt                ]      1   0:00:00.8  (   4.0 % )     0:00:01.5 /  0:00:00.8    0.5
[04/09 14:48:52     98s] [ TimingUpdate           ]     13   0:00:00.1  (   0.5 % )     0:00:01.2 /  0:00:01.2    1.0
[04/09 14:48:52     98s] [ FullDelayCalc          ]      2   0:00:01.1  (   5.7 % )     0:00:01.1 /  0:00:01.1    1.0
[04/09 14:48:52     98s] [ Extraction             ]      2   0:00:01.0  (   4.8 % )     0:00:01.0 /  0:00:00.1    0.1
[04/09 14:48:52     98s] [ CheckPlace             ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[04/09 14:48:52     98s] [ RefinePlace            ]      3   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.1
[04/09 14:48:52     98s] [ LayerAssignment        ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 14:48:52     98s] [ EcoRoute               ]      1   0:00:01.9  (   9.6 % )     0:00:01.9 /  0:00:01.9    1.0
[04/09 14:48:52     98s] [ ViewPruning            ]     12   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    8.0
[04/09 14:48:52     98s] [ QThreadMaster          ]      2   0:00:01.5  (   7.6 % )     0:00:01.5 /  0:00:00.0    0.0
[04/09 14:48:52     98s] [ TimingReport           ]     12   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[04/09 14:48:52     98s] [ DrvReport              ]      6   0:00:01.0  (   5.2 % )     0:00:01.0 /  0:00:00.0    0.0
[04/09 14:48:52     98s] [ MISC                   ]          0:00:01.5  (   7.5 % )     0:00:01.5 /  0:00:01.3    0.9
[04/09 14:48:52     98s] ---------------------------------------------------------------------------------------------
[04/09 14:48:52     98s]  optDesign TOTAL                    0:00:19.9  ( 100.0 % )     0:00:19.9 /  0:00:16.4    0.8
[04/09 14:48:52     98s] ---------------------------------------------------------------------------------------------
[04/09 14:48:52     98s] 
[04/09 14:49:04     99s] <CMD> zoomBox 0.67700 -68.93900 255.62200 166.87700
[04/09 14:49:04     99s] <CMD> zoomBox 15.86500 -44.74700 232.56800 155.69600
[04/09 14:49:04     99s] <CMD> zoomBox 35.12000 6.63600 168.20400 129.73400
[04/09 14:49:05     99s] <CMD> zoomBox 15.57100 -56.74100 270.52000 179.07900
[04/09 14:49:05     99s] <CMD> zoomBox 39.06100 -20.63900 172.14600 102.46000
[04/09 14:49:06     99s] <CMD> zoomBox 51.32100 -1.79400 120.79300 62.46500
[04/09 14:49:06     99s] <CMD> zoomBox 57.72200 8.04200 93.98700 41.58600
[04/09 14:49:07    100s] <CMD> zoomBox 46.17700 -9.70100 142.33400 79.24100
[04/09 14:49:07    100s] <CMD> zoomBox 22.93800 -45.41600 239.65200 155.03700
[04/09 14:49:08    100s] <CMD> zoomBox -15.95800 -102.77900 399.20000 281.22900
[04/09 14:49:09    100s] <CMD> pan -42.42900 -89.50600
[04/09 14:49:13    100s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -override
[04/09 14:49:13    100s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -override
[04/09 14:49:13    100s] <CMD> globalNetConnect VDD -type tiehi
[04/09 14:49:13    100s] <CMD> globalNetConnect VSS -type tielo
[04/09 14:49:15    100s] <CMD> applyGlobalNets
[04/09 14:49:15    100s] *** Checked 8 GNC rules.
[04/09 14:49:15    100s] *** Applying global-net connections...
[04/09 14:49:15    100s] 833 new pwr-pin connections were made to global net 'VDD'.
[04/09 14:49:15    100s] 833 new gnd-pin connections were made to global net 'VSS'.
[04/09 14:49:15    100s] *** Applied 8 GNC rules (cpu = 0:00:00.0)
[04/09 14:49:21    101s] <CMD> saveDesign PE.routed.enc
[04/09 14:49:21    101s] The in-memory database contained RC information but was not saved. To save 
[04/09 14:49:21    101s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[04/09 14:49:21    101s] so it should only be saved when it is really desired.
[04/09 14:49:21    101s] #% Begin save design ... (date=04/09 14:49:21, mem=1001.4M)
[04/09 14:49:21    101s] % Begin Save ccopt configuration ... (date=04/09 14:49:21, mem=1001.4M)
[04/09 14:49:21    101s] % End Save ccopt configuration ... (date=04/09 14:49:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1001.7M, current mem=1001.7M)
[04/09 14:49:21    101s] % Begin Save netlist data ... (date=04/09 14:49:21, mem=1001.7M)
[04/09 14:49:21    101s] Writing Binary DB to PE.routed.enc.dat/PE.v.bin in single-threaded mode...
[04/09 14:49:21    101s] % End Save netlist data ... (date=04/09 14:49:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1001.7M, current mem=1001.7M)
[04/09 14:49:21    101s] Saving congestion map file PE.routed.enc.dat/PE.route.congmap.gz ...
[04/09 14:49:21    101s] % Begin Save AAE data ... (date=04/09 14:49:21, mem=1002.2M)
[04/09 14:49:21    101s] Saving AAE Data ...
[04/09 14:49:21    101s] % End Save AAE data ... (date=04/09 14:49:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1002.2M, current mem=1002.2M)
[04/09 14:49:21    101s] % Begin Save clock tree data ... (date=04/09 14:49:21, mem=1003.2M)
[04/09 14:49:21    101s] % End Save clock tree data ... (date=04/09 14:49:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1003.2M, current mem=1003.2M)
[04/09 14:49:21    101s] Saving preference file PE.routed.enc.dat/gui.pref.tcl ...
[04/09 14:49:21    101s] Saving mode setting ...
[04/09 14:49:21    101s] Saving global file ...
[04/09 14:49:22    101s] % Begin Save floorplan data ... (date=04/09 14:49:22, mem=1003.3M)
[04/09 14:49:22    101s] Saving floorplan file ...
[04/09 14:49:22    101s] % End Save floorplan data ... (date=04/09 14:49:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1003.3M, current mem=1003.3M)
[04/09 14:49:22    101s] Saving PG file PE.routed.enc.dat/PE.pg.gz
[04/09 14:49:22    101s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1325.9M) ***
[04/09 14:49:22    101s] Saving Drc markers ...
[04/09 14:49:22    101s] ... No Drc file written since there is no markers found.
[04/09 14:49:22    101s] % Begin Save placement data ... (date=04/09 14:49:22, mem=1003.3M)
[04/09 14:49:22    101s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/09 14:49:22    101s] Save Adaptive View Pruing View Names to Binary file
[04/09 14:49:22    101s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1328.9M) ***
[04/09 14:49:22    101s] % End Save placement data ... (date=04/09 14:49:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1003.3M, current mem=1003.3M)
[04/09 14:49:22    101s] % Begin Save routing data ... (date=04/09 14:49:22, mem=1003.3M)
[04/09 14:49:22    101s] Saving route file ...
[04/09 14:49:22    101s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1325.9M) ***
[04/09 14:49:22    101s] % End Save routing data ... (date=04/09 14:49:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1003.3M, current mem=1003.3M)
[04/09 14:49:22    101s] Saving property file PE.routed.enc.dat/PE.prop
[04/09 14:49:22    101s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1328.9M) ***
[04/09 14:49:22    101s] #Saving pin access data to file PE.routed.enc.dat/PE.apa ...
[04/09 14:49:22    101s] #
[04/09 14:49:22    101s] % Begin Save power constraints data ... (date=04/09 14:49:22, mem=1003.4M)
[04/09 14:49:22    101s] % End Save power constraints data ... (date=04/09 14:49:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1003.4M, current mem=1003.4M)
[04/09 14:49:23    102s] Generated self-contained design PE.routed.enc.dat
[04/09 14:49:23    102s] #% End save design ... (date=04/09 14:49:23, total cpu=0:00:00.8, real=0:00:02.0, peak res=1004.6M, current mem=1004.6M)
[04/09 14:49:23    102s] *** Message Summary: 0 warning(s), 0 error(s)
[04/09 14:49:23    102s] 
[04/09 14:49:35    103s] <CMD> verify_drc
[04/09 14:49:35    103s]  *** Starting Verify DRC (MEM: 1325.9) ***
[04/09 14:49:35    103s] 
[04/09 14:49:35    103s]   VERIFY DRC ...... Starting Verification
[04/09 14:49:35    103s]   VERIFY DRC ...... Initializing
[04/09 14:49:35    103s]   VERIFY DRC ...... Deleting Existing Violations
[04/09 14:49:35    103s]   VERIFY DRC ...... Creating Sub-Areas
[04/09 14:49:35    103s]   VERIFY DRC ...... Using new threading
[04/09 14:49:35    103s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 99.840 85.200} 1 of 2
[04/09 14:49:35    103s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[04/09 14:49:35    103s]   VERIFY DRC ...... Sub-Area: {99.840 0.000 196.800 85.200} 2 of 2
[04/09 14:49:35    103s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[04/09 14:49:35    103s] 
[04/09 14:49:35    103s]   Verification Complete : 0 Viols.
[04/09 14:49:35    103s] 
[04/09 14:49:35    103s]  *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[04/09 14:49:35    103s] 
[04/09 14:49:42    103s] <CMD> addFiller -cell fill1 -prefix IBM13RFLPVT_FILLER
[04/09 14:49:42    103s] **WARN: (IMPSP-5123):	Cell fill1 is not found.
[04/09 14:49:42    103s] Type 'man IMPSP-5123' for more detail.
[04/09 14:49:42    103s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[04/09 14:49:42    103s] Type 'man IMPSP-5217' for more detail.
[04/09 14:49:42    103s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1330.2M
[04/09 14:49:42    103s] **ERROR: (IMPSP-5125):	No filler cell provided.
Type 'man IMPSP-5125' for more detail.
[04/09 14:49:42    103s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.000, REAL:0.000, MEM:1330.2M
[04/09 14:49:49    104s] invalid command name "verify_drcaddFiller"
[04/09 14:49:56    105s] <CMD> addFiller -cell fill1 -prefix IBM13RFLPVT_FILLER
[04/09 14:49:56    105s] **WARN: (IMPSP-5123):	Cell fill1 is not found.
[04/09 14:49:56    105s] Type 'man IMPSP-5123' for more detail.
[04/09 14:49:56    105s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[04/09 14:49:56    105s] Type 'man IMPSP-5217' for more detail.
[04/09 14:49:56    105s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1330.2M
[04/09 14:49:56    105s] **ERROR: (IMPSP-5125):	No filler cell provided.
Type 'man IMPSP-5125' for more detail.
[04/09 14:49:56    105s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.000, REAL:0.000, MEM:1330.2M
[04/09 14:50:49    109s] <CMD> ecoRoute -target
[04/09 14:50:49    109s] #% Begin globalDetailRoute (date=04/09 14:50:49, mem=1006.2M)
[04/09 14:50:49    109s] 
[04/09 14:50:49    109s] globalDetailRoute -target
[04/09 14:50:49    109s] 
[04/09 14:50:49    109s] #WARNING (NRIF-78) The option routeWithEco combined with routeWithTimingDriven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[04/09 14:50:49    109s] #setNanoRouteMode -drouteFixAntenna true
[04/09 14:50:49    109s] #setNanoRouteMode -droutePostRouteSpreadWire "auto"
[04/09 14:50:49    109s] #setNanoRouteMode -droutePostRouteSwapVia "none"
[04/09 14:50:49    109s] #setNanoRouteMode -drouteUseMultiCutViaEffort "high"
[04/09 14:50:49    109s] #setNanoRouteMode -routeBottomRoutingLayer 1
[04/09 14:50:49    109s] #setNanoRouteMode -routeSelectedNetOnly false
[04/09 14:50:49    109s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[04/09 14:50:49    109s] #setNanoRouteMode -routeTopRoutingLayer 3
[04/09 14:50:49    109s] #setNanoRouteMode -routeWithEco true
[04/09 14:50:49    109s] #setNanoRouteMode -routeWithSiDriven true
[04/09 14:50:49    109s] #setNanoRouteMode -routeWithTimingDriven true
[04/09 14:50:49    109s] #setNanoRouteMode -routeWithViaInPin "true"
[04/09 14:50:49    109s] #setNanoRouteMode -routeWithViaOnlyForStandardCellPin "false"
[04/09 14:50:49    109s] #Start globalDetailRoute on Sat Apr  9 14:50:49 2022
[04/09 14:50:49    109s] #
[04/09 14:50:49    109s] Closing parasitic data file '/tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb.d': 1756 access done (mem: 1325.164M)
[04/09 14:50:49    109s] LayerId::1 widthSet size::1
[04/09 14:50:49    109s] LayerId::2 widthSet size::1
[04/09 14:50:49    109s] LayerId::3 widthSet size::1
[04/09 14:50:49    109s] LayerId::4 widthSet size::1
[04/09 14:50:49    109s] LayerId::5 widthSet size::1
[04/09 14:50:49    109s] LayerId::6 widthSet size::1
[04/09 14:50:49    109s] LayerId::7 widthSet size::1
[04/09 14:50:49    109s] LayerId::8 widthSet size::1
[04/09 14:50:49    109s] Initializing multi-corner resistance tables ...
[04/09 14:50:49    109s] ### Net info: total nets: 881
[04/09 14:50:49    109s] ### Net info: dirty nets: 0
[04/09 14:50:49    109s] ### Net info: marked as disconnected nets: 0
[04/09 14:50:49    109s] #num needed restored net=0
[04/09 14:50:49    109s] #need_extraction net=0 (total=881)
[04/09 14:50:49    109s] ### Net info: fully routed nets: 879
[04/09 14:50:49    109s] ### Net info: trivial (< 2 pins) nets: 2
[04/09 14:50:49    109s] ### Net info: unrouted nets: 0
[04/09 14:50:49    109s] ### Net info: re-extraction nets: 0
[04/09 14:50:49    109s] ### Net info: ignored nets: 0
[04/09 14:50:49    109s] ### Net info: skip routing nets: 0
[04/09 14:50:49    109s] #WARNING (NRDB-976) The TRACK STEP 0.4000 for preferred direction tracks is smaller than the PITCH 0.5000 for LAYER M3. This will cause routability problems for NanoRoute.
[04/09 14:50:49    109s] #WARNING (NRDB-976) The TRACK STEP 0.8000 for preferred direction tracks is smaller than the PITCH 4.0000 for LAYER MG. This will cause routability problems for NanoRoute.
[04/09 14:50:49    109s] #Processed 0 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[04/09 14:50:49    109s] #(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[04/09 14:50:49    109s] #NanoRoute Version 19.10-p002_1 NR190418-1643/19_10-UB
[04/09 14:50:49    109s] #RTESIG:78da8d933d6fc32010403bf7579c4806476a520e3098b552d7b68adaae164e89131599c8
[04/09 14:50:49    109s] #       2643ff7d492275727d66433ceee31d2c969fcf5b606837c8d727ce458df0b245cb15566b
[04/09 14:50:49    109s] #       d44a3ea2adf3d1c713bb5f2c5fdfdea500e6ce29029ce290ea9d0ba171bb6f06c590fa63
[04/09 14:50:49    109s] #       d73ec079f03d0c3ea5bc5bdd2e951c527ff65034318671425084418a40210137fcbaa0d8
[04/09 14:50:49    109s] #       87e8d228a7aa922c47a95b9b445faa04d6c5ce1398d17fd192ef3bd7fffcc355c00ec7f6
[04/09 14:50:49    109s] #       301dce580e7b178649177980b42fd450961b4d1a4391e743a614d6d290ccc52314c72ef9
[04/09 14:50:49    109s] #       d6f7e38cd2e46bc05255349373b176e743a81b37f8af69ada8a5a6ebd74acc99d1e5eb80
[04/09 14:50:49    109s] #       e07cc673cca805764d4cc5cc5e9013f274a541528cd5a43cc3d50c668631c30d1d28b7c5
[04/09 14:50:49    109s] #       2e1061c0a0a454ddfd02f14478ea
[04/09 14:50:49    109s] #
[04/09 14:50:49    109s] #Skip comparing routing design signature in db-snapshot flow
[04/09 14:50:49    109s] #WARNING (NRDB-942) Reset routeExpWithEcoForShielding to false because there is no existing shielding wire.
[04/09 14:50:49    109s] #RTESIG:78da8d933d6fc32010403bf7579c4806476a520e3098b552d7b68adaae164e89131599c8
[04/09 14:50:49    109s] #       2643ff7d492275727d66433ceee31d2c969fcf5b606837c8d727ce458df0b245cb15566b
[04/09 14:50:49    109s] #       d44a3ea2adf3d1c713bb5f2c5fdfdea500e6ce29029ce290ea9d0ba171bb6f06c590fa63
[04/09 14:50:49    109s] #       d73ec079f03d0c3ea5bc5bdd2e951c527ff65034318671425084418a40210137fcbaa0d8
[04/09 14:50:49    109s] #       87e8d228a7aa922c47a95b9b445faa04d6c5ce1398d17fd192ef3bd7fffcc355c00ec7f6
[04/09 14:50:49    109s] #       301dce580e7b178649177980b42fd450961b4d1a4391e743a614d6d290ccc52314c72ef9
[04/09 14:50:49    109s] #       d6f7e38cd2e46bc05255349373b176e743a81b37f8af69ada8a5a6ebd74acc99d1e5eb80
[04/09 14:50:49    109s] #       e07cc673cca805764d4cc5cc5e9013f274a541528cd5a43cc3d50c668631c30d1d28b7c5
[04/09 14:50:49    109s] #       2e1061c0a0a454ddfd02f14478ea
[04/09 14:50:49    109s] #
[04/09 14:50:49    109s] #Start routing data preparation on Sat Apr  9 14:50:49 2022
[04/09 14:50:49    109s] #
[04/09 14:50:49    109s] #Minimum voltage of a net in the design = 0.000.
[04/09 14:50:49    109s] #Maximum voltage of a net in the design = 1.200.
[04/09 14:50:49    109s] #Voltage range [0.000 - 1.200] has 879 nets.
[04/09 14:50:49    109s] #Voltage range [1.200 - 1.200] has 1 net.
[04/09 14:50:49    109s] #Voltage range [0.000 - 0.000] has 1 net.
[04/09 14:50:49    109s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[04/09 14:50:49    109s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/09 14:50:49    109s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[04/09 14:50:49    109s] # MQ           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[04/09 14:50:49    109s] # MG           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[04/09 14:50:49    109s] # LY           V   Track-Pitch = 4.8000    Line-2-Via Pitch = 2.5200
[04/09 14:50:49    109s] # E1           H   Track-Pitch = 6.0000    Line-2-Via Pitch = 4.3700
[04/09 14:50:49    109s] # MA           V   Track-Pitch = 9.6000    Line-2-Via Pitch = 9.1200
[04/09 14:50:49    109s] #Regenerating Ggrids automatically.
[04/09 14:50:49    109s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[04/09 14:50:49    109s] #Using automatically generated G-grids.
[04/09 14:50:49    109s] #Done routing data preparation.
[04/09 14:50:49    109s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1008.05 (MB), peak = 1067.29 (MB)
[04/09 14:50:49    109s] #Merging special wires: starts on Sat Apr  9 14:50:49 2022 with memory = 1008.05 (MB), peak = 1067.29 (MB)
[04/09 14:50:49    109s] #
[04/09 14:50:49    109s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1008.1 MB, peak:1.0 GB
[04/09 14:50:49    109s] #
[04/09 14:50:49    109s] #Finished routing data preparation on Sat Apr  9 14:50:49 2022
[04/09 14:50:49    109s] #
[04/09 14:50:49    109s] #Cpu time = 00:00:00
[04/09 14:50:49    109s] #Elapsed time = 00:00:00
[04/09 14:50:49    109s] #Increased memory = 3.88 (MB)
[04/09 14:50:49    109s] #Total memory = 1008.05 (MB)
[04/09 14:50:49    109s] #Peak memory = 1067.29 (MB)
[04/09 14:50:49    109s] #
[04/09 14:50:49    109s] #
[04/09 14:50:49    109s] #Start global routing on Sat Apr  9 14:50:49 2022
[04/09 14:50:49    109s] #
[04/09 14:50:49    109s] #
[04/09 14:50:49    109s] #Start global routing initialization on Sat Apr  9 14:50:49 2022
[04/09 14:50:49    109s] #
[04/09 14:50:49    109s] #WARNING (NRGR-22) Design is already detail routed.
[04/09 14:50:49    109s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/09 14:50:49    109s] #Cpu time = 00:00:00
[04/09 14:50:49    109s] #Elapsed time = 00:00:00
[04/09 14:50:49    109s] #Increased memory = 3.88 (MB)
[04/09 14:50:49    109s] #Total memory = 1008.05 (MB)
[04/09 14:50:49    109s] #Peak memory = 1067.29 (MB)
[04/09 14:50:49    109s] ### max drc and si pitch = 3920 (  3.9200 um) MT-safe pitch = 1280 (  1.2800 um) patch pitch = 6600 (  6.6000 um)
[04/09 14:50:49    109s] #
[04/09 14:50:49    109s] #Start Detail Routing..
[04/09 14:50:49    109s] #start initial detail routing ...
[04/09 14:50:49    109s] ### Design has 0 dirty nets, has valid drcs
[04/09 14:50:49    109s] #   number of violations = 0
[04/09 14:50:49    109s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1008.82 (MB), peak = 1067.29 (MB)
[04/09 14:50:49    109s] #Complete Detail Routing.
[04/09 14:50:49    109s] #Total number of nets with non-default rule or having extra spacing = 1
[04/09 14:50:49    109s] #Total wire length = 18640 um.
[04/09 14:50:49    109s] #Total half perimeter of net bounding box = 18354 um.
[04/09 14:50:49    109s] #Total wire length on LAYER M1 = 416 um.
[04/09 14:50:49    109s] #Total wire length on LAYER M2 = 8705 um.
[04/09 14:50:49    109s] #Total wire length on LAYER M3 = 9519 um.
[04/09 14:50:49    109s] #Total wire length on LAYER MQ = 0 um.
[04/09 14:50:49    109s] #Total wire length on LAYER MG = 0 um.
[04/09 14:50:49    109s] #Total wire length on LAYER LY = 0 um.
[04/09 14:50:49    109s] #Total wire length on LAYER E1 = 0 um.
[04/09 14:50:49    109s] #Total wire length on LAYER MA = 0 um.
[04/09 14:50:49    109s] #Total number of vias = 5257
[04/09 14:50:49    109s] #Total number of multi-cut vias = 3552 ( 67.6%)
[04/09 14:50:49    109s] #Total number of single cut vias = 1705 ( 32.4%)
[04/09 14:50:49    109s] #Up-Via Summary (total 5257):
[04/09 14:50:49    109s] #                   single-cut          multi-cut      Total
[04/09 14:50:49    109s] #-----------------------------------------------------------
[04/09 14:50:49    109s] # M1              1566 ( 60.8%)      1008 ( 39.2%)       2574
[04/09 14:50:49    109s] # M2               139 (  5.2%)      2544 ( 94.8%)       2683
[04/09 14:50:49    109s] #-----------------------------------------------------------
[04/09 14:50:49    109s] #                 1705 ( 32.4%)      3552 ( 67.6%)       5257 
[04/09 14:50:49    109s] #
[04/09 14:50:49    109s] #Total number of DRC violations = 0
[04/09 14:50:49    109s] #Cpu time = 00:00:00
[04/09 14:50:49    109s] #Elapsed time = 00:00:00
[04/09 14:50:49    109s] #Increased memory = 0.08 (MB)
[04/09 14:50:49    109s] #Total memory = 1008.13 (MB)
[04/09 14:50:49    109s] #Peak memory = 1067.29 (MB)
[04/09 14:50:49    109s] #detailRoute Statistics:
[04/09 14:50:49    109s] #Cpu time = 00:00:00
[04/09 14:50:49    109s] #Elapsed time = 00:00:00
[04/09 14:50:49    109s] #Increased memory = 0.08 (MB)
[04/09 14:50:49    109s] #Total memory = 1008.13 (MB)
[04/09 14:50:49    109s] #Peak memory = 1067.29 (MB)
[04/09 14:50:49    109s] #Skip updating routing design signature in db-snapshot flow
[04/09 14:50:49    109s] #
[04/09 14:50:49    109s] #globalDetailRoute statistics:
[04/09 14:50:49    109s] #Cpu time = 00:00:00
[04/09 14:50:49    109s] #Elapsed time = 00:00:00
[04/09 14:50:49    109s] #Increased memory = 1.44 (MB)
[04/09 14:50:49    109s] #Total memory = 1007.64 (MB)
[04/09 14:50:49    109s] #Peak memory = 1067.29 (MB)
[04/09 14:50:49    109s] #Number of warnings = 5
[04/09 14:50:49    109s] #Total number of warnings = 985
[04/09 14:50:49    109s] #Number of fails = 0
[04/09 14:50:49    109s] #Total number of fails = 0
[04/09 14:50:49    109s] #Complete globalDetailRoute on Sat Apr  9 14:50:49 2022
[04/09 14:50:49    109s] #
[04/09 14:50:49    109s] #% End globalDetailRoute (date=04/09 14:50:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=1007.7M, current mem=1007.7M)
[04/09 14:50:49    109s] ### 
[04/09 14:50:49    109s] ###   Scalability Statistics
[04/09 14:50:49    109s] ### 
[04/09 14:50:49    109s] ### --------------------------------+----------------+----------------+----------------+
[04/09 14:50:49    109s] ###   ecoRoute                      |        cpu time|    elapsed time|     scalability|
[04/09 14:50:49    109s] ### --------------------------------+----------------+----------------+----------------+
[04/09 14:50:49    109s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/09 14:50:49    109s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[04/09 14:50:49    109s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[04/09 14:50:49    109s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[04/09 14:50:49    109s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[04/09 14:50:49    109s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[04/09 14:50:49    109s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[04/09 14:50:49    109s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[04/09 14:50:49    109s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[04/09 14:50:49    109s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[04/09 14:50:49    109s] ###   Entire Command                |        00:00:00|        00:00:00|             1.0|
[04/09 14:50:49    109s] ### --------------------------------+----------------+----------------+----------------+
[04/09 14:50:49    109s] ### 
[04/09 14:50:55    110s] <CMD> addFiller -cell fill1 -prefix IBM13RFLPVT_FILLER
[04/09 14:50:55    110s] **WARN: (IMPSP-5123):	Cell fill1 is not found.
[04/09 14:50:55    110s] Type 'man IMPSP-5123' for more detail.
[04/09 14:50:55    110s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[04/09 14:50:55    110s] Type 'man IMPSP-5217' for more detail.
[04/09 14:50:55    110s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1339.2M
[04/09 14:50:55    110s] **ERROR: (IMPSP-5125):	No filler cell provided.
Type 'man IMPSP-5125' for more detail.
[04/09 14:50:55    110s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.000, REAL:0.000, MEM:1339.2M
[04/09 14:51:01    110s] <CMD> man IMPSP-5125
[04/09 14:52:57    120s] <CMD> addFiller -cell FILL16TS FILL1TS FILL2TS FILL32TS FILL4TS FILL64TS FILL8TS -prefix IBM13RFLPVT_FILLER
[04/09 14:52:57    120s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[04/09 14:52:57    120s] Type 'man IMPSP-5217' for more detail.
[04/09 14:52:57    120s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1339.2M
[04/09 14:52:57    120s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1339.2M
[04/09 14:52:57    120s] #spOpts: N=130 
[04/09 14:52:57    120s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1339.2M
[04/09 14:52:57    120s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1339.2M
[04/09 14:52:57    120s] Core basic site is IBM13SITE
[04/09 14:52:57    120s] SiteArray: non-trimmed site array dimensions = 19 x 450
[04/09 14:52:57    120s] SiteArray: use 40,960 bytes
[04/09 14:52:57    120s] SiteArray: current memory after site array memory allocation 1339.2M
[04/09 14:52:57    120s] SiteArray: FP blocked sites are writable
[04/09 14:52:57    120s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/09 14:52:57    120s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1339.2M
[04/09 14:52:57    120s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.002, MEM:1339.2M
[04/09 14:52:57    120s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.030, REAL:0.028, MEM:1339.2M
[04/09 14:52:57    120s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.028, MEM:1339.2M
[04/09 14:52:57    120s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1339.2MB).
[04/09 14:52:57    120s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.031, MEM:1339.2M
[04/09 14:52:57    120s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1339.2M
[04/09 14:52:57    120s]   Signal wire search tree: 12475 elements. (cpu=0:00:00.0, mem=0.0M)
[04/09 14:52:57    120s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.001, MEM:1339.2M
[04/09 14:52:57    120s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1339.2M
[04/09 14:52:57    120s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1339.2M
[04/09 14:52:57    120s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1339.2M
[04/09 14:52:57    120s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1339.2M
[04/09 14:52:57    120s] AddFiller main function time CPU:0.005, REAL:0.011
[04/09 14:52:57    120s] Filler instance commit time CPU:0.001, REAL:0.001
[04/09 14:52:57    120s] *INFO: Adding fillers to top-module.
[04/09 14:52:57    120s] *INFO:   Added 0 filler inst  (cell FILL64TS / prefix IBM13RFLPVT_FILLER).
[04/09 14:52:57    120s] *INFO:   Added 4 filler insts (cell FILL32TS / prefix IBM13RFLPVT_FILLER).
[04/09 14:52:57    120s] *INFO:   Added 8 filler insts (cell FILL16TS / prefix IBM13RFLPVT_FILLER).
[04/09 14:52:57    120s] *INFO:   Added 19 filler insts (cell FILL8TS / prefix IBM13RFLPVT_FILLER).
[04/09 14:52:57    120s] *INFO:   Added 36 filler insts (cell FILL4TS / prefix IBM13RFLPVT_FILLER).
[04/09 14:52:57    120s] *INFO:   Added 67 filler insts (cell FILL2TS / prefix IBM13RFLPVT_FILLER).
[04/09 14:52:57    120s] *INFO:   Added 73 filler insts (cell FILL1TS / prefix IBM13RFLPVT_FILLER).
[04/09 14:52:57    120s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.010, REAL:0.011, MEM:1339.2M
[04/09 14:52:57    120s] *INFO: Total 207 filler insts added - prefix IBM13RFLPVT_FILLER (CPU: 0:00:00.0).
[04/09 14:52:57    120s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.010, REAL:0.011, MEM:1339.2M
[04/09 14:52:57    120s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:1339.2M
[04/09 14:52:57    120s] For 207 new insts, 207 new pwr-pin connections were made to global net 'VDD'.
[04/09 14:52:57    120s] 207 new gnd-pin connections were made to global net 'VSS'.
[04/09 14:52:57    120s] *** Applied 4 GNC rules (cpu = 0:00:00.0)
[04/09 14:52:57    120s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.000, MEM:1339.2M
[04/09 14:52:57    120s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.010, REAL:0.012, MEM:1339.2M
[04/09 14:52:57    120s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.010, REAL:0.012, MEM:1339.2M
[04/09 14:52:57    120s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.050, REAL:0.047, MEM:1339.2M
[04/09 14:53:08    121s] <CMD> verify_drc
[04/09 14:53:08    121s]  *** Starting Verify DRC (MEM: 1339.2) ***
[04/09 14:53:08    121s] 
[04/09 14:53:08    121s]   VERIFY DRC ...... Starting Verification
[04/09 14:53:08    121s]   VERIFY DRC ...... Initializing
[04/09 14:53:08    121s]   VERIFY DRC ...... Deleting Existing Violations
[04/09 14:53:08    121s]   VERIFY DRC ...... Creating Sub-Areas
[04/09 14:53:08    121s]   VERIFY DRC ...... Using new threading
[04/09 14:53:08    121s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 99.840 85.200} 1 of 2
[04/09 14:53:08    121s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[04/09 14:53:08    121s]   VERIFY DRC ...... Sub-Area: {99.840 0.000 196.800 85.200} 2 of 2
[04/09 14:53:08    121s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[04/09 14:53:08    121s] 
[04/09 14:53:08    121s]   Verification Complete : 0 Viols.
[04/09 14:53:08    121s] 
[04/09 14:53:08    121s]  *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[04/09 14:53:08    121s] 
[04/09 14:53:08    121s] <CMD> redraw
[04/09 14:53:33    123s] <CMD> clearDrc
[04/09 14:53:37    124s] <CMD> verify_drc
[04/09 14:53:37    124s]  *** Starting Verify DRC (MEM: 1339.2) ***
[04/09 14:53:37    124s] 
[04/09 14:53:37    124s]   VERIFY DRC ...... Starting Verification
[04/09 14:53:37    124s]   VERIFY DRC ...... Initializing
[04/09 14:53:37    124s]   VERIFY DRC ...... Deleting Existing Violations
[04/09 14:53:37    124s]   VERIFY DRC ...... Creating Sub-Areas
[04/09 14:53:37    124s]   VERIFY DRC ...... Using new threading
[04/09 14:53:37    124s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 99.840 85.200} 1 of 2
[04/09 14:53:37    124s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[04/09 14:53:37    124s]   VERIFY DRC ...... Sub-Area: {99.840 0.000 196.800 85.200} 2 of 2
[04/09 14:53:37    124s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[04/09 14:53:37    124s] 
[04/09 14:53:37    124s]   Verification Complete : 0 Viols.
[04/09 14:53:37    124s] 
[04/09 14:53:37    124s]  *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[04/09 14:53:37    124s] 
[04/09 14:53:42    124s] <CMD> verifyConnectivity -type regular -error 1000 -warning 50
[04/09 14:53:42    124s] VERIFY_CONNECTIVITY use new engine.
[04/09 14:53:42    124s] 
[04/09 14:53:42    124s] ******** Start: VERIFY CONNECTIVITY ********
[04/09 14:53:42    124s] Start Time: Sat Apr  9 14:53:42 2022
[04/09 14:53:42    124s] 
[04/09 14:53:42    124s] Design Name: PE
[04/09 14:53:42    124s] Database Units: 1000
[04/09 14:53:42    124s] Design Boundary: (0.0000, 0.0000) (196.8000, 85.2000)
[04/09 14:53:42    124s] Error Limit = 1000; Warning Limit = 50
[04/09 14:53:42    124s] Check specified nets
[04/09 14:53:42    124s] 
[04/09 14:53:42    124s] Begin Summary 
[04/09 14:53:42    124s]   Found no problems or warnings.
[04/09 14:53:42    124s] End Summary
[04/09 14:53:42    124s] 
[04/09 14:53:42    124s] End Time: Sat Apr  9 14:53:42 2022
[04/09 14:53:42    124s] Time Elapsed: 0:00:00.0
[04/09 14:53:42    124s] 
[04/09 14:53:42    124s] ******** End: VERIFY CONNECTIVITY ********
[04/09 14:53:42    124s]   Verification Complete : 0 Viols.  0 Wrngs.
[04/09 14:53:42    124s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[04/09 14:53:42    124s] 
[04/09 14:53:49    125s] <CMD> report_power -leakage -cap -nworst -pg_pin -outfile PE.power.rpt
[04/09 14:53:49    125s] 
[04/09 14:53:49    125s] Power Net Detected:
[04/09 14:53:49    125s]     Voltage	    Name
[04/09 14:53:49    125s]     0.00V	    VSS
[04/09 14:53:49    125s]     1.20V	    VDD
[04/09 14:53:50    125s] Starting SI iteration 1 using Infinite Timing Windows
[04/09 14:53:50    125s] Begin IPO call back ...
[04/09 14:53:50    125s] End IPO call back ...
[04/09 14:53:50    125s] #################################################################################
[04/09 14:53:50    125s] # Design Stage: PostRoute
[04/09 14:53:50    125s] # Design Name: PE
[04/09 14:53:50    125s] # Design Mode: 130nm
[04/09 14:53:50    125s] # Analysis Mode: MMMC OCV 
[04/09 14:53:50    125s] # Parasitics Mode: No SPEF/RCDB
[04/09 14:53:50    125s] # Signoff Settings: SI On 
[04/09 14:53:50    125s] #################################################################################
[04/09 14:53:50    125s] Extraction called for design 'PE' of instances=1040 and nets=881 using extraction engine 'postRoute' at effort level 'low' .
[04/09 14:53:50    125s] PostRoute (effortLevel low) RC Extraction called for design PE.
[04/09 14:53:50    125s] RC Extraction called in multi-corner(1) mode.
[04/09 14:53:50    125s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/09 14:53:50    125s] Type 'man IMPEXT-6197' for more detail.
[04/09 14:53:50    125s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[04/09 14:53:50    125s] * Layer Id             : 1 - M1
[04/09 14:53:50    125s]       Thickness        : 0.34
[04/09 14:53:50    125s]       Min Width        : 0.16
[04/09 14:53:50    125s]       Layer Dielectric : 4.1
[04/09 14:53:50    125s] * Layer Id             : 2 - M2
[04/09 14:53:50    125s]       Thickness        : 0.37
[04/09 14:53:50    125s]       Min Width        : 0.2
[04/09 14:53:50    125s]       Layer Dielectric : 4.1
[04/09 14:53:50    125s] * Layer Id             : 3 - M3
[04/09 14:53:50    125s]       Thickness        : 0.37
[04/09 14:53:50    125s]       Min Width        : 0.2
[04/09 14:53:50    125s]       Layer Dielectric : 4.1
[04/09 14:53:50    125s] * Layer Id             : 4 - M4
[04/09 14:53:50    125s]       Thickness        : 0.66
[04/09 14:53:50    125s]       Min Width        : 0.4
[04/09 14:53:50    125s]       Layer Dielectric : 4.1
[04/09 14:53:50    125s] * Layer Id             : 5 - M5
[04/09 14:53:50    125s]       Thickness        : 0.66
[04/09 14:53:50    125s]       Min Width        : 0.4
[04/09 14:53:50    125s]       Layer Dielectric : 4.1
[04/09 14:53:50    125s] * Layer Id             : 6 - M6
[04/09 14:53:50    125s]       Thickness        : 0.53
[04/09 14:53:50    125s]       Min Width        : 0.6
[04/09 14:53:50    125s]       Layer Dielectric : 4.1
[04/09 14:53:50    125s] * Layer Id             : 7 - M7
[04/09 14:53:50    125s]       Thickness        : 0.35
[04/09 14:53:50    125s]       Min Width        : 1.5
[04/09 14:53:50    125s]       Layer Dielectric : 4.1
[04/09 14:53:50    125s] * Layer Id             : 8 - M8
[04/09 14:53:50    125s]       Thickness        : 0.45
[04/09 14:53:50    125s]       Min Width        : 4
[04/09 14:53:50    125s]       Layer Dielectric : 4.1
[04/09 14:53:50    125s] extractDetailRC Option : -outfile /tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb.d -maxResLength 200  -basic
[04/09 14:53:50    125s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[04/09 14:53:50    125s]       RC Corner Indexes            0   
[04/09 14:53:50    125s] Capacitance Scaling Factor   : 1.00000 
[04/09 14:53:50    125s] Coupling Cap. Scaling Factor : 1.00000 
[04/09 14:53:50    125s] Resistance Scaling Factor    : 1.00000 
[04/09 14:53:50    125s] Clock Cap. Scaling Factor    : 1.00000 
[04/09 14:53:50    125s] Clock Res. Scaling Factor    : 1.00000 
[04/09 14:53:50    125s] Shrink Factor                : 1.00000
[04/09 14:53:50    125s] LayerId::1 widthSet size::1
[04/09 14:53:50    125s] LayerId::2 widthSet size::1
[04/09 14:53:50    125s] LayerId::3 widthSet size::1
[04/09 14:53:50    125s] LayerId::4 widthSet size::1
[04/09 14:53:50    125s] LayerId::5 widthSet size::1
[04/09 14:53:50    125s] LayerId::6 widthSet size::1
[04/09 14:53:50    125s] LayerId::7 widthSet size::1
[04/09 14:53:50    125s] LayerId::8 widthSet size::1
[04/09 14:53:50    125s] Initializing multi-corner resistance tables ...
[04/09 14:53:50    125s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1314.7M)
[04/09 14:53:50    125s] Creating parasitic data file '/tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb.d' for storing RC.
[04/09 14:53:50    125s] Extracted 10.0222% (CPU Time= 0:00:00.0  MEM= 1374.8M)
[04/09 14:53:50    125s] Extracted 20.0166% (CPU Time= 0:00:00.0  MEM= 1374.8M)
[04/09 14:53:50    125s] Extracted 30.025% (CPU Time= 0:00:00.0  MEM= 1374.8M)
[04/09 14:53:50    125s] Extracted 40.0194% (CPU Time= 0:00:00.0  MEM= 1374.8M)
[04/09 14:53:50    125s] Extracted 50.0277% (CPU Time= 0:00:00.0  MEM= 1374.8M)
[04/09 14:53:50    125s] Extracted 60.0222% (CPU Time= 0:00:00.0  MEM= 1374.8M)
[04/09 14:53:50    125s] Extracted 70.0166% (CPU Time= 0:00:00.0  MEM= 1374.8M)
[04/09 14:53:50    125s] Extracted 80.025% (CPU Time= 0:00:00.0  MEM= 1374.8M)
[04/09 14:53:50    125s] Extracted 90.0194% (CPU Time= 0:00:00.0  MEM= 1374.8M)
[04/09 14:53:50    125s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 1374.8M)
[04/09 14:53:50    125s] Number of Extracted Resistors     : 12477
[04/09 14:53:50    125s] Number of Extracted Ground Cap.   : 13342
[04/09 14:53:50    125s] Number of Extracted Coupling Cap. : 28640
[04/09 14:53:50    125s] Opening parasitic data file '/tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb.d' for reading (mem: 1358.750M)
[04/09 14:53:50    125s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[04/09 14:53:50    125s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1358.8M)
[04/09 14:53:50    125s] Creating parasitic data file '/tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb_Filter.rcdb.d' for storing RC.
[04/09 14:53:50    125s] Closing parasitic data file '/tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb.d': 879 access done (mem: 1362.750M)
[04/09 14:53:50    125s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1362.750M)
[04/09 14:53:50    125s] Opening parasitic data file '/tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb.d' for reading (mem: 1362.750M)
[04/09 14:53:50    125s] processing rcdb (/tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb.d) for hinst (top) of cell (PE);
[04/09 14:53:50    125s] Closing parasitic data file '/tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb.d': 0 access done (mem: 1362.750M)
[04/09 14:53:50    125s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1362.750M)
[04/09 14:53:50    125s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1362.750M)
[04/09 14:53:50    125s] AAE_INFO: 1 threads acquired from CTE.
[04/09 14:53:50    125s] Setting infinite Tws ...
[04/09 14:53:50    125s] First Iteration Infinite Tw... 
[04/09 14:53:50    125s] Calculate early delays in OCV mode...
[04/09 14:53:50    125s] Calculate late delays in OCV mode...
[04/09 14:53:50    125s] Topological Sorting (REAL = 0:00:00.0, MEM = 1379.0M, InitMEM = 1379.0M)
[04/09 14:53:50    125s] Start delay calculation (fullDC) (1 T). (MEM=1379.05)
[04/09 14:53:50    125s] LayerId::1 widthSet size::1
[04/09 14:53:50    125s] LayerId::2 widthSet size::1
[04/09 14:53:50    125s] LayerId::3 widthSet size::1
[04/09 14:53:50    125s] LayerId::4 widthSet size::1
[04/09 14:53:50    125s] LayerId::5 widthSet size::1
[04/09 14:53:50    125s] LayerId::6 widthSet size::1
[04/09 14:53:50    125s] LayerId::7 widthSet size::1
[04/09 14:53:50    125s] LayerId::8 widthSet size::1
[04/09 14:53:50    125s] Initializing multi-corner resistance tables ...
[04/09 14:53:50    126s] End AAE Lib Interpolated Model. (MEM=1379.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 14:53:50    126s] Opening parasitic data file '/tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb.d' for reading (mem: 1379.047M)
[04/09 14:53:50    126s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1379.0M)
[04/09 14:53:50    126s] AAE_INFO: 1 threads acquired from CTE.
[04/09 14:53:51    126s] Total number of fetched objects 938
[04/09 14:53:51    126s] AAE_INFO-618: Total number of nets in the design is 881,  100.0 percent of the nets selected for SI analysis
[04/09 14:53:51    126s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 14:53:51    126s] End delay calculation. (MEM=1426.73 CPU=0:00:00.1 REAL=0:00:01.0)
[04/09 14:53:51    126s] End delay calculation (fullDC). (MEM=1426.73 CPU=0:00:00.2 REAL=0:00:01.0)
[04/09 14:53:51    126s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1426.7M) ***
[04/09 14:53:51    126s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1426.7M)
[04/09 14:53:51    126s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/09 14:53:51    126s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1426.7M)
[04/09 14:53:51    126s] Starting SI iteration 2
[04/09 14:53:51    126s] AAE_INFO: 1 threads acquired from CTE.
[04/09 14:53:51    126s] Calculate early delays in OCV mode...
[04/09 14:53:51    126s] Calculate late delays in OCV mode...
[04/09 14:53:51    126s] Start delay calculation (fullDC) (1 T). (MEM=1363.85)
[04/09 14:53:51    126s] End AAE Lib Interpolated Model. (MEM=1363.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 14:53:51    126s] Glitch Analysis: View typical -- Total Number of Nets Skipped = 0. 
[04/09 14:53:51    126s] Glitch Analysis: View typical -- Total Number of Nets Analyzed = 938. 
[04/09 14:53:51    126s] Total number of fetched objects 938
[04/09 14:53:51    126s] AAE_INFO-618: Total number of nets in the design is 881,  18.4 percent of the nets selected for SI analysis
[04/09 14:53:51    126s] End delay calculation. (MEM=1370 CPU=0:00:00.0 REAL=0:00:00.0)
[04/09 14:53:51    126s] End delay calculation (fullDC). (MEM=1370 CPU=0:00:00.1 REAL=0:00:00.0)
[04/09 14:53:51    126s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1370.0M) ***
[04/09 14:53:51    126s] 
[04/09 14:53:51    126s] Begin Power Analysis
[04/09 14:53:51    126s] 
[04/09 14:53:51    126s]     0.00V	    VSS
[04/09 14:53:51    126s]     1.20V	    VDD
[04/09 14:53:51    126s] Begin Processing Timing Library for Power Calculation
[04/09 14:53:51    126s] 
[04/09 14:53:51    126s] Begin Processing Timing Library for Power Calculation
[04/09 14:53:51    126s] 
[04/09 14:53:51    126s] 
[04/09 14:53:51    126s] 
[04/09 14:53:51    126s] Begin Processing Power Net/Grid for Power Calculation
[04/09 14:53:51    126s] 
[04/09 14:53:51    126s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1013.88MB/2338.77MB/1017.92MB)
[04/09 14:53:51    126s] 
[04/09 14:53:51    126s] Begin Processing Timing Window Data for Power Calculation
[04/09 14:53:51    126s] 
[04/09 14:53:51    126s] clk(250MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1013.98MB/2338.77MB/1017.92MB)
[04/09 14:53:51    126s] 
[04/09 14:53:51    126s] Begin Processing User Attributes
[04/09 14:53:51    126s] 
[04/09 14:53:51    126s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1014.02MB/2338.77MB/1017.92MB)
[04/09 14:53:51    126s] 
[04/09 14:53:51    126s] Begin Processing Signal Activity
[04/09 14:53:51    126s] 
[04/09 14:53:51    126s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1014.30MB/2338.77MB/1017.92MB)
[04/09 14:53:51    126s] 
[04/09 14:53:51    126s] Begin Power Computation
[04/09 14:53:51    126s] 
[04/09 14:53:51    126s]       ----------------------------------------------------------
[04/09 14:53:51    126s]       # of cell(s) missing both power/leakage table: 0
[04/09 14:53:51    126s]       # of cell(s) missing power table: 0
[04/09 14:53:51    126s]       # of cell(s) missing leakage table: 0
[04/09 14:53:51    126s]       # of MSMV cell(s) missing power_level: 0
[04/09 14:53:51    126s]       ----------------------------------------------------------
[04/09 14:53:51    126s] 
[04/09 14:53:51    126s] 
[04/09 14:53:51    126s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1014.59MB/2338.77MB/1017.92MB)
[04/09 14:53:51    126s] 
[04/09 14:53:51    126s] Begin Processing User Attributes
[04/09 14:53:51    126s] 
[04/09 14:53:51    126s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1014.59MB/2338.77MB/1017.92MB)
[04/09 14:53:51    126s] 
[04/09 14:53:51    126s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1014.64MB/2338.77MB/1017.92MB)
[04/09 14:53:51    126s] 
[04/09 14:53:51    126s] *
[04/09 14:53:51    126s] 
[04/09 14:53:51    126s] 
[04/09 14:53:51    126s] 
[04/09 14:53:51    126s] Total Power
[04/09 14:53:51    126s] -----------------------------------------------------------------------------------------
[04/09 14:53:51    126s] Total Leakage Power:         0.00001470
[04/09 14:53:51    126s] -----------------------------------------------------------------------------------------
[04/09 14:54:28    129s] <CMD> write_lef_abstract PE.lef -5.7 -PgpinLayers 3 -specifyTopLayer 3 -stripePin
[04/09 14:54:33    129s] <CMD> defOut -floorplan -netlist -routing PE.final.def
[04/09 14:54:33    129s] Writing DEF file 'PE.final.def', current time is Sat Apr  9 14:54:33 2022 ...
[04/09 14:54:33    129s] unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
[04/09 14:54:33    129s] DEF file 'PE.final.def' is written, current time is Sat Apr  9 14:54:33 2022 ...
[04/09 14:54:43    130s] <CMD> streamOut PE.gds -mapFile /courses/ee6321/share/ibm13rflpvt/mapfiles/enc2gds.map -libName ibm13rflpvt -structureName PE -units 1000 -mode ALL
[04/09 14:54:43    130s] Parse map file...
[04/09 14:54:43    130s] Writing GDSII file ...
[04/09 14:54:43    130s] 	****** db unit per micron = 1000 ******
[04/09 14:54:43    130s] 	****** output gds2 file unit per micron = 1000 ******
[04/09 14:54:43    130s] 	****** unit scaling factor = 1 ******
[04/09 14:54:43    130s] Output for instance
[04/09 14:54:43    130s] Output for bump
[04/09 14:54:43    130s] Output for physical terminals
[04/09 14:54:43    130s] Output for logical terminals
[04/09 14:54:43    130s] Output for regular nets
[04/09 14:54:43    130s] Output for special nets and metal fills
[04/09 14:54:43    130s] Output for via structure generation
[04/09 14:54:43    130s] Statistics for GDS generated (version 3)
[04/09 14:54:43    130s] ----------------------------------------
[04/09 14:54:43    130s] Stream Out Layer Mapping Information:
[04/09 14:54:43    130s] GDS Layer Number          GDS Layer Name
[04/09 14:54:43    130s] ----------------------------------------
[04/09 14:54:43    130s]     6                            DIEAREA
[04/09 14:54:43    130s]     15                                M1
[04/09 14:54:43    130s]     17                                M2
[04/09 14:54:43    130s]     19                                M3
[04/09 14:54:43    130s]     34                                MQ
[04/09 14:54:43    130s]     65                                MG
[04/09 14:54:43    130s]     42                                LY
[04/09 14:54:43    130s]     83                                E1
[04/09 14:54:43    130s]     81                                MA
[04/09 14:54:43    130s]     16                                V1
[04/09 14:54:43    130s]     18                                V2
[04/09 14:54:43    130s]     35                                VL
[04/09 14:54:43    130s]     33                                VQ
[04/09 14:54:43    130s]     86                                FY
[04/09 14:54:43    130s]     84                                FT
[04/09 14:54:43    130s]     128                               F1
[04/09 14:54:43    130s] 
[04/09 14:54:43    130s] 
[04/09 14:54:43    130s] Stream Out Information Processed for GDS version 3:
[04/09 14:54:43    130s] Units: 1000 DBU
[04/09 14:54:43    130s] 
[04/09 14:54:43    130s] Object                             Count
[04/09 14:54:43    130s] ----------------------------------------
[04/09 14:54:43    130s] Instances                           1040
[04/09 14:54:43    130s] 
[04/09 14:54:43    130s] Ports/Pins                            68
[04/09 14:54:43    130s]     metal layer M2                    49
[04/09 14:54:43    130s]     metal layer M3                    19
[04/09 14:54:43    130s] 
[04/09 14:54:43    130s] Nets                                7218
[04/09 14:54:43    130s]     metal layer M1                   323
[04/09 14:54:43    130s]     metal layer M2                  4173
[04/09 14:54:43    130s]     metal layer M3                  2722
[04/09 14:54:43    130s] 
[04/09 14:54:43    130s]     Via Instances                   5257
[04/09 14:54:43    130s] 
[04/09 14:54:43    130s] Special Nets                          68
[04/09 14:54:43    130s]     metal layer M1                    60
[04/09 14:54:43    130s]     metal layer M2                     4
[04/09 14:54:43    130s]     metal layer M3                     4
[04/09 14:54:43    130s] 
[04/09 14:54:43    130s]     Via Instances                     48
[04/09 14:54:43    130s] 
[04/09 14:54:43    130s] Metal Fills                            0
[04/09 14:54:43    130s] 
[04/09 14:54:43    130s]     Via Instances                      0
[04/09 14:54:43    130s] 
[04/09 14:54:43    130s] Metal FillOPCs                         0
[04/09 14:54:43    130s] 
[04/09 14:54:43    130s]     Via Instances                      0
[04/09 14:54:43    130s] 
[04/09 14:54:43    130s] Metal FillDRCs                         0
[04/09 14:54:43    130s] 
[04/09 14:54:43    130s]     Via Instances                      0
[04/09 14:54:43    130s] 
[04/09 14:54:43    130s] Text                                  70
[04/09 14:54:43    130s]     metal layer M2                    51
[04/09 14:54:43    130s]     metal layer M3                    19
[04/09 14:54:43    130s] 
[04/09 14:54:43    130s] 
[04/09 14:54:43    130s] Blockages                              0
[04/09 14:54:43    130s] 
[04/09 14:54:43    130s] 
[04/09 14:54:43    130s] Custom Text                            0
[04/09 14:54:43    130s] 
[04/09 14:54:43    130s] 
[04/09 14:54:43    130s] Custom Box                             0
[04/09 14:54:43    130s] 
[04/09 14:54:43    130s] Trim Metal                             0
[04/09 14:54:43    130s] 
[04/09 14:54:43    130s] ######Streamout is finished!
[04/09 14:55:03    132s] <CMD> saveNetlist -phys -excludeLeafCell -excludeCellInst {FILL1TS FILL2TS FILL4TS FILL8TS FILL16TS FILL32TS FILL64TS} PE.phy.v
[04/09 14:55:03    132s] Writing Netlist "PE.phy.v" ...
[04/09 14:55:03    132s] Pwr name (VDD).
[04/09 14:55:03    132s] Gnd name (VSS).
[04/09 14:55:03    132s] 1 Pwr names and 1 Gnd names.
[04/09 14:55:05    132s] <CMD> saveNetlist PE.nophy.v
[04/09 14:55:05    132s] Writing Netlist "PE.nophy.v" ...
[04/09 14:55:09    132s] <CMD> extractRC -outfile PE.cap
[04/09 14:55:09    132s] Closing parasitic data file '/tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb.d': 878 access done (mem: 1370.000M)
[04/09 14:55:09    132s] Extraction called for design 'PE' of instances=1040 and nets=881 using extraction engine 'postRoute' at effort level 'low' .
[04/09 14:55:09    132s] PostRoute (effortLevel low) RC Extraction called for design PE.
[04/09 14:55:09    132s] RC Extraction called in multi-corner(1) mode.
[04/09 14:55:09    132s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/09 14:55:09    132s] Type 'man IMPEXT-6197' for more detail.
[04/09 14:55:09    132s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[04/09 14:55:09    132s] * Layer Id             : 1 - M1
[04/09 14:55:09    132s]       Thickness        : 0.34
[04/09 14:55:09    132s]       Min Width        : 0.16
[04/09 14:55:09    132s]       Layer Dielectric : 4.1
[04/09 14:55:09    132s] * Layer Id             : 2 - M2
[04/09 14:55:09    132s]       Thickness        : 0.37
[04/09 14:55:09    132s]       Min Width        : 0.2
[04/09 14:55:09    132s]       Layer Dielectric : 4.1
[04/09 14:55:09    132s] * Layer Id             : 3 - M3
[04/09 14:55:09    132s]       Thickness        : 0.37
[04/09 14:55:09    132s]       Min Width        : 0.2
[04/09 14:55:09    132s]       Layer Dielectric : 4.1
[04/09 14:55:09    132s] * Layer Id             : 4 - M4
[04/09 14:55:09    132s]       Thickness        : 0.66
[04/09 14:55:09    132s]       Min Width        : 0.4
[04/09 14:55:09    132s]       Layer Dielectric : 4.1
[04/09 14:55:09    132s] * Layer Id             : 5 - M5
[04/09 14:55:09    132s]       Thickness        : 0.66
[04/09 14:55:09    132s]       Min Width        : 0.4
[04/09 14:55:09    132s]       Layer Dielectric : 4.1
[04/09 14:55:09    132s] * Layer Id             : 6 - M6
[04/09 14:55:09    132s]       Thickness        : 0.53
[04/09 14:55:09    132s]       Min Width        : 0.6
[04/09 14:55:09    132s]       Layer Dielectric : 4.1
[04/09 14:55:09    132s] * Layer Id             : 7 - M7
[04/09 14:55:09    132s]       Thickness        : 0.35
[04/09 14:55:09    132s]       Min Width        : 1.5
[04/09 14:55:09    132s]       Layer Dielectric : 4.1
[04/09 14:55:09    132s] * Layer Id             : 8 - M8
[04/09 14:55:09    132s]       Thickness        : 0.45
[04/09 14:55:09    132s]       Min Width        : 4
[04/09 14:55:09    132s]       Layer Dielectric : 4.1
[04/09 14:55:09    132s] extractDetailRC Option : -outfile /tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb.d -maxResLength 200  -basic
[04/09 14:55:09    132s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[04/09 14:55:09    132s]       RC Corner Indexes            0   
[04/09 14:55:09    132s] Capacitance Scaling Factor   : 1.00000 
[04/09 14:55:09    132s] Coupling Cap. Scaling Factor : 1.00000 
[04/09 14:55:09    132s] Resistance Scaling Factor    : 1.00000 
[04/09 14:55:09    132s] Clock Cap. Scaling Factor    : 1.00000 
[04/09 14:55:09    132s] Clock Res. Scaling Factor    : 1.00000 
[04/09 14:55:09    132s] Shrink Factor                : 1.00000
[04/09 14:55:09    132s] LayerId::1 widthSet size::1
[04/09 14:55:09    132s] LayerId::2 widthSet size::1
[04/09 14:55:09    132s] LayerId::3 widthSet size::1
[04/09 14:55:09    132s] LayerId::4 widthSet size::1
[04/09 14:55:09    132s] LayerId::5 widthSet size::1
[04/09 14:55:09    132s] LayerId::6 widthSet size::1
[04/09 14:55:09    132s] LayerId::7 widthSet size::1
[04/09 14:55:09    132s] LayerId::8 widthSet size::1
[04/09 14:55:09    132s] Initializing multi-corner resistance tables ...
[04/09 14:55:09    132s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1378.0M)
[04/09 14:55:09    132s] Creating parasitic data file '/tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb.d' for storing RC.
[04/09 14:55:09    132s] Extracted 10.0222% (CPU Time= 0:00:00.0  MEM= 1426.0M)
[04/09 14:55:09    132s] Extracted 20.0166% (CPU Time= 0:00:00.0  MEM= 1426.0M)
[04/09 14:55:09    132s] Extracted 30.025% (CPU Time= 0:00:00.0  MEM= 1426.0M)
[04/09 14:55:09    132s] Extracted 40.0194% (CPU Time= 0:00:00.0  MEM= 1426.0M)
[04/09 14:55:09    132s] Extracted 50.0277% (CPU Time= 0:00:00.0  MEM= 1426.0M)
[04/09 14:55:09    132s] Extracted 60.0222% (CPU Time= 0:00:00.0  MEM= 1426.0M)
[04/09 14:55:09    132s] Extracted 70.0166% (CPU Time= 0:00:00.0  MEM= 1426.0M)
[04/09 14:55:09    132s] Extracted 80.025% (CPU Time= 0:00:00.0  MEM= 1426.0M)
[04/09 14:55:09    132s] Extracted 90.0194% (CPU Time= 0:00:00.0  MEM= 1426.0M)
[04/09 14:55:09    132s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 1426.0M)
[04/09 14:55:09    132s] Number of Extracted Resistors     : 12477
[04/09 14:55:09    132s] Number of Extracted Ground Cap.   : 13342
[04/09 14:55:09    132s] Number of Extracted Coupling Cap. : 28640
[04/09 14:55:09    132s] Opening parasitic data file '/tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb.d' for reading (mem: 1402.016M)
[04/09 14:55:09    132s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[04/09 14:55:09    132s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1402.0M)
[04/09 14:55:09    132s] Creating parasitic data file '/tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb_Filter.rcdb.d' for storing RC.
[04/09 14:55:09    132s] Closing parasitic data file '/tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb.d': 879 access done (mem: 1402.016M)
[04/09 14:55:09    132s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1402.016M)
[04/09 14:55:09    132s] Opening parasitic data file '/tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb.d' for reading (mem: 1402.016M)
[04/09 14:55:09    132s] processing rcdb (/tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb.d) for hinst (top) of cell (PE);
[04/09 14:55:10    132s] Closing parasitic data file '/tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb.d': 0 access done (mem: 1402.016M)
[04/09 14:55:10    132s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:01.0, current mem=1402.016M)
[04/09 14:55:10    132s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1402.016M)
[04/09 14:55:11    133s] <CMD> rcOut -spef PE.spef
[04/09 14:55:11    133s] Opening parasitic data file '/tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb.d' for reading (mem: 1379.602M)
[04/09 14:55:11    133s] RC Out has the following PVT Info:
[04/09 14:55:11    133s]    RC-typical 
[04/09 14:55:11    133s] Dumping Spef file.....
[04/09 14:55:11    133s] Printing D_NET...
[04/09 14:55:11    133s] RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 1379.6M)
[04/09 14:55:11    133s] Closing parasitic data file '/tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb.d': 879 access done (mem: 1379.602M)
[04/09 14:55:19    133s] <CMD> write_sdf -version 2.1 "$design_name.sdf"
[04/09 14:55:19    133s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[04/09 14:55:19    133s] Starting SI iteration 1 using Infinite Timing Windows
[04/09 14:55:19    134s] #################################################################################
[04/09 14:55:19    134s] # Design Stage: PostRoute
[04/09 14:55:19    134s] # Design Name: PE
[04/09 14:55:19    134s] # Design Mode: 130nm
[04/09 14:55:19    134s] # Analysis Mode: MMMC OCV 
[04/09 14:55:19    134s] # Parasitics Mode: SPEF/RCDB
[04/09 14:55:19    134s] # Signoff Settings: SI On 
[04/09 14:55:19    134s] #################################################################################
[04/09 14:55:19    134s] AAE_INFO: 1 threads acquired from CTE.
[04/09 14:55:19    134s] Setting infinite Tws ...
[04/09 14:55:19    134s] First Iteration Infinite Tw... 
[04/09 14:55:19    134s] Topological Sorting (REAL = 0:00:00.0, MEM = 1385.8M, InitMEM = 1385.8M)
[04/09 14:55:19    134s] Start delay calculation (fullDC) (1 T). (MEM=1385.81)
[04/09 14:55:19    134s] LayerId::1 widthSet size::1
[04/09 14:55:19    134s] LayerId::2 widthSet size::1
[04/09 14:55:19    134s] LayerId::3 widthSet size::1
[04/09 14:55:19    134s] LayerId::4 widthSet size::1
[04/09 14:55:19    134s] LayerId::5 widthSet size::1
[04/09 14:55:19    134s] LayerId::6 widthSet size::1
[04/09 14:55:19    134s] LayerId::7 widthSet size::1
[04/09 14:55:19    134s] LayerId::8 widthSet size::1
[04/09 14:55:19    134s] Initializing multi-corner resistance tables ...
[04/09 14:55:19    134s] End AAE Lib Interpolated Model. (MEM=1385.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 14:55:19    134s] Opening parasitic data file '/tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb.d' for reading (mem: 1385.812M)
[04/09 14:55:19    134s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1385.8M)
[04/09 14:55:19    134s] AAE_INFO: 1 threads acquired from CTE.
[04/09 14:55:19    134s] Total number of fetched objects 938
[04/09 14:55:19    134s] AAE_INFO-618: Total number of nets in the design is 881,  100.0 percent of the nets selected for SI analysis
[04/09 14:55:19    134s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 14:55:19    134s] End delay calculation. (MEM=1385.8 CPU=0:00:00.1 REAL=0:00:00.0)
[04/09 14:55:19    134s] End delay calculation (fullDC). (MEM=1385.8 CPU=0:00:00.2 REAL=0:00:00.0)
[04/09 14:55:19    134s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1385.8M) ***
[04/09 14:55:19    134s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1385.8M)
[04/09 14:55:19    134s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/09 14:55:19    134s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1385.8M)
[04/09 14:55:19    134s] Starting SI iteration 2
[04/09 14:55:19    134s] AAE_INFO: 1 threads acquired from CTE.
[04/09 14:55:19    134s] Start delay calculation (fullDC) (1 T). (MEM=1347.8)
[04/09 14:55:19    134s] End AAE Lib Interpolated Model. (MEM=1347.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 14:55:19    134s] Glitch Analysis: View typical -- Total Number of Nets Skipped = 0. 
[04/09 14:55:19    134s] Glitch Analysis: View typical -- Total Number of Nets Analyzed = 938. 
[04/09 14:55:19    134s] Total number of fetched objects 938
[04/09 14:55:19    134s] AAE_INFO-618: Total number of nets in the design is 881,  18.4 percent of the nets selected for SI analysis
[04/09 14:55:19    134s] End delay calculation. (MEM=1353.95 CPU=0:00:00.0 REAL=0:00:00.0)
[04/09 14:55:19    134s] End delay calculation (fullDC). (MEM=1353.95 CPU=0:00:00.1 REAL=0:00:00.0)
[04/09 14:55:19    134s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1354.0M) ***
[04/09 14:55:20    134s] <CMD> write_sdf -version 2.1 -target_application verilog "$design_name.verilog.sdf"
[04/09 14:55:20    134s] Starting SI iteration 1 using Infinite Timing Windows
[04/09 14:55:21    134s] #################################################################################
[04/09 14:55:21    134s] # Design Stage: PostRoute
[04/09 14:55:21    134s] # Design Name: PE
[04/09 14:55:21    134s] # Design Mode: 130nm
[04/09 14:55:21    134s] # Analysis Mode: MMMC OCV 
[04/09 14:55:21    134s] # Parasitics Mode: SPEF/RCDB
[04/09 14:55:21    134s] # Signoff Settings: SI On 
[04/09 14:55:21    134s] #################################################################################
[04/09 14:55:21    134s] AAE_INFO: 1 threads acquired from CTE.
[04/09 14:55:21    134s] Setting infinite Tws ...
[04/09 14:55:21    134s] First Iteration Infinite Tw... 
[04/09 14:55:21    134s] Topological Sorting (REAL = 0:00:00.0, MEM = 1354.0M, InitMEM = 1354.0M)
[04/09 14:55:21    134s] Start delay calculation (fullDC) (1 T). (MEM=1353.95)
[04/09 14:55:21    134s] End AAE Lib Interpolated Model. (MEM=1353.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 14:55:21    134s] Total number of fetched objects 938
[04/09 14:55:21    134s] AAE_INFO-618: Total number of nets in the design is 881,  100.0 percent of the nets selected for SI analysis
[04/09 14:55:21    134s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 14:55:21    134s] End delay calculation. (MEM=1385.96 CPU=0:00:00.1 REAL=0:00:00.0)
[04/09 14:55:21    134s] End delay calculation (fullDC). (MEM=1385.96 CPU=0:00:00.2 REAL=0:00:00.0)
[04/09 14:55:21    134s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1386.0M) ***
[04/09 14:55:21    134s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1386.0M)
[04/09 14:55:21    134s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/09 14:55:21    134s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1386.0M)
[04/09 14:55:21    134s] Starting SI iteration 2
[04/09 14:55:21    134s] AAE_INFO: 1 threads acquired from CTE.
[04/09 14:55:21    134s] Start delay calculation (fullDC) (1 T). (MEM=1344.96)
[04/09 14:55:21    134s] End AAE Lib Interpolated Model. (MEM=1344.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 14:55:21    134s] Glitch Analysis: View typical -- Total Number of Nets Skipped = 0. 
[04/09 14:55:21    134s] Glitch Analysis: View typical -- Total Number of Nets Analyzed = 938. 
[04/09 14:55:21    134s] Total number of fetched objects 938
[04/09 14:55:21    134s] AAE_INFO-618: Total number of nets in the design is 881,  18.4 percent of the nets selected for SI analysis
[04/09 14:55:21    134s] End delay calculation. (MEM=1351.11 CPU=0:00:00.0 REAL=0:00:00.0)
[04/09 14:55:21    134s] End delay calculation (fullDC). (MEM=1351.11 CPU=0:00:00.1 REAL=0:00:00.0)
[04/09 14:55:21    134s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1351.1M) ***
[04/09 14:55:26    135s] <CMD> setAnalysisMode -checkType hold -useDetailRC true
[04/09 14:55:26    135s] Closing parasitic data file '/tmp/innovus_temp_10941_cadpc15_mz2878_ODesrb/PE_10941_uUXNOQ.rcdb.d': 878 access done (mem: 1342.898M)
[04/09 14:55:26    135s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[04/09 14:55:26    135s] Type 'man IMPEXT-3493' for more detail.
[04/09 14:55:26    135s] <CMD> report_timing -check_type hold -nworst 5 > "$design_name.hold.rpt"
[04/09 14:55:26    135s] Starting SI iteration 1 using Infinite Timing Windows
[04/09 14:55:26    135s] #################################################################################
[04/09 14:55:26    135s] # Design Stage: PostRoute
[04/09 14:55:26    135s] # Design Name: PE
[04/09 14:55:26    135s] # Design Mode: 130nm
[04/09 14:55:26    135s] # Analysis Mode: MMMC OCV 
[04/09 14:55:26    135s] # Parasitics Mode: No SPEF/RCDB
[04/09 14:55:26    135s] # Signoff Settings: SI On 
[04/09 14:55:26    135s] #################################################################################
[04/09 14:55:26    135s] Extraction called for design 'PE' of instances=1040 and nets=881 using extraction engine 'preRoute' .
[04/09 14:55:26    135s] PreRoute RC Extraction called for design PE.
[04/09 14:55:26    135s] RC Extraction called in multi-corner(1) mode.
[04/09 14:55:26    135s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/09 14:55:26    135s] Type 'man IMPEXT-6197' for more detail.
[04/09 14:55:26    135s] RCMode: PreRoute
[04/09 14:55:26    135s]       RC Corner Indexes            0   
[04/09 14:55:26    135s] Capacitance Scaling Factor   : 1.00000 
[04/09 14:55:26    135s] Resistance Scaling Factor    : 1.00000 
[04/09 14:55:26    135s] Clock Cap. Scaling Factor    : 1.00000 
[04/09 14:55:26    135s] Clock Res. Scaling Factor    : 1.00000 
[04/09 14:55:26    135s] Shrink Factor                : 1.00000
[04/09 14:55:26    135s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/09 14:55:26    135s] LayerId::1 widthSet size::1
[04/09 14:55:26    135s] LayerId::2 widthSet size::1
[04/09 14:55:26    135s] LayerId::3 widthSet size::1
[04/09 14:55:26    135s] LayerId::4 widthSet size::1
[04/09 14:55:26    135s] LayerId::5 widthSet size::1
[04/09 14:55:26    135s] LayerId::6 widthSet size::1
[04/09 14:55:26    135s] LayerId::7 widthSet size::1
[04/09 14:55:26    135s] LayerId::8 widthSet size::1
[04/09 14:55:26    135s] Updating RC grid for preRoute extraction ...
[04/09 14:55:26    135s] Initializing multi-corner resistance tables ...
[04/09 14:55:26    135s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1350.910M)
[04/09 14:55:26    135s] AAE_INFO: 1 threads acquired from CTE.
[04/09 14:55:26    135s] Setting infinite Tws ...
[04/09 14:55:26    135s] First Iteration Infinite Tw... 
[04/09 14:55:26    135s] Calculate late delays in OCV mode...
[04/09 14:55:26    135s] Calculate early delays in OCV mode...
[04/09 14:55:26    135s] Topological Sorting (REAL = 0:00:00.0, MEM = 1367.2M, InitMEM = 1367.2M)
[04/09 14:55:26    135s] Start delay calculation (fullDC) (1 T). (MEM=1367.21)
[04/09 14:55:26    135s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[04/09 14:55:26    135s] End AAE Lib Interpolated Model. (MEM=1367.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 14:55:26    135s] Total number of fetched objects 938
[04/09 14:55:26    135s] AAE_INFO-618: Total number of nets in the design is 881,  100.0 percent of the nets selected for SI analysis
[04/09 14:55:26    135s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 14:55:26    135s] End delay calculation. (MEM=1410.29 CPU=0:00:00.1 REAL=0:00:00.0)
[04/09 14:55:26    135s] End delay calculation (fullDC). (MEM=1410.29 CPU=0:00:00.2 REAL=0:00:00.0)
[04/09 14:55:26    135s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1410.3M) ***
[04/09 14:55:26    135s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1410.3M)
[04/09 14:55:26    135s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/09 14:55:26    135s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1410.3M)
[04/09 14:55:26    135s] Starting SI iteration 2
[04/09 14:55:26    135s] AAE_INFO: 1 threads acquired from CTE.
[04/09 14:55:26    135s] Calculate late delays in OCV mode...
[04/09 14:55:26    135s] Calculate early delays in OCV mode...
[04/09 14:55:26    135s] Start delay calculation (fullDC) (1 T). (MEM=1361.4)
[04/09 14:55:26    135s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[04/09 14:55:26    135s] End AAE Lib Interpolated Model. (MEM=1361.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 14:55:26    135s] Glitch Analysis: View typical -- Total Number of Nets Skipped = 0. 
[04/09 14:55:26    135s] Glitch Analysis: View typical -- Total Number of Nets Analyzed = 938. 
[04/09 14:55:26    135s] Total number of fetched objects 938
[04/09 14:55:26    135s] AAE_INFO-618: Total number of nets in the design is 881,  0.0 percent of the nets selected for SI analysis
[04/09 14:55:26    135s] End delay calculation. (MEM=1348.55 CPU=0:00:00.0 REAL=0:00:00.0)
[04/09 14:55:26    135s] End delay calculation (fullDC). (MEM=1348.55 CPU=0:00:00.0 REAL=0:00:00.0)
[04/09 14:55:26    135s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1348.6M) ***
[04/09 14:55:26    135s] <CMD> setAnalysisMode -checkType setup -useDetailRC true
[04/09 14:55:26    135s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[04/09 14:55:26    135s] Type 'man IMPEXT-3493' for more detail.
[04/09 14:55:26    135s] <CMD> report_timing -check_type setup -nworst 5 > "$design_name.setup.rpt"
[04/09 14:55:26    135s] Starting SI iteration 1 using Infinite Timing Windows
[04/09 14:55:27    136s] #################################################################################
[04/09 14:55:27    136s] # Design Stage: PostRoute
[04/09 14:55:27    136s] # Design Name: PE
[04/09 14:55:27    136s] # Design Mode: 130nm
[04/09 14:55:27    136s] # Analysis Mode: MMMC OCV 
[04/09 14:55:27    136s] # Parasitics Mode: No SPEF/RCDB
[04/09 14:55:27    136s] # Signoff Settings: SI On 
[04/09 14:55:27    136s] #################################################################################
[04/09 14:55:27    136s] Extraction called for design 'PE' of instances=1040 and nets=881 using extraction engine 'preRoute' .
[04/09 14:55:27    136s] PreRoute RC Extraction called for design PE.
[04/09 14:55:27    136s] RC Extraction called in multi-corner(1) mode.
[04/09 14:55:27    136s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/09 14:55:27    136s] Type 'man IMPEXT-6197' for more detail.
[04/09 14:55:27    136s] RCMode: PreRoute
[04/09 14:55:27    136s]       RC Corner Indexes            0   
[04/09 14:55:27    136s] Capacitance Scaling Factor   : 1.00000 
[04/09 14:55:27    136s] Resistance Scaling Factor    : 1.00000 
[04/09 14:55:27    136s] Clock Cap. Scaling Factor    : 1.00000 
[04/09 14:55:27    136s] Clock Res. Scaling Factor    : 1.00000 
[04/09 14:55:27    136s] Shrink Factor                : 1.00000
[04/09 14:55:27    136s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/09 14:55:27    136s] LayerId::1 widthSet size::1
[04/09 14:55:27    136s] LayerId::2 widthSet size::1
[04/09 14:55:27    136s] LayerId::3 widthSet size::1
[04/09 14:55:27    136s] LayerId::4 widthSet size::1
[04/09 14:55:27    136s] LayerId::5 widthSet size::1
[04/09 14:55:27    136s] LayerId::6 widthSet size::1
[04/09 14:55:27    136s] LayerId::7 widthSet size::1
[04/09 14:55:27    136s] LayerId::8 widthSet size::1
[04/09 14:55:27    136s] Updating RC grid for preRoute extraction ...
[04/09 14:55:27    136s] Initializing multi-corner resistance tables ...
[04/09 14:55:27    136s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1332.145M)
[04/09 14:55:27    136s] AAE_INFO: 1 threads acquired from CTE.
[04/09 14:55:27    136s] Setting infinite Tws ...
[04/09 14:55:27    136s] First Iteration Infinite Tw... 
[04/09 14:55:27    136s] Calculate early delays in OCV mode...
[04/09 14:55:27    136s] Calculate late delays in OCV mode...
[04/09 14:55:27    136s] Topological Sorting (REAL = 0:00:00.0, MEM = 1348.4M, InitMEM = 1348.4M)
[04/09 14:55:27    136s] Start delay calculation (fullDC) (1 T). (MEM=1348.44)
[04/09 14:55:27    136s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[04/09 14:55:27    136s] End AAE Lib Interpolated Model. (MEM=1348.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 14:55:27    136s] Total number of fetched objects 938
[04/09 14:55:27    136s] AAE_INFO-618: Total number of nets in the design is 881,  100.0 percent of the nets selected for SI analysis
[04/09 14:55:27    136s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 14:55:27    136s] End delay calculation. (MEM=1391.52 CPU=0:00:00.1 REAL=0:00:00.0)
[04/09 14:55:27    136s] End delay calculation (fullDC). (MEM=1391.52 CPU=0:00:00.2 REAL=0:00:00.0)
[04/09 14:55:27    136s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1391.5M) ***
[04/09 14:55:27    136s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1391.5M)
[04/09 14:55:27    136s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/09 14:55:27    136s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1391.5M)
[04/09 14:55:27    136s] Starting SI iteration 2
[04/09 14:55:27    136s] AAE_INFO: 1 threads acquired from CTE.
[04/09 14:55:27    136s] Calculate early delays in OCV mode...
[04/09 14:55:27    136s] Calculate late delays in OCV mode...
[04/09 14:55:27    136s] Start delay calculation (fullDC) (1 T). (MEM=1361.64)
[04/09 14:55:27    136s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[04/09 14:55:27    136s] End AAE Lib Interpolated Model. (MEM=1361.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 14:55:27    136s] Glitch Analysis: View typical -- Total Number of Nets Skipped = 0. 
[04/09 14:55:27    136s] Glitch Analysis: View typical -- Total Number of Nets Analyzed = 938. 
[04/09 14:55:27    136s] Total number of fetched objects 938
[04/09 14:55:27    136s] AAE_INFO-618: Total number of nets in the design is 881,  6.2 percent of the nets selected for SI analysis
[04/09 14:55:27    136s] End delay calculation. (MEM=1348.79 CPU=0:00:00.0 REAL=0:00:00.0)
[04/09 14:55:27    136s] End delay calculation (fullDC). (MEM=1348.79 CPU=0:00:00.0 REAL=0:00:00.0)
[04/09 14:55:27    136s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1348.8M) ***
[04/09 14:55:29    136s] <CMD> reportCapViolation -outfile final_cap.tarpt
[04/09 14:55:29    136s] *info: 1 clock net excluded
[04/09 14:55:29    136s] *info: 2 special nets excluded.
[04/09 14:55:29    136s] *info: 1 ideal net excluded from IPO operation.
[04/09 14:55:29    136s] *info: 2 no-driver nets excluded.
[04/09 14:55:29    136s] *info: capacitance violations report
[04/09 14:55:29    136s] 
[04/09 14:55:29    136s] *info: there are 2 max_cap violations in the design.
[04/09 14:55:29    136s] *info: 1 violation is real (remark R).
[04/09 14:55:29    136s] *info: 1 violation  may not be fixable:
[04/09 14:55:29    136s] *info:     1 violation  on clock net.
[04/09 14:55:36    137s] <CMD> verifyGeometry
[04/09 14:55:36    137s]  *** Starting Verify Geometry (MEM: 1348.8) ***
[04/09 14:55:36    137s] 
[04/09 14:55:36    137s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[04/09 14:55:36    137s]   VERIFY GEOMETRY ...... Starting Verification
[04/09 14:55:36    137s]   VERIFY GEOMETRY ...... Initializing
[04/09 14:55:36    137s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[04/09 14:55:36    137s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[04/09 14:55:36    137s]                   ...... bin size: 2560
[04/09 14:55:36    137s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[04/09 14:55:36    137s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[04/09 14:55:36    137s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[04/09 14:55:36    137s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[04/09 14:55:36    137s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[04/09 14:55:36    137s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[04/09 14:55:36    137s] VG: elapsed time: 0.00
[04/09 14:55:36    137s] Begin Summary ...
[04/09 14:55:36    137s]   Cells       : 0
[04/09 14:55:36    137s]   SameNet     : 0
[04/09 14:55:36    137s]   Wiring      : 0
[04/09 14:55:36    137s]   Antenna     : 0
[04/09 14:55:36    137s]   Short       : 0
[04/09 14:55:36    137s]   Overlap     : 0
[04/09 14:55:36    137s] End Summary
[04/09 14:55:36    137s] 
[04/09 14:55:36    137s]   Verification Complete : 0 Viols.  0 Wrngs.
[04/09 14:55:36    137s] 
[04/09 14:55:36    137s] **********End: VERIFY GEOMETRY**********
[04/09 14:55:36    137s]  *** verify geometry (CPU: 0:00:00.2  MEM: 79.0M)
[04/09 14:55:36    137s] 
[04/09 14:55:36    137s] <CMD> verifyConnectivity -type all
[04/09 14:55:36    137s] VERIFY_CONNECTIVITY use new engine.
[04/09 14:55:36    137s] 
[04/09 14:55:36    137s] ******** Start: VERIFY CONNECTIVITY ********
[04/09 14:55:36    137s] Start Time: Sat Apr  9 14:55:36 2022
[04/09 14:55:36    137s] 
[04/09 14:55:36    137s] Design Name: PE
[04/09 14:55:36    137s] Database Units: 1000
[04/09 14:55:36    137s] Design Boundary: (0.0000, 0.0000) (196.8000, 85.2000)
[04/09 14:55:36    137s] Error Limit = 1000; Warning Limit = 50
[04/09 14:55:36    137s] Check all nets
[04/09 14:55:36    137s] 
[04/09 14:55:36    137s] Begin Summary 
[04/09 14:55:36    137s]   Found no problems or warnings.
[04/09 14:55:36    137s] End Summary
[04/09 14:55:36    137s] 
[04/09 14:55:36    137s] End Time: Sat Apr  9 14:55:36 2022
[04/09 14:55:36    137s] Time Elapsed: 0:00:00.0
[04/09 14:55:36    137s] 
[04/09 14:55:36    137s] ******** End: VERIFY CONNECTIVITY ********
[04/09 14:55:36    137s]   Verification Complete : 0 Viols.  0 Wrngs.
[04/09 14:55:36    137s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[04/09 14:55:36    137s] 
[04/09 14:55:47    138s] <CMD> summaryReport -outfile PE.summary.rpt
[04/09 14:55:47    138s] Creating directory summaryReport.
[04/09 14:55:47    138s] Report saved in file PE.summary.rpt.
[04/09 14:55:51    138s] <CMD> reportCritNet -outfile PE.critnet.rpt
[04/09 14:55:51    138s] Critical nets number = 411.
[04/09 15:28:56    308s] <CMD> deselectAll
[04/09 15:29:00    309s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[04/09 15:29:00    309s] Innovus terminated by user interrupt.
[04/09 15:29:00    309s] 
[04/09 15:29:00    309s] *** Memory Usage v#1 (Current mem = 1335.797M, initial mem = 256.707M) ***
[04/09 15:29:00    309s] 
[04/09 15:29:00    309s] *** Summary of all messages that are not suppressed in this session:
[04/09 15:29:00    309s] Severity  ID               Count  Summary                                  
[04/09 15:29:00    309s] WARNING   IMPLF-201          666  Pin '%s' in macro '%s' has no ANTENNADIF...
[04/09 15:29:00    309s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[04/09 15:29:00    309s] WARNING   IMPEXT-6197         12  The Cap table file is not specified. Thi...
[04/09 15:29:00    309s] WARNING   IMPEXT-2766          8  The sheet resistance for layer %s is not...
[04/09 15:29:00    309s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[04/09 15:29:00    309s] WARNING   IMPEXT-2776          7  The via resistance between layers %s and...
[04/09 15:29:00    309s] WARNING   IMPEXT-3493          2  The design extraction status has been re...
[04/09 15:29:00    309s] WARNING   IMPEXT-3032          5  Because the cap table file was not provi...
[04/09 15:29:00    309s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[04/09 15:29:00    309s] WARNING   IMPVL-159         1054  Pin '%s' of cell '%s' is defined in LEF ...
[04/09 15:29:00    309s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[04/09 15:29:00    309s] WARNING   IMPESI-2017          4  There is no coupling capacitance found i...
[04/09 15:29:00    309s] WARNING   IMPVFG-257           1  verifyGeometry command is replaced by ve...
[04/09 15:29:00    309s] WARNING   IMPSR-1254           2  Cannot find any block pin of net %s. Che...
[04/09 15:29:00    309s] WARNING   IMPSR-1256           2  Cannot find any CORE class pad pin of ne...
[04/09 15:29:00    309s] ERROR     IMPSP-5125           3  No filler cell provided.                 
[04/09 15:29:00    309s] WARNING   IMPSP-5123           3  Cell %s is not found.                    
[04/09 15:29:00    309s] WARNING   IMPSP-5217           4  addFiller command is running on a postRo...
[04/09 15:29:00    309s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[04/09 15:29:00    309s] WARNING   IMPOPT-3195          4  Analysis mode has changed.               
[04/09 15:29:00    309s] WARNING   SDF-808              1  The software is currently operating in a...
[04/09 15:29:00    309s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[04/09 15:29:00    309s] WARNING   TECHLIB-302          1  No function defined for cell '%s'. The c...
[04/09 15:29:00    309s] WARNING   TECHLIB-436        666  Attribute '%s' on '%s' pin '%s' of cell ...
[04/09 15:29:00    309s] *** Message Summary: 2450 warning(s), 3 error(s)
[04/09 15:29:00    309s] 
[04/09 15:29:00    309s] --- Ending "Innovus" (totcpu=0:05:09, real=0:46:19, mem=1335.8M) ---
