\# Program start time:     UTC 2025.04.22 05:27:09.373
\# Local time: EDT (UTC-04:00) 2025.04.22 01:27:09.373
\o Program:		@(#)$CDS: Virtuoso Studio version IC23.1-64b 01/14/2025 22:42 (cpgbld16) $
\o Hierarchy:		/tools/software/cadence/ic/23.10.120/tools.lnx86/dfII/
\o Sub version:		sub-version  IC23.1-64b.ISR12.37  (64-bit addresses)
\# Command line:	/tools/software/cadence/ic/latest/tools.lnx86/dfII/bin/64bit/virtuoso -beanhost ece-linlabsrv01.ece.gatech.edu -beanport 11854 -beanbinlog  -beanLogFile /nethome/rgoel68/ECE3150/logs_rgoel68/logs0/amps_Service9.log -mpssession virtuoso486488 -mpshost ece-linlabsrv01.ece.gatech.edu -davinciService DaVinciService_486488_1745297253 -scopedPid 486488 -axlSession fnxSession1 -axlServiceIdFlag 9 -uuid 7570371f-50bf-4d57-a774-587fe6847379 -heartbeat /dev/shm/swift-heartbeat.7Hb6S8oJbp -log /nethome/rgoel68/ECE3150/logs_rgoel68/logs0/Service9.log -adeBrokerAddress ece-linlabsrv01.ece.gatech.edu:42847 -noautostart -nographE -lscs 000175E1894CBE06FF0966E38F1FFC06BC4D65B0C578C406D07B6FA78410926AD02470F28B50992BD92E69ED90048F74DD2F32AE9C019928D92E0EE4A7B5D4ACD44A00001DE1 -interactive -offlineExprEval -upfrontMode -fenixMode explorer -heartbeatTimeout  -lingerTimeout 300 -pointlifetime -1
\# Host name (type):	ece-linlabsrv01.ece.gatech.edu (x86_64)
\# Operating system:	Linux 4.18.0-553.44.1.el8_10.x86_64 #1 SMP Wed Mar 5 10:48:41 EST 2025
\# Linux /etc/issue:	****************************************************************************
\# Linux /etc/issue:	This computer system is the property of the Georgia Institute of Technology.
\# Linux /etc/issue:	Any user of this system must comply with all Institute and Board of Regents
\# Linux /etc/issue:	policies, including the Acceptable Use Policy, Cyber Security Policy and
\# X display name (WxH):	:4474 (1024x868)
\# Available geometry:			TL(0:0) BR(1023:867)
\# X server:			The X.Org Foundation
\# Depth of Visual (Root):	24 (24)
\# Number of Planes Used:	24
\# X version:		11.0 (vendor release 12011000)
\# X resource pool:	base 0x400000, mask 0x1fffff (2097151), shift 0
\# 			current id 0x0, current max 0x1ffffa (2097146)
\# Max data seg size:	     unlimited
\# Max process size:	     unlimited
\# Initial sbrk value:	        760 MB
\# Available memory:	    165,302 MB
\# System memory:	    256,871 MB
\# Maximum memory size:	    256,289 MB
\# Max mem available:	    165,479 MB
\# Initial memory used:	        178 MB
\#        process size:	      1,713 MB
\# Thread usage limits (effective/default):	maxthreads 764799/764799 maxload 112.00/112.00
\# Qt version:		5.15.9
\# Window Manager:	other
\# User Name:		rgoel68
\o Working Directory:	ece-linlabsrv01.ece.gatech.edu:/nethome/rgoel68/ECE3150
\# Process Id:		2119171
\o 
\o COPYRIGHT (C) 1992-2025  CADENCE DESIGN SYSTEMS INC.  ALL RIGHTS RESERVED.
\o           (C) 1992-2025  UNIX SYSTEMS Laboratories INC.,
\o                          Reproduced with permission.
\o 
\o This Cadence Design Systems program and online documentation are
\o proprietary/confidential information and may be disclosed/used only
\o as authorized in a license agreement controlling such use and disclosure.
\o 
\o           RESTRICTED RIGHTS NOTICE (SHORT FORM)
\o Use/reproduction/disclosure is subject to restriction
\o set forth at FAR 1252.227-19 or its equivalent.
\o INFO (CMGR-2107): The following Constraint Manager configuration files have been combined together (in decreasing order of precedence, specified by your search path - setup.loc) 
\o /tools/software/cadence/ic/latest/share/cdssetup/dfII/ci/config.xml
\o /tools/software/cadence/ic/latest/share/cdssetup/dfII/ci/config.xml
\o INFO (CMGR-2107): The following Constraint Manager configuration files have been combined together (in decreasing order of precedence, specified by your search path - setup.loc) 
\o /tools/software/cadence/ic/latest/share/cdssetup/dfII/caa/config.xml
\o /tools/software/cadence/ic/latest/share/cdssetup/dfII/caa/config.xml
\o Loading geView.cxt 
\o Loading menuBuilder.cxt 
\o Loading im.cxt 
\o Loading schView.cxt 
\o Loading selectSv.cxt 
\o Loading pegasusui.cxt
\o Loading wireEdit.cxt 
\o Loading pte2.cxt 
\o Loading xlUI.cxt 
\o Loading auCore.cxt 
\o Loading vhdl.cxt 
\o Loading seismic.cxt 
\o Loading ci.cxt 
\o Loading layers.cxt 
\o Loading drv.cxt 
\o Loading ams.cxt 
\o Loading oasis.cxt 
\o Loading dal.cxt 
\o Loading awv.cxt 
\o Loading socket.cxt 
\o Loading analog.cxt 
\o Loading par.cxt 
\o Loading asimenv.cxt 
\o Loading alvs.cxt 
\o Loading caa.cxt 
\o Loading amps.cxt 
\o Loading adexlCore.cxt 
\o Loading adexl.cxt 
\# Memory report: using         316 MB, process size 1,897 MB at UTC 2025.04.22 05:27:12.114
\o *Info*    Exporting services from client ... 
\o 
\o Loading adexlDM.cxt 
\o function _teExpandCallbacks redefined
\o function _teGetCallback redefined
\o Loading cpf.cxt 
\o Loading cli.cxt 
\o Loading lp.cxt 
\o Loading sipLayout.cxt 
\o function _pcIdeSingleSelectPt redefined
\o Loading viva.cxt 
\o Loading diagCenter.cxt 
\o INFO (ELI-00333) License program mode is LSCS.
\# [01:27:09.142236] Configured Lic search path (23.02-s006): 5280@ece-winlic.ece.gatech.edu:1910@ece-winlic.ece.gatech.edu:27020@ece-winlabsvcs.ece.gatech.edu:1055@ansyslic.ecs.gatech.edu
\o INFO (ELI-00302) Connecting to parent process (session=virtuoso486488, host=ece-linlabsrv01.ece.gatech.edu). Connection mode is LSCS. Total timeout is 180 seconds. Connection timeout is 90 seconds.
\o INFO (ELI-00303) Step 1: Connecting to parent. Time spent is 0 seconds.
\o INFO (ELI-00304) The registration of the child 2119171 within 90 seconds is being processed...
\o INFO (ELI-00305) The result of registration is true. Time spent is 0 seconds.
\o INFO (ELI-00308) The connection has ended. Result is true. Total time spent is 0 seconds.
\o //
\o //  Calibre Skill Interface * (v2024.4_12.9) *
\o //
\o //                         Copyright Siemens 1996-2020     
\o //                             All Rights Reserved.
\o //         THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
\o //            WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION
\o //              OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.
\o //
\o //
\o loading vars from /tools/designkits/NCSU/FreePDK4514/ncsu_basekit/cdssetup/cdsenv for tool layout
\o ---------------------------------------------------------------------------
\o Welcome to the FreePDK 45nm Free, Open-Source Process Design Kit
\o 
\o This initiative is brought to you by the Semiconductor Research
\o Corporation (SRC), the National Science Foundation (NSF), Silicon
\o Integration Initiative (Si2), Mentor Graphics, and Synopsys.
\o 
\o This version of the kit was created by Rhett Davis, Paul Franzon,
\o Michael Bucher, Sunil Basavarajaiah, and Harun Demircioglu
\o of North Carolina State University, and James Stine and Ivan Castellanos
\o of Oklahoma State University.
\o 
\o Contributions and modifications to this kit are welcomed and encouraged.
\o 
\o Copyright 2007 - W. Rhett Davis, Paul Franzon, Michael Bucher,
\o                  and Sunil Basavarajaiah, North Carolina State University
\o Copyright 2008 - W. Rhett Davis, Michael Bucher, and Sunil Basavarajaiah,
\o                  North Carolina State University (ncsu_basekit subtree)
\o                  James Stine, and Ivan Castellanos,
\o                  and Oklahoma State University (osu_soc subtree)
\o Copyright 2011 - W. Rhett Davis, and Harun Demircioglu,
\o                  North Carolina State University
\o 
\o Licensed under the Apache License, Version 2.0 (the "License");
\o you may not use this file except in compliance with the License.
\o You may obtain a copy of the License at
\o 
\o     http://www.apache.org/licenses/LICENSE-2.0
\o 
\o Unless required by applicable law or agreed to in writing, software
\o distributed under the License is distributed on an "AS IS" BASIS,
\o WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
\o See the License for the specific language governing permissions and
\o limitations under the License.
\o ---------------------------------------------------------------------------
\o 
\o Done loading FreePDK customizations.
\p > 
\o Loading le.cxt 
\o Loading tilp.cxt 
\o Loading validator.cxt 
\o Loading vrf.cxt 
\o Loading multiTechPlugin.cxt 
\o Loading exportDie.cxt 
\# Loading perfDiag...
\# (PerfDiag): Set GDB path to environment variable 'gdbPath' (gdb).
\# The Health Monitor tool is installed. You can access it from CIW - Tools - Diagnostic Center or use the shell command 'cdsPerfDiag -p 2119171' to open it when Virtuoso freezes.
\# (PerfDiag): Use backtrace from GLIBC.
\i _axlRunServices()
\o Loading simui.cxt 
\o [2025-04-22 01:27:16.640 -0400] [PROCESS] [cadence.virtuoso.ade.services] - Netlist Service has successfully started. Waiting for incoming messages ... {"jobid": "9", "hostname": "ece-linlabsrv01.ece.gatech.edu", "processid": 2119171, "logfile": "/nethome/rgoel68/ECE3150/logs_rgoel68/logs0/Service9.log"}
\# Available memory:        165,316 MB at UTC 2025.04.22 05:27:20.684
\# Memory report: Maximum memory size now 165,761 MB at UTC 2025.04.22 05:27:20.684
\# Thread usage report: 43 active threads, active load 1.40 at UTC 2025.04.22 05:27:20.684
\# Memory report: using         445 MB, process size 2,412 MB at UTC 2025.04.22 05:27:20.684
\o [2025-04-22 01:32:17.046 -0400] [PROCESS] [cadence.virtuoso.ade.services.netlister] - Netlist Service process exits. {"jobid": "9", "hostname": "ece-linlabsrv01.ece.gatech.edu", "processid": 2119171, "logfile": "/nethome/rgoel68/ECE3150/logs_rgoel68/logs0/Service9.log"}
\o Loading vdsil.cxt 
\# Lic Summary:
\# [01:32:18.080544] Cdslmd servers:5280@ece-winlic.ece.gatech.edu:1910@ece-winlic.ece.gatech.edu:27020@ece-winlabsvcs.ece.gatech.edu:1055@ansyslic.ecs.gatech.edu
\# [01:32:18.080577] Feature usage summary:
\# Memory report: on exit            437 MB, process size 2,404 MB at UTC 2025.04.22 05:32:18.080
\# Memory report: peak usage         445 MB, process size 2,412 MB
