add wave -position end  sim:/fetch/clk
add wave -position end  sim:/fetch/rst
add wave -position end  sim:/fetch/propagated_ret_rti
add wave -position end  sim:/fetch/current_ret_rti
add wave -position end  sim:/fetch/Branching_sig
add wave -position end  sim:/fetch/Call_sig
add wave -position end  sim:/fetch/Hazard_sig
add wave -position end  sim:/fetch/Instruction
add wave -position end  sim:/fetch/New_PC
add wave -position end  sim:/fetch/Flush_sig
add wave -position end  sim:/fetch/Freeze_sig
add wave -position end  sim:/fetch/pc_rst_value
add wave -position end  sim:/fetch/old_pc
add wave -position end  sim:/fetch/New_PC_mux_out
add wave -position end  sim:/fetch/branching_call_sig
add wave -position end  sim:/fetch/addition_value
add wave -position end  sim:/fetch/pc_en
mem load -i C:/Users/donia/Uni/Senior-1/Spring/Architecture/Project/Code/Fetch/src/cache.mem /fetch/inst_cache/ram
force -freeze sim:/fetch/clk 1 0, 0 {5 ps} -r 10ps
force -freeze sim:/fetch/rst 1 0
force -freeze sim:/fetch/propagated_ret_rti 0 0
force -freeze sim:/fetch/current_ret_rti 0 0
force -freeze sim:/fetch/Branching_sig 0 0
force -freeze sim:/fetch/Call_sig 0 0
force -freeze sim:/fetch/Hazard_sig 0 0
run 10ps
force -freeze sim:/fetch/rst 0 0
run 10ps