0.6
2019.1
May 24 2019
14:51:52
/home/ugur/Desktop/lab_02/lab_02.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/ugur/Desktop/lab_02/lab_02.srcs/sources_1/new/modules.sv,1571575232,systemVerilog,,,,TestBench01;TestBench02;b_full_adder;b_full_substractor;full_adder_2bit;full_substractor_2bit;half_adder;half_substractor;s_full_adder;s_full_substractor,,,,,,,,
