// Seed: 1256800913
module module_0 (
    input uwire id_0,
    input wire id_1,
    output tri0 id_2,
    output supply1 id_3,
    output tri0 id_4,
    input wor id_5,
    input wire id_6,
    input wand id_7
);
  assign (pull1, pull0) id_3 = id_5;
  supply1 id_9;
  assign id_4 = 1;
  wor  id_10;
  wire id_11;
  assign id_10 = id_11 | id_9;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    output wire id_2,
    output supply1 id_3
);
  wire id_5;
  assign id_2 = 1;
  module_0(
      id_0, id_0, id_2, id_3, id_3, id_1, id_0, id_0
  );
endmodule
