#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_00000137f526fe90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000137f5271e70 .scope module, "tb" "tb" 3 109;
 .timescale -12 -12;
L_00000137f5240ee0 .functor NOT 1, L_00000137f52d8300, C4<0>, C4<0>, C4<0>;
L_00000137f5240d90 .functor XOR 32, L_00000137f52d8f80, L_00000137f52d9de0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000137f52409a0 .functor XOR 32, L_00000137f5240d90, L_00000137f52d8bc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000137f52c6880_0 .net *"_ivl_10", 31 0, L_00000137f52d8bc0;  1 drivers
v00000137f52c7500_0 .net *"_ivl_12", 31 0, L_00000137f52409a0;  1 drivers
v00000137f52c8040_0 .net *"_ivl_2", 31 0, L_00000137f52d9700;  1 drivers
v00000137f52c6380_0 .net *"_ivl_4", 31 0, L_00000137f52d8f80;  1 drivers
v00000137f52c7aa0_0 .net *"_ivl_6", 31 0, L_00000137f52d9de0;  1 drivers
v00000137f52c6f60_0 .net *"_ivl_8", 31 0, L_00000137f5240d90;  1 drivers
v00000137f52c7000_0 .net "areset", 0 0, L_00000137f5240e00;  1 drivers
v00000137f52c6920_0 .var "clk", 0 0;
v00000137f52c6240_0 .net "predict_history_dut", 31 0, v00000137f52c7280_0;  1 drivers
v00000137f52c66a0_0 .net "predict_history_ref", 31 0, v00000137f523dc60_0;  1 drivers
v00000137f52c69c0_0 .net "predict_taken", 0 0, L_00000137f52c73c0;  1 drivers
v00000137f52c6560_0 .net "predict_valid", 0 0, v00000137f52c7e60_0;  1 drivers
v00000137f52c6ba0_0 .var/2u "stats1", 159 0;
v00000137f52c7b40_0 .var/2u "strobe", 0 0;
v00000137f52c70a0_0 .net "tb_match", 0 0, L_00000137f52d8300;  1 drivers
v00000137f52c7320_0 .net "tb_mismatch", 0 0, L_00000137f5240ee0;  1 drivers
v00000137f52c7be0_0 .net "train_history", 31 0, L_00000137f52c7460;  1 drivers
v00000137f52c75a0_0 .net "train_mispredicted", 0 0, v00000137f52c6c40_0;  1 drivers
v00000137f52c6600_0 .net "train_taken", 0 0, L_00000137f52c80e0;  1 drivers
v00000137f52c7780_0 .net "wavedrom_enable", 0 0, v00000137f52c7dc0_0;  1 drivers
v00000137f52c7140_0 .net/2s "wavedrom_hide_after_time", 31 0, v00000137f52c78c0_0;  1 drivers
v00000137f52c71e0_0 .net "wavedrom_title", 511 0, v00000137f52c6a60_0;  1 drivers
L_00000137f52d9700 .concat [ 32 0 0 0], v00000137f523dc60_0;
L_00000137f52d8f80 .concat [ 32 0 0 0], v00000137f523dc60_0;
L_00000137f52d9de0 .concat [ 32 0 0 0], v00000137f52c7280_0;
L_00000137f52d8bc0 .concat [ 32 0 0 0], v00000137f523dc60_0;
L_00000137f52d8300 .cmp/eeq 32, L_00000137f52d9700, L_00000137f52409a0;
S_00000137f5272000 .scope module, "good1" "RefModule" 3 158, 4 2 0, S_00000137f5271e70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 1 "predict_taken";
    .port_info 4 /OUTPUT 32 "predict_history";
    .port_info 5 /INPUT 1 "train_mispredicted";
    .port_info 6 /INPUT 1 "train_taken";
    .port_info 7 /INPUT 32 "train_history";
v00000137f523e520_0 .net "areset", 0 0, L_00000137f5240e00;  alias, 1 drivers
v00000137f523d6c0_0 .net "clk", 0 0, v00000137f52c6920_0;  1 drivers
v00000137f523dc60_0 .var "predict_history", 31 0;
v00000137f523d760_0 .net "predict_taken", 0 0, L_00000137f52c73c0;  alias, 1 drivers
v00000137f523dd00_0 .net "predict_valid", 0 0, v00000137f52c7e60_0;  alias, 1 drivers
v00000137f523dda0_0 .net "train_history", 31 0, L_00000137f52c7460;  alias, 1 drivers
v00000137f523e020_0 .net "train_mispredicted", 0 0, v00000137f52c6c40_0;  alias, 1 drivers
v00000137f523d800_0 .net "train_taken", 0 0, L_00000137f52c80e0;  alias, 1 drivers
E_00000137f526e060 .event posedge, v00000137f523e520_0, v00000137f523d6c0_0;
S_00000137f5272920 .scope module, "stim1" "stimulus_gen" 3 149, 3 5 0, S_00000137f5271e70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 1 "predict_taken";
    .port_info 4 /OUTPUT 1 "train_mispredicted";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 32 "train_history";
    .port_info 7 /INPUT 1 "tb_match";
    .port_info 8 /OUTPUT 512 "wavedrom_title";
    .port_info 9 /OUTPUT 1 "wavedrom_enable";
    .port_info 10 /OUTPUT 32 "wavedrom_hide_after_time";
L_00000137f5240e00 .functor BUFZ 1, v00000137f52c6740_0, C4<0>, C4<0>, C4<0>;
L_00000137f5640118 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v00000137f523da80_0 .net *"_ivl_10", 31 0, L_00000137f5640118;  1 drivers
L_00000137f5640088 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v00000137f523e200_0 .net *"_ivl_2", 0 0, L_00000137f5640088;  1 drivers
L_00000137f56400d0 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v00000137f52c67e0_0 .net *"_ivl_6", 0 0, L_00000137f56400d0;  1 drivers
v00000137f52c64c0_0 .net "areset", 0 0, L_00000137f5240e00;  alias, 1 drivers
v00000137f52c76e0_0 .net "clk", 0 0, v00000137f52c6920_0;  alias, 1 drivers
v00000137f52c7960_0 .net "predict_taken", 0 0, L_00000137f52c73c0;  alias, 1 drivers
v00000137f52c6ec0_0 .var "predict_taken_r", 0 0;
v00000137f52c7e60_0 .var "predict_valid", 0 0;
v00000137f52c6740_0 .var "reset", 0 0;
v00000137f52c7c80_0 .net "tb_match", 0 0, L_00000137f52d8300;  alias, 1 drivers
v00000137f52c6b00_0 .net "train_history", 31 0, L_00000137f52c7460;  alias, 1 drivers
v00000137f52c6ce0_0 .var "train_history_r", 31 0;
v00000137f52c6c40_0 .var "train_mispredicted", 0 0;
v00000137f52c7d20_0 .net "train_taken", 0 0, L_00000137f52c80e0;  alias, 1 drivers
v00000137f52c7820_0 .var "train_taken_r", 0 0;
v00000137f52c7dc0_0 .var "wavedrom_enable", 0 0;
v00000137f52c78c0_0 .var/2s "wavedrom_hide_after_time", 31 0;
v00000137f52c6a60_0 .var "wavedrom_title", 511 0;
E_00000137f526dfe0/0 .event negedge, v00000137f523d6c0_0;
E_00000137f526dfe0/1 .event posedge, v00000137f523d6c0_0;
E_00000137f526dfe0 .event/or E_00000137f526dfe0/0, E_00000137f526dfe0/1;
L_00000137f52c73c0 .functor MUXZ 1, L_00000137f5640088, v00000137f52c6ec0_0, v00000137f52c7e60_0, C4<>;
L_00000137f52c80e0 .functor MUXZ 1, L_00000137f56400d0, v00000137f52c7820_0, v00000137f52c6c40_0, C4<>;
L_00000137f52c7460 .functor MUXZ 32, L_00000137f5640118, v00000137f52c6ce0_0, v00000137f52c6c40_0, C4<>;
S_00000137f5272ab0 .scope task, "reset_test" "reset_test" 3 37, 3 37 0, S_00000137f5272920;
 .timescale -12 -12;
v00000137f523de40_0 .var/2u "arfail", 0 0;
v00000137f523e160_0 .var "async", 0 0;
v00000137f523d8a0_0 .var/2u "datafail", 0 0;
v00000137f523dee0_0 .var/2u "srfail", 0 0;
E_00000137f526e1e0 .event posedge, v00000137f523d6c0_0;
E_00000137f526e560 .event negedge, v00000137f523d6c0_0;
TD_tb.stim1.reset_test ;
    %wait E_00000137f526e1e0;
    %wait E_00000137f526e1e0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000137f52c6740_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000137f526e1e0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_00000137f526e560;
    %load/vec4 v00000137f52c7c80_0;
    %nor/r;
    %cast2;
    %store/vec4 v00000137f523d8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000137f52c6740_0, 0;
    %wait E_00000137f526e1e0;
    %load/vec4 v00000137f52c7c80_0;
    %nor/r;
    %cast2;
    %store/vec4 v00000137f523de40_0, 0, 1;
    %wait E_00000137f526e1e0;
    %load/vec4 v00000137f52c7c80_0;
    %nor/r;
    %cast2;
    %store/vec4 v00000137f523dee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000137f52c6740_0, 0;
    %load/vec4 v00000137f523dee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 51 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000137f523de40_0;
    %load/vec4 v00000137f523e160_0;
    %load/vec4 v00000137f523d8a0_0;
    %nor/r;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v00000137f523e160_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %vpi_call/w 3 53 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_00000137f4eee5e0 .scope task, "wavedrom_start" "wavedrom_start" 3 28, 3 28 0, S_00000137f5272920;
 .timescale -12 -12;
v00000137f523d940_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_00000137f4eee770 .scope task, "wavedrom_stop" "wavedrom_stop" 3 31, 3 31 0, S_00000137f5272920;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_00000137f4eee900 .scope module, "top_module1" "TopModule" 3 168, 5 3 0, S_00000137f5271e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 1 "predict_taken";
    .port_info 4 /OUTPUT 32 "predict_history";
    .port_info 5 /INPUT 1 "train_mispredicted";
    .port_info 6 /INPUT 1 "train_taken";
    .port_info 7 /INPUT 32 "train_history";
v00000137f52c7640_0 .net "areset", 0 0, L_00000137f5240e00;  alias, 1 drivers
v00000137f52c7a00_0 .net "clk", 0 0, v00000137f52c6920_0;  alias, 1 drivers
v00000137f52c7280_0 .var "history_reg", 31 0;
v00000137f52c7f00_0 .net "predict_history", 31 0, v00000137f52c7280_0;  alias, 1 drivers
v00000137f52c7fa0_0 .net "predict_taken", 0 0, L_00000137f52c73c0;  alias, 1 drivers
v00000137f52c6d80_0 .net "predict_valid", 0 0, v00000137f52c7e60_0;  alias, 1 drivers
v00000137f52c62e0_0 .net "train_history", 31 0, L_00000137f52c7460;  alias, 1 drivers
v00000137f52c6e20_0 .net "train_mispredicted", 0 0, v00000137f52c6c40_0;  alias, 1 drivers
v00000137f52c6420_0 .net "train_taken", 0 0, L_00000137f52c80e0;  alias, 1 drivers
S_00000137f5265870 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 180, 3 180 0, S_00000137f5271e70;
 .timescale -12 -12;
E_00000137f526e7e0 .event edge, v00000137f52c7b40_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.9, 5;
    %jmp/1 T_3.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v00000137f52c7b40_0;
    %nor/r;
    %assign/vec4 v00000137f52c7b40_0, 0;
    %wait E_00000137f526e7e0;
    %jmp T_3.8;
T_3.9 ;
    %pop/vec4 1;
    %end;
    .scope S_00000137f5272920;
T_4 ;
    %wait E_00000137f526e1e0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000137f52c6740_0, 0;
    %wait E_00000137f526e1e0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000137f52c6740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000137f52c6ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000137f52c7e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000137f52c6c40_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v00000137f52c6ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000137f52c7820_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000137f523e160_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_00000137f5272ab0;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_00000137f4eee770;
    %join;
    %wait E_00000137f526e1e0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000137f52c6740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000137f52c7e60_0, 0;
    %pushi/vec4 2, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000137f526e1e0;
    %vpi_func 3 86 "$urandom" 32 {0 0 0};
    %pad/u 2;
    %split/vec4 1;
    %assign/vec4 v00000137f52c6ec0_0, 0;
    %assign/vec4 v00000137f52c7e60_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000137f52c6740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000137f52c7e60_0, 0;
    %pushi/vec4 6, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000137f526e1e0;
    %vpi_func 3 89 "$urandom" 32 {0 0 0};
    %pad/u 1;
    %assign/vec4 v00000137f52c6ec0_0, 0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000137f52c7e60_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000137f526e1e0;
    %vpi_func 3 91 "$urandom" 32 {0 0 0};
    %pad/u 1;
    %assign/vec4 v00000137f52c6ec0_0, 0;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000137f52c7e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000137f52c6c40_0, 0;
    %wait E_00000137f526e1e0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000137f52c6c40_0, 0;
    %pushi/vec4 6, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000137f526e1e0;
    %vpi_func 3 95 "$urandom" 32 {0 0 0};
    %pad/u 1;
    %assign/vec4 v00000137f52c6ec0_0, 0;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_00000137f4eee770;
    %join;
    %pushi/vec4 2000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000137f526dfe0;
    %vpi_func 3 99 "$urandom" 32 {0 0 0};
    %pad/u 3;
    %split/vec4 1;
    %assign/vec4 v00000137f52c7820_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000137f52c6ec0_0, 0;
    %assign/vec4 v00000137f52c7e60_0, 0;
    %vpi_func 3 100 "$urandom" 32 {0 0 0};
    %assign/vec4 v00000137f52c6ce0_0, 0;
    %vpi_func 3 101 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v00000137f52c6c40_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 104 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_00000137f5272000;
T_5 ;
    %wait E_00000137f526e060;
    %load/vec4 v00000137f523e520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000137f523dc60_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000137f523e020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v00000137f523dda0_0;
    %load/vec4 v00000137f523d800_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000137f523dc60_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v00000137f523dd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v00000137f523dc60_0;
    %load/vec4 v00000137f523d760_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000137f523dc60_0, 0;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000137f4eee900;
T_6 ;
    %wait E_00000137f526e060;
    %load/vec4 v00000137f52c7640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000137f52c7280_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000137f52c6d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v00000137f52c7280_0;
    %parti/s 31, 1, 2;
    %load/vec4 v00000137f52c7fa0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000137f52c7280_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v00000137f52c6e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v00000137f52c62e0_0;
    %load/vec4 v00000137f52c6420_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000137f52c7280_0, 0;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000137f5271e70;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000137f52c6920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000137f52c7b40_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_00000137f5271e70;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v00000137f52c6920_0;
    %inv;
    %store/vec4 v00000137f52c6920_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_00000137f5271e70;
T_9 ;
    %vpi_call/w 3 141 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 142 "$dumpvars", 32'sb00000000000000000000000000000001, v00000137f52c76e0_0, v00000137f52c7320_0, v00000137f52c6920_0, v00000137f52c7000_0, v00000137f52c6560_0, v00000137f52c69c0_0, v00000137f52c75a0_0, v00000137f52c6600_0, v00000137f52c7be0_0, v00000137f52c66a0_0, v00000137f52c6240_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_00000137f5271e70;
T_10 ;
    %load/vec4 v00000137f52c6ba0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", &PV<v00000137f52c6ba0_0, 64, 32>, &PV<v00000137f52c6ba0_0, 32, 32> {0 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_10.1 ;
    %vpi_call/w 3 192 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v00000137f52c6ba0_0, 128, 32>, &PV<v00000137f52c6ba0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 193 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 194 "$display", "Mismatches: %1d in %1d samples", &PV<v00000137f52c6ba0_0, 128, 32>, &PV<v00000137f52c6ba0_0, 0, 32> {0 0 0};
    %end;
    .thread T_10, $final;
    .scope S_00000137f5271e70;
T_11 ;
    %wait E_00000137f526dfe0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000137f52c6ba0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000137f52c6ba0_0, 4, 32;
    %load/vec4 v00000137f52c70a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v00000137f52c6ba0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 205 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000137f52c6ba0_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000137f52c6ba0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000137f52c6ba0_0, 4, 32;
T_11.0 ;
    %load/vec4 v00000137f52c66a0_0;
    %load/vec4 v00000137f52c66a0_0;
    %load/vec4 v00000137f52c6240_0;
    %xor;
    %load/vec4 v00000137f52c66a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v00000137f52c6ba0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 209 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000137f52c6ba0_0, 4, 32;
T_11.6 ;
    %load/vec4 v00000137f52c6ba0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000137f52c6ba0_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000137f5271e70;
T_12 ;
    %delay 1000000, 0;
    %vpi_call/w 3 217 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 218 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob118_history_shift_test.sv";
    "dataset_code-complete-iccad2023/Prob118_history_shift_ref.sv";
    "results\gemma3_12b_0shot_temp0.0\Prob118_history_shift/Prob118_history_shift_sample01.sv";
