library verilog;
use verilog.vl_types.all;
entity fsm is
    generic(
        state0          : integer := 10;
        state1          : integer := 2;
        state2          : integer := 6;
        state3          : integer := 4;
        state4          : integer := 5
    );
    port(
        req             : in     vl_logic;
        clk             : in     vl_logic;
        ras             : out    vl_logic;
        mux             : out    vl_logic;
        cas             : out    vl_logic
    );
end fsm;
