

================================================================
== Vitis HLS Report for 'correlator_Pipeline_Process_Frame_Loop'
================================================================
* Date:           Sat Jan 10 14:44:58 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_correlator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.400 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1029|     1029|  10.290 us|  10.290 us|  1029|  1029|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Process_Frame_Loop  |     1027|     1027|         5|          1|          1|  1024|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.33>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:59]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %din_data_3, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %din_data_2, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %din_data_1, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %din_data_0, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln76_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %zext_ln76"   --->   Operation 29 'read' 'zext_ln76_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.29ns)   --->   "%store_ln59 = store i11 0, i11 %i" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:59]   --->   Operation 30 'store' 'store_ln59' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc137"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%i_1 = load i11 %i" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76]   --->   Operation 32 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.48ns)   --->   "%icmp_ln59 = icmp_eq  i11 %i_1, i11 1024" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:59]   --->   Operation 33 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.48ns)   --->   "%add_ln59 = add i11 %i_1, i11 1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:59]   --->   Operation 34 'add' 'add_ln59' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %for.inc137.split, void %for.end139.exitStub" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:59]   --->   Operation 35 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.48ns)   --->   "%add_ln76 = add i11 %zext_ln76_read, i11 %i_1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76]   --->   Operation 36 'add' 'add_ln76' <Predicate = (!icmp_ln59)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%packed = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %din_data_0" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:63]   --->   Operation 37 'read' 'packed' <Predicate = (!icmp_ln59)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%i_2 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %packed, i32 16, i32 31" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_io.cpp:6->/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:63]   --->   Operation 38 'partselect' 'i_2' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%q = trunc i32 %packed" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_io.cpp:7->/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:63]   --->   Operation 39 'trunc' 'q' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%packed_1 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %din_data_1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:64]   --->   Operation 40 'read' 'packed_1' <Predicate = (!icmp_ln59)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%i_3 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %packed_1, i32 16, i32 31" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_io.cpp:6->/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:64]   --->   Operation 41 'partselect' 'i_3' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%q_1 = trunc i32 %packed_1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_io.cpp:7->/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:64]   --->   Operation 42 'trunc' 'q_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.00ns)   --->   "%packed_2 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %din_data_2" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:65]   --->   Operation 43 'read' 'packed_2' <Predicate = (!icmp_ln59)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%i_4 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %packed_2, i32 16, i32 31" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_io.cpp:6->/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:65]   --->   Operation 44 'partselect' 'i_4' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%q_2 = trunc i32 %packed_2" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_io.cpp:7->/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:65]   --->   Operation 45 'trunc' 'q_2' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.00ns)   --->   "%packed_3 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %din_data_3" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:66]   --->   Operation 46 'read' 'packed_3' <Predicate = (!icmp_ln59)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%i_5 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %packed_3, i32 16, i32 31" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_io.cpp:6->/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:66]   --->   Operation 47 'partselect' 'i_5' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%q_3 = trunc i32 %packed_3" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_io.cpp:7->/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:66]   --->   Operation 48 'trunc' 'q_3' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.58ns) (grouped into DSP with root node add_ln389_5)   --->   "%sub_ln699 = sub i16 0, i16 %q_1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:70]   --->   Operation 49 'sub' 'sub_ln699' <Predicate = (!icmp_ln59)> <Delay = 1.58> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 50 [3/3] (0.98ns) (grouped into DSP with root node add_ln389)   --->   "%mul_ln389_1 = mul i16 %q, i16 %q" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76]   --->   Operation 50 'mul' 'mul_ln389_1' <Predicate = (!icmp_ln59)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 51 [3/3] (0.98ns) (grouped into DSP with root node add_ln389_1)   --->   "%mul_ln389_3 = mul i16 %q_1, i16 %q_1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:77]   --->   Operation 51 'mul' 'mul_ln389_3' <Predicate = (!icmp_ln59)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 52 [3/3] (0.98ns) (grouped into DSP with root node add_ln389_2)   --->   "%mul_ln389_5 = mul i16 %q_2, i16 %q_2" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:78]   --->   Operation 52 'mul' 'mul_ln389_5' <Predicate = (!icmp_ln59)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 53 [3/3] (0.98ns) (grouped into DSP with root node add_ln389_3)   --->   "%mul_ln389_7 = mul i16 %q_3, i16 %q_3" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:79]   --->   Operation 53 'mul' 'mul_ln389_7' <Predicate = (!icmp_ln59)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 54 [3/3] (0.98ns) (grouped into DSP with root node add_ln389_4)   --->   "%mul_ln389_9 = mul i16 %q, i16 %q_1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:81]   --->   Operation 54 'mul' 'mul_ln389_9' <Predicate = (!icmp_ln59)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 55 [3/3] (0.98ns) (grouped into DSP with root node add_ln389_5)   --->   "%mul_ln389_10 = mul i16 %i_2, i16 %sub_ln699" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:81]   --->   Operation 55 'mul' 'mul_ln389_10' <Predicate = (!icmp_ln59)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 56 [3/3] (0.98ns) (grouped into DSP with root node add_ln389_6)   --->   "%mul_ln389_13 = mul i16 %q, i16 %q_2" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:82]   --->   Operation 56 'mul' 'mul_ln389_13' <Predicate = (!icmp_ln59)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 57 [3/3] (0.98ns) (grouped into DSP with root node add_ln389_7)   --->   "%mul_ln389_15 = mul i16 %i_4, i16 %q" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:82]   --->   Operation 57 'mul' 'mul_ln389_15' <Predicate = (!icmp_ln59)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 58 [3/3] (0.98ns) (grouped into DSP with root node add_ln389_8)   --->   "%mul_ln389_17 = mul i16 %q, i16 %q_3" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:83]   --->   Operation 58 'mul' 'mul_ln389_17' <Predicate = (!icmp_ln59)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 59 [3/3] (0.98ns) (grouped into DSP with root node add_ln389_9)   --->   "%mul_ln389_19 = mul i16 %i_5, i16 %q" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:83]   --->   Operation 59 'mul' 'mul_ln389_19' <Predicate = (!icmp_ln59)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 60 [3/3] (0.98ns) (grouped into DSP with root node add_ln389_10)   --->   "%mul_ln389_21 = mul i16 %q_1, i16 %q_2" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:84]   --->   Operation 60 'mul' 'mul_ln389_21' <Predicate = (!icmp_ln59)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 61 [3/3] (0.98ns) (grouped into DSP with root node add_ln389_11)   --->   "%mul_ln389_23 = mul i16 %i_4, i16 %q_1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:84]   --->   Operation 61 'mul' 'mul_ln389_23' <Predicate = (!icmp_ln59)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 62 [3/3] (0.98ns) (grouped into DSP with root node add_ln389_12)   --->   "%mul_ln389_25 = mul i16 %q_1, i16 %q_3" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:85]   --->   Operation 62 'mul' 'mul_ln389_25' <Predicate = (!icmp_ln59)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 63 [3/3] (0.98ns) (grouped into DSP with root node add_ln389_13)   --->   "%mul_ln389_27 = mul i16 %i_5, i16 %q_1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:85]   --->   Operation 63 'mul' 'mul_ln389_27' <Predicate = (!icmp_ln59)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 64 [3/3] (0.98ns) (grouped into DSP with root node add_ln389_14)   --->   "%mul_ln389_29 = mul i16 %q_2, i16 %q_3" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:86]   --->   Operation 64 'mul' 'mul_ln389_29' <Predicate = (!icmp_ln59)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 65 [3/3] (0.98ns) (grouped into DSP with root node add_ln389_15)   --->   "%mul_ln389_31 = mul i16 %i_5, i16 %q_2" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:86]   --->   Operation 65 'mul' 'mul_ln389_31' <Predicate = (!icmp_ln59)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 66 [1/1] (1.29ns)   --->   "%store_ln59 = store i11 %add_ln59, i11 %i" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:59]   --->   Operation 66 'store' 'store_ln59' <Predicate = (!icmp_ln59)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 1.54>
ST_2 : Operation 67 [1/1] (1.54ns)   --->   "%sub_ln699_1 = sub i16 0, i16 %q_2" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:71]   --->   Operation 67 'sub' 'sub_ln699_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (1.54ns)   --->   "%sub_ln699_2 = sub i16 0, i16 %q_3" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:72]   --->   Operation 68 'sub' 'sub_ln699_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [2/3] (0.98ns) (grouped into DSP with root node add_ln389)   --->   "%mul_ln389_1 = mul i16 %q, i16 %q" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76]   --->   Operation 69 'mul' 'mul_ln389_1' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 70 [2/3] (0.98ns) (grouped into DSP with root node add_ln389_1)   --->   "%mul_ln389_3 = mul i16 %q_1, i16 %q_1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:77]   --->   Operation 70 'mul' 'mul_ln389_3' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 71 [2/3] (0.98ns) (grouped into DSP with root node add_ln389_2)   --->   "%mul_ln389_5 = mul i16 %q_2, i16 %q_2" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:78]   --->   Operation 71 'mul' 'mul_ln389_5' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 72 [2/3] (0.98ns) (grouped into DSP with root node add_ln389_3)   --->   "%mul_ln389_7 = mul i16 %q_3, i16 %q_3" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:79]   --->   Operation 72 'mul' 'mul_ln389_7' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 73 [2/3] (0.98ns) (grouped into DSP with root node add_ln389_4)   --->   "%mul_ln389_9 = mul i16 %q, i16 %q_1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:81]   --->   Operation 73 'mul' 'mul_ln389_9' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 74 [2/3] (0.98ns) (grouped into DSP with root node add_ln389_5)   --->   "%mul_ln389_10 = mul i16 %i_2, i16 %sub_ln699" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:81]   --->   Operation 74 'mul' 'mul_ln389_10' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 75 [2/3] (0.98ns) (grouped into DSP with root node add_ln389_6)   --->   "%mul_ln389_13 = mul i16 %q, i16 %q_2" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:82]   --->   Operation 75 'mul' 'mul_ln389_13' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 76 [2/3] (0.98ns) (grouped into DSP with root node add_ln389_7)   --->   "%mul_ln389_15 = mul i16 %i_4, i16 %q" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:82]   --->   Operation 76 'mul' 'mul_ln389_15' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 77 [2/3] (0.98ns) (grouped into DSP with root node add_ln389_8)   --->   "%mul_ln389_17 = mul i16 %q, i16 %q_3" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:83]   --->   Operation 77 'mul' 'mul_ln389_17' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 78 [2/3] (0.98ns) (grouped into DSP with root node add_ln389_9)   --->   "%mul_ln389_19 = mul i16 %i_5, i16 %q" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:83]   --->   Operation 78 'mul' 'mul_ln389_19' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 79 [2/3] (0.98ns) (grouped into DSP with root node add_ln389_10)   --->   "%mul_ln389_21 = mul i16 %q_1, i16 %q_2" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:84]   --->   Operation 79 'mul' 'mul_ln389_21' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 80 [2/3] (0.98ns) (grouped into DSP with root node add_ln389_11)   --->   "%mul_ln389_23 = mul i16 %i_4, i16 %q_1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:84]   --->   Operation 80 'mul' 'mul_ln389_23' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 81 [2/3] (0.98ns) (grouped into DSP with root node add_ln389_12)   --->   "%mul_ln389_25 = mul i16 %q_1, i16 %q_3" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:85]   --->   Operation 81 'mul' 'mul_ln389_25' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 82 [2/3] (0.98ns) (grouped into DSP with root node add_ln389_13)   --->   "%mul_ln389_27 = mul i16 %i_5, i16 %q_1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:85]   --->   Operation 82 'mul' 'mul_ln389_27' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 83 [2/3] (0.98ns) (grouped into DSP with root node add_ln389_14)   --->   "%mul_ln389_29 = mul i16 %q_2, i16 %q_3" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:86]   --->   Operation 83 'mul' 'mul_ln389_29' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 84 [2/3] (0.98ns) (grouped into DSP with root node add_ln389_15)   --->   "%mul_ln389_31 = mul i16 %i_5, i16 %q_2" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:86]   --->   Operation 84 'mul' 'mul_ln389_31' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 6.40>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln76_1 = zext i11 %add_ln76" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76]   --->   Operation 85 'zext' 'zext_ln76_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_40 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19, i64 0, i64 %zext_ln76_1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76]   --->   Operation 86 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_41 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18, i64 0, i64 %zext_ln76_1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76]   --->   Operation 87 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_42 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13, i64 0, i64 %zext_ln76_1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76]   --->   Operation 88 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_43 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12, i64 0, i64 %zext_ln76_1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76]   --->   Operation 89 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_44 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11, i64 0, i64 %zext_ln76_1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76]   --->   Operation 90 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_45 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10, i64 0, i64 %zext_ln76_1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76]   --->   Operation 91 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_46 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9, i64 0, i64 %zext_ln76_1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76]   --->   Operation 92 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_47 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8, i64 0, i64 %zext_ln76_1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76]   --->   Operation 93 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_48 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7, i64 0, i64 %zext_ln76_1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76]   --->   Operation 94 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_49 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6, i64 0, i64 %zext_ln76_1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76]   --->   Operation 95 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_50 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5, i64 0, i64 %zext_ln76_1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76]   --->   Operation 96 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_51 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4, i64 0, i64 %zext_ln76_1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76]   --->   Operation 97 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_52 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3, i64 0, i64 %zext_ln76_1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76]   --->   Operation 98 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_53 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2, i64 0, i64 %zext_ln76_1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76]   --->   Operation 99 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_54 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1, i64 0, i64 %zext_ln76_1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76]   --->   Operation 100 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_55 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea, i64 0, i64 %zext_ln76_1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76]   --->   Operation 101 'getelementptr' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (4.64ns)   --->   "%mul_ln389 = mul i16 %i_2, i16 %i_2" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76]   --->   Operation 102 'mul' 'mul_ln389' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/3] (0.00ns) (grouped into DSP with root node add_ln389)   --->   "%mul_ln389_1 = mul i16 %q, i16 %q" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76]   --->   Operation 103 'mul' 'mul_ln389_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 104 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln389 = add i16 %mul_ln389, i16 %mul_ln389_1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76]   --->   Operation 104 'add' 'add_ln389' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 105 [2/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_56 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_40" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76]   --->   Operation 105 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_56' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_3 : Operation 106 [1/1] (4.64ns)   --->   "%mul_ln389_2 = mul i16 %i_3, i16 %i_3" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:77]   --->   Operation 106 'mul' 'mul_ln389_2' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/3] (0.00ns) (grouped into DSP with root node add_ln389_1)   --->   "%mul_ln389_3 = mul i16 %q_1, i16 %q_1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:77]   --->   Operation 107 'mul' 'mul_ln389_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 108 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln389_1 = add i16 %mul_ln389_2, i16 %mul_ln389_3" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:77]   --->   Operation 108 'add' 'add_ln389_1' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 109 [2/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_57 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_41" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:77]   --->   Operation 109 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_57' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_3 : Operation 110 [1/1] (4.64ns)   --->   "%mul_ln389_4 = mul i16 %i_4, i16 %i_4" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:78]   --->   Operation 110 'mul' 'mul_ln389_4' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/3] (0.00ns) (grouped into DSP with root node add_ln389_2)   --->   "%mul_ln389_5 = mul i16 %q_2, i16 %q_2" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:78]   --->   Operation 111 'mul' 'mul_ln389_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 112 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln389_2 = add i16 %mul_ln389_4, i16 %mul_ln389_5" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:78]   --->   Operation 112 'add' 'add_ln389_2' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 113 [2/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_58 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_48" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:78]   --->   Operation 113 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_58' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_3 : Operation 114 [1/1] (4.64ns)   --->   "%mul_ln389_6 = mul i16 %i_5, i16 %i_5" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:79]   --->   Operation 114 'mul' 'mul_ln389_6' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/3] (0.00ns) (grouped into DSP with root node add_ln389_3)   --->   "%mul_ln389_7 = mul i16 %q_3, i16 %q_3" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:79]   --->   Operation 115 'mul' 'mul_ln389_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 116 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln389_3 = add i16 %mul_ln389_6, i16 %mul_ln389_7" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:79]   --->   Operation 116 'add' 'add_ln389_3' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 117 [2/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_59 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_49" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:79]   --->   Operation 117 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_59' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_3 : Operation 118 [1/1] (4.64ns)   --->   "%mul_ln389_8 = mul i16 %i_3, i16 %i_2" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:81]   --->   Operation 118 'mul' 'mul_ln389_8' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/3] (0.00ns) (grouped into DSP with root node add_ln389_4)   --->   "%mul_ln389_9 = mul i16 %q, i16 %q_1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:81]   --->   Operation 119 'mul' 'mul_ln389_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 120 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln389_4 = add i16 %mul_ln389_8, i16 %mul_ln389_9" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:81]   --->   Operation 120 'add' 'add_ln389_4' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 121 [1/3] (0.00ns) (grouped into DSP with root node add_ln389_5)   --->   "%mul_ln389_10 = mul i16 %i_2, i16 %sub_ln699" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:81]   --->   Operation 121 'mul' 'mul_ln389_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 122 [1/1] (4.64ns)   --->   "%mul_ln389_11 = mul i16 %i_3, i16 %q" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:81]   --->   Operation 122 'mul' 'mul_ln389_11' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln389_5 = add i16 %mul_ln389_10, i16 %mul_ln389_11" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:81]   --->   Operation 123 'add' 'add_ln389_5' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 124 [2/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_60 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_50" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:81]   --->   Operation 124 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_60' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_3 : Operation 125 [2/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_61 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_42" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:81]   --->   Operation 125 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_61' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_3 : Operation 126 [1/1] (4.64ns)   --->   "%mul_ln389_12 = mul i16 %i_4, i16 %i_2" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:82]   --->   Operation 126 'mul' 'mul_ln389_12' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/3] (0.00ns) (grouped into DSP with root node add_ln389_6)   --->   "%mul_ln389_13 = mul i16 %q, i16 %q_2" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:82]   --->   Operation 127 'mul' 'mul_ln389_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 128 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln389_6 = add i16 %mul_ln389_12, i16 %mul_ln389_13" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:82]   --->   Operation 128 'add' 'add_ln389_6' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 129 [1/1] (4.64ns)   --->   "%mul_ln389_14 = mul i16 %i_2, i16 %sub_ln699_1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:82]   --->   Operation 129 'mul' 'mul_ln389_14' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/3] (0.00ns) (grouped into DSP with root node add_ln389_7)   --->   "%mul_ln389_15 = mul i16 %i_4, i16 %q" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:82]   --->   Operation 130 'mul' 'mul_ln389_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 131 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln389_7 = add i16 %mul_ln389_14, i16 %mul_ln389_15" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:82]   --->   Operation 131 'add' 'add_ln389_7' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 132 [2/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_62 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_51" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:82]   --->   Operation 132 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_62' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_3 : Operation 133 [2/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_63 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_43" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:82]   --->   Operation 133 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_63' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_3 : Operation 134 [1/1] (4.64ns)   --->   "%mul_ln389_16 = mul i16 %i_5, i16 %i_2" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:83]   --->   Operation 134 'mul' 'mul_ln389_16' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/3] (0.00ns) (grouped into DSP with root node add_ln389_8)   --->   "%mul_ln389_17 = mul i16 %q, i16 %q_3" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:83]   --->   Operation 135 'mul' 'mul_ln389_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 136 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln389_8 = add i16 %mul_ln389_16, i16 %mul_ln389_17" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:83]   --->   Operation 136 'add' 'add_ln389_8' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 137 [1/1] (4.64ns)   --->   "%mul_ln389_18 = mul i16 %i_2, i16 %sub_ln699_2" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:83]   --->   Operation 137 'mul' 'mul_ln389_18' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/3] (0.00ns) (grouped into DSP with root node add_ln389_9)   --->   "%mul_ln389_19 = mul i16 %i_5, i16 %q" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:83]   --->   Operation 138 'mul' 'mul_ln389_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 139 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln389_9 = add i16 %mul_ln389_18, i16 %mul_ln389_19" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:83]   --->   Operation 139 'add' 'add_ln389_9' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 140 [2/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_64 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_52" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:83]   --->   Operation 140 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_64' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_3 : Operation 141 [2/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_65 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_44" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:83]   --->   Operation 141 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_65' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_3 : Operation 142 [1/1] (4.64ns)   --->   "%mul_ln389_20 = mul i16 %i_4, i16 %i_3" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:84]   --->   Operation 142 'mul' 'mul_ln389_20' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/3] (0.00ns) (grouped into DSP with root node add_ln389_10)   --->   "%mul_ln389_21 = mul i16 %q_1, i16 %q_2" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:84]   --->   Operation 143 'mul' 'mul_ln389_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 144 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln389_10 = add i16 %mul_ln389_20, i16 %mul_ln389_21" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:84]   --->   Operation 144 'add' 'add_ln389_10' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 145 [1/1] (4.64ns)   --->   "%mul_ln389_22 = mul i16 %i_3, i16 %sub_ln699_1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:84]   --->   Operation 145 'mul' 'mul_ln389_22' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/3] (0.00ns) (grouped into DSP with root node add_ln389_11)   --->   "%mul_ln389_23 = mul i16 %i_4, i16 %q_1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:84]   --->   Operation 146 'mul' 'mul_ln389_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 147 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln389_11 = add i16 %mul_ln389_22, i16 %mul_ln389_23" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:84]   --->   Operation 147 'add' 'add_ln389_11' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 148 [2/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_66 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_53" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:84]   --->   Operation 148 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_66' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_3 : Operation 149 [2/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_67 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_45" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:84]   --->   Operation 149 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_67' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_3 : Operation 150 [1/1] (4.64ns)   --->   "%mul_ln389_24 = mul i16 %i_5, i16 %i_3" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:85]   --->   Operation 150 'mul' 'mul_ln389_24' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/3] (0.00ns) (grouped into DSP with root node add_ln389_12)   --->   "%mul_ln389_25 = mul i16 %q_1, i16 %q_3" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:85]   --->   Operation 151 'mul' 'mul_ln389_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 152 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln389_12 = add i16 %mul_ln389_24, i16 %mul_ln389_25" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:85]   --->   Operation 152 'add' 'add_ln389_12' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 153 [1/1] (4.64ns)   --->   "%mul_ln389_26 = mul i16 %i_3, i16 %sub_ln699_2" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:85]   --->   Operation 153 'mul' 'mul_ln389_26' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/3] (0.00ns) (grouped into DSP with root node add_ln389_13)   --->   "%mul_ln389_27 = mul i16 %i_5, i16 %q_1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:85]   --->   Operation 154 'mul' 'mul_ln389_27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 155 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln389_13 = add i16 %mul_ln389_26, i16 %mul_ln389_27" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:85]   --->   Operation 155 'add' 'add_ln389_13' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 156 [2/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_68 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_54" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:85]   --->   Operation 156 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_68' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_3 : Operation 157 [2/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_69 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_46" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:85]   --->   Operation 157 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_69' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_3 : Operation 158 [1/1] (4.64ns)   --->   "%mul_ln389_28 = mul i16 %i_5, i16 %i_4" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:86]   --->   Operation 158 'mul' 'mul_ln389_28' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/3] (0.00ns) (grouped into DSP with root node add_ln389_14)   --->   "%mul_ln389_29 = mul i16 %q_2, i16 %q_3" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:86]   --->   Operation 159 'mul' 'mul_ln389_29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 160 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln389_14 = add i16 %mul_ln389_28, i16 %mul_ln389_29" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:86]   --->   Operation 160 'add' 'add_ln389_14' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 161 [1/1] (4.64ns)   --->   "%mul_ln389_30 = mul i16 %i_4, i16 %sub_ln699_2" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:86]   --->   Operation 161 'mul' 'mul_ln389_30' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/3] (0.00ns) (grouped into DSP with root node add_ln389_15)   --->   "%mul_ln389_31 = mul i16 %i_5, i16 %q_2" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:86]   --->   Operation 162 'mul' 'mul_ln389_31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 163 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln389_15 = add i16 %mul_ln389_30, i16 %mul_ln389_31" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:86]   --->   Operation 163 'add' 'add_ln389_15' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 164 [2/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_70 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_55" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:86]   --->   Operation 164 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_70' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_3 : Operation 165 [2/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_71 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_47" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:86]   --->   Operation 165 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_71' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>

State 4 <SV = 3> <Delay = 5.46>
ST_4 : Operation 166 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln389 = add i16 %mul_ln389, i16 %mul_ln389_1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76]   --->   Operation 166 'add' 'add_ln389' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 167 [1/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_56 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_40" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76]   --->   Operation 167 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_56' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%conv_i_i = sext i16 %add_ln389" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76]   --->   Operation 168 'sext' 'conv_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (2.69ns)   --->   "%this_0_0_i = add i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_56, i64 %conv_i_i" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76]   --->   Operation 169 'add' 'this_0_0_i' <Predicate = true> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 170 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln389_1 = add i16 %mul_ln389_2, i16 %mul_ln389_3" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:77]   --->   Operation 170 'add' 'add_ln389_1' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 171 [1/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_57 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_41" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:77]   --->   Operation 171 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_57' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%conv_i_i128 = sext i16 %add_ln389_1" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:77]   --->   Operation 172 'sext' 'conv_i_i128' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (2.69ns)   --->   "%this_0_0_i129 = add i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_57, i64 %conv_i_i128" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:77]   --->   Operation 173 'add' 'this_0_0_i129' <Predicate = true> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 174 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln389_2 = add i16 %mul_ln389_4, i16 %mul_ln389_5" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:78]   --->   Operation 174 'add' 'add_ln389_2' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 175 [1/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_58 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_48" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:78]   --->   Operation 175 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_58' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%conv_i_i141 = sext i16 %add_ln389_2" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:78]   --->   Operation 176 'sext' 'conv_i_i141' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (2.69ns)   --->   "%this_0_0_i142 = add i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_58, i64 %conv_i_i141" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:78]   --->   Operation 177 'add' 'this_0_0_i142' <Predicate = true> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 178 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln389_3 = add i16 %mul_ln389_6, i16 %mul_ln389_7" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:79]   --->   Operation 178 'add' 'add_ln389_3' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 179 [1/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_59 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_49" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:79]   --->   Operation 179 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_59' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%conv_i_i154 = sext i16 %add_ln389_3" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:79]   --->   Operation 180 'sext' 'conv_i_i154' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (2.69ns)   --->   "%this_0_0_i155 = add i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_59, i64 %conv_i_i154" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:79]   --->   Operation 181 'add' 'this_0_0_i155' <Predicate = true> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 182 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln389_4 = add i16 %mul_ln389_8, i16 %mul_ln389_9" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:81]   --->   Operation 182 'add' 'add_ln389_4' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 183 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln389_5 = add i16 %mul_ln389_10, i16 %mul_ln389_11" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:81]   --->   Operation 183 'add' 'add_ln389_5' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 184 [1/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_60 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_50" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:81]   --->   Operation 184 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_60' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_4 : Operation 185 [1/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_61 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_42" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:81]   --->   Operation 185 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_61' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%conv_i_i167 = sext i16 %add_ln389_4" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:81]   --->   Operation 186 'sext' 'conv_i_i167' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (2.69ns)   --->   "%this_0_0_i168 = add i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_60, i64 %conv_i_i167" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:81]   --->   Operation 187 'add' 'this_0_0_i168' <Predicate = true> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%conv_i2_i169 = sext i16 %add_ln389_5" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:81]   --->   Operation 188 'sext' 'conv_i2_i169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (2.69ns)   --->   "%this_1_0_i170 = add i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_61, i64 %conv_i2_i169" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:81]   --->   Operation 189 'add' 'this_1_0_i170' <Predicate = true> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 190 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln389_6 = add i16 %mul_ln389_12, i16 %mul_ln389_13" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:82]   --->   Operation 190 'add' 'add_ln389_6' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 191 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln389_7 = add i16 %mul_ln389_14, i16 %mul_ln389_15" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:82]   --->   Operation 191 'add' 'add_ln389_7' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 192 [1/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_62 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_51" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:82]   --->   Operation 192 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_62' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_4 : Operation 193 [1/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_63 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_43" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:82]   --->   Operation 193 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_63' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%conv_i_i181 = sext i16 %add_ln389_6" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:82]   --->   Operation 194 'sext' 'conv_i_i181' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (2.69ns)   --->   "%this_0_0_i182 = add i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_62, i64 %conv_i_i181" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:82]   --->   Operation 195 'add' 'this_0_0_i182' <Predicate = true> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%conv_i2_i183 = sext i16 %add_ln389_7" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:82]   --->   Operation 196 'sext' 'conv_i2_i183' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (2.69ns)   --->   "%this_1_0_i184 = add i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_63, i64 %conv_i2_i183" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:82]   --->   Operation 197 'add' 'this_1_0_i184' <Predicate = true> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 198 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln389_8 = add i16 %mul_ln389_16, i16 %mul_ln389_17" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:83]   --->   Operation 198 'add' 'add_ln389_8' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 199 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln389_9 = add i16 %mul_ln389_18, i16 %mul_ln389_19" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:83]   --->   Operation 199 'add' 'add_ln389_9' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 200 [1/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_64 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_52" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:83]   --->   Operation 200 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_64' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_4 : Operation 201 [1/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_65 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_44" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:83]   --->   Operation 201 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_65' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%conv_i_i195 = sext i16 %add_ln389_8" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:83]   --->   Operation 202 'sext' 'conv_i_i195' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (2.69ns)   --->   "%this_0_0_i196 = add i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_64, i64 %conv_i_i195" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:83]   --->   Operation 203 'add' 'this_0_0_i196' <Predicate = true> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%conv_i2_i197 = sext i16 %add_ln389_9" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:83]   --->   Operation 204 'sext' 'conv_i2_i197' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (2.69ns)   --->   "%this_1_0_i198 = add i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_65, i64 %conv_i2_i197" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:83]   --->   Operation 205 'add' 'this_1_0_i198' <Predicate = true> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 206 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln389_10 = add i16 %mul_ln389_20, i16 %mul_ln389_21" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:84]   --->   Operation 206 'add' 'add_ln389_10' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 207 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln389_11 = add i16 %mul_ln389_22, i16 %mul_ln389_23" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:84]   --->   Operation 207 'add' 'add_ln389_11' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 208 [1/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_66 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_53" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:84]   --->   Operation 208 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_66' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_4 : Operation 209 [1/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_67 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_45" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:84]   --->   Operation 209 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_67' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%conv_i_i209 = sext i16 %add_ln389_10" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:84]   --->   Operation 210 'sext' 'conv_i_i209' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (2.69ns)   --->   "%this_0_0_i210 = add i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_66, i64 %conv_i_i209" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:84]   --->   Operation 211 'add' 'this_0_0_i210' <Predicate = true> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%conv_i2_i211 = sext i16 %add_ln389_11" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:84]   --->   Operation 212 'sext' 'conv_i2_i211' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (2.69ns)   --->   "%this_1_0_i212 = add i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_67, i64 %conv_i2_i211" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:84]   --->   Operation 213 'add' 'this_1_0_i212' <Predicate = true> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 214 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln389_12 = add i16 %mul_ln389_24, i16 %mul_ln389_25" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:85]   --->   Operation 214 'add' 'add_ln389_12' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 215 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln389_13 = add i16 %mul_ln389_26, i16 %mul_ln389_27" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:85]   --->   Operation 215 'add' 'add_ln389_13' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 216 [1/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_68 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_54" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:85]   --->   Operation 216 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_68' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_4 : Operation 217 [1/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_69 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_46" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:85]   --->   Operation 217 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_69' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%conv_i_i223 = sext i16 %add_ln389_12" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:85]   --->   Operation 218 'sext' 'conv_i_i223' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (2.69ns)   --->   "%this_0_0_i224 = add i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_68, i64 %conv_i_i223" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:85]   --->   Operation 219 'add' 'this_0_0_i224' <Predicate = true> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%conv_i2_i225 = sext i16 %add_ln389_13" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:85]   --->   Operation 220 'sext' 'conv_i2_i225' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (2.69ns)   --->   "%this_1_0_i226 = add i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_69, i64 %conv_i2_i225" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:85]   --->   Operation 221 'add' 'this_1_0_i226' <Predicate = true> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 222 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln389_14 = add i16 %mul_ln389_28, i16 %mul_ln389_29" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:86]   --->   Operation 222 'add' 'add_ln389_14' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 223 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln389_15 = add i16 %mul_ln389_30, i16 %mul_ln389_31" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:86]   --->   Operation 223 'add' 'add_ln389_15' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 224 [1/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_70 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_55" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:86]   --->   Operation 224 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_70' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_4 : Operation 225 [1/2] (2.77ns)   --->   "%correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_71 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_47" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:86]   --->   Operation 225 'load' 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_71' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%conv_i_i237 = sext i16 %add_ln389_14" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:86]   --->   Operation 226 'sext' 'conv_i_i237' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (2.69ns)   --->   "%this_0_0_i238 = add i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_70, i64 %conv_i_i237" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:86]   --->   Operation 227 'add' 'this_0_0_i238' <Predicate = true> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%conv_i2_i239 = sext i16 %add_ln389_15" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:86]   --->   Operation 228 'sext' 'conv_i2_i239' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (2.69ns)   --->   "%this_1_0_i240 = add i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_71, i64 %conv_i2_i239" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:86]   --->   Operation 229 'add' 'this_1_0_i240' <Predicate = true> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 250 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 250 'ret' 'ret_ln0' <Predicate = (icmp_ln59)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%specpipeline_ln60 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:60]   --->   Operation 230 'specpipeline' 'specpipeline_ln60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%speclooptripcount_ln59 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:59]   --->   Operation 231 'speclooptripcount' 'speclooptripcount_ln59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:59]   --->   Operation 232 'specloopname' 'specloopname_ln59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 233 [1/1] (2.77ns)   --->   "%store_ln76 = store i64 %this_0_0_i, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_40" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76]   --->   Operation 233 'store' 'store_ln76' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_5 : Operation 234 [1/1] (2.77ns)   --->   "%store_ln77 = store i64 %this_0_0_i129, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_41" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:77]   --->   Operation 234 'store' 'store_ln77' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_5 : Operation 235 [1/1] (2.77ns)   --->   "%store_ln78 = store i64 %this_0_0_i142, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_48" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:78]   --->   Operation 235 'store' 'store_ln78' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_5 : Operation 236 [1/1] (2.77ns)   --->   "%store_ln79 = store i64 %this_0_0_i155, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_49" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:79]   --->   Operation 236 'store' 'store_ln79' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_5 : Operation 237 [1/1] (2.77ns)   --->   "%store_ln81 = store i64 %this_0_0_i168, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_50" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:81]   --->   Operation 237 'store' 'store_ln81' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_5 : Operation 238 [1/1] (2.77ns)   --->   "%store_ln81 = store i64 %this_1_0_i170, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_42" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:81]   --->   Operation 238 'store' 'store_ln81' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_5 : Operation 239 [1/1] (2.77ns)   --->   "%store_ln82 = store i64 %this_0_0_i182, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_51" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:82]   --->   Operation 239 'store' 'store_ln82' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_5 : Operation 240 [1/1] (2.77ns)   --->   "%store_ln82 = store i64 %this_1_0_i184, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_43" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:82]   --->   Operation 240 'store' 'store_ln82' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_5 : Operation 241 [1/1] (2.77ns)   --->   "%store_ln83 = store i64 %this_0_0_i196, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_52" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:83]   --->   Operation 241 'store' 'store_ln83' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_5 : Operation 242 [1/1] (2.77ns)   --->   "%store_ln83 = store i64 %this_1_0_i198, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_44" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:83]   --->   Operation 242 'store' 'store_ln83' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_5 : Operation 243 [1/1] (2.77ns)   --->   "%store_ln84 = store i64 %this_0_0_i210, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_53" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:84]   --->   Operation 243 'store' 'store_ln84' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_5 : Operation 244 [1/1] (2.77ns)   --->   "%store_ln84 = store i64 %this_1_0_i212, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_45" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:84]   --->   Operation 244 'store' 'store_ln84' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_5 : Operation 245 [1/1] (2.77ns)   --->   "%store_ln85 = store i64 %this_0_0_i224, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_54" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:85]   --->   Operation 245 'store' 'store_ln85' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_5 : Operation 246 [1/1] (2.77ns)   --->   "%store_ln85 = store i64 %this_1_0_i226, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_46" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:85]   --->   Operation 246 'store' 'store_ln85' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_5 : Operation 247 [1/1] (2.77ns)   --->   "%store_ln86 = store i64 %this_0_0_i238, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_55" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:86]   --->   Operation 247 'store' 'store_ln86' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_5 : Operation 248 [1/1] (2.77ns)   --->   "%store_ln86 = store i64 %this_1_0_i240, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_47" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:86]   --->   Operation 248 'store' 'store_ln86' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_5 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln59 = br void %for.inc137" [/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:59]   --->   Operation 249 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.340ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln59', /home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:59) of constant 0 on local variable 'i', /home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:59 [44]  (1.298 ns)
	'load' operation 11 bit ('i', /home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76) on local variable 'i', /home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:59 [47]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln59', /home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:59) [48]  (1.482 ns)
	axis read operation ('packed', /home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:64) on port 'din_data_1' (/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:64) [76]  (1.000 ns)
	'sub' operation 16 bit of DSP[121] ('sub_ln699', /home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:70) [85]  (1.580 ns)
	'mul' operation 16 bit of DSP[121] ('mul_ln389_10', /home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:81) [119]  (0.980 ns)

 <State 2>: 1.545ns
The critical path consists of the following:
	'sub' operation 16 bit ('sub_ln699_1', /home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:71) [86]  (1.545 ns)

 <State 3>: 6.400ns
The critical path consists of the following:
	'mul' operation 16 bit ('mul_ln389', /home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76) [88]  (4.640 ns)
	'add' operation 16 bit of DSP[90] ('add_ln389', /home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76) [90]  (1.760 ns)

 <State 4>: 5.461ns
The critical path consists of the following:
	'load' operation 64 bit ('correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_56', /home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76) on array 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19' [91]  (2.771 ns)
	'add' operation 64 bit ('this_0_0_i', /home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76) [93]  (2.690 ns)

 <State 5>: 2.771ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln76', /home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76) of variable 'this_0_0_i', /home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76 on array 'correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19' [94]  (2.771 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
