# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../proj2.srcs/sim_1/imports/srcs/mips_tb_a.vhd" \

# Do not sort compile order
nosort
