# Generated 05/12/2024 GMT

# Copyright Â© 2024, Microchip Technology Inc. and its subsidiaries ("Microchip")
# All rights reserved.
# 
# This software is developed by Microchip Technology Inc. and its subsidiaries ("Microchip").
# 
# Redistribution and use in source and binary forms, with or without modification, are
# permitted provided that the following conditions are met:
# 
#     1. Redistributions of source code must retain the above copyright notice, this list of
#        conditions and the following disclaimer.
# 
#     2. Redistributions in binary form must reproduce the above copyright notice, this list
#        of conditions and the following disclaimer in the documentation and/or other
#        materials provided with the distribution. Publication is not required when
#        this file is used in an embedded application.
# 
#     3. Microchip's name may not be used to endorse or promote products derived from this
#        software without specific prior written permission.
# 
# THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
# INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
# PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIRECT,
# INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
# PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
# INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
# LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
# THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

#	PICC.INI
#	This file defines the memory sizes and organization
#	of a PIC10/12/16 device
#
#	All values are in hexadecimal unless otherwise stated.
#
#	Fields used are:
#
#	ARCH=<processor_architecture>
#			PIC12, PIC14 or PIC16, corresponding to baseline,
#			midrange and high end respectively
#	PROCID=<id>
#			Microchip processor identifier. This corresponds
#			to the processor field in Microchip COFF output.
#	ROMSIZE=<size_of_rom>
#			Size of program memory (words) in hex
#	BANKS=<num_banks>
#			Number of data memory banks used (for the
#			midrange, this will always be at least 2)
#	RAMBANK=<range_start>,<range_end>
#			This field may appear multiple times and
#			specifies a RAM bank memory range. e.g. A0,BF
#	COMMON=<range_start>,<range_end>
#			Specifies an area of RAM that is mirrored in all
#			banks, i.e. is accessible regardless of RPn settings.
#	ICD1RAM=<range_start>,<range_end>
#			Specifies an area of RAM that is used by
#			MPLAB-ICD
#	ICD2RAM=<range_start>,<range_end>
#			Specifies an area of RAM that is used by
#			MPLAB-ICD2
#	ICD3RAM=<range_start>,<range_end>
#			Specifies an area of RAM that is used by
#			MPLAB-ICD3 and REAL-ICE
#	ICD1ROM=<range_start>,<range_end>
#			Specifies an area of ROM that is used by
#			MPLAB-ICD
#	ICD2ROM=<range_start>,<range_end>
#			Specifies an area of ROM that is used by
#			MPLAB-ICD2
#	ICD3ROM=<range_start>,<range_end>
#			Specifies an area of ROM that is used by
#			MPLAB-ICD3 and REAL-ICE
#	DATABANK=<bank>
#			Identifies which bank the EEDATA/PMDATA register is found.
#			Used for library selection.
#
#	FLASHTYPE=<string>
#			Indicates if and how this midrange processor is capable of reading
#			and how a device can write to its own program memory.
#			READ - Read only
#			READWRITE_1 - Writes one word at a time, erasure is automatic
#			READWRITE_A - Writes done in blocks of words, block erasure automatic
#			READWRITE_B - Writes done in blocks, erasure is separate step
#
#	FLASH_READ=<size>
#			The number of words read in a flash-read operation. Default is zero.
#
#	FLASH_WRITE=<size>
#			The number of words in flash writing block. Default is zero.
#
#	FLASH_ERASE=<size>
#			The number of words in a flash-erase block. Default is FLASH_WRITE size.
#
#	EEPROM=<range_start-range_end>
#			Identifies the range (bytes) of EEPROM available to this device
#
#	FLASHDATA=<range_start-range_end>
#			Defines the range of flash memory used to access EEPROM data
#
#	OSCCAL=<address>
#			The address where the OSCCAL sfr is located.
#
#	OSCCON=<address>
#			The address where the OSCCON sfr is located.
#
#	OSCHOW=<string>
#			How does the device calibrate its oscillator?
#			RETLW - The device's oscillator calibration constant is stored at the top
#			of program memory in a RETLW instruction, the compiler can assign this
#			to the OSCCAL sfr which is located at OSCCAL.
#			CALWORD - The device stores the oscillator constant in a calibration
#			word located in flash program memory.  The word is read from program
#			memory and assigned to OSCCAL.  The compiler does not perform this
#			operation.  It must be done by the user's program.
#
#	CONFIG=<range_start-range_end>
#			Define a new address range for the configuration register region if
#			the address range differs from the traditional range for its
#			architecture type.
#
#	IDLOC=<range_start-range_end>
#			Define a new address range for the user ID location region if
#			the address range differs from the traditional range for its
#			architecture type.
#
#	STACKDEPTH=<limit>
#			This is used set the maximum stack level depth for a processor. If not specified,
#			the default setting will be 2 for baseline PICs, 8 for midrange PICs and 16 for
#			high-end PICs and enhanced mid-range PICs.
#
#	VOLSFRS=<range_start>-<range_end>,...
#			Instructions generated by the compiler that access SFRs in the given memory
#			ranges will won't be optimized by the assembly optimizer
#
#	BANKSIZE=<size>
#			Maximum number of bytes in a RAM bank.
#
#	PAGESIZE=<size>
#			Maximum number of words in a program memory page.
#
#	LINEARBASE=<addr>
#			Base address of the virtual linear data memory, exclusive to enhanced mid-range devices.
#
#   PCBITS=<number of bits>
#           How many implemented bits are there in the PC?
#
#   EEADRBITS=<number of bits>
#           How many bits are available to address data EEPROM, if any.
#
#   BANKSELBITS=<number of bits>
#           Number of bits available for bank-selection.
#
#   EEPROMINT=<EEREG_INT|NVMREG_INT>
#   		Which register interface is used to access the device's EEPROM, if any.
#
#	SFR=<name>,<address>,<bit-width>
#			Describes a SFR of the device.  The address is in hexadecimal, and the bit-width decimal.
#			SFRs are sorted in order of address, and then by bit-width in descending order.  If an SFR duplicates
#			an address, then that SFR is an alias of the first with that address.  An SFR that has a bit-width
#			greater than the next, but the next also shares the same address, then that SFR is a joined SFR
#			of those that follow, but limited by its bit-width.
#
#	SFRFLD=<name>,<address>,<bit-position>,<bit-width>
#			Describes a SFR bit-field of the device.  The address is in hexadecimal, and the bit-width and
#			bit-position are decimal. SFRFLDs are sorted in order of address.
#
#	CONFIGPROG=<num_regs>,<delta>,<alignment>
#	IDLOCPROG=<num_regs>,<delta>,<alignment>
#			These describe the programming characteristics of configuration and user id memory.
#			Where,
#			<num_regs> = the number of registers (equivalent to a CWORD in CFGDATA files) per programming unit.
#			<delta> = the address delta between contiguous registers, i.e. the addresses of a CWORD.
#			<alignment> = the address alignment of programming units, where the address is that of the first CWORD
#							in the programming unit.
#

[16C926]
ARCH=PIC14
BANKS=4
BANKSELBITS=0x2
BANKSIZE=0x80
COMMON=70-7F,F0-FF,170-17F,1F0-1FF
CONFIG=2007-2007
CONFIGPROG=1,1,1
DATABANK=3
IDLOC=2000-2003
IDLOCPROG=1,1,1
MAKE=MICROCHIP
PAGESIZE=0x800
PCBITS=0xD
PROCID=6926
RAMBANK=20-7F,A0-EF,120-16F,1A0-1EF
ROMSIZE=2000
SFR=INDF,0,8
SFR=TMR0,1,8
SFR=PCL,2,8
SFR=STATUS,3,8
SFR=FSR,4,8
SFR=PORTA,5,8
SFR=PORTB,6,8
SFR=PORTC,7,8
SFR=PORTD,8,8
SFR=PORTE,9,8
SFR=PCLATH,A,8
SFR=INTCON,B,8
SFR=PIR1,C,8
SFR=TMR1,E,16
SFR=TMR1L,E,8
SFR=TMR1H,F,8
SFR=T1CON,10,8
SFR=TMR2,11,8
SFR=T2CON,12,8
SFR=SSPBUF,13,8
SFR=SSPCON,14,8
SFR=CCPR1,15,16
SFR=CCPR1L,15,8
SFR=CCPR1H,16,8
SFR=CCP1CON,17,8
SFR=ADRESH,1E,8
SFR=ADCON0,1F,8
SFR=OPTION_REG,81,8
SFR=TRISA,85,8
SFR=TRISB,86,8
SFR=TRISC,87,8
SFR=TRISD,88,8
SFR=TRISE,89,8
SFR=PIE1,8C,8
SFR=PCON,8E,8
SFR=PR2,92,8
SFR=SSPADD,93,8
SFR=SSPSTAT,94,8
SFR=ADRESL,9E,8
SFR=ADCON1,9F,8
SFR=PORTF,107,8
SFR=PORTG,108,8
SFR=PMCON1,10C,8
SFR=LCDSE,10D,8
SFR=LCDPS,10E,8
SFR=LCDCON,10F,8
SFR=LCDD00,110,8
SFR=LCDD01,111,8
SFR=LCDD02,112,8
SFR=LCDD03,113,8
SFR=LCDD04,114,8
SFR=LCDD05,115,8
SFR=LCDD06,116,8
SFR=LCDD07,117,8
SFR=LCDD08,118,8
SFR=LCDD09,119,8
SFR=LCDD10,11A,8
SFR=LCDD11,11B,8
SFR=LCDD12,11C,8
SFR=LCDD13,11D,8
SFR=LCDD14,11E,8
SFR=LCDD15,11F,8
SFR=TRISF,187,8
SFR=TRISG,188,8
SFR=PMDATA,18C,8
SFR=PMADR,18D,8
SFR=PMDATH,18E,8
SFR=PMADRH,18F,8
SFRFLD=C,3,0,1
SFRFLD=DC,3,1,1
SFRFLD=Z,3,2,1
SFRFLD=nPD,3,3,1
SFRFLD=nTO,3,4,1
SFRFLD=RP,3,5,2
SFRFLD=IRP,3,7,1
SFRFLD=RP0,3,5,1
SFRFLD=RP1,3,6,1
SFRFLD=CARRY,3,0,1
SFRFLD=ZERO,3,2,1
SFRFLD=RA0,5,0,1
SFRFLD=RA1,5,1,1
SFRFLD=RA2,5,2,1
SFRFLD=RA3,5,3,1
SFRFLD=RA4,5,4,1
SFRFLD=RA5,5,5,1
SFRFLD=RB0,6,0,1
SFRFLD=RB1,6,1,1
SFRFLD=RB2,6,2,1
SFRFLD=RB3,6,3,1
SFRFLD=RB4,6,4,1
SFRFLD=RB5,6,5,1
SFRFLD=RB6,6,6,1
SFRFLD=RB7,6,7,1
SFRFLD=RC0,7,0,1
SFRFLD=RC1,7,1,1
SFRFLD=RC2,7,2,1
SFRFLD=RC3,7,3,1
SFRFLD=RC4,7,4,1
SFRFLD=RC5,7,5,1
SFRFLD=RD0,8,0,1
SFRFLD=RD1,8,1,1
SFRFLD=RD2,8,2,1
SFRFLD=RD3,8,3,1
SFRFLD=RD4,8,4,1
SFRFLD=RD5,8,5,1
SFRFLD=RD6,8,6,1
SFRFLD=RD7,8,7,1
SFRFLD=RE0,9,0,1
SFRFLD=RE1,9,1,1
SFRFLD=RE2,9,2,1
SFRFLD=RE3,9,3,1
SFRFLD=RE4,9,4,1
SFRFLD=RE5,9,5,1
SFRFLD=RE6,9,6,1
SFRFLD=RE7,9,7,1
SFRFLD=RBIF,B,0,1
SFRFLD=INTF,B,1,1
SFRFLD=T0IF,B,2,1
SFRFLD=RBIE,B,3,1
SFRFLD=INTE,B,4,1
SFRFLD=T0IE,B,5,1
SFRFLD=PEIE,B,6,1
SFRFLD=GIE,B,7,1
SFRFLD=TMR0IF,B,2,1
SFRFLD=TMR0IE,B,5,1
SFRFLD=TMR1IF,C,0,1
SFRFLD=TMR2IF,C,1,1
SFRFLD=CCP1IF,C,2,1
SFRFLD=SSPIF,C,3,1
SFRFLD=ADIF,C,6,1
SFRFLD=LCDIF,C,7,1
SFRFLD=TMR1ON,10,0,1
SFRFLD=TMR1CS,10,1,1
SFRFLD=nT1SYNC,10,2,1
SFRFLD=T1OSCEN,10,3,1
SFRFLD=T1CKPS,10,4,2
SFRFLD=T1INSYNC,10,2,1
SFRFLD=T1CKPS0,10,4,1
SFRFLD=T1CKPS1,10,5,1
SFRFLD=T2CKPS,12,0,2
SFRFLD=TMR2ON,12,2,1
SFRFLD=TOUTPS,12,3,4
SFRFLD=T2CKPS0,12,0,1
SFRFLD=T2CKPS1,12,1,1
SFRFLD=TOUTPS0,12,3,1
SFRFLD=TOUTPS1,12,4,1
SFRFLD=TOUTPS2,12,5,1
SFRFLD=TOUTPS3,12,6,1
SFRFLD=SSPM,14,0,4
SFRFLD=CKP,14,4,1
SFRFLD=SSPEN,14,5,1
SFRFLD=SSPOV,14,6,1
SFRFLD=WCOL,14,7,1
SFRFLD=SSPM0,14,0,1
SFRFLD=SSPM1,14,1,1
SFRFLD=SSPM2,14,2,1
SFRFLD=SSPM3,14,3,1
SFRFLD=CCP1M,17,0,4
SFRFLD=DC1B,17,4,2
SFRFLD=CCP1M0,17,0,1
SFRFLD=CCP1M1,17,1,1
SFRFLD=CCP1M2,17,2,1
SFRFLD=CCP1M3,17,3,1
SFRFLD=CCP1Y,17,4,1
SFRFLD=CCP1X,17,5,1
SFRFLD=ADON,1F,0,1
SFRFLD=GO_nDONE,1F,2,1
SFRFLD=CHS,1F,3,3
SFRFLD=ADCS,1F,6,2
SFRFLD=GO,1F,2,1
SFRFLD=CHS0,1F,3,1
SFRFLD=CHS1,1F,4,1
SFRFLD=CHS2,1F,5,1
SFRFLD=ADCS0,1F,6,1
SFRFLD=ADCS1,1F,7,1
SFRFLD=nDONE,1F,2,1
SFRFLD=GO_DONE,1F,2,1
SFRFLD=PS,81,0,3
SFRFLD=PSA,81,3,1
SFRFLD=T0SE,81,4,1
SFRFLD=T0CS,81,5,1
SFRFLD=INTEDG,81,6,1
SFRFLD=nRBPU,81,7,1
SFRFLD=PS0,81,0,1
SFRFLD=PS1,81,1,1
SFRFLD=PS2,81,2,1
SFRFLD=TRISA0,85,0,1
SFRFLD=TRISA1,85,1,1
SFRFLD=TRISA2,85,2,1
SFRFLD=TRISA3,85,3,1
SFRFLD=TRISA4,85,4,1
SFRFLD=TRISA5,85,5,1
SFRFLD=TRISB0,86,0,1
SFRFLD=TRISB1,86,1,1
SFRFLD=TRISB2,86,2,1
SFRFLD=TRISB3,86,3,1
SFRFLD=TRISB4,86,4,1
SFRFLD=TRISB5,86,5,1
SFRFLD=TRISB6,86,6,1
SFRFLD=TRISB7,86,7,1
SFRFLD=TRISC0,87,0,1
SFRFLD=TRISC1,87,1,1
SFRFLD=TRISC2,87,2,1
SFRFLD=TRISC3,87,3,1
SFRFLD=TRISC4,87,4,1
SFRFLD=TRISC5,87,5,1
SFRFLD=TRISD0,88,0,1
SFRFLD=TRISD1,88,1,1
SFRFLD=TRISD2,88,2,1
SFRFLD=TRISD3,88,3,1
SFRFLD=TRISD4,88,4,1
SFRFLD=TRISD5,88,5,1
SFRFLD=TRISD6,88,6,1
SFRFLD=TRISD7,88,7,1
SFRFLD=TRISE0,89,0,1
SFRFLD=TRISE1,89,1,1
SFRFLD=TRISE2,89,2,1
SFRFLD=TRISE3,89,3,1
SFRFLD=TRISE4,89,4,1
SFRFLD=TRISE5,89,5,1
SFRFLD=TRISE6,89,6,1
SFRFLD=TRISE7,89,7,1
SFRFLD=PSPMODE,89,4,1
SFRFLD=IBOV,89,5,1
SFRFLD=OBF,89,6,1
SFRFLD=IBF,89,7,1
SFRFLD=TMR1IE,8C,0,1
SFRFLD=TMR2IE,8C,1,1
SFRFLD=CCP1IE,8C,2,1
SFRFLD=SSPIE,8C,3,1
SFRFLD=ADIE,8C,6,1
SFRFLD=LCDIE,8C,7,1
SFRFLD=nBOR,8E,0,1
SFRFLD=nPOR,8E,1,1
SFRFLD=BF,94,0,1
SFRFLD=UA,94,1,1
SFRFLD=R_nW,94,2,1
SFRFLD=S,94,3,1
SFRFLD=P,94,4,1
SFRFLD=D_nA,94,5,1
SFRFLD=CKE,94,6,1
SFRFLD=SMP,94,7,1
SFRFLD=R,94,2,1
SFRFLD=D,94,5,1
SFRFLD=I2C_READ,94,2,1
SFRFLD=I2C_START,94,3,1
SFRFLD=I2C_STOP,94,4,1
SFRFLD=I2C_DATA,94,5,1
SFRFLD=R_W,94,2,1
SFRFLD=D_A,94,5,1
SFRFLD=READ_WRITE,94,2,1
SFRFLD=DATA_ADDRESS,94,5,1
SFRFLD=nW,94,2,1
SFRFLD=nA,94,5,1
SFRFLD=nWRITE,94,2,1
SFRFLD=nADDRESS,94,5,1
SFRFLD=PCFG,9F,0,4
SFRFLD=ADFM,9F,7,1
SFRFLD=PCFG0,9F,0,1
SFRFLD=PCFG1,9F,1,1
SFRFLD=PCFG2,9F,2,1
SFRFLD=PCFG3,9F,3,1
SFRFLD=RF0,107,0,1
SFRFLD=RF1,107,1,1
SFRFLD=RF2,107,2,1
SFRFLD=RF3,107,3,1
SFRFLD=RF4,107,4,1
SFRFLD=RF5,107,5,1
SFRFLD=RF6,107,6,1
SFRFLD=RF7,107,7,1
SFRFLD=RG0,108,0,1
SFRFLD=RG1,108,1,1
SFRFLD=RG2,108,2,1
SFRFLD=RG3,108,3,1
SFRFLD=RG4,108,4,1
SFRFLD=RG5,108,5,1
SFRFLD=RG6,108,6,1
SFRFLD=RG7,108,7,1
SFRFLD=RD,10C,0,1
SFRFLD=SE0,10D,0,1
SFRFLD=SE5,10D,1,1
SFRFLD=SE9,10D,2,1
SFRFLD=SE12,10D,3,1
SFRFLD=SE16,10D,4,1
SFRFLD=SE20,10D,5,1
SFRFLD=SE27,10D,6,1
SFRFLD=SE29,10D,7,1
SFRFLD=LP,10E,0,4
SFRFLD=LP0,10E,0,1
SFRFLD=LP1,10E,1,1
SFRFLD=LP2,10E,2,1
SFRFLD=LP3,10E,3,1
SFRFLD=LMUX,10F,0,2
SFRFLD=CS,10F,2,2
SFRFLD=VGEN,10F,4,1
SFRFLD=SLPEN,10F,6,1
SFRFLD=LCDEN,10F,7,1
SFRFLD=LMUX0,10F,0,1
SFRFLD=LMUX1,10F,1,1
SFRFLD=CS0,10F,2,1
SFRFLD=CS1,10F,3,1
SFRFLD=BIAS,10F,4,1
SFRFLD=WERR,10F,5,1
SFRFLD=SEG00,110,0,1
SFRFLD=SEG01,110,1,1
SFRFLD=SEG02,110,2,1
SFRFLD=SEG03,110,3,1
SFRFLD=SEG04,110,4,1
SFRFLD=SEG05,110,5,1
SFRFLD=SEG06,110,6,1
SFRFLD=SEG07,110,7,1
SFRFLD=SEG08,111,0,1
SFRFLD=SEG09,111,1,1
SFRFLD=SEG10,111,2,1
SFRFLD=SEG11,111,3,1
SFRFLD=SEG12,111,4,1
SFRFLD=SEG13,111,5,1
SFRFLD=SEG14,111,6,1
SFRFLD=SEG15,111,7,1
SFRFLD=SEG16,112,0,1
SFRFLD=SEG17,112,1,1
SFRFLD=SEG18,112,2,1
SFRFLD=SEG19,112,3,1
SFRFLD=SEG20,112,4,1
SFRFLD=SEG21,112,5,1
SFRFLD=SEG22,112,6,1
SFRFLD=SEG23,112,7,1
SFRFLD=SEG24,113,0,1
SFRFLD=SEG25,113,1,1
SFRFLD=SEG26,113,2,1
SFRFLD=SEG27,113,3,1
SFRFLD=SEG28,113,4,1
SFRFLD=SEG29,113,5,1
SFRFLD=SEG30,113,6,1
SFRFLD=SEG31,113,7,1
SFRFLD=SEG00,114,0,1
SFRFLD=SEG01,114,1,1
SFRFLD=SEG02,114,2,1
SFRFLD=SEG03,114,3,1
SFRFLD=SEG04,114,4,1
SFRFLD=SEG05,114,5,1
SFRFLD=SEG06,114,6,1
SFRFLD=SEG07,114,7,1
SFRFLD=SEG08,115,0,1
SFRFLD=SEG09,115,1,1
SFRFLD=SEG10,115,2,1
SFRFLD=SEG11,115,3,1
SFRFLD=SEG12,115,4,1
SFRFLD=SEG13,115,5,1
SFRFLD=SEG14,115,6,1
SFRFLD=SEG15,115,7,1
SFRFLD=SEG16,116,0,1
SFRFLD=SEG17,116,1,1
SFRFLD=SEG18,116,2,1
SFRFLD=SEG19,116,3,1
SFRFLD=SEG20,116,4,1
SFRFLD=SEG21,116,5,1
SFRFLD=SEG22,116,6,1
SFRFLD=SEG23,116,7,1
SFRFLD=SEG24,117,0,1
SFRFLD=SEG25,117,1,1
SFRFLD=SEG26,117,2,1
SFRFLD=SEG27,117,3,1
SFRFLD=SEG28,117,4,1
SFRFLD=SEG29,117,5,1
SFRFLD=SEG30,117,6,1
SFRFLD=SEG31,117,7,1
SFRFLD=SEG00,118,0,1
SFRFLD=SEG01,118,1,1
SFRFLD=SEG02,118,2,1
SFRFLD=SEG03,118,3,1
SFRFLD=SEG04,118,4,1
SFRFLD=SEG05,118,5,1
SFRFLD=SEG06,118,6,1
SFRFLD=SEG07,118,7,1
SFRFLD=SEG08,119,0,1
SFRFLD=SEG09,119,1,1
SFRFLD=SEG10,119,2,1
SFRFLD=SEG11,119,3,1
SFRFLD=SEG12,119,4,1
SFRFLD=SEG13,119,5,1
SFRFLD=SEG14,119,6,1
SFRFLD=SEG15,119,7,1
SFRFLD=SEG16,11A,0,1
SFRFLD=SEG17,11A,1,1
SFRFLD=SEG18,11A,2,1
SFRFLD=SEG19,11A,3,1
SFRFLD=SEG20,11A,4,1
SFRFLD=SEG21,11A,5,1
SFRFLD=SEG22,11A,6,1
SFRFLD=SEG23,11A,7,1
SFRFLD=SEG24,11B,0,1
SFRFLD=SEG25,11B,1,1
SFRFLD=SEG26,11B,2,1
SFRFLD=SEG27,11B,3,1
SFRFLD=SEG28,11B,4,1
SFRFLD=SEG29,11B,5,1
SFRFLD=SEG30,11B,6,1
SFRFLD=SEG31,11B,7,1
SFRFLD=SEG00,11C,0,1
SFRFLD=SEG01,11C,1,1
SFRFLD=SEG02,11C,2,1
SFRFLD=SEG03,11C,3,1
SFRFLD=SEG04,11C,4,1
SFRFLD=SEG05,11C,5,1
SFRFLD=SEG06,11C,6,1
SFRFLD=SEG07,11C,7,1
SFRFLD=SEG08,11D,0,1
SFRFLD=SEG09,11D,1,1
SFRFLD=SEG10,11D,2,1
SFRFLD=SEG11,11D,3,1
SFRFLD=SEG12,11D,4,1
SFRFLD=SEG13,11D,5,1
SFRFLD=SEG14,11D,6,1
SFRFLD=SEG15,11D,7,1
SFRFLD=SEG16,11E,0,1
SFRFLD=SEG17,11E,1,1
SFRFLD=SEG18,11E,2,1
SFRFLD=SEG19,11E,3,1
SFRFLD=SEG20,11E,4,1
SFRFLD=SEG21,11E,5,1
SFRFLD=SEG22,11E,6,1
SFRFLD=SEG23,11E,7,1
SFRFLD=SEG24,11F,0,1
SFRFLD=SEG25,11F,1,1
SFRFLD=SEG26,11F,2,1
SFRFLD=SEG27,11F,3,1
SFRFLD=SEG28,11F,4,1
SFRFLD=SEG29,11F,5,1
SFRFLD=SEG30,11F,6,1
SFRFLD=SEG31,11F,7,1
SFRFLD=TRISF0,187,0,1
SFRFLD=TRISF1,187,1,1
SFRFLD=TRISF2,187,2,1
SFRFLD=TRISF3,187,3,1
SFRFLD=TRISF4,187,4,1
SFRFLD=TRISF5,187,5,1
SFRFLD=TRISF6,187,6,1
SFRFLD=TRISF7,187,7,1
SFRFLD=TRISG0,188,0,1
SFRFLD=TRISG1,188,1,1
SFRFLD=TRISG2,188,2,1
SFRFLD=TRISG3,188,3,1
SFRFLD=TRISG4,188,4,1
SFRFLD=TRISG5,188,5,1
SFRFLD=TRISG6,188,6,1
SFRFLD=TRISG7,188,7,1
STACKDEPTH=8
