$date
  Mon Oct 19 08:48:45 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module test $end
$var reg 1 ! i3 $end
$var reg 1 " i2 $end
$var reg 1 # i1 $end
$var reg 1 $ i0 $end
$var reg 1 % i $end
$var reg 1 & c1 $end
$var reg 1 ' c0 $end
$var reg 1 ( o3 $end
$var reg 1 ) o2 $end
$var reg 1 * o1 $end
$var reg 1 + o0 $end
$var reg 1 , o $end
$scope module fdddec $end
$var reg 1 - e0 $end
$var reg 1 . e1 $end
$var reg 1 / s0 $end
$var reg 1 0 s1 $end
$var reg 1 1 s2 $end
$var reg 1 2 s3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
1+
0,
0-
0.
1/
00
01
02
#10000000
1$
1*
0+
1-
0/
10
#20000000
1#
0$
1)
0*
0-
1.
00
11
#30000000
1$
1(
0)
1-
01
12
#40000000
U#
U$
U(
U)
U*
U+
U-
U.
U/
U0
U1
U2
#50000000
0#
0$
0(
0)
0*
1+
0-
0.
1/
00
01
02
