Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2.1 (win64) Build 1957588 Wed Aug  9 16:32:24 MDT 2017
| Date         : Fri Jan 11 13:08:59 2019
| Host         : DTU-980R762 running 64-bit major release  (build 9200)
| Command      : report_methodology -file hdmi_in_wrapper_methodology_drc_routed.rpt -rpx hdmi_in_wrapper_methodology_drc_routed.rpx
| Design       : hdmi_in_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 50
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain | 3          |
| TIMING-9  | Warning  | Unknown CDC Logic                               | 1          |
| TIMING-18 | Warning  | Missing input or output delay                   | 39         |
| XDCB-1    | Warning  | Runtime intensive exceptions                    | 2          |
| XDCB-5    | Warning  | Runtime inefficient way to find pin objects     | 5          |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDPE cell hdmi_in_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg in site SLICE_X13Y0 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell hdmi_in_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst/Q_reg_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDPE cell hdmi_in_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg in site SLICE_X2Y23 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell hdmi_in_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst/Q_reg_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDPE cell hdmi_in_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg in site SLICE_X10Y34 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell hdmi_in_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst/Q_reg_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on TMDS_data_n[0] relative to clock(s) VIRTUAL_CLK_OUT_5x_hdmi_clk 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on TMDS_data_n[1] relative to clock(s) VIRTUAL_CLK_OUT_5x_hdmi_clk 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on TMDS_data_n[2] relative to clock(s) VIRTUAL_CLK_OUT_5x_hdmi_clk 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on TMDS_data_p[0] relative to clock(s) VIRTUAL_CLK_OUT_5x_hdmi_clk 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on TMDS_data_p[1] relative to clock(s) VIRTUAL_CLK_OUT_5x_hdmi_clk 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on TMDS_data_p[2] relative to clock(s) VIRTUAL_CLK_OUT_5x_hdmi_clk 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on btns_4bits_tri_i[0] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on btns_4bits_tri_i[1] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on btns_4bits_tri_i[2] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on btns_4bits_tri_i[3] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on ddc_scl_io relative to clock(s) clk_fpga_2 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on ddc_sda_io relative to clock(s) clk_fpga_2 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on leds_4bits_tri_io[0] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on leds_4bits_tri_io[1] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on leds_4bits_tri_io[2] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on leds_4bits_tri_io[3] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on sws_4bits_tri_i[0] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on sws_4bits_tri_i[1] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on sws_4bits_tri_i[2] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on sws_4bits_tri_i[3] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on hdmi_hpd_tri_o[0] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on vga_b[0] relative to clock(s) VIRTUAL_axi_dynclk_0_PXL_CLK_O 
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on vga_b[1] relative to clock(s) VIRTUAL_axi_dynclk_0_PXL_CLK_O 
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on vga_b[2] relative to clock(s) VIRTUAL_axi_dynclk_0_PXL_CLK_O 
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on vga_b[3] relative to clock(s) VIRTUAL_axi_dynclk_0_PXL_CLK_O 
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on vga_b[4] relative to clock(s) VIRTUAL_axi_dynclk_0_PXL_CLK_O 
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on vga_g[0] relative to clock(s) VIRTUAL_axi_dynclk_0_PXL_CLK_O 
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on vga_g[1] relative to clock(s) VIRTUAL_axi_dynclk_0_PXL_CLK_O 
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on vga_g[2] relative to clock(s) VIRTUAL_axi_dynclk_0_PXL_CLK_O 
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on vga_g[3] relative to clock(s) VIRTUAL_axi_dynclk_0_PXL_CLK_O 
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on vga_g[4] relative to clock(s) VIRTUAL_axi_dynclk_0_PXL_CLK_O 
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on vga_g[5] relative to clock(s) VIRTUAL_axi_dynclk_0_PXL_CLK_O 
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on vga_hs relative to clock(s) VIRTUAL_axi_dynclk_0_PXL_CLK_O 
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on vga_r[0] relative to clock(s) VIRTUAL_axi_dynclk_0_PXL_CLK_O 
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on vga_r[1] relative to clock(s) VIRTUAL_axi_dynclk_0_PXL_CLK_O 
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on vga_r[2] relative to clock(s) VIRTUAL_axi_dynclk_0_PXL_CLK_O 
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on vga_r[3] relative to clock(s) VIRTUAL_axi_dynclk_0_PXL_CLK_O 
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on vga_r[4] relative to clock(s) VIRTUAL_axi_dynclk_0_PXL_CLK_O 
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on vga_vs relative to clock(s) VIRTUAL_axi_dynclk_0_PXL_CLK_O 
Related violations: <none>

XDCB-1#1 Warning
Runtime intensive exceptions  
The following constraint contains more than 1000 objects. To preserve runtime and memory performance, it is recommended to include minimum number of objects. Check whether this list can be simplified.
-to = expands to 1812 design objects. 
set_max_delay -datapath_only -from [get_clocks -of [get_ports -scoped_to_current_instance s_axi_aclk]] -to [all_registers -clock [get_clocks -of [get_...
m:/Documents/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_v_tc_0_0/hdmi_in_v_tc_0_0_clocks.xdc (Line: 6)
Related violations: <none>

XDCB-1#2 Warning
Runtime intensive exceptions  
The following constraint contains more than 1000 objects. To preserve runtime and memory performance, it is recommended to include minimum number of objects. Check whether this list can be simplified.
-to = expands to 1973 design objects. 
set_max_delay -datapath_only -from [get_clocks -of [get_ports -scoped_to_current_instance s_axi_aclk]] -to [all_registers -clock [get_clocks -of [get_...
m:/Documents/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_v_tc_1_0/hdmi_in_v_tc_1_0_clocks.xdc (Line: 6)
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-through : [get_pins -filter {NAME =~ */SyncAsync*/oSyncStages_reg[0]/D} -hier]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '14' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: m:/Documents/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_dvi2rgb_0_0/src/dvi2rgb.xdc (Line: 13)
Related violations: <none>

XDCB-5#2 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~ */COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/*rstblk*/*PRE*}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '32' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: m:/Documents/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_v_vid_in_axi4s_0_0/hdmi_in_v_vid_in_axi4s_0_0_clocks.xdc (Line: 14)
Related violations: <none>

XDCB-5#3 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~ */COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/*rstblk*/*PRE*}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '33' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: m:/Documents/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_v_vid_in_axi4s_0_0/hdmi_in_v_vid_in_axi4s_0_0_clocks.xdc (Line: 15)
Related violations: <none>

XDCB-5#4 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~*MM2S*LB_BUILT_IN*/*rstbt*/*PRE}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '9' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: m:/Documents/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_axi_vdma_0_0/hdmi_in_axi_vdma_0_0.xdc (Line: 62)
Related violations: <none>

XDCB-5#5 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~*S2MM*LB_BUILT_IN*/*rstbt*/*PRE}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '10' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: m:/Documents/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_axi_vdma_0_0/hdmi_in_axi_vdma_0_0.xdc (Line: 66)
Related violations: <none>


