#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5ecbd3c8ece0 .scope module, "RICS_CPU_tb" "RICS_CPU_tb" 2 1;
 .timescale 0 0;
v0x5ecbd3cb07d0_0 .net "HALT", 0 0, L_0x5ecbd3cb13d0;  1 drivers
v0x5ecbd3cb0890_0 .var "clk", 0 0;
v0x5ecbd3cb0930_0 .net "pcc", 4 0, L_0x5ecbd3c65880;  1 drivers
v0x5ecbd3cb09d0_0 .var "reset", 0 0;
v0x5ecbd3cb0a70_0 .net "result", 7 0, L_0x5ecbd3c4cdf0;  1 drivers
S_0x5ecbd3c41980 .scope module, "cpu" "RICS_CPU" 2 8, 3 8 0, S_0x5ecbd3c8ece0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 8 "result";
    .port_info 3 /OUTPUT 5 "pcc";
    .port_info 4 /OUTPUT 1 "HALT";
P_0x5ecbd3c8e240 .param/l "OPCODE" 0 3 9, +C4<00000000000000000000000000000011>;
P_0x5ecbd3c8e280 .param/l "WIDTH_ADDRESS_BIT" 1 3 19, +C4<000000000000000000000000000000101>;
P_0x5ecbd3c8e2c0 .param/l "WIDTH_REG" 0 3 10, +C4<00000000000000000000000000001000>;
L_0x5ecbd3c4cdf0 .functor BUFZ 8, v0x5ecbd3c4cfb0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5ecbd3c65880 .functor BUFZ 5, L_0x5ecbd3cb0cf0, C4<00000>, C4<00000>, C4<00000>;
L_0x5ecbd3cb13d0 .functor BUFZ 1, v0x5ecbd3cac940_0, C4<0>, C4<0>, C4<0>;
v0x5ecbd3caf3a0_0 .net "HALT", 0 0, L_0x5ecbd3cb13d0;  alias, 1 drivers
v0x5ecbd3caf480_0 .net "acc_out", 7 0, v0x5ecbd3c4cfb0_0;  1 drivers
v0x5ecbd3caf540_0 .net "alu_out", 7 0, L_0x5ecbd3cb1270;  1 drivers
v0x5ecbd3caf660_0 .net "alu_zero", 0 0, L_0x5ecbd3cb10e0;  1 drivers
v0x5ecbd3caf750_0 .net "clk", 0 0, v0x5ecbd3cb0890_0;  1 drivers
v0x5ecbd3caf840_0 .net "data_e", 0 0, v0x5ecbd3cac870_0;  1 drivers
v0x5ecbd3caf930_0 .net "halt", 0 0, v0x5ecbd3cac940_0;  1 drivers
v0x5ecbd3caf9d0_0 .net "inc_pc", 0 0, v0x5ecbd3caca10_0;  1 drivers
v0x5ecbd3cafac0_0 .net "ld_ac", 0 0, v0x5ecbd3cacba0_0;  1 drivers
v0x5ecbd3cafbf0_0 .net "ld_ir", 0 0, v0x5ecbd3cacc70_0;  1 drivers
v0x5ecbd3cafce0_0 .net "ld_pc", 0 0, v0x5ecbd3cacd10_0;  1 drivers
RS_0x7b2c3fcd4438 .resolv tri, L_0x5ecbd3cb0f00, L_0x5ecbd3cb1330;
v0x5ecbd3cafdd0_0 .net8 "mem_data", 7 0, RS_0x7b2c3fcd4438;  2 drivers
v0x5ecbd3caff00_0 .net "mux_out", 4 0, L_0x5ecbd3cb0cf0;  1 drivers
v0x5ecbd3caffc0_0 .net "opcode", 2 0, v0x5ecbd3cadb90_0;  1 drivers
v0x5ecbd3cb0080_0 .net "operand", 4 0, v0x5ecbd3cadc80_0;  1 drivers
v0x5ecbd3cb0140_0 .net "pc_out", 4 0, v0x5ecbd3caf010_0;  1 drivers
v0x5ecbd3cb0250_0 .net "pcc", 4 0, L_0x5ecbd3c65880;  alias, 1 drivers
v0x5ecbd3cb0330_0 .net "rd", 0 0, v0x5ecbd3cace80_0;  1 drivers
v0x5ecbd3cb0420_0 .net "reset", 0 0, v0x5ecbd3cb09d0_0;  1 drivers
v0x5ecbd3cb04c0_0 .net "result", 7 0, L_0x5ecbd3c4cdf0;  alias, 1 drivers
v0x5ecbd3cb05a0_0 .net "sel", 0 0, v0x5ecbd3cacff0_0;  1 drivers
v0x5ecbd3cb0640_0 .net "wr", 0 0, v0x5ecbd3cad160_0;  1 drivers
S_0x5ecbd3c60900 .scope module, "acc" "Accumulator" 3 87, 4 1 0, S_0x5ecbd3c41980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0x5ecbd3c60ae0 .param/l "WIDTH_REG" 0 4 2, +C4<00000000000000000000000000001000>;
v0x5ecbd3c4a330_0 .net "clk", 0 0, v0x5ecbd3cb0890_0;  alias, 1 drivers
v0x5ecbd3c4cf10_0 .net "data_in", 7 0, L_0x5ecbd3cb1270;  alias, 1 drivers
v0x5ecbd3c4cfb0_0 .var "data_out", 7 0;
v0x5ecbd3c8d6c0_0 .net "load", 0 0, v0x5ecbd3cacba0_0;  alias, 1 drivers
v0x5ecbd3c8d760_0 .net "reset", 0 0, v0x5ecbd3cb09d0_0;  alias, 1 drivers
E_0x5ecbd3c5e220 .event posedge, v0x5ecbd3c8d760_0, v0x5ecbd3c4a330_0;
S_0x5ecbd3caa670 .scope module, "addr_mux" "AddressMux" 3 47, 5 1 0, S_0x5ecbd3c41980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 5 "A";
    .port_info 2 /INPUT 5 "B";
    .port_info 3 /OUTPUT 5 "Z";
P_0x5ecbd3caa870 .param/l "WIDTH" 0 5 2, +C4<000000000000000000000000000000101>;
v0x5ecbd3c8dc90_0 .net "A", 4 0, v0x5ecbd3caf010_0;  alias, 1 drivers
v0x5ecbd3c4af30_0 .net "B", 4 0, v0x5ecbd3cadc80_0;  alias, 1 drivers
v0x5ecbd3caa990_0 .net "Z", 4 0, L_0x5ecbd3cb0cf0;  alias, 1 drivers
v0x5ecbd3caaa50_0 .net "sel", 0 0, v0x5ecbd3cacff0_0;  alias, 1 drivers
L_0x5ecbd3cb0cf0 .functor MUXZ 5, v0x5ecbd3cadc80_0, v0x5ecbd3caf010_0, v0x5ecbd3cacff0_0, C4<>;
S_0x5ecbd3caab90 .scope module, "alu" "ALU" 3 79, 6 1 0, S_0x5ecbd3c41980;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "opcode";
    .port_info 1 /INPUT 8 "inA";
    .port_info 2 /INPUT 8 "inB";
    .port_info 3 /OUTPUT 8 "out";
    .port_info 4 /OUTPUT 1 "is_zero";
P_0x5ecbd3c4c950 .param/l "OPCODE" 0 6 3, +C4<00000000000000000000000000000011>;
P_0x5ecbd3c4c990 .param/l "WIDTH_REG" 0 6 2, +C4<00000000000000000000000000001000>;
L_0x5ecbd3cb1270 .functor BUFZ 8, v0x5ecbd3cab620_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7b2c3fc8b018 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5ecbd3caae30_0 .net/2u *"_ivl_0", 7 0, L_0x7b2c3fc8b018;  1 drivers
v0x5ecbd3caaf30_0 .net *"_ivl_2", 0 0, L_0x5ecbd3cb0ff0;  1 drivers
L_0x7b2c3fc8b060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ecbd3caaff0_0 .net/2u *"_ivl_4", 0 0, L_0x7b2c3fc8b060;  1 drivers
L_0x7b2c3fc8b0a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ecbd3cab0e0_0 .net/2u *"_ivl_6", 0 0, L_0x7b2c3fc8b0a8;  1 drivers
v0x5ecbd3cab1c0_0 .net "inA", 7 0, v0x5ecbd3c4cfb0_0;  alias, 1 drivers
v0x5ecbd3cab2d0_0 .net8 "inB", 7 0, RS_0x7b2c3fcd4438;  alias, 2 drivers
v0x5ecbd3cab390_0 .net "is_zero", 0 0, L_0x5ecbd3cb10e0;  alias, 1 drivers
v0x5ecbd3cab450_0 .net "opcode", 2 0, v0x5ecbd3cadb90_0;  alias, 1 drivers
v0x5ecbd3cab530_0 .net "out", 7 0, L_0x5ecbd3cb1270;  alias, 1 drivers
v0x5ecbd3cab620_0 .var "result", 7 0;
E_0x5ecbd3c3a370 .event anyedge, v0x5ecbd3cab450_0, v0x5ecbd3c4cfb0_0, v0x5ecbd3cab2d0_0;
L_0x5ecbd3cb0ff0 .cmp/ne 8, v0x5ecbd3cab620_0, L_0x7b2c3fc8b018;
L_0x5ecbd3cb10e0 .functor MUXZ 1, L_0x7b2c3fc8b0a8, L_0x7b2c3fc8b060, L_0x5ecbd3cb0ff0, C4<>;
S_0x5ecbd3cab7b0 .scope module, "bus" "DataMux" 3 109, 5 12 0, S_0x5ecbd3c41980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 8 "A";
    .port_info 2 /OUTPUT 8 "Z";
P_0x5ecbd3cab940 .param/l "WIDTH" 0 5 13, +C4<00000000000000000000000000001000>;
v0x5ecbd3caba50_0 .net "A", 7 0, v0x5ecbd3c4cfb0_0;  alias, 1 drivers
v0x5ecbd3cabb80_0 .net8 "Z", 7 0, RS_0x7b2c3fcd4438;  alias, 2 drivers
o0x7b2c3fcd45e8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5ecbd3cabc40_0 name=_ivl_0
v0x5ecbd3cabd10_0 .net "sel", 0 0, v0x5ecbd3cac870_0;  alias, 1 drivers
L_0x5ecbd3cb1330 .functor MUXZ 8, o0x7b2c3fcd45e8, v0x5ecbd3c4cfb0_0, v0x5ecbd3cac870_0, C4<>;
S_0x5ecbd3cabe50 .scope module, "ctrl" "Controller" 3 94, 7 1 0, S_0x5ecbd3c41980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "opcode";
    .port_info 3 /INPUT 1 "is_zero";
    .port_info 4 /OUTPUT 1 "sel";
    .port_info 5 /OUTPUT 1 "rd";
    .port_info 6 /OUTPUT 1 "ld_ir";
    .port_info 7 /OUTPUT 1 "halt";
    .port_info 8 /OUTPUT 1 "inc_pc";
    .port_info 9 /OUTPUT 1 "ld_ac";
    .port_info 10 /OUTPUT 1 "ld_pc";
    .port_info 11 /OUTPUT 1 "wr";
    .port_info 12 /OUTPUT 1 "data_e";
P_0x5ecbd3cac080 .param/l "ALU_OP" 0 7 23, +C4<00000000000000000000000000000110>;
P_0x5ecbd3cac0c0 .param/l "IDLE" 0 7 20, +C4<00000000000000000000000000000011>;
P_0x5ecbd3cac100 .param/l "INST_ADDR" 0 7 17, +C4<00000000000000000000000000000000>;
P_0x5ecbd3cac140 .param/l "INST_FETCH" 0 7 18, +C4<00000000000000000000000000000001>;
P_0x5ecbd3cac180 .param/l "INST_LOAD" 0 7 19, +C4<00000000000000000000000000000010>;
P_0x5ecbd3cac1c0 .param/l "OP_ADDR" 0 7 21, +C4<00000000000000000000000000000100>;
P_0x5ecbd3cac200 .param/l "OP_FETCH" 0 7 22, +C4<00000000000000000000000000000101>;
P_0x5ecbd3cac240 .param/l "STORE" 0 7 24, +C4<00000000000000000000000000000111>;
v0x5ecbd3cac7a0_0 .net "clk", 0 0, v0x5ecbd3cb0890_0;  alias, 1 drivers
v0x5ecbd3cac870_0 .var "data_e", 0 0;
v0x5ecbd3cac940_0 .var "halt", 0 0;
v0x5ecbd3caca10_0 .var "inc_pc", 0 0;
v0x5ecbd3cacab0_0 .net "is_zero", 0 0, L_0x5ecbd3cb10e0;  alias, 1 drivers
v0x5ecbd3cacba0_0 .var "ld_ac", 0 0;
v0x5ecbd3cacc70_0 .var "ld_ir", 0 0;
v0x5ecbd3cacd10_0 .var "ld_pc", 0 0;
v0x5ecbd3cacdb0_0 .net "opcode", 2 0, v0x5ecbd3cadb90_0;  alias, 1 drivers
v0x5ecbd3cace80_0 .var "rd", 0 0;
v0x5ecbd3cacf20_0 .net "reset", 0 0, v0x5ecbd3cb09d0_0;  alias, 1 drivers
v0x5ecbd3cacff0_0 .var "sel", 0 0;
v0x5ecbd3cad0c0_0 .var "state", 2 0;
v0x5ecbd3cad160_0 .var "wr", 0 0;
S_0x5ecbd3cad3c0 .scope module, "ir" "InstructionRegister" 3 70, 8 1 0, S_0x5ecbd3c41980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 3 "opcode";
    .port_info 5 /OUTPUT 5 "operand";
P_0x5ecbd3cad550 .param/l "OPCODE" 0 8 4, +C4<00000000000000000000000000000011>;
P_0x5ecbd3cad590 .param/l "WIDTH_ADDRESS_BIT" 0 8 2, +C4<00000000000000000000000000000101>;
P_0x5ecbd3cad5d0 .param/l "WIDTH_REG" 0 8 3, +C4<00000000000000000000000000001000>;
v0x5ecbd3cad8d0_0 .net "clk", 0 0, v0x5ecbd3cb0890_0;  alias, 1 drivers
v0x5ecbd3cad9e0_0 .net8 "data_in", 7 0, RS_0x7b2c3fcd4438;  alias, 2 drivers
v0x5ecbd3cadaf0_0 .net "load", 0 0, v0x5ecbd3cacc70_0;  alias, 1 drivers
v0x5ecbd3cadb90_0 .var "opcode", 2 0;
v0x5ecbd3cadc80_0 .var "operand", 4 0;
v0x5ecbd3cadd70_0 .net "reset", 0 0, v0x5ecbd3cb09d0_0;  alias, 1 drivers
S_0x5ecbd3cadf00 .scope module, "memory" "Memory" 3 63, 9 1 0, S_0x5ecbd3c41980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd";
    .port_info 2 /INPUT 1 "wr";
    .port_info 3 /INPUT 5 "addr";
    .port_info 4 /INOUT 8 "data";
P_0x5ecbd3cad670 .param/l "WIDTH_ADDRESS_BIT" 0 9 2, +C4<000000000000000000000000000000101>;
P_0x5ecbd3cad6b0 .param/l "WIDTH_REG" 0 9 3, +C4<00000000000000000000000000001000>;
L_0x5ecbd3cb0e70 .functor AND 1, v0x5ecbd3cace80_0, L_0x5ecbd3cb0dd0, C4<1>, C4<1>;
v0x5ecbd3cae280_0 .net *"_ivl_1", 0 0, L_0x5ecbd3cb0dd0;  1 drivers
v0x5ecbd3cae360_0 .net *"_ivl_3", 0 0, L_0x5ecbd3cb0e70;  1 drivers
o0x7b2c3fcd4c18 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5ecbd3cae420_0 name=_ivl_4
v0x5ecbd3cae510_0 .net "addr", 4 0, L_0x5ecbd3cb0cf0;  alias, 1 drivers
v0x5ecbd3cae600_0 .net "clk", 0 0, v0x5ecbd3cb0890_0;  alias, 1 drivers
v0x5ecbd3cae6f0_0 .net8 "data", 7 0, RS_0x7b2c3fcd4438;  alias, 2 drivers
v0x5ecbd3cae790_0 .var "data_out", 7 0;
v0x5ecbd3cae870 .array "mem", 31 0, 7 0;
v0x5ecbd3cae930_0 .net "rd", 0 0, v0x5ecbd3cace80_0;  alias, 1 drivers
v0x5ecbd3cae9d0_0 .net "wr", 0 0, v0x5ecbd3cad160_0;  alias, 1 drivers
E_0x5ecbd3c8f060 .event posedge, v0x5ecbd3c4a330_0;
L_0x5ecbd3cb0dd0 .reduce/nor v0x5ecbd3cad160_0;
L_0x5ecbd3cb0f00 .functor MUXZ 8, o0x7b2c3fcd4c18, v0x5ecbd3cae790_0, L_0x5ecbd3cb0e70, C4<>;
S_0x5ecbd3caeb30 .scope module, "pc" "ProgramCounter" 3 54, 10 1 0, S_0x5ecbd3c41980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "inc";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x5ecbd3caecc0 .param/l "WIDTH_ADDRESS_BIT" 0 10 2, +C4<000000000000000000000000000000101>;
v0x5ecbd3caee90_0 .net "clk", 0 0, v0x5ecbd3cb0890_0;  alias, 1 drivers
v0x5ecbd3caef50_0 .net "data_in", 4 0, L_0x5ecbd3cb0cf0;  alias, 1 drivers
v0x5ecbd3caf010_0 .var "data_out", 4 0;
v0x5ecbd3caf0e0_0 .net "inc", 0 0, v0x5ecbd3caca10_0;  alias, 1 drivers
v0x5ecbd3caf1b0_0 .net "load", 0 0, v0x5ecbd3cacd10_0;  alias, 1 drivers
v0x5ecbd3caf2a0_0 .net "reset", 0 0, v0x5ecbd3cb09d0_0;  alias, 1 drivers
    .scope S_0x5ecbd3caeb30;
T_0 ;
    %wait E_0x5ecbd3c5e220;
    %load/vec4 v0x5ecbd3caf2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5ecbd3caf010_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5ecbd3caf1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5ecbd3caef50_0;
    %assign/vec4 v0x5ecbd3caf010_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x5ecbd3caf0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x5ecbd3caf010_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5ecbd3caf010_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x5ecbd3caf010_0;
    %assign/vec4 v0x5ecbd3caf010_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5ecbd3cadf00;
T_1 ;
    %vpi_call 9 18 "$readmemb", "PROG1.bin", v0x5ecbd3cae870 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5ecbd3cadf00;
T_2 ;
    %wait E_0x5ecbd3c8f060;
    %load/vec4 v0x5ecbd3cae9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x5ecbd3cae6f0_0;
    %load/vec4 v0x5ecbd3cae510_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ecbd3cae870, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5ecbd3cae930_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0x5ecbd3cae9d0_0;
    %nor/r;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x5ecbd3cae510_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5ecbd3cae870, 4;
    %assign/vec4 v0x5ecbd3cae790_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x5ecbd3cae790_0;
    %assign/vec4 v0x5ecbd3cae790_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5ecbd3cad3c0;
T_3 ;
    %wait E_0x5ecbd3c5e220;
    %load/vec4 v0x5ecbd3cadd70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5ecbd3cadb90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5ecbd3cadc80_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5ecbd3cadaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5ecbd3cad9e0_0;
    %parti/s 3, 5, 4;
    %assign/vec4 v0x5ecbd3cadb90_0, 0;
    %load/vec4 v0x5ecbd3cad9e0_0;
    %parti/s 6, 0, 2;
    %pad/u 5;
    %assign/vec4 v0x5ecbd3cadc80_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x5ecbd3cadb90_0;
    %assign/vec4 v0x5ecbd3cadb90_0, 0;
    %load/vec4 v0x5ecbd3cadc80_0;
    %assign/vec4 v0x5ecbd3cadc80_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5ecbd3caab90;
T_4 ;
    %wait E_0x5ecbd3c3a370;
    %load/vec4 v0x5ecbd3cab450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5ecbd3cab620_0, 0, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x5ecbd3cab1c0_0;
    %store/vec4 v0x5ecbd3cab620_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x5ecbd3cab1c0_0;
    %store/vec4 v0x5ecbd3cab620_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x5ecbd3cab1c0_0;
    %load/vec4 v0x5ecbd3cab2d0_0;
    %add;
    %store/vec4 v0x5ecbd3cab620_0, 0, 8;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x5ecbd3cab1c0_0;
    %load/vec4 v0x5ecbd3cab2d0_0;
    %and;
    %store/vec4 v0x5ecbd3cab620_0, 0, 8;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x5ecbd3cab1c0_0;
    %load/vec4 v0x5ecbd3cab2d0_0;
    %xor;
    %store/vec4 v0x5ecbd3cab620_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x5ecbd3cab2d0_0;
    %store/vec4 v0x5ecbd3cab620_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x5ecbd3cab1c0_0;
    %store/vec4 v0x5ecbd3cab620_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x5ecbd3cab1c0_0;
    %store/vec4 v0x5ecbd3cab620_0, 0, 8;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5ecbd3c60900;
T_5 ;
    %wait E_0x5ecbd3c5e220;
    %load/vec4 v0x5ecbd3c8d760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ecbd3c4cfb0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5ecbd3c8d6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5ecbd3c4cf10_0;
    %assign/vec4 v0x5ecbd3c4cfb0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x5ecbd3c4cfb0_0;
    %assign/vec4 v0x5ecbd3c4cfb0_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5ecbd3cabe50;
T_6 ;
    %wait E_0x5ecbd3c5e220;
    %load/vec4 v0x5ecbd3cacf20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5ecbd3cad0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3cacff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3cace80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3cacc70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3cac940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3caca10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3cacba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3cacd10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3cad160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3cac870_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5ecbd3cad0c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %load/vec4 v0x5ecbd3cacff0_0;
    %assign/vec4 v0x5ecbd3cacff0_0, 0;
    %load/vec4 v0x5ecbd3cacc70_0;
    %assign/vec4 v0x5ecbd3cacc70_0, 0;
    %load/vec4 v0x5ecbd3caca10_0;
    %assign/vec4 v0x5ecbd3caca10_0, 0;
    %load/vec4 v0x5ecbd3cacba0_0;
    %assign/vec4 v0x5ecbd3cacba0_0, 0;
    %load/vec4 v0x5ecbd3cace80_0;
    %assign/vec4 v0x5ecbd3cace80_0, 0;
    %load/vec4 v0x5ecbd3cacd10_0;
    %assign/vec4 v0x5ecbd3cacd10_0, 0;
    %load/vec4 v0x5ecbd3cad160_0;
    %assign/vec4 v0x5ecbd3cad160_0, 0;
    %load/vec4 v0x5ecbd3cac870_0;
    %assign/vec4 v0x5ecbd3cac870_0, 0;
    %load/vec4 v0x5ecbd3cad0c0_0;
    %assign/vec4 v0x5ecbd3cad0c0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ecbd3cacff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3cace80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3cacc70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3cac940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3caca10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3cacba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3cacd10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3cad160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3cac870_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5ecbd3cad0c0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ecbd3cacff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ecbd3cace80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3cacc70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3cac940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3caca10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3cacba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3cacd10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3cad160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3cac870_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5ecbd3cad0c0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ecbd3cacff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ecbd3cace80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ecbd3cacc70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3cac940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3caca10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3cacba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3cacd10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3cad160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3cac870_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5ecbd3cad0c0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ecbd3cacff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ecbd3cace80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ecbd3cacc70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3cac940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3caca10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3cacba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3cacd10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3cad160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3cac870_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5ecbd3cad0c0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3cacff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3cace80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3cacc70_0, 0;
    %load/vec4 v0x5ecbd3cacdb0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_6.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ecbd3cac940_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5ecbd3cad0c0_0, 0;
    %jmp T_6.13;
T_6.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ecbd3caca10_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5ecbd3cad0c0_0, 0;
T_6.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3cad160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3cac870_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3cacff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3cacc70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3caca10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3cad160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3cac870_0, 0;
    %load/vec4 v0x5ecbd3cacdb0_0;
    %cmpi/e 2, 0, 3;
    %jmp/1 T_6.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5ecbd3cacdb0_0;
    %cmpi/e 3, 0, 3;
    %flag_or 4, 8;
T_6.16;
    %jmp/1 T_6.15, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5ecbd3cacdb0_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 8;
T_6.15;
    %flag_get/vec4 4;
    %jmp/1 T_6.14, 4;
    %load/vec4 v0x5ecbd3cacdb0_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_6.14;
    %assign/vec4 v0x5ecbd3cace80_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x5ecbd3cad0c0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3cacff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3cacc70_0, 0;
    %load/vec4 v0x5ecbd3cacdb0_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5ecbd3cacd10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3cad160_0, 0;
    %load/vec4 v0x5ecbd3cacdb0_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5ecbd3cac870_0, 0;
    %load/vec4 v0x5ecbd3cacdb0_0;
    %cmpi/e 2, 0, 3;
    %jmp/1 T_6.19, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5ecbd3cacdb0_0;
    %cmpi/e 3, 0, 3;
    %flag_or 4, 8;
T_6.19;
    %jmp/1 T_6.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5ecbd3cacdb0_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 8;
T_6.18;
    %flag_get/vec4 4;
    %jmp/1 T_6.17, 4;
    %load/vec4 v0x5ecbd3cacdb0_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_6.17;
    %assign/vec4 v0x5ecbd3cace80_0, 0;
    %load/vec4 v0x5ecbd3cacdb0_0;
    %cmpi/e 1, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_6.20, 4;
    %load/vec4 v0x5ecbd3cacab0_0;
    %and;
T_6.20;
    %assign/vec4 v0x5ecbd3caca10_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x5ecbd3cad0c0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3cacff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3cacc70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ecbd3caca10_0, 0;
    %load/vec4 v0x5ecbd3cacdb0_0;
    %cmpi/e 2, 0, 3;
    %jmp/1 T_6.23, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5ecbd3cacdb0_0;
    %cmpi/e 3, 0, 3;
    %flag_or 4, 8;
T_6.23;
    %jmp/1 T_6.22, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5ecbd3cacdb0_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 8;
T_6.22;
    %flag_get/vec4 4;
    %jmp/1 T_6.21, 4;
    %load/vec4 v0x5ecbd3cacdb0_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_6.21;
    %assign/vec4 v0x5ecbd3cacba0_0, 0;
    %load/vec4 v0x5ecbd3cacdb0_0;
    %cmpi/e 2, 0, 3;
    %jmp/1 T_6.26, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5ecbd3cacdb0_0;
    %cmpi/e 3, 0, 3;
    %flag_or 4, 8;
T_6.26;
    %jmp/1 T_6.25, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5ecbd3cacdb0_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 8;
T_6.25;
    %flag_get/vec4 4;
    %jmp/1 T_6.24, 4;
    %load/vec4 v0x5ecbd3cacdb0_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_6.24;
    %assign/vec4 v0x5ecbd3cace80_0, 0;
    %load/vec4 v0x5ecbd3cacdb0_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5ecbd3cacd10_0, 0;
    %load/vec4 v0x5ecbd3cacdb0_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5ecbd3cad160_0, 0;
    %load/vec4 v0x5ecbd3cacdb0_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5ecbd3cac870_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5ecbd3cad0c0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5ecbd3c8ece0;
T_7 ;
    %delay 5, 0;
    %load/vec4 v0x5ecbd3cb0890_0;
    %inv;
    %store/vec4 v0x5ecbd3cb0890_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5ecbd3c8ece0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ecbd3cb0890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ecbd3cb09d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ecbd3cb09d0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 22 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x5ecbd3c8ece0;
T_9 ;
    %vpi_call 2 27 "$dumpfile", "RICS_CPU.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5ecbd3c8ece0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x5ecbd3c8ece0;
T_10 ;
    %vpi_call 2 31 "$monitor", "Time=%0t PC=%h Opcode=%b Operand=%d Acc=%d", $time, v0x5ecbd3cb0140_0, v0x5ecbd3caffc0_0, v0x5ecbd3cb0080_0, v0x5ecbd3caf480_0 {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "RISC_CPU_tb.v";
    "RISC_CPU.v";
    "./ACC.v";
    "./multiplexer.v";
    "./ALU.v";
    "./controller.v";
    "./InstructionRegister.v";
    "./Memory.v";
    "./PC.v";
