ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccRqWcaf.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32h7xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB132:
  28              		.file 1 "../../CM4/Core/Src/stm32h7xx_hal_msp.c"
   1:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /**
   3:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   4:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   * @file         stm32h7xx_hal_msp.c
   5:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   *               and de-Initialization codes.
   7:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   8:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   * @attention
   9:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   *
  10:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   * All rights reserved.
  12:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   *
  13:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   * in the root directory of this software component.
  15:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   *
  17:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
  18:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   */
  19:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Header */
  20:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  21:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** #include "main.h"
  23:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  24:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  26:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Includes */
  27:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart3_rx;
  28:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  29:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart3_tx;
  30:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccRqWcaf.s 			page 2


  31:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  32:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN TD */
  33:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  34:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END TD */
  35:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  36:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  37:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Define */
  38:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  39:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Define */
  40:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  41:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  42:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  43:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  44:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Macro */
  45:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  46:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  47:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PV */
  48:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  49:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END PV */
  50:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  51:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  52:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  53:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  54:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END PFP */
  55:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  56:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  57:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  58:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  59:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  60:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  61:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  62:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  63:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END 0 */
  64:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /**
  65:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   * Initializes the Global MSP.
  66:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   */
  67:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** void HAL_MspInit(void)
  68:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** {
  29              		.loc 1 68 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  69:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  70:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  71:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  72:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  73:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  40              		.loc 1 73 3 view .LVU1
  41              	.LBB2:
  42              		.loc 1 73 3 view .LVU2
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccRqWcaf.s 			page 3


  43              		.loc 1 73 3 view .LVU3
  44 0004 0A4B     		ldr	r3, .L3
  45 0006 D3F8F420 		ldr	r2, [r3, #244]
  46 000a 42F00202 		orr	r2, r2, #2
  47 000e C3F8F420 		str	r2, [r3, #244]
  48              		.loc 1 73 3 view .LVU4
  49 0012 D3F8F430 		ldr	r3, [r3, #244]
  50 0016 03F00203 		and	r3, r3, #2
  51 001a 0193     		str	r3, [sp, #4]
  52              		.loc 1 73 3 view .LVU5
  53 001c 019B     		ldr	r3, [sp, #4]
  54              	.LBE2:
  55              		.loc 1 73 3 view .LVU6
  74:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  75:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* System interrupt init*/
  76:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  77:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  56              		.loc 1 77 3 view .LVU7
  57 001e 0022     		movs	r2, #0
  58 0020 0F21     		movs	r1, #15
  59 0022 6FF00100 		mvn	r0, #1
  60 0026 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  61              	.LVL0:
  78:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  79:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  80:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  81:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  82:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** }
  62              		.loc 1 82 1 is_stmt 0 view .LVU8
  63 002a 03B0     		add	sp, sp, #12
  64              	.LCFI2:
  65              		.cfi_def_cfa_offset 4
  66              		@ sp needed
  67 002c 5DF804FB 		ldr	pc, [sp], #4
  68              	.L4:
  69              		.align	2
  70              	.L3:
  71 0030 00440258 		.word	1476543488
  72              		.cfi_endproc
  73              	.LFE132:
  75              		.section	.text.HAL_UART_MspInit,"ax",%progbits
  76              		.align	1
  77              		.global	HAL_UART_MspInit
  78              		.syntax unified
  79              		.thumb
  80              		.thumb_func
  82              	HAL_UART_MspInit:
  83              	.LVL1:
  84              	.LFB133:
  83:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  84:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /**
  85:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * @brief UART MSP Initialization
  86:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
  87:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * @param huart: UART handle pointer
  88:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * @retval None
  89:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** */
  90:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccRqWcaf.s 			page 4


  91:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** {
  85              		.loc 1 91 1 is_stmt 1 view -0
  86              		.cfi_startproc
  87              		@ args = 0, pretend = 0, frame = 200
  88              		@ frame_needed = 0, uses_anonymous_args = 0
  89              		.loc 1 91 1 is_stmt 0 view .LVU10
  90 0000 10B5     		push	{r4, lr}
  91              	.LCFI3:
  92              		.cfi_def_cfa_offset 8
  93              		.cfi_offset 4, -8
  94              		.cfi_offset 14, -4
  95 0002 B2B0     		sub	sp, sp, #200
  96              	.LCFI4:
  97              		.cfi_def_cfa_offset 208
  98 0004 0446     		mov	r4, r0
  92:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
  99              		.loc 1 92 3 is_stmt 1 view .LVU11
 100              		.loc 1 92 28 is_stmt 0 view .LVU12
 101 0006 C022     		movs	r2, #192
 102 0008 0021     		movs	r1, #0
 103 000a 02A8     		add	r0, sp, #8
 104              	.LVL2:
 105              		.loc 1 92 28 view .LVU13
 106 000c FFF7FEFF 		bl	memset
 107              	.LVL3:
  93:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   if(huart->Instance==USART3)
 108              		.loc 1 93 3 is_stmt 1 view .LVU14
 109              		.loc 1 93 11 is_stmt 0 view .LVU15
 110 0010 2268     		ldr	r2, [r4]
 111              		.loc 1 93 5 view .LVU16
 112 0012 2A4B     		ldr	r3, .L15
 113 0014 9A42     		cmp	r2, r3
 114 0016 01D0     		beq	.L11
 115              	.L5:
  94:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   {
  95:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 0 */
  96:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  97:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 0 */
  98:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  99:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
 100:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   */
 101:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 102:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 103:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 104:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     {
 105:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 106:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     }
 107:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 108:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 109:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_ENABLE();
 110:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 111:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /* USART3 DMA Init */
 112:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /* USART3_RX Init */
 113:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Instance = DMA1_Stream0;
 114:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 115:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 116:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccRqWcaf.s 			page 5


 117:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 118:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 119:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 120:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 121:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 122:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 123:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 124:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     {
 125:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 126:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     }
 127:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 128:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 129:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 130:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /* USART3_TX Init */
 131:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Instance = DMA1_Stream1;
 132:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 133:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 134:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 135:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 136:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 137:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 138:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 139:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 140:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 141:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 142:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     {
 143:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 144:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     }
 145:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 146:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 147:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 148:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 149:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 150:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 1 */
 151:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   }
 152:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 153:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** }
 116              		.loc 1 153 1 view .LVU17
 117 0018 32B0     		add	sp, sp, #200
 118              	.LCFI5:
 119              		.cfi_remember_state
 120              		.cfi_def_cfa_offset 8
 121              		@ sp needed
 122 001a 10BD     		pop	{r4, pc}
 123              	.LVL4:
 124              	.L11:
 125              	.LCFI6:
 126              		.cfi_restore_state
 101:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 127              		.loc 1 101 5 is_stmt 1 view .LVU18
 101:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 128              		.loc 1 101 46 is_stmt 0 view .LVU19
 129 001c 0222     		movs	r2, #2
 130 001e 0023     		movs	r3, #0
 131 0020 CDE90223 		strd	r2, [sp, #8]
 102:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 132              		.loc 1 102 5 is_stmt 1 view .LVU20
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccRqWcaf.s 			page 6


 103:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     {
 133              		.loc 1 103 5 view .LVU21
 103:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     {
 134              		.loc 1 103 9 is_stmt 0 view .LVU22
 135 0024 02A8     		add	r0, sp, #8
 136 0026 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 137              	.LVL5:
 103:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     {
 138              		.loc 1 103 8 view .LVU23
 139 002a 0028     		cmp	r0, #0
 140 002c 3DD1     		bne	.L12
 141              	.L7:
 109:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 142              		.loc 1 109 5 is_stmt 1 view .LVU24
 143              	.LBB3:
 109:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 144              		.loc 1 109 5 view .LVU25
 109:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 145              		.loc 1 109 5 view .LVU26
 146 002e 244B     		ldr	r3, .L15+4
 147 0030 D3F8E820 		ldr	r2, [r3, #232]
 148 0034 42F48022 		orr	r2, r2, #262144
 149 0038 C3F8E820 		str	r2, [r3, #232]
 109:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 150              		.loc 1 109 5 view .LVU27
 151 003c D3F8E830 		ldr	r3, [r3, #232]
 152 0040 03F48023 		and	r3, r3, #262144
 153 0044 0193     		str	r3, [sp, #4]
 109:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 154              		.loc 1 109 5 view .LVU28
 155 0046 019B     		ldr	r3, [sp, #4]
 156              	.LBE3:
 109:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 157              		.loc 1 109 5 view .LVU29
 113:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 158              		.loc 1 113 5 view .LVU30
 113:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 159              		.loc 1 113 29 is_stmt 0 view .LVU31
 160 0048 1E48     		ldr	r0, .L15+8
 161 004a 1F4B     		ldr	r3, .L15+12
 162 004c 0360     		str	r3, [r0]
 114:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 163              		.loc 1 114 5 is_stmt 1 view .LVU32
 114:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 164              		.loc 1 114 33 is_stmt 0 view .LVU33
 165 004e 2D23     		movs	r3, #45
 166 0050 4360     		str	r3, [r0, #4]
 115:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 167              		.loc 1 115 5 is_stmt 1 view .LVU34
 115:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 168              		.loc 1 115 35 is_stmt 0 view .LVU35
 169 0052 0023     		movs	r3, #0
 170 0054 8360     		str	r3, [r0, #8]
 116:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 171              		.loc 1 116 5 is_stmt 1 view .LVU36
 116:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 172              		.loc 1 116 35 is_stmt 0 view .LVU37
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccRqWcaf.s 			page 7


 173 0056 C360     		str	r3, [r0, #12]
 117:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 174              		.loc 1 117 5 is_stmt 1 view .LVU38
 117:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 175              		.loc 1 117 32 is_stmt 0 view .LVU39
 176 0058 4FF48062 		mov	r2, #1024
 177 005c 0261     		str	r2, [r0, #16]
 118:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 178              		.loc 1 118 5 is_stmt 1 view .LVU40
 118:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 179              		.loc 1 118 45 is_stmt 0 view .LVU41
 180 005e 4361     		str	r3, [r0, #20]
 119:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 181              		.loc 1 119 5 is_stmt 1 view .LVU42
 119:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 182              		.loc 1 119 42 is_stmt 0 view .LVU43
 183 0060 8361     		str	r3, [r0, #24]
 120:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 184              		.loc 1 120 5 is_stmt 1 view .LVU44
 120:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 185              		.loc 1 120 30 is_stmt 0 view .LVU45
 186 0062 C361     		str	r3, [r0, #28]
 121:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 187              		.loc 1 121 5 is_stmt 1 view .LVU46
 121:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 188              		.loc 1 121 34 is_stmt 0 view .LVU47
 189 0064 4FF48032 		mov	r2, #65536
 190 0068 0262     		str	r2, [r0, #32]
 122:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 191              		.loc 1 122 5 is_stmt 1 view .LVU48
 122:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 192              		.loc 1 122 34 is_stmt 0 view .LVU49
 193 006a 4362     		str	r3, [r0, #36]
 123:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     {
 194              		.loc 1 123 5 is_stmt 1 view .LVU50
 123:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     {
 195              		.loc 1 123 9 is_stmt 0 view .LVU51
 196 006c FFF7FEFF 		bl	HAL_DMA_Init
 197              	.LVL6:
 123:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     {
 198              		.loc 1 123 8 view .LVU52
 199 0070 F0B9     		cbnz	r0, .L13
 200              	.L8:
 128:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 201              		.loc 1 128 5 is_stmt 1 view .LVU53
 128:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 202              		.loc 1 128 5 view .LVU54
 203 0072 144B     		ldr	r3, .L15+8
 204 0074 C4F88030 		str	r3, [r4, #128]
 128:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 205              		.loc 1 128 5 view .LVU55
 206 0078 9C63     		str	r4, [r3, #56]
 128:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 207              		.loc 1 128 5 view .LVU56
 131:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 208              		.loc 1 131 5 view .LVU57
 131:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccRqWcaf.s 			page 8


 209              		.loc 1 131 29 is_stmt 0 view .LVU58
 210 007a 1448     		ldr	r0, .L15+16
 211 007c 144B     		ldr	r3, .L15+20
 212 007e 0360     		str	r3, [r0]
 132:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 213              		.loc 1 132 5 is_stmt 1 view .LVU59
 132:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 214              		.loc 1 132 33 is_stmt 0 view .LVU60
 215 0080 2E23     		movs	r3, #46
 216 0082 4360     		str	r3, [r0, #4]
 133:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 217              		.loc 1 133 5 is_stmt 1 view .LVU61
 133:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 218              		.loc 1 133 35 is_stmt 0 view .LVU62
 219 0084 4023     		movs	r3, #64
 220 0086 8360     		str	r3, [r0, #8]
 134:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 221              		.loc 1 134 5 is_stmt 1 view .LVU63
 134:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 222              		.loc 1 134 35 is_stmt 0 view .LVU64
 223 0088 0023     		movs	r3, #0
 224 008a C360     		str	r3, [r0, #12]
 135:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 225              		.loc 1 135 5 is_stmt 1 view .LVU65
 135:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 226              		.loc 1 135 32 is_stmt 0 view .LVU66
 227 008c 4FF48062 		mov	r2, #1024
 228 0090 0261     		str	r2, [r0, #16]
 136:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 229              		.loc 1 136 5 is_stmt 1 view .LVU67
 136:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 230              		.loc 1 136 45 is_stmt 0 view .LVU68
 231 0092 4361     		str	r3, [r0, #20]
 137:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 232              		.loc 1 137 5 is_stmt 1 view .LVU69
 137:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 233              		.loc 1 137 42 is_stmt 0 view .LVU70
 234 0094 8361     		str	r3, [r0, #24]
 138:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 235              		.loc 1 138 5 is_stmt 1 view .LVU71
 138:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 236              		.loc 1 138 30 is_stmt 0 view .LVU72
 237 0096 C361     		str	r3, [r0, #28]
 139:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 238              		.loc 1 139 5 is_stmt 1 view .LVU73
 139:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 239              		.loc 1 139 34 is_stmt 0 view .LVU74
 240 0098 0362     		str	r3, [r0, #32]
 140:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 241              		.loc 1 140 5 is_stmt 1 view .LVU75
 140:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 242              		.loc 1 140 34 is_stmt 0 view .LVU76
 243 009a 4362     		str	r3, [r0, #36]
 141:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     {
 244              		.loc 1 141 5 is_stmt 1 view .LVU77
 141:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     {
 245              		.loc 1 141 9 is_stmt 0 view .LVU78
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccRqWcaf.s 			page 9


 246 009c FFF7FEFF 		bl	HAL_DMA_Init
 247              	.LVL7:
 141:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     {
 248              		.loc 1 141 8 view .LVU79
 249 00a0 48B9     		cbnz	r0, .L14
 250              	.L9:
 146:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 251              		.loc 1 146 5 is_stmt 1 view .LVU80
 146:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 252              		.loc 1 146 5 view .LVU81
 253 00a2 0A4B     		ldr	r3, .L15+16
 254 00a4 E367     		str	r3, [r4, #124]
 146:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 255              		.loc 1 146 5 view .LVU82
 256 00a6 9C63     		str	r4, [r3, #56]
 146:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 257              		.loc 1 146 5 view .LVU83
 258              		.loc 1 153 1 is_stmt 0 view .LVU84
 259 00a8 B6E7     		b	.L5
 260              	.L12:
 105:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     }
 261              		.loc 1 105 7 is_stmt 1 view .LVU85
 262 00aa FFF7FEFF 		bl	Error_Handler
 263              	.LVL8:
 264 00ae BEE7     		b	.L7
 265              	.L13:
 125:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     }
 266              		.loc 1 125 7 view .LVU86
 267 00b0 FFF7FEFF 		bl	Error_Handler
 268              	.LVL9:
 269 00b4 DDE7     		b	.L8
 270              	.L14:
 143:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     }
 271              		.loc 1 143 7 view .LVU87
 272 00b6 FFF7FEFF 		bl	Error_Handler
 273              	.LVL10:
 274 00ba F2E7     		b	.L9
 275              	.L16:
 276              		.align	2
 277              	.L15:
 278 00bc 00480040 		.word	1073760256
 279 00c0 00440258 		.word	1476543488
 280 00c4 00000000 		.word	hdma_usart3_rx
 281 00c8 10000240 		.word	1073872912
 282 00cc 00000000 		.word	hdma_usart3_tx
 283 00d0 28000240 		.word	1073872936
 284              		.cfi_endproc
 285              	.LFE133:
 287              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 288              		.align	1
 289              		.global	HAL_UART_MspDeInit
 290              		.syntax unified
 291              		.thumb
 292              		.thumb_func
 294              	HAL_UART_MspDeInit:
 295              	.LVL11:
 296              	.LFB134:
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccRqWcaf.s 			page 10


 154:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 155:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /**
 156:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * @brief UART MSP De-Initialization
 157:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 158:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * @param huart: UART handle pointer
 159:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 160:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** */
 161:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 162:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** {
 297              		.loc 1 162 1 view -0
 298              		.cfi_startproc
 299              		@ args = 0, pretend = 0, frame = 0
 300              		@ frame_needed = 0, uses_anonymous_args = 0
 163:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   if(huart->Instance==USART3)
 301              		.loc 1 163 3 view .LVU89
 302              		.loc 1 163 11 is_stmt 0 view .LVU90
 303 0000 0268     		ldr	r2, [r0]
 304              		.loc 1 163 5 view .LVU91
 305 0002 0A4B     		ldr	r3, .L24
 306 0004 9A42     		cmp	r2, r3
 307 0006 00D0     		beq	.L23
 308 0008 7047     		bx	lr
 309              	.L23:
 162:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   if(huart->Instance==USART3)
 310              		.loc 1 162 1 view .LVU92
 311 000a 10B5     		push	{r4, lr}
 312              	.LCFI7:
 313              		.cfi_def_cfa_offset 8
 314              		.cfi_offset 4, -8
 315              		.cfi_offset 14, -4
 316 000c 0446     		mov	r4, r0
 164:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   {
 165:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 0 */
 166:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 167:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 0 */
 168:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 169:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_DISABLE();
 317              		.loc 1 169 5 is_stmt 1 view .LVU93
 318 000e 084A     		ldr	r2, .L24+4
 319 0010 D2F8E830 		ldr	r3, [r2, #232]
 320 0014 23F48023 		bic	r3, r3, #262144
 321 0018 C2F8E830 		str	r3, [r2, #232]
 170:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 171:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /* USART3 DMA DeInit */
 172:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 322              		.loc 1 172 5 view .LVU94
 323 001c D0F88000 		ldr	r0, [r0, #128]
 324              	.LVL12:
 325              		.loc 1 172 5 is_stmt 0 view .LVU95
 326 0020 FFF7FEFF 		bl	HAL_DMA_DeInit
 327              	.LVL13:
 173:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 328              		.loc 1 173 5 is_stmt 1 view .LVU96
 329 0024 E06F     		ldr	r0, [r4, #124]
 330 0026 FFF7FEFF 		bl	HAL_DMA_DeInit
 331              	.LVL14:
 174:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccRqWcaf.s 			page 11


 175:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 176:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 1 */
 177:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   }
 178:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 179:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** }
 332              		.loc 1 179 1 is_stmt 0 view .LVU97
 333 002a 10BD     		pop	{r4, pc}
 334              	.LVL15:
 335              	.L25:
 336              		.loc 1 179 1 view .LVU98
 337              		.align	2
 338              	.L24:
 339 002c 00480040 		.word	1073760256
 340 0030 00440258 		.word	1476543488
 341              		.cfi_endproc
 342              	.LFE134:
 344              		.text
 345              	.Letext0:
 346              		.file 2 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 347              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 348              		.file 4 "../../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h755xx.h"
 349              		.file 5 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 350              		.file 6 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 351              		.file 7 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 352              		.file 8 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 353              		.file 9 "../../CM4/Core/Inc/main.h"
 354              		.file 10 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
 355              		.file 11 "<built-in>"
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccRqWcaf.s 			page 12


DEFINED SYMBOLS
                            *ABS*:00000000 stm32h7xx_hal_msp.c
C:\Users\gigig\AppData\Local\Temp\ccRqWcaf.s:20     .text.HAL_MspInit:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccRqWcaf.s:26     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\gigig\AppData\Local\Temp\ccRqWcaf.s:71     .text.HAL_MspInit:00000030 $d
C:\Users\gigig\AppData\Local\Temp\ccRqWcaf.s:76     .text.HAL_UART_MspInit:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccRqWcaf.s:82     .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\gigig\AppData\Local\Temp\ccRqWcaf.s:278    .text.HAL_UART_MspInit:000000bc $d
C:\Users\gigig\AppData\Local\Temp\ccRqWcaf.s:288    .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccRqWcaf.s:294    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\gigig\AppData\Local\Temp\ccRqWcaf.s:339    .text.HAL_UART_MspDeInit:0000002c $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
memset
HAL_RCCEx_PeriphCLKConfig
HAL_DMA_Init
Error_Handler
hdma_usart3_rx
hdma_usart3_tx
HAL_DMA_DeInit
