 
****************************************
Report : qor
Design : Traffic_light
Version: W-2024.09-SP3
Date   : Thu Jul  3 16:02:58 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               9.00
  Critical Path Length:          0.98
  Critical Path Slack:           8.81
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:        -55.45
  Total Hold Violation:       -941.08
  No. of Hold Violations:       18.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          4
  Hierarchical Port Count:         58
  Leaf Cell Count:                170
  Buf/Inv Cell Count:              37
  Buf Cell Count:                   3
  Inv Cell Count:                  34
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       156
  Sequential Cell Count:           14
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       41.647200
  Noncombinational Area:    15.984000
  Buf/Inv Area:              6.837600
  Total Buffer Area:             0.80
  Total Inverter Area:           6.04
  Macro/Black Box Area:      0.000000
  Net Area:                 43.348670
  -----------------------------------
  Cell Area:                57.631201
  Design Area:             100.979870


  Design Rules
  -----------------------------------
  Total Number of Nets:           173
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: dsac123

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.11
  Logic Optimization:                  5.55
  Mapping Optimization:                0.16
  -----------------------------------------
  Overall Compile Time:                7.30
  Overall Compile Wall Clock Time:     7.93

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 55.45  TNS: 941.08  Number of Violating Paths: 18

  --------------------------------------------------------------------


1
