
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'npr29' on host 'en-ec-rhel-ecelinux-10.coecis.cornell.edu' (Linux_x86_64 version 4.18.0-553.27.1.el8_10.x86_64) on Mon Nov 11 23:25:39 EST 2024
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux release 8.10 (Ootpa)"
INFO: [HLS 200-10] In directory '/home/npr29/hls6775/ece6775Final'
Sourcing Tcl script 'run.tcl'
INFO: [HLS 200-10] Opening and resetting project '/home/npr29/hls6775/ece6775Final/bnn.prj'.
INFO: [HLS 200-10] Adding design file 'aes_new.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'aes_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/npr29/hls6775/ece6775Final/bnn.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../aes_test.cpp in release mode
   Compiling ../../../../aes_new.cpp in release mode
   Generating csim.exe
Plaintext: 61 62 63 64 65 66 31 32 33 34 35 36 37 38 39 30 
Ciphertext (Encrypted): 39 62 8b cc c1 cd 48 e4 5f dd b5 e8 9c bf 9d 02 
Decrypted Text: 61 62 63 64 65 66 31 32 33 34 35 36 37 38 39 30 
Success: Decrypted text matches the original plaintext.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes_new.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 10673 ; free virtual = 26448
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 10673 ; free virtual = 26448
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 10671 ; free virtual = 26446
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'invShiftRow' into 'invShiftRows' (aes_new.cpp:517) automatically.
INFO: [XFORM 203-602] Inlining function 'getSBoxInvert' into 'invSubBytes' (aes_new.cpp:509) automatically.
INFO: [XFORM 203-602] Inlining function 'invSubBytes' into 'aes_invRound' (aes_new.cpp:589) automatically.
INFO: [XFORM 203-602] Inlining function 'addRoundKey' into 'aes_invRound' (aes_new.cpp:590) automatically.
INFO: [XFORM 203-602] Inlining function 'addRoundKey' into 'aes_invMain' (aes_new.cpp:601) automatically.
INFO: [XFORM 203-602] Inlining function 'aes_invRound' into 'aes_invMain' (aes_new.cpp:606) automatically.
INFO: [XFORM 203-602] Inlining function 'invSubBytes' into 'aes_invMain' (aes_new.cpp:611) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 10669 ; free virtual = 26445
INFO: [XFORM 203-102] Automatically partitioning small array 'column' (aes_new.cpp:537) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cpy' (aes_new.cpp:561) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'column' (aes_new.cpp:537) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cpy' (aes_new.cpp:561) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'invShiftRow' into 'invShiftRows' (aes_new.cpp:517) automatically.
INFO: [XFORM 203-602] Inlining function 'getSBoxInvert' into 'invSubBytes' (aes_new.cpp:509) automatically.
INFO: [XFORM 203-602] Inlining function 'invSubBytes' into 'aes_invRound' (aes_new.cpp:589) automatically.
INFO: [XFORM 203-602] Inlining function 'addRoundKey' into 'aes_invRound' (aes_new.cpp:590) automatically.
INFO: [XFORM 203-602] Inlining function 'addRoundKey' into 'aes_invMain' (aes_new.cpp:601) automatically.
INFO: [XFORM 203-602] Inlining function 'aes_invRound' into 'aes_invMain' (aes_new.cpp:606) automatically.
INFO: [XFORM 203-602] Inlining function 'invSubBytes' into 'aes_invMain' (aes_new.cpp:611) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 3 for loop 'Loop-0-0' in function 'invShiftRows'.
INFO: [XFORM 203-11] Balancing expressions in function 'invMixColumn' (aes_new.cpp:559)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 10652 ; free virtual = 26428
WARNING: [XFORM 203-631] Renaming function 'galois_multiplication' to 'galois_multiplicatio' (aes_new.cpp:308:36)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (aes_new.cpp:529:13)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (aes_new.cpp:530:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (aes_new.cpp:554:13)
INFO: [HLS 200-472] Inferring partial write operation for 'roundKey' (aes_new.cpp:391:13)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (aes_new.cpp:300:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (aes_new.cpp:509:20)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (aes_new.cpp:300:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (aes_new.cpp:509:20)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (aes_new.cpp:300:9)
INFO: [HLS 200-472] Inferring partial write operation for 'block' (aes_new.cpp:675:17)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (aes_new.cpp:689:17)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 10593 ; free virtual = 26369
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'createRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.66 seconds; current allocated memory: 183.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 183.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 183.837 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 184.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'galois_multiplicatio' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 184.126 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 184.232 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invMixColumn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 184.425 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 184.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 185.029 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 185.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 185.692 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 186.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_decrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 186.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 186.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 186.933 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 187.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'createRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'createRoundKey_empty' to 'createRoundKey_embkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'createRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 187.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invShiftRows'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 188.373 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'galois_multiplicatio' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'galois_multiplicatio'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 189.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invMixColumn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invMixColumn'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 190.302 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invMixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 191.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_invMain_roundKey' to 'aes_invMain_roundcud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 193.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_decrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_decrypt_ciphertext' to 'aes_decrypt_ciphedEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_decrypt'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 195.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 197.083 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.84 MHz
INFO: [RTMG 210-279] Implementing memory 'createRoundKey_embkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'aes_invMain_rsbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'aes_invMain_roundcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'aes_decrypt_ciphedEe_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'dut_decryptedtext_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1232.148 ; gain = 594.125 ; free physical = 10487 ; free virtual = 26274
INFO: [VHDL 208-304] Generating VHDL RTL for dut.
INFO: [VLOG 209-307] Generating Verilog RTL for dut.
INFO: [HLS 200-112] Total elapsed time: 11.78 seconds; peak allocated memory: 197.083 MB.
INFO: [Common 17-206] Exiting vivado_hls at Mon Nov 11 23:25:51 2024...
