// Seed: 2004367080
`define pp_4 0
`define pp_5 0
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    input logic id_2,
    input id_3
);
  assign id_0 = 1;
  logic id_4;
  type_7(
      1 & 1,
      id_2,
      id_0#(
          .id_1(id_3 - 1),
          .id_0(1'h0)
      ),
      1
  );
endmodule
