(librepcb_component 3406c640-66cb-4dd8-80b3-f41f7dd9e16a
 (name "AND2")
 (description "And2 gate")
 (keywords "digital,logic,and")
 (author "ouabacheDesignWorks")
 (version "0.1")
 (created 2019-07-31T16:03:52Z)
 (deprecated false)
 (category 8e4af7b5-cbff-4409-9698-f2b545218075)
 (schematic_only false)
 (default_value "{{PARTNUMBER or DEVICE}}")
 (prefix "U")
 (signal 7e9e6ee8-1aac-4127-8b36-6d23d31aa70a (name "B") (role passive)
  (required true) (negated false) (clock false) (forced_net "")
 )
 (signal bae17c10-6eed-4c05-a3a2-6c6a2745a224 (name "OUT") (role passive)
  (required true) (negated false) (clock false) (forced_net "")
 )
 (signal fa0aeb01-26dd-422f-b181-da317e009075 (name "A") (role passive)
  (required true) (negated false) (clock false) (forced_net "")
 )
 (variant a93eb3c4-08a0-40aa-a3b7-45bccfaba94f (norm "")
  (name "default")
  (description "")
  (gate c9d087ba-8a62-418d-b029-a30d45b06405
   (symbol be9003e8-ef96-48bd-9bb1-b62483bf4120)
   (position 0.0 0.0) (rotation 0.0) (required true) (suffix "")
   (pin af684c67-8446-49c0-9c4d-770abc43958e (signal bae17c10-6eed-4c05-a3a2-6c6a2745a224) (text none))
   (pin b15315db-b8b8-4274-bb44-6ae69b80f3cf (signal fa0aeb01-26dd-422f-b181-da317e009075) (text none))
   (pin ba334832-9f2c-4dd8-ab6a-98156dc6f93d (signal 7e9e6ee8-1aac-4127-8b36-6d23d31aa70a) (text none))
  )
 )
)
