// Seed: 1766681424
module module_0 (
    output wire id_0,
    output supply1 id_1,
    input supply1 id_2
    , id_8,
    input wand id_3,
    input supply1 id_4,
    output tri id_5,
    output supply1 id_6
);
  assign id_8 = id_8;
endmodule
module module_1 #(
    parameter id_10 = 32'd4,
    parameter id_18 = 32'd38
) (
    output tri1 id_0,
    output wire id_1,
    output tri1 id_2,
    input supply1 id_3,
    input uwire id_4,
    input tri1 id_5,
    output wand id_6,
    input tri1 id_7,
    input supply1 id_8,
    input supply0 id_9,
    input tri0 _id_10,
    input wand id_11,
    output wire id_12,
    output wor id_13,
    input wand id_14,
    output tri id_15,
    input wor id_16,
    output tri1 id_17,
    input wand _id_18,
    input wire id_19,
    output tri1 id_20,
    output wire id_21,
    input tri1 id_22,
    input supply0 id_23
);
  logic [1 : id_18] id_25;
  ;
  wire id_26 = id_7;
  parameter id_27 = 1;
  logic id_28;
  wire  id_29;
  module_0 modCall_1 (
      id_0,
      id_12,
      id_11,
      id_11,
      id_19,
      id_20,
      id_17
  );
  wire ["" : id_10] id_30;
  wire id_31;
endmodule
