#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x56134caf3cb0 .scope module, "cpu_tb" "cpu_tb" 2 8;
 .timescale -6 -11;
v0x56134cb2ffe0_0 .var "clk", 0 0;
v0x56134cb300a0_0 .var "i1", 7 0;
v0x56134cb30160_0 .var "i2", 7 0;
v0x56134cb30200_0 .var "i3", 7 0;
v0x56134cb302c0_0 .var "i4", 7 0;
v0x56134cb303d0_0 .var "ie1", 0 0;
v0x56134cb30470_0 .var "ie2", 0 0;
v0x56134cb30510_0 .var "ie3", 0 0;
v0x56134cb305b0_0 .var "ie4", 0 0;
v0x56134cb306e0_0 .net "o1", 7 0, v0x56134cb25190_0;  1 drivers
v0x56134cb307a0_0 .net "o2", 7 0, v0x56134cb258e0_0;  1 drivers
v0x56134cb30860_0 .net "o3", 7 0, v0x56134cb26020_0;  1 drivers
v0x56134cb30920_0 .net "o4", 7 0, v0x56134cb26790_0;  1 drivers
v0x56134cb309e0_0 .var "reset", 0 0;
S_0x56134caee430 .scope module, "micpu" "cpu" 2 26, 3 1 0, S_0x56134caf3cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "ie1"
    .port_info 3 /INPUT 1 "ie2"
    .port_info 4 /INPUT 1 "ie3"
    .port_info 5 /INPUT 1 "ie4"
    .port_info 6 /OUTPUT 8 "reg1_out"
    .port_info 7 /OUTPUT 8 "reg2_out"
    .port_info 8 /OUTPUT 8 "reg3_out"
    .port_info 9 /OUTPUT 8 "reg4_out"
    .port_info 10 /INPUT 8 "i1"
    .port_info 11 /INPUT 8 "i2"
    .port_info 12 /INPUT 8 "i3"
    .port_info 13 /INPUT 8 "i4"
v0x56134cb2e360_0 .net "clk", 0 0, v0x56134cb2ffe0_0;  1 drivers
v0x56134cb2e530_0 .net "enable_timer", 0 0, v0x56134cb2daa0_0;  1 drivers
v0x56134cb2e5f0_0 .net "i1", 7 0, v0x56134cb300a0_0;  1 drivers
v0x56134cb2e6e0_0 .net "i2", 7 0, v0x56134cb30160_0;  1 drivers
v0x56134cb2e7d0_0 .net "i3", 7 0, v0x56134cb30200_0;  1 drivers
v0x56134cb2e930_0 .net "i4", 7 0, v0x56134cb302c0_0;  1 drivers
v0x56134cb2ea40_0 .net "ie1", 0 0, v0x56134cb303d0_0;  1 drivers
v0x56134cb2eae0_0 .net "ie2", 0 0, v0x56134cb30470_0;  1 drivers
v0x56134cb2eb80_0 .net "ie3", 0 0, v0x56134cb30510_0;  1 drivers
v0x56134cb2ec20_0 .net "ie4", 0 0, v0x56134cb305b0_0;  1 drivers
v0x56134cb2ecc0_0 .net "op_alu", 2 0, v0x56134cb2d1e0_0;  1 drivers
v0x56134cb2ed80_0 .net "opcode", 15 0, L_0x56134cb44690;  1 drivers
v0x56134cb2ee90_0 .net "pop", 0 0, v0x56134cb2d3c0_0;  1 drivers
v0x56134cb2ef30_0 .net "push", 0 0, v0x56134cb2d4b0_0;  1 drivers
v0x56134cb2f020_0 .net "reg1_out", 7 0, v0x56134cb25190_0;  alias, 1 drivers
v0x56134cb2f130_0 .net "reg2_out", 7 0, v0x56134cb258e0_0;  alias, 1 drivers
v0x56134cb2f240_0 .net "reg3_out", 7 0, v0x56134cb26020_0;  alias, 1 drivers
v0x56134cb2f460_0 .net "reg4_out", 7 0, v0x56134cb26790_0;  alias, 1 drivers
v0x56134cb2f570_0 .net "reset", 0 0, v0x56134cb309e0_0;  1 drivers
v0x56134cb2f610_0 .net "s_data", 1 0, v0x56134cb2d550_0;  1 drivers
v0x56134cb2f6d0_0 .net "s_inc", 0 0, v0x56134cb2d5f0_0;  1 drivers
v0x56134cb2f770_0 .net "s_inm", 1 0, v0x56134cb2d6e0_0;  1 drivers
v0x56134cb2f830_0 .net "s_out", 0 0, v0x56134cb2d7d0_0;  1 drivers
v0x56134cb2f8d0_0 .net "s_pila", 0 0, v0x56134cb2d8c0_0;  1 drivers
v0x56134cb2f970_0 .net "s_port", 1 0, v0x56134cb2d9b0_0;  1 drivers
v0x56134cb2fa30_0 .net "we3", 0 0, v0x56134cb2db90_0;  1 drivers
v0x56134cb2fad0_0 .net "we4", 0 0, v0x56134cb2dc80_0;  1 drivers
v0x56134cb2fb70_0 .net "we5", 0 0, v0x56134cb2de80_0;  1 drivers
v0x56134cb2fc60_0 .net "wez", 0 0, v0x56134cb2df20_0;  1 drivers
v0x56134cb2fd00_0 .net "z", 0 0, v0x56134cb1ec40_0;  1 drivers
S_0x56134cae8560 .scope module, "cd_1" "cd" 3 9, 4 1 0, S_0x56134caee430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_inc"
    .port_info 3 /INPUT 1 "we3"
    .port_info 4 /INPUT 1 "wez"
    .port_info 5 /INPUT 1 "s_pila"
    .port_info 6 /INPUT 1 "push"
    .port_info 7 /INPUT 1 "pop"
    .port_info 8 /INPUT 1 "we4"
    .port_info 9 /INPUT 1 "s_out"
    .port_info 10 /INPUT 1 "we5"
    .port_info 11 /INPUT 1 "ie1"
    .port_info 12 /INPUT 1 "ie2"
    .port_info 13 /INPUT 1 "ie3"
    .port_info 14 /INPUT 1 "ie4"
    .port_info 15 /INPUT 1 "enable_timer"
    .port_info 16 /INPUT 2 "s_port"
    .port_info 17 /INPUT 2 "s_data"
    .port_info 18 /INPUT 2 "s_inm"
    .port_info 19 /INPUT 3 "op_alu"
    .port_info 20 /OUTPUT 1 "z"
    .port_info 21 /OUTPUT 16 "opcode"
    .port_info 22 /OUTPUT 8 "reg1_out"
    .port_info 23 /OUTPUT 8 "reg2_out"
    .port_info 24 /OUTPUT 8 "reg3_out"
    .port_info 25 /OUTPUT 8 "reg4_out"
    .port_info 26 /INPUT 8 "i1"
    .port_info 27 /INPUT 8 "i2"
    .port_info 28 /INPUT 8 "i3"
    .port_info 29 /INPUT 8 "i4"
L_0x56134cb433a0 .functor AND 1, v0x56134cb2de80_0, L_0x56134cb42b30, C4<1>, C4<1>;
L_0x56134cb43410 .functor AND 1, v0x56134cb2de80_0, L_0x56134cb42d50, C4<1>, C4<1>;
o0x7f5f44c9ddd8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x56134cb43510 .functor AND 1, v0x56134cb2de80_0, o0x7f5f44c9ddd8, C4<1>, C4<1>;
L_0x56134cb43580 .functor AND 1, v0x56134cb2de80_0, L_0x56134cb43070, C4<1>, C4<1>;
L_0x56134cb43ea0 .functor OR 1, v0x56134cb303d0_0, v0x56134cb30470_0, C4<0>, C4<0>;
L_0x56134cb43f10 .functor OR 1, L_0x56134cb43ea0, v0x56134cb30510_0, C4<0>, C4<0>;
L_0x56134cb44010 .functor OR 1, L_0x56134cb43f10, L_0x56134cb442b0, C4<0>, C4<0>;
L_0x56134cb44160 .functor OR 1, v0x56134cb2d4b0_0, L_0x56134cb44010, C4<0>, C4<0>;
L_0x56134cb442b0 .functor OR 1, v0x56134cb305b0_0, v0x56134cb1e0d0_0, C4<0>, C4<0>;
L_0x56134cb44690 .functor BUFZ 16, L_0x56134cb30e80, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x56134cb28aa0_0 .net *"_s28", 0 0, L_0x56134cb43ea0;  1 drivers
v0x56134cb28b80_0 .net *"_s30", 0 0, L_0x56134cb43f10;  1 drivers
L_0x7f5f44c52330 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x56134cb28c60_0 .net/2u *"_s44", 3 0, L_0x7f5f44c52330;  1 drivers
L_0x7f5f44c52378 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x56134cb28d50_0 .net/2u *"_s48", 3 0, L_0x7f5f44c52378;  1 drivers
v0x56134cb28e30_0 .net "alu_to_mux", 7 0, v0x56134cb1a790_0;  1 drivers
v0x56134cb28f90_0 .net "and1_to_reg", 0 0, L_0x56134cb433a0;  1 drivers
v0x56134cb29030_0 .net "and2_to_reg", 0 0, L_0x56134cb43410;  1 drivers
v0x56134cb290d0_0 .net "and3_to_reg", 0 0, L_0x56134cb43510;  1 drivers
v0x56134cb291a0_0 .net "and4_to_reg", 0 0, L_0x56134cb43580;  1 drivers
v0x56134cb29300_0 .net "clk", 0 0, v0x56134cb2ffe0_0;  alias, 1 drivers
v0x56134cb293a0_0 .net "clk_out", 0 0, v0x56134cb1e0d0_0;  1 drivers
v0x56134cb29470_0 .net "cod42_0_to_mux7", 0 0, L_0x56134cb43b60;  1 drivers
v0x56134cb29540_0 .net "cod42_1_to_mux7", 0 0, L_0x56134cb43d50;  1 drivers
v0x56134cb29610_0 .net "enable_timer", 0 0, v0x56134cb2daa0_0;  alias, 1 drivers
v0x56134cb296e0_0 .net "i1", 7 0, v0x56134cb300a0_0;  alias, 1 drivers
v0x56134cb297b0_0 .net "i2", 7 0, v0x56134cb30160_0;  alias, 1 drivers
v0x56134cb29880_0 .net "i3", 7 0, v0x56134cb30200_0;  alias, 1 drivers
v0x56134cb29a60_0 .net "i4", 7 0, v0x56134cb302c0_0;  alias, 1 drivers
v0x56134cb29b30_0 .net "ie1", 0 0, v0x56134cb303d0_0;  alias, 1 drivers
v0x56134cb29c00_0 .net "ie2", 0 0, v0x56134cb30470_0;  alias, 1 drivers
v0x56134cb29cd0_0 .net "ie3", 0 0, v0x56134cb30510_0;  alias, 1 drivers
v0x56134cb29da0_0 .net "ie4", 0 0, v0x56134cb305b0_0;  alias, 1 drivers
v0x56134cb29e40_0 .net "ie4_timer", 0 0, L_0x56134cb442b0;  1 drivers
v0x56134cb29f10_0 .net "input_mux_to_mux", 7 0, v0x56134cb21620_0;  1 drivers
v0x56134cb29fb0_0 .net "memdat_to_mux", 7 0, L_0x56134cb42200;  1 drivers
v0x56134cb2a0a0_0 .net "mux3_to_mux6", 9 0, L_0x56134cb42300;  1 drivers
v0x56134cb2a140_0 .net "mux6_to_pc", 9 0, L_0x56134cb43640;  1 drivers
v0x56134cb2a230_0 .net "mux7_to_mux6", 9 0, v0x56134cb22e20_0;  1 drivers
v0x56134cb2a320_0 .net "mux8_to_memdata", 11 0, v0x56134cb23870_0;  1 drivers
v0x56134cb2a410_0 .net "mux_to_mux", 9 0, L_0x56134cb30a80;  1 drivers
v0x56134cb2a500_0 .net "mux_to_reg", 7 0, L_0x56134cb42730;  1 drivers
v0x56134cb2a5a0_0 .net "op_alu", 2 0, v0x56134cb2d1e0_0;  alias, 1 drivers
v0x56134cb2a640_0 .net "opcode", 15 0, L_0x56134cb44690;  alias, 1 drivers
v0x56134cb2a6e0_0 .net "or_to_mux6", 0 0, L_0x56134cb44010;  1 drivers
v0x56134cb2a780_0 .net "or_to_pila", 0 0, L_0x56134cb44160;  1 drivers
v0x56134cb2a820_0 .net "pc_to_mem", 9 0, v0x56134cb24040_0;  1 drivers
v0x56134cb2a8c0_0 .net "pila_to_mux", 9 0, v0x56134cb24780_0;  1 drivers
v0x56134cb2a9b0_0 .net "pop", 0 0, v0x56134cb2d3c0_0;  alias, 1 drivers
v0x56134cb2aa50_0 .net "push", 0 0, v0x56134cb2d4b0_0;  alias, 1 drivers
v0x56134cb2aaf0_0 .net "rd1", 7 0, L_0x56134cb41360;  1 drivers
v0x56134cb2ab90_0 .net "rd2", 7 0, L_0x56134cb41ab0;  1 drivers
v0x56134cb2ac50_0 .net "reg1_out", 7 0, v0x56134cb25190_0;  alias, 1 drivers
v0x56134cb2ad10_0 .net "reg2_out", 7 0, v0x56134cb258e0_0;  alias, 1 drivers
v0x56134cb2adb0_0 .net "reg3_out", 7 0, v0x56134cb26020_0;  alias, 1 drivers
v0x56134cb2ae50_0 .net "reg4_out", 7 0, v0x56134cb26790_0;  alias, 1 drivers
v0x56134cb2af20_0 .net "reg5_to_mux7", 9 0, L_0x56134cb43870;  1 drivers
v0x56134cb2b010_0 .net "reg6_to_mux7", 9 0, L_0x56134cb438e0;  1 drivers
v0x56134cb2b120_0 .net "reg7_to_mux7", 9 0, L_0x56134cb43950;  1 drivers
v0x56134cb2b230_0 .net "reg8_to_mux7", 9 0, L_0x56134cb439c0;  1 drivers
v0x56134cb2b340_0 .net "reset", 0 0, v0x56134cb309e0_0;  alias, 1 drivers
v0x56134cb2b3e0_0 .net "s_data", 1 0, v0x56134cb2d550_0;  alias, 1 drivers
v0x56134cb2b4a0_0 .net "s_inc", 0 0, v0x56134cb2d5f0_0;  alias, 1 drivers
v0x56134cb2b540_0 .net "s_inm", 1 0, v0x56134cb2d6e0_0;  alias, 1 drivers
v0x56134cb2b5e0_0 .net "s_out", 0 0, v0x56134cb2d7d0_0;  alias, 1 drivers
v0x56134cb2b680_0 .net "s_pila", 0 0, v0x56134cb2d8c0_0;  alias, 1 drivers
v0x56134cb2b750_0 .net "s_port", 1 0, v0x56134cb2d9b0_0;  alias, 1 drivers
v0x56134cb2b820_0 .net "sal_dec_1", 0 0, L_0x56134cb42b30;  1 drivers
v0x56134cb2b8f0_0 .net "sal_dec_2", 0 0, L_0x56134cb42d50;  1 drivers
v0x56134cb2b9c0_0 .net "sal_dec_3", 0 0, o0x7f5f44c9ddd8;  0 drivers
v0x56134cb2ba60_0 .net "sal_dec_4", 0 0, L_0x56134cb43070;  1 drivers
v0x56134cb2bb30_0 .net "sal_del_3", 0 0, L_0x56134cb42f60;  1 drivers
v0x56134cb2bc00_0 .net "sal_mem_pro", 15 0, L_0x56134cb30e80;  1 drivers
v0x56134cb2bcd0_0 .net "sum_to_mux", 9 0, L_0x56134cb42160;  1 drivers
v0x56134cb2bdc0_0 .net "wd3", 7 0, v0x56134cb20500_0;  1 drivers
v0x56134cb2beb0_0 .net "we3", 0 0, v0x56134cb2db90_0;  alias, 1 drivers
v0x56134cb2c360_0 .net "we4", 0 0, v0x56134cb2dc80_0;  alias, 1 drivers
v0x56134cb2c400_0 .net "we5", 0 0, v0x56134cb2de80_0;  alias, 1 drivers
v0x56134cb2c4a0_0 .net "wez", 0 0, v0x56134cb2df20_0;  alias, 1 drivers
v0x56134cb2c570_0 .net "z", 0 0, v0x56134cb1ec40_0;  alias, 1 drivers
v0x56134cb2c640_0 .net "zalu", 0 0, L_0x56134cb420f0;  1 drivers
L_0x56134cb30bf0 .part L_0x56134cb30e80, 0, 10;
L_0x56134cb41c40 .part L_0x56134cb30e80, 8, 4;
L_0x56134cb41d70 .part L_0x56134cb30e80, 4, 4;
L_0x56134cb41e10 .part L_0x56134cb30e80, 0, 4;
L_0x56134cb41eb0 .part L_0x56134cb30e80, 4, 8;
L_0x56134cb42860 .part L_0x56134cb30e80, 2, 8;
L_0x56134cb43210 .part L_0x56134cb30e80, 0, 1;
L_0x56134cb432b0 .part L_0x56134cb30e80, 1, 1;
L_0x56134cb43730 .concat [ 1 1 0 0], L_0x56134cb43b60, L_0x56134cb43d50;
L_0x56134cb44450 .part L_0x56134cb30e80, 6, 3;
L_0x56134cb44550 .part L_0x56134cb30e80, 0, 6;
L_0x56134cb445f0 .part L_0x56134cb30e80, 0, 12;
L_0x56134cb44700 .concat [ 4 8 0 0], L_0x7f5f44c52330, L_0x56134cb41ab0;
L_0x56134cb447a0 .concat [ 8 4 0 0], L_0x56134cb41ab0, L_0x7f5f44c52378;
S_0x56134cae6f00 .scope module, "alu1" "alu" 4 20, 5 1 0, S_0x56134cae8560;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op_alu"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_0x56134cb420f0 .functor NOT 1, L_0x56134cb41fc0, C4<0>, C4<0>, C4<0>;
v0x56134cae2b20_0 .net *"_s3", 0 0, L_0x56134cb41fc0;  1 drivers
v0x56134cad4ba0_0 .net "a", 7 0, L_0x56134cb41360;  alias, 1 drivers
v0x56134cad4c70_0 .net "b", 7 0, L_0x56134cb41ab0;  alias, 1 drivers
v0x56134caf1ed0_0 .net "op_alu", 2 0, v0x56134cb2d1e0_0;  alias, 1 drivers
v0x56134cb1a790_0 .var "s", 7 0;
v0x56134cb1a8c0_0 .net "y", 7 0, v0x56134cb1a790_0;  alias, 1 drivers
v0x56134cb1a9a0_0 .net "zero", 0 0, L_0x56134cb420f0;  alias, 1 drivers
E_0x56134ca9b330 .event edge, v0x56134caf1ed0_0, v0x56134cad4c70_0, v0x56134cad4ba0_0;
L_0x56134cb41fc0 .reduce/or v0x56134cb1a790_0;
S_0x56134cb1ab00 .scope module, "banco" "regfile" 4 16, 6 4 0, S_0x56134cae8560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v0x56134cb1ae30_0 .net *"_s0", 31 0, L_0x56134cb30ef0;  1 drivers
v0x56134cb1af30_0 .net *"_s10", 5 0, L_0x56134cb41180;  1 drivers
L_0x7f5f44c520f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56134cb1b010_0 .net *"_s13", 1 0, L_0x7f5f44c520f0;  1 drivers
L_0x7f5f44c52138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56134cb1b0d0_0 .net/2u *"_s14", 7 0, L_0x7f5f44c52138;  1 drivers
v0x56134cb1b1b0_0 .net *"_s18", 31 0, L_0x56134cb41530;  1 drivers
L_0x7f5f44c52180 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56134cb1b2e0_0 .net *"_s21", 27 0, L_0x7f5f44c52180;  1 drivers
L_0x7f5f44c521c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56134cb1b3c0_0 .net/2u *"_s22", 31 0, L_0x7f5f44c521c8;  1 drivers
v0x56134cb1b4a0_0 .net *"_s24", 0 0, L_0x56134cb41660;  1 drivers
v0x56134cb1b560_0 .net *"_s26", 7 0, L_0x56134cb417a0;  1 drivers
v0x56134cb1b640_0 .net *"_s28", 5 0, L_0x56134cb41890;  1 drivers
L_0x7f5f44c52060 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56134cb1b720_0 .net *"_s3", 27 0, L_0x7f5f44c52060;  1 drivers
L_0x7f5f44c52210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56134cb1b800_0 .net *"_s31", 1 0, L_0x7f5f44c52210;  1 drivers
L_0x7f5f44c52258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56134cb1b8e0_0 .net/2u *"_s32", 7 0, L_0x7f5f44c52258;  1 drivers
L_0x7f5f44c520a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56134cb1b9c0_0 .net/2u *"_s4", 31 0, L_0x7f5f44c520a8;  1 drivers
v0x56134cb1baa0_0 .net *"_s6", 0 0, L_0x56134cb40fa0;  1 drivers
v0x56134cb1bb60_0 .net *"_s8", 7 0, L_0x56134cb410e0;  1 drivers
v0x56134cb1bc40_0 .net "clk", 0 0, v0x56134cb2ffe0_0;  alias, 1 drivers
v0x56134cb1bd00_0 .net "ra1", 3 0, L_0x56134cb41c40;  1 drivers
v0x56134cb1bde0_0 .net "ra2", 3 0, L_0x56134cb41d70;  1 drivers
v0x56134cb1bec0_0 .net "rd1", 7 0, L_0x56134cb41360;  alias, 1 drivers
v0x56134cb1bf80_0 .net "rd2", 7 0, L_0x56134cb41ab0;  alias, 1 drivers
v0x56134cb1c020 .array "regb", 15 0, 7 0;
v0x56134cb1c0c0_0 .net "wa3", 3 0, L_0x56134cb41e10;  1 drivers
v0x56134cb1c1a0_0 .net "wd3", 7 0, v0x56134cb20500_0;  alias, 1 drivers
v0x56134cb1c280_0 .net "we3", 0 0, v0x56134cb2db90_0;  alias, 1 drivers
E_0x56134ca9b5a0 .event posedge, v0x56134cb1bc40_0;
L_0x56134cb30ef0 .concat [ 4 28 0 0], L_0x56134cb41c40, L_0x7f5f44c52060;
L_0x56134cb40fa0 .cmp/ne 32, L_0x56134cb30ef0, L_0x7f5f44c520a8;
L_0x56134cb410e0 .array/port v0x56134cb1c020, L_0x56134cb41180;
L_0x56134cb41180 .concat [ 4 2 0 0], L_0x56134cb41c40, L_0x7f5f44c520f0;
L_0x56134cb41360 .functor MUXZ 8, L_0x7f5f44c52138, L_0x56134cb410e0, L_0x56134cb40fa0, C4<>;
L_0x56134cb41530 .concat [ 4 28 0 0], L_0x56134cb41d70, L_0x7f5f44c52180;
L_0x56134cb41660 .cmp/ne 32, L_0x56134cb41530, L_0x7f5f44c521c8;
L_0x56134cb417a0 .array/port v0x56134cb1c020, L_0x56134cb41890;
L_0x56134cb41890 .concat [ 4 2 0 0], L_0x56134cb41d70, L_0x7f5f44c52210;
L_0x56134cb41ab0 .functor MUXZ 8, L_0x7f5f44c52258, L_0x56134cb417a0, L_0x56134cb41660, C4<>;
S_0x56134cb1c440 .scope module, "codificador" "codificador42" 4 67, 6 181 0, S_0x56134cae8560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ie1"
    .port_info 1 /INPUT 1 "ie2"
    .port_info 2 /INPUT 1 "ie3"
    .port_info 3 /INPUT 1 "ie4"
    .port_info 4 /OUTPUT 1 "s0"
    .port_info 5 /OUTPUT 1 "s1"
L_0x56134cb43a30 .functor OR 1, v0x56134cb30470_0, L_0x56134cb442b0, C4<0>, C4<0>;
L_0x56134cb43af0 .functor NOT 1, v0x56134cb303d0_0, C4<0>, C4<0>, C4<0>;
L_0x56134cb43b60 .functor AND 1, L_0x56134cb43a30, L_0x56134cb43af0, C4<1>, C4<1>;
L_0x56134cb43c70 .functor OR 1, v0x56134cb30510_0, L_0x56134cb442b0, C4<0>, C4<0>;
L_0x56134cb43ce0 .functor NOT 1, v0x56134cb303d0_0, C4<0>, C4<0>, C4<0>;
L_0x56134cb43d50 .functor AND 1, L_0x56134cb43c70, L_0x56134cb43ce0, C4<1>, C4<1>;
v0x56134cb1c660_0 .net *"_s0", 0 0, L_0x56134cb43a30;  1 drivers
v0x56134cb1c740_0 .net *"_s2", 0 0, L_0x56134cb43af0;  1 drivers
v0x56134cb1c820_0 .net *"_s6", 0 0, L_0x56134cb43c70;  1 drivers
v0x56134cb1c8e0_0 .net *"_s8", 0 0, L_0x56134cb43ce0;  1 drivers
v0x56134cb1c9c0_0 .net "ie1", 0 0, v0x56134cb303d0_0;  alias, 1 drivers
v0x56134cb1cad0_0 .net "ie2", 0 0, v0x56134cb30470_0;  alias, 1 drivers
v0x56134cb1cb90_0 .net "ie3", 0 0, v0x56134cb30510_0;  alias, 1 drivers
v0x56134cb1cc50_0 .net "ie4", 0 0, L_0x56134cb442b0;  alias, 1 drivers
v0x56134cb1cd10_0 .net "s0", 0 0, L_0x56134cb43b60;  alias, 1 drivers
v0x56134cb1cdd0_0 .net "s1", 0 0, L_0x56134cb43d50;  alias, 1 drivers
S_0x56134cb1cf50 .scope module, "dec_1" "deco24" 4 45, 6 122 0, S_0x56134cae8560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s0"
    .port_info 1 /INPUT 1 "s1"
    .port_info 2 /OUTPUT 1 "a"
    .port_info 3 /OUTPUT 1 "b"
    .port_info 4 /OUTPUT 1 "c"
    .port_info 5 /OUTPUT 1 "d"
L_0x56134cb42a50 .functor NOT 1, L_0x56134cb43210, C4<0>, C4<0>, C4<0>;
L_0x56134cb42ac0 .functor NOT 1, L_0x56134cb432b0, C4<0>, C4<0>, C4<0>;
L_0x56134cb42b30 .functor AND 1, L_0x56134cb42a50, L_0x56134cb42ac0, C4<1>, C4<1>;
L_0x56134cb42c90 .functor NOT 1, L_0x56134cb432b0, C4<0>, C4<0>, C4<0>;
L_0x56134cb42d50 .functor AND 1, L_0x56134cb43210, L_0x56134cb42c90, C4<1>, C4<1>;
L_0x56134cb42eb0 .functor NOT 1, L_0x56134cb43210, C4<0>, C4<0>, C4<0>;
L_0x56134cb42f60 .functor AND 1, L_0x56134cb42eb0, L_0x56134cb432b0, C4<1>, C4<1>;
L_0x56134cb43070 .functor AND 1, L_0x56134cb43210, L_0x56134cb432b0, C4<1>, C4<1>;
v0x56134cb1d170_0 .net *"_s0", 0 0, L_0x56134cb42a50;  1 drivers
v0x56134cb1d270_0 .net *"_s10", 0 0, L_0x56134cb42eb0;  1 drivers
v0x56134cb1d350_0 .net *"_s2", 0 0, L_0x56134cb42ac0;  1 drivers
v0x56134cb1d410_0 .net *"_s6", 0 0, L_0x56134cb42c90;  1 drivers
v0x56134cb1d4f0_0 .net "a", 0 0, L_0x56134cb42b30;  alias, 1 drivers
v0x56134cb1d600_0 .net "b", 0 0, L_0x56134cb42d50;  alias, 1 drivers
v0x56134cb1d6c0_0 .net "c", 0 0, L_0x56134cb42f60;  alias, 1 drivers
v0x56134cb1d780_0 .net "d", 0 0, L_0x56134cb43070;  alias, 1 drivers
v0x56134cb1d840_0 .net "s0", 0 0, L_0x56134cb43210;  1 drivers
v0x56134cb1d900_0 .net "s1", 0 0, L_0x56134cb432b0;  1 drivers
S_0x56134cb1da80 .scope module, "divisor" "Clock_divider" 4 75, 6 186 0, S_0x56134cae8560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock_in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /INPUT 3 "base"
    .port_info 4 /INPUT 6 "umbral"
    .port_info 5 /OUTPUT 1 "clock_out"
v0x56134cb1dd90_0 .net *"_s4", 2 0, L_0x56134cb443b0;  1 drivers
v0x56134cb1de90_0 .net "base", 2 0, L_0x56134cb44450;  1 drivers
v0x56134cb1df70_0 .var "base_th", 8 0;
v0x56134cb1e030_0 .net "clock_in", 0 0, v0x56134cb2ffe0_0;  alias, 1 drivers
v0x56134cb1e0d0_0 .var "clock_out", 0 0;
v0x56134cb1e1c0_0 .var "counter", 27 0;
v0x56134cb1e2a0_0 .var "divisor", 27 0;
v0x56134cb1e380_0 .net "enable", 0 0, v0x56134cb2daa0_0;  alias, 1 drivers
v0x56134cb1e440_0 .net "reset", 0 0, v0x56134cb309e0_0;  alias, 1 drivers
v0x56134cb1e500_0 .var "temp", 5 0;
v0x56134cb1e5e0_0 .net "umbral", 5 0, L_0x56134cb44550;  1 drivers
E_0x56134cb049b0 .event edge, L_0x56134cb443b0;
E_0x56134cb1dd30 .event edge, v0x56134cb1e380_0;
L_0x56134cb443b0 .part v0x56134cb1df70_0, 6, 3;
S_0x56134cb1e7c0 .scope module, "ffz" "ffd" 4 22, 6 56 0, S_0x56134cae8560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x56134cb1e980_0 .net "carga", 0 0, v0x56134cb2df20_0;  alias, 1 drivers
v0x56134cb1ea60_0 .net "clk", 0 0, v0x56134cb2ffe0_0;  alias, 1 drivers
v0x56134cb1eb70_0 .net "d", 0 0, L_0x56134cb420f0;  alias, 1 drivers
v0x56134cb1ec40_0 .var "q", 0 0;
v0x56134cb1ece0_0 .net "reset", 0 0, v0x56134cb309e0_0;  alias, 1 drivers
E_0x56134cb04e90 .event posedge, v0x56134cb1e440_0, v0x56134cb1bc40_0;
S_0x56134cb1ee40 .scope module, "mem_prog" "memprog" 4 14, 7 3 0, S_0x56134cae8560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_0x56134cb30e80 .functor BUFZ 16, L_0x56134cb30c90, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x56134cb1f080_0 .net *"_s0", 15 0, L_0x56134cb30c90;  1 drivers
v0x56134cb1f180_0 .net *"_s2", 11 0, L_0x56134cb30d50;  1 drivers
L_0x7f5f44c52018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56134cb1f260_0 .net *"_s5", 1 0, L_0x7f5f44c52018;  1 drivers
v0x56134cb1f320_0 .net "a", 9 0, v0x56134cb24040_0;  alias, 1 drivers
v0x56134cb1f400_0 .net "clk", 0 0, v0x56134cb2ffe0_0;  alias, 1 drivers
v0x56134cb1f4f0 .array "mem", 1023 0, 15 0;
v0x56134cb1f5b0_0 .net "rd", 15 0, L_0x56134cb30e80;  alias, 1 drivers
L_0x56134cb30c90 .array/port v0x56134cb1f4f0, L_0x56134cb30d50;
L_0x56134cb30d50 .concat [ 10 2 0 0], v0x56134cb24040_0, L_0x7f5f44c52018;
S_0x56134cb1f710 .scope module, "mux_1" "mux2" 4 10, 6 47 0, S_0x56134cae8560;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x56134cb1f8e0 .param/l "WIDTH" 0 6 47, +C4<00000000000000000000000000001010>;
v0x56134cb1f9b0_0 .net "d0", 9 0, L_0x56134cb30bf0;  1 drivers
v0x56134cb1fa90_0 .net "d1", 9 0, L_0x56134cb42160;  alias, 1 drivers
v0x56134cb1fb70_0 .net "s", 0 0, v0x56134cb2d5f0_0;  alias, 1 drivers
v0x56134cb1fc40_0 .net "y", 9 0, L_0x56134cb30a80;  alias, 1 drivers
L_0x56134cb30a80 .functor MUXZ 10, L_0x56134cb30bf0, L_0x56134cb42160, v0x56134cb2d5f0_0, C4<>;
S_0x56134cb1fdd0 .scope module, "mux_2" "mux41" 4 18, 6 110 0, S_0x56134cae8560;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "c"
    .port_info 3 /INPUT 8 "d"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 8 "out"
P_0x56134cb1dc00 .param/l "WIDTH" 0 6 110, +C4<00000000000000000000000000001000>;
v0x56134cb20160_0 .net "a", 7 0, v0x56134cb1a790_0;  alias, 1 drivers
v0x56134cb20270_0 .net "b", 7 0, L_0x56134cb41eb0;  1 drivers
v0x56134cb20330_0 .net "c", 7 0, L_0x56134cb42200;  alias, 1 drivers
v0x56134cb20420_0 .net "d", 7 0, v0x56134cb21620_0;  alias, 1 drivers
v0x56134cb20500_0 .var "out", 7 0;
v0x56134cb20610_0 .net "s", 1 0, v0x56134cb2d6e0_0;  alias, 1 drivers
E_0x56134cb200d0/0 .event edge, v0x56134cb20610_0, v0x56134cb20420_0, v0x56134cb20330_0, v0x56134cb20270_0;
E_0x56134cb200d0/1 .event edge, v0x56134cb1a8c0_0;
E_0x56134cb200d0 .event/or E_0x56134cb200d0/0, E_0x56134cb200d0/1;
S_0x56134cb207d0 .scope module, "mux_3" "mux2" 4 26, 6 47 0, S_0x56134cae8560;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x56134cb209a0 .param/l "WIDTH" 0 6 47, +C4<00000000000000000000000000001010>;
v0x56134cb20aa0_0 .net "d0", 9 0, L_0x56134cb30a80;  alias, 1 drivers
v0x56134cb20bb0_0 .net "d1", 9 0, v0x56134cb24780_0;  alias, 1 drivers
v0x56134cb20c70_0 .net "s", 0 0, v0x56134cb2d8c0_0;  alias, 1 drivers
v0x56134cb20d40_0 .net "y", 9 0, L_0x56134cb42300;  alias, 1 drivers
L_0x56134cb42300 .functor MUXZ 10, L_0x56134cb30a80, v0x56134cb24780_0, v0x56134cb2d8c0_0, C4<>;
S_0x56134cb20ed0 .scope module, "mux_4" "mux41" 4 33, 6 110 0, S_0x56134cae8560;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "c"
    .port_info 3 /INPUT 8 "d"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 8 "out"
P_0x56134cb210a0 .param/l "WIDTH" 0 6 110, +C4<00000000000000000000000000001000>;
v0x56134cb21270_0 .net "a", 7 0, v0x56134cb300a0_0;  alias, 1 drivers
v0x56134cb21370_0 .net "b", 7 0, v0x56134cb30160_0;  alias, 1 drivers
v0x56134cb21450_0 .net "c", 7 0, v0x56134cb30200_0;  alias, 1 drivers
v0x56134cb21540_0 .net "d", 7 0, v0x56134cb302c0_0;  alias, 1 drivers
v0x56134cb21620_0 .var "out", 7 0;
v0x56134cb21730_0 .net "s", 1 0, v0x56134cb2d9b0_0;  alias, 1 drivers
E_0x56134cb211e0/0 .event edge, v0x56134cb21730_0, v0x56134cb21540_0, v0x56134cb21450_0, v0x56134cb21370_0;
E_0x56134cb211e0/1 .event edge, v0x56134cb21270_0;
E_0x56134cb211e0 .event/or E_0x56134cb211e0/0, E_0x56134cb211e0/1;
S_0x56134cb218f0 .scope module, "mux_5" "mux2" 4 35, 6 47 0, S_0x56134cae8560;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 8 "y"
P_0x56134cb21ac0 .param/l "WIDTH" 0 6 47, +C4<00000000000000000000000000001000>;
v0x56134cb21bc0_0 .net "d0", 7 0, L_0x56134cb41ab0;  alias, 1 drivers
v0x56134cb21cf0_0 .net "d1", 7 0, L_0x56134cb42860;  1 drivers
v0x56134cb21dd0_0 .net "s", 0 0, v0x56134cb2d7d0_0;  alias, 1 drivers
v0x56134cb21e70_0 .net "y", 7 0, L_0x56134cb42730;  alias, 1 drivers
L_0x56134cb42730 .functor MUXZ 8, L_0x56134cb41ab0, L_0x56134cb42860, v0x56134cb2d7d0_0, C4<>;
S_0x56134cb22000 .scope module, "mux_6" "mux2" 4 55, 6 47 0, S_0x56134cae8560;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x56134cb221d0 .param/l "WIDTH" 0 6 47, +C4<00000000000000000000000000001010>;
v0x56134cb222a0_0 .net "d0", 9 0, L_0x56134cb42300;  alias, 1 drivers
v0x56134cb223b0_0 .net "d1", 9 0, v0x56134cb22e20_0;  alias, 1 drivers
v0x56134cb22470_0 .net "s", 0 0, L_0x56134cb44010;  alias, 1 drivers
v0x56134cb22540_0 .net "y", 9 0, L_0x56134cb43640;  alias, 1 drivers
L_0x56134cb43640 .functor MUXZ 10, L_0x56134cb42300, v0x56134cb22e20_0, L_0x56134cb44010, C4<>;
S_0x56134cb226d0 .scope module, "mux_7" "mux41" 4 57, 6 110 0, S_0x56134cae8560;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /INPUT 10 "c"
    .port_info 3 /INPUT 10 "d"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 10 "out"
P_0x56134cb228a0 .param/l "WIDTH" 0 6 110, +C4<00000000000000000000000000001010>;
v0x56134cb22a70_0 .net "a", 9 0, L_0x56134cb43870;  alias, 1 drivers
v0x56134cb22b70_0 .net "b", 9 0, L_0x56134cb438e0;  alias, 1 drivers
v0x56134cb22c50_0 .net "c", 9 0, L_0x56134cb43950;  alias, 1 drivers
v0x56134cb22d40_0 .net "d", 9 0, L_0x56134cb439c0;  alias, 1 drivers
v0x56134cb22e20_0 .var "out", 9 0;
v0x56134cb22f30_0 .net "s", 1 0, L_0x56134cb43730;  1 drivers
E_0x56134cb229e0/0 .event edge, v0x56134cb22f30_0, v0x56134cb22d40_0, v0x56134cb22c50_0, v0x56134cb22b70_0;
E_0x56134cb229e0/1 .event edge, v0x56134cb22a70_0;
E_0x56134cb229e0 .event/or E_0x56134cb229e0/0, E_0x56134cb229e0/1;
S_0x56134cb230f0 .scope module, "mux_8" "mux41" 4 78, 6 110 0, S_0x56134cae8560;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "a"
    .port_info 1 /INPUT 12 "b"
    .port_info 2 /INPUT 12 "c"
    .port_info 3 /INPUT 12 "d"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 12 "out"
P_0x56134cb232c0 .param/l "WIDTH" 0 6 110, +C4<00000000000000000000000000001100>;
v0x56134cb234c0_0 .net "a", 11 0, L_0x56134cb445f0;  1 drivers
v0x56134cb235c0_0 .net "b", 11 0, L_0x56134cb44700;  1 drivers
v0x56134cb236a0_0 .net "c", 11 0, L_0x56134cb447a0;  1 drivers
o0x7f5f44c9cfc8 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v0x56134cb23790_0 .net "d", 11 0, o0x7f5f44c9cfc8;  0 drivers
v0x56134cb23870_0 .var "out", 11 0;
v0x56134cb239a0_0 .net "s", 1 0, v0x56134cb2d550_0;  alias, 1 drivers
E_0x56134cb23430/0 .event edge, v0x56134cb239a0_0, v0x56134cb23790_0, v0x56134cb236a0_0, v0x56134cb235c0_0;
E_0x56134cb23430/1 .event edge, v0x56134cb234c0_0;
E_0x56134cb23430 .event/or E_0x56134cb23430/0, E_0x56134cb23430/1;
S_0x56134cb23b80 .scope module, "pc" "registro" 4 12, 6 36 0, S_0x56134cae8560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0x56134cb23d50 .param/l "WIDTH" 0 6 36, +C4<00000000000000000000000000001010>;
v0x56134cb23e90_0 .net "clk", 0 0, v0x56134cb2ffe0_0;  alias, 1 drivers
v0x56134cb23f50_0 .net "d", 9 0, L_0x56134cb43640;  alias, 1 drivers
v0x56134cb24040_0 .var "q", 9 0;
v0x56134cb24140_0 .net "reset", 0 0, v0x56134cb309e0_0;  alias, 1 drivers
S_0x56134cb24220 .scope module, "pila1" "pila" 4 29, 6 67 0, S_0x56134cae8560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "push"
    .port_info 3 /INPUT 1 "pop"
    .port_info 4 /INPUT 10 "inpush"
    .port_info 5 /OUTPUT 10 "outpop"
v0x56134cb24510_0 .net "clk", 0 0, v0x56134cb2ffe0_0;  alias, 1 drivers
v0x56134cb245d0_0 .net "inpush", 9 0, L_0x56134cb42300;  alias, 1 drivers
v0x56134cb246e0 .array "mem", 7 0, 9 0;
v0x56134cb24780_0 .var "outpop", 9 0;
v0x56134cb24840_0 .net "pop", 0 0, v0x56134cb2d3c0_0;  alias, 1 drivers
v0x56134cb24930_0 .net "push", 0 0, L_0x56134cb44160;  alias, 1 drivers
v0x56134cb249f0_0 .net "reset", 0 0, v0x56134cb309e0_0;  alias, 1 drivers
v0x56134cb24a90_0 .var "sp", 2 0;
E_0x56134cb24490/0 .event edge, v0x56134cb24840_0, v0x56134cb24930_0;
E_0x56134cb24490/1 .event posedge, v0x56134cb1e440_0;
E_0x56134cb24490 .event/or E_0x56134cb24490/0, E_0x56134cb24490/1;
S_0x56134cb24c70 .scope module, "reg1" "registro_mod" 4 37, 6 129 0, S_0x56134cae8560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x56134cb24e40 .param/l "WIDTH" 0 6 129, +C4<00000000000000000000000000001000>;
v0x56134cb24fc0_0 .net "clk", 0 0, L_0x56134cb433a0;  alias, 1 drivers
v0x56134cb250a0_0 .net "d", 7 0, L_0x56134cb42730;  alias, 1 drivers
v0x56134cb25190_0 .var "q", 7 0;
v0x56134cb25260_0 .net "reset", 0 0, v0x56134cb309e0_0;  alias, 1 drivers
E_0x56134cb1fff0/0 .event negedge, v0x56134cb24fc0_0;
E_0x56134cb1fff0/1 .event posedge, v0x56134cb1e440_0;
E_0x56134cb1fff0 .event/or E_0x56134cb1fff0/0, E_0x56134cb1fff0/1;
S_0x56134cb253b0 .scope module, "reg2" "registro_mod" 4 39, 6 129 0, S_0x56134cae8560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x56134cb25530 .param/l "WIDTH" 0 6 129, +C4<00000000000000000000000000001000>;
v0x56134cb256f0_0 .net "clk", 0 0, L_0x56134cb43410;  alias, 1 drivers
v0x56134cb257d0_0 .net "d", 7 0, L_0x56134cb42730;  alias, 1 drivers
v0x56134cb258e0_0 .var "q", 7 0;
v0x56134cb259a0_0 .net "reset", 0 0, v0x56134cb309e0_0;  alias, 1 drivers
E_0x56134cb25670/0 .event negedge, v0x56134cb256f0_0;
E_0x56134cb25670/1 .event posedge, v0x56134cb1e440_0;
E_0x56134cb25670 .event/or E_0x56134cb25670/0, E_0x56134cb25670/1;
S_0x56134cb25af0 .scope module, "reg3" "registro_mod" 4 41, 6 129 0, S_0x56134cae8560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x56134cb25cc0 .param/l "WIDTH" 0 6 129, +C4<00000000000000000000000000001000>;
v0x56134cb25e80_0 .net "clk", 0 0, L_0x56134cb43510;  alias, 1 drivers
v0x56134cb25f60_0 .net "d", 7 0, L_0x56134cb42730;  alias, 1 drivers
v0x56134cb26020_0 .var "q", 7 0;
v0x56134cb26110_0 .net "reset", 0 0, v0x56134cb309e0_0;  alias, 1 drivers
E_0x56134cb25e00/0 .event negedge, v0x56134cb25e80_0;
E_0x56134cb25e00/1 .event posedge, v0x56134cb1e440_0;
E_0x56134cb25e00 .event/or E_0x56134cb25e00/0, E_0x56134cb25e00/1;
S_0x56134cb26260 .scope module, "reg4" "registro_mod" 4 43, 6 129 0, S_0x56134cae8560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x56134cb26430 .param/l "WIDTH" 0 6 129, +C4<00000000000000000000000000001000>;
v0x56134cb265f0_0 .net "clk", 0 0, L_0x56134cb43580;  alias, 1 drivers
v0x56134cb266d0_0 .net "d", 7 0, L_0x56134cb42730;  alias, 1 drivers
v0x56134cb26790_0 .var "q", 7 0;
v0x56134cb26880_0 .net "reset", 0 0, v0x56134cb309e0_0;  alias, 1 drivers
E_0x56134cb26570/0 .event negedge, v0x56134cb265f0_0;
E_0x56134cb26570/1 .event posedge, v0x56134cb1e440_0;
E_0x56134cb26570 .event/or E_0x56134cb26570/0, E_0x56134cb26570/1;
S_0x56134cb269d0 .scope module, "reg_int_1" "reg_int_1" 4 59, 6 140 0, S_0x56134cae8560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "s"
L_0x56134cb43870 .functor BUFZ 10, v0x56134cb26b90_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x56134cb26b90_0 .var "reg_dat", 9 0;
v0x56134cb26c90_0 .net "s", 9 0, L_0x56134cb43870;  alias, 1 drivers
S_0x56134cb26d70 .scope module, "reg_int_2" "reg_int_2" 4 61, 6 150 0, S_0x56134cae8560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "s"
L_0x56134cb438e0 .functor BUFZ 10, v0x56134cb26f60_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x56134cb26f60_0 .var "reg_dat", 9 0;
v0x56134cb27060_0 .net "s", 9 0, L_0x56134cb438e0;  alias, 1 drivers
S_0x56134cb27170 .scope module, "reg_int_3" "reg_int_3" 4 63, 6 161 0, S_0x56134cae8560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "s"
L_0x56134cb43950 .functor BUFZ 10, v0x56134cb27360_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x56134cb27360_0 .var "reg_dat", 9 0;
v0x56134cb27460_0 .net "s", 9 0, L_0x56134cb43950;  alias, 1 drivers
S_0x56134cb27570 .scope module, "reg_int_4" "reg_int_4" 4 65, 6 171 0, S_0x56134cae8560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "s"
L_0x56134cb439c0 .functor BUFZ 10, v0x56134cb27760_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x56134cb27760_0 .var "reg_dat", 9 0;
v0x56134cb27860_0 .net "s", 9 0, L_0x56134cb439c0;  alias, 1 drivers
S_0x56134cb27970 .scope module, "regpro1" "regprog" 4 31, 6 95 0, S_0x56134cae8560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we4"
    .port_info 2 /INPUT 12 "wra"
    .port_info 3 /INPUT 8 "wd"
    .port_info 4 /OUTPUT 8 "rd"
L_0x56134cb42200 .functor BUFZ 8, L_0x56134cb42550, C4<00000000>, C4<00000000>, C4<00000000>;
v0x56134cb27bf0_0 .net *"_s0", 7 0, L_0x56134cb42550;  1 drivers
v0x56134cb27cd0_0 .net *"_s3", 7 0, L_0x56134cb425f0;  1 drivers
v0x56134cb27db0_0 .net *"_s4", 9 0, L_0x56134cb42690;  1 drivers
L_0x7f5f44c522e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56134cb27ea0_0 .net *"_s7", 1 0, L_0x7f5f44c522e8;  1 drivers
v0x56134cb27f80_0 .net "clk", 0 0, v0x56134cb2ffe0_0;  alias, 1 drivers
v0x56134cb28070_0 .net "rd", 7 0, L_0x56134cb42200;  alias, 1 drivers
v0x56134cb28130 .array "regb", 255 0, 7 0;
v0x56134cb281d0_0 .net "wd", 7 0, L_0x56134cb41360;  alias, 1 drivers
v0x56134cb282e0_0 .net "we4", 0 0, v0x56134cb2dc80_0;  alias, 1 drivers
v0x56134cb28430_0 .net "wra", 11 0, v0x56134cb23870_0;  alias, 1 drivers
L_0x56134cb42550 .array/port v0x56134cb28130, L_0x56134cb42690;
L_0x56134cb425f0 .part v0x56134cb23870_0, 4, 8;
L_0x56134cb42690 .concat [ 8 2 0 0], L_0x56134cb425f0, L_0x7f5f44c522e8;
S_0x56134cb285a0 .scope module, "sum1" "sum" 4 24, 6 29 0, S_0x56134cae8560;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
v0x56134cb28790_0 .net "a", 9 0, v0x56134cb24040_0;  alias, 1 drivers
L_0x7f5f44c522a0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x56134cb288c0_0 .net "b", 9 0, L_0x7f5f44c522a0;  1 drivers
v0x56134cb289a0_0 .net "y", 9 0, L_0x56134cb42160;  alias, 1 drivers
L_0x56134cb42160 .arith/sum 10, v0x56134cb24040_0, L_0x7f5f44c522a0;
S_0x56134cb2c9f0 .scope module, "uc_1" "uc" 3 10, 8 1 0, S_0x56134caee430;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "opcode"
    .port_info 1 /INPUT 1 "z"
    .port_info 2 /OUTPUT 1 "s_inc"
    .port_info 3 /OUTPUT 1 "we3"
    .port_info 4 /OUTPUT 1 "wez"
    .port_info 5 /OUTPUT 1 "s_pila"
    .port_info 6 /OUTPUT 1 "push"
    .port_info 7 /OUTPUT 1 "pop"
    .port_info 8 /OUTPUT 1 "we4"
    .port_info 9 /OUTPUT 1 "s_out"
    .port_info 10 /OUTPUT 1 "we5"
    .port_info 11 /OUTPUT 1 "timer_enable"
    .port_info 12 /OUTPUT 2 "s_port"
    .port_info 13 /OUTPUT 2 "s_data"
    .port_info 14 /OUTPUT 2 "s_inm"
    .port_info 15 /OUTPUT 3 "op_alu"
    .port_info 16 /INPUT 1 "ie1"
    .port_info 17 /INPUT 1 "ie2"
    .port_info 18 /INPUT 1 "ie3"
    .port_info 19 /INPUT 1 "ie4"
v0x56134cb2ce30_0 .net "ie1", 0 0, v0x56134cb303d0_0;  alias, 1 drivers
v0x56134cb2cf40_0 .net "ie2", 0 0, v0x56134cb30470_0;  alias, 1 drivers
v0x56134cb2d050_0 .net "ie3", 0 0, v0x56134cb30510_0;  alias, 1 drivers
v0x56134cb2d140_0 .net "ie4", 0 0, v0x56134cb305b0_0;  alias, 1 drivers
v0x56134cb2d1e0_0 .var "op_alu", 2 0;
v0x56134cb2d320_0 .net "opcode", 15 0, L_0x56134cb44690;  alias, 1 drivers
v0x56134cb2d3c0_0 .var "pop", 0 0;
v0x56134cb2d4b0_0 .var "push", 0 0;
v0x56134cb2d550_0 .var "s_data", 1 0;
v0x56134cb2d5f0_0 .var "s_inc", 0 0;
v0x56134cb2d6e0_0 .var "s_inm", 1 0;
v0x56134cb2d7d0_0 .var "s_out", 0 0;
v0x56134cb2d8c0_0 .var "s_pila", 0 0;
v0x56134cb2d9b0_0 .var "s_port", 1 0;
v0x56134cb2daa0_0 .var "timer_enable", 0 0;
v0x56134cb2db90_0 .var "we3", 0 0;
v0x56134cb2dc80_0 .var "we4", 0 0;
v0x56134cb2de80_0 .var "we5", 0 0;
v0x56134cb2df20_0 .var "wez", 0 0;
v0x56134cb2e010_0 .net "z", 0 0, v0x56134cb1ec40_0;  alias, 1 drivers
E_0x56134cb2cdd0 .event edge, v0x56134cb2a640_0;
    .scope S_0x56134cb23b80;
T_0 ;
    %wait E_0x56134cb04e90;
    %load/vec4 v0x56134cb24140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x56134cb24040_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x56134cb23f50_0;
    %assign/vec4 v0x56134cb24040_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x56134cb1ee40;
T_1 ;
    %vpi_call 7 11 "$readmemb", "progfile.dat", v0x56134cb1f4f0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x56134cb1ab00;
T_2 ;
    %vpi_call 6 14 "$readmemb", "regfile.dat", v0x56134cb1c020 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x56134cb1ab00;
T_3 ;
    %wait E_0x56134ca9b5a0;
    %load/vec4 v0x56134cb1c280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x56134cb1c1a0_0;
    %load/vec4 v0x56134cb1c0c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56134cb1c020, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56134cb1fdd0;
T_4 ;
    %wait E_0x56134cb200d0;
    %load/vec4 v0x56134cb20610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x56134cb20160_0;
    %assign/vec4 v0x56134cb20500_0, 0;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x56134cb20270_0;
    %assign/vec4 v0x56134cb20500_0, 0;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x56134cb20330_0;
    %assign/vec4 v0x56134cb20500_0, 0;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x56134cb20420_0;
    %assign/vec4 v0x56134cb20500_0, 0;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x56134cae6f00;
T_5 ;
    %wait E_0x56134ca9b330;
    %load/vec4 v0x56134caf1ed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x56134cb1a790_0, 0, 8;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v0x56134cad4ba0_0;
    %store/vec4 v0x56134cb1a790_0, 0, 8;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v0x56134cad4ba0_0;
    %inv;
    %store/vec4 v0x56134cb1a790_0, 0, 8;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0x56134cad4ba0_0;
    %load/vec4 v0x56134cad4c70_0;
    %add;
    %store/vec4 v0x56134cb1a790_0, 0, 8;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0x56134cad4ba0_0;
    %load/vec4 v0x56134cad4c70_0;
    %sub;
    %store/vec4 v0x56134cb1a790_0, 0, 8;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0x56134cad4ba0_0;
    %load/vec4 v0x56134cad4c70_0;
    %and;
    %store/vec4 v0x56134cb1a790_0, 0, 8;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0x56134cad4ba0_0;
    %load/vec4 v0x56134cad4c70_0;
    %or;
    %store/vec4 v0x56134cb1a790_0, 0, 8;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0x56134cad4ba0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x56134cb1a790_0, 0, 8;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0x56134cad4c70_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x56134cb1a790_0, 0, 8;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x56134cb1e7c0;
T_6 ;
    %wait E_0x56134cb04e90;
    %load/vec4 v0x56134cb1ece0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56134cb1ec40_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x56134cb1e980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x56134cb1eb70_0;
    %assign/vec4 v0x56134cb1ec40_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x56134cb24220;
T_7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56134cb24a90_0, 0, 3;
    %end;
    .thread T_7;
    .scope S_0x56134cb24220;
T_8 ;
    %wait E_0x56134cb24490;
    %load/vec4 v0x56134cb249f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56134cb24a90_0, 0, 3;
T_8.0 ;
    %load/vec4 v0x56134cb24930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x56134cb245d0_0;
    %load/vec4 v0x56134cb24a90_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x56134cb246e0, 4, 0;
    %load/vec4 v0x56134cb24a90_0;
    %addi 1, 0, 3;
    %store/vec4 v0x56134cb24a90_0, 0, 3;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x56134cb24780_0, 0, 10;
T_8.2 ;
    %load/vec4 v0x56134cb24840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x56134cb24a90_0;
    %subi 1, 0, 3;
    %store/vec4 v0x56134cb24a90_0, 0, 3;
    %load/vec4 v0x56134cb24a90_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x56134cb246e0, 4;
    %store/vec4 v0x56134cb24780_0, 0, 10;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x56134cb27970;
T_9 ;
    %vpi_call 6 101 "$readmemb", "regdata.dat", v0x56134cb28130 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x56134cb27970;
T_10 ;
    %wait E_0x56134ca9b5a0;
    %load/vec4 v0x56134cb282e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x56134cb281d0_0;
    %load/vec4 v0x56134cb28430_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56134cb28130, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x56134cb20ed0;
T_11 ;
    %wait E_0x56134cb211e0;
    %load/vec4 v0x56134cb21730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0x56134cb21270_0;
    %assign/vec4 v0x56134cb21620_0, 0;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0x56134cb21370_0;
    %assign/vec4 v0x56134cb21620_0, 0;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x56134cb21450_0;
    %assign/vec4 v0x56134cb21620_0, 0;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v0x56134cb21540_0;
    %assign/vec4 v0x56134cb21620_0, 0;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x56134cb24c70;
T_12 ;
    %wait E_0x56134cb1fff0;
    %load/vec4 v0x56134cb25260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56134cb25190_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x56134cb250a0_0;
    %assign/vec4 v0x56134cb25190_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x56134cb253b0;
T_13 ;
    %wait E_0x56134cb25670;
    %load/vec4 v0x56134cb259a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56134cb258e0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x56134cb257d0_0;
    %assign/vec4 v0x56134cb258e0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x56134cb25af0;
T_14 ;
    %wait E_0x56134cb25e00;
    %load/vec4 v0x56134cb26110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56134cb26020_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x56134cb25f60_0;
    %assign/vec4 v0x56134cb26020_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x56134cb26260;
T_15 ;
    %wait E_0x56134cb26570;
    %load/vec4 v0x56134cb26880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56134cb26790_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x56134cb266d0_0;
    %assign/vec4 v0x56134cb26790_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x56134cb226d0;
T_16 ;
    %wait E_0x56134cb229e0;
    %load/vec4 v0x56134cb22f30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %jmp T_16.4;
T_16.0 ;
    %load/vec4 v0x56134cb22a70_0;
    %assign/vec4 v0x56134cb22e20_0, 0;
    %jmp T_16.4;
T_16.1 ;
    %load/vec4 v0x56134cb22b70_0;
    %assign/vec4 v0x56134cb22e20_0, 0;
    %jmp T_16.4;
T_16.2 ;
    %load/vec4 v0x56134cb22c50_0;
    %assign/vec4 v0x56134cb22e20_0, 0;
    %jmp T_16.4;
T_16.3 ;
    %load/vec4 v0x56134cb22d40_0;
    %assign/vec4 v0x56134cb22e20_0, 0;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x56134cb269d0;
T_17 ;
    %pushi/vec4 1019, 0, 10;
    %store/vec4 v0x56134cb26b90_0, 0, 10;
    %end;
    .thread T_17;
    .scope S_0x56134cb26d70;
T_18 ;
    %pushi/vec4 1022, 0, 10;
    %store/vec4 v0x56134cb26f60_0, 0, 10;
    %end;
    .thread T_18;
    .scope S_0x56134cb27170;
T_19 ;
    %pushi/vec4 1021, 0, 10;
    %store/vec4 v0x56134cb27360_0, 0, 10;
    %end;
    .thread T_19;
    .scope S_0x56134cb27570;
T_20 ;
    %pushi/vec4 10, 0, 10;
    %store/vec4 v0x56134cb27760_0, 0, 10;
    %end;
    .thread T_20;
    .scope S_0x56134cb1da80;
T_21 ;
    %wait E_0x56134cb1dd30;
    %load/vec4 v0x56134cb1e380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x56134cb1de90_0;
    %load/vec4 v0x56134cb1e5e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56134cb1df70_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x56134cb1da80;
T_22 ;
    %pushi/vec4 0, 0, 28;
    %store/vec4 v0x56134cb1e1c0_0, 0, 28;
    %end;
    .thread T_22;
    .scope S_0x56134cb1da80;
T_23 ;
    %wait E_0x56134cb049b0;
    %load/vec4 v0x56134cb1df70_0;
    %parti/s 3, 6, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %jmp T_23.6;
T_23.0 ;
    %pushi/vec4 20, 0, 28;
    %store/vec4 v0x56134cb1e2a0_0, 0, 28;
    %jmp T_23.6;
T_23.1 ;
    %pushi/vec4 200, 0, 28;
    %store/vec4 v0x56134cb1e2a0_0, 0, 28;
    %jmp T_23.6;
T_23.2 ;
    %pushi/vec4 2000, 0, 28;
    %store/vec4 v0x56134cb1e2a0_0, 0, 28;
    %jmp T_23.6;
T_23.3 ;
    %pushi/vec4 20000, 0, 28;
    %store/vec4 v0x56134cb1e2a0_0, 0, 28;
    %jmp T_23.6;
T_23.4 ;
    %pushi/vec4 1200000, 0, 28;
    %store/vec4 v0x56134cb1e2a0_0, 0, 28;
    %jmp T_23.6;
T_23.6 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x56134cb1da80;
T_24 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x56134cb1e500_0, 0, 6;
    %end;
    .thread T_24;
    .scope S_0x56134cb1da80;
T_25 ;
    %wait E_0x56134ca9b5a0;
    %load/vec4 v0x56134cb1e1c0_0;
    %pad/u 32;
    %load/vec4 v0x56134cb1e2a0_0;
    %pad/u 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.0, 4;
    %load/vec4 v0x56134cb1e500_0;
    %addi 1, 0, 6;
    %store/vec4 v0x56134cb1e500_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x56134cb1e380_0;
    %and;
    %store/vec4 v0x56134cb1e0d0_0, 0, 1;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb1e0d0_0, 0, 1;
    %load/vec4 v0x56134cb1e500_0;
    %store/vec4 v0x56134cb1e500_0, 0, 6;
T_25.1 ;
    %load/vec4 v0x56134cb1e500_0;
    %load/vec4 v0x56134cb1df70_0;
    %parti/s 6, 0, 2;
    %cmp/e;
    %jmp/0xz  T_25.2, 4;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x56134cb1e500_0, 0, 6;
    %jmp T_25.3;
T_25.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb1e0d0_0, 0, 1;
T_25.3 ;
    %load/vec4 v0x56134cb1e1c0_0;
    %addi 1, 0, 28;
    %assign/vec4 v0x56134cb1e1c0_0, 0;
    %jmp T_25;
    .thread T_25;
    .scope S_0x56134cb230f0;
T_26 ;
    %wait E_0x56134cb23430;
    %load/vec4 v0x56134cb239a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %jmp T_26.4;
T_26.0 ;
    %load/vec4 v0x56134cb234c0_0;
    %assign/vec4 v0x56134cb23870_0, 0;
    %jmp T_26.4;
T_26.1 ;
    %load/vec4 v0x56134cb235c0_0;
    %assign/vec4 v0x56134cb23870_0, 0;
    %jmp T_26.4;
T_26.2 ;
    %load/vec4 v0x56134cb236a0_0;
    %assign/vec4 v0x56134cb23870_0, 0;
    %jmp T_26.4;
T_26.3 ;
    %load/vec4 v0x56134cb23790_0;
    %assign/vec4 v0x56134cb23870_0, 0;
    %jmp T_26.4;
T_26.4 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x56134cb2c9f0;
T_27 ;
    %wait E_0x56134cb2cdd0;
    %load/vec4 v0x56134cb2d320_0;
    %parti/s 6, 10, 5;
    %dup/vec4;
    %pushi/vec4 0, 31, 6;
    %cmp/z;
    %jmp/1 T_27.0, 4;
    %dup/vec4;
    %pushi/vec4 32, 3, 6;
    %cmp/z;
    %jmp/1 T_27.1, 4;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/z;
    %jmp/1 T_27.2, 4;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/z;
    %jmp/1 T_27.3, 4;
    %dup/vec4;
    %pushi/vec4 50, 0, 6;
    %cmp/z;
    %jmp/1 T_27.4, 4;
    %dup/vec4;
    %pushi/vec4 51, 0, 6;
    %cmp/z;
    %jmp/1 T_27.5, 4;
    %dup/vec4;
    %pushi/vec4 52, 0, 6;
    %cmp/z;
    %jmp/1 T_27.6, 4;
    %dup/vec4;
    %pushi/vec4 53, 0, 6;
    %cmp/z;
    %jmp/1 T_27.7, 4;
    %dup/vec4;
    %pushi/vec4 54, 0, 6;
    %cmp/z;
    %jmp/1 T_27.8, 4;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/z;
    %jmp/1 T_27.9, 4;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/z;
    %jmp/1 T_27.10, 4;
    %dup/vec4;
    %pushi/vec4 56, 3, 6;
    %cmp/z;
    %jmp/1 T_27.11, 4;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/z;
    %jmp/1 T_27.12, 4;
    %dup/vec4;
    %pushi/vec4 60, 3, 6;
    %cmp/z;
    %jmp/1 T_27.13, 4;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/z;
    %jmp/1 T_27.14, 4;
    %jmp T_27.16;
T_27.0 ;
    %load/vec4 v0x56134cb2d320_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x56134cb2d1e0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56134cb2d5f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56134cb2d6e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d8c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56134cb2db90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2dc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2de80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56134cb2df20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56134cb2d9b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d7d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56134cb2d550_0, 0, 2;
    %jmp T_27.16;
T_27.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56134cb2d1e0_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56134cb2d6e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56134cb2db90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56134cb2d5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2dc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2de80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d7d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56134cb2d9b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2df20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56134cb2d550_0, 0, 2;
    %jmp T_27.16;
T_27.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2db90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2dc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2de80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2df20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d7d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56134cb2d9b0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56134cb2d1e0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56134cb2d6e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56134cb2d550_0, 0, 2;
    %jmp T_27.16;
T_27.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2db90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2dc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2de80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2df20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d3c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56134cb2d9b0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56134cb2d6e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d7d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56134cb2d1e0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56134cb2d550_0, 0, 2;
    %load/vec4 v0x56134cb2e010_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_27.17, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d5f0_0, 0, 1;
    %jmp T_27.18;
T_27.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56134cb2d5f0_0, 0, 1;
T_27.18 ;
    %jmp T_27.16;
T_27.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2db90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2dc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2de80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2df20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d8c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56134cb2d9b0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56134cb2d6e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d7d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56134cb2d1e0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56134cb2d550_0, 0, 2;
    %load/vec4 v0x56134cb2e010_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_27.19, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d5f0_0, 0, 1;
    %jmp T_27.20;
T_27.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56134cb2d5f0_0, 0, 1;
T_27.20 ;
    %jmp T_27.16;
T_27.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56134cb2d4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2db90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2dc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2de80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2df20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d8c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56134cb2d9b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56134cb2d5f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56134cb2d6e0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56134cb2d1e0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56134cb2d550_0, 0, 2;
    %jmp T_27.16;
T_27.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56134cb2d3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2db90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2dc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2de80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2df20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56134cb2d8c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56134cb2d9b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56134cb2d5f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56134cb2d6e0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56134cb2d1e0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56134cb2d550_0, 0, 2;
    %jmp T_27.16;
T_27.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d3c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56134cb2db90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2dc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2de80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2df20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d8c0_0, 0, 1;
    %load/vec4 v0x56134cb2d320_0;
    %parti/s 2, 4, 4;
    %store/vec4 v0x56134cb2d9b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56134cb2d5f0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x56134cb2d6e0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56134cb2d1e0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56134cb2d550_0, 0, 2;
    %jmp T_27.16;
T_27.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2db90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2dc80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56134cb2de80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2df20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d8c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56134cb2d9b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56134cb2d5f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56134cb2d6e0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56134cb2d1e0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56134cb2d550_0, 0, 2;
    %jmp T_27.16;
T_27.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2db90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2dc80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56134cb2de80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2df20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d8c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56134cb2d9b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56134cb2d7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56134cb2d5f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56134cb2d6e0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56134cb2d1e0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56134cb2d550_0, 0, 2;
    %jmp T_27.16;
T_27.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2db90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2dc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2de80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2df20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d8c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56134cb2d9b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56134cb2d7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56134cb2d5f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56134cb2d6e0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56134cb2d1e0_0, 0, 3;
    %load/vec4 v0x56134cb2d320_0;
    %parti/s 1, 9, 5;
    %store/vec4 v0x56134cb2daa0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56134cb2d550_0, 0, 2;
    %jmp T_27.16;
T_27.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d3c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56134cb2db90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2dc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2de80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2df20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d8c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56134cb2d9b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56134cb2d5f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56134cb2d6e0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56134cb2d1e0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56134cb2d550_0, 0, 2;
    %jmp T_27.16;
T_27.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d3c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56134cb2db90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2dc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2de80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2df20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d8c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56134cb2d9b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56134cb2d5f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56134cb2d6e0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56134cb2d1e0_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56134cb2d550_0, 0, 2;
    %jmp T_27.16;
T_27.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56134cb2d5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2db90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56134cb2dc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2de80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2df20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d8c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56134cb2d9b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56134cb2d5f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56134cb2d6e0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56134cb2d1e0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56134cb2d550_0, 0, 2;
    %jmp T_27.16;
T_27.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56134cb2d5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2db90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56134cb2dc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2de80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2df20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d8c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56134cb2d9b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2d7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56134cb2d5f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56134cb2d6e0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56134cb2d1e0_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56134cb2d550_0, 0, 2;
    %jmp T_27.16;
T_27.16 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x56134caf3cb0;
T_28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56134cb2ffe0_0, 0, 1;
    %delay 2500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb2ffe0_0, 0, 1;
    %delay 2500000, 0;
    %jmp T_28;
    .thread T_28;
    .scope S_0x56134caf3cb0;
T_29 ;
    %vpi_call 2 30 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56134cb309e0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb309e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb303d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb30470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb30510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56134cb305b0_0, 0, 1;
    %end;
    .thread T_29;
    .scope S_0x56134caf3cb0;
T_30 ;
    %delay 2500000, 0;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x56134cb300a0_0, 0, 8;
    %delay 2500000, 0;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x56134cb300a0_0, 0, 8;
    %delay 2500000, 0;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x56134cb300a0_0, 0, 8;
    %delay 2500000, 0;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x56134cb300a0_0, 0, 8;
    %jmp T_30;
    .thread T_30;
    .scope S_0x56134caf3cb0;
T_31 ;
    %delay 891896832, 58;
    %vpi_call 2 59 "$finish" {0 0 0};
    %end;
    .thread T_31;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "cd.v";
    "alu.v";
    "componentes.v";
    "memprog.v";
    "uc.v";
