
RTC-Alarm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001ee8  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08001fa8  08001fa8  00011fa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001fc4  08001fc4  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08001fc4  08001fc4  00011fc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08001fcc  08001fcc  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001fcc  08001fcc  00011fcc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001fd0  08001fd0  00011fd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001fd4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000044  2000000c  08001fe0  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000050  08001fe0  00020050  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005e68  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001558  00000000  00000000  00025e9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000690  00000000  00000000  000273f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000005d8  00000000  00000000  00027a88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00012dc9  00000000  00000000  00028060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007ea8  00000000  00000000  0003ae29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00074fb6  00000000  00000000  00042cd1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000b7c87  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001654  00000000  00000000  000b7cd8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08001f90 	.word	0x08001f90

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08001f90 	.word	0x08001f90

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f834 	bl	80002bc <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	46ce      	mov	lr, r9
 8000264:	4647      	mov	r7, r8
 8000266:	b580      	push	{r7, lr}
 8000268:	0007      	movs	r7, r0
 800026a:	4699      	mov	r9, r3
 800026c:	0c3b      	lsrs	r3, r7, #16
 800026e:	469c      	mov	ip, r3
 8000270:	0413      	lsls	r3, r2, #16
 8000272:	0c1b      	lsrs	r3, r3, #16
 8000274:	001d      	movs	r5, r3
 8000276:	000e      	movs	r6, r1
 8000278:	4661      	mov	r1, ip
 800027a:	0400      	lsls	r0, r0, #16
 800027c:	0c14      	lsrs	r4, r2, #16
 800027e:	0c00      	lsrs	r0, r0, #16
 8000280:	4345      	muls	r5, r0
 8000282:	434b      	muls	r3, r1
 8000284:	4360      	muls	r0, r4
 8000286:	4361      	muls	r1, r4
 8000288:	18c0      	adds	r0, r0, r3
 800028a:	0c2c      	lsrs	r4, r5, #16
 800028c:	1820      	adds	r0, r4, r0
 800028e:	468c      	mov	ip, r1
 8000290:	4283      	cmp	r3, r0
 8000292:	d903      	bls.n	800029c <__aeabi_lmul+0x3c>
 8000294:	2380      	movs	r3, #128	; 0x80
 8000296:	025b      	lsls	r3, r3, #9
 8000298:	4698      	mov	r8, r3
 800029a:	44c4      	add	ip, r8
 800029c:	4649      	mov	r1, r9
 800029e:	4379      	muls	r1, r7
 80002a0:	4372      	muls	r2, r6
 80002a2:	0c03      	lsrs	r3, r0, #16
 80002a4:	4463      	add	r3, ip
 80002a6:	042d      	lsls	r5, r5, #16
 80002a8:	0c2d      	lsrs	r5, r5, #16
 80002aa:	18c9      	adds	r1, r1, r3
 80002ac:	0400      	lsls	r0, r0, #16
 80002ae:	1940      	adds	r0, r0, r5
 80002b0:	1889      	adds	r1, r1, r2
 80002b2:	bcc0      	pop	{r6, r7}
 80002b4:	46b9      	mov	r9, r7
 80002b6:	46b0      	mov	r8, r6
 80002b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ba:	46c0      	nop			; (mov r8, r8)

080002bc <__udivmoddi4>:
 80002bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002be:	4657      	mov	r7, sl
 80002c0:	464e      	mov	r6, r9
 80002c2:	4645      	mov	r5, r8
 80002c4:	46de      	mov	lr, fp
 80002c6:	b5e0      	push	{r5, r6, r7, lr}
 80002c8:	0004      	movs	r4, r0
 80002ca:	000d      	movs	r5, r1
 80002cc:	4692      	mov	sl, r2
 80002ce:	4699      	mov	r9, r3
 80002d0:	b083      	sub	sp, #12
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d830      	bhi.n	8000338 <__udivmoddi4+0x7c>
 80002d6:	d02d      	beq.n	8000334 <__udivmoddi4+0x78>
 80002d8:	4649      	mov	r1, r9
 80002da:	4650      	mov	r0, sl
 80002dc:	f000 f8ba 	bl	8000454 <__clzdi2>
 80002e0:	0029      	movs	r1, r5
 80002e2:	0006      	movs	r6, r0
 80002e4:	0020      	movs	r0, r4
 80002e6:	f000 f8b5 	bl	8000454 <__clzdi2>
 80002ea:	1a33      	subs	r3, r6, r0
 80002ec:	4698      	mov	r8, r3
 80002ee:	3b20      	subs	r3, #32
 80002f0:	469b      	mov	fp, r3
 80002f2:	d433      	bmi.n	800035c <__udivmoddi4+0xa0>
 80002f4:	465a      	mov	r2, fp
 80002f6:	4653      	mov	r3, sl
 80002f8:	4093      	lsls	r3, r2
 80002fa:	4642      	mov	r2, r8
 80002fc:	001f      	movs	r7, r3
 80002fe:	4653      	mov	r3, sl
 8000300:	4093      	lsls	r3, r2
 8000302:	001e      	movs	r6, r3
 8000304:	42af      	cmp	r7, r5
 8000306:	d83a      	bhi.n	800037e <__udivmoddi4+0xc2>
 8000308:	42af      	cmp	r7, r5
 800030a:	d100      	bne.n	800030e <__udivmoddi4+0x52>
 800030c:	e078      	b.n	8000400 <__udivmoddi4+0x144>
 800030e:	465b      	mov	r3, fp
 8000310:	1ba4      	subs	r4, r4, r6
 8000312:	41bd      	sbcs	r5, r7
 8000314:	2b00      	cmp	r3, #0
 8000316:	da00      	bge.n	800031a <__udivmoddi4+0x5e>
 8000318:	e075      	b.n	8000406 <__udivmoddi4+0x14a>
 800031a:	2200      	movs	r2, #0
 800031c:	2300      	movs	r3, #0
 800031e:	9200      	str	r2, [sp, #0]
 8000320:	9301      	str	r3, [sp, #4]
 8000322:	2301      	movs	r3, #1
 8000324:	465a      	mov	r2, fp
 8000326:	4093      	lsls	r3, r2
 8000328:	9301      	str	r3, [sp, #4]
 800032a:	2301      	movs	r3, #1
 800032c:	4642      	mov	r2, r8
 800032e:	4093      	lsls	r3, r2
 8000330:	9300      	str	r3, [sp, #0]
 8000332:	e028      	b.n	8000386 <__udivmoddi4+0xca>
 8000334:	4282      	cmp	r2, r0
 8000336:	d9cf      	bls.n	80002d8 <__udivmoddi4+0x1c>
 8000338:	2200      	movs	r2, #0
 800033a:	2300      	movs	r3, #0
 800033c:	9200      	str	r2, [sp, #0]
 800033e:	9301      	str	r3, [sp, #4]
 8000340:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000342:	2b00      	cmp	r3, #0
 8000344:	d001      	beq.n	800034a <__udivmoddi4+0x8e>
 8000346:	601c      	str	r4, [r3, #0]
 8000348:	605d      	str	r5, [r3, #4]
 800034a:	9800      	ldr	r0, [sp, #0]
 800034c:	9901      	ldr	r1, [sp, #4]
 800034e:	b003      	add	sp, #12
 8000350:	bcf0      	pop	{r4, r5, r6, r7}
 8000352:	46bb      	mov	fp, r7
 8000354:	46b2      	mov	sl, r6
 8000356:	46a9      	mov	r9, r5
 8000358:	46a0      	mov	r8, r4
 800035a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800035c:	4642      	mov	r2, r8
 800035e:	2320      	movs	r3, #32
 8000360:	1a9b      	subs	r3, r3, r2
 8000362:	4652      	mov	r2, sl
 8000364:	40da      	lsrs	r2, r3
 8000366:	4641      	mov	r1, r8
 8000368:	0013      	movs	r3, r2
 800036a:	464a      	mov	r2, r9
 800036c:	408a      	lsls	r2, r1
 800036e:	0017      	movs	r7, r2
 8000370:	4642      	mov	r2, r8
 8000372:	431f      	orrs	r7, r3
 8000374:	4653      	mov	r3, sl
 8000376:	4093      	lsls	r3, r2
 8000378:	001e      	movs	r6, r3
 800037a:	42af      	cmp	r7, r5
 800037c:	d9c4      	bls.n	8000308 <__udivmoddi4+0x4c>
 800037e:	2200      	movs	r2, #0
 8000380:	2300      	movs	r3, #0
 8000382:	9200      	str	r2, [sp, #0]
 8000384:	9301      	str	r3, [sp, #4]
 8000386:	4643      	mov	r3, r8
 8000388:	2b00      	cmp	r3, #0
 800038a:	d0d9      	beq.n	8000340 <__udivmoddi4+0x84>
 800038c:	07fb      	lsls	r3, r7, #31
 800038e:	0872      	lsrs	r2, r6, #1
 8000390:	431a      	orrs	r2, r3
 8000392:	4646      	mov	r6, r8
 8000394:	087b      	lsrs	r3, r7, #1
 8000396:	e00e      	b.n	80003b6 <__udivmoddi4+0xfa>
 8000398:	42ab      	cmp	r3, r5
 800039a:	d101      	bne.n	80003a0 <__udivmoddi4+0xe4>
 800039c:	42a2      	cmp	r2, r4
 800039e:	d80c      	bhi.n	80003ba <__udivmoddi4+0xfe>
 80003a0:	1aa4      	subs	r4, r4, r2
 80003a2:	419d      	sbcs	r5, r3
 80003a4:	2001      	movs	r0, #1
 80003a6:	1924      	adds	r4, r4, r4
 80003a8:	416d      	adcs	r5, r5
 80003aa:	2100      	movs	r1, #0
 80003ac:	3e01      	subs	r6, #1
 80003ae:	1824      	adds	r4, r4, r0
 80003b0:	414d      	adcs	r5, r1
 80003b2:	2e00      	cmp	r6, #0
 80003b4:	d006      	beq.n	80003c4 <__udivmoddi4+0x108>
 80003b6:	42ab      	cmp	r3, r5
 80003b8:	d9ee      	bls.n	8000398 <__udivmoddi4+0xdc>
 80003ba:	3e01      	subs	r6, #1
 80003bc:	1924      	adds	r4, r4, r4
 80003be:	416d      	adcs	r5, r5
 80003c0:	2e00      	cmp	r6, #0
 80003c2:	d1f8      	bne.n	80003b6 <__udivmoddi4+0xfa>
 80003c4:	9800      	ldr	r0, [sp, #0]
 80003c6:	9901      	ldr	r1, [sp, #4]
 80003c8:	465b      	mov	r3, fp
 80003ca:	1900      	adds	r0, r0, r4
 80003cc:	4169      	adcs	r1, r5
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	db24      	blt.n	800041c <__udivmoddi4+0x160>
 80003d2:	002b      	movs	r3, r5
 80003d4:	465a      	mov	r2, fp
 80003d6:	4644      	mov	r4, r8
 80003d8:	40d3      	lsrs	r3, r2
 80003da:	002a      	movs	r2, r5
 80003dc:	40e2      	lsrs	r2, r4
 80003de:	001c      	movs	r4, r3
 80003e0:	465b      	mov	r3, fp
 80003e2:	0015      	movs	r5, r2
 80003e4:	2b00      	cmp	r3, #0
 80003e6:	db2a      	blt.n	800043e <__udivmoddi4+0x182>
 80003e8:	0026      	movs	r6, r4
 80003ea:	409e      	lsls	r6, r3
 80003ec:	0033      	movs	r3, r6
 80003ee:	0026      	movs	r6, r4
 80003f0:	4647      	mov	r7, r8
 80003f2:	40be      	lsls	r6, r7
 80003f4:	0032      	movs	r2, r6
 80003f6:	1a80      	subs	r0, r0, r2
 80003f8:	4199      	sbcs	r1, r3
 80003fa:	9000      	str	r0, [sp, #0]
 80003fc:	9101      	str	r1, [sp, #4]
 80003fe:	e79f      	b.n	8000340 <__udivmoddi4+0x84>
 8000400:	42a3      	cmp	r3, r4
 8000402:	d8bc      	bhi.n	800037e <__udivmoddi4+0xc2>
 8000404:	e783      	b.n	800030e <__udivmoddi4+0x52>
 8000406:	4642      	mov	r2, r8
 8000408:	2320      	movs	r3, #32
 800040a:	2100      	movs	r1, #0
 800040c:	1a9b      	subs	r3, r3, r2
 800040e:	2200      	movs	r2, #0
 8000410:	9100      	str	r1, [sp, #0]
 8000412:	9201      	str	r2, [sp, #4]
 8000414:	2201      	movs	r2, #1
 8000416:	40da      	lsrs	r2, r3
 8000418:	9201      	str	r2, [sp, #4]
 800041a:	e786      	b.n	800032a <__udivmoddi4+0x6e>
 800041c:	4642      	mov	r2, r8
 800041e:	2320      	movs	r3, #32
 8000420:	1a9b      	subs	r3, r3, r2
 8000422:	002a      	movs	r2, r5
 8000424:	4646      	mov	r6, r8
 8000426:	409a      	lsls	r2, r3
 8000428:	0023      	movs	r3, r4
 800042a:	40f3      	lsrs	r3, r6
 800042c:	4644      	mov	r4, r8
 800042e:	4313      	orrs	r3, r2
 8000430:	002a      	movs	r2, r5
 8000432:	40e2      	lsrs	r2, r4
 8000434:	001c      	movs	r4, r3
 8000436:	465b      	mov	r3, fp
 8000438:	0015      	movs	r5, r2
 800043a:	2b00      	cmp	r3, #0
 800043c:	dad4      	bge.n	80003e8 <__udivmoddi4+0x12c>
 800043e:	4642      	mov	r2, r8
 8000440:	002f      	movs	r7, r5
 8000442:	2320      	movs	r3, #32
 8000444:	0026      	movs	r6, r4
 8000446:	4097      	lsls	r7, r2
 8000448:	1a9b      	subs	r3, r3, r2
 800044a:	40de      	lsrs	r6, r3
 800044c:	003b      	movs	r3, r7
 800044e:	4333      	orrs	r3, r6
 8000450:	e7cd      	b.n	80003ee <__udivmoddi4+0x132>
 8000452:	46c0      	nop			; (mov r8, r8)

08000454 <__clzdi2>:
 8000454:	b510      	push	{r4, lr}
 8000456:	2900      	cmp	r1, #0
 8000458:	d103      	bne.n	8000462 <__clzdi2+0xe>
 800045a:	f000 f807 	bl	800046c <__clzsi2>
 800045e:	3020      	adds	r0, #32
 8000460:	e002      	b.n	8000468 <__clzdi2+0x14>
 8000462:	0008      	movs	r0, r1
 8000464:	f000 f802 	bl	800046c <__clzsi2>
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__clzsi2>:
 800046c:	211c      	movs	r1, #28
 800046e:	2301      	movs	r3, #1
 8000470:	041b      	lsls	r3, r3, #16
 8000472:	4298      	cmp	r0, r3
 8000474:	d301      	bcc.n	800047a <__clzsi2+0xe>
 8000476:	0c00      	lsrs	r0, r0, #16
 8000478:	3910      	subs	r1, #16
 800047a:	0a1b      	lsrs	r3, r3, #8
 800047c:	4298      	cmp	r0, r3
 800047e:	d301      	bcc.n	8000484 <__clzsi2+0x18>
 8000480:	0a00      	lsrs	r0, r0, #8
 8000482:	3908      	subs	r1, #8
 8000484:	091b      	lsrs	r3, r3, #4
 8000486:	4298      	cmp	r0, r3
 8000488:	d301      	bcc.n	800048e <__clzsi2+0x22>
 800048a:	0900      	lsrs	r0, r0, #4
 800048c:	3904      	subs	r1, #4
 800048e:	a202      	add	r2, pc, #8	; (adr r2, 8000498 <__clzsi2+0x2c>)
 8000490:	5c10      	ldrb	r0, [r2, r0]
 8000492:	1840      	adds	r0, r0, r1
 8000494:	4770      	bx	lr
 8000496:	46c0      	nop			; (mov r8, r8)
 8000498:	02020304 	.word	0x02020304
 800049c:	01010101 	.word	0x01010101
	...

080004a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004ac:	f000 f992 	bl	80007d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004b0:	f000 f806 	bl	80004c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004b4:	f000 f8a4 	bl	8000600 <MX_GPIO_Init>
  MX_RTC_Init();
 80004b8:	f000 f878 	bl	80005ac <MX_RTC_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80004bc:	e7fe      	b.n	80004bc <main+0x14>
	...

080004c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004c0:	b590      	push	{r4, r7, lr}
 80004c2:	b09d      	sub	sp, #116	; 0x74
 80004c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004c6:	2438      	movs	r4, #56	; 0x38
 80004c8:	193b      	adds	r3, r7, r4
 80004ca:	0018      	movs	r0, r3
 80004cc:	2338      	movs	r3, #56	; 0x38
 80004ce:	001a      	movs	r2, r3
 80004d0:	2100      	movs	r1, #0
 80004d2:	f001 fd55 	bl	8001f80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004d6:	2324      	movs	r3, #36	; 0x24
 80004d8:	18fb      	adds	r3, r7, r3
 80004da:	0018      	movs	r0, r3
 80004dc:	2314      	movs	r3, #20
 80004de:	001a      	movs	r2, r3
 80004e0:	2100      	movs	r1, #0
 80004e2:	f001 fd4d 	bl	8001f80 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80004e6:	003b      	movs	r3, r7
 80004e8:	0018      	movs	r0, r3
 80004ea:	2324      	movs	r3, #36	; 0x24
 80004ec:	001a      	movs	r2, r3
 80004ee:	2100      	movs	r1, #0
 80004f0:	f001 fd46 	bl	8001f80 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80004f4:	4b2b      	ldr	r3, [pc, #172]	; (80005a4 <SystemClock_Config+0xe4>)
 80004f6:	681b      	ldr	r3, [r3, #0]
 80004f8:	4a2b      	ldr	r2, [pc, #172]	; (80005a8 <SystemClock_Config+0xe8>)
 80004fa:	401a      	ands	r2, r3
 80004fc:	4b29      	ldr	r3, [pc, #164]	; (80005a4 <SystemClock_Config+0xe4>)
 80004fe:	2180      	movs	r1, #128	; 0x80
 8000500:	0109      	lsls	r1, r1, #4
 8000502:	430a      	orrs	r2, r1
 8000504:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000506:	0021      	movs	r1, r4
 8000508:	187b      	adds	r3, r7, r1
 800050a:	220a      	movs	r2, #10
 800050c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800050e:	187b      	adds	r3, r7, r1
 8000510:	2201      	movs	r2, #1
 8000512:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000514:	187b      	adds	r3, r7, r1
 8000516:	2210      	movs	r2, #16
 8000518:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800051a:	187b      	adds	r3, r7, r1
 800051c:	2201      	movs	r2, #1
 800051e:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000520:	187b      	adds	r3, r7, r1
 8000522:	2202      	movs	r2, #2
 8000524:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000526:	187b      	adds	r3, r7, r1
 8000528:	2200      	movs	r2, #0
 800052a:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 800052c:	187b      	adds	r3, r7, r1
 800052e:	2280      	movs	r2, #128	; 0x80
 8000530:	02d2      	lsls	r2, r2, #11
 8000532:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8000534:	187b      	adds	r3, r7, r1
 8000536:	2280      	movs	r2, #128	; 0x80
 8000538:	03d2      	lsls	r2, r2, #15
 800053a:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800053c:	187b      	adds	r3, r7, r1
 800053e:	0018      	movs	r0, r3
 8000540:	f000 fc2a 	bl	8000d98 <HAL_RCC_OscConfig>
 8000544:	1e03      	subs	r3, r0, #0
 8000546:	d001      	beq.n	800054c <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000548:	f000 f8b6 	bl	80006b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800054c:	2124      	movs	r1, #36	; 0x24
 800054e:	187b      	adds	r3, r7, r1
 8000550:	220f      	movs	r2, #15
 8000552:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000554:	187b      	adds	r3, r7, r1
 8000556:	2203      	movs	r2, #3
 8000558:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800055a:	187b      	adds	r3, r7, r1
 800055c:	2200      	movs	r2, #0
 800055e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000560:	187b      	adds	r3, r7, r1
 8000562:	2200      	movs	r2, #0
 8000564:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000566:	187b      	adds	r3, r7, r1
 8000568:	2200      	movs	r2, #0
 800056a:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800056c:	187b      	adds	r3, r7, r1
 800056e:	2101      	movs	r1, #1
 8000570:	0018      	movs	r0, r3
 8000572:	f000 ffd5 	bl	8001520 <HAL_RCC_ClockConfig>
 8000576:	1e03      	subs	r3, r0, #0
 8000578:	d001      	beq.n	800057e <SystemClock_Config+0xbe>
  {
    Error_Handler();
 800057a:	f000 f89d 	bl	80006b8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800057e:	003b      	movs	r3, r7
 8000580:	2220      	movs	r2, #32
 8000582:	601a      	str	r2, [r3, #0]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000584:	003b      	movs	r3, r7
 8000586:	2280      	movs	r2, #128	; 0x80
 8000588:	0292      	lsls	r2, r2, #10
 800058a:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800058c:	003b      	movs	r3, r7
 800058e:	0018      	movs	r0, r3
 8000590:	f001 f9b4 	bl	80018fc <HAL_RCCEx_PeriphCLKConfig>
 8000594:	1e03      	subs	r3, r0, #0
 8000596:	d001      	beq.n	800059c <SystemClock_Config+0xdc>
  {
    Error_Handler();
 8000598:	f000 f88e 	bl	80006b8 <Error_Handler>
  }
}
 800059c:	46c0      	nop			; (mov r8, r8)
 800059e:	46bd      	mov	sp, r7
 80005a0:	b01d      	add	sp, #116	; 0x74
 80005a2:	bd90      	pop	{r4, r7, pc}
 80005a4:	40007000 	.word	0x40007000
 80005a8:	ffffe7ff 	.word	0xffffe7ff

080005ac <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80005b0:	4b11      	ldr	r3, [pc, #68]	; (80005f8 <MX_RTC_Init+0x4c>)
 80005b2:	4a12      	ldr	r2, [pc, #72]	; (80005fc <MX_RTC_Init+0x50>)
 80005b4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80005b6:	4b10      	ldr	r3, [pc, #64]	; (80005f8 <MX_RTC_Init+0x4c>)
 80005b8:	2200      	movs	r2, #0
 80005ba:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80005bc:	4b0e      	ldr	r3, [pc, #56]	; (80005f8 <MX_RTC_Init+0x4c>)
 80005be:	227f      	movs	r2, #127	; 0x7f
 80005c0:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80005c2:	4b0d      	ldr	r3, [pc, #52]	; (80005f8 <MX_RTC_Init+0x4c>)
 80005c4:	22ff      	movs	r2, #255	; 0xff
 80005c6:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80005c8:	4b0b      	ldr	r3, [pc, #44]	; (80005f8 <MX_RTC_Init+0x4c>)
 80005ca:	2200      	movs	r2, #0
 80005cc:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80005ce:	4b0a      	ldr	r3, [pc, #40]	; (80005f8 <MX_RTC_Init+0x4c>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80005d4:	4b08      	ldr	r3, [pc, #32]	; (80005f8 <MX_RTC_Init+0x4c>)
 80005d6:	2200      	movs	r2, #0
 80005d8:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80005da:	4b07      	ldr	r3, [pc, #28]	; (80005f8 <MX_RTC_Init+0x4c>)
 80005dc:	2200      	movs	r2, #0
 80005de:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80005e0:	4b05      	ldr	r3, [pc, #20]	; (80005f8 <MX_RTC_Init+0x4c>)
 80005e2:	0018      	movs	r0, r3
 80005e4:	f001 fb18 	bl	8001c18 <HAL_RTC_Init>
 80005e8:	1e03      	subs	r3, r0, #0
 80005ea:	d001      	beq.n	80005f0 <MX_RTC_Init+0x44>
  {
    Error_Handler();
 80005ec:	f000 f864 	bl	80006b8 <Error_Handler>

  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80005f0:	46c0      	nop			; (mov r8, r8)
 80005f2:	46bd      	mov	sp, r7
 80005f4:	bd80      	pop	{r7, pc}
 80005f6:	46c0      	nop			; (mov r8, r8)
 80005f8:	20000028 	.word	0x20000028
 80005fc:	40002800 	.word	0x40002800

08000600 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000600:	b590      	push	{r4, r7, lr}
 8000602:	b08b      	sub	sp, #44	; 0x2c
 8000604:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000606:	2414      	movs	r4, #20
 8000608:	193b      	adds	r3, r7, r4
 800060a:	0018      	movs	r0, r3
 800060c:	2314      	movs	r3, #20
 800060e:	001a      	movs	r2, r3
 8000610:	2100      	movs	r1, #0
 8000612:	f001 fcb5 	bl	8001f80 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000616:	4b26      	ldr	r3, [pc, #152]	; (80006b0 <MX_GPIO_Init+0xb0>)
 8000618:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800061a:	4b25      	ldr	r3, [pc, #148]	; (80006b0 <MX_GPIO_Init+0xb0>)
 800061c:	2104      	movs	r1, #4
 800061e:	430a      	orrs	r2, r1
 8000620:	62da      	str	r2, [r3, #44]	; 0x2c
 8000622:	4b23      	ldr	r3, [pc, #140]	; (80006b0 <MX_GPIO_Init+0xb0>)
 8000624:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000626:	2204      	movs	r2, #4
 8000628:	4013      	ands	r3, r2
 800062a:	613b      	str	r3, [r7, #16]
 800062c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800062e:	4b20      	ldr	r3, [pc, #128]	; (80006b0 <MX_GPIO_Init+0xb0>)
 8000630:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000632:	4b1f      	ldr	r3, [pc, #124]	; (80006b0 <MX_GPIO_Init+0xb0>)
 8000634:	2180      	movs	r1, #128	; 0x80
 8000636:	430a      	orrs	r2, r1
 8000638:	62da      	str	r2, [r3, #44]	; 0x2c
 800063a:	4b1d      	ldr	r3, [pc, #116]	; (80006b0 <MX_GPIO_Init+0xb0>)
 800063c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800063e:	2280      	movs	r2, #128	; 0x80
 8000640:	4013      	ands	r3, r2
 8000642:	60fb      	str	r3, [r7, #12]
 8000644:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000646:	4b1a      	ldr	r3, [pc, #104]	; (80006b0 <MX_GPIO_Init+0xb0>)
 8000648:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800064a:	4b19      	ldr	r3, [pc, #100]	; (80006b0 <MX_GPIO_Init+0xb0>)
 800064c:	2101      	movs	r1, #1
 800064e:	430a      	orrs	r2, r1
 8000650:	62da      	str	r2, [r3, #44]	; 0x2c
 8000652:	4b17      	ldr	r3, [pc, #92]	; (80006b0 <MX_GPIO_Init+0xb0>)
 8000654:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000656:	2201      	movs	r2, #1
 8000658:	4013      	ands	r3, r2
 800065a:	60bb      	str	r3, [r7, #8]
 800065c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800065e:	4b14      	ldr	r3, [pc, #80]	; (80006b0 <MX_GPIO_Init+0xb0>)
 8000660:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000662:	4b13      	ldr	r3, [pc, #76]	; (80006b0 <MX_GPIO_Init+0xb0>)
 8000664:	2102      	movs	r1, #2
 8000666:	430a      	orrs	r2, r1
 8000668:	62da      	str	r2, [r3, #44]	; 0x2c
 800066a:	4b11      	ldr	r3, [pc, #68]	; (80006b0 <MX_GPIO_Init+0xb0>)
 800066c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800066e:	2202      	movs	r2, #2
 8000670:	4013      	ands	r3, r2
 8000672:	607b      	str	r3, [r7, #4]
 8000674:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BSP_GREEN_LED_GPIO_Port, BSP_GREEN_LED_Pin, GPIO_PIN_RESET);
 8000676:	4b0f      	ldr	r3, [pc, #60]	; (80006b4 <MX_GPIO_Init+0xb4>)
 8000678:	2200      	movs	r2, #0
 800067a:	2110      	movs	r1, #16
 800067c:	0018      	movs	r0, r3
 800067e:	f000 fb6d 	bl	8000d5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BSP_GREEN_LED_Pin */
  GPIO_InitStruct.Pin = BSP_GREEN_LED_Pin;
 8000682:	0021      	movs	r1, r4
 8000684:	187b      	adds	r3, r7, r1
 8000686:	2210      	movs	r2, #16
 8000688:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800068a:	187b      	adds	r3, r7, r1
 800068c:	2201      	movs	r2, #1
 800068e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000690:	187b      	adds	r3, r7, r1
 8000692:	2200      	movs	r2, #0
 8000694:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000696:	187b      	adds	r3, r7, r1
 8000698:	2200      	movs	r2, #0
 800069a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(BSP_GREEN_LED_GPIO_Port, &GPIO_InitStruct);
 800069c:	187b      	adds	r3, r7, r1
 800069e:	4a05      	ldr	r2, [pc, #20]	; (80006b4 <MX_GPIO_Init+0xb4>)
 80006a0:	0019      	movs	r1, r3
 80006a2:	0010      	movs	r0, r2
 80006a4:	f000 f9e4 	bl	8000a70 <HAL_GPIO_Init>

}
 80006a8:	46c0      	nop			; (mov r8, r8)
 80006aa:	46bd      	mov	sp, r7
 80006ac:	b00b      	add	sp, #44	; 0x2c
 80006ae:	bd90      	pop	{r4, r7, pc}
 80006b0:	40021000 	.word	0x40021000
 80006b4:	50000400 	.word	0x50000400

080006b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006bc:	b672      	cpsid	i
}
 80006be:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006c0:	e7fe      	b.n	80006c0 <Error_Handler+0x8>
	...

080006c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006c8:	4b07      	ldr	r3, [pc, #28]	; (80006e8 <HAL_MspInit+0x24>)
 80006ca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80006cc:	4b06      	ldr	r3, [pc, #24]	; (80006e8 <HAL_MspInit+0x24>)
 80006ce:	2101      	movs	r1, #1
 80006d0:	430a      	orrs	r2, r1
 80006d2:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80006d4:	4b04      	ldr	r3, [pc, #16]	; (80006e8 <HAL_MspInit+0x24>)
 80006d6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80006d8:	4b03      	ldr	r3, [pc, #12]	; (80006e8 <HAL_MspInit+0x24>)
 80006da:	2180      	movs	r1, #128	; 0x80
 80006dc:	0549      	lsls	r1, r1, #21
 80006de:	430a      	orrs	r2, r1
 80006e0:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006e2:	46c0      	nop			; (mov r8, r8)
 80006e4:	46bd      	mov	sp, r7
 80006e6:	bd80      	pop	{r7, pc}
 80006e8:	40021000 	.word	0x40021000

080006ec <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b082      	sub	sp, #8
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	4a0a      	ldr	r2, [pc, #40]	; (8000724 <HAL_RTC_MspInit+0x38>)
 80006fa:	4293      	cmp	r3, r2
 80006fc:	d10e      	bne.n	800071c <HAL_RTC_MspInit+0x30>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80006fe:	4b0a      	ldr	r3, [pc, #40]	; (8000728 <HAL_RTC_MspInit+0x3c>)
 8000700:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000702:	4b09      	ldr	r3, [pc, #36]	; (8000728 <HAL_RTC_MspInit+0x3c>)
 8000704:	2180      	movs	r1, #128	; 0x80
 8000706:	02c9      	lsls	r1, r1, #11
 8000708:	430a      	orrs	r2, r1
 800070a:	651a      	str	r2, [r3, #80]	; 0x50
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 800070c:	2200      	movs	r2, #0
 800070e:	2100      	movs	r1, #0
 8000710:	2002      	movs	r0, #2
 8000712:	f000 f97b 	bl	8000a0c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8000716:	2002      	movs	r0, #2
 8000718:	f000 f98d 	bl	8000a36 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800071c:	46c0      	nop			; (mov r8, r8)
 800071e:	46bd      	mov	sp, r7
 8000720:	b002      	add	sp, #8
 8000722:	bd80      	pop	{r7, pc}
 8000724:	40002800 	.word	0x40002800
 8000728:	40021000 	.word	0x40021000

0800072c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000730:	e7fe      	b.n	8000730 <NMI_Handler+0x4>

08000732 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000732:	b580      	push	{r7, lr}
 8000734:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000736:	e7fe      	b.n	8000736 <HardFault_Handler+0x4>

08000738 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800073c:	46c0      	nop			; (mov r8, r8)
 800073e:	46bd      	mov	sp, r7
 8000740:	bd80      	pop	{r7, pc}

08000742 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000742:	b580      	push	{r7, lr}
 8000744:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000746:	46c0      	nop			; (mov r8, r8)
 8000748:	46bd      	mov	sp, r7
 800074a:	bd80      	pop	{r7, pc}

0800074c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000750:	f000 f894 	bl	800087c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000754:	46c0      	nop			; (mov r8, r8)
 8000756:	46bd      	mov	sp, r7
 8000758:	bd80      	pop	{r7, pc}
	...

0800075c <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt through EXTI lines 17, 19 and 20 and LSE CSS interrupt through EXTI line 19.
  */
void RTC_IRQHandler(void)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8000760:	4b03      	ldr	r3, [pc, #12]	; (8000770 <RTC_IRQHandler+0x14>)
 8000762:	0018      	movs	r0, r3
 8000764:	f001 faf4 	bl	8001d50 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8000768:	46c0      	nop			; (mov r8, r8)
 800076a:	46bd      	mov	sp, r7
 800076c:	bd80      	pop	{r7, pc}
 800076e:	46c0      	nop			; (mov r8, r8)
 8000770:	20000028 	.word	0x20000028

08000774 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000778:	46c0      	nop			; (mov r8, r8)
 800077a:	46bd      	mov	sp, r7
 800077c:	bd80      	pop	{r7, pc}
	...

08000780 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 8000780:	480d      	ldr	r0, [pc, #52]	; (80007b8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000782:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000784:	f7ff fff6 	bl	8000774 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000788:	480c      	ldr	r0, [pc, #48]	; (80007bc <LoopForever+0x6>)
  ldr r1, =_edata
 800078a:	490d      	ldr	r1, [pc, #52]	; (80007c0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800078c:	4a0d      	ldr	r2, [pc, #52]	; (80007c4 <LoopForever+0xe>)
  movs r3, #0
 800078e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000790:	e002      	b.n	8000798 <LoopCopyDataInit>

08000792 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000792:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000794:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000796:	3304      	adds	r3, #4

08000798 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000798:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800079a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800079c:	d3f9      	bcc.n	8000792 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800079e:	4a0a      	ldr	r2, [pc, #40]	; (80007c8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80007a0:	4c0a      	ldr	r4, [pc, #40]	; (80007cc <LoopForever+0x16>)
  movs r3, #0
 80007a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007a4:	e001      	b.n	80007aa <LoopFillZerobss>

080007a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007a8:	3204      	adds	r2, #4

080007aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007ac:	d3fb      	bcc.n	80007a6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80007ae:	f001 fbc3 	bl	8001f38 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80007b2:	f7ff fe79 	bl	80004a8 <main>

080007b6 <LoopForever>:

LoopForever:
    b LoopForever
 80007b6:	e7fe      	b.n	80007b6 <LoopForever>
  ldr   r0, =_estack
 80007b8:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80007bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007c0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80007c4:	08001fd4 	.word	0x08001fd4
  ldr r2, =_sbss
 80007c8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80007cc:	20000050 	.word	0x20000050

080007d0 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80007d0:	e7fe      	b.n	80007d0 <ADC1_COMP_IRQHandler>
	...

080007d4 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b082      	sub	sp, #8
 80007d8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80007da:	1dfb      	adds	r3, r7, #7
 80007dc:	2200      	movs	r2, #0
 80007de:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80007e0:	4b0b      	ldr	r3, [pc, #44]	; (8000810 <HAL_Init+0x3c>)
 80007e2:	681a      	ldr	r2, [r3, #0]
 80007e4:	4b0a      	ldr	r3, [pc, #40]	; (8000810 <HAL_Init+0x3c>)
 80007e6:	2140      	movs	r1, #64	; 0x40
 80007e8:	430a      	orrs	r2, r1
 80007ea:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80007ec:	2000      	movs	r0, #0
 80007ee:	f000 f811 	bl	8000814 <HAL_InitTick>
 80007f2:	1e03      	subs	r3, r0, #0
 80007f4:	d003      	beq.n	80007fe <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80007f6:	1dfb      	adds	r3, r7, #7
 80007f8:	2201      	movs	r2, #1
 80007fa:	701a      	strb	r2, [r3, #0]
 80007fc:	e001      	b.n	8000802 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80007fe:	f7ff ff61 	bl	80006c4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000802:	1dfb      	adds	r3, r7, #7
 8000804:	781b      	ldrb	r3, [r3, #0]
}
 8000806:	0018      	movs	r0, r3
 8000808:	46bd      	mov	sp, r7
 800080a:	b002      	add	sp, #8
 800080c:	bd80      	pop	{r7, pc}
 800080e:	46c0      	nop			; (mov r8, r8)
 8000810:	40022000 	.word	0x40022000

08000814 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000814:	b590      	push	{r4, r7, lr}
 8000816:	b083      	sub	sp, #12
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800081c:	4b14      	ldr	r3, [pc, #80]	; (8000870 <HAL_InitTick+0x5c>)
 800081e:	681c      	ldr	r4, [r3, #0]
 8000820:	4b14      	ldr	r3, [pc, #80]	; (8000874 <HAL_InitTick+0x60>)
 8000822:	781b      	ldrb	r3, [r3, #0]
 8000824:	0019      	movs	r1, r3
 8000826:	23fa      	movs	r3, #250	; 0xfa
 8000828:	0098      	lsls	r0, r3, #2
 800082a:	f7ff fc6d 	bl	8000108 <__udivsi3>
 800082e:	0003      	movs	r3, r0
 8000830:	0019      	movs	r1, r3
 8000832:	0020      	movs	r0, r4
 8000834:	f7ff fc68 	bl	8000108 <__udivsi3>
 8000838:	0003      	movs	r3, r0
 800083a:	0018      	movs	r0, r3
 800083c:	f000 f90b 	bl	8000a56 <HAL_SYSTICK_Config>
 8000840:	1e03      	subs	r3, r0, #0
 8000842:	d001      	beq.n	8000848 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000844:	2301      	movs	r3, #1
 8000846:	e00f      	b.n	8000868 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	2b03      	cmp	r3, #3
 800084c:	d80b      	bhi.n	8000866 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800084e:	6879      	ldr	r1, [r7, #4]
 8000850:	2301      	movs	r3, #1
 8000852:	425b      	negs	r3, r3
 8000854:	2200      	movs	r2, #0
 8000856:	0018      	movs	r0, r3
 8000858:	f000 f8d8 	bl	8000a0c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800085c:	4b06      	ldr	r3, [pc, #24]	; (8000878 <HAL_InitTick+0x64>)
 800085e:	687a      	ldr	r2, [r7, #4]
 8000860:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000862:	2300      	movs	r3, #0
 8000864:	e000      	b.n	8000868 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000866:	2301      	movs	r3, #1
}
 8000868:	0018      	movs	r0, r3
 800086a:	46bd      	mov	sp, r7
 800086c:	b003      	add	sp, #12
 800086e:	bd90      	pop	{r4, r7, pc}
 8000870:	20000000 	.word	0x20000000
 8000874:	20000008 	.word	0x20000008
 8000878:	20000004 	.word	0x20000004

0800087c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000880:	4b05      	ldr	r3, [pc, #20]	; (8000898 <HAL_IncTick+0x1c>)
 8000882:	781b      	ldrb	r3, [r3, #0]
 8000884:	001a      	movs	r2, r3
 8000886:	4b05      	ldr	r3, [pc, #20]	; (800089c <HAL_IncTick+0x20>)
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	18d2      	adds	r2, r2, r3
 800088c:	4b03      	ldr	r3, [pc, #12]	; (800089c <HAL_IncTick+0x20>)
 800088e:	601a      	str	r2, [r3, #0]
}
 8000890:	46c0      	nop			; (mov r8, r8)
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}
 8000896:	46c0      	nop			; (mov r8, r8)
 8000898:	20000008 	.word	0x20000008
 800089c:	2000004c 	.word	0x2000004c

080008a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	af00      	add	r7, sp, #0
  return uwTick;
 80008a4:	4b02      	ldr	r3, [pc, #8]	; (80008b0 <HAL_GetTick+0x10>)
 80008a6:	681b      	ldr	r3, [r3, #0]
}
 80008a8:	0018      	movs	r0, r3
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bd80      	pop	{r7, pc}
 80008ae:	46c0      	nop			; (mov r8, r8)
 80008b0:	2000004c 	.word	0x2000004c

080008b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b082      	sub	sp, #8
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	0002      	movs	r2, r0
 80008bc:	1dfb      	adds	r3, r7, #7
 80008be:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80008c0:	1dfb      	adds	r3, r7, #7
 80008c2:	781b      	ldrb	r3, [r3, #0]
 80008c4:	2b7f      	cmp	r3, #127	; 0x7f
 80008c6:	d809      	bhi.n	80008dc <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008c8:	1dfb      	adds	r3, r7, #7
 80008ca:	781b      	ldrb	r3, [r3, #0]
 80008cc:	001a      	movs	r2, r3
 80008ce:	231f      	movs	r3, #31
 80008d0:	401a      	ands	r2, r3
 80008d2:	4b04      	ldr	r3, [pc, #16]	; (80008e4 <__NVIC_EnableIRQ+0x30>)
 80008d4:	2101      	movs	r1, #1
 80008d6:	4091      	lsls	r1, r2
 80008d8:	000a      	movs	r2, r1
 80008da:	601a      	str	r2, [r3, #0]
  }
}
 80008dc:	46c0      	nop			; (mov r8, r8)
 80008de:	46bd      	mov	sp, r7
 80008e0:	b002      	add	sp, #8
 80008e2:	bd80      	pop	{r7, pc}
 80008e4:	e000e100 	.word	0xe000e100

080008e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008e8:	b590      	push	{r4, r7, lr}
 80008ea:	b083      	sub	sp, #12
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	0002      	movs	r2, r0
 80008f0:	6039      	str	r1, [r7, #0]
 80008f2:	1dfb      	adds	r3, r7, #7
 80008f4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80008f6:	1dfb      	adds	r3, r7, #7
 80008f8:	781b      	ldrb	r3, [r3, #0]
 80008fa:	2b7f      	cmp	r3, #127	; 0x7f
 80008fc:	d828      	bhi.n	8000950 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008fe:	4a2f      	ldr	r2, [pc, #188]	; (80009bc <__NVIC_SetPriority+0xd4>)
 8000900:	1dfb      	adds	r3, r7, #7
 8000902:	781b      	ldrb	r3, [r3, #0]
 8000904:	b25b      	sxtb	r3, r3
 8000906:	089b      	lsrs	r3, r3, #2
 8000908:	33c0      	adds	r3, #192	; 0xc0
 800090a:	009b      	lsls	r3, r3, #2
 800090c:	589b      	ldr	r3, [r3, r2]
 800090e:	1dfa      	adds	r2, r7, #7
 8000910:	7812      	ldrb	r2, [r2, #0]
 8000912:	0011      	movs	r1, r2
 8000914:	2203      	movs	r2, #3
 8000916:	400a      	ands	r2, r1
 8000918:	00d2      	lsls	r2, r2, #3
 800091a:	21ff      	movs	r1, #255	; 0xff
 800091c:	4091      	lsls	r1, r2
 800091e:	000a      	movs	r2, r1
 8000920:	43d2      	mvns	r2, r2
 8000922:	401a      	ands	r2, r3
 8000924:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000926:	683b      	ldr	r3, [r7, #0]
 8000928:	019b      	lsls	r3, r3, #6
 800092a:	22ff      	movs	r2, #255	; 0xff
 800092c:	401a      	ands	r2, r3
 800092e:	1dfb      	adds	r3, r7, #7
 8000930:	781b      	ldrb	r3, [r3, #0]
 8000932:	0018      	movs	r0, r3
 8000934:	2303      	movs	r3, #3
 8000936:	4003      	ands	r3, r0
 8000938:	00db      	lsls	r3, r3, #3
 800093a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800093c:	481f      	ldr	r0, [pc, #124]	; (80009bc <__NVIC_SetPriority+0xd4>)
 800093e:	1dfb      	adds	r3, r7, #7
 8000940:	781b      	ldrb	r3, [r3, #0]
 8000942:	b25b      	sxtb	r3, r3
 8000944:	089b      	lsrs	r3, r3, #2
 8000946:	430a      	orrs	r2, r1
 8000948:	33c0      	adds	r3, #192	; 0xc0
 800094a:	009b      	lsls	r3, r3, #2
 800094c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800094e:	e031      	b.n	80009b4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000950:	4a1b      	ldr	r2, [pc, #108]	; (80009c0 <__NVIC_SetPriority+0xd8>)
 8000952:	1dfb      	adds	r3, r7, #7
 8000954:	781b      	ldrb	r3, [r3, #0]
 8000956:	0019      	movs	r1, r3
 8000958:	230f      	movs	r3, #15
 800095a:	400b      	ands	r3, r1
 800095c:	3b08      	subs	r3, #8
 800095e:	089b      	lsrs	r3, r3, #2
 8000960:	3306      	adds	r3, #6
 8000962:	009b      	lsls	r3, r3, #2
 8000964:	18d3      	adds	r3, r2, r3
 8000966:	3304      	adds	r3, #4
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	1dfa      	adds	r2, r7, #7
 800096c:	7812      	ldrb	r2, [r2, #0]
 800096e:	0011      	movs	r1, r2
 8000970:	2203      	movs	r2, #3
 8000972:	400a      	ands	r2, r1
 8000974:	00d2      	lsls	r2, r2, #3
 8000976:	21ff      	movs	r1, #255	; 0xff
 8000978:	4091      	lsls	r1, r2
 800097a:	000a      	movs	r2, r1
 800097c:	43d2      	mvns	r2, r2
 800097e:	401a      	ands	r2, r3
 8000980:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000982:	683b      	ldr	r3, [r7, #0]
 8000984:	019b      	lsls	r3, r3, #6
 8000986:	22ff      	movs	r2, #255	; 0xff
 8000988:	401a      	ands	r2, r3
 800098a:	1dfb      	adds	r3, r7, #7
 800098c:	781b      	ldrb	r3, [r3, #0]
 800098e:	0018      	movs	r0, r3
 8000990:	2303      	movs	r3, #3
 8000992:	4003      	ands	r3, r0
 8000994:	00db      	lsls	r3, r3, #3
 8000996:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000998:	4809      	ldr	r0, [pc, #36]	; (80009c0 <__NVIC_SetPriority+0xd8>)
 800099a:	1dfb      	adds	r3, r7, #7
 800099c:	781b      	ldrb	r3, [r3, #0]
 800099e:	001c      	movs	r4, r3
 80009a0:	230f      	movs	r3, #15
 80009a2:	4023      	ands	r3, r4
 80009a4:	3b08      	subs	r3, #8
 80009a6:	089b      	lsrs	r3, r3, #2
 80009a8:	430a      	orrs	r2, r1
 80009aa:	3306      	adds	r3, #6
 80009ac:	009b      	lsls	r3, r3, #2
 80009ae:	18c3      	adds	r3, r0, r3
 80009b0:	3304      	adds	r3, #4
 80009b2:	601a      	str	r2, [r3, #0]
}
 80009b4:	46c0      	nop			; (mov r8, r8)
 80009b6:	46bd      	mov	sp, r7
 80009b8:	b003      	add	sp, #12
 80009ba:	bd90      	pop	{r4, r7, pc}
 80009bc:	e000e100 	.word	0xe000e100
 80009c0:	e000ed00 	.word	0xe000ed00

080009c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b082      	sub	sp, #8
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	1e5a      	subs	r2, r3, #1
 80009d0:	2380      	movs	r3, #128	; 0x80
 80009d2:	045b      	lsls	r3, r3, #17
 80009d4:	429a      	cmp	r2, r3
 80009d6:	d301      	bcc.n	80009dc <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009d8:	2301      	movs	r3, #1
 80009da:	e010      	b.n	80009fe <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009dc:	4b0a      	ldr	r3, [pc, #40]	; (8000a08 <SysTick_Config+0x44>)
 80009de:	687a      	ldr	r2, [r7, #4]
 80009e0:	3a01      	subs	r2, #1
 80009e2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009e4:	2301      	movs	r3, #1
 80009e6:	425b      	negs	r3, r3
 80009e8:	2103      	movs	r1, #3
 80009ea:	0018      	movs	r0, r3
 80009ec:	f7ff ff7c 	bl	80008e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009f0:	4b05      	ldr	r3, [pc, #20]	; (8000a08 <SysTick_Config+0x44>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009f6:	4b04      	ldr	r3, [pc, #16]	; (8000a08 <SysTick_Config+0x44>)
 80009f8:	2207      	movs	r2, #7
 80009fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009fc:	2300      	movs	r3, #0
}
 80009fe:	0018      	movs	r0, r3
 8000a00:	46bd      	mov	sp, r7
 8000a02:	b002      	add	sp, #8
 8000a04:	bd80      	pop	{r7, pc}
 8000a06:	46c0      	nop			; (mov r8, r8)
 8000a08:	e000e010 	.word	0xe000e010

08000a0c <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b084      	sub	sp, #16
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	60b9      	str	r1, [r7, #8]
 8000a14:	607a      	str	r2, [r7, #4]
 8000a16:	210f      	movs	r1, #15
 8000a18:	187b      	adds	r3, r7, r1
 8000a1a:	1c02      	adds	r2, r0, #0
 8000a1c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000a1e:	68ba      	ldr	r2, [r7, #8]
 8000a20:	187b      	adds	r3, r7, r1
 8000a22:	781b      	ldrb	r3, [r3, #0]
 8000a24:	b25b      	sxtb	r3, r3
 8000a26:	0011      	movs	r1, r2
 8000a28:	0018      	movs	r0, r3
 8000a2a:	f7ff ff5d 	bl	80008e8 <__NVIC_SetPriority>
}
 8000a2e:	46c0      	nop			; (mov r8, r8)
 8000a30:	46bd      	mov	sp, r7
 8000a32:	b004      	add	sp, #16
 8000a34:	bd80      	pop	{r7, pc}

08000a36 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a36:	b580      	push	{r7, lr}
 8000a38:	b082      	sub	sp, #8
 8000a3a:	af00      	add	r7, sp, #0
 8000a3c:	0002      	movs	r2, r0
 8000a3e:	1dfb      	adds	r3, r7, #7
 8000a40:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a42:	1dfb      	adds	r3, r7, #7
 8000a44:	781b      	ldrb	r3, [r3, #0]
 8000a46:	b25b      	sxtb	r3, r3
 8000a48:	0018      	movs	r0, r3
 8000a4a:	f7ff ff33 	bl	80008b4 <__NVIC_EnableIRQ>
}
 8000a4e:	46c0      	nop			; (mov r8, r8)
 8000a50:	46bd      	mov	sp, r7
 8000a52:	b002      	add	sp, #8
 8000a54:	bd80      	pop	{r7, pc}

08000a56 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a56:	b580      	push	{r7, lr}
 8000a58:	b082      	sub	sp, #8
 8000a5a:	af00      	add	r7, sp, #0
 8000a5c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	0018      	movs	r0, r3
 8000a62:	f7ff ffaf 	bl	80009c4 <SysTick_Config>
 8000a66:	0003      	movs	r3, r0
}
 8000a68:	0018      	movs	r0, r3
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	b002      	add	sp, #8
 8000a6e:	bd80      	pop	{r7, pc}

08000a70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b086      	sub	sp, #24
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
 8000a78:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000a82:	2300      	movs	r3, #0
 8000a84:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000a86:	e14f      	b.n	8000d28 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000a88:	683b      	ldr	r3, [r7, #0]
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	2101      	movs	r1, #1
 8000a8e:	697a      	ldr	r2, [r7, #20]
 8000a90:	4091      	lsls	r1, r2
 8000a92:	000a      	movs	r2, r1
 8000a94:	4013      	ands	r3, r2
 8000a96:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000a98:	68fb      	ldr	r3, [r7, #12]
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d100      	bne.n	8000aa0 <HAL_GPIO_Init+0x30>
 8000a9e:	e140      	b.n	8000d22 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000aa0:	683b      	ldr	r3, [r7, #0]
 8000aa2:	685b      	ldr	r3, [r3, #4]
 8000aa4:	2203      	movs	r2, #3
 8000aa6:	4013      	ands	r3, r2
 8000aa8:	2b01      	cmp	r3, #1
 8000aaa:	d005      	beq.n	8000ab8 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000aac:	683b      	ldr	r3, [r7, #0]
 8000aae:	685b      	ldr	r3, [r3, #4]
 8000ab0:	2203      	movs	r2, #3
 8000ab2:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000ab4:	2b02      	cmp	r3, #2
 8000ab6:	d130      	bne.n	8000b1a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	689b      	ldr	r3, [r3, #8]
 8000abc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8000abe:	697b      	ldr	r3, [r7, #20]
 8000ac0:	005b      	lsls	r3, r3, #1
 8000ac2:	2203      	movs	r2, #3
 8000ac4:	409a      	lsls	r2, r3
 8000ac6:	0013      	movs	r3, r2
 8000ac8:	43da      	mvns	r2, r3
 8000aca:	693b      	ldr	r3, [r7, #16]
 8000acc:	4013      	ands	r3, r2
 8000ace:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000ad0:	683b      	ldr	r3, [r7, #0]
 8000ad2:	68da      	ldr	r2, [r3, #12]
 8000ad4:	697b      	ldr	r3, [r7, #20]
 8000ad6:	005b      	lsls	r3, r3, #1
 8000ad8:	409a      	lsls	r2, r3
 8000ada:	0013      	movs	r3, r2
 8000adc:	693a      	ldr	r2, [r7, #16]
 8000ade:	4313      	orrs	r3, r2
 8000ae0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	693a      	ldr	r2, [r7, #16]
 8000ae6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	685b      	ldr	r3, [r3, #4]
 8000aec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000aee:	2201      	movs	r2, #1
 8000af0:	697b      	ldr	r3, [r7, #20]
 8000af2:	409a      	lsls	r2, r3
 8000af4:	0013      	movs	r3, r2
 8000af6:	43da      	mvns	r2, r3
 8000af8:	693b      	ldr	r3, [r7, #16]
 8000afa:	4013      	ands	r3, r2
 8000afc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000afe:	683b      	ldr	r3, [r7, #0]
 8000b00:	685b      	ldr	r3, [r3, #4]
 8000b02:	091b      	lsrs	r3, r3, #4
 8000b04:	2201      	movs	r2, #1
 8000b06:	401a      	ands	r2, r3
 8000b08:	697b      	ldr	r3, [r7, #20]
 8000b0a:	409a      	lsls	r2, r3
 8000b0c:	0013      	movs	r3, r2
 8000b0e:	693a      	ldr	r2, [r7, #16]
 8000b10:	4313      	orrs	r3, r2
 8000b12:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	693a      	ldr	r2, [r7, #16]
 8000b18:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000b1a:	683b      	ldr	r3, [r7, #0]
 8000b1c:	685b      	ldr	r3, [r3, #4]
 8000b1e:	2203      	movs	r2, #3
 8000b20:	4013      	ands	r3, r2
 8000b22:	2b03      	cmp	r3, #3
 8000b24:	d017      	beq.n	8000b56 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	68db      	ldr	r3, [r3, #12]
 8000b2a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000b2c:	697b      	ldr	r3, [r7, #20]
 8000b2e:	005b      	lsls	r3, r3, #1
 8000b30:	2203      	movs	r2, #3
 8000b32:	409a      	lsls	r2, r3
 8000b34:	0013      	movs	r3, r2
 8000b36:	43da      	mvns	r2, r3
 8000b38:	693b      	ldr	r3, [r7, #16]
 8000b3a:	4013      	ands	r3, r2
 8000b3c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000b3e:	683b      	ldr	r3, [r7, #0]
 8000b40:	689a      	ldr	r2, [r3, #8]
 8000b42:	697b      	ldr	r3, [r7, #20]
 8000b44:	005b      	lsls	r3, r3, #1
 8000b46:	409a      	lsls	r2, r3
 8000b48:	0013      	movs	r3, r2
 8000b4a:	693a      	ldr	r2, [r7, #16]
 8000b4c:	4313      	orrs	r3, r2
 8000b4e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	693a      	ldr	r2, [r7, #16]
 8000b54:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000b56:	683b      	ldr	r3, [r7, #0]
 8000b58:	685b      	ldr	r3, [r3, #4]
 8000b5a:	2203      	movs	r2, #3
 8000b5c:	4013      	ands	r3, r2
 8000b5e:	2b02      	cmp	r3, #2
 8000b60:	d123      	bne.n	8000baa <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000b62:	697b      	ldr	r3, [r7, #20]
 8000b64:	08da      	lsrs	r2, r3, #3
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	3208      	adds	r2, #8
 8000b6a:	0092      	lsls	r2, r2, #2
 8000b6c:	58d3      	ldr	r3, [r2, r3]
 8000b6e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8000b70:	697b      	ldr	r3, [r7, #20]
 8000b72:	2207      	movs	r2, #7
 8000b74:	4013      	ands	r3, r2
 8000b76:	009b      	lsls	r3, r3, #2
 8000b78:	220f      	movs	r2, #15
 8000b7a:	409a      	lsls	r2, r3
 8000b7c:	0013      	movs	r3, r2
 8000b7e:	43da      	mvns	r2, r3
 8000b80:	693b      	ldr	r3, [r7, #16]
 8000b82:	4013      	ands	r3, r2
 8000b84:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8000b86:	683b      	ldr	r3, [r7, #0]
 8000b88:	691a      	ldr	r2, [r3, #16]
 8000b8a:	697b      	ldr	r3, [r7, #20]
 8000b8c:	2107      	movs	r1, #7
 8000b8e:	400b      	ands	r3, r1
 8000b90:	009b      	lsls	r3, r3, #2
 8000b92:	409a      	lsls	r2, r3
 8000b94:	0013      	movs	r3, r2
 8000b96:	693a      	ldr	r2, [r7, #16]
 8000b98:	4313      	orrs	r3, r2
 8000b9a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000b9c:	697b      	ldr	r3, [r7, #20]
 8000b9e:	08da      	lsrs	r2, r3, #3
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	3208      	adds	r2, #8
 8000ba4:	0092      	lsls	r2, r2, #2
 8000ba6:	6939      	ldr	r1, [r7, #16]
 8000ba8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000bb0:	697b      	ldr	r3, [r7, #20]
 8000bb2:	005b      	lsls	r3, r3, #1
 8000bb4:	2203      	movs	r2, #3
 8000bb6:	409a      	lsls	r2, r3
 8000bb8:	0013      	movs	r3, r2
 8000bba:	43da      	mvns	r2, r3
 8000bbc:	693b      	ldr	r3, [r7, #16]
 8000bbe:	4013      	ands	r3, r2
 8000bc0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000bc2:	683b      	ldr	r3, [r7, #0]
 8000bc4:	685b      	ldr	r3, [r3, #4]
 8000bc6:	2203      	movs	r2, #3
 8000bc8:	401a      	ands	r2, r3
 8000bca:	697b      	ldr	r3, [r7, #20]
 8000bcc:	005b      	lsls	r3, r3, #1
 8000bce:	409a      	lsls	r2, r3
 8000bd0:	0013      	movs	r3, r2
 8000bd2:	693a      	ldr	r2, [r7, #16]
 8000bd4:	4313      	orrs	r3, r2
 8000bd6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	693a      	ldr	r2, [r7, #16]
 8000bdc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000bde:	683b      	ldr	r3, [r7, #0]
 8000be0:	685a      	ldr	r2, [r3, #4]
 8000be2:	23c0      	movs	r3, #192	; 0xc0
 8000be4:	029b      	lsls	r3, r3, #10
 8000be6:	4013      	ands	r3, r2
 8000be8:	d100      	bne.n	8000bec <HAL_GPIO_Init+0x17c>
 8000bea:	e09a      	b.n	8000d22 <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bec:	4b54      	ldr	r3, [pc, #336]	; (8000d40 <HAL_GPIO_Init+0x2d0>)
 8000bee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000bf0:	4b53      	ldr	r3, [pc, #332]	; (8000d40 <HAL_GPIO_Init+0x2d0>)
 8000bf2:	2101      	movs	r1, #1
 8000bf4:	430a      	orrs	r2, r1
 8000bf6:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8000bf8:	4a52      	ldr	r2, [pc, #328]	; (8000d44 <HAL_GPIO_Init+0x2d4>)
 8000bfa:	697b      	ldr	r3, [r7, #20]
 8000bfc:	089b      	lsrs	r3, r3, #2
 8000bfe:	3302      	adds	r3, #2
 8000c00:	009b      	lsls	r3, r3, #2
 8000c02:	589b      	ldr	r3, [r3, r2]
 8000c04:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8000c06:	697b      	ldr	r3, [r7, #20]
 8000c08:	2203      	movs	r2, #3
 8000c0a:	4013      	ands	r3, r2
 8000c0c:	009b      	lsls	r3, r3, #2
 8000c0e:	220f      	movs	r2, #15
 8000c10:	409a      	lsls	r2, r3
 8000c12:	0013      	movs	r3, r2
 8000c14:	43da      	mvns	r2, r3
 8000c16:	693b      	ldr	r3, [r7, #16]
 8000c18:	4013      	ands	r3, r2
 8000c1a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000c1c:	687a      	ldr	r2, [r7, #4]
 8000c1e:	23a0      	movs	r3, #160	; 0xa0
 8000c20:	05db      	lsls	r3, r3, #23
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d019      	beq.n	8000c5a <HAL_GPIO_Init+0x1ea>
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	4a47      	ldr	r2, [pc, #284]	; (8000d48 <HAL_GPIO_Init+0x2d8>)
 8000c2a:	4293      	cmp	r3, r2
 8000c2c:	d013      	beq.n	8000c56 <HAL_GPIO_Init+0x1e6>
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	4a46      	ldr	r2, [pc, #280]	; (8000d4c <HAL_GPIO_Init+0x2dc>)
 8000c32:	4293      	cmp	r3, r2
 8000c34:	d00d      	beq.n	8000c52 <HAL_GPIO_Init+0x1e2>
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	4a45      	ldr	r2, [pc, #276]	; (8000d50 <HAL_GPIO_Init+0x2e0>)
 8000c3a:	4293      	cmp	r3, r2
 8000c3c:	d007      	beq.n	8000c4e <HAL_GPIO_Init+0x1de>
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	4a44      	ldr	r2, [pc, #272]	; (8000d54 <HAL_GPIO_Init+0x2e4>)
 8000c42:	4293      	cmp	r3, r2
 8000c44:	d101      	bne.n	8000c4a <HAL_GPIO_Init+0x1da>
 8000c46:	2305      	movs	r3, #5
 8000c48:	e008      	b.n	8000c5c <HAL_GPIO_Init+0x1ec>
 8000c4a:	2306      	movs	r3, #6
 8000c4c:	e006      	b.n	8000c5c <HAL_GPIO_Init+0x1ec>
 8000c4e:	2303      	movs	r3, #3
 8000c50:	e004      	b.n	8000c5c <HAL_GPIO_Init+0x1ec>
 8000c52:	2302      	movs	r3, #2
 8000c54:	e002      	b.n	8000c5c <HAL_GPIO_Init+0x1ec>
 8000c56:	2301      	movs	r3, #1
 8000c58:	e000      	b.n	8000c5c <HAL_GPIO_Init+0x1ec>
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	697a      	ldr	r2, [r7, #20]
 8000c5e:	2103      	movs	r1, #3
 8000c60:	400a      	ands	r2, r1
 8000c62:	0092      	lsls	r2, r2, #2
 8000c64:	4093      	lsls	r3, r2
 8000c66:	693a      	ldr	r2, [r7, #16]
 8000c68:	4313      	orrs	r3, r2
 8000c6a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000c6c:	4935      	ldr	r1, [pc, #212]	; (8000d44 <HAL_GPIO_Init+0x2d4>)
 8000c6e:	697b      	ldr	r3, [r7, #20]
 8000c70:	089b      	lsrs	r3, r3, #2
 8000c72:	3302      	adds	r3, #2
 8000c74:	009b      	lsls	r3, r3, #2
 8000c76:	693a      	ldr	r2, [r7, #16]
 8000c78:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000c7a:	4b37      	ldr	r3, [pc, #220]	; (8000d58 <HAL_GPIO_Init+0x2e8>)
 8000c7c:	689b      	ldr	r3, [r3, #8]
 8000c7e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000c80:	68fb      	ldr	r3, [r7, #12]
 8000c82:	43da      	mvns	r2, r3
 8000c84:	693b      	ldr	r3, [r7, #16]
 8000c86:	4013      	ands	r3, r2
 8000c88:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000c8a:	683b      	ldr	r3, [r7, #0]
 8000c8c:	685a      	ldr	r2, [r3, #4]
 8000c8e:	2380      	movs	r3, #128	; 0x80
 8000c90:	035b      	lsls	r3, r3, #13
 8000c92:	4013      	ands	r3, r2
 8000c94:	d003      	beq.n	8000c9e <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 8000c96:	693a      	ldr	r2, [r7, #16]
 8000c98:	68fb      	ldr	r3, [r7, #12]
 8000c9a:	4313      	orrs	r3, r2
 8000c9c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000c9e:	4b2e      	ldr	r3, [pc, #184]	; (8000d58 <HAL_GPIO_Init+0x2e8>)
 8000ca0:	693a      	ldr	r2, [r7, #16]
 8000ca2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000ca4:	4b2c      	ldr	r3, [pc, #176]	; (8000d58 <HAL_GPIO_Init+0x2e8>)
 8000ca6:	68db      	ldr	r3, [r3, #12]
 8000ca8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000caa:	68fb      	ldr	r3, [r7, #12]
 8000cac:	43da      	mvns	r2, r3
 8000cae:	693b      	ldr	r3, [r7, #16]
 8000cb0:	4013      	ands	r3, r2
 8000cb2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000cb4:	683b      	ldr	r3, [r7, #0]
 8000cb6:	685a      	ldr	r2, [r3, #4]
 8000cb8:	2380      	movs	r3, #128	; 0x80
 8000cba:	039b      	lsls	r3, r3, #14
 8000cbc:	4013      	ands	r3, r2
 8000cbe:	d003      	beq.n	8000cc8 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 8000cc0:	693a      	ldr	r2, [r7, #16]
 8000cc2:	68fb      	ldr	r3, [r7, #12]
 8000cc4:	4313      	orrs	r3, r2
 8000cc6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000cc8:	4b23      	ldr	r3, [pc, #140]	; (8000d58 <HAL_GPIO_Init+0x2e8>)
 8000cca:	693a      	ldr	r2, [r7, #16]
 8000ccc:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8000cce:	4b22      	ldr	r3, [pc, #136]	; (8000d58 <HAL_GPIO_Init+0x2e8>)
 8000cd0:	685b      	ldr	r3, [r3, #4]
 8000cd2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000cd4:	68fb      	ldr	r3, [r7, #12]
 8000cd6:	43da      	mvns	r2, r3
 8000cd8:	693b      	ldr	r3, [r7, #16]
 8000cda:	4013      	ands	r3, r2
 8000cdc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000cde:	683b      	ldr	r3, [r7, #0]
 8000ce0:	685a      	ldr	r2, [r3, #4]
 8000ce2:	2380      	movs	r3, #128	; 0x80
 8000ce4:	029b      	lsls	r3, r3, #10
 8000ce6:	4013      	ands	r3, r2
 8000ce8:	d003      	beq.n	8000cf2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8000cea:	693a      	ldr	r2, [r7, #16]
 8000cec:	68fb      	ldr	r3, [r7, #12]
 8000cee:	4313      	orrs	r3, r2
 8000cf0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000cf2:	4b19      	ldr	r3, [pc, #100]	; (8000d58 <HAL_GPIO_Init+0x2e8>)
 8000cf4:	693a      	ldr	r2, [r7, #16]
 8000cf6:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000cf8:	4b17      	ldr	r3, [pc, #92]	; (8000d58 <HAL_GPIO_Init+0x2e8>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000cfe:	68fb      	ldr	r3, [r7, #12]
 8000d00:	43da      	mvns	r2, r3
 8000d02:	693b      	ldr	r3, [r7, #16]
 8000d04:	4013      	ands	r3, r2
 8000d06:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000d08:	683b      	ldr	r3, [r7, #0]
 8000d0a:	685a      	ldr	r2, [r3, #4]
 8000d0c:	2380      	movs	r3, #128	; 0x80
 8000d0e:	025b      	lsls	r3, r3, #9
 8000d10:	4013      	ands	r3, r2
 8000d12:	d003      	beq.n	8000d1c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8000d14:	693a      	ldr	r2, [r7, #16]
 8000d16:	68fb      	ldr	r3, [r7, #12]
 8000d18:	4313      	orrs	r3, r2
 8000d1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000d1c:	4b0e      	ldr	r3, [pc, #56]	; (8000d58 <HAL_GPIO_Init+0x2e8>)
 8000d1e:	693a      	ldr	r2, [r7, #16]
 8000d20:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8000d22:	697b      	ldr	r3, [r7, #20]
 8000d24:	3301      	adds	r3, #1
 8000d26:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8000d28:	683b      	ldr	r3, [r7, #0]
 8000d2a:	681a      	ldr	r2, [r3, #0]
 8000d2c:	697b      	ldr	r3, [r7, #20]
 8000d2e:	40da      	lsrs	r2, r3
 8000d30:	1e13      	subs	r3, r2, #0
 8000d32:	d000      	beq.n	8000d36 <HAL_GPIO_Init+0x2c6>
 8000d34:	e6a8      	b.n	8000a88 <HAL_GPIO_Init+0x18>
  }
}
 8000d36:	46c0      	nop			; (mov r8, r8)
 8000d38:	46c0      	nop			; (mov r8, r8)
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	b006      	add	sp, #24
 8000d3e:	bd80      	pop	{r7, pc}
 8000d40:	40021000 	.word	0x40021000
 8000d44:	40010000 	.word	0x40010000
 8000d48:	50000400 	.word	0x50000400
 8000d4c:	50000800 	.word	0x50000800
 8000d50:	50000c00 	.word	0x50000c00
 8000d54:	50001c00 	.word	0x50001c00
 8000d58:	40010400 	.word	0x40010400

08000d5c <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b082      	sub	sp, #8
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
 8000d64:	0008      	movs	r0, r1
 8000d66:	0011      	movs	r1, r2
 8000d68:	1cbb      	adds	r3, r7, #2
 8000d6a:	1c02      	adds	r2, r0, #0
 8000d6c:	801a      	strh	r2, [r3, #0]
 8000d6e:	1c7b      	adds	r3, r7, #1
 8000d70:	1c0a      	adds	r2, r1, #0
 8000d72:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000d74:	1c7b      	adds	r3, r7, #1
 8000d76:	781b      	ldrb	r3, [r3, #0]
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d004      	beq.n	8000d86 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000d7c:	1cbb      	adds	r3, r7, #2
 8000d7e:	881a      	ldrh	r2, [r3, #0]
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8000d84:	e003      	b.n	8000d8e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8000d86:	1cbb      	adds	r3, r7, #2
 8000d88:	881a      	ldrh	r2, [r3, #0]
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000d8e:	46c0      	nop			; (mov r8, r8)
 8000d90:	46bd      	mov	sp, r7
 8000d92:	b002      	add	sp, #8
 8000d94:	bd80      	pop	{r7, pc}
	...

08000d98 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d98:	b5b0      	push	{r4, r5, r7, lr}
 8000d9a:	b08a      	sub	sp, #40	; 0x28
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d102      	bne.n	8000dac <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000da6:	2301      	movs	r3, #1
 8000da8:	f000 fbaf 	bl	800150a <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000dac:	4bcf      	ldr	r3, [pc, #828]	; (80010ec <HAL_RCC_OscConfig+0x354>)
 8000dae:	68db      	ldr	r3, [r3, #12]
 8000db0:	220c      	movs	r2, #12
 8000db2:	4013      	ands	r3, r2
 8000db4:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000db6:	4bcd      	ldr	r3, [pc, #820]	; (80010ec <HAL_RCC_OscConfig+0x354>)
 8000db8:	68da      	ldr	r2, [r3, #12]
 8000dba:	2380      	movs	r3, #128	; 0x80
 8000dbc:	025b      	lsls	r3, r3, #9
 8000dbe:	4013      	ands	r3, r2
 8000dc0:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	2201      	movs	r2, #1
 8000dc8:	4013      	ands	r3, r2
 8000dca:	d100      	bne.n	8000dce <HAL_RCC_OscConfig+0x36>
 8000dcc:	e07e      	b.n	8000ecc <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000dce:	6a3b      	ldr	r3, [r7, #32]
 8000dd0:	2b08      	cmp	r3, #8
 8000dd2:	d007      	beq.n	8000de4 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000dd4:	6a3b      	ldr	r3, [r7, #32]
 8000dd6:	2b0c      	cmp	r3, #12
 8000dd8:	d112      	bne.n	8000e00 <HAL_RCC_OscConfig+0x68>
 8000dda:	69fa      	ldr	r2, [r7, #28]
 8000ddc:	2380      	movs	r3, #128	; 0x80
 8000dde:	025b      	lsls	r3, r3, #9
 8000de0:	429a      	cmp	r2, r3
 8000de2:	d10d      	bne.n	8000e00 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000de4:	4bc1      	ldr	r3, [pc, #772]	; (80010ec <HAL_RCC_OscConfig+0x354>)
 8000de6:	681a      	ldr	r2, [r3, #0]
 8000de8:	2380      	movs	r3, #128	; 0x80
 8000dea:	029b      	lsls	r3, r3, #10
 8000dec:	4013      	ands	r3, r2
 8000dee:	d100      	bne.n	8000df2 <HAL_RCC_OscConfig+0x5a>
 8000df0:	e06b      	b.n	8000eca <HAL_RCC_OscConfig+0x132>
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	685b      	ldr	r3, [r3, #4]
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d167      	bne.n	8000eca <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8000dfa:	2301      	movs	r3, #1
 8000dfc:	f000 fb85 	bl	800150a <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	685a      	ldr	r2, [r3, #4]
 8000e04:	2380      	movs	r3, #128	; 0x80
 8000e06:	025b      	lsls	r3, r3, #9
 8000e08:	429a      	cmp	r2, r3
 8000e0a:	d107      	bne.n	8000e1c <HAL_RCC_OscConfig+0x84>
 8000e0c:	4bb7      	ldr	r3, [pc, #732]	; (80010ec <HAL_RCC_OscConfig+0x354>)
 8000e0e:	681a      	ldr	r2, [r3, #0]
 8000e10:	4bb6      	ldr	r3, [pc, #728]	; (80010ec <HAL_RCC_OscConfig+0x354>)
 8000e12:	2180      	movs	r1, #128	; 0x80
 8000e14:	0249      	lsls	r1, r1, #9
 8000e16:	430a      	orrs	r2, r1
 8000e18:	601a      	str	r2, [r3, #0]
 8000e1a:	e027      	b.n	8000e6c <HAL_RCC_OscConfig+0xd4>
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	685a      	ldr	r2, [r3, #4]
 8000e20:	23a0      	movs	r3, #160	; 0xa0
 8000e22:	02db      	lsls	r3, r3, #11
 8000e24:	429a      	cmp	r2, r3
 8000e26:	d10e      	bne.n	8000e46 <HAL_RCC_OscConfig+0xae>
 8000e28:	4bb0      	ldr	r3, [pc, #704]	; (80010ec <HAL_RCC_OscConfig+0x354>)
 8000e2a:	681a      	ldr	r2, [r3, #0]
 8000e2c:	4baf      	ldr	r3, [pc, #700]	; (80010ec <HAL_RCC_OscConfig+0x354>)
 8000e2e:	2180      	movs	r1, #128	; 0x80
 8000e30:	02c9      	lsls	r1, r1, #11
 8000e32:	430a      	orrs	r2, r1
 8000e34:	601a      	str	r2, [r3, #0]
 8000e36:	4bad      	ldr	r3, [pc, #692]	; (80010ec <HAL_RCC_OscConfig+0x354>)
 8000e38:	681a      	ldr	r2, [r3, #0]
 8000e3a:	4bac      	ldr	r3, [pc, #688]	; (80010ec <HAL_RCC_OscConfig+0x354>)
 8000e3c:	2180      	movs	r1, #128	; 0x80
 8000e3e:	0249      	lsls	r1, r1, #9
 8000e40:	430a      	orrs	r2, r1
 8000e42:	601a      	str	r2, [r3, #0]
 8000e44:	e012      	b.n	8000e6c <HAL_RCC_OscConfig+0xd4>
 8000e46:	4ba9      	ldr	r3, [pc, #676]	; (80010ec <HAL_RCC_OscConfig+0x354>)
 8000e48:	681a      	ldr	r2, [r3, #0]
 8000e4a:	4ba8      	ldr	r3, [pc, #672]	; (80010ec <HAL_RCC_OscConfig+0x354>)
 8000e4c:	49a8      	ldr	r1, [pc, #672]	; (80010f0 <HAL_RCC_OscConfig+0x358>)
 8000e4e:	400a      	ands	r2, r1
 8000e50:	601a      	str	r2, [r3, #0]
 8000e52:	4ba6      	ldr	r3, [pc, #664]	; (80010ec <HAL_RCC_OscConfig+0x354>)
 8000e54:	681a      	ldr	r2, [r3, #0]
 8000e56:	2380      	movs	r3, #128	; 0x80
 8000e58:	025b      	lsls	r3, r3, #9
 8000e5a:	4013      	ands	r3, r2
 8000e5c:	60fb      	str	r3, [r7, #12]
 8000e5e:	68fb      	ldr	r3, [r7, #12]
 8000e60:	4ba2      	ldr	r3, [pc, #648]	; (80010ec <HAL_RCC_OscConfig+0x354>)
 8000e62:	681a      	ldr	r2, [r3, #0]
 8000e64:	4ba1      	ldr	r3, [pc, #644]	; (80010ec <HAL_RCC_OscConfig+0x354>)
 8000e66:	49a3      	ldr	r1, [pc, #652]	; (80010f4 <HAL_RCC_OscConfig+0x35c>)
 8000e68:	400a      	ands	r2, r1
 8000e6a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	685b      	ldr	r3, [r3, #4]
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d015      	beq.n	8000ea0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e74:	f7ff fd14 	bl	80008a0 <HAL_GetTick>
 8000e78:	0003      	movs	r3, r0
 8000e7a:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000e7c:	e009      	b.n	8000e92 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e7e:	f7ff fd0f 	bl	80008a0 <HAL_GetTick>
 8000e82:	0002      	movs	r2, r0
 8000e84:	69bb      	ldr	r3, [r7, #24]
 8000e86:	1ad3      	subs	r3, r2, r3
 8000e88:	2b64      	cmp	r3, #100	; 0x64
 8000e8a:	d902      	bls.n	8000e92 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000e8c:	2303      	movs	r3, #3
 8000e8e:	f000 fb3c 	bl	800150a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000e92:	4b96      	ldr	r3, [pc, #600]	; (80010ec <HAL_RCC_OscConfig+0x354>)
 8000e94:	681a      	ldr	r2, [r3, #0]
 8000e96:	2380      	movs	r3, #128	; 0x80
 8000e98:	029b      	lsls	r3, r3, #10
 8000e9a:	4013      	ands	r3, r2
 8000e9c:	d0ef      	beq.n	8000e7e <HAL_RCC_OscConfig+0xe6>
 8000e9e:	e015      	b.n	8000ecc <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ea0:	f7ff fcfe 	bl	80008a0 <HAL_GetTick>
 8000ea4:	0003      	movs	r3, r0
 8000ea6:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000ea8:	e008      	b.n	8000ebc <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000eaa:	f7ff fcf9 	bl	80008a0 <HAL_GetTick>
 8000eae:	0002      	movs	r2, r0
 8000eb0:	69bb      	ldr	r3, [r7, #24]
 8000eb2:	1ad3      	subs	r3, r2, r3
 8000eb4:	2b64      	cmp	r3, #100	; 0x64
 8000eb6:	d901      	bls.n	8000ebc <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8000eb8:	2303      	movs	r3, #3
 8000eba:	e326      	b.n	800150a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000ebc:	4b8b      	ldr	r3, [pc, #556]	; (80010ec <HAL_RCC_OscConfig+0x354>)
 8000ebe:	681a      	ldr	r2, [r3, #0]
 8000ec0:	2380      	movs	r3, #128	; 0x80
 8000ec2:	029b      	lsls	r3, r3, #10
 8000ec4:	4013      	ands	r3, r2
 8000ec6:	d1f0      	bne.n	8000eaa <HAL_RCC_OscConfig+0x112>
 8000ec8:	e000      	b.n	8000ecc <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000eca:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	2202      	movs	r2, #2
 8000ed2:	4013      	ands	r3, r2
 8000ed4:	d100      	bne.n	8000ed8 <HAL_RCC_OscConfig+0x140>
 8000ed6:	e08b      	b.n	8000ff0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	68db      	ldr	r3, [r3, #12]
 8000edc:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000ede:	6a3b      	ldr	r3, [r7, #32]
 8000ee0:	2b04      	cmp	r3, #4
 8000ee2:	d005      	beq.n	8000ef0 <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000ee4:	6a3b      	ldr	r3, [r7, #32]
 8000ee6:	2b0c      	cmp	r3, #12
 8000ee8:	d13e      	bne.n	8000f68 <HAL_RCC_OscConfig+0x1d0>
 8000eea:	69fb      	ldr	r3, [r7, #28]
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d13b      	bne.n	8000f68 <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8000ef0:	4b7e      	ldr	r3, [pc, #504]	; (80010ec <HAL_RCC_OscConfig+0x354>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	2204      	movs	r2, #4
 8000ef6:	4013      	ands	r3, r2
 8000ef8:	d004      	beq.n	8000f04 <HAL_RCC_OscConfig+0x16c>
 8000efa:	697b      	ldr	r3, [r7, #20]
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d101      	bne.n	8000f04 <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 8000f00:	2301      	movs	r3, #1
 8000f02:	e302      	b.n	800150a <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f04:	4b79      	ldr	r3, [pc, #484]	; (80010ec <HAL_RCC_OscConfig+0x354>)
 8000f06:	685b      	ldr	r3, [r3, #4]
 8000f08:	4a7b      	ldr	r2, [pc, #492]	; (80010f8 <HAL_RCC_OscConfig+0x360>)
 8000f0a:	4013      	ands	r3, r2
 8000f0c:	0019      	movs	r1, r3
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	691b      	ldr	r3, [r3, #16]
 8000f12:	021a      	lsls	r2, r3, #8
 8000f14:	4b75      	ldr	r3, [pc, #468]	; (80010ec <HAL_RCC_OscConfig+0x354>)
 8000f16:	430a      	orrs	r2, r1
 8000f18:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8000f1a:	4b74      	ldr	r3, [pc, #464]	; (80010ec <HAL_RCC_OscConfig+0x354>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	2209      	movs	r2, #9
 8000f20:	4393      	bics	r3, r2
 8000f22:	0019      	movs	r1, r3
 8000f24:	4b71      	ldr	r3, [pc, #452]	; (80010ec <HAL_RCC_OscConfig+0x354>)
 8000f26:	697a      	ldr	r2, [r7, #20]
 8000f28:	430a      	orrs	r2, r1
 8000f2a:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000f2c:	f000 fc40 	bl	80017b0 <HAL_RCC_GetSysClockFreq>
 8000f30:	0001      	movs	r1, r0
 8000f32:	4b6e      	ldr	r3, [pc, #440]	; (80010ec <HAL_RCC_OscConfig+0x354>)
 8000f34:	68db      	ldr	r3, [r3, #12]
 8000f36:	091b      	lsrs	r3, r3, #4
 8000f38:	220f      	movs	r2, #15
 8000f3a:	4013      	ands	r3, r2
 8000f3c:	4a6f      	ldr	r2, [pc, #444]	; (80010fc <HAL_RCC_OscConfig+0x364>)
 8000f3e:	5cd3      	ldrb	r3, [r2, r3]
 8000f40:	000a      	movs	r2, r1
 8000f42:	40da      	lsrs	r2, r3
 8000f44:	4b6e      	ldr	r3, [pc, #440]	; (8001100 <HAL_RCC_OscConfig+0x368>)
 8000f46:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8000f48:	4b6e      	ldr	r3, [pc, #440]	; (8001104 <HAL_RCC_OscConfig+0x36c>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	2513      	movs	r5, #19
 8000f4e:	197c      	adds	r4, r7, r5
 8000f50:	0018      	movs	r0, r3
 8000f52:	f7ff fc5f 	bl	8000814 <HAL_InitTick>
 8000f56:	0003      	movs	r3, r0
 8000f58:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8000f5a:	197b      	adds	r3, r7, r5
 8000f5c:	781b      	ldrb	r3, [r3, #0]
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d046      	beq.n	8000ff0 <HAL_RCC_OscConfig+0x258>
      {
        return status;
 8000f62:	197b      	adds	r3, r7, r5
 8000f64:	781b      	ldrb	r3, [r3, #0]
 8000f66:	e2d0      	b.n	800150a <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8000f68:	697b      	ldr	r3, [r7, #20]
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d027      	beq.n	8000fbe <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8000f6e:	4b5f      	ldr	r3, [pc, #380]	; (80010ec <HAL_RCC_OscConfig+0x354>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	2209      	movs	r2, #9
 8000f74:	4393      	bics	r3, r2
 8000f76:	0019      	movs	r1, r3
 8000f78:	4b5c      	ldr	r3, [pc, #368]	; (80010ec <HAL_RCC_OscConfig+0x354>)
 8000f7a:	697a      	ldr	r2, [r7, #20]
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f80:	f7ff fc8e 	bl	80008a0 <HAL_GetTick>
 8000f84:	0003      	movs	r3, r0
 8000f86:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000f88:	e008      	b.n	8000f9c <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f8a:	f7ff fc89 	bl	80008a0 <HAL_GetTick>
 8000f8e:	0002      	movs	r2, r0
 8000f90:	69bb      	ldr	r3, [r7, #24]
 8000f92:	1ad3      	subs	r3, r2, r3
 8000f94:	2b02      	cmp	r3, #2
 8000f96:	d901      	bls.n	8000f9c <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 8000f98:	2303      	movs	r3, #3
 8000f9a:	e2b6      	b.n	800150a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000f9c:	4b53      	ldr	r3, [pc, #332]	; (80010ec <HAL_RCC_OscConfig+0x354>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	2204      	movs	r2, #4
 8000fa2:	4013      	ands	r3, r2
 8000fa4:	d0f1      	beq.n	8000f8a <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fa6:	4b51      	ldr	r3, [pc, #324]	; (80010ec <HAL_RCC_OscConfig+0x354>)
 8000fa8:	685b      	ldr	r3, [r3, #4]
 8000faa:	4a53      	ldr	r2, [pc, #332]	; (80010f8 <HAL_RCC_OscConfig+0x360>)
 8000fac:	4013      	ands	r3, r2
 8000fae:	0019      	movs	r1, r3
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	691b      	ldr	r3, [r3, #16]
 8000fb4:	021a      	lsls	r2, r3, #8
 8000fb6:	4b4d      	ldr	r3, [pc, #308]	; (80010ec <HAL_RCC_OscConfig+0x354>)
 8000fb8:	430a      	orrs	r2, r1
 8000fba:	605a      	str	r2, [r3, #4]
 8000fbc:	e018      	b.n	8000ff0 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000fbe:	4b4b      	ldr	r3, [pc, #300]	; (80010ec <HAL_RCC_OscConfig+0x354>)
 8000fc0:	681a      	ldr	r2, [r3, #0]
 8000fc2:	4b4a      	ldr	r3, [pc, #296]	; (80010ec <HAL_RCC_OscConfig+0x354>)
 8000fc4:	2101      	movs	r1, #1
 8000fc6:	438a      	bics	r2, r1
 8000fc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fca:	f7ff fc69 	bl	80008a0 <HAL_GetTick>
 8000fce:	0003      	movs	r3, r0
 8000fd0:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8000fd2:	e008      	b.n	8000fe6 <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000fd4:	f7ff fc64 	bl	80008a0 <HAL_GetTick>
 8000fd8:	0002      	movs	r2, r0
 8000fda:	69bb      	ldr	r3, [r7, #24]
 8000fdc:	1ad3      	subs	r3, r2, r3
 8000fde:	2b02      	cmp	r3, #2
 8000fe0:	d901      	bls.n	8000fe6 <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 8000fe2:	2303      	movs	r3, #3
 8000fe4:	e291      	b.n	800150a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8000fe6:	4b41      	ldr	r3, [pc, #260]	; (80010ec <HAL_RCC_OscConfig+0x354>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	2204      	movs	r2, #4
 8000fec:	4013      	ands	r3, r2
 8000fee:	d1f1      	bne.n	8000fd4 <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	2210      	movs	r2, #16
 8000ff6:	4013      	ands	r3, r2
 8000ff8:	d100      	bne.n	8000ffc <HAL_RCC_OscConfig+0x264>
 8000ffa:	e0a1      	b.n	8001140 <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000ffc:	6a3b      	ldr	r3, [r7, #32]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d140      	bne.n	8001084 <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001002:	4b3a      	ldr	r3, [pc, #232]	; (80010ec <HAL_RCC_OscConfig+0x354>)
 8001004:	681a      	ldr	r2, [r3, #0]
 8001006:	2380      	movs	r3, #128	; 0x80
 8001008:	009b      	lsls	r3, r3, #2
 800100a:	4013      	ands	r3, r2
 800100c:	d005      	beq.n	800101a <HAL_RCC_OscConfig+0x282>
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	69db      	ldr	r3, [r3, #28]
 8001012:	2b00      	cmp	r3, #0
 8001014:	d101      	bne.n	800101a <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 8001016:	2301      	movs	r3, #1
 8001018:	e277      	b.n	800150a <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800101a:	4b34      	ldr	r3, [pc, #208]	; (80010ec <HAL_RCC_OscConfig+0x354>)
 800101c:	685b      	ldr	r3, [r3, #4]
 800101e:	4a3a      	ldr	r2, [pc, #232]	; (8001108 <HAL_RCC_OscConfig+0x370>)
 8001020:	4013      	ands	r3, r2
 8001022:	0019      	movs	r1, r3
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001028:	4b30      	ldr	r3, [pc, #192]	; (80010ec <HAL_RCC_OscConfig+0x354>)
 800102a:	430a      	orrs	r2, r1
 800102c:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800102e:	4b2f      	ldr	r3, [pc, #188]	; (80010ec <HAL_RCC_OscConfig+0x354>)
 8001030:	685b      	ldr	r3, [r3, #4]
 8001032:	021b      	lsls	r3, r3, #8
 8001034:	0a19      	lsrs	r1, r3, #8
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	6a1b      	ldr	r3, [r3, #32]
 800103a:	061a      	lsls	r2, r3, #24
 800103c:	4b2b      	ldr	r3, [pc, #172]	; (80010ec <HAL_RCC_OscConfig+0x354>)
 800103e:	430a      	orrs	r2, r1
 8001040:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001046:	0b5b      	lsrs	r3, r3, #13
 8001048:	3301      	adds	r3, #1
 800104a:	2280      	movs	r2, #128	; 0x80
 800104c:	0212      	lsls	r2, r2, #8
 800104e:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001050:	4b26      	ldr	r3, [pc, #152]	; (80010ec <HAL_RCC_OscConfig+0x354>)
 8001052:	68db      	ldr	r3, [r3, #12]
 8001054:	091b      	lsrs	r3, r3, #4
 8001056:	210f      	movs	r1, #15
 8001058:	400b      	ands	r3, r1
 800105a:	4928      	ldr	r1, [pc, #160]	; (80010fc <HAL_RCC_OscConfig+0x364>)
 800105c:	5ccb      	ldrb	r3, [r1, r3]
 800105e:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001060:	4b27      	ldr	r3, [pc, #156]	; (8001100 <HAL_RCC_OscConfig+0x368>)
 8001062:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8001064:	4b27      	ldr	r3, [pc, #156]	; (8001104 <HAL_RCC_OscConfig+0x36c>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	2513      	movs	r5, #19
 800106a:	197c      	adds	r4, r7, r5
 800106c:	0018      	movs	r0, r3
 800106e:	f7ff fbd1 	bl	8000814 <HAL_InitTick>
 8001072:	0003      	movs	r3, r0
 8001074:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001076:	197b      	adds	r3, r7, r5
 8001078:	781b      	ldrb	r3, [r3, #0]
 800107a:	2b00      	cmp	r3, #0
 800107c:	d060      	beq.n	8001140 <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 800107e:	197b      	adds	r3, r7, r5
 8001080:	781b      	ldrb	r3, [r3, #0]
 8001082:	e242      	b.n	800150a <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	69db      	ldr	r3, [r3, #28]
 8001088:	2b00      	cmp	r3, #0
 800108a:	d03f      	beq.n	800110c <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800108c:	4b17      	ldr	r3, [pc, #92]	; (80010ec <HAL_RCC_OscConfig+0x354>)
 800108e:	681a      	ldr	r2, [r3, #0]
 8001090:	4b16      	ldr	r3, [pc, #88]	; (80010ec <HAL_RCC_OscConfig+0x354>)
 8001092:	2180      	movs	r1, #128	; 0x80
 8001094:	0049      	lsls	r1, r1, #1
 8001096:	430a      	orrs	r2, r1
 8001098:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800109a:	f7ff fc01 	bl	80008a0 <HAL_GetTick>
 800109e:	0003      	movs	r3, r0
 80010a0:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80010a2:	e008      	b.n	80010b6 <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80010a4:	f7ff fbfc 	bl	80008a0 <HAL_GetTick>
 80010a8:	0002      	movs	r2, r0
 80010aa:	69bb      	ldr	r3, [r7, #24]
 80010ac:	1ad3      	subs	r3, r2, r3
 80010ae:	2b02      	cmp	r3, #2
 80010b0:	d901      	bls.n	80010b6 <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 80010b2:	2303      	movs	r3, #3
 80010b4:	e229      	b.n	800150a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80010b6:	4b0d      	ldr	r3, [pc, #52]	; (80010ec <HAL_RCC_OscConfig+0x354>)
 80010b8:	681a      	ldr	r2, [r3, #0]
 80010ba:	2380      	movs	r3, #128	; 0x80
 80010bc:	009b      	lsls	r3, r3, #2
 80010be:	4013      	ands	r3, r2
 80010c0:	d0f0      	beq.n	80010a4 <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80010c2:	4b0a      	ldr	r3, [pc, #40]	; (80010ec <HAL_RCC_OscConfig+0x354>)
 80010c4:	685b      	ldr	r3, [r3, #4]
 80010c6:	4a10      	ldr	r2, [pc, #64]	; (8001108 <HAL_RCC_OscConfig+0x370>)
 80010c8:	4013      	ands	r3, r2
 80010ca:	0019      	movs	r1, r3
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80010d0:	4b06      	ldr	r3, [pc, #24]	; (80010ec <HAL_RCC_OscConfig+0x354>)
 80010d2:	430a      	orrs	r2, r1
 80010d4:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80010d6:	4b05      	ldr	r3, [pc, #20]	; (80010ec <HAL_RCC_OscConfig+0x354>)
 80010d8:	685b      	ldr	r3, [r3, #4]
 80010da:	021b      	lsls	r3, r3, #8
 80010dc:	0a19      	lsrs	r1, r3, #8
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	6a1b      	ldr	r3, [r3, #32]
 80010e2:	061a      	lsls	r2, r3, #24
 80010e4:	4b01      	ldr	r3, [pc, #4]	; (80010ec <HAL_RCC_OscConfig+0x354>)
 80010e6:	430a      	orrs	r2, r1
 80010e8:	605a      	str	r2, [r3, #4]
 80010ea:	e029      	b.n	8001140 <HAL_RCC_OscConfig+0x3a8>
 80010ec:	40021000 	.word	0x40021000
 80010f0:	fffeffff 	.word	0xfffeffff
 80010f4:	fffbffff 	.word	0xfffbffff
 80010f8:	ffffe0ff 	.word	0xffffe0ff
 80010fc:	08001fa8 	.word	0x08001fa8
 8001100:	20000000 	.word	0x20000000
 8001104:	20000004 	.word	0x20000004
 8001108:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800110c:	4bbd      	ldr	r3, [pc, #756]	; (8001404 <HAL_RCC_OscConfig+0x66c>)
 800110e:	681a      	ldr	r2, [r3, #0]
 8001110:	4bbc      	ldr	r3, [pc, #752]	; (8001404 <HAL_RCC_OscConfig+0x66c>)
 8001112:	49bd      	ldr	r1, [pc, #756]	; (8001408 <HAL_RCC_OscConfig+0x670>)
 8001114:	400a      	ands	r2, r1
 8001116:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001118:	f7ff fbc2 	bl	80008a0 <HAL_GetTick>
 800111c:	0003      	movs	r3, r0
 800111e:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001120:	e008      	b.n	8001134 <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001122:	f7ff fbbd 	bl	80008a0 <HAL_GetTick>
 8001126:	0002      	movs	r2, r0
 8001128:	69bb      	ldr	r3, [r7, #24]
 800112a:	1ad3      	subs	r3, r2, r3
 800112c:	2b02      	cmp	r3, #2
 800112e:	d901      	bls.n	8001134 <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 8001130:	2303      	movs	r3, #3
 8001132:	e1ea      	b.n	800150a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001134:	4bb3      	ldr	r3, [pc, #716]	; (8001404 <HAL_RCC_OscConfig+0x66c>)
 8001136:	681a      	ldr	r2, [r3, #0]
 8001138:	2380      	movs	r3, #128	; 0x80
 800113a:	009b      	lsls	r3, r3, #2
 800113c:	4013      	ands	r3, r2
 800113e:	d1f0      	bne.n	8001122 <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	2208      	movs	r2, #8
 8001146:	4013      	ands	r3, r2
 8001148:	d036      	beq.n	80011b8 <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	695b      	ldr	r3, [r3, #20]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d019      	beq.n	8001186 <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001152:	4bac      	ldr	r3, [pc, #688]	; (8001404 <HAL_RCC_OscConfig+0x66c>)
 8001154:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001156:	4bab      	ldr	r3, [pc, #684]	; (8001404 <HAL_RCC_OscConfig+0x66c>)
 8001158:	2101      	movs	r1, #1
 800115a:	430a      	orrs	r2, r1
 800115c:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800115e:	f7ff fb9f 	bl	80008a0 <HAL_GetTick>
 8001162:	0003      	movs	r3, r0
 8001164:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001166:	e008      	b.n	800117a <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001168:	f7ff fb9a 	bl	80008a0 <HAL_GetTick>
 800116c:	0002      	movs	r2, r0
 800116e:	69bb      	ldr	r3, [r7, #24]
 8001170:	1ad3      	subs	r3, r2, r3
 8001172:	2b02      	cmp	r3, #2
 8001174:	d901      	bls.n	800117a <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 8001176:	2303      	movs	r3, #3
 8001178:	e1c7      	b.n	800150a <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800117a:	4ba2      	ldr	r3, [pc, #648]	; (8001404 <HAL_RCC_OscConfig+0x66c>)
 800117c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800117e:	2202      	movs	r2, #2
 8001180:	4013      	ands	r3, r2
 8001182:	d0f1      	beq.n	8001168 <HAL_RCC_OscConfig+0x3d0>
 8001184:	e018      	b.n	80011b8 <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001186:	4b9f      	ldr	r3, [pc, #636]	; (8001404 <HAL_RCC_OscConfig+0x66c>)
 8001188:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800118a:	4b9e      	ldr	r3, [pc, #632]	; (8001404 <HAL_RCC_OscConfig+0x66c>)
 800118c:	2101      	movs	r1, #1
 800118e:	438a      	bics	r2, r1
 8001190:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001192:	f7ff fb85 	bl	80008a0 <HAL_GetTick>
 8001196:	0003      	movs	r3, r0
 8001198:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800119a:	e008      	b.n	80011ae <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800119c:	f7ff fb80 	bl	80008a0 <HAL_GetTick>
 80011a0:	0002      	movs	r2, r0
 80011a2:	69bb      	ldr	r3, [r7, #24]
 80011a4:	1ad3      	subs	r3, r2, r3
 80011a6:	2b02      	cmp	r3, #2
 80011a8:	d901      	bls.n	80011ae <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 80011aa:	2303      	movs	r3, #3
 80011ac:	e1ad      	b.n	800150a <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80011ae:	4b95      	ldr	r3, [pc, #596]	; (8001404 <HAL_RCC_OscConfig+0x66c>)
 80011b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80011b2:	2202      	movs	r2, #2
 80011b4:	4013      	ands	r3, r2
 80011b6:	d1f1      	bne.n	800119c <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	2204      	movs	r2, #4
 80011be:	4013      	ands	r3, r2
 80011c0:	d100      	bne.n	80011c4 <HAL_RCC_OscConfig+0x42c>
 80011c2:	e0ae      	b.n	8001322 <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80011c4:	2027      	movs	r0, #39	; 0x27
 80011c6:	183b      	adds	r3, r7, r0
 80011c8:	2200      	movs	r2, #0
 80011ca:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80011cc:	4b8d      	ldr	r3, [pc, #564]	; (8001404 <HAL_RCC_OscConfig+0x66c>)
 80011ce:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80011d0:	2380      	movs	r3, #128	; 0x80
 80011d2:	055b      	lsls	r3, r3, #21
 80011d4:	4013      	ands	r3, r2
 80011d6:	d109      	bne.n	80011ec <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80011d8:	4b8a      	ldr	r3, [pc, #552]	; (8001404 <HAL_RCC_OscConfig+0x66c>)
 80011da:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80011dc:	4b89      	ldr	r3, [pc, #548]	; (8001404 <HAL_RCC_OscConfig+0x66c>)
 80011de:	2180      	movs	r1, #128	; 0x80
 80011e0:	0549      	lsls	r1, r1, #21
 80011e2:	430a      	orrs	r2, r1
 80011e4:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80011e6:	183b      	adds	r3, r7, r0
 80011e8:	2201      	movs	r2, #1
 80011ea:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011ec:	4b87      	ldr	r3, [pc, #540]	; (800140c <HAL_RCC_OscConfig+0x674>)
 80011ee:	681a      	ldr	r2, [r3, #0]
 80011f0:	2380      	movs	r3, #128	; 0x80
 80011f2:	005b      	lsls	r3, r3, #1
 80011f4:	4013      	ands	r3, r2
 80011f6:	d11a      	bne.n	800122e <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80011f8:	4b84      	ldr	r3, [pc, #528]	; (800140c <HAL_RCC_OscConfig+0x674>)
 80011fa:	681a      	ldr	r2, [r3, #0]
 80011fc:	4b83      	ldr	r3, [pc, #524]	; (800140c <HAL_RCC_OscConfig+0x674>)
 80011fe:	2180      	movs	r1, #128	; 0x80
 8001200:	0049      	lsls	r1, r1, #1
 8001202:	430a      	orrs	r2, r1
 8001204:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001206:	f7ff fb4b 	bl	80008a0 <HAL_GetTick>
 800120a:	0003      	movs	r3, r0
 800120c:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800120e:	e008      	b.n	8001222 <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001210:	f7ff fb46 	bl	80008a0 <HAL_GetTick>
 8001214:	0002      	movs	r2, r0
 8001216:	69bb      	ldr	r3, [r7, #24]
 8001218:	1ad3      	subs	r3, r2, r3
 800121a:	2b64      	cmp	r3, #100	; 0x64
 800121c:	d901      	bls.n	8001222 <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 800121e:	2303      	movs	r3, #3
 8001220:	e173      	b.n	800150a <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001222:	4b7a      	ldr	r3, [pc, #488]	; (800140c <HAL_RCC_OscConfig+0x674>)
 8001224:	681a      	ldr	r2, [r3, #0]
 8001226:	2380      	movs	r3, #128	; 0x80
 8001228:	005b      	lsls	r3, r3, #1
 800122a:	4013      	ands	r3, r2
 800122c:	d0f0      	beq.n	8001210 <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	689a      	ldr	r2, [r3, #8]
 8001232:	2380      	movs	r3, #128	; 0x80
 8001234:	005b      	lsls	r3, r3, #1
 8001236:	429a      	cmp	r2, r3
 8001238:	d107      	bne.n	800124a <HAL_RCC_OscConfig+0x4b2>
 800123a:	4b72      	ldr	r3, [pc, #456]	; (8001404 <HAL_RCC_OscConfig+0x66c>)
 800123c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800123e:	4b71      	ldr	r3, [pc, #452]	; (8001404 <HAL_RCC_OscConfig+0x66c>)
 8001240:	2180      	movs	r1, #128	; 0x80
 8001242:	0049      	lsls	r1, r1, #1
 8001244:	430a      	orrs	r2, r1
 8001246:	651a      	str	r2, [r3, #80]	; 0x50
 8001248:	e031      	b.n	80012ae <HAL_RCC_OscConfig+0x516>
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	689b      	ldr	r3, [r3, #8]
 800124e:	2b00      	cmp	r3, #0
 8001250:	d10c      	bne.n	800126c <HAL_RCC_OscConfig+0x4d4>
 8001252:	4b6c      	ldr	r3, [pc, #432]	; (8001404 <HAL_RCC_OscConfig+0x66c>)
 8001254:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001256:	4b6b      	ldr	r3, [pc, #428]	; (8001404 <HAL_RCC_OscConfig+0x66c>)
 8001258:	496b      	ldr	r1, [pc, #428]	; (8001408 <HAL_RCC_OscConfig+0x670>)
 800125a:	400a      	ands	r2, r1
 800125c:	651a      	str	r2, [r3, #80]	; 0x50
 800125e:	4b69      	ldr	r3, [pc, #420]	; (8001404 <HAL_RCC_OscConfig+0x66c>)
 8001260:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001262:	4b68      	ldr	r3, [pc, #416]	; (8001404 <HAL_RCC_OscConfig+0x66c>)
 8001264:	496a      	ldr	r1, [pc, #424]	; (8001410 <HAL_RCC_OscConfig+0x678>)
 8001266:	400a      	ands	r2, r1
 8001268:	651a      	str	r2, [r3, #80]	; 0x50
 800126a:	e020      	b.n	80012ae <HAL_RCC_OscConfig+0x516>
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	689a      	ldr	r2, [r3, #8]
 8001270:	23a0      	movs	r3, #160	; 0xa0
 8001272:	00db      	lsls	r3, r3, #3
 8001274:	429a      	cmp	r2, r3
 8001276:	d10e      	bne.n	8001296 <HAL_RCC_OscConfig+0x4fe>
 8001278:	4b62      	ldr	r3, [pc, #392]	; (8001404 <HAL_RCC_OscConfig+0x66c>)
 800127a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800127c:	4b61      	ldr	r3, [pc, #388]	; (8001404 <HAL_RCC_OscConfig+0x66c>)
 800127e:	2180      	movs	r1, #128	; 0x80
 8001280:	00c9      	lsls	r1, r1, #3
 8001282:	430a      	orrs	r2, r1
 8001284:	651a      	str	r2, [r3, #80]	; 0x50
 8001286:	4b5f      	ldr	r3, [pc, #380]	; (8001404 <HAL_RCC_OscConfig+0x66c>)
 8001288:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800128a:	4b5e      	ldr	r3, [pc, #376]	; (8001404 <HAL_RCC_OscConfig+0x66c>)
 800128c:	2180      	movs	r1, #128	; 0x80
 800128e:	0049      	lsls	r1, r1, #1
 8001290:	430a      	orrs	r2, r1
 8001292:	651a      	str	r2, [r3, #80]	; 0x50
 8001294:	e00b      	b.n	80012ae <HAL_RCC_OscConfig+0x516>
 8001296:	4b5b      	ldr	r3, [pc, #364]	; (8001404 <HAL_RCC_OscConfig+0x66c>)
 8001298:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800129a:	4b5a      	ldr	r3, [pc, #360]	; (8001404 <HAL_RCC_OscConfig+0x66c>)
 800129c:	495a      	ldr	r1, [pc, #360]	; (8001408 <HAL_RCC_OscConfig+0x670>)
 800129e:	400a      	ands	r2, r1
 80012a0:	651a      	str	r2, [r3, #80]	; 0x50
 80012a2:	4b58      	ldr	r3, [pc, #352]	; (8001404 <HAL_RCC_OscConfig+0x66c>)
 80012a4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80012a6:	4b57      	ldr	r3, [pc, #348]	; (8001404 <HAL_RCC_OscConfig+0x66c>)
 80012a8:	4959      	ldr	r1, [pc, #356]	; (8001410 <HAL_RCC_OscConfig+0x678>)
 80012aa:	400a      	ands	r2, r1
 80012ac:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	689b      	ldr	r3, [r3, #8]
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d015      	beq.n	80012e2 <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012b6:	f7ff faf3 	bl	80008a0 <HAL_GetTick>
 80012ba:	0003      	movs	r3, r0
 80012bc:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80012be:	e009      	b.n	80012d4 <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80012c0:	f7ff faee 	bl	80008a0 <HAL_GetTick>
 80012c4:	0002      	movs	r2, r0
 80012c6:	69bb      	ldr	r3, [r7, #24]
 80012c8:	1ad3      	subs	r3, r2, r3
 80012ca:	4a52      	ldr	r2, [pc, #328]	; (8001414 <HAL_RCC_OscConfig+0x67c>)
 80012cc:	4293      	cmp	r3, r2
 80012ce:	d901      	bls.n	80012d4 <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 80012d0:	2303      	movs	r3, #3
 80012d2:	e11a      	b.n	800150a <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80012d4:	4b4b      	ldr	r3, [pc, #300]	; (8001404 <HAL_RCC_OscConfig+0x66c>)
 80012d6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80012d8:	2380      	movs	r3, #128	; 0x80
 80012da:	009b      	lsls	r3, r3, #2
 80012dc:	4013      	ands	r3, r2
 80012de:	d0ef      	beq.n	80012c0 <HAL_RCC_OscConfig+0x528>
 80012e0:	e014      	b.n	800130c <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012e2:	f7ff fadd 	bl	80008a0 <HAL_GetTick>
 80012e6:	0003      	movs	r3, r0
 80012e8:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80012ea:	e009      	b.n	8001300 <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80012ec:	f7ff fad8 	bl	80008a0 <HAL_GetTick>
 80012f0:	0002      	movs	r2, r0
 80012f2:	69bb      	ldr	r3, [r7, #24]
 80012f4:	1ad3      	subs	r3, r2, r3
 80012f6:	4a47      	ldr	r2, [pc, #284]	; (8001414 <HAL_RCC_OscConfig+0x67c>)
 80012f8:	4293      	cmp	r3, r2
 80012fa:	d901      	bls.n	8001300 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 80012fc:	2303      	movs	r3, #3
 80012fe:	e104      	b.n	800150a <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001300:	4b40      	ldr	r3, [pc, #256]	; (8001404 <HAL_RCC_OscConfig+0x66c>)
 8001302:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001304:	2380      	movs	r3, #128	; 0x80
 8001306:	009b      	lsls	r3, r3, #2
 8001308:	4013      	ands	r3, r2
 800130a:	d1ef      	bne.n	80012ec <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800130c:	2327      	movs	r3, #39	; 0x27
 800130e:	18fb      	adds	r3, r7, r3
 8001310:	781b      	ldrb	r3, [r3, #0]
 8001312:	2b01      	cmp	r3, #1
 8001314:	d105      	bne.n	8001322 <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001316:	4b3b      	ldr	r3, [pc, #236]	; (8001404 <HAL_RCC_OscConfig+0x66c>)
 8001318:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800131a:	4b3a      	ldr	r3, [pc, #232]	; (8001404 <HAL_RCC_OscConfig+0x66c>)
 800131c:	493e      	ldr	r1, [pc, #248]	; (8001418 <HAL_RCC_OscConfig+0x680>)
 800131e:	400a      	ands	r2, r1
 8001320:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	2220      	movs	r2, #32
 8001328:	4013      	ands	r3, r2
 800132a:	d049      	beq.n	80013c0 <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	699b      	ldr	r3, [r3, #24]
 8001330:	2b00      	cmp	r3, #0
 8001332:	d026      	beq.n	8001382 <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001334:	4b33      	ldr	r3, [pc, #204]	; (8001404 <HAL_RCC_OscConfig+0x66c>)
 8001336:	689a      	ldr	r2, [r3, #8]
 8001338:	4b32      	ldr	r3, [pc, #200]	; (8001404 <HAL_RCC_OscConfig+0x66c>)
 800133a:	2101      	movs	r1, #1
 800133c:	430a      	orrs	r2, r1
 800133e:	609a      	str	r2, [r3, #8]
 8001340:	4b30      	ldr	r3, [pc, #192]	; (8001404 <HAL_RCC_OscConfig+0x66c>)
 8001342:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001344:	4b2f      	ldr	r3, [pc, #188]	; (8001404 <HAL_RCC_OscConfig+0x66c>)
 8001346:	2101      	movs	r1, #1
 8001348:	430a      	orrs	r2, r1
 800134a:	635a      	str	r2, [r3, #52]	; 0x34
 800134c:	4b33      	ldr	r3, [pc, #204]	; (800141c <HAL_RCC_OscConfig+0x684>)
 800134e:	6a1a      	ldr	r2, [r3, #32]
 8001350:	4b32      	ldr	r3, [pc, #200]	; (800141c <HAL_RCC_OscConfig+0x684>)
 8001352:	2180      	movs	r1, #128	; 0x80
 8001354:	0189      	lsls	r1, r1, #6
 8001356:	430a      	orrs	r2, r1
 8001358:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800135a:	f7ff faa1 	bl	80008a0 <HAL_GetTick>
 800135e:	0003      	movs	r3, r0
 8001360:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001362:	e008      	b.n	8001376 <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001364:	f7ff fa9c 	bl	80008a0 <HAL_GetTick>
 8001368:	0002      	movs	r2, r0
 800136a:	69bb      	ldr	r3, [r7, #24]
 800136c:	1ad3      	subs	r3, r2, r3
 800136e:	2b02      	cmp	r3, #2
 8001370:	d901      	bls.n	8001376 <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 8001372:	2303      	movs	r3, #3
 8001374:	e0c9      	b.n	800150a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001376:	4b23      	ldr	r3, [pc, #140]	; (8001404 <HAL_RCC_OscConfig+0x66c>)
 8001378:	689b      	ldr	r3, [r3, #8]
 800137a:	2202      	movs	r2, #2
 800137c:	4013      	ands	r3, r2
 800137e:	d0f1      	beq.n	8001364 <HAL_RCC_OscConfig+0x5cc>
 8001380:	e01e      	b.n	80013c0 <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001382:	4b20      	ldr	r3, [pc, #128]	; (8001404 <HAL_RCC_OscConfig+0x66c>)
 8001384:	689a      	ldr	r2, [r3, #8]
 8001386:	4b1f      	ldr	r3, [pc, #124]	; (8001404 <HAL_RCC_OscConfig+0x66c>)
 8001388:	2101      	movs	r1, #1
 800138a:	438a      	bics	r2, r1
 800138c:	609a      	str	r2, [r3, #8]
 800138e:	4b23      	ldr	r3, [pc, #140]	; (800141c <HAL_RCC_OscConfig+0x684>)
 8001390:	6a1a      	ldr	r2, [r3, #32]
 8001392:	4b22      	ldr	r3, [pc, #136]	; (800141c <HAL_RCC_OscConfig+0x684>)
 8001394:	4922      	ldr	r1, [pc, #136]	; (8001420 <HAL_RCC_OscConfig+0x688>)
 8001396:	400a      	ands	r2, r1
 8001398:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800139a:	f7ff fa81 	bl	80008a0 <HAL_GetTick>
 800139e:	0003      	movs	r3, r0
 80013a0:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80013a2:	e008      	b.n	80013b6 <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80013a4:	f7ff fa7c 	bl	80008a0 <HAL_GetTick>
 80013a8:	0002      	movs	r2, r0
 80013aa:	69bb      	ldr	r3, [r7, #24]
 80013ac:	1ad3      	subs	r3, r2, r3
 80013ae:	2b02      	cmp	r3, #2
 80013b0:	d901      	bls.n	80013b6 <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 80013b2:	2303      	movs	r3, #3
 80013b4:	e0a9      	b.n	800150a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80013b6:	4b13      	ldr	r3, [pc, #76]	; (8001404 <HAL_RCC_OscConfig+0x66c>)
 80013b8:	689b      	ldr	r3, [r3, #8]
 80013ba:	2202      	movs	r2, #2
 80013bc:	4013      	ands	r3, r2
 80013be:	d1f1      	bne.n	80013a4 <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d100      	bne.n	80013ca <HAL_RCC_OscConfig+0x632>
 80013c8:	e09e      	b.n	8001508 <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80013ca:	6a3b      	ldr	r3, [r7, #32]
 80013cc:	2b0c      	cmp	r3, #12
 80013ce:	d100      	bne.n	80013d2 <HAL_RCC_OscConfig+0x63a>
 80013d0:	e077      	b.n	80014c2 <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013d6:	2b02      	cmp	r3, #2
 80013d8:	d158      	bne.n	800148c <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013da:	4b0a      	ldr	r3, [pc, #40]	; (8001404 <HAL_RCC_OscConfig+0x66c>)
 80013dc:	681a      	ldr	r2, [r3, #0]
 80013de:	4b09      	ldr	r3, [pc, #36]	; (8001404 <HAL_RCC_OscConfig+0x66c>)
 80013e0:	4910      	ldr	r1, [pc, #64]	; (8001424 <HAL_RCC_OscConfig+0x68c>)
 80013e2:	400a      	ands	r2, r1
 80013e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013e6:	f7ff fa5b 	bl	80008a0 <HAL_GetTick>
 80013ea:	0003      	movs	r3, r0
 80013ec:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80013ee:	e01b      	b.n	8001428 <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80013f0:	f7ff fa56 	bl	80008a0 <HAL_GetTick>
 80013f4:	0002      	movs	r2, r0
 80013f6:	69bb      	ldr	r3, [r7, #24]
 80013f8:	1ad3      	subs	r3, r2, r3
 80013fa:	2b02      	cmp	r3, #2
 80013fc:	d914      	bls.n	8001428 <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 80013fe:	2303      	movs	r3, #3
 8001400:	e083      	b.n	800150a <HAL_RCC_OscConfig+0x772>
 8001402:	46c0      	nop			; (mov r8, r8)
 8001404:	40021000 	.word	0x40021000
 8001408:	fffffeff 	.word	0xfffffeff
 800140c:	40007000 	.word	0x40007000
 8001410:	fffffbff 	.word	0xfffffbff
 8001414:	00001388 	.word	0x00001388
 8001418:	efffffff 	.word	0xefffffff
 800141c:	40010000 	.word	0x40010000
 8001420:	ffffdfff 	.word	0xffffdfff
 8001424:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001428:	4b3a      	ldr	r3, [pc, #232]	; (8001514 <HAL_RCC_OscConfig+0x77c>)
 800142a:	681a      	ldr	r2, [r3, #0]
 800142c:	2380      	movs	r3, #128	; 0x80
 800142e:	049b      	lsls	r3, r3, #18
 8001430:	4013      	ands	r3, r2
 8001432:	d1dd      	bne.n	80013f0 <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001434:	4b37      	ldr	r3, [pc, #220]	; (8001514 <HAL_RCC_OscConfig+0x77c>)
 8001436:	68db      	ldr	r3, [r3, #12]
 8001438:	4a37      	ldr	r2, [pc, #220]	; (8001518 <HAL_RCC_OscConfig+0x780>)
 800143a:	4013      	ands	r3, r2
 800143c:	0019      	movs	r1, r3
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001446:	431a      	orrs	r2, r3
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800144c:	431a      	orrs	r2, r3
 800144e:	4b31      	ldr	r3, [pc, #196]	; (8001514 <HAL_RCC_OscConfig+0x77c>)
 8001450:	430a      	orrs	r2, r1
 8001452:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001454:	4b2f      	ldr	r3, [pc, #188]	; (8001514 <HAL_RCC_OscConfig+0x77c>)
 8001456:	681a      	ldr	r2, [r3, #0]
 8001458:	4b2e      	ldr	r3, [pc, #184]	; (8001514 <HAL_RCC_OscConfig+0x77c>)
 800145a:	2180      	movs	r1, #128	; 0x80
 800145c:	0449      	lsls	r1, r1, #17
 800145e:	430a      	orrs	r2, r1
 8001460:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001462:	f7ff fa1d 	bl	80008a0 <HAL_GetTick>
 8001466:	0003      	movs	r3, r0
 8001468:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800146a:	e008      	b.n	800147e <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800146c:	f7ff fa18 	bl	80008a0 <HAL_GetTick>
 8001470:	0002      	movs	r2, r0
 8001472:	69bb      	ldr	r3, [r7, #24]
 8001474:	1ad3      	subs	r3, r2, r3
 8001476:	2b02      	cmp	r3, #2
 8001478:	d901      	bls.n	800147e <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 800147a:	2303      	movs	r3, #3
 800147c:	e045      	b.n	800150a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800147e:	4b25      	ldr	r3, [pc, #148]	; (8001514 <HAL_RCC_OscConfig+0x77c>)
 8001480:	681a      	ldr	r2, [r3, #0]
 8001482:	2380      	movs	r3, #128	; 0x80
 8001484:	049b      	lsls	r3, r3, #18
 8001486:	4013      	ands	r3, r2
 8001488:	d0f0      	beq.n	800146c <HAL_RCC_OscConfig+0x6d4>
 800148a:	e03d      	b.n	8001508 <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800148c:	4b21      	ldr	r3, [pc, #132]	; (8001514 <HAL_RCC_OscConfig+0x77c>)
 800148e:	681a      	ldr	r2, [r3, #0]
 8001490:	4b20      	ldr	r3, [pc, #128]	; (8001514 <HAL_RCC_OscConfig+0x77c>)
 8001492:	4922      	ldr	r1, [pc, #136]	; (800151c <HAL_RCC_OscConfig+0x784>)
 8001494:	400a      	ands	r2, r1
 8001496:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001498:	f7ff fa02 	bl	80008a0 <HAL_GetTick>
 800149c:	0003      	movs	r3, r0
 800149e:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80014a0:	e008      	b.n	80014b4 <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014a2:	f7ff f9fd 	bl	80008a0 <HAL_GetTick>
 80014a6:	0002      	movs	r2, r0
 80014a8:	69bb      	ldr	r3, [r7, #24]
 80014aa:	1ad3      	subs	r3, r2, r3
 80014ac:	2b02      	cmp	r3, #2
 80014ae:	d901      	bls.n	80014b4 <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 80014b0:	2303      	movs	r3, #3
 80014b2:	e02a      	b.n	800150a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80014b4:	4b17      	ldr	r3, [pc, #92]	; (8001514 <HAL_RCC_OscConfig+0x77c>)
 80014b6:	681a      	ldr	r2, [r3, #0]
 80014b8:	2380      	movs	r3, #128	; 0x80
 80014ba:	049b      	lsls	r3, r3, #18
 80014bc:	4013      	ands	r3, r2
 80014be:	d1f0      	bne.n	80014a2 <HAL_RCC_OscConfig+0x70a>
 80014c0:	e022      	b.n	8001508 <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014c6:	2b01      	cmp	r3, #1
 80014c8:	d101      	bne.n	80014ce <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 80014ca:	2301      	movs	r3, #1
 80014cc:	e01d      	b.n	800150a <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80014ce:	4b11      	ldr	r3, [pc, #68]	; (8001514 <HAL_RCC_OscConfig+0x77c>)
 80014d0:	68db      	ldr	r3, [r3, #12]
 80014d2:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80014d4:	69fa      	ldr	r2, [r7, #28]
 80014d6:	2380      	movs	r3, #128	; 0x80
 80014d8:	025b      	lsls	r3, r3, #9
 80014da:	401a      	ands	r2, r3
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014e0:	429a      	cmp	r2, r3
 80014e2:	d10f      	bne.n	8001504 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80014e4:	69fa      	ldr	r2, [r7, #28]
 80014e6:	23f0      	movs	r3, #240	; 0xf0
 80014e8:	039b      	lsls	r3, r3, #14
 80014ea:	401a      	ands	r2, r3
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80014f0:	429a      	cmp	r2, r3
 80014f2:	d107      	bne.n	8001504 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80014f4:	69fa      	ldr	r2, [r7, #28]
 80014f6:	23c0      	movs	r3, #192	; 0xc0
 80014f8:	041b      	lsls	r3, r3, #16
 80014fa:	401a      	ands	r2, r3
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001500:	429a      	cmp	r2, r3
 8001502:	d001      	beq.n	8001508 <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 8001504:	2301      	movs	r3, #1
 8001506:	e000      	b.n	800150a <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 8001508:	2300      	movs	r3, #0
}
 800150a:	0018      	movs	r0, r3
 800150c:	46bd      	mov	sp, r7
 800150e:	b00a      	add	sp, #40	; 0x28
 8001510:	bdb0      	pop	{r4, r5, r7, pc}
 8001512:	46c0      	nop			; (mov r8, r8)
 8001514:	40021000 	.word	0x40021000
 8001518:	ff02ffff 	.word	0xff02ffff
 800151c:	feffffff 	.word	0xfeffffff

08001520 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001520:	b5b0      	push	{r4, r5, r7, lr}
 8001522:	b084      	sub	sp, #16
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
 8001528:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	2b00      	cmp	r3, #0
 800152e:	d101      	bne.n	8001534 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001530:	2301      	movs	r3, #1
 8001532:	e128      	b.n	8001786 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001534:	4b96      	ldr	r3, [pc, #600]	; (8001790 <HAL_RCC_ClockConfig+0x270>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	2201      	movs	r2, #1
 800153a:	4013      	ands	r3, r2
 800153c:	683a      	ldr	r2, [r7, #0]
 800153e:	429a      	cmp	r2, r3
 8001540:	d91e      	bls.n	8001580 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001542:	4b93      	ldr	r3, [pc, #588]	; (8001790 <HAL_RCC_ClockConfig+0x270>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	2201      	movs	r2, #1
 8001548:	4393      	bics	r3, r2
 800154a:	0019      	movs	r1, r3
 800154c:	4b90      	ldr	r3, [pc, #576]	; (8001790 <HAL_RCC_ClockConfig+0x270>)
 800154e:	683a      	ldr	r2, [r7, #0]
 8001550:	430a      	orrs	r2, r1
 8001552:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001554:	f7ff f9a4 	bl	80008a0 <HAL_GetTick>
 8001558:	0003      	movs	r3, r0
 800155a:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800155c:	e009      	b.n	8001572 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800155e:	f7ff f99f 	bl	80008a0 <HAL_GetTick>
 8001562:	0002      	movs	r2, r0
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	1ad3      	subs	r3, r2, r3
 8001568:	4a8a      	ldr	r2, [pc, #552]	; (8001794 <HAL_RCC_ClockConfig+0x274>)
 800156a:	4293      	cmp	r3, r2
 800156c:	d901      	bls.n	8001572 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800156e:	2303      	movs	r3, #3
 8001570:	e109      	b.n	8001786 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001572:	4b87      	ldr	r3, [pc, #540]	; (8001790 <HAL_RCC_ClockConfig+0x270>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	2201      	movs	r2, #1
 8001578:	4013      	ands	r3, r2
 800157a:	683a      	ldr	r2, [r7, #0]
 800157c:	429a      	cmp	r2, r3
 800157e:	d1ee      	bne.n	800155e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	2202      	movs	r2, #2
 8001586:	4013      	ands	r3, r2
 8001588:	d009      	beq.n	800159e <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800158a:	4b83      	ldr	r3, [pc, #524]	; (8001798 <HAL_RCC_ClockConfig+0x278>)
 800158c:	68db      	ldr	r3, [r3, #12]
 800158e:	22f0      	movs	r2, #240	; 0xf0
 8001590:	4393      	bics	r3, r2
 8001592:	0019      	movs	r1, r3
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	689a      	ldr	r2, [r3, #8]
 8001598:	4b7f      	ldr	r3, [pc, #508]	; (8001798 <HAL_RCC_ClockConfig+0x278>)
 800159a:	430a      	orrs	r2, r1
 800159c:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	2201      	movs	r2, #1
 80015a4:	4013      	ands	r3, r2
 80015a6:	d100      	bne.n	80015aa <HAL_RCC_ClockConfig+0x8a>
 80015a8:	e089      	b.n	80016be <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	685b      	ldr	r3, [r3, #4]
 80015ae:	2b02      	cmp	r3, #2
 80015b0:	d107      	bne.n	80015c2 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80015b2:	4b79      	ldr	r3, [pc, #484]	; (8001798 <HAL_RCC_ClockConfig+0x278>)
 80015b4:	681a      	ldr	r2, [r3, #0]
 80015b6:	2380      	movs	r3, #128	; 0x80
 80015b8:	029b      	lsls	r3, r3, #10
 80015ba:	4013      	ands	r3, r2
 80015bc:	d120      	bne.n	8001600 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80015be:	2301      	movs	r3, #1
 80015c0:	e0e1      	b.n	8001786 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	685b      	ldr	r3, [r3, #4]
 80015c6:	2b03      	cmp	r3, #3
 80015c8:	d107      	bne.n	80015da <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80015ca:	4b73      	ldr	r3, [pc, #460]	; (8001798 <HAL_RCC_ClockConfig+0x278>)
 80015cc:	681a      	ldr	r2, [r3, #0]
 80015ce:	2380      	movs	r3, #128	; 0x80
 80015d0:	049b      	lsls	r3, r3, #18
 80015d2:	4013      	ands	r3, r2
 80015d4:	d114      	bne.n	8001600 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80015d6:	2301      	movs	r3, #1
 80015d8:	e0d5      	b.n	8001786 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	685b      	ldr	r3, [r3, #4]
 80015de:	2b01      	cmp	r3, #1
 80015e0:	d106      	bne.n	80015f0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80015e2:	4b6d      	ldr	r3, [pc, #436]	; (8001798 <HAL_RCC_ClockConfig+0x278>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	2204      	movs	r2, #4
 80015e8:	4013      	ands	r3, r2
 80015ea:	d109      	bne.n	8001600 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80015ec:	2301      	movs	r3, #1
 80015ee:	e0ca      	b.n	8001786 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80015f0:	4b69      	ldr	r3, [pc, #420]	; (8001798 <HAL_RCC_ClockConfig+0x278>)
 80015f2:	681a      	ldr	r2, [r3, #0]
 80015f4:	2380      	movs	r3, #128	; 0x80
 80015f6:	009b      	lsls	r3, r3, #2
 80015f8:	4013      	ands	r3, r2
 80015fa:	d101      	bne.n	8001600 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80015fc:	2301      	movs	r3, #1
 80015fe:	e0c2      	b.n	8001786 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001600:	4b65      	ldr	r3, [pc, #404]	; (8001798 <HAL_RCC_ClockConfig+0x278>)
 8001602:	68db      	ldr	r3, [r3, #12]
 8001604:	2203      	movs	r2, #3
 8001606:	4393      	bics	r3, r2
 8001608:	0019      	movs	r1, r3
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	685a      	ldr	r2, [r3, #4]
 800160e:	4b62      	ldr	r3, [pc, #392]	; (8001798 <HAL_RCC_ClockConfig+0x278>)
 8001610:	430a      	orrs	r2, r1
 8001612:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001614:	f7ff f944 	bl	80008a0 <HAL_GetTick>
 8001618:	0003      	movs	r3, r0
 800161a:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	685b      	ldr	r3, [r3, #4]
 8001620:	2b02      	cmp	r3, #2
 8001622:	d111      	bne.n	8001648 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001624:	e009      	b.n	800163a <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001626:	f7ff f93b 	bl	80008a0 <HAL_GetTick>
 800162a:	0002      	movs	r2, r0
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	1ad3      	subs	r3, r2, r3
 8001630:	4a58      	ldr	r2, [pc, #352]	; (8001794 <HAL_RCC_ClockConfig+0x274>)
 8001632:	4293      	cmp	r3, r2
 8001634:	d901      	bls.n	800163a <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8001636:	2303      	movs	r3, #3
 8001638:	e0a5      	b.n	8001786 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800163a:	4b57      	ldr	r3, [pc, #348]	; (8001798 <HAL_RCC_ClockConfig+0x278>)
 800163c:	68db      	ldr	r3, [r3, #12]
 800163e:	220c      	movs	r2, #12
 8001640:	4013      	ands	r3, r2
 8001642:	2b08      	cmp	r3, #8
 8001644:	d1ef      	bne.n	8001626 <HAL_RCC_ClockConfig+0x106>
 8001646:	e03a      	b.n	80016be <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	685b      	ldr	r3, [r3, #4]
 800164c:	2b03      	cmp	r3, #3
 800164e:	d111      	bne.n	8001674 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001650:	e009      	b.n	8001666 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001652:	f7ff f925 	bl	80008a0 <HAL_GetTick>
 8001656:	0002      	movs	r2, r0
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	1ad3      	subs	r3, r2, r3
 800165c:	4a4d      	ldr	r2, [pc, #308]	; (8001794 <HAL_RCC_ClockConfig+0x274>)
 800165e:	4293      	cmp	r3, r2
 8001660:	d901      	bls.n	8001666 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8001662:	2303      	movs	r3, #3
 8001664:	e08f      	b.n	8001786 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001666:	4b4c      	ldr	r3, [pc, #304]	; (8001798 <HAL_RCC_ClockConfig+0x278>)
 8001668:	68db      	ldr	r3, [r3, #12]
 800166a:	220c      	movs	r2, #12
 800166c:	4013      	ands	r3, r2
 800166e:	2b0c      	cmp	r3, #12
 8001670:	d1ef      	bne.n	8001652 <HAL_RCC_ClockConfig+0x132>
 8001672:	e024      	b.n	80016be <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	685b      	ldr	r3, [r3, #4]
 8001678:	2b01      	cmp	r3, #1
 800167a:	d11b      	bne.n	80016b4 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800167c:	e009      	b.n	8001692 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800167e:	f7ff f90f 	bl	80008a0 <HAL_GetTick>
 8001682:	0002      	movs	r2, r0
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	1ad3      	subs	r3, r2, r3
 8001688:	4a42      	ldr	r2, [pc, #264]	; (8001794 <HAL_RCC_ClockConfig+0x274>)
 800168a:	4293      	cmp	r3, r2
 800168c:	d901      	bls.n	8001692 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 800168e:	2303      	movs	r3, #3
 8001690:	e079      	b.n	8001786 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001692:	4b41      	ldr	r3, [pc, #260]	; (8001798 <HAL_RCC_ClockConfig+0x278>)
 8001694:	68db      	ldr	r3, [r3, #12]
 8001696:	220c      	movs	r2, #12
 8001698:	4013      	ands	r3, r2
 800169a:	2b04      	cmp	r3, #4
 800169c:	d1ef      	bne.n	800167e <HAL_RCC_ClockConfig+0x15e>
 800169e:	e00e      	b.n	80016be <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016a0:	f7ff f8fe 	bl	80008a0 <HAL_GetTick>
 80016a4:	0002      	movs	r2, r0
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	1ad3      	subs	r3, r2, r3
 80016aa:	4a3a      	ldr	r2, [pc, #232]	; (8001794 <HAL_RCC_ClockConfig+0x274>)
 80016ac:	4293      	cmp	r3, r2
 80016ae:	d901      	bls.n	80016b4 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80016b0:	2303      	movs	r3, #3
 80016b2:	e068      	b.n	8001786 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80016b4:	4b38      	ldr	r3, [pc, #224]	; (8001798 <HAL_RCC_ClockConfig+0x278>)
 80016b6:	68db      	ldr	r3, [r3, #12]
 80016b8:	220c      	movs	r2, #12
 80016ba:	4013      	ands	r3, r2
 80016bc:	d1f0      	bne.n	80016a0 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80016be:	4b34      	ldr	r3, [pc, #208]	; (8001790 <HAL_RCC_ClockConfig+0x270>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	2201      	movs	r2, #1
 80016c4:	4013      	ands	r3, r2
 80016c6:	683a      	ldr	r2, [r7, #0]
 80016c8:	429a      	cmp	r2, r3
 80016ca:	d21e      	bcs.n	800170a <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016cc:	4b30      	ldr	r3, [pc, #192]	; (8001790 <HAL_RCC_ClockConfig+0x270>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	2201      	movs	r2, #1
 80016d2:	4393      	bics	r3, r2
 80016d4:	0019      	movs	r1, r3
 80016d6:	4b2e      	ldr	r3, [pc, #184]	; (8001790 <HAL_RCC_ClockConfig+0x270>)
 80016d8:	683a      	ldr	r2, [r7, #0]
 80016da:	430a      	orrs	r2, r1
 80016dc:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80016de:	f7ff f8df 	bl	80008a0 <HAL_GetTick>
 80016e2:	0003      	movs	r3, r0
 80016e4:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80016e6:	e009      	b.n	80016fc <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016e8:	f7ff f8da 	bl	80008a0 <HAL_GetTick>
 80016ec:	0002      	movs	r2, r0
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	1ad3      	subs	r3, r2, r3
 80016f2:	4a28      	ldr	r2, [pc, #160]	; (8001794 <HAL_RCC_ClockConfig+0x274>)
 80016f4:	4293      	cmp	r3, r2
 80016f6:	d901      	bls.n	80016fc <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80016f8:	2303      	movs	r3, #3
 80016fa:	e044      	b.n	8001786 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80016fc:	4b24      	ldr	r3, [pc, #144]	; (8001790 <HAL_RCC_ClockConfig+0x270>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	2201      	movs	r2, #1
 8001702:	4013      	ands	r3, r2
 8001704:	683a      	ldr	r2, [r7, #0]
 8001706:	429a      	cmp	r2, r3
 8001708:	d1ee      	bne.n	80016e8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	2204      	movs	r2, #4
 8001710:	4013      	ands	r3, r2
 8001712:	d009      	beq.n	8001728 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001714:	4b20      	ldr	r3, [pc, #128]	; (8001798 <HAL_RCC_ClockConfig+0x278>)
 8001716:	68db      	ldr	r3, [r3, #12]
 8001718:	4a20      	ldr	r2, [pc, #128]	; (800179c <HAL_RCC_ClockConfig+0x27c>)
 800171a:	4013      	ands	r3, r2
 800171c:	0019      	movs	r1, r3
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	68da      	ldr	r2, [r3, #12]
 8001722:	4b1d      	ldr	r3, [pc, #116]	; (8001798 <HAL_RCC_ClockConfig+0x278>)
 8001724:	430a      	orrs	r2, r1
 8001726:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	2208      	movs	r2, #8
 800172e:	4013      	ands	r3, r2
 8001730:	d00a      	beq.n	8001748 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001732:	4b19      	ldr	r3, [pc, #100]	; (8001798 <HAL_RCC_ClockConfig+0x278>)
 8001734:	68db      	ldr	r3, [r3, #12]
 8001736:	4a1a      	ldr	r2, [pc, #104]	; (80017a0 <HAL_RCC_ClockConfig+0x280>)
 8001738:	4013      	ands	r3, r2
 800173a:	0019      	movs	r1, r3
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	691b      	ldr	r3, [r3, #16]
 8001740:	00da      	lsls	r2, r3, #3
 8001742:	4b15      	ldr	r3, [pc, #84]	; (8001798 <HAL_RCC_ClockConfig+0x278>)
 8001744:	430a      	orrs	r2, r1
 8001746:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001748:	f000 f832 	bl	80017b0 <HAL_RCC_GetSysClockFreq>
 800174c:	0001      	movs	r1, r0
 800174e:	4b12      	ldr	r3, [pc, #72]	; (8001798 <HAL_RCC_ClockConfig+0x278>)
 8001750:	68db      	ldr	r3, [r3, #12]
 8001752:	091b      	lsrs	r3, r3, #4
 8001754:	220f      	movs	r2, #15
 8001756:	4013      	ands	r3, r2
 8001758:	4a12      	ldr	r2, [pc, #72]	; (80017a4 <HAL_RCC_ClockConfig+0x284>)
 800175a:	5cd3      	ldrb	r3, [r2, r3]
 800175c:	000a      	movs	r2, r1
 800175e:	40da      	lsrs	r2, r3
 8001760:	4b11      	ldr	r3, [pc, #68]	; (80017a8 <HAL_RCC_ClockConfig+0x288>)
 8001762:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001764:	4b11      	ldr	r3, [pc, #68]	; (80017ac <HAL_RCC_ClockConfig+0x28c>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	250b      	movs	r5, #11
 800176a:	197c      	adds	r4, r7, r5
 800176c:	0018      	movs	r0, r3
 800176e:	f7ff f851 	bl	8000814 <HAL_InitTick>
 8001772:	0003      	movs	r3, r0
 8001774:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8001776:	197b      	adds	r3, r7, r5
 8001778:	781b      	ldrb	r3, [r3, #0]
 800177a:	2b00      	cmp	r3, #0
 800177c:	d002      	beq.n	8001784 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 800177e:	197b      	adds	r3, r7, r5
 8001780:	781b      	ldrb	r3, [r3, #0]
 8001782:	e000      	b.n	8001786 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8001784:	2300      	movs	r3, #0
}
 8001786:	0018      	movs	r0, r3
 8001788:	46bd      	mov	sp, r7
 800178a:	b004      	add	sp, #16
 800178c:	bdb0      	pop	{r4, r5, r7, pc}
 800178e:	46c0      	nop			; (mov r8, r8)
 8001790:	40022000 	.word	0x40022000
 8001794:	00001388 	.word	0x00001388
 8001798:	40021000 	.word	0x40021000
 800179c:	fffff8ff 	.word	0xfffff8ff
 80017a0:	ffffc7ff 	.word	0xffffc7ff
 80017a4:	08001fa8 	.word	0x08001fa8
 80017a8:	20000000 	.word	0x20000000
 80017ac:	20000004 	.word	0x20000004

080017b0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80017b0:	b5b0      	push	{r4, r5, r7, lr}
 80017b2:	b08e      	sub	sp, #56	; 0x38
 80017b4:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80017b6:	4b4c      	ldr	r3, [pc, #304]	; (80018e8 <HAL_RCC_GetSysClockFreq+0x138>)
 80017b8:	68db      	ldr	r3, [r3, #12]
 80017ba:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80017bc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80017be:	230c      	movs	r3, #12
 80017c0:	4013      	ands	r3, r2
 80017c2:	2b0c      	cmp	r3, #12
 80017c4:	d014      	beq.n	80017f0 <HAL_RCC_GetSysClockFreq+0x40>
 80017c6:	d900      	bls.n	80017ca <HAL_RCC_GetSysClockFreq+0x1a>
 80017c8:	e07b      	b.n	80018c2 <HAL_RCC_GetSysClockFreq+0x112>
 80017ca:	2b04      	cmp	r3, #4
 80017cc:	d002      	beq.n	80017d4 <HAL_RCC_GetSysClockFreq+0x24>
 80017ce:	2b08      	cmp	r3, #8
 80017d0:	d00b      	beq.n	80017ea <HAL_RCC_GetSysClockFreq+0x3a>
 80017d2:	e076      	b.n	80018c2 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80017d4:	4b44      	ldr	r3, [pc, #272]	; (80018e8 <HAL_RCC_GetSysClockFreq+0x138>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	2210      	movs	r2, #16
 80017da:	4013      	ands	r3, r2
 80017dc:	d002      	beq.n	80017e4 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80017de:	4b43      	ldr	r3, [pc, #268]	; (80018ec <HAL_RCC_GetSysClockFreq+0x13c>)
 80017e0:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80017e2:	e07c      	b.n	80018de <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 80017e4:	4b42      	ldr	r3, [pc, #264]	; (80018f0 <HAL_RCC_GetSysClockFreq+0x140>)
 80017e6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80017e8:	e079      	b.n	80018de <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80017ea:	4b42      	ldr	r3, [pc, #264]	; (80018f4 <HAL_RCC_GetSysClockFreq+0x144>)
 80017ec:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80017ee:	e076      	b.n	80018de <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80017f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017f2:	0c9a      	lsrs	r2, r3, #18
 80017f4:	230f      	movs	r3, #15
 80017f6:	401a      	ands	r2, r3
 80017f8:	4b3f      	ldr	r3, [pc, #252]	; (80018f8 <HAL_RCC_GetSysClockFreq+0x148>)
 80017fa:	5c9b      	ldrb	r3, [r3, r2]
 80017fc:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80017fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001800:	0d9a      	lsrs	r2, r3, #22
 8001802:	2303      	movs	r3, #3
 8001804:	4013      	ands	r3, r2
 8001806:	3301      	adds	r3, #1
 8001808:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800180a:	4b37      	ldr	r3, [pc, #220]	; (80018e8 <HAL_RCC_GetSysClockFreq+0x138>)
 800180c:	68da      	ldr	r2, [r3, #12]
 800180e:	2380      	movs	r3, #128	; 0x80
 8001810:	025b      	lsls	r3, r3, #9
 8001812:	4013      	ands	r3, r2
 8001814:	d01a      	beq.n	800184c <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001816:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001818:	61bb      	str	r3, [r7, #24]
 800181a:	2300      	movs	r3, #0
 800181c:	61fb      	str	r3, [r7, #28]
 800181e:	4a35      	ldr	r2, [pc, #212]	; (80018f4 <HAL_RCC_GetSysClockFreq+0x144>)
 8001820:	2300      	movs	r3, #0
 8001822:	69b8      	ldr	r0, [r7, #24]
 8001824:	69f9      	ldr	r1, [r7, #28]
 8001826:	f7fe fd1b 	bl	8000260 <__aeabi_lmul>
 800182a:	0002      	movs	r2, r0
 800182c:	000b      	movs	r3, r1
 800182e:	0010      	movs	r0, r2
 8001830:	0019      	movs	r1, r3
 8001832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001834:	613b      	str	r3, [r7, #16]
 8001836:	2300      	movs	r3, #0
 8001838:	617b      	str	r3, [r7, #20]
 800183a:	693a      	ldr	r2, [r7, #16]
 800183c:	697b      	ldr	r3, [r7, #20]
 800183e:	f7fe fcef 	bl	8000220 <__aeabi_uldivmod>
 8001842:	0002      	movs	r2, r0
 8001844:	000b      	movs	r3, r1
 8001846:	0013      	movs	r3, r2
 8001848:	637b      	str	r3, [r7, #52]	; 0x34
 800184a:	e037      	b.n	80018bc <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800184c:	4b26      	ldr	r3, [pc, #152]	; (80018e8 <HAL_RCC_GetSysClockFreq+0x138>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	2210      	movs	r2, #16
 8001852:	4013      	ands	r3, r2
 8001854:	d01a      	beq.n	800188c <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8001856:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001858:	60bb      	str	r3, [r7, #8]
 800185a:	2300      	movs	r3, #0
 800185c:	60fb      	str	r3, [r7, #12]
 800185e:	4a23      	ldr	r2, [pc, #140]	; (80018ec <HAL_RCC_GetSysClockFreq+0x13c>)
 8001860:	2300      	movs	r3, #0
 8001862:	68b8      	ldr	r0, [r7, #8]
 8001864:	68f9      	ldr	r1, [r7, #12]
 8001866:	f7fe fcfb 	bl	8000260 <__aeabi_lmul>
 800186a:	0002      	movs	r2, r0
 800186c:	000b      	movs	r3, r1
 800186e:	0010      	movs	r0, r2
 8001870:	0019      	movs	r1, r3
 8001872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001874:	603b      	str	r3, [r7, #0]
 8001876:	2300      	movs	r3, #0
 8001878:	607b      	str	r3, [r7, #4]
 800187a:	683a      	ldr	r2, [r7, #0]
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	f7fe fccf 	bl	8000220 <__aeabi_uldivmod>
 8001882:	0002      	movs	r2, r0
 8001884:	000b      	movs	r3, r1
 8001886:	0013      	movs	r3, r2
 8001888:	637b      	str	r3, [r7, #52]	; 0x34
 800188a:	e017      	b.n	80018bc <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800188c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800188e:	0018      	movs	r0, r3
 8001890:	2300      	movs	r3, #0
 8001892:	0019      	movs	r1, r3
 8001894:	4a16      	ldr	r2, [pc, #88]	; (80018f0 <HAL_RCC_GetSysClockFreq+0x140>)
 8001896:	2300      	movs	r3, #0
 8001898:	f7fe fce2 	bl	8000260 <__aeabi_lmul>
 800189c:	0002      	movs	r2, r0
 800189e:	000b      	movs	r3, r1
 80018a0:	0010      	movs	r0, r2
 80018a2:	0019      	movs	r1, r3
 80018a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018a6:	001c      	movs	r4, r3
 80018a8:	2300      	movs	r3, #0
 80018aa:	001d      	movs	r5, r3
 80018ac:	0022      	movs	r2, r4
 80018ae:	002b      	movs	r3, r5
 80018b0:	f7fe fcb6 	bl	8000220 <__aeabi_uldivmod>
 80018b4:	0002      	movs	r2, r0
 80018b6:	000b      	movs	r3, r1
 80018b8:	0013      	movs	r3, r2
 80018ba:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 80018bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018be:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80018c0:	e00d      	b.n	80018de <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80018c2:	4b09      	ldr	r3, [pc, #36]	; (80018e8 <HAL_RCC_GetSysClockFreq+0x138>)
 80018c4:	685b      	ldr	r3, [r3, #4]
 80018c6:	0b5b      	lsrs	r3, r3, #13
 80018c8:	2207      	movs	r2, #7
 80018ca:	4013      	ands	r3, r2
 80018cc:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80018ce:	6a3b      	ldr	r3, [r7, #32]
 80018d0:	3301      	adds	r3, #1
 80018d2:	2280      	movs	r2, #128	; 0x80
 80018d4:	0212      	lsls	r2, r2, #8
 80018d6:	409a      	lsls	r2, r3
 80018d8:	0013      	movs	r3, r2
 80018da:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80018dc:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80018de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80018e0:	0018      	movs	r0, r3
 80018e2:	46bd      	mov	sp, r7
 80018e4:	b00e      	add	sp, #56	; 0x38
 80018e6:	bdb0      	pop	{r4, r5, r7, pc}
 80018e8:	40021000 	.word	0x40021000
 80018ec:	003d0900 	.word	0x003d0900
 80018f0:	00f42400 	.word	0x00f42400
 80018f4:	007a1200 	.word	0x007a1200
 80018f8:	08001fb8 	.word	0x08001fb8

080018fc <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b086      	sub	sp, #24
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8001904:	2317      	movs	r3, #23
 8001906:	18fb      	adds	r3, r7, r3
 8001908:	2200      	movs	r2, #0
 800190a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	2220      	movs	r2, #32
 8001912:	4013      	ands	r3, r2
 8001914:	d106      	bne.n	8001924 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681a      	ldr	r2, [r3, #0]
 800191a:	2380      	movs	r3, #128	; 0x80
 800191c:	011b      	lsls	r3, r3, #4
 800191e:	4013      	ands	r3, r2
 8001920:	d100      	bne.n	8001924 <HAL_RCCEx_PeriphCLKConfig+0x28>
 8001922:	e104      	b.n	8001b2e <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001924:	4bb1      	ldr	r3, [pc, #708]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001926:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001928:	2380      	movs	r3, #128	; 0x80
 800192a:	055b      	lsls	r3, r3, #21
 800192c:	4013      	ands	r3, r2
 800192e:	d10a      	bne.n	8001946 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001930:	4bae      	ldr	r3, [pc, #696]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001932:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001934:	4bad      	ldr	r3, [pc, #692]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001936:	2180      	movs	r1, #128	; 0x80
 8001938:	0549      	lsls	r1, r1, #21
 800193a:	430a      	orrs	r2, r1
 800193c:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 800193e:	2317      	movs	r3, #23
 8001940:	18fb      	adds	r3, r7, r3
 8001942:	2201      	movs	r2, #1
 8001944:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001946:	4baa      	ldr	r3, [pc, #680]	; (8001bf0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8001948:	681a      	ldr	r2, [r3, #0]
 800194a:	2380      	movs	r3, #128	; 0x80
 800194c:	005b      	lsls	r3, r3, #1
 800194e:	4013      	ands	r3, r2
 8001950:	d11a      	bne.n	8001988 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001952:	4ba7      	ldr	r3, [pc, #668]	; (8001bf0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8001954:	681a      	ldr	r2, [r3, #0]
 8001956:	4ba6      	ldr	r3, [pc, #664]	; (8001bf0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8001958:	2180      	movs	r1, #128	; 0x80
 800195a:	0049      	lsls	r1, r1, #1
 800195c:	430a      	orrs	r2, r1
 800195e:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001960:	f7fe ff9e 	bl	80008a0 <HAL_GetTick>
 8001964:	0003      	movs	r3, r0
 8001966:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001968:	e008      	b.n	800197c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800196a:	f7fe ff99 	bl	80008a0 <HAL_GetTick>
 800196e:	0002      	movs	r2, r0
 8001970:	693b      	ldr	r3, [r7, #16]
 8001972:	1ad3      	subs	r3, r2, r3
 8001974:	2b64      	cmp	r3, #100	; 0x64
 8001976:	d901      	bls.n	800197c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8001978:	2303      	movs	r3, #3
 800197a:	e133      	b.n	8001be4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800197c:	4b9c      	ldr	r3, [pc, #624]	; (8001bf0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800197e:	681a      	ldr	r2, [r3, #0]
 8001980:	2380      	movs	r3, #128	; 0x80
 8001982:	005b      	lsls	r3, r3, #1
 8001984:	4013      	ands	r3, r2
 8001986:	d0f0      	beq.n	800196a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8001988:	4b98      	ldr	r3, [pc, #608]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800198a:	681a      	ldr	r2, [r3, #0]
 800198c:	23c0      	movs	r3, #192	; 0xc0
 800198e:	039b      	lsls	r3, r3, #14
 8001990:	4013      	ands	r3, r2
 8001992:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	685a      	ldr	r2, [r3, #4]
 8001998:	23c0      	movs	r3, #192	; 0xc0
 800199a:	039b      	lsls	r3, r3, #14
 800199c:	4013      	ands	r3, r2
 800199e:	68fa      	ldr	r2, [r7, #12]
 80019a0:	429a      	cmp	r2, r3
 80019a2:	d107      	bne.n	80019b4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	689a      	ldr	r2, [r3, #8]
 80019a8:	23c0      	movs	r3, #192	; 0xc0
 80019aa:	039b      	lsls	r3, r3, #14
 80019ac:	4013      	ands	r3, r2
 80019ae:	68fa      	ldr	r2, [r7, #12]
 80019b0:	429a      	cmp	r2, r3
 80019b2:	d013      	beq.n	80019dc <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	685a      	ldr	r2, [r3, #4]
 80019b8:	23c0      	movs	r3, #192	; 0xc0
 80019ba:	029b      	lsls	r3, r3, #10
 80019bc:	401a      	ands	r2, r3
 80019be:	23c0      	movs	r3, #192	; 0xc0
 80019c0:	029b      	lsls	r3, r3, #10
 80019c2:	429a      	cmp	r2, r3
 80019c4:	d10a      	bne.n	80019dc <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80019c6:	4b89      	ldr	r3, [pc, #548]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80019c8:	681a      	ldr	r2, [r3, #0]
 80019ca:	2380      	movs	r3, #128	; 0x80
 80019cc:	029b      	lsls	r3, r3, #10
 80019ce:	401a      	ands	r2, r3
 80019d0:	2380      	movs	r3, #128	; 0x80
 80019d2:	029b      	lsls	r3, r3, #10
 80019d4:	429a      	cmp	r2, r3
 80019d6:	d101      	bne.n	80019dc <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 80019d8:	2301      	movs	r3, #1
 80019da:	e103      	b.n	8001be4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80019dc:	4b83      	ldr	r3, [pc, #524]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80019de:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80019e0:	23c0      	movs	r3, #192	; 0xc0
 80019e2:	029b      	lsls	r3, r3, #10
 80019e4:	4013      	ands	r3, r2
 80019e6:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d049      	beq.n	8001a82 <HAL_RCCEx_PeriphCLKConfig+0x186>
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	685a      	ldr	r2, [r3, #4]
 80019f2:	23c0      	movs	r3, #192	; 0xc0
 80019f4:	029b      	lsls	r3, r3, #10
 80019f6:	4013      	ands	r3, r2
 80019f8:	68fa      	ldr	r2, [r7, #12]
 80019fa:	429a      	cmp	r2, r3
 80019fc:	d004      	beq.n	8001a08 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	2220      	movs	r2, #32
 8001a04:	4013      	ands	r3, r2
 8001a06:	d10d      	bne.n	8001a24 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	689a      	ldr	r2, [r3, #8]
 8001a0c:	23c0      	movs	r3, #192	; 0xc0
 8001a0e:	029b      	lsls	r3, r3, #10
 8001a10:	4013      	ands	r3, r2
 8001a12:	68fa      	ldr	r2, [r7, #12]
 8001a14:	429a      	cmp	r2, r3
 8001a16:	d034      	beq.n	8001a82 <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681a      	ldr	r2, [r3, #0]
 8001a1c:	2380      	movs	r3, #128	; 0x80
 8001a1e:	011b      	lsls	r3, r3, #4
 8001a20:	4013      	ands	r3, r2
 8001a22:	d02e      	beq.n	8001a82 <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8001a24:	4b71      	ldr	r3, [pc, #452]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001a26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001a28:	4a72      	ldr	r2, [pc, #456]	; (8001bf4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8001a2a:	4013      	ands	r3, r2
 8001a2c:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001a2e:	4b6f      	ldr	r3, [pc, #444]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001a30:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001a32:	4b6e      	ldr	r3, [pc, #440]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001a34:	2180      	movs	r1, #128	; 0x80
 8001a36:	0309      	lsls	r1, r1, #12
 8001a38:	430a      	orrs	r2, r1
 8001a3a:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001a3c:	4b6b      	ldr	r3, [pc, #428]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001a3e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001a40:	4b6a      	ldr	r3, [pc, #424]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001a42:	496d      	ldr	r1, [pc, #436]	; (8001bf8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8001a44:	400a      	ands	r2, r1
 8001a46:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8001a48:	4b68      	ldr	r3, [pc, #416]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001a4a:	68fa      	ldr	r2, [r7, #12]
 8001a4c:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8001a4e:	68fa      	ldr	r2, [r7, #12]
 8001a50:	2380      	movs	r3, #128	; 0x80
 8001a52:	005b      	lsls	r3, r3, #1
 8001a54:	4013      	ands	r3, r2
 8001a56:	d014      	beq.n	8001a82 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a58:	f7fe ff22 	bl	80008a0 <HAL_GetTick>
 8001a5c:	0003      	movs	r3, r0
 8001a5e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001a60:	e009      	b.n	8001a76 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a62:	f7fe ff1d 	bl	80008a0 <HAL_GetTick>
 8001a66:	0002      	movs	r2, r0
 8001a68:	693b      	ldr	r3, [r7, #16]
 8001a6a:	1ad3      	subs	r3, r2, r3
 8001a6c:	4a63      	ldr	r2, [pc, #396]	; (8001bfc <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d901      	bls.n	8001a76 <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8001a72:	2303      	movs	r3, #3
 8001a74:	e0b6      	b.n	8001be4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001a76:	4b5d      	ldr	r3, [pc, #372]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001a78:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001a7a:	2380      	movs	r3, #128	; 0x80
 8001a7c:	009b      	lsls	r3, r3, #2
 8001a7e:	4013      	ands	r3, r2
 8001a80:	d0ef      	beq.n	8001a62 <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681a      	ldr	r2, [r3, #0]
 8001a86:	2380      	movs	r3, #128	; 0x80
 8001a88:	011b      	lsls	r3, r3, #4
 8001a8a:	4013      	ands	r3, r2
 8001a8c:	d01f      	beq.n	8001ace <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	689a      	ldr	r2, [r3, #8]
 8001a92:	23c0      	movs	r3, #192	; 0xc0
 8001a94:	029b      	lsls	r3, r3, #10
 8001a96:	401a      	ands	r2, r3
 8001a98:	23c0      	movs	r3, #192	; 0xc0
 8001a9a:	029b      	lsls	r3, r3, #10
 8001a9c:	429a      	cmp	r2, r3
 8001a9e:	d10c      	bne.n	8001aba <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8001aa0:	4b52      	ldr	r3, [pc, #328]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4a56      	ldr	r2, [pc, #344]	; (8001c00 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8001aa6:	4013      	ands	r3, r2
 8001aa8:	0019      	movs	r1, r3
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	689a      	ldr	r2, [r3, #8]
 8001aae:	23c0      	movs	r3, #192	; 0xc0
 8001ab0:	039b      	lsls	r3, r3, #14
 8001ab2:	401a      	ands	r2, r3
 8001ab4:	4b4d      	ldr	r3, [pc, #308]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001ab6:	430a      	orrs	r2, r1
 8001ab8:	601a      	str	r2, [r3, #0]
 8001aba:	4b4c      	ldr	r3, [pc, #304]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001abc:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	689a      	ldr	r2, [r3, #8]
 8001ac2:	23c0      	movs	r3, #192	; 0xc0
 8001ac4:	029b      	lsls	r3, r3, #10
 8001ac6:	401a      	ands	r2, r3
 8001ac8:	4b48      	ldr	r3, [pc, #288]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001aca:	430a      	orrs	r2, r1
 8001acc:	651a      	str	r2, [r3, #80]	; 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	2220      	movs	r2, #32
 8001ad4:	4013      	ands	r3, r2
 8001ad6:	d01f      	beq.n	8001b18 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	685a      	ldr	r2, [r3, #4]
 8001adc:	23c0      	movs	r3, #192	; 0xc0
 8001ade:	029b      	lsls	r3, r3, #10
 8001ae0:	401a      	ands	r2, r3
 8001ae2:	23c0      	movs	r3, #192	; 0xc0
 8001ae4:	029b      	lsls	r3, r3, #10
 8001ae6:	429a      	cmp	r2, r3
 8001ae8:	d10c      	bne.n	8001b04 <HAL_RCCEx_PeriphCLKConfig+0x208>
 8001aea:	4b40      	ldr	r3, [pc, #256]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	4a44      	ldr	r2, [pc, #272]	; (8001c00 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8001af0:	4013      	ands	r3, r2
 8001af2:	0019      	movs	r1, r3
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	685a      	ldr	r2, [r3, #4]
 8001af8:	23c0      	movs	r3, #192	; 0xc0
 8001afa:	039b      	lsls	r3, r3, #14
 8001afc:	401a      	ands	r2, r3
 8001afe:	4b3b      	ldr	r3, [pc, #236]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001b00:	430a      	orrs	r2, r1
 8001b02:	601a      	str	r2, [r3, #0]
 8001b04:	4b39      	ldr	r3, [pc, #228]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001b06:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	685a      	ldr	r2, [r3, #4]
 8001b0c:	23c0      	movs	r3, #192	; 0xc0
 8001b0e:	029b      	lsls	r3, r3, #10
 8001b10:	401a      	ands	r2, r3
 8001b12:	4b36      	ldr	r3, [pc, #216]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001b14:	430a      	orrs	r2, r1
 8001b16:	651a      	str	r2, [r3, #80]	; 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001b18:	2317      	movs	r3, #23
 8001b1a:	18fb      	adds	r3, r7, r3
 8001b1c:	781b      	ldrb	r3, [r3, #0]
 8001b1e:	2b01      	cmp	r3, #1
 8001b20:	d105      	bne.n	8001b2e <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b22:	4b32      	ldr	r3, [pc, #200]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001b24:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001b26:	4b31      	ldr	r3, [pc, #196]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001b28:	4936      	ldr	r1, [pc, #216]	; (8001c04 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8001b2a:	400a      	ands	r2, r1
 8001b2c:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	2201      	movs	r2, #1
 8001b34:	4013      	ands	r3, r2
 8001b36:	d009      	beq.n	8001b4c <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001b38:	4b2c      	ldr	r3, [pc, #176]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001b3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b3c:	2203      	movs	r2, #3
 8001b3e:	4393      	bics	r3, r2
 8001b40:	0019      	movs	r1, r3
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	68da      	ldr	r2, [r3, #12]
 8001b46:	4b29      	ldr	r3, [pc, #164]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001b48:	430a      	orrs	r2, r1
 8001b4a:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	2202      	movs	r2, #2
 8001b52:	4013      	ands	r3, r2
 8001b54:	d009      	beq.n	8001b6a <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001b56:	4b25      	ldr	r3, [pc, #148]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001b58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b5a:	220c      	movs	r2, #12
 8001b5c:	4393      	bics	r3, r2
 8001b5e:	0019      	movs	r1, r3
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	691a      	ldr	r2, [r3, #16]
 8001b64:	4b21      	ldr	r3, [pc, #132]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001b66:	430a      	orrs	r2, r1
 8001b68:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	2204      	movs	r2, #4
 8001b70:	4013      	ands	r3, r2
 8001b72:	d009      	beq.n	8001b88 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001b74:	4b1d      	ldr	r3, [pc, #116]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001b76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b78:	4a23      	ldr	r2, [pc, #140]	; (8001c08 <HAL_RCCEx_PeriphCLKConfig+0x30c>)
 8001b7a:	4013      	ands	r3, r2
 8001b7c:	0019      	movs	r1, r3
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	695a      	ldr	r2, [r3, #20]
 8001b82:	4b1a      	ldr	r3, [pc, #104]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001b84:	430a      	orrs	r2, r1
 8001b86:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	2208      	movs	r2, #8
 8001b8e:	4013      	ands	r3, r2
 8001b90:	d009      	beq.n	8001ba6 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001b92:	4b16      	ldr	r3, [pc, #88]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001b94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b96:	4a1d      	ldr	r2, [pc, #116]	; (8001c0c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001b98:	4013      	ands	r3, r2
 8001b9a:	0019      	movs	r1, r3
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	699a      	ldr	r2, [r3, #24]
 8001ba0:	4b12      	ldr	r3, [pc, #72]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001ba2:	430a      	orrs	r2, r1
 8001ba4:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	2240      	movs	r2, #64	; 0x40
 8001bac:	4013      	ands	r3, r2
 8001bae:	d009      	beq.n	8001bc4 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001bb0:	4b0e      	ldr	r3, [pc, #56]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001bb2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bb4:	4a16      	ldr	r2, [pc, #88]	; (8001c10 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8001bb6:	4013      	ands	r3, r2
 8001bb8:	0019      	movs	r1, r3
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	6a1a      	ldr	r2, [r3, #32]
 8001bbe:	4b0b      	ldr	r3, [pc, #44]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001bc0:	430a      	orrs	r2, r1
 8001bc2:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	2280      	movs	r2, #128	; 0x80
 8001bca:	4013      	ands	r3, r2
 8001bcc:	d009      	beq.n	8001be2 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8001bce:	4b07      	ldr	r3, [pc, #28]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001bd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bd2:	4a10      	ldr	r2, [pc, #64]	; (8001c14 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8001bd4:	4013      	ands	r3, r2
 8001bd6:	0019      	movs	r1, r3
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	69da      	ldr	r2, [r3, #28]
 8001bdc:	4b03      	ldr	r3, [pc, #12]	; (8001bec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001bde:	430a      	orrs	r2, r1
 8001be0:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8001be2:	2300      	movs	r3, #0
}
 8001be4:	0018      	movs	r0, r3
 8001be6:	46bd      	mov	sp, r7
 8001be8:	b006      	add	sp, #24
 8001bea:	bd80      	pop	{r7, pc}
 8001bec:	40021000 	.word	0x40021000
 8001bf0:	40007000 	.word	0x40007000
 8001bf4:	fffcffff 	.word	0xfffcffff
 8001bf8:	fff7ffff 	.word	0xfff7ffff
 8001bfc:	00001388 	.word	0x00001388
 8001c00:	ffcfffff 	.word	0xffcfffff
 8001c04:	efffffff 	.word	0xefffffff
 8001c08:	fffff3ff 	.word	0xfffff3ff
 8001c0c:	ffffcfff 	.word	0xffffcfff
 8001c10:	fbffffff 	.word	0xfbffffff
 8001c14:	fff3ffff 	.word	0xfff3ffff

08001c18 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8001c18:	b5b0      	push	{r4, r5, r7, lr}
 8001c1a:	b084      	sub	sp, #16
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001c20:	230f      	movs	r3, #15
 8001c22:	18fb      	adds	r3, r7, r3
 8001c24:	2201      	movs	r2, #1
 8001c26:	701a      	strb	r2, [r3, #0]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d101      	bne.n	8001c32 <HAL_RTC_Init+0x1a>
  {
    return HAL_ERROR;
 8001c2e:	2301      	movs	r3, #1
 8001c30:	e088      	b.n	8001d44 <HAL_RTC_Init+0x12c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	2221      	movs	r2, #33	; 0x21
 8001c36:	5c9b      	ldrb	r3, [r3, r2]
 8001c38:	b2db      	uxtb	r3, r3
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d107      	bne.n	8001c4e <HAL_RTC_Init+0x36>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	2220      	movs	r2, #32
 8001c42:	2100      	movs	r1, #0
 8001c44:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	0018      	movs	r0, r3
 8001c4a:	f7fe fd4f 	bl	80006ec <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	2221      	movs	r2, #33	; 0x21
 8001c52:	2102      	movs	r1, #2
 8001c54:	5499      	strb	r1, [r3, r2]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	68db      	ldr	r3, [r3, #12]
 8001c5c:	2210      	movs	r2, #16
 8001c5e:	4013      	ands	r3, r2
 8001c60:	2b10      	cmp	r3, #16
 8001c62:	d05f      	beq.n	8001d24 <HAL_RTC_Init+0x10c>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	22ca      	movs	r2, #202	; 0xca
 8001c6a:	625a      	str	r2, [r3, #36]	; 0x24
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	2253      	movs	r2, #83	; 0x53
 8001c72:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8001c74:	250f      	movs	r5, #15
 8001c76:	197c      	adds	r4, r7, r5
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	0018      	movs	r0, r3
 8001c7c:	f000 f8e6 	bl	8001e4c <RTC_EnterInitMode>
 8001c80:	0003      	movs	r3, r0
 8001c82:	7023      	strb	r3, [r4, #0]

    if (status == HAL_OK)
 8001c84:	0028      	movs	r0, r5
 8001c86:	183b      	adds	r3, r7, r0
 8001c88:	781b      	ldrb	r3, [r3, #0]
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d12c      	bne.n	8001ce8 <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	689a      	ldr	r2, [r3, #8]
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	492c      	ldr	r1, [pc, #176]	; (8001d4c <HAL_RTC_Init+0x134>)
 8001c9a:	400a      	ands	r2, r1
 8001c9c:	609a      	str	r2, [r3, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	6899      	ldr	r1, [r3, #8]
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	685a      	ldr	r2, [r3, #4]
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	691b      	ldr	r3, [r3, #16]
 8001cac:	431a      	orrs	r2, r3
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	699b      	ldr	r3, [r3, #24]
 8001cb2:	431a      	orrs	r2, r3
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	430a      	orrs	r2, r1
 8001cba:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	687a      	ldr	r2, [r7, #4]
 8001cc2:	68d2      	ldr	r2, [r2, #12]
 8001cc4:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	6919      	ldr	r1, [r3, #16]
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	689b      	ldr	r3, [r3, #8]
 8001cd0:	041a      	lsls	r2, r3, #16
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	430a      	orrs	r2, r1
 8001cd8:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8001cda:	183c      	adds	r4, r7, r0
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	0018      	movs	r0, r3
 8001ce0:	f000 f8f8 	bl	8001ed4 <RTC_ExitInitMode>
 8001ce4:	0003      	movs	r3, r0
 8001ce6:	7023      	strb	r3, [r4, #0]
    }

    if (status == HAL_OK)
 8001ce8:	230f      	movs	r3, #15
 8001cea:	18fb      	adds	r3, r7, r3
 8001cec:	781b      	ldrb	r3, [r3, #0]
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d113      	bne.n	8001d1a <HAL_RTC_Init+0x102>
    {
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	2103      	movs	r1, #3
 8001cfe:	438a      	bics	r2, r1
 8001d00:	64da      	str	r2, [r3, #76]	; 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	69da      	ldr	r2, [r3, #28]
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	695b      	ldr	r3, [r3, #20]
 8001d10:	431a      	orrs	r2, r3
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	430a      	orrs	r2, r1
 8001d18:	64da      	str	r2, [r3, #76]	; 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	22ff      	movs	r2, #255	; 0xff
 8001d20:	625a      	str	r2, [r3, #36]	; 0x24
 8001d22:	e003      	b.n	8001d2c <HAL_RTC_Init+0x114>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8001d24:	230f      	movs	r3, #15
 8001d26:	18fb      	adds	r3, r7, r3
 8001d28:	2200      	movs	r2, #0
 8001d2a:	701a      	strb	r2, [r3, #0]
  }

  if (status == HAL_OK)
 8001d2c:	230f      	movs	r3, #15
 8001d2e:	18fb      	adds	r3, r7, r3
 8001d30:	781b      	ldrb	r3, [r3, #0]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d103      	bne.n	8001d3e <HAL_RTC_Init+0x126>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2221      	movs	r2, #33	; 0x21
 8001d3a:	2101      	movs	r1, #1
 8001d3c:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8001d3e:	230f      	movs	r3, #15
 8001d40:	18fb      	adds	r3, r7, r3
 8001d42:	781b      	ldrb	r3, [r3, #0]
}
 8001d44:	0018      	movs	r0, r3
 8001d46:	46bd      	mov	sp, r7
 8001d48:	b004      	add	sp, #16
 8001d4a:	bdb0      	pop	{r4, r5, r7, pc}
 8001d4c:	ff8fffbf 	.word	0xff8fffbf

08001d50 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b082      	sub	sp, #8
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8001d58:	4b21      	ldr	r3, [pc, #132]	; (8001de0 <HAL_RTC_AlarmIRQHandler+0x90>)
 8001d5a:	2280      	movs	r2, #128	; 0x80
 8001d5c:	0292      	lsls	r2, r2, #10
 8001d5e:	615a      	str	r2, [r3, #20]

  /* Get the Alarm A interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	689a      	ldr	r2, [r3, #8]
 8001d66:	2380      	movs	r3, #128	; 0x80
 8001d68:	015b      	lsls	r3, r3, #5
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	d014      	beq.n	8001d98 <HAL_RTC_AlarmIRQHandler+0x48>
  {
    /* Get the pending status of the Alarm A Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	68da      	ldr	r2, [r3, #12]
 8001d74:	2380      	movs	r3, #128	; 0x80
 8001d76:	005b      	lsls	r3, r3, #1
 8001d78:	4013      	ands	r3, r2
 8001d7a:	d00d      	beq.n	8001d98 <HAL_RTC_AlarmIRQHandler+0x48>
    {
      /* Clear the Alarm A interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	68db      	ldr	r3, [r3, #12]
 8001d82:	22ff      	movs	r2, #255	; 0xff
 8001d84:	401a      	ands	r2, r3
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4916      	ldr	r1, [pc, #88]	; (8001de4 <HAL_RTC_AlarmIRQHandler+0x94>)
 8001d8c:	430a      	orrs	r2, r1
 8001d8e:	60da      	str	r2, [r3, #12]

      /* Alarm A callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	0018      	movs	r0, r3
 8001d94:	f000 f82a 	bl	8001dec <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the Alarm B interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	689a      	ldr	r2, [r3, #8]
 8001d9e:	2380      	movs	r3, #128	; 0x80
 8001da0:	019b      	lsls	r3, r3, #6
 8001da2:	4013      	ands	r3, r2
 8001da4:	d014      	beq.n	8001dd0 <HAL_RTC_AlarmIRQHandler+0x80>
  {
    /* Get the pending status of the Alarm B Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	68da      	ldr	r2, [r3, #12]
 8001dac:	2380      	movs	r3, #128	; 0x80
 8001dae:	009b      	lsls	r3, r3, #2
 8001db0:	4013      	ands	r3, r2
 8001db2:	d00d      	beq.n	8001dd0 <HAL_RTC_AlarmIRQHandler+0x80>
    {
      /* Clear the Alarm B interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	68db      	ldr	r3, [r3, #12]
 8001dba:	22ff      	movs	r2, #255	; 0xff
 8001dbc:	401a      	ands	r2, r3
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	4909      	ldr	r1, [pc, #36]	; (8001de8 <HAL_RTC_AlarmIRQHandler+0x98>)
 8001dc4:	430a      	orrs	r2, r1
 8001dc6:	60da      	str	r2, [r3, #12]

      /* Alarm B callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	0018      	movs	r0, r3
 8001dcc:	f000 f8ac 	bl	8001f28 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	2221      	movs	r2, #33	; 0x21
 8001dd4:	2101      	movs	r1, #1
 8001dd6:	5499      	strb	r1, [r3, r2]
}
 8001dd8:	46c0      	nop			; (mov r8, r8)
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	b002      	add	sp, #8
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	40010400 	.word	0x40010400
 8001de4:	fffffe7f 	.word	0xfffffe7f
 8001de8:	fffffd7f 	.word	0xfffffd7f

08001dec <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b082      	sub	sp, #8
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 8001df4:	46c0      	nop			; (mov r8, r8)
 8001df6:	46bd      	mov	sp, r7
 8001df8:	b002      	add	sp, #8
 8001dfa:	bd80      	pop	{r7, pc}

08001dfc <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b084      	sub	sp, #16
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001e04:	2300      	movs	r3, #0
 8001e06:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a0e      	ldr	r2, [pc, #56]	; (8001e48 <HAL_RTC_WaitForSynchro+0x4c>)
 8001e0e:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001e10:	f7fe fd46 	bl	80008a0 <HAL_GetTick>
 8001e14:	0003      	movs	r3, r0
 8001e16:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8001e18:	e00a      	b.n	8001e30 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8001e1a:	f7fe fd41 	bl	80008a0 <HAL_GetTick>
 8001e1e:	0002      	movs	r2, r0
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	1ad2      	subs	r2, r2, r3
 8001e24:	23fa      	movs	r3, #250	; 0xfa
 8001e26:	009b      	lsls	r3, r3, #2
 8001e28:	429a      	cmp	r2, r3
 8001e2a:	d901      	bls.n	8001e30 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8001e2c:	2303      	movs	r3, #3
 8001e2e:	e006      	b.n	8001e3e <HAL_RTC_WaitForSynchro+0x42>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	68db      	ldr	r3, [r3, #12]
 8001e36:	2220      	movs	r2, #32
 8001e38:	4013      	ands	r3, r2
 8001e3a:	d0ee      	beq.n	8001e1a <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 8001e3c:	2300      	movs	r3, #0
}
 8001e3e:	0018      	movs	r0, r3
 8001e40:	46bd      	mov	sp, r7
 8001e42:	b004      	add	sp, #16
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	46c0      	nop			; (mov r8, r8)
 8001e48:	00017f5f 	.word	0x00017f5f

08001e4c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b084      	sub	sp, #16
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001e54:	2300      	movs	r3, #0
 8001e56:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8001e58:	230f      	movs	r3, #15
 8001e5a:	18fb      	adds	r3, r7, r3
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	701a      	strb	r2, [r3, #0]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	68db      	ldr	r3, [r3, #12]
 8001e66:	2240      	movs	r2, #64	; 0x40
 8001e68:	4013      	ands	r3, r2
 8001e6a:	d12c      	bne.n	8001ec6 <RTC_EnterInitMode+0x7a>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	68da      	ldr	r2, [r3, #12]
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	2180      	movs	r1, #128	; 0x80
 8001e78:	430a      	orrs	r2, r1
 8001e7a:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001e7c:	f7fe fd10 	bl	80008a0 <HAL_GetTick>
 8001e80:	0003      	movs	r3, r0
 8001e82:	60bb      	str	r3, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8001e84:	e014      	b.n	8001eb0 <RTC_EnterInitMode+0x64>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8001e86:	f7fe fd0b 	bl	80008a0 <HAL_GetTick>
 8001e8a:	0002      	movs	r2, r0
 8001e8c:	68bb      	ldr	r3, [r7, #8]
 8001e8e:	1ad2      	subs	r2, r2, r3
 8001e90:	200f      	movs	r0, #15
 8001e92:	183b      	adds	r3, r7, r0
 8001e94:	1839      	adds	r1, r7, r0
 8001e96:	7809      	ldrb	r1, [r1, #0]
 8001e98:	7019      	strb	r1, [r3, #0]
 8001e9a:	23fa      	movs	r3, #250	; 0xfa
 8001e9c:	009b      	lsls	r3, r3, #2
 8001e9e:	429a      	cmp	r2, r3
 8001ea0:	d906      	bls.n	8001eb0 <RTC_EnterInitMode+0x64>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	2221      	movs	r2, #33	; 0x21
 8001ea6:	2104      	movs	r1, #4
 8001ea8:	5499      	strb	r1, [r3, r2]
        status = HAL_ERROR;
 8001eaa:	183b      	adds	r3, r7, r0
 8001eac:	2201      	movs	r2, #1
 8001eae:	701a      	strb	r2, [r3, #0]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	68db      	ldr	r3, [r3, #12]
 8001eb6:	2240      	movs	r2, #64	; 0x40
 8001eb8:	4013      	ands	r3, r2
 8001eba:	d104      	bne.n	8001ec6 <RTC_EnterInitMode+0x7a>
 8001ebc:	230f      	movs	r3, #15
 8001ebe:	18fb      	adds	r3, r7, r3
 8001ec0:	781b      	ldrb	r3, [r3, #0]
 8001ec2:	2b01      	cmp	r3, #1
 8001ec4:	d1df      	bne.n	8001e86 <RTC_EnterInitMode+0x3a>
      }
    }
  }

  return status;
 8001ec6:	230f      	movs	r3, #15
 8001ec8:	18fb      	adds	r3, r7, r3
 8001eca:	781b      	ldrb	r3, [r3, #0]
}
 8001ecc:	0018      	movs	r0, r3
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	b004      	add	sp, #16
 8001ed2:	bd80      	pop	{r7, pc}

08001ed4 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8001ed4:	b590      	push	{r4, r7, lr}
 8001ed6:	b085      	sub	sp, #20
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001edc:	240f      	movs	r4, #15
 8001ede:	193b      	adds	r3, r7, r4
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	701a      	strb	r2, [r3, #0]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	68da      	ldr	r2, [r3, #12]
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	2180      	movs	r1, #128	; 0x80
 8001ef0:	438a      	bics	r2, r1
 8001ef2:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	689b      	ldr	r3, [r3, #8]
 8001efa:	2220      	movs	r2, #32
 8001efc:	4013      	ands	r3, r2
 8001efe:	d10c      	bne.n	8001f1a <RTC_ExitInitMode+0x46>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	0018      	movs	r0, r3
 8001f04:	f7ff ff7a 	bl	8001dfc <HAL_RTC_WaitForSynchro>
 8001f08:	1e03      	subs	r3, r0, #0
 8001f0a:	d006      	beq.n	8001f1a <RTC_ExitInitMode+0x46>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2221      	movs	r2, #33	; 0x21
 8001f10:	2104      	movs	r1, #4
 8001f12:	5499      	strb	r1, [r3, r2]
      status = HAL_ERROR;
 8001f14:	193b      	adds	r3, r7, r4
 8001f16:	2201      	movs	r2, #1
 8001f18:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 8001f1a:	230f      	movs	r3, #15
 8001f1c:	18fb      	adds	r3, r7, r3
 8001f1e:	781b      	ldrb	r3, [r3, #0]
}
 8001f20:	0018      	movs	r0, r3
 8001f22:	46bd      	mov	sp, r7
 8001f24:	b005      	add	sp, #20
 8001f26:	bd90      	pop	{r4, r7, pc}

08001f28 <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b082      	sub	sp, #8
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8001f30:	46c0      	nop			; (mov r8, r8)
 8001f32:	46bd      	mov	sp, r7
 8001f34:	b002      	add	sp, #8
 8001f36:	bd80      	pop	{r7, pc}

08001f38 <__libc_init_array>:
 8001f38:	b570      	push	{r4, r5, r6, lr}
 8001f3a:	2600      	movs	r6, #0
 8001f3c:	4d0c      	ldr	r5, [pc, #48]	; (8001f70 <__libc_init_array+0x38>)
 8001f3e:	4c0d      	ldr	r4, [pc, #52]	; (8001f74 <__libc_init_array+0x3c>)
 8001f40:	1b64      	subs	r4, r4, r5
 8001f42:	10a4      	asrs	r4, r4, #2
 8001f44:	42a6      	cmp	r6, r4
 8001f46:	d109      	bne.n	8001f5c <__libc_init_array+0x24>
 8001f48:	2600      	movs	r6, #0
 8001f4a:	f000 f821 	bl	8001f90 <_init>
 8001f4e:	4d0a      	ldr	r5, [pc, #40]	; (8001f78 <__libc_init_array+0x40>)
 8001f50:	4c0a      	ldr	r4, [pc, #40]	; (8001f7c <__libc_init_array+0x44>)
 8001f52:	1b64      	subs	r4, r4, r5
 8001f54:	10a4      	asrs	r4, r4, #2
 8001f56:	42a6      	cmp	r6, r4
 8001f58:	d105      	bne.n	8001f66 <__libc_init_array+0x2e>
 8001f5a:	bd70      	pop	{r4, r5, r6, pc}
 8001f5c:	00b3      	lsls	r3, r6, #2
 8001f5e:	58eb      	ldr	r3, [r5, r3]
 8001f60:	4798      	blx	r3
 8001f62:	3601      	adds	r6, #1
 8001f64:	e7ee      	b.n	8001f44 <__libc_init_array+0xc>
 8001f66:	00b3      	lsls	r3, r6, #2
 8001f68:	58eb      	ldr	r3, [r5, r3]
 8001f6a:	4798      	blx	r3
 8001f6c:	3601      	adds	r6, #1
 8001f6e:	e7f2      	b.n	8001f56 <__libc_init_array+0x1e>
 8001f70:	08001fcc 	.word	0x08001fcc
 8001f74:	08001fcc 	.word	0x08001fcc
 8001f78:	08001fcc 	.word	0x08001fcc
 8001f7c:	08001fd0 	.word	0x08001fd0

08001f80 <memset>:
 8001f80:	0003      	movs	r3, r0
 8001f82:	1882      	adds	r2, r0, r2
 8001f84:	4293      	cmp	r3, r2
 8001f86:	d100      	bne.n	8001f8a <memset+0xa>
 8001f88:	4770      	bx	lr
 8001f8a:	7019      	strb	r1, [r3, #0]
 8001f8c:	3301      	adds	r3, #1
 8001f8e:	e7f9      	b.n	8001f84 <memset+0x4>

08001f90 <_init>:
 8001f90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f92:	46c0      	nop			; (mov r8, r8)
 8001f94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001f96:	bc08      	pop	{r3}
 8001f98:	469e      	mov	lr, r3
 8001f9a:	4770      	bx	lr

08001f9c <_fini>:
 8001f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f9e:	46c0      	nop			; (mov r8, r8)
 8001fa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001fa2:	bc08      	pop	{r3}
 8001fa4:	469e      	mov	lr, r3
 8001fa6:	4770      	bx	lr
