# MIPS 5-Stage Pipeline
MIPS 5-Stage Pipeline
Implementing a 5-Stage Pipeline based on the MIPS (Microprocessor without Interlocked Pipeline Stages) architecture. 
This project is aimed at enhancing understanding of computer architecture and microprocessor design principles.

# Hardware & Software Setup
* Pynq-z2 Board
* Ubuntu 18.04
* Vivado 2022.1

## Implementation

### Instruction Fetch (IF) Stage
<img width="700" alt="스크린샷 2024-03-03 오후 1 29 21" src="https://github.com/nam2934/mips_5stage_pipeline/assets/41818011/b8258727-d638-4e88-aeff-2cddfbaa1230">

### Instruction Decode (ID) Stage
<img width="700" alt="스크린샷 2024-03-03 오후 1 30 53" src="https://github.com/nam2934/mips_5stage_pipeline/assets/41818011/b960d17d-072b-4d14-ac68-645d1f9dd8f4">

### Execute (EX) Stage
<img width="852" alt="스크린샷 2024-03-03 오후 1 31 45" src="https://github.com/nam2934/mips_5stage_pipeline/assets/41818011/44ecdc1e-4b74-4182-a6cd-5883a6bcf8d8">

### Memory Access (MEM) Stage
<img width="662" alt="스크린샷 2024-03-03 오후 1 32 23" src="https://github.com/nam2934/mips_5stage_pipeline/assets/41818011/5cfe21df-5467-4fbb-b226-bfdbde4759cc">

### Write Back (WB) Stage
<img width="309" alt="스크린샷 2024-03-03 오후 1 32 47" src="https://github.com/nam2934/mips_5stage_pipeline/assets/41818011/9dc6f484-7d48-4a89-89d8-8a21bb76e682">

### Control Stage
<img width="487" alt="스크린샷 2024-03-03 오후 1 37 37" src="https://github.com/nam2934/mips_5stage_pipeline/assets/41818011/e91d4fa5-ff5e-4f02-b641-1b5b430703f7">

### Source
* Mips_simulation.srcs/sources_1/new/

### Block Design
<img width="1139" alt="스크린샷 2024-03-03 오후 1 42 16" src="https://github.com/nam2934/mips_5stage_pipeline/assets/41818011/26b53a84-0727-4307-86c7-5bd10c73fb1a">
