#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x26aade0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2687160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x26d1070 .functor NOT 1, L_0x26d3c70, C4<0>, C4<0>, C4<0>;
L_0x26d3a00 .functor XOR 5, L_0x26d38c0, L_0x26d3960, C4<00000>, C4<00000>;
L_0x26d3b60 .functor XOR 5, L_0x26d3a00, L_0x26d3ac0, C4<00000>, C4<00000>;
v0x26d03f0_0 .net *"_ivl_10", 4 0, L_0x26d3ac0;  1 drivers
v0x26d04f0_0 .net *"_ivl_12", 4 0, L_0x26d3b60;  1 drivers
v0x26d05d0_0 .net *"_ivl_2", 4 0, L_0x26d3820;  1 drivers
v0x26d0690_0 .net *"_ivl_4", 4 0, L_0x26d38c0;  1 drivers
v0x26d0770_0 .net *"_ivl_6", 4 0, L_0x26d3960;  1 drivers
v0x26d08a0_0 .net *"_ivl_8", 4 0, L_0x26d3a00;  1 drivers
v0x26d0980_0 .var "clk", 0 0;
v0x26d0a20_0 .var/2u "stats1", 159 0;
v0x26d0ae0_0 .var/2u "strobe", 0 0;
v0x26d0c30_0 .net "sum_dut", 4 0, L_0x26d3640;  1 drivers
v0x26d0cf0_0 .net "sum_ref", 4 0, L_0x26d13e0;  1 drivers
v0x26d0d90_0 .net "tb_match", 0 0, L_0x26d3c70;  1 drivers
v0x26d0e30_0 .net "tb_mismatch", 0 0, L_0x26d1070;  1 drivers
v0x26d0ef0_0 .net "x", 3 0, v0x26cc840_0;  1 drivers
v0x26d0fb0_0 .net "y", 3 0, v0x26cc900_0;  1 drivers
L_0x26d3820 .concat [ 5 0 0 0], L_0x26d13e0;
L_0x26d38c0 .concat [ 5 0 0 0], L_0x26d13e0;
L_0x26d3960 .concat [ 5 0 0 0], L_0x26d3640;
L_0x26d3ac0 .concat [ 5 0 0 0], L_0x26d13e0;
L_0x26d3c70 .cmp/eeq 5, L_0x26d3820, L_0x26d3b60;
S_0x2690d10 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x2687160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x2696950_0 .net *"_ivl_0", 4 0, L_0x26d1100;  1 drivers
L_0x7f4c38e22018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x26940e0_0 .net *"_ivl_3", 0 0, L_0x7f4c38e22018;  1 drivers
v0x2691840_0 .net *"_ivl_4", 4 0, L_0x26d1260;  1 drivers
L_0x7f4c38e22060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x26cc0f0_0 .net *"_ivl_7", 0 0, L_0x7f4c38e22060;  1 drivers
v0x26cc1d0_0 .net "sum", 4 0, L_0x26d13e0;  alias, 1 drivers
v0x26cc300_0 .net "x", 3 0, v0x26cc840_0;  alias, 1 drivers
v0x26cc3e0_0 .net "y", 3 0, v0x26cc900_0;  alias, 1 drivers
L_0x26d1100 .concat [ 4 1 0 0], v0x26cc840_0, L_0x7f4c38e22018;
L_0x26d1260 .concat [ 4 1 0 0], v0x26cc900_0, L_0x7f4c38e22060;
L_0x26d13e0 .arith/sum 5, L_0x26d1100, L_0x26d1260;
S_0x26cc540 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x2687160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x26cc760_0 .net "clk", 0 0, v0x26d0980_0;  1 drivers
v0x26cc840_0 .var "x", 3 0;
v0x26cc900_0 .var "y", 3 0;
E_0x269a650/0 .event negedge, v0x26cc760_0;
E_0x269a650/1 .event posedge, v0x26cc760_0;
E_0x269a650 .event/or E_0x269a650/0, E_0x269a650/1;
S_0x26cc9e0 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x2687160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x26cfba0_0 .net "c1", 0 0, L_0x26d1a40;  1 drivers
v0x26cfc60_0 .net "c2", 0 0, L_0x26d2230;  1 drivers
v0x26cfd70_0 .net "c3", 0 0, L_0x26d2a10;  1 drivers
v0x26cfe60_0 .net "sum", 4 0, L_0x26d3640;  alias, 1 drivers
v0x26cff00_0 .net "x", 3 0, v0x26cc840_0;  alias, 1 drivers
v0x26d0060_0 .net "y", 3 0, v0x26cc900_0;  alias, 1 drivers
L_0x26d1b50 .part v0x26cc840_0, 0, 1;
L_0x26d1c80 .part v0x26cc900_0, 0, 1;
L_0x26d2340 .part v0x26cc840_0, 1, 1;
L_0x26d2470 .part v0x26cc900_0, 1, 1;
L_0x26d2b20 .part v0x26cc840_0, 2, 1;
L_0x26d2c50 .part v0x26cc900_0, 2, 1;
L_0x26d3310 .part v0x26cc840_0, 3, 1;
L_0x26d3440 .part v0x26cc900_0, 3, 1;
LS_0x26d3640_0_0 .concat8 [ 1 1 1 1], L_0x26d1590, L_0x26d1eb0, L_0x26d2640, L_0x26d2e30;
LS_0x26d3640_0_4 .concat8 [ 1 0 0 0], L_0x26d3200;
L_0x26d3640 .concat8 [ 4 1 0 0], LS_0x26d3640_0_0, LS_0x26d3640_0_4;
S_0x26ccbc0 .scope module, "FA0" "full_adder" 4 9, 4 42 0, S_0x26cc9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x26d1480 .functor XOR 1, L_0x26d1b50, L_0x26d1c80, C4<0>, C4<0>;
L_0x7f4c38e220a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x26d1590 .functor XOR 1, L_0x26d1480, L_0x7f4c38e220a8, C4<0>, C4<0>;
L_0x26d1650 .functor AND 1, L_0x26d1b50, L_0x26d1c80, C4<1>, C4<1>;
L_0x26d1790 .functor AND 1, L_0x26d1b50, L_0x7f4c38e220a8, C4<1>, C4<1>;
L_0x26d1880 .functor OR 1, L_0x26d1650, L_0x26d1790, C4<0>, C4<0>;
L_0x26d1990 .functor AND 1, L_0x26d1c80, L_0x7f4c38e220a8, C4<1>, C4<1>;
L_0x26d1a40 .functor OR 1, L_0x26d1880, L_0x26d1990, C4<0>, C4<0>;
v0x26cce50_0 .net *"_ivl_0", 0 0, L_0x26d1480;  1 drivers
v0x26ccf50_0 .net *"_ivl_10", 0 0, L_0x26d1990;  1 drivers
v0x26cd030_0 .net *"_ivl_4", 0 0, L_0x26d1650;  1 drivers
v0x26cd120_0 .net *"_ivl_6", 0 0, L_0x26d1790;  1 drivers
v0x26cd200_0 .net *"_ivl_8", 0 0, L_0x26d1880;  1 drivers
v0x26cd330_0 .net "a", 0 0, L_0x26d1b50;  1 drivers
v0x26cd3f0_0 .net "b", 0 0, L_0x26d1c80;  1 drivers
v0x26cd4b0_0 .net "cin", 0 0, L_0x7f4c38e220a8;  1 drivers
v0x26cd570_0 .net "cout", 0 0, L_0x26d1a40;  alias, 1 drivers
v0x26cd630_0 .net "sum", 0 0, L_0x26d1590;  1 drivers
S_0x26cd790 .scope module, "FA1" "full_adder" 4 17, 4 42 0, S_0x26cc9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x26d1e40 .functor XOR 1, L_0x26d2340, L_0x26d2470, C4<0>, C4<0>;
L_0x26d1eb0 .functor XOR 1, L_0x26d1e40, L_0x26d1a40, C4<0>, C4<0>;
L_0x26d1fb0 .functor AND 1, L_0x26d2340, L_0x26d2470, C4<1>, C4<1>;
L_0x26d2020 .functor AND 1, L_0x26d2340, L_0x26d1a40, C4<1>, C4<1>;
L_0x26d20c0 .functor OR 1, L_0x26d1fb0, L_0x26d2020, C4<0>, C4<0>;
L_0x26d2180 .functor AND 1, L_0x26d2470, L_0x26d1a40, C4<1>, C4<1>;
L_0x26d2230 .functor OR 1, L_0x26d20c0, L_0x26d2180, C4<0>, C4<0>;
v0x26cd9f0_0 .net *"_ivl_0", 0 0, L_0x26d1e40;  1 drivers
v0x26cdad0_0 .net *"_ivl_10", 0 0, L_0x26d2180;  1 drivers
v0x26cdbb0_0 .net *"_ivl_4", 0 0, L_0x26d1fb0;  1 drivers
v0x26cdca0_0 .net *"_ivl_6", 0 0, L_0x26d2020;  1 drivers
v0x26cdd80_0 .net *"_ivl_8", 0 0, L_0x26d20c0;  1 drivers
v0x26cdeb0_0 .net "a", 0 0, L_0x26d2340;  1 drivers
v0x26cdf70_0 .net "b", 0 0, L_0x26d2470;  1 drivers
v0x26ce030_0 .net "cin", 0 0, L_0x26d1a40;  alias, 1 drivers
v0x26ce0d0_0 .net "cout", 0 0, L_0x26d2230;  alias, 1 drivers
v0x26ce200_0 .net "sum", 0 0, L_0x26d1eb0;  1 drivers
S_0x26ce390 .scope module, "FA2" "full_adder" 4 25, 4 42 0, S_0x26cc9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x26d25d0 .functor XOR 1, L_0x26d2b20, L_0x26d2c50, C4<0>, C4<0>;
L_0x26d2640 .functor XOR 1, L_0x26d25d0, L_0x26d2230, C4<0>, C4<0>;
L_0x26d2740 .functor AND 1, L_0x26d2b20, L_0x26d2c50, C4<1>, C4<1>;
L_0x26d27b0 .functor AND 1, L_0x26d2b20, L_0x26d2230, C4<1>, C4<1>;
L_0x26d2850 .functor OR 1, L_0x26d2740, L_0x26d27b0, C4<0>, C4<0>;
L_0x26d2960 .functor AND 1, L_0x26d2c50, L_0x26d2230, C4<1>, C4<1>;
L_0x26d2a10 .functor OR 1, L_0x26d2850, L_0x26d2960, C4<0>, C4<0>;
v0x26ce600_0 .net *"_ivl_0", 0 0, L_0x26d25d0;  1 drivers
v0x26ce6e0_0 .net *"_ivl_10", 0 0, L_0x26d2960;  1 drivers
v0x26ce7c0_0 .net *"_ivl_4", 0 0, L_0x26d2740;  1 drivers
v0x26ce8b0_0 .net *"_ivl_6", 0 0, L_0x26d27b0;  1 drivers
v0x26ce990_0 .net *"_ivl_8", 0 0, L_0x26d2850;  1 drivers
v0x26ceac0_0 .net "a", 0 0, L_0x26d2b20;  1 drivers
v0x26ceb80_0 .net "b", 0 0, L_0x26d2c50;  1 drivers
v0x26cec40_0 .net "cin", 0 0, L_0x26d2230;  alias, 1 drivers
v0x26cece0_0 .net "cout", 0 0, L_0x26d2a10;  alias, 1 drivers
v0x26cee10_0 .net "sum", 0 0, L_0x26d2640;  1 drivers
S_0x26cefa0 .scope module, "FA3" "full_adder" 4 33, 4 42 0, S_0x26cc9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x26d2dc0 .functor XOR 1, L_0x26d3310, L_0x26d3440, C4<0>, C4<0>;
L_0x26d2e30 .functor XOR 1, L_0x26d2dc0, L_0x26d2a10, C4<0>, C4<0>;
L_0x26d2f30 .functor AND 1, L_0x26d3310, L_0x26d3440, C4<1>, C4<1>;
L_0x26d2fa0 .functor AND 1, L_0x26d3310, L_0x26d2a10, C4<1>, C4<1>;
L_0x26d3040 .functor OR 1, L_0x26d2f30, L_0x26d2fa0, C4<0>, C4<0>;
L_0x26d3150 .functor AND 1, L_0x26d3440, L_0x26d2a10, C4<1>, C4<1>;
L_0x26d3200 .functor OR 1, L_0x26d3040, L_0x26d3150, C4<0>, C4<0>;
v0x26cf1e0_0 .net *"_ivl_0", 0 0, L_0x26d2dc0;  1 drivers
v0x26cf2e0_0 .net *"_ivl_10", 0 0, L_0x26d3150;  1 drivers
v0x26cf3c0_0 .net *"_ivl_4", 0 0, L_0x26d2f30;  1 drivers
v0x26cf4b0_0 .net *"_ivl_6", 0 0, L_0x26d2fa0;  1 drivers
v0x26cf590_0 .net *"_ivl_8", 0 0, L_0x26d3040;  1 drivers
v0x26cf6c0_0 .net "a", 0 0, L_0x26d3310;  1 drivers
v0x26cf780_0 .net "b", 0 0, L_0x26d3440;  1 drivers
v0x26cf840_0 .net "cin", 0 0, L_0x26d2a10;  alias, 1 drivers
v0x26cf8e0_0 .net "cout", 0 0, L_0x26d3200;  1 drivers
v0x26cfa10_0 .net "sum", 0 0, L_0x26d2e30;  1 drivers
S_0x26d01f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x2687160;
 .timescale -12 -12;
E_0x269ab00 .event anyedge, v0x26d0ae0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x26d0ae0_0;
    %nor/r;
    %assign/vec4 v0x26d0ae0_0, 0;
    %wait E_0x269ab00;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x26cc540;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x269a650;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x26cc900_0, 0;
    %assign/vec4 v0x26cc840_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x2687160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d0980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d0ae0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x2687160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x26d0980_0;
    %inv;
    %store/vec4 v0x26d0980_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x2687160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x26cc760_0, v0x26d0e30_0, v0x26d0ef0_0, v0x26d0fb0_0, v0x26d0cf0_0, v0x26d0c30_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x2687160;
T_5 ;
    %load/vec4 v0x26d0a20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x26d0a20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x26d0a20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x26d0a20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x26d0a20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x26d0a20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x26d0a20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x2687160;
T_6 ;
    %wait E_0x269a650;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26d0a20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26d0a20_0, 4, 32;
    %load/vec4 v0x26d0d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x26d0a20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26d0a20_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26d0a20_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26d0a20_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x26d0cf0_0;
    %load/vec4 v0x26d0cf0_0;
    %load/vec4 v0x26d0c30_0;
    %xor;
    %load/vec4 v0x26d0cf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x26d0a20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26d0a20_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x26d0a20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26d0a20_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/m2014_q4j/iter0/response15/top_module.sv";
