// Seed: 578304976
module module_0 (
    output tri1 id_0,
    input uwire id_1,
    input wire id_2,
    output wire id_3,
    input tri0 id_4,
    input wor id_5,
    input wand id_6,
    output tri0 id_7,
    output supply0 id_8,
    input wand id_9,
    input tri0 id_10,
    output tri id_11,
    input uwire id_12,
    input tri0 id_13,
    input wor id_14,
    input tri0 id_15,
    output wand id_16,
    output supply0 id_17,
    input tri id_18
);
  wire id_20;
  wire id_21;
endmodule
module module_1 (
    output logic id_0,
    input tri1 id_1,
    input supply0 id_2,
    input tri1 id_3,
    output wor id_4,
    output supply0 id_5,
    input tri1 id_6,
    output tri0 id_7,
    output supply0 id_8,
    output wor id_9,
    input uwire id_10,
    output wor id_11,
    input uwire id_12,
    output wire id_13,
    input wor id_14,
    input supply1 id_15,
    input wor id_16,
    output wire id_17,
    output uwire id_18,
    output supply0 id_19
);
  id_21(
      .id_0(1),
      .id_1(id_14),
      .id_2(1 <-> 1),
      .id_3(id_1),
      .id_4(1),
      .id_5(1 + 1),
      .id_6(id_18),
      .id_7(1'b0),
      .id_8(id_17),
      .id_9(id_15),
      .id_10(),
      .id_11(1 + id_0 - 1),
      .id_12(id_4),
      .id_13("")
  );
  wire id_22;
  always id_0 <= 1;
  module_0(
      id_9,
      id_10,
      id_2,
      id_19,
      id_14,
      id_1,
      id_10,
      id_11,
      id_17,
      id_10,
      id_16,
      id_8,
      id_2,
      id_14,
      id_3,
      id_15,
      id_19,
      id_8,
      id_16
  );
endmodule
