INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sources_1/new/fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sim_1/new/fsm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_tb
