{
    "description": "Only LUT benchmarks where LUT > 100",
    "tool": "yosys",
    "yosys":
        {
            "yosys_path": "yosys/install/bin/yosys",
            "yosys_template_script": "scripts/synth/yosys/yosys_template_synth_rs_optional.ys",
            "verific": true,
            "synth_rs" :
                {
                    "-tech": "genesis",
                    "-goal": "area",
                    "-de": true,
                    "-no_dsp": true,
                    "-no_bram": true
                }
        },
    "vivado": 
        {
            "vivado_template_script": "scripts/synth/vivado/vivado_v1_template.tcl"
        },
    "diamond":
        {
            "diamond_template_script": "scripts/synth/diamond/diamond_template.tcl"
        },
    "num_process": 8,
    "timeout": 21600,
    "benchmarks": [
        {
            "name": "main_loop_synth",
            "rtl_path_rtl": "RTL_Benchmark/Verilog/ql_design/main_loop_synth/rtl",
            "rtl_path": "benchmarks/verilog/ql_designs/main_loop_synth",
            "top_module": "main_loop"
        },
        {
            "name": "cavlc",
            "rtl_path": "RTL_Benchmark/Verilog/OpenCores_designs/cavlc/rtl",
            "top_module": "cavlc"
        },
        {
            "name": "des_ao",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/des/rtl/verilog/area_opt",
            "top_module": "des_top"
        },
        {
            "name": "i2c_master",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/i2c_master/rtl",
            "top_module": "i2c_master"
        },
        {
            "name": "ata_ocidec-1",
            "rtl_path": "RTL_Benchmark/Verilog/OpenCores_designs/ata_ocidec-1/rtl",
            "top_module": "atahost_top"
        },
        {
            "name": "ata_ocidec-2",
            "rtl_path": "RTL_Benchmark/Verilog/OpenCores_designs/ata_ocidec-2",
            "top_module": "atahost_top"
        },
        {
            "name": "dma",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/dma/rtl", 
            "top_module": "dma_top"
        },
        {
            "name": "mc",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/mc/rtl",
            "top_module": "mc_top"
        },
        {
            "name": "s38584",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/s38584/rtl",
            "top_module": "s38584"
        },
        {
            "name": "spi",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/spi/rtl",
            "top_module": "spi_top"
        },
        {
            "name": "systemcdes",
            "rtl_path": "benchmarks/verilog/IWLS2005/systemcdes",
            "top_module": "systemcdes",
            "description": "For now keep the original version which is in yosys_verific_rs.",
            "name_RTL_Benchmark": "systemCdes",
            "rtl_path_RTL_Benchmark": "RTL_Benchmark/Verilog/iwls2005_designs/systemCdes/rtl/verilog",
            "top_module_RTL_Benchmark": "des_top"
        },
        {
            "name": "usbf",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/usbf",
            "top_module": "usbf_top"
        },
        {
            "name": "wb_conmax",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/wb_conmax/rtl/raw_rtl",
            "top_module": "wb_conmax_top"
        },
        {
            "name": "wb_dma",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/wb_dma/rtl/raw_rtl",
            "top_module": "wb_dma_top"
        },
        {
            "name": "IR_Remote",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/IR_Remote/rtl", 
            "top_module": "top"
        },
        {
            "name": "adder_128",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/adder_128",
            "top_module": "adder_128"
        },
        {
            "name": "adder_64",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/adder_64",
            "top_module": "adder_64"
        },
        {
            "name": "adder_columns",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/adder_columns/rtl",
            "top_module": "adder_columns"
        },
        {
            "name": "adder_max",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/adder_max/rtl",
            "top_module": "adder_max"
        },
        {
            "name": "bin2seven",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/bin2seven/rtl",
            "top_module": "top"
        },
        {
            "name": "cf_fir_24_16_16",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/cf_fir_24_16_16/rtl",
            "top_module": "top"
        },
        {
            "name": "cf_rca_16",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/cf_rca_16/rtl",
            "top_module": "top"
        },
        {
            "name": "conv2d",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/conv2d/rtl",
            "top_module": "top"
        },
        {
            "name": "conv2d_no_ksa",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/conv2d_no_ksa/rtl",
            "top_module": "top"
        },
        {
            "name": "counter120bitx5",
            "rtl_path": "RTL_Benchmark/Verilog/OpenCores_designs/counter120bitx5/rtl",
            "top_module": "counter120bitx5"
        },
        {
            "name": "des_perf",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/des_perf/rtl",
            "top_module": "des_perf"
        },
        {
            "name": "iir",
            "rtl_path": "benchmarks/verilog/ql_designs/iir",
            "top_module": "top",
            "description": "For now keep the original version which is in yosys_verific_rs.",
            "name_RTL_Benchmark": "iir",
            "rtl_path_RTL_Benchmark": "RTL_Benchmark/Verilog/OpenCores_designs/iir/rtl",
            "top_module_RTL_Benchmark": "iir_top"
        },
        {
            "name": "io_max",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/io_max/rtl",
            "top_module": "io_max"
        },
        {
            "name": "io_reg_max",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/io_reg_max/rtl",
            "top_module": "io_reg_max"
        },
        {
            "name": "io_reg_tc1",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/io_reg_tc1/rtl",
            "top_module": "io_reg_tc1"
        },
        {
            "name": "io_tc1",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/io_tc1/rtl",
            "top_module": "io_tc1"
        },
        {
            "name": "mac_16",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/mac_16/rtl",
            "top_module": "mac_16"
        },
        {
            "name": "multi_enc_decx2x4",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/multi_enc_decx2x4/rtl",
            "top_module": "top"
        },
        {
            "name": "multiplier_8bit",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/multiplier_8bit/rtl",
            "top_module": "multiplier_8bit"
        },
        {
            "name": "osc_alu",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/osc_alu/rtl",
            "top_module": "top"
        },
        {
            "name": "rgb2ycrcb",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/rgb2ycrcb/rtl",
            "top_module": "top"
        },
        {
            "name": "smithwaterman",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/smithwaterman/rtl",
            "top_module": "smithwaterman"
        },
        {
            "name": "spi_master_top",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/spi_master_top/rtl",
            "top_module": "spi_master_top"
        },
        {
            "name": "top_120_13",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/top_120_13/rtl",
            "top_module": "top_120_13"
        },
        {
            "name": "unsigned_mult_50",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/unsigned_mult_50/rtl",
            "top_module": "top"
        },
        {
            "name": "unsigned_mult_80",
            "rtl_path": "RTL_Benchmark/Verilog/OpenCores_designs/unsigned_mult_80/rtl",
            "top_module": "unsigned_mult_80"
        },
        {
            "name": "ycrcb2rgb",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/ycrcb2rgb/rtl",
            "top_module": "top"
        },
        {
            "name": "b04",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b04/rtl", 
            "top_module": "b04"
        },
        {
            "name": "b05",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b05/rtl", 
            "top_module": "b05"
        },
        {
            "name": "b11",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b11/rtl", 
            "top_module": "b11"
        },
        {
            "name": "b12",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b12/rtl", 
            "top_module": "b12"
        },
        {
            "name": "b14",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b14/rtl", 
            "top_module": "b14"
        },
        {
            "name": "b15",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b15/rtl", 
            "top_module": "b15"
        },
        {
            "name": "b17",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b17/rtl", 
            "top_module": "b17"
        },
        {
            "name": "b18",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b18/rtl", 
            "top_module": "b18"
        },
        {
            "name": "b20",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/i99t/b20/rtl", 
            "top_module": "b20"
        },
        {
            "name": "b21",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/i99t/b21/rtl", 
            "top_module": "b21"
        },
        {
            "name": "b22",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/i99t/b22/rtl", 
            "top_module": "b22"
        },
        {
            "name": "adder",
            "rtl_path": "RTL_Benchmark/Verilog/EPFL/adder/rtl",
            "top_module": "top"
        },
        {
            "name": "arbiter",
            "rtl_path": "RTL_Benchmark/Verilog/EPFL/arbiter/rtl",
            "top_module": "top"
        },
        {
            "name": "bar",
            "rtl_path": "RTL_Benchmark/Verilog/EPFL/bar/rtl",
            "top_module": "top"
        },
        {
            "name": "i2c",
            "rtl_path": "RTL_Benchmark/Verilog/EPFL/i2c/rtl",
            "top_module": "i2c"
        },
        {
            "name": "log2",
            "rtl_path": "RTL_Benchmark/Verilog/EPFL/log2/rtl",
            "top_module": "top"
        },
        {
            "name": "max",
            "rtl_path": "RTL_Benchmark/Verilog/EPFL/max/rtl",
            "top_module": "top"
        },
        {
            "name": "mem_ctrl",
            "rtl_path": "RTL_Benchmark/Verilog/EPFL/mem_ctrl/rtl",
            "top_module": "top"
        },
        {
            "name": "multiplier",
            "rtl_path": "RTL_Benchmark/Verilog/EPFL/multiplier/rtl",
            "top_module": "top"
        }
    ]
}
