Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Feb  7 22:58:10 2021
| Host         : DESKTOP-GN5VI1U running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Stopwatch_control_sets_placed.rpt
| Design       : Stopwatch
| Device       : xc7a15t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              46 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              16 |            6 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------+----------------------+------------------+------------------+----------------+
|    Clock Signal   |     Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------+----------------------+------------------+------------------+----------------+
|  TEMP_reg_n_0     |                      |                  |                1 |              2 |
|  clk_in_IBUF_BUFG |                      |                  |                2 |              4 |
|  TEMP2_reg_n_0    | COUNTER4BIT0/Q_INT20 | reset_IBUF       |                2 |              4 |
|  TEMP2_reg_n_0    | start_stop_IBUF      | reset_IBUF       |                1 |              4 |
|  TEMP2_reg_n_0    | COUNTER4BIT0/Q_INT30 | reset_IBUF       |                1 |              4 |
|  TEMP2_reg_n_0    | COUNTER4BIT0/Q_INT40 | reset_IBUF       |                2 |              4 |
|  clk_in_IBUF_BUFG |                      | TEMP             |                6 |             23 |
|  clk_in_IBUF_BUFG |                      | TEMP2            |                6 |             23 |
+-------------------+----------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     5 |
| 16+    |                     2 |
+--------+-----------------------+


