-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity gzipcMulticoreStreaming_processBitLength_14_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ldFrequency_dout : IN STD_LOGIC_VECTOR (14 downto 0);
    ldFrequency_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
    ldFrequency_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
    ldFrequency_empty_n : IN STD_LOGIC;
    ldFrequency_read : OUT STD_LOGIC;
    eoBlocks_2_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    eoBlocks_2_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    eoBlocks_2_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    eoBlocks_2_empty_n : IN STD_LOGIC;
    eoBlocks_2_read : OUT STD_LOGIC;
    blCodes_din : OUT STD_LOGIC_VECTOR (20 downto 0);
    blCodes_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
    blCodes_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
    blCodes_full_n : IN STD_LOGIC;
    blCodes_write : OUT STD_LOGIC;
    blMaxCodes24_din : OUT STD_LOGIC_VECTOR (9 downto 0);
    blMaxCodes24_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    blMaxCodes24_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    blMaxCodes24_full_n : IN STD_LOGIC;
    blMaxCodes24_write : OUT STD_LOGIC );
end;


architecture behav of gzipcMulticoreStreaming_processBitLength_14_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (44 downto 0) := "000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (44 downto 0) := "000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (44 downto 0) := "000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (44 downto 0) := "000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (44 downto 0) := "000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (44 downto 0) := "000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (44 downto 0) := "000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (44 downto 0) := "000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (44 downto 0) := "000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (44 downto 0) := "001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (44 downto 0) := "010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (44 downto 0) := "100000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv16_F : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001111";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv5_13 : STD_LOGIC_VECTOR (4 downto 0) := "10011";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv16_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000011";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv16_FFFE : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111110";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv64_FFFFFFFFFFFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "1111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv12_FFF : STD_LOGIC_VECTOR (11 downto 0) := "111111111111";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv12_2 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv12_FFE : STD_LOGIC_VECTOR (11 downto 0) := "111111111110";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ldFrequency_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal icmp_ln1073_fu_1197_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal eoBlocks_2_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal blMaxCodes24_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal tmp_strobe_V_reg_2425 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln886_fu_1203_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_state3 : BOOLEAN;
    signal tmp_data_V_fu_1235_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_data_V_reg_2420 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_strobe_V_fu_1239_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln143_fu_1255_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln143_reg_2615 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln144_fu_1335_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln144_reg_2672 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal and_ln143_fu_1265_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shift_fu_1339_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal shift_reg_2677 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln552_fu_1356_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln552_reg_2682 : STD_LOGIC_VECTOR (16 downto 0);
    signal heap_frequency_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal prev_freq_V_reg_2687 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal add_ln552_1_fu_1691_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln552_1_reg_2881 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal i_fu_1735_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal i_reg_2886 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal length_histogram_V_addr_1_reg_2900 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal tmp_57_fu_1749_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal length_histogram_V_2_addr_1_reg_2905 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln892_fu_1773_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln892_reg_2910 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln786_fu_1779_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln786_reg_2915 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal sub17_i_fu_1784_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub17_i_reg_2921 : STD_LOGIC_VECTOR (3 downto 0);
    signal length_histogram_V_addr_2_reg_2926 : STD_LOGIC_VECTOR (2 downto 0);
    signal length_histogram_V_2_addr_2_reg_2931 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1069_fu_1806_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1069_reg_2936 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln794_fu_1812_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln794_reg_2940 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal trunc_ln799_fu_1818_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln799_reg_2944 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal add_ln800_fu_1838_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln800_reg_2959 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln784_fu_1864_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln784_reg_2967 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal icmp_ln1065_2_fu_1853_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln784_1_fu_1868_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln784_1_reg_2972 : STD_LOGIC_VECTOR (0 downto 0);
    signal length_histogram_V_addr_5_reg_2978 : STD_LOGIC_VECTOR (2 downto 0);
    signal length_histogram_V_2_addr_5_reg_2983 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln887_fu_1897_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln887_reg_2988 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal lshr_ln886_1_reg_2994 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal length_histogram_V_addr_6_reg_2999 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal length_histogram_V_2_addr_6_reg_3004 : STD_LOGIC_VECTOR (2 downto 0);
    signal j_fu_1923_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_reg_3009 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal add_ln886_2_fu_1938_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln886_2_reg_3015 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln886_3_fu_1953_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln886_3_reg_3021 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal add_ln887_2_fu_1959_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln887_2_reg_3027 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal icmp_ln892_1_fu_1970_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln892_1_reg_3037 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal add_ln892_fu_1976_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln892_reg_3041 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln892_fu_1982_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln892_reg_3046 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln892_fu_1986_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln892_reg_3051 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1065_fu_1990_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln898_fu_2031_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln898_reg_3069 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal trunc_ln258_fu_2049_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln258_reg_3083 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal tmp_58_fu_2041_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_V_3_fu_2053_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_V_3_reg_3093 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln1034_fu_2064_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln1034_reg_3098 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal first_codeword_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal first_codeword_V_ce0 : STD_LOGIC;
    signal first_codeword_V_we0 : STD_LOGIC;
    signal first_codeword_V_d0 : STD_LOGIC_VECTOR (14 downto 0);
    signal first_codeword_V_ce1 : STD_LOGIC;
    signal first_codeword_V_q1 : STD_LOGIC_VECTOR (14 downto 0);
    signal first_codeword_V_ce2 : STD_LOGIC;
    signal first_codeword_V_q2 : STD_LOGIC_VECTOR (14 downto 0);
    signal prev_sorting_value_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal prev_sorting_value_V_ce0 : STD_LOGIC;
    signal prev_sorting_value_V_we0 : STD_LOGIC;
    signal prev_sorting_value_V_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal prev_sorting_frequency_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal prev_sorting_frequency_V_ce0 : STD_LOGIC;
    signal prev_sorting_frequency_V_we0 : STD_LOGIC;
    signal prev_sorting_frequency_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal current_digit_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal current_digit_V_ce0 : STD_LOGIC;
    signal current_digit_V_we0 : STD_LOGIC;
    signal current_digit_V_q0 : STD_LOGIC_VECTOR (3 downto 0);
    signal heap_value_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal heap_value_V_ce0 : STD_LOGIC;
    signal heap_value_V_we0 : STD_LOGIC;
    signal heap_value_V_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal heap_value_V_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal heap_frequency_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal heap_frequency_V_ce0 : STD_LOGIC;
    signal heap_frequency_V_we0 : STD_LOGIC;
    signal heap_frequency_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal parent_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal parent_V_ce0 : STD_LOGIC;
    signal parent_V_we0 : STD_LOGIC;
    signal parent_V_d0 : STD_LOGIC_VECTOR (4 downto 0);
    signal parent_V_q0 : STD_LOGIC_VECTOR (4 downto 0);
    signal length_histogram_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal length_histogram_V_ce0 : STD_LOGIC;
    signal length_histogram_V_we0 : STD_LOGIC;
    signal length_histogram_V_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal length_histogram_V_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal length_histogram_V_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal length_histogram_V_2_ce0 : STD_LOGIC;
    signal length_histogram_V_2_we0 : STD_LOGIC;
    signal length_histogram_V_2_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal length_histogram_V_2_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal temp_array_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal temp_array_V_ce0 : STD_LOGIC;
    signal temp_array_V_we0 : STD_LOGIC;
    signal temp_array_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal temp_array_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal symbol_bits_V_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal symbol_bits_V_1_ce0 : STD_LOGIC;
    signal symbol_bits_V_1_we0 : STD_LOGIC;
    signal symbol_bits_V_1_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal symbol_bits_V_1_q0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_processBitLength_14_Pipeline_filter_fu_943_ap_start : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_filter_fu_943_ap_done : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_filter_fu_943_ap_idle : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_filter_fu_943_ap_ready : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_filter_fu_943_ldFrequency_read : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_filter_fu_943_heap_value_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_filter_fu_943_heap_value_V_ce0 : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_filter_fu_943_heap_value_V_we0 : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_filter_fu_943_heap_value_V_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_processBitLength_14_Pipeline_filter_fu_943_heap_frequency_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_filter_fu_943_heap_frequency_V_ce0 : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_filter_fu_943_heap_frequency_V_we0 : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_filter_fu_943_heap_frequency_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_processBitLength_14_Pipeline_filter_fu_943_hpLen_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_processBitLength_14_Pipeline_filter_fu_943_hpLen_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_filter_fu_943_smLen_V_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_processBitLength_14_Pipeline_filter_fu_943_smLen_V_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_init_histogram_fu_954_ap_start : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_init_histogram_fu_954_ap_done : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_init_histogram_fu_954_ap_idle : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_init_histogram_fu_954_ap_ready : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_103_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_103_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_102_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_102_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_101_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_101_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_100_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_100_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_99_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_99_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_98_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_98_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_97_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_97_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_96_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_96_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_95_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_95_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_94_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_94_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_93_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_93_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_92_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_92_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_91_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_91_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_90_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_90_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_89_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_89_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_88_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_88_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_create_heap_fu_990_ap_start : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_create_heap_fu_990_ap_done : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_create_heap_fu_990_ap_idle : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_create_heap_fu_990_ap_ready : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_create_heap_fu_990_temp_array_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_create_heap_fu_990_temp_array_V_ce0 : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_create_heap_fu_990_temp_array_V_we0 : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_create_heap_fu_990_temp_array_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_processBitLength_14_Pipeline_create_heap_fu_990_heap_frequency_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_create_heap_fu_990_heap_frequency_V_ce0 : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_create_heap_fu_990_parent_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_create_heap_fu_990_parent_V_ce0 : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_create_heap_fu_990_parent_V_we0 : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_create_heap_fu_990_parent_V_d0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_create_heap_fu_990_left_V_out : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_processBitLength_14_Pipeline_create_heap_fu_990_left_V_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_create_heap_fu_990_right_V_3_out : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_processBitLength_14_Pipeline_create_heap_fu_990_right_V_3_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_ap_start : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_ap_done : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_ap_idle : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_ap_ready : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_prev_sorting_value_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_prev_sorting_value_V_ce0 : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_prev_sorting_value_V_we0 : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_prev_sorting_value_V_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_prev_sorting_frequency_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_prev_sorting_frequency_V_ce0 : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_prev_sorting_frequency_V_we0 : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_prev_sorting_frequency_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_heap_value_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_heap_value_V_ce0 : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_heap_frequency_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_heap_frequency_V_ce0 : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_current_digit_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_current_digit_V_ce0 : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_current_digit_V_we0 : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_current_digit_V_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_104_out_o : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_104_out_o_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_105_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_105_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_106_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_106_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_107_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_107_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_108_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_108_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_109_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_109_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_110_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_110_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_111_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_111_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_112_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_112_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_113_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_113_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_114_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_114_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_115_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_115_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_116_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_116_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_117_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_117_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_118_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_118_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_119_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_119_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_not_sorted_1_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_not_sorted_1_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_ap_start : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_ap_done : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_ap_idle : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_ap_ready : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_135_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_135_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_134_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_134_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_133_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_133_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_132_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_132_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_131_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_131_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_130_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_130_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_129_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_129_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_128_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_128_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_127_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_127_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_126_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_126_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_125_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_125_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_124_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_124_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_123_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_123_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_122_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_122_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_121_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_121_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_120_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_120_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_re_sort_fu_1097_ap_start : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_re_sort_fu_1097_ap_done : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_re_sort_fu_1097_ap_idle : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_re_sort_fu_1097_ap_ready : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_re_sort_fu_1097_current_digit_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_re_sort_fu_1097_current_digit_V_ce0 : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_re_sort_fu_1097_prev_sorting_value_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_re_sort_fu_1097_prev_sorting_value_V_ce0 : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_re_sort_fu_1097_prev_sorting_frequency_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_re_sort_fu_1097_prev_sorting_frequency_V_ce0 : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_re_sort_fu_1097_heap_value_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_re_sort_fu_1097_heap_value_V_ce0 : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_re_sort_fu_1097_heap_value_V_we0 : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_re_sort_fu_1097_heap_value_V_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_processBitLength_14_Pipeline_re_sort_fu_1097_heap_frequency_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_re_sort_fu_1097_heap_frequency_V_ce0 : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_re_sort_fu_1097_heap_frequency_V_we0 : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_re_sort_fu_1097_heap_frequency_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_152_out_o : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_152_out_o_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_151_out_o : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_151_out_o_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_150_out_o : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_150_out_o_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_149_out_o : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_149_out_o_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_148_out_o : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_148_out_o_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_147_out_o : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_147_out_o_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_146_out_o : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_146_out_o_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_145_out_o : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_145_out_o_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_144_out_o : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_144_out_o_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_143_out_o : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_143_out_o_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_142_out_o : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_142_out_o_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_141_out_o : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_141_out_o_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_140_out_o : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_140_out_o_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_139_out_o : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_139_out_o_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_138_out_o : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_138_out_o_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_ap_start : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_ap_done : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_ap_idle : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_ap_ready : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_parent_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_parent_V_ce0 : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_temp_array_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_temp_array_V_ce0 : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_temp_array_V_we0 : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_temp_array_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_length_histogram_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_length_histogram_V_ce0 : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_length_histogram_V_we0 : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_length_histogram_V_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_length_histogram_V_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_length_histogram_V_2_ce0 : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_length_histogram_V_2_we0 : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_length_histogram_V_2_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_processBitLength_14_Pipeline_canonize_inner_fu_1151_ap_start : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_canonize_inner_fu_1151_ap_done : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_canonize_inner_fu_1151_ap_idle : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_canonize_inner_fu_1151_ap_ready : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_canonize_inner_fu_1151_length_histogram_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_processBitLength_14_Pipeline_canonize_inner_fu_1151_length_histogram_V_ce0 : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_canonize_inner_fu_1151_length_histogram_V_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_processBitLength_14_Pipeline_canonize_inner_fu_1151_length_histogram_V_2_ce0 : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_canonize_inner_fu_1151_count_V_1_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_canonize_inner_fu_1151_count_V_1_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_canonize_inner_fu_1151_length_2_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_processBitLength_14_Pipeline_canonize_inner_fu_1151_length_2_out_ap_vld : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_first_codewords_fu_1162_ap_start : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_first_codewords_fu_1162_ap_done : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_first_codewords_fu_1162_ap_idle : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_first_codewords_fu_1162_ap_ready : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_first_codewords_fu_1162_length_histogram_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_processBitLength_14_Pipeline_first_codewords_fu_1162_length_histogram_V_ce0 : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_first_codewords_fu_1162_length_histogram_V_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_processBitLength_14_Pipeline_first_codewords_fu_1162_length_histogram_V_2_ce0 : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_first_codewords_fu_1162_first_codeword_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_processBitLength_14_Pipeline_first_codewords_fu_1162_first_codeword_V_ce0 : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_first_codewords_fu_1162_first_codeword_V_we0 : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_first_codewords_fu_1162_first_codeword_V_d0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_ap_start : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_ap_done : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_ap_idle : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_ap_ready : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_blCodes_din : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_blCodes_write : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_symbol_bits_V_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_symbol_bits_V_1_ce0 : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_symbol_bits_V_1_we0 : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_symbol_bits_V_1_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_first_codeword_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_first_codeword_V_ce0 : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_first_codeword_V_we0 : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_first_codeword_V_d0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_first_codeword_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_first_codeword_V_ce1 : STD_LOGIC;
    signal grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_first_codeword_V_address2 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_first_codeword_V_ce2 : STD_LOGIC;
    signal i_V_reg_771 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_read_fu_552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_heapLength_phi_fu_786_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal heapLength_reg_782 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state6 : BOOLEAN;
    signal shift_1_reg_794 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal not_sorted_reg_805 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_36_reg_816 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal icmp_ln1069_1_fu_1965_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_phi_mux_j_12_phi_fu_878_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_6_reg_828 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_8_reg_840 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_10_reg_851 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln804_fu_1859_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_j_11_phi_fu_866_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_11_reg_863 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_12_reg_874 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_reg_886 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal length_3_reg_931 : STD_LOGIC_VECTOR (15 downto 0);
    signal length_reg_897 : STD_LOGIC_VECTOR (15 downto 0);
    signal count_V_reg_909 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_V_2_reg_921 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal grp_processBitLength_14_Pipeline_filter_fu_943_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_processBitLength_14_Pipeline_init_histogram_fu_954_ap_start_reg : STD_LOGIC := '0';
    signal grp_processBitLength_14_Pipeline_create_heap_fu_990_ap_start_reg : STD_LOGIC := '0';
    signal grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal digit_histogram_V_67_fu_488 : STD_LOGIC_VECTOR (4 downto 0);
    signal not_sorted_1_loc_fu_248 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_processBitLength_14_Pipeline_re_sort_fu_1097_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal digit_location_V_93_fu_548 : STD_LOGIC_VECTOR (4 downto 0);
    signal digit_location_V_92_fu_544 : STD_LOGIC_VECTOR (4 downto 0);
    signal digit_location_V_91_fu_540 : STD_LOGIC_VECTOR (4 downto 0);
    signal digit_location_V_90_fu_536 : STD_LOGIC_VECTOR (4 downto 0);
    signal digit_location_V_89_fu_532 : STD_LOGIC_VECTOR (4 downto 0);
    signal digit_location_V_88_fu_528 : STD_LOGIC_VECTOR (4 downto 0);
    signal digit_location_V_87_fu_524 : STD_LOGIC_VECTOR (4 downto 0);
    signal digit_location_V_86_fu_520 : STD_LOGIC_VECTOR (4 downto 0);
    signal digit_location_V_85_fu_516 : STD_LOGIC_VECTOR (4 downto 0);
    signal digit_location_V_84_fu_512 : STD_LOGIC_VECTOR (4 downto 0);
    signal digit_location_V_83_fu_508 : STD_LOGIC_VECTOR (4 downto 0);
    signal digit_location_V_82_fu_504 : STD_LOGIC_VECTOR (4 downto 0);
    signal digit_location_V_81_fu_500 : STD_LOGIC_VECTOR (4 downto 0);
    signal digit_location_V_80_fu_496 : STD_LOGIC_VECTOR (4 downto 0);
    signal digit_location_V_fu_492 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal grp_processBitLength_14_Pipeline_canonize_inner_fu_1151_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal length_2_loc_fu_168 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_processBitLength_14_Pipeline_first_codewords_fu_1162_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal zext_ln1073_fu_1190_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1628_fu_1225_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln1073_1_fu_1209_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln758_fu_1730_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast69_fu_1767_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast71_fu_1800_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1065_fu_1832_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln887_fu_1882_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln886_1_fu_1918_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln232_fu_2016_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_fu_2059_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal digit_histogram_V_fu_428 : STD_LOGIC_VECTOR (4 downto 0);
    signal digit_histogram_V_53_fu_432 : STD_LOGIC_VECTOR (4 downto 0);
    signal digit_histogram_V_54_fu_436 : STD_LOGIC_VECTOR (4 downto 0);
    signal digit_histogram_V_55_fu_440 : STD_LOGIC_VECTOR (4 downto 0);
    signal digit_histogram_V_56_fu_444 : STD_LOGIC_VECTOR (4 downto 0);
    signal digit_histogram_V_57_fu_448 : STD_LOGIC_VECTOR (4 downto 0);
    signal digit_histogram_V_58_fu_452 : STD_LOGIC_VECTOR (4 downto 0);
    signal digit_histogram_V_59_fu_456 : STD_LOGIC_VECTOR (4 downto 0);
    signal digit_histogram_V_60_fu_460 : STD_LOGIC_VECTOR (4 downto 0);
    signal digit_histogram_V_61_fu_464 : STD_LOGIC_VECTOR (4 downto 0);
    signal digit_histogram_V_62_fu_468 : STD_LOGIC_VECTOR (4 downto 0);
    signal digit_histogram_V_63_fu_472 : STD_LOGIC_VECTOR (4 downto 0);
    signal digit_histogram_V_64_fu_476 : STD_LOGIC_VECTOR (4 downto 0);
    signal digit_histogram_V_65_fu_480 : STD_LOGIC_VECTOR (4 downto 0);
    signal digit_histogram_V_66_fu_484 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln1628_fu_1231_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal grp_fu_1181_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln_fu_1215_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln143_fu_1259_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln552_fu_1345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln552_fu_1351_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_56_fu_1697_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln756_fu_1707_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln763_fu_1713_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln751_fu_1720_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln758_fu_1724_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_s_fu_1757_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_47_fu_1790_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_1181_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal lshr_ln3_fu_1822_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_49_fu_1844_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal lshr_ln5_fu_1872_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_51_fu_1888_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln886_1_fu_1903_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_52_fu_1929_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_53_fu_1944_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln896_fu_1996_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln887_1_fu_2000_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln4_fu_2006_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_50_fu_2022_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (44 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component gzipcMulticoreStreaming_processBitLength_14_Pipeline_filter IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ldFrequency_dout : IN STD_LOGIC_VECTOR (14 downto 0);
        ldFrequency_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
        ldFrequency_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
        ldFrequency_empty_n : IN STD_LOGIC;
        ldFrequency_read : OUT STD_LOGIC;
        tmp_data_V : IN STD_LOGIC_VECTOR (13 downto 0);
        heap_value_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        heap_value_V_ce0 : OUT STD_LOGIC;
        heap_value_V_we0 : OUT STD_LOGIC;
        heap_value_V_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        heap_frequency_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        heap_frequency_V_ce0 : OUT STD_LOGIC;
        heap_frequency_V_we0 : OUT STD_LOGIC;
        heap_frequency_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        hpLen_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        hpLen_out_ap_vld : OUT STD_LOGIC;
        smLen_V_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        smLen_V_out_ap_vld : OUT STD_LOGIC );
    end component;


    component gzipcMulticoreStreaming_processBitLength_14_Pipeline_init_histogram IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        digit_histogram_V_87 : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_86 : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_85 : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_84 : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_83 : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_82 : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_81 : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_80 : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_79 : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_78 : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_77 : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_76 : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_75 : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_74 : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_73 : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_103_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_103_out_ap_vld : OUT STD_LOGIC;
        digit_histogram_V_102_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_102_out_ap_vld : OUT STD_LOGIC;
        digit_histogram_V_101_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_101_out_ap_vld : OUT STD_LOGIC;
        digit_histogram_V_100_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_100_out_ap_vld : OUT STD_LOGIC;
        digit_histogram_V_99_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_99_out_ap_vld : OUT STD_LOGIC;
        digit_histogram_V_98_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_98_out_ap_vld : OUT STD_LOGIC;
        digit_histogram_V_97_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_97_out_ap_vld : OUT STD_LOGIC;
        digit_histogram_V_96_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_96_out_ap_vld : OUT STD_LOGIC;
        digit_histogram_V_95_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_95_out_ap_vld : OUT STD_LOGIC;
        digit_histogram_V_94_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_94_out_ap_vld : OUT STD_LOGIC;
        digit_histogram_V_93_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_93_out_ap_vld : OUT STD_LOGIC;
        digit_histogram_V_92_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_92_out_ap_vld : OUT STD_LOGIC;
        digit_histogram_V_91_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_91_out_ap_vld : OUT STD_LOGIC;
        digit_histogram_V_90_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_90_out_ap_vld : OUT STD_LOGIC;
        digit_histogram_V_89_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_89_out_ap_vld : OUT STD_LOGIC;
        digit_histogram_V_88_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_88_out_ap_vld : OUT STD_LOGIC );
    end component;


    component gzipcMulticoreStreaming_processBitLength_14_Pipeline_create_heap IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        select_ln552 : IN STD_LOGIC_VECTOR (16 downto 0);
        temp_array_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        temp_array_V_ce0 : OUT STD_LOGIC;
        temp_array_V_we0 : OUT STD_LOGIC;
        temp_array_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        temp_array_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        heap_frequency_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        heap_frequency_V_ce0 : OUT STD_LOGIC;
        heap_frequency_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        parent_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        parent_V_ce0 : OUT STD_LOGIC;
        parent_V_we0 : OUT STD_LOGIC;
        parent_V_d0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        left_V_out : OUT STD_LOGIC_VECTOR (18 downto 0);
        left_V_out_ap_vld : OUT STD_LOGIC;
        right_V_3_out : OUT STD_LOGIC_VECTOR (18 downto 0);
        right_V_3_out_ap_vld : OUT STD_LOGIC );
    end component;


    component gzipcMulticoreStreaming_processBitLength_14_Pipeline_compute_histogram IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        digit_histogram_V_103_reload : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_102_reload : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_101_reload : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_100_reload : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_99_reload : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_98_reload : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_97_reload : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_96_reload : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_95_reload : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_94_reload : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_93_reload : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_92_reload : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_91_reload : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_90_reload : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_89_reload : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_88_reload : IN STD_LOGIC_VECTOR (4 downto 0);
        prev_freq_V : IN STD_LOGIC_VECTOR (13 downto 0);
        heapLength_11 : IN STD_LOGIC_VECTOR (15 downto 0);
        prev_sorting_value_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        prev_sorting_value_V_ce0 : OUT STD_LOGIC;
        prev_sorting_value_V_we0 : OUT STD_LOGIC;
        prev_sorting_value_V_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        prev_sorting_frequency_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        prev_sorting_frequency_V_ce0 : OUT STD_LOGIC;
        prev_sorting_frequency_V_we0 : OUT STD_LOGIC;
        prev_sorting_frequency_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        heap_value_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        heap_value_V_ce0 : OUT STD_LOGIC;
        heap_value_V_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        heap_frequency_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        heap_frequency_V_ce0 : OUT STD_LOGIC;
        heap_frequency_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        zext_ln143_1 : IN STD_LOGIC_VECTOR (3 downto 0);
        current_digit_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        current_digit_V_ce0 : OUT STD_LOGIC;
        current_digit_V_we0 : OUT STD_LOGIC;
        current_digit_V_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        digit_histogram_V_104_out_i : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_104_out_o : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_104_out_o_ap_vld : OUT STD_LOGIC;
        digit_histogram_V_105_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_105_out_ap_vld : OUT STD_LOGIC;
        digit_histogram_V_106_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_106_out_ap_vld : OUT STD_LOGIC;
        digit_histogram_V_107_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_107_out_ap_vld : OUT STD_LOGIC;
        digit_histogram_V_108_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_108_out_ap_vld : OUT STD_LOGIC;
        digit_histogram_V_109_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_109_out_ap_vld : OUT STD_LOGIC;
        digit_histogram_V_110_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_110_out_ap_vld : OUT STD_LOGIC;
        digit_histogram_V_111_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_111_out_ap_vld : OUT STD_LOGIC;
        digit_histogram_V_112_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_112_out_ap_vld : OUT STD_LOGIC;
        digit_histogram_V_113_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_113_out_ap_vld : OUT STD_LOGIC;
        digit_histogram_V_114_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_114_out_ap_vld : OUT STD_LOGIC;
        digit_histogram_V_115_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_115_out_ap_vld : OUT STD_LOGIC;
        digit_histogram_V_116_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_116_out_ap_vld : OUT STD_LOGIC;
        digit_histogram_V_117_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_117_out_ap_vld : OUT STD_LOGIC;
        digit_histogram_V_118_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_118_out_ap_vld : OUT STD_LOGIC;
        digit_histogram_V_119_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_119_out_ap_vld : OUT STD_LOGIC;
        not_sorted_1_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        not_sorted_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component gzipcMulticoreStreaming_processBitLength_14_Pipeline_find_digit_location IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        digit_location_V_119 : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_118 : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_117 : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_116 : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_115 : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_114 : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_113 : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_112 : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_111 : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_110 : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_109 : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_108 : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_107 : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_106 : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V : IN STD_LOGIC_VECTOR (4 downto 0);
        not_sorted_1_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        digit_histogram_V_119_reload : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_118_reload : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_117_reload : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_116_reload : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_115_reload : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_114_reload : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_113_reload : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_112_reload : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_111_reload : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_110_reload : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_109_reload : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_108_reload : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_107_reload : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_106_reload : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_histogram_V_105_reload : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_135_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_135_out_ap_vld : OUT STD_LOGIC;
        digit_location_V_134_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_134_out_ap_vld : OUT STD_LOGIC;
        digit_location_V_133_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_133_out_ap_vld : OUT STD_LOGIC;
        digit_location_V_132_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_132_out_ap_vld : OUT STD_LOGIC;
        digit_location_V_131_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_131_out_ap_vld : OUT STD_LOGIC;
        digit_location_V_130_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_130_out_ap_vld : OUT STD_LOGIC;
        digit_location_V_129_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_129_out_ap_vld : OUT STD_LOGIC;
        digit_location_V_128_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_128_out_ap_vld : OUT STD_LOGIC;
        digit_location_V_127_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_127_out_ap_vld : OUT STD_LOGIC;
        digit_location_V_126_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_126_out_ap_vld : OUT STD_LOGIC;
        digit_location_V_125_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_125_out_ap_vld : OUT STD_LOGIC;
        digit_location_V_124_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_124_out_ap_vld : OUT STD_LOGIC;
        digit_location_V_123_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_123_out_ap_vld : OUT STD_LOGIC;
        digit_location_V_122_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_122_out_ap_vld : OUT STD_LOGIC;
        digit_location_V_121_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_121_out_ap_vld : OUT STD_LOGIC;
        digit_location_V_120_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_120_out_ap_vld : OUT STD_LOGIC );
    end component;


    component gzipcMulticoreStreaming_processBitLength_14_Pipeline_re_sort IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        digit_location_V_135_reload : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_134_reload : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_133_reload : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_132_reload : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_131_reload : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_130_reload : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_129_reload : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_128_reload : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_127_reload : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_126_reload : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_125_reload : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_124_reload : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_123_reload : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_122_reload : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_121_reload : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_120_reload : IN STD_LOGIC_VECTOR (4 downto 0);
        heapLength_11 : IN STD_LOGIC_VECTOR (15 downto 0);
        not_sorted_1_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        current_digit_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        current_digit_V_ce0 : OUT STD_LOGIC;
        current_digit_V_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        prev_sorting_value_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        prev_sorting_value_V_ce0 : OUT STD_LOGIC;
        prev_sorting_value_V_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        prev_sorting_frequency_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        prev_sorting_frequency_V_ce0 : OUT STD_LOGIC;
        prev_sorting_frequency_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        heap_value_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        heap_value_V_ce0 : OUT STD_LOGIC;
        heap_value_V_we0 : OUT STD_LOGIC;
        heap_value_V_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        heap_frequency_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        heap_frequency_V_ce0 : OUT STD_LOGIC;
        heap_frequency_V_we0 : OUT STD_LOGIC;
        heap_frequency_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        digit_location_V_152_out_i : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_152_out_o : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_152_out_o_ap_vld : OUT STD_LOGIC;
        digit_location_V_151_out_i : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_151_out_o : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_151_out_o_ap_vld : OUT STD_LOGIC;
        digit_location_V_150_out_i : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_150_out_o : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_150_out_o_ap_vld : OUT STD_LOGIC;
        digit_location_V_149_out_i : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_149_out_o : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_149_out_o_ap_vld : OUT STD_LOGIC;
        digit_location_V_148_out_i : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_148_out_o : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_148_out_o_ap_vld : OUT STD_LOGIC;
        digit_location_V_147_out_i : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_147_out_o : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_147_out_o_ap_vld : OUT STD_LOGIC;
        digit_location_V_146_out_i : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_146_out_o : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_146_out_o_ap_vld : OUT STD_LOGIC;
        digit_location_V_145_out_i : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_145_out_o : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_145_out_o_ap_vld : OUT STD_LOGIC;
        digit_location_V_144_out_i : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_144_out_o : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_144_out_o_ap_vld : OUT STD_LOGIC;
        digit_location_V_143_out_i : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_143_out_o : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_143_out_o_ap_vld : OUT STD_LOGIC;
        digit_location_V_142_out_i : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_142_out_o : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_142_out_o_ap_vld : OUT STD_LOGIC;
        digit_location_V_141_out_i : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_141_out_o : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_141_out_o_ap_vld : OUT STD_LOGIC;
        digit_location_V_140_out_i : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_140_out_o : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_140_out_o_ap_vld : OUT STD_LOGIC;
        digit_location_V_139_out_i : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_139_out_o : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_139_out_o_ap_vld : OUT STD_LOGIC;
        digit_location_V_138_out_i : IN STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_138_out_o : OUT STD_LOGIC_VECTOR (4 downto 0);
        digit_location_V_138_out_o_ap_vld : OUT STD_LOGIC );
    end component;


    component gzipcMulticoreStreaming_processBitLength_14_Pipeline_traverse_tree IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        i_22 : IN STD_LOGIC_VECTOR (15 downto 0);
        parent_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        parent_V_ce0 : OUT STD_LOGIC;
        parent_V_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
        temp_array_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        temp_array_V_ce0 : OUT STD_LOGIC;
        temp_array_V_we0 : OUT STD_LOGIC;
        temp_array_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        temp_array_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        left_V_reload : IN STD_LOGIC_VECTOR (18 downto 0);
        right_V_3_reload : IN STD_LOGIC_VECTOR (18 downto 0);
        length_histogram_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        length_histogram_V_ce0 : OUT STD_LOGIC;
        length_histogram_V_we0 : OUT STD_LOGIC;
        length_histogram_V_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        length_histogram_V_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        length_histogram_V_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        length_histogram_V_2_ce0 : OUT STD_LOGIC;
        length_histogram_V_2_we0 : OUT STD_LOGIC;
        length_histogram_V_2_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        length_histogram_V_2_q0 : IN STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component gzipcMulticoreStreaming_processBitLength_14_Pipeline_canonize_inner IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        tmp_96 : IN STD_LOGIC_VECTOR (4 downto 0);
        length_r : IN STD_LOGIC_VECTOR (15 downto 0);
        length_histogram_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        length_histogram_V_ce0 : OUT STD_LOGIC;
        length_histogram_V_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        length_histogram_V_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        length_histogram_V_2_ce0 : OUT STD_LOGIC;
        length_histogram_V_2_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        count_V_1_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        count_V_1_out_ap_vld : OUT STD_LOGIC;
        length_2_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        length_2_out_ap_vld : OUT STD_LOGIC );
    end component;


    component gzipcMulticoreStreaming_processBitLength_14_Pipeline_first_codewords IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        length_histogram_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        length_histogram_V_ce0 : OUT STD_LOGIC;
        length_histogram_V_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        length_histogram_V_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        length_histogram_V_2_ce0 : OUT STD_LOGIC;
        length_histogram_V_2_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        first_codeword_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        first_codeword_V_ce0 : OUT STD_LOGIC;
        first_codeword_V_we0 : OUT STD_LOGIC;
        first_codeword_V_d0 : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component gzipcMulticoreStreaming_processBitLength_14_Pipeline_assign_codewords_sm IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        blCodes_din : OUT STD_LOGIC_VECTOR (20 downto 0);
        blCodes_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
        blCodes_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
        blCodes_full_n : IN STD_LOGIC;
        blCodes_write : OUT STD_LOGIC;
        symbol_bits_V_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        symbol_bits_V_1_ce0 : OUT STD_LOGIC;
        symbol_bits_V_1_we0 : OUT STD_LOGIC;
        symbol_bits_V_1_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        symbol_bits_V_1_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        first_codeword_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        first_codeword_V_ce0 : OUT STD_LOGIC;
        first_codeword_V_we0 : OUT STD_LOGIC;
        first_codeword_V_d0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        first_codeword_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        first_codeword_V_ce1 : OUT STD_LOGIC;
        first_codeword_V_q1 : IN STD_LOGIC_VECTOR (14 downto 0);
        first_codeword_V_address2 : OUT STD_LOGIC_VECTOR (3 downto 0);
        first_codeword_V_ce2 : OUT STD_LOGIC;
        first_codeword_V_q2 : IN STD_LOGIC_VECTOR (14 downto 0);
        icmp_ln892 : IN STD_LOGIC_VECTOR (0 downto 0);
        trunc_ln27 : IN STD_LOGIC_VECTOR (4 downto 0);
        heapLength_11 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component gzipcMulticoreStreaming_mux_21_12_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        din2 : IN STD_LOGIC_VECTOR (0 downto 0);
        dout : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component gzipcMulticoreStreaming_canonizeGetCodes_286_10_14_s_first_codeword_V_RAM_1WNR_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (14 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (14 downto 0);
        address2 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component gzipcMulticoreStreaming_processBitLength_14_s_prev_sorting_value_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (9 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component gzipcMulticoreStreaming_processBitLength_14_s_prev_sorting_frequency_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (13 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component gzipcMulticoreStreaming_processBitLength_14_s_current_digit_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (3 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component gzipcMulticoreStreaming_processBitLength_14_s_parent_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (4 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component gzipcMulticoreStreaming_processBitLength_14_s_length_histogram_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (11 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;



begin
    first_codeword_V_U : component gzipcMulticoreStreaming_canonizeGetCodes_286_10_14_s_first_codeword_V_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 15,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => first_codeword_V_address0,
        ce0 => first_codeword_V_ce0,
        we0 => first_codeword_V_we0,
        d0 => first_codeword_V_d0,
        address1 => grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_first_codeword_V_address1,
        ce1 => first_codeword_V_ce1,
        q1 => first_codeword_V_q1,
        address2 => grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_first_codeword_V_address2,
        ce2 => first_codeword_V_ce2,
        q2 => first_codeword_V_q2);

    prev_sorting_value_V_U : component gzipcMulticoreStreaming_processBitLength_14_s_prev_sorting_value_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 19,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => prev_sorting_value_V_address0,
        ce0 => prev_sorting_value_V_ce0,
        we0 => prev_sorting_value_V_we0,
        d0 => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_prev_sorting_value_V_d0,
        q0 => prev_sorting_value_V_q0);

    prev_sorting_frequency_V_U : component gzipcMulticoreStreaming_processBitLength_14_s_prev_sorting_frequency_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 14,
        AddressRange => 19,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => prev_sorting_frequency_V_address0,
        ce0 => prev_sorting_frequency_V_ce0,
        we0 => prev_sorting_frequency_V_we0,
        d0 => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_prev_sorting_frequency_V_d0,
        q0 => prev_sorting_frequency_V_q0);

    current_digit_V_U : component gzipcMulticoreStreaming_processBitLength_14_s_current_digit_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 4,
        AddressRange => 19,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => current_digit_V_address0,
        ce0 => current_digit_V_ce0,
        we0 => current_digit_V_we0,
        d0 => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_current_digit_V_d0,
        q0 => current_digit_V_q0);

    heap_value_V_U : component gzipcMulticoreStreaming_processBitLength_14_s_prev_sorting_value_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 19,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => heap_value_V_address0,
        ce0 => heap_value_V_ce0,
        we0 => heap_value_V_we0,
        d0 => heap_value_V_d0,
        q0 => heap_value_V_q0);

    heap_frequency_V_U : component gzipcMulticoreStreaming_processBitLength_14_s_prev_sorting_frequency_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 14,
        AddressRange => 19,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => heap_frequency_V_address0,
        ce0 => heap_frequency_V_ce0,
        we0 => heap_frequency_V_we0,
        d0 => heap_frequency_V_d0,
        q0 => heap_frequency_V_q0);

    parent_V_U : component gzipcMulticoreStreaming_processBitLength_14_s_parent_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 5,
        AddressRange => 19,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => parent_V_address0,
        ce0 => parent_V_ce0,
        we0 => parent_V_we0,
        d0 => parent_V_d0,
        q0 => parent_V_q0);

    length_histogram_V_U : component gzipcMulticoreStreaming_processBitLength_14_s_length_histogram_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => length_histogram_V_address0,
        ce0 => length_histogram_V_ce0,
        we0 => length_histogram_V_we0,
        d0 => length_histogram_V_d0,
        q0 => length_histogram_V_q0);

    length_histogram_V_2_U : component gzipcMulticoreStreaming_processBitLength_14_s_length_histogram_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => length_histogram_V_2_address0,
        ce0 => length_histogram_V_2_ce0,
        we0 => length_histogram_V_2_we0,
        d0 => length_histogram_V_2_d0,
        q0 => length_histogram_V_2_q0);

    temp_array_V_U : component gzipcMulticoreStreaming_processBitLength_14_s_prev_sorting_frequency_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 14,
        AddressRange => 19,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => temp_array_V_address0,
        ce0 => temp_array_V_ce0,
        we0 => temp_array_V_we0,
        d0 => temp_array_V_d0,
        q0 => temp_array_V_q0);

    symbol_bits_V_1_U : component gzipcMulticoreStreaming_processBitLength_14_s_current_digit_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 4,
        AddressRange => 19,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => symbol_bits_V_1_address0,
        ce0 => symbol_bits_V_1_ce0,
        we0 => symbol_bits_V_1_we0,
        d0 => symbol_bits_V_1_d0,
        q0 => symbol_bits_V_1_q0);

    grp_processBitLength_14_Pipeline_filter_fu_943 : component gzipcMulticoreStreaming_processBitLength_14_Pipeline_filter
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_processBitLength_14_Pipeline_filter_fu_943_ap_start,
        ap_done => grp_processBitLength_14_Pipeline_filter_fu_943_ap_done,
        ap_idle => grp_processBitLength_14_Pipeline_filter_fu_943_ap_idle,
        ap_ready => grp_processBitLength_14_Pipeline_filter_fu_943_ap_ready,
        ldFrequency_dout => ldFrequency_dout,
        ldFrequency_num_data_valid => ap_const_lv6_0,
        ldFrequency_fifo_cap => ap_const_lv6_0,
        ldFrequency_empty_n => ldFrequency_empty_n,
        ldFrequency_read => grp_processBitLength_14_Pipeline_filter_fu_943_ldFrequency_read,
        tmp_data_V => tmp_data_V_reg_2420,
        heap_value_V_address0 => grp_processBitLength_14_Pipeline_filter_fu_943_heap_value_V_address0,
        heap_value_V_ce0 => grp_processBitLength_14_Pipeline_filter_fu_943_heap_value_V_ce0,
        heap_value_V_we0 => grp_processBitLength_14_Pipeline_filter_fu_943_heap_value_V_we0,
        heap_value_V_d0 => grp_processBitLength_14_Pipeline_filter_fu_943_heap_value_V_d0,
        heap_frequency_V_address0 => grp_processBitLength_14_Pipeline_filter_fu_943_heap_frequency_V_address0,
        heap_frequency_V_ce0 => grp_processBitLength_14_Pipeline_filter_fu_943_heap_frequency_V_ce0,
        heap_frequency_V_we0 => grp_processBitLength_14_Pipeline_filter_fu_943_heap_frequency_V_we0,
        heap_frequency_V_d0 => grp_processBitLength_14_Pipeline_filter_fu_943_heap_frequency_V_d0,
        hpLen_out => grp_processBitLength_14_Pipeline_filter_fu_943_hpLen_out,
        hpLen_out_ap_vld => grp_processBitLength_14_Pipeline_filter_fu_943_hpLen_out_ap_vld,
        smLen_V_out => grp_processBitLength_14_Pipeline_filter_fu_943_smLen_V_out,
        smLen_V_out_ap_vld => grp_processBitLength_14_Pipeline_filter_fu_943_smLen_V_out_ap_vld);

    grp_processBitLength_14_Pipeline_init_histogram_fu_954 : component gzipcMulticoreStreaming_processBitLength_14_Pipeline_init_histogram
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_processBitLength_14_Pipeline_init_histogram_fu_954_ap_start,
        ap_done => grp_processBitLength_14_Pipeline_init_histogram_fu_954_ap_done,
        ap_idle => grp_processBitLength_14_Pipeline_init_histogram_fu_954_ap_idle,
        ap_ready => grp_processBitLength_14_Pipeline_init_histogram_fu_954_ap_ready,
        digit_histogram_V_87 => digit_histogram_V_67_fu_488,
        digit_histogram_V_86 => digit_histogram_V_66_fu_484,
        digit_histogram_V_85 => digit_histogram_V_65_fu_480,
        digit_histogram_V_84 => digit_histogram_V_64_fu_476,
        digit_histogram_V_83 => digit_histogram_V_63_fu_472,
        digit_histogram_V_82 => digit_histogram_V_62_fu_468,
        digit_histogram_V_81 => digit_histogram_V_61_fu_464,
        digit_histogram_V_80 => digit_histogram_V_60_fu_460,
        digit_histogram_V_79 => digit_histogram_V_59_fu_456,
        digit_histogram_V_78 => digit_histogram_V_58_fu_452,
        digit_histogram_V_77 => digit_histogram_V_57_fu_448,
        digit_histogram_V_76 => digit_histogram_V_56_fu_444,
        digit_histogram_V_75 => digit_histogram_V_55_fu_440,
        digit_histogram_V_74 => digit_histogram_V_54_fu_436,
        digit_histogram_V_73 => digit_histogram_V_53_fu_432,
        digit_histogram_V => digit_histogram_V_fu_428,
        digit_histogram_V_103_out => grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_103_out,
        digit_histogram_V_103_out_ap_vld => grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_103_out_ap_vld,
        digit_histogram_V_102_out => grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_102_out,
        digit_histogram_V_102_out_ap_vld => grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_102_out_ap_vld,
        digit_histogram_V_101_out => grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_101_out,
        digit_histogram_V_101_out_ap_vld => grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_101_out_ap_vld,
        digit_histogram_V_100_out => grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_100_out,
        digit_histogram_V_100_out_ap_vld => grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_100_out_ap_vld,
        digit_histogram_V_99_out => grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_99_out,
        digit_histogram_V_99_out_ap_vld => grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_99_out_ap_vld,
        digit_histogram_V_98_out => grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_98_out,
        digit_histogram_V_98_out_ap_vld => grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_98_out_ap_vld,
        digit_histogram_V_97_out => grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_97_out,
        digit_histogram_V_97_out_ap_vld => grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_97_out_ap_vld,
        digit_histogram_V_96_out => grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_96_out,
        digit_histogram_V_96_out_ap_vld => grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_96_out_ap_vld,
        digit_histogram_V_95_out => grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_95_out,
        digit_histogram_V_95_out_ap_vld => grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_95_out_ap_vld,
        digit_histogram_V_94_out => grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_94_out,
        digit_histogram_V_94_out_ap_vld => grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_94_out_ap_vld,
        digit_histogram_V_93_out => grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_93_out,
        digit_histogram_V_93_out_ap_vld => grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_93_out_ap_vld,
        digit_histogram_V_92_out => grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_92_out,
        digit_histogram_V_92_out_ap_vld => grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_92_out_ap_vld,
        digit_histogram_V_91_out => grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_91_out,
        digit_histogram_V_91_out_ap_vld => grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_91_out_ap_vld,
        digit_histogram_V_90_out => grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_90_out,
        digit_histogram_V_90_out_ap_vld => grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_90_out_ap_vld,
        digit_histogram_V_89_out => grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_89_out,
        digit_histogram_V_89_out_ap_vld => grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_89_out_ap_vld,
        digit_histogram_V_88_out => grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_88_out,
        digit_histogram_V_88_out_ap_vld => grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_88_out_ap_vld);

    grp_processBitLength_14_Pipeline_create_heap_fu_990 : component gzipcMulticoreStreaming_processBitLength_14_Pipeline_create_heap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_processBitLength_14_Pipeline_create_heap_fu_990_ap_start,
        ap_done => grp_processBitLength_14_Pipeline_create_heap_fu_990_ap_done,
        ap_idle => grp_processBitLength_14_Pipeline_create_heap_fu_990_ap_idle,
        ap_ready => grp_processBitLength_14_Pipeline_create_heap_fu_990_ap_ready,
        select_ln552 => select_ln552_reg_2682,
        temp_array_V_address0 => grp_processBitLength_14_Pipeline_create_heap_fu_990_temp_array_V_address0,
        temp_array_V_ce0 => grp_processBitLength_14_Pipeline_create_heap_fu_990_temp_array_V_ce0,
        temp_array_V_we0 => grp_processBitLength_14_Pipeline_create_heap_fu_990_temp_array_V_we0,
        temp_array_V_d0 => grp_processBitLength_14_Pipeline_create_heap_fu_990_temp_array_V_d0,
        temp_array_V_q0 => temp_array_V_q0,
        heap_frequency_V_address0 => grp_processBitLength_14_Pipeline_create_heap_fu_990_heap_frequency_V_address0,
        heap_frequency_V_ce0 => grp_processBitLength_14_Pipeline_create_heap_fu_990_heap_frequency_V_ce0,
        heap_frequency_V_q0 => heap_frequency_V_q0,
        parent_V_address0 => grp_processBitLength_14_Pipeline_create_heap_fu_990_parent_V_address0,
        parent_V_ce0 => grp_processBitLength_14_Pipeline_create_heap_fu_990_parent_V_ce0,
        parent_V_we0 => grp_processBitLength_14_Pipeline_create_heap_fu_990_parent_V_we0,
        parent_V_d0 => grp_processBitLength_14_Pipeline_create_heap_fu_990_parent_V_d0,
        left_V_out => grp_processBitLength_14_Pipeline_create_heap_fu_990_left_V_out,
        left_V_out_ap_vld => grp_processBitLength_14_Pipeline_create_heap_fu_990_left_V_out_ap_vld,
        right_V_3_out => grp_processBitLength_14_Pipeline_create_heap_fu_990_right_V_3_out,
        right_V_3_out_ap_vld => grp_processBitLength_14_Pipeline_create_heap_fu_990_right_V_3_out_ap_vld);

    grp_processBitLength_14_Pipeline_compute_histogram_fu_1000 : component gzipcMulticoreStreaming_processBitLength_14_Pipeline_compute_histogram
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_ap_start,
        ap_done => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_ap_done,
        ap_idle => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_ap_idle,
        ap_ready => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_ap_ready,
        digit_histogram_V_103_reload => grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_103_out,
        digit_histogram_V_102_reload => grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_102_out,
        digit_histogram_V_101_reload => grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_101_out,
        digit_histogram_V_100_reload => grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_100_out,
        digit_histogram_V_99_reload => grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_99_out,
        digit_histogram_V_98_reload => grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_98_out,
        digit_histogram_V_97_reload => grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_97_out,
        digit_histogram_V_96_reload => grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_96_out,
        digit_histogram_V_95_reload => grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_95_out,
        digit_histogram_V_94_reload => grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_94_out,
        digit_histogram_V_93_reload => grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_93_out,
        digit_histogram_V_92_reload => grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_92_out,
        digit_histogram_V_91_reload => grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_91_out,
        digit_histogram_V_90_reload => grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_90_out,
        digit_histogram_V_89_reload => grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_89_out,
        digit_histogram_V_88_reload => grp_processBitLength_14_Pipeline_init_histogram_fu_954_digit_histogram_V_88_out,
        prev_freq_V => prev_freq_V_reg_2687,
        heapLength_11 => heapLength_reg_782,
        prev_sorting_value_V_address0 => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_prev_sorting_value_V_address0,
        prev_sorting_value_V_ce0 => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_prev_sorting_value_V_ce0,
        prev_sorting_value_V_we0 => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_prev_sorting_value_V_we0,
        prev_sorting_value_V_d0 => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_prev_sorting_value_V_d0,
        prev_sorting_frequency_V_address0 => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_prev_sorting_frequency_V_address0,
        prev_sorting_frequency_V_ce0 => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_prev_sorting_frequency_V_ce0,
        prev_sorting_frequency_V_we0 => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_prev_sorting_frequency_V_we0,
        prev_sorting_frequency_V_d0 => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_prev_sorting_frequency_V_d0,
        heap_value_V_address0 => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_heap_value_V_address0,
        heap_value_V_ce0 => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_heap_value_V_ce0,
        heap_value_V_q0 => heap_value_V_q0,
        heap_frequency_V_address0 => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_heap_frequency_V_address0,
        heap_frequency_V_ce0 => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_heap_frequency_V_ce0,
        heap_frequency_V_q0 => heap_frequency_V_q0,
        zext_ln143_1 => trunc_ln144_reg_2672,
        current_digit_V_address0 => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_current_digit_V_address0,
        current_digit_V_ce0 => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_current_digit_V_ce0,
        current_digit_V_we0 => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_current_digit_V_we0,
        current_digit_V_d0 => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_current_digit_V_d0,
        digit_histogram_V_104_out_i => digit_histogram_V_67_fu_488,
        digit_histogram_V_104_out_o => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_104_out_o,
        digit_histogram_V_104_out_o_ap_vld => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_104_out_o_ap_vld,
        digit_histogram_V_105_out => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_105_out,
        digit_histogram_V_105_out_ap_vld => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_105_out_ap_vld,
        digit_histogram_V_106_out => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_106_out,
        digit_histogram_V_106_out_ap_vld => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_106_out_ap_vld,
        digit_histogram_V_107_out => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_107_out,
        digit_histogram_V_107_out_ap_vld => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_107_out_ap_vld,
        digit_histogram_V_108_out => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_108_out,
        digit_histogram_V_108_out_ap_vld => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_108_out_ap_vld,
        digit_histogram_V_109_out => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_109_out,
        digit_histogram_V_109_out_ap_vld => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_109_out_ap_vld,
        digit_histogram_V_110_out => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_110_out,
        digit_histogram_V_110_out_ap_vld => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_110_out_ap_vld,
        digit_histogram_V_111_out => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_111_out,
        digit_histogram_V_111_out_ap_vld => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_111_out_ap_vld,
        digit_histogram_V_112_out => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_112_out,
        digit_histogram_V_112_out_ap_vld => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_112_out_ap_vld,
        digit_histogram_V_113_out => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_113_out,
        digit_histogram_V_113_out_ap_vld => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_113_out_ap_vld,
        digit_histogram_V_114_out => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_114_out,
        digit_histogram_V_114_out_ap_vld => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_114_out_ap_vld,
        digit_histogram_V_115_out => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_115_out,
        digit_histogram_V_115_out_ap_vld => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_115_out_ap_vld,
        digit_histogram_V_116_out => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_116_out,
        digit_histogram_V_116_out_ap_vld => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_116_out_ap_vld,
        digit_histogram_V_117_out => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_117_out,
        digit_histogram_V_117_out_ap_vld => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_117_out_ap_vld,
        digit_histogram_V_118_out => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_118_out,
        digit_histogram_V_118_out_ap_vld => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_118_out_ap_vld,
        digit_histogram_V_119_out => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_119_out,
        digit_histogram_V_119_out_ap_vld => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_119_out_ap_vld,
        not_sorted_1_out => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_not_sorted_1_out,
        not_sorted_1_out_ap_vld => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_not_sorted_1_out_ap_vld);

    grp_processBitLength_14_Pipeline_find_digit_location_fu_1046 : component gzipcMulticoreStreaming_processBitLength_14_Pipeline_find_digit_location
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_ap_start,
        ap_done => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_ap_done,
        ap_idle => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_ap_idle,
        ap_ready => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_ap_ready,
        digit_location_V_119 => digit_location_V_93_fu_548,
        digit_location_V_118 => digit_location_V_92_fu_544,
        digit_location_V_117 => digit_location_V_91_fu_540,
        digit_location_V_116 => digit_location_V_90_fu_536,
        digit_location_V_115 => digit_location_V_89_fu_532,
        digit_location_V_114 => digit_location_V_88_fu_528,
        digit_location_V_113 => digit_location_V_87_fu_524,
        digit_location_V_112 => digit_location_V_86_fu_520,
        digit_location_V_111 => digit_location_V_85_fu_516,
        digit_location_V_110 => digit_location_V_84_fu_512,
        digit_location_V_109 => digit_location_V_83_fu_508,
        digit_location_V_108 => digit_location_V_82_fu_504,
        digit_location_V_107 => digit_location_V_81_fu_500,
        digit_location_V_106 => digit_location_V_80_fu_496,
        digit_location_V => digit_location_V_fu_492,
        not_sorted_1_reload => not_sorted_1_loc_fu_248,
        digit_histogram_V_119_reload => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_119_out,
        digit_histogram_V_118_reload => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_118_out,
        digit_histogram_V_117_reload => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_117_out,
        digit_histogram_V_116_reload => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_116_out,
        digit_histogram_V_115_reload => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_115_out,
        digit_histogram_V_114_reload => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_114_out,
        digit_histogram_V_113_reload => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_113_out,
        digit_histogram_V_112_reload => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_112_out,
        digit_histogram_V_111_reload => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_111_out,
        digit_histogram_V_110_reload => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_110_out,
        digit_histogram_V_109_reload => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_109_out,
        digit_histogram_V_108_reload => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_108_out,
        digit_histogram_V_107_reload => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_107_out,
        digit_histogram_V_106_reload => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_106_out,
        digit_histogram_V_105_reload => grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_105_out,
        digit_location_V_135_out => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_135_out,
        digit_location_V_135_out_ap_vld => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_135_out_ap_vld,
        digit_location_V_134_out => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_134_out,
        digit_location_V_134_out_ap_vld => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_134_out_ap_vld,
        digit_location_V_133_out => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_133_out,
        digit_location_V_133_out_ap_vld => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_133_out_ap_vld,
        digit_location_V_132_out => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_132_out,
        digit_location_V_132_out_ap_vld => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_132_out_ap_vld,
        digit_location_V_131_out => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_131_out,
        digit_location_V_131_out_ap_vld => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_131_out_ap_vld,
        digit_location_V_130_out => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_130_out,
        digit_location_V_130_out_ap_vld => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_130_out_ap_vld,
        digit_location_V_129_out => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_129_out,
        digit_location_V_129_out_ap_vld => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_129_out_ap_vld,
        digit_location_V_128_out => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_128_out,
        digit_location_V_128_out_ap_vld => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_128_out_ap_vld,
        digit_location_V_127_out => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_127_out,
        digit_location_V_127_out_ap_vld => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_127_out_ap_vld,
        digit_location_V_126_out => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_126_out,
        digit_location_V_126_out_ap_vld => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_126_out_ap_vld,
        digit_location_V_125_out => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_125_out,
        digit_location_V_125_out_ap_vld => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_125_out_ap_vld,
        digit_location_V_124_out => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_124_out,
        digit_location_V_124_out_ap_vld => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_124_out_ap_vld,
        digit_location_V_123_out => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_123_out,
        digit_location_V_123_out_ap_vld => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_123_out_ap_vld,
        digit_location_V_122_out => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_122_out,
        digit_location_V_122_out_ap_vld => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_122_out_ap_vld,
        digit_location_V_121_out => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_121_out,
        digit_location_V_121_out_ap_vld => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_121_out_ap_vld,
        digit_location_V_120_out => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_120_out,
        digit_location_V_120_out_ap_vld => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_120_out_ap_vld);

    grp_processBitLength_14_Pipeline_re_sort_fu_1097 : component gzipcMulticoreStreaming_processBitLength_14_Pipeline_re_sort
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_processBitLength_14_Pipeline_re_sort_fu_1097_ap_start,
        ap_done => grp_processBitLength_14_Pipeline_re_sort_fu_1097_ap_done,
        ap_idle => grp_processBitLength_14_Pipeline_re_sort_fu_1097_ap_idle,
        ap_ready => grp_processBitLength_14_Pipeline_re_sort_fu_1097_ap_ready,
        digit_location_V_135_reload => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_135_out,
        digit_location_V_134_reload => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_134_out,
        digit_location_V_133_reload => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_133_out,
        digit_location_V_132_reload => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_132_out,
        digit_location_V_131_reload => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_131_out,
        digit_location_V_130_reload => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_130_out,
        digit_location_V_129_reload => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_129_out,
        digit_location_V_128_reload => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_128_out,
        digit_location_V_127_reload => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_127_out,
        digit_location_V_126_reload => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_126_out,
        digit_location_V_125_reload => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_125_out,
        digit_location_V_124_reload => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_124_out,
        digit_location_V_123_reload => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_123_out,
        digit_location_V_122_reload => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_122_out,
        digit_location_V_121_reload => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_121_out,
        digit_location_V_120_reload => grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_digit_location_V_120_out,
        heapLength_11 => heapLength_reg_782,
        not_sorted_1_reload => not_sorted_1_loc_fu_248,
        current_digit_V_address0 => grp_processBitLength_14_Pipeline_re_sort_fu_1097_current_digit_V_address0,
        current_digit_V_ce0 => grp_processBitLength_14_Pipeline_re_sort_fu_1097_current_digit_V_ce0,
        current_digit_V_q0 => current_digit_V_q0,
        prev_sorting_value_V_address0 => grp_processBitLength_14_Pipeline_re_sort_fu_1097_prev_sorting_value_V_address0,
        prev_sorting_value_V_ce0 => grp_processBitLength_14_Pipeline_re_sort_fu_1097_prev_sorting_value_V_ce0,
        prev_sorting_value_V_q0 => prev_sorting_value_V_q0,
        prev_sorting_frequency_V_address0 => grp_processBitLength_14_Pipeline_re_sort_fu_1097_prev_sorting_frequency_V_address0,
        prev_sorting_frequency_V_ce0 => grp_processBitLength_14_Pipeline_re_sort_fu_1097_prev_sorting_frequency_V_ce0,
        prev_sorting_frequency_V_q0 => prev_sorting_frequency_V_q0,
        heap_value_V_address0 => grp_processBitLength_14_Pipeline_re_sort_fu_1097_heap_value_V_address0,
        heap_value_V_ce0 => grp_processBitLength_14_Pipeline_re_sort_fu_1097_heap_value_V_ce0,
        heap_value_V_we0 => grp_processBitLength_14_Pipeline_re_sort_fu_1097_heap_value_V_we0,
        heap_value_V_d0 => grp_processBitLength_14_Pipeline_re_sort_fu_1097_heap_value_V_d0,
        heap_frequency_V_address0 => grp_processBitLength_14_Pipeline_re_sort_fu_1097_heap_frequency_V_address0,
        heap_frequency_V_ce0 => grp_processBitLength_14_Pipeline_re_sort_fu_1097_heap_frequency_V_ce0,
        heap_frequency_V_we0 => grp_processBitLength_14_Pipeline_re_sort_fu_1097_heap_frequency_V_we0,
        heap_frequency_V_d0 => grp_processBitLength_14_Pipeline_re_sort_fu_1097_heap_frequency_V_d0,
        digit_location_V_152_out_i => digit_location_V_93_fu_548,
        digit_location_V_152_out_o => grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_152_out_o,
        digit_location_V_152_out_o_ap_vld => grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_152_out_o_ap_vld,
        digit_location_V_151_out_i => digit_location_V_92_fu_544,
        digit_location_V_151_out_o => grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_151_out_o,
        digit_location_V_151_out_o_ap_vld => grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_151_out_o_ap_vld,
        digit_location_V_150_out_i => digit_location_V_91_fu_540,
        digit_location_V_150_out_o => grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_150_out_o,
        digit_location_V_150_out_o_ap_vld => grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_150_out_o_ap_vld,
        digit_location_V_149_out_i => digit_location_V_90_fu_536,
        digit_location_V_149_out_o => grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_149_out_o,
        digit_location_V_149_out_o_ap_vld => grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_149_out_o_ap_vld,
        digit_location_V_148_out_i => digit_location_V_89_fu_532,
        digit_location_V_148_out_o => grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_148_out_o,
        digit_location_V_148_out_o_ap_vld => grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_148_out_o_ap_vld,
        digit_location_V_147_out_i => digit_location_V_88_fu_528,
        digit_location_V_147_out_o => grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_147_out_o,
        digit_location_V_147_out_o_ap_vld => grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_147_out_o_ap_vld,
        digit_location_V_146_out_i => digit_location_V_87_fu_524,
        digit_location_V_146_out_o => grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_146_out_o,
        digit_location_V_146_out_o_ap_vld => grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_146_out_o_ap_vld,
        digit_location_V_145_out_i => digit_location_V_86_fu_520,
        digit_location_V_145_out_o => grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_145_out_o,
        digit_location_V_145_out_o_ap_vld => grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_145_out_o_ap_vld,
        digit_location_V_144_out_i => digit_location_V_85_fu_516,
        digit_location_V_144_out_o => grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_144_out_o,
        digit_location_V_144_out_o_ap_vld => grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_144_out_o_ap_vld,
        digit_location_V_143_out_i => digit_location_V_84_fu_512,
        digit_location_V_143_out_o => grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_143_out_o,
        digit_location_V_143_out_o_ap_vld => grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_143_out_o_ap_vld,
        digit_location_V_142_out_i => digit_location_V_83_fu_508,
        digit_location_V_142_out_o => grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_142_out_o,
        digit_location_V_142_out_o_ap_vld => grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_142_out_o_ap_vld,
        digit_location_V_141_out_i => digit_location_V_82_fu_504,
        digit_location_V_141_out_o => grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_141_out_o,
        digit_location_V_141_out_o_ap_vld => grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_141_out_o_ap_vld,
        digit_location_V_140_out_i => digit_location_V_81_fu_500,
        digit_location_V_140_out_o => grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_140_out_o,
        digit_location_V_140_out_o_ap_vld => grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_140_out_o_ap_vld,
        digit_location_V_139_out_i => digit_location_V_80_fu_496,
        digit_location_V_139_out_o => grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_139_out_o,
        digit_location_V_139_out_o_ap_vld => grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_139_out_o_ap_vld,
        digit_location_V_138_out_i => digit_location_V_fu_492,
        digit_location_V_138_out_o => grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_138_out_o,
        digit_location_V_138_out_o_ap_vld => grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_138_out_o_ap_vld);

    grp_processBitLength_14_Pipeline_traverse_tree_fu_1140 : component gzipcMulticoreStreaming_processBitLength_14_Pipeline_traverse_tree
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_ap_start,
        ap_done => grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_ap_done,
        ap_idle => grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_ap_idle,
        ap_ready => grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_ap_ready,
        i_22 => i_reg_2886,
        parent_V_address0 => grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_parent_V_address0,
        parent_V_ce0 => grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_parent_V_ce0,
        parent_V_q0 => parent_V_q0,
        temp_array_V_address0 => grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_temp_array_V_address0,
        temp_array_V_ce0 => grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_temp_array_V_ce0,
        temp_array_V_we0 => grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_temp_array_V_we0,
        temp_array_V_d0 => grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_temp_array_V_d0,
        temp_array_V_q0 => temp_array_V_q0,
        left_V_reload => grp_processBitLength_14_Pipeline_create_heap_fu_990_left_V_out,
        right_V_3_reload => grp_processBitLength_14_Pipeline_create_heap_fu_990_right_V_3_out,
        length_histogram_V_address0 => grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_length_histogram_V_address0,
        length_histogram_V_ce0 => grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_length_histogram_V_ce0,
        length_histogram_V_we0 => grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_length_histogram_V_we0,
        length_histogram_V_d0 => grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_length_histogram_V_d0,
        length_histogram_V_q0 => length_histogram_V_q0,
        length_histogram_V_2_address0 => grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_length_histogram_V_2_address0,
        length_histogram_V_2_ce0 => grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_length_histogram_V_2_ce0,
        length_histogram_V_2_we0 => grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_length_histogram_V_2_we0,
        length_histogram_V_2_d0 => grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_length_histogram_V_2_d0,
        length_histogram_V_2_q0 => length_histogram_V_2_q0);

    grp_processBitLength_14_Pipeline_canonize_inner_fu_1151 : component gzipcMulticoreStreaming_processBitLength_14_Pipeline_canonize_inner
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_processBitLength_14_Pipeline_canonize_inner_fu_1151_ap_start,
        ap_done => grp_processBitLength_14_Pipeline_canonize_inner_fu_1151_ap_done,
        ap_idle => grp_processBitLength_14_Pipeline_canonize_inner_fu_1151_ap_idle,
        ap_ready => grp_processBitLength_14_Pipeline_canonize_inner_fu_1151_ap_ready,
        tmp_96 => trunc_ln898_reg_3069,
        length_r => length_reg_897,
        length_histogram_V_address0 => grp_processBitLength_14_Pipeline_canonize_inner_fu_1151_length_histogram_V_address0,
        length_histogram_V_ce0 => grp_processBitLength_14_Pipeline_canonize_inner_fu_1151_length_histogram_V_ce0,
        length_histogram_V_q0 => length_histogram_V_q0,
        length_histogram_V_2_address0 => grp_processBitLength_14_Pipeline_canonize_inner_fu_1151_length_histogram_V_2_address0,
        length_histogram_V_2_ce0 => grp_processBitLength_14_Pipeline_canonize_inner_fu_1151_length_histogram_V_2_ce0,
        length_histogram_V_2_q0 => length_histogram_V_2_q0,
        count_V_1_out => grp_processBitLength_14_Pipeline_canonize_inner_fu_1151_count_V_1_out,
        count_V_1_out_ap_vld => grp_processBitLength_14_Pipeline_canonize_inner_fu_1151_count_V_1_out_ap_vld,
        length_2_out => grp_processBitLength_14_Pipeline_canonize_inner_fu_1151_length_2_out,
        length_2_out_ap_vld => grp_processBitLength_14_Pipeline_canonize_inner_fu_1151_length_2_out_ap_vld);

    grp_processBitLength_14_Pipeline_first_codewords_fu_1162 : component gzipcMulticoreStreaming_processBitLength_14_Pipeline_first_codewords
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_processBitLength_14_Pipeline_first_codewords_fu_1162_ap_start,
        ap_done => grp_processBitLength_14_Pipeline_first_codewords_fu_1162_ap_done,
        ap_idle => grp_processBitLength_14_Pipeline_first_codewords_fu_1162_ap_idle,
        ap_ready => grp_processBitLength_14_Pipeline_first_codewords_fu_1162_ap_ready,
        length_histogram_V_address0 => grp_processBitLength_14_Pipeline_first_codewords_fu_1162_length_histogram_V_address0,
        length_histogram_V_ce0 => grp_processBitLength_14_Pipeline_first_codewords_fu_1162_length_histogram_V_ce0,
        length_histogram_V_q0 => length_histogram_V_q0,
        length_histogram_V_2_address0 => grp_processBitLength_14_Pipeline_first_codewords_fu_1162_length_histogram_V_2_address0,
        length_histogram_V_2_ce0 => grp_processBitLength_14_Pipeline_first_codewords_fu_1162_length_histogram_V_2_ce0,
        length_histogram_V_2_q0 => length_histogram_V_2_q0,
        first_codeword_V_address0 => grp_processBitLength_14_Pipeline_first_codewords_fu_1162_first_codeword_V_address0,
        first_codeword_V_ce0 => grp_processBitLength_14_Pipeline_first_codewords_fu_1162_first_codeword_V_ce0,
        first_codeword_V_we0 => grp_processBitLength_14_Pipeline_first_codewords_fu_1162_first_codeword_V_we0,
        first_codeword_V_d0 => grp_processBitLength_14_Pipeline_first_codewords_fu_1162_first_codeword_V_d0);

    grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169 : component gzipcMulticoreStreaming_processBitLength_14_Pipeline_assign_codewords_sm
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_ap_start,
        ap_done => grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_ap_done,
        ap_idle => grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_ap_idle,
        ap_ready => grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_ap_ready,
        blCodes_din => grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_blCodes_din,
        blCodes_num_data_valid => ap_const_lv6_0,
        blCodes_fifo_cap => ap_const_lv6_0,
        blCodes_full_n => blCodes_full_n,
        blCodes_write => grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_blCodes_write,
        symbol_bits_V_1_address0 => grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_symbol_bits_V_1_address0,
        symbol_bits_V_1_ce0 => grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_symbol_bits_V_1_ce0,
        symbol_bits_V_1_we0 => grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_symbol_bits_V_1_we0,
        symbol_bits_V_1_d0 => grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_symbol_bits_V_1_d0,
        symbol_bits_V_1_q0 => symbol_bits_V_1_q0,
        first_codeword_V_address0 => grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_first_codeword_V_address0,
        first_codeword_V_ce0 => grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_first_codeword_V_ce0,
        first_codeword_V_we0 => grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_first_codeword_V_we0,
        first_codeword_V_d0 => grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_first_codeword_V_d0,
        first_codeword_V_address1 => grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_first_codeword_V_address1,
        first_codeword_V_ce1 => grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_first_codeword_V_ce1,
        first_codeword_V_q1 => first_codeword_V_q1,
        first_codeword_V_address2 => grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_first_codeword_V_address2,
        first_codeword_V_ce2 => grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_first_codeword_V_ce2,
        first_codeword_V_q2 => first_codeword_V_q2,
        icmp_ln892 => icmp_ln892_reg_2910,
        trunc_ln27 => trunc_ln1034_reg_3098,
        heapLength_11 => heapLength_reg_782);

    mux_21_12_1_1_U1695 : component gzipcMulticoreStreaming_mux_21_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        din2_WIDTH => 1,
        dout_WIDTH => 12)
    port map (
        din0 => length_histogram_V_q0,
        din1 => length_histogram_V_2_q0,
        din2 => grp_fu_1181_p3,
        dout => grp_fu_1181_p4);

    mux_21_12_1_1_U1696 : component gzipcMulticoreStreaming_mux_21_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        din2_WIDTH => 1,
        dout_WIDTH => 12)
    port map (
        din0 => length_histogram_V_q0,
        din1 => length_histogram_V_2_q0,
        din2 => trunc_ln799_reg_2944,
        dout => tmp_49_fu_1844_p4);

    mux_21_12_1_1_U1697 : component gzipcMulticoreStreaming_mux_21_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        din2_WIDTH => 1,
        dout_WIDTH => 12)
    port map (
        din0 => length_histogram_V_q0,
        din1 => length_histogram_V_2_q0,
        din2 => trunc_ln784_1_reg_2972,
        dout => tmp_51_fu_1888_p4);

    mux_21_12_1_1_U1698 : component gzipcMulticoreStreaming_mux_21_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        din2_WIDTH => 1,
        dout_WIDTH => 12)
    port map (
        din0 => length_histogram_V_2_q0,
        din1 => length_histogram_V_q0,
        din2 => trunc_ln784_1_reg_2972,
        dout => tmp_52_fu_1929_p4);

    mux_21_12_1_1_U1699 : component gzipcMulticoreStreaming_mux_21_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        din2_WIDTH => 1,
        dout_WIDTH => 12)
    port map (
        din0 => length_histogram_V_2_q0,
        din1 => length_histogram_V_q0,
        din2 => trunc_ln786_reg_2915,
        dout => tmp_53_fu_1944_p4);

    mux_21_12_1_1_U1700 : component gzipcMulticoreStreaming_mux_21_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        din2_WIDTH => 1,
        dout_WIDTH => 12)
    port map (
        din0 => length_histogram_V_2_q0,
        din1 => length_histogram_V_q0,
        din2 => trunc_ln892_reg_3051,
        dout => tmp_50_fu_2022_p4);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((tmp_read_fu_552_p2 = ap_const_lv1_1) and (eoBlocks_2_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
                    grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_ap_ready = ap_const_logic_1)) then 
                    grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_processBitLength_14_Pipeline_canonize_inner_fu_1151_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_processBitLength_14_Pipeline_canonize_inner_fu_1151_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
                    grp_processBitLength_14_Pipeline_canonize_inner_fu_1151_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_processBitLength_14_Pipeline_canonize_inner_fu_1151_ap_ready = ap_const_logic_1)) then 
                    grp_processBitLength_14_Pipeline_canonize_inner_fu_1151_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_ap_ready = ap_const_logic_1)) then 
                    grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_processBitLength_14_Pipeline_create_heap_fu_990_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_processBitLength_14_Pipeline_create_heap_fu_990_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_lv1_0 = and_ln143_fu_1265_p2))) then 
                    grp_processBitLength_14_Pipeline_create_heap_fu_990_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_processBitLength_14_Pipeline_create_heap_fu_990_ap_ready = ap_const_logic_1)) then 
                    grp_processBitLength_14_Pipeline_create_heap_fu_990_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_processBitLength_14_Pipeline_filter_fu_943_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_processBitLength_14_Pipeline_filter_fu_943_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_processBitLength_14_Pipeline_filter_fu_943_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_processBitLength_14_Pipeline_filter_fu_943_ap_ready = ap_const_logic_1)) then 
                    grp_processBitLength_14_Pipeline_filter_fu_943_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_ap_ready = ap_const_logic_1)) then 
                    grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_processBitLength_14_Pipeline_first_codewords_fu_1162_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_processBitLength_14_Pipeline_first_codewords_fu_1162_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
                    grp_processBitLength_14_Pipeline_first_codewords_fu_1162_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_processBitLength_14_Pipeline_first_codewords_fu_1162_ap_ready = ap_const_logic_1)) then 
                    grp_processBitLength_14_Pipeline_first_codewords_fu_1162_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_processBitLength_14_Pipeline_init_histogram_fu_954_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_processBitLength_14_Pipeline_init_histogram_fu_954_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = and_ln143_fu_1265_p2) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                    grp_processBitLength_14_Pipeline_init_histogram_fu_954_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_processBitLength_14_Pipeline_init_histogram_fu_954_ap_ready = ap_const_logic_1)) then 
                    grp_processBitLength_14_Pipeline_init_histogram_fu_954_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_processBitLength_14_Pipeline_re_sort_fu_1097_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_processBitLength_14_Pipeline_re_sort_fu_1097_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    grp_processBitLength_14_Pipeline_re_sort_fu_1097_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_processBitLength_14_Pipeline_re_sort_fu_1097_ap_ready = ap_const_logic_1)) then 
                    grp_processBitLength_14_Pipeline_re_sort_fu_1097_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                    grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_ap_ready = ap_const_logic_1)) then 
                    grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    count_V_2_reg_921_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1065_fu_1990_p2 = ap_const_lv1_0) and (icmp_ln892_1_fu_1970_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state35) and (icmp_ln892_reg_2910 = ap_const_lv1_0))) then 
                count_V_2_reg_921 <= count_V_reg_909;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
                count_V_2_reg_921 <= grp_processBitLength_14_Pipeline_canonize_inner_fu_1151_count_V_1_out;
            end if; 
        end if;
    end process;

    count_V_reg_909_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln892_fu_1773_p2 = ap_const_lv1_0) and (tmp_57_fu_1749_p3 = ap_const_lv1_0))) then 
                count_V_reg_909 <= ap_const_lv5_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
                count_V_reg_909 <= count_V_3_reg_3093;
            end if; 
        end if;
    end process;

    heapLength_reg_782_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((icmp_ln1073_fu_1197_p2 = ap_const_lv1_1) and (ldFrequency_empty_n = ap_const_logic_0))) and (icmp_ln1073_fu_1197_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3) and (tmp_strobe_V_fu_1239_p3 = ap_const_lv1_0))) then 
                heapLength_reg_782 <= ap_const_lv16_FFFF;
            elsif ((not(((blMaxCodes24_full_n = ap_const_logic_0) and (tmp_strobe_V_reg_2425 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state6) and (tmp_strobe_V_reg_2425 = ap_const_lv1_1))) then 
                heapLength_reg_782 <= grp_processBitLength_14_Pipeline_filter_fu_943_hpLen_out;
            end if; 
        end if;
    end process;

    i_36_reg_816_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                i_36_reg_816 <= ap_const_lv4_E;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state34) and ((icmp_ln1069_1_fu_1965_p2 = ap_const_lv1_1) or (icmp_ln1069_reg_2936 = ap_const_lv1_1)))) then 
                i_36_reg_816 <= sub17_i_reg_2921;
            end if; 
        end if;
    end process;

    i_V_reg_771_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((icmp_ln1073_fu_1197_p2 = ap_const_lv1_1) and (ldFrequency_empty_n = ap_const_logic_0))) and (icmp_ln1073_fu_1197_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                i_V_reg_771 <= add_ln886_fu_1203_p2;
            elsif (((tmp_read_fu_552_p2 = ap_const_lv1_0) and (eoBlocks_2_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                i_V_reg_771 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    j_10_reg_851_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln794_fu_1812_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
                j_10_reg_851 <= ap_const_lv64_6;
            elsif (((icmp_ln1065_2_fu_1853_p2 = ap_const_lv1_1) and (icmp_ln794_reg_2940 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state23))) then 
                j_10_reg_851 <= add_ln800_reg_2959;
            end if; 
        end if;
    end process;

    j_11_reg_863_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln794_fu_1812_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
                j_11_reg_863 <= j_8_reg_840;
            elsif (((icmp_ln1065_2_fu_1853_p2 = ap_const_lv1_0) and (icmp_ln794_reg_2940 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state23))) then 
                j_11_reg_863 <= trunc_ln804_fu_1859_p1;
            end if; 
        end if;
    end process;

    j_12_reg_874_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1069_1_fu_1965_p2 = ap_const_lv1_1) and (icmp_ln1069_reg_2936 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state34))) then 
                j_12_reg_874 <= j_reg_3009;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state20) and (icmp_ln1069_fu_1806_p2 = ap_const_lv1_1))) then 
                j_12_reg_874 <= j_6_reg_828;
            end if; 
        end if;
    end process;

    j_6_reg_828_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                j_6_reg_828 <= ap_const_lv32_7;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state34) and ((icmp_ln1069_1_fu_1965_p2 = ap_const_lv1_1) or (icmp_ln1069_reg_2936 = ap_const_lv1_1)))) then 
                j_6_reg_828 <= ap_phi_mux_j_12_phi_fu_878_p4;
            end if; 
        end if;
    end process;

    j_8_reg_840_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state20) and (icmp_ln1069_fu_1806_p2 = ap_const_lv1_0))) then 
                j_8_reg_840 <= j_6_reg_828;
            elsif (((icmp_ln1069_1_fu_1965_p2 = ap_const_lv1_0) and (icmp_ln1069_reg_2936 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state34))) then 
                j_8_reg_840 <= j_reg_3009;
            end if; 
        end if;
    end process;

    k_reg_886_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln892_fu_1773_p2 = ap_const_lv1_0) and (tmp_57_fu_1749_p3 = ap_const_lv1_0))) then 
                k_reg_886 <= ap_const_lv16_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
                k_reg_886 <= add_ln892_reg_3041;
            end if; 
        end if;
    end process;

    length_3_reg_931_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1065_fu_1990_p2 = ap_const_lv1_0) and (icmp_ln892_1_fu_1970_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state35) and (icmp_ln892_reg_2910 = ap_const_lv1_0))) then 
                length_3_reg_931 <= length_reg_897;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
                length_3_reg_931 <= length_2_loc_fu_168;
            end if; 
        end if;
    end process;

    length_reg_897_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln892_fu_1773_p2 = ap_const_lv1_0) and (tmp_57_fu_1749_p3 = ap_const_lv1_0))) then 
                length_reg_897 <= ap_const_lv16_F;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
                length_reg_897 <= length_3_reg_931;
            end if; 
        end if;
    end process;

    not_sorted_reg_805_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_processBitLength_14_Pipeline_re_sort_fu_1097_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                not_sorted_reg_805 <= not_sorted_1_loc_fu_248;
            elsif ((not(((blMaxCodes24_full_n = ap_const_logic_0) and (tmp_strobe_V_reg_2425 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                not_sorted_reg_805 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    shift_1_reg_794_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_processBitLength_14_Pipeline_re_sort_fu_1097_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                shift_1_reg_794 <= shift_reg_2677;
            elsif ((not(((blMaxCodes24_full_n = ap_const_logic_0) and (tmp_strobe_V_reg_2425 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                shift_1_reg_794 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                add_ln552_1_reg_2881 <= add_ln552_1_fu_1691_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state22)) then
                add_ln800_reg_2959 <= add_ln800_fu_1838_p2;
                trunc_ln799_reg_2944 <= trunc_ln799_fu_1818_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state27)) then
                add_ln886_2_reg_3015 <= add_ln886_2_fu_1938_p2;
                j_reg_3009 <= j_fu_1923_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then
                add_ln886_3_reg_3021 <= add_ln886_3_fu_1953_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state33)) then
                add_ln887_2_reg_3027 <= add_ln887_2_fu_1959_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state24)) then
                add_ln887_reg_2988 <= add_ln887_fu_1897_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state35) and (icmp_ln892_reg_2910 = ap_const_lv1_0))) then
                add_ln892_reg_3041 <= add_ln892_fu_1976_p2;
                icmp_ln892_1_reg_3037 <= icmp_ln892_1_fu_1970_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_58_fu_2041_p3 = ap_const_lv1_0) and (icmp_ln892_1_reg_3037 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state40) and (icmp_ln892_reg_2910 = ap_const_lv1_0))) then
                count_V_3_reg_3093 <= count_V_3_fu_2053_p2;
                trunc_ln258_reg_3083 <= trunc_ln258_fu_2049_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                digit_histogram_V_53_fu_432 <= grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_118_out;
                digit_histogram_V_54_fu_436 <= grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_117_out;
                digit_histogram_V_55_fu_440 <= grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_116_out;
                digit_histogram_V_56_fu_444 <= grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_115_out;
                digit_histogram_V_57_fu_448 <= grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_114_out;
                digit_histogram_V_58_fu_452 <= grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_113_out;
                digit_histogram_V_59_fu_456 <= grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_112_out;
                digit_histogram_V_60_fu_460 <= grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_111_out;
                digit_histogram_V_61_fu_464 <= grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_110_out;
                digit_histogram_V_62_fu_468 <= grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_109_out;
                digit_histogram_V_63_fu_472 <= grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_108_out;
                digit_histogram_V_64_fu_476 <= grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_107_out;
                digit_histogram_V_65_fu_480 <= grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_106_out;
                digit_histogram_V_66_fu_484 <= grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_105_out;
                digit_histogram_V_fu_428 <= grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_119_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_104_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                digit_histogram_V_67_fu_488 <= grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_digit_histogram_V_104_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_139_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                digit_location_V_80_fu_496 <= grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_139_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_140_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                digit_location_V_81_fu_500 <= grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_140_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_141_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                digit_location_V_82_fu_504 <= grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_141_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_142_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                digit_location_V_83_fu_508 <= grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_142_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_143_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                digit_location_V_84_fu_512 <= grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_143_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_144_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                digit_location_V_85_fu_516 <= grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_144_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_145_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                digit_location_V_86_fu_520 <= grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_145_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_146_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                digit_location_V_87_fu_524 <= grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_146_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_147_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                digit_location_V_88_fu_528 <= grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_147_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_148_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                digit_location_V_89_fu_532 <= grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_148_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_149_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                digit_location_V_90_fu_536 <= grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_149_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_150_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                digit_location_V_91_fu_540 <= grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_150_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_151_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                digit_location_V_92_fu_544 <= grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_151_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_152_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                digit_location_V_93_fu_548 <= grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_152_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_138_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                digit_location_V_fu_492 <= grp_processBitLength_14_Pipeline_re_sort_fu_1097_digit_location_V_138_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                i_reg_2886 <= i_fu_1735_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
                icmp_ln1069_reg_2936 <= icmp_ln1069_fu_1806_p2;
                length_histogram_V_2_addr_2_reg_2931 <= p_cast71_fu_1800_p1(3 - 1 downto 0);
                length_histogram_V_addr_2_reg_2926 <= p_cast71_fu_1800_p1(3 - 1 downto 0);
                sub17_i_reg_2921 <= sub17_i_fu_1784_p2;
                trunc_ln786_reg_2915 <= trunc_ln786_fu_1779_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state21)) then
                icmp_ln794_reg_2940 <= icmp_ln794_fu_1812_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state19) and (tmp_57_fu_1749_p3 = ap_const_lv1_0))) then
                icmp_ln892_reg_2910 <= icmp_ln892_fu_1773_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_processBitLength_14_Pipeline_canonize_inner_fu_1151_length_2_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state38))) then
                length_2_loc_fu_168 <= grp_processBitLength_14_Pipeline_canonize_inner_fu_1151_length_2_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state19) and (tmp_57_fu_1749_p3 = ap_const_lv1_1))) then
                length_histogram_V_2_addr_1_reg_2905 <= p_cast69_fu_1767_p1(3 - 1 downto 0);
                length_histogram_V_addr_1_reg_2900 <= p_cast69_fu_1767_p1(3 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state23) and ((icmp_ln1065_2_fu_1853_p2 = ap_const_lv1_0) or (icmp_ln794_reg_2940 = ap_const_lv1_0)))) then
                length_histogram_V_2_addr_5_reg_2983 <= zext_ln887_fu_1882_p1(3 - 1 downto 0);
                length_histogram_V_addr_5_reg_2978 <= zext_ln887_fu_1882_p1(3 - 1 downto 0);
                trunc_ln784_1_reg_2972 <= trunc_ln784_1_fu_1868_p1;
                trunc_ln784_reg_2967 <= trunc_ln784_fu_1864_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state26)) then
                length_histogram_V_2_addr_6_reg_3004 <= zext_ln886_1_fu_1918_p1(3 - 1 downto 0);
                length_histogram_V_addr_6_reg_2999 <= zext_ln886_1_fu_1918_p1(3 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state25)) then
                lshr_ln886_1_reg_2994 <= add_ln886_1_fu_1903_p2(3 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_not_sorted_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                not_sorted_1_loc_fu_248 <= grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_not_sorted_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                prev_freq_V_reg_2687 <= heap_frequency_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_lv1_0 = and_ln143_fu_1265_p2))) then
                select_ln552_reg_2682 <= select_ln552_fu_1356_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln143_fu_1265_p2) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                shift_reg_2677 <= shift_fu_1339_p2;
                trunc_ln144_reg_2672 <= trunc_ln144_fu_1335_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_fu_1197_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                tmp_data_V_reg_2420 <= tmp_data_V_fu_1235_p1;
                tmp_strobe_V_reg_2425 <= ldFrequency_dout(14 downto 14);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state44)) then
                trunc_ln1034_reg_3098 <= trunc_ln1034_fu_2064_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln892_1_fu_1970_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state35) and (icmp_ln892_reg_2910 = ap_const_lv1_0))) then
                trunc_ln892_reg_3051 <= trunc_ln892_fu_1986_p1;
                    zext_ln892_reg_3046(15 downto 0) <= zext_ln892_fu_1982_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state36)) then
                trunc_ln898_reg_3069 <= trunc_ln898_fu_2031_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                    zext_ln143_reg_2615(15 downto 0) <= zext_ln143_fu_1255_p1(15 downto 0);
            end if;
        end if;
    end process;
    zext_ln143_reg_2615(16) <= '0';
    zext_ln892_reg_3046(63 downto 16) <= "000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ldFrequency_empty_n, eoBlocks_2_empty_n, blMaxCodes24_full_n, ap_CS_fsm_state3, icmp_ln1073_fu_1197_p2, ap_CS_fsm_state2, ap_CS_fsm_state6, tmp_strobe_V_reg_2425, tmp_strobe_V_fu_1239_p3, ap_CS_fsm_state7, and_ln143_fu_1265_p2, ap_CS_fsm_state8, ap_CS_fsm_state15, ap_CS_fsm_state19, tmp_57_fu_1749_p3, icmp_ln892_reg_2910, ap_CS_fsm_state20, icmp_ln1069_fu_1806_p2, icmp_ln1069_reg_2936, icmp_ln794_fu_1812_p2, icmp_ln794_reg_2940, ap_CS_fsm_state21, ap_CS_fsm_state23, icmp_ln1065_2_fu_1853_p2, icmp_ln892_1_fu_1970_p2, icmp_ln892_1_reg_3037, ap_CS_fsm_state35, icmp_ln1065_fu_1990_p2, ap_CS_fsm_state40, tmp_58_fu_2041_p3, grp_processBitLength_14_Pipeline_filter_fu_943_ap_done, grp_processBitLength_14_Pipeline_init_histogram_fu_954_ap_done, grp_processBitLength_14_Pipeline_create_heap_fu_990_ap_done, grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_ap_done, grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_ap_done, grp_processBitLength_14_Pipeline_re_sort_fu_1097_ap_done, grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_ap_done, grp_processBitLength_14_Pipeline_canonize_inner_fu_1151_ap_done, grp_processBitLength_14_Pipeline_first_codewords_fu_1162_ap_done, grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_ap_done, tmp_read_fu_552_p2, ap_CS_fsm_state14, ap_CS_fsm_state34, icmp_ln1069_1_fu_1965_p2, ap_CS_fsm_state18, ap_CS_fsm_state5, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state38, ap_CS_fsm_state43, ap_CS_fsm_state45)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((tmp_read_fu_552_p2 = ap_const_lv1_1) and (eoBlocks_2_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif (((tmp_read_fu_552_p2 = ap_const_lv1_0) and (eoBlocks_2_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if ((not(((icmp_ln1073_fu_1197_p2 = ap_const_lv1_1) and (ldFrequency_empty_n = ap_const_logic_0))) and (icmp_ln1073_fu_1197_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3) and (tmp_strobe_V_fu_1239_p3 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                elsif ((not(((icmp_ln1073_fu_1197_p2 = ap_const_lv1_1) and (ldFrequency_empty_n = ap_const_logic_0))) and (icmp_ln1073_fu_1197_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3) and (tmp_strobe_V_fu_1239_p3 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                elsif ((not(((icmp_ln1073_fu_1197_p2 = ap_const_lv1_1) and (ldFrequency_empty_n = ap_const_logic_0))) and (icmp_ln1073_fu_1197_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((grp_processBitLength_14_Pipeline_filter_fu_943_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if ((not(((blMaxCodes24_full_n = ap_const_logic_0) and (tmp_strobe_V_reg_2425 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_lv1_0 = and_ln143_fu_1265_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                if (((grp_processBitLength_14_Pipeline_init_histogram_fu_954_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((grp_processBitLength_14_Pipeline_re_sort_fu_1097_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                if (((grp_processBitLength_14_Pipeline_create_heap_fu_990_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                if (((grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state19 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state19) and (tmp_57_fu_1749_p3 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state35;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state20 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state20) and (icmp_ln1069_fu_1806_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state34;
                end if;
            when ap_ST_fsm_state21 => 
                if (((icmp_ln794_fu_1812_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_state23;
                end if;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state23) and ((icmp_ln1065_2_fu_1853_p2 = ap_const_lv1_0) or (icmp_ln794_reg_2940 = ap_const_lv1_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state34) and ((icmp_ln1069_1_fu_1965_p2 = ap_const_lv1_1) or (icmp_ln1069_reg_2936 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when ap_ST_fsm_state35 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state35) and ((icmp_ln892_reg_2910 = ap_const_lv1_1) or ((icmp_ln1065_fu_1990_p2 = ap_const_lv1_0) or (icmp_ln892_1_fu_1970_p2 = ap_const_lv1_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_state40;
                else
                    ap_NS_fsm <= ap_ST_fsm_state36;
                end if;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                if (((grp_processBitLength_14_Pipeline_canonize_inner_fu_1151_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state38))) then
                    ap_NS_fsm <= ap_ST_fsm_state39;
                else
                    ap_NS_fsm <= ap_ST_fsm_state38;
                end if;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state40) and ((icmp_ln892_reg_2910 = ap_const_lv1_1) or ((tmp_58_fu_2041_p3 = ap_const_lv1_1) or (icmp_ln892_1_reg_3037 = ap_const_lv1_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_state42;
                else
                    ap_NS_fsm <= ap_ST_fsm_state41;
                end if;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                if (((grp_processBitLength_14_Pipeline_first_codewords_fu_1162_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state43))) then
                    ap_NS_fsm <= ap_ST_fsm_state44;
                else
                    ap_NS_fsm <= ap_ST_fsm_state43;
                end if;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                if (((grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state45))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state45;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln552_1_fu_1691_p2 <= std_logic_vector(unsigned(heapLength_reg_782) + unsigned(ap_const_lv16_1));
    add_ln552_fu_1351_p2 <= std_logic_vector(unsigned(zext_ln143_reg_2615) + unsigned(ap_const_lv17_1));
    add_ln758_fu_1724_p2 <= std_logic_vector(unsigned(trunc_ln751_fu_1720_p1) + unsigned(ap_const_lv5_1F));
    add_ln800_fu_1838_p2 <= std_logic_vector(unsigned(j_10_reg_851) + unsigned(ap_const_lv64_FFFFFFFFFFFFFFFF));
    add_ln886_1_fu_1903_p2 <= std_logic_vector(unsigned(trunc_ln784_reg_2967) + unsigned(ap_const_lv4_1));
    add_ln886_2_fu_1938_p2 <= std_logic_vector(unsigned(tmp_52_fu_1929_p4) + unsigned(ap_const_lv12_2));
    add_ln886_3_fu_1953_p2 <= std_logic_vector(unsigned(tmp_53_fu_1944_p4) + unsigned(ap_const_lv12_1));
    add_ln886_fu_1203_p2 <= std_logic_vector(unsigned(i_V_reg_771) + unsigned(ap_const_lv5_1));
    add_ln887_1_fu_2000_p2 <= std_logic_vector(unsigned(trunc_ln896_fu_1996_p1) + unsigned(ap_const_lv4_F));
    add_ln887_2_fu_1959_p2 <= std_logic_vector(unsigned(grp_fu_1181_p4) + unsigned(ap_const_lv12_FFE));
    add_ln887_fu_1897_p2 <= std_logic_vector(unsigned(tmp_51_fu_1888_p4) + unsigned(ap_const_lv12_FFF));
    add_ln892_fu_1976_p2 <= std_logic_vector(unsigned(k_reg_886) + unsigned(ap_const_lv16_1));
    and_ln143_fu_1265_p2 <= (not_sorted_reg_805 and icmp_ln143_fu_1259_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_CS_fsm_state41 <= ap_CS_fsm(40);
    ap_CS_fsm_state42 <= ap_CS_fsm(41);
    ap_CS_fsm_state43 <= ap_CS_fsm(42);
    ap_CS_fsm_state44 <= ap_CS_fsm(43);
    ap_CS_fsm_state45 <= ap_CS_fsm(44);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_ap_done)
    begin
        if ((grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_ap_done)
    begin
        if ((grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;

    ap_ST_fsm_state14_blk_assign_proc : process(grp_processBitLength_14_Pipeline_re_sort_fu_1097_ap_done)
    begin
        if ((grp_processBitLength_14_Pipeline_re_sort_fu_1097_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state15_blk_assign_proc : process(grp_processBitLength_14_Pipeline_create_heap_fu_990_ap_done)
    begin
        if ((grp_processBitLength_14_Pipeline_create_heap_fu_990_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;

    ap_ST_fsm_state18_blk_assign_proc : process(grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_ap_done)
    begin
        if ((grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state18_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state18_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg)
    begin
        if (((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(eoBlocks_2_empty_n)
    begin
        if ((eoBlocks_2_empty_n = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;

    ap_ST_fsm_state38_blk_assign_proc : process(grp_processBitLength_14_Pipeline_canonize_inner_fu_1151_ap_done)
    begin
        if ((grp_processBitLength_14_Pipeline_canonize_inner_fu_1151_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state38_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state38_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state39_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(ldFrequency_empty_n, icmp_ln1073_fu_1197_p2)
    begin
        if (((icmp_ln1073_fu_1197_p2 = ap_const_lv1_1) and (ldFrequency_empty_n = ap_const_logic_0))) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state41_blk <= ap_const_logic_0;
    ap_ST_fsm_state42_blk <= ap_const_logic_0;

    ap_ST_fsm_state43_blk_assign_proc : process(grp_processBitLength_14_Pipeline_first_codewords_fu_1162_ap_done)
    begin
        if ((grp_processBitLength_14_Pipeline_first_codewords_fu_1162_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state43_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state43_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state44_blk <= ap_const_logic_0;

    ap_ST_fsm_state45_blk_assign_proc : process(grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_ap_done)
    begin
        if ((grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state45_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state45_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_processBitLength_14_Pipeline_filter_fu_943_ap_done)
    begin
        if ((grp_processBitLength_14_Pipeline_filter_fu_943_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state6_blk_assign_proc : process(blMaxCodes24_full_n, tmp_strobe_V_reg_2425)
    begin
        if (((blMaxCodes24_full_n = ap_const_logic_0) and (tmp_strobe_V_reg_2425 = ap_const_lv1_1))) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_processBitLength_14_Pipeline_init_histogram_fu_954_ap_done)
    begin
        if ((grp_processBitLength_14_Pipeline_init_histogram_fu_954_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state3_assign_proc : process(ldFrequency_empty_n, icmp_ln1073_fu_1197_p2)
    begin
                ap_block_state3 <= ((icmp_ln1073_fu_1197_p2 = ap_const_lv1_1) and (ldFrequency_empty_n = ap_const_logic_0));
    end process;


    ap_block_state6_assign_proc : process(blMaxCodes24_full_n, tmp_strobe_V_reg_2425)
    begin
                ap_block_state6 <= ((blMaxCodes24_full_n = ap_const_logic_0) and (tmp_strobe_V_reg_2425 = ap_const_lv1_1));
    end process;


    ap_done_assign_proc : process(ap_done_reg, eoBlocks_2_empty_n, ap_CS_fsm_state2, tmp_read_fu_552_p2)
    begin
        if (((tmp_read_fu_552_p2 = ap_const_lv1_1) and (eoBlocks_2_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_heapLength_phi_fu_786_p4_assign_proc : process(ap_CS_fsm_state6, tmp_strobe_V_reg_2425, grp_processBitLength_14_Pipeline_filter_fu_943_hpLen_out, heapLength_reg_782)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (tmp_strobe_V_reg_2425 = ap_const_lv1_1))) then 
            ap_phi_mux_heapLength_phi_fu_786_p4 <= grp_processBitLength_14_Pipeline_filter_fu_943_hpLen_out;
        else 
            ap_phi_mux_heapLength_phi_fu_786_p4 <= heapLength_reg_782;
        end if; 
    end process;


    ap_phi_mux_j_11_phi_fu_866_p4_assign_proc : process(icmp_ln794_reg_2940, ap_CS_fsm_state23, icmp_ln1065_2_fu_1853_p2, trunc_ln804_fu_1859_p1, j_11_reg_863)
    begin
        if (((icmp_ln1065_2_fu_1853_p2 = ap_const_lv1_0) and (icmp_ln794_reg_2940 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ap_phi_mux_j_11_phi_fu_866_p4 <= trunc_ln804_fu_1859_p1;
        else 
            ap_phi_mux_j_11_phi_fu_866_p4 <= j_11_reg_863;
        end if; 
    end process;


    ap_phi_mux_j_12_phi_fu_878_p4_assign_proc : process(icmp_ln1069_reg_2936, j_reg_3009, ap_CS_fsm_state34, icmp_ln1069_1_fu_1965_p2, j_12_reg_874)
    begin
        if (((icmp_ln1069_1_fu_1965_p2 = ap_const_lv1_1) and (icmp_ln1069_reg_2936 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            ap_phi_mux_j_12_phi_fu_878_p4 <= j_reg_3009;
        else 
            ap_phi_mux_j_12_phi_fu_878_p4 <= j_12_reg_874;
        end if; 
    end process;


    ap_ready_assign_proc : process(eoBlocks_2_empty_n, ap_CS_fsm_state2, tmp_read_fu_552_p2)
    begin
        if (((tmp_read_fu_552_p2 = ap_const_lv1_1) and (eoBlocks_2_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    blCodes_din <= grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_blCodes_din;

    blCodes_write_assign_proc : process(grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_blCodes_write, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            blCodes_write <= grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_blCodes_write;
        else 
            blCodes_write <= ap_const_logic_0;
        end if; 
    end process;


    blMaxCodes24_blk_n_assign_proc : process(blMaxCodes24_full_n, ap_CS_fsm_state6, tmp_strobe_V_reg_2425)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (tmp_strobe_V_reg_2425 = ap_const_lv1_1))) then 
            blMaxCodes24_blk_n <= blMaxCodes24_full_n;
        else 
            blMaxCodes24_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    blMaxCodes24_din <= grp_processBitLength_14_Pipeline_filter_fu_943_smLen_V_out;

    blMaxCodes24_write_assign_proc : process(blMaxCodes24_full_n, ap_CS_fsm_state6, tmp_strobe_V_reg_2425)
    begin
        if ((not(((blMaxCodes24_full_n = ap_const_logic_0) and (tmp_strobe_V_reg_2425 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state6) and (tmp_strobe_V_reg_2425 = ap_const_lv1_1))) then 
            blMaxCodes24_write <= ap_const_logic_1;
        else 
            blMaxCodes24_write <= ap_const_logic_0;
        end if; 
    end process;

    count_V_3_fu_2053_p2 <= std_logic_vector(unsigned(count_V_2_reg_921) + unsigned(ap_const_lv5_1F));

    current_digit_V_address0_assign_proc : process(grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_current_digit_V_address0, grp_processBitLength_14_Pipeline_re_sort_fu_1097_current_digit_V_address0, ap_CS_fsm_state14, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            current_digit_V_address0 <= grp_processBitLength_14_Pipeline_re_sort_fu_1097_current_digit_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            current_digit_V_address0 <= grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_current_digit_V_address0;
        else 
            current_digit_V_address0 <= "XXXXX";
        end if; 
    end process;


    current_digit_V_ce0_assign_proc : process(grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_current_digit_V_ce0, grp_processBitLength_14_Pipeline_re_sort_fu_1097_current_digit_V_ce0, ap_CS_fsm_state14, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            current_digit_V_ce0 <= grp_processBitLength_14_Pipeline_re_sort_fu_1097_current_digit_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            current_digit_V_ce0 <= grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_current_digit_V_ce0;
        else 
            current_digit_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    current_digit_V_we0_assign_proc : process(grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_current_digit_V_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            current_digit_V_we0 <= grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_current_digit_V_we0;
        else 
            current_digit_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    eoBlocks_2_blk_n_assign_proc : process(eoBlocks_2_empty_n, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            eoBlocks_2_blk_n <= eoBlocks_2_empty_n;
        else 
            eoBlocks_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    eoBlocks_2_read_assign_proc : process(eoBlocks_2_empty_n, ap_CS_fsm_state2)
    begin
        if (((eoBlocks_2_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            eoBlocks_2_read <= ap_const_logic_1;
        else 
            eoBlocks_2_read <= ap_const_logic_0;
        end if; 
    end process;


    first_codeword_V_address0_assign_proc : process(ap_CS_fsm_state40, grp_processBitLength_14_Pipeline_first_codewords_fu_1162_first_codeword_V_address0, grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_first_codeword_V_address0, ap_CS_fsm_state43, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            first_codeword_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            first_codeword_V_address0 <= grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_first_codeword_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            first_codeword_V_address0 <= grp_processBitLength_14_Pipeline_first_codewords_fu_1162_first_codeword_V_address0;
        else 
            first_codeword_V_address0 <= "XXXX";
        end if; 
    end process;


    first_codeword_V_ce0_assign_proc : process(ap_CS_fsm_state40, grp_processBitLength_14_Pipeline_first_codewords_fu_1162_first_codeword_V_ce0, grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_first_codeword_V_ce0, ap_CS_fsm_state43, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            first_codeword_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            first_codeword_V_ce0 <= grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_first_codeword_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            first_codeword_V_ce0 <= grp_processBitLength_14_Pipeline_first_codewords_fu_1162_first_codeword_V_ce0;
        else 
            first_codeword_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    first_codeword_V_ce1_assign_proc : process(grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_first_codeword_V_ce1, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            first_codeword_V_ce1 <= grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_first_codeword_V_ce1;
        else 
            first_codeword_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    first_codeword_V_ce2_assign_proc : process(grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_first_codeword_V_ce2, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            first_codeword_V_ce2 <= grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_first_codeword_V_ce2;
        else 
            first_codeword_V_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    first_codeword_V_d0_assign_proc : process(ap_CS_fsm_state40, grp_processBitLength_14_Pipeline_first_codewords_fu_1162_first_codeword_V_d0, grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_first_codeword_V_d0, ap_CS_fsm_state43, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            first_codeword_V_d0 <= ap_const_lv15_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            first_codeword_V_d0 <= grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_first_codeword_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            first_codeword_V_d0 <= grp_processBitLength_14_Pipeline_first_codewords_fu_1162_first_codeword_V_d0;
        else 
            first_codeword_V_d0 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    first_codeword_V_we0_assign_proc : process(icmp_ln892_reg_2910, icmp_ln892_1_reg_3037, ap_CS_fsm_state40, tmp_58_fu_2041_p3, grp_processBitLength_14_Pipeline_first_codewords_fu_1162_first_codeword_V_we0, grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_first_codeword_V_we0, ap_CS_fsm_state43, ap_CS_fsm_state45)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state40) and ((icmp_ln892_reg_2910 = ap_const_lv1_1) or ((tmp_58_fu_2041_p3 = ap_const_lv1_1) or (icmp_ln892_1_reg_3037 = ap_const_lv1_0))))) then 
            first_codeword_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            first_codeword_V_we0 <= grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_first_codeword_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            first_codeword_V_we0 <= grp_processBitLength_14_Pipeline_first_codewords_fu_1162_first_codeword_V_we0;
        else 
            first_codeword_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1181_p3_assign_proc : process(trunc_ln786_fu_1779_p1, trunc_ln786_reg_2915, ap_CS_fsm_state20, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1181_p3 <= trunc_ln786_reg_2915;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fu_1181_p3 <= trunc_ln786_fu_1779_p1;
        else 
            grp_fu_1181_p3 <= "X";
        end if; 
    end process;

    grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_ap_start <= grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_ap_start_reg;
    grp_processBitLength_14_Pipeline_canonize_inner_fu_1151_ap_start <= grp_processBitLength_14_Pipeline_canonize_inner_fu_1151_ap_start_reg;
    grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_ap_start <= grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_ap_start_reg;
    grp_processBitLength_14_Pipeline_create_heap_fu_990_ap_start <= grp_processBitLength_14_Pipeline_create_heap_fu_990_ap_start_reg;
    grp_processBitLength_14_Pipeline_filter_fu_943_ap_start <= grp_processBitLength_14_Pipeline_filter_fu_943_ap_start_reg;
    grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_ap_start <= grp_processBitLength_14_Pipeline_find_digit_location_fu_1046_ap_start_reg;
    grp_processBitLength_14_Pipeline_first_codewords_fu_1162_ap_start <= grp_processBitLength_14_Pipeline_first_codewords_fu_1162_ap_start_reg;
    grp_processBitLength_14_Pipeline_init_histogram_fu_954_ap_start <= grp_processBitLength_14_Pipeline_init_histogram_fu_954_ap_start_reg;
    grp_processBitLength_14_Pipeline_re_sort_fu_1097_ap_start <= grp_processBitLength_14_Pipeline_re_sort_fu_1097_ap_start_reg;
    grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_ap_start <= grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_ap_start_reg;

    heap_frequency_V_address0_assign_proc : process(ap_CS_fsm_state7, and_ln143_fu_1265_p2, ap_CS_fsm_state15, grp_processBitLength_14_Pipeline_filter_fu_943_heap_frequency_V_address0, grp_processBitLength_14_Pipeline_create_heap_fu_990_heap_frequency_V_address0, grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_heap_frequency_V_address0, grp_processBitLength_14_Pipeline_re_sort_fu_1097_heap_frequency_V_address0, ap_CS_fsm_state14, ap_CS_fsm_state5, ap_CS_fsm_state10)
    begin
        if (((ap_const_lv1_1 = and_ln143_fu_1265_p2) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            heap_frequency_V_address0 <= ap_const_lv64_0(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            heap_frequency_V_address0 <= grp_processBitLength_14_Pipeline_re_sort_fu_1097_heap_frequency_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            heap_frequency_V_address0 <= grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_heap_frequency_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            heap_frequency_V_address0 <= grp_processBitLength_14_Pipeline_create_heap_fu_990_heap_frequency_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            heap_frequency_V_address0 <= grp_processBitLength_14_Pipeline_filter_fu_943_heap_frequency_V_address0;
        else 
            heap_frequency_V_address0 <= "XXXXX";
        end if; 
    end process;


    heap_frequency_V_ce0_assign_proc : process(ap_CS_fsm_state7, and_ln143_fu_1265_p2, ap_CS_fsm_state15, grp_processBitLength_14_Pipeline_filter_fu_943_heap_frequency_V_ce0, grp_processBitLength_14_Pipeline_create_heap_fu_990_heap_frequency_V_ce0, grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_heap_frequency_V_ce0, grp_processBitLength_14_Pipeline_re_sort_fu_1097_heap_frequency_V_ce0, ap_CS_fsm_state14, ap_CS_fsm_state5, ap_CS_fsm_state10)
    begin
        if (((ap_const_lv1_1 = and_ln143_fu_1265_p2) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            heap_frequency_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            heap_frequency_V_ce0 <= grp_processBitLength_14_Pipeline_re_sort_fu_1097_heap_frequency_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            heap_frequency_V_ce0 <= grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_heap_frequency_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            heap_frequency_V_ce0 <= grp_processBitLength_14_Pipeline_create_heap_fu_990_heap_frequency_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            heap_frequency_V_ce0 <= grp_processBitLength_14_Pipeline_filter_fu_943_heap_frequency_V_ce0;
        else 
            heap_frequency_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    heap_frequency_V_d0_assign_proc : process(grp_processBitLength_14_Pipeline_filter_fu_943_heap_frequency_V_d0, grp_processBitLength_14_Pipeline_re_sort_fu_1097_heap_frequency_V_d0, ap_CS_fsm_state14, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            heap_frequency_V_d0 <= grp_processBitLength_14_Pipeline_re_sort_fu_1097_heap_frequency_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            heap_frequency_V_d0 <= grp_processBitLength_14_Pipeline_filter_fu_943_heap_frequency_V_d0;
        else 
            heap_frequency_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    heap_frequency_V_we0_assign_proc : process(grp_processBitLength_14_Pipeline_filter_fu_943_heap_frequency_V_we0, grp_processBitLength_14_Pipeline_re_sort_fu_1097_heap_frequency_V_we0, ap_CS_fsm_state14, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            heap_frequency_V_we0 <= grp_processBitLength_14_Pipeline_re_sort_fu_1097_heap_frequency_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            heap_frequency_V_we0 <= grp_processBitLength_14_Pipeline_filter_fu_943_heap_frequency_V_we0;
        else 
            heap_frequency_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    heap_value_V_address0_assign_proc : process(zext_ln892_reg_3046, ap_CS_fsm_state40, grp_processBitLength_14_Pipeline_filter_fu_943_heap_value_V_address0, grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_heap_value_V_address0, grp_processBitLength_14_Pipeline_re_sort_fu_1097_heap_value_V_address0, ap_CS_fsm_state14, ap_CS_fsm_state5, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            heap_value_V_address0 <= zext_ln892_reg_3046(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            heap_value_V_address0 <= grp_processBitLength_14_Pipeline_re_sort_fu_1097_heap_value_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            heap_value_V_address0 <= grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_heap_value_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            heap_value_V_address0 <= grp_processBitLength_14_Pipeline_filter_fu_943_heap_value_V_address0;
        else 
            heap_value_V_address0 <= "XXXXX";
        end if; 
    end process;


    heap_value_V_ce0_assign_proc : process(ap_CS_fsm_state40, grp_processBitLength_14_Pipeline_filter_fu_943_heap_value_V_ce0, grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_heap_value_V_ce0, grp_processBitLength_14_Pipeline_re_sort_fu_1097_heap_value_V_ce0, ap_CS_fsm_state14, ap_CS_fsm_state5, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            heap_value_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            heap_value_V_ce0 <= grp_processBitLength_14_Pipeline_re_sort_fu_1097_heap_value_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            heap_value_V_ce0 <= grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_heap_value_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            heap_value_V_ce0 <= grp_processBitLength_14_Pipeline_filter_fu_943_heap_value_V_ce0;
        else 
            heap_value_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    heap_value_V_d0_assign_proc : process(grp_processBitLength_14_Pipeline_filter_fu_943_heap_value_V_d0, grp_processBitLength_14_Pipeline_re_sort_fu_1097_heap_value_V_d0, ap_CS_fsm_state14, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            heap_value_V_d0 <= grp_processBitLength_14_Pipeline_re_sort_fu_1097_heap_value_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            heap_value_V_d0 <= grp_processBitLength_14_Pipeline_filter_fu_943_heap_value_V_d0;
        else 
            heap_value_V_d0 <= "XXXXXXXXXX";
        end if; 
    end process;


    heap_value_V_we0_assign_proc : process(grp_processBitLength_14_Pipeline_filter_fu_943_heap_value_V_we0, grp_processBitLength_14_Pipeline_re_sort_fu_1097_heap_value_V_we0, ap_CS_fsm_state14, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            heap_value_V_we0 <= grp_processBitLength_14_Pipeline_re_sort_fu_1097_heap_value_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            heap_value_V_we0 <= grp_processBitLength_14_Pipeline_filter_fu_943_heap_value_V_we0;
        else 
            heap_value_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    i_fu_1735_p2 <= std_logic_vector(unsigned(select_ln763_fu_1713_p3) + unsigned(ap_const_lv16_FFFE));
    icmp_ln1065_2_fu_1853_p2 <= "1" when (tmp_49_fu_1844_p4 = ap_const_lv12_0) else "0";
    icmp_ln1065_fu_1990_p2 <= "1" when (count_V_reg_909 = ap_const_lv5_0) else "0";
    icmp_ln1069_1_fu_1965_p2 <= "1" when (add_ln887_2_reg_3027 = ap_const_lv12_0) else "0";
    icmp_ln1069_fu_1806_p2 <= "1" when (grp_fu_1181_p4 = ap_const_lv12_0) else "0";
    icmp_ln1073_1_fu_1209_p2 <= "1" when (unsigned(i_V_reg_771) < unsigned(ap_const_lv5_F)) else "0";
    icmp_ln1073_fu_1197_p2 <= "1" when (i_V_reg_771 = ap_const_lv5_13) else "0";
    icmp_ln143_fu_1259_p2 <= "1" when (unsigned(shift_1_reg_794) < unsigned(ap_const_lv5_E)) else "0";
    icmp_ln552_fu_1345_p2 <= "1" when (unsigned(heapLength_reg_782) < unsigned(ap_const_lv16_3)) else "0";
    icmp_ln756_fu_1707_p2 <= "1" when (tmp_56_fu_1697_p4 = ap_const_lv15_0) else "0";
    icmp_ln794_fu_1812_p2 <= "1" when (j_8_reg_840 = ap_const_lv32_7) else "0";
    icmp_ln892_1_fu_1970_p2 <= "1" when (unsigned(k_reg_886) < unsigned(heapLength_reg_782)) else "0";
    icmp_ln892_fu_1773_p2 <= "1" when (heapLength_reg_782 = ap_const_lv16_0) else "0";
    j_fu_1923_p2 <= std_logic_vector(unsigned(j_11_reg_863) + unsigned(ap_const_lv32_1));

    ldFrequency_blk_n_assign_proc : process(ldFrequency_empty_n, ap_CS_fsm_state3, icmp_ln1073_fu_1197_p2)
    begin
        if (((icmp_ln1073_fu_1197_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ldFrequency_blk_n <= ldFrequency_empty_n;
        else 
            ldFrequency_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    ldFrequency_read_assign_proc : process(ldFrequency_empty_n, ap_CS_fsm_state3, icmp_ln1073_fu_1197_p2, grp_processBitLength_14_Pipeline_filter_fu_943_ldFrequency_read, ap_CS_fsm_state5)
    begin
        if ((not(((icmp_ln1073_fu_1197_p2 = ap_const_lv1_1) and (ldFrequency_empty_n = ap_const_logic_0))) and (icmp_ln1073_fu_1197_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ldFrequency_read <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            ldFrequency_read <= grp_processBitLength_14_Pipeline_filter_fu_943_ldFrequency_read;
        else 
            ldFrequency_read <= ap_const_logic_0;
        end if; 
    end process;


    length_histogram_V_2_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state19, length_histogram_V_2_addr_1_reg_2905, length_histogram_V_2_addr_2_reg_2931, ap_CS_fsm_state22, ap_CS_fsm_state23, length_histogram_V_2_addr_5_reg_2983, ap_CS_fsm_state25, ap_CS_fsm_state26, length_histogram_V_2_addr_6_reg_3004, ap_CS_fsm_state35, grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_length_histogram_V_2_address0, grp_processBitLength_14_Pipeline_canonize_inner_fu_1151_length_histogram_V_2_address0, grp_processBitLength_14_Pipeline_first_codewords_fu_1162_length_histogram_V_2_address0, ap_CS_fsm_state34, ap_CS_fsm_state18, ap_CS_fsm_state38, ap_CS_fsm_state43, zext_ln1628_fu_1225_p1, p_cast69_fu_1767_p1, zext_ln1065_fu_1832_p1, zext_ln887_fu_1882_p1, zext_ln886_1_fu_1918_p1, zext_ln232_fu_2016_p1, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            length_histogram_V_2_address0 <= zext_ln232_fu_2016_p1(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            length_histogram_V_2_address0 <= length_histogram_V_2_addr_1_reg_2905;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            length_histogram_V_2_address0 <= length_histogram_V_2_addr_2_reg_2931;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            length_histogram_V_2_address0 <= length_histogram_V_2_addr_6_reg_3004;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            length_histogram_V_2_address0 <= zext_ln886_1_fu_1918_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            length_histogram_V_2_address0 <= length_histogram_V_2_addr_5_reg_2983;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            length_histogram_V_2_address0 <= zext_ln887_fu_1882_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            length_histogram_V_2_address0 <= zext_ln1065_fu_1832_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            length_histogram_V_2_address0 <= p_cast69_fu_1767_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            length_histogram_V_2_address0 <= zext_ln1628_fu_1225_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            length_histogram_V_2_address0 <= grp_processBitLength_14_Pipeline_first_codewords_fu_1162_length_histogram_V_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            length_histogram_V_2_address0 <= grp_processBitLength_14_Pipeline_canonize_inner_fu_1151_length_histogram_V_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            length_histogram_V_2_address0 <= grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_length_histogram_V_2_address0;
        else 
            length_histogram_V_2_address0 <= "XXX";
        end if; 
    end process;


    length_histogram_V_2_ce0_assign_proc : process(ldFrequency_empty_n, ap_CS_fsm_state3, icmp_ln1073_fu_1197_p2, ap_CS_fsm_state19, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state35, grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_length_histogram_V_2_ce0, grp_processBitLength_14_Pipeline_canonize_inner_fu_1151_length_histogram_V_2_ce0, grp_processBitLength_14_Pipeline_first_codewords_fu_1162_length_histogram_V_2_ce0, ap_CS_fsm_state34, ap_CS_fsm_state18, ap_CS_fsm_state38, ap_CS_fsm_state43, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28) or (not(((icmp_ln1073_fu_1197_p2 = ap_const_lv1_1) and (ldFrequency_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            length_histogram_V_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            length_histogram_V_2_ce0 <= grp_processBitLength_14_Pipeline_first_codewords_fu_1162_length_histogram_V_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            length_histogram_V_2_ce0 <= grp_processBitLength_14_Pipeline_canonize_inner_fu_1151_length_histogram_V_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            length_histogram_V_2_ce0 <= grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_length_histogram_V_2_ce0;
        else 
            length_histogram_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    length_histogram_V_2_d0_assign_proc : process(ap_CS_fsm_state3, add_ln887_reg_2988, ap_CS_fsm_state25, add_ln886_2_reg_3015, add_ln886_3_reg_3021, add_ln887_2_reg_3027, grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_length_histogram_V_2_d0, ap_CS_fsm_state34, ap_CS_fsm_state18, ap_CS_fsm_state28, ap_CS_fsm_state31)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            length_histogram_V_2_d0 <= add_ln887_2_reg_3027;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            length_histogram_V_2_d0 <= add_ln886_3_reg_3021;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            length_histogram_V_2_d0 <= add_ln886_2_reg_3015;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            length_histogram_V_2_d0 <= add_ln887_reg_2988;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            length_histogram_V_2_d0 <= ap_const_lv12_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            length_histogram_V_2_d0 <= grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_length_histogram_V_2_d0;
        else 
            length_histogram_V_2_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    length_histogram_V_2_we0_assign_proc : process(ldFrequency_empty_n, ap_CS_fsm_state3, icmp_ln1073_fu_1197_p2, trunc_ln786_reg_2915, icmp_ln1069_reg_2936, trunc_ln784_1_reg_2972, ap_CS_fsm_state25, grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_length_histogram_V_2_we0, ap_CS_fsm_state34, ap_CS_fsm_state18, icmp_ln1073_1_fu_1209_p2, trunc_ln1628_fu_1231_p1, ap_CS_fsm_state28, ap_CS_fsm_state31)
    begin
        if ((((icmp_ln1069_reg_2936 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state34) and (trunc_ln786_reg_2915 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state31) and (trunc_ln786_reg_2915 = ap_const_lv1_0)) or ((trunc_ln784_1_reg_2972 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((trunc_ln784_1_reg_2972 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state28)) or (not(((icmp_ln1073_fu_1197_p2 = ap_const_lv1_1) and (ldFrequency_empty_n = ap_const_logic_0))) and (icmp_ln1073_fu_1197_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1628_fu_1231_p1 = ap_const_lv1_1) and (icmp_ln1073_1_fu_1209_p2 = ap_const_lv1_1)))) then 
            length_histogram_V_2_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            length_histogram_V_2_we0 <= grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_length_histogram_V_2_we0;
        else 
            length_histogram_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    length_histogram_V_address0_assign_proc : process(ap_CS_fsm_state3, length_histogram_V_addr_1_reg_2900, ap_CS_fsm_state19, length_histogram_V_addr_2_reg_2926, ap_CS_fsm_state22, ap_CS_fsm_state23, length_histogram_V_addr_5_reg_2978, ap_CS_fsm_state25, length_histogram_V_addr_6_reg_2999, ap_CS_fsm_state26, ap_CS_fsm_state35, grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_length_histogram_V_address0, grp_processBitLength_14_Pipeline_canonize_inner_fu_1151_length_histogram_V_address0, grp_processBitLength_14_Pipeline_first_codewords_fu_1162_length_histogram_V_address0, ap_CS_fsm_state34, ap_CS_fsm_state18, ap_CS_fsm_state38, ap_CS_fsm_state43, zext_ln1628_fu_1225_p1, p_cast69_fu_1767_p1, zext_ln1065_fu_1832_p1, zext_ln887_fu_1882_p1, zext_ln886_1_fu_1918_p1, zext_ln232_fu_2016_p1, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            length_histogram_V_address0 <= zext_ln232_fu_2016_p1(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            length_histogram_V_address0 <= length_histogram_V_addr_1_reg_2900;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            length_histogram_V_address0 <= length_histogram_V_addr_2_reg_2926;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            length_histogram_V_address0 <= length_histogram_V_addr_6_reg_2999;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            length_histogram_V_address0 <= zext_ln886_1_fu_1918_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            length_histogram_V_address0 <= length_histogram_V_addr_5_reg_2978;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            length_histogram_V_address0 <= zext_ln887_fu_1882_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            length_histogram_V_address0 <= zext_ln1065_fu_1832_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            length_histogram_V_address0 <= p_cast69_fu_1767_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            length_histogram_V_address0 <= zext_ln1628_fu_1225_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            length_histogram_V_address0 <= grp_processBitLength_14_Pipeline_first_codewords_fu_1162_length_histogram_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            length_histogram_V_address0 <= grp_processBitLength_14_Pipeline_canonize_inner_fu_1151_length_histogram_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            length_histogram_V_address0 <= grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_length_histogram_V_address0;
        else 
            length_histogram_V_address0 <= "XXX";
        end if; 
    end process;


    length_histogram_V_ce0_assign_proc : process(ldFrequency_empty_n, ap_CS_fsm_state3, icmp_ln1073_fu_1197_p2, ap_CS_fsm_state19, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state35, grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_length_histogram_V_ce0, grp_processBitLength_14_Pipeline_canonize_inner_fu_1151_length_histogram_V_ce0, grp_processBitLength_14_Pipeline_first_codewords_fu_1162_length_histogram_V_ce0, ap_CS_fsm_state34, ap_CS_fsm_state18, ap_CS_fsm_state38, ap_CS_fsm_state43, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28) or (not(((icmp_ln1073_fu_1197_p2 = ap_const_lv1_1) and (ldFrequency_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            length_histogram_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            length_histogram_V_ce0 <= grp_processBitLength_14_Pipeline_first_codewords_fu_1162_length_histogram_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            length_histogram_V_ce0 <= grp_processBitLength_14_Pipeline_canonize_inner_fu_1151_length_histogram_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            length_histogram_V_ce0 <= grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_length_histogram_V_ce0;
        else 
            length_histogram_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    length_histogram_V_d0_assign_proc : process(ap_CS_fsm_state3, add_ln887_reg_2988, ap_CS_fsm_state25, add_ln886_2_reg_3015, add_ln886_3_reg_3021, add_ln887_2_reg_3027, grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_length_histogram_V_d0, ap_CS_fsm_state34, ap_CS_fsm_state18, ap_CS_fsm_state28, ap_CS_fsm_state31)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            length_histogram_V_d0 <= add_ln887_2_reg_3027;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            length_histogram_V_d0 <= add_ln886_3_reg_3021;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            length_histogram_V_d0 <= add_ln886_2_reg_3015;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            length_histogram_V_d0 <= add_ln887_reg_2988;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            length_histogram_V_d0 <= ap_const_lv12_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            length_histogram_V_d0 <= grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_length_histogram_V_d0;
        else 
            length_histogram_V_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    length_histogram_V_we0_assign_proc : process(ldFrequency_empty_n, ap_CS_fsm_state3, icmp_ln1073_fu_1197_p2, trunc_ln786_reg_2915, icmp_ln1069_reg_2936, trunc_ln784_1_reg_2972, ap_CS_fsm_state25, grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_length_histogram_V_we0, ap_CS_fsm_state34, ap_CS_fsm_state18, icmp_ln1073_1_fu_1209_p2, trunc_ln1628_fu_1231_p1, ap_CS_fsm_state28, ap_CS_fsm_state31)
    begin
        if ((((icmp_ln1069_reg_2936 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state34) and (trunc_ln786_reg_2915 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state31) and (trunc_ln786_reg_2915 = ap_const_lv1_1)) or ((trunc_ln784_1_reg_2972 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state28)) or ((trunc_ln784_1_reg_2972 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state25)) or (not(((icmp_ln1073_fu_1197_p2 = ap_const_lv1_1) and (ldFrequency_empty_n = ap_const_logic_0))) and (icmp_ln1073_fu_1197_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1628_fu_1231_p1 = ap_const_lv1_0) and (icmp_ln1073_1_fu_1209_p2 = ap_const_lv1_1)))) then 
            length_histogram_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            length_histogram_V_we0 <= grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_length_histogram_V_we0;
        else 
            length_histogram_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    lshr_ln3_fu_1822_p4 <= j_10_reg_851(3 downto 1);
    lshr_ln4_fu_2006_p4 <= add_ln887_1_fu_2000_p2(3 downto 1);
    lshr_ln5_fu_1872_p4 <= ap_phi_mux_j_11_phi_fu_866_p4(3 downto 1);
    lshr_ln_fu_1215_p4 <= i_V_reg_771(3 downto 1);
    p_cast69_fu_1767_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_1757_p4),64));
    p_cast71_fu_1800_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_47_fu_1790_p4),64));

    parent_V_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state15, grp_processBitLength_14_Pipeline_create_heap_fu_990_parent_V_address0, grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_parent_V_address0, ap_CS_fsm_state18, zext_ln1073_fu_1190_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            parent_V_address0 <= zext_ln1073_fu_1190_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            parent_V_address0 <= grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_parent_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            parent_V_address0 <= grp_processBitLength_14_Pipeline_create_heap_fu_990_parent_V_address0;
        else 
            parent_V_address0 <= "XXXXX";
        end if; 
    end process;


    parent_V_ce0_assign_proc : process(ldFrequency_empty_n, ap_CS_fsm_state3, icmp_ln1073_fu_1197_p2, ap_CS_fsm_state15, grp_processBitLength_14_Pipeline_create_heap_fu_990_parent_V_ce0, grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_parent_V_ce0, ap_CS_fsm_state18)
    begin
        if ((not(((icmp_ln1073_fu_1197_p2 = ap_const_lv1_1) and (ldFrequency_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            parent_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            parent_V_ce0 <= grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_parent_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            parent_V_ce0 <= grp_processBitLength_14_Pipeline_create_heap_fu_990_parent_V_ce0;
        else 
            parent_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    parent_V_d0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state15, grp_processBitLength_14_Pipeline_create_heap_fu_990_parent_V_d0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            parent_V_d0 <= ap_const_lv5_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            parent_V_d0 <= grp_processBitLength_14_Pipeline_create_heap_fu_990_parent_V_d0;
        else 
            parent_V_d0 <= "XXXXX";
        end if; 
    end process;


    parent_V_we0_assign_proc : process(ldFrequency_empty_n, ap_CS_fsm_state3, icmp_ln1073_fu_1197_p2, ap_CS_fsm_state15, grp_processBitLength_14_Pipeline_create_heap_fu_990_parent_V_we0)
    begin
        if ((not(((icmp_ln1073_fu_1197_p2 = ap_const_lv1_1) and (ldFrequency_empty_n = ap_const_logic_0))) and (icmp_ln1073_fu_1197_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            parent_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            parent_V_we0 <= grp_processBitLength_14_Pipeline_create_heap_fu_990_parent_V_we0;
        else 
            parent_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    prev_sorting_frequency_V_address0_assign_proc : process(grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_prev_sorting_frequency_V_address0, grp_processBitLength_14_Pipeline_re_sort_fu_1097_prev_sorting_frequency_V_address0, ap_CS_fsm_state14, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            prev_sorting_frequency_V_address0 <= grp_processBitLength_14_Pipeline_re_sort_fu_1097_prev_sorting_frequency_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            prev_sorting_frequency_V_address0 <= grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_prev_sorting_frequency_V_address0;
        else 
            prev_sorting_frequency_V_address0 <= "XXXXX";
        end if; 
    end process;


    prev_sorting_frequency_V_ce0_assign_proc : process(grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_prev_sorting_frequency_V_ce0, grp_processBitLength_14_Pipeline_re_sort_fu_1097_prev_sorting_frequency_V_ce0, ap_CS_fsm_state14, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            prev_sorting_frequency_V_ce0 <= grp_processBitLength_14_Pipeline_re_sort_fu_1097_prev_sorting_frequency_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            prev_sorting_frequency_V_ce0 <= grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_prev_sorting_frequency_V_ce0;
        else 
            prev_sorting_frequency_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    prev_sorting_frequency_V_we0_assign_proc : process(grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_prev_sorting_frequency_V_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            prev_sorting_frequency_V_we0 <= grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_prev_sorting_frequency_V_we0;
        else 
            prev_sorting_frequency_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    prev_sorting_value_V_address0_assign_proc : process(grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_prev_sorting_value_V_address0, grp_processBitLength_14_Pipeline_re_sort_fu_1097_prev_sorting_value_V_address0, ap_CS_fsm_state14, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            prev_sorting_value_V_address0 <= grp_processBitLength_14_Pipeline_re_sort_fu_1097_prev_sorting_value_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            prev_sorting_value_V_address0 <= grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_prev_sorting_value_V_address0;
        else 
            prev_sorting_value_V_address0 <= "XXXXX";
        end if; 
    end process;


    prev_sorting_value_V_ce0_assign_proc : process(grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_prev_sorting_value_V_ce0, grp_processBitLength_14_Pipeline_re_sort_fu_1097_prev_sorting_value_V_ce0, ap_CS_fsm_state14, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            prev_sorting_value_V_ce0 <= grp_processBitLength_14_Pipeline_re_sort_fu_1097_prev_sorting_value_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            prev_sorting_value_V_ce0 <= grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_prev_sorting_value_V_ce0;
        else 
            prev_sorting_value_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    prev_sorting_value_V_we0_assign_proc : process(grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_prev_sorting_value_V_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            prev_sorting_value_V_we0 <= grp_processBitLength_14_Pipeline_compute_histogram_fu_1000_prev_sorting_value_V_we0;
        else 
            prev_sorting_value_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln552_fu_1356_p3 <= 
        add_ln552_fu_1351_p2 when (icmp_ln552_fu_1345_p2(0) = '1') else 
        zext_ln143_reg_2615;
    select_ln763_fu_1713_p3 <= 
        add_ln552_1_reg_2881 when (icmp_ln756_fu_1707_p2(0) = '1') else 
        heapLength_reg_782;
    shift_fu_1339_p2 <= std_logic_vector(unsigned(shift_1_reg_794) + unsigned(ap_const_lv5_4));
    sub17_i_fu_1784_p2 <= std_logic_vector(unsigned(i_36_reg_816) + unsigned(ap_const_lv4_F));

    symbol_bits_V_1_address0_assign_proc : process(ap_CS_fsm_state3, grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_symbol_bits_V_1_address0, ap_CS_fsm_state41, ap_CS_fsm_state45, zext_ln1073_fu_1190_p1, zext_ln587_fu_2059_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            symbol_bits_V_1_address0 <= zext_ln587_fu_2059_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            symbol_bits_V_1_address0 <= zext_ln1073_fu_1190_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            symbol_bits_V_1_address0 <= grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_symbol_bits_V_1_address0;
        else 
            symbol_bits_V_1_address0 <= "XXXXX";
        end if; 
    end process;


    symbol_bits_V_1_ce0_assign_proc : process(ldFrequency_empty_n, ap_CS_fsm_state3, icmp_ln1073_fu_1197_p2, grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_symbol_bits_V_1_ce0, ap_CS_fsm_state41, ap_CS_fsm_state45)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or (not(((icmp_ln1073_fu_1197_p2 = ap_const_lv1_1) and (ldFrequency_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            symbol_bits_V_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            symbol_bits_V_1_ce0 <= grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_symbol_bits_V_1_ce0;
        else 
            symbol_bits_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    symbol_bits_V_1_d0_assign_proc : process(ap_CS_fsm_state3, trunc_ln258_reg_3083, grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_symbol_bits_V_1_d0, ap_CS_fsm_state41, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            symbol_bits_V_1_d0 <= trunc_ln258_reg_3083;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            symbol_bits_V_1_d0 <= ap_const_lv4_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            symbol_bits_V_1_d0 <= grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_symbol_bits_V_1_d0;
        else 
            symbol_bits_V_1_d0 <= "XXXX";
        end if; 
    end process;


    symbol_bits_V_1_we0_assign_proc : process(ldFrequency_empty_n, ap_CS_fsm_state3, icmp_ln1073_fu_1197_p2, grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_symbol_bits_V_1_we0, ap_CS_fsm_state41, ap_CS_fsm_state45)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or (not(((icmp_ln1073_fu_1197_p2 = ap_const_lv1_1) and (ldFrequency_empty_n = ap_const_logic_0))) and (icmp_ln1073_fu_1197_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            symbol_bits_V_1_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            symbol_bits_V_1_we0 <= grp_processBitLength_14_Pipeline_assign_codewords_sm_fu_1169_symbol_bits_V_1_we0;
        else 
            symbol_bits_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_array_V_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state15, ap_CS_fsm_state16, grp_processBitLength_14_Pipeline_create_heap_fu_990_temp_array_V_address0, grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_temp_array_V_address0, ap_CS_fsm_state18, zext_ln1073_fu_1190_p1, zext_ln758_fu_1730_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            temp_array_V_address0 <= zext_ln758_fu_1730_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_array_V_address0 <= zext_ln1073_fu_1190_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            temp_array_V_address0 <= grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_temp_array_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            temp_array_V_address0 <= grp_processBitLength_14_Pipeline_create_heap_fu_990_temp_array_V_address0;
        else 
            temp_array_V_address0 <= "XXXXX";
        end if; 
    end process;


    temp_array_V_ce0_assign_proc : process(ldFrequency_empty_n, ap_CS_fsm_state3, icmp_ln1073_fu_1197_p2, ap_CS_fsm_state15, ap_CS_fsm_state16, grp_processBitLength_14_Pipeline_create_heap_fu_990_temp_array_V_ce0, grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_temp_array_V_ce0, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (not(((icmp_ln1073_fu_1197_p2 = ap_const_lv1_1) and (ldFrequency_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            temp_array_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            temp_array_V_ce0 <= grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_temp_array_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            temp_array_V_ce0 <= grp_processBitLength_14_Pipeline_create_heap_fu_990_temp_array_V_ce0;
        else 
            temp_array_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_array_V_d0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state15, ap_CS_fsm_state16, grp_processBitLength_14_Pipeline_create_heap_fu_990_temp_array_V_d0, grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_temp_array_V_d0, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            temp_array_V_d0 <= ap_const_lv14_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            temp_array_V_d0 <= grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_temp_array_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            temp_array_V_d0 <= grp_processBitLength_14_Pipeline_create_heap_fu_990_temp_array_V_d0;
        else 
            temp_array_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    temp_array_V_we0_assign_proc : process(ldFrequency_empty_n, ap_CS_fsm_state3, icmp_ln1073_fu_1197_p2, ap_CS_fsm_state15, ap_CS_fsm_state16, grp_processBitLength_14_Pipeline_create_heap_fu_990_temp_array_V_we0, grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_temp_array_V_we0, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (not(((icmp_ln1073_fu_1197_p2 = ap_const_lv1_1) and (ldFrequency_empty_n = ap_const_logic_0))) and (icmp_ln1073_fu_1197_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            temp_array_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            temp_array_V_we0 <= grp_processBitLength_14_Pipeline_traverse_tree_fu_1140_temp_array_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            temp_array_V_we0 <= grp_processBitLength_14_Pipeline_create_heap_fu_990_temp_array_V_we0;
        else 
            temp_array_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_47_fu_1790_p4 <= sub17_i_fu_1784_p2(3 downto 1);
    tmp_56_fu_1697_p4 <= heapLength_reg_782(15 downto 1);
    tmp_57_fu_1749_p3 <= i_36_reg_816(3 downto 3);
    tmp_58_fu_2041_p3 <= length_3_reg_931(15 downto 15);
    tmp_data_V_fu_1235_p1 <= ldFrequency_dout(14 - 1 downto 0);
    tmp_read_fu_552_p2 <= eoBlocks_2_dout;
    tmp_s_fu_1757_p4 <= i_36_reg_816(3 downto 1);
    tmp_strobe_V_fu_1239_p3 <= ldFrequency_dout(14 downto 14);
    trunc_ln1034_fu_2064_p1 <= heapLength_reg_782(5 - 1 downto 0);
    trunc_ln144_fu_1335_p1 <= shift_1_reg_794(4 - 1 downto 0);
    trunc_ln1628_fu_1231_p1 <= i_V_reg_771(1 - 1 downto 0);
    trunc_ln258_fu_2049_p1 <= length_3_reg_931(4 - 1 downto 0);
    trunc_ln751_fu_1720_p1 <= select_ln763_fu_1713_p3(5 - 1 downto 0);
    trunc_ln784_1_fu_1868_p1 <= ap_phi_mux_j_11_phi_fu_866_p4(1 - 1 downto 0);
    trunc_ln784_fu_1864_p1 <= ap_phi_mux_j_11_phi_fu_866_p4(4 - 1 downto 0);
    trunc_ln786_fu_1779_p1 <= i_36_reg_816(1 - 1 downto 0);
    trunc_ln799_fu_1818_p1 <= j_10_reg_851(1 - 1 downto 0);
    trunc_ln804_fu_1859_p1 <= j_10_reg_851(32 - 1 downto 0);
    trunc_ln892_fu_1986_p1 <= length_reg_897(1 - 1 downto 0);
    trunc_ln896_fu_1996_p1 <= length_reg_897(4 - 1 downto 0);
    trunc_ln898_fu_2031_p1 <= tmp_50_fu_2022_p4(5 - 1 downto 0);
    zext_ln1065_fu_1832_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln3_fu_1822_p4),64));
    zext_ln1073_fu_1190_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_V_reg_771),64));
    zext_ln143_fu_1255_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_heapLength_phi_fu_786_p4),17));
    zext_ln1628_fu_1225_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_1215_p4),64));
    zext_ln232_fu_2016_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln4_fu_2006_p4),64));
    zext_ln587_fu_2059_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(heap_value_V_q0),64));
    zext_ln758_fu_1730_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln758_fu_1724_p2),64));
    zext_ln886_1_fu_1918_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln886_1_reg_2994),64));
    zext_ln887_fu_1882_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln5_fu_1872_p4),64));
    zext_ln892_fu_1982_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(k_reg_886),64));
end behav;
