[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 3119631 heartbeat IPC: 3.206 cumulative IPC: 3.206 (Simulation time: 00 hr 00 min 19 sec)
Warmup finished CPU 0 instructions: 10000000 cycles: 3119631 cumulative IPC: 3.206 (Simulation time: 00 hr 00 min 19 sec)
Warmup complete CPU 0 instructions: 10000000 cycles: 3119631 cumulative IPC: 3.206 (Simulation time: 00 hr 00 min 19 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 24143645 heartbeat IPC: 0.4756 cumulative IPC: 0.4756 (Simulation time: 00 hr 02 min 13 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 44823997 heartbeat IPC: 0.4836 cumulative IPC: 0.4796 (Simulation time: 00 hr 04 min 06 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 64653924 heartbeat IPC: 0.5043 cumulative IPC: 0.4875 (Simulation time: 00 hr 05 min 53 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 83833230 heartbeat IPC: 0.5214 cumulative IPC: 0.4956 (Simulation time: 00 hr 07 min 36 sec)
Simulation finished CPU 0 instructions: 50000000 cycles: 99093091 cumulative IPC: 0.5046 (Simulation time: 00 hr 09 min 14 sec)
Simulation complete CPU 0 instructions: 50000000 cycles: 99093091 cumulative IPC: 0.5046 (Simulation time: 00 hr 09 min 14 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs 619.lbm_s-2676B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.5046 instructions: 50000000 cycles: 99093091
CPU 0 Branch Prediction Accuracy: 95.94% MPKI: 0.6505 Average ROB Occupancy at Mispredict: 209.9
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.6505
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu0->cpu0_STLB TOTAL        ACCESS:      58518 HIT:      26765 MISS:      31753 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      58518 HIT:      26765 MISS:      31753 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 200.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    6268139 HIT:     781412 MISS:    5486727 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     507940 HIT:          1 MISS:     507939 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:    2864186 HIT:      75920 MISS:    2788266 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    2864259 HIT:     700540 MISS:    2163719 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      31754 HIT:       4951 MISS:      26803 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 183 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    8011238 HIT:    8011238 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:    8011238 HIT:    8011238 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   11879386 HIT:    7654082 MISS:    4225304 MSHR_MERGE:     821351
cpu0->cpu0_L1D LOAD         ACCESS:    3129452 HIT:    1930207 MISS:    1199245 MSHR_MERGE:     691305
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    8718149 HIT:    5723844 MISS:    2994305 MSHR_MERGE:     130046
cpu0->cpu0_L1D TRANSLATION  ACCESS:      31785 HIT:         31 MISS:      31754 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 301.9 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5963814 HIT:    5963814 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    5963814 HIT:    5963814 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   11137077 HIT:   11031380 MISS:     105697 MSHR_MERGE:      47179
cpu0->cpu0_DTLB LOAD         ACCESS:   11137077 HIT:   11031380 MISS:     105697 MSHR_MERGE:      47179
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 114.3 cycles
cpu0->LLC TOTAL        ACCESS:    6150589 HIT:    4118850 MISS:    2031739 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     507939 HIT:         18 MISS:     507921 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:    2788262 HIT:    1268517 MISS:    1519745 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:    2827585 HIT:    2823746 MISS:       3839 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      26803 HIT:      26569 MISS:        234 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 463.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      88209
  ROW_BUFFER_MISS:    1939691
  AVG DBUS CONGESTED CYCLE: 6.974
Channel 0 WQ ROW_BUFFER_HIT:     261274
  ROW_BUFFER_MISS:    1260831
  FULL:          0
Channel 0 REFRESHES ISSUED:       8258
