Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 22:03:18 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank/post_route_timing.rpt
| Design       : a25_register_bank
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
i_mem_stall                    r3_reg[28]/CE                  inf           
i_mem_stall                    r3_reg[2]/CE                   inf           
i_mem_stall                    r3_reg[0]/CE                   inf           
i_wb_read_data_rd[3]           r13_svc_reg[15]/CE             inf           
i_wb_read_data_rd[3]           r12_reg[14]/CE                 inf           
i_mem_stall                    r3_reg[15]/CE                  inf           
i_wb_read_data_rd[3]           r13_svc_reg[14]/CE             inf           
i_wb_read_data_rd[3]           r13_svc_reg[0]/CE              inf           
i_wb_read_data_rd[3]           r12_reg[0]/CE                  inf           
i_wb_read_data_rd[3]           r12_reg[15]/CE                 inf           
i_wb_read_data_rd[3]           r12_reg[16]/CE                 inf           
i_wb_read_data_rd[3]           r13_svc_reg[16]/CE             inf           
i_wb_read_data_rd[3]           r14_firq_reg[13]/CE            inf           
i_wb_read_data_rd[3]           r13_svc_reg[29]/CE             inf           
i_wb_read_data_rd[3]           r13_svc_reg[2]/CE              inf           
i_wb_read_data_rd[3]           r14_firq_reg[17]/CE            inf           
i_wb_read_data_rd[3]           r14_firq_reg[6]/CE             inf           
i_mem_stall                    r3_reg[16]/CE                  inf           
i_wb_read_data_rd[3]           r14_firq_reg[1]/CE             inf           
i_mode_idec[0]                 r14_svc_reg[10]/CE             inf           
i_mode_idec[0]                 r14_svc_reg[11]/CE             inf           
i_mode_idec[0]                 r14_svc_reg[5]/CE              inf           
i_mode_idec[0]                 r14_svc_reg[7]/CE              inf           
i_wb_read_data_rd[3]           r12_reg[29]/CE                 inf           
i_wb_read_data_rd[3]           r12_reg[2]/CE                  inf           
i_mem_stall                    r11_reg[18]/CE                 inf           
i_wb_read_data_rd[3]           r12_reg[4]/CE                  inf           
i_wb_read_data_rd[3]           r13_svc_reg[4]/CE              inf           
i_wb_read_data_rd[3]           r14_firq_reg[29]/CE            inf           
i_mem_stall                    r11_reg[8]/CE                  inf           
i_mode_idec[0]                 r14_svc_reg[26]/CE             inf           
i_mem_stall                    r11_reg[24]/CE                 inf           
i_wb_read_data_rd[3]           r14_firq_reg[28]/CE            inf           
i_mem_stall                    r3_reg[21]/CE                  inf           
i_wb_read_data_rd[3]           r13_firq_reg[8]/CE             inf           
i_wb_read_data_rd[3]           r13_firq_reg[15]/CE            inf           
i_mem_stall                    r3_reg[23]/CE                  inf           
i_mem_stall                    r11_reg[14]/CE                 inf           
i_wb_read_data_rd[3]           r13_firq_reg[24]/CE            inf           
i_wb_read_data_rd[3]           r13_firq_reg[25]/CE            inf           
i_wb_read_data_rd[3]           r12_reg[20]/CE                 inf           
i_wb_read_data_rd[3]           r13_firq_reg[28]/CE            inf           
i_wb_read_data_rd[3]           r13_svc_reg[21]/CE             inf           
i_mode_idec[0]                 r14_svc_reg[27]/CE             inf           
i_mem_stall                    r15_reg[13]/CE                 inf           
i_mode_idec[0]                 r14_irq_reg[26]/CE             inf           
i_wb_read_data_rd[3]           r13_svc_reg[22]/CE             inf           
i_mode_idec[0]                 r14_irq_reg[11]/CE             inf           
i_mode_idec[0]                 r14_irq_reg[5]/CE              inf           
i_mode_idec[0]                 r14_irq_reg[7]/CE              inf           
i_wb_read_data_rd[3]           r13_firq_reg[18]/CE            inf           
i_wb_read_data_rd[3]           r9_firq_reg[21]/CE             inf           
i_wb_read_data_rd[3]           r9_firq_reg[23]/CE             inf           
i_wb_read_data_rd[3]           r13_firq_reg[16]/CE            inf           
i_wb_read_data_rd[3]           r14_firq_reg[16]/CE            inf           
i_wb_read_data_rd[3]           r14_firq_reg[4]/CE             inf           
i_mem_stall                    r3_reg[8]/CE                   inf           
i_wb_read_data_rd[3]           r13_firq_reg[0]/CE             inf           
i_wb_read_data_rd[3]           r13_svc_reg[8]/CE              inf           
i_wb_read_data_rd[3]           r13_svc_reg[20]/CE             inf           
i_mem_stall                    r15_reg[6]/CE                  inf           
i_mode_idec[0]                 r14_svc_reg[25]/CE             inf           
i_mem_stall                    r11_reg[22]/CE                 inf           
i_mem_stall                    r5_reg[15]/CE                  inf           
i_wb_read_data_rd[3]           r14_firq_reg[15]/CE            inf           
i_wb_read_data_rd[3]           r14_firq_reg[2]/CE             inf           
i_mem_stall                    r15_reg[14]/CE                 inf           
i_wb_read_data_rd[3]           r13_firq_reg[14]/CE            inf           
i_reg_bank_wen[13]             r13_reg[8]/CE                  inf           
i_mem_stall                    r11_reg[21]/CE                 inf           
i_wb_read_data_rd[3]           r12_reg[21]/CE                 inf           
i_wb_read_data_rd[3]           r12_reg[22]/CE                 inf           
i_mem_stall                    r5_reg[0]/CE                   inf           
i_mem_stall                    r5_reg[2]/CE                   inf           
i_mem_stall                    r11_reg[15]/CE                 inf           
i_wb_read_data_rd[3]           r13_irq_reg[15]/CE             inf           
i_mem_stall                    r5_reg[16]/CE                  inf           
i_mode_idec[0]                 r14_irq_reg[10]/CE             inf           
i_wb_read_data_rd[3]           r13_firq_reg[23]/CE            inf           
i_mem_stall                    r11_firq_reg[21]/CE            inf           
i_wb_read_data_rd[3]           r14_reg[2]/CE                  inf           
i_wb_read_data_rd[3]           r9_firq_reg[15]/CE             inf           
i_wb_read_data_rd[3]           r10_firq_reg[3]/CE             inf           
i_wb_read_data_rd[3]           r8_firq_reg[3]/CE              inf           
i_mem_stall                    r11_reg[23]/CE                 inf           
i_mode_idec[0]                 r14_svc_reg[24]/CE             inf           
i_mem_stall                    r11_reg[3]/CE                  inf           
i_mem_stall                    r11_firq_reg[16]/CE            inf           
i_wb_read_data_rd[3]           r10_reg[23]/CE                 inf           
i_wb_read_data_rd[3]           r13_firq_reg[2]/CE             inf           
i_wb_read_data_rd[3]           r13_svc_reg[23]/CE             inf           
i_mem_stall                    r3_reg[24]/CE                  inf           
i_wb_read_data_rd[3]           r10_reg[8]/CE                  inf           
i_mem_stall                    r0_reg[15]/CE                  inf           
i_mem_stall                    r3_reg[18]/CE                  inf           
i_mem_stall                    r6_reg[10]/CE                  inf           
i_mem_stall                    r6_reg[3]/CE                   inf           
i_reg_bank_wen[13]             r13_reg[23]/CE                 inf           
i_mem_stall                    r2_reg[21]/CE                  inf           
i_wb_read_data_rd[3]           r13_firq_reg[21]/CE            inf           



