

================================================================
== Vivado HLS Report for 'circ_buff_write_128'
================================================================
* Date:           Sat Apr  3 20:05:42 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        estream_write
* Solution:       circ_buff_write_128
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     3.154|        0.42|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-------+----------+-----------+-----------+-----------+----------+
        |              |   Latency   | Iteration|  Initiation Interval  |    Trip   |          |
        |   Loop Name  | min |  max  |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------+-----+-------+----------+-----------+-----------+-----------+----------+
        |- fifo_read   |    ?|      ?|         2|          -|          -|          ?|    no    |
        |- gmem_write  |    0|  32773|         8|          1|          1| 0 ~ 32767 |    yes   |
        +--------------+-----+-------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    597|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        8|      -|     701|    907|    -|
|Memory           |        3|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    298|    -|
|Register         |        0|      -|     635|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       11|      0|    1336|   1834|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+------------------------------------+---------+-------+-----+-----+
    |               Instance               |               Module               | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------------+------------------------------------+---------+-------+-----+-----+
    |circ_buff_write_128_control_s_axi_U   |circ_buff_write_128_control_s_axi   |        0|      0|   88|  120|
    |circ_buff_write_128_gmem_out_m_axi_U  |circ_buff_write_128_gmem_out_m_axi  |        8|      0|  613|  787|
    +--------------------------------------+------------------------------------+---------+-------+-----+-----+
    |Total                                 |                                    |        8|      0|  701|  907|
    +--------------------------------------+------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------+----------------------------+---------+---+----+------+-----+------+-------------+
    |  Memory  |           Module           | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------------+---------+---+----+------+-----+------+-------------+
    |data_V_U  |circ_buff_write_128_data_V  |        3|  0|   0|   512|   96|     1|        49152|
    +----------+----------------------------+---------+---+----+------+-----+------+-------------+
    |Total     |                            |        3|  0|   0|   512|   96|     1|        49152|
    +----------+----------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |h_1_fu_377_p2                         |     +    |      0|  0|  22|          15|           1|
    |h_2_fu_463_p2                         |     +    |      0|  0|  22|          15|           1|
    |output_V2_sum3_fu_509_p2              |     +    |      0|  0|  36|          29|          10|
    |output_V2_sum4_fu_478_p2              |     +    |      0|  0|  36|          29|          29|
    |output_V2_sum_fu_271_p2               |     +    |      0|  0|  36|          29|          10|
    |p_neg1_pn_fu_356_p2                   |     +    |      0|  0|  16|          16|          16|
    |ret_V_2_cast6_fu_301_p2               |     +    |      0|  0|  16|           9|           1|
    |ret_V_fu_295_p2                       |     +    |      0|  0|  17|          10|           1|
    |tmp_16_fu_483_p2                      |     +    |      0|  0|  16|           9|           1|
    |tmp_18_fu_444_p2                      |     +    |      0|  0|  16|           9|           9|
    |bytes_to_write_fu_362_p2              |     -    |      0|  0|  16|          16|          16|
    |ap_block_pp0_stage0_01001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_state15_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state16_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state21_pp0_stage0_iter7     |    and   |      0|  0|   2|           1|           1|
    |ap_block_state29                      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_485                      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_495                      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op141_writeresp_state29  |    and   |      0|  0|   2|           1|           1|
    |tmp_12_fu_457_p2                      |   icmp   |      0|  0|  13|          16|          16|
    |tmp_4_fu_315_p2                       |   icmp   |      0|  0|  71|         129|         129|
    |tmp_6_fu_325_p2                       |   icmp   |      0|  0|  71|         129|         129|
    |tmp_7_fu_337_p2                       |   icmp   |      0|  0|  50|         128|         128|
    |tmp_9_fu_426_p2                       |   icmp   |      0|  0|  13|          16|           1|
    |tmp_fu_265_p2                         |   icmp   |      0|  0|  11|           8|           1|
    |tmp_s_fu_372_p2                       |   icmp   |      0|  0|  13|          16|          16|
    |ap_block_pp0_stage0_11001             |    or    |      0|  0|   2|           1|           1|
    |or_cond_fu_331_p2                     |    or    |      0|  0|   2|           1|           1|
    |tmp_3_fu_397_p2                       |    or    |      0|  0|  64|          64|          64|
    |p_neg1_pn_v_cast_cast_fu_348_p3       |  select  |      0|  0|   9|           1|           2|
    |tmp_17_fu_436_p3                      |  select  |      0|  0|   9|           1|           9|
    |ap_enable_pp0                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1               |    xor   |      0|  0|   2|           2|           1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0| 597|         707|         603|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                        |  109|         23|    1|         23|
    |ap_enable_reg_pp0_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7          |    9|          2|    1|          2|
    |ap_phi_mux_t_V_phi_fu_234_p4     |    9|          2|    9|         18|
    |ap_sig_ioackin_gmem_out_ARREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_gmem_out_AWREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_gmem_out_WREADY   |    9|          2|    1|          2|
    |bytes_to_write_1_reg_221         |    9|          2|   16|         32|
    |data_V_address0                  |   15|          3|    9|         27|
    |gmem_out_AWADDR                  |   15|          3|   32|         96|
    |gmem_out_WDATA                   |   15|          3|  128|        384|
    |gmem_out_blk_n_AR                |    9|          2|    1|          2|
    |gmem_out_blk_n_AW                |    9|          2|    1|          2|
    |gmem_out_blk_n_B                 |    9|          2|    1|          2|
    |gmem_out_blk_n_R                 |    9|          2|    1|          2|
    |gmem_out_blk_n_W                 |    9|          2|    1|          2|
    |h1_reg_240                       |    9|          2|   15|         30|
    |h_reg_209                        |    9|          2|   15|         30|
    |stream_in_V_TDATA_blk_n          |    9|          2|    1|          2|
    |t_V_reg_231                      |    9|          2|    9|         18|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            |  298|         64|  245|        680|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+-----+----+-----+-----------+
    |               Name              |  FF | LUT| Bits| Const Bits|
    +---------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                        |   22|   0|   22|          0|
    |ap_enable_reg_pp0_iter0          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7          |    1|   0|    1|          0|
    |ap_reg_ioackin_gmem_out_ARREADY  |    1|   0|    1|          0|
    |ap_reg_ioackin_gmem_out_AWREADY  |    1|   0|    1|          0|
    |ap_reg_ioackin_gmem_out_WREADY   |    1|   0|    1|          0|
    |bytes_to_write_1_reg_221         |   16|   0|   16|          0|
    |bytes_to_write_reg_570           |   16|   0|   16|          0|
    |data_V_load_reg_626              |   96|   0|   96|          0|
    |h1_reg_240                       |   15|   0|   15|          0|
    |h_1_reg_584                      |   15|   0|   15|          0|
    |h_reg_209                        |   15|   0|   15|          0|
    |or_cond_reg_566                  |    1|   0|    1|          0|
    |output_V2_sum3_reg_637           |   29|   0|   29|          0|
    |output_V2_sum4_reg_616           |   29|   0|   29|          0|
    |output_V2_sum_reg_534            |   29|   0|   29|          0|
    |ret_V_reg_560                    |   10|   0|   10|          0|
    |stream_head_V                    |    9|   0|    9|          0|
    |stream_head_V_load_reg_552       |    9|   0|    9|          0|
    |stream_tail_V_reg_545            |  128|   0|  128|          0|
    |t_V_reg_231                      |    9|   0|    9|          0|
    |tmp_12_reg_602                   |    1|   0|    1|          0|
    |tmp_16_reg_621                   |    9|   0|    9|          0|
    |tmp_17_cast_reg_524              |   28|   0|   29|          1|
    |tmp_19_reg_597                   |    9|   0|  128|        119|
    |tmp_22_reg_592                   |   64|   0|   64|          0|
    |tmp_reg_530                      |    1|   0|    1|          0|
    |tmp_12_reg_602                   |   64|  32|    1|          0|
    +---------------------------------+-----+----+-----+-----------+
    |Total                            |  635|  32|  692|        120|
    +---------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------------+-----+-----+------------+---------------------+--------------+
|s_axi_control_AWVALID    |  in |    1|    s_axi   |       control       |    pointer   |
|s_axi_control_AWREADY    | out |    1|    s_axi   |       control       |    pointer   |
|s_axi_control_AWADDR     |  in |    5|    s_axi   |       control       |    pointer   |
|s_axi_control_WVALID     |  in |    1|    s_axi   |       control       |    pointer   |
|s_axi_control_WREADY     | out |    1|    s_axi   |       control       |    pointer   |
|s_axi_control_WDATA      |  in |   32|    s_axi   |       control       |    pointer   |
|s_axi_control_WSTRB      |  in |    4|    s_axi   |       control       |    pointer   |
|s_axi_control_ARVALID    |  in |    1|    s_axi   |       control       |    pointer   |
|s_axi_control_ARREADY    | out |    1|    s_axi   |       control       |    pointer   |
|s_axi_control_ARADDR     |  in |    5|    s_axi   |       control       |    pointer   |
|s_axi_control_RVALID     | out |    1|    s_axi   |       control       |    pointer   |
|s_axi_control_RREADY     |  in |    1|    s_axi   |       control       |    pointer   |
|s_axi_control_RDATA      | out |   32|    s_axi   |       control       |    pointer   |
|s_axi_control_RRESP      | out |    2|    s_axi   |       control       |    pointer   |
|s_axi_control_BVALID     | out |    1|    s_axi   |       control       |    pointer   |
|s_axi_control_BREADY     |  in |    1|    s_axi   |       control       |    pointer   |
|s_axi_control_BRESP      | out |    2|    s_axi   |       control       |    pointer   |
|ap_clk                   |  in |    1| ap_ctrl_hs | circ_buff_write_128 | return value |
|ap_rst_n                 |  in |    1| ap_ctrl_hs | circ_buff_write_128 | return value |
|interrupt                | out |    1| ap_ctrl_hs | circ_buff_write_128 | return value |
|m_axi_gmem_out_AWVALID   | out |    1|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_AWREADY   |  in |    1|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_AWADDR    | out |   32|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_AWID      | out |    1|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_AWLEN     | out |    8|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_AWSIZE    | out |    3|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_AWBURST   | out |    2|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_AWLOCK    | out |    2|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_AWCACHE   | out |    4|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_AWPROT    | out |    3|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_AWQOS     | out |    4|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_AWREGION  | out |    4|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_AWUSER    | out |    1|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_WVALID    | out |    1|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_WREADY    |  in |    1|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_WDATA     | out |  128|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_WSTRB     | out |   16|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_WLAST     | out |    1|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_WID       | out |    1|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_WUSER     | out |    1|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_ARVALID   | out |    1|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_ARREADY   |  in |    1|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_ARADDR    | out |   32|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_ARID      | out |    1|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_ARLEN     | out |    8|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_ARSIZE    | out |    3|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_ARBURST   | out |    2|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_ARLOCK    | out |    2|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_ARCACHE   | out |    4|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_ARPROT    | out |    3|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_ARQOS     | out |    4|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_ARREGION  | out |    4|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_ARUSER    | out |    1|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_RVALID    |  in |    1|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_RREADY    | out |    1|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_RDATA     |  in |  128|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_RLAST     |  in |    1|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_RID       |  in |    1|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_RUSER     |  in |    1|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_RRESP     |  in |    2|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_BVALID    |  in |    1|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_BREADY    | out |    1|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_BRESP     |  in |    2|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_BID       |  in |    1|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_BUSER     |  in |    1|    m_axi   |       gmem_out      |    pointer   |
|stream_in_V_TDATA        |  in |   64|    axis    |     stream_in_V     |    pointer   |
|stream_in_V_TVALID       |  in |    1|    axis    |     stream_in_V     |    pointer   |
|stream_in_V_TREADY       | out |    1|    axis    |     stream_in_V     |    pointer   |
+-------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!tmp)
	29  / (tmp)
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	29  / (or_cond)
	11  / (!or_cond)
11 --> 
	13  / (!empty_n) | (!tmp_s)
	12  / (tmp_s & empty_n)
12 --> 
	11  / true
13 --> 
	14  / true
14 --> 
	22  / (!tmp_12)
	15  / (tmp_12)
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	14  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.29>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%output_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %output_V)"   --->   Operation 30 'read' 'output_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_1 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %output_V_read, i32 4, i32 31)"   --->   Operation 31 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_17_cast = zext i28 %tmp_1 to i29"   --->   Operation 32 'zext' 'tmp_17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %gmem_out), !map !107"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %stream_in_V), !map !113"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %reset), !map !117"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([20 x i8]* @circ_buff_write_128_s) nounwind"   --->   Operation 36 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.35ns)   --->   "%data_V = alloca [512 x i96], align 8" [estream_write/c_src/circ_buff_write_128.cpp:36]   --->   Operation 37 'alloca' 'data_V' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 512> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %gmem_out, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [estream_write/c_src/circ_buff_write_128.cpp:20]   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %output_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [estream_write/c_src/circ_buff_write_128.cpp:22]   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %reset, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [estream_write/c_src/circ_buff_write_128.cpp:23]   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [estream_write/c_src/circ_buff_write_128.cpp:24]   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %stream_in_V, [5 x i8]* @p_str6, i32 1, i32 1, [5 x i8]* @p_str7, i32 0, i32 0, [10 x i8]* @p_str8, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [estream_write/c_src/circ_buff_write_128.cpp:28]   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.00ns)   --->   "%reset_read = call i8 @_ssdm_op_Read.s_axilite.volatile.i8P(i8* %reset)" [estream_write/c_src/circ_buff_write_128.cpp:47]   --->   Operation 43 'read' 'reset_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 44 [1/1] (0.85ns)   --->   "%tmp = icmp eq i8 %reset_read, 1" [estream_write/c_src/circ_buff_write_128.cpp:47]   --->   Operation 44 'icmp' 'tmp' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %tmp, label %._crit_edge533, label %0" [estream_write/c_src/circ_buff_write_128.cpp:47]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.15ns)   --->   "%output_V2_sum = add i29 %tmp_17_cast, 512" [estream_write/c_src/circ_buff_write_128.cpp:54]   --->   Operation 46 'add' 'output_V2_sum' <Predicate = (!tmp)> <Delay = 1.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.91>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%output_V2_sum_cast = zext i29 %output_V2_sum to i64" [estream_write/c_src/circ_buff_write_128.cpp:54]   --->   Operation 47 'zext' 'output_V2_sum_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%gmem_out_addr = getelementptr i128* %gmem_out, i64 %output_V2_sum_cast" [estream_write/c_src/circ_buff_write_128.cpp:54]   --->   Operation 48 'getelementptr' 'gmem_out_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [7/7] (2.91ns)   --->   "%stream_tail_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_out_addr, i32 1)" [estream_write/c_src/circ_buff_write_128.cpp:54]   --->   Operation 49 'readreq' 'stream_tail_V_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.91>
ST_3 : Operation 50 [6/7] (2.91ns)   --->   "%stream_tail_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_out_addr, i32 1)" [estream_write/c_src/circ_buff_write_128.cpp:54]   --->   Operation 50 'readreq' 'stream_tail_V_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.91>
ST_4 : Operation 51 [5/7] (2.91ns)   --->   "%stream_tail_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_out_addr, i32 1)" [estream_write/c_src/circ_buff_write_128.cpp:54]   --->   Operation 51 'readreq' 'stream_tail_V_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.91>
ST_5 : Operation 52 [4/7] (2.91ns)   --->   "%stream_tail_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_out_addr, i32 1)" [estream_write/c_src/circ_buff_write_128.cpp:54]   --->   Operation 52 'readreq' 'stream_tail_V_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.91>
ST_6 : Operation 53 [3/7] (2.91ns)   --->   "%stream_tail_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_out_addr, i32 1)" [estream_write/c_src/circ_buff_write_128.cpp:54]   --->   Operation 53 'readreq' 'stream_tail_V_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.91>
ST_7 : Operation 54 [2/7] (2.91ns)   --->   "%stream_tail_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_out_addr, i32 1)" [estream_write/c_src/circ_buff_write_128.cpp:54]   --->   Operation 54 'readreq' 'stream_tail_V_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.91>
ST_8 : Operation 55 [1/7] (2.91ns)   --->   "%stream_tail_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_out_addr, i32 1)" [estream_write/c_src/circ_buff_write_128.cpp:54]   --->   Operation 55 'readreq' 'stream_tail_V_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.91>
ST_9 : Operation 56 [1/1] (2.91ns)   --->   "%stream_tail_V = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %gmem_out_addr)" [estream_write/c_src/circ_buff_write_128.cpp:54]   --->   Operation 56 'read' 'stream_tail_V' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%stream_head_V_load = load i9* @stream_head_V, align 2"   --->   Operation 57 'load' 'stream_head_V_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%lhs_V_cast = zext i9 %stream_head_V_load to i10" [estream_write/c_src/circ_buff_write_128.cpp:59]   --->   Operation 58 'zext' 'lhs_V_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (0.92ns)   --->   "%ret_V = add i10 %lhs_V_cast, 1" [estream_write/c_src/circ_buff_write_128.cpp:59]   --->   Operation 59 'add' 'ret_V' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.15>
ST_10 : Operation 60 [1/1] (0.92ns)   --->   "%ret_V_2_cast6 = add i9 %stream_head_V_load, 1" [estream_write/c_src/circ_buff_write_128.cpp:59]   --->   Operation 60 'add' 'ret_V_2_cast6' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%ret_V_2_cast5 = zext i10 %ret_V to i128" [estream_write/c_src/circ_buff_write_128.cpp:59]   --->   Operation 61 'zext' 'ret_V_2_cast5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%ret_V_2_cast = zext i10 %ret_V to i129" [estream_write/c_src/circ_buff_write_128.cpp:59]   --->   Operation 62 'zext' 'ret_V_2_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i128 %stream_tail_V to i129" [estream_write/c_src/circ_buff_write_128.cpp:59]   --->   Operation 63 'zext' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (1.46ns)   --->   "%tmp_4 = icmp eq i129 %ret_V_2_cast, %tmp_3_cast" [estream_write/c_src/circ_buff_write_128.cpp:59]   --->   Operation 64 'icmp' 'tmp_4' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%ret_V_cast = zext i9 %ret_V_2_cast6 to i129" [estream_write/c_src/circ_buff_write_128.cpp:59]   --->   Operation 65 'zext' 'ret_V_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (1.46ns)   --->   "%tmp_6 = icmp eq i129 %ret_V_cast, %tmp_3_cast" [estream_write/c_src/circ_buff_write_128.cpp:59]   --->   Operation 66 'icmp' 'tmp_6' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 67 [1/1] (0.33ns)   --->   "%or_cond = or i1 %tmp_4, %tmp_6" [estream_write/c_src/circ_buff_write_128.cpp:59]   --->   Operation 67 'or' 'or_cond' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %.loopexit528, label %1" [estream_write/c_src/circ_buff_write_128.cpp:59]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (1.46ns)   --->   "%tmp_7 = icmp ult i128 %ret_V_2_cast5, %stream_tail_V" [estream_write/c_src/circ_buff_write_128.cpp:74]   --->   Operation 69 'icmp' 'tmp_7' <Predicate = (!or_cond)> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_8 = zext i9 %stream_head_V_load to i16" [estream_write/c_src/circ_buff_write_128.cpp:76]   --->   Operation 70 'zext' 'tmp_8' <Predicate = (!or_cond)> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i128 %stream_tail_V to i16" [estream_write/c_src/circ_buff_write_128.cpp:76]   --->   Operation 71 'trunc' 'tmp_2' <Predicate = (!or_cond)> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.47ns)   --->   "%p_neg1_pn_v_cast_cast = select i1 %tmp_7, i16 -1, i16 511" [estream_write/c_src/circ_buff_write_128.cpp:74]   --->   Operation 72 'select' 'p_neg1_pn_v_cast_cast' <Predicate = (!or_cond)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 73 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_neg1_pn = add i16 %p_neg1_pn_v_cast_cast, %tmp_2" [estream_write/c_src/circ_buff_write_128.cpp:74]   --->   Operation 73 'add' 'p_neg1_pn' <Predicate = (!or_cond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 74 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%bytes_to_write = sub i16 %p_neg1_pn, %tmp_8" [estream_write/c_src/circ_buff_write_128.cpp:76]   --->   Operation 74 'sub' 'bytes_to_write' <Predicate = (!or_cond)> <Delay = 0.82> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 75 [1/1] (0.75ns)   --->   "br label %2" [estream_write/c_src/circ_buff_write_128.cpp:85]   --->   Operation 75 'br' <Predicate = (!or_cond)> <Delay = 0.75>

State 11 <SV = 10> <Delay = 1.62>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%h = phi i15 [ 0, %1 ], [ %h_1, %4 ]"   --->   Operation 76 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%bytes_to_write_2 = zext i15 %h to i16" [estream_write/c_src/circ_buff_write_128.cpp:85]   --->   Operation 77 'zext' 'bytes_to_write_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (0.86ns)   --->   "%tmp_s = icmp slt i16 %bytes_to_write_2, %bytes_to_write" [estream_write/c_src/circ_buff_write_128.cpp:85]   --->   Operation 78 'icmp' 'tmp_s' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 79 [1/1] (1.00ns)   --->   "%h_1 = add i15 %h, 1" [estream_write/c_src/circ_buff_write_128.cpp:85]   --->   Operation 79 'add' 'h_1' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 80 [1/1] (0.75ns)   --->   "br i1 %tmp_s, label %3, label %.loopexit" [estream_write/c_src/circ_buff_write_128.cpp:85]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.75>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str9) nounwind" [estream_write/c_src/circ_buff_write_128.cpp:86]   --->   Operation 81 'specloopname' <Predicate = (tmp_s)> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%stream_in_V_read = call { i1, i64 } @_ssdm_op_NbRead.axis.volatile.i64P(i64* %stream_in_V)" [estream_write/c_src/circ_buff_write_128.cpp:89]   --->   Operation 82 'nbread' 'stream_in_V_read' <Predicate = (tmp_s)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%empty_n = extractvalue { i1, i64 } %stream_in_V_read, 0" [estream_write/c_src/circ_buff_write_128.cpp:89]   --->   Operation 83 'extractvalue' 'empty_n' <Predicate = (tmp_s)> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_22 = extractvalue { i1, i64 } %stream_in_V_read, 1" [estream_write/c_src/circ_buff_write_128.cpp:89]   --->   Operation 84 'extractvalue' 'tmp_22' <Predicate = (tmp_s)> <Delay = 0.00>
ST_11 : Operation 85 [1/1] (0.75ns)   --->   "br i1 %empty_n, label %4, label %.loopexit" [estream_write/c_src/circ_buff_write_128.cpp:89]   --->   Operation 85 'br' <Predicate = (tmp_s)> <Delay = 0.75>

State 12 <SV = 11> <Delay = 1.79>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_20 = call i64 @_ssdm_op_Read.axis.volatile.i64P(i64* %stream_in_V)" [estream_write/c_src/circ_buff_write_128.cpp:95]   --->   Operation 86 'read' 'tmp_20' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_12 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node tmp_3)   --->   "%tmp_21 = shl i64 %tmp_20, 32" [estream_write/c_src/circ_buff_write_128.cpp:95]   --->   Operation 87 'shl' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.44ns) (out node of the LUT)   --->   "%tmp_3 = or i64 %tmp_22, %tmp_21" [estream_write/c_src/circ_buff_write_128.cpp:89]   --->   Operation 88 'or' 'tmp_3' <Predicate = true> <Delay = 0.44> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %tmp_20, i32 32, i32 63)" [estream_write/c_src/circ_buff_write_128.cpp:95]   --->   Operation 89 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_10 = call i96 @_ssdm_op_BitConcatenate.i96.i32.i64(i32 %tmp_5, i64 %tmp_3)" [estream_write/c_src/circ_buff_write_128.cpp:95]   --->   Operation 90 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_11 = zext i15 %h to i64" [estream_write/c_src/circ_buff_write_128.cpp:105]   --->   Operation 91 'zext' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%data_V_addr = getelementptr [512 x i96]* %data_V, i64 0, i64 %tmp_11" [estream_write/c_src/circ_buff_write_128.cpp:105]   --->   Operation 92 'getelementptr' 'data_V_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (1.35ns)   --->   "store i96 %tmp_10, i96* %data_V_addr, align 8" [estream_write/c_src/circ_buff_write_128.cpp:105]   --->   Operation 93 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 512> <RAM>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "br label %2" [estream_write/c_src/circ_buff_write_128.cpp:85]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 11> <Delay = 1.78>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%bytes_to_write_1 = phi i16 [ %bytes_to_write_2, %3 ], [ %bytes_to_write, %2 ]"   --->   Operation 95 'phi' 'bytes_to_write_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (0.86ns)   --->   "%tmp_9 = icmp sgt i16 %bytes_to_write_1, 0" [estream_write/c_src/circ_buff_write_128.cpp:85]   --->   Operation 96 'icmp' 'tmp_9' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tmp_18)   --->   "%tmp_14 = trunc i16 %bytes_to_write_1 to i9" [estream_write/c_src/circ_buff_write_128.cpp:85]   --->   Operation 97 'trunc' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node tmp_18)   --->   "%tmp_17 = select i1 %tmp_9, i9 %tmp_14, i9 0" [estream_write/c_src/circ_buff_write_128.cpp:85]   --->   Operation 98 'select' 'tmp_17' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 99 [1/1] (0.92ns) (out node of the LUT)   --->   "%tmp_18 = add i9 %tmp_17, %stream_head_V_load" [estream_write/c_src/circ_buff_write_128.cpp:109]   --->   Operation 99 'add' 'tmp_18' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_19 = zext i9 %tmp_18 to i128" [estream_write/c_src/circ_buff_write_128.cpp:109]   --->   Operation 100 'zext' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (0.75ns)   --->   "br label %5" [estream_write/c_src/circ_buff_write_128.cpp:109]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.75>

State 14 <SV = 12> <Delay = 1.35>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%t_V = phi i9 [ %stream_head_V_load, %.loopexit ], [ %tmp_16, %6 ]" [estream_write/c_src/circ_buff_write_128.cpp:115]   --->   Operation 102 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%h1 = phi i15 [ 0, %.loopexit ], [ %h_2, %6 ]"   --->   Operation 103 'phi' 'h1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "%h1_cast = zext i15 %h1 to i16" [estream_write/c_src/circ_buff_write_128.cpp:109]   --->   Operation 104 'zext' 'h1_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 105 [1/1] (0.86ns)   --->   "%tmp_12 = icmp slt i16 %h1_cast, %bytes_to_write_1" [estream_write/c_src/circ_buff_write_128.cpp:109]   --->   Operation 105 'icmp' 'tmp_12' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 106 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 32767, i64 0)"   --->   Operation 106 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 107 [1/1] (1.00ns)   --->   "%h_2 = add i15 %h1, 1" [estream_write/c_src/circ_buff_write_128.cpp:109]   --->   Operation 107 'add' 'h_2' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %tmp_12, label %6, label %7" [estream_write/c_src/circ_buff_write_128.cpp:109]   --->   Operation 108 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_14_cast = zext i9 %t_V to i29" [estream_write/c_src/circ_buff_write_128.cpp:113]   --->   Operation 109 'zext' 'tmp_14_cast' <Predicate = (tmp_12)> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_15 = zext i15 %h1 to i64" [estream_write/c_src/circ_buff_write_128.cpp:113]   --->   Operation 110 'zext' 'tmp_15' <Predicate = (tmp_12)> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%data_V_addr_1 = getelementptr [512 x i96]* %data_V, i64 0, i64 %tmp_15" [estream_write/c_src/circ_buff_write_128.cpp:113]   --->   Operation 111 'getelementptr' 'data_V_addr_1' <Predicate = (tmp_12)> <Delay = 0.00>
ST_14 : Operation 112 [2/2] (1.35ns)   --->   "%data_V_load = load i96* %data_V_addr_1, align 8" [estream_write/c_src/circ_buff_write_128.cpp:113]   --->   Operation 112 'load' 'data_V_load' <Predicate = (tmp_12)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 512> <RAM>
ST_14 : Operation 113 [1/1] (1.15ns)   --->   "%output_V2_sum4 = add i29 %tmp_14_cast, %tmp_17_cast" [estream_write/c_src/circ_buff_write_128.cpp:113]   --->   Operation 113 'add' 'output_V2_sum4' <Predicate = (tmp_12)> <Delay = 1.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 114 [1/1] (0.92ns)   --->   "%tmp_16 = add i9 %t_V, 1" [estream_write/c_src/circ_buff_write_128.cpp:115]   --->   Operation 114 'add' 'tmp_16' <Predicate = (tmp_12)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "store i9 %tmp_16, i9* @stream_head_V, align 2" [estream_write/c_src/circ_buff_write_128.cpp:116]   --->   Operation 115 'store' <Predicate = (tmp_12)> <Delay = 0.00>

State 15 <SV = 13> <Delay = 2.91>
ST_15 : Operation 116 [1/2] (1.35ns)   --->   "%data_V_load = load i96* %data_V_addr_1, align 8" [estream_write/c_src/circ_buff_write_128.cpp:113]   --->   Operation 116 'load' 'data_V_load' <Predicate = (tmp_12)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 512> <RAM>
ST_15 : Operation 117 [1/1] (0.00ns)   --->   "%output_V2_sum4_cast = zext i29 %output_V2_sum4 to i64" [estream_write/c_src/circ_buff_write_128.cpp:113]   --->   Operation 117 'zext' 'output_V2_sum4_cast' <Predicate = (tmp_12)> <Delay = 0.00>
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "%gmem_out_addr_1 = getelementptr i128* %gmem_out, i64 %output_V2_sum4_cast" [estream_write/c_src/circ_buff_write_128.cpp:113]   --->   Operation 118 'getelementptr' 'gmem_out_addr_1' <Predicate = (tmp_12)> <Delay = 0.00>
ST_15 : Operation 119 [1/1] (2.91ns)   --->   "%gmem_out_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i128P(i128* %gmem_out_addr_1, i32 1)" [estream_write/c_src/circ_buff_write_128.cpp:113]   --->   Operation 119 'writereq' 'gmem_out_addr_1_req' <Predicate = (tmp_12)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 14> <Delay = 2.91>
ST_16 : Operation 120 [1/1] (0.00ns)   --->   "%extLd = zext i96 %data_V_load to i128" [estream_write/c_src/circ_buff_write_128.cpp:113]   --->   Operation 120 'zext' 'extLd' <Predicate = (tmp_12)> <Delay = 0.00>
ST_16 : Operation 121 [1/1] (2.91ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i128P(i128* %gmem_out_addr_1, i128 %extLd, i16 -1)" [estream_write/c_src/circ_buff_write_128.cpp:113]   --->   Operation 121 'write' <Predicate = (tmp_12)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 15> <Delay = 2.91>
ST_17 : Operation 122 [5/5] (2.91ns)   --->   "%gmem_out_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_out_addr_1)" [estream_write/c_src/circ_buff_write_128.cpp:113]   --->   Operation 122 'writeresp' 'gmem_out_addr_1_resp' <Predicate = (tmp_12)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 16> <Delay = 2.91>
ST_18 : Operation 123 [4/5] (2.91ns)   --->   "%gmem_out_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_out_addr_1)" [estream_write/c_src/circ_buff_write_128.cpp:113]   --->   Operation 123 'writeresp' 'gmem_out_addr_1_resp' <Predicate = (tmp_12)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 17> <Delay = 2.91>
ST_19 : Operation 124 [3/5] (2.91ns)   --->   "%gmem_out_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_out_addr_1)" [estream_write/c_src/circ_buff_write_128.cpp:113]   --->   Operation 124 'writeresp' 'gmem_out_addr_1_resp' <Predicate = (tmp_12)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 18> <Delay = 2.91>
ST_20 : Operation 125 [2/5] (2.91ns)   --->   "%gmem_out_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_out_addr_1)" [estream_write/c_src/circ_buff_write_128.cpp:113]   --->   Operation 125 'writeresp' 'gmem_out_addr_1_resp' <Predicate = (tmp_12)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 19> <Delay = 2.91>
ST_21 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str11) nounwind" [estream_write/c_src/circ_buff_write_128.cpp:110]   --->   Operation 126 'specloopname' <Predicate = (tmp_12)> <Delay = 0.00>
ST_21 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str11)" [estream_write/c_src/circ_buff_write_128.cpp:110]   --->   Operation 127 'specregionbegin' 'tmp_13' <Predicate = (tmp_12)> <Delay = 0.00>
ST_21 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [estream_write/c_src/circ_buff_write_128.cpp:111]   --->   Operation 128 'specpipeline' <Predicate = (tmp_12)> <Delay = 0.00>
ST_21 : Operation 129 [1/5] (2.91ns)   --->   "%gmem_out_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_out_addr_1)" [estream_write/c_src/circ_buff_write_128.cpp:113]   --->   Operation 129 'writeresp' 'gmem_out_addr_1_resp' <Predicate = (tmp_12)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 130 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str11, i32 %tmp_13)" [estream_write/c_src/circ_buff_write_128.cpp:117]   --->   Operation 130 'specregionend' 'empty_7' <Predicate = (tmp_12)> <Delay = 0.00>
ST_21 : Operation 131 [1/1] (0.00ns)   --->   "br label %5" [estream_write/c_src/circ_buff_write_128.cpp:109]   --->   Operation 131 'br' <Predicate = (tmp_12)> <Delay = 0.00>

State 22 <SV = 13> <Delay = 1.15>
ST_22 : Operation 132 [1/1] (1.15ns)   --->   "%output_V2_sum3 = add i29 %tmp_17_cast, 513" [estream_write/c_src/circ_buff_write_128.cpp:121]   --->   Operation 132 'add' 'output_V2_sum3' <Predicate = true> <Delay = 1.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 14> <Delay = 2.91>
ST_23 : Operation 133 [1/1] (0.00ns)   --->   "%output_V2_sum3_cast = zext i29 %output_V2_sum3 to i64" [estream_write/c_src/circ_buff_write_128.cpp:121]   --->   Operation 133 'zext' 'output_V2_sum3_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 134 [1/1] (0.00ns)   --->   "%gmem_out_addr_2 = getelementptr i128* %gmem_out, i64 %output_V2_sum3_cast" [estream_write/c_src/circ_buff_write_128.cpp:121]   --->   Operation 134 'getelementptr' 'gmem_out_addr_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 135 [1/1] (2.91ns)   --->   "%gmem_out_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.i128P(i128* %gmem_out_addr_2, i32 1)" [estream_write/c_src/circ_buff_write_128.cpp:121]   --->   Operation 135 'writereq' 'gmem_out_addr_2_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 15> <Delay = 2.91>
ST_24 : Operation 136 [1/1] (2.91ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i128P(i128* %gmem_out_addr_2, i128 %tmp_19, i16 -1)" [estream_write/c_src/circ_buff_write_128.cpp:121]   --->   Operation 136 'write' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 16> <Delay = 2.91>
ST_25 : Operation 137 [5/5] (2.91ns)   --->   "%gmem_out_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_out_addr_2)" [estream_write/c_src/circ_buff_write_128.cpp:121]   --->   Operation 137 'writeresp' 'gmem_out_addr_2_resp' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 17> <Delay = 2.91>
ST_26 : Operation 138 [4/5] (2.91ns)   --->   "%gmem_out_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_out_addr_2)" [estream_write/c_src/circ_buff_write_128.cpp:121]   --->   Operation 138 'writeresp' 'gmem_out_addr_2_resp' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 18> <Delay = 2.91>
ST_27 : Operation 139 [3/5] (2.91ns)   --->   "%gmem_out_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_out_addr_2)" [estream_write/c_src/circ_buff_write_128.cpp:121]   --->   Operation 139 'writeresp' 'gmem_out_addr_2_resp' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 19> <Delay = 2.91>
ST_28 : Operation 140 [2/5] (2.91ns)   --->   "%gmem_out_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_out_addr_2)" [estream_write/c_src/circ_buff_write_128.cpp:121]   --->   Operation 140 'writeresp' 'gmem_out_addr_2_resp' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 20> <Delay = 2.91>
ST_29 : Operation 141 [1/5] (2.91ns)   --->   "%gmem_out_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_out_addr_2)" [estream_write/c_src/circ_buff_write_128.cpp:121]   --->   Operation 141 'writeresp' 'gmem_out_addr_2_resp' <Predicate = (!tmp & !or_cond)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 142 [1/1] (0.00ns)   --->   "br label %.loopexit528"   --->   Operation 142 'br' <Predicate = (!tmp & !or_cond)> <Delay = 0.00>
ST_29 : Operation 143 [1/1] (0.00ns)   --->   "br label %._crit_edge533"   --->   Operation 143 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_29 : Operation 144 [1/1] (0.00ns)   --->   "ret void" [estream_write/c_src/circ_buff_write_128.cpp:124]   --->   Operation 144 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stream_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ reset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stream_head_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_V_read         (read             ) [ 000000000000000000000000000000]
tmp_1                 (partselect       ) [ 000000000000000000000000000000]
tmp_17_cast           (zext             ) [ 001111111111111111111110000000]
StgValue_33           (specbitsmap      ) [ 000000000000000000000000000000]
StgValue_34           (specbitsmap      ) [ 000000000000000000000000000000]
StgValue_35           (specbitsmap      ) [ 000000000000000000000000000000]
StgValue_36           (spectopmodule    ) [ 000000000000000000000000000000]
data_V                (alloca           ) [ 001111111111111111111100000000]
StgValue_38           (specinterface    ) [ 000000000000000000000000000000]
StgValue_39           (specinterface    ) [ 000000000000000000000000000000]
StgValue_40           (specinterface    ) [ 000000000000000000000000000000]
StgValue_41           (specinterface    ) [ 000000000000000000000000000000]
StgValue_42           (specinterface    ) [ 000000000000000000000000000000]
reset_read            (read             ) [ 000000000000000000000000000000]
tmp                   (icmp             ) [ 011111111111111111111111111111]
StgValue_45           (br               ) [ 000000000000000000000000000000]
output_V2_sum         (add              ) [ 001000000000000000000000000000]
output_V2_sum_cast    (zext             ) [ 000000000000000000000000000000]
gmem_out_addr         (getelementptr    ) [ 000111111100000000000000000000]
stream_tail_V_req     (readreq          ) [ 000000000000000000000000000000]
stream_tail_V         (read             ) [ 000000000010000000000000000000]
stream_head_V_load    (load             ) [ 000000000011111111111100000000]
lhs_V_cast            (zext             ) [ 000000000000000000000000000000]
ret_V                 (add              ) [ 000000000010000000000000000000]
ret_V_2_cast6         (add              ) [ 000000000000000000000000000000]
ret_V_2_cast5         (zext             ) [ 000000000000000000000000000000]
ret_V_2_cast          (zext             ) [ 000000000000000000000000000000]
tmp_3_cast            (zext             ) [ 000000000000000000000000000000]
tmp_4                 (icmp             ) [ 000000000000000000000000000000]
ret_V_cast            (zext             ) [ 000000000000000000000000000000]
tmp_6                 (icmp             ) [ 000000000000000000000000000000]
or_cond               (or               ) [ 000000000011111111111111111111]
StgValue_68           (br               ) [ 000000000000000000000000000000]
tmp_7                 (icmp             ) [ 000000000000000000000000000000]
tmp_8                 (zext             ) [ 000000000000000000000000000000]
tmp_2                 (trunc            ) [ 000000000000000000000000000000]
p_neg1_pn_v_cast_cast (select           ) [ 000000000000000000000000000000]
p_neg1_pn             (add              ) [ 000000000000000000000000000000]
bytes_to_write        (sub              ) [ 000000000001110000000000000000]
StgValue_75           (br               ) [ 000000000011100000000000000000]
h                     (phi              ) [ 000000000001100000000000000000]
bytes_to_write_2      (zext             ) [ 000000000001110000000000000000]
tmp_s                 (icmp             ) [ 000000000001100000000000000000]
h_1                   (add              ) [ 000000000011100000000000000000]
StgValue_80           (br               ) [ 000000000001110000000000000000]
StgValue_81           (specloopname     ) [ 000000000000000000000000000000]
stream_in_V_read      (nbread           ) [ 000000000000000000000000000000]
empty_n               (extractvalue     ) [ 000000000001100000000000000000]
tmp_22                (extractvalue     ) [ 000000000000100000000000000000]
StgValue_85           (br               ) [ 000000000001110000000000000000]
tmp_20                (read             ) [ 000000000000000000000000000000]
tmp_21                (shl              ) [ 000000000000000000000000000000]
tmp_3                 (or               ) [ 000000000000000000000000000000]
tmp_5                 (partselect       ) [ 000000000000000000000000000000]
tmp_10                (bitconcatenate   ) [ 000000000000000000000000000000]
tmp_11                (zext             ) [ 000000000000000000000000000000]
data_V_addr           (getelementptr    ) [ 000000000000000000000000000000]
StgValue_93           (store            ) [ 000000000000000000000000000000]
StgValue_94           (br               ) [ 000000000011100000000000000000]
bytes_to_write_1      (phi              ) [ 000000000000011111111100000000]
tmp_9                 (icmp             ) [ 000000000000000000000000000000]
tmp_14                (trunc            ) [ 000000000000000000000000000000]
tmp_17                (select           ) [ 000000000000000000000000000000]
tmp_18                (add              ) [ 000000000000000000000000000000]
tmp_19                (zext             ) [ 000000000000001111111111100000]
StgValue_101          (br               ) [ 000000000000011111111100000000]
t_V                   (phi              ) [ 000000000000001000000000000000]
h1                    (phi              ) [ 000000000000001000000000000000]
h1_cast               (zext             ) [ 000000000000000000000000000000]
tmp_12                (icmp             ) [ 000000000000001111111100000000]
empty                 (speclooptripcount) [ 000000000000000000000000000000]
h_2                   (add              ) [ 000000000000011111111100000000]
StgValue_108          (br               ) [ 000000000000000000000000000000]
tmp_14_cast           (zext             ) [ 000000000000000000000000000000]
tmp_15                (zext             ) [ 000000000000000000000000000000]
data_V_addr_1         (getelementptr    ) [ 000000000000001100000000000000]
output_V2_sum4        (add              ) [ 000000000000001100000000000000]
tmp_16                (add              ) [ 000000000000011111111100000000]
StgValue_115          (store            ) [ 000000000000000000000000000000]
data_V_load           (load             ) [ 000000000000001010000000000000]
output_V2_sum4_cast   (zext             ) [ 000000000000000000000000000000]
gmem_out_addr_1       (getelementptr    ) [ 000000000000001011111100000000]
gmem_out_addr_1_req   (writereq         ) [ 000000000000000000000000000000]
extLd                 (zext             ) [ 000000000000000000000000000000]
StgValue_121          (write            ) [ 000000000000000000000000000000]
StgValue_126          (specloopname     ) [ 000000000000000000000000000000]
tmp_13                (specregionbegin  ) [ 000000000000000000000000000000]
StgValue_128          (specpipeline     ) [ 000000000000000000000000000000]
gmem_out_addr_1_resp  (writeresp        ) [ 000000000000000000000000000000]
empty_7               (specregionend    ) [ 000000000000000000000000000000]
StgValue_131          (br               ) [ 000000000000011111111100000000]
output_V2_sum3        (add              ) [ 000000000000000000000001000000]
output_V2_sum3_cast   (zext             ) [ 000000000000000000000000000000]
gmem_out_addr_2       (getelementptr    ) [ 000000000000000000000000111111]
gmem_out_addr_2_req   (writereq         ) [ 000000000000000000000000000000]
StgValue_136          (write            ) [ 000000000000000000000000000000]
gmem_out_addr_2_resp  (writeresp        ) [ 000000000000000000000000000000]
StgValue_142          (br               ) [ 000000000000000000000000000000]
StgValue_143          (br               ) [ 000000000000000000000000000000]
StgValue_144          (ret              ) [ 000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stream_in_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="reset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stream_head_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_head_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="circ_buff_write_128_s"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i128P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbRead.axis.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i96.i32.i64"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i128P"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i128P"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="data_V_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_V/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="output_V_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_V_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="reset_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reset_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_readreq_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="128" slack="0"/>
<pin id="137" dir="0" index="2" bw="1" slack="0"/>
<pin id="138" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="stream_tail_V_req/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="stream_tail_V_read_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="128" slack="0"/>
<pin id="143" dir="0" index="1" bw="128" slack="7"/>
<pin id="144" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stream_tail_V/9 "/>
</bind>
</comp>

<comp id="146" class="1004" name="stream_in_V_read_nbread_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="65" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="stream_in_V_read/11 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_20_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_20/12 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_writeresp_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="128" slack="0"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_out_addr_1_req/15 gmem_out_addr_1_resp/17 "/>
</bind>
</comp>

<comp id="165" class="1004" name="StgValue_121_write_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="0" slack="0"/>
<pin id="167" dir="0" index="1" bw="128" slack="1"/>
<pin id="168" dir="0" index="2" bw="96" slack="0"/>
<pin id="169" dir="0" index="3" bw="1" slack="0"/>
<pin id="170" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_121/16 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_writeresp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="128" slack="0"/>
<pin id="177" dir="0" index="2" bw="1" slack="0"/>
<pin id="178" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_out_addr_2_req/23 gmem_out_addr_2_resp/25 "/>
</bind>
</comp>

<comp id="181" class="1004" name="StgValue_136_write_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="0" slack="0"/>
<pin id="183" dir="0" index="1" bw="128" slack="1"/>
<pin id="184" dir="0" index="2" bw="9" slack="4"/>
<pin id="185" dir="0" index="3" bw="1" slack="0"/>
<pin id="186" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_136/24 "/>
</bind>
</comp>

<comp id="190" class="1004" name="data_V_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="96" slack="2147483647"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="15" slack="0"/>
<pin id="194" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_V_addr/12 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="9" slack="0"/>
<pin id="198" dir="0" index="1" bw="96" slack="0"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_93/12 data_V_load/14 "/>
</bind>
</comp>

<comp id="202" class="1004" name="data_V_addr_1_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="96" slack="2147483647"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="15" slack="0"/>
<pin id="206" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_V_addr_1/14 "/>
</bind>
</comp>

<comp id="209" class="1005" name="h_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="15" slack="1"/>
<pin id="211" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="h_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="15" slack="0"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/11 "/>
</bind>
</comp>

<comp id="221" class="1005" name="bytes_to_write_1_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="16" slack="1"/>
<pin id="223" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="bytes_to_write_1 (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="bytes_to_write_1_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="15" slack="1"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="16" slack="2"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bytes_to_write_1/13 "/>
</bind>
</comp>

<comp id="231" class="1005" name="t_V_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="233" dir="1" index="1" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="t_V_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="9" slack="4"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="9" slack="0"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/14 "/>
</bind>
</comp>

<comp id="240" class="1005" name="h1_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="15" slack="1"/>
<pin id="242" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="h1 (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="h1_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="1"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="15" slack="0"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h1/14 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="28" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="0"/>
<pin id="254" dir="0" index="2" bw="4" slack="0"/>
<pin id="255" dir="0" index="3" bw="6" slack="0"/>
<pin id="256" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_17_cast_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="28" slack="0"/>
<pin id="263" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_cast/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="0"/>
<pin id="267" dir="0" index="1" bw="8" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="20"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="output_V2_sum_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="28" slack="0"/>
<pin id="273" dir="0" index="1" bw="11" slack="0"/>
<pin id="274" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="output_V2_sum/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="output_V2_sum_cast_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="29" slack="1"/>
<pin id="279" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="output_V2_sum_cast/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="gmem_out_addr_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_out_addr/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="stream_head_V_load_load_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="9" slack="0"/>
<pin id="289" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="stream_head_V_load/9 "/>
</bind>
</comp>

<comp id="291" class="1004" name="lhs_V_cast_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="9" slack="0"/>
<pin id="293" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_cast/9 "/>
</bind>
</comp>

<comp id="295" class="1004" name="ret_V_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="9" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/9 "/>
</bind>
</comp>

<comp id="301" class="1004" name="ret_V_2_cast6_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="9" slack="1"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_2_cast6/10 "/>
</bind>
</comp>

<comp id="306" class="1004" name="ret_V_2_cast5_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="10" slack="1"/>
<pin id="308" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ret_V_2_cast5/10 "/>
</bind>
</comp>

<comp id="309" class="1004" name="ret_V_2_cast_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="10" slack="1"/>
<pin id="311" dir="1" index="1" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ret_V_2_cast/10 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_3_cast_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="128" slack="1"/>
<pin id="314" dir="1" index="1" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/10 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_4_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="128" slack="0"/>
<pin id="317" dir="0" index="1" bw="128" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/10 "/>
</bind>
</comp>

<comp id="321" class="1004" name="ret_V_cast_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="9" slack="0"/>
<pin id="323" dir="1" index="1" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ret_V_cast/10 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_6_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="128" slack="0"/>
<pin id="327" dir="0" index="1" bw="128" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/10 "/>
</bind>
</comp>

<comp id="331" class="1004" name="or_cond_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/10 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_7_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="128" slack="0"/>
<pin id="339" dir="0" index="1" bw="128" slack="1"/>
<pin id="340" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/10 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_8_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="9" slack="1"/>
<pin id="344" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/10 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_2_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="128" slack="1"/>
<pin id="347" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/10 "/>
</bind>
</comp>

<comp id="348" class="1004" name="p_neg1_pn_v_cast_cast_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="16" slack="0"/>
<pin id="351" dir="0" index="2" bw="16" slack="0"/>
<pin id="352" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_neg1_pn_v_cast_cast/10 "/>
</bind>
</comp>

<comp id="356" class="1004" name="p_neg1_pn_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="10" slack="0"/>
<pin id="358" dir="0" index="1" bw="16" slack="0"/>
<pin id="359" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_neg1_pn/10 "/>
</bind>
</comp>

<comp id="362" class="1004" name="bytes_to_write_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="16" slack="0"/>
<pin id="364" dir="0" index="1" bw="9" slack="0"/>
<pin id="365" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="bytes_to_write/10 "/>
</bind>
</comp>

<comp id="368" class="1004" name="bytes_to_write_2_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="15" slack="0"/>
<pin id="370" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="bytes_to_write_2/11 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_s_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="16" slack="0"/>
<pin id="374" dir="0" index="1" bw="16" slack="1"/>
<pin id="375" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/11 "/>
</bind>
</comp>

<comp id="377" class="1004" name="h_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="15" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_1/11 "/>
</bind>
</comp>

<comp id="383" class="1004" name="empty_n_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="65" slack="0"/>
<pin id="385" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="empty_n/11 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_22_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="65" slack="0"/>
<pin id="389" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_22/11 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_21_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="64" slack="0"/>
<pin id="393" dir="0" index="1" bw="7" slack="0"/>
<pin id="394" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_21/12 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_3_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="64" slack="1"/>
<pin id="399" dir="0" index="1" bw="64" slack="0"/>
<pin id="400" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_3/12 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_5_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="0" index="1" bw="64" slack="0"/>
<pin id="405" dir="0" index="2" bw="7" slack="0"/>
<pin id="406" dir="0" index="3" bw="7" slack="0"/>
<pin id="407" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/12 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_10_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="96" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="0" index="2" bw="64" slack="0"/>
<pin id="416" dir="1" index="3" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/12 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_11_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="15" slack="1"/>
<pin id="423" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/12 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_9_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="16" slack="0"/>
<pin id="428" dir="0" index="1" bw="16" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/13 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_14_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="16" slack="0"/>
<pin id="434" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/13 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_17_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="9" slack="0"/>
<pin id="439" dir="0" index="2" bw="9" slack="0"/>
<pin id="440" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_17/13 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_18_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="9" slack="0"/>
<pin id="446" dir="0" index="1" bw="9" slack="3"/>
<pin id="447" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/13 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_19_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="9" slack="0"/>
<pin id="451" dir="1" index="1" bw="128" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19/13 "/>
</bind>
</comp>

<comp id="453" class="1004" name="h1_cast_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="15" slack="0"/>
<pin id="455" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h1_cast/14 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_12_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="16" slack="0"/>
<pin id="459" dir="0" index="1" bw="16" slack="1"/>
<pin id="460" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12/14 "/>
</bind>
</comp>

<comp id="463" class="1004" name="h_2_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="15" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_2/14 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_14_cast_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="9" slack="0"/>
<pin id="471" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_cast/14 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_15_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="15" slack="0"/>
<pin id="475" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15/14 "/>
</bind>
</comp>

<comp id="478" class="1004" name="output_V2_sum4_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="9" slack="0"/>
<pin id="480" dir="0" index="1" bw="28" slack="12"/>
<pin id="481" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="output_V2_sum4/14 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_16_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="9" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/14 "/>
</bind>
</comp>

<comp id="489" class="1004" name="StgValue_115_store_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="9" slack="0"/>
<pin id="491" dir="0" index="1" bw="9" slack="0"/>
<pin id="492" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_115/14 "/>
</bind>
</comp>

<comp id="495" class="1004" name="output_V2_sum4_cast_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="29" slack="1"/>
<pin id="497" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="output_V2_sum4_cast/15 "/>
</bind>
</comp>

<comp id="498" class="1004" name="gmem_out_addr_1_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="0"/>
<pin id="500" dir="0" index="1" bw="32" slack="0"/>
<pin id="501" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_out_addr_1/15 "/>
</bind>
</comp>

<comp id="505" class="1004" name="extLd_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="96" slack="1"/>
<pin id="507" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="extLd/16 "/>
</bind>
</comp>

<comp id="509" class="1004" name="output_V2_sum3_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="28" slack="13"/>
<pin id="511" dir="0" index="1" bw="11" slack="0"/>
<pin id="512" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="output_V2_sum3/22 "/>
</bind>
</comp>

<comp id="514" class="1004" name="output_V2_sum3_cast_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="29" slack="1"/>
<pin id="516" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="output_V2_sum3_cast/23 "/>
</bind>
</comp>

<comp id="517" class="1004" name="gmem_out_addr_2_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="0"/>
<pin id="519" dir="0" index="1" bw="32" slack="0"/>
<pin id="520" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_out_addr_2/23 "/>
</bind>
</comp>

<comp id="524" class="1005" name="tmp_17_cast_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="29" slack="12"/>
<pin id="526" dir="1" index="1" bw="29" slack="12"/>
</pin_list>
<bind>
<opset="tmp_17_cast "/>
</bind>
</comp>

<comp id="530" class="1005" name="tmp_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="20"/>
<pin id="532" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="534" class="1005" name="output_V2_sum_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="29" slack="1"/>
<pin id="536" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="output_V2_sum "/>
</bind>
</comp>

<comp id="539" class="1005" name="gmem_out_addr_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="128" slack="1"/>
<pin id="541" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="gmem_out_addr "/>
</bind>
</comp>

<comp id="545" class="1005" name="stream_tail_V_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="128" slack="1"/>
<pin id="547" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="stream_tail_V "/>
</bind>
</comp>

<comp id="552" class="1005" name="stream_head_V_load_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="9" slack="1"/>
<pin id="554" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="stream_head_V_load "/>
</bind>
</comp>

<comp id="560" class="1005" name="ret_V_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="10" slack="1"/>
<pin id="562" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="566" class="1005" name="or_cond_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="11"/>
<pin id="568" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="570" class="1005" name="bytes_to_write_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="16" slack="1"/>
<pin id="572" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="bytes_to_write "/>
</bind>
</comp>

<comp id="576" class="1005" name="bytes_to_write_2_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="16" slack="1"/>
<pin id="578" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="bytes_to_write_2 "/>
</bind>
</comp>

<comp id="584" class="1005" name="h_1_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="15" slack="0"/>
<pin id="586" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="h_1 "/>
</bind>
</comp>

<comp id="592" class="1005" name="tmp_22_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="64" slack="1"/>
<pin id="594" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="597" class="1005" name="tmp_19_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="128" slack="4"/>
<pin id="599" dir="1" index="1" bw="128" slack="4"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="602" class="1005" name="tmp_12_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="1"/>
<pin id="604" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="606" class="1005" name="h_2_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="15" slack="0"/>
<pin id="608" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="h_2 "/>
</bind>
</comp>

<comp id="611" class="1005" name="data_V_addr_1_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="9" slack="1"/>
<pin id="613" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="data_V_addr_1 "/>
</bind>
</comp>

<comp id="616" class="1005" name="output_V2_sum4_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="29" slack="1"/>
<pin id="618" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="output_V2_sum4 "/>
</bind>
</comp>

<comp id="621" class="1005" name="tmp_16_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="9" slack="0"/>
<pin id="623" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="626" class="1005" name="data_V_load_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="96" slack="1"/>
<pin id="628" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="data_V_load "/>
</bind>
</comp>

<comp id="631" class="1005" name="gmem_out_addr_1_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="128" slack="1"/>
<pin id="633" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="gmem_out_addr_1 "/>
</bind>
</comp>

<comp id="637" class="1005" name="output_V2_sum3_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="29" slack="1"/>
<pin id="639" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="output_V2_sum3 "/>
</bind>
</comp>

<comp id="642" class="1005" name="gmem_out_addr_2_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="128" slack="1"/>
<pin id="644" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="gmem_out_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="24" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="10" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="52" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="58" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="46" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="145"><net_src comp="60" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="78" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="80" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="102" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="46" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="171"><net_src comp="104" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="66" pin="0"/><net_sink comp="165" pin=3"/></net>

<net id="173"><net_src comp="106" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="179"><net_src comp="102" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="46" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="187"><net_src comp="104" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="66" pin="0"/><net_sink comp="181" pin=3"/></net>

<net id="189"><net_src comp="106" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="195"><net_src comp="92" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="190" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="92" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="208"><net_src comp="202" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="212"><net_src comp="70" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="213" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="230"><net_src comp="224" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="243"><net_src comp="70" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="257"><net_src comp="12" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="122" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="259"><net_src comp="14" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="260"><net_src comp="16" pin="0"/><net_sink comp="251" pin=3"/></net>

<net id="264"><net_src comp="251" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="269"><net_src comp="128" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="54" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="261" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="56" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="284"><net_src comp="0" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="277" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="286"><net_src comp="280" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="290"><net_src comp="8" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="287" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="291" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="62" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="64" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="319"><net_src comp="309" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="312" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="324"><net_src comp="301" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="321" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="312" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="315" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="325" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="306" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="353"><net_src comp="337" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="66" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="68" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="360"><net_src comp="348" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="345" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="356" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="342" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="371"><net_src comp="213" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="368" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="381"><net_src comp="213" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="72" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="146" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="146" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="395"><net_src comp="152" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="82" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="391" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="408"><net_src comp="84" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="152" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="410"><net_src comp="86" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="411"><net_src comp="88" pin="0"/><net_sink comp="402" pin=3"/></net>

<net id="417"><net_src comp="90" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="402" pin="4"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="397" pin="2"/><net_sink comp="412" pin=2"/></net>

<net id="420"><net_src comp="412" pin="3"/><net_sink comp="196" pin=1"/></net>

<net id="424"><net_src comp="209" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="430"><net_src comp="224" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="94" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="435"><net_src comp="224" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="441"><net_src comp="426" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="432" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="96" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="448"><net_src comp="436" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="444" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="244" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="453" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="221" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="244" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="72" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="472"><net_src comp="234" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="244" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="482"><net_src comp="469" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="487"><net_src comp="234" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="64" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="483" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="8" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="502"><net_src comp="0" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="495" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="504"><net_src comp="498" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="508"><net_src comp="505" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="513"><net_src comp="116" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="521"><net_src comp="0" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="514" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="523"><net_src comp="517" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="527"><net_src comp="261" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="529"><net_src comp="524" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="533"><net_src comp="265" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="537"><net_src comp="271" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="542"><net_src comp="280" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="544"><net_src comp="539" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="548"><net_src comp="141" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="550"><net_src comp="545" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="551"><net_src comp="545" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="555"><net_src comp="287" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="558"><net_src comp="552" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="559"><net_src comp="552" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="563"><net_src comp="295" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="565"><net_src comp="560" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="569"><net_src comp="331" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="362" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="575"><net_src comp="570" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="579"><net_src comp="368" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="587"><net_src comp="377" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="595"><net_src comp="387" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="600"><net_src comp="449" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="605"><net_src comp="457" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="609"><net_src comp="463" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="614"><net_src comp="202" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="619"><net_src comp="478" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="624"><net_src comp="483" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="629"><net_src comp="196" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="634"><net_src comp="498" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="636"><net_src comp="631" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="640"><net_src comp="509" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="645"><net_src comp="517" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="647"><net_src comp="642" pin="1"/><net_sink comp="174" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_out | {15 16 17 18 19 20 21 23 24 25 26 27 28 29 }
	Port: stream_head_V | {14 }
 - Input state : 
	Port: circ_buff_write_128 : gmem_out | {2 3 4 5 6 7 8 9 }
	Port: circ_buff_write_128 : output_V | {1 }
	Port: circ_buff_write_128 : stream_in_V | {11 12 }
	Port: circ_buff_write_128 : reset | {1 }
	Port: circ_buff_write_128 : stream_head_V | {9 }
  - Chain level:
	State 1
		tmp_17_cast : 1
		StgValue_45 : 1
		output_V2_sum : 2
	State 2
		gmem_out_addr : 1
		stream_tail_V_req : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		lhs_V_cast : 1
		ret_V : 2
	State 10
		tmp_4 : 1
		ret_V_cast : 1
		tmp_6 : 2
		or_cond : 3
		StgValue_68 : 3
		tmp_7 : 1
		p_neg1_pn_v_cast_cast : 2
		p_neg1_pn : 3
		bytes_to_write : 4
	State 11
		bytes_to_write_2 : 1
		tmp_s : 2
		h_1 : 1
		StgValue_80 : 3
		StgValue_85 : 1
	State 12
		data_V_addr : 1
		StgValue_93 : 1
	State 13
		tmp_9 : 1
		tmp_14 : 1
		tmp_17 : 2
		tmp_18 : 3
		tmp_19 : 4
	State 14
		h1_cast : 1
		tmp_12 : 2
		h_2 : 1
		StgValue_108 : 3
		tmp_14_cast : 1
		tmp_15 : 1
		data_V_addr_1 : 2
		data_V_load : 3
		output_V2_sum4 : 2
		tmp_16 : 1
		StgValue_115 : 2
	State 15
		gmem_out_addr_1 : 1
		gmem_out_addr_1_req : 2
	State 16
		StgValue_121 : 1
	State 17
	State 18
	State 19
	State 20
	State 21
		empty_7 : 1
	State 22
	State 23
		gmem_out_addr_2 : 1
		gmem_out_addr_2_req : 2
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |      output_V2_sum_fu_271      |    0    |    35   |
|          |          ret_V_fu_295          |    0    |    16   |
|          |      ret_V_2_cast6_fu_301      |    0    |    16   |
|          |        p_neg1_pn_fu_356        |    0    |    16   |
|    add   |           h_1_fu_377           |    0    |    22   |
|          |          tmp_18_fu_444         |    0    |    16   |
|          |           h_2_fu_463           |    0    |    22   |
|          |      output_V2_sum4_fu_478     |    0    |    35   |
|          |          tmp_16_fu_483         |    0    |    16   |
|          |      output_V2_sum3_fu_509     |    0    |    35   |
|----------|--------------------------------|---------|---------|
|          |           tmp_fu_265           |    0    |    11   |
|          |          tmp_4_fu_315          |    0    |    50   |
|          |          tmp_6_fu_325          |    0    |    50   |
|   icmp   |          tmp_7_fu_337          |    0    |    50   |
|          |          tmp_s_fu_372          |    0    |    13   |
|          |          tmp_9_fu_426          |    0    |    13   |
|          |          tmp_12_fu_457         |    0    |    13   |
|----------|--------------------------------|---------|---------|
|    or    |         or_cond_fu_331         |    0    |    2    |
|          |          tmp_3_fu_397          |    0    |    64   |
|----------|--------------------------------|---------|---------|
|  select  |  p_neg1_pn_v_cast_cast_fu_348  |    0    |    16   |
|          |          tmp_17_fu_436         |    0    |    9    |
|----------|--------------------------------|---------|---------|
|    sub   |      bytes_to_write_fu_362     |    0    |    16   |
|----------|--------------------------------|---------|---------|
|          |    output_V_read_read_fu_122   |    0    |    0    |
|   read   |     reset_read_read_fu_128     |    0    |    0    |
|          |    stream_tail_V_read_fu_141   |    0    |    0    |
|          |       tmp_20_read_fu_152       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|  readreq |       grp_readreq_fu_134       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|  nbread  | stream_in_V_read_nbread_fu_146 |    0    |    0    |
|----------|--------------------------------|---------|---------|
| writeresp|      grp_writeresp_fu_158      |    0    |    0    |
|          |      grp_writeresp_fu_174      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   write  |    StgValue_121_write_fu_165   |    0    |    0    |
|          |    StgValue_136_write_fu_181   |    0    |    0    |
|----------|--------------------------------|---------|---------|
|partselect|          tmp_1_fu_251          |    0    |    0    |
|          |          tmp_5_fu_402          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |       tmp_17_cast_fu_261       |    0    |    0    |
|          |    output_V2_sum_cast_fu_277   |    0    |    0    |
|          |        lhs_V_cast_fu_291       |    0    |    0    |
|          |      ret_V_2_cast5_fu_306      |    0    |    0    |
|          |       ret_V_2_cast_fu_309      |    0    |    0    |
|          |        tmp_3_cast_fu_312       |    0    |    0    |
|          |        ret_V_cast_fu_321       |    0    |    0    |
|          |          tmp_8_fu_342          |    0    |    0    |
|   zext   |     bytes_to_write_2_fu_368    |    0    |    0    |
|          |          tmp_11_fu_421         |    0    |    0    |
|          |          tmp_19_fu_449         |    0    |    0    |
|          |         h1_cast_fu_453         |    0    |    0    |
|          |       tmp_14_cast_fu_469       |    0    |    0    |
|          |          tmp_15_fu_473         |    0    |    0    |
|          |   output_V2_sum4_cast_fu_495   |    0    |    0    |
|          |          extLd_fu_505          |    0    |    0    |
|          |   output_V2_sum3_cast_fu_514   |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   trunc  |          tmp_2_fu_345          |    0    |    0    |
|          |          tmp_14_fu_432         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|extractvalue|         empty_n_fu_383         |    0    |    0    |
|          |          tmp_22_fu_387         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|    shl   |          tmp_21_fu_391         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|bitconcatenate|          tmp_10_fu_412         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   536   |
|----------|--------------------------------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|data_V|    3   |    0   |    0   |
+------+--------+--------+--------+
| Total|    3   |    0   |    0   |
+------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
| bytes_to_write_1_reg_221 |   16   |
| bytes_to_write_2_reg_576 |   16   |
|  bytes_to_write_reg_570  |   16   |
|   data_V_addr_1_reg_611  |    9   |
|    data_V_load_reg_626   |   96   |
|  gmem_out_addr_1_reg_631 |   128  |
|  gmem_out_addr_2_reg_642 |   128  |
|   gmem_out_addr_reg_539  |   128  |
|        h1_reg_240        |   15   |
|        h_1_reg_584       |   15   |
|        h_2_reg_606       |   15   |
|         h_reg_209        |   15   |
|      or_cond_reg_566     |    1   |
|  output_V2_sum3_reg_637  |   29   |
|  output_V2_sum4_reg_616  |   29   |
|   output_V2_sum_reg_534  |   29   |
|       ret_V_reg_560      |   10   |
|stream_head_V_load_reg_552|    9   |
|   stream_tail_V_reg_545  |   128  |
|        t_V_reg_231       |    9   |
|      tmp_12_reg_602      |    1   |
|      tmp_16_reg_621      |    9   |
|    tmp_17_cast_reg_524   |   29   |
|      tmp_19_reg_597      |   128  |
|      tmp_22_reg_592      |   64   |
|        tmp_reg_530       |    1   |
+--------------------------+--------+
|           Total          |  1073  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_134  |  p1  |   2  |  128 |   256  ||    9    |
| grp_writeresp_fu_158 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_158 |  p1  |   2  |  128 |   256  ||    9    |
| grp_writeresp_fu_174 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_174 |  p1  |   2  |  128 |   256  ||    9    |
|   grp_access_fu_196  |  p0  |   3  |   9  |   27   ||    15   |
|       h_reg_209      |  p0  |   2  |  15  |   30   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   829  || 5.71475 ||    51   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   536  |
|   Memory  |    3   |    -   |    0   |    0   |
|Multiplexer|    -   |    5   |    -   |   51   |
|  Register |    -   |    -   |  1073  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    5   |  1073  |   587  |
+-----------+--------+--------+--------+--------+
