# ARCHITECTURE
![image](https://github.com/user-attachments/assets/49cc4698-83ab-4b69-a735-03d22983c46e)

# MSDAP TOP SYNTHESIS
![image](https://github.com/user-attachments/assets/3da29379-61bb-46cc-81a8-7514df23a9e8)

# MAIN FSM
![image](https://github.com/user-attachments/assets/b417c9f6-e16b-4460-95ad-a9590422df67)
# PROCESSOR MODULE
![image](https://github.com/user-attachments/assets/a69aa299-7d69-4b3e-8d7c-636e16f4ca2f)
# GENUS – AREA REPORT
![image](https://github.com/user-attachments/assets/d9e4abb1-9562-431f-8946-0e167bfd95db)
# GENUS –TIMING REPORT
![image](https://github.com/user-attachments/assets/67af5550-fafe-4b7a-a846-96f46b3da369)
# GENUS POWER REPORT 
![image](https://github.com/user-attachments/assets/70b61436-a616-4c46-a37d-9c1c008e6329)
# GENUS TIMING SUMMARY 
![image](https://github.com/user-attachments/assets/dd6c4111-1b6d-4b72-99f0-998bfbb74599)
# CRITICAL PATH
![image](https://github.com/user-attachments/assets/fc2cf82c-88da-4848-b54c-15b78223f75f)
# CRITICAL PATH HISTOGRAM
![image](https://github.com/user-attachments/assets/679ea664-4163-48ae-baf0-d5c953922c1a)
# PHYSICAL DESIGN

# FLOORPLAN

# CORE UTILIZATION

# AFTER PIN PLACEMENT AND POWER STRAPS

# AFTER PLACEMENT WITHOUT NETS

# AFTER PLACEMENT

# CONGESTION

# TIMING SUMMARY REPORT

# Utilization after Placement

# TIMING REPORT(SET UP) AFTER CTS

# TIMING REPORT (HOLD) AFTER CTS

# TIMING REPORT (HOLD)

# TIMING REPORT (HOLD)

# CLOCK TREE

# CLOCK TREE REPORT

# UTILIZATION REPORT

# POST ROUTE TIMING REPORT (HOLD)

# POST ROUTE TIMING REPORT (HOLD)

# VIOLATIONS POST ROUTE

# POST ROUTE

# POST ROUTE WITHOUT NETS

# AREA REPORT

# DRC REPORT

# POWER REPORT

# POWER DISTRIBUTION SUMMARY
