/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|* DAG Instruction Selector for the ARM target                                *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
void SelectCode(SDNode *N) {
  // Some target values are emitted as 2 bytes, TARGET_VAL handles
  // this.
  #define TARGET_VAL(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/       OPC_SwitchOpcode /*165 cases */, 95|128,43/*5599*/, TARGET_VAL(ISD::OR),// ->5604
/*5*/         OPC_Scope, 101|128,5/*741*/, /*->749*/ // 17 children in Scope
/*8*/           OPC_MoveChild0,
/*9*/           OPC_Scope, 74, /*->85*/ // 9 children in Scope
/*11*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*14*/            OPC_MoveChild0,
/*15*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*18*/            OPC_RecordChild0, // #0 = $Rm
/*19*/            OPC_CheckChild1Integer, 24, 
/*21*/            OPC_CheckChild1Type, MVT::i32,
/*23*/            OPC_MoveParent,
/*24*/            OPC_CheckChild1Integer, 16, 
/*26*/            OPC_CheckChild1Type, MVT::i32,
/*28*/            OPC_MoveParent,
/*29*/            OPC_MoveChild1,
/*30*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*33*/            OPC_MoveChild0,
/*34*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*37*/            OPC_CheckChild0Same, 0,
/*39*/            OPC_CheckChild1Integer, 8, 
/*41*/            OPC_CheckChild1Type, MVT::i32,
/*43*/            OPC_MoveParent,
/*44*/            OPC_MoveParent,
/*45*/            OPC_CheckType, MVT::i32,
/*47*/            OPC_Scope, 17, /*->66*/ // 2 children in Scope
/*49*/              OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*51*/              OPC_EmitInteger, MVT::i32, 14, 
/*54*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::REVSH), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                    // Dst: (REVSH:i32 GPR:i32:$Rm)
/*66*/            /*Scope*/ 17, /*->84*/
/*67*/              OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*69*/              OPC_EmitInteger, MVT::i32, 14, 
/*72*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::t2REVSH), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                    // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*84*/            0, /*End of Scope*/
/*85*/          /*Scope*/ 74, /*->160*/
/*86*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*89*/            OPC_MoveChild0,
/*90*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*93*/            OPC_RecordChild0, // #0 = $Rm
/*94*/            OPC_CheckChild1Integer, 8, 
/*96*/            OPC_CheckChild1Type, MVT::i32,
/*98*/            OPC_MoveParent,
/*99*/            OPC_MoveParent,
/*100*/           OPC_MoveChild1,
/*101*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*104*/           OPC_MoveChild0,
/*105*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*108*/           OPC_CheckChild0Same, 0,
/*110*/           OPC_CheckChild1Integer, 24, 
/*112*/           OPC_CheckChild1Type, MVT::i32,
/*114*/           OPC_MoveParent,
/*115*/           OPC_CheckChild1Integer, 16, 
/*117*/           OPC_CheckChild1Type, MVT::i32,
/*119*/           OPC_MoveParent,
/*120*/           OPC_CheckType, MVT::i32,
/*122*/           OPC_Scope, 17, /*->141*/ // 2 children in Scope
/*124*/             OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*126*/             OPC_EmitInteger, MVT::i32, 14, 
/*129*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*132*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::REVSH), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                    // Dst: (REVSH:i32 GPR:i32:$Rm)
/*141*/           /*Scope*/ 17, /*->159*/
/*142*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*144*/             OPC_EmitInteger, MVT::i32, 14, 
/*147*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*150*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2REVSH), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                    // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*159*/           0, /*End of Scope*/
/*160*/         /*Scope*/ 53, /*->214*/
/*161*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*165*/           OPC_RecordChild0, // #0 = $Rn
/*166*/           OPC_MoveParent,
/*167*/           OPC_MoveChild1,
/*168*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*174*/           OPC_MoveChild0,
/*175*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*178*/           OPC_RecordChild0, // #1 = $Rm
/*179*/           OPC_RecordChild1, // #2 = $sh
/*180*/           OPC_MoveChild1,
/*181*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*184*/           OPC_CheckPredicate, 0, // Predicate_pkh_lsl_amt
/*186*/           OPC_CheckType, MVT::i32,
/*188*/           OPC_MoveParent,
/*189*/           OPC_MoveParent,
/*190*/           OPC_MoveParent,
/*191*/           OPC_CheckType, MVT::i32,
/*193*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*195*/           OPC_EmitConvertToTarget, 2,
/*197*/           OPC_EmitInteger, MVT::i32, 14, 
/*200*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*203*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHBT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*214*/         /*Scope*/ 94, /*->309*/
/*215*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*221*/           OPC_RecordChild0, // #0 = $Rn
/*222*/           OPC_MoveParent,
/*223*/           OPC_MoveChild1,
/*224*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*228*/           OPC_MoveChild0,
/*229*/           OPC_SwitchOpcode /*2 cases */, 36, TARGET_VAL(ISD::SRA),// ->269
/*233*/             OPC_RecordChild0, // #1 = $Rm
/*234*/             OPC_RecordChild1, // #2 = $sh
/*235*/             OPC_MoveChild1,
/*236*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*239*/             OPC_CheckPredicate, 1, // Predicate_pkh_asr_amt
/*241*/             OPC_CheckType, MVT::i32,
/*243*/             OPC_MoveParent,
/*244*/             OPC_MoveParent,
/*245*/             OPC_MoveParent,
/*246*/             OPC_CheckType, MVT::i32,
/*248*/             OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*250*/             OPC_EmitConvertToTarget, 2,
/*252*/             OPC_EmitInteger, MVT::i32, 14, 
/*255*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*258*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*269*/           /*SwitchOpcode*/ 36, TARGET_VAL(ISD::SRL),// ->308
/*272*/             OPC_RecordChild0, // #1 = $src2
/*273*/             OPC_RecordChild1, // #2 = $sh
/*274*/             OPC_MoveChild1,
/*275*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*278*/             OPC_CheckPredicate, 2, // Predicate_imm1_15
/*280*/             OPC_CheckType, MVT::i32,
/*282*/             OPC_MoveParent,
/*283*/             OPC_MoveParent,
/*284*/             OPC_MoveParent,
/*285*/             OPC_CheckType, MVT::i32,
/*287*/             OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*289*/             OPC_EmitConvertToTarget, 2,
/*291*/             OPC_EmitInteger, MVT::i32, 14, 
/*294*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*297*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*308*/           0, // EndSwitchOpcode
/*309*/         /*Scope*/ 53, /*->363*/
/*310*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*314*/           OPC_RecordChild0, // #0 = $Rn
/*315*/           OPC_MoveParent,
/*316*/           OPC_MoveChild1,
/*317*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*323*/           OPC_MoveChild0,
/*324*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*327*/           OPC_RecordChild0, // #1 = $Rm
/*328*/           OPC_RecordChild1, // #2 = $sh
/*329*/           OPC_MoveChild1,
/*330*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*333*/           OPC_CheckPredicate, 0, // Predicate_pkh_lsl_amt
/*335*/           OPC_CheckType, MVT::i32,
/*337*/           OPC_MoveParent,
/*338*/           OPC_MoveParent,
/*339*/           OPC_MoveParent,
/*340*/           OPC_CheckType, MVT::i32,
/*342*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*344*/           OPC_EmitConvertToTarget, 2,
/*346*/           OPC_EmitInteger, MVT::i32, 14, 
/*349*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*352*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHBT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 65535:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                  // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*363*/         /*Scope*/ 17|128,1/*145*/, /*->510*/
/*365*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*371*/           OPC_Scope, 88, /*->461*/ // 2 children in Scope
/*373*/             OPC_RecordChild0, // #0 = $Rn
/*374*/             OPC_MoveParent,
/*375*/             OPC_MoveChild1,
/*376*/             OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*380*/             OPC_MoveChild0,
/*381*/             OPC_SwitchOpcode /*2 cases */, 36, TARGET_VAL(ISD::SRA),// ->421
/*385*/               OPC_RecordChild0, // #1 = $Rm
/*386*/               OPC_RecordChild1, // #2 = $sh
/*387*/               OPC_MoveChild1,
/*388*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*391*/               OPC_CheckPredicate, 1, // Predicate_pkh_asr_amt
/*393*/               OPC_CheckType, MVT::i32,
/*395*/               OPC_MoveParent,
/*396*/               OPC_MoveParent,
/*397*/               OPC_MoveParent,
/*398*/               OPC_CheckType, MVT::i32,
/*400*/               OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*402*/               OPC_EmitConvertToTarget, 2,
/*404*/               OPC_EmitInteger, MVT::i32, 14, 
/*407*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*410*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                      // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*421*/             /*SwitchOpcode*/ 36, TARGET_VAL(ISD::SRL),// ->460
/*424*/               OPC_RecordChild0, // #1 = $src2
/*425*/               OPC_RecordChild1, // #2 = $sh
/*426*/               OPC_MoveChild1,
/*427*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*430*/               OPC_CheckPredicate, 2, // Predicate_imm1_15
/*432*/               OPC_CheckType, MVT::i32,
/*434*/               OPC_MoveParent,
/*435*/               OPC_MoveParent,
/*436*/               OPC_MoveParent,
/*437*/               OPC_CheckType, MVT::i32,
/*439*/               OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*441*/               OPC_EmitConvertToTarget, 2,
/*443*/               OPC_EmitInteger, MVT::i32, 14, 
/*446*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*449*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                      // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*460*/             0, // EndSwitchOpcode
/*461*/           /*Scope*/ 47, /*->509*/
/*462*/             OPC_MoveChild0,
/*463*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*466*/             OPC_RecordChild0, // #0 = $Rm
/*467*/             OPC_RecordChild1, // #1 = $sh
/*468*/             OPC_MoveChild1,
/*469*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*472*/             OPC_CheckPredicate, 0, // Predicate_pkh_lsl_amt
/*474*/             OPC_CheckType, MVT::i32,
/*476*/             OPC_MoveParent,
/*477*/             OPC_MoveParent,
/*478*/             OPC_MoveParent,
/*479*/             OPC_MoveChild1,
/*480*/             OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*484*/             OPC_RecordChild0, // #2 = $Rn
/*485*/             OPC_MoveParent,
/*486*/             OPC_CheckType, MVT::i32,
/*488*/             OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*490*/             OPC_EmitConvertToTarget, 1,
/*492*/             OPC_EmitInteger, MVT::i32, 14, 
/*495*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*498*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHBT), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 26
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*509*/           0, /*End of Scope*/
/*510*/         /*Scope*/ 53, /*->564*/
/*511*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*515*/           OPC_MoveChild0,
/*516*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*519*/           OPC_RecordChild0, // #0 = $Rm
/*520*/           OPC_RecordChild1, // #1 = $sh
/*521*/           OPC_MoveChild1,
/*522*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*525*/           OPC_CheckPredicate, 1, // Predicate_pkh_asr_amt
/*527*/           OPC_CheckType, MVT::i32,
/*529*/           OPC_MoveParent,
/*530*/           OPC_MoveParent,
/*531*/           OPC_MoveParent,
/*532*/           OPC_MoveChild1,
/*533*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*539*/           OPC_RecordChild0, // #2 = $Rn
/*540*/           OPC_MoveParent,
/*541*/           OPC_CheckType, MVT::i32,
/*543*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*545*/           OPC_EmitConvertToTarget, 1,
/*547*/           OPC_EmitInteger, MVT::i32, 14, 
/*550*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*553*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$Rn, 4294901760:i32)) - Complexity = 26
                  // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*564*/         /*Scope*/ 53, /*->618*/
/*565*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*571*/           OPC_MoveChild0,
/*572*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*575*/           OPC_RecordChild0, // #0 = $Rm
/*576*/           OPC_RecordChild1, // #1 = $sh
/*577*/           OPC_MoveChild1,
/*578*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*581*/           OPC_CheckPredicate, 0, // Predicate_pkh_lsl_amt
/*583*/           OPC_CheckType, MVT::i32,
/*585*/           OPC_MoveParent,
/*586*/           OPC_MoveParent,
/*587*/           OPC_MoveParent,
/*588*/           OPC_MoveChild1,
/*589*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*593*/           OPC_RecordChild0, // #2 = $Rn
/*594*/           OPC_MoveParent,
/*595*/           OPC_CheckType, MVT::i32,
/*597*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*599*/           OPC_EmitConvertToTarget, 1,
/*601*/           OPC_EmitInteger, MVT::i32, 14, 
/*604*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*607*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHBT), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 rGPR:i32:$Rn, 65535:i32)) - Complexity = 26
                  // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*618*/         /*Scope*/ 0|128,1/*128*/, /*->748*/
/*620*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*624*/           OPC_MoveChild0,
/*625*/           OPC_SwitchOpcode /*2 cases */, 45, TARGET_VAL(ISD::SRA),// ->674
/*629*/             OPC_RecordChild0, // #0 = $Rm
/*630*/             OPC_RecordChild1, // #1 = $sh
/*631*/             OPC_MoveChild1,
/*632*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*635*/             OPC_CheckPredicate, 1, // Predicate_pkh_asr_amt
/*637*/             OPC_CheckType, MVT::i32,
/*639*/             OPC_MoveParent,
/*640*/             OPC_MoveParent,
/*641*/             OPC_MoveParent,
/*642*/             OPC_MoveChild1,
/*643*/             OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*649*/             OPC_RecordChild0, // #2 = $Rn
/*650*/             OPC_MoveParent,
/*651*/             OPC_CheckType, MVT::i32,
/*653*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*655*/             OPC_EmitConvertToTarget, 1,
/*657*/             OPC_EmitInteger, MVT::i32, 14, 
/*660*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*663*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 rGPR:i32:$Rn, 4294901760:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*674*/           /*SwitchOpcode*/ 70, TARGET_VAL(ISD::SRL),// ->747
/*677*/             OPC_RecordChild0, // #0 = $src2
/*678*/             OPC_RecordChild1, // #1 = $sh
/*679*/             OPC_MoveChild1,
/*680*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*683*/             OPC_CheckPredicate, 2, // Predicate_imm1_15
/*685*/             OPC_CheckType, MVT::i32,
/*687*/             OPC_MoveParent,
/*688*/             OPC_MoveParent,
/*689*/             OPC_MoveParent,
/*690*/             OPC_MoveChild1,
/*691*/             OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*697*/             OPC_RecordChild0, // #2 = $src1
/*698*/             OPC_MoveParent,
/*699*/             OPC_CheckType, MVT::i32,
/*701*/             OPC_Scope, 21, /*->724*/ // 2 children in Scope
/*703*/               OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*705*/               OPC_EmitConvertToTarget, 1,
/*707*/               OPC_EmitInteger, MVT::i32, 14, 
/*710*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*713*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 26
                      // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*724*/             /*Scope*/ 21, /*->746*/
/*725*/               OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*727*/               OPC_EmitConvertToTarget, 1,
/*729*/               OPC_EmitInteger, MVT::i32, 14, 
/*732*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*735*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 26
                      // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*746*/             0, /*End of Scope*/
/*747*/           0, // EndSwitchOpcode
/*748*/         0, /*End of Scope*/
/*749*/       /*Scope*/ 46, /*->796*/
/*750*/         OPC_RecordChild0, // #0 = $Rn
/*751*/         OPC_MoveChild1,
/*752*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*755*/         OPC_RecordChild0, // #1 = $ShiftedRm
/*756*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*767*/         OPC_MoveParent,
/*768*/         OPC_CheckType, MVT::i32,
/*770*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*772*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*775*/         OPC_EmitInteger, MVT::i32, 14, 
/*778*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*781*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*784*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNrs), 0,
                    MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
                // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*796*/       /*Scope*/ 66|128,5/*706*/, /*->1504*/
/*798*/         OPC_MoveChild0,
/*799*/         OPC_Scope, 45, /*->846*/ // 11 children in Scope
/*801*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*804*/           OPC_RecordChild0, // #0 = $ShiftedRm
/*805*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*816*/           OPC_MoveParent,
/*817*/           OPC_RecordChild1, // #1 = $Rn
/*818*/           OPC_CheckType, MVT::i32,
/*820*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*822*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*825*/           OPC_EmitInteger, MVT::i32, 14, 
/*828*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*831*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*834*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNrs), 0,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                  // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*846*/         /*Scope*/ 65, /*->912*/
/*847*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*851*/           OPC_RecordChild0, // #0 = $Rn
/*852*/           OPC_MoveParent,
/*853*/           OPC_MoveChild1,
/*854*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*860*/           OPC_RecordChild0, // #1 = $Rm
/*861*/           OPC_MoveParent,
/*862*/           OPC_CheckType, MVT::i32,
/*864*/           OPC_Scope, 22, /*->888*/ // 2 children in Scope
/*866*/             OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*868*/             OPC_EmitInteger, MVT::i32, 0, 
/*871*/             OPC_EmitInteger, MVT::i32, 14, 
/*874*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*877*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHBT), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 GPRnopc:i32:$Rm, 4294901760:i32)) - Complexity = 19
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*888*/           /*Scope*/ 22, /*->911*/
/*889*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*891*/             OPC_EmitInteger, MVT::i32, 0, 
/*894*/             OPC_EmitInteger, MVT::i32, 14, 
/*897*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*900*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHBT), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (and:i32 rGPR:i32:$src2, 4294901760:i32)) - Complexity = 19
                    // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*911*/           0, /*End of Scope*/
/*912*/         /*Scope*/ 65, /*->978*/
/*913*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*919*/           OPC_RecordChild0, // #0 = $Rm
/*920*/           OPC_MoveParent,
/*921*/           OPC_MoveChild1,
/*922*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*926*/           OPC_RecordChild0, // #1 = $Rn
/*927*/           OPC_MoveParent,
/*928*/           OPC_CheckType, MVT::i32,
/*930*/           OPC_Scope, 22, /*->954*/ // 2 children in Scope
/*932*/             OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*934*/             OPC_EmitInteger, MVT::i32, 0, 
/*937*/             OPC_EmitInteger, MVT::i32, 14, 
/*940*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*943*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHBT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$Rm, 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 19
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*954*/           /*Scope*/ 22, /*->977*/
/*955*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*957*/             OPC_EmitInteger, MVT::i32, 0, 
/*960*/             OPC_EmitInteger, MVT::i32, 14, 
/*963*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*966*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHBT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src2, 4294901760:i32), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 19
                    // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*977*/           0, /*End of Scope*/
/*978*/         /*Scope*/ 45, /*->1024*/
/*979*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*983*/           OPC_RecordChild0, // #0 = $Rn
/*984*/           OPC_MoveParent,
/*985*/           OPC_MoveChild1,
/*986*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*989*/           OPC_RecordChild0, // #1 = $Rm
/*990*/           OPC_RecordChild1, // #2 = $sh
/*991*/           OPC_MoveChild1,
/*992*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*995*/           OPC_CheckPredicate, 3, // Predicate_imm16_31
/*997*/           OPC_CheckType, MVT::i32,
/*999*/           OPC_MoveParent,
/*1000*/          OPC_MoveParent,
/*1001*/          OPC_CheckType, MVT::i32,
/*1003*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*1005*/          OPC_EmitConvertToTarget, 2,
/*1007*/          OPC_EmitInteger, MVT::i32, 14, 
/*1010*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1013*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHBT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*1024*/        /*Scope*/ 87, /*->1112*/
/*1025*/          OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*1031*/          OPC_RecordChild0, // #0 = $src1
/*1032*/          OPC_MoveParent,
/*1033*/          OPC_MoveChild1,
/*1034*/          OPC_SwitchOpcode /*2 cases */, 35, TARGET_VAL(ISD::SRL),// ->1073
/*1038*/            OPC_RecordChild0, // #1 = $src2
/*1039*/            OPC_RecordChild1, // #2 = $sh
/*1040*/            OPC_MoveChild1,
/*1041*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1044*/            OPC_CheckPredicate, 4, // Predicate_imm16
/*1046*/            OPC_CheckType, MVT::i32,
/*1048*/            OPC_MoveParent,
/*1049*/            OPC_MoveParent,
/*1050*/            OPC_CheckType, MVT::i32,
/*1052*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*1054*/            OPC_EmitConvertToTarget, 2,
/*1056*/            OPC_EmitInteger, MVT::i32, 14, 
/*1059*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1062*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*1073*/          /*SwitchOpcode*/ 35, TARGET_VAL(ISD::SRA),// ->1111
/*1076*/            OPC_RecordChild0, // #1 = $src2
/*1077*/            OPC_RecordChild1, // #2 = $sh
/*1078*/            OPC_MoveChild1,
/*1079*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1082*/            OPC_CheckPredicate, 3, // Predicate_imm16_31
/*1084*/            OPC_CheckType, MVT::i32,
/*1086*/            OPC_MoveParent,
/*1087*/            OPC_MoveParent,
/*1088*/            OPC_CheckType, MVT::i32,
/*1090*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*1092*/            OPC_EmitConvertToTarget, 2,
/*1094*/            OPC_EmitInteger, MVT::i32, 14, 
/*1097*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1100*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (sra:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*1111*/          0, // EndSwitchOpcode
/*1112*/        /*Scope*/ 45, /*->1158*/
/*1113*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1117*/          OPC_RecordChild0, // #0 = $src1
/*1118*/          OPC_MoveParent,
/*1119*/          OPC_MoveChild1,
/*1120*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1123*/          OPC_RecordChild0, // #1 = $src2
/*1124*/          OPC_RecordChild1, // #2 = $sh
/*1125*/          OPC_MoveChild1,
/*1126*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1129*/          OPC_CheckPredicate, 3, // Predicate_imm16_31
/*1131*/          OPC_CheckType, MVT::i32,
/*1133*/          OPC_MoveParent,
/*1134*/          OPC_MoveParent,
/*1135*/          OPC_CheckType, MVT::i32,
/*1137*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*1139*/          OPC_EmitConvertToTarget, 2,
/*1141*/          OPC_EmitInteger, MVT::i32, 14, 
/*1144*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1147*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHBT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*1158*/        /*Scope*/ 87, /*->1246*/
/*1159*/          OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*1165*/          OPC_RecordChild0, // #0 = $src1
/*1166*/          OPC_MoveParent,
/*1167*/          OPC_MoveChild1,
/*1168*/          OPC_SwitchOpcode /*2 cases */, 35, TARGET_VAL(ISD::SRL),// ->1207
/*1172*/            OPC_RecordChild0, // #1 = $src2
/*1173*/            OPC_RecordChild1, // #2 = $sh
/*1174*/            OPC_MoveChild1,
/*1175*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1178*/            OPC_CheckPredicate, 4, // Predicate_imm16
/*1180*/            OPC_CheckType, MVT::i32,
/*1182*/            OPC_MoveParent,
/*1183*/            OPC_MoveParent,
/*1184*/            OPC_CheckType, MVT::i32,
/*1186*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*1188*/            OPC_EmitConvertToTarget, 2,
/*1190*/            OPC_EmitInteger, MVT::i32, 14, 
/*1193*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1196*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*1207*/          /*SwitchOpcode*/ 35, TARGET_VAL(ISD::SRA),// ->1245
/*1210*/            OPC_RecordChild0, // #1 = $src2
/*1211*/            OPC_RecordChild1, // #2 = $sh
/*1212*/            OPC_MoveChild1,
/*1213*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1216*/            OPC_CheckPredicate, 3, // Predicate_imm16_31
/*1218*/            OPC_CheckType, MVT::i32,
/*1220*/            OPC_MoveParent,
/*1221*/            OPC_MoveParent,
/*1222*/            OPC_CheckType, MVT::i32,
/*1224*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*1226*/            OPC_EmitConvertToTarget, 2,
/*1228*/            OPC_EmitInteger, MVT::i32, 14, 
/*1231*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1234*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (sra:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*1245*/          0, // EndSwitchOpcode
/*1246*/        /*Scope*/ 70, /*->1317*/
/*1247*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1250*/          OPC_RecordChild0, // #0 = $Rm
/*1251*/          OPC_RecordChild1, // #1 = $sh
/*1252*/          OPC_MoveChild1,
/*1253*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1256*/          OPC_CheckPredicate, 3, // Predicate_imm16_31
/*1258*/          OPC_CheckType, MVT::i32,
/*1260*/          OPC_MoveParent,
/*1261*/          OPC_MoveParent,
/*1262*/          OPC_MoveChild1,
/*1263*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1267*/          OPC_RecordChild0, // #2 = $Rn
/*1268*/          OPC_MoveParent,
/*1269*/          OPC_CheckType, MVT::i32,
/*1271*/          OPC_Scope, 21, /*->1294*/ // 2 children in Scope
/*1273*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*1275*/            OPC_EmitConvertToTarget, 1,
/*1277*/            OPC_EmitInteger, MVT::i32, 14, 
/*1280*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1283*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHBT), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 18
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*1294*/          /*Scope*/ 21, /*->1316*/
/*1295*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*1297*/            OPC_EmitConvertToTarget, 1,
/*1299*/            OPC_EmitInteger, MVT::i32, 14, 
/*1302*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1305*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHBT), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 18
                    // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*1316*/          0, /*End of Scope*/
/*1317*/        /*Scope*/ 72, /*->1390*/
/*1318*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1321*/          OPC_RecordChild0, // #0 = $src2
/*1322*/          OPC_RecordChild1, // #1 = $sh
/*1323*/          OPC_MoveChild1,
/*1324*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1327*/          OPC_CheckPredicate, 4, // Predicate_imm16
/*1329*/          OPC_CheckType, MVT::i32,
/*1331*/          OPC_MoveParent,
/*1332*/          OPC_MoveParent,
/*1333*/          OPC_MoveChild1,
/*1334*/          OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*1340*/          OPC_RecordChild0, // #2 = $src1
/*1341*/          OPC_MoveParent,
/*1342*/          OPC_CheckType, MVT::i32,
/*1344*/          OPC_Scope, 21, /*->1367*/ // 2 children in Scope
/*1346*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*1348*/            OPC_EmitConvertToTarget, 1,
/*1350*/            OPC_EmitInteger, MVT::i32, 14, 
/*1353*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1356*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*1367*/          /*Scope*/ 21, /*->1389*/
/*1368*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*1370*/            OPC_EmitConvertToTarget, 1,
/*1372*/            OPC_EmitInteger, MVT::i32, 14, 
/*1375*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1378*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*1389*/          0, /*End of Scope*/
/*1390*/        /*Scope*/ 72, /*->1463*/
/*1391*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1394*/          OPC_RecordChild0, // #0 = $src2
/*1395*/          OPC_RecordChild1, // #1 = $sh
/*1396*/          OPC_MoveChild1,
/*1397*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1400*/          OPC_CheckPredicate, 3, // Predicate_imm16_31
/*1402*/          OPC_CheckType, MVT::i32,
/*1404*/          OPC_MoveParent,
/*1405*/          OPC_MoveParent,
/*1406*/          OPC_MoveChild1,
/*1407*/          OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*1413*/          OPC_RecordChild0, // #2 = $src1
/*1414*/          OPC_MoveParent,
/*1415*/          OPC_CheckType, MVT::i32,
/*1417*/          OPC_Scope, 21, /*->1440*/ // 2 children in Scope
/*1419*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*1421*/            OPC_EmitConvertToTarget, 1,
/*1423*/            OPC_EmitInteger, MVT::i32, 14, 
/*1426*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1429*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (sra:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*1440*/          /*Scope*/ 21, /*->1462*/
/*1441*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*1443*/            OPC_EmitConvertToTarget, 1,
/*1445*/            OPC_EmitInteger, MVT::i32, 14, 
/*1448*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1451*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (sra:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*1462*/          0, /*End of Scope*/
/*1463*/        /*Scope*/ 39, /*->1503*/
/*1464*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1468*/          OPC_RecordChild0, // #0 = $src
/*1469*/          OPC_MoveParent,
/*1470*/          OPC_RecordChild1, // #1 = $imm
/*1471*/          OPC_MoveChild1,
/*1472*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1475*/          OPC_CheckPredicate, 5, // Predicate_lo16AllZero
/*1477*/          OPC_MoveParent,
/*1478*/          OPC_CheckType, MVT::i32,
/*1480*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*1482*/          OPC_EmitConvertToTarget, 1,
/*1484*/          OPC_EmitNodeXForm, 0, 2, // hi16
/*1487*/          OPC_EmitInteger, MVT::i32, 14, 
/*1490*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1493*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVTi16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
                  // Dst: (MOVTi16:i32 GPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*1503*/        0, /*End of Scope*/
/*1504*/      /*Scope*/ 31, /*->1536*/
/*1505*/        OPC_RecordChild0, // #0 = $Rn
/*1506*/        OPC_RecordChild1, // #1 = $shift
/*1507*/        OPC_CheckType, MVT::i32,
/*1509*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*1511*/        OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*1514*/        OPC_EmitInteger, MVT::i32, 14, 
/*1517*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1520*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1523*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::ORRrsr), 0,
                    MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (or:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*1536*/      /*Scope*/ 40, /*->1577*/
/*1537*/        OPC_MoveChild0,
/*1538*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1542*/        OPC_RecordChild0, // #0 = $src
/*1543*/        OPC_MoveParent,
/*1544*/        OPC_RecordChild1, // #1 = $imm
/*1545*/        OPC_MoveChild1,
/*1546*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1549*/        OPC_CheckPredicate, 5, // Predicate_lo16AllZero
/*1551*/        OPC_MoveParent,
/*1552*/        OPC_CheckType, MVT::i32,
/*1554*/        OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*1556*/        OPC_EmitConvertToTarget, 1,
/*1558*/        OPC_EmitNodeXForm, 0, 2, // hi16
/*1561*/        OPC_EmitInteger, MVT::i32, 14, 
/*1564*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1567*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVTi16), 0,
                    MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 rGPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
                // Dst: (t2MOVTi16:i32 rGPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*1577*/      /*Scope*/ 8|128,1/*136*/, /*->1715*/
/*1579*/        OPC_RecordChild0, // #0 = $Rn
/*1580*/        OPC_Scope, 50, /*->1632*/ // 3 children in Scope
/*1582*/          OPC_MoveChild1,
/*1583*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1586*/          OPC_RecordChild0, // #1 = $imm
/*1587*/          OPC_MoveChild0,
/*1588*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1591*/          OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*1593*/          OPC_MoveParent,
/*1594*/          OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1605*/          OPC_MoveParent,
/*1606*/          OPC_CheckType, MVT::i32,
/*1608*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*1610*/          OPC_EmitConvertToTarget, 1,
/*1612*/          OPC_EmitInteger, MVT::i32, 14, 
/*1615*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1618*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1621*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*1632*/        /*Scope*/ 30, /*->1663*/
/*1633*/          OPC_RecordChild1, // #1 = $Rn
/*1634*/          OPC_CheckType, MVT::i32,
/*1636*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*1638*/          OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*1641*/          OPC_EmitInteger, MVT::i32, 14, 
/*1644*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1647*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1650*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::ORRrsr), 0,
                      MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (or:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*1663*/        /*Scope*/ 50, /*->1714*/
/*1664*/          OPC_MoveChild1,
/*1665*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1668*/          OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1679*/          OPC_RecordChild1, // #1 = $imm
/*1680*/          OPC_MoveChild1,
/*1681*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1684*/          OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*1686*/          OPC_MoveParent,
/*1687*/          OPC_MoveParent,
/*1688*/          OPC_CheckType, MVT::i32,
/*1690*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*1692*/          OPC_EmitConvertToTarget, 1,
/*1694*/          OPC_EmitInteger, MVT::i32, 14, 
/*1697*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1700*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1703*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*1714*/        0, /*End of Scope*/
/*1715*/      /*Scope*/ 102, /*->1818*/
/*1716*/        OPC_MoveChild0,
/*1717*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1720*/        OPC_Scope, 47, /*->1769*/ // 2 children in Scope
/*1722*/          OPC_RecordChild0, // #0 = $imm
/*1723*/          OPC_MoveChild0,
/*1724*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1727*/          OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*1729*/          OPC_MoveParent,
/*1730*/          OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1741*/          OPC_MoveParent,
/*1742*/          OPC_RecordChild1, // #1 = $Rn
/*1743*/          OPC_CheckType, MVT::i32,
/*1745*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*1747*/          OPC_EmitConvertToTarget, 0,
/*1749*/          OPC_EmitInteger, MVT::i32, 14, 
/*1752*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1755*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1758*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (or:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*1769*/        /*Scope*/ 47, /*->1817*/
/*1770*/          OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1781*/          OPC_RecordChild1, // #0 = $imm
/*1782*/          OPC_MoveChild1,
/*1783*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1786*/          OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*1788*/          OPC_MoveParent,
/*1789*/          OPC_MoveParent,
/*1790*/          OPC_RecordChild1, // #1 = $Rn
/*1791*/          OPC_CheckType, MVT::i32,
/*1793*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*1795*/          OPC_EmitConvertToTarget, 0,
/*1797*/          OPC_EmitInteger, MVT::i32, 14, 
/*1800*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1803*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1806*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (or:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*1817*/        0, /*End of Scope*/
/*1818*/      /*Scope*/ 31|128,1/*159*/, /*->1979*/
/*1820*/        OPC_RecordChild0, // #0 = $Rn
/*1821*/        OPC_Scope, 113, /*->1936*/ // 2 children in Scope
/*1823*/          OPC_RecordChild1, // #1 = $shift
/*1824*/          OPC_CheckType, MVT::i32,
/*1826*/          OPC_Scope, 26, /*->1854*/ // 4 children in Scope
/*1828*/            OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*1830*/            OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*1833*/            OPC_EmitInteger, MVT::i32, 14, 
/*1836*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1839*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1842*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::ORRrsi), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*1854*/          /*Scope*/ 26, /*->1881*/
/*1855*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*1857*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*1860*/            OPC_EmitInteger, MVT::i32, 14, 
/*1863*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1866*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1869*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORRrs), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*1881*/          /*Scope*/ 26, /*->1908*/
/*1882*/            OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*1884*/            OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*1887*/            OPC_EmitInteger, MVT::i32, 14, 
/*1890*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1893*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1896*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::ORRrsi), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*1908*/          /*Scope*/ 26, /*->1935*/
/*1909*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*1911*/            OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*1914*/            OPC_EmitInteger, MVT::i32, 14, 
/*1917*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1920*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1923*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORRrs), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*1935*/          0, /*End of Scope*/
/*1936*/        /*Scope*/ 41, /*->1978*/
/*1937*/          OPC_MoveChild1,
/*1938*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1941*/          OPC_RecordChild0, // #1 = $Rm
/*1942*/          OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1953*/          OPC_MoveParent,
/*1954*/          OPC_CheckType, MVT::i32,
/*1956*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*1958*/          OPC_EmitInteger, MVT::i32, 14, 
/*1961*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1964*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1967*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNrr), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*1978*/        0, /*End of Scope*/
/*1979*/      /*Scope*/ 42, /*->2022*/
/*1980*/        OPC_MoveChild0,
/*1981*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1984*/        OPC_RecordChild0, // #0 = $Rm
/*1985*/        OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1996*/        OPC_MoveParent,
/*1997*/        OPC_RecordChild1, // #1 = $Rn
/*1998*/        OPC_CheckType, MVT::i32,
/*2000*/        OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*2002*/        OPC_EmitInteger, MVT::i32, 14, 
/*2005*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2008*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2011*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNrr), 0,
                    MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (or:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*2022*/      /*Scope*/ 59, /*->2082*/
/*2023*/        OPC_CheckOrImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*2029*/        OPC_RecordChild0, // #0 = $src
/*2030*/        OPC_CheckType, MVT::i32,
/*2032*/        OPC_Scope, 23, /*->2057*/ // 2 children in Scope
/*2034*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*2036*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*2041*/          OPC_EmitInteger, MVT::i32, 14, 
/*2044*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2047*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVTi16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:i32 GPR:i32:$src, 4294901760:i32) - Complexity = 8
                  // Dst: (MOVTi16:i32 GPR:i32:$src, 65535:i32)
/*2057*/        /*Scope*/ 23, /*->2081*/
/*2058*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*2060*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*2065*/          OPC_EmitInteger, MVT::i32, 14, 
/*2068*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2071*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVTi16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:i32 rGPR:i32:$src, 4294901760:i32) - Complexity = 8
                  // Dst: (t2MOVTi16:i32 rGPR:i32:$src, 65535:i32)
/*2081*/        0, /*End of Scope*/
/*2082*/      /*Scope*/ 50|128,1/*178*/, /*->2262*/
/*2084*/        OPC_RecordChild0, // #0 = $Rn
/*2085*/        OPC_RecordChild1, // #1 = $imm
/*2086*/        OPC_Scope, 99, /*->2187*/ // 2 children in Scope
/*2088*/          OPC_MoveChild1,
/*2089*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2092*/          OPC_Scope, 29, /*->2123*/ // 3 children in Scope
/*2094*/            OPC_CheckPredicate, 7, // Predicate_mod_imm
/*2096*/            OPC_MoveParent,
/*2097*/            OPC_CheckType, MVT::i32,
/*2099*/            OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2101*/            OPC_EmitConvertToTarget, 1,
/*2103*/            OPC_EmitInteger, MVT::i32, 14, 
/*2106*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2109*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2112*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::ORRri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (or:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                    // Dst: (ORRri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*2123*/          /*Scope*/ 29, /*->2153*/
/*2124*/            OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*2126*/            OPC_MoveParent,
/*2127*/            OPC_CheckType, MVT::i32,
/*2129*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*2131*/            OPC_EmitConvertToTarget, 1,
/*2133*/            OPC_EmitInteger, MVT::i32, 14, 
/*2136*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2139*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2142*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORRri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (or:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2ORRri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*2153*/          /*Scope*/ 32, /*->2186*/
/*2154*/            OPC_CheckPredicate, 8, // Predicate_t2_so_imm_not
/*2156*/            OPC_MoveParent,
/*2157*/            OPC_CheckType, MVT::i32,
/*2159*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*2161*/            OPC_EmitConvertToTarget, 1,
/*2163*/            OPC_EmitNodeXForm, 1, 2, // t2_so_imm_not_XFORM
/*2166*/            OPC_EmitInteger, MVT::i32, 14, 
/*2169*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2172*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2175*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (or:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2ORNri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*2186*/          0, /*End of Scope*/
/*2187*/        /*Scope*/ 73, /*->2261*/
/*2188*/          OPC_CheckType, MVT::i32,
/*2190*/          OPC_Scope, 22, /*->2214*/ // 3 children in Scope
/*2192*/            OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2194*/            OPC_EmitInteger, MVT::i32, 14, 
/*2197*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2200*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2203*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::ORRrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (ORRrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*2214*/          /*Scope*/ 22, /*->2237*/
/*2215*/            OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*2217*/            OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*2220*/            OPC_EmitInteger, MVT::i32, 14, 
/*2223*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2226*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::tORR), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (or:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tORR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*2237*/          /*Scope*/ 22, /*->2260*/
/*2238*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*2240*/            OPC_EmitInteger, MVT::i32, 14, 
/*2243*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2246*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2249*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORRrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ORRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*2260*/          0, /*End of Scope*/
/*2261*/        0, /*End of Scope*/
/*2262*/      /*Scope*/ 126|128,22/*2942*/, /*->5206*/
/*2264*/        OPC_MoveChild0,
/*2265*/        OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*2268*/        OPC_Scope, 13|128,5/*653*/, /*->2924*/ // 8 children in Scope
/*2271*/          OPC_RecordChild0, // #0 = $Vn
/*2272*/          OPC_Scope, 94|128,3/*478*/, /*->2753*/ // 2 children in Scope
/*2275*/            OPC_RecordChild1, // #1 = $Vd
/*2276*/            OPC_MoveParent,
/*2277*/            OPC_MoveChild1,
/*2278*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*2281*/            OPC_Scope, 44|128,1/*172*/, /*->2456*/ // 4 children in Scope
/*2284*/              OPC_RecordChild0, // #2 = $Vm
/*2285*/              OPC_MoveChild1,
/*2286*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2289*/              OPC_Scope, 119, /*->2410*/ // 2 children in Scope
/*2291*/                OPC_CheckChild0Same, 1,
/*2293*/                OPC_MoveChild1,
/*2294*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2297*/                OPC_MoveChild0,
/*2298*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2301*/                OPC_MoveChild0,
/*2302*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2305*/                OPC_MoveParent,
/*2306*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2308*/                OPC_SwitchType /*2 cases */, 48, MVT::v8i8,// ->2359
/*2311*/                  OPC_MoveParent,
/*2312*/                  OPC_MoveParent,
/*2313*/                  OPC_MoveParent,
/*2314*/                  OPC_MoveParent,
/*2315*/                  OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->2337
/*2318*/                    OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2320*/                    OPC_EmitInteger, MVT::i32, 14, 
/*2323*/                    OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2326*/                    OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                                MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2337*/                  /*SwitchType*/ 19, MVT::v1i64,// ->2358
/*2339*/                    OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2341*/                    OPC_EmitInteger, MVT::i32, 14, 
/*2344*/                    OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2347*/                    OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                                MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*2358*/                  0, // EndSwitchType
/*2359*/                /*SwitchType*/ 48, MVT::v16i8,// ->2409
/*2361*/                  OPC_MoveParent,
/*2362*/                  OPC_MoveParent,
/*2363*/                  OPC_MoveParent,
/*2364*/                  OPC_MoveParent,
/*2365*/                  OPC_SwitchType /*2 cases */, 19, MVT::v4i32,// ->2387
/*2368*/                    OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2370*/                    OPC_EmitInteger, MVT::i32, 14, 
/*2373*/                    OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2376*/                    OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                                MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*2387*/                  /*SwitchType*/ 19, MVT::v2i64,// ->2408
/*2389*/                    OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2391*/                    OPC_EmitInteger, MVT::i32, 14, 
/*2394*/                    OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2397*/                    OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                                MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*2408*/                  0, // EndSwitchType
/*2409*/                0, // EndSwitchType
/*2410*/              /*Scope*/ 44, /*->2455*/
/*2411*/                OPC_MoveChild0,
/*2412*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2415*/                OPC_MoveChild0,
/*2416*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2419*/                OPC_MoveChild0,
/*2420*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2423*/                OPC_MoveParent,
/*2424*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2426*/                OPC_CheckType, MVT::v8i8,
/*2428*/                OPC_MoveParent,
/*2429*/                OPC_MoveParent,
/*2430*/                OPC_CheckChild1Same, 1,
/*2432*/                OPC_MoveParent,
/*2433*/                OPC_MoveParent,
/*2434*/                OPC_CheckType, MVT::v2i32,
/*2436*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2438*/                OPC_EmitInteger, MVT::i32, 14, 
/*2441*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2444*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2455*/              0, /*End of Scope*/
/*2456*/            /*Scope*/ 98, /*->2555*/
/*2457*/              OPC_MoveChild0,
/*2458*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2461*/              OPC_Scope, 45, /*->2508*/ // 2 children in Scope
/*2463*/                OPC_CheckChild0Same, 1,
/*2465*/                OPC_MoveChild1,
/*2466*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2469*/                OPC_MoveChild0,
/*2470*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2473*/                OPC_MoveChild0,
/*2474*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2477*/                OPC_MoveParent,
/*2478*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2480*/                OPC_CheckType, MVT::v8i8,
/*2482*/                OPC_MoveParent,
/*2483*/                OPC_MoveParent,
/*2484*/                OPC_MoveParent,
/*2485*/                OPC_RecordChild1, // #2 = $Vm
/*2486*/                OPC_MoveParent,
/*2487*/                OPC_CheckType, MVT::v2i32,
/*2489*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2491*/                OPC_EmitInteger, MVT::i32, 14, 
/*2494*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2497*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2508*/              /*Scope*/ 45, /*->2554*/
/*2509*/                OPC_MoveChild0,
/*2510*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2513*/                OPC_MoveChild0,
/*2514*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2517*/                OPC_MoveChild0,
/*2518*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2521*/                OPC_MoveParent,
/*2522*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2524*/                OPC_CheckType, MVT::v8i8,
/*2526*/                OPC_MoveParent,
/*2527*/                OPC_MoveParent,
/*2528*/                OPC_CheckChild1Same, 1,
/*2530*/                OPC_MoveParent,
/*2531*/                OPC_RecordChild1, // #2 = $Vm
/*2532*/                OPC_MoveParent,
/*2533*/                OPC_CheckType, MVT::v2i32,
/*2535*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2537*/                OPC_EmitInteger, MVT::i32, 14, 
/*2540*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2543*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2554*/              0, /*End of Scope*/
/*2555*/            /*Scope*/ 97, /*->2653*/
/*2556*/              OPC_RecordChild0, // #2 = $Vm
/*2557*/              OPC_MoveChild1,
/*2558*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2561*/              OPC_Scope, 44, /*->2607*/ // 2 children in Scope
/*2563*/                OPC_CheckChild0Same, 0,
/*2565*/                OPC_MoveChild1,
/*2566*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2569*/                OPC_MoveChild0,
/*2570*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2573*/                OPC_MoveChild0,
/*2574*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2577*/                OPC_MoveParent,
/*2578*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2580*/                OPC_CheckType, MVT::v8i8,
/*2582*/                OPC_MoveParent,
/*2583*/                OPC_MoveParent,
/*2584*/                OPC_MoveParent,
/*2585*/                OPC_MoveParent,
/*2586*/                OPC_CheckType, MVT::v2i32,
/*2588*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2590*/                OPC_EmitInteger, MVT::i32, 14, 
/*2593*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2596*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2607*/              /*Scope*/ 44, /*->2652*/
/*2608*/                OPC_MoveChild0,
/*2609*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2612*/                OPC_MoveChild0,
/*2613*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2616*/                OPC_MoveChild0,
/*2617*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2620*/                OPC_MoveParent,
/*2621*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2623*/                OPC_CheckType, MVT::v8i8,
/*2625*/                OPC_MoveParent,
/*2626*/                OPC_MoveParent,
/*2627*/                OPC_CheckChild1Same, 0,
/*2629*/                OPC_MoveParent,
/*2630*/                OPC_MoveParent,
/*2631*/                OPC_CheckType, MVT::v2i32,
/*2633*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2635*/                OPC_EmitInteger, MVT::i32, 14, 
/*2638*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2641*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2652*/              0, /*End of Scope*/
/*2653*/            /*Scope*/ 98, /*->2752*/
/*2654*/              OPC_MoveChild0,
/*2655*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2658*/              OPC_Scope, 45, /*->2705*/ // 2 children in Scope
/*2660*/                OPC_CheckChild0Same, 0,
/*2662*/                OPC_MoveChild1,
/*2663*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2666*/                OPC_MoveChild0,
/*2667*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2670*/                OPC_MoveChild0,
/*2671*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2674*/                OPC_MoveParent,
/*2675*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2677*/                OPC_CheckType, MVT::v8i8,
/*2679*/                OPC_MoveParent,
/*2680*/                OPC_MoveParent,
/*2681*/                OPC_MoveParent,
/*2682*/                OPC_RecordChild1, // #2 = $Vm
/*2683*/                OPC_MoveParent,
/*2684*/                OPC_CheckType, MVT::v2i32,
/*2686*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2688*/                OPC_EmitInteger, MVT::i32, 14, 
/*2691*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2694*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2705*/              /*Scope*/ 45, /*->2751*/
/*2706*/                OPC_MoveChild0,
/*2707*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2710*/                OPC_MoveChild0,
/*2711*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2714*/                OPC_MoveChild0,
/*2715*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2718*/                OPC_MoveParent,
/*2719*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2721*/                OPC_CheckType, MVT::v8i8,
/*2723*/                OPC_MoveParent,
/*2724*/                OPC_MoveParent,
/*2725*/                OPC_CheckChild1Same, 0,
/*2727*/                OPC_MoveParent,
/*2728*/                OPC_RecordChild1, // #2 = $Vm
/*2729*/                OPC_MoveParent,
/*2730*/                OPC_CheckType, MVT::v2i32,
/*2732*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2734*/                OPC_EmitInteger, MVT::i32, 14, 
/*2737*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2740*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2751*/              0, /*End of Scope*/
/*2752*/            0, /*End of Scope*/
/*2753*/          /*Scope*/ 40|128,1/*168*/, /*->2923*/
/*2755*/            OPC_MoveChild1,
/*2756*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2759*/            OPC_Scope, 80, /*->2841*/ // 2 children in Scope
/*2761*/              OPC_RecordChild0, // #1 = $Vd
/*2762*/              OPC_MoveChild1,
/*2763*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2766*/              OPC_MoveChild0,
/*2767*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2770*/              OPC_MoveChild0,
/*2771*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2774*/              OPC_MoveParent,
/*2775*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2777*/              OPC_CheckType, MVT::v8i8,
/*2779*/              OPC_MoveParent,
/*2780*/              OPC_MoveParent,
/*2781*/              OPC_MoveParent,
/*2782*/              OPC_MoveParent,
/*2783*/              OPC_MoveChild1,
/*2784*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*2787*/              OPC_Scope, 25, /*->2814*/ // 2 children in Scope
/*2789*/                OPC_RecordChild0, // #2 = $Vn
/*2790*/                OPC_CheckChild1Same, 1,
/*2792*/                OPC_MoveParent,
/*2793*/                OPC_CheckType, MVT::v2i32,
/*2795*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2797*/                OPC_EmitInteger, MVT::i32, 14, 
/*2800*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2803*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2814*/              /*Scope*/ 25, /*->2840*/
/*2815*/                OPC_CheckChild0Same, 1,
/*2817*/                OPC_RecordChild1, // #2 = $Vn
/*2818*/                OPC_MoveParent,
/*2819*/                OPC_CheckType, MVT::v2i32,
/*2821*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2823*/                OPC_EmitInteger, MVT::i32, 14, 
/*2826*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2829*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2840*/              0, /*End of Scope*/
/*2841*/            /*Scope*/ 80, /*->2922*/
/*2842*/              OPC_MoveChild0,
/*2843*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2846*/              OPC_MoveChild0,
/*2847*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2850*/              OPC_MoveChild0,
/*2851*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2854*/              OPC_MoveParent,
/*2855*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2857*/              OPC_CheckType, MVT::v8i8,
/*2859*/              OPC_MoveParent,
/*2860*/              OPC_MoveParent,
/*2861*/              OPC_RecordChild1, // #1 = $Vd
/*2862*/              OPC_MoveParent,
/*2863*/              OPC_MoveParent,
/*2864*/              OPC_MoveChild1,
/*2865*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*2868*/              OPC_Scope, 25, /*->2895*/ // 2 children in Scope
/*2870*/                OPC_RecordChild0, // #2 = $Vn
/*2871*/                OPC_CheckChild1Same, 1,
/*2873*/                OPC_MoveParent,
/*2874*/                OPC_CheckType, MVT::v2i32,
/*2876*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2878*/                OPC_EmitInteger, MVT::i32, 14, 
/*2881*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2884*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2895*/              /*Scope*/ 25, /*->2921*/
/*2896*/                OPC_CheckChild0Same, 1,
/*2898*/                OPC_RecordChild1, // #2 = $Vn
/*2899*/                OPC_MoveParent,
/*2900*/                OPC_CheckType, MVT::v2i32,
/*2902*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2904*/                OPC_EmitInteger, MVT::i32, 14, 
/*2907*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2910*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2921*/              0, /*End of Scope*/
/*2922*/            0, /*End of Scope*/
/*2923*/          0, /*End of Scope*/
/*2924*/        /*Scope*/ 42|128,1/*170*/, /*->3096*/
/*2926*/          OPC_MoveChild0,
/*2927*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2930*/          OPC_Scope, 81, /*->3013*/ // 2 children in Scope
/*2932*/            OPC_RecordChild0, // #0 = $Vd
/*2933*/            OPC_MoveChild1,
/*2934*/            OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2937*/            OPC_MoveChild0,
/*2938*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2941*/            OPC_MoveChild0,
/*2942*/            OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2945*/            OPC_MoveParent,
/*2946*/            OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2948*/            OPC_CheckType, MVT::v8i8,
/*2950*/            OPC_MoveParent,
/*2951*/            OPC_MoveParent,
/*2952*/            OPC_MoveParent,
/*2953*/            OPC_RecordChild1, // #1 = $Vm
/*2954*/            OPC_MoveParent,
/*2955*/            OPC_MoveChild1,
/*2956*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*2959*/            OPC_Scope, 25, /*->2986*/ // 2 children in Scope
/*2961*/              OPC_RecordChild0, // #2 = $Vn
/*2962*/              OPC_CheckChild1Same, 0,
/*2964*/              OPC_MoveParent,
/*2965*/              OPC_CheckType, MVT::v2i32,
/*2967*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2969*/              OPC_EmitInteger, MVT::i32, 14, 
/*2972*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2975*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2986*/            /*Scope*/ 25, /*->3012*/
/*2987*/              OPC_CheckChild0Same, 0,
/*2989*/              OPC_RecordChild1, // #2 = $Vn
/*2990*/              OPC_MoveParent,
/*2991*/              OPC_CheckType, MVT::v2i32,
/*2993*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2995*/              OPC_EmitInteger, MVT::i32, 14, 
/*2998*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3001*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*3012*/            0, /*End of Scope*/
/*3013*/          /*Scope*/ 81, /*->3095*/
/*3014*/            OPC_MoveChild0,
/*3015*/            OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3018*/            OPC_MoveChild0,
/*3019*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3022*/            OPC_MoveChild0,
/*3023*/            OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3026*/            OPC_MoveParent,
/*3027*/            OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3029*/            OPC_CheckType, MVT::v8i8,
/*3031*/            OPC_MoveParent,
/*3032*/            OPC_MoveParent,
/*3033*/            OPC_RecordChild1, // #0 = $Vd
/*3034*/            OPC_MoveParent,
/*3035*/            OPC_RecordChild1, // #1 = $Vm
/*3036*/            OPC_MoveParent,
/*3037*/            OPC_MoveChild1,
/*3038*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*3041*/            OPC_Scope, 25, /*->3068*/ // 2 children in Scope
/*3043*/              OPC_RecordChild0, // #2 = $Vn
/*3044*/              OPC_CheckChild1Same, 0,
/*3046*/              OPC_MoveParent,
/*3047*/              OPC_CheckType, MVT::v2i32,
/*3049*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3051*/              OPC_EmitInteger, MVT::i32, 14, 
/*3054*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3057*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*3068*/            /*Scope*/ 25, /*->3094*/
/*3069*/              OPC_CheckChild0Same, 0,
/*3071*/              OPC_RecordChild1, // #2 = $Vn
/*3072*/              OPC_MoveParent,
/*3073*/              OPC_CheckType, MVT::v2i32,
/*3075*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3077*/              OPC_EmitInteger, MVT::i32, 14, 
/*3080*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3083*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*3094*/            0, /*End of Scope*/
/*3095*/          0, /*End of Scope*/
/*3096*/        /*Scope*/ 17|128,4/*529*/, /*->3627*/
/*3098*/          OPC_RecordChild0, // #0 = $Vn
/*3099*/          OPC_Scope, 98|128,2/*354*/, /*->3456*/ // 2 children in Scope
/*3102*/            OPC_RecordChild1, // #1 = $Vd
/*3103*/            OPC_MoveParent,
/*3104*/            OPC_MoveChild1,
/*3105*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*3108*/            OPC_Scope, 49, /*->3159*/ // 4 children in Scope
/*3110*/              OPC_RecordChild0, // #2 = $Vm
/*3111*/              OPC_MoveChild1,
/*3112*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3115*/              OPC_MoveChild0,
/*3116*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3119*/              OPC_MoveChild0,
/*3120*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3123*/              OPC_MoveChild0,
/*3124*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3127*/              OPC_MoveParent,
/*3128*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3130*/              OPC_CheckType, MVT::v8i8,
/*3132*/              OPC_MoveParent,
/*3133*/              OPC_MoveParent,
/*3134*/              OPC_CheckChild1Same, 1,
/*3136*/              OPC_MoveParent,
/*3137*/              OPC_MoveParent,
/*3138*/              OPC_CheckType, MVT::v1i64,
/*3140*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3142*/              OPC_EmitInteger, MVT::i32, 14, 
/*3145*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3148*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd))) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3159*/            /*Scope*/ 98, /*->3258*/
/*3160*/              OPC_MoveChild0,
/*3161*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3164*/              OPC_Scope, 45, /*->3211*/ // 2 children in Scope
/*3166*/                OPC_CheckChild0Same, 1,
/*3168*/                OPC_MoveChild1,
/*3169*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3172*/                OPC_MoveChild0,
/*3173*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3176*/                OPC_MoveChild0,
/*3177*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3180*/                OPC_MoveParent,
/*3181*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3183*/                OPC_CheckType, MVT::v8i8,
/*3185*/                OPC_MoveParent,
/*3186*/                OPC_MoveParent,
/*3187*/                OPC_MoveParent,
/*3188*/                OPC_RecordChild1, // #2 = $Vm
/*3189*/                OPC_MoveParent,
/*3190*/                OPC_CheckType, MVT::v1i64,
/*3192*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3194*/                OPC_EmitInteger, MVT::i32, 14, 
/*3197*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3200*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3211*/              /*Scope*/ 45, /*->3257*/
/*3212*/                OPC_MoveChild0,
/*3213*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3216*/                OPC_MoveChild0,
/*3217*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3220*/                OPC_MoveChild0,
/*3221*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3224*/                OPC_MoveParent,
/*3225*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3227*/                OPC_CheckType, MVT::v8i8,
/*3229*/                OPC_MoveParent,
/*3230*/                OPC_MoveParent,
/*3231*/                OPC_CheckChild1Same, 1,
/*3233*/                OPC_MoveParent,
/*3234*/                OPC_RecordChild1, // #2 = $Vm
/*3235*/                OPC_MoveParent,
/*3236*/                OPC_CheckType, MVT::v1i64,
/*3238*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3240*/                OPC_EmitInteger, MVT::i32, 14, 
/*3243*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3246*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3257*/              0, /*End of Scope*/
/*3258*/            /*Scope*/ 97, /*->3356*/
/*3259*/              OPC_RecordChild0, // #2 = $Vm
/*3260*/              OPC_MoveChild1,
/*3261*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3264*/              OPC_Scope, 44, /*->3310*/ // 2 children in Scope
/*3266*/                OPC_CheckChild0Same, 0,
/*3268*/                OPC_MoveChild1,
/*3269*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3272*/                OPC_MoveChild0,
/*3273*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3276*/                OPC_MoveChild0,
/*3277*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3280*/                OPC_MoveParent,
/*3281*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3283*/                OPC_CheckType, MVT::v8i8,
/*3285*/                OPC_MoveParent,
/*3286*/                OPC_MoveParent,
/*3287*/                OPC_MoveParent,
/*3288*/                OPC_MoveParent,
/*3289*/                OPC_CheckType, MVT::v1i64,
/*3291*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3293*/                OPC_EmitInteger, MVT::i32, 14, 
/*3296*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3299*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3310*/              /*Scope*/ 44, /*->3355*/
/*3311*/                OPC_MoveChild0,
/*3312*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3315*/                OPC_MoveChild0,
/*3316*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3319*/                OPC_MoveChild0,
/*3320*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3323*/                OPC_MoveParent,
/*3324*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3326*/                OPC_CheckType, MVT::v8i8,
/*3328*/                OPC_MoveParent,
/*3329*/                OPC_MoveParent,
/*3330*/                OPC_CheckChild1Same, 0,
/*3332*/                OPC_MoveParent,
/*3333*/                OPC_MoveParent,
/*3334*/                OPC_CheckType, MVT::v1i64,
/*3336*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3338*/                OPC_EmitInteger, MVT::i32, 14, 
/*3341*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3344*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3355*/              0, /*End of Scope*/
/*3356*/            /*Scope*/ 98, /*->3455*/
/*3357*/              OPC_MoveChild0,
/*3358*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3361*/              OPC_Scope, 45, /*->3408*/ // 2 children in Scope
/*3363*/                OPC_CheckChild0Same, 0,
/*3365*/                OPC_MoveChild1,
/*3366*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3369*/                OPC_MoveChild0,
/*3370*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3373*/                OPC_MoveChild0,
/*3374*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3377*/                OPC_MoveParent,
/*3378*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3380*/                OPC_CheckType, MVT::v8i8,
/*3382*/                OPC_MoveParent,
/*3383*/                OPC_MoveParent,
/*3384*/                OPC_MoveParent,
/*3385*/                OPC_RecordChild1, // #2 = $Vm
/*3386*/                OPC_MoveParent,
/*3387*/                OPC_CheckType, MVT::v1i64,
/*3389*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3391*/                OPC_EmitInteger, MVT::i32, 14, 
/*3394*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3397*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3408*/              /*Scope*/ 45, /*->3454*/
/*3409*/                OPC_MoveChild0,
/*3410*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3413*/                OPC_MoveChild0,
/*3414*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3417*/                OPC_MoveChild0,
/*3418*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3421*/                OPC_MoveParent,
/*3422*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3424*/                OPC_CheckType, MVT::v8i8,
/*3426*/                OPC_MoveParent,
/*3427*/                OPC_MoveParent,
/*3428*/                OPC_CheckChild1Same, 0,
/*3430*/                OPC_MoveParent,
/*3431*/                OPC_RecordChild1, // #2 = $Vm
/*3432*/                OPC_MoveParent,
/*3433*/                OPC_CheckType, MVT::v1i64,
/*3435*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3437*/                OPC_EmitInteger, MVT::i32, 14, 
/*3440*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3443*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3454*/              0, /*End of Scope*/
/*3455*/            0, /*End of Scope*/
/*3456*/          /*Scope*/ 40|128,1/*168*/, /*->3626*/
/*3458*/            OPC_MoveChild1,
/*3459*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3462*/            OPC_Scope, 80, /*->3544*/ // 2 children in Scope
/*3464*/              OPC_RecordChild0, // #1 = $Vd
/*3465*/              OPC_MoveChild1,
/*3466*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3469*/              OPC_MoveChild0,
/*3470*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3473*/              OPC_MoveChild0,
/*3474*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3477*/              OPC_MoveParent,
/*3478*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3480*/              OPC_CheckType, MVT::v8i8,
/*3482*/              OPC_MoveParent,
/*3483*/              OPC_MoveParent,
/*3484*/              OPC_MoveParent,
/*3485*/              OPC_MoveParent,
/*3486*/              OPC_MoveChild1,
/*3487*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*3490*/              OPC_Scope, 25, /*->3517*/ // 2 children in Scope
/*3492*/                OPC_RecordChild0, // #2 = $Vn
/*3493*/                OPC_CheckChild1Same, 1,
/*3495*/                OPC_MoveParent,
/*3496*/                OPC_CheckType, MVT::v1i64,
/*3498*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3500*/                OPC_EmitInteger, MVT::i32, 14, 
/*3503*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3506*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3517*/              /*Scope*/ 25, /*->3543*/
/*3518*/                OPC_CheckChild0Same, 1,
/*3520*/                OPC_RecordChild1, // #2 = $Vn
/*3521*/                OPC_MoveParent,
/*3522*/                OPC_CheckType, MVT::v1i64,
/*3524*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3526*/                OPC_EmitInteger, MVT::i32, 14, 
/*3529*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3532*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3543*/              0, /*End of Scope*/
/*3544*/            /*Scope*/ 80, /*->3625*/
/*3545*/              OPC_MoveChild0,
/*3546*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3549*/              OPC_MoveChild0,
/*3550*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3553*/              OPC_MoveChild0,
/*3554*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3557*/              OPC_MoveParent,
/*3558*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3560*/              OPC_CheckType, MVT::v8i8,
/*3562*/              OPC_MoveParent,
/*3563*/              OPC_MoveParent,
/*3564*/              OPC_RecordChild1, // #1 = $Vd
/*3565*/              OPC_MoveParent,
/*3566*/              OPC_MoveParent,
/*3567*/              OPC_MoveChild1,
/*3568*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*3571*/              OPC_Scope, 25, /*->3598*/ // 2 children in Scope
/*3573*/                OPC_RecordChild0, // #2 = $Vn
/*3574*/                OPC_CheckChild1Same, 1,
/*3576*/                OPC_MoveParent,
/*3577*/                OPC_CheckType, MVT::v1i64,
/*3579*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3581*/                OPC_EmitInteger, MVT::i32, 14, 
/*3584*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3587*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd)), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3598*/              /*Scope*/ 25, /*->3624*/
/*3599*/                OPC_CheckChild0Same, 1,
/*3601*/                OPC_RecordChild1, // #2 = $Vn
/*3602*/                OPC_MoveParent,
/*3603*/                OPC_CheckType, MVT::v1i64,
/*3605*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3607*/                OPC_EmitInteger, MVT::i32, 14, 
/*3610*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3613*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd)), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3624*/              0, /*End of Scope*/
/*3625*/            0, /*End of Scope*/
/*3626*/          0, /*End of Scope*/
/*3627*/        /*Scope*/ 42|128,1/*170*/, /*->3799*/
/*3629*/          OPC_MoveChild0,
/*3630*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3633*/          OPC_Scope, 81, /*->3716*/ // 2 children in Scope
/*3635*/            OPC_RecordChild0, // #0 = $Vd
/*3636*/            OPC_MoveChild1,
/*3637*/            OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3640*/            OPC_MoveChild0,
/*3641*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3644*/            OPC_MoveChild0,
/*3645*/            OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3648*/            OPC_MoveParent,
/*3649*/            OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3651*/            OPC_CheckType, MVT::v8i8,
/*3653*/            OPC_MoveParent,
/*3654*/            OPC_MoveParent,
/*3655*/            OPC_MoveParent,
/*3656*/            OPC_RecordChild1, // #1 = $Vm
/*3657*/            OPC_MoveParent,
/*3658*/            OPC_MoveChild1,
/*3659*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*3662*/            OPC_Scope, 25, /*->3689*/ // 2 children in Scope
/*3664*/              OPC_RecordChild0, // #2 = $Vn
/*3665*/              OPC_CheckChild1Same, 0,
/*3667*/              OPC_MoveParent,
/*3668*/              OPC_CheckType, MVT::v1i64,
/*3670*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3672*/              OPC_EmitInteger, MVT::i32, 14, 
/*3675*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3678*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3689*/            /*Scope*/ 25, /*->3715*/
/*3690*/              OPC_CheckChild0Same, 0,
/*3692*/              OPC_RecordChild1, // #2 = $Vn
/*3693*/              OPC_MoveParent,
/*3694*/              OPC_CheckType, MVT::v1i64,
/*3696*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3698*/              OPC_EmitInteger, MVT::i32, 14, 
/*3701*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3704*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3715*/            0, /*End of Scope*/
/*3716*/          /*Scope*/ 81, /*->3798*/
/*3717*/            OPC_MoveChild0,
/*3718*/            OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3721*/            OPC_MoveChild0,
/*3722*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3725*/            OPC_MoveChild0,
/*3726*/            OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3729*/            OPC_MoveParent,
/*3730*/            OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3732*/            OPC_CheckType, MVT::v8i8,
/*3734*/            OPC_MoveParent,
/*3735*/            OPC_MoveParent,
/*3736*/            OPC_RecordChild1, // #0 = $Vd
/*3737*/            OPC_MoveParent,
/*3738*/            OPC_RecordChild1, // #1 = $Vm
/*3739*/            OPC_MoveParent,
/*3740*/            OPC_MoveChild1,
/*3741*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*3744*/            OPC_Scope, 25, /*->3771*/ // 2 children in Scope
/*3746*/              OPC_RecordChild0, // #2 = $Vn
/*3747*/              OPC_CheckChild1Same, 0,
/*3749*/              OPC_MoveParent,
/*3750*/              OPC_CheckType, MVT::v1i64,
/*3752*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3754*/              OPC_EmitInteger, MVT::i32, 14, 
/*3757*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3760*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3771*/            /*Scope*/ 25, /*->3797*/
/*3772*/              OPC_CheckChild0Same, 0,
/*3774*/              OPC_RecordChild1, // #2 = $Vn
/*3775*/              OPC_MoveParent,
/*3776*/              OPC_CheckType, MVT::v1i64,
/*3778*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3780*/              OPC_EmitInteger, MVT::i32, 14, 
/*3783*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3786*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3797*/            0, /*End of Scope*/
/*3798*/          0, /*End of Scope*/
/*3799*/        /*Scope*/ 17|128,4/*529*/, /*->4330*/
/*3801*/          OPC_RecordChild0, // #0 = $Vn
/*3802*/          OPC_Scope, 98|128,2/*354*/, /*->4159*/ // 2 children in Scope
/*3805*/            OPC_RecordChild1, // #1 = $Vd
/*3806*/            OPC_MoveParent,
/*3807*/            OPC_MoveChild1,
/*3808*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*3811*/            OPC_Scope, 49, /*->3862*/ // 4 children in Scope
/*3813*/              OPC_RecordChild0, // #2 = $Vm
/*3814*/              OPC_MoveChild1,
/*3815*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3818*/              OPC_MoveChild0,
/*3819*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3822*/              OPC_MoveChild0,
/*3823*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3826*/              OPC_MoveChild0,
/*3827*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3830*/              OPC_MoveParent,
/*3831*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3833*/              OPC_CheckType, MVT::v16i8,
/*3835*/              OPC_MoveParent,
/*3836*/              OPC_MoveParent,
/*3837*/              OPC_CheckChild1Same, 1,
/*3839*/              OPC_MoveParent,
/*3840*/              OPC_MoveParent,
/*3841*/              OPC_CheckType, MVT::v4i32,
/*3843*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3845*/              OPC_EmitInteger, MVT::i32, 14, 
/*3848*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3851*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*3862*/            /*Scope*/ 98, /*->3961*/
/*3863*/              OPC_MoveChild0,
/*3864*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3867*/              OPC_Scope, 45, /*->3914*/ // 2 children in Scope
/*3869*/                OPC_CheckChild0Same, 1,
/*3871*/                OPC_MoveChild1,
/*3872*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3875*/                OPC_MoveChild0,
/*3876*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3879*/                OPC_MoveChild0,
/*3880*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3883*/                OPC_MoveParent,
/*3884*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3886*/                OPC_CheckType, MVT::v16i8,
/*3888*/                OPC_MoveParent,
/*3889*/                OPC_MoveParent,
/*3890*/                OPC_MoveParent,
/*3891*/                OPC_RecordChild1, // #2 = $Vm
/*3892*/                OPC_MoveParent,
/*3893*/                OPC_CheckType, MVT::v4i32,
/*3895*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3897*/                OPC_EmitInteger, MVT::i32, 14, 
/*3900*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3903*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*3914*/              /*Scope*/ 45, /*->3960*/
/*3915*/                OPC_MoveChild0,
/*3916*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3919*/                OPC_MoveChild0,
/*3920*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3923*/                OPC_MoveChild0,
/*3924*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3927*/                OPC_MoveParent,
/*3928*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3930*/                OPC_CheckType, MVT::v16i8,
/*3932*/                OPC_MoveParent,
/*3933*/                OPC_MoveParent,
/*3934*/                OPC_CheckChild1Same, 1,
/*3936*/                OPC_MoveParent,
/*3937*/                OPC_RecordChild1, // #2 = $Vm
/*3938*/                OPC_MoveParent,
/*3939*/                OPC_CheckType, MVT::v4i32,
/*3941*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3943*/                OPC_EmitInteger, MVT::i32, 14, 
/*3946*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3949*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*3960*/              0, /*End of Scope*/
/*3961*/            /*Scope*/ 97, /*->4059*/
/*3962*/              OPC_RecordChild0, // #2 = $Vm
/*3963*/              OPC_MoveChild1,
/*3964*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3967*/              OPC_Scope, 44, /*->4013*/ // 2 children in Scope
/*3969*/                OPC_CheckChild0Same, 0,
/*3971*/                OPC_MoveChild1,
/*3972*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3975*/                OPC_MoveChild0,
/*3976*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3979*/                OPC_MoveChild0,
/*3980*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3983*/                OPC_MoveParent,
/*3984*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3986*/                OPC_CheckType, MVT::v16i8,
/*3988*/                OPC_MoveParent,
/*3989*/                OPC_MoveParent,
/*3990*/                OPC_MoveParent,
/*3991*/                OPC_MoveParent,
/*3992*/                OPC_CheckType, MVT::v4i32,
/*3994*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3996*/                OPC_EmitInteger, MVT::i32, 14, 
/*3999*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4002*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4013*/              /*Scope*/ 44, /*->4058*/
/*4014*/                OPC_MoveChild0,
/*4015*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4018*/                OPC_MoveChild0,
/*4019*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4022*/                OPC_MoveChild0,
/*4023*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4026*/                OPC_MoveParent,
/*4027*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4029*/                OPC_CheckType, MVT::v16i8,
/*4031*/                OPC_MoveParent,
/*4032*/                OPC_MoveParent,
/*4033*/                OPC_CheckChild1Same, 0,
/*4035*/                OPC_MoveParent,
/*4036*/                OPC_MoveParent,
/*4037*/                OPC_CheckType, MVT::v4i32,
/*4039*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4041*/                OPC_EmitInteger, MVT::i32, 14, 
/*4044*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4047*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4058*/              0, /*End of Scope*/
/*4059*/            /*Scope*/ 98, /*->4158*/
/*4060*/              OPC_MoveChild0,
/*4061*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4064*/              OPC_Scope, 45, /*->4111*/ // 2 children in Scope
/*4066*/                OPC_CheckChild0Same, 0,
/*4068*/                OPC_MoveChild1,
/*4069*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4072*/                OPC_MoveChild0,
/*4073*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4076*/                OPC_MoveChild0,
/*4077*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4080*/                OPC_MoveParent,
/*4081*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4083*/                OPC_CheckType, MVT::v16i8,
/*4085*/                OPC_MoveParent,
/*4086*/                OPC_MoveParent,
/*4087*/                OPC_MoveParent,
/*4088*/                OPC_RecordChild1, // #2 = $Vm
/*4089*/                OPC_MoveParent,
/*4090*/                OPC_CheckType, MVT::v4i32,
/*4092*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4094*/                OPC_EmitInteger, MVT::i32, 14, 
/*4097*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4100*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4111*/              /*Scope*/ 45, /*->4157*/
/*4112*/                OPC_MoveChild0,
/*4113*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4116*/                OPC_MoveChild0,
/*4117*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4120*/                OPC_MoveChild0,
/*4121*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4124*/                OPC_MoveParent,
/*4125*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4127*/                OPC_CheckType, MVT::v16i8,
/*4129*/                OPC_MoveParent,
/*4130*/                OPC_MoveParent,
/*4131*/                OPC_CheckChild1Same, 0,
/*4133*/                OPC_MoveParent,
/*4134*/                OPC_RecordChild1, // #2 = $Vm
/*4135*/                OPC_MoveParent,
/*4136*/                OPC_CheckType, MVT::v4i32,
/*4138*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4140*/                OPC_EmitInteger, MVT::i32, 14, 
/*4143*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4146*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4157*/              0, /*End of Scope*/
/*4158*/            0, /*End of Scope*/
/*4159*/          /*Scope*/ 40|128,1/*168*/, /*->4329*/
/*4161*/            OPC_MoveChild1,
/*4162*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4165*/            OPC_Scope, 80, /*->4247*/ // 2 children in Scope
/*4167*/              OPC_RecordChild0, // #1 = $Vd
/*4168*/              OPC_MoveChild1,
/*4169*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4172*/              OPC_MoveChild0,
/*4173*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4176*/              OPC_MoveChild0,
/*4177*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4180*/              OPC_MoveParent,
/*4181*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4183*/              OPC_CheckType, MVT::v16i8,
/*4185*/              OPC_MoveParent,
/*4186*/              OPC_MoveParent,
/*4187*/              OPC_MoveParent,
/*4188*/              OPC_MoveParent,
/*4189*/              OPC_MoveChild1,
/*4190*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*4193*/              OPC_Scope, 25, /*->4220*/ // 2 children in Scope
/*4195*/                OPC_RecordChild0, // #2 = $Vn
/*4196*/                OPC_CheckChild1Same, 1,
/*4198*/                OPC_MoveParent,
/*4199*/                OPC_CheckType, MVT::v4i32,
/*4201*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4203*/                OPC_EmitInteger, MVT::i32, 14, 
/*4206*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4209*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4220*/              /*Scope*/ 25, /*->4246*/
/*4221*/                OPC_CheckChild0Same, 1,
/*4223*/                OPC_RecordChild1, // #2 = $Vn
/*4224*/                OPC_MoveParent,
/*4225*/                OPC_CheckType, MVT::v4i32,
/*4227*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4229*/                OPC_EmitInteger, MVT::i32, 14, 
/*4232*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4235*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4246*/              0, /*End of Scope*/
/*4247*/            /*Scope*/ 80, /*->4328*/
/*4248*/              OPC_MoveChild0,
/*4249*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4252*/              OPC_MoveChild0,
/*4253*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4256*/              OPC_MoveChild0,
/*4257*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4260*/              OPC_MoveParent,
/*4261*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4263*/              OPC_CheckType, MVT::v16i8,
/*4265*/              OPC_MoveParent,
/*4266*/              OPC_MoveParent,
/*4267*/              OPC_RecordChild1, // #1 = $Vd
/*4268*/              OPC_MoveParent,
/*4269*/              OPC_MoveParent,
/*4270*/              OPC_MoveChild1,
/*4271*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*4274*/              OPC_Scope, 25, /*->4301*/ // 2 children in Scope
/*4276*/                OPC_RecordChild0, // #2 = $Vn
/*4277*/                OPC_CheckChild1Same, 1,
/*4279*/                OPC_MoveParent,
/*4280*/                OPC_CheckType, MVT::v4i32,
/*4282*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4284*/                OPC_EmitInteger, MVT::i32, 14, 
/*4287*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4290*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4301*/              /*Scope*/ 25, /*->4327*/
/*4302*/                OPC_CheckChild0Same, 1,
/*4304*/                OPC_RecordChild1, // #2 = $Vn
/*4305*/                OPC_MoveParent,
/*4306*/                OPC_CheckType, MVT::v4i32,
/*4308*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4310*/                OPC_EmitInteger, MVT::i32, 14, 
/*4313*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4316*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4327*/              0, /*End of Scope*/
/*4328*/            0, /*End of Scope*/
/*4329*/          0, /*End of Scope*/
/*4330*/        /*Scope*/ 42|128,1/*170*/, /*->4502*/
/*4332*/          OPC_MoveChild0,
/*4333*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4336*/          OPC_Scope, 81, /*->4419*/ // 2 children in Scope
/*4338*/            OPC_RecordChild0, // #0 = $Vd
/*4339*/            OPC_MoveChild1,
/*4340*/            OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4343*/            OPC_MoveChild0,
/*4344*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4347*/            OPC_MoveChild0,
/*4348*/            OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4351*/            OPC_MoveParent,
/*4352*/            OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4354*/            OPC_CheckType, MVT::v16i8,
/*4356*/            OPC_MoveParent,
/*4357*/            OPC_MoveParent,
/*4358*/            OPC_MoveParent,
/*4359*/            OPC_RecordChild1, // #1 = $Vm
/*4360*/            OPC_MoveParent,
/*4361*/            OPC_MoveChild1,
/*4362*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*4365*/            OPC_Scope, 25, /*->4392*/ // 2 children in Scope
/*4367*/              OPC_RecordChild0, // #2 = $Vn
/*4368*/              OPC_CheckChild1Same, 0,
/*4370*/              OPC_MoveParent,
/*4371*/              OPC_CheckType, MVT::v4i32,
/*4373*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4375*/              OPC_EmitInteger, MVT::i32, 14, 
/*4378*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4381*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4392*/            /*Scope*/ 25, /*->4418*/
/*4393*/              OPC_CheckChild0Same, 0,
/*4395*/              OPC_RecordChild1, // #2 = $Vn
/*4396*/              OPC_MoveParent,
/*4397*/              OPC_CheckType, MVT::v4i32,
/*4399*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4401*/              OPC_EmitInteger, MVT::i32, 14, 
/*4404*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4407*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4418*/            0, /*End of Scope*/
/*4419*/          /*Scope*/ 81, /*->4501*/
/*4420*/            OPC_MoveChild0,
/*4421*/            OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4424*/            OPC_MoveChild0,
/*4425*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4428*/            OPC_MoveChild0,
/*4429*/            OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4432*/            OPC_MoveParent,
/*4433*/            OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4435*/            OPC_CheckType, MVT::v16i8,
/*4437*/            OPC_MoveParent,
/*4438*/            OPC_MoveParent,
/*4439*/            OPC_RecordChild1, // #0 = $Vd
/*4440*/            OPC_MoveParent,
/*4441*/            OPC_RecordChild1, // #1 = $Vm
/*4442*/            OPC_MoveParent,
/*4443*/            OPC_MoveChild1,
/*4444*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*4447*/            OPC_Scope, 25, /*->4474*/ // 2 children in Scope
/*4449*/              OPC_RecordChild0, // #2 = $Vn
/*4450*/              OPC_CheckChild1Same, 0,
/*4452*/              OPC_MoveParent,
/*4453*/              OPC_CheckType, MVT::v4i32,
/*4455*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4457*/              OPC_EmitInteger, MVT::i32, 14, 
/*4460*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4463*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4474*/            /*Scope*/ 25, /*->4500*/
/*4475*/              OPC_CheckChild0Same, 0,
/*4477*/              OPC_RecordChild1, // #2 = $Vn
/*4478*/              OPC_MoveParent,
/*4479*/              OPC_CheckType, MVT::v4i32,
/*4481*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4483*/              OPC_EmitInteger, MVT::i32, 14, 
/*4486*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4489*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4500*/            0, /*End of Scope*/
/*4501*/          0, /*End of Scope*/
/*4502*/        /*Scope*/ 17|128,4/*529*/, /*->5033*/
/*4504*/          OPC_RecordChild0, // #0 = $Vn
/*4505*/          OPC_Scope, 98|128,2/*354*/, /*->4862*/ // 2 children in Scope
/*4508*/            OPC_RecordChild1, // #1 = $Vd
/*4509*/            OPC_MoveParent,
/*4510*/            OPC_MoveChild1,
/*4511*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*4514*/            OPC_Scope, 49, /*->4565*/ // 4 children in Scope
/*4516*/              OPC_RecordChild0, // #2 = $Vm
/*4517*/              OPC_MoveChild1,
/*4518*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4521*/              OPC_MoveChild0,
/*4522*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4525*/              OPC_MoveChild0,
/*4526*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4529*/              OPC_MoveChild0,
/*4530*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4533*/              OPC_MoveParent,
/*4534*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4536*/              OPC_CheckType, MVT::v16i8,
/*4538*/              OPC_MoveParent,
/*4539*/              OPC_MoveParent,
/*4540*/              OPC_CheckChild1Same, 1,
/*4542*/              OPC_MoveParent,
/*4543*/              OPC_MoveParent,
/*4544*/              OPC_CheckType, MVT::v2i64,
/*4546*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4548*/              OPC_EmitInteger, MVT::i32, 14, 
/*4551*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4554*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd))) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*4565*/            /*Scope*/ 98, /*->4664*/
/*4566*/              OPC_MoveChild0,
/*4567*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4570*/              OPC_Scope, 45, /*->4617*/ // 2 children in Scope
/*4572*/                OPC_CheckChild0Same, 1,
/*4574*/                OPC_MoveChild1,
/*4575*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4578*/                OPC_MoveChild0,
/*4579*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4582*/                OPC_MoveChild0,
/*4583*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4586*/                OPC_MoveParent,
/*4587*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4589*/                OPC_CheckType, MVT::v16i8,
/*4591*/                OPC_MoveParent,
/*4592*/                OPC_MoveParent,
/*4593*/                OPC_MoveParent,
/*4594*/                OPC_RecordChild1, // #2 = $Vm
/*4595*/                OPC_MoveParent,
/*4596*/                OPC_CheckType, MVT::v2i64,
/*4598*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4600*/                OPC_EmitInteger, MVT::i32, 14, 
/*4603*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4606*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*4617*/              /*Scope*/ 45, /*->4663*/
/*4618*/                OPC_MoveChild0,
/*4619*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4622*/                OPC_MoveChild0,
/*4623*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4626*/                OPC_MoveChild0,
/*4627*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4630*/                OPC_MoveParent,
/*4631*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4633*/                OPC_CheckType, MVT::v16i8,
/*4635*/                OPC_MoveParent,
/*4636*/                OPC_MoveParent,
/*4637*/                OPC_CheckChild1Same, 1,
/*4639*/                OPC_MoveParent,
/*4640*/                OPC_RecordChild1, // #2 = $Vm
/*4641*/                OPC_MoveParent,
/*4642*/                OPC_CheckType, MVT::v2i64,
/*4644*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4646*/                OPC_EmitInteger, MVT::i32, 14, 
/*4649*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4652*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*4663*/              0, /*End of Scope*/
/*4664*/            /*Scope*/ 97, /*->4762*/
/*4665*/              OPC_RecordChild0, // #2 = $Vm
/*4666*/              OPC_MoveChild1,
/*4667*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4670*/              OPC_Scope, 44, /*->4716*/ // 2 children in Scope
/*4672*/                OPC_CheckChild0Same, 0,
/*4674*/                OPC_MoveChild1,
/*4675*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4678*/                OPC_MoveChild0,
/*4679*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4682*/                OPC_MoveChild0,
/*4683*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4686*/                OPC_MoveParent,
/*4687*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4689*/                OPC_CheckType, MVT::v16i8,
/*4691*/                OPC_MoveParent,
/*4692*/                OPC_MoveParent,
/*4693*/                OPC_MoveParent,
/*4694*/                OPC_MoveParent,
/*4695*/                OPC_CheckType, MVT::v2i64,
/*4697*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4699*/                OPC_EmitInteger, MVT::i32, 14, 
/*4702*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4705*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*4716*/              /*Scope*/ 44, /*->4761*/
/*4717*/                OPC_MoveChild0,
/*4718*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4721*/                OPC_MoveChild0,
/*4722*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4725*/                OPC_MoveChild0,
/*4726*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4729*/                OPC_MoveParent,
/*4730*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4732*/                OPC_CheckType, MVT::v16i8,
/*4734*/                OPC_MoveParent,
/*4735*/                OPC_MoveParent,
/*4736*/                OPC_CheckChild1Same, 0,
/*4738*/                OPC_MoveParent,
/*4739*/                OPC_MoveParent,
/*4740*/                OPC_CheckType, MVT::v2i64,
/*4742*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4744*/                OPC_EmitInteger, MVT::i32, 14, 
/*4747*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4750*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd))) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*4761*/              0, /*End of Scope*/
/*4762*/            /*Scope*/ 98, /*->4861*/
/*4763*/              OPC_MoveChild0,
/*4764*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4767*/              OPC_Scope, 45, /*->4814*/ // 2 children in Scope
/*4769*/                OPC_CheckChild0Same, 0,
/*4771*/                OPC_MoveChild1,
/*4772*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4775*/                OPC_MoveChild0,
/*4776*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4779*/                OPC_MoveChild0,
/*4780*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4783*/                OPC_MoveParent,
/*4784*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4786*/                OPC_CheckType, MVT::v16i8,
/*4788*/                OPC_MoveParent,
/*4789*/                OPC_MoveParent,
/*4790*/                OPC_MoveParent,
/*4791*/                OPC_RecordChild1, // #2 = $Vm
/*4792*/                OPC_MoveParent,
/*4793*/                OPC_CheckType, MVT::v2i64,
/*4795*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4797*/                OPC_EmitInteger, MVT::i32, 14, 
/*4800*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4803*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*4814*/              /*Scope*/ 45, /*->4860*/
/*4815*/                OPC_MoveChild0,
/*4816*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4819*/                OPC_MoveChild0,
/*4820*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4823*/                OPC_MoveChild0,
/*4824*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4827*/                OPC_MoveParent,
/*4828*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4830*/                OPC_CheckType, MVT::v16i8,
/*4832*/                OPC_MoveParent,
/*4833*/                OPC_MoveParent,
/*4834*/                OPC_CheckChild1Same, 0,
/*4836*/                OPC_MoveParent,
/*4837*/                OPC_RecordChild1, // #2 = $Vm
/*4838*/                OPC_MoveParent,
/*4839*/                OPC_CheckType, MVT::v2i64,
/*4841*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4843*/                OPC_EmitInteger, MVT::i32, 14, 
/*4846*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4849*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*4860*/              0, /*End of Scope*/
/*4861*/            0, /*End of Scope*/
/*4862*/          /*Scope*/ 40|128,1/*168*/, /*->5032*/
/*4864*/            OPC_MoveChild1,
/*4865*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4868*/            OPC_Scope, 80, /*->4950*/ // 2 children in Scope
/*4870*/              OPC_RecordChild0, // #1 = $Vd
/*4871*/              OPC_MoveChild1,
/*4872*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4875*/              OPC_MoveChild0,
/*4876*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4879*/              OPC_MoveChild0,
/*4880*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4883*/              OPC_MoveParent,
/*4884*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4886*/              OPC_CheckType, MVT::v16i8,
/*4888*/              OPC_MoveParent,
/*4889*/              OPC_MoveParent,
/*4890*/              OPC_MoveParent,
/*4891*/              OPC_MoveParent,
/*4892*/              OPC_MoveChild1,
/*4893*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*4896*/              OPC_Scope, 25, /*->4923*/ // 2 children in Scope
/*4898*/                OPC_RecordChild0, // #2 = $Vn
/*4899*/                OPC_CheckChild1Same, 1,
/*4901*/                OPC_MoveParent,
/*4902*/                OPC_CheckType, MVT::v2i64,
/*4904*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4906*/                OPC_EmitInteger, MVT::i32, 14, 
/*4909*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4912*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*4923*/              /*Scope*/ 25, /*->4949*/
/*4924*/                OPC_CheckChild0Same, 1,
/*4926*/                OPC_RecordChild1, // #2 = $Vn
/*4927*/                OPC_MoveParent,
/*4928*/                OPC_CheckType, MVT::v2i64,
/*4930*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4932*/                OPC_EmitInteger, MVT::i32, 14, 
/*4935*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4938*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*4949*/              0, /*End of Scope*/
/*4950*/            /*Scope*/ 80, /*->5031*/
/*4951*/              OPC_MoveChild0,
/*4952*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4955*/              OPC_MoveChild0,
/*4956*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4959*/              OPC_MoveChild0,
/*4960*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4963*/              OPC_MoveParent,
/*4964*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4966*/              OPC_CheckType, MVT::v16i8,
/*4968*/              OPC_MoveParent,
/*4969*/              OPC_MoveParent,
/*4970*/              OPC_RecordChild1, // #1 = $Vd
/*4971*/              OPC_MoveParent,
/*4972*/              OPC_MoveParent,
/*4973*/              OPC_MoveChild1,
/*4974*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*4977*/              OPC_Scope, 25, /*->5004*/ // 2 children in Scope
/*4979*/                OPC_RecordChild0, // #2 = $Vn
/*4980*/                OPC_CheckChild1Same, 1,
/*4982*/                OPC_MoveParent,
/*4983*/                OPC_CheckType, MVT::v2i64,
/*4985*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4987*/                OPC_EmitInteger, MVT::i32, 14, 
/*4990*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4993*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd)), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*5004*/              /*Scope*/ 25, /*->5030*/
/*5005*/                OPC_CheckChild0Same, 1,
/*5007*/                OPC_RecordChild1, // #2 = $Vn
/*5008*/                OPC_MoveParent,
/*5009*/                OPC_CheckType, MVT::v2i64,
/*5011*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5013*/                OPC_EmitInteger, MVT::i32, 14, 
/*5016*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5019*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd)), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*5030*/              0, /*End of Scope*/
/*5031*/            0, /*End of Scope*/
/*5032*/          0, /*End of Scope*/
/*5033*/        /*Scope*/ 42|128,1/*170*/, /*->5205*/
/*5035*/          OPC_MoveChild0,
/*5036*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*5039*/          OPC_Scope, 81, /*->5122*/ // 2 children in Scope
/*5041*/            OPC_RecordChild0, // #0 = $Vd
/*5042*/            OPC_MoveChild1,
/*5043*/            OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*5046*/            OPC_MoveChild0,
/*5047*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*5050*/            OPC_MoveChild0,
/*5051*/            OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*5054*/            OPC_MoveParent,
/*5055*/            OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*5057*/            OPC_CheckType, MVT::v16i8,
/*5059*/            OPC_MoveParent,
/*5060*/            OPC_MoveParent,
/*5061*/            OPC_MoveParent,
/*5062*/            OPC_RecordChild1, // #1 = $Vm
/*5063*/            OPC_MoveParent,
/*5064*/            OPC_MoveChild1,
/*5065*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*5068*/            OPC_Scope, 25, /*->5095*/ // 2 children in Scope
/*5070*/              OPC_RecordChild0, // #2 = $Vn
/*5071*/              OPC_CheckChild1Same, 0,
/*5073*/              OPC_MoveParent,
/*5074*/              OPC_CheckType, MVT::v2i64,
/*5076*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5078*/              OPC_EmitInteger, MVT::i32, 14, 
/*5081*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5084*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*5095*/            /*Scope*/ 25, /*->5121*/
/*5096*/              OPC_CheckChild0Same, 0,
/*5098*/              OPC_RecordChild1, // #2 = $Vn
/*5099*/              OPC_MoveParent,
/*5100*/              OPC_CheckType, MVT::v2i64,
/*5102*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5104*/              OPC_EmitInteger, MVT::i32, 14, 
/*5107*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5110*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*5121*/            0, /*End of Scope*/
/*5122*/          /*Scope*/ 81, /*->5204*/
/*5123*/            OPC_MoveChild0,
/*5124*/            OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*5127*/            OPC_MoveChild0,
/*5128*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*5131*/            OPC_MoveChild0,
/*5132*/            OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*5135*/            OPC_MoveParent,
/*5136*/            OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*5138*/            OPC_CheckType, MVT::v16i8,
/*5140*/            OPC_MoveParent,
/*5141*/            OPC_MoveParent,
/*5142*/            OPC_RecordChild1, // #0 = $Vd
/*5143*/            OPC_MoveParent,
/*5144*/            OPC_RecordChild1, // #1 = $Vm
/*5145*/            OPC_MoveParent,
/*5146*/            OPC_MoveChild1,
/*5147*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*5150*/            OPC_Scope, 25, /*->5177*/ // 2 children in Scope
/*5152*/              OPC_RecordChild0, // #2 = $Vn
/*5153*/              OPC_CheckChild1Same, 0,
/*5155*/              OPC_MoveParent,
/*5156*/              OPC_CheckType, MVT::v2i64,
/*5158*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5160*/              OPC_EmitInteger, MVT::i32, 14, 
/*5163*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5166*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*5177*/            /*Scope*/ 25, /*->5203*/
/*5178*/              OPC_CheckChild0Same, 0,
/*5180*/              OPC_RecordChild1, // #2 = $Vn
/*5181*/              OPC_MoveParent,
/*5182*/              OPC_CheckType, MVT::v2i64,
/*5184*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5186*/              OPC_EmitInteger, MVT::i32, 14, 
/*5189*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5192*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*5203*/            0, /*End of Scope*/
/*5204*/          0, /*End of Scope*/
/*5205*/        0, /*End of Scope*/
/*5206*/      /*Scope*/ 118, /*->5325*/
/*5207*/        OPC_RecordChild0, // #0 = $Vn
/*5208*/        OPC_MoveChild1,
/*5209*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*5212*/        OPC_Scope, 68, /*->5282*/ // 2 children in Scope
/*5214*/          OPC_RecordChild0, // #1 = $Vm
/*5215*/          OPC_MoveChild1,
/*5216*/          OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*5219*/          OPC_MoveChild0,
/*5220*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*5223*/          OPC_MoveChild0,
/*5224*/          OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*5227*/          OPC_MoveParent,
/*5228*/          OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*5230*/          OPC_SwitchType /*2 cases */, 23, MVT::v8i8,// ->5256
/*5233*/            OPC_MoveParent,
/*5234*/            OPC_MoveParent,
/*5235*/            OPC_MoveParent,
/*5236*/            OPC_CheckType, MVT::v2i32,
/*5238*/            OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5240*/            OPC_EmitInteger, MVT::i32, 14, 
/*5243*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5246*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNd), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                    // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*5256*/          /*SwitchType*/ 23, MVT::v16i8,// ->5281
/*5258*/            OPC_MoveParent,
/*5259*/            OPC_MoveParent,
/*5260*/            OPC_MoveParent,
/*5261*/            OPC_CheckType, MVT::v4i32,
/*5263*/            OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5265*/            OPC_EmitInteger, MVT::i32, 14, 
/*5268*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5271*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNq), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                    // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*5281*/          0, // EndSwitchType
/*5282*/        /*Scope*/ 41, /*->5324*/
/*5283*/          OPC_MoveChild0,
/*5284*/          OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*5287*/          OPC_MoveChild0,
/*5288*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*5291*/          OPC_MoveChild0,
/*5292*/          OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*5295*/          OPC_MoveParent,
/*5296*/          OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*5298*/          OPC_CheckType, MVT::v8i8,
/*5300*/          OPC_MoveParent,
/*5301*/          OPC_MoveParent,
/*5302*/          OPC_RecordChild1, // #1 = $Vm
/*5303*/          OPC_MoveParent,
/*5304*/          OPC_CheckType, MVT::v2i32,
/*5306*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5308*/          OPC_EmitInteger, MVT::i32, 14, 
/*5311*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5314*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*5324*/        0, /*End of Scope*/
/*5325*/      /*Scope*/ 92, /*->5418*/
/*5326*/        OPC_MoveChild0,
/*5327*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*5330*/        OPC_Scope, 42, /*->5374*/ // 2 children in Scope
/*5332*/          OPC_RecordChild0, // #0 = $Vm
/*5333*/          OPC_MoveChild1,
/*5334*/          OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*5337*/          OPC_MoveChild0,
/*5338*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*5341*/          OPC_MoveChild0,
/*5342*/          OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*5345*/          OPC_MoveParent,
/*5346*/          OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*5348*/          OPC_CheckType, MVT::v8i8,
/*5350*/          OPC_MoveParent,
/*5351*/          OPC_MoveParent,
/*5352*/          OPC_MoveParent,
/*5353*/          OPC_RecordChild1, // #1 = $Vn
/*5354*/          OPC_CheckType, MVT::v2i32,
/*5356*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5358*/          OPC_EmitInteger, MVT::i32, 14, 
/*5361*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5364*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNd), 0,
                      MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*5374*/        /*Scope*/ 42, /*->5417*/
/*5375*/          OPC_MoveChild0,
/*5376*/          OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*5379*/          OPC_MoveChild0,
/*5380*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*5383*/          OPC_MoveChild0,
/*5384*/          OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*5387*/          OPC_MoveParent,
/*5388*/          OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*5390*/          OPC_CheckType, MVT::v8i8,
/*5392*/          OPC_MoveParent,
/*5393*/          OPC_MoveParent,
/*5394*/          OPC_RecordChild1, // #0 = $Vm
/*5395*/          OPC_MoveParent,
/*5396*/          OPC_RecordChild1, // #1 = $Vn
/*5397*/          OPC_CheckType, MVT::v2i32,
/*5399*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5401*/          OPC_EmitInteger, MVT::i32, 14, 
/*5404*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5407*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNd), 0,
                      MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*5417*/        0, /*End of Scope*/
/*5418*/      /*Scope*/ 46, /*->5465*/
/*5419*/        OPC_RecordChild0, // #0 = $Vn
/*5420*/        OPC_MoveChild1,
/*5421*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*5424*/        OPC_MoveChild0,
/*5425*/        OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*5428*/        OPC_MoveChild0,
/*5429*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*5432*/        OPC_MoveChild0,
/*5433*/        OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*5436*/        OPC_MoveParent,
/*5437*/        OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*5439*/        OPC_CheckType, MVT::v16i8,
/*5441*/        OPC_MoveParent,
/*5442*/        OPC_MoveParent,
/*5443*/        OPC_RecordChild1, // #1 = $Vm
/*5444*/        OPC_MoveParent,
/*5445*/        OPC_CheckType, MVT::v4i32,
/*5447*/        OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5449*/        OPC_EmitInteger, MVT::i32, 14, 
/*5452*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5455*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNq), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
                // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*5465*/      /*Scope*/ 92, /*->5558*/
/*5466*/        OPC_MoveChild0,
/*5467*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*5470*/        OPC_Scope, 42, /*->5514*/ // 2 children in Scope
/*5472*/          OPC_RecordChild0, // #0 = $Vm
/*5473*/          OPC_MoveChild1,
/*5474*/          OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*5477*/          OPC_MoveChild0,
/*5478*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*5481*/          OPC_MoveChild0,
/*5482*/          OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*5485*/          OPC_MoveParent,
/*5486*/          OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*5488*/          OPC_CheckType, MVT::v16i8,
/*5490*/          OPC_MoveParent,
/*5491*/          OPC_MoveParent,
/*5492*/          OPC_MoveParent,
/*5493*/          OPC_RecordChild1, // #1 = $Vn
/*5494*/          OPC_CheckType, MVT::v4i32,
/*5496*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5498*/          OPC_EmitInteger, MVT::i32, 14, 
/*5501*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5504*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNq), 0,
                      MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*5514*/        /*Scope*/ 42, /*->5557*/
/*5515*/          OPC_MoveChild0,
/*5516*/          OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*5519*/          OPC_MoveChild0,
/*5520*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*5523*/          OPC_MoveChild0,
/*5524*/          OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*5527*/          OPC_MoveParent,
/*5528*/          OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*5530*/          OPC_CheckType, MVT::v16i8,
/*5532*/          OPC_MoveParent,
/*5533*/          OPC_MoveParent,
/*5534*/          OPC_RecordChild1, // #0 = $Vm
/*5535*/          OPC_MoveParent,
/*5536*/          OPC_RecordChild1, // #1 = $Vn
/*5537*/          OPC_CheckType, MVT::v4i32,
/*5539*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5541*/          OPC_EmitInteger, MVT::i32, 14, 
/*5544*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5547*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNq), 0,
                      MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*5557*/        0, /*End of Scope*/
/*5558*/      /*Scope*/ 44, /*->5603*/
/*5559*/        OPC_RecordChild0, // #0 = $Vn
/*5560*/        OPC_RecordChild1, // #1 = $Vm
/*5561*/        OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->5582
/*5564*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5566*/          OPC_EmitInteger, MVT::i32, 14, 
/*5569*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5572*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VORRd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VORRd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*5582*/        /*SwitchType*/ 18, MVT::v4i32,// ->5602
/*5584*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5586*/          OPC_EmitInteger, MVT::i32, 14, 
/*5589*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5592*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VORRq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VORRq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*5602*/        0, // EndSwitchType
/*5603*/      0, /*End of Scope*/
/*5604*/    /*SwitchOpcode*/ 114|128,77/*9970*/, TARGET_VAL(ISD::ADD),// ->15578
/*5608*/      OPC_Scope, 0|128,3/*384*/, /*->5995*/ // 51 children in Scope
/*5611*/        OPC_RecordChild0, // #0 = $Rn
/*5612*/        OPC_MoveChild1,
/*5613*/        OPC_Scope, 46, /*->5661*/ // 8 children in Scope
/*5615*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*5618*/          OPC_MoveChild0,
/*5619*/          OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*5622*/          OPC_RecordChild0, // #1 = $Rm
/*5623*/          OPC_RecordChild1, // #2 = $rot
/*5624*/          OPC_MoveChild1,
/*5625*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5628*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*5630*/          OPC_CheckType, MVT::i32,
/*5632*/          OPC_MoveParent,
/*5633*/          OPC_MoveParent,
/*5634*/          OPC_MoveParent,
/*5635*/          OPC_CheckType, MVT::i32,
/*5637*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*5639*/          OPC_EmitConvertToTarget, 2,
/*5641*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*5644*/          OPC_EmitInteger, MVT::i32, 14, 
/*5647*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5650*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*5661*/        /*Scope*/ 47, /*->5709*/
/*5662*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*5666*/          OPC_MoveChild0,
/*5667*/          OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*5670*/          OPC_RecordChild0, // #1 = $Rm
/*5671*/          OPC_RecordChild1, // #2 = $rot
/*5672*/          OPC_MoveChild1,
/*5673*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5676*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*5678*/          OPC_CheckType, MVT::i32,
/*5680*/          OPC_MoveParent,
/*5681*/          OPC_MoveParent,
/*5682*/          OPC_MoveParent,
/*5683*/          OPC_CheckType, MVT::i32,
/*5685*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*5687*/          OPC_EmitConvertToTarget, 2,
/*5689*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*5692*/          OPC_EmitInteger, MVT::i32, 14, 
/*5695*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5698*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*5709*/        /*Scope*/ 46, /*->5756*/
/*5710*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*5713*/          OPC_MoveChild0,
/*5714*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5717*/          OPC_RecordChild0, // #1 = $Rm
/*5718*/          OPC_RecordChild1, // #2 = $rot
/*5719*/          OPC_MoveChild1,
/*5720*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5723*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*5725*/          OPC_CheckType, MVT::i32,
/*5727*/          OPC_MoveParent,
/*5728*/          OPC_MoveParent,
/*5729*/          OPC_MoveParent,
/*5730*/          OPC_CheckType, MVT::i32,
/*5732*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*5734*/          OPC_EmitConvertToTarget, 2,
/*5736*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*5739*/          OPC_EmitInteger, MVT::i32, 14, 
/*5742*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5745*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*5756*/        /*Scope*/ 47, /*->5804*/
/*5757*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*5761*/          OPC_MoveChild0,
/*5762*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5765*/          OPC_RecordChild0, // #1 = $Rm
/*5766*/          OPC_RecordChild1, // #2 = $rot
/*5767*/          OPC_MoveChild1,
/*5768*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5771*/          OPC_CheckPredicate, 11, // Predicate_imm8_or_16
/*5773*/          OPC_CheckType, MVT::i32,
/*5775*/          OPC_MoveParent,
/*5776*/          OPC_MoveParent,
/*5777*/          OPC_MoveParent,
/*5778*/          OPC_CheckType, MVT::i32,
/*5780*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*5782*/          OPC_EmitConvertToTarget, 2,
/*5784*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*5787*/          OPC_EmitInteger, MVT::i32, 14, 
/*5790*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5793*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*5804*/        /*Scope*/ 46, /*->5851*/
/*5805*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*5808*/          OPC_MoveChild0,
/*5809*/          OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*5812*/          OPC_RecordChild0, // #1 = $Rm
/*5813*/          OPC_RecordChild1, // #2 = $rot
/*5814*/          OPC_MoveChild1,
/*5815*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5818*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*5820*/          OPC_CheckType, MVT::i32,
/*5822*/          OPC_MoveParent,
/*5823*/          OPC_MoveParent,
/*5824*/          OPC_MoveParent,
/*5825*/          OPC_CheckType, MVT::i32,
/*5827*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*5829*/          OPC_EmitConvertToTarget, 2,
/*5831*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*5834*/          OPC_EmitInteger, MVT::i32, 14, 
/*5837*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5840*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*5851*/        /*Scope*/ 47, /*->5899*/
/*5852*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*5856*/          OPC_MoveChild0,
/*5857*/          OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*5860*/          OPC_RecordChild0, // #1 = $Rm
/*5861*/          OPC_RecordChild1, // #2 = $rot
/*5862*/          OPC_MoveChild1,
/*5863*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5866*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*5868*/          OPC_CheckType, MVT::i32,
/*5870*/          OPC_MoveParent,
/*5871*/          OPC_MoveParent,
/*5872*/          OPC_MoveParent,
/*5873*/          OPC_CheckType, MVT::i32,
/*5875*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*5877*/          OPC_EmitConvertToTarget, 2,
/*5879*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*5882*/          OPC_EmitInteger, MVT::i32, 14, 
/*5885*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5888*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*5899*/        /*Scope*/ 46, /*->5946*/
/*5900*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*5903*/          OPC_MoveChild0,
/*5904*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5907*/          OPC_RecordChild0, // #1 = $Rm
/*5908*/          OPC_RecordChild1, // #2 = $rot
/*5909*/          OPC_MoveChild1,
/*5910*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5913*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*5915*/          OPC_CheckType, MVT::i32,
/*5917*/          OPC_MoveParent,
/*5918*/          OPC_MoveParent,
/*5919*/          OPC_MoveParent,
/*5920*/          OPC_CheckType, MVT::i32,
/*5922*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*5924*/          OPC_EmitConvertToTarget, 2,
/*5926*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*5929*/          OPC_EmitInteger, MVT::i32, 14, 
/*5932*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5935*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*5946*/        /*Scope*/ 47, /*->5994*/
/*5947*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*5951*/          OPC_MoveChild0,
/*5952*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5955*/          OPC_RecordChild0, // #1 = $Rm
/*5956*/          OPC_RecordChild1, // #2 = $rot
/*5957*/          OPC_MoveChild1,
/*5958*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5961*/          OPC_CheckPredicate, 11, // Predicate_imm8_or_16
/*5963*/          OPC_CheckType, MVT::i32,
/*5965*/          OPC_MoveParent,
/*5966*/          OPC_MoveParent,
/*5967*/          OPC_MoveParent,
/*5968*/          OPC_CheckType, MVT::i32,
/*5970*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*5972*/          OPC_EmitConvertToTarget, 2,
/*5974*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*5977*/          OPC_EmitInteger, MVT::i32, 14, 
/*5980*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5983*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*5994*/        0, /*End of Scope*/
/*5995*/      /*Scope*/ 7|128,3/*391*/, /*->6388*/
/*5997*/        OPC_MoveChild0,
/*5998*/        OPC_Scope, 47, /*->6047*/ // 8 children in Scope
/*6000*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*6003*/          OPC_MoveChild0,
/*6004*/          OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*6007*/          OPC_RecordChild0, // #0 = $Rm
/*6008*/          OPC_RecordChild1, // #1 = $rot
/*6009*/          OPC_MoveChild1,
/*6010*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6013*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*6015*/          OPC_CheckType, MVT::i32,
/*6017*/          OPC_MoveParent,
/*6018*/          OPC_MoveParent,
/*6019*/          OPC_MoveParent,
/*6020*/          OPC_RecordChild1, // #2 = $Rn
/*6021*/          OPC_CheckType, MVT::i32,
/*6023*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*6025*/          OPC_EmitConvertToTarget, 1,
/*6027*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*6030*/          OPC_EmitInteger, MVT::i32, 14, 
/*6033*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6036*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), GPR:i32:$Rn) - Complexity = 34
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*6047*/        /*Scope*/ 48, /*->6096*/
/*6048*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*6052*/          OPC_MoveChild0,
/*6053*/          OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*6056*/          OPC_RecordChild0, // #0 = $Rm
/*6057*/          OPC_RecordChild1, // #1 = $rot
/*6058*/          OPC_MoveChild1,
/*6059*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6062*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*6064*/          OPC_CheckType, MVT::i32,
/*6066*/          OPC_MoveParent,
/*6067*/          OPC_MoveParent,
/*6068*/          OPC_MoveParent,
/*6069*/          OPC_RecordChild1, // #2 = $Rn
/*6070*/          OPC_CheckType, MVT::i32,
/*6072*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*6074*/          OPC_EmitConvertToTarget, 1,
/*6076*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*6079*/          OPC_EmitInteger, MVT::i32, 14, 
/*6082*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6085*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), GPR:i32:$Rn) - Complexity = 34
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*6096*/        /*Scope*/ 47, /*->6144*/
/*6097*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*6100*/          OPC_MoveChild0,
/*6101*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6104*/          OPC_RecordChild0, // #0 = $Rm
/*6105*/          OPC_RecordChild1, // #1 = $rot
/*6106*/          OPC_MoveChild1,
/*6107*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6110*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*6112*/          OPC_CheckType, MVT::i32,
/*6114*/          OPC_MoveParent,
/*6115*/          OPC_MoveParent,
/*6116*/          OPC_MoveParent,
/*6117*/          OPC_RecordChild1, // #2 = $Rn
/*6118*/          OPC_CheckType, MVT::i32,
/*6120*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*6122*/          OPC_EmitConvertToTarget, 1,
/*6124*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*6127*/          OPC_EmitInteger, MVT::i32, 14, 
/*6130*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6133*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*6144*/        /*Scope*/ 48, /*->6193*/
/*6145*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*6149*/          OPC_MoveChild0,
/*6150*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6153*/          OPC_RecordChild0, // #0 = $Rm
/*6154*/          OPC_RecordChild1, // #1 = $rot
/*6155*/          OPC_MoveChild1,
/*6156*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6159*/          OPC_CheckPredicate, 11, // Predicate_imm8_or_16
/*6161*/          OPC_CheckType, MVT::i32,
/*6163*/          OPC_MoveParent,
/*6164*/          OPC_MoveParent,
/*6165*/          OPC_MoveParent,
/*6166*/          OPC_RecordChild1, // #2 = $Rn
/*6167*/          OPC_CheckType, MVT::i32,
/*6169*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*6171*/          OPC_EmitConvertToTarget, 1,
/*6173*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*6176*/          OPC_EmitInteger, MVT::i32, 14, 
/*6179*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6182*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), 65535:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*6193*/        /*Scope*/ 47, /*->6241*/
/*6194*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*6197*/          OPC_MoveChild0,
/*6198*/          OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*6201*/          OPC_RecordChild0, // #0 = $Rm
/*6202*/          OPC_RecordChild1, // #1 = $rot
/*6203*/          OPC_MoveChild1,
/*6204*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6207*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*6209*/          OPC_CheckType, MVT::i32,
/*6211*/          OPC_MoveParent,
/*6212*/          OPC_MoveParent,
/*6213*/          OPC_MoveParent,
/*6214*/          OPC_RecordChild1, // #2 = $Rn
/*6215*/          OPC_CheckType, MVT::i32,
/*6217*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*6219*/          OPC_EmitConvertToTarget, 1,
/*6221*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*6224*/          OPC_EmitInteger, MVT::i32, 14, 
/*6227*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6230*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*6241*/        /*Scope*/ 48, /*->6290*/
/*6242*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*6246*/          OPC_MoveChild0,
/*6247*/          OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*6250*/          OPC_RecordChild0, // #0 = $Rm
/*6251*/          OPC_RecordChild1, // #1 = $rot
/*6252*/          OPC_MoveChild1,
/*6253*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6256*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*6258*/          OPC_CheckType, MVT::i32,
/*6260*/          OPC_MoveParent,
/*6261*/          OPC_MoveParent,
/*6262*/          OPC_MoveParent,
/*6263*/          OPC_RecordChild1, // #2 = $Rn
/*6264*/          OPC_CheckType, MVT::i32,
/*6266*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*6268*/          OPC_EmitConvertToTarget, 1,
/*6270*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*6273*/          OPC_EmitInteger, MVT::i32, 14, 
/*6276*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6279*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*6290*/        /*Scope*/ 47, /*->6338*/
/*6291*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*6294*/          OPC_MoveChild0,
/*6295*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6298*/          OPC_RecordChild0, // #0 = $Rm
/*6299*/          OPC_RecordChild1, // #1 = $rot
/*6300*/          OPC_MoveChild1,
/*6301*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6304*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*6306*/          OPC_CheckType, MVT::i32,
/*6308*/          OPC_MoveParent,
/*6309*/          OPC_MoveParent,
/*6310*/          OPC_MoveParent,
/*6311*/          OPC_RecordChild1, // #2 = $Rn
/*6312*/          OPC_CheckType, MVT::i32,
/*6314*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*6316*/          OPC_EmitConvertToTarget, 1,
/*6318*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*6321*/          OPC_EmitInteger, MVT::i32, 14, 
/*6324*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6327*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*6338*/        /*Scope*/ 48, /*->6387*/
/*6339*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*6343*/          OPC_MoveChild0,
/*6344*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6347*/          OPC_RecordChild0, // #0 = $Rm
/*6348*/          OPC_RecordChild1, // #1 = $rot
/*6349*/          OPC_MoveChild1,
/*6350*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6353*/          OPC_CheckPredicate, 11, // Predicate_imm8_or_16
/*6355*/          OPC_CheckType, MVT::i32,
/*6357*/          OPC_MoveParent,
/*6358*/          OPC_MoveParent,
/*6359*/          OPC_MoveParent,
/*6360*/          OPC_RecordChild1, // #2 = $Rn
/*6361*/          OPC_CheckType, MVT::i32,
/*6363*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*6365*/          OPC_EmitConvertToTarget, 1,
/*6367*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*6370*/          OPC_EmitInteger, MVT::i32, 14, 
/*6373*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6376*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), 65535:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*6387*/        0, /*End of Scope*/
/*6388*/      /*Scope*/ 126, /*->6515*/
/*6389*/        OPC_RecordChild0, // #0 = $Rn
/*6390*/        OPC_MoveChild1,
/*6391*/        OPC_Scope, 29, /*->6422*/ // 4 children in Scope
/*6393*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*6396*/          OPC_RecordChild0, // #1 = $Rm
/*6397*/          OPC_MoveParent,
/*6398*/          OPC_CheckType, MVT::i32,
/*6400*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*6402*/          OPC_EmitInteger, MVT::i32, 0, 
/*6405*/          OPC_EmitInteger, MVT::i32, 14, 
/*6408*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6411*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 255:i32)) - Complexity = 27
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*6422*/        /*Scope*/ 30, /*->6453*/
/*6423*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*6427*/          OPC_RecordChild0, // #1 = $Rm
/*6428*/          OPC_MoveParent,
/*6429*/          OPC_CheckType, MVT::i32,
/*6431*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*6433*/          OPC_EmitInteger, MVT::i32, 0, 
/*6436*/          OPC_EmitInteger, MVT::i32, 14, 
/*6439*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6442*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 65535:i32)) - Complexity = 27
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*6453*/        /*Scope*/ 29, /*->6483*/
/*6454*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*6457*/          OPC_RecordChild0, // #1 = $Rm
/*6458*/          OPC_MoveParent,
/*6459*/          OPC_CheckType, MVT::i32,
/*6461*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*6463*/          OPC_EmitInteger, MVT::i32, 0, 
/*6466*/          OPC_EmitInteger, MVT::i32, 14, 
/*6469*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6472*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 255:i32)) - Complexity = 27
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*6483*/        /*Scope*/ 30, /*->6514*/
/*6484*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*6488*/          OPC_RecordChild0, // #1 = $Rm
/*6489*/          OPC_MoveParent,
/*6490*/          OPC_CheckType, MVT::i32,
/*6492*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*6494*/          OPC_EmitInteger, MVT::i32, 0, 
/*6497*/          OPC_EmitInteger, MVT::i32, 14, 
/*6500*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6503*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 65535:i32)) - Complexity = 27
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*6514*/        0, /*End of Scope*/
/*6515*/      /*Scope*/ 1|128,1/*129*/, /*->6646*/
/*6517*/        OPC_MoveChild0,
/*6518*/        OPC_Scope, 30, /*->6550*/ // 4 children in Scope
/*6520*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*6523*/          OPC_RecordChild0, // #0 = $Rm
/*6524*/          OPC_MoveParent,
/*6525*/          OPC_RecordChild1, // #1 = $Rn
/*6526*/          OPC_CheckType, MVT::i32,
/*6528*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*6530*/          OPC_EmitInteger, MVT::i32, 0, 
/*6533*/          OPC_EmitInteger, MVT::i32, 14, 
/*6536*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6539*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 GPR:i32:$Rm, 255:i32), GPR:i32:$Rn) - Complexity = 27
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*6550*/        /*Scope*/ 31, /*->6582*/
/*6551*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*6555*/          OPC_RecordChild0, // #0 = $Rm
/*6556*/          OPC_MoveParent,
/*6557*/          OPC_RecordChild1, // #1 = $Rn
/*6558*/          OPC_CheckType, MVT::i32,
/*6560*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*6562*/          OPC_EmitInteger, MVT::i32, 0, 
/*6565*/          OPC_EmitInteger, MVT::i32, 14, 
/*6568*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6571*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 GPR:i32:$Rm, 65535:i32), GPR:i32:$Rn) - Complexity = 27
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*6582*/        /*Scope*/ 30, /*->6613*/
/*6583*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*6586*/          OPC_RecordChild0, // #0 = $Rm
/*6587*/          OPC_MoveParent,
/*6588*/          OPC_RecordChild1, // #1 = $Rn
/*6589*/          OPC_CheckType, MVT::i32,
/*6591*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*6593*/          OPC_EmitInteger, MVT::i32, 0, 
/*6596*/          OPC_EmitInteger, MVT::i32, 14, 
/*6599*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6602*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 255:i32), rGPR:i32:$Rn) - Complexity = 27
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*6613*/        /*Scope*/ 31, /*->6645*/
/*6614*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*6618*/          OPC_RecordChild0, // #0 = $Rm
/*6619*/          OPC_MoveParent,
/*6620*/          OPC_RecordChild1, // #1 = $Rn
/*6621*/          OPC_CheckType, MVT::i32,
/*6623*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*6625*/          OPC_EmitInteger, MVT::i32, 0, 
/*6628*/          OPC_EmitInteger, MVT::i32, 14, 
/*6631*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6634*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 65535:i32), rGPR:i32:$Rn) - Complexity = 27
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*6645*/        0, /*End of Scope*/
/*6646*/      /*Scope*/ 108, /*->6755*/
/*6647*/        OPC_RecordChild0, // #0 = $Rn
/*6648*/        OPC_MoveChild1,
/*6649*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*6652*/        OPC_MoveChild0,
/*6653*/        OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*6656*/        OPC_MoveChild0,
/*6657*/        OPC_SwitchOpcode /*2 cases */, 45, TARGET_VAL(ISD::SRL),// ->6706
/*6661*/          OPC_RecordChild0, // #1 = $Rm
/*6662*/          OPC_CheckChild1Integer, 24, 
/*6664*/          OPC_CheckChild1Type, MVT::i32,
/*6666*/          OPC_MoveParent,
/*6667*/          OPC_MoveChild1,
/*6668*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6671*/          OPC_CheckChild0Same, 1,
/*6673*/          OPC_CheckChild1Integer, 8, 
/*6675*/          OPC_CheckChild1Type, MVT::i32,
/*6677*/          OPC_MoveParent,
/*6678*/          OPC_MoveParent,
/*6679*/          OPC_MoveChild1,
/*6680*/          OPC_CheckValueType, MVT::i16,
/*6682*/          OPC_MoveParent,
/*6683*/          OPC_MoveParent,
/*6684*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*6686*/          OPC_EmitInteger, MVT::i32, 3, 
/*6689*/          OPC_EmitInteger, MVT::i32, 14, 
/*6692*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6695*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (or:i32 (srl:i32 rGPR:i32:$Rm, 24:i32), (shl:i32 rGPR:i32:$Rm, 8:i32)), i16:Other)) - Complexity = 25
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 3:i32)
/*6706*/        /*SwitchOpcode*/ 45, TARGET_VAL(ISD::SHL),// ->6754
/*6709*/          OPC_RecordChild0, // #1 = $Rm
/*6710*/          OPC_CheckChild1Integer, 8, 
/*6712*/          OPC_CheckChild1Type, MVT::i32,
/*6714*/          OPC_MoveParent,
/*6715*/          OPC_MoveChild1,
/*6716*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6719*/          OPC_CheckChild0Same, 1,
/*6721*/          OPC_CheckChild1Integer, 24, 
/*6723*/          OPC_CheckChild1Type, MVT::i32,
/*6725*/          OPC_MoveParent,
/*6726*/          OPC_MoveParent,
/*6727*/          OPC_MoveChild1,
/*6728*/          OPC_CheckValueType, MVT::i16,
/*6730*/          OPC_MoveParent,
/*6731*/          OPC_MoveParent,
/*6732*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*6734*/          OPC_EmitInteger, MVT::i32, 3, 
/*6737*/          OPC_EmitInteger, MVT::i32, 14, 
/*6740*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6743*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (or:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), (srl:i32 rGPR:i32:$Rm, 24:i32)), i16:Other)) - Complexity = 25
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 3:i32)
/*6754*/        0, // EndSwitchOpcode
/*6755*/      /*Scope*/ 109, /*->6865*/
/*6756*/        OPC_MoveChild0,
/*6757*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*6760*/        OPC_MoveChild0,
/*6761*/        OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*6764*/        OPC_MoveChild0,
/*6765*/        OPC_SwitchOpcode /*2 cases */, 46, TARGET_VAL(ISD::SRL),// ->6815
/*6769*/          OPC_RecordChild0, // #0 = $Rm
/*6770*/          OPC_CheckChild1Integer, 24, 
/*6772*/          OPC_CheckChild1Type, MVT::i32,
/*6774*/          OPC_MoveParent,
/*6775*/          OPC_MoveChild1,
/*6776*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6779*/          OPC_CheckChild0Same, 0,
/*6781*/          OPC_CheckChild1Integer, 8, 
/*6783*/          OPC_CheckChild1Type, MVT::i32,
/*6785*/          OPC_MoveParent,
/*6786*/          OPC_MoveParent,
/*6787*/          OPC_MoveChild1,
/*6788*/          OPC_CheckValueType, MVT::i16,
/*6790*/          OPC_MoveParent,
/*6791*/          OPC_MoveParent,
/*6792*/          OPC_RecordChild1, // #1 = $Rn
/*6793*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*6795*/          OPC_EmitInteger, MVT::i32, 3, 
/*6798*/          OPC_EmitInteger, MVT::i32, 14, 
/*6801*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6804*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 (or:i32 (srl:i32 rGPR:i32:$Rm, 24:i32), (shl:i32 rGPR:i32:$Rm, 8:i32)), i16:Other), rGPR:i32:$Rn) - Complexity = 25
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 3:i32)
/*6815*/        /*SwitchOpcode*/ 46, TARGET_VAL(ISD::SHL),// ->6864
/*6818*/          OPC_RecordChild0, // #0 = $Rm
/*6819*/          OPC_CheckChild1Integer, 8, 
/*6821*/          OPC_CheckChild1Type, MVT::i32,
/*6823*/          OPC_MoveParent,
/*6824*/          OPC_MoveChild1,
/*6825*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6828*/          OPC_CheckChild0Same, 0,
/*6830*/          OPC_CheckChild1Integer, 24, 
/*6832*/          OPC_CheckChild1Type, MVT::i32,
/*6834*/          OPC_MoveParent,
/*6835*/          OPC_MoveParent,
/*6836*/          OPC_MoveChild1,
/*6837*/          OPC_CheckValueType, MVT::i16,
/*6839*/          OPC_MoveParent,
/*6840*/          OPC_MoveParent,
/*6841*/          OPC_RecordChild1, // #1 = $Rn
/*6842*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*6844*/          OPC_EmitInteger, MVT::i32, 3, 
/*6847*/          OPC_EmitInteger, MVT::i32, 14, 
/*6850*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6853*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 (or:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), (srl:i32 rGPR:i32:$Rm, 24:i32)), i16:Other), rGPR:i32:$Rn) - Complexity = 25
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 3:i32)
/*6864*/        0, // EndSwitchOpcode
/*6865*/      /*Scope*/ 70, /*->6936*/
/*6866*/        OPC_RecordChild0, // #0 = $Ra
/*6867*/        OPC_MoveChild1,
/*6868*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6871*/        OPC_MoveChild0,
/*6872*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*6875*/        OPC_RecordChild0, // #1 = $Rn
/*6876*/        OPC_CheckChild1Integer, 16, 
/*6878*/        OPC_CheckChild1Type, MVT::i32,
/*6880*/        OPC_MoveParent,
/*6881*/        OPC_MoveChild1,
/*6882*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*6885*/        OPC_RecordChild0, // #2 = $Rm
/*6886*/        OPC_CheckChild1Integer, 16, 
/*6888*/        OPC_CheckChild1Type, MVT::i32,
/*6890*/        OPC_MoveParent,
/*6891*/        OPC_MoveParent,
/*6892*/        OPC_CheckType, MVT::i32,
/*6894*/        OPC_Scope, 19, /*->6915*/ // 2 children in Scope
/*6896*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*6898*/          OPC_EmitInteger, MVT::i32, 14, 
/*6901*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6904*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLATT), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*6915*/        /*Scope*/ 19, /*->6935*/
/*6916*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*6918*/          OPC_EmitInteger, MVT::i32, 14, 
/*6921*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6924*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLATT), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*6935*/        0, /*End of Scope*/
/*6936*/      /*Scope*/ 70, /*->7007*/
/*6937*/        OPC_MoveChild0,
/*6938*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6941*/        OPC_MoveChild0,
/*6942*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*6945*/        OPC_RecordChild0, // #0 = $Rn
/*6946*/        OPC_CheckChild1Integer, 16, 
/*6948*/        OPC_CheckChild1Type, MVT::i32,
/*6950*/        OPC_MoveParent,
/*6951*/        OPC_MoveChild1,
/*6952*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*6955*/        OPC_RecordChild0, // #1 = $Rm
/*6956*/        OPC_CheckChild1Integer, 16, 
/*6958*/        OPC_CheckChild1Type, MVT::i32,
/*6960*/        OPC_MoveParent,
/*6961*/        OPC_MoveParent,
/*6962*/        OPC_RecordChild1, // #2 = $Ra
/*6963*/        OPC_CheckType, MVT::i32,
/*6965*/        OPC_Scope, 19, /*->6986*/ // 2 children in Scope
/*6967*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*6969*/          OPC_EmitInteger, MVT::i32, 14, 
/*6972*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6975*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLATT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 22
                  // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*6986*/        /*Scope*/ 19, /*->7006*/
/*6987*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*6989*/          OPC_EmitInteger, MVT::i32, 14, 
/*6992*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6995*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLATT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 22
                  // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*7006*/        0, /*End of Scope*/
/*7007*/      /*Scope*/ 4|128,1/*132*/, /*->7141*/
/*7009*/        OPC_RecordChild0, // #0 = $Ra
/*7010*/        OPC_MoveChild1,
/*7011*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*7014*/        OPC_MoveChild0,
/*7015*/        OPC_SwitchOpcode /*2 cases */, 59, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->7078
/*7019*/          OPC_RecordChild0, // #1 = $Rn
/*7020*/          OPC_MoveChild1,
/*7021*/          OPC_CheckValueType, MVT::i16,
/*7023*/          OPC_MoveParent,
/*7024*/          OPC_MoveParent,
/*7025*/          OPC_MoveChild1,
/*7026*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7029*/          OPC_RecordChild0, // #2 = $Rm
/*7030*/          OPC_CheckChild1Integer, 16, 
/*7032*/          OPC_CheckChild1Type, MVT::i32,
/*7034*/          OPC_MoveParent,
/*7035*/          OPC_MoveParent,
/*7036*/          OPC_Scope, 19, /*->7057*/ // 2 children in Scope
/*7038*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*7040*/            OPC_EmitInteger, MVT::i32, 14, 
/*7043*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7046*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*7057*/          /*Scope*/ 19, /*->7077*/
/*7058*/            OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*7060*/            OPC_EmitInteger, MVT::i32, 14, 
/*7063*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7066*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*7077*/          0, /*End of Scope*/
/*7078*/        /*SwitchOpcode*/ 59, TARGET_VAL(ISD::SRA),// ->7140
/*7081*/          OPC_RecordChild0, // #1 = $Rn
/*7082*/          OPC_CheckChild1Integer, 16, 
/*7084*/          OPC_CheckChild1Type, MVT::i32,
/*7086*/          OPC_MoveParent,
/*7087*/          OPC_MoveChild1,
/*7088*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*7091*/          OPC_RecordChild0, // #2 = $Rm
/*7092*/          OPC_MoveChild1,
/*7093*/          OPC_CheckValueType, MVT::i16,
/*7095*/          OPC_MoveParent,
/*7096*/          OPC_MoveParent,
/*7097*/          OPC_MoveParent,
/*7098*/          OPC_Scope, 19, /*->7119*/ // 2 children in Scope
/*7100*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*7102*/            OPC_EmitInteger, MVT::i32, 14, 
/*7105*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7108*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLATB), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (SMLATB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*7119*/          /*Scope*/ 19, /*->7139*/
/*7120*/            OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*7122*/            OPC_EmitInteger, MVT::i32, 14, 
/*7125*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7128*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLATB), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (t2SMLATB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*7139*/          0, /*End of Scope*/
/*7140*/        0, // EndSwitchOpcode
/*7141*/      /*Scope*/ 5|128,1/*133*/, /*->7276*/
/*7143*/        OPC_MoveChild0,
/*7144*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*7147*/        OPC_MoveChild0,
/*7148*/        OPC_SwitchOpcode /*2 cases */, 60, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->7212
/*7152*/          OPC_RecordChild0, // #0 = $Rn
/*7153*/          OPC_MoveChild1,
/*7154*/          OPC_CheckValueType, MVT::i16,
/*7156*/          OPC_MoveParent,
/*7157*/          OPC_MoveParent,
/*7158*/          OPC_MoveChild1,
/*7159*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7162*/          OPC_RecordChild0, // #1 = $Rm
/*7163*/          OPC_CheckChild1Integer, 16, 
/*7165*/          OPC_CheckChild1Type, MVT::i32,
/*7167*/          OPC_MoveParent,
/*7168*/          OPC_MoveParent,
/*7169*/          OPC_RecordChild1, // #2 = $Ra
/*7170*/          OPC_Scope, 19, /*->7191*/ // 2 children in Scope
/*7172*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*7174*/            OPC_EmitInteger, MVT::i32, 14, 
/*7177*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7180*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*7191*/          /*Scope*/ 19, /*->7211*/
/*7192*/            OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*7194*/            OPC_EmitInteger, MVT::i32, 14, 
/*7197*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7200*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*7211*/          0, /*End of Scope*/
/*7212*/        /*SwitchOpcode*/ 60, TARGET_VAL(ISD::SRA),// ->7275
/*7215*/          OPC_RecordChild0, // #0 = $Rm
/*7216*/          OPC_CheckChild1Integer, 16, 
/*7218*/          OPC_CheckChild1Type, MVT::i32,
/*7220*/          OPC_MoveParent,
/*7221*/          OPC_MoveChild1,
/*7222*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*7225*/          OPC_RecordChild0, // #1 = $Rn
/*7226*/          OPC_MoveChild1,
/*7227*/          OPC_CheckValueType, MVT::i16,
/*7229*/          OPC_MoveParent,
/*7230*/          OPC_MoveParent,
/*7231*/          OPC_MoveParent,
/*7232*/          OPC_RecordChild1, // #2 = $Ra
/*7233*/          OPC_Scope, 19, /*->7254*/ // 2 children in Scope
/*7235*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*7237*/            OPC_EmitInteger, MVT::i32, 14, 
/*7240*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7243*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other)), GPR:i32:$Ra) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*7254*/          /*Scope*/ 19, /*->7274*/
/*7255*/            OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*7257*/            OPC_EmitInteger, MVT::i32, 14, 
/*7260*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7263*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), (sext_inreg:i32 rGPR:i32:$Rn, i16:Other)), rGPR:i32:$Ra) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*7274*/          0, /*End of Scope*/
/*7275*/        0, // EndSwitchOpcode
/*7276*/      /*Scope*/ 97|128,1/*225*/, /*->7503*/
/*7278*/        OPC_RecordChild0, // #0 = $Rn
/*7279*/        OPC_Scope, 30, /*->7311*/ // 3 children in Scope
/*7281*/          OPC_RecordChild1, // #1 = $shift
/*7282*/          OPC_CheckType, MVT::i32,
/*7284*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*7286*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*7289*/          OPC_EmitInteger, MVT::i32, 14, 
/*7292*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7295*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7298*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::ADDrsr), 0,
                      MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (add:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*7311*/        /*Scope*/ 30|128,1/*158*/, /*->7471*/
/*7313*/          OPC_MoveChild1,
/*7314*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*7317*/          OPC_Scope, 37, /*->7356*/ // 4 children in Scope
/*7319*/            OPC_RecordChild0, // #1 = $a
/*7320*/            OPC_MoveChild0,
/*7321*/            OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*7323*/            OPC_MoveParent,
/*7324*/            OPC_MoveChild1,
/*7325*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7328*/            OPC_RecordChild0, // #2 = $b
/*7329*/            OPC_CheckChild1Integer, 16, 
/*7331*/            OPC_CheckChild1Type, MVT::i32,
/*7333*/            OPC_MoveParent,
/*7334*/            OPC_MoveParent,
/*7335*/            OPC_CheckType, MVT::i32,
/*7337*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*7339*/            OPC_EmitInteger, MVT::i32, 14, 
/*7342*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7345*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 15
                    // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*7356*/          /*Scope*/ 37, /*->7394*/
/*7357*/            OPC_MoveChild0,
/*7358*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7361*/            OPC_RecordChild0, // #1 = $a
/*7362*/            OPC_CheckChild1Integer, 16, 
/*7364*/            OPC_CheckChild1Type, MVT::i32,
/*7366*/            OPC_MoveParent,
/*7367*/            OPC_RecordChild1, // #2 = $b
/*7368*/            OPC_MoveChild1,
/*7369*/            OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*7371*/            OPC_MoveParent,
/*7372*/            OPC_MoveParent,
/*7373*/            OPC_CheckType, MVT::i32,
/*7375*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*7377*/            OPC_EmitInteger, MVT::i32, 14, 
/*7380*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7383*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLATB), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 15
                    // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*7394*/          /*Scope*/ 37, /*->7432*/
/*7395*/            OPC_RecordChild0, // #1 = $Rn
/*7396*/            OPC_MoveChild0,
/*7397*/            OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*7399*/            OPC_MoveParent,
/*7400*/            OPC_MoveChild1,
/*7401*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7404*/            OPC_RecordChild0, // #2 = $Rm
/*7405*/            OPC_CheckChild1Integer, 16, 
/*7407*/            OPC_CheckChild1Type, MVT::i32,
/*7409*/            OPC_MoveParent,
/*7410*/            OPC_MoveParent,
/*7411*/            OPC_CheckType, MVT::i32,
/*7413*/            OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*7415*/            OPC_EmitInteger, MVT::i32, 14, 
/*7418*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7421*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 15
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*7432*/          /*Scope*/ 37, /*->7470*/
/*7433*/            OPC_MoveChild0,
/*7434*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7437*/            OPC_RecordChild0, // #1 = $Rn
/*7438*/            OPC_CheckChild1Integer, 16, 
/*7440*/            OPC_CheckChild1Type, MVT::i32,
/*7442*/            OPC_MoveParent,
/*7443*/            OPC_RecordChild1, // #2 = $Rm
/*7444*/            OPC_MoveChild1,
/*7445*/            OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*7447*/            OPC_MoveParent,
/*7448*/            OPC_MoveParent,
/*7449*/            OPC_CheckType, MVT::i32,
/*7451*/            OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*7453*/            OPC_EmitInteger, MVT::i32, 14, 
/*7456*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7459*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLATB), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$Rm)) - Complexity = 15
                    // Dst: (t2SMLATB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*7470*/          0, /*End of Scope*/
/*7471*/        /*Scope*/ 30, /*->7502*/
/*7472*/          OPC_RecordChild1, // #1 = $Rn
/*7473*/          OPC_CheckType, MVT::i32,
/*7475*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*7477*/          OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*7480*/          OPC_EmitInteger, MVT::i32, 14, 
/*7483*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7486*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7489*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::ADDrsr), 0,
                      MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (add:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*7502*/        0, /*End of Scope*/
/*7503*/      /*Scope*/ 34|128,1/*162*/, /*->7667*/
/*7505*/        OPC_MoveChild0,
/*7506*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*7509*/        OPC_Scope, 38, /*->7549*/ // 4 children in Scope
/*7511*/          OPC_RecordChild0, // #0 = $a
/*7512*/          OPC_MoveChild0,
/*7513*/          OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*7515*/          OPC_MoveParent,
/*7516*/          OPC_MoveChild1,
/*7517*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7520*/          OPC_RecordChild0, // #1 = $b
/*7521*/          OPC_CheckChild1Integer, 16, 
/*7523*/          OPC_CheckChild1Type, MVT::i32,
/*7525*/          OPC_MoveParent,
/*7526*/          OPC_MoveParent,
/*7527*/          OPC_RecordChild1, // #2 = $acc
/*7528*/          OPC_CheckType, MVT::i32,
/*7530*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*7532*/          OPC_EmitInteger, MVT::i32, 14, 
/*7535*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7538*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 15
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*7549*/        /*Scope*/ 38, /*->7588*/
/*7550*/          OPC_MoveChild0,
/*7551*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7554*/          OPC_RecordChild0, // #0 = $b
/*7555*/          OPC_CheckChild1Integer, 16, 
/*7557*/          OPC_CheckChild1Type, MVT::i32,
/*7559*/          OPC_MoveParent,
/*7560*/          OPC_RecordChild1, // #1 = $a
/*7561*/          OPC_MoveChild1,
/*7562*/          OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*7564*/          OPC_MoveParent,
/*7565*/          OPC_MoveParent,
/*7566*/          OPC_RecordChild1, // #2 = $acc
/*7567*/          OPC_CheckType, MVT::i32,
/*7569*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*7571*/          OPC_EmitInteger, MVT::i32, 14, 
/*7574*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7577*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABT), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$a), GPR:i32:$acc) - Complexity = 15
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*7588*/        /*Scope*/ 38, /*->7627*/
/*7589*/          OPC_RecordChild0, // #0 = $Rn
/*7590*/          OPC_MoveChild0,
/*7591*/          OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*7593*/          OPC_MoveParent,
/*7594*/          OPC_MoveChild1,
/*7595*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7598*/          OPC_RecordChild0, // #1 = $Rm
/*7599*/          OPC_CheckChild1Integer, 16, 
/*7601*/          OPC_CheckChild1Type, MVT::i32,
/*7603*/          OPC_MoveParent,
/*7604*/          OPC_MoveParent,
/*7605*/          OPC_RecordChild1, // #2 = $Ra
/*7606*/          OPC_CheckType, MVT::i32,
/*7608*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*7610*/          OPC_EmitInteger, MVT::i32, 14, 
/*7613*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7616*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 15
                  // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*7627*/        /*Scope*/ 38, /*->7666*/
/*7628*/          OPC_MoveChild0,
/*7629*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7632*/          OPC_RecordChild0, // #0 = $Rm
/*7633*/          OPC_CheckChild1Integer, 16, 
/*7635*/          OPC_CheckChild1Type, MVT::i32,
/*7637*/          OPC_MoveParent,
/*7638*/          OPC_RecordChild1, // #1 = $Rn
/*7639*/          OPC_MoveChild1,
/*7640*/          OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*7642*/          OPC_MoveParent,
/*7643*/          OPC_MoveParent,
/*7644*/          OPC_RecordChild1, // #2 = $Ra
/*7645*/          OPC_CheckType, MVT::i32,
/*7647*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*7649*/          OPC_EmitInteger, MVT::i32, 14, 
/*7652*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7655*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABT), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$Rn), rGPR:i32:$Ra) - Complexity = 15
                  // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*7666*/        0, /*End of Scope*/
/*7667*/      /*Scope*/ 42, /*->7710*/
/*7668*/        OPC_RecordChild0, // #0 = $Rn
/*7669*/        OPC_MoveChild1,
/*7670*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*7673*/        OPC_MoveChild0,
/*7674*/        OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*7677*/        OPC_RecordChild0, // #1 = $Rm
/*7678*/        OPC_CheckChild1Integer, 24, 
/*7680*/        OPC_CheckChild1Type, MVT::i32,
/*7682*/        OPC_MoveParent,
/*7683*/        OPC_MoveChild1,
/*7684*/        OPC_CheckValueType, MVT::i16,
/*7686*/        OPC_MoveParent,
/*7687*/        OPC_MoveParent,
/*7688*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*7690*/        OPC_EmitInteger, MVT::i32, 3, 
/*7693*/        OPC_EmitInteger, MVT::i32, 14, 
/*7696*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7699*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                    MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, 24:i32), i16:Other)) - Complexity = 14
                // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 3:i32)
/*7710*/      /*Scope*/ 42, /*->7753*/
/*7711*/        OPC_MoveChild0,
/*7712*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*7715*/        OPC_MoveChild0,
/*7716*/        OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*7719*/        OPC_RecordChild0, // #0 = $Rm
/*7720*/        OPC_CheckChild1Integer, 24, 
/*7722*/        OPC_CheckChild1Type, MVT::i32,
/*7724*/        OPC_MoveParent,
/*7725*/        OPC_MoveChild1,
/*7726*/        OPC_CheckValueType, MVT::i16,
/*7728*/        OPC_MoveParent,
/*7729*/        OPC_MoveParent,
/*7730*/        OPC_RecordChild1, // #1 = $Rn
/*7731*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*7733*/        OPC_EmitInteger, MVT::i32, 3, 
/*7736*/        OPC_EmitInteger, MVT::i32, 14, 
/*7739*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7742*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                    MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, 24:i32), i16:Other), rGPR:i32:$Rn) - Complexity = 14
                // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 3:i32)
/*7753*/      /*Scope*/ 35|128,2/*291*/, /*->8046*/
/*7755*/        OPC_RecordChild0, // #0 = $Rn
/*7756*/        OPC_MoveChild1,
/*7757*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*7760*/        OPC_MoveChild0,
/*7761*/        OPC_SwitchOpcode /*2 cases */, 1|128,1/*129*/, TARGET_VAL(ISD::ROTR),// ->7895
/*7766*/          OPC_RecordChild0, // #1 = $Rm
/*7767*/          OPC_RecordChild1, // #2 = $rot
/*7768*/          OPC_MoveChild1,
/*7769*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7772*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*7774*/          OPC_CheckType, MVT::i32,
/*7776*/          OPC_MoveParent,
/*7777*/          OPC_MoveParent,
/*7778*/          OPC_MoveChild1,
/*7779*/          OPC_Scope, 56, /*->7837*/ // 2 children in Scope
/*7781*/            OPC_CheckValueType, MVT::i8,
/*7783*/            OPC_MoveParent,
/*7784*/            OPC_MoveParent,
/*7785*/            OPC_Scope, 24, /*->7811*/ // 2 children in Scope
/*7787*/              OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*7789*/              OPC_EmitConvertToTarget, 2,
/*7791*/              OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*7794*/              OPC_EmitInteger, MVT::i32, 14, 
/*7797*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7800*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAB), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                      // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*7811*/            /*Scope*/ 24, /*->7836*/
/*7812*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*7814*/              OPC_EmitConvertToTarget, 2,
/*7816*/              OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*7819*/              OPC_EmitInteger, MVT::i32, 14, 
/*7822*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7825*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAB), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                      // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*7836*/            0, /*End of Scope*/
/*7837*/          /*Scope*/ 56, /*->7894*/
/*7838*/            OPC_CheckValueType, MVT::i16,
/*7840*/            OPC_MoveParent,
/*7841*/            OPC_MoveParent,
/*7842*/            OPC_Scope, 24, /*->7868*/ // 2 children in Scope
/*7844*/              OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*7846*/              OPC_EmitConvertToTarget, 2,
/*7848*/              OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*7851*/              OPC_EmitInteger, MVT::i32, 14, 
/*7854*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7857*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAH), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                      // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*7868*/            /*Scope*/ 24, /*->7893*/
/*7869*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*7871*/              OPC_EmitConvertToTarget, 2,
/*7873*/              OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*7876*/              OPC_EmitInteger, MVT::i32, 14, 
/*7879*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7882*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                      // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*7893*/            0, /*End of Scope*/
/*7894*/          0, /*End of Scope*/
/*7895*/        /*SwitchOpcode*/ 18|128,1/*146*/, TARGET_VAL(ISD::SRL),// ->8045
/*7899*/          OPC_RecordChild0, // #1 = $Rm
/*7900*/          OPC_RecordChild1, // #2 = $rot
/*7901*/          OPC_MoveChild1,
/*7902*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7905*/          OPC_CheckType, MVT::i32,
/*7907*/          OPC_Scope, 33, /*->7942*/ // 4 children in Scope
/*7909*/            OPC_CheckPredicate, 10, // Predicate_rot_imm
/*7911*/            OPC_MoveParent,
/*7912*/            OPC_MoveParent,
/*7913*/            OPC_MoveChild1,
/*7914*/            OPC_CheckValueType, MVT::i8,
/*7916*/            OPC_MoveParent,
/*7917*/            OPC_MoveParent,
/*7918*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*7920*/            OPC_EmitConvertToTarget, 2,
/*7922*/            OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*7925*/            OPC_EmitInteger, MVT::i32, 14, 
/*7928*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7931*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                    // Dst: (SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*7942*/          /*Scope*/ 33, /*->7976*/
/*7943*/            OPC_CheckPredicate, 11, // Predicate_imm8_or_16
/*7945*/            OPC_MoveParent,
/*7946*/            OPC_MoveParent,
/*7947*/            OPC_MoveChild1,
/*7948*/            OPC_CheckValueType, MVT::i16,
/*7950*/            OPC_MoveParent,
/*7951*/            OPC_MoveParent,
/*7952*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*7954*/            OPC_EmitConvertToTarget, 2,
/*7956*/            OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*7959*/            OPC_EmitInteger, MVT::i32, 14, 
/*7962*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7965*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAH), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), i16:Other)) - Complexity = 13
                    // Dst: (SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*7976*/          /*Scope*/ 33, /*->8010*/
/*7977*/            OPC_CheckPredicate, 10, // Predicate_rot_imm
/*7979*/            OPC_MoveParent,
/*7980*/            OPC_MoveParent,
/*7981*/            OPC_MoveChild1,
/*7982*/            OPC_CheckValueType, MVT::i8,
/*7984*/            OPC_MoveParent,
/*7985*/            OPC_MoveParent,
/*7986*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*7988*/            OPC_EmitConvertToTarget, 2,
/*7990*/            OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*7993*/            OPC_EmitInteger, MVT::i32, 14, 
/*7996*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7999*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*8010*/          /*Scope*/ 33, /*->8044*/
/*8011*/            OPC_CheckPredicate, 11, // Predicate_imm8_or_16
/*8013*/            OPC_MoveParent,
/*8014*/            OPC_MoveParent,
/*8015*/            OPC_MoveChild1,
/*8016*/            OPC_CheckValueType, MVT::i16,
/*8018*/            OPC_MoveParent,
/*8019*/            OPC_MoveParent,
/*8020*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*8022*/            OPC_EmitConvertToTarget, 2,
/*8024*/            OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*8027*/            OPC_EmitInteger, MVT::i32, 14, 
/*8030*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8033*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), i16:Other)) - Complexity = 13
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*8044*/          0, /*End of Scope*/
/*8045*/        0, // EndSwitchOpcode
/*8046*/      /*Scope*/ 40|128,2/*296*/, /*->8344*/
/*8048*/        OPC_MoveChild0,
/*8049*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*8052*/        OPC_MoveChild0,
/*8053*/        OPC_SwitchOpcode /*2 cases */, 3|128,1/*131*/, TARGET_VAL(ISD::ROTR),// ->8189
/*8058*/          OPC_RecordChild0, // #0 = $Rm
/*8059*/          OPC_RecordChild1, // #1 = $rot
/*8060*/          OPC_MoveChild1,
/*8061*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8064*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*8066*/          OPC_CheckType, MVT::i32,
/*8068*/          OPC_MoveParent,
/*8069*/          OPC_MoveParent,
/*8070*/          OPC_MoveChild1,
/*8071*/          OPC_Scope, 57, /*->8130*/ // 2 children in Scope
/*8073*/            OPC_CheckValueType, MVT::i8,
/*8075*/            OPC_MoveParent,
/*8076*/            OPC_MoveParent,
/*8077*/            OPC_RecordChild1, // #2 = $Rn
/*8078*/            OPC_Scope, 24, /*->8104*/ // 2 children in Scope
/*8080*/              OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*8082*/              OPC_EmitConvertToTarget, 1,
/*8084*/              OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*8087*/              OPC_EmitInteger, MVT::i32, 14, 
/*8090*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8093*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAB), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), GPR:i32:$Rn) - Complexity = 13
                      // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*8104*/            /*Scope*/ 24, /*->8129*/
/*8105*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*8107*/              OPC_EmitConvertToTarget, 1,
/*8109*/              OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*8112*/              OPC_EmitInteger, MVT::i32, 14, 
/*8115*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8118*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAB), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), rGPR:i32:$Rn) - Complexity = 13
                      // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*8129*/            0, /*End of Scope*/
/*8130*/          /*Scope*/ 57, /*->8188*/
/*8131*/            OPC_CheckValueType, MVT::i16,
/*8133*/            OPC_MoveParent,
/*8134*/            OPC_MoveParent,
/*8135*/            OPC_RecordChild1, // #2 = $Rn
/*8136*/            OPC_Scope, 24, /*->8162*/ // 2 children in Scope
/*8138*/              OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*8140*/              OPC_EmitConvertToTarget, 1,
/*8142*/              OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*8145*/              OPC_EmitInteger, MVT::i32, 14, 
/*8148*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8151*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAH), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), GPR:i32:$Rn) - Complexity = 13
                      // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*8162*/            /*Scope*/ 24, /*->8187*/
/*8163*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*8165*/              OPC_EmitConvertToTarget, 1,
/*8167*/              OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*8170*/              OPC_EmitInteger, MVT::i32, 14, 
/*8173*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8176*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), rGPR:i32:$Rn) - Complexity = 13
                      // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*8187*/            0, /*End of Scope*/
/*8188*/          0, /*End of Scope*/
/*8189*/        /*SwitchOpcode*/ 22|128,1/*150*/, TARGET_VAL(ISD::SRL),// ->8343
/*8193*/          OPC_RecordChild0, // #0 = $Rm
/*8194*/          OPC_RecordChild1, // #1 = $rot
/*8195*/          OPC_MoveChild1,
/*8196*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8199*/          OPC_CheckType, MVT::i32,
/*8201*/          OPC_Scope, 34, /*->8237*/ // 4 children in Scope
/*8203*/            OPC_CheckPredicate, 10, // Predicate_rot_imm
/*8205*/            OPC_MoveParent,
/*8206*/            OPC_MoveParent,
/*8207*/            OPC_MoveChild1,
/*8208*/            OPC_CheckValueType, MVT::i8,
/*8210*/            OPC_MoveParent,
/*8211*/            OPC_MoveParent,
/*8212*/            OPC_RecordChild1, // #2 = $Rn
/*8213*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*8215*/            OPC_EmitConvertToTarget, 1,
/*8217*/            OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*8220*/            OPC_EmitInteger, MVT::i32, 14, 
/*8223*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8226*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAB), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (add:i32 (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), rGPR:i32:$Rn) - Complexity = 13
                    // Dst: (SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*8237*/          /*Scope*/ 34, /*->8272*/
/*8238*/            OPC_CheckPredicate, 11, // Predicate_imm8_or_16
/*8240*/            OPC_MoveParent,
/*8241*/            OPC_MoveParent,
/*8242*/            OPC_MoveChild1,
/*8243*/            OPC_CheckValueType, MVT::i16,
/*8245*/            OPC_MoveParent,
/*8246*/            OPC_MoveParent,
/*8247*/            OPC_RecordChild1, // #2 = $Rn
/*8248*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*8250*/            OPC_EmitConvertToTarget, 1,
/*8252*/            OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*8255*/            OPC_EmitInteger, MVT::i32, 14, 
/*8258*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8261*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAH), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (add:i32 (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), i16:Other), rGPR:i32:$Rn) - Complexity = 13
                    // Dst: (SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*8272*/          /*Scope*/ 34, /*->8307*/
/*8273*/            OPC_CheckPredicate, 10, // Predicate_rot_imm
/*8275*/            OPC_MoveParent,
/*8276*/            OPC_MoveParent,
/*8277*/            OPC_MoveChild1,
/*8278*/            OPC_CheckValueType, MVT::i8,
/*8280*/            OPC_MoveParent,
/*8281*/            OPC_MoveParent,
/*8282*/            OPC_RecordChild1, // #2 = $Rn
/*8283*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*8285*/            OPC_EmitConvertToTarget, 1,
/*8287*/            OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*8290*/            OPC_EmitInteger, MVT::i32, 14, 
/*8293*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8296*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAB), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (add:i32 (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), rGPR:i32:$Rn) - Complexity = 13
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*8307*/          /*Scope*/ 34, /*->8342*/
/*8308*/            OPC_CheckPredicate, 11, // Predicate_imm8_or_16
/*8310*/            OPC_MoveParent,
/*8311*/            OPC_MoveParent,
/*8312*/            OPC_MoveChild1,
/*8313*/            OPC_CheckValueType, MVT::i16,
/*8315*/            OPC_MoveParent,
/*8316*/            OPC_MoveParent,
/*8317*/            OPC_RecordChild1, // #2 = $Rn
/*8318*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*8320*/            OPC_EmitConvertToTarget, 1,
/*8322*/            OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*8325*/            OPC_EmitInteger, MVT::i32, 14, 
/*8328*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8331*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (add:i32 (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), i16:Other), rGPR:i32:$Rn) - Complexity = 13
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*8342*/          0, /*End of Scope*/
/*8343*/        0, // EndSwitchOpcode
/*8344*/      /*Scope*/ 55|128,1/*183*/, /*->8529*/
/*8346*/        OPC_RecordChild0, // #0 = $Rn
/*8347*/        OPC_Scope, 29, /*->8378*/ // 5 children in Scope
/*8349*/          OPC_RecordChild1, // #1 = $shift
/*8350*/          OPC_CheckType, MVT::i32,
/*8352*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*8354*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*8357*/          OPC_EmitInteger, MVT::i32, 14, 
/*8360*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8363*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8366*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::ADDrsi), 0,
                      MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*8378*/        /*Scope*/ 44, /*->8423*/
/*8379*/          OPC_MoveChild1,
/*8380*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*8383*/          OPC_MoveChild0,
/*8384*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*8387*/          OPC_RecordChild0, // #1 = $Rn
/*8388*/          OPC_MoveChild1,
/*8389*/          OPC_CheckValueType, MVT::i16,
/*8391*/          OPC_MoveParent,
/*8392*/          OPC_MoveParent,
/*8393*/          OPC_MoveChild1,
/*8394*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*8397*/          OPC_RecordChild0, // #2 = $Rm
/*8398*/          OPC_MoveChild1,
/*8399*/          OPC_CheckValueType, MVT::i16,
/*8401*/          OPC_MoveParent,
/*8402*/          OPC_MoveParent,
/*8403*/          OPC_MoveParent,
/*8404*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*8406*/          OPC_EmitInteger, MVT::i32, 14, 
/*8409*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8412*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABB), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 12
                  // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*8423*/        /*Scope*/ 29, /*->8453*/
/*8424*/          OPC_RecordChild1, // #1 = $ShiftedRm
/*8425*/          OPC_CheckType, MVT::i32,
/*8427*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*8429*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*8432*/          OPC_EmitInteger, MVT::i32, 14, 
/*8435*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8438*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8441*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ADDrs), 0,
                      MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (add:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*8453*/        /*Scope*/ 44, /*->8498*/
/*8454*/          OPC_MoveChild1,
/*8455*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*8458*/          OPC_MoveChild0,
/*8459*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*8462*/          OPC_RecordChild0, // #1 = $Rn
/*8463*/          OPC_MoveChild1,
/*8464*/          OPC_CheckValueType, MVT::i16,
/*8466*/          OPC_MoveParent,
/*8467*/          OPC_MoveParent,
/*8468*/          OPC_MoveChild1,
/*8469*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*8472*/          OPC_RecordChild0, // #2 = $Rm
/*8473*/          OPC_MoveChild1,
/*8474*/          OPC_CheckValueType, MVT::i16,
/*8476*/          OPC_MoveParent,
/*8477*/          OPC_MoveParent,
/*8478*/          OPC_MoveParent,
/*8479*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*8481*/          OPC_EmitInteger, MVT::i32, 14, 
/*8484*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8487*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABB), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 12
                  // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*8498*/        /*Scope*/ 29, /*->8528*/
/*8499*/          OPC_RecordChild1, // #1 = $Rn
/*8500*/          OPC_CheckType, MVT::i32,
/*8502*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*8504*/          OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*8507*/          OPC_EmitInteger, MVT::i32, 14, 
/*8510*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8513*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8516*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::ADDrsi), 0,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (add:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*8528*/        0, /*End of Scope*/
/*8529*/      /*Scope*/ 45, /*->8575*/
/*8530*/        OPC_MoveChild0,
/*8531*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*8534*/        OPC_MoveChild0,
/*8535*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*8538*/        OPC_RecordChild0, // #0 = $Rn
/*8539*/        OPC_MoveChild1,
/*8540*/        OPC_CheckValueType, MVT::i16,
/*8542*/        OPC_MoveParent,
/*8543*/        OPC_MoveParent,
/*8544*/        OPC_MoveChild1,
/*8545*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*8548*/        OPC_RecordChild0, // #1 = $Rm
/*8549*/        OPC_MoveChild1,
/*8550*/        OPC_CheckValueType, MVT::i16,
/*8552*/        OPC_MoveParent,
/*8553*/        OPC_MoveParent,
/*8554*/        OPC_MoveParent,
/*8555*/        OPC_RecordChild1, // #2 = $Ra
/*8556*/        OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*8558*/        OPC_EmitInteger, MVT::i32, 14, 
/*8561*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8564*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABB), 0,
                    MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), GPR:i32:$Ra) - Complexity = 12
                // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*8575*/      /*Scope*/ 30, /*->8606*/
/*8576*/        OPC_RecordChild0, // #0 = $ShiftedRm
/*8577*/        OPC_RecordChild1, // #1 = $Rn
/*8578*/        OPC_CheckType, MVT::i32,
/*8580*/        OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*8582*/        OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*8585*/        OPC_EmitInteger, MVT::i32, 14, 
/*8588*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8591*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8594*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ADDrs), 0,
                    MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (add:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
                // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*8606*/      /*Scope*/ 45, /*->8652*/
/*8607*/        OPC_MoveChild0,
/*8608*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*8611*/        OPC_MoveChild0,
/*8612*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*8615*/        OPC_RecordChild0, // #0 = $Rn
/*8616*/        OPC_MoveChild1,
/*8617*/        OPC_CheckValueType, MVT::i16,
/*8619*/        OPC_MoveParent,
/*8620*/        OPC_MoveParent,
/*8621*/        OPC_MoveChild1,
/*8622*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*8625*/        OPC_RecordChild0, // #1 = $Rm
/*8626*/        OPC_MoveChild1,
/*8627*/        OPC_CheckValueType, MVT::i16,
/*8629*/        OPC_MoveParent,
/*8630*/        OPC_MoveParent,
/*8631*/        OPC_MoveParent,
/*8632*/        OPC_RecordChild1, // #2 = $Ra
/*8633*/        OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*8635*/        OPC_EmitInteger, MVT::i32, 14, 
/*8638*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8641*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABB), 0,
                    MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), rGPR:i32:$Ra) - Complexity = 12
                // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*8652*/      /*Scope*/ 115, /*->8768*/
/*8653*/        OPC_RecordChild0, // #0 = $acc
/*8654*/        OPC_Scope, 36, /*->8692*/ // 3 children in Scope
/*8656*/          OPC_MoveChild1,
/*8657*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*8660*/          OPC_RecordChild0, // #1 = $a
/*8661*/          OPC_MoveChild0,
/*8662*/          OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*8664*/          OPC_MoveParent,
/*8665*/          OPC_RecordChild1, // #2 = $b
/*8666*/          OPC_MoveChild1,
/*8667*/          OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*8669*/          OPC_MoveParent,
/*8670*/          OPC_MoveParent,
/*8671*/          OPC_CheckType, MVT::i32,
/*8673*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*8675*/          OPC_EmitInteger, MVT::i32, 14, 
/*8678*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8681*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABB), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 8
                  // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*8692*/        /*Scope*/ 37, /*->8730*/
/*8693*/          OPC_RecordChild1, // #1 = $imm
/*8694*/          OPC_MoveChild1,
/*8695*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8698*/          OPC_CheckPredicate, 13, // Predicate_imm1_255_neg
/*8700*/          OPC_MoveParent,
/*8701*/          OPC_CheckType, MVT::i32,
/*8703*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*8705*/          OPC_EmitConvertToTarget, 1,
/*8707*/          OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*8710*/          OPC_EmitInteger, MVT::i32, 14, 
/*8713*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8716*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8719*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm1_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm1_255_neg>>:$imm))
/*8730*/        /*Scope*/ 36, /*->8767*/
/*8731*/          OPC_MoveChild1,
/*8732*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*8735*/          OPC_RecordChild0, // #1 = $Rn
/*8736*/          OPC_MoveChild0,
/*8737*/          OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*8739*/          OPC_MoveParent,
/*8740*/          OPC_RecordChild1, // #2 = $Rm
/*8741*/          OPC_MoveChild1,
/*8742*/          OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*8744*/          OPC_MoveParent,
/*8745*/          OPC_MoveParent,
/*8746*/          OPC_CheckType, MVT::i32,
/*8748*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*8750*/          OPC_EmitInteger, MVT::i32, 14, 
/*8753*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8756*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABB), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$Rn, GPR:i32<<P:Predicate_sext_16_node>>:$Rm)) - Complexity = 8
                  // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*8767*/        0, /*End of Scope*/
/*8768*/      /*Scope*/ 60, /*->8829*/
/*8769*/        OPC_MoveChild0,
/*8770*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*8773*/        OPC_RecordChild0, // #0 = $a
/*8774*/        OPC_MoveChild0,
/*8775*/        OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*8777*/        OPC_MoveParent,
/*8778*/        OPC_RecordChild1, // #1 = $b
/*8779*/        OPC_MoveChild1,
/*8780*/        OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*8782*/        OPC_MoveParent,
/*8783*/        OPC_MoveParent,
/*8784*/        OPC_RecordChild1, // #2 = $acc
/*8785*/        OPC_CheckType, MVT::i32,
/*8787*/        OPC_Scope, 19, /*->8808*/ // 2 children in Scope
/*8789*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*8791*/          OPC_EmitInteger, MVT::i32, 14, 
/*8794*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8797*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), GPR:i32:$acc) - Complexity = 8
                  // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*8808*/        /*Scope*/ 19, /*->8828*/
/*8809*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*8811*/          OPC_EmitInteger, MVT::i32, 14, 
/*8814*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8817*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$Rn, GPR:i32<<P:Predicate_sext_16_node>>:$Rm), rGPR:i32:$Ra) - Complexity = 8
                  // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*8828*/        0, /*End of Scope*/
/*8829*/      /*Scope*/ 25|128,3/*409*/, /*->9240*/
/*8831*/        OPC_RecordChild0, // #0 = $Rn
/*8832*/        OPC_RecordChild1, // #1 = $imm
/*8833*/        OPC_MoveChild1,
/*8834*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8837*/        OPC_Scope, 29, /*->8868*/ // 11 children in Scope
/*8839*/          OPC_CheckPredicate, 7, // Predicate_mod_imm
/*8841*/          OPC_MoveParent,
/*8842*/          OPC_CheckType, MVT::i32,
/*8844*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*8846*/          OPC_EmitConvertToTarget, 1,
/*8848*/          OPC_EmitInteger, MVT::i32, 14, 
/*8851*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8854*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8857*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::ADDri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (ADDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*8868*/        /*Scope*/ 32, /*->8901*/
/*8869*/          OPC_CheckPredicate, 14, // Predicate_mod_imm_neg
/*8871*/          OPC_MoveParent,
/*8872*/          OPC_CheckType, MVT::i32,
/*8874*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*8876*/          OPC_EmitConvertToTarget, 1,
/*8878*/          OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*8881*/          OPC_EmitInteger, MVT::i32, 14, 
/*8884*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8887*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8890*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SUBri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*8901*/        /*Scope*/ 29, /*->8931*/
/*8902*/          OPC_CheckPredicate, 15, // Predicate_imm0_7
/*8904*/          OPC_MoveParent,
/*8905*/          OPC_CheckType, MVT::i32,
/*8907*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*8909*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*8912*/          OPC_EmitConvertToTarget, 1,
/*8914*/          OPC_EmitInteger, MVT::i32, 14, 
/*8917*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8920*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::tADDi3), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7>>:$imm3) - Complexity = 7
                  // Dst: (tADDi3:i32 tGPR:i32:$Rm, (imm:i32):$imm3)
/*8931*/        /*Scope*/ 29, /*->8961*/
/*8932*/          OPC_CheckPredicate, 16, // Predicate_imm8_255
/*8934*/          OPC_MoveParent,
/*8935*/          OPC_CheckType, MVT::i32,
/*8937*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*8939*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*8942*/          OPC_EmitConvertToTarget, 1,
/*8944*/          OPC_EmitInteger, MVT::i32, 14, 
/*8947*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8950*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::tADDi8), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255>>:$imm8) - Complexity = 7
                  // Dst: (tADDi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*8961*/        /*Scope*/ 32, /*->8994*/
/*8962*/          OPC_CheckPredicate, 17, // Predicate_imm0_7_neg
/*8964*/          OPC_MoveParent,
/*8965*/          OPC_CheckType, MVT::i32,
/*8967*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*8969*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*8972*/          OPC_EmitConvertToTarget, 1,
/*8974*/          OPC_EmitNodeXForm, 3, 3, // imm_neg_XFORM
/*8977*/          OPC_EmitInteger, MVT::i32, 14, 
/*8980*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8983*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::tSUBi3), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$imm3) - Complexity = 7
                  // Dst: (tSUBi3:i32 tGPR:i32:$Rm, (imm_neg_XFORM:i32 (imm:i32):$imm3))
/*8994*/        /*Scope*/ 32, /*->9027*/
/*8995*/          OPC_CheckPredicate, 18, // Predicate_imm8_255_neg
/*8997*/          OPC_MoveParent,
/*8998*/          OPC_CheckType, MVT::i32,
/*9000*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*9002*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*9005*/          OPC_EmitConvertToTarget, 1,
/*9007*/          OPC_EmitNodeXForm, 3, 3, // imm_neg_XFORM
/*9010*/          OPC_EmitInteger, MVT::i32, 14, 
/*9013*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9016*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::tSUBi8), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$imm8) - Complexity = 7
                  // Dst: (tSUBi8:i32 tGPR:i32:$Rn, (imm_neg_XFORM:i32 (imm:i32):$imm8))
/*9027*/        /*Scope*/ 29, /*->9057*/
/*9028*/          OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*9030*/          OPC_MoveParent,
/*9031*/          OPC_CheckType, MVT::i32,
/*9033*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*9035*/          OPC_EmitConvertToTarget, 1,
/*9037*/          OPC_EmitInteger, MVT::i32, 14, 
/*9040*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9043*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9046*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ADDri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (add:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ADDri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*9057*/        /*Scope*/ 25, /*->9083*/
/*9058*/          OPC_CheckPredicate, 19, // Predicate_imm0_4095
/*9060*/          OPC_MoveParent,
/*9061*/          OPC_CheckType, MVT::i32,
/*9063*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*9065*/          OPC_EmitConvertToTarget, 1,
/*9067*/          OPC_EmitInteger, MVT::i32, 14, 
/*9070*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9073*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ADDri12), 0,
                      MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                  // Dst: (t2ADDri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*9083*/        /*Scope*/ 32, /*->9116*/
/*9084*/          OPC_CheckPredicate, 20, // Predicate_t2_so_imm_neg
/*9086*/          OPC_MoveParent,
/*9087*/          OPC_CheckType, MVT::i32,
/*9089*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*9091*/          OPC_EmitConvertToTarget, 1,
/*9093*/          OPC_EmitNodeXForm, 4, 2, // t2_so_imm_neg_XFORM
/*9096*/          OPC_EmitInteger, MVT::i32, 14, 
/*9099*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9102*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9105*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*9116*/        /*Scope*/ 28, /*->9145*/
/*9117*/          OPC_CheckPredicate, 21, // Predicate_imm0_4095_neg
/*9119*/          OPC_MoveParent,
/*9120*/          OPC_CheckType, MVT::i32,
/*9122*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*9124*/          OPC_EmitConvertToTarget, 1,
/*9126*/          OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*9129*/          OPC_EmitInteger, MVT::i32, 14, 
/*9132*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9135*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBri12), 0,
                      MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_4095_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri12:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_4095_neg>>:$imm))
/*9145*/        /*Scope*/ 93, /*->9239*/
/*9146*/          OPC_CheckPredicate, 22, // Predicate_imm0_65535_neg
/*9148*/          OPC_MoveParent,
/*9149*/          OPC_CheckType, MVT::i32,
/*9151*/          OPC_Scope, 42, /*->9195*/ // 2 children in Scope
/*9153*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*9155*/            OPC_EmitConvertToTarget, 1,
/*9157*/            OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*9160*/            OPC_EmitInteger, MVT::i32, 14, 
/*9163*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9166*/            OPC_EmitNode1, TARGET_VAL(ARM::MOVi16), 0,
                        MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*9175*/            OPC_EmitInteger, MVT::i32, 14, 
/*9178*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9181*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9184*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SUBrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 6, 7, 8, 9, 
                    // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (SUBrr:i32 GPR:i32:$src, (MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*9195*/          /*Scope*/ 42, /*->9238*/
/*9196*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*9198*/            OPC_EmitConvertToTarget, 1,
/*9200*/            OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*9203*/            OPC_EmitInteger, MVT::i32, 14, 
/*9206*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9209*/            OPC_EmitNode1, TARGET_VAL(ARM::t2MOVi16), 0,
                        MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*9218*/            OPC_EmitInteger, MVT::i32, 14, 
/*9221*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9224*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9227*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 6, 7, 8, 9, 
                    // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (t2SUBrr:i32 GPR:i32:$src, (t2MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*9238*/          0, /*End of Scope*/
/*9239*/        0, /*End of Scope*/
/*9240*/      /*Scope*/ 90, /*->9331*/
/*9241*/        OPC_MoveChild0,
/*9242*/        OPC_SwitchOpcode /*2 cases */, 56, TARGET_VAL(ISD::MUL),// ->9302
/*9246*/          OPC_RecordChild0, // #0 = $Rn
/*9247*/          OPC_RecordChild1, // #1 = $Rm
/*9248*/          OPC_MoveParent,
/*9249*/          OPC_RecordChild1, // #2 = $Ra
/*9250*/          OPC_CheckType, MVT::i32,
/*9252*/          OPC_Scope, 23, /*->9277*/ // 2 children in Scope
/*9254*/            OPC_CheckPatternPredicate, 10, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*9256*/            OPC_EmitInteger, MVT::i32, 14, 
/*9259*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9262*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9265*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::MLA), 0,
                        MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                    // Src: (add:i32 (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm), GPRnopc:i32:$Ra) - Complexity = 6
                    // Dst: (MLA:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*9277*/          /*Scope*/ 23, /*->9301*/
/*9278*/            OPC_CheckPatternPredicate, 11, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*9280*/            OPC_EmitInteger, MVT::i32, 14, 
/*9283*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9286*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9289*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::MLAv5), 0,
                        MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                    // Src: (add:i32 (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm), GPRnopc:i32:$Ra) - Complexity = 6
                    // Dst: (MLAv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*9301*/          0, /*End of Scope*/
/*9302*/        /*SwitchOpcode*/ 25, TARGET_VAL(ISD::MULHS),// ->9330
/*9305*/          OPC_RecordChild0, // #0 = $Rn
/*9306*/          OPC_RecordChild1, // #1 = $Rm
/*9307*/          OPC_MoveParent,
/*9308*/          OPC_RecordChild1, // #2 = $Ra
/*9309*/          OPC_CheckType, MVT::i32,
/*9311*/          OPC_CheckPatternPredicate, 10, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*9313*/          OPC_EmitInteger, MVT::i32, 14, 
/*9316*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9319*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMMLA), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*9330*/        0, // EndSwitchOpcode
/*9331*/      /*Scope*/ 119, /*->9451*/
/*9332*/        OPC_RecordChild0, // #0 = $Ra
/*9333*/        OPC_MoveChild1,
/*9334*/        OPC_SwitchOpcode /*3 cases */, 24, TARGET_VAL(ARMISD::SMULWB),// ->9362
/*9338*/          OPC_RecordChild0, // #1 = $Rn
/*9339*/          OPC_RecordChild1, // #2 = $Rm
/*9340*/          OPC_MoveParent,
/*9341*/          OPC_CheckType, MVT::i32,
/*9343*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*9345*/          OPC_EmitInteger, MVT::i32, 14, 
/*9348*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9351*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLAWB), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (ARMsmulwb:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)) - Complexity = 6
                  // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*9362*/        /*SwitchOpcode*/ 24, TARGET_VAL(ARMISD::SMULWT),// ->9389
/*9365*/          OPC_RecordChild0, // #1 = $Rn
/*9366*/          OPC_RecordChild1, // #2 = $Rm
/*9367*/          OPC_MoveParent,
/*9368*/          OPC_CheckType, MVT::i32,
/*9370*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*9372*/          OPC_EmitInteger, MVT::i32, 14, 
/*9375*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9378*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLAWT), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (ARMsmulwt:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)) - Complexity = 6
                  // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*9389*/        /*SwitchOpcode*/ 58, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->9450
/*9392*/          OPC_RecordChild0, // #1 = $Rm
/*9393*/          OPC_MoveChild1,
/*9394*/          OPC_Scope, 26, /*->9422*/ // 2 children in Scope
/*9396*/            OPC_CheckValueType, MVT::i8,
/*9398*/            OPC_MoveParent,
/*9399*/            OPC_MoveParent,
/*9400*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*9402*/            OPC_EmitInteger, MVT::i32, 0, 
/*9405*/            OPC_EmitInteger, MVT::i32, 14, 
/*9408*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9411*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other)) - Complexity = 6
                    // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*9422*/          /*Scope*/ 26, /*->9449*/
/*9423*/            OPC_CheckValueType, MVT::i16,
/*9425*/            OPC_MoveParent,
/*9426*/            OPC_MoveParent,
/*9427*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*9429*/            OPC_EmitInteger, MVT::i32, 0, 
/*9432*/            OPC_EmitInteger, MVT::i32, 14, 
/*9435*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9438*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAH), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)) - Complexity = 6
                    // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*9449*/          0, /*End of Scope*/
/*9450*/        0, // EndSwitchOpcode
/*9451*/      /*Scope*/ 59, /*->9511*/
/*9452*/        OPC_MoveChild0,
/*9453*/        OPC_SwitchOpcode /*2 cases */, 25, TARGET_VAL(ISD::MUL),// ->9482
/*9457*/          OPC_RecordChild0, // #0 = $Rn
/*9458*/          OPC_RecordChild1, // #1 = $Rm
/*9459*/          OPC_MoveParent,
/*9460*/          OPC_RecordChild1, // #2 = $Ra
/*9461*/          OPC_CheckType, MVT::i32,
/*9463*/          OPC_CheckPatternPredicate, 12, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*9465*/          OPC_EmitInteger, MVT::i32, 14, 
/*9468*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9471*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MLA), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm), rGPR:i32:$Ra) - Complexity = 6
                  // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*9482*/        /*SwitchOpcode*/ 25, TARGET_VAL(ISD::MULHS),// ->9510
/*9485*/          OPC_RecordChild0, // #0 = $Rm
/*9486*/          OPC_RecordChild1, // #1 = $Rn
/*9487*/          OPC_MoveParent,
/*9488*/          OPC_RecordChild1, // #2 = $Ra
/*9489*/          OPC_CheckType, MVT::i32,
/*9491*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*9493*/          OPC_EmitInteger, MVT::i32, 14, 
/*9496*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9499*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMMLA), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn), rGPR:i32:$Ra) - Complexity = 6
                  // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*9510*/        0, // EndSwitchOpcode
/*9511*/      /*Scope*/ 76|128,1/*204*/, /*->9717*/
/*9513*/        OPC_RecordChild0, // #0 = $Ra
/*9514*/        OPC_MoveChild1,
/*9515*/        OPC_SwitchOpcode /*5 cases */, 24, TARGET_VAL(ARMISD::SMULWB),// ->9543
/*9519*/          OPC_RecordChild0, // #1 = $Rn
/*9520*/          OPC_RecordChild1, // #2 = $Rm
/*9521*/          OPC_MoveParent,
/*9522*/          OPC_CheckType, MVT::i32,
/*9524*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*9526*/          OPC_EmitInteger, MVT::i32, 14, 
/*9529*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9532*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLAWB), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (ARMsmulwb:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                  // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*9543*/        /*SwitchOpcode*/ 24, TARGET_VAL(ARMISD::SMULWT),// ->9570
/*9546*/          OPC_RecordChild0, // #1 = $Rn
/*9547*/          OPC_RecordChild1, // #2 = $Rm
/*9548*/          OPC_MoveParent,
/*9549*/          OPC_CheckType, MVT::i32,
/*9551*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*9553*/          OPC_EmitInteger, MVT::i32, 14, 
/*9556*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9559*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLAWT), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (ARMsmulwt:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                  // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*9570*/        /*SwitchOpcode*/ 58, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->9631
/*9573*/          OPC_RecordChild0, // #1 = $Rm
/*9574*/          OPC_MoveChild1,
/*9575*/          OPC_Scope, 26, /*->9603*/ // 2 children in Scope
/*9577*/            OPC_CheckValueType, MVT::i8,
/*9579*/            OPC_MoveParent,
/*9580*/            OPC_MoveParent,
/*9581*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*9583*/            OPC_EmitInteger, MVT::i32, 0, 
/*9586*/            OPC_EmitInteger, MVT::i32, 14, 
/*9589*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9592*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i8:Other)) - Complexity = 6
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*9603*/          /*Scope*/ 26, /*->9630*/
/*9604*/            OPC_CheckValueType, MVT::i16,
/*9606*/            OPC_MoveParent,
/*9607*/            OPC_MoveParent,
/*9608*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*9610*/            OPC_EmitInteger, MVT::i32, 0, 
/*9613*/            OPC_EmitInteger, MVT::i32, 14, 
/*9616*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9619*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 6
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*9630*/          0, /*End of Scope*/
/*9631*/        /*SwitchOpcode*/ 55, TARGET_VAL(ISD::MUL),// ->9689
/*9634*/          OPC_RecordChild0, // #1 = $Rn
/*9635*/          OPC_RecordChild1, // #2 = $Rm
/*9636*/          OPC_MoveParent,
/*9637*/          OPC_CheckType, MVT::i32,
/*9639*/          OPC_Scope, 23, /*->9664*/ // 2 children in Scope
/*9641*/            OPC_CheckPatternPredicate, 10, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*9643*/            OPC_EmitInteger, MVT::i32, 14, 
/*9646*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9649*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9652*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::MLA), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                    // Src: (add:i32 GPRnopc:i32:$Ra, (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)) - Complexity = 6
                    // Dst: (MLA:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*9664*/          /*Scope*/ 23, /*->9688*/
/*9665*/            OPC_CheckPatternPredicate, 11, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*9667*/            OPC_EmitInteger, MVT::i32, 14, 
/*9670*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9673*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9676*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::MLAv5), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                    // Src: (add:i32 GPRnopc:i32:$Ra, (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)) - Complexity = 6
                    // Dst: (MLAv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*9688*/          0, /*End of Scope*/
/*9689*/        /*SwitchOpcode*/ 24, TARGET_VAL(ISD::MULHS),// ->9716
/*9692*/          OPC_RecordChild0, // #1 = $Rn
/*9693*/          OPC_RecordChild1, // #2 = $Rm
/*9694*/          OPC_MoveParent,
/*9695*/          OPC_CheckType, MVT::i32,
/*9697*/          OPC_CheckPatternPredicate, 10, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*9699*/          OPC_EmitInteger, MVT::i32, 14, 
/*9702*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9705*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMMLA), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                  // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*9716*/        0, // EndSwitchOpcode
/*9717*/      /*Scope*/ 59, /*->9777*/
/*9718*/        OPC_MoveChild0,
/*9719*/        OPC_SwitchOpcode /*2 cases */, 25, TARGET_VAL(ARMISD::SMULWB),// ->9748
/*9723*/          OPC_RecordChild0, // #0 = $Rn
/*9724*/          OPC_RecordChild1, // #1 = $Rm
/*9725*/          OPC_MoveParent,
/*9726*/          OPC_RecordChild1, // #2 = $Ra
/*9727*/          OPC_CheckType, MVT::i32,
/*9729*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*9731*/          OPC_EmitInteger, MVT::i32, 14, 
/*9734*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9737*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLAWB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (ARMsmulwb:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*9748*/        /*SwitchOpcode*/ 25, TARGET_VAL(ARMISD::SMULWT),// ->9776
/*9751*/          OPC_RecordChild0, // #0 = $Rn
/*9752*/          OPC_RecordChild1, // #1 = $Rm
/*9753*/          OPC_MoveParent,
/*9754*/          OPC_RecordChild1, // #2 = $Ra
/*9755*/          OPC_CheckType, MVT::i32,
/*9757*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*9759*/          OPC_EmitInteger, MVT::i32, 14, 
/*9762*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9765*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLAWT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (ARMsmulwt:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*9776*/        0, // EndSwitchOpcode
/*9777*/      /*Scope*/ 58, /*->9836*/
/*9778*/        OPC_RecordChild0, // #0 = $Ra
/*9779*/        OPC_MoveChild1,
/*9780*/        OPC_SwitchOpcode /*2 cases */, 24, TARGET_VAL(ISD::MUL),// ->9808
/*9784*/          OPC_RecordChild0, // #1 = $Rn
/*9785*/          OPC_RecordChild1, // #2 = $Rm
/*9786*/          OPC_MoveParent,
/*9787*/          OPC_CheckType, MVT::i32,
/*9789*/          OPC_CheckPatternPredicate, 12, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*9791*/          OPC_EmitInteger, MVT::i32, 14, 
/*9794*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9797*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MLA), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                  // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*9808*/        /*SwitchOpcode*/ 24, TARGET_VAL(ISD::MULHS),// ->9835
/*9811*/          OPC_RecordChild0, // #1 = $Rm
/*9812*/          OPC_RecordChild1, // #2 = $Rn
/*9813*/          OPC_MoveParent,
/*9814*/          OPC_CheckType, MVT::i32,
/*9816*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*9818*/          OPC_EmitInteger, MVT::i32, 14, 
/*9821*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9824*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMMLA), 0,
                      MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)) - Complexity = 6
                  // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*9835*/        0, // EndSwitchOpcode
/*9836*/      /*Scope*/ 46|128,1/*174*/, /*->10012*/
/*9838*/        OPC_MoveChild0,
/*9839*/        OPC_SwitchOpcode /*3 cases */, 25, TARGET_VAL(ARMISD::SMULWB),// ->9868
/*9843*/          OPC_RecordChild0, // #0 = $Rn
/*9844*/          OPC_RecordChild1, // #1 = $Rm
/*9845*/          OPC_MoveParent,
/*9846*/          OPC_RecordChild1, // #2 = $Ra
/*9847*/          OPC_CheckType, MVT::i32,
/*9849*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*9851*/          OPC_EmitInteger, MVT::i32, 14, 
/*9854*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9857*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLAWB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (ARMsmulwb:i32 rGPR:i32:$Rn, rGPR:i32:$Rm), rGPR:i32:$Ra) - Complexity = 6
                  // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*9868*/        /*SwitchOpcode*/ 25, TARGET_VAL(ARMISD::SMULWT),// ->9896
/*9871*/          OPC_RecordChild0, // #0 = $Rn
/*9872*/          OPC_RecordChild1, // #1 = $Rm
/*9873*/          OPC_MoveParent,
/*9874*/          OPC_RecordChild1, // #2 = $Ra
/*9875*/          OPC_CheckType, MVT::i32,
/*9877*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*9879*/          OPC_EmitInteger, MVT::i32, 14, 
/*9882*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9885*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLAWT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (ARMsmulwt:i32 rGPR:i32:$Rn, rGPR:i32:$Rm), rGPR:i32:$Ra) - Complexity = 6
                  // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*9896*/        /*SwitchOpcode*/ 112, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->10011
/*9899*/          OPC_RecordChild0, // #0 = $Rm
/*9900*/          OPC_MoveChild1,
/*9901*/          OPC_Scope, 53, /*->9956*/ // 2 children in Scope
/*9903*/            OPC_CheckValueType, MVT::i8,
/*9905*/            OPC_MoveParent,
/*9906*/            OPC_MoveParent,
/*9907*/            OPC_RecordChild1, // #1 = $Rn
/*9908*/            OPC_Scope, 22, /*->9932*/ // 2 children in Scope
/*9910*/              OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*9912*/              OPC_EmitInteger, MVT::i32, 0, 
/*9915*/              OPC_EmitInteger, MVT::i32, 14, 
/*9918*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9921*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAB), 0,
                          MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other), GPR:i32:$Rn) - Complexity = 6
                      // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*9932*/            /*Scope*/ 22, /*->9955*/
/*9933*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*9935*/              OPC_EmitInteger, MVT::i32, 0, 
/*9938*/              OPC_EmitInteger, MVT::i32, 14, 
/*9941*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9944*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAB), 0,
                          MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i8:Other), rGPR:i32:$Rn) - Complexity = 6
                      // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*9955*/            0, /*End of Scope*/
/*9956*/          /*Scope*/ 53, /*->10010*/
/*9957*/            OPC_CheckValueType, MVT::i16,
/*9959*/            OPC_MoveParent,
/*9960*/            OPC_MoveParent,
/*9961*/            OPC_RecordChild1, // #1 = $Rn
/*9962*/            OPC_Scope, 22, /*->9986*/ // 2 children in Scope
/*9964*/              OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*9966*/              OPC_EmitInteger, MVT::i32, 0, 
/*9969*/              OPC_EmitInteger, MVT::i32, 14, 
/*9972*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9975*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAH), 0,
                          MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPR:i32:$Rn) - Complexity = 6
                      // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*9986*/            /*Scope*/ 22, /*->10009*/
/*9987*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*9989*/              OPC_EmitInteger, MVT::i32, 0, 
/*9992*/              OPC_EmitInteger, MVT::i32, 14, 
/*9995*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9998*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                          MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn) - Complexity = 6
                      // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*10009*/           0, /*End of Scope*/
/*10010*/         0, /*End of Scope*/
/*10011*/       0, // EndSwitchOpcode
/*10012*/     /*Scope*/ 37|128,2/*293*/, /*->10307*/
/*10014*/       OPC_RecordChild0, // #0 = $Rn
/*10015*/       OPC_Scope, 89, /*->10106*/ // 2 children in Scope
/*10017*/         OPC_RecordChild1, // #1 = $Rm
/*10018*/         OPC_CheckType, MVT::i32,
/*10020*/         OPC_Scope, 22, /*->10044*/ // 3 children in Scope
/*10022*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*10024*/           OPC_EmitInteger, MVT::i32, 14, 
/*10027*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10030*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10033*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::ADDrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (ADDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*10044*/         /*Scope*/ 22, /*->10067*/
/*10045*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*10047*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*10050*/           OPC_EmitInteger, MVT::i32, 14, 
/*10053*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10056*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tADDrr), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tADDrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*10067*/         /*Scope*/ 37, /*->10105*/
/*10068*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*10070*/           OPC_EmitInteger, MVT::i32, 14, 
/*10073*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10076*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10079*/           OPC_Scope, 11, /*->10092*/ // 2 children in Scope
/*10081*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ADDrr), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                      // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*10092*/           /*Scope*/ 11, /*->10104*/
/*10093*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ADDrr), 0,
                          MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (add:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                      // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*10104*/           0, /*End of Scope*/
/*10105*/         0, /*End of Scope*/
/*10106*/       /*Scope*/ 70|128,1/*198*/, /*->10306*/
/*10108*/         OPC_MoveChild1,
/*10109*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*10112*/         OPC_MoveChild0,
/*10113*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*10116*/         OPC_Scope, 93, /*->10211*/ // 2 children in Scope
/*10118*/           OPC_CheckChild0Integer, 47|128,4/*559*/, 
/*10121*/           OPC_RecordChild1, // #1 = $Vn
/*10122*/           OPC_Scope, 28, /*->10152*/ // 3 children in Scope
/*10124*/             OPC_CheckChild1Type, MVT::v8i8,
/*10126*/             OPC_RecordChild2, // #2 = $Vm
/*10127*/             OPC_CheckChild2Type, MVT::v8i8,
/*10129*/             OPC_MoveParent,
/*10130*/             OPC_MoveParent,
/*10131*/             OPC_CheckType, MVT::v8i16,
/*10133*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10135*/             OPC_EmitInteger, MVT::i32, 14, 
/*10138*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10141*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALsv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 559:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                      // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10152*/           /*Scope*/ 28, /*->10181*/
/*10153*/             OPC_CheckChild1Type, MVT::v4i16,
/*10155*/             OPC_RecordChild2, // #2 = $Vm
/*10156*/             OPC_CheckChild2Type, MVT::v4i16,
/*10158*/             OPC_MoveParent,
/*10159*/             OPC_MoveParent,
/*10160*/             OPC_CheckType, MVT::v4i32,
/*10162*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10164*/             OPC_EmitInteger, MVT::i32, 14, 
/*10167*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10170*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALsv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 559:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                      // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10181*/           /*Scope*/ 28, /*->10210*/
/*10182*/             OPC_CheckChild1Type, MVT::v2i32,
/*10184*/             OPC_RecordChild2, // #2 = $Vm
/*10185*/             OPC_CheckChild2Type, MVT::v2i32,
/*10187*/             OPC_MoveParent,
/*10188*/             OPC_MoveParent,
/*10189*/             OPC_CheckType, MVT::v2i64,
/*10191*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10193*/             OPC_EmitInteger, MVT::i32, 14, 
/*10196*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10199*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALsv2i64), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 559:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                      // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10210*/           0, /*End of Scope*/
/*10211*/         /*Scope*/ 93, /*->10305*/
/*10212*/           OPC_CheckChild0Integer, 48|128,4/*560*/, 
/*10215*/           OPC_RecordChild1, // #1 = $Vn
/*10216*/           OPC_Scope, 28, /*->10246*/ // 3 children in Scope
/*10218*/             OPC_CheckChild1Type, MVT::v8i8,
/*10220*/             OPC_RecordChild2, // #2 = $Vm
/*10221*/             OPC_CheckChild2Type, MVT::v8i8,
/*10223*/             OPC_MoveParent,
/*10224*/             OPC_MoveParent,
/*10225*/             OPC_CheckType, MVT::v8i16,
/*10227*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10229*/             OPC_EmitInteger, MVT::i32, 14, 
/*10232*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10235*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALuv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 560:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                      // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10246*/           /*Scope*/ 28, /*->10275*/
/*10247*/             OPC_CheckChild1Type, MVT::v4i16,
/*10249*/             OPC_RecordChild2, // #2 = $Vm
/*10250*/             OPC_CheckChild2Type, MVT::v4i16,
/*10252*/             OPC_MoveParent,
/*10253*/             OPC_MoveParent,
/*10254*/             OPC_CheckType, MVT::v4i32,
/*10256*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10258*/             OPC_EmitInteger, MVT::i32, 14, 
/*10261*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10264*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALuv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 560:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                      // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10275*/           /*Scope*/ 28, /*->10304*/
/*10276*/             OPC_CheckChild1Type, MVT::v2i32,
/*10278*/             OPC_RecordChild2, // #2 = $Vm
/*10279*/             OPC_CheckChild2Type, MVT::v2i32,
/*10281*/             OPC_MoveParent,
/*10282*/             OPC_MoveParent,
/*10283*/             OPC_CheckType, MVT::v2i64,
/*10285*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10287*/             OPC_EmitInteger, MVT::i32, 14, 
/*10290*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10293*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALuv2i64), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 560:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                      // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10304*/           0, /*End of Scope*/
/*10305*/         0, /*End of Scope*/
/*10306*/       0, /*End of Scope*/
/*10307*/     /*Scope*/ 76|128,1/*204*/, /*->10513*/
/*10309*/       OPC_MoveChild0,
/*10310*/       OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*10313*/       OPC_MoveChild0,
/*10314*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*10317*/       OPC_Scope, 96, /*->10415*/ // 2 children in Scope
/*10319*/         OPC_CheckChild0Integer, 47|128,4/*559*/, 
/*10322*/         OPC_RecordChild1, // #0 = $Vn
/*10323*/         OPC_Scope, 29, /*->10354*/ // 3 children in Scope
/*10325*/           OPC_CheckChild1Type, MVT::v8i8,
/*10327*/           OPC_RecordChild2, // #1 = $Vm
/*10328*/           OPC_CheckChild2Type, MVT::v8i8,
/*10330*/           OPC_MoveParent,
/*10331*/           OPC_MoveParent,
/*10332*/           OPC_RecordChild1, // #2 = $src1
/*10333*/           OPC_CheckType, MVT::v8i16,
/*10335*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10337*/           OPC_EmitInteger, MVT::i32, 14, 
/*10340*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10343*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 559:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10354*/         /*Scope*/ 29, /*->10384*/
/*10355*/           OPC_CheckChild1Type, MVT::v4i16,
/*10357*/           OPC_RecordChild2, // #1 = $Vm
/*10358*/           OPC_CheckChild2Type, MVT::v4i16,
/*10360*/           OPC_MoveParent,
/*10361*/           OPC_MoveParent,
/*10362*/           OPC_RecordChild1, // #2 = $src1
/*10363*/           OPC_CheckType, MVT::v4i32,
/*10365*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10367*/           OPC_EmitInteger, MVT::i32, 14, 
/*10370*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10373*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 559:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10384*/         /*Scope*/ 29, /*->10414*/
/*10385*/           OPC_CheckChild1Type, MVT::v2i32,
/*10387*/           OPC_RecordChild2, // #1 = $Vm
/*10388*/           OPC_CheckChild2Type, MVT::v2i32,
/*10390*/           OPC_MoveParent,
/*10391*/           OPC_MoveParent,
/*10392*/           OPC_RecordChild1, // #2 = $src1
/*10393*/           OPC_CheckType, MVT::v2i64,
/*10395*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10397*/           OPC_EmitInteger, MVT::i32, 14, 
/*10400*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10403*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALsv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 559:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                    // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10414*/         0, /*End of Scope*/
/*10415*/       /*Scope*/ 96, /*->10512*/
/*10416*/         OPC_CheckChild0Integer, 48|128,4/*560*/, 
/*10419*/         OPC_RecordChild1, // #0 = $Vn
/*10420*/         OPC_Scope, 29, /*->10451*/ // 3 children in Scope
/*10422*/           OPC_CheckChild1Type, MVT::v8i8,
/*10424*/           OPC_RecordChild2, // #1 = $Vm
/*10425*/           OPC_CheckChild2Type, MVT::v8i8,
/*10427*/           OPC_MoveParent,
/*10428*/           OPC_MoveParent,
/*10429*/           OPC_RecordChild1, // #2 = $src1
/*10430*/           OPC_CheckType, MVT::v8i16,
/*10432*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10434*/           OPC_EmitInteger, MVT::i32, 14, 
/*10437*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10440*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 560:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10451*/         /*Scope*/ 29, /*->10481*/
/*10452*/           OPC_CheckChild1Type, MVT::v4i16,
/*10454*/           OPC_RecordChild2, // #1 = $Vm
/*10455*/           OPC_CheckChild2Type, MVT::v4i16,
/*10457*/           OPC_MoveParent,
/*10458*/           OPC_MoveParent,
/*10459*/           OPC_RecordChild1, // #2 = $src1
/*10460*/           OPC_CheckType, MVT::v4i32,
/*10462*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10464*/           OPC_EmitInteger, MVT::i32, 14, 
/*10467*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10470*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 560:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10481*/         /*Scope*/ 29, /*->10511*/
/*10482*/           OPC_CheckChild1Type, MVT::v2i32,
/*10484*/           OPC_RecordChild2, // #1 = $Vm
/*10485*/           OPC_CheckChild2Type, MVT::v2i32,
/*10487*/           OPC_MoveParent,
/*10488*/           OPC_MoveParent,
/*10489*/           OPC_RecordChild1, // #2 = $src1
/*10490*/           OPC_CheckType, MVT::v2i64,
/*10492*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10494*/           OPC_EmitInteger, MVT::i32, 14, 
/*10497*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10500*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALuv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 560:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                    // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10511*/         0, /*End of Scope*/
/*10512*/       0, /*End of Scope*/
/*10513*/     /*Scope*/ 107|128,2/*363*/, /*->10878*/
/*10515*/       OPC_RecordChild0, // #0 = $src1
/*10516*/       OPC_MoveChild1,
/*10517*/       OPC_SwitchOpcode /*3 cases */, 47|128,1/*175*/, TARGET_VAL(ISD::MUL),// ->10697
/*10522*/         OPC_Scope, 2|128,1/*130*/, /*->10655*/ // 2 children in Scope
/*10525*/           OPC_RecordChild0, // #1 = $Vn
/*10526*/           OPC_MoveChild1,
/*10527*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10530*/           OPC_RecordChild0, // #2 = $Vm
/*10531*/           OPC_Scope, 60, /*->10593*/ // 2 children in Scope
/*10533*/             OPC_CheckChild0Type, MVT::v4i16,
/*10535*/             OPC_RecordChild1, // #3 = $lane
/*10536*/             OPC_MoveChild1,
/*10537*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10540*/             OPC_MoveParent,
/*10541*/             OPC_MoveParent,
/*10542*/             OPC_MoveParent,
/*10543*/             OPC_SwitchType /*2 cases */, 22, MVT::v4i16,// ->10568
/*10546*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10548*/               OPC_EmitConvertToTarget, 3,
/*10550*/               OPC_EmitInteger, MVT::i32, 14, 
/*10553*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10556*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i16), 0,
                            MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*10568*/             /*SwitchType*/ 22, MVT::v8i16,// ->10592
/*10570*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10572*/               OPC_EmitConvertToTarget, 3,
/*10574*/               OPC_EmitInteger, MVT::i32, 14, 
/*10577*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10580*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                            MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*10592*/             0, // EndSwitchType
/*10593*/           /*Scope*/ 60, /*->10654*/
/*10594*/             OPC_CheckChild0Type, MVT::v2i32,
/*10596*/             OPC_RecordChild1, // #3 = $lane
/*10597*/             OPC_MoveChild1,
/*10598*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10601*/             OPC_MoveParent,
/*10602*/             OPC_MoveParent,
/*10603*/             OPC_MoveParent,
/*10604*/             OPC_SwitchType /*2 cases */, 22, MVT::v2i32,// ->10629
/*10607*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10609*/               OPC_EmitConvertToTarget, 3,
/*10611*/               OPC_EmitInteger, MVT::i32, 14, 
/*10614*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10617*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv2i32), 0,
                            MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*10629*/             /*SwitchType*/ 22, MVT::v4i32,// ->10653
/*10631*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10633*/               OPC_EmitConvertToTarget, 3,
/*10635*/               OPC_EmitInteger, MVT::i32, 14, 
/*10638*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10641*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                            MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*10653*/             0, // EndSwitchType
/*10654*/           0, /*End of Scope*/
/*10655*/         /*Scope*/ 40, /*->10696*/
/*10656*/           OPC_MoveChild0,
/*10657*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10660*/           OPC_RecordChild0, // #1 = $Vm
/*10661*/           OPC_CheckChild0Type, MVT::v4i16,
/*10663*/           OPC_RecordChild1, // #2 = $lane
/*10664*/           OPC_MoveChild1,
/*10665*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10668*/           OPC_MoveParent,
/*10669*/           OPC_MoveParent,
/*10670*/           OPC_RecordChild1, // #3 = $Vn
/*10671*/           OPC_MoveParent,
/*10672*/           OPC_CheckType, MVT::v4i16,
/*10674*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10676*/           OPC_EmitConvertToTarget, 2,
/*10678*/           OPC_EmitInteger, MVT::i32, 14, 
/*10681*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10684*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i16), 0,
                        MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                    // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*10696*/         0, /*End of Scope*/
/*10697*/       /*SwitchOpcode*/ 87, TARGET_VAL(ARMISD::VMULLs),// ->10787
/*10700*/         OPC_RecordChild0, // #1 = $Vn
/*10701*/         OPC_Scope, 41, /*->10744*/ // 2 children in Scope
/*10703*/           OPC_CheckChild0Type, MVT::v4i16,
/*10705*/           OPC_MoveChild1,
/*10706*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10709*/           OPC_RecordChild0, // #2 = $Vm
/*10710*/           OPC_CheckChild0Type, MVT::v4i16,
/*10712*/           OPC_RecordChild1, // #3 = $lane
/*10713*/           OPC_MoveChild1,
/*10714*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10717*/           OPC_MoveParent,
/*10718*/           OPC_MoveParent,
/*10719*/           OPC_MoveParent,
/*10720*/           OPC_CheckType, MVT::v4i32,
/*10722*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10724*/           OPC_EmitConvertToTarget, 3,
/*10726*/           OPC_EmitInteger, MVT::i32, 14, 
/*10729*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10732*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*10744*/         /*Scope*/ 41, /*->10786*/
/*10745*/           OPC_CheckChild0Type, MVT::v2i32,
/*10747*/           OPC_MoveChild1,
/*10748*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10751*/           OPC_RecordChild0, // #2 = $Vm
/*10752*/           OPC_CheckChild0Type, MVT::v2i32,
/*10754*/           OPC_RecordChild1, // #3 = $lane
/*10755*/           OPC_MoveChild1,
/*10756*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10759*/           OPC_MoveParent,
/*10760*/           OPC_MoveParent,
/*10761*/           OPC_MoveParent,
/*10762*/           OPC_CheckType, MVT::v2i64,
/*10764*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10766*/           OPC_EmitConvertToTarget, 3,
/*10768*/           OPC_EmitInteger, MVT::i32, 14, 
/*10771*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10774*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*10786*/         0, /*End of Scope*/
/*10787*/       /*SwitchOpcode*/ 87, TARGET_VAL(ARMISD::VMULLu),// ->10877
/*10790*/         OPC_RecordChild0, // #1 = $Vn
/*10791*/         OPC_Scope, 41, /*->10834*/ // 2 children in Scope
/*10793*/           OPC_CheckChild0Type, MVT::v4i16,
/*10795*/           OPC_MoveChild1,
/*10796*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10799*/           OPC_RecordChild0, // #2 = $Vm
/*10800*/           OPC_CheckChild0Type, MVT::v4i16,
/*10802*/           OPC_RecordChild1, // #3 = $lane
/*10803*/           OPC_MoveChild1,
/*10804*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10807*/           OPC_MoveParent,
/*10808*/           OPC_MoveParent,
/*10809*/           OPC_MoveParent,
/*10810*/           OPC_CheckType, MVT::v4i32,
/*10812*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10814*/           OPC_EmitConvertToTarget, 3,
/*10816*/           OPC_EmitInteger, MVT::i32, 14, 
/*10819*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10822*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*10834*/         /*Scope*/ 41, /*->10876*/
/*10835*/           OPC_CheckChild0Type, MVT::v2i32,
/*10837*/           OPC_MoveChild1,
/*10838*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10841*/           OPC_RecordChild0, // #2 = $Vm
/*10842*/           OPC_CheckChild0Type, MVT::v2i32,
/*10844*/           OPC_RecordChild1, // #3 = $lane
/*10845*/           OPC_MoveChild1,
/*10846*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10849*/           OPC_MoveParent,
/*10850*/           OPC_MoveParent,
/*10851*/           OPC_MoveParent,
/*10852*/           OPC_CheckType, MVT::v2i64,
/*10854*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10856*/           OPC_EmitConvertToTarget, 3,
/*10858*/           OPC_EmitInteger, MVT::i32, 14, 
/*10861*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10864*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*10876*/         0, /*End of Scope*/
/*10877*/       0, // EndSwitchOpcode
/*10878*/     /*Scope*/ 90, /*->10969*/
/*10879*/       OPC_MoveChild0,
/*10880*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*10883*/       OPC_Scope, 41, /*->10926*/ // 2 children in Scope
/*10885*/         OPC_RecordChild0, // #0 = $Vn
/*10886*/         OPC_MoveChild1,
/*10887*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10890*/         OPC_RecordChild0, // #1 = $Vm
/*10891*/         OPC_CheckChild0Type, MVT::v4i16,
/*10893*/         OPC_RecordChild1, // #2 = $lane
/*10894*/         OPC_MoveChild1,
/*10895*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10898*/         OPC_MoveParent,
/*10899*/         OPC_MoveParent,
/*10900*/         OPC_MoveParent,
/*10901*/         OPC_RecordChild1, // #3 = $src1
/*10902*/         OPC_CheckType, MVT::v4i16,
/*10904*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10906*/         OPC_EmitConvertToTarget, 2,
/*10908*/         OPC_EmitInteger, MVT::i32, 14, 
/*10911*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10914*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i16), 0,
                      MVT::v4i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), DPR:v4i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*10926*/       /*Scope*/ 41, /*->10968*/
/*10927*/         OPC_MoveChild0,
/*10928*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10931*/         OPC_RecordChild0, // #0 = $Vm
/*10932*/         OPC_CheckChild0Type, MVT::v4i16,
/*10934*/         OPC_RecordChild1, // #1 = $lane
/*10935*/         OPC_MoveChild1,
/*10936*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10939*/         OPC_MoveParent,
/*10940*/         OPC_MoveParent,
/*10941*/         OPC_RecordChild1, // #2 = $Vn
/*10942*/         OPC_MoveParent,
/*10943*/         OPC_RecordChild1, // #3 = $src1
/*10944*/         OPC_CheckType, MVT::v4i16,
/*10946*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10948*/         OPC_EmitConvertToTarget, 1,
/*10950*/         OPC_EmitInteger, MVT::i32, 14, 
/*10953*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10956*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i16), 0,
                      MVT::v4i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v4i16 (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), DPR:v4i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*10968*/       0, /*End of Scope*/
/*10969*/     /*Scope*/ 45, /*->11015*/
/*10970*/       OPC_RecordChild0, // #0 = $src1
/*10971*/       OPC_MoveChild1,
/*10972*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*10975*/       OPC_MoveChild0,
/*10976*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10979*/       OPC_RecordChild0, // #1 = $Vm
/*10980*/       OPC_CheckChild0Type, MVT::v2i32,
/*10982*/       OPC_RecordChild1, // #2 = $lane
/*10983*/       OPC_MoveChild1,
/*10984*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10987*/       OPC_MoveParent,
/*10988*/       OPC_MoveParent,
/*10989*/       OPC_RecordChild1, // #3 = $Vn
/*10990*/       OPC_MoveParent,
/*10991*/       OPC_CheckType, MVT::v2i32,
/*10993*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10995*/       OPC_EmitConvertToTarget, 2,
/*10997*/       OPC_EmitInteger, MVT::i32, 14, 
/*11000*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11003*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv2i32), 0,
                    MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
                // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*11015*/     /*Scope*/ 90, /*->11106*/
/*11016*/       OPC_MoveChild0,
/*11017*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*11020*/       OPC_Scope, 41, /*->11063*/ // 2 children in Scope
/*11022*/         OPC_RecordChild0, // #0 = $Vn
/*11023*/         OPC_MoveChild1,
/*11024*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11027*/         OPC_RecordChild0, // #1 = $Vm
/*11028*/         OPC_CheckChild0Type, MVT::v2i32,
/*11030*/         OPC_RecordChild1, // #2 = $lane
/*11031*/         OPC_MoveChild1,
/*11032*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11035*/         OPC_MoveParent,
/*11036*/         OPC_MoveParent,
/*11037*/         OPC_MoveParent,
/*11038*/         OPC_RecordChild1, // #3 = $src1
/*11039*/         OPC_CheckType, MVT::v2i32,
/*11041*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11043*/         OPC_EmitConvertToTarget, 2,
/*11045*/         OPC_EmitInteger, MVT::i32, 14, 
/*11048*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11051*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv2i32), 0,
                      MVT::v2i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), DPR:v2i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*11063*/       /*Scope*/ 41, /*->11105*/
/*11064*/         OPC_MoveChild0,
/*11065*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11068*/         OPC_RecordChild0, // #0 = $Vm
/*11069*/         OPC_CheckChild0Type, MVT::v2i32,
/*11071*/         OPC_RecordChild1, // #1 = $lane
/*11072*/         OPC_MoveChild1,
/*11073*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11076*/         OPC_MoveParent,
/*11077*/         OPC_MoveParent,
/*11078*/         OPC_RecordChild1, // #2 = $Vn
/*11079*/         OPC_MoveParent,
/*11080*/         OPC_RecordChild1, // #3 = $src1
/*11081*/         OPC_CheckType, MVT::v2i32,
/*11083*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11085*/         OPC_EmitConvertToTarget, 1,
/*11087*/         OPC_EmitInteger, MVT::i32, 14, 
/*11090*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11093*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv2i32), 0,
                      MVT::v2i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v2i32 (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), DPR:v2i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*11105*/       0, /*End of Scope*/
/*11106*/     /*Scope*/ 45, /*->11152*/
/*11107*/       OPC_RecordChild0, // #0 = $src1
/*11108*/       OPC_MoveChild1,
/*11109*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*11112*/       OPC_MoveChild0,
/*11113*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11116*/       OPC_RecordChild0, // #1 = $Vm
/*11117*/       OPC_CheckChild0Type, MVT::v4i16,
/*11119*/       OPC_RecordChild1, // #2 = $lane
/*11120*/       OPC_MoveChild1,
/*11121*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11124*/       OPC_MoveParent,
/*11125*/       OPC_MoveParent,
/*11126*/       OPC_RecordChild1, // #3 = $Vn
/*11127*/       OPC_MoveParent,
/*11128*/       OPC_CheckType, MVT::v8i16,
/*11130*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11132*/       OPC_EmitConvertToTarget, 2,
/*11134*/       OPC_EmitInteger, MVT::i32, 14, 
/*11137*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11140*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*11152*/     /*Scope*/ 90, /*->11243*/
/*11153*/       OPC_MoveChild0,
/*11154*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*11157*/       OPC_Scope, 41, /*->11200*/ // 2 children in Scope
/*11159*/         OPC_RecordChild0, // #0 = $Vn
/*11160*/         OPC_MoveChild1,
/*11161*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11164*/         OPC_RecordChild0, // #1 = $Vm
/*11165*/         OPC_CheckChild0Type, MVT::v4i16,
/*11167*/         OPC_RecordChild1, // #2 = $lane
/*11168*/         OPC_MoveChild1,
/*11169*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11172*/         OPC_MoveParent,
/*11173*/         OPC_MoveParent,
/*11174*/         OPC_MoveParent,
/*11175*/         OPC_RecordChild1, // #3 = $src1
/*11176*/         OPC_CheckType, MVT::v8i16,
/*11178*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11180*/         OPC_EmitConvertToTarget, 2,
/*11182*/         OPC_EmitInteger, MVT::i32, 14, 
/*11185*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11188*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      MVT::v8i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*11200*/       /*Scope*/ 41, /*->11242*/
/*11201*/         OPC_MoveChild0,
/*11202*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11205*/         OPC_RecordChild0, // #0 = $Vm
/*11206*/         OPC_CheckChild0Type, MVT::v4i16,
/*11208*/         OPC_RecordChild1, // #1 = $lane
/*11209*/         OPC_MoveChild1,
/*11210*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11213*/         OPC_MoveParent,
/*11214*/         OPC_MoveParent,
/*11215*/         OPC_RecordChild1, // #2 = $Vn
/*11216*/         OPC_MoveParent,
/*11217*/         OPC_RecordChild1, // #3 = $src1
/*11218*/         OPC_CheckType, MVT::v8i16,
/*11220*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11222*/         OPC_EmitConvertToTarget, 1,
/*11224*/         OPC_EmitInteger, MVT::i32, 14, 
/*11227*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11230*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      MVT::v8i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*11242*/       0, /*End of Scope*/
/*11243*/     /*Scope*/ 45, /*->11289*/
/*11244*/       OPC_RecordChild0, // #0 = $src1
/*11245*/       OPC_MoveChild1,
/*11246*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*11249*/       OPC_MoveChild0,
/*11250*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11253*/       OPC_RecordChild0, // #1 = $Vm
/*11254*/       OPC_CheckChild0Type, MVT::v2i32,
/*11256*/       OPC_RecordChild1, // #2 = $lane
/*11257*/       OPC_MoveChild1,
/*11258*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11261*/       OPC_MoveParent,
/*11262*/       OPC_MoveParent,
/*11263*/       OPC_RecordChild1, // #3 = $Vn
/*11264*/       OPC_MoveParent,
/*11265*/       OPC_CheckType, MVT::v4i32,
/*11267*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11269*/       OPC_EmitConvertToTarget, 2,
/*11271*/       OPC_EmitInteger, MVT::i32, 14, 
/*11274*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11277*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*11289*/     /*Scope*/ 20|128,2/*276*/, /*->11567*/
/*11291*/       OPC_MoveChild0,
/*11292*/       OPC_SwitchOpcode /*3 cases */, 86, TARGET_VAL(ISD::MUL),// ->11382
/*11296*/         OPC_Scope, 41, /*->11339*/ // 2 children in Scope
/*11298*/           OPC_RecordChild0, // #0 = $Vn
/*11299*/           OPC_MoveChild1,
/*11300*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11303*/           OPC_RecordChild0, // #1 = $Vm
/*11304*/           OPC_CheckChild0Type, MVT::v2i32,
/*11306*/           OPC_RecordChild1, // #2 = $lane
/*11307*/           OPC_MoveChild1,
/*11308*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11311*/           OPC_MoveParent,
/*11312*/           OPC_MoveParent,
/*11313*/           OPC_MoveParent,
/*11314*/           OPC_RecordChild1, // #3 = $src1
/*11315*/           OPC_CheckType, MVT::v4i32,
/*11317*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11319*/           OPC_EmitConvertToTarget, 2,
/*11321*/           OPC_EmitInteger, MVT::i32, 14, 
/*11324*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11327*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*11339*/         /*Scope*/ 41, /*->11381*/
/*11340*/           OPC_MoveChild0,
/*11341*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11344*/           OPC_RecordChild0, // #0 = $Vm
/*11345*/           OPC_CheckChild0Type, MVT::v2i32,
/*11347*/           OPC_RecordChild1, // #1 = $lane
/*11348*/           OPC_MoveChild1,
/*11349*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11352*/           OPC_MoveParent,
/*11353*/           OPC_MoveParent,
/*11354*/           OPC_RecordChild1, // #2 = $Vn
/*11355*/           OPC_MoveParent,
/*11356*/           OPC_RecordChild1, // #3 = $src1
/*11357*/           OPC_CheckType, MVT::v4i32,
/*11359*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11361*/           OPC_EmitConvertToTarget, 1,
/*11363*/           OPC_EmitInteger, MVT::i32, 14, 
/*11366*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11369*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*11381*/         0, /*End of Scope*/
/*11382*/       /*SwitchOpcode*/ 89, TARGET_VAL(ARMISD::VMULLs),// ->11474
/*11385*/         OPC_RecordChild0, // #0 = $Vn
/*11386*/         OPC_Scope, 42, /*->11430*/ // 2 children in Scope
/*11388*/           OPC_CheckChild0Type, MVT::v4i16,
/*11390*/           OPC_MoveChild1,
/*11391*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11394*/           OPC_RecordChild0, // #1 = $Vm
/*11395*/           OPC_CheckChild0Type, MVT::v4i16,
/*11397*/           OPC_RecordChild1, // #2 = $lane
/*11398*/           OPC_MoveChild1,
/*11399*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11402*/           OPC_MoveParent,
/*11403*/           OPC_MoveParent,
/*11404*/           OPC_MoveParent,
/*11405*/           OPC_RecordChild1, // #3 = $src1
/*11406*/           OPC_CheckType, MVT::v4i32,
/*11408*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11410*/           OPC_EmitConvertToTarget, 2,
/*11412*/           OPC_EmitInteger, MVT::i32, 14, 
/*11415*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11418*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*11430*/         /*Scope*/ 42, /*->11473*/
/*11431*/           OPC_CheckChild0Type, MVT::v2i32,
/*11433*/           OPC_MoveChild1,
/*11434*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11437*/           OPC_RecordChild0, // #1 = $Vm
/*11438*/           OPC_CheckChild0Type, MVT::v2i32,
/*11440*/           OPC_RecordChild1, // #2 = $lane
/*11441*/           OPC_MoveChild1,
/*11442*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11445*/           OPC_MoveParent,
/*11446*/           OPC_MoveParent,
/*11447*/           OPC_MoveParent,
/*11448*/           OPC_RecordChild1, // #3 = $src1
/*11449*/           OPC_CheckType, MVT::v2i64,
/*11451*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11453*/           OPC_EmitConvertToTarget, 2,
/*11455*/           OPC_EmitInteger, MVT::i32, 14, 
/*11458*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11461*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                    // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*11473*/         0, /*End of Scope*/
/*11474*/       /*SwitchOpcode*/ 89, TARGET_VAL(ARMISD::VMULLu),// ->11566
/*11477*/         OPC_RecordChild0, // #0 = $Vn
/*11478*/         OPC_Scope, 42, /*->11522*/ // 2 children in Scope
/*11480*/           OPC_CheckChild0Type, MVT::v4i16,
/*11482*/           OPC_MoveChild1,
/*11483*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11486*/           OPC_RecordChild0, // #1 = $Vm
/*11487*/           OPC_CheckChild0Type, MVT::v4i16,
/*11489*/           OPC_RecordChild1, // #2 = $lane
/*11490*/           OPC_MoveChild1,
/*11491*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11494*/           OPC_MoveParent,
/*11495*/           OPC_MoveParent,
/*11496*/           OPC_MoveParent,
/*11497*/           OPC_RecordChild1, // #3 = $src1
/*11498*/           OPC_CheckType, MVT::v4i32,
/*11500*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11502*/           OPC_EmitConvertToTarget, 2,
/*11504*/           OPC_EmitInteger, MVT::i32, 14, 
/*11507*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11510*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*11522*/         /*Scope*/ 42, /*->11565*/
/*11523*/           OPC_CheckChild0Type, MVT::v2i32,
/*11525*/           OPC_MoveChild1,
/*11526*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11529*/           OPC_RecordChild0, // #1 = $Vm
/*11530*/           OPC_CheckChild0Type, MVT::v2i32,
/*11532*/           OPC_RecordChild1, // #2 = $lane
/*11533*/           OPC_MoveChild1,
/*11534*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11537*/           OPC_MoveParent,
/*11538*/           OPC_MoveParent,
/*11539*/           OPC_MoveParent,
/*11540*/           OPC_RecordChild1, // #3 = $src1
/*11541*/           OPC_CheckType, MVT::v2i64,
/*11543*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11545*/           OPC_EmitConvertToTarget, 2,
/*11547*/           OPC_EmitInteger, MVT::i32, 14, 
/*11550*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11553*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                    // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*11565*/         0, /*End of Scope*/
/*11566*/       0, // EndSwitchOpcode
/*11567*/     /*Scope*/ 41|128,1/*169*/, /*->11738*/
/*11569*/       OPC_RecordChild0, // #0 = $src1
/*11570*/       OPC_MoveChild1,
/*11571*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*11574*/       OPC_Scope, 106, /*->11682*/ // 2 children in Scope
/*11576*/         OPC_RecordChild0, // #1 = $src2
/*11577*/         OPC_MoveChild1,
/*11578*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11581*/         OPC_RecordChild0, // #2 = $src3
/*11582*/         OPC_Scope, 48, /*->11632*/ // 2 children in Scope
/*11584*/           OPC_CheckChild0Type, MVT::v8i16,
/*11586*/           OPC_RecordChild1, // #3 = $lane
/*11587*/           OPC_MoveChild1,
/*11588*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11591*/           OPC_MoveParent,
/*11592*/           OPC_MoveParent,
/*11593*/           OPC_MoveParent,
/*11594*/           OPC_CheckType, MVT::v8i16,
/*11596*/           OPC_EmitConvertToTarget, 3,
/*11598*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*11601*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*11609*/           OPC_EmitConvertToTarget, 3,
/*11611*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*11614*/           OPC_EmitInteger, MVT::i32, 14, 
/*11617*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11620*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                        MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*11632*/         /*Scope*/ 48, /*->11681*/
/*11633*/           OPC_CheckChild0Type, MVT::v4i32,
/*11635*/           OPC_RecordChild1, // #3 = $lane
/*11636*/           OPC_MoveChild1,
/*11637*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11640*/           OPC_MoveParent,
/*11641*/           OPC_MoveParent,
/*11642*/           OPC_MoveParent,
/*11643*/           OPC_CheckType, MVT::v4i32,
/*11645*/           OPC_EmitConvertToTarget, 3,
/*11647*/           OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*11650*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*11658*/           OPC_EmitConvertToTarget, 3,
/*11660*/           OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*11663*/           OPC_EmitInteger, MVT::i32, 14, 
/*11666*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11669*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*11681*/         0, /*End of Scope*/
/*11682*/       /*Scope*/ 54, /*->11737*/
/*11683*/         OPC_MoveChild0,
/*11684*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11687*/         OPC_RecordChild0, // #1 = $src3
/*11688*/         OPC_CheckChild0Type, MVT::v8i16,
/*11690*/         OPC_RecordChild1, // #2 = $lane
/*11691*/         OPC_MoveChild1,
/*11692*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11695*/         OPC_MoveParent,
/*11696*/         OPC_MoveParent,
/*11697*/         OPC_RecordChild1, // #3 = $src2
/*11698*/         OPC_MoveParent,
/*11699*/         OPC_CheckType, MVT::v8i16,
/*11701*/         OPC_EmitConvertToTarget, 2,
/*11703*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*11706*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*11714*/         OPC_EmitConvertToTarget, 2,
/*11716*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*11719*/         OPC_EmitInteger, MVT::i32, 14, 
/*11722*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11725*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*11737*/       0, /*End of Scope*/
/*11738*/     /*Scope*/ 118, /*->11857*/
/*11739*/       OPC_MoveChild0,
/*11740*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*11743*/       OPC_Scope, 55, /*->11800*/ // 2 children in Scope
/*11745*/         OPC_RecordChild0, // #0 = $src2
/*11746*/         OPC_MoveChild1,
/*11747*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11750*/         OPC_RecordChild0, // #1 = $src3
/*11751*/         OPC_CheckChild0Type, MVT::v8i16,
/*11753*/         OPC_RecordChild1, // #2 = $lane
/*11754*/         OPC_MoveChild1,
/*11755*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11758*/         OPC_MoveParent,
/*11759*/         OPC_MoveParent,
/*11760*/         OPC_MoveParent,
/*11761*/         OPC_RecordChild1, // #3 = $src1
/*11762*/         OPC_CheckType, MVT::v8i16,
/*11764*/         OPC_EmitConvertToTarget, 2,
/*11766*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*11769*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*11777*/         OPC_EmitConvertToTarget, 2,
/*11779*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*11782*/         OPC_EmitInteger, MVT::i32, 14, 
/*11785*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11788*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      MVT::v8i16, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                  // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*11800*/       /*Scope*/ 55, /*->11856*/
/*11801*/         OPC_MoveChild0,
/*11802*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11805*/         OPC_RecordChild0, // #0 = $src3
/*11806*/         OPC_CheckChild0Type, MVT::v8i16,
/*11808*/         OPC_RecordChild1, // #1 = $lane
/*11809*/         OPC_MoveChild1,
/*11810*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11813*/         OPC_MoveParent,
/*11814*/         OPC_MoveParent,
/*11815*/         OPC_RecordChild1, // #2 = $src2
/*11816*/         OPC_MoveParent,
/*11817*/         OPC_RecordChild1, // #3 = $src1
/*11818*/         OPC_CheckType, MVT::v8i16,
/*11820*/         OPC_EmitConvertToTarget, 1,
/*11822*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*11825*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v4i16, 2/*#Ops*/, 0, 5,  // Results = #6
/*11833*/         OPC_EmitConvertToTarget, 1,
/*11835*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*11838*/         OPC_EmitInteger, MVT::i32, 14, 
/*11841*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11844*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      MVT::v8i16, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                  // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*11856*/       0, /*End of Scope*/
/*11857*/     /*Scope*/ 59, /*->11917*/
/*11858*/       OPC_RecordChild0, // #0 = $src1
/*11859*/       OPC_MoveChild1,
/*11860*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*11863*/       OPC_MoveChild0,
/*11864*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11867*/       OPC_RecordChild0, // #1 = $src3
/*11868*/       OPC_CheckChild0Type, MVT::v4i32,
/*11870*/       OPC_RecordChild1, // #2 = $lane
/*11871*/       OPC_MoveChild1,
/*11872*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11875*/       OPC_MoveParent,
/*11876*/       OPC_MoveParent,
/*11877*/       OPC_RecordChild1, // #3 = $src2
/*11878*/       OPC_MoveParent,
/*11879*/       OPC_CheckType, MVT::v4i32,
/*11881*/       OPC_EmitConvertToTarget, 2,
/*11883*/       OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*11886*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*11894*/       OPC_EmitConvertToTarget, 2,
/*11896*/       OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*11899*/       OPC_EmitInteger, MVT::i32, 14, 
/*11902*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11905*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*11917*/     /*Scope*/ 118, /*->12036*/
/*11918*/       OPC_MoveChild0,
/*11919*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*11922*/       OPC_Scope, 55, /*->11979*/ // 2 children in Scope
/*11924*/         OPC_RecordChild0, // #0 = $src2
/*11925*/         OPC_MoveChild1,
/*11926*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11929*/         OPC_RecordChild0, // #1 = $src3
/*11930*/         OPC_CheckChild0Type, MVT::v4i32,
/*11932*/         OPC_RecordChild1, // #2 = $lane
/*11933*/         OPC_MoveChild1,
/*11934*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11937*/         OPC_MoveParent,
/*11938*/         OPC_MoveParent,
/*11939*/         OPC_MoveParent,
/*11940*/         OPC_RecordChild1, // #3 = $src1
/*11941*/         OPC_CheckType, MVT::v4i32,
/*11943*/         OPC_EmitConvertToTarget, 2,
/*11945*/         OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*11948*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*11956*/         OPC_EmitConvertToTarget, 2,
/*11958*/         OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*11961*/         OPC_EmitInteger, MVT::i32, 14, 
/*11964*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11967*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      MVT::v4i32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                  // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*11979*/       /*Scope*/ 55, /*->12035*/
/*11980*/         OPC_MoveChild0,
/*11981*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11984*/         OPC_RecordChild0, // #0 = $src3
/*11985*/         OPC_CheckChild0Type, MVT::v4i32,
/*11987*/         OPC_RecordChild1, // #1 = $lane
/*11988*/         OPC_MoveChild1,
/*11989*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11992*/         OPC_MoveParent,
/*11993*/         OPC_MoveParent,
/*11994*/         OPC_RecordChild1, // #2 = $src2
/*11995*/         OPC_MoveParent,
/*11996*/         OPC_RecordChild1, // #3 = $src1
/*11997*/         OPC_CheckType, MVT::v4i32,
/*11999*/         OPC_EmitConvertToTarget, 1,
/*12001*/         OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*12004*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*12012*/         OPC_EmitConvertToTarget, 1,
/*12014*/         OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*12017*/         OPC_EmitInteger, MVT::i32, 14, 
/*12020*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12023*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      MVT::v4i32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                  // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*12035*/       0, /*End of Scope*/
/*12036*/     /*Scope*/ 103|128,2/*359*/, /*->12397*/
/*12038*/       OPC_RecordChild0, // #0 = $src1
/*12039*/       OPC_MoveChild1,
/*12040*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*12043*/       OPC_Scope, 46|128,1/*174*/, /*->12220*/ // 2 children in Scope
/*12046*/         OPC_CheckChild0Integer, 47|128,4/*559*/, 
/*12049*/         OPC_RecordChild1, // #1 = $Vn
/*12050*/         OPC_Scope, 27, /*->12079*/ // 6 children in Scope
/*12052*/           OPC_CheckChild1Type, MVT::v8i8,
/*12054*/           OPC_RecordChild2, // #2 = $Vm
/*12055*/           OPC_CheckChild2Type, MVT::v8i8,
/*12057*/           OPC_MoveParent,
/*12058*/           OPC_CheckType, MVT::v8i8,
/*12060*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12062*/           OPC_EmitInteger, MVT::i32, 14, 
/*12065*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12068*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 559:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*12079*/         /*Scope*/ 27, /*->12107*/
/*12080*/           OPC_CheckChild1Type, MVT::v4i16,
/*12082*/           OPC_RecordChild2, // #2 = $Vm
/*12083*/           OPC_CheckChild2Type, MVT::v4i16,
/*12085*/           OPC_MoveParent,
/*12086*/           OPC_CheckType, MVT::v4i16,
/*12088*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12090*/           OPC_EmitInteger, MVT::i32, 14, 
/*12093*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12096*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 559:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*12107*/         /*Scope*/ 27, /*->12135*/
/*12108*/           OPC_CheckChild1Type, MVT::v2i32,
/*12110*/           OPC_RecordChild2, // #2 = $Vm
/*12111*/           OPC_CheckChild2Type, MVT::v2i32,
/*12113*/           OPC_MoveParent,
/*12114*/           OPC_CheckType, MVT::v2i32,
/*12116*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12118*/           OPC_EmitInteger, MVT::i32, 14, 
/*12121*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12124*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 559:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12135*/         /*Scope*/ 27, /*->12163*/
/*12136*/           OPC_CheckChild1Type, MVT::v16i8,
/*12138*/           OPC_RecordChild2, // #2 = $Vm
/*12139*/           OPC_CheckChild2Type, MVT::v16i8,
/*12141*/           OPC_MoveParent,
/*12142*/           OPC_CheckType, MVT::v16i8,
/*12144*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12146*/           OPC_EmitInteger, MVT::i32, 14, 
/*12149*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12152*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 559:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                    // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*12163*/         /*Scope*/ 27, /*->12191*/
/*12164*/           OPC_CheckChild1Type, MVT::v8i16,
/*12166*/           OPC_RecordChild2, // #2 = $Vm
/*12167*/           OPC_CheckChild2Type, MVT::v8i16,
/*12169*/           OPC_MoveParent,
/*12170*/           OPC_CheckType, MVT::v8i16,
/*12172*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12174*/           OPC_EmitInteger, MVT::i32, 14, 
/*12177*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12180*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 559:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                    // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*12191*/         /*Scope*/ 27, /*->12219*/
/*12192*/           OPC_CheckChild1Type, MVT::v4i32,
/*12194*/           OPC_RecordChild2, // #2 = $Vm
/*12195*/           OPC_CheckChild2Type, MVT::v4i32,
/*12197*/           OPC_MoveParent,
/*12198*/           OPC_CheckType, MVT::v4i32,
/*12200*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12202*/           OPC_EmitInteger, MVT::i32, 14, 
/*12205*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12208*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 559:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                    // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*12219*/         0, /*End of Scope*/
/*12220*/       /*Scope*/ 46|128,1/*174*/, /*->12396*/
/*12222*/         OPC_CheckChild0Integer, 48|128,4/*560*/, 
/*12225*/         OPC_RecordChild1, // #1 = $Vn
/*12226*/         OPC_Scope, 27, /*->12255*/ // 6 children in Scope
/*12228*/           OPC_CheckChild1Type, MVT::v8i8,
/*12230*/           OPC_RecordChild2, // #2 = $Vm
/*12231*/           OPC_CheckChild2Type, MVT::v8i8,
/*12233*/           OPC_MoveParent,
/*12234*/           OPC_CheckType, MVT::v8i8,
/*12236*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12238*/           OPC_EmitInteger, MVT::i32, 14, 
/*12241*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12244*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 560:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*12255*/         /*Scope*/ 27, /*->12283*/
/*12256*/           OPC_CheckChild1Type, MVT::v4i16,
/*12258*/           OPC_RecordChild2, // #2 = $Vm
/*12259*/           OPC_CheckChild2Type, MVT::v4i16,
/*12261*/           OPC_MoveParent,
/*12262*/           OPC_CheckType, MVT::v4i16,
/*12264*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12266*/           OPC_EmitInteger, MVT::i32, 14, 
/*12269*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12272*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 560:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*12283*/         /*Scope*/ 27, /*->12311*/
/*12284*/           OPC_CheckChild1Type, MVT::v2i32,
/*12286*/           OPC_RecordChild2, // #2 = $Vm
/*12287*/           OPC_CheckChild2Type, MVT::v2i32,
/*12289*/           OPC_MoveParent,
/*12290*/           OPC_CheckType, MVT::v2i32,
/*12292*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12294*/           OPC_EmitInteger, MVT::i32, 14, 
/*12297*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12300*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 560:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12311*/         /*Scope*/ 27, /*->12339*/
/*12312*/           OPC_CheckChild1Type, MVT::v16i8,
/*12314*/           OPC_RecordChild2, // #2 = $Vm
/*12315*/           OPC_CheckChild2Type, MVT::v16i8,
/*12317*/           OPC_MoveParent,
/*12318*/           OPC_CheckType, MVT::v16i8,
/*12320*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12322*/           OPC_EmitInteger, MVT::i32, 14, 
/*12325*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12328*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 560:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                    // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*12339*/         /*Scope*/ 27, /*->12367*/
/*12340*/           OPC_CheckChild1Type, MVT::v8i16,
/*12342*/           OPC_RecordChild2, // #2 = $Vm
/*12343*/           OPC_CheckChild2Type, MVT::v8i16,
/*12345*/           OPC_MoveParent,
/*12346*/           OPC_CheckType, MVT::v8i16,
/*12348*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12350*/           OPC_EmitInteger, MVT::i32, 14, 
/*12353*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12356*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 560:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                    // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*12367*/         /*Scope*/ 27, /*->12395*/
/*12368*/           OPC_CheckChild1Type, MVT::v4i32,
/*12370*/           OPC_RecordChild2, // #2 = $Vm
/*12371*/           OPC_CheckChild2Type, MVT::v4i32,
/*12373*/           OPC_MoveParent,
/*12374*/           OPC_CheckType, MVT::v4i32,
/*12376*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12378*/           OPC_EmitInteger, MVT::i32, 14, 
/*12381*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12384*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 560:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                    // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*12395*/         0, /*End of Scope*/
/*12396*/       0, /*End of Scope*/
/*12397*/     /*Scope*/ 7|128,4/*519*/, /*->12918*/
/*12399*/       OPC_MoveChild0,
/*12400*/       OPC_SwitchOpcode /*3 cases */, 110|128,2/*366*/, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->12771
/*12405*/         OPC_Scope, 52|128,1/*180*/, /*->12588*/ // 2 children in Scope
/*12408*/           OPC_CheckChild0Integer, 47|128,4/*559*/, 
/*12411*/           OPC_RecordChild1, // #0 = $Vn
/*12412*/           OPC_Scope, 28, /*->12442*/ // 6 children in Scope
/*12414*/             OPC_CheckChild1Type, MVT::v8i8,
/*12416*/             OPC_RecordChild2, // #1 = $Vm
/*12417*/             OPC_CheckChild2Type, MVT::v8i8,
/*12419*/             OPC_MoveParent,
/*12420*/             OPC_RecordChild1, // #2 = $src1
/*12421*/             OPC_CheckType, MVT::v8i8,
/*12423*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12425*/             OPC_EmitInteger, MVT::i32, 14, 
/*12428*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12431*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv8i8), 0,
                          MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 559:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                      // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*12442*/           /*Scope*/ 28, /*->12471*/
/*12443*/             OPC_CheckChild1Type, MVT::v4i16,
/*12445*/             OPC_RecordChild2, // #1 = $Vm
/*12446*/             OPC_CheckChild2Type, MVT::v4i16,
/*12448*/             OPC_MoveParent,
/*12449*/             OPC_RecordChild1, // #2 = $src1
/*12450*/             OPC_CheckType, MVT::v4i16,
/*12452*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12454*/             OPC_EmitInteger, MVT::i32, 14, 
/*12457*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12460*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 559:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                      // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*12471*/           /*Scope*/ 28, /*->12500*/
/*12472*/             OPC_CheckChild1Type, MVT::v2i32,
/*12474*/             OPC_RecordChild2, // #1 = $Vm
/*12475*/             OPC_CheckChild2Type, MVT::v2i32,
/*12477*/             OPC_MoveParent,
/*12478*/             OPC_RecordChild1, // #2 = $src1
/*12479*/             OPC_CheckType, MVT::v2i32,
/*12481*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12483*/             OPC_EmitInteger, MVT::i32, 14, 
/*12486*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12489*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 559:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                      // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12500*/           /*Scope*/ 28, /*->12529*/
/*12501*/             OPC_CheckChild1Type, MVT::v16i8,
/*12503*/             OPC_RecordChild2, // #1 = $Vm
/*12504*/             OPC_CheckChild2Type, MVT::v16i8,
/*12506*/             OPC_MoveParent,
/*12507*/             OPC_RecordChild1, // #2 = $src1
/*12508*/             OPC_CheckType, MVT::v16i8,
/*12510*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12512*/             OPC_EmitInteger, MVT::i32, 14, 
/*12515*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12518*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv16i8), 0,
                          MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 559:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                      // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*12529*/           /*Scope*/ 28, /*->12558*/
/*12530*/             OPC_CheckChild1Type, MVT::v8i16,
/*12532*/             OPC_RecordChild2, // #1 = $Vm
/*12533*/             OPC_CheckChild2Type, MVT::v8i16,
/*12535*/             OPC_MoveParent,
/*12536*/             OPC_RecordChild1, // #2 = $src1
/*12537*/             OPC_CheckType, MVT::v8i16,
/*12539*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12541*/             OPC_EmitInteger, MVT::i32, 14, 
/*12544*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12547*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 559:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                      // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*12558*/           /*Scope*/ 28, /*->12587*/
/*12559*/             OPC_CheckChild1Type, MVT::v4i32,
/*12561*/             OPC_RecordChild2, // #1 = $Vm
/*12562*/             OPC_CheckChild2Type, MVT::v4i32,
/*12564*/             OPC_MoveParent,
/*12565*/             OPC_RecordChild1, // #2 = $src1
/*12566*/             OPC_CheckType, MVT::v4i32,
/*12568*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12570*/             OPC_EmitInteger, MVT::i32, 14, 
/*12573*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12576*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 559:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                      // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*12587*/           0, /*End of Scope*/
/*12588*/         /*Scope*/ 52|128,1/*180*/, /*->12770*/
/*12590*/           OPC_CheckChild0Integer, 48|128,4/*560*/, 
/*12593*/           OPC_RecordChild1, // #0 = $Vn
/*12594*/           OPC_Scope, 28, /*->12624*/ // 6 children in Scope
/*12596*/             OPC_CheckChild1Type, MVT::v8i8,
/*12598*/             OPC_RecordChild2, // #1 = $Vm
/*12599*/             OPC_CheckChild2Type, MVT::v8i8,
/*12601*/             OPC_MoveParent,
/*12602*/             OPC_RecordChild1, // #2 = $src1
/*12603*/             OPC_CheckType, MVT::v8i8,
/*12605*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12607*/             OPC_EmitInteger, MVT::i32, 14, 
/*12610*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12613*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv8i8), 0,
                          MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 560:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                      // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*12624*/           /*Scope*/ 28, /*->12653*/
/*12625*/             OPC_CheckChild1Type, MVT::v4i16,
/*12627*/             OPC_RecordChild2, // #1 = $Vm
/*12628*/             OPC_CheckChild2Type, MVT::v4i16,
/*12630*/             OPC_MoveParent,
/*12631*/             OPC_RecordChild1, // #2 = $src1
/*12632*/             OPC_CheckType, MVT::v4i16,
/*12634*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12636*/             OPC_EmitInteger, MVT::i32, 14, 
/*12639*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12642*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 560:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                      // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*12653*/           /*Scope*/ 28, /*->12682*/
/*12654*/             OPC_CheckChild1Type, MVT::v2i32,
/*12656*/             OPC_RecordChild2, // #1 = $Vm
/*12657*/             OPC_CheckChild2Type, MVT::v2i32,
/*12659*/             OPC_MoveParent,
/*12660*/             OPC_RecordChild1, // #2 = $src1
/*12661*/             OPC_CheckType, MVT::v2i32,
/*12663*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12665*/             OPC_EmitInteger, MVT::i32, 14, 
/*12668*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12671*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 560:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                      // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12682*/           /*Scope*/ 28, /*->12711*/
/*12683*/             OPC_CheckChild1Type, MVT::v16i8,
/*12685*/             OPC_RecordChild2, // #1 = $Vm
/*12686*/             OPC_CheckChild2Type, MVT::v16i8,
/*12688*/             OPC_MoveParent,
/*12689*/             OPC_RecordChild1, // #2 = $src1
/*12690*/             OPC_CheckType, MVT::v16i8,
/*12692*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12694*/             OPC_EmitInteger, MVT::i32, 14, 
/*12697*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12700*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv16i8), 0,
                          MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 560:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                      // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*12711*/           /*Scope*/ 28, /*->12740*/
/*12712*/             OPC_CheckChild1Type, MVT::v8i16,
/*12714*/             OPC_RecordChild2, // #1 = $Vm
/*12715*/             OPC_CheckChild2Type, MVT::v8i16,
/*12717*/             OPC_MoveParent,
/*12718*/             OPC_RecordChild1, // #2 = $src1
/*12719*/             OPC_CheckType, MVT::v8i16,
/*12721*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12723*/             OPC_EmitInteger, MVT::i32, 14, 
/*12726*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12729*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 560:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                      // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*12740*/           /*Scope*/ 28, /*->12769*/
/*12741*/             OPC_CheckChild1Type, MVT::v4i32,
/*12743*/             OPC_RecordChild2, // #1 = $Vm
/*12744*/             OPC_CheckChild2Type, MVT::v4i32,
/*12746*/             OPC_MoveParent,
/*12747*/             OPC_RecordChild1, // #2 = $src1
/*12748*/             OPC_CheckType, MVT::v4i32,
/*12750*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12752*/             OPC_EmitInteger, MVT::i32, 14, 
/*12755*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12758*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 560:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                      // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*12769*/           0, /*End of Scope*/
/*12770*/         0, /*End of Scope*/
/*12771*/       /*SwitchOpcode*/ 70, TARGET_VAL(ISD::SIGN_EXTEND),// ->12844
/*12774*/         OPC_RecordChild0, // #0 = $Vn
/*12775*/         OPC_MoveParent,
/*12776*/         OPC_MoveChild1,
/*12777*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*12780*/         OPC_RecordChild0, // #1 = $Vm
/*12781*/         OPC_MoveParent,
/*12782*/         OPC_SwitchType /*3 cases */, 18, MVT::v8i16,// ->12803
/*12785*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12787*/           OPC_EmitInteger, MVT::i32, 14, 
/*12790*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12793*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDLsv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VADDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*12803*/         /*SwitchType*/ 18, MVT::v4i32,// ->12823
/*12805*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12807*/           OPC_EmitInteger, MVT::i32, 14, 
/*12810*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12813*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDLsv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VADDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*12823*/         /*SwitchType*/ 18, MVT::v2i64,// ->12843
/*12825*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12827*/           OPC_EmitInteger, MVT::i32, 14, 
/*12830*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12833*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDLsv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VADDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12843*/         0, // EndSwitchType
/*12844*/       /*SwitchOpcode*/ 70, TARGET_VAL(ISD::ZERO_EXTEND),// ->12917
/*12847*/         OPC_RecordChild0, // #0 = $Vn
/*12848*/         OPC_MoveParent,
/*12849*/         OPC_MoveChild1,
/*12850*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*12853*/         OPC_RecordChild0, // #1 = $Vm
/*12854*/         OPC_MoveParent,
/*12855*/         OPC_SwitchType /*3 cases */, 18, MVT::v8i16,// ->12876
/*12858*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12860*/           OPC_EmitInteger, MVT::i32, 14, 
/*12863*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12866*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDLuv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VADDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*12876*/         /*SwitchType*/ 18, MVT::v4i32,// ->12896
/*12878*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12880*/           OPC_EmitInteger, MVT::i32, 14, 
/*12883*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12886*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDLuv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VADDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*12896*/         /*SwitchType*/ 18, MVT::v2i64,// ->12916
/*12898*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12900*/           OPC_EmitInteger, MVT::i32, 14, 
/*12903*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12906*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDLuv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VADDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12916*/         0, // EndSwitchType
/*12917*/       0, // EndSwitchOpcode
/*12918*/     /*Scope*/ 28|128,6/*796*/, /*->13716*/
/*12920*/       OPC_RecordChild0, // #0 = $src1
/*12921*/       OPC_MoveChild1,
/*12922*/       OPC_SwitchOpcode /*4 cases */, 66|128,1/*194*/, TARGET_VAL(ARMISD::VSHRs),// ->13121
/*12927*/         OPC_RecordChild0, // #1 = $Vm
/*12928*/         OPC_RecordChild1, // #2 = $SIMM
/*12929*/         OPC_MoveChild1,
/*12930*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12933*/         OPC_MoveParent,
/*12934*/         OPC_MoveParent,
/*12935*/         OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->12959
/*12938*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12940*/           OPC_EmitConvertToTarget, 2,
/*12942*/           OPC_EmitInteger, MVT::i32, 14, 
/*12945*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12948*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*12959*/         /*SwitchType*/ 21, MVT::v4i16,// ->12982
/*12961*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12963*/           OPC_EmitConvertToTarget, 2,
/*12965*/           OPC_EmitInteger, MVT::i32, 14, 
/*12968*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12971*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*12982*/         /*SwitchType*/ 21, MVT::v2i32,// ->13005
/*12984*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12986*/           OPC_EmitConvertToTarget, 2,
/*12988*/           OPC_EmitInteger, MVT::i32, 14, 
/*12991*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12994*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*13005*/         /*SwitchType*/ 21, MVT::v1i64,// ->13028
/*13007*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13009*/           OPC_EmitConvertToTarget, 2,
/*13011*/           OPC_EmitInteger, MVT::i32, 14, 
/*13014*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13017*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*13028*/         /*SwitchType*/ 21, MVT::v16i8,// ->13051
/*13030*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13032*/           OPC_EmitConvertToTarget, 2,
/*13034*/           OPC_EmitInteger, MVT::i32, 14, 
/*13037*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13040*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*13051*/         /*SwitchType*/ 21, MVT::v8i16,// ->13074
/*13053*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13055*/           OPC_EmitConvertToTarget, 2,
/*13057*/           OPC_EmitInteger, MVT::i32, 14, 
/*13060*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13063*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*13074*/         /*SwitchType*/ 21, MVT::v4i32,// ->13097
/*13076*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13078*/           OPC_EmitConvertToTarget, 2,
/*13080*/           OPC_EmitInteger, MVT::i32, 14, 
/*13083*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13086*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*13097*/         /*SwitchType*/ 21, MVT::v2i64,// ->13120
/*13099*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13101*/           OPC_EmitConvertToTarget, 2,
/*13103*/           OPC_EmitInteger, MVT::i32, 14, 
/*13106*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13109*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*13120*/         0, // EndSwitchType
/*13121*/       /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VSHRu),// ->13319
/*13125*/         OPC_RecordChild0, // #1 = $Vm
/*13126*/         OPC_RecordChild1, // #2 = $SIMM
/*13127*/         OPC_MoveChild1,
/*13128*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*13131*/         OPC_MoveParent,
/*13132*/         OPC_MoveParent,
/*13133*/         OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->13157
/*13136*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13138*/           OPC_EmitConvertToTarget, 2,
/*13140*/           OPC_EmitInteger, MVT::i32, 14, 
/*13143*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13146*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*13157*/         /*SwitchType*/ 21, MVT::v4i16,// ->13180
/*13159*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13161*/           OPC_EmitConvertToTarget, 2,
/*13163*/           OPC_EmitInteger, MVT::i32, 14, 
/*13166*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13169*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*13180*/         /*SwitchType*/ 21, MVT::v2i32,// ->13203
/*13182*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13184*/           OPC_EmitConvertToTarget, 2,
/*13186*/           OPC_EmitInteger, MVT::i32, 14, 
/*13189*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13192*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*13203*/         /*SwitchType*/ 21, MVT::v1i64,// ->13226
/*13205*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13207*/           OPC_EmitConvertToTarget, 2,
/*13209*/           OPC_EmitInteger, MVT::i32, 14, 
/*13212*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13215*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*13226*/         /*SwitchType*/ 21, MVT::v16i8,// ->13249
/*13228*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13230*/           OPC_EmitConvertToTarget, 2,
/*13232*/           OPC_EmitInteger, MVT::i32, 14, 
/*13235*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13238*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*13249*/         /*SwitchType*/ 21, MVT::v8i16,// ->13272
/*13251*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13253*/           OPC_EmitConvertToTarget, 2,
/*13255*/           OPC_EmitInteger, MVT::i32, 14, 
/*13258*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13261*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*13272*/         /*SwitchType*/ 21, MVT::v4i32,// ->13295
/*13274*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13276*/           OPC_EmitConvertToTarget, 2,
/*13278*/           OPC_EmitInteger, MVT::i32, 14, 
/*13281*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13284*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*13295*/         /*SwitchType*/ 21, MVT::v2i64,// ->13318
/*13297*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13299*/           OPC_EmitConvertToTarget, 2,
/*13301*/           OPC_EmitInteger, MVT::i32, 14, 
/*13304*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13307*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*13318*/         0, // EndSwitchType
/*13319*/       /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VRSHRs),// ->13517
/*13323*/         OPC_RecordChild0, // #1 = $Vm
/*13324*/         OPC_RecordChild1, // #2 = $SIMM
/*13325*/         OPC_MoveChild1,
/*13326*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*13329*/         OPC_MoveParent,
/*13330*/         OPC_MoveParent,
/*13331*/         OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->13355
/*13334*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13336*/           OPC_EmitConvertToTarget, 2,
/*13338*/           OPC_EmitInteger, MVT::i32, 14, 
/*13341*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13344*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*13355*/         /*SwitchType*/ 21, MVT::v4i16,// ->13378
/*13357*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13359*/           OPC_EmitConvertToTarget, 2,
/*13361*/           OPC_EmitInteger, MVT::i32, 14, 
/*13364*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13367*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*13378*/         /*SwitchType*/ 21, MVT::v2i32,// ->13401
/*13380*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13382*/           OPC_EmitConvertToTarget, 2,
/*13384*/           OPC_EmitInteger, MVT::i32, 14, 
/*13387*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13390*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*13401*/         /*SwitchType*/ 21, MVT::v1i64,// ->13424
/*13403*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13405*/           OPC_EmitConvertToTarget, 2,
/*13407*/           OPC_EmitInteger, MVT::i32, 14, 
/*13410*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13413*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*13424*/         /*SwitchType*/ 21, MVT::v16i8,// ->13447
/*13426*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13428*/           OPC_EmitConvertToTarget, 2,
/*13430*/           OPC_EmitInteger, MVT::i32, 14, 
/*13433*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13436*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*13447*/         /*SwitchType*/ 21, MVT::v8i16,// ->13470
/*13449*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13451*/           OPC_EmitConvertToTarget, 2,
/*13453*/           OPC_EmitInteger, MVT::i32, 14, 
/*13456*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13459*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*13470*/         /*SwitchType*/ 21, MVT::v4i32,// ->13493
/*13472*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13474*/           OPC_EmitConvertToTarget, 2,
/*13476*/           OPC_EmitInteger, MVT::i32, 14, 
/*13479*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13482*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*13493*/         /*SwitchType*/ 21, MVT::v2i64,// ->13516
/*13495*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13497*/           OPC_EmitConvertToTarget, 2,
/*13499*/           OPC_EmitInteger, MVT::i32, 14, 
/*13502*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13505*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*13516*/         0, // EndSwitchType
/*13517*/       /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VRSHRu),// ->13715
/*13521*/         OPC_RecordChild0, // #1 = $Vm
/*13522*/         OPC_RecordChild1, // #2 = $SIMM
/*13523*/         OPC_MoveChild1,
/*13524*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*13527*/         OPC_MoveParent,
/*13528*/         OPC_MoveParent,
/*13529*/         OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->13553
/*13532*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13534*/           OPC_EmitConvertToTarget, 2,
/*13536*/           OPC_EmitInteger, MVT::i32, 14, 
/*13539*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13542*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*13553*/         /*SwitchType*/ 21, MVT::v4i16,// ->13576
/*13555*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13557*/           OPC_EmitConvertToTarget, 2,
/*13559*/           OPC_EmitInteger, MVT::i32, 14, 
/*13562*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13565*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*13576*/         /*SwitchType*/ 21, MVT::v2i32,// ->13599
/*13578*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13580*/           OPC_EmitConvertToTarget, 2,
/*13582*/           OPC_EmitInteger, MVT::i32, 14, 
/*13585*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13588*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*13599*/         /*SwitchType*/ 21, MVT::v1i64,// ->13622
/*13601*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13603*/           OPC_EmitConvertToTarget, 2,
/*13605*/           OPC_EmitInteger, MVT::i32, 14, 
/*13608*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13611*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*13622*/         /*SwitchType*/ 21, MVT::v16i8,// ->13645
/*13624*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13626*/           OPC_EmitConvertToTarget, 2,
/*13628*/           OPC_EmitInteger, MVT::i32, 14, 
/*13631*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13634*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*13645*/         /*SwitchType*/ 21, MVT::v8i16,// ->13668
/*13647*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13649*/           OPC_EmitConvertToTarget, 2,
/*13651*/           OPC_EmitInteger, MVT::i32, 14, 
/*13654*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13657*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*13668*/         /*SwitchType*/ 21, MVT::v4i32,// ->13691
/*13670*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13672*/           OPC_EmitConvertToTarget, 2,
/*13674*/           OPC_EmitInteger, MVT::i32, 14, 
/*13677*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13680*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*13691*/         /*SwitchType*/ 21, MVT::v2i64,// ->13714
/*13693*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13695*/           OPC_EmitConvertToTarget, 2,
/*13697*/           OPC_EmitInteger, MVT::i32, 14, 
/*13700*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13703*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*13714*/         0, // EndSwitchType
/*13715*/       0, // EndSwitchOpcode
/*13716*/     /*Scope*/ 31|128,6/*799*/, /*->14517*/
/*13718*/       OPC_MoveChild0,
/*13719*/       OPC_SwitchOpcode /*4 cases */, 67|128,1/*195*/, TARGET_VAL(ARMISD::VSHRs),// ->13919
/*13724*/         OPC_RecordChild0, // #0 = $Vm
/*13725*/         OPC_RecordChild1, // #1 = $SIMM
/*13726*/         OPC_MoveChild1,
/*13727*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*13730*/         OPC_MoveParent,
/*13731*/         OPC_MoveParent,
/*13732*/         OPC_RecordChild1, // #2 = $src1
/*13733*/         OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->13757
/*13736*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13738*/           OPC_EmitConvertToTarget, 1,
/*13740*/           OPC_EmitInteger, MVT::i32, 14, 
/*13743*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13746*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*13757*/         /*SwitchType*/ 21, MVT::v4i16,// ->13780
/*13759*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13761*/           OPC_EmitConvertToTarget, 1,
/*13763*/           OPC_EmitInteger, MVT::i32, 14, 
/*13766*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13769*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*13780*/         /*SwitchType*/ 21, MVT::v2i32,// ->13803
/*13782*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13784*/           OPC_EmitConvertToTarget, 1,
/*13786*/           OPC_EmitInteger, MVT::i32, 14, 
/*13789*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13792*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*13803*/         /*SwitchType*/ 21, MVT::v1i64,// ->13826
/*13805*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13807*/           OPC_EmitConvertToTarget, 1,
/*13809*/           OPC_EmitInteger, MVT::i32, 14, 
/*13812*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13815*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*13826*/         /*SwitchType*/ 21, MVT::v16i8,// ->13849
/*13828*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13830*/           OPC_EmitConvertToTarget, 1,
/*13832*/           OPC_EmitInteger, MVT::i32, 14, 
/*13835*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13838*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*13849*/         /*SwitchType*/ 21, MVT::v8i16,// ->13872
/*13851*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13853*/           OPC_EmitConvertToTarget, 1,
/*13855*/           OPC_EmitInteger, MVT::i32, 14, 
/*13858*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13861*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*13872*/         /*SwitchType*/ 21, MVT::v4i32,// ->13895
/*13874*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13876*/           OPC_EmitConvertToTarget, 1,
/*13878*/           OPC_EmitInteger, MVT::i32, 14, 
/*13881*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13884*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*13895*/         /*SwitchType*/ 21, MVT::v2i64,// ->13918
/*13897*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13899*/           OPC_EmitConvertToTarget, 1,
/*13901*/           OPC_EmitInteger, MVT::i32, 14, 
/*13904*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13907*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*13918*/         0, // EndSwitchType
/*13919*/       /*SwitchOpcode*/ 67|128,1/*195*/, TARGET_VAL(ARMISD::VSHRu),// ->14118
/*13923*/         OPC_RecordChild0, // #0 = $Vm
/*13924*/         OPC_RecordChild1, // #1 = $SIMM
/*13925*/         OPC_MoveChild1,
/*13926*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*13929*/         OPC_MoveParent,
/*13930*/         OPC_MoveParent,
/*13931*/         OPC_RecordChild1, // #2 = $src1
/*13932*/         OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->13956
/*13935*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13937*/           OPC_EmitConvertToTarget, 1,
/*13939*/           OPC_EmitInteger, MVT::i32, 14, 
/*13942*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13945*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*13956*/         /*SwitchType*/ 21, MVT::v4i16,// ->13979
/*13958*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13960*/           OPC_EmitConvertToTarget, 1,
/*13962*/           OPC_EmitInteger, MVT::i32, 14, 
/*13965*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13968*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*13979*/         /*SwitchType*/ 21, MVT::v2i32,// ->14002
/*13981*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13983*/           OPC_EmitConvertToTarget, 1,
/*13985*/           OPC_EmitInteger, MVT::i32, 14, 
/*13988*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13991*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*14002*/         /*SwitchType*/ 21, MVT::v1i64,// ->14025
/*14004*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14006*/           OPC_EmitConvertToTarget, 1,
/*14008*/           OPC_EmitInteger, MVT::i32, 14, 
/*14011*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14014*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*14025*/         /*SwitchType*/ 21, MVT::v16i8,// ->14048
/*14027*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14029*/           OPC_EmitConvertToTarget, 1,
/*14031*/           OPC_EmitInteger, MVT::i32, 14, 
/*14034*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14037*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*14048*/         /*SwitchType*/ 21, MVT::v8i16,// ->14071
/*14050*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14052*/           OPC_EmitConvertToTarget, 1,
/*14054*/           OPC_EmitInteger, MVT::i32, 14, 
/*14057*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14060*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*14071*/         /*SwitchType*/ 21, MVT::v4i32,// ->14094
/*14073*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14075*/           OPC_EmitConvertToTarget, 1,
/*14077*/           OPC_EmitInteger, MVT::i32, 14, 
/*14080*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14083*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*14094*/         /*SwitchType*/ 21, MVT::v2i64,// ->14117
/*14096*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14098*/           OPC_EmitConvertToTarget, 1,
/*14100*/           OPC_EmitInteger, MVT::i32, 14, 
/*14103*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14106*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*14117*/         0, // EndSwitchType
/*14118*/       /*SwitchOpcode*/ 67|128,1/*195*/, TARGET_VAL(ARMISD::VRSHRs),// ->14317
/*14122*/         OPC_RecordChild0, // #0 = $Vm
/*14123*/         OPC_RecordChild1, // #1 = $SIMM
/*14124*/         OPC_MoveChild1,
/*14125*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*14128*/         OPC_MoveParent,
/*14129*/         OPC_MoveParent,
/*14130*/         OPC_RecordChild1, // #2 = $src1
/*14131*/         OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->14155
/*14134*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14136*/           OPC_EmitConvertToTarget, 1,
/*14138*/           OPC_EmitInteger, MVT::i32, 14, 
/*14141*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14144*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*14155*/         /*SwitchType*/ 21, MVT::v4i16,// ->14178
/*14157*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14159*/           OPC_EmitConvertToTarget, 1,
/*14161*/           OPC_EmitInteger, MVT::i32, 14, 
/*14164*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14167*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*14178*/         /*SwitchType*/ 21, MVT::v2i32,// ->14201
/*14180*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14182*/           OPC_EmitConvertToTarget, 1,
/*14184*/           OPC_EmitInteger, MVT::i32, 14, 
/*14187*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14190*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*14201*/         /*SwitchType*/ 21, MVT::v1i64,// ->14224
/*14203*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14205*/           OPC_EmitConvertToTarget, 1,
/*14207*/           OPC_EmitInteger, MVT::i32, 14, 
/*14210*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14213*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*14224*/         /*SwitchType*/ 21, MVT::v16i8,// ->14247
/*14226*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14228*/           OPC_EmitConvertToTarget, 1,
/*14230*/           OPC_EmitInteger, MVT::i32, 14, 
/*14233*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14236*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*14247*/         /*SwitchType*/ 21, MVT::v8i16,// ->14270
/*14249*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14251*/           OPC_EmitConvertToTarget, 1,
/*14253*/           OPC_EmitInteger, MVT::i32, 14, 
/*14256*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14259*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*14270*/         /*SwitchType*/ 21, MVT::v4i32,// ->14293
/*14272*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14274*/           OPC_EmitConvertToTarget, 1,
/*14276*/           OPC_EmitInteger, MVT::i32, 14, 
/*14279*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14282*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*14293*/         /*SwitchType*/ 21, MVT::v2i64,// ->14316
/*14295*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14297*/           OPC_EmitConvertToTarget, 1,
/*14299*/           OPC_EmitInteger, MVT::i32, 14, 
/*14302*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14305*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*14316*/         0, // EndSwitchType
/*14317*/       /*SwitchOpcode*/ 67|128,1/*195*/, TARGET_VAL(ARMISD::VRSHRu),// ->14516
/*14321*/         OPC_RecordChild0, // #0 = $Vm
/*14322*/         OPC_RecordChild1, // #1 = $SIMM
/*14323*/         OPC_MoveChild1,
/*14324*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*14327*/         OPC_MoveParent,
/*14328*/         OPC_MoveParent,
/*14329*/         OPC_RecordChild1, // #2 = $src1
/*14330*/         OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->14354
/*14333*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14335*/           OPC_EmitConvertToTarget, 1,
/*14337*/           OPC_EmitInteger, MVT::i32, 14, 
/*14340*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14343*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*14354*/         /*SwitchType*/ 21, MVT::v4i16,// ->14377
/*14356*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14358*/           OPC_EmitConvertToTarget, 1,
/*14360*/           OPC_EmitInteger, MVT::i32, 14, 
/*14363*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14366*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*14377*/         /*SwitchType*/ 21, MVT::v2i32,// ->14400
/*14379*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14381*/           OPC_EmitConvertToTarget, 1,
/*14383*/           OPC_EmitInteger, MVT::i32, 14, 
/*14386*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14389*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*14400*/         /*SwitchType*/ 21, MVT::v1i64,// ->14423
/*14402*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14404*/           OPC_EmitConvertToTarget, 1,
/*14406*/           OPC_EmitInteger, MVT::i32, 14, 
/*14409*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14412*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*14423*/         /*SwitchType*/ 21, MVT::v16i8,// ->14446
/*14425*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14427*/           OPC_EmitConvertToTarget, 1,
/*14429*/           OPC_EmitInteger, MVT::i32, 14, 
/*14432*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14435*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*14446*/         /*SwitchType*/ 21, MVT::v8i16,// ->14469
/*14448*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14450*/           OPC_EmitConvertToTarget, 1,
/*14452*/           OPC_EmitInteger, MVT::i32, 14, 
/*14455*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14458*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*14469*/         /*SwitchType*/ 21, MVT::v4i32,// ->14492
/*14471*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14473*/           OPC_EmitConvertToTarget, 1,
/*14475*/           OPC_EmitInteger, MVT::i32, 14, 
/*14478*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14481*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*14492*/         /*SwitchType*/ 21, MVT::v2i64,// ->14515
/*14494*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14496*/           OPC_EmitConvertToTarget, 1,
/*14498*/           OPC_EmitInteger, MVT::i32, 14, 
/*14501*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14504*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*14515*/         0, // EndSwitchType
/*14516*/       0, // EndSwitchOpcode
/*14517*/     /*Scope*/ 57|128,3/*441*/, /*->14960*/
/*14519*/       OPC_RecordChild0, // #0 = $Vn
/*14520*/       OPC_MoveChild1,
/*14521*/       OPC_SwitchOpcode /*5 cases */, 64, TARGET_VAL(ISD::SIGN_EXTEND),// ->14589
/*14525*/         OPC_RecordChild0, // #1 = $Vm
/*14526*/         OPC_MoveParent,
/*14527*/         OPC_SwitchType /*3 cases */, 18, MVT::v8i16,// ->14548
/*14530*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14532*/           OPC_EmitInteger, MVT::i32, 14, 
/*14535*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14538*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWsv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*14548*/         /*SwitchType*/ 18, MVT::v4i32,// ->14568
/*14550*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14552*/           OPC_EmitInteger, MVT::i32, 14, 
/*14555*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14558*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWsv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*14568*/         /*SwitchType*/ 18, MVT::v2i64,// ->14588
/*14570*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14572*/           OPC_EmitInteger, MVT::i32, 14, 
/*14575*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14578*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWsv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*14588*/         0, // EndSwitchType
/*14589*/       /*SwitchOpcode*/ 64, TARGET_VAL(ISD::ZERO_EXTEND),// ->14656
/*14592*/         OPC_RecordChild0, // #1 = $Vm
/*14593*/         OPC_MoveParent,
/*14594*/         OPC_SwitchType /*3 cases */, 18, MVT::v8i16,// ->14615
/*14597*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14599*/           OPC_EmitInteger, MVT::i32, 14, 
/*14602*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14605*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWuv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*14615*/         /*SwitchType*/ 18, MVT::v4i32,// ->14635
/*14617*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14619*/           OPC_EmitInteger, MVT::i32, 14, 
/*14622*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14625*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWuv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*14635*/         /*SwitchType*/ 18, MVT::v2i64,// ->14655
/*14637*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14639*/           OPC_EmitInteger, MVT::i32, 14, 
/*14642*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14645*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWuv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*14655*/         0, // EndSwitchType
/*14656*/       /*SwitchOpcode*/ 3|128,1/*131*/, TARGET_VAL(ISD::MUL),// ->14791
/*14660*/         OPC_RecordChild0, // #1 = $Vn
/*14661*/         OPC_RecordChild1, // #2 = $Vm
/*14662*/         OPC_MoveParent,
/*14663*/         OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->14685
/*14666*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14668*/           OPC_EmitInteger, MVT::i32, 14, 
/*14671*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14674*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*14685*/         /*SwitchType*/ 19, MVT::v4i16,// ->14706
/*14687*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14689*/           OPC_EmitInteger, MVT::i32, 14, 
/*14692*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14695*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*14706*/         /*SwitchType*/ 19, MVT::v2i32,// ->14727
/*14708*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14710*/           OPC_EmitInteger, MVT::i32, 14, 
/*14713*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14716*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14727*/         /*SwitchType*/ 19, MVT::v16i8,// ->14748
/*14729*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14731*/           OPC_EmitInteger, MVT::i32, 14, 
/*14734*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14737*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                    // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*14748*/         /*SwitchType*/ 19, MVT::v8i16,// ->14769
/*14750*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14752*/           OPC_EmitInteger, MVT::i32, 14, 
/*14755*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14758*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                    // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*14769*/         /*SwitchType*/ 19, MVT::v4i32,// ->14790
/*14771*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14773*/           OPC_EmitInteger, MVT::i32, 14, 
/*14776*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14779*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                    // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14790*/         0, // EndSwitchType
/*14791*/       /*SwitchOpcode*/ 81, TARGET_VAL(ARMISD::VMULLs),// ->14875
/*14794*/         OPC_RecordChild0, // #1 = $Vn
/*14795*/         OPC_Scope, 25, /*->14822*/ // 3 children in Scope
/*14797*/           OPC_CheckChild0Type, MVT::v8i8,
/*14799*/           OPC_RecordChild1, // #2 = $Vm
/*14800*/           OPC_MoveParent,
/*14801*/           OPC_CheckType, MVT::v8i16,
/*14803*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14805*/           OPC_EmitInteger, MVT::i32, 14, 
/*14808*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14811*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*14822*/         /*Scope*/ 25, /*->14848*/
/*14823*/           OPC_CheckChild0Type, MVT::v4i16,
/*14825*/           OPC_RecordChild1, // #2 = $Vm
/*14826*/           OPC_MoveParent,
/*14827*/           OPC_CheckType, MVT::v4i32,
/*14829*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14831*/           OPC_EmitInteger, MVT::i32, 14, 
/*14834*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14837*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*14848*/         /*Scope*/ 25, /*->14874*/
/*14849*/           OPC_CheckChild0Type, MVT::v2i32,
/*14851*/           OPC_RecordChild1, // #2 = $Vm
/*14852*/           OPC_MoveParent,
/*14853*/           OPC_CheckType, MVT::v2i64,
/*14855*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14857*/           OPC_EmitInteger, MVT::i32, 14, 
/*14860*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14863*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14874*/         0, /*End of Scope*/
/*14875*/       /*SwitchOpcode*/ 81, TARGET_VAL(ARMISD::VMULLu),// ->14959
/*14878*/         OPC_RecordChild0, // #1 = $Vn
/*14879*/         OPC_Scope, 25, /*->14906*/ // 3 children in Scope
/*14881*/           OPC_CheckChild0Type, MVT::v8i8,
/*14883*/           OPC_RecordChild1, // #2 = $Vm
/*14884*/           OPC_MoveParent,
/*14885*/           OPC_CheckType, MVT::v8i16,
/*14887*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14889*/           OPC_EmitInteger, MVT::i32, 14, 
/*14892*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14895*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*14906*/         /*Scope*/ 25, /*->14932*/
/*14907*/           OPC_CheckChild0Type, MVT::v4i16,
/*14909*/           OPC_RecordChild1, // #2 = $Vm
/*14910*/           OPC_MoveParent,
/*14911*/           OPC_CheckType, MVT::v4i32,
/*14913*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14915*/           OPC_EmitInteger, MVT::i32, 14, 
/*14918*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14921*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*14932*/         /*Scope*/ 25, /*->14958*/
/*14933*/           OPC_CheckChild0Type, MVT::v2i32,
/*14935*/           OPC_RecordChild1, // #2 = $Vm
/*14936*/           OPC_MoveParent,
/*14937*/           OPC_CheckType, MVT::v2i64,
/*14939*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14941*/           OPC_EmitInteger, MVT::i32, 14, 
/*14944*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14947*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALuv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14958*/         0, /*End of Scope*/
/*14959*/       0, // EndSwitchOpcode
/*14960*/     /*Scope*/ 65|128,3/*449*/, /*->15411*/
/*14962*/       OPC_MoveChild0,
/*14963*/       OPC_SwitchOpcode /*5 cases */, 65, TARGET_VAL(ISD::SIGN_EXTEND),// ->15032
/*14967*/         OPC_RecordChild0, // #0 = $Vm
/*14968*/         OPC_MoveParent,
/*14969*/         OPC_RecordChild1, // #1 = $Vn
/*14970*/         OPC_SwitchType /*3 cases */, 18, MVT::v8i16,// ->14991
/*14973*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14975*/           OPC_EmitInteger, MVT::i32, 14, 
/*14978*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14981*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWsv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                    // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*14991*/         /*SwitchType*/ 18, MVT::v4i32,// ->15011
/*14993*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14995*/           OPC_EmitInteger, MVT::i32, 14, 
/*14998*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15001*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWsv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                    // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*15011*/         /*SwitchType*/ 18, MVT::v2i64,// ->15031
/*15013*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15015*/           OPC_EmitInteger, MVT::i32, 14, 
/*15018*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15021*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWsv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                    // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*15031*/         0, // EndSwitchType
/*15032*/       /*SwitchOpcode*/ 65, TARGET_VAL(ISD::ZERO_EXTEND),// ->15100
/*15035*/         OPC_RecordChild0, // #0 = $Vm
/*15036*/         OPC_MoveParent,
/*15037*/         OPC_RecordChild1, // #1 = $Vn
/*15038*/         OPC_SwitchType /*3 cases */, 18, MVT::v8i16,// ->15059
/*15041*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15043*/           OPC_EmitInteger, MVT::i32, 14, 
/*15046*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15049*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWuv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                    // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*15059*/         /*SwitchType*/ 18, MVT::v4i32,// ->15079
/*15061*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15063*/           OPC_EmitInteger, MVT::i32, 14, 
/*15066*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15069*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWuv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                    // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*15079*/         /*SwitchType*/ 18, MVT::v2i64,// ->15099
/*15081*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15083*/           OPC_EmitInteger, MVT::i32, 14, 
/*15086*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15089*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWuv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                    // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*15099*/         0, // EndSwitchType
/*15100*/       /*SwitchOpcode*/ 4|128,1/*132*/, TARGET_VAL(ISD::MUL),// ->15236
/*15104*/         OPC_RecordChild0, // #0 = $Vn
/*15105*/         OPC_RecordChild1, // #1 = $Vm
/*15106*/         OPC_MoveParent,
/*15107*/         OPC_RecordChild1, // #2 = $src1
/*15108*/         OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->15130
/*15111*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15113*/           OPC_EmitInteger, MVT::i32, 14, 
/*15116*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15119*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i8 (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 6
                    // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*15130*/         /*SwitchType*/ 19, MVT::v4i16,// ->15151
/*15132*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15134*/           OPC_EmitInteger, MVT::i32, 14, 
/*15137*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15140*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 6
                    // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*15151*/         /*SwitchType*/ 19, MVT::v2i32,// ->15172
/*15153*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15155*/           OPC_EmitInteger, MVT::i32, 14, 
/*15158*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15161*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 6
                    // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15172*/         /*SwitchType*/ 19, MVT::v16i8,// ->15193
/*15174*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15176*/           OPC_EmitInteger, MVT::i32, 14, 
/*15179*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15182*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v16i8 (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 6
                    // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*15193*/         /*SwitchType*/ 19, MVT::v8i16,// ->15214
/*15195*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15197*/           OPC_EmitInteger, MVT::i32, 14, 
/*15200*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15203*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*15214*/         /*SwitchType*/ 19, MVT::v4i32,// ->15235
/*15216*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15218*/           OPC_EmitInteger, MVT::i32, 14, 
/*15221*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15224*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15235*/         0, // EndSwitchType
/*15236*/       /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMULLs),// ->15323
/*15239*/         OPC_RecordChild0, // #0 = $Vn
/*15240*/         OPC_Scope, 26, /*->15268*/ // 3 children in Scope
/*15242*/           OPC_CheckChild0Type, MVT::v8i8,
/*15244*/           OPC_RecordChild1, // #1 = $Vm
/*15245*/           OPC_MoveParent,
/*15246*/           OPC_RecordChild1, // #2 = $src1
/*15247*/           OPC_CheckType, MVT::v8i16,
/*15249*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15251*/           OPC_EmitInteger, MVT::i32, 14, 
/*15254*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15257*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*15268*/         /*Scope*/ 26, /*->15295*/
/*15269*/           OPC_CheckChild0Type, MVT::v4i16,
/*15271*/           OPC_RecordChild1, // #1 = $Vm
/*15272*/           OPC_MoveParent,
/*15273*/           OPC_RecordChild1, // #2 = $src1
/*15274*/           OPC_CheckType, MVT::v4i32,
/*15276*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15278*/           OPC_EmitInteger, MVT::i32, 14, 
/*15281*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15284*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*15295*/         /*Scope*/ 26, /*->15322*/
/*15296*/           OPC_CheckChild0Type, MVT::v2i32,
/*15298*/           OPC_RecordChild1, // #1 = $Vm
/*15299*/           OPC_MoveParent,
/*15300*/           OPC_RecordChild1, // #2 = $src1
/*15301*/           OPC_CheckType, MVT::v2i64,
/*15303*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15305*/           OPC_EmitInteger, MVT::i32, 14, 
/*15308*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15311*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                    // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15322*/         0, /*End of Scope*/
/*15323*/       /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMULLu),// ->15410
/*15326*/         OPC_RecordChild0, // #0 = $Vn
/*15327*/         OPC_Scope, 26, /*->15355*/ // 3 children in Scope
/*15329*/           OPC_CheckChild0Type, MVT::v8i8,
/*15331*/           OPC_RecordChild1, // #1 = $Vm
/*15332*/           OPC_MoveParent,
/*15333*/           OPC_RecordChild1, // #2 = $src1
/*15334*/           OPC_CheckType, MVT::v8i16,
/*15336*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15338*/           OPC_EmitInteger, MVT::i32, 14, 
/*15341*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15344*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*15355*/         /*Scope*/ 26, /*->15382*/
/*15356*/           OPC_CheckChild0Type, MVT::v4i16,
/*15358*/           OPC_RecordChild1, // #1 = $Vm
/*15359*/           OPC_MoveParent,
/*15360*/           OPC_RecordChild1, // #2 = $src1
/*15361*/           OPC_CheckType, MVT::v4i32,
/*15363*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15365*/           OPC_EmitInteger, MVT::i32, 14, 
/*15368*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15371*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*15382*/         /*Scope*/ 26, /*->15409*/
/*15383*/           OPC_CheckChild0Type, MVT::v2i32,
/*15385*/           OPC_RecordChild1, // #1 = $Vm
/*15386*/           OPC_MoveParent,
/*15387*/           OPC_RecordChild1, // #2 = $src1
/*15388*/           OPC_CheckType, MVT::v2i64,
/*15390*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15392*/           OPC_EmitInteger, MVT::i32, 14, 
/*15395*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15398*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALuv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                    // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15409*/         0, /*End of Scope*/
/*15410*/       0, // EndSwitchOpcode
/*15411*/     /*Scope*/ 36|128,1/*164*/, /*->15577*/
/*15413*/       OPC_RecordChild0, // #0 = $Vn
/*15414*/       OPC_RecordChild1, // #1 = $Vm
/*15415*/       OPC_SwitchType /*8 cases */, 18, MVT::v8i8,// ->15436
/*15418*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15420*/         OPC_EmitInteger, MVT::i32, 14, 
/*15423*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15426*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VADDv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*15436*/       /*SwitchType*/ 18, MVT::v4i16,// ->15456
/*15438*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15440*/         OPC_EmitInteger, MVT::i32, 14, 
/*15443*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15446*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VADDv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*15456*/       /*SwitchType*/ 18, MVT::v2i32,// ->15476
/*15458*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15460*/         OPC_EmitInteger, MVT::i32, 14, 
/*15463*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15466*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VADDv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15476*/       /*SwitchType*/ 18, MVT::v16i8,// ->15496
/*15478*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15480*/         OPC_EmitInteger, MVT::i32, 14, 
/*15483*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15486*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                  // Dst: (VADDv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*15496*/       /*SwitchType*/ 18, MVT::v8i16,// ->15516
/*15498*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15500*/         OPC_EmitInteger, MVT::i32, 14, 
/*15503*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15506*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VADDv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*15516*/       /*SwitchType*/ 18, MVT::v4i32,// ->15536
/*15518*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15520*/         OPC_EmitInteger, MVT::i32, 14, 
/*15523*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15526*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VADDv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15536*/       /*SwitchType*/ 18, MVT::v1i64,// ->15556
/*15538*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15540*/         OPC_EmitInteger, MVT::i32, 14, 
/*15543*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15546*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                  // Dst: (VADDv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*15556*/       /*SwitchType*/ 18, MVT::v2i64,// ->15576
/*15558*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15560*/         OPC_EmitInteger, MVT::i32, 14, 
/*15563*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15566*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                  // Dst: (VADDv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15576*/       0, // EndSwitchType
/*15577*/     0, /*End of Scope*/
/*15578*/   /*SwitchOpcode*/ 32|128,19/*2464*/, TARGET_VAL(ISD::AND),// ->18046
/*15582*/     OPC_Scope, 63, /*->15647*/ // 34 children in Scope
/*15584*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*15589*/       OPC_MoveChild0,
/*15590*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*15593*/       OPC_RecordChild0, // #0 = $Src
/*15594*/       OPC_CheckChild1Integer, 8, 
/*15596*/       OPC_CheckChild1Type, MVT::i32,
/*15598*/       OPC_MoveParent,
/*15599*/       OPC_CheckType, MVT::i32,
/*15601*/       OPC_Scope, 21, /*->15624*/ // 2 children in Scope
/*15603*/         OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*15605*/         OPC_EmitInteger, MVT::i32, 1, 
/*15608*/         OPC_EmitInteger, MVT::i32, 14, 
/*15611*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15614*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTB16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:i32 (srl:i32 GPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                  // Dst: (UXTB16:i32 GPR:i32:$Src, 1:i32)
/*15624*/       /*Scope*/ 21, /*->15646*/
/*15625*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*15627*/         OPC_EmitInteger, MVT::i32, 1, 
/*15630*/         OPC_EmitInteger, MVT::i32, 14, 
/*15633*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15636*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTB16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:i32 (srl:i32 rGPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                  // Dst: (t2UXTB16:i32 rGPR:i32:$Src, 1:i32)
/*15646*/       0, /*End of Scope*/
/*15647*/     /*Scope*/ 44, /*->15692*/
/*15648*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*15651*/       OPC_MoveChild0,
/*15652*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*15655*/       OPC_RecordChild0, // #0 = $Rm
/*15656*/       OPC_RecordChild1, // #1 = $rot
/*15657*/       OPC_MoveChild1,
/*15658*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15661*/       OPC_CheckPredicate, 10, // Predicate_rot_imm
/*15663*/       OPC_CheckType, MVT::i32,
/*15665*/       OPC_MoveParent,
/*15666*/       OPC_MoveParent,
/*15667*/       OPC_CheckType, MVT::i32,
/*15669*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*15671*/       OPC_EmitConvertToTarget, 1,
/*15673*/       OPC_EmitNodeXForm, 2, 2, // rot_imm_XFORM
/*15676*/       OPC_EmitInteger, MVT::i32, 14, 
/*15679*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15682*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTB), 0,
                    MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
                // Dst: (UXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*15692*/     /*Scope*/ 45, /*->15738*/
/*15693*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*15697*/       OPC_MoveChild0,
/*15698*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*15701*/       OPC_RecordChild0, // #0 = $Rm
/*15702*/       OPC_RecordChild1, // #1 = $rot
/*15703*/       OPC_MoveChild1,
/*15704*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15707*/       OPC_CheckPredicate, 10, // Predicate_rot_imm
/*15709*/       OPC_CheckType, MVT::i32,
/*15711*/       OPC_MoveParent,
/*15712*/       OPC_MoveParent,
/*15713*/       OPC_CheckType, MVT::i32,
/*15715*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*15717*/       OPC_EmitConvertToTarget, 1,
/*15719*/       OPC_EmitNodeXForm, 2, 2, // rot_imm_XFORM
/*15722*/       OPC_EmitInteger, MVT::i32, 14, 
/*15725*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15728*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTH), 0,
                    MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
                // Dst: (UXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*15738*/     /*Scope*/ 46, /*->15785*/
/*15739*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*15744*/       OPC_MoveChild0,
/*15745*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*15748*/       OPC_RecordChild0, // #0 = $Rm
/*15749*/       OPC_RecordChild1, // #1 = $rot
/*15750*/       OPC_MoveChild1,
/*15751*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15754*/       OPC_CheckPredicate, 10, // Predicate_rot_imm
/*15756*/       OPC_CheckType, MVT::i32,
/*15758*/       OPC_MoveParent,
/*15759*/       OPC_MoveParent,
/*15760*/       OPC_CheckType, MVT::i32,
/*15762*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*15764*/       OPC_EmitConvertToTarget, 1,
/*15766*/       OPC_EmitNodeXForm, 2, 2, // rot_imm_XFORM
/*15769*/       OPC_EmitInteger, MVT::i32, 14, 
/*15772*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15775*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTB16), 0,
                    MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
                // Dst: (UXTB16:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*15785*/     /*Scope*/ 44, /*->15830*/
/*15786*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*15789*/       OPC_MoveChild0,
/*15790*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*15793*/       OPC_RecordChild0, // #0 = $Rm
/*15794*/       OPC_RecordChild1, // #1 = $rot
/*15795*/       OPC_MoveChild1,
/*15796*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15799*/       OPC_CheckPredicate, 10, // Predicate_rot_imm
/*15801*/       OPC_CheckType, MVT::i32,
/*15803*/       OPC_MoveParent,
/*15804*/       OPC_MoveParent,
/*15805*/       OPC_CheckType, MVT::i32,
/*15807*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*15809*/       OPC_EmitConvertToTarget, 1,
/*15811*/       OPC_EmitNodeXForm, 2, 2, // rot_imm_XFORM
/*15814*/       OPC_EmitInteger, MVT::i32, 14, 
/*15817*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15820*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTB), 0,
                    MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
                // Dst: (t2UXTB:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*15830*/     /*Scope*/ 45, /*->15876*/
/*15831*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*15835*/       OPC_MoveChild0,
/*15836*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*15839*/       OPC_RecordChild0, // #0 = $Rm
/*15840*/       OPC_RecordChild1, // #1 = $rot
/*15841*/       OPC_MoveChild1,
/*15842*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15845*/       OPC_CheckPredicate, 10, // Predicate_rot_imm
/*15847*/       OPC_CheckType, MVT::i32,
/*15849*/       OPC_MoveParent,
/*15850*/       OPC_MoveParent,
/*15851*/       OPC_CheckType, MVT::i32,
/*15853*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*15855*/       OPC_EmitConvertToTarget, 1,
/*15857*/       OPC_EmitNodeXForm, 2, 2, // rot_imm_XFORM
/*15860*/       OPC_EmitInteger, MVT::i32, 14, 
/*15863*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15866*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTH), 0,
                    MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
                // Dst: (t2UXTH:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*15876*/     /*Scope*/ 46, /*->15923*/
/*15877*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*15882*/       OPC_MoveChild0,
/*15883*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*15886*/       OPC_RecordChild0, // #0 = $Rm
/*15887*/       OPC_RecordChild1, // #1 = $rot
/*15888*/       OPC_MoveChild1,
/*15889*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15892*/       OPC_CheckPredicate, 10, // Predicate_rot_imm
/*15894*/       OPC_CheckType, MVT::i32,
/*15896*/       OPC_MoveParent,
/*15897*/       OPC_MoveParent,
/*15898*/       OPC_CheckType, MVT::i32,
/*15900*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*15902*/       OPC_EmitConvertToTarget, 1,
/*15904*/       OPC_EmitNodeXForm, 2, 2, // rot_imm_XFORM
/*15907*/       OPC_EmitInteger, MVT::i32, 14, 
/*15910*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15913*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTB16), 0,
                    MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
                // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*15923*/     /*Scope*/ 27, /*->15951*/
/*15924*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*15927*/       OPC_RecordChild0, // #0 = $Src
/*15928*/       OPC_CheckType, MVT::i32,
/*15930*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*15932*/       OPC_EmitInteger, MVT::i32, 0, 
/*15935*/       OPC_EmitInteger, MVT::i32, 14, 
/*15938*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15941*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTB), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 GPR:i32:$Src, 255:i32) - Complexity = 24
                // Dst: (UXTB:i32 GPR:i32:$Src, 0:i32)
/*15951*/     /*Scope*/ 28, /*->15980*/
/*15952*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*15956*/       OPC_RecordChild0, // #0 = $Src
/*15957*/       OPC_CheckType, MVT::i32,
/*15959*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*15961*/       OPC_EmitInteger, MVT::i32, 0, 
/*15964*/       OPC_EmitInteger, MVT::i32, 14, 
/*15967*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15970*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTH), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 GPR:i32:$Src, 65535:i32) - Complexity = 24
                // Dst: (UXTH:i32 GPR:i32:$Src, 0:i32)
/*15980*/     /*Scope*/ 29, /*->16010*/
/*15981*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*15986*/       OPC_RecordChild0, // #0 = $Src
/*15987*/       OPC_CheckType, MVT::i32,
/*15989*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*15991*/       OPC_EmitInteger, MVT::i32, 0, 
/*15994*/       OPC_EmitInteger, MVT::i32, 14, 
/*15997*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16000*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTB16), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 GPR:i32:$Src, 16711935:i32) - Complexity = 24
                // Dst: (UXTB16:i32 GPR:i32:$Src, 0:i32)
/*16010*/     /*Scope*/ 27, /*->16038*/
/*16011*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*16014*/       OPC_RecordChild0, // #0 = $Rm
/*16015*/       OPC_CheckType, MVT::i32,
/*16017*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*16019*/       OPC_EmitInteger, MVT::i32, 0, 
/*16022*/       OPC_EmitInteger, MVT::i32, 14, 
/*16025*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16028*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTB), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 rGPR:i32:$Rm, 255:i32) - Complexity = 24
                // Dst: (t2UXTB:i32 rGPR:i32:$Rm, 0:i32)
/*16038*/     /*Scope*/ 28, /*->16067*/
/*16039*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*16043*/       OPC_RecordChild0, // #0 = $Rm
/*16044*/       OPC_CheckType, MVT::i32,
/*16046*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*16048*/       OPC_EmitInteger, MVT::i32, 0, 
/*16051*/       OPC_EmitInteger, MVT::i32, 14, 
/*16054*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16057*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTH), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 rGPR:i32:$Rm, 65535:i32) - Complexity = 24
                // Dst: (t2UXTH:i32 rGPR:i32:$Rm, 0:i32)
/*16067*/     /*Scope*/ 29, /*->16097*/
/*16068*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*16073*/       OPC_RecordChild0, // #0 = $Rm
/*16074*/       OPC_CheckType, MVT::i32,
/*16076*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*16078*/       OPC_EmitInteger, MVT::i32, 0, 
/*16081*/       OPC_EmitInteger, MVT::i32, 14, 
/*16084*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16087*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTB16), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 rGPR:i32:$Rm, 16711935:i32) - Complexity = 24
                // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, 0:i32)
/*16097*/     /*Scope*/ 47, /*->16145*/
/*16098*/       OPC_RecordChild0, // #0 = $Rn
/*16099*/       OPC_MoveChild1,
/*16100*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16103*/       OPC_RecordChild0, // #1 = $shift
/*16104*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16115*/       OPC_MoveParent,
/*16116*/       OPC_CheckType, MVT::i32,
/*16118*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16120*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*16123*/       OPC_EmitInteger, MVT::i32, 14, 
/*16126*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16129*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16132*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::BICrsr), 0,
                    MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_reg:i32:$shift, -1:i32)) - Complexity = 23
                // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*16145*/     /*Scope*/ 39, /*->16185*/
/*16146*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*16149*/       OPC_MoveChild0,
/*16150*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*16153*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*16154*/       OPC_CheckFoldableChainNode,
/*16155*/       OPC_CheckChild1Integer, 23|128,4/*535*/, 
/*16158*/       OPC_RecordChild2, // #1 = $addr
/*16159*/       OPC_CheckChild2Type, MVT::i32,
/*16161*/       OPC_CheckPredicate, 23, // Predicate_ldrex_1
/*16163*/       OPC_MoveParent,
/*16164*/       OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*16166*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*16169*/       OPC_EmitMergeInputChains1_0,
/*16170*/       OPC_EmitInteger, MVT::i32, 14, 
/*16173*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16176*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDREXB), 0|OPFL_Chain,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 535:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>>, 255:i32) - Complexity = 23
                // Dst: (t2LDREXB:i32 addr_offset_none:i32:$addr)
/*16185*/     /*Scope*/ 40, /*->16226*/
/*16186*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*16190*/       OPC_MoveChild0,
/*16191*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*16194*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*16195*/       OPC_CheckFoldableChainNode,
/*16196*/       OPC_CheckChild1Integer, 23|128,4/*535*/, 
/*16199*/       OPC_RecordChild2, // #1 = $addr
/*16200*/       OPC_CheckChild2Type, MVT::i32,
/*16202*/       OPC_CheckPredicate, 24, // Predicate_ldrex_2
/*16204*/       OPC_MoveParent,
/*16205*/       OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*16207*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*16210*/       OPC_EmitMergeInputChains1_0,
/*16211*/       OPC_EmitInteger, MVT::i32, 14, 
/*16214*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16217*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDREXH), 0|OPFL_Chain,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 535:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>>, 65535:i32) - Complexity = 23
                // Dst: (t2LDREXH:i32 addr_offset_none:i32:$addr)
/*16226*/     /*Scope*/ 39, /*->16266*/
/*16227*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*16230*/       OPC_MoveChild0,
/*16231*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*16234*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*16235*/       OPC_CheckFoldableChainNode,
/*16236*/       OPC_CheckChild1Integer, 17|128,4/*529*/, 
/*16239*/       OPC_RecordChild2, // #1 = $addr
/*16240*/       OPC_CheckChild2Type, MVT::i32,
/*16242*/       OPC_CheckPredicate, 23, // Predicate_ldaex_1
/*16244*/       OPC_MoveParent,
/*16245*/       OPC_CheckPatternPredicate, 13, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*16247*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*16250*/       OPC_EmitMergeInputChains1_0,
/*16251*/       OPC_EmitInteger, MVT::i32, 14, 
/*16254*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16257*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDAEXB), 0|OPFL_Chain,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 529:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_1>>, 255:i32) - Complexity = 23
                // Dst: (t2LDAEXB:i32 addr_offset_none:i32:$addr)
/*16266*/     /*Scope*/ 40, /*->16307*/
/*16267*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*16271*/       OPC_MoveChild0,
/*16272*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*16275*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*16276*/       OPC_CheckFoldableChainNode,
/*16277*/       OPC_CheckChild1Integer, 17|128,4/*529*/, 
/*16280*/       OPC_RecordChild2, // #1 = $addr
/*16281*/       OPC_CheckChild2Type, MVT::i32,
/*16283*/       OPC_CheckPredicate, 24, // Predicate_ldaex_2
/*16285*/       OPC_MoveParent,
/*16286*/       OPC_CheckPatternPredicate, 13, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*16288*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*16291*/       OPC_EmitMergeInputChains1_0,
/*16292*/       OPC_EmitInteger, MVT::i32, 14, 
/*16295*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16298*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDAEXH), 0|OPFL_Chain,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 529:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_2>>, 65535:i32) - Complexity = 23
                // Dst: (t2LDAEXH:i32 addr_offset_none:i32:$addr)
/*16307*/     /*Scope*/ 47, /*->16355*/
/*16308*/       OPC_MoveChild0,
/*16309*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16312*/       OPC_RecordChild0, // #0 = $shift
/*16313*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16324*/       OPC_MoveParent,
/*16325*/       OPC_RecordChild1, // #1 = $Rn
/*16326*/       OPC_CheckType, MVT::i32,
/*16328*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16330*/       OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*16333*/       OPC_EmitInteger, MVT::i32, 14, 
/*16336*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16339*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16342*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::BICrsr), 0,
                    MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 (xor:i32 so_reg_reg:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 23
                // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*16355*/     /*Scope*/ 76, /*->16432*/
/*16356*/       OPC_RecordChild0, // #0 = $Rn
/*16357*/       OPC_MoveChild1,
/*16358*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16361*/       OPC_RecordChild0, // #1 = $shift
/*16362*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16373*/       OPC_MoveParent,
/*16374*/       OPC_CheckType, MVT::i32,
/*16376*/       OPC_Scope, 26, /*->16404*/ // 2 children in Scope
/*16378*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16380*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*16383*/         OPC_EmitInteger, MVT::i32, 14, 
/*16386*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16389*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16392*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BICrsi), 0,
                      MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_imm:i32:$shift, -1:i32)) - Complexity = 20
                  // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*16404*/       /*Scope*/ 26, /*->16431*/
/*16405*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*16407*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*16410*/         OPC_EmitInteger, MVT::i32, 14, 
/*16413*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16416*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16419*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICrs), 0,
                      MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
                  // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*16431*/       0, /*End of Scope*/
/*16432*/     /*Scope*/ 76, /*->16509*/
/*16433*/       OPC_MoveChild0,
/*16434*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16437*/       OPC_RecordChild0, // #0 = $shift
/*16438*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16449*/       OPC_MoveParent,
/*16450*/       OPC_RecordChild1, // #1 = $Rn
/*16451*/       OPC_CheckType, MVT::i32,
/*16453*/       OPC_Scope, 26, /*->16481*/ // 2 children in Scope
/*16455*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16457*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*16460*/         OPC_EmitInteger, MVT::i32, 14, 
/*16463*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16466*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16469*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BICrsi), 0,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 (xor:i32 so_reg_imm:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 20
                  // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*16481*/       /*Scope*/ 26, /*->16508*/
/*16482*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*16484*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*16487*/         OPC_EmitInteger, MVT::i32, 14, 
/*16490*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16493*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16496*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICrs), 0,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                  // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*16508*/       0, /*End of Scope*/
/*16509*/     /*Scope*/ 84|128,1/*212*/, /*->16723*/
/*16511*/       OPC_RecordChild0, // #0 = $Rn
/*16512*/       OPC_Scope, 30, /*->16544*/ // 4 children in Scope
/*16514*/         OPC_RecordChild1, // #1 = $shift
/*16515*/         OPC_CheckType, MVT::i32,
/*16517*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16519*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*16522*/         OPC_EmitInteger, MVT::i32, 14, 
/*16525*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16528*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16531*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::ANDrsr), 0,
                      MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (and:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*16544*/       /*Scope*/ 95, /*->16640*/
/*16545*/         OPC_MoveChild1,
/*16546*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16549*/         OPC_RecordChild0, // #1 = $imm
/*16550*/         OPC_MoveChild0,
/*16551*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16554*/         OPC_Scope, 41, /*->16597*/ // 2 children in Scope
/*16556*/           OPC_CheckPredicate, 7, // Predicate_mod_imm
/*16558*/           OPC_MoveParent,
/*16559*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16570*/           OPC_MoveParent,
/*16571*/           OPC_CheckType, MVT::i32,
/*16573*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16575*/           OPC_EmitConvertToTarget, 1,
/*16577*/           OPC_EmitInteger, MVT::i32, 14, 
/*16580*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16583*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16586*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::BICri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 GPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, -1:i32)) - Complexity = 15
                    // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*16597*/         /*Scope*/ 41, /*->16639*/
/*16598*/           OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*16600*/           OPC_MoveParent,
/*16601*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16612*/           OPC_MoveParent,
/*16613*/           OPC_CheckType, MVT::i32,
/*16615*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*16617*/           OPC_EmitConvertToTarget, 1,
/*16619*/           OPC_EmitInteger, MVT::i32, 14, 
/*16622*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16625*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16628*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                    // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*16639*/         0, /*End of Scope*/
/*16640*/       /*Scope*/ 30, /*->16671*/
/*16641*/         OPC_RecordChild1, // #1 = $Rn
/*16642*/         OPC_CheckType, MVT::i32,
/*16644*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16646*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*16649*/         OPC_EmitInteger, MVT::i32, 14, 
/*16652*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16655*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16658*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::ANDrsr), 0,
                      MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (and:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*16671*/       /*Scope*/ 50, /*->16722*/
/*16672*/         OPC_MoveChild1,
/*16673*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16676*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16687*/         OPC_RecordChild1, // #1 = $imm
/*16688*/         OPC_MoveChild1,
/*16689*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16692*/         OPC_CheckPredicate, 7, // Predicate_mod_imm
/*16694*/         OPC_MoveParent,
/*16695*/         OPC_MoveParent,
/*16696*/         OPC_CheckType, MVT::i32,
/*16698*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16700*/         OPC_EmitConvertToTarget, 1,
/*16702*/         OPC_EmitInteger, MVT::i32, 14, 
/*16705*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16708*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16711*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BICri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_mod_imm>>:$imm)) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*16722*/       0, /*End of Scope*/
/*16723*/     /*Scope*/ 102, /*->16826*/
/*16724*/       OPC_MoveChild0,
/*16725*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16728*/       OPC_Scope, 47, /*->16777*/ // 2 children in Scope
/*16730*/         OPC_RecordChild0, // #0 = $imm
/*16731*/         OPC_MoveChild0,
/*16732*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16735*/         OPC_CheckPredicate, 7, // Predicate_mod_imm
/*16737*/         OPC_MoveParent,
/*16738*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16749*/         OPC_MoveParent,
/*16750*/         OPC_RecordChild1, // #1 = $Rn
/*16751*/         OPC_CheckType, MVT::i32,
/*16753*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16755*/         OPC_EmitConvertToTarget, 0,
/*16757*/         OPC_EmitInteger, MVT::i32, 14, 
/*16760*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16763*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16766*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BICri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, -1:i32), GPR:i32:$Rn) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*16777*/       /*Scope*/ 47, /*->16825*/
/*16778*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16789*/         OPC_RecordChild1, // #0 = $imm
/*16790*/         OPC_MoveChild1,
/*16791*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16794*/         OPC_CheckPredicate, 7, // Predicate_mod_imm
/*16796*/         OPC_MoveParent,
/*16797*/         OPC_MoveParent,
/*16798*/         OPC_RecordChild1, // #1 = $Rn
/*16799*/         OPC_CheckType, MVT::i32,
/*16801*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16803*/         OPC_EmitConvertToTarget, 0,
/*16805*/         OPC_EmitInteger, MVT::i32, 14, 
/*16808*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16811*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16814*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BICri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_mod_imm>>:$imm), GPR:i32:$Rn) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*16825*/       0, /*End of Scope*/
/*16826*/     /*Scope*/ 51, /*->16878*/
/*16827*/       OPC_RecordChild0, // #0 = $Rn
/*16828*/       OPC_MoveChild1,
/*16829*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16832*/       OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16843*/       OPC_RecordChild1, // #1 = $imm
/*16844*/       OPC_MoveChild1,
/*16845*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16848*/       OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*16850*/       OPC_MoveParent,
/*16851*/       OPC_MoveParent,
/*16852*/       OPC_CheckType, MVT::i32,
/*16854*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*16856*/       OPC_EmitConvertToTarget, 1,
/*16858*/       OPC_EmitInteger, MVT::i32, 14, 
/*16861*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16864*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16867*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICri), 0,
                    MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*16878*/     /*Scope*/ 102, /*->16981*/
/*16879*/       OPC_MoveChild0,
/*16880*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16883*/       OPC_Scope, 47, /*->16932*/ // 2 children in Scope
/*16885*/         OPC_RecordChild0, // #0 = $imm
/*16886*/         OPC_MoveChild0,
/*16887*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16890*/         OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*16892*/         OPC_MoveParent,
/*16893*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16904*/         OPC_MoveParent,
/*16905*/         OPC_RecordChild1, // #1 = $Rn
/*16906*/         OPC_CheckType, MVT::i32,
/*16908*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*16910*/         OPC_EmitConvertToTarget, 0,
/*16912*/         OPC_EmitInteger, MVT::i32, 14, 
/*16915*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16918*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16921*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*16932*/       /*Scope*/ 47, /*->16980*/
/*16933*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16944*/         OPC_RecordChild1, // #0 = $imm
/*16945*/         OPC_MoveChild1,
/*16946*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16949*/         OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*16951*/         OPC_MoveParent,
/*16952*/         OPC_MoveParent,
/*16953*/         OPC_RecordChild1, // #1 = $Rn
/*16954*/         OPC_CheckType, MVT::i32,
/*16956*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*16958*/         OPC_EmitConvertToTarget, 0,
/*16960*/         OPC_EmitInteger, MVT::i32, 14, 
/*16963*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16966*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16969*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*16980*/       0, /*End of Scope*/
/*16981*/     /*Scope*/ 80|128,1/*208*/, /*->17191*/
/*16983*/       OPC_RecordChild0, // #0 = $Rn
/*16984*/       OPC_Scope, 113, /*->17099*/ // 2 children in Scope
/*16986*/         OPC_RecordChild1, // #1 = $shift
/*16987*/         OPC_CheckType, MVT::i32,
/*16989*/         OPC_Scope, 26, /*->17017*/ // 4 children in Scope
/*16991*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16993*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*16996*/           OPC_EmitInteger, MVT::i32, 14, 
/*16999*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17002*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17005*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::ANDrsi), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*17017*/         /*Scope*/ 26, /*->17044*/
/*17018*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*17020*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*17023*/           OPC_EmitInteger, MVT::i32, 14, 
/*17026*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17029*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17032*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ANDrs), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*17044*/         /*Scope*/ 26, /*->17071*/
/*17045*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17047*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*17050*/           OPC_EmitInteger, MVT::i32, 14, 
/*17053*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17056*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17059*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::ANDrsi), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*17071*/         /*Scope*/ 26, /*->17098*/
/*17072*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*17074*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*17077*/           OPC_EmitInteger, MVT::i32, 14, 
/*17080*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17083*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17086*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ANDrs), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*17098*/         0, /*End of Scope*/
/*17099*/       /*Scope*/ 90, /*->17190*/
/*17100*/         OPC_MoveChild1,
/*17101*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17104*/         OPC_RecordChild0, // #1 = $Rm
/*17105*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17116*/         OPC_MoveParent,
/*17117*/         OPC_CheckType, MVT::i32,
/*17119*/         OPC_Scope, 22, /*->17143*/ // 3 children in Scope
/*17121*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17123*/           OPC_EmitInteger, MVT::i32, 14, 
/*17126*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17129*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17132*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::BICrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 GPR:i32:$Rn, (xor:i32 GPR:i32:$Rm, -1:i32)) - Complexity = 11
                    // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17143*/         /*Scope*/ 22, /*->17166*/
/*17144*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*17146*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*17149*/           OPC_EmitInteger, MVT::i32, 14, 
/*17152*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17155*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tBIC), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (and:i32 tGPR:i32:$Rn, (xor:i32 tGPR:i32:$Rm, -1:i32)) - Complexity = 11
                    // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*17166*/         /*Scope*/ 22, /*->17189*/
/*17167*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*17169*/           OPC_EmitInteger, MVT::i32, 14, 
/*17172*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17175*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17178*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                    // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17189*/         0, /*End of Scope*/
/*17190*/       0, /*End of Scope*/
/*17191*/     /*Scope*/ 91, /*->17283*/
/*17192*/       OPC_MoveChild0,
/*17193*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17196*/       OPC_RecordChild0, // #0 = $Rm
/*17197*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17208*/       OPC_MoveParent,
/*17209*/       OPC_RecordChild1, // #1 = $Rn
/*17210*/       OPC_CheckType, MVT::i32,
/*17212*/       OPC_Scope, 22, /*->17236*/ // 3 children in Scope
/*17214*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17216*/         OPC_EmitInteger, MVT::i32, 14, 
/*17219*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17222*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17225*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BICrr), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (and:i32 (xor:i32 GPR:i32:$Rm, -1:i32), GPR:i32:$Rn) - Complexity = 11
                  // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17236*/       /*Scope*/ 22, /*->17259*/
/*17237*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*17239*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*17242*/         OPC_EmitInteger, MVT::i32, 14, 
/*17245*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17248*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tBIC), 0,
                      MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                  // Src: (and:i32 (xor:i32 tGPR:i32:$Rm, -1:i32), tGPR:i32:$Rn) - Complexity = 11
                  // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*17259*/       /*Scope*/ 22, /*->17282*/
/*17260*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*17262*/         OPC_EmitInteger, MVT::i32, 14, 
/*17265*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17268*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17271*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICrr), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (and:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                  // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17282*/       0, /*End of Scope*/
/*17283*/     /*Scope*/ 23, /*->17307*/
/*17284*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*17287*/       OPC_RecordChild0, // #0 = $Rm
/*17288*/       OPC_CheckType, MVT::i32,
/*17290*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*17292*/       OPC_EmitInteger, MVT::i32, 14, 
/*17295*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17298*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tUXTB), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (and:i32 tGPR:i32:$Rm, 255:i32) - Complexity = 8
                // Dst: (tUXTB:i32 tGPR:i32:$Rm)
/*17307*/     /*Scope*/ 24, /*->17332*/
/*17308*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*17312*/       OPC_RecordChild0, // #0 = $Rm
/*17313*/       OPC_CheckType, MVT::i32,
/*17315*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*17317*/       OPC_EmitInteger, MVT::i32, 14, 
/*17320*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17323*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tUXTH), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (and:i32 tGPR:i32:$Rm, 65535:i32) - Complexity = 8
                // Dst: (tUXTH:i32 tGPR:i32:$Rm)
/*17332*/     /*Scope*/ 49|128,3/*433*/, /*->17767*/
/*17334*/       OPC_RecordChild0, // #0 = $src
/*17335*/       OPC_Scope, 37, /*->17374*/ // 4 children in Scope
/*17337*/         OPC_RecordChild1, // #1 = $imm
/*17338*/         OPC_MoveChild1,
/*17339*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17342*/         OPC_CheckPredicate, 8, // Predicate_t2_so_imm_not
/*17344*/         OPC_MoveParent,
/*17345*/         OPC_CheckType, MVT::i32,
/*17347*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*17349*/         OPC_EmitConvertToTarget, 1,
/*17351*/         OPC_EmitNodeXForm, 1, 2, // t2_so_imm_not_XFORM
/*17354*/         OPC_EmitInteger, MVT::i32, 14, 
/*17357*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17360*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17363*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*17374*/       /*Scope*/ 41, /*->17416*/
/*17375*/         OPC_MoveChild0,
/*17376*/         OPC_CheckPredicate, 25, // Predicate_top16Zero
/*17378*/         OPC_MoveParent,
/*17379*/         OPC_RecordChild1, // #1 = $imm
/*17380*/         OPC_MoveChild1,
/*17381*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17384*/         OPC_CheckPredicate, 26, // Predicate_t2_so_imm_notSext
/*17386*/         OPC_MoveParent,
/*17387*/         OPC_CheckType, MVT::i32,
/*17389*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*17391*/         OPC_EmitConvertToTarget, 1,
/*17393*/         OPC_EmitNodeXForm, 9, 2, // t2_so_imm_notSext16_XFORM
/*17396*/         OPC_EmitInteger, MVT::i32, 14, 
/*17399*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17402*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17405*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32<<P:Predicate_top16Zero>>:$src, (imm:i32)<<P:Predicate_t2_so_imm_notSext>><<X:t2_so_imm_notSext16_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_notSext16_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_notSext>>:$imm))
/*17416*/       /*Scope*/ 102|128,1/*230*/, /*->17648*/
/*17418*/         OPC_RecordChild1, // #1 = $imm
/*17419*/         OPC_Scope, 23|128,1/*151*/, /*->17573*/ // 2 children in Scope
/*17422*/           OPC_MoveChild1,
/*17423*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17426*/           OPC_Scope, 29, /*->17457*/ // 5 children in Scope
/*17428*/             OPC_CheckPredicate, 7, // Predicate_mod_imm
/*17430*/             OPC_MoveParent,
/*17431*/             OPC_CheckType, MVT::i32,
/*17433*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17435*/             OPC_EmitConvertToTarget, 1,
/*17437*/             OPC_EmitInteger, MVT::i32, 14, 
/*17440*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17443*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17446*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::ANDri), 0,
                          MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                      // Dst: (ANDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*17457*/           /*Scope*/ 25, /*->17483*/
/*17458*/             OPC_CheckPredicate, 27, // Predicate_bf_inv_mask_imm
/*17460*/             OPC_MoveParent,
/*17461*/             OPC_CheckType, MVT::i32,
/*17463*/             OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*17465*/             OPC_EmitConvertToTarget, 1,
/*17467*/             OPC_EmitInteger, MVT::i32, 14, 
/*17470*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17473*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::BFC), 0,
                          MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                      // Dst: (BFC:i32 GPR:i32:$src, (imm:i32):$imm)
/*17483*/           /*Scope*/ 32, /*->17516*/
/*17484*/             OPC_CheckPredicate, 28, // Predicate_mod_imm_not
/*17486*/             OPC_MoveParent,
/*17487*/             OPC_CheckType, MVT::i32,
/*17489*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17491*/             OPC_EmitConvertToTarget, 1,
/*17493*/             OPC_EmitNodeXForm, 10, 2, // imm_not_XFORM
/*17496*/             OPC_EmitInteger, MVT::i32, 14, 
/*17499*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17502*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17505*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::BICri), 0,
                          MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                      // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm) - Complexity = 7
                      // Dst: (BICri:i32 GPR:i32:$src, (imm_not_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_not>>:$imm))
/*17516*/           /*Scope*/ 29, /*->17546*/
/*17517*/             OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*17519*/             OPC_MoveParent,
/*17520*/             OPC_CheckType, MVT::i32,
/*17522*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*17524*/             OPC_EmitConvertToTarget, 1,
/*17526*/             OPC_EmitInteger, MVT::i32, 14, 
/*17529*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17532*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17535*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ANDri), 0,
                          MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (and:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                      // Dst: (t2ANDri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*17546*/           /*Scope*/ 25, /*->17572*/
/*17547*/             OPC_CheckPredicate, 27, // Predicate_bf_inv_mask_imm
/*17549*/             OPC_MoveParent,
/*17550*/             OPC_CheckType, MVT::i32,
/*17552*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*17554*/             OPC_EmitConvertToTarget, 1,
/*17556*/             OPC_EmitInteger, MVT::i32, 14, 
/*17559*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17562*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BFC), 0,
                          MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                      // Dst: (t2BFC:i32 rGPR:i32:$src, (imm:i32):$imm)
/*17572*/           0, /*End of Scope*/
/*17573*/         /*Scope*/ 73, /*->17647*/
/*17574*/           OPC_CheckType, MVT::i32,
/*17576*/           OPC_Scope, 22, /*->17600*/ // 3 children in Scope
/*17578*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17580*/             OPC_EmitInteger, MVT::i32, 14, 
/*17583*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17586*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17589*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::ANDrr), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                      // Dst: (ANDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17600*/           /*Scope*/ 22, /*->17623*/
/*17601*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*17603*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*17606*/             OPC_EmitInteger, MVT::i32, 14, 
/*17609*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17612*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tAND), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                      // Dst: (tAND:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*17623*/           /*Scope*/ 22, /*->17646*/
/*17624*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*17626*/             OPC_EmitInteger, MVT::i32, 14, 
/*17629*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17632*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17635*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ANDrr), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                      // Dst: (t2ANDrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17646*/           0, /*End of Scope*/
/*17647*/         0, /*End of Scope*/
/*17648*/       /*Scope*/ 117, /*->17766*/
/*17649*/         OPC_MoveChild1,
/*17650*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17653*/         OPC_Scope, 68, /*->17723*/ // 2 children in Scope
/*17655*/           OPC_RecordChild0, // #1 = $Vm
/*17656*/           OPC_MoveChild1,
/*17657*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*17660*/           OPC_MoveChild0,
/*17661*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*17664*/           OPC_MoveChild0,
/*17665*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*17668*/           OPC_MoveParent,
/*17669*/           OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*17671*/           OPC_SwitchType /*2 cases */, 23, MVT::v8i8,// ->17697
/*17674*/             OPC_MoveParent,
/*17675*/             OPC_MoveParent,
/*17676*/             OPC_MoveParent,
/*17677*/             OPC_CheckType, MVT::v2i32,
/*17679*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17681*/             OPC_EmitInteger, MVT::i32, 14, 
/*17684*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17687*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICd), 0,
                          MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                      // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*17697*/           /*SwitchType*/ 23, MVT::v16i8,// ->17722
/*17699*/             OPC_MoveParent,
/*17700*/             OPC_MoveParent,
/*17701*/             OPC_MoveParent,
/*17702*/             OPC_CheckType, MVT::v4i32,
/*17704*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17706*/             OPC_EmitInteger, MVT::i32, 14, 
/*17709*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17712*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICq), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                      // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*17722*/           0, // EndSwitchType
/*17723*/         /*Scope*/ 41, /*->17765*/
/*17724*/           OPC_MoveChild0,
/*17725*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*17728*/           OPC_MoveChild0,
/*17729*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*17732*/           OPC_MoveChild0,
/*17733*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*17736*/           OPC_MoveParent,
/*17737*/           OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*17739*/           OPC_CheckType, MVT::v8i8,
/*17741*/           OPC_MoveParent,
/*17742*/           OPC_MoveParent,
/*17743*/           OPC_RecordChild1, // #1 = $Vm
/*17744*/           OPC_MoveParent,
/*17745*/           OPC_CheckType, MVT::v2i32,
/*17747*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17749*/           OPC_EmitInteger, MVT::i32, 14, 
/*17752*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17755*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICd), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                    // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*17765*/         0, /*End of Scope*/
/*17766*/       0, /*End of Scope*/
/*17767*/     /*Scope*/ 92, /*->17860*/
/*17768*/       OPC_MoveChild0,
/*17769*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17772*/       OPC_Scope, 42, /*->17816*/ // 2 children in Scope
/*17774*/         OPC_RecordChild0, // #0 = $Vm
/*17775*/         OPC_MoveChild1,
/*17776*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*17779*/         OPC_MoveChild0,
/*17780*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*17783*/         OPC_MoveChild0,
/*17784*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*17787*/         OPC_MoveParent,
/*17788*/         OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*17790*/         OPC_CheckType, MVT::v8i8,
/*17792*/         OPC_MoveParent,
/*17793*/         OPC_MoveParent,
/*17794*/         OPC_MoveParent,
/*17795*/         OPC_RecordChild1, // #1 = $Vn
/*17796*/         OPC_CheckType, MVT::v2i32,
/*17798*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17800*/         OPC_EmitInteger, MVT::i32, 14, 
/*17803*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17806*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICd), 0,
                      MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*17816*/       /*Scope*/ 42, /*->17859*/
/*17817*/         OPC_MoveChild0,
/*17818*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*17821*/         OPC_MoveChild0,
/*17822*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*17825*/         OPC_MoveChild0,
/*17826*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*17829*/         OPC_MoveParent,
/*17830*/         OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*17832*/         OPC_CheckType, MVT::v8i8,
/*17834*/         OPC_MoveParent,
/*17835*/         OPC_MoveParent,
/*17836*/         OPC_RecordChild1, // #0 = $Vm
/*17837*/         OPC_MoveParent,
/*17838*/         OPC_RecordChild1, // #1 = $Vn
/*17839*/         OPC_CheckType, MVT::v2i32,
/*17841*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17843*/         OPC_EmitInteger, MVT::i32, 14, 
/*17846*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17849*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICd), 0,
                      MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*17859*/       0, /*End of Scope*/
/*17860*/     /*Scope*/ 46, /*->17907*/
/*17861*/       OPC_RecordChild0, // #0 = $Vn
/*17862*/       OPC_MoveChild1,
/*17863*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17866*/       OPC_MoveChild0,
/*17867*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*17870*/       OPC_MoveChild0,
/*17871*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*17874*/       OPC_MoveChild0,
/*17875*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*17878*/       OPC_MoveParent,
/*17879*/       OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*17881*/       OPC_CheckType, MVT::v16i8,
/*17883*/       OPC_MoveParent,
/*17884*/       OPC_MoveParent,
/*17885*/       OPC_RecordChild1, // #1 = $Vm
/*17886*/       OPC_MoveParent,
/*17887*/       OPC_CheckType, MVT::v4i32,
/*17889*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17891*/       OPC_EmitInteger, MVT::i32, 14, 
/*17894*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17897*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICq), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
                // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*17907*/     /*Scope*/ 92, /*->18000*/
/*17908*/       OPC_MoveChild0,
/*17909*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17912*/       OPC_Scope, 42, /*->17956*/ // 2 children in Scope
/*17914*/         OPC_RecordChild0, // #0 = $Vm
/*17915*/         OPC_MoveChild1,
/*17916*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*17919*/         OPC_MoveChild0,
/*17920*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*17923*/         OPC_MoveChild0,
/*17924*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*17927*/         OPC_MoveParent,
/*17928*/         OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*17930*/         OPC_CheckType, MVT::v16i8,
/*17932*/         OPC_MoveParent,
/*17933*/         OPC_MoveParent,
/*17934*/         OPC_MoveParent,
/*17935*/         OPC_RecordChild1, // #1 = $Vn
/*17936*/         OPC_CheckType, MVT::v4i32,
/*17938*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17940*/         OPC_EmitInteger, MVT::i32, 14, 
/*17943*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17946*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICq), 0,
                      MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*17956*/       /*Scope*/ 42, /*->17999*/
/*17957*/         OPC_MoveChild0,
/*17958*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*17961*/         OPC_MoveChild0,
/*17962*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*17965*/         OPC_MoveChild0,
/*17966*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*17969*/         OPC_MoveParent,
/*17970*/         OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*17972*/         OPC_CheckType, MVT::v16i8,
/*17974*/         OPC_MoveParent,
/*17975*/         OPC_MoveParent,
/*17976*/         OPC_RecordChild1, // #0 = $Vm
/*17977*/         OPC_MoveParent,
/*17978*/         OPC_RecordChild1, // #1 = $Vn
/*17979*/         OPC_CheckType, MVT::v4i32,
/*17981*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17983*/         OPC_EmitInteger, MVT::i32, 14, 
/*17986*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17989*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICq), 0,
                      MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*17999*/       0, /*End of Scope*/
/*18000*/     /*Scope*/ 44, /*->18045*/
/*18001*/       OPC_RecordChild0, // #0 = $Vn
/*18002*/       OPC_RecordChild1, // #1 = $Vm
/*18003*/       OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->18024
/*18006*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18008*/         OPC_EmitInteger, MVT::i32, 14, 
/*18011*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18014*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VANDd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VANDd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*18024*/       /*SwitchType*/ 18, MVT::v4i32,// ->18044
/*18026*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18028*/         OPC_EmitInteger, MVT::i32, 14, 
/*18031*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18034*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VANDq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VANDq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*18044*/       0, // EndSwitchType
/*18045*/     0, /*End of Scope*/
/*18046*/   /*SwitchOpcode*/ 79|128,2/*335*/, TARGET_VAL(ISD::SRL),// ->18385
/*18050*/     OPC_Scope, 18|128,1/*146*/, /*->18199*/ // 3 children in Scope
/*18053*/       OPC_MoveChild0,
/*18054*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*18057*/       OPC_MoveChild0,
/*18058*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*18061*/       OPC_RecordMemRef,
/*18062*/       OPC_RecordNode, // #0 = 'ld' chained node
/*18063*/       OPC_CheckFoldableChainNode,
/*18064*/       OPC_RecordChild1, // #1 = $addr
/*18065*/       OPC_CheckChild1Type, MVT::i32,
/*18067*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*18069*/       OPC_CheckPredicate, 30, // Predicate_extload
/*18071*/       OPC_CheckPredicate, 31, // Predicate_extloadi16
/*18073*/       OPC_MoveParent,
/*18074*/       OPC_MoveParent,
/*18075*/       OPC_CheckChild1Integer, 16, 
/*18077*/       OPC_CheckChild1Type, MVT::i32,
/*18079*/       OPC_CheckType, MVT::i32,
/*18081*/       OPC_Scope, 38, /*->18121*/ // 2 children in Scope
/*18083*/         OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*18085*/         OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*18088*/         OPC_EmitMergeInputChains1_0,
/*18089*/         OPC_EmitInteger, MVT::i32, 14, 
/*18092*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18095*/         OPC_EmitNode1, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6,  // Results = #7
/*18106*/         OPC_EmitInteger, MVT::i32, 14, 
/*18109*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18112*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::REV16), 0,
                      MVT::i32, 3/*#Ops*/, 7, 8, 9, 
                  // Src: (srl:i32 (bswap:i32 (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>), 16:i32) - Complexity = 27
                  // Dst: (REV16:i32 (LDRH:i32 addrmode3:i32:$addr))
/*18121*/       /*Scope*/ 76, /*->18198*/
/*18122*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18124*/         OPC_Scope, 35, /*->18161*/ // 2 children in Scope
/*18126*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*18129*/           OPC_EmitMergeInputChains1_0,
/*18130*/           OPC_EmitInteger, MVT::i32, 14, 
/*18133*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18136*/           OPC_EmitNode1, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*18146*/           OPC_EmitInteger, MVT::i32, 14, 
/*18149*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18152*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tREV16), 0,
                        MVT::i32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (srl:i32 (bswap:i32 (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>), 16:i32) - Complexity = 24
                    // Dst: (tREV16:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr))
/*18161*/         /*Scope*/ 35, /*->18197*/
/*18162*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*18165*/           OPC_EmitMergeInputChains1_0,
/*18166*/           OPC_EmitInteger, MVT::i32, 14, 
/*18169*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18172*/           OPC_EmitNode1, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*18182*/           OPC_EmitInteger, MVT::i32, 14, 
/*18185*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18188*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tREV16), 0,
                        MVT::i32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (srl:i32 (bswap:i32 (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>), 16:i32) - Complexity = 24
                    // Dst: (tREV16:i32 (tLDRHr:i32 t_addrmode_rr:i32:$addr))
/*18197*/         0, /*End of Scope*/
/*18198*/       0, /*End of Scope*/
/*18199*/     /*Scope*/ 56, /*->18256*/
/*18200*/       OPC_RecordNode, // #0 = $src
/*18201*/       OPC_CheckType, MVT::i32,
/*18203*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18205*/       OPC_Scope, 24, /*->18231*/ // 2 children in Scope
/*18207*/         OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*18210*/         OPC_EmitInteger, MVT::i32, 14, 
/*18213*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18216*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18219*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsr), 0,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                  // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*18231*/       /*Scope*/ 23, /*->18255*/
/*18232*/         OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*18235*/         OPC_EmitInteger, MVT::i32, 14, 
/*18238*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18241*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18244*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsi), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                  // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*18255*/       0, /*End of Scope*/
/*18256*/     /*Scope*/ 127, /*->18384*/
/*18257*/       OPC_RecordChild0, // #0 = $Rm
/*18258*/       OPC_RecordChild1, // #1 = $imm5
/*18259*/       OPC_Scope, 69, /*->18330*/ // 2 children in Scope
/*18261*/         OPC_MoveChild1,
/*18262*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18265*/         OPC_CheckPredicate, 32, // Predicate_imm_sr
/*18267*/         OPC_CheckType, MVT::i32,
/*18269*/         OPC_MoveParent,
/*18270*/         OPC_CheckType, MVT::i32,
/*18272*/         OPC_Scope, 27, /*->18301*/ // 2 children in Scope
/*18274*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18276*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*18279*/           OPC_EmitConvertToTarget, 1,
/*18281*/           OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*18284*/           OPC_EmitInteger, MVT::i32, 14, 
/*18287*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18290*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLSRri), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (srl:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                    // Dst: (tLSRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*18301*/         /*Scope*/ 27, /*->18329*/
/*18302*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*18304*/           OPC_EmitConvertToTarget, 1,
/*18306*/           OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*18309*/           OPC_EmitInteger, MVT::i32, 14, 
/*18312*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18315*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18318*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LSRri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2LSRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*18329*/         0, /*End of Scope*/
/*18330*/       /*Scope*/ 52, /*->18383*/
/*18331*/         OPC_CheckChild1Type, MVT::i32,
/*18333*/         OPC_CheckType, MVT::i32,
/*18335*/         OPC_Scope, 22, /*->18359*/ // 2 children in Scope
/*18337*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18339*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*18342*/           OPC_EmitInteger, MVT::i32, 14, 
/*18345*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18348*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLSRrr), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (srl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tLSRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*18359*/         /*Scope*/ 22, /*->18382*/
/*18360*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*18362*/           OPC_EmitInteger, MVT::i32, 14, 
/*18365*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18368*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18371*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LSRrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (srl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2LSRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*18382*/         0, /*End of Scope*/
/*18383*/       0, /*End of Scope*/
/*18384*/     0, /*End of Scope*/
/*18385*/   /*SwitchOpcode*/ 69|128,20/*2629*/, TARGET_VAL(ISD::STORE),// ->21018
/*18389*/     OPC_RecordMemRef,
/*18390*/     OPC_RecordNode, // #0 = 'st' chained node
/*18391*/     OPC_Scope, 88|128,3/*472*/, /*->18866*/ // 6 children in Scope
/*18394*/       OPC_MoveChild1,
/*18395*/       OPC_SwitchOpcode /*3 cases */, 12|128,1/*140*/, TARGET_VAL(ISD::SRL),// ->18540
/*18400*/         OPC_MoveChild0,
/*18401*/         OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*18404*/         OPC_RecordChild0, // #1 = $Rn
/*18405*/         OPC_MoveParent,
/*18406*/         OPC_CheckChild1Integer, 16, 
/*18408*/         OPC_CheckChild1Type, MVT::i32,
/*18410*/         OPC_CheckType, MVT::i32,
/*18412*/         OPC_MoveParent,
/*18413*/         OPC_RecordChild2, // #2 = $addr
/*18414*/         OPC_CheckChild2Type, MVT::i32,
/*18416*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*18418*/         OPC_CheckPredicate, 34, // Predicate_truncstore
/*18420*/         OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*18422*/         OPC_Scope, 38, /*->18462*/ // 2 children in Scope
/*18424*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*18426*/           OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectAddrMode3:$addr #3 #4 #5
/*18429*/           OPC_EmitMergeInputChains1_0,
/*18430*/           OPC_EmitInteger, MVT::i32, 14, 
/*18433*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18436*/           OPC_EmitNode1, TARGET_VAL(ARM::REV16), 0,
                        MVT::i32, 3/*#Ops*/, 1, 6, 7,  // Results = #8
/*18445*/           OPC_EmitInteger, MVT::i32, 14, 
/*18448*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18451*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 8, 3, 4, 5, 9, 10, 
                    // Src: (st (srl:i32 (bswap:i32 GPR:i32:$Rn), 16:i32), addrmode3:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 27
                    // Dst: (STRH (REV16:i32 GPR:i32:$Rn), addrmode3:i32:$addr)
/*18462*/         /*Scope*/ 76, /*->18539*/
/*18463*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18465*/           OPC_Scope, 35, /*->18502*/ // 2 children in Scope
/*18467*/             OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectThumbAddrModeImm5S2:$addr #3 #4
/*18470*/             OPC_EmitMergeInputChains1_0,
/*18471*/             OPC_EmitInteger, MVT::i32, 14, 
/*18474*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18477*/             OPC_EmitNode1, TARGET_VAL(ARM::tREV16), 0,
                          MVT::i32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*18486*/             OPC_EmitInteger, MVT::i32, 14, 
/*18489*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18492*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 7, 3, 4, 8, 9, 
                      // Src: (st (srl:i32 (bswap:i32 tGPR:i32:$Rn), 16:i32), t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 24
                      // Dst: (tSTRHi (tREV16:i32 tGPR:i32:$Rn), t_addrmode_is2:i32:$addr)
/*18502*/           /*Scope*/ 35, /*->18538*/
/*18503*/             OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectThumbAddrModeRR:$addr #3 #4
/*18506*/             OPC_EmitMergeInputChains1_0,
/*18507*/             OPC_EmitInteger, MVT::i32, 14, 
/*18510*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18513*/             OPC_EmitNode1, TARGET_VAL(ARM::tREV16), 0,
                          MVT::i32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*18522*/             OPC_EmitInteger, MVT::i32, 14, 
/*18525*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18528*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 7, 3, 4, 8, 9, 
                      // Src: (st (srl:i32 (bswap:i32 tGPR:i32:$Rn), 16:i32), t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 24
                      // Dst: (tSTRHr (tREV16:i32 tGPR:i32:$Rn), t_addrmode_rr:i32:$addr)
/*18538*/           0, /*End of Scope*/
/*18539*/         0, /*End of Scope*/
/*18540*/       /*SwitchOpcode*/ 83|128,1/*211*/, TARGET_VAL(ARMISD::VGETLANEu),// ->18755
/*18544*/         OPC_RecordChild0, // #1 = $Vd
/*18545*/         OPC_Scope, 51, /*->18598*/ // 4 children in Scope
/*18547*/           OPC_CheckChild0Type, MVT::v8i8,
/*18549*/           OPC_RecordChild1, // #2 = $lane
/*18550*/           OPC_MoveChild1,
/*18551*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18554*/           OPC_MoveParent,
/*18555*/           OPC_MoveParent,
/*18556*/           OPC_RecordChild2, // #3 = $Rn
/*18557*/           OPC_RecordChild3, // #4 = $Rm
/*18558*/           OPC_CheckChild3Type, MVT::i32,
/*18560*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*18562*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*18564*/           OPC_CheckPredicate, 37, // Predicate_post_truncsti8
/*18566*/           OPC_CheckType, MVT::i32,
/*18568*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18570*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*18573*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*18576*/           OPC_EmitMergeInputChains1_0,
/*18577*/           OPC_EmitConvertToTarget, 2,
/*18579*/           OPC_EmitInteger, MVT::i32, 14, 
/*18582*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18585*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VST1LNd8_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                    // Dst: (VST1LNd8_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v8i8:$Vd, (imm:i32):$lane)
/*18598*/         /*Scope*/ 51, /*->18650*/
/*18599*/           OPC_CheckChild0Type, MVT::v4i16,
/*18601*/           OPC_RecordChild1, // #2 = $lane
/*18602*/           OPC_MoveChild1,
/*18603*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18606*/           OPC_MoveParent,
/*18607*/           OPC_MoveParent,
/*18608*/           OPC_RecordChild2, // #3 = $Rn
/*18609*/           OPC_RecordChild3, // #4 = $Rm
/*18610*/           OPC_CheckChild3Type, MVT::i32,
/*18612*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*18614*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*18616*/           OPC_CheckPredicate, 35, // Predicate_post_truncsti16
/*18618*/           OPC_CheckType, MVT::i32,
/*18620*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18622*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*18625*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*18628*/           OPC_EmitMergeInputChains1_0,
/*18629*/           OPC_EmitConvertToTarget, 2,
/*18631*/           OPC_EmitInteger, MVT::i32, 14, 
/*18634*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18637*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VST1LNd16_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                    // Dst: (VST1LNd16_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v4i16:$Vd, (imm:i32):$lane)
/*18650*/         /*Scope*/ 51, /*->18702*/
/*18651*/           OPC_CheckChild0Type, MVT::v16i8,
/*18653*/           OPC_RecordChild1, // #2 = $lane
/*18654*/           OPC_MoveChild1,
/*18655*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18658*/           OPC_MoveParent,
/*18659*/           OPC_MoveParent,
/*18660*/           OPC_RecordChild2, // #3 = $addr
/*18661*/           OPC_RecordChild3, // #4 = $offset
/*18662*/           OPC_CheckChild3Type, MVT::i32,
/*18664*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*18666*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*18668*/           OPC_CheckPredicate, 37, // Predicate_post_truncsti8
/*18670*/           OPC_CheckType, MVT::i32,
/*18672*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18674*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*18677*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*18680*/           OPC_EmitMergeInputChains1_0,
/*18681*/           OPC_EmitConvertToTarget, 2,
/*18683*/           OPC_EmitInteger, MVT::i32, 14, 
/*18686*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18689*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VST1LNq8Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                    // Dst: (VST1LNq8Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v16i8:$src, (imm:i32):$lane)
/*18702*/         /*Scope*/ 51, /*->18754*/
/*18703*/           OPC_CheckChild0Type, MVT::v8i16,
/*18705*/           OPC_RecordChild1, // #2 = $lane
/*18706*/           OPC_MoveChild1,
/*18707*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18710*/           OPC_MoveParent,
/*18711*/           OPC_MoveParent,
/*18712*/           OPC_RecordChild2, // #3 = $addr
/*18713*/           OPC_RecordChild3, // #4 = $offset
/*18714*/           OPC_CheckChild3Type, MVT::i32,
/*18716*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*18718*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*18720*/           OPC_CheckPredicate, 35, // Predicate_post_truncsti16
/*18722*/           OPC_CheckType, MVT::i32,
/*18724*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18726*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*18729*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*18732*/           OPC_EmitMergeInputChains1_0,
/*18733*/           OPC_EmitConvertToTarget, 2,
/*18735*/           OPC_EmitInteger, MVT::i32, 14, 
/*18738*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18741*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VST1LNq16Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                    // Dst: (VST1LNq16Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v8i16:$src, (imm:i32):$lane)
/*18754*/         0, /*End of Scope*/
/*18755*/       /*SwitchOpcode*/ 107, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->18865
/*18758*/         OPC_RecordChild0, // #1 = $Vd
/*18759*/         OPC_Scope, 51, /*->18812*/ // 2 children in Scope
/*18761*/           OPC_CheckChild0Type, MVT::v2i32,
/*18763*/           OPC_RecordChild1, // #2 = $lane
/*18764*/           OPC_MoveChild1,
/*18765*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18768*/           OPC_MoveParent,
/*18769*/           OPC_CheckType, MVT::i32,
/*18771*/           OPC_MoveParent,
/*18772*/           OPC_RecordChild2, // #3 = $Rn
/*18773*/           OPC_RecordChild3, // #4 = $Rm
/*18774*/           OPC_CheckChild3Type, MVT::i32,
/*18776*/           OPC_CheckPredicate, 38, // Predicate_istore
/*18778*/           OPC_CheckPredicate, 36, // Predicate_post_store
/*18780*/           OPC_CheckType, MVT::i32,
/*18782*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18784*/           OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*18787*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*18790*/           OPC_EmitMergeInputChains1_0,
/*18791*/           OPC_EmitConvertToTarget, 2,
/*18793*/           OPC_EmitInteger, MVT::i32, 14, 
/*18796*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18799*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VST1LNd32_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                    // Dst: (VST1LNd32_UPD:i32 addrmode6oneL32:i32:$Rn, am6offset:i32:$Rm, DPR:v2i32:$Vd, (imm:i32):$lane)
/*18812*/         /*Scope*/ 51, /*->18864*/
/*18813*/           OPC_CheckChild0Type, MVT::v4i32,
/*18815*/           OPC_RecordChild1, // #2 = $lane
/*18816*/           OPC_MoveChild1,
/*18817*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18820*/           OPC_MoveParent,
/*18821*/           OPC_CheckType, MVT::i32,
/*18823*/           OPC_MoveParent,
/*18824*/           OPC_RecordChild2, // #3 = $addr
/*18825*/           OPC_RecordChild3, // #4 = $offset
/*18826*/           OPC_CheckChild3Type, MVT::i32,
/*18828*/           OPC_CheckPredicate, 38, // Predicate_istore
/*18830*/           OPC_CheckPredicate, 36, // Predicate_post_store
/*18832*/           OPC_CheckType, MVT::i32,
/*18834*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18836*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*18839*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*18842*/           OPC_EmitMergeInputChains1_0,
/*18843*/           OPC_EmitConvertToTarget, 2,
/*18845*/           OPC_EmitInteger, MVT::i32, 14, 
/*18848*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18851*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VST1LNq32Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                    // Dst: (VST1LNq32Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v4i32:$src, (imm:i32):$lane)
/*18864*/         0, /*End of Scope*/
/*18865*/       0, // EndSwitchOpcode
/*18866*/     /*Scope*/ 125|128,1/*253*/, /*->19121*/
/*18868*/       OPC_RecordChild1, // #1 = $src
/*18869*/       OPC_CheckChild1Type, MVT::i32,
/*18871*/       OPC_RecordChild2, // #2 = $addr
/*18872*/       OPC_Scope, 86, /*->18960*/ // 2 children in Scope
/*18874*/         OPC_CheckChild2Type, MVT::i32,
/*18876*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*18878*/         OPC_Scope, 24, /*->18904*/ // 2 children in Scope
/*18880*/           OPC_CheckPredicate, 38, // Predicate_store
/*18882*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18884*/           OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*18887*/           OPC_EmitMergeInputChains1_0,
/*18888*/           OPC_EmitInteger, MVT::i32, 14, 
/*18891*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18894*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::PICSTR), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 23
                    // Dst: (PICSTR GPR:i32:$src, addrmodepc:i32:$addr)
/*18904*/         /*Scope*/ 54, /*->18959*/
/*18905*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*18907*/           OPC_Scope, 24, /*->18933*/ // 2 children in Scope
/*18909*/             OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*18911*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18913*/             OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*18916*/             OPC_EmitMergeInputChains1_0,
/*18917*/             OPC_EmitInteger, MVT::i32, 14, 
/*18920*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18923*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PICSTRH), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 23
                      // Dst: (PICSTRH GPR:i32:$src, addrmodepc:i32:$addr)
/*18933*/           /*Scope*/ 24, /*->18958*/
/*18934*/             OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*18936*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18938*/             OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*18941*/             OPC_EmitMergeInputChains1_0,
/*18942*/             OPC_EmitInteger, MVT::i32, 14, 
/*18945*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18948*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PICSTRB), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 23
                      // Dst: (PICSTRB GPR:i32:$src, addrmodepc:i32:$addr)
/*18958*/           0, /*End of Scope*/
/*18959*/         0, /*End of Scope*/
/*18960*/       /*Scope*/ 30|128,1/*158*/, /*->19120*/
/*18962*/         OPC_RecordChild3, // #3 = $offset
/*18963*/         OPC_CheckChild3Type, MVT::i32,
/*18965*/         OPC_CheckType, MVT::i32,
/*18967*/         OPC_Scope, 57, /*->19026*/ // 2 children in Scope
/*18969*/           OPC_CheckPredicate, 38, // Predicate_istore
/*18971*/           OPC_CheckPredicate, 36, // Predicate_post_store
/*18973*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18975*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*18978*/           OPC_Scope, 22, /*->19002*/ // 2 children in Scope
/*18980*/             OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*18983*/             OPC_EmitMergeInputChains1_0,
/*18984*/             OPC_EmitInteger, MVT::i32, 14, 
/*18987*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18990*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::STR_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                      // Dst: (STR_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*19002*/           /*Scope*/ 22, /*->19025*/
/*19003*/             OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*19006*/             OPC_EmitMergeInputChains1_0,
/*19007*/             OPC_EmitInteger, MVT::i32, 14, 
/*19010*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19013*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::STR_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                      // Dst: (STR_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*19025*/           0, /*End of Scope*/
/*19026*/         /*Scope*/ 92, /*->19119*/
/*19027*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*19029*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*19031*/           OPC_Scope, 55, /*->19088*/ // 2 children in Scope
/*19033*/             OPC_CheckPredicate, 37, // Predicate_post_truncsti8
/*19035*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19037*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*19040*/             OPC_Scope, 22, /*->19064*/ // 2 children in Scope
/*19042*/               OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*19045*/               OPC_EmitMergeInputChains1_0,
/*19046*/               OPC_EmitInteger, MVT::i32, 14, 
/*19049*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19052*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::STRB_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                        // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                        // Dst: (STRB_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*19064*/             /*Scope*/ 22, /*->19087*/
/*19065*/               OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*19068*/               OPC_EmitMergeInputChains1_0,
/*19069*/               OPC_EmitInteger, MVT::i32, 14, 
/*19072*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19075*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::STRB_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                        // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                        // Dst: (STRB_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*19087*/             0, /*End of Scope*/
/*19088*/           /*Scope*/ 29, /*->19118*/
/*19089*/             OPC_CheckPredicate, 35, // Predicate_post_truncsti16
/*19091*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19093*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*19096*/             OPC_CheckComplexPat, /*CP*/15, /*#*/3, // SelectAddrMode3Offset:$offset #5 #6
/*19099*/             OPC_EmitMergeInputChains1_0,
/*19100*/             OPC_EmitInteger, MVT::i32, 14, 
/*19103*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19106*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 19
                      // Dst: (STRH_POST:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)
/*19118*/           0, /*End of Scope*/
/*19119*/         0, /*End of Scope*/
/*19120*/       0, /*End of Scope*/
/*19121*/     /*Scope*/ 109|128,2/*365*/, /*->19488*/
/*19123*/       OPC_MoveChild1,
/*19124*/       OPC_SwitchOpcode /*2 cases */, 51|128,1/*179*/, TARGET_VAL(ARMISD::VGETLANEu),// ->19308
/*19129*/         OPC_RecordChild0, // #1 = $Vd
/*19130*/         OPC_Scope, 43, /*->19175*/ // 4 children in Scope
/*19132*/           OPC_CheckChild0Type, MVT::v8i8,
/*19134*/           OPC_RecordChild1, // #2 = $lane
/*19135*/           OPC_MoveChild1,
/*19136*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19139*/           OPC_MoveParent,
/*19140*/           OPC_MoveParent,
/*19141*/           OPC_RecordChild2, // #3 = $Rn
/*19142*/           OPC_CheckChild2Type, MVT::i32,
/*19144*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19146*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*19148*/           OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*19150*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*19152*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*19155*/           OPC_EmitMergeInputChains1_0,
/*19156*/           OPC_EmitConvertToTarget, 2,
/*19158*/           OPC_EmitInteger, MVT::i32, 14, 
/*19161*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19164*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                    // Dst: (VST1LNd8 addrmode6:i32:$Rn, DPR:v8i8:$Vd, (imm:i32):$lane)
/*19175*/         /*Scope*/ 43, /*->19219*/
/*19176*/           OPC_CheckChild0Type, MVT::v4i16,
/*19178*/           OPC_RecordChild1, // #2 = $lane
/*19179*/           OPC_MoveChild1,
/*19180*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19183*/           OPC_MoveParent,
/*19184*/           OPC_MoveParent,
/*19185*/           OPC_RecordChild2, // #3 = $Rn
/*19186*/           OPC_CheckChild2Type, MVT::i32,
/*19188*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19190*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*19192*/           OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*19194*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*19196*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*19199*/           OPC_EmitMergeInputChains1_0,
/*19200*/           OPC_EmitConvertToTarget, 2,
/*19202*/           OPC_EmitInteger, MVT::i32, 14, 
/*19205*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19208*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                    // Dst: (VST1LNd16 addrmode6:i32:$Rn, DPR:v4i16:$Vd, (imm:i32):$lane)
/*19219*/         /*Scope*/ 43, /*->19263*/
/*19220*/           OPC_CheckChild0Type, MVT::v16i8,
/*19222*/           OPC_RecordChild1, // #2 = $lane
/*19223*/           OPC_MoveChild1,
/*19224*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19227*/           OPC_MoveParent,
/*19228*/           OPC_MoveParent,
/*19229*/           OPC_RecordChild2, // #3 = $addr
/*19230*/           OPC_CheckChild2Type, MVT::i32,
/*19232*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19234*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*19236*/           OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*19238*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*19240*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*19243*/           OPC_EmitMergeInputChains1_0,
/*19244*/           OPC_EmitConvertToTarget, 2,
/*19246*/           OPC_EmitInteger, MVT::i32, 14, 
/*19249*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19252*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                    // Dst: (VST1LNq8Pseudo addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*19263*/         /*Scope*/ 43, /*->19307*/
/*19264*/           OPC_CheckChild0Type, MVT::v8i16,
/*19266*/           OPC_RecordChild1, // #2 = $lane
/*19267*/           OPC_MoveChild1,
/*19268*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19271*/           OPC_MoveParent,
/*19272*/           OPC_MoveParent,
/*19273*/           OPC_RecordChild2, // #3 = $addr
/*19274*/           OPC_CheckChild2Type, MVT::i32,
/*19276*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19278*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*19280*/           OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*19282*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*19284*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*19287*/           OPC_EmitMergeInputChains1_0,
/*19288*/           OPC_EmitConvertToTarget, 2,
/*19290*/           OPC_EmitInteger, MVT::i32, 14, 
/*19293*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19296*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                    // Dst: (VST1LNq16Pseudo addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*19307*/         0, /*End of Scope*/
/*19308*/       /*SwitchOpcode*/ 47|128,1/*175*/, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->19487
/*19312*/         OPC_RecordChild0, // #1 = $Vd
/*19313*/         OPC_Scope, 43, /*->19358*/ // 4 children in Scope
/*19315*/           OPC_CheckChild0Type, MVT::v2i32,
/*19317*/           OPC_RecordChild1, // #2 = $lane
/*19318*/           OPC_MoveChild1,
/*19319*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19322*/           OPC_MoveParent,
/*19323*/           OPC_CheckType, MVT::i32,
/*19325*/           OPC_MoveParent,
/*19326*/           OPC_RecordChild2, // #3 = $Rn
/*19327*/           OPC_CheckChild2Type, MVT::i32,
/*19329*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19331*/           OPC_CheckPredicate, 38, // Predicate_store
/*19333*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*19335*/           OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*19338*/           OPC_EmitMergeInputChains1_0,
/*19339*/           OPC_EmitConvertToTarget, 2,
/*19341*/           OPC_EmitInteger, MVT::i32, 14, 
/*19344*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19347*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNd32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$Vd, (imm:i32):$lane)
/*19358*/         /*Scope*/ 43, /*->19402*/
/*19359*/           OPC_CheckChild0Type, MVT::v4i32,
/*19361*/           OPC_RecordChild1, // #2 = $lane
/*19362*/           OPC_MoveChild1,
/*19363*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19366*/           OPC_MoveParent,
/*19367*/           OPC_CheckType, MVT::i32,
/*19369*/           OPC_MoveParent,
/*19370*/           OPC_RecordChild2, // #3 = $addr
/*19371*/           OPC_CheckChild2Type, MVT::i32,
/*19373*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19375*/           OPC_CheckPredicate, 38, // Predicate_store
/*19377*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*19379*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*19382*/           OPC_EmitMergeInputChains1_0,
/*19383*/           OPC_EmitConvertToTarget, 2,
/*19385*/           OPC_EmitInteger, MVT::i32, 14, 
/*19388*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19391*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*19402*/         /*Scope*/ 41, /*->19444*/
/*19403*/           OPC_CheckChild0Type, MVT::v2f32,
/*19405*/           OPC_RecordChild1, // #2 = $lane
/*19406*/           OPC_MoveChild1,
/*19407*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19410*/           OPC_MoveParent,
/*19411*/           OPC_CheckType, MVT::f32,
/*19413*/           OPC_MoveParent,
/*19414*/           OPC_RecordChild2, // #3 = $addr
/*19415*/           OPC_CheckChild2Type, MVT::i32,
/*19417*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19419*/           OPC_CheckPredicate, 38, // Predicate_store
/*19421*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*19424*/           OPC_EmitMergeInputChains1_0,
/*19425*/           OPC_EmitConvertToTarget, 2,
/*19427*/           OPC_EmitInteger, MVT::i32, 14, 
/*19430*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19433*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:f32 DPR:v2f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNd32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
/*19444*/         /*Scope*/ 41, /*->19486*/
/*19445*/           OPC_CheckChild0Type, MVT::v4f32,
/*19447*/           OPC_RecordChild1, // #2 = $lane
/*19448*/           OPC_MoveChild1,
/*19449*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19452*/           OPC_MoveParent,
/*19453*/           OPC_CheckType, MVT::f32,
/*19455*/           OPC_MoveParent,
/*19456*/           OPC_RecordChild2, // #3 = $addr
/*19457*/           OPC_CheckChild2Type, MVT::i32,
/*19459*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19461*/           OPC_CheckPredicate, 38, // Predicate_store
/*19463*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*19466*/           OPC_EmitMergeInputChains1_0,
/*19467*/           OPC_EmitConvertToTarget, 2,
/*19469*/           OPC_EmitInteger, MVT::i32, 14, 
/*19472*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19475*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:f32 QPR:v4f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
/*19486*/         0, /*End of Scope*/
/*19487*/       0, // EndSwitchOpcode
/*19488*/     /*Scope*/ 28|128,2/*284*/, /*->19774*/
/*19490*/       OPC_RecordChild1, // #1 = $Rt
/*19491*/       OPC_CheckChild1Type, MVT::i32,
/*19493*/       OPC_RecordChild2, // #2 = $shift
/*19494*/       OPC_Scope, 44|128,1/*172*/, /*->19669*/ // 2 children in Scope
/*19497*/         OPC_CheckChild2Type, MVT::i32,
/*19499*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19501*/         OPC_Scope, 25, /*->19528*/ // 4 children in Scope
/*19503*/           OPC_CheckPredicate, 38, // Predicate_store
/*19505*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19507*/           OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*19510*/           OPC_EmitMergeInputChains1_0,
/*19511*/           OPC_EmitInteger, MVT::i32, 14, 
/*19514*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19517*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (STRrs GPR:i32:$Rt, ldst_so_reg:i32:$shift)
/*19528*/         /*Scope*/ 56, /*->19585*/
/*19529*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*19531*/           OPC_Scope, 25, /*->19558*/ // 2 children in Scope
/*19533*/             OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*19535*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19537*/             OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*19540*/             OPC_EmitMergeInputChains1_0,
/*19541*/             OPC_EmitInteger, MVT::i32, 14, 
/*19544*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19547*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                          6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (STRBrs GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)
/*19558*/           /*Scope*/ 25, /*->19584*/
/*19559*/             OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*19561*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19563*/             OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectAddrMode3:$addr #3 #4 #5
/*19566*/             OPC_EmitMergeInputChains1_0,
/*19567*/             OPC_EmitInteger, MVT::i32, 14, 
/*19570*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19573*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                          6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPR:i32:$Rt, addrmode3:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (STRH GPR:i32:$Rt, addrmode3:i32:$addr)
/*19584*/           0, /*End of Scope*/
/*19585*/         /*Scope*/ 25, /*->19611*/
/*19586*/           OPC_CheckPredicate, 38, // Predicate_store
/*19588*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*19590*/           OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*19593*/           OPC_EmitMergeInputChains1_0,
/*19594*/           OPC_EmitInteger, MVT::i32, 14, 
/*19597*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19600*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (t2STRs GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*19611*/         /*Scope*/ 56, /*->19668*/
/*19612*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*19614*/           OPC_Scope, 25, /*->19641*/ // 2 children in Scope
/*19616*/             OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*19618*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*19620*/             OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*19623*/             OPC_EmitMergeInputChains1_0,
/*19624*/             OPC_EmitInteger, MVT::i32, 14, 
/*19627*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19630*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                          6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (t2STRBs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*19641*/           /*Scope*/ 25, /*->19667*/
/*19642*/             OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*19644*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*19646*/             OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*19649*/             OPC_EmitMergeInputChains1_0,
/*19650*/             OPC_EmitInteger, MVT::i32, 14, 
/*19653*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19656*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                          6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (t2STRHs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*19667*/           0, /*End of Scope*/
/*19668*/         0, /*End of Scope*/
/*19669*/       /*Scope*/ 103, /*->19773*/
/*19670*/         OPC_RecordChild3, // #3 = $offset
/*19671*/         OPC_CheckChild3Type, MVT::i32,
/*19673*/         OPC_CheckType, MVT::i32,
/*19675*/         OPC_Scope, 30, /*->19707*/ // 2 children in Scope
/*19677*/           OPC_CheckPredicate, 38, // Predicate_istore
/*19679*/           OPC_CheckPredicate, 36, // Predicate_post_store
/*19681*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*19683*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*19686*/           OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*19689*/           OPC_EmitMergeInputChains1_0,
/*19690*/           OPC_EmitInteger, MVT::i32, 14, 
/*19693*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19696*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STR_POST), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                    // Src: (ist:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 16
                    // Dst: (t2STR_POST:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*19707*/         /*Scope*/ 64, /*->19772*/
/*19708*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*19710*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*19712*/           OPC_Scope, 28, /*->19742*/ // 2 children in Scope
/*19714*/             OPC_CheckPredicate, 35, // Predicate_post_truncsti16
/*19716*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*19718*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*19721*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*19724*/             OPC_EmitMergeInputChains1_0,
/*19725*/             OPC_EmitInteger, MVT::i32, 14, 
/*19728*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19731*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                      // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 16
                      // Dst: (t2STRH_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*19742*/           /*Scope*/ 28, /*->19771*/
/*19743*/             OPC_CheckPredicate, 37, // Predicate_post_truncsti8
/*19745*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*19747*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*19750*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*19753*/             OPC_EmitMergeInputChains1_0,
/*19754*/             OPC_EmitInteger, MVT::i32, 14, 
/*19757*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19760*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STRB_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                      // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 16
                      // Dst: (t2STRB_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*19771*/           0, /*End of Scope*/
/*19772*/         0, /*End of Scope*/
/*19773*/       0, /*End of Scope*/
/*19774*/     /*Scope*/ 91|128,1/*219*/, /*->19995*/
/*19776*/       OPC_MoveChild1,
/*19777*/       OPC_SwitchOpcode /*2 cases */, 105, TARGET_VAL(ISD::FP_TO_SINT),// ->19886
/*19781*/         OPC_RecordChild0, // #1 = $a
/*19782*/         OPC_CheckType, MVT::i32,
/*19784*/         OPC_Scope, 49, /*->19835*/ // 2 children in Scope
/*19786*/           OPC_CheckChild0Type, MVT::f64,
/*19788*/           OPC_MoveParent,
/*19789*/           OPC_RecordChild2, // #2 = $ptr
/*19790*/           OPC_CheckChild2Type, MVT::i32,
/*19792*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19794*/           OPC_CheckPredicate, 38, // Predicate_store
/*19796*/           OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*19798*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*19800*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$ptr #3 #4
/*19803*/           OPC_EmitMergeInputChains1_0,
/*19804*/           OPC_EmitInteger, MVT::i32, 14, 
/*19807*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19810*/           OPC_EmitNode1, TARGET_VAL(ARM::VTOSIZD), 0|OPFL_Chain,
                        MVT::f32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*19819*/           OPC_EmitInteger, MVT::i32, 14, 
/*19822*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19825*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 7, 3, 4, 8, 9, 
                    // Src: (st (fp_to_sint:i32 DPR:f64:$a), addrmode5:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 16
                    // Dst: (VSTRS (VTOSIZD:f32 DPR:f64:$a), addrmode5:i32:$ptr)
/*19835*/         /*Scope*/ 49, /*->19885*/
/*19836*/           OPC_CheckChild0Type, MVT::f32,
/*19838*/           OPC_MoveParent,
/*19839*/           OPC_RecordChild2, // #2 = $ptr
/*19840*/           OPC_CheckChild2Type, MVT::i32,
/*19842*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19844*/           OPC_CheckPredicate, 38, // Predicate_store
/*19846*/           OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*19848*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*19850*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$ptr #3 #4
/*19853*/           OPC_EmitMergeInputChains1_0,
/*19854*/           OPC_EmitInteger, MVT::i32, 14, 
/*19857*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19860*/           OPC_EmitNode1, TARGET_VAL(ARM::VTOSIZS), 0|OPFL_Chain,
                        MVT::f32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*19869*/           OPC_EmitInteger, MVT::i32, 14, 
/*19872*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19875*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 7, 3, 4, 8, 9, 
                    // Src: (st (fp_to_sint:i32 SPR:f32:$a), addrmode5:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 16
                    // Dst: (VSTRS (VTOSIZS:f32 SPR:f32:$a), addrmode5:i32:$ptr)
/*19885*/         0, /*End of Scope*/
/*19886*/       /*SwitchOpcode*/ 105, TARGET_VAL(ISD::FP_TO_UINT),// ->19994
/*19889*/         OPC_RecordChild0, // #1 = $a
/*19890*/         OPC_CheckType, MVT::i32,
/*19892*/         OPC_Scope, 49, /*->19943*/ // 2 children in Scope
/*19894*/           OPC_CheckChild0Type, MVT::f64,
/*19896*/           OPC_MoveParent,
/*19897*/           OPC_RecordChild2, // #2 = $ptr
/*19898*/           OPC_CheckChild2Type, MVT::i32,
/*19900*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19902*/           OPC_CheckPredicate, 38, // Predicate_store
/*19904*/           OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*19906*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*19908*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$ptr #3 #4
/*19911*/           OPC_EmitMergeInputChains1_0,
/*19912*/           OPC_EmitInteger, MVT::i32, 14, 
/*19915*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19918*/           OPC_EmitNode1, TARGET_VAL(ARM::VTOUIZD), 0|OPFL_Chain,
                        MVT::f32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*19927*/           OPC_EmitInteger, MVT::i32, 14, 
/*19930*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19933*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 7, 3, 4, 8, 9, 
                    // Src: (st (fp_to_uint:i32 DPR:f64:$a), addrmode5:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 16
                    // Dst: (VSTRS (VTOUIZD:f32 DPR:f64:$a), addrmode5:i32:$ptr)
/*19943*/         /*Scope*/ 49, /*->19993*/
/*19944*/           OPC_CheckChild0Type, MVT::f32,
/*19946*/           OPC_MoveParent,
/*19947*/           OPC_RecordChild2, // #2 = $ptr
/*19948*/           OPC_CheckChild2Type, MVT::i32,
/*19950*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19952*/           OPC_CheckPredicate, 38, // Predicate_store
/*19954*/           OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*19956*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*19958*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$ptr #3 #4
/*19961*/           OPC_EmitMergeInputChains1_0,
/*19962*/           OPC_EmitInteger, MVT::i32, 14, 
/*19965*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19968*/           OPC_EmitNode1, TARGET_VAL(ARM::VTOUIZS), 0|OPFL_Chain,
                        MVT::f32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*19977*/           OPC_EmitInteger, MVT::i32, 14, 
/*19980*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19983*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 7, 3, 4, 8, 9, 
                    // Src: (st (fp_to_uint:i32 SPR:f32:$a), addrmode5:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 16
                    // Dst: (VSTRS (VTOUIZS:f32 SPR:f32:$a), addrmode5:i32:$ptr)
/*19993*/         0, /*End of Scope*/
/*19994*/       0, // EndSwitchOpcode
/*19995*/     /*Scope*/ 124|128,7/*1020*/, /*->21017*/
/*19997*/       OPC_RecordChild1, // #1 = $Rt
/*19998*/       OPC_Scope, 16|128,5/*656*/, /*->20657*/ // 4 children in Scope
/*20001*/         OPC_CheckChild1Type, MVT::i32,
/*20003*/         OPC_RecordChild2, // #2 = $addr
/*20004*/         OPC_Scope, 127|128,2/*383*/, /*->20390*/ // 3 children in Scope
/*20007*/           OPC_CheckChild2Type, MVT::i32,
/*20009*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*20011*/           OPC_Scope, 24, /*->20037*/ // 6 children in Scope
/*20013*/             OPC_CheckPredicate, 38, // Predicate_store
/*20015*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20017*/             OPC_CheckComplexPat, /*CP*/20, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*20020*/             OPC_EmitMergeInputChains1_0,
/*20021*/             OPC_EmitInteger, MVT::i32, 14, 
/*20024*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20027*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (STRi12 GPR:i32:$Rt, addrmode_imm12:i32:$addr)
/*20037*/           /*Scope*/ 26, /*->20064*/
/*20038*/             OPC_CheckPredicate, 34, // Predicate_truncstore
/*20040*/             OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*20042*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20044*/             OPC_CheckComplexPat, /*CP*/20, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*20047*/             OPC_EmitMergeInputChains1_0,
/*20048*/             OPC_EmitInteger, MVT::i32, 14, 
/*20051*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20054*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                      // Dst: (STRBi12 GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)
/*20064*/           /*Scope*/ 69, /*->20134*/
/*20065*/             OPC_CheckPredicate, 38, // Predicate_store
/*20067*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20069*/             OPC_Scope, 20, /*->20091*/ // 3 children in Scope
/*20071*/               OPC_CheckComplexPat, /*CP*/21, /*#*/2, // SelectThumbAddrModeSP:$addr #3 #4
/*20074*/               OPC_EmitMergeInputChains1_0,
/*20075*/               OPC_EmitInteger, MVT::i32, 14, 
/*20078*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20081*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRspi), 0|OPFL_Chain|OPFL_MemRefs,
                            5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (tSTRspi tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)
/*20091*/             /*Scope*/ 20, /*->20112*/
/*20092*/               OPC_CheckComplexPat, /*CP*/22, /*#*/2, // SelectThumbAddrModeImm5S4:$addr #3 #4
/*20095*/               OPC_EmitMergeInputChains1_0,
/*20096*/               OPC_EmitInteger, MVT::i32, 14, 
/*20099*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20102*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                            5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (tSTRi tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)
/*20112*/             /*Scope*/ 20, /*->20133*/
/*20113*/               OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectThumbAddrModeRR:$addr #3 #4
/*20116*/               OPC_EmitMergeInputChains1_0,
/*20117*/               OPC_EmitInteger, MVT::i32, 14, 
/*20120*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20123*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                            5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (tSTRr tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)
/*20133*/             0, /*End of Scope*/
/*20134*/           /*Scope*/ 102, /*->20237*/
/*20135*/             OPC_CheckPredicate, 34, // Predicate_truncstore
/*20137*/             OPC_Scope, 48, /*->20187*/ // 2 children in Scope
/*20139*/               OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*20141*/               OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20143*/               OPC_Scope, 20, /*->20165*/ // 2 children in Scope
/*20145*/                 OPC_CheckComplexPat, /*CP*/23, /*#*/2, // SelectThumbAddrModeImm5S1:$addr #3 #4
/*20148*/                 OPC_EmitMergeInputChains1_0,
/*20149*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20152*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20155*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (tSTRBi tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)
/*20165*/               /*Scope*/ 20, /*->20186*/
/*20166*/                 OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectThumbAddrModeRR:$addr #3 #4
/*20169*/                 OPC_EmitMergeInputChains1_0,
/*20170*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20173*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20176*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (tSTRBr tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)
/*20186*/               0, /*End of Scope*/
/*20187*/             /*Scope*/ 48, /*->20236*/
/*20188*/               OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*20190*/               OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20192*/               OPC_Scope, 20, /*->20214*/ // 2 children in Scope
/*20194*/                 OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectThumbAddrModeImm5S2:$addr #3 #4
/*20197*/                 OPC_EmitMergeInputChains1_0,
/*20198*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20201*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20204*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (tSTRHi tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)
/*20214*/               /*Scope*/ 20, /*->20235*/
/*20215*/                 OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectThumbAddrModeRR:$addr #3 #4
/*20218*/                 OPC_EmitMergeInputChains1_0,
/*20219*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20222*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20225*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (tSTRHr tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)
/*20235*/               0, /*End of Scope*/
/*20236*/             0, /*End of Scope*/
/*20237*/           /*Scope*/ 48, /*->20286*/
/*20238*/             OPC_CheckPredicate, 38, // Predicate_store
/*20240*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*20242*/             OPC_Scope, 20, /*->20264*/ // 2 children in Scope
/*20244*/               OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*20247*/               OPC_EmitMergeInputChains1_0,
/*20248*/               OPC_EmitInteger, MVT::i32, 14, 
/*20251*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20254*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                            5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (t2STRi12 GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*20264*/             /*Scope*/ 20, /*->20285*/
/*20265*/               OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*20268*/               OPC_EmitMergeInputChains1_0,
/*20269*/               OPC_EmitInteger, MVT::i32, 14, 
/*20272*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20275*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                            5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (t2STRi8 GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*20285*/             0, /*End of Scope*/
/*20286*/           /*Scope*/ 102, /*->20389*/
/*20287*/             OPC_CheckPredicate, 34, // Predicate_truncstore
/*20289*/             OPC_Scope, 48, /*->20339*/ // 2 children in Scope
/*20291*/               OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*20293*/               OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*20295*/               OPC_Scope, 20, /*->20317*/ // 2 children in Scope
/*20297*/                 OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*20300*/                 OPC_EmitMergeInputChains1_0,
/*20301*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20304*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20307*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (t2STRBi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*20317*/               /*Scope*/ 20, /*->20338*/
/*20318*/                 OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*20321*/                 OPC_EmitMergeInputChains1_0,
/*20322*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20325*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20328*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (t2STRBi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*20338*/               0, /*End of Scope*/
/*20339*/             /*Scope*/ 48, /*->20388*/
/*20340*/               OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*20342*/               OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*20344*/               OPC_Scope, 20, /*->20366*/ // 2 children in Scope
/*20346*/                 OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*20349*/                 OPC_EmitMergeInputChains1_0,
/*20350*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20353*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20356*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (t2STRHi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*20366*/               /*Scope*/ 20, /*->20387*/
/*20367*/                 OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*20370*/                 OPC_EmitMergeInputChains1_0,
/*20371*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20374*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20377*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (t2STRHi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*20387*/               0, /*End of Scope*/
/*20388*/             0, /*End of Scope*/
/*20389*/           0, /*End of Scope*/
/*20390*/         /*Scope*/ 108|128,1/*236*/, /*->20628*/
/*20392*/           OPC_RecordChild3, // #3 = $offset
/*20393*/           OPC_CheckChild3Type, MVT::i32,
/*20395*/           OPC_CheckType, MVT::i32,
/*20397*/           OPC_Scope, 54, /*->20453*/ // 4 children in Scope
/*20399*/             OPC_CheckPredicate, 38, // Predicate_istore
/*20401*/             OPC_CheckPredicate, 40, // Predicate_pre_store
/*20403*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20405*/             OPC_Scope, 22, /*->20429*/ // 2 children in Scope
/*20407*/               OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*20410*/               OPC_EmitMergeInputChains1_0,
/*20411*/               OPC_EmitInteger, MVT::i32, 14, 
/*20414*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20417*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::STRi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                        // Dst: (STRi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*20429*/             /*Scope*/ 22, /*->20452*/
/*20430*/               OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*20433*/               OPC_EmitMergeInputChains1_0,
/*20434*/               OPC_EmitInteger, MVT::i32, 14, 
/*20437*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20440*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::STRr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                        // Dst: (STRr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*20452*/             0, /*End of Scope*/
/*20453*/           /*Scope*/ 86, /*->20540*/
/*20454*/             OPC_CheckPredicate, 34, // Predicate_itruncstore
/*20456*/             OPC_CheckPredicate, 40, // Predicate_pre_truncst
/*20458*/             OPC_Scope, 52, /*->20512*/ // 2 children in Scope
/*20460*/               OPC_CheckPredicate, 37, // Predicate_pre_truncsti8
/*20462*/               OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20464*/               OPC_Scope, 22, /*->20488*/ // 2 children in Scope
/*20466*/                 OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*20469*/                 OPC_EmitMergeInputChains1_0,
/*20470*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20473*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20476*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::STRBi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                              MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                          // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                          // Dst: (STRBi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*20488*/               /*Scope*/ 22, /*->20511*/
/*20489*/                 OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*20492*/                 OPC_EmitMergeInputChains1_0,
/*20493*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20496*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20499*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::STRBr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                              MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                          // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                          // Dst: (STRBr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*20511*/               0, /*End of Scope*/
/*20512*/             /*Scope*/ 26, /*->20539*/
/*20513*/               OPC_CheckPredicate, 35, // Predicate_pre_truncsti16
/*20515*/               OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20517*/               OPC_CheckComplexPat, /*CP*/15, /*#*/3, // SelectAddrMode3Offset:$offset #4 #5
/*20520*/               OPC_EmitMergeInputChains1_0,
/*20521*/               OPC_EmitInteger, MVT::i32, 14, 
/*20524*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20527*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 13
                        // Dst: (STRH_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)
/*20539*/             0, /*End of Scope*/
/*20540*/           /*Scope*/ 27, /*->20568*/
/*20541*/             OPC_CheckPredicate, 38, // Predicate_istore
/*20543*/             OPC_CheckPredicate, 40, // Predicate_pre_store
/*20545*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*20547*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*20550*/             OPC_EmitMergeInputChains1_0,
/*20551*/             OPC_EmitInteger, MVT::i32, 14, 
/*20554*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20557*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STR_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 10
                      // Dst: (t2STR_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*20568*/           /*Scope*/ 58, /*->20627*/
/*20569*/             OPC_CheckPredicate, 34, // Predicate_itruncstore
/*20571*/             OPC_CheckPredicate, 40, // Predicate_pre_truncst
/*20573*/             OPC_Scope, 25, /*->20600*/ // 2 children in Scope
/*20575*/               OPC_CheckPredicate, 37, // Predicate_pre_truncsti8
/*20577*/               OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*20579*/               OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*20582*/               OPC_EmitMergeInputChains1_0,
/*20583*/               OPC_EmitInteger, MVT::i32, 14, 
/*20586*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20589*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STRB_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                        // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 10
                        // Dst: (t2STRB_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*20600*/             /*Scope*/ 25, /*->20626*/
/*20601*/               OPC_CheckPredicate, 35, // Predicate_pre_truncsti16
/*20603*/               OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*20605*/               OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*20608*/               OPC_EmitMergeInputChains1_0,
/*20609*/               OPC_EmitInteger, MVT::i32, 14, 
/*20612*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20615*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                        // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 10
                        // Dst: (t2STRH_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*20626*/             0, /*End of Scope*/
/*20627*/           0, /*End of Scope*/
/*20628*/         /*Scope*/ 27, /*->20656*/
/*20629*/           OPC_CheckChild3Integer, 4, 
/*20631*/           OPC_CheckPredicate, 38, // Predicate_istore
/*20633*/           OPC_CheckPredicate, 36, // Predicate_post_store
/*20635*/           OPC_CheckType, MVT::i32,
/*20637*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20639*/           OPC_EmitMergeInputChains1_0,
/*20640*/           OPC_EmitInteger, MVT::i32, 14, 
/*20643*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20646*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tSTMIA_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 1, 
                    // Src: (ist:i32 rGPR:i32:$Rt, rGPR:i32:$Rn, 4:iPTR)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 9
                    // Dst: (tSTMIA_UPD:i32 rGPR:i32:$Rn, rGPR:i32:$Rt)
/*20656*/         0, /*End of Scope*/
/*20657*/       /*Scope*/ 111, /*->20769*/
/*20658*/         OPC_CheckChild1Type, MVT::f64,
/*20660*/         OPC_RecordChild2, // #2 = $addr
/*20661*/         OPC_CheckChild2Type, MVT::i32,
/*20663*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*20665*/         OPC_CheckPredicate, 38, // Predicate_store
/*20667*/         OPC_Scope, 24, /*->20693*/ // 4 children in Scope
/*20669*/           OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*20671*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*20673*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*20676*/           OPC_EmitMergeInputChains1_0,
/*20677*/           OPC_EmitInteger, MVT::i32, 14, 
/*20680*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20683*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VSTRD), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st DPR:f64:$Dd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 13
                    // Dst: (VSTRD DPR:f64:$Dd, addrmode5:i32:$addr)
/*20693*/         /*Scope*/ 24, /*->20718*/
/*20694*/           OPC_CheckPredicate, 41, // Predicate_hword_alignedstore
/*20696*/           OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*20698*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*20701*/           OPC_EmitMergeInputChains1_0,
/*20702*/           OPC_EmitInteger, MVT::i32, 14, 
/*20705*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20708*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1d16), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                    // Dst: (VST1d16 addrmode6:i32:$addr, DPR:f64:$value)
/*20718*/         /*Scope*/ 24, /*->20743*/
/*20719*/           OPC_CheckPredicate, 42, // Predicate_byte_alignedstore
/*20721*/           OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*20723*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*20726*/           OPC_EmitMergeInputChains1_0,
/*20727*/           OPC_EmitInteger, MVT::i32, 14, 
/*20730*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20733*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1d8), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                    // Dst: (VST1d8 addrmode6:i32:$addr, DPR:f64:$value)
/*20743*/         /*Scope*/ 24, /*->20768*/
/*20744*/           OPC_CheckPredicate, 43, // Predicate_non_word_alignedstore
/*20746*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*20748*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*20751*/           OPC_EmitMergeInputChains1_0,
/*20752*/           OPC_EmitInteger, MVT::i32, 14, 
/*20755*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20758*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1d64), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_non_word_alignedstore>> - Complexity = 13
                    // Dst: (VST1d64 addrmode6:i32:$addr, DPR:f64:$value)
/*20768*/         0, /*End of Scope*/
/*20769*/       /*Scope*/ 33, /*->20803*/
/*20770*/         OPC_CheckChild1Type, MVT::f32,
/*20772*/         OPC_RecordChild2, // #2 = $addr
/*20773*/         OPC_CheckChild2Type, MVT::i32,
/*20775*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*20777*/         OPC_CheckPredicate, 38, // Predicate_store
/*20779*/         OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*20781*/         OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*20783*/         OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*20786*/         OPC_EmitMergeInputChains1_0,
/*20787*/         OPC_EmitInteger, MVT::i32, 14, 
/*20790*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20793*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 1, 3, 4, 5, 6, 
                  // Src: (st SPR:f32:$Sd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 13
                  // Dst: (VSTRS SPR:f32:$Sd, addrmode5:i32:$addr)
/*20803*/       /*Scope*/ 83|128,1/*211*/, /*->21016*/
/*20805*/         OPC_CheckChild1Type, MVT::v2f64,
/*20807*/         OPC_RecordChild2, // #2 = $addr
/*20808*/         OPC_CheckChild2Type, MVT::i32,
/*20810*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*20812*/         OPC_CheckPredicate, 38, // Predicate_store
/*20814*/         OPC_Scope, 22, /*->20838*/ // 6 children in Scope
/*20816*/           OPC_CheckPredicate, 44, // Predicate_dword_alignedstore
/*20818*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*20821*/           OPC_EmitMergeInputChains1_0,
/*20822*/           OPC_EmitInteger, MVT::i32, 14, 
/*20825*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20828*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1q64), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_dword_alignedstore>> - Complexity = 13
                    // Dst: (VST1q64 addrmode6:i32:$addr, QPR:v2f64:$value)
/*20838*/         /*Scope*/ 24, /*->20863*/
/*20839*/           OPC_CheckPredicate, 45, // Predicate_word_alignedstore
/*20841*/           OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*20843*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*20846*/           OPC_EmitMergeInputChains1_0,
/*20847*/           OPC_EmitInteger, MVT::i32, 14, 
/*20850*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20853*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1q32), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_word_alignedstore>> - Complexity = 13
                    // Dst: (VST1q32 addrmode6:i32:$addr, QPR:v2f64:$value)
/*20863*/         /*Scope*/ 24, /*->20888*/
/*20864*/           OPC_CheckPredicate, 41, // Predicate_hword_alignedstore
/*20866*/           OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*20868*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*20871*/           OPC_EmitMergeInputChains1_0,
/*20872*/           OPC_EmitInteger, MVT::i32, 14, 
/*20875*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20878*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1q16), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                    // Dst: (VST1q16 addrmode6:i32:$addr, QPR:v2f64:$value)
/*20888*/         /*Scope*/ 65, /*->20954*/
/*20889*/           OPC_CheckPredicate, 42, // Predicate_byte_alignedstore
/*20891*/           OPC_Scope, 22, /*->20915*/ // 2 children in Scope
/*20893*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*20895*/             OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*20898*/             OPC_EmitMergeInputChains1_0,
/*20899*/             OPC_EmitInteger, MVT::i32, 14, 
/*20902*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20905*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1q8), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 3, 4, 1, 5, 6, 
                      // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                      // Dst: (VST1q8 addrmode6:i32:$addr, QPR:v2f64:$value)
/*20915*/           /*Scope*/ 37, /*->20953*/
/*20916*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*20918*/             OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*20921*/             OPC_EmitMergeInputChains1_0,
/*20922*/             OPC_EmitInteger, MVT::i32, 14, 
/*20925*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20928*/             OPC_EmitNode1, TARGET_VAL(ARM::VREV64q8), 0,
                          MVT::v16i8, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*20937*/             OPC_EmitInteger, MVT::i32, 14, 
/*20940*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20943*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1q8), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 3, 4, 7, 8, 9, 
                      // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                      // Dst: (VST1q8 addrmode6:i32:$addr, (VREV64q8:v16i8 QPR:v2f64:$value))
/*20953*/           0, /*End of Scope*/
/*20954*/         /*Scope*/ 39, /*->20994*/
/*20955*/           OPC_CheckPredicate, 41, // Predicate_hword_alignedstore
/*20957*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*20959*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*20962*/           OPC_EmitMergeInputChains1_0,
/*20963*/           OPC_EmitInteger, MVT::i32, 14, 
/*20966*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20969*/           OPC_EmitNode1, TARGET_VAL(ARM::VREV64q16), 0,
                        MVT::v16i8, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*20978*/           OPC_EmitInteger, MVT::i32, 14, 
/*20981*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20984*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1q16), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 4, 7, 8, 9, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                    // Dst: (VST1q16 addrmode6:i32:$addr, (VREV64q16:v16i8 QPR:v2f64:$value))
/*20994*/         /*Scope*/ 20, /*->21015*/
/*20995*/           OPC_CheckPredicate, 45, // Predicate_word_alignedstore
/*20997*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*20999*/           OPC_EmitMergeInputChains1_0,
/*21000*/           OPC_EmitInteger, MVT::i32, 14, 
/*21003*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21006*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VSTMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                        4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (st DPair:v2f64:$src, GPR:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_word_alignedstore>> - Complexity = 4
                    // Dst: (VSTMQIA DPair:v2f64:$src, GPR:i32:$Rn)
/*21015*/         0, /*End of Scope*/
/*21016*/       0, /*End of Scope*/
/*21017*/     0, /*End of Scope*/
/*21018*/   /*SwitchOpcode*/ 18|128,12/*1554*/, TARGET_VAL(ISD::INTRINSIC_VOID),// ->22576
/*21022*/     OPC_RecordNode, // #0 = 'intrinsic_void' chained node
/*21023*/     OPC_Scope, 111, /*->21136*/ // 22 children in Scope
/*21025*/       OPC_CheckChild1Integer, 2|128,4/*514*/, 
/*21028*/       OPC_RecordChild2, // #1 = $cop
/*21029*/       OPC_MoveChild2,
/*21030*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21033*/       OPC_MoveParent,
/*21034*/       OPC_RecordChild3, // #2 = $opc1
/*21035*/       OPC_MoveChild3,
/*21036*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21039*/       OPC_MoveParent,
/*21040*/       OPC_RecordChild4, // #3 = $CRd
/*21041*/       OPC_MoveChild4,
/*21042*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21045*/       OPC_MoveParent,
/*21046*/       OPC_RecordChild5, // #4 = $CRn
/*21047*/       OPC_MoveChild5,
/*21048*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21051*/       OPC_MoveParent,
/*21052*/       OPC_RecordChild6, // #5 = $CRm
/*21053*/       OPC_MoveChild6,
/*21054*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21057*/       OPC_MoveParent,
/*21058*/       OPC_RecordChild7, // #6 = $opc2
/*21059*/       OPC_MoveChild7,
/*21060*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21063*/       OPC_MoveParent,
/*21064*/       OPC_Scope, 34, /*->21100*/ // 2 children in Scope
/*21066*/         OPC_CheckPatternPredicate, 20, // (!Subtarget->isThumb()) && (!Subtarget->hasV8Ops())
/*21068*/         OPC_EmitMergeInputChains1_0,
/*21069*/         OPC_EmitConvertToTarget, 1,
/*21071*/         OPC_EmitConvertToTarget, 2,
/*21073*/         OPC_EmitConvertToTarget, 3,
/*21075*/         OPC_EmitConvertToTarget, 4,
/*21077*/         OPC_EmitConvertToTarget, 5,
/*21079*/         OPC_EmitConvertToTarget, 6,
/*21081*/         OPC_EmitInteger, MVT::i32, 14, 
/*21084*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21087*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::CDP), 0|OPFL_Chain,
                      8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_void 514:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (CDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21100*/       /*Scope*/ 34, /*->21135*/
/*21101*/         OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*21103*/         OPC_EmitMergeInputChains1_0,
/*21104*/         OPC_EmitConvertToTarget, 1,
/*21106*/         OPC_EmitConvertToTarget, 2,
/*21108*/         OPC_EmitConvertToTarget, 3,
/*21110*/         OPC_EmitConvertToTarget, 4,
/*21112*/         OPC_EmitConvertToTarget, 5,
/*21114*/         OPC_EmitConvertToTarget, 6,
/*21116*/         OPC_EmitInteger, MVT::i32, 14, 
/*21119*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21122*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2CDP), 0|OPFL_Chain,
                      8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_void 514:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (t2CDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21135*/       0, /*End of Scope*/
/*21136*/     /*Scope*/ 103, /*->21240*/
/*21137*/       OPC_CheckChild1Integer, 3|128,4/*515*/, 
/*21140*/       OPC_RecordChild2, // #1 = $cop
/*21141*/       OPC_MoveChild2,
/*21142*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21145*/       OPC_MoveParent,
/*21146*/       OPC_RecordChild3, // #2 = $opc1
/*21147*/       OPC_MoveChild3,
/*21148*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21151*/       OPC_MoveParent,
/*21152*/       OPC_RecordChild4, // #3 = $CRd
/*21153*/       OPC_MoveChild4,
/*21154*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21157*/       OPC_MoveParent,
/*21158*/       OPC_RecordChild5, // #4 = $CRn
/*21159*/       OPC_MoveChild5,
/*21160*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21163*/       OPC_MoveParent,
/*21164*/       OPC_RecordChild6, // #5 = $CRm
/*21165*/       OPC_MoveChild6,
/*21166*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21169*/       OPC_MoveParent,
/*21170*/       OPC_RecordChild7, // #6 = $opc2
/*21171*/       OPC_MoveChild7,
/*21172*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21175*/       OPC_MoveParent,
/*21176*/       OPC_Scope, 26, /*->21204*/ // 2 children in Scope
/*21178*/         OPC_CheckPatternPredicate, 20, // (!Subtarget->isThumb()) && (!Subtarget->hasV8Ops())
/*21180*/         OPC_EmitMergeInputChains1_0,
/*21181*/         OPC_EmitConvertToTarget, 1,
/*21183*/         OPC_EmitConvertToTarget, 2,
/*21185*/         OPC_EmitConvertToTarget, 3,
/*21187*/         OPC_EmitConvertToTarget, 4,
/*21189*/         OPC_EmitConvertToTarget, 5,
/*21191*/         OPC_EmitConvertToTarget, 6,
/*21193*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::CDP2), 0|OPFL_Chain,
                      6/*#Ops*/, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 515:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21204*/       /*Scope*/ 34, /*->21239*/
/*21205*/         OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*21207*/         OPC_EmitMergeInputChains1_0,
/*21208*/         OPC_EmitConvertToTarget, 1,
/*21210*/         OPC_EmitConvertToTarget, 2,
/*21212*/         OPC_EmitConvertToTarget, 3,
/*21214*/         OPC_EmitConvertToTarget, 4,
/*21216*/         OPC_EmitConvertToTarget, 5,
/*21218*/         OPC_EmitConvertToTarget, 6,
/*21220*/         OPC_EmitInteger, MVT::i32, 14, 
/*21223*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21226*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2CDP2), 0|OPFL_Chain,
                      8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_void 515:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (t2CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21239*/       0, /*End of Scope*/
/*21240*/     /*Scope*/ 76, /*->21317*/
/*21241*/       OPC_CheckChild1Integer, 19|128,4/*531*/, 
/*21244*/       OPC_RecordChild2, // #1 = $cop
/*21245*/       OPC_MoveChild2,
/*21246*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21249*/       OPC_MoveParent,
/*21250*/       OPC_RecordChild3, // #2 = $CRd
/*21251*/       OPC_MoveChild3,
/*21252*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21255*/       OPC_MoveParent,
/*21256*/       OPC_RecordChild4, // #3 = $addr
/*21257*/       OPC_CheckChild4Type, MVT::i32,
/*21259*/       OPC_Scope, 27, /*->21288*/ // 2 children in Scope
/*21261*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21263*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21266*/         OPC_EmitMergeInputChains1_0,
/*21267*/         OPC_EmitConvertToTarget, 1,
/*21269*/         OPC_EmitConvertToTarget, 2,
/*21271*/         OPC_EmitInteger, MVT::i32, 14, 
/*21274*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21277*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::LDC_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 531:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (LDC_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21288*/       /*Scope*/ 27, /*->21316*/
/*21289*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*21291*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21294*/         OPC_EmitMergeInputChains1_0,
/*21295*/         OPC_EmitConvertToTarget, 1,
/*21297*/         OPC_EmitConvertToTarget, 2,
/*21299*/         OPC_EmitInteger, MVT::i32, 14, 
/*21302*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21305*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2LDC_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 531:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2LDC_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21316*/       0, /*End of Scope*/
/*21317*/     /*Scope*/ 76, /*->21394*/
/*21318*/       OPC_CheckChild1Integer, 22|128,4/*534*/, 
/*21321*/       OPC_RecordChild2, // #1 = $cop
/*21322*/       OPC_MoveChild2,
/*21323*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21326*/       OPC_MoveParent,
/*21327*/       OPC_RecordChild3, // #2 = $CRd
/*21328*/       OPC_MoveChild3,
/*21329*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21332*/       OPC_MoveParent,
/*21333*/       OPC_RecordChild4, // #3 = $addr
/*21334*/       OPC_CheckChild4Type, MVT::i32,
/*21336*/       OPC_Scope, 27, /*->21365*/ // 2 children in Scope
/*21338*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21340*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21343*/         OPC_EmitMergeInputChains1_0,
/*21344*/         OPC_EmitConvertToTarget, 1,
/*21346*/         OPC_EmitConvertToTarget, 2,
/*21348*/         OPC_EmitInteger, MVT::i32, 14, 
/*21351*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21354*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::LDCL_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 534:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (LDCL_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21365*/       /*Scope*/ 27, /*->21393*/
/*21366*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*21368*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21371*/         OPC_EmitMergeInputChains1_0,
/*21372*/         OPC_EmitConvertToTarget, 1,
/*21374*/         OPC_EmitConvertToTarget, 2,
/*21376*/         OPC_EmitInteger, MVT::i32, 14, 
/*21379*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21382*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2LDCL_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 534:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2LDCL_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21393*/       0, /*End of Scope*/
/*21394*/     /*Scope*/ 68, /*->21463*/
/*21395*/       OPC_CheckChild1Integer, 20|128,4/*532*/, 
/*21398*/       OPC_RecordChild2, // #1 = $cop
/*21399*/       OPC_MoveChild2,
/*21400*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21403*/       OPC_MoveParent,
/*21404*/       OPC_RecordChild3, // #2 = $CRd
/*21405*/       OPC_MoveChild3,
/*21406*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21409*/       OPC_MoveParent,
/*21410*/       OPC_RecordChild4, // #3 = $addr
/*21411*/       OPC_CheckChild4Type, MVT::i32,
/*21413*/       OPC_Scope, 19, /*->21434*/ // 2 children in Scope
/*21415*/         OPC_CheckPatternPredicate, 20, // (!Subtarget->isThumb()) && (!Subtarget->hasV8Ops())
/*21417*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21420*/         OPC_EmitMergeInputChains1_0,
/*21421*/         OPC_EmitConvertToTarget, 1,
/*21423*/         OPC_EmitConvertToTarget, 2,
/*21425*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::LDC2_OFFSET), 0|OPFL_Chain,
                      4/*#Ops*/, 6, 7, 4, 5, 
                  // Src: (intrinsic_void 532:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (LDC2_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21434*/       /*Scope*/ 27, /*->21462*/
/*21435*/         OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*21437*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21440*/         OPC_EmitMergeInputChains1_0,
/*21441*/         OPC_EmitConvertToTarget, 1,
/*21443*/         OPC_EmitConvertToTarget, 2,
/*21445*/         OPC_EmitInteger, MVT::i32, 14, 
/*21448*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21451*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2LDC2_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 532:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2LDC2_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21462*/       0, /*End of Scope*/
/*21463*/     /*Scope*/ 68, /*->21532*/
/*21464*/       OPC_CheckChild1Integer, 21|128,4/*533*/, 
/*21467*/       OPC_RecordChild2, // #1 = $cop
/*21468*/       OPC_MoveChild2,
/*21469*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21472*/       OPC_MoveParent,
/*21473*/       OPC_RecordChild3, // #2 = $CRd
/*21474*/       OPC_MoveChild3,
/*21475*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21478*/       OPC_MoveParent,
/*21479*/       OPC_RecordChild4, // #3 = $addr
/*21480*/       OPC_CheckChild4Type, MVT::i32,
/*21482*/       OPC_Scope, 19, /*->21503*/ // 2 children in Scope
/*21484*/         OPC_CheckPatternPredicate, 20, // (!Subtarget->isThumb()) && (!Subtarget->hasV8Ops())
/*21486*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21489*/         OPC_EmitMergeInputChains1_0,
/*21490*/         OPC_EmitConvertToTarget, 1,
/*21492*/         OPC_EmitConvertToTarget, 2,
/*21494*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::LDC2L_OFFSET), 0|OPFL_Chain,
                      4/*#Ops*/, 6, 7, 4, 5, 
                  // Src: (intrinsic_void 533:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (LDC2L_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21503*/       /*Scope*/ 27, /*->21531*/
/*21504*/         OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*21506*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21509*/         OPC_EmitMergeInputChains1_0,
/*21510*/         OPC_EmitConvertToTarget, 1,
/*21512*/         OPC_EmitConvertToTarget, 2,
/*21514*/         OPC_EmitInteger, MVT::i32, 14, 
/*21517*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21520*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2LDC2L_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 533:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2LDC2L_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21531*/       0, /*End of Scope*/
/*21532*/     /*Scope*/ 76, /*->21609*/
/*21533*/       OPC_CheckChild1Integer, 33|128,5/*673*/, 
/*21536*/       OPC_RecordChild2, // #1 = $cop
/*21537*/       OPC_MoveChild2,
/*21538*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21541*/       OPC_MoveParent,
/*21542*/       OPC_RecordChild3, // #2 = $CRd
/*21543*/       OPC_MoveChild3,
/*21544*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21547*/       OPC_MoveParent,
/*21548*/       OPC_RecordChild4, // #3 = $addr
/*21549*/       OPC_CheckChild4Type, MVT::i32,
/*21551*/       OPC_Scope, 27, /*->21580*/ // 2 children in Scope
/*21553*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21555*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21558*/         OPC_EmitMergeInputChains1_0,
/*21559*/         OPC_EmitConvertToTarget, 1,
/*21561*/         OPC_EmitConvertToTarget, 2,
/*21563*/         OPC_EmitInteger, MVT::i32, 14, 
/*21566*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21569*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::STC_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 673:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (STC_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21580*/       /*Scope*/ 27, /*->21608*/
/*21581*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*21583*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21586*/         OPC_EmitMergeInputChains1_0,
/*21587*/         OPC_EmitConvertToTarget, 1,
/*21589*/         OPC_EmitConvertToTarget, 2,
/*21591*/         OPC_EmitInteger, MVT::i32, 14, 
/*21594*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21597*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STC_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 673:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2STC_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21608*/       0, /*End of Scope*/
/*21609*/     /*Scope*/ 76, /*->21686*/
/*21610*/       OPC_CheckChild1Integer, 36|128,5/*676*/, 
/*21613*/       OPC_RecordChild2, // #1 = $cop
/*21614*/       OPC_MoveChild2,
/*21615*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21618*/       OPC_MoveParent,
/*21619*/       OPC_RecordChild3, // #2 = $CRd
/*21620*/       OPC_MoveChild3,
/*21621*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21624*/       OPC_MoveParent,
/*21625*/       OPC_RecordChild4, // #3 = $addr
/*21626*/       OPC_CheckChild4Type, MVT::i32,
/*21628*/       OPC_Scope, 27, /*->21657*/ // 2 children in Scope
/*21630*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21632*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21635*/         OPC_EmitMergeInputChains1_0,
/*21636*/         OPC_EmitConvertToTarget, 1,
/*21638*/         OPC_EmitConvertToTarget, 2,
/*21640*/         OPC_EmitInteger, MVT::i32, 14, 
/*21643*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21646*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::STCL_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 676:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (STCL_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21657*/       /*Scope*/ 27, /*->21685*/
/*21658*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*21660*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21663*/         OPC_EmitMergeInputChains1_0,
/*21664*/         OPC_EmitConvertToTarget, 1,
/*21666*/         OPC_EmitConvertToTarget, 2,
/*21668*/         OPC_EmitInteger, MVT::i32, 14, 
/*21671*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21674*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STCL_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 676:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2STCL_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21685*/       0, /*End of Scope*/
/*21686*/     /*Scope*/ 68, /*->21755*/
/*21687*/       OPC_CheckChild1Integer, 34|128,5/*674*/, 
/*21690*/       OPC_RecordChild2, // #1 = $cop
/*21691*/       OPC_MoveChild2,
/*21692*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21695*/       OPC_MoveParent,
/*21696*/       OPC_RecordChild3, // #2 = $CRd
/*21697*/       OPC_MoveChild3,
/*21698*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21701*/       OPC_MoveParent,
/*21702*/       OPC_RecordChild4, // #3 = $addr
/*21703*/       OPC_CheckChild4Type, MVT::i32,
/*21705*/       OPC_Scope, 19, /*->21726*/ // 2 children in Scope
/*21707*/         OPC_CheckPatternPredicate, 20, // (!Subtarget->isThumb()) && (!Subtarget->hasV8Ops())
/*21709*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21712*/         OPC_EmitMergeInputChains1_0,
/*21713*/         OPC_EmitConvertToTarget, 1,
/*21715*/         OPC_EmitConvertToTarget, 2,
/*21717*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::STC2_OFFSET), 0|OPFL_Chain,
                      4/*#Ops*/, 6, 7, 4, 5, 
                  // Src: (intrinsic_void 674:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (STC2_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21726*/       /*Scope*/ 27, /*->21754*/
/*21727*/         OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*21729*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21732*/         OPC_EmitMergeInputChains1_0,
/*21733*/         OPC_EmitConvertToTarget, 1,
/*21735*/         OPC_EmitConvertToTarget, 2,
/*21737*/         OPC_EmitInteger, MVT::i32, 14, 
/*21740*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21743*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STC2_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 674:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2STC2_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21754*/       0, /*End of Scope*/
/*21755*/     /*Scope*/ 68, /*->21824*/
/*21756*/       OPC_CheckChild1Integer, 35|128,5/*675*/, 
/*21759*/       OPC_RecordChild2, // #1 = $cop
/*21760*/       OPC_MoveChild2,
/*21761*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21764*/       OPC_MoveParent,
/*21765*/       OPC_RecordChild3, // #2 = $CRd
/*21766*/       OPC_MoveChild3,
/*21767*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21770*/       OPC_MoveParent,
/*21771*/       OPC_RecordChild4, // #3 = $addr
/*21772*/       OPC_CheckChild4Type, MVT::i32,
/*21774*/       OPC_Scope, 19, /*->21795*/ // 2 children in Scope
/*21776*/         OPC_CheckPatternPredicate, 20, // (!Subtarget->isThumb()) && (!Subtarget->hasV8Ops())
/*21778*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21781*/         OPC_EmitMergeInputChains1_0,
/*21782*/         OPC_EmitConvertToTarget, 1,
/*21784*/         OPC_EmitConvertToTarget, 2,
/*21786*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::STC2L_OFFSET), 0|OPFL_Chain,
                      4/*#Ops*/, 6, 7, 4, 5, 
                  // Src: (intrinsic_void 675:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (STC2L_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21795*/       /*Scope*/ 27, /*->21823*/
/*21796*/         OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*21798*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21801*/         OPC_EmitMergeInputChains1_0,
/*21802*/         OPC_EmitConvertToTarget, 1,
/*21804*/         OPC_EmitConvertToTarget, 2,
/*21806*/         OPC_EmitInteger, MVT::i32, 14, 
/*21809*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21812*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STC2L_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 675:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2STC2L_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21823*/       0, /*End of Scope*/
/*21824*/     /*Scope*/ 102, /*->21927*/
/*21825*/       OPC_CheckChild1Integer, 25|128,4/*537*/, 
/*21828*/       OPC_RecordChild2, // #1 = $cop
/*21829*/       OPC_MoveChild2,
/*21830*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21833*/       OPC_MoveParent,
/*21834*/       OPC_RecordChild3, // #2 = $opc1
/*21835*/       OPC_MoveChild3,
/*21836*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21839*/       OPC_MoveParent,
/*21840*/       OPC_RecordChild4, // #3 = $Rt
/*21841*/       OPC_RecordChild5, // #4 = $CRn
/*21842*/       OPC_MoveChild5,
/*21843*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21846*/       OPC_MoveParent,
/*21847*/       OPC_RecordChild6, // #5 = $CRm
/*21848*/       OPC_MoveChild6,
/*21849*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21852*/       OPC_MoveParent,
/*21853*/       OPC_RecordChild7, // #6 = $opc2
/*21854*/       OPC_MoveChild7,
/*21855*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21858*/       OPC_MoveParent,
/*21859*/       OPC_Scope, 32, /*->21893*/ // 2 children in Scope
/*21861*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21863*/         OPC_EmitMergeInputChains1_0,
/*21864*/         OPC_EmitConvertToTarget, 1,
/*21866*/         OPC_EmitConvertToTarget, 2,
/*21868*/         OPC_EmitConvertToTarget, 4,
/*21870*/         OPC_EmitConvertToTarget, 5,
/*21872*/         OPC_EmitConvertToTarget, 6,
/*21874*/         OPC_EmitInteger, MVT::i32, 14, 
/*21877*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21880*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                      8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                  // Src: (intrinsic_void 537:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21893*/       /*Scope*/ 32, /*->21926*/
/*21894*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*21896*/         OPC_EmitMergeInputChains1_0,
/*21897*/         OPC_EmitConvertToTarget, 1,
/*21899*/         OPC_EmitConvertToTarget, 2,
/*21901*/         OPC_EmitConvertToTarget, 4,
/*21903*/         OPC_EmitConvertToTarget, 5,
/*21905*/         OPC_EmitConvertToTarget, 6,
/*21907*/         OPC_EmitInteger, MVT::i32, 14, 
/*21910*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21913*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2MCR), 0|OPFL_Chain,
                      8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                  // Src: (intrinsic_void 537:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21926*/       0, /*End of Scope*/
/*21927*/     /*Scope*/ 94, /*->22022*/
/*21928*/       OPC_CheckChild1Integer, 26|128,4/*538*/, 
/*21931*/       OPC_RecordChild2, // #1 = $cop
/*21932*/       OPC_MoveChild2,
/*21933*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21936*/       OPC_MoveParent,
/*21937*/       OPC_RecordChild3, // #2 = $opc1
/*21938*/       OPC_MoveChild3,
/*21939*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21942*/       OPC_MoveParent,
/*21943*/       OPC_RecordChild4, // #3 = $Rt
/*21944*/       OPC_RecordChild5, // #4 = $CRn
/*21945*/       OPC_MoveChild5,
/*21946*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21949*/       OPC_MoveParent,
/*21950*/       OPC_RecordChild6, // #5 = $CRm
/*21951*/       OPC_MoveChild6,
/*21952*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21955*/       OPC_MoveParent,
/*21956*/       OPC_RecordChild7, // #6 = $opc2
/*21957*/       OPC_MoveChild7,
/*21958*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21961*/       OPC_MoveParent,
/*21962*/       OPC_Scope, 24, /*->21988*/ // 2 children in Scope
/*21964*/         OPC_CheckPatternPredicate, 20, // (!Subtarget->isThumb()) && (!Subtarget->hasV8Ops())
/*21966*/         OPC_EmitMergeInputChains1_0,
/*21967*/         OPC_EmitConvertToTarget, 1,
/*21969*/         OPC_EmitConvertToTarget, 2,
/*21971*/         OPC_EmitConvertToTarget, 4,
/*21973*/         OPC_EmitConvertToTarget, 5,
/*21975*/         OPC_EmitConvertToTarget, 6,
/*21977*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::MCR2), 0|OPFL_Chain,
                      6/*#Ops*/, 7, 8, 3, 9, 10, 11, 
                  // Src: (intrinsic_void 538:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21988*/       /*Scope*/ 32, /*->22021*/
/*21989*/         OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*21991*/         OPC_EmitMergeInputChains1_0,
/*21992*/         OPC_EmitConvertToTarget, 1,
/*21994*/         OPC_EmitConvertToTarget, 2,
/*21996*/         OPC_EmitConvertToTarget, 4,
/*21998*/         OPC_EmitConvertToTarget, 5,
/*22000*/         OPC_EmitConvertToTarget, 6,
/*22002*/         OPC_EmitInteger, MVT::i32, 14, 
/*22005*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22008*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2MCR2), 0|OPFL_Chain,
                      8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                  // Src: (intrinsic_void 538:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22021*/       0, /*End of Scope*/
/*22022*/     /*Scope*/ 81, /*->22104*/
/*22023*/       OPC_CheckChild1Integer, 27|128,4/*539*/, 
/*22026*/       OPC_RecordChild2, // #1 = $cop
/*22027*/       OPC_MoveChild2,
/*22028*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22031*/       OPC_MoveParent,
/*22032*/       OPC_RecordChild3, // #2 = $opc1
/*22033*/       OPC_MoveChild3,
/*22034*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22037*/       OPC_MoveParent,
/*22038*/       OPC_RecordChild4, // #3 = $Rt
/*22039*/       OPC_RecordChild5, // #4 = $Rt2
/*22040*/       OPC_RecordChild6, // #5 = $CRm
/*22041*/       OPC_MoveChild6,
/*22042*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22045*/       OPC_MoveParent,
/*22046*/       OPC_Scope, 27, /*->22075*/ // 2 children in Scope
/*22048*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22050*/         OPC_EmitMergeInputChains1_0,
/*22051*/         OPC_EmitConvertToTarget, 1,
/*22053*/         OPC_EmitConvertToTarget, 2,
/*22055*/         OPC_EmitConvertToTarget, 5,
/*22057*/         OPC_EmitInteger, MVT::i32, 14, 
/*22060*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22063*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::MCRR), 0|OPFL_Chain,
                      7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                  // Src: (intrinsic_void 539:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (MCRR (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm)
/*22075*/       /*Scope*/ 27, /*->22103*/
/*22076*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*22078*/         OPC_EmitMergeInputChains1_0,
/*22079*/         OPC_EmitConvertToTarget, 1,
/*22081*/         OPC_EmitConvertToTarget, 2,
/*22083*/         OPC_EmitConvertToTarget, 5,
/*22085*/         OPC_EmitInteger, MVT::i32, 14, 
/*22088*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22091*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2MCRR), 0|OPFL_Chain,
                      7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                  // Src: (intrinsic_void 539:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (t2MCRR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*22103*/       0, /*End of Scope*/
/*22104*/     /*Scope*/ 73, /*->22178*/
/*22105*/       OPC_CheckChild1Integer, 28|128,4/*540*/, 
/*22108*/       OPC_RecordChild2, // #1 = $cop
/*22109*/       OPC_MoveChild2,
/*22110*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22113*/       OPC_MoveParent,
/*22114*/       OPC_RecordChild3, // #2 = $opc1
/*22115*/       OPC_MoveChild3,
/*22116*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22119*/       OPC_MoveParent,
/*22120*/       OPC_RecordChild4, // #3 = $Rt
/*22121*/       OPC_RecordChild5, // #4 = $Rt2
/*22122*/       OPC_RecordChild6, // #5 = $CRm
/*22123*/       OPC_MoveChild6,
/*22124*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22127*/       OPC_MoveParent,
/*22128*/       OPC_Scope, 19, /*->22149*/ // 2 children in Scope
/*22130*/         OPC_CheckPatternPredicate, 20, // (!Subtarget->isThumb()) && (!Subtarget->hasV8Ops())
/*22132*/         OPC_EmitMergeInputChains1_0,
/*22133*/         OPC_EmitConvertToTarget, 1,
/*22135*/         OPC_EmitConvertToTarget, 2,
/*22137*/         OPC_EmitConvertToTarget, 5,
/*22139*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::MCRR2), 0|OPFL_Chain,
                      5/*#Ops*/, 6, 7, 3, 4, 8, 
                  // Src: (intrinsic_void 540:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm)
/*22149*/       /*Scope*/ 27, /*->22177*/
/*22150*/         OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*22152*/         OPC_EmitMergeInputChains1_0,
/*22153*/         OPC_EmitConvertToTarget, 1,
/*22155*/         OPC_EmitConvertToTarget, 2,
/*22157*/         OPC_EmitConvertToTarget, 5,
/*22159*/         OPC_EmitInteger, MVT::i32, 14, 
/*22162*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22165*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2MCRR2), 0|OPFL_Chain,
                      7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                  // Src: (intrinsic_void 540:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (t2MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*22177*/       0, /*End of Scope*/
/*22178*/     /*Scope*/ 70, /*->22249*/
/*22179*/       OPC_CheckChild1Integer, 41|128,5/*681*/, 
/*22182*/       OPC_Scope, 11, /*->22195*/ // 2 children in Scope
/*22184*/         OPC_CheckChild2Integer, 121|128,1/*249*/, 
/*22187*/         OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb()) && (Subtarget->isTargetWindows())
/*22189*/         OPC_EmitMergeInputChains1_0,
/*22190*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t__brkdiv0), 0|OPFL_Chain,
                      0/*#Ops*/, 
                  // Src: (intrinsic_void 681:iPTR, 249:i32) - Complexity = 13
                  // Dst: (t__brkdiv0)
/*22195*/       /*Scope*/ 52, /*->22248*/
/*22196*/         OPC_RecordChild2, // #1 = $imm16
/*22197*/         OPC_MoveChild2,
/*22198*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22201*/         OPC_Scope, 14, /*->22217*/ // 3 children in Scope
/*22203*/           OPC_CheckPredicate, 46, // Predicate_imm0_65535
/*22205*/           OPC_MoveParent,
/*22206*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22208*/           OPC_EmitMergeInputChains1_0,
/*22209*/           OPC_EmitConvertToTarget, 1,
/*22211*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::UDF), 0|OPFL_Chain,
                        1/*#Ops*/, 2, 
                    // Src: (intrinsic_void 681:iPTR, (imm:i32)<<P:Predicate_imm0_65535>>:$imm16) - Complexity = 12
                    // Dst: (UDF (imm:i32):$imm16)
/*22217*/         /*Scope*/ 14, /*->22232*/
/*22218*/           OPC_CheckPredicate, 47, // Predicate_imm0_255
/*22220*/           OPC_MoveParent,
/*22221*/           OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb())
/*22223*/           OPC_EmitMergeInputChains1_0,
/*22224*/           OPC_EmitConvertToTarget, 1,
/*22226*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::tUDF), 0|OPFL_Chain,
                        1/*#Ops*/, 2, 
                    // Src: (intrinsic_void 681:iPTR, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 12
                    // Dst: (tUDF (imm:i32):$imm8)
/*22232*/         /*Scope*/ 14, /*->22247*/
/*22233*/           OPC_CheckPredicate, 46, // Predicate_imm0_65535
/*22235*/           OPC_MoveParent,
/*22236*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*22238*/           OPC_EmitMergeInputChains1_0,
/*22239*/           OPC_EmitConvertToTarget, 1,
/*22241*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::t2UDF), 0|OPFL_Chain,
                        1/*#Ops*/, 2, 
                    // Src: (intrinsic_void 681:iPTR, (imm:i32)<<P:Predicate_imm0_65535>>:$imm16) - Complexity = 12
                    // Dst: (t2UDF (imm:i32):$imm16)
/*22247*/         0, /*End of Scope*/
/*22248*/       0, /*End of Scope*/
/*22249*/     /*Scope*/ 79, /*->22329*/
/*22250*/       OPC_CheckChild1Integer, 15|128,4/*527*/, 
/*22253*/       OPC_RecordChild2, // #1 = $imm
/*22254*/       OPC_MoveChild2,
/*22255*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22258*/       OPC_Scope, 22, /*->22282*/ // 3 children in Scope
/*22260*/         OPC_CheckPredicate, 48, // Predicate_imm0_239
/*22262*/         OPC_MoveParent,
/*22263*/         OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*22265*/         OPC_EmitMergeInputChains1_0,
/*22266*/         OPC_EmitConvertToTarget, 1,
/*22268*/         OPC_EmitInteger, MVT::i32, 14, 
/*22271*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22274*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::HINT), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 527:iPTR, (imm:i32)<<P:Predicate_imm0_239>>:$imm) - Complexity = 12
                  // Dst: (HINT (imm:i32):$imm)
/*22282*/       /*Scope*/ 22, /*->22305*/
/*22283*/         OPC_CheckPredicate, 49, // Predicate_imm0_15
/*22285*/         OPC_MoveParent,
/*22286*/         OPC_CheckPatternPredicate, 24, // (Subtarget->hasV6MOps()) && (Subtarget->isThumb())
/*22288*/         OPC_EmitMergeInputChains1_0,
/*22289*/         OPC_EmitConvertToTarget, 1,
/*22291*/         OPC_EmitInteger, MVT::i32, 14, 
/*22294*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22297*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tHINT), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 527:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$imm) - Complexity = 12
                  // Dst: (tHINT (imm:i32):$imm)
/*22305*/       /*Scope*/ 22, /*->22328*/
/*22306*/         OPC_CheckPredicate, 48, // Predicate_imm0_239
/*22308*/         OPC_MoveParent,
/*22309*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*22311*/         OPC_EmitMergeInputChains1_0,
/*22312*/         OPC_EmitConvertToTarget, 1,
/*22314*/         OPC_EmitInteger, MVT::i32, 14, 
/*22317*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22320*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2HINT), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 527:iPTR, (imm:i32)<<P:Predicate_imm0_239>>:$imm) - Complexity = 12
                  // Dst: (t2HINT (imm:i32):$imm)
/*22328*/       0, /*End of Scope*/
/*22329*/     /*Scope*/ 53, /*->22383*/
/*22330*/       OPC_CheckChild1Integer, 11|128,4/*523*/, 
/*22333*/       OPC_RecordChild2, // #1 = $opt
/*22334*/       OPC_MoveChild2,
/*22335*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22338*/       OPC_CheckPredicate, 49, // Predicate_imm0_15
/*22340*/       OPC_MoveParent,
/*22341*/       OPC_Scope, 19, /*->22362*/ // 2 children in Scope
/*22343*/         OPC_CheckPatternPredicate, 25, // (Subtarget->hasV7Ops()) && (!Subtarget->isThumb())
/*22345*/         OPC_EmitMergeInputChains1_0,
/*22346*/         OPC_EmitConvertToTarget, 1,
/*22348*/         OPC_EmitInteger, MVT::i32, 14, 
/*22351*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22354*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::DBG), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 523:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (DBG (imm:i32):$opt)
/*22362*/       /*Scope*/ 19, /*->22382*/
/*22363*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*22365*/         OPC_EmitMergeInputChains1_0,
/*22366*/         OPC_EmitConvertToTarget, 1,
/*22368*/         OPC_EmitInteger, MVT::i32, 14, 
/*22371*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22374*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2DBG), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 523:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2DBG (imm:i32):$opt)
/*22382*/       0, /*End of Scope*/
/*22383*/     /*Scope*/ 45, /*->22429*/
/*22384*/       OPC_CheckChild1Integer, 12|128,4/*524*/, 
/*22387*/       OPC_RecordChild2, // #1 = $opt
/*22388*/       OPC_MoveChild2,
/*22389*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22392*/       OPC_CheckPredicate, 49, // Predicate_imm0_15
/*22394*/       OPC_MoveParent,
/*22395*/       OPC_Scope, 11, /*->22408*/ // 2 children in Scope
/*22397*/         OPC_CheckPatternPredicate, 26, // (Subtarget->hasDataBarrier()) && (!Subtarget->isThumb())
/*22399*/         OPC_EmitMergeInputChains1_0,
/*22400*/         OPC_EmitConvertToTarget, 1,
/*22402*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::DMB), 0|OPFL_Chain,
                      1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 524:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (DMB (imm:i32):$opt)
/*22408*/       /*Scope*/ 19, /*->22428*/
/*22409*/         OPC_CheckPatternPredicate, 27, // (Subtarget->hasDataBarrier()) && (Subtarget->isThumb())
/*22411*/         OPC_EmitMergeInputChains1_0,
/*22412*/         OPC_EmitConvertToTarget, 1,
/*22414*/         OPC_EmitInteger, MVT::i32, 14, 
/*22417*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22420*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2DMB), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 524:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2DMB (imm:i32):$opt)
/*22428*/       0, /*End of Scope*/
/*22429*/     /*Scope*/ 45, /*->22475*/
/*22430*/       OPC_CheckChild1Integer, 13|128,4/*525*/, 
/*22433*/       OPC_RecordChild2, // #1 = $opt
/*22434*/       OPC_MoveChild2,
/*22435*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22438*/       OPC_CheckPredicate, 49, // Predicate_imm0_15
/*22440*/       OPC_MoveParent,
/*22441*/       OPC_Scope, 11, /*->22454*/ // 2 children in Scope
/*22443*/         OPC_CheckPatternPredicate, 26, // (Subtarget->hasDataBarrier()) && (!Subtarget->isThumb())
/*22445*/         OPC_EmitMergeInputChains1_0,
/*22446*/         OPC_EmitConvertToTarget, 1,
/*22448*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::DSB), 0|OPFL_Chain,
                      1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 525:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (DSB (imm:i32):$opt)
/*22454*/       /*Scope*/ 19, /*->22474*/
/*22455*/         OPC_CheckPatternPredicate, 27, // (Subtarget->hasDataBarrier()) && (Subtarget->isThumb())
/*22457*/         OPC_EmitMergeInputChains1_0,
/*22458*/         OPC_EmitConvertToTarget, 1,
/*22460*/         OPC_EmitInteger, MVT::i32, 14, 
/*22463*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22466*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2DSB), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 525:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2DSB (imm:i32):$opt)
/*22474*/       0, /*End of Scope*/
/*22475*/     /*Scope*/ 45, /*->22521*/
/*22476*/       OPC_CheckChild1Integer, 16|128,4/*528*/, 
/*22479*/       OPC_RecordChild2, // #1 = $opt
/*22480*/       OPC_MoveChild2,
/*22481*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22484*/       OPC_CheckPredicate, 49, // Predicate_imm0_15
/*22486*/       OPC_MoveParent,
/*22487*/       OPC_Scope, 11, /*->22500*/ // 2 children in Scope
/*22489*/         OPC_CheckPatternPredicate, 26, // (Subtarget->hasDataBarrier()) && (!Subtarget->isThumb())
/*22491*/         OPC_EmitMergeInputChains1_0,
/*22492*/         OPC_EmitConvertToTarget, 1,
/*22494*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::ISB), 0|OPFL_Chain,
                      1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 528:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (ISB (imm:i32):$opt)
/*22500*/       /*Scope*/ 19, /*->22520*/
/*22501*/         OPC_CheckPatternPredicate, 27, // (Subtarget->hasDataBarrier()) && (Subtarget->isThumb())
/*22503*/         OPC_EmitMergeInputChains1_0,
/*22504*/         OPC_EmitConvertToTarget, 1,
/*22506*/         OPC_EmitInteger, MVT::i32, 14, 
/*22509*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22512*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2ISB), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 528:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2ISB (imm:i32):$opt)
/*22520*/       0, /*End of Scope*/
/*22521*/     /*Scope*/ 31, /*->22553*/
/*22522*/       OPC_CheckChild1Integer, 4|128,4/*516*/, 
/*22525*/       OPC_Scope, 8, /*->22535*/ // 2 children in Scope
/*22527*/         OPC_CheckPatternPredicate, 28, // (Subtarget->hasV6KOps()) && (!Subtarget->isThumb())
/*22529*/         OPC_EmitMergeInputChains1_0,
/*22530*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::CLREX), 0|OPFL_Chain,
                      0/*#Ops*/, 
                  // Src: (intrinsic_void 516:iPTR) - Complexity = 8
                  // Dst: (CLREX)
/*22535*/       /*Scope*/ 16, /*->22552*/
/*22536*/         OPC_CheckPatternPredicate, 29, // (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*22538*/         OPC_EmitMergeInputChains1_0,
/*22539*/         OPC_EmitInteger, MVT::i32, 14, 
/*22542*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22545*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2CLREX), 0|OPFL_Chain,
                      2/*#Ops*/, 1, 2, 
                  // Src: (intrinsic_void 516:iPTR) - Complexity = 8
                  // Dst: (t2CLREX)
/*22552*/       0, /*End of Scope*/
/*22553*/     /*Scope*/ 21, /*->22575*/
/*22554*/       OPC_CheckChild1Integer, 30|128,5/*670*/, 
/*22557*/       OPC_RecordChild2, // #1 = $src
/*22558*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*22560*/       OPC_EmitMergeInputChains1_0,
/*22561*/       OPC_EmitInteger, MVT::i32, 14, 
/*22564*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22567*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::VMSR), 0|OPFL_Chain,
                    3/*#Ops*/, 1, 2, 3, 
                // Src: (intrinsic_void 670:iPTR, GPR:i32:$src) - Complexity = 8
                // Dst: (VMSR GPR:i32:$src)
/*22575*/     0, /*End of Scope*/
/*22576*/   /*SwitchOpcode*/ 4|128,3/*388*/, TARGET_VAL(ARMISD::PRELOAD),// ->22968
/*22580*/     OPC_RecordNode, // #0 = 'ARMPreload' chained node
/*22581*/     OPC_Scope, 69|128,2/*325*/, /*->22909*/ // 2 children in Scope
/*22584*/       OPC_RecordChild1, // #1 = $shift
/*22585*/       OPC_CheckChild1Type, MVT::i32,
/*22587*/       OPC_Scope, 12|128,1/*140*/, /*->22730*/ // 2 children in Scope
/*22590*/         OPC_CheckChild2Integer, 1, 
/*22592*/         OPC_CheckChild2Type, MVT::i32,
/*22594*/         OPC_Scope, 31, /*->22627*/ // 2 children in Scope
/*22596*/           OPC_CheckChild3Integer, 1, 
/*22598*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22600*/           OPC_Scope, 12, /*->22614*/ // 2 children in Scope
/*22602*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*22605*/             OPC_EmitMergeInputChains1_0,
/*22606*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PLDrs), 0|OPFL_Chain,
                          3/*#Ops*/, 2, 3, 4, 
                      // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 1:i32) - Complexity = 25
                      // Dst: (PLDrs ldst_so_reg:i32:$shift)
/*22614*/           /*Scope*/ 11, /*->22626*/
/*22615*/             OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*22618*/             OPC_EmitMergeInputChains1_0,
/*22619*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PLDi12), 0|OPFL_Chain,
                          2/*#Ops*/, 2, 3, 
                      // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 1:i32) - Complexity = 22
                      // Dst: (PLDi12 addrmode_imm12:i32:$addr)
/*22626*/           0, /*End of Scope*/
/*22627*/         /*Scope*/ 101, /*->22729*/
/*22628*/           OPC_CheckChild3Integer, 0, 
/*22630*/           OPC_Scope, 14, /*->22646*/ // 4 children in Scope
/*22632*/             OPC_CheckPatternPredicate, 25, // (Subtarget->hasV7Ops()) && (!Subtarget->isThumb())
/*22634*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*22637*/             OPC_EmitMergeInputChains1_0,
/*22638*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PLIrs), 0|OPFL_Chain,
                          3/*#Ops*/, 2, 3, 4, 
                      // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 0:i32) - Complexity = 25
                      // Dst: (PLIrs ldst_so_reg:i32:$shift)
/*22646*/           /*Scope*/ 22, /*->22669*/
/*22647*/             OPC_CheckPatternPredicate, 30, // (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (Subtarget->isThumb2())
/*22649*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*22652*/             OPC_EmitMergeInputChains1_0,
/*22653*/             OPC_EmitInteger, MVT::i32, 14, 
/*22656*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22659*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLDWs), 0|OPFL_Chain,
                          5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 1:i32, 0:i32) - Complexity = 25
                      // Dst: (t2PLDWs t2addrmode_so_reg:i32:$addr)
/*22669*/           /*Scope*/ 13, /*->22683*/
/*22670*/             OPC_CheckPatternPredicate, 25, // (Subtarget->hasV7Ops()) && (!Subtarget->isThumb())
/*22672*/             OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*22675*/             OPC_EmitMergeInputChains1_0,
/*22676*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PLIi12), 0|OPFL_Chain,
                          2/*#Ops*/, 2, 3, 
                      // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                      // Dst: (PLIi12 addrmode_imm12:i32:$addr)
/*22683*/           /*Scope*/ 44, /*->22728*/
/*22684*/             OPC_CheckPatternPredicate, 30, // (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (Subtarget->isThumb2())
/*22686*/             OPC_Scope, 19, /*->22707*/ // 2 children in Scope
/*22688*/               OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*22691*/               OPC_EmitMergeInputChains1_0,
/*22692*/               OPC_EmitInteger, MVT::i32, 14, 
/*22695*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22698*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLDWi12), 0|OPFL_Chain,
                            4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                        // Dst: (t2PLDWi12 t2addrmode_imm12:i32:$addr)
/*22707*/             /*Scope*/ 19, /*->22727*/
/*22708*/               OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*22711*/               OPC_EmitMergeInputChains1_0,
/*22712*/               OPC_EmitInteger, MVT::i32, 14, 
/*22715*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22718*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLDWi8), 0|OPFL_Chain,
                            4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                        // Dst: (t2PLDWi8 t2addrmode_negimm8:i32:$addr)
/*22727*/             0, /*End of Scope*/
/*22728*/           0, /*End of Scope*/
/*22729*/         0, /*End of Scope*/
/*22730*/       /*Scope*/ 48|128,1/*176*/, /*->22908*/
/*22732*/         OPC_CheckChild2Integer, 0, 
/*22734*/         OPC_CheckChild2Type, MVT::i32,
/*22736*/         OPC_Scope, 101, /*->22839*/ // 2 children in Scope
/*22738*/           OPC_CheckChild3Integer, 1, 
/*22740*/           OPC_Scope, 14, /*->22756*/ // 4 children in Scope
/*22742*/             OPC_CheckPatternPredicate, 31, // (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (!Subtarget->isThumb())
/*22744*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*22747*/             OPC_EmitMergeInputChains1_0,
/*22748*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PLDWrs), 0|OPFL_Chain,
                          3/*#Ops*/, 2, 3, 4, 
                      // Src: (ARMPreload ldst_so_reg:i32:$shift, 0:i32, 1:i32) - Complexity = 25
                      // Dst: (PLDWrs ldst_so_reg:i32:$shift)
/*22756*/           /*Scope*/ 22, /*->22779*/
/*22757*/             OPC_CheckPatternPredicate, 32, // (Subtarget->hasV7Ops()) && (Subtarget->isThumb2())
/*22759*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*22762*/             OPC_EmitMergeInputChains1_0,
/*22763*/             OPC_EmitInteger, MVT::i32, 14, 
/*22766*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22769*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLIs), 0|OPFL_Chain,
                          5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 1:i32) - Complexity = 25
                      // Dst: (t2PLIs t2addrmode_so_reg:i32:$addr)
/*22779*/           /*Scope*/ 13, /*->22793*/
/*22780*/             OPC_CheckPatternPredicate, 31, // (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (!Subtarget->isThumb())
/*22782*/             OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*22785*/             OPC_EmitMergeInputChains1_0,
/*22786*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PLDWi12), 0|OPFL_Chain,
                          2/*#Ops*/, 2, 3, 
                      // Src: (ARMPreload addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                      // Dst: (PLDWi12 addrmode_imm12:i32:$addr)
/*22793*/           /*Scope*/ 44, /*->22838*/
/*22794*/             OPC_CheckPatternPredicate, 32, // (Subtarget->hasV7Ops()) && (Subtarget->isThumb2())
/*22796*/             OPC_Scope, 19, /*->22817*/ // 2 children in Scope
/*22798*/               OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*22801*/               OPC_EmitMergeInputChains1_0,
/*22802*/               OPC_EmitInteger, MVT::i32, 14, 
/*22805*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22808*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLIi12), 0|OPFL_Chain,
                            4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                        // Dst: (t2PLIi12 t2addrmode_imm12:i32:$addr)
/*22817*/             /*Scope*/ 19, /*->22837*/
/*22818*/               OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*22821*/               OPC_EmitMergeInputChains1_0,
/*22822*/               OPC_EmitInteger, MVT::i32, 14, 
/*22825*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22828*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLIi8), 0|OPFL_Chain,
                            4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                        // Dst: (t2PLIi8 t2addrmode_negimm8:i32:$addr)
/*22837*/             0, /*End of Scope*/
/*22838*/           0, /*End of Scope*/
/*22839*/         /*Scope*/ 67, /*->22907*/
/*22840*/           OPC_CheckChild3Integer, 0, 
/*22842*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*22844*/           OPC_Scope, 20, /*->22866*/ // 3 children in Scope
/*22846*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*22849*/             OPC_EmitMergeInputChains1_0,
/*22850*/             OPC_EmitInteger, MVT::i32, 14, 
/*22853*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22856*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLDs), 0|OPFL_Chain,
                          5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 0:i32) - Complexity = 25
                      // Dst: (t2PLDs t2addrmode_so_reg:i32:$addr)
/*22866*/           /*Scope*/ 19, /*->22886*/
/*22867*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*22870*/             OPC_EmitMergeInputChains1_0,
/*22871*/             OPC_EmitInteger, MVT::i32, 14, 
/*22874*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22877*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLDi12), 0|OPFL_Chain,
                          4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                      // Dst: (t2PLDi12 t2addrmode_imm12:i32:$addr)
/*22886*/           /*Scope*/ 19, /*->22906*/
/*22887*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*22890*/             OPC_EmitMergeInputChains1_0,
/*22891*/             OPC_EmitInteger, MVT::i32, 14, 
/*22894*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22897*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLDi8), 0|OPFL_Chain,
                          4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                      // Dst: (t2PLDi8 t2addrmode_negimm8:i32:$addr)
/*22906*/           0, /*End of Scope*/
/*22907*/         0, /*End of Scope*/
/*22908*/       0, /*End of Scope*/
/*22909*/     /*Scope*/ 57, /*->22967*/
/*22910*/       OPC_MoveChild1,
/*22911*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*22914*/       OPC_RecordChild0, // #1 = $addr
/*22915*/       OPC_MoveChild0,
/*22916*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*22919*/       OPC_MoveParent,
/*22920*/       OPC_MoveParent,
/*22921*/       OPC_CheckChild2Integer, 0, 
/*22923*/       OPC_CheckChild2Type, MVT::i32,
/*22925*/       OPC_Scope, 19, /*->22946*/ // 2 children in Scope
/*22927*/         OPC_CheckChild3Integer, 0, 
/*22929*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*22931*/         OPC_EmitMergeInputChains1_0,
/*22932*/         OPC_EmitInteger, MVT::i32, 14, 
/*22935*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22938*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLDpci), 0|OPFL_Chain,
                      3/*#Ops*/, 1, 2, 3, 
                  // Src: (ARMPreload (ARMWrapper:iPTR (tconstpool:iPTR):$addr), 0:i32, 0:i32) - Complexity = 19
                  // Dst: (t2PLDpci (tconstpool:i32):$addr)
/*22946*/       /*Scope*/ 19, /*->22966*/
/*22947*/         OPC_CheckChild3Integer, 1, 
/*22949*/         OPC_CheckPatternPredicate, 32, // (Subtarget->hasV7Ops()) && (Subtarget->isThumb2())
/*22951*/         OPC_EmitMergeInputChains1_0,
/*22952*/         OPC_EmitInteger, MVT::i32, 14, 
/*22955*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22958*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLIpci), 0|OPFL_Chain,
                      3/*#Ops*/, 1, 2, 3, 
                  // Src: (ARMPreload (ARMWrapper:iPTR (tconstpool:iPTR):$addr), 0:i32, 1:i32) - Complexity = 19
                  // Dst: (t2PLIpci (tconstpool:i32):$addr)
/*22966*/       0, /*End of Scope*/
/*22967*/     0, /*End of Scope*/
/*22968*/   /*SwitchOpcode*/ 87|128,10/*1367*/, TARGET_VAL(ARMISD::CMPZ),// ->24339
/*22972*/     OPC_Scope, 123, /*->23097*/ // 12 children in Scope
/*22974*/       OPC_MoveChild0,
/*22975*/       OPC_SwitchOpcode /*2 cases */, 57, TARGET_VAL(ISD::AND),// ->23036
/*22979*/         OPC_RecordChild0, // #0 = $Rn
/*22980*/         OPC_RecordChild1, // #1 = $shift
/*22981*/         OPC_CheckPredicate, 50, // Predicate_and_su
/*22983*/         OPC_CheckType, MVT::i32,
/*22985*/         OPC_MoveParent,
/*22986*/         OPC_CheckChild1Integer, 0, 
/*22988*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22990*/         OPC_Scope, 21, /*->23013*/ // 2 children in Scope
/*22992*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*22995*/           OPC_EmitInteger, MVT::i32, 14, 
/*22998*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23001*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                    // Dst: (TSTrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*23013*/         /*Scope*/ 21, /*->23035*/
/*23014*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*23017*/           OPC_EmitInteger, MVT::i32, 14, 
/*23020*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23023*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (and:i32 so_reg_reg:i32:$shift, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                    // Dst: (TSTrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*23035*/         0, /*End of Scope*/
/*23036*/       /*SwitchOpcode*/ 57, TARGET_VAL(ISD::XOR),// ->23096
/*23039*/         OPC_RecordChild0, // #0 = $Rn
/*23040*/         OPC_RecordChild1, // #1 = $shift
/*23041*/         OPC_CheckPredicate, 50, // Predicate_xor_su
/*23043*/         OPC_CheckType, MVT::i32,
/*23045*/         OPC_MoveParent,
/*23046*/         OPC_CheckChild1Integer, 0, 
/*23048*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23050*/         OPC_Scope, 21, /*->23073*/ // 2 children in Scope
/*23052*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*23055*/           OPC_EmitInteger, MVT::i32, 14, 
/*23058*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23061*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                    // Dst: (TEQrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*23073*/         /*Scope*/ 21, /*->23095*/
/*23074*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*23077*/           OPC_EmitInteger, MVT::i32, 14, 
/*23080*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23083*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (xor:i32 so_reg_reg:i32:$shift, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                    // Dst: (TEQrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*23095*/         0, /*End of Scope*/
/*23096*/       0, // EndSwitchOpcode
/*23097*/     /*Scope*/ 34, /*->23132*/
/*23098*/       OPC_RecordChild0, // #0 = $Rn
/*23099*/       OPC_CheckChild0Type, MVT::i32,
/*23101*/       OPC_MoveChild1,
/*23102*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*23105*/       OPC_CheckChild0Integer, 0, 
/*23107*/       OPC_RecordChild1, // #1 = $shift
/*23108*/       OPC_MoveParent,
/*23109*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23111*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*23114*/       OPC_EmitInteger, MVT::i32, 14, 
/*23117*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23120*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                    MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, so_reg_reg:i32:$shift)) - Complexity = 23
                // Dst: (CMNzrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*23132*/     /*Scope*/ 120|128,1/*248*/, /*->23382*/
/*23134*/       OPC_MoveChild0,
/*23135*/       OPC_SwitchOpcode /*3 cases */, 30, TARGET_VAL(ISD::SUB),// ->23169
/*23139*/         OPC_CheckChild0Integer, 0, 
/*23141*/         OPC_RecordChild1, // #0 = $shift
/*23142*/         OPC_CheckType, MVT::i32,
/*23144*/         OPC_MoveParent,
/*23145*/         OPC_RecordChild1, // #1 = $Rn
/*23146*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23148*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*23151*/         OPC_EmitInteger, MVT::i32, 14, 
/*23154*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23157*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_reg:i32:$shift), GPRnopc:i32:$Rn) - Complexity = 23
                  // Dst: (CMNzrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*23169*/       /*SwitchOpcode*/ 103, TARGET_VAL(ISD::AND),// ->23275
/*23172*/         OPC_RecordChild0, // #0 = $Rn
/*23173*/         OPC_RecordChild1, // #1 = $shift
/*23174*/         OPC_CheckPredicate, 50, // Predicate_and_su
/*23176*/         OPC_CheckType, MVT::i32,
/*23178*/         OPC_MoveParent,
/*23179*/         OPC_CheckChild1Integer, 0, 
/*23181*/         OPC_Scope, 22, /*->23205*/ // 4 children in Scope
/*23183*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23185*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*23188*/           OPC_EmitInteger, MVT::i32, 14, 
/*23191*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23194*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23205*/         /*Scope*/ 22, /*->23228*/
/*23206*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23208*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*23211*/           OPC_EmitInteger, MVT::i32, 14, 
/*23214*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23217*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23228*/         /*Scope*/ 22, /*->23251*/
/*23229*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23231*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*23234*/           OPC_EmitInteger, MVT::i32, 14, 
/*23237*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23240*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23251*/         /*Scope*/ 22, /*->23274*/
/*23252*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23254*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*23257*/           OPC_EmitInteger, MVT::i32, 14, 
/*23260*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23263*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23274*/         0, /*End of Scope*/
/*23275*/       /*SwitchOpcode*/ 103, TARGET_VAL(ISD::XOR),// ->23381
/*23278*/         OPC_RecordChild0, // #0 = $Rn
/*23279*/         OPC_RecordChild1, // #1 = $shift
/*23280*/         OPC_CheckPredicate, 50, // Predicate_xor_su
/*23282*/         OPC_CheckType, MVT::i32,
/*23284*/         OPC_MoveParent,
/*23285*/         OPC_CheckChild1Integer, 0, 
/*23287*/         OPC_Scope, 22, /*->23311*/ // 4 children in Scope
/*23289*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23291*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*23294*/           OPC_EmitInteger, MVT::i32, 14, 
/*23297*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23300*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23311*/         /*Scope*/ 22, /*->23334*/
/*23312*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23314*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*23317*/           OPC_EmitInteger, MVT::i32, 14, 
/*23320*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23323*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23334*/         /*Scope*/ 22, /*->23357*/
/*23335*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23337*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*23340*/           OPC_EmitInteger, MVT::i32, 14, 
/*23343*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23346*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23357*/         /*Scope*/ 22, /*->23380*/
/*23358*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23360*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*23363*/           OPC_EmitInteger, MVT::i32, 14, 
/*23366*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23369*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23380*/         0, /*End of Scope*/
/*23381*/       0, // EndSwitchOpcode
/*23382*/     /*Scope*/ 59, /*->23442*/
/*23383*/       OPC_RecordChild0, // #0 = $Rn
/*23384*/       OPC_CheckChild0Type, MVT::i32,
/*23386*/       OPC_MoveChild1,
/*23387*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*23390*/       OPC_CheckChild0Integer, 0, 
/*23392*/       OPC_RecordChild1, // #1 = $shift
/*23393*/       OPC_MoveParent,
/*23394*/       OPC_Scope, 22, /*->23418*/ // 2 children in Scope
/*23396*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23398*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*23401*/         OPC_EmitInteger, MVT::i32, 14, 
/*23404*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23407*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, so_reg_imm:i32:$shift)) - Complexity = 20
                  // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23418*/       /*Scope*/ 22, /*->23441*/
/*23419*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23421*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*23424*/         OPC_EmitInteger, MVT::i32, 14, 
/*23427*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23430*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm)) - Complexity = 20
                  // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23441*/       0, /*End of Scope*/
/*23442*/     /*Scope*/ 79|128,1/*207*/, /*->23651*/
/*23444*/       OPC_MoveChild0,
/*23445*/       OPC_SwitchOpcode /*3 cases */, 55, TARGET_VAL(ISD::SUB),// ->23504
/*23449*/         OPC_CheckChild0Integer, 0, 
/*23451*/         OPC_RecordChild1, // #0 = $shift
/*23452*/         OPC_CheckType, MVT::i32,
/*23454*/         OPC_MoveParent,
/*23455*/         OPC_RecordChild1, // #1 = $Rn
/*23456*/         OPC_Scope, 22, /*->23480*/ // 2 children in Scope
/*23458*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23460*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*23463*/           OPC_EmitInteger, MVT::i32, 14, 
/*23466*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23469*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_imm:i32:$shift), GPR:i32:$Rn) - Complexity = 20
                    // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23480*/         /*Scope*/ 22, /*->23503*/
/*23481*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23483*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*23486*/           OPC_EmitInteger, MVT::i32, 14, 
/*23489*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23492*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm), GPRnopc:i32:$Rn) - Complexity = 20
                    // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23503*/         0, /*End of Scope*/
/*23504*/       /*SwitchOpcode*/ 70, TARGET_VAL(ISD::AND),// ->23577
/*23507*/         OPC_RecordChild0, // #0 = $Rn
/*23508*/         OPC_RecordChild1, // #1 = $imm
/*23509*/         OPC_MoveChild1,
/*23510*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23513*/         OPC_Scope, 30, /*->23545*/ // 2 children in Scope
/*23515*/           OPC_CheckPredicate, 7, // Predicate_mod_imm
/*23517*/           OPC_MoveParent,
/*23518*/           OPC_CheckPredicate, 50, // Predicate_and_su
/*23520*/           OPC_CheckType, MVT::i32,
/*23522*/           OPC_MoveParent,
/*23523*/           OPC_CheckChild1Integer, 0, 
/*23525*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23527*/           OPC_EmitConvertToTarget, 1,
/*23529*/           OPC_EmitInteger, MVT::i32, 14, 
/*23532*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23535*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TSTri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                    // Dst: (TSTri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*23545*/         /*Scope*/ 30, /*->23576*/
/*23546*/           OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*23548*/           OPC_MoveParent,
/*23549*/           OPC_CheckPredicate, 50, // Predicate_and_su
/*23551*/           OPC_CheckType, MVT::i32,
/*23553*/           OPC_MoveParent,
/*23554*/           OPC_CheckChild1Integer, 0, 
/*23556*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23558*/           OPC_EmitConvertToTarget, 1,
/*23560*/           OPC_EmitInteger, MVT::i32, 14, 
/*23563*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23566*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TSTri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                    // Dst: (t2TSTri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*23576*/         0, /*End of Scope*/
/*23577*/       /*SwitchOpcode*/ 70, TARGET_VAL(ISD::XOR),// ->23650
/*23580*/         OPC_RecordChild0, // #0 = $Rn
/*23581*/         OPC_RecordChild1, // #1 = $imm
/*23582*/         OPC_MoveChild1,
/*23583*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23586*/         OPC_Scope, 30, /*->23618*/ // 2 children in Scope
/*23588*/           OPC_CheckPredicate, 7, // Predicate_mod_imm
/*23590*/           OPC_MoveParent,
/*23591*/           OPC_CheckPredicate, 50, // Predicate_xor_su
/*23593*/           OPC_CheckType, MVT::i32,
/*23595*/           OPC_MoveParent,
/*23596*/           OPC_CheckChild1Integer, 0, 
/*23598*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23600*/           OPC_EmitConvertToTarget, 1,
/*23602*/           OPC_EmitInteger, MVT::i32, 14, 
/*23605*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23608*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TEQri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                    // Dst: (TEQri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*23618*/         /*Scope*/ 30, /*->23649*/
/*23619*/           OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*23621*/           OPC_MoveParent,
/*23622*/           OPC_CheckPredicate, 50, // Predicate_xor_su
/*23624*/           OPC_CheckType, MVT::i32,
/*23626*/           OPC_MoveParent,
/*23627*/           OPC_CheckChild1Integer, 0, 
/*23629*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23631*/           OPC_EmitConvertToTarget, 1,
/*23633*/           OPC_EmitInteger, MVT::i32, 14, 
/*23636*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23639*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TEQri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                    // Dst: (t2TEQri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*23649*/         0, /*End of Scope*/
/*23650*/       0, // EndSwitchOpcode
/*23651*/     /*Scope*/ 73, /*->23725*/
/*23652*/       OPC_RecordChild0, // #0 = $src
/*23653*/       OPC_CheckChild0Type, MVT::i32,
/*23655*/       OPC_RecordChild1, // #1 = $rhs
/*23656*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23658*/       OPC_Scope, 21, /*->23681*/ // 3 children in Scope
/*23660*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$rhs #2 #3 #4
/*23663*/         OPC_EmitInteger, MVT::i32, 14, 
/*23666*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23669*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                      MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ GPR:i32:$src, so_reg_reg:i32:$rhs) - Complexity = 15
                  // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*23681*/       /*Scope*/ 21, /*->23703*/
/*23682*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$rhs #2 #3 #4
/*23685*/         OPC_EmitInteger, MVT::i32, 14, 
/*23688*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23691*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ so_reg_reg:i32:$rhs, GPR:i32:$src) - Complexity = 15
                  // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*23703*/       /*Scope*/ 20, /*->23724*/
/*23704*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$rhs #2 #3
/*23707*/         OPC_EmitInteger, MVT::i32, 14, 
/*23710*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23713*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$src, so_reg_imm:i32:$rhs) - Complexity = 12
                  // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*23724*/       0, /*End of Scope*/
/*23725*/     /*Scope*/ 85, /*->23811*/
/*23726*/       OPC_MoveChild0,
/*23727*/       OPC_SwitchOpcode /*2 cases */, 49, TARGET_VAL(ISD::AND),// ->23780
/*23731*/         OPC_RecordChild0, // #0 = $Rn
/*23732*/         OPC_RecordChild1, // #1 = $Rm
/*23733*/         OPC_CheckPredicate, 50, // Predicate_and_su
/*23735*/         OPC_CheckType, MVT::i32,
/*23737*/         OPC_MoveParent,
/*23738*/         OPC_CheckChild1Integer, 0, 
/*23740*/         OPC_Scope, 18, /*->23760*/ // 2 children in Scope
/*23742*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23744*/           OPC_EmitInteger, MVT::i32, 14, 
/*23747*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23750*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TSTrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (TSTrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*23760*/         /*Scope*/ 18, /*->23779*/
/*23761*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*23763*/           OPC_EmitInteger, MVT::i32, 14, 
/*23766*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23769*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tTST), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (tTST:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*23779*/         0, /*End of Scope*/
/*23780*/       /*SwitchOpcode*/ 27, TARGET_VAL(ISD::XOR),// ->23810
/*23783*/         OPC_RecordChild0, // #0 = $Rn
/*23784*/         OPC_RecordChild1, // #1 = $Rm
/*23785*/         OPC_CheckPredicate, 50, // Predicate_xor_su
/*23787*/         OPC_CheckType, MVT::i32,
/*23789*/         OPC_MoveParent,
/*23790*/         OPC_CheckChild1Integer, 0, 
/*23792*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23794*/         OPC_EmitInteger, MVT::i32, 14, 
/*23797*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23800*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::TEQrr), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                  // Dst: (TEQrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*23810*/       0, // EndSwitchOpcode
/*23811*/     /*Scope*/ 26, /*->23838*/
/*23812*/       OPC_RecordChild0, // #0 = $lhs
/*23813*/       OPC_CheckChild0Type, MVT::i32,
/*23815*/       OPC_RecordChild1, // #1 = $rhs
/*23816*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23818*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$rhs #2 #3
/*23821*/       OPC_EmitInteger, MVT::i32, 14, 
/*23824*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23827*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                    MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmpZ GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs) - Complexity = 12
                // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*23838*/     /*Scope*/ 91, /*->23930*/
/*23839*/       OPC_MoveChild0,
/*23840*/       OPC_SwitchOpcode /*2 cases */, 41, TARGET_VAL(ISD::AND),// ->23885
/*23844*/         OPC_RecordChild0, // #0 = $Rn
/*23845*/         OPC_RecordChild1, // #1 = $Rm
/*23846*/         OPC_CheckPredicate, 50, // Predicate_and_su
/*23848*/         OPC_CheckType, MVT::i32,
/*23850*/         OPC_MoveParent,
/*23851*/         OPC_CheckChild1Integer, 0, 
/*23853*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23855*/         OPC_EmitInteger, MVT::i32, 14, 
/*23858*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23861*/         OPC_Scope, 10, /*->23873*/ // 2 children in Scope
/*23863*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*23873*/         /*Scope*/ 10, /*->23884*/
/*23874*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*23884*/         0, /*End of Scope*/
/*23885*/       /*SwitchOpcode*/ 41, TARGET_VAL(ISD::XOR),// ->23929
/*23888*/         OPC_RecordChild0, // #0 = $Rn
/*23889*/         OPC_RecordChild1, // #1 = $Rm
/*23890*/         OPC_CheckPredicate, 50, // Predicate_xor_su
/*23892*/         OPC_CheckType, MVT::i32,
/*23894*/         OPC_MoveParent,
/*23895*/         OPC_CheckChild1Integer, 0, 
/*23897*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23899*/         OPC_EmitInteger, MVT::i32, 14, 
/*23902*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23905*/         OPC_Scope, 10, /*->23917*/ // 2 children in Scope
/*23907*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*23917*/         /*Scope*/ 10, /*->23928*/
/*23918*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMcmpZ (xor:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*23928*/         0, /*End of Scope*/
/*23929*/       0, // EndSwitchOpcode
/*23930*/     /*Scope*/ 123, /*->24054*/
/*23931*/       OPC_RecordChild0, // #0 = $rhs
/*23932*/       OPC_CheckChild0Type, MVT::i32,
/*23934*/       OPC_Scope, 49, /*->23985*/ // 2 children in Scope
/*23936*/         OPC_RecordChild1, // #1 = $src
/*23937*/         OPC_Scope, 22, /*->23961*/ // 2 children in Scope
/*23939*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23941*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$rhs #2 #3
/*23944*/           OPC_EmitInteger, MVT::i32, 14, 
/*23947*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23950*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ so_reg_imm:i32:$rhs, GPR:i32:$src) - Complexity = 12
                    // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*23961*/         /*Scope*/ 22, /*->23984*/
/*23962*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23964*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$rhs #2 #3
/*23967*/           OPC_EmitInteger, MVT::i32, 14, 
/*23970*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23973*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ t2_so_reg:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 12
                    // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*23984*/         0, /*End of Scope*/
/*23985*/       /*Scope*/ 67, /*->24053*/
/*23986*/         OPC_MoveChild1,
/*23987*/         OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*23990*/         OPC_CheckChild0Integer, 0, 
/*23992*/         OPC_RecordChild1, // #1 = $Rm
/*23993*/         OPC_MoveParent,
/*23994*/         OPC_Scope, 18, /*->24014*/ // 3 children in Scope
/*23996*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23998*/           OPC_EmitInteger, MVT::i32, 14, 
/*24001*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24004*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, GPR:i32:$Rm)) - Complexity = 11
                    // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*24014*/         /*Scope*/ 18, /*->24033*/
/*24015*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24017*/           OPC_EmitInteger, MVT::i32, 14, 
/*24020*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24023*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ tGPR:i32:$Rn, (sub:i32 0:i32, tGPR:i32:$Rm)) - Complexity = 11
                    // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*24033*/         /*Scope*/ 18, /*->24052*/
/*24034*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*24036*/           OPC_EmitInteger, MVT::i32, 14, 
/*24039*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24042*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, rGPR:i32:$Rm)) - Complexity = 11
                    // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*24052*/         0, /*End of Scope*/
/*24053*/       0, /*End of Scope*/
/*24054*/     /*Scope*/ 70, /*->24125*/
/*24055*/       OPC_MoveChild0,
/*24056*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*24059*/       OPC_CheckChild0Integer, 0, 
/*24061*/       OPC_RecordChild1, // #0 = $Rm
/*24062*/       OPC_CheckType, MVT::i32,
/*24064*/       OPC_MoveParent,
/*24065*/       OPC_RecordChild1, // #1 = $Rn
/*24066*/       OPC_Scope, 18, /*->24086*/ // 3 children in Scope
/*24068*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24070*/         OPC_EmitInteger, MVT::i32, 14, 
/*24073*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24076*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, GPR:i32:$Rm), GPR:i32:$Rn) - Complexity = 11
                  // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*24086*/       /*Scope*/ 18, /*->24105*/
/*24087*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24089*/         OPC_EmitInteger, MVT::i32, 14, 
/*24092*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24095*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, tGPR:i32:$Rm), tGPR:i32:$Rn) - Complexity = 11
                  // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*24105*/       /*Scope*/ 18, /*->24124*/
/*24106*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*24108*/         OPC_EmitInteger, MVT::i32, 14, 
/*24111*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24114*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, rGPR:i32:$Rm), GPRnopc:i32:$Rn) - Complexity = 11
                  // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*24124*/       0, /*End of Scope*/
/*24125*/     /*Scope*/ 83|128,1/*211*/, /*->24338*/
/*24127*/       OPC_RecordChild0, // #0 = $src
/*24128*/       OPC_CheckChild0Type, MVT::i32,
/*24130*/       OPC_RecordChild1, // #1 = $imm
/*24131*/       OPC_Scope, 4|128,1/*132*/, /*->24266*/ // 4 children in Scope
/*24134*/         OPC_MoveChild1,
/*24135*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24138*/         OPC_Scope, 23, /*->24163*/ // 5 children in Scope
/*24140*/           OPC_CheckPredicate, 7, // Predicate_mod_imm
/*24142*/           OPC_MoveParent,
/*24143*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24145*/           OPC_EmitConvertToTarget, 1,
/*24147*/           OPC_EmitInteger, MVT::i32, 14, 
/*24150*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24153*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                    // Dst: (CMPri:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm>>:$imm)
/*24163*/         /*Scope*/ 26, /*->24190*/
/*24164*/           OPC_CheckPredicate, 14, // Predicate_mod_imm_neg
/*24166*/           OPC_MoveParent,
/*24167*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24169*/           OPC_EmitConvertToTarget, 1,
/*24171*/           OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*24174*/           OPC_EmitInteger, MVT::i32, 14, 
/*24177*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24180*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                    // Dst: (CMNri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*24190*/         /*Scope*/ 23, /*->24214*/
/*24191*/           OPC_CheckPredicate, 47, // Predicate_imm0_255
/*24193*/           OPC_MoveParent,
/*24194*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24196*/           OPC_EmitConvertToTarget, 1,
/*24198*/           OPC_EmitInteger, MVT::i32, 14, 
/*24201*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24204*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                    // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8)
/*24214*/         /*Scope*/ 23, /*->24238*/
/*24215*/           OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*24217*/           OPC_MoveParent,
/*24218*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*24220*/           OPC_EmitConvertToTarget, 1,
/*24222*/           OPC_EmitInteger, MVT::i32, 14, 
/*24225*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24228*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2CMPri:i32 GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)
/*24238*/         /*Scope*/ 26, /*->24265*/
/*24239*/           OPC_CheckPredicate, 20, // Predicate_t2_so_imm_neg
/*24241*/           OPC_MoveParent,
/*24242*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*24244*/           OPC_EmitConvertToTarget, 1,
/*24246*/           OPC_EmitNodeXForm, 4, 2, // t2_so_imm_neg_XFORM
/*24249*/           OPC_EmitInteger, MVT::i32, 14, 
/*24252*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24255*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (ARMcmpZ GPRnopc:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2CMNri:i32 GPRnopc:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*24265*/         0, /*End of Scope*/
/*24266*/       /*Scope*/ 18, /*->24285*/
/*24267*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24269*/         OPC_EmitInteger, MVT::i32, 14, 
/*24272*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24275*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPR:i32:$src, GPR:i32:$rhs) - Complexity = 3
                  // Dst: (CMPrr:i32 GPR:i32:$src, GPR:i32:$rhs)
/*24285*/       /*Scope*/ 18, /*->24304*/
/*24286*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24288*/         OPC_EmitInteger, MVT::i32, 14, 
/*24291*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24294*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*24304*/       /*Scope*/ 32, /*->24337*/
/*24305*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*24307*/         OPC_EmitInteger, MVT::i32, 14, 
/*24310*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24313*/         OPC_Scope, 10, /*->24325*/ // 2 children in Scope
/*24315*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ GPRnopc:i32:$lhs, rGPR:i32:$rhs) - Complexity = 3
                    // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*24325*/         /*Scope*/ 10, /*->24336*/
/*24326*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMcmpZ rGPR:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 3
                    // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*24336*/         0, /*End of Scope*/
/*24337*/       0, /*End of Scope*/
/*24338*/     0, /*End of Scope*/
/*24339*/   /*SwitchOpcode*/ 105|128,4/*617*/, TARGET_VAL(ARMISD::CMOV),// ->24960
/*24343*/     OPC_CaptureGlueInput,
/*24344*/     OPC_RecordChild0, // #0 = $false
/*24345*/     OPC_Scope, 45, /*->24392*/ // 3 children in Scope
/*24347*/       OPC_RecordChild1, // #1 = $shift
/*24348*/       OPC_RecordChild2, // #2 = $p
/*24349*/       OPC_CheckType, MVT::i32,
/*24351*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24353*/       OPC_Scope, 18, /*->24373*/ // 2 children in Scope
/*24355*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*24358*/         OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #6 #7
/*24361*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVCCsr), 0|OPFL_GlueInput,
                      MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMcmov:i32 GPR:i32:$false, so_reg_reg:i32:$shift, cmovpred:i32:$p) - Complexity = 24
                  // Dst: (MOVCCsr:i32 GPR:i32:$false, so_reg_reg:i32:$shift, cmovpred:i32:$p)
/*24373*/       /*Scope*/ 17, /*->24391*/
/*24374*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*24377*/         OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #5 #6
/*24380*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVCCsi), 0|OPFL_GlueInput,
                      MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMcmov:i32 GPR:i32:$false, so_reg_imm:i32:$shift, cmovpred:i32:$p) - Complexity = 21
                  // Dst: (MOVCCsi:i32 GPR:i32:$false, so_reg_imm:i32:$shift, cmovpred:i32:$p)
/*24391*/       0, /*End of Scope*/
/*24392*/     /*Scope*/ 25|128,1/*153*/, /*->24547*/
/*24394*/       OPC_MoveChild1,
/*24395*/       OPC_SwitchOpcode /*4 cases */, 33, TARGET_VAL(ISD::SHL),// ->24432
/*24399*/         OPC_RecordChild0, // #1 = $Rm
/*24400*/         OPC_RecordChild1, // #2 = $imm
/*24401*/         OPC_MoveChild1,
/*24402*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24405*/         OPC_CheckPredicate, 51, // Predicate_imm0_31
/*24407*/         OPC_CheckType, MVT::i32,
/*24409*/         OPC_MoveParent,
/*24410*/         OPC_MoveParent,
/*24411*/         OPC_RecordChild2, // #3 = $p
/*24412*/         OPC_CheckType, MVT::i32,
/*24414*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*24416*/         OPC_CheckComplexPat, /*CP*/26, /*#*/3, // SelectCMOVPred:$p #4 #5
/*24419*/         OPC_EmitConvertToTarget, 2,
/*24421*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCClsl), 0|OPFL_GlueInput,
                      MVT::i32, 5/*#Ops*/, 0, 1, 6, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCClsl:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm:i32):$imm, cmovpred:i32:$p)
/*24432*/       /*SwitchOpcode*/ 36, TARGET_VAL(ISD::SRL),// ->24471
/*24435*/         OPC_RecordChild0, // #1 = $Rm
/*24436*/         OPC_RecordChild1, // #2 = $imm
/*24437*/         OPC_MoveChild1,
/*24438*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24441*/         OPC_CheckPredicate, 32, // Predicate_imm_sr
/*24443*/         OPC_CheckType, MVT::i32,
/*24445*/         OPC_MoveParent,
/*24446*/         OPC_MoveParent,
/*24447*/         OPC_RecordChild2, // #3 = $p
/*24448*/         OPC_CheckType, MVT::i32,
/*24450*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*24452*/         OPC_CheckComplexPat, /*CP*/26, /*#*/3, // SelectCMOVPred:$p #4 #5
/*24455*/         OPC_EmitConvertToTarget, 2,
/*24457*/         OPC_EmitNodeXForm, 11, 6, // imm_sr_XFORM
/*24460*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCClsr), 0|OPFL_GlueInput,
                      MVT::i32, 5/*#Ops*/, 0, 1, 7, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCClsr:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*24471*/       /*SwitchOpcode*/ 36, TARGET_VAL(ISD::SRA),// ->24510
/*24474*/         OPC_RecordChild0, // #1 = $Rm
/*24475*/         OPC_RecordChild1, // #2 = $imm
/*24476*/         OPC_MoveChild1,
/*24477*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24480*/         OPC_CheckPredicate, 32, // Predicate_imm_sr
/*24482*/         OPC_CheckType, MVT::i32,
/*24484*/         OPC_MoveParent,
/*24485*/         OPC_MoveParent,
/*24486*/         OPC_RecordChild2, // #3 = $p
/*24487*/         OPC_CheckType, MVT::i32,
/*24489*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*24491*/         OPC_CheckComplexPat, /*CP*/26, /*#*/3, // SelectCMOVPred:$p #4 #5
/*24494*/         OPC_EmitConvertToTarget, 2,
/*24496*/         OPC_EmitNodeXForm, 11, 6, // imm_sr_XFORM
/*24499*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCCasr), 0|OPFL_GlueInput,
                      MVT::i32, 5/*#Ops*/, 0, 1, 7, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCCasr:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*24510*/       /*SwitchOpcode*/ 33, TARGET_VAL(ISD::ROTR),// ->24546
/*24513*/         OPC_RecordChild0, // #1 = $Rm
/*24514*/         OPC_RecordChild1, // #2 = $imm
/*24515*/         OPC_MoveChild1,
/*24516*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24519*/         OPC_CheckPredicate, 51, // Predicate_imm0_31
/*24521*/         OPC_CheckType, MVT::i32,
/*24523*/         OPC_MoveParent,
/*24524*/         OPC_MoveParent,
/*24525*/         OPC_RecordChild2, // #3 = $p
/*24526*/         OPC_CheckType, MVT::i32,
/*24528*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*24530*/         OPC_CheckComplexPat, /*CP*/26, /*#*/3, // SelectCMOVPred:$p #4 #5
/*24533*/         OPC_EmitConvertToTarget, 2,
/*24535*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCCror), 0|OPFL_GlueInput,
                      MVT::i32, 5/*#Ops*/, 0, 1, 6, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCCror:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm:i32):$imm, cmovpred:i32:$p)
/*24546*/       0, // EndSwitchOpcode
/*24547*/     /*Scope*/ 26|128,3/*410*/, /*->24959*/
/*24549*/       OPC_RecordChild1, // #1 = $imm
/*24550*/       OPC_Scope, 71|128,1/*199*/, /*->24752*/ // 7 children in Scope
/*24553*/         OPC_MoveChild1,
/*24554*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24557*/         OPC_Scope, 23, /*->24582*/ // 7 children in Scope
/*24559*/           OPC_CheckPredicate, 46, // Predicate_imm0_65535
/*24561*/           OPC_MoveParent,
/*24562*/           OPC_RecordChild2, // #2 = $p
/*24563*/           OPC_CheckType, MVT::i32,
/*24565*/           OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*24567*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24570*/           OPC_EmitConvertToTarget, 1,
/*24572*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVCCi16), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_imm0_65535>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (MOVCCi16:i32 GPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*24582*/         /*Scope*/ 23, /*->24606*/
/*24583*/           OPC_CheckPredicate, 7, // Predicate_mod_imm
/*24585*/           OPC_MoveParent,
/*24586*/           OPC_RecordChild2, // #2 = $p
/*24587*/           OPC_CheckType, MVT::i32,
/*24589*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24591*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24594*/           OPC_EmitConvertToTarget, 1,
/*24596*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVCCi), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_mod_imm>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (MOVCCi:i32 GPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*24606*/         /*Scope*/ 26, /*->24633*/
/*24607*/           OPC_CheckPredicate, 28, // Predicate_mod_imm_not
/*24609*/           OPC_MoveParent,
/*24610*/           OPC_RecordChild2, // #2 = $p
/*24611*/           OPC_CheckType, MVT::i32,
/*24613*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24615*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24618*/           OPC_EmitConvertToTarget, 1,
/*24620*/           OPC_EmitNodeXForm, 10, 5, // imm_not_XFORM
/*24623*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MVNCCi), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 6, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (MVNCCi:i32 GPR:i32:$false, (imm_not_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*24633*/         /*Scope*/ 23, /*->24657*/
/*24634*/           OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*24636*/           OPC_MoveParent,
/*24637*/           OPC_RecordChild2, // #2 = $p
/*24638*/           OPC_CheckType, MVT::i32,
/*24640*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*24642*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24645*/           OPC_EmitConvertToTarget, 1,
/*24647*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCCi), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (t2MOVCCi:i32 rGPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*24657*/         /*Scope*/ 23, /*->24681*/
/*24658*/           OPC_CheckPredicate, 46, // Predicate_imm0_65535
/*24660*/           OPC_MoveParent,
/*24661*/           OPC_RecordChild2, // #2 = $p
/*24662*/           OPC_CheckType, MVT::i32,
/*24664*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*24666*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24669*/           OPC_EmitConvertToTarget, 1,
/*24671*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCCi16), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_imm0_65535>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (t2MOVCCi16:i32 rGPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*24681*/         /*Scope*/ 26, /*->24708*/
/*24682*/           OPC_CheckPredicate, 8, // Predicate_t2_so_imm_not
/*24684*/           OPC_MoveParent,
/*24685*/           OPC_RecordChild2, // #2 = $p
/*24686*/           OPC_CheckType, MVT::i32,
/*24688*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*24690*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24693*/           OPC_EmitConvertToTarget, 1,
/*24695*/           OPC_EmitNodeXForm, 1, 5, // t2_so_imm_not_XFORM
/*24698*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MVNCCi), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 6, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (t2MVNCCi:i32 rGPR:i32:$false, (t2_so_imm_not_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*24708*/         /*Scope*/ 42, /*->24751*/
/*24709*/           OPC_MoveParent,
/*24710*/           OPC_RecordChild2, // #2 = $p
/*24711*/           OPC_CheckType, MVT::i32,
/*24713*/           OPC_Scope, 17, /*->24732*/ // 2 children in Scope
/*24715*/             OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*24717*/             OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24720*/             OPC_EmitConvertToTarget, 1,
/*24722*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVCCi32imm), 0|OPFL_GlueInput,
                          MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                      // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p) - Complexity = 15
                      // Dst: (MOVCCi32imm:i32 GPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p)
/*24732*/           /*Scope*/ 17, /*->24750*/
/*24733*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*24735*/             OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24738*/             OPC_EmitConvertToTarget, 1,
/*24740*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCCi32imm), 0|OPFL_GlueInput,
                          MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                      // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p) - Complexity = 15
                      // Dst: (t2MOVCCi32imm:i32 rGPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p)
/*24750*/           0, /*End of Scope*/
/*24751*/         0, /*End of Scope*/
/*24752*/       /*Scope*/ 51, /*->24804*/
/*24753*/         OPC_RecordChild2, // #2 = $p
/*24754*/         OPC_CheckType, MVT::i32,
/*24756*/         OPC_Scope, 15, /*->24773*/ // 3 children in Scope
/*24758*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24760*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24763*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVCCr), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, GPR:i32:$Rm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (MOVCCr:i32 GPR:i32:$false, GPR:i32:$Rm, cmovpred:i32:$p)
/*24773*/         /*Scope*/ 15, /*->24789*/
/*24774*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*24776*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24779*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCCr), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, rGPR:i32:$Rm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (t2MOVCCr:i32 rGPR:i32:$false, rGPR:i32:$Rm, cmovpred:i32:$p)
/*24789*/         /*Scope*/ 13, /*->24803*/
/*24790*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24793*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tMOVCCr_pseudo), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:i32 tGPR:i32:$false, tGPR:i32:$true, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (tMOVCCr_pseudo:i32 tGPR:i32:$false, tGPR:i32:$true, cmovpred:i32:$p)
/*24803*/         0, /*End of Scope*/
/*24804*/       /*Scope*/ 28, /*->24833*/
/*24805*/         OPC_CheckChild2Integer, 12, 
/*24807*/         OPC_SwitchType /*2 cases */, 10, MVT::f32,// ->24820
/*24810*/           OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*24812*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELGTS), 0|OPFL_GlueInput,
                        MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 12:i32) - Complexity = 12
                    // Dst: (VSELGTS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*24820*/         /*SwitchType*/ 10, MVT::f64,// ->24832
/*24822*/           OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*24824*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELGTD), 0|OPFL_GlueInput,
                        MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 12:i32) - Complexity = 12
                    // Dst: (VSELGTD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*24832*/         0, // EndSwitchType
/*24833*/       /*Scope*/ 28, /*->24862*/
/*24834*/         OPC_CheckChild2Integer, 10, 
/*24836*/         OPC_SwitchType /*2 cases */, 10, MVT::f32,// ->24849
/*24839*/           OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*24841*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELGES), 0|OPFL_GlueInput,
                        MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 10:i32) - Complexity = 12
                    // Dst: (VSELGES:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*24849*/         /*SwitchType*/ 10, MVT::f64,// ->24861
/*24851*/           OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*24853*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELGED), 0|OPFL_GlueInput,
                        MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 10:i32) - Complexity = 12
                    // Dst: (VSELGED:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*24861*/         0, // EndSwitchType
/*24862*/       /*Scope*/ 28, /*->24891*/
/*24863*/         OPC_CheckChild2Integer, 0, 
/*24865*/         OPC_SwitchType /*2 cases */, 10, MVT::f32,// ->24878
/*24868*/           OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*24870*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELEQS), 0|OPFL_GlueInput,
                        MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 0:i32) - Complexity = 12
                    // Dst: (VSELEQS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*24878*/         /*SwitchType*/ 10, MVT::f64,// ->24890
/*24880*/           OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*24882*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELEQD), 0|OPFL_GlueInput,
                        MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 0:i32) - Complexity = 12
                    // Dst: (VSELEQD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*24890*/         0, // EndSwitchType
/*24891*/       /*Scope*/ 28, /*->24920*/
/*24892*/         OPC_CheckChild2Integer, 6, 
/*24894*/         OPC_SwitchType /*2 cases */, 10, MVT::f32,// ->24907
/*24897*/           OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*24899*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELVSS), 0|OPFL_GlueInput,
                        MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 6:i32) - Complexity = 12
                    // Dst: (VSELVSS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*24907*/         /*SwitchType*/ 10, MVT::f64,// ->24919
/*24909*/           OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*24911*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELVSD), 0|OPFL_GlueInput,
                        MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 6:i32) - Complexity = 12
                    // Dst: (VSELVSD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*24919*/         0, // EndSwitchType
/*24920*/       /*Scope*/ 37, /*->24958*/
/*24921*/         OPC_RecordChild2, // #2 = $p
/*24922*/         OPC_SwitchType /*2 cases */, 15, MVT::f64,// ->24940
/*24925*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*24927*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24930*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDcc), 0|OPFL_GlueInput,
                        MVT::f64, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dn, DPR:f64:$Dm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (VMOVDcc:f64 DPR:f64:$Dn, DPR:f64:$Dm, cmovpred:i32:$p)
/*24940*/         /*SwitchType*/ 15, MVT::f32,// ->24957
/*24942*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*24944*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24947*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVScc), 0|OPFL_GlueInput,
                        MVT::f32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sn, SPR:f32:$Sm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (VMOVScc:f32 SPR:f32:$Sn, SPR:f32:$Sm, cmovpred:i32:$p)
/*24957*/         0, // EndSwitchType
/*24958*/       0, /*End of Scope*/
/*24959*/     0, /*End of Scope*/
/*24960*/   /*SwitchOpcode*/ 0|128,52/*6656*/, TARGET_VAL(ISD::LOAD),// ->31620
/*24964*/     OPC_RecordMemRef,
/*24965*/     OPC_RecordNode, // #0 = 'ld' chained node
/*24966*/     OPC_Scope, 67|128,1/*195*/, /*->25164*/ // 5 children in Scope
/*24969*/       OPC_RecordChild1, // #1 = $addr
/*24970*/       OPC_CheckChild1Type, MVT::i32,
/*24972*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*24974*/       OPC_CheckType, MVT::i32,
/*24976*/       OPC_Scope, 24, /*->25002*/ // 3 children in Scope
/*24978*/         OPC_CheckPredicate, 52, // Predicate_load
/*24980*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24982*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*24985*/         OPC_EmitMergeInputChains1_0,
/*24986*/         OPC_EmitInteger, MVT::i32, 14, 
/*24989*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24992*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::PICLDR), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 23
                  // Dst: (PICLDR:i32 addrmodepc:i32:$addr)
/*25002*/       /*Scope*/ 54, /*->25057*/
/*25003*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*25005*/         OPC_Scope, 24, /*->25031*/ // 2 children in Scope
/*25007*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*25009*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25011*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*25014*/           OPC_EmitMergeInputChains1_0,
/*25015*/           OPC_EmitInteger, MVT::i32, 14, 
/*25018*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25021*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 23
                    // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*25031*/         /*Scope*/ 24, /*->25056*/
/*25032*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*25034*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25036*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*25039*/           OPC_EmitMergeInputChains1_0,
/*25040*/           OPC_EmitInteger, MVT::i32, 14, 
/*25043*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25046*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 23
                    // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*25056*/         0, /*End of Scope*/
/*25057*/       /*Scope*/ 105, /*->25163*/
/*25058*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*25060*/         OPC_Scope, 24, /*->25086*/ // 3 children in Scope
/*25062*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*25064*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25066*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*25069*/           OPC_EmitMergeInputChains1_0,
/*25070*/           OPC_EmitInteger, MVT::i32, 14, 
/*25073*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25076*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PICLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                    // Dst: (PICLDRSH:i32 addrmodepc:i32:$addr)
/*25086*/         /*Scope*/ 50, /*->25137*/
/*25087*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*25089*/           OPC_Scope, 22, /*->25113*/ // 2 children in Scope
/*25091*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25093*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*25096*/             OPC_EmitMergeInputChains1_0,
/*25097*/             OPC_EmitInteger, MVT::i32, 14, 
/*25100*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25103*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::PICLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                      // Dst: (PICLDRSB:i32 addrmodepc:i32:$addr)
/*25113*/           /*Scope*/ 22, /*->25136*/
/*25114*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25116*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*25119*/             OPC_EmitMergeInputChains1_0,
/*25120*/             OPC_EmitInteger, MVT::i32, 14, 
/*25123*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25126*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                      // Dst: (tLDRSB:i32 t_addrmode_rr:i32:$addr)
/*25136*/           0, /*End of Scope*/
/*25137*/         /*Scope*/ 24, /*->25162*/
/*25138*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*25140*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25142*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*25145*/           OPC_EmitMergeInputChains1_0,
/*25146*/           OPC_EmitInteger, MVT::i32, 14, 
/*25149*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25152*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                    // Dst: (tLDRSH:i32 t_addrmode_rr:i32:$addr)
/*25162*/         0, /*End of Scope*/
/*25163*/       0, /*End of Scope*/
/*25164*/     /*Scope*/ 100, /*->25265*/
/*25165*/       OPC_MoveChild1,
/*25166*/       OPC_SwitchOpcode /*2 cases */, 60, TARGET_VAL(ARMISD::WrapperPIC),// ->25230
/*25170*/         OPC_RecordChild0, // #1 = $addr
/*25171*/         OPC_MoveChild0,
/*25172*/         OPC_SwitchOpcode /*2 cases */, 32, TARGET_VAL(ISD::TargetGlobalAddress),// ->25208
/*25176*/           OPC_MoveParent,
/*25177*/           OPC_MoveParent,
/*25178*/           OPC_CheckPredicate, 29, // Predicate_unindexedload
/*25180*/           OPC_CheckPredicate, 52, // Predicate_load
/*25182*/           OPC_CheckType, MVT::i32,
/*25184*/           OPC_Scope, 10, /*->25196*/ // 2 children in Scope
/*25186*/             OPC_CheckPatternPredicate, 35, // (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb())
/*25188*/             OPC_EmitMergeInputChains1_0,
/*25189*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRLIT_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 1/*#Ops*/, 1, 
                      // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaladdr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
                      // Dst: (LDRLIT_ga_pcrel_ldr:i32 (tglobaladdr:i32):$addr)
/*25196*/           /*Scope*/ 10, /*->25207*/
/*25197*/             OPC_CheckPatternPredicate, 36, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*25199*/             OPC_EmitMergeInputChains1_0,
/*25200*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::MOV_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 1/*#Ops*/, 1, 
                      // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaladdr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
                      // Dst: (MOV_ga_pcrel_ldr:i32 (tglobaladdr:i32):$addr)
/*25207*/           0, /*End of Scope*/
/*25208*/         /*SwitchOpcode*/ 18, TARGET_VAL(ISD::TargetGlobalTLSAddress),// ->25229
/*25211*/           OPC_MoveParent,
/*25212*/           OPC_MoveParent,
/*25213*/           OPC_CheckPredicate, 29, // Predicate_unindexedload
/*25215*/           OPC_CheckPredicate, 52, // Predicate_load
/*25217*/           OPC_CheckType, MVT::i32,
/*25219*/           OPC_CheckPatternPredicate, 36, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*25221*/           OPC_EmitMergeInputChains1_0,
/*25222*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MOV_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaltlsaddr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
                    // Dst: (MOV_ga_pcrel_ldr:i32 (tglobaltlsaddr:i32):$addr)
/*25229*/         0, // EndSwitchOpcode
/*25230*/       /*SwitchOpcode*/ 31, TARGET_VAL(ARMISD::Wrapper),// ->25264
/*25233*/         OPC_RecordChild0, // #1 = $addr
/*25234*/         OPC_MoveChild0,
/*25235*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*25238*/         OPC_MoveParent,
/*25239*/         OPC_MoveParent,
/*25240*/         OPC_CheckPredicate, 29, // Predicate_unindexedload
/*25242*/         OPC_CheckPredicate, 52, // Predicate_load
/*25244*/         OPC_CheckType, MVT::i32,
/*25246*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25248*/         OPC_EmitMergeInputChains1_0,
/*25249*/         OPC_EmitInteger, MVT::i32, 14, 
/*25252*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25255*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
                  // Dst: (tLDRpci:i32 (tconstpool:i32):$addr)
/*25264*/       0, // EndSwitchOpcode
/*25265*/     /*Scope*/ 29|128,16/*2077*/, /*->27344*/
/*25267*/       OPC_RecordChild1, // #1 = $shift
/*25268*/       OPC_CheckChild1Type, MVT::i32,
/*25270*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*25272*/       OPC_CheckType, MVT::i32,
/*25274*/       OPC_Scope, 25, /*->25301*/ // 22 children in Scope
/*25276*/         OPC_CheckPredicate, 52, // Predicate_load
/*25278*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25280*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*25283*/         OPC_EmitMergeInputChains1_0,
/*25284*/         OPC_EmitInteger, MVT::i32, 14, 
/*25287*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25290*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                  // Dst: (LDRrs:i32 ldst_so_reg:i32:$shift)
/*25301*/       /*Scope*/ 56, /*->25358*/
/*25302*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*25304*/         OPC_Scope, 25, /*->25331*/ // 2 children in Scope
/*25306*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*25308*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25310*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*25313*/           OPC_EmitMergeInputChains1_0,
/*25314*/           OPC_EmitInteger, MVT::i32, 14, 
/*25317*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25320*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                    // Dst: (LDRBrs:i32 ldst_so_reg:i32:$shift)
/*25331*/         /*Scope*/ 25, /*->25357*/
/*25332*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*25334*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25336*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*25339*/           OPC_EmitMergeInputChains1_0,
/*25340*/           OPC_EmitInteger, MVT::i32, 14, 
/*25343*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25346*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                    // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*25357*/         0, /*End of Scope*/
/*25358*/       /*Scope*/ 56, /*->25415*/
/*25359*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*25361*/         OPC_Scope, 25, /*->25388*/ // 2 children in Scope
/*25363*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*25365*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25367*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*25370*/           OPC_EmitMergeInputChains1_0,
/*25371*/           OPC_EmitInteger, MVT::i32, 14, 
/*25374*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25377*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                    // Dst: (LDRSH:i32 addrmode3:i32:$addr)
/*25388*/         /*Scope*/ 25, /*->25414*/
/*25389*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*25391*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25393*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*25396*/           OPC_EmitMergeInputChains1_0,
/*25397*/           OPC_EmitInteger, MVT::i32, 14, 
/*25400*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25403*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                    // Dst: (LDRSB:i32 addrmode3:i32:$addr)
/*25414*/         0, /*End of Scope*/
/*25415*/       /*Scope*/ 27, /*->25443*/
/*25416*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*25418*/         OPC_CheckPredicate, 56, // Predicate_zextloadi1
/*25420*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25422*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*25425*/         OPC_EmitMergeInputChains1_0,
/*25426*/         OPC_EmitInteger, MVT::i32, 14, 
/*25429*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25432*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*25443*/       /*Scope*/ 82, /*->25526*/
/*25444*/         OPC_CheckPredicate, 30, // Predicate_extload
/*25446*/         OPC_Scope, 25, /*->25473*/ // 3 children in Scope
/*25448*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*25450*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25452*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*25455*/           OPC_EmitMergeInputChains1_0,
/*25456*/           OPC_EmitInteger, MVT::i32, 14, 
/*25459*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25462*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                    // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*25473*/         /*Scope*/ 25, /*->25499*/
/*25474*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*25476*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25478*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*25481*/           OPC_EmitMergeInputChains1_0,
/*25482*/           OPC_EmitInteger, MVT::i32, 14, 
/*25485*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25488*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                    // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*25499*/         /*Scope*/ 25, /*->25525*/
/*25500*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*25502*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25504*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*25507*/           OPC_EmitMergeInputChains1_0,
/*25508*/           OPC_EmitInteger, MVT::i32, 14, 
/*25511*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25514*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                    // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*25525*/         0, /*End of Scope*/
/*25526*/       /*Scope*/ 25, /*->25552*/
/*25527*/         OPC_CheckPredicate, 52, // Predicate_load
/*25529*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*25531*/         OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25534*/         OPC_EmitMergeInputChains1_0,
/*25535*/         OPC_EmitInteger, MVT::i32, 14, 
/*25538*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25541*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                  // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*25552*/       /*Scope*/ 56, /*->25609*/
/*25553*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*25555*/         OPC_Scope, 25, /*->25582*/ // 2 children in Scope
/*25557*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*25559*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*25561*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25564*/           OPC_EmitMergeInputChains1_0,
/*25565*/           OPC_EmitInteger, MVT::i32, 14, 
/*25568*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25571*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                    // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*25582*/         /*Scope*/ 25, /*->25608*/
/*25583*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*25585*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*25587*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25590*/           OPC_EmitMergeInputChains1_0,
/*25591*/           OPC_EmitInteger, MVT::i32, 14, 
/*25594*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25597*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                    // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*25608*/         0, /*End of Scope*/
/*25609*/       /*Scope*/ 56, /*->25666*/
/*25610*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*25612*/         OPC_Scope, 25, /*->25639*/ // 2 children in Scope
/*25614*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*25616*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*25618*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25621*/           OPC_EmitMergeInputChains1_0,
/*25622*/           OPC_EmitInteger, MVT::i32, 14, 
/*25625*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25628*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSHs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                    // Dst: (t2LDRSHs:i32 t2addrmode_so_reg:i32:$addr)
/*25639*/         /*Scope*/ 25, /*->25665*/
/*25640*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*25642*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*25644*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25647*/           OPC_EmitMergeInputChains1_0,
/*25648*/           OPC_EmitInteger, MVT::i32, 14, 
/*25651*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25654*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSBs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                    // Dst: (t2LDRSBs:i32 t2addrmode_so_reg:i32:$addr)
/*25665*/         0, /*End of Scope*/
/*25666*/       /*Scope*/ 27, /*->25694*/
/*25667*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*25669*/         OPC_CheckPredicate, 56, // Predicate_zextloadi1
/*25671*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*25673*/         OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25676*/         OPC_EmitMergeInputChains1_0,
/*25677*/         OPC_EmitInteger, MVT::i32, 14, 
/*25680*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25683*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*25694*/       /*Scope*/ 82, /*->25777*/
/*25695*/         OPC_CheckPredicate, 30, // Predicate_extload
/*25697*/         OPC_Scope, 25, /*->25724*/ // 3 children in Scope
/*25699*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*25701*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*25703*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25706*/           OPC_EmitMergeInputChains1_0,
/*25707*/           OPC_EmitInteger, MVT::i32, 14, 
/*25710*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25713*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                    // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*25724*/         /*Scope*/ 25, /*->25750*/
/*25725*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*25727*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*25729*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25732*/           OPC_EmitMergeInputChains1_0,
/*25733*/           OPC_EmitInteger, MVT::i32, 14, 
/*25736*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25739*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                    // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*25750*/         /*Scope*/ 25, /*->25776*/
/*25751*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*25753*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*25755*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25758*/           OPC_EmitMergeInputChains1_0,
/*25759*/           OPC_EmitInteger, MVT::i32, 14, 
/*25762*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25765*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                    // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*25776*/         0, /*End of Scope*/
/*25777*/       /*Scope*/ 24, /*->25802*/
/*25778*/         OPC_CheckPredicate, 52, // Predicate_load
/*25780*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25782*/         OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*25785*/         OPC_EmitMergeInputChains1_0,
/*25786*/         OPC_EmitInteger, MVT::i32, 14, 
/*25789*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25792*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (LDRi12:i32 addrmode_imm12:i32:$addr)
/*25802*/       /*Scope*/ 54, /*->25857*/
/*25803*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*25805*/         OPC_Scope, 24, /*->25831*/ // 2 children in Scope
/*25807*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*25809*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25811*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*25814*/           OPC_EmitMergeInputChains1_0,
/*25815*/           OPC_EmitInteger, MVT::i32, 14, 
/*25818*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25821*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*25831*/         /*Scope*/ 24, /*->25856*/
/*25832*/           OPC_CheckPredicate, 56, // Predicate_zextloadi1
/*25834*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25836*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*25839*/           OPC_EmitMergeInputChains1_0,
/*25840*/           OPC_EmitInteger, MVT::i32, 14, 
/*25843*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25846*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*25856*/         0, /*End of Scope*/
/*25857*/       /*Scope*/ 103, /*->25961*/
/*25858*/         OPC_CheckPredicate, 30, // Predicate_extload
/*25860*/         OPC_Scope, 24, /*->25886*/ // 3 children in Scope
/*25862*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*25864*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25866*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*25869*/           OPC_EmitMergeInputChains1_0,
/*25870*/           OPC_EmitInteger, MVT::i32, 14, 
/*25873*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25876*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*25886*/         /*Scope*/ 48, /*->25935*/
/*25887*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*25889*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25891*/           OPC_Scope, 20, /*->25913*/ // 2 children in Scope
/*25893*/             OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*25896*/             OPC_EmitMergeInputChains1_0,
/*25897*/             OPC_EmitInteger, MVT::i32, 14, 
/*25900*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25903*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*25913*/           /*Scope*/ 20, /*->25934*/
/*25914*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*25917*/             OPC_EmitMergeInputChains1_0,
/*25918*/             OPC_EmitInteger, MVT::i32, 14, 
/*25921*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25924*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*25934*/           0, /*End of Scope*/
/*25935*/         /*Scope*/ 24, /*->25960*/
/*25936*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*25938*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25940*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*25943*/           OPC_EmitMergeInputChains1_0,
/*25944*/           OPC_EmitInteger, MVT::i32, 14, 
/*25947*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25950*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*25960*/         0, /*End of Scope*/
/*25961*/       /*Scope*/ 69, /*->26031*/
/*25962*/         OPC_CheckPredicate, 52, // Predicate_load
/*25964*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25966*/         OPC_Scope, 20, /*->25988*/ // 3 children in Scope
/*25968*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*25971*/           OPC_EmitMergeInputChains1_0,
/*25972*/           OPC_EmitInteger, MVT::i32, 14, 
/*25975*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25978*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*25988*/         /*Scope*/ 20, /*->26009*/
/*25989*/           OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$addr #2 #3
/*25992*/           OPC_EmitMergeInputChains1_0,
/*25993*/           OPC_EmitInteger, MVT::i32, 14, 
/*25996*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25999*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (tLDRi:i32 t_addrmode_is4:i32:$addr)
/*26009*/         /*Scope*/ 20, /*->26030*/
/*26010*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26013*/           OPC_EmitMergeInputChains1_0,
/*26014*/           OPC_EmitInteger, MVT::i32, 14, 
/*26017*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26020*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (tLDRr:i32 t_addrmode_rr:i32:$addr)
/*26030*/         0, /*End of Scope*/
/*26031*/       /*Scope*/ 23|128,1/*151*/, /*->26184*/
/*26033*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*26035*/         OPC_Scope, 48, /*->26085*/ // 3 children in Scope
/*26037*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*26039*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26041*/           OPC_Scope, 20, /*->26063*/ // 2 children in Scope
/*26043*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*26046*/             OPC_EmitMergeInputChains1_0,
/*26047*/             OPC_EmitInteger, MVT::i32, 14, 
/*26050*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26053*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*26063*/           /*Scope*/ 20, /*->26084*/
/*26064*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26067*/             OPC_EmitMergeInputChains1_0,
/*26068*/             OPC_EmitInteger, MVT::i32, 14, 
/*26071*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26074*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rr:i32:$addr)
/*26084*/           0, /*End of Scope*/
/*26085*/         /*Scope*/ 48, /*->26134*/
/*26086*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*26088*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26090*/           OPC_Scope, 20, /*->26112*/ // 2 children in Scope
/*26092*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*26095*/             OPC_EmitMergeInputChains1_0,
/*26096*/             OPC_EmitInteger, MVT::i32, 14, 
/*26099*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26102*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*26112*/           /*Scope*/ 20, /*->26133*/
/*26113*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26116*/             OPC_EmitMergeInputChains1_0,
/*26117*/             OPC_EmitInteger, MVT::i32, 14, 
/*26120*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26123*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (tLDRHr:i32 t_addrmode_rr:i32:$addr)
/*26133*/           0, /*End of Scope*/
/*26134*/         /*Scope*/ 48, /*->26183*/
/*26135*/           OPC_CheckPredicate, 56, // Predicate_zextloadi1
/*26137*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26139*/           OPC_Scope, 20, /*->26161*/ // 2 children in Scope
/*26141*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*26144*/             OPC_EmitMergeInputChains1_0,
/*26145*/             OPC_EmitInteger, MVT::i32, 14, 
/*26148*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26151*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*26161*/           /*Scope*/ 20, /*->26182*/
/*26162*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26165*/             OPC_EmitMergeInputChains1_0,
/*26166*/             OPC_EmitInteger, MVT::i32, 14, 
/*26169*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26172*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rr:i32:$addr)
/*26182*/           0, /*End of Scope*/
/*26183*/         0, /*End of Scope*/
/*26184*/       /*Scope*/ 98|128,1/*226*/, /*->26412*/
/*26186*/         OPC_CheckPredicate, 30, // Predicate_extload
/*26188*/         OPC_Scope, 24, /*->26214*/ // 6 children in Scope
/*26190*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*26192*/           OPC_CheckPatternPredicate, 37, // (MF->getDataLayout().isLittleEndian()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26194*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*26197*/           OPC_EmitMergeInputChains1_0,
/*26198*/           OPC_EmitInteger, MVT::i32, 14, 
/*26201*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26204*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*26214*/         /*Scope*/ 24, /*->26239*/
/*26215*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*26217*/           OPC_CheckPatternPredicate, 37, // (MF->getDataLayout().isLittleEndian()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26219*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*26222*/           OPC_EmitMergeInputChains1_0,
/*26223*/           OPC_EmitInteger, MVT::i32, 14, 
/*26226*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26229*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*26239*/         /*Scope*/ 24, /*->26264*/
/*26240*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*26242*/           OPC_CheckPatternPredicate, 37, // (MF->getDataLayout().isLittleEndian()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26244*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*26247*/           OPC_EmitMergeInputChains1_0,
/*26248*/           OPC_EmitInteger, MVT::i32, 14, 
/*26251*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26254*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*26264*/         /*Scope*/ 48, /*->26313*/
/*26265*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*26267*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26269*/           OPC_Scope, 20, /*->26291*/ // 2 children in Scope
/*26271*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*26274*/             OPC_EmitMergeInputChains1_0,
/*26275*/             OPC_EmitInteger, MVT::i32, 14, 
/*26278*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26281*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*26291*/           /*Scope*/ 20, /*->26312*/
/*26292*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26295*/             OPC_EmitMergeInputChains1_0,
/*26296*/             OPC_EmitInteger, MVT::i32, 14, 
/*26299*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26302*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rr:i32:$addr)
/*26312*/           0, /*End of Scope*/
/*26313*/         /*Scope*/ 48, /*->26362*/
/*26314*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*26316*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26318*/           OPC_Scope, 20, /*->26340*/ // 2 children in Scope
/*26320*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*26323*/             OPC_EmitMergeInputChains1_0,
/*26324*/             OPC_EmitInteger, MVT::i32, 14, 
/*26327*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26330*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*26340*/           /*Scope*/ 20, /*->26361*/
/*26341*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26344*/             OPC_EmitMergeInputChains1_0,
/*26345*/             OPC_EmitInteger, MVT::i32, 14, 
/*26348*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26351*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rr:i32:$addr)
/*26361*/           0, /*End of Scope*/
/*26362*/         /*Scope*/ 48, /*->26411*/
/*26363*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*26365*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26367*/           OPC_Scope, 20, /*->26389*/ // 2 children in Scope
/*26369*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*26372*/             OPC_EmitMergeInputChains1_0,
/*26373*/             OPC_EmitInteger, MVT::i32, 14, 
/*26376*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26379*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*26389*/           /*Scope*/ 20, /*->26410*/
/*26390*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26393*/             OPC_EmitMergeInputChains1_0,
/*26394*/             OPC_EmitInteger, MVT::i32, 14, 
/*26397*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26400*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (tLDRHr:i32 t_addrmode_rr:i32:$addr)
/*26410*/           0, /*End of Scope*/
/*26411*/         0, /*End of Scope*/
/*26412*/       /*Scope*/ 48, /*->26461*/
/*26413*/         OPC_CheckPredicate, 52, // Predicate_load
/*26415*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*26417*/         OPC_Scope, 20, /*->26439*/ // 2 children in Scope
/*26419*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26422*/           OPC_EmitMergeInputChains1_0,
/*26423*/           OPC_EmitInteger, MVT::i32, 14, 
/*26426*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26429*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*26439*/         /*Scope*/ 20, /*->26460*/
/*26440*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26443*/           OPC_EmitMergeInputChains1_0,
/*26444*/           OPC_EmitInteger, MVT::i32, 14, 
/*26447*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26450*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*26460*/         0, /*End of Scope*/
/*26461*/       /*Scope*/ 102, /*->26564*/
/*26462*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*26464*/         OPC_Scope, 48, /*->26514*/ // 2 children in Scope
/*26466*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*26468*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*26470*/           OPC_Scope, 20, /*->26492*/ // 2 children in Scope
/*26472*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26475*/             OPC_EmitMergeInputChains1_0,
/*26476*/             OPC_EmitInteger, MVT::i32, 14, 
/*26479*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26482*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*26492*/           /*Scope*/ 20, /*->26513*/
/*26493*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26496*/             OPC_EmitMergeInputChains1_0,
/*26497*/             OPC_EmitInteger, MVT::i32, 14, 
/*26500*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26503*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*26513*/           0, /*End of Scope*/
/*26514*/         /*Scope*/ 48, /*->26563*/
/*26515*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*26517*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*26519*/           OPC_Scope, 20, /*->26541*/ // 2 children in Scope
/*26521*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26524*/             OPC_EmitMergeInputChains1_0,
/*26525*/             OPC_EmitInteger, MVT::i32, 14, 
/*26528*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26531*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*26541*/           /*Scope*/ 20, /*->26562*/
/*26542*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26545*/             OPC_EmitMergeInputChains1_0,
/*26546*/             OPC_EmitInteger, MVT::i32, 14, 
/*26549*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26552*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*26562*/           0, /*End of Scope*/
/*26563*/         0, /*End of Scope*/
/*26564*/       /*Scope*/ 102, /*->26667*/
/*26565*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*26567*/         OPC_Scope, 48, /*->26617*/ // 2 children in Scope
/*26569*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*26571*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*26573*/           OPC_Scope, 20, /*->26595*/ // 2 children in Scope
/*26575*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26578*/             OPC_EmitMergeInputChains1_0,
/*26579*/             OPC_EmitInteger, MVT::i32, 14, 
/*26582*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26585*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSHi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (t2LDRSHi12:i32 t2addrmode_imm12:i32:$addr)
/*26595*/           /*Scope*/ 20, /*->26616*/
/*26596*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26599*/             OPC_EmitMergeInputChains1_0,
/*26600*/             OPC_EmitInteger, MVT::i32, 14, 
/*26603*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26606*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSHi8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (t2LDRSHi8:i32 t2addrmode_negimm8:i32:$addr)
/*26616*/           0, /*End of Scope*/
/*26617*/         /*Scope*/ 48, /*->26666*/
/*26618*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*26620*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*26622*/           OPC_Scope, 20, /*->26644*/ // 2 children in Scope
/*26624*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26627*/             OPC_EmitMergeInputChains1_0,
/*26628*/             OPC_EmitInteger, MVT::i32, 14, 
/*26631*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26634*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (t2LDRSBi12:i32 t2addrmode_imm12:i32:$addr)
/*26644*/           /*Scope*/ 20, /*->26665*/
/*26645*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26648*/             OPC_EmitMergeInputChains1_0,
/*26649*/             OPC_EmitInteger, MVT::i32, 14, 
/*26652*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26655*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (t2LDRSBi8:i32 t2addrmode_negimm8:i32:$addr)
/*26665*/           0, /*End of Scope*/
/*26666*/         0, /*End of Scope*/
/*26667*/       /*Scope*/ 50, /*->26718*/
/*26668*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*26670*/         OPC_CheckPredicate, 56, // Predicate_zextloadi1
/*26672*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*26674*/         OPC_Scope, 20, /*->26696*/ // 2 children in Scope
/*26676*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26679*/           OPC_EmitMergeInputChains1_0,
/*26680*/           OPC_EmitInteger, MVT::i32, 14, 
/*26683*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26686*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*26696*/         /*Scope*/ 20, /*->26717*/
/*26697*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26700*/           OPC_EmitMergeInputChains1_0,
/*26701*/           OPC_EmitInteger, MVT::i32, 14, 
/*26704*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26707*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*26717*/         0, /*End of Scope*/
/*26718*/       /*Scope*/ 23|128,1/*151*/, /*->26871*/
/*26720*/         OPC_CheckPredicate, 30, // Predicate_extload
/*26722*/         OPC_Scope, 48, /*->26772*/ // 3 children in Scope
/*26724*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*26726*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*26728*/           OPC_Scope, 20, /*->26750*/ // 2 children in Scope
/*26730*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26733*/             OPC_EmitMergeInputChains1_0,
/*26734*/             OPC_EmitInteger, MVT::i32, 14, 
/*26737*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26740*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*26750*/           /*Scope*/ 20, /*->26771*/
/*26751*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26754*/             OPC_EmitMergeInputChains1_0,
/*26755*/             OPC_EmitInteger, MVT::i32, 14, 
/*26758*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26761*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*26771*/           0, /*End of Scope*/
/*26772*/         /*Scope*/ 48, /*->26821*/
/*26773*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*26775*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*26777*/           OPC_Scope, 20, /*->26799*/ // 2 children in Scope
/*26779*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26782*/             OPC_EmitMergeInputChains1_0,
/*26783*/             OPC_EmitInteger, MVT::i32, 14, 
/*26786*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26789*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*26799*/           /*Scope*/ 20, /*->26820*/
/*26800*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26803*/             OPC_EmitMergeInputChains1_0,
/*26804*/             OPC_EmitInteger, MVT::i32, 14, 
/*26807*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26810*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*26820*/           0, /*End of Scope*/
/*26821*/         /*Scope*/ 48, /*->26870*/
/*26822*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*26824*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*26826*/           OPC_Scope, 20, /*->26848*/ // 2 children in Scope
/*26828*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26831*/             OPC_EmitMergeInputChains1_0,
/*26832*/             OPC_EmitInteger, MVT::i32, 14, 
/*26835*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26838*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*26848*/           /*Scope*/ 20, /*->26869*/
/*26849*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26852*/             OPC_EmitMergeInputChains1_0,
/*26853*/             OPC_EmitInteger, MVT::i32, 14, 
/*26856*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26859*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*26869*/           0, /*End of Scope*/
/*26870*/         0, /*End of Scope*/
/*26871*/       /*Scope*/ 86|128,3/*470*/, /*->27343*/
/*26873*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*26875*/         OPC_Scope, 84, /*->26961*/ // 4 children in Scope
/*26877*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*26879*/           OPC_CheckPatternPredicate, 14, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26881*/           OPC_Scope, 38, /*->26921*/ // 2 children in Scope
/*26883*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*26886*/             OPC_EmitMergeInputChains1_0,
/*26887*/             OPC_EmitInteger, MVT::i32, 14, 
/*26890*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26893*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*26903*/             OPC_EmitInteger, MVT::i32, 14, 
/*26906*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26909*/             OPC_EmitNode1, TARGET_VAL(ARM::tSXTB), 0,
                          MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*26918*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tSXTB:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr))
/*26921*/           /*Scope*/ 38, /*->26960*/
/*26922*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26925*/             OPC_EmitMergeInputChains1_0,
/*26926*/             OPC_EmitInteger, MVT::i32, 14, 
/*26929*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26932*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*26942*/             OPC_EmitInteger, MVT::i32, 14, 
/*26945*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26948*/             OPC_EmitNode1, TARGET_VAL(ARM::tSXTB), 0,
                          MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*26957*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tSXTB:i32 (tLDRBr:i32 t_addrmode_rr:i32:$addr))
/*26960*/           0, /*End of Scope*/
/*26961*/         /*Scope*/ 84, /*->27046*/
/*26962*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*26964*/           OPC_CheckPatternPredicate, 14, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26966*/           OPC_Scope, 38, /*->27006*/ // 2 children in Scope
/*26968*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*26971*/             OPC_EmitMergeInputChains1_0,
/*26972*/             OPC_EmitInteger, MVT::i32, 14, 
/*26975*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26978*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*26988*/             OPC_EmitInteger, MVT::i32, 14, 
/*26991*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26994*/             OPC_EmitNode1, TARGET_VAL(ARM::tSXTH), 0,
                          MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*27003*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tSXTH:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr))
/*27006*/           /*Scope*/ 38, /*->27045*/
/*27007*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*27010*/             OPC_EmitMergeInputChains1_0,
/*27011*/             OPC_EmitInteger, MVT::i32, 14, 
/*27014*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27017*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*27027*/             OPC_EmitInteger, MVT::i32, 14, 
/*27030*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27033*/             OPC_EmitNode1, TARGET_VAL(ARM::tSXTH), 0,
                          MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*27042*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tSXTH:i32 (tLDRHr:i32 t_addrmode_rr:i32:$addr))
/*27045*/           0, /*End of Scope*/
/*27046*/         /*Scope*/ 18|128,1/*146*/, /*->27194*/
/*27048*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*27050*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27052*/           OPC_Scope, 69, /*->27123*/ // 2 children in Scope
/*27054*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27057*/             OPC_EmitMergeInputChains1_0,
/*27058*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*27061*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*27064*/             OPC_EmitInteger, MVT::i32, 14, 
/*27067*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27070*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*27080*/             OPC_EmitInteger, MVT::i32, 24, 
/*27083*/             OPC_EmitInteger, MVT::i32, 14, 
/*27086*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27089*/             OPC_EmitNode1, TARGET_VAL(ARM::tLSLri), 0,
                          MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*27100*/             OPC_EmitInteger, MVT::i32, 24, 
/*27103*/             OPC_EmitInteger, MVT::i32, 14, 
/*27106*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27109*/             OPC_EmitNode1, TARGET_VAL(ARM::tASRri), 0,
                          MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*27120*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr), 24:i32), 24:i32)
/*27123*/           /*Scope*/ 69, /*->27193*/
/*27124*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*27127*/             OPC_EmitMergeInputChains1_0,
/*27128*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*27131*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*27134*/             OPC_EmitInteger, MVT::i32, 14, 
/*27137*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27140*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*27150*/             OPC_EmitInteger, MVT::i32, 24, 
/*27153*/             OPC_EmitInteger, MVT::i32, 14, 
/*27156*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27159*/             OPC_EmitNode1, TARGET_VAL(ARM::tLSLri), 0,
                          MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*27170*/             OPC_EmitInteger, MVT::i32, 24, 
/*27173*/             OPC_EmitInteger, MVT::i32, 14, 
/*27176*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27179*/             OPC_EmitNode1, TARGET_VAL(ARM::tASRri), 0,
                          MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*27190*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBr:i32 t_addrmode_rr:i32:$addr), 24:i32), 24:i32)
/*27193*/           0, /*End of Scope*/
/*27194*/         /*Scope*/ 18|128,1/*146*/, /*->27342*/
/*27196*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*27198*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27200*/           OPC_Scope, 69, /*->27271*/ // 2 children in Scope
/*27202*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*27205*/             OPC_EmitMergeInputChains1_0,
/*27206*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*27209*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*27212*/             OPC_EmitInteger, MVT::i32, 14, 
/*27215*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27218*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*27228*/             OPC_EmitInteger, MVT::i32, 16, 
/*27231*/             OPC_EmitInteger, MVT::i32, 14, 
/*27234*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27237*/             OPC_EmitNode1, TARGET_VAL(ARM::tLSLri), 0,
                          MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*27248*/             OPC_EmitInteger, MVT::i32, 16, 
/*27251*/             OPC_EmitInteger, MVT::i32, 14, 
/*27254*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27257*/             OPC_EmitNode1, TARGET_VAL(ARM::tASRri), 0,
                          MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*27268*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr), 16:i32), 16:i32)
/*27271*/           /*Scope*/ 69, /*->27341*/
/*27272*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*27275*/             OPC_EmitMergeInputChains1_0,
/*27276*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*27279*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*27282*/             OPC_EmitInteger, MVT::i32, 14, 
/*27285*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27288*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*27298*/             OPC_EmitInteger, MVT::i32, 16, 
/*27301*/             OPC_EmitInteger, MVT::i32, 14, 
/*27304*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27307*/             OPC_EmitNode1, TARGET_VAL(ARM::tLSLri), 0,
                          MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*27318*/             OPC_EmitInteger, MVT::i32, 16, 
/*27321*/             OPC_EmitInteger, MVT::i32, 14, 
/*27324*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27327*/             OPC_EmitNode1, TARGET_VAL(ARM::tASRri), 0,
                          MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*27338*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHr:i32 t_addrmode_rr:i32:$addr), 16:i32), 16:i32)
/*27341*/           0, /*End of Scope*/
/*27342*/         0, /*End of Scope*/
/*27343*/       0, /*End of Scope*/
/*27344*/     /*Scope*/ 95|128,1/*223*/, /*->27569*/
/*27346*/       OPC_MoveChild1,
/*27347*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*27350*/       OPC_RecordChild0, // #1 = $addr
/*27351*/       OPC_MoveChild0,
/*27352*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*27355*/       OPC_MoveParent,
/*27356*/       OPC_MoveParent,
/*27357*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*27359*/       OPC_CheckType, MVT::i32,
/*27361*/       OPC_Scope, 20, /*->27383*/ // 5 children in Scope
/*27363*/         OPC_CheckPredicate, 52, // Predicate_load
/*27365*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*27367*/         OPC_EmitMergeInputChains1_0,
/*27368*/         OPC_EmitInteger, MVT::i32, 14, 
/*27371*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27374*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                  // Dst: (t2LDRpci:i32 (tconstpool:i32):$addr)
/*27383*/       /*Scope*/ 46, /*->27430*/
/*27384*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*27386*/         OPC_Scope, 20, /*->27408*/ // 2 children in Scope
/*27388*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*27390*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*27392*/           OPC_EmitMergeInputChains1_0,
/*27393*/           OPC_EmitInteger, MVT::i32, 14, 
/*27396*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27399*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 10
                    // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*27408*/         /*Scope*/ 20, /*->27429*/
/*27409*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*27411*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*27413*/           OPC_EmitMergeInputChains1_0,
/*27414*/           OPC_EmitInteger, MVT::i32, 14, 
/*27417*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27420*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 10
                    // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*27429*/         0, /*End of Scope*/
/*27430*/       /*Scope*/ 46, /*->27477*/
/*27431*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*27433*/         OPC_Scope, 20, /*->27455*/ // 2 children in Scope
/*27435*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*27437*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*27439*/           OPC_EmitMergeInputChains1_0,
/*27440*/           OPC_EmitInteger, MVT::i32, 14, 
/*27443*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27446*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSHpci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 10
                    // Dst: (t2LDRSHpci:i32 (tconstpool:i32):$addr)
/*27455*/         /*Scope*/ 20, /*->27476*/
/*27456*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*27458*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*27460*/           OPC_EmitMergeInputChains1_0,
/*27461*/           OPC_EmitInteger, MVT::i32, 14, 
/*27464*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27467*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 10
                    // Dst: (t2LDRSBpci:i32 (tconstpool:i32):$addr)
/*27476*/         0, /*End of Scope*/
/*27477*/       /*Scope*/ 22, /*->27500*/
/*27478*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*27480*/         OPC_CheckPredicate, 56, // Predicate_zextloadi1
/*27482*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*27484*/         OPC_EmitMergeInputChains1_0,
/*27485*/         OPC_EmitInteger, MVT::i32, 14, 
/*27488*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27491*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*27500*/       /*Scope*/ 67, /*->27568*/
/*27501*/         OPC_CheckPredicate, 30, // Predicate_extload
/*27503*/         OPC_Scope, 20, /*->27525*/ // 3 children in Scope
/*27505*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*27507*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*27509*/           OPC_EmitMergeInputChains1_0,
/*27510*/           OPC_EmitInteger, MVT::i32, 14, 
/*27513*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27516*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 10
                    // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*27525*/         /*Scope*/ 20, /*->27546*/
/*27526*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*27528*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*27530*/           OPC_EmitMergeInputChains1_0,
/*27531*/           OPC_EmitInteger, MVT::i32, 14, 
/*27534*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27537*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 10
                    // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*27546*/         /*Scope*/ 20, /*->27567*/
/*27547*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*27549*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*27551*/           OPC_EmitMergeInputChains1_0,
/*27552*/           OPC_EmitInteger, MVT::i32, 14, 
/*27555*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27558*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 10
                    // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*27567*/         0, /*End of Scope*/
/*27568*/       0, /*End of Scope*/
/*27569*/     /*Scope*/ 80|128,31/*4048*/, /*->31619*/
/*27571*/       OPC_RecordChild1, // #1 = $addr
/*27572*/       OPC_CheckChild1Type, MVT::i32,
/*27574*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*27576*/       OPC_Scope, 10|128,1/*138*/, /*->27717*/ // 47 children in Scope
/*27579*/         OPC_CheckPredicate, 52, // Predicate_load
/*27581*/         OPC_Scope, 52, /*->27635*/ // 4 children in Scope
/*27583*/           OPC_CheckPredicate, 57, // Predicate_alignedload32
/*27585*/           OPC_SwitchType /*2 cases */, 22, MVT::f64,// ->27610
/*27588*/             OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*27590*/             OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*27593*/             OPC_EmitMergeInputChains1_0,
/*27594*/             OPC_EmitInteger, MVT::i32, 14, 
/*27597*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27600*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VLDRD), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:f64 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>> - Complexity = 13
                      // Dst: (VLDRD:f64 addrmode5:i32:$addr)
/*27610*/           /*SwitchType*/ 22, MVT::f32,// ->27634
/*27612*/             OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*27614*/             OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*27617*/             OPC_EmitMergeInputChains1_0,
/*27618*/             OPC_EmitInteger, MVT::i32, 14, 
/*27621*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27624*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:f32 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>> - Complexity = 13
                      // Dst: (VLDRS:f32 addrmode5:i32:$addr)
/*27634*/           0, // EndSwitchType
/*27635*/         /*Scope*/ 26, /*->27662*/
/*27636*/           OPC_CheckPredicate, 58, // Predicate_hword_alignedload
/*27638*/           OPC_CheckType, MVT::f64,
/*27640*/           OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*27642*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*27645*/           OPC_EmitMergeInputChains1_0,
/*27646*/           OPC_EmitInteger, MVT::i32, 14, 
/*27649*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27652*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                    // Dst: (VLD1d16:f64 addrmode6:i32:$addr)
/*27662*/         /*Scope*/ 26, /*->27689*/
/*27663*/           OPC_CheckPredicate, 59, // Predicate_byte_alignedload
/*27665*/           OPC_CheckType, MVT::f64,
/*27667*/           OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*27669*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*27672*/           OPC_EmitMergeInputChains1_0,
/*27673*/           OPC_EmitInteger, MVT::i32, 14, 
/*27676*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27679*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                    // Dst: (VLD1d8:f64 addrmode6:i32:$addr)
/*27689*/         /*Scope*/ 26, /*->27716*/
/*27690*/           OPC_CheckPredicate, 60, // Predicate_non_word_alignedload
/*27692*/           OPC_CheckType, MVT::f64,
/*27694*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*27696*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*27699*/           OPC_EmitMergeInputChains1_0,
/*27700*/           OPC_EmitInteger, MVT::i32, 14, 
/*27703*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27706*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1d64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_non_word_alignedload>> - Complexity = 13
                    // Dst: (VLD1d64:f64 addrmode6:i32:$addr)
/*27716*/         0, /*End of Scope*/
/*27717*/       /*Scope*/ 44, /*->27762*/
/*27718*/         OPC_CheckPredicate, 30, // Predicate_extload
/*27720*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*27722*/         OPC_CheckType, MVT::v8i16,
/*27724*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*27727*/         OPC_EmitMergeInputChains1_0,
/*27728*/         OPC_EmitInteger, MVT::i32, 14, 
/*27731*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27734*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*27744*/         OPC_EmitInteger, MVT::i32, 14, 
/*27747*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27750*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*27759*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 23
                  // Dst: (VMOVLuv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*27762*/       /*Scope*/ 44, /*->27807*/
/*27763*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*27765*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*27767*/         OPC_CheckType, MVT::v8i16,
/*27769*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*27772*/         OPC_EmitMergeInputChains1_0,
/*27773*/         OPC_EmitInteger, MVT::i32, 14, 
/*27776*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27779*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*27789*/         OPC_EmitInteger, MVT::i32, 14, 
/*27792*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27795*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*27804*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 23
                  // Dst: (VMOVLuv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*27807*/       /*Scope*/ 44, /*->27852*/
/*27808*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*27810*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*27812*/         OPC_CheckType, MVT::v8i16,
/*27814*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*27817*/         OPC_EmitMergeInputChains1_0,
/*27818*/         OPC_EmitInteger, MVT::i32, 14, 
/*27821*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27824*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*27834*/         OPC_EmitInteger, MVT::i32, 14, 
/*27837*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27840*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*27849*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 23
                  // Dst: (VMOVLsv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*27852*/       /*Scope*/ 44, /*->27897*/
/*27853*/         OPC_CheckPredicate, 30, // Predicate_extload
/*27855*/         OPC_CheckPredicate, 62, // Predicate_extloadvi16
/*27857*/         OPC_CheckType, MVT::v4i32,
/*27859*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*27862*/         OPC_EmitMergeInputChains1_0,
/*27863*/         OPC_EmitInteger, MVT::i32, 14, 
/*27866*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27869*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*27879*/         OPC_EmitInteger, MVT::i32, 14, 
/*27882*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27885*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*27894*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 23
                  // Dst: (VMOVLuv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*27897*/       /*Scope*/ 44, /*->27942*/
/*27898*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*27900*/         OPC_CheckPredicate, 62, // Predicate_zextloadvi16
/*27902*/         OPC_CheckType, MVT::v4i32,
/*27904*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*27907*/         OPC_EmitMergeInputChains1_0,
/*27908*/         OPC_EmitInteger, MVT::i32, 14, 
/*27911*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27914*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*27924*/         OPC_EmitInteger, MVT::i32, 14, 
/*27927*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27930*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*27939*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 23
                  // Dst: (VMOVLuv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*27942*/       /*Scope*/ 44, /*->27987*/
/*27943*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*27945*/         OPC_CheckPredicate, 62, // Predicate_sextloadvi16
/*27947*/         OPC_CheckType, MVT::v4i32,
/*27949*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*27952*/         OPC_EmitMergeInputChains1_0,
/*27953*/         OPC_EmitInteger, MVT::i32, 14, 
/*27956*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27959*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*27969*/         OPC_EmitInteger, MVT::i32, 14, 
/*27972*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27975*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*27984*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 23
                  // Dst: (VMOVLsv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*27987*/       /*Scope*/ 44, /*->28032*/
/*27988*/         OPC_CheckPredicate, 30, // Predicate_extload
/*27990*/         OPC_CheckPredicate, 63, // Predicate_extloadvi32
/*27992*/         OPC_CheckType, MVT::v2i64,
/*27994*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*27997*/         OPC_EmitMergeInputChains1_0,
/*27998*/         OPC_EmitInteger, MVT::i32, 14, 
/*28001*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28004*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28014*/         OPC_EmitInteger, MVT::i32, 14, 
/*28017*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28020*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28029*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi32>> - Complexity = 23
                  // Dst: (VMOVLuv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*28032*/       /*Scope*/ 44, /*->28077*/
/*28033*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*28035*/         OPC_CheckPredicate, 63, // Predicate_zextloadvi32
/*28037*/         OPC_CheckType, MVT::v2i64,
/*28039*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28042*/         OPC_EmitMergeInputChains1_0,
/*28043*/         OPC_EmitInteger, MVT::i32, 14, 
/*28046*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28049*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28059*/         OPC_EmitInteger, MVT::i32, 14, 
/*28062*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28065*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28074*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi32>> - Complexity = 23
                  // Dst: (VMOVLuv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*28077*/       /*Scope*/ 44, /*->28122*/
/*28078*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*28080*/         OPC_CheckPredicate, 63, // Predicate_sextloadvi32
/*28082*/         OPC_CheckType, MVT::v2i64,
/*28084*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28087*/         OPC_EmitMergeInputChains1_0,
/*28088*/         OPC_EmitInteger, MVT::i32, 14, 
/*28091*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28094*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28104*/         OPC_EmitInteger, MVT::i32, 14, 
/*28107*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28110*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28119*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi32>> - Complexity = 23
                  // Dst: (VMOVLsv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*28122*/       /*Scope*/ 65, /*->28188*/
/*28123*/         OPC_CheckPredicate, 30, // Predicate_extload
/*28125*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*28127*/         OPC_CheckType, MVT::v4i16,
/*28129*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*28131*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28134*/         OPC_EmitMergeInputChains1_0,
/*28135*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28141*/         OPC_EmitInteger, MVT::i32, 0, 
/*28144*/         OPC_EmitInteger, MVT::i32, 14, 
/*28147*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28150*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28162*/         OPC_EmitInteger, MVT::i32, 14, 
/*28165*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28168*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28177*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28180*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v4i16, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*28188*/       /*Scope*/ 65, /*->28254*/
/*28189*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*28191*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*28193*/         OPC_CheckType, MVT::v4i16,
/*28195*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*28197*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28200*/         OPC_EmitMergeInputChains1_0,
/*28201*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28207*/         OPC_EmitInteger, MVT::i32, 0, 
/*28210*/         OPC_EmitInteger, MVT::i32, 14, 
/*28213*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28216*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28228*/         OPC_EmitInteger, MVT::i32, 14, 
/*28231*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28234*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28243*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28246*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v4i16, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*28254*/       /*Scope*/ 65, /*->28320*/
/*28255*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*28257*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*28259*/         OPC_CheckType, MVT::v4i16,
/*28261*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*28263*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28266*/         OPC_EmitMergeInputChains1_0,
/*28267*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28273*/         OPC_EmitInteger, MVT::i32, 0, 
/*28276*/         OPC_EmitInteger, MVT::i32, 14, 
/*28279*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28282*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28294*/         OPC_EmitInteger, MVT::i32, 14, 
/*28297*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28300*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28309*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28312*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v4i16, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLsv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*28320*/       /*Scope*/ 65, /*->28386*/
/*28321*/         OPC_CheckPredicate, 30, // Predicate_extload
/*28323*/         OPC_CheckPredicate, 62, // Predicate_extloadvi16
/*28325*/         OPC_CheckType, MVT::v2i32,
/*28327*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*28329*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28332*/         OPC_EmitMergeInputChains1_0,
/*28333*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28339*/         OPC_EmitInteger, MVT::i32, 0, 
/*28342*/         OPC_EmitInteger, MVT::i32, 14, 
/*28345*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28348*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28360*/         OPC_EmitInteger, MVT::i32, 14, 
/*28363*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28366*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28375*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28378*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*28386*/       /*Scope*/ 65, /*->28452*/
/*28387*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*28389*/         OPC_CheckPredicate, 62, // Predicate_zextloadvi16
/*28391*/         OPC_CheckType, MVT::v2i32,
/*28393*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*28395*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28398*/         OPC_EmitMergeInputChains1_0,
/*28399*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28405*/         OPC_EmitInteger, MVT::i32, 0, 
/*28408*/         OPC_EmitInteger, MVT::i32, 14, 
/*28411*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28414*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28426*/         OPC_EmitInteger, MVT::i32, 14, 
/*28429*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28432*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28441*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28444*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*28452*/       /*Scope*/ 65, /*->28518*/
/*28453*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*28455*/         OPC_CheckPredicate, 62, // Predicate_sextloadvi16
/*28457*/         OPC_CheckType, MVT::v2i32,
/*28459*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*28461*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28464*/         OPC_EmitMergeInputChains1_0,
/*28465*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28471*/         OPC_EmitInteger, MVT::i32, 0, 
/*28474*/         OPC_EmitInteger, MVT::i32, 14, 
/*28477*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28480*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28492*/         OPC_EmitInteger, MVT::i32, 14, 
/*28495*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28498*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28507*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28510*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*28518*/       /*Scope*/ 83, /*->28602*/
/*28519*/         OPC_CheckPredicate, 30, // Predicate_extload
/*28521*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*28523*/         OPC_CheckType, MVT::v4i32,
/*28525*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*28527*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28530*/         OPC_EmitMergeInputChains1_0,
/*28531*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28537*/         OPC_EmitInteger, MVT::i32, 0, 
/*28540*/         OPC_EmitInteger, MVT::i32, 14, 
/*28543*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28546*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28558*/         OPC_EmitInteger, MVT::i32, 14, 
/*28561*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28564*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28573*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28576*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*28584*/         OPC_EmitInteger, MVT::i32, 14, 
/*28587*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28590*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*28599*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*28602*/       /*Scope*/ 83, /*->28686*/
/*28603*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*28605*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*28607*/         OPC_CheckType, MVT::v4i32,
/*28609*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*28611*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28614*/         OPC_EmitMergeInputChains1_0,
/*28615*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28621*/         OPC_EmitInteger, MVT::i32, 0, 
/*28624*/         OPC_EmitInteger, MVT::i32, 14, 
/*28627*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28630*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28642*/         OPC_EmitInteger, MVT::i32, 14, 
/*28645*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28648*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28657*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28660*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*28668*/         OPC_EmitInteger, MVT::i32, 14, 
/*28671*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28674*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*28683*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*28686*/       /*Scope*/ 83, /*->28770*/
/*28687*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*28689*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*28691*/         OPC_CheckType, MVT::v4i32,
/*28693*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*28695*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28698*/         OPC_EmitMergeInputChains1_0,
/*28699*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28705*/         OPC_EmitInteger, MVT::i32, 0, 
/*28708*/         OPC_EmitInteger, MVT::i32, 14, 
/*28711*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28714*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28726*/         OPC_EmitInteger, MVT::i32, 14, 
/*28729*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28732*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28741*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28744*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*28752*/         OPC_EmitInteger, MVT::i32, 14, 
/*28755*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28758*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*28767*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*28770*/       /*Scope*/ 83, /*->28854*/
/*28771*/         OPC_CheckPredicate, 30, // Predicate_extload
/*28773*/         OPC_CheckPredicate, 62, // Predicate_extloadvi16
/*28775*/         OPC_CheckType, MVT::v2i64,
/*28777*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*28779*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28782*/         OPC_EmitMergeInputChains1_0,
/*28783*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28789*/         OPC_EmitInteger, MVT::i32, 0, 
/*28792*/         OPC_EmitInteger, MVT::i32, 14, 
/*28795*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28798*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28810*/         OPC_EmitInteger, MVT::i32, 14, 
/*28813*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28816*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28825*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28828*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*28836*/         OPC_EmitInteger, MVT::i32, 14, 
/*28839*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28842*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*28851*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*28854*/       /*Scope*/ 83, /*->28938*/
/*28855*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*28857*/         OPC_CheckPredicate, 62, // Predicate_zextloadvi16
/*28859*/         OPC_CheckType, MVT::v2i64,
/*28861*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*28863*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28866*/         OPC_EmitMergeInputChains1_0,
/*28867*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28873*/         OPC_EmitInteger, MVT::i32, 0, 
/*28876*/         OPC_EmitInteger, MVT::i32, 14, 
/*28879*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28882*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28894*/         OPC_EmitInteger, MVT::i32, 14, 
/*28897*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28900*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28909*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28912*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*28920*/         OPC_EmitInteger, MVT::i32, 14, 
/*28923*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28926*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*28935*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*28938*/       /*Scope*/ 83, /*->29022*/
/*28939*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*28941*/         OPC_CheckPredicate, 62, // Predicate_sextloadvi16
/*28943*/         OPC_CheckType, MVT::v2i64,
/*28945*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*28947*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28950*/         OPC_EmitMergeInputChains1_0,
/*28951*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28957*/         OPC_EmitInteger, MVT::i32, 0, 
/*28960*/         OPC_EmitInteger, MVT::i32, 14, 
/*28963*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28966*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28978*/         OPC_EmitInteger, MVT::i32, 14, 
/*28981*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28984*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28993*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28996*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*29004*/         OPC_EmitInteger, MVT::i32, 14, 
/*29007*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29010*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*29019*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*29022*/       /*Scope*/ 80, /*->29103*/
/*29023*/         OPC_CheckPredicate, 30, // Predicate_extload
/*29025*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*29027*/         OPC_CheckType, MVT::v4i16,
/*29029*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*29031*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29034*/         OPC_EmitMergeInputChains1_0,
/*29035*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29041*/         OPC_EmitInteger, MVT::i32, 0, 
/*29044*/         OPC_EmitInteger, MVT::i32, 14, 
/*29047*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29050*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29062*/         OPC_EmitInteger, MVT::i32, 14, 
/*29065*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29068*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29077*/         OPC_EmitInteger, MVT::i32, 14, 
/*29080*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29083*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*29092*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29095*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v4i16, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*29103*/       /*Scope*/ 80, /*->29184*/
/*29104*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*29106*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*29108*/         OPC_CheckType, MVT::v4i16,
/*29110*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*29112*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29115*/         OPC_EmitMergeInputChains1_0,
/*29116*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29122*/         OPC_EmitInteger, MVT::i32, 0, 
/*29125*/         OPC_EmitInteger, MVT::i32, 14, 
/*29128*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29131*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29143*/         OPC_EmitInteger, MVT::i32, 14, 
/*29146*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29149*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29158*/         OPC_EmitInteger, MVT::i32, 14, 
/*29161*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29164*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*29173*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29176*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v4i16, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*29184*/       /*Scope*/ 80, /*->29265*/
/*29185*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*29187*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*29189*/         OPC_CheckType, MVT::v4i16,
/*29191*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*29193*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29196*/         OPC_EmitMergeInputChains1_0,
/*29197*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29203*/         OPC_EmitInteger, MVT::i32, 0, 
/*29206*/         OPC_EmitInteger, MVT::i32, 14, 
/*29209*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29212*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29224*/         OPC_EmitInteger, MVT::i32, 14, 
/*29227*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29230*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29239*/         OPC_EmitInteger, MVT::i32, 14, 
/*29242*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29245*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*29254*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29257*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v4i16, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLsv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*29265*/       /*Scope*/ 80, /*->29346*/
/*29266*/         OPC_CheckPredicate, 30, // Predicate_extload
/*29268*/         OPC_CheckPredicate, 62, // Predicate_extloadvi16
/*29270*/         OPC_CheckType, MVT::v2i32,
/*29272*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*29274*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29277*/         OPC_EmitMergeInputChains1_0,
/*29278*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29284*/         OPC_EmitInteger, MVT::i32, 0, 
/*29287*/         OPC_EmitInteger, MVT::i32, 14, 
/*29290*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29293*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29305*/         OPC_EmitInteger, MVT::i32, 14, 
/*29308*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29311*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d16), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29320*/         OPC_EmitInteger, MVT::i32, 14, 
/*29323*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29326*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*29335*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29338*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*29346*/       /*Scope*/ 80, /*->29427*/
/*29347*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*29349*/         OPC_CheckPredicate, 62, // Predicate_zextloadvi16
/*29351*/         OPC_CheckType, MVT::v2i32,
/*29353*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*29355*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29358*/         OPC_EmitMergeInputChains1_0,
/*29359*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29365*/         OPC_EmitInteger, MVT::i32, 0, 
/*29368*/         OPC_EmitInteger, MVT::i32, 14, 
/*29371*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29374*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29386*/         OPC_EmitInteger, MVT::i32, 14, 
/*29389*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29392*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d16), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29401*/         OPC_EmitInteger, MVT::i32, 14, 
/*29404*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29407*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*29416*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29419*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*29427*/       /*Scope*/ 80, /*->29508*/
/*29428*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*29430*/         OPC_CheckPredicate, 62, // Predicate_sextloadvi16
/*29432*/         OPC_CheckType, MVT::v2i32,
/*29434*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*29436*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29439*/         OPC_EmitMergeInputChains1_0,
/*29440*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29446*/         OPC_EmitInteger, MVT::i32, 0, 
/*29449*/         OPC_EmitInteger, MVT::i32, 14, 
/*29452*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29455*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29467*/         OPC_EmitInteger, MVT::i32, 14, 
/*29470*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29473*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d16), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29482*/         OPC_EmitInteger, MVT::i32, 14, 
/*29485*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29488*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*29497*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29500*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*29508*/       /*Scope*/ 91, /*->29600*/
/*29509*/         OPC_CheckPredicate, 30, // Predicate_extload
/*29511*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*29513*/         OPC_CheckType, MVT::v2i32,
/*29515*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*29517*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29520*/         OPC_EmitMergeInputChains1_0,
/*29521*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29527*/         OPC_EmitInteger, MVT::i32, 0, 
/*29530*/         OPC_EmitInteger, MVT::i32, 14, 
/*29533*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29536*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29548*/         OPC_EmitInteger, MVT::i32, 14, 
/*29551*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29554*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29563*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29566*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*29574*/         OPC_EmitInteger, MVT::i32, 14, 
/*29577*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29580*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*29589*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29592*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 16, 17, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*29600*/       /*Scope*/ 91, /*->29692*/
/*29601*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*29603*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*29605*/         OPC_CheckType, MVT::v2i32,
/*29607*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*29609*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29612*/         OPC_EmitMergeInputChains1_0,
/*29613*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29619*/         OPC_EmitInteger, MVT::i32, 0, 
/*29622*/         OPC_EmitInteger, MVT::i32, 14, 
/*29625*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29628*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29640*/         OPC_EmitInteger, MVT::i32, 14, 
/*29643*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29646*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29655*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29658*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*29666*/         OPC_EmitInteger, MVT::i32, 14, 
/*29669*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29672*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*29681*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29684*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 16, 17, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*29692*/       /*Scope*/ 91, /*->29784*/
/*29693*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*29695*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*29697*/         OPC_CheckType, MVT::v2i32,
/*29699*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*29701*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29704*/         OPC_EmitMergeInputChains1_0,
/*29705*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29711*/         OPC_EmitInteger, MVT::i32, 0, 
/*29714*/         OPC_EmitInteger, MVT::i32, 14, 
/*29717*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29720*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29732*/         OPC_EmitInteger, MVT::i32, 14, 
/*29735*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29738*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29747*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29750*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*29758*/         OPC_EmitInteger, MVT::i32, 14, 
/*29761*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29764*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*29773*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29776*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 16, 17, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*29784*/       /*Scope*/ 98, /*->29883*/
/*29785*/         OPC_CheckPredicate, 30, // Predicate_extload
/*29787*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*29789*/         OPC_CheckType, MVT::v4i32,
/*29791*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*29793*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29796*/         OPC_EmitMergeInputChains1_0,
/*29797*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29803*/         OPC_EmitInteger, MVT::i32, 0, 
/*29806*/         OPC_EmitInteger, MVT::i32, 14, 
/*29809*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29812*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29824*/         OPC_EmitInteger, MVT::i32, 14, 
/*29827*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29830*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29839*/         OPC_EmitInteger, MVT::i32, 14, 
/*29842*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29845*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*29854*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29857*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*29865*/         OPC_EmitInteger, MVT::i32, 14, 
/*29868*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29871*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*29880*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*29883*/       /*Scope*/ 98, /*->29982*/
/*29884*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*29886*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*29888*/         OPC_CheckType, MVT::v4i32,
/*29890*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*29892*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29895*/         OPC_EmitMergeInputChains1_0,
/*29896*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29902*/         OPC_EmitInteger, MVT::i32, 0, 
/*29905*/         OPC_EmitInteger, MVT::i32, 14, 
/*29908*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29911*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29923*/         OPC_EmitInteger, MVT::i32, 14, 
/*29926*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29929*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29938*/         OPC_EmitInteger, MVT::i32, 14, 
/*29941*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29944*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*29953*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29956*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*29964*/         OPC_EmitInteger, MVT::i32, 14, 
/*29967*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29970*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*29979*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*29982*/       /*Scope*/ 98, /*->30081*/
/*29983*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*29985*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*29987*/         OPC_CheckType, MVT::v4i32,
/*29989*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*29991*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29994*/         OPC_EmitMergeInputChains1_0,
/*29995*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30001*/         OPC_EmitInteger, MVT::i32, 0, 
/*30004*/         OPC_EmitInteger, MVT::i32, 14, 
/*30007*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30010*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30022*/         OPC_EmitInteger, MVT::i32, 14, 
/*30025*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30028*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30037*/         OPC_EmitInteger, MVT::i32, 14, 
/*30040*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30043*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30052*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30055*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*30063*/         OPC_EmitInteger, MVT::i32, 14, 
/*30066*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30069*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*30078*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*30081*/       /*Scope*/ 98, /*->30180*/
/*30082*/         OPC_CheckPredicate, 30, // Predicate_extload
/*30084*/         OPC_CheckPredicate, 62, // Predicate_extloadvi16
/*30086*/         OPC_CheckType, MVT::v2i64,
/*30088*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*30090*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30093*/         OPC_EmitMergeInputChains1_0,
/*30094*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30100*/         OPC_EmitInteger, MVT::i32, 0, 
/*30103*/         OPC_EmitInteger, MVT::i32, 14, 
/*30106*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30109*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30121*/         OPC_EmitInteger, MVT::i32, 14, 
/*30124*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30127*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d16), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30136*/         OPC_EmitInteger, MVT::i32, 14, 
/*30139*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30142*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30151*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30154*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*30162*/         OPC_EmitInteger, MVT::i32, 14, 
/*30165*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30168*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*30177*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*30180*/       /*Scope*/ 98, /*->30279*/
/*30181*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*30183*/         OPC_CheckPredicate, 62, // Predicate_zextloadvi16
/*30185*/         OPC_CheckType, MVT::v2i64,
/*30187*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*30189*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30192*/         OPC_EmitMergeInputChains1_0,
/*30193*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30199*/         OPC_EmitInteger, MVT::i32, 0, 
/*30202*/         OPC_EmitInteger, MVT::i32, 14, 
/*30205*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30208*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30220*/         OPC_EmitInteger, MVT::i32, 14, 
/*30223*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30226*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d16), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30235*/         OPC_EmitInteger, MVT::i32, 14, 
/*30238*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30241*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30250*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30253*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*30261*/         OPC_EmitInteger, MVT::i32, 14, 
/*30264*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30267*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*30276*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*30279*/       /*Scope*/ 98, /*->30378*/
/*30280*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*30282*/         OPC_CheckPredicate, 62, // Predicate_sextloadvi16
/*30284*/         OPC_CheckType, MVT::v2i64,
/*30286*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*30288*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30291*/         OPC_EmitMergeInputChains1_0,
/*30292*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30298*/         OPC_EmitInteger, MVT::i32, 0, 
/*30301*/         OPC_EmitInteger, MVT::i32, 14, 
/*30304*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30307*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30319*/         OPC_EmitInteger, MVT::i32, 14, 
/*30322*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30325*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d16), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30334*/         OPC_EmitInteger, MVT::i32, 14, 
/*30337*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30340*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30349*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30352*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*30360*/         OPC_EmitInteger, MVT::i32, 14, 
/*30363*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30366*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*30375*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*30378*/       /*Scope*/ 106, /*->30485*/
/*30379*/         OPC_CheckPredicate, 30, // Predicate_extload
/*30381*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*30383*/         OPC_CheckType, MVT::v2i32,
/*30385*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*30387*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30390*/         OPC_EmitMergeInputChains1_0,
/*30391*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30397*/         OPC_EmitInteger, MVT::i32, 0, 
/*30400*/         OPC_EmitInteger, MVT::i32, 14, 
/*30403*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30406*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30418*/         OPC_EmitInteger, MVT::i32, 14, 
/*30421*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30424*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV16d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30433*/         OPC_EmitInteger, MVT::i32, 14, 
/*30436*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30439*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30448*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30451*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*30459*/         OPC_EmitInteger, MVT::i32, 14, 
/*30462*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30465*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*30474*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30477*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 19, 20, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32)
/*30485*/       /*Scope*/ 106, /*->30592*/
/*30486*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*30488*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*30490*/         OPC_CheckType, MVT::v2i32,
/*30492*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*30494*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30497*/         OPC_EmitMergeInputChains1_0,
/*30498*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30504*/         OPC_EmitInteger, MVT::i32, 0, 
/*30507*/         OPC_EmitInteger, MVT::i32, 14, 
/*30510*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30513*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30525*/         OPC_EmitInteger, MVT::i32, 14, 
/*30528*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30531*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV16d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30540*/         OPC_EmitInteger, MVT::i32, 14, 
/*30543*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30546*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30555*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30558*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*30566*/         OPC_EmitInteger, MVT::i32, 14, 
/*30569*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30572*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*30581*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30584*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 19, 20, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32)
/*30592*/       /*Scope*/ 106, /*->30699*/
/*30593*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*30595*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*30597*/         OPC_CheckType, MVT::v2i32,
/*30599*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*30601*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30604*/         OPC_EmitMergeInputChains1_0,
/*30605*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30611*/         OPC_EmitInteger, MVT::i32, 0, 
/*30614*/         OPC_EmitInteger, MVT::i32, 14, 
/*30617*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30620*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30632*/         OPC_EmitInteger, MVT::i32, 14, 
/*30635*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30638*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV16d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30647*/         OPC_EmitInteger, MVT::i32, 14, 
/*30650*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30653*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30662*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30665*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*30673*/         OPC_EmitInteger, MVT::i32, 14, 
/*30676*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30679*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*30688*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30691*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 19, 20, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32)
/*30699*/       /*Scope*/ 109, /*->30809*/
/*30700*/         OPC_CheckPredicate, 30, // Predicate_extload
/*30702*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*30704*/         OPC_CheckType, MVT::v2i64,
/*30706*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*30708*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30711*/         OPC_EmitMergeInputChains1_0,
/*30712*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30718*/         OPC_EmitInteger, MVT::i32, 0, 
/*30721*/         OPC_EmitInteger, MVT::i32, 14, 
/*30724*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30727*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30739*/         OPC_EmitInteger, MVT::i32, 14, 
/*30742*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30745*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30754*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30757*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30765*/         OPC_EmitInteger, MVT::i32, 14, 
/*30768*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30771*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30780*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30783*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*30791*/         OPC_EmitInteger, MVT::i32, 14, 
/*30794*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30797*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*30806*/         OPC_CompleteMatch, 1, 21, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*30809*/       /*Scope*/ 109, /*->30919*/
/*30810*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*30812*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*30814*/         OPC_CheckType, MVT::v2i64,
/*30816*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*30818*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30821*/         OPC_EmitMergeInputChains1_0,
/*30822*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30828*/         OPC_EmitInteger, MVT::i32, 0, 
/*30831*/         OPC_EmitInteger, MVT::i32, 14, 
/*30834*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30837*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30849*/         OPC_EmitInteger, MVT::i32, 14, 
/*30852*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30855*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30864*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30867*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30875*/         OPC_EmitInteger, MVT::i32, 14, 
/*30878*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30881*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30890*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30893*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*30901*/         OPC_EmitInteger, MVT::i32, 14, 
/*30904*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30907*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*30916*/         OPC_CompleteMatch, 1, 21, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*30919*/       /*Scope*/ 109, /*->31029*/
/*30920*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*30922*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*30924*/         OPC_CheckType, MVT::v2i64,
/*30926*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*30928*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30931*/         OPC_EmitMergeInputChains1_0,
/*30932*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30938*/         OPC_EmitInteger, MVT::i32, 0, 
/*30941*/         OPC_EmitInteger, MVT::i32, 14, 
/*30944*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30947*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30959*/         OPC_EmitInteger, MVT::i32, 14, 
/*30962*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30965*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30974*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30977*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30985*/         OPC_EmitInteger, MVT::i32, 14, 
/*30988*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30991*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31000*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31003*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*31011*/         OPC_EmitInteger, MVT::i32, 14, 
/*31014*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31017*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*31026*/         OPC_CompleteMatch, 1, 21, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*31029*/       /*Scope*/ 124, /*->31154*/
/*31030*/         OPC_CheckPredicate, 30, // Predicate_extload
/*31032*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*31034*/         OPC_CheckType, MVT::v2i64,
/*31036*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*31038*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31041*/         OPC_EmitMergeInputChains1_0,
/*31042*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*31048*/         OPC_EmitInteger, MVT::i32, 0, 
/*31051*/         OPC_EmitInteger, MVT::i32, 14, 
/*31054*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31057*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31069*/         OPC_EmitInteger, MVT::i32, 14, 
/*31072*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31075*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV16d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31084*/         OPC_EmitInteger, MVT::i32, 14, 
/*31087*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31090*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31099*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31102*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31110*/         OPC_EmitInteger, MVT::i32, 14, 
/*31113*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31116*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31125*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31128*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 19, 20,  // Results = #21
/*31136*/         OPC_EmitInteger, MVT::i32, 14, 
/*31139*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31142*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 21, 22, 23,  // Results = #24
/*31151*/         OPC_CompleteMatch, 1, 24, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32))
/*31154*/       /*Scope*/ 124, /*->31279*/
/*31155*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*31157*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*31159*/         OPC_CheckType, MVT::v2i64,
/*31161*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*31163*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31166*/         OPC_EmitMergeInputChains1_0,
/*31167*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*31173*/         OPC_EmitInteger, MVT::i32, 0, 
/*31176*/         OPC_EmitInteger, MVT::i32, 14, 
/*31179*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31182*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31194*/         OPC_EmitInteger, MVT::i32, 14, 
/*31197*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31200*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV16d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31209*/         OPC_EmitInteger, MVT::i32, 14, 
/*31212*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31215*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31224*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31227*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31235*/         OPC_EmitInteger, MVT::i32, 14, 
/*31238*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31241*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31250*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31253*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 19, 20,  // Results = #21
/*31261*/         OPC_EmitInteger, MVT::i32, 14, 
/*31264*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31267*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 21, 22, 23,  // Results = #24
/*31276*/         OPC_CompleteMatch, 1, 24, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32))
/*31279*/       /*Scope*/ 124, /*->31404*/
/*31280*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*31282*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*31284*/         OPC_CheckType, MVT::v2i64,
/*31286*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*31288*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31291*/         OPC_EmitMergeInputChains1_0,
/*31292*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*31298*/         OPC_EmitInteger, MVT::i32, 0, 
/*31301*/         OPC_EmitInteger, MVT::i32, 14, 
/*31304*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31307*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31319*/         OPC_EmitInteger, MVT::i32, 14, 
/*31322*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31325*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV16d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31334*/         OPC_EmitInteger, MVT::i32, 14, 
/*31337*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31340*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31349*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31352*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31360*/         OPC_EmitInteger, MVT::i32, 14, 
/*31363*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31366*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31375*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31378*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 19, 20,  // Results = #21
/*31386*/         OPC_EmitInteger, MVT::i32, 14, 
/*31389*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31392*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 21, 22, 23,  // Results = #24
/*31401*/         OPC_CompleteMatch, 1, 24, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32))
/*31404*/       /*Scope*/ 84|128,1/*212*/, /*->31618*/
/*31406*/         OPC_CheckPredicate, 52, // Predicate_load
/*31408*/         OPC_CheckType, MVT::v2f64,
/*31410*/         OPC_Scope, 22, /*->31434*/ // 6 children in Scope
/*31412*/           OPC_CheckPredicate, 64, // Predicate_dword_alignedload
/*31414*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31417*/           OPC_EmitMergeInputChains1_0,
/*31418*/           OPC_EmitInteger, MVT::i32, 14, 
/*31421*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31424*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1q64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_dword_alignedload>> - Complexity = 13
                    // Dst: (VLD1q64:v2f64 addrmode6:i32:$addr)
/*31434*/         /*Scope*/ 24, /*->31459*/
/*31435*/           OPC_CheckPredicate, 65, // Predicate_word_alignedload
/*31437*/           OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*31439*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31442*/           OPC_EmitMergeInputChains1_0,
/*31443*/           OPC_EmitInteger, MVT::i32, 14, 
/*31446*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31449*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1q32), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_word_alignedload>> - Complexity = 13
                    // Dst: (VLD1q32:v2f64 addrmode6:i32:$addr)
/*31459*/         /*Scope*/ 24, /*->31484*/
/*31460*/           OPC_CheckPredicate, 58, // Predicate_hword_alignedload
/*31462*/           OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*31464*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31467*/           OPC_EmitMergeInputChains1_0,
/*31468*/           OPC_EmitInteger, MVT::i32, 14, 
/*31471*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31474*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1q16), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                    // Dst: (VLD1q16:v2f64 addrmode6:i32:$addr)
/*31484*/         /*Scope*/ 68, /*->31553*/
/*31485*/           OPC_CheckPredicate, 59, // Predicate_byte_alignedload
/*31487*/           OPC_Scope, 22, /*->31511*/ // 2 children in Scope
/*31489*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*31491*/             OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31494*/             OPC_EmitMergeInputChains1_0,
/*31495*/             OPC_EmitInteger, MVT::i32, 14, 
/*31498*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31501*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1q8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                      // Dst: (VLD1q8:v2f64 addrmode6:i32:$addr)
/*31511*/           /*Scope*/ 40, /*->31552*/
/*31512*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*31514*/             OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31517*/             OPC_EmitMergeInputChains1_0,
/*31518*/             OPC_EmitInteger, MVT::i32, 14, 
/*31521*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31524*/             OPC_EmitNode1, TARGET_VAL(ARM::VLD1q8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v16i8, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*31534*/             OPC_EmitInteger, MVT::i32, 14, 
/*31537*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31540*/             OPC_EmitNode1, TARGET_VAL(ARM::VREV64q8), 0,
                          MVT::v2f64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*31549*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                      // Dst: (VREV64q8:v2f64 (VLD1q8:v16i8 addrmode6:i32:$addr))
/*31552*/           0, /*End of Scope*/
/*31553*/         /*Scope*/ 42, /*->31596*/
/*31554*/           OPC_CheckPredicate, 58, // Predicate_hword_alignedload
/*31556*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*31558*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31561*/           OPC_EmitMergeInputChains1_0,
/*31562*/           OPC_EmitInteger, MVT::i32, 14, 
/*31565*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31568*/           OPC_EmitNode1, TARGET_VAL(ARM::VLD1q16), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v16i8, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*31578*/           OPC_EmitInteger, MVT::i32, 14, 
/*31581*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31584*/           OPC_EmitNode1, TARGET_VAL(ARM::VREV64q16), 0,
                        MVT::v2f64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*31593*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                    // Dst: (VREV64q16:v2f64 (VLD1q16:v16i8 addrmode6:i32:$addr))
/*31596*/         /*Scope*/ 20, /*->31617*/
/*31597*/           OPC_CheckPredicate, 65, // Predicate_word_alignedload
/*31599*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*31601*/           OPC_EmitMergeInputChains1_0,
/*31602*/           OPC_EmitInteger, MVT::i32, 14, 
/*31605*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31608*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLDMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f64, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:v2f64 GPR:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_word_alignedload>> - Complexity = 4
                    // Dst: (VLDMQIA:v2f64 GPR:i32:$Rn)
/*31617*/         0, /*End of Scope*/
/*31618*/       0, /*End of Scope*/
/*31619*/     0, /*End of Scope*/
/*31620*/   /*SwitchOpcode*/ 8|128,9/*1160*/, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),// ->32784
/*31624*/     OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*31625*/     OPC_Scope, 47|128,2/*303*/, /*->31931*/ // 8 children in Scope
/*31628*/       OPC_CheckChild1Integer, 39|128,5/*679*/, 
/*31631*/       OPC_Scope, 9|128,1/*137*/, /*->31771*/ // 2 children in Scope
/*31634*/         OPC_MoveChild2,
/*31635*/         OPC_Scope, 32, /*->31669*/ // 4 children in Scope
/*31637*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*31640*/           OPC_RecordChild0, // #1 = $Rt
/*31641*/           OPC_MoveParent,
/*31642*/           OPC_RecordChild3, // #2 = $addr
/*31643*/           OPC_CheckChild3Type, MVT::i32,
/*31645*/           OPC_CheckPredicate, 23, // Predicate_strex_1
/*31647*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31649*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31652*/           OPC_EmitMergeInputChains1_0,
/*31653*/           OPC_EmitInteger, MVT::i32, 14, 
/*31656*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31659*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STREXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 679:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 23
                    // Dst: (STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31669*/         /*Scope*/ 33, /*->31703*/
/*31670*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*31674*/           OPC_RecordChild0, // #1 = $Rt
/*31675*/           OPC_MoveParent,
/*31676*/           OPC_RecordChild3, // #2 = $addr
/*31677*/           OPC_CheckChild3Type, MVT::i32,
/*31679*/           OPC_CheckPredicate, 24, // Predicate_strex_2
/*31681*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31683*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31686*/           OPC_EmitMergeInputChains1_0,
/*31687*/           OPC_EmitInteger, MVT::i32, 14, 
/*31690*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31693*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STREXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 679:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 23
                    // Dst: (STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31703*/         /*Scope*/ 32, /*->31736*/
/*31704*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*31707*/           OPC_RecordChild0, // #1 = $Rt
/*31708*/           OPC_MoveParent,
/*31709*/           OPC_RecordChild3, // #2 = $addr
/*31710*/           OPC_CheckChild3Type, MVT::i32,
/*31712*/           OPC_CheckPredicate, 23, // Predicate_strex_1
/*31714*/           OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*31716*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31719*/           OPC_EmitMergeInputChains1_0,
/*31720*/           OPC_EmitInteger, MVT::i32, 14, 
/*31723*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31726*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STREXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 679:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 23
                    // Dst: (t2STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31736*/         /*Scope*/ 33, /*->31770*/
/*31737*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*31741*/           OPC_RecordChild0, // #1 = $Rt
/*31742*/           OPC_MoveParent,
/*31743*/           OPC_RecordChild3, // #2 = $addr
/*31744*/           OPC_CheckChild3Type, MVT::i32,
/*31746*/           OPC_CheckPredicate, 24, // Predicate_strex_2
/*31748*/           OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*31750*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31753*/           OPC_EmitMergeInputChains1_0,
/*31754*/           OPC_EmitInteger, MVT::i32, 14, 
/*31757*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31760*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STREXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 679:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 23
                    // Dst: (t2STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31770*/         0, /*End of Scope*/
/*31771*/       /*Scope*/ 29|128,1/*157*/, /*->31930*/
/*31773*/         OPC_RecordChild2, // #1 = $Rt
/*31774*/         OPC_RecordChild3, // #2 = $addr
/*31775*/         OPC_CheckChild3Type, MVT::i32,
/*31777*/         OPC_Scope, 25, /*->31804*/ // 6 children in Scope
/*31779*/           OPC_CheckPredicate, 66, // Predicate_strex_4
/*31781*/           OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*31783*/           OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectT2AddrModeExclusive:$addr #3 #4
/*31786*/           OPC_EmitMergeInputChains1_0,
/*31787*/           OPC_EmitInteger, MVT::i32, 14, 
/*31790*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31793*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STREX), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (intrinsic_w_chain:i32 679:iPTR, rGPR:i32:$Rt, t2addrmode_imm0_1020s4:i32:$addr)<<P:Predicate_strex_4>> - Complexity = 18
                    // Dst: (t2STREX:i32 rGPR:i32:$Rt, t2addrmode_imm0_1020s4:i32:$addr)
/*31804*/         /*Scope*/ 24, /*->31829*/
/*31805*/           OPC_CheckPredicate, 23, // Predicate_strex_1
/*31807*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31809*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31812*/           OPC_EmitMergeInputChains1_0,
/*31813*/           OPC_EmitInteger, MVT::i32, 14, 
/*31816*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31819*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STREXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 679:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 15
                    // Dst: (STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31829*/         /*Scope*/ 24, /*->31854*/
/*31830*/           OPC_CheckPredicate, 24, // Predicate_strex_2
/*31832*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31834*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31837*/           OPC_EmitMergeInputChains1_0,
/*31838*/           OPC_EmitInteger, MVT::i32, 14, 
/*31841*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31844*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STREXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 679:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 15
                    // Dst: (STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31854*/         /*Scope*/ 24, /*->31879*/
/*31855*/           OPC_CheckPredicate, 66, // Predicate_strex_4
/*31857*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31859*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31862*/           OPC_EmitMergeInputChains1_0,
/*31863*/           OPC_EmitInteger, MVT::i32, 14, 
/*31866*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31869*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STREX), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 679:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_4>> - Complexity = 15
                    // Dst: (STREX:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31879*/         /*Scope*/ 24, /*->31904*/
/*31880*/           OPC_CheckPredicate, 23, // Predicate_strex_1
/*31882*/           OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*31884*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31887*/           OPC_EmitMergeInputChains1_0,
/*31888*/           OPC_EmitInteger, MVT::i32, 14, 
/*31891*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31894*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STREXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 679:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 15
                    // Dst: (t2STREXB:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31904*/         /*Scope*/ 24, /*->31929*/
/*31905*/           OPC_CheckPredicate, 24, // Predicate_strex_2
/*31907*/           OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*31909*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31912*/           OPC_EmitMergeInputChains1_0,
/*31913*/           OPC_EmitInteger, MVT::i32, 14, 
/*31916*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31919*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STREXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 679:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 15
                    // Dst: (t2STREXH:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31929*/         0, /*End of Scope*/
/*31930*/       0, /*End of Scope*/
/*31931*/     /*Scope*/ 46|128,2/*302*/, /*->32235*/
/*31933*/       OPC_CheckChild1Integer, 37|128,5/*677*/, 
/*31936*/       OPC_Scope, 9|128,1/*137*/, /*->32076*/ // 2 children in Scope
/*31939*/         OPC_MoveChild2,
/*31940*/         OPC_Scope, 32, /*->31974*/ // 4 children in Scope
/*31942*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*31945*/           OPC_RecordChild0, // #1 = $Rt
/*31946*/           OPC_MoveParent,
/*31947*/           OPC_RecordChild3, // #2 = $addr
/*31948*/           OPC_CheckChild3Type, MVT::i32,
/*31950*/           OPC_CheckPredicate, 23, // Predicate_stlex_1
/*31952*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31954*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31957*/           OPC_EmitMergeInputChains1_0,
/*31958*/           OPC_EmitInteger, MVT::i32, 14, 
/*31961*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31964*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STLEXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 677:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 23
                    // Dst: (STLEXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31974*/         /*Scope*/ 33, /*->32008*/
/*31975*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*31979*/           OPC_RecordChild0, // #1 = $Rt
/*31980*/           OPC_MoveParent,
/*31981*/           OPC_RecordChild3, // #2 = $addr
/*31982*/           OPC_CheckChild3Type, MVT::i32,
/*31984*/           OPC_CheckPredicate, 24, // Predicate_stlex_2
/*31986*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31988*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31991*/           OPC_EmitMergeInputChains1_0,
/*31992*/           OPC_EmitInteger, MVT::i32, 14, 
/*31995*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31998*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STLEXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 677:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 23
                    // Dst: (STLEXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32008*/         /*Scope*/ 32, /*->32041*/
/*32009*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*32012*/           OPC_RecordChild0, // #1 = $Rt
/*32013*/           OPC_MoveParent,
/*32014*/           OPC_RecordChild3, // #2 = $addr
/*32015*/           OPC_CheckChild3Type, MVT::i32,
/*32017*/           OPC_CheckPredicate, 23, // Predicate_stlex_1
/*32019*/           OPC_CheckPatternPredicate, 13, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*32021*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32024*/           OPC_EmitMergeInputChains1_0,
/*32025*/           OPC_EmitInteger, MVT::i32, 14, 
/*32028*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32031*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STLEXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 677:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 23
                    // Dst: (t2STLEXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32041*/         /*Scope*/ 33, /*->32075*/
/*32042*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*32046*/           OPC_RecordChild0, // #1 = $Rt
/*32047*/           OPC_MoveParent,
/*32048*/           OPC_RecordChild3, // #2 = $addr
/*32049*/           OPC_CheckChild3Type, MVT::i32,
/*32051*/           OPC_CheckPredicate, 24, // Predicate_stlex_2
/*32053*/           OPC_CheckPatternPredicate, 13, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*32055*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32058*/           OPC_EmitMergeInputChains1_0,
/*32059*/           OPC_EmitInteger, MVT::i32, 14, 
/*32062*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32065*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STLEXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 677:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 23
                    // Dst: (t2STLEXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32075*/         0, /*End of Scope*/
/*32076*/       /*Scope*/ 28|128,1/*156*/, /*->32234*/
/*32078*/         OPC_RecordChild2, // #1 = $Rt
/*32079*/         OPC_RecordChild3, // #2 = $addr
/*32080*/         OPC_CheckChild3Type, MVT::i32,
/*32082*/         OPC_Scope, 24, /*->32108*/ // 6 children in Scope
/*32084*/           OPC_CheckPredicate, 23, // Predicate_stlex_1
/*32086*/           OPC_CheckPatternPredicate, 38, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (!Subtarget->isThumb())
/*32088*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32091*/           OPC_EmitMergeInputChains1_0,
/*32092*/           OPC_EmitInteger, MVT::i32, 14, 
/*32095*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32098*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STLEXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 677:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 15
                    // Dst: (STLEXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32108*/         /*Scope*/ 24, /*->32133*/
/*32109*/           OPC_CheckPredicate, 24, // Predicate_stlex_2
/*32111*/           OPC_CheckPatternPredicate, 38, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (!Subtarget->isThumb())
/*32113*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32116*/           OPC_EmitMergeInputChains1_0,
/*32117*/           OPC_EmitInteger, MVT::i32, 14, 
/*32120*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32123*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STLEXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 677:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 15
                    // Dst: (STLEXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32133*/         /*Scope*/ 24, /*->32158*/
/*32134*/           OPC_CheckPredicate, 66, // Predicate_stlex_4
/*32136*/           OPC_CheckPatternPredicate, 38, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (!Subtarget->isThumb())
/*32138*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32141*/           OPC_EmitMergeInputChains1_0,
/*32142*/           OPC_EmitInteger, MVT::i32, 14, 
/*32145*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32148*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STLEX), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 677:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_4>> - Complexity = 15
                    // Dst: (STLEX:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32158*/         /*Scope*/ 24, /*->32183*/
/*32159*/           OPC_CheckPredicate, 23, // Predicate_stlex_1
/*32161*/           OPC_CheckPatternPredicate, 13, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*32163*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32166*/           OPC_EmitMergeInputChains1_0,
/*32167*/           OPC_EmitInteger, MVT::i32, 14, 
/*32170*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32173*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STLEXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 677:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 15
                    // Dst: (t2STLEXB:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32183*/         /*Scope*/ 24, /*->32208*/
/*32184*/           OPC_CheckPredicate, 24, // Predicate_stlex_2
/*32186*/           OPC_CheckPatternPredicate, 13, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*32188*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32191*/           OPC_EmitMergeInputChains1_0,
/*32192*/           OPC_EmitInteger, MVT::i32, 14, 
/*32195*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32198*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STLEXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 677:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 15
                    // Dst: (t2STLEXH:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32208*/         /*Scope*/ 24, /*->32233*/
/*32209*/           OPC_CheckPredicate, 66, // Predicate_stlex_4
/*32211*/           OPC_CheckPatternPredicate, 13, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*32213*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32216*/           OPC_EmitMergeInputChains1_0,
/*32217*/           OPC_EmitInteger, MVT::i32, 14, 
/*32220*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32223*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STLEX), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 677:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_4>> - Complexity = 15
                    // Dst: (t2STLEX:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32233*/         0, /*End of Scope*/
/*32234*/       0, /*End of Scope*/
/*32235*/     /*Scope*/ 101, /*->32337*/
/*32236*/       OPC_CheckChild1Integer, 29|128,4/*541*/, 
/*32239*/       OPC_RecordChild2, // #1 = $cop
/*32240*/       OPC_MoveChild2,
/*32241*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32244*/       OPC_MoveParent,
/*32245*/       OPC_RecordChild3, // #2 = $opc1
/*32246*/       OPC_MoveChild3,
/*32247*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32250*/       OPC_MoveParent,
/*32251*/       OPC_RecordChild4, // #3 = $CRn
/*32252*/       OPC_MoveChild4,
/*32253*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32256*/       OPC_MoveParent,
/*32257*/       OPC_RecordChild5, // #4 = $CRm
/*32258*/       OPC_MoveChild5,
/*32259*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32262*/       OPC_MoveParent,
/*32263*/       OPC_RecordChild6, // #5 = $opc2
/*32264*/       OPC_MoveChild6,
/*32265*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32268*/       OPC_MoveParent,
/*32269*/       OPC_Scope, 32, /*->32303*/ // 2 children in Scope
/*32271*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32273*/         OPC_EmitMergeInputChains1_0,
/*32274*/         OPC_EmitConvertToTarget, 1,
/*32276*/         OPC_EmitConvertToTarget, 2,
/*32278*/         OPC_EmitConvertToTarget, 3,
/*32280*/         OPC_EmitConvertToTarget, 4,
/*32282*/         OPC_EmitConvertToTarget, 5,
/*32284*/         OPC_EmitInteger, MVT::i32, 14, 
/*32287*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32290*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MRC), 0|OPFL_Chain,
                      MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_w_chain:i32 541:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*32303*/       /*Scope*/ 32, /*->32336*/
/*32304*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasV6T2Ops()) && (Subtarget->isThumb2())
/*32306*/         OPC_EmitMergeInputChains1_0,
/*32307*/         OPC_EmitConvertToTarget, 1,
/*32309*/         OPC_EmitConvertToTarget, 2,
/*32311*/         OPC_EmitConvertToTarget, 3,
/*32313*/         OPC_EmitConvertToTarget, 4,
/*32315*/         OPC_EmitConvertToTarget, 5,
/*32317*/         OPC_EmitInteger, MVT::i32, 14, 
/*32320*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32323*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MRC), 0|OPFL_Chain,
                      MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_w_chain:i32 541:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*32336*/       0, /*End of Scope*/
/*32337*/     /*Scope*/ 93, /*->32431*/
/*32338*/       OPC_CheckChild1Integer, 30|128,4/*542*/, 
/*32341*/       OPC_RecordChild2, // #1 = $cop
/*32342*/       OPC_MoveChild2,
/*32343*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32346*/       OPC_MoveParent,
/*32347*/       OPC_RecordChild3, // #2 = $opc1
/*32348*/       OPC_MoveChild3,
/*32349*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32352*/       OPC_MoveParent,
/*32353*/       OPC_RecordChild4, // #3 = $CRn
/*32354*/       OPC_MoveChild4,
/*32355*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32358*/       OPC_MoveParent,
/*32359*/       OPC_RecordChild5, // #4 = $CRm
/*32360*/       OPC_MoveChild5,
/*32361*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32364*/       OPC_MoveParent,
/*32365*/       OPC_RecordChild6, // #5 = $opc2
/*32366*/       OPC_MoveChild6,
/*32367*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32370*/       OPC_MoveParent,
/*32371*/       OPC_Scope, 24, /*->32397*/ // 2 children in Scope
/*32373*/         OPC_CheckPatternPredicate, 40, // (Subtarget->hasV5TOps()) && (!Subtarget->isThumb())
/*32375*/         OPC_EmitMergeInputChains1_0,
/*32376*/         OPC_EmitConvertToTarget, 1,
/*32378*/         OPC_EmitConvertToTarget, 2,
/*32380*/         OPC_EmitConvertToTarget, 3,
/*32382*/         OPC_EmitConvertToTarget, 4,
/*32384*/         OPC_EmitConvertToTarget, 5,
/*32386*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MRC2), 0|OPFL_Chain,
                      MVT::i32, 5/*#Ops*/, 6, 7, 8, 9, 10, 
                  // Src: (intrinsic_w_chain:i32 542:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*32397*/       /*Scope*/ 32, /*->32430*/
/*32398*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasV6T2Ops()) && (Subtarget->isThumb2())
/*32400*/         OPC_EmitMergeInputChains1_0,
/*32401*/         OPC_EmitConvertToTarget, 1,
/*32403*/         OPC_EmitConvertToTarget, 2,
/*32405*/         OPC_EmitConvertToTarget, 3,
/*32407*/         OPC_EmitConvertToTarget, 4,
/*32409*/         OPC_EmitConvertToTarget, 5,
/*32411*/         OPC_EmitInteger, MVT::i32, 14, 
/*32414*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32417*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MRC2), 0|OPFL_Chain,
                      MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_w_chain:i32 542:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*32430*/       0, /*End of Scope*/
/*32431*/     /*Scope*/ 25|128,1/*153*/, /*->32586*/
/*32433*/       OPC_CheckChild1Integer, 23|128,4/*535*/, 
/*32436*/       OPC_RecordChild2, // #1 = $addr
/*32437*/       OPC_CheckChild2Type, MVT::i32,
/*32439*/       OPC_Scope, 24, /*->32465*/ // 6 children in Scope
/*32441*/         OPC_CheckPredicate, 66, // Predicate_ldrex_4
/*32443*/         OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*32445*/         OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectT2AddrModeExclusive:$addr #2 #3
/*32448*/         OPC_EmitMergeInputChains1_0,
/*32449*/         OPC_EmitInteger, MVT::i32, 14, 
/*32452*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32455*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDREX), 0|OPFL_Chain,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 535:iPTR, t2addrmode_imm0_1020s4:i32:$addr)<<P:Predicate_ldrex_4>> - Complexity = 18
                  // Dst: (t2LDREX:i32 t2addrmode_imm0_1020s4:i32:$addr)
/*32465*/       /*Scope*/ 23, /*->32489*/
/*32466*/         OPC_CheckPredicate, 23, // Predicate_ldrex_1
/*32468*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32470*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32473*/         OPC_EmitMergeInputChains1_0,
/*32474*/         OPC_EmitInteger, MVT::i32, 14, 
/*32477*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32480*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDREXB), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 535:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>> - Complexity = 15
                  // Dst: (LDREXB:i32 addr_offset_none:i32:$addr)
/*32489*/       /*Scope*/ 23, /*->32513*/
/*32490*/         OPC_CheckPredicate, 24, // Predicate_ldrex_2
/*32492*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32494*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32497*/         OPC_EmitMergeInputChains1_0,
/*32498*/         OPC_EmitInteger, MVT::i32, 14, 
/*32501*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32504*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDREXH), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 535:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>> - Complexity = 15
                  // Dst: (LDREXH:i32 addr_offset_none:i32:$addr)
/*32513*/       /*Scope*/ 23, /*->32537*/
/*32514*/         OPC_CheckPredicate, 66, // Predicate_ldrex_4
/*32516*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32518*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32521*/         OPC_EmitMergeInputChains1_0,
/*32522*/         OPC_EmitInteger, MVT::i32, 14, 
/*32525*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32528*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDREX), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 535:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_4>> - Complexity = 15
                  // Dst: (LDREX:i32 addr_offset_none:i32:$addr)
/*32537*/       /*Scope*/ 23, /*->32561*/
/*32538*/         OPC_CheckPredicate, 23, // Predicate_ldrex_1
/*32540*/         OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*32542*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32545*/         OPC_EmitMergeInputChains1_0,
/*32546*/         OPC_EmitInteger, MVT::i32, 14, 
/*32549*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32552*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDREXB), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 535:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>> - Complexity = 15
                  // Dst: (t2LDREXB:i32 addr_offset_none:i32:$addr)
/*32561*/       /*Scope*/ 23, /*->32585*/
/*32562*/         OPC_CheckPredicate, 24, // Predicate_ldrex_2
/*32564*/         OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*32566*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32569*/         OPC_EmitMergeInputChains1_0,
/*32570*/         OPC_EmitInteger, MVT::i32, 14, 
/*32573*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32576*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDREXH), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 535:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>> - Complexity = 15
                  // Dst: (t2LDREXH:i32 addr_offset_none:i32:$addr)
/*32585*/       0, /*End of Scope*/
/*32586*/     /*Scope*/ 24|128,1/*152*/, /*->32740*/
/*32588*/       OPC_CheckChild1Integer, 17|128,4/*529*/, 
/*32591*/       OPC_RecordChild2, // #1 = $addr
/*32592*/       OPC_CheckChild2Type, MVT::i32,
/*32594*/       OPC_Scope, 23, /*->32619*/ // 6 children in Scope
/*32596*/         OPC_CheckPredicate, 23, // Predicate_ldaex_1
/*32598*/         OPC_CheckPatternPredicate, 38, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (!Subtarget->isThumb())
/*32600*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32603*/         OPC_EmitMergeInputChains1_0,
/*32604*/         OPC_EmitInteger, MVT::i32, 14, 
/*32607*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32610*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDAEXB), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 529:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_1>> - Complexity = 15
                  // Dst: (LDAEXB:i32 addr_offset_none:i32:$addr)
/*32619*/       /*Scope*/ 23, /*->32643*/
/*32620*/         OPC_CheckPredicate, 24, // Predicate_ldaex_2
/*32622*/         OPC_CheckPatternPredicate, 38, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (!Subtarget->isThumb())
/*32624*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32627*/         OPC_EmitMergeInputChains1_0,
/*32628*/         OPC_EmitInteger, MVT::i32, 14, 
/*32631*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32634*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDAEXH), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 529:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_2>> - Complexity = 15
                  // Dst: (LDAEXH:i32 addr_offset_none:i32:$addr)
/*32643*/       /*Scope*/ 23, /*->32667*/
/*32644*/         OPC_CheckPredicate, 66, // Predicate_ldaex_4
/*32646*/         OPC_CheckPatternPredicate, 38, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (!Subtarget->isThumb())
/*32648*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32651*/         OPC_EmitMergeInputChains1_0,
/*32652*/         OPC_EmitInteger, MVT::i32, 14, 
/*32655*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32658*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDAEX), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 529:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_4>> - Complexity = 15
                  // Dst: (LDAEX:i32 addr_offset_none:i32:$addr)
/*32667*/       /*Scope*/ 23, /*->32691*/
/*32668*/         OPC_CheckPredicate, 23, // Predicate_ldaex_1
/*32670*/         OPC_CheckPatternPredicate, 13, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*32672*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32675*/         OPC_EmitMergeInputChains1_0,
/*32676*/         OPC_EmitInteger, MVT::i32, 14, 
/*32679*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32682*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDAEXB), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 529:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_1>> - Complexity = 15
                  // Dst: (t2LDAEXB:i32 addr_offset_none:i32:$addr)
/*32691*/       /*Scope*/ 23, /*->32715*/
/*32692*/         OPC_CheckPredicate, 24, // Predicate_ldaex_2
/*32694*/         OPC_CheckPatternPredicate, 13, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*32696*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32699*/         OPC_EmitMergeInputChains1_0,
/*32700*/         OPC_EmitInteger, MVT::i32, 14, 
/*32703*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32706*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDAEXH), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 529:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_2>> - Complexity = 15
                  // Dst: (t2LDAEXH:i32 addr_offset_none:i32:$addr)
/*32715*/       /*Scope*/ 23, /*->32739*/
/*32716*/         OPC_CheckPredicate, 66, // Predicate_ldaex_4
/*32718*/         OPC_CheckPatternPredicate, 13, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*32720*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32723*/         OPC_EmitMergeInputChains1_0,
/*32724*/         OPC_EmitInteger, MVT::i32, 14, 
/*32727*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32730*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDAEX), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 529:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_4>> - Complexity = 15
                  // Dst: (t2LDAEX:i32 addr_offset_none:i32:$addr)
/*32739*/       0, /*End of Scope*/
/*32740*/     /*Scope*/ 21, /*->32762*/
/*32741*/       OPC_CheckChild1Integer, 31|128,5/*671*/, 
/*32744*/       OPC_RecordChild2, // #1 = $size
/*32745*/       OPC_MoveChild2,
/*32746*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32749*/       OPC_MoveParent,
/*32750*/       OPC_RecordChild3, // #2 = $Rn
/*32751*/       OPC_EmitMergeInputChains1_0,
/*32752*/       OPC_EmitConvertToTarget, 1,
/*32754*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SPACE), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 3, 2, 
                // Src: (intrinsic_w_chain:i32 671:iPTR, (imm:i32):$size, GPR:i32:$Rn) - Complexity = 11
                // Dst: (SPACE:i32 (imm:i32):$size, GPR:i32:$Rn)
/*32762*/     /*Scope*/ 20, /*->32783*/
/*32763*/       OPC_CheckChild1Integer, 14|128,4/*526*/, 
/*32766*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*32768*/       OPC_EmitMergeInputChains1_0,
/*32769*/       OPC_EmitInteger, MVT::i32, 14, 
/*32772*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32775*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMRS), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_w_chain:i32 526:iPTR) - Complexity = 8
                // Dst: (VMRS:i32)
/*32783*/     0, /*End of Scope*/
/*32784*/   /*SwitchOpcode*/ 106, TARGET_VAL(ARMISD::BR_JT),// ->32893
/*32787*/     OPC_RecordNode, // #0 = 'ARMbrjt' chained node
/*32788*/     OPC_Scope, 68, /*->32858*/ // 2 children in Scope
/*32790*/       OPC_MoveChild1,
/*32791*/       OPC_SwitchOpcode /*2 cases */, 37, TARGET_VAL(ISD::LOAD),// ->32832
/*32795*/         OPC_RecordMemRef,
/*32796*/         OPC_RecordNode, // #1 = 'ld' chained node
/*32797*/         OPC_CheckFoldableChainNode,
/*32798*/         OPC_RecordChild1, // #2 = $target
/*32799*/         OPC_CheckChild1Type, MVT::i32,
/*32801*/         OPC_CheckPredicate, 29, // Predicate_unindexedload
/*32803*/         OPC_CheckPredicate, 52, // Predicate_load
/*32805*/         OPC_CheckType, MVT::i32,
/*32807*/         OPC_MoveParent,
/*32808*/         OPC_RecordChild2, // #3 = $jt
/*32809*/         OPC_MoveChild2,
/*32810*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*32813*/         OPC_MoveParent,
/*32814*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32816*/         OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectAddrMode2:$target #4 #5 #6
/*32819*/         OPC_EmitMergeInputChains, 2, 0, 1, 
/*32823*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::BR_JTm), 0|OPFL_Chain|OPFL_MemRefs,
                      4/*#Ops*/, 4, 5, 6, 3, 
                  // Src: (ARMbrjt (ld:i32 addrmode2:i32:$target)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (tjumptable:i32):$jt) - Complexity = 22
                  // Dst: (BR_JTm addrmode2:i32:$target, (tjumptable:i32):$jt)
/*32832*/       /*SwitchOpcode*/ 22, TARGET_VAL(ISD::ADD),// ->32857
/*32835*/         OPC_RecordChild0, // #1 = $target
/*32836*/         OPC_RecordChild1, // #2 = $idx
/*32837*/         OPC_CheckType, MVT::i32,
/*32839*/         OPC_MoveParent,
/*32840*/         OPC_RecordChild2, // #3 = $jt
/*32841*/         OPC_MoveChild2,
/*32842*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*32845*/         OPC_MoveParent,
/*32846*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32848*/         OPC_EmitMergeInputChains1_0,
/*32849*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::BR_JTadd), 0|OPFL_Chain,
                      3/*#Ops*/, 1, 2, 3, 
                  // Src: (ARMbrjt (add:i32 GPR:i32:$target, GPR:i32:$idx), (tjumptable:i32):$jt) - Complexity = 9
                  // Dst: (BR_JTadd GPR:i32:$target, GPR:i32:$idx, (tjumptable:i32):$jt)
/*32857*/       0, // EndSwitchOpcode
/*32858*/     /*Scope*/ 33, /*->32892*/
/*32859*/       OPC_RecordChild1, // #1 = $target
/*32860*/       OPC_CheckChild1Type, MVT::i32,
/*32862*/       OPC_RecordChild2, // #2 = $jt
/*32863*/       OPC_MoveChild2,
/*32864*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*32867*/       OPC_MoveParent,
/*32868*/       OPC_Scope, 10, /*->32880*/ // 2 children in Scope
/*32870*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32872*/         OPC_EmitMergeInputChains1_0,
/*32873*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::BR_JTr), 0|OPFL_Chain,
                      2/*#Ops*/, 1, 2, 
                  // Src: (ARMbrjt GPR:i32:$target, (tjumptable:i32):$jt) - Complexity = 6
                  // Dst: (BR_JTr GPR:i32:$target, (tjumptable:i32):$jt)
/*32880*/       /*Scope*/ 10, /*->32891*/
/*32881*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*32883*/         OPC_EmitMergeInputChains1_0,
/*32884*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tBR_JTr), 0|OPFL_Chain,
                      2/*#Ops*/, 1, 2, 
                  // Src: (ARMbrjt tGPR:i32:$target, (tjumptable:i32):$jt) - Complexity = 6
                  // Dst: (tBR_JTr tGPR:i32:$target, (tjumptable:i32):$jt)
/*32891*/       0, /*End of Scope*/
/*32892*/     0, /*End of Scope*/
/*32893*/   /*SwitchOpcode*/ 51|128,22/*2867*/, TARGET_VAL(ISD::XOR),// ->35764
/*32897*/     OPC_Scope, 74|128,1/*202*/, /*->33102*/ // 7 children in Scope
/*32900*/       OPC_RecordChild0, // #0 = $shift
/*32901*/       OPC_Scope, 94, /*->32997*/ // 3 children in Scope
/*32903*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*32914*/         OPC_CheckType, MVT::i32,
/*32916*/         OPC_Scope, 26, /*->32944*/ // 3 children in Scope
/*32918*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32920*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #1 #2 #3
/*32923*/           OPC_EmitInteger, MVT::i32, 14, 
/*32926*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32929*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32932*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MVNsr), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 so_reg_reg:i32:$shift, -1:i32) - Complexity = 20
                    // Dst: (MVNsr:i32 so_reg_reg:i32:$shift)
/*32944*/         /*Scope*/ 25, /*->32970*/
/*32945*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*32947*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #1 #2
/*32950*/           OPC_EmitInteger, MVT::i32, 14, 
/*32953*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32956*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32959*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MVNs), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32) - Complexity = 18
                    // Dst: (t2MVNs:i32 t2_so_reg:i32:$ShiftedRm)
/*32970*/         /*Scope*/ 25, /*->32996*/
/*32971*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32973*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #1 #2
/*32976*/           OPC_EmitInteger, MVT::i32, 14, 
/*32979*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32982*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32985*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MVNsi), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (xor:i32 so_reg_imm:i32:$shift, -1:i32) - Complexity = 17
                    // Dst: (MVNsi:i32 so_reg_imm:i32:$shift)
/*32996*/         0, /*End of Scope*/
/*32997*/       /*Scope*/ 59, /*->33057*/
/*32998*/         OPC_RecordChild1, // #1 = $shift
/*32999*/         OPC_CheckType, MVT::i32,
/*33001*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33003*/         OPC_Scope, 25, /*->33030*/ // 2 children in Scope
/*33005*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*33008*/           OPC_EmitInteger, MVT::i32, 14, 
/*33011*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33014*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33017*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::EORrsr), 0,
                        MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                    // Src: (xor:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*33030*/         /*Scope*/ 25, /*->33056*/
/*33031*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*33034*/           OPC_EmitInteger, MVT::i32, 14, 
/*33037*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33040*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33043*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::EORrsr), 0,
                        MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                    // Src: (xor:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*33056*/         0, /*End of Scope*/
/*33057*/       /*Scope*/ 43, /*->33101*/
/*33058*/         OPC_MoveChild0,
/*33059*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33062*/         OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*33064*/         OPC_MoveParent,
/*33065*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*33076*/         OPC_CheckType, MVT::i32,
/*33078*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*33080*/         OPC_EmitConvertToTarget, 0,
/*33082*/         OPC_EmitInteger, MVT::i32, 14, 
/*33085*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33088*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33091*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MVNi), 0,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32) - Complexity = 13
                  // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*33101*/       0, /*End of Scope*/
/*33102*/     /*Scope*/ 44, /*->33147*/
/*33103*/       OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*33114*/       OPC_RecordChild1, // #0 = $imm
/*33115*/       OPC_MoveChild1,
/*33116*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33119*/       OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*33121*/       OPC_MoveParent,
/*33122*/       OPC_CheckType, MVT::i32,
/*33124*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*33126*/       OPC_EmitConvertToTarget, 0,
/*33128*/       OPC_EmitInteger, MVT::i32, 14, 
/*33131*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33134*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33137*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MVNi), 0,
                    MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 13
                // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*33147*/     /*Scope*/ 89|128,2/*345*/, /*->33494*/
/*33149*/       OPC_RecordChild0, // #0 = $Rn
/*33150*/       OPC_Scope, 113, /*->33265*/ // 3 children in Scope
/*33152*/         OPC_RecordChild1, // #1 = $shift
/*33153*/         OPC_CheckType, MVT::i32,
/*33155*/         OPC_Scope, 26, /*->33183*/ // 4 children in Scope
/*33157*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33159*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*33162*/           OPC_EmitInteger, MVT::i32, 14, 
/*33165*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33168*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33171*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::EORrsi), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*33183*/         /*Scope*/ 26, /*->33210*/
/*33184*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*33186*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*33189*/           OPC_EmitInteger, MVT::i32, 14, 
/*33192*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33195*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33198*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2EORrs), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*33210*/         /*Scope*/ 26, /*->33237*/
/*33211*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33213*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*33216*/           OPC_EmitInteger, MVT::i32, 14, 
/*33219*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33222*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33225*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::EORrsi), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*33237*/         /*Scope*/ 26, /*->33264*/
/*33238*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*33240*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*33243*/           OPC_EmitInteger, MVT::i32, 14, 
/*33246*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33249*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33252*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2EORrs), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*33264*/         0, /*End of Scope*/
/*33265*/       /*Scope*/ 81, /*->33347*/
/*33266*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*33277*/         OPC_CheckType, MVT::i32,
/*33279*/         OPC_Scope, 21, /*->33302*/ // 3 children in Scope
/*33281*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*33283*/           OPC_EmitInteger, MVT::i32, 14, 
/*33286*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33289*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33292*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MVNr), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (xor:i32 rGPR:i32:$Rm, -1:i32) - Complexity = 9
                    // Dst: (t2MVNr:i32 rGPR:i32:$Rm)
/*33302*/         /*Scope*/ 21, /*->33324*/
/*33303*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33305*/           OPC_EmitInteger, MVT::i32, 14, 
/*33308*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33311*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33314*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MVNr), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (xor:i32 GPR:i32:$Rm, -1:i32) - Complexity = 8
                    // Dst: (MVNr:i32 GPR:i32:$Rm)
/*33324*/         /*Scope*/ 21, /*->33346*/
/*33325*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33327*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*33330*/           OPC_EmitInteger, MVT::i32, 14, 
/*33333*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33336*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tMVN), 0,
                        MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (xor:i32 tGPR:i32:$Rn, -1:i32) - Complexity = 8
                    // Dst: (tMVN:i32 tGPR:i32:$Rn)
/*33346*/         0, /*End of Scope*/
/*33347*/       /*Scope*/ 16|128,1/*144*/, /*->33493*/
/*33349*/         OPC_RecordChild1, // #1 = $imm
/*33350*/         OPC_Scope, 66, /*->33418*/ // 2 children in Scope
/*33352*/           OPC_MoveChild1,
/*33353*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33356*/           OPC_Scope, 29, /*->33387*/ // 2 children in Scope
/*33358*/             OPC_CheckPredicate, 7, // Predicate_mod_imm
/*33360*/             OPC_MoveParent,
/*33361*/             OPC_CheckType, MVT::i32,
/*33363*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33365*/             OPC_EmitConvertToTarget, 1,
/*33367*/             OPC_EmitInteger, MVT::i32, 14, 
/*33370*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33373*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33376*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::EORri), 0,
                          MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                      // Dst: (EORri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*33387*/           /*Scope*/ 29, /*->33417*/
/*33388*/             OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*33390*/             OPC_MoveParent,
/*33391*/             OPC_CheckType, MVT::i32,
/*33393*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*33395*/             OPC_EmitConvertToTarget, 1,
/*33397*/             OPC_EmitInteger, MVT::i32, 14, 
/*33400*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33403*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33406*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2EORri), 0,
                          MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (xor:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                      // Dst: (t2EORri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*33417*/           0, /*End of Scope*/
/*33418*/         /*Scope*/ 73, /*->33492*/
/*33419*/           OPC_CheckType, MVT::i32,
/*33421*/           OPC_Scope, 22, /*->33445*/ // 3 children in Scope
/*33423*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33425*/             OPC_EmitInteger, MVT::i32, 14, 
/*33428*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33431*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33434*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::EORrr), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                      // Dst: (EORrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*33445*/           /*Scope*/ 22, /*->33468*/
/*33446*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33448*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*33451*/             OPC_EmitInteger, MVT::i32, 14, 
/*33454*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33457*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tEOR), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (xor:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                      // Dst: (tEOR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*33468*/           /*Scope*/ 22, /*->33491*/
/*33469*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*33471*/             OPC_EmitInteger, MVT::i32, 14, 
/*33474*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33477*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33480*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2EORrr), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (xor:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                      // Dst: (t2EORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*33491*/           0, /*End of Scope*/
/*33492*/         0, /*End of Scope*/
/*33493*/       0, /*End of Scope*/
/*33494*/     /*Scope*/ 95|128,15/*2015*/, /*->35511*/
/*33496*/       OPC_MoveChild0,
/*33497*/       OPC_SwitchOpcode /*3 cases */, 121|128,10/*1401*/, TARGET_VAL(ISD::BITCAST),// ->34903
/*33502*/         OPC_MoveChild0,
/*33503*/         OPC_SwitchOpcode /*2 cases */, 20|128,5/*660*/, TARGET_VAL(ARMISD::VSHRs),// ->34168
/*33508*/           OPC_Scope, 63|128,2/*319*/, /*->33830*/ // 2 children in Scope
/*33511*/             OPC_MoveChild0,
/*33512*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*33515*/             OPC_MoveChild0,
/*33516*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33519*/             OPC_RecordChild0, // #0 = $opA
/*33520*/             OPC_MoveParent,
/*33521*/             OPC_MoveChild1,
/*33522*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33525*/             OPC_RecordChild0, // #1 = $opB
/*33526*/             OPC_MoveParent,
/*33527*/             OPC_MoveParent,
/*33528*/             OPC_SwitchType /*2 cases */, 19|128,1/*147*/, MVT::v8i16,// ->33679
/*33532*/               OPC_CheckChild1Integer, 15, 
/*33534*/               OPC_MoveParent,
/*33535*/               OPC_MoveParent,
/*33536*/               OPC_MoveChild1,
/*33537*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33540*/               OPC_MoveChild0,
/*33541*/               OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*33544*/               OPC_MoveChild0,
/*33545*/               OPC_SwitchOpcode /*2 cases */, 63, TARGET_VAL(ISD::SUB),// ->33612
/*33549*/                 OPC_MoveChild0,
/*33550*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33553*/                 OPC_CheckChild0Same, 0,
/*33555*/                 OPC_MoveParent,
/*33556*/                 OPC_MoveChild1,
/*33557*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33560*/                 OPC_CheckChild0Same, 1,
/*33562*/                 OPC_MoveParent,
/*33563*/                 OPC_MoveParent,
/*33564*/                 OPC_MoveChild1,
/*33565*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33568*/                 OPC_MoveChild0,
/*33569*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*33572*/                 OPC_MoveChild0,
/*33573*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33576*/                 OPC_CheckChild0Same, 0,
/*33578*/                 OPC_MoveParent,
/*33579*/                 OPC_MoveChild1,
/*33580*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33583*/                 OPC_CheckChild0Same, 1,
/*33585*/                 OPC_MoveParent,
/*33586*/                 OPC_MoveParent,
/*33587*/                 OPC_CheckChild1Integer, 15, 
/*33589*/                 OPC_MoveParent,
/*33590*/                 OPC_CheckType, MVT::v8i16,
/*33592*/                 OPC_MoveParent,
/*33593*/                 OPC_MoveParent,
/*33594*/                 OPC_CheckType, MVT::v4i32,
/*33596*/                 OPC_EmitInteger, MVT::i32, 14, 
/*33599*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33602*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv8i16), 0,
                              MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32)), (bitconvert:v4i32 (add:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32)))) - Complexity = 55
                          // Dst: (VABDLuv8i16:v4i32 DPR:v8i8:$opA, DPR:v8i8:$opB)
/*33612*/               /*SwitchOpcode*/ 63, TARGET_VAL(ARMISD::VSHRs),// ->33678
/*33615*/                 OPC_MoveChild0,
/*33616*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*33619*/                 OPC_MoveChild0,
/*33620*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33623*/                 OPC_CheckChild0Same, 0,
/*33625*/                 OPC_MoveParent,
/*33626*/                 OPC_MoveChild1,
/*33627*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33630*/                 OPC_CheckChild0Same, 1,
/*33632*/                 OPC_MoveParent,
/*33633*/                 OPC_MoveParent,
/*33634*/                 OPC_CheckChild1Integer, 15, 
/*33636*/                 OPC_MoveParent,
/*33637*/                 OPC_MoveChild1,
/*33638*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*33641*/                 OPC_MoveChild0,
/*33642*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33645*/                 OPC_CheckChild0Same, 0,
/*33647*/                 OPC_MoveParent,
/*33648*/                 OPC_MoveChild1,
/*33649*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33652*/                 OPC_CheckChild0Same, 1,
/*33654*/                 OPC_MoveParent,
/*33655*/                 OPC_MoveParent,
/*33656*/                 OPC_CheckType, MVT::v8i16,
/*33658*/                 OPC_MoveParent,
/*33659*/                 OPC_MoveParent,
/*33660*/                 OPC_CheckType, MVT::v4i32,
/*33662*/                 OPC_EmitInteger, MVT::i32, 14, 
/*33665*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33668*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv8i16), 0,
                              MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32)), (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32), (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB))))) - Complexity = 55
                          // Dst: (VABDLuv8i16:v4i32 DPR:v8i8:$opA, DPR:v8i8:$opB)
/*33678*/               0, // EndSwitchOpcode
/*33679*/             /*SwitchType*/ 19|128,1/*147*/, MVT::v2i64,// ->33829
/*33682*/               OPC_CheckChild1Integer, 63, 
/*33684*/               OPC_MoveParent,
/*33685*/               OPC_MoveParent,
/*33686*/               OPC_MoveChild1,
/*33687*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33690*/               OPC_MoveChild0,
/*33691*/               OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*33694*/               OPC_MoveChild0,
/*33695*/               OPC_SwitchOpcode /*2 cases */, 63, TARGET_VAL(ISD::SUB),// ->33762
/*33699*/                 OPC_MoveChild0,
/*33700*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33703*/                 OPC_CheckChild0Same, 0,
/*33705*/                 OPC_MoveParent,
/*33706*/                 OPC_MoveChild1,
/*33707*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33710*/                 OPC_CheckChild0Same, 1,
/*33712*/                 OPC_MoveParent,
/*33713*/                 OPC_MoveParent,
/*33714*/                 OPC_MoveChild1,
/*33715*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33718*/                 OPC_MoveChild0,
/*33719*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*33722*/                 OPC_MoveChild0,
/*33723*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33726*/                 OPC_CheckChild0Same, 0,
/*33728*/                 OPC_MoveParent,
/*33729*/                 OPC_MoveChild1,
/*33730*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33733*/                 OPC_CheckChild0Same, 1,
/*33735*/                 OPC_MoveParent,
/*33736*/                 OPC_MoveParent,
/*33737*/                 OPC_CheckChild1Integer, 63, 
/*33739*/                 OPC_MoveParent,
/*33740*/                 OPC_CheckType, MVT::v2i64,
/*33742*/                 OPC_MoveParent,
/*33743*/                 OPC_MoveParent,
/*33744*/                 OPC_CheckType, MVT::v4i32,
/*33746*/                 OPC_EmitInteger, MVT::i32, 14, 
/*33749*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33752*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv2i64), 0,
                              MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32)), (bitconvert:v4i32 (add:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32)))) - Complexity = 55
                          // Dst: (VABDLuv2i64:v4i32 DPR:v2i32:$opA, DPR:v2i32:$opB)
/*33762*/               /*SwitchOpcode*/ 63, TARGET_VAL(ARMISD::VSHRs),// ->33828
/*33765*/                 OPC_MoveChild0,
/*33766*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*33769*/                 OPC_MoveChild0,
/*33770*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33773*/                 OPC_CheckChild0Same, 0,
/*33775*/                 OPC_MoveParent,
/*33776*/                 OPC_MoveChild1,
/*33777*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33780*/                 OPC_CheckChild0Same, 1,
/*33782*/                 OPC_MoveParent,
/*33783*/                 OPC_MoveParent,
/*33784*/                 OPC_CheckChild1Integer, 63, 
/*33786*/                 OPC_MoveParent,
/*33787*/                 OPC_MoveChild1,
/*33788*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*33791*/                 OPC_MoveChild0,
/*33792*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33795*/                 OPC_CheckChild0Same, 0,
/*33797*/                 OPC_MoveParent,
/*33798*/                 OPC_MoveChild1,
/*33799*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33802*/                 OPC_CheckChild0Same, 1,
/*33804*/                 OPC_MoveParent,
/*33805*/                 OPC_MoveParent,
/*33806*/                 OPC_CheckType, MVT::v2i64,
/*33808*/                 OPC_MoveParent,
/*33809*/                 OPC_MoveParent,
/*33810*/                 OPC_CheckType, MVT::v4i32,
/*33812*/                 OPC_EmitInteger, MVT::i32, 14, 
/*33815*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33818*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv2i64), 0,
                              MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32)), (bitconvert:v4i32 (add:v2i64 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32), (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB))))) - Complexity = 55
                          // Dst: (VABDLuv2i64:v4i32 DPR:v2i32:$opA, DPR:v2i32:$opB)
/*33828*/               0, // EndSwitchOpcode
/*33829*/             0, // EndSwitchType
/*33830*/           /*Scope*/ 79|128,2/*335*/, /*->34167*/
/*33832*/             OPC_RecordChild0, // #0 = $src
/*33833*/             OPC_Scope, 36|128,1/*164*/, /*->34000*/ // 2 children in Scope
/*33836*/               OPC_CheckChild1Integer, 7, 
/*33838*/               OPC_SwitchType /*2 cases */, 78, MVT::v8i8,// ->33919
/*33841*/                 OPC_MoveParent,
/*33842*/                 OPC_MoveParent,
/*33843*/                 OPC_MoveChild1,
/*33844*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33847*/                 OPC_MoveChild0,
/*33848*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*33851*/                 OPC_Scope, 32, /*->33885*/ // 2 children in Scope
/*33853*/                   OPC_CheckChild0Same, 0,
/*33855*/                   OPC_MoveChild1,
/*33856*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33859*/                   OPC_CheckChild0Same, 0,
/*33861*/                   OPC_CheckChild1Integer, 7, 
/*33863*/                   OPC_MoveParent,
/*33864*/                   OPC_CheckType, MVT::v8i8,
/*33866*/                   OPC_MoveParent,
/*33867*/                   OPC_MoveParent,
/*33868*/                   OPC_CheckType, MVT::v2i32,
/*33870*/                   OPC_EmitInteger, MVT::i32, 14, 
/*33873*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33876*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i8), 0,
                                MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)), (bitconvert:v2i32 (add:v8i8 DPR:v8i8:$src, (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)))) - Complexity = 28
                            // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*33885*/                 /*Scope*/ 32, /*->33918*/
/*33886*/                   OPC_MoveChild0,
/*33887*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33890*/                   OPC_CheckChild0Same, 0,
/*33892*/                   OPC_CheckChild1Integer, 7, 
/*33894*/                   OPC_MoveParent,
/*33895*/                   OPC_CheckChild1Same, 0,
/*33897*/                   OPC_CheckType, MVT::v8i8,
/*33899*/                   OPC_MoveParent,
/*33900*/                   OPC_MoveParent,
/*33901*/                   OPC_CheckType, MVT::v2i32,
/*33903*/                   OPC_EmitInteger, MVT::i32, 14, 
/*33906*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33909*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i8), 0,
                                MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)), (bitconvert:v2i32 (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32), DPR:v8i8:$src))) - Complexity = 28
                            // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*33918*/                 0, /*End of Scope*/
/*33919*/               /*SwitchType*/ 78, MVT::v16i8,// ->33999
/*33921*/                 OPC_MoveParent,
/*33922*/                 OPC_MoveParent,
/*33923*/                 OPC_MoveChild1,
/*33924*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33927*/                 OPC_MoveChild0,
/*33928*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*33931*/                 OPC_Scope, 32, /*->33965*/ // 2 children in Scope
/*33933*/                   OPC_CheckChild0Same, 0,
/*33935*/                   OPC_MoveChild1,
/*33936*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33939*/                   OPC_CheckChild0Same, 0,
/*33941*/                   OPC_CheckChild1Integer, 7, 
/*33943*/                   OPC_MoveParent,
/*33944*/                   OPC_CheckType, MVT::v16i8,
/*33946*/                   OPC_MoveParent,
/*33947*/                   OPC_MoveParent,
/*33948*/                   OPC_CheckType, MVT::v4i32,
/*33950*/                   OPC_EmitInteger, MVT::i32, 14, 
/*33953*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33956*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv16i8), 0,
                                MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)), (bitconvert:v4i32 (add:v16i8 QPR:v16i8:$src, (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)))) - Complexity = 28
                            // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*33965*/                 /*Scope*/ 32, /*->33998*/
/*33966*/                   OPC_MoveChild0,
/*33967*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33970*/                   OPC_CheckChild0Same, 0,
/*33972*/                   OPC_CheckChild1Integer, 7, 
/*33974*/                   OPC_MoveParent,
/*33975*/                   OPC_CheckChild1Same, 0,
/*33977*/                   OPC_CheckType, MVT::v16i8,
/*33979*/                   OPC_MoveParent,
/*33980*/                   OPC_MoveParent,
/*33981*/                   OPC_CheckType, MVT::v4i32,
/*33983*/                   OPC_EmitInteger, MVT::i32, 14, 
/*33986*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33989*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv16i8), 0,
                                MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)), (bitconvert:v4i32 (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32), QPR:v16i8:$src))) - Complexity = 28
                            // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*33998*/                 0, /*End of Scope*/
/*33999*/               0, // EndSwitchType
/*34000*/             /*Scope*/ 36|128,1/*164*/, /*->34166*/
/*34002*/               OPC_CheckChild1Integer, 15, 
/*34004*/               OPC_SwitchType /*2 cases */, 78, MVT::v4i16,// ->34085
/*34007*/                 OPC_MoveParent,
/*34008*/                 OPC_MoveParent,
/*34009*/                 OPC_MoveChild1,
/*34010*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34013*/                 OPC_MoveChild0,
/*34014*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*34017*/                 OPC_Scope, 32, /*->34051*/ // 2 children in Scope
/*34019*/                   OPC_CheckChild0Same, 0,
/*34021*/                   OPC_MoveChild1,
/*34022*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34025*/                   OPC_CheckChild0Same, 0,
/*34027*/                   OPC_CheckChild1Integer, 15, 
/*34029*/                   OPC_MoveParent,
/*34030*/                   OPC_CheckType, MVT::v4i16,
/*34032*/                   OPC_MoveParent,
/*34033*/                   OPC_MoveParent,
/*34034*/                   OPC_CheckType, MVT::v2i32,
/*34036*/                   OPC_EmitInteger, MVT::i32, 14, 
/*34039*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34042*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i16), 0,
                                MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)), (bitconvert:v2i32 (add:v4i16 DPR:v4i16:$src, (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)))) - Complexity = 28
                            // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*34051*/                 /*Scope*/ 32, /*->34084*/
/*34052*/                   OPC_MoveChild0,
/*34053*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34056*/                   OPC_CheckChild0Same, 0,
/*34058*/                   OPC_CheckChild1Integer, 15, 
/*34060*/                   OPC_MoveParent,
/*34061*/                   OPC_CheckChild1Same, 0,
/*34063*/                   OPC_CheckType, MVT::v4i16,
/*34065*/                   OPC_MoveParent,
/*34066*/                   OPC_MoveParent,
/*34067*/                   OPC_CheckType, MVT::v2i32,
/*34069*/                   OPC_EmitInteger, MVT::i32, 14, 
/*34072*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34075*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i16), 0,
                                MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)), (bitconvert:v2i32 (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32), DPR:v4i16:$src))) - Complexity = 28
                            // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*34084*/                 0, /*End of Scope*/
/*34085*/               /*SwitchType*/ 78, MVT::v8i16,// ->34165
/*34087*/                 OPC_MoveParent,
/*34088*/                 OPC_MoveParent,
/*34089*/                 OPC_MoveChild1,
/*34090*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34093*/                 OPC_MoveChild0,
/*34094*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*34097*/                 OPC_Scope, 32, /*->34131*/ // 2 children in Scope
/*34099*/                   OPC_CheckChild0Same, 0,
/*34101*/                   OPC_MoveChild1,
/*34102*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34105*/                   OPC_CheckChild0Same, 0,
/*34107*/                   OPC_CheckChild1Integer, 15, 
/*34109*/                   OPC_MoveParent,
/*34110*/                   OPC_CheckType, MVT::v8i16,
/*34112*/                   OPC_MoveParent,
/*34113*/                   OPC_MoveParent,
/*34114*/                   OPC_CheckType, MVT::v4i32,
/*34116*/                   OPC_EmitInteger, MVT::i32, 14, 
/*34119*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34122*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i16), 0,
                                MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)), (bitconvert:v4i32 (add:v8i16 QPR:v8i16:$src, (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)))) - Complexity = 28
                            // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*34131*/                 /*Scope*/ 32, /*->34164*/
/*34132*/                   OPC_MoveChild0,
/*34133*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34136*/                   OPC_CheckChild0Same, 0,
/*34138*/                   OPC_CheckChild1Integer, 15, 
/*34140*/                   OPC_MoveParent,
/*34141*/                   OPC_CheckChild1Same, 0,
/*34143*/                   OPC_CheckType, MVT::v8i16,
/*34145*/                   OPC_MoveParent,
/*34146*/                   OPC_MoveParent,
/*34147*/                   OPC_CheckType, MVT::v4i32,
/*34149*/                   OPC_EmitInteger, MVT::i32, 14, 
/*34152*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34155*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i16), 0,
                                MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)), (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32), QPR:v8i16:$src))) - Complexity = 28
                            // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*34164*/                 0, /*End of Scope*/
/*34165*/               0, // EndSwitchType
/*34166*/             0, /*End of Scope*/
/*34167*/           0, /*End of Scope*/
/*34168*/         /*SwitchOpcode*/ 90|128,5/*730*/, TARGET_VAL(ISD::ADD),// ->34902
/*34172*/           OPC_Scope, 86|128,2/*342*/, /*->34517*/ // 9 children in Scope
/*34175*/             OPC_MoveChild0,
/*34176*/             OPC_SwitchOpcode /*2 cases */, 28|128,1/*156*/, TARGET_VAL(ISD::SUB),// ->34337
/*34181*/               OPC_MoveChild0,
/*34182*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34185*/               OPC_RecordChild0, // #0 = $opA
/*34186*/               OPC_MoveParent,
/*34187*/               OPC_MoveChild1,
/*34188*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34191*/               OPC_RecordChild0, // #1 = $opB
/*34192*/               OPC_MoveParent,
/*34193*/               OPC_MoveParent,
/*34194*/               OPC_MoveChild1,
/*34195*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34198*/               OPC_MoveChild0,
/*34199*/               OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34202*/               OPC_MoveChild0,
/*34203*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34206*/               OPC_CheckChild0Same, 0,
/*34208*/               OPC_MoveParent,
/*34209*/               OPC_MoveChild1,
/*34210*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34213*/               OPC_CheckChild0Same, 1,
/*34215*/               OPC_MoveParent,
/*34216*/               OPC_MoveParent,
/*34217*/               OPC_Scope, 58, /*->34277*/ // 2 children in Scope
/*34219*/                 OPC_CheckChild1Integer, 15, 
/*34221*/                 OPC_MoveParent,
/*34222*/                 OPC_CheckType, MVT::v8i16,
/*34224*/                 OPC_MoveParent,
/*34225*/                 OPC_MoveParent,
/*34226*/                 OPC_MoveChild1,
/*34227*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34230*/                 OPC_MoveChild0,
/*34231*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34234*/                 OPC_MoveChild0,
/*34235*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34238*/                 OPC_MoveChild0,
/*34239*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34242*/                 OPC_CheckChild0Same, 0,
/*34244*/                 OPC_MoveParent,
/*34245*/                 OPC_MoveChild1,
/*34246*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34249*/                 OPC_CheckChild0Same, 1,
/*34251*/                 OPC_MoveParent,
/*34252*/                 OPC_MoveParent,
/*34253*/                 OPC_CheckChild1Integer, 15, 
/*34255*/                 OPC_CheckType, MVT::v8i16,
/*34257*/                 OPC_MoveParent,
/*34258*/                 OPC_MoveParent,
/*34259*/                 OPC_CheckType, MVT::v4i32,
/*34261*/                 OPC_EmitInteger, MVT::i32, 14, 
/*34264*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34267*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv8i16), 0,
                              MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32))), (bitconvert:v4i32 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32))) - Complexity = 55
                          // Dst: (VABDLuv8i16:v4i32 DPR:v8i8:$opA, DPR:v8i8:$opB)
/*34277*/               /*Scope*/ 58, /*->34336*/
/*34278*/                 OPC_CheckChild1Integer, 63, 
/*34280*/                 OPC_MoveParent,
/*34281*/                 OPC_CheckType, MVT::v2i64,
/*34283*/                 OPC_MoveParent,
/*34284*/                 OPC_MoveParent,
/*34285*/                 OPC_MoveChild1,
/*34286*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34289*/                 OPC_MoveChild0,
/*34290*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34293*/                 OPC_MoveChild0,
/*34294*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34297*/                 OPC_MoveChild0,
/*34298*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34301*/                 OPC_CheckChild0Same, 0,
/*34303*/                 OPC_MoveParent,
/*34304*/                 OPC_MoveChild1,
/*34305*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34308*/                 OPC_CheckChild0Same, 1,
/*34310*/                 OPC_MoveParent,
/*34311*/                 OPC_MoveParent,
/*34312*/                 OPC_CheckChild1Integer, 63, 
/*34314*/                 OPC_CheckType, MVT::v2i64,
/*34316*/                 OPC_MoveParent,
/*34317*/                 OPC_MoveParent,
/*34318*/                 OPC_CheckType, MVT::v4i32,
/*34320*/                 OPC_EmitInteger, MVT::i32, 14, 
/*34323*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34326*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv2i64), 0,
                              MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (add:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32))), (bitconvert:v4i32 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32))) - Complexity = 55
                          // Dst: (VABDLuv2i64:v4i32 DPR:v2i32:$opA, DPR:v2i32:$opB)
/*34336*/               0, /*End of Scope*/
/*34337*/             /*SwitchOpcode*/ 47|128,1/*175*/, TARGET_VAL(ARMISD::VSHRs),// ->34516
/*34341*/               OPC_MoveChild0,
/*34342*/               OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34345*/               OPC_MoveChild0,
/*34346*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34349*/               OPC_RecordChild0, // #0 = $opA
/*34350*/               OPC_MoveParent,
/*34351*/               OPC_MoveChild1,
/*34352*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34355*/               OPC_RecordChild0, // #1 = $opB
/*34356*/               OPC_MoveParent,
/*34357*/               OPC_MoveParent,
/*34358*/               OPC_Scope, 77, /*->34437*/ // 2 children in Scope
/*34360*/                 OPC_CheckChild1Integer, 15, 
/*34362*/                 OPC_MoveParent,
/*34363*/                 OPC_MoveChild1,
/*34364*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34367*/                 OPC_MoveChild0,
/*34368*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34371*/                 OPC_CheckChild0Same, 0,
/*34373*/                 OPC_MoveParent,
/*34374*/                 OPC_MoveChild1,
/*34375*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34378*/                 OPC_CheckChild0Same, 1,
/*34380*/                 OPC_MoveParent,
/*34381*/                 OPC_MoveParent,
/*34382*/                 OPC_CheckType, MVT::v8i16,
/*34384*/                 OPC_MoveParent,
/*34385*/                 OPC_MoveParent,
/*34386*/                 OPC_MoveChild1,
/*34387*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34390*/                 OPC_MoveChild0,
/*34391*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34394*/                 OPC_MoveChild0,
/*34395*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34398*/                 OPC_MoveChild0,
/*34399*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34402*/                 OPC_CheckChild0Same, 0,
/*34404*/                 OPC_MoveParent,
/*34405*/                 OPC_MoveChild1,
/*34406*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34409*/                 OPC_CheckChild0Same, 1,
/*34411*/                 OPC_MoveParent,
/*34412*/                 OPC_MoveParent,
/*34413*/                 OPC_CheckChild1Integer, 15, 
/*34415*/                 OPC_CheckType, MVT::v8i16,
/*34417*/                 OPC_MoveParent,
/*34418*/                 OPC_MoveParent,
/*34419*/                 OPC_CheckType, MVT::v4i32,
/*34421*/                 OPC_EmitInteger, MVT::i32, 14, 
/*34424*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34427*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv8i16), 0,
                              MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32), (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)))), (bitconvert:v4i32 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32))) - Complexity = 55
                          // Dst: (VABDLuv8i16:v4i32 DPR:v8i8:$opA, DPR:v8i8:$opB)
/*34437*/               /*Scope*/ 77, /*->34515*/
/*34438*/                 OPC_CheckChild1Integer, 63, 
/*34440*/                 OPC_MoveParent,
/*34441*/                 OPC_MoveChild1,
/*34442*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34445*/                 OPC_MoveChild0,
/*34446*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34449*/                 OPC_CheckChild0Same, 0,
/*34451*/                 OPC_MoveParent,
/*34452*/                 OPC_MoveChild1,
/*34453*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34456*/                 OPC_CheckChild0Same, 1,
/*34458*/                 OPC_MoveParent,
/*34459*/                 OPC_MoveParent,
/*34460*/                 OPC_CheckType, MVT::v2i64,
/*34462*/                 OPC_MoveParent,
/*34463*/                 OPC_MoveParent,
/*34464*/                 OPC_MoveChild1,
/*34465*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34468*/                 OPC_MoveChild0,
/*34469*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34472*/                 OPC_MoveChild0,
/*34473*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34476*/                 OPC_MoveChild0,
/*34477*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34480*/                 OPC_CheckChild0Same, 0,
/*34482*/                 OPC_MoveParent,
/*34483*/                 OPC_MoveChild1,
/*34484*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34487*/                 OPC_CheckChild0Same, 1,
/*34489*/                 OPC_MoveParent,
/*34490*/                 OPC_MoveParent,
/*34491*/                 OPC_CheckChild1Integer, 63, 
/*34493*/                 OPC_CheckType, MVT::v2i64,
/*34495*/                 OPC_MoveParent,
/*34496*/                 OPC_MoveParent,
/*34497*/                 OPC_CheckType, MVT::v4i32,
/*34499*/                 OPC_EmitInteger, MVT::i32, 14, 
/*34502*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34505*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv2i64), 0,
                              MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (add:v2i64 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32), (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)))), (bitconvert:v4i32 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32))) - Complexity = 55
                          // Dst: (VABDLuv2i64:v4i32 DPR:v2i32:$opA, DPR:v2i32:$opB)
/*34515*/               0, /*End of Scope*/
/*34516*/             0, // EndSwitchOpcode
/*34517*/           /*Scope*/ 47, /*->34565*/
/*34518*/             OPC_RecordChild0, // #0 = $src
/*34519*/             OPC_MoveChild1,
/*34520*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34523*/             OPC_CheckChild0Same, 0,
/*34525*/             OPC_CheckChild1Integer, 7, 
/*34527*/             OPC_MoveParent,
/*34528*/             OPC_CheckType, MVT::v8i8,
/*34530*/             OPC_MoveParent,
/*34531*/             OPC_MoveParent,
/*34532*/             OPC_MoveChild1,
/*34533*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34536*/             OPC_MoveChild0,
/*34537*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34540*/             OPC_CheckChild0Same, 0,
/*34542*/             OPC_CheckChild1Integer, 7, 
/*34544*/             OPC_CheckType, MVT::v8i8,
/*34546*/             OPC_MoveParent,
/*34547*/             OPC_MoveParent,
/*34548*/             OPC_CheckType, MVT::v2i32,
/*34550*/             OPC_EmitInteger, MVT::i32, 14, 
/*34553*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34556*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i8), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v8i8 DPR:v8i8:$src, (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))), (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*34565*/           /*Scope*/ 47, /*->34613*/
/*34566*/             OPC_MoveChild0,
/*34567*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34570*/             OPC_RecordChild0, // #0 = $src
/*34571*/             OPC_CheckChild1Integer, 7, 
/*34573*/             OPC_MoveParent,
/*34574*/             OPC_CheckChild1Same, 0,
/*34576*/             OPC_CheckType, MVT::v8i8,
/*34578*/             OPC_MoveParent,
/*34579*/             OPC_MoveParent,
/*34580*/             OPC_MoveChild1,
/*34581*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34584*/             OPC_MoveChild0,
/*34585*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34588*/             OPC_CheckChild0Same, 0,
/*34590*/             OPC_CheckChild1Integer, 7, 
/*34592*/             OPC_CheckType, MVT::v8i8,
/*34594*/             OPC_MoveParent,
/*34595*/             OPC_MoveParent,
/*34596*/             OPC_CheckType, MVT::v2i32,
/*34598*/             OPC_EmitInteger, MVT::i32, 14, 
/*34601*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34604*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i8), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32), DPR:v8i8:$src)), (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*34613*/           /*Scope*/ 47, /*->34661*/
/*34614*/             OPC_RecordChild0, // #0 = $src
/*34615*/             OPC_MoveChild1,
/*34616*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34619*/             OPC_CheckChild0Same, 0,
/*34621*/             OPC_CheckChild1Integer, 15, 
/*34623*/             OPC_MoveParent,
/*34624*/             OPC_CheckType, MVT::v4i16,
/*34626*/             OPC_MoveParent,
/*34627*/             OPC_MoveParent,
/*34628*/             OPC_MoveChild1,
/*34629*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34632*/             OPC_MoveChild0,
/*34633*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34636*/             OPC_CheckChild0Same, 0,
/*34638*/             OPC_CheckChild1Integer, 15, 
/*34640*/             OPC_CheckType, MVT::v4i16,
/*34642*/             OPC_MoveParent,
/*34643*/             OPC_MoveParent,
/*34644*/             OPC_CheckType, MVT::v2i32,
/*34646*/             OPC_EmitInteger, MVT::i32, 14, 
/*34649*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34652*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i16), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v4i16 DPR:v4i16:$src, (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))), (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*34661*/           /*Scope*/ 47, /*->34709*/
/*34662*/             OPC_MoveChild0,
/*34663*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34666*/             OPC_RecordChild0, // #0 = $src
/*34667*/             OPC_CheckChild1Integer, 15, 
/*34669*/             OPC_MoveParent,
/*34670*/             OPC_CheckChild1Same, 0,
/*34672*/             OPC_CheckType, MVT::v4i16,
/*34674*/             OPC_MoveParent,
/*34675*/             OPC_MoveParent,
/*34676*/             OPC_MoveChild1,
/*34677*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34680*/             OPC_MoveChild0,
/*34681*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34684*/             OPC_CheckChild0Same, 0,
/*34686*/             OPC_CheckChild1Integer, 15, 
/*34688*/             OPC_CheckType, MVT::v4i16,
/*34690*/             OPC_MoveParent,
/*34691*/             OPC_MoveParent,
/*34692*/             OPC_CheckType, MVT::v2i32,
/*34694*/             OPC_EmitInteger, MVT::i32, 14, 
/*34697*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34700*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i16), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32), DPR:v4i16:$src)), (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*34709*/           /*Scope*/ 47, /*->34757*/
/*34710*/             OPC_RecordChild0, // #0 = $src
/*34711*/             OPC_MoveChild1,
/*34712*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34715*/             OPC_CheckChild0Same, 0,
/*34717*/             OPC_CheckChild1Integer, 7, 
/*34719*/             OPC_MoveParent,
/*34720*/             OPC_CheckType, MVT::v16i8,
/*34722*/             OPC_MoveParent,
/*34723*/             OPC_MoveParent,
/*34724*/             OPC_MoveChild1,
/*34725*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34728*/             OPC_MoveChild0,
/*34729*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34732*/             OPC_CheckChild0Same, 0,
/*34734*/             OPC_CheckChild1Integer, 7, 
/*34736*/             OPC_CheckType, MVT::v16i8,
/*34738*/             OPC_MoveParent,
/*34739*/             OPC_MoveParent,
/*34740*/             OPC_CheckType, MVT::v4i32,
/*34742*/             OPC_EmitInteger, MVT::i32, 14, 
/*34745*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34748*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv16i8), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v16i8 QPR:v16i8:$src, (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))), (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*34757*/           /*Scope*/ 47, /*->34805*/
/*34758*/             OPC_MoveChild0,
/*34759*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34762*/             OPC_RecordChild0, // #0 = $src
/*34763*/             OPC_CheckChild1Integer, 7, 
/*34765*/             OPC_MoveParent,
/*34766*/             OPC_CheckChild1Same, 0,
/*34768*/             OPC_CheckType, MVT::v16i8,
/*34770*/             OPC_MoveParent,
/*34771*/             OPC_MoveParent,
/*34772*/             OPC_MoveChild1,
/*34773*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34776*/             OPC_MoveChild0,
/*34777*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34780*/             OPC_CheckChild0Same, 0,
/*34782*/             OPC_CheckChild1Integer, 7, 
/*34784*/             OPC_CheckType, MVT::v16i8,
/*34786*/             OPC_MoveParent,
/*34787*/             OPC_MoveParent,
/*34788*/             OPC_CheckType, MVT::v4i32,
/*34790*/             OPC_EmitInteger, MVT::i32, 14, 
/*34793*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34796*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv16i8), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32), QPR:v16i8:$src)), (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*34805*/           /*Scope*/ 47, /*->34853*/
/*34806*/             OPC_RecordChild0, // #0 = $src
/*34807*/             OPC_MoveChild1,
/*34808*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34811*/             OPC_CheckChild0Same, 0,
/*34813*/             OPC_CheckChild1Integer, 15, 
/*34815*/             OPC_MoveParent,
/*34816*/             OPC_CheckType, MVT::v8i16,
/*34818*/             OPC_MoveParent,
/*34819*/             OPC_MoveParent,
/*34820*/             OPC_MoveChild1,
/*34821*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34824*/             OPC_MoveChild0,
/*34825*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34828*/             OPC_CheckChild0Same, 0,
/*34830*/             OPC_CheckChild1Integer, 15, 
/*34832*/             OPC_CheckType, MVT::v8i16,
/*34834*/             OPC_MoveParent,
/*34835*/             OPC_MoveParent,
/*34836*/             OPC_CheckType, MVT::v4i32,
/*34838*/             OPC_EmitInteger, MVT::i32, 14, 
/*34841*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34844*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i16), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 QPR:v8i16:$src, (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))), (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*34853*/           /*Scope*/ 47, /*->34901*/
/*34854*/             OPC_MoveChild0,
/*34855*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34858*/             OPC_RecordChild0, // #0 = $src
/*34859*/             OPC_CheckChild1Integer, 15, 
/*34861*/             OPC_MoveParent,
/*34862*/             OPC_CheckChild1Same, 0,
/*34864*/             OPC_CheckType, MVT::v8i16,
/*34866*/             OPC_MoveParent,
/*34867*/             OPC_MoveParent,
/*34868*/             OPC_MoveChild1,
/*34869*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34872*/             OPC_MoveChild0,
/*34873*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34876*/             OPC_CheckChild0Same, 0,
/*34878*/             OPC_CheckChild1Integer, 15, 
/*34880*/             OPC_CheckType, MVT::v8i16,
/*34882*/             OPC_MoveParent,
/*34883*/             OPC_MoveParent,
/*34884*/             OPC_CheckType, MVT::v4i32,
/*34886*/             OPC_EmitInteger, MVT::i32, 14, 
/*34889*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34892*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i16), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32), QPR:v8i16:$src)), (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*34901*/           0, /*End of Scope*/
/*34902*/         0, // EndSwitchOpcode
/*34903*/       /*SwitchOpcode*/ 10|128,2/*266*/, TARGET_VAL(ARMISD::VSHRs),// ->35173
/*34907*/         OPC_Scope, 25|128,1/*153*/, /*->35063*/ // 2 children in Scope
/*34910*/           OPC_MoveChild0,
/*34911*/           OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34914*/           OPC_MoveChild0,
/*34915*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34918*/           OPC_RecordChild0, // #0 = $opA
/*34919*/           OPC_MoveParent,
/*34920*/           OPC_MoveChild1,
/*34921*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34924*/           OPC_RecordChild0, // #1 = $opB
/*34925*/           OPC_MoveParent,
/*34926*/           OPC_MoveParent,
/*34927*/           OPC_CheckChild1Integer, 31, 
/*34929*/           OPC_MoveParent,
/*34930*/           OPC_MoveChild1,
/*34931*/           OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*34934*/           OPC_MoveChild0,
/*34935*/           OPC_SwitchOpcode /*2 cases */, 60, TARGET_VAL(ISD::SUB),// ->34999
/*34939*/             OPC_MoveChild0,
/*34940*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34943*/             OPC_CheckChild0Same, 0,
/*34945*/             OPC_MoveParent,
/*34946*/             OPC_MoveChild1,
/*34947*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34950*/             OPC_CheckChild0Same, 1,
/*34952*/             OPC_MoveParent,
/*34953*/             OPC_MoveParent,
/*34954*/             OPC_MoveChild1,
/*34955*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34958*/             OPC_MoveChild0,
/*34959*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34962*/             OPC_MoveChild0,
/*34963*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34966*/             OPC_CheckChild0Same, 0,
/*34968*/             OPC_MoveParent,
/*34969*/             OPC_MoveChild1,
/*34970*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34973*/             OPC_CheckChild0Same, 1,
/*34975*/             OPC_MoveParent,
/*34976*/             OPC_MoveParent,
/*34977*/             OPC_CheckChild1Integer, 31, 
/*34979*/             OPC_MoveParent,
/*34980*/             OPC_MoveParent,
/*34981*/             OPC_CheckType, MVT::v4i32,
/*34983*/             OPC_EmitInteger, MVT::i32, 14, 
/*34986*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34989*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (xor:v4i32 (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32), (add:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32))) - Complexity = 49
                      // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$opA, DPR:v4i16:$opB)
/*34999*/           /*SwitchOpcode*/ 60, TARGET_VAL(ARMISD::VSHRs),// ->35062
/*35002*/             OPC_MoveChild0,
/*35003*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35006*/             OPC_MoveChild0,
/*35007*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35010*/             OPC_CheckChild0Same, 0,
/*35012*/             OPC_MoveParent,
/*35013*/             OPC_MoveChild1,
/*35014*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35017*/             OPC_CheckChild0Same, 1,
/*35019*/             OPC_MoveParent,
/*35020*/             OPC_MoveParent,
/*35021*/             OPC_CheckChild1Integer, 31, 
/*35023*/             OPC_MoveParent,
/*35024*/             OPC_MoveChild1,
/*35025*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35028*/             OPC_MoveChild0,
/*35029*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35032*/             OPC_CheckChild0Same, 0,
/*35034*/             OPC_MoveParent,
/*35035*/             OPC_MoveChild1,
/*35036*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35039*/             OPC_CheckChild0Same, 1,
/*35041*/             OPC_MoveParent,
/*35042*/             OPC_MoveParent,
/*35043*/             OPC_MoveParent,
/*35044*/             OPC_CheckType, MVT::v4i32,
/*35046*/             OPC_EmitInteger, MVT::i32, 14, 
/*35049*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35052*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (xor:v4i32 (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32), (add:v4i32 (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32), (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)))) - Complexity = 49
                      // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$opA, DPR:v4i16:$opB)
/*35062*/           0, // EndSwitchOpcode
/*35063*/         /*Scope*/ 108, /*->35172*/
/*35064*/           OPC_RecordChild0, // #0 = $src
/*35065*/           OPC_CheckChild1Integer, 31, 
/*35067*/           OPC_MoveParent,
/*35068*/           OPC_MoveChild1,
/*35069*/           OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*35072*/           OPC_Scope, 48, /*->35122*/ // 2 children in Scope
/*35074*/             OPC_CheckChild0Same, 0,
/*35076*/             OPC_MoveChild1,
/*35077*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35080*/             OPC_CheckChild0Same, 0,
/*35082*/             OPC_CheckChild1Integer, 31, 
/*35084*/             OPC_MoveParent,
/*35085*/             OPC_MoveParent,
/*35086*/             OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->35104
/*35089*/               OPC_EmitInteger, MVT::i32, 14, 
/*35092*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35095*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv2i32), 0,
                            MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), (add:v2i32 DPR:v2i32:$src, (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32))) - Complexity = 22
                        // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*35104*/             /*SwitchType*/ 15, MVT::v4i32,// ->35121
/*35106*/               OPC_EmitInteger, MVT::i32, 14, 
/*35109*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35112*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i32), 0,
                            MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), (add:v4i32 QPR:v4i32:$src, (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32))) - Complexity = 22
                        // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*35121*/             0, // EndSwitchType
/*35122*/           /*Scope*/ 48, /*->35171*/
/*35123*/             OPC_MoveChild0,
/*35124*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35127*/             OPC_CheckChild0Same, 0,
/*35129*/             OPC_CheckChild1Integer, 31, 
/*35131*/             OPC_MoveParent,
/*35132*/             OPC_CheckChild1Same, 0,
/*35134*/             OPC_MoveParent,
/*35135*/             OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->35153
/*35138*/               OPC_EmitInteger, MVT::i32, 14, 
/*35141*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35144*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv2i32), 0,
                            MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), DPR:v2i32:$src)) - Complexity = 22
                        // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*35153*/             /*SwitchType*/ 15, MVT::v4i32,// ->35170
/*35155*/               OPC_EmitInteger, MVT::i32, 14, 
/*35158*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35161*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i32), 0,
                            MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), QPR:v4i32:$src)) - Complexity = 22
                        // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*35170*/             0, // EndSwitchType
/*35171*/           0, /*End of Scope*/
/*35172*/         0, /*End of Scope*/
/*35173*/       /*SwitchOpcode*/ 77|128,2/*333*/, TARGET_VAL(ISD::ADD),// ->35510
/*35177*/         OPC_Scope, 49|128,1/*177*/, /*->35357*/ // 5 children in Scope
/*35180*/           OPC_MoveChild0,
/*35181*/           OPC_SwitchOpcode /*2 cases */, 84, TARGET_VAL(ISD::SUB),// ->35269
/*35185*/             OPC_MoveChild0,
/*35186*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35189*/             OPC_RecordChild0, // #0 = $opA
/*35190*/             OPC_MoveParent,
/*35191*/             OPC_MoveChild1,
/*35192*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35195*/             OPC_RecordChild0, // #1 = $opB
/*35196*/             OPC_MoveParent,
/*35197*/             OPC_MoveParent,
/*35198*/             OPC_MoveChild1,
/*35199*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35202*/             OPC_MoveChild0,
/*35203*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35206*/             OPC_MoveChild0,
/*35207*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35210*/             OPC_CheckChild0Same, 0,
/*35212*/             OPC_MoveParent,
/*35213*/             OPC_MoveChild1,
/*35214*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35217*/             OPC_CheckChild0Same, 1,
/*35219*/             OPC_MoveParent,
/*35220*/             OPC_MoveParent,
/*35221*/             OPC_CheckChild1Integer, 31, 
/*35223*/             OPC_MoveParent,
/*35224*/             OPC_MoveParent,
/*35225*/             OPC_MoveChild1,
/*35226*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35229*/             OPC_MoveChild0,
/*35230*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35233*/             OPC_MoveChild0,
/*35234*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35237*/             OPC_CheckChild0Same, 0,
/*35239*/             OPC_MoveParent,
/*35240*/             OPC_MoveChild1,
/*35241*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35244*/             OPC_CheckChild0Same, 1,
/*35246*/             OPC_MoveParent,
/*35247*/             OPC_MoveParent,
/*35248*/             OPC_CheckChild1Integer, 31, 
/*35250*/             OPC_MoveParent,
/*35251*/             OPC_CheckType, MVT::v4i32,
/*35253*/             OPC_EmitInteger, MVT::i32, 14, 
/*35256*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35259*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (xor:v4i32 (add:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32)), (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32)) - Complexity = 49
                      // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$opA, DPR:v4i16:$opB)
/*35269*/           /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VSHRs),// ->35356
/*35272*/             OPC_MoveChild0,
/*35273*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35276*/             OPC_MoveChild0,
/*35277*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35280*/             OPC_RecordChild0, // #0 = $opA
/*35281*/             OPC_MoveParent,
/*35282*/             OPC_MoveChild1,
/*35283*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35286*/             OPC_RecordChild0, // #1 = $opB
/*35287*/             OPC_MoveParent,
/*35288*/             OPC_MoveParent,
/*35289*/             OPC_CheckChild1Integer, 31, 
/*35291*/             OPC_MoveParent,
/*35292*/             OPC_MoveChild1,
/*35293*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35296*/             OPC_MoveChild0,
/*35297*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35300*/             OPC_CheckChild0Same, 0,
/*35302*/             OPC_MoveParent,
/*35303*/             OPC_MoveChild1,
/*35304*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35307*/             OPC_CheckChild0Same, 1,
/*35309*/             OPC_MoveParent,
/*35310*/             OPC_MoveParent,
/*35311*/             OPC_MoveParent,
/*35312*/             OPC_MoveChild1,
/*35313*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35316*/             OPC_MoveChild0,
/*35317*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35320*/             OPC_MoveChild0,
/*35321*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35324*/             OPC_CheckChild0Same, 0,
/*35326*/             OPC_MoveParent,
/*35327*/             OPC_MoveChild1,
/*35328*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35331*/             OPC_CheckChild0Same, 1,
/*35333*/             OPC_MoveParent,
/*35334*/             OPC_MoveParent,
/*35335*/             OPC_CheckChild1Integer, 31, 
/*35337*/             OPC_MoveParent,
/*35338*/             OPC_CheckType, MVT::v4i32,
/*35340*/             OPC_EmitInteger, MVT::i32, 14, 
/*35343*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35346*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (xor:v4i32 (add:v4i32 (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32), (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB))), (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32)) - Complexity = 49
                      // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$opA, DPR:v4i16:$opB)
/*35356*/           0, // EndSwitchOpcode
/*35357*/         /*Scope*/ 37, /*->35395*/
/*35358*/           OPC_RecordChild0, // #0 = $src
/*35359*/           OPC_MoveChild1,
/*35360*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35363*/           OPC_CheckChild0Same, 0,
/*35365*/           OPC_CheckChild1Integer, 31, 
/*35367*/           OPC_MoveParent,
/*35368*/           OPC_MoveParent,
/*35369*/           OPC_MoveChild1,
/*35370*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35373*/           OPC_CheckChild0Same, 0,
/*35375*/           OPC_CheckChild1Integer, 31, 
/*35377*/           OPC_MoveParent,
/*35378*/           OPC_CheckType, MVT::v2i32,
/*35380*/           OPC_EmitInteger, MVT::i32, 14, 
/*35383*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35386*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv2i32), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (add:v2i32 DPR:v2i32:$src, (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)), (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*35395*/         /*Scope*/ 37, /*->35433*/
/*35396*/           OPC_MoveChild0,
/*35397*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35400*/           OPC_RecordChild0, // #0 = $src
/*35401*/           OPC_CheckChild1Integer, 31, 
/*35403*/           OPC_MoveParent,
/*35404*/           OPC_CheckChild1Same, 0,
/*35406*/           OPC_MoveParent,
/*35407*/           OPC_MoveChild1,
/*35408*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35411*/           OPC_CheckChild0Same, 0,
/*35413*/           OPC_CheckChild1Integer, 31, 
/*35415*/           OPC_MoveParent,
/*35416*/           OPC_CheckType, MVT::v2i32,
/*35418*/           OPC_EmitInteger, MVT::i32, 14, 
/*35421*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35424*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv2i32), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), DPR:v2i32:$src), (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*35433*/         /*Scope*/ 37, /*->35471*/
/*35434*/           OPC_RecordChild0, // #0 = $src
/*35435*/           OPC_MoveChild1,
/*35436*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35439*/           OPC_CheckChild0Same, 0,
/*35441*/           OPC_CheckChild1Integer, 31, 
/*35443*/           OPC_MoveParent,
/*35444*/           OPC_MoveParent,
/*35445*/           OPC_MoveChild1,
/*35446*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35449*/           OPC_CheckChild0Same, 0,
/*35451*/           OPC_CheckChild1Integer, 31, 
/*35453*/           OPC_MoveParent,
/*35454*/           OPC_CheckType, MVT::v4i32,
/*35456*/           OPC_EmitInteger, MVT::i32, 14, 
/*35459*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35462*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i32), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (add:v4i32 QPR:v4i32:$src, (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)), (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*35471*/         /*Scope*/ 37, /*->35509*/
/*35472*/           OPC_MoveChild0,
/*35473*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35476*/           OPC_RecordChild0, // #0 = $src
/*35477*/           OPC_CheckChild1Integer, 31, 
/*35479*/           OPC_MoveParent,
/*35480*/           OPC_CheckChild1Same, 0,
/*35482*/           OPC_MoveParent,
/*35483*/           OPC_MoveChild1,
/*35484*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35487*/           OPC_CheckChild0Same, 0,
/*35489*/           OPC_CheckChild1Integer, 31, 
/*35491*/           OPC_MoveParent,
/*35492*/           OPC_CheckType, MVT::v4i32,
/*35494*/           OPC_EmitInteger, MVT::i32, 14, 
/*35497*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35500*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i32), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), QPR:v4i32:$src), (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*35509*/         0, /*End of Scope*/
/*35510*/       0, // EndSwitchOpcode
/*35511*/     /*Scope*/ 102, /*->35614*/
/*35512*/       OPC_RecordChild0, // #0 = $Vm
/*35513*/       OPC_MoveChild1,
/*35514*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35517*/       OPC_MoveChild0,
/*35518*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*35521*/       OPC_MoveChild0,
/*35522*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*35525*/       OPC_MoveParent,
/*35526*/       OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*35528*/       OPC_SwitchType /*2 cases */, 40, MVT::v8i8,// ->35571
/*35531*/         OPC_MoveParent,
/*35532*/         OPC_MoveParent,
/*35533*/         OPC_CheckType, MVT::v2i32,
/*35535*/         OPC_Scope, 17, /*->35554*/ // 2 children in Scope
/*35537*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35539*/           OPC_EmitInteger, MVT::i32, 14, 
/*35542*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35545*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNd), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*35554*/         /*Scope*/ 15, /*->35570*/
/*35555*/           OPC_EmitInteger, MVT::i32, 14, 
/*35558*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35561*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNd), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$src, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*35570*/         0, /*End of Scope*/
/*35571*/       /*SwitchType*/ 40, MVT::v16i8,// ->35613
/*35573*/         OPC_MoveParent,
/*35574*/         OPC_MoveParent,
/*35575*/         OPC_CheckType, MVT::v4i32,
/*35577*/         OPC_Scope, 17, /*->35596*/ // 2 children in Scope
/*35579*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35581*/           OPC_EmitInteger, MVT::i32, 14, 
/*35584*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35587*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNq), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*35596*/         /*Scope*/ 15, /*->35612*/
/*35597*/           OPC_EmitInteger, MVT::i32, 14, 
/*35600*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35603*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNq), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$src, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*35612*/         0, /*End of Scope*/
/*35613*/       0, // EndSwitchType
/*35614*/     /*Scope*/ 103, /*->35718*/
/*35615*/       OPC_MoveChild0,
/*35616*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35619*/       OPC_MoveChild0,
/*35620*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*35623*/       OPC_MoveChild0,
/*35624*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*35627*/       OPC_MoveParent,
/*35628*/       OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*35630*/       OPC_SwitchType /*2 cases */, 41, MVT::v8i8,// ->35674
/*35633*/         OPC_MoveParent,
/*35634*/         OPC_MoveParent,
/*35635*/         OPC_RecordChild1, // #0 = $Vm
/*35636*/         OPC_CheckType, MVT::v2i32,
/*35638*/         OPC_Scope, 17, /*->35657*/ // 2 children in Scope
/*35640*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35642*/           OPC_EmitInteger, MVT::i32, 14, 
/*35645*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35648*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNd), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*35657*/         /*Scope*/ 15, /*->35673*/
/*35658*/           OPC_EmitInteger, MVT::i32, 14, 
/*35661*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35664*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNd), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*35673*/         0, /*End of Scope*/
/*35674*/       /*SwitchType*/ 41, MVT::v16i8,// ->35717
/*35676*/         OPC_MoveParent,
/*35677*/         OPC_MoveParent,
/*35678*/         OPC_RecordChild1, // #0 = $Vm
/*35679*/         OPC_CheckType, MVT::v4i32,
/*35681*/         OPC_Scope, 17, /*->35700*/ // 2 children in Scope
/*35683*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35685*/           OPC_EmitInteger, MVT::i32, 14, 
/*35688*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35691*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNq), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*35700*/         /*Scope*/ 15, /*->35716*/
/*35701*/           OPC_EmitInteger, MVT::i32, 14, 
/*35704*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35707*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNq), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*35716*/         0, /*End of Scope*/
/*35717*/       0, // EndSwitchType
/*35718*/     /*Scope*/ 44, /*->35763*/
/*35719*/       OPC_RecordChild0, // #0 = $Vn
/*35720*/       OPC_RecordChild1, // #1 = $Vm
/*35721*/       OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->35742
/*35724*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35726*/         OPC_EmitInteger, MVT::i32, 14, 
/*35729*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35732*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VEORd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VEORd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*35742*/       /*SwitchType*/ 18, MVT::v4i32,// ->35762
/*35744*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35746*/         OPC_EmitInteger, MVT::i32, 14, 
/*35749*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35752*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VEORq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VEORq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*35762*/       0, // EndSwitchType
/*35763*/     0, /*End of Scope*/
/*35764*/   /*SwitchOpcode*/ 92|128,8/*1116*/, TARGET_VAL(ISD::MUL),// ->36884
/*35768*/     OPC_Scope, 46|128,1/*174*/, /*->35945*/ // 10 children in Scope
/*35771*/       OPC_MoveChild0,
/*35772*/       OPC_SwitchOpcode /*2 cases */, 109, TARGET_VAL(ISD::SRA),// ->35885
/*35776*/         OPC_RecordChild0, // #0 = $Rn
/*35777*/         OPC_CheckChild1Integer, 16, 
/*35779*/         OPC_CheckChild1Type, MVT::i32,
/*35781*/         OPC_MoveParent,
/*35782*/         OPC_MoveChild1,
/*35783*/         OPC_SwitchOpcode /*2 cases */, 48, TARGET_VAL(ISD::SRA),// ->35835
/*35787*/           OPC_RecordChild0, // #1 = $Rm
/*35788*/           OPC_CheckChild1Integer, 16, 
/*35790*/           OPC_CheckChild1Type, MVT::i32,
/*35792*/           OPC_MoveParent,
/*35793*/           OPC_CheckType, MVT::i32,
/*35795*/           OPC_Scope, 18, /*->35815*/ // 2 children in Scope
/*35797*/             OPC_CheckPatternPredicate, 41, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*35799*/             OPC_EmitInteger, MVT::i32, 14, 
/*35802*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35805*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULTT), 0,
                          MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 19
                      // Dst: (SMULTT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*35815*/           /*Scope*/ 18, /*->35834*/
/*35816*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*35818*/             OPC_EmitInteger, MVT::i32, 14, 
/*35821*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35824*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULTT), 0,
                          MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 19
                      // Dst: (t2SMULTT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*35834*/           0, /*End of Scope*/
/*35835*/         /*SwitchOpcode*/ 46, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->35884
/*35838*/           OPC_RecordChild0, // #1 = $Rm
/*35839*/           OPC_MoveChild1,
/*35840*/           OPC_CheckValueType, MVT::i16,
/*35842*/           OPC_MoveParent,
/*35843*/           OPC_MoveParent,
/*35844*/           OPC_Scope, 18, /*->35864*/ // 2 children in Scope
/*35846*/             OPC_CheckPatternPredicate, 41, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*35848*/             OPC_EmitInteger, MVT::i32, 14, 
/*35851*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35854*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULTB), 0,
                          MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 14
                      // Dst: (SMULTB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*35864*/           /*Scope*/ 18, /*->35883*/
/*35865*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*35867*/             OPC_EmitInteger, MVT::i32, 14, 
/*35870*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35873*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULTB), 0,
                          MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 14
                      // Dst: (t2SMULTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*35883*/           0, /*End of Scope*/
/*35884*/         0, // EndSwitchOpcode
/*35885*/       /*SwitchOpcode*/ 56, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->35944
/*35888*/         OPC_RecordChild0, // #0 = $Rn
/*35889*/         OPC_MoveChild1,
/*35890*/         OPC_CheckValueType, MVT::i16,
/*35892*/         OPC_MoveParent,
/*35893*/         OPC_MoveParent,
/*35894*/         OPC_MoveChild1,
/*35895*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*35898*/         OPC_RecordChild0, // #1 = $Rm
/*35899*/         OPC_CheckChild1Integer, 16, 
/*35901*/         OPC_CheckChild1Type, MVT::i32,
/*35903*/         OPC_MoveParent,
/*35904*/         OPC_Scope, 18, /*->35924*/ // 2 children in Scope
/*35906*/           OPC_CheckPatternPredicate, 41, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*35908*/           OPC_EmitInteger, MVT::i32, 14, 
/*35911*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35914*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULBT), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 14
                    // Dst: (SMULBT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*35924*/         /*Scope*/ 18, /*->35943*/
/*35925*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*35927*/           OPC_EmitInteger, MVT::i32, 14, 
/*35930*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35933*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULBT), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 14
                    // Dst: (t2SMULBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*35943*/         0, /*End of Scope*/
/*35944*/       0, // EndSwitchOpcode
/*35945*/     /*Scope*/ 35, /*->35981*/
/*35946*/       OPC_RecordChild0, // #0 = $a
/*35947*/       OPC_MoveChild0,
/*35948*/       OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*35950*/       OPC_MoveParent,
/*35951*/       OPC_MoveChild1,
/*35952*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*35955*/       OPC_RecordChild0, // #1 = $b
/*35956*/       OPC_CheckChild1Integer, 16, 
/*35958*/       OPC_CheckChild1Type, MVT::i32,
/*35960*/       OPC_MoveParent,
/*35961*/       OPC_CheckType, MVT::i32,
/*35963*/       OPC_CheckPatternPredicate, 41, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*35965*/       OPC_EmitInteger, MVT::i32, 14, 
/*35968*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35971*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULBT), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 12
                // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*35981*/     /*Scope*/ 35, /*->36017*/
/*35982*/       OPC_MoveChild0,
/*35983*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*35986*/       OPC_RecordChild0, // #0 = $a
/*35987*/       OPC_CheckChild1Integer, 16, 
/*35989*/       OPC_CheckChild1Type, MVT::i32,
/*35991*/       OPC_MoveParent,
/*35992*/       OPC_RecordChild1, // #1 = $b
/*35993*/       OPC_MoveChild1,
/*35994*/       OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*35996*/       OPC_MoveParent,
/*35997*/       OPC_CheckType, MVT::i32,
/*35999*/       OPC_CheckPatternPredicate, 41, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*36001*/       OPC_EmitInteger, MVT::i32, 14, 
/*36004*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36007*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULTB), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 12
                // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*36017*/     /*Scope*/ 35, /*->36053*/
/*36018*/       OPC_RecordChild0, // #0 = $Rn
/*36019*/       OPC_MoveChild0,
/*36020*/       OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*36022*/       OPC_MoveParent,
/*36023*/       OPC_MoveChild1,
/*36024*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*36027*/       OPC_RecordChild0, // #1 = $Rm
/*36028*/       OPC_CheckChild1Integer, 16, 
/*36030*/       OPC_CheckChild1Type, MVT::i32,
/*36032*/       OPC_MoveParent,
/*36033*/       OPC_CheckType, MVT::i32,
/*36035*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*36037*/       OPC_EmitInteger, MVT::i32, 14, 
/*36040*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36043*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULBT), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 12
                // Dst: (t2SMULBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*36053*/     /*Scope*/ 96, /*->36150*/
/*36054*/       OPC_MoveChild0,
/*36055*/       OPC_SwitchOpcode /*2 cases */, 31, TARGET_VAL(ISD::SRA),// ->36090
/*36059*/         OPC_RecordChild0, // #0 = $Rn
/*36060*/         OPC_CheckChild1Integer, 16, 
/*36062*/         OPC_CheckChild1Type, MVT::i32,
/*36064*/         OPC_MoveParent,
/*36065*/         OPC_RecordChild1, // #1 = $Rm
/*36066*/         OPC_MoveChild1,
/*36067*/         OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*36069*/         OPC_MoveParent,
/*36070*/         OPC_CheckType, MVT::i32,
/*36072*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*36074*/         OPC_EmitInteger, MVT::i32, 14, 
/*36077*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36080*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULTB), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$Rm) - Complexity = 12
                  // Dst: (t2SMULTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*36090*/       /*SwitchOpcode*/ 56, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->36149
/*36093*/         OPC_RecordChild0, // #0 = $Rn
/*36094*/         OPC_MoveChild1,
/*36095*/         OPC_CheckValueType, MVT::i16,
/*36097*/         OPC_MoveParent,
/*36098*/         OPC_MoveParent,
/*36099*/         OPC_MoveChild1,
/*36100*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*36103*/         OPC_RecordChild0, // #1 = $Rm
/*36104*/         OPC_MoveChild1,
/*36105*/         OPC_CheckValueType, MVT::i16,
/*36107*/         OPC_MoveParent,
/*36108*/         OPC_MoveParent,
/*36109*/         OPC_Scope, 18, /*->36129*/ // 2 children in Scope
/*36111*/           OPC_CheckPatternPredicate, 41, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*36113*/           OPC_EmitInteger, MVT::i32, 14, 
/*36116*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36119*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULBB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 9
                    // Dst: (SMULBB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*36129*/         /*Scope*/ 18, /*->36148*/
/*36130*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*36132*/           OPC_EmitInteger, MVT::i32, 14, 
/*36135*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36138*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULBB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 9
                    // Dst: (t2SMULBB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*36148*/         0, /*End of Scope*/
/*36149*/       0, // EndSwitchOpcode
/*36150*/     /*Scope*/ 17|128,2/*273*/, /*->36425*/
/*36152*/       OPC_RecordChild0, // #0 = $a
/*36153*/       OPC_Scope, 51, /*->36206*/ // 3 children in Scope
/*36155*/         OPC_MoveChild0,
/*36156*/         OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*36158*/         OPC_MoveParent,
/*36159*/         OPC_RecordChild1, // #1 = $b
/*36160*/         OPC_MoveChild1,
/*36161*/         OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*36163*/         OPC_MoveParent,
/*36164*/         OPC_CheckType, MVT::i32,
/*36166*/         OPC_Scope, 18, /*->36186*/ // 2 children in Scope
/*36168*/           OPC_CheckPatternPredicate, 41, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*36170*/           OPC_EmitInteger, MVT::i32, 14, 
/*36173*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36176*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULBB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 5
                    // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*36186*/         /*Scope*/ 18, /*->36205*/
/*36187*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*36189*/           OPC_EmitInteger, MVT::i32, 14, 
/*36192*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36195*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULBB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$Rm, GPR:i32<<P:Predicate_sext_16_node>>:$Rn) - Complexity = 5
                    // Dst: (t2SMULBB:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*36205*/         0, /*End of Scope*/
/*36206*/       /*Scope*/ 93, /*->36300*/
/*36207*/         OPC_RecordChild1, // #1 = $Rm
/*36208*/         OPC_CheckType, MVT::i32,
/*36210*/         OPC_Scope, 22, /*->36234*/ // 4 children in Scope
/*36212*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*36214*/           OPC_EmitInteger, MVT::i32, 14, 
/*36217*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36220*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36223*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MUL), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 3
                    // Dst: (MUL:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*36234*/         /*Scope*/ 22, /*->36257*/
/*36235*/           OPC_CheckPatternPredicate, 42, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*36237*/           OPC_EmitInteger, MVT::i32, 14, 
/*36240*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36243*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36246*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MULv5), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 3
                    // Dst: (MULv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*36257*/         /*Scope*/ 22, /*->36280*/
/*36258*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36260*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*36263*/           OPC_EmitInteger, MVT::i32, 14, 
/*36266*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36269*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tMUL), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (mul:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tMUL:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*36280*/         /*Scope*/ 18, /*->36299*/
/*36281*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*36283*/           OPC_EmitInteger, MVT::i32, 14, 
/*36286*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36289*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MUL), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2MUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*36299*/         0, /*End of Scope*/
/*36300*/       /*Scope*/ 123, /*->36424*/
/*36301*/         OPC_MoveChild1,
/*36302*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*36305*/         OPC_RecordChild0, // #1 = $Vm
/*36306*/         OPC_Scope, 57, /*->36365*/ // 2 children in Scope
/*36308*/           OPC_CheckChild0Type, MVT::v4i16,
/*36310*/           OPC_RecordChild1, // #2 = $lane
/*36311*/           OPC_MoveChild1,
/*36312*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36315*/           OPC_MoveParent,
/*36316*/           OPC_MoveParent,
/*36317*/           OPC_SwitchType /*2 cases */, 21, MVT::v4i16,// ->36341
/*36320*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36322*/             OPC_EmitConvertToTarget, 2,
/*36324*/             OPC_EmitInteger, MVT::i32, 14, 
/*36327*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36330*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*36341*/           /*SwitchType*/ 21, MVT::v8i16,// ->36364
/*36343*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36345*/             OPC_EmitConvertToTarget, 2,
/*36347*/             OPC_EmitInteger, MVT::i32, 14, 
/*36350*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36353*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*36364*/           0, // EndSwitchType
/*36365*/         /*Scope*/ 57, /*->36423*/
/*36366*/           OPC_CheckChild0Type, MVT::v2i32,
/*36368*/           OPC_RecordChild1, // #2 = $lane
/*36369*/           OPC_MoveChild1,
/*36370*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36373*/           OPC_MoveParent,
/*36374*/           OPC_MoveParent,
/*36375*/           OPC_SwitchType /*2 cases */, 21, MVT::v2i32,// ->36399
/*36378*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36380*/             OPC_EmitConvertToTarget, 2,
/*36382*/             OPC_EmitInteger, MVT::i32, 14, 
/*36385*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36388*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*36399*/           /*SwitchType*/ 21, MVT::v4i32,// ->36422
/*36401*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36403*/             OPC_EmitConvertToTarget, 2,
/*36405*/             OPC_EmitInteger, MVT::i32, 14, 
/*36408*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36411*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*36422*/           0, // EndSwitchType
/*36423*/         0, /*End of Scope*/
/*36424*/       0, /*End of Scope*/
/*36425*/     /*Scope*/ 125, /*->36551*/
/*36426*/       OPC_MoveChild0,
/*36427*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*36430*/       OPC_RecordChild0, // #0 = $Vm
/*36431*/       OPC_Scope, 58, /*->36491*/ // 2 children in Scope
/*36433*/         OPC_CheckChild0Type, MVT::v4i16,
/*36435*/         OPC_RecordChild1, // #1 = $lane
/*36436*/         OPC_MoveChild1,
/*36437*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36440*/         OPC_MoveParent,
/*36441*/         OPC_MoveParent,
/*36442*/         OPC_RecordChild1, // #2 = $Vn
/*36443*/         OPC_SwitchType /*2 cases */, 21, MVT::v4i16,// ->36467
/*36446*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36448*/           OPC_EmitConvertToTarget, 1,
/*36450*/           OPC_EmitInteger, MVT::i32, 14, 
/*36453*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36456*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 9
                    // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*36467*/         /*SwitchType*/ 21, MVT::v8i16,// ->36490
/*36469*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36471*/           OPC_EmitConvertToTarget, 1,
/*36473*/           OPC_EmitInteger, MVT::i32, 14, 
/*36476*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36479*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 9
                    // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*36490*/         0, // EndSwitchType
/*36491*/       /*Scope*/ 58, /*->36550*/
/*36492*/         OPC_CheckChild0Type, MVT::v2i32,
/*36494*/         OPC_RecordChild1, // #1 = $lane
/*36495*/         OPC_MoveChild1,
/*36496*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36499*/         OPC_MoveParent,
/*36500*/         OPC_MoveParent,
/*36501*/         OPC_RecordChild1, // #2 = $Vn
/*36502*/         OPC_SwitchType /*2 cases */, 21, MVT::v2i32,// ->36526
/*36505*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36507*/           OPC_EmitConvertToTarget, 1,
/*36509*/           OPC_EmitInteger, MVT::i32, 14, 
/*36512*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36515*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 9
                    // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*36526*/         /*SwitchType*/ 21, MVT::v4i32,// ->36549
/*36528*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36530*/           OPC_EmitConvertToTarget, 1,
/*36532*/           OPC_EmitInteger, MVT::i32, 14, 
/*36535*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36538*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 9
                    // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*36549*/         0, // EndSwitchType
/*36550*/       0, /*End of Scope*/
/*36551*/     /*Scope*/ 102, /*->36654*/
/*36552*/       OPC_RecordChild0, // #0 = $src1
/*36553*/       OPC_MoveChild1,
/*36554*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*36557*/       OPC_RecordChild0, // #1 = $src2
/*36558*/       OPC_Scope, 46, /*->36606*/ // 2 children in Scope
/*36560*/         OPC_CheckChild0Type, MVT::v8i16,
/*36562*/         OPC_RecordChild1, // #2 = $lane
/*36563*/         OPC_MoveChild1,
/*36564*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36567*/         OPC_MoveParent,
/*36568*/         OPC_MoveParent,
/*36569*/         OPC_CheckType, MVT::v8i16,
/*36571*/         OPC_EmitConvertToTarget, 2,
/*36573*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i16_reg
/*36576*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*36584*/         OPC_EmitConvertToTarget, 2,
/*36586*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i16_lane
/*36589*/         OPC_EmitInteger, MVT::i32, 14, 
/*36592*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36595*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv8i16), 0,
                      MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (mul:v8i16 QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*36606*/       /*Scope*/ 46, /*->36653*/
/*36607*/         OPC_CheckChild0Type, MVT::v4i32,
/*36609*/         OPC_RecordChild1, // #2 = $lane
/*36610*/         OPC_MoveChild1,
/*36611*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36614*/         OPC_MoveParent,
/*36615*/         OPC_MoveParent,
/*36616*/         OPC_CheckType, MVT::v4i32,
/*36618*/         OPC_EmitConvertToTarget, 2,
/*36620*/         OPC_EmitNodeXForm, 7, 3, // DSubReg_i32_reg
/*36623*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*36631*/         OPC_EmitConvertToTarget, 2,
/*36633*/         OPC_EmitNodeXForm, 8, 6, // SubReg_i32_lane
/*36636*/         OPC_EmitInteger, MVT::i32, 14, 
/*36639*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36642*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv4i32), 0,
                      MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (mul:v4i32 QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*36653*/       0, /*End of Scope*/
/*36654*/     /*Scope*/ 103, /*->36758*/
/*36655*/       OPC_MoveChild0,
/*36656*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*36659*/       OPC_RecordChild0, // #0 = $src2
/*36660*/       OPC_Scope, 47, /*->36709*/ // 2 children in Scope
/*36662*/         OPC_CheckChild0Type, MVT::v8i16,
/*36664*/         OPC_RecordChild1, // #1 = $lane
/*36665*/         OPC_MoveChild1,
/*36666*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36669*/         OPC_MoveParent,
/*36670*/         OPC_MoveParent,
/*36671*/         OPC_RecordChild1, // #2 = $src1
/*36672*/         OPC_CheckType, MVT::v8i16,
/*36674*/         OPC_EmitConvertToTarget, 1,
/*36676*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i16_reg
/*36679*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*36687*/         OPC_EmitConvertToTarget, 1,
/*36689*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i16_lane
/*36692*/         OPC_EmitInteger, MVT::i32, 14, 
/*36695*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36698*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv8i16), 0,
                      MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*36709*/       /*Scope*/ 47, /*->36757*/
/*36710*/         OPC_CheckChild0Type, MVT::v4i32,
/*36712*/         OPC_RecordChild1, // #1 = $lane
/*36713*/         OPC_MoveChild1,
/*36714*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36717*/         OPC_MoveParent,
/*36718*/         OPC_MoveParent,
/*36719*/         OPC_RecordChild1, // #2 = $src1
/*36720*/         OPC_CheckType, MVT::v4i32,
/*36722*/         OPC_EmitConvertToTarget, 1,
/*36724*/         OPC_EmitNodeXForm, 7, 3, // DSubReg_i32_reg
/*36727*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*36735*/         OPC_EmitConvertToTarget, 1,
/*36737*/         OPC_EmitNodeXForm, 8, 6, // SubReg_i32_lane
/*36740*/         OPC_EmitInteger, MVT::i32, 14, 
/*36743*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36746*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv4i32), 0,
                      MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*36757*/       0, /*End of Scope*/
/*36758*/     /*Scope*/ 124, /*->36883*/
/*36759*/       OPC_RecordChild0, // #0 = $Vn
/*36760*/       OPC_RecordChild1, // #1 = $Vm
/*36761*/       OPC_SwitchType /*6 cases */, 18, MVT::v8i8,// ->36782
/*36764*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36766*/         OPC_EmitInteger, MVT::i32, 14, 
/*36769*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36772*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VMULv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*36782*/       /*SwitchType*/ 18, MVT::v4i16,// ->36802
/*36784*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36786*/         OPC_EmitInteger, MVT::i32, 14, 
/*36789*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36792*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMULv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*36802*/       /*SwitchType*/ 18, MVT::v2i32,// ->36822
/*36804*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36806*/         OPC_EmitInteger, MVT::i32, 14, 
/*36809*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36812*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMULv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*36822*/       /*SwitchType*/ 18, MVT::v16i8,// ->36842
/*36824*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36826*/         OPC_EmitInteger, MVT::i32, 14, 
/*36829*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36832*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                  // Dst: (VMULv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*36842*/       /*SwitchType*/ 18, MVT::v8i16,// ->36862
/*36844*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36846*/         OPC_EmitInteger, MVT::i32, 14, 
/*36849*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36852*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VMULv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*36862*/       /*SwitchType*/ 18, MVT::v4i32,// ->36882
/*36864*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36866*/         OPC_EmitInteger, MVT::i32, 14, 
/*36869*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36872*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VMULv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*36882*/       0, // EndSwitchType
/*36883*/     0, /*End of Scope*/
/*36884*/   /*SwitchOpcode*/ 25|128,5/*665*/, TARGET_VAL(ISD::ATOMIC_LOAD),// ->37553
/*36888*/     OPC_RecordMemRef,
/*36889*/     OPC_RecordNode, // #0 = 'atomic_load' chained node
/*36890*/     OPC_RecordChild1, // #1 = $addr
/*36891*/     OPC_CheckChild1Type, MVT::i32,
/*36893*/     OPC_CheckType, MVT::i32,
/*36895*/     OPC_Scope, 25, /*->36922*/ // 20 children in Scope
/*36897*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*36899*/       OPC_CheckPredicate, 68, // Predicate_atomic_load_acquire_8
/*36901*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36903*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36906*/       OPC_EmitMergeInputChains1_0,
/*36907*/       OPC_EmitInteger, MVT::i32, 14, 
/*36910*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36913*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDAB), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_8>><<P:Predicate_atomic_load_acquire_8>> - Complexity = 18
                // Dst: (LDAB:i32 addr_offset_none:i32:$addr)
/*36922*/     /*Scope*/ 25, /*->36948*/
/*36923*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_16
/*36925*/       OPC_CheckPredicate, 68, // Predicate_atomic_load_acquire_16
/*36927*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36929*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36932*/       OPC_EmitMergeInputChains1_0,
/*36933*/       OPC_EmitInteger, MVT::i32, 14, 
/*36936*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36939*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDAH), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_16>><<P:Predicate_atomic_load_acquire_16>> - Complexity = 18
                // Dst: (LDAH:i32 addr_offset_none:i32:$addr)
/*36948*/     /*Scope*/ 25, /*->36974*/
/*36949*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*36951*/       OPC_CheckPredicate, 68, // Predicate_atomic_load_acquire_32
/*36953*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36955*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36958*/       OPC_EmitMergeInputChains1_0,
/*36959*/       OPC_EmitInteger, MVT::i32, 14, 
/*36962*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36965*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDA), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_32>><<P:Predicate_atomic_load_acquire_32>> - Complexity = 18
                // Dst: (LDA:i32 addr_offset_none:i32:$addr)
/*36974*/     /*Scope*/ 25, /*->37000*/
/*36975*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*36977*/       OPC_CheckPredicate, 68, // Predicate_atomic_load_acquire_8
/*36979*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*36981*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36984*/       OPC_EmitMergeInputChains1_0,
/*36985*/       OPC_EmitInteger, MVT::i32, 14, 
/*36988*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36991*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDAB), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_8>><<P:Predicate_atomic_load_acquire_8>> - Complexity = 18
                // Dst: (t2LDAB:i32 addr_offset_none:i32:$addr)
/*37000*/     /*Scope*/ 25, /*->37026*/
/*37001*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_16
/*37003*/       OPC_CheckPredicate, 68, // Predicate_atomic_load_acquire_16
/*37005*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37007*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*37010*/       OPC_EmitMergeInputChains1_0,
/*37011*/       OPC_EmitInteger, MVT::i32, 14, 
/*37014*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37017*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDAH), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_16>><<P:Predicate_atomic_load_acquire_16>> - Complexity = 18
                // Dst: (t2LDAH:i32 addr_offset_none:i32:$addr)
/*37026*/     /*Scope*/ 25, /*->37052*/
/*37027*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*37029*/       OPC_CheckPredicate, 68, // Predicate_atomic_load_acquire_32
/*37031*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37033*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*37036*/       OPC_EmitMergeInputChains1_0,
/*37037*/       OPC_EmitInteger, MVT::i32, 14, 
/*37040*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37043*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDA), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_32>><<P:Predicate_atomic_load_acquire_32>> - Complexity = 18
                // Dst: (t2LDA:i32 addr_offset_none:i32:$addr)
/*37052*/     /*Scope*/ 25, /*->37078*/
/*37053*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*37055*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37057*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*37060*/       OPC_EmitMergeInputChains1_0,
/*37061*/       OPC_EmitInteger, MVT::i32, 14, 
/*37064*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37067*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 16
                // Dst: (LDRBrs:i32 ldst_so_reg:i32:$src)
/*37078*/     /*Scope*/ 25, /*->37104*/
/*37079*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_16
/*37081*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37083*/       OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$src #2 #3 #4
/*37086*/       OPC_EmitMergeInputChains1_0,
/*37087*/       OPC_EmitInteger, MVT::i32, 14, 
/*37090*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37093*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 addrmode3:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 16
                // Dst: (LDRH:i32 addrmode3:i32:$src)
/*37104*/     /*Scope*/ 25, /*->37130*/
/*37105*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*37107*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37109*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*37112*/       OPC_EmitMergeInputChains1_0,
/*37113*/       OPC_EmitInteger, MVT::i32, 14, 
/*37116*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37119*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 16
                // Dst: (LDRrs:i32 ldst_so_reg:i32:$src)
/*37130*/     /*Scope*/ 25, /*->37156*/
/*37131*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*37133*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37135*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*37138*/       OPC_EmitMergeInputChains1_0,
/*37139*/       OPC_EmitInteger, MVT::i32, 14, 
/*37142*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37145*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 16
                // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*37156*/     /*Scope*/ 25, /*->37182*/
/*37157*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_16
/*37159*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37161*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*37164*/       OPC_EmitMergeInputChains1_0,
/*37165*/       OPC_EmitInteger, MVT::i32, 14, 
/*37168*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37171*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 16
                // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*37182*/     /*Scope*/ 25, /*->37208*/
/*37183*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*37185*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37187*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*37190*/       OPC_EmitMergeInputChains1_0,
/*37191*/       OPC_EmitInteger, MVT::i32, 14, 
/*37194*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37197*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 16
                // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*37208*/     /*Scope*/ 24, /*->37233*/
/*37209*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*37211*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37213*/       OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*37216*/       OPC_EmitMergeInputChains1_0,
/*37217*/       OPC_EmitInteger, MVT::i32, 14, 
/*37220*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37223*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (LDRBi12:i32 addrmode_imm12:i32:$src)
/*37233*/     /*Scope*/ 24, /*->37258*/
/*37234*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*37236*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37238*/       OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*37241*/       OPC_EmitMergeInputChains1_0,
/*37242*/       OPC_EmitInteger, MVT::i32, 14, 
/*37245*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37248*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (LDRi12:i32 addrmode_imm12:i32:$src)
/*37258*/     /*Scope*/ 48, /*->37307*/
/*37259*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*37261*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37263*/       OPC_Scope, 20, /*->37285*/ // 2 children in Scope
/*37265*/         OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$src #2 #3
/*37268*/         OPC_EmitMergeInputChains1_0,
/*37269*/         OPC_EmitInteger, MVT::i32, 14, 
/*37272*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37275*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_is1:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$src)
/*37285*/       /*Scope*/ 20, /*->37306*/
/*37286*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$src #2 #3
/*37289*/         OPC_EmitMergeInputChains1_0,
/*37290*/         OPC_EmitInteger, MVT::i32, 14, 
/*37293*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37296*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_rr:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (tLDRBr:i32 t_addrmode_rr:i32:$src)
/*37306*/       0, /*End of Scope*/
/*37307*/     /*Scope*/ 48, /*->37356*/
/*37308*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_16
/*37310*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37312*/       OPC_Scope, 20, /*->37334*/ // 2 children in Scope
/*37314*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$src #2 #3
/*37317*/         OPC_EmitMergeInputChains1_0,
/*37318*/         OPC_EmitInteger, MVT::i32, 14, 
/*37321*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37324*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_is2:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$src)
/*37334*/       /*Scope*/ 20, /*->37355*/
/*37335*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$src #2 #3
/*37338*/         OPC_EmitMergeInputChains1_0,
/*37339*/         OPC_EmitInteger, MVT::i32, 14, 
/*37342*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37345*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_rr:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (tLDRHr:i32 t_addrmode_rr:i32:$src)
/*37355*/       0, /*End of Scope*/
/*37356*/     /*Scope*/ 48, /*->37405*/
/*37357*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*37359*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37361*/       OPC_Scope, 20, /*->37383*/ // 2 children in Scope
/*37363*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$src #2 #3
/*37366*/         OPC_EmitMergeInputChains1_0,
/*37367*/         OPC_EmitInteger, MVT::i32, 14, 
/*37370*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37373*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_is4:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (tLDRi:i32 t_addrmode_is4:i32:$src)
/*37383*/       /*Scope*/ 20, /*->37404*/
/*37384*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$src #2 #3
/*37387*/         OPC_EmitMergeInputChains1_0,
/*37388*/         OPC_EmitInteger, MVT::i32, 14, 
/*37391*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37394*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_rr:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (tLDRr:i32 t_addrmode_rr:i32:$src)
/*37404*/       0, /*End of Scope*/
/*37405*/     /*Scope*/ 48, /*->37454*/
/*37406*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*37408*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37410*/       OPC_Scope, 20, /*->37432*/ // 2 children in Scope
/*37412*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*37415*/         OPC_EmitMergeInputChains1_0,
/*37416*/         OPC_EmitInteger, MVT::i32, 14, 
/*37419*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37422*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*37432*/       /*Scope*/ 20, /*->37453*/
/*37433*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*37436*/         OPC_EmitMergeInputChains1_0,
/*37437*/         OPC_EmitInteger, MVT::i32, 14, 
/*37440*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37443*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*37453*/       0, /*End of Scope*/
/*37454*/     /*Scope*/ 48, /*->37503*/
/*37455*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_16
/*37457*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37459*/       OPC_Scope, 20, /*->37481*/ // 2 children in Scope
/*37461*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*37464*/         OPC_EmitMergeInputChains1_0,
/*37465*/         OPC_EmitInteger, MVT::i32, 14, 
/*37468*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37471*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*37481*/       /*Scope*/ 20, /*->37502*/
/*37482*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*37485*/         OPC_EmitMergeInputChains1_0,
/*37486*/         OPC_EmitInteger, MVT::i32, 14, 
/*37489*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37492*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*37502*/       0, /*End of Scope*/
/*37503*/     /*Scope*/ 48, /*->37552*/
/*37504*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*37506*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37508*/       OPC_Scope, 20, /*->37530*/ // 2 children in Scope
/*37510*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*37513*/         OPC_EmitMergeInputChains1_0,
/*37514*/         OPC_EmitInteger, MVT::i32, 14, 
/*37517*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37520*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*37530*/       /*Scope*/ 20, /*->37551*/
/*37531*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*37534*/         OPC_EmitMergeInputChains1_0,
/*37535*/         OPC_EmitInteger, MVT::i32, 14, 
/*37538*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37541*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*37551*/       0, /*End of Scope*/
/*37552*/     0, /*End of Scope*/
/*37553*/   /*SwitchOpcode*/ 26|128,5/*666*/, TARGET_VAL(ISD::ATOMIC_STORE),// ->38223
/*37557*/     OPC_RecordMemRef,
/*37558*/     OPC_RecordNode, // #0 = 'atomic_store' chained node
/*37559*/     OPC_RecordChild1, // #1 = $addr
/*37560*/     OPC_CheckChild1Type, MVT::i32,
/*37562*/     OPC_RecordChild2, // #2 = $val
/*37563*/     OPC_CheckChild2Type, MVT::i32,
/*37565*/     OPC_Scope, 25, /*->37592*/ // 20 children in Scope
/*37567*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*37569*/       OPC_CheckPredicate, 72, // Predicate_atomic_store_release_8
/*37571*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37573*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*37576*/       OPC_EmitMergeInputChains1_0,
/*37577*/       OPC_EmitInteger, MVT::i32, 14, 
/*37580*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37583*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STLB), 0|OPFL_Chain|OPFL_MemRefs,
                    4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>><<P:Predicate_atomic_store_release_8>> - Complexity = 18
                // Dst: (STLB GPR:i32:$val, addr_offset_none:i32:$addr)
/*37592*/     /*Scope*/ 25, /*->37618*/
/*37593*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_16
/*37595*/       OPC_CheckPredicate, 72, // Predicate_atomic_store_release_16
/*37597*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37599*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*37602*/       OPC_EmitMergeInputChains1_0,
/*37603*/       OPC_EmitInteger, MVT::i32, 14, 
/*37606*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37609*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STLH), 0|OPFL_Chain|OPFL_MemRefs,
                    4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>><<P:Predicate_atomic_store_release_16>> - Complexity = 18
                // Dst: (STLH GPR:i32:$val, addr_offset_none:i32:$addr)
/*37618*/     /*Scope*/ 25, /*->37644*/
/*37619*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*37621*/       OPC_CheckPredicate, 72, // Predicate_atomic_store_release_32
/*37623*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37625*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*37628*/       OPC_EmitMergeInputChains1_0,
/*37629*/       OPC_EmitInteger, MVT::i32, 14, 
/*37632*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37635*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STL), 0|OPFL_Chain|OPFL_MemRefs,
                    4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>><<P:Predicate_atomic_store_release_32>> - Complexity = 18
                // Dst: (STL GPR:i32:$val, addr_offset_none:i32:$addr)
/*37644*/     /*Scope*/ 25, /*->37670*/
/*37645*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*37647*/       OPC_CheckPredicate, 72, // Predicate_atomic_store_release_8
/*37649*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37651*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*37654*/       OPC_EmitMergeInputChains1_0,
/*37655*/       OPC_EmitInteger, MVT::i32, 14, 
/*37658*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37661*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STLB), 0|OPFL_Chain|OPFL_MemRefs,
                    4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>><<P:Predicate_atomic_store_release_8>> - Complexity = 18
                // Dst: (t2STLB GPR:i32:$val, addr_offset_none:i32:$addr)
/*37670*/     /*Scope*/ 25, /*->37696*/
/*37671*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_16
/*37673*/       OPC_CheckPredicate, 72, // Predicate_atomic_store_release_16
/*37675*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37677*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*37680*/       OPC_EmitMergeInputChains1_0,
/*37681*/       OPC_EmitInteger, MVT::i32, 14, 
/*37684*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37687*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STLH), 0|OPFL_Chain|OPFL_MemRefs,
                    4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>><<P:Predicate_atomic_store_release_16>> - Complexity = 18
                // Dst: (t2STLH GPR:i32:$val, addr_offset_none:i32:$addr)
/*37696*/     /*Scope*/ 25, /*->37722*/
/*37697*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*37699*/       OPC_CheckPredicate, 72, // Predicate_atomic_store_release_32
/*37701*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37703*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*37706*/       OPC_EmitMergeInputChains1_0,
/*37707*/       OPC_EmitInteger, MVT::i32, 14, 
/*37710*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37713*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STL), 0|OPFL_Chain|OPFL_MemRefs,
                    4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>><<P:Predicate_atomic_store_release_32>> - Complexity = 18
                // Dst: (t2STL GPR:i32:$val, addr_offset_none:i32:$addr)
/*37722*/     /*Scope*/ 25, /*->37748*/
/*37723*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*37725*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37727*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*37730*/       OPC_EmitMergeInputChains1_0,
/*37731*/       OPC_EmitInteger, MVT::i32, 14, 
/*37734*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37737*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                    6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
                // Dst: (STRBrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*37748*/     /*Scope*/ 25, /*->37774*/
/*37749*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_16
/*37751*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37753*/       OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$ptr #3 #4 #5
/*37756*/       OPC_EmitMergeInputChains1_0,
/*37757*/       OPC_EmitInteger, MVT::i32, 14, 
/*37760*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37763*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                    6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store addrmode3:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
                // Dst: (STRH GPR:i32:$val, addrmode3:i32:$ptr)
/*37774*/     /*Scope*/ 25, /*->37800*/
/*37775*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*37777*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37779*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*37782*/       OPC_EmitMergeInputChains1_0,
/*37783*/       OPC_EmitInteger, MVT::i32, 14, 
/*37786*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37789*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                    6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
                // Dst: (STRrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*37800*/     /*Scope*/ 25, /*->37826*/
/*37801*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*37803*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37805*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*37808*/       OPC_EmitMergeInputChains1_0,
/*37809*/       OPC_EmitInteger, MVT::i32, 14, 
/*37812*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37815*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                    6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
                // Dst: (t2STRBs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*37826*/     /*Scope*/ 25, /*->37852*/
/*37827*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_16
/*37829*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37831*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*37834*/       OPC_EmitMergeInputChains1_0,
/*37835*/       OPC_EmitInteger, MVT::i32, 14, 
/*37838*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37841*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                    6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
                // Dst: (t2STRHs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*37852*/     /*Scope*/ 25, /*->37878*/
/*37853*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*37855*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37857*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*37860*/       OPC_EmitMergeInputChains1_0,
/*37861*/       OPC_EmitInteger, MVT::i32, 14, 
/*37864*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37867*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                    6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
                // Dst: (t2STRs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*37878*/     /*Scope*/ 24, /*->37903*/
/*37879*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*37881*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37883*/       OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*37886*/       OPC_EmitMergeInputChains1_0,
/*37887*/       OPC_EmitInteger, MVT::i32, 14, 
/*37890*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37893*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (STRBi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*37903*/     /*Scope*/ 24, /*->37928*/
/*37904*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*37906*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37908*/       OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*37911*/       OPC_EmitMergeInputChains1_0,
/*37912*/       OPC_EmitInteger, MVT::i32, 14, 
/*37915*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37918*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (STRi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*37928*/     /*Scope*/ 48, /*->37977*/
/*37929*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*37931*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37933*/       OPC_Scope, 20, /*->37955*/ // 2 children in Scope
/*37935*/         OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$ptr #3 #4
/*37938*/         OPC_EmitMergeInputChains1_0,
/*37939*/         OPC_EmitInteger, MVT::i32, 14, 
/*37942*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37945*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_is1:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (tSTRBi tGPR:i32:$val, t_addrmode_is1:i32:$ptr)
/*37955*/       /*Scope*/ 20, /*->37976*/
/*37956*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$ptr #3 #4
/*37959*/         OPC_EmitMergeInputChains1_0,
/*37960*/         OPC_EmitInteger, MVT::i32, 14, 
/*37963*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37966*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_rr:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (tSTRBr tGPR:i32:$val, t_addrmode_rr:i32:$ptr)
/*37976*/       0, /*End of Scope*/
/*37977*/     /*Scope*/ 48, /*->38026*/
/*37978*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_16
/*37980*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37982*/       OPC_Scope, 20, /*->38004*/ // 2 children in Scope
/*37984*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$ptr #3 #4
/*37987*/         OPC_EmitMergeInputChains1_0,
/*37988*/         OPC_EmitInteger, MVT::i32, 14, 
/*37991*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37994*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_is2:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (tSTRHi tGPR:i32:$val, t_addrmode_is2:i32:$ptr)
/*38004*/       /*Scope*/ 20, /*->38025*/
/*38005*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$ptr #3 #4
/*38008*/         OPC_EmitMergeInputChains1_0,
/*38009*/         OPC_EmitInteger, MVT::i32, 14, 
/*38012*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38015*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_rr:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (tSTRHr tGPR:i32:$val, t_addrmode_rr:i32:$ptr)
/*38025*/       0, /*End of Scope*/
/*38026*/     /*Scope*/ 48, /*->38075*/
/*38027*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*38029*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38031*/       OPC_Scope, 20, /*->38053*/ // 2 children in Scope
/*38033*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$ptr #3 #4
/*38036*/         OPC_EmitMergeInputChains1_0,
/*38037*/         OPC_EmitInteger, MVT::i32, 14, 
/*38040*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38043*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_is4:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (tSTRi tGPR:i32:$val, t_addrmode_is4:i32:$ptr)
/*38053*/       /*Scope*/ 20, /*->38074*/
/*38054*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$ptr #3 #4
/*38057*/         OPC_EmitMergeInputChains1_0,
/*38058*/         OPC_EmitInteger, MVT::i32, 14, 
/*38061*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38064*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_rr:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (tSTRr tGPR:i32:$val, t_addrmode_rr:i32:$ptr)
/*38074*/       0, /*End of Scope*/
/*38075*/     /*Scope*/ 48, /*->38124*/
/*38076*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*38078*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*38080*/       OPC_Scope, 20, /*->38102*/ // 2 children in Scope
/*38082*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*38085*/         OPC_EmitMergeInputChains1_0,
/*38086*/         OPC_EmitInteger, MVT::i32, 14, 
/*38089*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38092*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (t2STRBi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*38102*/       /*Scope*/ 20, /*->38123*/
/*38103*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*38106*/         OPC_EmitMergeInputChains1_0,
/*38107*/         OPC_EmitInteger, MVT::i32, 14, 
/*38110*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38113*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (t2STRBi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*38123*/       0, /*End of Scope*/
/*38124*/     /*Scope*/ 48, /*->38173*/
/*38125*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_16
/*38127*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*38129*/       OPC_Scope, 20, /*->38151*/ // 2 children in Scope
/*38131*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*38134*/         OPC_EmitMergeInputChains1_0,
/*38135*/         OPC_EmitInteger, MVT::i32, 14, 
/*38138*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38141*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (t2STRHi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*38151*/       /*Scope*/ 20, /*->38172*/
/*38152*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*38155*/         OPC_EmitMergeInputChains1_0,
/*38156*/         OPC_EmitInteger, MVT::i32, 14, 
/*38159*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38162*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (t2STRHi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*38172*/       0, /*End of Scope*/
/*38173*/     /*Scope*/ 48, /*->38222*/
/*38174*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*38176*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*38178*/       OPC_Scope, 20, /*->38200*/ // 2 children in Scope
/*38180*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*38183*/         OPC_EmitMergeInputChains1_0,
/*38184*/         OPC_EmitInteger, MVT::i32, 14, 
/*38187*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38190*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (t2STRi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*38200*/       /*Scope*/ 20, /*->38221*/
/*38201*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*38204*/         OPC_EmitMergeInputChains1_0,
/*38205*/         OPC_EmitInteger, MVT::i32, 14, 
/*38208*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38211*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (t2STRi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*38221*/       0, /*End of Scope*/
/*38222*/     0, /*End of Scope*/
/*38223*/   /*SwitchOpcode*/ 21|128,2/*277*/, TARGET_VAL(ISD::ROTR),// ->38504
/*38227*/     OPC_Scope, 29, /*->38258*/ // 6 children in Scope
/*38229*/       OPC_MoveChild0,
/*38230*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*38233*/       OPC_RecordChild0, // #0 = $Rm
/*38234*/       OPC_MoveParent,
/*38235*/       OPC_CheckChild1Integer, 16, 
/*38237*/       OPC_CheckChild1Type, MVT::i32,
/*38239*/       OPC_CheckType, MVT::i32,
/*38241*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*38243*/       OPC_EmitInteger, MVT::i32, 14, 
/*38246*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38249*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::REV16), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (rotr:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
                // Dst: (REV16:i32 GPR:i32:$Rm)
/*38258*/     /*Scope*/ 29, /*->38288*/
/*38259*/       OPC_RecordNode, // #0 = $src
/*38260*/       OPC_CheckType, MVT::i32,
/*38262*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38264*/       OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*38267*/       OPC_EmitInteger, MVT::i32, 14, 
/*38270*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38273*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38276*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsr), 0,
                    MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*38288*/     /*Scope*/ 50, /*->38339*/
/*38289*/       OPC_MoveChild0,
/*38290*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*38293*/       OPC_RecordChild0, // #0 = $Rm
/*38294*/       OPC_MoveParent,
/*38295*/       OPC_CheckChild1Integer, 16, 
/*38297*/       OPC_CheckChild1Type, MVT::i32,
/*38299*/       OPC_CheckType, MVT::i32,
/*38301*/       OPC_Scope, 17, /*->38320*/ // 2 children in Scope
/*38303*/         OPC_CheckPatternPredicate, 14, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38305*/         OPC_EmitInteger, MVT::i32, 14, 
/*38308*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38311*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tREV16), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (rotr:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*38320*/       /*Scope*/ 17, /*->38338*/
/*38321*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*38323*/         OPC_EmitInteger, MVT::i32, 14, 
/*38326*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38329*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2REV16), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (rotr:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*38338*/       0, /*End of Scope*/
/*38339*/     /*Scope*/ 40, /*->38380*/
/*38340*/       OPC_RecordChild0, // #0 = $lhs
/*38341*/       OPC_MoveChild1,
/*38342*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*38345*/       OPC_RecordChild0, // #1 = $rhs
/*38346*/       OPC_MoveChild1,
/*38347*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38350*/       OPC_CheckPredicate, 75, // Predicate_lo5AllOne
/*38352*/       OPC_MoveParent,
/*38353*/       OPC_CheckType, MVT::i32,
/*38355*/       OPC_MoveParent,
/*38356*/       OPC_CheckType, MVT::i32,
/*38358*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*38360*/       OPC_EmitInteger, MVT::i32, 14, 
/*38363*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38366*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38369*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2RORrr), 0,
                    MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (rotr:i32 rGPR:i32:$lhs, (and:i32 rGPR:i32:$rhs, (imm:i32)<<P:Predicate_lo5AllOne>>)) - Complexity = 10
                // Dst: (t2RORrr:i32 rGPR:i32:$lhs, rGPR:i32:$rhs)
/*38380*/     /*Scope*/ 28, /*->38409*/
/*38381*/       OPC_RecordNode, // #0 = $src
/*38382*/       OPC_CheckType, MVT::i32,
/*38384*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38386*/       OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*38389*/       OPC_EmitInteger, MVT::i32, 14, 
/*38392*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38395*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38398*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsi), 0,
                    MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*38409*/     /*Scope*/ 93, /*->38503*/
/*38410*/       OPC_RecordChild0, // #0 = $Rm
/*38411*/       OPC_RecordChild1, // #1 = $imm
/*38412*/       OPC_Scope, 35, /*->38449*/ // 2 children in Scope
/*38414*/         OPC_MoveChild1,
/*38415*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38418*/         OPC_CheckPredicate, 51, // Predicate_imm0_31
/*38420*/         OPC_CheckType, MVT::i32,
/*38422*/         OPC_MoveParent,
/*38423*/         OPC_CheckType, MVT::i32,
/*38425*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*38427*/         OPC_EmitConvertToTarget, 1,
/*38429*/         OPC_EmitInteger, MVT::i32, 14, 
/*38432*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38435*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38438*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2RORri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                  // Dst: (t2RORri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*38449*/       /*Scope*/ 52, /*->38502*/
/*38450*/         OPC_CheckChild1Type, MVT::i32,
/*38452*/         OPC_CheckType, MVT::i32,
/*38454*/         OPC_Scope, 22, /*->38478*/ // 2 children in Scope
/*38456*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38458*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38461*/           OPC_EmitInteger, MVT::i32, 14, 
/*38464*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38467*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tROR), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (rotr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tROR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*38478*/         /*Scope*/ 22, /*->38501*/
/*38479*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*38481*/           OPC_EmitInteger, MVT::i32, 14, 
/*38484*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38487*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38490*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2RORrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (rotr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2RORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*38501*/         0, /*End of Scope*/
/*38502*/       0, /*End of Scope*/
/*38503*/     0, /*End of Scope*/
/*38504*/   /*SwitchOpcode*/ 14|128,2/*270*/, TARGET_VAL(ISD::SRA),// ->38778
/*38508*/     OPC_Scope, 29, /*->38539*/ // 5 children in Scope
/*38510*/       OPC_MoveChild0,
/*38511*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*38514*/       OPC_RecordChild0, // #0 = $Rm
/*38515*/       OPC_MoveParent,
/*38516*/       OPC_CheckChild1Integer, 16, 
/*38518*/       OPC_CheckChild1Type, MVT::i32,
/*38520*/       OPC_CheckType, MVT::i32,
/*38522*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*38524*/       OPC_EmitInteger, MVT::i32, 14, 
/*38527*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38530*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::REVSH), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sra:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
                // Dst: (REVSH:i32 GPR:i32:$Rm)
/*38539*/     /*Scope*/ 29, /*->38569*/
/*38540*/       OPC_RecordNode, // #0 = $src
/*38541*/       OPC_CheckType, MVT::i32,
/*38543*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38545*/       OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*38548*/       OPC_EmitInteger, MVT::i32, 14, 
/*38551*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38554*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38557*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsr), 0,
                    MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*38569*/     /*Scope*/ 50, /*->38620*/
/*38570*/       OPC_MoveChild0,
/*38571*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*38574*/       OPC_RecordChild0, // #0 = $Rm
/*38575*/       OPC_MoveParent,
/*38576*/       OPC_CheckChild1Integer, 16, 
/*38578*/       OPC_CheckChild1Type, MVT::i32,
/*38580*/       OPC_CheckType, MVT::i32,
/*38582*/       OPC_Scope, 17, /*->38601*/ // 2 children in Scope
/*38584*/         OPC_CheckPatternPredicate, 14, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38586*/         OPC_EmitInteger, MVT::i32, 14, 
/*38589*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38592*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tREVSH), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (tREVSH:i32 tGPR:i32:$Rm)
/*38601*/       /*Scope*/ 17, /*->38619*/
/*38602*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*38604*/         OPC_EmitInteger, MVT::i32, 14, 
/*38607*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38610*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2REVSH), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*38619*/       0, /*End of Scope*/
/*38620*/     /*Scope*/ 28, /*->38649*/
/*38621*/       OPC_RecordNode, // #0 = $src
/*38622*/       OPC_CheckType, MVT::i32,
/*38624*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38626*/       OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*38629*/       OPC_EmitInteger, MVT::i32, 14, 
/*38632*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38635*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38638*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsi), 0,
                    MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*38649*/     /*Scope*/ 127, /*->38777*/
/*38650*/       OPC_RecordChild0, // #0 = $Rm
/*38651*/       OPC_RecordChild1, // #1 = $imm5
/*38652*/       OPC_Scope, 69, /*->38723*/ // 2 children in Scope
/*38654*/         OPC_MoveChild1,
/*38655*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38658*/         OPC_CheckPredicate, 32, // Predicate_imm_sr
/*38660*/         OPC_CheckType, MVT::i32,
/*38662*/         OPC_MoveParent,
/*38663*/         OPC_CheckType, MVT::i32,
/*38665*/         OPC_Scope, 27, /*->38694*/ // 2 children in Scope
/*38667*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38669*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38672*/           OPC_EmitConvertToTarget, 1,
/*38674*/           OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*38677*/           OPC_EmitInteger, MVT::i32, 14, 
/*38680*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38683*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tASRri), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (sra:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                    // Dst: (tASRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*38694*/         /*Scope*/ 27, /*->38722*/
/*38695*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*38697*/           OPC_EmitConvertToTarget, 1,
/*38699*/           OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*38702*/           OPC_EmitInteger, MVT::i32, 14, 
/*38705*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38708*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38711*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ASRri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2ASRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*38722*/         0, /*End of Scope*/
/*38723*/       /*Scope*/ 52, /*->38776*/
/*38724*/         OPC_CheckChild1Type, MVT::i32,
/*38726*/         OPC_CheckType, MVT::i32,
/*38728*/         OPC_Scope, 22, /*->38752*/ // 2 children in Scope
/*38730*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38732*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38735*/           OPC_EmitInteger, MVT::i32, 14, 
/*38738*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38741*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tASRrr), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (sra:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tASRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*38752*/         /*Scope*/ 22, /*->38775*/
/*38753*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*38755*/           OPC_EmitInteger, MVT::i32, 14, 
/*38758*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38761*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38764*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ASRrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sra:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ASRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*38775*/         0, /*End of Scope*/
/*38776*/       0, /*End of Scope*/
/*38777*/     0, /*End of Scope*/
/*38778*/   /*SwitchOpcode*/ 110, TARGET_VAL(ARMISD::PIC_ADD),// ->38891
/*38781*/     OPC_Scope, 61, /*->38844*/ // 2 children in Scope
/*38783*/       OPC_MoveChild0,
/*38784*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*38787*/       OPC_RecordMemRef,
/*38788*/       OPC_RecordNode, // #0 = 'ld' chained node
/*38789*/       OPC_CheckFoldableChainNode,
/*38790*/       OPC_MoveChild1,
/*38791*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*38794*/       OPC_RecordChild0, // #1 = $addr
/*38795*/       OPC_MoveChild0,
/*38796*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*38799*/       OPC_MoveParent,
/*38800*/       OPC_MoveParent,
/*38801*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*38803*/       OPC_CheckPredicate, 52, // Predicate_load
/*38805*/       OPC_MoveParent,
/*38806*/       OPC_RecordChild1, // #2 = $cp
/*38807*/       OPC_MoveChild1,
/*38808*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38811*/       OPC_MoveParent,
/*38812*/       OPC_CheckType, MVT::i32,
/*38814*/       OPC_Scope, 13, /*->38829*/ // 2 children in Scope
/*38816*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38818*/         OPC_EmitMergeInputChains1_0,
/*38819*/         OPC_EmitConvertToTarget, 2,
/*38821*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 2/*#Ops*/, 1, 3, 
                  // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                  // Dst: (tLDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*38829*/       /*Scope*/ 13, /*->38843*/
/*38830*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*38832*/         OPC_EmitMergeInputChains1_0,
/*38833*/         OPC_EmitConvertToTarget, 2,
/*38835*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 2/*#Ops*/, 1, 3, 
                  // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                  // Dst: (t2LDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*38843*/       0, /*End of Scope*/
/*38844*/     /*Scope*/ 45, /*->38890*/
/*38845*/       OPC_RecordChild0, // #0 = $a
/*38846*/       OPC_RecordChild1, // #1 = $cp
/*38847*/       OPC_MoveChild1,
/*38848*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38851*/       OPC_MoveParent,
/*38852*/       OPC_CheckType, MVT::i32,
/*38854*/       OPC_Scope, 20, /*->38876*/ // 2 children in Scope
/*38856*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38858*/         OPC_EmitConvertToTarget, 1,
/*38860*/         OPC_EmitInteger, MVT::i32, 14, 
/*38863*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38866*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::PICADD), 0,
                      MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMpic_add:i32 GPR:i32:$a, (imm:i32):$cp) - Complexity = 6
                  // Dst: (PICADD:i32 GPR:i32:$a, (imm:i32):$cp)
/*38876*/       /*Scope*/ 12, /*->38889*/
/*38877*/         OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb())
/*38879*/         OPC_EmitConvertToTarget, 1,
/*38881*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tPICADD), 0,
                      MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (ARMpic_add:i32 GPR:i32:$lhs, (imm:i32):$cp) - Complexity = 6
                  // Dst: (tPICADD:i32 GPR:i32:$lhs, (imm:i32):$cp)
/*38889*/       0, /*End of Scope*/
/*38890*/     0, /*End of Scope*/
/*38891*/   /*SwitchOpcode*/ 61, TARGET_VAL(ARMISD::BCC_i64),// ->38955
/*38894*/     OPC_RecordNode, // #0 = 'ARMBcci64' chained node
/*38895*/     OPC_RecordChild1, // #1 = $cc
/*38896*/     OPC_MoveChild1,
/*38897*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38900*/     OPC_MoveParent,
/*38901*/     OPC_RecordChild2, // #2 = $lhs1
/*38902*/     OPC_RecordChild3, // #3 = $lhs2
/*38903*/     OPC_Scope, 25, /*->38930*/ // 2 children in Scope
/*38905*/       OPC_CheckChild4Integer, 0, 
/*38907*/       OPC_MoveChild5,
/*38908*/       OPC_CheckInteger, 0, 
/*38910*/       OPC_MoveParent,
/*38911*/       OPC_RecordChild6, // #4 = $dst
/*38912*/       OPC_MoveChild6,
/*38913*/       OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*38916*/       OPC_MoveParent,
/*38917*/       OPC_EmitMergeInputChains1_0,
/*38918*/       OPC_EmitConvertToTarget, 1,
/*38920*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::BCCZi64), 0|OPFL_Chain,
                    MVT::i32, 4/*#Ops*/, 5, 2, 3, 4, 
                // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, 0:i32, 0:i32, (bb:Other):$dst) - Complexity = 16
                // Dst: (BCCZi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, (bb:Other):$dst)
/*38930*/     /*Scope*/ 23, /*->38954*/
/*38931*/       OPC_RecordChild4, // #4 = $rhs1
/*38932*/       OPC_RecordChild5, // #5 = $rhs2
/*38933*/       OPC_RecordChild6, // #6 = $dst
/*38934*/       OPC_MoveChild6,
/*38935*/       OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*38938*/       OPC_MoveParent,
/*38939*/       OPC_EmitMergeInputChains1_0,
/*38940*/       OPC_EmitConvertToTarget, 1,
/*38942*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::BCCi64), 0|OPFL_Chain,
                    MVT::i32, 6/*#Ops*/, 7, 2, 3, 4, 5, 6, 
                // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst) - Complexity = 6
                // Dst: (BCCi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst)
/*38954*/     0, /*End of Scope*/
/*38955*/   /*SwitchOpcode*/ 34|128,17/*2210*/, TARGET_VAL(ISD::SUB),// ->41169
/*38959*/     OPC_Scope, 40|128,1/*168*/, /*->39130*/ // 7 children in Scope
/*38962*/       OPC_RecordChild0, // #0 = $Rn
/*38963*/       OPC_RecordChild1, // #1 = $shift
/*38964*/       OPC_CheckType, MVT::i32,
/*38966*/       OPC_Scope, 106, /*->39074*/ // 2 children in Scope
/*38968*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38970*/         OPC_Scope, 25, /*->38997*/ // 4 children in Scope
/*38972*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*38975*/           OPC_EmitInteger, MVT::i32, 14, 
/*38978*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38981*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38984*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SUBrsr), 0,
                        MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                    // Src: (sub:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (SUBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*38997*/         /*Scope*/ 25, /*->39023*/
/*38998*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*39001*/           OPC_EmitInteger, MVT::i32, 14, 
/*39004*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39007*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39010*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::RSBrsr), 0,
                        MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                    // Src: (sub:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (RSBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*39023*/         /*Scope*/ 24, /*->39048*/
/*39024*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*39027*/           OPC_EmitInteger, MVT::i32, 14, 
/*39030*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39033*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39036*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SUBrsi), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (SUBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*39048*/         /*Scope*/ 24, /*->39073*/
/*39049*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*39052*/           OPC_EmitInteger, MVT::i32, 14, 
/*39055*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39058*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39061*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::RSBrsi), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (RSBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*39073*/         0, /*End of Scope*/
/*39074*/       /*Scope*/ 54, /*->39129*/
/*39075*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*39077*/         OPC_Scope, 24, /*->39103*/ // 2 children in Scope
/*39079*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*39082*/           OPC_EmitInteger, MVT::i32, 14, 
/*39085*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39088*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39091*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBrs), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2SUBrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*39103*/         /*Scope*/ 24, /*->39128*/
/*39104*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*39107*/           OPC_EmitInteger, MVT::i32, 14, 
/*39110*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39113*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39116*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2RSBrs), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2RSBrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*39128*/         0, /*End of Scope*/
/*39129*/       0, /*End of Scope*/
/*39130*/     /*Scope*/ 26, /*->39157*/
/*39131*/       OPC_CheckChild0Integer, 0, 
/*39133*/       OPC_RecordChild1, // #0 = $Rn
/*39134*/       OPC_CheckType, MVT::i32,
/*39136*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39138*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39141*/       OPC_EmitInteger, MVT::i32, 14, 
/*39144*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39147*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tRSB), 0,
                    MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (sub:i32 0:i32, tGPR:i32:$Rn) - Complexity = 8
                // Dst: (tRSB:i32 tGPR:i32:$Rn)
/*39157*/     /*Scope*/ 43|128,2/*299*/, /*->39458*/
/*39159*/       OPC_RecordChild0, // #0 = $Rn
/*39160*/       OPC_Scope, 34, /*->39196*/ // 6 children in Scope
/*39162*/         OPC_RecordChild1, // #1 = $imm
/*39163*/         OPC_MoveChild1,
/*39164*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39167*/         OPC_CheckPredicate, 7, // Predicate_mod_imm
/*39169*/         OPC_MoveParent,
/*39170*/         OPC_CheckType, MVT::i32,
/*39172*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39174*/         OPC_EmitConvertToTarget, 1,
/*39176*/         OPC_EmitInteger, MVT::i32, 14, 
/*39179*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39182*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39185*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SUBri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (SUBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*39196*/       /*Scope*/ 34, /*->39231*/
/*39197*/         OPC_MoveChild0,
/*39198*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39201*/         OPC_CheckPredicate, 7, // Predicate_mod_imm
/*39203*/         OPC_MoveParent,
/*39204*/         OPC_RecordChild1, // #1 = $Rn
/*39205*/         OPC_CheckType, MVT::i32,
/*39207*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39209*/         OPC_EmitConvertToTarget, 0,
/*39211*/         OPC_EmitInteger, MVT::i32, 14, 
/*39214*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39217*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39220*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::RSBri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (sub:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
                  // Dst: (RSBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*39231*/       /*Scope*/ 63, /*->39295*/
/*39232*/         OPC_RecordChild1, // #1 = $imm
/*39233*/         OPC_MoveChild1,
/*39234*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39237*/         OPC_Scope, 29, /*->39268*/ // 2 children in Scope
/*39239*/           OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*39241*/           OPC_MoveParent,
/*39242*/           OPC_CheckType, MVT::i32,
/*39244*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*39246*/           OPC_EmitConvertToTarget, 1,
/*39248*/           OPC_EmitInteger, MVT::i32, 14, 
/*39251*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39254*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39257*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (sub:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2SUBri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*39268*/         /*Scope*/ 25, /*->39294*/
/*39269*/           OPC_CheckPredicate, 19, // Predicate_imm0_4095
/*39271*/           OPC_MoveParent,
/*39272*/           OPC_CheckType, MVT::i32,
/*39274*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*39276*/           OPC_EmitConvertToTarget, 1,
/*39278*/           OPC_EmitInteger, MVT::i32, 14, 
/*39281*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39284*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBri12), 0,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                    // Dst: (t2SUBri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*39294*/         0, /*End of Scope*/
/*39295*/       /*Scope*/ 34, /*->39330*/
/*39296*/         OPC_MoveChild0,
/*39297*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39300*/         OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*39302*/         OPC_MoveParent,
/*39303*/         OPC_RecordChild1, // #1 = $Rn
/*39304*/         OPC_CheckType, MVT::i32,
/*39306*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*39308*/         OPC_EmitConvertToTarget, 0,
/*39310*/         OPC_EmitInteger, MVT::i32, 14, 
/*39313*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39316*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39319*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2RSBri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (sub:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
                  // Dst: (t2RSBri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*39330*/       /*Scope*/ 51, /*->39382*/
/*39331*/         OPC_MoveChild1,
/*39332*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*39335*/         OPC_RecordChild0, // #1 = $Rn
/*39336*/         OPC_RecordChild1, // #2 = $Rm
/*39337*/         OPC_MoveParent,
/*39338*/         OPC_CheckType, MVT::i32,
/*39340*/         OPC_Scope, 19, /*->39361*/ // 2 children in Scope
/*39342*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*39344*/           OPC_EmitInteger, MVT::i32, 14, 
/*39347*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39350*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MLS), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                    // Dst: (MLS:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*39361*/         /*Scope*/ 19, /*->39381*/
/*39362*/           OPC_CheckPatternPredicate, 12, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*39364*/           OPC_EmitInteger, MVT::i32, 14, 
/*39367*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39370*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MLS), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                    // Dst: (t2MLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*39381*/         0, /*End of Scope*/
/*39382*/       /*Scope*/ 74, /*->39457*/
/*39383*/         OPC_RecordChild1, // #1 = $Rm
/*39384*/         OPC_CheckType, MVT::i32,
/*39386*/         OPC_Scope, 22, /*->39410*/ // 3 children in Scope
/*39388*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39390*/           OPC_EmitInteger, MVT::i32, 14, 
/*39393*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39396*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39399*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SUBrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (SUBrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*39410*/         /*Scope*/ 22, /*->39433*/
/*39411*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39413*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39416*/           OPC_EmitInteger, MVT::i32, 14, 
/*39419*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39422*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tSUBrr), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (sub:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tSUBrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*39433*/         /*Scope*/ 22, /*->39456*/
/*39434*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*39436*/           OPC_EmitInteger, MVT::i32, 14, 
/*39439*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39442*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39445*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2SUBrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*39456*/         0, /*End of Scope*/
/*39457*/       0, /*End of Scope*/
/*39458*/     /*Scope*/ 55|128,1/*183*/, /*->39643*/
/*39460*/       OPC_MoveChild0,
/*39461*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*39464*/       OPC_MoveChild0,
/*39465*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*39468*/       OPC_MoveChild0,
/*39469*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*39472*/       OPC_MoveParent,
/*39473*/       OPC_CheckPredicate, 76, // Predicate_NEONimmAllZerosV
/*39475*/       OPC_SwitchType /*2 cases */, 81, MVT::v2i32,// ->39559
/*39478*/         OPC_MoveParent,
/*39479*/         OPC_MoveParent,
/*39480*/         OPC_RecordChild1, // #0 = $Vm
/*39481*/         OPC_SwitchType /*2 cases */, 36, MVT::v8i8,// ->39520
/*39484*/           OPC_Scope, 17, /*->39503*/ // 2 children in Scope
/*39486*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39488*/             OPC_EmitInteger, MVT::i32, 14, 
/*39491*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39494*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs8d), 0,
                          MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$Vm) - Complexity = 13
                      // Dst: (VNEGs8d:v8i8 DPR:v8i8:$Vm)
/*39503*/           /*Scope*/ 15, /*->39519*/
/*39504*/             OPC_EmitInteger, MVT::i32, 14, 
/*39507*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39510*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs8d), 0,
                          MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$src) - Complexity = 13
                      // Dst: (VNEGs8d:v8i8 DPR:v8i8:$src)
/*39519*/           0, /*End of Scope*/
/*39520*/         /*SwitchType*/ 36, MVT::v4i16,// ->39558
/*39522*/           OPC_Scope, 17, /*->39541*/ // 2 children in Scope
/*39524*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39526*/             OPC_EmitInteger, MVT::i32, 14, 
/*39529*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39532*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs16d), 0,
                          MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$Vm) - Complexity = 13
                      // Dst: (VNEGs16d:v4i16 DPR:v4i16:$Vm)
/*39541*/           /*Scope*/ 15, /*->39557*/
/*39542*/             OPC_EmitInteger, MVT::i32, 14, 
/*39545*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39548*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs16d), 0,
                          MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$src) - Complexity = 13
                      // Dst: (VNEGs16d:v4i16 DPR:v4i16:$src)
/*39557*/           0, /*End of Scope*/
/*39558*/         0, // EndSwitchType
/*39559*/       /*SwitchType*/ 81, MVT::v4i32,// ->39642
/*39561*/         OPC_MoveParent,
/*39562*/         OPC_MoveParent,
/*39563*/         OPC_RecordChild1, // #0 = $Vm
/*39564*/         OPC_SwitchType /*2 cases */, 36, MVT::v16i8,// ->39603
/*39567*/           OPC_Scope, 17, /*->39586*/ // 2 children in Scope
/*39569*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39571*/             OPC_EmitInteger, MVT::i32, 14, 
/*39574*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39577*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs8q), 0,
                          MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$Vm) - Complexity = 13
                      // Dst: (VNEGs8q:v16i8 QPR:v16i8:$Vm)
/*39586*/           /*Scope*/ 15, /*->39602*/
/*39587*/             OPC_EmitInteger, MVT::i32, 14, 
/*39590*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39593*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs8q), 0,
                          MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$src) - Complexity = 13
                      // Dst: (VNEGs8q:v16i8 QPR:v16i8:$src)
/*39602*/           0, /*End of Scope*/
/*39603*/         /*SwitchType*/ 36, MVT::v8i16,// ->39641
/*39605*/           OPC_Scope, 17, /*->39624*/ // 2 children in Scope
/*39607*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39609*/             OPC_EmitInteger, MVT::i32, 14, 
/*39612*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39615*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs16q), 0,
                          MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$Vm) - Complexity = 13
                      // Dst: (VNEGs16q:v8i16 QPR:v8i16:$Vm)
/*39624*/           /*Scope*/ 15, /*->39640*/
/*39625*/             OPC_EmitInteger, MVT::i32, 14, 
/*39628*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39631*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs16q), 0,
                          MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$src) - Complexity = 13
                      // Dst: (VNEGs16q:v8i16 QPR:v8i16:$src)
/*39640*/           0, /*End of Scope*/
/*39641*/         0, // EndSwitchType
/*39642*/       0, // EndSwitchType
/*39643*/     /*Scope*/ 30|128,5/*670*/, /*->40315*/
/*39645*/       OPC_RecordChild0, // #0 = $src1
/*39646*/       OPC_MoveChild1,
/*39647*/       OPC_SwitchOpcode /*3 cases */, 98|128,3/*482*/, TARGET_VAL(ISD::MUL),// ->40134
/*39652*/         OPC_Scope, 2|128,1/*130*/, /*->39785*/ // 4 children in Scope
/*39655*/           OPC_RecordChild0, // #1 = $Vn
/*39656*/           OPC_MoveChild1,
/*39657*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39660*/           OPC_RecordChild0, // #2 = $Vm
/*39661*/           OPC_Scope, 60, /*->39723*/ // 2 children in Scope
/*39663*/             OPC_CheckChild0Type, MVT::v4i16,
/*39665*/             OPC_RecordChild1, // #3 = $lane
/*39666*/             OPC_MoveChild1,
/*39667*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39670*/             OPC_MoveParent,
/*39671*/             OPC_MoveParent,
/*39672*/             OPC_MoveParent,
/*39673*/             OPC_SwitchType /*2 cases */, 22, MVT::v4i16,// ->39698
/*39676*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39678*/               OPC_EmitConvertToTarget, 3,
/*39680*/               OPC_EmitInteger, MVT::i32, 14, 
/*39683*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39686*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv4i16), 0,
                            MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39698*/             /*SwitchType*/ 22, MVT::v8i16,// ->39722
/*39700*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39702*/               OPC_EmitConvertToTarget, 3,
/*39704*/               OPC_EmitInteger, MVT::i32, 14, 
/*39707*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39710*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv8i16), 0,
                            MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39722*/             0, // EndSwitchType
/*39723*/           /*Scope*/ 60, /*->39784*/
/*39724*/             OPC_CheckChild0Type, MVT::v2i32,
/*39726*/             OPC_RecordChild1, // #3 = $lane
/*39727*/             OPC_MoveChild1,
/*39728*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39731*/             OPC_MoveParent,
/*39732*/             OPC_MoveParent,
/*39733*/             OPC_MoveParent,
/*39734*/             OPC_SwitchType /*2 cases */, 22, MVT::v2i32,// ->39759
/*39737*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39739*/               OPC_EmitConvertToTarget, 3,
/*39741*/               OPC_EmitInteger, MVT::i32, 14, 
/*39744*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39747*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv2i32), 0,
                            MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39759*/             /*SwitchType*/ 22, MVT::v4i32,// ->39783
/*39761*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39763*/               OPC_EmitConvertToTarget, 3,
/*39765*/               OPC_EmitInteger, MVT::i32, 14, 
/*39768*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39771*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv4i32), 0,
                            MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39783*/             0, // EndSwitchType
/*39784*/           0, /*End of Scope*/
/*39785*/         /*Scope*/ 3|128,1/*131*/, /*->39918*/
/*39787*/           OPC_MoveChild0,
/*39788*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39791*/           OPC_RecordChild0, // #1 = $Vm
/*39792*/           OPC_Scope, 61, /*->39855*/ // 2 children in Scope
/*39794*/             OPC_CheckChild0Type, MVT::v4i16,
/*39796*/             OPC_RecordChild1, // #2 = $lane
/*39797*/             OPC_MoveChild1,
/*39798*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39801*/             OPC_MoveParent,
/*39802*/             OPC_MoveParent,
/*39803*/             OPC_RecordChild1, // #3 = $Vn
/*39804*/             OPC_MoveParent,
/*39805*/             OPC_SwitchType /*2 cases */, 22, MVT::v4i16,// ->39830
/*39808*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39810*/               OPC_EmitConvertToTarget, 2,
/*39812*/               OPC_EmitInteger, MVT::i32, 14, 
/*39815*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39818*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv4i16), 0,
                            MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39830*/             /*SwitchType*/ 22, MVT::v8i16,// ->39854
/*39832*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39834*/               OPC_EmitConvertToTarget, 2,
/*39836*/               OPC_EmitInteger, MVT::i32, 14, 
/*39839*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39842*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv8i16), 0,
                            MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39854*/             0, // EndSwitchType
/*39855*/           /*Scope*/ 61, /*->39917*/
/*39856*/             OPC_CheckChild0Type, MVT::v2i32,
/*39858*/             OPC_RecordChild1, // #2 = $lane
/*39859*/             OPC_MoveChild1,
/*39860*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39863*/             OPC_MoveParent,
/*39864*/             OPC_MoveParent,
/*39865*/             OPC_RecordChild1, // #3 = $Vn
/*39866*/             OPC_MoveParent,
/*39867*/             OPC_SwitchType /*2 cases */, 22, MVT::v2i32,// ->39892
/*39870*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39872*/               OPC_EmitConvertToTarget, 2,
/*39874*/               OPC_EmitInteger, MVT::i32, 14, 
/*39877*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39880*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv2i32), 0,
                            MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39892*/             /*SwitchType*/ 22, MVT::v4i32,// ->39916
/*39894*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39896*/               OPC_EmitConvertToTarget, 2,
/*39898*/               OPC_EmitInteger, MVT::i32, 14, 
/*39901*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39904*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv4i32), 0,
                            MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39916*/             0, // EndSwitchType
/*39917*/           0, /*End of Scope*/
/*39918*/         /*Scope*/ 106, /*->40025*/
/*39919*/           OPC_RecordChild0, // #1 = $src2
/*39920*/           OPC_MoveChild1,
/*39921*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39924*/           OPC_RecordChild0, // #2 = $src3
/*39925*/           OPC_Scope, 48, /*->39975*/ // 2 children in Scope
/*39927*/             OPC_CheckChild0Type, MVT::v8i16,
/*39929*/             OPC_RecordChild1, // #3 = $lane
/*39930*/             OPC_MoveChild1,
/*39931*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39934*/             OPC_MoveParent,
/*39935*/             OPC_MoveParent,
/*39936*/             OPC_MoveParent,
/*39937*/             OPC_CheckType, MVT::v8i16,
/*39939*/             OPC_EmitConvertToTarget, 3,
/*39941*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*39944*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*39952*/             OPC_EmitConvertToTarget, 3,
/*39954*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*39957*/             OPC_EmitInteger, MVT::i32, 14, 
/*39960*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39963*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*39975*/           /*Scope*/ 48, /*->40024*/
/*39976*/             OPC_CheckChild0Type, MVT::v4i32,
/*39978*/             OPC_RecordChild1, // #3 = $lane
/*39979*/             OPC_MoveChild1,
/*39980*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39983*/             OPC_MoveParent,
/*39984*/             OPC_MoveParent,
/*39985*/             OPC_MoveParent,
/*39986*/             OPC_CheckType, MVT::v4i32,
/*39988*/             OPC_EmitConvertToTarget, 3,
/*39990*/             OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*39993*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*40001*/             OPC_EmitConvertToTarget, 3,
/*40003*/             OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*40006*/             OPC_EmitInteger, MVT::i32, 14, 
/*40009*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40012*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*40024*/           0, /*End of Scope*/
/*40025*/         /*Scope*/ 107, /*->40133*/
/*40026*/           OPC_MoveChild0,
/*40027*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40030*/           OPC_RecordChild0, // #1 = $src3
/*40031*/           OPC_Scope, 49, /*->40082*/ // 2 children in Scope
/*40033*/             OPC_CheckChild0Type, MVT::v8i16,
/*40035*/             OPC_RecordChild1, // #2 = $lane
/*40036*/             OPC_MoveChild1,
/*40037*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40040*/             OPC_MoveParent,
/*40041*/             OPC_MoveParent,
/*40042*/             OPC_RecordChild1, // #3 = $src2
/*40043*/             OPC_MoveParent,
/*40044*/             OPC_CheckType, MVT::v8i16,
/*40046*/             OPC_EmitConvertToTarget, 2,
/*40048*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*40051*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*40059*/             OPC_EmitConvertToTarget, 2,
/*40061*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*40064*/             OPC_EmitInteger, MVT::i32, 14, 
/*40067*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40070*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*40082*/           /*Scope*/ 49, /*->40132*/
/*40083*/             OPC_CheckChild0Type, MVT::v4i32,
/*40085*/             OPC_RecordChild1, // #2 = $lane
/*40086*/             OPC_MoveChild1,
/*40087*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40090*/             OPC_MoveParent,
/*40091*/             OPC_MoveParent,
/*40092*/             OPC_RecordChild1, // #3 = $src2
/*40093*/             OPC_MoveParent,
/*40094*/             OPC_CheckType, MVT::v4i32,
/*40096*/             OPC_EmitConvertToTarget, 2,
/*40098*/             OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*40101*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*40109*/             OPC_EmitConvertToTarget, 2,
/*40111*/             OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*40114*/             OPC_EmitInteger, MVT::i32, 14, 
/*40117*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40120*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*40132*/           0, /*End of Scope*/
/*40133*/         0, /*End of Scope*/
/*40134*/       /*SwitchOpcode*/ 87, TARGET_VAL(ARMISD::VMULLs),// ->40224
/*40137*/         OPC_RecordChild0, // #1 = $Vn
/*40138*/         OPC_Scope, 41, /*->40181*/ // 2 children in Scope
/*40140*/           OPC_CheckChild0Type, MVT::v4i16,
/*40142*/           OPC_MoveChild1,
/*40143*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40146*/           OPC_RecordChild0, // #2 = $Vm
/*40147*/           OPC_CheckChild0Type, MVT::v4i16,
/*40149*/           OPC_RecordChild1, // #3 = $lane
/*40150*/           OPC_MoveChild1,
/*40151*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40154*/           OPC_MoveParent,
/*40155*/           OPC_MoveParent,
/*40156*/           OPC_MoveParent,
/*40157*/           OPC_CheckType, MVT::v4i32,
/*40159*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40161*/           OPC_EmitConvertToTarget, 3,
/*40163*/           OPC_EmitInteger, MVT::i32, 14, 
/*40166*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40169*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLslsv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*40181*/         /*Scope*/ 41, /*->40223*/
/*40182*/           OPC_CheckChild0Type, MVT::v2i32,
/*40184*/           OPC_MoveChild1,
/*40185*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40188*/           OPC_RecordChild0, // #2 = $Vm
/*40189*/           OPC_CheckChild0Type, MVT::v2i32,
/*40191*/           OPC_RecordChild1, // #3 = $lane
/*40192*/           OPC_MoveChild1,
/*40193*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40196*/           OPC_MoveParent,
/*40197*/           OPC_MoveParent,
/*40198*/           OPC_MoveParent,
/*40199*/           OPC_CheckType, MVT::v2i64,
/*40201*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40203*/           OPC_EmitConvertToTarget, 3,
/*40205*/           OPC_EmitInteger, MVT::i32, 14, 
/*40208*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40211*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLslsv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*40223*/         0, /*End of Scope*/
/*40224*/       /*SwitchOpcode*/ 87, TARGET_VAL(ARMISD::VMULLu),// ->40314
/*40227*/         OPC_RecordChild0, // #1 = $Vn
/*40228*/         OPC_Scope, 41, /*->40271*/ // 2 children in Scope
/*40230*/           OPC_CheckChild0Type, MVT::v4i16,
/*40232*/           OPC_MoveChild1,
/*40233*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40236*/           OPC_RecordChild0, // #2 = $Vm
/*40237*/           OPC_CheckChild0Type, MVT::v4i16,
/*40239*/           OPC_RecordChild1, // #3 = $lane
/*40240*/           OPC_MoveChild1,
/*40241*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40244*/           OPC_MoveParent,
/*40245*/           OPC_MoveParent,
/*40246*/           OPC_MoveParent,
/*40247*/           OPC_CheckType, MVT::v4i32,
/*40249*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40251*/           OPC_EmitConvertToTarget, 3,
/*40253*/           OPC_EmitInteger, MVT::i32, 14, 
/*40256*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40259*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLsluv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*40271*/         /*Scope*/ 41, /*->40313*/
/*40272*/           OPC_CheckChild0Type, MVT::v2i32,
/*40274*/           OPC_MoveChild1,
/*40275*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40278*/           OPC_RecordChild0, // #2 = $Vm
/*40279*/           OPC_CheckChild0Type, MVT::v2i32,
/*40281*/           OPC_RecordChild1, // #3 = $lane
/*40282*/           OPC_MoveChild1,
/*40283*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40286*/           OPC_MoveParent,
/*40287*/           OPC_MoveParent,
/*40288*/           OPC_MoveParent,
/*40289*/           OPC_CheckType, MVT::v2i64,
/*40291*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40293*/           OPC_EmitConvertToTarget, 3,
/*40295*/           OPC_EmitInteger, MVT::i32, 14, 
/*40298*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40301*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLsluv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*40313*/         0, /*End of Scope*/
/*40314*/       0, // EndSwitchOpcode
/*40315*/     /*Scope*/ 111|128,1/*239*/, /*->40556*/
/*40317*/       OPC_MoveChild0,
/*40318*/       OPC_SwitchOpcode /*3 cases */, 87, TARGET_VAL(ARMISD::VMOVIMM),// ->40409
/*40322*/         OPC_MoveChild0,
/*40323*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*40326*/         OPC_MoveParent,
/*40327*/         OPC_CheckPredicate, 76, // Predicate_NEONimmAllZerosV
/*40329*/         OPC_MoveParent,
/*40330*/         OPC_RecordChild1, // #0 = $Vm
/*40331*/         OPC_SwitchType /*2 cases */, 36, MVT::v2i32,// ->40370
/*40334*/           OPC_Scope, 17, /*->40353*/ // 2 children in Scope
/*40336*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40338*/             OPC_EmitInteger, MVT::i32, 14, 
/*40341*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40344*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs32d), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$Vm) - Complexity = 10
                      // Dst: (VNEGs32d:v2i32 DPR:v2i32:$Vm)
/*40353*/           /*Scope*/ 15, /*->40369*/
/*40354*/             OPC_EmitInteger, MVT::i32, 14, 
/*40357*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40360*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs32d), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$src) - Complexity = 10
                      // Dst: (VNEGs32d:v2i32 DPR:v2i32:$src)
/*40369*/           0, /*End of Scope*/
/*40370*/         /*SwitchType*/ 36, MVT::v4i32,// ->40408
/*40372*/           OPC_Scope, 17, /*->40391*/ // 2 children in Scope
/*40374*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40376*/             OPC_EmitInteger, MVT::i32, 14, 
/*40379*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40382*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs32q), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$Vm) - Complexity = 10
                      // Dst: (VNEGs32q:v4i32 QPR:v4i32:$Vm)
/*40391*/           /*Scope*/ 15, /*->40407*/
/*40392*/             OPC_EmitInteger, MVT::i32, 14, 
/*40395*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40398*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs32q), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$src) - Complexity = 10
                      // Dst: (VNEGs32q:v4i32 QPR:v4i32:$src)
/*40407*/           0, /*End of Scope*/
/*40408*/         0, // EndSwitchType
/*40409*/       /*SwitchOpcode*/ 70, TARGET_VAL(ISD::SIGN_EXTEND),// ->40482
/*40412*/         OPC_RecordChild0, // #0 = $Vn
/*40413*/         OPC_MoveParent,
/*40414*/         OPC_MoveChild1,
/*40415*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*40418*/         OPC_RecordChild0, // #1 = $Vm
/*40419*/         OPC_MoveParent,
/*40420*/         OPC_SwitchType /*3 cases */, 18, MVT::v8i16,// ->40441
/*40423*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40425*/           OPC_EmitInteger, MVT::i32, 14, 
/*40428*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40431*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBLsv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VSUBLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40441*/         /*SwitchType*/ 18, MVT::v4i32,// ->40461
/*40443*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40445*/           OPC_EmitInteger, MVT::i32, 14, 
/*40448*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40451*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBLsv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VSUBLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40461*/         /*SwitchType*/ 18, MVT::v2i64,// ->40481
/*40463*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40465*/           OPC_EmitInteger, MVT::i32, 14, 
/*40468*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40471*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBLsv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VSUBLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40481*/         0, // EndSwitchType
/*40482*/       /*SwitchOpcode*/ 70, TARGET_VAL(ISD::ZERO_EXTEND),// ->40555
/*40485*/         OPC_RecordChild0, // #0 = $Vn
/*40486*/         OPC_MoveParent,
/*40487*/         OPC_MoveChild1,
/*40488*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*40491*/         OPC_RecordChild0, // #1 = $Vm
/*40492*/         OPC_MoveParent,
/*40493*/         OPC_SwitchType /*3 cases */, 18, MVT::v8i16,// ->40514
/*40496*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40498*/           OPC_EmitInteger, MVT::i32, 14, 
/*40501*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40504*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBLuv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VSUBLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40514*/         /*SwitchType*/ 18, MVT::v4i32,// ->40534
/*40516*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40518*/           OPC_EmitInteger, MVT::i32, 14, 
/*40521*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40524*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBLuv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VSUBLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40534*/         /*SwitchType*/ 18, MVT::v2i64,// ->40554
/*40536*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40538*/           OPC_EmitInteger, MVT::i32, 14, 
/*40541*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40544*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBLuv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VSUBLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40554*/         0, // EndSwitchType
/*40555*/       0, // EndSwitchOpcode
/*40556*/     /*Scope*/ 98|128,4/*610*/, /*->41168*/
/*40558*/       OPC_RecordChild0, // #0 = $src1
/*40559*/       OPC_Scope, 56|128,3/*440*/, /*->41002*/ // 2 children in Scope
/*40562*/         OPC_MoveChild1,
/*40563*/         OPC_SwitchOpcode /*5 cases */, 3|128,1/*131*/, TARGET_VAL(ISD::MUL),// ->40699
/*40568*/           OPC_RecordChild0, // #1 = $Vn
/*40569*/           OPC_RecordChild1, // #2 = $Vm
/*40570*/           OPC_MoveParent,
/*40571*/           OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->40593
/*40574*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40576*/             OPC_EmitInteger, MVT::i32, 14, 
/*40579*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40582*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSv8i8), 0,
                          MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40593*/           /*SwitchType*/ 19, MVT::v4i16,// ->40614
/*40595*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40597*/             OPC_EmitInteger, MVT::i32, 14, 
/*40600*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40603*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40614*/           /*SwitchType*/ 19, MVT::v2i32,// ->40635
/*40616*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40618*/             OPC_EmitInteger, MVT::i32, 14, 
/*40621*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40624*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40635*/           /*SwitchType*/ 19, MVT::v16i8,// ->40656
/*40637*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40639*/             OPC_EmitInteger, MVT::i32, 14, 
/*40642*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40645*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSv16i8), 0,
                          MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*40656*/           /*SwitchType*/ 19, MVT::v8i16,// ->40677
/*40658*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40660*/             OPC_EmitInteger, MVT::i32, 14, 
/*40663*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40666*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*40677*/           /*SwitchType*/ 19, MVT::v4i32,// ->40698
/*40679*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40681*/             OPC_EmitInteger, MVT::i32, 14, 
/*40684*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40687*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*40698*/           0, // EndSwitchType
/*40699*/         /*SwitchOpcode*/ 81, TARGET_VAL(ARMISD::VMULLs),// ->40783
/*40702*/           OPC_RecordChild0, // #1 = $Vn
/*40703*/           OPC_Scope, 25, /*->40730*/ // 3 children in Scope
/*40705*/             OPC_CheckChild0Type, MVT::v8i8,
/*40707*/             OPC_RecordChild1, // #2 = $Vm
/*40708*/             OPC_MoveParent,
/*40709*/             OPC_CheckType, MVT::v8i16,
/*40711*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40713*/             OPC_EmitInteger, MVT::i32, 14, 
/*40716*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40719*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLsv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSLsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40730*/           /*Scope*/ 25, /*->40756*/
/*40731*/             OPC_CheckChild0Type, MVT::v4i16,
/*40733*/             OPC_RecordChild1, // #2 = $Vm
/*40734*/             OPC_MoveParent,
/*40735*/             OPC_CheckType, MVT::v4i32,
/*40737*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40739*/             OPC_EmitInteger, MVT::i32, 14, 
/*40742*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40745*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLsv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSLsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40756*/           /*Scope*/ 25, /*->40782*/
/*40757*/             OPC_CheckChild0Type, MVT::v2i32,
/*40759*/             OPC_RecordChild1, // #2 = $Vm
/*40760*/             OPC_MoveParent,
/*40761*/             OPC_CheckType, MVT::v2i64,
/*40763*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40765*/             OPC_EmitInteger, MVT::i32, 14, 
/*40768*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40771*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLsv2i64), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSLsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40782*/           0, /*End of Scope*/
/*40783*/         /*SwitchOpcode*/ 81, TARGET_VAL(ARMISD::VMULLu),// ->40867
/*40786*/           OPC_RecordChild0, // #1 = $Vn
/*40787*/           OPC_Scope, 25, /*->40814*/ // 3 children in Scope
/*40789*/             OPC_CheckChild0Type, MVT::v8i8,
/*40791*/             OPC_RecordChild1, // #2 = $Vm
/*40792*/             OPC_MoveParent,
/*40793*/             OPC_CheckType, MVT::v8i16,
/*40795*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40797*/             OPC_EmitInteger, MVT::i32, 14, 
/*40800*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40803*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLuv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSLuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40814*/           /*Scope*/ 25, /*->40840*/
/*40815*/             OPC_CheckChild0Type, MVT::v4i16,
/*40817*/             OPC_RecordChild1, // #2 = $Vm
/*40818*/             OPC_MoveParent,
/*40819*/             OPC_CheckType, MVT::v4i32,
/*40821*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40823*/             OPC_EmitInteger, MVT::i32, 14, 
/*40826*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40829*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLuv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSLuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40840*/           /*Scope*/ 25, /*->40866*/
/*40841*/             OPC_CheckChild0Type, MVT::v2i32,
/*40843*/             OPC_RecordChild1, // #2 = $Vm
/*40844*/             OPC_MoveParent,
/*40845*/             OPC_CheckType, MVT::v2i64,
/*40847*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40849*/             OPC_EmitInteger, MVT::i32, 14, 
/*40852*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40855*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLuv2i64), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSLuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40866*/           0, /*End of Scope*/
/*40867*/         /*SwitchOpcode*/ 64, TARGET_VAL(ISD::SIGN_EXTEND),// ->40934
/*40870*/           OPC_RecordChild0, // #1 = $Vm
/*40871*/           OPC_MoveParent,
/*40872*/           OPC_SwitchType /*3 cases */, 18, MVT::v8i16,// ->40893
/*40875*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40877*/             OPC_EmitInteger, MVT::i32, 14, 
/*40880*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40883*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBWsv8i16), 0,
                          MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VSUBWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*40893*/           /*SwitchType*/ 18, MVT::v4i32,// ->40913
/*40895*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40897*/             OPC_EmitInteger, MVT::i32, 14, 
/*40900*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40903*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBWsv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VSUBWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*40913*/           /*SwitchType*/ 18, MVT::v2i64,// ->40933
/*40915*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40917*/             OPC_EmitInteger, MVT::i32, 14, 
/*40920*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40923*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBWsv2i64), 0,
                          MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VSUBWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*40933*/           0, // EndSwitchType
/*40934*/         /*SwitchOpcode*/ 64, TARGET_VAL(ISD::ZERO_EXTEND),// ->41001
/*40937*/           OPC_RecordChild0, // #1 = $Vm
/*40938*/           OPC_MoveParent,
/*40939*/           OPC_SwitchType /*3 cases */, 18, MVT::v8i16,// ->40960
/*40942*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40944*/             OPC_EmitInteger, MVT::i32, 14, 
/*40947*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40950*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBWuv8i16), 0,
                          MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VSUBWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*40960*/           /*SwitchType*/ 18, MVT::v4i32,// ->40980
/*40962*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40964*/             OPC_EmitInteger, MVT::i32, 14, 
/*40967*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40970*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBWuv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VSUBWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*40980*/           /*SwitchType*/ 18, MVT::v2i64,// ->41000
/*40982*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40984*/             OPC_EmitInteger, MVT::i32, 14, 
/*40987*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40990*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBWuv2i64), 0,
                          MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VSUBWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*41000*/           0, // EndSwitchType
/*41001*/         0, // EndSwitchOpcode
/*41002*/       /*Scope*/ 35|128,1/*163*/, /*->41167*/
/*41004*/         OPC_RecordChild1, // #1 = $Vm
/*41005*/         OPC_SwitchType /*8 cases */, 18, MVT::v8i8,// ->41026
/*41008*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*41010*/           OPC_EmitInteger, MVT::i32, 14, 
/*41013*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41016*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv8i8), 0,
                        MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                    // Dst: (VSUBv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*41026*/         /*SwitchType*/ 18, MVT::v4i16,// ->41046
/*41028*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*41030*/           OPC_EmitInteger, MVT::i32, 14, 
/*41033*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41036*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv4i16), 0,
                        MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                    // Dst: (VSUBv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*41046*/         /*SwitchType*/ 18, MVT::v2i32,// ->41066
/*41048*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*41050*/           OPC_EmitInteger, MVT::i32, 14, 
/*41053*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41056*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv2i32), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                    // Dst: (VSUBv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*41066*/         /*SwitchType*/ 18, MVT::v16i8,// ->41086
/*41068*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*41070*/           OPC_EmitInteger, MVT::i32, 14, 
/*41073*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41076*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv16i8), 0,
                        MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                    // Dst: (VSUBv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*41086*/         /*SwitchType*/ 18, MVT::v8i16,// ->41106
/*41088*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*41090*/           OPC_EmitInteger, MVT::i32, 14, 
/*41093*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41096*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                    // Dst: (VSUBv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*41106*/         /*SwitchType*/ 18, MVT::v4i32,// ->41126
/*41108*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*41110*/           OPC_EmitInteger, MVT::i32, 14, 
/*41113*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41116*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                    // Dst: (VSUBv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*41126*/         /*SwitchType*/ 18, MVT::v1i64,// ->41146
/*41128*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*41130*/           OPC_EmitInteger, MVT::i32, 14, 
/*41133*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41136*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv1i64), 0,
                        MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                    // Dst: (VSUBv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*41146*/         /*SwitchType*/ 18, MVT::v2i64,// ->41166
/*41148*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*41150*/           OPC_EmitInteger, MVT::i32, 14, 
/*41153*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41156*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                    // Dst: (VSUBv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*41166*/         0, // EndSwitchType
/*41167*/       0, /*End of Scope*/
/*41168*/     0, /*End of Scope*/
/*41169*/   /*SwitchOpcode*/ 121|128,3/*505*/, TARGET_VAL(ARMISD::ADDC),// ->41678
/*41173*/     OPC_RecordChild0, // #0 = $Rn
/*41174*/     OPC_RecordChild1, // #1 = $shift
/*41175*/     OPC_Scope, 21|128,1/*149*/, /*->41327*/ // 3 children in Scope
/*41178*/       OPC_CheckType, MVT::i32,
/*41180*/       OPC_Scope, 72, /*->41254*/ // 4 children in Scope
/*41182*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41184*/         OPC_Scope, 22, /*->41208*/ // 3 children in Scope
/*41186*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*41189*/           OPC_EmitInteger, MVT::i32, 14, 
/*41192*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41195*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::ADDSrsr), 0,
                        MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*41208*/         /*Scope*/ 22, /*->41231*/
/*41209*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*41212*/           OPC_EmitInteger, MVT::i32, 14, 
/*41215*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41218*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::ADDSrsr), 0,
                        MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMaddc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*41231*/         /*Scope*/ 21, /*->41253*/
/*41232*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*41235*/           OPC_EmitInteger, MVT::i32, 14, 
/*41238*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41241*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::ADDSrsi), 0,
                        MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*41253*/         0, /*End of Scope*/
/*41254*/       /*Scope*/ 23, /*->41278*/
/*41255*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*41257*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*41260*/         OPC_EmitInteger, MVT::i32, 14, 
/*41263*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41266*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADDSrs), 0,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*41278*/       /*Scope*/ 23, /*->41302*/
/*41279*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41281*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*41284*/         OPC_EmitInteger, MVT::i32, 14, 
/*41287*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41290*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::ADDSrsi), 0,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*41302*/       /*Scope*/ 23, /*->41326*/
/*41303*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*41305*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*41308*/         OPC_EmitInteger, MVT::i32, 14, 
/*41311*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41314*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADDSrs), 0,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
                  // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*41326*/       0, /*End of Scope*/
/*41327*/     /*Scope*/ 20|128,2/*276*/, /*->41605*/
/*41329*/       OPC_MoveChild1,
/*41330*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41333*/       OPC_Scope, 29, /*->41364*/ // 8 children in Scope
/*41335*/         OPC_CheckPredicate, 13, // Predicate_imm1_255_neg
/*41337*/         OPC_MoveParent,
/*41338*/         OPC_CheckType, MVT::i32,
/*41340*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*41342*/         OPC_EmitConvertToTarget, 1,
/*41344*/         OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*41347*/         OPC_EmitInteger, MVT::i32, 14, 
/*41350*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41353*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SUBSri), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm1_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm1_255_neg>>:$imm))
/*41364*/       /*Scope*/ 26, /*->41391*/
/*41365*/         OPC_CheckPredicate, 7, // Predicate_mod_imm
/*41367*/         OPC_MoveParent,
/*41368*/         OPC_CheckType, MVT::i32,
/*41370*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41372*/         OPC_EmitConvertToTarget, 1,
/*41374*/         OPC_EmitInteger, MVT::i32, 14, 
/*41377*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41380*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::ADDSri), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (ADDSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*41391*/       /*Scope*/ 29, /*->41421*/
/*41392*/         OPC_CheckPredicate, 14, // Predicate_mod_imm_neg
/*41394*/         OPC_MoveParent,
/*41395*/         OPC_CheckType, MVT::i32,
/*41397*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41399*/         OPC_EmitConvertToTarget, 1,
/*41401*/         OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*41404*/         OPC_EmitInteger, MVT::i32, 14, 
/*41407*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41410*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::SUBSri), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (SUBSri:i32:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*41421*/       /*Scope*/ 18, /*->41440*/
/*41422*/         OPC_CheckPredicate, 15, // Predicate_imm0_7
/*41424*/         OPC_MoveParent,
/*41425*/         OPC_CheckType, MVT::i32,
/*41427*/         OPC_CheckPatternPredicate, 44, // (Subtarget->isThumb1Only())
/*41429*/         OPC_EmitConvertToTarget, 1,
/*41431*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::tADDSi3), 0,
                      MVT::i32, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (ARMaddc:i32:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7>>:$imm3) - Complexity = 7
                  // Dst: (tADDSi3:i32:i32 tGPR:i32:$Rm, (imm:i32):$imm3)
/*41440*/       /*Scope*/ 18, /*->41459*/
/*41441*/         OPC_CheckPredicate, 16, // Predicate_imm8_255
/*41443*/         OPC_MoveParent,
/*41444*/         OPC_CheckType, MVT::i32,
/*41446*/         OPC_CheckPatternPredicate, 44, // (Subtarget->isThumb1Only())
/*41448*/         OPC_EmitConvertToTarget, 1,
/*41450*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::tADDSi8), 0,
                      MVT::i32, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (ARMaddc:i32:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255>>:$imm8) - Complexity = 7
                  // Dst: (tADDSi8:i32:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*41459*/       /*Scope*/ 26, /*->41486*/
/*41460*/         OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*41462*/         OPC_MoveParent,
/*41463*/         OPC_CheckType, MVT::i32,
/*41465*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*41467*/         OPC_EmitConvertToTarget, 1,
/*41469*/         OPC_EmitInteger, MVT::i32, 14, 
/*41472*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41475*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADDSri), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ADDSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*41486*/       /*Scope*/ 29, /*->41516*/
/*41487*/         OPC_CheckPredicate, 20, // Predicate_t2_so_imm_neg
/*41489*/         OPC_MoveParent,
/*41490*/         OPC_CheckType, MVT::i32,
/*41492*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*41494*/         OPC_EmitConvertToTarget, 1,
/*41496*/         OPC_EmitNodeXForm, 4, 2, // t2_so_imm_neg_XFORM
/*41499*/         OPC_EmitInteger, MVT::i32, 14, 
/*41502*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41505*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SUBSri), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*41516*/       /*Scope*/ 87, /*->41604*/
/*41517*/         OPC_CheckPredicate, 22, // Predicate_imm0_65535_neg
/*41519*/         OPC_MoveParent,
/*41520*/         OPC_CheckType, MVT::i32,
/*41522*/         OPC_Scope, 39, /*->41563*/ // 2 children in Scope
/*41524*/           OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*41526*/           OPC_EmitConvertToTarget, 1,
/*41528*/           OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*41531*/           OPC_EmitInteger, MVT::i32, 14, 
/*41534*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41537*/           OPC_EmitNode1, TARGET_VAL(ARM::MOVi16), 0,
                        MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*41546*/           OPC_EmitInteger, MVT::i32, 14, 
/*41549*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41552*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::SUBSrr), 0,
                        MVT::i32, MVT::i32, 4/*#Ops*/, 0, 6, 7, 8, 
                    // Src: (ARMaddc:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (SUBSrr:i32:i32 GPR:i32:$src, (MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*41563*/         /*Scope*/ 39, /*->41603*/
/*41564*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*41566*/           OPC_EmitConvertToTarget, 1,
/*41568*/           OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*41571*/           OPC_EmitInteger, MVT::i32, 14, 
/*41574*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41577*/           OPC_EmitNode1, TARGET_VAL(ARM::t2MOVi16), 0,
                        MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*41586*/           OPC_EmitInteger, MVT::i32, 14, 
/*41589*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41592*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SUBSrr), 0,
                        MVT::i32, MVT::i32, 4/*#Ops*/, 0, 6, 7, 8, 
                    // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (t2SUBSrr:i32:i32 rGPR:i32:$src, (t2MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*41603*/         0, /*End of Scope*/
/*41604*/       0, /*End of Scope*/
/*41605*/     /*Scope*/ 71, /*->41677*/
/*41606*/       OPC_CheckType, MVT::i32,
/*41608*/       OPC_Scope, 19, /*->41629*/ // 3 children in Scope
/*41610*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41612*/         OPC_EmitInteger, MVT::i32, 14, 
/*41615*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41618*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::ADDSrr), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (ADDSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*41629*/       /*Scope*/ 11, /*->41641*/
/*41630*/         OPC_CheckPatternPredicate, 44, // (Subtarget->isThumb1Only())
/*41632*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::tADDSrr), 0,
                      MVT::i32, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (ARMaddc:i32:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tADDSrr:i32:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*41641*/       /*Scope*/ 34, /*->41676*/
/*41642*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*41644*/         OPC_EmitInteger, MVT::i32, 14, 
/*41647*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41650*/         OPC_Scope, 11, /*->41663*/ // 2 children in Scope
/*41652*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADDSrr), 0,
                        MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*41663*/         /*Scope*/ 11, /*->41675*/
/*41664*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADDSrr), 0,
                        MVT::i32, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMaddc:i32:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                    // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*41675*/         0, /*End of Scope*/
/*41676*/       0, /*End of Scope*/
/*41677*/     0, /*End of Scope*/
/*41678*/   /*SwitchOpcode*/ 0|128,3/*384*/, TARGET_VAL(ARMISD::SUBC),// ->42066
/*41682*/     OPC_RecordChild0, // #0 = $Rn
/*41683*/     OPC_Scope, 56|128,1/*184*/, /*->41870*/ // 5 children in Scope
/*41686*/       OPC_RecordChild1, // #1 = $shift
/*41687*/       OPC_Scope, 20|128,1/*148*/, /*->41838*/ // 2 children in Scope
/*41690*/         OPC_CheckType, MVT::i32,
/*41692*/         OPC_Scope, 94, /*->41788*/ // 2 children in Scope
/*41694*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41696*/           OPC_Scope, 22, /*->41720*/ // 4 children in Scope
/*41698*/             OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*41701*/             OPC_EmitInteger, MVT::i32, 14, 
/*41704*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41707*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::SUBSrsr), 0,
                          MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                      // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                      // Dst: (SUBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*41720*/           /*Scope*/ 22, /*->41743*/
/*41721*/             OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*41724*/             OPC_EmitInteger, MVT::i32, 14, 
/*41727*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41730*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::RSBSrsr), 0,
                          MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                      // Src: (ARMsubc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                      // Dst: (RSBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*41743*/           /*Scope*/ 21, /*->41765*/
/*41744*/             OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*41747*/             OPC_EmitInteger, MVT::i32, 14, 
/*41750*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41753*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::SUBSrsi), 0,
                          MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                      // Dst: (SUBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*41765*/           /*Scope*/ 21, /*->41787*/
/*41766*/             OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*41769*/             OPC_EmitInteger, MVT::i32, 14, 
/*41772*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41775*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::RSBSrsi), 0,
                          MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                      // Dst: (RSBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*41787*/           0, /*End of Scope*/
/*41788*/         /*Scope*/ 48, /*->41837*/
/*41789*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*41791*/           OPC_Scope, 21, /*->41814*/ // 2 children in Scope
/*41793*/             OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*41796*/             OPC_EmitInteger, MVT::i32, 14, 
/*41799*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41802*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SUBSrs), 0,
                          MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                      // Dst: (t2SUBSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*41814*/           /*Scope*/ 21, /*->41836*/
/*41815*/             OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*41818*/             OPC_EmitInteger, MVT::i32, 14, 
/*41821*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41824*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::t2RSBSrs), 0,
                          MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                      // Dst: (t2RSBSrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*41836*/           0, /*End of Scope*/
/*41837*/         0, /*End of Scope*/
/*41838*/       /*Scope*/ 30, /*->41869*/
/*41839*/         OPC_MoveChild1,
/*41840*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41843*/         OPC_CheckPredicate, 7, // Predicate_mod_imm
/*41845*/         OPC_MoveParent,
/*41846*/         OPC_CheckType, MVT::i32,
/*41848*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41850*/         OPC_EmitConvertToTarget, 1,
/*41852*/         OPC_EmitInteger, MVT::i32, 14, 
/*41855*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41858*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::SUBSri), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (SUBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*41869*/       0, /*End of Scope*/
/*41870*/     /*Scope*/ 31, /*->41902*/
/*41871*/       OPC_MoveChild0,
/*41872*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41875*/       OPC_CheckPredicate, 7, // Predicate_mod_imm
/*41877*/       OPC_MoveParent,
/*41878*/       OPC_RecordChild1, // #1 = $Rn
/*41879*/       OPC_CheckType, MVT::i32,
/*41881*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41883*/       OPC_EmitConvertToTarget, 0,
/*41885*/       OPC_EmitInteger, MVT::i32, 14, 
/*41888*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41891*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::RSBSri), 0,
                    MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
                // Dst: (RSBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*41902*/     /*Scope*/ 72, /*->41975*/
/*41903*/       OPC_RecordChild1, // #1 = $imm3
/*41904*/       OPC_MoveChild1,
/*41905*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41908*/       OPC_Scope, 18, /*->41928*/ // 3 children in Scope
/*41910*/         OPC_CheckPredicate, 15, // Predicate_imm0_7
/*41912*/         OPC_MoveParent,
/*41913*/         OPC_CheckType, MVT::i32,
/*41915*/         OPC_CheckPatternPredicate, 44, // (Subtarget->isThumb1Only())
/*41917*/         OPC_EmitConvertToTarget, 1,
/*41919*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::tSUBSi3), 0,
                      MVT::i32, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (ARMsubc:i32:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7>>:$imm3) - Complexity = 7
                  // Dst: (tSUBSi3:i32:i32 tGPR:i32:$Rm, (imm:i32):$imm3)
/*41928*/       /*Scope*/ 18, /*->41947*/
/*41929*/         OPC_CheckPredicate, 16, // Predicate_imm8_255
/*41931*/         OPC_MoveParent,
/*41932*/         OPC_CheckType, MVT::i32,
/*41934*/         OPC_CheckPatternPredicate, 44, // (Subtarget->isThumb1Only())
/*41936*/         OPC_EmitConvertToTarget, 1,
/*41938*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::tSUBSi8), 0,
                      MVT::i32, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (ARMsubc:i32:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255>>:$imm8) - Complexity = 7
                  // Dst: (tSUBSi8:i32:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*41947*/       /*Scope*/ 26, /*->41974*/
/*41948*/         OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*41950*/         OPC_MoveParent,
/*41951*/         OPC_CheckType, MVT::i32,
/*41953*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*41955*/         OPC_EmitConvertToTarget, 1,
/*41957*/         OPC_EmitInteger, MVT::i32, 14, 
/*41960*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41963*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SUBSri), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2SUBSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*41974*/       0, /*End of Scope*/
/*41975*/     /*Scope*/ 31, /*->42007*/
/*41976*/       OPC_MoveChild0,
/*41977*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41980*/       OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*41982*/       OPC_MoveParent,
/*41983*/       OPC_RecordChild1, // #1 = $Rn
/*41984*/       OPC_CheckType, MVT::i32,
/*41986*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*41988*/       OPC_EmitConvertToTarget, 0,
/*41990*/       OPC_EmitInteger, MVT::i32, 14, 
/*41993*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41996*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::t2RSBSri), 0,
                    MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
                // Dst: (t2RSBSri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*42007*/     /*Scope*/ 57, /*->42065*/
/*42008*/       OPC_RecordChild1, // #1 = $Rm
/*42009*/       OPC_CheckType, MVT::i32,
/*42011*/       OPC_Scope, 19, /*->42032*/ // 3 children in Scope
/*42013*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42015*/         OPC_EmitInteger, MVT::i32, 14, 
/*42018*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42021*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::SUBSrr), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (SUBSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*42032*/       /*Scope*/ 11, /*->42044*/
/*42033*/         OPC_CheckPatternPredicate, 44, // (Subtarget->isThumb1Only())
/*42035*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::tSUBSrr), 0,
                      MVT::i32, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (ARMsubc:i32:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tSUBSrr:i32:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*42044*/       /*Scope*/ 19, /*->42064*/
/*42045*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42047*/         OPC_EmitInteger, MVT::i32, 14, 
/*42050*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42053*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SUBSrr), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2SUBSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*42064*/       0, /*End of Scope*/
/*42065*/     0, /*End of Scope*/
/*42066*/   /*SwitchOpcode*/ 91|128,3/*475*/, TARGET_VAL(ARMISD::ADDE),// ->42545
/*42070*/     OPC_RecordChild0, // #0 = $Rn
/*42071*/     OPC_RecordChild1, // #1 = $shift
/*42072*/     OPC_Scope, 100, /*->42174*/ // 3 children in Scope
/*42074*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*42075*/       OPC_CheckType, MVT::i32,
/*42077*/       OPC_Scope, 63, /*->42142*/ // 2 children in Scope
/*42079*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42081*/         OPC_Scope, 29, /*->42112*/ // 2 children in Scope
/*42083*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*42086*/           OPC_EmitInteger, MVT::i32, 14, 
/*42089*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42092*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42095*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42098*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::ADCrsr), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                    // Src: (ARMadde:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                    // Dst: (ADCrsr:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*42112*/         /*Scope*/ 28, /*->42141*/
/*42113*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*42116*/           OPC_EmitInteger, MVT::i32, 14, 
/*42119*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42122*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42125*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42128*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::ADCrsi), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                    // Src: (ARMadde:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                    // Dst: (ADCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*42141*/         0, /*End of Scope*/
/*42142*/       /*Scope*/ 30, /*->42173*/
/*42143*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42145*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #3 #4
/*42148*/         OPC_EmitInteger, MVT::i32, 14, 
/*42151*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42154*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42157*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42160*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADCrs), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                  // Dst: (t2ADCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*42173*/       0, /*End of Scope*/
/*42174*/     /*Scope*/ 37|128,2/*293*/, /*->42469*/
/*42176*/       OPC_MoveChild1,
/*42177*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42180*/       OPC_Scope, 37, /*->42219*/ // 6 children in Scope
/*42182*/         OPC_CheckPredicate, 77, // Predicate_imm0_255_not
/*42184*/         OPC_MoveParent,
/*42185*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42186*/         OPC_CheckType, MVT::i32,
/*42188*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42190*/         OPC_EmitConvertToTarget, 1,
/*42192*/         OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*42195*/         OPC_EmitInteger, MVT::i32, 14, 
/*42198*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42201*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42204*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42207*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_not>><<X:imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 8
                  // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (imm_not_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_not>>:$imm))
/*42219*/       /*Scope*/ 34, /*->42254*/
/*42220*/         OPC_CheckPredicate, 7, // Predicate_mod_imm
/*42222*/         OPC_MoveParent,
/*42223*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42224*/         OPC_CheckType, MVT::i32,
/*42226*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42228*/         OPC_EmitConvertToTarget, 1,
/*42230*/         OPC_EmitInteger, MVT::i32, 14, 
/*42233*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42236*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42239*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42242*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::ADCri), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (ADCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42254*/       /*Scope*/ 37, /*->42292*/
/*42255*/         OPC_CheckPredicate, 28, // Predicate_mod_imm_not
/*42257*/         OPC_MoveParent,
/*42258*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42259*/         OPC_CheckType, MVT::i32,
/*42261*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42263*/         OPC_EmitConvertToTarget, 1,
/*42265*/         OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*42268*/         OPC_EmitInteger, MVT::i32, 14, 
/*42271*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42274*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42277*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42280*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (SBCri:i32:i32 GPR:i32:$src, (imm_not_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_not>>:$imm))
/*42292*/       /*Scope*/ 34, /*->42327*/
/*42293*/         OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*42295*/         OPC_MoveParent,
/*42296*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42297*/         OPC_CheckType, MVT::i32,
/*42299*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42301*/         OPC_EmitConvertToTarget, 1,
/*42303*/         OPC_EmitInteger, MVT::i32, 14, 
/*42306*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42309*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42312*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42315*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADCri), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2ADCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*42327*/       /*Scope*/ 37, /*->42365*/
/*42328*/         OPC_CheckPredicate, 8, // Predicate_t2_so_imm_not
/*42330*/         OPC_MoveParent,
/*42331*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42332*/         OPC_CheckType, MVT::i32,
/*42334*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42336*/         OPC_EmitConvertToTarget, 1,
/*42338*/         OPC_EmitNodeXForm, 1, 3, // t2_so_imm_not_XFORM
/*42341*/         OPC_EmitInteger, MVT::i32, 14, 
/*42344*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42347*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42350*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42353*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*42365*/       /*Scope*/ 102, /*->42468*/
/*42366*/         OPC_CheckPredicate, 22, // Predicate_imm0_65535_neg
/*42368*/         OPC_MoveParent,
/*42369*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42370*/         OPC_CheckType, MVT::i32,
/*42372*/         OPC_Scope, 46, /*->42420*/ // 2 children in Scope
/*42374*/           OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*42376*/           OPC_EmitConvertToTarget, 1,
/*42378*/           OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*42381*/           OPC_EmitInteger, MVT::i32, 14, 
/*42384*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42387*/           OPC_EmitNode1, TARGET_VAL(ARM::MOVi16), 0,
                        MVT::i32, 3/*#Ops*/, 4, 5, 6,  // Results = #7
/*42396*/           OPC_EmitInteger, MVT::i32, 14, 
/*42399*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42402*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42405*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42408*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 5/*#Ops*/, 0, 7, 8, 9, 10, 
                    // Src: (ARMadde:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm, CPSR:i32) - Complexity = 7
                    // Dst: (SBCrr:i32:i32 GPR:i32:$src, (MOVi16:i32 (imm_not_XFORM:i32 (imm:i32):$imm)))
/*42420*/         /*Scope*/ 46, /*->42467*/
/*42421*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42423*/           OPC_EmitConvertToTarget, 1,
/*42425*/           OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*42428*/           OPC_EmitInteger, MVT::i32, 14, 
/*42431*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42434*/           OPC_EmitNode1, TARGET_VAL(ARM::t2MOVi16), 0,
                        MVT::i32, 3/*#Ops*/, 4, 5, 6,  // Results = #7
/*42443*/           OPC_EmitInteger, MVT::i32, 14, 
/*42446*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42449*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42452*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42455*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 5/*#Ops*/, 0, 7, 8, 9, 10, 
                    // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm, CPSR:i32) - Complexity = 7
                    // Dst: (t2SBCrr:i32:i32 rGPR:i32:$src, (t2MOVi16:i32 (imm_not_XFORM:i32 (imm:i32):$imm)))
/*42467*/         0, /*End of Scope*/
/*42468*/       0, /*End of Scope*/
/*42469*/     /*Scope*/ 74, /*->42544*/
/*42470*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*42471*/       OPC_CheckType, MVT::i32,
/*42473*/       OPC_Scope, 26, /*->42501*/ // 3 children in Scope
/*42475*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42477*/         OPC_EmitInteger, MVT::i32, 14, 
/*42480*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42483*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42486*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42489*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::ADCrr), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (ADCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*42501*/       /*Scope*/ 14, /*->42516*/
/*42502*/         OPC_CheckPatternPredicate, 44, // (Subtarget->isThumb1Only())
/*42504*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42507*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::tADCS), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (ARMadde:i32:i32 tGPR:i32:$Rn, tGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (tADCS:i32:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*42516*/       /*Scope*/ 26, /*->42543*/
/*42517*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42519*/         OPC_EmitInteger, MVT::i32, 14, 
/*42522*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42525*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42528*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42531*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADCrr), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (t2ADCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*42543*/       0, /*End of Scope*/
/*42544*/     0, /*End of Scope*/
/*42545*/   /*SwitchOpcode*/ 110|128,2/*366*/, TARGET_VAL(ARMISD::SUBE),// ->42915
/*42549*/     OPC_RecordChild0, // #0 = $Rn
/*42550*/     OPC_Scope, 75|128,1/*203*/, /*->42756*/ // 3 children in Scope
/*42553*/       OPC_RecordChild1, // #1 = $shift
/*42554*/       OPC_Scope, 31|128,1/*159*/, /*->42716*/ // 2 children in Scope
/*42557*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42558*/         OPC_CheckType, MVT::i32,
/*42560*/         OPC_Scope, 122, /*->42684*/ // 2 children in Scope
/*42562*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42564*/           OPC_Scope, 29, /*->42595*/ // 4 children in Scope
/*42566*/             OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*42569*/             OPC_EmitInteger, MVT::i32, 14, 
/*42572*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42575*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42578*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42581*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::SBCrsr), 0|OPFL_GlueInput,
                          MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                      // Src: (ARMsube:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                      // Dst: (SBCrsr:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*42595*/           /*Scope*/ 29, /*->42625*/
/*42596*/             OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #3 #4 #5
/*42599*/             OPC_EmitInteger, MVT::i32, 14, 
/*42602*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42605*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42608*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42611*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::RSCrsr), 0|OPFL_GlueInput,
                          MVT::i32, MVT::i32, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (ARMsube:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 15
                      // Dst: (RSCrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*42625*/           /*Scope*/ 28, /*->42654*/
/*42626*/             OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*42629*/             OPC_EmitInteger, MVT::i32, 14, 
/*42632*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42635*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42638*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42641*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::SBCrsi), 0|OPFL_GlueInput,
                          MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                      // Src: (ARMsube:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                      // Dst: (SBCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*42654*/           /*Scope*/ 28, /*->42683*/
/*42655*/             OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #3 #4
/*42658*/             OPC_EmitInteger, MVT::i32, 14, 
/*42661*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42664*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42667*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42670*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::RSCrsi), 0|OPFL_GlueInput,
                          MVT::i32, MVT::i32, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (ARMsube:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 12
                      // Dst: (RSCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*42683*/           0, /*End of Scope*/
/*42684*/         /*Scope*/ 30, /*->42715*/
/*42685*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42687*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #3 #4
/*42690*/           OPC_EmitInteger, MVT::i32, 14, 
/*42693*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42696*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42699*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42702*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SBCrs), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                    // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                    // Dst: (t2SBCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*42715*/         0, /*End of Scope*/
/*42716*/       /*Scope*/ 38, /*->42755*/
/*42717*/         OPC_MoveChild1,
/*42718*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42721*/         OPC_CheckPredicate, 7, // Predicate_mod_imm
/*42723*/         OPC_MoveParent,
/*42724*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42725*/         OPC_CheckType, MVT::i32,
/*42727*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42729*/         OPC_EmitConvertToTarget, 1,
/*42731*/         OPC_EmitInteger, MVT::i32, 14, 
/*42734*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42737*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42740*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42743*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMsube:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (SBCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42755*/       0, /*End of Scope*/
/*42756*/     /*Scope*/ 39, /*->42796*/
/*42757*/       OPC_MoveChild0,
/*42758*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42761*/       OPC_CheckPredicate, 7, // Predicate_mod_imm
/*42763*/       OPC_MoveParent,
/*42764*/       OPC_RecordChild1, // #1 = $Rn
/*42765*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*42766*/       OPC_CheckType, MVT::i32,
/*42768*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42770*/       OPC_EmitConvertToTarget, 0,
/*42772*/       OPC_EmitInteger, MVT::i32, 14, 
/*42775*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42778*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42781*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42784*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::RSCri), 0|OPFL_GlueInput,
                    MVT::i32, MVT::i32, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                // Src: (ARMsube:i32:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, GPR:i32:$Rn, CPSR:i32) - Complexity = 7
                // Dst: (RSCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42796*/     /*Scope*/ 117, /*->42914*/
/*42797*/       OPC_RecordChild1, // #1 = $imm
/*42798*/       OPC_Scope, 38, /*->42838*/ // 2 children in Scope
/*42800*/         OPC_MoveChild1,
/*42801*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42804*/         OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*42806*/         OPC_MoveParent,
/*42807*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42808*/         OPC_CheckType, MVT::i32,
/*42810*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42812*/         OPC_EmitConvertToTarget, 1,
/*42814*/         OPC_EmitInteger, MVT::i32, 14, 
/*42817*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42820*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42823*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42826*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2SBCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*42838*/       /*Scope*/ 74, /*->42913*/
/*42839*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42840*/         OPC_CheckType, MVT::i32,
/*42842*/         OPC_Scope, 26, /*->42870*/ // 3 children in Scope
/*42844*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42846*/           OPC_EmitInteger, MVT::i32, 14, 
/*42849*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42852*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42855*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42858*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (ARMsube:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                    // Dst: (SBCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*42870*/         /*Scope*/ 14, /*->42885*/
/*42871*/           OPC_CheckPatternPredicate, 44, // (Subtarget->isThumb1Only())
/*42873*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42876*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::tSBCS), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (ARMsube:i32:i32 tGPR:i32:$Rn, tGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                    // Dst: (tSBCS:i32:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*42885*/         /*Scope*/ 26, /*->42912*/
/*42886*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42888*/           OPC_EmitInteger, MVT::i32, 14, 
/*42891*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42894*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42897*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42900*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                    // Dst: (t2SBCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*42912*/         0, /*End of Scope*/
/*42913*/       0, /*End of Scope*/
/*42914*/     0, /*End of Scope*/
/*42915*/   /*SwitchOpcode*/ 12|128,2/*268*/, TARGET_VAL(ARMISD::CMP),// ->43187
/*42919*/     OPC_RecordChild0, // #0 = $Rn
/*42920*/     OPC_CheckChild0Type, MVT::i32,
/*42922*/     OPC_RecordChild1, // #1 = $shift
/*42923*/     OPC_Scope, 47, /*->42972*/ // 6 children in Scope
/*42925*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42927*/       OPC_Scope, 21, /*->42950*/ // 2 children in Scope
/*42929*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*42932*/         OPC_EmitInteger, MVT::i32, 14, 
/*42935*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42938*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                      MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmp GPRnopc:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (CMPrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*42950*/       /*Scope*/ 20, /*->42971*/
/*42951*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*42954*/         OPC_EmitInteger, MVT::i32, 14, 
/*42957*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42960*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmp GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (CMPrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*42971*/       0, /*End of Scope*/
/*42972*/     /*Scope*/ 22, /*->42995*/
/*42973*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42975*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*42978*/       OPC_EmitInteger, MVT::i32, 14, 
/*42981*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42984*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                    MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmp GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                // Dst: (t2CMPrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*42995*/     /*Scope*/ 4|128,1/*132*/, /*->43129*/
/*42997*/       OPC_MoveChild1,
/*42998*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43001*/       OPC_Scope, 23, /*->43026*/ // 5 children in Scope
/*43003*/         OPC_CheckPredicate, 7, // Predicate_mod_imm
/*43005*/         OPC_MoveParent,
/*43006*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43008*/         OPC_EmitConvertToTarget, 1,
/*43010*/         OPC_EmitInteger, MVT::i32, 14, 
/*43013*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43016*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmp GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (CMPri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*43026*/       /*Scope*/ 26, /*->43053*/
/*43027*/         OPC_CheckPredicate, 14, // Predicate_mod_imm_neg
/*43029*/         OPC_MoveParent,
/*43030*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43032*/         OPC_EmitConvertToTarget, 1,
/*43034*/         OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*43037*/         OPC_EmitInteger, MVT::i32, 14, 
/*43040*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43043*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmp GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (CMNri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*43053*/       /*Scope*/ 23, /*->43077*/
/*43054*/         OPC_CheckPredicate, 47, // Predicate_imm0_255
/*43056*/         OPC_MoveParent,
/*43057*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*43059*/         OPC_EmitConvertToTarget, 1,
/*43061*/         OPC_EmitInteger, MVT::i32, 14, 
/*43064*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43067*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmp tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                  // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*43077*/       /*Scope*/ 23, /*->43101*/
/*43078*/         OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*43080*/         OPC_MoveParent,
/*43081*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*43083*/         OPC_EmitConvertToTarget, 1,
/*43085*/         OPC_EmitInteger, MVT::i32, 14, 
/*43088*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43091*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmp GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2CMPri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*43101*/       /*Scope*/ 26, /*->43128*/
/*43102*/         OPC_CheckPredicate, 20, // Predicate_t2_so_imm_neg
/*43104*/         OPC_MoveParent,
/*43105*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*43107*/         OPC_EmitConvertToTarget, 1,
/*43109*/         OPC_EmitNodeXForm, 4, 2, // t2_so_imm_neg_XFORM
/*43112*/         OPC_EmitInteger, MVT::i32, 14, 
/*43115*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43118*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmp GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2CMNri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*43128*/       0, /*End of Scope*/
/*43129*/     /*Scope*/ 18, /*->43148*/
/*43130*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43132*/       OPC_EmitInteger, MVT::i32, 14, 
/*43135*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43138*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmp GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (CMPrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*43148*/     /*Scope*/ 18, /*->43167*/
/*43149*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*43151*/       OPC_EmitInteger, MVT::i32, 14, 
/*43154*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43157*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmp tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*43167*/     /*Scope*/ 18, /*->43186*/
/*43168*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*43170*/       OPC_EmitInteger, MVT::i32, 14, 
/*43173*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43176*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmp GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2CMPrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*43186*/     0, /*End of Scope*/
/*43187*/   /*SwitchOpcode*/ 70, TARGET_VAL(ARMISD::CMN),// ->43260
/*43190*/     OPC_RecordChild0, // #0 = $Rn
/*43191*/     OPC_CheckChild0Type, MVT::i32,
/*43193*/     OPC_Scope, 35, /*->43230*/ // 2 children in Scope
/*43195*/       OPC_MoveChild1,
/*43196*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*43199*/       OPC_CheckChild0Integer, 0, 
/*43201*/       OPC_RecordChild1, // #1 = $imm
/*43202*/       OPC_MoveChild1,
/*43203*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43206*/       OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*43208*/       OPC_MoveParent,
/*43209*/       OPC_MoveParent,
/*43210*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*43212*/       OPC_EmitConvertToTarget, 1,
/*43214*/       OPC_EmitInteger, MVT::i32, 14, 
/*43217*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43220*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                    MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmn GPRnopc:i32:$Rn, (sub:i32 0:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                // Dst: (t2CMNri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*43230*/     /*Scope*/ 28, /*->43259*/
/*43231*/       OPC_RecordChild1, // #1 = $imm
/*43232*/       OPC_MoveChild1,
/*43233*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43236*/       OPC_CheckPredicate, 7, // Predicate_mod_imm
/*43238*/       OPC_MoveParent,
/*43239*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43241*/       OPC_EmitConvertToTarget, 1,
/*43243*/       OPC_EmitInteger, MVT::i32, 14, 
/*43246*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43249*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                    MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmn GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                // Dst: (CMNri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*43259*/     0, /*End of Scope*/
/*43260*/   /*SwitchOpcode*/ 56|128,1/*184*/, TARGET_VAL(ISD::SHL),// ->43448
/*43264*/     OPC_Scope, 56, /*->43322*/ // 2 children in Scope
/*43266*/       OPC_RecordNode, // #0 = $src
/*43267*/       OPC_CheckType, MVT::i32,
/*43269*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43271*/       OPC_Scope, 24, /*->43297*/ // 2 children in Scope
/*43273*/         OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*43276*/         OPC_EmitInteger, MVT::i32, 14, 
/*43279*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43282*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43285*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsr), 0,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                  // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*43297*/       /*Scope*/ 23, /*->43321*/
/*43298*/         OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*43301*/         OPC_EmitInteger, MVT::i32, 14, 
/*43304*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43307*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43310*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsi), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                  // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*43321*/       0, /*End of Scope*/
/*43322*/     /*Scope*/ 124, /*->43447*/
/*43323*/       OPC_RecordChild0, // #0 = $Rm
/*43324*/       OPC_RecordChild1, // #1 = $imm
/*43325*/       OPC_Scope, 66, /*->43393*/ // 2 children in Scope
/*43327*/         OPC_MoveChild1,
/*43328*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43331*/         OPC_CheckType, MVT::i32,
/*43333*/         OPC_Scope, 29, /*->43364*/ // 2 children in Scope
/*43335*/           OPC_CheckPredicate, 78, // Predicate_imm1_31
/*43337*/           OPC_MoveParent,
/*43338*/           OPC_CheckType, MVT::i32,
/*43340*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*43342*/           OPC_EmitConvertToTarget, 1,
/*43344*/           OPC_EmitInteger, MVT::i32, 14, 
/*43347*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43350*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43353*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LSLri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm1_31>>:$imm) - Complexity = 7
                    // Dst: (t2LSLri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*43364*/         /*Scope*/ 27, /*->43392*/
/*43365*/           OPC_MoveParent,
/*43366*/           OPC_CheckType, MVT::i32,
/*43368*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*43370*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*43373*/           OPC_EmitConvertToTarget, 1,
/*43375*/           OPC_EmitInteger, MVT::i32, 14, 
/*43378*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43381*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLSLri), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (shl:i32 tGPR:i32:$Rm, (imm:i32):$imm5) - Complexity = 6
                    // Dst: (tLSLri:i32 tGPR:i32:$Rm, (imm:i32):$imm5)
/*43392*/         0, /*End of Scope*/
/*43393*/       /*Scope*/ 52, /*->43446*/
/*43394*/         OPC_CheckChild1Type, MVT::i32,
/*43396*/         OPC_CheckType, MVT::i32,
/*43398*/         OPC_Scope, 22, /*->43422*/ // 2 children in Scope
/*43400*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*43402*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*43405*/           OPC_EmitInteger, MVT::i32, 14, 
/*43408*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43411*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLSLrr), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (shl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tLSLrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*43422*/         /*Scope*/ 22, /*->43445*/
/*43423*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*43425*/           OPC_EmitInteger, MVT::i32, 14, 
/*43428*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43431*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43434*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LSLrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (shl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2LSLrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43445*/         0, /*End of Scope*/
/*43446*/       0, /*End of Scope*/
/*43447*/     0, /*End of Scope*/
/*43448*/   /*SwitchOpcode*/ 97|128,106/*13665*/, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->57117
/*43452*/     OPC_Scope, 70, /*->43524*/ // 98 children in Scope
/*43454*/       OPC_CheckChild0Integer, 32|128,5/*672*/, 
/*43457*/       OPC_RecordChild1, // #0 = $a
/*43458*/       OPC_RecordChild2, // #1 = $pos
/*43459*/       OPC_MoveChild2,
/*43460*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43463*/       OPC_CheckPredicate, 79, // Predicate_imm1_32
/*43465*/       OPC_MoveParent,
/*43466*/       OPC_Scope, 27, /*->43495*/ // 2 children in Scope
/*43468*/         OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*43470*/         OPC_EmitConvertToTarget, 1,
/*43472*/         OPC_EmitNodeXForm, 12, 2, // imm1_32_XFORM
/*43475*/         OPC_EmitInteger, MVT::i32, 0, 
/*43478*/         OPC_EmitInteger, MVT::i32, 14, 
/*43481*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43484*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SSAT), 0,
                      MVT::i32, 5/*#Ops*/, 3, 0, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:i32 672:iPTR, GPRnopc:i32:$a, (imm:i32)<<P:Predicate_imm1_32>><<X:imm1_32_XFORM>>:$pos) - Complexity = 12
                  // Dst: (SSAT:i32 (imm1_32_XFORM:i32 (imm:i32)<<P:Predicate_imm1_32>>:$pos), GPRnopc:i32:$a, 0:i32)
/*43495*/       /*Scope*/ 27, /*->43523*/
/*43496*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*43498*/         OPC_EmitConvertToTarget, 1,
/*43500*/         OPC_EmitNodeXForm, 12, 2, // imm1_32_XFORM
/*43503*/         OPC_EmitInteger, MVT::i32, 0, 
/*43506*/         OPC_EmitInteger, MVT::i32, 14, 
/*43509*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43512*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SSAT), 0,
                      MVT::i32, 5/*#Ops*/, 3, 0, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:i32 672:iPTR, GPR:i32:$a, (imm:i32)<<P:Predicate_imm1_32>><<X:imm1_32_XFORM>>:$pos) - Complexity = 12
                  // Dst: (t2SSAT:i32 (imm1_32_XFORM:i32 (imm:i32)<<P:Predicate_imm1_32>>:$pos), GPR:i32:$a, 0:i32)
/*43523*/       0, /*End of Scope*/
/*43524*/     /*Scope*/ 64, /*->43589*/
/*43525*/       OPC_CheckChild0Integer, 42|128,5/*682*/, 
/*43528*/       OPC_RecordChild1, // #0 = $a
/*43529*/       OPC_RecordChild2, // #1 = $pos
/*43530*/       OPC_MoveChild2,
/*43531*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43534*/       OPC_CheckPredicate, 51, // Predicate_imm0_31
/*43536*/       OPC_MoveParent,
/*43537*/       OPC_Scope, 24, /*->43563*/ // 2 children in Scope
/*43539*/         OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*43541*/         OPC_EmitConvertToTarget, 1,
/*43543*/         OPC_EmitInteger, MVT::i32, 0, 
/*43546*/         OPC_EmitInteger, MVT::i32, 14, 
/*43549*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43552*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::USAT), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:i32 682:iPTR, GPRnopc:i32:$a, (imm:i32)<<P:Predicate_imm0_31>>:$pos) - Complexity = 12
                  // Dst: (USAT:i32 (imm:i32)<<P:Predicate_imm0_31>>:$pos, GPRnopc:i32:$a, 0:i32)
/*43563*/       /*Scope*/ 24, /*->43588*/
/*43564*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*43566*/         OPC_EmitConvertToTarget, 1,
/*43568*/         OPC_EmitInteger, MVT::i32, 0, 
/*43571*/         OPC_EmitInteger, MVT::i32, 14, 
/*43574*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43577*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2USAT), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:i32 682:iPTR, GPR:i32:$a, (imm:i32)<<P:Predicate_imm0_31>>:$pos) - Complexity = 12
                  // Dst: (t2USAT:i32 (imm:i32)<<P:Predicate_imm0_31>>:$pos, GPR:i32:$a, 0:i32)
/*43588*/       0, /*End of Scope*/
/*43589*/     /*Scope*/ 45, /*->43635*/
/*43590*/       OPC_CheckChild0Integer, 28|128,5/*668*/, 
/*43593*/       OPC_RecordChild1, // #0 = $Rm
/*43594*/       OPC_RecordChild2, // #1 = $Rn
/*43595*/       OPC_Scope, 18, /*->43615*/ // 2 children in Scope
/*43597*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43599*/         OPC_EmitInteger, MVT::i32, 14, 
/*43602*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43605*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::QADD), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 668:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                  // Dst: (QADD:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*43615*/       /*Scope*/ 18, /*->43634*/
/*43616*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*43618*/         OPC_EmitInteger, MVT::i32, 14, 
/*43621*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43624*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2QADD), 0,
                      MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 668:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2QADD:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*43634*/       0, /*End of Scope*/
/*43635*/     /*Scope*/ 45, /*->43681*/
/*43636*/       OPC_CheckChild0Integer, 29|128,5/*669*/, 
/*43639*/       OPC_RecordChild1, // #0 = $Rm
/*43640*/       OPC_RecordChild2, // #1 = $Rn
/*43641*/       OPC_Scope, 18, /*->43661*/ // 2 children in Scope
/*43643*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43645*/         OPC_EmitInteger, MVT::i32, 14, 
/*43648*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43651*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::QSUB), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 669:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                  // Dst: (QSUB:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*43661*/       /*Scope*/ 18, /*->43680*/
/*43662*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*43664*/         OPC_EmitInteger, MVT::i32, 14, 
/*43667*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43670*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2QSUB), 0,
                      MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 669:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2QSUB:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*43680*/       0, /*End of Scope*/
/*43681*/     /*Scope*/ 29, /*->43711*/
/*43682*/       OPC_CheckChild0Integer, 5|128,4/*517*/, 
/*43685*/       OPC_RecordChild1, // #0 = $Rn
/*43686*/       OPC_RecordChild2, // #1 = $Rm
/*43687*/       OPC_Scope, 10, /*->43699*/ // 2 children in Scope
/*43689*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*43691*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CRC32B), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 517:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32B:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43699*/       /*Scope*/ 10, /*->43710*/
/*43700*/         OPC_CheckPatternPredicate, 46, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*43702*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CRC32B), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 517:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32B:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43710*/       0, /*End of Scope*/
/*43711*/     /*Scope*/ 29, /*->43741*/
/*43712*/       OPC_CheckChild0Integer, 6|128,4/*518*/, 
/*43715*/       OPC_RecordChild1, // #0 = $Rn
/*43716*/       OPC_RecordChild2, // #1 = $Rm
/*43717*/       OPC_Scope, 10, /*->43729*/ // 2 children in Scope
/*43719*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*43721*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CRC32CB), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 518:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32CB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43729*/       /*Scope*/ 10, /*->43740*/
/*43730*/         OPC_CheckPatternPredicate, 46, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*43732*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CRC32CB), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 518:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32CB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43740*/       0, /*End of Scope*/
/*43741*/     /*Scope*/ 29, /*->43771*/
/*43742*/       OPC_CheckChild0Integer, 9|128,4/*521*/, 
/*43745*/       OPC_RecordChild1, // #0 = $Rn
/*43746*/       OPC_RecordChild2, // #1 = $Rm
/*43747*/       OPC_Scope, 10, /*->43759*/ // 2 children in Scope
/*43749*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*43751*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CRC32H), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 521:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32H:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43759*/       /*Scope*/ 10, /*->43770*/
/*43760*/         OPC_CheckPatternPredicate, 46, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*43762*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CRC32H), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 521:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32H:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43770*/       0, /*End of Scope*/
/*43771*/     /*Scope*/ 29, /*->43801*/
/*43772*/       OPC_CheckChild0Integer, 7|128,4/*519*/, 
/*43775*/       OPC_RecordChild1, // #0 = $Rn
/*43776*/       OPC_RecordChild2, // #1 = $Rm
/*43777*/       OPC_Scope, 10, /*->43789*/ // 2 children in Scope
/*43779*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*43781*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CRC32CH), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 519:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32CH:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43789*/       /*Scope*/ 10, /*->43800*/
/*43790*/         OPC_CheckPatternPredicate, 46, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*43792*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CRC32CH), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 519:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32CH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43800*/       0, /*End of Scope*/
/*43801*/     /*Scope*/ 29, /*->43831*/
/*43802*/       OPC_CheckChild0Integer, 10|128,4/*522*/, 
/*43805*/       OPC_RecordChild1, // #0 = $Rn
/*43806*/       OPC_RecordChild2, // #1 = $Rm
/*43807*/       OPC_Scope, 10, /*->43819*/ // 2 children in Scope
/*43809*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*43811*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CRC32W), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 522:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32W:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43819*/       /*Scope*/ 10, /*->43830*/
/*43820*/         OPC_CheckPatternPredicate, 46, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*43822*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CRC32W), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 522:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32W:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43830*/       0, /*End of Scope*/
/*43831*/     /*Scope*/ 29, /*->43861*/
/*43832*/       OPC_CheckChild0Integer, 8|128,4/*520*/, 
/*43835*/       OPC_RecordChild1, // #0 = $Rn
/*43836*/       OPC_RecordChild2, // #1 = $Rm
/*43837*/       OPC_Scope, 10, /*->43849*/ // 2 children in Scope
/*43839*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*43841*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CRC32CW), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 520:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32CW:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43849*/       /*Scope*/ 10, /*->43860*/
/*43850*/         OPC_CheckPatternPredicate, 46, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*43852*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CRC32CW), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 520:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32CW:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43860*/       0, /*End of Scope*/
/*43861*/     /*Scope*/ 59, /*->43921*/
/*43862*/       OPC_CheckChild0Integer, 38|128,4/*550*/, 
/*43865*/       OPC_RecordChild1, // #0 = $Rn
/*43866*/       OPC_EmitInteger, MVT::i64, 0, 
/*43869*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*43872*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*43880*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*43883*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    MVT::v16i8, 3/*#Ops*/, 1, 3, 4,  // Results = #5
/*43892*/       OPC_EmitNode1, TARGET_VAL(ARM::SHA1H), 0,
                    MVT::v16i8, 1/*#Ops*/, 5,  // Results = #6
/*43899*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*43902*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::f32, 2/*#Ops*/, 6, 7,  // Results = #8
/*43910*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*43913*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::i32, 2/*#Ops*/, 8, 9, 
                // Src: (intrinsic_wo_chain:i32 550:iPTR, i32:i32:$Rn) - Complexity = 8
                // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:f32 (SHA1H:v16i8 (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$Rn, SPR:i32), ssub_0:i32)), ssub_0:i32), GPR:i32)
/*43921*/     /*Scope*/ 46, /*->43968*/
/*43922*/       OPC_CheckChild0Integer, 43|128,5/*683*/, 
/*43925*/       OPC_RecordChild1, // #0 = $Dm
/*43926*/       OPC_Scope, 19, /*->43947*/ // 2 children in Scope
/*43928*/         OPC_CheckChild1Type, MVT::f64,
/*43930*/         OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*43932*/         OPC_EmitInteger, MVT::i32, 14, 
/*43935*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43938*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VTOSIRD), 0,
                      MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 683:iPTR, DPR:f64:$Dm) - Complexity = 8
                  // Dst: (VTOSIRD:f32 DPR:f64:$Dm)
/*43947*/       /*Scope*/ 19, /*->43967*/
/*43948*/         OPC_CheckChild1Type, MVT::f32,
/*43950*/         OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*43952*/         OPC_EmitInteger, MVT::i32, 14, 
/*43955*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43958*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VTOSIRS), 0,
                      MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 683:iPTR, SPR:f32:$Sm) - Complexity = 8
                  // Dst: (VTOSIRS:f32 SPR:f32:$Sm)
/*43967*/       0, /*End of Scope*/
/*43968*/     /*Scope*/ 46, /*->44015*/
/*43969*/       OPC_CheckChild0Integer, 44|128,5/*684*/, 
/*43972*/       OPC_RecordChild1, // #0 = $Dm
/*43973*/       OPC_Scope, 19, /*->43994*/ // 2 children in Scope
/*43975*/         OPC_CheckChild1Type, MVT::f64,
/*43977*/         OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*43979*/         OPC_EmitInteger, MVT::i32, 14, 
/*43982*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43985*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VTOUIRD), 0,
                      MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 684:iPTR, DPR:f64:$Dm) - Complexity = 8
                  // Dst: (VTOUIRD:f32 DPR:f64:$Dm)
/*43994*/       /*Scope*/ 19, /*->44014*/
/*43995*/         OPC_CheckChild1Type, MVT::f32,
/*43997*/         OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*43999*/         OPC_EmitInteger, MVT::i32, 14, 
/*44002*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44005*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VTOUIRS), 0,
                      MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 684:iPTR, SPR:f32:$Sm) - Complexity = 8
                  // Dst: (VTOUIRS:f32 SPR:f32:$Sm)
/*44014*/       0, /*End of Scope*/
/*44015*/     /*Scope*/ 58|128,16/*2106*/, /*->46123*/
/*44017*/       OPC_CheckChild0Integer, 99|128,4/*611*/, 
/*44020*/       OPC_Scope, 17|128,2/*273*/, /*->44296*/ // 15 children in Scope
/*44023*/         OPC_RecordChild1, // #0 = $src1
/*44024*/         OPC_Scope, 105, /*->44131*/ // 4 children in Scope
/*44026*/           OPC_CheckChild1Type, MVT::v4i16,
/*44028*/           OPC_MoveChild2,
/*44029*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44032*/           OPC_CheckChild0Integer, 107|128,4/*619*/, 
/*44035*/           OPC_Scope, 46, /*->44083*/ // 2 children in Scope
/*44037*/             OPC_RecordChild1, // #1 = $Vn
/*44038*/             OPC_CheckChild1Type, MVT::v4i16,
/*44040*/             OPC_MoveChild2,
/*44041*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44044*/             OPC_RecordChild0, // #2 = $Vm
/*44045*/             OPC_CheckChild0Type, MVT::v4i16,
/*44047*/             OPC_RecordChild1, // #3 = $lane
/*44048*/             OPC_MoveChild1,
/*44049*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44052*/             OPC_MoveParent,
/*44053*/             OPC_CheckType, MVT::v4i16,
/*44055*/             OPC_MoveParent,
/*44056*/             OPC_CheckType, MVT::v4i16,
/*44058*/             OPC_MoveParent,
/*44059*/             OPC_CheckType, MVT::v4i16,
/*44061*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44063*/             OPC_EmitConvertToTarget, 3,
/*44065*/             OPC_EmitInteger, MVT::i32, 14, 
/*44068*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44071*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i16), 0,
                          MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i16 611:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 619:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLAHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44083*/           /*Scope*/ 46, /*->44130*/
/*44084*/             OPC_MoveChild1,
/*44085*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44088*/             OPC_RecordChild0, // #1 = $Vm
/*44089*/             OPC_CheckChild0Type, MVT::v4i16,
/*44091*/             OPC_RecordChild1, // #2 = $lane
/*44092*/             OPC_MoveChild1,
/*44093*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44096*/             OPC_MoveParent,
/*44097*/             OPC_CheckType, MVT::v4i16,
/*44099*/             OPC_MoveParent,
/*44100*/             OPC_RecordChild2, // #3 = $Vn
/*44101*/             OPC_CheckChild2Type, MVT::v4i16,
/*44103*/             OPC_CheckType, MVT::v4i16,
/*44105*/             OPC_MoveParent,
/*44106*/             OPC_CheckType, MVT::v4i16,
/*44108*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44110*/             OPC_EmitConvertToTarget, 2,
/*44112*/             OPC_EmitInteger, MVT::i32, 14, 
/*44115*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44118*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i16), 0,
                          MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i16 611:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 619:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                      // Dst: (VQRDMLAHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44130*/           0, /*End of Scope*/
/*44131*/         /*Scope*/ 55, /*->44187*/
/*44132*/           OPC_CheckChild1Type, MVT::v2i32,
/*44134*/           OPC_MoveChild2,
/*44135*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44138*/           OPC_CheckChild0Integer, 107|128,4/*619*/, 
/*44141*/           OPC_RecordChild1, // #1 = $Vn
/*44142*/           OPC_CheckChild1Type, MVT::v2i32,
/*44144*/           OPC_MoveChild2,
/*44145*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44148*/           OPC_RecordChild0, // #2 = $Vm
/*44149*/           OPC_CheckChild0Type, MVT::v2i32,
/*44151*/           OPC_RecordChild1, // #3 = $lane
/*44152*/           OPC_MoveChild1,
/*44153*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44156*/           OPC_MoveParent,
/*44157*/           OPC_CheckType, MVT::v2i32,
/*44159*/           OPC_MoveParent,
/*44160*/           OPC_CheckType, MVT::v2i32,
/*44162*/           OPC_MoveParent,
/*44163*/           OPC_CheckType, MVT::v2i32,
/*44165*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44167*/           OPC_EmitConvertToTarget, 3,
/*44169*/           OPC_EmitInteger, MVT::i32, 14, 
/*44172*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44175*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv2i32), 0,
                        MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i32 611:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 619:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQRDMLAHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44187*/         /*Scope*/ 53, /*->44241*/
/*44188*/           OPC_CheckChild1Type, MVT::v4i32,
/*44190*/           OPC_MoveChild2,
/*44191*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44194*/           OPC_CheckChild0Integer, 102|128,4/*614*/, 
/*44197*/           OPC_RecordChild1, // #1 = $Vn
/*44198*/           OPC_CheckChild1Type, MVT::v4i16,
/*44200*/           OPC_MoveChild2,
/*44201*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44204*/           OPC_RecordChild0, // #2 = $Vm
/*44205*/           OPC_CheckChild0Type, MVT::v4i16,
/*44207*/           OPC_RecordChild1, // #3 = $lane
/*44208*/           OPC_MoveChild1,
/*44209*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44212*/           OPC_MoveParent,
/*44213*/           OPC_CheckType, MVT::v4i16,
/*44215*/           OPC_MoveParent,
/*44216*/           OPC_CheckType, MVT::v4i32,
/*44218*/           OPC_MoveParent,
/*44219*/           OPC_CheckType, MVT::v4i32,
/*44221*/           OPC_EmitConvertToTarget, 3,
/*44223*/           OPC_EmitInteger, MVT::i32, 14, 
/*44226*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44229*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 611:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 614:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44241*/         /*Scope*/ 53, /*->44295*/
/*44242*/           OPC_CheckChild1Type, MVT::v2i64,
/*44244*/           OPC_MoveChild2,
/*44245*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44248*/           OPC_CheckChild0Integer, 102|128,4/*614*/, 
/*44251*/           OPC_RecordChild1, // #1 = $Vn
/*44252*/           OPC_CheckChild1Type, MVT::v2i32,
/*44254*/           OPC_MoveChild2,
/*44255*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44258*/           OPC_RecordChild0, // #2 = $Vm
/*44259*/           OPC_CheckChild0Type, MVT::v2i32,
/*44261*/           OPC_RecordChild1, // #3 = $lane
/*44262*/           OPC_MoveChild1,
/*44263*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44266*/           OPC_MoveParent,
/*44267*/           OPC_CheckType, MVT::v2i32,
/*44269*/           OPC_MoveParent,
/*44270*/           OPC_CheckType, MVT::v2i64,
/*44272*/           OPC_MoveParent,
/*44273*/           OPC_CheckType, MVT::v2i64,
/*44275*/           OPC_EmitConvertToTarget, 3,
/*44277*/           OPC_EmitInteger, MVT::i32, 14, 
/*44280*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44283*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 611:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 614:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44295*/         0, /*End of Scope*/
/*44296*/       /*Scope*/ 109, /*->44406*/
/*44297*/         OPC_MoveChild1,
/*44298*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44301*/         OPC_CheckChild0Integer, 107|128,4/*619*/, 
/*44304*/         OPC_Scope, 49, /*->44355*/ // 2 children in Scope
/*44306*/           OPC_RecordChild1, // #0 = $Vn
/*44307*/           OPC_CheckChild1Type, MVT::v4i16,
/*44309*/           OPC_MoveChild2,
/*44310*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44313*/           OPC_RecordChild0, // #1 = $Vm
/*44314*/           OPC_CheckChild0Type, MVT::v4i16,
/*44316*/           OPC_RecordChild1, // #2 = $lane
/*44317*/           OPC_MoveChild1,
/*44318*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44321*/           OPC_MoveParent,
/*44322*/           OPC_CheckType, MVT::v4i16,
/*44324*/           OPC_MoveParent,
/*44325*/           OPC_CheckType, MVT::v4i16,
/*44327*/           OPC_MoveParent,
/*44328*/           OPC_RecordChild2, // #3 = $src1
/*44329*/           OPC_CheckChild2Type, MVT::v4i16,
/*44331*/           OPC_CheckType, MVT::v4i16,
/*44333*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44335*/           OPC_EmitConvertToTarget, 2,
/*44337*/           OPC_EmitInteger, MVT::i32, 14, 
/*44340*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44343*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i16), 0,
                        MVT::v4i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i16 611:iPTR, (intrinsic_wo_chain:v4i16 619:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), DPR:v4i16:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44355*/         /*Scope*/ 49, /*->44405*/
/*44356*/           OPC_MoveChild1,
/*44357*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44360*/           OPC_RecordChild0, // #0 = $Vm
/*44361*/           OPC_CheckChild0Type, MVT::v4i16,
/*44363*/           OPC_RecordChild1, // #1 = $lane
/*44364*/           OPC_MoveChild1,
/*44365*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44368*/           OPC_MoveParent,
/*44369*/           OPC_CheckType, MVT::v4i16,
/*44371*/           OPC_MoveParent,
/*44372*/           OPC_RecordChild2, // #2 = $Vn
/*44373*/           OPC_CheckChild2Type, MVT::v4i16,
/*44375*/           OPC_CheckType, MVT::v4i16,
/*44377*/           OPC_MoveParent,
/*44378*/           OPC_RecordChild2, // #3 = $src1
/*44379*/           OPC_CheckChild2Type, MVT::v4i16,
/*44381*/           OPC_CheckType, MVT::v4i16,
/*44383*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44385*/           OPC_EmitConvertToTarget, 1,
/*44387*/           OPC_EmitInteger, MVT::i32, 14, 
/*44390*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44393*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i16), 0,
                        MVT::v4i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i16 611:iPTR, (intrinsic_wo_chain:v4i16 619:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), DPR:v4i16:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44405*/         0, /*End of Scope*/
/*44406*/       /*Scope*/ 56, /*->44463*/
/*44407*/         OPC_RecordChild1, // #0 = $src1
/*44408*/         OPC_CheckChild1Type, MVT::v2i32,
/*44410*/         OPC_MoveChild2,
/*44411*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44414*/         OPC_CheckChild0Integer, 107|128,4/*619*/, 
/*44417*/         OPC_MoveChild1,
/*44418*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44421*/         OPC_RecordChild0, // #1 = $Vm
/*44422*/         OPC_CheckChild0Type, MVT::v2i32,
/*44424*/         OPC_RecordChild1, // #2 = $lane
/*44425*/         OPC_MoveChild1,
/*44426*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44429*/         OPC_MoveParent,
/*44430*/         OPC_CheckType, MVT::v2i32,
/*44432*/         OPC_MoveParent,
/*44433*/         OPC_RecordChild2, // #3 = $Vn
/*44434*/         OPC_CheckChild2Type, MVT::v2i32,
/*44436*/         OPC_CheckType, MVT::v2i32,
/*44438*/         OPC_MoveParent,
/*44439*/         OPC_CheckType, MVT::v2i32,
/*44441*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44443*/         OPC_EmitConvertToTarget, 2,
/*44445*/         OPC_EmitInteger, MVT::i32, 14, 
/*44448*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44451*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv2i32), 0,
                      MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i32 611:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 619:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                  // Dst: (VQRDMLAHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44463*/       /*Scope*/ 109, /*->44573*/
/*44464*/         OPC_MoveChild1,
/*44465*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44468*/         OPC_CheckChild0Integer, 107|128,4/*619*/, 
/*44471*/         OPC_Scope, 49, /*->44522*/ // 2 children in Scope
/*44473*/           OPC_RecordChild1, // #0 = $Vn
/*44474*/           OPC_CheckChild1Type, MVT::v2i32,
/*44476*/           OPC_MoveChild2,
/*44477*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44480*/           OPC_RecordChild0, // #1 = $Vm
/*44481*/           OPC_CheckChild0Type, MVT::v2i32,
/*44483*/           OPC_RecordChild1, // #2 = $lane
/*44484*/           OPC_MoveChild1,
/*44485*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44488*/           OPC_MoveParent,
/*44489*/           OPC_CheckType, MVT::v2i32,
/*44491*/           OPC_MoveParent,
/*44492*/           OPC_CheckType, MVT::v2i32,
/*44494*/           OPC_MoveParent,
/*44495*/           OPC_RecordChild2, // #3 = $src1
/*44496*/           OPC_CheckChild2Type, MVT::v2i32,
/*44498*/           OPC_CheckType, MVT::v2i32,
/*44500*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44502*/           OPC_EmitConvertToTarget, 2,
/*44504*/           OPC_EmitInteger, MVT::i32, 14, 
/*44507*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44510*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv2i32), 0,
                        MVT::v2i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i32 611:iPTR, (intrinsic_wo_chain:v2i32 619:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), DPR:v2i32:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44522*/         /*Scope*/ 49, /*->44572*/
/*44523*/           OPC_MoveChild1,
/*44524*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44527*/           OPC_RecordChild0, // #0 = $Vm
/*44528*/           OPC_CheckChild0Type, MVT::v2i32,
/*44530*/           OPC_RecordChild1, // #1 = $lane
/*44531*/           OPC_MoveChild1,
/*44532*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44535*/           OPC_MoveParent,
/*44536*/           OPC_CheckType, MVT::v2i32,
/*44538*/           OPC_MoveParent,
/*44539*/           OPC_RecordChild2, // #2 = $Vn
/*44540*/           OPC_CheckChild2Type, MVT::v2i32,
/*44542*/           OPC_CheckType, MVT::v2i32,
/*44544*/           OPC_MoveParent,
/*44545*/           OPC_RecordChild2, // #3 = $src1
/*44546*/           OPC_CheckChild2Type, MVT::v2i32,
/*44548*/           OPC_CheckType, MVT::v2i32,
/*44550*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44552*/           OPC_EmitConvertToTarget, 1,
/*44554*/           OPC_EmitInteger, MVT::i32, 14, 
/*44557*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44560*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv2i32), 0,
                        MVT::v2i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i32 611:iPTR, (intrinsic_wo_chain:v2i32 619:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), DPR:v2i32:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44572*/         0, /*End of Scope*/
/*44573*/       /*Scope*/ 54, /*->44628*/
/*44574*/         OPC_RecordChild1, // #0 = $src1
/*44575*/         OPC_CheckChild1Type, MVT::v4i32,
/*44577*/         OPC_MoveChild2,
/*44578*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44581*/         OPC_CheckChild0Integer, 102|128,4/*614*/, 
/*44584*/         OPC_MoveChild1,
/*44585*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44588*/         OPC_RecordChild0, // #1 = $Vm
/*44589*/         OPC_CheckChild0Type, MVT::v4i16,
/*44591*/         OPC_RecordChild1, // #2 = $lane
/*44592*/         OPC_MoveChild1,
/*44593*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44596*/         OPC_MoveParent,
/*44597*/         OPC_CheckType, MVT::v4i16,
/*44599*/         OPC_MoveParent,
/*44600*/         OPC_RecordChild2, // #3 = $Vn
/*44601*/         OPC_CheckChild2Type, MVT::v4i16,
/*44603*/         OPC_CheckType, MVT::v4i32,
/*44605*/         OPC_MoveParent,
/*44606*/         OPC_CheckType, MVT::v4i32,
/*44608*/         OPC_EmitConvertToTarget, 2,
/*44610*/         OPC_EmitInteger, MVT::i32, 14, 
/*44613*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44616*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                      MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 611:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 614:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                  // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44628*/       /*Scope*/ 105, /*->44734*/
/*44629*/         OPC_MoveChild1,
/*44630*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44633*/         OPC_CheckChild0Integer, 102|128,4/*614*/, 
/*44636*/         OPC_Scope, 47, /*->44685*/ // 2 children in Scope
/*44638*/           OPC_RecordChild1, // #0 = $Vn
/*44639*/           OPC_CheckChild1Type, MVT::v4i16,
/*44641*/           OPC_MoveChild2,
/*44642*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44645*/           OPC_RecordChild0, // #1 = $Vm
/*44646*/           OPC_CheckChild0Type, MVT::v4i16,
/*44648*/           OPC_RecordChild1, // #2 = $lane
/*44649*/           OPC_MoveChild1,
/*44650*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44653*/           OPC_MoveParent,
/*44654*/           OPC_CheckType, MVT::v4i16,
/*44656*/           OPC_MoveParent,
/*44657*/           OPC_CheckType, MVT::v4i32,
/*44659*/           OPC_MoveParent,
/*44660*/           OPC_RecordChild2, // #3 = $src1
/*44661*/           OPC_CheckChild2Type, MVT::v4i32,
/*44663*/           OPC_CheckType, MVT::v4i32,
/*44665*/           OPC_EmitConvertToTarget, 2,
/*44667*/           OPC_EmitInteger, MVT::i32, 14, 
/*44670*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44673*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 611:iPTR, (intrinsic_wo_chain:v4i32 614:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44685*/         /*Scope*/ 47, /*->44733*/
/*44686*/           OPC_MoveChild1,
/*44687*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44690*/           OPC_RecordChild0, // #0 = $Vm
/*44691*/           OPC_CheckChild0Type, MVT::v4i16,
/*44693*/           OPC_RecordChild1, // #1 = $lane
/*44694*/           OPC_MoveChild1,
/*44695*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44698*/           OPC_MoveParent,
/*44699*/           OPC_CheckType, MVT::v4i16,
/*44701*/           OPC_MoveParent,
/*44702*/           OPC_RecordChild2, // #2 = $Vn
/*44703*/           OPC_CheckChild2Type, MVT::v4i16,
/*44705*/           OPC_CheckType, MVT::v4i32,
/*44707*/           OPC_MoveParent,
/*44708*/           OPC_RecordChild2, // #3 = $src1
/*44709*/           OPC_CheckChild2Type, MVT::v4i32,
/*44711*/           OPC_CheckType, MVT::v4i32,
/*44713*/           OPC_EmitConvertToTarget, 1,
/*44715*/           OPC_EmitInteger, MVT::i32, 14, 
/*44718*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44721*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 611:iPTR, (intrinsic_wo_chain:v4i32 614:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44733*/         0, /*End of Scope*/
/*44734*/       /*Scope*/ 54, /*->44789*/
/*44735*/         OPC_RecordChild1, // #0 = $src1
/*44736*/         OPC_CheckChild1Type, MVT::v2i64,
/*44738*/         OPC_MoveChild2,
/*44739*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44742*/         OPC_CheckChild0Integer, 102|128,4/*614*/, 
/*44745*/         OPC_MoveChild1,
/*44746*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44749*/         OPC_RecordChild0, // #1 = $Vm
/*44750*/         OPC_CheckChild0Type, MVT::v2i32,
/*44752*/         OPC_RecordChild1, // #2 = $lane
/*44753*/         OPC_MoveChild1,
/*44754*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44757*/         OPC_MoveParent,
/*44758*/         OPC_CheckType, MVT::v2i32,
/*44760*/         OPC_MoveParent,
/*44761*/         OPC_RecordChild2, // #3 = $Vn
/*44762*/         OPC_CheckChild2Type, MVT::v2i32,
/*44764*/         OPC_CheckType, MVT::v2i64,
/*44766*/         OPC_MoveParent,
/*44767*/         OPC_CheckType, MVT::v2i64,
/*44769*/         OPC_EmitConvertToTarget, 2,
/*44771*/         OPC_EmitInteger, MVT::i32, 14, 
/*44774*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44777*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                      MVT::v2i64, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 611:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 614:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                  // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44789*/       /*Scope*/ 105, /*->44895*/
/*44790*/         OPC_MoveChild1,
/*44791*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44794*/         OPC_CheckChild0Integer, 102|128,4/*614*/, 
/*44797*/         OPC_Scope, 47, /*->44846*/ // 2 children in Scope
/*44799*/           OPC_RecordChild1, // #0 = $Vn
/*44800*/           OPC_CheckChild1Type, MVT::v2i32,
/*44802*/           OPC_MoveChild2,
/*44803*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44806*/           OPC_RecordChild0, // #1 = $Vm
/*44807*/           OPC_CheckChild0Type, MVT::v2i32,
/*44809*/           OPC_RecordChild1, // #2 = $lane
/*44810*/           OPC_MoveChild1,
/*44811*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44814*/           OPC_MoveParent,
/*44815*/           OPC_CheckType, MVT::v2i32,
/*44817*/           OPC_MoveParent,
/*44818*/           OPC_CheckType, MVT::v2i64,
/*44820*/           OPC_MoveParent,
/*44821*/           OPC_RecordChild2, // #3 = $src1
/*44822*/           OPC_CheckChild2Type, MVT::v2i64,
/*44824*/           OPC_CheckType, MVT::v2i64,
/*44826*/           OPC_EmitConvertToTarget, 2,
/*44828*/           OPC_EmitInteger, MVT::i32, 14, 
/*44831*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44834*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 611:iPTR, (intrinsic_wo_chain:v2i64 614:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44846*/         /*Scope*/ 47, /*->44894*/
/*44847*/           OPC_MoveChild1,
/*44848*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44851*/           OPC_RecordChild0, // #0 = $Vm
/*44852*/           OPC_CheckChild0Type, MVT::v2i32,
/*44854*/           OPC_RecordChild1, // #1 = $lane
/*44855*/           OPC_MoveChild1,
/*44856*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44859*/           OPC_MoveParent,
/*44860*/           OPC_CheckType, MVT::v2i32,
/*44862*/           OPC_MoveParent,
/*44863*/           OPC_RecordChild2, // #2 = $Vn
/*44864*/           OPC_CheckChild2Type, MVT::v2i32,
/*44866*/           OPC_CheckType, MVT::v2i64,
/*44868*/           OPC_MoveParent,
/*44869*/           OPC_RecordChild2, // #3 = $src1
/*44870*/           OPC_CheckChild2Type, MVT::v2i64,
/*44872*/           OPC_CheckType, MVT::v2i64,
/*44874*/           OPC_EmitConvertToTarget, 1,
/*44876*/           OPC_EmitInteger, MVT::i32, 14, 
/*44879*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44882*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 611:iPTR, (intrinsic_wo_chain:v2i64 614:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), QPR:v2i64:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44894*/         0, /*End of Scope*/
/*44895*/       /*Scope*/ 86|128,1/*214*/, /*->45111*/
/*44897*/         OPC_RecordChild1, // #0 = $src1
/*44898*/         OPC_Scope, 9|128,1/*137*/, /*->45038*/ // 2 children in Scope
/*44901*/           OPC_CheckChild1Type, MVT::v8i16,
/*44903*/           OPC_MoveChild2,
/*44904*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44907*/           OPC_CheckChild0Integer, 107|128,4/*619*/, 
/*44910*/           OPC_Scope, 62, /*->44974*/ // 2 children in Scope
/*44912*/             OPC_RecordChild1, // #1 = $src2
/*44913*/             OPC_CheckChild1Type, MVT::v8i16,
/*44915*/             OPC_MoveChild2,
/*44916*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44919*/             OPC_RecordChild0, // #2 = $src3
/*44920*/             OPC_CheckChild0Type, MVT::v8i16,
/*44922*/             OPC_RecordChild1, // #3 = $lane
/*44923*/             OPC_MoveChild1,
/*44924*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44927*/             OPC_MoveParent,
/*44928*/             OPC_CheckType, MVT::v8i16,
/*44930*/             OPC_MoveParent,
/*44931*/             OPC_CheckType, MVT::v8i16,
/*44933*/             OPC_MoveParent,
/*44934*/             OPC_CheckType, MVT::v8i16,
/*44936*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44938*/             OPC_EmitConvertToTarget, 3,
/*44940*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*44943*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*44951*/             OPC_EmitConvertToTarget, 3,
/*44953*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*44956*/             OPC_EmitInteger, MVT::i32, 14, 
/*44959*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44962*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv8i16), 0,
                          MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (intrinsic_wo_chain:v8i16 611:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 619:iPTR, QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLAHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*44974*/           /*Scope*/ 62, /*->45037*/
/*44975*/             OPC_MoveChild1,
/*44976*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44979*/             OPC_RecordChild0, // #1 = $src3
/*44980*/             OPC_CheckChild0Type, MVT::v8i16,
/*44982*/             OPC_RecordChild1, // #2 = $lane
/*44983*/             OPC_MoveChild1,
/*44984*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44987*/             OPC_MoveParent,
/*44988*/             OPC_CheckType, MVT::v8i16,
/*44990*/             OPC_MoveParent,
/*44991*/             OPC_RecordChild2, // #3 = $src2
/*44992*/             OPC_CheckChild2Type, MVT::v8i16,
/*44994*/             OPC_CheckType, MVT::v8i16,
/*44996*/             OPC_MoveParent,
/*44997*/             OPC_CheckType, MVT::v8i16,
/*44999*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45001*/             OPC_EmitConvertToTarget, 2,
/*45003*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*45006*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*45014*/             OPC_EmitConvertToTarget, 2,
/*45016*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*45019*/             OPC_EmitInteger, MVT::i32, 14, 
/*45022*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45025*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv8i16), 0,
                          MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (intrinsic_wo_chain:v8i16 611:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 619:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 22
                      // Dst: (VQRDMLAHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*45037*/           0, /*End of Scope*/
/*45038*/         /*Scope*/ 71, /*->45110*/
/*45039*/           OPC_CheckChild1Type, MVT::v4i32,
/*45041*/           OPC_MoveChild2,
/*45042*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45045*/           OPC_CheckChild0Integer, 107|128,4/*619*/, 
/*45048*/           OPC_RecordChild1, // #1 = $src2
/*45049*/           OPC_CheckChild1Type, MVT::v4i32,
/*45051*/           OPC_MoveChild2,
/*45052*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45055*/           OPC_RecordChild0, // #2 = $src3
/*45056*/           OPC_CheckChild0Type, MVT::v4i32,
/*45058*/           OPC_RecordChild1, // #3 = $lane
/*45059*/           OPC_MoveChild1,
/*45060*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45063*/           OPC_MoveParent,
/*45064*/           OPC_CheckType, MVT::v4i32,
/*45066*/           OPC_MoveParent,
/*45067*/           OPC_CheckType, MVT::v4i32,
/*45069*/           OPC_MoveParent,
/*45070*/           OPC_CheckType, MVT::v4i32,
/*45072*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45074*/           OPC_EmitConvertToTarget, 3,
/*45076*/           OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*45079*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*45087*/           OPC_EmitConvertToTarget, 3,
/*45089*/           OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*45092*/           OPC_EmitInteger, MVT::i32, 14, 
/*45095*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45098*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i32), 0,
                        MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v4i32 611:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 619:iPTR, QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*45110*/         0, /*End of Scope*/
/*45111*/       /*Scope*/ 13|128,1/*141*/, /*->45254*/
/*45113*/         OPC_MoveChild1,
/*45114*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45117*/         OPC_CheckChild0Integer, 107|128,4/*619*/, 
/*45120*/         OPC_Scope, 65, /*->45187*/ // 2 children in Scope
/*45122*/           OPC_RecordChild1, // #0 = $src2
/*45123*/           OPC_CheckChild1Type, MVT::v8i16,
/*45125*/           OPC_MoveChild2,
/*45126*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45129*/           OPC_RecordChild0, // #1 = $src3
/*45130*/           OPC_CheckChild0Type, MVT::v8i16,
/*45132*/           OPC_RecordChild1, // #2 = $lane
/*45133*/           OPC_MoveChild1,
/*45134*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45137*/           OPC_MoveParent,
/*45138*/           OPC_CheckType, MVT::v8i16,
/*45140*/           OPC_MoveParent,
/*45141*/           OPC_CheckType, MVT::v8i16,
/*45143*/           OPC_MoveParent,
/*45144*/           OPC_RecordChild2, // #3 = $src1
/*45145*/           OPC_CheckChild2Type, MVT::v8i16,
/*45147*/           OPC_CheckType, MVT::v8i16,
/*45149*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45151*/           OPC_EmitConvertToTarget, 2,
/*45153*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*45156*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*45164*/           OPC_EmitConvertToTarget, 2,
/*45166*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*45169*/           OPC_EmitInteger, MVT::i32, 14, 
/*45172*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45175*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv8i16), 0,
                        MVT::v8i16, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v8i16 611:iPTR, (intrinsic_wo_chain:v8i16 619:iPTR, QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*45187*/         /*Scope*/ 65, /*->45253*/
/*45188*/           OPC_MoveChild1,
/*45189*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45192*/           OPC_RecordChild0, // #0 = $src3
/*45193*/           OPC_CheckChild0Type, MVT::v8i16,
/*45195*/           OPC_RecordChild1, // #1 = $lane
/*45196*/           OPC_MoveChild1,
/*45197*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45200*/           OPC_MoveParent,
/*45201*/           OPC_CheckType, MVT::v8i16,
/*45203*/           OPC_MoveParent,
/*45204*/           OPC_RecordChild2, // #2 = $src2
/*45205*/           OPC_CheckChild2Type, MVT::v8i16,
/*45207*/           OPC_CheckType, MVT::v8i16,
/*45209*/           OPC_MoveParent,
/*45210*/           OPC_RecordChild2, // #3 = $src1
/*45211*/           OPC_CheckChild2Type, MVT::v8i16,
/*45213*/           OPC_CheckType, MVT::v8i16,
/*45215*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45217*/           OPC_EmitConvertToTarget, 1,
/*45219*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*45222*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 0, 5,  // Results = #6
/*45230*/           OPC_EmitConvertToTarget, 1,
/*45232*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*45235*/           OPC_EmitInteger, MVT::i32, 14, 
/*45238*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45241*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv8i16), 0,
                        MVT::v8i16, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v8i16 611:iPTR, (intrinsic_wo_chain:v8i16 619:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2), QPR:v8i16:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*45253*/         0, /*End of Scope*/
/*45254*/       /*Scope*/ 72, /*->45327*/
/*45255*/         OPC_RecordChild1, // #0 = $src1
/*45256*/         OPC_CheckChild1Type, MVT::v4i32,
/*45258*/         OPC_MoveChild2,
/*45259*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45262*/         OPC_CheckChild0Integer, 107|128,4/*619*/, 
/*45265*/         OPC_MoveChild1,
/*45266*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45269*/         OPC_RecordChild0, // #1 = $src3
/*45270*/         OPC_CheckChild0Type, MVT::v4i32,
/*45272*/         OPC_RecordChild1, // #2 = $lane
/*45273*/         OPC_MoveChild1,
/*45274*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45277*/         OPC_MoveParent,
/*45278*/         OPC_CheckType, MVT::v4i32,
/*45280*/         OPC_MoveParent,
/*45281*/         OPC_RecordChild2, // #3 = $src2
/*45282*/         OPC_CheckChild2Type, MVT::v4i32,
/*45284*/         OPC_CheckType, MVT::v4i32,
/*45286*/         OPC_MoveParent,
/*45287*/         OPC_CheckType, MVT::v4i32,
/*45289*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45291*/         OPC_EmitConvertToTarget, 2,
/*45293*/         OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*45296*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*45304*/         OPC_EmitConvertToTarget, 2,
/*45306*/         OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*45309*/         OPC_EmitInteger, MVT::i32, 14, 
/*45312*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45315*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i32), 0,
                      MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (intrinsic_wo_chain:v4i32 611:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 619:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 22
                  // Dst: (VQRDMLAHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*45327*/       /*Scope*/ 13|128,1/*141*/, /*->45470*/
/*45329*/         OPC_MoveChild1,
/*45330*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45333*/         OPC_CheckChild0Integer, 107|128,4/*619*/, 
/*45336*/         OPC_Scope, 65, /*->45403*/ // 2 children in Scope
/*45338*/           OPC_RecordChild1, // #0 = $src2
/*45339*/           OPC_CheckChild1Type, MVT::v4i32,
/*45341*/           OPC_MoveChild2,
/*45342*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45345*/           OPC_RecordChild0, // #1 = $src3
/*45346*/           OPC_CheckChild0Type, MVT::v4i32,
/*45348*/           OPC_RecordChild1, // #2 = $lane
/*45349*/           OPC_MoveChild1,
/*45350*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45353*/           OPC_MoveParent,
/*45354*/           OPC_CheckType, MVT::v4i32,
/*45356*/           OPC_MoveParent,
/*45357*/           OPC_CheckType, MVT::v4i32,
/*45359*/           OPC_MoveParent,
/*45360*/           OPC_RecordChild2, // #3 = $src1
/*45361*/           OPC_CheckChild2Type, MVT::v4i32,
/*45363*/           OPC_CheckType, MVT::v4i32,
/*45365*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45367*/           OPC_EmitConvertToTarget, 2,
/*45369*/           OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*45372*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*45380*/           OPC_EmitConvertToTarget, 2,
/*45382*/           OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*45385*/           OPC_EmitInteger, MVT::i32, 14, 
/*45388*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45391*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i32), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v4i32 611:iPTR, (intrinsic_wo_chain:v4i32 619:iPTR, QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*45403*/         /*Scope*/ 65, /*->45469*/
/*45404*/           OPC_MoveChild1,
/*45405*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45408*/           OPC_RecordChild0, // #0 = $src3
/*45409*/           OPC_CheckChild0Type, MVT::v4i32,
/*45411*/           OPC_RecordChild1, // #1 = $lane
/*45412*/           OPC_MoveChild1,
/*45413*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45416*/           OPC_MoveParent,
/*45417*/           OPC_CheckType, MVT::v4i32,
/*45419*/           OPC_MoveParent,
/*45420*/           OPC_RecordChild2, // #2 = $src2
/*45421*/           OPC_CheckChild2Type, MVT::v4i32,
/*45423*/           OPC_CheckType, MVT::v4i32,
/*45425*/           OPC_MoveParent,
/*45426*/           OPC_RecordChild2, // #3 = $src1
/*45427*/           OPC_CheckChild2Type, MVT::v4i32,
/*45429*/           OPC_CheckType, MVT::v4i32,
/*45431*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45433*/           OPC_EmitConvertToTarget, 1,
/*45435*/           OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*45438*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*45446*/           OPC_EmitConvertToTarget, 1,
/*45448*/           OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*45451*/           OPC_EmitInteger, MVT::i32, 14, 
/*45454*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45457*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i32), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v4i32 611:iPTR, (intrinsic_wo_chain:v4i32 619:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*45469*/         0, /*End of Scope*/
/*45470*/       /*Scope*/ 106|128,1/*234*/, /*->45706*/
/*45472*/         OPC_RecordChild1, // #0 = $src1
/*45473*/         OPC_Scope, 39, /*->45514*/ // 5 children in Scope
/*45475*/           OPC_CheckChild1Type, MVT::v4i16,
/*45477*/           OPC_MoveChild2,
/*45478*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45481*/           OPC_CheckChild0Integer, 107|128,4/*619*/, 
/*45484*/           OPC_RecordChild1, // #1 = $Vn
/*45485*/           OPC_CheckChild1Type, MVT::v4i16,
/*45487*/           OPC_RecordChild2, // #2 = $Vm
/*45488*/           OPC_CheckChild2Type, MVT::v4i16,
/*45490*/           OPC_CheckType, MVT::v4i16,
/*45492*/           OPC_MoveParent,
/*45493*/           OPC_CheckType, MVT::v4i16,
/*45495*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45497*/           OPC_EmitInteger, MVT::i32, 14, 
/*45500*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45503*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v4i16 611:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 619:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                    // Dst: (VQRDMLAHv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45514*/         /*Scope*/ 39, /*->45554*/
/*45515*/           OPC_CheckChild1Type, MVT::v2i32,
/*45517*/           OPC_MoveChild2,
/*45518*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45521*/           OPC_CheckChild0Integer, 107|128,4/*619*/, 
/*45524*/           OPC_RecordChild1, // #1 = $Vn
/*45525*/           OPC_CheckChild1Type, MVT::v2i32,
/*45527*/           OPC_RecordChild2, // #2 = $Vm
/*45528*/           OPC_CheckChild2Type, MVT::v2i32,
/*45530*/           OPC_CheckType, MVT::v2i32,
/*45532*/           OPC_MoveParent,
/*45533*/           OPC_CheckType, MVT::v2i32,
/*45535*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45537*/           OPC_EmitInteger, MVT::i32, 14, 
/*45540*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45543*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v2i32 611:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 619:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                    // Dst: (VQRDMLAHv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45554*/         /*Scope*/ 39, /*->45594*/
/*45555*/           OPC_CheckChild1Type, MVT::v8i16,
/*45557*/           OPC_MoveChild2,
/*45558*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45561*/           OPC_CheckChild0Integer, 107|128,4/*619*/, 
/*45564*/           OPC_RecordChild1, // #1 = $Vn
/*45565*/           OPC_CheckChild1Type, MVT::v8i16,
/*45567*/           OPC_RecordChild2, // #2 = $Vm
/*45568*/           OPC_CheckChild2Type, MVT::v8i16,
/*45570*/           OPC_CheckType, MVT::v8i16,
/*45572*/           OPC_MoveParent,
/*45573*/           OPC_CheckType, MVT::v8i16,
/*45575*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45577*/           OPC_EmitInteger, MVT::i32, 14, 
/*45580*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45583*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v8i16 611:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 619:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 16
                    // Dst: (VQRDMLAHv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*45594*/         /*Scope*/ 72, /*->45667*/
/*45595*/           OPC_CheckChild1Type, MVT::v4i32,
/*45597*/           OPC_MoveChild2,
/*45598*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45601*/           OPC_CheckType, MVT::v4i32,
/*45603*/           OPC_Scope, 31, /*->45636*/ // 2 children in Scope
/*45605*/             OPC_CheckChild0Integer, 107|128,4/*619*/, 
/*45608*/             OPC_RecordChild1, // #1 = $Vn
/*45609*/             OPC_CheckChild1Type, MVT::v4i32,
/*45611*/             OPC_RecordChild2, // #2 = $Vm
/*45612*/             OPC_CheckChild2Type, MVT::v4i32,
/*45614*/             OPC_MoveParent,
/*45615*/             OPC_CheckType, MVT::v4i32,
/*45617*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45619*/             OPC_EmitInteger, MVT::i32, 14, 
/*45622*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45625*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 611:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 619:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 16
                      // Dst: (VQRDMLAHv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*45636*/           /*Scope*/ 29, /*->45666*/
/*45637*/             OPC_CheckChild0Integer, 102|128,4/*614*/, 
/*45640*/             OPC_RecordChild1, // #1 = $Vn
/*45641*/             OPC_CheckChild1Type, MVT::v4i16,
/*45643*/             OPC_RecordChild2, // #2 = $Vm
/*45644*/             OPC_CheckChild2Type, MVT::v4i16,
/*45646*/             OPC_MoveParent,
/*45647*/             OPC_CheckType, MVT::v4i32,
/*45649*/             OPC_EmitInteger, MVT::i32, 14, 
/*45652*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45655*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 611:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 614:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                      // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45666*/           0, /*End of Scope*/
/*45667*/         /*Scope*/ 37, /*->45705*/
/*45668*/           OPC_CheckChild1Type, MVT::v2i64,
/*45670*/           OPC_MoveChild2,
/*45671*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45674*/           OPC_CheckChild0Integer, 102|128,4/*614*/, 
/*45677*/           OPC_RecordChild1, // #1 = $Vn
/*45678*/           OPC_CheckChild1Type, MVT::v2i32,
/*45680*/           OPC_RecordChild2, // #2 = $Vm
/*45681*/           OPC_CheckChild2Type, MVT::v2i32,
/*45683*/           OPC_CheckType, MVT::v2i64,
/*45685*/           OPC_MoveParent,
/*45686*/           OPC_CheckType, MVT::v2i64,
/*45688*/           OPC_EmitInteger, MVT::i32, 14, 
/*45691*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45694*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v2i64 611:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 614:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                    // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45705*/         0, /*End of Scope*/
/*45706*/       /*Scope*/ 81|128,1/*209*/, /*->45917*/
/*45708*/         OPC_MoveChild1,
/*45709*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45712*/         OPC_Scope, 6|128,1/*134*/, /*->45849*/ // 2 children in Scope
/*45715*/           OPC_CheckChild0Integer, 107|128,4/*619*/, 
/*45718*/           OPC_RecordChild1, // #0 = $Vn
/*45719*/           OPC_SwitchType /*4 cases */, 30, MVT::v4i16,// ->45752
/*45722*/             OPC_CheckChild1Type, MVT::v4i16,
/*45724*/             OPC_RecordChild2, // #1 = $Vm
/*45725*/             OPC_CheckChild2Type, MVT::v4i16,
/*45727*/             OPC_MoveParent,
/*45728*/             OPC_RecordChild2, // #2 = $src1
/*45729*/             OPC_CheckChild2Type, MVT::v4i16,
/*45731*/             OPC_CheckType, MVT::v4i16,
/*45733*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45735*/             OPC_EmitInteger, MVT::i32, 14, 
/*45738*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45741*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i16 611:iPTR, (intrinsic_wo_chain:v4i16 619:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 16
                      // Dst: (VQRDMLAHv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45752*/           /*SwitchType*/ 30, MVT::v2i32,// ->45784
/*45754*/             OPC_CheckChild1Type, MVT::v2i32,
/*45756*/             OPC_RecordChild2, // #1 = $Vm
/*45757*/             OPC_CheckChild2Type, MVT::v2i32,
/*45759*/             OPC_MoveParent,
/*45760*/             OPC_RecordChild2, // #2 = $src1
/*45761*/             OPC_CheckChild2Type, MVT::v2i32,
/*45763*/             OPC_CheckType, MVT::v2i32,
/*45765*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45767*/             OPC_EmitInteger, MVT::i32, 14, 
/*45770*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45773*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i32 611:iPTR, (intrinsic_wo_chain:v2i32 619:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 16
                      // Dst: (VQRDMLAHv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45784*/           /*SwitchType*/ 30, MVT::v8i16,// ->45816
/*45786*/             OPC_CheckChild1Type, MVT::v8i16,
/*45788*/             OPC_RecordChild2, // #1 = $Vm
/*45789*/             OPC_CheckChild2Type, MVT::v8i16,
/*45791*/             OPC_MoveParent,
/*45792*/             OPC_RecordChild2, // #2 = $src1
/*45793*/             OPC_CheckChild2Type, MVT::v8i16,
/*45795*/             OPC_CheckType, MVT::v8i16,
/*45797*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45799*/             OPC_EmitInteger, MVT::i32, 14, 
/*45802*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45805*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v8i16 611:iPTR, (intrinsic_wo_chain:v8i16 619:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 16
                      // Dst: (VQRDMLAHv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*45816*/           /*SwitchType*/ 30, MVT::v4i32,// ->45848
/*45818*/             OPC_CheckChild1Type, MVT::v4i32,
/*45820*/             OPC_RecordChild2, // #1 = $Vm
/*45821*/             OPC_CheckChild2Type, MVT::v4i32,
/*45823*/             OPC_MoveParent,
/*45824*/             OPC_RecordChild2, // #2 = $src1
/*45825*/             OPC_CheckChild2Type, MVT::v4i32,
/*45827*/             OPC_CheckType, MVT::v4i32,
/*45829*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45831*/             OPC_EmitInteger, MVT::i32, 14, 
/*45834*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45837*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 611:iPTR, (intrinsic_wo_chain:v4i32 619:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 16
                      // Dst: (VQRDMLAHv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*45848*/           0, // EndSwitchType
/*45849*/         /*Scope*/ 66, /*->45916*/
/*45850*/           OPC_CheckChild0Integer, 102|128,4/*614*/, 
/*45853*/           OPC_RecordChild1, // #0 = $Vn
/*45854*/           OPC_SwitchType /*2 cases */, 28, MVT::v4i32,// ->45885
/*45857*/             OPC_CheckChild1Type, MVT::v4i16,
/*45859*/             OPC_RecordChild2, // #1 = $Vm
/*45860*/             OPC_CheckChild2Type, MVT::v4i16,
/*45862*/             OPC_MoveParent,
/*45863*/             OPC_RecordChild2, // #2 = $src1
/*45864*/             OPC_CheckChild2Type, MVT::v4i32,
/*45866*/             OPC_CheckType, MVT::v4i32,
/*45868*/             OPC_EmitInteger, MVT::i32, 14, 
/*45871*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45874*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 611:iPTR, (intrinsic_wo_chain:v4i32 614:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 16
                      // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45885*/           /*SwitchType*/ 28, MVT::v2i64,// ->45915
/*45887*/             OPC_CheckChild1Type, MVT::v2i32,
/*45889*/             OPC_RecordChild2, // #1 = $Vm
/*45890*/             OPC_CheckChild2Type, MVT::v2i32,
/*45892*/             OPC_MoveParent,
/*45893*/             OPC_RecordChild2, // #2 = $src1
/*45894*/             OPC_CheckChild2Type, MVT::v2i64,
/*45896*/             OPC_CheckType, MVT::v2i64,
/*45898*/             OPC_EmitInteger, MVT::i32, 14, 
/*45901*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45904*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                          MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i64 611:iPTR, (intrinsic_wo_chain:v2i64 614:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 16
                      // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45915*/           0, // EndSwitchType
/*45916*/         0, /*End of Scope*/
/*45917*/       /*Scope*/ 75|128,1/*203*/, /*->46122*/
/*45919*/         OPC_RecordChild1, // #0 = $Vn
/*45920*/         OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->45946
/*45923*/           OPC_CheckChild1Type, MVT::v4i16,
/*45925*/           OPC_RecordChild2, // #1 = $Vm
/*45926*/           OPC_CheckChild2Type, MVT::v4i16,
/*45928*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45930*/           OPC_EmitInteger, MVT::i32, 14, 
/*45933*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45936*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv4i16), 0,
                        MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 611:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45946*/         /*SwitchType*/ 23, MVT::v2i32,// ->45971
/*45948*/           OPC_CheckChild1Type, MVT::v2i32,
/*45950*/           OPC_RecordChild2, // #1 = $Vm
/*45951*/           OPC_CheckChild2Type, MVT::v2i32,
/*45953*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45955*/           OPC_EmitInteger, MVT::i32, 14, 
/*45958*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45961*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv2i32), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 611:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45971*/         /*SwitchType*/ 23, MVT::v8i16,// ->45996
/*45973*/           OPC_CheckChild1Type, MVT::v8i16,
/*45975*/           OPC_RecordChild2, // #1 = $Vm
/*45976*/           OPC_CheckChild2Type, MVT::v8i16,
/*45978*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45980*/           OPC_EmitInteger, MVT::i32, 14, 
/*45983*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45986*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 611:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*45996*/         /*SwitchType*/ 23, MVT::v4i32,// ->46021
/*45998*/           OPC_CheckChild1Type, MVT::v4i32,
/*46000*/           OPC_RecordChild2, // #1 = $Vm
/*46001*/           OPC_CheckChild2Type, MVT::v4i32,
/*46003*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46005*/           OPC_EmitInteger, MVT::i32, 14, 
/*46008*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46011*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 611:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*46021*/         /*SwitchType*/ 23, MVT::v8i8,// ->46046
/*46023*/           OPC_CheckChild1Type, MVT::v8i8,
/*46025*/           OPC_RecordChild2, // #1 = $Vm
/*46026*/           OPC_CheckChild2Type, MVT::v8i8,
/*46028*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46030*/           OPC_EmitInteger, MVT::i32, 14, 
/*46033*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46036*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv8i8), 0,
                        MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i8 611:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                    // Dst: (VQADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*46046*/         /*SwitchType*/ 23, MVT::v16i8,// ->46071
/*46048*/           OPC_CheckChild1Type, MVT::v16i8,
/*46050*/           OPC_RecordChild2, // #1 = $Vm
/*46051*/           OPC_CheckChild2Type, MVT::v16i8,
/*46053*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46055*/           OPC_EmitInteger, MVT::i32, 14, 
/*46058*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46061*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv16i8), 0,
                        MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v16i8 611:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                    // Dst: (VQADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*46071*/         /*SwitchType*/ 23, MVT::v1i64,// ->46096
/*46073*/           OPC_CheckChild1Type, MVT::v1i64,
/*46075*/           OPC_RecordChild2, // #1 = $Vm
/*46076*/           OPC_CheckChild2Type, MVT::v1i64,
/*46078*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46080*/           OPC_EmitInteger, MVT::i32, 14, 
/*46083*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46086*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv1i64), 0,
                        MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v1i64 611:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                    // Dst: (VQADDsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*46096*/         /*SwitchType*/ 23, MVT::v2i64,// ->46121
/*46098*/           OPC_CheckChild1Type, MVT::v2i64,
/*46100*/           OPC_RecordChild2, // #1 = $Vm
/*46101*/           OPC_CheckChild2Type, MVT::v2i64,
/*46103*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46105*/           OPC_EmitInteger, MVT::i32, 14, 
/*46108*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46111*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i64 611:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                    // Dst: (VQADDsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*46121*/         0, // EndSwitchType
/*46122*/       0, /*End of Scope*/
/*46123*/     /*Scope*/ 77|128,8/*1101*/, /*->47226*/
/*46125*/       OPC_CheckChild0Integer, 119|128,4/*631*/, 
/*46128*/       OPC_RecordChild1, // #0 = $src1
/*46129*/       OPC_Scope, 36|128,1/*164*/, /*->46296*/ // 8 children in Scope
/*46132*/         OPC_CheckChild1Type, MVT::v4i16,
/*46134*/         OPC_Scope, 6|128,1/*134*/, /*->46271*/ // 2 children in Scope
/*46137*/           OPC_MoveChild2,
/*46138*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46141*/           OPC_CheckChild0Integer, 107|128,4/*619*/, 
/*46144*/           OPC_Scope, 46, /*->46192*/ // 3 children in Scope
/*46146*/             OPC_RecordChild1, // #1 = $Vn
/*46147*/             OPC_CheckChild1Type, MVT::v4i16,
/*46149*/             OPC_MoveChild2,
/*46150*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46153*/             OPC_RecordChild0, // #2 = $Vm
/*46154*/             OPC_CheckChild0Type, MVT::v4i16,
/*46156*/             OPC_RecordChild1, // #3 = $lane
/*46157*/             OPC_MoveChild1,
/*46158*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46161*/             OPC_MoveParent,
/*46162*/             OPC_CheckType, MVT::v4i16,
/*46164*/             OPC_MoveParent,
/*46165*/             OPC_CheckType, MVT::v4i16,
/*46167*/             OPC_MoveParent,
/*46168*/             OPC_CheckType, MVT::v4i16,
/*46170*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46172*/             OPC_EmitConvertToTarget, 3,
/*46174*/             OPC_EmitInteger, MVT::i32, 14, 
/*46177*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46180*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv4i16), 0,
                          MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i16 631:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 619:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLSHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*46192*/           /*Scope*/ 46, /*->46239*/
/*46193*/             OPC_MoveChild1,
/*46194*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46197*/             OPC_RecordChild0, // #1 = $Vm
/*46198*/             OPC_CheckChild0Type, MVT::v4i16,
/*46200*/             OPC_RecordChild1, // #2 = $lane
/*46201*/             OPC_MoveChild1,
/*46202*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46205*/             OPC_MoveParent,
/*46206*/             OPC_CheckType, MVT::v4i16,
/*46208*/             OPC_MoveParent,
/*46209*/             OPC_RecordChild2, // #3 = $Vn
/*46210*/             OPC_CheckChild2Type, MVT::v4i16,
/*46212*/             OPC_CheckType, MVT::v4i16,
/*46214*/             OPC_MoveParent,
/*46215*/             OPC_CheckType, MVT::v4i16,
/*46217*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46219*/             OPC_EmitConvertToTarget, 2,
/*46221*/             OPC_EmitInteger, MVT::i32, 14, 
/*46224*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46227*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv4i16), 0,
                          MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i16 631:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 619:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                      // Dst: (VQRDMLSHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*46239*/           /*Scope*/ 30, /*->46270*/
/*46240*/             OPC_RecordChild1, // #1 = $Vn
/*46241*/             OPC_CheckChild1Type, MVT::v4i16,
/*46243*/             OPC_RecordChild2, // #2 = $Vm
/*46244*/             OPC_CheckChild2Type, MVT::v4i16,
/*46246*/             OPC_CheckType, MVT::v4i16,
/*46248*/             OPC_MoveParent,
/*46249*/             OPC_CheckType, MVT::v4i16,
/*46251*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46253*/             OPC_EmitInteger, MVT::i32, 14, 
/*46256*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46259*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i16 631:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 619:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                      // Dst: (VQRDMLSHv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*46270*/           0, /*End of Scope*/
/*46271*/         /*Scope*/ 23, /*->46295*/
/*46272*/           OPC_RecordChild2, // #1 = $Vm
/*46273*/           OPC_CheckChild2Type, MVT::v4i16,
/*46275*/           OPC_CheckType, MVT::v4i16,
/*46277*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46279*/           OPC_EmitInteger, MVT::i32, 14, 
/*46282*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46285*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv4i16), 0,
                        MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 631:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*46295*/         0, /*End of Scope*/
/*46296*/       /*Scope*/ 36|128,1/*164*/, /*->46462*/
/*46298*/         OPC_CheckChild1Type, MVT::v2i32,
/*46300*/         OPC_Scope, 6|128,1/*134*/, /*->46437*/ // 2 children in Scope
/*46303*/           OPC_MoveChild2,
/*46304*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46307*/           OPC_CheckChild0Integer, 107|128,4/*619*/, 
/*46310*/           OPC_Scope, 46, /*->46358*/ // 3 children in Scope
/*46312*/             OPC_RecordChild1, // #1 = $Vn
/*46313*/             OPC_CheckChild1Type, MVT::v2i32,
/*46315*/             OPC_MoveChild2,
/*46316*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46319*/             OPC_RecordChild0, // #2 = $Vm
/*46320*/             OPC_CheckChild0Type, MVT::v2i32,
/*46322*/             OPC_RecordChild1, // #3 = $lane
/*46323*/             OPC_MoveChild1,
/*46324*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46327*/             OPC_MoveParent,
/*46328*/             OPC_CheckType, MVT::v2i32,
/*46330*/             OPC_MoveParent,
/*46331*/             OPC_CheckType, MVT::v2i32,
/*46333*/             OPC_MoveParent,
/*46334*/             OPC_CheckType, MVT::v2i32,
/*46336*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46338*/             OPC_EmitConvertToTarget, 3,
/*46340*/             OPC_EmitInteger, MVT::i32, 14, 
/*46343*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46346*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv2i32), 0,
                          MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i32 631:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 619:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLSHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46358*/           /*Scope*/ 46, /*->46405*/
/*46359*/             OPC_MoveChild1,
/*46360*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46363*/             OPC_RecordChild0, // #1 = $Vm
/*46364*/             OPC_CheckChild0Type, MVT::v2i32,
/*46366*/             OPC_RecordChild1, // #2 = $lane
/*46367*/             OPC_MoveChild1,
/*46368*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46371*/             OPC_MoveParent,
/*46372*/             OPC_CheckType, MVT::v2i32,
/*46374*/             OPC_MoveParent,
/*46375*/             OPC_RecordChild2, // #3 = $Vn
/*46376*/             OPC_CheckChild2Type, MVT::v2i32,
/*46378*/             OPC_CheckType, MVT::v2i32,
/*46380*/             OPC_MoveParent,
/*46381*/             OPC_CheckType, MVT::v2i32,
/*46383*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46385*/             OPC_EmitConvertToTarget, 2,
/*46387*/             OPC_EmitInteger, MVT::i32, 14, 
/*46390*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46393*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv2i32), 0,
                          MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i32 631:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 619:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VQRDMLSHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46405*/           /*Scope*/ 30, /*->46436*/
/*46406*/             OPC_RecordChild1, // #1 = $Vn
/*46407*/             OPC_CheckChild1Type, MVT::v2i32,
/*46409*/             OPC_RecordChild2, // #2 = $Vm
/*46410*/             OPC_CheckChild2Type, MVT::v2i32,
/*46412*/             OPC_CheckType, MVT::v2i32,
/*46414*/             OPC_MoveParent,
/*46415*/             OPC_CheckType, MVT::v2i32,
/*46417*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46419*/             OPC_EmitInteger, MVT::i32, 14, 
/*46422*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46425*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i32 631:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 619:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                      // Dst: (VQRDMLSHv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*46436*/           0, /*End of Scope*/
/*46437*/         /*Scope*/ 23, /*->46461*/
/*46438*/           OPC_RecordChild2, // #1 = $Vm
/*46439*/           OPC_CheckChild2Type, MVT::v2i32,
/*46441*/           OPC_CheckType, MVT::v2i32,
/*46443*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46445*/           OPC_EmitInteger, MVT::i32, 14, 
/*46448*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46451*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv2i32), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 631:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*46461*/         0, /*End of Scope*/
/*46462*/       /*Scope*/ 69|128,2/*325*/, /*->46789*/
/*46464*/         OPC_CheckChild1Type, MVT::v4i32,
/*46466*/         OPC_Scope, 39|128,2/*295*/, /*->46764*/ // 2 children in Scope
/*46469*/           OPC_MoveChild2,
/*46470*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46473*/           OPC_Scope, 124, /*->46599*/ // 2 children in Scope
/*46475*/             OPC_CheckChild0Integer, 102|128,4/*614*/, 
/*46478*/             OPC_Scope, 44, /*->46524*/ // 3 children in Scope
/*46480*/               OPC_RecordChild1, // #1 = $Vn
/*46481*/               OPC_CheckChild1Type, MVT::v4i16,
/*46483*/               OPC_MoveChild2,
/*46484*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46487*/               OPC_RecordChild0, // #2 = $Vm
/*46488*/               OPC_CheckChild0Type, MVT::v4i16,
/*46490*/               OPC_RecordChild1, // #3 = $lane
/*46491*/               OPC_MoveChild1,
/*46492*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46495*/               OPC_MoveParent,
/*46496*/               OPC_CheckType, MVT::v4i16,
/*46498*/               OPC_MoveParent,
/*46499*/               OPC_CheckType, MVT::v4i32,
/*46501*/               OPC_MoveParent,
/*46502*/               OPC_CheckType, MVT::v4i32,
/*46504*/               OPC_EmitConvertToTarget, 3,
/*46506*/               OPC_EmitInteger, MVT::i32, 14, 
/*46509*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46512*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                            MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (intrinsic_wo_chain:v4i32 631:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 614:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                        // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*46524*/             /*Scope*/ 44, /*->46569*/
/*46525*/               OPC_MoveChild1,
/*46526*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46529*/               OPC_RecordChild0, // #1 = $Vm
/*46530*/               OPC_CheckChild0Type, MVT::v4i16,
/*46532*/               OPC_RecordChild1, // #2 = $lane
/*46533*/               OPC_MoveChild1,
/*46534*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46537*/               OPC_MoveParent,
/*46538*/               OPC_CheckType, MVT::v4i16,
/*46540*/               OPC_MoveParent,
/*46541*/               OPC_RecordChild2, // #3 = $Vn
/*46542*/               OPC_CheckChild2Type, MVT::v4i16,
/*46544*/               OPC_CheckType, MVT::v4i32,
/*46546*/               OPC_MoveParent,
/*46547*/               OPC_CheckType, MVT::v4i32,
/*46549*/               OPC_EmitConvertToTarget, 2,
/*46551*/               OPC_EmitInteger, MVT::i32, 14, 
/*46554*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46557*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                            MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (intrinsic_wo_chain:v4i32 631:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 614:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                        // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*46569*/             /*Scope*/ 28, /*->46598*/
/*46570*/               OPC_RecordChild1, // #1 = $Vn
/*46571*/               OPC_CheckChild1Type, MVT::v4i16,
/*46573*/               OPC_RecordChild2, // #2 = $Vm
/*46574*/               OPC_CheckChild2Type, MVT::v4i16,
/*46576*/               OPC_CheckType, MVT::v4i32,
/*46578*/               OPC_MoveParent,
/*46579*/               OPC_CheckType, MVT::v4i32,
/*46581*/               OPC_EmitInteger, MVT::i32, 14, 
/*46584*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46587*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLSLv4i32), 0,
                            MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (intrinsic_wo_chain:v4i32 631:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 614:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                        // Dst: (VQDMLSLv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*46598*/             0, /*End of Scope*/
/*46599*/           /*Scope*/ 34|128,1/*162*/, /*->46763*/
/*46601*/             OPC_CheckChild0Integer, 107|128,4/*619*/, 
/*46604*/             OPC_Scope, 62, /*->46668*/ // 3 children in Scope
/*46606*/               OPC_RecordChild1, // #1 = $src2
/*46607*/               OPC_CheckChild1Type, MVT::v4i32,
/*46609*/               OPC_MoveChild2,
/*46610*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46613*/               OPC_RecordChild0, // #2 = $src3
/*46614*/               OPC_CheckChild0Type, MVT::v4i32,
/*46616*/               OPC_RecordChild1, // #3 = $lane
/*46617*/               OPC_MoveChild1,
/*46618*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46621*/               OPC_MoveParent,
/*46622*/               OPC_CheckType, MVT::v4i32,
/*46624*/               OPC_MoveParent,
/*46625*/               OPC_CheckType, MVT::v4i32,
/*46627*/               OPC_MoveParent,
/*46628*/               OPC_CheckType, MVT::v4i32,
/*46630*/               OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46632*/               OPC_EmitConvertToTarget, 3,
/*46634*/               OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*46637*/               OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                            MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*46645*/               OPC_EmitConvertToTarget, 3,
/*46647*/               OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*46650*/               OPC_EmitInteger, MVT::i32, 14, 
/*46653*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46656*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv4i32), 0,
                            MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                        // Src: (intrinsic_wo_chain:v4i32 631:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 619:iPTR, QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 22
                        // Dst: (VQRDMLSHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*46668*/             /*Scope*/ 62, /*->46731*/
/*46669*/               OPC_MoveChild1,
/*46670*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46673*/               OPC_RecordChild0, // #1 = $src3
/*46674*/               OPC_CheckChild0Type, MVT::v4i32,
/*46676*/               OPC_RecordChild1, // #2 = $lane
/*46677*/               OPC_MoveChild1,
/*46678*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46681*/               OPC_MoveParent,
/*46682*/               OPC_CheckType, MVT::v4i32,
/*46684*/               OPC_MoveParent,
/*46685*/               OPC_RecordChild2, // #3 = $src2
/*46686*/               OPC_CheckChild2Type, MVT::v4i32,
/*46688*/               OPC_CheckType, MVT::v4i32,
/*46690*/               OPC_MoveParent,
/*46691*/               OPC_CheckType, MVT::v4i32,
/*46693*/               OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46695*/               OPC_EmitConvertToTarget, 2,
/*46697*/               OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*46700*/               OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                            MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*46708*/               OPC_EmitConvertToTarget, 2,
/*46710*/               OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*46713*/               OPC_EmitInteger, MVT::i32, 14, 
/*46716*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46719*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv4i32), 0,
                            MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                        // Src: (intrinsic_wo_chain:v4i32 631:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 619:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 22
                        // Dst: (VQRDMLSHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*46731*/             /*Scope*/ 30, /*->46762*/
/*46732*/               OPC_RecordChild1, // #1 = $Vn
/*46733*/               OPC_CheckChild1Type, MVT::v4i32,
/*46735*/               OPC_RecordChild2, // #2 = $Vm
/*46736*/               OPC_CheckChild2Type, MVT::v4i32,
/*46738*/               OPC_CheckType, MVT::v4i32,
/*46740*/               OPC_MoveParent,
/*46741*/               OPC_CheckType, MVT::v4i32,
/*46743*/               OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46745*/               OPC_EmitInteger, MVT::i32, 14, 
/*46748*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46751*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHv4i32), 0,
                            MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (intrinsic_wo_chain:v4i32 631:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 619:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 16
                        // Dst: (VQRDMLSHv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*46762*/             0, /*End of Scope*/
/*46763*/           0, /*End of Scope*/
/*46764*/         /*Scope*/ 23, /*->46788*/
/*46765*/           OPC_RecordChild2, // #1 = $Vm
/*46766*/           OPC_CheckChild2Type, MVT::v4i32,
/*46768*/           OPC_CheckType, MVT::v4i32,
/*46770*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46772*/           OPC_EmitInteger, MVT::i32, 14, 
/*46775*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46778*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 631:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*46788*/         0, /*End of Scope*/
/*46789*/       /*Scope*/ 30|128,1/*158*/, /*->46949*/
/*46791*/         OPC_CheckChild1Type, MVT::v2i64,
/*46793*/         OPC_Scope, 0|128,1/*128*/, /*->46924*/ // 2 children in Scope
/*46796*/           OPC_MoveChild2,
/*46797*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46800*/           OPC_CheckChild0Integer, 102|128,4/*614*/, 
/*46803*/           OPC_Scope, 44, /*->46849*/ // 3 children in Scope
/*46805*/             OPC_RecordChild1, // #1 = $Vn
/*46806*/             OPC_CheckChild1Type, MVT::v2i32,
/*46808*/             OPC_MoveChild2,
/*46809*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46812*/             OPC_RecordChild0, // #2 = $Vm
/*46813*/             OPC_CheckChild0Type, MVT::v2i32,
/*46815*/             OPC_RecordChild1, // #3 = $lane
/*46816*/             OPC_MoveChild1,
/*46817*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46820*/             OPC_MoveParent,
/*46821*/             OPC_CheckType, MVT::v2i32,
/*46823*/             OPC_MoveParent,
/*46824*/             OPC_CheckType, MVT::v2i64,
/*46826*/             OPC_MoveParent,
/*46827*/             OPC_CheckType, MVT::v2i64,
/*46829*/             OPC_EmitConvertToTarget, 3,
/*46831*/             OPC_EmitInteger, MVT::i32, 14, 
/*46834*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46837*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                          MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i64 631:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 614:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46849*/           /*Scope*/ 44, /*->46894*/
/*46850*/             OPC_MoveChild1,
/*46851*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46854*/             OPC_RecordChild0, // #1 = $Vm
/*46855*/             OPC_CheckChild0Type, MVT::v2i32,
/*46857*/             OPC_RecordChild1, // #2 = $lane
/*46858*/             OPC_MoveChild1,
/*46859*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46862*/             OPC_MoveParent,
/*46863*/             OPC_CheckType, MVT::v2i32,
/*46865*/             OPC_MoveParent,
/*46866*/             OPC_RecordChild2, // #3 = $Vn
/*46867*/             OPC_CheckChild2Type, MVT::v2i32,
/*46869*/             OPC_CheckType, MVT::v2i64,
/*46871*/             OPC_MoveParent,
/*46872*/             OPC_CheckType, MVT::v2i64,
/*46874*/             OPC_EmitConvertToTarget, 2,
/*46876*/             OPC_EmitInteger, MVT::i32, 14, 
/*46879*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46882*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                          MVT::v2i64, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i64 631:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 614:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46894*/           /*Scope*/ 28, /*->46923*/
/*46895*/             OPC_RecordChild1, // #1 = $Vn
/*46896*/             OPC_CheckChild1Type, MVT::v2i32,
/*46898*/             OPC_RecordChild2, // #2 = $Vm
/*46899*/             OPC_CheckChild2Type, MVT::v2i32,
/*46901*/             OPC_CheckType, MVT::v2i64,
/*46903*/             OPC_MoveParent,
/*46904*/             OPC_CheckType, MVT::v2i64,
/*46906*/             OPC_EmitInteger, MVT::i32, 14, 
/*46909*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46912*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLSLv2i64), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i64 631:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 614:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                      // Dst: (VQDMLSLv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*46923*/           0, /*End of Scope*/
/*46924*/         /*Scope*/ 23, /*->46948*/
/*46925*/           OPC_RecordChild2, // #1 = $Vm
/*46926*/           OPC_CheckChild2Type, MVT::v2i64,
/*46928*/           OPC_CheckType, MVT::v2i64,
/*46930*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46932*/           OPC_EmitInteger, MVT::i32, 14, 
/*46935*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46938*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i64 631:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*46948*/         0, /*End of Scope*/
/*46949*/       /*Scope*/ 68|128,1/*196*/, /*->47147*/
/*46951*/         OPC_CheckChild1Type, MVT::v8i16,
/*46953*/         OPC_Scope, 38|128,1/*166*/, /*->47122*/ // 2 children in Scope
/*46956*/           OPC_MoveChild2,
/*46957*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46960*/           OPC_CheckChild0Integer, 107|128,4/*619*/, 
/*46963*/           OPC_Scope, 62, /*->47027*/ // 3 children in Scope
/*46965*/             OPC_RecordChild1, // #1 = $src2
/*46966*/             OPC_CheckChild1Type, MVT::v8i16,
/*46968*/             OPC_MoveChild2,
/*46969*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46972*/             OPC_RecordChild0, // #2 = $src3
/*46973*/             OPC_CheckChild0Type, MVT::v8i16,
/*46975*/             OPC_RecordChild1, // #3 = $lane
/*46976*/             OPC_MoveChild1,
/*46977*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46980*/             OPC_MoveParent,
/*46981*/             OPC_CheckType, MVT::v8i16,
/*46983*/             OPC_MoveParent,
/*46984*/             OPC_CheckType, MVT::v8i16,
/*46986*/             OPC_MoveParent,
/*46987*/             OPC_CheckType, MVT::v8i16,
/*46989*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46991*/             OPC_EmitConvertToTarget, 3,
/*46993*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*46996*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*47004*/             OPC_EmitConvertToTarget, 3,
/*47006*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*47009*/             OPC_EmitInteger, MVT::i32, 14, 
/*47012*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47015*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv8i16), 0,
                          MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (intrinsic_wo_chain:v8i16 631:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 619:iPTR, QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLSHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*47027*/           /*Scope*/ 62, /*->47090*/
/*47028*/             OPC_MoveChild1,
/*47029*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47032*/             OPC_RecordChild0, // #1 = $src3
/*47033*/             OPC_CheckChild0Type, MVT::v8i16,
/*47035*/             OPC_RecordChild1, // #2 = $lane
/*47036*/             OPC_MoveChild1,
/*47037*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47040*/             OPC_MoveParent,
/*47041*/             OPC_CheckType, MVT::v8i16,
/*47043*/             OPC_MoveParent,
/*47044*/             OPC_RecordChild2, // #3 = $src2
/*47045*/             OPC_CheckChild2Type, MVT::v8i16,
/*47047*/             OPC_CheckType, MVT::v8i16,
/*47049*/             OPC_MoveParent,
/*47050*/             OPC_CheckType, MVT::v8i16,
/*47052*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*47054*/             OPC_EmitConvertToTarget, 2,
/*47056*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*47059*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*47067*/             OPC_EmitConvertToTarget, 2,
/*47069*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*47072*/             OPC_EmitInteger, MVT::i32, 14, 
/*47075*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47078*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv8i16), 0,
                          MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (intrinsic_wo_chain:v8i16 631:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 619:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 22
                      // Dst: (VQRDMLSHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*47090*/           /*Scope*/ 30, /*->47121*/
/*47091*/             OPC_RecordChild1, // #1 = $Vn
/*47092*/             OPC_CheckChild1Type, MVT::v8i16,
/*47094*/             OPC_RecordChild2, // #2 = $Vm
/*47095*/             OPC_CheckChild2Type, MVT::v8i16,
/*47097*/             OPC_CheckType, MVT::v8i16,
/*47099*/             OPC_MoveParent,
/*47100*/             OPC_CheckType, MVT::v8i16,
/*47102*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*47104*/             OPC_EmitInteger, MVT::i32, 14, 
/*47107*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47110*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v8i16 631:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 619:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 16
                      // Dst: (VQRDMLSHv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*47121*/           0, /*End of Scope*/
/*47122*/         /*Scope*/ 23, /*->47146*/
/*47123*/           OPC_RecordChild2, // #1 = $Vm
/*47124*/           OPC_CheckChild2Type, MVT::v8i16,
/*47126*/           OPC_CheckType, MVT::v8i16,
/*47128*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47130*/           OPC_EmitInteger, MVT::i32, 14, 
/*47133*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47136*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 631:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*47146*/         0, /*End of Scope*/
/*47147*/       /*Scope*/ 25, /*->47173*/
/*47148*/         OPC_CheckChild1Type, MVT::v8i8,
/*47150*/         OPC_RecordChild2, // #1 = $Vm
/*47151*/         OPC_CheckChild2Type, MVT::v8i8,
/*47153*/         OPC_CheckType, MVT::v8i8,
/*47155*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47157*/         OPC_EmitInteger, MVT::i32, 14, 
/*47160*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47163*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 631:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*47173*/       /*Scope*/ 25, /*->47199*/
/*47174*/         OPC_CheckChild1Type, MVT::v16i8,
/*47176*/         OPC_RecordChild2, // #1 = $Vm
/*47177*/         OPC_CheckChild2Type, MVT::v16i8,
/*47179*/         OPC_CheckType, MVT::v16i8,
/*47181*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47183*/         OPC_EmitInteger, MVT::i32, 14, 
/*47186*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47189*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 631:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*47199*/       /*Scope*/ 25, /*->47225*/
/*47200*/         OPC_CheckChild1Type, MVT::v1i64,
/*47202*/         OPC_RecordChild2, // #1 = $Vm
/*47203*/         OPC_CheckChild2Type, MVT::v1i64,
/*47205*/         OPC_CheckType, MVT::v1i64,
/*47207*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47209*/         OPC_EmitInteger, MVT::i32, 14, 
/*47212*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47215*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 631:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*47225*/       0, /*End of Scope*/
/*47226*/     /*Scope*/ 17|128,5/*657*/, /*->47885*/
/*47228*/       OPC_CheckChild0Integer, 101|128,4/*613*/, 
/*47231*/       OPC_Scope, 43|128,1/*171*/, /*->47405*/ // 5 children in Scope
/*47234*/         OPC_RecordChild1, // #0 = $Vn
/*47235*/         OPC_Scope, 41, /*->47278*/ // 4 children in Scope
/*47237*/           OPC_CheckChild1Type, MVT::v4i16,
/*47239*/           OPC_MoveChild2,
/*47240*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47243*/           OPC_RecordChild0, // #1 = $Vm
/*47244*/           OPC_CheckChild0Type, MVT::v4i16,
/*47246*/           OPC_RecordChild1, // #2 = $lane
/*47247*/           OPC_MoveChild1,
/*47248*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47251*/           OPC_MoveParent,
/*47252*/           OPC_CheckType, MVT::v4i16,
/*47254*/           OPC_MoveParent,
/*47255*/           OPC_CheckType, MVT::v4i16,
/*47257*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47259*/           OPC_EmitConvertToTarget, 2,
/*47261*/           OPC_EmitInteger, MVT::i32, 14, 
/*47264*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47267*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 613:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47278*/         /*Scope*/ 41, /*->47320*/
/*47279*/           OPC_CheckChild1Type, MVT::v2i32,
/*47281*/           OPC_MoveChild2,
/*47282*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47285*/           OPC_RecordChild0, // #1 = $Vm
/*47286*/           OPC_CheckChild0Type, MVT::v2i32,
/*47288*/           OPC_RecordChild1, // #2 = $lane
/*47289*/           OPC_MoveChild1,
/*47290*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47293*/           OPC_MoveParent,
/*47294*/           OPC_CheckType, MVT::v2i32,
/*47296*/           OPC_MoveParent,
/*47297*/           OPC_CheckType, MVT::v2i32,
/*47299*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47301*/           OPC_EmitConvertToTarget, 2,
/*47303*/           OPC_EmitInteger, MVT::i32, 14, 
/*47306*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47309*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 613:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47320*/         /*Scope*/ 41, /*->47362*/
/*47321*/           OPC_CheckChild1Type, MVT::v8i16,
/*47323*/           OPC_MoveChild2,
/*47324*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47327*/           OPC_RecordChild0, // #1 = $Vm
/*47328*/           OPC_CheckChild0Type, MVT::v4i16,
/*47330*/           OPC_RecordChild1, // #2 = $lane
/*47331*/           OPC_MoveChild1,
/*47332*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47335*/           OPC_MoveParent,
/*47336*/           OPC_CheckType, MVT::v8i16,
/*47338*/           OPC_MoveParent,
/*47339*/           OPC_CheckType, MVT::v8i16,
/*47341*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47343*/           OPC_EmitConvertToTarget, 2,
/*47345*/           OPC_EmitInteger, MVT::i32, 14, 
/*47348*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47351*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 613:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47362*/         /*Scope*/ 41, /*->47404*/
/*47363*/           OPC_CheckChild1Type, MVT::v4i32,
/*47365*/           OPC_MoveChild2,
/*47366*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47369*/           OPC_RecordChild0, // #1 = $Vm
/*47370*/           OPC_CheckChild0Type, MVT::v2i32,
/*47372*/           OPC_RecordChild1, // #2 = $lane
/*47373*/           OPC_MoveChild1,
/*47374*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47377*/           OPC_MoveParent,
/*47378*/           OPC_CheckType, MVT::v4i32,
/*47380*/           OPC_MoveParent,
/*47381*/           OPC_CheckType, MVT::v4i32,
/*47383*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47385*/           OPC_EmitConvertToTarget, 2,
/*47387*/           OPC_EmitInteger, MVT::i32, 14, 
/*47390*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47393*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 613:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47404*/         0, /*End of Scope*/
/*47405*/       /*Scope*/ 17|128,1/*145*/, /*->47552*/
/*47407*/         OPC_MoveChild1,
/*47408*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47411*/         OPC_RecordChild0, // #0 = $Vm
/*47412*/         OPC_Scope, 68, /*->47482*/ // 2 children in Scope
/*47414*/           OPC_CheckChild0Type, MVT::v4i16,
/*47416*/           OPC_RecordChild1, // #1 = $lane
/*47417*/           OPC_MoveChild1,
/*47418*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47421*/           OPC_MoveParent,
/*47422*/           OPC_SwitchType /*2 cases */, 27, MVT::v4i16,// ->47452
/*47425*/             OPC_MoveParent,
/*47426*/             OPC_RecordChild2, // #2 = $Vn
/*47427*/             OPC_CheckChild2Type, MVT::v4i16,
/*47429*/             OPC_CheckType, MVT::v4i16,
/*47431*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47433*/             OPC_EmitConvertToTarget, 1,
/*47435*/             OPC_EmitInteger, MVT::i32, 14, 
/*47438*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47441*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i16 613:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47452*/           /*SwitchType*/ 27, MVT::v8i16,// ->47481
/*47454*/             OPC_MoveParent,
/*47455*/             OPC_RecordChild2, // #2 = $Vn
/*47456*/             OPC_CheckChild2Type, MVT::v8i16,
/*47458*/             OPC_CheckType, MVT::v8i16,
/*47460*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47462*/             OPC_EmitConvertToTarget, 1,
/*47464*/             OPC_EmitInteger, MVT::i32, 14, 
/*47467*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47470*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v8i16 613:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47481*/           0, // EndSwitchType
/*47482*/         /*Scope*/ 68, /*->47551*/
/*47483*/           OPC_CheckChild0Type, MVT::v2i32,
/*47485*/           OPC_RecordChild1, // #1 = $lane
/*47486*/           OPC_MoveChild1,
/*47487*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47490*/           OPC_MoveParent,
/*47491*/           OPC_SwitchType /*2 cases */, 27, MVT::v2i32,// ->47521
/*47494*/             OPC_MoveParent,
/*47495*/             OPC_RecordChild2, // #2 = $Vn
/*47496*/             OPC_CheckChild2Type, MVT::v2i32,
/*47498*/             OPC_CheckType, MVT::v2i32,
/*47500*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47502*/             OPC_EmitConvertToTarget, 1,
/*47504*/             OPC_EmitInteger, MVT::i32, 14, 
/*47507*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47510*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v2i32 613:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47521*/           /*SwitchType*/ 27, MVT::v4i32,// ->47550
/*47523*/             OPC_MoveParent,
/*47524*/             OPC_RecordChild2, // #2 = $Vn
/*47525*/             OPC_CheckChild2Type, MVT::v4i32,
/*47527*/             OPC_CheckType, MVT::v4i32,
/*47529*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47531*/             OPC_EmitConvertToTarget, 1,
/*47533*/             OPC_EmitInteger, MVT::i32, 14, 
/*47536*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47539*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i32 613:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47550*/           0, // EndSwitchType
/*47551*/         0, /*End of Scope*/
/*47552*/       /*Scope*/ 115, /*->47668*/
/*47553*/         OPC_RecordChild1, // #0 = $src1
/*47554*/         OPC_Scope, 55, /*->47611*/ // 2 children in Scope
/*47556*/           OPC_CheckChild1Type, MVT::v8i16,
/*47558*/           OPC_MoveChild2,
/*47559*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47562*/           OPC_RecordChild0, // #1 = $src2
/*47563*/           OPC_CheckChild0Type, MVT::v8i16,
/*47565*/           OPC_RecordChild1, // #2 = $lane
/*47566*/           OPC_MoveChild1,
/*47567*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47570*/           OPC_MoveParent,
/*47571*/           OPC_CheckType, MVT::v8i16,
/*47573*/           OPC_MoveParent,
/*47574*/           OPC_CheckType, MVT::v8i16,
/*47576*/           OPC_EmitConvertToTarget, 2,
/*47578*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i16_reg
/*47581*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*47589*/           OPC_EmitConvertToTarget, 2,
/*47591*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i16_lane
/*47594*/           OPC_EmitInteger, MVT::i32, 14, 
/*47597*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47600*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 613:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*47611*/         /*Scope*/ 55, /*->47667*/
/*47612*/           OPC_CheckChild1Type, MVT::v4i32,
/*47614*/           OPC_MoveChild2,
/*47615*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47618*/           OPC_RecordChild0, // #1 = $src2
/*47619*/           OPC_CheckChild0Type, MVT::v4i32,
/*47621*/           OPC_RecordChild1, // #2 = $lane
/*47622*/           OPC_MoveChild1,
/*47623*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47626*/           OPC_MoveParent,
/*47627*/           OPC_CheckType, MVT::v4i32,
/*47629*/           OPC_MoveParent,
/*47630*/           OPC_CheckType, MVT::v4i32,
/*47632*/           OPC_EmitConvertToTarget, 2,
/*47634*/           OPC_EmitNodeXForm, 7, 3, // DSubReg_i32_reg
/*47637*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*47645*/           OPC_EmitConvertToTarget, 2,
/*47647*/           OPC_EmitNodeXForm, 8, 6, // SubReg_i32_lane
/*47650*/           OPC_EmitInteger, MVT::i32, 14, 
/*47653*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47656*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 613:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*47667*/         0, /*End of Scope*/
/*47668*/       /*Scope*/ 111, /*->47780*/
/*47669*/         OPC_MoveChild1,
/*47670*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47673*/         OPC_RecordChild0, // #0 = $src2
/*47674*/         OPC_Scope, 51, /*->47727*/ // 2 children in Scope
/*47676*/           OPC_CheckChild0Type, MVT::v8i16,
/*47678*/           OPC_RecordChild1, // #1 = $lane
/*47679*/           OPC_MoveChild1,
/*47680*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47683*/           OPC_MoveParent,
/*47684*/           OPC_CheckType, MVT::v8i16,
/*47686*/           OPC_MoveParent,
/*47687*/           OPC_RecordChild2, // #2 = $src1
/*47688*/           OPC_CheckChild2Type, MVT::v8i16,
/*47690*/           OPC_CheckType, MVT::v8i16,
/*47692*/           OPC_EmitConvertToTarget, 1,
/*47694*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i16_reg
/*47697*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*47705*/           OPC_EmitConvertToTarget, 1,
/*47707*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i16_lane
/*47710*/           OPC_EmitInteger, MVT::i32, 14, 
/*47713*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47716*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 613:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*47727*/         /*Scope*/ 51, /*->47779*/
/*47728*/           OPC_CheckChild0Type, MVT::v4i32,
/*47730*/           OPC_RecordChild1, // #1 = $lane
/*47731*/           OPC_MoveChild1,
/*47732*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47735*/           OPC_MoveParent,
/*47736*/           OPC_CheckType, MVT::v4i32,
/*47738*/           OPC_MoveParent,
/*47739*/           OPC_RecordChild2, // #2 = $src1
/*47740*/           OPC_CheckChild2Type, MVT::v4i32,
/*47742*/           OPC_CheckType, MVT::v4i32,
/*47744*/           OPC_EmitConvertToTarget, 1,
/*47746*/           OPC_EmitNodeXForm, 7, 3, // DSubReg_i32_reg
/*47749*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*47757*/           OPC_EmitConvertToTarget, 1,
/*47759*/           OPC_EmitNodeXForm, 8, 6, // SubReg_i32_lane
/*47762*/           OPC_EmitInteger, MVT::i32, 14, 
/*47765*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47768*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 613:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*47779*/         0, /*End of Scope*/
/*47780*/       /*Scope*/ 103, /*->47884*/
/*47781*/         OPC_RecordChild1, // #0 = $Vn
/*47782*/         OPC_SwitchType /*4 cases */, 23, MVT::v4i16,// ->47808
/*47785*/           OPC_CheckChild1Type, MVT::v4i16,
/*47787*/           OPC_RecordChild2, // #1 = $Vm
/*47788*/           OPC_CheckChild2Type, MVT::v4i16,
/*47790*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47792*/           OPC_EmitInteger, MVT::i32, 14, 
/*47795*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47798*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHv4i16), 0,
                        MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 613:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*47808*/         /*SwitchType*/ 23, MVT::v2i32,// ->47833
/*47810*/           OPC_CheckChild1Type, MVT::v2i32,
/*47812*/           OPC_RecordChild2, // #1 = $Vm
/*47813*/           OPC_CheckChild2Type, MVT::v2i32,
/*47815*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47817*/           OPC_EmitInteger, MVT::i32, 14, 
/*47820*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47823*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHv2i32), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 613:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*47833*/         /*SwitchType*/ 23, MVT::v8i16,// ->47858
/*47835*/           OPC_CheckChild1Type, MVT::v8i16,
/*47837*/           OPC_RecordChild2, // #1 = $Vm
/*47838*/           OPC_CheckChild2Type, MVT::v8i16,
/*47840*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47842*/           OPC_EmitInteger, MVT::i32, 14, 
/*47845*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47848*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 613:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*47858*/         /*SwitchType*/ 23, MVT::v4i32,// ->47883
/*47860*/           OPC_CheckChild1Type, MVT::v4i32,
/*47862*/           OPC_RecordChild2, // #1 = $Vm
/*47863*/           OPC_CheckChild2Type, MVT::v4i32,
/*47865*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47867*/           OPC_EmitInteger, MVT::i32, 14, 
/*47870*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47873*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 613:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*47883*/         0, // EndSwitchType
/*47884*/       0, /*End of Scope*/
/*47885*/     /*Scope*/ 17|128,5/*657*/, /*->48544*/
/*47887*/       OPC_CheckChild0Integer, 107|128,4/*619*/, 
/*47890*/       OPC_Scope, 43|128,1/*171*/, /*->48064*/ // 5 children in Scope
/*47893*/         OPC_RecordChild1, // #0 = $Vn
/*47894*/         OPC_Scope, 41, /*->47937*/ // 4 children in Scope
/*47896*/           OPC_CheckChild1Type, MVT::v4i16,
/*47898*/           OPC_MoveChild2,
/*47899*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47902*/           OPC_RecordChild0, // #1 = $Vm
/*47903*/           OPC_CheckChild0Type, MVT::v4i16,
/*47905*/           OPC_RecordChild1, // #2 = $lane
/*47906*/           OPC_MoveChild1,
/*47907*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47910*/           OPC_MoveParent,
/*47911*/           OPC_CheckType, MVT::v4i16,
/*47913*/           OPC_MoveParent,
/*47914*/           OPC_CheckType, MVT::v4i16,
/*47916*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47918*/           OPC_EmitConvertToTarget, 2,
/*47920*/           OPC_EmitInteger, MVT::i32, 14, 
/*47923*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47926*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 619:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47937*/         /*Scope*/ 41, /*->47979*/
/*47938*/           OPC_CheckChild1Type, MVT::v2i32,
/*47940*/           OPC_MoveChild2,
/*47941*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47944*/           OPC_RecordChild0, // #1 = $Vm
/*47945*/           OPC_CheckChild0Type, MVT::v2i32,
/*47947*/           OPC_RecordChild1, // #2 = $lane
/*47948*/           OPC_MoveChild1,
/*47949*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47952*/           OPC_MoveParent,
/*47953*/           OPC_CheckType, MVT::v2i32,
/*47955*/           OPC_MoveParent,
/*47956*/           OPC_CheckType, MVT::v2i32,
/*47958*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47960*/           OPC_EmitConvertToTarget, 2,
/*47962*/           OPC_EmitInteger, MVT::i32, 14, 
/*47965*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47968*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 619:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47979*/         /*Scope*/ 41, /*->48021*/
/*47980*/           OPC_CheckChild1Type, MVT::v8i16,
/*47982*/           OPC_MoveChild2,
/*47983*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47986*/           OPC_RecordChild0, // #1 = $Vm
/*47987*/           OPC_CheckChild0Type, MVT::v4i16,
/*47989*/           OPC_RecordChild1, // #2 = $lane
/*47990*/           OPC_MoveChild1,
/*47991*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47994*/           OPC_MoveParent,
/*47995*/           OPC_CheckType, MVT::v8i16,
/*47997*/           OPC_MoveParent,
/*47998*/           OPC_CheckType, MVT::v8i16,
/*48000*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48002*/           OPC_EmitConvertToTarget, 2,
/*48004*/           OPC_EmitInteger, MVT::i32, 14, 
/*48007*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48010*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 619:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*48021*/         /*Scope*/ 41, /*->48063*/
/*48022*/           OPC_CheckChild1Type, MVT::v4i32,
/*48024*/           OPC_MoveChild2,
/*48025*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48028*/           OPC_RecordChild0, // #1 = $Vm
/*48029*/           OPC_CheckChild0Type, MVT::v2i32,
/*48031*/           OPC_RecordChild1, // #2 = $lane
/*48032*/           OPC_MoveChild1,
/*48033*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48036*/           OPC_MoveParent,
/*48037*/           OPC_CheckType, MVT::v4i32,
/*48039*/           OPC_MoveParent,
/*48040*/           OPC_CheckType, MVT::v4i32,
/*48042*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48044*/           OPC_EmitConvertToTarget, 2,
/*48046*/           OPC_EmitInteger, MVT::i32, 14, 
/*48049*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48052*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 619:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*48063*/         0, /*End of Scope*/
/*48064*/       /*Scope*/ 17|128,1/*145*/, /*->48211*/
/*48066*/         OPC_MoveChild1,
/*48067*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48070*/         OPC_RecordChild0, // #0 = $Vm
/*48071*/         OPC_Scope, 68, /*->48141*/ // 2 children in Scope
/*48073*/           OPC_CheckChild0Type, MVT::v4i16,
/*48075*/           OPC_RecordChild1, // #1 = $lane
/*48076*/           OPC_MoveChild1,
/*48077*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48080*/           OPC_MoveParent,
/*48081*/           OPC_SwitchType /*2 cases */, 27, MVT::v4i16,// ->48111
/*48084*/             OPC_MoveParent,
/*48085*/             OPC_RecordChild2, // #2 = $Vn
/*48086*/             OPC_CheckChild2Type, MVT::v4i16,
/*48088*/             OPC_CheckType, MVT::v4i16,
/*48090*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48092*/             OPC_EmitConvertToTarget, 1,
/*48094*/             OPC_EmitInteger, MVT::i32, 14, 
/*48097*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48100*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i16 619:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*48111*/           /*SwitchType*/ 27, MVT::v8i16,// ->48140
/*48113*/             OPC_MoveParent,
/*48114*/             OPC_RecordChild2, // #2 = $Vn
/*48115*/             OPC_CheckChild2Type, MVT::v8i16,
/*48117*/             OPC_CheckType, MVT::v8i16,
/*48119*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48121*/             OPC_EmitConvertToTarget, 1,
/*48123*/             OPC_EmitInteger, MVT::i32, 14, 
/*48126*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48129*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v8i16 619:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*48140*/           0, // EndSwitchType
/*48141*/         /*Scope*/ 68, /*->48210*/
/*48142*/           OPC_CheckChild0Type, MVT::v2i32,
/*48144*/           OPC_RecordChild1, // #1 = $lane
/*48145*/           OPC_MoveChild1,
/*48146*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48149*/           OPC_MoveParent,
/*48150*/           OPC_SwitchType /*2 cases */, 27, MVT::v2i32,// ->48180
/*48153*/             OPC_MoveParent,
/*48154*/             OPC_RecordChild2, // #2 = $Vn
/*48155*/             OPC_CheckChild2Type, MVT::v2i32,
/*48157*/             OPC_CheckType, MVT::v2i32,
/*48159*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48161*/             OPC_EmitConvertToTarget, 1,
/*48163*/             OPC_EmitInteger, MVT::i32, 14, 
/*48166*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48169*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v2i32 619:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*48180*/           /*SwitchType*/ 27, MVT::v4i32,// ->48209
/*48182*/             OPC_MoveParent,
/*48183*/             OPC_RecordChild2, // #2 = $Vn
/*48184*/             OPC_CheckChild2Type, MVT::v4i32,
/*48186*/             OPC_CheckType, MVT::v4i32,
/*48188*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48190*/             OPC_EmitConvertToTarget, 1,
/*48192*/             OPC_EmitInteger, MVT::i32, 14, 
/*48195*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48198*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i32 619:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*48209*/           0, // EndSwitchType
/*48210*/         0, /*End of Scope*/
/*48211*/       /*Scope*/ 115, /*->48327*/
/*48212*/         OPC_RecordChild1, // #0 = $src1
/*48213*/         OPC_Scope, 55, /*->48270*/ // 2 children in Scope
/*48215*/           OPC_CheckChild1Type, MVT::v8i16,
/*48217*/           OPC_MoveChild2,
/*48218*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48221*/           OPC_RecordChild0, // #1 = $src2
/*48222*/           OPC_CheckChild0Type, MVT::v8i16,
/*48224*/           OPC_RecordChild1, // #2 = $lane
/*48225*/           OPC_MoveChild1,
/*48226*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48229*/           OPC_MoveParent,
/*48230*/           OPC_CheckType, MVT::v8i16,
/*48232*/           OPC_MoveParent,
/*48233*/           OPC_CheckType, MVT::v8i16,
/*48235*/           OPC_EmitConvertToTarget, 2,
/*48237*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i16_reg
/*48240*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*48248*/           OPC_EmitConvertToTarget, 2,
/*48250*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i16_lane
/*48253*/           OPC_EmitInteger, MVT::i32, 14, 
/*48256*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48259*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 619:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*48270*/         /*Scope*/ 55, /*->48326*/
/*48271*/           OPC_CheckChild1Type, MVT::v4i32,
/*48273*/           OPC_MoveChild2,
/*48274*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48277*/           OPC_RecordChild0, // #1 = $src2
/*48278*/           OPC_CheckChild0Type, MVT::v4i32,
/*48280*/           OPC_RecordChild1, // #2 = $lane
/*48281*/           OPC_MoveChild1,
/*48282*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48285*/           OPC_MoveParent,
/*48286*/           OPC_CheckType, MVT::v4i32,
/*48288*/           OPC_MoveParent,
/*48289*/           OPC_CheckType, MVT::v4i32,
/*48291*/           OPC_EmitConvertToTarget, 2,
/*48293*/           OPC_EmitNodeXForm, 7, 3, // DSubReg_i32_reg
/*48296*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*48304*/           OPC_EmitConvertToTarget, 2,
/*48306*/           OPC_EmitNodeXForm, 8, 6, // SubReg_i32_lane
/*48309*/           OPC_EmitInteger, MVT::i32, 14, 
/*48312*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48315*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 619:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*48326*/         0, /*End of Scope*/
/*48327*/       /*Scope*/ 111, /*->48439*/
/*48328*/         OPC_MoveChild1,
/*48329*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48332*/         OPC_RecordChild0, // #0 = $src2
/*48333*/         OPC_Scope, 51, /*->48386*/ // 2 children in Scope
/*48335*/           OPC_CheckChild0Type, MVT::v8i16,
/*48337*/           OPC_RecordChild1, // #1 = $lane
/*48338*/           OPC_MoveChild1,
/*48339*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48342*/           OPC_MoveParent,
/*48343*/           OPC_CheckType, MVT::v8i16,
/*48345*/           OPC_MoveParent,
/*48346*/           OPC_RecordChild2, // #2 = $src1
/*48347*/           OPC_CheckChild2Type, MVT::v8i16,
/*48349*/           OPC_CheckType, MVT::v8i16,
/*48351*/           OPC_EmitConvertToTarget, 1,
/*48353*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i16_reg
/*48356*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*48364*/           OPC_EmitConvertToTarget, 1,
/*48366*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i16_lane
/*48369*/           OPC_EmitInteger, MVT::i32, 14, 
/*48372*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48375*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 619:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*48386*/         /*Scope*/ 51, /*->48438*/
/*48387*/           OPC_CheckChild0Type, MVT::v4i32,
/*48389*/           OPC_RecordChild1, // #1 = $lane
/*48390*/           OPC_MoveChild1,
/*48391*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48394*/           OPC_MoveParent,
/*48395*/           OPC_CheckType, MVT::v4i32,
/*48397*/           OPC_MoveParent,
/*48398*/           OPC_RecordChild2, // #2 = $src1
/*48399*/           OPC_CheckChild2Type, MVT::v4i32,
/*48401*/           OPC_CheckType, MVT::v4i32,
/*48403*/           OPC_EmitConvertToTarget, 1,
/*48405*/           OPC_EmitNodeXForm, 7, 3, // DSubReg_i32_reg
/*48408*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*48416*/           OPC_EmitConvertToTarget, 1,
/*48418*/           OPC_EmitNodeXForm, 8, 6, // SubReg_i32_lane
/*48421*/           OPC_EmitInteger, MVT::i32, 14, 
/*48424*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48427*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 619:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*48438*/         0, /*End of Scope*/
/*48439*/       /*Scope*/ 103, /*->48543*/
/*48440*/         OPC_RecordChild1, // #0 = $Vn
/*48441*/         OPC_SwitchType /*4 cases */, 23, MVT::v4i16,// ->48467
/*48444*/           OPC_CheckChild1Type, MVT::v4i16,
/*48446*/           OPC_RecordChild2, // #1 = $Vm
/*48447*/           OPC_CheckChild2Type, MVT::v4i16,
/*48449*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48451*/           OPC_EmitInteger, MVT::i32, 14, 
/*48454*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48457*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHv4i16), 0,
                        MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 619:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48467*/         /*SwitchType*/ 23, MVT::v2i32,// ->48492
/*48469*/           OPC_CheckChild1Type, MVT::v2i32,
/*48471*/           OPC_RecordChild2, // #1 = $Vm
/*48472*/           OPC_CheckChild2Type, MVT::v2i32,
/*48474*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48476*/           OPC_EmitInteger, MVT::i32, 14, 
/*48479*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48482*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHv2i32), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 619:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48492*/         /*SwitchType*/ 23, MVT::v8i16,// ->48517
/*48494*/           OPC_CheckChild1Type, MVT::v8i16,
/*48496*/           OPC_RecordChild2, // #1 = $Vm
/*48497*/           OPC_CheckChild2Type, MVT::v8i16,
/*48499*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48501*/           OPC_EmitInteger, MVT::i32, 14, 
/*48504*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48507*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 619:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*48517*/         /*SwitchType*/ 23, MVT::v4i32,// ->48542
/*48519*/           OPC_CheckChild1Type, MVT::v4i32,
/*48521*/           OPC_RecordChild2, // #1 = $Vm
/*48522*/           OPC_CheckChild2Type, MVT::v4i32,
/*48524*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48526*/           OPC_EmitInteger, MVT::i32, 14, 
/*48529*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48532*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 619:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*48542*/         0, // EndSwitchType
/*48543*/       0, /*End of Scope*/
/*48544*/     /*Scope*/ 103|128,1/*231*/, /*->48777*/
/*48546*/       OPC_CheckChild0Integer, 102|128,4/*614*/, 
/*48549*/       OPC_Scope, 87, /*->48638*/ // 3 children in Scope
/*48551*/         OPC_RecordChild1, // #0 = $Vn
/*48552*/         OPC_Scope, 41, /*->48595*/ // 2 children in Scope
/*48554*/           OPC_CheckChild1Type, MVT::v4i16,
/*48556*/           OPC_MoveChild2,
/*48557*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48560*/           OPC_RecordChild0, // #1 = $Vm
/*48561*/           OPC_CheckChild0Type, MVT::v4i16,
/*48563*/           OPC_RecordChild1, // #2 = $lane
/*48564*/           OPC_MoveChild1,
/*48565*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48568*/           OPC_MoveParent,
/*48569*/           OPC_CheckType, MVT::v4i16,
/*48571*/           OPC_MoveParent,
/*48572*/           OPC_CheckType, MVT::v4i32,
/*48574*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48576*/           OPC_EmitConvertToTarget, 2,
/*48578*/           OPC_EmitInteger, MVT::i32, 14, 
/*48581*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48584*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 614:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*48595*/         /*Scope*/ 41, /*->48637*/
/*48596*/           OPC_CheckChild1Type, MVT::v2i32,
/*48598*/           OPC_MoveChild2,
/*48599*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48602*/           OPC_RecordChild0, // #1 = $Vm
/*48603*/           OPC_CheckChild0Type, MVT::v2i32,
/*48605*/           OPC_RecordChild1, // #2 = $lane
/*48606*/           OPC_MoveChild1,
/*48607*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48610*/           OPC_MoveParent,
/*48611*/           OPC_CheckType, MVT::v2i32,
/*48613*/           OPC_MoveParent,
/*48614*/           OPC_CheckType, MVT::v2i64,
/*48616*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48618*/           OPC_EmitConvertToTarget, 2,
/*48620*/           OPC_EmitInteger, MVT::i32, 14, 
/*48623*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48626*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i64 614:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*48637*/         0, /*End of Scope*/
/*48638*/       /*Scope*/ 83, /*->48722*/
/*48639*/         OPC_MoveChild1,
/*48640*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48643*/         OPC_RecordChild0, // #0 = $Vm
/*48644*/         OPC_Scope, 37, /*->48683*/ // 2 children in Scope
/*48646*/           OPC_CheckChild0Type, MVT::v4i16,
/*48648*/           OPC_RecordChild1, // #1 = $lane
/*48649*/           OPC_MoveChild1,
/*48650*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48653*/           OPC_MoveParent,
/*48654*/           OPC_CheckType, MVT::v4i16,
/*48656*/           OPC_MoveParent,
/*48657*/           OPC_RecordChild2, // #2 = $Vn
/*48658*/           OPC_CheckChild2Type, MVT::v4i16,
/*48660*/           OPC_CheckType, MVT::v4i32,
/*48662*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48664*/           OPC_EmitConvertToTarget, 1,
/*48666*/           OPC_EmitInteger, MVT::i32, 14, 
/*48669*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48672*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 614:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                    // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*48683*/         /*Scope*/ 37, /*->48721*/
/*48684*/           OPC_CheckChild0Type, MVT::v2i32,
/*48686*/           OPC_RecordChild1, // #1 = $lane
/*48687*/           OPC_MoveChild1,
/*48688*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48691*/           OPC_MoveParent,
/*48692*/           OPC_CheckType, MVT::v2i32,
/*48694*/           OPC_MoveParent,
/*48695*/           OPC_RecordChild2, // #2 = $Vn
/*48696*/           OPC_CheckChild2Type, MVT::v2i32,
/*48698*/           OPC_CheckType, MVT::v2i64,
/*48700*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48702*/           OPC_EmitConvertToTarget, 1,
/*48704*/           OPC_EmitInteger, MVT::i32, 14, 
/*48707*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48710*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i64 614:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                    // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*48721*/         0, /*End of Scope*/
/*48722*/       /*Scope*/ 53, /*->48776*/
/*48723*/         OPC_RecordChild1, // #0 = $Vn
/*48724*/         OPC_SwitchType /*2 cases */, 23, MVT::v4i32,// ->48750
/*48727*/           OPC_CheckChild1Type, MVT::v4i16,
/*48729*/           OPC_RecordChild2, // #1 = $Vm
/*48730*/           OPC_CheckChild2Type, MVT::v4i16,
/*48732*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48734*/           OPC_EmitInteger, MVT::i32, 14, 
/*48737*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48740*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULLv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 614:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQDMULLv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48750*/         /*SwitchType*/ 23, MVT::v2i64,// ->48775
/*48752*/           OPC_CheckChild1Type, MVT::v2i32,
/*48754*/           OPC_RecordChild2, // #1 = $Vm
/*48755*/           OPC_CheckChild2Type, MVT::v2i32,
/*48757*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48759*/           OPC_EmitInteger, MVT::i32, 14, 
/*48762*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48765*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULLv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i64 614:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQDMULLv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48775*/         0, // EndSwitchType
/*48776*/       0, /*End of Scope*/
/*48777*/     /*Scope*/ 2|128,1/*130*/, /*->48909*/
/*48779*/       OPC_CheckChild0Integer, 56|128,4/*568*/, 
/*48782*/       OPC_RecordChild1, // #0 = $Vm
/*48783*/       OPC_Scope, 30, /*->48815*/ // 4 children in Scope
/*48785*/         OPC_CheckChild1Type, MVT::v2f32,
/*48787*/         OPC_RecordChild2, // #1 = $SIMM
/*48788*/         OPC_MoveChild2,
/*48789*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48792*/         OPC_MoveParent,
/*48793*/         OPC_CheckType, MVT::v2i32,
/*48795*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48797*/         OPC_EmitConvertToTarget, 1,
/*48799*/         OPC_EmitInteger, MVT::i32, 14, 
/*48802*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48805*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2xsd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i32 568:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xsd:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*48815*/       /*Scope*/ 30, /*->48846*/
/*48816*/         OPC_CheckChild1Type, MVT::v4f16,
/*48818*/         OPC_RecordChild2, // #1 = $SIMM
/*48819*/         OPC_MoveChild2,
/*48820*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48823*/         OPC_MoveParent,
/*48824*/         OPC_CheckType, MVT::v4i16,
/*48826*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*48828*/         OPC_EmitConvertToTarget, 1,
/*48830*/         OPC_EmitInteger, MVT::i32, 14, 
/*48833*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48836*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2xsd), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i16 568:iPTR, DPR:v4f16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTh2xsd:v4i16 DPR:v4f16:$Vm, (imm:i32):$SIMM)
/*48846*/       /*Scope*/ 30, /*->48877*/
/*48847*/         OPC_CheckChild1Type, MVT::v4f32,
/*48849*/         OPC_RecordChild2, // #1 = $SIMM
/*48850*/         OPC_MoveChild2,
/*48851*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48854*/         OPC_MoveParent,
/*48855*/         OPC_CheckType, MVT::v4i32,
/*48857*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48859*/         OPC_EmitConvertToTarget, 1,
/*48861*/         OPC_EmitInteger, MVT::i32, 14, 
/*48864*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48867*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2xsq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 568:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xsq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*48877*/       /*Scope*/ 30, /*->48908*/
/*48878*/         OPC_CheckChild1Type, MVT::v8f16,
/*48880*/         OPC_RecordChild2, // #1 = $SIMM
/*48881*/         OPC_MoveChild2,
/*48882*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48885*/         OPC_MoveParent,
/*48886*/         OPC_CheckType, MVT::v8i16,
/*48888*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*48890*/         OPC_EmitConvertToTarget, 1,
/*48892*/         OPC_EmitInteger, MVT::i32, 14, 
/*48895*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48898*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2xsq), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8i16 568:iPTR, QPR:v8f16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTh2xsq:v8i16 QPR:v8f16:$Vm, (imm:i32):$SIMM)
/*48908*/       0, /*End of Scope*/
/*48909*/     /*Scope*/ 2|128,1/*130*/, /*->49041*/
/*48911*/       OPC_CheckChild0Integer, 57|128,4/*569*/, 
/*48914*/       OPC_RecordChild1, // #0 = $Vm
/*48915*/       OPC_Scope, 30, /*->48947*/ // 4 children in Scope
/*48917*/         OPC_CheckChild1Type, MVT::v2f32,
/*48919*/         OPC_RecordChild2, // #1 = $SIMM
/*48920*/         OPC_MoveChild2,
/*48921*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48924*/         OPC_MoveParent,
/*48925*/         OPC_CheckType, MVT::v2i32,
/*48927*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48929*/         OPC_EmitConvertToTarget, 1,
/*48931*/         OPC_EmitInteger, MVT::i32, 14, 
/*48934*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48937*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2xud), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i32 569:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xud:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*48947*/       /*Scope*/ 30, /*->48978*/
/*48948*/         OPC_CheckChild1Type, MVT::v4f16,
/*48950*/         OPC_RecordChild2, // #1 = $SIMM
/*48951*/         OPC_MoveChild2,
/*48952*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48955*/         OPC_MoveParent,
/*48956*/         OPC_CheckType, MVT::v4i16,
/*48958*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*48960*/         OPC_EmitConvertToTarget, 1,
/*48962*/         OPC_EmitInteger, MVT::i32, 14, 
/*48965*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48968*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2xud), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i16 569:iPTR, DPR:v4f16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTh2xud:v4i16 DPR:v4f16:$Vm, (imm:i32):$SIMM)
/*48978*/       /*Scope*/ 30, /*->49009*/
/*48979*/         OPC_CheckChild1Type, MVT::v4f32,
/*48981*/         OPC_RecordChild2, // #1 = $SIMM
/*48982*/         OPC_MoveChild2,
/*48983*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48986*/         OPC_MoveParent,
/*48987*/         OPC_CheckType, MVT::v4i32,
/*48989*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48991*/         OPC_EmitConvertToTarget, 1,
/*48993*/         OPC_EmitInteger, MVT::i32, 14, 
/*48996*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48999*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2xuq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 569:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xuq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*49009*/       /*Scope*/ 30, /*->49040*/
/*49010*/         OPC_CheckChild1Type, MVT::v8f16,
/*49012*/         OPC_RecordChild2, // #1 = $SIMM
/*49013*/         OPC_MoveChild2,
/*49014*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49017*/         OPC_MoveParent,
/*49018*/         OPC_CheckType, MVT::v8i16,
/*49020*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*49022*/         OPC_EmitConvertToTarget, 1,
/*49024*/         OPC_EmitInteger, MVT::i32, 14, 
/*49027*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49030*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2xuq), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8i16 569:iPTR, QPR:v8f16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTh2xuq:v8i16 QPR:v8f16:$Vm, (imm:i32):$SIMM)
/*49040*/       0, /*End of Scope*/
/*49041*/     /*Scope*/ 28|128,1/*156*/, /*->49199*/
/*49043*/       OPC_CheckChild0Integer, 68|128,4/*580*/, 
/*49046*/       OPC_RecordChild1, // #0 = $Vn
/*49047*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->49073
/*49050*/         OPC_CheckChild1Type, MVT::v4i16,
/*49052*/         OPC_RecordChild2, // #1 = $Vm
/*49053*/         OPC_CheckChild2Type, MVT::v4i16,
/*49055*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49057*/         OPC_EmitInteger, MVT::i32, 14, 
/*49060*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49063*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 580:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49073*/       /*SwitchType*/ 23, MVT::v2i32,// ->49098
/*49075*/         OPC_CheckChild1Type, MVT::v2i32,
/*49077*/         OPC_RecordChild2, // #1 = $Vm
/*49078*/         OPC_CheckChild2Type, MVT::v2i32,
/*49080*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49082*/         OPC_EmitInteger, MVT::i32, 14, 
/*49085*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49088*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 580:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49098*/       /*SwitchType*/ 23, MVT::v8i16,// ->49123
/*49100*/         OPC_CheckChild1Type, MVT::v8i16,
/*49102*/         OPC_RecordChild2, // #1 = $Vm
/*49103*/         OPC_CheckChild2Type, MVT::v8i16,
/*49105*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49107*/         OPC_EmitInteger, MVT::i32, 14, 
/*49110*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49113*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 580:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49123*/       /*SwitchType*/ 23, MVT::v4i32,// ->49148
/*49125*/         OPC_CheckChild1Type, MVT::v4i32,
/*49127*/         OPC_RecordChild2, // #1 = $Vm
/*49128*/         OPC_CheckChild2Type, MVT::v4i32,
/*49130*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49132*/         OPC_EmitInteger, MVT::i32, 14, 
/*49135*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49138*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 580:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49148*/       /*SwitchType*/ 23, MVT::v8i8,// ->49173
/*49150*/         OPC_CheckChild1Type, MVT::v8i8,
/*49152*/         OPC_RecordChild2, // #1 = $Vm
/*49153*/         OPC_CheckChild2Type, MVT::v8i8,
/*49155*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49157*/         OPC_EmitInteger, MVT::i32, 14, 
/*49160*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49163*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 580:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49173*/       /*SwitchType*/ 23, MVT::v16i8,// ->49198
/*49175*/         OPC_CheckChild1Type, MVT::v16i8,
/*49177*/         OPC_RecordChild2, // #1 = $Vm
/*49178*/         OPC_CheckChild2Type, MVT::v16i8,
/*49180*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49182*/         OPC_EmitInteger, MVT::i32, 14, 
/*49185*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49188*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 580:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49198*/       0, // EndSwitchType
/*49199*/     /*Scope*/ 28|128,1/*156*/, /*->49357*/
/*49201*/       OPC_CheckChild0Integer, 69|128,4/*581*/, 
/*49204*/       OPC_RecordChild1, // #0 = $Vn
/*49205*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->49231
/*49208*/         OPC_CheckChild1Type, MVT::v4i16,
/*49210*/         OPC_RecordChild2, // #1 = $Vm
/*49211*/         OPC_CheckChild2Type, MVT::v4i16,
/*49213*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49215*/         OPC_EmitInteger, MVT::i32, 14, 
/*49218*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49221*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 581:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49231*/       /*SwitchType*/ 23, MVT::v2i32,// ->49256
/*49233*/         OPC_CheckChild1Type, MVT::v2i32,
/*49235*/         OPC_RecordChild2, // #1 = $Vm
/*49236*/         OPC_CheckChild2Type, MVT::v2i32,
/*49238*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49240*/         OPC_EmitInteger, MVT::i32, 14, 
/*49243*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49246*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 581:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49256*/       /*SwitchType*/ 23, MVT::v8i16,// ->49281
/*49258*/         OPC_CheckChild1Type, MVT::v8i16,
/*49260*/         OPC_RecordChild2, // #1 = $Vm
/*49261*/         OPC_CheckChild2Type, MVT::v8i16,
/*49263*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49265*/         OPC_EmitInteger, MVT::i32, 14, 
/*49268*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49271*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 581:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49281*/       /*SwitchType*/ 23, MVT::v4i32,// ->49306
/*49283*/         OPC_CheckChild1Type, MVT::v4i32,
/*49285*/         OPC_RecordChild2, // #1 = $Vm
/*49286*/         OPC_CheckChild2Type, MVT::v4i32,
/*49288*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49290*/         OPC_EmitInteger, MVT::i32, 14, 
/*49293*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49296*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 581:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49306*/       /*SwitchType*/ 23, MVT::v8i8,// ->49331
/*49308*/         OPC_CheckChild1Type, MVT::v8i8,
/*49310*/         OPC_RecordChild2, // #1 = $Vm
/*49311*/         OPC_CheckChild2Type, MVT::v8i8,
/*49313*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49315*/         OPC_EmitInteger, MVT::i32, 14, 
/*49318*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49321*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 581:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49331*/       /*SwitchType*/ 23, MVT::v16i8,// ->49356
/*49333*/         OPC_CheckChild1Type, MVT::v16i8,
/*49335*/         OPC_RecordChild2, // #1 = $Vm
/*49336*/         OPC_CheckChild2Type, MVT::v16i8,
/*49338*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49340*/         OPC_EmitInteger, MVT::i32, 14, 
/*49343*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49346*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 581:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49356*/       0, // EndSwitchType
/*49357*/     /*Scope*/ 28|128,1/*156*/, /*->49515*/
/*49359*/       OPC_CheckChild0Integer, 124|128,4/*636*/, 
/*49362*/       OPC_RecordChild1, // #0 = $Vn
/*49363*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->49389
/*49366*/         OPC_CheckChild1Type, MVT::v4i16,
/*49368*/         OPC_RecordChild2, // #1 = $Vm
/*49369*/         OPC_CheckChild2Type, MVT::v4i16,
/*49371*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49373*/         OPC_EmitInteger, MVT::i32, 14, 
/*49376*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49379*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 636:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49389*/       /*SwitchType*/ 23, MVT::v2i32,// ->49414
/*49391*/         OPC_CheckChild1Type, MVT::v2i32,
/*49393*/         OPC_RecordChild2, // #1 = $Vm
/*49394*/         OPC_CheckChild2Type, MVT::v2i32,
/*49396*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49398*/         OPC_EmitInteger, MVT::i32, 14, 
/*49401*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49404*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 636:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49414*/       /*SwitchType*/ 23, MVT::v8i16,// ->49439
/*49416*/         OPC_CheckChild1Type, MVT::v8i16,
/*49418*/         OPC_RecordChild2, // #1 = $Vm
/*49419*/         OPC_CheckChild2Type, MVT::v8i16,
/*49421*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49423*/         OPC_EmitInteger, MVT::i32, 14, 
/*49426*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49429*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 636:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49439*/       /*SwitchType*/ 23, MVT::v4i32,// ->49464
/*49441*/         OPC_CheckChild1Type, MVT::v4i32,
/*49443*/         OPC_RecordChild2, // #1 = $Vm
/*49444*/         OPC_CheckChild2Type, MVT::v4i32,
/*49446*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49448*/         OPC_EmitInteger, MVT::i32, 14, 
/*49451*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49454*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 636:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49464*/       /*SwitchType*/ 23, MVT::v8i8,// ->49489
/*49466*/         OPC_CheckChild1Type, MVT::v8i8,
/*49468*/         OPC_RecordChild2, // #1 = $Vm
/*49469*/         OPC_CheckChild2Type, MVT::v8i8,
/*49471*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49473*/         OPC_EmitInteger, MVT::i32, 14, 
/*49476*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49479*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 636:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49489*/       /*SwitchType*/ 23, MVT::v16i8,// ->49514
/*49491*/         OPC_CheckChild1Type, MVT::v16i8,
/*49493*/         OPC_RecordChild2, // #1 = $Vm
/*49494*/         OPC_CheckChild2Type, MVT::v16i8,
/*49496*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49498*/         OPC_EmitInteger, MVT::i32, 14, 
/*49501*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49504*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 636:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49514*/       0, // EndSwitchType
/*49515*/     /*Scope*/ 28|128,1/*156*/, /*->49673*/
/*49517*/       OPC_CheckChild0Integer, 125|128,4/*637*/, 
/*49520*/       OPC_RecordChild1, // #0 = $Vn
/*49521*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->49547
/*49524*/         OPC_CheckChild1Type, MVT::v4i16,
/*49526*/         OPC_RecordChild2, // #1 = $Vm
/*49527*/         OPC_CheckChild2Type, MVT::v4i16,
/*49529*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49531*/         OPC_EmitInteger, MVT::i32, 14, 
/*49534*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49537*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 637:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49547*/       /*SwitchType*/ 23, MVT::v2i32,// ->49572
/*49549*/         OPC_CheckChild1Type, MVT::v2i32,
/*49551*/         OPC_RecordChild2, // #1 = $Vm
/*49552*/         OPC_CheckChild2Type, MVT::v2i32,
/*49554*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49556*/         OPC_EmitInteger, MVT::i32, 14, 
/*49559*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49562*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 637:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49572*/       /*SwitchType*/ 23, MVT::v8i16,// ->49597
/*49574*/         OPC_CheckChild1Type, MVT::v8i16,
/*49576*/         OPC_RecordChild2, // #1 = $Vm
/*49577*/         OPC_CheckChild2Type, MVT::v8i16,
/*49579*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49581*/         OPC_EmitInteger, MVT::i32, 14, 
/*49584*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49587*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 637:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49597*/       /*SwitchType*/ 23, MVT::v4i32,// ->49622
/*49599*/         OPC_CheckChild1Type, MVT::v4i32,
/*49601*/         OPC_RecordChild2, // #1 = $Vm
/*49602*/         OPC_CheckChild2Type, MVT::v4i32,
/*49604*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49606*/         OPC_EmitInteger, MVT::i32, 14, 
/*49609*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49612*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 637:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49622*/       /*SwitchType*/ 23, MVT::v8i8,// ->49647
/*49624*/         OPC_CheckChild1Type, MVT::v8i8,
/*49626*/         OPC_RecordChild2, // #1 = $Vm
/*49627*/         OPC_CheckChild2Type, MVT::v8i8,
/*49629*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49631*/         OPC_EmitInteger, MVT::i32, 14, 
/*49634*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49637*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 637:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49647*/       /*SwitchType*/ 23, MVT::v16i8,// ->49672
/*49649*/         OPC_CheckChild1Type, MVT::v16i8,
/*49651*/         OPC_RecordChild2, // #1 = $Vm
/*49652*/         OPC_CheckChild2Type, MVT::v16i8,
/*49654*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49656*/         OPC_EmitInteger, MVT::i32, 14, 
/*49659*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49662*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 637:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49672*/       0, // EndSwitchType
/*49673*/     /*Scope*/ 78|128,1/*206*/, /*->49881*/
/*49675*/       OPC_CheckChild0Integer, 100|128,4/*612*/, 
/*49678*/       OPC_RecordChild1, // #0 = $Vn
/*49679*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->49705
/*49682*/         OPC_CheckChild1Type, MVT::v4i16,
/*49684*/         OPC_RecordChild2, // #1 = $Vm
/*49685*/         OPC_CheckChild2Type, MVT::v4i16,
/*49687*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49689*/         OPC_EmitInteger, MVT::i32, 14, 
/*49692*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49695*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 612:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49705*/       /*SwitchType*/ 23, MVT::v2i32,// ->49730
/*49707*/         OPC_CheckChild1Type, MVT::v2i32,
/*49709*/         OPC_RecordChild2, // #1 = $Vm
/*49710*/         OPC_CheckChild2Type, MVT::v2i32,
/*49712*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49714*/         OPC_EmitInteger, MVT::i32, 14, 
/*49717*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49720*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 612:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49730*/       /*SwitchType*/ 23, MVT::v8i16,// ->49755
/*49732*/         OPC_CheckChild1Type, MVT::v8i16,
/*49734*/         OPC_RecordChild2, // #1 = $Vm
/*49735*/         OPC_CheckChild2Type, MVT::v8i16,
/*49737*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49739*/         OPC_EmitInteger, MVT::i32, 14, 
/*49742*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49745*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 612:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49755*/       /*SwitchType*/ 23, MVT::v4i32,// ->49780
/*49757*/         OPC_CheckChild1Type, MVT::v4i32,
/*49759*/         OPC_RecordChild2, // #1 = $Vm
/*49760*/         OPC_CheckChild2Type, MVT::v4i32,
/*49762*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49764*/         OPC_EmitInteger, MVT::i32, 14, 
/*49767*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49770*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 612:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49780*/       /*SwitchType*/ 23, MVT::v8i8,// ->49805
/*49782*/         OPC_CheckChild1Type, MVT::v8i8,
/*49784*/         OPC_RecordChild2, // #1 = $Vm
/*49785*/         OPC_CheckChild2Type, MVT::v8i8,
/*49787*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49789*/         OPC_EmitInteger, MVT::i32, 14, 
/*49792*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49795*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 612:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49805*/       /*SwitchType*/ 23, MVT::v16i8,// ->49830
/*49807*/         OPC_CheckChild1Type, MVT::v16i8,
/*49809*/         OPC_RecordChild2, // #1 = $Vm
/*49810*/         OPC_CheckChild2Type, MVT::v16i8,
/*49812*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49814*/         OPC_EmitInteger, MVT::i32, 14, 
/*49817*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49820*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 612:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49830*/       /*SwitchType*/ 23, MVT::v1i64,// ->49855
/*49832*/         OPC_CheckChild1Type, MVT::v1i64,
/*49834*/         OPC_RecordChild2, // #1 = $Vm
/*49835*/         OPC_CheckChild2Type, MVT::v1i64,
/*49837*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49839*/         OPC_EmitInteger, MVT::i32, 14, 
/*49842*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49845*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 612:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VQADDuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*49855*/       /*SwitchType*/ 23, MVT::v2i64,// ->49880
/*49857*/         OPC_CheckChild1Type, MVT::v2i64,
/*49859*/         OPC_RecordChild2, // #1 = $Vm
/*49860*/         OPC_CheckChild2Type, MVT::v2i64,
/*49862*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49864*/         OPC_EmitInteger, MVT::i32, 14, 
/*49867*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49870*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 612:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQADDuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*49880*/       0, // EndSwitchType
/*49881*/     /*Scope*/ 81, /*->49963*/
/*49882*/       OPC_CheckChild0Integer, 121|128,4/*633*/, 
/*49885*/       OPC_RecordChild1, // #0 = $Vn
/*49886*/       OPC_SwitchType /*3 cases */, 23, MVT::v8i8,// ->49912
/*49889*/         OPC_CheckChild1Type, MVT::v8i16,
/*49891*/         OPC_RecordChild2, // #1 = $Vm
/*49892*/         OPC_CheckChild2Type, MVT::v8i16,
/*49894*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49896*/         OPC_EmitInteger, MVT::i32, 14, 
/*49899*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49902*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRADDHNv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 633:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49912*/       /*SwitchType*/ 23, MVT::v4i16,// ->49937
/*49914*/         OPC_CheckChild1Type, MVT::v4i32,
/*49916*/         OPC_RecordChild2, // #1 = $Vm
/*49917*/         OPC_CheckChild2Type, MVT::v4i32,
/*49919*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49921*/         OPC_EmitInteger, MVT::i32, 14, 
/*49924*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49927*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRADDHNv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 633:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49937*/       /*SwitchType*/ 23, MVT::v2i32,// ->49962
/*49939*/         OPC_CheckChild1Type, MVT::v2i64,
/*49941*/         OPC_RecordChild2, // #1 = $Vm
/*49942*/         OPC_CheckChild2Type, MVT::v2i64,
/*49944*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49946*/         OPC_EmitInteger, MVT::i32, 14, 
/*49949*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49952*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRADDHNv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 633:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VRADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*49962*/       0, // EndSwitchType
/*49963*/     /*Scope*/ 56, /*->50020*/
/*49964*/       OPC_CheckChild0Integer, 88|128,4/*600*/, 
/*49967*/       OPC_RecordChild1, // #0 = $Vn
/*49968*/       OPC_SwitchType /*2 cases */, 23, MVT::v8i8,// ->49994
/*49971*/         OPC_CheckChild1Type, MVT::v8i8,
/*49973*/         OPC_RecordChild2, // #1 = $Vm
/*49974*/         OPC_CheckChild2Type, MVT::v8i8,
/*49976*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49978*/         OPC_EmitInteger, MVT::i32, 14, 
/*49981*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49984*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULpd), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 600:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMULpd:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49994*/       /*SwitchType*/ 23, MVT::v16i8,// ->50019
/*49996*/         OPC_CheckChild1Type, MVT::v16i8,
/*49998*/         OPC_RecordChild2, // #1 = $Vm
/*49999*/         OPC_CheckChild2Type, MVT::v16i8,
/*50001*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50003*/         OPC_EmitInteger, MVT::i32, 14, 
/*50006*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50009*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULpq), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 600:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VMULpq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*50019*/       0, // EndSwitchType
/*50020*/     /*Scope*/ 48, /*->50069*/
/*50021*/       OPC_CheckChild0Integer, 85|128,4/*597*/, 
/*50024*/       OPC_RecordChild1, // #0 = $Vn
/*50025*/       OPC_SwitchType /*2 cases */, 23, MVT::v8i16,// ->50051
/*50028*/         OPC_CheckChild1Type, MVT::v8i8,
/*50030*/         OPC_RecordChild2, // #1 = $Vm
/*50031*/         OPC_CheckChild2Type, MVT::v8i8,
/*50033*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50035*/         OPC_EmitInteger, MVT::i32, 14, 
/*50038*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50041*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLp8), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 597:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMULLp8:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50051*/       /*SwitchType*/ 15, MVT::v2i64,// ->50068
/*50053*/         OPC_CheckChild1Type, MVT::v1i64,
/*50055*/         OPC_RecordChild2, // #1 = $Vm
/*50056*/         OPC_CheckChild2Type, MVT::v1i64,
/*50058*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*50060*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLp64), 0,
                      MVT::v2i64, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:v2i64 597:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VMULLp64:v2i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*50068*/       0, // EndSwitchType
/*50069*/     /*Scope*/ 28|128,1/*156*/, /*->50227*/
/*50071*/       OPC_CheckChild0Integer, 70|128,4/*582*/, 
/*50074*/       OPC_RecordChild1, // #0 = $Vn
/*50075*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->50101
/*50078*/         OPC_CheckChild1Type, MVT::v4i16,
/*50080*/         OPC_RecordChild2, // #1 = $Vm
/*50081*/         OPC_CheckChild2Type, MVT::v4i16,
/*50083*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50085*/         OPC_EmitInteger, MVT::i32, 14, 
/*50088*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50091*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 582:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50101*/       /*SwitchType*/ 23, MVT::v2i32,// ->50126
/*50103*/         OPC_CheckChild1Type, MVT::v2i32,
/*50105*/         OPC_RecordChild2, // #1 = $Vm
/*50106*/         OPC_CheckChild2Type, MVT::v2i32,
/*50108*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50110*/         OPC_EmitInteger, MVT::i32, 14, 
/*50113*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50116*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 582:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50126*/       /*SwitchType*/ 23, MVT::v8i16,// ->50151
/*50128*/         OPC_CheckChild1Type, MVT::v8i16,
/*50130*/         OPC_RecordChild2, // #1 = $Vm
/*50131*/         OPC_CheckChild2Type, MVT::v8i16,
/*50133*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50135*/         OPC_EmitInteger, MVT::i32, 14, 
/*50138*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50141*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 582:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50151*/       /*SwitchType*/ 23, MVT::v4i32,// ->50176
/*50153*/         OPC_CheckChild1Type, MVT::v4i32,
/*50155*/         OPC_RecordChild2, // #1 = $Vm
/*50156*/         OPC_CheckChild2Type, MVT::v4i32,
/*50158*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50160*/         OPC_EmitInteger, MVT::i32, 14, 
/*50163*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50166*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 582:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50176*/       /*SwitchType*/ 23, MVT::v8i8,// ->50201
/*50178*/         OPC_CheckChild1Type, MVT::v8i8,
/*50180*/         OPC_RecordChild2, // #1 = $Vm
/*50181*/         OPC_CheckChild2Type, MVT::v8i8,
/*50183*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50185*/         OPC_EmitInteger, MVT::i32, 14, 
/*50188*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50191*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 582:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50201*/       /*SwitchType*/ 23, MVT::v16i8,// ->50226
/*50203*/         OPC_CheckChild1Type, MVT::v16i8,
/*50205*/         OPC_RecordChild2, // #1 = $Vm
/*50206*/         OPC_CheckChild2Type, MVT::v16i8,
/*50208*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50210*/         OPC_EmitInteger, MVT::i32, 14, 
/*50213*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50216*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 582:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*50226*/       0, // EndSwitchType
/*50227*/     /*Scope*/ 28|128,1/*156*/, /*->50385*/
/*50229*/       OPC_CheckChild0Integer, 71|128,4/*583*/, 
/*50232*/       OPC_RecordChild1, // #0 = $Vn
/*50233*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->50259
/*50236*/         OPC_CheckChild1Type, MVT::v4i16,
/*50238*/         OPC_RecordChild2, // #1 = $Vm
/*50239*/         OPC_CheckChild2Type, MVT::v4i16,
/*50241*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50243*/         OPC_EmitInteger, MVT::i32, 14, 
/*50246*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50249*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 583:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50259*/       /*SwitchType*/ 23, MVT::v2i32,// ->50284
/*50261*/         OPC_CheckChild1Type, MVT::v2i32,
/*50263*/         OPC_RecordChild2, // #1 = $Vm
/*50264*/         OPC_CheckChild2Type, MVT::v2i32,
/*50266*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50268*/         OPC_EmitInteger, MVT::i32, 14, 
/*50271*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50274*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 583:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50284*/       /*SwitchType*/ 23, MVT::v8i16,// ->50309
/*50286*/         OPC_CheckChild1Type, MVT::v8i16,
/*50288*/         OPC_RecordChild2, // #1 = $Vm
/*50289*/         OPC_CheckChild2Type, MVT::v8i16,
/*50291*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50293*/         OPC_EmitInteger, MVT::i32, 14, 
/*50296*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50299*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 583:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50309*/       /*SwitchType*/ 23, MVT::v4i32,// ->50334
/*50311*/         OPC_CheckChild1Type, MVT::v4i32,
/*50313*/         OPC_RecordChild2, // #1 = $Vm
/*50314*/         OPC_CheckChild2Type, MVT::v4i32,
/*50316*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50318*/         OPC_EmitInteger, MVT::i32, 14, 
/*50321*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50324*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 583:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50334*/       /*SwitchType*/ 23, MVT::v8i8,// ->50359
/*50336*/         OPC_CheckChild1Type, MVT::v8i8,
/*50338*/         OPC_RecordChild2, // #1 = $Vm
/*50339*/         OPC_CheckChild2Type, MVT::v8i8,
/*50341*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50343*/         OPC_EmitInteger, MVT::i32, 14, 
/*50346*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50349*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 583:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50359*/       /*SwitchType*/ 23, MVT::v16i8,// ->50384
/*50361*/         OPC_CheckChild1Type, MVT::v16i8,
/*50363*/         OPC_RecordChild2, // #1 = $Vm
/*50364*/         OPC_CheckChild2Type, MVT::v16i8,
/*50366*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50368*/         OPC_EmitInteger, MVT::i32, 14, 
/*50371*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50374*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 583:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*50384*/       0, // EndSwitchType
/*50385*/     /*Scope*/ 78|128,1/*206*/, /*->50593*/
/*50387*/       OPC_CheckChild0Integer, 120|128,4/*632*/, 
/*50390*/       OPC_RecordChild1, // #0 = $Vn
/*50391*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->50417
/*50394*/         OPC_CheckChild1Type, MVT::v4i16,
/*50396*/         OPC_RecordChild2, // #1 = $Vm
/*50397*/         OPC_CheckChild2Type, MVT::v4i16,
/*50399*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50401*/         OPC_EmitInteger, MVT::i32, 14, 
/*50404*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50407*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 632:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50417*/       /*SwitchType*/ 23, MVT::v2i32,// ->50442
/*50419*/         OPC_CheckChild1Type, MVT::v2i32,
/*50421*/         OPC_RecordChild2, // #1 = $Vm
/*50422*/         OPC_CheckChild2Type, MVT::v2i32,
/*50424*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50426*/         OPC_EmitInteger, MVT::i32, 14, 
/*50429*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50432*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 632:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50442*/       /*SwitchType*/ 23, MVT::v8i16,// ->50467
/*50444*/         OPC_CheckChild1Type, MVT::v8i16,
/*50446*/         OPC_RecordChild2, // #1 = $Vm
/*50447*/         OPC_CheckChild2Type, MVT::v8i16,
/*50449*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50451*/         OPC_EmitInteger, MVT::i32, 14, 
/*50454*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50457*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 632:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50467*/       /*SwitchType*/ 23, MVT::v4i32,// ->50492
/*50469*/         OPC_CheckChild1Type, MVT::v4i32,
/*50471*/         OPC_RecordChild2, // #1 = $Vm
/*50472*/         OPC_CheckChild2Type, MVT::v4i32,
/*50474*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50476*/         OPC_EmitInteger, MVT::i32, 14, 
/*50479*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50482*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 632:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50492*/       /*SwitchType*/ 23, MVT::v8i8,// ->50517
/*50494*/         OPC_CheckChild1Type, MVT::v8i8,
/*50496*/         OPC_RecordChild2, // #1 = $Vm
/*50497*/         OPC_CheckChild2Type, MVT::v8i8,
/*50499*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50501*/         OPC_EmitInteger, MVT::i32, 14, 
/*50504*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50507*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 632:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50517*/       /*SwitchType*/ 23, MVT::v16i8,// ->50542
/*50519*/         OPC_CheckChild1Type, MVT::v16i8,
/*50521*/         OPC_RecordChild2, // #1 = $Vm
/*50522*/         OPC_CheckChild2Type, MVT::v16i8,
/*50524*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50526*/         OPC_EmitInteger, MVT::i32, 14, 
/*50529*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50532*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 632:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*50542*/       /*SwitchType*/ 23, MVT::v1i64,// ->50567
/*50544*/         OPC_CheckChild1Type, MVT::v1i64,
/*50546*/         OPC_RecordChild2, // #1 = $Vm
/*50547*/         OPC_CheckChild2Type, MVT::v1i64,
/*50549*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50551*/         OPC_EmitInteger, MVT::i32, 14, 
/*50554*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50557*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 632:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*50567*/       /*SwitchType*/ 23, MVT::v2i64,// ->50592
/*50569*/         OPC_CheckChild1Type, MVT::v2i64,
/*50571*/         OPC_RecordChild2, // #1 = $Vm
/*50572*/         OPC_CheckChild2Type, MVT::v2i64,
/*50574*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50576*/         OPC_EmitInteger, MVT::i32, 14, 
/*50579*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50582*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 632:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*50592*/       0, // EndSwitchType
/*50593*/     /*Scope*/ 81, /*->50675*/
/*50594*/       OPC_CheckChild0Integer, 9|128,5/*649*/, 
/*50597*/       OPC_RecordChild1, // #0 = $Vn
/*50598*/       OPC_SwitchType /*3 cases */, 23, MVT::v8i8,// ->50624
/*50601*/         OPC_CheckChild1Type, MVT::v8i16,
/*50603*/         OPC_RecordChild2, // #1 = $Vm
/*50604*/         OPC_CheckChild2Type, MVT::v8i16,
/*50606*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50608*/         OPC_EmitInteger, MVT::i32, 14, 
/*50611*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50614*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSUBHNv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 649:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50624*/       /*SwitchType*/ 23, MVT::v4i16,// ->50649
/*50626*/         OPC_CheckChild1Type, MVT::v4i32,
/*50628*/         OPC_RecordChild2, // #1 = $Vm
/*50629*/         OPC_CheckChild2Type, MVT::v4i32,
/*50631*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50633*/         OPC_EmitInteger, MVT::i32, 14, 
/*50636*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50639*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSUBHNv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 649:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50649*/       /*SwitchType*/ 23, MVT::v2i32,// ->50674
/*50651*/         OPC_CheckChild1Type, MVT::v2i64,
/*50653*/         OPC_RecordChild2, // #1 = $Vm
/*50654*/         OPC_CheckChild2Type, MVT::v2i64,
/*50656*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50658*/         OPC_EmitInteger, MVT::i32, 14, 
/*50661*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50664*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSUBHNv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 649:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VRSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*50674*/       0, // EndSwitchType
/*50675*/     /*Scope*/ 106, /*->50782*/
/*50676*/       OPC_CheckChild0Integer, 50|128,4/*562*/, 
/*50679*/       OPC_RecordChild1, // #0 = $Vn
/*50680*/       OPC_SwitchType /*4 cases */, 23, MVT::v2i32,// ->50706
/*50683*/         OPC_CheckChild1Type, MVT::v2f32,
/*50685*/         OPC_RecordChild2, // #1 = $Vm
/*50686*/         OPC_CheckChild2Type, MVT::v2f32,
/*50688*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50690*/         OPC_EmitInteger, MVT::i32, 14, 
/*50693*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50696*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGEfd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 562:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VACGEfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*50706*/       /*SwitchType*/ 23, MVT::v4i32,// ->50731
/*50708*/         OPC_CheckChild1Type, MVT::v4f32,
/*50710*/         OPC_RecordChild2, // #1 = $Vm
/*50711*/         OPC_CheckChild2Type, MVT::v4f32,
/*50713*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50715*/         OPC_EmitInteger, MVT::i32, 14, 
/*50718*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50721*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGEfq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 562:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VACGEfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*50731*/       /*SwitchType*/ 23, MVT::v4i16,// ->50756
/*50733*/         OPC_CheckChild1Type, MVT::v4f16,
/*50735*/         OPC_RecordChild2, // #1 = $Vm
/*50736*/         OPC_CheckChild2Type, MVT::v4f16,
/*50738*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*50740*/         OPC_EmitInteger, MVT::i32, 14, 
/*50743*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50746*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGEhd), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 562:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VACGEhd:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*50756*/       /*SwitchType*/ 23, MVT::v8i16,// ->50781
/*50758*/         OPC_CheckChild1Type, MVT::v8f16,
/*50760*/         OPC_RecordChild2, // #1 = $Vm
/*50761*/         OPC_CheckChild2Type, MVT::v8f16,
/*50763*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*50765*/         OPC_EmitInteger, MVT::i32, 14, 
/*50768*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50771*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGEhq), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 562:iPTR, QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VACGEhq:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*50781*/       0, // EndSwitchType
/*50782*/     /*Scope*/ 106, /*->50889*/
/*50783*/       OPC_CheckChild0Integer, 51|128,4/*563*/, 
/*50786*/       OPC_RecordChild1, // #0 = $Vn
/*50787*/       OPC_SwitchType /*4 cases */, 23, MVT::v2i32,// ->50813
/*50790*/         OPC_CheckChild1Type, MVT::v2f32,
/*50792*/         OPC_RecordChild2, // #1 = $Vm
/*50793*/         OPC_CheckChild2Type, MVT::v2f32,
/*50795*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50797*/         OPC_EmitInteger, MVT::i32, 14, 
/*50800*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50803*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGTfd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 563:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VACGTfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*50813*/       /*SwitchType*/ 23, MVT::v4i32,// ->50838
/*50815*/         OPC_CheckChild1Type, MVT::v4f32,
/*50817*/         OPC_RecordChild2, // #1 = $Vm
/*50818*/         OPC_CheckChild2Type, MVT::v4f32,
/*50820*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50822*/         OPC_EmitInteger, MVT::i32, 14, 
/*50825*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50828*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGTfq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 563:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VACGTfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*50838*/       /*SwitchType*/ 23, MVT::v4i16,// ->50863
/*50840*/         OPC_CheckChild1Type, MVT::v4f16,
/*50842*/         OPC_RecordChild2, // #1 = $Vm
/*50843*/         OPC_CheckChild2Type, MVT::v4f16,
/*50845*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*50847*/         OPC_EmitInteger, MVT::i32, 14, 
/*50850*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50853*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGThd), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 563:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VACGThd:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*50863*/       /*SwitchType*/ 23, MVT::v8f16,// ->50888
/*50865*/         OPC_CheckChild1Type, MVT::v8f16,
/*50867*/         OPC_RecordChild2, // #1 = $Vm
/*50868*/         OPC_CheckChild2Type, MVT::v8f16,
/*50870*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*50872*/         OPC_EmitInteger, MVT::i32, 14, 
/*50875*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50878*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGThq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8f16 563:iPTR, QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VACGThq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*50888*/       0, // EndSwitchType
/*50889*/     /*Scope*/ 40|128,2/*296*/, /*->51187*/
/*50891*/       OPC_CheckChild0Integer, 52|128,4/*564*/, 
/*50894*/       OPC_RecordChild1, // #0 = $src1
/*50895*/       OPC_SwitchType /*10 cases */, 27, MVT::v8i8,// ->50925
/*50898*/         OPC_CheckChild1Type, MVT::v8i8,
/*50900*/         OPC_RecordChild2, // #1 = $Vn
/*50901*/         OPC_CheckChild2Type, MVT::v8i8,
/*50903*/         OPC_RecordChild3, // #2 = $Vm
/*50904*/         OPC_CheckChild3Type, MVT::v8i8,
/*50906*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50908*/         OPC_EmitInteger, MVT::i32, 14, 
/*50911*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50914*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                      MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8i8 564:iPTR, DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50925*/       /*SwitchType*/ 27, MVT::v4i16,// ->50954
/*50927*/         OPC_CheckChild1Type, MVT::v4i16,
/*50929*/         OPC_RecordChild2, // #1 = $Vn
/*50930*/         OPC_CheckChild2Type, MVT::v4i16,
/*50932*/         OPC_RecordChild3, // #2 = $Vm
/*50933*/         OPC_CheckChild3Type, MVT::v4i16,
/*50935*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50937*/         OPC_EmitInteger, MVT::i32, 14, 
/*50940*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50943*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                      MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i16 564:iPTR, DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50954*/       /*SwitchType*/ 27, MVT::v2i32,// ->50983
/*50956*/         OPC_CheckChild1Type, MVT::v2i32,
/*50958*/         OPC_RecordChild2, // #1 = $Vn
/*50959*/         OPC_CheckChild2Type, MVT::v2i32,
/*50961*/         OPC_RecordChild3, // #2 = $Vm
/*50962*/         OPC_CheckChild3Type, MVT::v2i32,
/*50964*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50966*/         OPC_EmitInteger, MVT::i32, 14, 
/*50969*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50972*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                      MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i32 564:iPTR, DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50983*/       /*SwitchType*/ 27, MVT::v1i64,// ->51012
/*50985*/         OPC_CheckChild1Type, MVT::v1i64,
/*50987*/         OPC_RecordChild2, // #1 = $Vn
/*50988*/         OPC_CheckChild2Type, MVT::v1i64,
/*50990*/         OPC_RecordChild3, // #2 = $Vm
/*50991*/         OPC_CheckChild3Type, MVT::v1i64,
/*50993*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50995*/         OPC_EmitInteger, MVT::i32, 14, 
/*50998*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51001*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                      MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v1i64 564:iPTR, DPR:v1i64:$src1, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*51012*/       /*SwitchType*/ 27, MVT::v16i8,// ->51041
/*51014*/         OPC_CheckChild1Type, MVT::v16i8,
/*51016*/         OPC_RecordChild2, // #1 = $Vn
/*51017*/         OPC_CheckChild2Type, MVT::v16i8,
/*51019*/         OPC_RecordChild3, // #2 = $Vm
/*51020*/         OPC_CheckChild3Type, MVT::v16i8,
/*51022*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51024*/         OPC_EmitInteger, MVT::i32, 14, 
/*51027*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51030*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                      MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v16i8 564:iPTR, QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*51041*/       /*SwitchType*/ 27, MVT::v8i16,// ->51070
/*51043*/         OPC_CheckChild1Type, MVT::v8i16,
/*51045*/         OPC_RecordChild2, // #1 = $Vn
/*51046*/         OPC_CheckChild2Type, MVT::v8i16,
/*51048*/         OPC_RecordChild3, // #2 = $Vm
/*51049*/         OPC_CheckChild3Type, MVT::v8i16,
/*51051*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51053*/         OPC_EmitInteger, MVT::i32, 14, 
/*51056*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51059*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                      MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8i16 564:iPTR, QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*51070*/       /*SwitchType*/ 27, MVT::v4i32,// ->51099
/*51072*/         OPC_CheckChild1Type, MVT::v4i32,
/*51074*/         OPC_RecordChild2, // #1 = $Vn
/*51075*/         OPC_CheckChild2Type, MVT::v4i32,
/*51077*/         OPC_RecordChild3, // #2 = $Vm
/*51078*/         OPC_CheckChild3Type, MVT::v4i32,
/*51080*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51082*/         OPC_EmitInteger, MVT::i32, 14, 
/*51085*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51088*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                      MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 564:iPTR, QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*51099*/       /*SwitchType*/ 27, MVT::v2i64,// ->51128
/*51101*/         OPC_CheckChild1Type, MVT::v2i64,
/*51103*/         OPC_RecordChild2, // #1 = $Vn
/*51104*/         OPC_CheckChild2Type, MVT::v2i64,
/*51106*/         OPC_RecordChild3, // #2 = $Vm
/*51107*/         OPC_CheckChild3Type, MVT::v2i64,
/*51109*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51111*/         OPC_EmitInteger, MVT::i32, 14, 
/*51114*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51117*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                      MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 564:iPTR, QPR:v2i64:$src1, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*51128*/       /*SwitchType*/ 27, MVT::v2f32,// ->51157
/*51130*/         OPC_CheckChild1Type, MVT::v2f32,
/*51132*/         OPC_RecordChild2, // #1 = $Vn
/*51133*/         OPC_CheckChild2Type, MVT::v2f32,
/*51135*/         OPC_RecordChild3, // #2 = $Vm
/*51136*/         OPC_CheckChild3Type, MVT::v2f32,
/*51138*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51140*/         OPC_EmitInteger, MVT::i32, 14, 
/*51143*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51146*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                      MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2f32 564:iPTR, DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*51157*/       /*SwitchType*/ 27, MVT::v4f32,// ->51186
/*51159*/         OPC_CheckChild1Type, MVT::v4f32,
/*51161*/         OPC_RecordChild2, // #1 = $Vn
/*51162*/         OPC_CheckChild2Type, MVT::v4f32,
/*51164*/         OPC_RecordChild3, // #2 = $Vm
/*51165*/         OPC_CheckChild3Type, MVT::v4f32,
/*51167*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51169*/         OPC_EmitInteger, MVT::i32, 14, 
/*51172*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51175*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                      MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f32 564:iPTR, QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*51186*/       0, // EndSwitchType
/*51187*/     /*Scope*/ 0|128,2/*256*/, /*->51445*/
/*51189*/       OPC_CheckChild0Integer, 47|128,4/*559*/, 
/*51192*/       OPC_RecordChild1, // #0 = $Vn
/*51193*/       OPC_SwitchType /*10 cases */, 23, MVT::v4i16,// ->51219
/*51196*/         OPC_CheckChild1Type, MVT::v4i16,
/*51198*/         OPC_RecordChild2, // #1 = $Vm
/*51199*/         OPC_CheckChild2Type, MVT::v4i16,
/*51201*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51203*/         OPC_EmitInteger, MVT::i32, 14, 
/*51206*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51209*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 559:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VABDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*51219*/       /*SwitchType*/ 23, MVT::v2i32,// ->51244
/*51221*/         OPC_CheckChild1Type, MVT::v2i32,
/*51223*/         OPC_RecordChild2, // #1 = $Vm
/*51224*/         OPC_CheckChild2Type, MVT::v2i32,
/*51226*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51228*/         OPC_EmitInteger, MVT::i32, 14, 
/*51231*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51234*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 559:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VABDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*51244*/       /*SwitchType*/ 23, MVT::v8i16,// ->51269
/*51246*/         OPC_CheckChild1Type, MVT::v8i16,
/*51248*/         OPC_RecordChild2, // #1 = $Vm
/*51249*/         OPC_CheckChild2Type, MVT::v8i16,
/*51251*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51253*/         OPC_EmitInteger, MVT::i32, 14, 
/*51256*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51259*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 559:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VABDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*51269*/       /*SwitchType*/ 23, MVT::v4i32,// ->51294
/*51271*/         OPC_CheckChild1Type, MVT::v4i32,
/*51273*/         OPC_RecordChild2, // #1 = $Vm
/*51274*/         OPC_CheckChild2Type, MVT::v4i32,
/*51276*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51278*/         OPC_EmitInteger, MVT::i32, 14, 
/*51281*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51284*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 559:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VABDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*51294*/       /*SwitchType*/ 23, MVT::v8i8,// ->51319
/*51296*/         OPC_CheckChild1Type, MVT::v8i8,
/*51298*/         OPC_RecordChild2, // #1 = $Vm
/*51299*/         OPC_CheckChild2Type, MVT::v8i8,
/*51301*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51303*/         OPC_EmitInteger, MVT::i32, 14, 
/*51306*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51309*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 559:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VABDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51319*/       /*SwitchType*/ 23, MVT::v16i8,// ->51344
/*51321*/         OPC_CheckChild1Type, MVT::v16i8,
/*51323*/         OPC_RecordChild2, // #1 = $Vm
/*51324*/         OPC_CheckChild2Type, MVT::v16i8,
/*51326*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51328*/         OPC_EmitInteger, MVT::i32, 14, 
/*51331*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51334*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 559:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VABDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*51344*/       /*SwitchType*/ 23, MVT::v2f32,// ->51369
/*51346*/         OPC_CheckChild1Type, MVT::v2f32,
/*51348*/         OPC_RecordChild2, // #1 = $Vm
/*51349*/         OPC_CheckChild2Type, MVT::v2f32,
/*51351*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51353*/         OPC_EmitInteger, MVT::i32, 14, 
/*51356*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51359*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDfd), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 559:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VABDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*51369*/       /*SwitchType*/ 23, MVT::v4f32,// ->51394
/*51371*/         OPC_CheckChild1Type, MVT::v4f32,
/*51373*/         OPC_RecordChild2, // #1 = $Vm
/*51374*/         OPC_CheckChild2Type, MVT::v4f32,
/*51376*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51378*/         OPC_EmitInteger, MVT::i32, 14, 
/*51381*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51384*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDfq), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 559:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VABDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*51394*/       /*SwitchType*/ 23, MVT::v4f16,// ->51419
/*51396*/         OPC_CheckChild1Type, MVT::v4f16,
/*51398*/         OPC_RecordChild2, // #1 = $Vm
/*51399*/         OPC_CheckChild2Type, MVT::v4f16,
/*51401*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*51403*/         OPC_EmitInteger, MVT::i32, 14, 
/*51406*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51409*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDhd), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f16 559:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VABDhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*51419*/       /*SwitchType*/ 23, MVT::v8f16,// ->51444
/*51421*/         OPC_CheckChild1Type, MVT::v8f16,
/*51423*/         OPC_RecordChild2, // #1 = $Vm
/*51424*/         OPC_CheckChild2Type, MVT::v8f16,
/*51426*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*51428*/         OPC_EmitInteger, MVT::i32, 14, 
/*51431*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51434*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDhq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8f16 559:iPTR, QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VABDhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*51444*/       0, // EndSwitchType
/*51445*/     /*Scope*/ 28|128,1/*156*/, /*->51603*/
/*51447*/       OPC_CheckChild0Integer, 48|128,4/*560*/, 
/*51450*/       OPC_RecordChild1, // #0 = $Vn
/*51451*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->51477
/*51454*/         OPC_CheckChild1Type, MVT::v4i16,
/*51456*/         OPC_RecordChild2, // #1 = $Vm
/*51457*/         OPC_CheckChild2Type, MVT::v4i16,
/*51459*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51461*/         OPC_EmitInteger, MVT::i32, 14, 
/*51464*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51467*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 560:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VABDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*51477*/       /*SwitchType*/ 23, MVT::v2i32,// ->51502
/*51479*/         OPC_CheckChild1Type, MVT::v2i32,
/*51481*/         OPC_RecordChild2, // #1 = $Vm
/*51482*/         OPC_CheckChild2Type, MVT::v2i32,
/*51484*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51486*/         OPC_EmitInteger, MVT::i32, 14, 
/*51489*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51492*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 560:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VABDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*51502*/       /*SwitchType*/ 23, MVT::v8i16,// ->51527
/*51504*/         OPC_CheckChild1Type, MVT::v8i16,
/*51506*/         OPC_RecordChild2, // #1 = $Vm
/*51507*/         OPC_CheckChild2Type, MVT::v8i16,
/*51509*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51511*/         OPC_EmitInteger, MVT::i32, 14, 
/*51514*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51517*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 560:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VABDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*51527*/       /*SwitchType*/ 23, MVT::v4i32,// ->51552
/*51529*/         OPC_CheckChild1Type, MVT::v4i32,
/*51531*/         OPC_RecordChild2, // #1 = $Vm
/*51532*/         OPC_CheckChild2Type, MVT::v4i32,
/*51534*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51536*/         OPC_EmitInteger, MVT::i32, 14, 
/*51539*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51542*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 560:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VABDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*51552*/       /*SwitchType*/ 23, MVT::v8i8,// ->51577
/*51554*/         OPC_CheckChild1Type, MVT::v8i8,
/*51556*/         OPC_RecordChild2, // #1 = $Vm
/*51557*/         OPC_CheckChild2Type, MVT::v8i8,
/*51559*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51561*/         OPC_EmitInteger, MVT::i32, 14, 
/*51564*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51567*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 560:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VABDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51577*/       /*SwitchType*/ 23, MVT::v16i8,// ->51602
/*51579*/         OPC_CheckChild1Type, MVT::v16i8,
/*51581*/         OPC_RecordChild2, // #1 = $Vm
/*51582*/         OPC_CheckChild2Type, MVT::v16i8,
/*51584*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51586*/         OPC_EmitInteger, MVT::i32, 14, 
/*51589*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51592*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 560:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VABDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*51602*/       0, // EndSwitchType
/*51603*/     /*Scope*/ 3|128,1/*131*/, /*->51736*/
/*51605*/       OPC_CheckChild0Integer, 91|128,4/*603*/, 
/*51608*/       OPC_RecordChild1, // #0 = $Vn
/*51609*/       OPC_SwitchType /*5 cases */, 23, MVT::v8i8,// ->51635
/*51612*/         OPC_CheckChild1Type, MVT::v8i8,
/*51614*/         OPC_RecordChild2, // #1 = $Vm
/*51615*/         OPC_CheckChild2Type, MVT::v8i8,
/*51617*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51619*/         OPC_EmitInteger, MVT::i32, 14, 
/*51622*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51625*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDi8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 603:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADDi8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51635*/       /*SwitchType*/ 23, MVT::v4i16,// ->51660
/*51637*/         OPC_CheckChild1Type, MVT::v4i16,
/*51639*/         OPC_RecordChild2, // #1 = $Vm
/*51640*/         OPC_CheckChild2Type, MVT::v4i16,
/*51642*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51644*/         OPC_EmitInteger, MVT::i32, 14, 
/*51647*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51650*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDi16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 603:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADDi16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*51660*/       /*SwitchType*/ 23, MVT::v2i32,// ->51685
/*51662*/         OPC_CheckChild1Type, MVT::v2i32,
/*51664*/         OPC_RecordChild2, // #1 = $Vm
/*51665*/         OPC_CheckChild2Type, MVT::v2i32,
/*51667*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51669*/         OPC_EmitInteger, MVT::i32, 14, 
/*51672*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51675*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDi32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 603:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADDi32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*51685*/       /*SwitchType*/ 23, MVT::v2f32,// ->51710
/*51687*/         OPC_CheckChild1Type, MVT::v2f32,
/*51689*/         OPC_RecordChild2, // #1 = $Vm
/*51690*/         OPC_CheckChild2Type, MVT::v2f32,
/*51692*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51694*/         OPC_EmitInteger, MVT::i32, 14, 
/*51697*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51700*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDf), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 603:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VPADDf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*51710*/       /*SwitchType*/ 23, MVT::v4f16,// ->51735
/*51712*/         OPC_CheckChild1Type, MVT::v4f16,
/*51714*/         OPC_RecordChild2, // #1 = $Vm
/*51715*/         OPC_CheckChild2Type, MVT::v4f16,
/*51717*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*51719*/         OPC_EmitInteger, MVT::i32, 14, 
/*51722*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51725*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDh), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f16 603:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VPADDh:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*51735*/       0, // EndSwitchType
/*51736*/     /*Scope*/ 4|128,1/*132*/, /*->51870*/
/*51738*/       OPC_CheckChild0Integer, 92|128,4/*604*/, 
/*51741*/       OPC_RecordChild1, // #0 = $Vm
/*51742*/       OPC_SwitchType /*6 cases */, 19, MVT::v4i16,// ->51764
/*51745*/         OPC_CheckChild1Type, MVT::v8i8,
/*51747*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51749*/         OPC_EmitInteger, MVT::i32, 14, 
/*51752*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51755*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLsv8i8), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 604:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv8i8:v4i16 DPR:v8i8:$Vm)
/*51764*/       /*SwitchType*/ 19, MVT::v2i32,// ->51785
/*51766*/         OPC_CheckChild1Type, MVT::v4i16,
/*51768*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51770*/         OPC_EmitInteger, MVT::i32, 14, 
/*51773*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51776*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLsv4i16), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 604:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv4i16:v2i32 DPR:v4i16:$Vm)
/*51785*/       /*SwitchType*/ 19, MVT::v1i64,// ->51806
/*51787*/         OPC_CheckChild1Type, MVT::v2i32,
/*51789*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51791*/         OPC_EmitInteger, MVT::i32, 14, 
/*51794*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51797*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLsv2i32), 0,
                      MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v1i64 604:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv2i32:v1i64 DPR:v2i32:$Vm)
/*51806*/       /*SwitchType*/ 19, MVT::v8i16,// ->51827
/*51808*/         OPC_CheckChild1Type, MVT::v16i8,
/*51810*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51812*/         OPC_EmitInteger, MVT::i32, 14, 
/*51815*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51818*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLsv16i8), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 604:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv16i8:v8i16 QPR:v16i8:$Vm)
/*51827*/       /*SwitchType*/ 19, MVT::v4i32,// ->51848
/*51829*/         OPC_CheckChild1Type, MVT::v8i16,
/*51831*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51833*/         OPC_EmitInteger, MVT::i32, 14, 
/*51836*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51839*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLsv8i16), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 604:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv8i16:v4i32 QPR:v8i16:$Vm)
/*51848*/       /*SwitchType*/ 19, MVT::v2i64,// ->51869
/*51850*/         OPC_CheckChild1Type, MVT::v4i32,
/*51852*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51854*/         OPC_EmitInteger, MVT::i32, 14, 
/*51857*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51860*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLsv4i32), 0,
                      MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i64 604:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv4i32:v2i64 QPR:v4i32:$Vm)
/*51869*/       0, // EndSwitchType
/*51870*/     /*Scope*/ 4|128,1/*132*/, /*->52004*/
/*51872*/       OPC_CheckChild0Integer, 93|128,4/*605*/, 
/*51875*/       OPC_RecordChild1, // #0 = $Vm
/*51876*/       OPC_SwitchType /*6 cases */, 19, MVT::v4i16,// ->51898
/*51879*/         OPC_CheckChild1Type, MVT::v8i8,
/*51881*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51883*/         OPC_EmitInteger, MVT::i32, 14, 
/*51886*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51889*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLuv8i8), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 605:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv8i8:v4i16 DPR:v8i8:$Vm)
/*51898*/       /*SwitchType*/ 19, MVT::v2i32,// ->51919
/*51900*/         OPC_CheckChild1Type, MVT::v4i16,
/*51902*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51904*/         OPC_EmitInteger, MVT::i32, 14, 
/*51907*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51910*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLuv4i16), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 605:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv4i16:v2i32 DPR:v4i16:$Vm)
/*51919*/       /*SwitchType*/ 19, MVT::v1i64,// ->51940
/*51921*/         OPC_CheckChild1Type, MVT::v2i32,
/*51923*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51925*/         OPC_EmitInteger, MVT::i32, 14, 
/*51928*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51931*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLuv2i32), 0,
                      MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v1i64 605:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv2i32:v1i64 DPR:v2i32:$Vm)
/*51940*/       /*SwitchType*/ 19, MVT::v8i16,// ->51961
/*51942*/         OPC_CheckChild1Type, MVT::v16i8,
/*51944*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51946*/         OPC_EmitInteger, MVT::i32, 14, 
/*51949*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51952*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLuv16i8), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 605:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv16i8:v8i16 QPR:v16i8:$Vm)
/*51961*/       /*SwitchType*/ 19, MVT::v4i32,// ->51982
/*51963*/         OPC_CheckChild1Type, MVT::v8i16,
/*51965*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51967*/         OPC_EmitInteger, MVT::i32, 14, 
/*51970*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51973*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLuv8i16), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 605:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv8i16:v4i32 QPR:v8i16:$Vm)
/*51982*/       /*SwitchType*/ 19, MVT::v2i64,// ->52003
/*51984*/         OPC_CheckChild1Type, MVT::v4i32,
/*51986*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51988*/         OPC_EmitInteger, MVT::i32, 14, 
/*51991*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51994*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLuv4i32), 0,
                      MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i64 605:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv4i32:v2i64 QPR:v4i32:$Vm)
/*52003*/       0, // EndSwitchType
/*52004*/     /*Scope*/ 28|128,1/*156*/, /*->52162*/
/*52006*/       OPC_CheckChild0Integer, 89|128,4/*601*/, 
/*52009*/       OPC_RecordChild1, // #0 = $src1
/*52010*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->52036
/*52013*/         OPC_CheckChild1Type, MVT::v4i16,
/*52015*/         OPC_RecordChild2, // #1 = $Vm
/*52016*/         OPC_CheckChild2Type, MVT::v8i8,
/*52018*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52020*/         OPC_EmitInteger, MVT::i32, 14, 
/*52023*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52026*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALsv8i8), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 601:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADALsv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
/*52036*/       /*SwitchType*/ 23, MVT::v2i32,// ->52061
/*52038*/         OPC_CheckChild1Type, MVT::v2i32,
/*52040*/         OPC_RecordChild2, // #1 = $Vm
/*52041*/         OPC_CheckChild2Type, MVT::v4i16,
/*52043*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52045*/         OPC_EmitInteger, MVT::i32, 14, 
/*52048*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52051*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALsv4i16), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 601:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADALsv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
/*52061*/       /*SwitchType*/ 23, MVT::v1i64,// ->52086
/*52063*/         OPC_CheckChild1Type, MVT::v1i64,
/*52065*/         OPC_RecordChild2, // #1 = $Vm
/*52066*/         OPC_CheckChild2Type, MVT::v2i32,
/*52068*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52070*/         OPC_EmitInteger, MVT::i32, 14, 
/*52073*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52076*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALsv2i32), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 601:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADALsv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
/*52086*/       /*SwitchType*/ 23, MVT::v8i16,// ->52111
/*52088*/         OPC_CheckChild1Type, MVT::v8i16,
/*52090*/         OPC_RecordChild2, // #1 = $Vm
/*52091*/         OPC_CheckChild2Type, MVT::v16i8,
/*52093*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52095*/         OPC_EmitInteger, MVT::i32, 14, 
/*52098*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52101*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALsv16i8), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 601:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADALsv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
/*52111*/       /*SwitchType*/ 23, MVT::v4i32,// ->52136
/*52113*/         OPC_CheckChild1Type, MVT::v4i32,
/*52115*/         OPC_RecordChild2, // #1 = $Vm
/*52116*/         OPC_CheckChild2Type, MVT::v8i16,
/*52118*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52120*/         OPC_EmitInteger, MVT::i32, 14, 
/*52123*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52126*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALsv8i16), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 601:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADALsv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
/*52136*/       /*SwitchType*/ 23, MVT::v2i64,// ->52161
/*52138*/         OPC_CheckChild1Type, MVT::v2i64,
/*52140*/         OPC_RecordChild2, // #1 = $Vm
/*52141*/         OPC_CheckChild2Type, MVT::v4i32,
/*52143*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52145*/         OPC_EmitInteger, MVT::i32, 14, 
/*52148*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52151*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALsv4i32), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 601:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADALsv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
/*52161*/       0, // EndSwitchType
/*52162*/     /*Scope*/ 28|128,1/*156*/, /*->52320*/
/*52164*/       OPC_CheckChild0Integer, 90|128,4/*602*/, 
/*52167*/       OPC_RecordChild1, // #0 = $src1
/*52168*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->52194
/*52171*/         OPC_CheckChild1Type, MVT::v4i16,
/*52173*/         OPC_RecordChild2, // #1 = $Vm
/*52174*/         OPC_CheckChild2Type, MVT::v8i8,
/*52176*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52178*/         OPC_EmitInteger, MVT::i32, 14, 
/*52181*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52184*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALuv8i8), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 602:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADALuv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
/*52194*/       /*SwitchType*/ 23, MVT::v2i32,// ->52219
/*52196*/         OPC_CheckChild1Type, MVT::v2i32,
/*52198*/         OPC_RecordChild2, // #1 = $Vm
/*52199*/         OPC_CheckChild2Type, MVT::v4i16,
/*52201*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52203*/         OPC_EmitInteger, MVT::i32, 14, 
/*52206*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52209*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALuv4i16), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 602:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADALuv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
/*52219*/       /*SwitchType*/ 23, MVT::v1i64,// ->52244
/*52221*/         OPC_CheckChild1Type, MVT::v1i64,
/*52223*/         OPC_RecordChild2, // #1 = $Vm
/*52224*/         OPC_CheckChild2Type, MVT::v2i32,
/*52226*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52228*/         OPC_EmitInteger, MVT::i32, 14, 
/*52231*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52234*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALuv2i32), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 602:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADALuv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
/*52244*/       /*SwitchType*/ 23, MVT::v8i16,// ->52269
/*52246*/         OPC_CheckChild1Type, MVT::v8i16,
/*52248*/         OPC_RecordChild2, // #1 = $Vm
/*52249*/         OPC_CheckChild2Type, MVT::v16i8,
/*52251*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52253*/         OPC_EmitInteger, MVT::i32, 14, 
/*52256*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52259*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALuv16i8), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 602:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADALuv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
/*52269*/       /*SwitchType*/ 23, MVT::v4i32,// ->52294
/*52271*/         OPC_CheckChild1Type, MVT::v4i32,
/*52273*/         OPC_RecordChild2, // #1 = $Vm
/*52274*/         OPC_CheckChild2Type, MVT::v8i16,
/*52276*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52278*/         OPC_EmitInteger, MVT::i32, 14, 
/*52281*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52284*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALuv8i16), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 602:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADALuv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
/*52294*/       /*SwitchType*/ 23, MVT::v2i64,// ->52319
/*52296*/         OPC_CheckChild1Type, MVT::v2i64,
/*52298*/         OPC_RecordChild2, // #1 = $Vm
/*52299*/         OPC_CheckChild2Type, MVT::v4i32,
/*52301*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52303*/         OPC_EmitInteger, MVT::i32, 14, 
/*52306*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52309*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALuv4i32), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 602:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADALuv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
/*52319*/       0, // EndSwitchType
/*52320*/     /*Scope*/ 3|128,1/*131*/, /*->52453*/
/*52322*/       OPC_CheckChild0Integer, 94|128,4/*606*/, 
/*52325*/       OPC_RecordChild1, // #0 = $Vn
/*52326*/       OPC_SwitchType /*5 cases */, 23, MVT::v8i8,// ->52352
/*52329*/         OPC_CheckChild1Type, MVT::v8i8,
/*52331*/         OPC_RecordChild2, // #1 = $Vm
/*52332*/         OPC_CheckChild2Type, MVT::v8i8,
/*52334*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52336*/         OPC_EmitInteger, MVT::i32, 14, 
/*52339*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52342*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXs8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 606:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMAXs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*52352*/       /*SwitchType*/ 23, MVT::v4i16,// ->52377
/*52354*/         OPC_CheckChild1Type, MVT::v4i16,
/*52356*/         OPC_RecordChild2, // #1 = $Vm
/*52357*/         OPC_CheckChild2Type, MVT::v4i16,
/*52359*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52361*/         OPC_EmitInteger, MVT::i32, 14, 
/*52364*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52367*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXs16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 606:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMAXs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*52377*/       /*SwitchType*/ 23, MVT::v2i32,// ->52402
/*52379*/         OPC_CheckChild1Type, MVT::v2i32,
/*52381*/         OPC_RecordChild2, // #1 = $Vm
/*52382*/         OPC_CheckChild2Type, MVT::v2i32,
/*52384*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52386*/         OPC_EmitInteger, MVT::i32, 14, 
/*52389*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52392*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXs32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 606:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMAXs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*52402*/       /*SwitchType*/ 23, MVT::v2f32,// ->52427
/*52404*/         OPC_CheckChild1Type, MVT::v2f32,
/*52406*/         OPC_RecordChild2, // #1 = $Vm
/*52407*/         OPC_CheckChild2Type, MVT::v2f32,
/*52409*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52411*/         OPC_EmitInteger, MVT::i32, 14, 
/*52414*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52417*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXf), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 606:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VPMAXf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*52427*/       /*SwitchType*/ 23, MVT::v4f16,// ->52452
/*52429*/         OPC_CheckChild1Type, MVT::v4f16,
/*52431*/         OPC_RecordChild2, // #1 = $Vm
/*52432*/         OPC_CheckChild2Type, MVT::v4f16,
/*52434*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*52436*/         OPC_EmitInteger, MVT::i32, 14, 
/*52439*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52442*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXh), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f16 606:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VPMAXh:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*52452*/       0, // EndSwitchType
/*52453*/     /*Scope*/ 81, /*->52535*/
/*52454*/       OPC_CheckChild0Integer, 95|128,4/*607*/, 
/*52457*/       OPC_RecordChild1, // #0 = $Vn
/*52458*/       OPC_SwitchType /*3 cases */, 23, MVT::v8i8,// ->52484
/*52461*/         OPC_CheckChild1Type, MVT::v8i8,
/*52463*/         OPC_RecordChild2, // #1 = $Vm
/*52464*/         OPC_CheckChild2Type, MVT::v8i8,
/*52466*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52468*/         OPC_EmitInteger, MVT::i32, 14, 
/*52471*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52474*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXu8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 607:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMAXu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*52484*/       /*SwitchType*/ 23, MVT::v4i16,// ->52509
/*52486*/         OPC_CheckChild1Type, MVT::v4i16,
/*52488*/         OPC_RecordChild2, // #1 = $Vm
/*52489*/         OPC_CheckChild2Type, MVT::v4i16,
/*52491*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52493*/         OPC_EmitInteger, MVT::i32, 14, 
/*52496*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52499*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXu16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 607:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMAXu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*52509*/       /*SwitchType*/ 23, MVT::v2i32,// ->52534
/*52511*/         OPC_CheckChild1Type, MVT::v2i32,
/*52513*/         OPC_RecordChild2, // #1 = $Vm
/*52514*/         OPC_CheckChild2Type, MVT::v2i32,
/*52516*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52518*/         OPC_EmitInteger, MVT::i32, 14, 
/*52521*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52524*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXu32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 607:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMAXu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*52534*/       0, // EndSwitchType
/*52535*/     /*Scope*/ 3|128,1/*131*/, /*->52668*/
/*52537*/       OPC_CheckChild0Integer, 96|128,4/*608*/, 
/*52540*/       OPC_RecordChild1, // #0 = $Vn
/*52541*/       OPC_SwitchType /*5 cases */, 23, MVT::v8i8,// ->52567
/*52544*/         OPC_CheckChild1Type, MVT::v8i8,
/*52546*/         OPC_RecordChild2, // #1 = $Vm
/*52547*/         OPC_CheckChild2Type, MVT::v8i8,
/*52549*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52551*/         OPC_EmitInteger, MVT::i32, 14, 
/*52554*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52557*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINs8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 608:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMINs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*52567*/       /*SwitchType*/ 23, MVT::v4i16,// ->52592
/*52569*/         OPC_CheckChild1Type, MVT::v4i16,
/*52571*/         OPC_RecordChild2, // #1 = $Vm
/*52572*/         OPC_CheckChild2Type, MVT::v4i16,
/*52574*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52576*/         OPC_EmitInteger, MVT::i32, 14, 
/*52579*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52582*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINs16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 608:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMINs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*52592*/       /*SwitchType*/ 23, MVT::v2i32,// ->52617
/*52594*/         OPC_CheckChild1Type, MVT::v2i32,
/*52596*/         OPC_RecordChild2, // #1 = $Vm
/*52597*/         OPC_CheckChild2Type, MVT::v2i32,
/*52599*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52601*/         OPC_EmitInteger, MVT::i32, 14, 
/*52604*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52607*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINs32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 608:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMINs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*52617*/       /*SwitchType*/ 23, MVT::v2f32,// ->52642
/*52619*/         OPC_CheckChild1Type, MVT::v2f32,
/*52621*/         OPC_RecordChild2, // #1 = $Vm
/*52622*/         OPC_CheckChild2Type, MVT::v2f32,
/*52624*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52626*/         OPC_EmitInteger, MVT::i32, 14, 
/*52629*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52632*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINf), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 608:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VPMINf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*52642*/       /*SwitchType*/ 23, MVT::v4f16,// ->52667
/*52644*/         OPC_CheckChild1Type, MVT::v4f16,
/*52646*/         OPC_RecordChild2, // #1 = $Vm
/*52647*/         OPC_CheckChild2Type, MVT::v4f16,
/*52649*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*52651*/         OPC_EmitInteger, MVT::i32, 14, 
/*52654*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52657*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINh), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f16 608:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VPMINh:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*52667*/       0, // EndSwitchType
/*52668*/     /*Scope*/ 81, /*->52750*/
/*52669*/       OPC_CheckChild0Integer, 97|128,4/*609*/, 
/*52672*/       OPC_RecordChild1, // #0 = $Vn
/*52673*/       OPC_SwitchType /*3 cases */, 23, MVT::v8i8,// ->52699
/*52676*/         OPC_CheckChild1Type, MVT::v8i8,
/*52678*/         OPC_RecordChild2, // #1 = $Vm
/*52679*/         OPC_CheckChild2Type, MVT::v8i8,
/*52681*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52683*/         OPC_EmitInteger, MVT::i32, 14, 
/*52686*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52689*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINu8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 609:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMINu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*52699*/       /*SwitchType*/ 23, MVT::v4i16,// ->52724
/*52701*/         OPC_CheckChild1Type, MVT::v4i16,
/*52703*/         OPC_RecordChild2, // #1 = $Vm
/*52704*/         OPC_CheckChild2Type, MVT::v4i16,
/*52706*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52708*/         OPC_EmitInteger, MVT::i32, 14, 
/*52711*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52714*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINu16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 609:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMINu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*52724*/       /*SwitchType*/ 23, MVT::v2i32,// ->52749
/*52726*/         OPC_CheckChild1Type, MVT::v2i32,
/*52728*/         OPC_RecordChild2, // #1 = $Vm
/*52729*/         OPC_CheckChild2Type, MVT::v2i32,
/*52731*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52733*/         OPC_EmitInteger, MVT::i32, 14, 
/*52736*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52739*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINu32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 609:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMINu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*52749*/       0, // EndSwitchType
/*52750*/     /*Scope*/ 4|128,1/*132*/, /*->52884*/
/*52752*/       OPC_CheckChild0Integer, 122|128,4/*634*/, 
/*52755*/       OPC_RecordChild1, // #0 = $Vm
/*52756*/       OPC_SwitchType /*6 cases */, 19, MVT::v2i32,// ->52778
/*52759*/         OPC_CheckChild1Type, MVT::v2i32,
/*52761*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52763*/         OPC_EmitInteger, MVT::i32, 14, 
/*52766*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52769*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPEd), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 634:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRECPEd:v2i32 DPR:v2i32:$Vm)
/*52778*/       /*SwitchType*/ 19, MVT::v4i32,// ->52799
/*52780*/         OPC_CheckChild1Type, MVT::v4i32,
/*52782*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52784*/         OPC_EmitInteger, MVT::i32, 14, 
/*52787*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52790*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPEq), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 634:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRECPEq:v4i32 QPR:v4i32:$Vm)
/*52799*/       /*SwitchType*/ 19, MVT::v2f32,// ->52820
/*52801*/         OPC_CheckChild1Type, MVT::v2f32,
/*52803*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52805*/         OPC_EmitInteger, MVT::i32, 14, 
/*52808*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52811*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPEfd), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2f32 634:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRECPEfd:v2f32 DPR:v2f32:$Vm)
/*52820*/       /*SwitchType*/ 19, MVT::v4f32,// ->52841
/*52822*/         OPC_CheckChild1Type, MVT::v4f32,
/*52824*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52826*/         OPC_EmitInteger, MVT::i32, 14, 
/*52829*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52832*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPEfq), 0,
                      MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 634:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRECPEfq:v4f32 QPR:v4f32:$Vm)
/*52841*/       /*SwitchType*/ 19, MVT::v4f16,// ->52862
/*52843*/         OPC_CheckChild1Type, MVT::v4f16,
/*52845*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*52847*/         OPC_EmitInteger, MVT::i32, 14, 
/*52850*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52853*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPEhd), 0,
                      MVT::v4f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f16 634:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRECPEhd:v4f16 DPR:v4f16:$Vm)
/*52862*/       /*SwitchType*/ 19, MVT::v8f16,// ->52883
/*52864*/         OPC_CheckChild1Type, MVT::v8f16,
/*52866*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*52868*/         OPC_EmitInteger, MVT::i32, 14, 
/*52871*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52874*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPEhq), 0,
                      MVT::v8f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8f16 634:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRECPEhq:v8f16 QPR:v8f16:$Vm)
/*52883*/       0, // EndSwitchType
/*52884*/     /*Scope*/ 4|128,1/*132*/, /*->53018*/
/*52886*/       OPC_CheckChild0Integer, 7|128,5/*647*/, 
/*52889*/       OPC_RecordChild1, // #0 = $Vm
/*52890*/       OPC_SwitchType /*6 cases */, 19, MVT::v2i32,// ->52912
/*52893*/         OPC_CheckChild1Type, MVT::v2i32,
/*52895*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52897*/         OPC_EmitInteger, MVT::i32, 14, 
/*52900*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52903*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTEd), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 647:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEd:v2i32 DPR:v2i32:$Vm)
/*52912*/       /*SwitchType*/ 19, MVT::v4i32,// ->52933
/*52914*/         OPC_CheckChild1Type, MVT::v4i32,
/*52916*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52918*/         OPC_EmitInteger, MVT::i32, 14, 
/*52921*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52924*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTEq), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 647:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEq:v4i32 QPR:v4i32:$Vm)
/*52933*/       /*SwitchType*/ 19, MVT::v2f32,// ->52954
/*52935*/         OPC_CheckChild1Type, MVT::v2f32,
/*52937*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52939*/         OPC_EmitInteger, MVT::i32, 14, 
/*52942*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52945*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTEfd), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2f32 647:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEfd:v2f32 DPR:v2f32:$Vm)
/*52954*/       /*SwitchType*/ 19, MVT::v4f32,// ->52975
/*52956*/         OPC_CheckChild1Type, MVT::v4f32,
/*52958*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52960*/         OPC_EmitInteger, MVT::i32, 14, 
/*52963*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52966*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTEfq), 0,
                      MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 647:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEfq:v4f32 QPR:v4f32:$Vm)
/*52975*/       /*SwitchType*/ 19, MVT::v4f16,// ->52996
/*52977*/         OPC_CheckChild1Type, MVT::v4f16,
/*52979*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*52981*/         OPC_EmitInteger, MVT::i32, 14, 
/*52984*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52987*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTEhd), 0,
                      MVT::v4f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f16 647:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEhd:v4f16 DPR:v4f16:$Vm)
/*52996*/       /*SwitchType*/ 19, MVT::v8f16,// ->53017
/*52998*/         OPC_CheckChild1Type, MVT::v8f16,
/*53000*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*53002*/         OPC_EmitInteger, MVT::i32, 14, 
/*53005*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53008*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTEhq), 0,
                      MVT::v8f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8f16 647:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEhq:v8f16 QPR:v8f16:$Vm)
/*53017*/       0, // EndSwitchType
/*53018*/     /*Scope*/ 78|128,1/*206*/, /*->53226*/
/*53020*/       OPC_CheckChild0Integer, 11|128,5/*651*/, 
/*53023*/       OPC_RecordChild1, // #0 = $Vm
/*53024*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->53050
/*53027*/         OPC_CheckChild1Type, MVT::v4i16,
/*53029*/         OPC_RecordChild2, // #1 = $Vn
/*53030*/         OPC_CheckChild2Type, MVT::v4i16,
/*53032*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53034*/         OPC_EmitInteger, MVT::i32, 14, 
/*53037*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53040*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 651:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*53050*/       /*SwitchType*/ 23, MVT::v2i32,// ->53075
/*53052*/         OPC_CheckChild1Type, MVT::v2i32,
/*53054*/         OPC_RecordChild2, // #1 = $Vn
/*53055*/         OPC_CheckChild2Type, MVT::v2i32,
/*53057*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53059*/         OPC_EmitInteger, MVT::i32, 14, 
/*53062*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53065*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 651:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*53075*/       /*SwitchType*/ 23, MVT::v8i16,// ->53100
/*53077*/         OPC_CheckChild1Type, MVT::v8i16,
/*53079*/         OPC_RecordChild2, // #1 = $Vn
/*53080*/         OPC_CheckChild2Type, MVT::v8i16,
/*53082*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53084*/         OPC_EmitInteger, MVT::i32, 14, 
/*53087*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53090*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 651:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*53100*/       /*SwitchType*/ 23, MVT::v4i32,// ->53125
/*53102*/         OPC_CheckChild1Type, MVT::v4i32,
/*53104*/         OPC_RecordChild2, // #1 = $Vn
/*53105*/         OPC_CheckChild2Type, MVT::v4i32,
/*53107*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53109*/         OPC_EmitInteger, MVT::i32, 14, 
/*53112*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53115*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 651:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*53125*/       /*SwitchType*/ 23, MVT::v8i8,// ->53150
/*53127*/         OPC_CheckChild1Type, MVT::v8i8,
/*53129*/         OPC_RecordChild2, // #1 = $Vn
/*53130*/         OPC_CheckChild2Type, MVT::v8i8,
/*53132*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53134*/         OPC_EmitInteger, MVT::i32, 14, 
/*53137*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53140*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 651:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*53150*/       /*SwitchType*/ 23, MVT::v16i8,// ->53175
/*53152*/         OPC_CheckChild1Type, MVT::v16i8,
/*53154*/         OPC_RecordChild2, // #1 = $Vn
/*53155*/         OPC_CheckChild2Type, MVT::v16i8,
/*53157*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53159*/         OPC_EmitInteger, MVT::i32, 14, 
/*53162*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53165*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 651:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*53175*/       /*SwitchType*/ 23, MVT::v1i64,// ->53200
/*53177*/         OPC_CheckChild1Type, MVT::v1i64,
/*53179*/         OPC_RecordChild2, // #1 = $Vn
/*53180*/         OPC_CheckChild2Type, MVT::v1i64,
/*53182*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53184*/         OPC_EmitInteger, MVT::i32, 14, 
/*53187*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53190*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 651:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*53200*/       /*SwitchType*/ 23, MVT::v2i64,// ->53225
/*53202*/         OPC_CheckChild1Type, MVT::v2i64,
/*53204*/         OPC_RecordChild2, // #1 = $Vn
/*53205*/         OPC_CheckChild2Type, MVT::v2i64,
/*53207*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53209*/         OPC_EmitInteger, MVT::i32, 14, 
/*53212*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53215*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 651:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*53225*/       0, // EndSwitchType
/*53226*/     /*Scope*/ 78|128,1/*206*/, /*->53434*/
/*53228*/       OPC_CheckChild0Integer, 12|128,5/*652*/, 
/*53231*/       OPC_RecordChild1, // #0 = $Vm
/*53232*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->53258
/*53235*/         OPC_CheckChild1Type, MVT::v4i16,
/*53237*/         OPC_RecordChild2, // #1 = $Vn
/*53238*/         OPC_CheckChild2Type, MVT::v4i16,
/*53240*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53242*/         OPC_EmitInteger, MVT::i32, 14, 
/*53245*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53248*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 652:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*53258*/       /*SwitchType*/ 23, MVT::v2i32,// ->53283
/*53260*/         OPC_CheckChild1Type, MVT::v2i32,
/*53262*/         OPC_RecordChild2, // #1 = $Vn
/*53263*/         OPC_CheckChild2Type, MVT::v2i32,
/*53265*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53267*/         OPC_EmitInteger, MVT::i32, 14, 
/*53270*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53273*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 652:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*53283*/       /*SwitchType*/ 23, MVT::v8i16,// ->53308
/*53285*/         OPC_CheckChild1Type, MVT::v8i16,
/*53287*/         OPC_RecordChild2, // #1 = $Vn
/*53288*/         OPC_CheckChild2Type, MVT::v8i16,
/*53290*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53292*/         OPC_EmitInteger, MVT::i32, 14, 
/*53295*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53298*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 652:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*53308*/       /*SwitchType*/ 23, MVT::v4i32,// ->53333
/*53310*/         OPC_CheckChild1Type, MVT::v4i32,
/*53312*/         OPC_RecordChild2, // #1 = $Vn
/*53313*/         OPC_CheckChild2Type, MVT::v4i32,
/*53315*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53317*/         OPC_EmitInteger, MVT::i32, 14, 
/*53320*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53323*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 652:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*53333*/       /*SwitchType*/ 23, MVT::v8i8,// ->53358
/*53335*/         OPC_CheckChild1Type, MVT::v8i8,
/*53337*/         OPC_RecordChild2, // #1 = $Vn
/*53338*/         OPC_CheckChild2Type, MVT::v8i8,
/*53340*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53342*/         OPC_EmitInteger, MVT::i32, 14, 
/*53345*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53348*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 652:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*53358*/       /*SwitchType*/ 23, MVT::v16i8,// ->53383
/*53360*/         OPC_CheckChild1Type, MVT::v16i8,
/*53362*/         OPC_RecordChild2, // #1 = $Vn
/*53363*/         OPC_CheckChild2Type, MVT::v16i8,
/*53365*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53367*/         OPC_EmitInteger, MVT::i32, 14, 
/*53370*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53373*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 652:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*53383*/       /*SwitchType*/ 23, MVT::v1i64,// ->53408
/*53385*/         OPC_CheckChild1Type, MVT::v1i64,
/*53387*/         OPC_RecordChild2, // #1 = $Vn
/*53388*/         OPC_CheckChild2Type, MVT::v1i64,
/*53390*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53392*/         OPC_EmitInteger, MVT::i32, 14, 
/*53395*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53398*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 652:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*53408*/       /*SwitchType*/ 23, MVT::v2i64,// ->53433
/*53410*/         OPC_CheckChild1Type, MVT::v2i64,
/*53412*/         OPC_RecordChild2, // #1 = $Vn
/*53413*/         OPC_CheckChild2Type, MVT::v2i64,
/*53415*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53417*/         OPC_EmitInteger, MVT::i32, 14, 
/*53420*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53423*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 652:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*53433*/       0, // EndSwitchType
/*53434*/     /*Scope*/ 78|128,1/*206*/, /*->53642*/
/*53436*/       OPC_CheckChild0Integer, 5|128,5/*645*/, 
/*53439*/       OPC_RecordChild1, // #0 = $Vm
/*53440*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->53466
/*53443*/         OPC_CheckChild1Type, MVT::v4i16,
/*53445*/         OPC_RecordChild2, // #1 = $Vn
/*53446*/         OPC_CheckChild2Type, MVT::v4i16,
/*53448*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53450*/         OPC_EmitInteger, MVT::i32, 14, 
/*53453*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53456*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 645:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*53466*/       /*SwitchType*/ 23, MVT::v2i32,// ->53491
/*53468*/         OPC_CheckChild1Type, MVT::v2i32,
/*53470*/         OPC_RecordChild2, // #1 = $Vn
/*53471*/         OPC_CheckChild2Type, MVT::v2i32,
/*53473*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53475*/         OPC_EmitInteger, MVT::i32, 14, 
/*53478*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53481*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 645:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*53491*/       /*SwitchType*/ 23, MVT::v8i16,// ->53516
/*53493*/         OPC_CheckChild1Type, MVT::v8i16,
/*53495*/         OPC_RecordChild2, // #1 = $Vn
/*53496*/         OPC_CheckChild2Type, MVT::v8i16,
/*53498*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53500*/         OPC_EmitInteger, MVT::i32, 14, 
/*53503*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53506*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 645:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*53516*/       /*SwitchType*/ 23, MVT::v4i32,// ->53541
/*53518*/         OPC_CheckChild1Type, MVT::v4i32,
/*53520*/         OPC_RecordChild2, // #1 = $Vn
/*53521*/         OPC_CheckChild2Type, MVT::v4i32,
/*53523*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53525*/         OPC_EmitInteger, MVT::i32, 14, 
/*53528*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53531*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 645:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*53541*/       /*SwitchType*/ 23, MVT::v8i8,// ->53566
/*53543*/         OPC_CheckChild1Type, MVT::v8i8,
/*53545*/         OPC_RecordChild2, // #1 = $Vn
/*53546*/         OPC_CheckChild2Type, MVT::v8i8,
/*53548*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53550*/         OPC_EmitInteger, MVT::i32, 14, 
/*53553*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53556*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 645:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*53566*/       /*SwitchType*/ 23, MVT::v16i8,// ->53591
/*53568*/         OPC_CheckChild1Type, MVT::v16i8,
/*53570*/         OPC_RecordChild2, // #1 = $Vn
/*53571*/         OPC_CheckChild2Type, MVT::v16i8,
/*53573*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53575*/         OPC_EmitInteger, MVT::i32, 14, 
/*53578*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53581*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 645:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*53591*/       /*SwitchType*/ 23, MVT::v1i64,// ->53616
/*53593*/         OPC_CheckChild1Type, MVT::v1i64,
/*53595*/         OPC_RecordChild2, // #1 = $Vn
/*53596*/         OPC_CheckChild2Type, MVT::v1i64,
/*53598*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53600*/         OPC_EmitInteger, MVT::i32, 14, 
/*53603*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53606*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 645:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*53616*/       /*SwitchType*/ 23, MVT::v2i64,// ->53641
/*53618*/         OPC_CheckChild1Type, MVT::v2i64,
/*53620*/         OPC_RecordChild2, // #1 = $Vn
/*53621*/         OPC_CheckChild2Type, MVT::v2i64,
/*53623*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53625*/         OPC_EmitInteger, MVT::i32, 14, 
/*53628*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53631*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 645:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*53641*/       0, // EndSwitchType
/*53642*/     /*Scope*/ 78|128,1/*206*/, /*->53850*/
/*53644*/       OPC_CheckChild0Integer, 6|128,5/*646*/, 
/*53647*/       OPC_RecordChild1, // #0 = $Vm
/*53648*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->53674
/*53651*/         OPC_CheckChild1Type, MVT::v4i16,
/*53653*/         OPC_RecordChild2, // #1 = $Vn
/*53654*/         OPC_CheckChild2Type, MVT::v4i16,
/*53656*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53658*/         OPC_EmitInteger, MVT::i32, 14, 
/*53661*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53664*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 646:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*53674*/       /*SwitchType*/ 23, MVT::v2i32,// ->53699
/*53676*/         OPC_CheckChild1Type, MVT::v2i32,
/*53678*/         OPC_RecordChild2, // #1 = $Vn
/*53679*/         OPC_CheckChild2Type, MVT::v2i32,
/*53681*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53683*/         OPC_EmitInteger, MVT::i32, 14, 
/*53686*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53689*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 646:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*53699*/       /*SwitchType*/ 23, MVT::v8i16,// ->53724
/*53701*/         OPC_CheckChild1Type, MVT::v8i16,
/*53703*/         OPC_RecordChild2, // #1 = $Vn
/*53704*/         OPC_CheckChild2Type, MVT::v8i16,
/*53706*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53708*/         OPC_EmitInteger, MVT::i32, 14, 
/*53711*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53714*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 646:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*53724*/       /*SwitchType*/ 23, MVT::v4i32,// ->53749
/*53726*/         OPC_CheckChild1Type, MVT::v4i32,
/*53728*/         OPC_RecordChild2, // #1 = $Vn
/*53729*/         OPC_CheckChild2Type, MVT::v4i32,
/*53731*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53733*/         OPC_EmitInteger, MVT::i32, 14, 
/*53736*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53739*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 646:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*53749*/       /*SwitchType*/ 23, MVT::v8i8,// ->53774
/*53751*/         OPC_CheckChild1Type, MVT::v8i8,
/*53753*/         OPC_RecordChild2, // #1 = $Vn
/*53754*/         OPC_CheckChild2Type, MVT::v8i8,
/*53756*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53758*/         OPC_EmitInteger, MVT::i32, 14, 
/*53761*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53764*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 646:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*53774*/       /*SwitchType*/ 23, MVT::v16i8,// ->53799
/*53776*/         OPC_CheckChild1Type, MVT::v16i8,
/*53778*/         OPC_RecordChild2, // #1 = $Vn
/*53779*/         OPC_CheckChild2Type, MVT::v16i8,
/*53781*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53783*/         OPC_EmitInteger, MVT::i32, 14, 
/*53786*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53789*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 646:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*53799*/       /*SwitchType*/ 23, MVT::v1i64,// ->53824
/*53801*/         OPC_CheckChild1Type, MVT::v1i64,
/*53803*/         OPC_RecordChild2, // #1 = $Vn
/*53804*/         OPC_CheckChild2Type, MVT::v1i64,
/*53806*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53808*/         OPC_EmitInteger, MVT::i32, 14, 
/*53811*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53814*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 646:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*53824*/       /*SwitchType*/ 23, MVT::v2i64,// ->53849
/*53826*/         OPC_CheckChild1Type, MVT::v2i64,
/*53828*/         OPC_RecordChild2, // #1 = $Vn
/*53829*/         OPC_CheckChild2Type, MVT::v2i64,
/*53831*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53833*/         OPC_EmitInteger, MVT::i32, 14, 
/*53836*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53839*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 646:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*53849*/       0, // EndSwitchType
/*53850*/     /*Scope*/ 78|128,1/*206*/, /*->54058*/
/*53852*/       OPC_CheckChild0Integer, 116|128,4/*628*/, 
/*53855*/       OPC_RecordChild1, // #0 = $Vm
/*53856*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->53882
/*53859*/         OPC_CheckChild1Type, MVT::v4i16,
/*53861*/         OPC_RecordChild2, // #1 = $Vn
/*53862*/         OPC_CheckChild2Type, MVT::v4i16,
/*53864*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53866*/         OPC_EmitInteger, MVT::i32, 14, 
/*53869*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53872*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 628:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*53882*/       /*SwitchType*/ 23, MVT::v2i32,// ->53907
/*53884*/         OPC_CheckChild1Type, MVT::v2i32,
/*53886*/         OPC_RecordChild2, // #1 = $Vn
/*53887*/         OPC_CheckChild2Type, MVT::v2i32,
/*53889*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53891*/         OPC_EmitInteger, MVT::i32, 14, 
/*53894*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53897*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 628:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*53907*/       /*SwitchType*/ 23, MVT::v8i16,// ->53932
/*53909*/         OPC_CheckChild1Type, MVT::v8i16,
/*53911*/         OPC_RecordChild2, // #1 = $Vn
/*53912*/         OPC_CheckChild2Type, MVT::v8i16,
/*53914*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53916*/         OPC_EmitInteger, MVT::i32, 14, 
/*53919*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53922*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 628:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*53932*/       /*SwitchType*/ 23, MVT::v4i32,// ->53957
/*53934*/         OPC_CheckChild1Type, MVT::v4i32,
/*53936*/         OPC_RecordChild2, // #1 = $Vn
/*53937*/         OPC_CheckChild2Type, MVT::v4i32,
/*53939*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53941*/         OPC_EmitInteger, MVT::i32, 14, 
/*53944*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53947*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 628:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*53957*/       /*SwitchType*/ 23, MVT::v8i8,// ->53982
/*53959*/         OPC_CheckChild1Type, MVT::v8i8,
/*53961*/         OPC_RecordChild2, // #1 = $Vn
/*53962*/         OPC_CheckChild2Type, MVT::v8i8,
/*53964*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53966*/         OPC_EmitInteger, MVT::i32, 14, 
/*53969*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53972*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 628:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*53982*/       /*SwitchType*/ 23, MVT::v16i8,// ->54007
/*53984*/         OPC_CheckChild1Type, MVT::v16i8,
/*53986*/         OPC_RecordChild2, // #1 = $Vn
/*53987*/         OPC_CheckChild2Type, MVT::v16i8,
/*53989*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53991*/         OPC_EmitInteger, MVT::i32, 14, 
/*53994*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53997*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 628:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*54007*/       /*SwitchType*/ 23, MVT::v1i64,// ->54032
/*54009*/         OPC_CheckChild1Type, MVT::v1i64,
/*54011*/         OPC_RecordChild2, // #1 = $Vn
/*54012*/         OPC_CheckChild2Type, MVT::v1i64,
/*54014*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54016*/         OPC_EmitInteger, MVT::i32, 14, 
/*54019*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54022*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 628:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*54032*/       /*SwitchType*/ 23, MVT::v2i64,// ->54057
/*54034*/         OPC_CheckChild1Type, MVT::v2i64,
/*54036*/         OPC_RecordChild2, // #1 = $Vn
/*54037*/         OPC_CheckChild2Type, MVT::v2i64,
/*54039*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54041*/         OPC_EmitInteger, MVT::i32, 14, 
/*54044*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54047*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 628:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*54057*/       0, // EndSwitchType
/*54058*/     /*Scope*/ 78|128,1/*206*/, /*->54266*/
/*54060*/       OPC_CheckChild0Integer, 118|128,4/*630*/, 
/*54063*/       OPC_RecordChild1, // #0 = $Vm
/*54064*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->54090
/*54067*/         OPC_CheckChild1Type, MVT::v4i16,
/*54069*/         OPC_RecordChild2, // #1 = $Vn
/*54070*/         OPC_CheckChild2Type, MVT::v4i16,
/*54072*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54074*/         OPC_EmitInteger, MVT::i32, 14, 
/*54077*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54080*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 630:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*54090*/       /*SwitchType*/ 23, MVT::v2i32,// ->54115
/*54092*/         OPC_CheckChild1Type, MVT::v2i32,
/*54094*/         OPC_RecordChild2, // #1 = $Vn
/*54095*/         OPC_CheckChild2Type, MVT::v2i32,
/*54097*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54099*/         OPC_EmitInteger, MVT::i32, 14, 
/*54102*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54105*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 630:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*54115*/       /*SwitchType*/ 23, MVT::v8i16,// ->54140
/*54117*/         OPC_CheckChild1Type, MVT::v8i16,
/*54119*/         OPC_RecordChild2, // #1 = $Vn
/*54120*/         OPC_CheckChild2Type, MVT::v8i16,
/*54122*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54124*/         OPC_EmitInteger, MVT::i32, 14, 
/*54127*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54130*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 630:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*54140*/       /*SwitchType*/ 23, MVT::v4i32,// ->54165
/*54142*/         OPC_CheckChild1Type, MVT::v4i32,
/*54144*/         OPC_RecordChild2, // #1 = $Vn
/*54145*/         OPC_CheckChild2Type, MVT::v4i32,
/*54147*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54149*/         OPC_EmitInteger, MVT::i32, 14, 
/*54152*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54155*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 630:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*54165*/       /*SwitchType*/ 23, MVT::v8i8,// ->54190
/*54167*/         OPC_CheckChild1Type, MVT::v8i8,
/*54169*/         OPC_RecordChild2, // #1 = $Vn
/*54170*/         OPC_CheckChild2Type, MVT::v8i8,
/*54172*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54174*/         OPC_EmitInteger, MVT::i32, 14, 
/*54177*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54180*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 630:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*54190*/       /*SwitchType*/ 23, MVT::v16i8,// ->54215
/*54192*/         OPC_CheckChild1Type, MVT::v16i8,
/*54194*/         OPC_RecordChild2, // #1 = $Vn
/*54195*/         OPC_CheckChild2Type, MVT::v16i8,
/*54197*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54199*/         OPC_EmitInteger, MVT::i32, 14, 
/*54202*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54205*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 630:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*54215*/       /*SwitchType*/ 23, MVT::v1i64,// ->54240
/*54217*/         OPC_CheckChild1Type, MVT::v1i64,
/*54219*/         OPC_RecordChild2, // #1 = $Vn
/*54220*/         OPC_CheckChild2Type, MVT::v1i64,
/*54222*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54224*/         OPC_EmitInteger, MVT::i32, 14, 
/*54227*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54230*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 630:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*54240*/       /*SwitchType*/ 23, MVT::v2i64,// ->54265
/*54242*/         OPC_CheckChild1Type, MVT::v2i64,
/*54244*/         OPC_RecordChild2, // #1 = $Vn
/*54245*/         OPC_CheckChild2Type, MVT::v2i64,
/*54247*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54249*/         OPC_EmitInteger, MVT::i32, 14, 
/*54252*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54255*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 630:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*54265*/       0, // EndSwitchType
/*54266*/     /*Scope*/ 78|128,1/*206*/, /*->54474*/
/*54268*/       OPC_CheckChild0Integer, 111|128,4/*623*/, 
/*54271*/       OPC_RecordChild1, // #0 = $Vm
/*54272*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->54298
/*54275*/         OPC_CheckChild1Type, MVT::v4i16,
/*54277*/         OPC_RecordChild2, // #1 = $Vn
/*54278*/         OPC_CheckChild2Type, MVT::v4i16,
/*54280*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54282*/         OPC_EmitInteger, MVT::i32, 14, 
/*54285*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54288*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 623:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*54298*/       /*SwitchType*/ 23, MVT::v2i32,// ->54323
/*54300*/         OPC_CheckChild1Type, MVT::v2i32,
/*54302*/         OPC_RecordChild2, // #1 = $Vn
/*54303*/         OPC_CheckChild2Type, MVT::v2i32,
/*54305*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54307*/         OPC_EmitInteger, MVT::i32, 14, 
/*54310*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54313*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 623:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*54323*/       /*SwitchType*/ 23, MVT::v8i16,// ->54348
/*54325*/         OPC_CheckChild1Type, MVT::v8i16,
/*54327*/         OPC_RecordChild2, // #1 = $Vn
/*54328*/         OPC_CheckChild2Type, MVT::v8i16,
/*54330*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54332*/         OPC_EmitInteger, MVT::i32, 14, 
/*54335*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54338*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 623:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*54348*/       /*SwitchType*/ 23, MVT::v4i32,// ->54373
/*54350*/         OPC_CheckChild1Type, MVT::v4i32,
/*54352*/         OPC_RecordChild2, // #1 = $Vn
/*54353*/         OPC_CheckChild2Type, MVT::v4i32,
/*54355*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54357*/         OPC_EmitInteger, MVT::i32, 14, 
/*54360*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54363*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 623:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*54373*/       /*SwitchType*/ 23, MVT::v8i8,// ->54398
/*54375*/         OPC_CheckChild1Type, MVT::v8i8,
/*54377*/         OPC_RecordChild2, // #1 = $Vn
/*54378*/         OPC_CheckChild2Type, MVT::v8i8,
/*54380*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54382*/         OPC_EmitInteger, MVT::i32, 14, 
/*54385*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54388*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 623:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*54398*/       /*SwitchType*/ 23, MVT::v16i8,// ->54423
/*54400*/         OPC_CheckChild1Type, MVT::v16i8,
/*54402*/         OPC_RecordChild2, // #1 = $Vn
/*54403*/         OPC_CheckChild2Type, MVT::v16i8,
/*54405*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54407*/         OPC_EmitInteger, MVT::i32, 14, 
/*54410*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54413*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 623:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*54423*/       /*SwitchType*/ 23, MVT::v1i64,// ->54448
/*54425*/         OPC_CheckChild1Type, MVT::v1i64,
/*54427*/         OPC_RecordChild2, // #1 = $Vn
/*54428*/         OPC_CheckChild2Type, MVT::v1i64,
/*54430*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54432*/         OPC_EmitInteger, MVT::i32, 14, 
/*54435*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54438*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 623:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*54448*/       /*SwitchType*/ 23, MVT::v2i64,// ->54473
/*54450*/         OPC_CheckChild1Type, MVT::v2i64,
/*54452*/         OPC_RecordChild2, // #1 = $Vn
/*54453*/         OPC_CheckChild2Type, MVT::v2i64,
/*54455*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54457*/         OPC_EmitInteger, MVT::i32, 14, 
/*54460*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54463*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 623:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*54473*/       0, // EndSwitchType
/*54474*/     /*Scope*/ 78|128,1/*206*/, /*->54682*/
/*54476*/       OPC_CheckChild0Integer, 112|128,4/*624*/, 
/*54479*/       OPC_RecordChild1, // #0 = $Vm
/*54480*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->54506
/*54483*/         OPC_CheckChild1Type, MVT::v4i16,
/*54485*/         OPC_RecordChild2, // #1 = $Vn
/*54486*/         OPC_CheckChild2Type, MVT::v4i16,
/*54488*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54490*/         OPC_EmitInteger, MVT::i32, 14, 
/*54493*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54496*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 624:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*54506*/       /*SwitchType*/ 23, MVT::v2i32,// ->54531
/*54508*/         OPC_CheckChild1Type, MVT::v2i32,
/*54510*/         OPC_RecordChild2, // #1 = $Vn
/*54511*/         OPC_CheckChild2Type, MVT::v2i32,
/*54513*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54515*/         OPC_EmitInteger, MVT::i32, 14, 
/*54518*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54521*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 624:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*54531*/       /*SwitchType*/ 23, MVT::v8i16,// ->54556
/*54533*/         OPC_CheckChild1Type, MVT::v8i16,
/*54535*/         OPC_RecordChild2, // #1 = $Vn
/*54536*/         OPC_CheckChild2Type, MVT::v8i16,
/*54538*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54540*/         OPC_EmitInteger, MVT::i32, 14, 
/*54543*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54546*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 624:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*54556*/       /*SwitchType*/ 23, MVT::v4i32,// ->54581
/*54558*/         OPC_CheckChild1Type, MVT::v4i32,
/*54560*/         OPC_RecordChild2, // #1 = $Vn
/*54561*/         OPC_CheckChild2Type, MVT::v4i32,
/*54563*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54565*/         OPC_EmitInteger, MVT::i32, 14, 
/*54568*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54571*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 624:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*54581*/       /*SwitchType*/ 23, MVT::v8i8,// ->54606
/*54583*/         OPC_CheckChild1Type, MVT::v8i8,
/*54585*/         OPC_RecordChild2, // #1 = $Vn
/*54586*/         OPC_CheckChild2Type, MVT::v8i8,
/*54588*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54590*/         OPC_EmitInteger, MVT::i32, 14, 
/*54593*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54596*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 624:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*54606*/       /*SwitchType*/ 23, MVT::v16i8,// ->54631
/*54608*/         OPC_CheckChild1Type, MVT::v16i8,
/*54610*/         OPC_RecordChild2, // #1 = $Vn
/*54611*/         OPC_CheckChild2Type, MVT::v16i8,
/*54613*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54615*/         OPC_EmitInteger, MVT::i32, 14, 
/*54618*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54621*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 624:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*54631*/       /*SwitchType*/ 23, MVT::v1i64,// ->54656
/*54633*/         OPC_CheckChild1Type, MVT::v1i64,
/*54635*/         OPC_RecordChild2, // #1 = $Vn
/*54636*/         OPC_CheckChild2Type, MVT::v1i64,
/*54638*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54640*/         OPC_EmitInteger, MVT::i32, 14, 
/*54643*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54646*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 624:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*54656*/       /*SwitchType*/ 23, MVT::v2i64,// ->54681
/*54658*/         OPC_CheckChild1Type, MVT::v2i64,
/*54660*/         OPC_RecordChild2, // #1 = $Vn
/*54661*/         OPC_CheckChild2Type, MVT::v2i64,
/*54663*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54665*/         OPC_EmitInteger, MVT::i32, 14, 
/*54668*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54671*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 624:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*54681*/       0, // EndSwitchType
/*54682*/     /*Scope*/ 4|128,1/*132*/, /*->54816*/
/*54684*/       OPC_CheckChild0Integer, 49|128,4/*561*/, 
/*54687*/       OPC_RecordChild1, // #0 = $Vm
/*54688*/       OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->54710
/*54691*/         OPC_CheckChild1Type, MVT::v8i8,
/*54693*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54695*/         OPC_EmitInteger, MVT::i32, 14, 
/*54698*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54701*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 561:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VABSv8i8:v8i8 DPR:v8i8:$Vm)
/*54710*/       /*SwitchType*/ 19, MVT::v4i16,// ->54731
/*54712*/         OPC_CheckChild1Type, MVT::v4i16,
/*54714*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54716*/         OPC_EmitInteger, MVT::i32, 14, 
/*54719*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54722*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 561:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VABSv4i16:v4i16 DPR:v4i16:$Vm)
/*54731*/       /*SwitchType*/ 19, MVT::v2i32,// ->54752
/*54733*/         OPC_CheckChild1Type, MVT::v2i32,
/*54735*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54737*/         OPC_EmitInteger, MVT::i32, 14, 
/*54740*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54743*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 561:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VABSv2i32:v2i32 DPR:v2i32:$Vm)
/*54752*/       /*SwitchType*/ 19, MVT::v16i8,// ->54773
/*54754*/         OPC_CheckChild1Type, MVT::v16i8,
/*54756*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54758*/         OPC_EmitInteger, MVT::i32, 14, 
/*54761*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54764*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv16i8), 0,
                      MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 561:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VABSv16i8:v16i8 QPR:v16i8:$Vm)
/*54773*/       /*SwitchType*/ 19, MVT::v8i16,// ->54794
/*54775*/         OPC_CheckChild1Type, MVT::v8i16,
/*54777*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54779*/         OPC_EmitInteger, MVT::i32, 14, 
/*54782*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54785*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 561:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VABSv8i16:v8i16 QPR:v8i16:$Vm)
/*54794*/       /*SwitchType*/ 19, MVT::v4i32,// ->54815
/*54796*/         OPC_CheckChild1Type, MVT::v4i32,
/*54798*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54800*/         OPC_EmitInteger, MVT::i32, 14, 
/*54803*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54806*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 561:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VABSv4i32:v4i32 QPR:v4i32:$Vm)
/*54815*/       0, // EndSwitchType
/*54816*/     /*Scope*/ 4|128,1/*132*/, /*->54950*/
/*54818*/       OPC_CheckChild0Integer, 98|128,4/*610*/, 
/*54821*/       OPC_RecordChild1, // #0 = $Vm
/*54822*/       OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->54844
/*54825*/         OPC_CheckChild1Type, MVT::v8i8,
/*54827*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54829*/         OPC_EmitInteger, MVT::i32, 14, 
/*54832*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54835*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQABSv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 610:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQABSv8i8:v8i8 DPR:v8i8:$Vm)
/*54844*/       /*SwitchType*/ 19, MVT::v4i16,// ->54865
/*54846*/         OPC_CheckChild1Type, MVT::v4i16,
/*54848*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54850*/         OPC_EmitInteger, MVT::i32, 14, 
/*54853*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54856*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQABSv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 610:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQABSv4i16:v4i16 DPR:v4i16:$Vm)
/*54865*/       /*SwitchType*/ 19, MVT::v2i32,// ->54886
/*54867*/         OPC_CheckChild1Type, MVT::v2i32,
/*54869*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54871*/         OPC_EmitInteger, MVT::i32, 14, 
/*54874*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54877*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQABSv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 610:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQABSv2i32:v2i32 DPR:v2i32:$Vm)
/*54886*/       /*SwitchType*/ 19, MVT::v16i8,// ->54907
/*54888*/         OPC_CheckChild1Type, MVT::v16i8,
/*54890*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54892*/         OPC_EmitInteger, MVT::i32, 14, 
/*54895*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54898*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQABSv16i8), 0,
                      MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 610:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQABSv16i8:v16i8 QPR:v16i8:$Vm)
/*54907*/       /*SwitchType*/ 19, MVT::v8i16,// ->54928
/*54909*/         OPC_CheckChild1Type, MVT::v8i16,
/*54911*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54913*/         OPC_EmitInteger, MVT::i32, 14, 
/*54916*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54919*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQABSv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 610:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQABSv8i16:v8i16 QPR:v8i16:$Vm)
/*54928*/       /*SwitchType*/ 19, MVT::v4i32,// ->54949
/*54930*/         OPC_CheckChild1Type, MVT::v4i32,
/*54932*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54934*/         OPC_EmitInteger, MVT::i32, 14, 
/*54937*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54940*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQABSv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 610:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQABSv4i32:v4i32 QPR:v4i32:$Vm)
/*54949*/       0, // EndSwitchType
/*54950*/     /*Scope*/ 4|128,1/*132*/, /*->55084*/
/*54952*/       OPC_CheckChild0Integer, 106|128,4/*618*/, 
/*54955*/       OPC_RecordChild1, // #0 = $Vm
/*54956*/       OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->54978
/*54959*/         OPC_CheckChild1Type, MVT::v8i8,
/*54961*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54963*/         OPC_EmitInteger, MVT::i32, 14, 
/*54966*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54969*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQNEGv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 618:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQNEGv8i8:v8i8 DPR:v8i8:$Vm)
/*54978*/       /*SwitchType*/ 19, MVT::v4i16,// ->54999
/*54980*/         OPC_CheckChild1Type, MVT::v4i16,
/*54982*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54984*/         OPC_EmitInteger, MVT::i32, 14, 
/*54987*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54990*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQNEGv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 618:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQNEGv4i16:v4i16 DPR:v4i16:$Vm)
/*54999*/       /*SwitchType*/ 19, MVT::v2i32,// ->55020
/*55001*/         OPC_CheckChild1Type, MVT::v2i32,
/*55003*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55005*/         OPC_EmitInteger, MVT::i32, 14, 
/*55008*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55011*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQNEGv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 618:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQNEGv2i32:v2i32 DPR:v2i32:$Vm)
/*55020*/       /*SwitchType*/ 19, MVT::v16i8,// ->55041
/*55022*/         OPC_CheckChild1Type, MVT::v16i8,
/*55024*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55026*/         OPC_EmitInteger, MVT::i32, 14, 
/*55029*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55032*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQNEGv16i8), 0,
                      MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 618:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQNEGv16i8:v16i8 QPR:v16i8:$Vm)
/*55041*/       /*SwitchType*/ 19, MVT::v8i16,// ->55062
/*55043*/         OPC_CheckChild1Type, MVT::v8i16,
/*55045*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55047*/         OPC_EmitInteger, MVT::i32, 14, 
/*55050*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55053*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQNEGv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 618:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQNEGv8i16:v8i16 QPR:v8i16:$Vm)
/*55062*/       /*SwitchType*/ 19, MVT::v4i32,// ->55083
/*55064*/         OPC_CheckChild1Type, MVT::v4i32,
/*55066*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55068*/         OPC_EmitInteger, MVT::i32, 14, 
/*55071*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55074*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQNEGv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 618:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQNEGv4i32:v4i32 QPR:v4i32:$Vm)
/*55083*/       0, // EndSwitchType
/*55084*/     /*Scope*/ 4|128,1/*132*/, /*->55218*/
/*55086*/       OPC_CheckChild0Integer, 53|128,4/*565*/, 
/*55089*/       OPC_RecordChild1, // #0 = $Vm
/*55090*/       OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->55112
/*55093*/         OPC_CheckChild1Type, MVT::v8i8,
/*55095*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55097*/         OPC_EmitInteger, MVT::i32, 14, 
/*55100*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55103*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLSv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 565:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VCLSv8i8:v8i8 DPR:v8i8:$Vm)
/*55112*/       /*SwitchType*/ 19, MVT::v4i16,// ->55133
/*55114*/         OPC_CheckChild1Type, MVT::v4i16,
/*55116*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55118*/         OPC_EmitInteger, MVT::i32, 14, 
/*55121*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55124*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLSv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 565:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VCLSv4i16:v4i16 DPR:v4i16:$Vm)
/*55133*/       /*SwitchType*/ 19, MVT::v2i32,// ->55154
/*55135*/         OPC_CheckChild1Type, MVT::v2i32,
/*55137*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55139*/         OPC_EmitInteger, MVT::i32, 14, 
/*55142*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55145*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLSv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 565:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VCLSv2i32:v2i32 DPR:v2i32:$Vm)
/*55154*/       /*SwitchType*/ 19, MVT::v16i8,// ->55175
/*55156*/         OPC_CheckChild1Type, MVT::v16i8,
/*55158*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55160*/         OPC_EmitInteger, MVT::i32, 14, 
/*55163*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55166*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLSv16i8), 0,
                      MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 565:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VCLSv16i8:v16i8 QPR:v16i8:$Vm)
/*55175*/       /*SwitchType*/ 19, MVT::v8i16,// ->55196
/*55177*/         OPC_CheckChild1Type, MVT::v8i16,
/*55179*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55181*/         OPC_EmitInteger, MVT::i32, 14, 
/*55184*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55187*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLSv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 565:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VCLSv8i16:v8i16 QPR:v8i16:$Vm)
/*55196*/       /*SwitchType*/ 19, MVT::v4i32,// ->55217
/*55198*/         OPC_CheckChild1Type, MVT::v4i32,
/*55200*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55202*/         OPC_EmitInteger, MVT::i32, 14, 
/*55205*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55208*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLSv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 565:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VCLSv4i32:v4i32 QPR:v4i32:$Vm)
/*55217*/       0, // EndSwitchType
/*55218*/     /*Scope*/ 69, /*->55288*/
/*55219*/       OPC_CheckChild0Integer, 103|128,4/*615*/, 
/*55222*/       OPC_RecordChild1, // #0 = $Vm
/*55223*/       OPC_SwitchType /*3 cases */, 19, MVT::v8i8,// ->55245
/*55226*/         OPC_CheckChild1Type, MVT::v8i16,
/*55228*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55230*/         OPC_EmitInteger, MVT::i32, 14, 
/*55233*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55236*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNsv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 615:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsv8i8:v8i8 QPR:v8i16:$Vm)
/*55245*/       /*SwitchType*/ 19, MVT::v4i16,// ->55266
/*55247*/         OPC_CheckChild1Type, MVT::v4i32,
/*55249*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55251*/         OPC_EmitInteger, MVT::i32, 14, 
/*55254*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55257*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNsv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 615:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsv4i16:v4i16 QPR:v4i32:$Vm)
/*55266*/       /*SwitchType*/ 19, MVT::v2i32,// ->55287
/*55268*/         OPC_CheckChild1Type, MVT::v2i64,
/*55270*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55272*/         OPC_EmitInteger, MVT::i32, 14, 
/*55275*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55278*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNsv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 615:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsv2i32:v2i32 QPR:v2i64:$Vm)
/*55287*/       0, // EndSwitchType
/*55288*/     /*Scope*/ 69, /*->55358*/
/*55289*/       OPC_CheckChild0Integer, 105|128,4/*617*/, 
/*55292*/       OPC_RecordChild1, // #0 = $Vm
/*55293*/       OPC_SwitchType /*3 cases */, 19, MVT::v8i8,// ->55315
/*55296*/         OPC_CheckChild1Type, MVT::v8i16,
/*55298*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55300*/         OPC_EmitInteger, MVT::i32, 14, 
/*55303*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55306*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNuv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 617:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQMOVNuv8i8:v8i8 QPR:v8i16:$Vm)
/*55315*/       /*SwitchType*/ 19, MVT::v4i16,// ->55336
/*55317*/         OPC_CheckChild1Type, MVT::v4i32,
/*55319*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55321*/         OPC_EmitInteger, MVT::i32, 14, 
/*55324*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55327*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNuv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 617:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQMOVNuv4i16:v4i16 QPR:v4i32:$Vm)
/*55336*/       /*SwitchType*/ 19, MVT::v2i32,// ->55357
/*55338*/         OPC_CheckChild1Type, MVT::v2i64,
/*55340*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55342*/         OPC_EmitInteger, MVT::i32, 14, 
/*55345*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55348*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNuv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 617:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQMOVNuv2i32:v2i32 QPR:v2i64:$Vm)
/*55357*/       0, // EndSwitchType
/*55358*/     /*Scope*/ 69, /*->55428*/
/*55359*/       OPC_CheckChild0Integer, 104|128,4/*616*/, 
/*55362*/       OPC_RecordChild1, // #0 = $Vm
/*55363*/       OPC_SwitchType /*3 cases */, 19, MVT::v8i8,// ->55385
/*55366*/         OPC_CheckChild1Type, MVT::v8i16,
/*55368*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55370*/         OPC_EmitInteger, MVT::i32, 14, 
/*55373*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55376*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNsuv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 616:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsuv8i8:v8i8 QPR:v8i16:$Vm)
/*55385*/       /*SwitchType*/ 19, MVT::v4i16,// ->55406
/*55387*/         OPC_CheckChild1Type, MVT::v4i32,
/*55389*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55391*/         OPC_EmitInteger, MVT::i32, 14, 
/*55394*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55397*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNsuv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 616:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsuv4i16:v4i16 QPR:v4i32:$Vm)
/*55406*/       /*SwitchType*/ 19, MVT::v2i32,// ->55427
/*55408*/         OPC_CheckChild1Type, MVT::v2i64,
/*55410*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55412*/         OPC_EmitInteger, MVT::i32, 14, 
/*55415*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55418*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNsuv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 616:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsuv2i32:v2i32 QPR:v2i64:$Vm)
/*55427*/       0, // EndSwitchType
/*55428*/     /*Scope*/ 58, /*->55487*/
/*55429*/       OPC_CheckChild0Integer, 54|128,4/*566*/, 
/*55432*/       OPC_RecordChild1, // #0 = $Vm
/*55433*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->55447
/*55436*/         OPC_CheckChild1Type, MVT::v2f32,
/*55438*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55440*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANSDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 566:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANSDf:v2i32 DPR:v2f32:$Vm)
/*55447*/       /*SwitchType*/ 11, MVT::v4i32,// ->55460
/*55449*/         OPC_CheckChild1Type, MVT::v4f32,
/*55451*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55453*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANSQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 566:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANSQf:v4i32 QPR:v4f32:$Vm)
/*55460*/       /*SwitchType*/ 11, MVT::v4i16,// ->55473
/*55462*/         OPC_CheckChild1Type, MVT::v4f16,
/*55464*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55466*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANSDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 566:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTANSDh:v4i16 DPR:v4f16:$Vm)
/*55473*/       /*SwitchType*/ 11, MVT::v8i16,// ->55486
/*55475*/         OPC_CheckChild1Type, MVT::v8f16,
/*55477*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55479*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANSQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 566:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTANSQh:v8i16 QPR:v8f16:$Vm)
/*55486*/       0, // EndSwitchType
/*55487*/     /*Scope*/ 58, /*->55546*/
/*55488*/       OPC_CheckChild0Integer, 55|128,4/*567*/, 
/*55491*/       OPC_RecordChild1, // #0 = $Vm
/*55492*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->55506
/*55495*/         OPC_CheckChild1Type, MVT::v2f32,
/*55497*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55499*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANUDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 567:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANUDf:v2i32 DPR:v2f32:$Vm)
/*55506*/       /*SwitchType*/ 11, MVT::v4i32,// ->55519
/*55508*/         OPC_CheckChild1Type, MVT::v4f32,
/*55510*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55512*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANUQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 567:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANUQf:v4i32 QPR:v4f32:$Vm)
/*55519*/       /*SwitchType*/ 11, MVT::v4i16,// ->55532
/*55521*/         OPC_CheckChild1Type, MVT::v4f16,
/*55523*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55525*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANUDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 567:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTANUDh:v4i16 DPR:v4f16:$Vm)
/*55532*/       /*SwitchType*/ 11, MVT::v8i16,// ->55545
/*55534*/         OPC_CheckChild1Type, MVT::v8f16,
/*55536*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55538*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANUQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 567:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTANUQh:v8i16 QPR:v8f16:$Vm)
/*55545*/       0, // EndSwitchType
/*55546*/     /*Scope*/ 58, /*->55605*/
/*55547*/       OPC_CheckChild0Integer, 64|128,4/*576*/, 
/*55550*/       OPC_RecordChild1, // #0 = $Vm
/*55551*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->55565
/*55554*/         OPC_CheckChild1Type, MVT::v2f32,
/*55556*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55558*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNSDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 576:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNSDf:v2i32 DPR:v2f32:$Vm)
/*55565*/       /*SwitchType*/ 11, MVT::v4i32,// ->55578
/*55567*/         OPC_CheckChild1Type, MVT::v4f32,
/*55569*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55571*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNSQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 576:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNSQf:v4i32 QPR:v4f32:$Vm)
/*55578*/       /*SwitchType*/ 11, MVT::v4i16,// ->55591
/*55580*/         OPC_CheckChild1Type, MVT::v4f16,
/*55582*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55584*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNSDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 576:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTNNSDh:v4i16 DPR:v4f16:$Vm)
/*55591*/       /*SwitchType*/ 11, MVT::v8i16,// ->55604
/*55593*/         OPC_CheckChild1Type, MVT::v8f16,
/*55595*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55597*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNSQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 576:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTNNSQh:v8i16 QPR:v8f16:$Vm)
/*55604*/       0, // EndSwitchType
/*55605*/     /*Scope*/ 58, /*->55664*/
/*55606*/       OPC_CheckChild0Integer, 65|128,4/*577*/, 
/*55609*/       OPC_RecordChild1, // #0 = $Vm
/*55610*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->55624
/*55613*/         OPC_CheckChild1Type, MVT::v2f32,
/*55615*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55617*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNUDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 577:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNUDf:v2i32 DPR:v2f32:$Vm)
/*55624*/       /*SwitchType*/ 11, MVT::v4i32,// ->55637
/*55626*/         OPC_CheckChild1Type, MVT::v4f32,
/*55628*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55630*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNUQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 577:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNUQf:v4i32 QPR:v4f32:$Vm)
/*55637*/       /*SwitchType*/ 11, MVT::v4i16,// ->55650
/*55639*/         OPC_CheckChild1Type, MVT::v4f16,
/*55641*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55643*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNUDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 577:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTNNUDh:v4i16 DPR:v4f16:$Vm)
/*55650*/       /*SwitchType*/ 11, MVT::v8i16,// ->55663
/*55652*/         OPC_CheckChild1Type, MVT::v8f16,
/*55654*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55656*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNUQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 577:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTNNUQh:v8i16 QPR:v8f16:$Vm)
/*55663*/       0, // EndSwitchType
/*55664*/     /*Scope*/ 58, /*->55723*/
/*55665*/       OPC_CheckChild0Integer, 66|128,4/*578*/, 
/*55668*/       OPC_RecordChild1, // #0 = $Vm
/*55669*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->55683
/*55672*/         OPC_CheckChild1Type, MVT::v2f32,
/*55674*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55676*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNSDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 578:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNSDf:v2i32 DPR:v2f32:$Vm)
/*55683*/       /*SwitchType*/ 11, MVT::v4i32,// ->55696
/*55685*/         OPC_CheckChild1Type, MVT::v4f32,
/*55687*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55689*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNSQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 578:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNSQf:v4i32 QPR:v4f32:$Vm)
/*55696*/       /*SwitchType*/ 11, MVT::v4i16,// ->55709
/*55698*/         OPC_CheckChild1Type, MVT::v4f16,
/*55700*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55702*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNSDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 578:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTPNSDh:v4i16 DPR:v4f16:$Vm)
/*55709*/       /*SwitchType*/ 11, MVT::v8i16,// ->55722
/*55711*/         OPC_CheckChild1Type, MVT::v8f16,
/*55713*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55715*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNSQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 578:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTPNSQh:v8i16 QPR:v8f16:$Vm)
/*55722*/       0, // EndSwitchType
/*55723*/     /*Scope*/ 58, /*->55782*/
/*55724*/       OPC_CheckChild0Integer, 67|128,4/*579*/, 
/*55727*/       OPC_RecordChild1, // #0 = $Vm
/*55728*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->55742
/*55731*/         OPC_CheckChild1Type, MVT::v2f32,
/*55733*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55735*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNUDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 579:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNUDf:v2i32 DPR:v2f32:$Vm)
/*55742*/       /*SwitchType*/ 11, MVT::v4i32,// ->55755
/*55744*/         OPC_CheckChild1Type, MVT::v4f32,
/*55746*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55748*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNUQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 579:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNUQf:v4i32 QPR:v4f32:$Vm)
/*55755*/       /*SwitchType*/ 11, MVT::v4i16,// ->55768
/*55757*/         OPC_CheckChild1Type, MVT::v4f16,
/*55759*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55761*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNUDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 579:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTPNUDh:v4i16 DPR:v4f16:$Vm)
/*55768*/       /*SwitchType*/ 11, MVT::v8i16,// ->55781
/*55770*/         OPC_CheckChild1Type, MVT::v8f16,
/*55772*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55774*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNUQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 579:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTPNUQh:v8i16 QPR:v8f16:$Vm)
/*55781*/       0, // EndSwitchType
/*55782*/     /*Scope*/ 58, /*->55841*/
/*55783*/       OPC_CheckChild0Integer, 62|128,4/*574*/, 
/*55786*/       OPC_RecordChild1, // #0 = $Vm
/*55787*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->55801
/*55790*/         OPC_CheckChild1Type, MVT::v2f32,
/*55792*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55794*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNSDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 574:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNSDf:v2i32 DPR:v2f32:$Vm)
/*55801*/       /*SwitchType*/ 11, MVT::v4i32,// ->55814
/*55803*/         OPC_CheckChild1Type, MVT::v4f32,
/*55805*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55807*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNSQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 574:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNSQf:v4i32 QPR:v4f32:$Vm)
/*55814*/       /*SwitchType*/ 11, MVT::v4i16,// ->55827
/*55816*/         OPC_CheckChild1Type, MVT::v4f16,
/*55818*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55820*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNSDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 574:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTMNSDh:v4i16 DPR:v4f16:$Vm)
/*55827*/       /*SwitchType*/ 11, MVT::v8i16,// ->55840
/*55829*/         OPC_CheckChild1Type, MVT::v8f16,
/*55831*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55833*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNSQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 574:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTMNSQh:v8i16 QPR:v8f16:$Vm)
/*55840*/       0, // EndSwitchType
/*55841*/     /*Scope*/ 58, /*->55900*/
/*55842*/       OPC_CheckChild0Integer, 63|128,4/*575*/, 
/*55845*/       OPC_RecordChild1, // #0 = $Vm
/*55846*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->55860
/*55849*/         OPC_CheckChild1Type, MVT::v2f32,
/*55851*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55853*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNUDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 575:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNUDf:v2i32 DPR:v2f32:$Vm)
/*55860*/       /*SwitchType*/ 11, MVT::v4i32,// ->55873
/*55862*/         OPC_CheckChild1Type, MVT::v4f32,
/*55864*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55866*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNUQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 575:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNUQf:v4i32 QPR:v4f32:$Vm)
/*55873*/       /*SwitchType*/ 11, MVT::v4i16,// ->55886
/*55875*/         OPC_CheckChild1Type, MVT::v4f16,
/*55877*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55879*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNUDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 575:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTMNUDh:v4i16 DPR:v4f16:$Vm)
/*55886*/       /*SwitchType*/ 11, MVT::v8i16,// ->55899
/*55888*/         OPC_CheckChild1Type, MVT::v8f16,
/*55890*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55892*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNUQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 575:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTMNUQh:v8i16 QPR:v8f16:$Vm)
/*55899*/       0, // EndSwitchType
/*55900*/     /*Scope*/ 21, /*->55922*/
/*55901*/       OPC_CheckChild0Integer, 58|128,4/*570*/, 
/*55904*/       OPC_RecordChild1, // #0 = $Vm
/*55905*/       OPC_CheckPatternPredicate, 52, // (Subtarget->hasFP16()) && (Subtarget->hasNEON())
/*55907*/       OPC_EmitInteger, MVT::i32, 14, 
/*55910*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55913*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2h), 0,
                    MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 570:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VCVTf2h:v4i16 QPR:v4f32:$Vm)
/*55922*/     /*Scope*/ 23, /*->55946*/
/*55923*/       OPC_CheckChild0Integer, 20|128,5/*660*/, 
/*55926*/       OPC_RecordChild1, // #0 = $Vn
/*55927*/       OPC_RecordChild2, // #1 = $Vm
/*55928*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55930*/       OPC_EmitInteger, MVT::i32, 14, 
/*55933*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55936*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTBL1), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 660:iPTR, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VTBL1:v8i8 VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*55946*/     /*Scope*/ 25, /*->55972*/
/*55947*/       OPC_CheckChild0Integer, 24|128,5/*664*/, 
/*55950*/       OPC_RecordChild1, // #0 = $orig
/*55951*/       OPC_RecordChild2, // #1 = $Vn
/*55952*/       OPC_RecordChild3, // #2 = $Vm
/*55953*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55955*/       OPC_EmitInteger, MVT::i32, 14, 
/*55958*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55961*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTBX1), 0,
                    MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v8i8 664:iPTR, DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VTBX1:v8i8 DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*55972*/     /*Scope*/ 15, /*->55988*/
/*55973*/       OPC_CheckChild0Integer, 33|128,4/*545*/, 
/*55976*/       OPC_RecordChild1, // #0 = $src
/*55977*/       OPC_RecordChild2, // #1 = $Vm
/*55978*/       OPC_CheckPatternPredicate, 49, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*55980*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::AESD), 0,
                    MVT::v16i8, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v16i8 545:iPTR, QPR:v16i8:$src, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESD:v16i8 QPR:v16i8:$src, QPR:v16i8:$Vm)
/*55988*/     /*Scope*/ 15, /*->56004*/
/*55989*/       OPC_CheckChild0Integer, 34|128,4/*546*/, 
/*55992*/       OPC_RecordChild1, // #0 = $src
/*55993*/       OPC_RecordChild2, // #1 = $Vm
/*55994*/       OPC_CheckPatternPredicate, 49, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*55996*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::AESE), 0,
                    MVT::v16i8, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v16i8 546:iPTR, QPR:v16i8:$src, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESE:v16i8 QPR:v16i8:$src, QPR:v16i8:$Vm)
/*56004*/     /*Scope*/ 13, /*->56018*/
/*56005*/       OPC_CheckChild0Integer, 35|128,4/*547*/, 
/*56008*/       OPC_RecordChild1, // #0 = $Vm
/*56009*/       OPC_CheckPatternPredicate, 49, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*56011*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::AESIMC), 0,
                    MVT::v16i8, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v16i8 547:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESIMC:v16i8 QPR:v16i8:$Vm)
/*56018*/     /*Scope*/ 13, /*->56032*/
/*56019*/       OPC_CheckChild0Integer, 36|128,4/*548*/, 
/*56022*/       OPC_RecordChild1, // #0 = $Vm
/*56023*/       OPC_CheckPatternPredicate, 49, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*56025*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::AESMC), 0,
                    MVT::v16i8, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v16i8 548:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESMC:v16i8 QPR:v16i8:$Vm)
/*56032*/     /*Scope*/ 15, /*->56048*/
/*56033*/       OPC_CheckChild0Integer, 42|128,4/*554*/, 
/*56036*/       OPC_RecordChild1, // #0 = $src
/*56037*/       OPC_RecordChild2, // #1 = $Vm
/*56038*/       OPC_CheckPatternPredicate, 49, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*56040*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA1SU1), 0,
                    MVT::v4i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v4i32 554:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA1SU1:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vm)
/*56048*/     /*Scope*/ 15, /*->56064*/
/*56049*/       OPC_CheckChild0Integer, 45|128,4/*557*/, 
/*56052*/       OPC_RecordChild1, // #0 = $src
/*56053*/       OPC_RecordChild2, // #1 = $Vm
/*56054*/       OPC_CheckPatternPredicate, 49, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*56056*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA256SU0), 0,
                    MVT::v4i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v4i32 557:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256SU0:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vm)
/*56064*/     /*Scope*/ 17, /*->56082*/
/*56065*/       OPC_CheckChild0Integer, 41|128,4/*553*/, 
/*56068*/       OPC_RecordChild1, // #0 = $src
/*56069*/       OPC_RecordChild2, // #1 = $Vn
/*56070*/       OPC_RecordChild3, // #2 = $Vm
/*56071*/       OPC_CheckPatternPredicate, 49, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*56073*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA1SU0), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 553:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA1SU0:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*56082*/     /*Scope*/ 17, /*->56100*/
/*56083*/       OPC_CheckChild0Integer, 43|128,4/*555*/, 
/*56086*/       OPC_RecordChild1, // #0 = $src
/*56087*/       OPC_RecordChild2, // #1 = $Vn
/*56088*/       OPC_RecordChild3, // #2 = $Vm
/*56089*/       OPC_CheckPatternPredicate, 49, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*56091*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA256H), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 555:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256H:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*56100*/     /*Scope*/ 17, /*->56118*/
/*56101*/       OPC_CheckChild0Integer, 44|128,4/*556*/, 
/*56104*/       OPC_RecordChild1, // #0 = $src
/*56105*/       OPC_RecordChild2, // #1 = $Vn
/*56106*/       OPC_RecordChild3, // #2 = $Vm
/*56107*/       OPC_CheckPatternPredicate, 49, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*56109*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA256H2), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 556:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256H2:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*56118*/     /*Scope*/ 17, /*->56136*/
/*56119*/       OPC_CheckChild0Integer, 46|128,4/*558*/, 
/*56122*/       OPC_RecordChild1, // #0 = $src
/*56123*/       OPC_RecordChild2, // #1 = $Vn
/*56124*/       OPC_RecordChild3, // #2 = $Vm
/*56125*/       OPC_CheckPatternPredicate, 49, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*56127*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA256SU1), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 558:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256SU1:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*56136*/     /*Scope*/ 41, /*->56178*/
/*56137*/       OPC_CheckChild0Integer, 37|128,4/*549*/, 
/*56140*/       OPC_RecordChild1, // #0 = $hash_abcd
/*56141*/       OPC_RecordChild2, // #1 = $hash_e
/*56142*/       OPC_RecordChild3, // #2 = $wk
/*56143*/       OPC_EmitInteger, MVT::i64, 0, 
/*56146*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*56149*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*56157*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56160*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    MVT::v16i8, 3/*#Ops*/, 3, 5, 6,  // Results = #7
/*56169*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA1C), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 7, 2, 
                // Src: (intrinsic_wo_chain:v4i32 549:iPTR, v4i32:v4i32:$hash_abcd, i32:i32:$hash_e, v4i32:v4i32:$wk) - Complexity = 8
                // Dst: (SHA1C:v4i32 v4i32:v4i32:$hash_abcd, (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$hash_e, SPR:i32), ssub_0:i32), v4i32:v4i32:$wk)
/*56178*/     /*Scope*/ 41, /*->56220*/
/*56179*/       OPC_CheckChild0Integer, 39|128,4/*551*/, 
/*56182*/       OPC_RecordChild1, // #0 = $hash_abcd
/*56183*/       OPC_RecordChild2, // #1 = $hash_e
/*56184*/       OPC_RecordChild3, // #2 = $wk
/*56185*/       OPC_EmitInteger, MVT::i64, 0, 
/*56188*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*56191*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*56199*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56202*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    MVT::v16i8, 3/*#Ops*/, 3, 5, 6,  // Results = #7
/*56211*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA1M), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 7, 2, 
                // Src: (intrinsic_wo_chain:v4i32 551:iPTR, v4i32:v4i32:$hash_abcd, i32:i32:$hash_e, v4i32:v4i32:$wk) - Complexity = 8
                // Dst: (SHA1M:v4i32 v4i32:v4i32:$hash_abcd, (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$hash_e, SPR:i32), ssub_0:i32), v4i32:v4i32:$wk)
/*56220*/     /*Scope*/ 41, /*->56262*/
/*56221*/       OPC_CheckChild0Integer, 40|128,4/*552*/, 
/*56224*/       OPC_RecordChild1, // #0 = $hash_abcd
/*56225*/       OPC_RecordChild2, // #1 = $hash_e
/*56226*/       OPC_RecordChild3, // #2 = $wk
/*56227*/       OPC_EmitInteger, MVT::i64, 0, 
/*56230*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*56233*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*56241*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56244*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    MVT::v16i8, 3/*#Ops*/, 3, 5, 6,  // Results = #7
/*56253*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA1P), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 7, 2, 
                // Src: (intrinsic_wo_chain:v4i32 552:iPTR, v4i32:v4i32:$hash_abcd, i32:i32:$hash_e, v4i32:v4i32:$wk) - Complexity = 8
                // Dst: (SHA1P:v4i32 v4i32:v4i32:$hash_abcd, (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$hash_e, SPR:i32), ssub_0:i32), v4i32:v4i32:$wk)
/*56262*/     /*Scope*/ 2|128,1/*130*/, /*->56394*/
/*56264*/       OPC_CheckChild0Integer, 59|128,4/*571*/, 
/*56267*/       OPC_RecordChild1, // #0 = $Vm
/*56268*/       OPC_Scope, 30, /*->56300*/ // 4 children in Scope
/*56270*/         OPC_CheckChild1Type, MVT::v2i32,
/*56272*/         OPC_RecordChild2, // #1 = $SIMM
/*56273*/         OPC_MoveChild2,
/*56274*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56277*/         OPC_MoveParent,
/*56278*/         OPC_CheckType, MVT::v2f32,
/*56280*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56282*/         OPC_EmitConvertToTarget, 1,
/*56284*/         OPC_EmitInteger, MVT::i32, 14, 
/*56287*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56290*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxs2fd), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2f32 571:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxs2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*56300*/       /*Scope*/ 30, /*->56331*/
/*56301*/         OPC_CheckChild1Type, MVT::v4i16,
/*56303*/         OPC_RecordChild2, // #1 = $SIMM
/*56304*/         OPC_MoveChild2,
/*56305*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56308*/         OPC_MoveParent,
/*56309*/         OPC_CheckType, MVT::v4f16,
/*56311*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*56313*/         OPC_EmitConvertToTarget, 1,
/*56315*/         OPC_EmitInteger, MVT::i32, 14, 
/*56318*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56321*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxs2hd), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f16 571:iPTR, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxs2hd:v4f16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*56331*/       /*Scope*/ 30, /*->56362*/
/*56332*/         OPC_CheckChild1Type, MVT::v4i32,
/*56334*/         OPC_RecordChild2, // #1 = $SIMM
/*56335*/         OPC_MoveChild2,
/*56336*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56339*/         OPC_MoveParent,
/*56340*/         OPC_CheckType, MVT::v4f32,
/*56342*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56344*/         OPC_EmitConvertToTarget, 1,
/*56346*/         OPC_EmitInteger, MVT::i32, 14, 
/*56349*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56352*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxs2fq), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f32 571:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxs2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*56362*/       /*Scope*/ 30, /*->56393*/
/*56363*/         OPC_CheckChild1Type, MVT::v8i16,
/*56365*/         OPC_RecordChild2, // #1 = $SIMM
/*56366*/         OPC_MoveChild2,
/*56367*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56370*/         OPC_MoveParent,
/*56371*/         OPC_CheckType, MVT::v8f16,
/*56373*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*56375*/         OPC_EmitConvertToTarget, 1,
/*56377*/         OPC_EmitInteger, MVT::i32, 14, 
/*56380*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56383*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxs2hq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8f16 571:iPTR, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxs2hq:v8f16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*56393*/       0, /*End of Scope*/
/*56394*/     /*Scope*/ 2|128,1/*130*/, /*->56526*/
/*56396*/       OPC_CheckChild0Integer, 60|128,4/*572*/, 
/*56399*/       OPC_RecordChild1, // #0 = $Vm
/*56400*/       OPC_Scope, 30, /*->56432*/ // 4 children in Scope
/*56402*/         OPC_CheckChild1Type, MVT::v2i32,
/*56404*/         OPC_RecordChild2, // #1 = $SIMM
/*56405*/         OPC_MoveChild2,
/*56406*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56409*/         OPC_MoveParent,
/*56410*/         OPC_CheckType, MVT::v2f32,
/*56412*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56414*/         OPC_EmitConvertToTarget, 1,
/*56416*/         OPC_EmitInteger, MVT::i32, 14, 
/*56419*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56422*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxu2fd), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2f32 572:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxu2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*56432*/       /*Scope*/ 30, /*->56463*/
/*56433*/         OPC_CheckChild1Type, MVT::v4i16,
/*56435*/         OPC_RecordChild2, // #1 = $SIMM
/*56436*/         OPC_MoveChild2,
/*56437*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56440*/         OPC_MoveParent,
/*56441*/         OPC_CheckType, MVT::v4f16,
/*56443*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*56445*/         OPC_EmitConvertToTarget, 1,
/*56447*/         OPC_EmitInteger, MVT::i32, 14, 
/*56450*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56453*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxu2hd), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f16 572:iPTR, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxu2hd:v4f16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*56463*/       /*Scope*/ 30, /*->56494*/
/*56464*/         OPC_CheckChild1Type, MVT::v4i32,
/*56466*/         OPC_RecordChild2, // #1 = $SIMM
/*56467*/         OPC_MoveChild2,
/*56468*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56471*/         OPC_MoveParent,
/*56472*/         OPC_CheckType, MVT::v4f32,
/*56474*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56476*/         OPC_EmitConvertToTarget, 1,
/*56478*/         OPC_EmitInteger, MVT::i32, 14, 
/*56481*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56484*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxu2fq), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f32 572:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxu2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*56494*/       /*Scope*/ 30, /*->56525*/
/*56495*/         OPC_CheckChild1Type, MVT::v8i16,
/*56497*/         OPC_RecordChild2, // #1 = $SIMM
/*56498*/         OPC_MoveChild2,
/*56499*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56502*/         OPC_MoveParent,
/*56503*/         OPC_CheckType, MVT::v8f16,
/*56505*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*56507*/         OPC_EmitConvertToTarget, 1,
/*56509*/         OPC_EmitInteger, MVT::i32, 14, 
/*56512*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56515*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxu2hq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8f16 572:iPTR, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxu2hq:v8f16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*56525*/       0, /*End of Scope*/
/*56526*/     /*Scope*/ 106, /*->56633*/
/*56527*/       OPC_CheckChild0Integer, 123|128,4/*635*/, 
/*56530*/       OPC_RecordChild1, // #0 = $Vn
/*56531*/       OPC_SwitchType /*4 cases */, 23, MVT::v2f32,// ->56557
/*56534*/         OPC_CheckChild1Type, MVT::v2f32,
/*56536*/         OPC_RecordChild2, // #1 = $Vm
/*56537*/         OPC_CheckChild2Type, MVT::v2f32,
/*56539*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56541*/         OPC_EmitInteger, MVT::i32, 14, 
/*56544*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56547*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPSfd), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 635:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRECPSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*56557*/       /*SwitchType*/ 23, MVT::v4f32,// ->56582
/*56559*/         OPC_CheckChild1Type, MVT::v4f32,
/*56561*/         OPC_RecordChild2, // #1 = $Vm
/*56562*/         OPC_CheckChild2Type, MVT::v4f32,
/*56564*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56566*/         OPC_EmitInteger, MVT::i32, 14, 
/*56569*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56572*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPSfq), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 635:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRECPSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*56582*/       /*SwitchType*/ 23, MVT::v4f16,// ->56607
/*56584*/         OPC_CheckChild1Type, MVT::v4f16,
/*56586*/         OPC_RecordChild2, // #1 = $Vm
/*56587*/         OPC_CheckChild2Type, MVT::v4f16,
/*56589*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*56591*/         OPC_EmitInteger, MVT::i32, 14, 
/*56594*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56597*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPShd), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f16 635:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRECPShd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*56607*/       /*SwitchType*/ 23, MVT::v8f16,// ->56632
/*56609*/         OPC_CheckChild1Type, MVT::v8f16,
/*56611*/         OPC_RecordChild2, // #1 = $Vm
/*56612*/         OPC_CheckChild2Type, MVT::v8f16,
/*56614*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*56616*/         OPC_EmitInteger, MVT::i32, 14, 
/*56619*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56622*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPShq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8f16 635:iPTR, QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRECPShq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*56632*/       0, // EndSwitchType
/*56633*/     /*Scope*/ 106, /*->56740*/
/*56634*/       OPC_CheckChild0Integer, 8|128,5/*648*/, 
/*56637*/       OPC_RecordChild1, // #0 = $Vn
/*56638*/       OPC_SwitchType /*4 cases */, 23, MVT::v2f32,// ->56664
/*56641*/         OPC_CheckChild1Type, MVT::v2f32,
/*56643*/         OPC_RecordChild2, // #1 = $Vm
/*56644*/         OPC_CheckChild2Type, MVT::v2f32,
/*56646*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56648*/         OPC_EmitInteger, MVT::i32, 14, 
/*56651*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56654*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTSfd), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 648:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*56664*/       /*SwitchType*/ 23, MVT::v4f32,// ->56689
/*56666*/         OPC_CheckChild1Type, MVT::v4f32,
/*56668*/         OPC_RecordChild2, // #1 = $Vm
/*56669*/         OPC_CheckChild2Type, MVT::v4f32,
/*56671*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56673*/         OPC_EmitInteger, MVT::i32, 14, 
/*56676*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56679*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTSfq), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 648:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*56689*/       /*SwitchType*/ 23, MVT::v4f16,// ->56714
/*56691*/         OPC_CheckChild1Type, MVT::v4f16,
/*56693*/         OPC_RecordChild2, // #1 = $Vm
/*56694*/         OPC_CheckChild2Type, MVT::v4f16,
/*56696*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*56698*/         OPC_EmitInteger, MVT::i32, 14, 
/*56701*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56704*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTShd), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f16 648:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRSQRTShd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*56714*/       /*SwitchType*/ 23, MVT::v8f16,// ->56739
/*56716*/         OPC_CheckChild1Type, MVT::v8f16,
/*56718*/         OPC_RecordChild2, // #1 = $Vm
/*56719*/         OPC_CheckChild2Type, MVT::v8f16,
/*56721*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*56723*/         OPC_EmitInteger, MVT::i32, 14, 
/*56726*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56729*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTShq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8f16 648:iPTR, QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRSQRTShq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*56739*/       0, // EndSwitchType
/*56740*/     /*Scope*/ 21, /*->56762*/
/*56741*/       OPC_CheckChild0Integer, 61|128,4/*573*/, 
/*56744*/       OPC_RecordChild1, // #0 = $Vm
/*56745*/       OPC_CheckPatternPredicate, 52, // (Subtarget->hasFP16()) && (Subtarget->hasNEON())
/*56747*/       OPC_EmitInteger, MVT::i32, 14, 
/*56750*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56753*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2f), 0,
                    MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 573:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VCVTh2f:v4f32 DPR:v4i16:$Vm)
/*56762*/     /*Scope*/ 58, /*->56821*/
/*56763*/       OPC_CheckChild0Integer, 0|128,5/*640*/, 
/*56766*/       OPC_RecordChild1, // #0 = $Vm
/*56767*/       OPC_SwitchType /*4 cases */, 11, MVT::v2f32,// ->56781
/*56770*/         OPC_CheckChild1Type, MVT::v2f32,
/*56772*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56774*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTNNDf), 0,
                      MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 640:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTNNDf:v2f32 DPR:v2f32:$Vm)
/*56781*/       /*SwitchType*/ 11, MVT::v4f32,// ->56794
/*56783*/         OPC_CheckChild1Type, MVT::v4f32,
/*56785*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56787*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTNNQf), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 640:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTNNQf:v4f32 QPR:v4f32:$Vm)
/*56794*/       /*SwitchType*/ 11, MVT::v4f16,// ->56807
/*56796*/         OPC_CheckChild1Type, MVT::v4f16,
/*56798*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56800*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTNNDh), 0,
                      MVT::v4f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f16 640:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRINTNNDh:v4f16 DPR:v4f16:$Vm)
/*56807*/       /*SwitchType*/ 11, MVT::v8f16,// ->56820
/*56809*/         OPC_CheckChild1Type, MVT::v8f16,
/*56811*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56813*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTNNQh), 0,
                      MVT::v8f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8f16 640:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRINTNNQh:v8f16 QPR:v8f16:$Vm)
/*56820*/       0, // EndSwitchType
/*56821*/     /*Scope*/ 58, /*->56880*/
/*56822*/       OPC_CheckChild0Integer, 2|128,5/*642*/, 
/*56825*/       OPC_RecordChild1, // #0 = $Vm
/*56826*/       OPC_SwitchType /*4 cases */, 11, MVT::v2f32,// ->56840
/*56829*/         OPC_CheckChild1Type, MVT::v2f32,
/*56831*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56833*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTXNDf), 0,
                      MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 642:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTXNDf:v2f32 DPR:v2f32:$Vm)
/*56840*/       /*SwitchType*/ 11, MVT::v4f32,// ->56853
/*56842*/         OPC_CheckChild1Type, MVT::v4f32,
/*56844*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56846*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTXNQf), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 642:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTXNQf:v4f32 QPR:v4f32:$Vm)
/*56853*/       /*SwitchType*/ 11, MVT::v4f16,// ->56866
/*56855*/         OPC_CheckChild1Type, MVT::v4f16,
/*56857*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56859*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTXNDh), 0,
                      MVT::v4f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f16 642:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRINTXNDh:v4f16 DPR:v4f16:$Vm)
/*56866*/       /*SwitchType*/ 11, MVT::v8f16,// ->56879
/*56868*/         OPC_CheckChild1Type, MVT::v8f16,
/*56870*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56872*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTXNQh), 0,
                      MVT::v8f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8f16 642:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRINTXNQh:v8f16 QPR:v8f16:$Vm)
/*56879*/       0, // EndSwitchType
/*56880*/     /*Scope*/ 58, /*->56939*/
/*56881*/       OPC_CheckChild0Integer, 126|128,4/*638*/, 
/*56884*/       OPC_RecordChild1, // #0 = $Vm
/*56885*/       OPC_SwitchType /*4 cases */, 11, MVT::v2f32,// ->56899
/*56888*/         OPC_CheckChild1Type, MVT::v2f32,
/*56890*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56892*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTANDf), 0,
                      MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 638:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTANDf:v2f32 DPR:v2f32:$Vm)
/*56899*/       /*SwitchType*/ 11, MVT::v4f32,// ->56912
/*56901*/         OPC_CheckChild1Type, MVT::v4f32,
/*56903*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56905*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTANQf), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 638:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTANQf:v4f32 QPR:v4f32:$Vm)
/*56912*/       /*SwitchType*/ 11, MVT::v4f16,// ->56925
/*56914*/         OPC_CheckChild1Type, MVT::v4f16,
/*56916*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56918*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTANDh), 0,
                      MVT::v4f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f16 638:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRINTANDh:v4f16 DPR:v4f16:$Vm)
/*56925*/       /*SwitchType*/ 11, MVT::v8f16,// ->56938
/*56927*/         OPC_CheckChild1Type, MVT::v8f16,
/*56929*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56931*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTANQh), 0,
                      MVT::v8f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8f16 638:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRINTANQh:v8f16 QPR:v8f16:$Vm)
/*56938*/       0, // EndSwitchType
/*56939*/     /*Scope*/ 58, /*->56998*/
/*56940*/       OPC_CheckChild0Integer, 3|128,5/*643*/, 
/*56943*/       OPC_RecordChild1, // #0 = $Vm
/*56944*/       OPC_SwitchType /*4 cases */, 11, MVT::v2f32,// ->56958
/*56947*/         OPC_CheckChild1Type, MVT::v2f32,
/*56949*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56951*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTZNDf), 0,
                      MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 643:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTZNDf:v2f32 DPR:v2f32:$Vm)
/*56958*/       /*SwitchType*/ 11, MVT::v4f32,// ->56971
/*56960*/         OPC_CheckChild1Type, MVT::v4f32,
/*56962*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56964*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTZNQf), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 643:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTZNQf:v4f32 QPR:v4f32:$Vm)
/*56971*/       /*SwitchType*/ 11, MVT::v4f16,// ->56984
/*56973*/         OPC_CheckChild1Type, MVT::v4f16,
/*56975*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56977*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTZNDh), 0,
                      MVT::v4f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f16 643:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRINTZNDh:v4f16 DPR:v4f16:$Vm)
/*56984*/       /*SwitchType*/ 11, MVT::v8f16,// ->56997
/*56986*/         OPC_CheckChild1Type, MVT::v8f16,
/*56988*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56990*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTZNQh), 0,
                      MVT::v8f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8f16 643:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRINTZNQh:v8f16 QPR:v8f16:$Vm)
/*56997*/       0, // EndSwitchType
/*56998*/     /*Scope*/ 58, /*->57057*/
/*56999*/       OPC_CheckChild0Integer, 127|128,4/*639*/, 
/*57002*/       OPC_RecordChild1, // #0 = $Vm
/*57003*/       OPC_SwitchType /*4 cases */, 11, MVT::v2f32,// ->57017
/*57006*/         OPC_CheckChild1Type, MVT::v2f32,
/*57008*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57010*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTMNDf), 0,
                      MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 639:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTMNDf:v2f32 DPR:v2f32:$Vm)
/*57017*/       /*SwitchType*/ 11, MVT::v4f32,// ->57030
/*57019*/         OPC_CheckChild1Type, MVT::v4f32,
/*57021*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57023*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTMNQf), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 639:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTMNQf:v4f32 QPR:v4f32:$Vm)
/*57030*/       /*SwitchType*/ 11, MVT::v4f16,// ->57043
/*57032*/         OPC_CheckChild1Type, MVT::v4f16,
/*57034*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57036*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTMNDh), 0,
                      MVT::v4f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f16 639:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRINTMNDh:v4f16 DPR:v4f16:$Vm)
/*57043*/       /*SwitchType*/ 11, MVT::v8f16,// ->57056
/*57045*/         OPC_CheckChild1Type, MVT::v8f16,
/*57047*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57049*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTMNQh), 0,
                      MVT::v8f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8f16 639:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRINTMNQh:v8f16 QPR:v8f16:$Vm)
/*57056*/       0, // EndSwitchType
/*57057*/     /*Scope*/ 58, /*->57116*/
/*57058*/       OPC_CheckChild0Integer, 1|128,5/*641*/, 
/*57061*/       OPC_RecordChild1, // #0 = $Vm
/*57062*/       OPC_SwitchType /*4 cases */, 11, MVT::v2f32,// ->57076
/*57065*/         OPC_CheckChild1Type, MVT::v2f32,
/*57067*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57069*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTPNDf), 0,
                      MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 641:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTPNDf:v2f32 DPR:v2f32:$Vm)
/*57076*/       /*SwitchType*/ 11, MVT::v4f32,// ->57089
/*57078*/         OPC_CheckChild1Type, MVT::v4f32,
/*57080*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57082*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTPNQf), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 641:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTPNQf:v4f32 QPR:v4f32:$Vm)
/*57089*/       /*SwitchType*/ 11, MVT::v4f16,// ->57102
/*57091*/         OPC_CheckChild1Type, MVT::v4f16,
/*57093*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57095*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTPNDh), 0,
                      MVT::v4f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f16 641:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRINTPNDh:v4f16 DPR:v4f16:$Vm)
/*57102*/       /*SwitchType*/ 11, MVT::v8f16,// ->57115
/*57104*/         OPC_CheckChild1Type, MVT::v8f16,
/*57106*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57108*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTPNQh), 0,
                      MVT::v8f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8f16 641:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRINTPNQh:v8f16 QPR:v8f16:$Vm)
/*57115*/       0, // EndSwitchType
/*57116*/     0, /*End of Scope*/
/*57117*/   /*SwitchOpcode*/ 16|128,2/*272*/, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->57393
/*57121*/     OPC_Scope, 127, /*->57250*/ // 2 children in Scope
/*57123*/       OPC_MoveChild0,
/*57124*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*57127*/       OPC_RecordChild0, // #0 = $Rm
/*57128*/       OPC_RecordChild1, // #1 = $rot
/*57129*/       OPC_MoveChild1,
/*57130*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57133*/       OPC_CheckPredicate, 10, // Predicate_rot_imm
/*57135*/       OPC_CheckType, MVT::i32,
/*57137*/       OPC_MoveParent,
/*57138*/       OPC_MoveParent,
/*57139*/       OPC_MoveChild1,
/*57140*/       OPC_Scope, 53, /*->57195*/ // 2 children in Scope
/*57142*/         OPC_CheckValueType, MVT::i8,
/*57144*/         OPC_MoveParent,
/*57145*/         OPC_Scope, 23, /*->57170*/ // 2 children in Scope
/*57147*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*57149*/           OPC_EmitConvertToTarget, 1,
/*57151*/           OPC_EmitNodeXForm, 2, 2, // rot_imm_XFORM
/*57154*/           OPC_EmitInteger, MVT::i32, 14, 
/*57157*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57160*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                    // Dst: (SXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*57170*/         /*Scope*/ 23, /*->57194*/
/*57171*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*57173*/           OPC_EmitConvertToTarget, 1,
/*57175*/           OPC_EmitNodeXForm, 2, 2, // rot_imm_XFORM
/*57178*/           OPC_EmitInteger, MVT::i32, 14, 
/*57181*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57184*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                    // Dst: (t2SXTB:i32 rGPR:i32:$Rn, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*57194*/         0, /*End of Scope*/
/*57195*/       /*Scope*/ 53, /*->57249*/
/*57196*/         OPC_CheckValueType, MVT::i16,
/*57198*/         OPC_MoveParent,
/*57199*/         OPC_Scope, 23, /*->57224*/ // 2 children in Scope
/*57201*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*57203*/           OPC_EmitConvertToTarget, 1,
/*57205*/           OPC_EmitNodeXForm, 2, 2, // rot_imm_XFORM
/*57208*/           OPC_EmitInteger, MVT::i32, 14, 
/*57211*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57214*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTH), 0,
                        MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                    // Dst: (SXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*57224*/         /*Scope*/ 23, /*->57248*/
/*57225*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*57227*/           OPC_EmitConvertToTarget, 1,
/*57229*/           OPC_EmitNodeXForm, 2, 2, // rot_imm_XFORM
/*57232*/           OPC_EmitInteger, MVT::i32, 14, 
/*57235*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57238*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTH), 0,
                        MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                    // Dst: (t2SXTH:i32 rGPR:i32:$Rn, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*57248*/         0, /*End of Scope*/
/*57249*/       0, /*End of Scope*/
/*57250*/     /*Scope*/ 12|128,1/*140*/, /*->57392*/
/*57252*/       OPC_RecordChild0, // #0 = $Src
/*57253*/       OPC_MoveChild1,
/*57254*/       OPC_Scope, 67, /*->57323*/ // 2 children in Scope
/*57256*/         OPC_CheckValueType, MVT::i8,
/*57258*/         OPC_MoveParent,
/*57259*/         OPC_Scope, 21, /*->57282*/ // 3 children in Scope
/*57261*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*57263*/           OPC_EmitInteger, MVT::i32, 0, 
/*57266*/           OPC_EmitInteger, MVT::i32, 14, 
/*57269*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57272*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 GPR:i32:$Src, i8:Other) - Complexity = 3
                    // Dst: (SXTB:i32 GPR:i32:$Src, 0:i32)
/*57282*/         /*Scope*/ 17, /*->57300*/
/*57283*/           OPC_CheckPatternPredicate, 14, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57285*/           OPC_EmitInteger, MVT::i32, 14, 
/*57288*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57291*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tSXTB), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 tGPR:i32:$Rm, i8:Other) - Complexity = 3
                    // Dst: (tSXTB:i32 tGPR:i32:$Rm)
/*57300*/         /*Scope*/ 21, /*->57322*/
/*57301*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*57303*/           OPC_EmitInteger, MVT::i32, 0, 
/*57306*/           OPC_EmitInteger, MVT::i32, 14, 
/*57309*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57312*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 rGPR:i32:$Src, i8:Other) - Complexity = 3
                    // Dst: (t2SXTB:i32 rGPR:i32:$Src, 0:i32)
/*57322*/         0, /*End of Scope*/
/*57323*/       /*Scope*/ 67, /*->57391*/
/*57324*/         OPC_CheckValueType, MVT::i16,
/*57326*/         OPC_MoveParent,
/*57327*/         OPC_Scope, 21, /*->57350*/ // 3 children in Scope
/*57329*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*57331*/           OPC_EmitInteger, MVT::i32, 0, 
/*57334*/           OPC_EmitInteger, MVT::i32, 14, 
/*57337*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57340*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTH), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 GPR:i32:$Src, i16:Other) - Complexity = 3
                    // Dst: (SXTH:i32 GPR:i32:$Src, 0:i32)
/*57350*/         /*Scope*/ 17, /*->57368*/
/*57351*/           OPC_CheckPatternPredicate, 14, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57353*/           OPC_EmitInteger, MVT::i32, 14, 
/*57356*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57359*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tSXTH), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 tGPR:i32:$Rm, i16:Other) - Complexity = 3
                    // Dst: (tSXTH:i32 tGPR:i32:$Rm)
/*57368*/         /*Scope*/ 21, /*->57390*/
/*57369*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*57371*/           OPC_EmitInteger, MVT::i32, 0, 
/*57374*/           OPC_EmitInteger, MVT::i32, 14, 
/*57377*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57380*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTH), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 rGPR:i32:$Src, i16:Other) - Complexity = 3
                    // Dst: (t2SXTH:i32 rGPR:i32:$Src, 0:i32)
/*57390*/         0, /*End of Scope*/
/*57391*/       0, /*End of Scope*/
/*57392*/     0, /*End of Scope*/
/*57393*/   /*SwitchOpcode*/ 58, TARGET_VAL(ISD::CALLSEQ_END),// ->57454
/*57396*/     OPC_RecordNode, // #0 = 'ARMcallseq_end' chained node
/*57397*/     OPC_CaptureGlueInput,
/*57398*/     OPC_RecordChild1, // #1 = $amt1
/*57399*/     OPC_MoveChild1,
/*57400*/     OPC_SwitchOpcode /*2 cases */, 24, TARGET_VAL(ISD::TargetConstant),// ->57428
/*57404*/       OPC_MoveParent,
/*57405*/       OPC_RecordChild2, // #2 = $amt2
/*57406*/       OPC_MoveChild2,
/*57407*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*57410*/       OPC_MoveParent,
/*57411*/       OPC_EmitMergeInputChains1_0,
/*57412*/       OPC_EmitInteger, MVT::i32, 14, 
/*57415*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57418*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::ADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                    MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMcallseq_end (timm:i32):$amt1, (timm:i32):$amt2) - Complexity = 9
                // Dst: (ADJCALLSTACKUP:i32 (timm:i32):$amt1, (timm:i32):$amt2)
/*57428*/     /*SwitchOpcode*/ 22, TARGET_VAL(ISD::Constant),// ->57453
/*57431*/       OPC_MoveParent,
/*57432*/       OPC_RecordChild2, // #2 = $amt2
/*57433*/       OPC_MoveChild2,
/*57434*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57437*/       OPC_MoveParent,
/*57438*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57440*/       OPC_EmitMergeInputChains1_0,
/*57441*/       OPC_EmitConvertToTarget, 1,
/*57443*/       OPC_EmitConvertToTarget, 2,
/*57445*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                    MVT::i32, 2/*#Ops*/, 3, 4, 
                // Src: (ARMcallseq_end (imm:i32):$amt1, (imm:i32):$amt2) - Complexity = 9
                // Dst: (tADJCALLSTACKUP:i32 (imm:i32):$amt1, (imm:i32):$amt2)
/*57453*/     0, // EndSwitchOpcode
/*57454*/   /*SwitchOpcode*/ 30, TARGET_VAL(ARMISD::COPY_STRUCT_BYVAL),// ->57487
/*57457*/     OPC_RecordNode, // #0 = 'ARMcopystructbyval' chained node
/*57458*/     OPC_CaptureGlueInput,
/*57459*/     OPC_RecordChild1, // #1 = $dst
/*57460*/     OPC_RecordChild2, // #2 = $src
/*57461*/     OPC_RecordChild3, // #3 = $size
/*57462*/     OPC_MoveChild3,
/*57463*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57466*/     OPC_MoveParent,
/*57467*/     OPC_RecordChild4, // #4 = $alignment
/*57468*/     OPC_MoveChild4,
/*57469*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57472*/     OPC_MoveParent,
/*57473*/     OPC_EmitMergeInputChains1_0,
/*57474*/     OPC_EmitConvertToTarget, 3,
/*57476*/     OPC_EmitConvertToTarget, 4,
/*57478*/     OPC_MorphNodeTo0, TARGET_VAL(ARM::COPY_STRUCT_BYVAL_I32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  4/*#Ops*/, 1, 2, 5, 6, 
              // Src: (ARMcopystructbyval GPR:i32:$dst, GPR:i32:$src, (imm:i32):$size, (imm:i32):$alignment) - Complexity = 9
              // Dst: (COPY_STRUCT_BYVAL_I32 GPR:i32:$dst, GPR:i32:$src, (imm:i32):$size, (imm:i32):$alignment)
/*57487*/   /*SwitchOpcode*/ 95, TARGET_VAL(ARMISD::CMPFP),// ->57585
/*57490*/     OPC_RecordChild0, // #0 = $Dd
/*57491*/     OPC_Scope, 45, /*->57538*/ // 2 children in Scope
/*57493*/       OPC_CheckChild0Type, MVT::f64,
/*57495*/       OPC_RecordChild1, // #1 = $Dm
/*57496*/       OPC_Scope, 19, /*->57517*/ // 2 children in Scope
/*57498*/         OPC_CheckChild2Integer, 1, 
/*57500*/         OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*57502*/         OPC_EmitInteger, MVT::i32, 14, 
/*57505*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57508*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::VCMPED), 0|OPFL_GlueOutput,
                      4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (arm_cmpfp DPR:f64:$Dd, DPR:f64:$Dm, 1:i32) - Complexity = 8
                  // Dst: (VCMPED DPR:f64:$Dd, DPR:f64:$Dm)
/*57517*/       /*Scope*/ 19, /*->57537*/
/*57518*/         OPC_CheckChild2Integer, 0, 
/*57520*/         OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*57522*/         OPC_EmitInteger, MVT::i32, 14, 
/*57525*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57528*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::VCMPD), 0|OPFL_GlueOutput,
                      4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (arm_cmpfp DPR:f64:$Dd, DPR:f64:$Dm, 0:i32) - Complexity = 8
                  // Dst: (VCMPD DPR:f64:$Dd, DPR:f64:$Dm)
/*57537*/       0, /*End of Scope*/
/*57538*/     /*Scope*/ 45, /*->57584*/
/*57539*/       OPC_CheckChild0Type, MVT::f32,
/*57541*/       OPC_RecordChild1, // #1 = $Sm
/*57542*/       OPC_Scope, 19, /*->57563*/ // 2 children in Scope
/*57544*/         OPC_CheckChild2Integer, 1, 
/*57546*/         OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*57548*/         OPC_EmitInteger, MVT::i32, 14, 
/*57551*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57554*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::VCMPES), 0|OPFL_GlueOutput,
                      4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (arm_cmpfp SPR:f32:$Sd, SPR:f32:$Sm, 1:i32) - Complexity = 8
                  // Dst: (VCMPES SPR:f32:$Sd, SPR:f32:$Sm)
/*57563*/       /*Scope*/ 19, /*->57583*/
/*57564*/         OPC_CheckChild2Integer, 0, 
/*57566*/         OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*57568*/         OPC_EmitInteger, MVT::i32, 14, 
/*57571*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57574*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::VCMPS), 0|OPFL_GlueOutput,
                      4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (arm_cmpfp SPR:f32:$Sd, SPR:f32:$Sm, 0:i32) - Complexity = 8
                  // Dst: (VCMPS SPR:f32:$Sd, SPR:f32:$Sm)
/*57583*/       0, /*End of Scope*/
/*57584*/     0, /*End of Scope*/
/*57585*/   /*SwitchOpcode*/ 89, TARGET_VAL(ARMISD::CMPFPw0),// ->57677
/*57588*/     OPC_RecordChild0, // #0 = $Dd
/*57589*/     OPC_Scope, 42, /*->57633*/ // 2 children in Scope
/*57591*/       OPC_CheckChild0Type, MVT::f64,
/*57593*/       OPC_Scope, 18, /*->57613*/ // 2 children in Scope
/*57595*/         OPC_CheckChild1Integer, 1, 
/*57597*/         OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*57599*/         OPC_EmitInteger, MVT::i32, 14, 
/*57602*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57605*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::VCMPEZD), 0|OPFL_GlueOutput,
                      3/*#Ops*/, 0, 1, 2, 
                  // Src: (arm_cmpfp0 DPR:f64:$Dd, 1:i32) - Complexity = 8
                  // Dst: (VCMPEZD DPR:f64:$Dd)
/*57613*/       /*Scope*/ 18, /*->57632*/
/*57614*/         OPC_CheckChild1Integer, 0, 
/*57616*/         OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*57618*/         OPC_EmitInteger, MVT::i32, 14, 
/*57621*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57624*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::VCMPZD), 0|OPFL_GlueOutput,
                      3/*#Ops*/, 0, 1, 2, 
                  // Src: (arm_cmpfp0 DPR:f64:$Dd, 0:i32) - Complexity = 8
                  // Dst: (VCMPZD DPR:f64:$Dd)
/*57632*/       0, /*End of Scope*/
/*57633*/     /*Scope*/ 42, /*->57676*/
/*57634*/       OPC_CheckChild0Type, MVT::f32,
/*57636*/       OPC_Scope, 18, /*->57656*/ // 2 children in Scope
/*57638*/         OPC_CheckChild1Integer, 1, 
/*57640*/         OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*57642*/         OPC_EmitInteger, MVT::i32, 14, 
/*57645*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57648*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::VCMPEZS), 0|OPFL_GlueOutput,
                      3/*#Ops*/, 0, 1, 2, 
                  // Src: (arm_cmpfp0 SPR:f32:$Sd, 1:i32) - Complexity = 8
                  // Dst: (VCMPEZS SPR:f32:$Sd)
/*57656*/       /*Scope*/ 18, /*->57675*/
/*57657*/         OPC_CheckChild1Integer, 0, 
/*57659*/         OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*57661*/         OPC_EmitInteger, MVT::i32, 14, 
/*57664*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57667*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::VCMPZS), 0|OPFL_GlueOutput,
                      3/*#Ops*/, 0, 1, 2, 
                  // Src: (arm_cmpfp0 SPR:f32:$Sd, 0:i32) - Complexity = 8
                  // Dst: (VCMPZS SPR:f32:$Sd)
/*57675*/       0, /*End of Scope*/
/*57676*/     0, /*End of Scope*/
/*57677*/   /*SwitchOpcode*/ 65, TARGET_VAL(ARMISD::SSAT),// ->57745
/*57680*/     OPC_RecordChild0, // #0 = $Rn
/*57681*/     OPC_RecordChild1, // #1 = $imm
/*57682*/     OPC_MoveChild1,
/*57683*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57686*/     OPC_CheckPredicate, 51, // Predicate_imm0_31
/*57688*/     OPC_CheckType, MVT::i32,
/*57690*/     OPC_MoveParent,
/*57691*/     OPC_CheckType, MVT::i32,
/*57693*/     OPC_Scope, 24, /*->57719*/ // 2 children in Scope
/*57695*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57697*/       OPC_EmitConvertToTarget, 1,
/*57699*/       OPC_EmitInteger, MVT::i32, 0, 
/*57702*/       OPC_EmitInteger, MVT::i32, 14, 
/*57705*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57708*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SSAT), 0,
                    MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (ARMssatnoshift:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                // Dst: (SSAT:i32 (imm:i32)<<P:Predicate_imm0_31>>:$imm, GPRnopc:i32:$Rn, 0:i32)
/*57719*/     /*Scope*/ 24, /*->57744*/
/*57720*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*57722*/       OPC_EmitConvertToTarget, 1,
/*57724*/       OPC_EmitInteger, MVT::i32, 0, 
/*57727*/       OPC_EmitInteger, MVT::i32, 14, 
/*57730*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57733*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SSAT), 0,
                    MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (ARMssatnoshift:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                // Dst: (t2SSAT:i32 (imm:i32)<<P:Predicate_imm0_31>>:$imm, GPRnopc:i32:$Rn, 0:i32)
/*57744*/     0, /*End of Scope*/
/*57745*/   /*SwitchOpcode*/ 56, TARGET_VAL(ARMISD::BFI),// ->57804
/*57748*/     OPC_RecordChild0, // #0 = $src
/*57749*/     OPC_RecordChild1, // #1 = $Rn
/*57750*/     OPC_RecordChild2, // #2 = $imm
/*57751*/     OPC_MoveChild2,
/*57752*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57755*/     OPC_CheckPredicate, 27, // Predicate_bf_inv_mask_imm
/*57757*/     OPC_MoveParent,
/*57758*/     OPC_Scope, 21, /*->57781*/ // 2 children in Scope
/*57760*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*57762*/       OPC_EmitConvertToTarget, 2,
/*57764*/       OPC_EmitInteger, MVT::i32, 14, 
/*57767*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57770*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::BFI), 0,
                    MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMbfi:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                // Dst: (BFI:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32):$imm)
/*57781*/     /*Scope*/ 21, /*->57803*/
/*57782*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*57784*/       OPC_EmitConvertToTarget, 2,
/*57786*/       OPC_EmitInteger, MVT::i32, 14, 
/*57789*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57792*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BFI), 0,
                    MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMbfi:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                // Dst: (t2BFI:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32):$imm)
/*57803*/     0, /*End of Scope*/
/*57804*/   /*SwitchOpcode*/ 56, TARGET_VAL(ARMISD::INTRET_FLAG),// ->57863
/*57807*/     OPC_RecordNode, // #0 = 'ARMintretflag' chained node
/*57808*/     OPC_CaptureGlueInput,
/*57809*/     OPC_RecordChild1, // #1 = $imm
/*57810*/     OPC_MoveChild1,
/*57811*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57814*/     OPC_Scope, 25, /*->57841*/ // 2 children in Scope
/*57816*/       OPC_CheckPredicate, 47, // Predicate_imm0_255
/*57818*/       OPC_CheckType, MVT::i32,
/*57820*/       OPC_MoveParent,
/*57821*/       OPC_CheckPatternPredicate, 53, // (!Subtarget->isMClass()) && (Subtarget->isThumb2())
/*57823*/       OPC_EmitMergeInputChains1_0,
/*57824*/       OPC_EmitConvertToTarget, 1,
/*57826*/       OPC_EmitInteger, MVT::i32, 14, 
/*57829*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57832*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBS_PC_LR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (ARMintretflag (imm:i32)<<P:Predicate_imm0_255>>:$imm) - Complexity = 7
                // Dst: (t2SUBS_PC_LR:i32 (imm:i32):$imm)
/*57841*/     /*Scope*/ 20, /*->57862*/
/*57842*/       OPC_MoveParent,
/*57843*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57845*/       OPC_EmitMergeInputChains1_0,
/*57846*/       OPC_EmitConvertToTarget, 1,
/*57848*/       OPC_EmitInteger, MVT::i32, 14, 
/*57851*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57854*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::SUBS_PC_LR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    3/*#Ops*/, 2, 3, 4, 
                // Src: (ARMintretflag (imm:iPTR):$offset) - Complexity = 6
                // Dst: (SUBS_PC_LR (imm:i32):$offset)
/*57862*/     0, /*End of Scope*/
/*57863*/   /*SwitchOpcode*/ 41, TARGET_VAL(ISD::CALLSEQ_START),// ->57907
/*57866*/     OPC_RecordNode, // #0 = 'ARMcallseq_start' chained node
/*57867*/     OPC_RecordChild1, // #1 = $amt
/*57868*/     OPC_MoveChild1,
/*57869*/     OPC_SwitchOpcode /*2 cases */, 17, TARGET_VAL(ISD::TargetConstant),// ->57890
/*57873*/       OPC_MoveParent,
/*57874*/       OPC_EmitMergeInputChains1_0,
/*57875*/       OPC_EmitInteger, MVT::i32, 14, 
/*57878*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57881*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::ADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                    MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcallseq_start (timm:i32):$amt) - Complexity = 6
                // Dst: (ADJCALLSTACKDOWN:i32 (timm:i32):$amt)
/*57890*/     /*SwitchOpcode*/ 13, TARGET_VAL(ISD::Constant),// ->57906
/*57893*/       OPC_MoveParent,
/*57894*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57896*/       OPC_EmitMergeInputChains1_0,
/*57897*/       OPC_EmitConvertToTarget, 1,
/*57899*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                    MVT::i32, 1/*#Ops*/, 2, 
                // Src: (ARMcallseq_start (imm:i32):$amt) - Complexity = 6
                // Dst: (tADJCALLSTACKDOWN:i32 (imm:i32):$amt)
/*57906*/     0, // EndSwitchOpcode
/*57907*/   /*SwitchOpcode*/ 116, TARGET_VAL(ARMISD::CALL),// ->58026
/*57910*/     OPC_RecordNode, // #0 = 'ARMcall' chained node
/*57911*/     OPC_CaptureGlueInput,
/*57912*/     OPC_RecordChild1, // #1 = $func
/*57913*/     OPC_Scope, 75, /*->57990*/ // 2 children in Scope
/*57915*/       OPC_MoveChild1,
/*57916*/       OPC_SwitchOpcode /*2 cases */, 33, TARGET_VAL(ISD::TargetGlobalAddress),// ->57953
/*57920*/         OPC_MoveParent,
/*57921*/         OPC_Scope, 10, /*->57933*/ // 2 children in Scope
/*57923*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57925*/           OPC_EmitMergeInputChains1_0,
/*57926*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                    // Dst: (BL:i32 (tglobaladdr:i32):$func)
/*57933*/         /*Scope*/ 18, /*->57952*/
/*57934*/           OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb())
/*57936*/           OPC_EmitMergeInputChains1_0,
/*57937*/           OPC_EmitInteger, MVT::i32, 14, 
/*57940*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57943*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                    // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                    // Dst: (tBL:i32 (tglobaladdr:i32):$func)
/*57952*/         0, /*End of Scope*/
/*57953*/       /*SwitchOpcode*/ 33, TARGET_VAL(ISD::TargetExternalSymbol),// ->57989
/*57956*/         OPC_MoveParent,
/*57957*/         OPC_Scope, 10, /*->57969*/ // 2 children in Scope
/*57959*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57961*/           OPC_EmitMergeInputChains1_0,
/*57962*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                    // Dst: (BL:i32 (texternalsym:i32):$func)
/*57969*/         /*Scope*/ 18, /*->57988*/
/*57970*/           OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb())
/*57972*/           OPC_EmitMergeInputChains1_0,
/*57973*/           OPC_EmitInteger, MVT::i32, 14, 
/*57976*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57979*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                    // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                    // Dst: (tBL:i32 (texternalsym:i32):$func)
/*57988*/         0, /*End of Scope*/
/*57989*/       0, // EndSwitchOpcode
/*57990*/     /*Scope*/ 34, /*->58025*/
/*57991*/       OPC_CheckChild1Type, MVT::i32,
/*57993*/       OPC_Scope, 10, /*->58005*/ // 2 children in Scope
/*57995*/         OPC_CheckPatternPredicate, 40, // (Subtarget->hasV5TOps()) && (!Subtarget->isThumb())
/*57997*/         OPC_EmitMergeInputChains1_0,
/*57998*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BLX), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall GPR:i32:$func) - Complexity = 3
                  // Dst: (BLX:i32 GPR:i32:$func)
/*58005*/       /*Scope*/ 18, /*->58024*/
/*58006*/         OPC_CheckPatternPredicate, 54, // (Subtarget->hasV5TOps()) && (Subtarget->isThumb())
/*58008*/         OPC_EmitMergeInputChains1_0,
/*58009*/         OPC_EmitInteger, MVT::i32, 14, 
/*58012*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58015*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMcall GPR:i32:$func) - Complexity = 3
                  // Dst: (tBLXr:i32 GPR:i32:$func)
/*58024*/       0, /*End of Scope*/
/*58025*/     0, /*End of Scope*/
/*58026*/   /*SwitchOpcode*/ 50, TARGET_VAL(ARMISD::CALL_PRED),// ->58079
/*58029*/     OPC_RecordNode, // #0 = 'ARMcall_pred' chained node
/*58030*/     OPC_CaptureGlueInput,
/*58031*/     OPC_RecordChild1, // #1 = $func
/*58032*/     OPC_Scope, 23, /*->58057*/ // 2 children in Scope
/*58034*/       OPC_MoveChild1,
/*58035*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*58038*/       OPC_MoveParent,
/*58039*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58041*/       OPC_EmitMergeInputChains1_0,
/*58042*/       OPC_EmitInteger, MVT::i32, 14, 
/*58045*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58048*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::BL_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred (tglobaladdr:iPTR):$func) - Complexity = 6
                // Dst: (BL_pred:i32 (tglobaladdr:i32):$func)
/*58057*/     /*Scope*/ 20, /*->58078*/
/*58058*/       OPC_CheckChild1Type, MVT::i32,
/*58060*/       OPC_CheckPatternPredicate, 40, // (Subtarget->hasV5TOps()) && (!Subtarget->isThumb())
/*58062*/       OPC_EmitMergeInputChains1_0,
/*58063*/       OPC_EmitInteger, MVT::i32, 14, 
/*58066*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58069*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::BLX_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred GPR:i32:$func) - Complexity = 3
                // Dst: (BLX_pred:i32 GPR:i32:$func)
/*58078*/     0, /*End of Scope*/
/*58079*/   /*SwitchOpcode*/ 75, TARGET_VAL(ARMISD::CALL_NOLINK),// ->58157
/*58082*/     OPC_RecordNode, // #0 = 'ARMcall_nolink' chained node
/*58083*/     OPC_CaptureGlueInput,
/*58084*/     OPC_RecordChild1, // #1 = $func
/*58085*/     OPC_Scope, 31, /*->58118*/ // 2 children in Scope
/*58087*/       OPC_MoveChild1,
/*58088*/       OPC_SwitchOpcode /*2 cases */, 11, TARGET_VAL(ISD::TargetGlobalAddress),// ->58103
/*58092*/         OPC_MoveParent,
/*58093*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58095*/         OPC_EmitMergeInputChains1_0,
/*58096*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (BMOVPCB_CALL:i32 (tglobaladdr:i32):$func)
/*58103*/       /*SwitchOpcode*/ 11, TARGET_VAL(ISD::TargetExternalSymbol),// ->58117
/*58106*/         OPC_MoveParent,
/*58107*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58109*/         OPC_EmitMergeInputChains1_0,
/*58110*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (BMOVPCB_CALL:i32 (texternalsym:i32):$func)
/*58117*/       0, // EndSwitchOpcode
/*58118*/     /*Scope*/ 37, /*->58156*/
/*58119*/       OPC_CheckChild1Type, MVT::i32,
/*58121*/       OPC_Scope, 10, /*->58133*/ // 3 children in Scope
/*58123*/         OPC_CheckPatternPredicate, 55, // (Subtarget->hasV4TOps()) && (!Subtarget->isThumb())
/*58125*/         OPC_EmitMergeInputChains1_0,
/*58126*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                  // Dst: (BX_CALL:i32 tGPR:i32:$func)
/*58133*/       /*Scope*/ 10, /*->58144*/
/*58134*/         OPC_CheckPatternPredicate, 56, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*58136*/         OPC_EmitMergeInputChains1_0,
/*58137*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BMOVPCRX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                  // Dst: (BMOVPCRX_CALL:i32 tGPR:i32:$func)
/*58144*/       /*Scope*/ 10, /*->58155*/
/*58145*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58147*/         OPC_EmitMergeInputChains1_0,
/*58148*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tBX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                  // Dst: (tBX_CALL:i32 tGPR:i32:$func)
/*58155*/       0, /*End of Scope*/
/*58156*/     0, /*End of Scope*/
/*58157*/   /*SwitchOpcode*/ 23, TARGET_VAL(ARMISD::MEMCPY),// ->58183
/*58160*/     OPC_RecordNode, // #0 = 'ARMmemcopy' chained node
/*58161*/     OPC_CaptureGlueInput,
/*58162*/     OPC_RecordChild1, // #1 = $dst
/*58163*/     OPC_RecordChild2, // #2 = $src
/*58164*/     OPC_RecordChild3, // #3 = $nreg
/*58165*/     OPC_MoveChild3,
/*58166*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58169*/     OPC_MoveParent,
/*58170*/     OPC_EmitMergeInputChains1_0,
/*58171*/     OPC_EmitConvertToTarget, 3,
/*58173*/     OPC_MorphNodeTo2, TARGET_VAL(ARM::MEMCPY), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  MVT::i32, MVT::i32, 3/*#Ops*/, 1, 2, 4, 
              // Src: (ARMmemcopy:i32:i32 GPR:i32:$dst, GPR:i32:$src, (imm:i32):$nreg) - Complexity = 6
              // Dst: (MEMCPY:i32:i32 GPR:i32:$dst, GPR:i32:$src, (imm:i32):$nreg)
/*58183*/   /*SwitchOpcode*/ 62|128,1/*190*/, TARGET_VAL(ARMISD::Wrapper),// ->58377
/*58187*/     OPC_RecordChild0, // #0 = $src
/*58188*/     OPC_MoveChild0,
/*58189*/     OPC_SwitchOpcode /*4 cases */, 45, TARGET_VAL(ISD::TargetGlobalAddress),// ->58238
/*58193*/       OPC_MoveParent,
/*58194*/       OPC_CheckType, MVT::i32,
/*58196*/       OPC_Scope, 9, /*->58207*/ // 4 children in Scope
/*58198*/         OPC_CheckPatternPredicate, 35, // (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb())
/*58200*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRLIT_ga_abs), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$src) - Complexity = 6
                  // Dst: (LDRLIT_ga_abs:i32 (tglobaladdr:i32):$src)
/*58207*/       /*Scope*/ 9, /*->58217*/
/*58208*/         OPC_CheckPatternPredicate, 36, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*58210*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVi32imm), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*58217*/       /*Scope*/ 9, /*->58227*/
/*58218*/         OPC_CheckPatternPredicate, 57, // (!Subtarget->useMovt(*MF)) && (Subtarget->isThumb())
/*58220*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRLIT_ga_abs), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$src) - Complexity = 6
                  // Dst: (tLDRLIT_ga_abs:i32 (tglobaladdr:i32):$src)
/*58227*/       /*Scope*/ 9, /*->58237*/
/*58228*/         OPC_CheckPatternPredicate, 58, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*58230*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVi32imm), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (t2MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*58237*/       0, /*End of Scope*/
/*58238*/     /*SwitchOpcode*/ 45, TARGET_VAL(ISD::TargetGlobalTLSAddress),// ->58286
/*58241*/       OPC_MoveParent,
/*58242*/       OPC_CheckType, MVT::i32,
/*58244*/       OPC_Scope, 9, /*->58255*/ // 4 children in Scope
/*58246*/         OPC_CheckPatternPredicate, 36, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*58248*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVi32imm), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaltlsaddr:i32):$dst) - Complexity = 6
                  // Dst: (MOVi32imm:i32 (tglobaltlsaddr:i32):$dst)
/*58255*/       /*Scope*/ 9, /*->58265*/
/*58256*/         OPC_CheckPatternPredicate, 35, // (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb())
/*58258*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRLIT_ga_abs), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaltlsaddr:i32):$src) - Complexity = 6
                  // Dst: (LDRLIT_ga_abs:i32 (tglobaltlsaddr:i32):$src)
/*58265*/       /*Scope*/ 9, /*->58275*/
/*58266*/         OPC_CheckPatternPredicate, 57, // (!Subtarget->useMovt(*MF)) && (Subtarget->isThumb())
/*58268*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRLIT_ga_abs), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaltlsaddr:i32):$addr) - Complexity = 6
                  // Dst: (tLDRLIT_ga_abs:i32 (tglobaltlsaddr:i32):$addr)
/*58275*/       /*Scope*/ 9, /*->58285*/
/*58276*/         OPC_CheckPatternPredicate, 59, // (Subtarget->isThumb2()) && (Subtarget->useMovt(*MF))
/*58278*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVi32imm), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaltlsaddr:i32):$dst) - Complexity = 6
                  // Dst: (t2MOVi32imm:i32 (tglobaltlsaddr:i32):$dst)
/*58285*/       0, /*End of Scope*/
/*58286*/     /*SwitchOpcode*/ 59, TARGET_VAL(ISD::TargetConstantPool),// ->58348
/*58289*/       OPC_MoveParent,
/*58290*/       OPC_CheckType, MVT::i32,
/*58292*/       OPC_Scope, 17, /*->58311*/ // 3 children in Scope
/*58294*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58296*/         OPC_EmitInteger, MVT::i32, 14, 
/*58299*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58302*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LEApcrel), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                  // Dst: (LEApcrel:i32 (tconstpool:i32):$dst)
/*58311*/       /*Scope*/ 17, /*->58329*/
/*58312*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58314*/         OPC_EmitInteger, MVT::i32, 14, 
/*58317*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58320*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLEApcrel), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                  // Dst: (tLEApcrel:i32 (tconstpool:i32):$dst)
/*58329*/       /*Scope*/ 17, /*->58347*/
/*58330*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*58332*/         OPC_EmitInteger, MVT::i32, 14, 
/*58335*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58338*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LEApcrel), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                  // Dst: (t2LEApcrel:i32 (tconstpool:i32):$dst)
/*58347*/       0, /*End of Scope*/
/*58348*/     /*SwitchOpcode*/ 25, TARGET_VAL(ISD::TargetExternalSymbol),// ->58376
/*58351*/       OPC_MoveParent,
/*58352*/       OPC_CheckType, MVT::i32,
/*58354*/       OPC_Scope, 9, /*->58365*/ // 2 children in Scope
/*58356*/         OPC_CheckPatternPredicate, 36, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*58358*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVi32imm), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (texternalsym:i32):$dst) - Complexity = 6
                  // Dst: (MOVi32imm:i32 (texternalsym:i32):$dst)
/*58365*/       /*Scope*/ 9, /*->58375*/
/*58366*/         OPC_CheckPatternPredicate, 58, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*58368*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVi32imm), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (texternalsym:i32):$dst) - Complexity = 6
                  // Dst: (t2MOVi32imm:i32 (texternalsym:i32):$dst)
/*58375*/       0, /*End of Scope*/
/*58376*/     0, // EndSwitchOpcode
/*58377*/   /*SwitchOpcode*/ 100, TARGET_VAL(ARMISD::WrapperPIC),// ->58480
/*58380*/     OPC_RecordChild0, // #0 = $addr
/*58381*/     OPC_MoveChild0,
/*58382*/     OPC_SwitchOpcode /*2 cases */, 45, TARGET_VAL(ISD::TargetGlobalAddress),// ->58431
/*58386*/       OPC_MoveParent,
/*58387*/       OPC_CheckType, MVT::i32,
/*58389*/       OPC_Scope, 9, /*->58400*/ // 4 children in Scope
/*58391*/         OPC_CheckPatternPredicate, 36, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*58393*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOV_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                  // Dst: (MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*58400*/       /*Scope*/ 9, /*->58410*/
/*58401*/         OPC_CheckPatternPredicate, 35, // (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb())
/*58403*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRLIT_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                  // Dst: (LDRLIT_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*58410*/       /*Scope*/ 9, /*->58420*/
/*58411*/         OPC_CheckPatternPredicate, 57, // (!Subtarget->useMovt(*MF)) && (Subtarget->isThumb())
/*58413*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRLIT_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                  // Dst: (tLDRLIT_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*58420*/       /*Scope*/ 9, /*->58430*/
/*58421*/         OPC_CheckPatternPredicate, 58, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*58423*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOV_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                  // Dst: (t2MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*58430*/       0, /*End of Scope*/
/*58431*/     /*SwitchOpcode*/ 45, TARGET_VAL(ISD::TargetGlobalTLSAddress),// ->58479
/*58434*/       OPC_MoveParent,
/*58435*/       OPC_CheckType, MVT::i32,
/*58437*/       OPC_Scope, 9, /*->58448*/ // 4 children in Scope
/*58439*/         OPC_CheckPatternPredicate, 36, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*58441*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOV_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaltlsaddr:i32):$addr) - Complexity = 6
                  // Dst: (MOV_ga_pcrel:i32 (tglobaltlsaddr:i32):$addr)
/*58448*/       /*Scope*/ 9, /*->58458*/
/*58449*/         OPC_CheckPatternPredicate, 35, // (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb())
/*58451*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRLIT_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaltlsaddr:i32):$addr) - Complexity = 6
                  // Dst: (LDRLIT_ga_pcrel:i32 (tglobaltlsaddr:i32):$addr)
/*58458*/       /*Scope*/ 9, /*->58468*/
/*58459*/         OPC_CheckPatternPredicate, 57, // (!Subtarget->useMovt(*MF)) && (Subtarget->isThumb())
/*58461*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRLIT_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaltlsaddr:i32):$addr) - Complexity = 6
                  // Dst: (tLDRLIT_ga_pcrel:i32 (tglobaltlsaddr:i32):$addr)
/*58468*/       /*Scope*/ 9, /*->58478*/
/*58469*/         OPC_CheckPatternPredicate, 59, // (Subtarget->isThumb2()) && (Subtarget->useMovt(*MF))
/*58471*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOV_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaltlsaddr:i32):$dst) - Complexity = 6
                  // Dst: (t2MOV_ga_pcrel:i32 (tglobaltlsaddr:i32):$dst)
/*58478*/       0, /*End of Scope*/
/*58479*/     0, // EndSwitchOpcode
/*58480*/   /*SwitchOpcode*/ 64, TARGET_VAL(ARMISD::WrapperJT),// ->58547
/*58483*/     OPC_RecordChild0, // #0 = $dst
/*58484*/     OPC_MoveChild0,
/*58485*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*58488*/     OPC_MoveParent,
/*58489*/     OPC_CheckType, MVT::i32,
/*58491*/     OPC_Scope, 17, /*->58510*/ // 3 children in Scope
/*58493*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58495*/       OPC_EmitInteger, MVT::i32, 14, 
/*58498*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58501*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LEApcrelJT), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst) - Complexity = 6
                // Dst: (LEApcrelJT:i32 (tjumptable:i32):$dst)
/*58510*/     /*Scope*/ 17, /*->58528*/
/*58511*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58513*/       OPC_EmitInteger, MVT::i32, 14, 
/*58516*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58519*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tLEApcrelJT), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst) - Complexity = 6
                // Dst: (tLEApcrelJT:i32 (tjumptable:i32):$dst)
/*58528*/     /*Scope*/ 17, /*->58546*/
/*58529*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*58531*/       OPC_EmitInteger, MVT::i32, 14, 
/*58534*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58537*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LEApcrelJT), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst) - Complexity = 6
                // Dst: (t2LEApcrelJT:i32 (tjumptable:i32):$dst)
/*58546*/     0, /*End of Scope*/
/*58547*/   /*SwitchOpcode*/ 45, TARGET_VAL(ARMISD::TC_RETURN),// ->58595
/*58550*/     OPC_RecordNode, // #0 = 'ARMtcret' chained node
/*58551*/     OPC_CaptureGlueInput,
/*58552*/     OPC_RecordChild1, // #1 = $dst
/*58553*/     OPC_Scope, 29, /*->58584*/ // 2 children in Scope
/*58555*/       OPC_MoveChild1,
/*58556*/       OPC_SwitchOpcode /*2 cases */, 10, TARGET_VAL(ISD::TargetGlobalAddress),// ->58570
/*58560*/         OPC_CheckType, MVT::i32,
/*58562*/         OPC_MoveParent,
/*58563*/         OPC_EmitMergeInputChains1_0,
/*58564*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      1/*#Ops*/, 1, 
                  // Src: (ARMtcret (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdi (texternalsym:i32):$dst)
/*58570*/       /*SwitchOpcode*/ 10, TARGET_VAL(ISD::TargetExternalSymbol),// ->58583
/*58573*/         OPC_CheckType, MVT::i32,
/*58575*/         OPC_MoveParent,
/*58576*/         OPC_EmitMergeInputChains1_0,
/*58577*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      1/*#Ops*/, 1, 
                  // Src: (ARMtcret (texternalsym:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdi (texternalsym:i32):$dst)
/*58583*/       0, // EndSwitchOpcode
/*58584*/     /*Scope*/ 9, /*->58594*/
/*58585*/       OPC_CheckChild1Type, MVT::i32,
/*58587*/       OPC_EmitMergeInputChains1_0,
/*58588*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::TCRETURNri), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    1/*#Ops*/, 1, 
                // Src: (ARMtcret tcGPR:i32:$dst) - Complexity = 3
                // Dst: (TCRETURNri tcGPR:i32:$dst)
/*58594*/     0, /*End of Scope*/
/*58595*/   /*SwitchOpcode*/ 22, TARGET_VAL(ARMISD::BR2_JT),// ->58620
/*58598*/     OPC_RecordNode, // #0 = 'ARMbr2jt' chained node
/*58599*/     OPC_RecordChild1, // #1 = $target
/*58600*/     OPC_CheckChild1Type, MVT::i32,
/*58602*/     OPC_RecordChild2, // #2 = $index
/*58603*/     OPC_RecordChild3, // #3 = $jt
/*58604*/     OPC_MoveChild3,
/*58605*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*58608*/     OPC_MoveParent,
/*58609*/     OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*58611*/     OPC_EmitMergeInputChains1_0,
/*58612*/     OPC_MorphNodeTo0, TARGET_VAL(ARM::t2BR_JT), 0|OPFL_Chain,
                  3/*#Ops*/, 1, 2, 3, 
              // Src: (ARMbr2jt GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt) - Complexity = 6
              // Dst: (t2BR_JT GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt)
/*58620*/   /*SwitchOpcode*/ 19|128,1/*147*/, TARGET_VAL(ARMISD::VGETLANEs),// ->58771
/*58624*/     OPC_RecordChild0, // #0 = $V
/*58625*/     OPC_Scope, 28, /*->58655*/ // 4 children in Scope
/*58627*/       OPC_CheckChild0Type, MVT::v8i8,
/*58629*/       OPC_RecordChild1, // #1 = $lane
/*58630*/       OPC_MoveChild1,
/*58631*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58634*/       OPC_MoveParent,
/*58635*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*58637*/       OPC_EmitConvertToTarget, 1,
/*58639*/       OPC_EmitInteger, MVT::i32, 14, 
/*58642*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58645*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNs8), 0,
                    MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlanes:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*58655*/     /*Scope*/ 28, /*->58684*/
/*58656*/       OPC_CheckChild0Type, MVT::v4i16,
/*58658*/       OPC_RecordChild1, // #1 = $lane
/*58659*/       OPC_MoveChild1,
/*58660*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58663*/       OPC_MoveParent,
/*58664*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*58666*/       OPC_EmitConvertToTarget, 1,
/*58668*/       OPC_EmitInteger, MVT::i32, 14, 
/*58671*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58674*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNs16), 0,
                    MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlanes:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*58684*/     /*Scope*/ 42, /*->58727*/
/*58685*/       OPC_CheckChild0Type, MVT::v16i8,
/*58687*/       OPC_RecordChild1, // #1 = $lane
/*58688*/       OPC_MoveChild1,
/*58689*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58692*/       OPC_MoveParent,
/*58693*/       OPC_EmitConvertToTarget, 1,
/*58695*/       OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*58698*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*58706*/       OPC_EmitConvertToTarget, 1,
/*58708*/       OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*58711*/       OPC_EmitInteger, MVT::i32, 14, 
/*58714*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58717*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNs8), 0,
                    MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlanes:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*58727*/     /*Scope*/ 42, /*->58770*/
/*58728*/       OPC_CheckChild0Type, MVT::v8i16,
/*58730*/       OPC_RecordChild1, // #1 = $lane
/*58731*/       OPC_MoveChild1,
/*58732*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58735*/       OPC_MoveParent,
/*58736*/       OPC_EmitConvertToTarget, 1,
/*58738*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i16_reg
/*58741*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*58749*/       OPC_EmitConvertToTarget, 1,
/*58751*/       OPC_EmitNodeXForm, 6, 5, // SubReg_i16_lane
/*58754*/       OPC_EmitInteger, MVT::i32, 14, 
/*58757*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58760*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNs16), 0,
                    MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlanes:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*58770*/     0, /*End of Scope*/
/*58771*/   /*SwitchOpcode*/ 19|128,1/*147*/, TARGET_VAL(ARMISD::VGETLANEu),// ->58922
/*58775*/     OPC_RecordChild0, // #0 = $V
/*58776*/     OPC_Scope, 28, /*->58806*/ // 4 children in Scope
/*58778*/       OPC_CheckChild0Type, MVT::v8i8,
/*58780*/       OPC_RecordChild1, // #1 = $lane
/*58781*/       OPC_MoveChild1,
/*58782*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58785*/       OPC_MoveParent,
/*58786*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*58788*/       OPC_EmitConvertToTarget, 1,
/*58790*/       OPC_EmitInteger, MVT::i32, 14, 
/*58793*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58796*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNu8), 0,
                    MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlaneu:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*58806*/     /*Scope*/ 28, /*->58835*/
/*58807*/       OPC_CheckChild0Type, MVT::v4i16,
/*58809*/       OPC_RecordChild1, // #1 = $lane
/*58810*/       OPC_MoveChild1,
/*58811*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58814*/       OPC_MoveParent,
/*58815*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*58817*/       OPC_EmitConvertToTarget, 1,
/*58819*/       OPC_EmitInteger, MVT::i32, 14, 
/*58822*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58825*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNu16), 0,
                    MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlaneu:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*58835*/     /*Scope*/ 42, /*->58878*/
/*58836*/       OPC_CheckChild0Type, MVT::v16i8,
/*58838*/       OPC_RecordChild1, // #1 = $lane
/*58839*/       OPC_MoveChild1,
/*58840*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58843*/       OPC_MoveParent,
/*58844*/       OPC_EmitConvertToTarget, 1,
/*58846*/       OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*58849*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*58857*/       OPC_EmitConvertToTarget, 1,
/*58859*/       OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*58862*/       OPC_EmitInteger, MVT::i32, 14, 
/*58865*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58868*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNu8), 0,
                    MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*58878*/     /*Scope*/ 42, /*->58921*/
/*58879*/       OPC_CheckChild0Type, MVT::v8i16,
/*58881*/       OPC_RecordChild1, // #1 = $lane
/*58882*/       OPC_MoveChild1,
/*58883*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58886*/       OPC_MoveParent,
/*58887*/       OPC_EmitConvertToTarget, 1,
/*58889*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i16_reg
/*58892*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*58900*/       OPC_EmitConvertToTarget, 1,
/*58902*/       OPC_EmitNodeXForm, 6, 5, // SubReg_i16_lane
/*58905*/       OPC_EmitInteger, MVT::i32, 14, 
/*58908*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58911*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNu16), 0,
                    MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*58921*/     0, /*End of Scope*/
/*58922*/   /*SwitchOpcode*/ 105|128,1/*233*/, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->59159
/*58926*/     OPC_RecordChild0, // #0 = $V
/*58927*/     OPC_Scope, 60, /*->58989*/ // 5 children in Scope
/*58929*/       OPC_CheckChild0Type, MVT::v2i32,
/*58931*/       OPC_RecordChild1, // #1 = $lane
/*58932*/       OPC_MoveChild1,
/*58933*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58936*/       OPC_MoveParent,
/*58937*/       OPC_CheckType, MVT::i32,
/*58939*/       OPC_Scope, 20, /*->58961*/ // 2 children in Scope
/*58941*/         OPC_CheckPatternPredicate, 60, // (!Subtarget->hasSlowVGETLNi32()) && (Subtarget->hasVFP2())
/*58943*/         OPC_EmitConvertToTarget, 1,
/*58945*/         OPC_EmitInteger, MVT::i32, 14, 
/*58948*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58951*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNi32), 0,
                      MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (extractelt:i32 DPR:v2i32:$V, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VGETLNi32:i32 DPR:v2i32:$V, (imm:i32):$lane)
/*58961*/       /*Scope*/ 26, /*->58988*/
/*58962*/         OPC_CheckPatternPredicate, 61, // (Subtarget->hasNEON()) && (Subtarget->hasSlowVGETLNi32())
/*58964*/         OPC_EmitConvertToTarget, 1,
/*58966*/         OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*58969*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*58977*/         OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58980*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::i32, 2/*#Ops*/, 4, 5, 
                  // Src: (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:i32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)), GPR:i32)
/*58988*/       0, /*End of Scope*/
/*58989*/     /*Scope*/ 76, /*->59066*/
/*58990*/       OPC_CheckChild0Type, MVT::v4i32,
/*58992*/       OPC_RecordChild1, // #1 = $lane
/*58993*/       OPC_MoveChild1,
/*58994*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58997*/       OPC_MoveParent,
/*58998*/       OPC_CheckType, MVT::i32,
/*59000*/       OPC_Scope, 36, /*->59038*/ // 2 children in Scope
/*59002*/         OPC_CheckPatternPredicate, 62, // (!Subtarget->hasSlowVGETLNi32()) && (Subtarget->hasNEON())
/*59004*/         OPC_EmitConvertToTarget, 1,
/*59006*/         OPC_EmitNodeXForm, 7, 2, // DSubReg_i32_reg
/*59009*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*59017*/         OPC_EmitConvertToTarget, 1,
/*59019*/         OPC_EmitNodeXForm, 8, 5, // SubReg_i32_lane
/*59022*/         OPC_EmitInteger, MVT::i32, 14, 
/*59025*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59028*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNi32), 0,
                      MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                  // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VGETLNi32:i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), (SubReg_i32_lane:i32 (imm:iPTR):$lane))
/*59038*/       /*Scope*/ 26, /*->59065*/
/*59039*/         OPC_CheckPatternPredicate, 61, // (Subtarget->hasNEON()) && (Subtarget->hasSlowVGETLNi32())
/*59041*/         OPC_EmitConvertToTarget, 1,
/*59043*/         OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*59046*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*59054*/         OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59057*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::i32, 2/*#Ops*/, 4, 5, 
                  // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:i32 QPR:v4i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)), GPR:i32)
/*59065*/       0, /*End of Scope*/
/*59066*/     /*Scope*/ 21, /*->59088*/
/*59067*/       OPC_RecordChild1, // #1 = $src2
/*59068*/       OPC_MoveChild1,
/*59069*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59072*/       OPC_MoveParent,
/*59073*/       OPC_CheckType, MVT::f64,
/*59075*/       OPC_EmitConvertToTarget, 1,
/*59077*/       OPC_EmitNodeXForm, 16, 2, // DSubReg_f64_reg
/*59080*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::f64, 2/*#Ops*/, 0, 3, 
                // Src: (extractelt:f64 QPR:v2f64:$src1, (imm:iPTR):$src2) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f64 QPR:v2f64:$src1, (DSubReg_f64_reg:i32 (imm:iPTR):$src2))
/*59088*/     /*Scope*/ 34, /*->59123*/
/*59089*/       OPC_CheckChild0Type, MVT::v2f32,
/*59091*/       OPC_RecordChild1, // #1 = $src2
/*59092*/       OPC_MoveChild1,
/*59093*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59096*/       OPC_MoveParent,
/*59097*/       OPC_CheckType, MVT::f32,
/*59099*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59102*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v2f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*59110*/       OPC_EmitConvertToTarget, 1,
/*59112*/       OPC_EmitNodeXForm, 15, 4, // SSubReg_f32_reg
/*59115*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::f32, 2/*#Ops*/, 3, 5, 
                // Src: (extractelt:f32 DPR:v2f32:$src1, (imm:iPTR):$src2) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:i32), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*59123*/     /*Scope*/ 34, /*->59158*/
/*59124*/       OPC_CheckChild0Type, MVT::v4f32,
/*59126*/       OPC_RecordChild1, // #1 = $src2
/*59127*/       OPC_MoveChild1,
/*59128*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59131*/       OPC_MoveParent,
/*59132*/       OPC_CheckType, MVT::f32,
/*59134*/       OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*59137*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v4f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*59145*/       OPC_EmitConvertToTarget, 1,
/*59147*/       OPC_EmitNodeXForm, 15, 4, // SSubReg_f32_reg
/*59150*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::f32, 2/*#Ops*/, 3, 5, 
                // Src: (extractelt:f32 QPR:v4f32:$src1, (imm:iPTR):$src2) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:i32), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*59158*/     0, /*End of Scope*/
/*59159*/   /*SwitchOpcode*/ 122|128,2/*378*/, TARGET_VAL(ISD::FP_TO_SINT),// ->59541
/*59163*/     OPC_Scope, 43|128,1/*171*/, /*->59337*/ // 2 children in Scope
/*59166*/       OPC_MoveChild0,
/*59167*/       OPC_SwitchOpcode /*3 cases */, 53, TARGET_VAL(ISD::FROUND),// ->59224
/*59171*/         OPC_RecordChild0, // #0 = $a
/*59172*/         OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->59198
/*59175*/           OPC_MoveParent,
/*59176*/           OPC_CheckType, MVT::i32,
/*59178*/           OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*59180*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTASS), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59187*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59190*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (fround:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTASS:f32 SPR:f32:$a), GPR:i32)
/*59198*/         /*SwitchType*/ 23, MVT::f64,// ->59223
/*59200*/           OPC_MoveParent,
/*59201*/           OPC_CheckType, MVT::i32,
/*59203*/           OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*59205*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTASD), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59212*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59215*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (fround:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTASD:f32 DPR:f64:$a), GPR:i32)
/*59223*/         0, // EndSwitchType
/*59224*/       /*SwitchOpcode*/ 53, TARGET_VAL(ISD::FCEIL),// ->59280
/*59227*/         OPC_RecordChild0, // #0 = $a
/*59228*/         OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->59254
/*59231*/           OPC_MoveParent,
/*59232*/           OPC_CheckType, MVT::i32,
/*59234*/           OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*59236*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTPSS), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59243*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59246*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (fceil:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTPSS:f32 SPR:f32:$a), GPR:i32)
/*59254*/         /*SwitchType*/ 23, MVT::f64,// ->59279
/*59256*/           OPC_MoveParent,
/*59257*/           OPC_CheckType, MVT::i32,
/*59259*/           OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*59261*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTPSD), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59268*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59271*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (fceil:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTPSD:f32 DPR:f64:$a), GPR:i32)
/*59279*/         0, // EndSwitchType
/*59280*/       /*SwitchOpcode*/ 53, TARGET_VAL(ISD::FFLOOR),// ->59336
/*59283*/         OPC_RecordChild0, // #0 = $a
/*59284*/         OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->59310
/*59287*/           OPC_MoveParent,
/*59288*/           OPC_CheckType, MVT::i32,
/*59290*/           OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*59292*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTMSS), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59299*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59302*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (ffloor:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTMSS:f32 SPR:f32:$a), GPR:i32)
/*59310*/         /*SwitchType*/ 23, MVT::f64,// ->59335
/*59312*/           OPC_MoveParent,
/*59313*/           OPC_CheckType, MVT::i32,
/*59315*/           OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*59317*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTMSD), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59324*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59327*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (ffloor:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTMSD:f32 DPR:f64:$a), GPR:i32)
/*59335*/         0, // EndSwitchType
/*59336*/       0, // EndSwitchOpcode
/*59337*/     /*Scope*/ 73|128,1/*201*/, /*->59540*/
/*59339*/       OPC_RecordChild0, // #0 = $a
/*59340*/       OPC_SwitchType /*5 cases */, 114, MVT::i32,// ->59457
/*59343*/         OPC_Scope, 30, /*->59375*/ // 2 children in Scope
/*59345*/           OPC_CheckChild0Type, MVT::f64,
/*59347*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*59349*/           OPC_EmitInteger, MVT::i32, 14, 
/*59352*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59355*/           OPC_EmitNode1, TARGET_VAL(ARM::VTOSIZD), 0,
                        MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*59364*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59367*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 3, 4, 
                    // Src: (fp_to_sint:i32 DPR:f64:$a) - Complexity = 3
                    // Dst: (COPY_TO_REGCLASS:i32 (VTOSIZD:f32 DPR:f64:$a), GPR:i32)
/*59375*/         /*Scope*/ 80, /*->59456*/
/*59376*/           OPC_CheckChild0Type, MVT::f32,
/*59378*/           OPC_Scope, 28, /*->59408*/ // 2 children in Scope
/*59380*/             OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*59382*/             OPC_EmitInteger, MVT::i32, 14, 
/*59385*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59388*/             OPC_EmitNode1, TARGET_VAL(ARM::VTOSIZS), 0,
                          MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*59397*/             OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59400*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::i32, 2/*#Ops*/, 3, 4, 
                      // Src: (fp_to_sint:i32 SPR:f32:$a) - Complexity = 3
                      // Dst: (COPY_TO_REGCLASS:i32 (VTOSIZS:f32 SPR:f32:$a), GPR:i32)
/*59408*/           /*Scope*/ 46, /*->59455*/
/*59409*/             OPC_CheckPatternPredicate, 63, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*59411*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*59417*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59420*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*59429*/             OPC_EmitInteger, MVT::i32, 14, 
/*59432*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59435*/             OPC_EmitNode1, TARGET_VAL(ARM::VCVTf2sd), 0,
                          MVT::v2f32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*59444*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59447*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 6, 7, 
                      // Src: (fp_to_sint:i32 SPR:f32:$a) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:i32 (VCVTf2sd:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$a, ssub_0:i32)), ssub_0:i32)
/*59455*/           0, /*End of Scope*/
/*59456*/         0, /*End of Scope*/
/*59457*/       /*SwitchType*/ 19, MVT::v2i32,// ->59478
/*59459*/         OPC_CheckChild0Type, MVT::v2f32,
/*59461*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*59463*/         OPC_EmitInteger, MVT::i32, 14, 
/*59466*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59469*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2sd), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_sint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCVTf2sd:v2i32 DPR:v2f32:$Vm)
/*59478*/       /*SwitchType*/ 19, MVT::v4i32,// ->59499
/*59480*/         OPC_CheckChild0Type, MVT::v4f32,
/*59482*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*59484*/         OPC_EmitInteger, MVT::i32, 14, 
/*59487*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59490*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2sq), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_sint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCVTf2sq:v4i32 QPR:v4f32:$Vm)
/*59499*/       /*SwitchType*/ 19, MVT::v4i16,// ->59520
/*59501*/         OPC_CheckChild0Type, MVT::v4f16,
/*59503*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*59505*/         OPC_EmitInteger, MVT::i32, 14, 
/*59508*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59511*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2sd), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_sint:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCVTh2sd:v4i16 DPR:v4f16:$Vm)
/*59520*/       /*SwitchType*/ 17, MVT::v8i16,// ->59539
/*59522*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*59524*/         OPC_EmitInteger, MVT::i32, 14, 
/*59527*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59530*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2sq), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_sint:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCVTh2sq:v8i16 QPR:v8f16:$Vm)
/*59539*/       0, // EndSwitchType
/*59540*/     0, /*End of Scope*/
/*59541*/   /*SwitchOpcode*/ 122|128,2/*378*/, TARGET_VAL(ISD::FP_TO_UINT),// ->59923
/*59545*/     OPC_Scope, 43|128,1/*171*/, /*->59719*/ // 2 children in Scope
/*59548*/       OPC_MoveChild0,
/*59549*/       OPC_SwitchOpcode /*3 cases */, 53, TARGET_VAL(ISD::FROUND),// ->59606
/*59553*/         OPC_RecordChild0, // #0 = $a
/*59554*/         OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->59580
/*59557*/           OPC_MoveParent,
/*59558*/           OPC_CheckType, MVT::i32,
/*59560*/           OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*59562*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTAUS), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59569*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59572*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (fround:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTAUS:f32 SPR:f32:$a), GPR:i32)
/*59580*/         /*SwitchType*/ 23, MVT::f64,// ->59605
/*59582*/           OPC_MoveParent,
/*59583*/           OPC_CheckType, MVT::i32,
/*59585*/           OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*59587*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTAUD), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59594*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59597*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (fround:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTAUD:f32 DPR:f64:$a), GPR:i32)
/*59605*/         0, // EndSwitchType
/*59606*/       /*SwitchOpcode*/ 53, TARGET_VAL(ISD::FCEIL),// ->59662
/*59609*/         OPC_RecordChild0, // #0 = $a
/*59610*/         OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->59636
/*59613*/           OPC_MoveParent,
/*59614*/           OPC_CheckType, MVT::i32,
/*59616*/           OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*59618*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTPUS), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59625*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59628*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (fceil:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTPUS:f32 SPR:f32:$a), GPR:i32)
/*59636*/         /*SwitchType*/ 23, MVT::f64,// ->59661
/*59638*/           OPC_MoveParent,
/*59639*/           OPC_CheckType, MVT::i32,
/*59641*/           OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*59643*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTPUD), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59650*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59653*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (fceil:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTPUD:f32 DPR:f64:$a), GPR:i32)
/*59661*/         0, // EndSwitchType
/*59662*/       /*SwitchOpcode*/ 53, TARGET_VAL(ISD::FFLOOR),// ->59718
/*59665*/         OPC_RecordChild0, // #0 = $a
/*59666*/         OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->59692
/*59669*/           OPC_MoveParent,
/*59670*/           OPC_CheckType, MVT::i32,
/*59672*/           OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*59674*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTMUS), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59681*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59684*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (ffloor:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTMUS:f32 SPR:f32:$a), GPR:i32)
/*59692*/         /*SwitchType*/ 23, MVT::f64,// ->59717
/*59694*/           OPC_MoveParent,
/*59695*/           OPC_CheckType, MVT::i32,
/*59697*/           OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*59699*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTMUD), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59706*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59709*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (ffloor:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTMUD:f32 DPR:f64:$a), GPR:i32)
/*59717*/         0, // EndSwitchType
/*59718*/       0, // EndSwitchOpcode
/*59719*/     /*Scope*/ 73|128,1/*201*/, /*->59922*/
/*59721*/       OPC_RecordChild0, // #0 = $a
/*59722*/       OPC_SwitchType /*5 cases */, 114, MVT::i32,// ->59839
/*59725*/         OPC_Scope, 30, /*->59757*/ // 2 children in Scope
/*59727*/           OPC_CheckChild0Type, MVT::f64,
/*59729*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*59731*/           OPC_EmitInteger, MVT::i32, 14, 
/*59734*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59737*/           OPC_EmitNode1, TARGET_VAL(ARM::VTOUIZD), 0,
                        MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*59746*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59749*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 3, 4, 
                    // Src: (fp_to_uint:i32 DPR:f64:$a) - Complexity = 3
                    // Dst: (COPY_TO_REGCLASS:i32 (VTOUIZD:f32 DPR:f64:$a), GPR:i32)
/*59757*/         /*Scope*/ 80, /*->59838*/
/*59758*/           OPC_CheckChild0Type, MVT::f32,
/*59760*/           OPC_Scope, 28, /*->59790*/ // 2 children in Scope
/*59762*/             OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*59764*/             OPC_EmitInteger, MVT::i32, 14, 
/*59767*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59770*/             OPC_EmitNode1, TARGET_VAL(ARM::VTOUIZS), 0,
                          MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*59779*/             OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59782*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::i32, 2/*#Ops*/, 3, 4, 
                      // Src: (fp_to_uint:i32 SPR:f32:$a) - Complexity = 3
                      // Dst: (COPY_TO_REGCLASS:i32 (VTOUIZS:f32 SPR:f32:$a), GPR:i32)
/*59790*/           /*Scope*/ 46, /*->59837*/
/*59791*/             OPC_CheckPatternPredicate, 63, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*59793*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*59799*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59802*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*59811*/             OPC_EmitInteger, MVT::i32, 14, 
/*59814*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59817*/             OPC_EmitNode1, TARGET_VAL(ARM::VCVTf2ud), 0,
                          MVT::v2f32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*59826*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59829*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 6, 7, 
                      // Src: (fp_to_uint:i32 SPR:f32:$a) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:i32 (VCVTf2ud:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$a, ssub_0:i32)), ssub_0:i32)
/*59837*/           0, /*End of Scope*/
/*59838*/         0, /*End of Scope*/
/*59839*/       /*SwitchType*/ 19, MVT::v2i32,// ->59860
/*59841*/         OPC_CheckChild0Type, MVT::v2f32,
/*59843*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*59845*/         OPC_EmitInteger, MVT::i32, 14, 
/*59848*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59851*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2ud), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_uint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCVTf2ud:v2i32 DPR:v2f32:$Vm)
/*59860*/       /*SwitchType*/ 19, MVT::v4i32,// ->59881
/*59862*/         OPC_CheckChild0Type, MVT::v4f32,
/*59864*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*59866*/         OPC_EmitInteger, MVT::i32, 14, 
/*59869*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59872*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2uq), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_uint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCVTf2uq:v4i32 QPR:v4f32:$Vm)
/*59881*/       /*SwitchType*/ 19, MVT::v4i16,// ->59902
/*59883*/         OPC_CheckChild0Type, MVT::v4f16,
/*59885*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*59887*/         OPC_EmitInteger, MVT::i32, 14, 
/*59890*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59893*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2ud), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_uint:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCVTh2ud:v4i16 DPR:v4f16:$Vm)
/*59902*/       /*SwitchType*/ 17, MVT::v8i16,// ->59921
/*59904*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*59906*/         OPC_EmitInteger, MVT::i32, 14, 
/*59909*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59912*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2uq), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_uint:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCVTh2uq:v8i16 QPR:v8f16:$Vm)
/*59921*/       0, // EndSwitchType
/*59922*/     0, /*End of Scope*/
/*59923*/   /*SwitchOpcode*/ 110|128,2/*366*/, TARGET_VAL(ISD::Constant),// ->60293
/*59927*/     OPC_RecordNode, // #0 = $imm
/*59928*/     OPC_CheckType, MVT::i32,
/*59930*/     OPC_Scope, 25, /*->59957*/ // 12 children in Scope
/*59932*/       OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*59934*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*59936*/       OPC_EmitConvertToTarget, 0,
/*59938*/       OPC_EmitInteger, MVT::i32, 14, 
/*59941*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59944*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59947*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVi), 0,
                    MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (imm:i32)<<P:Predicate_t2_so_imm>>:$imm - Complexity = 5
                // Dst: (t2MOVi:i32 (imm:i32):$imm)
/*59957*/     /*Scope*/ 25, /*->59983*/
/*59958*/       OPC_CheckPredicate, 7, // Predicate_mod_imm
/*59960*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59962*/       OPC_EmitConvertToTarget, 0,
/*59964*/       OPC_EmitInteger, MVT::i32, 14, 
/*59967*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59970*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59973*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVi), 0,
                    MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (imm:i32)<<P:Predicate_mod_imm>>:$imm - Complexity = 4
                // Dst: (MOVi:i32 (imm:i32):$imm)
/*59983*/     /*Scope*/ 21, /*->60005*/
/*59984*/       OPC_CheckPredicate, 46, // Predicate_imm0_65535
/*59986*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*59988*/       OPC_EmitConvertToTarget, 0,
/*59990*/       OPC_EmitInteger, MVT::i32, 14, 
/*59993*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59996*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVi16), 0,
                    MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
                // Dst: (MOVi16:i32 (imm:i32):$imm)
/*60005*/     /*Scope*/ 28, /*->60034*/
/*60006*/       OPC_CheckPredicate, 28, // Predicate_mod_imm_not
/*60008*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60010*/       OPC_EmitConvertToTarget, 0,
/*60012*/       OPC_EmitNodeXForm, 10, 1, // imm_not_XFORM
/*60015*/       OPC_EmitInteger, MVT::i32, 14, 
/*60018*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60021*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60024*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MVNi), 0,
                    MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm - Complexity = 4
                // Dst: (MVNi:i32 (imm_not_XFORM:i32 (imm:i32):$imm))
/*60034*/     /*Scope*/ 13, /*->60048*/
/*60035*/       OPC_CheckPredicate, 80, // Predicate_arm_i32imm
/*60037*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60039*/       OPC_EmitConvertToTarget, 0,
/*60041*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVi32imm), 0,
                    MVT::i32, 1/*#Ops*/, 1, 
                // Src: (imm:i32)<<P:Predicate_arm_i32imm>>:$src - Complexity = 4
                // Dst: (MOVi32imm:i32 (imm:i32):$src)
/*60048*/     /*Scope*/ 25, /*->60074*/
/*60049*/       OPC_CheckPredicate, 47, // Predicate_imm0_255
/*60051*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*60053*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*60056*/       OPC_EmitConvertToTarget, 0,
/*60058*/       OPC_EmitInteger, MVT::i32, 14, 
/*60061*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60064*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tMOVi8), 0,
                    MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (imm:i32)<<P:Predicate_imm0_255>>:$imm8 - Complexity = 4
                // Dst: (tMOVi8:i32 (imm:i32):$imm8)
/*60074*/     /*Scope*/ 21, /*->60096*/
/*60075*/       OPC_CheckPredicate, 46, // Predicate_imm0_65535
/*60077*/       OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*60079*/       OPC_EmitConvertToTarget, 0,
/*60081*/       OPC_EmitInteger, MVT::i32, 14, 
/*60084*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60087*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVi16), 0,
                    MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
                // Dst: (t2MOVi16:i32 (imm:i32):$imm)
/*60096*/     /*Scope*/ 28, /*->60125*/
/*60097*/       OPC_CheckPredicate, 8, // Predicate_t2_so_imm_not
/*60099*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*60101*/       OPC_EmitConvertToTarget, 0,
/*60103*/       OPC_EmitNodeXForm, 1, 1, // t2_so_imm_not_XFORM
/*60106*/       OPC_EmitInteger, MVT::i32, 14, 
/*60109*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60112*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60115*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MVNi), 0,
                    MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$src - Complexity = 4
                // Dst: (t2MVNi:i32 (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$src))
/*60125*/     /*Scope*/ 53, /*->60179*/
/*60126*/       OPC_CheckPredicate, 81, // Predicate_thumb_immshifted
/*60128*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*60130*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*60133*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*60136*/       OPC_EmitConvertToTarget, 0,
/*60138*/       OPC_EmitNodeXForm, 17, 3, // thumb_immshifted_val
/*60141*/       OPC_EmitInteger, MVT::i32, 14, 
/*60144*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60147*/       OPC_EmitNode1, TARGET_VAL(ARM::tMOVi8), 0,
                    MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7
/*60157*/       OPC_EmitConvertToTarget, 0,
/*60159*/       OPC_EmitNodeXForm, 18, 8, // thumb_immshifted_shamt
/*60162*/       OPC_EmitInteger, MVT::i32, 14, 
/*60165*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60168*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tLSLri), 0,
                    MVT::i32, 5/*#Ops*/, 1, 7, 9, 10, 11, 
                // Src: (imm:i32)<<P:Predicate_thumb_immshifted>>:$src - Complexity = 4
                // Dst: (tLSLri:i32 (tMOVi8:i32 (thumb_immshifted_val:i32 (imm:i32):$src)), (thumb_immshifted_shamt:i32 (imm:i32):$src))
/*60179*/     /*Scope*/ 47, /*->60227*/
/*60180*/       OPC_CheckPredicate, 82, // Predicate_imm0_255_comp
/*60182*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*60184*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*60187*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*60190*/       OPC_EmitConvertToTarget, 0,
/*60192*/       OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*60195*/       OPC_EmitInteger, MVT::i32, 14, 
/*60198*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60201*/       OPC_EmitNode1, TARGET_VAL(ARM::tMOVi8), 0,
                    MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7
/*60211*/       OPC_EmitInteger, MVT::i32, 14, 
/*60214*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60217*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tMVN), 0,
                    MVT::i32, 4/*#Ops*/, 1, 7, 8, 9, 
                // Src: (imm:i32)<<P:Predicate_imm0_255_comp>>:$src - Complexity = 4
                // Dst: (tMVN:i32 (tMOVi8:i32 (imm_not_XFORM:i32 (imm:i32):$src)))
/*60227*/     /*Scope*/ 52, /*->60280*/
/*60228*/       OPC_CheckPredicate, 83, // Predicate_imm256_510
/*60230*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*60232*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*60235*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*60238*/       OPC_EmitInteger, MVT::i32, 127|128,1/*255*/, 
/*60242*/       OPC_EmitInteger, MVT::i32, 14, 
/*60245*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60248*/       OPC_EmitNode1, TARGET_VAL(ARM::tMOVi8), 0,
                    MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*60258*/       OPC_EmitConvertToTarget, 0,
/*60260*/       OPC_EmitNodeXForm, 19, 7, // thumb_imm256_510_addend
/*60263*/       OPC_EmitInteger, MVT::i32, 14, 
/*60266*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60269*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tADDi8), 0,
                    MVT::i32, 5/*#Ops*/, 1, 6, 8, 9, 10, 
                // Src: (imm:i32)<<P:Predicate_imm256_510>>:$src - Complexity = 4
                // Dst: (tADDi8:i32 (tMOVi8:i32 255:i32), (thumb_imm256_510_addend:i32 (imm:i32):$src))
/*60280*/     /*Scope*/ 11, /*->60292*/
/*60281*/       OPC_CheckPatternPredicate, 64, // (Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*60283*/       OPC_EmitConvertToTarget, 0,
/*60285*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVi32imm), 0,
                    MVT::i32, 1/*#Ops*/, 1, 
                // Src: (imm:i32):$src - Complexity = 3
                // Dst: (t2MOVi32imm:i32 (imm:i32):$src)
/*60292*/     0, /*End of Scope*/
/*60293*/   /*SwitchOpcode*/ 30, TARGET_VAL(ISD::TRAP),// ->60326
/*60296*/     OPC_RecordNode, // #0 = 'trap' chained node
/*60297*/     OPC_Scope, 8, /*->60307*/ // 3 children in Scope
/*60299*/       OPC_CheckPatternPredicate, 65, // (!Subtarget->isThumb()) && (Subtarget->useNaClTrap())
/*60301*/       OPC_EmitMergeInputChains1_0,
/*60302*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::TRAPNaCl), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (trap) - Complexity = 3
                // Dst: (TRAPNaCl)
/*60307*/     /*Scope*/ 8, /*->60316*/
/*60308*/       OPC_CheckPatternPredicate, 66, // (!Subtarget->useNaClTrap()) && (!Subtarget->isThumb())
/*60310*/       OPC_EmitMergeInputChains1_0,
/*60311*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::TRAP), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (trap) - Complexity = 3
                // Dst: (TRAP)
/*60316*/     /*Scope*/ 8, /*->60325*/
/*60317*/       OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb())
/*60319*/       OPC_EmitMergeInputChains1_0,
/*60320*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::tTRAP), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (trap) - Complexity = 3
                // Dst: (tTRAP)
/*60325*/     0, /*End of Scope*/
/*60326*/   /*SwitchOpcode*/ 55, TARGET_VAL(ARMISD::RET_FLAG),// ->60384
/*60329*/     OPC_RecordNode, // #0 = 'ARMretflag' chained node
/*60330*/     OPC_CaptureGlueInput,
/*60331*/     OPC_Scope, 16, /*->60349*/ // 3 children in Scope
/*60333*/       OPC_CheckPatternPredicate, 55, // (Subtarget->hasV4TOps()) && (!Subtarget->isThumb())
/*60335*/       OPC_EmitMergeInputChains1_0,
/*60336*/       OPC_EmitInteger, MVT::i32, 14, 
/*60339*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60342*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::BX_RET), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                    2/*#Ops*/, 1, 2, 
                // Src: (ARMretflag) - Complexity = 3
                // Dst: (BX_RET)
/*60349*/     /*Scope*/ 16, /*->60366*/
/*60350*/       OPC_CheckPatternPredicate, 56, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*60352*/       OPC_EmitMergeInputChains1_0,
/*60353*/       OPC_EmitInteger, MVT::i32, 14, 
/*60356*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60359*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::MOVPCLR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                    2/*#Ops*/, 1, 2, 
                // Src: (ARMretflag) - Complexity = 3
                // Dst: (MOVPCLR)
/*60366*/     /*Scope*/ 16, /*->60383*/
/*60367*/       OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb())
/*60369*/       OPC_EmitMergeInputChains1_0,
/*60370*/       OPC_EmitInteger, MVT::i32, 14, 
/*60373*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60376*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::tBX_RET), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                    2/*#Ops*/, 1, 2, 
                // Src: (ARMretflag) - Complexity = 3
                // Dst: (tBX_RET)
/*60383*/     0, /*End of Scope*/
/*60384*/   /*SwitchOpcode*/ 44, TARGET_VAL(ISD::BRIND),// ->60431
/*60387*/     OPC_RecordNode, // #0 = 'brind' chained node
/*60388*/     OPC_RecordChild1, // #1 = $dst
/*60389*/     OPC_CheckChild1Type, MVT::i32,
/*60391*/     OPC_Scope, 9, /*->60402*/ // 3 children in Scope
/*60393*/       OPC_CheckPatternPredicate, 55, // (Subtarget->hasV4TOps()) && (!Subtarget->isThumb())
/*60395*/       OPC_EmitMergeInputChains1_0,
/*60396*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::BX), 0|OPFL_Chain,
                    1/*#Ops*/, 1, 
                // Src: (brind GPR:i32:$dst) - Complexity = 3
                // Dst: (BX GPR:i32:$dst)
/*60402*/     /*Scope*/ 9, /*->60412*/
/*60403*/       OPC_CheckPatternPredicate, 56, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*60405*/       OPC_EmitMergeInputChains1_0,
/*60406*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::MOVPCRX), 0|OPFL_Chain,
                    1/*#Ops*/, 1, 
                // Src: (brind GPR:i32:$dst) - Complexity = 3
                // Dst: (MOVPCRX GPR:i32:$dst)
/*60412*/     /*Scope*/ 17, /*->60430*/
/*60413*/       OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb())
/*60415*/       OPC_EmitMergeInputChains1_0,
/*60416*/       OPC_EmitInteger, MVT::i32, 14, 
/*60419*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60422*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::tBRIND), 0|OPFL_Chain,
                    3/*#Ops*/, 1, 2, 3, 
                // Src: (brind GPR:i32:$Rm) - Complexity = 3
                // Dst: (tBRIND GPR:i32:$Rm)
/*60430*/     0, /*End of Scope*/
/*60431*/   /*SwitchOpcode*/ 55, TARGET_VAL(ISD::BR),// ->60489
/*60434*/     OPC_RecordNode, // #0 = 'br' chained node
/*60435*/     OPC_RecordChild1, // #1 = $target
/*60436*/     OPC_MoveChild1,
/*60437*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*60440*/     OPC_MoveParent,
/*60441*/     OPC_Scope, 9, /*->60452*/ // 3 children in Scope
/*60443*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60445*/       OPC_EmitMergeInputChains1_0,
/*60446*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::B), 0|OPFL_Chain,
                    1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (B (bb:Other):$target)
/*60452*/     /*Scope*/ 17, /*->60470*/
/*60453*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*60455*/       OPC_EmitMergeInputChains1_0,
/*60456*/       OPC_EmitInteger, MVT::i32, 14, 
/*60459*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60462*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::tB), 0|OPFL_Chain,
                    3/*#Ops*/, 1, 2, 3, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (tB (bb:Other):$target)
/*60470*/     /*Scope*/ 17, /*->60488*/
/*60471*/       OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*60473*/       OPC_EmitMergeInputChains1_0,
/*60474*/       OPC_EmitInteger, MVT::i32, 14, 
/*60477*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60480*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::t2B), 0|OPFL_Chain,
                    3/*#Ops*/, 1, 2, 3, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (t2B (bb:Other):$target)
/*60488*/     0, /*End of Scope*/
/*60489*/   /*SwitchOpcode*/ 38, TARGET_VAL(ARMISD::RRX),// ->60530
/*60492*/     OPC_CaptureGlueInput,
/*60493*/     OPC_RecordChild0, // #0 = $Rm
/*60494*/     OPC_CheckType, MVT::i32,
/*60496*/     OPC_Scope, 9, /*->60507*/ // 2 children in Scope
/*60498*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60500*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::RRX), 0|OPFL_GlueInput,
                    MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMrrx:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (RRX:i32 GPR:i32:$Rm)
/*60507*/     /*Scope*/ 21, /*->60529*/
/*60508*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*60510*/       OPC_EmitInteger, MVT::i32, 14, 
/*60513*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60516*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60519*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2RRX), 0|OPFL_GlueInput,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMrrx:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2RRX:i32 rGPR:i32:$Rm)
/*60529*/     0, /*End of Scope*/
/*60530*/   /*SwitchOpcode*/ 35, TARGET_VAL(ARMISD::SRL_FLAG),// ->60568
/*60533*/     OPC_RecordChild0, // #0 = $src
/*60534*/     OPC_CheckType, MVT::i32,
/*60536*/     OPC_Scope, 10, /*->60548*/ // 2 children in Scope
/*60538*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60540*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::MOVsrl_flag), 0|OPFL_GlueOutput,
                    MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMsrl_flag:i32 GPR:i32:$src) - Complexity = 3
                // Dst: (MOVsrl_flag:i32:i32 GPR:i32:$src)
/*60548*/     /*Scope*/ 18, /*->60567*/
/*60549*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*60551*/       OPC_EmitInteger, MVT::i32, 14, 
/*60554*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60557*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::t2MOVsrl_flag), 0|OPFL_GlueOutput,
                    MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMsrl_flag:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2MOVsrl_flag:i32:i32 rGPR:i32:$Rm)
/*60567*/     0, /*End of Scope*/
/*60568*/   /*SwitchOpcode*/ 35, TARGET_VAL(ARMISD::SRA_FLAG),// ->60606
/*60571*/     OPC_RecordChild0, // #0 = $src
/*60572*/     OPC_CheckType, MVT::i32,
/*60574*/     OPC_Scope, 10, /*->60586*/ // 2 children in Scope
/*60576*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60578*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::MOVsra_flag), 0|OPFL_GlueOutput,
                    MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMsra_flag:i32 GPR:i32:$src) - Complexity = 3
                // Dst: (MOVsra_flag:i32:i32 GPR:i32:$src)
/*60586*/     /*Scope*/ 18, /*->60605*/
/*60587*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*60589*/       OPC_EmitInteger, MVT::i32, 14, 
/*60592*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60595*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::t2MOVsra_flag), 0|OPFL_GlueOutput,
                    MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMsra_flag:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2MOVsra_flag:i32:i32 rGPR:i32:$Rm)
/*60605*/     0, /*End of Scope*/
/*60606*/   /*SwitchOpcode*/ 74, TARGET_VAL(ISD::SMUL_LOHI),// ->60683
/*60609*/     OPC_RecordChild0, // #0 = $Rn
/*60610*/     OPC_RecordChild1, // #1 = $Rm
/*60611*/     OPC_CheckType, MVT::i32,
/*60613*/     OPC_Scope, 23, /*->60638*/ // 3 children in Scope
/*60615*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*60617*/       OPC_EmitInteger, MVT::i32, 14, 
/*60620*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60623*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60626*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::SMULL), 0,
                    MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (smullohi:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SMULL:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*60638*/     /*Scope*/ 23, /*->60662*/
/*60639*/       OPC_CheckPatternPredicate, 11, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*60641*/       OPC_EmitInteger, MVT::i32, 14, 
/*60644*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60647*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60650*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::SMULLv5), 0,
                    MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (smullohi:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SMULLv5:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*60662*/     /*Scope*/ 19, /*->60682*/
/*60663*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*60665*/       OPC_EmitInteger, MVT::i32, 14, 
/*60668*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60671*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SMULL), 0,
                    MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smullohi:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SMULL:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*60682*/     0, /*End of Scope*/
/*60683*/   /*SwitchOpcode*/ 74, TARGET_VAL(ISD::UMUL_LOHI),// ->60760
/*60686*/     OPC_RecordChild0, // #0 = $Rn
/*60687*/     OPC_RecordChild1, // #1 = $Rm
/*60688*/     OPC_CheckType, MVT::i32,
/*60690*/     OPC_Scope, 23, /*->60715*/ // 3 children in Scope
/*60692*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*60694*/       OPC_EmitInteger, MVT::i32, 14, 
/*60697*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60700*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60703*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::UMULL), 0,
                    MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (umullohi:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (UMULL:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*60715*/     /*Scope*/ 23, /*->60739*/
/*60716*/       OPC_CheckPatternPredicate, 11, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*60718*/       OPC_EmitInteger, MVT::i32, 14, 
/*60721*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60724*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60727*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::UMULLv5), 0,
                    MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (umullohi:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (UMULLv5:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*60739*/     /*Scope*/ 19, /*->60759*/
/*60740*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*60742*/       OPC_EmitInteger, MVT::i32, 14, 
/*60745*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60748*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::t2UMULL), 0,
                    MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umullohi:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2UMULL:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*60759*/     0, /*End of Scope*/
/*60760*/   /*SwitchOpcode*/ 44, TARGET_VAL(ISD::MULHS),// ->60807
/*60763*/     OPC_RecordChild0, // #0 = $Rn
/*60764*/     OPC_RecordChild1, // #1 = $Rm
/*60765*/     OPC_CheckType, MVT::i32,
/*60767*/     OPC_Scope, 18, /*->60787*/ // 2 children in Scope
/*60769*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*60771*/       OPC_EmitInteger, MVT::i32, 14, 
/*60774*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60777*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SMMUL), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SMMUL:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*60787*/     /*Scope*/ 18, /*->60806*/
/*60788*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*60790*/       OPC_EmitInteger, MVT::i32, 14, 
/*60793*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60796*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMMUL), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SMMUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*60806*/     0, /*End of Scope*/
/*60807*/   /*SwitchOpcode*/ 44, TARGET_VAL(ARMISD::SMULWB),// ->60854
/*60810*/     OPC_RecordChild0, // #0 = $Rn
/*60811*/     OPC_RecordChild1, // #1 = $Rm
/*60812*/     OPC_CheckType, MVT::i32,
/*60814*/     OPC_Scope, 18, /*->60834*/ // 2 children in Scope
/*60816*/       OPC_CheckPatternPredicate, 41, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*60818*/       OPC_EmitInteger, MVT::i32, 14, 
/*60821*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60824*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULWB), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMsmulwb:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SMULWB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*60834*/     /*Scope*/ 18, /*->60853*/
/*60835*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*60837*/       OPC_EmitInteger, MVT::i32, 14, 
/*60840*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60843*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULWB), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMsmulwb:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SMULWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*60853*/     0, /*End of Scope*/
/*60854*/   /*SwitchOpcode*/ 44, TARGET_VAL(ARMISD::SMULWT),// ->60901
/*60857*/     OPC_RecordChild0, // #0 = $Rn
/*60858*/     OPC_RecordChild1, // #1 = $Rm
/*60859*/     OPC_CheckType, MVT::i32,
/*60861*/     OPC_Scope, 18, /*->60881*/ // 2 children in Scope
/*60863*/       OPC_CheckPatternPredicate, 41, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*60865*/       OPC_EmitInteger, MVT::i32, 14, 
/*60868*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60871*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULWT), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMsmulwt:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SMULWT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*60881*/     /*Scope*/ 18, /*->60900*/
/*60882*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*60884*/       OPC_EmitInteger, MVT::i32, 14, 
/*60887*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60890*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULWT), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMsmulwt:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SMULWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*60900*/     0, /*End of Scope*/
/*60901*/   /*SwitchOpcode*/ 50, TARGET_VAL(ARMISD::SMLALBB),// ->60954
/*60904*/     OPC_RecordChild0, // #0 = $Rn
/*60905*/     OPC_RecordChild1, // #1 = $Rm
/*60906*/     OPC_RecordChild2, // #2 = $RLo
/*60907*/     OPC_RecordChild3, // #3 = $RHi
/*60908*/     OPC_Scope, 21, /*->60931*/ // 2 children in Scope
/*60910*/       OPC_CheckPatternPredicate, 41, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*60912*/       OPC_EmitInteger, MVT::i32, 14, 
/*60915*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60918*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::SMLALBB), 0,
                    MVT::i32, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                // Src: (ARMsmlalbb:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$RLo, GPR:i32:$RHi) - Complexity = 3
                // Dst: (SMLALBB:i32:i32 ?:i32:$Rn, ?:i32:$Rm, ?:i32:$RLo, ?:i32:$RHi)
/*60931*/     /*Scope*/ 21, /*->60953*/
/*60932*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*60934*/       OPC_EmitInteger, MVT::i32, 14, 
/*60937*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60940*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SMLALBB), 0,
                    MVT::i32, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                // Src: (ARMsmlalbb:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$RLo, GPR:i32:$RHi) - Complexity = 3
                // Dst: (t2SMLALBB:i32:i32 ?:i32:$Rn, ?:i32:$Rm, ?:i32:$RLo, ?:i32:$RHi)
/*60953*/     0, /*End of Scope*/
/*60954*/   /*SwitchOpcode*/ 50, TARGET_VAL(ARMISD::SMLALBT),// ->61007
/*60957*/     OPC_RecordChild0, // #0 = $Rn
/*60958*/     OPC_RecordChild1, // #1 = $Rm
/*60959*/     OPC_RecordChild2, // #2 = $RLo
/*60960*/     OPC_RecordChild3, // #3 = $RHi
/*60961*/     OPC_Scope, 21, /*->60984*/ // 2 children in Scope
/*60963*/       OPC_CheckPatternPredicate, 41, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*60965*/       OPC_EmitInteger, MVT::i32, 14, 
/*60968*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60971*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::SMLALBT), 0,
                    MVT::i32, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                // Src: (ARMsmlalbt:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$RLo, GPR:i32:$RHi) - Complexity = 3
                // Dst: (SMLALBT:i32:i32 ?:i32:$Rn, ?:i32:$Rm, ?:i32:$RLo, ?:i32:$RHi)
/*60984*/     /*Scope*/ 21, /*->61006*/
/*60985*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*60987*/       OPC_EmitInteger, MVT::i32, 14, 
/*60990*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60993*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SMLALBT), 0,
                    MVT::i32, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                // Src: (ARMsmlalbt:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$RLo, GPR:i32:$RHi) - Complexity = 3
                // Dst: (t2SMLALBT:i32:i32 ?:i32:$Rn, ?:i32:$Rm, ?:i32:$RLo, ?:i32:$RHi)
/*61006*/     0, /*End of Scope*/
/*61007*/   /*SwitchOpcode*/ 50, TARGET_VAL(ARMISD::SMLALTB),// ->61060
/*61010*/     OPC_RecordChild0, // #0 = $Rn
/*61011*/     OPC_RecordChild1, // #1 = $Rm
/*61012*/     OPC_RecordChild2, // #2 = $RLo
/*61013*/     OPC_RecordChild3, // #3 = $RHi
/*61014*/     OPC_Scope, 21, /*->61037*/ // 2 children in Scope
/*61016*/       OPC_CheckPatternPredicate, 41, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*61018*/       OPC_EmitInteger, MVT::i32, 14, 
/*61021*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61024*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::SMLALTB), 0,
                    MVT::i32, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                // Src: (ARMsmlaltb:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$RLo, GPR:i32:$RHi) - Complexity = 3
                // Dst: (SMLALTB:i32:i32 ?:i32:$Rn, ?:i32:$Rm, ?:i32:$RLo, ?:i32:$RHi)
/*61037*/     /*Scope*/ 21, /*->61059*/
/*61038*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*61040*/       OPC_EmitInteger, MVT::i32, 14, 
/*61043*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61046*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SMLALTB), 0,
                    MVT::i32, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                // Src: (ARMsmlaltb:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$RLo, GPR:i32:$RHi) - Complexity = 3
                // Dst: (t2SMLALTB:i32:i32 ?:i32:$Rn, ?:i32:$Rm, ?:i32:$RLo, ?:i32:$RHi)
/*61059*/     0, /*End of Scope*/
/*61060*/   /*SwitchOpcode*/ 50, TARGET_VAL(ARMISD::SMLALTT),// ->61113
/*61063*/     OPC_RecordChild0, // #0 = $Rn
/*61064*/     OPC_RecordChild1, // #1 = $Rm
/*61065*/     OPC_RecordChild2, // #2 = $RLo
/*61066*/     OPC_RecordChild3, // #3 = $RHi
/*61067*/     OPC_Scope, 21, /*->61090*/ // 2 children in Scope
/*61069*/       OPC_CheckPatternPredicate, 41, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*61071*/       OPC_EmitInteger, MVT::i32, 14, 
/*61074*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61077*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::SMLALTT), 0,
                    MVT::i32, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                // Src: (ARMsmlaltt:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$RLo, GPR:i32:$RHi) - Complexity = 3
                // Dst: (SMLALTT:i32:i32 ?:i32:$Rn, ?:i32:$Rm, ?:i32:$RLo, ?:i32:$RHi)
/*61090*/     /*Scope*/ 21, /*->61112*/
/*61091*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*61093*/       OPC_EmitInteger, MVT::i32, 14, 
/*61096*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61099*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SMLALTT), 0,
                    MVT::i32, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                // Src: (ARMsmlaltt:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$RLo, GPR:i32:$RHi) - Complexity = 3
                // Dst: (t2SMLALTT:i32:i32 ?:i32:$Rn, ?:i32:$Rm, ?:i32:$RLo, ?:i32:$RHi)
/*61112*/     0, /*End of Scope*/
/*61113*/   /*SwitchOpcode*/ 44, TARGET_VAL(ISD::SDIV),// ->61160
/*61116*/     OPC_RecordChild0, // #0 = $Rn
/*61117*/     OPC_RecordChild1, // #1 = $Rm
/*61118*/     OPC_CheckType, MVT::i32,
/*61120*/     OPC_Scope, 18, /*->61140*/ // 2 children in Scope
/*61122*/       OPC_CheckPatternPredicate, 67, // (Subtarget->hasDivideInARMMode()) && (!Subtarget->isThumb())
/*61124*/       OPC_EmitInteger, MVT::i32, 14, 
/*61127*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61130*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SDIV), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sdiv:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SDIV:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*61140*/     /*Scope*/ 18, /*->61159*/
/*61141*/       OPC_CheckPatternPredicate, 68, // (Subtarget->hasDivide()) && (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*61143*/       OPC_EmitInteger, MVT::i32, 14, 
/*61146*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61149*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SDIV), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sdiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*61159*/     0, /*End of Scope*/
/*61160*/   /*SwitchOpcode*/ 44, TARGET_VAL(ISD::UDIV),// ->61207
/*61163*/     OPC_RecordChild0, // #0 = $Rn
/*61164*/     OPC_RecordChild1, // #1 = $Rm
/*61165*/     OPC_CheckType, MVT::i32,
/*61167*/     OPC_Scope, 18, /*->61187*/ // 2 children in Scope
/*61169*/       OPC_CheckPatternPredicate, 67, // (Subtarget->hasDivideInARMMode()) && (!Subtarget->isThumb())
/*61171*/       OPC_EmitInteger, MVT::i32, 14, 
/*61174*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61177*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::UDIV), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (udiv:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (UDIV:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*61187*/     /*Scope*/ 18, /*->61206*/
/*61188*/       OPC_CheckPatternPredicate, 68, // (Subtarget->hasDivide()) && (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*61190*/       OPC_EmitInteger, MVT::i32, 14, 
/*61193*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61196*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UDIV), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (udiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2UDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*61206*/     0, /*End of Scope*/
/*61207*/   /*SwitchOpcode*/ 29|128,1/*157*/, TARGET_VAL(ISD::CTLZ),// ->61368
/*61211*/     OPC_RecordChild0, // #0 = $Rm
/*61212*/     OPC_SwitchType /*7 cases */, 38, MVT::i32,// ->61253
/*61215*/       OPC_Scope, 17, /*->61234*/ // 2 children in Scope
/*61217*/         OPC_CheckPatternPredicate, 40, // (Subtarget->hasV5TOps()) && (!Subtarget->isThumb())
/*61219*/         OPC_EmitInteger, MVT::i32, 14, 
/*61222*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61225*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CLZ), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ctlz:i32 GPR:i32:$Rm) - Complexity = 3
                  // Dst: (CLZ:i32 GPR:i32:$Rm)
/*61234*/       /*Scope*/ 17, /*->61252*/
/*61235*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*61237*/         OPC_EmitInteger, MVT::i32, 14, 
/*61240*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61243*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CLZ), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ctlz:i32 rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2CLZ:i32 rGPR:i32:$Rm)
/*61252*/       0, /*End of Scope*/
/*61253*/     /*SwitchType*/ 17, MVT::v8i8,// ->61272
/*61255*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61257*/       OPC_EmitInteger, MVT::i32, 14, 
/*61260*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61263*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLZv8i8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCLZv8i8:v8i8 DPR:v8i8:$Vm)
/*61272*/     /*SwitchType*/ 17, MVT::v4i16,// ->61291
/*61274*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61276*/       OPC_EmitInteger, MVT::i32, 14, 
/*61279*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61282*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLZv4i16), 0,
                    MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCLZv4i16:v4i16 DPR:v4i16:$Vm)
/*61291*/     /*SwitchType*/ 17, MVT::v2i32,// ->61310
/*61293*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61295*/       OPC_EmitInteger, MVT::i32, 14, 
/*61298*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61301*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLZv2i32), 0,
                    MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCLZv2i32:v2i32 DPR:v2i32:$Vm)
/*61310*/     /*SwitchType*/ 17, MVT::v16i8,// ->61329
/*61312*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61314*/       OPC_EmitInteger, MVT::i32, 14, 
/*61317*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61320*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLZv16i8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCLZv16i8:v16i8 QPR:v16i8:$Vm)
/*61329*/     /*SwitchType*/ 17, MVT::v8i16,// ->61348
/*61331*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61333*/       OPC_EmitInteger, MVT::i32, 14, 
/*61336*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61339*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLZv8i16), 0,
                    MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCLZv8i16:v8i16 QPR:v8i16:$Vm)
/*61348*/     /*SwitchType*/ 17, MVT::v4i32,// ->61367
/*61350*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61352*/       OPC_EmitInteger, MVT::i32, 14, 
/*61355*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61358*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLZv4i32), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCLZv4i32:v4i32 QPR:v4i32:$Vm)
/*61367*/     0, // EndSwitchType
/*61368*/   /*SwitchOpcode*/ 41, TARGET_VAL(ISD::BITREVERSE),// ->61412
/*61371*/     OPC_RecordChild0, // #0 = $Rm
/*61372*/     OPC_CheckType, MVT::i32,
/*61374*/     OPC_Scope, 17, /*->61393*/ // 2 children in Scope
/*61376*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*61378*/       OPC_EmitInteger, MVT::i32, 14, 
/*61381*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61384*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::RBIT), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bitreverse:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (RBIT:i32 GPR:i32:$Rm)
/*61393*/     /*Scope*/ 17, /*->61411*/
/*61394*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*61396*/       OPC_EmitInteger, MVT::i32, 14, 
/*61399*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61402*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2RBIT), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bitreverse:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2RBIT:i32 rGPR:i32:$Rm)
/*61411*/     0, /*End of Scope*/
/*61412*/   /*SwitchOpcode*/ 59, TARGET_VAL(ISD::BSWAP),// ->61474
/*61415*/     OPC_RecordChild0, // #0 = $Rm
/*61416*/     OPC_CheckType, MVT::i32,
/*61418*/     OPC_Scope, 17, /*->61437*/ // 3 children in Scope
/*61420*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*61422*/       OPC_EmitInteger, MVT::i32, 14, 
/*61425*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61428*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::REV), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bswap:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (REV:i32 GPR:i32:$Rm)
/*61437*/     /*Scope*/ 17, /*->61455*/
/*61438*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*61440*/       OPC_EmitInteger, MVT::i32, 14, 
/*61443*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61446*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tREV), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bswap:i32 tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tREV:i32 tGPR:i32:$Rm)
/*61455*/     /*Scope*/ 17, /*->61473*/
/*61456*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*61458*/       OPC_EmitInteger, MVT::i32, 14, 
/*61461*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61464*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2REV), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bswap:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2REV:i32 rGPR:i32:$Rm)
/*61473*/     0, /*End of Scope*/
/*61474*/   /*SwitchOpcode*/ 22, TARGET_VAL(ARMISD::THREAD_POINTER),// ->61499
/*61477*/     OPC_CheckType, MVT::i32,
/*61479*/     OPC_Scope, 8, /*->61489*/ // 2 children in Scope
/*61481*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*61483*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::TPsoft), 0,
                    MVT::i32, 0/*#Ops*/, 
                // Src: (ARMthread_pointer:i32) - Complexity = 3
                // Dst: (TPsoft:i32)
/*61489*/     /*Scope*/ 8, /*->61498*/
/*61490*/       OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb())
/*61492*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tTPsoft), 0,
                    MVT::i32, 0/*#Ops*/, 
                // Src: (ARMthread_pointer:i32) - Complexity = 3
                // Dst: (tTPsoft:i32)
/*61498*/     0, /*End of Scope*/
/*61499*/   /*SwitchOpcode*/ 45, TARGET_VAL(ARMISD::EH_SJLJ_LONGJMP),// ->61547
/*61502*/     OPC_RecordNode, // #0 = 'ARMeh_sjlj_longjmp' chained node
/*61503*/     OPC_RecordChild1, // #1 = $src
/*61504*/     OPC_CheckChild1Type, MVT::i32,
/*61506*/     OPC_RecordChild2, // #2 = $scratch
/*61507*/     OPC_CheckChild2Type, MVT::i32,
/*61509*/     OPC_Scope, 11, /*->61522*/ // 3 children in Scope
/*61511*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*61513*/       OPC_EmitMergeInputChains1_0,
/*61514*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::Int_eh_sjlj_longjmp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
                // Dst: (Int_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*61522*/     /*Scope*/ 11, /*->61534*/
/*61523*/       OPC_CheckPatternPredicate, 69, // (!Subtarget->isTargetWindows()) && (Subtarget->isThumb())
/*61525*/       OPC_EmitMergeInputChains1_0,
/*61526*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tInt_eh_sjlj_longjmp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
                // Dst: (tInt_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*61534*/     /*Scope*/ 11, /*->61546*/
/*61535*/       OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb()) && (Subtarget->isTargetWindows())
/*61537*/       OPC_EmitMergeInputChains1_0,
/*61538*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tInt_WIN_eh_sjlj_longjmp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
                // Dst: (tInt_WIN_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*61546*/     0, /*End of Scope*/
/*61547*/   /*SwitchOpcode*/ 41, TARGET_VAL(ARMISD::MEMBARRIER_MCR),// ->61591
/*61550*/     OPC_RecordNode, // #0 = 'ARMMemBarrierMCR' chained node
/*61551*/     OPC_RecordChild1, // #1 = $zero
/*61552*/     OPC_CheckChild1Type, MVT::i32,
/*61554*/     OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*61556*/     OPC_EmitMergeInputChains1_0,
/*61557*/     OPC_EmitInteger, MVT::i32, 15, 
/*61560*/     OPC_EmitInteger, MVT::i32, 0, 
/*61563*/     OPC_EmitInteger, MVT::i32, 7, 
/*61566*/     OPC_EmitInteger, MVT::i32, 10, 
/*61569*/     OPC_EmitInteger, MVT::i32, 5, 
/*61572*/     OPC_EmitInteger, MVT::i32, 14, 
/*61575*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61578*/     OPC_MorphNodeTo0, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                  8/*#Ops*/, 2, 3, 1, 4, 5, 6, 7, 8, 
              // Src: (ARMMemBarrierMCR GPR:i32:$zero) - Complexity = 3
              // Dst: (MCR 15:i32, 0:i32, GPR:i32:$zero, 7:i32, 10:i32, 5:i32)
/*61591*/   /*SwitchOpcode*/ 13|128,13/*1677*/, TARGET_VAL(ISD::BITCAST),// ->63272
/*61595*/     OPC_Scope, 22, /*->61619*/ // 3 children in Scope
/*61597*/       OPC_RecordChild0, // #0 = $Sn
/*61598*/       OPC_CheckChild0Type, MVT::f32,
/*61600*/       OPC_CheckType, MVT::i32,
/*61602*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*61604*/       OPC_EmitInteger, MVT::i32, 14, 
/*61607*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61610*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVRS), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bitconvert:i32 SPR:f32:$Sn) - Complexity = 3
                // Dst: (VMOVRS:i32 SPR:f32:$Sn)
/*61619*/     /*Scope*/ 31, /*->61651*/
/*61620*/       OPC_MoveChild0,
/*61621*/       OPC_CheckOpcode, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),
/*61624*/       OPC_RecordChild0, // #0 = $src
/*61625*/       OPC_CheckChild0Type, MVT::v2i32,
/*61627*/       OPC_RecordChild1, // #1 = $lane
/*61628*/       OPC_MoveChild1,
/*61629*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61632*/       OPC_MoveParent,
/*61633*/       OPC_CheckType, MVT::i32,
/*61635*/       OPC_MoveParent,
/*61636*/       OPC_CheckType, MVT::f32,
/*61638*/       OPC_EmitConvertToTarget, 1,
/*61640*/       OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*61643*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::f32, 2/*#Ops*/, 0, 3, 
                // Src: (bitconvert:f32 (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                // Dst: (EXTRACT_SUBREG:f32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane))
/*61651*/     /*Scope*/ 82|128,12/*1618*/, /*->63271*/
/*61653*/       OPC_RecordChild0, // #0 = $src
/*61654*/       OPC_Scope, 121, /*->61777*/ // 13 children in Scope
/*61656*/         OPC_CheckChild0Type, MVT::v1i64,
/*61658*/         OPC_SwitchType /*5 cases */, 3, MVT::f64,// ->61664
/*61661*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:f64 DPR:v1i64:$src) - Complexity = 3
                    // Dst: DPR:f64:$src
/*61664*/         /*SwitchType*/ 26, MVT::v2i32,// ->61692
/*61666*/           OPC_Scope, 5, /*->61673*/ // 2 children in Scope
/*61668*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61670*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*61673*/           /*Scope*/ 17, /*->61691*/
/*61674*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61676*/             OPC_EmitInteger, MVT::i32, 14, 
/*61679*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61682*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2i32 DPR:v1i64:$src)
/*61691*/           0, /*End of Scope*/
/*61692*/         /*SwitchType*/ 26, MVT::v4i16,// ->61720
/*61694*/           OPC_Scope, 5, /*->61701*/ // 2 children in Scope
/*61696*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61698*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*61701*/           /*Scope*/ 17, /*->61719*/
/*61702*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61704*/             OPC_EmitInteger, MVT::i32, 14, 
/*61707*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61710*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d16), 0,
                          MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d16:v4i16 DPR:v1i64:$src)
/*61719*/           0, /*End of Scope*/
/*61720*/         /*SwitchType*/ 26, MVT::v8i8,// ->61748
/*61722*/           OPC_Scope, 5, /*->61729*/ // 2 children in Scope
/*61724*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61726*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*61729*/           /*Scope*/ 17, /*->61747*/
/*61730*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61732*/             OPC_EmitInteger, MVT::i32, 14, 
/*61735*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61738*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d8), 0,
                          MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d8:v8i8 DPR:v1i64:$src)
/*61747*/           0, /*End of Scope*/
/*61748*/         /*SwitchType*/ 26, MVT::v2f32,// ->61776
/*61750*/           OPC_Scope, 5, /*->61757*/ // 2 children in Scope
/*61752*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61754*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*61757*/           /*Scope*/ 17, /*->61775*/
/*61758*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61760*/             OPC_EmitInteger, MVT::i32, 14, 
/*61763*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61766*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2f32 DPR:v1i64:$src)
/*61775*/           0, /*End of Scope*/
/*61776*/         0, // EndSwitchType
/*61777*/       /*Scope*/ 121, /*->61899*/
/*61778*/         OPC_CheckChild0Type, MVT::v2i32,
/*61780*/         OPC_SwitchType /*5 cases */, 26, MVT::f64,// ->61809
/*61783*/           OPC_Scope, 5, /*->61790*/ // 2 children in Scope
/*61785*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61787*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*61790*/           /*Scope*/ 17, /*->61808*/
/*61791*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61793*/             OPC_EmitInteger, MVT::i32, 14, 
/*61796*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61799*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV64d32:f64 DPR:v2i32:$src)
/*61808*/           0, /*End of Scope*/
/*61809*/         /*SwitchType*/ 26, MVT::v1i64,// ->61837
/*61811*/           OPC_Scope, 5, /*->61818*/ // 2 children in Scope
/*61813*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61815*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*61818*/           /*Scope*/ 17, /*->61836*/
/*61819*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61821*/             OPC_EmitInteger, MVT::i32, 14, 
/*61824*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61827*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV64d32:v1i64 DPR:v2i32:$src)
/*61836*/           0, /*End of Scope*/
/*61837*/         /*SwitchType*/ 26, MVT::v4i16,// ->61865
/*61839*/           OPC_Scope, 5, /*->61846*/ // 2 children in Scope
/*61841*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61843*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*61846*/           /*Scope*/ 17, /*->61864*/
/*61847*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61849*/             OPC_EmitInteger, MVT::i32, 14, 
/*61852*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61855*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d16), 0,
                          MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV32d16:v4i16 DPR:v2i32:$src)
/*61864*/           0, /*End of Scope*/
/*61865*/         /*SwitchType*/ 26, MVT::v8i8,// ->61893
/*61867*/           OPC_Scope, 5, /*->61874*/ // 2 children in Scope
/*61869*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61871*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*61874*/           /*Scope*/ 17, /*->61892*/
/*61875*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61877*/             OPC_EmitInteger, MVT::i32, 14, 
/*61880*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61883*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d8), 0,
                          MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV32d8:v8i8 DPR:v2i32:$src)
/*61892*/           0, /*End of Scope*/
/*61893*/         /*SwitchType*/ 3, MVT::v2f32,// ->61898
/*61895*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 DPR:v2i32:$src) - Complexity = 3
                    // Dst: DPR:v2f32:$src
/*61898*/         0, // EndSwitchType
/*61899*/       /*Scope*/ 16|128,1/*144*/, /*->62045*/
/*61901*/         OPC_CheckChild0Type, MVT::v4i16,
/*61903*/         OPC_SwitchType /*5 cases */, 26, MVT::f64,// ->61932
/*61906*/           OPC_Scope, 5, /*->61913*/ // 2 children in Scope
/*61908*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61910*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*61913*/           /*Scope*/ 17, /*->61931*/
/*61914*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61916*/             OPC_EmitInteger, MVT::i32, 14, 
/*61919*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61922*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d16), 0,
                          MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV64d16:f64 DPR:v4i16:$src)
/*61931*/           0, /*End of Scope*/
/*61932*/         /*SwitchType*/ 26, MVT::v1i64,// ->61960
/*61934*/           OPC_Scope, 5, /*->61941*/ // 2 children in Scope
/*61936*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61938*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*61941*/           /*Scope*/ 17, /*->61959*/
/*61942*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61944*/             OPC_EmitInteger, MVT::i32, 14, 
/*61947*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61950*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d16), 0,
                          MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV64d16:v1i64 DPR:v4i16:$src)
/*61959*/           0, /*End of Scope*/
/*61960*/         /*SwitchType*/ 26, MVT::v2i32,// ->61988
/*61962*/           OPC_Scope, 5, /*->61969*/ // 2 children in Scope
/*61964*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61966*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*61969*/           /*Scope*/ 17, /*->61987*/
/*61970*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61972*/             OPC_EmitInteger, MVT::i32, 14, 
/*61975*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61978*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d16), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV32d16:v2i32 DPR:v4i16:$src)
/*61987*/           0, /*End of Scope*/
/*61988*/         /*SwitchType*/ 26, MVT::v8i8,// ->62016
/*61990*/           OPC_Scope, 5, /*->61997*/ // 2 children in Scope
/*61992*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61994*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*61997*/           /*Scope*/ 17, /*->62015*/
/*61998*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62000*/             OPC_EmitInteger, MVT::i32, 14, 
/*62003*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62006*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV16d8), 0,
                          MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV16d8:v8i8 DPR:v4i16:$src)
/*62015*/           0, /*End of Scope*/
/*62016*/         /*SwitchType*/ 26, MVT::v2f32,// ->62044
/*62018*/           OPC_Scope, 5, /*->62025*/ // 2 children in Scope
/*62020*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62022*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*62025*/           /*Scope*/ 17, /*->62043*/
/*62026*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62028*/             OPC_EmitInteger, MVT::i32, 14, 
/*62031*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62034*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d16), 0,
                          MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV32d16:v2f32 DPR:v4i16:$src)
/*62043*/           0, /*End of Scope*/
/*62044*/         0, // EndSwitchType
/*62045*/       /*Scope*/ 16|128,1/*144*/, /*->62191*/
/*62047*/         OPC_CheckChild0Type, MVT::v8i8,
/*62049*/         OPC_SwitchType /*5 cases */, 26, MVT::f64,// ->62078
/*62052*/           OPC_Scope, 5, /*->62059*/ // 2 children in Scope
/*62054*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62056*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*62059*/           /*Scope*/ 17, /*->62077*/
/*62060*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62062*/             OPC_EmitInteger, MVT::i32, 14, 
/*62065*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62068*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d8), 0,
                          MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV64d8:f64 DPR:v8i8:$src)
/*62077*/           0, /*End of Scope*/
/*62078*/         /*SwitchType*/ 26, MVT::v1i64,// ->62106
/*62080*/           OPC_Scope, 5, /*->62087*/ // 2 children in Scope
/*62082*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62084*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*62087*/           /*Scope*/ 17, /*->62105*/
/*62088*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62090*/             OPC_EmitInteger, MVT::i32, 14, 
/*62093*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62096*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d8), 0,
                          MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV64d8:v1i64 DPR:v8i8:$src)
/*62105*/           0, /*End of Scope*/
/*62106*/         /*SwitchType*/ 26, MVT::v2i32,// ->62134
/*62108*/           OPC_Scope, 5, /*->62115*/ // 2 children in Scope
/*62110*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62112*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*62115*/           /*Scope*/ 17, /*->62133*/
/*62116*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62118*/             OPC_EmitInteger, MVT::i32, 14, 
/*62121*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62124*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d8), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV32d8:v2i32 DPR:v8i8:$src)
/*62133*/           0, /*End of Scope*/
/*62134*/         /*SwitchType*/ 26, MVT::v4i16,// ->62162
/*62136*/           OPC_Scope, 5, /*->62143*/ // 2 children in Scope
/*62138*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62140*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*62143*/           /*Scope*/ 17, /*->62161*/
/*62144*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62146*/             OPC_EmitInteger, MVT::i32, 14, 
/*62149*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62152*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV16d8), 0,
                          MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV16d8:v4i16 DPR:v8i8:$src)
/*62161*/           0, /*End of Scope*/
/*62162*/         /*SwitchType*/ 26, MVT::v2f32,// ->62190
/*62164*/           OPC_Scope, 5, /*->62171*/ // 2 children in Scope
/*62166*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62168*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*62171*/           /*Scope*/ 17, /*->62189*/
/*62172*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62174*/             OPC_EmitInteger, MVT::i32, 14, 
/*62177*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62180*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d8), 0,
                          MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV32d8:v2f32 DPR:v8i8:$src)
/*62189*/           0, /*End of Scope*/
/*62190*/         0, // EndSwitchType
/*62191*/       /*Scope*/ 121, /*->62313*/
/*62192*/         OPC_CheckChild0Type, MVT::v2f32,
/*62194*/         OPC_SwitchType /*5 cases */, 26, MVT::f64,// ->62223
/*62197*/           OPC_Scope, 5, /*->62204*/ // 2 children in Scope
/*62199*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62201*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*62204*/           /*Scope*/ 17, /*->62222*/
/*62205*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62207*/             OPC_EmitInteger, MVT::i32, 14, 
/*62210*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62213*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV64d32:f64 DPR:v2f32:$src)
/*62222*/           0, /*End of Scope*/
/*62223*/         /*SwitchType*/ 26, MVT::v1i64,// ->62251
/*62225*/           OPC_Scope, 5, /*->62232*/ // 2 children in Scope
/*62227*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62229*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*62232*/           /*Scope*/ 17, /*->62250*/
/*62233*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62235*/             OPC_EmitInteger, MVT::i32, 14, 
/*62238*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62241*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV64d32:v1i64 DPR:v2f32:$src)
/*62250*/           0, /*End of Scope*/
/*62251*/         /*SwitchType*/ 3, MVT::v2i32,// ->62256
/*62253*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 DPR:v2f32:$src) - Complexity = 3
                    // Dst: DPR:v2i32:$src
/*62256*/         /*SwitchType*/ 26, MVT::v4i16,// ->62284
/*62258*/           OPC_Scope, 5, /*->62265*/ // 2 children in Scope
/*62260*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62262*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*62265*/           /*Scope*/ 17, /*->62283*/
/*62266*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62268*/             OPC_EmitInteger, MVT::i32, 14, 
/*62271*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62274*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d16), 0,
                          MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV32d16:v4i16 DPR:v2f32:$src)
/*62283*/           0, /*End of Scope*/
/*62284*/         /*SwitchType*/ 26, MVT::v8i8,// ->62312
/*62286*/           OPC_Scope, 5, /*->62293*/ // 2 children in Scope
/*62288*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62290*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*62293*/           /*Scope*/ 17, /*->62311*/
/*62294*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62296*/             OPC_EmitInteger, MVT::i32, 14, 
/*62299*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62302*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d8), 0,
                          MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV32d8:v8i8 DPR:v2f32:$src)
/*62311*/           0, /*End of Scope*/
/*62312*/         0, // EndSwitchType
/*62313*/       /*Scope*/ 54, /*->62368*/
/*62314*/         OPC_CheckChild0Type, MVT::i32,
/*62316*/         OPC_CheckType, MVT::f32,
/*62318*/         OPC_Scope, 17, /*->62337*/ // 2 children in Scope
/*62320*/           OPC_CheckPatternPredicate, 70, // (Subtarget->hasVFP2()) && (Subtarget->preferVMOVSR() ||!Subtarget->useNEONForSinglePrecisionFP())
/*62322*/           OPC_EmitInteger, MVT::i32, 14, 
/*62325*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62328*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVSR), 0,
                        MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (bitconvert:f32 GPR:i32:$Rt) - Complexity = 3
                    // Dst: (VMOVSR:f32 GPR:i32:$Rt)
/*62337*/         /*Scope*/ 29, /*->62367*/
/*62338*/           OPC_CheckPatternPredicate, 71, // (!Subtarget->preferVMOVSR() &&Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasNEON())
/*62340*/           OPC_EmitInteger, MVT::i32, 14, 
/*62343*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62346*/           OPC_EmitNode1, TARGET_VAL(ARM::VMOVDRR), 0,
                        MVT::f64, 4/*#Ops*/, 0, 0, 1, 2,  // Results = #3
/*62356*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62359*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 3, 4, 
                    // Src: (bitconvert:f32 GPR:i32:$a) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (VMOVDRR:f64 GPR:i32:$a, GPR:i32:$a), ssub_0:i32)
/*62367*/         0, /*End of Scope*/
/*62368*/       /*Scope*/ 121, /*->62490*/
/*62369*/         OPC_CheckChild0Type, MVT::f64,
/*62371*/         OPC_SwitchType /*5 cases */, 3, MVT::v1i64,// ->62377
/*62374*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v1i64 DPR:f64:$src) - Complexity = 3
                    // Dst: DPR:v1i64:$src
/*62377*/         /*SwitchType*/ 26, MVT::v2i32,// ->62405
/*62379*/           OPC_Scope, 5, /*->62386*/ // 2 children in Scope
/*62381*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62383*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*62386*/           /*Scope*/ 17, /*->62404*/
/*62387*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62389*/             OPC_EmitInteger, MVT::i32, 14, 
/*62392*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62395*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2i32 DPR:f64:$src)
/*62404*/           0, /*End of Scope*/
/*62405*/         /*SwitchType*/ 26, MVT::v4i16,// ->62433
/*62407*/           OPC_Scope, 5, /*->62414*/ // 2 children in Scope
/*62409*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62411*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*62414*/           /*Scope*/ 17, /*->62432*/
/*62415*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62417*/             OPC_EmitInteger, MVT::i32, 14, 
/*62420*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62423*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d16), 0,
                          MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d16:v4i16 DPR:f64:$src)
/*62432*/           0, /*End of Scope*/
/*62433*/         /*SwitchType*/ 26, MVT::v8i8,// ->62461
/*62435*/           OPC_Scope, 5, /*->62442*/ // 2 children in Scope
/*62437*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62439*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*62442*/           /*Scope*/ 17, /*->62460*/
/*62443*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62445*/             OPC_EmitInteger, MVT::i32, 14, 
/*62448*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62451*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d8), 0,
                          MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d8:v8i8 DPR:f64:$src)
/*62460*/           0, /*End of Scope*/
/*62461*/         /*SwitchType*/ 26, MVT::v2f32,// ->62489
/*62463*/           OPC_Scope, 5, /*->62470*/ // 2 children in Scope
/*62465*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62467*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*62470*/           /*Scope*/ 17, /*->62488*/
/*62471*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62473*/             OPC_EmitInteger, MVT::i32, 14, 
/*62476*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62479*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2f32 DPR:f64:$src)
/*62488*/           0, /*End of Scope*/
/*62489*/         0, // EndSwitchType
/*62490*/       /*Scope*/ 121, /*->62612*/
/*62491*/         OPC_CheckChild0Type, MVT::v4i32,
/*62493*/         OPC_SwitchType /*5 cases */, 26, MVT::v2i64,// ->62522
/*62496*/           OPC_Scope, 5, /*->62503*/ // 2 children in Scope
/*62498*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62500*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*62503*/           /*Scope*/ 17, /*->62521*/
/*62504*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62506*/             OPC_EmitInteger, MVT::i32, 14, 
/*62509*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62512*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2i64 QPR:v4i32:$src)
/*62521*/           0, /*End of Scope*/
/*62522*/         /*SwitchType*/ 26, MVT::v8i16,// ->62550
/*62524*/           OPC_Scope, 5, /*->62531*/ // 2 children in Scope
/*62526*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62528*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*62531*/           /*Scope*/ 17, /*->62549*/
/*62532*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62534*/             OPC_EmitInteger, MVT::i32, 14, 
/*62537*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62540*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q16), 0,
                          MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV32q16:v8i16 QPR:v4i32:$src)
/*62549*/           0, /*End of Scope*/
/*62550*/         /*SwitchType*/ 26, MVT::v16i8,// ->62578
/*62552*/           OPC_Scope, 5, /*->62559*/ // 2 children in Scope
/*62554*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62556*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*62559*/           /*Scope*/ 17, /*->62577*/
/*62560*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62562*/             OPC_EmitInteger, MVT::i32, 14, 
/*62565*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62568*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q8), 0,
                          MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV32q8:v16i8 QPR:v4i32:$src)
/*62577*/           0, /*End of Scope*/
/*62578*/         /*SwitchType*/ 3, MVT::v4f32,// ->62583
/*62580*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4f32 QPR:v4i32:$src) - Complexity = 3
                    // Dst: QPR:v4f32:$src
/*62583*/         /*SwitchType*/ 26, MVT::v2f64,// ->62611
/*62585*/           OPC_Scope, 5, /*->62592*/ // 2 children in Scope
/*62587*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62589*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*62592*/           /*Scope*/ 17, /*->62610*/
/*62593*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62595*/             OPC_EmitInteger, MVT::i32, 14, 
/*62598*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62601*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2f64 QPR:v4i32:$src)
/*62610*/           0, /*End of Scope*/
/*62611*/         0, // EndSwitchType
/*62612*/       /*Scope*/ 16|128,1/*144*/, /*->62758*/
/*62614*/         OPC_CheckChild0Type, MVT::v8i16,
/*62616*/         OPC_SwitchType /*5 cases */, 26, MVT::v2i64,// ->62645
/*62619*/           OPC_Scope, 5, /*->62626*/ // 2 children in Scope
/*62621*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62623*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*62626*/           /*Scope*/ 17, /*->62644*/
/*62627*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62629*/             OPC_EmitInteger, MVT::i32, 14, 
/*62632*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62635*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q16), 0,
                          MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV64q16:v2i64 QPR:v8i16:$src)
/*62644*/           0, /*End of Scope*/
/*62645*/         /*SwitchType*/ 26, MVT::v4i32,// ->62673
/*62647*/           OPC_Scope, 5, /*->62654*/ // 2 children in Scope
/*62649*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62651*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*62654*/           /*Scope*/ 17, /*->62672*/
/*62655*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62657*/             OPC_EmitInteger, MVT::i32, 14, 
/*62660*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62663*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q16), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV32q16:v4i32 QPR:v8i16:$src)
/*62672*/           0, /*End of Scope*/
/*62673*/         /*SwitchType*/ 26, MVT::v16i8,// ->62701
/*62675*/           OPC_Scope, 5, /*->62682*/ // 2 children in Scope
/*62677*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62679*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*62682*/           /*Scope*/ 17, /*->62700*/
/*62683*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62685*/             OPC_EmitInteger, MVT::i32, 14, 
/*62688*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62691*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV16q8), 0,
                          MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV16q8:v16i8 QPR:v8i16:$src)
/*62700*/           0, /*End of Scope*/
/*62701*/         /*SwitchType*/ 26, MVT::v4f32,// ->62729
/*62703*/           OPC_Scope, 5, /*->62710*/ // 2 children in Scope
/*62705*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62707*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*62710*/           /*Scope*/ 17, /*->62728*/
/*62711*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62713*/             OPC_EmitInteger, MVT::i32, 14, 
/*62716*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62719*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q16), 0,
                          MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV32q16:v4f32 QPR:v8i16:$src)
/*62728*/           0, /*End of Scope*/
/*62729*/         /*SwitchType*/ 26, MVT::v2f64,// ->62757
/*62731*/           OPC_Scope, 5, /*->62738*/ // 2 children in Scope
/*62733*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62735*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*62738*/           /*Scope*/ 17, /*->62756*/
/*62739*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62741*/             OPC_EmitInteger, MVT::i32, 14, 
/*62744*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62747*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q16), 0,
                          MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV64q16:v2f64 QPR:v8i16:$src)
/*62756*/           0, /*End of Scope*/
/*62757*/         0, // EndSwitchType
/*62758*/       /*Scope*/ 16|128,1/*144*/, /*->62904*/
/*62760*/         OPC_CheckChild0Type, MVT::v16i8,
/*62762*/         OPC_SwitchType /*5 cases */, 26, MVT::v2i64,// ->62791
/*62765*/           OPC_Scope, 5, /*->62772*/ // 2 children in Scope
/*62767*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62769*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*62772*/           /*Scope*/ 17, /*->62790*/
/*62773*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62775*/             OPC_EmitInteger, MVT::i32, 14, 
/*62778*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62781*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q8), 0,
                          MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV64q8:v2i64 QPR:v16i8:$src)
/*62790*/           0, /*End of Scope*/
/*62791*/         /*SwitchType*/ 26, MVT::v4i32,// ->62819
/*62793*/           OPC_Scope, 5, /*->62800*/ // 2 children in Scope
/*62795*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62797*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*62800*/           /*Scope*/ 17, /*->62818*/
/*62801*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62803*/             OPC_EmitInteger, MVT::i32, 14, 
/*62806*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62809*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q8), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV32q8:v4i32 QPR:v16i8:$src)
/*62818*/           0, /*End of Scope*/
/*62819*/         /*SwitchType*/ 26, MVT::v8i16,// ->62847
/*62821*/           OPC_Scope, 5, /*->62828*/ // 2 children in Scope
/*62823*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62825*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*62828*/           /*Scope*/ 17, /*->62846*/
/*62829*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62831*/             OPC_EmitInteger, MVT::i32, 14, 
/*62834*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62837*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV16q8), 0,
                          MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV16q8:v8i16 QPR:v16i8:$src)
/*62846*/           0, /*End of Scope*/
/*62847*/         /*SwitchType*/ 26, MVT::v4f32,// ->62875
/*62849*/           OPC_Scope, 5, /*->62856*/ // 2 children in Scope
/*62851*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62853*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*62856*/           /*Scope*/ 17, /*->62874*/
/*62857*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62859*/             OPC_EmitInteger, MVT::i32, 14, 
/*62862*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62865*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q8), 0,
                          MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV32q8:v4f32 QPR:v16i8:$src)
/*62874*/           0, /*End of Scope*/
/*62875*/         /*SwitchType*/ 26, MVT::v2f64,// ->62903
/*62877*/           OPC_Scope, 5, /*->62884*/ // 2 children in Scope
/*62879*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62881*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*62884*/           /*Scope*/ 17, /*->62902*/
/*62885*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62887*/             OPC_EmitInteger, MVT::i32, 14, 
/*62890*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62893*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q8), 0,
                          MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV64q8:v2f64 QPR:v16i8:$src)
/*62902*/           0, /*End of Scope*/
/*62903*/         0, // EndSwitchType
/*62904*/       /*Scope*/ 121, /*->63026*/
/*62905*/         OPC_CheckChild0Type, MVT::v2f64,
/*62907*/         OPC_SwitchType /*5 cases */, 3, MVT::v2i64,// ->62913
/*62910*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i64 QPR:v2f64:$src) - Complexity = 3
                    // Dst: QPR:v2i64:$src
/*62913*/         /*SwitchType*/ 26, MVT::v4i32,// ->62941
/*62915*/           OPC_Scope, 5, /*->62922*/ // 2 children in Scope
/*62917*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62919*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*62922*/           /*Scope*/ 17, /*->62940*/
/*62923*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62925*/             OPC_EmitInteger, MVT::i32, 14, 
/*62928*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62931*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4i32 QPR:v2f64:$src)
/*62940*/           0, /*End of Scope*/
/*62941*/         /*SwitchType*/ 26, MVT::v8i16,// ->62969
/*62943*/           OPC_Scope, 5, /*->62950*/ // 2 children in Scope
/*62945*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62947*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*62950*/           /*Scope*/ 17, /*->62968*/
/*62951*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62953*/             OPC_EmitInteger, MVT::i32, 14, 
/*62956*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62959*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q16), 0,
                          MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q16:v8i16 QPR:v2f64:$src)
/*62968*/           0, /*End of Scope*/
/*62969*/         /*SwitchType*/ 26, MVT::v16i8,// ->62997
/*62971*/           OPC_Scope, 5, /*->62978*/ // 2 children in Scope
/*62973*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62975*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*62978*/           /*Scope*/ 17, /*->62996*/
/*62979*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62981*/             OPC_EmitInteger, MVT::i32, 14, 
/*62984*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62987*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q8), 0,
                          MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q8:v16i8 QPR:v2f64:$src)
/*62996*/           0, /*End of Scope*/
/*62997*/         /*SwitchType*/ 26, MVT::v4f32,// ->63025
/*62999*/           OPC_Scope, 5, /*->63006*/ // 2 children in Scope
/*63001*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*63003*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*63006*/           /*Scope*/ 17, /*->63024*/
/*63007*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*63009*/             OPC_EmitInteger, MVT::i32, 14, 
/*63012*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63015*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4f32 QPR:v2f64:$src)
/*63024*/           0, /*End of Scope*/
/*63025*/         0, // EndSwitchType
/*63026*/       /*Scope*/ 121, /*->63148*/
/*63027*/         OPC_CheckChild0Type, MVT::v4f32,
/*63029*/         OPC_SwitchType /*5 cases */, 26, MVT::v2i64,// ->63058
/*63032*/           OPC_Scope, 5, /*->63039*/ // 2 children in Scope
/*63034*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*63036*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*63039*/           /*Scope*/ 17, /*->63057*/
/*63040*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*63042*/             OPC_EmitInteger, MVT::i32, 14, 
/*63045*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63048*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2i64 QPR:v4f32:$src)
/*63057*/           0, /*End of Scope*/
/*63058*/         /*SwitchType*/ 3, MVT::v4i32,// ->63063
/*63060*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4i32 QPR:v4f32:$src) - Complexity = 3
                    // Dst: QPR:v4i32:$src
/*63063*/         /*SwitchType*/ 26, MVT::v8i16,// ->63091
/*63065*/           OPC_Scope, 5, /*->63072*/ // 2 children in Scope
/*63067*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*63069*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*63072*/           /*Scope*/ 17, /*->63090*/
/*63073*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*63075*/             OPC_EmitInteger, MVT::i32, 14, 
/*63078*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63081*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q16), 0,
                          MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV32q16:v8i16 QPR:v4f32:$src)
/*63090*/           0, /*End of Scope*/
/*63091*/         /*SwitchType*/ 26, MVT::v16i8,// ->63119
/*63093*/           OPC_Scope, 5, /*->63100*/ // 2 children in Scope
/*63095*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*63097*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*63100*/           /*Scope*/ 17, /*->63118*/
/*63101*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*63103*/             OPC_EmitInteger, MVT::i32, 14, 
/*63106*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63109*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q8), 0,
                          MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV32q8:v16i8 QPR:v4f32:$src)
/*63118*/           0, /*End of Scope*/
/*63119*/         /*SwitchType*/ 26, MVT::v2f64,// ->63147
/*63121*/           OPC_Scope, 5, /*->63128*/ // 2 children in Scope
/*63123*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*63125*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*63128*/           /*Scope*/ 17, /*->63146*/
/*63129*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*63131*/             OPC_EmitInteger, MVT::i32, 14, 
/*63134*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63137*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2f64 QPR:v4f32:$src)
/*63146*/           0, /*End of Scope*/
/*63147*/         0, // EndSwitchType
/*63148*/       /*Scope*/ 121, /*->63270*/
/*63149*/         OPC_CheckChild0Type, MVT::v2i64,
/*63151*/         OPC_SwitchType /*5 cases */, 26, MVT::v4i32,// ->63180
/*63154*/           OPC_Scope, 5, /*->63161*/ // 2 children in Scope
/*63156*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*63158*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*63161*/           /*Scope*/ 17, /*->63179*/
/*63162*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*63164*/             OPC_EmitInteger, MVT::i32, 14, 
/*63167*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63170*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4i32 QPR:v2i64:$src)
/*63179*/           0, /*End of Scope*/
/*63180*/         /*SwitchType*/ 26, MVT::v8i16,// ->63208
/*63182*/           OPC_Scope, 5, /*->63189*/ // 2 children in Scope
/*63184*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*63186*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*63189*/           /*Scope*/ 17, /*->63207*/
/*63190*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*63192*/             OPC_EmitInteger, MVT::i32, 14, 
/*63195*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63198*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q16), 0,
                          MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q16:v8i16 QPR:v2i64:$src)
/*63207*/           0, /*End of Scope*/
/*63208*/         /*SwitchType*/ 26, MVT::v16i8,// ->63236
/*63210*/           OPC_Scope, 5, /*->63217*/ // 2 children in Scope
/*63212*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*63214*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*63217*/           /*Scope*/ 17, /*->63235*/
/*63218*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*63220*/             OPC_EmitInteger, MVT::i32, 14, 
/*63223*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63226*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q8), 0,
                          MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q8:v16i8 QPR:v2i64:$src)
/*63235*/           0, /*End of Scope*/
/*63236*/         /*SwitchType*/ 26, MVT::v4f32,// ->63264
/*63238*/           OPC_Scope, 5, /*->63245*/ // 2 children in Scope
/*63240*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*63242*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*63245*/           /*Scope*/ 17, /*->63263*/
/*63246*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*63248*/             OPC_EmitInteger, MVT::i32, 14, 
/*63251*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63254*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4f32 QPR:v2i64:$src)
/*63263*/           0, /*End of Scope*/
/*63264*/         /*SwitchType*/ 3, MVT::v2f64,// ->63269
/*63266*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f64 QPR:v2i64:$src) - Complexity = 3
                    // Dst: QPR:v2f64:$src
/*63269*/         0, // EndSwitchType
/*63270*/       0, /*End of Scope*/
/*63271*/     0, /*End of Scope*/
/*63272*/   /*SwitchOpcode*/ 19, TARGET_VAL(ARMISD::VMOVRRD),// ->63294
/*63275*/     OPC_RecordChild0, // #0 = $Dm
/*63276*/     OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*63278*/     OPC_EmitInteger, MVT::i32, 14, 
/*63281*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63284*/     OPC_MorphNodeTo2, TARGET_VAL(ARM::VMOVRRD), 0,
                  MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_fmrrd:i32:i32 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VMOVRRD:i32:i32 DPR:f64:$Dm)
/*63294*/   /*SwitchOpcode*/ 17, TARGET_VAL(ARMISD::FMSTAT),// ->63314
/*63297*/     OPC_CaptureGlueInput,
/*63298*/     OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*63300*/     OPC_EmitInteger, MVT::i32, 14, 
/*63303*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63306*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::FMSTAT), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (arm_fmstat) - Complexity = 3
              // Dst: (FMSTAT:i32)
/*63314*/   /*SwitchOpcode*/ 63, TARGET_VAL(ISD::FP_TO_FP16),// ->63380
/*63317*/     OPC_RecordChild0, // #0 = $a
/*63318*/     OPC_CheckType, MVT::i32,
/*63320*/     OPC_Scope, 28, /*->63350*/ // 2 children in Scope
/*63322*/       OPC_CheckChild0Type, MVT::f32,
/*63324*/       OPC_EmitInteger, MVT::i32, 14, 
/*63327*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63330*/       OPC_EmitNode1, TARGET_VAL(ARM::VCVTBSH), 0,
                    MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*63339*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*63342*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::i32, 2/*#Ops*/, 3, 4, 
                // Src: (fp_to_f16:i32 SPR:f32:$a) - Complexity = 3
                // Dst: (COPY_TO_REGCLASS:i32 (VCVTBSH:f32 SPR:f32:$a), GPR:i32)
/*63350*/     /*Scope*/ 28, /*->63379*/
/*63351*/       OPC_CheckChild0Type, MVT::f64,
/*63353*/       OPC_EmitInteger, MVT::i32, 14, 
/*63356*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63359*/       OPC_EmitNode1, TARGET_VAL(ARM::VCVTBDH), 0,
                    MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*63368*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*63371*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::i32, 2/*#Ops*/, 3, 4, 
                // Src: (fp_to_f16:i32 DPR:f64:$a) - Complexity = 3
                // Dst: (COPY_TO_REGCLASS:i32 (VCVTBDH:f32 DPR:f64:$a), GPR:i32)
/*63379*/     0, /*End of Scope*/
/*63380*/   /*SwitchOpcode*/ 8, TARGET_VAL(ARMISD::WIN__CHKSTK),// ->63391
/*63383*/     OPC_RecordNode, // #0 = 'win__chkstk' chained node
/*63384*/     OPC_EmitMergeInputChains1_0,
/*63385*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::WIN__CHKSTK), 0|OPFL_Chain,
                  MVT::i32, 0/*#Ops*/, 
              // Src: (win__chkstk) - Complexity = 3
              // Dst: (WIN__CHKSTK:i32)
/*63391*/   /*SwitchOpcode*/ 10, TARGET_VAL(ARMISD::WIN__DBZCHK),// ->63404
/*63394*/     OPC_RecordNode, // #0 = 'win__dbzchk' chained node
/*63395*/     OPC_RecordChild1, // #1 = $divisor
/*63396*/     OPC_EmitMergeInputChains1_0,
/*63397*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::WIN__DBZCHK), 0|OPFL_Chain|OPFL_GlueOutput,
                  MVT::i32, 1/*#Ops*/, 1, 
              // Src: (win__dbzchk tGPR:i32:$divisor) - Complexity = 3
              // Dst: (WIN__DBZCHK:i32 tGPR:i32:$divisor)
/*63404*/   /*SwitchOpcode*/ 71, TARGET_VAL(ARMISD::EH_SJLJ_SETJMP),// ->63478
/*63407*/     OPC_RecordNode, // #0 = 'ARMeh_sjlj_setjmp' chained node
/*63408*/     OPC_RecordChild1, // #1 = $src
/*63409*/     OPC_CheckChild1Type, MVT::i32,
/*63411*/     OPC_RecordChild2, // #2 = $val
/*63412*/     OPC_CheckChild2Type, MVT::i32,
/*63414*/     OPC_CheckType, MVT::i32,
/*63416*/     OPC_Scope, 11, /*->63429*/ // 5 children in Scope
/*63418*/       OPC_CheckPatternPredicate, 72, // (Subtarget->hasVFP2()) && (!Subtarget->isThumb())
/*63420*/       OPC_EmitMergeInputChains1_0,
/*63421*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
                // Dst: (Int_eh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val)
/*63429*/     /*Scope*/ 11, /*->63441*/
/*63430*/       OPC_CheckPatternPredicate, 73, // (!Subtarget->isThumb()) && (!Subtarget->hasVFP2())
/*63432*/       OPC_EmitMergeInputChains1_0,
/*63433*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
                // Dst: (Int_eh_sjlj_setjmp_nofp:i32 GPR:i32:$src, GPR:i32:$val)
/*63441*/     /*Scope*/ 11, /*->63453*/
/*63442*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*63444*/       OPC_EmitMergeInputChains1_0,
/*63445*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tInt_eh_sjlj_setjmp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
                // Dst: (tInt_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*63453*/     /*Scope*/ 11, /*->63465*/
/*63454*/       OPC_CheckPatternPredicate, 74, // (Subtarget->hasVFP2()) && (Subtarget->isThumb2())
/*63456*/       OPC_EmitMergeInputChains1_0,
/*63457*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
                // Dst: (t2Int_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*63465*/     /*Scope*/ 11, /*->63477*/
/*63466*/       OPC_CheckPatternPredicate, 75, // (Subtarget->isThumb2()) && (!Subtarget->hasVFP2())
/*63468*/       OPC_EmitMergeInputChains1_0,
/*63469*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
                // Dst: (t2Int_eh_sjlj_setjmp_nofp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*63477*/     0, /*End of Scope*/
/*63478*/   /*SwitchOpcode*/ 7, TARGET_VAL(ARMISD::EH_SJLJ_SETUP_DISPATCH),// ->63488
/*63481*/     OPC_RecordNode, // #0 = 'ARMeh_sjlj_setup_dispatch' chained node
/*63482*/     OPC_EmitMergeInputChains1_0,
/*63483*/     OPC_MorphNodeTo0, TARGET_VAL(ARM::Int_eh_sjlj_setup_dispatch), 0|OPFL_Chain,
                  0/*#Ops*/, 
              // Src: (ARMeh_sjlj_setup_dispatch) - Complexity = 3
              // Dst: (Int_eh_sjlj_setup_dispatch)
/*63488*/   /*SwitchOpcode*/ 18|128,3/*402*/, TARGET_VAL(ISD::SINT_TO_FP),// ->63894
/*63492*/     OPC_Scope, 60|128,1/*188*/, /*->63683*/ // 2 children in Scope
/*63495*/       OPC_MoveChild0,
/*63496*/       OPC_SwitchOpcode /*2 cases */, 92, TARGET_VAL(ISD::LOAD),// ->63592
/*63500*/         OPC_RecordMemRef,
/*63501*/         OPC_RecordNode, // #0 = 'ld' chained node
/*63502*/         OPC_RecordChild1, // #1 = $a
/*63503*/         OPC_CheckChild1Type, MVT::i32,
/*63505*/         OPC_CheckPredicate, 29, // Predicate_unindexedload
/*63507*/         OPC_CheckPredicate, 52, // Predicate_load
/*63509*/         OPC_CheckPredicate, 57, // Predicate_alignedload32
/*63511*/         OPC_MoveParent,
/*63512*/         OPC_SwitchType /*2 cases */, 37, MVT::f64,// ->63552
/*63515*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*63517*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$a #2 #3
/*63520*/           OPC_EmitMergeInputChains1_0,
/*63521*/           OPC_EmitInteger, MVT::i32, 14, 
/*63524*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63527*/           OPC_EmitNode1, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::f32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*63537*/           OPC_EmitInteger, MVT::i32, 14, 
/*63540*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63543*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSITOD), 0|OPFL_Chain,
                        MVT::f64, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (sint_to_fp:f64 (ld:i32 addrmode5:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>>) - Complexity = 16
                    // Dst: (VSITOD:f64 (VLDRS:f32 addrmode5:i32:$a))
/*63552*/         /*SwitchType*/ 37, MVT::f32,// ->63591
/*63554*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*63556*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$a #2 #3
/*63559*/           OPC_EmitMergeInputChains1_0,
/*63560*/           OPC_EmitInteger, MVT::i32, 14, 
/*63563*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63566*/           OPC_EmitNode1, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::f32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*63576*/           OPC_EmitInteger, MVT::i32, 14, 
/*63579*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63582*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSITOS), 0|OPFL_Chain,
                        MVT::f32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (sint_to_fp:f32 (ld:i32 addrmode5:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>>) - Complexity = 16
                    // Dst: (VSITOS:f32 (VLDRS:f32 addrmode5:i32:$a))
/*63591*/         0, // EndSwitchType
/*63592*/       /*SwitchOpcode*/ 87, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->63682
/*63595*/         OPC_RecordChild0, // #0 = $src
/*63596*/         OPC_Scope, 41, /*->63639*/ // 2 children in Scope
/*63598*/           OPC_CheckChild0Type, MVT::v2i32,
/*63600*/           OPC_RecordChild1, // #1 = $lane
/*63601*/           OPC_MoveChild1,
/*63602*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63605*/           OPC_MoveParent,
/*63606*/           OPC_MoveParent,
/*63607*/           OPC_CheckType, MVT::f64,
/*63609*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*63611*/           OPC_EmitConvertToTarget, 1,
/*63613*/           OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*63616*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*63624*/           OPC_EmitInteger, MVT::i32, 14, 
/*63627*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63630*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSITOD), 0,
                        MVT::f64, 3/*#Ops*/, 4, 5, 6, 
                    // Src: (sint_to_fp:f64 (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                    // Dst: (VSITOD:f64 (EXTRACT_SUBREG:f32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)))
/*63639*/         /*Scope*/ 41, /*->63681*/
/*63640*/           OPC_CheckChild0Type, MVT::v4i32,
/*63642*/           OPC_RecordChild1, // #1 = $lane
/*63643*/           OPC_MoveChild1,
/*63644*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63647*/           OPC_MoveParent,
/*63648*/           OPC_MoveParent,
/*63649*/           OPC_CheckType, MVT::f64,
/*63651*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*63653*/           OPC_EmitConvertToTarget, 1,
/*63655*/           OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*63658*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*63666*/           OPC_EmitInteger, MVT::i32, 14, 
/*63669*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63672*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSITOD), 0,
                        MVT::f64, 3/*#Ops*/, 4, 5, 6, 
                    // Src: (sint_to_fp:f64 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                    // Dst: (VSITOD:f64 (EXTRACT_SUBREG:f32 QPR:v4i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)))
/*63681*/         0, /*End of Scope*/
/*63682*/       0, // EndSwitchOpcode
/*63683*/     /*Scope*/ 80|128,1/*208*/, /*->63893*/
/*63685*/       OPC_RecordChild0, // #0 = $a
/*63686*/       OPC_SwitchType /*6 cases */, 28, MVT::f64,// ->63717
/*63689*/         OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*63691*/         OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*63694*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*63702*/         OPC_EmitInteger, MVT::i32, 14, 
/*63705*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63708*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSITOD), 0,
                      MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (sint_to_fp:f64 GPR:i32:$a) - Complexity = 3
                  // Dst: (VSITOD:f64 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*63717*/       /*SwitchType*/ 89, MVT::f32,// ->63808
/*63719*/         OPC_Scope, 28, /*->63749*/ // 2 children in Scope
/*63721*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*63723*/           OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*63726*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*63734*/           OPC_EmitInteger, MVT::i32, 14, 
/*63737*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63740*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSITOS), 0,
                        MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (sint_to_fp:f32 GPR:i32:$a) - Complexity = 3
                    // Dst: (VSITOS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*63749*/         /*Scope*/ 57, /*->63807*/
/*63750*/           OPC_CheckPatternPredicate, 63, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*63752*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*63758*/           OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*63761*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*63769*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63772*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 1, 3, 4,  // Results = #5
/*63781*/           OPC_EmitInteger, MVT::i32, 14, 
/*63784*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63787*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTs2fd), 0,
                        MVT::v2f32, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*63796*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63799*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 8, 9, 
                    // Src: (sint_to_fp:f32 GPR:i32:$a) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (VCVTs2fd:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), (COPY_TO_REGCLASS:i32 GPR:i32:$a, SPR:i32), ssub_0:i32)), ssub_0:i32)
/*63807*/         0, /*End of Scope*/
/*63808*/       /*SwitchType*/ 19, MVT::v2f32,// ->63829
/*63810*/         OPC_CheckChild0Type, MVT::v2i32,
/*63812*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*63814*/         OPC_EmitInteger, MVT::i32, 14, 
/*63817*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63820*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTs2fd), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCVTs2fd:v2f32 DPR:v2i32:$Vm)
/*63829*/       /*SwitchType*/ 19, MVT::v4f32,// ->63850
/*63831*/         OPC_CheckChild0Type, MVT::v4i32,
/*63833*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*63835*/         OPC_EmitInteger, MVT::i32, 14, 
/*63838*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63841*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTs2fq), 0,
                      MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCVTs2fq:v4f32 QPR:v4i32:$Vm)
/*63850*/       /*SwitchType*/ 19, MVT::v4f16,// ->63871
/*63852*/         OPC_CheckChild0Type, MVT::v4i16,
/*63854*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*63856*/         OPC_EmitInteger, MVT::i32, 14, 
/*63859*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63862*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTs2hd), 0,
                      MVT::v4f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sint_to_fp:v4f16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCVTs2hd:v4f16 DPR:v4i16:$Vm)
/*63871*/       /*SwitchType*/ 19, MVT::v8f16,// ->63892
/*63873*/         OPC_CheckChild0Type, MVT::v8i16,
/*63875*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*63877*/         OPC_EmitInteger, MVT::i32, 14, 
/*63880*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63883*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTs2hq), 0,
                      MVT::v8f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sint_to_fp:v8f16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCVTs2hq:v8f16 QPR:v8i16:$Vm)
/*63892*/       0, // EndSwitchType
/*63893*/     0, /*End of Scope*/
/*63894*/   /*SwitchOpcode*/ 18|128,3/*402*/, TARGET_VAL(ISD::UINT_TO_FP),// ->64300
/*63898*/     OPC_Scope, 60|128,1/*188*/, /*->64089*/ // 2 children in Scope
/*63901*/       OPC_MoveChild0,
/*63902*/       OPC_SwitchOpcode /*2 cases */, 92, TARGET_VAL(ISD::LOAD),// ->63998
/*63906*/         OPC_RecordMemRef,
/*63907*/         OPC_RecordNode, // #0 = 'ld' chained node
/*63908*/         OPC_RecordChild1, // #1 = $a
/*63909*/         OPC_CheckChild1Type, MVT::i32,
/*63911*/         OPC_CheckPredicate, 29, // Predicate_unindexedload
/*63913*/         OPC_CheckPredicate, 52, // Predicate_load
/*63915*/         OPC_CheckPredicate, 57, // Predicate_alignedload32
/*63917*/         OPC_MoveParent,
/*63918*/         OPC_SwitchType /*2 cases */, 37, MVT::f64,// ->63958
/*63921*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*63923*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$a #2 #3
/*63926*/           OPC_EmitMergeInputChains1_0,
/*63927*/           OPC_EmitInteger, MVT::i32, 14, 
/*63930*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63933*/           OPC_EmitNode1, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::f32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*63943*/           OPC_EmitInteger, MVT::i32, 14, 
/*63946*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63949*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VUITOD), 0|OPFL_Chain,
                        MVT::f64, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (uint_to_fp:f64 (ld:i32 addrmode5:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>>) - Complexity = 16
                    // Dst: (VUITOD:f64 (VLDRS:f32 addrmode5:i32:$a))
/*63958*/         /*SwitchType*/ 37, MVT::f32,// ->63997
/*63960*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*63962*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$a #2 #3
/*63965*/           OPC_EmitMergeInputChains1_0,
/*63966*/           OPC_EmitInteger, MVT::i32, 14, 
/*63969*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63972*/           OPC_EmitNode1, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::f32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*63982*/           OPC_EmitInteger, MVT::i32, 14, 
/*63985*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63988*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VUITOS), 0|OPFL_Chain,
                        MVT::f32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (uint_to_fp:f32 (ld:i32 addrmode5:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>>) - Complexity = 16
                    // Dst: (VUITOS:f32 (VLDRS:f32 addrmode5:i32:$a))
/*63997*/         0, // EndSwitchType
/*63998*/       /*SwitchOpcode*/ 87, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->64088
/*64001*/         OPC_RecordChild0, // #0 = $src
/*64002*/         OPC_Scope, 41, /*->64045*/ // 2 children in Scope
/*64004*/           OPC_CheckChild0Type, MVT::v2i32,
/*64006*/           OPC_RecordChild1, // #1 = $lane
/*64007*/           OPC_MoveChild1,
/*64008*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64011*/           OPC_MoveParent,
/*64012*/           OPC_MoveParent,
/*64013*/           OPC_CheckType, MVT::f64,
/*64015*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*64017*/           OPC_EmitConvertToTarget, 1,
/*64019*/           OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*64022*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*64030*/           OPC_EmitInteger, MVT::i32, 14, 
/*64033*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64036*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VUITOD), 0,
                        MVT::f64, 3/*#Ops*/, 4, 5, 6, 
                    // Src: (uint_to_fp:f64 (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                    // Dst: (VUITOD:f64 (EXTRACT_SUBREG:f32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)))
/*64045*/         /*Scope*/ 41, /*->64087*/
/*64046*/           OPC_CheckChild0Type, MVT::v4i32,
/*64048*/           OPC_RecordChild1, // #1 = $lane
/*64049*/           OPC_MoveChild1,
/*64050*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64053*/           OPC_MoveParent,
/*64054*/           OPC_MoveParent,
/*64055*/           OPC_CheckType, MVT::f64,
/*64057*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*64059*/           OPC_EmitConvertToTarget, 1,
/*64061*/           OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*64064*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*64072*/           OPC_EmitInteger, MVT::i32, 14, 
/*64075*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64078*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VUITOD), 0,
                        MVT::f64, 3/*#Ops*/, 4, 5, 6, 
                    // Src: (uint_to_fp:f64 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                    // Dst: (VUITOD:f64 (EXTRACT_SUBREG:f32 QPR:v4i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)))
/*64087*/         0, /*End of Scope*/
/*64088*/       0, // EndSwitchOpcode
/*64089*/     /*Scope*/ 80|128,1/*208*/, /*->64299*/
/*64091*/       OPC_RecordChild0, // #0 = $a
/*64092*/       OPC_SwitchType /*6 cases */, 28, MVT::f64,// ->64123
/*64095*/         OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*64097*/         OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*64100*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*64108*/         OPC_EmitInteger, MVT::i32, 14, 
/*64111*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64114*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VUITOD), 0,
                      MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (uint_to_fp:f64 GPR:i32:$a) - Complexity = 3
                  // Dst: (VUITOD:f64 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*64123*/       /*SwitchType*/ 89, MVT::f32,// ->64214
/*64125*/         OPC_Scope, 28, /*->64155*/ // 2 children in Scope
/*64127*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*64129*/           OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*64132*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*64140*/           OPC_EmitInteger, MVT::i32, 14, 
/*64143*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64146*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VUITOS), 0,
                        MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (uint_to_fp:f32 GPR:i32:$a) - Complexity = 3
                    // Dst: (VUITOS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*64155*/         /*Scope*/ 57, /*->64213*/
/*64156*/           OPC_CheckPatternPredicate, 63, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*64158*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*64164*/           OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*64167*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*64175*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64178*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 1, 3, 4,  // Results = #5
/*64187*/           OPC_EmitInteger, MVT::i32, 14, 
/*64190*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64193*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTu2fd), 0,
                        MVT::v2f32, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*64202*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64205*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 8, 9, 
                    // Src: (uint_to_fp:f32 GPR:i32:$a) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (VCVTu2fd:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), (COPY_TO_REGCLASS:i32 GPR:i32:$a, SPR:i32), ssub_0:i32)), ssub_0:i32)
/*64213*/         0, /*End of Scope*/
/*64214*/       /*SwitchType*/ 19, MVT::v2f32,// ->64235
/*64216*/         OPC_CheckChild0Type, MVT::v2i32,
/*64218*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*64220*/         OPC_EmitInteger, MVT::i32, 14, 
/*64223*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64226*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTu2fd), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (uint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCVTu2fd:v2f32 DPR:v2i32:$Vm)
/*64235*/       /*SwitchType*/ 19, MVT::v4f32,// ->64256
/*64237*/         OPC_CheckChild0Type, MVT::v4i32,
/*64239*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*64241*/         OPC_EmitInteger, MVT::i32, 14, 
/*64244*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64247*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTu2fq), 0,
                      MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (uint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCVTu2fq:v4f32 QPR:v4i32:$Vm)
/*64256*/       /*SwitchType*/ 19, MVT::v4f16,// ->64277
/*64258*/         OPC_CheckChild0Type, MVT::v4i16,
/*64260*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*64262*/         OPC_EmitInteger, MVT::i32, 14, 
/*64265*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64268*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTu2hd), 0,
                      MVT::v4f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (uint_to_fp:v4f16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCVTu2hd:v4f16 DPR:v4i16:$Vm)
/*64277*/       /*SwitchType*/ 19, MVT::v8f16,// ->64298
/*64279*/         OPC_CheckChild0Type, MVT::v8i16,
/*64281*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*64283*/         OPC_EmitInteger, MVT::i32, 14, 
/*64286*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64289*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTu2hq), 0,
                      MVT::v8f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (uint_to_fp:v8f16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCVTu2hq:v8f16 QPR:v8i16:$Vm)
/*64298*/       0, // EndSwitchType
/*64299*/     0, /*End of Scope*/
/*64300*/   /*SwitchOpcode*/ 44|128,20/*2604*/, TARGET_VAL(ISD::FADD),// ->66908
/*64304*/     OPC_Scope, 107, /*->64413*/ // 22 children in Scope
/*64306*/       OPC_MoveChild0,
/*64307*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*64310*/       OPC_MoveChild0,
/*64311*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64314*/       OPC_RecordChild0, // #0 = $Dn
/*64315*/       OPC_RecordChild1, // #1 = $Dm
/*64316*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*64318*/       OPC_MoveParent,
/*64319*/       OPC_MoveParent,
/*64320*/       OPC_RecordChild1, // #2 = $Ddin
/*64321*/       OPC_CheckPredicate, 84, // Predicate_fadd_mlx
/*64323*/       OPC_SwitchType /*2 cases */, 42, MVT::f64,// ->64368
/*64326*/         OPC_Scope, 19, /*->64347*/ // 2 children in Scope
/*64328*/           OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*64330*/           OPC_EmitInteger, MVT::i32, 14, 
/*64333*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64336*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSD), 0,
                        MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*64347*/         /*Scope*/ 19, /*->64367*/
/*64348*/           OPC_CheckPatternPredicate, 77, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64350*/           OPC_EmitInteger, MVT::i32, 14, 
/*64353*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64356*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSD), 0,
                        MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*64367*/         0, /*End of Scope*/
/*64368*/       /*SwitchType*/ 42, MVT::f32,// ->64412
/*64370*/         OPC_Scope, 19, /*->64391*/ // 2 children in Scope
/*64372*/           OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*64374*/           OPC_EmitInteger, MVT::i32, 14, 
/*64377*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64380*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSS), 0,
                        MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*64391*/         /*Scope*/ 19, /*->64411*/
/*64392*/           OPC_CheckPatternPredicate, 79, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64394*/           OPC_EmitInteger, MVT::i32, 14, 
/*64397*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64400*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSS), 0,
                        MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*64411*/         0, /*End of Scope*/
/*64412*/       0, // EndSwitchType
/*64413*/     /*Scope*/ 107, /*->64521*/
/*64414*/       OPC_RecordChild0, // #0 = $Ddin
/*64415*/       OPC_MoveChild1,
/*64416*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*64419*/       OPC_MoveChild0,
/*64420*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64423*/       OPC_RecordChild0, // #1 = $Dn
/*64424*/       OPC_RecordChild1, // #2 = $Dm
/*64425*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*64427*/       OPC_MoveParent,
/*64428*/       OPC_MoveParent,
/*64429*/       OPC_CheckPredicate, 84, // Predicate_fadd_mlx
/*64431*/       OPC_SwitchType /*2 cases */, 42, MVT::f64,// ->64476
/*64434*/         OPC_Scope, 19, /*->64455*/ // 2 children in Scope
/*64436*/           OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*64438*/           OPC_EmitInteger, MVT::i32, 14, 
/*64441*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64444*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSD), 0,
                        MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*64455*/         /*Scope*/ 19, /*->64475*/
/*64456*/           OPC_CheckPatternPredicate, 77, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64458*/           OPC_EmitInteger, MVT::i32, 14, 
/*64461*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64464*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSD), 0,
                        MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*64475*/         0, /*End of Scope*/
/*64476*/       /*SwitchType*/ 42, MVT::f32,// ->64520
/*64478*/         OPC_Scope, 19, /*->64499*/ // 2 children in Scope
/*64480*/           OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*64482*/           OPC_EmitInteger, MVT::i32, 14, 
/*64485*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64488*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSS), 0,
                        MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*64499*/         /*Scope*/ 19, /*->64519*/
/*64500*/           OPC_CheckPatternPredicate, 79, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64502*/           OPC_EmitInteger, MVT::i32, 14, 
/*64505*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64508*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSS), 0,
                        MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*64519*/         0, /*End of Scope*/
/*64520*/       0, // EndSwitchType
/*64521*/     /*Scope*/ 56, /*->64578*/
/*64522*/       OPC_MoveChild0,
/*64523*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64526*/       OPC_RecordChild0, // #0 = $Dn
/*64527*/       OPC_RecordChild1, // #1 = $Dm
/*64528*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*64530*/       OPC_MoveParent,
/*64531*/       OPC_RecordChild1, // #2 = $Ddin
/*64532*/       OPC_CheckPredicate, 84, // Predicate_fadd_mlx
/*64534*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->64556
/*64537*/         OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*64539*/         OPC_EmitInteger, MVT::i32, 14, 
/*64542*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64545*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAD), 0,
                      MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*64556*/       /*SwitchType*/ 19, MVT::f32,// ->64577
/*64558*/         OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*64560*/         OPC_EmitInteger, MVT::i32, 14, 
/*64563*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64566*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAS), 0,
                      MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*64577*/       0, // EndSwitchType
/*64578*/     /*Scope*/ 56, /*->64635*/
/*64579*/       OPC_RecordChild0, // #0 = $dstin
/*64580*/       OPC_MoveChild1,
/*64581*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64584*/       OPC_RecordChild0, // #1 = $a
/*64585*/       OPC_RecordChild1, // #2 = $b
/*64586*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*64588*/       OPC_MoveParent,
/*64589*/       OPC_CheckPredicate, 84, // Predicate_fadd_mlx
/*64591*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->64613
/*64594*/         OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*64596*/         OPC_EmitInteger, MVT::i32, 14, 
/*64599*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64602*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAD), 0,
                      MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*64613*/       /*SwitchType*/ 19, MVT::f32,// ->64634
/*64615*/         OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*64617*/         OPC_EmitInteger, MVT::i32, 14, 
/*64620*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64623*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAS), 0,
                      MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*64634*/       0, // EndSwitchType
/*64635*/     /*Scope*/ 56, /*->64692*/
/*64636*/       OPC_MoveChild0,
/*64637*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64640*/       OPC_RecordChild0, // #0 = $Dn
/*64641*/       OPC_RecordChild1, // #1 = $Dm
/*64642*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*64644*/       OPC_MoveParent,
/*64645*/       OPC_RecordChild1, // #2 = $Ddin
/*64646*/       OPC_CheckPredicate, 84, // Predicate_fadd_mlx
/*64648*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->64670
/*64651*/         OPC_CheckPatternPredicate, 77, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64653*/         OPC_EmitInteger, MVT::i32, 14, 
/*64656*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64659*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAD), 0,
                      MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*64670*/       /*SwitchType*/ 19, MVT::f32,// ->64691
/*64672*/         OPC_CheckPatternPredicate, 79, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64674*/         OPC_EmitInteger, MVT::i32, 14, 
/*64677*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64680*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAS), 0,
                      MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*64691*/       0, // EndSwitchType
/*64692*/     /*Scope*/ 70|128,2/*326*/, /*->65020*/
/*64694*/       OPC_RecordChild0, // #0 = $dstin
/*64695*/       OPC_MoveChild1,
/*64696*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64699*/       OPC_RecordChild0, // #1 = $a
/*64700*/       OPC_RecordChild1, // #2 = $b
/*64701*/       OPC_Scope, 49, /*->64752*/ // 2 children in Scope
/*64703*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*64705*/         OPC_MoveParent,
/*64706*/         OPC_CheckPredicate, 84, // Predicate_fadd_mlx
/*64708*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->64730
/*64711*/           OPC_CheckPatternPredicate, 77, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64713*/           OPC_EmitInteger, MVT::i32, 14, 
/*64716*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64719*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAD), 0,
                        MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*64730*/         /*SwitchType*/ 19, MVT::f32,// ->64751
/*64732*/           OPC_CheckPatternPredicate, 79, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64734*/           OPC_EmitInteger, MVT::i32, 14, 
/*64737*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64740*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAS), 0,
                        MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*64751*/         0, // EndSwitchType
/*64752*/       /*Scope*/ 9|128,2/*265*/, /*->65019*/
/*64754*/         OPC_MoveParent,
/*64755*/         OPC_CheckType, MVT::f32,
/*64757*/         OPC_Scope, 0|128,1/*128*/, /*->64888*/ // 2 children in Scope
/*64760*/           OPC_CheckPatternPredicate, 80, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (Subtarget->useNEONForSinglePrecisionFP())
/*64762*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*64768*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64771*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*64779*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64782*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*64791*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*64797*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64800*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*64808*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64811*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*64820*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*64826*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64829*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*64837*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64840*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*64849*/           OPC_EmitInteger, MVT::i32, 14, 
/*64852*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64855*/           OPC_EmitNode1, TARGET_VAL(ARM::VMLAfd), 0,
                        MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*64866*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64869*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*64877*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64880*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*64888*/         /*Scope*/ 0|128,1/*128*/, /*->65018*/
/*64890*/           OPC_CheckPatternPredicate, 81, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin()) && (Subtarget->useNEONForSinglePrecisionFP())
/*64892*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*64898*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64901*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*64909*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64912*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*64921*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*64927*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64930*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*64938*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64941*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*64950*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*64956*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64959*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*64967*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64970*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*64979*/           OPC_EmitInteger, MVT::i32, 14, 
/*64982*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64985*/           OPC_EmitNode1, TARGET_VAL(ARM::VFMAfd), 0,
                        MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*64996*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64999*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*65007*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65010*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*65018*/         0, /*End of Scope*/
/*65019*/       0, /*End of Scope*/
/*65020*/     /*Scope*/ 16|128,2/*272*/, /*->65294*/
/*65022*/       OPC_MoveChild0,
/*65023*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65026*/       OPC_RecordChild0, // #0 = $a
/*65027*/       OPC_RecordChild1, // #1 = $b
/*65028*/       OPC_MoveParent,
/*65029*/       OPC_RecordChild1, // #2 = $acc
/*65030*/       OPC_CheckType, MVT::f32,
/*65032*/       OPC_Scope, 0|128,1/*128*/, /*->65163*/ // 2 children in Scope
/*65035*/         OPC_CheckPatternPredicate, 80, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (Subtarget->useNEONForSinglePrecisionFP())
/*65037*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*65043*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65046*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*65054*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65057*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7
/*65066*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*65072*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65075*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*65083*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65086*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12
/*65095*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*65101*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65104*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*65112*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65115*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17
/*65124*/         OPC_EmitInteger, MVT::i32, 14, 
/*65127*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65130*/         OPC_EmitNode1, TARGET_VAL(ARM::VMLAfd), 0,
                      MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*65141*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65144*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*65152*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65155*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*65163*/       /*Scope*/ 0|128,1/*128*/, /*->65293*/
/*65165*/         OPC_CheckPatternPredicate, 81, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin()) && (Subtarget->useNEONForSinglePrecisionFP())
/*65167*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*65173*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65176*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*65184*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65187*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7
/*65196*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*65202*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65205*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*65213*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65216*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12
/*65225*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*65231*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65234*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*65242*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65245*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17
/*65254*/         OPC_EmitInteger, MVT::i32, 14, 
/*65257*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65260*/         OPC_EmitNode1, TARGET_VAL(ARM::VFMAfd), 0,
                      MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*65271*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65274*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*65282*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65285*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*65293*/       0, /*End of Scope*/
/*65294*/     /*Scope*/ 17|128,2/*273*/, /*->65569*/
/*65296*/       OPC_RecordChild0, // #0 = $Dn
/*65297*/       OPC_Scope, 17|128,1/*145*/, /*->65445*/ // 2 children in Scope
/*65300*/         OPC_RecordChild1, // #1 = $Dm
/*65301*/         OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->65322
/*65304*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*65306*/           OPC_EmitInteger, MVT::i32, 14, 
/*65309*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65312*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDD), 0,
                        MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fadd:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                    // Dst: (VADDD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*65322*/         /*SwitchType*/ 120, MVT::f32,// ->65444
/*65324*/           OPC_Scope, 18, /*->65344*/ // 2 children in Scope
/*65326*/             OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*65328*/             OPC_EmitInteger, MVT::i32, 14, 
/*65331*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65334*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDS), 0,
                          MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (fadd:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                      // Dst: (VADDS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*65344*/           /*Scope*/ 98, /*->65443*/
/*65345*/             OPC_CheckPatternPredicate, 63, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*65347*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*65353*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65356*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*65364*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65367*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*65376*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*65382*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65385*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*65393*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65396*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*65405*/             OPC_EmitInteger, MVT::i32, 14, 
/*65408*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65411*/             OPC_EmitNode1, TARGET_VAL(ARM::VADDfd), 0,
                          MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*65421*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65424*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*65432*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65435*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 16, 17, 
                      // Src: (fadd:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VADDfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*65443*/           0, /*End of Scope*/
/*65444*/         0, // EndSwitchType
/*65445*/       /*Scope*/ 122, /*->65568*/
/*65446*/         OPC_MoveChild1,
/*65447*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65450*/         OPC_Scope, 70, /*->65522*/ // 2 children in Scope
/*65452*/           OPC_RecordChild0, // #1 = $Vn
/*65453*/           OPC_MoveChild1,
/*65454*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65457*/           OPC_RecordChild0, // #2 = $Vm
/*65458*/           OPC_CheckChild0Type, MVT::v2f32,
/*65460*/           OPC_RecordChild1, // #3 = $lane
/*65461*/           OPC_MoveChild1,
/*65462*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65465*/           OPC_MoveParent,
/*65466*/           OPC_MoveParent,
/*65467*/           OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65469*/           OPC_MoveParent,
/*65470*/           OPC_CheckPredicate, 84, // Predicate_fadd_mlx
/*65472*/           OPC_SwitchType /*2 cases */, 22, MVT::v2f32,// ->65497
/*65475*/             OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65477*/             OPC_EmitConvertToTarget, 3,
/*65479*/             OPC_EmitInteger, MVT::i32, 14, 
/*65482*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65485*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfd), 0,
                          MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                      // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65497*/           /*SwitchType*/ 22, MVT::v4f32,// ->65521
/*65499*/             OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65501*/             OPC_EmitConvertToTarget, 3,
/*65503*/             OPC_EmitInteger, MVT::i32, 14, 
/*65506*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65509*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                          MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                      // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65521*/           0, // EndSwitchType
/*65522*/         /*Scope*/ 44, /*->65567*/
/*65523*/           OPC_MoveChild0,
/*65524*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65527*/           OPC_RecordChild0, // #1 = $Vm
/*65528*/           OPC_CheckChild0Type, MVT::v2f32,
/*65530*/           OPC_RecordChild1, // #2 = $lane
/*65531*/           OPC_MoveChild1,
/*65532*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65535*/           OPC_MoveParent,
/*65536*/           OPC_MoveParent,
/*65537*/           OPC_RecordChild1, // #3 = $Vn
/*65538*/           OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65540*/           OPC_MoveParent,
/*65541*/           OPC_CheckPredicate, 84, // Predicate_fadd_mlx
/*65543*/           OPC_CheckType, MVT::v2f32,
/*65545*/           OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65547*/           OPC_EmitConvertToTarget, 2,
/*65549*/           OPC_EmitInteger, MVT::i32, 14, 
/*65552*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65555*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfd), 0,
                        MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                    // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65567*/         0, /*End of Scope*/
/*65568*/       0, /*End of Scope*/
/*65569*/     /*Scope*/ 98, /*->65668*/
/*65570*/       OPC_MoveChild0,
/*65571*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65574*/       OPC_Scope, 45, /*->65621*/ // 2 children in Scope
/*65576*/         OPC_RecordChild0, // #0 = $Vn
/*65577*/         OPC_MoveChild1,
/*65578*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65581*/         OPC_RecordChild0, // #1 = $Vm
/*65582*/         OPC_CheckChild0Type, MVT::v2f32,
/*65584*/         OPC_RecordChild1, // #2 = $lane
/*65585*/         OPC_MoveChild1,
/*65586*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65589*/         OPC_MoveParent,
/*65590*/         OPC_MoveParent,
/*65591*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65593*/         OPC_MoveParent,
/*65594*/         OPC_RecordChild1, // #3 = $src1
/*65595*/         OPC_CheckPredicate, 84, // Predicate_fadd_mlx
/*65597*/         OPC_CheckType, MVT::v2f32,
/*65599*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65601*/         OPC_EmitConvertToTarget, 2,
/*65603*/         OPC_EmitInteger, MVT::i32, 14, 
/*65606*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65609*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfd), 0,
                      MVT::v2f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65621*/       /*Scope*/ 45, /*->65667*/
/*65622*/         OPC_MoveChild0,
/*65623*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65626*/         OPC_RecordChild0, // #0 = $Vm
/*65627*/         OPC_CheckChild0Type, MVT::v2f32,
/*65629*/         OPC_RecordChild1, // #1 = $lane
/*65630*/         OPC_MoveChild1,
/*65631*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65634*/         OPC_MoveParent,
/*65635*/         OPC_MoveParent,
/*65636*/         OPC_RecordChild1, // #2 = $Vn
/*65637*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65639*/         OPC_MoveParent,
/*65640*/         OPC_RecordChild1, // #3 = $src1
/*65641*/         OPC_CheckPredicate, 84, // Predicate_fadd_mlx
/*65643*/         OPC_CheckType, MVT::v2f32,
/*65645*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65647*/         OPC_EmitConvertToTarget, 1,
/*65649*/         OPC_EmitInteger, MVT::i32, 14, 
/*65652*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65655*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfd), 0,
                      MVT::v2f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (fadd:v2f32 (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65667*/       0, /*End of Scope*/
/*65668*/     /*Scope*/ 49, /*->65718*/
/*65669*/       OPC_RecordChild0, // #0 = $src1
/*65670*/       OPC_MoveChild1,
/*65671*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65674*/       OPC_MoveChild0,
/*65675*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65678*/       OPC_RecordChild0, // #1 = $Vm
/*65679*/       OPC_CheckChild0Type, MVT::v2f32,
/*65681*/       OPC_RecordChild1, // #2 = $lane
/*65682*/       OPC_MoveChild1,
/*65683*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65686*/       OPC_MoveParent,
/*65687*/       OPC_MoveParent,
/*65688*/       OPC_RecordChild1, // #3 = $Vn
/*65689*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65691*/       OPC_MoveParent,
/*65692*/       OPC_CheckPredicate, 84, // Predicate_fadd_mlx
/*65694*/       OPC_CheckType, MVT::v4f32,
/*65696*/       OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65698*/       OPC_EmitConvertToTarget, 2,
/*65700*/       OPC_EmitInteger, MVT::i32, 14, 
/*65703*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65706*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                    MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65718*/     /*Scope*/ 98, /*->65817*/
/*65719*/       OPC_MoveChild0,
/*65720*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65723*/       OPC_Scope, 45, /*->65770*/ // 2 children in Scope
/*65725*/         OPC_RecordChild0, // #0 = $Vn
/*65726*/         OPC_MoveChild1,
/*65727*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65730*/         OPC_RecordChild0, // #1 = $Vm
/*65731*/         OPC_CheckChild0Type, MVT::v2f32,
/*65733*/         OPC_RecordChild1, // #2 = $lane
/*65734*/         OPC_MoveChild1,
/*65735*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65738*/         OPC_MoveParent,
/*65739*/         OPC_MoveParent,
/*65740*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65742*/         OPC_MoveParent,
/*65743*/         OPC_RecordChild1, // #3 = $src1
/*65744*/         OPC_CheckPredicate, 84, // Predicate_fadd_mlx
/*65746*/         OPC_CheckType, MVT::v4f32,
/*65748*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65750*/         OPC_EmitConvertToTarget, 2,
/*65752*/         OPC_EmitInteger, MVT::i32, 14, 
/*65755*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65758*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                      MVT::v4f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65770*/       /*Scope*/ 45, /*->65816*/
/*65771*/         OPC_MoveChild0,
/*65772*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65775*/         OPC_RecordChild0, // #0 = $Vm
/*65776*/         OPC_CheckChild0Type, MVT::v2f32,
/*65778*/         OPC_RecordChild1, // #1 = $lane
/*65779*/         OPC_MoveChild1,
/*65780*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65783*/         OPC_MoveParent,
/*65784*/         OPC_MoveParent,
/*65785*/         OPC_RecordChild1, // #2 = $Vn
/*65786*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65788*/         OPC_MoveParent,
/*65789*/         OPC_RecordChild1, // #3 = $src1
/*65790*/         OPC_CheckPredicate, 84, // Predicate_fadd_mlx
/*65792*/         OPC_CheckType, MVT::v4f32,
/*65794*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65796*/         OPC_EmitConvertToTarget, 1,
/*65798*/         OPC_EmitInteger, MVT::i32, 14, 
/*65801*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65804*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                      MVT::v4f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65816*/       0, /*End of Scope*/
/*65817*/     /*Scope*/ 1|128,1/*129*/, /*->65948*/
/*65819*/       OPC_RecordChild0, // #0 = $src1
/*65820*/       OPC_MoveChild1,
/*65821*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65824*/       OPC_Scope, 60, /*->65886*/ // 2 children in Scope
/*65826*/         OPC_RecordChild0, // #1 = $src2
/*65827*/         OPC_MoveChild1,
/*65828*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65831*/         OPC_RecordChild0, // #2 = $src3
/*65832*/         OPC_CheckChild0Type, MVT::v4f32,
/*65834*/         OPC_RecordChild1, // #3 = $lane
/*65835*/         OPC_MoveChild1,
/*65836*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65839*/         OPC_MoveParent,
/*65840*/         OPC_MoveParent,
/*65841*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65843*/         OPC_MoveParent,
/*65844*/         OPC_CheckPredicate, 84, // Predicate_fadd_mlx
/*65846*/         OPC_CheckType, MVT::v4f32,
/*65848*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65850*/         OPC_EmitConvertToTarget, 3,
/*65852*/         OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*65855*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6
/*65863*/         OPC_EmitConvertToTarget, 3,
/*65865*/         OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*65868*/         OPC_EmitInteger, MVT::i32, 14, 
/*65871*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65874*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                      MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*65886*/       /*Scope*/ 60, /*->65947*/
/*65887*/         OPC_MoveChild0,
/*65888*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65891*/         OPC_RecordChild0, // #1 = $src3
/*65892*/         OPC_CheckChild0Type, MVT::v4f32,
/*65894*/         OPC_RecordChild1, // #2 = $lane
/*65895*/         OPC_MoveChild1,
/*65896*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65899*/         OPC_MoveParent,
/*65900*/         OPC_MoveParent,
/*65901*/         OPC_RecordChild1, // #3 = $src2
/*65902*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65904*/         OPC_MoveParent,
/*65905*/         OPC_CheckPredicate, 84, // Predicate_fadd_mlx
/*65907*/         OPC_CheckType, MVT::v4f32,
/*65909*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65911*/         OPC_EmitConvertToTarget, 2,
/*65913*/         OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*65916*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*65924*/         OPC_EmitConvertToTarget, 2,
/*65926*/         OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*65929*/         OPC_EmitInteger, MVT::i32, 14, 
/*65932*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65935*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                      MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*65947*/       0, /*End of Scope*/
/*65948*/     /*Scope*/ 2|128,1/*130*/, /*->66080*/
/*65950*/       OPC_MoveChild0,
/*65951*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65954*/       OPC_Scope, 61, /*->66017*/ // 2 children in Scope
/*65956*/         OPC_RecordChild0, // #0 = $src2
/*65957*/         OPC_MoveChild1,
/*65958*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65961*/         OPC_RecordChild0, // #1 = $src3
/*65962*/         OPC_CheckChild0Type, MVT::v4f32,
/*65964*/         OPC_RecordChild1, // #2 = $lane
/*65965*/         OPC_MoveChild1,
/*65966*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65969*/         OPC_MoveParent,
/*65970*/         OPC_MoveParent,
/*65971*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65973*/         OPC_MoveParent,
/*65974*/         OPC_RecordChild1, // #3 = $src1
/*65975*/         OPC_CheckPredicate, 84, // Predicate_fadd_mlx
/*65977*/         OPC_CheckType, MVT::v4f32,
/*65979*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65981*/         OPC_EmitConvertToTarget, 2,
/*65983*/         OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*65986*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*65994*/         OPC_EmitConvertToTarget, 2,
/*65996*/         OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*65999*/         OPC_EmitInteger, MVT::i32, 14, 
/*66002*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66005*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                      MVT::v4f32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*66017*/       /*Scope*/ 61, /*->66079*/
/*66018*/         OPC_MoveChild0,
/*66019*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*66022*/         OPC_RecordChild0, // #0 = $src3
/*66023*/         OPC_CheckChild0Type, MVT::v4f32,
/*66025*/         OPC_RecordChild1, // #1 = $lane
/*66026*/         OPC_MoveChild1,
/*66027*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66030*/         OPC_MoveParent,
/*66031*/         OPC_MoveParent,
/*66032*/         OPC_RecordChild1, // #2 = $src2
/*66033*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*66035*/         OPC_MoveParent,
/*66036*/         OPC_RecordChild1, // #3 = $src1
/*66037*/         OPC_CheckPredicate, 84, // Predicate_fadd_mlx
/*66039*/         OPC_CheckType, MVT::v4f32,
/*66041*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66043*/         OPC_EmitConvertToTarget, 1,
/*66045*/         OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*66048*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2f32, 2/*#Ops*/, 0, 5,  // Results = #6
/*66056*/         OPC_EmitConvertToTarget, 1,
/*66058*/         OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*66061*/         OPC_EmitInteger, MVT::i32, 14, 
/*66064*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66067*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                      MVT::v4f32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*66079*/       0, /*End of Scope*/
/*66080*/     /*Scope*/ 115, /*->66196*/
/*66081*/       OPC_RecordChild0, // #0 = $src1
/*66082*/       OPC_MoveChild1,
/*66083*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66086*/       OPC_Scope, 66, /*->66154*/ // 2 children in Scope
/*66088*/         OPC_RecordChild0, // #1 = $Vn
/*66089*/         OPC_MoveChild1,
/*66090*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*66093*/         OPC_RecordChild0, // #2 = $Vm
/*66094*/         OPC_CheckChild0Type, MVT::v4f16,
/*66096*/         OPC_RecordChild1, // #3 = $lane
/*66097*/         OPC_MoveChild1,
/*66098*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66101*/         OPC_MoveParent,
/*66102*/         OPC_MoveParent,
/*66103*/         OPC_MoveParent,
/*66104*/         OPC_SwitchType /*2 cases */, 22, MVT::v4f16,// ->66129
/*66107*/           OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66109*/           OPC_EmitConvertToTarget, 3,
/*66111*/           OPC_EmitInteger, MVT::i32, 14, 
/*66114*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66117*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhd), 0,
                        MVT::v4f16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fadd:v4f16 DPR:v4f16:$src1, (fmul:v4f16 DPR:v4f16:$Vn, (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLAslhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*66129*/         /*SwitchType*/ 22, MVT::v8f16,// ->66153
/*66131*/           OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66133*/           OPC_EmitConvertToTarget, 3,
/*66135*/           OPC_EmitInteger, MVT::i32, 14, 
/*66138*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66141*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhq), 0,
                        MVT::v8f16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fadd:v8f16 QPR:v8f16:$src1, (fmul:v8f16 QPR:v8f16:$Vn, (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLAslhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*66153*/         0, // EndSwitchType
/*66154*/       /*Scope*/ 40, /*->66195*/
/*66155*/         OPC_MoveChild0,
/*66156*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*66159*/         OPC_RecordChild0, // #1 = $Vm
/*66160*/         OPC_CheckChild0Type, MVT::v4f16,
/*66162*/         OPC_RecordChild1, // #2 = $lane
/*66163*/         OPC_MoveChild1,
/*66164*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66167*/         OPC_MoveParent,
/*66168*/         OPC_MoveParent,
/*66169*/         OPC_RecordChild1, // #3 = $Vn
/*66170*/         OPC_MoveParent,
/*66171*/         OPC_CheckType, MVT::v4f16,
/*66173*/         OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66175*/         OPC_EmitConvertToTarget, 2,
/*66177*/         OPC_EmitInteger, MVT::i32, 14, 
/*66180*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66183*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhd), 0,
                      MVT::v4f16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (fadd:v4f16 DPR:v4f16:$src1, (fmul:v4f16 (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), DPR:v4f16:$Vn)) - Complexity = 12
                  // Dst: (VMLAslhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*66195*/       0, /*End of Scope*/
/*66196*/     /*Scope*/ 90, /*->66287*/
/*66197*/       OPC_MoveChild0,
/*66198*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66201*/       OPC_Scope, 41, /*->66244*/ // 2 children in Scope
/*66203*/         OPC_RecordChild0, // #0 = $Vn
/*66204*/         OPC_MoveChild1,
/*66205*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*66208*/         OPC_RecordChild0, // #1 = $Vm
/*66209*/         OPC_CheckChild0Type, MVT::v4f16,
/*66211*/         OPC_RecordChild1, // #2 = $lane
/*66212*/         OPC_MoveChild1,
/*66213*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66216*/         OPC_MoveParent,
/*66217*/         OPC_MoveParent,
/*66218*/         OPC_MoveParent,
/*66219*/         OPC_RecordChild1, // #3 = $src1
/*66220*/         OPC_CheckType, MVT::v4f16,
/*66222*/         OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66224*/         OPC_EmitConvertToTarget, 2,
/*66226*/         OPC_EmitInteger, MVT::i32, 14, 
/*66229*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66232*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhd), 0,
                      MVT::v4f16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (fadd:v4f16 (fmul:v4f16 DPR:v4f16:$Vn, (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane)), DPR:v4f16:$src1) - Complexity = 12
                  // Dst: (VMLAslhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*66244*/       /*Scope*/ 41, /*->66286*/
/*66245*/         OPC_MoveChild0,
/*66246*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*66249*/         OPC_RecordChild0, // #0 = $Vm
/*66250*/         OPC_CheckChild0Type, MVT::v4f16,
/*66252*/         OPC_RecordChild1, // #1 = $lane
/*66253*/         OPC_MoveChild1,
/*66254*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66257*/         OPC_MoveParent,
/*66258*/         OPC_MoveParent,
/*66259*/         OPC_RecordChild1, // #2 = $Vn
/*66260*/         OPC_MoveParent,
/*66261*/         OPC_RecordChild1, // #3 = $src1
/*66262*/         OPC_CheckType, MVT::v4f16,
/*66264*/         OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66266*/         OPC_EmitConvertToTarget, 1,
/*66268*/         OPC_EmitInteger, MVT::i32, 14, 
/*66271*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66274*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhd), 0,
                      MVT::v4f16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (fadd:v4f16 (fmul:v4f16 (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), DPR:v4f16:$Vn), DPR:v4f16:$src1) - Complexity = 12
                  // Dst: (VMLAslhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*66286*/       0, /*End of Scope*/
/*66287*/     /*Scope*/ 45, /*->66333*/
/*66288*/       OPC_RecordChild0, // #0 = $src1
/*66289*/       OPC_MoveChild1,
/*66290*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66293*/       OPC_MoveChild0,
/*66294*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*66297*/       OPC_RecordChild0, // #1 = $Vm
/*66298*/       OPC_CheckChild0Type, MVT::v4f16,
/*66300*/       OPC_RecordChild1, // #2 = $lane
/*66301*/       OPC_MoveChild1,
/*66302*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66305*/       OPC_MoveParent,
/*66306*/       OPC_MoveParent,
/*66307*/       OPC_RecordChild1, // #3 = $Vn
/*66308*/       OPC_MoveParent,
/*66309*/       OPC_CheckType, MVT::v8f16,
/*66311*/       OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66313*/       OPC_EmitConvertToTarget, 2,
/*66315*/       OPC_EmitInteger, MVT::i32, 14, 
/*66318*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66321*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhq), 0,
                    MVT::v8f16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (fadd:v8f16 QPR:v8f16:$src1, (fmul:v8f16 (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), QPR:v8f16:$Vn)) - Complexity = 12
                // Dst: (VMLAslhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*66333*/     /*Scope*/ 90, /*->66424*/
/*66334*/       OPC_MoveChild0,
/*66335*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66338*/       OPC_Scope, 41, /*->66381*/ // 2 children in Scope
/*66340*/         OPC_RecordChild0, // #0 = $Vn
/*66341*/         OPC_MoveChild1,
/*66342*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*66345*/         OPC_RecordChild0, // #1 = $Vm
/*66346*/         OPC_CheckChild0Type, MVT::v4f16,
/*66348*/         OPC_RecordChild1, // #2 = $lane
/*66349*/         OPC_MoveChild1,
/*66350*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66353*/         OPC_MoveParent,
/*66354*/         OPC_MoveParent,
/*66355*/         OPC_MoveParent,
/*66356*/         OPC_RecordChild1, // #3 = $src1
/*66357*/         OPC_CheckType, MVT::v8f16,
/*66359*/         OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66361*/         OPC_EmitConvertToTarget, 2,
/*66363*/         OPC_EmitInteger, MVT::i32, 14, 
/*66366*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66369*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhq), 0,
                      MVT::v8f16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (fadd:v8f16 (fmul:v8f16 QPR:v8f16:$Vn, (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane)), QPR:v8f16:$src1) - Complexity = 12
                  // Dst: (VMLAslhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*66381*/       /*Scope*/ 41, /*->66423*/
/*66382*/         OPC_MoveChild0,
/*66383*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*66386*/         OPC_RecordChild0, // #0 = $Vm
/*66387*/         OPC_CheckChild0Type, MVT::v4f16,
/*66389*/         OPC_RecordChild1, // #1 = $lane
/*66390*/         OPC_MoveChild1,
/*66391*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66394*/         OPC_MoveParent,
/*66395*/         OPC_MoveParent,
/*66396*/         OPC_RecordChild1, // #2 = $Vn
/*66397*/         OPC_MoveParent,
/*66398*/         OPC_RecordChild1, // #3 = $src1
/*66399*/         OPC_CheckType, MVT::v8f16,
/*66401*/         OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66403*/         OPC_EmitConvertToTarget, 1,
/*66405*/         OPC_EmitInteger, MVT::i32, 14, 
/*66408*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66411*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhq), 0,
                      MVT::v8f16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (fadd:v8f16 (fmul:v8f16 (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), QPR:v8f16:$Vn), QPR:v8f16:$src1) - Complexity = 12
                  // Dst: (VMLAslhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*66423*/       0, /*End of Scope*/
/*66424*/     /*Scope*/ 16|128,1/*144*/, /*->66570*/
/*66426*/       OPC_RecordChild0, // #0 = $src1
/*66427*/       OPC_MoveChild1,
/*66428*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66431*/       OPC_RecordChild0, // #1 = $Vn
/*66432*/       OPC_RecordChild1, // #2 = $Vm
/*66433*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*66435*/       OPC_MoveParent,
/*66436*/       OPC_CheckPredicate, 84, // Predicate_fadd_mlx
/*66438*/       OPC_SwitchType /*4 cases */, 42, MVT::v2f32,// ->66483
/*66441*/         OPC_Scope, 19, /*->66462*/ // 2 children in Scope
/*66443*/           OPC_CheckPatternPredicate, 84, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66445*/           OPC_EmitInteger, MVT::i32, 14, 
/*66448*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66451*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAfd), 0,
                        MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*66462*/         /*Scope*/ 19, /*->66482*/
/*66463*/           OPC_CheckPatternPredicate, 85, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66465*/           OPC_EmitInteger, MVT::i32, 14, 
/*66468*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66471*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAfd), 0,
                        MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*66482*/         0, /*End of Scope*/
/*66483*/       /*SwitchType*/ 42, MVT::v4f32,// ->66527
/*66485*/         OPC_Scope, 19, /*->66506*/ // 2 children in Scope
/*66487*/           OPC_CheckPatternPredicate, 84, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66489*/           OPC_EmitInteger, MVT::i32, 14, 
/*66492*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66495*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAfq), 0,
                        MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66506*/         /*Scope*/ 19, /*->66526*/
/*66507*/           OPC_CheckPatternPredicate, 85, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66509*/           OPC_EmitInteger, MVT::i32, 14, 
/*66512*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66515*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAfq), 0,
                        MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66526*/         0, /*End of Scope*/
/*66527*/       /*SwitchType*/ 19, MVT::v4f16,// ->66548
/*66529*/         OPC_CheckPatternPredicate, 86, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66531*/         OPC_EmitInteger, MVT::i32, 14, 
/*66534*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66537*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAhd), 0,
                      MVT::v4f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v4f16 DPR:v4f16:$src1, (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*66548*/       /*SwitchType*/ 19, MVT::v8f16,// ->66569
/*66550*/         OPC_CheckPatternPredicate, 86, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66552*/         OPC_EmitInteger, MVT::i32, 14, 
/*66555*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66558*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAhq), 0,
                      MVT::v8f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v8f16 QPR:v8f16:$src1, (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*66569*/       0, // EndSwitchType
/*66570*/     /*Scope*/ 16|128,1/*144*/, /*->66716*/
/*66572*/       OPC_MoveChild0,
/*66573*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66576*/       OPC_RecordChild0, // #0 = $Vn
/*66577*/       OPC_RecordChild1, // #1 = $Vm
/*66578*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*66580*/       OPC_MoveParent,
/*66581*/       OPC_RecordChild1, // #2 = $src1
/*66582*/       OPC_CheckPredicate, 84, // Predicate_fadd_mlx
/*66584*/       OPC_SwitchType /*4 cases */, 42, MVT::v2f32,// ->66629
/*66587*/         OPC_Scope, 19, /*->66608*/ // 2 children in Scope
/*66589*/           OPC_CheckPatternPredicate, 84, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66591*/           OPC_EmitInteger, MVT::i32, 14, 
/*66594*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66597*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAfd), 0,
                        MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*66608*/         /*Scope*/ 19, /*->66628*/
/*66609*/           OPC_CheckPatternPredicate, 85, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66611*/           OPC_EmitInteger, MVT::i32, 14, 
/*66614*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66617*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAfd), 0,
                        MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*66628*/         0, /*End of Scope*/
/*66629*/       /*SwitchType*/ 42, MVT::v4f32,// ->66673
/*66631*/         OPC_Scope, 19, /*->66652*/ // 2 children in Scope
/*66633*/           OPC_CheckPatternPredicate, 84, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66635*/           OPC_EmitInteger, MVT::i32, 14, 
/*66638*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66641*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAfq), 0,
                        MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66652*/         /*Scope*/ 19, /*->66672*/
/*66653*/           OPC_CheckPatternPredicate, 85, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66655*/           OPC_EmitInteger, MVT::i32, 14, 
/*66658*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66661*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAfq), 0,
                        MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66672*/         0, /*End of Scope*/
/*66673*/       /*SwitchType*/ 19, MVT::v4f16,// ->66694
/*66675*/         OPC_CheckPatternPredicate, 86, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66677*/         OPC_EmitInteger, MVT::i32, 14, 
/*66680*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66683*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAhd), 0,
                      MVT::v4f16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v4f16 (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)<<P:Predicate_fmul_su>>, DPR:v4f16:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*66694*/       /*SwitchType*/ 19, MVT::v8f16,// ->66715
/*66696*/         OPC_CheckPatternPredicate, 86, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66698*/         OPC_EmitInteger, MVT::i32, 14, 
/*66701*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66704*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAhq), 0,
                      MVT::v8f16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v8f16 (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)<<P:Predicate_fmul_su>>, QPR:v8f16:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*66715*/       0, // EndSwitchType
/*66716*/     /*Scope*/ 52, /*->66769*/
/*66717*/       OPC_RecordChild0, // #0 = $src1
/*66718*/       OPC_MoveChild1,
/*66719*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66722*/       OPC_RecordChild0, // #1 = $Vn
/*66723*/       OPC_RecordChild1, // #2 = $Vm
/*66724*/       OPC_MoveParent,
/*66725*/       OPC_SwitchType /*2 cases */, 19, MVT::v4f16,// ->66747
/*66728*/         OPC_CheckPatternPredicate, 87, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66730*/         OPC_EmitInteger, MVT::i32, 14, 
/*66733*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66736*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAhd), 0,
                      MVT::v4f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v4f16 DPR:v4f16:$src1, (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)) - Complexity = 6
                  // Dst: (VFMAhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*66747*/       /*SwitchType*/ 19, MVT::v8f16,// ->66768
/*66749*/         OPC_CheckPatternPredicate, 87, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66751*/         OPC_EmitInteger, MVT::i32, 14, 
/*66754*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66757*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAhq), 0,
                      MVT::v8f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v8f16 QPR:v8f16:$src1, (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)) - Complexity = 6
                  // Dst: (VFMAhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*66768*/       0, // EndSwitchType
/*66769*/     /*Scope*/ 52, /*->66822*/
/*66770*/       OPC_MoveChild0,
/*66771*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66774*/       OPC_RecordChild0, // #0 = $Vn
/*66775*/       OPC_RecordChild1, // #1 = $Vm
/*66776*/       OPC_MoveParent,
/*66777*/       OPC_RecordChild1, // #2 = $src1
/*66778*/       OPC_SwitchType /*2 cases */, 19, MVT::v4f16,// ->66800
/*66781*/         OPC_CheckPatternPredicate, 87, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66783*/         OPC_EmitInteger, MVT::i32, 14, 
/*66786*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66789*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAhd), 0,
                      MVT::v4f16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v4f16 (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm), DPR:v4f16:$src1) - Complexity = 6
                  // Dst: (VFMAhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*66800*/       /*SwitchType*/ 19, MVT::v8f16,// ->66821
/*66802*/         OPC_CheckPatternPredicate, 87, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66804*/         OPC_EmitInteger, MVT::i32, 14, 
/*66807*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66810*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAhq), 0,
                      MVT::v8f16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v8f16 (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm), QPR:v8f16:$src1) - Complexity = 6
                  // Dst: (VFMAhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*66821*/       0, // EndSwitchType
/*66822*/     /*Scope*/ 84, /*->66907*/
/*66823*/       OPC_RecordChild0, // #0 = $Vn
/*66824*/       OPC_RecordChild1, // #1 = $Vm
/*66825*/       OPC_SwitchType /*4 cases */, 18, MVT::v2f32,// ->66846
/*66828*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66830*/         OPC_EmitInteger, MVT::i32, 14, 
/*66833*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66836*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDfd), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VADDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*66846*/       /*SwitchType*/ 18, MVT::v4f32,// ->66866
/*66848*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66850*/         OPC_EmitInteger, MVT::i32, 14, 
/*66853*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66856*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDfq), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VADDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66866*/       /*SwitchType*/ 18, MVT::v4f16,// ->66886
/*66868*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*66870*/         OPC_EmitInteger, MVT::i32, 14, 
/*66873*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66876*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDhd), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VADDhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*66886*/       /*SwitchType*/ 18, MVT::v8f16,// ->66906
/*66888*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*66890*/         OPC_EmitInteger, MVT::i32, 14, 
/*66893*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66896*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDhq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VADDhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*66906*/       0, // EndSwitchType
/*66907*/     0, /*End of Scope*/
/*66908*/   /*SwitchOpcode*/ 39|128,11/*1447*/, TARGET_VAL(ISD::FSUB),// ->68359
/*66912*/     OPC_Scope, 107, /*->67021*/ // 6 children in Scope
/*66914*/       OPC_MoveChild0,
/*66915*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*66918*/       OPC_MoveChild0,
/*66919*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66922*/       OPC_RecordChild0, // #0 = $Dn
/*66923*/       OPC_RecordChild1, // #1 = $Dm
/*66924*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*66926*/       OPC_MoveParent,
/*66927*/       OPC_MoveParent,
/*66928*/       OPC_RecordChild1, // #2 = $Ddin
/*66929*/       OPC_CheckPredicate, 84, // Predicate_fsub_mlx
/*66931*/       OPC_SwitchType /*2 cases */, 42, MVT::f64,// ->66976
/*66934*/         OPC_Scope, 19, /*->66955*/ // 2 children in Scope
/*66936*/           OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*66938*/           OPC_EmitInteger, MVT::i32, 14, 
/*66941*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66944*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMLAD), 0,
                        MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VNMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*66955*/         /*Scope*/ 19, /*->66975*/
/*66956*/           OPC_CheckPatternPredicate, 77, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66958*/           OPC_EmitInteger, MVT::i32, 14, 
/*66961*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66964*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMAD), 0,
                        MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*66975*/         0, /*End of Scope*/
/*66976*/       /*SwitchType*/ 42, MVT::f32,// ->67020
/*66978*/         OPC_Scope, 19, /*->66999*/ // 2 children in Scope
/*66980*/           OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*66982*/           OPC_EmitInteger, MVT::i32, 14, 
/*66985*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66988*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMLAS), 0,
                        MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VNMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*66999*/         /*Scope*/ 19, /*->67019*/
/*67000*/           OPC_CheckPatternPredicate, 79, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*67002*/           OPC_EmitInteger, MVT::i32, 14, 
/*67005*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67008*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMAS), 0,
                        MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*67019*/         0, /*End of Scope*/
/*67020*/       0, // EndSwitchType
/*67021*/     /*Scope*/ 56, /*->67078*/
/*67022*/       OPC_RecordChild0, // #0 = $dstin
/*67023*/       OPC_MoveChild1,
/*67024*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*67027*/       OPC_RecordChild0, // #1 = $a
/*67028*/       OPC_RecordChild1, // #2 = $b
/*67029*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*67031*/       OPC_MoveParent,
/*67032*/       OPC_CheckPredicate, 84, // Predicate_fsub_mlx
/*67034*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->67056
/*67037*/         OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*67039*/         OPC_EmitInteger, MVT::i32, 14, 
/*67042*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67045*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSD), 0,
                      MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VMLSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*67056*/       /*SwitchType*/ 19, MVT::f32,// ->67077
/*67058*/         OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*67060*/         OPC_EmitInteger, MVT::i32, 14, 
/*67063*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67066*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSS), 0,
                      MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VMLSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*67077*/       0, // EndSwitchType
/*67078*/     /*Scope*/ 56, /*->67135*/
/*67079*/       OPC_MoveChild0,
/*67080*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*67083*/       OPC_RecordChild0, // #0 = $Dn
/*67084*/       OPC_RecordChild1, // #1 = $Dm
/*67085*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*67087*/       OPC_MoveParent,
/*67088*/       OPC_RecordChild1, // #2 = $Ddin
/*67089*/       OPC_CheckPredicate, 84, // Predicate_fsub_mlx
/*67091*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->67113
/*67094*/         OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*67096*/         OPC_EmitInteger, MVT::i32, 14, 
/*67099*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67102*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMLSD), 0,
                      MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VNMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*67113*/       /*SwitchType*/ 19, MVT::f32,// ->67134
/*67115*/         OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*67117*/         OPC_EmitInteger, MVT::i32, 14, 
/*67120*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67123*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMLSS), 0,
                      MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VNMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*67134*/       0, // EndSwitchType
/*67135*/     /*Scope*/ 56, /*->67192*/
/*67136*/       OPC_RecordChild0, // #0 = $dstin
/*67137*/       OPC_MoveChild1,
/*67138*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*67141*/       OPC_RecordChild0, // #1 = $a
/*67142*/       OPC_RecordChild1, // #2 = $b
/*67143*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*67145*/       OPC_MoveParent,
/*67146*/       OPC_CheckPredicate, 84, // Predicate_fsub_mlx
/*67148*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->67170
/*67151*/         OPC_CheckPatternPredicate, 77, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*67153*/         OPC_EmitInteger, MVT::i32, 14, 
/*67156*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67159*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSD), 0,
                      MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFMSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*67170*/       /*SwitchType*/ 19, MVT::f32,// ->67191
/*67172*/         OPC_CheckPatternPredicate, 79, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*67174*/         OPC_EmitInteger, MVT::i32, 14, 
/*67177*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67180*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSS), 0,
                      MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFMSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*67191*/       0, // EndSwitchType
/*67192*/     /*Scope*/ 56, /*->67249*/
/*67193*/       OPC_MoveChild0,
/*67194*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*67197*/       OPC_RecordChild0, // #0 = $Dn
/*67198*/       OPC_RecordChild1, // #1 = $Dm
/*67199*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*67201*/       OPC_MoveParent,
/*67202*/       OPC_RecordChild1, // #2 = $Ddin
/*67203*/       OPC_CheckPredicate, 84, // Predicate_fsub_mlx
/*67205*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->67227
/*67208*/         OPC_CheckPatternPredicate, 77, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*67210*/         OPC_EmitInteger, MVT::i32, 14, 
/*67213*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67216*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSD), 0,
                      MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*67227*/       /*SwitchType*/ 19, MVT::f32,// ->67248
/*67229*/         OPC_CheckPatternPredicate, 79, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*67231*/         OPC_EmitInteger, MVT::i32, 14, 
/*67234*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67237*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSS), 0,
                      MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*67248*/       0, // EndSwitchType
/*67249*/     /*Scope*/ 83|128,8/*1107*/, /*->68358*/
/*67251*/       OPC_RecordChild0, // #0 = $acc
/*67252*/       OPC_Scope, 15|128,2/*271*/, /*->67526*/ // 4 children in Scope
/*67255*/         OPC_MoveChild1,
/*67256*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*67259*/         OPC_RecordChild0, // #1 = $a
/*67260*/         OPC_RecordChild1, // #2 = $b
/*67261*/         OPC_MoveParent,
/*67262*/         OPC_CheckType, MVT::f32,
/*67264*/         OPC_Scope, 0|128,1/*128*/, /*->67395*/ // 2 children in Scope
/*67267*/           OPC_CheckPatternPredicate, 80, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (Subtarget->useNEONForSinglePrecisionFP())
/*67269*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*67275*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67278*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*67286*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67289*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*67298*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*67304*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67307*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*67315*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67318*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*67327*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*67333*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67336*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*67344*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67347*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*67356*/           OPC_EmitInteger, MVT::i32, 14, 
/*67359*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67362*/           OPC_EmitNode1, TARGET_VAL(ARM::VMLSfd), 0,
                        MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*67373*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67376*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*67384*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67387*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*67395*/         /*Scope*/ 0|128,1/*128*/, /*->67525*/
/*67397*/           OPC_CheckPatternPredicate, 81, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin()) && (Subtarget->useNEONForSinglePrecisionFP())
/*67399*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*67405*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67408*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*67416*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67419*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*67428*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*67434*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67437*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*67445*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67448*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*67457*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*67463*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67466*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*67474*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67477*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*67486*/           OPC_EmitInteger, MVT::i32, 14, 
/*67489*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67492*/           OPC_EmitNode1, TARGET_VAL(ARM::VFMSfd), 0,
                        MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*67503*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67506*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*67514*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67517*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*67525*/         0, /*End of Scope*/
/*67526*/       /*Scope*/ 17|128,1/*145*/, /*->67673*/
/*67528*/         OPC_RecordChild1, // #1 = $Dm
/*67529*/         OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->67550
/*67532*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*67534*/           OPC_EmitInteger, MVT::i32, 14, 
/*67537*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67540*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBD), 0,
                        MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                    // Dst: (VSUBD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*67550*/         /*SwitchType*/ 120, MVT::f32,// ->67672
/*67552*/           OPC_Scope, 18, /*->67572*/ // 2 children in Scope
/*67554*/             OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*67556*/             OPC_EmitInteger, MVT::i32, 14, 
/*67559*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67562*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBS), 0,
                          MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (fsub:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                      // Dst: (VSUBS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*67572*/           /*Scope*/ 98, /*->67671*/
/*67573*/             OPC_CheckPatternPredicate, 63, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*67575*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*67581*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67584*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*67592*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67595*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*67604*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*67610*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67613*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*67621*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67624*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*67633*/             OPC_EmitInteger, MVT::i32, 14, 
/*67636*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67639*/             OPC_EmitNode1, TARGET_VAL(ARM::VSUBfd), 0,
                          MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*67649*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67652*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*67660*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67663*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 16, 17, 
                      // Src: (fsub:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VSUBfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*67671*/           0, /*End of Scope*/
/*67672*/         0, // EndSwitchType
/*67673*/       /*Scope*/ 86|128,4/*598*/, /*->68273*/
/*67675*/         OPC_MoveChild1,
/*67676*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*67679*/         OPC_Scope, 70, /*->67751*/ // 7 children in Scope
/*67681*/           OPC_RecordChild0, // #1 = $Vn
/*67682*/           OPC_MoveChild1,
/*67683*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*67686*/           OPC_RecordChild0, // #2 = $Vm
/*67687*/           OPC_CheckChild0Type, MVT::v2f32,
/*67689*/           OPC_RecordChild1, // #3 = $lane
/*67690*/           OPC_MoveChild1,
/*67691*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67694*/           OPC_MoveParent,
/*67695*/           OPC_MoveParent,
/*67696*/           OPC_CheckPredicate, 50, // Predicate_fmul_su
/*67698*/           OPC_MoveParent,
/*67699*/           OPC_CheckPredicate, 84, // Predicate_fsub_mlx
/*67701*/           OPC_SwitchType /*2 cases */, 22, MVT::v2f32,// ->67726
/*67704*/             OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67706*/             OPC_EmitConvertToTarget, 3,
/*67708*/             OPC_EmitInteger, MVT::i32, 14, 
/*67711*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67714*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslfd), 0,
                          MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*67726*/           /*SwitchType*/ 22, MVT::v4f32,// ->67750
/*67728*/             OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67730*/             OPC_EmitConvertToTarget, 3,
/*67732*/             OPC_EmitInteger, MVT::i32, 14, 
/*67735*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67738*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslfq), 0,
                          MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*67750*/           0, // EndSwitchType
/*67751*/         /*Scope*/ 70, /*->67822*/
/*67752*/           OPC_MoveChild0,
/*67753*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*67756*/           OPC_RecordChild0, // #1 = $Vm
/*67757*/           OPC_CheckChild0Type, MVT::v2f32,
/*67759*/           OPC_RecordChild1, // #2 = $lane
/*67760*/           OPC_MoveChild1,
/*67761*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67764*/           OPC_MoveParent,
/*67765*/           OPC_MoveParent,
/*67766*/           OPC_RecordChild1, // #3 = $Vn
/*67767*/           OPC_CheckPredicate, 50, // Predicate_fmul_su
/*67769*/           OPC_MoveParent,
/*67770*/           OPC_CheckPredicate, 84, // Predicate_fsub_mlx
/*67772*/           OPC_SwitchType /*2 cases */, 22, MVT::v2f32,// ->67797
/*67775*/             OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67777*/             OPC_EmitConvertToTarget, 2,
/*67779*/             OPC_EmitInteger, MVT::i32, 14, 
/*67782*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67785*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslfd), 0,
                          MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*67797*/           /*SwitchType*/ 22, MVT::v4f32,// ->67821
/*67799*/             OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67801*/             OPC_EmitConvertToTarget, 2,
/*67803*/             OPC_EmitInteger, MVT::i32, 14, 
/*67806*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67809*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslfq), 0,
                          MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*67821*/           0, // EndSwitchType
/*67822*/         /*Scope*/ 60, /*->67883*/
/*67823*/           OPC_RecordChild0, // #1 = $src2
/*67824*/           OPC_MoveChild1,
/*67825*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*67828*/           OPC_RecordChild0, // #2 = $src3
/*67829*/           OPC_CheckChild0Type, MVT::v4f32,
/*67831*/           OPC_RecordChild1, // #3 = $lane
/*67832*/           OPC_MoveChild1,
/*67833*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67836*/           OPC_MoveParent,
/*67837*/           OPC_MoveParent,
/*67838*/           OPC_CheckPredicate, 50, // Predicate_fmul_su
/*67840*/           OPC_MoveParent,
/*67841*/           OPC_CheckPredicate, 84, // Predicate_fsub_mlx
/*67843*/           OPC_CheckType, MVT::v4f32,
/*67845*/           OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67847*/           OPC_EmitConvertToTarget, 3,
/*67849*/           OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*67852*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6
/*67860*/           OPC_EmitConvertToTarget, 3,
/*67862*/           OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*67865*/           OPC_EmitInteger, MVT::i32, 14, 
/*67868*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67871*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslfq), 0,
                        MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*67883*/         /*Scope*/ 60, /*->67944*/
/*67884*/           OPC_MoveChild0,
/*67885*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*67888*/           OPC_RecordChild0, // #1 = $src3
/*67889*/           OPC_CheckChild0Type, MVT::v4f32,
/*67891*/           OPC_RecordChild1, // #2 = $lane
/*67892*/           OPC_MoveChild1,
/*67893*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67896*/           OPC_MoveParent,
/*67897*/           OPC_MoveParent,
/*67898*/           OPC_RecordChild1, // #3 = $src2
/*67899*/           OPC_CheckPredicate, 50, // Predicate_fmul_su
/*67901*/           OPC_MoveParent,
/*67902*/           OPC_CheckPredicate, 84, // Predicate_fsub_mlx
/*67904*/           OPC_CheckType, MVT::v4f32,
/*67906*/           OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67908*/           OPC_EmitConvertToTarget, 2,
/*67910*/           OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*67913*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*67921*/           OPC_EmitConvertToTarget, 2,
/*67923*/           OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*67926*/           OPC_EmitInteger, MVT::i32, 14, 
/*67929*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67932*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslfq), 0,
                        MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*67944*/         /*Scope*/ 66, /*->68011*/
/*67945*/           OPC_RecordChild0, // #1 = $Vn
/*67946*/           OPC_MoveChild1,
/*67947*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*67950*/           OPC_RecordChild0, // #2 = $Vm
/*67951*/           OPC_CheckChild0Type, MVT::v4f16,
/*67953*/           OPC_RecordChild1, // #3 = $lane
/*67954*/           OPC_MoveChild1,
/*67955*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67958*/           OPC_MoveParent,
/*67959*/           OPC_MoveParent,
/*67960*/           OPC_MoveParent,
/*67961*/           OPC_SwitchType /*2 cases */, 22, MVT::v4f16,// ->67986
/*67964*/             OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67966*/             OPC_EmitConvertToTarget, 3,
/*67968*/             OPC_EmitInteger, MVT::i32, 14, 
/*67971*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67974*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslhd), 0,
                          MVT::v4f16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fsub:v4f16 DPR:v4f16:$src1, (fmul:v4f16 DPR:v4f16:$Vn, (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*67986*/           /*SwitchType*/ 22, MVT::v8f16,// ->68010
/*67988*/             OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67990*/             OPC_EmitConvertToTarget, 3,
/*67992*/             OPC_EmitInteger, MVT::i32, 14, 
/*67995*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67998*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslhq), 0,
                          MVT::v8f16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fsub:v8f16 QPR:v8f16:$src1, (fmul:v8f16 QPR:v8f16:$Vn, (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*68010*/           0, // EndSwitchType
/*68011*/         /*Scope*/ 66, /*->68078*/
/*68012*/           OPC_MoveChild0,
/*68013*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*68016*/           OPC_RecordChild0, // #1 = $Vm
/*68017*/           OPC_CheckChild0Type, MVT::v4f16,
/*68019*/           OPC_RecordChild1, // #2 = $lane
/*68020*/           OPC_MoveChild1,
/*68021*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68024*/           OPC_MoveParent,
/*68025*/           OPC_MoveParent,
/*68026*/           OPC_RecordChild1, // #3 = $Vn
/*68027*/           OPC_MoveParent,
/*68028*/           OPC_SwitchType /*2 cases */, 22, MVT::v4f16,// ->68053
/*68031*/             OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*68033*/             OPC_EmitConvertToTarget, 2,
/*68035*/             OPC_EmitInteger, MVT::i32, 14, 
/*68038*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68041*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslhd), 0,
                          MVT::v4f16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (fsub:v4f16 DPR:v4f16:$src1, (fmul:v4f16 (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), DPR:v4f16:$Vn)) - Complexity = 12
                      // Dst: (VMLSslhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*68053*/           /*SwitchType*/ 22, MVT::v8f16,// ->68077
/*68055*/             OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*68057*/             OPC_EmitConvertToTarget, 2,
/*68059*/             OPC_EmitInteger, MVT::i32, 14, 
/*68062*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68065*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslhq), 0,
                          MVT::v8f16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (fsub:v8f16 QPR:v8f16:$src1, (fmul:v8f16 (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), QPR:v8f16:$Vn)) - Complexity = 12
                      // Dst: (VMLSslhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*68077*/           0, // EndSwitchType
/*68078*/         /*Scope*/ 64|128,1/*192*/, /*->68272*/
/*68080*/           OPC_RecordChild0, // #1 = $Vn
/*68081*/           OPC_RecordChild1, // #2 = $Vm
/*68082*/           OPC_Scope, 95, /*->68179*/ // 2 children in Scope
/*68084*/             OPC_CheckPredicate, 50, // Predicate_fmul_su
/*68086*/             OPC_MoveParent,
/*68087*/             OPC_CheckPredicate, 84, // Predicate_fsub_mlx
/*68089*/             OPC_SwitchType /*2 cases */, 42, MVT::v2f32,// ->68134
/*68092*/               OPC_Scope, 19, /*->68113*/ // 2 children in Scope
/*68094*/                 OPC_CheckPatternPredicate, 84, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*68096*/                 OPC_EmitInteger, MVT::i32, 14, 
/*68099*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68102*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSfd), 0,
                              MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                          // Dst: (VMLSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*68113*/               /*Scope*/ 19, /*->68133*/
/*68114*/                 OPC_CheckPatternPredicate, 85, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*68116*/                 OPC_EmitInteger, MVT::i32, 14, 
/*68119*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68122*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSfd), 0,
                              MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                          // Dst: (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*68133*/               0, /*End of Scope*/
/*68134*/             /*SwitchType*/ 42, MVT::v4f32,// ->68178
/*68136*/               OPC_Scope, 19, /*->68157*/ // 2 children in Scope
/*68138*/                 OPC_CheckPatternPredicate, 84, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*68140*/                 OPC_EmitInteger, MVT::i32, 14, 
/*68143*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68146*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSfq), 0,
                              MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                          // Dst: (VMLSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*68157*/               /*Scope*/ 19, /*->68177*/
/*68158*/                 OPC_CheckPatternPredicate, 85, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*68160*/                 OPC_EmitInteger, MVT::i32, 14, 
/*68163*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68166*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSfq), 0,
                              MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                          // Dst: (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*68177*/               0, /*End of Scope*/
/*68178*/             0, // EndSwitchType
/*68179*/           /*Scope*/ 91, /*->68271*/
/*68180*/             OPC_MoveParent,
/*68181*/             OPC_SwitchType /*2 cases */, 42, MVT::v4f16,// ->68226
/*68184*/               OPC_Scope, 19, /*->68205*/ // 2 children in Scope
/*68186*/                 OPC_CheckPatternPredicate, 86, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*68188*/                 OPC_EmitInteger, MVT::i32, 14, 
/*68191*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68194*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLShd), 0,
                              MVT::v4f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v4f16 DPR:v4f16:$src1, (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)) - Complexity = 6
                          // Dst: (VMLShd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*68205*/               /*Scope*/ 19, /*->68225*/
/*68206*/                 OPC_CheckPatternPredicate, 87, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*68208*/                 OPC_EmitInteger, MVT::i32, 14, 
/*68211*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68214*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMShd), 0,
                              MVT::v4f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v4f16 DPR:v4f16:$src1, (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)) - Complexity = 6
                          // Dst: (VFMShd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*68225*/               0, /*End of Scope*/
/*68226*/             /*SwitchType*/ 42, MVT::v8f16,// ->68270
/*68228*/               OPC_Scope, 19, /*->68249*/ // 2 children in Scope
/*68230*/                 OPC_CheckPatternPredicate, 86, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*68232*/                 OPC_EmitInteger, MVT::i32, 14, 
/*68235*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68238*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLShq), 0,
                              MVT::v8f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v8f16 QPR:v8f16:$src1, (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)) - Complexity = 6
                          // Dst: (VMLShq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*68249*/               /*Scope*/ 19, /*->68269*/
/*68250*/                 OPC_CheckPatternPredicate, 87, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*68252*/                 OPC_EmitInteger, MVT::i32, 14, 
/*68255*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68258*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMShq), 0,
                              MVT::v8f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v8f16 QPR:v8f16:$src1, (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)) - Complexity = 6
                          // Dst: (VFMShq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*68269*/               0, /*End of Scope*/
/*68270*/             0, // EndSwitchType
/*68271*/           0, /*End of Scope*/
/*68272*/         0, /*End of Scope*/
/*68273*/       /*Scope*/ 83, /*->68357*/
/*68274*/         OPC_RecordChild1, // #1 = $Vm
/*68275*/         OPC_SwitchType /*4 cases */, 18, MVT::v2f32,// ->68296
/*68278*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*68280*/           OPC_EmitInteger, MVT::i32, 14, 
/*68283*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68286*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBfd), 0,
                        MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                    // Dst: (VSUBfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*68296*/         /*SwitchType*/ 18, MVT::v4f32,// ->68316
/*68298*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*68300*/           OPC_EmitInteger, MVT::i32, 14, 
/*68303*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68306*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBfq), 0,
                        MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                    // Dst: (VSUBfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*68316*/         /*SwitchType*/ 18, MVT::v4f16,// ->68336
/*68318*/           OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*68320*/           OPC_EmitInteger, MVT::i32, 14, 
/*68323*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68326*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBhd), 0,
                        MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                    // Dst: (VSUBhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*68336*/         /*SwitchType*/ 18, MVT::v8f16,// ->68356
/*68338*/           OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*68340*/           OPC_EmitInteger, MVT::i32, 14, 
/*68343*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68346*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBhq), 0,
                        MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                    // Dst: (VSUBhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*68356*/         0, // EndSwitchType
/*68357*/       0, /*End of Scope*/
/*68358*/     0, /*End of Scope*/
/*68359*/   /*SwitchOpcode*/ 112|128,2/*368*/, TARGET_VAL(ISD::FMA),// ->68731
/*68363*/     OPC_Scope, 106, /*->68471*/ // 4 children in Scope
/*68365*/       OPC_MoveChild0,
/*68366*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*68369*/       OPC_RecordChild0, // #0 = $Dn
/*68370*/       OPC_MoveParent,
/*68371*/       OPC_RecordChild1, // #1 = $Dm
/*68372*/       OPC_Scope, 50, /*->68424*/ // 2 children in Scope
/*68374*/         OPC_MoveChild2,
/*68375*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*68378*/         OPC_RecordChild0, // #2 = $Ddin
/*68379*/         OPC_MoveParent,
/*68380*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->68402
/*68383*/           OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*68385*/           OPC_EmitInteger, MVT::i32, 14, 
/*68388*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68391*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMAD), 0,
                        MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, (fneg:f64 DPR:f64:$Ddin)) - Complexity = 9
                    // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*68402*/         /*SwitchType*/ 19, MVT::f32,// ->68423
/*68404*/           OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*68406*/           OPC_EmitInteger, MVT::i32, 14, 
/*68409*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68412*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMAS), 0,
                        MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, (fneg:f32 SPR:f32:$Sdin)) - Complexity = 9
                    // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*68423*/         0, // EndSwitchType
/*68424*/       /*Scope*/ 45, /*->68470*/
/*68425*/         OPC_RecordChild2, // #2 = $Ddin
/*68426*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->68448
/*68429*/           OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*68431*/           OPC_EmitInteger, MVT::i32, 14, 
/*68434*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68437*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSD), 0,
                        MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, DPR:f64:$Ddin) - Complexity = 6
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*68448*/         /*SwitchType*/ 19, MVT::f32,// ->68469
/*68450*/           OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*68452*/           OPC_EmitInteger, MVT::i32, 14, 
/*68455*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68458*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSS), 0,
                        MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, SPR:f32:$Sdin) - Complexity = 6
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*68469*/         0, // EndSwitchType
/*68470*/       0, /*End of Scope*/
/*68471*/     /*Scope*/ 28|128,1/*156*/, /*->68629*/
/*68473*/       OPC_RecordChild0, // #0 = $Dn
/*68474*/       OPC_Scope, 51, /*->68527*/ // 2 children in Scope
/*68476*/         OPC_MoveChild1,
/*68477*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*68480*/         OPC_RecordChild0, // #1 = $Dm
/*68481*/         OPC_MoveParent,
/*68482*/         OPC_RecordChild2, // #2 = $Ddin
/*68483*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->68505
/*68486*/           OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*68488*/           OPC_EmitInteger, MVT::i32, 14, 
/*68491*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68494*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSD), 0,
                        MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 DPR:f64:$Dn, (fneg:f64 DPR:f64:$Dm), DPR:f64:$Ddin) - Complexity = 6
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*68505*/         /*SwitchType*/ 19, MVT::f32,// ->68526
/*68507*/           OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*68509*/           OPC_EmitInteger, MVT::i32, 14, 
/*68512*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68515*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSS), 0,
                        MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 SPR:f32:$Sn, (fneg:f32 SPR:f32:$Sm), SPR:f32:$Sdin) - Complexity = 6
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*68526*/         0, // EndSwitchType
/*68527*/       /*Scope*/ 100, /*->68628*/
/*68528*/         OPC_RecordChild1, // #1 = $Dm
/*68529*/         OPC_Scope, 50, /*->68581*/ // 2 children in Scope
/*68531*/           OPC_MoveChild2,
/*68532*/           OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*68535*/           OPC_RecordChild0, // #2 = $Ddin
/*68536*/           OPC_MoveParent,
/*68537*/           OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->68559
/*68540*/             OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*68542*/             OPC_EmitInteger, MVT::i32, 14, 
/*68545*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68548*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSD), 0,
                          MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, (fneg:f64 DPR:f64:$Ddin)) - Complexity = 6
                      // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*68559*/           /*SwitchType*/ 19, MVT::f32,// ->68580
/*68561*/             OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*68563*/             OPC_EmitInteger, MVT::i32, 14, 
/*68566*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68569*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSS), 0,
                          MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, (fneg:f32 SPR:f32:$Sdin)) - Complexity = 6
                      // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*68580*/           0, // EndSwitchType
/*68581*/         /*Scope*/ 45, /*->68627*/
/*68582*/           OPC_RecordChild2, // #2 = $Ddin
/*68583*/           OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->68605
/*68586*/             OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*68588*/             OPC_EmitInteger, MVT::i32, 14, 
/*68591*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68594*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAD), 0,
                          MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, DPR:f64:$Ddin) - Complexity = 3
                      // Dst: (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*68605*/           /*SwitchType*/ 19, MVT::f32,// ->68626
/*68607*/             OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*68609*/             OPC_EmitInteger, MVT::i32, 14, 
/*68612*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68615*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAS), 0,
                          MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, SPR:f32:$Sdin) - Complexity = 3
                      // Dst: (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*68626*/           0, // EndSwitchType
/*68627*/         0, /*End of Scope*/
/*68628*/       0, /*End of Scope*/
/*68629*/     /*Scope*/ 52, /*->68682*/
/*68630*/       OPC_MoveChild0,
/*68631*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*68634*/       OPC_RecordChild0, // #0 = $Vn
/*68635*/       OPC_MoveParent,
/*68636*/       OPC_RecordChild1, // #1 = $Vm
/*68637*/       OPC_RecordChild2, // #2 = $src1
/*68638*/       OPC_SwitchType /*2 cases */, 19, MVT::v2f32,// ->68660
/*68641*/         OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*68643*/         OPC_EmitInteger, MVT::i32, 14, 
/*68646*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68649*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSfd), 0,
                      MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v2f32 (fneg:v2f32 DPR:v2f32:$Vn), DPR:v2f32:$Vm, DPR:v2f32:$src1) - Complexity = 6
                  // Dst: (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*68660*/       /*SwitchType*/ 19, MVT::v4f32,// ->68681
/*68662*/         OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*68664*/         OPC_EmitInteger, MVT::i32, 14, 
/*68667*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68670*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSfq), 0,
                      MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v4f32 (fneg:v4f32 QPR:v4f32:$Vn), QPR:v4f32:$Vm, QPR:v4f32:$src1) - Complexity = 6
                  // Dst: (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*68681*/       0, // EndSwitchType
/*68682*/     /*Scope*/ 47, /*->68730*/
/*68683*/       OPC_RecordChild0, // #0 = $Vn
/*68684*/       OPC_RecordChild1, // #1 = $Vm
/*68685*/       OPC_RecordChild2, // #2 = $src1
/*68686*/       OPC_SwitchType /*2 cases */, 19, MVT::v2f32,// ->68708
/*68689*/         OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*68691*/         OPC_EmitInteger, MVT::i32, 14, 
/*68694*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68697*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAfd), 0,
                      MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, DPR:v2f32:$src1) - Complexity = 3
                  // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*68708*/       /*SwitchType*/ 19, MVT::v4f32,// ->68729
/*68710*/         OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*68712*/         OPC_EmitInteger, MVT::i32, 14, 
/*68715*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68718*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAfq), 0,
                      MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, QPR:v4f32:$src1) - Complexity = 3
                  // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*68729*/       0, // EndSwitchType
/*68730*/     0, /*End of Scope*/
/*68731*/   /*SwitchOpcode*/ 127|128,3/*511*/, TARGET_VAL(ISD::FNEG),// ->69246
/*68735*/     OPC_Scope, 60|128,2/*316*/, /*->69054*/ // 2 children in Scope
/*68738*/       OPC_MoveChild0,
/*68739*/       OPC_SwitchOpcode /*3 cases */, 33|128,1/*161*/, TARGET_VAL(ISD::FMA),// ->68905
/*68744*/         OPC_Scope, 53, /*->68799*/ // 2 children in Scope
/*68746*/           OPC_MoveChild0,
/*68747*/           OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*68750*/           OPC_RecordChild0, // #0 = $Dn
/*68751*/           OPC_MoveParent,
/*68752*/           OPC_RecordChild1, // #1 = $Dm
/*68753*/           OPC_RecordChild2, // #2 = $Ddin
/*68754*/           OPC_MoveParent,
/*68755*/           OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->68777
/*68758*/             OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*68760*/             OPC_EmitInteger, MVT::i32, 14, 
/*68763*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68766*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSD), 0,
                          MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f64 (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, DPR:f64:$Ddin)) - Complexity = 9
                      // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*68777*/           /*SwitchType*/ 19, MVT::f32,// ->68798
/*68779*/             OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*68781*/             OPC_EmitInteger, MVT::i32, 14, 
/*68784*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68787*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSS), 0,
                          MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f32 (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, SPR:f32:$Sdin)) - Complexity = 9
                      // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*68798*/           0, // EndSwitchType
/*68799*/         /*Scope*/ 104, /*->68904*/
/*68800*/           OPC_RecordChild0, // #0 = $Dn
/*68801*/           OPC_Scope, 52, /*->68855*/ // 2 children in Scope
/*68803*/             OPC_MoveChild1,
/*68804*/             OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*68807*/             OPC_RecordChild0, // #1 = $Dm
/*68808*/             OPC_MoveParent,
/*68809*/             OPC_RecordChild2, // #2 = $Ddin
/*68810*/             OPC_MoveParent,
/*68811*/             OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->68833
/*68814*/               OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*68816*/               OPC_EmitInteger, MVT::i32, 14, 
/*68819*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68822*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSD), 0,
                            MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f64 (fma:f64 DPR:f64:$Dn, (fneg:f64 DPR:f64:$Dm), DPR:f64:$Ddin)) - Complexity = 9
                        // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*68833*/             /*SwitchType*/ 19, MVT::f32,// ->68854
/*68835*/               OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*68837*/               OPC_EmitInteger, MVT::i32, 14, 
/*68840*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68843*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSS), 0,
                            MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f32 (fma:f32 SPR:f32:$Sn, (fneg:f32 SPR:f32:$Sm), SPR:f32:$Sdin)) - Complexity = 9
                        // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*68854*/             0, // EndSwitchType
/*68855*/           /*Scope*/ 47, /*->68903*/
/*68856*/             OPC_RecordChild1, // #1 = $Dm
/*68857*/             OPC_RecordChild2, // #2 = $Ddin
/*68858*/             OPC_MoveParent,
/*68859*/             OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->68881
/*68862*/               OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*68864*/               OPC_EmitInteger, MVT::i32, 14, 
/*68867*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68870*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMAD), 0,
                            MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f64 (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, DPR:f64:$Ddin)) - Complexity = 6
                        // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*68881*/             /*SwitchType*/ 19, MVT::f32,// ->68902
/*68883*/               OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*68885*/               OPC_EmitInteger, MVT::i32, 14, 
/*68888*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68891*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMAS), 0,
                            MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f32 (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, SPR:f32:$Sdin)) - Complexity = 6
                        // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*68902*/             0, // EndSwitchType
/*68903*/           0, /*End of Scope*/
/*68904*/         0, /*End of Scope*/
/*68905*/       /*SwitchOpcode*/ 45, TARGET_VAL(ISD::FMUL),// ->68953
/*68908*/         OPC_RecordChild0, // #0 = $Dn
/*68909*/         OPC_RecordChild1, // #1 = $Dm
/*68910*/         OPC_MoveParent,
/*68911*/         OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->68932
/*68914*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*68916*/           OPC_EmitInteger, MVT::i32, 14, 
/*68919*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68922*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMULD), 0,
                        MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)) - Complexity = 6
                    // Dst: (VNMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*68932*/         /*SwitchType*/ 18, MVT::f32,// ->68952
/*68934*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*68936*/           OPC_EmitInteger, MVT::i32, 14, 
/*68939*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68942*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMULS), 0,
                        MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)) - Complexity = 6
                    // Dst: (VNMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*68952*/         0, // EndSwitchType
/*68953*/       /*SwitchOpcode*/ 97, TARGET_VAL(ARMISD::VMOVDRR),// ->69053
/*68956*/         OPC_RecordChild0, // #0 = $Rl
/*68957*/         OPC_RecordChild1, // #1 = $Rh
/*68958*/         OPC_MoveParent,
/*68959*/         OPC_Scope, 45, /*->69006*/ // 2 children in Scope
/*68961*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*68963*/           OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*68970*/           OPC_EmitInteger, MVT::i32, 14, 
/*68973*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68976*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68979*/           OPC_EmitNode1, TARGET_VAL(ARM::EORri), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5,  // Results = #6
/*68990*/           OPC_EmitInteger, MVT::i32, 14, 
/*68993*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68996*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDRR), 0,
                        MVT::f64, 4/*#Ops*/, 0, 6, 7, 8, 
                    // Src: (fneg:f64 (arm_fmdrr:f64 GPR:i32:$Rl, GPR:i32:$Rh)) - Complexity = 6
                    // Dst: (VMOVDRR:f64 GPR:i32:$Rl, (EORri:i32 GPR:i32:$Rh, 2147483648:i32))
/*69006*/         /*Scope*/ 45, /*->69052*/
/*69007*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*69009*/           OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*69016*/           OPC_EmitInteger, MVT::i32, 14, 
/*69019*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69022*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69025*/           OPC_EmitNode1, TARGET_VAL(ARM::t2EORri), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5,  // Results = #6
/*69036*/           OPC_EmitInteger, MVT::i32, 14, 
/*69039*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69042*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDRR), 0,
                        MVT::f64, 4/*#Ops*/, 0, 6, 7, 8, 
                    // Src: (fneg:f64 (arm_fmdrr:f64 GPR:i32:$Rl, GPR:i32:$Rh)) - Complexity = 6
                    // Dst: (VMOVDRR:f64 GPR:i32:$Rl, (t2EORri:i32 GPR:i32:$Rh, 2147483648:i32))
/*69052*/         0, /*End of Scope*/
/*69053*/       0, // EndSwitchOpcode
/*69054*/     /*Scope*/ 61|128,1/*189*/, /*->69245*/
/*69056*/       OPC_RecordChild0, // #0 = $Dm
/*69057*/       OPC_SwitchType /*6 cases */, 17, MVT::f64,// ->69077
/*69060*/         OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*69062*/         OPC_EmitInteger, MVT::i32, 14, 
/*69065*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69068*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGD), 0,
                      MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:f64 DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VNEGD:f64 DPR:f64:$Dm)
/*69077*/       /*SwitchType*/ 89, MVT::f32,// ->69168
/*69079*/         OPC_Scope, 17, /*->69098*/ // 2 children in Scope
/*69081*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*69083*/           OPC_EmitInteger, MVT::i32, 14, 
/*69086*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69089*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGS), 0,
                        MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (fneg:f32 SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VNEGS:f32 SPR:f32:$Sm)
/*69098*/         /*Scope*/ 68, /*->69167*/
/*69099*/           OPC_CheckPatternPredicate, 63, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*69101*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*69107*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69110*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*69118*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69121*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*69130*/           OPC_EmitInteger, MVT::i32, 14, 
/*69133*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69136*/           OPC_EmitNode1, TARGET_VAL(ARM::VNEGfd), 0,
                        MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*69145*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69148*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*69156*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69159*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 10, 11, 
                    // Src: (fneg:f32 SPR:f32:$a) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VNEGfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*69167*/         0, /*End of Scope*/
/*69168*/       /*SwitchType*/ 17, MVT::v2f32,// ->69187
/*69170*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*69172*/         OPC_EmitInteger, MVT::i32, 14, 
/*69175*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69178*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGfd), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VNEGfd:v2f32 DPR:v2f32:$Vm)
/*69187*/       /*SwitchType*/ 17, MVT::v4f32,// ->69206
/*69189*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*69191*/         OPC_EmitInteger, MVT::i32, 14, 
/*69194*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69197*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGf32q), 0,
                      MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VNEGf32q:v4f32 QPR:v4f32:$Vm)
/*69206*/       /*SwitchType*/ 17, MVT::v4f16,// ->69225
/*69208*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*69210*/         OPC_EmitInteger, MVT::i32, 14, 
/*69213*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69216*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGhd), 0,
                      MVT::v4f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:v4f16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VNEGhd:v4f16 DPR:v4f16:$Vm)
/*69225*/       /*SwitchType*/ 17, MVT::v8f16,// ->69244
/*69227*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*69229*/         OPC_EmitInteger, MVT::i32, 14, 
/*69232*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69235*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGhq), 0,
                      MVT::v8f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:v8f16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VNEGhq:v8f16 QPR:v8f16:$Vm)
/*69244*/       0, // EndSwitchType
/*69245*/     0, /*End of Scope*/
/*69246*/   /*SwitchOpcode*/ 110|128,6/*878*/, TARGET_VAL(ISD::FMUL),// ->70128
/*69250*/     OPC_Scope, 49, /*->69301*/ // 8 children in Scope
/*69252*/       OPC_MoveChild0,
/*69253*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*69256*/       OPC_RecordChild0, // #0 = $a
/*69257*/       OPC_MoveParent,
/*69258*/       OPC_RecordChild1, // #1 = $b
/*69259*/       OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->69280
/*69262*/         OPC_CheckPatternPredicate, 90, // (!Subtarget->isFPOnlySP()) && (!TM.Options.HonorSignDependentRoundingFPMath())
/*69264*/         OPC_EmitInteger, MVT::i32, 14, 
/*69267*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69270*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMULD), 0,
                      MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f64 (fneg:f64 DPR:f64:$a), DPR:f64:$b) - Complexity = 6
                  // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
/*69280*/       /*SwitchType*/ 18, MVT::f32,// ->69300
/*69282*/         OPC_CheckPatternPredicate, 91, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*69284*/         OPC_EmitInteger, MVT::i32, 14, 
/*69287*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69290*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMULS), 0,
                      MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f32 (fneg:f32 SPR:f32:$a), SPR:f32:$b) - Complexity = 6
                  // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
/*69300*/       0, // EndSwitchType
/*69301*/     /*Scope*/ 67|128,2/*323*/, /*->69626*/
/*69303*/       OPC_RecordChild0, // #0 = $b
/*69304*/       OPC_Scope, 48, /*->69354*/ // 3 children in Scope
/*69306*/         OPC_MoveChild1,
/*69307*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*69310*/         OPC_RecordChild0, // #1 = $a
/*69311*/         OPC_MoveParent,
/*69312*/         OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->69333
/*69315*/           OPC_CheckPatternPredicate, 90, // (!Subtarget->isFPOnlySP()) && (!TM.Options.HonorSignDependentRoundingFPMath())
/*69317*/           OPC_EmitInteger, MVT::i32, 14, 
/*69320*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69323*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMULD), 0,
                        MVT::f64, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (fmul:f64 DPR:f64:$b, (fneg:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
/*69333*/         /*SwitchType*/ 18, MVT::f32,// ->69353
/*69335*/           OPC_CheckPatternPredicate, 91, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*69337*/           OPC_EmitInteger, MVT::i32, 14, 
/*69340*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69343*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMULS), 0,
                        MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (fmul:f32 SPR:f32:$b, (fneg:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
/*69353*/         0, // EndSwitchType
/*69354*/       /*Scope*/ 17|128,1/*145*/, /*->69501*/
/*69356*/         OPC_RecordChild1, // #1 = $Dm
/*69357*/         OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->69378
/*69360*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*69362*/           OPC_EmitInteger, MVT::i32, 14, 
/*69365*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69368*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULD), 0,
                        MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                    // Dst: (VMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*69378*/         /*SwitchType*/ 120, MVT::f32,// ->69500
/*69380*/           OPC_Scope, 18, /*->69400*/ // 2 children in Scope
/*69382*/             OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*69384*/             OPC_EmitInteger, MVT::i32, 14, 
/*69387*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69390*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULS), 0,
                          MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                      // Dst: (VMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*69400*/           /*Scope*/ 98, /*->69499*/
/*69401*/             OPC_CheckPatternPredicate, 63, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*69403*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*69409*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69412*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*69420*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69423*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*69432*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*69438*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69441*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*69449*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69452*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*69461*/             OPC_EmitInteger, MVT::i32, 14, 
/*69464*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69467*/             OPC_EmitNode1, TARGET_VAL(ARM::VMULfd), 0,
                          MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*69477*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69480*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*69488*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69491*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 16, 17, 
                      // Src: (fmul:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMULfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*69499*/           0, /*End of Scope*/
/*69500*/         0, // EndSwitchType
/*69501*/       /*Scope*/ 123, /*->69625*/
/*69502*/         OPC_MoveChild1,
/*69503*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*69506*/         OPC_RecordChild0, // #1 = $Vm
/*69507*/         OPC_Scope, 57, /*->69566*/ // 2 children in Scope
/*69509*/           OPC_CheckChild0Type, MVT::v2f32,
/*69511*/           OPC_RecordChild1, // #2 = $lane
/*69512*/           OPC_MoveChild1,
/*69513*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69516*/           OPC_MoveParent,
/*69517*/           OPC_MoveParent,
/*69518*/           OPC_SwitchType /*2 cases */, 21, MVT::v2f32,// ->69542
/*69521*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*69523*/             OPC_EmitConvertToTarget, 2,
/*69525*/             OPC_EmitInteger, MVT::i32, 14, 
/*69528*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69531*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfd), 0,
                          MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*69542*/           /*SwitchType*/ 21, MVT::v4f32,// ->69565
/*69544*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*69546*/             OPC_EmitConvertToTarget, 2,
/*69548*/             OPC_EmitInteger, MVT::i32, 14, 
/*69551*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69554*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfq), 0,
                          MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*69565*/           0, // EndSwitchType
/*69566*/         /*Scope*/ 57, /*->69624*/
/*69567*/           OPC_CheckChild0Type, MVT::v4f16,
/*69569*/           OPC_RecordChild1, // #2 = $lane
/*69570*/           OPC_MoveChild1,
/*69571*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69574*/           OPC_MoveParent,
/*69575*/           OPC_MoveParent,
/*69576*/           OPC_SwitchType /*2 cases */, 21, MVT::v4f16,// ->69600
/*69579*/             OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*69581*/             OPC_EmitConvertToTarget, 2,
/*69583*/             OPC_EmitInteger, MVT::i32, 14, 
/*69586*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69589*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslhd), 0,
                          MVT::v4f16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (fmul:v4f16 DPR:v4f16:$Vn, (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslhd:v4f16 DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*69600*/           /*SwitchType*/ 21, MVT::v8f16,// ->69623
/*69602*/             OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*69604*/             OPC_EmitConvertToTarget, 2,
/*69606*/             OPC_EmitInteger, MVT::i32, 14, 
/*69609*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69612*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslhq), 0,
                          MVT::v8f16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (fmul:v8f16 QPR:v8f16:$Vn, (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslhq:v8f16 QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*69623*/           0, // EndSwitchType
/*69624*/         0, /*End of Scope*/
/*69625*/       0, /*End of Scope*/
/*69626*/     /*Scope*/ 125, /*->69752*/
/*69627*/       OPC_MoveChild0,
/*69628*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*69631*/       OPC_RecordChild0, // #0 = $Vm
/*69632*/       OPC_Scope, 58, /*->69692*/ // 2 children in Scope
/*69634*/         OPC_CheckChild0Type, MVT::v2f32,
/*69636*/         OPC_RecordChild1, // #1 = $lane
/*69637*/         OPC_MoveChild1,
/*69638*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69641*/         OPC_MoveParent,
/*69642*/         OPC_MoveParent,
/*69643*/         OPC_RecordChild1, // #2 = $Vn
/*69644*/         OPC_SwitchType /*2 cases */, 21, MVT::v2f32,// ->69668
/*69647*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*69649*/           OPC_EmitConvertToTarget, 1,
/*69651*/           OPC_EmitInteger, MVT::i32, 14, 
/*69654*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69657*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfd), 0,
                        MVT::v2f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn) - Complexity = 9
                    // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*69668*/         /*SwitchType*/ 21, MVT::v4f32,// ->69691
/*69670*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*69672*/           OPC_EmitConvertToTarget, 1,
/*69674*/           OPC_EmitInteger, MVT::i32, 14, 
/*69677*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69680*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfq), 0,
                        MVT::v4f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn) - Complexity = 9
                    // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*69691*/         0, // EndSwitchType
/*69692*/       /*Scope*/ 58, /*->69751*/
/*69693*/         OPC_CheckChild0Type, MVT::v4f16,
/*69695*/         OPC_RecordChild1, // #1 = $lane
/*69696*/         OPC_MoveChild1,
/*69697*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69700*/         OPC_MoveParent,
/*69701*/         OPC_MoveParent,
/*69702*/         OPC_RecordChild1, // #2 = $Vn
/*69703*/         OPC_SwitchType /*2 cases */, 21, MVT::v4f16,// ->69727
/*69706*/           OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*69708*/           OPC_EmitConvertToTarget, 1,
/*69710*/           OPC_EmitInteger, MVT::i32, 14, 
/*69713*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69716*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslhd), 0,
                        MVT::v4f16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (fmul:v4f16 (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), DPR:v4f16:$Vn) - Complexity = 9
                    // Dst: (VMULslhd:v4f16 DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*69727*/         /*SwitchType*/ 21, MVT::v8f16,// ->69750
/*69729*/           OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*69731*/           OPC_EmitConvertToTarget, 1,
/*69733*/           OPC_EmitInteger, MVT::i32, 14, 
/*69736*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69739*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslhq), 0,
                        MVT::v8f16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (fmul:v8f16 (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), QPR:v8f16:$Vn) - Complexity = 9
                    // Dst: (VMULslhq:v8f16 QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*69750*/         0, // EndSwitchType
/*69751*/       0, /*End of Scope*/
/*69752*/     /*Scope*/ 52, /*->69805*/
/*69753*/       OPC_RecordChild0, // #0 = $src1
/*69754*/       OPC_MoveChild1,
/*69755*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*69758*/       OPC_RecordChild0, // #1 = $src2
/*69759*/       OPC_CheckChild0Type, MVT::v4f32,
/*69761*/       OPC_RecordChild1, // #2 = $lane
/*69762*/       OPC_MoveChild1,
/*69763*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69766*/       OPC_MoveParent,
/*69767*/       OPC_MoveParent,
/*69768*/       OPC_CheckType, MVT::v4f32,
/*69770*/       OPC_EmitConvertToTarget, 2,
/*69772*/       OPC_EmitNodeXForm, 7, 3, // DSubReg_i32_reg
/*69775*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v2f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*69783*/       OPC_EmitConvertToTarget, 2,
/*69785*/       OPC_EmitNodeXForm, 8, 6, // SubReg_i32_lane
/*69788*/       OPC_EmitInteger, MVT::i32, 14, 
/*69791*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69794*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfq), 0,
                    MVT::v4f32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                // Src: (fmul:v4f32 QPR:v4f32:$src1, (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*69805*/     /*Scope*/ 52, /*->69858*/
/*69806*/       OPC_MoveChild0,
/*69807*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*69810*/       OPC_RecordChild0, // #0 = $src2
/*69811*/       OPC_CheckChild0Type, MVT::v4f32,
/*69813*/       OPC_RecordChild1, // #1 = $lane
/*69814*/       OPC_MoveChild1,
/*69815*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69818*/       OPC_MoveParent,
/*69819*/       OPC_MoveParent,
/*69820*/       OPC_RecordChild1, // #2 = $src1
/*69821*/       OPC_CheckType, MVT::v4f32,
/*69823*/       OPC_EmitConvertToTarget, 1,
/*69825*/       OPC_EmitNodeXForm, 7, 3, // DSubReg_i32_reg
/*69828*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v2f32, 2/*#Ops*/, 0, 4,  // Results = #5
/*69836*/       OPC_EmitConvertToTarget, 1,
/*69838*/       OPC_EmitNodeXForm, 8, 6, // SubReg_i32_lane
/*69841*/       OPC_EmitInteger, MVT::i32, 14, 
/*69844*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69847*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfq), 0,
                    MVT::v4f32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                // Src: (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane), QPR:v4f32:$src1) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*69858*/     /*Scope*/ 91, /*->69950*/
/*69859*/       OPC_RecordChild0, // #0 = $Rn
/*69860*/       OPC_MoveChild1,
/*69861*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUP),
/*69864*/       OPC_RecordChild0, // #1 = $Rm
/*69865*/       OPC_CheckChild0Type, MVT::f32,
/*69867*/       OPC_MoveParent,
/*69868*/       OPC_SwitchType /*2 cases */, 38, MVT::v2f32,// ->69909
/*69871*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*69877*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69880*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*69889*/         OPC_EmitInteger, MVT::i32, 0, 
/*69892*/         OPC_EmitInteger, MVT::i32, 14, 
/*69895*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69898*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfd), 0,
                      MVT::v2f32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (fmul:v2f32 DPR:v2f32:$Rn, (NEONvdup:v2f32 SPR:f32:$Rm)) - Complexity = 6
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*69909*/       /*SwitchType*/ 38, MVT::v4f32,// ->69949
/*69911*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*69917*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69920*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*69929*/         OPC_EmitInteger, MVT::i32, 0, 
/*69932*/         OPC_EmitInteger, MVT::i32, 14, 
/*69935*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69938*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfq), 0,
                      MVT::v4f32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (fmul:v4f32 QPR:v4f32:$Rn, (NEONvdup:v4f32 SPR:f32:$Rm)) - Complexity = 6
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*69949*/       0, // EndSwitchType
/*69950*/     /*Scope*/ 91, /*->70042*/
/*69951*/       OPC_MoveChild0,
/*69952*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUP),
/*69955*/       OPC_RecordChild0, // #0 = $Rm
/*69956*/       OPC_CheckChild0Type, MVT::f32,
/*69958*/       OPC_MoveParent,
/*69959*/       OPC_RecordChild1, // #1 = $Rn
/*69960*/       OPC_SwitchType /*2 cases */, 38, MVT::v2f32,// ->70001
/*69963*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*69969*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69972*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 2, 0, 3,  // Results = #4
/*69981*/         OPC_EmitInteger, MVT::i32, 0, 
/*69984*/         OPC_EmitInteger, MVT::i32, 14, 
/*69987*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69990*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfd), 0,
                      MVT::v2f32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                  // Src: (fmul:v2f32 (NEONvdup:v2f32 SPR:f32:$Rm), DPR:v2f32:$Rn) - Complexity = 6
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*70001*/       /*SwitchType*/ 38, MVT::v4f32,// ->70041
/*70003*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*70009*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70012*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 2, 0, 3,  // Results = #4
/*70021*/         OPC_EmitInteger, MVT::i32, 0, 
/*70024*/         OPC_EmitInteger, MVT::i32, 14, 
/*70027*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70030*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfq), 0,
                      MVT::v4f32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                  // Src: (fmul:v4f32 (NEONvdup:v4f32 SPR:f32:$Rm), QPR:v4f32:$Rn) - Complexity = 6
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*70041*/       0, // EndSwitchType
/*70042*/     /*Scope*/ 84, /*->70127*/
/*70043*/       OPC_RecordChild0, // #0 = $Vn
/*70044*/       OPC_RecordChild1, // #1 = $Vm
/*70045*/       OPC_SwitchType /*4 cases */, 18, MVT::v2f32,// ->70066
/*70048*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*70050*/         OPC_EmitInteger, MVT::i32, 14, 
/*70053*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70056*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULfd), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VMULfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*70066*/       /*SwitchType*/ 18, MVT::v4f32,// ->70086
/*70068*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*70070*/         OPC_EmitInteger, MVT::i32, 14, 
/*70073*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70076*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULfq), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VMULfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*70086*/       /*SwitchType*/ 18, MVT::v4f16,// ->70106
/*70088*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*70090*/         OPC_EmitInteger, MVT::i32, 14, 
/*70093*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70096*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULhd), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VMULhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*70106*/       /*SwitchType*/ 18, MVT::v8f16,// ->70126
/*70108*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*70110*/         OPC_EmitInteger, MVT::i32, 14, 
/*70113*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70116*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULhq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VMULhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*70126*/       0, // EndSwitchType
/*70127*/     0, /*End of Scope*/
/*70128*/   /*SwitchOpcode*/ 31|128,2/*287*/, TARGET_VAL(ISD::FABS),// ->70419
/*70132*/     OPC_Scope, 93, /*->70227*/ // 2 children in Scope
/*70134*/       OPC_MoveChild0,
/*70135*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVDRR),
/*70138*/       OPC_RecordChild0, // #0 = $Rl
/*70139*/       OPC_RecordChild1, // #1 = $Rh
/*70140*/       OPC_MoveParent,
/*70141*/       OPC_Scope, 41, /*->70184*/ // 2 children in Scope
/*70143*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*70145*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*70152*/         OPC_EmitInteger, MVT::i32, 14, 
/*70155*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70158*/         OPC_EmitNode1, TARGET_VAL(ARM::BFC), 0,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4,  // Results = #5
/*70168*/         OPC_EmitInteger, MVT::i32, 14, 
/*70171*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70174*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDRR), 0,
                      MVT::f64, 4/*#Ops*/, 0, 5, 6, 7, 
                  // Src: (fabs:f64 (arm_fmdrr:f64 GPR:i32:$Rl, GPR:i32:$Rh)) - Complexity = 6
                  // Dst: (VMOVDRR:f64 GPR:i32:$Rl, (BFC:i32 GPR:i32:$Rh, 2147483647:i32))
/*70184*/       /*Scope*/ 41, /*->70226*/
/*70185*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasV6T2Ops()) && (Subtarget->isThumb2())
/*70187*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*70194*/         OPC_EmitInteger, MVT::i32, 14, 
/*70197*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70200*/         OPC_EmitNode1, TARGET_VAL(ARM::t2BFC), 0,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4,  // Results = #5
/*70210*/         OPC_EmitInteger, MVT::i32, 14, 
/*70213*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70216*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDRR), 0,
                      MVT::f64, 4/*#Ops*/, 0, 5, 6, 7, 
                  // Src: (fabs:f64 (arm_fmdrr:f64 GPR:i32:$Rl, GPR:i32:$Rh)) - Complexity = 6
                  // Dst: (VMOVDRR:f64 GPR:i32:$Rl, (t2BFC:i32 GPR:i32:$Rh, 2147483647:i32))
/*70226*/       0, /*End of Scope*/
/*70227*/     /*Scope*/ 61|128,1/*189*/, /*->70418*/
/*70229*/       OPC_RecordChild0, // #0 = $Dm
/*70230*/       OPC_SwitchType /*6 cases */, 17, MVT::f64,// ->70250
/*70233*/         OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*70235*/         OPC_EmitInteger, MVT::i32, 14, 
/*70238*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70241*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSD), 0,
                      MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fabs:f64 DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VABSD:f64 DPR:f64:$Dm)
/*70250*/       /*SwitchType*/ 89, MVT::f32,// ->70341
/*70252*/         OPC_Scope, 17, /*->70271*/ // 2 children in Scope
/*70254*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*70256*/           OPC_EmitInteger, MVT::i32, 14, 
/*70259*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70262*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSS), 0,
                        MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (fabs:f32 SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VABSS:f32 SPR:f32:$Sm)
/*70271*/         /*Scope*/ 68, /*->70340*/
/*70272*/           OPC_CheckPatternPredicate, 63, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*70274*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*70280*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*70283*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*70291*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70294*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*70303*/           OPC_EmitInteger, MVT::i32, 14, 
/*70306*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70309*/           OPC_EmitNode1, TARGET_VAL(ARM::VABSfd), 0,
                        MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*70318*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*70321*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*70329*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70332*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 10, 11, 
                    // Src: (fabs:f32 SPR:f32:$a) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VABSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*70340*/         0, /*End of Scope*/
/*70341*/       /*SwitchType*/ 17, MVT::v2f32,// ->70360
/*70343*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*70345*/         OPC_EmitInteger, MVT::i32, 14, 
/*70348*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70351*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSfd), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fabs:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VABSfd:v2f32 DPR:v2f32:$Vm)
/*70360*/       /*SwitchType*/ 17, MVT::v4f32,// ->70379
/*70362*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*70364*/         OPC_EmitInteger, MVT::i32, 14, 
/*70367*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70370*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSfq), 0,
                      MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fabs:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VABSfq:v4f32 QPR:v4f32:$Vm)
/*70379*/       /*SwitchType*/ 17, MVT::v4f16,// ->70398
/*70381*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*70383*/         OPC_EmitInteger, MVT::i32, 14, 
/*70386*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70389*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABShd), 0,
                      MVT::v4f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fabs:v4f16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VABShd:v4f16 DPR:v4f16:$Vm)
/*70398*/       /*SwitchType*/ 17, MVT::v8f16,// ->70417
/*70400*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*70402*/         OPC_EmitInteger, MVT::i32, 14, 
/*70405*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70408*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABShq), 0,
                      MVT::v8f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fabs:v8f16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VABShq:v8f16 QPR:v8f16:$Vm)
/*70417*/       0, // EndSwitchType
/*70418*/     0, /*End of Scope*/
/*70419*/   /*SwitchOpcode*/ 55, TARGET_VAL(ISD::ConstantFP),// ->70477
/*70422*/     OPC_RecordNode, // #0 = $imm
/*70423*/     OPC_SwitchType /*2 cases */, 24, MVT::f64,// ->70450
/*70426*/       OPC_CheckPredicate, 85, // Predicate_vfp_f64imm
/*70428*/       OPC_CheckPatternPredicate, 92, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP3())
/*70430*/       OPC_EmitConvertToTarget, 0,
/*70432*/       OPC_EmitNodeXForm, 20, 1, // anonymous_4664
/*70435*/       OPC_EmitInteger, MVT::i32, 14, 
/*70438*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70441*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::FCONSTD), 0,
                    MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                // Src: (fpimm:f64)<<P:Predicate_vfp_f64imm>><<X:anonymous_4664>>:$imm - Complexity = 4
                // Dst: (FCONSTD:f64 (anonymous_4664:f64 (fpimm:f64):$imm))
/*70450*/     /*SwitchType*/ 24, MVT::f32,// ->70476
/*70452*/       OPC_CheckPredicate, 86, // Predicate_vfp_f32imm
/*70454*/       OPC_CheckPatternPredicate, 93, // (Subtarget->hasVFP3())
/*70456*/       OPC_EmitConvertToTarget, 0,
/*70458*/       OPC_EmitNodeXForm, 21, 1, // anonymous_4663
/*70461*/       OPC_EmitInteger, MVT::i32, 14, 
/*70464*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70467*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::FCONSTS), 0,
                    MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (fpimm:f32)<<P:Predicate_vfp_f32imm>><<X:anonymous_4663>>:$imm - Complexity = 4
                // Dst: (FCONSTS:f32 (anonymous_4663:f32 (fpimm:f32):$imm))
/*70476*/     0, // EndSwitchType
/*70477*/   /*SwitchOpcode*/ 44, TARGET_VAL(ISD::FDIV),// ->70524
/*70480*/     OPC_RecordChild0, // #0 = $Dn
/*70481*/     OPC_RecordChild1, // #1 = $Dm
/*70482*/     OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->70503
/*70485*/       OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*70487*/       OPC_EmitInteger, MVT::i32, 14, 
/*70490*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70493*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VDIVD), 0,
                    MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fdiv:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VDIVD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*70503*/     /*SwitchType*/ 18, MVT::f32,// ->70523
/*70505*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*70507*/       OPC_EmitInteger, MVT::i32, 14, 
/*70510*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70513*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VDIVS), 0,
                    MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fdiv:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VDIVS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*70523*/     0, // EndSwitchType
/*70524*/   /*SwitchOpcode*/ 76, TARGET_VAL(ISD::FMAXNUM),// ->70603
/*70527*/     OPC_RecordChild0, // #0 = $Sn
/*70528*/     OPC_RecordChild1, // #1 = $Sm
/*70529*/     OPC_SwitchType /*6 cases */, 10, MVT::f32,// ->70542
/*70532*/       OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*70534*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXNMS), 0,
                    MVT::f32, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VMAXNMS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*70542*/     /*SwitchType*/ 10, MVT::f64,// ->70554
/*70544*/       OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*70546*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXNMD), 0,
                    MVT::f64, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VMAXNMD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*70554*/     /*SwitchType*/ 10, MVT::v2f32,// ->70566
/*70556*/       OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*70558*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXNMNDf), 0,
                    MVT::v2f32, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMAXNMNDf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*70566*/     /*SwitchType*/ 10, MVT::v4f32,// ->70578
/*70568*/       OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*70570*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXNMNQf), 0,
                    MVT::v4f32, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMAXNMNQf:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*70578*/     /*SwitchType*/ 10, MVT::v4f16,// ->70590
/*70580*/       OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*70582*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXNMNDh), 0,
                    MVT::v4f16, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                // Dst: (VMAXNMNDh:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*70590*/     /*SwitchType*/ 10, MVT::v8f16,// ->70602
/*70592*/       OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*70594*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXNMNQh), 0,
                    MVT::v8f16, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                // Dst: (VMAXNMNQh:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*70602*/     0, // EndSwitchType
/*70603*/   /*SwitchOpcode*/ 76, TARGET_VAL(ISD::FMINNUM),// ->70682
/*70606*/     OPC_RecordChild0, // #0 = $Sn
/*70607*/     OPC_RecordChild1, // #1 = $Sm
/*70608*/     OPC_SwitchType /*6 cases */, 10, MVT::f32,// ->70621
/*70611*/       OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*70613*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINNMS), 0,
                    MVT::f32, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VMINNMS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*70621*/     /*SwitchType*/ 10, MVT::f64,// ->70633
/*70623*/       OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*70625*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINNMD), 0,
                    MVT::f64, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VMINNMD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*70633*/     /*SwitchType*/ 10, MVT::v2f32,// ->70645
/*70635*/       OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*70637*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINNMNDf), 0,
                    MVT::v2f32, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMINNMNDf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*70645*/     /*SwitchType*/ 10, MVT::v4f32,// ->70657
/*70647*/       OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*70649*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINNMNQf), 0,
                    MVT::v4f32, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMINNMNQf:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*70657*/     /*SwitchType*/ 10, MVT::v4f16,// ->70669
/*70659*/       OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*70661*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINNMNDh), 0,
                    MVT::v4f16, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                // Dst: (VMINNMNDh:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*70669*/     /*SwitchType*/ 10, MVT::v8f16,// ->70681
/*70671*/       OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*70673*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINNMNQh), 0,
                    MVT::v8f16, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                // Dst: (VMINNMNQh:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*70681*/     0, // EndSwitchType
/*70682*/   /*SwitchOpcode*/ 20, TARGET_VAL(ISD::FP_EXTEND),// ->70705
/*70685*/     OPC_RecordChild0, // #0 = $Sm
/*70686*/     OPC_CheckType, MVT::f64,
/*70688*/     OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*70690*/     OPC_EmitInteger, MVT::i32, 14, 
/*70693*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70696*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTDS), 0,
                  MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fpextend:f64 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VCVTDS:f64 SPR:f32:$Sm)
/*70705*/   /*SwitchOpcode*/ 20, TARGET_VAL(ISD::FP_ROUND),// ->70728
/*70708*/     OPC_RecordChild0, // #0 = $Dm
/*70709*/     OPC_CheckType, MVT::f32,
/*70711*/     OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*70713*/     OPC_EmitInteger, MVT::i32, 14, 
/*70716*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70719*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTSD), 0,
                  MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fpround:f32 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VCVTSD:f32 DPR:f64:$Dm)
/*70728*/   /*SwitchOpcode*/ 41, TARGET_VAL(ISD::FTRUNC),// ->70772
/*70731*/     OPC_RecordChild0, // #0 = $Sm
/*70732*/     OPC_SwitchType /*2 cases */, 17, MVT::f32,// ->70752
/*70735*/       OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*70737*/       OPC_EmitInteger, MVT::i32, 14, 
/*70740*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70743*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTZS), 0,
                    MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ftrunc:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTZS:f32 SPR:f32:$Sm)
/*70752*/     /*SwitchType*/ 17, MVT::f64,// ->70771
/*70754*/       OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*70756*/       OPC_EmitInteger, MVT::i32, 14, 
/*70759*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70762*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTZD), 0,
                    MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ftrunc:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTZD:f64 DPR:f64:$Dm)
/*70771*/     0, // EndSwitchType
/*70772*/   /*SwitchOpcode*/ 41, TARGET_VAL(ISD::FNEARBYINT),// ->70816
/*70775*/     OPC_RecordChild0, // #0 = $Sm
/*70776*/     OPC_SwitchType /*2 cases */, 17, MVT::f32,// ->70796
/*70779*/       OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*70781*/       OPC_EmitInteger, MVT::i32, 14, 
/*70784*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70787*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTRS), 0,
                    MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fnearbyint:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTRS:f32 SPR:f32:$Sm)
/*70796*/     /*SwitchType*/ 17, MVT::f64,// ->70815
/*70798*/       OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*70800*/       OPC_EmitInteger, MVT::i32, 14, 
/*70803*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70806*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTRD), 0,
                    MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fnearbyint:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTRD:f64 DPR:f64:$Dm)
/*70815*/     0, // EndSwitchType
/*70816*/   /*SwitchOpcode*/ 41, TARGET_VAL(ISD::FRINT),// ->70860
/*70819*/     OPC_RecordChild0, // #0 = $Sm
/*70820*/     OPC_SwitchType /*2 cases */, 17, MVT::f32,// ->70840
/*70823*/       OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*70825*/       OPC_EmitInteger, MVT::i32, 14, 
/*70828*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70831*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTXS), 0,
                    MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (frint:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTXS:f32 SPR:f32:$Sm)
/*70840*/     /*SwitchType*/ 17, MVT::f64,// ->70859
/*70842*/       OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*70844*/       OPC_EmitInteger, MVT::i32, 14, 
/*70847*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70850*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTXD), 0,
                    MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (frint:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTXD:f64 DPR:f64:$Dm)
/*70859*/     0, // EndSwitchType
/*70860*/   /*SwitchOpcode*/ 25, TARGET_VAL(ISD::FROUND),// ->70888
/*70863*/     OPC_RecordChild0, // #0 = $Sm
/*70864*/     OPC_SwitchType /*2 cases */, 9, MVT::f32,// ->70876
/*70867*/       OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*70869*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTAS), 0,
                    MVT::f32, 1/*#Ops*/, 0, 
                // Src: (fround:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTAS:f32 SPR:f32:$Sm)
/*70876*/     /*SwitchType*/ 9, MVT::f64,// ->70887
/*70878*/       OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*70880*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTAD), 0,
                    MVT::f64, 1/*#Ops*/, 0, 
                // Src: (fround:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTAD:f64 DPR:f64:$Dm)
/*70887*/     0, // EndSwitchType
/*70888*/   /*SwitchOpcode*/ 25, TARGET_VAL(ISD::FCEIL),// ->70916
/*70891*/     OPC_RecordChild0, // #0 = $Sm
/*70892*/     OPC_SwitchType /*2 cases */, 9, MVT::f32,// ->70904
/*70895*/       OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*70897*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTPS), 0,
                    MVT::f32, 1/*#Ops*/, 0, 
                // Src: (fceil:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTPS:f32 SPR:f32:$Sm)
/*70904*/     /*SwitchType*/ 9, MVT::f64,// ->70915
/*70906*/       OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*70908*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTPD), 0,
                    MVT::f64, 1/*#Ops*/, 0, 
                // Src: (fceil:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTPD:f64 DPR:f64:$Dm)
/*70915*/     0, // EndSwitchType
/*70916*/   /*SwitchOpcode*/ 25, TARGET_VAL(ISD::FFLOOR),// ->70944
/*70919*/     OPC_RecordChild0, // #0 = $Sm
/*70920*/     OPC_SwitchType /*2 cases */, 9, MVT::f32,// ->70932
/*70923*/       OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*70925*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTMS), 0,
                    MVT::f32, 1/*#Ops*/, 0, 
                // Src: (ffloor:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTMS:f32 SPR:f32:$Sm)
/*70932*/     /*SwitchType*/ 9, MVT::f64,// ->70943
/*70934*/       OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*70936*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTMD), 0,
                    MVT::f64, 1/*#Ops*/, 0, 
                // Src: (ffloor:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTMD:f64 DPR:f64:$Dm)
/*70943*/     0, // EndSwitchType
/*70944*/   /*SwitchOpcode*/ 41, TARGET_VAL(ISD::FSQRT),// ->70988
/*70947*/     OPC_RecordChild0, // #0 = $Dm
/*70948*/     OPC_SwitchType /*2 cases */, 17, MVT::f64,// ->70968
/*70951*/       OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*70953*/       OPC_EmitInteger, MVT::i32, 14, 
/*70956*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70959*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSQRTD), 0,
                    MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fsqrt:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VSQRTD:f64 DPR:f64:$Dm)
/*70968*/     /*SwitchType*/ 17, MVT::f32,// ->70987
/*70970*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*70972*/       OPC_EmitInteger, MVT::i32, 14, 
/*70975*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70978*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSQRTS), 0,
                    MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fsqrt:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VSQRTS:f32 SPR:f32:$Sm)
/*70987*/     0, // EndSwitchType
/*70988*/   /*SwitchOpcode*/ 20, TARGET_VAL(ARMISD::VMOVDRR),// ->71011
/*70991*/     OPC_RecordChild0, // #0 = $Rt
/*70992*/     OPC_RecordChild1, // #1 = $Rt2
/*70993*/     OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*70995*/     OPC_EmitInteger, MVT::i32, 14, 
/*70998*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71001*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDRR), 0,
                  MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (arm_fmdrr:f64 GPR:i32:$Rt, GPR:i32:$Rt2) - Complexity = 3
              // Dst: (VMOVDRR:f64 GPR:i32:$Rt, GPR:i32:$Rt2)
/*71011*/   /*SwitchOpcode*/ 59, TARGET_VAL(ISD::FP16_TO_FP),// ->71073
/*71014*/     OPC_RecordChild0, // #0 = $a
/*71015*/     OPC_SwitchType /*2 cases */, 26, MVT::f32,// ->71044
/*71018*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*71021*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*71029*/       OPC_EmitInteger, MVT::i32, 14, 
/*71032*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71035*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTBHS), 0,
                    MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (f16_to_fp:f32 GPR:i32:$a) - Complexity = 3
                // Dst: (VCVTBHS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*71044*/     /*SwitchType*/ 26, MVT::f64,// ->71072
/*71046*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*71049*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*71057*/       OPC_EmitInteger, MVT::i32, 14, 
/*71060*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71063*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTBHD), 0,
                    MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                // Src: (f16_to_fp:f64 GPR:i32:$a) - Complexity = 3
                // Dst: (VCVTBHD:f64 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*71072*/     0, // EndSwitchType
/*71073*/   /*SwitchOpcode*/ 56|128,1/*184*/, TARGET_VAL(ISD::FMAXNAN),// ->71261
/*71077*/     OPC_RecordChild0, // #0 = $a
/*71078*/     OPC_RecordChild1, // #1 = $b
/*71079*/     OPC_SwitchType /*5 cases */, 98, MVT::f32,// ->71180
/*71082*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71084*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*71090*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*71093*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*71101*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*71104*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*71113*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*71119*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*71122*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*71130*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*71133*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*71142*/       OPC_EmitInteger, MVT::i32, 14, 
/*71145*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71148*/       OPC_EmitNode1, TARGET_VAL(ARM::VMAXfd), 0,
                    MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*71158*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*71161*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*71169*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*71172*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::f32, 2/*#Ops*/, 16, 17, 
                // Src: (fmaxnan:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMAXfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*71180*/     /*SwitchType*/ 18, MVT::v2f32,// ->71200
/*71182*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71184*/       OPC_EmitInteger, MVT::i32, 14, 
/*71187*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71190*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXfd), 0,
                    MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmaxnan:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMAXfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*71200*/     /*SwitchType*/ 18, MVT::v4f32,// ->71220
/*71202*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71204*/       OPC_EmitInteger, MVT::i32, 14, 
/*71207*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71210*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXfq), 0,
                    MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmaxnan:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMAXfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*71220*/     /*SwitchType*/ 18, MVT::v4f16,// ->71240
/*71222*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*71224*/       OPC_EmitInteger, MVT::i32, 14, 
/*71227*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71230*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXhd), 0,
                    MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmaxnan:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                // Dst: (VMAXhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*71240*/     /*SwitchType*/ 18, MVT::v8f16,// ->71260
/*71242*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*71244*/       OPC_EmitInteger, MVT::i32, 14, 
/*71247*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71250*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXhq), 0,
                    MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmaxnan:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                // Dst: (VMAXhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*71260*/     0, // EndSwitchType
/*71261*/   /*SwitchOpcode*/ 56|128,1/*184*/, TARGET_VAL(ISD::FMINNAN),// ->71449
/*71265*/     OPC_RecordChild0, // #0 = $a
/*71266*/     OPC_RecordChild1, // #1 = $b
/*71267*/     OPC_SwitchType /*5 cases */, 98, MVT::f32,// ->71368
/*71270*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71272*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*71278*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*71281*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*71289*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*71292*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*71301*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*71307*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*71310*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*71318*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*71321*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*71330*/       OPC_EmitInteger, MVT::i32, 14, 
/*71333*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71336*/       OPC_EmitNode1, TARGET_VAL(ARM::VMINfd), 0,
                    MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*71346*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*71349*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*71357*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*71360*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::f32, 2/*#Ops*/, 16, 17, 
                // Src: (fminnan:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMINfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*71368*/     /*SwitchType*/ 18, MVT::v2f32,// ->71388
/*71370*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71372*/       OPC_EmitInteger, MVT::i32, 14, 
/*71375*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71378*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINfd), 0,
                    MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fminnan:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMINfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*71388*/     /*SwitchType*/ 18, MVT::v4f32,// ->71408
/*71390*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71392*/       OPC_EmitInteger, MVT::i32, 14, 
/*71395*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71398*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINfq), 0,
                    MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fminnan:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMINfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*71408*/     /*SwitchType*/ 18, MVT::v4f16,// ->71428
/*71410*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*71412*/       OPC_EmitInteger, MVT::i32, 14, 
/*71415*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71418*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINhd), 0,
                    MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fminnan:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                // Dst: (VMINhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*71428*/     /*SwitchType*/ 18, MVT::v8f16,// ->71448
/*71430*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*71432*/       OPC_EmitInteger, MVT::i32, 14, 
/*71435*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71438*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINhq), 0,
                    MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fminnan:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                // Dst: (VMINhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*71448*/     0, // EndSwitchType
/*71449*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VMOVIMM),// ->71647
/*71453*/     OPC_Scope, 29, /*->71484*/ // 2 children in Scope
/*71455*/       OPC_MoveChild0,
/*71456*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*71459*/       OPC_MoveParent,
/*71460*/       OPC_CheckPredicate, 76, // Predicate_NEONimmAllZerosV
/*71462*/       OPC_SwitchType /*2 cases */, 8, MVT::v2i32,// ->71473
/*71465*/         OPC_CheckPatternPredicate, 94, // (Subtarget->hasZeroCycleZeroing())
/*71467*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVD0), 0,
                      MVT::v2i32, 0/*#Ops*/, 
                  // Src: (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>> - Complexity = 57
                  // Dst: (VMOVD0:v2i32)
/*71473*/       /*SwitchType*/ 8, MVT::v4i32,// ->71483
/*71475*/         OPC_CheckPatternPredicate, 94, // (Subtarget->hasZeroCycleZeroing())
/*71477*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVQ0), 0,
                      MVT::v4i32, 0/*#Ops*/, 
                  // Src: (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>> - Complexity = 57
                  // Dst: (VMOVQ0:v4i32)
/*71483*/       0, // EndSwitchType
/*71484*/     /*Scope*/ 32|128,1/*160*/, /*->71646*/
/*71486*/       OPC_RecordChild0, // #0 = $SIMM
/*71487*/       OPC_MoveChild0,
/*71488*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*71491*/       OPC_MoveParent,
/*71492*/       OPC_SwitchType /*8 cases */, 17, MVT::v8i8,// ->71512
/*71495*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71497*/         OPC_EmitInteger, MVT::i32, 14, 
/*71500*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71503*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v8i8 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv8i8:v8i8 (timm:i32):$SIMM)
/*71512*/       /*SwitchType*/ 17, MVT::v16i8,// ->71531
/*71514*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71516*/         OPC_EmitInteger, MVT::i32, 14, 
/*71519*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71522*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv16i8), 0,
                      MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v16i8 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv16i8:v16i8 (timm:i32):$SIMM)
/*71531*/       /*SwitchType*/ 17, MVT::v4i16,// ->71550
/*71533*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71535*/         OPC_EmitInteger, MVT::i32, 14, 
/*71538*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71541*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv4i16:v4i16 (timm:i32):$SIMM)
/*71550*/       /*SwitchType*/ 17, MVT::v8i16,// ->71569
/*71552*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71554*/         OPC_EmitInteger, MVT::i32, 14, 
/*71557*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71560*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv8i16:v8i16 (timm:i32):$SIMM)
/*71569*/       /*SwitchType*/ 17, MVT::v2i32,// ->71588
/*71571*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71573*/         OPC_EmitInteger, MVT::i32, 14, 
/*71576*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71579*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv2i32:v2i32 (timm:i32):$SIMM)
/*71588*/       /*SwitchType*/ 17, MVT::v4i32,// ->71607
/*71590*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71592*/         OPC_EmitInteger, MVT::i32, 14, 
/*71595*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71598*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv4i32:v4i32 (timm:i32):$SIMM)
/*71607*/       /*SwitchType*/ 17, MVT::v1i64,// ->71626
/*71609*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71611*/         OPC_EmitInteger, MVT::i32, 14, 
/*71614*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71617*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv1i64), 0,
                      MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v1i64 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv1i64:v1i64 (timm:i32):$SIMM)
/*71626*/       /*SwitchType*/ 17, MVT::v2i64,// ->71645
/*71628*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71630*/         OPC_EmitInteger, MVT::i32, 14, 
/*71633*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71636*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v2i64 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv2i64:v2i64 (timm:i32):$SIMM)
/*71645*/       0, // EndSwitchType
/*71646*/     0, /*End of Scope*/
/*71647*/   /*SwitchOpcode*/ 40|128,5/*680*/, TARGET_VAL(ISD::INSERT_VECTOR_ELT),// ->72331
/*71651*/     OPC_RecordChild0, // #0 = $src
/*71652*/     OPC_Scope, 126|128,1/*254*/, /*->71909*/ // 4 children in Scope
/*71655*/       OPC_MoveChild1,
/*71656*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*71659*/       OPC_RecordMemRef,
/*71660*/       OPC_RecordNode, // #1 = 'ld' chained node
/*71661*/       OPC_CheckFoldableChainNode,
/*71662*/       OPC_RecordChild1, // #2 = $Rn
/*71663*/       OPC_CheckChild1Type, MVT::i32,
/*71665*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*71667*/       OPC_CheckType, MVT::i32,
/*71669*/       OPC_Scope, 80, /*->71751*/ // 4 children in Scope
/*71671*/         OPC_CheckPredicate, 30, // Predicate_extload
/*71673*/         OPC_Scope, 37, /*->71712*/ // 2 children in Scope
/*71675*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*71677*/           OPC_MoveParent,
/*71678*/           OPC_RecordChild2, // #3 = $lane
/*71679*/           OPC_MoveChild2,
/*71680*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71683*/           OPC_MoveParent,
/*71684*/           OPC_CheckType, MVT::v8i8,
/*71686*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71688*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*71691*/           OPC_EmitMergeInputChains1_1,
/*71692*/           OPC_EmitConvertToTarget, 3,
/*71694*/           OPC_EmitInteger, MVT::i32, 14, 
/*71697*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71700*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v8i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v8i8 DPR:v8i8:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNd8:v8i8 addrmode6:i32:$Rn, DPR:v8i8:$src, (imm:i32):$lane)
/*71712*/         /*Scope*/ 37, /*->71750*/
/*71713*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*71715*/           OPC_MoveParent,
/*71716*/           OPC_RecordChild2, // #3 = $lane
/*71717*/           OPC_MoveChild2,
/*71718*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71721*/           OPC_MoveParent,
/*71722*/           OPC_CheckType, MVT::v4i16,
/*71724*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71726*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*71729*/           OPC_EmitMergeInputChains1_1,
/*71730*/           OPC_EmitConvertToTarget, 3,
/*71732*/           OPC_EmitInteger, MVT::i32, 14, 
/*71735*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71738*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v4i16 DPR:v4i16:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNd16:v4i16 addrmode6:i32:$Rn, DPR:v4i16:$src, (imm:i32):$lane)
/*71750*/         0, /*End of Scope*/
/*71751*/       /*Scope*/ 37, /*->71789*/
/*71752*/         OPC_CheckPredicate, 52, // Predicate_load
/*71754*/         OPC_MoveParent,
/*71755*/         OPC_RecordChild2, // #3 = $lane
/*71756*/         OPC_MoveChild2,
/*71757*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71760*/         OPC_MoveParent,
/*71761*/         OPC_CheckType, MVT::v2i32,
/*71763*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71765*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*71768*/         OPC_EmitMergeInputChains1_1,
/*71769*/         OPC_EmitConvertToTarget, 3,
/*71771*/         OPC_EmitInteger, MVT::i32, 14, 
/*71774*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71777*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v2i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v2i32 DPR:v2i32:$src, (ld:i32 addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd32:v2i32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$src, (imm:i32):$lane)
/*71789*/       /*Scope*/ 80, /*->71870*/
/*71790*/         OPC_CheckPredicate, 30, // Predicate_extload
/*71792*/         OPC_Scope, 37, /*->71831*/ // 2 children in Scope
/*71794*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*71796*/           OPC_MoveParent,
/*71797*/           OPC_RecordChild2, // #3 = $lane
/*71798*/           OPC_MoveChild2,
/*71799*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71802*/           OPC_MoveParent,
/*71803*/           OPC_CheckType, MVT::v16i8,
/*71805*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71807*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*71810*/           OPC_EmitMergeInputChains1_1,
/*71811*/           OPC_EmitConvertToTarget, 3,
/*71813*/           OPC_EmitInteger, MVT::i32, 14, 
/*71816*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71819*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v16i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v16i8 QPR:v16i8:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNq8Pseudo:v16i8 addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*71831*/         /*Scope*/ 37, /*->71869*/
/*71832*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*71834*/           OPC_MoveParent,
/*71835*/           OPC_RecordChild2, // #3 = $lane
/*71836*/           OPC_MoveChild2,
/*71837*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71840*/           OPC_MoveParent,
/*71841*/           OPC_CheckType, MVT::v8i16,
/*71843*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71845*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*71848*/           OPC_EmitMergeInputChains1_1,
/*71849*/           OPC_EmitConvertToTarget, 3,
/*71851*/           OPC_EmitInteger, MVT::i32, 14, 
/*71854*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71857*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v8i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v8i16 QPR:v8i16:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNq16Pseudo:v8i16 addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*71869*/         0, /*End of Scope*/
/*71870*/       /*Scope*/ 37, /*->71908*/
/*71871*/         OPC_CheckPredicate, 52, // Predicate_load
/*71873*/         OPC_MoveParent,
/*71874*/         OPC_RecordChild2, // #3 = $lane
/*71875*/         OPC_MoveChild2,
/*71876*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71879*/         OPC_MoveParent,
/*71880*/         OPC_CheckType, MVT::v4i32,
/*71882*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71884*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*71887*/         OPC_EmitMergeInputChains1_1,
/*71888*/         OPC_EmitConvertToTarget, 3,
/*71890*/         OPC_EmitInteger, MVT::i32, 14, 
/*71893*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71896*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v4i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4i32 QPR:v4i32:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq32Pseudo:v4i32 addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*71908*/       0, /*End of Scope*/
/*71909*/     /*Scope*/ 5|128,2/*261*/, /*->72172*/
/*71911*/       OPC_RecordChild1, // #1 = $R
/*71912*/       OPC_Scope, 56, /*->71970*/ // 4 children in Scope
/*71914*/         OPC_CheckChild1Type, MVT::i32,
/*71916*/         OPC_RecordChild2, // #2 = $lane
/*71917*/         OPC_MoveChild2,
/*71918*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71921*/         OPC_MoveParent,
/*71922*/         OPC_SwitchType /*2 cases */, 21, MVT::v8i8,// ->71946
/*71925*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71927*/           OPC_EmitConvertToTarget, 2,
/*71929*/           OPC_EmitInteger, MVT::i32, 14, 
/*71932*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71935*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSETLNi8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (vector_insert:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (VSETLNi8:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:i32):$lane)
/*71946*/         /*SwitchType*/ 21, MVT::v4i16,// ->71969
/*71948*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71950*/           OPC_EmitConvertToTarget, 2,
/*71952*/           OPC_EmitInteger, MVT::i32, 14, 
/*71955*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71958*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSETLNi16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (vector_insert:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (VSETLNi16:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:i32):$lane)
/*71969*/         0, // EndSwitchType
/*71970*/       /*Scope*/ 29, /*->72000*/
/*71971*/         OPC_RecordChild2, // #2 = $lane
/*71972*/         OPC_MoveChild2,
/*71973*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71976*/         OPC_MoveParent,
/*71977*/         OPC_CheckType, MVT::v2i32,
/*71979*/         OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*71981*/         OPC_EmitConvertToTarget, 2,
/*71983*/         OPC_EmitInteger, MVT::i32, 14, 
/*71986*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71989*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSETLNi32), 0,
                      MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (insertelt:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VSETLNi32:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:i32):$lane)
/*72000*/       /*Scope*/ 112, /*->72113*/
/*72001*/         OPC_CheckChild1Type, MVT::i32,
/*72003*/         OPC_RecordChild2, // #2 = $lane
/*72004*/         OPC_MoveChild2,
/*72005*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72008*/         OPC_MoveParent,
/*72009*/         OPC_SwitchType /*2 cases */, 49, MVT::v16i8,// ->72061
/*72012*/           OPC_EmitConvertToTarget, 2,
/*72014*/           OPC_EmitNodeXForm, 13, 3, // DSubReg_i8_reg
/*72017*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v8i8, 2/*#Ops*/, 0, 4,  // Results = #5
/*72025*/           OPC_EmitConvertToTarget, 2,
/*72027*/           OPC_EmitNodeXForm, 14, 6, // SubReg_i8_lane
/*72030*/           OPC_EmitInteger, MVT::i32, 14, 
/*72033*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72036*/           OPC_EmitNode1, TARGET_VAL(ARM::VSETLNi8), 0,
                        MVT::v8i8, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*72047*/           OPC_EmitConvertToTarget, 2,
/*72049*/           OPC_EmitNodeXForm, 13, 11, // DSubReg_i8_reg
/*72052*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v16i8, 3/*#Ops*/, 0, 10, 12, 
                    // Src: (vector_insert:v16i8 QPR:v16i8:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (INSERT_SUBREG:v16i8 QPR:v16i8:$src1, (VSETLNi8:v8i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src1, (DSubReg_i8_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i8_lane:i32 (imm:iPTR):$lane)), (DSubReg_i8_reg:i32 (imm:iPTR):$lane))
/*72061*/         /*SwitchType*/ 49, MVT::v8i16,// ->72112
/*72063*/           OPC_EmitConvertToTarget, 2,
/*72065*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i16_reg
/*72068*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*72076*/           OPC_EmitConvertToTarget, 2,
/*72078*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i16_lane
/*72081*/           OPC_EmitInteger, MVT::i32, 14, 
/*72084*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72087*/           OPC_EmitNode1, TARGET_VAL(ARM::VSETLNi16), 0,
                        MVT::v4i16, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*72098*/           OPC_EmitConvertToTarget, 2,
/*72100*/           OPC_EmitNodeXForm, 5, 11, // DSubReg_i16_reg
/*72103*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v8i16, 3/*#Ops*/, 0, 10, 12, 
                    // Src: (vector_insert:v8i16 QPR:v8i16:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (INSERT_SUBREG:v8i16 QPR:v8i16:$src1, (VSETLNi16:v4i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src1, (DSubReg_i16_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i16_lane:i32 (imm:iPTR):$lane)), (DSubReg_i16_reg:i32 (imm:iPTR):$lane))
/*72112*/         0, // EndSwitchType
/*72113*/       /*Scope*/ 57, /*->72171*/
/*72114*/         OPC_RecordChild2, // #2 = $lane
/*72115*/         OPC_MoveChild2,
/*72116*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72119*/         OPC_MoveParent,
/*72120*/         OPC_CheckType, MVT::v4i32,
/*72122*/         OPC_EmitConvertToTarget, 2,
/*72124*/         OPC_EmitNodeXForm, 7, 3, // DSubReg_i32_reg
/*72127*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*72135*/         OPC_EmitConvertToTarget, 2,
/*72137*/         OPC_EmitNodeXForm, 8, 6, // SubReg_i32_lane
/*72140*/         OPC_EmitInteger, MVT::i32, 14, 
/*72143*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72146*/         OPC_EmitNode1, TARGET_VAL(ARM::VSETLNi32), 0,
                      MVT::v2i32, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*72157*/         OPC_EmitConvertToTarget, 2,
/*72159*/         OPC_EmitNodeXForm, 7, 11, // DSubReg_i32_reg
/*72162*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (insertelt:v4i32 QPR:v4i32:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v4i32 QPR:v4i32:$src1, (VSETLNi32:v2i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src1, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i32_lane:i32 (imm:iPTR):$lane)), (DSubReg_i32_reg:i32 (imm:iPTR):$lane))
/*72171*/       0, /*End of Scope*/
/*72172*/     /*Scope*/ 77, /*->72250*/
/*72173*/       OPC_MoveChild1,
/*72174*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*72177*/       OPC_RecordMemRef,
/*72178*/       OPC_RecordNode, // #1 = 'ld' chained node
/*72179*/       OPC_CheckFoldableChainNode,
/*72180*/       OPC_RecordChild1, // #2 = $addr
/*72181*/       OPC_CheckChild1Type, MVT::i32,
/*72183*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*72185*/       OPC_CheckPredicate, 52, // Predicate_load
/*72187*/       OPC_CheckType, MVT::f32,
/*72189*/       OPC_MoveParent,
/*72190*/       OPC_RecordChild2, // #3 = $lane
/*72191*/       OPC_MoveChild2,
/*72192*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72195*/       OPC_MoveParent,
/*72196*/       OPC_SwitchType /*2 cases */, 24, MVT::v2f32,// ->72223
/*72199*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*72202*/         OPC_EmitMergeInputChains1_1,
/*72203*/         OPC_EmitConvertToTarget, 3,
/*72205*/         OPC_EmitInteger, MVT::i32, 14, 
/*72208*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72211*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v2f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v2f32 DPR:v2f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd32:v2f32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
/*72223*/       /*SwitchType*/ 24, MVT::v4f32,// ->72249
/*72225*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*72228*/         OPC_EmitMergeInputChains1_1,
/*72229*/         OPC_EmitConvertToTarget, 3,
/*72231*/         OPC_EmitInteger, MVT::i32, 14, 
/*72234*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72237*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v4f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4f32 QPR:v4f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq32Pseudo:v4f32 addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
/*72249*/       0, // EndSwitchType
/*72250*/     /*Scope*/ 79, /*->72330*/
/*72251*/       OPC_RecordChild1, // #1 = $src2
/*72252*/       OPC_RecordChild2, // #2 = $src3
/*72253*/       OPC_MoveChild2,
/*72254*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72257*/       OPC_MoveParent,
/*72258*/       OPC_SwitchType /*3 cases */, 14, MVT::v2f64,// ->72275
/*72261*/         OPC_EmitConvertToTarget, 2,
/*72263*/         OPC_EmitNodeXForm, 16, 3, // DSubReg_f64_reg
/*72266*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f64, 3/*#Ops*/, 0, 1, 4, 
                  // Src: (insertelt:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (DSubReg_f64_reg:i32 (imm:iPTR):$src3))
/*72275*/       /*SwitchType*/ 25, MVT::v2f32,// ->72302
/*72277*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*72280*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*72288*/         OPC_EmitConvertToTarget, 2,
/*72290*/         OPC_EmitNodeXForm, 15, 5, // SSubReg_f32_reg
/*72293*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 4, 1, 6, 
                  // Src: (insertelt:v2f32 DPR:v2f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:i32), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
/*72302*/       /*SwitchType*/ 25, MVT::v4f32,// ->72329
/*72304*/         OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*72307*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v4f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*72315*/         OPC_EmitConvertToTarget, 2,
/*72317*/         OPC_EmitNodeXForm, 15, 5, // SSubReg_f32_reg
/*72320*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v4f32, 3/*#Ops*/, 4, 1, 6, 
                  // Src: (insertelt:v4f32 QPR:v4f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v4f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:i32), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
/*72329*/       0, // EndSwitchType
/*72330*/     0, /*End of Scope*/
/*72331*/   /*SwitchOpcode*/ 47|128,4/*559*/, TARGET_VAL(ARMISD::VDUP),// ->72894
/*72335*/     OPC_Scope, 65|128,1/*193*/, /*->72531*/ // 4 children in Scope
/*72338*/       OPC_MoveChild0,
/*72339*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*72342*/       OPC_RecordMemRef,
/*72343*/       OPC_RecordNode, // #0 = 'ld' chained node
/*72344*/       OPC_RecordChild1, // #1 = $Rn
/*72345*/       OPC_CheckChild1Type, MVT::i32,
/*72347*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*72349*/       OPC_CheckType, MVT::i32,
/*72351*/       OPC_Scope, 60, /*->72413*/ // 4 children in Scope
/*72353*/         OPC_CheckPredicate, 30, // Predicate_extload
/*72355*/         OPC_Scope, 27, /*->72384*/ // 2 children in Scope
/*72357*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*72359*/           OPC_MoveParent,
/*72360*/           OPC_CheckType, MVT::v8i8,
/*72362*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72364*/           OPC_CheckComplexPat, /*CP*/29, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*72367*/           OPC_EmitMergeInputChains1_0,
/*72368*/           OPC_EmitInteger, MVT::i32, 14, 
/*72371*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72374*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPd8), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v8i8, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v8i8 (ld:i32 addrmode6dupalignNone:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                    // Dst: (VLD1DUPd8:v8i8 addrmode6dupalignNone:i32:$Rn)
/*72384*/         /*Scope*/ 27, /*->72412*/
/*72385*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*72387*/           OPC_MoveParent,
/*72388*/           OPC_CheckType, MVT::v4i16,
/*72390*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72392*/           OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*72395*/           OPC_EmitMergeInputChains1_0,
/*72396*/           OPC_EmitInteger, MVT::i32, 14, 
/*72399*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72402*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPd16), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v4i16 (ld:i32 addrmode6dupalign16:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                    // Dst: (VLD1DUPd16:v4i16 addrmode6dupalign16:i32:$Rn)
/*72412*/         0, /*End of Scope*/
/*72413*/       /*Scope*/ 27, /*->72441*/
/*72414*/         OPC_CheckPredicate, 52, // Predicate_load
/*72416*/         OPC_MoveParent,
/*72417*/         OPC_CheckType, MVT::v2i32,
/*72419*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72421*/         OPC_CheckComplexPat, /*CP*/31, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*72424*/         OPC_EmitMergeInputChains1_0,
/*72425*/         OPC_EmitInteger, MVT::i32, 14, 
/*72428*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72431*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v2i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v2i32 (ld:i32 addrmode6dupalign32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPd32:v2i32 addrmode6dupalign32:i32:$Rn)
/*72441*/       /*Scope*/ 60, /*->72502*/
/*72442*/         OPC_CheckPredicate, 30, // Predicate_extload
/*72444*/         OPC_Scope, 27, /*->72473*/ // 2 children in Scope
/*72446*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*72448*/           OPC_MoveParent,
/*72449*/           OPC_CheckType, MVT::v16i8,
/*72451*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72453*/           OPC_CheckComplexPat, /*CP*/29, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*72456*/           OPC_EmitMergeInputChains1_0,
/*72457*/           OPC_EmitInteger, MVT::i32, 14, 
/*72460*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72463*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPq8), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v16i8, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v16i8 (ld:i32 addrmode6dupalignNone:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                    // Dst: (VLD1DUPq8:v16i8 addrmode6dupalignNone:i32:$Rn)
/*72473*/         /*Scope*/ 27, /*->72501*/
/*72474*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*72476*/           OPC_MoveParent,
/*72477*/           OPC_CheckType, MVT::v8i16,
/*72479*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72481*/           OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*72484*/           OPC_EmitMergeInputChains1_0,
/*72485*/           OPC_EmitInteger, MVT::i32, 14, 
/*72488*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72491*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPq16), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v8i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v8i16 (ld:i32 addrmode6dupalign16:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                    // Dst: (VLD1DUPq16:v8i16 addrmode6dupalign16:i32:$Rn)
/*72501*/         0, /*End of Scope*/
/*72502*/       /*Scope*/ 27, /*->72530*/
/*72503*/         OPC_CheckPredicate, 52, // Predicate_load
/*72505*/         OPC_MoveParent,
/*72506*/         OPC_CheckType, MVT::v4i32,
/*72508*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72510*/         OPC_CheckComplexPat, /*CP*/31, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*72513*/         OPC_EmitMergeInputChains1_0,
/*72514*/         OPC_EmitInteger, MVT::i32, 14, 
/*72517*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72520*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPq32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v4i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v4i32 (ld:i32 addrmode6dupalign32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPq32:v4i32 addrmode6dupalign32:i32:$Rn)
/*72530*/       0, /*End of Scope*/
/*72531*/     /*Scope*/ 13|128,1/*141*/, /*->72674*/
/*72533*/       OPC_RecordChild0, // #0 = $R
/*72534*/       OPC_CheckChild0Type, MVT::i32,
/*72536*/       OPC_SwitchType /*6 cases */, 17, MVT::v8i8,// ->72556
/*72539*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72541*/         OPC_EmitInteger, MVT::i32, 14, 
/*72544*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72547*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP8d), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v8i8 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP8d:v8i8 GPR:i32:$R)
/*72556*/       /*SwitchType*/ 17, MVT::v4i16,// ->72575
/*72558*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72560*/         OPC_EmitInteger, MVT::i32, 14, 
/*72563*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72566*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP16d), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4i16 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP16d:v4i16 GPR:i32:$R)
/*72575*/       /*SwitchType*/ 39, MVT::v2i32,// ->72616
/*72577*/         OPC_Scope, 17, /*->72596*/ // 2 children in Scope
/*72579*/           OPC_CheckPatternPredicate, 95, // (!Subtarget->hasSlowVDUP32()) && (Subtarget->hasNEON())
/*72581*/           OPC_EmitInteger, MVT::i32, 14, 
/*72584*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72587*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP32d), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                    // Dst: (VDUP32d:v2i32 GPR:i32:$R)
/*72596*/         /*Scope*/ 18, /*->72615*/
/*72597*/           OPC_CheckPatternPredicate, 96, // (Subtarget->hasNEON()) && (Subtarget->hasSlowVDUP32())
/*72599*/           OPC_EmitInteger, MVT::i32, 14, 
/*72602*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72605*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDRR), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 0, 1, 2, 
                    // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                    // Dst: (VMOVDRR:v2i32 GPR:i32:$R, GPR:i32:$R)
/*72615*/         0, /*End of Scope*/
/*72616*/       /*SwitchType*/ 17, MVT::v16i8,// ->72635
/*72618*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72620*/         OPC_EmitInteger, MVT::i32, 14, 
/*72623*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72626*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP8q), 0,
                      MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v16i8 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP8q:v16i8 GPR:i32:$R)
/*72635*/       /*SwitchType*/ 17, MVT::v8i16,// ->72654
/*72637*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72639*/         OPC_EmitInteger, MVT::i32, 14, 
/*72642*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72645*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP16q), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v8i16 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP16q:v8i16 GPR:i32:$R)
/*72654*/       /*SwitchType*/ 17, MVT::v4i32,// ->72673
/*72656*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72658*/         OPC_EmitInteger, MVT::i32, 14, 
/*72661*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72664*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP32q), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4i32 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP32q:v4i32 GPR:i32:$R)
/*72673*/       0, // EndSwitchType
/*72674*/     /*Scope*/ 5|128,1/*133*/, /*->72809*/
/*72676*/       OPC_MoveChild0,
/*72677*/       OPC_SwitchOpcode /*2 cases */, 58, TARGET_VAL(ISD::LOAD),// ->72739
/*72681*/         OPC_RecordMemRef,
/*72682*/         OPC_RecordNode, // #0 = 'ld' chained node
/*72683*/         OPC_RecordChild1, // #1 = $addr
/*72684*/         OPC_CheckChild1Type, MVT::i32,
/*72686*/         OPC_CheckPredicate, 29, // Predicate_unindexedload
/*72688*/         OPC_CheckPredicate, 52, // Predicate_load
/*72690*/         OPC_CheckType, MVT::f32,
/*72692*/         OPC_MoveParent,
/*72693*/         OPC_SwitchType /*2 cases */, 20, MVT::v2f32,// ->72716
/*72696*/           OPC_CheckComplexPat, /*CP*/32, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*72699*/           OPC_EmitMergeInputChains1_0,
/*72700*/           OPC_EmitInteger, MVT::i32, 14, 
/*72703*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72706*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v2f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VLD1DUPd32:v2f32 addrmode6:i32:$addr)
/*72716*/         /*SwitchType*/ 20, MVT::v4f32,// ->72738
/*72718*/           OPC_CheckComplexPat, /*CP*/32, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*72721*/           OPC_EmitMergeInputChains1_0,
/*72722*/           OPC_EmitInteger, MVT::i32, 14, 
/*72725*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72728*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPq32), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v4f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VLD1DUPq32:v4f32 addrmode6:i32:$addr)
/*72738*/         0, // EndSwitchType
/*72739*/       /*SwitchOpcode*/ 66, TARGET_VAL(ISD::BITCAST),// ->72808
/*72742*/         OPC_RecordChild0, // #0 = $R
/*72743*/         OPC_CheckChild0Type, MVT::i32,
/*72745*/         OPC_CheckType, MVT::f32,
/*72747*/         OPC_MoveParent,
/*72748*/         OPC_SwitchType /*2 cases */, 39, MVT::v2f32,// ->72790
/*72751*/           OPC_Scope, 17, /*->72770*/ // 2 children in Scope
/*72753*/             OPC_CheckPatternPredicate, 95, // (!Subtarget->hasSlowVDUP32()) && (Subtarget->hasNEON())
/*72755*/             OPC_EmitInteger, MVT::i32, 14, 
/*72758*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72761*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP32d), 0,
                          MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                      // Dst: (VDUP32d:v2f32 GPR:i32:$R)
/*72770*/           /*Scope*/ 18, /*->72789*/
/*72771*/             OPC_CheckPatternPredicate, 96, // (Subtarget->hasNEON()) && (Subtarget->hasSlowVDUP32())
/*72773*/             OPC_EmitInteger, MVT::i32, 14, 
/*72776*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72779*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDRR), 0,
                          MVT::v2f32, 4/*#Ops*/, 0, 0, 1, 2, 
                      // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                      // Dst: (VMOVDRR:v2f32 GPR:i32:$R, GPR:i32:$R)
/*72789*/           0, /*End of Scope*/
/*72790*/         /*SwitchType*/ 15, MVT::v4f32,// ->72807
/*72792*/           OPC_EmitInteger, MVT::i32, 14, 
/*72795*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72798*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP32q), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (NEONvdup:v4f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                    // Dst: (VDUP32q:v4f32 GPR:i32:$R)
/*72807*/         0, // EndSwitchType
/*72808*/       0, // EndSwitchOpcode
/*72809*/     /*Scope*/ 83, /*->72893*/
/*72810*/       OPC_RecordChild0, // #0 = $src
/*72811*/       OPC_CheckChild0Type, MVT::f32,
/*72813*/       OPC_SwitchType /*2 cases */, 37, MVT::v2f32,// ->72853
/*72816*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*72822*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*72825*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*72834*/         OPC_EmitInteger, MVT::i32, 0, 
/*72837*/         OPC_EmitInteger, MVT::i32, 14, 
/*72840*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72843*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32d), 0,
                      MVT::v2f32, 4/*#Ops*/, 3, 4, 5, 6, 
                  // Src: (NEONvdup:v2f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (VDUPLN32d:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32), 0:i32)
/*72853*/       /*SwitchType*/ 37, MVT::v4f32,// ->72892
/*72855*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*72861*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*72864*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*72873*/         OPC_EmitInteger, MVT::i32, 0, 
/*72876*/         OPC_EmitInteger, MVT::i32, 14, 
/*72879*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72882*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32q), 0,
                      MVT::v4f32, 4/*#Ops*/, 3, 4, 5, 6, 
                  // Src: (NEONvdup:v4f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (VDUPLN32q:v4f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32), 0:i32)
/*72892*/       0, // EndSwitchType
/*72893*/     0, /*End of Scope*/
/*72894*/   /*SwitchOpcode*/ 39|128,3/*423*/, TARGET_VAL(ISD::TRUNCATE),// ->73321
/*72898*/     OPC_Scope, 98|128,2/*354*/, /*->73255*/ // 2 children in Scope
/*72901*/       OPC_MoveChild0,
/*72902*/       OPC_SwitchOpcode /*2 cases */, 123|128,1/*251*/, TARGET_VAL(ARMISD::VSHRu),// ->73158
/*72907*/         OPC_Scope, 31|128,1/*159*/, /*->73069*/ // 2 children in Scope
/*72910*/           OPC_MoveChild0,
/*72911*/           OPC_SwitchOpcode /*2 cases */, 75, TARGET_VAL(ISD::ADD),// ->72990
/*72915*/             OPC_RecordChild0, // #0 = $Vn
/*72916*/             OPC_RecordChild1, // #1 = $Vm
/*72917*/             OPC_MoveParent,
/*72918*/             OPC_Scope, 23, /*->72943*/ // 3 children in Scope
/*72920*/               OPC_CheckChild1Integer, 8, 
/*72922*/               OPC_CheckType, MVT::v8i16,
/*72924*/               OPC_MoveParent,
/*72925*/               OPC_CheckType, MVT::v8i8,
/*72927*/               OPC_EmitInteger, MVT::i32, 14, 
/*72930*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72933*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDHNv8i8), 0,
                            MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v8i8 (NEONvshru:v8i16 (add:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), 8:i32)) - Complexity = 14
                        // Dst: (VADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*72943*/             /*Scope*/ 23, /*->72967*/
/*72944*/               OPC_CheckChild1Integer, 16, 
/*72946*/               OPC_CheckType, MVT::v4i32,
/*72948*/               OPC_MoveParent,
/*72949*/               OPC_CheckType, MVT::v4i16,
/*72951*/               OPC_EmitInteger, MVT::i32, 14, 
/*72954*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72957*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDHNv4i16), 0,
                            MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v4i16 (NEONvshru:v4i32 (add:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), 16:i32)) - Complexity = 14
                        // Dst: (VADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*72967*/             /*Scope*/ 21, /*->72989*/
/*72968*/               OPC_CheckChild1Integer, 32, 
/*72970*/               OPC_MoveParent,
/*72971*/               OPC_CheckType, MVT::v2i32,
/*72973*/               OPC_EmitInteger, MVT::i32, 14, 
/*72976*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72979*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDHNv2i32), 0,
                            MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v2i32 (NEONvshru:v2i64 (add:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm), 32:i32)) - Complexity = 14
                        // Dst: (VADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*72989*/             0, /*End of Scope*/
/*72990*/           /*SwitchOpcode*/ 75, TARGET_VAL(ISD::SUB),// ->73068
/*72993*/             OPC_RecordChild0, // #0 = $Vn
/*72994*/             OPC_RecordChild1, // #1 = $Vm
/*72995*/             OPC_MoveParent,
/*72996*/             OPC_Scope, 23, /*->73021*/ // 3 children in Scope
/*72998*/               OPC_CheckChild1Integer, 8, 
/*73000*/               OPC_CheckType, MVT::v8i16,
/*73002*/               OPC_MoveParent,
/*73003*/               OPC_CheckType, MVT::v8i8,
/*73005*/               OPC_EmitInteger, MVT::i32, 14, 
/*73008*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73011*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBHNv8i8), 0,
                            MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v8i8 (NEONvshru:v8i16 (sub:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), 8:i32)) - Complexity = 14
                        // Dst: (VSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*73021*/             /*Scope*/ 23, /*->73045*/
/*73022*/               OPC_CheckChild1Integer, 16, 
/*73024*/               OPC_CheckType, MVT::v4i32,
/*73026*/               OPC_MoveParent,
/*73027*/               OPC_CheckType, MVT::v4i16,
/*73029*/               OPC_EmitInteger, MVT::i32, 14, 
/*73032*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73035*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBHNv4i16), 0,
                            MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v4i16 (NEONvshru:v4i32 (sub:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), 16:i32)) - Complexity = 14
                        // Dst: (VSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*73045*/             /*Scope*/ 21, /*->73067*/
/*73046*/               OPC_CheckChild1Integer, 32, 
/*73048*/               OPC_MoveParent,
/*73049*/               OPC_CheckType, MVT::v2i32,
/*73051*/               OPC_EmitInteger, MVT::i32, 14, 
/*73054*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73057*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBHNv2i32), 0,
                            MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v2i32 (NEONvshru:v2i64 (sub:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm), 32:i32)) - Complexity = 14
                        // Dst: (VSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*73067*/             0, /*End of Scope*/
/*73068*/           0, // EndSwitchOpcode
/*73069*/         /*Scope*/ 87, /*->73157*/
/*73070*/           OPC_RecordChild0, // #0 = $Vn
/*73071*/           OPC_RecordChild1, // #1 = $amt
/*73072*/           OPC_MoveChild1,
/*73073*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73076*/           OPC_Scope, 26, /*->73104*/ // 3 children in Scope
/*73078*/             OPC_CheckPredicate, 87, // Predicate_shr_imm8
/*73080*/             OPC_MoveParent,
/*73081*/             OPC_CheckType, MVT::v8i16,
/*73083*/             OPC_MoveParent,
/*73084*/             OPC_CheckType, MVT::v8i8,
/*73086*/             OPC_EmitConvertToTarget, 1,
/*73088*/             OPC_EmitInteger, MVT::i32, 14, 
/*73091*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73094*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRNv8i8), 0,
                          MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (trunc:v8i8 (NEONvshru:v8i16 QPR:v8i16:$Vn, (imm:i32)<<P:Predicate_shr_imm8>>:$amt)) - Complexity = 10
                      // Dst: (VSHRNv8i8:v8i8 QPR:v8i16:$Vn, (imm:i32)<<P:Predicate_shr_imm8>>:$amt)
/*73104*/           /*Scope*/ 26, /*->73131*/
/*73105*/             OPC_CheckPredicate, 88, // Predicate_shr_imm16
/*73107*/             OPC_MoveParent,
/*73108*/             OPC_CheckType, MVT::v4i32,
/*73110*/             OPC_MoveParent,
/*73111*/             OPC_CheckType, MVT::v4i16,
/*73113*/             OPC_EmitConvertToTarget, 1,
/*73115*/             OPC_EmitInteger, MVT::i32, 14, 
/*73118*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73121*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRNv4i16), 0,
                          MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (trunc:v4i16 (NEONvshru:v4i32 QPR:v4i32:$Vn, (imm:i32)<<P:Predicate_shr_imm16>>:$amt)) - Complexity = 10
                      // Dst: (VSHRNv4i16:v4i16 QPR:v4i32:$Vn, (imm:i32)<<P:Predicate_shr_imm16>>:$amt)
/*73131*/           /*Scope*/ 24, /*->73156*/
/*73132*/             OPC_CheckPredicate, 1, // Predicate_shr_imm32
/*73134*/             OPC_MoveParent,
/*73135*/             OPC_MoveParent,
/*73136*/             OPC_CheckType, MVT::v2i32,
/*73138*/             OPC_EmitConvertToTarget, 1,
/*73140*/             OPC_EmitInteger, MVT::i32, 14, 
/*73143*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73146*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRNv2i32), 0,
                          MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (trunc:v2i32 (NEONvshru:v2i64 QPR:v2i64:$Vn, (imm:i32)<<P:Predicate_shr_imm32>>:$amt)) - Complexity = 10
                      // Dst: (VSHRNv2i32:v2i32 QPR:v2i64:$Vn, (imm:i32)<<P:Predicate_shr_imm32>>:$amt)
/*73156*/           0, /*End of Scope*/
/*73157*/         0, /*End of Scope*/
/*73158*/       /*SwitchOpcode*/ 93, TARGET_VAL(ARMISD::VSHRs),// ->73254
/*73161*/         OPC_RecordChild0, // #0 = $Vm
/*73162*/         OPC_RecordChild1, // #1 = $SIMM
/*73163*/         OPC_MoveChild1,
/*73164*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73167*/         OPC_Scope, 28, /*->73197*/ // 3 children in Scope
/*73169*/           OPC_CheckPredicate, 87, // Predicate_shr_imm8
/*73171*/           OPC_MoveParent,
/*73172*/           OPC_CheckType, MVT::v8i16,
/*73174*/           OPC_MoveParent,
/*73175*/           OPC_CheckType, MVT::v8i8,
/*73177*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73179*/           OPC_EmitConvertToTarget, 1,
/*73181*/           OPC_EmitInteger, MVT::i32, 14, 
/*73184*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73187*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRNv8i8), 0,
                        MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (trunc:v8i8 (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM)) - Complexity = 10
                    // Dst: (VSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73197*/         /*Scope*/ 28, /*->73226*/
/*73198*/           OPC_CheckPredicate, 88, // Predicate_shr_imm16
/*73200*/           OPC_MoveParent,
/*73201*/           OPC_CheckType, MVT::v4i32,
/*73203*/           OPC_MoveParent,
/*73204*/           OPC_CheckType, MVT::v4i16,
/*73206*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73208*/           OPC_EmitConvertToTarget, 1,
/*73210*/           OPC_EmitInteger, MVT::i32, 14, 
/*73213*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73216*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRNv4i16), 0,
                        MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (trunc:v4i16 (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM)) - Complexity = 10
                    // Dst: (VSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73226*/         /*Scope*/ 26, /*->73253*/
/*73227*/           OPC_CheckPredicate, 1, // Predicate_shr_imm32
/*73229*/           OPC_MoveParent,
/*73230*/           OPC_MoveParent,
/*73231*/           OPC_CheckType, MVT::v2i32,
/*73233*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73235*/           OPC_EmitConvertToTarget, 1,
/*73237*/           OPC_EmitInteger, MVT::i32, 14, 
/*73240*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73243*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRNv2i32), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (trunc:v2i32 (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM)) - Complexity = 10
                    // Dst: (VSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73253*/         0, /*End of Scope*/
/*73254*/       0, // EndSwitchOpcode
/*73255*/     /*Scope*/ 64, /*->73320*/
/*73256*/       OPC_RecordChild0, // #0 = $Vm
/*73257*/       OPC_SwitchType /*3 cases */, 19, MVT::v8i8,// ->73279
/*73260*/         OPC_CheckChild0Type, MVT::v8i16,
/*73262*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73264*/         OPC_EmitInteger, MVT::i32, 14, 
/*73267*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73270*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVNv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (trunc:v8i8 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VMOVNv8i8:v8i8 QPR:v8i16:$Vm)
/*73279*/       /*SwitchType*/ 19, MVT::v4i16,// ->73300
/*73281*/         OPC_CheckChild0Type, MVT::v4i32,
/*73283*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73285*/         OPC_EmitInteger, MVT::i32, 14, 
/*73288*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73291*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVNv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (trunc:v4i16 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VMOVNv4i16:v4i16 QPR:v4i32:$Vm)
/*73300*/       /*SwitchType*/ 17, MVT::v2i32,// ->73319
/*73302*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73304*/         OPC_EmitInteger, MVT::i32, 14, 
/*73307*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73310*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVNv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (trunc:v2i32 QPR:v2i64:$Vm) - Complexity = 3
                  // Dst: (VMOVNv2i32:v2i32 QPR:v2i64:$Vm)
/*73319*/       0, // EndSwitchType
/*73320*/     0, /*End of Scope*/
/*73321*/   /*SwitchOpcode*/ 119|128,1/*247*/, TARGET_VAL(ISD::ZERO_EXTEND),// ->73572
/*73325*/     OPC_Scope, 54|128,1/*182*/, /*->73510*/ // 2 children in Scope
/*73328*/       OPC_MoveChild0,
/*73329*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*73332*/       OPC_Scope, 87, /*->73421*/ // 2 children in Scope
/*73334*/         OPC_CheckChild0Integer, 47|128,4/*559*/, 
/*73337*/         OPC_RecordChild1, // #0 = $Vn
/*73338*/         OPC_Scope, 26, /*->73366*/ // 3 children in Scope
/*73340*/           OPC_CheckChild1Type, MVT::v8i8,
/*73342*/           OPC_RecordChild2, // #1 = $Vm
/*73343*/           OPC_CheckChild2Type, MVT::v8i8,
/*73345*/           OPC_MoveParent,
/*73346*/           OPC_CheckType, MVT::v8i16,
/*73348*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73350*/           OPC_EmitInteger, MVT::i32, 14, 
/*73353*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73356*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLsv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 559:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*73366*/         /*Scope*/ 26, /*->73393*/
/*73367*/           OPC_CheckChild1Type, MVT::v4i16,
/*73369*/           OPC_RecordChild2, // #1 = $Vm
/*73370*/           OPC_CheckChild2Type, MVT::v4i16,
/*73372*/           OPC_MoveParent,
/*73373*/           OPC_CheckType, MVT::v4i32,
/*73375*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73377*/           OPC_EmitInteger, MVT::i32, 14, 
/*73380*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73383*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLsv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 559:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*73393*/         /*Scope*/ 26, /*->73420*/
/*73394*/           OPC_CheckChild1Type, MVT::v2i32,
/*73396*/           OPC_RecordChild2, // #1 = $Vm
/*73397*/           OPC_CheckChild2Type, MVT::v2i32,
/*73399*/           OPC_MoveParent,
/*73400*/           OPC_CheckType, MVT::v2i64,
/*73402*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73404*/           OPC_EmitInteger, MVT::i32, 14, 
/*73407*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73410*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLsv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 559:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*73420*/         0, /*End of Scope*/
/*73421*/       /*Scope*/ 87, /*->73509*/
/*73422*/         OPC_CheckChild0Integer, 48|128,4/*560*/, 
/*73425*/         OPC_RecordChild1, // #0 = $Vn
/*73426*/         OPC_Scope, 26, /*->73454*/ // 3 children in Scope
/*73428*/           OPC_CheckChild1Type, MVT::v8i8,
/*73430*/           OPC_RecordChild2, // #1 = $Vm
/*73431*/           OPC_CheckChild2Type, MVT::v8i8,
/*73433*/           OPC_MoveParent,
/*73434*/           OPC_CheckType, MVT::v8i16,
/*73436*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73438*/           OPC_EmitInteger, MVT::i32, 14, 
/*73441*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73444*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 560:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*73454*/         /*Scope*/ 26, /*->73481*/
/*73455*/           OPC_CheckChild1Type, MVT::v4i16,
/*73457*/           OPC_RecordChild2, // #1 = $Vm
/*73458*/           OPC_CheckChild2Type, MVT::v4i16,
/*73460*/           OPC_MoveParent,
/*73461*/           OPC_CheckType, MVT::v4i32,
/*73463*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73465*/           OPC_EmitInteger, MVT::i32, 14, 
/*73468*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73471*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 560:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*73481*/         /*Scope*/ 26, /*->73508*/
/*73482*/           OPC_CheckChild1Type, MVT::v2i32,
/*73484*/           OPC_RecordChild2, // #1 = $Vm
/*73485*/           OPC_CheckChild2Type, MVT::v2i32,
/*73487*/           OPC_MoveParent,
/*73488*/           OPC_CheckType, MVT::v2i64,
/*73490*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73492*/           OPC_EmitInteger, MVT::i32, 14, 
/*73495*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73498*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 560:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*73508*/         0, /*End of Scope*/
/*73509*/       0, /*End of Scope*/
/*73510*/     /*Scope*/ 60, /*->73571*/
/*73511*/       OPC_RecordChild0, // #0 = $Vm
/*73512*/       OPC_SwitchType /*3 cases */, 17, MVT::v8i16,// ->73532
/*73515*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73517*/         OPC_EmitInteger, MVT::i32, 14, 
/*73520*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73523*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (zext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
/*73532*/       /*SwitchType*/ 17, MVT::v4i32,// ->73551
/*73534*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73536*/         OPC_EmitInteger, MVT::i32, 14, 
/*73539*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73542*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (zext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
/*73551*/       /*SwitchType*/ 17, MVT::v2i64,// ->73570
/*73553*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73555*/         OPC_EmitInteger, MVT::i32, 14, 
/*73558*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73561*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (zext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
/*73570*/       0, // EndSwitchType
/*73571*/     0, /*End of Scope*/
/*73572*/   /*SwitchOpcode*/ 14|128,4/*526*/, TARGET_VAL(ARMISD::VSHL),// ->74102
/*73576*/     OPC_Scope, 79|128,2/*335*/, /*->73914*/ // 2 children in Scope
/*73579*/       OPC_MoveChild0,
/*73580*/       OPC_SwitchOpcode /*2 cases */, 34|128,1/*162*/, TARGET_VAL(ISD::ZERO_EXTEND),// ->73747
/*73585*/         OPC_RecordChild0, // #0 = $Rn
/*73586*/         OPC_MoveParent,
/*73587*/         OPC_Scope, 23, /*->73612*/ // 4 children in Scope
/*73589*/           OPC_CheckChild1Integer, 8, 
/*73591*/           OPC_CheckType, MVT::v8i16,
/*73593*/           OPC_EmitInteger, MVT::i32, 8, 
/*73596*/           OPC_EmitInteger, MVT::i32, 14, 
/*73599*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73602*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLi8), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (NEONvshl:v8i16 (zext:v8i16 DPR:v8i8:$Rn), 8:i32) - Complexity = 11
                    // Dst: (VSHLLi8:v8i16 DPR:v8i8:$Rn, 8:i32)
/*73612*/         /*Scope*/ 23, /*->73636*/
/*73613*/           OPC_CheckChild1Integer, 16, 
/*73615*/           OPC_CheckType, MVT::v4i32,
/*73617*/           OPC_EmitInteger, MVT::i32, 16, 
/*73620*/           OPC_EmitInteger, MVT::i32, 14, 
/*73623*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73626*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLi16), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (NEONvshl:v4i32 (zext:v4i32 DPR:v4i16:$Rn), 16:i32) - Complexity = 11
                    // Dst: (VSHLLi16:v4i32 DPR:v4i16:$Rn, 16:i32)
/*73636*/         /*Scope*/ 23, /*->73660*/
/*73637*/           OPC_CheckChild1Integer, 32, 
/*73639*/           OPC_CheckType, MVT::v2i64,
/*73641*/           OPC_EmitInteger, MVT::i32, 32, 
/*73644*/           OPC_EmitInteger, MVT::i32, 14, 
/*73647*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73650*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLi32), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (NEONvshl:v2i64 (zext:v2i64 DPR:v2i32:$Rn), 32:i32) - Complexity = 11
                    // Dst: (VSHLLi32:v2i64 DPR:v2i32:$Rn, 32:i32)
/*73660*/         /*Scope*/ 85, /*->73746*/
/*73661*/           OPC_RecordChild1, // #1 = $SIMM
/*73662*/           OPC_MoveChild1,
/*73663*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73666*/           OPC_Scope, 25, /*->73693*/ // 3 children in Scope
/*73668*/             OPC_CheckPredicate, 89, // Predicate_imm1_7
/*73670*/             OPC_MoveParent,
/*73671*/             OPC_CheckType, MVT::v8i16,
/*73673*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73675*/             OPC_EmitConvertToTarget, 1,
/*73677*/             OPC_EmitInteger, MVT::i32, 14, 
/*73680*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73683*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLuv8i16), 0,
                          MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v8i16 (zext:v8i16 DPR:v8i8:$Vm), (imm:i32)<<P:Predicate_imm1_7>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLuv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*73693*/           /*Scope*/ 25, /*->73719*/
/*73694*/             OPC_CheckPredicate, 2, // Predicate_imm1_15
/*73696*/             OPC_MoveParent,
/*73697*/             OPC_CheckType, MVT::v4i32,
/*73699*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73701*/             OPC_EmitConvertToTarget, 1,
/*73703*/             OPC_EmitInteger, MVT::i32, 14, 
/*73706*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73709*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLuv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v4i32 (zext:v4i32 DPR:v4i16:$Vm), (imm:i32)<<P:Predicate_imm1_15>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLuv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*73719*/           /*Scope*/ 25, /*->73745*/
/*73720*/             OPC_CheckPredicate, 78, // Predicate_imm1_31
/*73722*/             OPC_MoveParent,
/*73723*/             OPC_CheckType, MVT::v2i64,
/*73725*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73727*/             OPC_EmitConvertToTarget, 1,
/*73729*/             OPC_EmitInteger, MVT::i32, 14, 
/*73732*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73735*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLuv2i64), 0,
                          MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v2i64 (zext:v2i64 DPR:v2i32:$Vm), (imm:i32)<<P:Predicate_imm1_31>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLuv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*73745*/           0, /*End of Scope*/
/*73746*/         0, /*End of Scope*/
/*73747*/       /*SwitchOpcode*/ 34|128,1/*162*/, TARGET_VAL(ISD::SIGN_EXTEND),// ->73913
/*73751*/         OPC_RecordChild0, // #0 = $Rn
/*73752*/         OPC_MoveParent,
/*73753*/         OPC_Scope, 23, /*->73778*/ // 4 children in Scope
/*73755*/           OPC_CheckChild1Integer, 8, 
/*73757*/           OPC_CheckType, MVT::v8i16,
/*73759*/           OPC_EmitInteger, MVT::i32, 8, 
/*73762*/           OPC_EmitInteger, MVT::i32, 14, 
/*73765*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73768*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLi8), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (NEONvshl:v8i16 (sext:v8i16 DPR:v8i8:$Rn), 8:i32) - Complexity = 11
                    // Dst: (VSHLLi8:v8i16 DPR:v8i8:$Rn, 8:i32)
/*73778*/         /*Scope*/ 23, /*->73802*/
/*73779*/           OPC_CheckChild1Integer, 16, 
/*73781*/           OPC_CheckType, MVT::v4i32,
/*73783*/           OPC_EmitInteger, MVT::i32, 16, 
/*73786*/           OPC_EmitInteger, MVT::i32, 14, 
/*73789*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73792*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLi16), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (NEONvshl:v4i32 (sext:v4i32 DPR:v4i16:$Rn), 16:i32) - Complexity = 11
                    // Dst: (VSHLLi16:v4i32 DPR:v4i16:$Rn, 16:i32)
/*73802*/         /*Scope*/ 23, /*->73826*/
/*73803*/           OPC_CheckChild1Integer, 32, 
/*73805*/           OPC_CheckType, MVT::v2i64,
/*73807*/           OPC_EmitInteger, MVT::i32, 32, 
/*73810*/           OPC_EmitInteger, MVT::i32, 14, 
/*73813*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73816*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLi32), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (NEONvshl:v2i64 (sext:v2i64 DPR:v2i32:$Rn), 32:i32) - Complexity = 11
                    // Dst: (VSHLLi32:v2i64 DPR:v2i32:$Rn, 32:i32)
/*73826*/         /*Scope*/ 85, /*->73912*/
/*73827*/           OPC_RecordChild1, // #1 = $SIMM
/*73828*/           OPC_MoveChild1,
/*73829*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73832*/           OPC_Scope, 25, /*->73859*/ // 3 children in Scope
/*73834*/             OPC_CheckPredicate, 89, // Predicate_imm1_7
/*73836*/             OPC_MoveParent,
/*73837*/             OPC_CheckType, MVT::v8i16,
/*73839*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73841*/             OPC_EmitConvertToTarget, 1,
/*73843*/             OPC_EmitInteger, MVT::i32, 14, 
/*73846*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73849*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLsv8i16), 0,
                          MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v8i16 (sext:v8i16 DPR:v8i8:$Vm), (imm:i32)<<P:Predicate_imm1_7>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLsv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*73859*/           /*Scope*/ 25, /*->73885*/
/*73860*/             OPC_CheckPredicate, 2, // Predicate_imm1_15
/*73862*/             OPC_MoveParent,
/*73863*/             OPC_CheckType, MVT::v4i32,
/*73865*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73867*/             OPC_EmitConvertToTarget, 1,
/*73869*/             OPC_EmitInteger, MVT::i32, 14, 
/*73872*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73875*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLsv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v4i32 (sext:v4i32 DPR:v4i16:$Vm), (imm:i32)<<P:Predicate_imm1_15>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLsv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*73885*/           /*Scope*/ 25, /*->73911*/
/*73886*/             OPC_CheckPredicate, 78, // Predicate_imm1_31
/*73888*/             OPC_MoveParent,
/*73889*/             OPC_CheckType, MVT::v2i64,
/*73891*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73893*/             OPC_EmitConvertToTarget, 1,
/*73895*/             OPC_EmitInteger, MVT::i32, 14, 
/*73898*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73901*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLsv2i64), 0,
                          MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v2i64 (sext:v2i64 DPR:v2i32:$Vm), (imm:i32)<<P:Predicate_imm1_31>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLsv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*73911*/           0, /*End of Scope*/
/*73912*/         0, /*End of Scope*/
/*73913*/       0, // EndSwitchOpcode
/*73914*/     /*Scope*/ 57|128,1/*185*/, /*->74101*/
/*73916*/       OPC_RecordChild0, // #0 = $Vm
/*73917*/       OPC_RecordChild1, // #1 = $SIMM
/*73918*/       OPC_MoveChild1,
/*73919*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73922*/       OPC_MoveParent,
/*73923*/       OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->73946
/*73926*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73928*/         OPC_EmitConvertToTarget, 1,
/*73930*/         OPC_EmitInteger, MVT::i32, 14, 
/*73933*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73936*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*73946*/       /*SwitchType*/ 20, MVT::v4i16,// ->73968
/*73948*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73950*/         OPC_EmitConvertToTarget, 1,
/*73952*/         OPC_EmitInteger, MVT::i32, 14, 
/*73955*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73958*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*73968*/       /*SwitchType*/ 20, MVT::v2i32,// ->73990
/*73970*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73972*/         OPC_EmitConvertToTarget, 1,
/*73974*/         OPC_EmitInteger, MVT::i32, 14, 
/*73977*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73980*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*73990*/       /*SwitchType*/ 20, MVT::v1i64,// ->74012
/*73992*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73994*/         OPC_EmitConvertToTarget, 1,
/*73996*/         OPC_EmitInteger, MVT::i32, 14, 
/*73999*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74002*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*74012*/       /*SwitchType*/ 20, MVT::v16i8,// ->74034
/*74014*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74016*/         OPC_EmitConvertToTarget, 1,
/*74018*/         OPC_EmitInteger, MVT::i32, 14, 
/*74021*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74024*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*74034*/       /*SwitchType*/ 20, MVT::v8i16,// ->74056
/*74036*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74038*/         OPC_EmitConvertToTarget, 1,
/*74040*/         OPC_EmitInteger, MVT::i32, 14, 
/*74043*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74046*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*74056*/       /*SwitchType*/ 20, MVT::v4i32,// ->74078
/*74058*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74060*/         OPC_EmitConvertToTarget, 1,
/*74062*/         OPC_EmitInteger, MVT::i32, 14, 
/*74065*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74068*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*74078*/       /*SwitchType*/ 20, MVT::v2i64,// ->74100
/*74080*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74082*/         OPC_EmitConvertToTarget, 1,
/*74084*/         OPC_EmitInteger, MVT::i32, 14, 
/*74087*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74090*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*74100*/       0, // EndSwitchType
/*74101*/     0, /*End of Scope*/
/*74102*/   /*SwitchOpcode*/ 29|128,1/*157*/, TARGET_VAL(ARMISD::VMULLs),// ->74263
/*74106*/     OPC_RecordChild0, // #0 = $Vn
/*74107*/     OPC_Scope, 64, /*->74173*/ // 3 children in Scope
/*74109*/       OPC_CheckChild0Type, MVT::v4i16,
/*74111*/       OPC_Scope, 37, /*->74150*/ // 2 children in Scope
/*74113*/         OPC_MoveChild1,
/*74114*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*74117*/         OPC_RecordChild0, // #1 = $Vm
/*74118*/         OPC_CheckChild0Type, MVT::v4i16,
/*74120*/         OPC_RecordChild1, // #2 = $lane
/*74121*/         OPC_MoveChild1,
/*74122*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74125*/         OPC_MoveParent,
/*74126*/         OPC_MoveParent,
/*74127*/         OPC_CheckType, MVT::v4i32,
/*74129*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74131*/         OPC_EmitConvertToTarget, 2,
/*74133*/         OPC_EmitInteger, MVT::i32, 14, 
/*74136*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74139*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLslsv4i16), 0,
                      MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLslsv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*74150*/       /*Scope*/ 21, /*->74172*/
/*74151*/         OPC_RecordChild1, // #1 = $Vm
/*74152*/         OPC_CheckType, MVT::v4i32,
/*74154*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74156*/         OPC_EmitInteger, MVT::i32, 14, 
/*74159*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74162*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMULLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*74172*/       0, /*End of Scope*/
/*74173*/     /*Scope*/ 64, /*->74238*/
/*74174*/       OPC_CheckChild0Type, MVT::v2i32,
/*74176*/       OPC_Scope, 37, /*->74215*/ // 2 children in Scope
/*74178*/         OPC_MoveChild1,
/*74179*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*74182*/         OPC_RecordChild0, // #1 = $Vm
/*74183*/         OPC_CheckChild0Type, MVT::v2i32,
/*74185*/         OPC_RecordChild1, // #2 = $lane
/*74186*/         OPC_MoveChild1,
/*74187*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74190*/         OPC_MoveParent,
/*74191*/         OPC_MoveParent,
/*74192*/         OPC_CheckType, MVT::v2i64,
/*74194*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74196*/         OPC_EmitConvertToTarget, 2,
/*74198*/         OPC_EmitInteger, MVT::i32, 14, 
/*74201*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74204*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLslsv2i32), 0,
                      MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLslsv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*74215*/       /*Scope*/ 21, /*->74237*/
/*74216*/         OPC_RecordChild1, // #1 = $Vm
/*74217*/         OPC_CheckType, MVT::v2i64,
/*74219*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74221*/         OPC_EmitInteger, MVT::i32, 14, 
/*74224*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74227*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLsv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMULLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*74237*/       0, /*End of Scope*/
/*74238*/     /*Scope*/ 23, /*->74262*/
/*74239*/       OPC_CheckChild0Type, MVT::v8i8,
/*74241*/       OPC_RecordChild1, // #1 = $Vm
/*74242*/       OPC_CheckType, MVT::v8i16,
/*74244*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74246*/       OPC_EmitInteger, MVT::i32, 14, 
/*74249*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74252*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLsv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMULLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*74262*/     0, /*End of Scope*/
/*74263*/   /*SwitchOpcode*/ 29|128,1/*157*/, TARGET_VAL(ARMISD::VMULLu),// ->74424
/*74267*/     OPC_RecordChild0, // #0 = $Vn
/*74268*/     OPC_Scope, 64, /*->74334*/ // 3 children in Scope
/*74270*/       OPC_CheckChild0Type, MVT::v4i16,
/*74272*/       OPC_Scope, 37, /*->74311*/ // 2 children in Scope
/*74274*/         OPC_MoveChild1,
/*74275*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*74278*/         OPC_RecordChild0, // #1 = $Vm
/*74279*/         OPC_CheckChild0Type, MVT::v4i16,
/*74281*/         OPC_RecordChild1, // #2 = $lane
/*74282*/         OPC_MoveChild1,
/*74283*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74286*/         OPC_MoveParent,
/*74287*/         OPC_MoveParent,
/*74288*/         OPC_CheckType, MVT::v4i32,
/*74290*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74292*/         OPC_EmitConvertToTarget, 2,
/*74294*/         OPC_EmitInteger, MVT::i32, 14, 
/*74297*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74300*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLsluv4i16), 0,
                      MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLsluv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*74311*/       /*Scope*/ 21, /*->74333*/
/*74312*/         OPC_RecordChild1, // #1 = $Vm
/*74313*/         OPC_CheckType, MVT::v4i32,
/*74315*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74317*/         OPC_EmitInteger, MVT::i32, 14, 
/*74320*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74323*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMULLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*74333*/       0, /*End of Scope*/
/*74334*/     /*Scope*/ 64, /*->74399*/
/*74335*/       OPC_CheckChild0Type, MVT::v2i32,
/*74337*/       OPC_Scope, 37, /*->74376*/ // 2 children in Scope
/*74339*/         OPC_MoveChild1,
/*74340*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*74343*/         OPC_RecordChild0, // #1 = $Vm
/*74344*/         OPC_CheckChild0Type, MVT::v2i32,
/*74346*/         OPC_RecordChild1, // #2 = $lane
/*74347*/         OPC_MoveChild1,
/*74348*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74351*/         OPC_MoveParent,
/*74352*/         OPC_MoveParent,
/*74353*/         OPC_CheckType, MVT::v2i64,
/*74355*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74357*/         OPC_EmitConvertToTarget, 2,
/*74359*/         OPC_EmitInteger, MVT::i32, 14, 
/*74362*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74365*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLsluv2i32), 0,
                      MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLsluv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*74376*/       /*Scope*/ 21, /*->74398*/
/*74377*/         OPC_RecordChild1, // #1 = $Vm
/*74378*/         OPC_CheckType, MVT::v2i64,
/*74380*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74382*/         OPC_EmitInteger, MVT::i32, 14, 
/*74385*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74388*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLuv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMULLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*74398*/       0, /*End of Scope*/
/*74399*/     /*Scope*/ 23, /*->74423*/
/*74400*/       OPC_CheckChild0Type, MVT::v8i8,
/*74402*/       OPC_RecordChild1, // #1 = $Vm
/*74403*/       OPC_CheckType, MVT::v8i16,
/*74405*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74407*/       OPC_EmitInteger, MVT::i32, 14, 
/*74410*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74413*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMULLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*74423*/     0, /*End of Scope*/
/*74424*/   /*SwitchOpcode*/ 102, TARGET_VAL(ARMISD::VRSHRN),// ->74529
/*74427*/     OPC_RecordChild0, // #0 = $Vm
/*74428*/     OPC_Scope, 32, /*->74462*/ // 3 children in Scope
/*74430*/       OPC_CheckChild0Type, MVT::v8i16,
/*74432*/       OPC_RecordChild1, // #1 = $SIMM
/*74433*/       OPC_MoveChild1,
/*74434*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74437*/       OPC_CheckPredicate, 87, // Predicate_shr_imm8
/*74439*/       OPC_MoveParent,
/*74440*/       OPC_CheckType, MVT::v8i8,
/*74442*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74444*/       OPC_EmitConvertToTarget, 1,
/*74446*/       OPC_EmitInteger, MVT::i32, 14, 
/*74449*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74452*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRNv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrn:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VRSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*74462*/     /*Scope*/ 32, /*->74495*/
/*74463*/       OPC_CheckChild0Type, MVT::v4i32,
/*74465*/       OPC_RecordChild1, // #1 = $SIMM
/*74466*/       OPC_MoveChild1,
/*74467*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74470*/       OPC_CheckPredicate, 88, // Predicate_shr_imm16
/*74472*/       OPC_MoveParent,
/*74473*/       OPC_CheckType, MVT::v4i16,
/*74475*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74477*/       OPC_EmitConvertToTarget, 1,
/*74479*/       OPC_EmitInteger, MVT::i32, 14, 
/*74482*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74485*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRNv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrn:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VRSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*74495*/     /*Scope*/ 32, /*->74528*/
/*74496*/       OPC_CheckChild0Type, MVT::v2i64,
/*74498*/       OPC_RecordChild1, // #1 = $SIMM
/*74499*/       OPC_MoveChild1,
/*74500*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74503*/       OPC_CheckPredicate, 1, // Predicate_shr_imm32
/*74505*/       OPC_MoveParent,
/*74506*/       OPC_CheckType, MVT::v2i32,
/*74508*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74510*/       OPC_EmitConvertToTarget, 1,
/*74512*/       OPC_EmitInteger, MVT::i32, 14, 
/*74515*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74518*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRNv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrn:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VRSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*74528*/     0, /*End of Scope*/
/*74529*/   /*SwitchOpcode*/ 102, TARGET_VAL(ARMISD::VQSHRNs),// ->74634
/*74532*/     OPC_RecordChild0, // #0 = $Vm
/*74533*/     OPC_Scope, 32, /*->74567*/ // 3 children in Scope
/*74535*/       OPC_CheckChild0Type, MVT::v8i16,
/*74537*/       OPC_RecordChild1, // #1 = $SIMM
/*74538*/       OPC_MoveChild1,
/*74539*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74542*/       OPC_CheckPredicate, 87, // Predicate_shr_imm8
/*74544*/       OPC_MoveParent,
/*74545*/       OPC_CheckType, MVT::v8i8,
/*74547*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74549*/       OPC_EmitConvertToTarget, 1,
/*74551*/       OPC_EmitInteger, MVT::i32, 14, 
/*74554*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74557*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRNsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrns:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*74567*/     /*Scope*/ 32, /*->74600*/
/*74568*/       OPC_CheckChild0Type, MVT::v4i32,
/*74570*/       OPC_RecordChild1, // #1 = $SIMM
/*74571*/       OPC_MoveChild1,
/*74572*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74575*/       OPC_CheckPredicate, 88, // Predicate_shr_imm16
/*74577*/       OPC_MoveParent,
/*74578*/       OPC_CheckType, MVT::v4i16,
/*74580*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74582*/       OPC_EmitConvertToTarget, 1,
/*74584*/       OPC_EmitInteger, MVT::i32, 14, 
/*74587*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74590*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRNsv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrns:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*74600*/     /*Scope*/ 32, /*->74633*/
/*74601*/       OPC_CheckChild0Type, MVT::v2i64,
/*74603*/       OPC_RecordChild1, // #1 = $SIMM
/*74604*/       OPC_MoveChild1,
/*74605*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74608*/       OPC_CheckPredicate, 1, // Predicate_shr_imm32
/*74610*/       OPC_MoveParent,
/*74611*/       OPC_CheckType, MVT::v2i32,
/*74613*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74615*/       OPC_EmitConvertToTarget, 1,
/*74617*/       OPC_EmitInteger, MVT::i32, 14, 
/*74620*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74623*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRNsv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrns:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*74633*/     0, /*End of Scope*/
/*74634*/   /*SwitchOpcode*/ 102, TARGET_VAL(ARMISD::VQSHRNu),// ->74739
/*74637*/     OPC_RecordChild0, // #0 = $Vm
/*74638*/     OPC_Scope, 32, /*->74672*/ // 3 children in Scope
/*74640*/       OPC_CheckChild0Type, MVT::v8i16,
/*74642*/       OPC_RecordChild1, // #1 = $SIMM
/*74643*/       OPC_MoveChild1,
/*74644*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74647*/       OPC_CheckPredicate, 87, // Predicate_shr_imm8
/*74649*/       OPC_MoveParent,
/*74650*/       OPC_CheckType, MVT::v8i8,
/*74652*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74654*/       OPC_EmitConvertToTarget, 1,
/*74656*/       OPC_EmitInteger, MVT::i32, 14, 
/*74659*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74662*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRNuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*74672*/     /*Scope*/ 32, /*->74705*/
/*74673*/       OPC_CheckChild0Type, MVT::v4i32,
/*74675*/       OPC_RecordChild1, // #1 = $SIMM
/*74676*/       OPC_MoveChild1,
/*74677*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74680*/       OPC_CheckPredicate, 88, // Predicate_shr_imm16
/*74682*/       OPC_MoveParent,
/*74683*/       OPC_CheckType, MVT::v4i16,
/*74685*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74687*/       OPC_EmitConvertToTarget, 1,
/*74689*/       OPC_EmitInteger, MVT::i32, 14, 
/*74692*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74695*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRNuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*74705*/     /*Scope*/ 32, /*->74738*/
/*74706*/       OPC_CheckChild0Type, MVT::v2i64,
/*74708*/       OPC_RecordChild1, // #1 = $SIMM
/*74709*/       OPC_MoveChild1,
/*74710*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74713*/       OPC_CheckPredicate, 1, // Predicate_shr_imm32
/*74715*/       OPC_MoveParent,
/*74716*/       OPC_CheckType, MVT::v2i32,
/*74718*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74720*/       OPC_EmitConvertToTarget, 1,
/*74722*/       OPC_EmitInteger, MVT::i32, 14, 
/*74725*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74728*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRNuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*74738*/     0, /*End of Scope*/
/*74739*/   /*SwitchOpcode*/ 102, TARGET_VAL(ARMISD::VQSHRNsu),// ->74844
/*74742*/     OPC_RecordChild0, // #0 = $Vm
/*74743*/     OPC_Scope, 32, /*->74777*/ // 3 children in Scope
/*74745*/       OPC_CheckChild0Type, MVT::v8i16,
/*74747*/       OPC_RecordChild1, // #1 = $SIMM
/*74748*/       OPC_MoveChild1,
/*74749*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74752*/       OPC_CheckPredicate, 87, // Predicate_shr_imm8
/*74754*/       OPC_MoveParent,
/*74755*/       OPC_CheckType, MVT::v8i8,
/*74757*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74759*/       OPC_EmitConvertToTarget, 1,
/*74761*/       OPC_EmitInteger, MVT::i32, 14, 
/*74764*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74767*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRUNv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*74777*/     /*Scope*/ 32, /*->74810*/
/*74778*/       OPC_CheckChild0Type, MVT::v4i32,
/*74780*/       OPC_RecordChild1, // #1 = $SIMM
/*74781*/       OPC_MoveChild1,
/*74782*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74785*/       OPC_CheckPredicate, 88, // Predicate_shr_imm16
/*74787*/       OPC_MoveParent,
/*74788*/       OPC_CheckType, MVT::v4i16,
/*74790*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74792*/       OPC_EmitConvertToTarget, 1,
/*74794*/       OPC_EmitInteger, MVT::i32, 14, 
/*74797*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74800*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRUNv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*74810*/     /*Scope*/ 32, /*->74843*/
/*74811*/       OPC_CheckChild0Type, MVT::v2i64,
/*74813*/       OPC_RecordChild1, // #1 = $SIMM
/*74814*/       OPC_MoveChild1,
/*74815*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74818*/       OPC_CheckPredicate, 1, // Predicate_shr_imm32
/*74820*/       OPC_MoveParent,
/*74821*/       OPC_CheckType, MVT::v2i32,
/*74823*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74825*/       OPC_EmitConvertToTarget, 1,
/*74827*/       OPC_EmitInteger, MVT::i32, 14, 
/*74830*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74833*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRUNv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*74843*/     0, /*End of Scope*/
/*74844*/   /*SwitchOpcode*/ 102, TARGET_VAL(ARMISD::VQRSHRNs),// ->74949
/*74847*/     OPC_RecordChild0, // #0 = $Vm
/*74848*/     OPC_Scope, 32, /*->74882*/ // 3 children in Scope
/*74850*/       OPC_CheckChild0Type, MVT::v8i16,
/*74852*/       OPC_RecordChild1, // #1 = $SIMM
/*74853*/       OPC_MoveChild1,
/*74854*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74857*/       OPC_CheckPredicate, 87, // Predicate_shr_imm8
/*74859*/       OPC_MoveParent,
/*74860*/       OPC_CheckType, MVT::v8i8,
/*74862*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74864*/       OPC_EmitConvertToTarget, 1,
/*74866*/       OPC_EmitInteger, MVT::i32, 14, 
/*74869*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74872*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRNsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrns:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*74882*/     /*Scope*/ 32, /*->74915*/
/*74883*/       OPC_CheckChild0Type, MVT::v4i32,
/*74885*/       OPC_RecordChild1, // #1 = $SIMM
/*74886*/       OPC_MoveChild1,
/*74887*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74890*/       OPC_CheckPredicate, 88, // Predicate_shr_imm16
/*74892*/       OPC_MoveParent,
/*74893*/       OPC_CheckType, MVT::v4i16,
/*74895*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74897*/       OPC_EmitConvertToTarget, 1,
/*74899*/       OPC_EmitInteger, MVT::i32, 14, 
/*74902*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74905*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRNsv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrns:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*74915*/     /*Scope*/ 32, /*->74948*/
/*74916*/       OPC_CheckChild0Type, MVT::v2i64,
/*74918*/       OPC_RecordChild1, // #1 = $SIMM
/*74919*/       OPC_MoveChild1,
/*74920*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74923*/       OPC_CheckPredicate, 1, // Predicate_shr_imm32
/*74925*/       OPC_MoveParent,
/*74926*/       OPC_CheckType, MVT::v2i32,
/*74928*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74930*/       OPC_EmitConvertToTarget, 1,
/*74932*/       OPC_EmitInteger, MVT::i32, 14, 
/*74935*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74938*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRNsv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrns:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*74948*/     0, /*End of Scope*/
/*74949*/   /*SwitchOpcode*/ 102, TARGET_VAL(ARMISD::VQRSHRNu),// ->75054
/*74952*/     OPC_RecordChild0, // #0 = $Vm
/*74953*/     OPC_Scope, 32, /*->74987*/ // 3 children in Scope
/*74955*/       OPC_CheckChild0Type, MVT::v8i16,
/*74957*/       OPC_RecordChild1, // #1 = $SIMM
/*74958*/       OPC_MoveChild1,
/*74959*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74962*/       OPC_CheckPredicate, 87, // Predicate_shr_imm8
/*74964*/       OPC_MoveParent,
/*74965*/       OPC_CheckType, MVT::v8i8,
/*74967*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74969*/       OPC_EmitConvertToTarget, 1,
/*74971*/       OPC_EmitInteger, MVT::i32, 14, 
/*74974*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74977*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRNuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*74987*/     /*Scope*/ 32, /*->75020*/
/*74988*/       OPC_CheckChild0Type, MVT::v4i32,
/*74990*/       OPC_RecordChild1, // #1 = $SIMM
/*74991*/       OPC_MoveChild1,
/*74992*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74995*/       OPC_CheckPredicate, 88, // Predicate_shr_imm16
/*74997*/       OPC_MoveParent,
/*74998*/       OPC_CheckType, MVT::v4i16,
/*75000*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75002*/       OPC_EmitConvertToTarget, 1,
/*75004*/       OPC_EmitInteger, MVT::i32, 14, 
/*75007*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75010*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRNuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*75020*/     /*Scope*/ 32, /*->75053*/
/*75021*/       OPC_CheckChild0Type, MVT::v2i64,
/*75023*/       OPC_RecordChild1, // #1 = $SIMM
/*75024*/       OPC_MoveChild1,
/*75025*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75028*/       OPC_CheckPredicate, 1, // Predicate_shr_imm32
/*75030*/       OPC_MoveParent,
/*75031*/       OPC_CheckType, MVT::v2i32,
/*75033*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75035*/       OPC_EmitConvertToTarget, 1,
/*75037*/       OPC_EmitInteger, MVT::i32, 14, 
/*75040*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75043*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRNuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*75053*/     0, /*End of Scope*/
/*75054*/   /*SwitchOpcode*/ 102, TARGET_VAL(ARMISD::VQRSHRNsu),// ->75159
/*75057*/     OPC_RecordChild0, // #0 = $Vm
/*75058*/     OPC_Scope, 32, /*->75092*/ // 3 children in Scope
/*75060*/       OPC_CheckChild0Type, MVT::v8i16,
/*75062*/       OPC_RecordChild1, // #1 = $SIMM
/*75063*/       OPC_MoveChild1,
/*75064*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75067*/       OPC_CheckPredicate, 87, // Predicate_shr_imm8
/*75069*/       OPC_MoveParent,
/*75070*/       OPC_CheckType, MVT::v8i8,
/*75072*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75074*/       OPC_EmitConvertToTarget, 1,
/*75076*/       OPC_EmitInteger, MVT::i32, 14, 
/*75079*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75082*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRUNv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*75092*/     /*Scope*/ 32, /*->75125*/
/*75093*/       OPC_CheckChild0Type, MVT::v4i32,
/*75095*/       OPC_RecordChild1, // #1 = $SIMM
/*75096*/       OPC_MoveChild1,
/*75097*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75100*/       OPC_CheckPredicate, 88, // Predicate_shr_imm16
/*75102*/       OPC_MoveParent,
/*75103*/       OPC_CheckType, MVT::v4i16,
/*75105*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75107*/       OPC_EmitConvertToTarget, 1,
/*75109*/       OPC_EmitInteger, MVT::i32, 14, 
/*75112*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75115*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRUNv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*75125*/     /*Scope*/ 32, /*->75158*/
/*75126*/       OPC_CheckChild0Type, MVT::v2i64,
/*75128*/       OPC_RecordChild1, // #1 = $SIMM
/*75129*/       OPC_MoveChild1,
/*75130*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75133*/       OPC_CheckPredicate, 1, // Predicate_shr_imm32
/*75135*/       OPC_MoveParent,
/*75136*/       OPC_CheckType, MVT::v2i32,
/*75138*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75140*/       OPC_EmitConvertToTarget, 1,
/*75142*/       OPC_EmitInteger, MVT::i32, 14, 
/*75145*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75148*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRUNv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*75158*/     0, /*End of Scope*/
/*75159*/   /*SwitchOpcode*/ 30|128,3/*414*/, TARGET_VAL(ARMISD::VDUPLANE),// ->75577
/*75163*/     OPC_RecordChild0, // #0 = $Vm
/*75164*/     OPC_Scope, 59, /*->75225*/ // 8 children in Scope
/*75166*/       OPC_CheckChild0Type, MVT::v8i8,
/*75168*/       OPC_RecordChild1, // #1 = $lane
/*75169*/       OPC_MoveChild1,
/*75170*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75173*/       OPC_Scope, 25, /*->75200*/ // 2 children in Scope
/*75175*/         OPC_CheckPredicate, 90, // Predicate_VectorIndex32
/*75177*/         OPC_MoveParent,
/*75178*/         OPC_CheckType, MVT::v16i8,
/*75180*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75182*/         OPC_EmitConvertToTarget, 1,
/*75184*/         OPC_EmitInteger, MVT::i32, 14, 
/*75187*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75190*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN8q), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v16i8 DPR:v8i8:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                  // Dst: (VDUPLN8q:v16i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*75200*/       /*Scope*/ 23, /*->75224*/
/*75201*/         OPC_MoveParent,
/*75202*/         OPC_CheckType, MVT::v8i8,
/*75204*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75206*/         OPC_EmitConvertToTarget, 1,
/*75208*/         OPC_EmitInteger, MVT::i32, 14, 
/*75211*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75214*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN8d), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN8d:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*75224*/       0, /*End of Scope*/
/*75225*/     /*Scope*/ 59, /*->75285*/
/*75226*/       OPC_CheckChild0Type, MVT::v4i16,
/*75228*/       OPC_RecordChild1, // #1 = $lane
/*75229*/       OPC_MoveChild1,
/*75230*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75233*/       OPC_Scope, 25, /*->75260*/ // 2 children in Scope
/*75235*/         OPC_CheckPredicate, 90, // Predicate_VectorIndex32
/*75237*/         OPC_MoveParent,
/*75238*/         OPC_CheckType, MVT::v8i16,
/*75240*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75242*/         OPC_EmitConvertToTarget, 1,
/*75244*/         OPC_EmitInteger, MVT::i32, 14, 
/*75247*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75250*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN16q), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v8i16 DPR:v4i16:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                  // Dst: (VDUPLN16q:v8i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*75260*/       /*Scope*/ 23, /*->75284*/
/*75261*/         OPC_MoveParent,
/*75262*/         OPC_CheckType, MVT::v4i16,
/*75264*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75266*/         OPC_EmitConvertToTarget, 1,
/*75268*/         OPC_EmitInteger, MVT::i32, 14, 
/*75271*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75274*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN16d), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN16d:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*75284*/       0, /*End of Scope*/
/*75285*/     /*Scope*/ 59, /*->75345*/
/*75286*/       OPC_CheckChild0Type, MVT::v2i32,
/*75288*/       OPC_RecordChild1, // #1 = $lane
/*75289*/       OPC_MoveChild1,
/*75290*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75293*/       OPC_Scope, 25, /*->75320*/ // 2 children in Scope
/*75295*/         OPC_CheckPredicate, 90, // Predicate_VectorIndex32
/*75297*/         OPC_MoveParent,
/*75298*/         OPC_CheckType, MVT::v4i32,
/*75300*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75302*/         OPC_EmitConvertToTarget, 1,
/*75304*/         OPC_EmitInteger, MVT::i32, 14, 
/*75307*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75310*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32q), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v4i32 DPR:v2i32:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                  // Dst: (VDUPLN32q:v4i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*75320*/       /*Scope*/ 23, /*->75344*/
/*75321*/         OPC_MoveParent,
/*75322*/         OPC_CheckType, MVT::v2i32,
/*75324*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75326*/         OPC_EmitConvertToTarget, 1,
/*75328*/         OPC_EmitInteger, MVT::i32, 14, 
/*75331*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75334*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32d), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN32d:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*75344*/       0, /*End of Scope*/
/*75345*/     /*Scope*/ 44, /*->75390*/
/*75346*/       OPC_CheckChild0Type, MVT::v16i8,
/*75348*/       OPC_RecordChild1, // #1 = $lane
/*75349*/       OPC_MoveChild1,
/*75350*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75353*/       OPC_MoveParent,
/*75354*/       OPC_CheckType, MVT::v16i8,
/*75356*/       OPC_EmitConvertToTarget, 1,
/*75358*/       OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*75361*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*75369*/       OPC_EmitConvertToTarget, 1,
/*75371*/       OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*75374*/       OPC_EmitInteger, MVT::i32, 14, 
/*75377*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75380*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN8q), 0,
                    MVT::v16i8, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v16i8 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN8q:v16i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*75390*/     /*Scope*/ 44, /*->75435*/
/*75391*/       OPC_CheckChild0Type, MVT::v8i16,
/*75393*/       OPC_RecordChild1, // #1 = $lane
/*75394*/       OPC_MoveChild1,
/*75395*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75398*/       OPC_MoveParent,
/*75399*/       OPC_CheckType, MVT::v8i16,
/*75401*/       OPC_EmitConvertToTarget, 1,
/*75403*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i16_reg
/*75406*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*75414*/       OPC_EmitConvertToTarget, 1,
/*75416*/       OPC_EmitNodeXForm, 6, 5, // SubReg_i16_lane
/*75419*/       OPC_EmitInteger, MVT::i32, 14, 
/*75422*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75425*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN16q), 0,
                    MVT::v8i16, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v8i16 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN16q:v8i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*75435*/     /*Scope*/ 44, /*->75480*/
/*75436*/       OPC_CheckChild0Type, MVT::v4i32,
/*75438*/       OPC_RecordChild1, // #1 = $lane
/*75439*/       OPC_MoveChild1,
/*75440*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75443*/       OPC_MoveParent,
/*75444*/       OPC_CheckType, MVT::v4i32,
/*75446*/       OPC_EmitConvertToTarget, 1,
/*75448*/       OPC_EmitNodeXForm, 7, 2, // DSubReg_i32_reg
/*75451*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*75459*/       OPC_EmitConvertToTarget, 1,
/*75461*/       OPC_EmitNodeXForm, 8, 5, // SubReg_i32_lane
/*75464*/       OPC_EmitInteger, MVT::i32, 14, 
/*75467*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75470*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32q), 0,
                    MVT::v4i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v4i32 QPR:v4i32:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32q:v4i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*75480*/     /*Scope*/ 50, /*->75531*/
/*75481*/       OPC_CheckChild0Type, MVT::v2f32,
/*75483*/       OPC_RecordChild1, // #1 = $lane
/*75484*/       OPC_MoveChild1,
/*75485*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75488*/       OPC_MoveParent,
/*75489*/       OPC_SwitchType /*2 cases */, 18, MVT::v2f32,// ->75510
/*75492*/         OPC_EmitConvertToTarget, 1,
/*75494*/         OPC_EmitInteger, MVT::i32, 14, 
/*75497*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75500*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32d), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN32d:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane)
/*75510*/       /*SwitchType*/ 18, MVT::v4f32,// ->75530
/*75512*/         OPC_EmitConvertToTarget, 1,
/*75514*/         OPC_EmitInteger, MVT::i32, 14, 
/*75517*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75520*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32q), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN32q:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane)
/*75530*/       0, // EndSwitchType
/*75531*/     /*Scope*/ 44, /*->75576*/
/*75532*/       OPC_CheckChild0Type, MVT::v4f32,
/*75534*/       OPC_RecordChild1, // #1 = $lane
/*75535*/       OPC_MoveChild1,
/*75536*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75539*/       OPC_MoveParent,
/*75540*/       OPC_CheckType, MVT::v4f32,
/*75542*/       OPC_EmitConvertToTarget, 1,
/*75544*/       OPC_EmitNodeXForm, 7, 2, // DSubReg_i32_reg
/*75547*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*75555*/       OPC_EmitConvertToTarget, 1,
/*75557*/       OPC_EmitNodeXForm, 8, 5, // SubReg_i32_lane
/*75560*/       OPC_EmitInteger, MVT::i32, 14, 
/*75563*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75566*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32q), 0,
                    MVT::v4f32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v4f32 QPR:v4f32:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32q:v4f32 (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*75576*/     0, /*End of Scope*/
/*75577*/   /*SwitchOpcode*/ 89, TARGET_VAL(ARMISD::VORRIMM),// ->75669
/*75580*/     OPC_RecordChild0, // #0 = $src
/*75581*/     OPC_RecordChild1, // #1 = $SIMM
/*75582*/     OPC_MoveChild1,
/*75583*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*75586*/     OPC_MoveParent,
/*75587*/     OPC_SwitchType /*4 cases */, 18, MVT::v4i16,// ->75608
/*75590*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75592*/       OPC_EmitInteger, MVT::i32, 14, 
/*75595*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75598*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VORRiv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
/*75608*/     /*SwitchType*/ 18, MVT::v2i32,// ->75628
/*75610*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75612*/       OPC_EmitInteger, MVT::i32, 14, 
/*75615*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75618*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VORRiv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
/*75628*/     /*SwitchType*/ 18, MVT::v8i16,// ->75648
/*75630*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75632*/       OPC_EmitInteger, MVT::i32, 14, 
/*75635*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75638*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VORRiv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
/*75648*/     /*SwitchType*/ 18, MVT::v4i32,// ->75668
/*75650*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75652*/       OPC_EmitInteger, MVT::i32, 14, 
/*75655*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75658*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VORRiv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
/*75668*/     0, // EndSwitchType
/*75669*/   /*SwitchOpcode*/ 89, TARGET_VAL(ARMISD::VBICIMM),// ->75761
/*75672*/     OPC_RecordChild0, // #0 = $src
/*75673*/     OPC_RecordChild1, // #1 = $SIMM
/*75674*/     OPC_MoveChild1,
/*75675*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*75678*/     OPC_MoveParent,
/*75679*/     OPC_SwitchType /*4 cases */, 18, MVT::v4i16,// ->75700
/*75682*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75684*/       OPC_EmitInteger, MVT::i32, 14, 
/*75687*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75690*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICiv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
/*75700*/     /*SwitchType*/ 18, MVT::v2i32,// ->75720
/*75702*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75704*/       OPC_EmitInteger, MVT::i32, 14, 
/*75707*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75710*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICiv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
/*75720*/     /*SwitchType*/ 18, MVT::v8i16,// ->75740
/*75722*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75724*/       OPC_EmitInteger, MVT::i32, 14, 
/*75727*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75730*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICiv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
/*75740*/     /*SwitchType*/ 18, MVT::v4i32,// ->75760
/*75742*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75744*/       OPC_EmitInteger, MVT::i32, 14, 
/*75747*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75750*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICiv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
/*75760*/     0, // EndSwitchType
/*75761*/   /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMVNIMM),// ->75848
/*75764*/     OPC_RecordChild0, // #0 = $SIMM
/*75765*/     OPC_MoveChild0,
/*75766*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*75769*/     OPC_MoveParent,
/*75770*/     OPC_SwitchType /*4 cases */, 17, MVT::v4i16,// ->75790
/*75773*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75775*/       OPC_EmitInteger, MVT::i32, 14, 
/*75778*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75781*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNv4i16), 0,
                    MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv4i16:v4i16 (timm:i32):$SIMM)
/*75790*/     /*SwitchType*/ 17, MVT::v8i16,// ->75809
/*75792*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75794*/       OPC_EmitInteger, MVT::i32, 14, 
/*75797*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75800*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNv8i16), 0,
                    MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv8i16:v8i16 (timm:i32):$SIMM)
/*75809*/     /*SwitchType*/ 17, MVT::v2i32,// ->75828
/*75811*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75813*/       OPC_EmitInteger, MVT::i32, 14, 
/*75816*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75819*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNv2i32), 0,
                    MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv2i32:v2i32 (timm:i32):$SIMM)
/*75828*/     /*SwitchType*/ 17, MVT::v4i32,// ->75847
/*75830*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75832*/       OPC_EmitInteger, MVT::i32, 14, 
/*75835*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75838*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNv4i32), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv4i32:v4i32 (timm:i32):$SIMM)
/*75847*/     0, // EndSwitchType
/*75848*/   /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ARMISD::VSHRs),// ->76037
/*75852*/     OPC_RecordChild0, // #0 = $Vm
/*75853*/     OPC_RecordChild1, // #1 = $SIMM
/*75854*/     OPC_MoveChild1,
/*75855*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75858*/     OPC_MoveParent,
/*75859*/     OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->75882
/*75862*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75864*/       OPC_EmitConvertToTarget, 1,
/*75866*/       OPC_EmitInteger, MVT::i32, 14, 
/*75869*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75872*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*75882*/     /*SwitchType*/ 20, MVT::v4i16,// ->75904
/*75884*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75886*/       OPC_EmitConvertToTarget, 1,
/*75888*/       OPC_EmitInteger, MVT::i32, 14, 
/*75891*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75894*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*75904*/     /*SwitchType*/ 20, MVT::v2i32,// ->75926
/*75906*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75908*/       OPC_EmitConvertToTarget, 1,
/*75910*/       OPC_EmitInteger, MVT::i32, 14, 
/*75913*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75916*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*75926*/     /*SwitchType*/ 20, MVT::v1i64,// ->75948
/*75928*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75930*/       OPC_EmitConvertToTarget, 1,
/*75932*/       OPC_EmitInteger, MVT::i32, 14, 
/*75935*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75938*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv1i64), 0,
                    MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*75948*/     /*SwitchType*/ 20, MVT::v16i8,// ->75970
/*75950*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75952*/       OPC_EmitConvertToTarget, 1,
/*75954*/       OPC_EmitInteger, MVT::i32, 14, 
/*75957*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75960*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*75970*/     /*SwitchType*/ 20, MVT::v8i16,// ->75992
/*75972*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75974*/       OPC_EmitConvertToTarget, 1,
/*75976*/       OPC_EmitInteger, MVT::i32, 14, 
/*75979*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75982*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*75992*/     /*SwitchType*/ 20, MVT::v4i32,// ->76014
/*75994*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75996*/       OPC_EmitConvertToTarget, 1,
/*75998*/       OPC_EmitInteger, MVT::i32, 14, 
/*76001*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76004*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*76014*/     /*SwitchType*/ 20, MVT::v2i64,// ->76036
/*76016*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76018*/       OPC_EmitConvertToTarget, 1,
/*76020*/       OPC_EmitInteger, MVT::i32, 14, 
/*76023*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76026*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv2i64), 0,
                    MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*76036*/     0, // EndSwitchType
/*76037*/   /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ARMISD::VSHRu),// ->76226
/*76041*/     OPC_RecordChild0, // #0 = $Vm
/*76042*/     OPC_RecordChild1, // #1 = $SIMM
/*76043*/     OPC_MoveChild1,
/*76044*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76047*/     OPC_MoveParent,
/*76048*/     OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->76071
/*76051*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76053*/       OPC_EmitConvertToTarget, 1,
/*76055*/       OPC_EmitInteger, MVT::i32, 14, 
/*76058*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76061*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*76071*/     /*SwitchType*/ 20, MVT::v4i16,// ->76093
/*76073*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76075*/       OPC_EmitConvertToTarget, 1,
/*76077*/       OPC_EmitInteger, MVT::i32, 14, 
/*76080*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76083*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*76093*/     /*SwitchType*/ 20, MVT::v2i32,// ->76115
/*76095*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76097*/       OPC_EmitConvertToTarget, 1,
/*76099*/       OPC_EmitInteger, MVT::i32, 14, 
/*76102*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76105*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*76115*/     /*SwitchType*/ 20, MVT::v1i64,// ->76137
/*76117*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76119*/       OPC_EmitConvertToTarget, 1,
/*76121*/       OPC_EmitInteger, MVT::i32, 14, 
/*76124*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76127*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv1i64), 0,
                    MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*76137*/     /*SwitchType*/ 20, MVT::v16i8,// ->76159
/*76139*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76141*/       OPC_EmitConvertToTarget, 1,
/*76143*/       OPC_EmitInteger, MVT::i32, 14, 
/*76146*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76149*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*76159*/     /*SwitchType*/ 20, MVT::v8i16,// ->76181
/*76161*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76163*/       OPC_EmitConvertToTarget, 1,
/*76165*/       OPC_EmitInteger, MVT::i32, 14, 
/*76168*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76171*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*76181*/     /*SwitchType*/ 20, MVT::v4i32,// ->76203
/*76183*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76185*/       OPC_EmitConvertToTarget, 1,
/*76187*/       OPC_EmitInteger, MVT::i32, 14, 
/*76190*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76193*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*76203*/     /*SwitchType*/ 20, MVT::v2i64,// ->76225
/*76205*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76207*/       OPC_EmitConvertToTarget, 1,
/*76209*/       OPC_EmitInteger, MVT::i32, 14, 
/*76212*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76215*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv2i64), 0,
                    MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*76225*/     0, // EndSwitchType
/*76226*/   /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ARMISD::VRSHRs),// ->76415
/*76230*/     OPC_RecordChild0, // #0 = $Vm
/*76231*/     OPC_RecordChild1, // #1 = $SIMM
/*76232*/     OPC_MoveChild1,
/*76233*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76236*/     OPC_MoveParent,
/*76237*/     OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->76260
/*76240*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76242*/       OPC_EmitConvertToTarget, 1,
/*76244*/       OPC_EmitInteger, MVT::i32, 14, 
/*76247*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76250*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*76260*/     /*SwitchType*/ 20, MVT::v4i16,// ->76282
/*76262*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76264*/       OPC_EmitConvertToTarget, 1,
/*76266*/       OPC_EmitInteger, MVT::i32, 14, 
/*76269*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76272*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*76282*/     /*SwitchType*/ 20, MVT::v2i32,// ->76304
/*76284*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76286*/       OPC_EmitConvertToTarget, 1,
/*76288*/       OPC_EmitInteger, MVT::i32, 14, 
/*76291*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76294*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*76304*/     /*SwitchType*/ 20, MVT::v1i64,// ->76326
/*76306*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76308*/       OPC_EmitConvertToTarget, 1,
/*76310*/       OPC_EmitInteger, MVT::i32, 14, 
/*76313*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76316*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv1i64), 0,
                    MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*76326*/     /*SwitchType*/ 20, MVT::v16i8,// ->76348
/*76328*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76330*/       OPC_EmitConvertToTarget, 1,
/*76332*/       OPC_EmitInteger, MVT::i32, 14, 
/*76335*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76338*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*76348*/     /*SwitchType*/ 20, MVT::v8i16,// ->76370
/*76350*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76352*/       OPC_EmitConvertToTarget, 1,
/*76354*/       OPC_EmitInteger, MVT::i32, 14, 
/*76357*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76360*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*76370*/     /*SwitchType*/ 20, MVT::v4i32,// ->76392
/*76372*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76374*/       OPC_EmitConvertToTarget, 1,
/*76376*/       OPC_EmitInteger, MVT::i32, 14, 
/*76379*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76382*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*76392*/     /*SwitchType*/ 20, MVT::v2i64,// ->76414
/*76394*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76396*/       OPC_EmitConvertToTarget, 1,
/*76398*/       OPC_EmitInteger, MVT::i32, 14, 
/*76401*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76404*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv2i64), 0,
                    MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*76414*/     0, // EndSwitchType
/*76415*/   /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ARMISD::VRSHRu),// ->76604
/*76419*/     OPC_RecordChild0, // #0 = $Vm
/*76420*/     OPC_RecordChild1, // #1 = $SIMM
/*76421*/     OPC_MoveChild1,
/*76422*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76425*/     OPC_MoveParent,
/*76426*/     OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->76449
/*76429*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76431*/       OPC_EmitConvertToTarget, 1,
/*76433*/       OPC_EmitInteger, MVT::i32, 14, 
/*76436*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76439*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*76449*/     /*SwitchType*/ 20, MVT::v4i16,// ->76471
/*76451*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76453*/       OPC_EmitConvertToTarget, 1,
/*76455*/       OPC_EmitInteger, MVT::i32, 14, 
/*76458*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76461*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*76471*/     /*SwitchType*/ 20, MVT::v2i32,// ->76493
/*76473*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76475*/       OPC_EmitConvertToTarget, 1,
/*76477*/       OPC_EmitInteger, MVT::i32, 14, 
/*76480*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76483*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*76493*/     /*SwitchType*/ 20, MVT::v1i64,// ->76515
/*76495*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76497*/       OPC_EmitConvertToTarget, 1,
/*76499*/       OPC_EmitInteger, MVT::i32, 14, 
/*76502*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76505*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv1i64), 0,
                    MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*76515*/     /*SwitchType*/ 20, MVT::v16i8,// ->76537
/*76517*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76519*/       OPC_EmitConvertToTarget, 1,
/*76521*/       OPC_EmitInteger, MVT::i32, 14, 
/*76524*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76527*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*76537*/     /*SwitchType*/ 20, MVT::v8i16,// ->76559
/*76539*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76541*/       OPC_EmitConvertToTarget, 1,
/*76543*/       OPC_EmitInteger, MVT::i32, 14, 
/*76546*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76549*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*76559*/     /*SwitchType*/ 20, MVT::v4i32,// ->76581
/*76561*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76563*/       OPC_EmitConvertToTarget, 1,
/*76565*/       OPC_EmitInteger, MVT::i32, 14, 
/*76568*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76571*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*76581*/     /*SwitchType*/ 20, MVT::v2i64,// ->76603
/*76583*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76585*/       OPC_EmitConvertToTarget, 1,
/*76587*/       OPC_EmitInteger, MVT::i32, 14, 
/*76590*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76593*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv2i64), 0,
                    MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*76603*/     0, // EndSwitchType
/*76604*/   /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ARMISD::VQSHLs),// ->76793
/*76608*/     OPC_RecordChild0, // #0 = $Vm
/*76609*/     OPC_RecordChild1, // #1 = $SIMM
/*76610*/     OPC_MoveChild1,
/*76611*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76614*/     OPC_MoveParent,
/*76615*/     OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->76638
/*76618*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76620*/       OPC_EmitConvertToTarget, 1,
/*76622*/       OPC_EmitInteger, MVT::i32, 14, 
/*76625*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76628*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*76638*/     /*SwitchType*/ 20, MVT::v4i16,// ->76660
/*76640*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76642*/       OPC_EmitConvertToTarget, 1,
/*76644*/       OPC_EmitInteger, MVT::i32, 14, 
/*76647*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76650*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*76660*/     /*SwitchType*/ 20, MVT::v2i32,// ->76682
/*76662*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76664*/       OPC_EmitConvertToTarget, 1,
/*76666*/       OPC_EmitInteger, MVT::i32, 14, 
/*76669*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76672*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*76682*/     /*SwitchType*/ 20, MVT::v1i64,// ->76704
/*76684*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76686*/       OPC_EmitConvertToTarget, 1,
/*76688*/       OPC_EmitInteger, MVT::i32, 14, 
/*76691*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76694*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv1i64), 0,
                    MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*76704*/     /*SwitchType*/ 20, MVT::v16i8,// ->76726
/*76706*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76708*/       OPC_EmitConvertToTarget, 1,
/*76710*/       OPC_EmitInteger, MVT::i32, 14, 
/*76713*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76716*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*76726*/     /*SwitchType*/ 20, MVT::v8i16,// ->76748
/*76728*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76730*/       OPC_EmitConvertToTarget, 1,
/*76732*/       OPC_EmitInteger, MVT::i32, 14, 
/*76735*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76738*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*76748*/     /*SwitchType*/ 20, MVT::v4i32,// ->76770
/*76750*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76752*/       OPC_EmitConvertToTarget, 1,
/*76754*/       OPC_EmitInteger, MVT::i32, 14, 
/*76757*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76760*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*76770*/     /*SwitchType*/ 20, MVT::v2i64,// ->76792
/*76772*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76774*/       OPC_EmitConvertToTarget, 1,
/*76776*/       OPC_EmitInteger, MVT::i32, 14, 
/*76779*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76782*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv2i64), 0,
                    MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*76792*/     0, // EndSwitchType
/*76793*/   /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ARMISD::VQSHLu),// ->76982
/*76797*/     OPC_RecordChild0, // #0 = $Vm
/*76798*/     OPC_RecordChild1, // #1 = $SIMM
/*76799*/     OPC_MoveChild1,
/*76800*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76803*/     OPC_MoveParent,
/*76804*/     OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->76827
/*76807*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76809*/       OPC_EmitConvertToTarget, 1,
/*76811*/       OPC_EmitInteger, MVT::i32, 14, 
/*76814*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76817*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*76827*/     /*SwitchType*/ 20, MVT::v4i16,// ->76849
/*76829*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76831*/       OPC_EmitConvertToTarget, 1,
/*76833*/       OPC_EmitInteger, MVT::i32, 14, 
/*76836*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76839*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*76849*/     /*SwitchType*/ 20, MVT::v2i32,// ->76871
/*76851*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76853*/       OPC_EmitConvertToTarget, 1,
/*76855*/       OPC_EmitInteger, MVT::i32, 14, 
/*76858*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76861*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*76871*/     /*SwitchType*/ 20, MVT::v1i64,// ->76893
/*76873*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76875*/       OPC_EmitConvertToTarget, 1,
/*76877*/       OPC_EmitInteger, MVT::i32, 14, 
/*76880*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76883*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv1i64), 0,
                    MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*76893*/     /*SwitchType*/ 20, MVT::v16i8,// ->76915
/*76895*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76897*/       OPC_EmitConvertToTarget, 1,
/*76899*/       OPC_EmitInteger, MVT::i32, 14, 
/*76902*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76905*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*76915*/     /*SwitchType*/ 20, MVT::v8i16,// ->76937
/*76917*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76919*/       OPC_EmitConvertToTarget, 1,
/*76921*/       OPC_EmitInteger, MVT::i32, 14, 
/*76924*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76927*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*76937*/     /*SwitchType*/ 20, MVT::v4i32,// ->76959
/*76939*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76941*/       OPC_EmitConvertToTarget, 1,
/*76943*/       OPC_EmitInteger, MVT::i32, 14, 
/*76946*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76949*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*76959*/     /*SwitchType*/ 20, MVT::v2i64,// ->76981
/*76961*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76963*/       OPC_EmitConvertToTarget, 1,
/*76965*/       OPC_EmitInteger, MVT::i32, 14, 
/*76968*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76971*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv2i64), 0,
                    MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*76981*/     0, // EndSwitchType
/*76982*/   /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ARMISD::VQSHLsu),// ->77171
/*76986*/     OPC_RecordChild0, // #0 = $Vm
/*76987*/     OPC_RecordChild1, // #1 = $SIMM
/*76988*/     OPC_MoveChild1,
/*76989*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76992*/     OPC_MoveParent,
/*76993*/     OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->77016
/*76996*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76998*/       OPC_EmitConvertToTarget, 1,
/*77000*/       OPC_EmitInteger, MVT::i32, 14, 
/*77003*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77006*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*77016*/     /*SwitchType*/ 20, MVT::v4i16,// ->77038
/*77018*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77020*/       OPC_EmitConvertToTarget, 1,
/*77022*/       OPC_EmitInteger, MVT::i32, 14, 
/*77025*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77028*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*77038*/     /*SwitchType*/ 20, MVT::v2i32,// ->77060
/*77040*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77042*/       OPC_EmitConvertToTarget, 1,
/*77044*/       OPC_EmitInteger, MVT::i32, 14, 
/*77047*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77050*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*77060*/     /*SwitchType*/ 20, MVT::v1i64,// ->77082
/*77062*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77064*/       OPC_EmitConvertToTarget, 1,
/*77066*/       OPC_EmitInteger, MVT::i32, 14, 
/*77069*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77072*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv1i64), 0,
                    MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*77082*/     /*SwitchType*/ 20, MVT::v16i8,// ->77104
/*77084*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77086*/       OPC_EmitConvertToTarget, 1,
/*77088*/       OPC_EmitInteger, MVT::i32, 14, 
/*77091*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77094*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*77104*/     /*SwitchType*/ 20, MVT::v8i16,// ->77126
/*77106*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77108*/       OPC_EmitConvertToTarget, 1,
/*77110*/       OPC_EmitInteger, MVT::i32, 14, 
/*77113*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77116*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*77126*/     /*SwitchType*/ 20, MVT::v4i32,// ->77148
/*77128*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77130*/       OPC_EmitConvertToTarget, 1,
/*77132*/       OPC_EmitInteger, MVT::i32, 14, 
/*77135*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77138*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*77148*/     /*SwitchType*/ 20, MVT::v2i64,// ->77170
/*77150*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77152*/       OPC_EmitConvertToTarget, 1,
/*77154*/       OPC_EmitInteger, MVT::i32, 14, 
/*77157*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77160*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv2i64), 0,
                    MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*77170*/     0, // EndSwitchType
/*77171*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VSLI),// ->77369
/*77175*/     OPC_RecordChild0, // #0 = $src1
/*77176*/     OPC_RecordChild1, // #1 = $Vm
/*77177*/     OPC_RecordChild2, // #2 = $SIMM
/*77178*/     OPC_MoveChild2,
/*77179*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77182*/     OPC_MoveParent,
/*77183*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->77207
/*77186*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77188*/       OPC_EmitConvertToTarget, 2,
/*77190*/       OPC_EmitInteger, MVT::i32, 14, 
/*77193*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77196*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv8i8), 0,
                    MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*77207*/     /*SwitchType*/ 21, MVT::v4i16,// ->77230
/*77209*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77211*/       OPC_EmitConvertToTarget, 2,
/*77213*/       OPC_EmitInteger, MVT::i32, 14, 
/*77216*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77219*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv4i16), 0,
                    MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*77230*/     /*SwitchType*/ 21, MVT::v2i32,// ->77253
/*77232*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77234*/       OPC_EmitConvertToTarget, 2,
/*77236*/       OPC_EmitInteger, MVT::i32, 14, 
/*77239*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77242*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv2i32), 0,
                    MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*77253*/     /*SwitchType*/ 21, MVT::v1i64,// ->77276
/*77255*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77257*/       OPC_EmitConvertToTarget, 2,
/*77259*/       OPC_EmitInteger, MVT::i32, 14, 
/*77262*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77265*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv1i64), 0,
                    MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*77276*/     /*SwitchType*/ 21, MVT::v16i8,// ->77299
/*77278*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77280*/       OPC_EmitConvertToTarget, 2,
/*77282*/       OPC_EmitInteger, MVT::i32, 14, 
/*77285*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77288*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv16i8), 0,
                    MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*77299*/     /*SwitchType*/ 21, MVT::v8i16,// ->77322
/*77301*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77303*/       OPC_EmitConvertToTarget, 2,
/*77305*/       OPC_EmitInteger, MVT::i32, 14, 
/*77308*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77311*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv8i16), 0,
                    MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*77322*/     /*SwitchType*/ 21, MVT::v4i32,// ->77345
/*77324*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77326*/       OPC_EmitConvertToTarget, 2,
/*77328*/       OPC_EmitInteger, MVT::i32, 14, 
/*77331*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77334*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv4i32), 0,
                    MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*77345*/     /*SwitchType*/ 21, MVT::v2i64,// ->77368
/*77347*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77349*/       OPC_EmitConvertToTarget, 2,
/*77351*/       OPC_EmitInteger, MVT::i32, 14, 
/*77354*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77357*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv2i64), 0,
                    MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*77368*/     0, // EndSwitchType
/*77369*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VSRI),// ->77567
/*77373*/     OPC_RecordChild0, // #0 = $src1
/*77374*/     OPC_RecordChild1, // #1 = $Vm
/*77375*/     OPC_RecordChild2, // #2 = $SIMM
/*77376*/     OPC_MoveChild2,
/*77377*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77380*/     OPC_MoveParent,
/*77381*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->77405
/*77384*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77386*/       OPC_EmitConvertToTarget, 2,
/*77388*/       OPC_EmitInteger, MVT::i32, 14, 
/*77391*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77394*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv8i8), 0,
                    MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*77405*/     /*SwitchType*/ 21, MVT::v4i16,// ->77428
/*77407*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77409*/       OPC_EmitConvertToTarget, 2,
/*77411*/       OPC_EmitInteger, MVT::i32, 14, 
/*77414*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77417*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv4i16), 0,
                    MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*77428*/     /*SwitchType*/ 21, MVT::v2i32,// ->77451
/*77430*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77432*/       OPC_EmitConvertToTarget, 2,
/*77434*/       OPC_EmitInteger, MVT::i32, 14, 
/*77437*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77440*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv2i32), 0,
                    MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*77451*/     /*SwitchType*/ 21, MVT::v1i64,// ->77474
/*77453*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77455*/       OPC_EmitConvertToTarget, 2,
/*77457*/       OPC_EmitInteger, MVT::i32, 14, 
/*77460*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77463*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv1i64), 0,
                    MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*77474*/     /*SwitchType*/ 21, MVT::v16i8,// ->77497
/*77476*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77478*/       OPC_EmitConvertToTarget, 2,
/*77480*/       OPC_EmitInteger, MVT::i32, 14, 
/*77483*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77486*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv16i8), 0,
                    MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*77497*/     /*SwitchType*/ 21, MVT::v8i16,// ->77520
/*77499*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77501*/       OPC_EmitConvertToTarget, 2,
/*77503*/       OPC_EmitInteger, MVT::i32, 14, 
/*77506*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77509*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv8i16), 0,
                    MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*77520*/     /*SwitchType*/ 21, MVT::v4i32,// ->77543
/*77522*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77524*/       OPC_EmitConvertToTarget, 2,
/*77526*/       OPC_EmitInteger, MVT::i32, 14, 
/*77529*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77532*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv4i32), 0,
                    MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*77543*/     /*SwitchType*/ 21, MVT::v2i64,// ->77566
/*77545*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77547*/       OPC_EmitConvertToTarget, 2,
/*77549*/       OPC_EmitInteger, MVT::i32, 14, 
/*77552*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77555*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv2i64), 0,
                    MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*77566*/     0, // EndSwitchType
/*77567*/   /*SwitchOpcode*/ 5|128,1/*133*/, TARGET_VAL(ISD::EXTRACT_SUBVECTOR),// ->77704
/*77571*/     OPC_RecordChild0, // #0 = $src
/*77572*/     OPC_Scope, 25, /*->77599*/ // 5 children in Scope
/*77574*/       OPC_CheckChild0Type, MVT::v16i8,
/*77576*/       OPC_RecordChild1, // #1 = $start
/*77577*/       OPC_MoveChild1,
/*77578*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77581*/       OPC_CheckType, MVT::i32,
/*77583*/       OPC_MoveParent,
/*77584*/       OPC_CheckType, MVT::v8i8,
/*77586*/       OPC_EmitConvertToTarget, 1,
/*77588*/       OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*77591*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v8i8, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v8i8 QPR:v16i8:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$start))
/*77599*/     /*Scope*/ 25, /*->77625*/
/*77600*/       OPC_CheckChild0Type, MVT::v8i16,
/*77602*/       OPC_RecordChild1, // #1 = $start
/*77603*/       OPC_MoveChild1,
/*77604*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77607*/       OPC_CheckType, MVT::i32,
/*77609*/       OPC_MoveParent,
/*77610*/       OPC_CheckType, MVT::v4i16,
/*77612*/       OPC_EmitConvertToTarget, 1,
/*77614*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i16_reg
/*77617*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v4i16, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v4i16 QPR:v8i16:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$start))
/*77625*/     /*Scope*/ 25, /*->77651*/
/*77626*/       OPC_CheckChild0Type, MVT::v4i32,
/*77628*/       OPC_RecordChild1, // #1 = $start
/*77629*/       OPC_MoveChild1,
/*77630*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77633*/       OPC_CheckType, MVT::i32,
/*77635*/       OPC_MoveParent,
/*77636*/       OPC_CheckType, MVT::v2i32,
/*77638*/       OPC_EmitConvertToTarget, 1,
/*77640*/       OPC_EmitNodeXForm, 7, 2, // DSubReg_i32_reg
/*77643*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v2i32, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v2i32 QPR:v4i32:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*77651*/     /*Scope*/ 25, /*->77677*/
/*77652*/       OPC_CheckChild0Type, MVT::v2i64,
/*77654*/       OPC_RecordChild1, // #1 = $start
/*77655*/       OPC_MoveChild1,
/*77656*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77659*/       OPC_CheckType, MVT::i32,
/*77661*/       OPC_MoveParent,
/*77662*/       OPC_CheckType, MVT::v1i64,
/*77664*/       OPC_EmitConvertToTarget, 1,
/*77666*/       OPC_EmitNodeXForm, 16, 2, // DSubReg_f64_reg
/*77669*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v1i64, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v1i64 QPR:v2i64:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v1i64 QPR:v2i64:$src, (DSubReg_f64_reg:i32 (imm:i32):$start))
/*77677*/     /*Scope*/ 25, /*->77703*/
/*77678*/       OPC_CheckChild0Type, MVT::v4f32,
/*77680*/       OPC_RecordChild1, // #1 = $start
/*77681*/       OPC_MoveChild1,
/*77682*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77685*/       OPC_CheckType, MVT::i32,
/*77687*/       OPC_MoveParent,
/*77688*/       OPC_CheckType, MVT::v2f32,
/*77690*/       OPC_EmitConvertToTarget, 1,
/*77692*/       OPC_EmitNodeXForm, 7, 2, // DSubReg_i32_reg
/*77695*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v2f32, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v2f32 QPR:v4f32:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*77703*/     0, /*End of Scope*/
/*77704*/   /*SwitchOpcode*/ 85|128,1/*213*/, TARGET_VAL(ARMISD::VEXT),// ->77921
/*77708*/     OPC_RecordChild0, // #0 = $Vn
/*77709*/     OPC_RecordChild1, // #1 = $Vm
/*77710*/     OPC_RecordChild2, // #2 = $index
/*77711*/     OPC_MoveChild2,
/*77712*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77715*/     OPC_MoveParent,
/*77716*/     OPC_SwitchType /*9 cases */, 21, MVT::v8i8,// ->77740
/*77719*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77721*/       OPC_EmitConvertToTarget, 2,
/*77723*/       OPC_EmitInteger, MVT::i32, 14, 
/*77726*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77729*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTd8), 0,
                    MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index)
/*77740*/     /*SwitchType*/ 21, MVT::v4i16,// ->77763
/*77742*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77744*/       OPC_EmitConvertToTarget, 2,
/*77746*/       OPC_EmitInteger, MVT::i32, 14, 
/*77749*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77752*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTd16), 0,
                    MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index)
/*77763*/     /*SwitchType*/ 21, MVT::v2i32,// ->77786
/*77765*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77767*/       OPC_EmitConvertToTarget, 2,
/*77769*/       OPC_EmitInteger, MVT::i32, 14, 
/*77772*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77775*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTd32), 0,
                    MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index)
/*77786*/     /*SwitchType*/ 21, MVT::v16i8,// ->77809
/*77788*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77790*/       OPC_EmitConvertToTarget, 2,
/*77792*/       OPC_EmitInteger, MVT::i32, 14, 
/*77795*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77798*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTq8), 0,
                    MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index)
/*77809*/     /*SwitchType*/ 21, MVT::v8i16,// ->77832
/*77811*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77813*/       OPC_EmitConvertToTarget, 2,
/*77815*/       OPC_EmitInteger, MVT::i32, 14, 
/*77818*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77821*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTq16), 0,
                    MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index)
/*77832*/     /*SwitchType*/ 21, MVT::v4i32,// ->77855
/*77834*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77836*/       OPC_EmitConvertToTarget, 2,
/*77838*/       OPC_EmitInteger, MVT::i32, 14, 
/*77841*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77844*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTq32), 0,
                    MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index)
/*77855*/     /*SwitchType*/ 21, MVT::v2i64,// ->77878
/*77857*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77859*/       OPC_EmitConvertToTarget, 2,
/*77861*/       OPC_EmitInteger, MVT::i32, 14, 
/*77864*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77867*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTq64), 0,
                    MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index)
/*77878*/     /*SwitchType*/ 19, MVT::v2f32,// ->77899
/*77880*/       OPC_EmitConvertToTarget, 2,
/*77882*/       OPC_EmitInteger, MVT::i32, 14, 
/*77885*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77888*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTd32), 0,
                    MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd32:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index)
/*77899*/     /*SwitchType*/ 19, MVT::v4f32,// ->77920
/*77901*/       OPC_EmitConvertToTarget, 2,
/*77903*/       OPC_EmitInteger, MVT::i32, 14, 
/*77906*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77909*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTq32), 0,
                    MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq32:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index)
/*77920*/     0, // EndSwitchType
/*77921*/   /*SwitchOpcode*/ 113|128,1/*241*/, TARGET_VAL(ARMISD::VCEQ),// ->78166
/*77925*/     OPC_RecordChild0, // #0 = $Vn
/*77926*/     OPC_SwitchType /*6 cases */, 21, MVT::v8i8,// ->77950
/*77929*/       OPC_CheckChild0Type, MVT::v8i8,
/*77931*/       OPC_RecordChild1, // #1 = $Vm
/*77932*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77934*/       OPC_EmitInteger, MVT::i32, 14, 
/*77937*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77940*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCEQv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*77950*/     /*SwitchType*/ 46, MVT::v4i16,// ->77998
/*77952*/       OPC_Scope, 21, /*->77975*/ // 2 children in Scope
/*77954*/         OPC_CheckChild0Type, MVT::v4i16,
/*77956*/         OPC_RecordChild1, // #1 = $Vm
/*77957*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77959*/         OPC_EmitInteger, MVT::i32, 14, 
/*77962*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77965*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCEQv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*77975*/       /*Scope*/ 21, /*->77997*/
/*77976*/         OPC_CheckChild0Type, MVT::v4f16,
/*77978*/         OPC_RecordChild1, // #1 = $Vm
/*77979*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*77981*/         OPC_EmitInteger, MVT::i32, 14, 
/*77984*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77987*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQhd), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCEQhd:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*77997*/       0, /*End of Scope*/
/*77998*/     /*SwitchType*/ 46, MVT::v2i32,// ->78046
/*78000*/       OPC_Scope, 21, /*->78023*/ // 2 children in Scope
/*78002*/         OPC_CheckChild0Type, MVT::v2i32,
/*78004*/         OPC_RecordChild1, // #1 = $Vm
/*78005*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78007*/         OPC_EmitInteger, MVT::i32, 14, 
/*78010*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78013*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCEQv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*78023*/       /*Scope*/ 21, /*->78045*/
/*78024*/         OPC_CheckChild0Type, MVT::v2f32,
/*78026*/         OPC_RecordChild1, // #1 = $Vm
/*78027*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78029*/         OPC_EmitInteger, MVT::i32, 14, 
/*78032*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78035*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQfd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCEQfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*78045*/       0, /*End of Scope*/
/*78046*/     /*SwitchType*/ 21, MVT::v16i8,// ->78069
/*78048*/       OPC_CheckChild0Type, MVT::v16i8,
/*78050*/       OPC_RecordChild1, // #1 = $Vm
/*78051*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78053*/       OPC_EmitInteger, MVT::i32, 14, 
/*78056*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78059*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCEQv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*78069*/     /*SwitchType*/ 46, MVT::v8i16,// ->78117
/*78071*/       OPC_Scope, 21, /*->78094*/ // 2 children in Scope
/*78073*/         OPC_CheckChild0Type, MVT::v8i16,
/*78075*/         OPC_RecordChild1, // #1 = $Vm
/*78076*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78078*/         OPC_EmitInteger, MVT::i32, 14, 
/*78081*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78084*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCEQv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*78094*/       /*Scope*/ 21, /*->78116*/
/*78095*/         OPC_CheckChild0Type, MVT::v8f16,
/*78097*/         OPC_RecordChild1, // #1 = $Vm
/*78098*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*78100*/         OPC_EmitInteger, MVT::i32, 14, 
/*78103*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78106*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQhq), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCEQhq:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*78116*/       0, /*End of Scope*/
/*78117*/     /*SwitchType*/ 46, MVT::v4i32,// ->78165
/*78119*/       OPC_Scope, 21, /*->78142*/ // 2 children in Scope
/*78121*/         OPC_CheckChild0Type, MVT::v4i32,
/*78123*/         OPC_RecordChild1, // #1 = $Vm
/*78124*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78126*/         OPC_EmitInteger, MVT::i32, 14, 
/*78129*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78132*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCEQv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*78142*/       /*Scope*/ 21, /*->78164*/
/*78143*/         OPC_CheckChild0Type, MVT::v4f32,
/*78145*/         OPC_RecordChild1, // #1 = $Vm
/*78146*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78148*/         OPC_EmitInteger, MVT::i32, 14, 
/*78151*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78154*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQfq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCEQfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*78164*/       0, /*End of Scope*/
/*78165*/     0, // EndSwitchType
/*78166*/   /*SwitchOpcode*/ 93|128,1/*221*/, TARGET_VAL(ARMISD::VCEQZ),// ->78391
/*78170*/     OPC_RecordChild0, // #0 = $Vm
/*78171*/     OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->78193
/*78174*/       OPC_CheckChild0Type, MVT::v8i8,
/*78176*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78178*/       OPC_EmitInteger, MVT::i32, 14, 
/*78181*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78184*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv8i8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCEQzv8i8:v8i8 DPR:v8i8:$Vm)
/*78193*/     /*SwitchType*/ 42, MVT::v4i16,// ->78237
/*78195*/       OPC_Scope, 19, /*->78216*/ // 2 children in Scope
/*78197*/         OPC_CheckChild0Type, MVT::v4i16,
/*78199*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78201*/         OPC_EmitInteger, MVT::i32, 14, 
/*78204*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78207*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCEQzv4i16:v4i16 DPR:v4i16:$Vm)
/*78216*/       /*Scope*/ 19, /*->78236*/
/*78217*/         OPC_CheckChild0Type, MVT::v4f16,
/*78219*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*78221*/         OPC_EmitInteger, MVT::i32, 14, 
/*78224*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78227*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv4f16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCEQzv4f16:v4i16 DPR:v4f16:$Vm)
/*78236*/       0, /*End of Scope*/
/*78237*/     /*SwitchType*/ 42, MVT::v2i32,// ->78281
/*78239*/       OPC_Scope, 19, /*->78260*/ // 2 children in Scope
/*78241*/         OPC_CheckChild0Type, MVT::v2i32,
/*78243*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78245*/         OPC_EmitInteger, MVT::i32, 14, 
/*78248*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78251*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv2i32:v2i32 DPR:v2i32:$Vm)
/*78260*/       /*Scope*/ 19, /*->78280*/
/*78261*/         OPC_CheckChild0Type, MVT::v2f32,
/*78263*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78265*/         OPC_EmitInteger, MVT::i32, 14, 
/*78268*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78271*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv2f32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv2f32:v2i32 DPR:v2f32:$Vm)
/*78280*/       0, /*End of Scope*/
/*78281*/     /*SwitchType*/ 19, MVT::v16i8,// ->78302
/*78283*/       OPC_CheckChild0Type, MVT::v16i8,
/*78285*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78287*/       OPC_EmitInteger, MVT::i32, 14, 
/*78290*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78293*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv16i8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCEQzv16i8:v16i8 QPR:v16i8:$Vm)
/*78302*/     /*SwitchType*/ 42, MVT::v8i16,// ->78346
/*78304*/       OPC_Scope, 19, /*->78325*/ // 2 children in Scope
/*78306*/         OPC_CheckChild0Type, MVT::v8i16,
/*78308*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78310*/         OPC_EmitInteger, MVT::i32, 14, 
/*78313*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78316*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCEQzv8i16:v8i16 QPR:v8i16:$Vm)
/*78325*/       /*Scope*/ 19, /*->78345*/
/*78326*/         OPC_CheckChild0Type, MVT::v8f16,
/*78328*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*78330*/         OPC_EmitInteger, MVT::i32, 14, 
/*78333*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78336*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv8f16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCEQzv8f16:v8i16 QPR:v8f16:$Vm)
/*78345*/       0, /*End of Scope*/
/*78346*/     /*SwitchType*/ 42, MVT::v4i32,// ->78390
/*78348*/       OPC_Scope, 19, /*->78369*/ // 2 children in Scope
/*78350*/         OPC_CheckChild0Type, MVT::v4i32,
/*78352*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78354*/         OPC_EmitInteger, MVT::i32, 14, 
/*78357*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78360*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv4i32:v4i32 QPR:v4i32:$Vm)
/*78369*/       /*Scope*/ 19, /*->78389*/
/*78370*/         OPC_CheckChild0Type, MVT::v4f32,
/*78372*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78374*/         OPC_EmitInteger, MVT::i32, 14, 
/*78377*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78380*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv4f32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv4f32:v4i32 QPR:v4f32:$Vm)
/*78389*/       0, /*End of Scope*/
/*78390*/     0, // EndSwitchType
/*78391*/   /*SwitchOpcode*/ 113|128,1/*241*/, TARGET_VAL(ARMISD::VCGE),// ->78636
/*78395*/     OPC_RecordChild0, // #0 = $Vn
/*78396*/     OPC_SwitchType /*6 cases */, 21, MVT::v8i8,// ->78420
/*78399*/       OPC_CheckChild0Type, MVT::v8i8,
/*78401*/       OPC_RecordChild1, // #1 = $Vm
/*78402*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78404*/       OPC_EmitInteger, MVT::i32, 14, 
/*78407*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78410*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGEsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*78420*/     /*SwitchType*/ 46, MVT::v4i16,// ->78468
/*78422*/       OPC_Scope, 21, /*->78445*/ // 2 children in Scope
/*78424*/         OPC_CheckChild0Type, MVT::v4i16,
/*78426*/         OPC_RecordChild1, // #1 = $Vm
/*78427*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78429*/         OPC_EmitInteger, MVT::i32, 14, 
/*78432*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78435*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCGEsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*78445*/       /*Scope*/ 21, /*->78467*/
/*78446*/         OPC_CheckChild0Type, MVT::v4f16,
/*78448*/         OPC_RecordChild1, // #1 = $Vm
/*78449*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*78451*/         OPC_EmitInteger, MVT::i32, 14, 
/*78454*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78457*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEhd), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCGEhd:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*78467*/       0, /*End of Scope*/
/*78468*/     /*SwitchType*/ 46, MVT::v2i32,// ->78516
/*78470*/       OPC_Scope, 21, /*->78493*/ // 2 children in Scope
/*78472*/         OPC_CheckChild0Type, MVT::v2i32,
/*78474*/         OPC_RecordChild1, // #1 = $Vm
/*78475*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78477*/         OPC_EmitInteger, MVT::i32, 14, 
/*78480*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78483*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGEsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*78493*/       /*Scope*/ 21, /*->78515*/
/*78494*/         OPC_CheckChild0Type, MVT::v2f32,
/*78496*/         OPC_RecordChild1, // #1 = $Vm
/*78497*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78499*/         OPC_EmitInteger, MVT::i32, 14, 
/*78502*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78505*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEfd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGEfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*78515*/       0, /*End of Scope*/
/*78516*/     /*SwitchType*/ 21, MVT::v16i8,// ->78539
/*78518*/       OPC_CheckChild0Type, MVT::v16i8,
/*78520*/       OPC_RecordChild1, // #1 = $Vm
/*78521*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78523*/       OPC_EmitInteger, MVT::i32, 14, 
/*78526*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78529*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEsv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGEsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*78539*/     /*SwitchType*/ 46, MVT::v8i16,// ->78587
/*78541*/       OPC_Scope, 21, /*->78564*/ // 2 children in Scope
/*78543*/         OPC_CheckChild0Type, MVT::v8i16,
/*78545*/         OPC_RecordChild1, // #1 = $Vm
/*78546*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78548*/         OPC_EmitInteger, MVT::i32, 14, 
/*78551*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78554*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCGEsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*78564*/       /*Scope*/ 21, /*->78586*/
/*78565*/         OPC_CheckChild0Type, MVT::v8f16,
/*78567*/         OPC_RecordChild1, // #1 = $Vm
/*78568*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*78570*/         OPC_EmitInteger, MVT::i32, 14, 
/*78573*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78576*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEhq), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCGEhq:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*78586*/       0, /*End of Scope*/
/*78587*/     /*SwitchType*/ 46, MVT::v4i32,// ->78635
/*78589*/       OPC_Scope, 21, /*->78612*/ // 2 children in Scope
/*78591*/         OPC_CheckChild0Type, MVT::v4i32,
/*78593*/         OPC_RecordChild1, // #1 = $Vm
/*78594*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78596*/         OPC_EmitInteger, MVT::i32, 14, 
/*78599*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78602*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGEsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*78612*/       /*Scope*/ 21, /*->78634*/
/*78613*/         OPC_CheckChild0Type, MVT::v4f32,
/*78615*/         OPC_RecordChild1, // #1 = $Vm
/*78616*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78618*/         OPC_EmitInteger, MVT::i32, 14, 
/*78621*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78624*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEfq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGEfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*78634*/       0, /*End of Scope*/
/*78635*/     0, // EndSwitchType
/*78636*/   /*SwitchOpcode*/ 13|128,1/*141*/, TARGET_VAL(ARMISD::VCGEU),// ->78781
/*78640*/     OPC_RecordChild0, // #0 = $Vn
/*78641*/     OPC_SwitchType /*6 cases */, 21, MVT::v8i8,// ->78665
/*78644*/       OPC_CheckChild0Type, MVT::v8i8,
/*78646*/       OPC_RecordChild1, // #1 = $Vm
/*78647*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78649*/       OPC_EmitInteger, MVT::i32, 14, 
/*78652*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78655*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGEuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*78665*/     /*SwitchType*/ 21, MVT::v4i16,// ->78688
/*78667*/       OPC_CheckChild0Type, MVT::v4i16,
/*78669*/       OPC_RecordChild1, // #1 = $Vm
/*78670*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78672*/       OPC_EmitInteger, MVT::i32, 14, 
/*78675*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78678*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGEuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*78688*/     /*SwitchType*/ 21, MVT::v2i32,// ->78711
/*78690*/       OPC_CheckChild0Type, MVT::v2i32,
/*78692*/       OPC_RecordChild1, // #1 = $Vm
/*78693*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78695*/       OPC_EmitInteger, MVT::i32, 14, 
/*78698*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78701*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGEuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*78711*/     /*SwitchType*/ 21, MVT::v16i8,// ->78734
/*78713*/       OPC_CheckChild0Type, MVT::v16i8,
/*78715*/       OPC_RecordChild1, // #1 = $Vm
/*78716*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78718*/       OPC_EmitInteger, MVT::i32, 14, 
/*78721*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78724*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEuv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGEuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*78734*/     /*SwitchType*/ 21, MVT::v8i16,// ->78757
/*78736*/       OPC_CheckChild0Type, MVT::v8i16,
/*78738*/       OPC_RecordChild1, // #1 = $Vm
/*78739*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78741*/       OPC_EmitInteger, MVT::i32, 14, 
/*78744*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78747*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGEuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*78757*/     /*SwitchType*/ 21, MVT::v4i32,// ->78780
/*78759*/       OPC_CheckChild0Type, MVT::v4i32,
/*78761*/       OPC_RecordChild1, // #1 = $Vm
/*78762*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78764*/       OPC_EmitInteger, MVT::i32, 14, 
/*78767*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78770*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEuv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGEuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*78780*/     0, // EndSwitchType
/*78781*/   /*SwitchOpcode*/ 93|128,1/*221*/, TARGET_VAL(ARMISD::VCGEZ),// ->79006
/*78785*/     OPC_RecordChild0, // #0 = $Vm
/*78786*/     OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->78808
/*78789*/       OPC_CheckChild0Type, MVT::v8i8,
/*78791*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78793*/       OPC_EmitInteger, MVT::i32, 14, 
/*78796*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78799*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv8i8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGEzv8i8:v8i8 DPR:v8i8:$Vm)
/*78808*/     /*SwitchType*/ 42, MVT::v4i16,// ->78852
/*78810*/       OPC_Scope, 19, /*->78831*/ // 2 children in Scope
/*78812*/         OPC_CheckChild0Type, MVT::v4i16,
/*78814*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78816*/         OPC_EmitInteger, MVT::i32, 14, 
/*78819*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78822*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCGEzv4i16:v4i16 DPR:v4i16:$Vm)
/*78831*/       /*Scope*/ 19, /*->78851*/
/*78832*/         OPC_CheckChild0Type, MVT::v4f16,
/*78834*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*78836*/         OPC_EmitInteger, MVT::i32, 14, 
/*78839*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78842*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv4f16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCGEzv4f16:v4i16 DPR:v4f16:$Vm)
/*78851*/       0, /*End of Scope*/
/*78852*/     /*SwitchType*/ 42, MVT::v2i32,// ->78896
/*78854*/       OPC_Scope, 19, /*->78875*/ // 2 children in Scope
/*78856*/         OPC_CheckChild0Type, MVT::v2i32,
/*78858*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78860*/         OPC_EmitInteger, MVT::i32, 14, 
/*78863*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78866*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv2i32:v2i32 DPR:v2i32:$Vm)
/*78875*/       /*Scope*/ 19, /*->78895*/
/*78876*/         OPC_CheckChild0Type, MVT::v2f32,
/*78878*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78880*/         OPC_EmitInteger, MVT::i32, 14, 
/*78883*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78886*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv2f32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv2f32:v2i32 DPR:v2f32:$Vm)
/*78895*/       0, /*End of Scope*/
/*78896*/     /*SwitchType*/ 19, MVT::v16i8,// ->78917
/*78898*/       OPC_CheckChild0Type, MVT::v16i8,
/*78900*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78902*/       OPC_EmitInteger, MVT::i32, 14, 
/*78905*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78908*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv16i8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGEzv16i8:v16i8 QPR:v16i8:$Vm)
/*78917*/     /*SwitchType*/ 42, MVT::v8i16,// ->78961
/*78919*/       OPC_Scope, 19, /*->78940*/ // 2 children in Scope
/*78921*/         OPC_CheckChild0Type, MVT::v8i16,
/*78923*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78925*/         OPC_EmitInteger, MVT::i32, 14, 
/*78928*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78931*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCGEzv8i16:v8i16 QPR:v8i16:$Vm)
/*78940*/       /*Scope*/ 19, /*->78960*/
/*78941*/         OPC_CheckChild0Type, MVT::v8f16,
/*78943*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*78945*/         OPC_EmitInteger, MVT::i32, 14, 
/*78948*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78951*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv8f16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCGEzv8f16:v8i16 QPR:v8f16:$Vm)
/*78960*/       0, /*End of Scope*/
/*78961*/     /*SwitchType*/ 42, MVT::v4i32,// ->79005
/*78963*/       OPC_Scope, 19, /*->78984*/ // 2 children in Scope
/*78965*/         OPC_CheckChild0Type, MVT::v4i32,
/*78967*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78969*/         OPC_EmitInteger, MVT::i32, 14, 
/*78972*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78975*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv4i32:v4i32 QPR:v4i32:$Vm)
/*78984*/       /*Scope*/ 19, /*->79004*/
/*78985*/         OPC_CheckChild0Type, MVT::v4f32,
/*78987*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78989*/         OPC_EmitInteger, MVT::i32, 14, 
/*78992*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78995*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv4f32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv4f32:v4i32 QPR:v4f32:$Vm)
/*79004*/       0, /*End of Scope*/
/*79005*/     0, // EndSwitchType
/*79006*/   /*SwitchOpcode*/ 93|128,1/*221*/, TARGET_VAL(ARMISD::VCLEZ),// ->79231
/*79010*/     OPC_RecordChild0, // #0 = $Vm
/*79011*/     OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->79033
/*79014*/       OPC_CheckChild0Type, MVT::v8i8,
/*79016*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79018*/       OPC_EmitInteger, MVT::i32, 14, 
/*79021*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79024*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv8i8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCLEzv8i8:v8i8 DPR:v8i8:$Vm)
/*79033*/     /*SwitchType*/ 42, MVT::v4i16,// ->79077
/*79035*/       OPC_Scope, 19, /*->79056*/ // 2 children in Scope
/*79037*/         OPC_CheckChild0Type, MVT::v4i16,
/*79039*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79041*/         OPC_EmitInteger, MVT::i32, 14, 
/*79044*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79047*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCLEzv4i16:v4i16 DPR:v4i16:$Vm)
/*79056*/       /*Scope*/ 19, /*->79076*/
/*79057*/         OPC_CheckChild0Type, MVT::v4f16,
/*79059*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*79061*/         OPC_EmitInteger, MVT::i32, 14, 
/*79064*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79067*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv4f16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCLEzv4f16:v4i16 DPR:v4f16:$Vm)
/*79076*/       0, /*End of Scope*/
/*79077*/     /*SwitchType*/ 42, MVT::v2i32,// ->79121
/*79079*/       OPC_Scope, 19, /*->79100*/ // 2 children in Scope
/*79081*/         OPC_CheckChild0Type, MVT::v2i32,
/*79083*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79085*/         OPC_EmitInteger, MVT::i32, 14, 
/*79088*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79091*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv2i32:v2i32 DPR:v2i32:$Vm)
/*79100*/       /*Scope*/ 19, /*->79120*/
/*79101*/         OPC_CheckChild0Type, MVT::v2f32,
/*79103*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79105*/         OPC_EmitInteger, MVT::i32, 14, 
/*79108*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79111*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv2f32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv2f32:v2i32 DPR:v2f32:$Vm)
/*79120*/       0, /*End of Scope*/
/*79121*/     /*SwitchType*/ 19, MVT::v16i8,// ->79142
/*79123*/       OPC_CheckChild0Type, MVT::v16i8,
/*79125*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79127*/       OPC_EmitInteger, MVT::i32, 14, 
/*79130*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79133*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv16i8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCLEzv16i8:v16i8 QPR:v16i8:$Vm)
/*79142*/     /*SwitchType*/ 42, MVT::v8i16,// ->79186
/*79144*/       OPC_Scope, 19, /*->79165*/ // 2 children in Scope
/*79146*/         OPC_CheckChild0Type, MVT::v8i16,
/*79148*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79150*/         OPC_EmitInteger, MVT::i32, 14, 
/*79153*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79156*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCLEzv8i16:v8i16 QPR:v8i16:$Vm)
/*79165*/       /*Scope*/ 19, /*->79185*/
/*79166*/         OPC_CheckChild0Type, MVT::v8f16,
/*79168*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*79170*/         OPC_EmitInteger, MVT::i32, 14, 
/*79173*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79176*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv8f16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCLEzv8f16:v8i16 QPR:v8f16:$Vm)
/*79185*/       0, /*End of Scope*/
/*79186*/     /*SwitchType*/ 42, MVT::v4i32,// ->79230
/*79188*/       OPC_Scope, 19, /*->79209*/ // 2 children in Scope
/*79190*/         OPC_CheckChild0Type, MVT::v4i32,
/*79192*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79194*/         OPC_EmitInteger, MVT::i32, 14, 
/*79197*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79200*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv4i32:v4i32 QPR:v4i32:$Vm)
/*79209*/       /*Scope*/ 19, /*->79229*/
/*79210*/         OPC_CheckChild0Type, MVT::v4f32,
/*79212*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79214*/         OPC_EmitInteger, MVT::i32, 14, 
/*79217*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79220*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv4f32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv4f32:v4i32 QPR:v4f32:$Vm)
/*79229*/       0, /*End of Scope*/
/*79230*/     0, // EndSwitchType
/*79231*/   /*SwitchOpcode*/ 113|128,1/*241*/, TARGET_VAL(ARMISD::VCGT),// ->79476
/*79235*/     OPC_RecordChild0, // #0 = $Vn
/*79236*/     OPC_SwitchType /*6 cases */, 21, MVT::v8i8,// ->79260
/*79239*/       OPC_CheckChild0Type, MVT::v8i8,
/*79241*/       OPC_RecordChild1, // #1 = $Vm
/*79242*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79244*/       OPC_EmitInteger, MVT::i32, 14, 
/*79247*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79250*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGTsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*79260*/     /*SwitchType*/ 46, MVT::v4i16,// ->79308
/*79262*/       OPC_Scope, 21, /*->79285*/ // 2 children in Scope
/*79264*/         OPC_CheckChild0Type, MVT::v4i16,
/*79266*/         OPC_RecordChild1, // #1 = $Vm
/*79267*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79269*/         OPC_EmitInteger, MVT::i32, 14, 
/*79272*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79275*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCGTsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*79285*/       /*Scope*/ 21, /*->79307*/
/*79286*/         OPC_CheckChild0Type, MVT::v4f16,
/*79288*/         OPC_RecordChild1, // #1 = $Vm
/*79289*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*79291*/         OPC_EmitInteger, MVT::i32, 14, 
/*79294*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79297*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGThd), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCGThd:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*79307*/       0, /*End of Scope*/
/*79308*/     /*SwitchType*/ 46, MVT::v2i32,// ->79356
/*79310*/       OPC_Scope, 21, /*->79333*/ // 2 children in Scope
/*79312*/         OPC_CheckChild0Type, MVT::v2i32,
/*79314*/         OPC_RecordChild1, // #1 = $Vm
/*79315*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79317*/         OPC_EmitInteger, MVT::i32, 14, 
/*79320*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79323*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGTsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*79333*/       /*Scope*/ 21, /*->79355*/
/*79334*/         OPC_CheckChild0Type, MVT::v2f32,
/*79336*/         OPC_RecordChild1, // #1 = $Vm
/*79337*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79339*/         OPC_EmitInteger, MVT::i32, 14, 
/*79342*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79345*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTfd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGTfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*79355*/       0, /*End of Scope*/
/*79356*/     /*SwitchType*/ 21, MVT::v16i8,// ->79379
/*79358*/       OPC_CheckChild0Type, MVT::v16i8,
/*79360*/       OPC_RecordChild1, // #1 = $Vm
/*79361*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79363*/       OPC_EmitInteger, MVT::i32, 14, 
/*79366*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79369*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTsv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGTsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*79379*/     /*SwitchType*/ 46, MVT::v8i16,// ->79427
/*79381*/       OPC_Scope, 21, /*->79404*/ // 2 children in Scope
/*79383*/         OPC_CheckChild0Type, MVT::v8i16,
/*79385*/         OPC_RecordChild1, // #1 = $Vm
/*79386*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79388*/         OPC_EmitInteger, MVT::i32, 14, 
/*79391*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79394*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCGTsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*79404*/       /*Scope*/ 21, /*->79426*/
/*79405*/         OPC_CheckChild0Type, MVT::v8f16,
/*79407*/         OPC_RecordChild1, // #1 = $Vm
/*79408*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*79410*/         OPC_EmitInteger, MVT::i32, 14, 
/*79413*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79416*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGThq), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCGThq:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*79426*/       0, /*End of Scope*/
/*79427*/     /*SwitchType*/ 46, MVT::v4i32,// ->79475
/*79429*/       OPC_Scope, 21, /*->79452*/ // 2 children in Scope
/*79431*/         OPC_CheckChild0Type, MVT::v4i32,
/*79433*/         OPC_RecordChild1, // #1 = $Vm
/*79434*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79436*/         OPC_EmitInteger, MVT::i32, 14, 
/*79439*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79442*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGTsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*79452*/       /*Scope*/ 21, /*->79474*/
/*79453*/         OPC_CheckChild0Type, MVT::v4f32,
/*79455*/         OPC_RecordChild1, // #1 = $Vm
/*79456*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79458*/         OPC_EmitInteger, MVT::i32, 14, 
/*79461*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79464*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTfq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGTfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*79474*/       0, /*End of Scope*/
/*79475*/     0, // EndSwitchType
/*79476*/   /*SwitchOpcode*/ 13|128,1/*141*/, TARGET_VAL(ARMISD::VCGTU),// ->79621
/*79480*/     OPC_RecordChild0, // #0 = $Vn
/*79481*/     OPC_SwitchType /*6 cases */, 21, MVT::v8i8,// ->79505
/*79484*/       OPC_CheckChild0Type, MVT::v8i8,
/*79486*/       OPC_RecordChild1, // #1 = $Vm
/*79487*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79489*/       OPC_EmitInteger, MVT::i32, 14, 
/*79492*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79495*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGTuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*79505*/     /*SwitchType*/ 21, MVT::v4i16,// ->79528
/*79507*/       OPC_CheckChild0Type, MVT::v4i16,
/*79509*/       OPC_RecordChild1, // #1 = $Vm
/*79510*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79512*/       OPC_EmitInteger, MVT::i32, 14, 
/*79515*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79518*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGTuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*79528*/     /*SwitchType*/ 21, MVT::v2i32,// ->79551
/*79530*/       OPC_CheckChild0Type, MVT::v2i32,
/*79532*/       OPC_RecordChild1, // #1 = $Vm
/*79533*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79535*/       OPC_EmitInteger, MVT::i32, 14, 
/*79538*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79541*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGTuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*79551*/     /*SwitchType*/ 21, MVT::v16i8,// ->79574
/*79553*/       OPC_CheckChild0Type, MVT::v16i8,
/*79555*/       OPC_RecordChild1, // #1 = $Vm
/*79556*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79558*/       OPC_EmitInteger, MVT::i32, 14, 
/*79561*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79564*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTuv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGTuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*79574*/     /*SwitchType*/ 21, MVT::v8i16,// ->79597
/*79576*/       OPC_CheckChild0Type, MVT::v8i16,
/*79578*/       OPC_RecordChild1, // #1 = $Vm
/*79579*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79581*/       OPC_EmitInteger, MVT::i32, 14, 
/*79584*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79587*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGTuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*79597*/     /*SwitchType*/ 21, MVT::v4i32,// ->79620
/*79599*/       OPC_CheckChild0Type, MVT::v4i32,
/*79601*/       OPC_RecordChild1, // #1 = $Vm
/*79602*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79604*/       OPC_EmitInteger, MVT::i32, 14, 
/*79607*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79610*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTuv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGTuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*79620*/     0, // EndSwitchType
/*79621*/   /*SwitchOpcode*/ 93|128,1/*221*/, TARGET_VAL(ARMISD::VCGTZ),// ->79846
/*79625*/     OPC_RecordChild0, // #0 = $Vm
/*79626*/     OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->79648
/*79629*/       OPC_CheckChild0Type, MVT::v8i8,
/*79631*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79633*/       OPC_EmitInteger, MVT::i32, 14, 
/*79636*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79639*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv8i8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGTzv8i8:v8i8 DPR:v8i8:$Vm)
/*79648*/     /*SwitchType*/ 42, MVT::v4i16,// ->79692
/*79650*/       OPC_Scope, 19, /*->79671*/ // 2 children in Scope
/*79652*/         OPC_CheckChild0Type, MVT::v4i16,
/*79654*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79656*/         OPC_EmitInteger, MVT::i32, 14, 
/*79659*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79662*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCGTzv4i16:v4i16 DPR:v4i16:$Vm)
/*79671*/       /*Scope*/ 19, /*->79691*/
/*79672*/         OPC_CheckChild0Type, MVT::v4f16,
/*79674*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*79676*/         OPC_EmitInteger, MVT::i32, 14, 
/*79679*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79682*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv4f16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCGTzv4f16:v4i16 DPR:v4f16:$Vm)
/*79691*/       0, /*End of Scope*/
/*79692*/     /*SwitchType*/ 42, MVT::v2i32,// ->79736
/*79694*/       OPC_Scope, 19, /*->79715*/ // 2 children in Scope
/*79696*/         OPC_CheckChild0Type, MVT::v2i32,
/*79698*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79700*/         OPC_EmitInteger, MVT::i32, 14, 
/*79703*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79706*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv2i32:v2i32 DPR:v2i32:$Vm)
/*79715*/       /*Scope*/ 19, /*->79735*/
/*79716*/         OPC_CheckChild0Type, MVT::v2f32,
/*79718*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79720*/         OPC_EmitInteger, MVT::i32, 14, 
/*79723*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79726*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv2f32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv2f32:v2i32 DPR:v2f32:$Vm)
/*79735*/       0, /*End of Scope*/
/*79736*/     /*SwitchType*/ 19, MVT::v16i8,// ->79757
/*79738*/       OPC_CheckChild0Type, MVT::v16i8,
/*79740*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79742*/       OPC_EmitInteger, MVT::i32, 14, 
/*79745*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79748*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv16i8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGTzv16i8:v16i8 QPR:v16i8:$Vm)
/*79757*/     /*SwitchType*/ 42, MVT::v8i16,// ->79801
/*79759*/       OPC_Scope, 19, /*->79780*/ // 2 children in Scope
/*79761*/         OPC_CheckChild0Type, MVT::v8i16,
/*79763*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79765*/         OPC_EmitInteger, MVT::i32, 14, 
/*79768*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79771*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCGTzv8i16:v8i16 QPR:v8i16:$Vm)
/*79780*/       /*Scope*/ 19, /*->79800*/
/*79781*/         OPC_CheckChild0Type, MVT::v8f16,
/*79783*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*79785*/         OPC_EmitInteger, MVT::i32, 14, 
/*79788*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79791*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv8f16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCGTzv8f16:v8i16 QPR:v8f16:$Vm)
/*79800*/       0, /*End of Scope*/
/*79801*/     /*SwitchType*/ 42, MVT::v4i32,// ->79845
/*79803*/       OPC_Scope, 19, /*->79824*/ // 2 children in Scope
/*79805*/         OPC_CheckChild0Type, MVT::v4i32,
/*79807*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79809*/         OPC_EmitInteger, MVT::i32, 14, 
/*79812*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79815*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv4i32:v4i32 QPR:v4i32:$Vm)
/*79824*/       /*Scope*/ 19, /*->79844*/
/*79825*/         OPC_CheckChild0Type, MVT::v4f32,
/*79827*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79829*/         OPC_EmitInteger, MVT::i32, 14, 
/*79832*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79835*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv4f32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv4f32:v4i32 QPR:v4f32:$Vm)
/*79844*/       0, /*End of Scope*/
/*79845*/     0, // EndSwitchType
/*79846*/   /*SwitchOpcode*/ 93|128,1/*221*/, TARGET_VAL(ARMISD::VCLTZ),// ->80071
/*79850*/     OPC_RecordChild0, // #0 = $Vm
/*79851*/     OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->79873
/*79854*/       OPC_CheckChild0Type, MVT::v8i8,
/*79856*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79858*/       OPC_EmitInteger, MVT::i32, 14, 
/*79861*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79864*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv8i8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCLTzv8i8:v8i8 DPR:v8i8:$Vm)
/*79873*/     /*SwitchType*/ 42, MVT::v4i16,// ->79917
/*79875*/       OPC_Scope, 19, /*->79896*/ // 2 children in Scope
/*79877*/         OPC_CheckChild0Type, MVT::v4i16,
/*79879*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79881*/         OPC_EmitInteger, MVT::i32, 14, 
/*79884*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79887*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCLTzv4i16:v4i16 DPR:v4i16:$Vm)
/*79896*/       /*Scope*/ 19, /*->79916*/
/*79897*/         OPC_CheckChild0Type, MVT::v4f16,
/*79899*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*79901*/         OPC_EmitInteger, MVT::i32, 14, 
/*79904*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79907*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv4f16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCLTzv4f16:v4i16 DPR:v4f16:$Vm)
/*79916*/       0, /*End of Scope*/
/*79917*/     /*SwitchType*/ 42, MVT::v2i32,// ->79961
/*79919*/       OPC_Scope, 19, /*->79940*/ // 2 children in Scope
/*79921*/         OPC_CheckChild0Type, MVT::v2i32,
/*79923*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79925*/         OPC_EmitInteger, MVT::i32, 14, 
/*79928*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79931*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv2i32:v2i32 DPR:v2i32:$Vm)
/*79940*/       /*Scope*/ 19, /*->79960*/
/*79941*/         OPC_CheckChild0Type, MVT::v2f32,
/*79943*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79945*/         OPC_EmitInteger, MVT::i32, 14, 
/*79948*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79951*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv2f32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv2f32:v2i32 DPR:v2f32:$Vm)
/*79960*/       0, /*End of Scope*/
/*79961*/     /*SwitchType*/ 19, MVT::v16i8,// ->79982
/*79963*/       OPC_CheckChild0Type, MVT::v16i8,
/*79965*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79967*/       OPC_EmitInteger, MVT::i32, 14, 
/*79970*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79973*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv16i8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCLTzv16i8:v16i8 QPR:v16i8:$Vm)
/*79982*/     /*SwitchType*/ 42, MVT::v8i16,// ->80026
/*79984*/       OPC_Scope, 19, /*->80005*/ // 2 children in Scope
/*79986*/         OPC_CheckChild0Type, MVT::v8i16,
/*79988*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79990*/         OPC_EmitInteger, MVT::i32, 14, 
/*79993*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79996*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCLTzv8i16:v8i16 QPR:v8i16:$Vm)
/*80005*/       /*Scope*/ 19, /*->80025*/
/*80006*/         OPC_CheckChild0Type, MVT::v8f16,
/*80008*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*80010*/         OPC_EmitInteger, MVT::i32, 14, 
/*80013*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80016*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv8f16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCLTzv8f16:v8i16 QPR:v8f16:$Vm)
/*80025*/       0, /*End of Scope*/
/*80026*/     /*SwitchType*/ 42, MVT::v4i32,// ->80070
/*80028*/       OPC_Scope, 19, /*->80049*/ // 2 children in Scope
/*80030*/         OPC_CheckChild0Type, MVT::v4i32,
/*80032*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80034*/         OPC_EmitInteger, MVT::i32, 14, 
/*80037*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80040*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv4i32:v4i32 QPR:v4i32:$Vm)
/*80049*/       /*Scope*/ 19, /*->80069*/
/*80050*/         OPC_CheckChild0Type, MVT::v4f32,
/*80052*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80054*/         OPC_EmitInteger, MVT::i32, 14, 
/*80057*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80060*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv4f32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv4f32:v4i32 QPR:v4f32:$Vm)
/*80069*/       0, /*End of Scope*/
/*80070*/     0, // EndSwitchType
/*80071*/   /*SwitchOpcode*/ 13|128,1/*141*/, TARGET_VAL(ARMISD::VTST),// ->80216
/*80075*/     OPC_RecordChild0, // #0 = $Vn
/*80076*/     OPC_SwitchType /*6 cases */, 21, MVT::v8i8,// ->80100
/*80079*/       OPC_CheckChild0Type, MVT::v8i8,
/*80081*/       OPC_RecordChild1, // #1 = $Vm
/*80082*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80084*/       OPC_EmitInteger, MVT::i32, 14, 
/*80087*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80090*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTSTv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VTSTv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*80100*/     /*SwitchType*/ 21, MVT::v4i16,// ->80123
/*80102*/       OPC_CheckChild0Type, MVT::v4i16,
/*80104*/       OPC_RecordChild1, // #1 = $Vm
/*80105*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80107*/       OPC_EmitInteger, MVT::i32, 14, 
/*80110*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80113*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTSTv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VTSTv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*80123*/     /*SwitchType*/ 21, MVT::v2i32,// ->80146
/*80125*/       OPC_CheckChild0Type, MVT::v2i32,
/*80127*/       OPC_RecordChild1, // #1 = $Vm
/*80128*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80130*/       OPC_EmitInteger, MVT::i32, 14, 
/*80133*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80136*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTSTv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VTSTv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*80146*/     /*SwitchType*/ 21, MVT::v16i8,// ->80169
/*80148*/       OPC_CheckChild0Type, MVT::v16i8,
/*80150*/       OPC_RecordChild1, // #1 = $Vm
/*80151*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80153*/       OPC_EmitInteger, MVT::i32, 14, 
/*80156*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80159*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTSTv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VTSTv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*80169*/     /*SwitchType*/ 21, MVT::v8i16,// ->80192
/*80171*/       OPC_CheckChild0Type, MVT::v8i16,
/*80173*/       OPC_RecordChild1, // #1 = $Vm
/*80174*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80176*/       OPC_EmitInteger, MVT::i32, 14, 
/*80179*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80182*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTSTv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VTSTv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*80192*/     /*SwitchType*/ 21, MVT::v4i32,// ->80215
/*80194*/       OPC_CheckChild0Type, MVT::v4i32,
/*80196*/       OPC_RecordChild1, // #1 = $Vm
/*80197*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80199*/       OPC_EmitInteger, MVT::i32, 14, 
/*80202*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80205*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTSTv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VTSTv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*80215*/     0, // EndSwitchType
/*80216*/   /*SwitchOpcode*/ 47, TARGET_VAL(ARMISD::VBSL),// ->80266
/*80219*/     OPC_RecordChild0, // #0 = $src1
/*80220*/     OPC_RecordChild1, // #1 = $Vn
/*80221*/     OPC_RecordChild2, // #2 = $Vm
/*80222*/     OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->80244
/*80225*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80227*/       OPC_EmitInteger, MVT::i32, 14, 
/*80230*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80233*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                    MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (NEONvbsl:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*80244*/     /*SwitchType*/ 19, MVT::v4i32,// ->80265
/*80246*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80248*/       OPC_EmitInteger, MVT::i32, 14, 
/*80251*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80254*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                    MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (NEONvbsl:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*80265*/     0, // EndSwitchType
/*80266*/   /*SwitchOpcode*/ 124, TARGET_VAL(ISD::SMAX),// ->80393
/*80269*/     OPC_RecordChild0, // #0 = $Vn
/*80270*/     OPC_RecordChild1, // #1 = $Vm
/*80271*/     OPC_SwitchType /*6 cases */, 18, MVT::v4i16,// ->80292
/*80274*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80276*/       OPC_EmitInteger, MVT::i32, 14, 
/*80279*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80282*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXsv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMAXsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*80292*/     /*SwitchType*/ 18, MVT::v2i32,// ->80312
/*80294*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80296*/       OPC_EmitInteger, MVT::i32, 14, 
/*80299*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80302*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXsv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMAXsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*80312*/     /*SwitchType*/ 18, MVT::v8i16,// ->80332
/*80314*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80316*/       OPC_EmitInteger, MVT::i32, 14, 
/*80319*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80322*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXsv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMAXsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*80332*/     /*SwitchType*/ 18, MVT::v4i32,// ->80352
/*80334*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80336*/       OPC_EmitInteger, MVT::i32, 14, 
/*80339*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80342*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXsv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMAXsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*80352*/     /*SwitchType*/ 18, MVT::v8i8,// ->80372
/*80354*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80356*/       OPC_EmitInteger, MVT::i32, 14, 
/*80359*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80362*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMAXsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*80372*/     /*SwitchType*/ 18, MVT::v16i8,// ->80392
/*80374*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80376*/       OPC_EmitInteger, MVT::i32, 14, 
/*80379*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80382*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXsv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMAXsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*80392*/     0, // EndSwitchType
/*80393*/   /*SwitchOpcode*/ 124, TARGET_VAL(ISD::UMAX),// ->80520
/*80396*/     OPC_RecordChild0, // #0 = $Vn
/*80397*/     OPC_RecordChild1, // #1 = $Vm
/*80398*/     OPC_SwitchType /*6 cases */, 18, MVT::v4i16,// ->80419
/*80401*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80403*/       OPC_EmitInteger, MVT::i32, 14, 
/*80406*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80409*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMAXuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*80419*/     /*SwitchType*/ 18, MVT::v2i32,// ->80439
/*80421*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80423*/       OPC_EmitInteger, MVT::i32, 14, 
/*80426*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80429*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMAXuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*80439*/     /*SwitchType*/ 18, MVT::v8i16,// ->80459
/*80441*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80443*/       OPC_EmitInteger, MVT::i32, 14, 
/*80446*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80449*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMAXuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*80459*/     /*SwitchType*/ 18, MVT::v4i32,// ->80479
/*80461*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80463*/       OPC_EmitInteger, MVT::i32, 14, 
/*80466*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80469*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXuv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMAXuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*80479*/     /*SwitchType*/ 18, MVT::v8i8,// ->80499
/*80481*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80483*/       OPC_EmitInteger, MVT::i32, 14, 
/*80486*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80489*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMAXuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*80499*/     /*SwitchType*/ 18, MVT::v16i8,// ->80519
/*80501*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80503*/       OPC_EmitInteger, MVT::i32, 14, 
/*80506*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80509*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXuv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMAXuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*80519*/     0, // EndSwitchType
/*80520*/   /*SwitchOpcode*/ 124, TARGET_VAL(ISD::SMIN),// ->80647
/*80523*/     OPC_RecordChild0, // #0 = $Vn
/*80524*/     OPC_RecordChild1, // #1 = $Vm
/*80525*/     OPC_SwitchType /*6 cases */, 18, MVT::v4i16,// ->80546
/*80528*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80530*/       OPC_EmitInteger, MVT::i32, 14, 
/*80533*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80536*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINsv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMINsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*80546*/     /*SwitchType*/ 18, MVT::v2i32,// ->80566
/*80548*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80550*/       OPC_EmitInteger, MVT::i32, 14, 
/*80553*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80556*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINsv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMINsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*80566*/     /*SwitchType*/ 18, MVT::v8i16,// ->80586
/*80568*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80570*/       OPC_EmitInteger, MVT::i32, 14, 
/*80573*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80576*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINsv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMINsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*80586*/     /*SwitchType*/ 18, MVT::v4i32,// ->80606
/*80588*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80590*/       OPC_EmitInteger, MVT::i32, 14, 
/*80593*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80596*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINsv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMINsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*80606*/     /*SwitchType*/ 18, MVT::v8i8,// ->80626
/*80608*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80610*/       OPC_EmitInteger, MVT::i32, 14, 
/*80613*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80616*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMINsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*80626*/     /*SwitchType*/ 18, MVT::v16i8,// ->80646
/*80628*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80630*/       OPC_EmitInteger, MVT::i32, 14, 
/*80633*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80636*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINsv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMINsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*80646*/     0, // EndSwitchType
/*80647*/   /*SwitchOpcode*/ 124, TARGET_VAL(ISD::UMIN),// ->80774
/*80650*/     OPC_RecordChild0, // #0 = $Vn
/*80651*/     OPC_RecordChild1, // #1 = $Vm
/*80652*/     OPC_SwitchType /*6 cases */, 18, MVT::v4i16,// ->80673
/*80655*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80657*/       OPC_EmitInteger, MVT::i32, 14, 
/*80660*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80663*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMINuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*80673*/     /*SwitchType*/ 18, MVT::v2i32,// ->80693
/*80675*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80677*/       OPC_EmitInteger, MVT::i32, 14, 
/*80680*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80683*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMINuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*80693*/     /*SwitchType*/ 18, MVT::v8i16,// ->80713
/*80695*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80697*/       OPC_EmitInteger, MVT::i32, 14, 
/*80700*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80703*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMINuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*80713*/     /*SwitchType*/ 18, MVT::v4i32,// ->80733
/*80715*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80717*/       OPC_EmitInteger, MVT::i32, 14, 
/*80720*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80723*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINuv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMINuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*80733*/     /*SwitchType*/ 18, MVT::v8i8,// ->80753
/*80735*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80737*/       OPC_EmitInteger, MVT::i32, 14, 
/*80740*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80743*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMINuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*80753*/     /*SwitchType*/ 18, MVT::v16i8,// ->80773
/*80755*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80757*/       OPC_EmitInteger, MVT::i32, 14, 
/*80760*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80763*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINuv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMINuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*80773*/     0, // EndSwitchType
/*80774*/   /*SwitchOpcode*/ 41, TARGET_VAL(ISD::CTPOP),// ->80818
/*80777*/     OPC_RecordChild0, // #0 = $Vm
/*80778*/     OPC_SwitchType /*2 cases */, 17, MVT::v8i8,// ->80798
/*80781*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80783*/       OPC_EmitInteger, MVT::i32, 14, 
/*80786*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80789*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCNTd), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctpop:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCNTd:v8i8 DPR:v8i8:$Vm)
/*80798*/     /*SwitchType*/ 17, MVT::v16i8,// ->80817
/*80800*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80802*/       OPC_EmitInteger, MVT::i32, 14, 
/*80805*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80808*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCNTq), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctpop:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCNTq:v16i8 QPR:v16i8:$Vm)
/*80817*/     0, // EndSwitchType
/*80818*/   /*SwitchOpcode*/ 60, TARGET_VAL(ISD::SIGN_EXTEND),// ->80881
/*80821*/     OPC_RecordChild0, // #0 = $Vm
/*80822*/     OPC_SwitchType /*3 cases */, 17, MVT::v8i16,// ->80842
/*80825*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80827*/       OPC_EmitInteger, MVT::i32, 14, 
/*80830*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80833*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                    MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMOVLsv8i16:v8i16 DPR:v8i8:$Vm)
/*80842*/     /*SwitchType*/ 17, MVT::v4i32,// ->80861
/*80844*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80846*/       OPC_EmitInteger, MVT::i32, 14, 
/*80849*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80852*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMOVLsv4i32:v4i32 DPR:v4i16:$Vm)
/*80861*/     /*SwitchType*/ 17, MVT::v2i64,// ->80880
/*80863*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80865*/       OPC_EmitInteger, MVT::i32, 14, 
/*80868*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80871*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                    MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMOVLsv2i64:v2i64 DPR:v2i32:$Vm)
/*80880*/     0, // EndSwitchType
/*80881*/   /*SwitchOpcode*/ 54, TARGET_VAL(ISD::ANY_EXTEND),// ->80938
/*80884*/     OPC_RecordChild0, // #0 = $Vm
/*80885*/     OPC_SwitchType /*3 cases */, 15, MVT::v8i16,// ->80903
/*80888*/       OPC_EmitInteger, MVT::i32, 14, 
/*80891*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80894*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (anyext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
/*80903*/     /*SwitchType*/ 15, MVT::v4i32,// ->80920
/*80905*/       OPC_EmitInteger, MVT::i32, 14, 
/*80908*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80911*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (anyext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
/*80920*/     /*SwitchType*/ 15, MVT::v2i64,// ->80937
/*80922*/       OPC_EmitInteger, MVT::i32, 14, 
/*80925*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80928*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (anyext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
/*80937*/     0, // EndSwitchType
/*80938*/   /*SwitchOpcode*/ 23|128,1/*151*/, TARGET_VAL(ARMISD::VREV64),// ->81093
/*80942*/     OPC_RecordChild0, // #0 = $Vm
/*80943*/     OPC_SwitchType /*8 cases */, 17, MVT::v8i8,// ->80963
/*80946*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80948*/       OPC_EmitInteger, MVT::i32, 14, 
/*80951*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80954*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VREV64d8:v8i8 DPR:v8i8:$Vm)
/*80963*/     /*SwitchType*/ 17, MVT::v4i16,// ->80982
/*80965*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80967*/       OPC_EmitInteger, MVT::i32, 14, 
/*80970*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80973*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d16), 0,
                    MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VREV64d16:v4i16 DPR:v4i16:$Vm)
/*80982*/     /*SwitchType*/ 17, MVT::v2i32,// ->81001
/*80984*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80986*/       OPC_EmitInteger, MVT::i32, 14, 
/*80989*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80992*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                    MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VREV64d32:v2i32 DPR:v2i32:$Vm)
/*81001*/     /*SwitchType*/ 17, MVT::v16i8,// ->81020
/*81003*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81005*/       OPC_EmitInteger, MVT::i32, 14, 
/*81008*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81011*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VREV64q8:v16i8 QPR:v16i8:$Vm)
/*81020*/     /*SwitchType*/ 17, MVT::v8i16,// ->81039
/*81022*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81024*/       OPC_EmitInteger, MVT::i32, 14, 
/*81027*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81030*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q16), 0,
                    MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VREV64q16:v8i16 QPR:v8i16:$Vm)
/*81039*/     /*SwitchType*/ 17, MVT::v4i32,// ->81058
/*81041*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81043*/       OPC_EmitInteger, MVT::i32, 14, 
/*81046*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81049*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VREV64q32:v4i32 QPR:v4i32:$Vm)
/*81058*/     /*SwitchType*/ 15, MVT::v2f32,// ->81075
/*81060*/       OPC_EmitInteger, MVT::i32, 14, 
/*81063*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81066*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                    MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VREV64d32:v2f32 DPR:v2f32:$Vm)
/*81075*/     /*SwitchType*/ 15, MVT::v4f32,// ->81092
/*81077*/       OPC_EmitInteger, MVT::i32, 14, 
/*81080*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81083*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                    MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VREV64q32:v4f32 QPR:v4f32:$Vm)
/*81092*/     0, // EndSwitchType
/*81093*/   /*SwitchOpcode*/ 79, TARGET_VAL(ARMISD::VREV32),// ->81175
/*81096*/     OPC_RecordChild0, // #0 = $Vm
/*81097*/     OPC_SwitchType /*4 cases */, 17, MVT::v8i8,// ->81117
/*81100*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81102*/       OPC_EmitInteger, MVT::i32, 14, 
/*81105*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81108*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VREV32d8:v8i8 DPR:v8i8:$Vm)
/*81117*/     /*SwitchType*/ 17, MVT::v4i16,// ->81136
/*81119*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81121*/       OPC_EmitInteger, MVT::i32, 14, 
/*81124*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81127*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d16), 0,
                    MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VREV32d16:v4i16 DPR:v4i16:$Vm)
/*81136*/     /*SwitchType*/ 17, MVT::v16i8,// ->81155
/*81138*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81140*/       OPC_EmitInteger, MVT::i32, 14, 
/*81143*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81146*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VREV32q8:v16i8 QPR:v16i8:$Vm)
/*81155*/     /*SwitchType*/ 17, MVT::v8i16,// ->81174
/*81157*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81159*/       OPC_EmitInteger, MVT::i32, 14, 
/*81162*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81165*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q16), 0,
                    MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VREV32q16:v8i16 QPR:v8i16:$Vm)
/*81174*/     0, // EndSwitchType
/*81175*/   /*SwitchOpcode*/ 41, TARGET_VAL(ARMISD::VREV16),// ->81219
/*81178*/     OPC_RecordChild0, // #0 = $Vm
/*81179*/     OPC_SwitchType /*2 cases */, 17, MVT::v8i8,// ->81199
/*81182*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81184*/       OPC_EmitInteger, MVT::i32, 14, 
/*81187*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81190*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV16d8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev16:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VREV16d8:v8i8 DPR:v8i8:$Vm)
/*81199*/     /*SwitchType*/ 17, MVT::v16i8,// ->81218
/*81201*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81203*/       OPC_EmitInteger, MVT::i32, 14, 
/*81206*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81209*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV16q8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev16:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VREV16q8:v16i8 QPR:v16i8:$Vm)
/*81218*/     0, // EndSwitchType
/*81219*/   /*SwitchOpcode*/ 114, TARGET_VAL(ISD::CONCAT_VECTORS),// ->81336
/*81222*/     OPC_RecordChild0, // #0 = $Dn
/*81223*/     OPC_RecordChild1, // #1 = $Dm
/*81224*/     OPC_SwitchType /*5 cases */, 20, MVT::v2i64,// ->81247
/*81227*/       OPC_EmitInteger, MVT::i32, ARM::QPRRegClassID,
/*81230*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*81233*/       OPC_EmitInteger, MVT::i32, ARM::dsub_1,
/*81236*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 1, 4, 
                // Src: (concat_vectors:v2i64 DPR:v1i64:$Dn, DPR:v1i64:$Dm) - Complexity = 3
                // Dst: (REG_SEQUENCE:v2i64 QPR:i32, DPR:v1i64:$Dn, dsub_0:i32, DPR:v1i64:$Dm, dsub_1:i32)
/*81247*/     /*SwitchType*/ 20, MVT::v4i32,// ->81269
/*81249*/       OPC_EmitInteger, MVT::i32, ARM::QPRRegClassID,
/*81252*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*81255*/       OPC_EmitInteger, MVT::i32, ARM::dsub_1,
/*81258*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 1, 4, 
                // Src: (concat_vectors:v4i32 DPR:v2i32:$Dn, DPR:v2i32:$Dm) - Complexity = 3
                // Dst: (REG_SEQUENCE:v4i32 QPR:i32, DPR:v2i32:$Dn, dsub_0:i32, DPR:v2i32:$Dm, dsub_1:i32)
/*81269*/     /*SwitchType*/ 20, MVT::v8i16,// ->81291
/*81271*/       OPC_EmitInteger, MVT::i32, ARM::QPRRegClassID,
/*81274*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*81277*/       OPC_EmitInteger, MVT::i32, ARM::dsub_1,
/*81280*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 1, 4, 
                // Src: (concat_vectors:v8i16 DPR:v4i16:$Dn, DPR:v4i16:$Dm) - Complexity = 3
                // Dst: (REG_SEQUENCE:v8i16 QPR:i32, DPR:v4i16:$Dn, dsub_0:i32, DPR:v4i16:$Dm, dsub_1:i32)
/*81291*/     /*SwitchType*/ 20, MVT::v16i8,// ->81313
/*81293*/       OPC_EmitInteger, MVT::i32, ARM::QPRRegClassID,
/*81296*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*81299*/       OPC_EmitInteger, MVT::i32, ARM::dsub_1,
/*81302*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 1, 4, 
                // Src: (concat_vectors:v16i8 DPR:v8i8:$Dn, DPR:v8i8:$Dm) - Complexity = 3
                // Dst: (REG_SEQUENCE:v16i8 QPR:i32, DPR:v8i8:$Dn, dsub_0:i32, DPR:v8i8:$Dm, dsub_1:i32)
/*81313*/     /*SwitchType*/ 20, MVT::v4f32,// ->81335
/*81315*/       OPC_EmitInteger, MVT::i32, ARM::QPRRegClassID,
/*81318*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*81321*/       OPC_EmitInteger, MVT::i32, ARM::dsub_1,
/*81324*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    MVT::v4f32, 5/*#Ops*/, 2, 0, 3, 1, 4, 
                // Src: (concat_vectors:v4f32 DPR:v2f32:$Dn, DPR:v2f32:$Dm) - Complexity = 3
                // Dst: (REG_SEQUENCE:v4f32 QPR:i32, DPR:v2f32:$Dn, dsub_0:i32, DPR:v2f32:$Dm, dsub_1:i32)
/*81335*/     0, // EndSwitchType
/*81336*/   /*SwitchOpcode*/ 43|128,2/*299*/, TARGET_VAL(ISD::SCALAR_TO_VECTOR),// ->81639
/*81340*/     OPC_RecordChild0, // #0 = $src
/*81341*/     OPC_Scope, 98|128,1/*226*/, /*->81570*/ // 3 children in Scope
/*81344*/       OPC_CheckChild0Type, MVT::i32,
/*81346*/       OPC_SwitchType /*6 cases */, 26, MVT::v8i8,// ->81375
/*81349*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v8i8, 0/*#Ops*/,  // Results = #1
/*81355*/         OPC_EmitInteger, MVT::i32, 0, 
/*81358*/         OPC_EmitInteger, MVT::i32, 14, 
/*81361*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81364*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSETLNi8), 0,
                      MVT::v8i8, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (scalar_to_vector:v8i8 GPR:i32:$src) - Complexity = 3
                  // Dst: (VSETLNi8:v8i8 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32)
/*81375*/       /*SwitchType*/ 26, MVT::v4i16,// ->81403
/*81377*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v4i16, 0/*#Ops*/,  // Results = #1
/*81383*/         OPC_EmitInteger, MVT::i32, 0, 
/*81386*/         OPC_EmitInteger, MVT::i32, 14, 
/*81389*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81392*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSETLNi16), 0,
                      MVT::v4i16, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (scalar_to_vector:v4i16 GPR:i32:$src) - Complexity = 3
                  // Dst: (VSETLNi16:v4i16 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32)
/*81403*/       /*SwitchType*/ 26, MVT::v2i32,// ->81431
/*81405*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2i32, 0/*#Ops*/,  // Results = #1
/*81411*/         OPC_EmitInteger, MVT::i32, 0, 
/*81414*/         OPC_EmitInteger, MVT::i32, 14, 
/*81417*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81420*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSETLNi32), 0,
                      MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (scalar_to_vector:v2i32 GPR:i32:$src) - Complexity = 3
                  // Dst: (VSETLNi32:v2i32 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32)
/*81431*/       /*SwitchType*/ 44, MVT::v16i8,// ->81477
/*81433*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v16i8, 0/*#Ops*/,  // Results = #1
/*81439*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v8i8, 0/*#Ops*/,  // Results = #2
/*81445*/         OPC_EmitInteger, MVT::i32, 0, 
/*81448*/         OPC_EmitInteger, MVT::i32, 14, 
/*81451*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81454*/         OPC_EmitNode1, TARGET_VAL(ARM::VSETLNi8), 0,
                      MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*81465*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*81468*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i8, 3/*#Ops*/, 1, 6, 7, 
                  // Src: (scalar_to_vector:v16i8 GPR:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v16i8 (IMPLICIT_DEF:v16i8), (VSETLNi8:f64 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32), dsub_0:i32)
/*81477*/       /*SwitchType*/ 44, MVT::v8i16,// ->81523
/*81479*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v8i16, 0/*#Ops*/,  // Results = #1
/*81485*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v4i16, 0/*#Ops*/,  // Results = #2
/*81491*/         OPC_EmitInteger, MVT::i32, 0, 
/*81494*/         OPC_EmitInteger, MVT::i32, 14, 
/*81497*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81500*/         OPC_EmitNode1, TARGET_VAL(ARM::VSETLNi16), 0,
                      MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*81511*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*81514*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i16, 3/*#Ops*/, 1, 6, 7, 
                  // Src: (scalar_to_vector:v8i16 GPR:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v8i16 (IMPLICIT_DEF:v8i16), (VSETLNi16:f64 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32), dsub_0:i32)
/*81523*/       /*SwitchType*/ 44, MVT::v4i32,// ->81569
/*81525*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v4i32, 0/*#Ops*/,  // Results = #1
/*81531*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2i32, 0/*#Ops*/,  // Results = #2
/*81537*/         OPC_EmitInteger, MVT::i32, 0, 
/*81540*/         OPC_EmitInteger, MVT::i32, 14, 
/*81543*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81546*/         OPC_EmitNode1, TARGET_VAL(ARM::VSETLNi32), 0,
                      MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*81557*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*81560*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v4i32, 3/*#Ops*/, 1, 6, 7, 
                  // Src: (scalar_to_vector:v4i32 GPR:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (VSETLNi32:f64 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32), dsub_0:i32)
/*81569*/       0, // EndSwitchType
/*81570*/     /*Scope*/ 44, /*->81615*/
/*81571*/       OPC_CheckChild0Type, MVT::f32,
/*81573*/       OPC_SwitchType /*2 cases */, 18, MVT::v2f32,// ->81594
/*81576*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*81582*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*81585*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 1, 0, 2, 
                  // Src: (scalar_to_vector:v2f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32)
/*81594*/       /*SwitchType*/ 18, MVT::v4f32,// ->81614
/*81596*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v4f32, 0/*#Ops*/,  // Results = #1
/*81602*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*81605*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v4f32, 3/*#Ops*/, 1, 0, 2, 
                  // Src: (scalar_to_vector:v4f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), SPR:f32:$src, ssub_0:i32)
/*81614*/       0, // EndSwitchType
/*81615*/     /*Scope*/ 22, /*->81638*/
/*81616*/       OPC_CheckChild0Type, MVT::f64,
/*81618*/       OPC_CheckType, MVT::v2f64,
/*81620*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    MVT::v2f64, 0/*#Ops*/,  // Results = #1
/*81626*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*81629*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v2f64, 3/*#Ops*/, 1, 0, 2, 
                // Src: (scalar_to_vector:v2f64 DPR:f64:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v2f64 (IMPLICIT_DEF:v2f64), DPR:f64:$src, dsub_0:i32)
/*81638*/     0, /*End of Scope*/
/*81639*/   /*SwitchOpcode*/ 46, TARGET_VAL(ARMISD::VMOVFPIMM),// ->81688
/*81642*/     OPC_RecordChild0, // #0 = $SIMM
/*81643*/     OPC_MoveChild0,
/*81644*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*81647*/     OPC_MoveParent,
/*81648*/     OPC_SwitchType /*2 cases */, 17, MVT::v2f32,// ->81668
/*81651*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81653*/       OPC_EmitInteger, MVT::i32, 14, 
/*81656*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81659*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv2f32), 0,
                    MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmovFPImm:v2f32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMOVv2f32:v2f32 (timm:i32):$SIMM)
/*81668*/     /*SwitchType*/ 17, MVT::v4f32,// ->81687
/*81670*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81672*/       OPC_EmitInteger, MVT::i32, 14, 
/*81675*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81678*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv4f32), 0,
                    MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmovFPImm:v4f32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMOVv4f32:v4f32 (timm:i32):$SIMM)
/*81687*/     0, // EndSwitchType
/*81688*/   0, // EndSwitchOpcode
    0
  }; // Total Array size is 81690 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 765
  // #OPC_RecordNode                     = 50
  // #OPC_RecordChild                    = 2284
  // #OPC_RecordMemRef                   = 13
  // #OPC_CaptureGlueInput               = 12
  // #OPC_MoveChild                      = 1346
  // #OPC_MoveParent                     = 1957
  // #OPC_CheckSame                      = 0
  // #OPC_CheckChildSame                 = 157
  // #OPC_CheckPatternPredicate          = 2379
  // #OPC_CheckPredicate                 = 811
  // #OPC_CheckOpcode                    = 1202
  // #OPC_SwitchOpcode                   = 67
  // #OPC_CheckType                      = 1088
  // #OPC_SwitchType                     = 270
  // #OPC_CheckChildType                 = 1357
  // #OPC_CheckInteger                   = 1
  // #OPC_CheckChildInteger              = 358
  // #OPC_CheckCondCode                  = 0
  // #OPC_CheckValueType                 = 44
  // #OPC_CheckComplexPat                = 476
  // #OPC_CheckAndImm                    = 82
  // #OPC_CheckOrImm                     = 1
  // #OPC_CheckFoldableChainNode         = 9
  // #OPC_EmitInteger                    = 2592
  // #OPC_EmitStringInteger              = 212
  // #OPC_EmitRegister                   = 2656
  // #OPC_EmitConvertToTarget            = 829
  // #OPC_EmitMergeInputChains           = 457
  // #OPC_EmitCopyToReg                  = 24
  // #OPC_EmitNode                       = 518
  // #OPC_EmitNodeXForm                  = 221
  // #OPC_CompleteMatch                  = 97
  // #OPC_MorphNodeTo                    = 2567

  #undef TARGET_VAL
  SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
}
bool CheckPatternPredicate(unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: return (Subtarget->hasV6Ops()) && (!Subtarget->isThumb());
  case 1: return (Subtarget->isThumb2());
  case 2: return (Subtarget->hasDSP()) && (Subtarget->isThumb2());
  case 3: return (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb());
  case 4: return (!Subtarget->isThumb());
  case 5: return (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb());
  case 6: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only());
  case 7: return (Subtarget->hasNEON());
  case 8: return (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps());
  case 9: return (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps());
  case 10: return (Subtarget->hasV6Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps());
  case 11: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops());
  case 12: return (Subtarget->isThumb2()) && (Subtarget->useMulOps());
  case 13: return (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb());
  case 14: return (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only());
  case 15: return (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2());
  case 16: return (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2());
  case 17: return (Subtarget->hasVFP2());
  case 18: return (MF->getDataLayout().isLittleEndian());
  case 19: return (MF->getDataLayout().isBigEndian());
  case 20: return (!Subtarget->isThumb()) && (!Subtarget->hasV8Ops());
  case 21: return (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops());
  case 22: return (Subtarget->isThumb()) && (Subtarget->isTargetWindows());
  case 23: return (Subtarget->isThumb());
  case 24: return (Subtarget->hasV6MOps()) && (Subtarget->isThumb());
  case 25: return (Subtarget->hasV7Ops()) && (!Subtarget->isThumb());
  case 26: return (Subtarget->hasDataBarrier()) && (!Subtarget->isThumb());
  case 27: return (Subtarget->hasDataBarrier()) && (Subtarget->isThumb());
  case 28: return (Subtarget->hasV6KOps()) && (!Subtarget->isThumb());
  case 29: return (Subtarget->hasV7Clrex()) && (Subtarget->isThumb());
  case 30: return (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (Subtarget->isThumb2());
  case 31: return (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (!Subtarget->isThumb());
  case 32: return (Subtarget->hasV7Ops()) && (Subtarget->isThumb2());
  case 33: return (Subtarget->hasFPARMv8());
  case 34: return (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8());
  case 35: return (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb());
  case 36: return (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF));
  case 37: return (MF->getDataLayout().isLittleEndian()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only());
  case 38: return (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (!Subtarget->isThumb());
  case 39: return (Subtarget->hasV6T2Ops()) && (Subtarget->isThumb2());
  case 40: return (Subtarget->hasV5TOps()) && (!Subtarget->isThumb());
  case 41: return (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb());
  case 42: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops()) && (Subtarget->useMulOps());
  case 43: return (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps());
  case 44: return (Subtarget->isThumb1Only());
  case 45: return (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb());
  case 46: return (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2());
  case 47: return (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps());
  case 48: return (Subtarget->hasFullFP16()) && (Subtarget->hasNEON());
  case 49: return (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops());
  case 50: return (Subtarget->hasNEON()) && (Subtarget->hasV8Ops());
  case 51: return (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops());
  case 52: return (Subtarget->hasFP16()) && (Subtarget->hasNEON());
  case 53: return (!Subtarget->isMClass()) && (Subtarget->isThumb2());
  case 54: return (Subtarget->hasV5TOps()) && (Subtarget->isThumb());
  case 55: return (Subtarget->hasV4TOps()) && (!Subtarget->isThumb());
  case 56: return (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps());
  case 57: return (!Subtarget->useMovt(*MF)) && (Subtarget->isThumb());
  case 58: return (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb()) && (Subtarget->useMovt(*MF));
  case 59: return (Subtarget->isThumb2()) && (Subtarget->useMovt(*MF));
  case 60: return (!Subtarget->hasSlowVGETLNi32()) && (Subtarget->hasVFP2());
  case 61: return (Subtarget->hasNEON()) && (Subtarget->hasSlowVGETLNi32());
  case 62: return (!Subtarget->hasSlowVGETLNi32()) && (Subtarget->hasNEON());
  case 63: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP());
  case 64: return (Subtarget->isThumb()) && (Subtarget->useMovt(*MF));
  case 65: return (!Subtarget->isThumb()) && (Subtarget->useNaClTrap());
  case 66: return (!Subtarget->useNaClTrap()) && (!Subtarget->isThumb());
  case 67: return (Subtarget->hasDivideInARMMode()) && (!Subtarget->isThumb());
  case 68: return (Subtarget->hasDivide()) && (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb());
  case 69: return (!Subtarget->isTargetWindows()) && (Subtarget->isThumb());
  case 70: return (Subtarget->hasVFP2()) && (Subtarget->preferVMOVSR() ||!Subtarget->useNEONForSinglePrecisionFP());
  case 71: return (!Subtarget->preferVMOVSR() &&Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasNEON());
  case 72: return (Subtarget->hasVFP2()) && (!Subtarget->isThumb());
  case 73: return (!Subtarget->isThumb()) && (!Subtarget->hasVFP2());
  case 74: return (Subtarget->hasVFP2()) && (Subtarget->isThumb2());
  case 75: return (Subtarget->isThumb2()) && (!Subtarget->hasVFP2());
  case 76: return (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx());
  case 77: return (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 78: return (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx());
  case 79: return (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 80: return (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (Subtarget->useNEONForSinglePrecisionFP());
  case 81: return (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin()) && (Subtarget->useNEONForSinglePrecisionFP());
  case 82: return (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 83: return (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 84: return (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 85: return (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 86: return (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 87: return (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 88: return (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4());
  case 89: return (Subtarget->hasVFP4());
  case 90: return (!Subtarget->isFPOnlySP()) && (!TM.Options.HonorSignDependentRoundingFPMath());
  case 91: return (!TM.Options.HonorSignDependentRoundingFPMath());
  case 92: return (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP3());
  case 93: return (Subtarget->hasVFP3());
  case 94: return (Subtarget->hasZeroCycleZeroing());
  case 95: return (!Subtarget->hasSlowVDUP32()) && (Subtarget->hasNEON());
  case 96: return (Subtarget->hasNEON()) && (Subtarget->hasSlowVDUP32());
  }
}

bool CheckNodePredicate(SDNode *Node,
                        unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: { 
    // Predicate_pkh_lsl_amt
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 32; 
  }
  case 1: { 
    // Predicate_pkh_asr_amt
    // Predicate_shr_imm32
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 32; 
  }
  case 2: { 
    // Predicate_imm1_15
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 16; 
  }
  case 3: { 
    // Predicate_imm16_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return (int32_t)Imm >= 16 && (int32_t)Imm < 32;

  }
  case 4: { 
    // Predicate_imm16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm == 16; 
  }
  case 5: { 
    // Predicate_lo16AllZero
    auto *N = cast<ConstantSDNode>(Node);

  // Returns true if all low 16-bits are 0.
  return (((uint32_t)N->getZExtValue()) & 0xFFFFUL) == 0;

  }
  case 6: { 
    // Predicate_t2_so_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getT2SOImmVal(Imm) != -1;
  
  }
  case 7: { 
    // Predicate_mod_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getSOImmVal(Imm) != -1;
  
  }
  case 8: { 
    // Predicate_t2_so_imm_not
    auto *N = cast<ConstantSDNode>(Node);

  return ARM_AM::getT2SOImmVal(~((uint32_t)N->getZExtValue())) != -1;

  }
  case 9: { 
    // Predicate_NEONimmAllOnesV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 8 && EltVal == 0xff);

  }
  case 10: { 
    // Predicate_rot_imm
    auto *N = cast<ConstantSDNode>(Node);

    int32_t v = N->getZExtValue();
    return v == 8 || v == 16 || v == 24; 
  }
  case 11: { 
    // Predicate_imm8_or_16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm == 8 || Imm == 16;
  }
  case 12: { 
    // Predicate_sext_16_node
    SDNode *N = Node;

  if (CurDAG->ComputeNumSignBits(SDValue(N,0)) >= 17)
    return true;

  if (N->getOpcode() != ISD::SRA)
    return false;
  if (N->getOperand(0).getOpcode() != ISD::SHL)
    return false;

  auto *ShiftVal = dyn_cast<ConstantSDNode>(N->getOperand(1));
  if (!ShiftVal || ShiftVal->getZExtValue() != 16)
    return false;

  ShiftVal = dyn_cast<ConstantSDNode>(N->getOperand(0)->getOperand(1));
  if (!ShiftVal || ShiftVal->getZExtValue() != 16)
    return false;

  return true;

  }
  case 13: { 
    // Predicate_imm1_255_neg
    auto *N = cast<ConstantSDNode>(Node);

  uint32_t Val = -N->getZExtValue();
  return (Val > 0 && Val < 255);

  }
  case 14: { 
    // Predicate_mod_imm_neg
    auto *N = cast<ConstantSDNode>(Node);

    unsigned Value = -(unsigned)N->getZExtValue();
    return Value && ARM_AM::getSOImmVal(Value) != -1;
  
  }
  case 15: { 
    // Predicate_imm0_7
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 8;

  }
  case 16: { 
    // Predicate_imm8_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 8 && Imm < 256;

  }
  case 17: { 
    // Predicate_imm0_7_neg
    auto *N = cast<ConstantSDNode>(Node);

  return (uint32_t)-N->getZExtValue() < 8;

  }
  case 18: { 
    // Predicate_imm8_255_neg
    auto *N = cast<ConstantSDNode>(Node);

  unsigned Val = -N->getZExtValue();
  return Val >= 8 && Val < 256;

  }
  case 19: { 
    // Predicate_imm0_4095
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 4096;

  }
  case 20: { 
    // Predicate_t2_so_imm_neg
    auto *N = cast<ConstantSDNode>(Node);

  int64_t Value = -(int)N->getZExtValue();
  return Value && ARM_AM::getT2SOImmVal(Value) != -1;

  }
  case 21: { 
    // Predicate_imm0_4095_neg
    auto *N = cast<ConstantSDNode>(Node);

 return (uint32_t)(-N->getZExtValue()) < 4096;

  }
  case 22: { 
    // Predicate_imm0_65535_neg
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return -Imm >= 0 && -Imm < 65536;

  }
  case 23: { 
    // Predicate_ldrex_1
    // Predicate_ldaex_1
    // Predicate_strex_1
    // Predicate_stlex_1
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 24: { 
    // Predicate_ldrex_2
    // Predicate_ldaex_2
    // Predicate_strex_2
    // Predicate_stlex_2
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 25: { 
    // Predicate_top16Zero
    SDNode *N = Node;

  return CurDAG->MaskedValueIsZero(SDValue(N,0), APInt::getHighBitsSet(32, 16));
  
  }
  case 26: { 
    // Predicate_t2_so_imm_notSext
    auto *N = cast<ConstantSDNode>(Node);

    APInt apIntN = N->getAPIntValue();
    if (!apIntN.isIntN(16)) return false;
    unsigned N16bitSignExt = apIntN.trunc(16).sext(32).getZExtValue();
    return ARM_AM::getT2SOImmVal(~N16bitSignExt) != -1;
  
  }
  case 27: { 
    // Predicate_bf_inv_mask_imm
    auto *N = cast<ConstantSDNode>(Node);

  return ARM::isBitFieldInvertedMask(N->getZExtValue());

  }
  case 28: { 
    // Predicate_mod_imm_not
    auto *N = cast<ConstantSDNode>(Node);

    return ARM_AM::getSOImmVal(~(uint32_t)N->getZExtValue()) != -1;
  
  }
  case 29: { 
    // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 30: { 
    // Predicate_extload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::EXTLOAD;

  }
  case 31: { 
    // Predicate_extloadi16
    // Predicate_zextloadi16
    // Predicate_sextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 32: { 
    // Predicate_imm_sr
    auto *N = cast<ConstantSDNode>(Node);

  uint64_t Imm = N->getZExtValue();
  return Imm > 0 && Imm <= 32;

  }
  case 33: { 
    // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 34: { 
    // Predicate_truncstore
    // Predicate_itruncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 35: { 
    // Predicate_truncstorei16
    // Predicate_post_truncsti16
    // Predicate_pre_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 36: { 
    // Predicate_post_truncst
    // Predicate_post_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 37: { 
    // Predicate_post_truncsti8
    // Predicate_truncstorei8
    // Predicate_pre_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 38: { 
    // Predicate_istore
    // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 39: { 
    // Predicate_alignedstore32
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() >= 4;

  }
  case 40: { 
    // Predicate_pre_store
    // Predicate_pre_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 41: { 
    // Predicate_hword_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 2;

  }
  case 42: { 
    // Predicate_byte_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 1;

  }
  case 43: { 
    // Predicate_non_word_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() < 4;

  }
  case 44: { 
    // Predicate_dword_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() >= 8;

  }
  case 45: { 
    // Predicate_word_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 4;

  }
  case 46: { 
    // Predicate_imm0_65535
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 65536;

  }
  case 47: { 
    // Predicate_imm0_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 256; 
  }
  case 48: { 
    // Predicate_imm0_239
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 240; 
  }
  case 49: { 
    // Predicate_imm0_15
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 16;

  }
  case 50: { 
    // Predicate_and_su
    // Predicate_xor_su
    // Predicate_fmul_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 51: { 
    // Predicate_imm0_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 32;

  }
  case 52: { 
    // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 53: { 
    // Predicate_zextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::ZEXTLOAD;

  }
  case 54: { 
    // Predicate_zextloadi8
    // Predicate_sextloadi8
    // Predicate_extloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 55: { 
    // Predicate_sextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 56: { 
    // Predicate_zextloadi1
    // Predicate_extloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 57: { 
    // Predicate_alignedload32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() >= 4;

  }
  case 58: { 
    // Predicate_hword_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 2;

  }
  case 59: { 
    // Predicate_byte_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 1;

  }
  case 60: { 
    // Predicate_non_word_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() < 4;

  }
  case 61: { 
    // Predicate_extloadvi8
    // Predicate_zextloadvi8
    // Predicate_sextloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 62: { 
    // Predicate_extloadvi16
    // Predicate_zextloadvi16
    // Predicate_sextloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 63: { 
    // Predicate_extloadvi32
    // Predicate_zextloadvi32
    // Predicate_sextloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 64: { 
    // Predicate_dword_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() >= 8;

  }
  case 65: { 
    // Predicate_word_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 4;

  }
  case 66: { 
    // Predicate_strex_4
    // Predicate_stlex_4
    // Predicate_ldrex_4
    // Predicate_ldaex_4
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 67: { 
    // Predicate_atomic_load_8
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 68: { 
    // Predicate_atomic_load_acquire_8
    // Predicate_atomic_load_acquire_16
    // Predicate_atomic_load_acquire_32
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return isAcquireOrStronger(Ordering);

  }
  case 69: { 
    // Predicate_atomic_load_16
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 70: { 
    // Predicate_atomic_load_32
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 71: { 
    // Predicate_atomic_store_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 72: { 
    // Predicate_atomic_store_release_8
    // Predicate_atomic_store_release_16
    // Predicate_atomic_store_release_32
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return isReleaseOrStronger(Ordering);

  }
  case 73: { 
    // Predicate_atomic_store_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 74: { 
    // Predicate_atomic_store_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 75: { 
    // Predicate_lo5AllOne
    auto *N = cast<ConstantSDNode>(Node);

  // Returns true if all low 5-bits are 1.
  return (((uint32_t)N->getZExtValue()) & 0x1FUL) == 0x1FUL;

  }
  case 76: { 
    // Predicate_NEONimmAllZerosV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 32 && EltVal == 0);

  }
  case 77: { 
    // Predicate_imm0_255_not
    auto *N = cast<ConstantSDNode>(Node);

  return (uint32_t)(~N->getZExtValue()) < 255;

  }
  case 78: { 
    // Predicate_imm1_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 32; 
  }
  case 79: { 
    // Predicate_imm1_32
    auto *N = cast<ConstantSDNode>(Node);

   uint64_t Imm = N->getZExtValue();
   return Imm > 0 && Imm <= 32;
 
  }
  case 80: { 
    // Predicate_arm_i32imm
    auto *N = cast<ConstantSDNode>(Node);

  if (Subtarget->useMovt(*MF))
    return true;
  return ARM_AM::isSOImmTwoPartVal((unsigned)N->getZExtValue());

  }
  case 81: { 
    // Predicate_thumb_immshifted
    auto *N = cast<ConstantSDNode>(Node);

  return ARM_AM::isThumbImmShiftedVal((unsigned)N->getZExtValue());

  }
  case 82: { 
    // Predicate_imm0_255_comp
    auto *N = cast<ConstantSDNode>(Node);

  return ~((uint32_t)N->getZExtValue()) < 256;

  }
  case 83: { 
    // Predicate_imm256_510
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 256 && Imm < 511;

  }
  case 84: { 
    // Predicate_fadd_mlx
    // Predicate_fsub_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 85: { 
    // Predicate_vfp_f64imm
    auto *N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP64Imm(N->getValueAPF()) != -1;
    
  }
  case 86: { 
    // Predicate_vfp_f32imm
    auto *N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP32Imm(N->getValueAPF()) != -1;
    
  }
  case 87: { 
    // Predicate_shr_imm8
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 8; 
  }
  case 88: { 
    // Predicate_shr_imm16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 16; 
  }
  case 89: { 
    // Predicate_imm1_7
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 8; 
  }
  case 90: { 
    // Predicate_VectorIndex32
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return ((uint64_t)Imm) < 2;

  }
  }
}

bool CheckComplexPattern(SDNode *Root, SDNode *Parent,
                         SDValue N, unsigned PatternNo,
         SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) override {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: llvm_unreachable("Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+2);
  return SelectShiftImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 1:
    Result.resize(NextRes+3);
  return SelectRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 2:
    Result.resize(NextRes+2);
  return SelectImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 3:
    Result.resize(NextRes+1);
  return SelectAddrOffsetNone(N, Result[NextRes+0].first);
  case 4:
    Result.resize(NextRes+3);
  return SelectAddrMode3(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 5:
    Result.resize(NextRes+2);
  return SelectThumbAddrModeImm5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 6:
    Result.resize(NextRes+2);
  return SelectThumbAddrModeRR(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 7:
    Result.resize(NextRes+3);
  return SelectShiftRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 8:
    Result.resize(NextRes+2);
  return SelectShiftImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 9:
    Result.resize(NextRes+2);
  return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 10:
    Result.resize(NextRes+1);
  return SelectAddrMode6Offset(Root, N, Result[NextRes+0].first);
  case 11:
    Result.resize(NextRes+2);
  return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 12:
    Result.resize(NextRes+2);
  return SelectAddrModePC(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 13:
    Result.resize(NextRes+2);
  return SelectAddrMode2OffsetReg(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 14:
    Result.resize(NextRes+2);
  return SelectAddrMode2OffsetImm(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 15:
    Result.resize(NextRes+2);
  return SelectAddrMode3Offset(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 16:
    Result.resize(NextRes+3);
  return SelectLdStSOReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 17:
    Result.resize(NextRes+3);
  return SelectT2AddrModeSoReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 18:
    Result.resize(NextRes+1);
  return SelectT2AddrModeImm8Offset(Root, N, Result[NextRes+0].first);
  case 19:
    Result.resize(NextRes+2);
  return SelectAddrMode5(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 20:
    Result.resize(NextRes+2);
  return SelectAddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 21:
    Result.resize(NextRes+2);
  return SelectThumbAddrModeSP(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 22:
    Result.resize(NextRes+2);
  return SelectThumbAddrModeImm5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 23:
    Result.resize(NextRes+2);
  return SelectThumbAddrModeImm5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 24:
    Result.resize(NextRes+2);
  return SelectT2AddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 25:
    Result.resize(NextRes+2);
  return SelectT2AddrModeImm8(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 26:
    Result.resize(NextRes+2);
  return SelectCMOVPred(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 27:
    Result.resize(NextRes+2);
  return SelectT2AddrModeExclusive(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 28:
    Result.resize(NextRes+3);
  return SelectAddrMode2(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 29:
    Result.resize(NextRes+2);
  return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 30:
    Result.resize(NextRes+2);
  return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 31:
    Result.resize(NextRes+2);
  return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 32:
    Result.resize(NextRes+2);
  return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  }
}

SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) override {
  switch (XFormNo) {
  default: llvm_unreachable("Invalid xform # in table?");
  case 0: {  // hi16
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant((uint32_t)N->getZExtValue() >> 16, SDLoc(N),
                                   MVT::i32);

  }
  case 1: {  // t2_so_imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), SDLoc(N),
                                   MVT::i32);

  }
  case 2: {  // rot_imm_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  switch (N->getZExtValue()){
  default: llvm_unreachable(nullptr);
  case 0:  return CurDAG->getTargetConstant(0, SDLoc(N), MVT::i32);
  case 8:  return CurDAG->getTargetConstant(1, SDLoc(N), MVT::i32);
  case 16: return CurDAG->getTargetConstant(2, SDLoc(N), MVT::i32);
  case 24: return CurDAG->getTargetConstant(3, SDLoc(N), MVT::i32);
  }

  }
  case 3: {  // imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-(int)N->getZExtValue(), SDLoc(N), MVT::i32);

  }
  case 4: {  // t2_so_imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-((int)N->getZExtValue()), SDLoc(N),
                                   MVT::i32);

  }
  case 5: {  // DSubReg_i16_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/4, SDLoc(N),
                                   MVT::i32);

  }
  case 6: {  // SubReg_i16_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 3, SDLoc(N), MVT::i32);

  }
  case 7: {  // DSubReg_i32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/2, SDLoc(N),
                                   MVT::i32);

  }
  case 8: {  // SubReg_i32_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 1, SDLoc(N), MVT::i32);

  }
  case 9: {  // t2_so_imm_notSext16_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  APInt apIntN = N->getAPIntValue();
  unsigned N16bitSignExt = apIntN.trunc(16).sext(32).getZExtValue();
  return CurDAG->getTargetConstant(~N16bitSignExt, SDLoc(N), MVT::i32);

  }
  case 10: {  // imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~(int)N->getZExtValue(), SDLoc(N), MVT::i32);

  }
  case 11: {  // imm_sr_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned Imm = N->getZExtValue();
  return CurDAG->getTargetConstant((Imm == 32 ? 0 : Imm), SDLoc(N), MVT::i32);

  }
  case 12: {  // imm1_32_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant((int)N->getZExtValue() - 1, SDLoc(N),
                                   MVT::i32);

  }
  case 13: {  // DSubReg_i8_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/8, SDLoc(N),
                                   MVT::i32);

  }
  case 14: {  // SubReg_i8_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 7, SDLoc(N), MVT::i32);

  }
  case 15: {  // SSubReg_f32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::ssub_3 == ARM::ssub_0+3 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::ssub_0 + N->getZExtValue(), SDLoc(N),
                                   MVT::i32);

  }
  case 16: {  // DSubReg_f64_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue(), SDLoc(N),
                                   MVT::i32);

  }
  case 17: {  // thumb_immshifted_val
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmNonShiftedVal((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, SDLoc(N), MVT::i32);

  }
  case 18: {  // thumb_immshifted_shamt
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmValShift((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, SDLoc(N), MVT::i32);

  }
  case 19: {  // thumb_imm256_510_addend
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() - 255, SDLoc(N), MVT::i32);

  }
  case 20: {  // anonymous_4664
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP64Imm(InVal);
      return CurDAG->getTargetConstant(enc, SDLoc(N), MVT::i32);
    
  }
  case 21: {  // anonymous_4663
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP32Imm(InVal);
      return CurDAG->getTargetConstant(enc, SDLoc(N), MVT::i32);
    
  }
  }
}

