

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_4'
================================================================
* Date:           Thu Dec 12 12:28:22 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.40|     3.890|        1.27|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  102761|  102761|  102761|  102761|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+--------+--------+----------+-----------+-----------+------+----------+
        |                 |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  102760|  102760|      3670|          -|          -|    28|    no    |
        | + Loop 1.1      |    3668|    3668|       131|          -|          -|    28|    no    |
        |  ++ Loop 1.1.1  |     128|     128|         8|          -|          -|    16|    no    |
        +-----------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    201|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|      15|      4|
|Multiplexer      |        -|      -|       -|    101|
|Register         |        -|      -|     223|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     238|    306|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +------------------------------------+--------------------------------+-----------+
    |              Instance              |             Module             | Expression|
    +------------------------------------+--------------------------------+-----------+
    |network_mul_mul_15s_16s_30_3_1_U65  |network_mul_mul_15s_16s_30_3_1  |  i0 * i1  |
    +------------------------------------+--------------------------------+-----------+

    * Memory: 
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+
    |          Memory         |                    Module                    | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+
    |SeparableConv2D_4_w_s_U  |pointwise_conv2d_fix_4_SeparableConv2D_4_w_s  |        0|  15|   4|    16|   15|     1|          240|
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+
    |Total                    |                                              |        0|  15|   4|    16|   15|     1|          240|
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |buffer_fu_275_p2     |     +    |      0|  0|  23|          16|          16|
    |in_d_1_fu_215_p2     |     +    |      0|  0|  15|           5|           1|
    |next_mul_fu_225_p2   |     +    |      0|  0|  19|          10|          14|
    |out_h_2_fu_149_p2    |     +    |      0|  0|  15|           5|           1|
    |out_w_2_fu_195_p2    |     +    |      0|  0|  15|           5|           1|
    |tmp1_fu_236_p2       |     +    |      0|  0|  13|          11|          11|
    |tmp_5_fu_243_p2      |     +    |      0|  0|  21|          15|          15|
    |tmp_fu_231_p2        |     +    |      0|  0|  19|          14|          14|
    |tmp_1_fu_179_p2      |     -    |      0|  0|  13|          11|          11|
    |exitcond1_fu_189_p2  |   icmp   |      0|  0|  11|           5|           4|
    |exitcond2_fu_143_p2  |   icmp   |      0|  0|  11|           5|           4|
    |exitcond_fu_209_p2   |   icmp   |      0|  0|  11|           5|           6|
    |buffer_1_fu_293_p3   |  select  |      0|  0|  15|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 201|         108|          99|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  56|         13|    1|         13|
    |buffer1_reg_109  |   9|          2|   16|         32|
    |in_d_reg_121     |   9|          2|    5|         10|
    |out_h_reg_87     |   9|          2|    5|         10|
    |out_w_reg_98     |   9|          2|    5|         10|
    |phi_mul_reg_132  |   9|          2|   14|         28|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 101|         23|   46|        103|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |SeparableConv2D_4_w_3_reg_404  |  15|   0|   15|          0|
    |ap_CS_fsm                      |  12|   0|   12|          0|
    |buffer1_reg_109                |  16|   0|   16|          0|
    |in_d_1_reg_359                 |   5|   0|    5|          0|
    |in_d_reg_121                   |   5|   0|    5|          0|
    |input_load_reg_399             |  16|   0|   16|          0|
    |next_mul_reg_369               |  14|   0|   14|          0|
    |out_h_2_reg_323                |   5|   0|    5|          0|
    |out_h_reg_87                   |   5|   0|    5|          0|
    |out_w_2_reg_341                |   5|   0|    5|          0|
    |out_w_reg_98                   |   5|   0|    5|          0|
    |phi_mul_reg_132                |  14|   0|   14|          0|
    |tmp1_reg_379                   |  11|   0|   11|          0|
    |tmp_1_reg_328                  |   9|   0|   11|          2|
    |tmp_22_cast_reg_333            |  13|   0|   15|          2|
    |tmp_23_cast4_reg_346           |   5|   0|   11|          6|
    |tmp_23_cast_reg_351            |   5|   0|   14|          9|
    |tmp_5_reg_384                  |  15|   0|   15|          0|
    |tmp_8_reg_419                  |  30|   0|   30|          0|
    |tmp_9_reg_364                  |   4|   0|    4|          0|
    |tmp_reg_374                    |  14|   0|   14|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 223|   0|  242|         19|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / (!exitcond)
	12  / (exitcond)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	4  / true
12 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.76ns)   --->   "br label %.preheader4" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 14 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%out_h = phi i5 [ 0, %.preheader4.preheader.critedge ], [ %out_h_2, %.preheader4.loopexit ]"   --->   Operation 15 'phi' 'out_h' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.36ns)   --->   "%exitcond2 = icmp eq i5 %out_h, -4" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 16 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 17 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.78ns)   --->   "%out_h_2 = add i5 %out_h, 1" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 18 'add' 'out_h_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %4, label %.preheader.preheader" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_shl = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h, i5 0)" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 20 'bitconcatenate' 'p_shl' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %p_shl to i11" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 21 'zext' 'p_shl_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_shl1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h, i2 0)" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 22 'bitconcatenate' 'p_shl1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i7 %p_shl1 to i11" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 23 'zext' 'p_shl1_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.73ns)   --->   "%tmp_1 = sub i11 %p_shl_cast, %p_shl1_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 24 'sub' 'tmp_1' <Predicate = (!exitcond2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_22_cast = sext i11 %tmp_1 to i15" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 25 'sext' 'tmp_22_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.76ns)   --->   "br label %.preheader" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 26 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 27 'speclooptripcount' 'empty_12' <Predicate = (exitcond2)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 28 'ret' <Predicate = (exitcond2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%out_w = phi i5 [ %out_w_2, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 29 'phi' 'out_w' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.36ns)   --->   "%exitcond1 = icmp eq i5 %out_w, -4" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 30 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 31 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.78ns)   --->   "%out_w_2 = add i5 %out_w, 1" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 32 'add' 'out_w_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader4.loopexit, label %0" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_23_cast4 = zext i5 %out_w to i11" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 34 'zext' 'tmp_23_cast4' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_23_cast = zext i5 %out_w to i14" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 35 'zext' 'tmp_23_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.76ns)   --->   "br label %1" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 36 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br label %.preheader4"   --->   Operation 37 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.81>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%buffer1 = phi i16 [ -10739, %0 ], [ %buffer, %2 ]"   --->   Operation 38 'phi' 'buffer1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%in_d = phi i5 [ 0, %0 ], [ %in_d_1, %2 ]"   --->   Operation 39 'phi' 'in_d' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%phi_mul = phi i14 [ 0, %0 ], [ %next_mul, %2 ]"   --->   Operation 40 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.36ns)   --->   "%exitcond = icmp eq i5 %in_d, -16" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 41 'icmp' 'exitcond' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 42 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.78ns)   --->   "%in_d_1 = add i5 %in_d, 1" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 43 'add' 'in_d_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %2" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i5 %in_d to i4" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 45 'trunc' 'tmp_9' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.81ns)   --->   "%next_mul = add i14 784, %phi_mul"   --->   Operation 46 'add' 'next_mul' <Predicate = (!exitcond)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (1.81ns)   --->   "%tmp = add i14 %tmp_23_cast, %phi_mul" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 47 'add' 'tmp' <Predicate = (!exitcond)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (1.63ns)   --->   "%tmp1 = add i11 %tmp_1, %tmp_23_cast4" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 48 'add' 'tmp1' <Predicate = (exitcond)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.81>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_cast = zext i14 %tmp to i15" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 49 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (1.81ns)   --->   "%tmp_5 = add i15 %tmp_22_cast, %tmp_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 50 'add' 'tmp_5' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.68>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_31_cast = sext i15 %tmp_5 to i32" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 51 'sext' 'tmp_31_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_6 = zext i32 %tmp_31_cast to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 52 'zext' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_6" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 53 'getelementptr' 'input_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [2/2] (1.68ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 54 'load' 'input_load' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_7 = zext i4 %tmp_9 to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 55 'zext' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%SeparableConv2D_4_w_2 = getelementptr [16 x i15]* @SeparableConv2D_4_w_s, i64 0, i64 %tmp_7" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 56 'getelementptr' 'SeparableConv2D_4_w_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [2/2] (1.68ns)   --->   "%SeparableConv2D_4_w_3 = load i15* %SeparableConv2D_4_w_2, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 57 'load' 'SeparableConv2D_4_w_3' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>

State 7 <SV = 6> <Delay = 1.68>
ST_7 : Operation 58 [1/2] (1.68ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 58 'load' 'input_load' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 59 [1/2] (1.68ns)   --->   "%SeparableConv2D_4_w_3 = load i15* %SeparableConv2D_4_w_2, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 59 'load' 'SeparableConv2D_4_w_3' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>

State 8 <SV = 7> <Delay = 3.89>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_33_cast = sext i16 %input_load to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 60 'sext' 'tmp_33_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_36_cast = sext i15 %SeparableConv2D_4_w_3 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 61 'sext' 'tmp_36_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_8 = mul i30 %tmp_36_cast, %tmp_33_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 62 'mul' 'tmp_8' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 3.89>
ST_9 : Operation 63 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_8 = mul i30 %tmp_36_cast, %tmp_33_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 63 'mul' 'tmp_8' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 64 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_8 = mul i30 %tmp_36_cast, %tmp_33_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 64 'mul' 'tmp_8' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 2.07>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_s = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_8, i32 14, i32 29)" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 65 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 66 [1/1] (2.07ns)   --->   "%buffer = add i16 %buffer1, %tmp_s" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 66 'add' 'buffer' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 67 [1/1] (0.00ns)   --->   "br label %1" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 4> <Delay = 2.43>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i16 %buffer1 to i15" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 68 'trunc' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %buffer1, i32 15)" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 69 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (0.75ns)   --->   "%buffer_1 = select i1 %tmp_4, i15 0, i15 %tmp_2" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 70 'select' 'buffer_1' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%buffer_1_cast = zext i15 %buffer_1 to i16" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 71 'zext' 'buffer_1_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_26_cast = sext i11 %tmp1 to i32" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 72 'sext' 'tmp_26_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_3 = zext i32 %tmp_26_cast to i64" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 73 'zext' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_3" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 74 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (1.68ns)   --->   "store i16 %buffer_1_cast, i16* %output_addr, align 2" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 75 'store' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "br label %.preheader" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_4_w_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                 (speclooptripcount) [ 0000000000000]
StgValue_14           (br               ) [ 0111111111111]
out_h                 (phi              ) [ 0010000000000]
exitcond2             (icmp             ) [ 0011111111111]
empty_9               (speclooptripcount) [ 0000000000000]
out_h_2               (add              ) [ 0111111111111]
StgValue_19           (br               ) [ 0000000000000]
p_shl                 (bitconcatenate   ) [ 0000000000000]
p_shl_cast            (zext             ) [ 0000000000000]
p_shl1                (bitconcatenate   ) [ 0000000000000]
p_shl1_cast           (zext             ) [ 0000000000000]
tmp_1                 (sub              ) [ 0001111111111]
tmp_22_cast           (sext             ) [ 0001111111111]
StgValue_26           (br               ) [ 0011111111111]
empty_12              (speclooptripcount) [ 0000000000000]
StgValue_28           (ret              ) [ 0000000000000]
out_w                 (phi              ) [ 0001000000000]
exitcond1             (icmp             ) [ 0011111111111]
empty_10              (speclooptripcount) [ 0000000000000]
out_w_2               (add              ) [ 0011111111111]
StgValue_33           (br               ) [ 0000000000000]
tmp_23_cast4          (zext             ) [ 0000111111110]
tmp_23_cast           (zext             ) [ 0000111111110]
StgValue_36           (br               ) [ 0011111111111]
StgValue_37           (br               ) [ 0111111111111]
buffer1               (phi              ) [ 0000111111111]
in_d                  (phi              ) [ 0000100000000]
phi_mul               (phi              ) [ 0000100000000]
exitcond              (icmp             ) [ 0011111111111]
empty_11              (speclooptripcount) [ 0000000000000]
in_d_1                (add              ) [ 0011111111111]
StgValue_44           (br               ) [ 0000000000000]
tmp_9                 (trunc            ) [ 0000011000000]
next_mul              (add              ) [ 0011111111111]
tmp                   (add              ) [ 0000010000000]
tmp1                  (add              ) [ 0000000000001]
tmp_cast              (zext             ) [ 0000000000000]
tmp_5                 (add              ) [ 0000001000000]
tmp_31_cast           (sext             ) [ 0000000000000]
tmp_6                 (zext             ) [ 0000000000000]
input_addr            (getelementptr    ) [ 0000000100000]
tmp_7                 (zext             ) [ 0000000000000]
SeparableConv2D_4_w_2 (getelementptr    ) [ 0000000100000]
input_load            (load             ) [ 0000000010000]
SeparableConv2D_4_w_3 (load             ) [ 0000000010000]
tmp_33_cast           (sext             ) [ 0000000001100]
tmp_36_cast           (sext             ) [ 0000000001100]
tmp_8                 (mul              ) [ 0000000000010]
tmp_s                 (partselect       ) [ 0000000000000]
buffer                (add              ) [ 0011111111111]
StgValue_67           (br               ) [ 0011111111111]
tmp_2                 (trunc            ) [ 0000000000000]
tmp_4                 (bitselect        ) [ 0000000000000]
buffer_1              (select           ) [ 0000000000000]
buffer_1_cast         (zext             ) [ 0000000000000]
tmp_26_cast           (sext             ) [ 0000000000000]
tmp_3                 (zext             ) [ 0000000000000]
output_addr           (getelementptr    ) [ 0000000000000]
StgValue_75           (store            ) [ 0000000000000]
StgValue_76           (br               ) [ 0011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="SeparableConv2D_4_w_s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_4_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="input_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="16" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="32" slack="0"/>
<pin id="52" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/6 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="14" slack="0"/>
<pin id="57" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="58" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/6 "/>
</bind>
</comp>

<comp id="61" class="1004" name="SeparableConv2D_4_w_2_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="15" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="4" slack="0"/>
<pin id="65" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_4_w_2/6 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="4" slack="0"/>
<pin id="70" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="71" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_4_w_3/6 "/>
</bind>
</comp>

<comp id="74" class="1004" name="output_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="32" slack="0"/>
<pin id="78" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/12 "/>
</bind>
</comp>

<comp id="81" class="1004" name="StgValue_75_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="14" slack="0"/>
<pin id="83" dir="0" index="1" bw="16" slack="0"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_75/12 "/>
</bind>
</comp>

<comp id="87" class="1005" name="out_h_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="5" slack="1"/>
<pin id="89" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_h (phireg) "/>
</bind>
</comp>

<comp id="91" class="1004" name="out_h_phi_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="1"/>
<pin id="93" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="5" slack="0"/>
<pin id="95" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h/2 "/>
</bind>
</comp>

<comp id="98" class="1005" name="out_w_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="5" slack="1"/>
<pin id="100" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_w (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="out_w_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="5" slack="0"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="1" slack="1"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w/3 "/>
</bind>
</comp>

<comp id="109" class="1005" name="buffer1_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="1"/>
<pin id="111" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buffer1 (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="buffer1_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="15" slack="1"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="16" slack="1"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buffer1/4 "/>
</bind>
</comp>

<comp id="121" class="1005" name="in_d_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="5" slack="1"/>
<pin id="123" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="in_d (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="in_d_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="1"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="5" slack="0"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_d/4 "/>
</bind>
</comp>

<comp id="132" class="1005" name="phi_mul_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="14" slack="1"/>
<pin id="134" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="phi_mul_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="1"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="14" slack="0"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="exitcond2_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="5" slack="0"/>
<pin id="145" dir="0" index="1" bw="5" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="out_h_2_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="5" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h_2/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="p_shl_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="10" slack="0"/>
<pin id="157" dir="0" index="1" bw="5" slack="0"/>
<pin id="158" dir="0" index="2" bw="1" slack="0"/>
<pin id="159" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="p_shl_cast_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="10" slack="0"/>
<pin id="165" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="p_shl1_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="7" slack="0"/>
<pin id="169" dir="0" index="1" bw="5" slack="0"/>
<pin id="170" dir="0" index="2" bw="1" slack="0"/>
<pin id="171" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="p_shl1_cast_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="7" slack="0"/>
<pin id="177" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="10" slack="0"/>
<pin id="181" dir="0" index="1" bw="7" slack="0"/>
<pin id="182" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_22_cast_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="11" slack="0"/>
<pin id="187" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_22_cast/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="exitcond1_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="5" slack="0"/>
<pin id="191" dir="0" index="1" bw="5" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="out_w_2_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w_2/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_23_cast4_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="5" slack="0"/>
<pin id="203" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_cast4/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_23_cast_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="5" slack="0"/>
<pin id="207" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_cast/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="exitcond_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="5" slack="0"/>
<pin id="211" dir="0" index="1" bw="5" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="in_d_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="5" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_d_1/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_9_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="5" slack="0"/>
<pin id="223" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="next_mul_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="11" slack="0"/>
<pin id="227" dir="0" index="1" bw="14" slack="0"/>
<pin id="228" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="5" slack="1"/>
<pin id="233" dir="0" index="1" bw="14" slack="0"/>
<pin id="234" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="11" slack="2"/>
<pin id="238" dir="0" index="1" bw="5" slack="1"/>
<pin id="239" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_cast_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="14" slack="1"/>
<pin id="242" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/5 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_5_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="11" slack="3"/>
<pin id="245" dir="0" index="1" bw="14" slack="0"/>
<pin id="246" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_31_cast_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="15" slack="1"/>
<pin id="250" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_31_cast/6 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_6_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="15" slack="0"/>
<pin id="253" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_7_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="2"/>
<pin id="258" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_33_cast_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="1"/>
<pin id="262" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_33_cast/8 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_36_cast_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="15" slack="1"/>
<pin id="265" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_36_cast/8 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_s_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="0"/>
<pin id="268" dir="0" index="1" bw="30" slack="1"/>
<pin id="269" dir="0" index="2" bw="5" slack="0"/>
<pin id="270" dir="0" index="3" bw="6" slack="0"/>
<pin id="271" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/11 "/>
</bind>
</comp>

<comp id="275" class="1004" name="buffer_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="7"/>
<pin id="277" dir="0" index="1" bw="16" slack="0"/>
<pin id="278" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="buffer/11 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_2_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="16" slack="1"/>
<pin id="283" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/12 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_4_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="16" slack="1"/>
<pin id="288" dir="0" index="2" bw="5" slack="0"/>
<pin id="289" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/12 "/>
</bind>
</comp>

<comp id="293" class="1004" name="buffer_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="15" slack="0"/>
<pin id="296" dir="0" index="2" bw="15" slack="0"/>
<pin id="297" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buffer_1/12 "/>
</bind>
</comp>

<comp id="301" class="1004" name="buffer_1_cast_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="15" slack="0"/>
<pin id="303" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="buffer_1_cast/12 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_26_cast_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="11" slack="1"/>
<pin id="308" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_26_cast/12 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_3_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="11" slack="0"/>
<pin id="311" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/12 "/>
</bind>
</comp>

<comp id="314" class="1007" name="grp_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="15" slack="0"/>
<pin id="316" dir="0" index="1" bw="16" slack="0"/>
<pin id="317" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8/8 "/>
</bind>
</comp>

<comp id="323" class="1005" name="out_h_2_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="5" slack="0"/>
<pin id="325" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_h_2 "/>
</bind>
</comp>

<comp id="328" class="1005" name="tmp_1_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="11" slack="2"/>
<pin id="330" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="333" class="1005" name="tmp_22_cast_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="15" slack="3"/>
<pin id="335" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="tmp_22_cast "/>
</bind>
</comp>

<comp id="341" class="1005" name="out_w_2_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="5" slack="0"/>
<pin id="343" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_w_2 "/>
</bind>
</comp>

<comp id="346" class="1005" name="tmp_23_cast4_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="11" slack="1"/>
<pin id="348" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23_cast4 "/>
</bind>
</comp>

<comp id="351" class="1005" name="tmp_23_cast_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="14" slack="1"/>
<pin id="353" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23_cast "/>
</bind>
</comp>

<comp id="359" class="1005" name="in_d_1_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="5" slack="0"/>
<pin id="361" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="in_d_1 "/>
</bind>
</comp>

<comp id="364" class="1005" name="tmp_9_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="4" slack="2"/>
<pin id="366" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="369" class="1005" name="next_mul_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="14" slack="0"/>
<pin id="371" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="374" class="1005" name="tmp_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="14" slack="1"/>
<pin id="376" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="379" class="1005" name="tmp1_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="11" slack="1"/>
<pin id="381" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="384" class="1005" name="tmp_5_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="15" slack="1"/>
<pin id="386" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="389" class="1005" name="input_addr_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="14" slack="1"/>
<pin id="391" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="394" class="1005" name="SeparableConv2D_4_w_2_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="4" slack="1"/>
<pin id="396" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_4_w_2 "/>
</bind>
</comp>

<comp id="399" class="1005" name="input_load_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="16" slack="1"/>
<pin id="401" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="404" class="1005" name="SeparableConv2D_4_w_3_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="15" slack="1"/>
<pin id="406" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_4_w_3 "/>
</bind>
</comp>

<comp id="409" class="1005" name="tmp_33_cast_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="30" slack="1"/>
<pin id="411" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_cast "/>
</bind>
</comp>

<comp id="414" class="1005" name="tmp_36_cast_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="30" slack="1"/>
<pin id="416" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36_cast "/>
</bind>
</comp>

<comp id="419" class="1005" name="tmp_8_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="30" slack="1"/>
<pin id="421" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="424" class="1005" name="buffer_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="16" slack="1"/>
<pin id="426" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buffer "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="34" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="66"><net_src comp="4" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="34" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="73"><net_src comp="61" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="34" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="87" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="109" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="120"><net_src comp="113" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="26" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="91" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="12" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="91" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="16" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="160"><net_src comp="18" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="91" pin="4"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="10" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="166"><net_src comp="155" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="20" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="91" pin="4"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="22" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="178"><net_src comp="167" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="163" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="175" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="188"><net_src comp="179" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="193"><net_src comp="102" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="12" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="102" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="16" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="102" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="102" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="125" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="28" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="125" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="16" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="125" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="32" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="136" pin="4"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="136" pin="4"/><net_sink comp="231" pin=1"/></net>

<net id="247"><net_src comp="240" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="254"><net_src comp="248" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="259"><net_src comp="256" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="272"><net_src comp="36" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="38" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="274"><net_src comp="40" pin="0"/><net_sink comp="266" pin=3"/></net>

<net id="279"><net_src comp="109" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="266" pin="4"/><net_sink comp="275" pin=1"/></net>

<net id="284"><net_src comp="109" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="42" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="109" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="44" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="298"><net_src comp="285" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="46" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="281" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="304"><net_src comp="293" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="312"><net_src comp="306" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="318"><net_src comp="263" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="260" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="326"><net_src comp="149" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="331"><net_src comp="179" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="336"><net_src comp="185" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="344"><net_src comp="195" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="349"><net_src comp="201" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="354"><net_src comp="205" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="362"><net_src comp="215" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="367"><net_src comp="221" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="372"><net_src comp="225" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="377"><net_src comp="231" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="382"><net_src comp="236" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="387"><net_src comp="243" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="392"><net_src comp="48" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="397"><net_src comp="61" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="402"><net_src comp="55" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="407"><net_src comp="68" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="412"><net_src comp="260" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="417"><net_src comp="263" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="422"><net_src comp="314" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="427"><net_src comp="275" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="113" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {12 }
	Port: SeparableConv2D_4_w_s | {}
 - Input state : 
	Port: pointwise_conv2d_fix.4 : input_r | {6 7 }
	Port: pointwise_conv2d_fix.4 : SeparableConv2D_4_w_s | {6 7 }
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		out_h_2 : 1
		StgValue_19 : 2
		p_shl : 1
		p_shl_cast : 2
		p_shl1 : 1
		p_shl1_cast : 2
		tmp_1 : 3
		tmp_22_cast : 4
	State 3
		exitcond1 : 1
		out_w_2 : 1
		StgValue_33 : 2
		tmp_23_cast4 : 1
		tmp_23_cast : 1
	State 4
		exitcond : 1
		in_d_1 : 1
		StgValue_44 : 2
		tmp_9 : 1
		next_mul : 1
		tmp : 1
	State 5
		tmp_5 : 1
	State 6
		tmp_6 : 1
		input_addr : 2
		input_load : 3
		SeparableConv2D_4_w_2 : 1
		SeparableConv2D_4_w_3 : 2
	State 7
	State 8
		tmp_8 : 1
	State 9
	State 10
	State 11
		buffer : 1
	State 12
		buffer_1 : 1
		buffer_1_cast : 2
		tmp_3 : 1
		output_addr : 2
		StgValue_75 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |    out_h_2_fu_149    |    0    |    0    |    15   |
|          |    out_w_2_fu_195    |    0    |    0    |    15   |
|          |     in_d_1_fu_215    |    0    |    0    |    15   |
|    add   |    next_mul_fu_225   |    0    |    0    |    19   |
|          |      tmp_fu_231      |    0    |    0    |    19   |
|          |      tmp1_fu_236     |    0    |    0    |    13   |
|          |     tmp_5_fu_243     |    0    |    0    |    19   |
|          |     buffer_fu_275    |    0    |    0    |    23   |
|----------|----------------------|---------|---------|---------|
|          |   exitcond2_fu_143   |    0    |    0    |    11   |
|   icmp   |   exitcond1_fu_189   |    0    |    0    |    11   |
|          |    exitcond_fu_209   |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|  select  |    buffer_1_fu_293   |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|    sub   |     tmp_1_fu_179     |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|    mul   |      grp_fu_314      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|     p_shl_fu_155     |    0    |    0    |    0    |
|          |     p_shl1_fu_167    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   p_shl_cast_fu_163  |    0    |    0    |    0    |
|          |  p_shl1_cast_fu_175  |    0    |    0    |    0    |
|          |  tmp_23_cast4_fu_201 |    0    |    0    |    0    |
|          |  tmp_23_cast_fu_205  |    0    |    0    |    0    |
|   zext   |    tmp_cast_fu_240   |    0    |    0    |    0    |
|          |     tmp_6_fu_251     |    0    |    0    |    0    |
|          |     tmp_7_fu_256     |    0    |    0    |    0    |
|          | buffer_1_cast_fu_301 |    0    |    0    |    0    |
|          |     tmp_3_fu_309     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  tmp_22_cast_fu_185  |    0    |    0    |    0    |
|          |  tmp_31_cast_fu_248  |    0    |    0    |    0    |
|   sext   |  tmp_33_cast_fu_260  |    0    |    0    |    0    |
|          |  tmp_36_cast_fu_263  |    0    |    0    |    0    |
|          |  tmp_26_cast_fu_306  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |     tmp_9_fu_221     |    0    |    0    |    0    |
|          |     tmp_2_fu_281     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|     tmp_s_fu_266     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
| bitselect|     tmp_4_fu_285     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |    0    |   200   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|SeparableConv2D_4_w_2_reg_394|    4   |
|SeparableConv2D_4_w_3_reg_404|   15   |
|       buffer1_reg_109       |   16   |
|        buffer_reg_424       |   16   |
|        in_d_1_reg_359       |    5   |
|         in_d_reg_121        |    5   |
|      input_addr_reg_389     |   14   |
|      input_load_reg_399     |   16   |
|       next_mul_reg_369      |   14   |
|       out_h_2_reg_323       |    5   |
|         out_h_reg_87        |    5   |
|       out_w_2_reg_341       |    5   |
|         out_w_reg_98        |    5   |
|       phi_mul_reg_132       |   14   |
|         tmp1_reg_379        |   11   |
|        tmp_1_reg_328        |   11   |
|     tmp_22_cast_reg_333     |   15   |
|     tmp_23_cast4_reg_346    |   11   |
|     tmp_23_cast_reg_351     |   14   |
|     tmp_33_cast_reg_409     |   30   |
|     tmp_36_cast_reg_414     |   30   |
|        tmp_5_reg_384        |   15   |
|        tmp_8_reg_419        |   30   |
|        tmp_9_reg_364        |    4   |
|         tmp_reg_374         |   14   |
+-----------------------------+--------+
|            Total            |   324  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_55 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_68 |  p0  |   2  |   4  |    8   ||    9    |
|  buffer1_reg_109 |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_314    |  p0  |   2  |  15  |   30   ||    9    |
|    grp_fu_314    |  p1  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   130  ||  8.845  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   200  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   45   |
|  Register |    -   |    -   |   324  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    8   |   324  |   245  |
+-----------+--------+--------+--------+--------+
