// Seed: 3222403178
module module_0;
  assign id_1 = id_1;
  assign id_1 = 1;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    input supply1 id_2,
    output wire id_3,
    output uwire id_4,
    input uwire id_5,
    output wand id_6,
    output tri0 id_7,
    input wand id_8,
    output tri0 id_9,
    output tri1 id_10,
    input wire id_11,
    input tri1 id_12,
    output tri0 id_13,
    input supply0 id_14,
    output tri1 id_15,
    output tri0 id_16,
    input tri id_17,
    output wor id_18,
    input tri1 id_19,
    input uwire id_20,
    input uwire id_21,
    input tri id_22,
    input wand id_23
);
  assign id_15 = id_17;
  assign id_9  = id_11 == id_12;
  xnor (
      id_10, id_11, id_12, id_14, id_17, id_19, id_2, id_20, id_21, id_22, id_23, id_25, id_5, id_8
  );
  wire id_25;
  module_0();
endmodule
