

================================================================
== Vitis HLS Report for 'pollings'
================================================================
* Date:           Sat May 17 19:12:36 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        Pollings_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |     4116|     4116|  41.160 us|  41.160 us|  4096|  4096|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_24_1_VITIS_LOOP_25_2  |     4114|     4114|        23|          4|          1|  1024|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    722|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    -|    1176|   1395|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    259|    -|
|Register         |        -|    -|     957|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|    2133|   2504|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|       2|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+-----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  316|  552|    0|
    |gmem_m_axi_U     |gmem_m_axi     |        2|   0|  860|  843|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |Total            |               |        2|   0| 1176| 1395|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln24_1_fu_433_p2       |         +|   0|  0|  13|          10|           1|
    |add_ln24_fu_409_p2         |         +|   0|  0|  14|           6|           1|
    |add_ln36_1_fu_526_p2       |         +|   0|  0|  14|           9|           9|
    |add_ln36_fu_516_p2         |         +|   0|  0|  14|           9|           9|
    |add_ln39_fu_365_p2         |         +|   0|  0|  71|          64|          64|
    |add_ln40_fu_376_p2         |         +|   0|  0|  71|          64|          64|
    |add_ln41_fu_387_p2         |         +|   0|  0|  71|          64|          64|
    |empty_17_fu_317_p2         |         +|   0|  0|  13|          10|          10|
    |empty_19_fu_341_p2         |         +|   0|  0|  71|          64|          64|
    |empty_20_fu_347_p2         |         +|   0|  0|  71|          64|          64|
    |j_fu_398_p2                |         +|   0|  0|  14|           6|           1|
    |sum_fu_536_p2              |         +|   0|  0|  13|          10|          10|
    |tmp_fu_336_p2              |         +|   0|  0|  71|          64|          64|
    |ap_block_pp0_stage3_01001  |       and|   0|  0|   2|           1|           1|
    |ap_condition_769           |       and|   0|  0|   2|           1|           1|
    |ap_condition_773           |       and|   0|  0|   2|           1|           1|
    |ap_condition_777           |       and|   0|  0|   2|           1|           1|
    |icmp_ln24_fu_439_p2        |      icmp|   0|  0|  13|          10|           2|
    |icmp_ln25_fu_403_p2        |      icmp|   0|  0|  14|           6|           7|
    |icmp_ln34_1_fu_476_p2      |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln34_2_fu_501_p2      |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln34_fu_450_p2        |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln35_1_fu_486_p2      |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln35_2_fu_552_p2      |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln35_fu_463_p2        |      icmp|   0|  0|  15|           8|           8|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001  |        or|   0|  0|   2|           1|           1|
    |ap_block_state16_io        |        or|   0|  0|   2|           1|           1|
    |i_fu_270_p3                |    select|   0|  0|   6|           1|           6|
    |max_val_1_fu_454_p3        |    select|   0|  0|   8|           1|           8|
    |max_val_3_fu_480_p3        |    select|   0|  0|   8|           1|           8|
    |max_val_5_fu_506_p3        |    select|   0|  0|   8|           1|           8|
    |min_val_1_fu_467_p3        |    select|   0|  0|   8|           1|           8|
    |min_val_2_fu_491_p3        |    select|   0|  0|   8|           1|           8|
    |min_val_3_fu_556_p3        |    select|   0|  0|   8|           1|           8|
    |select_ln24_fu_256_p3      |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 722|         528|         550|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |add_ln249_fu_122                     |   9|          2|    6|         12|
    |ap_NS_fsm                            |  25|          5|    1|          5|
    |ap_done_int                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5              |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg     |   9|          2|    1|          2|
    |ap_phi_mux_icmp_ln258_phi_fu_225_p4  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j7_load             |   9|          2|    6|         12|
    |gmem_ARADDR                          |  14|          3|   64|        192|
    |gmem_AWADDR                          |  20|          4|   64|        256|
    |gmem_WDATA                           |  20|          4|    8|         32|
    |gmem_blk_n_AR                        |   9|          2|    1|          2|
    |gmem_blk_n_AW                        |   9|          2|    1|          2|
    |gmem_blk_n_B                         |   9|          2|    1|          2|
    |gmem_blk_n_R                         |   9|          2|    1|          2|
    |gmem_blk_n_W                         |   9|          2|    1|          2|
    |i6_fu_114                            |   9|          2|    6|         12|
    |icmp_ln258_reg_222                   |   9|          2|    1|          2|
    |indvar_flatten5_fu_110               |   9|          2|   10|         20|
    |j7_fu_118                            |   9|          2|    6|         12|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 259|         56|  186|        583|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln249_fu_122                  |   6|   0|    6|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |avg_pool_read_reg_590             |  64|   0|   64|          0|
    |gmem_addr_1_reg_623               |  64|   0|   64|          0|
    |gmem_addr_2_reg_629               |  64|   0|   64|          0|
    |gmem_addr_3_reg_635               |  64|   0|   64|          0|
    |gmem_addr_4_reg_641               |  64|   0|   64|          0|
    |gmem_addr_reg_617                 |  64|   0|   64|          0|
    |i6_fu_114                         |   6|   0|    6|          0|
    |icmp_ln24_reg_652                 |   1|   0|    1|          0|
    |icmp_ln258_reg_222                |   1|   0|    1|          0|
    |icmp_ln25_reg_647                 |   1|   0|    1|          0|
    |in_img_read_reg_605               |  64|   0|   64|          0|
    |indvar_flatten5_fu_110            |  10|   0|   10|          0|
    |j7_fu_118                         |   6|   0|    6|          0|
    |max_pool_read_reg_600             |  64|   0|   64|          0|
    |max_val_1_reg_683                 |   8|   0|    8|          0|
    |max_val_5_reg_704                 |   8|   0|    8|          0|
    |min_pool_read_reg_595             |  64|   0|   64|          0|
    |min_val_2_reg_698                 |   8|   0|    8|          0|
    |min_val_3_reg_714                 |   8|   0|    8|          0|
    |select_ln24_reg_610               |   6|   0|    6|          0|
    |trunc_ln_reg_709                  |   8|   0|    8|          0|
    |val_1_reg_665                     |   8|   0|    8|          0|
    |val_2_reg_674                     |   8|   0|    8|          0|
    |val_3_reg_689                     |   8|   0|    8|          0|
    |val_reg_656                       |   8|   0|    8|          0|
    |gmem_addr_2_reg_629               |  64|  32|   64|          0|
    |gmem_addr_3_reg_635               |  64|  32|   64|          0|
    |gmem_addr_4_reg_641               |  64|  32|   64|          0|
    |icmp_ln24_reg_652                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 957| 128|  894|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|      pollings|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|      pollings|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|      pollings|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 4, D = 23, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten5 = alloca i32 1"   --->   Operation 26 'alloca' 'indvar_flatten5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i6 = alloca i32 1"   --->   Operation 27 'alloca' 'i6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j7 = alloca i32 1"   --->   Operation 28 'alloca' 'j7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%add_ln249 = alloca i32 1"   --->   Operation 29 'alloca' 'add_ln249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12" [Include/Pollings.c:7]   --->   Operation 30 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_img, void @empty_3, i32 4294967295, i32 4294967295, void @empty_4, i32 0, i32 0, void @empty_5, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_img, void @empty_8, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %max_pool, void @empty_3, i32 4294967295, i32 4294967295, void @empty_4, i32 0, i32 0, void @empty_5, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %max_pool, void @empty_8, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %min_pool, void @empty_3, i32 4294967295, i32 4294967295, void @empty_4, i32 0, i32 0, void @empty_5, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %min_pool, void @empty_8, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %avg_pool, void @empty_3, i32 4294967295, i32 4294967295, void @empty_4, i32 0, i32 0, void @empty_5, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %avg_pool, void @empty_8, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%avg_pool_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %avg_pool" [Include/Pollings.c:7]   --->   Operation 42 'read' 'avg_pool_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 43 [1/1] (1.00ns)   --->   "%min_pool_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %min_pool" [Include/Pollings.c:7]   --->   Operation 43 'read' 'min_pool_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 44 [1/1] (1.00ns)   --->   "%max_pool_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %max_pool" [Include/Pollings.c:7]   --->   Operation 44 'read' 'max_pool_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 45 [1/1] (1.00ns)   --->   "%in_img_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in_img" [Include/Pollings.c:7]   --->   Operation 45 'read' 'in_img_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 1, i6 %add_ln249"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %j7"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %i6"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten5"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc48"   --->   Operation 50 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%icmp_ln258 = phi i1 0, void %entry, i1 %icmp_ln25, void %for.inc48" [Include/Pollings.c:25]   --->   Operation 51 'phi' 'icmp_ln258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%j7_load = load i6 %j7" [Include/Pollings.c:24]   --->   Operation 52 'load' 'j7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.18ns)   --->   "%select_ln24 = select i1 %icmp_ln258, i6 0, i6 %j7_load" [Include/Pollings.c:24]   --->   Operation 53 'select' 'select_ln24' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.04>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%i6_load = load i6 %i6" [Include/Pollings.c:24]   --->   Operation 54 'load' 'i6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%add_ln249_load = load i6 %add_ln249" [Include/Pollings.c:24]   --->   Operation 55 'load' 'add_ln249_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.18ns)   --->   "%i = select i1 %icmp_ln258, i6 %add_ln249_load, i6 %i6_load" [Include/Pollings.c:24]   --->   Operation 56 'select' 'i' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%empty = trunc i6 %i" [Include/Pollings.c:24]   --->   Operation 57 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty, i5 0" [Include/Pollings.c:24]   --->   Operation 58 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %empty, i7 0" [Include/Pollings.c:24]   --->   Operation 59 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%p_cast = zext i12 %tmp_4" [Include/Pollings.c:24]   --->   Operation 60 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %empty, i7 64" [Include/Pollings.c:24]   --->   Operation 61 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i12 %tmp_5" [Include/Pollings.c:25]   --->   Operation 62 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i6 %select_ln24" [Include/Pollings.c:25]   --->   Operation 63 'zext' 'zext_ln25_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.73ns)   --->   "%empty_17 = add i10 %zext_ln25_1, i10 %tmp_2" [Include/Pollings.c:25]   --->   Operation 64 'add' 'empty_17' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%p_cast6 = zext i10 %empty_17" [Include/Pollings.c:25]   --->   Operation 65 'zext' 'p_cast6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%empty_18 = shl i6 %select_ln24, i6 1" [Include/Pollings.c:24]   --->   Operation 66 'shl' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%p_cast7 = zext i6 %empty_18" [Include/Pollings.c:24]   --->   Operation 67 'zext' 'p_cast7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (3.52ns) (out node of the LUT)   --->   "%tmp = add i64 %p_cast7, i64 %in_img_read" [Include/Pollings.c:24]   --->   Operation 68 'add' 'tmp' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (3.52ns)   --->   "%empty_19 = add i64 %tmp, i64 %zext_ln25" [Include/Pollings.c:24]   --->   Operation 69 'add' 'empty_19' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (3.52ns)   --->   "%empty_20 = add i64 %tmp, i64 %p_cast" [Include/Pollings.c:24]   --->   Operation 70 'add' 'empty_20' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %empty_20" [Include/Pollings.c:33]   --->   Operation 71 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i8 %gmem, i64 %empty_19" [Include/Pollings.c:33]   --->   Operation 72 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (3.52ns)   --->   "%add_ln39 = add i64 %p_cast6, i64 %max_pool_read" [Include/Pollings.c:39]   --->   Operation 73 'add' 'add_ln39' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i8 %gmem, i64 %add_ln39" [Include/Pollings.c:39]   --->   Operation 74 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (3.52ns)   --->   "%add_ln40 = add i64 %p_cast6, i64 %min_pool_read" [Include/Pollings.c:40]   --->   Operation 75 'add' 'add_ln40' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i8 %gmem, i64 %add_ln40" [Include/Pollings.c:40]   --->   Operation 76 'getelementptr' 'gmem_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (3.52ns)   --->   "%add_ln41 = add i64 %p_cast6, i64 %avg_pool_read" [Include/Pollings.c:41]   --->   Operation 77 'add' 'add_ln41' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i8 %gmem, i64 %add_ln41" [Include/Pollings.c:41]   --->   Operation 78 'getelementptr' 'gmem_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.82ns)   --->   "%j = add i6 %select_ln24, i6 1" [Include/Pollings.c:25]   --->   Operation 79 'add' 'j' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (1.82ns)   --->   "%icmp_ln25 = icmp_eq  i6 %j, i6 32" [Include/Pollings.c:25]   --->   Operation 80 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (1.82ns)   --->   "%add_ln24 = add i6 %i, i6 1" [Include/Pollings.c:24]   --->   Operation 81 'add' 'add_ln24' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln24 = store i6 %add_ln24, i6 %add_ln249" [Include/Pollings.c:24]   --->   Operation 82 'store' 'store_ln24' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 83 [1/1] (1.58ns)   --->   "%store_ln25 = store i6 %j, i6 %j7" [Include/Pollings.c:25]   --->   Operation 83 'store' 'store_ln25' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 84 [1/1] (1.58ns)   --->   "%store_ln24 = store i6 %i, i6 %i6" [Include/Pollings.c:24]   --->   Operation 84 'store' 'store_ln24' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 85 [8/8] (7.30ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i64 2" [Include/Pollings.c:33]   --->   Operation 85 'readreq' 'empty_21' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%indvar_flatten5_load = load i10 %indvar_flatten5" [Include/Pollings.c:24]   --->   Operation 86 'load' 'indvar_flatten5_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [7/8] (7.30ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i64 2" [Include/Pollings.c:33]   --->   Operation 87 'readreq' 'empty_21' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 88 [1/1] (1.73ns)   --->   "%add_ln24_1 = add i10 %indvar_flatten5_load, i10 1" [Include/Pollings.c:24]   --->   Operation 88 'add' 'add_ln24_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (1.73ns)   --->   "%icmp_ln24 = icmp_eq  i10 %indvar_flatten5_load, i10 1023" [Include/Pollings.c:24]   --->   Operation 89 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (1.58ns)   --->   "%store_ln24 = store i10 %add_ln24_1, i10 %indvar_flatten5" [Include/Pollings.c:24]   --->   Operation 90 'store' 'store_ln24' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %for.inc48, void %for.end50" [Include/Pollings.c:24]   --->   Operation 91 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 92 [6/8] (7.30ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i64 2" [Include/Pollings.c:33]   --->   Operation 92 'readreq' 'empty_21' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 93 [8/8] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr_1, i64 2" [Include/Pollings.c:33]   --->   Operation 93 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 94 [5/8] (7.30ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i64 2" [Include/Pollings.c:33]   --->   Operation 94 'readreq' 'empty_21' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 95 [7/8] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr_1, i64 2" [Include/Pollings.c:33]   --->   Operation 95 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 96 [4/8] (7.30ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i64 2" [Include/Pollings.c:33]   --->   Operation 96 'readreq' 'empty_21' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 97 [6/8] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr_1, i64 2" [Include/Pollings.c:33]   --->   Operation 97 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 98 [3/8] (7.30ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i64 2" [Include/Pollings.c:33]   --->   Operation 98 'readreq' 'empty_21' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 99 [5/8] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr_1, i64 2" [Include/Pollings.c:33]   --->   Operation 99 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 100 [2/8] (7.30ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i64 2" [Include/Pollings.c:33]   --->   Operation 100 'readreq' 'empty_21' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 101 [4/8] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr_1, i64 2" [Include/Pollings.c:33]   --->   Operation 101 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 102 [1/8] (7.30ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i64 2" [Include/Pollings.c:33]   --->   Operation 102 'readreq' 'empty_21' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 103 [3/8] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr_1, i64 2" [Include/Pollings.c:33]   --->   Operation 103 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 104 [1/1] (7.30ns)   --->   "%val = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem_addr" [Include/Pollings.c:33]   --->   Operation 104 'read' 'val' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 105 [2/8] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr_1, i64 2" [Include/Pollings.c:33]   --->   Operation 105 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 106 [1/1] (7.30ns)   --->   "%val_1 = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem_addr" [Include/Pollings.c:33]   --->   Operation 106 'read' 'val_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 107 [1/8] (7.30ns)   --->   "%empty_22 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr_1, i64 2" [Include/Pollings.c:33]   --->   Operation 107 'readreq' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 108 [1/1] (7.30ns)   --->   "%val_2 = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem_addr_1" [Include/Pollings.c:33]   --->   Operation 108 'read' 'val_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 109 [1/1] (1.91ns)   --->   "%icmp_ln34 = icmp_ugt  i8 %val_1, i8 %val" [Include/Pollings.c:34]   --->   Operation 109 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 110 [1/1] (1.24ns)   --->   "%max_val_1 = select i1 %icmp_ln34, i8 %val_1, i8 %val" [Include/Pollings.c:34]   --->   Operation 110 'select' 'max_val_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 111 [1/1] (7.30ns)   --->   "%val_3 = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem_addr_1" [Include/Pollings.c:33]   --->   Operation 111 'read' 'val_3' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i8 %val" [Include/Pollings.c:29]   --->   Operation 112 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 113 [1/1] (1.91ns)   --->   "%icmp_ln35 = icmp_ult  i8 %val_1, i8 %val" [Include/Pollings.c:35]   --->   Operation 113 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 114 [1/1] (1.24ns)   --->   "%min_val_1 = select i1 %icmp_ln35, i8 %val_1, i8 %val" [Include/Pollings.c:35]   --->   Operation 114 'select' 'min_val_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i8 %val_1" [Include/Pollings.c:27]   --->   Operation 115 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 116 [1/1] (1.91ns)   --->   "%icmp_ln34_1 = icmp_ugt  i8 %val_2, i8 %max_val_1" [Include/Pollings.c:34]   --->   Operation 116 'icmp' 'icmp_ln34_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 117 [1/1] (1.24ns)   --->   "%max_val_3 = select i1 %icmp_ln34_1, i8 %val_2, i8 %max_val_1" [Include/Pollings.c:34]   --->   Operation 117 'select' 'max_val_3' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 118 [1/1] (1.91ns)   --->   "%icmp_ln35_1 = icmp_ult  i8 %val_2, i8 %min_val_1" [Include/Pollings.c:35]   --->   Operation 118 'icmp' 'icmp_ln35_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 119 [1/1] (1.24ns)   --->   "%min_val_2 = select i1 %icmp_ln35_1, i8 %val_2, i8 %min_val_1" [Include/Pollings.c:35]   --->   Operation 119 'select' 'min_val_2' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i8 %val_2" [Include/Pollings.c:27]   --->   Operation 120 'zext' 'zext_ln27_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 121 [1/1] (1.91ns)   --->   "%icmp_ln34_2 = icmp_ugt  i8 %val_3, i8 %max_val_3" [Include/Pollings.c:34]   --->   Operation 121 'icmp' 'icmp_ln34_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 122 [1/1] (1.24ns)   --->   "%max_val_5 = select i1 %icmp_ln34_2, i8 %val_3, i8 %max_val_3" [Include/Pollings.c:34]   --->   Operation 122 'select' 'max_val_5' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i8 %val_3" [Include/Pollings.c:36]   --->   Operation 123 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 124 [1/1] (1.91ns)   --->   "%add_ln36 = add i9 %zext_ln27, i9 %zext_ln29" [Include/Pollings.c:36]   --->   Operation 124 'add' 'add_ln36' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i9 %add_ln36" [Include/Pollings.c:36]   --->   Operation 125 'zext' 'zext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 126 [1/1] (1.91ns)   --->   "%add_ln36_1 = add i9 %zext_ln27_1, i9 %zext_ln36" [Include/Pollings.c:36]   --->   Operation 126 'add' 'add_ln36_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i9 %add_ln36_1" [Include/Pollings.c:36]   --->   Operation 127 'zext' 'zext_ln36_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 128 [1/1] (1.82ns)   --->   "%sum = add i10 %zext_ln36_2, i10 %zext_ln36_1" [Include/Pollings.c:36]   --->   Operation 128 'add' 'sum' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 129 [1/1] (7.30ns)   --->   "%gmem_addr_2_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i64 %gmem_addr_2, i64 1" [Include/Pollings.c:39]   --->   Operation 129 'writereq' 'gmem_addr_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sum, i32 2, i32 9" [Include/Pollings.c:41]   --->   Operation 130 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 131 [1/1] (1.91ns)   --->   "%icmp_ln35_2 = icmp_ult  i8 %val_3, i8 %min_val_2" [Include/Pollings.c:35]   --->   Operation 131 'icmp' 'icmp_ln35_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 132 [1/1] (1.24ns)   --->   "%min_val_3 = select i1 %icmp_ln35_2, i8 %val_3, i8 %min_val_2" [Include/Pollings.c:35]   --->   Operation 132 'select' 'min_val_3' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 133 [1/1] (7.30ns)   --->   "%write_ln39 = write void @_ssdm_op_Write.m_axi.i8P1A, i64 %gmem_addr_2, i8 %max_val_5, i1 1" [Include/Pollings.c:39]   --->   Operation 133 'write' 'write_ln39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 134 [1/1] (7.30ns)   --->   "%gmem_addr_3_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i64 %gmem_addr_3, i64 1" [Include/Pollings.c:40]   --->   Operation 134 'writereq' 'gmem_addr_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 135 [5/5] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_2" [Include/Pollings.c:39]   --->   Operation 135 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 136 [1/1] (7.30ns)   --->   "%write_ln40 = write void @_ssdm_op_Write.m_axi.i8P1A, i64 %gmem_addr_3, i8 %min_val_3, i1 1" [Include/Pollings.c:40]   --->   Operation 136 'write' 'write_ln40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 137 [1/1] (7.30ns)   --->   "%gmem_addr_4_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i64 %gmem_addr_4, i64 1" [Include/Pollings.c:41]   --->   Operation 137 'writereq' 'gmem_addr_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 138 [4/5] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_2" [Include/Pollings.c:39]   --->   Operation 138 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 139 [5/5] (7.30ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_3" [Include/Pollings.c:40]   --->   Operation 139 'writeresp' 'gmem_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 140 [1/1] (7.30ns)   --->   "%write_ln41 = write void @_ssdm_op_Write.m_axi.i8P1A, i64 %gmem_addr_4, i8 %trunc_ln, i1 1" [Include/Pollings.c:41]   --->   Operation 140 'write' 'write_ln41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 141 [3/5] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_2" [Include/Pollings.c:39]   --->   Operation 141 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 142 [4/5] (7.30ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_3" [Include/Pollings.c:40]   --->   Operation 142 'writeresp' 'gmem_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 143 [5/5] (7.30ns)   --->   "%gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_4" [Include/Pollings.c:41]   --->   Operation 143 'writeresp' 'gmem_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 144 [2/5] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_2" [Include/Pollings.c:39]   --->   Operation 144 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 145 [3/5] (7.30ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_3" [Include/Pollings.c:40]   --->   Operation 145 'writeresp' 'gmem_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 146 [4/5] (7.30ns)   --->   "%gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_4" [Include/Pollings.c:41]   --->   Operation 146 'writeresp' 'gmem_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 147 [1/5] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_2" [Include/Pollings.c:39]   --->   Operation 147 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 148 [2/5] (7.30ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_3" [Include/Pollings.c:40]   --->   Operation 148 'writeresp' 'gmem_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 149 [3/5] (7.30ns)   --->   "%gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_4" [Include/Pollings.c:41]   --->   Operation 149 'writeresp' 'gmem_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 150 [1/5] (7.30ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_3" [Include/Pollings.c:40]   --->   Operation 150 'writeresp' 'gmem_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 151 [2/5] (7.30ns)   --->   "%gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_4" [Include/Pollings.c:41]   --->   Operation 151 'writeresp' 'gmem_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 152 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_24_1_VITIS_LOOP_25_2_str"   --->   Operation 152 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 153 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 153 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 154 [1/1] (0.00ns)   --->   "%specpipeline_ln26 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [Include/Pollings.c:26]   --->   Operation 154 'specpipeline' 'specpipeline_ln26' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 155 [1/5] (7.30ns)   --->   "%gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_4" [Include/Pollings.c:41]   --->   Operation 155 'writeresp' 'gmem_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 156 [1/1] (1.58ns)   --->   "%ret_ln44 = ret" [Include/Pollings.c:44]   --->   Operation 156 'ret' 'ret_ln44' <Predicate = (icmp_ln24)> <Delay = 1.58>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in_img]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_pool]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ min_pool]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ avg_pool]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten5       (alloca           ) [ 011110000000000000000000]
i6                    (alloca           ) [ 011000000000000000000000]
j7                    (alloca           ) [ 011000000000000000000000]
add_ln249             (alloca           ) [ 011000000000000000000000]
spectopmodule_ln7     (spectopmodule    ) [ 000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000]
avg_pool_read         (read             ) [ 001000000000000000000000]
min_pool_read         (read             ) [ 001000000000000000000000]
max_pool_read         (read             ) [ 001000000000000000000000]
in_img_read           (read             ) [ 001000000000000000000000]
store_ln0             (store            ) [ 000000000000000000000000]
store_ln0             (store            ) [ 000000000000000000000000]
store_ln0             (store            ) [ 000000000000000000000000]
store_ln0             (store            ) [ 000000000000000000000000]
br_ln0                (br               ) [ 000000000000000000000000]
icmp_ln258            (phi              ) [ 011000000000000000000000]
j7_load               (load             ) [ 000000000000000000000000]
select_ln24           (select           ) [ 001000000000000000000000]
i6_load               (load             ) [ 000000000000000000000000]
add_ln249_load        (load             ) [ 000000000000000000000000]
i                     (select           ) [ 000000000000000000000000]
empty                 (trunc            ) [ 000000000000000000000000]
tmp_2                 (bitconcatenate   ) [ 000000000000000000000000]
tmp_4                 (bitconcatenate   ) [ 000000000000000000000000]
p_cast                (zext             ) [ 000000000000000000000000]
tmp_5                 (bitconcatenate   ) [ 000000000000000000000000]
zext_ln25             (zext             ) [ 000000000000000000000000]
zext_ln25_1           (zext             ) [ 000000000000000000000000]
empty_17              (add              ) [ 000000000000000000000000]
p_cast6               (zext             ) [ 000000000000000000000000]
empty_18              (shl              ) [ 000000000000000000000000]
p_cast7               (zext             ) [ 000000000000000000000000]
tmp                   (add              ) [ 000000000000000000000000]
empty_19              (add              ) [ 000000000000000000000000]
empty_20              (add              ) [ 000000000000000000000000]
gmem_addr             (getelementptr    ) [ 011111111111100000000000]
gmem_addr_1           (getelementptr    ) [ 011111111111111000000000]
add_ln39              (add              ) [ 000000000000000000000000]
gmem_addr_2           (getelementptr    ) [ 011111111111111111111100]
add_ln40              (add              ) [ 000000000000000000000000]
gmem_addr_3           (getelementptr    ) [ 011111111111111111111110]
add_ln41              (add              ) [ 000000000000000000000000]
gmem_addr_4           (getelementptr    ) [ 011111111111111111111111]
j                     (add              ) [ 000000000000000000000000]
icmp_ln25             (icmp             ) [ 010110000000000000000000]
add_ln24              (add              ) [ 000000000000000000000000]
store_ln24            (store            ) [ 000000000000000000000000]
store_ln25            (store            ) [ 000000000000000000000000]
store_ln24            (store            ) [ 000000000000000000000000]
indvar_flatten5_load  (load             ) [ 000000000000000000000000]
add_ln24_1            (add              ) [ 000000000000000000000000]
icmp_ln24             (icmp             ) [ 011111111111111111111111]
store_ln24            (store            ) [ 000000000000000000000000]
br_ln24               (br               ) [ 010010000000000000000000]
empty_21              (readreq          ) [ 000000000000000000000000]
val                   (read             ) [ 011110000000111100000000]
val_1                 (read             ) [ 011100000000011100000000]
empty_22              (readreq          ) [ 000000000000000000000000]
val_2                 (read             ) [ 001100000000001100000000]
icmp_ln34             (icmp             ) [ 000000000000000000000000]
max_val_1             (select           ) [ 000100000000000100000000]
val_3                 (read             ) [ 000110000000000110000000]
zext_ln29             (zext             ) [ 000000000000000000000000]
icmp_ln35             (icmp             ) [ 000000000000000000000000]
min_val_1             (select           ) [ 000000000000000000000000]
zext_ln27             (zext             ) [ 000000000000000000000000]
icmp_ln34_1           (icmp             ) [ 000000000000000000000000]
max_val_3             (select           ) [ 000000000000000000000000]
icmp_ln35_1           (icmp             ) [ 000000000000000000000000]
min_val_2             (select           ) [ 000010000000000010000000]
zext_ln27_1           (zext             ) [ 000000000000000000000000]
icmp_ln34_2           (icmp             ) [ 000000000000000000000000]
max_val_5             (select           ) [ 000010000000000010000000]
zext_ln36             (zext             ) [ 000000000000000000000000]
add_ln36              (add              ) [ 000000000000000000000000]
zext_ln36_1           (zext             ) [ 000000000000000000000000]
add_ln36_1            (add              ) [ 000000000000000000000000]
zext_ln36_2           (zext             ) [ 000000000000000000000000]
sum                   (add              ) [ 000000000000000000000000]
gmem_addr_2_req       (writereq         ) [ 000000000000000000000000]
trunc_ln              (partselect       ) [ 011010000000000011100000]
icmp_ln35_2           (icmp             ) [ 000000000000000000000000]
min_val_3             (select           ) [ 010000000000000001000000]
write_ln39            (write            ) [ 000000000000000000000000]
gmem_addr_3_req       (writereq         ) [ 000000000000000000000000]
write_ln40            (write            ) [ 000000000000000000000000]
gmem_addr_4_req       (writereq         ) [ 000000000000000000000000]
write_ln41            (write            ) [ 000000000000000000000000]
gmem_addr_2_resp      (writeresp        ) [ 000000000000000000000000]
gmem_addr_3_resp      (writeresp        ) [ 000000000000000000000000]
specloopname_ln0      (specloopname     ) [ 000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000]
specpipeline_ln26     (specpipeline     ) [ 000000000000000000000000]
gmem_addr_4_resp      (writeresp        ) [ 000000000000000000000000]
ret_ln44              (ret              ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_img">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_img"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="max_pool">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="min_pool">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_pool"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="avg_pool">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avg_pool"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i5.i7"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_24_1_VITIS_LOOP_25_2_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="indvar_flatten5_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten5/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="i6_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i6/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="j7_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j7/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="add_ln249_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_ln249/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="avg_pool_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="avg_pool_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="min_pool_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="min_pool_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="max_pool_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="0"/>
<pin id="141" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_pool_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="in_img_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_img_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_readreq_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="8" slack="1"/>
<pin id="153" dir="0" index="2" bw="3" slack="0"/>
<pin id="154" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_21/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_readreq_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="8" slack="3"/>
<pin id="160" dir="0" index="2" bw="3" slack="0"/>
<pin id="161" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_22/5 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="9"/>
<pin id="167" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val/11 val_1/12 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_read_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="0" index="1" bw="8" slack="11"/>
<pin id="172" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_2/13 val_3/14 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_writeresp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="13"/>
<pin id="177" dir="0" index="2" bw="1" slack="0"/>
<pin id="178" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_2_req/15 gmem_addr_2_resp/17 "/>
</bind>
</comp>

<comp id="181" class="1004" name="write_ln39_write_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="0" slack="0"/>
<pin id="183" dir="0" index="1" bw="8" slack="14"/>
<pin id="184" dir="0" index="2" bw="8" slack="1"/>
<pin id="185" dir="0" index="3" bw="1" slack="0"/>
<pin id="186" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln39/16 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_writeresp_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="8" slack="14"/>
<pin id="192" dir="0" index="2" bw="1" slack="0"/>
<pin id="193" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_3_req/16 gmem_addr_3_resp/18 "/>
</bind>
</comp>

<comp id="197" class="1004" name="write_ln40_write_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="0" slack="0"/>
<pin id="199" dir="0" index="1" bw="8" slack="15"/>
<pin id="200" dir="0" index="2" bw="8" slack="1"/>
<pin id="201" dir="0" index="3" bw="1" slack="0"/>
<pin id="202" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln40/17 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_writeresp_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="8" slack="15"/>
<pin id="208" dir="0" index="2" bw="1" slack="0"/>
<pin id="209" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_4_req/17 gmem_addr_4_resp/19 "/>
</bind>
</comp>

<comp id="213" class="1004" name="write_ln41_write_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="0" slack="0"/>
<pin id="215" dir="0" index="1" bw="8" slack="16"/>
<pin id="216" dir="0" index="2" bw="8" slack="3"/>
<pin id="217" dir="0" index="3" bw="1" slack="0"/>
<pin id="218" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln41/18 "/>
</bind>
</comp>

<comp id="222" class="1005" name="icmp_ln258_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="1"/>
<pin id="224" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln258 (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="icmp_ln258_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="1" slack="1"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="icmp_ln258/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln0_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="6" slack="0"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln0_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="6" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln0_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="6" slack="0"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln0_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="10" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="j7_load_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="6" slack="0"/>
<pin id="255" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j7_load/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="select_ln24_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="6" slack="0"/>
<pin id="259" dir="0" index="2" bw="6" slack="0"/>
<pin id="260" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="i6_load_load_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="6" slack="1"/>
<pin id="266" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i6_load/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="add_ln249_load_load_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="6" slack="1"/>
<pin id="269" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_ln249_load/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="i_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="1"/>
<pin id="272" dir="0" index="1" bw="6" slack="0"/>
<pin id="273" dir="0" index="2" bw="6" slack="0"/>
<pin id="274" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="empty_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="6" slack="0"/>
<pin id="280" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_2_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="10" slack="0"/>
<pin id="284" dir="0" index="1" bw="5" slack="0"/>
<pin id="285" dir="0" index="2" bw="1" slack="0"/>
<pin id="286" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_4_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="12" slack="0"/>
<pin id="292" dir="0" index="1" bw="5" slack="0"/>
<pin id="293" dir="0" index="2" bw="1" slack="0"/>
<pin id="294" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="p_cast_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="12" slack="0"/>
<pin id="300" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_5_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="12" slack="0"/>
<pin id="304" dir="0" index="1" bw="5" slack="0"/>
<pin id="305" dir="0" index="2" bw="7" slack="0"/>
<pin id="306" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="zext_ln25_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="12" slack="0"/>
<pin id="312" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="zext_ln25_1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="6" slack="1"/>
<pin id="316" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_1/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="empty_17_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="6" slack="0"/>
<pin id="319" dir="0" index="1" bw="10" slack="0"/>
<pin id="320" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_17/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="p_cast6_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="10" slack="0"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast6/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="empty_18_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="6" slack="1"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_18/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="p_cast7_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="6" slack="0"/>
<pin id="334" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast7/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="6" slack="0"/>
<pin id="338" dir="0" index="1" bw="64" slack="1"/>
<pin id="339" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="empty_19_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="64" slack="0"/>
<pin id="343" dir="0" index="1" bw="12" slack="0"/>
<pin id="344" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_19/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="empty_20_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="0"/>
<pin id="349" dir="0" index="1" bw="12" slack="0"/>
<pin id="350" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_20/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="gmem_addr_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="64" slack="0"/>
<pin id="355" dir="0" index="1" bw="64" slack="0"/>
<pin id="356" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="gmem_addr_1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="64" slack="0"/>
<pin id="361" dir="0" index="1" bw="64" slack="0"/>
<pin id="362" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="add_ln39_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="10" slack="0"/>
<pin id="367" dir="0" index="1" bw="64" slack="1"/>
<pin id="368" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="gmem_addr_2_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="64" slack="0"/>
<pin id="372" dir="0" index="1" bw="64" slack="0"/>
<pin id="373" dir="1" index="2" bw="64" slack="13"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="add_ln40_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="10" slack="0"/>
<pin id="378" dir="0" index="1" bw="64" slack="1"/>
<pin id="379" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="gmem_addr_3_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="64" slack="0"/>
<pin id="383" dir="0" index="1" bw="64" slack="0"/>
<pin id="384" dir="1" index="2" bw="64" slack="14"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_3/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="add_ln41_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="10" slack="0"/>
<pin id="389" dir="0" index="1" bw="64" slack="1"/>
<pin id="390" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="gmem_addr_4_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="64" slack="0"/>
<pin id="394" dir="0" index="1" bw="64" slack="0"/>
<pin id="395" dir="1" index="2" bw="64" slack="15"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_4/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="j_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="6" slack="1"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="icmp_ln25_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="6" slack="0"/>
<pin id="405" dir="0" index="1" bw="6" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="add_ln24_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="6" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="store_ln24_store_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="6" slack="0"/>
<pin id="417" dir="0" index="1" bw="6" slack="1"/>
<pin id="418" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="store_ln25_store_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="6" slack="0"/>
<pin id="422" dir="0" index="1" bw="6" slack="1"/>
<pin id="423" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="store_ln24_store_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="6" slack="0"/>
<pin id="427" dir="0" index="1" bw="6" slack="1"/>
<pin id="428" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="indvar_flatten5_load_load_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="10" slack="3"/>
<pin id="432" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten5_load/4 "/>
</bind>
</comp>

<comp id="433" class="1004" name="add_ln24_1_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="10" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_1/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="icmp_ln24_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="10" slack="0"/>
<pin id="441" dir="0" index="1" bw="10" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/4 "/>
</bind>
</comp>

<comp id="445" class="1004" name="store_ln24_store_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="10" slack="0"/>
<pin id="447" dir="0" index="1" bw="10" slack="3"/>
<pin id="448" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="icmp_ln34_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="8" slack="2"/>
<pin id="452" dir="0" index="1" bw="8" slack="3"/>
<pin id="453" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/14 "/>
</bind>
</comp>

<comp id="454" class="1004" name="max_val_1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="8" slack="2"/>
<pin id="457" dir="0" index="2" bw="8" slack="3"/>
<pin id="458" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_val_1/14 "/>
</bind>
</comp>

<comp id="460" class="1004" name="zext_ln29_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="4"/>
<pin id="462" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/15 "/>
</bind>
</comp>

<comp id="463" class="1004" name="icmp_ln35_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="3"/>
<pin id="465" dir="0" index="1" bw="8" slack="4"/>
<pin id="466" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/15 "/>
</bind>
</comp>

<comp id="467" class="1004" name="min_val_1_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="8" slack="3"/>
<pin id="470" dir="0" index="2" bw="8" slack="4"/>
<pin id="471" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_val_1/15 "/>
</bind>
</comp>

<comp id="473" class="1004" name="zext_ln27_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="3"/>
<pin id="475" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/15 "/>
</bind>
</comp>

<comp id="476" class="1004" name="icmp_ln34_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="8" slack="2"/>
<pin id="478" dir="0" index="1" bw="8" slack="1"/>
<pin id="479" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_1/15 "/>
</bind>
</comp>

<comp id="480" class="1004" name="max_val_3_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="8" slack="2"/>
<pin id="483" dir="0" index="2" bw="8" slack="1"/>
<pin id="484" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_val_3/15 "/>
</bind>
</comp>

<comp id="486" class="1004" name="icmp_ln35_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="8" slack="2"/>
<pin id="488" dir="0" index="1" bw="8" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_1/15 "/>
</bind>
</comp>

<comp id="491" class="1004" name="min_val_2_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="8" slack="2"/>
<pin id="494" dir="0" index="2" bw="8" slack="0"/>
<pin id="495" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_val_2/15 "/>
</bind>
</comp>

<comp id="498" class="1004" name="zext_ln27_1_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="8" slack="2"/>
<pin id="500" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_1/15 "/>
</bind>
</comp>

<comp id="501" class="1004" name="icmp_ln34_2_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="8" slack="1"/>
<pin id="503" dir="0" index="1" bw="8" slack="0"/>
<pin id="504" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_2/15 "/>
</bind>
</comp>

<comp id="506" class="1004" name="max_val_5_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="8" slack="1"/>
<pin id="509" dir="0" index="2" bw="8" slack="0"/>
<pin id="510" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_val_5/15 "/>
</bind>
</comp>

<comp id="513" class="1004" name="zext_ln36_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="1"/>
<pin id="515" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/15 "/>
</bind>
</comp>

<comp id="516" class="1004" name="add_ln36_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="8" slack="0"/>
<pin id="518" dir="0" index="1" bw="8" slack="0"/>
<pin id="519" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/15 "/>
</bind>
</comp>

<comp id="522" class="1004" name="zext_ln36_1_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="9" slack="0"/>
<pin id="524" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_1/15 "/>
</bind>
</comp>

<comp id="526" class="1004" name="add_ln36_1_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="8" slack="0"/>
<pin id="528" dir="0" index="1" bw="8" slack="0"/>
<pin id="529" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_1/15 "/>
</bind>
</comp>

<comp id="532" class="1004" name="zext_ln36_2_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="9" slack="0"/>
<pin id="534" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_2/15 "/>
</bind>
</comp>

<comp id="536" class="1004" name="sum_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="9" slack="0"/>
<pin id="538" dir="0" index="1" bw="9" slack="0"/>
<pin id="539" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/15 "/>
</bind>
</comp>

<comp id="542" class="1004" name="trunc_ln_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="8" slack="0"/>
<pin id="544" dir="0" index="1" bw="10" slack="0"/>
<pin id="545" dir="0" index="2" bw="3" slack="0"/>
<pin id="546" dir="0" index="3" bw="5" slack="0"/>
<pin id="547" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/15 "/>
</bind>
</comp>

<comp id="552" class="1004" name="icmp_ln35_2_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="8" slack="2"/>
<pin id="554" dir="0" index="1" bw="8" slack="1"/>
<pin id="555" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_2/16 "/>
</bind>
</comp>

<comp id="556" class="1004" name="min_val_3_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="8" slack="2"/>
<pin id="559" dir="0" index="2" bw="8" slack="1"/>
<pin id="560" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_val_3/16 "/>
</bind>
</comp>

<comp id="562" class="1005" name="indvar_flatten5_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="10" slack="0"/>
<pin id="564" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten5 "/>
</bind>
</comp>

<comp id="569" class="1005" name="i6_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="6" slack="0"/>
<pin id="571" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i6 "/>
</bind>
</comp>

<comp id="576" class="1005" name="j7_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="6" slack="0"/>
<pin id="578" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j7 "/>
</bind>
</comp>

<comp id="583" class="1005" name="add_ln249_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="6" slack="0"/>
<pin id="585" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln249 "/>
</bind>
</comp>

<comp id="590" class="1005" name="avg_pool_read_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="64" slack="1"/>
<pin id="592" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="avg_pool_read "/>
</bind>
</comp>

<comp id="595" class="1005" name="min_pool_read_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="64" slack="1"/>
<pin id="597" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="min_pool_read "/>
</bind>
</comp>

<comp id="600" class="1005" name="max_pool_read_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="64" slack="1"/>
<pin id="602" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_read "/>
</bind>
</comp>

<comp id="605" class="1005" name="in_img_read_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="64" slack="1"/>
<pin id="607" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in_img_read "/>
</bind>
</comp>

<comp id="610" class="1005" name="select_ln24_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="6" slack="1"/>
<pin id="612" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln24 "/>
</bind>
</comp>

<comp id="617" class="1005" name="gmem_addr_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="8" slack="1"/>
<pin id="619" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="623" class="1005" name="gmem_addr_1_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="8" slack="3"/>
<pin id="625" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="629" class="1005" name="gmem_addr_2_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="8" slack="13"/>
<pin id="631" dir="1" index="1" bw="8" slack="13"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="635" class="1005" name="gmem_addr_3_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="8" slack="14"/>
<pin id="637" dir="1" index="1" bw="8" slack="14"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

<comp id="641" class="1005" name="gmem_addr_4_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="8" slack="15"/>
<pin id="643" dir="1" index="1" bw="8" slack="15"/>
</pin_list>
<bind>
<opset="gmem_addr_4 "/>
</bind>
</comp>

<comp id="647" class="1005" name="icmp_ln25_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="1"/>
<pin id="649" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="652" class="1005" name="icmp_ln24_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="1"/>
<pin id="654" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln24 "/>
</bind>
</comp>

<comp id="656" class="1005" name="val_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="8" slack="3"/>
<pin id="658" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="665" class="1005" name="val_1_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="8" slack="2"/>
<pin id="667" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="val_1 "/>
</bind>
</comp>

<comp id="674" class="1005" name="val_2_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="8" slack="2"/>
<pin id="676" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="val_2 "/>
</bind>
</comp>

<comp id="683" class="1005" name="max_val_1_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="8" slack="1"/>
<pin id="685" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="max_val_1 "/>
</bind>
</comp>

<comp id="689" class="1005" name="val_3_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="8" slack="1"/>
<pin id="691" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="val_3 "/>
</bind>
</comp>

<comp id="698" class="1005" name="min_val_2_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="8" slack="1"/>
<pin id="700" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="min_val_2 "/>
</bind>
</comp>

<comp id="704" class="1005" name="max_val_5_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="8" slack="1"/>
<pin id="706" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="max_val_5 "/>
</bind>
</comp>

<comp id="709" class="1005" name="trunc_ln_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="8" slack="3"/>
<pin id="711" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="714" class="1005" name="min_val_3_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="8" slack="1"/>
<pin id="716" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="min_val_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="10" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="52" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="52" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="52" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="52" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="2" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="74" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="76" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="162"><net_src comp="74" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="76" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="168"><net_src comp="82" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="82" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="84" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="86" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="187"><net_src comp="94" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="96" pin="0"/><net_sink comp="181" pin=3"/></net>

<net id="194"><net_src comp="84" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="86" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="196"><net_src comp="98" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="203"><net_src comp="94" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="96" pin="0"/><net_sink comp="197" pin=3"/></net>

<net id="210"><net_src comp="84" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="86" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="212"><net_src comp="98" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="219"><net_src comp="94" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="96" pin="0"/><net_sink comp="213" pin=3"/></net>

<net id="221"><net_src comp="98" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="231"><net_src comp="60" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="225" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="237"><net_src comp="54" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="56" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="56" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="58" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="261"><net_src comp="225" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="56" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="253" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="275"><net_src comp="222" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="267" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="264" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="281"><net_src comp="270" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="287"><net_src comp="62" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="278" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="64" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="295"><net_src comp="66" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="278" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="68" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="301"><net_src comp="290" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="66" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="278" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="70" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="313"><net_src comp="302" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="321"><net_src comp="314" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="282" pin="3"/><net_sink comp="317" pin=1"/></net>

<net id="326"><net_src comp="317" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="54" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="335"><net_src comp="327" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="332" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="336" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="310" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="336" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="298" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="0" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="347" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="0" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="341" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="323" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="374"><net_src comp="0" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="365" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="323" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="385"><net_src comp="0" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="376" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="323" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="396"><net_src comp="0" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="387" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="54" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="407"><net_src comp="398" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="72" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="270" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="54" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="409" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="424"><net_src comp="398" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="429"><net_src comp="270" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="437"><net_src comp="430" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="78" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="430" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="80" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="433" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="459"><net_src comp="450" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="472"><net_src comp="463" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="485"><net_src comp="476" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="490"><net_src comp="467" pin="3"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="486" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="467" pin="3"/><net_sink comp="491" pin=2"/></net>

<net id="505"><net_src comp="480" pin="3"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="501" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="480" pin="3"/><net_sink comp="506" pin=2"/></net>

<net id="520"><net_src comp="473" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="460" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="525"><net_src comp="516" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="530"><net_src comp="498" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="513" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="535"><net_src comp="526" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="540"><net_src comp="532" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="522" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="548"><net_src comp="88" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="536" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="550"><net_src comp="90" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="551"><net_src comp="92" pin="0"/><net_sink comp="542" pin=3"/></net>

<net id="561"><net_src comp="552" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="565"><net_src comp="110" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="567"><net_src comp="562" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="568"><net_src comp="562" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="572"><net_src comp="114" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="574"><net_src comp="569" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="575"><net_src comp="569" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="579"><net_src comp="118" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="581"><net_src comp="576" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="582"><net_src comp="576" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="586"><net_src comp="122" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="588"><net_src comp="583" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="589"><net_src comp="583" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="593"><net_src comp="126" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="598"><net_src comp="132" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="603"><net_src comp="138" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="608"><net_src comp="144" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="613"><net_src comp="256" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="615"><net_src comp="610" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="616"><net_src comp="610" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="620"><net_src comp="353" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="622"><net_src comp="617" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="626"><net_src comp="359" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="628"><net_src comp="623" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="632"><net_src comp="370" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="634"><net_src comp="629" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="638"><net_src comp="381" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="640"><net_src comp="635" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="644"><net_src comp="392" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="646"><net_src comp="641" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="650"><net_src comp="403" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="655"><net_src comp="439" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="659"><net_src comp="164" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="661"><net_src comp="656" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="662"><net_src comp="656" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="663"><net_src comp="656" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="664"><net_src comp="656" pin="1"/><net_sink comp="467" pin=2"/></net>

<net id="668"><net_src comp="164" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="670"><net_src comp="665" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="671"><net_src comp="665" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="672"><net_src comp="665" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="673"><net_src comp="665" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="677"><net_src comp="169" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="679"><net_src comp="674" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="680"><net_src comp="674" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="681"><net_src comp="674" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="682"><net_src comp="674" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="686"><net_src comp="454" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="688"><net_src comp="683" pin="1"/><net_sink comp="480" pin=2"/></net>

<net id="692"><net_src comp="169" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="694"><net_src comp="689" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="695"><net_src comp="689" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="696"><net_src comp="689" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="697"><net_src comp="689" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="701"><net_src comp="491" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="703"><net_src comp="698" pin="1"/><net_sink comp="556" pin=2"/></net>

<net id="707"><net_src comp="506" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="712"><net_src comp="542" pin="4"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="717"><net_src comp="556" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="197" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {15 16 17 18 19 20 21 22 23 }
 - Input state : 
	Port: pollings : gmem | {3 4 5 6 7 8 9 10 11 12 13 14 }
	Port: pollings : in_img | {1 }
	Port: pollings : max_pool | {1 }
	Port: pollings : min_pool | {1 }
	Port: pollings : avg_pool | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		icmp_ln258 : 1
		j7_load : 1
		select_ln24 : 2
	State 2
		i : 1
		empty : 2
		tmp_2 : 3
		tmp_4 : 3
		p_cast : 4
		tmp_5 : 3
		zext_ln25 : 4
		empty_17 : 4
		p_cast6 : 5
		tmp : 1
		empty_19 : 5
		empty_20 : 5
		gmem_addr : 6
		gmem_addr_1 : 6
		add_ln39 : 6
		gmem_addr_2 : 7
		add_ln40 : 6
		gmem_addr_3 : 7
		add_ln41 : 6
		gmem_addr_4 : 7
		icmp_ln25 : 1
		add_ln24 : 2
		store_ln24 : 3
		store_ln25 : 1
		store_ln24 : 2
	State 3
	State 4
		add_ln24_1 : 1
		icmp_ln24 : 1
		store_ln24 : 2
		br_ln24 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		max_val_1 : 1
	State 15
		min_val_1 : 1
		max_val_3 : 1
		icmp_ln35_1 : 2
		min_val_2 : 3
		icmp_ln34_2 : 2
		max_val_5 : 3
		add_ln36 : 1
		zext_ln36_1 : 2
		add_ln36_1 : 1
		zext_ln36_2 : 2
		sum : 3
		trunc_ln : 4
	State 16
		min_val_3 : 1
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      empty_17_fu_317      |    0    |    13   |
|          |         tmp_fu_336        |    0    |    71   |
|          |      empty_19_fu_341      |    0    |    71   |
|          |      empty_20_fu_347      |    0    |    71   |
|          |      add_ln39_fu_365      |    0    |    71   |
|          |      add_ln40_fu_376      |    0    |    71   |
|    add   |      add_ln41_fu_387      |    0    |    71   |
|          |          j_fu_398         |    0    |    14   |
|          |      add_ln24_fu_409      |    0    |    14   |
|          |     add_ln24_1_fu_433     |    0    |    13   |
|          |      add_ln36_fu_516      |    0    |    15   |
|          |     add_ln36_1_fu_526     |    0    |    15   |
|          |         sum_fu_536        |    0    |    14   |
|----------|---------------------------|---------|---------|
|          |      icmp_ln25_fu_403     |    0    |    14   |
|          |      icmp_ln24_fu_439     |    0    |    13   |
|          |      icmp_ln34_fu_450     |    0    |    15   |
|   icmp   |      icmp_ln35_fu_463     |    0    |    15   |
|          |     icmp_ln34_1_fu_476    |    0    |    15   |
|          |     icmp_ln35_1_fu_486    |    0    |    15   |
|          |     icmp_ln34_2_fu_501    |    0    |    15   |
|          |     icmp_ln35_2_fu_552    |    0    |    15   |
|----------|---------------------------|---------|---------|
|          |     select_ln24_fu_256    |    0    |    6    |
|          |          i_fu_270         |    0    |    6    |
|          |      max_val_1_fu_454     |    0    |    8    |
|  select  |      min_val_1_fu_467     |    0    |    8    |
|          |      max_val_3_fu_480     |    0    |    8    |
|          |      min_val_2_fu_491     |    0    |    8    |
|          |      max_val_5_fu_506     |    0    |    8    |
|          |      min_val_3_fu_556     |    0    |    8    |
|----------|---------------------------|---------|---------|
|          | avg_pool_read_read_fu_126 |    0    |    0    |
|          | min_pool_read_read_fu_132 |    0    |    0    |
|   read   | max_pool_read_read_fu_138 |    0    |    0    |
|          |  in_img_read_read_fu_144  |    0    |    0    |
|          |      grp_read_fu_164      |    0    |    0    |
|          |      grp_read_fu_169      |    0    |    0    |
|----------|---------------------------|---------|---------|
|  readreq |     grp_readreq_fu_150    |    0    |    0    |
|          |     grp_readreq_fu_157    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |    grp_writeresp_fu_174   |    0    |    0    |
| writeresp|    grp_writeresp_fu_189   |    0    |    0    |
|          |    grp_writeresp_fu_205   |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |  write_ln39_write_fu_181  |    0    |    0    |
|   write  |  write_ln40_write_fu_197  |    0    |    0    |
|          |  write_ln41_write_fu_213  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |        empty_fu_278       |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |        tmp_2_fu_282       |    0    |    0    |
|bitconcatenate|        tmp_4_fu_290       |    0    |    0    |
|          |        tmp_5_fu_302       |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |       p_cast_fu_298       |    0    |    0    |
|          |      zext_ln25_fu_310     |    0    |    0    |
|          |     zext_ln25_1_fu_314    |    0    |    0    |
|          |       p_cast6_fu_323      |    0    |    0    |
|          |       p_cast7_fu_332      |    0    |    0    |
|   zext   |      zext_ln29_fu_460     |    0    |    0    |
|          |      zext_ln27_fu_473     |    0    |    0    |
|          |     zext_ln27_1_fu_498    |    0    |    0    |
|          |      zext_ln36_fu_513     |    0    |    0    |
|          |     zext_ln36_1_fu_522    |    0    |    0    |
|          |     zext_ln36_2_fu_532    |    0    |    0    |
|----------|---------------------------|---------|---------|
|    shl   |      empty_18_fu_327      |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|      trunc_ln_fu_542      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   701   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln249_reg_583   |    6   |
| avg_pool_read_reg_590 |   64   |
|  gmem_addr_1_reg_623  |    8   |
|  gmem_addr_2_reg_629  |    8   |
|  gmem_addr_3_reg_635  |    8   |
|  gmem_addr_4_reg_641  |    8   |
|   gmem_addr_reg_617   |    8   |
|       i6_reg_569      |    6   |
|   icmp_ln24_reg_652   |    1   |
|   icmp_ln258_reg_222  |    1   |
|   icmp_ln25_reg_647   |    1   |
|  in_img_read_reg_605  |   64   |
|indvar_flatten5_reg_562|   10   |
|       j7_reg_576      |    6   |
| max_pool_read_reg_600 |   64   |
|   max_val_1_reg_683   |    8   |
|   max_val_5_reg_704   |    8   |
| min_pool_read_reg_595 |   64   |
|   min_val_2_reg_698   |    8   |
|   min_val_3_reg_714   |    8   |
|  select_ln24_reg_610  |    6   |
|    trunc_ln_reg_709   |    8   |
|     val_1_reg_665     |    8   |
|     val_2_reg_674     |    8   |
|     val_3_reg_689     |    8   |
|      val_reg_656      |    8   |
+-----------------------+--------+
|         Total         |   405  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  |
|----------------------|------|------|------|--------||---------|
| grp_writeresp_fu_174 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_189 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_205 |  p0  |   2  |   1  |    2   |
|----------------------|------|------|------|--------||---------|
|         Total        |      |      |      |    6   ||  4.764  |
|----------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   701  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |    -   |
|  Register |    -   |   405  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   405  |   701  |
+-----------+--------+--------+--------+
