<?xml version="1.0"?>
<!--
  Copyright 2023 NXP

  SPDX-License-Identifier: BSD-3-Clause
-->
<regs:peripheral xmlns:regs="http://swtools.freescale.net/XSD/registers/4.0/regsPeripheral.xsd"
  xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://swtools.freescale.net/XSD/registers/4.0/regsPeripheral.xsd http://swtools.freescale.net/XSD/registers/4.0/regsPeripheral.xsd">
  <register offset="0x0" width="32" name="HEADER" description="CFPA Header">
    <alias type="CMSIS" value="HEADER"/>
    <bit_field offset="0" width="8" name="CFPA_LC_STATE" access="RO" reset_value="0" description="Life cycle state. &amp;#10; &amp;#10;This field can be used to advance life cycle state to 0x7, 0xF or 0xCF during development (OTP_LC_STATE = 0x3) for testing deployed states without programing OTP fuse. &amp;#10; &amp;#10;When CFPA is used to advance LC state, then application code should implement hooks, to revert CFPA_LC_STATE field to 0x3 to bring the device back to OEM_DEVELOP state (0x03).  One such example is a GPIO interrupt handler invoked on a button press which modified the CFPA_LC_STATE to 0x3. &amp;#10; &amp;#10; &amp;#10;Below are the allowed values for this field. Use of other values may lead to bricked state.">
      <alias type="CMSIS" value="CFPA_LC_STATE"/>
      <bit_field_value name="USE_LC_STATE_OTP" value="0x00" description="Use LC state from OTP."/>
      <bit_field_value name="DEVELOP" value="0x03" description="Develop  state"/>
      <bit_field_value name="DEVELOP2" value="0x07" description="Develop 2  state"/>
      <bit_field_value name="IN_FIELD" value="0x0F" description="In-field state"/>
      <bit_field_value name="IN_FIELD_LOCKED" value="0xCF" description="In-field locked state"/>
    </bit_field>
    <reserved_bit_field offset="8" width="8" name="INV_CFPA_LC_STATE" access="RO" reset_value="0" description="Inverted value of CFPA_LC_STATE. &amp;#10;This INV_CPFA_LC_STATE ^ CFPA_LC_STATE[7:0] should be 0xFF, otherwise the CPFA_LC_STATE will not be valid."/>
    <bit_field offset="16" width="16" name="CFPA_HEADER" access="RO" reset_value="0x9635" description="CFPA Header marker should be set to 0x9635. &amp;#10;After this header is set, all non-zero values will take effect; leaving  all values set to 0xff will cause undefined behavior. &amp;#10;It is recommended to set all values to 0x00 before setting the CFPA header.">
      <alias type="CMSIS" value="0x9635"/>
    </bit_field>
  </register>
  <register name="CFPA_PAGE_VERSION" offset="0x4" width="32" description="CFPA Page Version.">
    <alias type="CMSIS" value="CFPA_PAGE_VERSION"/>
    <bit_field offset="0" width="24" name="CFPA_PAGE_VERSION" access="RO" reset_value="0" description="CFPA page version. &amp;#10;Boot ROM uses this field to determine the active CFPA page by comparing the values in this field for the two CFPA pages. The page with higher version number is picked as active page if it passes the CMAC authentication. This field is updated by ROM whenever CFPA page is updated. &amp;#10;Write '0xFF_FFFF' to auto increment current CFPA page version value (by ROM).">
    </bit_field>
    <bit_field offset="24" width="2" name="IMG_UPD" access="RO" reset_value="0" description="Image updated. &amp;#10;Note: CMAC boot is only supported for internal flash. If using a FlexSPI flash XIP image, then this field should always be left as zero.">
      <alias type="CMSIS" value="IMG_UPD"/>
      <bit_field_value name="NOTHING_CHANGED" value="0b00" description="No action"/>
      <bit_field_value name="IMAGE0_CMAC_UPDATE" value="0b01" description="Update image 0 CMAC"/>
      <bit_field_value name="IMAGE1_CMAC_UPDATE" value="0b10" description="Update image 1 CMAC"/>
      <bit_field_value name="SBL_IMG_CMAC_UPDATE" value="0b11" description="Update SBL Image CMAC (image in IFR0 0x0100_8000). Value written in IMG0_CMAC field."/>
    </bit_field>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <bit_field offset="27" width="3" name="CMPA_UPD" access="RO" reset_value="0" description="CMPA page updated through ROM API. Thus compute CMAC on sub-sequent boot. This field is checked only in Develop (0x3)  LC state. &amp;#10;All other combinations update CMAC field in CMPA page.">
      <alias type="CMSIS" value="CFPA_CMAC_UPD_CMPA_UPD(x)"/>
      <bit_field_value name="NO_ACTION" value="0b000" description="No action"/>
      <bit_field_value name="UPDATE_IN_CMPA" value="0b010" description="Update CMAC field in CMPA page. "/>
      <bit_field_value name="TO_OEM_SECURE" value="0b011" description="Update CMAC field in CMPA page and OTP. Advance OTP_LC_STATE to Develop2 (0x7)"/>
      <bit_field_value name="TO_OEM_CLOSED" value="0b101" description="Update CMAC field in CMPA page and OTP. Advance OTP_LC_STATE to In-Field (0xF)."/>
      <bit_field_value name="TO_OEM_LOCKED" value="0b110" description="Update CMAC field in CMPA page and OTP. Advance OTP_LC_STATE to In-Field Locked (0xCF)."/>
    </bit_field>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <bit_field offset="31" width="1" name="DICE_UPD" access="RO" reset_value="0" description="Update DICE certificate during next boot.">
      <alias type="CMSIS" value="DICE_UPD"/>
      <bit_field_value name="NO_ACTION" value="0b0" description="No action"/>
      <bit_field_value name="GENERATE_CERTIFICATE" value="0b1" description="Generate certificate."/>
    </bit_field>
  </register>
  <register name="Secure_FW_Version" offset="0x8" width="32" description="Secure Firmware version.
&amp;#10;This monotonic counter field tracks the firmware version of secure partition.
&amp;#10;ROM uses this field to enforce anti-rollback checking during secure boot and secure update (SB3 header).
&amp;#10;For image authentication pass during secure boot the FW version in image manifest must be equal or greater than this value.
&amp;#10;During secure update and recovery boot the version number in SB3 header Must be equal or greater than the value in this field.
&amp;#10;Apart from SB3 header check, user can enforce anti-rollback check during SB3 processing by using 'kSB3_COMMAND_fwVersionCheck' SB command with 'kNBOOT_CNT_secure' counter ID parameter, in SB3 file.">
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Secure firmware version (Monotonic counter).">
      <alias type="CMSIS" value="Secure_FW_Version"/>
    </bit_field>
  </register>
  <register name="NS_FW_Version" offset="0xc" width="32" description="Non-Secure Firmware version. &amp;#10;This monotonic counter field can be used to track the firmware version of non-secure partition. An anti-rollback check can be enforced during update by using this field and 'kSB3_COMMAND_fwVersionCheck' SB command with 'kNBOOT_CNT_nonsecure' counter ID parameter, in SB3 file.">
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Non-Secure firmware version (Monotonic counter).">
      <alias type="CMSIS" value="NS_FW_Version"/>
    </bit_field>
  </register>
  <register name="SECBOOT_FLAGS" offset="0x14" width="32" description="Secure BOOT Flags.">
    <bit_field offset="0" width="2" name="RoTK0_EN" access="RO" reset_value="0" description="Root of Trust Key 0 Enable. Determines if ROTK0 can be used during secure boot.">
      <alias type="CMSIS" value="ROTKH_REVOKE_RoTK0_EN(x)"/>
      <bit_field_value name="ENABLED_0" value="0b00" description="Enabled"/>
      <bit_field_value name="ENABLED_1" value="0b01" description="Enabled"/>
      <bit_field_value name="KEY_REVOKED_2" value="0b10" description="Key Revoked"/>
      <bit_field_value name="KEY_REVOKED_3" value="0b11" description="Key Revoked"/>
    </bit_field>
    <bit_field offset="2" width="2" name="RoTK1_EN" access="RO" reset_value="0" description="Root of Trust Key 1 Enable. Determines if ROTK1 can be used during secure boot.">
      <alias type="CMSIS" value="ROTKH_REVOKE_RoTK1_EN(x)"/>
      <bit_field_value name="ENABLED_0" value="0b00" description="Enabled"/>
      <bit_field_value name="ENABLED_1" value="0b01" description="Enabled"/>
      <bit_field_value name="KEY_REVOKED_2" value="0b10" description="Key Revoked"/>
      <bit_field_value name="KEY_REVOKED_3" value="0b11" description="Key Revoked"/>
    </bit_field>
    <bit_field offset="4" width="2" name="RoTK2_EN" access="RO" reset_value="0" description="Root of Trust Key 2 Enable. Determines if ROTK2 can be used during secure boot.">
      <alias type="CMSIS" value="ROTKH_REVOKE_RoTK2_EN(x)"/>
      <bit_field_value name="ENABLED_0" value="0b00" description="Enabled"/>
      <bit_field_value name="ENABLED_1" value="0b01" description="Enabled"/>
      <bit_field_value name="KEY_REVOKED_2" value="0b10" description="Key Revoked"/>
      <bit_field_value name="KEY_REVOKED_3" value="0b11" description="Key Revoked"/>
    </bit_field>
    <bit_field offset="6" width="2" name="RoTK3_EN" access="RO" reset_value="0" description="Root of Trust Key 3 Enable. Determines if ROTK3 can be used during secure boot.">
      <alias type="CMSIS" value="ROTKH_REVOKE_RoTK3_EN(x)"/>
      <bit_field_value name="ENABLED_0" value="0b00" description="Enabled"/>
      <bit_field_value name="ENABLED_1" value="0b01" description="Enabled"/>
      <bit_field_value name="KEY_REVOKED_2" value="0b10" description="Key Revoked"/>
      <bit_field_value name="KEY_REVOKED_3" value="0b11" description="Key Revoked"/>
    </bit_field>
    <reserved_bit_field offset="8" width="20" reset_value="0"/>
    <bit_field offset="28" width="4" name="OEM_RETURN_ERASE_DONE" access="RO" reset_value="0" description="OEM assets erase done flag.
&amp;#10;ROM sets this field to 0xA after erasing the user flash and OEM assets. This operation is done on first boot after OTP_LC_STATE is advanced to 0x1F or higher states.
&amp;#10;On every boot ROM checks if LC_STATE is greater or equal to 0x1F and this field is empty in active CFPA page, then it erases OEM assets and updates this field in CFPA before freezing CFPA pages and enabling debug access. If the field is already set  to 0xA then it proceeds without erasing user flash area.">
      <alias type="CMSIS" value="OEM_RETURN_ERASE_DONE"/>
    </bit_field>
  </register>
  <register name="IMAGE_KEY_REVOKE" offset="0x18" width="32" description="Image Key Revoke">
    <alias type="CMSIS" value="IMAGE_KEY_REVOKE"/>
    <bit_field offset="0" width="24" name="IMAGE_KEY_REVOCATION_ID" access="RO" reset_value="0" description="Image signing key revocation counter.
&amp;#10;This monotonic counter field is used by boot ROM to enforce image signing key (ISK) certificate revocation policy.
&amp;#10;Boot ROM accepts an ISK certificate as valid only if the 'constraint' field in ISK certificate is the same or greater than the ISK revocation counter.
&amp;#10;The 32-bit ISK revocation counter is formed using 8 bits of IMAGE_KEY_REVOKE[7:0] field in OTP as MSB bits and lower 24 bits from this field.
&amp;#10;ISK certificate validation is done as part of boot, FW update (SB3) and recovery (SB3) image authentication.">
    </bit_field>
    <reserved_bit_field offset="24" width="8" reset_value="0"/>
  </register>
  <register name="LP_VECTOR_ADDR" offset="0x1c" width="32" description="Low-Power Vector Address.">
    <alias type="CMSIS" value="LP_VECTOR_ADDR"/>
    <bit_field offset="0" width="32" name="LP_VECTOR_ADDR" access="RO" reset_value="0" description="Vector address when waking from power-down and deep power down states when CMPA.LP_SEC_BOOT is set to 2b'10.">
      <alias type="CMSIS" value="LP_VECTOR_ADDR"/>
    </bit_field>
  </register>
  <register name="DBG_REVOKE_VU" offset="0x20" width="32" description="Debug Revoke Vendor Usage.">
    <bit_field offset="0" width="16" name="FIELD" access="RO" reset_value="0" description="Debug certificate revocation counter. &amp;#10;This monotonic counter field is used for revoking debug certificates. &amp;#10;As part of debug authentication, CC_VU field in debug certificate/credential is checked against DCFG_VENDOR_USAGE value. &amp;#10;The 32-bit DCFG_VENDOR_USAGE is formed using upper 16 bit of CMPA.VENDOR_USAGE and lower 16 bits of this field.">
    </bit_field>
    <reserved_bit_field offset="16" width="16" name="INVERSE_VALUE" access="RO" reset_value="0" description="Inverse Value of [15:0]">
    </reserved_bit_field>
  </register>
  <register name="DCFG_CC_SOCU_NS_PIN" offset="0x24" width="32" description="Device Configuration Credential Constraints for SoC specific Use Pinned.
&amp;#10;With TZ-M, the part can be sold by level 1 customers (secure code developer) to level-2 customers who develops non-secure code only.
&amp;#10;  - In this scenario,  for ease of development, Level 1 customer releases the part to always allow non-secure debug.
&amp;#10;  - To allow level-2 customers to further seal the part  DCFG_CC_SOCU_NS is used.
&amp;#10;  - ROM will use this word to further restrict the debug access. ">
    <alias type="CMSIS" value="DCFG_CC_SOCU_NS_PIN"/>
    <bit_field offset="0" width="1" name="NIDEN" access="RO" reset_value="0" description="Non-secure Non-invasive Debug Enable">
      <alias type="CMSIS" value="DCFG_CC_SOCU_NS_PIN_NIDEN(x)"/>
      <bit_field_value name="USE_DAP" value="0b0" description="Use DAP to enable"/>
      <bit_field_value name="FIXED_STATE" value="0b1" description="Fixed state"/>
    </bit_field>
    <bit_field offset="1" width="1" name="DBGEN" access="RO" reset_value="0" description="Non-secure Debug Enable">
      <alias type="CMSIS" value="DCFG_CC_SOCU_NS_PIN_DBGEN(x)"/>
      <bit_field_value name="USE_DAP" value="0b0" description="Use DAP to enable"/>
      <bit_field_value name="FIXED_STATE" value="0b1" description="Fixed state"/>
    </bit_field>
    <bit_field offset="2" width="1" name="SPNIDEN" access="RO" reset_value="0" description="Secure Non-invasive Debug Enable">
      <alias type="CMSIS" value="DCFG_CC_SOCU_NS_PIN_SPNIDEN(x)"/>
      <bit_field_value name="USE_DAP" value="0b0" description="Use DAP to enable"/>
      <bit_field_value name="FIXED_STATE" value="0b1" description="Fixed state"/>
    </bit_field>
    <bit_field offset="3" width="1" name="SPIDEN" access="RO" reset_value="0" description="Secure Invasive Debug Enable">
      <alias type="CMSIS" value="DCFG_CC_SOCU_NS_PIN_SPIDEN(x)"/>
      <bit_field_value name="USE_DAP" value="0b0" description="Use DAP to enable"/>
      <bit_field_value name="FIXED_STATE" value="0b1" description="Fixed state"/>
    </bit_field>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <bit_field offset="5" width="1" name="DSP_DBGEN" access="RO" reset_value="0" description="DSP Debug Enable">
      <alias type="CMSIS" value="DCFG_CC_SOCU_NS_PIN_DSP_DBGEN(x)"/>
      <bit_field_value name="USE_DAP" value="0b0" description="Use DAP to enable"/>
      <bit_field_value name="FIXED_STATE" value="0b1" description="Fixed state"/>
    </bit_field>
    <bit_field offset="6" width="1" name="ISP_CMD_EN" access="RO" reset_value="0" description="ISP Boot Command Enable">
      <alias type="CMSIS" value="DCFG_CC_SOCU_NS_PIN_ISP_CMD_EN(x)"/>
      <bit_field_value name="USE_DAP" value="0b0" description="Use DAP to enable"/>
      <bit_field_value name="FIXED_STATE" value="0b1" description="Fixed state"/>
    </bit_field>
    <bit_field offset="7" width="1" name="FA_CMD_EN" access="RO" reset_value="0" description="FA Command Enable">
      <alias type="CMSIS" value="DCFG_CC_SOCU_NS_PIN_FA_CMD_EN(x)"/>
      <bit_field_value name="USE_DAP" value="0b0" description="Use DAP to enable"/>
      <bit_field_value name="FIXED_STATE" value="0b1" description="Fixed state"/>
    </bit_field>
    <bit_field offset="8" width="1" name="ME_CMD_EN" access="RO" reset_value="0" description="Flash Mass Erase Command Enable">
      <alias type="CMSIS" value="DCFG_CC_SOCU_NS_PIN_ME_CMD_EN(x)"/>
      <bit_field_value name="USE_DAP" value="0b0" description="Use DAP to enable"/>
      <bit_field_value name="FIXED_STATE" value="0b1" description="Fixed state"/>
    </bit_field>
    <bit_field offset="9" width="1" name="CPU1_NIDEN" access="RO" reset_value="0" description="Second CM33 Non-invasive Debug Enable">
      <alias type="CMSIS" value="DCFG_CC_SOCU_NS_PIN_CPU1_NIDEN(x)"/>
      <bit_field_value name="USE_DAP" value="0b0" description="Use DAP to enable"/>
      <bit_field_value name="FIXED_STATE" value="0b1" description="Fixed state"/>
    </bit_field>
    <bit_field offset="10" width="1" name="CPU1_DBGEN" access="RO" reset_value="0" description="Second CM33 Debug Enable">
      <alias type="CMSIS" value="DCFG_CC_SOCU_NS_PIN_CPU1_DBGEN(x)"/>
      <bit_field_value name="USE_DAP" value="0b0" description="Use DAP to enable"/>
      <bit_field_value name="FIXED_STATE" value="0b1" description="Fixed state"/>
    </bit_field>
    <reserved_bit_field offset="11" width="4" reset_value="0"/>
    <bit_field offset="15" width="1" name="UUID_CHECK" access="RO" reset_value="0" description="Enforce UUID match during Debug authentication">
      <alias type="CMSIS" value="DCFG_CC_SOCU_NS_PIN_UUID_CHECK(x)"/>
      <bit_field_value name="DISABLED" value="0b0" description="Debug certificate can be used with all devices."/>
      <bit_field_value name="ENABLED" value="0b1" description="Debug certificate per device with matching UUID is needed."/>
    </bit_field>
    <reserved_bit_field offset="16" width="16" name="INVERSE_VALUE" access="RO" reset_value="0" description="Inverse Value of [15:0]">
      <alias type="CMSIS" value="DCFG_CC_SOCU_NS_PIN_INVERSE_VALUE(x)"/>
    </reserved_bit_field>
  </register>
  <register name="DCFG_CC_SOCU_NS_DFLT" offset="0x28" width="32" description="Device Configuration Credential Constraints for SoC specific Use Debug Filter.
&amp;#10;With TZ-M, the part can be sold by level 1 customers (secure code developer) to level-2 customers who develops non-secure code only.
&amp;#10;  - In this scenario,  or easy of development, Level-I customer releases the part to always allow non-secure debug.
&amp;#10;  - To allow level-2 customers to further seal the part  DCFG_CC_SOCU_NS is used.
&amp;#10;  - ROM will use this word to further restrict the debug access.">
    <alias type="CMSIS" value="DCFG_CC_SOCU_NS_DFLT"/>
    <bit_field offset="0" width="1" name="NIDEN" access="RO" reset_value="0" description="Non-secure Non-invasive Debug Fixed State">
      <alias type="CMSIS" value="DCFG_CC_SOCU_NS_DFLT_NIDEN(x)"/>
      <bit_field_value name="DISABLED" value="0b0" description="Disabled"/>
      <bit_field_value name="ENABLED" value="0b1" description="Enabled"/>
    </bit_field>
    <bit_field offset="1" width="1" name="DBGEN" access="RO" reset_value="0" description="Non-secure Debug Fixed State">
      <alias type="CMSIS" value="DCFG_CC_SOCU_NS_DFLT_DBGEN(x)"/>
      <bit_field_value name="DISABLED" value="0b0" description="Disabled"/>
      <bit_field_value name="ENABLED" value="0b1" description="Enabled"/>
    </bit_field>
    <bit_field offset="2" width="1" name="SPNIDEN" access="RO" reset_value="0" description="Secure Non-invasive Debug Fixed State">
      <alias type="CMSIS" value="DCFG_CC_SOCU_NS_DFLT_SPNIDEN(x)"/>
      <bit_field_value name="DISABLED" value="0b0" description="Disabled"/>
      <bit_field_value name="ENABLED" value="0b1" description="Enabled"/>
    </bit_field>
    <bit_field offset="3" width="1" name="SPIDEN" access="RO" reset_value="0" description="Secure Invasive Debug Fixed State">
      <alias type="CMSIS" value="DCFG_CC_SOCU_NS_DFLT_SPIDEN(x)"/>
      <bit_field_value name="DISABLED" value="0b0" description="Disabled"/>
      <bit_field_value name="ENABLED" value="0b1" description="Enabled"/>
    </bit_field>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <bit_field offset="5" width="1" name="DSP_DBGEN" access="RO" reset_value="0" description="DSP Debug Fixed State">
      <alias type="CMSIS" value="DCFG_CC_SOCU_NS_DFLT_DSP_DBGEN(x)"/>
      <bit_field_value name="DISABLED" value="0b0" description="Disabled"/>
      <bit_field_value name="ENABLED" value="0b1" description="Enabled"/>
    </bit_field>
    <bit_field offset="6" width="1" name="ISP_CMD_EN" access="RO" reset_value="0" description="ISP Boot Command Fixed State">
      <alias type="CMSIS" value="DCFG_CC_SOCU_NS_DFLT_ISP_CMD_EN(x)"/>
      <bit_field_value name="DISABLED" value="0b0" description="Disabled"/>
      <bit_field_value name="ENABLED" value="0b1" description="Enabled"/>
    </bit_field>
    <bit_field offset="7" width="1" name="FA_CMD_EN" access="RO" reset_value="0" description="FA Command Fixed State">
      <alias type="CMSIS" value="DCFG_CC_SOCU_NS_DFLT_FA_CMD_EN(x)"/>
      <bit_field_value name="DISABLED" value="0b0" description="Disabled"/>
      <bit_field_value name="ENABLED" value="0b1" description="Enabled"/>
    </bit_field>
    <bit_field offset="8" width="1" name="ME_CMD_EN" access="RO" reset_value="0" description="Flash Mass Erase Command Fixed State">
      <alias type="CMSIS" value="DCFG_CC_SOCU_NS_DFLT_ME_CMD_EN(x)"/>
      <bit_field_value name="DISABLED" value="0b0" description="Disabled"/>
      <bit_field_value name="ENABLED" value="0b1" description="Enabled"/>
    </bit_field>
    <bit_field offset="9" width="1" name="CPU1_NIDEN" access="RO" reset_value="0" description="Second CM33 Non-invasive Debug Fixed State">
      <alias type="CMSIS" value="DCFG_CC_SOCU_NS_PIN_CPU1_NIDEN(x)"/>
      <bit_field_value name="DISABLED" value="0b0" description="Disabled"/>
      <bit_field_value name="ENABLED" value="0b1" description="Enabled"/>
    </bit_field>
    <bit_field offset="10" width="1" name="CPU1_DBGEN" access="RO" reset_value="0" description="Second CM33 Debug Fixed State">
      <alias type="CMSIS" value="DCFG_CC_SOCU_NS_PIN_CPU1_DBGEN(x)"/>
      <bit_field_value name="DISABLED" value="0b0" description="Disabled"/>
      <bit_field_value name="ENABLED" value="0b1" description="Enabled"/>
    </bit_field>
    <reserved_bit_field offset="11" width="5" reset_value="0"/>
    <reserved_bit_field offset="16" width="16" name="INVERSE_VALUE" access="RO" reset_value="0" description="Inverse Value of [15:0]">
      <alias type="CMSIS" value="DCFG_CC_SOCU_NS_DFLT_INVERSE_VALUE(x)"/>
    </reserved_bit_field>
  </register>
  <register name="MCTR_NPX_CTX0" offset="0x30" width="32" description="Erase counter for Prince region 0.
&amp;#10;Monotonic erase counter for NPX region 0. This value is used by bootloader to dynamically compute region IV.
&amp;#10;This counter will increment by one, during each erase cycle of the corresponding flash region.
&amp;#10;User should not write anything in this field. This field is entirely handled by ROM.
&amp;#10;Final IV value for given region used by NPX for encryption/decryption is computed by ROM bootloader and incorporates device UUID, NPX region number and MCTR_NPX_CTX0.
&amp;#10;Application should always use ROM APIs to erase whole Prince region to keep IV consistent.">
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field.">
      <alias type="CMSIS" value="MCTR_NPX_CTX0"/>
    </bit_field>
  </register>
  <register name="MCTR_NPX_CTX1" offset="0x34" width="32" description="Erase counter for Prince region 1.
&amp;#10;Monotonic erase counter for NPX region 1. This value is used by bootloader to dynamically compute region IV.
&amp;#10;This counter will increment by one, during each erase cycle of the corresponding flash region.
&amp;#10;User should not write anything in this field. This field is entirely handled by ROM.
&amp;#10;Final IV value for given region used by NPX for encryption/decryption is computed by ROM bootloader and incorporates device UUID, NPX region number and MCTR_NPX_CTX1.
&amp;#10;Application should always use ROM APIs to erase whole Prince region to keep IV consistent.">
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field.">
      <alias type="CMSIS" value="MCTR_NPX_CTX1"/>
    </bit_field>
  </register>
  <register name="MCTR_NPX_CTX2" offset="0x38" width="32" description="Erase counter for Prince region 2.
&amp;#10;Monotonic erase counter for NPX region 2. This value is used by bootloader to dynamically compute region IV.
&amp;#10;This counter will increment by one, during each erase cycle of the corresponding flash region.
&amp;#10;User should not write anything in this field. This field is entirely handled by ROM.
&amp;#10;Final IV value for given region used by NPX for encryption/decryption is computed by ROM bootloader and incorporates device UUID, NPX region number and MCTR_NPX_CTX2.
&amp;#10;Application should always use ROM APIs to erase whole Prince region to keep IV consistent.">
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field.">
      <alias type="CMSIS" value="MCTR_NPX_CTX2"/>
    </bit_field>
  </register>
  <register name="MCTR_NPX_CTX3" offset="0x3c" width="32" description="Erase counter for Prince region 3.
&amp;#10;Monotonic erase counter for NPX region 3. This value is used by bootloader to dynamically compute region IV.
&amp;#10;This counter will increment by one, during each erase cycle of the corresponding flash region.
&amp;#10;User should not write anything in this field. This field is entirely handled by ROM.
&amp;#10;Final IV value for given region used by NPX for encryption/decryption is computed by ROM bootloader and incorporates device UUID, NPX region number and MCTR_NPX_CTX3.
&amp;#10;Application should always use ROM APIs to erase whole Prince region to keep IV consistent.">
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field.">
      <alias type="CMSIS" value="MCTR_NPX_CTX3"/>
    </bit_field>
  </register>
  <register name="MCTR_IPED_CTX0" offset="0x40" width="32" description="Monotonic erase counter for IPED region 0.
&amp;#10;This value is used by bootloader to dynamically compute region IV.
&amp;#10;This counter will increment by one, during each erase cycle of the corresponding flash region.
&amp;#10;User should not write anything in this field. This field is entirely handled by ROM.
&amp;#10;Final IV value for given region used by IPED for encryption/decryption is computed by ROM bootloader and incorporates device UUID, IPED region number and MCTR_IPED_CTX0.
&amp;#10;Application should always use ROM APIs to erase whole Prince region to keep IV consistent.">
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field.">
      <alias type="CMSIS" value="MCTR_IPED_CTX0"/>
    </bit_field>
  </register>
  <register name="MCTR_IPED_CTX1" offset="0x44" width="32" description="Monotonic erase counter for IPED region 1.
&amp;#10;This value is used by bootloader to dynamically compute region IV.
&amp;#10;This counter will increment by one, during each erase cycle of the corresponding flash region.
&amp;#10;User should not write anything in this field. This field is entirely handled by ROM.
&amp;#10;Final IV value for given region used by IPED for encryption/decryption is computed by ROM bootloader and incorporates device UUID, IPED region number and MCTR_IPED_CTX1.
&amp;#10;Application should always use ROM APIs to erase whole Prince region to keep IV consistent.">
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field.">
      <alias type="CMSIS" value="MCTR_IPED_CTX1"/>
    </bit_field>
  </register>
  <register name="MCTR_IPED_CTX2" offset="0x48" width="32" description="Monotonic erase counter for IPED region 2.
&amp;#10;This value is used by bootloader to dynamically compute region IV.
&amp;#10;This counter will increment by one, during each erase cycle of the corresponding flash region.
&amp;#10;User should not write anything in this field. This field is entirely handled by ROM.
&amp;#10;Final IV value for given region used by IPED for encryption/decryption is computed by ROM bootloader and incorporates device UUID, IPED region number and MCTR_IPED_CTX2.
&amp;#10;Application should always use ROM APIs to erase whole Prince region to keep IV consistent.">
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field.">
      <alias type="CMSIS" value="MCTR_IPED_CTX2"/>
    </bit_field>
  </register>
  <register name="MCTR_IPED_CTX3" offset="0x4c" width="32" description="Monotonic erase counter for IPED region 3.
&amp;#10;This value is used by bootloader to dynamically compute region IV.
&amp;#10;This counter will increment by one, during each erase cycle of the corresponding flash region.
&amp;#10;User should not write anything in this field. This field is entirely handled by ROM.
&amp;#10;Final IV value for given region used by IPED for encryption/decryption is computed by ROM bootloader and incorporates device UUID, IPED region number and MCTR_IPED_CTX3.
&amp;#10;Application should always use ROM APIs to erase whole Prince region to keep IV consistent.">
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field.">
      <alias type="CMSIS" value="MCTR_IPED_CTX3"/>
    </bit_field>
  </register>
  <register name="MCTR_IPED_CTX4" offset="0x50" width="32" description="Monotonic erase counter for IPED region 4.
&amp;#10;This value is used by bootloader to dynamically compute region IV.
&amp;#10;This counter will increment by one, during each erase cycle of the corresponding flash region.
&amp;#10;User should not write anything in this field. This field is entirely handled by ROM.
&amp;#10;Final IV value for given region used by IPED for encryption/decryption is computed by ROM bootloader and incorporates device UUID, IPED region number and MCTR_IPED_CTX4.
&amp;#10;Application should always use ROM APIs to erase whole Prince region to keep IV consistent.">
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field.">
      <alias type="CMSIS" value="MCTR_IPED_CTX4"/>
    </bit_field>
  </register>
  <register name="MCTR_IPED_CTX5" offset="0x54" width="32" description="Monotonic erase counter for IPED region 5.
&amp;#10;This value is used by bootloader to dynamically compute region IV.
&amp;#10;This counter will increment by one, during each erase cycle of the corresponding flash region.
&amp;#10;User should not write anything in this field. This field is entirely handled by ROM.
&amp;#10;Final IV value for given region used by IPED for encryption/decryption is computed by ROM bootloader and incorporates device UUID, IPED region number and MCTR_IPED_CTX5.
&amp;#10;Application should always use ROM APIs to erase whole Prince region to keep IV consistent.">
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field.">
      <alias type="CMSIS" value="MCTR_IPED_CTX5"/>
    </bit_field>
  </register>
  <register name="MCTR_IPED_CTX6" offset="0x58" width="32" description="Monotonic erase counter for IPED region 6.
&amp;#10;This value is used by bootloader to dynamically compute region IV.
&amp;#10;This counter will increment by one, during each erase cycle of the corresponding flash region.
&amp;#10;User should not write anything in this field. This field is entirely handled by ROM.
&amp;#10;Final IV value for given region used by IPED for encryption/decryption is computed by ROM bootloader and incorporates device UUID, IPED region number and MCTR_IPED_CTX6.
&amp;#10;Application should always use ROM APIs to erase whole Prince region to keep IV consistent.">
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field.">
      <alias type="CMSIS" value="MCTR_IPED_CTX6"/>
    </bit_field>
  </register>
  <register name="MCTR_IPED_CTX7" offset="0x5c" width="32" description="Monotonic erase counter for IPED region 7.
&amp;#10;This value is used by bootloader to dynamically compute region IV.
&amp;#10;This counter will increment by one, during each erase cycle of the corresponding flash region.
&amp;#10;User should not write anything in this field. This field is entirely handled by ROM.
&amp;#10;Final IV value for given region used by IPED for encryption/decryption is computed by ROM bootloader and incorporates device UUID, IPED region number and MCTR_IPED_CTX7.
&amp;#10;Application should always use ROM APIs to erase whole Prince region to keep IV consistent.">
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field.">
      <alias type="CMSIS" value="MCTR_IPED_CTX7"/>
    </bit_field>
  </register>
  <register name="ERR_AUTH_FAIL_COUNT" offset="0x60" width="32" description="Authentication failure counter.
&amp;#10;This monotonic counter field is incremented by boot ROM on authentication failure during boot, SB3, or debug authentication (Monotonic counter).">
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field.">
      <alias type="CMSIS" value="ERR_AUTH_FAIL_COUNT"/>
    </bit_field>
  </register>
  <register name="ERR_ITRC_COUNT" offset="0x64" width="32" description="Tamper event counter.
&amp;#10;This monotonic counter field is incremented by boot ROM whenever the reset cause during boot is detected as
&amp;#10;- ITRC reset caused by security sensors or
&amp;#10;- WDT 0/1 reset or
&amp;#10;- Tamper pin reset.">
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field.">
      <alias type="CMSIS" value="ERR_ITRC_COUNT"/>
    </bit_field>
  </register>
  <register name="MCTR_CUST_CTR0" offset="0x80" width="32" description="Customer defined Monotonic counter 0 for application use.
&amp;#10;ROM enforces monotonic increment check during CFPA-CMAC page update.
&amp;#10;If the new counter value is less than the value in active CFPA page, then the update is rejected and CMAC signing is skipped.">
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field.">
      <alias type="CMSIS" value="MCTR_CUST_CTR0"/>
    </bit_field>
  </register>
  <register name="MCTR_CUST_CTR1" offset="0x84" width="32" description="Customer defined Monotonic counter 1 for application use.
&amp;#10;ROM enforces monotonic increment check during CFPA-CMAC page update.
&amp;#10;If the new counter value is less than the value in active CFPA page, then the update is rejected and CMAC signing is skipped.">
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field.">
      <alias type="CMSIS" value="MCTR_CUST_CTR1"/>
    </bit_field>
  </register>
  <register name="MCTR_CUST_CTR2" offset="0x88" width="32" description="Customer defined Monotonic counter 2 for application use.
&amp;#10;ROM enforces monotonic increment check during CFPA-CMAC page update.
&amp;#10;If the new counter value is less than the value in active CFPA page, then the update is rejected and CMAC signing is skipped.">
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field.">
      <alias type="CMSIS" value="MCTR_CUST_CTR2"/>
    </bit_field>
  </register>
  <register name="MCTR_CUST_CTR3" offset="0x8c" width="32" description="Customer defined Monotonic counter 3 for application use.
&amp;#10;ROM enforces monotonic increment check during CFPA-CMAC page update.
&amp;#10;If the new counter value is less than the value in active CFPA page, then the update is rejected and CMAC signing is skipped.">
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field.">
      <alias type="CMSIS" value="MCTR_CUST_CTR3"/>
    </bit_field>
  </register>
  <register name="MCTR_CUST_CTR4" offset="0x90" width="32" description="Customer defined Monotonic counter 4 for application use.
&amp;#10;ROM enforces monotonic increment check during CFPA-CMAC page update.
&amp;#10;If the new counter value is less than the value in active CFPA page, then the update is rejected and CMAC signing is skipped.">
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field.">
      <alias type="CMSIS" value="MCTR_CUST_CTR4"/>
    </bit_field>
  </register>
  <register name="MCTR_CUST_CTR5" offset="0x94" width="32" description="Customer defined Monotonic counter 5 for application use.
&amp;#10;ROM enforces monotonic increment check during CFPA-CMAC page update.
&amp;#10;If the new counter value is less than the value in active CFPA page, then the update is rejected and CMAC signing is skipped.">
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field.">
      <alias type="CMSIS" value="MCTR_CUST_CTR5"/>
    </bit_field>
  </register>
  <register name="MCTR_CUST_CTR6" offset="0x98" width="32" description="Customer defined Monotonic counter 6 for application use.
&amp;#10;ROM enforces monotonic increment check during CFPA-CMAC page update.
&amp;#10;If the new counter value is less than the value in active CFPA page, then the update is rejected and CMAC signing is skipped.">
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field.">
      <alias type="CMSIS" value="MCTR_CUST_CTR6"/>
    </bit_field>
  </register>
  <register name="MCTR_CUST_CTR7" offset="0x9c" width="32" description="Customer defined Monotonic counter 7 for application use.
&amp;#10;ROM enforces monotonic increment check during CFPA-CMAC page update.
&amp;#10;If the new counter value is less than the value in active CFPA page, then the update is rejected and CMAC signing is skipped.">
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field.">
      <alias type="CMSIS" value="MCTR_CUST_CTR7"/>
    </bit_field>
  </register>
  <register name="MFLAG_CUST_0" offset="0xa0" width="32" description="Customer defined Monotonic flags 0 for application use.
&amp;#10;Once a bit is set in this field it should be set on sub-sequent updates of the page. ROM emulates One Time Programmable (OTP) bits behavior during CFPA-CMAC update.
&amp;#10;Compared to current value, if the new value has bit cleared, then the update is rejected and CMAC signing is skipped.">
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field.">
      <alias type="CMSIS" value="MFLAG_CUST_0"/>
    </bit_field>
  </register>
  <register name="MFLAG_CUST_1" offset="0xa4" width="32" description="Customer defined Monotonic flags 1 for application use.
&amp;#10;Once a bit is set in this field it should be set on sub-sequent updates of the page. ROM emulates One Time Programmable (OTP) bits behavior during CFPA-CMAC update.
&amp;#10;Compared to current value, if the new value has bit cleared, then the update is rejected and CMAC signing is skipped.">
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field.">
      <alias type="CMSIS" value="MFLAG_CUST_1"/>
    </bit_field>
  </register>
  <register name="MFLAG_CUST_2" offset="0xa8" width="32" description="Customer defined Monotonic flags 2 for application use.
&amp;#10;Once a bit is set in this field it should be set on sub-sequent updates of the page. ROM emulates One Time Programmable (OTP) bits behavior during CFPA-CMAC update.
&amp;#10;Compared to current value, if the new value has bit cleared, then the update is rejected and CMAC signing is skipped.">
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field.">
      <alias type="CMSIS" value="MFLAG_CUST_2"/>
    </bit_field>
  </register>
  <register name="MFLAG_CUST_3" offset="0xac" width="32" description="Customer defined Monotonic flags 3 for application use.
&amp;#10;Once a bit is set in this field it should be set on sub-sequent updates of the page. ROM emulates One Time Programmable (OTP) bits behavior during CFPA-CMAC update.
&amp;#10;Compared to current value, if the new value has bit cleared, then the update is rejected and CMAC signing is skipped.">
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field.">
      <alias type="CMSIS" value="MFLAG_CUST_3"/>
    </bit_field>
  </register>
  <register name="MFLAG_CUST_4" offset="0xb0" width="32" description="Customer defined Monotonic flags 4 for application use.
&amp;#10;Once a bit is set in this field it should be set on sub-sequent updates of the page. ROM emulates One Time Programmable (OTP) bits behavior during CFPA-CMAC update.
&amp;#10;Compared to current value, if the new value has bit cleared, then the update is rejected and CMAC signing is skipped.">
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field.">
      <alias type="CMSIS" value="MFLAG_CUST_4"/>
    </bit_field>
  </register>
  <register name="MFLAG_CUST_5" offset="0xb4" width="32" description="Customer defined Monotonic flags 5 for application use.
&amp;#10;Once a bit is set in this field it should be set on sub-sequent updates of the page. ROM emulates One Time Programmable (OTP) bits behavior during CFPA-CMAC update.
&amp;#10;Compared to current value, if the new value has bit cleared, then the update is rejected and CMAC signing is skipped.">
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field.">
      <alias type="CMSIS" value="MFLAG_CUST_5"/>
    </bit_field>
  </register>
  <register name="MFLAG_CUST_6" offset="0xb8" width="32" description="Customer defined Monotonic flags 6 for application use.
&amp;#10;Once a bit is set in this field it should be set on sub-sequent updates of the page. ROM emulates One Time Programmable (OTP) bits behavior during CFPA-CMAC update.
&amp;#10;Compared to current value, if the new value has bit cleared, then the update is rejected and CMAC signing is skipped.">
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field.">
      <alias type="CMSIS" value="MFLAG_CUST_6"/>
    </bit_field>
  </register>
  <register name="MFLAG_CUST_7" offset="0xbc" width="32" description="Customer defined Monotonic flags 7 for application use.
&amp;#10;Once a bit is set in this field it should be set on sub-sequent updates of the page. ROM emulates One Time Programmable (OTP) bits behavior during CFPA-CMAC update.
&amp;#10;Compared to current value, if the new value has bit cleared, then the update is rejected and CMAC signing is skipped.">
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field.">
      <alias type="CMSIS" value="MFLAG_CUST_7"/>
    </bit_field>
  </register>
  <register name="FLASH_ACL_0_7" offset="0xc0" width="32" description="Access control for flash sector 0-7. &amp;#10;Select one of the 8 pre-defined access control attributes for the given sector. Access attributes control read, write and execute access along with sticky lock protection. &amp;#10; &amp;#10;After a locked access level is selected, the sub-sequent updates of this field can be done with higher lock level only. &amp;#10; - If current sector ACL value (GLBACn index) is greater than the new value, then it is permitted except if the new value is 4 or 5. &amp;#10; - 7 (___L) > 6 (__XL) > 3 (R__L) > 2 (R_XL) > 1 (RW_L) > 0 (RWX_) &amp;#10; - If current sector ACL value is 0, 4, or 5 then any new value is permitted.">
    <bit_field offset="0" width="3" name="ACL_SEC_0" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x00_0000 - 0x00_7FFF).">
      <alias type="CMSIS" value="ACL_SEC_0"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <bit_field offset="4" width="3" name="ACL_SEC_1" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x00_8000 - 0x00_FFFF).">
      <alias type="CMSIS" value="ACL_SEC_1"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <bit_field offset="8" width="3" name="ACL_SEC_2" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x01_0000 - 0x01_7FFF).">
      <alias type="CMSIS" value="ACL_SEC_2"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <bit_field offset="12" width="3" name="ACL_SEC_3" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x01_8000 - 0x01_FFFF).">
      <alias type="CMSIS" value="ACL_SEC_3"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <bit_field offset="16" width="3" name="ACL_SEC_4" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x02_0000 - 0x02_7FFF).">
      <alias type="CMSIS" value="ACL_SEC_4"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <bit_field offset="20" width="3" name="ACL_SEC_5" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x02_8000 - 0x02_FFFF).">
      <alias type="CMSIS" value="ACL_SEC_5"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <bit_field offset="24" width="3" name="ACL_SEC_6" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x03_0000 - 0x03_7FFF).">
      <alias type="CMSIS" value="ACL_SEC_6"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <bit_field offset="28" width="3" name="ACL_SEC_7" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x03_8000 - 0x03_FFFF).">
      <alias type="CMSIS" value="ACL_SEC_7"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register name="FLASH_ACL_8_15" offset="0xc4" width="32" description="Access control for flash sector 8-15. &amp;#10;Select one of the 8 pre-defined access control attributes for the given sector. Access attributes control read, write and execute access along with sticky lock protection. &amp;#10; &amp;#10;After a locked access level is selected, the sub-sequent updates of this field can be done with higher lock level only. &amp;#10; - If current sector ACL value (GLBACn index) is greater than the new value, then it is permitted except if the new value is 4 or 5. &amp;#10; - 7 (___L) > 6 (__XL) > 3 (R__L) > 2 (R_XL) > 1 (RW_L) > 0 (RWX_) &amp;#10; - If current sector ACL value is 0, 4, or 5 then any new value is permitted.">
    <bit_field offset="0" width="3" name="ACL_SEC_8" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x04_0000 - 0x04_7FFF).">
      <alias type="CMSIS" value="ACL_SEC_8"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <bit_field offset="4" width="3" name="ACL_SEC_9" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x04_8000 - 0x04_FFFF).">
      <alias type="CMSIS" value="ACL_SEC_9"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <bit_field offset="8" width="3" name="ACL_SEC_10" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x05_0000 - 0x05_7FFF).">
      <alias type="CMSIS" value="ACL_SEC_10"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <bit_field offset="12" width="3" name="ACL_SEC_11" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x05_8000 - 0x05_FFFF).">
      <alias type="CMSIS" value="ACL_SEC_11"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <bit_field offset="16" width="3" name="ACL_SEC_12" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x06_0000 - 0x06_7FFF).">
      <alias type="CMSIS" value="ACL_SEC_12"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <bit_field offset="20" width="3" name="ACL_SEC_13" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x06_8000 - 0x06_FFFF).">
      <alias type="CMSIS" value="ACL_SEC_14"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <bit_field offset="24" width="3" name="ACL_SEC_14" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x07_0000 - 0x07_7FFF).">
      <alias type="CMSIS" value="ACL_SEC_14"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <bit_field offset="28" width="3" name="ACL_SEC_15" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x07_8000 - 0x07_FFFF).">
      <alias type="CMSIS" value="ACL_SEC_15"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register name="FLASH_ACL_16_23" offset="0xc8" width="32" description="Access control for flash sector 16-23. &amp;#10;Select one of the 8 pre-defined access control attributes for the given sector. Access attributes control read, write and execute access along with sticky lock protection. &amp;#10; &amp;#10;After a locked access level is selected, the sub-sequent updates of this field can be done with higher lock level only. &amp;#10; - If current sector ACL value (GLBACn index) is greater than the new value, then it is permitted except if the new value is 4 or 5. &amp;#10; - 7 (___L) > 6 (__XL) > 3 (R__L) > 2 (R_XL) > 1 (RW_L) > 0 (RWX_) &amp;#10; - If current sector ACL value is 0, 4, or 5 then any new value is permitted.">
    <bit_field offset="0" width="3" name="ACL_SEC_16" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x08_0000 - 0x08_7FFF).">
      <alias type="CMSIS" value="ACL_SEC_16"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <bit_field offset="4" width="3" name="ACL_SEC_17" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x08_8000 - 0x08_FFFF).">
      <alias type="CMSIS" value="ACL_SEC_17"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <bit_field offset="8" width="3" name="ACL_SEC_18" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x09_0000 - 0x09_7FFF).">
      <alias type="CMSIS" value="ACL_SEC_18"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <bit_field offset="12" width="3" name="ACL_SEC_19" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x09_8000 - 0x09_FFFF).">
      <alias type="CMSIS" value="ACL_SEC_19"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <bit_field offset="16" width="3" name="ACL_SEC_20" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x0A_0000 - 0x0A_7FFF).">
      <alias type="CMSIS" value="ACL_SEC_20"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <bit_field offset="20" width="3" name="ACL_SEC_21" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x0A_8000 - 0x0A_FFFF).">
      <alias type="CMSIS" value="ACL_SEC_21"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <bit_field offset="24" width="3" name="ACL_SEC_22" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x0B_0000 - 0x0B_7FFF).">
      <alias type="CMSIS" value="ACL_SEC_22"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <bit_field offset="28" width="3" name="ACL_SEC_23" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x0B_8000 - 0x0B_FFFF).">
      <alias type="CMSIS" value="ACL_SEC_23"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register name="FLASH_ACL_24_31" offset="0xcc" width="32" description="Access control for flash sector 24-31. &amp;#10;Select one of the 8 pre-defined access control attributes for the given sector. Access attributes control read, write and execute access along with sticky lock protection. &amp;#10; &amp;#10;After a locked access level is selected, the sub-sequent updates of this field can be done with higher lock level only. &amp;#10; - If current sector ACL value (GLBACn index) is greater than the new value, then it is permitted except if the new value is 4 or 5. &amp;#10; - 7 (___L) > 6 (__XL) > 3 (R__L) > 2 (R_XL) > 1 (RW_L) > 0 (RWX_) &amp;#10; - If current sector ACL value is 0, 4, or 5 then any new value is permitted.">
    <bit_field offset="0" width="3" name="ACL_SEC_24" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x0C_0000 - 0x0C_7FFF).">
      <alias type="CMSIS" value="ACL_SEC_24"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <bit_field offset="4" width="3" name="ACL_SEC_25" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x0C_8000 - 0x0C_FFFF).">
      <alias type="CMSIS" value="ACL_SEC_25"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <bit_field offset="8" width="3" name="ACL_SEC_26" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x0D_0000 - 0x0D_7FFF).">
      <alias type="CMSIS" value="ACL_SEC_26"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <bit_field offset="12" width="3" name="ACL_SEC_27" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x0D_8000 - 0x0D_FFFF).">
      <alias type="CMSIS" value="ACL_SEC_27"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <bit_field offset="16" width="3" name="ACL_SEC_28" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x0E_0000 - 0x0E_7FFF).">
      <alias type="CMSIS" value="ACL_SEC_28"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <bit_field offset="20" width="3" name="ACL_SEC_29" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x0E_8000 - 0x0E_FFFF).">
      <alias type="CMSIS" value="ACL_SEC_29"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <bit_field offset="24" width="3" name="ACL_SEC_30" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x0F_0000 - 0x0F_7FFF).">
      <alias type="CMSIS" value="ACL_SEC_30"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <bit_field offset="28" width="3" name="ACL_SEC_31" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x0F_8000 - 0x0F_FFFF).">
      <alias type="CMSIS" value="ACL_SEC_31"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register name="FLASH_ACL_32_39" offset="0xd0" width="32" description="Access control for flash sector 32-39. &amp;#10;Select one of the 8 pre-defined access control attributes for the given sector. Access attributes control read, write and execute access along with sticky lock protection. &amp;#10; &amp;#10;After a locked access level is selected, the sub-sequent updates of this field can be done with higher lock level only. &amp;#10; - If current sector ACL value (GLBACn index) is greater than the new value, then it is permitted except if the new value is 4 or 5. &amp;#10; - 7 (___L) > 6 (__XL) > 3 (R__L) > 2 (R_XL) > 1 (RW_L) > 0 (RWX_) &amp;#10; - If current sector ACL value is 0, 4, or 5 then any new value is permitted.">
    <bit_field offset="0" width="3" name="ACL_SEC_32" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x10_0000 - 0x10_7FFF).">
      <alias type="CMSIS" value="ACL_SEC_32"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <bit_field offset="4" width="3" name="ACL_SEC_33" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x10_8000 - 0x10_FFFF).">
      <alias type="CMSIS" value="ACL_SEC_33"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <bit_field offset="8" width="3" name="ACL_SEC_34" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x11_0000 - 0x11_7FFF).">
      <alias type="CMSIS" value="ACL_SEC_34"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <bit_field offset="12" width="3" name="ACL_SEC_35" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x11_8000 - 0x11_FFFF).">
      <alias type="CMSIS" value="ACL_SEC_35"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <bit_field offset="16" width="3" name="ACL_SEC_36" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x12_0000 - 0x12_7FFF).">
      <alias type="CMSIS" value="ACL_SEC_36"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <bit_field offset="20" width="3" name="ACL_SEC_37" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x12_8000 - 0x12_FFFF).">
      <alias type="CMSIS" value="ACL_SEC_37"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <bit_field offset="24" width="3" name="ACL_SEC_38" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x13_0000 - 0x13_7FFF).">
      <alias type="CMSIS" value="ACL_SEC_38"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <bit_field offset="28" width="3" name="ACL_SEC_39" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x13_8000 - 0x13_FFFF).">
      <alias type="CMSIS" value="ACL_SEC_39"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register name="FLASH_ACL_40_47" offset="0xd4" width="32" description="Access control for flash sector 40-47. &amp;#10;Select one of the 8 pre-defined access control attributes for the given sector. Access attributes control read, write and execute access along with sticky lock protection. &amp;#10; &amp;#10;After a locked access level is selected, the sub-sequent updates of this field can be done with higher lock level only. &amp;#10; - If current sector ACL value (GLBACn index) is greater than the new value, then it is permitted except if the new value is 4 or 5. &amp;#10; - 7 (___L) > 6 (__XL) > 3 (R__L) > 2 (R_XL) > 1 (RW_L) > 0 (RWX_) &amp;#10; - If current sector ACL value is 0, 4, or 5 then any new value is permitted.">
    <bit_field offset="0" width="3" name="ACL_SEC_40" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x14_0000 - 0x14_7FFF).">
      <alias type="CMSIS" value="ACL_SEC_40"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <bit_field offset="4" width="3" name="ACL_SEC_41" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x14_8000 - 0x14_FFFF).">
      <alias type="CMSIS" value="ACL_SEC_41"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <bit_field offset="8" width="3" name="ACL_SEC_42" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x15_0000 - 0x15_7FFF).">
      <alias type="CMSIS" value="ACL_SEC_42"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <bit_field offset="12" width="3" name="ACL_SEC_43" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x15_8000 - 0x15_FFFF).">
      <alias type="CMSIS" value="ACL_SEC_43"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <bit_field offset="16" width="3" name="ACL_SEC_44" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x16_0000 - 0x16_7FFF).">
      <alias type="CMSIS" value="ACL_SEC_44"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <bit_field offset="20" width="3" name="ACL_SEC_45" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x16_8000 - 0x16_FFFF).">
      <alias type="CMSIS" value="ACL_SEC_45"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <bit_field offset="24" width="3" name="ACL_SEC_46" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x17_0000 - 0x17_7FFF).">
      <alias type="CMSIS" value="ACL_SEC_46"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <bit_field offset="28" width="3" name="ACL_SEC_47" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x17_8000 - 0x17_FFFF).">
      <alias type="CMSIS" value="ACL_SEC_47"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register name="FLASH_ACL_48_55" offset="0xd8" width="32" description="Access control for flash sector 48-55. &amp;#10;Select one of the 8 pre-defined access control attributes for the given sector. Access attributes control read, write and execute access along with sticky lock protection. &amp;#10; &amp;#10;After a locked access level is selected, the sub-sequent updates of this field can be done with higher lock level only. &amp;#10; - If current sector ACL value (GLBACn index) is greater than the new value, then it is permitted except if the new value is 4 or 5. &amp;#10; - 7 (___L) > 6 (__XL) > 3 (R__L) > 2 (R_XL) > 1 (RW_L) > 0 (RWX_) &amp;#10; - If current sector ACL value is 0, 4, or 5 then any new value is permitted.">
    <bit_field offset="0" width="3" name="ACL_SEC_48" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x18_0000 - 0x18_7FFF).">
      <alias type="CMSIS" value="ACL_SEC_48"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <bit_field offset="4" width="3" name="ACL_SEC_49" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x18_8000 - 0x18_FFFF).">
      <alias type="CMSIS" value="ACL_SEC_49"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <bit_field offset="8" width="3" name="ACL_SEC_50" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x19_0000 - 0x19_7FFF).">
      <alias type="CMSIS" value="ACL_SEC_50"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <bit_field offset="12" width="3" name="ACL_SEC_51" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x19_8000 - 0x19_FFFF).">
      <alias type="CMSIS" value="ACL_SEC_51"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <bit_field offset="16" width="3" name="ACL_SEC_52" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x1A_0000 - 0x1A_7FFF).">
      <alias type="CMSIS" value="ACL_SEC_52"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <bit_field offset="20" width="3" name="ACL_SEC_53" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x1A_8000 - 0x1A_FFFF).">
      <alias type="CMSIS" value="ACL_SEC_53"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <bit_field offset="24" width="3" name="ACL_SEC_54" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x1B_0000 - 0x1B_7FFF).">
      <alias type="CMSIS" value="ACL_SEC_54"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <bit_field offset="28" width="3" name="ACL_SEC_55" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x1B_8000 - 0x1B_FFFF).">
      <alias type="CMSIS" value="ACL_SEC_55"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register name="FLASH_ACL_56_63" offset="0xdc" width="32" description="Access control for flash sector 56-63. &amp;#10;Select one of the 8 pre-defined access control attributes for the given sector. Access attributes control read, write and execute access along with sticky lock protection. &amp;#10; &amp;#10;After a locked access level is selected, the sub-sequent updates of this field can be done with higher lock level only. &amp;#10; - If current sector ACL value (GLBACn index) is greater than the new value, then it is permitted except if the new value is 4 or 5. &amp;#10; - 7 (___L) > 6 (__XL) > 3 (R__L) > 2 (R_XL) > 1 (RW_L) > 0 (RWX_) &amp;#10; - If current sector ACL value is 0, 4, or 5 then any new value is permitted.">
    <bit_field offset="0" width="3" name="ACL_SEC_56" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x1C_0000 - 0x1C_7FFF).">
      <alias type="CMSIS" value="ACL_SEC_56"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <bit_field offset="4" width="3" name="ACL_SEC_57" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x1C_8000 - 0x1C_FFFF).">
      <alias type="CMSIS" value="ACL_SEC_57"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <bit_field offset="8" width="3" name="ACL_SEC_58" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x1D_0000 - 0x1D_7FFF).">
      <alias type="CMSIS" value="ACL_SEC_58"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <bit_field offset="12" width="3" name="ACL_SEC_59" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x1D_8000 - 0x1D_FFFF).">
      <alias type="CMSIS" value="ACL_SEC_59"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <bit_field offset="16" width="3" name="ACL_SEC_60" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x1E_0000 - 0x1E_7FFF).">
      <alias type="CMSIS" value="ACL_SEC_60"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <bit_field offset="20" width="3" name="ACL_SEC_61" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x1E_8000 - 0x1E_FFFF).">
      <alias type="CMSIS" value="ACL_SEC_61"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <bit_field offset="24" width="3" name="ACL_SEC_62" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x1F_0000 - 0x1F_7FFF).">
      <alias type="CMSIS" value="ACL_SEC_62"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <bit_field offset="28" width="3" name="ACL_SEC_63" access="RO" reset_value="0" description="Access control for flash sector (offset range 0x1F_8000 - 0x1F_FFFF).">
      <alias type="CMSIS" value="ACL_SEC_63"/>
      <bit_field_value name="DEFAULT_RW_UNLOCKED" value="0b000" description="Default flash memory behavior (R/W unlocked)"/>
      <bit_field_value name="DATA_RW_LOCKED" value="0b001" description="Data flash memory with this setting: R/W + locked"/>
      <bit_field_value name="ROM_RX_LOCKED" value="0b010" description="ROM with this setting: RX + locked"/>
      <bit_field_value name="DATA_ROM_LOCKED" value="0b011" description="Data read-only memory (DROM) with this setting: ROM + locked"/>
      <bit_field_value name="ROM_RX_UNLOCKED" value="0b100" description="ROM with this setting: RX unlocked"/>
      <bit_field_value name="XOM_UNLOCKED" value="0b101" description="XOM with this setting: XOM unlocked"/>
      <bit_field_value name="XOM_LOCKED" value="0b110" description="XOM with this setting: XOM + locked"/>
      <bit_field_value name="NO_ACCESS_LOCKED" value="0b111" description="Hidden (no access + locked)"/>
    </bit_field>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register name="IMG0_CMAC0" offset="0xe0" width="32" description="Die unique CMAC[31:0] of image 0. &amp;#10;This field is managed by ROM and user application should not modify it. &amp;#10;ROM calculates and stores die specific CMAC for image 0 range when IMG_UPD field is set to 2b'01. &amp;#10;ROM calculates image CMAC only if the image passes ECDSA authentication check. &amp;#10;On sub-sequent boots image authentication done using CMAC, based on SECURE_BOOT_CFG setting.">
    <alias type="CMSIS" value="IMG0_CMAC[0]"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Image 0 CMAC 0: IMG0_CMAC[31:0]">
    </bit_field>
  </register>
  <register name="IMG0_CMAC1" offset="0xe4" width="32" description="Die unique CMAC[63:32] of image 0. &amp;#10;This field is managed by ROM and user application should not modify it. &amp;#10;ROM calculates and stores die specific CMAC for image 0 range when IMG_UPD field is set to 2b'01. &amp;#10;ROM calculates image CMAC only if the image passes ECDSA authentication check. &amp;#10;On sub-sequent boots image authentication done using CMAC, based on SECURE_BOOT_CFG setting.">
    <alias type="CMSIS" value="IMG0_CMAC[1]"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Image 0 CMAC 1: IMG0_CMAC[63:32]">
    </bit_field>
  </register>
  <register name="IMG0_CMAC2" offset="0xe8" width="32" description="Die unique CMAC[95:64] of image 0. &amp;#10;This field is managed by ROM and user application should not modify it. &amp;#10;ROM calculates and stores die specific CMAC for image 0 range when IMG_UPD field is set to 2b'01. &amp;#10;ROM calculates image CMAC only if the image passes ECDSA authentication check. &amp;#10;On sub-sequent boots image authentication done using CMAC, based on SECURE_BOOT_CFG setting.">
    <alias type="CMSIS" value="IMG0_CMAC[2]"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Image 0 CMAC 2: IMG0_CMAC[95:64]">
    </bit_field>
  </register>
  <register name="IMG0_CMAC3" offset="0xec" width="32" description="Die unique CMAC[127:96] of image 0. &amp;#10;This field is managed by ROM and user application should not modify it. &amp;#10;ROM calculates and stores die specific CMAC for image 0 range when IMG_UPD field is set to 2b'01. &amp;#10;ROM calculates image CMAC only if the image passes ECDSA authentication check. &amp;#10;On sub-sequent boots image authentication done using CMAC, based on SECURE_BOOT_CFG setting.">
    <alias type="CMSIS" value="IMG0_CMAC[3]"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Image 0 CMAC 3: IMG0_CMAC[127:96]">
    </bit_field>
  </register>
  <register name="IMG1_CMAC0" offset="0xf0" width="32" description="Die unique CMAC[31:0] of image 1. &amp;#10;This field is managed by ROM and user application should not modify it. &amp;#10;ROM calculates and stores die specific CMAC for image 1 range when IMG_UPD field is set to 2b'10. &amp;#10;ROM calculates image CMAC only if the image passes ECDSA authentication check. &amp;#10;On sub-sequent boots image authentication done using CMAC, based on SECURE_BOOT_CFG setting.">
    <alias type="CMSIS" value="IMG1_CMAC[0]"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Image 1 CMAC 0: IMG1_CMAC[31:0]">
    </bit_field>
  </register>
  <register name="IMG1_CMAC1" offset="0xf4" width="32" description="Die unique CMAC[63:32] of image 1. &amp;#10;This field is managed by ROM and user application should not modify it. &amp;#10;ROM calculates and stores die specific CMAC for image 1 range when IMG_UPD field is set to 2b'10. &amp;#10;ROM calculates image CMAC only if the image passes ECDSA authentication check. &amp;#10;On sub-sequent boots image authentication done using CMAC, based on SECURE_BOOT_CFG setting.">
    <alias type="CMSIS" value="IMG1_CMAC[1]"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Image 1 CMAC 1: IMG1_CMAC[63:32]">
    </bit_field>
  </register>
  <register name="IMG1_CMAC2" offset="0xf8" width="32" description="Die unique CMAC[95:64] of image 1. &amp;#10;This field is managed by ROM and user application should not modify it. &amp;#10;ROM calculates and stores die specific CMAC for image 1 range when IMG_UPD field is set to 2b'10. &amp;#10;ROM calculates image CMAC only if the image passes ECDSA authentication check. &amp;#10;On sub-sequent boots image authentication done using CMAC, based on SECURE_BOOT_CFG setting.">
    <alias type="CMSIS" value="IMG1_CMAC[1]"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Image 1 CMAC 2: IMG1_CMAC[95:64]">
    </bit_field>
  </register>
  <register name="IMG1_CMAC3" offset="0xfc" width="32" description="Die unique CMAC[127:96] of image 1. &amp;#10;This field is managed by ROM and user application should not modify it. &amp;#10;ROM calculates and stores die specific CMAC for image 1 range when IMG_UPD field is set to 2b'10. &amp;#10;ROM calculates image CMAC only if the image passes ECDSA authentication check. &amp;#10;On sub-sequent boots image authentication done using CMAC, based on SECURE_BOOT_CFG setting.">
    <alias type="CMSIS" value="IMG1_CMAC[1]"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Image 1 CMAC 3: IMG1_CMAC[127:96]">
    </bit_field>
  </register>
  <register name="DICE_Certificate0" offset="0x100" width="32" description="DICE Certificate register 0">
    <alias type="CMSIS" value="DICE[0]"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field">
    </bit_field>
  </register>
  <register name="DICE_Certificate1" offset="0x104" width="32" description="DICE Certificate register 1">
    <alias type="CMSIS" value="DICE[1]"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field">
    </bit_field>
  </register>
  <register name="DICE_Certificate2" offset="0x108" width="32" description="DICE Certificate register 2">
    <alias type="CMSIS" value="DICE[2]"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field">
    </bit_field>
  </register>
  <register name="DICE_Certificate3" offset="0x10c" width="32" description="DICE Certificate register 3">
    <alias type="CMSIS" value="DICE[3]"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field">
    </bit_field>
  </register>
  <register name="DICE_Certificate4" offset="0x110" width="32" description="DICE Certificate register 4">
    <alias type="CMSIS" value="DICE[4]"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field">
    </bit_field>
  </register>
  <register name="DICE_Certificate5" offset="0x114" width="32" description="DICE Certificate register 5">
    <alias type="CMSIS" value="DICE[5]"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field">
    </bit_field>
  </register>
  <register name="DICE_Certificate6" offset="0x118" width="32" description="DICE Certificate register 6">
    <alias type="CMSIS" value="DICE[6]"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field">
    </bit_field>
  </register>
  <register name="DICE_Certificate7" offset="0x11c" width="32" description="DICE Certificate register 7">
    <alias type="CMSIS" value="DICE[7]"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field">
    </bit_field>
  </register>
  <register name="DICE_Certificate8" offset="0x120" width="32" description="DICE Certificate register 8">
    <alias type="CMSIS" value="DICE[8]"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field">
    </bit_field>
  </register>
  <register name="DICE_Certificate9" offset="0x124" width="32" description="DICE Certificate register 9">
    <alias type="CMSIS" value="DICE[9]"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field">
    </bit_field>
  </register>
  <register name="DICE_Certificate10" offset="0x128" width="32" description="DICE Certificate register 10">
    <alias type="CMSIS" value="DICE[10]"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field">
    </bit_field>
  </register>
  <register name="DICE_Certificate11" offset="0x12c" width="32" description="DICE Certificate register 11">
    <alias type="CMSIS" value="DICE[11]"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field">
    </bit_field>
  </register>
  <register name="DICE_Certificate12" offset="0x130" width="32" description="DICE Certificate register 12">
    <alias type="CMSIS" value="DICE[12]"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field">
    </bit_field>
  </register>
  <register name="DICE_Certificate13" offset="0x134" width="32" description="DICE Certificate register 13">
    <alias type="CMSIS" value="DICE[13]"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field">
    </bit_field>
  </register>
  <register name="DICE_Certificate14" offset="0x138" width="32" description="DICE Certificate register 14">
    <alias type="CMSIS" value="DICE[14]"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field">
    </bit_field>
  </register>
  <register name="DICE_Certificate15" offset="0x13c" width="32" description="DICE Certificate register 15">
    <alias type="CMSIS" value="DICE[15]"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field">
    </bit_field>
  </register>
  <register name="DICE_Certificate16" offset="0x140" width="32" description="DICE Certificate register 16">
    <alias type="CMSIS" value="DICE[16]"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field">
    </bit_field>
  </register>
  <register name="DICE_Certificate17" offset="0x144" width="32" description="DICE Certificate register 17">
    <alias type="CMSIS" value="DICE[17]"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field">
    </bit_field>
  </register>
  <register name="DICE_Certificate18" offset="0x148" width="32" description="DICE Certificate register 18">
    <alias type="CMSIS" value="DICE[18]"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field">
    </bit_field>
  </register>
  <register name="DICE_Certificate19" offset="0x14c" width="32" description="DICE Certificate register 19">
    <alias type="CMSIS" value="DICE[19]"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field">
    </bit_field>
  </register>
  <register name="DICE_Certificate20" offset="0x150" width="32" description="DICE Certificate register 20">
    <alias type="CMSIS" value="DICE[20]"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field">
    </bit_field>
  </register>
  <register name="DICE_Certificate21" offset="0x154" width="32" description="DICE Certificate register 21">
    <alias type="CMSIS" value="DICE[0]"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field">
    </bit_field>
  </register>
  <register name="DICE_Certificate22" offset="0x158" width="32" description="DICE Certificate register 22">
    <alias type="CMSIS" value="DICE[22]"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field">
    </bit_field>
  </register>
  <register name="DICE_Certificate23" offset="0x15c" width="32" description="DICE Certificate register 23">
    <alias type="CMSIS" value="DICE[23]"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field">
    </bit_field>
  </register>
  <register name="DICE_Certificate24" offset="0x160" width="32" description="DICE Certificate register 24">
    <alias type="CMSIS" value="DICE[24]"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field">
    </bit_field>
  </register>
  <register name="DICE_Certificate25" offset="0x164" width="32" description="DICE Certificate register 25">
    <alias type="CMSIS" value="DICE[25]"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field">
    </bit_field>
  </register>
  <register name="DICE_Certificate26" offset="0x168" width="32" description="DICE Certificate register 26">
    <alias type="CMSIS" value="DICE[26]"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field">
    </bit_field>
  </register>
  <register name="DICE_Certificate27" offset="0x16c" width="32" description="DICE Certificate register 27">
    <alias type="CMSIS" value="DICE[27]"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field">
    </bit_field>
  </register>
  <register name="DICE_Certificate28" offset="0x170" width="32" description="DICE Certificate register 28">
    <alias type="CMSIS" value="DICE[28]"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field">
    </bit_field>
  </register>
  <register name="DICE_Certificate29" offset="0x174" width="32" description="DICE Certificate register 29">
    <alias type="CMSIS" value="DICE[29]"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field">
    </bit_field>
  </register>
  <register name="DICE_Certificate30" offset="0x178" width="32" description="DICE Certificate register 30">
    <alias type="CMSIS" value="DICE[30]"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field">
    </bit_field>
  </register>
  <register name="DICE_Certificate31" offset="0x17c" width="32" description="DICE Certificate register 31">
    <alias type="CMSIS" value="DICE[31]"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field">
    </bit_field>
  </register>
  <register name="DICE_Certificate32" offset="0x180" width="32" description="DICE Certificate register 32">
    <alias type="CMSIS" value="DICE[32]"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field">
    </bit_field>
  </register>
  <register name="DICE_Certificate33" offset="0x184" width="32" description="DICE Certificate register 33">
    <alias type="CMSIS" value="DICE[33]"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field">
    </bit_field>
  </register>
  <register name="DICE_Certificate34" offset="0x188" width="32" description="DICE Certificate register 34">
    <alias type="CMSIS" value="DICE[34]"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field">
    </bit_field>
  </register>
  <register name="DICE_Certificate35" offset="0x18c" width="32" description="DICE Certificate register 35">
    <alias type="CMSIS" value="DICE[35]"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Field">
    </bit_field>
  </register>
  <register name="IPED_GCM_AAD_CTX0" offset="0x190" width="32" description="Additional Authentication Data for IPED context 0. Use CRC32 value of any un-encrypted data associated with this context.">
    <alias type="CMSIS" value="IPED_GCM_AAD_CTX0"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Additional Authentication Data for IPED context 0">
    </bit_field>
  </register>
  <register name="IPED_GCM_AAD_CTX1" offset="0x194" width="32" description="Additional Authentication Data for IPED context 1. Use CRC32 value of any un-encrypted data associated with this context.">
    <alias type="CMSIS" value="IPED_GCM_AAD_CTX1"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Additional Authentication Data for IPED context 1">
    </bit_field>
  </register>
  <register name="IPED_GCM_AAD_CTX2" offset="0x198" width="32" description="Additional Authentication Data for IPED context 2. Use CRC32 value of any un-encrypted data associated with this context.">
    <alias type="CMSIS" value="IPED_GCM_AAD_CTX2"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Additional Authentication Data for IPED context 2">
    </bit_field>
  </register>
  <register name="IPED_GCM_AAD_CTX3" offset="0x19c" width="32" description="Additional Authentication Data for IPED context 3. Use CRC32 value of any un-encrypted data associated with this context.">
    <alias type="CMSIS" value="IPED_GCM_AAD_CTX3"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Additional Authentication Data for IPED context 3">
    </bit_field>
  </register>
  <register name="IPED_GCM_AAD_CTX4" offset="0x1a0" width="32" description="Additional Authentication Data for IPED context 4. Use CRC32 value of any un-encrypted data associated with this context.">
    <alias type="CMSIS" value="IPED_GCM_AAD_CTX4"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Additional Authentication Data for IPED context 4">
    </bit_field>
  </register>
  <register name="IPED_GCM_AAD_CTX5" offset="0x1a4" width="32" description="Additional Authentication Data for IPED context 5. Use CRC32 value of any un-encrypted data associated with this context.">
    <alias type="CMSIS" value="IPED_GCM_AAD_CTX5"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Additional Authentication Data for IPED context 5">
    </bit_field>
  </register>
  <register name="IPED_GCM_AAD_CTX6" offset="0x1a8" width="32" description="Additional Authentication Data for IPED context 6. Use CRC32 value of any un-encrypted data associated with this context.">
    <alias type="CMSIS" value="IPED_GCM_AAD_CTX6"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Additional Authentication Data for IPED context 6">
    </bit_field>
  </register>
  <register name="IPED_GCM_AAD_CTX7" offset="0x1ac" width="32" description="Additional Authentication Data for IPED context 7. Use CRC32 value of any un-encrypted data associated with this context.">
    <alias type="CMSIS" value="IPED_GCM_AAD_CTX7"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="Additional Authentication Data for IPED context 7">
    </bit_field>
  </register>
  <register name="CFPA_CRC32" offset="0x1ec" width="32" description="CRC32 of CFPA page data from offset 0x00 to 0x1EB. ROM updates this field along with CFPA_CMAC on subsequent boot after page update. ROM uses this field based on CMPA.LP_SEC_BOOT field option.">
    <alias type="CMSIS" value="CFPA_CRC32"/>
    <bit_field offset="0" width="32" name="CFPA_CRC32" access="RO" reset_value="0" description="CFPA_CRC[31:0] used during low-power wake.">
    </bit_field>
  </register>
  <register offset="0x1F0" width="32" name="CFPA0_CMAC0" description="CMAC[31:0] of CFPA page data from offset 0x00 to 0x1EB. ROM updates this field on subsequent boot after page update.">
    <alias type="CMSIS" value="CFPA0_CMAC[0]"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="CFPA_CMAC[31:0]">
      <alias type="CMSIS" value="CFPA0_CMAC_FIELD(x)"/>
    </bit_field>
  </register>
  <register offset="0x1F4" width="32" name="CFPA0_CMAC1" description="CMAC[63:32] of CFPA page data from offset 0x00 to 0x1EB. ROM updates this field on subsequent boot after page update.">
    <alias type="CMSIS" value="CFPA0_CMAC[1]"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="CFPA_CMAC[63:32]">
      <alias type="CMSIS" value="CFPA0_CMAC_FIELD(x)"/>
    </bit_field>
  </register>
  <register offset="0x1F8" width="32" name="CFPA0_CMAC2" description="CMAC[95:64] of CFPA page data from offset 0x00 to 0x1EB. ROM updates this field on subsequent boot after page update.">
    <alias type="CMSIS" value="CFPA0_CMAC[2]"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="CFPA_CMAC[95:64]">
      <alias type="CMSIS" value="CFPA0_CMAC_FIELD(x)"/>
    </bit_field>
  </register>
  <register offset="0x1FC" width="32" name="CFPA0_CMAC3" description="CMAC[127:96] of CFPA page data from offset 0x00 to 0x1EB. ROM updates this field on subsequent boot after page update.">
    <alias type="CMSIS" value="CFPA0_CMAC[3]"/>
    <bit_field offset="0" width="32" name="FIELD" access="RO" reset_value="0" description="CFPA_CMAC[127:96]">
      <alias type="CMSIS" value="CFPA0_CMAC_FIELD(x)"/>
    </bit_field>
  </register>
</regs:peripheral>
