# **Sommaire :**

- **[Introduction aux Syst√®mes Embarqu√©s](#1-introduction-aux-syst√®mes-embarqu√©s)**
   - **[Architecture G√©n√©rale](#architecture-g√©n√©rale)**
   -  **[Caract√©ristiques d‚Äôun Syst√®me Embarqu√©](#caract√©ristiques-dun-syst√®me-embarqu√©)**
   -  **[Cycle de D√©veloppement](#cycle-de-d√©veloppement)**
   -  **[Domaines d‚ÄôApplication](#domaines-dapplication)**


- **[Manipulation des Bits](#2-manipulation-des-bits)**
   - **[Repr√©sentation Binaire d‚Äôun Octet](#repr√©sentation-binaire-dun-octet-char-)**
   - **[Op√©rations bit √† bit (bitwise)](#op√©rations-bit-√†-bit-bitwise)**
   - **[Op√©rations courantes sur un bit pr√©cis](#op√©rations-courantes-sur-un-bit-pr√©cis)**
   - **[D√©calages de bits](#d√©calages-de-bits)**
   - **[Rotation des bits](#rotations-de-bits)**
   - **[Masques de bits (bit masks)](#masques-de-bits-bit-masks)**

- **[Microcontr√¥leur PIC18F](#3-microcontr√¥leur-pic18f)**
   - **[Architecture du Microcontr√¥leur](#architecture-du-microcontr√¥leur-pic18f45k22)**
   - **[Pins du Microcontr√¥leur](#pins-du-microcontr√¥leur-pic18f45k22)**

- **[Ports d‚ÄôEntr√©e/Sortie (E/S)](#4-ports-dentr√©esortie-es)**
   - **[Registres de Contr√¥le](#registres-de-contr√¥le)**
   - **[Registres associ√©s au PORTA](#registres-associ√©s-au-porta)**
   - **[Registres associ√©s au PORTB](#registres-associ√©s-au-portb)**
   - **[Registres associ√©s au PORTC](#registres-associ√©s-au-portc)**
   - **[Registres associ√©s au PORTD](#registres-associ√©s-au-portd)**
   - **[Registres associ√©s au PORTE](#registres-associ√©s-au-porte)**

- **[Gestion des Interruptions](#5-gestion-des-interruptions)**
   -  **[Logique des Interruptions (Diagram)](#logique-des-interruptions-du-pic18)**
   -  **[Types des Interruptions](#types-des-interruptions-sources)**
   -  **[M√©canisme de Contr√¥le](#m√©canisme-de-contr√¥le)**
   -  **[Priorit√© des interruptions](#priorit√©-des-interruptions)**


- **[Gestion des Timers](#6-gestion-des-timers)**

- **[Gestion de CAN](#7-gestion-de-can)**
---

<h3 align="center"><a href="https://github.com/mohamedtalhaouii/Programmation-C" target="_blank">Lien de Programmation en C</a></h3>

---

<h3 align="center"><a href="https://github.com/mohamedtalhaouii/Programmation-Cpp" target="_blank">Lien de Programmation en C++</a></h3>

---

## **1. Introduction aux Syst√®mes Embarqu√©s**

Un **syst√®me embarqu√©** est un syst√®me √©lectronique et informatique int√©gr√© dans un dispositif plus large, d√©di√© √† une t√¢che pr√©cise.
Il combine : **microcontr√¥leur**, **logiciel embarqu√©**, **interfaces**, **capteurs** et **actionneurs**.

![embededd](https://github.com/user-attachments/assets/f6afe0d5-a655-4da9-972d-964ff238b188)


- ### **Architecture G√©n√©rale**
   - **Microcontr√¥leur / Microprocesseur :**
      - Unit√© centrale d‚Äôex√©cution (CPU)
      - Utilise m√©moire **RAM**, **Flash**, **EEPROM**
   
   - **M√©moire :**
      - Programme (Flash)
      - Donn√©es (RAM)
      - Stockage non volatile (EEPROM)
   
   - **Interfaces d‚ÄôE/S :**
      - GPIO, ADC, DAC
      - UART, SPI, I2C
      - Timers, PWM
   
   - **Capteurs & Actionneurs :**
      - **Capteurs :** temp√©rature, lumi√®re, mouvement‚Ä¶
      - **Actionneurs :** moteurs, relais, √©crans, LEDs‚Ä¶


- ### **Caract√©ristiques d‚Äôun Syst√®me Embarqu√©**

   * **Temps r√©el** : respecter des d√©lais stricts
   * **Contraintes de ressources** : m√©moire limit√©e, faible consommation
   * **Fiabilit√© & robustesse** : fonctionnement continu
   * **Optimisation** : code compact, √©nergie faible
   * **Autonomie** : batterie, capteurs int√©gr√©s


- ### **Cycle de D√©veloppement**

   - **Analyse du besoin**
   - **Conception (hardware + software)**
   - **Programmation (C, C++, assembleur, RTOS)**
   - **Tests & validation (unitaires, temps r√©el, consommation)**
   - **D√©ploiement**
   - **Maintenance / mises √† jour**


- ### **Domaines d‚ÄôApplication**

   * Automobile (ESP, ABS, ECU)
   * A√©ronautique
   * Domotique et IoT
   * Robotique
   * M√©dical
   * T√©l√©communications
   * Industrie 4.0

---

## **2. Manipulation des Bits**

- ### Repr√©sentation Binaire d‚Äôun Octet (char) :
Un type `char` est cod√© sur 8 bits, num√©rot√©s de b0 √† b7.
<table>
  <thead>
    <tr>
      <th>b7</th>
      <th>b6</th>
      <th>b5</th>
      <th>b4</th>
      <th>b3</th>
      <th>b2</th>
      <th>b1</th>
      <th>b0</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td><strong>MSB</strong></td>
      <td colspan="6"></td>
      <td><strong>LSB</strong></td>
    </tr>
  </tbody>
</table>


> - `LSB` : bit de poids Faible
> - `MSB` : bit de poids Fort
- ### **Op√©rations bit √† bit (bitwise)**

| Op√©ration          | Symbole | Code             | Description                                                                 |
| ------------------ | ------- | ---------------- | --------------------------------------------------------------------------- |
| **AND bit √† bit**  | `&`     | `a = x & y`      | Compare bit par bit. Le r√©sultat vaut **1 seulement si les deux bits = 1**. |
| **OR bit √† bit**   | `\|`    | `a = x \| y`     | Compare bit par bit. Le r√©sultat vaut **1 si au moins un bit = 1**.         |
| **XOR bit √† bit**  | `^`     | `a = x ^ y`      | R√©sultat vaut **1 si les bits sont diff√©rents**.                            |
| **NOT (n√©gation)** | `~`     | `a = ~x`         | Inverse tous les bits (0‚Üí1, 1‚Üí0).                                           |


- ### **Op√©rations courantes sur un bit pr√©cis**

| Op√©ration                        | Code                        | Description                       |
| -------------------------------- | --------------------------- | --------------------------------- |
| **Mettre un bit √† 1 (SET)**      | `x \|= (1 << n)`            | Active le bit *n*.                |
| **Mettre un bit √† 0 (CLEAR)**    | `x &= ~(1 << n)`            | D√©sactive le bit *n*.             |
| **Inversion d‚Äôun bit (TOGGLE)**  | `x ^= (1 << n)`             | Compl√©mente le bit n : 0 ‚Üî 1.     |
| **Extraction d‚Äôun bit**          | `(x >> n) & 1`              | Extrait l‚Äô√©tat du bit (0 ou 1).   |
| **Test logique d‚Äôun bit (TEST)** | `if (x & (1 << n))`         | Vrai si le bit *n* vaut 1.        |
| **Copier la valeur d‚Äôun bit**    | `bit = (x & (1 << n)) != 0` | Copie la valeur du bit n dans une variable.  |
| **√âchange de deux bits (SWAP)**  | `char bi = (x >> i) & 1;`<br> `char bj = (x >> j) & 1;`<br> `x = (x & ~((1 << i) \| (1 << j))) \| (bi << j) \| (bj << i);` | √âchange les valeurs des bits *i* et *j*. |




- ### **D√©calages de bits**

| Op√©ration             | Symbole | Code     | Description                                                                          |
| --------------------- | ------- | -------- | ------------------------------------------------------------------------------------ |
| **D√©calage √† Gauche** | `<<`    | `x << n` | D√©cale les bits vers la gauche (‚âà $`x \times 2^{n}`$).                               |
| **D√©calage √† Droite** | `>>`    | `x >> n` | D√©cale les bits vers la droite (‚âà $`\left\lfloor \dfrac{x}{2^{n}} \right\rfloor`$).  |



- ### **Rotations de bits**

| Op√©ration             | Code                         | Description                                                            |
| --------------------- | ---------------------------- | ---------------------------------------------------------------------- |
| **Rotation √† Gauche** | `(x << n) \| (x >> (8 - n))` | D√©calage circulaire vers la gauche (valeur conserv√©e modulo $`2^8`$)   |
| **Rotation √† Droite** | `(x >> n) \| (x << (8 - n))` | D√©calage circulaire vers la droite (valeur conserv√©e modulo $`2^8`$)   |

> - Les rotations conservent tous les bits, contrairement aux d√©calages.
> - Pour un `char`, on consid√®re **8 bits** (adapter 8 selon la taille du type).

- ### **Masques de bits (bit masks)**

| Op√©ration                          | Code             | Description                                  |
| ---------------------------------- | ---------------- | ------------------------------------- |
| **Cr√©er un masque**                | `mask = 1 << n` | Masque avec seulement le bit n actif. |
| **Garder seulement certains bits** | `x & mask`       | Filtre tout sauf les bits du masque.  |
| **Mettre certains bits √† 1**       | `x \| mask`      | Force les bits du masque √† 1.         |
| **Mettre certains bits √† 0**       | `x & ~mask`      | Force les bits du masque √† 0.         |


> `|=` ‚Üí mettre √† **1**

> `&=~` ‚Üí mettre √† **0**

> `^=` ‚Üí **toggle**

> `&` ‚Üí tester

> `<<` / `>>` ‚Üí d√©caler

---

## **3. Microcontr√¥leur PIC18F**
Le **[PIC18F&sup1;](https://en.wikipedia.org/wiki/PIC_microcontrollers)** fait partie de la famille des microcontr√¥leurs 8 bits de Microchip, con√ßus pour les syst√®mes embarqu√©s n√©cessitant **performance**, **faible consommation**, et **contr√¥le bas niveau**.


- ### **Architecture du Microcontr√¥leur PIC18F45K22**
![arch_pic](https://github.com/user-attachments/assets/7c2701f0-caba-4d97-b3a2-a83eb048764c)


Il repose sur deux caract√©ristiques cl√©s :

**1. [Architecture Harvard&sup2;](https://en.wikipedia.org/wiki/Harvard_architecture) (Au Niveau de la M√©moire) :**
  * S√©paration entre **m√©moire programme** et **m√©moire donn√©es**
  * Acc√®s parall√®les permettant **plus de rapidit√©**
  * Pipeline mat√©riel pour ex√©cuter certaines instructions en un seul cycle

![arch_mem_pic](https://github.com/user-attachments/assets/7c8c3a9f-9458-432b-9d27-180e6de747bd)


**2. [Architecture RISC&sup3;](https://en.wikipedia.org/wiki/Reduced_instruction_set_computer) (Au Niveau du Processeur) :**
  * Ensemble d‚Äôinstructions r√©duit, simple et optimis√©
  * **Ex√©cution rapide** : la majorit√© des instructions en **1 cycle**
  * Id√©al pour le contr√¥le temps r√©el et les applications industrielles


> **Le PIC18F se distingue √©galement par :**
  > - Des **ports d‚ÄôE/S configurables** (digital/analogique)
  > - Une gestion avanc√©e des **interruptions**
  > - Plusieurs **Timers 8/16 bits**
  > - Interfaces int√©gr√©es : **UART, SPI, I¬≤C, PWM**
  > - Convertisseur **ADC 10 ou 12 bits** selon mod√®le


- ### **Pins du Microcontr√¥leur PIC18F45K22**

![pic18f](https://github.com/user-attachments/assets/f27b1d27-621b-4148-b83b-737ff575455a)


| **Pin** | **Nom**          | **Fonction principale**   |
| ------- | ---------------- | ------------------------- |
| 1       | MCLR / Vpp / RE3 | Reset + programmation     |
| 2       | RA0 / AN0        | E/S digitale + ADC        |
| 3       | RA1 / AN1        | E/S digitale + ADC        |
| 4       | RA2 / AN2        | E/S digitale + ADC        |
| 5       | RA3 / AN3        | E/S digitale + ADC        |
| 6       | RA4              | E/S digitale (open-drain) |
| 7       | RA5 / AN4 / SS   | ADC + SPI Slave Select    |
| 8       | RE0 / AN5        | ADC                       |
| 9       | RE1 / AN6        | ADC                       |
| 10      | RE2 / AN7        | ADC                       |
| 11      | Vdd              | Alimentation +5V          |
| 12      | Vss              | Masse                     |
| 13      | RA7              | Horloge externe (OSC1)    |
| 14      | RA6              | Horloge externe (OSC2)    |
| 15      | RC0              | Timer                     |
| 16      | RC1 / CCP2       | PWM                       |
| 17      | RC2 / CCP1       | PWM                       |
| 18      | RC3 / SCL / SCK  | I¬≤C / SPI Clock           |
| 19      | RD0              | E/S digitale              |
| 20      | RD1              | E/S digitale              |
| 21      | RD2              | E/S digitale              |
| 22      | RD3              | E/S digitale              |
| 23      | RC4 / SDA / SDI  | I¬≤C / SPI data            |
| 24      | RC5 / SDO        | SPI                       |
| 25      | RC6 / TX         | UART Transmission         |
| 26      | RC7 / RX         | UART R√©ception            |
| 27      | RD4              | E/S digitale              |
| 28      | RD5              | E/S digitale              |
| 29      | RD6              | E/S digitale              |
| 30      | RD7              | E/S digitale              |
| 31      | Vss              | Masse (-)                 |
| 32      | Vdd              | Alimentation (+)          |
| 33      | RB0 / INT0       | Interruption externe      |
| 34      | RB1 / INT1       | Interruption              |
| 35      | RB2 / INT2       | Interruption              |
| 36      | RB3 / CCP2       | PWM / Capture             |
| 37      | RB4              | E/S digitale              |
| 38      | RB5              | E/S digitale              |
| 39      | RB6 / PGC        | Programmation ICSP        |
| 40      | RB7 / PGD        | Programmation ICSP        |





> **ADC = ‚ÄúAnalog Digital Converter‚Äù**
> - Il sert √† **convertir une tension analogique** (0 √† 5 V) en une **valeur num√©rique** (0 √† 1023 pour un ADC 10 bits).


> **PGC = ‚ÄúProgram Clock (Horloge de programmation)‚Äù**
> - Donne le timing

> **PGD = ‚ÄúProgram Data (Donn√©es de programmation)‚Äù**
   > - Transporte les valeurs 0/1 pour programmer la m√©moire Flash

> **Rxx = ‚ÄúRegistres / Pins (RA0, RB5, RC6, etc.)‚Äù**
> * **R = Register (PORT)**
> * **A/B/C/D/E = le port**
> * **num√©ro = le bit/pin**

> **CCP = ‚ÄúCapture / Compare / PWM‚Äù**
> - **Capture :** Mesurer la dur√©e d‚Äôun signal, une fr√©quence‚Ä¶
> - **Compare :** D√©clencher un √©v√©nement √† un moment pr√©cis.
> - **PWM :** G√©n√©rer un signal PWM (moteurs, servos, LED dimming‚Ä¶)


> **MCLR = ‚ÄúMaster Clear (Broche Reset)‚Äù**
> * R√©initialiser (red√©marrer) le PIC
> * Activer le mode programmation (Vpp ‚âà 12 V)
> * Utilis√© par Pickit/ICD

---

## **4. Ports d‚ÄôEntr√©e/Sortie (E/S)**

- ### Registres de Contr√¥le

| Registre    | Fonction                                             | Configuration                                    |
| ----------- | ---------------------------------------------------- | ------------------------------------------------ |
| **PORTx**   | Lecture/√âcriture logique r√©el des broches            | Entr√©e / Sortie                                  |
| **LATx**    | Registre tampon (Latch) pour une √©criture **Stable** | Sortie Uniquement                                |
| **TRISx**   | Direction du Port                                    | 1 = Entr√©e<br>0 = Sortie                         |
| **ANSELx**  | S√©lection du Mode Analogique ou Num√©rique            | 1 = **Entr√©e** Analogique<br>0 = Num√©rique (Digital) |
| **SLRCONx** | Contr√¥le du Slew Rate (r√©duction des EMI)            | Sortie (selon port / MCU)                        |

> - **Lire** avec `PORTx`, **√âcrire** avec `LATx` pour √âvite Risque de **Read-Modify-Write (RMW)**
> - `ANSELx = 1` ‚áí Entr√©e Analogique ‚áí `TRISx = 1` **Obligatoire !!**
> - Pour toute E/S Digitale ‚áí `ANSELx = 0`
> - Manipulation des Sorties **Toujours via `LATx`**


- ### Registres associ√©s au PORTA

<table>
  <thead>
    <tr>
      <th>Nom</th>
      <th>Bit 7</th>
      <th>Bit 6</th>
      <th>Bit 5</th>
      <th>Bit 4</th>
      <th>Bit 3</th>
      <th>Bit 2</th>
      <th>Bit 1</th>
      <th>Bit 0</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td><strong>ANSELA</strong></td>
      <td>‚Äî</td>
      <td>‚Äî</td>
      <td>ANSA5</td>
      <td>‚Äî</td>
      <td>ANSA3</td>
      <td>ANSA2</td>
      <td>ANSA1</td>
      <td>ANSA0</td>
    </tr>
    <tr>
      <td><strong>CM1CON0</strong></td>
      <td>C1ON</td>
      <td>C1OUT</td>
      <td>C1OE</td>
      <td>C1POL</td>
      <td>C1SP</td>
      <td>C1R</td>
      <td colspan="2">C1CH&lt;1:0&gt;</td>
    </tr>
    <tr>
      <td><strong>CM2CON0</strong></td>
      <td>C2ON</td>
      <td>C2OUT</td>
      <td>C2OE</td>
      <td>C2POL</td>
      <td>C2SP</td>
      <td>C2R</td>
      <td colspan="2">C2CH&lt;1:0&gt;</td>
    </tr>
    <tr>
      <td><strong>LATA</strong></td>
      <td>LATA7</td>
      <td>LATA6</td>
      <td>LATA5</td>
      <td>LATA4</td>
      <td>LATA3</td>
      <td>LATA2</td>
      <td>LATA1</td>
      <td>LATA0</td>
    </tr>
    <tr>
      <td><strong>VREFCON1</strong></td>
      <td>DACEN</td>
      <td>DACLPS</td>
      <td>DACOE</td>
      <td>‚Äî</td>
      <td colspan="2">DACPSS&lt;1:0&gt;</td>
      <td>‚Äî</td>
      <td>DACNSS</td>
    </tr>
    <tr>
      <td><strong>VREFCON2</strong></td>
      <td>‚Äî</td>
      <td>‚Äî</td>
      <td>‚Äî</td>
      <td colspan="5">DACR&lt;4:0&gt;</td>
    </tr>
    <tr>
      <td><strong>HVLDCON</strong></td>
      <td>VDRMAG</td>
      <td>BGVST</td>
      <td>IRVST</td>
      <td>HLVDEN</td>
      <td colspan="4">HLVDL&lt;3:0&gt;</td>
    </tr>
    <tr>
      <td><strong>PORTA</strong></td>
      <td>RA7</td>
      <td>RA6</td>
      <td>RA5</td>
      <td>RA4</td>
      <td>RA3</td>
      <td>RA2</td>
      <td>RA1</td>
      <td>RA0</td>
    </tr>
    <tr>
      <td><strong>SLRCON</strong></td>
      <td>‚Äî</td>
      <td>‚Äî</td>
      <td>‚Äî</td>
      <td>SLRE</td>
      <td>SLRD</td>
      <td>SLRC</td>
      <td>SLRB</td>
      <td>SLRA</td>
    </tr>
    <tr>
      <td><strong>SRCON0</strong></td>
      <td>SRLEN</td>
      <td colspan="3">SRCLK&lt;2:0&gt;</td>
      <td>SRQEN</td>
      <td>SRNQEN</td>
      <td>SRPS</td>
      <td>SRPR</td>
    </tr>
    <tr>
      <td><strong>SSP1CON1</strong></td>
      <td>WCOL</td>
      <td>SSPOV</td>
      <td>SSPEN</td>
      <td>CKP</td>
      <td colspan="4">SSPM&lt;3:0&gt;</td>
    </tr>
    <tr>
      <td><strong>T0CON</strong></td>
      <td>TMR0ON</td>
      <td>T08BIT</td>
      <td>T0CS</td>
      <td>T0SE</td>
      <td>PSA</td>
      <td colspan="3">T0PS&lt;2:0&gt;</td>
    </tr>
    <tr>
      <td><strong>TRISA</strong></td>
      <td>TRISA7</td>
      <td>TRISA6</td>
      <td>TRISA5</td>
      <td>TRISA4</td>
      <td>TRISA3</td>
      <td>TRISA2</td>
      <td>TRISA1</td>
      <td>TRISA0</td>
    </tr>
  </tbody>
</table>


> - ‚Äî = emplacements non impl√©ment√©s, lus comme ‚Äò0‚Äô.
> - **`<n:m>` ‚Üí on prend tous les bits du bit n jusqu‚Äôau bit m, inclus.**

- ### Registres associ√©s au PORTB

<table>
  <thead>
    <tr>
      <th>Nom</th>
      <th>Bit 7</th>
      <th>Bit 6</th>
      <th>Bit 5</th>
      <th>Bit 4</th>
      <th>Bit 3</th>
      <th>Bit 2</th>
      <th>Bit 1</th>
      <th>Bit 0</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td><strong>ANSELB</strong></td>
      <td>‚Äî</td>
      <td>‚Äî</td>
      <td>ANSB5</td>
      <td>ANSB4</td>
      <td>ANSB3</td>
      <td>ANSB2</td>
      <td>ANSB1</td>
      <td>ANSB0</td>
    </tr>
    <tr>
      <td><strong>ECCP2AS</strong></td>
      <td>CCP2ASE</td>
      <td colspan="3">CCP2AS&lt;2:0&gt;</td>
      <td colspan="2">PSS2AC&lt;1:0&gt;</td>
      <td colspan="2">PSS2BD&lt;1:0&gt;</td>
    </tr>
    <tr>
      <td><strong>CCP2CON</strong></td>
      <td colspan="2">P2M&lt;1:0&gt;</td>
      <td colspan="2">DC2B&lt;1:0&gt;</td>
      <td colspan="4">CCP2M&lt;3:0&gt;</td>
    </tr>
    <tr>
      <td><strong>ECCP3AS</strong></td>
      <td>CCP3ASE</td>
      <td colspan="3">CCP3AS&lt;2:0&gt;</td>
      <td colspan="2">PSS3AC&lt;1:0&gt;</td>
      <td colspan="2">PSS3BD&lt;1:0&gt;</td>
    </tr>
    <tr>
      <td><strong>CCP3CON</strong></td>
      <td colspan="2">P3M&lt;1:0&gt;</td>
      <td colspan="2">DC3B&lt;1:0&gt;</td>
      <td colspan="4">CCP3M&lt;3:0&gt;</td>
    </tr>
    <tr>
      <td><strong>INTCON</strong></td>
      <td>GIE / GIEH</td>
      <td>PEIE / GIEL</td>
      <td>TMR0IE</td>
      <td>INT0IE</td>
      <td>RBIE</td>
      <td>TMR0IF</td>
      <td>INT0IF</td>
      <td>RBIF</td>
    </tr>
    <tr>
      <td><strong>INTCON2</strong></td>
      <td>RBPU</td>
      <td>INTEDG0</td>
      <td>INTEDG1</td>
      <td>INTEDG2</td>
      <td>‚Äî</td>
      <td>TMR0IP</td>
      <td>‚Äî</td>
      <td>RBIP</td>
    </tr>
    <tr>
      <td><strong>INTCON3</strong></td>
      <td>INT2IP</td>
      <td>INT1IP</td>
      <td>‚Äî</td>
      <td>INT2IE</td>
      <td>INT1IE</td>
      <td>‚Äî</td>
      <td>INT2IF</td>
      <td>INT1IF</td>
    </tr>
    <tr>
      <td><strong>IOCB</strong></td>
      <td>IOCB7</td>
      <td>IOCB6</td>
      <td>IOCB5</td>
      <td>IOCB4</td>
      <td>‚Äî</td>
      <td>‚Äî</td>
      <td>‚Äî</td>
      <td>‚Äî</td>
    </tr>
    <tr>
      <td><strong>LATB</strong></td>
      <td>LATB7</td>
      <td>LATB6</td>
      <td>LATB5</td>
      <td>LATB4</td>
      <td>LATB3</td>
      <td>LATB2</td>
      <td>LATB1</td>
      <td>LATB0</td>
    </tr>
    <tr>
      <td><strong>PORTB</strong></td>
      <td>RB7</td>
      <td>RB6</td>
      <td>RB5</td>
      <td>RB4</td>
      <td>RB3</td>
      <td>RB2</td>
      <td>RB1</td>
      <td>RB0</td>
    </tr>
    <tr>
      <td><strong>SLRCON</strong></td>
      <td>‚Äî</td>
      <td>‚Äî</td>
      <td>‚Äî</td>
      <td>SLRE</td>
      <td>SLRD</td>
      <td>SLRC</td>
      <td>SLRB</td>
      <td>SLRA</td>
    </tr>
    <tr>
      <td><strong>T1GCON</strong></td>
      <td>TMR1GE</td>
      <td>T1GPOL</td>
      <td>T1GTM</td>
      <td>T1GSPM</td>
      <td>T1GGO / ¬¨<span style="text-decoration: overline">DONE</span></td>
      <td>T1GVAL</td>
      <td colspan="2">T1GSS&lt;1:0&gt;</td>
    </tr>
    <tr>
      <td><strong>T3CON</strong></td>
      <td colspan="2">TMR3CS&lt;1:0&gt;</td>
      <td colspan="2">T3CKPS&lt;1:0&gt;</td>
      <td>T3SOSCEN</td>
      <td>¬¨T3SYNC</td>
      <td>T3RD16</td>
      <td>TMR3ON</td>
    </tr>
    <tr>
      <td><strong>T5CON</strong></td>
      <td>TMR5GE</td>
      <td>T5GPOL</td>
      <td>T5GTM</td>
      <td>T5GSPM</td>
      <td>T5GGO / ¬¨DONE</td>
      <td>T5GVAL</td>
      <td colspan="2">T5GSS&lt;1:0&gt;</td>
    </tr>
    <tr>
      <td><strong>TRISB</strong></td>
      <td>TRISB7</td>
      <td>TRISB6</td>
      <td>TRISB5</td>
      <td>TRISB4</td>
      <td>TRISB3</td>
      <td>TRISB2</td>
      <td>TRISB1</td>
      <td>TRISB0</td>
    </tr>
    <tr>
      <td><strong>WPUB</strong></td>
      <td>WPUB7</td>
      <td>WPUB6</td>
      <td>WPUB5</td>
      <td>WPUB4</td>
      <td>WPUB3</td>
      <td>WPUB2</td>
      <td>WPUB1</td>
      <td>WPUB0</td>
    </tr>
  </tbody>
</table>


> - ‚Äî = emplacements non impl√©ment√©s, lus comme ‚Äò0‚Äô.
> - Les **bits gris√©s ne sont pas utilis√©s pour PORTB**.
> - **`<n:m>` ‚Üí on prend tous les bits du bit n jusqu‚Äôau bit m, inclus.**



- ### Registres associ√©s au PORTC

<table>
  <thead>
    <tr>
      <th>Nom</th>
      <th>Bit 7</th>
      <th>Bit 6</th>
      <th>Bit 5</th>
      <th>Bit 4</th>
      <th>Bit 3</th>
      <th>Bit 2</th>
      <th>Bit 1</th>
      <th>Bit 0</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td><strong>ANSELC</strong></td>
      <td>ANSC7</td>
      <td>ANSC6</td>
      <td>ANSC5</td>
      <td>ANSC4</td>
      <td>ANSC3</td>
      <td>ANSC2</td>
      <td>‚Äî</td>
       <td>‚Äî</td>
    </tr>
    <tr>
      <td><strong>ECCP1AS</strong></td>
      <td>CCP1ASE</td>
      <td colspan="3">CCP1AS&lt;2:0&gt;</td>
      <td colspan="2">PSS1AC&lt;1:0&gt;</td>
      <td colspan="2">PSS1BD&lt;1:0&gt;</td>
    </tr>
    <tr>
      <td><strong>CCP1CON</strong></td>
      <td colspan="2">P1M&lt;1:0&gt;</td>
      <td colspan="2">DC1B&lt;1:0&gt;</td>
      <td colspan="4">CCP1M&lt;3:0&gt;</td>
    </tr>
    <tr>
      <td><strong>ECCP2AS</strong></td>
      <td>CCP2ASE</td>
      <td colspan="3">CCP2AS&lt;2:0&gt;</td>
      <td colspan="2">PSS2AC&lt;1:0&gt;</td>
      <td colspan="2">PSS2BD&lt;1:0&gt;</td>
    </tr>
    <tr>
      <td><strong>CCP2CON</strong></td>
      <td colspan="2">P2M&lt;1:0&gt;</td>
      <td colspan="2">DC2B&lt;1:0&gt;</td>
      <td colspan="4">CCP2M&lt;3:0&gt;</td>
    </tr>
    <tr>
      <td><strong>CTMUCONH</strong></td>
      <td>CTMUEN</td>
      <td>‚Äî</td>
      <td>CTMUSIDL</td>
      <td>TGEN</td>
      <td>EDGEN</td>
      <td>EDGSEQEN</td>
      <td>IDISSEN</td>
      <td>CTTRIG</td>
    </tr>
    <tr>
      <td><strong>LATC</strong></td>
      <td>LATC7</td>
      <td>LATC6</td>
      <td>LATC5</td>
      <td>LATC4</td>
      <td>LATC3</td>
      <td>LATC2</td>
      <td>LATC1</td>
      <td>LATC0</td>
    </tr>
    <tr>
      <td><strong>PORTC</strong></td>
      <td>RC7</td>
      <td>RC6</td>
      <td>RC5</td>
      <td>RC4</td>
      <td>RC3</td>
      <td>RC2</td>
      <td>RC1</td>
      <td>RC0</td>
    </tr>
    <tr>
      <td><strong>RCSTA1</strong></td>
      <td>SPEN</td>
      <td>RX9</td>
      <td>SREN</td>
      <td>CREN</td>
      <td>ADDEN</td>
      <td>FERR</td>
      <td>OERR</td>
      <td>RX9D</td>
    </tr>
    <tr>
      <td><strong>SLRCON</strong></td>
      <td>‚Äî</td>
      <td>‚Äî</td>
      <td>‚Äî</td>
      <td>SLRE</td>
      <td>SLRD</td>
      <td>SLRC</td>
      <td>SLRB</td>
      <td>SLRA</td>
    </tr>
    <tr>
      <td><strong>SSP1CON1</strong></td>
      <td>WCOL</td>
      <td>SSPOV</td>
      <td>SSPEN</td>
      <td>CKP</td>
      <td colspan="4">SSPM&lt;3:0&gt;</td>
    </tr>
    <tr>
      <td><strong>T1CON</strong></td>
      <td colspan="2">TMR1CS&lt;1:0&gt;</td>
      <td colspan="2">T1CKPS&lt;1:0&gt;</td>
      <td>T1SOSCEN</td>
      <td>¬¨T1SYNC</td>
      <td>T1RD16</td>
      <td>TMR1ON</td>
    </tr>
    <tr>
      <td><strong>T3CON</strong></td>
      <td colspan="2">TMR3CS&lt;1:0&gt;</td>
      <td colspan="2">T3CKPS&lt;1:0&gt;</td>
      <td>T3SOSCEN</td>
      <td>¬¨T3SYNC</td>
      <td>T3RD16</td>
      <td>TMR3ON</td>
    </tr>
    <tr>
      <td><strong>T3GCON</strong></td>
      <td>TMR3GE</td>
      <td>T3GPOL</td>
      <td>T3GTM</td>
      <td>T3GSPM</td>
      <td>T3GGO / ¬¨DONE</td>
      <td>T3GVAL</td>
      <td colspan="2">T3GSS&lt;1:0&gt;</td>
    </tr>
    <tr>
      <td><strong>T5CON</strong></td>
      <td colspan="2">TMR5CS&lt;1:0&gt;</td>
      <td colspan="2">T5CKPS&lt;1:0&gt;</td>
      <td>T5SOSCEN</td>
      <td>¬¨T5SYNC</td>
      <td>T5RD16</td>
      <td>TMR5ON</td>
    </tr>
    <tr>
      <td><strong>TRISC</strong></td>
      <td>TRISC7</td>
      <td>TRISC6</td>
      <td>TRISC5</td>
      <td>TRISC4</td>
      <td>TRISC3</td>
      <td>TRISC2</td>
      <td>TRISC1</td>
      <td>TRISC0</td>
    </tr>
    <tr>
      <td><strong>TXSTA1</strong></td>
      <td>CSRC</td>
      <td>TX9</td>
      <td>TXEN</td>
      <td>SYNC</td>
      <td>SENDB</td>
      <td>BRGH</td>
      <td>TRMT</td>
      <td>TX9D</td>
    </tr>
  </tbody>
</table>


> - ‚Äî = **emplacements non impl√©ment√©s, lus comme ‚Äò0‚Äô**.
> - Les **bits gris√©s ne sont pas utilis√©s pour PORTC**.
> - **`<n:m>` ‚Üí on prend tous les bits du bit n jusqu‚Äôau bit m, inclus.**

- ### Registres associ√©s au PORTD

<table>
  <thead>
    <tr>
      <th>Nom</th>
      <th>Bit 7</th>
      <th>Bit 6</th>
      <th>Bit 5</th>
      <th>Bit 4</th>
      <th>Bit 3</th>
      <th>Bit 2</th>
      <th>Bit 1</th>
      <th>Bit 0</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td><strong>ANSELD</strong></td>
      <td>ANSD7</td>
      <td>ANSD6</td>
      <td>ANSD5</td>
      <td>ANSD4</td>
      <td>ANSD3</td>
      <td>ANSD2</td>
      <td>ANSD1</td>
      <td>ANSD0</td>
    </tr>
    <tr>
      <td><strong>BAUDCON2</strong></td>
      <td>ABDOVF</td>
      <td>RCIDL</td>
      <td>DTRXP</td>
      <td>CKTXP</td>
      <td>BRG16</td>
      <td>‚Äî</td>
      <td>WUE</td>
      <td>ABDEN</td>
    </tr>
    <tr>
      <td><strong>CCP1CON</strong></td>
      <td colspan="2">P1M&lt;1:0&gt;</td>
      <td colspan="2">DC1B&lt;1:0&gt;</td>
      <td colspan="4">CCP1M&lt;3:0&gt;</td>
    </tr>
    <tr>
      <td><strong>CCP2CON</strong></td>
      <td colspan="2">P2M&lt;1:0&gt;</td>
      <td colspan="2">DC2B&lt;1:0&gt;</td>
      <td colspan="4">CCP2M&lt;3:0&gt;</td>
    </tr>
    <tr>
      <td><strong>CCP4CON</strong></td>
       <td>‚Äî</td>
       <td>‚Äî</td>
       <td>‚Äî</td>
      <td colspan="2">DC4B&lt;1:0&gt;</td>
      <td colspan="4">CCP4M&lt;3:0&gt;</td>
    </tr>
    <tr>
      <td><strong>LATD</strong></td>
      <td>LATD7</td>
      <td>LATD6</td>
      <td>LATD5</td>
      <td>LATD4</td>
      <td>LATD3</td>
      <td>LATD2</td>
      <td>LATD1</td>
      <td>LATD0</td>
    </tr>
    <tr>
      <td><strong>PORTD</strong></td>
      <td>RD7</td>
      <td>RD6</td>
      <td>RD5</td>
      <td>RD4</td>
      <td>RD3</td>
      <td>RD2</td>
      <td>RD1</td>
      <td>RD0</td>
    </tr>
    <tr>
      <td><strong>RCSTA2</strong></td>
      <td>SPEN</td>
      <td>RX9</td>
      <td>SREN</td>
      <td>CREN</td>
      <td>ADDEN</td>
      <td>FERR</td>
      <td>OERR</td>
      <td>RX9D</td>
    </tr>
    <tr>
      <td><strong>SLRCON</strong></td>
      <td>‚Äî</td>
      <td>‚Äî</td>
      <td>‚Äî</td>
      <td>SLRE</td>
      <td>SLRD</td>
      <td>SLRC</td>
      <td>SLRB</td>
      <td>SLRA</td>
    </tr>
    <tr>
      <td><strong>SSP2CON1</strong></td>
      <td>WCOL</td>
      <td>SSPOV</td>
      <td>SSPEN</td>
      <td>CKP</td>
      <td colspan="4">SSPM&lt;3:0&gt;</td>
    </tr>
    <tr>
      <td><strong>TRISD</strong></td>
      <td>TRISD7</td>
      <td>TRISD6</td>
      <td>TRISD5</td>
      <td>TRISD4</td>
      <td>TRISD3</td>
      <td>TRISD2</td>
      <td>TRISD1</td>
      <td>TRISD0</td>
    </tr>

  </tbody>
</table>


> - ‚Äî = **emplacements non impl√©ment√©s, lus comme ‚Äò0‚Äô**.
> - **`<n:m>` ‚Üí on prend tous les bits du bit n jusqu‚Äôau bit m, inclus.**

- ### Registres associ√©s au PORTE

<table>
  <thead>
    <tr>
      <th>Nom</th>
      <th>Bit 7</th>
      <th>Bit 6</th>
      <th>Bit 5</th>
      <th>Bit 4</th>
      <th>Bit 3</th>
      <th>Bit 2</th>
      <th>Bit 1</th>
      <th>Bit 0</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td><strong>ANSELE</strong></td>
       <td>‚Äî</td>
       <td>‚Äî</td>
       <td>‚Äî</td>
       <td>‚Äî</td>
       <td>‚Äî</td>
      <td>ANSE2</td>
      <td>ANSE1</td>
      <td>ANSE0</td>
    </tr>
    <tr>
      <td><strong>INTCON2</strong></td>
      <td>¬¨RBPU</td>
      <td>INTEDG0</td>
      <td>INTEDG1</td>
      <td>INTEDG2</td>
      <td>‚Äî</td>
      <td>TMR0IP</td>
      <td>‚Äî</td>
      <td>RBIP</td>
    </tr>
    <tr>
      <td><strong>LATE</strong></td>
       <td>‚Äî</td>
       <td>‚Äî</td>
       <td>‚Äî</td>
       <td>‚Äî</td>
       <td>‚Äî</td>
      <td>LATE2</td>
      <td>LATE1</td>
      <td>LATE0</td>
    </tr>
    <tr>
      <td><strong>PORTE</strong></td>
       <td>‚Äî</td>
       <td>‚Äî</td>
       <td>‚Äî</td>
       <td>‚Äî</td>
      <td>RE3</td>
      <td>RE2</td>
      <td>RE1</td>
      <td>RE0</td>
    </tr>
    <tr>
      <td><strong>SLRCON</strong></td>
       <td>‚Äî</td>
       <td>‚Äî</td>
       <td>‚Äî</td>
      <td>SLRE</td>
      <td>SLRD</td>
      <td>SLRC</td>
      <td>SLRB</td>
      <td>SLRA</td>
    </tr>
    <tr>
      <td><strong>TRISE</strong></td>
      <td>WPUE3</td>
       <td>‚Äî</td>
       <td>‚Äî</td>
       <td>‚Äî</td>
       <td>‚Äî</td>
      <td>TRISE2</td>
      <td>TRISE1</td>
      <td>TRISE0</td>
    </tr>

  </tbody>
</table>


> - ‚Äî = **emplacements non impl√©ment√©s, lus comme ‚Äò0‚Äô**.
> - Les **bits gris√©s ne sont pas utilis√©s pour PORTC**.

---

## **5. Gestion des Interruptions**
Une interruption est un √©v√©nement qui provoque l'**arr√™t imm√©diat du programme principal** pour ex√©cuter une fonction sp√©cifique appel√©e **ISR** (Interrupt Service Routine). Une fois le traitement termin√©, le microcontr√¥leur reprend l'ex√©cution du programme principal exactement l√† o√π il s'√©tait arr√™t√©.

- ### Logique des Interruptions du PIC18
![interrupt_diag](https://github.com/user-attachments/assets/9ec4bac7-ec19-4170-bf94-0515fc5612ee)
 > **`(1)`** : L‚Äôinterruption **RBIF** n√©cessite √©galement l‚Äôactivation individuelle des broches **IOCB**.


- ### Types des Interruptions (Sources)

   - #### **Interruptions Externes**

   | Source | Broche  | Description                         |
   | ------ | ------- | ----------------------------------- |
   | INT0   | RB0     | Interruption sur front externe      |
   | INT1   | RB1     | Interruption sur front externe      |
   | INT2   | RB2     | Interruption sur front externe      |
   | RBIF   | RB4‚ÄìRB7 | Changement d‚Äô√©tat des broches PORTB |


   - #### **Interruptions Internes**

   <table>
     <thead>
       <tr>
         <th>Cat√©gorie</th>
         <th>Source</th>
         <th>Description</th>
       </tr>
     </thead>
     <tbody>
       <tr>
         <td rowspan="4">Timers</td>
         <td>Timer0</td>
         <td>D√©bordement du Timer0</td>
       </tr>
       <tr>
         <td>Timer1</td>
         <td>D√©bordement du Timer1</td>
       </tr>
       <tr>
         <td>Timer2</td>
         <td>D√©bordement du Timer2</td>
       </tr>
       <tr>
         <td>Timer3</td>
         <td>D√©bordement du Timer3</td>
       </tr>
       <tr>
         <td rowspan="3">Analogiques</td>
         <td>ADC</td>
         <td>Fin de conversion A/N</td>
       </tr>
       <tr>
         <td>Comparateurs</td>
         <td>Interruption comparateur</td>
       </tr>
       <tr>
         <td>HLVD</td>
         <td>D√©tection basse tension</td>
       </tr>
       <tr>
         <td rowspan="3">Communication</td>
         <td>USART RX</td>
         <td>R√©ception s√©rie</td>
       </tr>
       <tr>
         <td>USART TX</td>
         <td>Fin d‚Äô√©mission</td>
       </tr>
       <tr>
         <td>SSP</td>
         <td>SPI / I¬≤C</td>
       </tr>
       <tr>
         <td rowspan="2">Contr√¥le</td>
         <td>CCP1</td>
         <td>Capture / Compare / PWM</td>
       </tr>
       <tr>
         <td>CCP2</td>
         <td>Capture / Compare / PWM</td>
       </tr>
       <tr>
         <td rowspan="2">M√©moire / Bus</td>
         <td>EEPROM / FLASH</td>
         <td>Fin d‚Äô√©criture</td>
       </tr>
       <tr>
         <td>Bus Collision</td>
         <td>Collision sur le bus</td>
       </tr>
     </tbody>
   </table>


- ###  M√©canisme de Contr√¥le

   - #### Registres de Contr√¥le
   | **Cat√©gorie** | **Registres** | **Fonction** | **Description** |
   |-------------|--------------|--------------|--------------------------------|
   | **Contr√¥le Central** | `INTCON`, `INTCON2`, `INTCON3` | Interruptions de Base et Contr√¥le Global | **Bits GIE/PEIE :** <br>`0` = Interruptions d√©sactiv√©es <br>`1` = Interruptions activ√©es<br><br>**Bits IE :** <br>`0` = Source d√©sactiv√©e <br>`1` = Source activ√©e<br><br>**Bits IF :** <br>`0` = Pas d'√©v√©nement <br>`1` = √âv√©nement d√©tect√© |
   | **Flags** | `PIR1` √† `PIR5` | Indicateurs d'√âv√©nements P√©riph√©riques | **Bits IFx :** <br>`0` = √âv√©nement non survenu <br>`1` = √âv√©nement survenu (√† effacer manuellement) |
   | **Activation** | `PIE1` √† `PIE5` | Masques d'Activation Individuelle | **Bits IEx :** <br>`0` = Interruption masqu√©e <br>`1` = Interruption autoris√©e |
   | **Priorit√©** | `IPR1` √† `IPR5` | Niveaux de Priorit√© **(si IPEN=1)** | **Bits IPx :** <br>`0` = Priorit√© basse <br>`1` = Priorit√© haute (uniquement valide si IPEN=1) |
   | **Configuration** | `RCON` | Choix du Mode | **Bit IPEN :** <br>`0` = Mode priorit√© unique (GIE/PEIE) <br>`1` = Mode deux priorit√©s (GIEH/GIEL) |

   > - **INTCON** = **INT**errupt **CON**trol
   > - **PIR** = **P**eripheral **I**nterrupt **R**equest
   > - **PIE** = **P**eripheral **I**nterrupt **E**nable  
   > - **IPR** = **I**nterrupt **P**riority **R**egister
   > - **RCON** = **R**eset **CON**trol


   - #### Contr√¥le Global (Bits Syst√®me)  
   | Bit | Registre | Nom | Fonction | Description |
   |-----|----------|-----|----------|-------------|
   | **IPEN** | `RCON<7>` | Interrupt Priority Enable | D√©finit l'architecture d'interruption | `0` = Mode priorit√© unique<br>`1` = Mode deux priorit√©s |
   | **GIEH/GIE** | `INTCON<7>` | Global Interrupt Enable (High) | Gardien principal (nom change selon IPEN) | `0` = Interruptions d√©sactiv√©es<br>`1` = Interruptions activ√©es |
   | **GIEL/PEIE** | `INTCON<6>` | Global Interrupt Enable Low | Contr√¥le secondaire (nom change selon IPEN) | `0` = P√©riph√©riques d√©sactiv√©s<br>`1` = P√©riph√©riques activ√©s |


   - #### Contr√¥le par Source (Bits Sp√©cifiques)  
   | Bit | Symbole | Localisation | Fonction | Description |
   |-----|---------|--------------|----------|-------------|
   | **IE** | `PIE1<bit>` | Registres PIE1-PIE5 | Autorise l'interruption pour ce p√©riph√©rique sp√©cifique | `0` = Source masqu√©e<br>`1` = Source autoris√©e |
   | **IF** | `PIR1<bit>` | Registres PIR1-PIR5 | Indicateur mat√©riel d'√©v√©nement (set automatiquement) | `0` = Pas d'√©v√©nement<br>`1` = √âv√©nement d√©tect√© (√† effacer) |
   | **IP** | `IPR1<bit>` | Registres IPR1-IPR5 | D√©finit la priorit√© (seulement si IPEN=1) | `0` = Priorit√© basse<br>`1` = Priorit√© haute |


- ### Priorit√© des interruptions
   - #### Niveaux de Priorit√©
   | Priorit√©           | Adresse vecteur | Routine                |
   | ------------------ | --------------- | ---------------------- |
   | **Haute priorit√©** | `0008h`         | `void interrupt()`     |
   | **Basse priorit√©** | `0018h`         | `void interrupt_low()` |
   
   >  - La gestion des priorit√©s est assur√©e par les registres `IPRx`.
   >  - **Exception :** l‚Äôinterruption `INT0` ne poss√®de pas de bit de priorit√© ‚Üí toujours **haute priorit√©**.

   - #### Modes de Fonctionnement
   | Configuration | INTCON<7>        | INTCON<6>         |
   |---------------|-------------------|-------------------|
   | **Mode Simple** : `RCON.IPEN = 0` | `GIE = 1` ‚Üí Active Tout | `PEIE = 1` ‚Üí Active P√©riph√©riques |
   | **Mode Priorit√©** : `RCON.IPEN = 1` | `GIEH = 1` ‚Üí Active Haute Priorit√© | `GIEL = 1` ‚Üí Active Basse Priorit√© |


---

## **6. Gestion des Timers**


---
## **7. Gestion de CAN**

---

<h3 align="center"> üßëüèª‚Äçüíª | Made By : <a href="https://github.com/t4lhawi" target="_blank">Mohamed Talhaoui</a></h3>
