

================================================================
== Vitis HLS Report for 'repack'
================================================================
* Date:           Fri Jan  9 19:34:47 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_pfb
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.819 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- repack_loop  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      28|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      81|    -|
|Register         |        -|    -|      14|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      14|     109|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1090|  900|  437200|  218600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_6_fu_93_p2                      |         +|   0|  0|  11|          11|           1|
    |ap_condition_116                  |       and|   0|  0|   1|           1|           1|
    |icmp_ln89_fu_87_p2                |      icmp|   0|  0|  12|          11|          12|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   1|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   1|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  28|          26|          18|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_5       |   9|          2|   11|         22|
    |ch0_out_blk_n              |   9|          2|    1|          2|
    |ch1_out_blk_n              |   9|          2|    1|          2|
    |ch2_out_blk_n              |   9|          2|    1|          2|
    |ch3_out_blk_n              |   9|          2|    1|          2|
    |i_fu_44                    |   9|          2|   11|         22|
    |stream_fft_to_write_blk_n  |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  81|         18|   29|         58|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_44                  |  11|   0|   11|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  14|   0|   14|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+---------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|               repack|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|               repack|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|               repack|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|               repack|  return value|
|ap_continue                         |   in|    1|  ap_ctrl_hs|               repack|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|               repack|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|               repack|  return value|
|ch0_out_dout                        |   in|   32|     ap_fifo|              ch0_out|       pointer|
|ch0_out_num_data_valid              |   in|    3|     ap_fifo|              ch0_out|       pointer|
|ch0_out_fifo_cap                    |   in|    3|     ap_fifo|              ch0_out|       pointer|
|ch0_out_empty_n                     |   in|    1|     ap_fifo|              ch0_out|       pointer|
|ch0_out_read                        |  out|    1|     ap_fifo|              ch0_out|       pointer|
|ch1_out_dout                        |   in|   32|     ap_fifo|              ch1_out|       pointer|
|ch1_out_num_data_valid              |   in|    3|     ap_fifo|              ch1_out|       pointer|
|ch1_out_fifo_cap                    |   in|    3|     ap_fifo|              ch1_out|       pointer|
|ch1_out_empty_n                     |   in|    1|     ap_fifo|              ch1_out|       pointer|
|ch1_out_read                        |  out|    1|     ap_fifo|              ch1_out|       pointer|
|ch2_out_dout                        |   in|   32|     ap_fifo|              ch2_out|       pointer|
|ch2_out_num_data_valid              |   in|    3|     ap_fifo|              ch2_out|       pointer|
|ch2_out_fifo_cap                    |   in|    3|     ap_fifo|              ch2_out|       pointer|
|ch2_out_empty_n                     |   in|    1|     ap_fifo|              ch2_out|       pointer|
|ch2_out_read                        |  out|    1|     ap_fifo|              ch2_out|       pointer|
|ch3_out_dout                        |   in|   32|     ap_fifo|              ch3_out|       pointer|
|ch3_out_num_data_valid              |   in|    3|     ap_fifo|              ch3_out|       pointer|
|ch3_out_fifo_cap                    |   in|    3|     ap_fifo|              ch3_out|       pointer|
|ch3_out_empty_n                     |   in|    1|     ap_fifo|              ch3_out|       pointer|
|ch3_out_read                        |  out|    1|     ap_fifo|              ch3_out|       pointer|
|stream_fft_to_write_din             |  out|  128|     ap_fifo|  stream_fft_to_write|       pointer|
|stream_fft_to_write_num_data_valid  |   in|   13|     ap_fifo|  stream_fft_to_write|       pointer|
|stream_fft_to_write_fifo_cap        |   in|   13|     ap_fifo|  stream_fft_to_write|       pointer|
|stream_fft_to_write_full_n          |   in|    1|     ap_fifo|  stream_fft_to_write|       pointer|
|stream_fft_to_write_write           |  out|    1|     ap_fifo|  stream_fft_to_write|       pointer|
+------------------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.07>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:89]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ch3_out, void @empty_19, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ch2_out, void @empty_19, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ch1_out, void @empty_19, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ch0_out, void @empty_19, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %stream_fft_to_write, void @empty_19, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.29ns)   --->   "%store_ln89 = store i11 0, i11 %i" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:89]   --->   Operation 11 'store' 'store_ln89' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln89 = br void %for.inc" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:89]   --->   Operation 12 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_5 = load i11 %i" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:89]   --->   Operation 13 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.48ns)   --->   "%icmp_ln89 = icmp_eq  i11 %i_5, i11 1024" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:89]   --->   Operation 14 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.48ns)   --->   "%i_6 = add i11 %i_5, i11 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:89]   --->   Operation 15 'add' 'i_6' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %for.inc.split, void %for.end" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:89]   --->   Operation 16 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.29ns)   --->   "%store_ln89 = store i11 %i_6, i11 %i" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:89]   --->   Operation 17 'store' 'store_ln89' <Predicate = (!icmp_ln89)> <Delay = 1.29>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln105 = ret" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:105]   --->   Operation 28 'ret' 'ret_ln105' <Predicate = (icmp_ln89)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.81>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln90 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:90]   --->   Operation 18 'specpipeline' 'specpipeline_ln90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln89 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:89]   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln89 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:89]   --->   Operation 20 'specloopname' 'specloopname_ln89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (3.40ns)   --->   "%ch0_out_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %ch0_out" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:92]   --->   Operation 21 'read' 'ch0_out_read' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 22 [1/1] (3.40ns)   --->   "%ch1_out_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %ch1_out" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:93]   --->   Operation 22 'read' 'ch1_out_read' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 23 [1/1] (3.40ns)   --->   "%ch2_out_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %ch2_out" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:94]   --->   Operation 23 'read' 'ch2_out_read' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 24 [1/1] (3.40ns)   --->   "%ch3_out_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %ch3_out" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:95]   --->   Operation 24 'read' 'ch3_out_read' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%or_ln103_5 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %ch3_out_read, i32 %ch2_out_read, i32 %ch1_out_read, i32 %ch0_out_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:103]   --->   Operation 25 'bitconcatenate' 'or_ln103_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (3.41ns)   --->   "%write_ln103 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %stream_fft_to_write, i128 %or_ln103_5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:103]   --->   Operation 26 'write' 'write_ln103' <Predicate = true> <Delay = 3.41> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4096> <FIFO>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln89 = br void %for.inc" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:89]   --->   Operation 27 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ch0_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ch1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ch2_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ch3_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ stream_fft_to_write]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 010]
specinterface_ln0      (specinterface    ) [ 000]
specinterface_ln0      (specinterface    ) [ 000]
specinterface_ln0      (specinterface    ) [ 000]
specinterface_ln0      (specinterface    ) [ 000]
specinterface_ln0      (specinterface    ) [ 000]
store_ln89             (store            ) [ 000]
br_ln89                (br               ) [ 000]
i_5                    (load             ) [ 000]
icmp_ln89              (icmp             ) [ 010]
i_6                    (add              ) [ 000]
br_ln89                (br               ) [ 000]
store_ln89             (store            ) [ 000]
specpipeline_ln90      (specpipeline     ) [ 000]
speclooptripcount_ln89 (speclooptripcount) [ 000]
specloopname_ln89      (specloopname     ) [ 000]
ch0_out_read           (read             ) [ 000]
ch1_out_read           (read             ) [ 000]
ch2_out_read           (read             ) [ 000]
ch3_out_read           (read             ) [ 000]
or_ln103_5             (bitconcatenate   ) [ 000]
write_ln103            (write            ) [ 000]
br_ln89                (br               ) [ 000]
ret_ln105              (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ch0_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch0_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ch1_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch1_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ch2_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch2_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ch3_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch3_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stream_fft_to_write">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_fft_to_write"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="i_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="ch0_out_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ch0_out_read/2 "/>
</bind>
</comp>

<comp id="54" class="1004" name="ch1_out_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ch1_out_read/2 "/>
</bind>
</comp>

<comp id="60" class="1004" name="ch2_out_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ch2_out_read/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="ch3_out_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ch3_out_read/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="write_ln103_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="128" slack="0"/>
<pin id="75" dir="0" index="2" bw="128" slack="0"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln103/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="store_ln89_store_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="0"/>
<pin id="81" dir="0" index="1" bw="11" slack="0"/>
<pin id="82" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="i_5_load_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="11" slack="0"/>
<pin id="86" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_5/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="icmp_ln89_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="11" slack="0"/>
<pin id="89" dir="0" index="1" bw="11" slack="0"/>
<pin id="90" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="i_6_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="11" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="store_ln89_store_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="11" slack="0"/>
<pin id="101" dir="0" index="1" bw="11" slack="0"/>
<pin id="102" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="or_ln103_5_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="128" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="32" slack="0"/>
<pin id="108" dir="0" index="3" bw="32" slack="0"/>
<pin id="109" dir="0" index="4" bw="32" slack="0"/>
<pin id="110" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln103_5/2 "/>
</bind>
</comp>

<comp id="117" class="1005" name="i_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="11" slack="0"/>
<pin id="119" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="10" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="38" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="38" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="38" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="38" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="42" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="8" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="22" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="91"><net_src comp="84" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="24" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="97"><net_src comp="84" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="26" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="103"><net_src comp="93" pin="2"/><net_sink comp="99" pin=0"/></net>

<net id="111"><net_src comp="40" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="66" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="113"><net_src comp="60" pin="2"/><net_sink comp="104" pin=2"/></net>

<net id="114"><net_src comp="54" pin="2"/><net_sink comp="104" pin=3"/></net>

<net id="115"><net_src comp="48" pin="2"/><net_sink comp="104" pin=4"/></net>

<net id="116"><net_src comp="104" pin="5"/><net_sink comp="72" pin=2"/></net>

<net id="120"><net_src comp="44" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="122"><net_src comp="117" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="123"><net_src comp="117" pin="1"/><net_sink comp="99" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_fft_to_write | {2 }
 - Input state : 
	Port: repack : ch0_out | {2 }
	Port: repack : ch1_out | {2 }
	Port: repack : ch2_out | {2 }
	Port: repack : ch3_out | {2 }
	Port: repack : stream_fft_to_write | {}
  - Chain level:
	State 1
		store_ln89 : 1
		i_5 : 1
		icmp_ln89 : 2
		i_6 : 2
		br_ln89 : 3
		store_ln89 : 3
	State 2
		write_ln103 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln89_fu_87     |    0    |    11   |
|----------|-------------------------|---------|---------|
|    add   |        i_6_fu_93        |    0    |    11   |
|----------|-------------------------|---------|---------|
|          | ch0_out_read_read_fu_48 |    0    |    0    |
|   read   | ch1_out_read_read_fu_54 |    0    |    0    |
|          | ch2_out_read_read_fu_60 |    0    |    0    |
|          | ch3_out_read_read_fu_66 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln103_write_fu_72 |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|    or_ln103_5_fu_104    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    22   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------+--------+
|         |   FF   |
+---------+--------+
|i_reg_117|   11   |
+---------+--------+
|  Total  |   11   |
+---------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   22   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   11   |    -   |
+-----------+--------+--------+
|   Total   |   11   |   22   |
+-----------+--------+--------+
