// Seed: 1852248307
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire  id_7;
  logic id_8;
  ;
  parameter id_9 = 1;
  wire [1 'b0 : ""] id_10;
  logic [-1 : 1] id_11;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    module_1
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_4;
  xor primCall (id_2, id_1, id_4);
  module_0 modCall_1 (
      id_4,
      id_2,
      id_2,
      id_1,
      id_4,
      id_2
  );
endmodule
