// Seed: 1797461499
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wand id_3;
  input wire id_2;
  output wire id_1;
  logic id_5;
  ;
  logic id_6;
  assign id_3 = -1;
  assign id_3 = id_5;
  integer id_7 = 1'd0;
  assign id_5[1][-1] = !id_6;
  parameter id_8 = 1 - -1'b0;
endmodule
module module_1 (
    output wand id_0,
    input  tri0 id_1,
    input  wand id_2
);
  wire id_4;
  wire id_5;
  ;
  assign id_5 = -1;
  wor id_6, id_7;
  assign id_0 = id_2;
  assign id_7 = id_1 * -1'b0;
  assign id_5 = -1;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7,
      id_4
  );
  assign id_5 = -1;
endmodule : SymbolIdentifier
