$date
	Fri Jan 19 17:16:38 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ram_tb $end
$var wire 72 ! r_data [71:0] $end
$var reg 2 " addr [1:0] $end
$var reg 1 # clk $end
$var reg 72 $ data [71:0] $end
$var reg 1 % enb $end
$var reg 1 & wr $end
$scope module RAM $end
$var wire 2 ' addr [1:0] $end
$var wire 1 # clk $end
$var wire 72 ( data [71:0] $end
$var wire 1 % enb $end
$var wire 1 & wr $end
$var reg 72 ) r_data [71:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
b0 (
b0 '
0&
0%
b0 $
0#
b0 "
bx !
$end
#5
1#
#10
0#
b11 "
b11 '
1&
1%
#15
1#
#20
0#
0&
#25
b0 !
b0 )
1#
#30
0#
#35
1#
#40
0#
#45
1#
#50
0#
