<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/sopc_mm_interconnect_0_avalon_st_adapter.vhd"
   type="VHDL"
   library="avalon_st_adapter" />
 <file
   path="simulation/submodules/sopc_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/sopc_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="simulation/submodules/sopc_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/sopc_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/sopc_mm_interconnect_0_router_002.sv"
   type="SYSTEM_VERILOG"
   library="router_002" />
 <file
   path="simulation/submodules/sopc_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" />
 <file
   path="simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_0_avalon_jtag_slave_agent" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_0_avalon_jtag_slave_agent" />
 <file
   path="simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="CPU_data_master_agent" />
 <file
   path="simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_0_avalon_jtag_slave_translator" />
 <file
   path="simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="CPU_data_master_translator" />
 <file
   path="simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="simulation/submodules/sopc_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="simulation/submodules/sopc_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/sopc_sysid_qsys_0.v"
   type="VERILOG"
   library="sysid_qsys_0" />
 <file path="simulation/submodules/sopc_leds.vhd" type="VHDL" library="leds" />
 <file
   path="simulation/submodules/sopc_jtag_uart_0.vhd"
   type="VHDL"
   library="jtag_uart_0" />
 <file
   path="simulation/submodules/sopc_boutons.vhd"
   type="VHDL"
   library="boutons" />
 <file path="simulation/submodules/sopc_RAM.hex" type="HEX" library="RAM" />
 <file path="simulation/submodules/sopc_RAM.vhd" type="VHDL" library="RAM" />
 <file path="simulation/submodules/sopc_CPU.sdc" type="SDC" library="CPU" />
 <file path="simulation/submodules/sopc_CPU.vhd" type="VHDL" library="CPU" />
 <file
   path="simulation/submodules/sopc_CPU_jtag_debug_module_sysclk.vhd"
   type="VHDL"
   library="CPU" />
 <file
   path="simulation/submodules/sopc_CPU_jtag_debug_module_tck.vhd"
   type="VHDL"
   library="CPU" />
 <file
   path="simulation/submodules/sopc_CPU_jtag_debug_module_wrapper.vhd"
   type="VHDL"
   library="CPU" />
 <file
   path="simulation/submodules/sopc_CPU_nios2_waves.do"
   type="OTHER"
   library="CPU" />
 <file
   path="simulation/submodules/sopc_CPU_ociram_default_contents.dat"
   type="DAT"
   library="CPU" />
 <file
   path="simulation/submodules/sopc_CPU_ociram_default_contents.hex"
   type="HEX"
   library="CPU" />
 <file
   path="simulation/submodules/sopc_CPU_ociram_default_contents.mif"
   type="MIF"
   library="CPU" />
 <file
   path="simulation/submodules/sopc_CPU_oci_test_bench.vhd"
   type="VHDL"
   library="CPU" />
 <file
   path="simulation/submodules/sopc_CPU_rf_ram_a.dat"
   type="DAT"
   library="CPU" />
 <file
   path="simulation/submodules/sopc_CPU_rf_ram_a.hex"
   type="HEX"
   library="CPU" />
 <file
   path="simulation/submodules/sopc_CPU_rf_ram_a.mif"
   type="MIF"
   library="CPU" />
 <file
   path="simulation/submodules/sopc_CPU_rf_ram_b.dat"
   type="DAT"
   library="CPU" />
 <file
   path="simulation/submodules/sopc_CPU_rf_ram_b.hex"
   type="HEX"
   library="CPU" />
 <file
   path="simulation/submodules/sopc_CPU_rf_ram_b.mif"
   type="MIF"
   library="CPU" />
 <file
   path="simulation/submodules/sopc_CPU_test_bench.vhd"
   type="VHDL"
   library="CPU" />
 <file path="simulation/sopc.vhd" type="VHDL" />
 <topLevel name="sopc" />
 <deviceFamily name="cycloneive" />
 <modelMap controllerPath="sopc.RAM" modelPath="sopc.RAM" />
</simPackage>
